Info:pThreadUtils: started thread memoryAccess
Info:pThreadUtils: started thread displayDriver
Info:pThreadUtils: started thread keyboardDriver
Info:pThreadUtils: started thread IRC_Control
Info:pThreadUtils: started thread IRC_Output
Info:pThreadUtils: started thread Timer_Control
Info:pThreadUtils: started thread Timer_Output
Info:pThreadUtils: started thread Serial_Control
Info:pThreadUtils: started thread Serial_Rx
Info:pThreadUtils: started thread Serial_Tx
Info:pThreadUtils: started thread Console_Output
Info:pThreadUtils: started thread Console_Input
Info:pThreadUtils: started thread DemuxMMUtoCaches
Info:pThreadUtils: started thread Icache
Info:pThreadUtils: started thread Dcache
Info:pThreadUtils: started thread Mmu
Info:pThreadUtils: started thread cpu


 Ajit Bootloader 

 setting up initial page tables ...----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
------ Mmu context-register = 0 --------------
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
------ MMU TLB flushed due to context-table-pointer-write (=7000000) ------
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
PROMLIB: obio_ranges 1
PROMLIB: Sun Boot Prom Version 0 Revision 0

-----------------------------------

  Hello World from Ajit processor 
-----------------------------------

------ entering function in file init/main.c, line 512 at JIFFIES = fffedb08 
Linux version 3.16.1 (nehak@Marvin) (gcc version 4.7.4 (Buildroot 2014.08-g6ce428a-dirty) ) #64 Wed Apr 6 11:12:00 IST 2016
boot console [earlyprom0] enabled
TYPE: Ajit Processor
Ethernet address: 01:02:03:04:05:06

------ entering function in file arch/sparc/mm/init_32.c, line 254 

 Mmu num_contexts = 256
------bootmem_init(&pages_avail)
------srmmu_nocache_calcsize()
------srmmu_nocache_init()
------__alloc_bootmem()
------memset()
------__alloc_bootmem()
------__bit_map_init()
------__srmmu_get_nocache()
------__srmmu_early_allocate_ptable_skeleton()----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 

**** PAGE_OFFSET = 0xf0000000
**** phys_base = 0x0
**** SRMMU_NOCACHE_VADDR = 0xfc000000
**** srmmu_nocache_pool = 0xf0240000
**** srmmu_nocache_end  = 0xfc226000
**** srmmu_nocache_size = 0x226000
**** srmmu_swapper_pg_dir = 0xfc000000
****  __pa((unsigned long)srmmu_nocache_pool) = 0x240000
------srmmu_inherit_prom_mappings()Info:MMU: updated fsr=0x106, far=0xfe400400
Info:MMU: updated fsr=0x107, far=0xfe401400
Info:MMU: updated fsr=0x107, far=0xfe402400
Info:MMU: updated fsr=0x107, far=0xfe403400
Info:MMU: updated fsr=0x107, far=0xfe404400
Info:MMU: updated fsr=0x107, far=0xfe405400
Info:MMU: updated fsr=0x107, far=0xfe406400
Info:MMU: updated fsr=0x107, far=0xfe407400
Info:MMU: updated fsr=0x107, far=0xfe408400
Info:MMU: updated fsr=0x107, far=0xfe409400
Info:MMU: updated fsr=0x107, far=0xfe40a400
Info:MMU: updated fsr=0x107, far=0xfe40b400
Info:MMU: updated fsr=0x107, far=0xfe40c400
Info:MMU: updated fsr=0x107, far=0xfe40d400
Info:MMU: updated fsr=0x107, far=0xfe40e400
Info:MMU: updated fsr=0x107, far=0xfe40f400
Info:MMU: updated fsr=0x107, far=0xfe410400
Info:MMU: updated fsr=0x107, far=0xfe411400
Info:MMU: updated fsr=0x107, far=0xfe412400
Info:MMU: updated fsr=0x107, far=0xfe413400
Info:MMU: updated fsr=0x107, far=0xfe414400
Info:MMU: updated fsr=0x107, far=0xfe415400
Info:MMU: updated fsr=0x107, far=0xfe416400
Info:MMU: updated fsr=0x107, far=0xfe417400
Info:MMU: updated fsr=0x107, far=0xfe418400
Info:MMU: updated fsr=0x107, far=0xfe419400
Info:MMU: updated fsr=0x107, far=0xfe41a400
Info:MMU: updated fsr=0x107, far=0xfe41b400
Info:MMU: updated fsr=0x107, far=0xfe41c400
Info:MMU: updated fsr=0x107, far=0xfe41d400
Info:MMU: updated fsr=0x107, far=0xfe41e400
Info:MMU: updated fsr=0x107, far=0xfe41f400
Info:MMU: updated fsr=0x107, far=0xfe420400
Info:MMU: updated fsr=0x107, far=0xfe421400
Info:MMU: updated fsr=0x107, far=0xfe422400
Info:MMU: updated fsr=0x107, far=0xfe423400
Info:MMU: updated fsr=0x107, far=0xfe424400
Info:MMU: updated fsr=0x107, far=0xfe425400
Info:MMU: updated fsr=0x107, far=0xfe426400
Info:MMU: updated fsr=0x107, far=0xfe427400
Info:MMU: updated fsr=0x107, far=0xfe428400
Info:MMU: updated fsr=0x107, far=0xfe429400
Info:MMU: updated fsr=0x107, far=0xfe42a400
Info:MMU: updated fsr=0x107, far=0xfe42b400
Info:MMU: updated fsr=0x107, far=0xfe42c400
Info:MMU: updated fsr=0x107, far=0xfe42d400
Info:MMU: updated fsr=0x107, far=0xfe42e400
Info:MMU: updated fsr=0x107, far=0xfe42f400
Info:MMU: updated fsr=0x107, far=0xfe430400
Info:MMU: updated fsr=0x107, far=0xfe431400
Info:MMU: updated fsr=0x107, far=0xfe432400
Info:MMU: updated fsr=0x107, far=0xfe433400
Info:MMU: updated fsr=0x107, far=0xfe434400
Info:MMU: updated fsr=0x107, far=0xfe435400
Info:MMU: updated fsr=0x107, far=0xfe436400
Info:MMU: updated fsr=0x107, far=0xfe437400
Info:MMU: updated fsr=0x107, far=0xfe438400
Info:MMU: updated fsr=0x107, far=0xfe439400
Info:MMU: updated fsr=0x107, far=0xfe43a400
Info:MMU: updated fsr=0x107, far=0xfe43b400
Info:MMU: updated fsr=0x107, far=0xfe43c400
Info:MMU: updated fsr=0x107, far=0xfe43d400
Info:MMU: updated fsr=0x107, far=0xfe43e400
Info:MMU: updated fsr=0x107, far=0xfe43f400
Info:MMU: updated fsr=0x107, far=0xfe440400
Info:MMU: updated fsr=0x107, far=0xfe441400
Info:MMU: updated fsr=0x107, far=0xfe442400
Info:MMU: updated fsr=0x107, far=0xfe443400
Info:MMU: updated fsr=0x107, far=0xfe444400
Info:MMU: updated fsr=0x107, far=0xfe445400
Info:MMU: updated fsr=0x107, far=0xfe446400
Info:MMU: updated fsr=0x107, far=0xfe447400
Info:MMU: updated fsr=0x107, far=0xfe448400
Info:MMU: updated fsr=0x107, far=0xfe449400
Info:MMU: updated fsr=0x107, far=0xfe44a400
Info:MMU: updated fsr=0x107, far=0xfe44b400
Info:MMU: updated fsr=0x107, far=0xfe44c400
Info:MMU: updated fsr=0x107, far=0xfe44d400
Info:MMU: updated fsr=0x107, far=0xfe44e400
Info:MMU: updated fsr=0x107, far=0xfe44f400
Info:MMU: updated fsr=0x107, far=0xfe450400
Info:MMU: updated fsr=0x107, far=0xfe451400
Info:MMU: updated fsr=0x107, far=0xfe452400
Info:MMU: updated fsr=0x107, far=0xfe453400
Info:MMU: updated fsr=0x107, far=0xfe454400
Info:MMU: updated fsr=0x107, far=0xfe455400
Info:MMU: updated fsr=0x107, far=0xfe456400
Info:MMU: updated fsr=0x107, far=0xfe457400
Info:MMU: updated fsr=0x107, far=0xfe458400
Info:MMU: updated fsr=0x107, far=0xfe459400
Info:MMU: updated fsr=0x107, far=0xfe45a400
Info:MMU: updated fsr=0x107, far=0xfe45b400
Info:MMU: updated fsr=0x107, far=0xfe45c400
Info:MMU: updated fsr=0x107, far=0xfe45d400
Info:MMU: updated fsr=0x107, far=0xfe45e400
Info:MMU: updated fsr=0x107, far=0xfe45f400
Info:MMU: updated fsr=0x107, far=0xfe460400
Info:MMU: updated fsr=0x107, far=0xfe461400
Info:MMU: updated fsr=0x107, far=0xfe462400
Info:MMU: updated fsr=0x107, far=0xfe463400
Info:MMU: updated fsr=0x107, far=0xfe464400
Info:MMU: updated fsr=0x107, far=0xfe465400
Info:MMU: updated fsr=0x107, far=0xfe466400
Info:MMU: updated fsr=0x107, far=0xfe467400
Info:MMU: updated fsr=0x107, far=0xfe468400
Info:MMU: updated fsr=0x107, far=0xfe469400
Info:MMU: updated fsr=0x107, far=0xfe46a400
Info:MMU: updated fsr=0x107, far=0xfe46b400
Info:MMU: updated fsr=0x107, far=0xfe46c400
Info:MMU: updated fsr=0x107, far=0xfe46d400
Info:MMU: updated fsr=0x107, far=0xfe46e400
Info:MMU: updated fsr=0x107, far=0xfe46f400
Info:MMU: updated fsr=0x107, far=0xfe470400
Info:MMU: updated fsr=0x107, far=0xfe471400
Info:MMU: updated fsr=0x107, far=0xfe472400
Info:MMU: updated fsr=0x107, far=0xfe473400
Info:MMU: updated fsr=0x107, far=0xfe474400
Info:MMU: updated fsr=0x107, far=0xfe475400
Info:MMU: updated fsr=0x107, far=0xfe476400
Info:MMU: updated fsr=0x107, far=0xfe477400
Info:MMU: updated fsr=0x107, far=0xfe478400
Info:MMU: updated fsr=0x107, far=0xfe479400
Info:MMU: updated fsr=0x107, far=0xfe47a400
Info:MMU: updated fsr=0x107, far=0xfe47b400
Info:MMU: updated fsr=0x107, far=0xfe47c400
Info:MMU: updated fsr=0x107, far=0xfe47d400
Info:MMU: updated fsr=0x107, far=0xfe47e400
Info:MMU: updated fsr=0x107, far=0xfe47f400
Info:MMU: updated fsr=0x107, far=0xfe480400
Info:MMU: updated fsr=0x107, far=0xfe481400
Info:MMU: updated fsr=0x107, far=0xfe482400
Info:MMU: updated fsr=0x107, far=0xfe483400
Info:MMU: updated fsr=0x107, far=0xfe484400
Info:MMU: updated fsr=0x107, far=0xfe485400
Info:MMU: updated fsr=0x107, far=0xfe486400
Info:MMU: updated fsr=0x107, far=0xfe487400
Info:MMU: updated fsr=0x107, far=0xfe488400
Info:MMU: updated fsr=0x107, far=0xfe489400
Info:MMU: updated fsr=0x107, far=0xfe48a400
Info:MMU: updated fsr=0x107, far=0xfe48b400
Info:MMU: updated fsr=0x107, far=0xfe48c400
Info:MMU: updated fsr=0x107, far=0xfe48d400
Info:MMU: updated fsr=0x107, far=0xfe48e400
Info:MMU: updated fsr=0x107, far=0xfe48f400
Info:MMU: updated fsr=0x107, far=0xfe490400
Info:MMU: updated fsr=0x107, far=0xfe491400
Info:MMU: updated fsr=0x107, far=0xfe492400
Info:MMU: updated fsr=0x107, far=0xfe493400
Info:MMU: updated fsr=0x107, far=0xfe494400
Info:MMU: updated fsr=0x107, far=0xfe495400
Info:MMU: updated fsr=0x107, far=0xfe496400
Info:MMU: updated fsr=0x107, far=0xfe497400
Info:MMU: updated fsr=0x107, far=0xfe498400
Info:MMU: updated fsr=0x107, far=0xfe499400
Info:MMU: updated fsr=0x107, far=0xfe49a400
Info:MMU: updated fsr=0x107, far=0xfe49b400
Info:MMU: updated fsr=0x107, far=0xfe49c400
Info:MMU: updated fsr=0x107, far=0xfe49d400
Info:MMU: updated fsr=0x107, far=0xfe49e400
Info:MMU: updated fsr=0x107, far=0xfe49f400
Info:MMU: updated fsr=0x107, far=0xfe4a0400
Info:MMU: updated fsr=0x107, far=0xfe4a1400
Info:MMU: updated fsr=0x107, far=0xfe4a2400
Info:MMU: updated fsr=0x107, far=0xfe4a3400
Info:MMU: updated fsr=0x107, far=0xfe4a4400
Info:MMU: updated fsr=0x107, far=0xfe4a5400
Info:MMU: updated fsr=0x107, far=0xfe4a6400
Info:MMU: updated fsr=0x107, far=0xfe4a7400
Info:MMU: updated fsr=0x107, far=0xfe4a8400
Info:MMU: updated fsr=0x107, far=0xfe4a9400
Info:MMU: updated fsr=0x107, far=0xfe4aa400
Info:MMU: updated fsr=0x107, far=0xfe4ab400
Info:MMU: updated fsr=0x107, far=0xfe4ac400
Info:MMU: updated fsr=0x107, far=0xfe4ad400
Info:MMU: updated fsr=0x107, far=0xfe4ae400
Info:MMU: updated fsr=0x107, far=0xfe4af400
Info:MMU: updated fsr=0x107, far=0xfe4b0400
Info:MMU: updated fsr=0x107, far=0xfe4b1400
Info:MMU: updated fsr=0x107, far=0xfe4b2400
Info:MMU: updated fsr=0x107, far=0xfe4b3400
Info:MMU: updated fsr=0x107, far=0xfe4b4400
Info:MMU: updated fsr=0x107, far=0xfe4b5400
Info:MMU: updated fsr=0x107, far=0xfe4b6400
Info:MMU: updated fsr=0x107, far=0xfe4b7400
Info:MMU: updated fsr=0x107, far=0xfe4b8400
Info:MMU: updated fsr=0x107, far=0xfe4b9400
Info:MMU: updated fsr=0x107, far=0xfe4ba400
Info:MMU: updated fsr=0x107, far=0xfe4bb400
Info:MMU: updated fsr=0x107, far=0xfe4bc400
Info:MMU: updated fsr=0x107, far=0xfe4bd400
Info:MMU: updated fsr=0x107, far=0xfe4be400
Info:MMU: updated fsr=0x107, far=0xfe4bf400
Info:MMU: updated fsr=0x107, far=0xfe4c0400
Info:MMU: updated fsr=0x107, far=0xfe4c1400
Info:MMU: updated fsr=0x107, far=0xfe4c2400
Info:MMU: updated fsr=0x107, far=0xfe4c3400
Info:MMU: updated fsr=0x107, far=0xfe4c4400
Info:MMU: updated fsr=0x107, far=0xfe4c5400
Info:MMU: updated fsr=0x107, far=0xfe4c6400
Info:MMU: updated fsr=0x107, far=0xfe4c7400
Info:MMU: updated fsr=0x107, far=0xfe4c8400
Info:MMU: updated fsr=0x107, far=0xfe4c9400
Info:MMU: updated fsr=0x107, far=0xfe4ca400
Info:MMU: updated fsr=0x107, far=0xfe4cb400
Info:MMU: updated fsr=0x107, far=0xfe4cc400
Info:MMU: updated fsr=0x107, far=0xfe4cd400
Info:MMU: updated fsr=0x107, far=0xfe4ce400
Info:MMU: updated fsr=0x107, far=0xfe4cf400
Info:MMU: updated fsr=0x107, far=0xfe4d0400
Info:MMU: updated fsr=0x107, far=0xfe4d1400
Info:MMU: updated fsr=0x107, far=0xfe4d2400
Info:MMU: updated fsr=0x107, far=0xfe4d3400
Info:MMU: updated fsr=0x107, far=0xfe4d4400
Info:MMU: updated fsr=0x107, far=0xfe4d5400
Info:MMU: updated fsr=0x107, far=0xfe4d6400
Info:MMU: updated fsr=0x107, far=0xfe4d7400
Info:MMU: updated fsr=0x107, far=0xfe4d8400
Info:MMU: updated fsr=0x107, far=0xfe4d9400
Info:MMU: updated fsr=0x107, far=0xfe4da400
Info:MMU: updated fsr=0x107, far=0xfe4db400
Info:MMU: updated fsr=0x107, far=0xfe4dc400
Info:MMU: updated fsr=0x107, far=0xfe4dd400
Info:MMU: updated fsr=0x107, far=0xfe4de400
Info:MMU: updated fsr=0x107, far=0xfe4df400
Info:MMU: updated fsr=0x107, far=0xfe4e0400
Info:MMU: updated fsr=0x107, far=0xfe4e1400
Info:MMU: updated fsr=0x107, far=0xfe4e2400
Info:MMU: updated fsr=0x107, far=0xfe4e3400
Info:MMU: updated fsr=0x107, far=0xfe4e4400
Info:MMU: updated fsr=0x107, far=0xfe4e5400
Info:MMU: updated fsr=0x107, far=0xfe4e6400
Info:MMU: updated fsr=0x107, far=0xfe4e7400
Info:MMU: updated fsr=0x107, far=0xfe4e8400
Info:MMU: updated fsr=0x107, far=0xfe4e9400
Info:MMU: updated fsr=0x107, far=0xfe4ea400
Info:MMU: updated fsr=0x107, far=0xfe4eb400
Info:MMU: updated fsr=0x107, far=0xfe4ec400
Info:MMU: updated fsr=0x107, far=0xfe4ed400
Info:MMU: updated fsr=0x107, far=0xfe4ee400
Info:MMU: updated fsr=0x107, far=0xfe4ef400
Info:MMU: updated fsr=0x107, far=0xfe4f0400
Info:MMU: updated fsr=0x107, far=0xfe4f1400
Info:MMU: updated fsr=0x107, far=0xfe4f2400
Info:MMU: updated fsr=0x107, far=0xfe4f3400
Info:MMU: updated fsr=0x107, far=0xfe4f4400
Info:MMU: updated fsr=0x107, far=0xfe4f5400
Info:MMU: updated fsr=0x107, far=0xfe4f6400
Info:MMU: updated fsr=0x107, far=0xfe4f7400
Info:MMU: updated fsr=0x107, far=0xfe4f8400
Info:MMU: updated fsr=0x107, far=0xfe4f9400
Info:MMU: updated fsr=0x107, far=0xfe4fa400
Info:MMU: updated fsr=0x107, far=0xfe4fb400
Info:MMU: updated fsr=0x107, far=0xfe4fc400
Info:MMU: updated fsr=0x107, far=0xfe4fd400
Info:MMU: updated fsr=0x107, far=0xfe4fe400
Info:MMU: updated fsr=0x107, far=0xfe4ff400
Info:MMU: updated fsr=0x107, far=0xfe500400
Info:MMU: updated fsr=0x107, far=0xfe501400
Info:MMU: updated fsr=0x107, far=0xfe502400
Info:MMU: updated fsr=0x107, far=0xfe503400
Info:MMU: updated fsr=0x107, far=0xfe504400
Info:MMU: updated fsr=0x107, far=0xfe505400
Info:MMU: updated fsr=0x107, far=0xfe506400
Info:MMU: updated fsr=0x107, far=0xfe507400
Info:MMU: updated fsr=0x107, far=0xfe508400
Info:MMU: updated fsr=0x107, far=0xfe509400
Info:MMU: updated fsr=0x107, far=0xfe50a400
Info:MMU: updated fsr=0x107, far=0xfe50b400
Info:MMU: updated fsr=0x107, far=0xfe50c400
Info:MMU: updated fsr=0x107, far=0xfe50d400
Info:MMU: updated fsr=0x107, far=0xfe50e400
Info:MMU: updated fsr=0x107, far=0xfe50f400
Info:MMU: updated fsr=0x107, far=0xfe510400
Info:MMU: updated fsr=0x107, far=0xfe511400
Info:MMU: updated fsr=0x107, far=0xfe512400
Info:MMU: updated fsr=0x107, far=0xfe513400
Info:MMU: updated fsr=0x107, far=0xfe514400
Info:MMU: updated fsr=0x107, far=0xfe515400
Info:MMU: updated fsr=0x107, far=0xfe516400
Info:MMU: updated fsr=0x107, far=0xfe517400
Info:MMU: updated fsr=0x107, far=0xfe518400
Info:MMU: updated fsr=0x107, far=0xfe519400
Info:MMU: updated fsr=0x107, far=0xfe51a400
Info:MMU: updated fsr=0x107, far=0xfe51b400
Info:MMU: updated fsr=0x107, far=0xfe51c400
Info:MMU: updated fsr=0x107, far=0xfe51d400
Info:MMU: updated fsr=0x107, far=0xfe51e400
Info:MMU: updated fsr=0x107, far=0xfe51f400
Info:MMU: updated fsr=0x107, far=0xfe520400
Info:MMU: updated fsr=0x107, far=0xfe521400
Info:MMU: updated fsr=0x107, far=0xfe522400
Info:MMU: updated fsr=0x107, far=0xfe523400
Info:MMU: updated fsr=0x107, far=0xfe524400
Info:MMU: updated fsr=0x107, far=0xfe525400
Info:MMU: updated fsr=0x107, far=0xfe526400
Info:MMU: updated fsr=0x107, far=0xfe527400
Info:MMU: updated fsr=0x107, far=0xfe528400
Info:MMU: updated fsr=0x107, far=0xfe529400
Info:MMU: updated fsr=0x107, far=0xfe52a400
Info:MMU: updated fsr=0x107, far=0xfe52b400
Info:MMU: updated fsr=0x107, far=0xfe52c400
Info:MMU: updated fsr=0x107, far=0xfe52d400
Info:MMU: updated fsr=0x107, far=0xfe52e400
Info:MMU: updated fsr=0x107, far=0xfe52f400
Info:MMU: updated fsr=0x107, far=0xfe530400
Info:MMU: updated fsr=0x107, far=0xfe531400
Info:MMU: updated fsr=0x107, far=0xfe532400
Info:MMU: updated fsr=0x107, far=0xfe533400
Info:MMU: updated fsr=0x107, far=0xfe534400
Info:MMU: updated fsr=0x107, far=0xfe535400
Info:MMU: updated fsr=0x107, far=0xfe536400
Info:MMU: updated fsr=0x107, far=0xfe537400
Info:MMU: updated fsr=0x107, far=0xfe538400
Info:MMU: updated fsr=0x107, far=0xfe539400
Info:MMU: updated fsr=0x107, far=0xfe53a400
Info:MMU: updated fsr=0x107, far=0xfe53b400
Info:MMU: updated fsr=0x107, far=0xfe53c400
Info:MMU: updated fsr=0x107, far=0xfe53d400
Info:MMU: updated fsr=0x107, far=0xfe53e400
Info:MMU: updated fsr=0x107, far=0xfe53f400
Info:MMU: updated fsr=0x107, far=0xfe540400
Info:MMU: updated fsr=0x107, far=0xfe541400
Info:MMU: updated fsr=0x107, far=0xfe542400
Info:MMU: updated fsr=0x107, far=0xfe543400
Info:MMU: updated fsr=0x107, far=0xfe544400
Info:MMU: updated fsr=0x107, far=0xfe545400
Info:MMU: updated fsr=0x107, far=0xfe546400
Info:MMU: updated fsr=0x107, far=0xfe547400
Info:MMU: updated fsr=0x107, far=0xfe548400
Info:MMU: updated fsr=0x107, far=0xfe549400
Info:MMU: updated fsr=0x107, far=0xfe54a400
Info:MMU: updated fsr=0x107, far=0xfe54b400
Info:MMU: updated fsr=0x107, far=0xfe54c400
Info:MMU: updated fsr=0x107, far=0xfe54d400
Info:MMU: updated fsr=0x107, far=0xfe54e400
Info:MMU: updated fsr=0x107, far=0xfe54f400
Info:MMU: updated fsr=0x107, far=0xfe550400
Info:MMU: updated fsr=0x107, far=0xfe551400
Info:MMU: updated fsr=0x107, far=0xfe552400
Info:MMU: updated fsr=0x107, far=0xfe553400
Info:MMU: updated fsr=0x107, far=0xfe554400
Info:MMU: updated fsr=0x107, far=0xfe555400
Info:MMU: updated fsr=0x107, far=0xfe556400
Info:MMU: updated fsr=0x107, far=0xfe557400
Info:MMU: updated fsr=0x107, far=0xfe558400
Info:MMU: updated fsr=0x107, far=0xfe559400
Info:MMU: updated fsr=0x107, far=0xfe55a400
Info:MMU: updated fsr=0x107, far=0xfe55b400
Info:MMU: updated fsr=0x107, far=0xfe55c400
Info:MMU: updated fsr=0x107, far=0xfe55d400
Info:MMU: updated fsr=0x107, far=0xfe55e400
Info:MMU: updated fsr=0x107, far=0xfe55f400
Info:MMU: updated fsr=0x107, far=0xfe560400
Info:MMU: updated fsr=0x107, far=0xfe561400
Info:MMU: updated fsr=0x107, far=0xfe562400
Info:MMU: updated fsr=0x107, far=0xfe563400
Info:MMU: updated fsr=0x107, far=0xfe564400
Info:MMU: updated fsr=0x107, far=0xfe565400
Info:MMU: updated fsr=0x107, far=0xfe566400
Info:MMU: updated fsr=0x107, far=0xfe567400
Info:MMU: updated fsr=0x107, far=0xfe568400
Info:MMU: updated fsr=0x107, far=0xfe569400
Info:MMU: updated fsr=0x107, far=0xfe56a400
Info:MMU: updated fsr=0x107, far=0xfe56b400
Info:MMU: updated fsr=0x107, far=0xfe56c400
Info:MMU: updated fsr=0x107, far=0xfe56d400
Info:MMU: updated fsr=0x107, far=0xfe56e400
Info:MMU: updated fsr=0x107, far=0xfe56f400
Info:MMU: updated fsr=0x107, far=0xfe570400
Info:MMU: updated fsr=0x107, far=0xfe571400
Info:MMU: updated fsr=0x107, far=0xfe572400
Info:MMU: updated fsr=0x107, far=0xfe573400
Info:MMU: updated fsr=0x107, far=0xfe574400
Info:MMU: updated fsr=0x107, far=0xfe575400
Info:MMU: updated fsr=0x107, far=0xfe576400
Info:MMU: updated fsr=0x107, far=0xfe577400
Info:MMU: updated fsr=0x107, far=0xfe578400
Info:MMU: updated fsr=0x107, far=0xfe579400
Info:MMU: updated fsr=0x107, far=0xfe57a400
Info:MMU: updated fsr=0x107, far=0xfe57b400
Info:MMU: updated fsr=0x107, far=0xfe57c400
Info:MMU: updated fsr=0x107, far=0xfe57d400
Info:MMU: updated fsr=0x107, far=0xfe57e400
Info:MMU: updated fsr=0x107, far=0xfe57f400
Info:MMU: updated fsr=0x107, far=0xfe580400
Info:MMU: updated fsr=0x107, far=0xfe581400
Info:MMU: updated fsr=0x107, far=0xfe582400
Info:MMU: updated fsr=0x107, far=0xfe583400
Info:MMU: updated fsr=0x107, far=0xfe584400
Info:MMU: updated fsr=0x107, far=0xfe585400
Info:MMU: updated fsr=0x107, far=0xfe586400
Info:MMU: updated fsr=0x107, far=0xfe587400
Info:MMU: updated fsr=0x107, far=0xfe588400
Info:MMU: updated fsr=0x107, far=0xfe589400
Info:MMU: updated fsr=0x107, far=0xfe58a400
Info:MMU: updated fsr=0x107, far=0xfe58b400
Info:MMU: updated fsr=0x107, far=0xfe58c400
Info:MMU: updated fsr=0x107, far=0xfe58d400
Info:MMU: updated fsr=0x107, far=0xfe58e400
Info:MMU: updated fsr=0x107, far=0xfe58f400
Info:MMU: updated fsr=0x107, far=0xfe590400
Info:MMU: updated fsr=0x107, far=0xfe591400
Info:MMU: updated fsr=0x107, far=0xfe592400
Info:MMU: updated fsr=0x107, far=0xfe593400
Info:MMU: updated fsr=0x107, far=0xfe594400
Info:MMU: updated fsr=0x107, far=0xfe595400
Info:MMU: updated fsr=0x107, far=0xfe596400
Info:MMU: updated fsr=0x107, far=0xfe597400
Info:MMU: updated fsr=0x107, far=0xfe598400
Info:MMU: updated fsr=0x107, far=0xfe599400
Info:MMU: updated fsr=0x107, far=0xfe59a400
Info:MMU: updated fsr=0x107, far=0xfe59b400
Info:MMU: updated fsr=0x107, far=0xfe59c400
Info:MMU: updated fsr=0x107, far=0xfe59d400
Info:MMU: updated fsr=0x107, far=0xfe59e400
Info:MMU: updated fsr=0x107, far=0xfe59f400
Info:MMU: updated fsr=0x107, far=0xfe5a0400
Info:MMU: updated fsr=0x107, far=0xfe5a1400
Info:MMU: updated fsr=0x107, far=0xfe5a2400
Info:MMU: updated fsr=0x107, far=0xfe5a3400
Info:MMU: updated fsr=0x107, far=0xfe5a4400
Info:MMU: updated fsr=0x107, far=0xfe5a5400
Info:MMU: updated fsr=0x107, far=0xfe5a6400
Info:MMU: updated fsr=0x107, far=0xfe5a7400
Info:MMU: updated fsr=0x107, far=0xfe5a8400
Info:MMU: updated fsr=0x107, far=0xfe5a9400
Info:MMU: updated fsr=0x107, far=0xfe5aa400
Info:MMU: updated fsr=0x107, far=0xfe5ab400
Info:MMU: updated fsr=0x107, far=0xfe5ac400
Info:MMU: updated fsr=0x107, far=0xfe5ad400
Info:MMU: updated fsr=0x107, far=0xfe5ae400
Info:MMU: updated fsr=0x107, far=0xfe5af400
Info:MMU: updated fsr=0x107, far=0xfe5b0400
Info:MMU: updated fsr=0x107, far=0xfe5b1400
Info:MMU: updated fsr=0x107, far=0xfe5b2400
Info:MMU: updated fsr=0x107, far=0xfe5b3400
Info:MMU: updated fsr=0x107, far=0xfe5b4400
Info:MMU: updated fsr=0x107, far=0xfe5b5400
Info:MMU: updated fsr=0x107, far=0xfe5b6400
Info:MMU: updated fsr=0x107, far=0xfe5b7400
Info:MMU: updated fsr=0x107, far=0xfe5b8400
Info:MMU: updated fsr=0x107, far=0xfe5b9400
Info:MMU: updated fsr=0x107, far=0xfe5ba400
Info:MMU: updated fsr=0x107, far=0xfe5bb400
Info:MMU: updated fsr=0x107, far=0xfe5bc400
Info:MMU: updated fsr=0x107, far=0xfe5bd400
Info:MMU: updated fsr=0x107, far=0xfe5be400
Info:MMU: updated fsr=0x107, far=0xfe5bf400
Info:MMU: updated fsr=0x107, far=0xfe5c0400
Info:MMU: updated fsr=0x107, far=0xfe5c1400
Info:MMU: updated fsr=0x107, far=0xfe5c2400
Info:MMU: updated fsr=0x107, far=0xfe5c3400
Info:MMU: updated fsr=0x107, far=0xfe5c4400
Info:MMU: updated fsr=0x107, far=0xfe5c5400
Info:MMU: updated fsr=0x107, far=0xfe5c6400
Info:MMU: updated fsr=0x107, far=0xfe5c7400
Info:MMU: updated fsr=0x107, far=0xfe5c8400
Info:MMU: updated fsr=0x107, far=0xfe5c9400
Info:MMU: updated fsr=0x107, far=0xfe5ca400
Info:MMU: updated fsr=0x107, far=0xfe5cb400
Info:MMU: updated fsr=0x107, far=0xfe5cc400
Info:MMU: updated fsr=0x107, far=0xfe5cd400
Info:MMU: updated fsr=0x107, far=0xfe5ce400
Info:MMU: updated fsr=0x107, far=0xfe5cf400
Info:MMU: updated fsr=0x107, far=0xfe5d0400
Info:MMU: updated fsr=0x107, far=0xfe5d1400
Info:MMU: updated fsr=0x107, far=0xfe5d2400
Info:MMU: updated fsr=0x107, far=0xfe5d3400
Info:MMU: updated fsr=0x107, far=0xfe5d4400
Info:MMU: updated fsr=0x107, far=0xfe5d5400
Info:MMU: updated fsr=0x107, far=0xfe5d6400
Info:MMU: updated fsr=0x107, far=0xfe5d7400
Info:MMU: updated fsr=0x107, far=0xfe5d8400
Info:MMU: updated fsr=0x107, far=0xfe5d9400
Info:MMU: updated fsr=0x107, far=0xfe5da400
Info:MMU: updated fsr=0x107, far=0xfe5db400
Info:MMU: updated fsr=0x107, far=0xfe5dc400
Info:MMU: updated fsr=0x107, far=0xfe5dd400
Info:MMU: updated fsr=0x107, far=0xfe5de400
Info:MMU: updated fsr=0x107, far=0xfe5df400
Info:MMU: updated fsr=0x107, far=0xfe5e0400
Info:MMU: updated fsr=0x107, far=0xfe5e1400
Info:MMU: updated fsr=0x107, far=0xfe5e2400
Info:MMU: updated fsr=0x107, far=0xfe5e3400
Info:MMU: updated fsr=0x107, far=0xfe5e4400
Info:MMU: updated fsr=0x107, far=0xfe5e5400
Info:MMU: updated fsr=0x107, far=0xfe5e6400
Info:MMU: updated fsr=0x107, far=0xfe5e7400
Info:MMU: updated fsr=0x107, far=0xfe5e8400
Info:MMU: updated fsr=0x107, far=0xfe5e9400
Info:MMU: updated fsr=0x107, far=0xfe5ea400
Info:MMU: updated fsr=0x107, far=0xfe5eb400
Info:MMU: updated fsr=0x107, far=0xfe5ec400
Info:MMU: updated fsr=0x107, far=0xfe5ed400
Info:MMU: updated fsr=0x107, far=0xfe5ee400
Info:MMU: updated fsr=0x107, far=0xfe5ef400
Info:MMU: updated fsr=0x107, far=0xfe5f0400
Info:MMU: updated fsr=0x107, far=0xfe5f1400
Info:MMU: updated fsr=0x107, far=0xfe5f2400
Info:MMU: updated fsr=0x107, far=0xfe5f3400
Info:MMU: updated fsr=0x107, far=0xfe5f4400
Info:MMU: updated fsr=0x107, far=0xfe5f5400
Info:MMU: updated fsr=0x107, far=0xfe5f6400
Info:MMU: updated fsr=0x107, far=0xfe5f7400
Info:MMU: updated fsr=0x107, far=0xfe5f8400
Info:MMU: updated fsr=0x107, far=0xfe5f9400
Info:MMU: updated fsr=0x107, far=0xfe5fa400
Info:MMU: updated fsr=0x107, far=0xfe5fb400
Info:MMU: updated fsr=0x107, far=0xfe5fc400
Info:MMU: updated fsr=0x107, far=0xfe5fd400
Info:MMU: updated fsr=0x107, far=0xfe5fe400
Info:MMU: updated fsr=0x107, far=0xfe5ff400
Info:MMU: updated fsr=0x107, far=0xfe600400
Info:MMU: updated fsr=0x107, far=0xfe601400
Info:MMU: updated fsr=0x107, far=0xfe602400
Info:MMU: updated fsr=0x107, far=0xfe603400
Info:MMU: updated fsr=0x107, far=0xfe604400
Info:MMU: updated fsr=0x107, far=0xfe605400
Info:MMU: updated fsr=0x107, far=0xfe606400
Info:MMU: updated fsr=0x107, far=0xfe607400
Info:MMU: updated fsr=0x107, far=0xfe608400
Info:MMU: updated fsr=0x107, far=0xfe609400
Info:MMU: updated fsr=0x107, far=0xfe60a400
Info:MMU: updated fsr=0x107, far=0xfe60b400
Info:MMU: updated fsr=0x107, far=0xfe60c400
Info:MMU: updated fsr=0x107, far=0xfe60d400
Info:MMU: updated fsr=0x107, far=0xfe60e400
Info:MMU: updated fsr=0x107, far=0xfe60f400
Info:MMU: updated fsr=0x107, far=0xfe610400
Info:MMU: updated fsr=0x107, far=0xfe611400
Info:MMU: updated fsr=0x107, far=0xfe612400
Info:MMU: updated fsr=0x107, far=0xfe613400
Info:MMU: updated fsr=0x107, far=0xfe614400
Info:MMU: updated fsr=0x107, far=0xfe615400
Info:MMU: updated fsr=0x107, far=0xfe616400
Info:MMU: updated fsr=0x107, far=0xfe617400
Info:MMU: updated fsr=0x107, far=0xfe618400
Info:MMU: updated fsr=0x107, far=0xfe619400
Info:MMU: updated fsr=0x107, far=0xfe61a400
Info:MMU: updated fsr=0x107, far=0xfe61b400
Info:MMU: updated fsr=0x107, far=0xfe61c400
Info:MMU: updated fsr=0x107, far=0xfe61d400
Info:MMU: updated fsr=0x107, far=0xfe61e400
Info:MMU: updated fsr=0x107, far=0xfe61f400
Info:MMU: updated fsr=0x107, far=0xfe620400
Info:MMU: updated fsr=0x107, far=0xfe621400
Info:MMU: updated fsr=0x107, far=0xfe622400
Info:MMU: updated fsr=0x107, far=0xfe623400
Info:MMU: updated fsr=0x107, far=0xfe624400
Info:MMU: updated fsr=0x107, far=0xfe625400
Info:MMU: updated fsr=0x107, far=0xfe626400
Info:MMU: updated fsr=0x107, far=0xfe627400
Info:MMU: updated fsr=0x107, far=0xfe628400
Info:MMU: updated fsr=0x107, far=0xfe629400
Info:MMU: updated fsr=0x107, far=0xfe62a400
Info:MMU: updated fsr=0x107, far=0xfe62b400
Info:MMU: updated fsr=0x107, far=0xfe62c400
Info:MMU: updated fsr=0x107, far=0xfe62d400
Info:MMU: updated fsr=0x107, far=0xfe62e400
Info:MMU: updated fsr=0x107, far=0xfe62f400
Info:MMU: updated fsr=0x107, far=0xfe630400
Info:MMU: updated fsr=0x107, far=0xfe631400
Info:MMU: updated fsr=0x107, far=0xfe632400
Info:MMU: updated fsr=0x107, far=0xfe633400
Info:MMU: updated fsr=0x107, far=0xfe634400
Info:MMU: updated fsr=0x107, far=0xfe635400
Info:MMU: updated fsr=0x107, far=0xfe636400
Info:MMU: updated fsr=0x107, far=0xfe637400
Info:MMU: updated fsr=0x107, far=0xfe638400
Info:MMU: updated fsr=0x107, far=0xfe639400
Info:MMU: updated fsr=0x107, far=0xfe63a400
Info:MMU: updated fsr=0x107, far=0xfe63b400
Info:MMU: updated fsr=0x107, far=0xfe63c400
Info:MMU: updated fsr=0x107, far=0xfe63d400
Info:MMU: updated fsr=0x107, far=0xfe63e400
Info:MMU: updated fsr=0x107, far=0xfe63f400
Info:MMU: updated fsr=0x107, far=0xfe640400
Info:MMU: updated fsr=0x107, far=0xfe641400
Info:MMU: updated fsr=0x107, far=0xfe642400
Info:MMU: updated fsr=0x107, far=0xfe643400
Info:MMU: updated fsr=0x107, far=0xfe644400
Info:MMU: updated fsr=0x107, far=0xfe645400
Info:MMU: updated fsr=0x107, far=0xfe646400
Info:MMU: updated fsr=0x107, far=0xfe647400
Info:MMU: updated fsr=0x107, far=0xfe648400
Info:MMU: updated fsr=0x107, far=0xfe649400
Info:MMU: updated fsr=0x107, far=0xfe64a400
Info:MMU: updated fsr=0x107, far=0xfe64b400
Info:MMU: updated fsr=0x107, far=0xfe64c400
Info:MMU: updated fsr=0x107, far=0xfe64d400
Info:MMU: updated fsr=0x107, far=0xfe64e400
Info:MMU: updated fsr=0x107, far=0xfe64f400
Info:MMU: updated fsr=0x107, far=0xfe650400
Info:MMU: updated fsr=0x107, far=0xfe651400
Info:MMU: updated fsr=0x107, far=0xfe652400
Info:MMU: updated fsr=0x107, far=0xfe653400
Info:MMU: updated fsr=0x107, far=0xfe654400
Info:MMU: updated fsr=0x107, far=0xfe655400
Info:MMU: updated fsr=0x107, far=0xfe656400
Info:MMU: updated fsr=0x107, far=0xfe657400
Info:MMU: updated fsr=0x107, far=0xfe658400
Info:MMU: updated fsr=0x107, far=0xfe659400
Info:MMU: updated fsr=0x107, far=0xfe65a400
Info:MMU: updated fsr=0x107, far=0xfe65b400
Info:MMU: updated fsr=0x107, far=0xfe65c400
Info:MMU: updated fsr=0x107, far=0xfe65d400
Info:MMU: updated fsr=0x107, far=0xfe65e400
Info:MMU: updated fsr=0x107, far=0xfe65f400
Info:MMU: updated fsr=0x107, far=0xfe660400
Info:MMU: updated fsr=0x107, far=0xfe661400
Info:MMU: updated fsr=0x107, far=0xfe662400
Info:MMU: updated fsr=0x107, far=0xfe663400
Info:MMU: updated fsr=0x107, far=0xfe664400
Info:MMU: updated fsr=0x107, far=0xfe665400
Info:MMU: updated fsr=0x107, far=0xfe666400
Info:MMU: updated fsr=0x107, far=0xfe667400
Info:MMU: updated fsr=0x107, far=0xfe668400
Info:MMU: updated fsr=0x107, far=0xfe669400
Info:MMU: updated fsr=0x107, far=0xfe66a400
Info:MMU: updated fsr=0x107, far=0xfe66b400
Info:MMU: updated fsr=0x107, far=0xfe66c400
Info:MMU: updated fsr=0x107, far=0xfe66d400
Info:MMU: updated fsr=0x107, far=0xfe66e400
Info:MMU: updated fsr=0x107, far=0xfe66f400
Info:MMU: updated fsr=0x107, far=0xfe670400
Info:MMU: updated fsr=0x107, far=0xfe671400
Info:MMU: updated fsr=0x107, far=0xfe672400
Info:MMU: updated fsr=0x107, far=0xfe673400
Info:MMU: updated fsr=0x107, far=0xfe674400
Info:MMU: updated fsr=0x107, far=0xfe675400
Info:MMU: updated fsr=0x107, far=0xfe676400
Info:MMU: updated fsr=0x107, far=0xfe677400
Info:MMU: updated fsr=0x107, far=0xfe678400
Info:MMU: updated fsr=0x107, far=0xfe679400
Info:MMU: updated fsr=0x107, far=0xfe67a400
Info:MMU: updated fsr=0x107, far=0xfe67b400
Info:MMU: updated fsr=0x107, far=0xfe67c400
Info:MMU: updated fsr=0x107, far=0xfe67d400
Info:MMU: updated fsr=0x107, far=0xfe67e400
Info:MMU: updated fsr=0x107, far=0xfe67f400
Info:MMU: updated fsr=0x107, far=0xfe680400
Info:MMU: updated fsr=0x107, far=0xfe681400
Info:MMU: updated fsr=0x107, far=0xfe682400
Info:MMU: updated fsr=0x107, far=0xfe683400
Info:MMU: updated fsr=0x107, far=0xfe684400
Info:MMU: updated fsr=0x107, far=0xfe685400
Info:MMU: updated fsr=0x107, far=0xfe686400
Info:MMU: updated fsr=0x107, far=0xfe687400
Info:MMU: updated fsr=0x107, far=0xfe688400
Info:MMU: updated fsr=0x107, far=0xfe689400
Info:MMU: updated fsr=0x107, far=0xfe68a400
Info:MMU: updated fsr=0x107, far=0xfe68b400
Info:MMU: updated fsr=0x107, far=0xfe68c400
Info:MMU: updated fsr=0x107, far=0xfe68d400
Info:MMU: updated fsr=0x107, far=0xfe68e400
Info:MMU: updated fsr=0x107, far=0xfe68f400
Info:MMU: updated fsr=0x107, far=0xfe690400
Info:MMU: updated fsr=0x107, far=0xfe691400
Info:MMU: updated fsr=0x107, far=0xfe692400
Info:MMU: updated fsr=0x107, far=0xfe693400
Info:MMU: updated fsr=0x107, far=0xfe694400
Info:MMU: updated fsr=0x107, far=0xfe695400
Info:MMU: updated fsr=0x107, far=0xfe696400
Info:MMU: updated fsr=0x107, far=0xfe697400
Info:MMU: updated fsr=0x107, far=0xfe698400
Info:MMU: updated fsr=0x107, far=0xfe699400
Info:MMU: updated fsr=0x107, far=0xfe69a400
Info:MMU: updated fsr=0x107, far=0xfe69b400
Info:MMU: updated fsr=0x107, far=0xfe69c400
Info:MMU: updated fsr=0x107, far=0xfe69d400
Info:MMU: updated fsr=0x107, far=0xfe69e400
Info:MMU: updated fsr=0x107, far=0xfe69f400
Info:MMU: updated fsr=0x107, far=0xfe6a0400
Info:MMU: updated fsr=0x107, far=0xfe6a1400
Info:MMU: updated fsr=0x107, far=0xfe6a2400
Info:MMU: updated fsr=0x107, far=0xfe6a3400
Info:MMU: updated fsr=0x107, far=0xfe6a4400
Info:MMU: updated fsr=0x107, far=0xfe6a5400
Info:MMU: updated fsr=0x107, far=0xfe6a6400
Info:MMU: updated fsr=0x107, far=0xfe6a7400
Info:MMU: updated fsr=0x107, far=0xfe6a8400
Info:MMU: updated fsr=0x107, far=0xfe6a9400
Info:MMU: updated fsr=0x107, far=0xfe6aa400
Info:MMU: updated fsr=0x107, far=0xfe6ab400
Info:MMU: updated fsr=0x107, far=0xfe6ac400
Info:MMU: updated fsr=0x107, far=0xfe6ad400
Info:MMU: updated fsr=0x107, far=0xfe6ae400
Info:MMU: updated fsr=0x107, far=0xfe6af400
Info:MMU: updated fsr=0x107, far=0xfe6b0400
Info:MMU: updated fsr=0x107, far=0xfe6b1400
Info:MMU: updated fsr=0x107, far=0xfe6b2400
Info:MMU: updated fsr=0x107, far=0xfe6b3400
Info:MMU: updated fsr=0x107, far=0xfe6b4400
Info:MMU: updated fsr=0x107, far=0xfe6b5400
Info:MMU: updated fsr=0x107, far=0xfe6b6400
Info:MMU: updated fsr=0x107, far=0xfe6b7400
Info:MMU: updated fsr=0x107, far=0xfe6b8400
Info:MMU: updated fsr=0x107, far=0xfe6b9400
Info:MMU: updated fsr=0x107, far=0xfe6ba400
Info:MMU: updated fsr=0x107, far=0xfe6bb400
Info:MMU: updated fsr=0x107, far=0xfe6bc400
Info:MMU: updated fsr=0x107, far=0xfe6bd400
Info:MMU: updated fsr=0x107, far=0xfe6be400
Info:MMU: updated fsr=0x107, far=0xfe6bf400
Info:MMU: updated fsr=0x107, far=0xfe6c0400
Info:MMU: updated fsr=0x107, far=0xfe6c1400
Info:MMU: updated fsr=0x107, far=0xfe6c2400
Info:MMU: updated fsr=0x107, far=0xfe6c3400
Info:MMU: updated fsr=0x107, far=0xfe6c4400
Info:MMU: updated fsr=0x107, far=0xfe6c5400
Info:MMU: updated fsr=0x107, far=0xfe6c6400
Info:MMU: updated fsr=0x107, far=0xfe6c7400
Info:MMU: updated fsr=0x107, far=0xfe6c8400
Info:MMU: updated fsr=0x107, far=0xfe6c9400
Info:MMU: updated fsr=0x107, far=0xfe6ca400
Info:MMU: updated fsr=0x107, far=0xfe6cb400
Info:MMU: updated fsr=0x107, far=0xfe6cc400
Info:MMU: updated fsr=0x107, far=0xfe6cd400
Info:MMU: updated fsr=0x107, far=0xfe6ce400
Info:MMU: updated fsr=0x107, far=0xfe6cf400
Info:MMU: updated fsr=0x107, far=0xfe6d0400
Info:MMU: updated fsr=0x107, far=0xfe6d1400
Info:MMU: updated fsr=0x107, far=0xfe6d2400
Info:MMU: updated fsr=0x107, far=0xfe6d3400
Info:MMU: updated fsr=0x107, far=0xfe6d4400
Info:MMU: updated fsr=0x107, far=0xfe6d5400
Info:MMU: updated fsr=0x107, far=0xfe6d6400
Info:MMU: updated fsr=0x107, far=0xfe6d7400
Info:MMU: updated fsr=0x107, far=0xfe6d8400
Info:MMU: updated fsr=0x107, far=0xfe6d9400
Info:MMU: updated fsr=0x107, far=0xfe6da400
Info:MMU: updated fsr=0x107, far=0xfe6db400
Info:MMU: updated fsr=0x107, far=0xfe6dc400
Info:MMU: updated fsr=0x107, far=0xfe6dd400
Info:MMU: updated fsr=0x107, far=0xfe6de400
Info:MMU: updated fsr=0x107, far=0xfe6df400
Info:MMU: updated fsr=0x107, far=0xfe6e0400
Info:MMU: updated fsr=0x107, far=0xfe6e1400
Info:MMU: updated fsr=0x107, far=0xfe6e2400
Info:MMU: updated fsr=0x107, far=0xfe6e3400
Info:MMU: updated fsr=0x107, far=0xfe6e4400
Info:MMU: updated fsr=0x107, far=0xfe6e5400
Info:MMU: updated fsr=0x107, far=0xfe6e6400
Info:MMU: updated fsr=0x107, far=0xfe6e7400
Info:MMU: updated fsr=0x107, far=0xfe6e8400
Info:MMU: updated fsr=0x107, far=0xfe6e9400
Info:MMU: updated fsr=0x107, far=0xfe6ea400
Info:MMU: updated fsr=0x107, far=0xfe6eb400
Info:MMU: updated fsr=0x107, far=0xfe6ec400
Info:MMU: updated fsr=0x107, far=0xfe6ed400
Info:MMU: updated fsr=0x107, far=0xfe6ee400
Info:MMU: updated fsr=0x107, far=0xfe6ef400
Info:MMU: updated fsr=0x107, far=0xfe6f0400
Info:MMU: updated fsr=0x107, far=0xfe6f1400
Info:MMU: updated fsr=0x107, far=0xfe6f2400
Info:MMU: updated fsr=0x107, far=0xfe6f3400
Info:MMU: updated fsr=0x107, far=0xfe6f4400
Info:MMU: updated fsr=0x107, far=0xfe6f5400
Info:MMU: updated fsr=0x107, far=0xfe6f6400
Info:MMU: updated fsr=0x107, far=0xfe6f7400
Info:MMU: updated fsr=0x107, far=0xfe6f8400
Info:MMU: updated fsr=0x107, far=0xfe6f9400
Info:MMU: updated fsr=0x107, far=0xfe6fa400
Info:MMU: updated fsr=0x107, far=0xfe6fb400
Info:MMU: updated fsr=0x107, far=0xfe6fc400
Info:MMU: updated fsr=0x107, far=0xfe6fd400
Info:MMU: updated fsr=0x107, far=0xfe6fe400
Info:MMU: updated fsr=0x107, far=0xfe6ff400
Info:MMU: updated fsr=0x107, far=0xfe700400
Info:MMU: updated fsr=0x107, far=0xfe701400
Info:MMU: updated fsr=0x107, far=0xfe702400
Info:MMU: updated fsr=0x107, far=0xfe703400
Info:MMU: updated fsr=0x107, far=0xfe704400
Info:MMU: updated fsr=0x107, far=0xfe705400
Info:MMU: updated fsr=0x107, far=0xfe706400
Info:MMU: updated fsr=0x107, far=0xfe707400
Info:MMU: updated fsr=0x107, far=0xfe708400
Info:MMU: updated fsr=0x107, far=0xfe709400
Info:MMU: updated fsr=0x107, far=0xfe70a400
Info:MMU: updated fsr=0x107, far=0xfe70b400
Info:MMU: updated fsr=0x107, far=0xfe70c400
Info:MMU: updated fsr=0x107, far=0xfe70d400
Info:MMU: updated fsr=0x107, far=0xfe70e400
Info:MMU: updated fsr=0x107, far=0xfe70f400
Info:MMU: updated fsr=0x107, far=0xfe710400
Info:MMU: updated fsr=0x107, far=0xfe711400
Info:MMU: updated fsr=0x107, far=0xfe712400
Info:MMU: updated fsr=0x107, far=0xfe713400
Info:MMU: updated fsr=0x107, far=0xfe714400
Info:MMU: updated fsr=0x107, far=0xfe715400
Info:MMU: updated fsr=0x107, far=0xfe716400
Info:MMU: updated fsr=0x107, far=0xfe717400
Info:MMU: updated fsr=0x107, far=0xfe718400
Info:MMU: updated fsr=0x107, far=0xfe719400
Info:MMU: updated fsr=0x107, far=0xfe71a400
Info:MMU: updated fsr=0x107, far=0xfe71b400
Info:MMU: updated fsr=0x107, far=0xfe71c400
Info:MMU: updated fsr=0x107, far=0xfe71d400
Info:MMU: updated fsr=0x107, far=0xfe71e400
Info:MMU: updated fsr=0x107, far=0xfe71f400
Info:MMU: updated fsr=0x107, far=0xfe720400
Info:MMU: updated fsr=0x107, far=0xfe721400
Info:MMU: updated fsr=0x107, far=0xfe722400
Info:MMU: updated fsr=0x107, far=0xfe723400
Info:MMU: updated fsr=0x107, far=0xfe724400
Info:MMU: updated fsr=0x107, far=0xfe725400
Info:MMU: updated fsr=0x107, far=0xfe726400
Info:MMU: updated fsr=0x107, far=0xfe727400
Info:MMU: updated fsr=0x107, far=0xfe728400
Info:MMU: updated fsr=0x107, far=0xfe729400
Info:MMU: updated fsr=0x107, far=0xfe72a400
Info:MMU: updated fsr=0x107, far=0xfe72b400
Info:MMU: updated fsr=0x107, far=0xfe72c400
Info:MMU: updated fsr=0x107, far=0xfe72d400
Info:MMU: updated fsr=0x107, far=0xfe72e400
Info:MMU: updated fsr=0x107, far=0xfe72f400
Info:MMU: updated fsr=0x107, far=0xfe730400
Info:MMU: updated fsr=0x107, far=0xfe731400
Info:MMU: updated fsr=0x107, far=0xfe732400
Info:MMU: updated fsr=0x107, far=0xfe733400
Info:MMU: updated fsr=0x107, far=0xfe734400
Info:MMU: updated fsr=0x107, far=0xfe735400
Info:MMU: updated fsr=0x107, far=0xfe736400
Info:MMU: updated fsr=0x107, far=0xfe737400
Info:MMU: updated fsr=0x107, far=0xfe738400
Info:MMU: updated fsr=0x107, far=0xfe739400
Info:MMU: updated fsr=0x107, far=0xfe73a400
Info:MMU: updated fsr=0x107, far=0xfe73b400
Info:MMU: updated fsr=0x107, far=0xfe73c400
Info:MMU: updated fsr=0x107, far=0xfe73d400
Info:MMU: updated fsr=0x107, far=0xfe73e400
Info:MMU: updated fsr=0x107, far=0xfe73f400
Info:MMU: updated fsr=0x107, far=0xfe740400
Info:MMU: updated fsr=0x107, far=0xfe741400
Info:MMU: updated fsr=0x107, far=0xfe742400
Info:MMU: updated fsr=0x107, far=0xfe743400
Info:MMU: updated fsr=0x107, far=0xfe744400
Info:MMU: updated fsr=0x107, far=0xfe745400
Info:MMU: updated fsr=0x107, far=0xfe746400
Info:MMU: updated fsr=0x107, far=0xfe747400
Info:MMU: updated fsr=0x107, far=0xfe748400
Info:MMU: updated fsr=0x107, far=0xfe749400
Info:MMU: updated fsr=0x107, far=0xfe74a400
Info:MMU: updated fsr=0x107, far=0xfe74b400
Info:MMU: updated fsr=0x107, far=0xfe74c400
Info:MMU: updated fsr=0x107, far=0xfe74d400
Info:MMU: updated fsr=0x107, far=0xfe74e400
Info:MMU: updated fsr=0x107, far=0xfe74f400
Info:MMU: updated fsr=0x107, far=0xfe750400
Info:MMU: updated fsr=0x107, far=0xfe751400
Info:MMU: updated fsr=0x107, far=0xfe752400
Info:MMU: updated fsr=0x107, far=0xfe753400
Info:MMU: updated fsr=0x107, far=0xfe754400
Info:MMU: updated fsr=0x107, far=0xfe755400
Info:MMU: updated fsr=0x107, far=0xfe756400
Info:MMU: updated fsr=0x107, far=0xfe757400
Info:MMU: updated fsr=0x107, far=0xfe758400
Info:MMU: updated fsr=0x107, far=0xfe759400
Info:MMU: updated fsr=0x107, far=0xfe75a400
Info:MMU: updated fsr=0x107, far=0xfe75b400
Info:MMU: updated fsr=0x107, far=0xfe75c400
Info:MMU: updated fsr=0x107, far=0xfe75d400
Info:MMU: updated fsr=0x107, far=0xfe75e400
Info:MMU: updated fsr=0x107, far=0xfe75f400
Info:MMU: updated fsr=0x107, far=0xfe760400
Info:MMU: updated fsr=0x107, far=0xfe761400
Info:MMU: updated fsr=0x107, far=0xfe762400
Info:MMU: updated fsr=0x107, far=0xfe763400
Info:MMU: updated fsr=0x107, far=0xfe764400
Info:MMU: updated fsr=0x107, far=0xfe765400
Info:MMU: updated fsr=0x107, far=0xfe766400
Info:MMU: updated fsr=0x107, far=0xfe767400
Info:MMU: updated fsr=0x107, far=0xfe768400
Info:MMU: updated fsr=0x107, far=0xfe769400
Info:MMU: updated fsr=0x107, far=0xfe76a400
Info:MMU: updated fsr=0x107, far=0xfe76b400
Info:MMU: updated fsr=0x107, far=0xfe76c400
Info:MMU: updated fsr=0x107, far=0xfe76d400
Info:MMU: updated fsr=0x107, far=0xfe76e400
Info:MMU: updated fsr=0x107, far=0xfe76f400
Info:MMU: updated fsr=0x107, far=0xfe770400
Info:MMU: updated fsr=0x107, far=0xfe771400
Info:MMU: updated fsr=0x107, far=0xfe772400
Info:MMU: updated fsr=0x107, far=0xfe773400
Info:MMU: updated fsr=0x107, far=0xfe774400
Info:MMU: updated fsr=0x107, far=0xfe775400
Info:MMU: updated fsr=0x107, far=0xfe776400
Info:MMU: updated fsr=0x107, far=0xfe777400
Info:MMU: updated fsr=0x107, far=0xfe778400
Info:MMU: updated fsr=0x107, far=0xfe779400
Info:MMU: updated fsr=0x107, far=0xfe77a400
Info:MMU: updated fsr=0x107, far=0xfe77b400
Info:MMU: updated fsr=0x107, far=0xfe77c400
Info:MMU: updated fsr=0x107, far=0xfe77d400
Info:MMU: updated fsr=0x107, far=0xfe77e400
Info:MMU: updated fsr=0x107, far=0xfe77f400
Info:MMU: updated fsr=0x107, far=0xfe780400
Info:MMU: updated fsr=0x107, far=0xfe781400
Info:MMU: updated fsr=0x107, far=0xfe782400
Info:MMU: updated fsr=0x107, far=0xfe783400
Info:MMU: updated fsr=0x107, far=0xfe784400
Info:MMU: updated fsr=0x107, far=0xfe785400
Info:MMU: updated fsr=0x107, far=0xfe786400
Info:MMU: updated fsr=0x107, far=0xfe787400
Info:MMU: updated fsr=0x107, far=0xfe788400
Info:MMU: updated fsr=0x107, far=0xfe789400
Info:MMU: updated fsr=0x107, far=0xfe78a400
Info:MMU: updated fsr=0x107, far=0xfe78b400
Info:MMU: updated fsr=0x107, far=0xfe78c400
Info:MMU: updated fsr=0x107, far=0xfe78d400
Info:MMU: updated fsr=0x107, far=0xfe78e400
Info:MMU: updated fsr=0x107, far=0xfe78f400
Info:MMU: updated fsr=0x107, far=0xfe790400
Info:MMU: updated fsr=0x107, far=0xfe791400
Info:MMU: updated fsr=0x107, far=0xfe792400
Info:MMU: updated fsr=0x107, far=0xfe793400
Info:MMU: updated fsr=0x107, far=0xfe794400
Info:MMU: updated fsr=0x107, far=0xfe795400
Info:MMU: updated fsr=0x107, far=0xfe796400
Info:MMU: updated fsr=0x107, far=0xfe797400
Info:MMU: updated fsr=0x107, far=0xfe798400
Info:MMU: updated fsr=0x107, far=0xfe799400
Info:MMU: updated fsr=0x107, far=0xfe79a400
Info:MMU: updated fsr=0x107, far=0xfe79b400
Info:MMU: updated fsr=0x107, far=0xfe79c400
Info:MMU: updated fsr=0x107, far=0xfe79d400
Info:MMU: updated fsr=0x107, far=0xfe79e400
Info:MMU: updated fsr=0x107, far=0xfe79f400
Info:MMU: updated fsr=0x107, far=0xfe7a0400
Info:MMU: updated fsr=0x107, far=0xfe7a1400
Info:MMU: updated fsr=0x107, far=0xfe7a2400
Info:MMU: updated fsr=0x107, far=0xfe7a3400
Info:MMU: updated fsr=0x107, far=0xfe7a4400
Info:MMU: updated fsr=0x107, far=0xfe7a5400
Info:MMU: updated fsr=0x107, far=0xfe7a6400
Info:MMU: updated fsr=0x107, far=0xfe7a7400
Info:MMU: updated fsr=0x107, far=0xfe7a8400
Info:MMU: updated fsr=0x107, far=0xfe7a9400
Info:MMU: updated fsr=0x107, far=0xfe7aa400
Info:MMU: updated fsr=0x107, far=0xfe7ab400
Info:MMU: updated fsr=0x107, far=0xfe7ac400
Info:MMU: updated fsr=0x107, far=0xfe7ad400
Info:MMU: updated fsr=0x107, far=0xfe7ae400
Info:MMU: updated fsr=0x107, far=0xfe7af400
Info:MMU: updated fsr=0x107, far=0xfe7b0400
Info:MMU: updated fsr=0x107, far=0xfe7b1400
Info:MMU: updated fsr=0x107, far=0xfe7b2400
Info:MMU: updated fsr=0x107, far=0xfe7b3400
Info:MMU: updated fsr=0x107, far=0xfe7b4400
Info:MMU: updated fsr=0x107, far=0xfe7b5400
Info:MMU: updated fsr=0x107, far=0xfe7b6400
Info:MMU: updated fsr=0x107, far=0xfe7b7400
Info:MMU: updated fsr=0x107, far=0xfe7b8400
Info:MMU: updated fsr=0x107, far=0xfe7b9400
Info:MMU: updated fsr=0x107, far=0xfe7ba400
Info:MMU: updated fsr=0x107, far=0xfe7bb400
Info:MMU: updated fsr=0x107, far=0xfe7bc400
Info:MMU: updated fsr=0x107, far=0xfe7bd400
Info:MMU: updated fsr=0x107, far=0xfe7be400
Info:MMU: updated fsr=0x107, far=0xfe7bf400
Info:MMU: updated fsr=0x107, far=0xfe7c0400
Info:MMU: updated fsr=0x107, far=0xfe7c1400
Info:MMU: updated fsr=0x107, far=0xfe7c2400
Info:MMU: updated fsr=0x107, far=0xfe7c3400
Info:MMU: updated fsr=0x107, far=0xfe7c4400
Info:MMU: updated fsr=0x107, far=0xfe7c5400
Info:MMU: updated fsr=0x107, far=0xfe7c6400
Info:MMU: updated fsr=0x107, far=0xfe7c7400
Info:MMU: updated fsr=0x107, far=0xfe7c8400
Info:MMU: updated fsr=0x107, far=0xfe7c9400
Info:MMU: updated fsr=0x107, far=0xfe7ca400
Info:MMU: updated fsr=0x107, far=0xfe7cb400
Info:MMU: updated fsr=0x107, far=0xfe7cc400
Info:MMU: updated fsr=0x107, far=0xfe7cd400
Info:MMU: updated fsr=0x107, far=0xfe7ce400
Info:MMU: updated fsr=0x107, far=0xfe7cf400
Info:MMU: updated fsr=0x107, far=0xfe7d0400
Info:MMU: updated fsr=0x107, far=0xfe7d1400
Info:MMU: updated fsr=0x107, far=0xfe7d2400
Info:MMU: updated fsr=0x107, far=0xfe7d3400
Info:MMU: updated fsr=0x107, far=0xfe7d4400
Info:MMU: updated fsr=0x107, far=0xfe7d5400
Info:MMU: updated fsr=0x107, far=0xfe7d6400
Info:MMU: updated fsr=0x107, far=0xfe7d7400
Info:MMU: updated fsr=0x107, far=0xfe7d8400
Info:MMU: updated fsr=0x107, far=0xfe7d9400
Info:MMU: updated fsr=0x107, far=0xfe7da400
Info:MMU: updated fsr=0x107, far=0xfe7db400
Info:MMU: updated fsr=0x107, far=0xfe7dc400
Info:MMU: updated fsr=0x107, far=0xfe7dd400
Info:MMU: updated fsr=0x107, far=0xfe7de400
Info:MMU: updated fsr=0x107, far=0xfe7df400
Info:MMU: updated fsr=0x107, far=0xfe7e0400
Info:MMU: updated fsr=0x107, far=0xfe7e1400
Info:MMU: updated fsr=0x107, far=0xfe7e2400
Info:MMU: updated fsr=0x107, far=0xfe7e3400
Info:MMU: updated fsr=0x107, far=0xfe7e4400
Info:MMU: updated fsr=0x107, far=0xfe7e5400
Info:MMU: updated fsr=0x107, far=0xfe7e6400
Info:MMU: updated fsr=0x107, far=0xfe7e7400
Info:MMU: updated fsr=0x107, far=0xfe7e8400
Info:MMU: updated fsr=0x107, far=0xfe7e9400
Info:MMU: updated fsr=0x107, far=0xfe7ea400
Info:MMU: updated fsr=0x107, far=0xfe7eb400
Info:MMU: updated fsr=0x107, far=0xfe7ec400
Info:MMU: updated fsr=0x107, far=0xfe7ed400
Info:MMU: updated fsr=0x107, far=0xfe7ee400
Info:MMU: updated fsr=0x107, far=0xfe7ef400
Info:MMU: updated fsr=0x107, far=0xfe7f0400
Info:MMU: updated fsr=0x107, far=0xfe7f1400
Info:MMU: updated fsr=0x107, far=0xfe7f2400
Info:MMU: updated fsr=0x107, far=0xfe7f3400
Info:MMU: updated fsr=0x107, far=0xfe7f4400
Info:MMU: updated fsr=0x107, far=0xfe7f5400
Info:MMU: updated fsr=0x107, far=0xfe7f6400
Info:MMU: updated fsr=0x107, far=0xfe7f7400
Info:MMU: updated fsr=0x107, far=0xfe7f8400
Info:MMU: updated fsr=0x107, far=0xfe7f9400
Info:MMU: updated fsr=0x107, far=0xfe7fa400
Info:MMU: updated fsr=0x107, far=0xfe7fb400
Info:MMU: updated fsr=0x107, far=0xfe7fc400
Info:MMU: updated fsr=0x107, far=0xfe7fd400
Info:MMU: updated fsr=0x107, far=0xfe7fe400
Info:MMU: updated fsr=0x107, far=0xfe7ff400
Info:MMU: updated fsr=0x107, far=0xfe800400
Info:MMU: updated fsr=0x107, far=0xfe801400
Info:MMU: updated fsr=0x107, far=0xfe802400
Info:MMU: updated fsr=0x107, far=0xfe803400
Info:MMU: updated fsr=0x107, far=0xfe804400
Info:MMU: updated fsr=0x107, far=0xfe805400
Info:MMU: updated fsr=0x107, far=0xfe806400
Info:MMU: updated fsr=0x107, far=0xfe807400
Info:MMU: updated fsr=0x107, far=0xfe808400
Info:MMU: updated fsr=0x107, far=0xfe809400
Info:MMU: updated fsr=0x107, far=0xfe80a400
Info:MMU: updated fsr=0x107, far=0xfe80b400
Info:MMU: updated fsr=0x107, far=0xfe80c400
Info:MMU: updated fsr=0x107, far=0xfe80d400
Info:MMU: updated fsr=0x107, far=0xfe80e400
Info:MMU: updated fsr=0x107, far=0xfe80f400
Info:MMU: updated fsr=0x107, far=0xfe810400
Info:MMU: updated fsr=0x107, far=0xfe811400
Info:MMU: updated fsr=0x107, far=0xfe812400
Info:MMU: updated fsr=0x107, far=0xfe813400
Info:MMU: updated fsr=0x107, far=0xfe814400
Info:MMU: updated fsr=0x107, far=0xfe815400
Info:MMU: updated fsr=0x107, far=0xfe816400
Info:MMU: updated fsr=0x107, far=0xfe817400
Info:MMU: updated fsr=0x107, far=0xfe818400
Info:MMU: updated fsr=0x107, far=0xfe819400
Info:MMU: updated fsr=0x107, far=0xfe81a400
Info:MMU: updated fsr=0x107, far=0xfe81b400
Info:MMU: updated fsr=0x107, far=0xfe81c400
Info:MMU: updated fsr=0x107, far=0xfe81d400
Info:MMU: updated fsr=0x107, far=0xfe81e400
Info:MMU: updated fsr=0x107, far=0xfe81f400
Info:MMU: updated fsr=0x107, far=0xfe820400
Info:MMU: updated fsr=0x107, far=0xfe821400
Info:MMU: updated fsr=0x107, far=0xfe822400
Info:MMU: updated fsr=0x107, far=0xfe823400
Info:MMU: updated fsr=0x107, far=0xfe824400
Info:MMU: updated fsr=0x107, far=0xfe825400
Info:MMU: updated fsr=0x107, far=0xfe826400
Info:MMU: updated fsr=0x107, far=0xfe827400
Info:MMU: updated fsr=0x107, far=0xfe828400
Info:MMU: updated fsr=0x107, far=0xfe829400
Info:MMU: updated fsr=0x107, far=0xfe82a400
Info:MMU: updated fsr=0x107, far=0xfe82b400
Info:MMU: updated fsr=0x107, far=0xfe82c400
Info:MMU: updated fsr=0x107, far=0xfe82d400
Info:MMU: updated fsr=0x107, far=0xfe82e400
Info:MMU: updated fsr=0x107, far=0xfe82f400
Info:MMU: updated fsr=0x107, far=0xfe830400
Info:MMU: updated fsr=0x107, far=0xfe831400
Info:MMU: updated fsr=0x107, far=0xfe832400
Info:MMU: updated fsr=0x107, far=0xfe833400
Info:MMU: updated fsr=0x107, far=0xfe834400
Info:MMU: updated fsr=0x107, far=0xfe835400
Info:MMU: updated fsr=0x107, far=0xfe836400
Info:MMU: updated fsr=0x107, far=0xfe837400
Info:MMU: updated fsr=0x107, far=0xfe838400
Info:MMU: updated fsr=0x107, far=0xfe839400
Info:MMU: updated fsr=0x107, far=0xfe83a400
Info:MMU: updated fsr=0x107, far=0xfe83b400
Info:MMU: updated fsr=0x107, far=0xfe83c400
Info:MMU: updated fsr=0x107, far=0xfe83d400
Info:MMU: updated fsr=0x107, far=0xfe83e400
Info:MMU: updated fsr=0x107, far=0xfe83f400
Info:MMU: updated fsr=0x107, far=0xfe840400
Info:MMU: updated fsr=0x107, far=0xfe841400
Info:MMU: updated fsr=0x107, far=0xfe842400
Info:MMU: updated fsr=0x107, far=0xfe843400
Info:MMU: updated fsr=0x107, far=0xfe844400
Info:MMU: updated fsr=0x107, far=0xfe845400
Info:MMU: updated fsr=0x107, far=0xfe846400
Info:MMU: updated fsr=0x107, far=0xfe847400
Info:MMU: updated fsr=0x107, far=0xfe848400
Info:MMU: updated fsr=0x107, far=0xfe849400
Info:MMU: updated fsr=0x107, far=0xfe84a400
Info:MMU: updated fsr=0x107, far=0xfe84b400
Info:MMU: updated fsr=0x107, far=0xfe84c400
Info:MMU: updated fsr=0x107, far=0xfe84d400
Info:MMU: updated fsr=0x107, far=0xfe84e400
Info:MMU: updated fsr=0x107, far=0xfe84f400
Info:MMU: updated fsr=0x107, far=0xfe850400
Info:MMU: updated fsr=0x107, far=0xfe851400
Info:MMU: updated fsr=0x107, far=0xfe852400
Info:MMU: updated fsr=0x107, far=0xfe853400
Info:MMU: updated fsr=0x107, far=0xfe854400
Info:MMU: updated fsr=0x107, far=0xfe855400
Info:MMU: updated fsr=0x107, far=0xfe856400
Info:MMU: updated fsr=0x107, far=0xfe857400
Info:MMU: updated fsr=0x107, far=0xfe858400
Info:MMU: updated fsr=0x107, far=0xfe859400
Info:MMU: updated fsr=0x107, far=0xfe85a400
Info:MMU: updated fsr=0x107, far=0xfe85b400
Info:MMU: updated fsr=0x107, far=0xfe85c400
Info:MMU: updated fsr=0x107, far=0xfe85d400
Info:MMU: updated fsr=0x107, far=0xfe85e400
Info:MMU: updated fsr=0x107, far=0xfe85f400
Info:MMU: updated fsr=0x107, far=0xfe860400
Info:MMU: updated fsr=0x107, far=0xfe861400
Info:MMU: updated fsr=0x107, far=0xfe862400
Info:MMU: updated fsr=0x107, far=0xfe863400
Info:MMU: updated fsr=0x107, far=0xfe864400
Info:MMU: updated fsr=0x107, far=0xfe865400
Info:MMU: updated fsr=0x107, far=0xfe866400
Info:MMU: updated fsr=0x107, far=0xfe867400
Info:MMU: updated fsr=0x107, far=0xfe868400
Info:MMU: updated fsr=0x107, far=0xfe869400
Info:MMU: updated fsr=0x107, far=0xfe86a400
Info:MMU: updated fsr=0x107, far=0xfe86b400
Info:MMU: updated fsr=0x107, far=0xfe86c400
Info:MMU: updated fsr=0x107, far=0xfe86d400
Info:MMU: updated fsr=0x107, far=0xfe86e400
Info:MMU: updated fsr=0x107, far=0xfe86f400
Info:MMU: updated fsr=0x107, far=0xfe870400
Info:MMU: updated fsr=0x107, far=0xfe871400
Info:MMU: updated fsr=0x107, far=0xfe872400
Info:MMU: updated fsr=0x107, far=0xfe873400
Info:MMU: updated fsr=0x107, far=0xfe874400
Info:MMU: updated fsr=0x107, far=0xfe875400
Info:MMU: updated fsr=0x107, far=0xfe876400
Info:MMU: updated fsr=0x107, far=0xfe877400
Info:MMU: updated fsr=0x107, far=0xfe878400
Info:MMU: updated fsr=0x107, far=0xfe879400
Info:MMU: updated fsr=0x107, far=0xfe87a400
Info:MMU: updated fsr=0x107, far=0xfe87b400
Info:MMU: updated fsr=0x107, far=0xfe87c400
Info:MMU: updated fsr=0x107, far=0xfe87d400
Info:MMU: updated fsr=0x107, far=0xfe87e400
Info:MMU: updated fsr=0x107, far=0xfe87f400
Info:MMU: updated fsr=0x107, far=0xfe880400
Info:MMU: updated fsr=0x107, far=0xfe881400
Info:MMU: updated fsr=0x107, far=0xfe882400
Info:MMU: updated fsr=0x107, far=0xfe883400
Info:MMU: updated fsr=0x107, far=0xfe884400
Info:MMU: updated fsr=0x107, far=0xfe885400
Info:MMU: updated fsr=0x107, far=0xfe886400
Info:MMU: updated fsr=0x107, far=0xfe887400
Info:MMU: updated fsr=0x107, far=0xfe888400
Info:MMU: updated fsr=0x107, far=0xfe889400
Info:MMU: updated fsr=0x107, far=0xfe88a400
Info:MMU: updated fsr=0x107, far=0xfe88b400
Info:MMU: updated fsr=0x107, far=0xfe88c400
Info:MMU: updated fsr=0x107, far=0xfe88d400
Info:MMU: updated fsr=0x107, far=0xfe88e400
Info:MMU: updated fsr=0x107, far=0xfe88f400
Info:MMU: updated fsr=0x107, far=0xfe890400
Info:MMU: updated fsr=0x107, far=0xfe891400
Info:MMU: updated fsr=0x107, far=0xfe892400
Info:MMU: updated fsr=0x107, far=0xfe893400
Info:MMU: updated fsr=0x107, far=0xfe894400
Info:MMU: updated fsr=0x107, far=0xfe895400
Info:MMU: updated fsr=0x107, far=0xfe896400
Info:MMU: updated fsr=0x107, far=0xfe897400
Info:MMU: updated fsr=0x107, far=0xfe898400
Info:MMU: updated fsr=0x107, far=0xfe899400
Info:MMU: updated fsr=0x107, far=0xfe89a400
Info:MMU: updated fsr=0x107, far=0xfe89b400
Info:MMU: updated fsr=0x107, far=0xfe89c400
Info:MMU: updated fsr=0x107, far=0xfe89d400
Info:MMU: updated fsr=0x107, far=0xfe89e400
Info:MMU: updated fsr=0x107, far=0xfe89f400
Info:MMU: updated fsr=0x107, far=0xfe8a0400
Info:MMU: updated fsr=0x107, far=0xfe8a1400
Info:MMU: updated fsr=0x107, far=0xfe8a2400
Info:MMU: updated fsr=0x107, far=0xfe8a3400
Info:MMU: updated fsr=0x107, far=0xfe8a4400
Info:MMU: updated fsr=0x107, far=0xfe8a5400
Info:MMU: updated fsr=0x107, far=0xfe8a6400
Info:MMU: updated fsr=0x107, far=0xfe8a7400
Info:MMU: updated fsr=0x107, far=0xfe8a8400
Info:MMU: updated fsr=0x107, far=0xfe8a9400
Info:MMU: updated fsr=0x107, far=0xfe8aa400
Info:MMU: updated fsr=0x107, far=0xfe8ab400
Info:MMU: updated fsr=0x107, far=0xfe8ac400
Info:MMU: updated fsr=0x107, far=0xfe8ad400
Info:MMU: updated fsr=0x107, far=0xfe8ae400
Info:MMU: updated fsr=0x107, far=0xfe8af400
Info:MMU: updated fsr=0x107, far=0xfe8b0400
Info:MMU: updated fsr=0x107, far=0xfe8b1400
Info:MMU: updated fsr=0x107, far=0xfe8b2400
Info:MMU: updated fsr=0x107, far=0xfe8b3400
Info:MMU: updated fsr=0x107, far=0xfe8b4400
Info:MMU: updated fsr=0x107, far=0xfe8b5400
Info:MMU: updated fsr=0x107, far=0xfe8b6400
Info:MMU: updated fsr=0x107, far=0xfe8b7400
Info:MMU: updated fsr=0x107, far=0xfe8b8400
Info:MMU: updated fsr=0x107, far=0xfe8b9400
Info:MMU: updated fsr=0x107, far=0xfe8ba400
Info:MMU: updated fsr=0x107, far=0xfe8bb400
Info:MMU: updated fsr=0x107, far=0xfe8bc400
Info:MMU: updated fsr=0x107, far=0xfe8bd400
Info:MMU: updated fsr=0x107, far=0xfe8be400
Info:MMU: updated fsr=0x107, far=0xfe8bf400
Info:MMU: updated fsr=0x107, far=0xfe8c0400
Info:MMU: updated fsr=0x107, far=0xfe8c1400
Info:MMU: updated fsr=0x107, far=0xfe8c2400
Info:MMU: updated fsr=0x107, far=0xfe8c3400
Info:MMU: updated fsr=0x107, far=0xfe8c4400
Info:MMU: updated fsr=0x107, far=0xfe8c5400
Info:MMU: updated fsr=0x107, far=0xfe8c6400
Info:MMU: updated fsr=0x107, far=0xfe8c7400
Info:MMU: updated fsr=0x107, far=0xfe8c8400
Info:MMU: updated fsr=0x107, far=0xfe8c9400
Info:MMU: updated fsr=0x107, far=0xfe8ca400
Info:MMU: updated fsr=0x107, far=0xfe8cb400
Info:MMU: updated fsr=0x107, far=0xfe8cc400
Info:MMU: updated fsr=0x107, far=0xfe8cd400
Info:MMU: updated fsr=0x107, far=0xfe8ce400
Info:MMU: updated fsr=0x107, far=0xfe8cf400
Info:MMU: updated fsr=0x107, far=0xfe8d0400
Info:MMU: updated fsr=0x107, far=0xfe8d1400
Info:MMU: updated fsr=0x107, far=0xfe8d2400
Info:MMU: updated fsr=0x107, far=0xfe8d3400
Info:MMU: updated fsr=0x107, far=0xfe8d4400
Info:MMU: updated fsr=0x107, far=0xfe8d5400
Info:MMU: updated fsr=0x107, far=0xfe8d6400
Info:MMU: updated fsr=0x107, far=0xfe8d7400
Info:MMU: updated fsr=0x107, far=0xfe8d8400
Info:MMU: updated fsr=0x107, far=0xfe8d9400
Info:MMU: updated fsr=0x107, far=0xfe8da400
Info:MMU: updated fsr=0x107, far=0xfe8db400
Info:MMU: updated fsr=0x107, far=0xfe8dc400
Info:MMU: updated fsr=0x107, far=0xfe8dd400
Info:MMU: updated fsr=0x107, far=0xfe8de400
Info:MMU: updated fsr=0x107, far=0xfe8df400
Info:MMU: updated fsr=0x107, far=0xfe8e0400
Info:MMU: updated fsr=0x107, far=0xfe8e1400
Info:MMU: updated fsr=0x107, far=0xfe8e2400
Info:MMU: updated fsr=0x107, far=0xfe8e3400
Info:MMU: updated fsr=0x107, far=0xfe8e4400
Info:MMU: updated fsr=0x107, far=0xfe8e5400
Info:MMU: updated fsr=0x107, far=0xfe8e6400
Info:MMU: updated fsr=0x107, far=0xfe8e7400
Info:MMU: updated fsr=0x107, far=0xfe8e8400
Info:MMU: updated fsr=0x107, far=0xfe8e9400
Info:MMU: updated fsr=0x107, far=0xfe8ea400
Info:MMU: updated fsr=0x107, far=0xfe8eb400
Info:MMU: updated fsr=0x107, far=0xfe8ec400
Info:MMU: updated fsr=0x107, far=0xfe8ed400
Info:MMU: updated fsr=0x107, far=0xfe8ee400
Info:MMU: updated fsr=0x107, far=0xfe8ef400
Info:MMU: updated fsr=0x107, far=0xfe8f0400
Info:MMU: updated fsr=0x107, far=0xfe8f1400
Info:MMU: updated fsr=0x107, far=0xfe8f2400
Info:MMU: updated fsr=0x107, far=0xfe8f3400
Info:MMU: updated fsr=0x107, far=0xfe8f4400
Info:MMU: updated fsr=0x107, far=0xfe8f5400
Info:MMU: updated fsr=0x107, far=0xfe8f6400
Info:MMU: updated fsr=0x107, far=0xfe8f7400
Info:MMU: updated fsr=0x107, far=0xfe8f8400
Info:MMU: updated fsr=0x107, far=0xfe8f9400
Info:MMU: updated fsr=0x107, far=0xfe8fa400
Info:MMU: updated fsr=0x107, far=0xfe8fb400
Info:MMU: updated fsr=0x107, far=0xfe8fc400
Info:MMU: updated fsr=0x107, far=0xfe8fd400
Info:MMU: updated fsr=0x107, far=0xfe8fe400
Info:MMU: updated fsr=0x107, far=0xfe8ff400
Info:MMU: updated fsr=0x107, far=0xfe900400
Info:MMU: updated fsr=0x107, far=0xfe901400
Info:MMU: updated fsr=0x107, far=0xfe902400
Info:MMU: updated fsr=0x107, far=0xfe903400
Info:MMU: updated fsr=0x107, far=0xfe904400
Info:MMU: updated fsr=0x107, far=0xfe905400
Info:MMU: updated fsr=0x107, far=0xfe906400
Info:MMU: updated fsr=0x107, far=0xfe907400
Info:MMU: updated fsr=0x107, far=0xfe908400
Info:MMU: updated fsr=0x107, far=0xfe909400
Info:MMU: updated fsr=0x107, far=0xfe90a400
Info:MMU: updated fsr=0x107, far=0xfe90b400
Info:MMU: updated fsr=0x107, far=0xfe90c400
Info:MMU: updated fsr=0x107, far=0xfe90d400
Info:MMU: updated fsr=0x107, far=0xfe90e400
Info:MMU: updated fsr=0x107, far=0xfe90f400
Info:MMU: updated fsr=0x107, far=0xfe910400
Info:MMU: updated fsr=0x107, far=0xfe911400
Info:MMU: updated fsr=0x107, far=0xfe912400
Info:MMU: updated fsr=0x107, far=0xfe913400
Info:MMU: updated fsr=0x107, far=0xfe914400
Info:MMU: updated fsr=0x107, far=0xfe915400
Info:MMU: updated fsr=0x107, far=0xfe916400
Info:MMU: updated fsr=0x107, far=0xfe917400
Info:MMU: updated fsr=0x107, far=0xfe918400
Info:MMU: updated fsr=0x107, far=0xfe919400
Info:MMU: updated fsr=0x107, far=0xfe91a400
Info:MMU: updated fsr=0x107, far=0xfe91b400
Info:MMU: updated fsr=0x107, far=0xfe91c400
Info:MMU: updated fsr=0x107, far=0xfe91d400
Info:MMU: updated fsr=0x107, far=0xfe91e400
Info:MMU: updated fsr=0x107, far=0xfe91f400
Info:MMU: updated fsr=0x107, far=0xfe920400
Info:MMU: updated fsr=0x107, far=0xfe921400
Info:MMU: updated fsr=0x107, far=0xfe922400
Info:MMU: updated fsr=0x107, far=0xfe923400
Info:MMU: updated fsr=0x107, far=0xfe924400
Info:MMU: updated fsr=0x107, far=0xfe925400
Info:MMU: updated fsr=0x107, far=0xfe926400
Info:MMU: updated fsr=0x107, far=0xfe927400
Info:MMU: updated fsr=0x107, far=0xfe928400
Info:MMU: updated fsr=0x107, far=0xfe929400
Info:MMU: updated fsr=0x107, far=0xfe92a400
Info:MMU: updated fsr=0x107, far=0xfe92b400
Info:MMU: updated fsr=0x107, far=0xfe92c400
Info:MMU: updated fsr=0x107, far=0xfe92d400
Info:MMU: updated fsr=0x107, far=0xfe92e400
Info:MMU: updated fsr=0x107, far=0xfe92f400
Info:MMU: updated fsr=0x107, far=0xfe930400
Info:MMU: updated fsr=0x107, far=0xfe931400
Info:MMU: updated fsr=0x107, far=0xfe932400
Info:MMU: updated fsr=0x107, far=0xfe933400
Info:MMU: updated fsr=0x107, far=0xfe934400
Info:MMU: updated fsr=0x107, far=0xfe935400
Info:MMU: updated fsr=0x107, far=0xfe936400
Info:MMU: updated fsr=0x107, far=0xfe937400
Info:MMU: updated fsr=0x107, far=0xfe938400
Info:MMU: updated fsr=0x107, far=0xfe939400
Info:MMU: updated fsr=0x107, far=0xfe93a400
Info:MMU: updated fsr=0x107, far=0xfe93b400
Info:MMU: updated fsr=0x107, far=0xfe93c400
Info:MMU: updated fsr=0x107, far=0xfe93d400
Info:MMU: updated fsr=0x107, far=0xfe93e400
Info:MMU: updated fsr=0x107, far=0xfe93f400
Info:MMU: updated fsr=0x107, far=0xfe940400
Info:MMU: updated fsr=0x107, far=0xfe941400
Info:MMU: updated fsr=0x107, far=0xfe942400
Info:MMU: updated fsr=0x107, far=0xfe943400
Info:MMU: updated fsr=0x107, far=0xfe944400
Info:MMU: updated fsr=0x107, far=0xfe945400
Info:MMU: updated fsr=0x107, far=0xfe946400
Info:MMU: updated fsr=0x107, far=0xfe947400
Info:MMU: updated fsr=0x107, far=0xfe948400
Info:MMU: updated fsr=0x107, far=0xfe949400
Info:MMU: updated fsr=0x107, far=0xfe94a400
Info:MMU: updated fsr=0x107, far=0xfe94b400
Info:MMU: updated fsr=0x107, far=0xfe94c400
Info:MMU: updated fsr=0x107, far=0xfe94d400
Info:MMU: updated fsr=0x107, far=0xfe94e400
Info:MMU: updated fsr=0x107, far=0xfe94f400
Info:MMU: updated fsr=0x107, far=0xfe950400
Info:MMU: updated fsr=0x107, far=0xfe951400
Info:MMU: updated fsr=0x107, far=0xfe952400
Info:MMU: updated fsr=0x107, far=0xfe953400
Info:MMU: updated fsr=0x107, far=0xfe954400
Info:MMU: updated fsr=0x107, far=0xfe955400
Info:MMU: updated fsr=0x107, far=0xfe956400
Info:MMU: updated fsr=0x107, far=0xfe957400
Info:MMU: updated fsr=0x107, far=0xfe958400
Info:MMU: updated fsr=0x107, far=0xfe959400
Info:MMU: updated fsr=0x107, far=0xfe95a400
Info:MMU: updated fsr=0x107, far=0xfe95b400
Info:MMU: updated fsr=0x107, far=0xfe95c400
Info:MMU: updated fsr=0x107, far=0xfe95d400
Info:MMU: updated fsr=0x107, far=0xfe95e400
Info:MMU: updated fsr=0x107, far=0xfe95f400
Info:MMU: updated fsr=0x107, far=0xfe960400
Info:MMU: updated fsr=0x107, far=0xfe961400
Info:MMU: updated fsr=0x107, far=0xfe962400
Info:MMU: updated fsr=0x107, far=0xfe963400
Info:MMU: updated fsr=0x107, far=0xfe964400
Info:MMU: updated fsr=0x107, far=0xfe965400
Info:MMU: updated fsr=0x107, far=0xfe966400
Info:MMU: updated fsr=0x107, far=0xfe967400
Info:MMU: updated fsr=0x107, far=0xfe968400
Info:MMU: updated fsr=0x107, far=0xfe969400
Info:MMU: updated fsr=0x107, far=0xfe96a400
Info:MMU: updated fsr=0x107, far=0xfe96b400
Info:MMU: updated fsr=0x107, far=0xfe96c400
Info:MMU: updated fsr=0x107, far=0xfe96d400
Info:MMU: updated fsr=0x107, far=0xfe96e400
Info:MMU: updated fsr=0x107, far=0xfe96f400
Info:MMU: updated fsr=0x107, far=0xfe970400
Info:MMU: updated fsr=0x107, far=0xfe971400
Info:MMU: updated fsr=0x107, far=0xfe972400
Info:MMU: updated fsr=0x107, far=0xfe973400
Info:MMU: updated fsr=0x107, far=0xfe974400
Info:MMU: updated fsr=0x107, far=0xfe975400
Info:MMU: updated fsr=0x107, far=0xfe976400
Info:MMU: updated fsr=0x107, far=0xfe977400
Info:MMU: updated fsr=0x107, far=0xfe978400
Info:MMU: updated fsr=0x107, far=0xfe979400
Info:MMU: updated fsr=0x107, far=0xfe97a400
Info:MMU: updated fsr=0x107, far=0xfe97b400
Info:MMU: updated fsr=0x107, far=0xfe97c400
Info:MMU: updated fsr=0x107, far=0xfe97d400
Info:MMU: updated fsr=0x107, far=0xfe97e400
Info:MMU: updated fsr=0x107, far=0xfe97f400
Info:MMU: updated fsr=0x107, far=0xfe980400
Info:MMU: updated fsr=0x107, far=0xfe981400
Info:MMU: updated fsr=0x107, far=0xfe982400
Info:MMU: updated fsr=0x107, far=0xfe983400
Info:MMU: updated fsr=0x107, far=0xfe984400
Info:MMU: updated fsr=0x107, far=0xfe985400
Info:MMU: updated fsr=0x107, far=0xfe986400
Info:MMU: updated fsr=0x107, far=0xfe987400
Info:MMU: updated fsr=0x107, far=0xfe988400
Info:MMU: updated fsr=0x107, far=0xfe989400
Info:MMU: updated fsr=0x107, far=0xfe98a400
Info:MMU: updated fsr=0x107, far=0xfe98b400
Info:MMU: updated fsr=0x107, far=0xfe98c400
Info:MMU: updated fsr=0x107, far=0xfe98d400
Info:MMU: updated fsr=0x107, far=0xfe98e400
Info:MMU: updated fsr=0x107, far=0xfe98f400
Info:MMU: updated fsr=0x107, far=0xfe990400
Info:MMU: updated fsr=0x107, far=0xfe991400
Info:MMU: updated fsr=0x107, far=0xfe992400
Info:MMU: updated fsr=0x107, far=0xfe993400
Info:MMU: updated fsr=0x107, far=0xfe994400
Info:MMU: updated fsr=0x107, far=0xfe995400
Info:MMU: updated fsr=0x107, far=0xfe996400
Info:MMU: updated fsr=0x107, far=0xfe997400
Info:MMU: updated fsr=0x107, far=0xfe998400
Info:MMU: updated fsr=0x107, far=0xfe999400
Info:MMU: updated fsr=0x107, far=0xfe99a400
Info:MMU: updated fsr=0x107, far=0xfe99b400
Info:MMU: updated fsr=0x107, far=0xfe99c400
Info:MMU: updated fsr=0x107, far=0xfe99d400
Info:MMU: updated fsr=0x107, far=0xfe99e400
Info:MMU: updated fsr=0x107, far=0xfe99f400
Info:MMU: updated fsr=0x107, far=0xfe9a0400
Info:MMU: updated fsr=0x107, far=0xfe9a1400
Info:MMU: updated fsr=0x107, far=0xfe9a2400
Info:MMU: updated fsr=0x107, far=0xfe9a3400
Info:MMU: updated fsr=0x107, far=0xfe9a4400
Info:MMU: updated fsr=0x107, far=0xfe9a5400
Info:MMU: updated fsr=0x107, far=0xfe9a6400
Info:MMU: updated fsr=0x107, far=0xfe9a7400
Info:MMU: updated fsr=0x107, far=0xfe9a8400
Info:MMU: updated fsr=0x107, far=0xfe9a9400
Info:MMU: updated fsr=0x107, far=0xfe9aa400
Info:MMU: updated fsr=0x107, far=0xfe9ab400
Info:MMU: updated fsr=0x107, far=0xfe9ac400
Info:MMU: updated fsr=0x107, far=0xfe9ad400
Info:MMU: updated fsr=0x107, far=0xfe9ae400
Info:MMU: updated fsr=0x107, far=0xfe9af400
Info:MMU: updated fsr=0x107, far=0xfe9b0400
Info:MMU: updated fsr=0x107, far=0xfe9b1400
Info:MMU: updated fsr=0x107, far=0xfe9b2400
Info:MMU: updated fsr=0x107, far=0xfe9b3400
Info:MMU: updated fsr=0x107, far=0xfe9b4400
Info:MMU: updated fsr=0x107, far=0xfe9b5400
Info:MMU: updated fsr=0x107, far=0xfe9b6400
Info:MMU: updated fsr=0x107, far=0xfe9b7400
Info:MMU: updated fsr=0x107, far=0xfe9b8400
Info:MMU: updated fsr=0x107, far=0xfe9b9400
Info:MMU: updated fsr=0x107, far=0xfe9ba400
Info:MMU: updated fsr=0x107, far=0xfe9bb400
Info:MMU: updated fsr=0x107, far=0xfe9bc400
Info:MMU: updated fsr=0x107, far=0xfe9bd400
Info:MMU: updated fsr=0x107, far=0xfe9be400
Info:MMU: updated fsr=0x107, far=0xfe9bf400
Info:MMU: updated fsr=0x107, far=0xfe9c0400
Info:MMU: updated fsr=0x107, far=0xfe9c1400
Info:MMU: updated fsr=0x107, far=0xfe9c2400
Info:MMU: updated fsr=0x107, far=0xfe9c3400
Info:MMU: updated fsr=0x107, far=0xfe9c4400
Info:MMU: updated fsr=0x107, far=0xfe9c5400
Info:MMU: updated fsr=0x107, far=0xfe9c6400
Info:MMU: updated fsr=0x107, far=0xfe9c7400
Info:MMU: updated fsr=0x107, far=0xfe9c8400
Info:MMU: updated fsr=0x107, far=0xfe9c9400
Info:MMU: updated fsr=0x107, far=0xfe9ca400
Info:MMU: updated fsr=0x107, far=0xfe9cb400
Info:MMU: updated fsr=0x107, far=0xfe9cc400
Info:MMU: updated fsr=0x107, far=0xfe9cd400
Info:MMU: updated fsr=0x107, far=0xfe9ce400
Info:MMU: updated fsr=0x107, far=0xfe9cf400
Info:MMU: updated fsr=0x107, far=0xfe9d0400
Info:MMU: updated fsr=0x107, far=0xfe9d1400
Info:MMU: updated fsr=0x107, far=0xfe9d2400
Info:MMU: updated fsr=0x107, far=0xfe9d3400
Info:MMU: updated fsr=0x107, far=0xfe9d4400
Info:MMU: updated fsr=0x107, far=0xfe9d5400
Info:MMU: updated fsr=0x107, far=0xfe9d6400
Info:MMU: updated fsr=0x107, far=0xfe9d7400
Info:MMU: updated fsr=0x107, far=0xfe9d8400
Info:MMU: updated fsr=0x107, far=0xfe9d9400
Info:MMU: updated fsr=0x107, far=0xfe9da400
Info:MMU: updated fsr=0x107, far=0xfe9db400
Info:MMU: updated fsr=0x107, far=0xfe9dc400
Info:MMU: updated fsr=0x107, far=0xfe9dd400
Info:MMU: updated fsr=0x107, far=0xfe9de400
Info:MMU: updated fsr=0x107, far=0xfe9df400
Info:MMU: updated fsr=0x107, far=0xfe9e0400
Info:MMU: updated fsr=0x107, far=0xfe9e1400
Info:MMU: updated fsr=0x107, far=0xfe9e2400
Info:MMU: updated fsr=0x107, far=0xfe9e3400
Info:MMU: updated fsr=0x107, far=0xfe9e4400
Info:MMU: updated fsr=0x107, far=0xfe9e5400
Info:MMU: updated fsr=0x107, far=0xfe9e6400
Info:MMU: updated fsr=0x107, far=0xfe9e7400
Info:MMU: updated fsr=0x107, far=0xfe9e8400
Info:MMU: updated fsr=0x107, far=0xfe9e9400
Info:MMU: updated fsr=0x107, far=0xfe9ea400
Info:MMU: updated fsr=0x107, far=0xfe9eb400
Info:MMU: updated fsr=0x107, far=0xfe9ec400
Info:MMU: updated fsr=0x107, far=0xfe9ed400
Info:MMU: updated fsr=0x107, far=0xfe9ee400
Info:MMU: updated fsr=0x107, far=0xfe9ef400
Info:MMU: updated fsr=0x107, far=0xfe9f0400
Info:MMU: updated fsr=0x107, far=0xfe9f1400
Info:MMU: updated fsr=0x107, far=0xfe9f2400
Info:MMU: updated fsr=0x107, far=0xfe9f3400
Info:MMU: updated fsr=0x107, far=0xfe9f4400
Info:MMU: updated fsr=0x107, far=0xfe9f5400
Info:MMU: updated fsr=0x107, far=0xfe9f6400
Info:MMU: updated fsr=0x107, far=0xfe9f7400
Info:MMU: updated fsr=0x107, far=0xfe9f8400
Info:MMU: updated fsr=0x107, far=0xfe9f9400
Info:MMU: updated fsr=0x107, far=0xfe9fa400
Info:MMU: updated fsr=0x107, far=0xfe9fb400
Info:MMU: updated fsr=0x107, far=0xfe9fc400
Info:MMU: updated fsr=0x107, far=0xfe9fd400
Info:MMU: updated fsr=0x107, far=0xfe9fe400
Info:MMU: updated fsr=0x107, far=0xfe9ff400
Info:MMU: updated fsr=0x107, far=0xfea00400
Info:MMU: updated fsr=0x107, far=0xfea01400
Info:MMU: updated fsr=0x107, far=0xfea02400
Info:MMU: updated fsr=0x107, far=0xfea03400
Info:MMU: updated fsr=0x107, far=0xfea04400
Info:MMU: updated fsr=0x107, far=0xfea05400
Info:MMU: updated fsr=0x107, far=0xfea06400
Info:MMU: updated fsr=0x107, far=0xfea07400
Info:MMU: updated fsr=0x107, far=0xfea08400
Info:MMU: updated fsr=0x107, far=0xfea09400
Info:MMU: updated fsr=0x107, far=0xfea0a400
Info:MMU: updated fsr=0x107, far=0xfea0b400
Info:MMU: updated fsr=0x107, far=0xfea0c400
Info:MMU: updated fsr=0x107, far=0xfea0d400
Info:MMU: updated fsr=0x107, far=0xfea0e400
Info:MMU: updated fsr=0x107, far=0xfea0f400
Info:MMU: updated fsr=0x107, far=0xfea10400
Info:MMU: updated fsr=0x107, far=0xfea11400
Info:MMU: updated fsr=0x107, far=0xfea12400
Info:MMU: updated fsr=0x107, far=0xfea13400
Info:MMU: updated fsr=0x107, far=0xfea14400
Info:MMU: updated fsr=0x107, far=0xfea15400
Info:MMU: updated fsr=0x107, far=0xfea16400
Info:MMU: updated fsr=0x107, far=0xfea17400
Info:MMU: updated fsr=0x107, far=0xfea18400
Info:MMU: updated fsr=0x107, far=0xfea19400
Info:MMU: updated fsr=0x107, far=0xfea1a400
Info:MMU: updated fsr=0x107, far=0xfea1b400
Info:MMU: updated fsr=0x107, far=0xfea1c400
Info:MMU: updated fsr=0x107, far=0xfea1d400
Info:MMU: updated fsr=0x107, far=0xfea1e400
Info:MMU: updated fsr=0x107, far=0xfea1f400
Info:MMU: updated fsr=0x107, far=0xfea20400
Info:MMU: updated fsr=0x107, far=0xfea21400
Info:MMU: updated fsr=0x107, far=0xfea22400
Info:MMU: updated fsr=0x107, far=0xfea23400
Info:MMU: updated fsr=0x107, far=0xfea24400
Info:MMU: updated fsr=0x107, far=0xfea25400
Info:MMU: updated fsr=0x107, far=0xfea26400
Info:MMU: updated fsr=0x107, far=0xfea27400
Info:MMU: updated fsr=0x107, far=0xfea28400
Info:MMU: updated fsr=0x107, far=0xfea29400
Info:MMU: updated fsr=0x107, far=0xfea2a400
Info:MMU: updated fsr=0x107, far=0xfea2b400
Info:MMU: updated fsr=0x107, far=0xfea2c400
Info:MMU: updated fsr=0x107, far=0xfea2d400
Info:MMU: updated fsr=0x107, far=0xfea2e400
Info:MMU: updated fsr=0x107, far=0xfea2f400
Info:MMU: updated fsr=0x107, far=0xfea30400
Info:MMU: updated fsr=0x107, far=0xfea31400
Info:MMU: updated fsr=0x107, far=0xfea32400
Info:MMU: updated fsr=0x107, far=0xfea33400
Info:MMU: updated fsr=0x107, far=0xfea34400
Info:MMU: updated fsr=0x107, far=0xfea35400
Info:MMU: updated fsr=0x107, far=0xfea36400
Info:MMU: updated fsr=0x107, far=0xfea37400
Info:MMU: updated fsr=0x107, far=0xfea38400
Info:MMU: updated fsr=0x107, far=0xfea39400
Info:MMU: updated fsr=0x107, far=0xfea3a400
Info:MMU: updated fsr=0x107, far=0xfea3b400
Info:MMU: updated fsr=0x107, far=0xfea3c400
Info:MMU: updated fsr=0x107, far=0xfea3d400
Info:MMU: updated fsr=0x107, far=0xfea3e400
Info:MMU: updated fsr=0x107, far=0xfea3f400
Info:MMU: updated fsr=0x107, far=0xfea40400
Info:MMU: updated fsr=0x107, far=0xfea41400
Info:MMU: updated fsr=0x107, far=0xfea42400
Info:MMU: updated fsr=0x107, far=0xfea43400
Info:MMU: updated fsr=0x107, far=0xfea44400
Info:MMU: updated fsr=0x107, far=0xfea45400
Info:MMU: updated fsr=0x107, far=0xfea46400
Info:MMU: updated fsr=0x107, far=0xfea47400
Info:MMU: updated fsr=0x107, far=0xfea48400
Info:MMU: updated fsr=0x107, far=0xfea49400
Info:MMU: updated fsr=0x107, far=0xfea4a400
Info:MMU: updated fsr=0x107, far=0xfea4b400
Info:MMU: updated fsr=0x107, far=0xfea4c400
Info:MMU: updated fsr=0x107, far=0xfea4d400
Info:MMU: updated fsr=0x107, far=0xfea4e400
Info:MMU: updated fsr=0x107, far=0xfea4f400
Info:MMU: updated fsr=0x107, far=0xfea50400
Info:MMU: updated fsr=0x107, far=0xfea51400
Info:MMU: updated fsr=0x107, far=0xfea52400
Info:MMU: updated fsr=0x107, far=0xfea53400
Info:MMU: updated fsr=0x107, far=0xfea54400
Info:MMU: updated fsr=0x107, far=0xfea55400
Info:MMU: updated fsr=0x107, far=0xfea56400
Info:MMU: updated fsr=0x107, far=0xfea57400
Info:MMU: updated fsr=0x107, far=0xfea58400
Info:MMU: updated fsr=0x107, far=0xfea59400
Info:MMU: updated fsr=0x107, far=0xfea5a400
Info:MMU: updated fsr=0x107, far=0xfea5b400
Info:MMU: updated fsr=0x107, far=0xfea5c400
Info:MMU: updated fsr=0x107, far=0xfea5d400
Info:MMU: updated fsr=0x107, far=0xfea5e400
Info:MMU: updated fsr=0x107, far=0xfea5f400
Info:MMU: updated fsr=0x107, far=0xfea60400
Info:MMU: updated fsr=0x107, far=0xfea61400
Info:MMU: updated fsr=0x107, far=0xfea62400
Info:MMU: updated fsr=0x107, far=0xfea63400
Info:MMU: updated fsr=0x107, far=0xfea64400
Info:MMU: updated fsr=0x107, far=0xfea65400
Info:MMU: updated fsr=0x107, far=0xfea66400
Info:MMU: updated fsr=0x107, far=0xfea67400
Info:MMU: updated fsr=0x107, far=0xfea68400
Info:MMU: updated fsr=0x107, far=0xfea69400
Info:MMU: updated fsr=0x107, far=0xfea6a400
Info:MMU: updated fsr=0x107, far=0xfea6b400
Info:MMU: updated fsr=0x107, far=0xfea6c400
Info:MMU: updated fsr=0x107, far=0xfea6d400
Info:MMU: updated fsr=0x107, far=0xfea6e400
Info:MMU: updated fsr=0x107, far=0xfea6f400
Info:MMU: updated fsr=0x107, far=0xfea70400
Info:MMU: updated fsr=0x107, far=0xfea71400
Info:MMU: updated fsr=0x107, far=0xfea72400
Info:MMU: updated fsr=0x107, far=0xfea73400
Info:MMU: updated fsr=0x107, far=0xfea74400
Info:MMU: updated fsr=0x107, far=0xfea75400
Info:MMU: updated fsr=0x107, far=0xfea76400
Info:MMU: updated fsr=0x107, far=0xfea77400
Info:MMU: updated fsr=0x107, far=0xfea78400
Info:MMU: updated fsr=0x107, far=0xfea79400
Info:MMU: updated fsr=0x107, far=0xfea7a400
Info:MMU: updated fsr=0x107, far=0xfea7b400
Info:MMU: updated fsr=0x107, far=0xfea7c400
Info:MMU: updated fsr=0x107, far=0xfea7d400
Info:MMU: updated fsr=0x107, far=0xfea7e400
Info:MMU: updated fsr=0x107, far=0xfea7f400
Info:MMU: updated fsr=0x107, far=0xfea80400
Info:MMU: updated fsr=0x107, far=0xfea81400
Info:MMU: updated fsr=0x107, far=0xfea82400
Info:MMU: updated fsr=0x107, far=0xfea83400
Info:MMU: updated fsr=0x107, far=0xfea84400
Info:MMU: updated fsr=0x107, far=0xfea85400
Info:MMU: updated fsr=0x107, far=0xfea86400
Info:MMU: updated fsr=0x107, far=0xfea87400
Info:MMU: updated fsr=0x107, far=0xfea88400
Info:MMU: updated fsr=0x107, far=0xfea89400
Info:MMU: updated fsr=0x107, far=0xfea8a400
Info:MMU: updated fsr=0x107, far=0xfea8b400
Info:MMU: updated fsr=0x107, far=0xfea8c400
Info:MMU: updated fsr=0x107, far=0xfea8d400
Info:MMU: updated fsr=0x107, far=0xfea8e400
Info:MMU: updated fsr=0x107, far=0xfea8f400
Info:MMU: updated fsr=0x107, far=0xfea90400
Info:MMU: updated fsr=0x107, far=0xfea91400
Info:MMU: updated fsr=0x107, far=0xfea92400
Info:MMU: updated fsr=0x107, far=0xfea93400
Info:MMU: updated fsr=0x107, far=0xfea94400
Info:MMU: updated fsr=0x107, far=0xfea95400
Info:MMU: updated fsr=0x107, far=0xfea96400
Info:MMU: updated fsr=0x107, far=0xfea97400
Info:MMU: updated fsr=0x107, far=0xfea98400
Info:MMU: updated fsr=0x107, far=0xfea99400
Info:MMU: updated fsr=0x107, far=0xfea9a400
Info:MMU: updated fsr=0x107, far=0xfea9b400
Info:MMU: updated fsr=0x107, far=0xfea9c400
Info:MMU: updated fsr=0x107, far=0xfea9d400
Info:MMU: updated fsr=0x107, far=0xfea9e400
Info:MMU: updated fsr=0x107, far=0xfea9f400
Info:MMU: updated fsr=0x107, far=0xfeaa0400
Info:MMU: updated fsr=0x107, far=0xfeaa1400
Info:MMU: updated fsr=0x107, far=0xfeaa2400
Info:MMU: updated fsr=0x107, far=0xfeaa3400
Info:MMU: updated fsr=0x107, far=0xfeaa4400
Info:MMU: updated fsr=0x107, far=0xfeaa5400
Info:MMU: updated fsr=0x107, far=0xfeaa6400
Info:MMU: updated fsr=0x107, far=0xfeaa7400
Info:MMU: updated fsr=0x107, far=0xfeaa8400
Info:MMU: updated fsr=0x107, far=0xfeaa9400
Info:MMU: updated fsr=0x107, far=0xfeaaa400
Info:MMU: updated fsr=0x107, far=0xfeaab400
Info:MMU: updated fsr=0x107, far=0xfeaac400
Info:MMU: updated fsr=0x107, far=0xfeaad400
Info:MMU: updated fsr=0x107, far=0xfeaae400
Info:MMU: updated fsr=0x107, far=0xfeaaf400
Info:MMU: updated fsr=0x107, far=0xfeab0400
Info:MMU: updated fsr=0x107, far=0xfeab1400
Info:MMU: updated fsr=0x107, far=0xfeab2400
Info:MMU: updated fsr=0x107, far=0xfeab3400
Info:MMU: updated fsr=0x107, far=0xfeab4400
Info:MMU: updated fsr=0x107, far=0xfeab5400
Info:MMU: updated fsr=0x107, far=0xfeab6400
Info:MMU: updated fsr=0x107, far=0xfeab7400
Info:MMU: updated fsr=0x107, far=0xfeab8400
Info:MMU: updated fsr=0x107, far=0xfeab9400
Info:MMU: updated fsr=0x107, far=0xfeaba400
Info:MMU: updated fsr=0x107, far=0xfeabb400
Info:MMU: updated fsr=0x107, far=0xfeabc400
Info:MMU: updated fsr=0x107, far=0xfeabd400
Info:MMU: updated fsr=0x107, far=0xfeabe400
Info:MMU: updated fsr=0x107, far=0xfeabf400
Info:MMU: updated fsr=0x107, far=0xfeac0400
Info:MMU: updated fsr=0x107, far=0xfeac1400
Info:MMU: updated fsr=0x107, far=0xfeac2400
Info:MMU: updated fsr=0x107, far=0xfeac3400
Info:MMU: updated fsr=0x107, far=0xfeac4400
Info:MMU: updated fsr=0x107, far=0xfeac5400
Info:MMU: updated fsr=0x107, far=0xfeac6400
Info:MMU: updated fsr=0x107, far=0xfeac7400
Info:MMU: updated fsr=0x107, far=0xfeac8400
Info:MMU: updated fsr=0x107, far=0xfeac9400
Info:MMU: updated fsr=0x107, far=0xfeaca400
Info:MMU: updated fsr=0x107, far=0xfeacb400
Info:MMU: updated fsr=0x107, far=0xfeacc400
Info:MMU: updated fsr=0x107, far=0xfeacd400
Info:MMU: updated fsr=0x107, far=0xfeace400
Info:MMU: updated fsr=0x107, far=0xfeacf400
Info:MMU: updated fsr=0x107, far=0xfead0400
Info:MMU: updated fsr=0x107, far=0xfead1400
Info:MMU: updated fsr=0x107, far=0xfead2400
Info:MMU: updated fsr=0x107, far=0xfead3400
Info:MMU: updated fsr=0x107, far=0xfead4400
Info:MMU: updated fsr=0x107, far=0xfead5400
Info:MMU: updated fsr=0x107, far=0xfead6400
Info:MMU: updated fsr=0x107, far=0xfead7400
Info:MMU: updated fsr=0x107, far=0xfead8400
Info:MMU: updated fsr=0x107, far=0xfead9400
Info:MMU: updated fsr=0x107, far=0xfeada400
Info:MMU: updated fsr=0x107, far=0xfeadb400
Info:MMU: updated fsr=0x107, far=0xfeadc400
Info:MMU: updated fsr=0x107, far=0xfeadd400
Info:MMU: updated fsr=0x107, far=0xfeade400
Info:MMU: updated fsr=0x107, far=0xfeadf400
Info:MMU: updated fsr=0x107, far=0xfeae0400
Info:MMU: updated fsr=0x107, far=0xfeae1400
Info:MMU: updated fsr=0x107, far=0xfeae2400
Info:MMU: updated fsr=0x107, far=0xfeae3400
Info:MMU: updated fsr=0x107, far=0xfeae4400
Info:MMU: updated fsr=0x107, far=0xfeae5400
Info:MMU: updated fsr=0x107, far=0xfeae6400
Info:MMU: updated fsr=0x107, far=0xfeae7400
Info:MMU: updated fsr=0x107, far=0xfeae8400
Info:MMU: updated fsr=0x107, far=0xfeae9400
Info:MMU: updated fsr=0x107, far=0xfeaea400
Info:MMU: updated fsr=0x107, far=0xfeaeb400
Info:MMU: updated fsr=0x107, far=0xfeaec400
Info:MMU: updated fsr=0x107, far=0xfeaed400
Info:MMU: updated fsr=0x107, far=0xfeaee400
Info:MMU: updated fsr=0x107, far=0xfeaef400
Info:MMU: updated fsr=0x107, far=0xfeaf0400
Info:MMU: updated fsr=0x107, far=0xfeaf1400
Info:MMU: updated fsr=0x107, far=0xfeaf2400
Info:MMU: updated fsr=0x107, far=0xfeaf3400
Info:MMU: updated fsr=0x107, far=0xfeaf4400
Info:MMU: updated fsr=0x107, far=0xfeaf5400
Info:MMU: updated fsr=0x107, far=0xfeaf6400
Info:MMU: updated fsr=0x107, far=0xfeaf7400
Info:MMU: updated fsr=0x107, far=0xfeaf8400
Info:MMU: updated fsr=0x107, far=0xfeaf9400
Info:MMU: updated fsr=0x107, far=0xfeafa400
Info:MMU: updated fsr=0x107, far=0xfeafb400
Info:MMU: updated fsr=0x107, far=0xfeafc400
Info:MMU: updated fsr=0x107, far=0xfeafd400
Info:MMU: updated fsr=0x107, far=0xfeafe400
Info:MMU: updated fsr=0x107, far=0xfeaff400
Info:MMU: updated fsr=0x107, far=0xfeb00400
Info:MMU: updated fsr=0x107, far=0xfeb01400
Info:MMU: updated fsr=0x107, far=0xfeb02400
Info:MMU: updated fsr=0x107, far=0xfeb03400
Info:MMU: updated fsr=0x107, far=0xfeb04400
Info:MMU: updated fsr=0x107, far=0xfeb05400
Info:MMU: updated fsr=0x107, far=0xfeb06400
Info:MMU: updated fsr=0x107, far=0xfeb07400
Info:MMU: updated fsr=0x107, far=0xfeb08400
Info:MMU: updated fsr=0x107, far=0xfeb09400
Info:MMU: updated fsr=0x107, far=0xfeb0a400
Info:MMU: updated fsr=0x107, far=0xfeb0b400
Info:MMU: updated fsr=0x107, far=0xfeb0c400
Info:MMU: updated fsr=0x107, far=0xfeb0d400
Info:MMU: updated fsr=0x107, far=0xfeb0e400
Info:MMU: updated fsr=0x107, far=0xfeb0f400
Info:MMU: updated fsr=0x107, far=0xfeb10400
Info:MMU: updated fsr=0x107, far=0xfeb11400
Info:MMU: updated fsr=0x107, far=0xfeb12400
Info:MMU: updated fsr=0x107, far=0xfeb13400
Info:MMU: updated fsr=0x107, far=0xfeb14400
Info:MMU: updated fsr=0x107, far=0xfeb15400
Info:MMU: updated fsr=0x107, far=0xfeb16400
Info:MMU: updated fsr=0x107, far=0xfeb17400
Info:MMU: updated fsr=0x107, far=0xfeb18400
Info:MMU: updated fsr=0x107, far=0xfeb19400
Info:MMU: updated fsr=0x107, far=0xfeb1a400
Info:MMU: updated fsr=0x107, far=0xfeb1b400
Info:MMU: updated fsr=0x107, far=0xfeb1c400
Info:MMU: updated fsr=0x107, far=0xfeb1d400
Info:MMU: updated fsr=0x107, far=0xfeb1e400
Info:MMU: updated fsr=0x107, far=0xfeb1f400
Info:MMU: updated fsr=0x107, far=0xfeb20400
Info:MMU: updated fsr=0x107, far=0xfeb21400
Info:MMU: updated fsr=0x107, far=0xfeb22400
Info:MMU: updated fsr=0x107, far=0xfeb23400
Info:MMU: updated fsr=0x107, far=0xfeb24400
Info:MMU: updated fsr=0x107, far=0xfeb25400
Info:MMU: updated fsr=0x107, far=0xfeb26400
Info:MMU: updated fsr=0x107, far=0xfeb27400
Info:MMU: updated fsr=0x107, far=0xfeb28400
Info:MMU: updated fsr=0x107, far=0xfeb29400
Info:MMU: updated fsr=0x107, far=0xfeb2a400
Info:MMU: updated fsr=0x107, far=0xfeb2b400
Info:MMU: updated fsr=0x107, far=0xfeb2c400
Info:MMU: updated fsr=0x107, far=0xfeb2d400
Info:MMU: updated fsr=0x107, far=0xfeb2e400
Info:MMU: updated fsr=0x107, far=0xfeb2f400
Info:MMU: updated fsr=0x107, far=0xfeb30400
Info:MMU: updated fsr=0x107, far=0xfeb31400
Info:MMU: updated fsr=0x107, far=0xfeb32400
Info:MMU: updated fsr=0x107, far=0xfeb33400
Info:MMU: updated fsr=0x107, far=0xfeb34400
Info:MMU: updated fsr=0x107, far=0xfeb35400
Info:MMU: updated fsr=0x107, far=0xfeb36400
Info:MMU: updated fsr=0x107, far=0xfeb37400
Info:MMU: updated fsr=0x107, far=0xfeb38400
Info:MMU: updated fsr=0x107, far=0xfeb39400
Info:MMU: updated fsr=0x107, far=0xfeb3a400
Info:MMU: updated fsr=0x107, far=0xfeb3b400
Info:MMU: updated fsr=0x107, far=0xfeb3c400
Info:MMU: updated fsr=0x107, far=0xfeb3d400
Info:MMU: updated fsr=0x107, far=0xfeb3e400
Info:MMU: updated fsr=0x107, far=0xfeb3f400
Info:MMU: updated fsr=0x107, far=0xfeb40400
Info:MMU: updated fsr=0x107, far=0xfeb41400
Info:MMU: updated fsr=0x107, far=0xfeb42400
Info:MMU: updated fsr=0x107, far=0xfeb43400
Info:MMU: updated fsr=0x107, far=0xfeb44400
Info:MMU: updated fsr=0x107, far=0xfeb45400
Info:MMU: updated fsr=0x107, far=0xfeb46400
Info:MMU: updated fsr=0x107, far=0xfeb47400
Info:MMU: updated fsr=0x107, far=0xfeb48400
Info:MMU: updated fsr=0x107, far=0xfeb49400
Info:MMU: updated fsr=0x107, far=0xfeb4a400
Info:MMU: updated fsr=0x107, far=0xfeb4b400
Info:MMU: updated fsr=0x107, far=0xfeb4c400
Info:MMU: updated fsr=0x107, far=0xfeb4d400
Info:MMU: updated fsr=0x107, far=0xfeb4e400
Info:MMU: updated fsr=0x107, far=0xfeb4f400
Info:MMU: updated fsr=0x107, far=0xfeb50400
Info:MMU: updated fsr=0x107, far=0xfeb51400
Info:MMU: updated fsr=0x107, far=0xfeb52400
Info:MMU: updated fsr=0x107, far=0xfeb53400
Info:MMU: updated fsr=0x107, far=0xfeb54400
Info:MMU: updated fsr=0x107, far=0xfeb55400
Info:MMU: updated fsr=0x107, far=0xfeb56400
Info:MMU: updated fsr=0x107, far=0xfeb57400
Info:MMU: updated fsr=0x107, far=0xfeb58400
Info:MMU: updated fsr=0x107, far=0xfeb59400
Info:MMU: updated fsr=0x107, far=0xfeb5a400
Info:MMU: updated fsr=0x107, far=0xfeb5b400
Info:MMU: updated fsr=0x107, far=0xfeb5c400
Info:MMU: updated fsr=0x107, far=0xfeb5d400
Info:MMU: updated fsr=0x107, far=0xfeb5e400
Info:MMU: updated fsr=0x107, far=0xfeb5f400
Info:MMU: updated fsr=0x107, far=0xfeb60400
Info:MMU: updated fsr=0x107, far=0xfeb61400
Info:MMU: updated fsr=0x107, far=0xfeb62400
Info:MMU: updated fsr=0x107, far=0xfeb63400
Info:MMU: updated fsr=0x107, far=0xfeb64400
Info:MMU: updated fsr=0x107, far=0xfeb65400
Info:MMU: updated fsr=0x107, far=0xfeb66400
Info:MMU: updated fsr=0x107, far=0xfeb67400
Info:MMU: updated fsr=0x107, far=0xfeb68400
Info:MMU: updated fsr=0x107, far=0xfeb69400
Info:MMU: updated fsr=0x107, far=0xfeb6a400
Info:MMU: updated fsr=0x107, far=0xfeb6b400
Info:MMU: updated fsr=0x107, far=0xfeb6c400
Info:MMU: updated fsr=0x107, far=0xfeb6d400
Info:MMU: updated fsr=0x107, far=0xfeb6e400
Info:MMU: updated fsr=0x107, far=0xfeb6f400
Info:MMU: updated fsr=0x107, far=0xfeb70400
Info:MMU: updated fsr=0x107, far=0xfeb71400
Info:MMU: updated fsr=0x107, far=0xfeb72400
Info:MMU: updated fsr=0x107, far=0xfeb73400
Info:MMU: updated fsr=0x107, far=0xfeb74400
Info:MMU: updated fsr=0x107, far=0xfeb75400
Info:MMU: updated fsr=0x107, far=0xfeb76400
Info:MMU: updated fsr=0x107, far=0xfeb77400
Info:MMU: updated fsr=0x107, far=0xfeb78400
Info:MMU: updated fsr=0x107, far=0xfeb79400
Info:MMU: updated fsr=0x107, far=0xfeb7a400
Info:MMU: updated fsr=0x107, far=0xfeb7b400
Info:MMU: updated fsr=0x107, far=0xfeb7c400
Info:MMU: updated fsr=0x107, far=0xfeb7d400
Info:MMU: updated fsr=0x107, far=0xfeb7e400
Info:MMU: updated fsr=0x107, far=0xfeb7f400
Info:MMU: updated fsr=0x107, far=0xfeb80400
Info:MMU: updated fsr=0x107, far=0xfeb81400
Info:MMU: updated fsr=0x107, far=0xfeb82400
Info:MMU: updated fsr=0x107, far=0xfeb83400
Info:MMU: updated fsr=0x107, far=0xfeb84400
Info:MMU: updated fsr=0x107, far=0xfeb85400
Info:MMU: updated fsr=0x107, far=0xfeb86400
Info:MMU: updated fsr=0x107, far=0xfeb87400
Info:MMU: updated fsr=0x107, far=0xfeb88400
Info:MMU: updated fsr=0x107, far=0xfeb89400
Info:MMU: updated fsr=0x107, far=0xfeb8a400
Info:MMU: updated fsr=0x107, far=0xfeb8b400
Info:MMU: updated fsr=0x107, far=0xfeb8c400
Info:MMU: updated fsr=0x107, far=0xfeb8d400
Info:MMU: updated fsr=0x107, far=0xfeb8e400
Info:MMU: updated fsr=0x107, far=0xfeb8f400
Info:MMU: updated fsr=0x107, far=0xfeb90400
Info:MMU: updated fsr=0x107, far=0xfeb91400
Info:MMU: updated fsr=0x107, far=0xfeb92400
Info:MMU: updated fsr=0x107, far=0xfeb93400
Info:MMU: updated fsr=0x107, far=0xfeb94400
Info:MMU: updated fsr=0x107, far=0xfeb95400
Info:MMU: updated fsr=0x107, far=0xfeb96400
Info:MMU: updated fsr=0x107, far=0xfeb97400
Info:MMU: updated fsr=0x107, far=0xfeb98400
Info:MMU: updated fsr=0x107, far=0xfeb99400
Info:MMU: updated fsr=0x107, far=0xfeb9a400
Info:MMU: updated fsr=0x107, far=0xfeb9b400
Info:MMU: updated fsr=0x107, far=0xfeb9c400
Info:MMU: updated fsr=0x107, far=0xfeb9d400
Info:MMU: updated fsr=0x107, far=0xfeb9e400
Info:MMU: updated fsr=0x107, far=0xfeb9f400
Info:MMU: updated fsr=0x107, far=0xfeba0400
Info:MMU: updated fsr=0x107, far=0xfeba1400
Info:MMU: updated fsr=0x107, far=0xfeba2400
Info:MMU: updated fsr=0x107, far=0xfeba3400
Info:MMU: updated fsr=0x107, far=0xfeba4400
Info:MMU: updated fsr=0x107, far=0xfeba5400
Info:MMU: updated fsr=0x107, far=0xfeba6400
Info:MMU: updated fsr=0x107, far=0xfeba7400
Info:MMU: updated fsr=0x107, far=0xfeba8400
Info:MMU: updated fsr=0x107, far=0xfeba9400
Info:MMU: updated fsr=0x107, far=0xfebaa400
Info:MMU: updated fsr=0x107, far=0xfebab400
Info:MMU: updated fsr=0x107, far=0xfebac400
Info:MMU: updated fsr=0x107, far=0xfebad400
Info:MMU: updated fsr=0x107, far=0xfebae400
Info:MMU: updated fsr=0x107, far=0xfebaf400
Info:MMU: updated fsr=0x107, far=0xfebb0400
Info:MMU: updated fsr=0x107, far=0xfebb1400
Info:MMU: updated fsr=0x107, far=0xfebb2400
Info:MMU: updated fsr=0x107, far=0xfebb3400
Info:MMU: updated fsr=0x107, far=0xfebb4400
Info:MMU: updated fsr=0x107, far=0xfebb5400
Info:MMU: updated fsr=0x107, far=0xfebb6400
Info:MMU: updated fsr=0x107, far=0xfebb7400
Info:MMU: updated fsr=0x107, far=0xfebb8400
Info:MMU: updated fsr=0x107, far=0xfebb9400
Info:MMU: updated fsr=0x107, far=0xfebba400
Info:MMU: updated fsr=0x107, far=0xfebbb400
Info:MMU: updated fsr=0x107, far=0xfebbc400
Info:MMU: updated fsr=0x107, far=0xfebbd400
Info:MMU: updated fsr=0x107, far=0xfebbe400
Info:MMU: updated fsr=0x107, far=0xfebbf400
Info:MMU: updated fsr=0x107, far=0xfebc0400
Info:MMU: updated fsr=0x107, far=0xfebc1400
Info:MMU: updated fsr=0x107, far=0xfebc2400
Info:MMU: updated fsr=0x107, far=0xfebc3400
Info:MMU: updated fsr=0x107, far=0xfebc4400
Info:MMU: updated fsr=0x107, far=0xfebc5400
Info:MMU: updated fsr=0x107, far=0xfebc6400
Info:MMU: updated fsr=0x107, far=0xfebc7400
Info:MMU: updated fsr=0x107, far=0xfebc8400
Info:MMU: updated fsr=0x107, far=0xfebc9400
Info:MMU: updated fsr=0x107, far=0xfebca400
Info:MMU: updated fsr=0x107, far=0xfebcb400
Info:MMU: updated fsr=0x107, far=0xfebcc400
Info:MMU: updated fsr=0x107, far=0xfebcd400
Info:MMU: updated fsr=0x107, far=0xfebce400
Info:MMU: updated fsr=0x107, far=0xfebcf400
Info:MMU: updated fsr=0x107, far=0xfebd0400
Info:MMU: updated fsr=0x107, far=0xfebd1400
Info:MMU: updated fsr=0x107, far=0xfebd2400
Info:MMU: updated fsr=0x107, far=0xfebd3400
Info:MMU: updated fsr=0x107, far=0xfebd4400
Info:MMU: updated fsr=0x107, far=0xfebd5400
Info:MMU: updated fsr=0x107, far=0xfebd6400
Info:MMU: updated fsr=0x107, far=0xfebd7400
Info:MMU: updated fsr=0x107, far=0xfebd8400
Info:MMU: updated fsr=0x107, far=0xfebd9400
Info:MMU: updated fsr=0x107, far=0xfebda400
Info:MMU: updated fsr=0x107, far=0xfebdb400
Info:MMU: updated fsr=0x107, far=0xfebdc400
Info:MMU: updated fsr=0x107, far=0xfebdd400
Info:MMU: updated fsr=0x107, far=0xfebde400
Info:MMU: updated fsr=0x107, far=0xfebdf400
Info:MMU: updated fsr=0x107, far=0xfebe0400
Info:MMU: updated fsr=0x107, far=0xfebe1400
Info:MMU: updated fsr=0x107, far=0xfebe2400
Info:MMU: updated fsr=0x107, far=0xfebe3400
Info:MMU: updated fsr=0x107, far=0xfebe4400
Info:MMU: updated fsr=0x107, far=0xfebe5400
Info:MMU: updated fsr=0x107, far=0xfebe6400
Info:MMU: updated fsr=0x107, far=0xfebe7400
Info:MMU: updated fsr=0x107, far=0xfebe8400
Info:MMU: updated fsr=0x107, far=0xfebe9400
Info:MMU: updated fsr=0x107, far=0xfebea400
Info:MMU: updated fsr=0x107, far=0xfebeb400
Info:MMU: updated fsr=0x107, far=0xfebec400
Info:MMU: updated fsr=0x107, far=0xfebed400
Info:MMU: updated fsr=0x107, far=0xfebee400
Info:MMU: updated fsr=0x107, far=0xfebef400
Info:MMU: updated fsr=0x107, far=0xfebf0400
Info:MMU: updated fsr=0x107, far=0xfebf1400
Info:MMU: updated fsr=0x107, far=0xfebf2400
Info:MMU: updated fsr=0x107, far=0xfebf3400
Info:MMU: updated fsr=0x107, far=0xfebf4400
Info:MMU: updated fsr=0x107, far=0xfebf5400
Info:MMU: updated fsr=0x107, far=0xfebf6400
Info:MMU: updated fsr=0x107, far=0xfebf7400
Info:MMU: updated fsr=0x107, far=0xfebf8400
Info:MMU: updated fsr=0x107, far=0xfebf9400
Info:MMU: updated fsr=0x107, far=0xfebfa400
Info:MMU: updated fsr=0x107, far=0xfebfb400
Info:MMU: updated fsr=0x107, far=0xfebfc400
Info:MMU: updated fsr=0x107, far=0xfebfd400
Info:MMU: updated fsr=0x107, far=0xfebfe400
Info:MMU: updated fsr=0x107, far=0xfebff400
Info:MMU: updated fsr=0x107, far=0xfec00400
Info:MMU: updated fsr=0x107, far=0xfec01400
Info:MMU: updated fsr=0x107, far=0xfec02400
Info:MMU: updated fsr=0x107, far=0xfec03400
Info:MMU: updated fsr=0x107, far=0xfec04400
Info:MMU: updated fsr=0x107, far=0xfec05400
Info:MMU: updated fsr=0x107, far=0xfec06400
Info:MMU: updated fsr=0x107, far=0xfec07400
Info:MMU: updated fsr=0x107, far=0xfec08400
Info:MMU: updated fsr=0x107, far=0xfec09400
Info:MMU: updated fsr=0x107, far=0xfec0a400
Info:MMU: updated fsr=0x107, far=0xfec0b400
Info:MMU: updated fsr=0x107, far=0xfec0c400
Info:MMU: updated fsr=0x107, far=0xfec0d400
Info:MMU: updated fsr=0x107, far=0xfec0e400
Info:MMU: updated fsr=0x107, far=0xfec0f400
Info:MMU: updated fsr=0x107, far=0xfec10400
Info:MMU: updated fsr=0x107, far=0xfec11400
Info:MMU: updated fsr=0x107, far=0xfec12400
Info:MMU: updated fsr=0x107, far=0xfec13400
Info:MMU: updated fsr=0x107, far=0xfec14400
Info:MMU: updated fsr=0x107, far=0xfec15400
Info:MMU: updated fsr=0x107, far=0xfec16400
Info:MMU: updated fsr=0x107, far=0xfec17400
Info:MMU: updated fsr=0x107, far=0xfec18400
Info:MMU: updated fsr=0x107, far=0xfec19400
Info:MMU: updated fsr=0x107, far=0xfec1a400
Info:MMU: updated fsr=0x107, far=0xfec1b400
Info:MMU: updated fsr=0x107, far=0xfec1c400
Info:MMU: updated fsr=0x107, far=0xfec1d400
Info:MMU: updated fsr=0x107, far=0xfec1e400
Info:MMU: updated fsr=0x107, far=0xfec1f400
Info:MMU: updated fsr=0x107, far=0xfec20400
Info:MMU: updated fsr=0x107, far=0xfec21400
Info:MMU: updated fsr=0x107, far=0xfec22400
Info:MMU: updated fsr=0x107, far=0xfec23400
Info:MMU: updated fsr=0x107, far=0xfec24400
Info:MMU: updated fsr=0x107, far=0xfec25400
Info:MMU: updated fsr=0x107, far=0xfec26400
Info:MMU: updated fsr=0x107, far=0xfec27400
Info:MMU: updated fsr=0x107, far=0xfec28400
Info:MMU: updated fsr=0x107, far=0xfec29400
Info:MMU: updated fsr=0x107, far=0xfec2a400
Info:MMU: updated fsr=0x107, far=0xfec2b400
Info:MMU: updated fsr=0x107, far=0xfec2c400
Info:MMU: updated fsr=0x107, far=0xfec2d400
Info:MMU: updated fsr=0x107, far=0xfec2e400
Info:MMU: updated fsr=0x107, far=0xfec2f400
Info:MMU: updated fsr=0x107, far=0xfec30400
Info:MMU: updated fsr=0x107, far=0xfec31400
Info:MMU: updated fsr=0x107, far=0xfec32400
Info:MMU: updated fsr=0x107, far=0xfec33400
Info:MMU: updated fsr=0x107, far=0xfec34400
Info:MMU: updated fsr=0x107, far=0xfec35400
Info:MMU: updated fsr=0x107, far=0xfec36400
Info:MMU: updated fsr=0x107, far=0xfec37400
Info:MMU: updated fsr=0x107, far=0xfec38400
Info:MMU: updated fsr=0x107, far=0xfec39400
Info:MMU: updated fsr=0x107, far=0xfec3a400
Info:MMU: updated fsr=0x107, far=0xfec3b400
Info:MMU: updated fsr=0x107, far=0xfec3c400
Info:MMU: updated fsr=0x107, far=0xfec3d400
Info:MMU: updated fsr=0x107, far=0xfec3e400
Info:MMU: updated fsr=0x107, far=0xfec3f400
Info:MMU: updated fsr=0x107, far=0xfec40400
Info:MMU: updated fsr=0x107, far=0xfec41400
Info:MMU: updated fsr=0x107, far=0xfec42400
Info:MMU: updated fsr=0x107, far=0xfec43400
Info:MMU: updated fsr=0x107, far=0xfec44400
Info:MMU: updated fsr=0x107, far=0xfec45400
Info:MMU: updated fsr=0x107, far=0xfec46400
Info:MMU: updated fsr=0x107, far=0xfec47400
Info:MMU: updated fsr=0x107, far=0xfec48400
Info:MMU: updated fsr=0x107, far=0xfec49400
Info:MMU: updated fsr=0x107, far=0xfec4a400
Info:MMU: updated fsr=0x107, far=0xfec4b400
Info:MMU: updated fsr=0x107, far=0xfec4c400
Info:MMU: updated fsr=0x107, far=0xfec4d400
Info:MMU: updated fsr=0x107, far=0xfec4e400
Info:MMU: updated fsr=0x107, far=0xfec4f400
Info:MMU: updated fsr=0x107, far=0xfec50400
Info:MMU: updated fsr=0x107, far=0xfec51400
Info:MMU: updated fsr=0x107, far=0xfec52400
Info:MMU: updated fsr=0x107, far=0xfec53400
Info:MMU: updated fsr=0x107, far=0xfec54400
Info:MMU: updated fsr=0x107, far=0xfec55400
Info:MMU: updated fsr=0x107, far=0xfec56400
Info:MMU: updated fsr=0x107, far=0xfec57400
Info:MMU: updated fsr=0x107, far=0xfec58400
Info:MMU: updated fsr=0x107, far=0xfec59400
Info:MMU: updated fsr=0x107, far=0xfec5a400
Info:MMU: updated fsr=0x107, far=0xfec5b400
Info:MMU: updated fsr=0x107, far=0xfec5c400
Info:MMU: updated fsr=0x107, far=0xfec5d400
Info:MMU: updated fsr=0x107, far=0xfec5e400
Info:MMU: updated fsr=0x107, far=0xfec5f400
Info:MMU: updated fsr=0x107, far=0xfec60400
Info:MMU: updated fsr=0x107, far=0xfec61400
Info:MMU: updated fsr=0x107, far=0xfec62400
Info:MMU: updated fsr=0x107, far=0xfec63400
Info:MMU: updated fsr=0x107, far=0xfec64400
Info:MMU: updated fsr=0x107, far=0xfec65400
Info:MMU: updated fsr=0x107, far=0xfec66400
Info:MMU: updated fsr=0x107, far=0xfec67400
Info:MMU: updated fsr=0x107, far=0xfec68400
Info:MMU: updated fsr=0x107, far=0xfec69400
Info:MMU: updated fsr=0x107, far=0xfec6a400
Info:MMU: updated fsr=0x107, far=0xfec6b400
Info:MMU: updated fsr=0x107, far=0xfec6c400
Info:MMU: updated fsr=0x107, far=0xfec6d400
Info:MMU: updated fsr=0x107, far=0xfec6e400
Info:MMU: updated fsr=0x107, far=0xfec6f400
Info:MMU: updated fsr=0x107, far=0xfec70400
Info:MMU: updated fsr=0x107, far=0xfec71400
Info:MMU: updated fsr=0x107, far=0xfec72400
Info:MMU: updated fsr=0x107, far=0xfec73400
Info:MMU: updated fsr=0x107, far=0xfec74400
Info:MMU: updated fsr=0x107, far=0xfec75400
Info:MMU: updated fsr=0x107, far=0xfec76400
Info:MMU: updated fsr=0x107, far=0xfec77400
Info:MMU: updated fsr=0x107, far=0xfec78400
Info:MMU: updated fsr=0x107, far=0xfec79400
Info:MMU: updated fsr=0x107, far=0xfec7a400
Info:MMU: updated fsr=0x107, far=0xfec7b400
Info:MMU: updated fsr=0x107, far=0xfec7c400
Info:MMU: updated fsr=0x107, far=0xfec7d400
Info:MMU: updated fsr=0x107, far=0xfec7e400
Info:MMU: updated fsr=0x107, far=0xfec7f400
Info:MMU: updated fsr=0x107, far=0xfec80400
Info:MMU: updated fsr=0x107, far=0xfec81400
Info:MMU: updated fsr=0x107, far=0xfec82400
Info:MMU: updated fsr=0x107, far=0xfec83400
Info:MMU: updated fsr=0x107, far=0xfec84400
Info:MMU: updated fsr=0x107, far=0xfec85400
Info:MMU: updated fsr=0x107, far=0xfec86400
Info:MMU: updated fsr=0x107, far=0xfec87400
Info:MMU: updated fsr=0x107, far=0xfec88400
Info:MMU: updated fsr=0x107, far=0xfec89400
Info:MMU: updated fsr=0x107, far=0xfec8a400
Info:MMU: updated fsr=0x107, far=0xfec8b400
Info:MMU: updated fsr=0x107, far=0xfec8c400
Info:MMU: updated fsr=0x107, far=0xfec8d400
Info:MMU: updated fsr=0x107, far=0xfec8e400
Info:MMU: updated fsr=0x107, far=0xfec8f400
Info:MMU: updated fsr=0x107, far=0xfec90400
Info:MMU: updated fsr=0x107, far=0xfec91400
Info:MMU: updated fsr=0x107, far=0xfec92400
Info:MMU: updated fsr=0x107, far=0xfec93400
Info:MMU: updated fsr=0x107, far=0xfec94400
Info:MMU: updated fsr=0x107, far=0xfec95400
Info:MMU: updated fsr=0x107, far=0xfec96400
Info:MMU: updated fsr=0x107, far=0xfec97400
Info:MMU: updated fsr=0x107, far=0xfec98400
Info:MMU: updated fsr=0x107, far=0xfec99400
Info:MMU: updated fsr=0x107, far=0xfec9a400
Info:MMU: updated fsr=0x107, far=0xfec9b400
Info:MMU: updated fsr=0x107, far=0xfec9c400
Info:MMU: updated fsr=0x107, far=0xfec9d400
Info:MMU: updated fsr=0x107, far=0xfec9e400
Info:MMU: updated fsr=0x107, far=0xfec9f400
Info:MMU: updated fsr=0x107, far=0xfeca0400
Info:MMU: updated fsr=0x107, far=0xfeca1400
Info:MMU: updated fsr=0x107, far=0xfeca2400
Info:MMU: updated fsr=0x107, far=0xfeca3400
Info:MMU: updated fsr=0x107, far=0xfeca4400
Info:MMU: updated fsr=0x107, far=0xfeca5400
Info:MMU: updated fsr=0x107, far=0xfeca6400
Info:MMU: updated fsr=0x107, far=0xfeca7400
Info:MMU: updated fsr=0x107, far=0xfeca8400
Info:MMU: updated fsr=0x107, far=0xfeca9400
Info:MMU: updated fsr=0x107, far=0xfecaa400
Info:MMU: updated fsr=0x107, far=0xfecab400
Info:MMU: updated fsr=0x107, far=0xfecac400
Info:MMU: updated fsr=0x107, far=0xfecad400
Info:MMU: updated fsr=0x107, far=0xfecae400
Info:MMU: updated fsr=0x107, far=0xfecaf400
Info:MMU: updated fsr=0x107, far=0xfecb0400
Info:MMU: updated fsr=0x107, far=0xfecb1400
Info:MMU: updated fsr=0x107, far=0xfecb2400
Info:MMU: updated fsr=0x107, far=0xfecb3400
Info:MMU: updated fsr=0x107, far=0xfecb4400
Info:MMU: updated fsr=0x107, far=0xfecb5400
Info:MMU: updated fsr=0x107, far=0xfecb6400
Info:MMU: updated fsr=0x107, far=0xfecb7400
Info:MMU: updated fsr=0x107, far=0xfecb8400
Info:MMU: updated fsr=0x107, far=0xfecb9400
Info:MMU: updated fsr=0x107, far=0xfecba400
Info:MMU: updated fsr=0x107, far=0xfecbb400
Info:MMU: updated fsr=0x107, far=0xfecbc400
Info:MMU: updated fsr=0x107, far=0xfecbd400
Info:MMU: updated fsr=0x107, far=0xfecbe400
Info:MMU: updated fsr=0x107, far=0xfecbf400
Info:MMU: updated fsr=0x107, far=0xfecc0400
Info:MMU: updated fsr=0x107, far=0xfecc1400
Info:MMU: updated fsr=0x107, far=0xfecc2400
Info:MMU: updated fsr=0x107, far=0xfecc3400
Info:MMU: updated fsr=0x107, far=0xfecc4400
Info:MMU: updated fsr=0x107, far=0xfecc5400
Info:MMU: updated fsr=0x107, far=0xfecc6400
Info:MMU: updated fsr=0x107, far=0xfecc7400
Info:MMU: updated fsr=0x107, far=0xfecc8400
Info:MMU: updated fsr=0x107, far=0xfecc9400
Info:MMU: updated fsr=0x107, far=0xfecca400
Info:MMU: updated fsr=0x107, far=0xfeccb400
Info:MMU: updated fsr=0x107, far=0xfeccc400
Info:MMU: updated fsr=0x107, far=0xfeccd400
Info:MMU: updated fsr=0x107, far=0xfecce400
Info:MMU: updated fsr=0x107, far=0xfeccf400
Info:MMU: updated fsr=0x107, far=0xfecd0400
Info:MMU: updated fsr=0x107, far=0xfecd1400
Info:MMU: updated fsr=0x107, far=0xfecd2400
Info:MMU: updated fsr=0x107, far=0xfecd3400
Info:MMU: updated fsr=0x107, far=0xfecd4400
Info:MMU: updated fsr=0x107, far=0xfecd5400
Info:MMU: updated fsr=0x107, far=0xfecd6400
Info:MMU: updated fsr=0x107, far=0xfecd7400
Info:MMU: updated fsr=0x107, far=0xfecd8400
Info:MMU: updated fsr=0x107, far=0xfecd9400
Info:MMU: updated fsr=0x107, far=0xfecda400
Info:MMU: updated fsr=0x107, far=0xfecdb400
Info:MMU: updated fsr=0x107, far=0xfecdc400
Info:MMU: updated fsr=0x107, far=0xfecdd400
Info:MMU: updated fsr=0x107, far=0xfecde400
Info:MMU: updated fsr=0x107, far=0xfecdf400
Info:MMU: updated fsr=0x107, far=0xfece0400
Info:MMU: updated fsr=0x107, far=0xfece1400
Info:MMU: updated fsr=0x107, far=0xfece2400
Info:MMU: updated fsr=0x107, far=0xfece3400
Info:MMU: updated fsr=0x107, far=0xfece4400
Info:MMU: updated fsr=0x107, far=0xfece5400
Info:MMU: updated fsr=0x107, far=0xfece6400
Info:MMU: updated fsr=0x107, far=0xfece7400
Info:MMU: updated fsr=0x107, far=0xfece8400
Info:MMU: updated fsr=0x107, far=0xfece9400
Info:MMU: updated fsr=0x107, far=0xfecea400
Info:MMU: updated fsr=0x107, far=0xfeceb400
Info:MMU: updated fsr=0x107, far=0xfecec400
Info:MMU: updated fsr=0x107, far=0xfeced400
Info:MMU: updated fsr=0x107, far=0xfecee400
Info:MMU: updated fsr=0x107, far=0xfecef400
Info:MMU: updated fsr=0x107, far=0xfecf0400
Info:MMU: updated fsr=0x107, far=0xfecf1400
Info:MMU: updated fsr=0x107, far=0xfecf2400
Info:MMU: updated fsr=0x107, far=0xfecf3400
Info:MMU: updated fsr=0x107, far=0xfecf4400
Info:MMU: updated fsr=0x107, far=0xfecf5400
Info:MMU: updated fsr=0x107, far=0xfecf6400
Info:MMU: updated fsr=0x107, far=0xfecf7400
Info:MMU: updated fsr=0x107, far=0xfecf8400
Info:MMU: updated fsr=0x107, far=0xfecf9400
Info:MMU: updated fsr=0x107, far=0xfecfa400
Info:MMU: updated fsr=0x107, far=0xfecfb400
Info:MMU: updated fsr=0x107, far=0xfecfc400
Info:MMU: updated fsr=0x107, far=0xfecfd400
Info:MMU: updated fsr=0x107, far=0xfecfe400
Info:MMU: updated fsr=0x107, far=0xfecff400
Info:MMU: updated fsr=0x107, far=0xfed00400
Info:MMU: updated fsr=0x107, far=0xfed01400
Info:MMU: updated fsr=0x107, far=0xfed02400
Info:MMU: updated fsr=0x107, far=0xfed03400
Info:MMU: updated fsr=0x107, far=0xfed04400
Info:MMU: updated fsr=0x107, far=0xfed05400
Info:MMU: updated fsr=0x107, far=0xfed06400
Info:MMU: updated fsr=0x107, far=0xfed07400
Info:MMU: updated fsr=0x107, far=0xfed08400
Info:MMU: updated fsr=0x107, far=0xfed09400
Info:MMU: updated fsr=0x107, far=0xfed0a400
Info:MMU: updated fsr=0x107, far=0xfed0b400
Info:MMU: updated fsr=0x107, far=0xfed0c400
Info:MMU: updated fsr=0x107, far=0xfed0d400
Info:MMU: updated fsr=0x107, far=0xfed0e400
Info:MMU: updated fsr=0x107, far=0xfed0f400
Info:MMU: updated fsr=0x107, far=0xfed10400
Info:MMU: updated fsr=0x107, far=0xfed11400
Info:MMU: updated fsr=0x107, far=0xfed12400
Info:MMU: updated fsr=0x107, far=0xfed13400
Info:MMU: updated fsr=0x107, far=0xfed14400
Info:MMU: updated fsr=0x107, far=0xfed15400
Info:MMU: updated fsr=0x107, far=0xfed16400
Info:MMU: updated fsr=0x107, far=0xfed17400
Info:MMU: updated fsr=0x107, far=0xfed18400
Info:MMU: updated fsr=0x107, far=0xfed19400
Info:MMU: updated fsr=0x107, far=0xfed1a400
Info:MMU: updated fsr=0x107, far=0xfed1b400
Info:MMU: updated fsr=0x107, far=0xfed1c400
Info:MMU: updated fsr=0x107, far=0xfed1d400
Info:MMU: updated fsr=0x107, far=0xfed1e400
Info:MMU: updated fsr=0x107, far=0xfed1f400
Info:MMU: updated fsr=0x107, far=0xfed20400
Info:MMU: updated fsr=0x107, far=0xfed21400
Info:MMU: updated fsr=0x107, far=0xfed22400
Info:MMU: updated fsr=0x107, far=0xfed23400
Info:MMU: updated fsr=0x107, far=0xfed24400
Info:MMU: updated fsr=0x107, far=0xfed25400
Info:MMU: updated fsr=0x107, far=0xfed26400
Info:MMU: updated fsr=0x107, far=0xfed27400
Info:MMU: updated fsr=0x107, far=0xfed28400
Info:MMU: updated fsr=0x107, far=0xfed29400
Info:MMU: updated fsr=0x107, far=0xfed2a400
Info:MMU: updated fsr=0x107, far=0xfed2b400
Info:MMU: updated fsr=0x107, far=0xfed2c400
Info:MMU: updated fsr=0x107, far=0xfed2d400
Info:MMU: updated fsr=0x107, far=0xfed2e400
Info:MMU: updated fsr=0x107, far=0xfed2f400
Info:MMU: updated fsr=0x107, far=0xfed30400
Info:MMU: updated fsr=0x107, far=0xfed31400
Info:MMU: updated fsr=0x107, far=0xfed32400
Info:MMU: updated fsr=0x107, far=0xfed33400
Info:MMU: updated fsr=0x107, far=0xfed34400
Info:MMU: updated fsr=0x107, far=0xfed35400
Info:MMU: updated fsr=0x107, far=0xfed36400
Info:MMU: updated fsr=0x107, far=0xfed37400
Info:MMU: updated fsr=0x107, far=0xfed38400
Info:MMU: updated fsr=0x107, far=0xfed39400
Info:MMU: updated fsr=0x107, far=0xfed3a400
Info:MMU: updated fsr=0x107, far=0xfed3b400
Info:MMU: updated fsr=0x107, far=0xfed3c400
Info:MMU: updated fsr=0x107, far=0xfed3d400
Info:MMU: updated fsr=0x107, far=0xfed3e400
Info:MMU: updated fsr=0x107, far=0xfed3f400
Info:MMU: updated fsr=0x107, far=0xfed40400
Info:MMU: updated fsr=0x107, far=0xfed41400
Info:MMU: updated fsr=0x107, far=0xfed42400
Info:MMU: updated fsr=0x107, far=0xfed43400
Info:MMU: updated fsr=0x107, far=0xfed44400
Info:MMU: updated fsr=0x107, far=0xfed45400
Info:MMU: updated fsr=0x107, far=0xfed46400
Info:MMU: updated fsr=0x107, far=0xfed47400
Info:MMU: updated fsr=0x107, far=0xfed48400
Info:MMU: updated fsr=0x107, far=0xfed49400
Info:MMU: updated fsr=0x107, far=0xfed4a400
Info:MMU: updated fsr=0x107, far=0xfed4b400
Info:MMU: updated fsr=0x107, far=0xfed4c400
Info:MMU: updated fsr=0x107, far=0xfed4d400
Info:MMU: updated fsr=0x107, far=0xfed4e400
Info:MMU: updated fsr=0x107, far=0xfed4f400
Info:MMU: updated fsr=0x107, far=0xfed50400
Info:MMU: updated fsr=0x107, far=0xfed51400
Info:MMU: updated fsr=0x107, far=0xfed52400
Info:MMU: updated fsr=0x107, far=0xfed53400
Info:MMU: updated fsr=0x107, far=0xfed54400
Info:MMU: updated fsr=0x107, far=0xfed55400
Info:MMU: updated fsr=0x107, far=0xfed56400
Info:MMU: updated fsr=0x107, far=0xfed57400
Info:MMU: updated fsr=0x107, far=0xfed58400
Info:MMU: updated fsr=0x107, far=0xfed59400
Info:MMU: updated fsr=0x107, far=0xfed5a400
Info:MMU: updated fsr=0x107, far=0xfed5b400
Info:MMU: updated fsr=0x107, far=0xfed5c400
Info:MMU: updated fsr=0x107, far=0xfed5d400
Info:MMU: updated fsr=0x107, far=0xfed5e400
Info:MMU: updated fsr=0x107, far=0xfed5f400
Info:MMU: updated fsr=0x107, far=0xfed60400
Info:MMU: updated fsr=0x107, far=0xfed61400
Info:MMU: updated fsr=0x107, far=0xfed62400
Info:MMU: updated fsr=0x107, far=0xfed63400
Info:MMU: updated fsr=0x107, far=0xfed64400
Info:MMU: updated fsr=0x107, far=0xfed65400
Info:MMU: updated fsr=0x107, far=0xfed66400
Info:MMU: updated fsr=0x107, far=0xfed67400
Info:MMU: updated fsr=0x107, far=0xfed68400
Info:MMU: updated fsr=0x107, far=0xfed69400
Info:MMU: updated fsr=0x107, far=0xfed6a400
Info:MMU: updated fsr=0x107, far=0xfed6b400
Info:MMU: updated fsr=0x107, far=0xfed6c400
Info:MMU: updated fsr=0x107, far=0xfed6d400
Info:MMU: updated fsr=0x107, far=0xfed6e400
Info:MMU: updated fsr=0x107, far=0xfed6f400
Info:MMU: updated fsr=0x107, far=0xfed70400
Info:MMU: updated fsr=0x107, far=0xfed71400
Info:MMU: updated fsr=0x107, far=0xfed72400
Info:MMU: updated fsr=0x107, far=0xfed73400
Info:MMU: updated fsr=0x107, far=0xfed74400
Info:MMU: updated fsr=0x107, far=0xfed75400
Info:MMU: updated fsr=0x107, far=0xfed76400
Info:MMU: updated fsr=0x107, far=0xfed77400
Info:MMU: updated fsr=0x107, far=0xfed78400
Info:MMU: updated fsr=0x107, far=0xfed79400
Info:MMU: updated fsr=0x107, far=0xfed7a400
Info:MMU: updated fsr=0x107, far=0xfed7b400
Info:MMU: updated fsr=0x107, far=0xfed7c400
Info:MMU: updated fsr=0x107, far=0xfed7d400
Info:MMU: updated fsr=0x107, far=0xfed7e400
Info:MMU: updated fsr=0x107, far=0xfed7f400
Info:MMU: updated fsr=0x107, far=0xfed80400
Info:MMU: updated fsr=0x107, far=0xfed81400
Info:MMU: updated fsr=0x107, far=0xfed82400
Info:MMU: updated fsr=0x107, far=0xfed83400
Info:MMU: updated fsr=0x107, far=0xfed84400
Info:MMU: updated fsr=0x107, far=0xfed85400
Info:MMU: updated fsr=0x107, far=0xfed86400
Info:MMU: updated fsr=0x107, far=0xfed87400
Info:MMU: updated fsr=0x107, far=0xfed88400
Info:MMU: updated fsr=0x107, far=0xfed89400
Info:MMU: updated fsr=0x107, far=0xfed8a400
Info:MMU: updated fsr=0x107, far=0xfed8b400
Info:MMU: updated fsr=0x107, far=0xfed8c400
Info:MMU: updated fsr=0x107, far=0xfed8d400
Info:MMU: updated fsr=0x107, far=0xfed8e400
Info:MMU: updated fsr=0x107, far=0xfed8f400
Info:MMU: updated fsr=0x107, far=0xfed90400
Info:MMU: updated fsr=0x107, far=0xfed91400
Info:MMU: updated fsr=0x107, far=0xfed92400
Info:MMU: updated fsr=0x107, far=0xfed93400
Info:MMU: updated fsr=0x107, far=0xfed94400
Info:MMU: updated fsr=0x107, far=0xfed95400
Info:MMU: updated fsr=0x107, far=0xfed96400
Info:MMU: updated fsr=0x107, far=0xfed97400
Info:MMU: updated fsr=0x107, far=0xfed98400
Info:MMU: updated fsr=0x107, far=0xfed99400
Info:MMU: updated fsr=0x107, far=0xfed9a400
Info:MMU: updated fsr=0x107, far=0xfed9b400
Info:MMU: updated fsr=0x107, far=0xfed9c400
Info:MMU: updated fsr=0x107, far=0xfed9d400
Info:MMU: updated fsr=0x107, far=0xfed9e400
Info:MMU: updated fsr=0x107, far=0xfed9f400
Info:MMU: updated fsr=0x107, far=0xfeda0400
Info:MMU: updated fsr=0x107, far=0xfeda1400
Info:MMU: updated fsr=0x107, far=0xfeda2400
Info:MMU: updated fsr=0x107, far=0xfeda3400
Info:MMU: updated fsr=0x107, far=0xfeda4400
Info:MMU: updated fsr=0x107, far=0xfeda5400
Info:MMU: updated fsr=0x107, far=0xfeda6400
Info:MMU: updated fsr=0x107, far=0xfeda7400
Info:MMU: updated fsr=0x107, far=0xfeda8400
Info:MMU: updated fsr=0x107, far=0xfeda9400
Info:MMU: updated fsr=0x107, far=0xfedaa400
Info:MMU: updated fsr=0x107, far=0xfedab400
Info:MMU: updated fsr=0x107, far=0xfedac400
Info:MMU: updated fsr=0x107, far=0xfedad400
Info:MMU: updated fsr=0x107, far=0xfedae400
Info:MMU: updated fsr=0x107, far=0xfedaf400
Info:MMU: updated fsr=0x107, far=0xfedb0400
Info:MMU: updated fsr=0x107, far=0xfedb1400
Info:MMU: updated fsr=0x107, far=0xfedb2400
Info:MMU: updated fsr=0x107, far=0xfedb3400
Info:MMU: updated fsr=0x107, far=0xfedb4400
Info:MMU: updated fsr=0x107, far=0xfedb5400
Info:MMU: updated fsr=0x107, far=0xfedb6400
Info:MMU: updated fsr=0x107, far=0xfedb7400
Info:MMU: updated fsr=0x107, far=0xfedb8400
Info:MMU: updated fsr=0x107, far=0xfedb9400
Info:MMU: updated fsr=0x107, far=0xfedba400
Info:MMU: updated fsr=0x107, far=0xfedbb400
Info:MMU: updated fsr=0x107, far=0xfedbc400
Info:MMU: updated fsr=0x107, far=0xfedbd400
Info:MMU: updated fsr=0x107, far=0xfedbe400
Info:MMU: updated fsr=0x107, far=0xfedbf400
Info:MMU: updated fsr=0x107, far=0xfedc0400
Info:MMU: updated fsr=0x107, far=0xfedc1400
Info:MMU: updated fsr=0x107, far=0xfedc2400
Info:MMU: updated fsr=0x107, far=0xfedc3400
Info:MMU: updated fsr=0x107, far=0xfedc4400
Info:MMU: updated fsr=0x107, far=0xfedc5400
Info:MMU: updated fsr=0x107, far=0xfedc6400
Info:MMU: updated fsr=0x107, far=0xfedc7400
Info:MMU: updated fsr=0x107, far=0xfedc8400
Info:MMU: updated fsr=0x107, far=0xfedc9400
Info:MMU: updated fsr=0x107, far=0xfedca400
Info:MMU: updated fsr=0x107, far=0xfedcb400
Info:MMU: updated fsr=0x107, far=0xfedcc400
Info:MMU: updated fsr=0x107, far=0xfedcd400
Info:MMU: updated fsr=0x107, far=0xfedce400
Info:MMU: updated fsr=0x107, far=0xfedcf400
Info:MMU: updated fsr=0x107, far=0xfedd0400
Info:MMU: updated fsr=0x107, far=0xfedd1400
Info:MMU: updated fsr=0x107, far=0xfedd2400
Info:MMU: updated fsr=0x107, far=0xfedd3400
Info:MMU: updated fsr=0x107, far=0xfedd4400
Info:MMU: updated fsr=0x107, far=0xfedd5400
Info:MMU: updated fsr=0x107, far=0xfedd6400
Info:MMU: updated fsr=0x107, far=0xfedd7400
Info:MMU: updated fsr=0x107, far=0xfedd8400
Info:MMU: updated fsr=0x107, far=0xfedd9400
Info:MMU: updated fsr=0x107, far=0xfedda400
Info:MMU: updated fsr=0x107, far=0xfeddb400
Info:MMU: updated fsr=0x107, far=0xfeddc400
Info:MMU: updated fsr=0x107, far=0xfeddd400
Info:MMU: updated fsr=0x107, far=0xfedde400
Info:MMU: updated fsr=0x107, far=0xfeddf400
Info:MMU: updated fsr=0x107, far=0xfede0400
Info:MMU: updated fsr=0x107, far=0xfede1400
Info:MMU: updated fsr=0x107, far=0xfede2400
Info:MMU: updated fsr=0x107, far=0xfede3400
Info:MMU: updated fsr=0x107, far=0xfede4400
Info:MMU: updated fsr=0x107, far=0xfede5400
Info:MMU: updated fsr=0x107, far=0xfede6400
Info:MMU: updated fsr=0x107, far=0xfede7400
Info:MMU: updated fsr=0x107, far=0xfede8400
Info:MMU: updated fsr=0x107, far=0xfede9400
Info:MMU: updated fsr=0x107, far=0xfedea400
Info:MMU: updated fsr=0x107, far=0xfedeb400
Info:MMU: updated fsr=0x107, far=0xfedec400
Info:MMU: updated fsr=0x107, far=0xfeded400
Info:MMU: updated fsr=0x107, far=0xfedee400
Info:MMU: updated fsr=0x107, far=0xfedef400
Info:MMU: updated fsr=0x107, far=0xfedf0400
Info:MMU: updated fsr=0x107, far=0xfedf1400
Info:MMU: updated fsr=0x107, far=0xfedf2400
Info:MMU: updated fsr=0x107, far=0xfedf3400
Info:MMU: updated fsr=0x107, far=0xfedf4400
Info:MMU: updated fsr=0x107, far=0xfedf5400
Info:MMU: updated fsr=0x107, far=0xfedf6400
Info:MMU: updated fsr=0x107, far=0xfedf7400
Info:MMU: updated fsr=0x107, far=0xfedf8400
Info:MMU: updated fsr=0x107, far=0xfedf9400
Info:MMU: updated fsr=0x107, far=0xfedfa400
Info:MMU: updated fsr=0x107, far=0xfedfb400
Info:MMU: updated fsr=0x107, far=0xfedfc400
Info:MMU: updated fsr=0x107, far=0xfedfd400
Info:MMU: updated fsr=0x107, far=0xfedfe400
Info:MMU: updated fsr=0x107, far=0xfedff400
Info:MMU: updated fsr=0x107, far=0xfee00400
Info:MMU: updated fsr=0x107, far=0xfee01400
Info:MMU: updated fsr=0x107, far=0xfee02400
Info:MMU: updated fsr=0x107, far=0xfee03400
Info:MMU: updated fsr=0x107, far=0xfee04400
Info:MMU: updated fsr=0x107, far=0xfee05400
Info:MMU: updated fsr=0x107, far=0xfee06400
Info:MMU: updated fsr=0x107, far=0xfee07400
Info:MMU: updated fsr=0x107, far=0xfee08400
Info:MMU: updated fsr=0x107, far=0xfee09400
Info:MMU: updated fsr=0x107, far=0xfee0a400
Info:MMU: updated fsr=0x107, far=0xfee0b400
Info:MMU: updated fsr=0x107, far=0xfee0c400
Info:MMU: updated fsr=0x107, far=0xfee0d400
Info:MMU: updated fsr=0x107, far=0xfee0e400
Info:MMU: updated fsr=0x107, far=0xfee0f400
Info:MMU: updated fsr=0x107, far=0xfee10400
Info:MMU: updated fsr=0x107, far=0xfee11400
Info:MMU: updated fsr=0x107, far=0xfee12400
Info:MMU: updated fsr=0x107, far=0xfee13400
Info:MMU: updated fsr=0x107, far=0xfee14400
Info:MMU: updated fsr=0x107, far=0xfee15400
Info:MMU: updated fsr=0x107, far=0xfee16400
Info:MMU: updated fsr=0x107, far=0xfee17400
Info:MMU: updated fsr=0x107, far=0xfee18400
Info:MMU: updated fsr=0x107, far=0xfee19400
Info:MMU: updated fsr=0x107, far=0xfee1a400
Info:MMU: updated fsr=0x107, far=0xfee1b400
Info:MMU: updated fsr=0x107, far=0xfee1c400
Info:MMU: updated fsr=0x107, far=0xfee1d400
Info:MMU: updated fsr=0x107, far=0xfee1e400
Info:MMU: updated fsr=0x107, far=0xfee1f400
Info:MMU: updated fsr=0x107, far=0xfee20400
Info:MMU: updated fsr=0x107, far=0xfee21400
Info:MMU: updated fsr=0x107, far=0xfee22400
Info:MMU: updated fsr=0x107, far=0xfee23400
Info:MMU: updated fsr=0x107, far=0xfee24400
Info:MMU: updated fsr=0x107, far=0xfee25400
Info:MMU: updated fsr=0x107, far=0xfee26400
Info:MMU: updated fsr=0x107, far=0xfee27400
Info:MMU: updated fsr=0x107, far=0xfee28400
Info:MMU: updated fsr=0x107, far=0xfee29400
Info:MMU: updated fsr=0x107, far=0xfee2a400
Info:MMU: updated fsr=0x107, far=0xfee2b400
Info:MMU: updated fsr=0x107, far=0xfee2c400
Info:MMU: updated fsr=0x107, far=0xfee2d400
Info:MMU: updated fsr=0x107, far=0xfee2e400
Info:MMU: updated fsr=0x107, far=0xfee2f400
Info:MMU: updated fsr=0x107, far=0xfee30400
Info:MMU: updated fsr=0x107, far=0xfee31400
Info:MMU: updated fsr=0x107, far=0xfee32400
Info:MMU: updated fsr=0x107, far=0xfee33400
Info:MMU: updated fsr=0x107, far=0xfee34400
Info:MMU: updated fsr=0x107, far=0xfee35400
Info:MMU: updated fsr=0x107, far=0xfee36400
Info:MMU: updated fsr=0x107, far=0xfee37400
Info:MMU: updated fsr=0x107, far=0xfee38400
Info:MMU: updated fsr=0x107, far=0xfee39400
Info:MMU: updated fsr=0x107, far=0xfee3a400
Info:MMU: updated fsr=0x107, far=0xfee3b400
Info:MMU: updated fsr=0x107, far=0xfee3c400
Info:MMU: updated fsr=0x107, far=0xfee3d400
Info:MMU: updated fsr=0x107, far=0xfee3e400
Info:MMU: updated fsr=0x107, far=0xfee3f400
Info:MMU: updated fsr=0x107, far=0xfee40400
Info:MMU: updated fsr=0x107, far=0xfee41400
Info:MMU: updated fsr=0x107, far=0xfee42400
Info:MMU: updated fsr=0x107, far=0xfee43400
Info:MMU: updated fsr=0x107, far=0xfee44400
Info:MMU: updated fsr=0x107, far=0xfee45400
Info:MMU: updated fsr=0x107, far=0xfee46400
Info:MMU: updated fsr=0x107, far=0xfee47400
Info:MMU: updated fsr=0x107, far=0xfee48400
Info:MMU: updated fsr=0x107, far=0xfee49400
Info:MMU: updated fsr=0x107, far=0xfee4a400
Info:MMU: updated fsr=0x107, far=0xfee4b400
Info:MMU: updated fsr=0x107, far=0xfee4c400
Info:MMU: updated fsr=0x107, far=0xfee4d400
Info:MMU: updated fsr=0x107, far=0xfee4e400
Info:MMU: updated fsr=0x107, far=0xfee4f400
Info:MMU: updated fsr=0x107, far=0xfee50400
Info:MMU: updated fsr=0x107, far=0xfee51400
Info:MMU: updated fsr=0x107, far=0xfee52400
Info:MMU: updated fsr=0x107, far=0xfee53400
Info:MMU: updated fsr=0x107, far=0xfee54400
Info:MMU: updated fsr=0x107, far=0xfee55400
Info:MMU: updated fsr=0x107, far=0xfee56400
Info:MMU: updated fsr=0x107, far=0xfee57400
Info:MMU: updated fsr=0x107, far=0xfee58400
Info:MMU: updated fsr=0x107, far=0xfee59400
Info:MMU: updated fsr=0x107, far=0xfee5a400
Info:MMU: updated fsr=0x107, far=0xfee5b400
Info:MMU: updated fsr=0x107, far=0xfee5c400
Info:MMU: updated fsr=0x107, far=0xfee5d400
Info:MMU: updated fsr=0x107, far=0xfee5e400
Info:MMU: updated fsr=0x107, far=0xfee5f400
Info:MMU: updated fsr=0x107, far=0xfee60400
Info:MMU: updated fsr=0x107, far=0xfee61400
Info:MMU: updated fsr=0x107, far=0xfee62400
Info:MMU: updated fsr=0x107, far=0xfee63400
Info:MMU: updated fsr=0x107, far=0xfee64400
Info:MMU: updated fsr=0x107, far=0xfee65400
Info:MMU: updated fsr=0x107, far=0xfee66400
Info:MMU: updated fsr=0x107, far=0xfee67400
Info:MMU: updated fsr=0x107, far=0xfee68400
Info:MMU: updated fsr=0x107, far=0xfee69400
Info:MMU: updated fsr=0x107, far=0xfee6a400
Info:MMU: updated fsr=0x107, far=0xfee6b400
Info:MMU: updated fsr=0x107, far=0xfee6c400
Info:MMU: updated fsr=0x107, far=0xfee6d400
Info:MMU: updated fsr=0x107, far=0xfee6e400
Info:MMU: updated fsr=0x107, far=0xfee6f400
Info:MMU: updated fsr=0x107, far=0xfee70400
Info:MMU: updated fsr=0x107, far=0xfee71400
Info:MMU: updated fsr=0x107, far=0xfee72400
Info:MMU: updated fsr=0x107, far=0xfee73400
Info:MMU: updated fsr=0x107, far=0xfee74400
Info:MMU: updated fsr=0x107, far=0xfee75400
Info:MMU: updated fsr=0x107, far=0xfee76400
Info:MMU: updated fsr=0x107, far=0xfee77400
Info:MMU: updated fsr=0x107, far=0xfee78400
Info:MMU: updated fsr=0x107, far=0xfee79400
Info:MMU: updated fsr=0x107, far=0xfee7a400
Info:MMU: updated fsr=0x107, far=0xfee7b400
Info:MMU: updated fsr=0x107, far=0xfee7c400
Info:MMU: updated fsr=0x107, far=0xfee7d400
Info:MMU: updated fsr=0x107, far=0xfee7e400
Info:MMU: updated fsr=0x107, far=0xfee7f400
Info:MMU: updated fsr=0x107, far=0xfee80400
Info:MMU: updated fsr=0x107, far=0xfee81400
Info:MMU: updated fsr=0x107, far=0xfee82400
Info:MMU: updated fsr=0x107, far=0xfee83400
Info:MMU: updated fsr=0x107, far=0xfee84400
Info:MMU: updated fsr=0x107, far=0xfee85400
Info:MMU: updated fsr=0x107, far=0xfee86400
Info:MMU: updated fsr=0x107, far=0xfee87400
Info:MMU: updated fsr=0x107, far=0xfee88400
Info:MMU: updated fsr=0x107, far=0xfee89400
Info:MMU: updated fsr=0x107, far=0xfee8a400
Info:MMU: updated fsr=0x107, far=0xfee8b400
Info:MMU: updated fsr=0x107, far=0xfee8c400
Info:MMU: updated fsr=0x107, far=0xfee8d400
Info:MMU: updated fsr=0x107, far=0xfee8e400
Info:MMU: updated fsr=0x107, far=0xfee8f400
Info:MMU: updated fsr=0x107, far=0xfee90400
Info:MMU: updated fsr=0x107, far=0xfee91400
Info:MMU: updated fsr=0x107, far=0xfee92400
Info:MMU: updated fsr=0x107, far=0xfee93400
Info:MMU: updated fsr=0x107, far=0xfee94400
Info:MMU: updated fsr=0x107, far=0xfee95400
Info:MMU: updated fsr=0x107, far=0xfee96400
Info:MMU: updated fsr=0x107, far=0xfee97400
Info:MMU: updated fsr=0x107, far=0xfee98400
Info:MMU: updated fsr=0x107, far=0xfee99400
Info:MMU: updated fsr=0x107, far=0xfee9a400
Info:MMU: updated fsr=0x107, far=0xfee9b400
Info:MMU: updated fsr=0x107, far=0xfee9c400
Info:MMU: updated fsr=0x107, far=0xfee9d400
Info:MMU: updated fsr=0x107, far=0xfee9e400
Info:MMU: updated fsr=0x107, far=0xfee9f400
Info:MMU: updated fsr=0x107, far=0xfeea0400
Info:MMU: updated fsr=0x107, far=0xfeea1400
Info:MMU: updated fsr=0x107, far=0xfeea2400
Info:MMU: updated fsr=0x107, far=0xfeea3400
Info:MMU: updated fsr=0x107, far=0xfeea4400
Info:MMU: updated fsr=0x107, far=0xfeea5400
Info:MMU: updated fsr=0x107, far=0xfeea6400
Info:MMU: updated fsr=0x107, far=0xfeea7400
Info:MMU: updated fsr=0x107, far=0xfeea8400
Info:MMU: updated fsr=0x107, far=0xfeea9400
Info:MMU: updated fsr=0x107, far=0xfeeaa400
Info:MMU: updated fsr=0x107, far=0xfeeab400
Info:MMU: updated fsr=0x107, far=0xfeeac400
Info:MMU: updated fsr=0x107, far=0xfeead400
Info:MMU: updated fsr=0x107, far=0xfeeae400
Info:MMU: updated fsr=0x107, far=0xfeeaf400
Info:MMU: updated fsr=0x107, far=0xfeeb0400
Info:MMU: updated fsr=0x107, far=0xfeeb1400
Info:MMU: updated fsr=0x107, far=0xfeeb2400
Info:MMU: updated fsr=0x107, far=0xfeeb3400
Info:MMU: updated fsr=0x107, far=0xfeeb4400
Info:MMU: updated fsr=0x107, far=0xfeeb5400
Info:MMU: updated fsr=0x107, far=0xfeeb6400
Info:MMU: updated fsr=0x107, far=0xfeeb7400
Info:MMU: updated fsr=0x107, far=0xfeeb8400
Info:MMU: updated fsr=0x107, far=0xfeeb9400
Info:MMU: updated fsr=0x107, far=0xfeeba400
Info:MMU: updated fsr=0x107, far=0xfeebb400
Info:MMU: updated fsr=0x107, far=0xfeebc400
Info:MMU: updated fsr=0x107, far=0xfeebd400
Info:MMU: updated fsr=0x107, far=0xfeebe400
Info:MMU: updated fsr=0x107, far=0xfeebf400
Info:MMU: updated fsr=0x107, far=0xfeec0400
Info:MMU: updated fsr=0x107, far=0xfeec1400
Info:MMU: updated fsr=0x107, far=0xfeec2400
Info:MMU: updated fsr=0x107, far=0xfeec3400
Info:MMU: updated fsr=0x107, far=0xfeec4400
Info:MMU: updated fsr=0x107, far=0xfeec5400
Info:MMU: updated fsr=0x107, far=0xfeec6400
Info:MMU: updated fsr=0x107, far=0xfeec7400
Info:MMU: updated fsr=0x107, far=0xfeec8400
Info:MMU: updated fsr=0x107, far=0xfeec9400
Info:MMU: updated fsr=0x107, far=0xfeeca400
Info:MMU: updated fsr=0x107, far=0xfeecb400
Info:MMU: updated fsr=0x107, far=0xfeecc400
Info:MMU: updated fsr=0x107, far=0xfeecd400
Info:MMU: updated fsr=0x107, far=0xfeece400
Info:MMU: updated fsr=0x107, far=0xfeecf400
Info:MMU: updated fsr=0x107, far=0xfeed0400
Info:MMU: updated fsr=0x107, far=0xfeed1400
Info:MMU: updated fsr=0x107, far=0xfeed2400
Info:MMU: updated fsr=0x107, far=0xfeed3400
Info:MMU: updated fsr=0x107, far=0xfeed4400
Info:MMU: updated fsr=0x107, far=0xfeed5400
Info:MMU: updated fsr=0x107, far=0xfeed6400
Info:MMU: updated fsr=0x107, far=0xfeed7400
Info:MMU: updated fsr=0x107, far=0xfeed8400
Info:MMU: updated fsr=0x107, far=0xfeed9400
Info:MMU: updated fsr=0x107, far=0xfeeda400
Info:MMU: updated fsr=0x107, far=0xfeedb400
Info:MMU: updated fsr=0x107, far=0xfeedc400
Info:MMU: updated fsr=0x107, far=0xfeedd400
Info:MMU: updated fsr=0x107, far=0xfeede400
Info:MMU: updated fsr=0x107, far=0xfeedf400
Info:MMU: updated fsr=0x107, far=0xfeee0400
Info:MMU: updated fsr=0x107, far=0xfeee1400
Info:MMU: updated fsr=0x107, far=0xfeee2400
Info:MMU: updated fsr=0x107, far=0xfeee3400
Info:MMU: updated fsr=0x107, far=0xfeee4400
Info:MMU: updated fsr=0x107, far=0xfeee5400
Info:MMU: updated fsr=0x107, far=0xfeee6400
Info:MMU: updated fsr=0x107, far=0xfeee7400
Info:MMU: updated fsr=0x107, far=0xfeee8400
Info:MMU: updated fsr=0x107, far=0xfeee9400
Info:MMU: updated fsr=0x107, far=0xfeeea400
Info:MMU: updated fsr=0x107, far=0xfeeeb400
Info:MMU: updated fsr=0x107, far=0xfeeec400
Info:MMU: updated fsr=0x107, far=0xfeeed400
Info:MMU: updated fsr=0x107, far=0xfeeee400
Info:MMU: updated fsr=0x107, far=0xfeeef400
Info:MMU: updated fsr=0x107, far=0xfeef0400
Info:MMU: updated fsr=0x107, far=0xfeef1400
Info:MMU: updated fsr=0x107, far=0xfeef2400
Info:MMU: updated fsr=0x107, far=0xfeef3400
Info:MMU: updated fsr=0x107, far=0xfeef4400
Info:MMU: updated fsr=0x107, far=0xfeef5400
Info:MMU: updated fsr=0x107, far=0xfeef6400
Info:MMU: updated fsr=0x107, far=0xfeef7400
Info:MMU: updated fsr=0x107, far=0xfeef8400
Info:MMU: updated fsr=0x107, far=0xfeef9400
Info:MMU: updated fsr=0x107, far=0xfeefa400
Info:MMU: updated fsr=0x107, far=0xfeefb400
Info:MMU: updated fsr=0x107, far=0xfeefc400
Info:MMU: updated fsr=0x107, far=0xfeefd400
Info:MMU: updated fsr=0x107, far=0xfeefe400
Info:MMU: updated fsr=0x107, far=0xfeeff400
Info:MMU: updated fsr=0x107, far=0xffc00400
Info:MMU: updated fsr=0x107, far=0xffc01400
Info:MMU: updated fsr=0x107, far=0xffc02400
Info:MMU: updated fsr=0x107, far=0xffc03400
Info:MMU: updated fsr=0x107, far=0xffc04400
Info:MMU: updated fsr=0x107, far=0xffc05400
Info:MMU: updated fsr=0x107, far=0xffc06400
Info:MMU: updated fsr=0x107, far=0xffc07400
Info:MMU: updated fsr=0x107, far=0xffc08400
Info:MMU: updated fsr=0x107, far=0xffc09400
Info:MMU: updated fsr=0x107, far=0xffc0a400
Info:MMU: updated fsr=0x107, far=0xffc0b400
Info:MMU: updated fsr=0x107, far=0xffc0c400
Info:MMU: updated fsr=0x107, far=0xffc0d400
Info:MMU: updated fsr=0x107, far=0xffc0e400
Info:MMU: updated fsr=0x107, far=0xffc0f400
Info:MMU: updated fsr=0x107, far=0xffc10400
Info:MMU: updated fsr=0x107, far=0xffc11400
Info:MMU: updated fsr=0x107, far=0xffc12400
Info:MMU: updated fsr=0x107, far=0xffc13400
Info:MMU: updated fsr=0x107, far=0xffc14400
Info:MMU: updated fsr=0x107, far=0xffc15400
Info:MMU: updated fsr=0x107, far=0xffc16400
Info:MMU: updated fsr=0x107, far=0xffc17400
Info:MMU: updated fsr=0x107, far=0xffc18400
Info:MMU: updated fsr=0x107, far=0xffc19400
Info:MMU: updated fsr=0x107, far=0xffc1a400
Info:MMU: updated fsr=0x107, far=0xffc1b400
Info:MMU: updated fsr=0x107, far=0xffc1c400
Info:MMU: updated fsr=0x107, far=0xffc1d400
Info:MMU: updated fsr=0x107, far=0xffc1e400
Info:MMU: updated fsr=0x107, far=0xffc1f400
Info:MMU: updated fsr=0x107, far=0xffc20400
Info:MMU: updated fsr=0x107, far=0xffc21400
Info:MMU: updated fsr=0x107, far=0xffc22400
Info:MMU: updated fsr=0x107, far=0xffc23400
Info:MMU: updated fsr=0x107, far=0xffc24400
Info:MMU: updated fsr=0x107, far=0xffc25400
Info:MMU: updated fsr=0x107, far=0xffc26400
Info:MMU: updated fsr=0x107, far=0xffc27400
Info:MMU: updated fsr=0x107, far=0xffc28400
Info:MMU: updated fsr=0x107, far=0xffc29400
Info:MMU: updated fsr=0x107, far=0xffc2a400
Info:MMU: updated fsr=0x107, far=0xffc2b400
Info:MMU: updated fsr=0x107, far=0xffc2c400
Info:MMU: updated fsr=0x107, far=0xffc2d400
Info:MMU: updated fsr=0x107, far=0xffc2e400
Info:MMU: updated fsr=0x107, far=0xffc2f400
Info:MMU: updated fsr=0x107, far=0xffc30400
Info:MMU: updated fsr=0x107, far=0xffc31400
Info:MMU: updated fsr=0x107, far=0xffc32400
Info:MMU: updated fsr=0x107, far=0xffc33400
Info:MMU: updated fsr=0x107, far=0xffc34400
Info:MMU: updated fsr=0x107, far=0xffc35400
Info:MMU: updated fsr=0x107, far=0xffc36400
Info:MMU: updated fsr=0x107, far=0xffc37400
Info:MMU: updated fsr=0x107, far=0xffc38400
Info:MMU: updated fsr=0x107, far=0xffc39400
Info:MMU: updated fsr=0x107, far=0xffc3a400
Info:MMU: updated fsr=0x107, far=0xffc3b400
Info:MMU: updated fsr=0x107, far=0xffc3c400
Info:MMU: updated fsr=0x107, far=0xffc3d400
Info:MMU: updated fsr=0x107, far=0xffc3e400
Info:MMU: updated fsr=0x107, far=0xffc3f400
Info:MMU: updated fsr=0x107, far=0xffc40400
Info:MMU: updated fsr=0x107, far=0xffc41400
Info:MMU: updated fsr=0x107, far=0xffc42400
Info:MMU: updated fsr=0x107, far=0xffc43400
Info:MMU: updated fsr=0x107, far=0xffc44400
Info:MMU: updated fsr=0x107, far=0xffc45400
Info:MMU: updated fsr=0x107, far=0xffc46400
Info:MMU: updated fsr=0x107, far=0xffc47400
Info:MMU: updated fsr=0x107, far=0xffc48400
Info:MMU: updated fsr=0x107, far=0xffc49400
Info:MMU: updated fsr=0x107, far=0xffc4a400
Info:MMU: updated fsr=0x107, far=0xffc4b400
Info:MMU: updated fsr=0x107, far=0xffc4c400
Info:MMU: updated fsr=0x107, far=0xffc4d400
Info:MMU: updated fsr=0x107, far=0xffc4e400
Info:MMU: updated fsr=0x107, far=0xffc4f400
Info:MMU: updated fsr=0x107, far=0xffc50400
Info:MMU: updated fsr=0x107, far=0xffc51400
Info:MMU: updated fsr=0x107, far=0xffc52400
Info:MMU: updated fsr=0x107, far=0xffc53400
Info:MMU: updated fsr=0x107, far=0xffc54400
Info:MMU: updated fsr=0x107, far=0xffc55400
Info:MMU: updated fsr=0x107, far=0xffc56400
Info:MMU: updated fsr=0x107, far=0xffc57400
Info:MMU: updated fsr=0x107, far=0xffc58400
Info:MMU: updated fsr=0x107, far=0xffc59400
Info:MMU: updated fsr=0x107, far=0xffc5a400
Info:MMU: updated fsr=0x107, far=0xffc5b400
Info:MMU: updated fsr=0x107, far=0xffc5c400
Info:MMU: updated fsr=0x107, far=0xffc5d400
Info:MMU: updated fsr=0x107, far=0xffc5e400
Info:MMU: updated fsr=0x107, far=0xffc5f400
Info:MMU: updated fsr=0x107, far=0xffc60400
Info:MMU: updated fsr=0x107, far=0xffc61400
Info:MMU: updated fsr=0x107, far=0xffc62400
Info:MMU: updated fsr=0x107, far=0xffc63400
Info:MMU: updated fsr=0x107, far=0xffc64400
Info:MMU: updated fsr=0x107, far=0xffc65400
Info:MMU: updated fsr=0x107, far=0xffc66400
Info:MMU: updated fsr=0x107, far=0xffc67400
Info:MMU: updated fsr=0x107, far=0xffc68400
Info:MMU: updated fsr=0x107, far=0xffc69400
Info:MMU: updated fsr=0x107, far=0xffc6a400
Info:MMU: updated fsr=0x107, far=0xffc6b400
Info:MMU: updated fsr=0x107, far=0xffc6c400
Info:MMU: updated fsr=0x107, far=0xffc6d400
Info:MMU: updated fsr=0x107, far=0xffc6e400
Info:MMU: updated fsr=0x107, far=0xffc6f400
Info:MMU: updated fsr=0x107, far=0xffc70400
Info:MMU: updated fsr=0x107, far=0xffc71400
Info:MMU: updated fsr=0x107, far=0xffc72400
Info:MMU: updated fsr=0x107, far=0xffc73400
Info:MMU: updated fsr=0x107, far=0xffc74400
Info:MMU: updated fsr=0x107, far=0xffc75400
Info:MMU: updated fsr=0x107, far=0xffc76400
Info:MMU: updated fsr=0x107, far=0xffc77400
Info:MMU: updated fsr=0x107, far=0xffc78400
Info:MMU: updated fsr=0x107, far=0xffc79400
Info:MMU: updated fsr=0x107, far=0xffc7a400
Info:MMU: updated fsr=0x107, far=0xffc7b400
Info:MMU: updated fsr=0x107, far=0xffc7c400
Info:MMU: updated fsr=0x107, far=0xffc7d400
Info:MMU: updated fsr=0x107, far=0xffc7e400
Info:MMU: updated fsr=0x107, far=0xffc7f400
Info:MMU: updated fsr=0x107, far=0xffc80400
Info:MMU: updated fsr=0x107, far=0xffc81400
Info:MMU: updated fsr=0x107, far=0xffc82400
Info:MMU: updated fsr=0x107, far=0xffc83400
Info:MMU: updated fsr=0x107, far=0xffc84400
Info:MMU: updated fsr=0x107, far=0xffc85400
Info:MMU: updated fsr=0x107, far=0xffc86400
Info:MMU: updated fsr=0x107, far=0xffc87400
Info:MMU: updated fsr=0x107, far=0xffc88400
Info:MMU: updated fsr=0x107, far=0xffc89400
Info:MMU: updated fsr=0x107, far=0xffc8a400
Info:MMU: updated fsr=0x107, far=0xffc8b400
Info:MMU: updated fsr=0x107, far=0xffc8c400
Info:MMU: updated fsr=0x107, far=0xffc8d400
Info:MMU: updated fsr=0x107, far=0xffc8e400
Info:MMU: updated fsr=0x107, far=0xffc8f400
Info:MMU: updated fsr=0x107, far=0xffc90400
Info:MMU: updated fsr=0x107, far=0xffc91400
Info:MMU: updated fsr=0x107, far=0xffc92400
Info:MMU: updated fsr=0x107, far=0xffc93400
Info:MMU: updated fsr=0x107, far=0xffc94400
Info:MMU: updated fsr=0x107, far=0xffc95400
Info:MMU: updated fsr=0x107, far=0xffc96400
Info:MMU: updated fsr=0x107, far=0xffc97400
Info:MMU: updated fsr=0x107, far=0xffc98400
Info:MMU: updated fsr=0x107, far=0xffc99400
Info:MMU: updated fsr=0x107, far=0xffc9a400
Info:MMU: updated fsr=0x107, far=0xffc9b400
Info:MMU: updated fsr=0x107, far=0xffc9c400
Info:MMU: updated fsr=0x107, far=0xffc9d400
Info:MMU: updated fsr=0x107, far=0xffc9e400
Info:MMU: updated fsr=0x107, far=0xffc9f400
Info:MMU: updated fsr=0x107, far=0xffca0400
Info:MMU: updated fsr=0x107, far=0xffca1400
Info:MMU: updated fsr=0x107, far=0xffca2400
Info:MMU: updated fsr=0x107, far=0xffca3400
Info:MMU: updated fsr=0x107, far=0xffca4400
Info:MMU: updated fsr=0x107, far=0xffca5400
Info:MMU: updated fsr=0x107, far=0xffca6400
Info:MMU: updated fsr=0x107, far=0xffca7400
Info:MMU: updated fsr=0x107, far=0xffca8400
Info:MMU: updated fsr=0x107, far=0xffca9400
Info:MMU: updated fsr=0x107, far=0xffcaa400
Info:MMU: updated fsr=0x107, far=0xffcab400
Info:MMU: updated fsr=0x107, far=0xffcac400
Info:MMU: updated fsr=0x107, far=0xffcad400
Info:MMU: updated fsr=0x107, far=0xffcae400
Info:MMU: updated fsr=0x107, far=0xffcaf400
Info:MMU: updated fsr=0x107, far=0xffcb0400
Info:MMU: updated fsr=0x107, far=0xffcb1400
Info:MMU: updated fsr=0x107, far=0xffcb2400
Info:MMU: updated fsr=0x107, far=0xffcb3400
Info:MMU: updated fsr=0x107, far=0xffcb4400
Info:MMU: updated fsr=0x107, far=0xffcb5400
Info:MMU: updated fsr=0x107, far=0xffcb6400
Info:MMU: updated fsr=0x107, far=0xffcb7400
Info:MMU: updated fsr=0x107, far=0xffcb8400
Info:MMU: updated fsr=0x107, far=0xffcb9400
Info:MMU: updated fsr=0x107, far=0xffcba400
Info:MMU: updated fsr=0x107, far=0xffcbb400
Info:MMU: updated fsr=0x107, far=0xffcbc400
Info:MMU: updated fsr=0x107, far=0xffcbd400
Info:MMU: updated fsr=0x107, far=0xffcbe400
Info:MMU: updated fsr=0x107, far=0xffcbf400
Info:MMU: updated fsr=0x107, far=0xffcc0400
Info:MMU: updated fsr=0x107, far=0xffcc1400
Info:MMU: updated fsr=0x107, far=0xffcc2400
Info:MMU: updated fsr=0x107, far=0xffcc3400
Info:MMU: updated fsr=0x107, far=0xffcc4400
Info:MMU: updated fsr=0x107, far=0xffcc5400
Info:MMU: updated fsr=0x107, far=0xffcc6400
Info:MMU: updated fsr=0x107, far=0xffcc7400
Info:MMU: updated fsr=0x107, far=0xffcc8400
Info:MMU: updated fsr=0x107, far=0xffcc9400
Info:MMU: updated fsr=0x107, far=0xffcca400
Info:MMU: updated fsr=0x107, far=0xffccb400
Info:MMU: updated fsr=0x107, far=0xffccc400
Info:MMU: updated fsr=0x107, far=0xffccd400
Info:MMU: updated fsr=0x107, far=0xffcce400
Info:MMU: updated fsr=0x107, far=0xffccf400
Info:MMU: updated fsr=0x107, far=0xffcd0400
Info:MMU: updated fsr=0x107, far=0xffcd1400
Info:MMU: updated fsr=0x107, far=0xffcd2400
Info:MMU: updated fsr=0x107, far=0xffcd3400
Info:MMU: updated fsr=0x107, far=0xffcd4400
Info:MMU: updated fsr=0x107, far=0xffcd5400
Info:MMU: updated fsr=0x107, far=0xffcd6400
Info:MMU: updated fsr=0x107, far=0xffcd7400
Info:MMU: updated fsr=0x107, far=0xffcd8400
Info:MMU: updated fsr=0x107, far=0xffcd9400
Info:MMU: updated fsr=0x107, far=0xffcda400
Info:MMU: updated fsr=0x107, far=0xffcdb400
Info:MMU: updated fsr=0x107, far=0xffcdc400
Info:MMU: updated fsr=0x107, far=0xffcdd400
Info:MMU: updated fsr=0x107, far=0xffcde400
Info:MMU: updated fsr=0x107, far=0xffcdf400
Info:MMU: updated fsr=0x107, far=0xffce0400
Info:MMU: updated fsr=0x107, far=0xffce1400
Info:MMU: updated fsr=0x107, far=0xffce2400
Info:MMU: updated fsr=0x107, far=0xffce3400
Info:MMU: updated fsr=0x107, far=0xffce4400
Info:MMU: updated fsr=0x107, far=0xffce5400
Info:MMU: updated fsr=0x107, far=0xffce6400
Info:MMU: updated fsr=0x107, far=0xffce7400
Info:MMU: updated fsr=0x107, far=0xffce8400
Info:MMU: updated fsr=0x107, far=0xffce9400
Info:MMU: updated fsr=0x107, far=0xffcea400
Info:MMU: updated fsr=0x107, far=0xffceb400
Info:MMU: updated fsr=0x107, far=0xffcec400
Info:MMU: updated fsr=0x107, far=0xffced400
Info:MMU: updated fsr=0x107, far=0xffcee400
Info:MMU: updated fsr=0x107, far=0xffcef400
Info:MMU: updated fsr=0x107, far=0xffcf0400
Info:MMU: updated fsr=0x107, far=0xffcf1400
Info:MMU: updated fsr=0x107, far=0xffcf2400
Info:MMU: updated fsr=0x107, far=0xffcf3400
Info:MMU: updated fsr=0x107, far=0xffcf4400
Info:MMU: updated fsr=0x107, far=0xffcf5400
Info:MMU: updated fsr=0x107, far=0xffcf6400
Info:MMU: updated fsr=0x107, far=0xffcf7400
Info:MMU: updated fsr=0x107, far=0xffcf8400
Info:MMU: updated fsr=0x107, far=0xffcf9400
Info:MMU: updated fsr=0x107, far=0xffcfa400
Info:MMU: updated fsr=0x107, far=0xffcfb400
Info:MMU: updated fsr=0x107, far=0xffcfc400
Info:MMU: updated fsr=0x107, far=0xffcfd400
Info:MMU: updated fsr=0x107, far=0xffcfe400
Info:MMU: updated fsr=0x107, far=0xffcff400
Info:MMU: updated fsr=0x107, far=0xffd00400
Info:MMU: updated fsr=0x107, far=0xffd01400
Info:MMU: updated fsr=0x107, far=0xffd02400
Info:MMU: updated fsr=0x107, far=0xffd03400
Info:MMU: updated fsr=0x107, far=0xffd04400
Info:MMU: updated fsr=0x107, far=0xffd05400
Info:MMU: updated fsr=0x107, far=0xffd06400
Info:MMU: updated fsr=0x107, far=0xffd07400
Info:MMU: updated fsr=0x107, far=0xffd08400
Info:MMU: updated fsr=0x107, far=0xffd09400
Info:MMU: updated fsr=0x107, far=0xffd0a400
Info:MMU: updated fsr=0x107, far=0xffd0b400
Info:MMU: updated fsr=0x107, far=0xffd0c400
Info:MMU: updated fsr=0x107, far=0xffd0d400
Info:MMU: updated fsr=0x107, far=0xffd0e400
Info:MMU: updated fsr=0x107, far=0xffd0f400
Info:MMU: updated fsr=0x107, far=0xffd10400
Info:MMU: updated fsr=0x107, far=0xffd11400
Info:MMU: updated fsr=0x107, far=0xffd12400
Info:MMU: updated fsr=0x107, far=0xffd13400
Info:MMU: updated fsr=0x107, far=0xffd14400
Info:MMU: updated fsr=0x107, far=0xffd15400
Info:MMU: updated fsr=0x107, far=0xffd16400
Info:MMU: updated fsr=0x107, far=0xffd17400
Info:MMU: updated fsr=0x107, far=0xffd18400
Info:MMU: updated fsr=0x107, far=0xffd19400
Info:MMU: updated fsr=0x107, far=0xffd1a400
Info:MMU: updated fsr=0x107, far=0xffd1b400
Info:MMU: updated fsr=0x107, far=0xffd1c400
Info:MMU: updated fsr=0x107, far=0xffd1d400
Info:MMU: updated fsr=0x107, far=0xffd1e400
Info:MMU: updated fsr=0x107, far=0xffd1f400
Info:MMU: updated fsr=0x107, far=0xffd20400
Info:MMU: updated fsr=0x107, far=0xffd21400
Info:MMU: updated fsr=0x107, far=0xffd22400
Info:MMU: updated fsr=0x107, far=0xffd23400
Info:MMU: updated fsr=0x107, far=0xffd24400
Info:MMU: updated fsr=0x107, far=0xffd25400
Info:MMU: updated fsr=0x107, far=0xffd26400
Info:MMU: updated fsr=0x107, far=0xffd27400
Info:MMU: updated fsr=0x107, far=0xffd28400
Info:MMU: updated fsr=0x107, far=0xffd29400
Info:MMU: updated fsr=0x107, far=0xffd2a400
Info:MMU: updated fsr=0x107, far=0xffd2b400
Info:MMU: updated fsr=0x107, far=0xffd2c400
Info:MMU: updated fsr=0x107, far=0xffd2d400
Info:MMU: updated fsr=0x107, far=0xffd2e400
Info:MMU: updated fsr=0x107, far=0xffd2f400
Info:MMU: updated fsr=0x107, far=0xffd30400
Info:MMU: updated fsr=0x107, far=0xffd31400
Info:MMU: updated fsr=0x107, far=0xffd32400
Info:MMU: updated fsr=0x107, far=0xffd33400
Info:MMU: updated fsr=0x107, far=0xffd34400
Info:MMU: updated fsr=0x107, far=0xffd35400
Info:MMU: updated fsr=0x107, far=0xffd36400
Info:MMU: updated fsr=0x107, far=0xffd37400
Info:MMU: updated fsr=0x107, far=0xffd38400
Info:MMU: updated fsr=0x107, far=0xffd39400
Info:MMU: updated fsr=0x107, far=0xffd3a400
Info:MMU: updated fsr=0x107, far=0xffd3b400
Info:MMU: updated fsr=0x107, far=0xffd3c400
Info:MMU: updated fsr=0x107, far=0xffd3d400
Info:MMU: updated fsr=0x107, far=0xffd3e400
Info:MMU: updated fsr=0x107, far=0xffd3f400
Info:MMU: updated fsr=0x107, far=0xffd40400
Info:MMU: updated fsr=0x107, far=0xffd41400
Info:MMU: updated fsr=0x107, far=0xffd42400
Info:MMU: updated fsr=0x107, far=0xffd43400
Info:MMU: updated fsr=0x107, far=0xffd44400
Info:MMU: updated fsr=0x107, far=0xffd45400
Info:MMU: updated fsr=0x107, far=0xffd46400
Info:MMU: updated fsr=0x107, far=0xffd47400
Info:MMU: updated fsr=0x107, far=0xffd48400
Info:MMU: updated fsr=0x107, far=0xffd49400
Info:MMU: updated fsr=0x107, far=0xffd4a400
Info:MMU: updated fsr=0x107, far=0xffd4b400
Info:MMU: updated fsr=0x107, far=0xffd4c400
Info:MMU: updated fsr=0x107, far=0xffd4d400
Info:MMU: updated fsr=0x107, far=0xffd4e400
Info:MMU: updated fsr=0x107, far=0xffd4f400
Info:MMU: updated fsr=0x107, far=0xffd50400
Info:MMU: updated fsr=0x107, far=0xffd51400
Info:MMU: updated fsr=0x107, far=0xffd52400
Info:MMU: updated fsr=0x107, far=0xffd53400
Info:MMU: updated fsr=0x107, far=0xffd54400
Info:MMU: updated fsr=0x107, far=0xffd55400
Info:MMU: updated fsr=0x107, far=0xffd56400
Info:MMU: updated fsr=0x107, far=0xffd57400
Info:MMU: updated fsr=0x107, far=0xffd58400
Info:MMU: updated fsr=0x107, far=0xffd59400
Info:MMU: updated fsr=0x107, far=0xffd5a400
Info:MMU: updated fsr=0x107, far=0xffd5b400
Info:MMU: updated fsr=0x107, far=0xffd5c400
Info:MMU: updated fsr=0x107, far=0xffd5d400
Info:MMU: updated fsr=0x107, far=0xffd5e400
Info:MMU: updated fsr=0x107, far=0xffd5f400
Info:MMU: updated fsr=0x107, far=0xffd60400
Info:MMU: updated fsr=0x107, far=0xffd61400
Info:MMU: updated fsr=0x107, far=0xffd62400
Info:MMU: updated fsr=0x107, far=0xffd63400
Info:MMU: updated fsr=0x107, far=0xffd64400
Info:MMU: updated fsr=0x107, far=0xffd65400
Info:MMU: updated fsr=0x107, far=0xffd66400
Info:MMU: updated fsr=0x107, far=0xffd67400
Info:MMU: updated fsr=0x107, far=0xffd68400
Info:MMU: updated fsr=0x107, far=0xffd69400
Info:MMU: updated fsr=0x107, far=0xffd6a400
Info:MMU: updated fsr=0x107, far=0xffd6b400
Info:MMU: updated fsr=0x107, far=0xffd6c400
Info:MMU: updated fsr=0x107, far=0xffd6d400
Info:MMU: updated fsr=0x107, far=0xffd6e400
Info:MMU: updated fsr=0x107, far=0xffd6f400
Info:MMU: updated fsr=0x107, far=0xffd70400
Info:MMU: updated fsr=0x107, far=0xffd71400
Info:MMU: updated fsr=0x107, far=0xffd72400
Info:MMU: updated fsr=0x107, far=0xffd73400
Info:MMU: updated fsr=0x107, far=0xffd74400
Info:MMU: updated fsr=0x107, far=0xffd75400
Info:MMU: updated fsr=0x107, far=0xffd76400
Info:MMU: updated fsr=0x107, far=0xffd77400
Info:MMU: updated fsr=0x107, far=0xffd78400
Info:MMU: updated fsr=0x107, far=0xffd79400
Info:MMU: updated fsr=0x107, far=0xffd7a400
Info:MMU: updated fsr=0x107, far=0xffd7b400
Info:MMU: updated fsr=0x107, far=0xffd7c400
Info:MMU: updated fsr=0x107, far=0xffd7d400
Info:MMU: updated fsr=0x107, far=0xffd7e400
Info:MMU: updated fsr=0x107, far=0xffd7f400
Info:MMU: updated fsr=0x107, far=0xffd80400
Info:MMU: updated fsr=0x107, far=0xffd81400
Info:MMU: updated fsr=0x107, far=0xffd82400
Info:MMU: updated fsr=0x107, far=0xffd83400
Info:MMU: updated fsr=0x107, far=0xffd84400
Info:MMU: updated fsr=0x107, far=0xffd85400
Info:MMU: updated fsr=0x107, far=0xffd86400
Info:MMU: updated fsr=0x107, far=0xffd87400
Info:MMU: updated fsr=0x107, far=0xffd88400
Info:MMU: updated fsr=0x107, far=0xffd89400
Info:MMU: updated fsr=0x107, far=0xffd8a400
Info:MMU: updated fsr=0x107, far=0xffd8b400
Info:MMU: updated fsr=0x107, far=0xffd8c400
Info:MMU: updated fsr=0x107, far=0xffd8d400
Info:MMU: updated fsr=0x107, far=0xffd8e400
Info:MMU: updated fsr=0x107, far=0xffd8f400
Info:MMU: updated fsr=0x107, far=0xffd90400
Info:MMU: updated fsr=0x107, far=0xffd91400
Info:MMU: updated fsr=0x107, far=0xffd92400
Info:MMU: updated fsr=0x107, far=0xffd93400
Info:MMU: updated fsr=0x107, far=0xffd94400
Info:MMU: updated fsr=0x107, far=0xffd95400
Info:MMU: updated fsr=0x107, far=0xffd96400
Info:MMU: updated fsr=0x107, far=0xffd97400
Info:MMU: updated fsr=0x107, far=0xffd98400
Info:MMU: updated fsr=0x107, far=0xffd99400
Info:MMU: updated fsr=0x107, far=0xffd9a400
Info:MMU: updated fsr=0x107, far=0xffd9b400
Info:MMU: updated fsr=0x107, far=0xffd9c400
Info:MMU: updated fsr=0x107, far=0xffd9d400
Info:MMU: updated fsr=0x107, far=0xffd9e400
Info:MMU: updated fsr=0x107, far=0xffd9f400
Info:MMU: updated fsr=0x107, far=0xffda0400
Info:MMU: updated fsr=0x107, far=0xffda1400
Info:MMU: updated fsr=0x107, far=0xffda2400
Info:MMU: updated fsr=0x107, far=0xffda3400
Info:MMU: updated fsr=0x107, far=0xffda4400
Info:MMU: updated fsr=0x107, far=0xffda5400
Info:MMU: updated fsr=0x107, far=0xffda6400
Info:MMU: updated fsr=0x107, far=0xffda7400
Info:MMU: updated fsr=0x107, far=0xffda8400
Info:MMU: updated fsr=0x107, far=0xffda9400
Info:MMU: updated fsr=0x107, far=0xffdaa400
Info:MMU: updated fsr=0x107, far=0xffdab400
Info:MMU: updated fsr=0x107, far=0xffdac400
Info:MMU: updated fsr=0x107, far=0xffdad400
Info:MMU: updated fsr=0x107, far=0xffdae400
Info:MMU: updated fsr=0x107, far=0xffdaf400
Info:MMU: updated fsr=0x107, far=0xffdb0400
Info:MMU: updated fsr=0x107, far=0xffdb1400
Info:MMU: updated fsr=0x107, far=0xffdb2400
Info:MMU: updated fsr=0x107, far=0xffdb3400
Info:MMU: updated fsr=0x107, far=0xffdb4400
Info:MMU: updated fsr=0x107, far=0xffdb5400
Info:MMU: updated fsr=0x107, far=0xffdb6400
Info:MMU: updated fsr=0x107, far=0xffdb7400
Info:MMU: updated fsr=0x107, far=0xffdb8400
Info:MMU: updated fsr=0x107, far=0xffdb9400
Info:MMU: updated fsr=0x107, far=0xffdba400
Info:MMU: updated fsr=0x107, far=0xffdbb400
Info:MMU: updated fsr=0x107, far=0xffdbc400
Info:MMU: updated fsr=0x107, far=0xffdbd400
Info:MMU: updated fsr=0x107, far=0xffdbe400
Info:MMU: updated fsr=0x107, far=0xffdbf400
Info:MMU: updated fsr=0x107, far=0xffdc0400
Info:MMU: updated fsr=0x107, far=0xffdc1400
Info:MMU: updated fsr=0x107, far=0xffdc2400
Info:MMU: updated fsr=0x107, far=0xffdc3400
Info:MMU: updated fsr=0x107, far=0xffdc4400
Info:MMU: updated fsr=0x107, far=0xffdc5400
Info:MMU: updated fsr=0x107, far=0xffdc6400
Info:MMU: updated fsr=0x107, far=0xffdc7400
Info:MMU: updated fsr=0x107, far=0xffdc8400
Info:MMU: updated fsr=0x107, far=0xffdc9400
Info:MMU: updated fsr=0x107, far=0xffdca400
Info:MMU: updated fsr=0x107, far=0xffdcb400
Info:MMU: updated fsr=0x107, far=0xffdcc400
Info:MMU: updated fsr=0x107, far=0xffdcd400
Info:MMU: updated fsr=0x107, far=0xffdce400
Info:MMU: updated fsr=0x107, far=0xffdcf400
Info:MMU: updated fsr=0x107, far=0xffdd0400
Info:MMU: updated fsr=0x107, far=0xffdd1400
Info:MMU: updated fsr=0x107, far=0xffdd2400
Info:MMU: updated fsr=0x107, far=0xffdd3400
Info:MMU: updated fsr=0x107, far=0xffdd4400
Info:MMU: updated fsr=0x107, far=0xffdd5400
Info:MMU: updated fsr=0x107, far=0xffdd6400
Info:MMU: updated fsr=0x107, far=0xffdd7400
Info:MMU: updated fsr=0x107, far=0xffdd8400
Info:MMU: updated fsr=0x107, far=0xffdd9400
Info:MMU: updated fsr=0x107, far=0xffdda400
Info:MMU: updated fsr=0x107, far=0xffddb400
Info:MMU: updated fsr=0x107, far=0xffddc400
Info:MMU: updated fsr=0x107, far=0xffddd400
Info:MMU: updated fsr=0x107, far=0xffdde400
Info:MMU: updated fsr=0x107, far=0xffddf400
Info:MMU: updated fsr=0x107, far=0xffde0400
Info:MMU: updated fsr=0x107, far=0xffde1400
Info:MMU: updated fsr=0x107, far=0xffde2400
Info:MMU: updated fsr=0x107, far=0xffde3400
Info:MMU: updated fsr=0x107, far=0xffde4400
Info:MMU: updated fsr=0x107, far=0xffde5400
Info:MMU: updated fsr=0x107, far=0xffde6400
Info:MMU: updated fsr=0x107, far=0xffde7400
Info:MMU: updated fsr=0x107, far=0xffde8400
Info:MMU: updated fsr=0x107, far=0xffde9400
Info:MMU: updated fsr=0x107, far=0xffdea400
Info:MMU: updated fsr=0x107, far=0xffdeb400
Info:MMU: updated fsr=0x107, far=0xffdec400
Info:MMU: updated fsr=0x107, far=0xffded400
Info:MMU: updated fsr=0x107, far=0xffdee400
Info:MMU: updated fsr=0x107, far=0xffdef400
Info:MMU: updated fsr=0x107, far=0xffdf0400
Info:MMU: updated fsr=0x107, far=0xffdf1400
Info:MMU: updated fsr=0x107, far=0xffdf2400
Info:MMU: updated fsr=0x107, far=0xffdf3400
Info:MMU: updated fsr=0x107, far=0xffdf4400
Info:MMU: updated fsr=0x107, far=0xffdf5400
Info:MMU: updated fsr=0x107, far=0xffdf6400
Info:MMU: updated fsr=0x107, far=0xffdf7400
Info:MMU: updated fsr=0x107, far=0xffdf8400
Info:MMU: updated fsr=0x107, far=0xffdf9400
Info:MMU: updated fsr=0x107, far=0xffdfa400
Info:MMU: updated fsr=0x107, far=0xffdfb400
Info:MMU: updated fsr=0x107, far=0xffdfc400
Info:MMU: updated fsr=0x107, far=0xffdfd400
Info:MMU: updated fsr=0x107, far=0xffdfe400
Info:MMU: updated fsr=0x107, far=0xffdff400
Info:MMU: updated fsr=0x107, far=0xffe00400
Info:MMU: updated fsr=0x107, far=0xffe01400
Info:MMU: updated fsr=0x107, far=0xffe02400
Info:MMU: updated fsr=0x107, far=0xffe03400
Info:MMU: updated fsr=0x107, far=0xffe04400
Info:MMU: updated fsr=0x107, far=0xffe05400
Info:MMU: updated fsr=0x107, far=0xffe06400
Info:MMU: updated fsr=0x107, far=0xffe07400
Info:MMU: updated fsr=0x107, far=0xffe08400
Info:MMU: updated fsr=0x107, far=0xffe09400
Info:MMU: updated fsr=0x107, far=0xffe0a400
Info:MMU: updated fsr=0x107, far=0xffe0b400
Info:MMU: updated fsr=0x107, far=0xffe0c400
Info:MMU: updated fsr=0x107, far=0xffe0d400
Info:MMU: updated fsr=0x107, far=0xffe0e400
Info:MMU: updated fsr=0x107, far=0xffe0f400
Info:MMU: updated fsr=0x107, far=0xffe10400
Info:MMU: updated fsr=0x107, far=0xffe11400
Info:MMU: updated fsr=0x107, far=0xffe12400
Info:MMU: updated fsr=0x107, far=0xffe13400
Info:MMU: updated fsr=0x107, far=0xffe14400
Info:MMU: updated fsr=0x107, far=0xffe15400
Info:MMU: updated fsr=0x107, far=0xffe16400
Info:MMU: updated fsr=0x107, far=0xffe17400
Info:MMU: updated fsr=0x107, far=0xffe18400
Info:MMU: updated fsr=0x107, far=0xffe19400
Info:MMU: updated fsr=0x107, far=0xffe1a400
Info:MMU: updated fsr=0x107, far=0xffe1b400
Info:MMU: updated fsr=0x107, far=0xffe1c400
Info:MMU: updated fsr=0x107, far=0xffe1d400
Info:MMU: updated fsr=0x107, far=0xffe1e400
Info:MMU: updated fsr=0x107, far=0xffe1f400
Info:MMU: updated fsr=0x107, far=0xffe20400
Info:MMU: updated fsr=0x107, far=0xffe21400
Info:MMU: updated fsr=0x107, far=0xffe22400
Info:MMU: updated fsr=0x107, far=0xffe23400
Info:MMU: updated fsr=0x107, far=0xffe24400
Info:MMU: updated fsr=0x107, far=0xffe25400
Info:MMU: updated fsr=0x107, far=0xffe26400
Info:MMU: updated fsr=0x107, far=0xffe27400
Info:MMU: updated fsr=0x107, far=0xffe28400
Info:MMU: updated fsr=0x107, far=0xffe29400
Info:MMU: updated fsr=0x107, far=0xffe2a400
Info:MMU: updated fsr=0x107, far=0xffe2b400
Info:MMU: updated fsr=0x107, far=0xffe2c400
Info:MMU: updated fsr=0x107, far=0xffe2d400
Info:MMU: updated fsr=0x107, far=0xffe2e400
Info:MMU: updated fsr=0x107, far=0xffe2f400
Info:MMU: updated fsr=0x107, far=0xffe30400
Info:MMU: updated fsr=0x107, far=0xffe31400
Info:MMU: updated fsr=0x107, far=0xffe32400
Info:MMU: updated fsr=0x107, far=0xffe33400
Info:MMU: updated fsr=0x107, far=0xffe34400
Info:MMU: updated fsr=0x107, far=0xffe35400
Info:MMU: updated fsr=0x107, far=0xffe36400
Info:MMU: updated fsr=0x107, far=0xffe37400
Info:MMU: updated fsr=0x107, far=0xffe38400
Info:MMU: updated fsr=0x107, far=0xffe39400
Info:MMU: updated fsr=0x107, far=0xffe3a400
Info:MMU: updated fsr=0x107, far=0xffe3b400
Info:MMU: updated fsr=0x107, far=0xffe3c400
Info:MMU: updated fsr=0x107, far=0xffe3d400
Info:MMU: updated fsr=0x107, far=0xffe3e400
Info:MMU: updated fsr=0x107, far=0xffe3f400
Info:MMU: updated fsr=0x107, far=0xffe40400
Info:MMU: updated fsr=0x107, far=0xffe41400
Info:MMU: updated fsr=0x107, far=0xffe42400
Info:MMU: updated fsr=0x107, far=0xffe43400
Info:MMU: updated fsr=0x107, far=0xffe44400
Info:MMU: updated fsr=0x107, far=0xffe45400
Info:MMU: updated fsr=0x107, far=0xffe46400
Info:MMU: updated fsr=0x107, far=0xffe47400
Info:MMU: updated fsr=0x107, far=0xffe48400
Info:MMU: updated fsr=0x107, far=0xffe49400
Info:MMU: updated fsr=0x107, far=0xffe4a400
Info:MMU: updated fsr=0x107, far=0xffe4b400
Info:MMU: updated fsr=0x107, far=0xffe4c400
Info:MMU: updated fsr=0x107, far=0xffe4d400
Info:MMU: updated fsr=0x107, far=0xffe4e400
Info:MMU: updated fsr=0x107, far=0xffe4f400
Info:MMU: updated fsr=0x107, far=0xffe50400
Info:MMU: updated fsr=0x107, far=0xffe51400
Info:MMU: updated fsr=0x107, far=0xffe52400
Info:MMU: updated fsr=0x107, far=0xffe53400
Info:MMU: updated fsr=0x107, far=0xffe54400
Info:MMU: updated fsr=0x107, far=0xffe55400
Info:MMU: updated fsr=0x107, far=0xffe56400
Info:MMU: updated fsr=0x107, far=0xffe57400
Info:MMU: updated fsr=0x107, far=0xffe58400
Info:MMU: updated fsr=0x107, far=0xffe59400
Info:MMU: updated fsr=0x107, far=0xffe5a400
Info:MMU: updated fsr=0x107, far=0xffe5b400
Info:MMU: updated fsr=0x107, far=0xffe5c400
Info:MMU: updated fsr=0x107, far=0xffe5d400
Info:MMU: updated fsr=0x107, far=0xffe5e400
Info:MMU: updated fsr=0x107, far=0xffe5f400
Info:MMU: updated fsr=0x107, far=0xffe60400
Info:MMU: updated fsr=0x107, far=0xffe61400
Info:MMU: updated fsr=0x107, far=0xffe62400
Info:MMU: updated fsr=0x107, far=0xffe63400
Info:MMU: updated fsr=0x107, far=0xffe64400
Info:MMU: updated fsr=0x107, far=0xffe65400
Info:MMU: updated fsr=0x107, far=0xffe66400
Info:MMU: updated fsr=0x107, far=0xffe67400
Info:MMU: updated fsr=0x107, far=0xffe68400
Info:MMU: updated fsr=0x107, far=0xffe69400
Info:MMU: updated fsr=0x107, far=0xffe6a400
Info:MMU: updated fsr=0x107, far=0xffe6b400
Info:MMU: updated fsr=0x107, far=0xffe6c400
Info:MMU: updated fsr=0x107, far=0xffe6d400
Info:MMU: updated fsr=0x107, far=0xffe6e400
Info:MMU: updated fsr=0x107, far=0xffe6f400
Info:MMU: updated fsr=0x107, far=0xffe70400
Info:MMU: updated fsr=0x107, far=0xffe71400
Info:MMU: updated fsr=0x107, far=0xffe72400
Info:MMU: updated fsr=0x107, far=0xffe73400
Info:MMU: updated fsr=0x107, far=0xffe74400
Info:MMU: updated fsr=0x107, far=0xffe75400
Info:MMU: updated fsr=0x107, far=0xffe76400
Info:MMU: updated fsr=0x107, far=0xffe77400
Info:MMU: updated fsr=0x107, far=0xffe78400
Info:MMU: updated fsr=0x107, far=0xffe79400
Info:MMU: updated fsr=0x107, far=0xffe7a400
Info:MMU: updated fsr=0x107, far=0xffe7b400
Info:MMU: updated fsr=0x107, far=0xffe7c400
Info:MMU: updated fsr=0x107, far=0xffe7d400
Info:MMU: updated fsr=0x107, far=0xffe7e400
Info:MMU: updated fsr=0x107, far=0xffe7f400
Info:MMU: updated fsr=0x107, far=0xffe80400
Info:MMU: updated fsr=0x107, far=0xffe81400
Info:MMU: updated fsr=0x107, far=0xffe82400
Info:MMU: updated fsr=0x107, far=0xffe83400
Info:MMU: updated fsr=0x107, far=0xffe84400
Info:MMU: updated fsr=0x107, far=0xffe85400
Info:MMU: updated fsr=0x107, far=0xffe86400
Info:MMU: updated fsr=0x107, far=0xffe87400
Info:MMU: updated fsr=0x107, far=0xffe88400
Info:MMU: updated fsr=0x107, far=0xffe89400
Info:MMU: updated fsr=0x107, far=0xffe8a400
Info:MMU: updated fsr=0x107, far=0xffe8b400
Info:MMU: updated fsr=0x107, far=0xffe8c400
Info:MMU: updated fsr=0x107, far=0xffe8d400
Info:MMU: updated fsr=0x107, far=0xffe8e400
Info:MMU: updated fsr=0x107, far=0xffe8f400
Info:MMU: updated fsr=0x107, far=0xffe90400
Info:MMU: updated fsr=0x107, far=0xffe91400
Info:MMU: updated fsr=0x107, far=0xffe92400
Info:MMU: updated fsr=0x107, far=0xffe93400
Info:MMU: updated fsr=0x107, far=0xffe94400
Info:MMU: updated fsr=0x107, far=0xffe95400
Info:MMU: updated fsr=0x107, far=0xffe96400
Info:MMU: updated fsr=0x107, far=0xffe97400
Info:MMU: updated fsr=0x107, far=0xffe98400
Info:MMU: updated fsr=0x107, far=0xffe99400
Info:MMU: updated fsr=0x107, far=0xffe9a400
Info:MMU: updated fsr=0x107, far=0xffe9b400
Info:MMU: updated fsr=0x107, far=0xffe9c400
Info:MMU: updated fsr=0x107, far=0xffe9d400
Info:MMU: updated fsr=0x107, far=0xffe9e400
Info:MMU: updated fsr=0x107, far=0xffe9f400
Info:MMU: updated fsr=0x107, far=0xffea0400
Info:MMU: updated fsr=0x107, far=0xffea1400
Info:MMU: updated fsr=0x107, far=0xffea2400
Info:MMU: updated fsr=0x107, far=0xffea3400
Info:MMU: updated fsr=0x107, far=0xffea4400
Info:MMU: updated fsr=0x107, far=0xffea5400
Info:MMU: updated fsr=0x107, far=0xffea6400
Info:MMU: updated fsr=0x107, far=0xffea7400
Info:MMU: updated fsr=0x107, far=0xffea8400
Info:MMU: updated fsr=0x107, far=0xffea9400
Info:MMU: updated fsr=0x107, far=0xffeaa400
Info:MMU: updated fsr=0x107, far=0xffeab400
Info:MMU: updated fsr=0x107, far=0xffeac400
Info:MMU: updated fsr=0x107, far=0xffead400
Info:MMU: updated fsr=0x107, far=0xffeae400
Info:MMU: updated fsr=0x107, far=0xffeaf400
Info:MMU: updated fsr=0x107, far=0xffeb0400
Info:MMU: updated fsr=0x107, far=0xffeb1400
Info:MMU: updated fsr=0x107, far=0xffeb2400
Info:MMU: updated fsr=0x107, far=0xffeb3400
Info:MMU: updated fsr=0x107, far=0xffeb4400
Info:MMU: updated fsr=0x107, far=0xffeb5400
Info:MMU: updated fsr=0x107, far=0xffeb6400
Info:MMU: updated fsr=0x107, far=0xffeb7400
Info:MMU: updated fsr=0x107, far=0xffeb8400
Info:MMU: updated fsr=0x107, far=0xffeb9400
Info:MMU: updated fsr=0x107, far=0xffeba400
Info:MMU: updated fsr=0x107, far=0xffebb400
Info:MMU: updated fsr=0x107, far=0xffebc400
Info:MMU: updated fsr=0x107, far=0xffebd400
Info:MMU: updated fsr=0x107, far=0xffebe400
Info:MMU: updated fsr=0x107, far=0xffebf400
Info:MMU: updated fsr=0x107, far=0xffec0400
Info:MMU: updated fsr=0x107, far=0xffec1400
Info:MMU: updated fsr=0x107, far=0xffec2400
Info:MMU: updated fsr=0x107, far=0xffec3400
Info:MMU: updated fsr=0x107, far=0xffec4400
Info:MMU: updated fsr=0x107, far=0xffec5400
Info:MMU: updated fsr=0x107, far=0xffec6400
Info:MMU: updated fsr=0x107, far=0xffec7400
Info:MMU: updated fsr=0x107, far=0xffec8400
Info:MMU: updated fsr=0x107, far=0xffec9400
Info:MMU: updated fsr=0x107, far=0xffeca400
Info:MMU: updated fsr=0x107, far=0xffecb400
Info:MMU: updated fsr=0x107, far=0xffecc400
Info:MMU: updated fsr=0x107, far=0xffecd400
Info:MMU: updated fsr=0x107, far=0xffece400
Info:MMU: updated fsr=0x107, far=0xffecf400
Info:MMU: updated fsr=0x107, far=0xffed0400
Info:MMU: updated fsr=0x107, far=0xffed1400
Info:MMU: updated fsr=0x107, far=0xffed2400
Info:MMU: updated fsr=0x107, far=0xffed3400
Info:MMU: updated fsr=0x107, far=0xffed4400
Info:MMU: updated fsr=0x107, far=0xffed5400
Info:MMU: updated fsr=0x107, far=0xffed6400
Info:MMU: updated fsr=0x107, far=0xffed7400
Info:MMU: updated fsr=0x107, far=0xffed8400
Info:MMU: updated fsr=0x107, far=0xffed9400
Info:MMU: updated fsr=0x107, far=0xffeda400
Info:MMU: updated fsr=0x107, far=0xffedb400
Info:MMU: updated fsr=0x107, far=0xffedc400
Info:MMU: updated fsr=0x107, far=0xffedd400
Info:MMU: updated fsr=0x107, far=0xffede400
Info:MMU: updated fsr=0x107, far=0xffedf400
Info:MMU: updated fsr=0x107, far=0xffee0400
Info:MMU: updated fsr=0x107, far=0xffee1400
Info:MMU: updated fsr=0x107, far=0xffee2400
Info:MMU: updated fsr=0x107, far=0xffee3400
Info:MMU: updated fsr=0x107, far=0xffee4400
Info:MMU: updated fsr=0x107, far=0xffee5400
Info:MMU: updated fsr=0x107, far=0xffee6400
Info:MMU: updated fsr=0x107, far=0xffee7400
Info:MMU: updated fsr=0x107, far=0xffee8400
Info:MMU: updated fsr=0x107, far=0xffee9400
Info:MMU: updated fsr=0x107, far=0xffeea400
Info:MMU: updated fsr=0x107, far=0xffeeb400
Info:MMU: updated fsr=0x107, far=0xffeec400
Info:MMU: updated fsr=0x107, far=0xffeed400
Info:MMU: updated fsr=0x107, far=0xffeee400
Info:MMU: updated fsr=0x107, far=0xffeef400
Info:MMU: updated fsr=0x107, far=0xffef0400
Info:MMU: updated fsr=0x107, far=0xffef1400
Info:MMU: updated fsr=0x107, far=0xffef2400
Info:MMU: updated fsr=0x107, far=0xffef3400
Info:MMU: updated fsr=0x107, far=0xffef4400
Info:MMU: updated fsr=0x107, far=0xffef5400
Info:MMU: updated fsr=0x107, far=0xffef6400
Info:MMU: updated fsr=0x107, far=0xffef7400
Info:MMU: updated fsr=0x107, far=0xffef8400
Info:MMU: updated fsr=0x107, far=0xffef9400
Info:MMU: updated fsr=0x107, far=0xffefa400
Info:MMU: updated fsr=0x107, far=0xffefb400
Info:MMU: updated fsr=0x107, far=0xffefc400
Info:MMU: updated fsr=0x107, far=0xffefd400
Info:MMU: updated fsr=0x107, far=0xffefe400
Info:MMU: updated fsr=0x107, far=0xffeff400

------map_kernel()----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
------ MMU TLB flushed due to context-table-pointer-write (=24080) ------
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 

------free_area_init_core()
------pgdat_resize_init()
------pgdat_page_cgroup_init()
------zone_spanned_pages_in_node()
------calc_memmap_size()
------mod_zone_page_state()
------set_pageblock_order()
------setup_usemap()
------init_currently_empty_zone()
------memmap_init()
------zone_spanned_pages_in_node()
------calc_memmap_size()
------mod_zone_page_state()
------zone_spanned_pages_in_node()
------calc_memmap_size()
------mod_zone_page_state()
------zone_spanned_pages_in_node()
------calc_memmap_size()
------mod_zone_page_state()
------ entering function in file arch/sparc/mm/init_32.c, line 256 
PROM: Built device tree with 2933 bytes of memory.

------ entering function in file arch/sparc/mm/init_32.c, line 258 

------ entering function in file arch/sparc/mm/init_32.c, line 260 
Booting Linux...
Kernel command line:  debug lpj=10000 loglevel=7 console=ttyS0 

------ entering function in file init/main.c, line 563 at JIFFIES = fffedb08 
 PID hash table entries: 512 (order: -1, 2048 bytes)
Dentry cache hash table entries: 16384 (order: 4, 65536 bytes)
Inode-cache hash table entries: 8192 (order: 3, 32768 bytes)
Sorting __ex_table...
NR_IRQS:64

 Entering time_init()
------Ajit_build_device_irq()
 Timer request_irq() succeeded with irq=1
------ entering function in file init/main.c, line 653 at JIFFIES = fffedb08 

Console: colour dummy device 80x25

AJIT_CONSOLE_WRITE :  console [ttyS0] enabled

 console [ttyS0] enabled

AJIT_CONSOLE_WRITE : bootconsole [earlyprom0] disabled

bootconsole [earlyprom0] disabled

 late_time_init = f01486ac
 Entering late_time_init()
 In clockevents_register_device(dev) dev = f0200120
 (dev->mode != CLOCK_EVT_MODE_UNUSED)= 0
 Entering tick_check_new_device()
------ entering function in file init/main.c, line 689 at JIFFIES = fffedb08 

AJIT_CONSOLE_WRITE : In calibrate_delay()

AJIT_CONSOLE_WRITE : 


AJIT_CONSOLE_WRITE : Calibrating delay loop (skipped) preset value.. 

AJIT_CONSOLE_WRITE : pid_max: default: 4096 minimum: 301


AJIT_CONSOLE_WRITE : Mount-cache hash table entries: 1024 (order: 0, 4096 bytes)


AJIT_CONSOLE_WRITE : Mountpoint-cache hash table entries: 1024 (order: 0, 4096 bytes)


------ entering function in file init/main.c, line 727 at JIFFIES = fffedb13 
 
------ entering function in file init/main.c, line 997 at JIFFIES = fffedb16 
 
------ entering function do_one_initcall(f014883c)
------ entering function do_one_initcall(f014c2c0)
------ entering function do_one_initcall(f014c7b8)
------ entering function do_one_initcall(f0152974)
------ entering function do_one_initcall(f00efb44)
------ entering function in file init/main.c, line 1071 at JIFFIES = fffedb1f 
 
------ entering function in file init/main.c, line 930 

------ entering function in file init/main.c, line 932 

------ entering function in file init/main.c, line 934 

------ entering function in file init/main.c, line 936 

AJIT_CONSOLE_WRITE : devtmpfs: initialized


------ entering function in file init/main.c, line 938 

------ entering function in file init/main.c, line 940 

------ entering function in file init/main.c, line 942 

------ entering function in file init/main.c, line 944 

------ entering function do_initcall_level(0)
------ entering function do_one_initcall(f0152064)
------ entering function do_initcall_level(1)
------ entering function do_one_initcall(f014c7a0)
------ entering function do_one_initcall(f014d0f8)
------ entering function do_one_initcall(f014df88)
------ entering function do_one_initcall(f014fde4)
------ entering function do_one_initcall(f0151ac4)
------ entering function do_one_initcall(f0151ae4)
------ entering function do_one_initcall(f01528d4)
------ entering function do_one_initcall(f01540b4)
------ entering function do_initcall_level(2)
------ entering function do_one_initcall(f0149868)
------ entering function do_one_initcall(f014eeb0)
------ entering function do_one_initcall(f014ef68)
------ entering function do_one_initcall(f015297c)
------ entering function do_one_initcall(f0152e3c)
------ entering function do_initcall_level(3)
------ entering function do_one_initcall(f0147f30)
------ entering function do_initcall_level(4)
------ entering function do_one_initcall(f0147ff0)
------ entering function do_one_initcall(f014ba18)
------ entering function do_one_initcall(f014bcb4)
------ entering function do_one_initcall(f014c680)
------ entering function do_one_initcall(f014cc40)
------ entering function do_one_initcall(f014d6a4)
------ entering function do_one_initcall(f014eef8)
------ entering function do_one_initcall(f0154824)
------ entering function do_one_initcall(f0072130)
------ entering function do_one_initcall(f0072100)
------ entering function do_one_initcall(f015353c)
------ entering function do_one_initcall(f0153f30)
------ entering function do_one_initcall(f015404c)
------ entering function do_initcall_level(5)
------ entering function do_one_initcall(f0148694)
------ entering function do_one_initcall(f0149e00)
------ entering function do_one_initcall(f014df44)
AJIT_CONSOLE_WRITE : Switched to clocksource timer_cs


------ entering function do_one_initcall(f01513ac)
------ entering function do_one_initcall(f0151c6c)
------ entering function do_one_initcall(f0151c9c)
------ entering function do_one_initcall(f0151ccc)
------ entering function do_one_initcall(f0151cfc)
------ entering function do_one_initcall(f0151d2c)
------ entering function do_one_initcall(f0151d5c)
------ entering function do_one_initcall(f0151d8c)
------ entering function do_one_initcall(f0151dbc)
------ entering function do_one_initcall(f0151dec)
------ entering function do_one_initcall(f0151e1c)
------ entering function do_one_initcall(f0151e4c)
------ entering function do_one_initcall(f0151ec8)
------ entering function do_one_initcall(f0151ef8)
------ entering function do_one_initcall(f0152004)
------ entering function do_one_initcall(f0153460)
------ entering function do_one_initcall(f01477cc)
------ in populate_rootfs()
------ in unpack_to_rootfs()
------ entering function in file init/initramfs.c, line 434 

------ entering function in file init/initramfs.c, line 436 

------ entering function in file init/initramfs.c, line 438 

------ entering function in file init/initramfs.c, line 463 

AJIT_CONSOLE_WRITE : Compressed data magic: 0x1f 0x8b

Detected gzip compressed data

------ entering function in file init/initramfs.c, line 468 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 

------ entering function in file init/initramfs.c, line 488 

------ entering function in file init/initramfs.c, line 490 

------ entering function in file init/initramfs.c, line 492 

------ entering function in file init/initramfs.c, line 494 

------ entering function do_initcall_level(6)
------ entering function do_one_initcall(f014a024)
------ entering function do_one_initcall(f014a078)
------ entering function do_one_initcall(f014c234)
------ entering function do_one_initcall(f014c458)
------ entering function do_one_initcall(f014cde4)
------ entering function do_one_initcall(f014cfc4)
------ entering function do_one_initcall(f014dbc4)
------ entering function do_one_initcall(f014dec8)
------ entering function do_one_initcall(f014dfa8)
------ entering function do_one_initcall(f014dfe0)
------ entering function do_one_initcall(f014e158)
------ entering function do_one_initcall(f014e1d0)
------ entering function do_one_initcall(f014e200)
------ entering function do_one_initcall(f014e230)
------ entering function do_one_initcall(f0154664)
------ entering function do_one_initcall(f014edd8)
------ entering function do_one_initcall(f014ee20)
------ entering function do_one_initcall(f014fa50)
------ entering function do_one_initcall(f014fd5c)
------ entering function do_one_initcall(f014fe94)
------ entering function do_one_initcall(f0150ec0)
------ entering function do_one_initcall(f0150ec8)
------ entering function do_one_initcall(f01513f4)
------ entering function do_one_initcall(f0151780)
------ entering function do_one_initcall(f0152b4c)
------ entering function do_one_initcall(f01533b8)
------ entering function do_one_initcall(f01533c0)
Registering Ajit_serial driver
In Ajit_serial driver, registering port
Ajit_config_port()
Ajit_request_port: port=f0141324; port->mapbase=3200

 entering request_mem_region()
 entering ioremap()----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 

AJIT_CONSOLE_WRITE : ttyS0 at MMIO 0x3200 (irq = 12, base_baud = 0) is a Ajit_serial


Registration of Ajit_serial driver was successful

------ entering function do_one_initcall(f00f0c60)
AJIT_CONSOLE_WRITE : stringReverser: Device Registration successful


------ entering function do_one_initcall(f00f8508)
------ entering function do_one_initcall(f0153eb0)
------ entering function do_one_initcall(f015409c)
------ entering function do_initcall_level(7)
------ entering function do_one_initcall(f0149d74)
------ entering function do_one_initcall(f002137c)
------ entering function do_one_initcall(f014d630)
------ entering function do_one_initcall(f014da20)
------ entering function do_one_initcall(f0152884)
------ entering function do_one_initcall(f00f4d6c)
------ entering function in file init/main.c, line 946 

 Trying to open file /home/README ...
 Opened file /home/README  successfully
 Read the following characters : Hello from /home/README.

 Trying to open file /dev/stringReverser ...
 ERROR : Unable to open file /dev/stringReverser

Ajit_startup()
 Requesting irq port->irq=12 
------Ajit_build_device_irq()
 Ajit_build_device_irq(NULL, 12) returned 2 
 call to request_irq() SUCCEEDED
------ entering function in file init/main.c, line 1169 at JIFFIES = fffee243 
 
------ entering function in file init/main.c, line 1001 at JIFFIES = fffee243 
 
AJIT_CONSOLE_WRITE : Freeing unused kernel memory: 744K (f0145000 - f01ff000)


------ entering function in file init/main.c, line 1007 at JIFFIES = fffee25d 
 
------ ramdisk_execute_command = /init
------ entering function in file init/main.c, line 1012 at JIFFIES = fffee25e 
 ----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
------ Mmu context-register = 0 --------------
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
------ Mmu context-register = 0 --------------
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
Info:MMU: updated fsr=0x1a7, far=0xcd81d

MMU :mae:  sent response to DCACHE mae=0x81, addr=0xcd81d, data=0x0, cacheable=0x0DemuxMMUtoCaches: mae = 1 -> 1.
Info:Dcache has moved to trapped state
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
Info:MMU: updated fsr=0x1a6, far=0x50018008

MMU :mae:  sent response to DCACHE mae=0x81, addr=0x50018008, data=0x0, cacheable=0x0DemuxMMUtoCaches: mae = 1 -> 1.
Info:Dcache has moved to trapped state
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 

MMU :mae:   sent response to ICACHE mae=0x1, addr=0x50000ec0, data=0x0, cacheable=0x0, fsr=0x346DemuxMMUtoCaches: mae = 1 -> 1.

ICACHE: trapped: mae=0x1, instr_pair=0x0, mmu_fsr =0x346
CPU: wrote FSR=0x346, FAR=0x50000ec0 to MMU through DCACHEInfo:MMU: updated fsr=0x346, far=0x50000ec0
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
Info:MMU: updated fsr=0x306, far=0x50017f74

MMU :mae:  sent response to DCACHE mae=0x81, addr=0x50017f74, data=0x0, cacheable=0x0DemuxMMUtoCaches: mae = 1 -> 1.
Info:Dcache has moved to trapped state
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
Info:MMU: updated fsr=0x38a, far=0x50017ee0

MMU :mae:  sent response to DCACHE mae=0x81, addr=0x50017ee0, data=0x0, cacheable=0x0DemuxMMUtoCaches: mae = 1 -> 1.
Info:Dcache has moved to trapped state
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
Info:MMU: updated fsr=0x306, far=0x10034

MMU :mae:  sent response to DCACHE mae=0x81, addr=0x10034, data=0x0, cacheable=0x0DemuxMMUtoCaches: mae = 1 -> 1.
Info:Dcache has moved to trapped state
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
Info:MMU: updated fsr=0x386, far=0x50007000

MMU :mae:  sent response to DCACHE mae=0x81, addr=0x50007000, data=0x0, cacheable=0x0DemuxMMUtoCaches: mae = 1 -> 1.
Info:Dcache has moved to trapped state
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
Info:MMU: updated fsr=0x306, far=0xcc7e0

MMU :mae:  sent response to DCACHE mae=0x81, addr=0xcc7e0, data=0x0, cacheable=0x0DemuxMMUtoCaches: mae = 1 -> 1.
Info:Dcache has moved to trapped state
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
Info:MMU: updated fsr=0x38a, far=0xcc824

MMU :mae:  sent response to DCACHE mae=0x81, addr=0xcc824, data=0x0, cacheable=0x0DemuxMMUtoCaches: mae = 1 -> 1.
Info:Dcache has moved to trapped state
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
Info:MMU: updated fsr=0x3a6, far=0x50008000

MMU :mae:  sent response to DCACHE mae=0x81, addr=0x50008000, data=0x0, cacheable=0x0DemuxMMUtoCaches: mae = 1 -> 1.
Info:Dcache has moved to trapped state
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
Info:MMU: updated fsr=0x386, far=0x500794b0

MMU :mae:  sent response to DCACHE mae=0x81, addr=0x500794b0, data=0x0, cacheable=0x0DemuxMMUtoCaches: mae = 1 -> 1.
Info:Dcache has moved to trapped state
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
Info:MMU: updated fsr=0x306, far=0x50078dd8

MMU :mae:  sent response to DCACHE mae=0x81, addr=0x50078dd8, data=0x0, cacheable=0x0DemuxMMUtoCaches: mae = 1 -> 1.
Info:Dcache has moved to trapped state
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
Info:MMU: updated fsr=0x306, far=0x50019154

MMU :mae:  sent response to DCACHE mae=0x81, addr=0x50019154, data=0x0, cacheable=0x0DemuxMMUtoCaches: mae = 1 -> 1.
Info:Dcache has moved to trapped state
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
Info:MMU: updated fsr=0x386, far=0x50008690

MMU :mae:  sent response to DCACHE mae=0x81, addr=0x50008690, data=0x0, cacheable=0x0DemuxMMUtoCaches: mae = 1 -> 1.
Info:Dcache has moved to trapped state
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
Info:MMU: updated fsr=0x38a, far=0x50078cfc

MMU :mae:  sent response to DCACHE mae=0x81, addr=0x50078cfc, data=0x0, cacheable=0x0DemuxMMUtoCaches: mae = 1 -> 1.
Info:Dcache has moved to trapped state
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
Info:MMU: updated fsr=0x306, far=0x5007d8a8

MMU :mae:  sent response to DCACHE mae=0x81, addr=0x5007d8a8, data=0x0, cacheable=0x0DemuxMMUtoCaches: mae = 1 -> 1.
Info:Dcache has moved to trapped state
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 

MMU :mae:   sent response to ICACHE mae=0x1, addr=0x5006471c, data=0x0, cacheable=0x0, fsr=0x346DemuxMMUtoCaches: mae = 1 -> 1.

ICACHE: trapped: mae=0x1, instr_pair=0x0, mmu_fsr =0x346
CPU: wrote FSR=0x346, FAR=0x5006471c to MMU through DCACHEInfo:MMU: updated fsr=0x346, far=0x5006471c
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
Info:MMU: updated fsr=0x38a, far=0x5007d43c

MMU :mae:  sent response to DCACHE mae=0x81, addr=0x5007d43c, data=0x0, cacheable=0x0DemuxMMUtoCaches: mae = 1 -> 1.
Info:Dcache has moved to trapped state
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 

MMU :mae:   sent response to ICACHE mae=0x1, addr=0x50049cdc, data=0x0, cacheable=0x0, fsr=0x346DemuxMMUtoCaches: mae = 1 -> 1.

ICACHE: trapped: mae=0x1, instr_pair=0x0, mmu_fsr =0x346
CPU: wrote FSR=0x346, FAR=0x50049cdc to MMU through DCACHEInfo:MMU: updated fsr=0x346, far=0x50049cdc
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 

MMU :mae:   sent response to ICACHE mae=0x1, addr=0x50052f4c, data=0x0, cacheable=0x0, fsr=0x346DemuxMMUtoCaches: mae = 1 -> 1.

ICACHE: trapped: mae=0x1, instr_pair=0x0, mmu_fsr =0x346
CPU: wrote FSR=0x346, FAR=0x50052f4c to MMU through DCACHEInfo:MMU: updated fsr=0x346, far=0x50052f4c
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 

MMU :mae:   sent response to ICACHE mae=0x1, addr=0x5002de00, data=0x0, cacheable=0x0, fsr=0x346DemuxMMUtoCaches: mae = 1 -> 1.

ICACHE: trapped: mae=0x1, instr_pair=0x0, mmu_fsr =0x346
CPU: wrote FSR=0x346, FAR=0x5002de00 to MMU through DCACHEInfo:MMU: updated fsr=0x346, far=0x5002de00
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 

MMU :mae:   sent response to ICACHE mae=0x1, addr=0x500362f8, data=0x0, cacheable=0x0, fsr=0x346DemuxMMUtoCaches: mae = 1 -> 1.

ICACHE: trapped: mae=0x1, instr_pair=0x0, mmu_fsr =0x346
CPU: wrote FSR=0x346, FAR=0x500362f8 to MMU through DCACHEInfo:MMU: updated fsr=0x346, far=0x500362f8
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
Info:MMU: updated fsr=0x386, far=0xceab8

MMU :mae:  sent response to DCACHE mae=0x81, addr=0xceab8, data=0x0, cacheable=0x0DemuxMMUtoCaches: mae = 1 -> 1.
Info:Dcache has moved to trapped state
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
Info:MMU: updated fsr=0x306, far=0xac06a

MMU :mae:  sent response to DCACHE mae=0x81, addr=0xac06a, data=0x0, cacheable=0x0DemuxMMUtoCaches: mae = 1 -> 1.
Info:Dcache has moved to trapped state
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
Info:MMU: updated fsr=0x306, far=0x9a730

MMU :mae:  sent response to DCACHE mae=0x81, addr=0x9a730, data=0x0, cacheable=0x0DemuxMMUtoCaches: mae = 1 -> 1.
Info:Dcache has moved to trapped state
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 

MMU :mae:   sent response to ICACHE mae=0x1, addr=0x4bc00, data=0x0, cacheable=0x0, fsr=0x346DemuxMMUtoCaches: mae = 1 -> 1.

ICACHE: trapped: mae=0x1, instr_pair=0x0, mmu_fsr =0x346
CPU: wrote FSR=0x346, FAR=0x4bc00 to MMU through DCACHEInfo:MMU: updated fsr=0x346, far=0x4bc00
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
Info:MMU: updated fsr=0x386, far=0xcf004

MMU :mae:  sent response to DCACHE mae=0x81, addr=0xcf004, data=0x0, cacheable=0x0DemuxMMUtoCaches: mae = 1 -> 1.
Info:Dcache has moved to trapped state
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
Info:MMU: updated fsr=0x386, far=0xd061c

MMU :mae:  sent response to DCACHE mae=0x81, addr=0xd061c, data=0x0, cacheable=0x0DemuxMMUtoCaches: mae = 1 -> 1.
Info:Dcache has moved to trapped state
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 

MMU :mae:   sent response to ICACHE mae=0x1, addr=0x3ec8c, data=0x0, cacheable=0x0, fsr=0x346DemuxMMUtoCaches: mae = 1 -> 1.

ICACHE: trapped: mae=0x1, instr_pair=0x0, mmu_fsr =0x346
CPU: wrote FSR=0x346, FAR=0x3ec8c to MMU through DCACHEInfo:MMU: updated fsr=0x346, far=0x3ec8c
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
Info:MMU: updated fsr=0x306, far=0xbb176

MMU :mae:  sent response to DCACHE mae=0x81, addr=0xbb176, data=0x0, cacheable=0x0DemuxMMUtoCaches: mae = 1 -> 1.
Info:Dcache has moved to trapped state
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 

MMU :mae:   sent response to ICACHE mae=0x1, addr=0x8c81c, data=0x0, cacheable=0x0, fsr=0x346DemuxMMUtoCaches: mae = 1 -> 1.

ICACHE: trapped: mae=0x1, instr_pair=0x0, mmu_fsr =0x346
CPU: wrote FSR=0x346, FAR=0x8c81c to MMU through DCACHEInfo:MMU: updated fsr=0x346, far=0x8c81c
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
Info:MMU: updated fsr=0x386, far=0xd1aac

MMU :mae:  sent response to DCACHE mae=0x81, addr=0xd1aac, data=0x0, cacheable=0x0DemuxMMUtoCaches: mae = 1 -> 1.
Info:Dcache has moved to trapped state
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
Info:MMU: updated fsr=0x306, far=0x5007a620

MMU :mae:  sent response to DCACHE mae=0x81, addr=0x5007a620, data=0x0, cacheable=0x0DemuxMMUtoCaches: mae = 1 -> 1.
Info:Dcache has moved to trapped state
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
Info:MMU: updated fsr=0x38a, far=0x5007a618

MMU :mae:  sent response to DCACHE mae=0x81, addr=0x5007a618, data=0x0, cacheable=0x0DemuxMMUtoCaches: mae = 1 -> 1.
Info:Dcache has moved to trapped state
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 

MMU :mae:   sent response to ICACHE mae=0x1, addr=0x69074, data=0x0, cacheable=0x0, fsr=0x346DemuxMMUtoCaches: mae = 1 -> 1.

ICACHE: trapped: mae=0x1, instr_pair=0x0, mmu_fsr =0x346
CPU: wrote FSR=0x346, FAR=0x69074 to MMU through DCACHEInfo:MMU: updated fsr=0x346, far=0x69074
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
init shell script called ...
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
running exec 0</dev/console
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
running exec /sbin/init 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
------ Mmu context-register = 1 --------------
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
Info:MMU: updated fsr=0x1a6, far=0xcd81d

MMU :mae:  sent response to DCACHE mae=0x81, addr=0xcd81d, data=0x0, cacheable=0x0DemuxMMUtoCaches: mae = 1 -> 1.
Info:Dcache has moved to trapped state
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
Info:MMU: updated fsr=0x1a6, far=0x50018008

MMU :mae:  sent response to DCACHE mae=0x81, addr=0x50018008, data=0x0, cacheable=0x0DemuxMMUtoCaches: mae = 1 -> 1.
Info:Dcache has moved to trapped state
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 

MMU :mae:   sent response to ICACHE mae=0x1, addr=0x50000ec0, data=0x0, cacheable=0x0, fsr=0x346DemuxMMUtoCaches: mae = 1 -> 1.

ICACHE: trapped: mae=0x1, instr_pair=0x0, mmu_fsr =0x346
CPU: wrote FSR=0x346, FAR=0x50000ec0 to MMU through DCACHEInfo:MMU: updated fsr=0x346, far=0x50000ec0
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
Info:MMU: updated fsr=0x306, far=0x50017f74

MMU :mae:  sent response to DCACHE mae=0x81, addr=0x50017f74, data=0x0, cacheable=0x0DemuxMMUtoCaches: mae = 1 -> 1.
Info:Dcache has moved to trapped state
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
Info:MMU: updated fsr=0x38a, far=0x50017ee0

MMU :mae:  sent response to DCACHE mae=0x81, addr=0x50017ee0, data=0x0, cacheable=0x0DemuxMMUtoCaches: mae = 1 -> 1.
Info:Dcache has moved to trapped state
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
Info:MMU: updated fsr=0x306, far=0x10034

MMU :mae:  sent response to DCACHE mae=0x81, addr=0x10034, data=0x0, cacheable=0x0DemuxMMUtoCaches: mae = 1 -> 1.
Info:Dcache has moved to trapped state
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
Info:MMU: updated fsr=0x386, far=0x50007000

MMU :mae:  sent response to DCACHE mae=0x81, addr=0x50007000, data=0x0, cacheable=0x0DemuxMMUtoCaches: mae = 1 -> 1.
Info:Dcache has moved to trapped state
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
Info:MMU: updated fsr=0x306, far=0xcc7e0

MMU :mae:  sent response to DCACHE mae=0x81, addr=0xcc7e0, data=0x0, cacheable=0x0DemuxMMUtoCaches: mae = 1 -> 1.
Info:Dcache has moved to trapped state
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
Info:MMU: updated fsr=0x38a, far=0xcc824

MMU :mae:  sent response to DCACHE mae=0x81, addr=0xcc824, data=0x0, cacheable=0x0DemuxMMUtoCaches: mae = 1 -> 1.
Info:Dcache has moved to trapped state
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
Info:MMU: updated fsr=0x3a6, far=0x50008000

MMU :mae:  sent response to DCACHE mae=0x81, addr=0x50008000, data=0x0, cacheable=0x0DemuxMMUtoCaches: mae = 1 -> 1.
Info:Dcache has moved to trapped state
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
Info:MMU: updated fsr=0x386, far=0x500794b0

MMU :mae:  sent response to DCACHE mae=0x81, addr=0x500794b0, data=0x0, cacheable=0x0DemuxMMUtoCaches: mae = 1 -> 1.
Info:Dcache has moved to trapped state
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
Info:MMU: updated fsr=0x306, far=0x50078dd8

MMU :mae:  sent response to DCACHE mae=0x81, addr=0x50078dd8, data=0x0, cacheable=0x0DemuxMMUtoCaches: mae = 1 -> 1.
Info:Dcache has moved to trapped state
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
Info:MMU: updated fsr=0x306, far=0x50019154

MMU :mae:  sent response to DCACHE mae=0x81, addr=0x50019154, data=0x0, cacheable=0x0DemuxMMUtoCaches: mae = 1 -> 1.
Info:Dcache has moved to trapped state
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
Info:MMU: updated fsr=0x386, far=0x50008690

MMU :mae:  sent response to DCACHE mae=0x81, addr=0x50008690, data=0x0, cacheable=0x0DemuxMMUtoCaches: mae = 1 -> 1.
Info:Dcache has moved to trapped state
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
Info:MMU: updated fsr=0x38a, far=0x50078cfc

MMU :mae:  sent response to DCACHE mae=0x81, addr=0x50078cfc, data=0x0, cacheable=0x0DemuxMMUtoCaches: mae = 1 -> 1.
Info:Dcache has moved to trapped state
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
Info:MMU: updated fsr=0x306, far=0x5007d8a8

MMU :mae:  sent response to DCACHE mae=0x81, addr=0x5007d8a8, data=0x0, cacheable=0x0DemuxMMUtoCaches: mae = 1 -> 1.
Info:Dcache has moved to trapped state
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 

MMU :mae:   sent response to ICACHE mae=0x1, addr=0x5006471c, data=0x0, cacheable=0x0, fsr=0x346DemuxMMUtoCaches: mae = 1 -> 1.

ICACHE: trapped: mae=0x1, instr_pair=0x0, mmu_fsr =0x346
CPU: wrote FSR=0x346, FAR=0x5006471c to MMU through DCACHEInfo:MMU: updated fsr=0x346, far=0x5006471c
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
Info:MMU: updated fsr=0x38a, far=0x5007d43c

MMU :mae:  sent response to DCACHE mae=0x81, addr=0x5007d43c, data=0x0, cacheable=0x0DemuxMMUtoCaches: mae = 1 -> 1.
Info:Dcache has moved to trapped state
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 

MMU :mae:   sent response to ICACHE mae=0x1, addr=0x50049cdc, data=0x0, cacheable=0x0, fsr=0x346DemuxMMUtoCaches: mae = 1 -> 1.

ICACHE: trapped: mae=0x1, instr_pair=0x0, mmu_fsr =0x346
CPU: wrote FSR=0x346, FAR=0x50049cdc to MMU through DCACHEInfo:MMU: updated fsr=0x346, far=0x50049cdc
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 

MMU :mae:   sent response to ICACHE mae=0x1, addr=0x50052f4c, data=0x0, cacheable=0x0, fsr=0x346DemuxMMUtoCaches: mae = 1 -> 1.

ICACHE: trapped: mae=0x1, instr_pair=0x0, mmu_fsr =0x346
CPU: wrote FSR=0x346, FAR=0x50052f4c to MMU through DCACHEInfo:MMU: updated fsr=0x346, far=0x50052f4c
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 

MMU :mae:   sent response to ICACHE mae=0x1, addr=0x5002de00, data=0x0, cacheable=0x0, fsr=0x346DemuxMMUtoCaches: mae = 1 -> 1.

ICACHE: trapped: mae=0x1, instr_pair=0x0, mmu_fsr =0x346
CPU: wrote FSR=0x346, FAR=0x5002de00 to MMU through DCACHEInfo:MMU: updated fsr=0x346, far=0x5002de00
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 

MMU :mae:   sent response to ICACHE mae=0x1, addr=0x500362f8, data=0x0, cacheable=0x0, fsr=0x346DemuxMMUtoCaches: mae = 1 -> 1.

ICACHE: trapped: mae=0x1, instr_pair=0x0, mmu_fsr =0x346
CPU: wrote FSR=0x346, FAR=0x500362f8 to MMU through DCACHEInfo:MMU: updated fsr=0x346, far=0x500362f8
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
Info:MMU: updated fsr=0x386, far=0xceab8

MMU :mae:  sent response to DCACHE mae=0x81, addr=0xceab8, data=0x0, cacheable=0x0DemuxMMUtoCaches: mae = 1 -> 1.
Info:Dcache has moved to trapped state
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
Info:MMU: updated fsr=0x306, far=0xac06a

MMU :mae:  sent response to DCACHE mae=0x81, addr=0xac06a, data=0x0, cacheable=0x0DemuxMMUtoCaches: mae = 1 -> 1.
Info:Dcache has moved to trapped state
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 

MMU :mae:   sent response to ICACHE mae=0x1, addr=0x8a128, data=0x0, cacheable=0x0, fsr=0x346DemuxMMUtoCaches: mae = 1 -> 1.

ICACHE: trapped: mae=0x1, instr_pair=0x0, mmu_fsr =0x346
CPU: wrote FSR=0x346, FAR=0x8a128 to MMU through DCACHEInfo:MMU: updated fsr=0x346, far=0x8a128
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 

MMU :mae:   sent response to ICACHE mae=0x1, addr=0x97f40, data=0x0, cacheable=0x0, fsr=0x346DemuxMMUtoCaches: mae = 1 -> 1.

ICACHE: trapped: mae=0x1, instr_pair=0x0, mmu_fsr =0x346
CPU: wrote FSR=0x346, FAR=0x97f40 to MMU through DCACHEInfo:MMU: updated fsr=0x346, far=0x97f40
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
Info:MMU: updated fsr=0x306, far=0xb9508

MMU :mae:  sent response to DCACHE mae=0x81, addr=0xb9508, data=0x0, cacheable=0x0DemuxMMUtoCaches: mae = 1 -> 1.
Info:Dcache has moved to trapped state
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
Info:MMU: updated fsr=0x306, far=0x5007cd6c

MMU :mae:  sent response to DCACHE mae=0x81, addr=0x5007cd6c, data=0x0, cacheable=0x0DemuxMMUtoCaches: mae = 1 -> 1.
Info:Dcache has moved to trapped state
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
Info:MMU: updated fsr=0x386, far=0xcf004

MMU :mae:  sent response to DCACHE mae=0x81, addr=0xcf004, data=0x0, cacheable=0x0DemuxMMUtoCaches: mae = 1 -> 1.
Info:Dcache has moved to trapped state
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
Info:MMU: updated fsr=0x38a, far=0x5007cd6c

MMU :mae:  sent response to DCACHE mae=0x81, addr=0x5007cd6c, data=0x0, cacheable=0x0DemuxMMUtoCaches: mae = 1 -> 1.
Info:Dcache has moved to trapped state
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
Info:MMU: updated fsr=0x386, far=0xd007c

MMU :mae:  sent response to DCACHE mae=0x81, addr=0xd007c, data=0x0, cacheable=0x0DemuxMMUtoCaches: mae = 1 -> 1.
Info:Dcache has moved to trapped state
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
Info:MMU: updated fsr=0x306, far=0x5007a620

MMU :mae:  sent response to DCACHE mae=0x81, addr=0x5007a620, data=0x0, cacheable=0x0DemuxMMUtoCaches: mae = 1 -> 1.
Info:Dcache has moved to trapped state
Info:MMU: updated fsr=0x38a, far=0x5007a618

MMU :mae:  sent response to DCACHE mae=0x81, addr=0x5007a618, data=0x0, cacheable=0x0DemuxMMUtoCaches: mae = 1 -> 1.
Info:Dcache has moved to trapped state
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
Info:MMU: updated fsr=0x386, far=0xd134c

MMU :mae:  sent response to DCACHE mae=0x81, addr=0xd134c, data=0x0, cacheable=0x0DemuxMMUtoCaches: mae = 1 -> 1.
Info:Dcache has moved to trapped state
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
Info:MMU: updated fsr=0x386, far=0xd239c

MMU :mae:  sent response to DCACHE mae=0x81, addr=0xd239c, data=0x0, cacheable=0x0DemuxMMUtoCaches: mae = 1 -> 1.
Info:Dcache has moved to trapped state
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
------ Mmu context-register = 1 --------------
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
------ Mmu context-register = 2 --------------
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
------ Mmu context-register = 1 --------------
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
------ Mmu context-register = 2 --------------
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
Info:MMU: updated fsr=0x1a6, far=0xcd81d

MMU :mae:  sent response to DCACHE mae=0x81, addr=0xcd81d, data=0x0, cacheable=0x0DemuxMMUtoCaches: mae = 1 -> 1.
Info:Dcache has moved to trapped state
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
Info:MMU: updated fsr=0x1a6, far=0x50018008

MMU :mae:  sent response to DCACHE mae=0x81, addr=0x50018008, data=0x0, cacheable=0x0DemuxMMUtoCaches: mae = 1 -> 1.
Info:Dcache has moved to trapped state
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 

MMU :mae:   sent response to ICACHE mae=0x1, addr=0x50000ec0, data=0x0, cacheable=0x0, fsr=0x346DemuxMMUtoCaches: mae = 1 -> 1.

ICACHE: trapped: mae=0x1, instr_pair=0x0, mmu_fsr =0x346
CPU: wrote FSR=0x346, FAR=0x50000ec0 to MMU through DCACHEInfo:MMU: updated fsr=0x346, far=0x50000ec0
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
Info:MMU: updated fsr=0x306, far=0x50017f74

MMU :mae:  sent response to DCACHE mae=0x81, addr=0x50017f74, data=0x0, cacheable=0x0DemuxMMUtoCaches: mae = 1 -> 1.
Info:Dcache has moved to trapped state
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
Info:MMU: updated fsr=0x38a, far=0x50017ee0

MMU :mae:  sent response to DCACHE mae=0x81, addr=0x50017ee0, data=0x0, cacheable=0x0DemuxMMUtoCaches: mae = 1 -> 1.
Info:Dcache has moved to trapped state
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
Info:MMU: updated fsr=0x306, far=0x10034

MMU :mae:  sent response to DCACHE mae=0x81, addr=0x10034, data=0x0, cacheable=0x0DemuxMMUtoCaches: mae = 1 -> 1.
Info:Dcache has moved to trapped state
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
Info:MMU: updated fsr=0x386, far=0x50007000

MMU :mae:  sent response to DCACHE mae=0x81, addr=0x50007000, data=0x0, cacheable=0x0DemuxMMUtoCaches: mae = 1 -> 1.
Info:Dcache has moved to trapped state
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
Info:MMU: updated fsr=0x306, far=0xcc7e0

MMU :mae:  sent response to DCACHE mae=0x81, addr=0xcc7e0, data=0x0, cacheable=0x0DemuxMMUtoCaches: mae = 1 -> 1.
Info:Dcache has moved to trapped state
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
Info:MMU: updated fsr=0x38a, far=0xcc824

MMU :mae:  sent response to DCACHE mae=0x81, addr=0xcc824, data=0x0, cacheable=0x0DemuxMMUtoCaches: mae = 1 -> 1.
Info:Dcache has moved to trapped state
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
Info:MMU: updated fsr=0x3a6, far=0x50008000

MMU :mae:  sent response to DCACHE mae=0x81, addr=0x50008000, data=0x0, cacheable=0x0DemuxMMUtoCaches: mae = 1 -> 1.
Info:Dcache has moved to trapped state
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
Info:MMU: updated fsr=0x386, far=0x500794b0

MMU :mae:  sent response to DCACHE mae=0x81, addr=0x500794b0, data=0x0, cacheable=0x0DemuxMMUtoCaches: mae = 1 -> 1.
Info:Dcache has moved to trapped state
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
Info:MMU: updated fsr=0x306, far=0x50078dd8

MMU :mae:  sent response to DCACHE mae=0x81, addr=0x50078dd8, data=0x0, cacheable=0x0DemuxMMUtoCaches: mae = 1 -> 1.
Info:Dcache has moved to trapped state
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
Info:MMU: updated fsr=0x306, far=0x50019154

MMU :mae:  sent response to DCACHE mae=0x81, addr=0x50019154, data=0x0, cacheable=0x0DemuxMMUtoCaches: mae = 1 -> 1.
Info:Dcache has moved to trapped state
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
Info:MMU: updated fsr=0x386, far=0x50008690

MMU :mae:  sent response to DCACHE mae=0x81, addr=0x50008690, data=0x0, cacheable=0x0DemuxMMUtoCaches: mae = 1 -> 1.
Info:Dcache has moved to trapped state
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
Info:MMU: updated fsr=0x38a, far=0x50078cfc

MMU :mae:  sent response to DCACHE mae=0x81, addr=0x50078cfc, data=0x0, cacheable=0x0DemuxMMUtoCaches: mae = 1 -> 1.
Info:Dcache has moved to trapped state
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
Info:MMU: updated fsr=0x306, far=0x5007d8a8

MMU :mae:  sent response to DCACHE mae=0x81, addr=0x5007d8a8, data=0x0, cacheable=0x0DemuxMMUtoCaches: mae = 1 -> 1.
Info:Dcache has moved to trapped state
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 

MMU :mae:   sent response to ICACHE mae=0x1, addr=0x5006471c, data=0x0, cacheable=0x0, fsr=0x346DemuxMMUtoCaches: mae = 1 -> 1.

ICACHE: trapped: mae=0x1, instr_pair=0x0, mmu_fsr =0x346
CPU: wrote FSR=0x346, FAR=0x5006471c to MMU through DCACHEInfo:MMU: updated fsr=0x346, far=0x5006471c
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
Info:MMU: updated fsr=0x38a, far=0x5007d43c

MMU :mae:  sent response to DCACHE mae=0x81, addr=0x5007d43c, data=0x0, cacheable=0x0DemuxMMUtoCaches: mae = 1 -> 1.
Info:Dcache has moved to trapped state
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 

MMU :mae:   sent response to ICACHE mae=0x1, addr=0x50049cdc, data=0x0, cacheable=0x0, fsr=0x346DemuxMMUtoCaches: mae = 1 -> 1.

ICACHE: trapped: mae=0x1, instr_pair=0x0, mmu_fsr =0x346Info:MMU: updated fsr=0x346, far=0x50049cdc

CPU: wrote FSR=0x346, FAR=0x50049cdc to MMU through DCACHE----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 

MMU :mae:   sent response to ICACHE mae=0x1, addr=0x50052f4c, data=0x0, cacheable=0x0, fsr=0x346DemuxMMUtoCaches: mae = 1 -> 1.

ICACHE: trapped: mae=0x1, instr_pair=0x0, mmu_fsr =0x346
CPU: wrote FSR=0x346, FAR=0x50052f4c to MMU through DCACHEInfo:MMU: updated fsr=0x346, far=0x50052f4c
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 

MMU :mae:   sent response to ICACHE mae=0x1, addr=0x5002de00, data=0x0, cacheable=0x0, fsr=0x346DemuxMMUtoCaches: mae = 1 -> 1.

ICACHE: trapped: mae=0x1, instr_pair=0x0, mmu_fsr =0x346
CPU: wrote FSR=0x346, FAR=0x5002de00 to MMU through DCACHEInfo:MMU: updated fsr=0x346, far=0x5002de00
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 

MMU :mae:   sent response to ICACHE mae=0x1, addr=0x500362f8, data=0x0, cacheable=0x0, fsr=0x346DemuxMMUtoCaches: mae = 1 -> 1.

ICACHE: trapped: mae=0x1, instr_pair=0x0, mmu_fsr =0x346
CPU: wrote FSR=0x346, FAR=0x500362f8 to MMU through DCACHEInfo:MMU: updated fsr=0x346, far=0x500362f8
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
Info:MMU: updated fsr=0x386, far=0xceab8

MMU :mae:  sent response to DCACHE mae=0x81, addr=0xceab8, data=0x0, cacheable=0x0DemuxMMUtoCaches: mae = 1 -> 1.
Info:Dcache has moved to trapped state
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
Info:MMU: updated fsr=0x306, far=0xac06a

MMU :mae:  sent response to DCACHE mae=0x81, addr=0xac06a, data=0x0, cacheable=0x0DemuxMMUtoCaches: mae = 1 -> 1.
Info:Dcache has moved to trapped state
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 

MMU :mae:   sent response to ICACHE mae=0x1, addr=0x58130, data=0x0, cacheable=0x0, fsr=0x346DemuxMMUtoCaches: mae = 1 -> 1.

ICACHE: trapped: mae=0x1, instr_pair=0x0, mmu_fsr =0x346
CPU: wrote FSR=0x346, FAR=0x58130 to MMU through DCACHEInfo:MMU: updated fsr=0x346, far=0x58130
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
Info:MMU: updated fsr=0x386, far=0xcf004

MMU :mae:  sent response to DCACHE mae=0x81, addr=0xcf004, data=0x0, cacheable=0x0DemuxMMUtoCaches: mae = 1 -> 1.
Info:Dcache has moved to trapped state
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
DemuxMMUtoCaches: mae = 1 -> 1.

MMU :mae:   sent response to ICACHE mae=0x1, addr=0x92d70, data=0x0, cacheable=0x0, fsr=0x346
ICACHE: trapped: mae=0x1, instr_pair=0x0, mmu_fsr =0x346
CPU: wrote FSR=0x346, FAR=0x92d70 to MMU through DCACHEInfo:MMU: updated fsr=0x346, far=0x92d70
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 

MMU :mae:   sent response to ICACHE mae=0x1, addr=0x8d34c, data=0x0, cacheable=0x0, fsr=0x346DemuxMMUtoCaches: mae = 1 -> 1.

ICACHE: trapped: mae=0x1, instr_pair=0x0, mmu_fsr =0x346
CPU: wrote FSR=0x346, FAR=0x8d34c to MMU through DCACHEInfo:MMU: updated fsr=0x346, far=0x8d34c
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
Info:MMU: updated fsr=0x386, far=0x5007cdbc

MMU :mae:  sent response to DCACHE mae=0x81, addr=0x5007cdbc, data=0x0, cacheable=0x0DemuxMMUtoCaches: mae = 1 -> 1.
Info:Dcache has moved to trapped state
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
Info:MMU: updated fsr=0x386, far=0x5007a624

MMU :mae:  sent response to DCACHE mae=0x81, addr=0x5007a624, data=0x0, cacheable=0x0DemuxMMUtoCaches: mae = 1 -> 1.
Info:Dcache has moved to trapped state
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
------ Mmu context-register = 1 --------------
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
------ Mmu context-register = 1 --------------
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
------ Mmu context-register = 1 --------------
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
------ Mmu context-register = 3 --------------
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
------ Mmu context-register = 1 --------------
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
------ Mmu context-register = 3 --------------
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
Info:MMU: updated fsr=0x1a6, far=0xcd81d

MMU :mae:  sent response to DCACHE mae=0x81, addr=0xcd81d, data=0x0, cacheable=0x0DemuxMMUtoCaches: mae = 1 -> 1.
Info:Dcache has moved to trapped state
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
Info:MMU: updated fsr=0x1a6, far=0x50018008

MMU :mae:  sent response to DCACHE mae=0x81, addr=0x50018008, data=0x0, cacheable=0x0DemuxMMUtoCaches: mae = 1 -> 1.
Info:Dcache has moved to trapped state
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 

MMU :mae:   sent response to ICACHE mae=0x1, addr=0x50000ec0, data=0x0, cacheable=0x0, fsr=0x346DemuxMMUtoCaches: mae = 1 -> 1.

ICACHE: trapped: mae=0x1, instr_pair=0x0, mmu_fsr =0x346
CPU: wrote FSR=0x346, FAR=0x50000ec0 to MMU through DCACHEInfo:MMU: updated fsr=0x346, far=0x50000ec0
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
Info:MMU: updated fsr=0x306, far=0x50017f74

MMU :mae:  sent response to DCACHE mae=0x81, addr=0x50017f74, data=0x0, cacheable=0x0DemuxMMUtoCaches: mae = 1 -> 1.
Info:Dcache has moved to trapped state
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
Info:MMU: updated fsr=0x38a, far=0x50017ee0

MMU :mae:  sent response to DCACHE mae=0x81, addr=0x50017ee0, data=0x0, cacheable=0x0DemuxMMUtoCaches: mae = 1 -> 1.
Info:Dcache has moved to trapped state
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
Info:MMU: updated fsr=0x306, far=0x10034

MMU :mae:  sent response to DCACHE mae=0x81, addr=0x10034, data=0x0, cacheable=0x0DemuxMMUtoCaches: mae = 1 -> 1.
Info:Dcache has moved to trapped state
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
Info:MMU: updated fsr=0x386, far=0x50007000

MMU :mae:  sent response to DCACHE mae=0x81, addr=0x50007000, data=0x0, cacheable=0x0DemuxMMUtoCaches: mae = 1 -> 1.
Info:Dcache has moved to trapped state
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
Info:MMU: updated fsr=0x306, far=0xcc7e0

MMU :mae:  sent response to DCACHE mae=0x81, addr=0xcc7e0, data=0x0, cacheable=0x0DemuxMMUtoCaches: mae = 1 -> 1.
Info:Dcache has moved to trapped state
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
Info:MMU: updated fsr=0x38a, far=0xcc824

MMU :mae:  sent response to DCACHE mae=0x81, addr=0xcc824, data=0x0, cacheable=0x0DemuxMMUtoCaches: mae = 1 -> 1.
Info:Dcache has moved to trapped state
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
Info:MMU: updated fsr=0x3a6, far=0x50008000

MMU :mae:  sent response to DCACHE mae=0x81, addr=0x50008000, data=0x0, cacheable=0x0DemuxMMUtoCaches: mae = 1 -> 1.
Info:Dcache has moved to trapped state
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
Info:MMU: updated fsr=0x386, far=0x500794b0

MMU :mae:  sent response to DCACHE mae=0x81, addr=0x500794b0, data=0x0, cacheable=0x0DemuxMMUtoCaches: mae = 1 -> 1.
Info:Dcache has moved to trapped state
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
Info:MMU: updated fsr=0x306, far=0x50078dd8

MMU :mae:  sent response to DCACHE mae=0x81, addr=0x50078dd8, data=0x0, cacheable=0x0DemuxMMUtoCaches: mae = 1 -> 1.
Info:Dcache has moved to trapped state
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
Info:MMU: updated fsr=0x306, far=0x50019154

MMU :mae:  sent response to DCACHE mae=0x81, addr=0x50019154, data=0x0, cacheable=0x0DemuxMMUtoCaches: mae = 1 -> 1.
Info:Dcache has moved to trapped state
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
Info:MMU: updated fsr=0x386, far=0x50008690

MMU :mae:  sent response to DCACHE mae=0x81, addr=0x50008690, data=0x0, cacheable=0x0DemuxMMUtoCaches: mae = 1 -> 1.
Info:Dcache has moved to trapped state
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
Info:MMU: updated fsr=0x38a, far=0x50078cfc

MMU :mae:  sent response to DCACHE mae=0x81, addr=0x50078cfc, data=0x0, cacheable=0x0DemuxMMUtoCaches: mae = 1 -> 1.
Info:Dcache has moved to trapped state
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
Info:MMU: updated fsr=0x306, far=0x5007d8a8

MMU :mae:  sent response to DCACHE mae=0x81, addr=0x5007d8a8, data=0x0, cacheable=0x0DemuxMMUtoCaches: mae = 1 -> 1.
Info:Dcache has moved to trapped state
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 

MMU :mae:   sent response to ICACHE mae=0x1, addr=0x5006471c, data=0x0, cacheable=0x0, fsr=0x346DemuxMMUtoCaches: mae = 1 -> 1.

ICACHE: trapped: mae=0x1, instr_pair=0x0, mmu_fsr =0x346
CPU: wrote FSR=0x346, FAR=0x5006471c to MMU through DCACHEInfo:MMU: updated fsr=0x346, far=0x5006471c
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
Info:MMU: updated fsr=0x38a, far=0x5007d43c

MMU :mae:  sent response to DCACHE mae=0x81, addr=0x5007d43c, data=0x0, cacheable=0x0DemuxMMUtoCaches: mae = 1 -> 1.
Info:Dcache has moved to trapped state
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 

MMU :mae:   sent response to ICACHE mae=0x1, addr=0x50049cdc, data=0x0, cacheable=0x0, fsr=0x346DemuxMMUtoCaches: mae = 1 -> 1.

ICACHE: trapped: mae=0x1, instr_pair=0x0, mmu_fsr =0x346
CPU: wrote FSR=0x346, FAR=0x50049cdc to MMU through DCACHEInfo:MMU: updated fsr=0x346, far=0x50049cdc
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 

MMU :mae:   sent response to ICACHE mae=0x1, addr=0x50052f4c, data=0x0, cacheable=0x0, fsr=0x346DemuxMMUtoCaches: mae = 1 -> 1.

ICACHE: trapped: mae=0x1, instr_pair=0x0, mmu_fsr =0x346
CPU: wrote FSR=0x346, FAR=0x50052f4c to MMU through DCACHEInfo:MMU: updated fsr=0x346, far=0x50052f4c
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 

MMU :mae:   sent response to ICACHE mae=0x1, addr=0x5002de00, data=0x0, cacheable=0x0, fsr=0x346DemuxMMUtoCaches: mae = 1 -> 1.

ICACHE: trapped: mae=0x1, instr_pair=0x0, mmu_fsr =0x346
CPU: wrote FSR=0x346, FAR=0x5002de00 to MMU through DCACHEInfo:MMU: updated fsr=0x346, far=0x5002de00
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 

MMU :mae:   sent response to ICACHE mae=0x1, addr=0x500362f8, data=0x0, cacheable=0x0, fsr=0x346DemuxMMUtoCaches: mae = 1 -> 1.

ICACHE: trapped: mae=0x1, instr_pair=0x0, mmu_fsr =0x346
CPU: wrote FSR=0x346, FAR=0x500362f8 to MMU through DCACHEInfo:MMU: updated fsr=0x346, far=0x500362f8
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
Info:MMU: updated fsr=0x386, far=0xceab8

MMU :mae:  sent response to DCACHE mae=0x81, addr=0xceab8, data=0x0, cacheable=0x0DemuxMMUtoCaches: mae = 1 -> 1.
Info:Dcache has moved to trapped state
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
Info:MMU: updated fsr=0x306, far=0xac06a

MMU :mae:  sent response to DCACHE mae=0x81, addr=0xac06a, data=0x0, cacheable=0x0DemuxMMUtoCaches: mae = 1 -> 1.
Info:Dcache has moved to trapped state
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 

MMU :mae:   sent response to ICACHE mae=0x1, addr=0x58130, data=0x0, cacheable=0x0, fsr=0x346DemuxMMUtoCaches: mae = 1 -> 1.

ICACHE: trapped: mae=0x1, instr_pair=0x0, mmu_fsr =0x346
CPU: wrote FSR=0x346, FAR=0x58130 to MMU through DCACHEInfo:MMU: updated fsr=0x346, far=0x58130
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
Info:MMU: updated fsr=0x386, far=0xcf004

MMU :mae:  sent response to DCACHE mae=0x81, addr=0xcf004, data=0x0, cacheable=0x0DemuxMMUtoCaches: mae = 1 -> 1.
Info:Dcache has moved to trapped state
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 

MMU :mae:   sent response to ICACHE mae=0x1, addr=0x92d70, data=0x0, cacheable=0x0, fsr=0x346DemuxMMUtoCaches: mae = 1 -> 1.

ICACHE: trapped: mae=0x1, instr_pair=0x0, mmu_fsr =0x346
CPU: wrote FSR=0x346, FAR=0x92d70 to MMU through DCACHEInfo:MMU: updated fsr=0x346, far=0x92d70
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 

MMU :mae:   sent response to ICACHE mae=0x1, addr=0x8d34c, data=0x0, cacheable=0x0, fsr=0x346DemuxMMUtoCaches: mae = 1 -> 1.

ICACHE: trapped: mae=0x1, instr_pair=0x0, mmu_fsr =0x346
CPU: wrote FSR=0x346, FAR=0x8d34c to MMU through DCACHEInfo:MMU: updated fsr=0x346, far=0x8d34c
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
Info:MMU: updated fsr=0x386, far=0x5007cdbc

MMU :mae:  sent response to DCACHE mae=0x81, addr=0x5007cdbc, data=0x0, cacheable=0x0DemuxMMUtoCaches: mae = 1 -> 1.
Info:Dcache has moved to trapped state
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
Info:MMU: updated fsr=0x386, far=0xd0074

MMU :mae:  sent response to DCACHE mae=0x81, addr=0xd0074, data=0x0, cacheable=0x0DemuxMMUtoCaches: mae = 1 -> 1.
Info:Dcache has moved to trapped state
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
Info:MMU: updated fsr=0x306, far=0x5007a620

MMU :mae:  sent response to DCACHE mae=0x81, addr=0x5007a620, data=0x0, cacheable=0x0DemuxMMUtoCaches: mae = 1 -> 1.
Info:Dcache has moved to trapped state
Info:MMU: updated fsr=0x38a, far=0x5007a618

MMU :mae:  sent response to DCACHE mae=0x81, addr=0x5007a618, data=0x0, cacheable=0x0DemuxMMUtoCaches: mae = 1 -> 1.
Info:Dcache has moved to trapped state
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
Info:MMU: updated fsr=0x386, far=0xd10ac

MMU :mae:  sent response to DCACHE mae=0x81, addr=0xd10ac, data=0x0, cacheable=0x0DemuxMMUtoCaches: mae = 1 -> 1.
Info:Dcache has moved to trapped state
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
Info:MMU: updated fsr=0x386, far=0xd20fc

MMU :mae:  sent response to DCACHE mae=0x81, addr=0xd20fc, data=0x0, cacheable=0x0DemuxMMUtoCaches: mae = 1 -> 1.
Info:Dcache has moved to trapped state
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
------ Mmu context-register = 1 --------------
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
------ Mmu context-register = 1 --------------
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
------ Mmu context-register = 1 --------------
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
------ Mmu context-register = 4 --------------
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
------ Mmu context-register = 1 --------------
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
------ Mmu context-register = 4 --------------
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
Info:MMU: updated fsr=0x1a6, far=0xcd81d

MMU :mae:  sent response to DCACHE mae=0x81, addr=0xcd81d, data=0x0, cacheable=0x0DemuxMMUtoCaches: mae = 1 -> 1.
Info:Dcache has moved to trapped state
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
------ Mmu context-register = 4 --------------
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
Info:MMU: updated fsr=0x1a6, far=0x50018008

MMU :mae:  sent response to DCACHE mae=0x81, addr=0x50018008, data=0x0, cacheable=0x0DemuxMMUtoCaches: mae = 1 -> 1.
Info:Dcache has moved to trapped state
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 

MMU :mae:   sent response to ICACHE mae=0x1, addr=0x50000ec0, data=0x0, cacheable=0x0, fsr=0x346DemuxMMUtoCaches: mae = 1 -> 1.

ICACHE: trapped: mae=0x1, instr_pair=0x0, mmu_fsr =0x346
CPU: wrote FSR=0x346, FAR=0x50000ec0 to MMU through DCACHEInfo:MMU: updated fsr=0x346, far=0x50000ec0
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
Info:MMU: updated fsr=0x306, far=0x50017f74

MMU :mae:  sent response to DCACHE mae=0x81, addr=0x50017f74, data=0x0, cacheable=0x0DemuxMMUtoCaches: mae = 1 -> 1.
Info:Dcache has moved to trapped state
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
Info:MMU: updated fsr=0x38a, far=0x50017ee0

MMU :mae:  sent response to DCACHE mae=0x81, addr=0x50017ee0, data=0x0, cacheable=0x0DemuxMMUtoCaches: mae = 1 -> 1.
Info:Dcache has moved to trapped state
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
Info:MMU: updated fsr=0x306, far=0x10034

MMU :mae:  sent response to DCACHE mae=0x81, addr=0x10034, data=0x0, cacheable=0x0DemuxMMUtoCaches: mae = 1 -> 1.
Info:Dcache has moved to trapped state
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
Info:MMU: updated fsr=0x386, far=0x50007000

MMU :mae:  sent response to DCACHE mae=0x81, addr=0x50007000, data=0x0, cacheable=0x0DemuxMMUtoCaches: mae = 1 -> 1.
Info:Dcache has moved to trapped state
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
Info:MMU: updated fsr=0x306, far=0xcc7e0

MMU :mae:  sent response to DCACHE mae=0x81, addr=0xcc7e0, data=0x0, cacheable=0x0DemuxMMUtoCaches: mae = 1 -> 1.
Info:Dcache has moved to trapped state
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
Info:MMU: updated fsr=0x38a, far=0xcc824

MMU :mae:  sent response to DCACHE mae=0x81, addr=0xcc824, data=0x0, cacheable=0x0DemuxMMUtoCaches: mae = 1 -> 1.
Info:Dcache has moved to trapped state
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
Info:MMU: updated fsr=0x3a6, far=0x50008000

MMU :mae:  sent response to DCACHE mae=0x81, addr=0x50008000, data=0x0, cacheable=0x0DemuxMMUtoCaches: mae = 1 -> 1.
Info:Dcache has moved to trapped state
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
Info:MMU: updated fsr=0x386, far=0x500794b0

MMU :mae:  sent response to DCACHE mae=0x81, addr=0x500794b0, data=0x0, cacheable=0x0DemuxMMUtoCaches: mae = 1 -> 1.
Info:Dcache has moved to trapped state
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
Info:MMU: updated fsr=0x306, far=0x50078dd8

MMU :mae:  sent response to DCACHE mae=0x81, addr=0x50078dd8, data=0x0, cacheable=0x0DemuxMMUtoCaches: mae = 1 -> 1.
Info:Dcache has moved to trapped state
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
Info:MMU: updated fsr=0x306, far=0x50019154

MMU :mae:  sent response to DCACHE mae=0x81, addr=0x50019154, data=0x0, cacheable=0x0DemuxMMUtoCaches: mae = 1 -> 1.
Info:Dcache has moved to trapped state
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
Info:MMU: updated fsr=0x386, far=0x50008690

MMU :mae:  sent response to DCACHE mae=0x81, addr=0x50008690, data=0x0, cacheable=0x0DemuxMMUtoCaches: mae = 1 -> 1.
Info:Dcache has moved to trapped state
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
Info:MMU: updated fsr=0x38a, far=0x50078cfc

MMU :mae:  sent response to DCACHE mae=0x81, addr=0x50078cfc, data=0x0, cacheable=0x0DemuxMMUtoCaches: mae = 1 -> 1.
Info:Dcache has moved to trapped state
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
Info:MMU: updated fsr=0x306, far=0x5007d8a8

MMU :mae:  sent response to DCACHE mae=0x81, addr=0x5007d8a8, data=0x0, cacheable=0x0DemuxMMUtoCaches: mae = 1 -> 1.
Info:Dcache has moved to trapped state
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 

MMU :mae:   sent response to ICACHE mae=0x1, addr=0x5006471c, data=0x0, cacheable=0x0, fsr=0x346DemuxMMUtoCaches: mae = 1 -> 1.

ICACHE: trapped: mae=0x1, instr_pair=0x0, mmu_fsr =0x346
CPU: wrote FSR=0x346, FAR=0x5006471c to MMU through DCACHEInfo:MMU: updated fsr=0x346, far=0x5006471c
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
Info:MMU: updated fsr=0x38a, far=0x5007d43c

MMU :mae:  sent response to DCACHE mae=0x81, addr=0x5007d43c, data=0x0, cacheable=0x0DemuxMMUtoCaches: mae = 1 -> 1.
Info:Dcache has moved to trapped state
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 

MMU :mae:   sent response to ICACHE mae=0x1, addr=0x50049cdc, data=0x0, cacheable=0x0, fsr=0x346DemuxMMUtoCaches: mae = 1 -> 1.

ICACHE: trapped: mae=0x1, instr_pair=0x0, mmu_fsr =0x346
CPU: wrote FSR=0x346, FAR=0x50049cdc to MMU through DCACHEInfo:MMU: updated fsr=0x346, far=0x50049cdc
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 

MMU :mae:   sent response to ICACHE mae=0x1, addr=0x50052f4c, data=0x0, cacheable=0x0, fsr=0x346DemuxMMUtoCaches: mae = 1 -> 1.

ICACHE: trapped: mae=0x1, instr_pair=0x0, mmu_fsr =0x346
CPU: wrote FSR=0x346, FAR=0x50052f4c to MMU through DCACHEInfo:MMU: updated fsr=0x346, far=0x50052f4c
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 

MMU :mae:   sent response to ICACHE mae=0x1, addr=0x5002de00, data=0x0, cacheable=0x0, fsr=0x346DemuxMMUtoCaches: mae = 1 -> 1.

ICACHE: trapped: mae=0x1, instr_pair=0x0, mmu_fsr =0x346
CPU: wrote FSR=0x346, FAR=0x5002de00 to MMU through DCACHEInfo:MMU: updated fsr=0x346, far=0x5002de00
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 

MMU :mae:   sent response to ICACHE mae=0x1, addr=0x500362f8, data=0x0, cacheable=0x0, fsr=0x346DemuxMMUtoCaches: mae = 1 -> 1.

ICACHE: trapped: mae=0x1, instr_pair=0x0, mmu_fsr =0x346
CPU: wrote FSR=0x346, FAR=0x500362f8 to MMU through DCACHEInfo:MMU: updated fsr=0x346, far=0x500362f8
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
Info:MMU: updated fsr=0x386, far=0xceab8

MMU :mae:  sent response to DCACHE mae=0x81, addr=0xceab8, data=0x0, cacheable=0x0DemuxMMUtoCaches: mae = 1 -> 1.
Info:Dcache has moved to trapped state
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
Info:MMU: updated fsr=0x306, far=0xac06a

MMU :mae:  sent response to DCACHE mae=0x81, addr=0xac06a, data=0x0, cacheable=0x0DemuxMMUtoCaches: mae = 1 -> 1.
Info:Dcache has moved to trapped state
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 

MMU :mae:   sent response to ICACHE mae=0x1, addr=0x6d020, data=0x0, cacheable=0x0, fsr=0x346DemuxMMUtoCaches: mae = 1 -> 1.

ICACHE: trapped: mae=0x1, instr_pair=0x0, mmu_fsr =0x346Info:MMU: updated fsr=0x346, far=0x6d020

CPU: wrote FSR=0x346, FAR=0x6d020 to MMU through DCACHE----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 

MMU :mae:   sent response to ICACHE mae=0x1, addr=0x8d34c, data=0x0, cacheable=0x0, fsr=0x346DemuxMMUtoCaches: mae = 1 -> 1.

ICACHE: trapped: mae=0x1, instr_pair=0x0, mmu_fsr =0x346
CPU: wrote FSR=0x346, FAR=0x8d34c to MMU through DCACHEInfo:MMU: updated fsr=0x346, far=0x8d34c
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
Info:MMU: updated fsr=0x306, far=0xbb864

MMU :mae:  sent response to DCACHE mae=0x81, addr=0xbb864, data=0x0, cacheable=0x0DemuxMMUtoCaches: mae = 1 -> 1.
Info:Dcache has moved to trapped state
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
Info:MMU: updated fsr=0x386, far=0x5007cdbc

MMU :mae:  sent response to DCACHE mae=0x81, addr=0x5007cdbc, data=0x0, cacheable=0x0DemuxMMUtoCaches: mae = 1 -> 1.
Info:Dcache has moved to trapped state
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 

MMU :mae:   sent response to ICACHE mae=0x1, addr=0x9313c, data=0x0, cacheable=0x0, fsr=0x346DemuxMMUtoCaches: mae = 1 -> 1.

ICACHE: trapped: mae=0x1, instr_pair=0x0, mmu_fsr =0x346
CPU: wrote FSR=0x346, FAR=0x9313c to MMU through DCACHEInfo:MMU: updated fsr=0x346, far=0x9313c
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
Info:MMU: updated fsr=0x386, far=0x5007a624

MMU :mae:  sent response to DCACHE mae=0x81, addr=0x5007a624, data=0x0, cacheable=0x0DemuxMMUtoCaches: mae = 1 -> 1.
Info:Dcache has moved to trapped state
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
------ Mmu context-register = 1 --------------
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
------ Mmu context-register = 1 --------------
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
------ Mmu context-register = 1 --------------
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
------ Mmu context-register = 5 --------------
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
------ Mmu context-register = 1 --------------
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
------ Mmu context-register = 5 --------------
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
Info:MMU: updated fsr=0x1a6, far=0xcd81d

MMU :mae:  sent response to DCACHE mae=0x81, addr=0xcd81d, data=0x0, cacheable=0x0DemuxMMUtoCaches: mae = 1 -> 1.
Info:Dcache has moved to trapped state
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
Info:MMU: updated fsr=0x1a6, far=0x50018008

MMU :mae:  sent response to DCACHE mae=0x81, addr=0x50018008, data=0x0, cacheable=0x0DemuxMMUtoCaches: mae = 1 -> 1.
Info:Dcache has moved to trapped state
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 

MMU :mae:   sent response to ICACHE mae=0x1, addr=0x50000ec0, data=0x0, cacheable=0x0, fsr=0x346DemuxMMUtoCaches: mae = 1 -> 1.

ICACHE: trapped: mae=0x1, instr_pair=0x0, mmu_fsr =0x346
CPU: wrote FSR=0x346, FAR=0x50000ec0 to MMU through DCACHEInfo:MMU: updated fsr=0x346, far=0x50000ec0
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
Info:MMU: updated fsr=0x306, far=0x50017f74

MMU :mae:  sent response to DCACHE mae=0x81, addr=0x50017f74, data=0x0, cacheable=0x0DemuxMMUtoCaches: mae = 1 -> 1.
Info:Dcache has moved to trapped state
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
Info:MMU: updated fsr=0x38a, far=0x50017ee0

MMU :mae:  sent response to DCACHE mae=0x81, addr=0x50017ee0, data=0x0, cacheable=0x0DemuxMMUtoCaches: mae = 1 -> 1.
Info:Dcache has moved to trapped state
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
Info:MMU: updated fsr=0x306, far=0x10034

MMU :mae:  sent response to DCACHE mae=0x81, addr=0x10034, data=0x0, cacheable=0x0DemuxMMUtoCaches: mae = 1 -> 1.
Info:Dcache has moved to trapped state
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
Info:MMU: updated fsr=0x386, far=0x50007000

MMU :mae:  sent response to DCACHE mae=0x81, addr=0x50007000, data=0x0, cacheable=0x0DemuxMMUtoCaches: mae = 1 -> 1.
Info:Dcache has moved to trapped state
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
Info:MMU: updated fsr=0x306, far=0xcc7e0

MMU :mae:  sent response to DCACHE mae=0x81, addr=0xcc7e0, data=0x0, cacheable=0x0DemuxMMUtoCaches: mae = 1 -> 1.
Info:Dcache has moved to trapped state
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
Info:MMU: updated fsr=0x38a, far=0xcc824

MMU :mae:  sent response to DCACHE mae=0x81, addr=0xcc824, data=0x0, cacheable=0x0DemuxMMUtoCaches: mae = 1 -> 1.
Info:Dcache has moved to trapped state
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
Info:MMU: updated fsr=0x3a6, far=0x50008000

MMU :mae:  sent response to DCACHE mae=0x81, addr=0x50008000, data=0x0, cacheable=0x0DemuxMMUtoCaches: mae = 1 -> 1.
Info:Dcache has moved to trapped state
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
Info:MMU: updated fsr=0x386, far=0x500794b0

MMU :mae:  sent response to DCACHE mae=0x81, addr=0x500794b0, data=0x0, cacheable=0x0DemuxMMUtoCaches: mae = 1 -> 1.
Info:Dcache has moved to trapped state
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
Info:MMU: updated fsr=0x306, far=0x50078dd8

MMU :mae:  sent response to DCACHE mae=0x81, addr=0x50078dd8, data=0x0, cacheable=0x0DemuxMMUtoCaches: mae = 1 -> 1.
Info:Dcache has moved to trapped state
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
Info:MMU: updated fsr=0x306, far=0x50019154

MMU :mae:  sent response to DCACHE mae=0x81, addr=0x50019154, data=0x0, cacheable=0x0DemuxMMUtoCaches: mae = 1 -> 1.
Info:Dcache has moved to trapped state
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
Info:MMU: updated fsr=0x386, far=0x50008690

MMU :mae:  sent response to DCACHE mae=0x81, addr=0x50008690, data=0x0, cacheable=0x0DemuxMMUtoCaches: mae = 1 -> 1.
Info:Dcache has moved to trapped state
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
Info:MMU: updated fsr=0x38a, far=0x50078cfc

MMU :mae:  sent response to DCACHE mae=0x81, addr=0x50078cfc, data=0x0, cacheable=0x0DemuxMMUtoCaches: mae = 1 -> 1.
Info:Dcache has moved to trapped state
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
Info:MMU: updated fsr=0x306, far=0x5007d8a8

MMU :mae:  sent response to DCACHE mae=0x81, addr=0x5007d8a8, data=0x0, cacheable=0x0DemuxMMUtoCaches: mae = 1 -> 1.
Info:Dcache has moved to trapped state
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 

MMU :mae:   sent response to ICACHE mae=0x1, addr=0x5006471c, data=0x0, cacheable=0x0, fsr=0x346DemuxMMUtoCaches: mae = 1 -> 1.

ICACHE: trapped: mae=0x1, instr_pair=0x0, mmu_fsr =0x346
CPU: wrote FSR=0x346, FAR=0x5006471c to MMU through DCACHEInfo:MMU: updated fsr=0x346, far=0x5006471c
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
Info:MMU: updated fsr=0x38a, far=0x5007d43c

MMU :mae:  sent response to DCACHE mae=0x81, addr=0x5007d43c, data=0x0, cacheable=0x0DemuxMMUtoCaches: mae = 1 -> 1.
Info:Dcache has moved to trapped state
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 

MMU :mae:   sent response to ICACHE mae=0x1, addr=0x50049cdc, data=0x0, cacheable=0x0, fsr=0x346DemuxMMUtoCaches: mae = 1 -> 1.

ICACHE: trapped: mae=0x1, instr_pair=0x0, mmu_fsr =0x346
CPU: wrote FSR=0x346, FAR=0x50049cdc to MMU through DCACHEInfo:MMU: updated fsr=0x346, far=0x50049cdc
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 

MMU :mae:   sent response to ICACHE mae=0x1, addr=0x50052f4c, data=0x0, cacheable=0x0, fsr=0x346DemuxMMUtoCaches: mae = 1 -> 1.

ICACHE: trapped: mae=0x1, instr_pair=0x0, mmu_fsr =0x346
CPU: wrote FSR=0x346, FAR=0x50052f4c to MMU through DCACHEInfo:MMU: updated fsr=0x346, far=0x50052f4c
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 

MMU :mae:   sent response to ICACHE mae=0x1, addr=0x5002de00, data=0x0, cacheable=0x0, fsr=0x346DemuxMMUtoCaches: mae = 1 -> 1.

CPU: wrote FSR=0x346, FAR=0x5002de00 to MMU through DCACHE
ICACHE: trapped: mae=0x1, instr_pair=0x0, mmu_fsr =0x346Info:MMU: updated fsr=0x346, far=0x5002de00
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 

MMU :mae:   sent response to ICACHE mae=0x1, addr=0x500362f8, data=0x0, cacheable=0x0, fsr=0x346DemuxMMUtoCaches: mae = 1 -> 1.

ICACHE: trapped: mae=0x1, instr_pair=0x0, mmu_fsr =0x346
CPU: wrote FSR=0x346, FAR=0x500362f8 to MMU through DCACHEInfo:MMU: updated fsr=0x346, far=0x500362f8
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
Info:MMU: updated fsr=0x386, far=0xceab8

MMU :mae:  sent response to DCACHE mae=0x81, addr=0xceab8, data=0x0, cacheable=0x0DemuxMMUtoCaches: mae = 1 -> 1.
Info:Dcache has moved to trapped state
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
Info:MMU: updated fsr=0x306, far=0xac06a

MMU :mae:  sent response to DCACHE mae=0x81, addr=0xac06a, data=0x0, cacheable=0x0DemuxMMUtoCaches: mae = 1 -> 1.
Info:Dcache has moved to trapped state
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 

MMU :mae:   sent response to ICACHE mae=0x1, addr=0x6d020, data=0x0, cacheable=0x0, fsr=0x346DemuxMMUtoCaches: mae = 1 -> 1.

ICACHE: trapped: mae=0x1, instr_pair=0x0, mmu_fsr =0x346
CPU: wrote FSR=0x346, FAR=0x6d020 to MMU through DCACHEInfo:MMU: updated fsr=0x346, far=0x6d020
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 

MMU :mae:   sent response to ICACHE mae=0x1, addr=0x8d34c, data=0x0, cacheable=0x0, fsr=0x346DemuxMMUtoCaches: mae = 1 -> 1.

ICACHE: trapped: mae=0x1, instr_pair=0x0, mmu_fsr =0x346
CPU: wrote FSR=0x346, FAR=0x8d34c to MMU through DCACHEInfo:MMU: updated fsr=0x346, far=0x8d34c
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
Info:MMU: updated fsr=0x306, far=0xbb864

MMU :mae:  sent response to DCACHE mae=0x81, addr=0xbb864, data=0x0, cacheable=0x0DemuxMMUtoCaches: mae = 1 -> 1.
Info:Dcache has moved to trapped state
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
Info:MMU: updated fsr=0x386, far=0x5007cdbc

MMU :mae:  sent response to DCACHE mae=0x81, addr=0x5007cdbc, data=0x0, cacheable=0x0DemuxMMUtoCaches: mae = 1 -> 1.
Info:Dcache has moved to trapped state
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 

MMU :mae:   sent response to ICACHE mae=0x1, addr=0x9313c, data=0x0, cacheable=0x0, fsr=0x346DemuxMMUtoCaches: mae = 1 -> 1.

ICACHE: trapped: mae=0x1, instr_pair=0x0, mmu_fsr =0x346
CPU: wrote FSR=0x346, FAR=0x9313c to MMU through DCACHEInfo:MMU: updated fsr=0x346, far=0x9313c
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
Info:MMU: updated fsr=0x386, far=0x5007a624

MMU :mae:  sent response to DCACHE mae=0x81, addr=0x5007a624, data=0x0, cacheable=0x0DemuxMMUtoCaches: mae = 1 -> 1.
Info:Dcache has moved to trapped state
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
------ Mmu context-register = 1 --------------
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
------ Mmu context-register = 1 --------------
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
------ Mmu context-register = 1 --------------
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
------ Mmu context-register = 6 --------------
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
------ Mmu context-register = 1 --------------
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
------ Mmu context-register = 6 --------------
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
Info:MMU: updated fsr=0x1a6, far=0xcd81d

MMU :mae:  sent response to DCACHE mae=0x81, addr=0xcd81d, data=0x0, cacheable=0x0DemuxMMUtoCaches: mae = 1 -> 1.
Info:Dcache has moved to trapped state
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
Info:MMU: updated fsr=0x1a6, far=0x50018008

MMU :mae:  sent response to DCACHE mae=0x81, addr=0x50018008, data=0x0, cacheable=0x0DemuxMMUtoCaches: mae = 1 -> 1.
Info:Dcache has moved to trapped state
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 

MMU :mae:   sent response to ICACHE mae=0x1, addr=0x50000ec0, data=0x0, cacheable=0x0, fsr=0x346DemuxMMUtoCaches: mae = 1 -> 1.

ICACHE: trapped: mae=0x1, instr_pair=0x0, mmu_fsr =0x346
CPU: wrote FSR=0x346, FAR=0x50000ec0 to MMU through DCACHEInfo:MMU: updated fsr=0x346, far=0x50000ec0
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
Info:MMU: updated fsr=0x306, far=0x50017f74

MMU :mae:  sent response to DCACHE mae=0x81, addr=0x50017f74, data=0x0, cacheable=0x0DemuxMMUtoCaches: mae = 1 -> 1.
Info:Dcache has moved to trapped state
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
Info:MMU: updated fsr=0x38a, far=0x50017ee0

MMU :mae:  sent response to DCACHE mae=0x81, addr=0x50017ee0, data=0x0, cacheable=0x0DemuxMMUtoCaches: mae = 1 -> 1.
Info:Dcache has moved to trapped state
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
Info:MMU: updated fsr=0x306, far=0x10034

MMU :mae:  sent response to DCACHE mae=0x81, addr=0x10034, data=0x0, cacheable=0x0DemuxMMUtoCaches: mae = 1 -> 1.
Info:Dcache has moved to trapped state
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
Info:MMU: updated fsr=0x386, far=0x50007000

MMU :mae:  sent response to DCACHE mae=0x81, addr=0x50007000, data=0x0, cacheable=0x0DemuxMMUtoCaches: mae = 1 -> 1.
Info:Dcache has moved to trapped state
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
Info:MMU: updated fsr=0x306, far=0xcc7e0

MMU :mae:  sent response to DCACHE mae=0x81, addr=0xcc7e0, data=0x0, cacheable=0x0DemuxMMUtoCaches: mae = 1 -> 1.
Info:Dcache has moved to trapped state
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
Info:MMU: updated fsr=0x38a, far=0xcc824

MMU :mae:  sent response to DCACHE mae=0x81, addr=0xcc824, data=0x0, cacheable=0x0DemuxMMUtoCaches: mae = 1 -> 1.
Info:Dcache has moved to trapped state
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
Info:MMU: updated fsr=0x3a6, far=0x50008000

MMU :mae:  sent response to DCACHE mae=0x81, addr=0x50008000, data=0x0, cacheable=0x0DemuxMMUtoCaches: mae = 1 -> 1.
Info:Dcache has moved to trapped state
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
Info:MMU: updated fsr=0x386, far=0x500794b0

MMU :mae:  sent response to DCACHE mae=0x81, addr=0x500794b0, data=0x0, cacheable=0x0DemuxMMUtoCaches: mae = 1 -> 1.
Info:Dcache has moved to trapped state
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
Info:MMU: updated fsr=0x306, far=0x50078dd8

MMU :mae:  sent response to DCACHE mae=0x81, addr=0x50078dd8, data=0x0, cacheable=0x0DemuxMMUtoCaches: mae = 1 -> 1.
Info:Dcache has moved to trapped state
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
Info:MMU: updated fsr=0x306, far=0x50019154

MMU :mae:  sent response to DCACHE mae=0x81, addr=0x50019154, data=0x0, cacheable=0x0DemuxMMUtoCaches: mae = 1 -> 1.
Info:Dcache has moved to trapped state
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
Info:MMU: updated fsr=0x386, far=0x50008690

MMU :mae:  sent response to DCACHE mae=0x81, addr=0x50008690, data=0x0, cacheable=0x0DemuxMMUtoCaches: mae = 1 -> 1.
Info:Dcache has moved to trapped state
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
Info:MMU: updated fsr=0x38a, far=0x50078cfc

MMU :mae:  sent response to DCACHE mae=0x81, addr=0x50078cfc, data=0x0, cacheable=0x0DemuxMMUtoCaches: mae = 1 -> 1.
Info:Dcache has moved to trapped state
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
Info:MMU: updated fsr=0x306, far=0x5007d8a8

MMU :mae:  sent response to DCACHE mae=0x81, addr=0x5007d8a8, data=0x0, cacheable=0x0DemuxMMUtoCaches: mae = 1 -> 1.
Info:Dcache has moved to trapped state
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 

MMU :mae:   sent response to ICACHE mae=0x1, addr=0x5006471c, data=0x0, cacheable=0x0, fsr=0x346DemuxMMUtoCaches: mae = 1 -> 1.

ICACHE: trapped: mae=0x1, instr_pair=0x0, mmu_fsr =0x346
CPU: wrote FSR=0x346, FAR=0x5006471c to MMU through DCACHEInfo:MMU: updated fsr=0x346, far=0x5006471c
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
Info:MMU: updated fsr=0x38a, far=0x5007d43c

MMU :mae:  sent response to DCACHE mae=0x81, addr=0x5007d43c, data=0x0, cacheable=0x0DemuxMMUtoCaches: mae = 1 -> 1.
Info:Dcache has moved to trapped state
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 

MMU :mae:   sent response to ICACHE mae=0x1, addr=0x50049cdc, data=0x0, cacheable=0x0, fsr=0x346DemuxMMUtoCaches: mae = 1 -> 1.

ICACHE: trapped: mae=0x1, instr_pair=0x0, mmu_fsr =0x346
CPU: wrote FSR=0x346, FAR=0x50049cdc to MMU through DCACHEInfo:MMU: updated fsr=0x346, far=0x50049cdc
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 

MMU :mae:   sent response to ICACHE mae=0x1, addr=0x50052f4c, data=0x0, cacheable=0x0, fsr=0x346DemuxMMUtoCaches: mae = 1 -> 1.

ICACHE: trapped: mae=0x1, instr_pair=0x0, mmu_fsr =0x346
CPU: wrote FSR=0x346, FAR=0x50052f4c to MMU through DCACHEInfo:MMU: updated fsr=0x346, far=0x50052f4c
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 

MMU :mae:   sent response to ICACHE mae=0x1, addr=0x5002de00, data=0x0, cacheable=0x0, fsr=0x346DemuxMMUtoCaches: mae = 1 -> 1.

ICACHE: trapped: mae=0x1, instr_pair=0x0, mmu_fsr =0x346
CPU: wrote FSR=0x346, FAR=0x5002de00 to MMU through DCACHEInfo:MMU: updated fsr=0x346, far=0x5002de00
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 

MMU :mae:   sent response to ICACHE mae=0x1, addr=0x500362f8, data=0x0, cacheable=0x0, fsr=0x346DemuxMMUtoCaches: mae = 1 -> 1.

ICACHE: trapped: mae=0x1, instr_pair=0x0, mmu_fsr =0x346
CPU: wrote FSR=0x346, FAR=0x500362f8 to MMU through DCACHEInfo:MMU: updated fsr=0x346, far=0x500362f8
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
Info:MMU: updated fsr=0x386, far=0xceab8

MMU :mae:  sent response to DCACHE mae=0x81, addr=0xceab8, data=0x0, cacheable=0x0DemuxMMUtoCaches: mae = 1 -> 1.
Info:Dcache has moved to trapped state
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
Info:MMU: updated fsr=0x306, far=0xac06a

MMU :mae:  sent response to DCACHE mae=0x81, addr=0xac06a, data=0x0, cacheable=0x0DemuxMMUtoCaches: mae = 1 -> 1.
Info:Dcache has moved to trapped state
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
Info:MMU: updated fsr=0x306, far=0x9a730

MMU :mae:  sent response to DCACHE mae=0x81, addr=0x9a730, data=0x0, cacheable=0x0DemuxMMUtoCaches: mae = 1 -> 1.
Info:Dcache has moved to trapped state
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 

MMU :mae:   sent response to ICACHE mae=0x1, addr=0x58130, data=0x0, cacheable=0x0, fsr=0x346DemuxMMUtoCaches: mae = 1 -> 1.

ICACHE: trapped: mae=0x1, instr_pair=0x0, mmu_fsr =0x346
CPU: wrote FSR=0x346, FAR=0x58130 to MMU through DCACHEInfo:MMU: updated fsr=0x346, far=0x58130
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
Info:MMU: updated fsr=0x386, far=0xcf004

MMU :mae:  sent response to DCACHE mae=0x81, addr=0xcf004, data=0x0, cacheable=0x0DemuxMMUtoCaches: mae = 1 -> 1.
Info:Dcache has moved to trapped state
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 

MMU :mae:   sent response to ICACHE mae=0x1, addr=0x8d34c, data=0x0, cacheable=0x0, fsr=0x346DemuxMMUtoCaches: mae = 1 -> 1.

ICACHE: trapped: mae=0x1, instr_pair=0x0, mmu_fsr =0x346
CPU: wrote FSR=0x346, FAR=0x8d34c to MMU through DCACHEInfo:MMU: updated fsr=0x346, far=0x8d34c
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
Info:MMU: updated fsr=0x386, far=0x5007cdbc

MMU :mae:  sent response to DCACHE mae=0x81, addr=0x5007cdbc, data=0x0, cacheable=0x0DemuxMMUtoCaches: mae = 1 -> 1.
Info:Dcache has moved to trapped state
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
Info:MMU: updated fsr=0x386, far=0xd0064

MMU :mae:  sent response to DCACHE mae=0x81, addr=0xd0064, data=0x0, cacheable=0x0DemuxMMUtoCaches: mae = 1 -> 1.
Info:Dcache has moved to trapped state
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
Info:MMU: updated fsr=0x306, far=0x5007a620

MMU :mae:  sent response to DCACHE mae=0x81, addr=0x5007a620, data=0x0, cacheable=0x0DemuxMMUtoCaches: mae = 1 -> 1.
Info:Dcache has moved to trapped state
Info:MMU: updated fsr=0x38a, far=0x5007a618

MMU :mae:  sent response to DCACHE mae=0x81, addr=0x5007a618, data=0x0, cacheable=0x0DemuxMMUtoCaches: mae = 1 -> 1.
Info:Dcache has moved to trapped state
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
Info:MMU: updated fsr=0x386, far=0xd10c4

MMU :mae:  sent response to DCACHE mae=0x81, addr=0xd10c4, data=0x0, cacheable=0x0DemuxMMUtoCaches: mae = 1 -> 1.
Info:Dcache has moved to trapped state
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
Info:MMU: updated fsr=0x386, far=0xd20cc

MMU :mae:  sent response to DCACHE mae=0x81, addr=0xd20cc, data=0x0, cacheable=0x0DemuxMMUtoCaches: mae = 1 -> 1.
Info:Dcache has moved to trapped state
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
Info:MMU: updated fsr=0x386, far=0xd30d4

MMU :mae:  sent response to DCACHE mae=0x81, addr=0xd30d4, data=0x0, cacheable=0x0DemuxMMUtoCaches: mae = 1 -> 1.
Info:Dcache has moved to trapped state
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
------ Mmu context-register = 7 --------------
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
Info:MMU: updated fsr=0x1a6, far=0xcd81d

MMU :mae:  sent response to DCACHE mae=0x81, addr=0xcd81d, data=0x0, cacheable=0x0DemuxMMUtoCaches: mae = 1 -> 1.
Info:Dcache has moved to trapped state
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
Info:MMU: updated fsr=0x1a6, far=0x50018008

MMU :mae:  sent response to DCACHE mae=0x81, addr=0x50018008, data=0x0, cacheable=0x0DemuxMMUtoCaches: mae = 1 -> 1.
Info:Dcache has moved to trapped state
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 

MMU :mae:   sent response to ICACHE mae=0x1, addr=0x50000ec0, data=0x0, cacheable=0x0, fsr=0x346DemuxMMUtoCaches: mae = 1 -> 1.

ICACHE: trapped: mae=0x1, instr_pair=0x0, mmu_fsr =0x346
CPU: wrote FSR=0x346, FAR=0x50000ec0 to MMU through DCACHEInfo:MMU: updated fsr=0x346, far=0x50000ec0
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
Info:MMU: updated fsr=0x306, far=0x50017f74

MMU :mae:  sent response to DCACHE mae=0x81, addr=0x50017f74, data=0x0, cacheable=0x0DemuxMMUtoCaches: mae = 1 -> 1.
Info:Dcache has moved to trapped state
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
Info:MMU: updated fsr=0x38a, far=0x50017ee0

MMU :mae:  sent response to DCACHE mae=0x81, addr=0x50017ee0, data=0x0, cacheable=0x0DemuxMMUtoCaches: mae = 1 -> 1.
Info:Dcache has moved to trapped state
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
Info:MMU: updated fsr=0x306, far=0x10034

MMU :mae:  sent response to DCACHE mae=0x81, addr=0x10034, data=0x0, cacheable=0x0DemuxMMUtoCaches: mae = 1 -> 1.
Info:Dcache has moved to trapped state
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
Info:MMU: updated fsr=0x386, far=0x50007000
DemuxMMUtoCaches: mae = 1 -> 1.

MMU :mae:  sent response to DCACHE mae=0x81, addr=0x50007000, data=0x0, cacheable=0x0Info:Dcache has moved to trapped state
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
Info:MMU: updated fsr=0x306, far=0xcc7e0

MMU :mae:  sent response to DCACHE mae=0x81, addr=0xcc7e0, data=0x0, cacheable=0x0DemuxMMUtoCaches: mae = 1 -> 1.
Info:Dcache has moved to trapped state
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
Info:MMU: updated fsr=0x38a, far=0xcc824

MMU :mae:  sent response to DCACHE mae=0x81, addr=0xcc824, data=0x0, cacheable=0x0DemuxMMUtoCaches: mae = 1 -> 1.
Info:Dcache has moved to trapped state
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
Info:MMU: updated fsr=0x3a6, far=0x50008000

MMU :mae:  sent response to DCACHE mae=0x81, addr=0x50008000, data=0x0, cacheable=0x0DemuxMMUtoCaches: mae = 1 -> 1.
Info:Dcache has moved to trapped state
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
Info:MMU: updated fsr=0x386, far=0x500794b0

MMU :mae:  sent response to DCACHE mae=0x81, addr=0x500794b0, data=0x0, cacheable=0x0DemuxMMUtoCaches: mae = 1 -> 1.
Info:Dcache has moved to trapped state
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
Info:MMU: updated fsr=0x306, far=0x50078dd8

MMU :mae:  sent response to DCACHE mae=0x81, addr=0x50078dd8, data=0x0, cacheable=0x0DemuxMMUtoCaches: mae = 1 -> 1.
Info:Dcache has moved to trapped state
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
Info:MMU: updated fsr=0x306, far=0x50019154

MMU :mae:  sent response to DCACHE mae=0x81, addr=0x50019154, data=0x0, cacheable=0x0DemuxMMUtoCaches: mae = 1 -> 1.
Info:Dcache has moved to trapped state
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
Info:MMU: updated fsr=0x386, far=0x50008690

MMU :mae:  sent response to DCACHE mae=0x81, addr=0x50008690, data=0x0, cacheable=0x0DemuxMMUtoCaches: mae = 1 -> 1.
Info:Dcache has moved to trapped state
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
Info:MMU: updated fsr=0x38a, far=0x50078cfc

MMU :mae:  sent response to DCACHE mae=0x81, addr=0x50078cfc, data=0x0, cacheable=0x0DemuxMMUtoCaches: mae = 1 -> 1.
Info:Dcache has moved to trapped state
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
Info:MMU: updated fsr=0x306, far=0x5007d8a8

MMU :mae:  sent response to DCACHE mae=0x81, addr=0x5007d8a8, data=0x0, cacheable=0x0DemuxMMUtoCaches: mae = 1 -> 1.
Info:Dcache has moved to trapped state
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 

MMU :mae:   sent response to ICACHE mae=0x1, addr=0x5006471c, data=0x0, cacheable=0x0, fsr=0x346DemuxMMUtoCaches: mae = 1 -> 1.
Info:MMU: updated fsr=0x346, far=0x5006471c

ICACHE: trapped: mae=0x1, instr_pair=0x0, mmu_fsr =0x346
CPU: wrote FSR=0x346, FAR=0x5006471c to MMU through DCACHE----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
Info:MMU: updated fsr=0x38a, far=0x5007d43c

MMU :mae:  sent response to DCACHE mae=0x81, addr=0x5007d43c, data=0x0, cacheable=0x0DemuxMMUtoCaches: mae = 1 -> 1.
Info:Dcache has moved to trapped state
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 

MMU :mae:   sent response to ICACHE mae=0x1, addr=0x50049cdc, data=0x0, cacheable=0x0, fsr=0x346DemuxMMUtoCaches: mae = 1 -> 1.

ICACHE: trapped: mae=0x1, instr_pair=0x0, mmu_fsr =0x346
CPU: wrote FSR=0x346, FAR=0x50049cdc to MMU through DCACHEInfo:MMU: updated fsr=0x346, far=0x50049cdc
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 

MMU :mae:   sent response to ICACHE mae=0x1, addr=0x50052f4c, data=0x0, cacheable=0x0, fsr=0x346DemuxMMUtoCaches: mae = 1 -> 1.

ICACHE: trapped: mae=0x1, instr_pair=0x0, mmu_fsr =0x346
CPU: wrote FSR=0x346, FAR=0x50052f4c to MMU through DCACHEInfo:MMU: updated fsr=0x346, far=0x50052f4c
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 

MMU :mae:   sent response to ICACHE mae=0x1, addr=0x5002de00, data=0x0, cacheable=0x0, fsr=0x346DemuxMMUtoCaches: mae = 1 -> 1.

ICACHE: trapped: mae=0x1, instr_pair=0x0, mmu_fsr =0x346
CPU: wrote FSR=0x346, FAR=0x5002de00 to MMU through DCACHEInfo:MMU: updated fsr=0x346, far=0x5002de00
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 

MMU :mae:   sent response to ICACHE mae=0x1, addr=0x500362f8, data=0x0, cacheable=0x0, fsr=0x346DemuxMMUtoCaches: mae = 1 -> 1.

ICACHE: trapped: mae=0x1, instr_pair=0x0, mmu_fsr =0x346
CPU: wrote FSR=0x346, FAR=0x500362f8 to MMU through DCACHEInfo:MMU: updated fsr=0x346, far=0x500362f8
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
Info:MMU: updated fsr=0x386, far=0xceab8

MMU :mae:  sent response to DCACHE mae=0x81, addr=0xceab8, data=0x0, cacheable=0x0DemuxMMUtoCaches: mae = 1 -> 1.
Info:Dcache has moved to trapped state
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
Info:MMU: updated fsr=0x306, far=0xac06a

MMU :mae:  sent response to DCACHE mae=0x81, addr=0xac06a, data=0x0, cacheable=0x0DemuxMMUtoCaches: mae = 1 -> 1.
Info:Dcache has moved to trapped state
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 

MMU :mae:   sent response to ICACHE mae=0x1, addr=0x23268, data=0x0, cacheable=0x0, fsr=0x346DemuxMMUtoCaches: mae = 1 -> 1.

ICACHE: trapped: mae=0x1, instr_pair=0x0, mmu_fsr =0x346
CPU: wrote FSR=0x346, FAR=0x23268 to MMU through DCACHEInfo:MMU: updated fsr=0x346, far=0x23268
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
Info:MMU: updated fsr=0x386, far=0xcf004

MMU :mae:  sent response to DCACHE mae=0x81, addr=0xcf004, data=0x0, cacheable=0x0DemuxMMUtoCaches: mae = 1 -> 1.
Info:Dcache has moved to trapped state
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 

MMU :mae:   sent response to ICACHE mae=0x1, addr=0x8d34c, data=0x0, cacheable=0x0, fsr=0x346DemuxMMUtoCaches: mae = 1 -> 1.

ICACHE: trapped: mae=0x1, instr_pair=0x0, mmu_fsr =0x346
CPU: wrote FSR=0x346, FAR=0x8d34c to MMU through DCACHEInfo:MMU: updated fsr=0x346, far=0x8d34c
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
Info:MMU: updated fsr=0x306, far=0x9d7f0

MMU :mae:  sent response to DCACHE mae=0x81, addr=0x9d7f0, data=0x0, cacheable=0x0DemuxMMUtoCaches: mae = 1 -> 1.
Info:Dcache has moved to trapped state
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
Info:MMU: updated fsr=0x306, far=0xba68b

MMU :mae:  sent response to DCACHE mae=0x81, addr=0xba68b, data=0x0, cacheable=0x0DemuxMMUtoCaches: mae = 1 -> 1.
Info:Dcache has moved to trapped state
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
Info:MMU: updated fsr=0x386, far=0x5007cdbc

MMU :mae:  sent response to DCACHE mae=0x81, addr=0x5007cdbc, data=0x0, cacheable=0x0DemuxMMUtoCaches: mae = 1 -> 1.
Info:Dcache has moved to trapped state
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
Info:MMU: updated fsr=0x386, far=0xd05f4

MMU :mae:  sent response to DCACHE mae=0x81, addr=0xd05f4, data=0x0, cacheable=0x0DemuxMMUtoCaches: mae = 1 -> 1.
Info:Dcache has moved to trapped state
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
Info:MMU: updated fsr=0x306, far=0x5007a620

MMU :mae:  sent response to DCACHE mae=0x81, addr=0x5007a620, data=0x0, cacheable=0x0DemuxMMUtoCaches: mae = 1 -> 1.
Info:Dcache has moved to trapped state
Info:MMU: updated fsr=0x38a, far=0x5007a618

MMU :mae:  sent response to DCACHE mae=0x81, addr=0x5007a618, data=0x0, cacheable=0x0DemuxMMUtoCaches: mae = 1 -> 1.
Info:Dcache has moved to trapped state
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
Info:MMU: updated fsr=0x386, far=0xd1664

MMU :mae:  sent response to DCACHE mae=0x81, addr=0xd1664, data=0x0, cacheable=0x0DemuxMMUtoCaches: mae = 1 -> 1.
Info:Dcache has moved to trapped state
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
------ Mmu context-register = 6 --------------
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
Info:MMU: updated fsr=0x386, far=0xd40dc

MMU :mae:  sent response to DCACHE mae=0x81, addr=0xd40dc, data=0x0, cacheable=0x0DemuxMMUtoCaches: mae = 1 -> 1.
Info:Dcache has moved to trapped state
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
mount: mounting devpts on /dev/pts failed: No such device
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
------ Mmu context-register = 1 --------------
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
------ Mmu context-register = 1 --------------
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
------ Mmu context-register = 1 --------------
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
------ Mmu context-register = 8 --------------
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
------ Mmu context-register = 1 --------------
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
------ Mmu context-register = 8 --------------
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
Info:MMU: updated fsr=0x1a6, far=0xcd81d

MMU :mae:  sent response to DCACHE mae=0x81, addr=0xcd81d, data=0x0, cacheable=0x0DemuxMMUtoCaches: mae = 1 -> 1.
Info:Dcache has moved to trapped state
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
Info:MMU: updated fsr=0x1a6, far=0x50018008

MMU :mae:  sent response to DCACHE mae=0x81, addr=0x50018008, data=0x0, cacheable=0x0DemuxMMUtoCaches: mae = 1 -> 1.
Info:Dcache has moved to trapped state
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 

MMU :mae:   sent response to ICACHE mae=0x1, addr=0x50000ec0, data=0x0, cacheable=0x0, fsr=0x346DemuxMMUtoCaches: mae = 1 -> 1.

ICACHE: trapped: mae=0x1, instr_pair=0x0, mmu_fsr =0x346
CPU: wrote FSR=0x346, FAR=0x50000ec0 to MMU through DCACHEInfo:MMU: updated fsr=0x346, far=0x50000ec0
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
Info:MMU: updated fsr=0x306, far=0x50017f74

MMU :mae:  sent response to DCACHE mae=0x81, addr=0x50017f74, data=0x0, cacheable=0x0DemuxMMUtoCaches: mae = 1 -> 1.
Info:Dcache has moved to trapped state
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
Info:MMU: updated fsr=0x38a, far=0x50017ee0

MMU :mae:  sent response to DCACHE mae=0x81, addr=0x50017ee0, data=0x0, cacheable=0x0DemuxMMUtoCaches: mae = 1 -> 1.
Info:Dcache has moved to trapped state
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
Info:MMU: updated fsr=0x306, far=0x10034

MMU :mae:  sent response to DCACHE mae=0x81, addr=0x10034, data=0x0, cacheable=0x0DemuxMMUtoCaches: mae = 1 -> 1.
Info:Dcache has moved to trapped state
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
Info:MMU: updated fsr=0x386, far=0x50007000

MMU :mae:  sent response to DCACHE mae=0x81, addr=0x50007000, data=0x0, cacheable=0x0DemuxMMUtoCaches: mae = 1 -> 1.
Info:Dcache has moved to trapped state
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
Info:MMU: updated fsr=0x306, far=0xcc7e0

MMU :mae:  sent response to DCACHE mae=0x81, addr=0xcc7e0, data=0x0, cacheable=0x0DemuxMMUtoCaches: mae = 1 -> 1.
Info:Dcache has moved to trapped state
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
Info:MMU: updated fsr=0x38a, far=0xcc824

MMU :mae:  sent response to DCACHE mae=0x81, addr=0xcc824, data=0x0, cacheable=0x0DemuxMMUtoCaches: mae = 1 -> 1.
Info:Dcache has moved to trapped state
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
Info:MMU: updated fsr=0x3a6, far=0x50008000

MMU :mae:  sent response to DCACHE mae=0x81, addr=0x50008000, data=0x0, cacheable=0x0DemuxMMUtoCaches: mae = 1 -> 1.
Info:Dcache has moved to trapped state
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
Info:MMU: updated fsr=0x386, far=0x500794b0

MMU :mae:  sent response to DCACHE mae=0x81, addr=0x500794b0, data=0x0, cacheable=0x0DemuxMMUtoCaches: mae = 1 -> 1.
Info:Dcache has moved to trapped state
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
Info:MMU: updated fsr=0x306, far=0x50078dd8

MMU :mae:  sent response to DCACHE mae=0x81, addr=0x50078dd8, data=0x0, cacheable=0x0DemuxMMUtoCaches: mae = 1 -> 1.
Info:Dcache has moved to trapped state
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
Info:MMU: updated fsr=0x306, far=0x50019154

MMU :mae:  sent response to DCACHE mae=0x81, addr=0x50019154, data=0x0, cacheable=0x0DemuxMMUtoCaches: mae = 1 -> 1.
Info:Dcache has moved to trapped state
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
Info:MMU: updated fsr=0x386, far=0x50008690

MMU :mae:  sent response to DCACHE mae=0x81, addr=0x50008690, data=0x0, cacheable=0x0DemuxMMUtoCaches: mae = 1 -> 1.
Info:Dcache has moved to trapped state
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
Info:MMU: updated fsr=0x38a, far=0x50078cfc

MMU :mae:  sent response to DCACHE mae=0x81, addr=0x50078cfc, data=0x0, cacheable=0x0DemuxMMUtoCaches: mae = 1 -> 1.
Info:Dcache has moved to trapped state
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
------ Mmu context-register = 8 --------------
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
Info:MMU: updated fsr=0x306, far=0x5007d8a8

MMU :mae:  sent response to DCACHE mae=0x81, addr=0x5007d8a8, data=0x0, cacheable=0x0DemuxMMUtoCaches: mae = 1 -> 1.
Info:Dcache has moved to trapped state
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 

MMU :mae:   sent response to ICACHE mae=0x1, addr=0x5006471c, data=0x0, cacheable=0x0, fsr=0x346DemuxMMUtoCaches: mae = 1 -> 1.

ICACHE: trapped: mae=0x1, instr_pair=0x0, mmu_fsr =0x346
CPU: wrote FSR=0x346, FAR=0x5006471c to MMU through DCACHEInfo:MMU: updated fsr=0x346, far=0x5006471c
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
Info:MMU: updated fsr=0x38a, far=0x5007d43c

MMU :mae:  sent response to DCACHE mae=0x81, addr=0x5007d43c, data=0x0, cacheable=0x0DemuxMMUtoCaches: mae = 1 -> 1.
Info:Dcache has moved to trapped state
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 

MMU :mae:   sent response to ICACHE mae=0x1, addr=0x50049cdc, data=0x0, cacheable=0x0, fsr=0x346DemuxMMUtoCaches: mae = 1 -> 1.

ICACHE: trapped: mae=0x1, instr_pair=0x0, mmu_fsr =0x346
CPU: wrote FSR=0x346, FAR=0x50049cdc to MMU through DCACHEInfo:MMU: updated fsr=0x346, far=0x50049cdc
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 

MMU :mae:   sent response to ICACHE mae=0x1, addr=0x50052f4c, data=0x0, cacheable=0x0, fsr=0x346DemuxMMUtoCaches: mae = 1 -> 1.

ICACHE: trapped: mae=0x1, instr_pair=0x0, mmu_fsr =0x346
CPU: wrote FSR=0x346, FAR=0x50052f4c to MMU through DCACHEInfo:MMU: updated fsr=0x346, far=0x50052f4c
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 

MMU :mae:   sent response to ICACHE mae=0x1, addr=0x5002de00, data=0x0, cacheable=0x0, fsr=0x346DemuxMMUtoCaches: mae = 1 -> 1.

ICACHE: trapped: mae=0x1, instr_pair=0x0, mmu_fsr =0x346
CPU: wrote FSR=0x346, FAR=0x5002de00 to MMU through DCACHEInfo:MMU: updated fsr=0x346, far=0x5002de00
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 

MMU :mae:   sent response to ICACHE mae=0x1, addr=0x500362f8, data=0x0, cacheable=0x0, fsr=0x346DemuxMMUtoCaches: mae = 1 -> 1.

ICACHE: trapped: mae=0x1, instr_pair=0x0, mmu_fsr =0x346
CPU: wrote FSR=0x346, FAR=0x500362f8 to MMU through DCACHEInfo:MMU: updated fsr=0x346, far=0x500362f8
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
Info:MMU: updated fsr=0x386, far=0xceab8

MMU :mae:  sent response to DCACHE mae=0x81, addr=0xceab8, data=0x0, cacheable=0x0DemuxMMUtoCaches: mae = 1 -> 1.
Info:Dcache has moved to trapped state
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
Info:MMU: updated fsr=0x306, far=0xac06a

MMU :mae:  sent response to DCACHE mae=0x81, addr=0xac06a, data=0x0, cacheable=0x0DemuxMMUtoCaches: mae = 1 -> 1.
Info:Dcache has moved to trapped state
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 

MMU :mae:   sent response to ICACHE mae=0x1, addr=0x25504, data=0x0, cacheable=0x0, fsr=0x346DemuxMMUtoCaches: mae = 1 -> 1.

ICACHE: trapped: mae=0x1, instr_pair=0x0, mmu_fsr =0x346
CPU: wrote FSR=0x346, FAR=0x25504 to MMU through DCACHEInfo:MMU: updated fsr=0x346, far=0x25504
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 

MMU :mae:   sent response to ICACHE mae=0x1, addr=0x8d34c, data=0x0, cacheable=0x0, fsr=0x346DemuxMMUtoCaches: mae = 1 -> 1.

ICACHE: trapped: mae=0x1, instr_pair=0x0, mmu_fsr =0x346
CPU: wrote FSR=0x346, FAR=0x8d34c to MMU through DCACHEInfo:MMU: updated fsr=0x346, far=0x8d34c
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
Info:MMU: updated fsr=0x306, far=0x9dd58

MMU :mae:  sent response to DCACHE mae=0x81, addr=0x9dd58, data=0x0, cacheable=0x0DemuxMMUtoCaches: mae = 1 -> 1.
Info:Dcache has moved to trapped state
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
Info:MMU: updated fsr=0x386, far=0x5007cdbc

MMU :mae:  sent response to DCACHE mae=0x81, addr=0x5007cdbc, data=0x0, cacheable=0x0DemuxMMUtoCaches: mae = 1 -> 1.
Info:Dcache has moved to trapped state
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
Info:MMU: updated fsr=0x386, far=0xcf004

MMU :mae:  sent response to DCACHE mae=0x81, addr=0xcf004, data=0x0, cacheable=0x0DemuxMMUtoCaches: mae = 1 -> 1.
Info:Dcache has moved to trapped state
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
Info:MMU: updated fsr=0x386, far=0xd0064

MMU :mae:  sent response to DCACHE mae=0x81, addr=0xd0064, data=0x0, cacheable=0x0DemuxMMUtoCaches: mae = 1 -> 1.
Info:Dcache has moved to trapped state
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
Info:MMU: updated fsr=0x306, far=0x5007a620

MMU :mae:  sent response to DCACHE mae=0x81, addr=0x5007a620, data=0x0, cacheable=0x0DemuxMMUtoCaches: mae = 1 -> 1.
Info:Dcache has moved to trapped state
Info:MMU: updated fsr=0x38a, far=0x5007a618

MMU :mae:  sent response to DCACHE mae=0x81, addr=0x5007a618, data=0x0, cacheable=0x0DemuxMMUtoCaches: mae = 1 -> 1.
Info:Dcache has moved to trapped state
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
------ Mmu context-register = 1 --------------
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
------ Mmu context-register = 1 --------------
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
------ Mmu context-register = 1 --------------
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
------ Mmu context-register = 9 --------------
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
------ Mmu context-register = 1 --------------
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
------ Mmu context-register = 9 --------------
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
Info:MMU: updated fsr=0x1a6, far=0xcd81d

MMU :mae:  sent response to DCACHE mae=0x81, addr=0xcd81d, data=0x0, cacheable=0x0DemuxMMUtoCaches: mae = 1 -> 1.
Info:Dcache has moved to trapped state
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
Info:MMU: updated fsr=0x1a6, far=0x50018008

MMU :mae:  sent response to DCACHE mae=0x81, addr=0x50018008, data=0x0, cacheable=0x0DemuxMMUtoCaches: mae = 1 -> 1.
Info:Dcache has moved to trapped state
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 

MMU :mae:   sent response to ICACHE mae=0x1, addr=0x50000ec0, data=0x0, cacheable=0x0, fsr=0x346DemuxMMUtoCaches: mae = 1 -> 1.

ICACHE: trapped: mae=0x1, instr_pair=0x0, mmu_fsr =0x346
CPU: wrote FSR=0x346, FAR=0x50000ec0 to MMU through DCACHEInfo:MMU: updated fsr=0x346, far=0x50000ec0
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
Info:MMU: updated fsr=0x306, far=0x50017f74

MMU :mae:  sent response to DCACHE mae=0x81, addr=0x50017f74, data=0x0, cacheable=0x0DemuxMMUtoCaches: mae = 1 -> 1.
Info:Dcache has moved to trapped state
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
Info:MMU: updated fsr=0x38a, far=0x50017ee0

MMU :mae:  sent response to DCACHE mae=0x81, addr=0x50017ee0, data=0x0, cacheable=0x0DemuxMMUtoCaches: mae = 1 -> 1.
Info:Dcache has moved to trapped state
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
Info:MMU: updated fsr=0x306, far=0x10034

MMU :mae:  sent response to DCACHE mae=0x81, addr=0x10034, data=0x0, cacheable=0x0DemuxMMUtoCaches: mae = 1 -> 1.
Info:Dcache has moved to trapped state
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
Info:MMU: updated fsr=0x386, far=0x50007000

MMU :mae:  sent response to DCACHE mae=0x81, addr=0x50007000, data=0x0, cacheable=0x0DemuxMMUtoCaches: mae = 1 -> 1.
Info:Dcache has moved to trapped state
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
Info:MMU: updated fsr=0x306, far=0xcc7e0

MMU :mae:  sent response to DCACHE mae=0x81, addr=0xcc7e0, data=0x0, cacheable=0x0DemuxMMUtoCaches: mae = 1 -> 1.
Info:Dcache has moved to trapped state
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
Info:MMU: updated fsr=0x38a, far=0xcc824

MMU :mae:  sent response to DCACHE mae=0x81, addr=0xcc824, data=0x0, cacheable=0x0DemuxMMUtoCaches: mae = 1 -> 1.
Info:Dcache has moved to trapped state
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
Info:MMU: updated fsr=0x3a6, far=0x50008000

MMU :mae:  sent response to DCACHE mae=0x81, addr=0x50008000, data=0x0, cacheable=0x0DemuxMMUtoCaches: mae = 1 -> 1.
Info:Dcache has moved to trapped state
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
Info:MMU: updated fsr=0x386, far=0x500794b0

MMU :mae:  sent response to DCACHE mae=0x81, addr=0x500794b0, data=0x0, cacheable=0x0DemuxMMUtoCaches: mae = 1 -> 1.
Info:Dcache has moved to trapped state
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
Info:MMU: updated fsr=0x306, far=0x50078dd8

MMU :mae:  sent response to DCACHE mae=0x81, addr=0x50078dd8, data=0x0, cacheable=0x0DemuxMMUtoCaches: mae = 1 -> 1.
Info:Dcache has moved to trapped state
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
Info:MMU: updated fsr=0x306, far=0x50019154

MMU :mae:  sent response to DCACHE mae=0x81, addr=0x50019154, data=0x0, cacheable=0x0DemuxMMUtoCaches: mae = 1 -> 1.
Info:Dcache has moved to trapped state
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
Info:MMU: updated fsr=0x386, far=0x50008690

MMU :mae:  sent response to DCACHE mae=0x81, addr=0x50008690, data=0x0, cacheable=0x0DemuxMMUtoCaches: mae = 1 -> 1.
Info:Dcache has moved to trapped state
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
Info:MMU: updated fsr=0x38a, far=0x50078cfc

MMU :mae:  sent response to DCACHE mae=0x81, addr=0x50078cfc, data=0x0, cacheable=0x0DemuxMMUtoCaches: mae = 1 -> 1.
Info:Dcache has moved to trapped state
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
Info:MMU: updated fsr=0x306, far=0x5007d8a8

MMU :mae:  sent response to DCACHE mae=0x81, addr=0x5007d8a8, data=0x0, cacheable=0x0DemuxMMUtoCaches: mae = 1 -> 1.
Info:Dcache has moved to trapped state
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 

MMU :mae:   sent response to ICACHE mae=0x1, addr=0x5006471c, data=0x0, cacheable=0x0, fsr=0x346DemuxMMUtoCaches: mae = 1 -> 1.

ICACHE: trapped: mae=0x1, instr_pair=0x0, mmu_fsr =0x346
CPU: wrote FSR=0x346, FAR=0x5006471c to MMU through DCACHEInfo:MMU: updated fsr=0x346, far=0x5006471c
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
Info:MMU: updated fsr=0x38a, far=0x5007d43c

MMU :mae:  sent response to DCACHE mae=0x81, addr=0x5007d43c, data=0x0, cacheable=0x0DemuxMMUtoCaches: mae = 1 -> 1.
Info:Dcache has moved to trapped state
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 

MMU :mae:   sent response to ICACHE mae=0x1, addr=0x50049cdc, data=0x0, cacheable=0x0, fsr=0x346DemuxMMUtoCaches: mae = 1 -> 1.

ICACHE: trapped: mae=0x1, instr_pair=0x0, mmu_fsr =0x346
CPU: wrote FSR=0x346, FAR=0x50049cdc to MMU through DCACHEInfo:MMU: updated fsr=0x346, far=0x50049cdc
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 

MMU :mae:   sent response to ICACHE mae=0x1, addr=0x50052f4c, data=0x0, cacheable=0x0, fsr=0x346DemuxMMUtoCaches: mae = 1 -> 1.

ICACHE: trapped: mae=0x1, instr_pair=0x0, mmu_fsr =0x346
CPU: wrote FSR=0x346, FAR=0x50052f4c to MMU through DCACHEInfo:MMU: updated fsr=0x346, far=0x50052f4c
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 

MMU :mae:   sent response to ICACHE mae=0x1, addr=0x5002de00, data=0x0, cacheable=0x0, fsr=0x346DemuxMMUtoCaches: mae = 1 -> 1.

ICACHE: trapped: mae=0x1, instr_pair=0x0, mmu_fsr =0x346
CPU: wrote FSR=0x346, FAR=0x5002de00 to MMU through DCACHEInfo:MMU: updated fsr=0x346, far=0x5002de00
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 

MMU :mae:   sent response to ICACHE mae=0x1, addr=0x500362f8, data=0x0, cacheable=0x0, fsr=0x346DemuxMMUtoCaches: mae = 1 -> 1.

ICACHE: trapped: mae=0x1, instr_pair=0x0, mmu_fsr =0x346
CPU: wrote FSR=0x346, FAR=0x500362f8 to MMU through DCACHEInfo:MMU: updated fsr=0x346, far=0x500362f8
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
Info:MMU: updated fsr=0x386, far=0xceab8

MMU :mae:  sent response to DCACHE mae=0x81, addr=0xceab8, data=0x0, cacheable=0x0DemuxMMUtoCaches: mae = 1 -> 1.
Info:Dcache has moved to trapped state
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
Info:MMU: updated fsr=0x306, far=0xac06a

MMU :mae:  sent response to DCACHE mae=0x81, addr=0xac06a, data=0x0, cacheable=0x0DemuxMMUtoCaches: mae = 1 -> 1.
Info:Dcache has moved to trapped state
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
Info:MMU: updated fsr=0x306, far=0x9a730

MMU :mae:  sent response to DCACHE mae=0x81, addr=0x9a730, data=0x0, cacheable=0x0DemuxMMUtoCaches: mae = 1 -> 1.
Info:Dcache has moved to trapped state
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 

MMU :mae:   sent response to ICACHE mae=0x1, addr=0x4bc00, data=0x0, cacheable=0x0, fsr=0x346DemuxMMUtoCaches: mae = 1 -> 1.

ICACHE: trapped: mae=0x1, instr_pair=0x0, mmu_fsr =0x346
CPU: wrote FSR=0x346, FAR=0x4bc00 to MMU through DCACHEInfo:MMU: updated fsr=0x346, far=0x4bc00
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
Info:MMU: updated fsr=0x386, far=0xcf004

MMU :mae:  sent response to DCACHE mae=0x81, addr=0xcf004, data=0x0, cacheable=0x0DemuxMMUtoCaches: mae = 1 -> 1.
Info:Dcache has moved to trapped state
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
Info:MMU: updated fsr=0x386, far=0xd061c

MMU :mae:  sent response to DCACHE mae=0x81, addr=0xd061c, data=0x0, cacheable=0x0DemuxMMUtoCaches: mae = 1 -> 1.
Info:Dcache has moved to trapped state
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 

MMU :mae:   sent response to ICACHE mae=0x1, addr=0x3ec8c, data=0x0, cacheable=0x0, fsr=0x346DemuxMMUtoCaches: mae = 1 -> 1.

ICACHE: trapped: mae=0x1, instr_pair=0x0, mmu_fsr =0x346
CPU: wrote FSR=0x346, FAR=0x3ec8c to MMU through DCACHEInfo:MMU: updated fsr=0x346, far=0x3ec8c
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
Info:MMU: updated fsr=0x306, far=0xbb176

MMU :mae:  sent response to DCACHE mae=0x81, addr=0xbb176, data=0x0, cacheable=0x0DemuxMMUtoCaches: mae = 1 -> 1.
Info:Dcache has moved to trapped state
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 

MMU :mae:   sent response to ICACHE mae=0x1, addr=0x8c81c, data=0x0, cacheable=0x0, fsr=0x346DemuxMMUtoCaches: mae = 1 -> 1.

ICACHE: trapped: mae=0x1, instr_pair=0x0, mmu_fsr =0x346
CPU: wrote FSR=0x346, FAR=0x8c81c to MMU through DCACHEInfo:MMU: updated fsr=0x346, far=0x8c81c
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
Info:MMU: updated fsr=0x306, far=0x5007a620

MMU :mae:  sent response to DCACHE mae=0x81, addr=0x5007a620, data=0x0, cacheable=0x0DemuxMMUtoCaches: mae = 1 -> 1.
Info:Dcache has moved to trapped state
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
Info:MMU: updated fsr=0x38a, far=0x5007a618

MMU :mae:  sent response to DCACHE mae=0x81, addr=0x5007a618, data=0x0, cacheable=0x0DemuxMMUtoCaches: mae = 1 -> 1.
Info:Dcache has moved to trapped state
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
Info:MMU: updated fsr=0x386, far=0xd1514

MMU :mae:  sent response to DCACHE mae=0x81, addr=0xd1514, data=0x0, cacheable=0x0DemuxMMUtoCaches: mae = 1 -> 1.
Info:Dcache has moved to trapped state
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
Info:MMU: updated fsr=0x386, far=0xd2554

MMU :mae:  sent response to DCACHE mae=0x81, addr=0xd2554, data=0x0, cacheable=0x0DemuxMMUtoCaches: mae = 1 -> 1.
Info:Dcache has moved to trapped state
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 

MMU :mae:   sent response to ICACHE mae=0x1, addr=0x73074, data=0x0, cacheable=0x0, fsr=0x346DemuxMMUtoCaches: mae = 1 -> 1.

ICACHE: trapped: mae=0x1, instr_pair=0x0, mmu_fsr =0x346
CPU: wrote FSR=0x346, FAR=0x73074 to MMU through DCACHEInfo:MMU: updated fsr=0x346, far=0x73074
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
Info:MMU: updated fsr=0x38a, far=0x500086fc

MMU :mae:  sent response to DCACHE mae=0x81, addr=0x500086fc, data=0x0, cacheable=0x0DemuxMMUtoCaches: mae = 1 -> 1.
Info:Dcache has moved to trapped state
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
Info:MMU: updated fsr=0x3aa, far=0xefc6a5f8
Info:MMU: updated fsr=0x3ab, far=0xefc6a5fc
Info:MMU: updated fsr=0x3ab, far=0xefc6a600
Info:MMU: updated fsr=0x3ab, far=0xefc6a604
Info:MMU: updated fsr=0x3ab, far=0xefc6a608
Info:MMU: updated fsr=0x3ab, far=0xefc6a60c
Info:MMU: updated fsr=0x3ab, far=0xefc6a610
Info:MMU: updated fsr=0x3ab, far=0xefc6a614
Info:MMU: updated fsr=0x3ab, far=0xefc6a618
Info:MMU: updated fsr=0x3ab, far=0xefc6a61c
Info:MMU: updated fsr=0x3ab, far=0xefc6a620
Info:MMU: updated fsr=0x3ab, far=0xefc6a624
Info:MMU: updated fsr=0x3ab, far=0xefc6a628
Info:MMU: updated fsr=0x3ab, far=0xefc6a62c
Info:MMU: updated fsr=0x3ab, far=0xefc6a630
Info:MMU: updated fsr=0x3ab, far=0xefc6a634
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
------ Mmu context-register = a --------------
Info:MMU: updated fsr=0x3aa, far=0x500086f8

MMU :mae:  sent response to DCACHE mae=0x81, addr=0x500086f8, data=0x0, cacheable=0x0DemuxMMUtoCaches: mae = 1 -> 1.
Info:Dcache has moved to trapped state
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 

MMU :mae:   sent response to ICACHE mae=0x1, addr=0x50062cc0, data=0x0, cacheable=0x0, fsr=0x346DemuxMMUtoCaches: mae = 1 -> 1.

ICACHE: trapped: mae=0x1, instr_pair=0x0, mmu_fsr =0x346
CPU: wrote FSR=0x346, FAR=0x50062cc0 to MMU through DCACHEInfo:MMU: updated fsr=0x346, far=0x50062cc0
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
Info:MMU: updated fsr=0x3aa, far=0xefc6a5f8
Info:MMU: updated fsr=0x3ab, far=0xefc6a5fc
Info:MMU: updated fsr=0x3ab, far=0xefc6a600
Info:MMU: updated fsr=0x3ab, far=0xefc6a604
Info:MMU: updated fsr=0x3ab, far=0xefc6a608
Info:MMU: updated fsr=0x3ab, far=0xefc6a60c
Info:MMU: updated fsr=0x3ab, far=0xefc6a610
Info:MMU: updated fsr=0x3ab, far=0xefc6a614
Info:MMU: updated fsr=0x3ab, far=0xefc6a618
Info:MMU: updated fsr=0x3ab, far=0xefc6a61c
Info:MMU: updated fsr=0x3ab, far=0xefc6a620
Info:MMU: updated fsr=0x3ab, far=0xefc6a624
Info:MMU: updated fsr=0x3ab, far=0xefc6a628
Info:MMU: updated fsr=0x3ab, far=0xefc6a62c
Info:MMU: updated fsr=0x3ab, far=0xefc6a630
Info:MMU: updated fsr=0x3ab, far=0xefc6a634
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
Info:MMU: updated fsr=0x3aa, far=0xefc6a5f8

MMU :mae:  sent response to DCACHE mae=0x81, addr=0xefc6a5f8, data=0x0, cacheable=0x0DemuxMMUtoCaches: mae = 1 -> 1.
Info:Dcache has moved to trapped state
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
Info:MMU: updated fsr=0x38a, far=0x500792bc

MMU :mae:  sent response to DCACHE mae=0x81, addr=0x500792bc, data=0x0, cacheable=0x0DemuxMMUtoCaches: mae = 1 -> 1.
Info:Dcache has moved to trapped state
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
------ Mmu context-register = 9 --------------
Info:MMU: updated fsr=0x3aa, far=0xefc6a5f8

MMU :mae:  sent response to DCACHE mae=0x81, addr=0xefc6a5f8, data=0x0, cacheable=0x0DemuxMMUtoCaches: mae = 1 -> 1.
Info:Dcache has moved to trapped state
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
Info:MMU: updated fsr=0x38a, far=0x5007a628

MMU :mae:  sent response to DCACHE mae=0x81, addr=0x5007a628, data=0x0, cacheable=0x0DemuxMMUtoCaches: mae = 1 -> 1.
Info:Dcache has moved to trapped state
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
Info:MMU: updated fsr=0x38a, far=0xd0d5c

MMU :mae:  sent response to DCACHE mae=0x81, addr=0xd0d5c, data=0x0, cacheable=0x0DemuxMMUtoCaches: mae = 1 -> 1.
Info:Dcache has moved to trapped state
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
Info:MMU: updated fsr=0x38a, far=0xcf024

MMU :mae:  sent response to DCACHE mae=0x81, addr=0xcf024, data=0x0, cacheable=0x0DemuxMMUtoCaches: mae = 1 -> 1.
Info:Dcache has moved to trapped state
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
------ Mmu context-register = a --------------
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
Info:MMU: updated fsr=0x38a, far=0x5007a624

MMU :mae:  sent response to DCACHE mae=0x81, addr=0x5007a624, data=0x0, cacheable=0x0DemuxMMUtoCaches: mae = 1 -> 1.
Info:Dcache has moved to trapped state
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
Info:MMU: updated fsr=0x386, far=0x5007ceec

MMU :mae:  sent response to DCACHE mae=0x81, addr=0x5007ceec, data=0x0, cacheable=0x0DemuxMMUtoCaches: mae = 1 -> 1.
Info:Dcache has moved to trapped state
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 

MMU :mae:   sent response to ICACHE mae=0x1, addr=0x437a8, data=0x0, cacheable=0x0, fsr=0x346DemuxMMUtoCaches: mae = 1 -> 1.

ICACHE: trapped: mae=0x1, instr_pair=0x0, mmu_fsr =0x346
CPU: wrote FSR=0x346, FAR=0x437a8 to MMU through DCACHEInfo:MMU: updated fsr=0x346, far=0x437a8
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
Info:MMU: updated fsr=0x38a, far=0xcf1d4

MMU :mae:  sent response to DCACHE mae=0x81, addr=0xcf1d4, data=0x0, cacheable=0x0DemuxMMUtoCaches: mae = 1 -> 1.
Info:Dcache has moved to trapped state
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
Info:MMU: updated fsr=0x38a, far=0xcd918

MMU :mae:  sent response to DCACHE mae=0x81, addr=0xcd918, data=0x0, cacheable=0x0DemuxMMUtoCaches: mae = 1 -> 1.
Info:Dcache has moved to trapped state
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 

MMU :mae:   sent response to ICACHE mae=0x1, addr=0x3f768, data=0x0, cacheable=0x0, fsr=0x346DemuxMMUtoCaches: mae = 1 -> 1.

ICACHE: trapped: mae=0x1, instr_pair=0x0, mmu_fsr =0x346Info:MMU: updated fsr=0x346, far=0x3f768

CPU: wrote FSR=0x346, FAR=0x3f768 to MMU through DCACHE----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
------ Mmu context-register = 9 --------------
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
------ Mmu context-register = a --------------
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 

MMU :mae:   sent response to ICACHE mae=0x1, addr=0x96b74, data=0x0, cacheable=0x0, fsr=0x346DemuxMMUtoCaches: mae = 1 -> 1.

ICACHE: trapped: mae=0x1, instr_pair=0x0, mmu_fsr =0x346
CPU: wrote FSR=0x346, FAR=0x96b74 to MMU through DCACHEInfo:MMU: updated fsr=0x346, far=0x96b74
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 

MMU :mae:   sent response to ICACHE mae=0x1, addr=0x50022b84, data=0x0, cacheable=0x0, fsr=0x346DemuxMMUtoCaches: mae = 1 -> 1.

ICACHE: trapped: mae=0x1, instr_pair=0x0, mmu_fsr =0x346
CPU: wrote FSR=0x346, FAR=0x50022b84 to MMU through DCACHEInfo:MMU: updated fsr=0x346, far=0x50022b84
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 

MMU :mae:   sent response to ICACHE mae=0x1, addr=0x5004fdac, data=0x0, cacheable=0x0, fsr=0x346DemuxMMUtoCaches: mae = 1 -> 1.

ICACHE: trapped: mae=0x1, instr_pair=0x0, mmu_fsr =0x346
CPU: wrote FSR=0x346, FAR=0x5004fdac to MMU through DCACHEInfo:MMU: updated fsr=0x346, far=0x5004fdac
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 

MMU :mae:   sent response to ICACHE mae=0x1, addr=0x50050de0, data=0x0, cacheable=0x0, fsr=0x346DemuxMMUtoCaches: mae = 1 -> 1.

ICACHE: trapped: mae=0x1, instr_pair=0x0, mmu_fsr =0x346
CPU: wrote FSR=0x346, FAR=0x50050de0 to MMU through DCACHEInfo:MMU: updated fsr=0x346, far=0x50050de0
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
Info:MMU: updated fsr=0x306, far=0xa19b0

MMU :mae:  sent response to DCACHE mae=0x81, addr=0xa19b0, data=0x0, cacheable=0x0DemuxMMUtoCaches: mae = 1 -> 1.
Info:Dcache has moved to trapped state
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
Info:MMU: updated fsr=0x38a, far=0xd0d5c

MMU :mae:  sent response to DCACHE mae=0x81, addr=0xd0d5c, data=0x0, cacheable=0x0DemuxMMUtoCaches: mae = 1 -> 1.
Info:Dcache has moved to trapped state
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 

MMU :mae:   sent response to ICACHE mae=0x1, addr=0x14ca0, data=0x0, cacheable=0x0, fsr=0x346DemuxMMUtoCaches: mae = 1 -> 1.

ICACHE: trapped: mae=0x1, instr_pair=0x0, mmu_fsr =0x346
CPU: wrote FSR=0x346, FAR=0x14ca0 to MMU through DCACHEInfo:MMU: updated fsr=0x346, far=0x14ca0
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
Info:MMU: updated fsr=0x38a, far=0x5007d514

MMU :mae:  sent response to DCACHE mae=0x81, addr=0x5007d514, data=0x0, cacheable=0x0DemuxMMUtoCaches: mae = 1 -> 1.
Info:Dcache has moved to trapped state
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
Info:MMU: updated fsr=0x38a, far=0xd115c

MMU :mae:  sent response to DCACHE mae=0x81, addr=0xd115c, data=0x0, cacheable=0x0DemuxMMUtoCaches: mae = 1 -> 1.
Info:Dcache has moved to trapped state
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
------ Mmu context-register = b --------------
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
Info:MMU: updated fsr=0x1a6, far=0xcd81d

MMU :mae:  sent response to DCACHE mae=0x81, addr=0xcd81d, data=0x0, cacheable=0x0DemuxMMUtoCaches: mae = 1 -> 1.
Info:Dcache has moved to trapped state
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
Info:MMU: updated fsr=0x1a6, far=0x50018008

MMU :mae:  sent response to DCACHE mae=0x81, addr=0x50018008, data=0x0, cacheable=0x0DemuxMMUtoCaches: mae = 1 -> 1.
Info:Dcache has moved to trapped state
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 

MMU :mae:   sent response to ICACHE mae=0x1, addr=0x50000ec0, data=0x0, cacheable=0x0, fsr=0x346DemuxMMUtoCaches: mae = 1 -> 1.

ICACHE: trapped: mae=0x1, instr_pair=0x0, mmu_fsr =0x346
CPU: wrote FSR=0x346, FAR=0x50000ec0 to MMU through DCACHEInfo:MMU: updated fsr=0x346, far=0x50000ec0
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
Info:MMU: updated fsr=0x306, far=0x50017f74

MMU :mae:  sent response to DCACHE mae=0x81, addr=0x50017f74, data=0x0, cacheable=0x0DemuxMMUtoCaches: mae = 1 -> 1.
Info:Dcache has moved to trapped state
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
Info:MMU: updated fsr=0x38a, far=0x50017ee0

MMU :mae:  sent response to DCACHE mae=0x81, addr=0x50017ee0, data=0x0, cacheable=0x0DemuxMMUtoCaches: mae = 1 -> 1.
Info:Dcache has moved to trapped state
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
Info:MMU: updated fsr=0x306, far=0x10034

MMU :mae:  sent response to DCACHE mae=0x81, addr=0x10034, data=0x0, cacheable=0x0DemuxMMUtoCaches: mae = 1 -> 1.
Info:Dcache has moved to trapped state
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
Info:MMU: updated fsr=0x386, far=0x50007000

MMU :mae:  sent response to DCACHE mae=0x81, addr=0x50007000, data=0x0, cacheable=0x0DemuxMMUtoCaches: mae = 1 -> 1.
Info:Dcache has moved to trapped state
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
Info:MMU: updated fsr=0x306, far=0xcc7e0

MMU :mae:  sent response to DCACHE mae=0x81, addr=0xcc7e0, data=0x0, cacheable=0x0DemuxMMUtoCaches: mae = 1 -> 1.
Info:Dcache has moved to trapped state
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
Info:MMU: updated fsr=0x38a, far=0xcc824

MMU :mae:  sent response to DCACHE mae=0x81, addr=0xcc824, data=0x0, cacheable=0x0DemuxMMUtoCaches: mae = 1 -> 1.
Info:Dcache has moved to trapped state
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
Info:MMU: updated fsr=0x3a6, far=0x50008000

MMU :mae:  sent response to DCACHE mae=0x81, addr=0x50008000, data=0x0, cacheable=0x0DemuxMMUtoCaches: mae = 1 -> 1.
Info:Dcache has moved to trapped state
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
Info:MMU: updated fsr=0x386, far=0x500794b0

MMU :mae:  sent response to DCACHE mae=0x81, addr=0x500794b0, data=0x0, cacheable=0x0DemuxMMUtoCaches: mae = 1 -> 1.
Info:Dcache has moved to trapped state
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
Info:MMU: updated fsr=0x306, far=0x50078dd8

MMU :mae:  sent response to DCACHE mae=0x81, addr=0x50078dd8, data=0x0, cacheable=0x0DemuxMMUtoCaches: mae = 1 -> 1.
Info:Dcache has moved to trapped state
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
Info:MMU: updated fsr=0x306, far=0x50019154

MMU :mae:  sent response to DCACHE mae=0x81, addr=0x50019154, data=0x0, cacheable=0x0DemuxMMUtoCaches: mae = 1 -> 1.
Info:Dcache has moved to trapped state
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
Info:MMU: updated fsr=0x386, far=0x50008690

MMU :mae:  sent response to DCACHE mae=0x81, addr=0x50008690, data=0x0, cacheable=0x0DemuxMMUtoCaches: mae = 1 -> 1.
Info:Dcache has moved to trapped state
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
Info:MMU: updated fsr=0x38a, far=0x50078cfc

MMU :mae:  sent response to DCACHE mae=0x81, addr=0x50078cfc, data=0x0, cacheable=0x0DemuxMMUtoCaches: mae = 1 -> 1.
Info:Dcache has moved to trapped state
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
Info:MMU: updated fsr=0x306, far=0x5007d8a8

MMU :mae:  sent response to DCACHE mae=0x81, addr=0x5007d8a8, data=0x0, cacheable=0x0DemuxMMUtoCaches: mae = 1 -> 1.
Info:Dcache has moved to trapped state
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 

MMU :mae:   sent response to ICACHE mae=0x1, addr=0x5006471c, data=0x0, cacheable=0x0, fsr=0x346DemuxMMUtoCaches: mae = 1 -> 1.

ICACHE: trapped: mae=0x1, instr_pair=0x0, mmu_fsr =0x346
CPU: wrote FSR=0x346, FAR=0x5006471c to MMU through DCACHEInfo:MMU: updated fsr=0x346, far=0x5006471c
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
Info:MMU: updated fsr=0x38a, far=0x5007d43c

MMU :mae:  sent response to DCACHE mae=0x81, addr=0x5007d43c, data=0x0, cacheable=0x0DemuxMMUtoCaches: mae = 1 -> 1.
Info:Dcache has moved to trapped state
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 

MMU :mae:   sent response to ICACHE mae=0x1, addr=0x50049cdc, data=0x0, cacheable=0x0, fsr=0x346DemuxMMUtoCaches: mae = 1 -> 1.

ICACHE: trapped: mae=0x1, instr_pair=0x0, mmu_fsr =0x346
CPU: wrote FSR=0x346, FAR=0x50049cdc to MMU through DCACHEInfo:MMU: updated fsr=0x346, far=0x50049cdc
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 

MMU :mae:   sent response to ICACHE mae=0x1, addr=0x50052f4c, data=0x0, cacheable=0x0, fsr=0x346DemuxMMUtoCaches: mae = 1 -> 1.

ICACHE: trapped: mae=0x1, instr_pair=0x0, mmu_fsr =0x346
CPU: wrote FSR=0x346, FAR=0x50052f4c to MMU through DCACHEInfo:MMU: updated fsr=0x346, far=0x50052f4c
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 

MMU :mae:   sent response to ICACHE mae=0x1, addr=0x5002de00, data=0x0, cacheable=0x0, fsr=0x346DemuxMMUtoCaches: mae = 1 -> 1.

ICACHE: trapped: mae=0x1, instr_pair=0x0, mmu_fsr =0x346
CPU: wrote FSR=0x346, FAR=0x5002de00 to MMU through DCACHEInfo:MMU: updated fsr=0x346, far=0x5002de00
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 

MMU :mae:   sent response to ICACHE mae=0x1, addr=0x500362f8, data=0x0, cacheable=0x0, fsr=0x346DemuxMMUtoCaches: mae = 1 -> 1.

ICACHE: trapped: mae=0x1, instr_pair=0x0, mmu_fsr =0x346
CPU: wrote FSR=0x346, FAR=0x500362f8 to MMU through DCACHEInfo:MMU: updated fsr=0x346, far=0x500362f8
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
Info:MMU: updated fsr=0x386, far=0xceab8

MMU :mae:  sent response to DCACHE mae=0x81, addr=0xceab8, data=0x0, cacheable=0x0DemuxMMUtoCaches: mae = 1 -> 1.
Info:Dcache has moved to trapped state
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
Info:MMU: updated fsr=0x306, far=0xac06a

MMU :mae:  sent response to DCACHE mae=0x81, addr=0xac06a, data=0x0, cacheable=0x0DemuxMMUtoCaches: mae = 1 -> 1.
Info:Dcache has moved to trapped state
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 

MMU :mae:   sent response to ICACHE mae=0x1, addr=0x4bc00, data=0x0, cacheable=0x0, fsr=0x346DemuxMMUtoCaches: mae = 1 -> 1.

ICACHE: trapped: mae=0x1, instr_pair=0x0, mmu_fsr =0x346
CPU: wrote FSR=0x346, FAR=0x4bc00 to MMU through DCACHEInfo:MMU: updated fsr=0x346, far=0x4bc00
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
Info:MMU: updated fsr=0x386, far=0xcf004

MMU :mae:  sent response to DCACHE mae=0x81, addr=0xcf004, data=0x0, cacheable=0x0DemuxMMUtoCaches: mae = 1 -> 1.
Info:Dcache has moved to trapped state
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 

MMU :mae:   sent response to ICACHE mae=0x1, addr=0x91878, data=0x0, cacheable=0x0, fsr=0x346DemuxMMUtoCaches: mae = 1 -> 1.

ICACHE: trapped: mae=0x1, instr_pair=0x0, mmu_fsr =0x346
CPU: wrote FSR=0x346, FAR=0x91878 to MMU through DCACHEInfo:MMU: updated fsr=0x346, far=0x91878
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
Info:MMU: updated fsr=0x386, far=0xd061c

MMU :mae:  sent response to DCACHE mae=0x81, addr=0xd061c, data=0x0, cacheable=0x0DemuxMMUtoCaches: mae = 1 -> 1.
Info:Dcache has moved to trapped state
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
DemuxMMUtoCaches: mae = 1 -> 1.

MMU :mae:   sent response to ICACHE mae=0x1, addr=0x3ec8c, data=0x0, cacheable=0x0, fsr=0x346
ICACHE: trapped: mae=0x1, instr_pair=0x0, mmu_fsr =0x346
CPU: wrote FSR=0x346, FAR=0x3ec8c to MMU through DCACHEInfo:MMU: updated fsr=0x346, far=0x3ec8c
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
Info:MMU: updated fsr=0x306, far=0xbb176

MMU :mae:  sent response to DCACHE mae=0x81, addr=0xbb176, data=0x0, cacheable=0x0DemuxMMUtoCaches: mae = 1 -> 1.
Info:Dcache has moved to trapped state
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 

MMU :mae:   sent response to ICACHE mae=0x1, addr=0x8c81c, data=0x0, cacheable=0x0, fsr=0x346DemuxMMUtoCaches: mae = 1 -> 1.

ICACHE: trapped: mae=0x1, instr_pair=0x0, mmu_fsr =0x346
CPU: wrote FSR=0x346, FAR=0x8c81c to MMU through DCACHEInfo:MMU: updated fsr=0x346, far=0x8c81c
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
Info:MMU: updated fsr=0x306, far=0x5007a620

MMU :mae:  sent response to DCACHE mae=0x81, addr=0x5007a620, data=0x0, cacheable=0x0DemuxMMUtoCaches: mae = 1 -> 1.
Info:Dcache has moved to trapped state
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
Info:MMU: updated fsr=0x38a, far=0x5007a618

MMU :mae:  sent response to DCACHE mae=0x81, addr=0x5007a618, data=0x0, cacheable=0x0DemuxMMUtoCaches: mae = 1 -> 1.
Info:Dcache has moved to trapped state
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
Info:MMU: updated fsr=0x386, far=0xd110c

MMU :mae:  sent response to DCACHE mae=0x81, addr=0xd110c, data=0x0, cacheable=0x0DemuxMMUtoCaches: mae = 1 -> 1.
Info:Dcache has moved to trapped state
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 

MMU :mae:   sent response to ICACHE mae=0x1, addr=0x69074, data=0x0, cacheable=0x0, fsr=0x346DemuxMMUtoCaches: mae = 1 -> 1.

ICACHE: trapped: mae=0x1, instr_pair=0x0, mmu_fsr =0x346
CPU: wrote FSR=0x346, FAR=0x69074 to MMU through DCACHEInfo:MMU: updated fsr=0x346, far=0x69074
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
Starting logging: ----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
Info:MMU: updated fsr=0x38a, far=0x500086fc

MMU :mae:  sent response to DCACHE mae=0x81, addr=0x500086fc, data=0x0, cacheable=0x0DemuxMMUtoCaches: mae = 1 -> 1.
Info:Dcache has moved to trapped state
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
Info:MMU: updated fsr=0x38a, far=0x5007a628

MMU :mae:  sent response to DCACHE mae=0x81, addr=0x5007a628, data=0x0, cacheable=0x0DemuxMMUtoCaches: mae = 1 -> 1.
Info:Dcache has moved to trapped state
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
Info:MMU: updated fsr=0x38a, far=0xd1364

MMU :mae:  sent response to DCACHE mae=0x81, addr=0xd1364, data=0x0, cacheable=0x0DemuxMMUtoCaches: mae = 1 -> 1.
Info:Dcache has moved to trapped state
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
Info:MMU: updated fsr=0x38a, far=0xcf024

MMU :mae:  sent response to DCACHE mae=0x81, addr=0xcf024, data=0x0, cacheable=0x0DemuxMMUtoCaches: mae = 1 -> 1.
Info:Dcache has moved to trapped state
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
Info:MMU: updated fsr=0x3aa, far=0xef943680
Info:MMU: updated fsr=0x3ab, far=0xef943684
Info:MMU: updated fsr=0x3ab, far=0xef943688
Info:MMU: updated fsr=0x3ab, far=0xef94368c
Info:MMU: updated fsr=0x3ab, far=0xef943690
Info:MMU: updated fsr=0x3ab, far=0xef943694
Info:MMU: updated fsr=0x3ab, far=0xef943698
Info:MMU: updated fsr=0x3ab, far=0xef94369c
Info:MMU: updated fsr=0x3ab, far=0xef9436a0
Info:MMU: updated fsr=0x3ab, far=0xef9436a4
Info:MMU: updated fsr=0x3ab, far=0xef9436a8
Info:MMU: updated fsr=0x3ab, far=0xef9436ac
Info:MMU: updated fsr=0x3ab, far=0xef9436b0
Info:MMU: updated fsr=0x3ab, far=0xef9436b4
Info:MMU: updated fsr=0x3ab, far=0xef9436b8
Info:MMU: updated fsr=0x3ab, far=0xef9436bc
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
Info:MMU: updated fsr=0x3aa, far=0xef943620
Info:MMU: updated fsr=0x3ab, far=0xef943624
Info:MMU: updated fsr=0x3ab, far=0xef943628
Info:MMU: updated fsr=0x3ab, far=0xef94362c
Info:MMU: updated fsr=0x3ab, far=0xef943630
Info:MMU: updated fsr=0x3ab, far=0xef943634
Info:MMU: updated fsr=0x3ab, far=0xef943638
Info:MMU: updated fsr=0x3ab, far=0xef94363c
Info:MMU: updated fsr=0x3ab, far=0xef943640
Info:MMU: updated fsr=0x3ab, far=0xef943644
Info:MMU: updated fsr=0x3ab, far=0xef943648
Info:MMU: updated fsr=0x3ab, far=0xef94364c
Info:MMU: updated fsr=0x3ab, far=0xef943650
Info:MMU: updated fsr=0x3ab, far=0xef943654
Info:MMU: updated fsr=0x3ab, far=0xef943658
Info:MMU: updated fsr=0x3ab, far=0xef94365c
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
------ Mmu context-register = c --------------
Info:MMU: updated fsr=0x3aa, far=0x500086f8

MMU :mae:  sent response to DCACHE mae=0x81, addr=0x500086f8, data=0x0, cacheable=0x0DemuxMMUtoCaches: mae = 1 -> 1.
Info:Dcache has moved to trapped state
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 

MMU :mae:   sent response to ICACHE mae=0x1, addr=0x50062cc0, data=0x0, cacheable=0x0, fsr=0x346DemuxMMUtoCaches: mae = 1 -> 1.

ICACHE: trapped: mae=0x1, instr_pair=0x0, mmu_fsr =0x346
CPU: wrote FSR=0x346, FAR=0x50062cc0 to MMU through DCACHEInfo:MMU: updated fsr=0x346, far=0x50062cc0
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
Info:MMU: updated fsr=0x3aa, far=0xef9435c0
Info:MMU: updated fsr=0x3ab, far=0xef9435c4
Info:MMU: updated fsr=0x3ab, far=0xef9435c8
Info:MMU: updated fsr=0x3ab, far=0xef9435cc
Info:MMU: updated fsr=0x3ab, far=0xef9435d0
Info:MMU: updated fsr=0x3ab, far=0xef9435d4
Info:MMU: updated fsr=0x3ab, far=0xef9435d8
Info:MMU: updated fsr=0x3ab, far=0xef9435dc
Info:MMU: updated fsr=0x3ab, far=0xef9435e0
Info:MMU: updated fsr=0x3ab, far=0xef9435e4
Info:MMU: updated fsr=0x3ab, far=0xef9435e8
Info:MMU: updated fsr=0x3ab, far=0xef9435ec
Info:MMU: updated fsr=0x3ab, far=0xef9435f0
Info:MMU: updated fsr=0x3ab, far=0xef9435f4
Info:MMU: updated fsr=0x3ab, far=0xef9435f8
Info:MMU: updated fsr=0x3ab, far=0xef9435fc
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
Info:MMU: updated fsr=0x3aa, far=0xef9435c0

MMU :mae:  sent response to DCACHE mae=0x81, addr=0xef9435c0, data=0x0, cacheable=0x0DemuxMMUtoCaches: mae = 1 -> 1.
Info:Dcache has moved to trapped state
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
Info:MMU: updated fsr=0x38a, far=0x500792bc

MMU :mae:  sent response to DCACHE mae=0x81, addr=0x500792bc, data=0x0, cacheable=0x0DemuxMMUtoCaches: mae = 1 -> 1.
Info:Dcache has moved to trapped state
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
------ Mmu context-register = b --------------
Info:MMU: updated fsr=0x3aa, far=0xef943680

MMU :mae:  sent response to DCACHE mae=0x81, addr=0xef943680, data=0x0, cacheable=0x0DemuxMMUtoCaches: mae = 1 -> 1.
Info:Dcache has moved to trapped state
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
------ Mmu context-register = c --------------
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
Info:MMU: updated fsr=0x38a, far=0x5007a624

MMU :mae:  sent response to DCACHE mae=0x81, addr=0x5007a624, data=0x0, cacheable=0x0DemuxMMUtoCaches: mae = 1 -> 1.
Info:Dcache has moved to trapped state
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
Info:MMU: updated fsr=0x386, far=0x5007ceec

MMU :mae:  sent response to DCACHE mae=0x81, addr=0x5007ceec, data=0x0, cacheable=0x0DemuxMMUtoCaches: mae = 1 -> 1.
Info:Dcache has moved to trapped state
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 

MMU :mae:   sent response to ICACHE mae=0x1, addr=0x437a8, data=0x0, cacheable=0x0, fsr=0x346DemuxMMUtoCaches: mae = 1 -> 1.

ICACHE: trapped: mae=0x1, instr_pair=0x0, mmu_fsr =0x346
CPU: wrote FSR=0x346, FAR=0x437a8 to MMU through DCACHEInfo:MMU: updated fsr=0x346, far=0x437a8
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
Info:MMU: updated fsr=0x38a, far=0xcf1d4

MMU :mae:  sent response to DCACHE mae=0x81, addr=0xcf1d4, data=0x0, cacheable=0x0DemuxMMUtoCaches: mae = 1 -> 1.
Info:Dcache has moved to trapped state
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
Info:MMU: updated fsr=0x38a, far=0xcd918

MMU :mae:  sent response to DCACHE mae=0x81, addr=0xcd918, data=0x0, cacheable=0x0DemuxMMUtoCaches: mae = 1 -> 1.
Info:Dcache has moved to trapped state
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 

MMU :mae:   sent response to ICACHE mae=0x1, addr=0x3f768, data=0x0, cacheable=0x0, fsr=0x346DemuxMMUtoCaches: mae = 1 -> 1.

ICACHE: trapped: mae=0x1, instr_pair=0x0, mmu_fsr =0x346
CPU: wrote FSR=0x346, FAR=0x3f768 to MMU through DCACHEInfo:MMU: updated fsr=0x346, far=0x3f768
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 

MMU :mae:   sent response to ICACHE mae=0x1, addr=0x96b74, data=0x0, cacheable=0x0, fsr=0x346DemuxMMUtoCaches: mae = 1 -> 1.

ICACHE: trapped: mae=0x1, instr_pair=0x0, mmu_fsr =0x346
CPU: wrote FSR=0x346, FAR=0x96b74 to MMU through DCACHEInfo:MMU: updated fsr=0x346, far=0x96b74
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 

MMU :mae:   sent response to ICACHE mae=0x1, addr=0x50022b84, data=0x0, cacheable=0x0, fsr=0x346DemuxMMUtoCaches: mae = 1 -> 1.

ICACHE: trapped: mae=0x1, instr_pair=0x0, mmu_fsr =0x346
CPU: wrote FSR=0x346, FAR=0x50022b84 to MMU through DCACHEInfo:MMU: updated fsr=0x346, far=0x50022b84
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 

MMU :mae:   sent response to ICACHE mae=0x1, addr=0x5004fdac, data=0x0, cacheable=0x0, fsr=0x346DemuxMMUtoCaches: mae = 1 -> 1.

ICACHE: trapped: mae=0x1, instr_pair=0x0, mmu_fsr =0x346
CPU: wrote FSR=0x346, FAR=0x5004fdac to MMU through DCACHEInfo:MMU: updated fsr=0x346, far=0x5004fdac
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 

MMU :mae:   sent response to ICACHE mae=0x1, addr=0x50050de0, data=0x0, cacheable=0x0, fsr=0x346DemuxMMUtoCaches: mae = 1 -> 1.

ICACHE: trapped: mae=0x1, instr_pair=0x0, mmu_fsr =0x346
CPU: wrote FSR=0x346, FAR=0x50050de0 to MMU through DCACHEInfo:MMU: updated fsr=0x346, far=0x50050de0
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
Info:MMU: updated fsr=0x306, far=0xa19b0

MMU :mae:  sent response to DCACHE mae=0x81, addr=0xa19b0, data=0x0, cacheable=0x0DemuxMMUtoCaches: mae = 1 -> 1.
Info:Dcache has moved to trapped state
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
Info:MMU: updated fsr=0x38a, far=0xd1364

MMU :mae:  sent response to DCACHE mae=0x81, addr=0xd1364, data=0x0, cacheable=0x0DemuxMMUtoCaches: mae = 1 -> 1.
Info:Dcache has moved to trapped state
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
------ Mmu context-register = d --------------
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
Info:MMU: updated fsr=0x1a6, far=0xcd81d

MMU :mae:  sent response to DCACHE mae=0x81, addr=0xcd81d, data=0x0, cacheable=0x0DemuxMMUtoCaches: mae = 1 -> 1.
Info:Dcache has moved to trapped state
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
Info:MMU: updated fsr=0x1a6, far=0x50018008

MMU :mae:  sent response to DCACHE mae=0x81, addr=0x50018008, data=0x0, cacheable=0x0DemuxMMUtoCaches: mae = 1 -> 1.
Info:Dcache has moved to trapped state
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 

MMU :mae:   sent response to ICACHE mae=0x1, addr=0x50000ec0, data=0x0, cacheable=0x0, fsr=0x346DemuxMMUtoCaches: mae = 1 -> 1.

ICACHE: trapped: mae=0x1, instr_pair=0x0, mmu_fsr =0x346
CPU: wrote FSR=0x346, FAR=0x50000ec0 to MMU through DCACHEInfo:MMU: updated fsr=0x346, far=0x50000ec0
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
Info:MMU: updated fsr=0x306, far=0x50017f74

MMU :mae:  sent response to DCACHE mae=0x81, addr=0x50017f74, data=0x0, cacheable=0x0DemuxMMUtoCaches: mae = 1 -> 1.
Info:Dcache has moved to trapped state
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
Info:MMU: updated fsr=0x38a, far=0x50017ee0

MMU :mae:  sent response to DCACHE mae=0x81, addr=0x50017ee0, data=0x0, cacheable=0x0DemuxMMUtoCaches: mae = 1 -> 1.
Info:Dcache has moved to trapped state
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
Info:MMU: updated fsr=0x306, far=0x10034

MMU :mae:  sent response to DCACHE mae=0x81, addr=0x10034, data=0x0, cacheable=0x0DemuxMMUtoCaches: mae = 1 -> 1.
Info:Dcache has moved to trapped state
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
Info:MMU: updated fsr=0x386, far=0x50007000

MMU :mae:  sent response to DCACHE mae=0x81, addr=0x50007000, data=0x0, cacheable=0x0DemuxMMUtoCaches: mae = 1 -> 1.
Info:Dcache has moved to trapped state
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
Info:MMU: updated fsr=0x306, far=0xcc7e0

MMU :mae:  sent response to DCACHE mae=0x81, addr=0xcc7e0, data=0x0, cacheable=0x0DemuxMMUtoCaches: mae = 1 -> 1.
Info:Dcache has moved to trapped state
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
Info:MMU: updated fsr=0x38a, far=0xcc824

MMU :mae:  sent response to DCACHE mae=0x81, addr=0xcc824, data=0x0, cacheable=0x0DemuxMMUtoCaches: mae = 1 -> 1.
Info:Dcache has moved to trapped state
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
Info:MMU: updated fsr=0x3a6, far=0x50008000

MMU :mae:  sent response to DCACHE mae=0x81, addr=0x50008000, data=0x0, cacheable=0x0DemuxMMUtoCaches: mae = 1 -> 1.
Info:Dcache has moved to trapped state
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
Info:MMU: updated fsr=0x386, far=0x500794b0

MMU :mae:  sent response to DCACHE mae=0x81, addr=0x500794b0, data=0x0, cacheable=0x0DemuxMMUtoCaches: mae = 1 -> 1.
Info:Dcache has moved to trapped state
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
Info:MMU: updated fsr=0x306, far=0x50078dd8

MMU :mae:  sent response to DCACHE mae=0x81, addr=0x50078dd8, data=0x0, cacheable=0x0DemuxMMUtoCaches: mae = 1 -> 1.
Info:Dcache has moved to trapped state
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
Info:MMU: updated fsr=0x3a6, far=0xefc27fe0
Info:MMU: updated fsr=0x3a7, far=0xefc27fe4
Info:MMU: updated fsr=0x3a7, far=0xefc27fe8
Info:MMU: updated fsr=0x3a7, far=0xefc27fec
Info:MMU: updated fsr=0x3a7, far=0xefc27ff0
Info:MMU: updated fsr=0x3a7, far=0xefc27ff4
Info:MMU: updated fsr=0x3a7, far=0xefc27ff8
Info:MMU: updated fsr=0x3a7, far=0xefc27ffc
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
Info:MMU: updated fsr=0x3a6, far=0xefc27fe0

MMU :mae:  sent response to DCACHE mae=0x81, addr=0xefc27fe0, data=0x0, cacheable=0x0DemuxMMUtoCaches: mae = 1 -> 1.
Info:Dcache has moved to trapped state
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
Info:MMU: updated fsr=0x306, far=0x50019154

MMU :mae:  sent response to DCACHE mae=0x81, addr=0x50019154, data=0x0, cacheable=0x0DemuxMMUtoCaches: mae = 1 -> 1.
Info:Dcache has moved to trapped state
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
Info:MMU: updated fsr=0x386, far=0x50008690

MMU :mae:  sent response to DCACHE mae=0x81, addr=0x50008690, data=0x0, cacheable=0x0DemuxMMUtoCaches: mae = 1 -> 1.
Info:Dcache has moved to trapped state
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
Info:MMU: updated fsr=0x38a, far=0x50078cfc

MMU :mae:  sent response to DCACHE mae=0x81, addr=0x50078cfc, data=0x0, cacheable=0x0DemuxMMUtoCaches: mae = 1 -> 1.
Info:Dcache has moved to trapped state
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
Info:MMU: updated fsr=0x306, far=0x5007d8a8

MMU :mae:  sent response to DCACHE mae=0x81, addr=0x5007d8a8, data=0x0, cacheable=0x0DemuxMMUtoCaches: mae = 1 -> 1.
Info:Dcache has moved to trapped state
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 

MMU :mae:   sent response to ICACHE mae=0x1, addr=0x5006471c, data=0x0, cacheable=0x0, fsr=0x346DemuxMMUtoCaches: mae = 1 -> 1.

ICACHE: trapped: mae=0x1, instr_pair=0x0, mmu_fsr =0x346
CPU: wrote FSR=0x346, FAR=0x5006471c to MMU through DCACHEInfo:MMU: updated fsr=0x346, far=0x5006471c
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
Info:MMU: updated fsr=0x38a, far=0x5007d43c

MMU :mae:  sent response to DCACHE mae=0x81, addr=0x5007d43c, data=0x0, cacheable=0x0DemuxMMUtoCaches: mae = 1 -> 1.
Info:Dcache has moved to trapped state
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 

MMU :mae:   sent response to ICACHE mae=0x1, addr=0x50049cdc, data=0x0, cacheable=0x0, fsr=0x346DemuxMMUtoCaches: mae = 1 -> 1.

ICACHE: trapped: mae=0x1, instr_pair=0x0, mmu_fsr =0x346
CPU: wrote FSR=0x346, FAR=0x50049cdc to MMU through DCACHEInfo:MMU: updated fsr=0x346, far=0x50049cdc
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 

MMU :mae:   sent response to ICACHE mae=0x1, addr=0x50052f4c, data=0x0, cacheable=0x0, fsr=0x346DemuxMMUtoCaches: mae = 1 -> 1.

ICACHE: trapped: mae=0x1, instr_pair=0x0, mmu_fsr =0x346
CPU: wrote FSR=0x346, FAR=0x50052f4c to MMU through DCACHEInfo:MMU: updated fsr=0x346, far=0x50052f4c
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 

MMU :mae:   sent response to ICACHE mae=0x1, addr=0x5002de00, data=0x0, cacheable=0x0, fsr=0x346DemuxMMUtoCaches: mae = 1 -> 1.

ICACHE: trapped: mae=0x1, instr_pair=0x0, mmu_fsr =0x346
CPU: wrote FSR=0x346, FAR=0x5002de00 to MMU through DCACHEInfo:MMU: updated fsr=0x346, far=0x5002de00
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 

MMU :mae:   sent response to ICACHE mae=0x1, addr=0x500362f8, data=0x0, cacheable=0x0, fsr=0x346DemuxMMUtoCaches: mae = 1 -> 1.

ICACHE: trapped: mae=0x1, instr_pair=0x0, mmu_fsr =0x346
CPU: wrote FSR=0x346, FAR=0x500362f8 to MMU through DCACHEInfo:MMU: updated fsr=0x346, far=0x500362f8
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
Info:MMU: updated fsr=0x386, far=0xceab8

MMU :mae:  sent response to DCACHE mae=0x81, addr=0xceab8, data=0x0, cacheable=0x0DemuxMMUtoCaches: mae = 1 -> 1.
Info:Dcache has moved to trapped state
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
Info:MMU: updated fsr=0x306, far=0xac06a

MMU :mae:  sent response to DCACHE mae=0x81, addr=0xac06a, data=0x0, cacheable=0x0DemuxMMUtoCaches: mae = 1 -> 1.
Info:Dcache has moved to trapped state
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 

MMU :mae:   sent response to ICACHE mae=0x1, addr=0x75258, data=0x0, cacheable=0x0, fsr=0x346DemuxMMUtoCaches: mae = 1 -> 1.

ICACHE: trapped: mae=0x1, instr_pair=0x0, mmu_fsr =0x346
CPU: wrote FSR=0x346, FAR=0x75258 to MMU through DCACHEInfo:MMU: updated fsr=0x346, far=0x75258
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 

MMU :mae:   sent response to ICACHE mae=0x1, addr=0x8d34c, data=0x0, cacheable=0x0, fsr=0x346DemuxMMUtoCaches: mae = 1 -> 1.

ICACHE: trapped: mae=0x1, instr_pair=0x0, mmu_fsr =0x346
CPU: wrote FSR=0x346, FAR=0x8d34c to MMU through DCACHEInfo:MMU: updated fsr=0x346, far=0x8d34c
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
Info:MMU: updated fsr=0x306, far=0xbbce4

MMU :mae:  sent response to DCACHE mae=0x81, addr=0xbbce4, data=0x0, cacheable=0x0DemuxMMUtoCaches: mae = 1 -> 1.
Info:Dcache has moved to trapped state
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
Info:MMU: updated fsr=0x386, far=0x5007cdbc

MMU :mae:  sent response to DCACHE mae=0x81, addr=0x5007cdbc, data=0x0, cacheable=0x0DemuxMMUtoCaches: mae = 1 -> 1.
Info:Dcache has moved to trapped state
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
Info:MMU: updated fsr=0x386, far=0xcf004

MMU :mae:  sent response to DCACHE mae=0x81, addr=0xcf004, data=0x0, cacheable=0x0DemuxMMUtoCaches: mae = 1 -> 1.
Info:Dcache has moved to trapped state
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 

MMU :mae:   sent response to ICACHE mae=0x1, addr=0x97fec, data=0x0, cacheable=0x0, fsr=0x346DemuxMMUtoCaches: mae = 1 -> 1.

ICACHE: trapped: mae=0x1, instr_pair=0x0, mmu_fsr =0x346
CPU: wrote FSR=0x346, FAR=0x97fec to MMU through DCACHEInfo:MMU: updated fsr=0x346, far=0x97fec
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
Info:MMU: updated fsr=0x306, far=0x5007a62c

MMU :mae:  sent response to DCACHE mae=0x81, addr=0x5007a62c, data=0x0, cacheable=0x0DemuxMMUtoCaches: mae = 1 -> 1.
Info:Dcache has moved to trapped state
Info:MMU: updated fsr=0x38a, far=0x5007a624

MMU :mae:  sent response to DCACHE mae=0x81, addr=0x5007a624, data=0x0, cacheable=0x0DemuxMMUtoCaches: mae = 1 -> 1.
Info:Dcache has moved to trapped state
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
Info:MMU: updated fsr=0x38a, far=0x500086fc

MMU :mae:  sent response to DCACHE mae=0x81, addr=0x500086fc, data=0x0, cacheable=0x0DemuxMMUtoCaches: mae = 1 -> 1.
Info:Dcache has moved to trapped state
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
Info:MMU: updated fsr=0x38a, far=0x5007a628

MMU :mae:  sent response to DCACHE mae=0x81, addr=0x5007a628, data=0x0, cacheable=0x0DemuxMMUtoCaches: mae = 1 -> 1.
Info:Dcache has moved to trapped state
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
Info:MMU: updated fsr=0x3aa, far=0xefc28a10
Info:MMU: updated fsr=0x3ab, far=0xefc28a14
Info:MMU: updated fsr=0x3ab, far=0xefc28a18
Info:MMU: updated fsr=0x3ab, far=0xefc28a1c
Info:MMU: updated fsr=0x3ab, far=0xefc28a20
Info:MMU: updated fsr=0x3ab, far=0xefc28a24
Info:MMU: updated fsr=0x3ab, far=0xefc28a28
Info:MMU: updated fsr=0x3ab, far=0xefc28a2c
Info:MMU: updated fsr=0x3ab, far=0xefc28a30
Info:MMU: updated fsr=0x3ab, far=0xefc28a34
Info:MMU: updated fsr=0x3ab, far=0xefc28a38
Info:MMU: updated fsr=0x3ab, far=0xefc28a3c
Info:MMU: updated fsr=0x3ab, far=0xefc28a40
Info:MMU: updated fsr=0x3ab, far=0xefc28a44
Info:MMU: updated fsr=0x3ab, far=0xefc28a48
Info:MMU: updated fsr=0x3ab, far=0xefc28a4c
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
------ Mmu context-register = e --------------
Info:MMU: updated fsr=0x3aa, far=0x500086f8

MMU :mae:  sent response to DCACHE mae=0x81, addr=0x500086f8, data=0x0, cacheable=0x0DemuxMMUtoCaches: mae = 1 -> 1.
Info:Dcache has moved to trapped state
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 

MMU :mae:   sent response to ICACHE mae=0x1, addr=0x50062cc0, data=0x0, cacheable=0x0, fsr=0x346DemuxMMUtoCaches: mae = 1 -> 1.

ICACHE: trapped: mae=0x1, instr_pair=0x0, mmu_fsr =0x346
CPU: wrote FSR=0x346, FAR=0x50062cc0 to MMU through DCACHEInfo:MMU: updated fsr=0x346, far=0x50062cc0
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
Info:MMU: updated fsr=0x3aa, far=0xefc28a10
Info:MMU: updated fsr=0x3ab, far=0xefc28a14
Info:MMU: updated fsr=0x3ab, far=0xefc28a18
Info:MMU: updated fsr=0x3ab, far=0xefc28a1c
Info:MMU: updated fsr=0x3ab, far=0xefc28a20
Info:MMU: updated fsr=0x3ab, far=0xefc28a24
Info:MMU: updated fsr=0x3ab, far=0xefc28a28
Info:MMU: updated fsr=0x3ab, far=0xefc28a2c
Info:MMU: updated fsr=0x3ab, far=0xefc28a30
Info:MMU: updated fsr=0x3ab, far=0xefc28a34
Info:MMU: updated fsr=0x3ab, far=0xefc28a38
Info:MMU: updated fsr=0x3ab, far=0xefc28a3c
Info:MMU: updated fsr=0x3ab, far=0xefc28a40
Info:MMU: updated fsr=0x3ab, far=0xefc28a44
Info:MMU: updated fsr=0x3ab, far=0xefc28a48
Info:MMU: updated fsr=0x3ab, far=0xefc28a4c
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
Info:MMU: updated fsr=0x3aa, far=0xefc28a10

MMU :mae:  sent response to DCACHE mae=0x81, addr=0xefc28a10, data=0x0, cacheable=0x0DemuxMMUtoCaches: mae = 1 -> 1.
Info:Dcache has moved to trapped state
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
Info:MMU: updated fsr=0x38a, far=0x500792bc

MMU :mae:  sent response to DCACHE mae=0x81, addr=0x500792bc, data=0x0, cacheable=0x0DemuxMMUtoCaches: mae = 1 -> 1.
Info:Dcache has moved to trapped state
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
------ Mmu context-register = d --------------
Info:MMU: updated fsr=0x3aa, far=0xefc28a10

MMU :mae:  sent response to DCACHE mae=0x81, addr=0xefc28a10, data=0x0, cacheable=0x0DemuxMMUtoCaches: mae = 1 -> 1.
Info:Dcache has moved to trapped state
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
Info:MMU: updated fsr=0x38a, far=0x500071b6

MMU :mae:  sent response to DCACHE mae=0x81, addr=0x500071b6, data=0x0, cacheable=0x0DemuxMMUtoCaches: mae = 1 -> 1.
Info:Dcache has moved to trapped state
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
Info:MMU: updated fsr=0x38a, far=0x500792bc

MMU :mae:  sent response to DCACHE mae=0x81, addr=0x500792bc, data=0x0, cacheable=0x0DemuxMMUtoCaches: mae = 1 -> 1.
Info:Dcache has moved to trapped state
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
------ Mmu context-register = e --------------
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
Info:MMU: updated fsr=0x38a, far=0x5007a624

MMU :mae:  sent response to DCACHE mae=0x81, addr=0x5007a624, data=0x0, cacheable=0x0DemuxMMUtoCaches: mae = 1 -> 1.
Info:Dcache has moved to trapped state
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
Info:MMU: updated fsr=0x38a, far=0x5007ceec

MMU :mae:  sent response to DCACHE mae=0x81, addr=0x5007ceec, data=0x0, cacheable=0x0DemuxMMUtoCaches: mae = 1 -> 1.
Info:Dcache has moved to trapped state
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 

MMU :mae:   sent response to ICACHE mae=0x1, addr=0x155c4, data=0x0, cacheable=0x0, fsr=0x346DemuxMMUtoCaches: mae = 1 -> 1.

ICACHE: trapped: mae=0x1, instr_pair=0x0, mmu_fsr =0x346
CPU: wrote FSR=0x346, FAR=0x155c4 to MMU through DCACHEInfo:MMU: updated fsr=0x346, far=0x155c4
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 

MMU :mae:   sent response to ICACHE mae=0x1, addr=0x97eac, data=0x0, cacheable=0x0, fsr=0x346DemuxMMUtoCaches: mae = 1 -> 1.

ICACHE: trapped: mae=0x1, instr_pair=0x0, mmu_fsr =0x346
CPU: wrote FSR=0x346, FAR=0x97eac to MMU through DCACHEInfo:MMU: updated fsr=0x346, far=0x97eac
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
------ Mmu context-register = e --------------
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 

MMU :mae:   sent response to ICACHE mae=0x1, addr=0x50030464, data=0x0, cacheable=0x0, fsr=0x346DemuxMMUtoCaches: mae = 1 -> 1.

ICACHE: trapped: mae=0x1, instr_pair=0x0, mmu_fsr =0x346
CPU: wrote FSR=0x346, FAR=0x50030464 to MMU through DCACHEInfo:MMU: updated fsr=0x346, far=0x50030464
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 

MMU :mae:   sent response to ICACHE mae=0x1, addr=0x50022ad0, data=0x0, cacheable=0x0, fsr=0x346DemuxMMUtoCaches: mae = 1 -> 1.

ICACHE: trapped: mae=0x1, instr_pair=0x0, mmu_fsr =0x346
CPU: wrote FSR=0x346, FAR=0x50022ad0 to MMU through DCACHEInfo:MMU: updated fsr=0x346, far=0x50022ad0
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
------ Mmu context-register = b --------------
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
Info:MMU: updated fsr=0x38a, far=0xcd950

MMU :mae:  sent response to DCACHE mae=0x81, addr=0xcd950, data=0x0, cacheable=0x0DemuxMMUtoCaches: mae = 1 -> 1.
Info:Dcache has moved to trapped state
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
Info:MMU: updated fsr=0x38a, far=0x5007d514

MMU :mae:  sent response to DCACHE mae=0x81, addr=0x5007d514, data=0x0, cacheable=0x0DemuxMMUtoCaches: mae = 1 -> 1.
Info:Dcache has moved to trapped state
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
------ Mmu context-register = e --------------
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
------ Mmu context-register = b --------------
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
------ Mmu context-register = e --------------
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
------ Mmu context-register = b --------------
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
Info:MMU: updated fsr=0x38a, far=0x500086fc

MMU :mae:  sent response to DCACHE mae=0x81, addr=0x500086fc, data=0x0, cacheable=0x0DemuxMMUtoCaches: mae = 1 -> 1.
Info:Dcache has moved to trapped state
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
Info:MMU: updated fsr=0x38a, far=0x5007a628

MMU :mae:  sent response to DCACHE mae=0x81, addr=0x5007a628, data=0x0, cacheable=0x0DemuxMMUtoCaches: mae = 1 -> 1.
Info:Dcache has moved to trapped state
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
Info:MMU: updated fsr=0x38a, far=0xd1364

MMU :mae:  sent response to DCACHE mae=0x81, addr=0xd1364, data=0x0, cacheable=0x0DemuxMMUtoCaches: mae = 1 -> 1.
Info:Dcache has moved to trapped state
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
Info:MMU: updated fsr=0x3aa, far=0xef9436b0
Info:MMU: updated fsr=0x3ab, far=0xef9436b4
Info:MMU: updated fsr=0x3ab, far=0xef9436b8
Info:MMU: updated fsr=0x3ab, far=0xef9436bc
Info:MMU: updated fsr=0x3ab, far=0xef9436c0
Info:MMU: updated fsr=0x3ab, far=0xef9436c4
Info:MMU: updated fsr=0x3ab, far=0xef9436c8
Info:MMU: updated fsr=0x3ab, far=0xef9436cc
Info:MMU: updated fsr=0x3ab, far=0xef9436d0
Info:MMU: updated fsr=0x3ab, far=0xef9436d4
Info:MMU: updated fsr=0x3ab, far=0xef9436d8
Info:MMU: updated fsr=0x3ab, far=0xef9436dc
Info:MMU: updated fsr=0x3ab, far=0xef9436e0
Info:MMU: updated fsr=0x3ab, far=0xef9436e4
Info:MMU: updated fsr=0x3ab, far=0xef9436e8
Info:MMU: updated fsr=0x3ab, far=0xef9436ec
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
------ Mmu context-register = e --------------
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
Info:MMU: updated fsr=0x38a, far=0x500086fc

MMU :mae:  sent response to DCACHE mae=0x81, addr=0x500086fc, data=0x0, cacheable=0x0DemuxMMUtoCaches: mae = 1 -> 1.
Info:Dcache has moved to trapped state
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
Info:MMU: updated fsr=0x38a, far=0x5007a628

MMU :mae:  sent response to DCACHE mae=0x81, addr=0x5007a628, data=0x0, cacheable=0x0DemuxMMUtoCaches: mae = 1 -> 1.
Info:Dcache has moved to trapped state
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
Info:MMU: updated fsr=0x38a, far=0xefc28ac0

MMU :mae:  sent response to DCACHE mae=0x81, addr=0xefc28ac0, data=0x0, cacheable=0x0DemuxMMUtoCaches: mae = 1 -> 1.
Info:Dcache has moved to trapped state
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
Info:MMU: updated fsr=0x3aa, far=0xefc28ad0
Info:MMU: updated fsr=0x3ab, far=0xefc28ad4
Info:MMU: updated fsr=0x3ab, far=0xefc28ad8
Info:MMU: updated fsr=0x3ab, far=0xefc28adc
Info:MMU: updated fsr=0x3ab, far=0xefc28ae0
Info:MMU: updated fsr=0x3ab, far=0xefc28ae4
Info:MMU: updated fsr=0x3ab, far=0xefc28ae8
Info:MMU: updated fsr=0x3ab, far=0xefc28aec
Info:MMU: updated fsr=0x3ab, far=0xefc28af0
Info:MMU: updated fsr=0x3ab, far=0xefc28af4
Info:MMU: updated fsr=0x3ab, far=0xefc28af8
Info:MMU: updated fsr=0x3ab, far=0xefc28afc
Info:MMU: updated fsr=0x3ab, far=0xefc28b00
Info:MMU: updated fsr=0x3ab, far=0xefc28b04
Info:MMU: updated fsr=0x3ab, far=0xefc28b08
Info:MMU: updated fsr=0x3ab, far=0xefc28b0c
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
Info:MMU: updated fsr=0x3aa, far=0xefc28a60
Info:MMU: updated fsr=0x3ab, far=0xefc28a64
Info:MMU: updated fsr=0x3ab, far=0xefc28a68
Info:MMU: updated fsr=0x3ab, far=0xefc28a6c
Info:MMU: updated fsr=0x3ab, far=0xefc28a70
Info:MMU: updated fsr=0x3ab, far=0xefc28a74
Info:MMU: updated fsr=0x3ab, far=0xefc28a78
Info:MMU: updated fsr=0x3ab, far=0xefc28a7c
Info:MMU: updated fsr=0x3ab, far=0xefc28a80
Info:MMU: updated fsr=0x3ab, far=0xefc28a84
Info:MMU: updated fsr=0x3ab, far=0xefc28a88
Info:MMU: updated fsr=0x3ab, far=0xefc28a8c
Info:MMU: updated fsr=0x3ab, far=0xefc28a90
Info:MMU: updated fsr=0x3ab, far=0xefc28a94
Info:MMU: updated fsr=0x3ab, far=0xefc28a98
Info:MMU: updated fsr=0x3ab, far=0xefc28a9c
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
Info:MMU: updated fsr=0x3aa, far=0xefc28a00
Info:MMU: updated fsr=0x3ab, far=0xefc28a04
Info:MMU: updated fsr=0x3ab, far=0xefc28a08
Info:MMU: updated fsr=0x3ab, far=0xefc28a0c
Info:MMU: updated fsr=0x3ab, far=0xefc28a10
Info:MMU: updated fsr=0x3ab, far=0xefc28a14
Info:MMU: updated fsr=0x3ab, far=0xefc28a18
Info:MMU: updated fsr=0x3ab, far=0xefc28a1c
Info:MMU: updated fsr=0x3ab, far=0xefc28a20
Info:MMU: updated fsr=0x3ab, far=0xefc28a24
Info:MMU: updated fsr=0x3ab, far=0xefc28a28
Info:MMU: updated fsr=0x3ab, far=0xefc28a2c
Info:MMU: updated fsr=0x3ab, far=0xefc28a30
Info:MMU: updated fsr=0x3ab, far=0xefc28a34
Info:MMU: updated fsr=0x3ab, far=0xefc28a38
Info:MMU: updated fsr=0x3ab, far=0xefc28a3c
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
------ Mmu context-register = f --------------
Info:MMU: updated fsr=0x3aa, far=0x500086f8

MMU :mae:  sent response to DCACHE mae=0x81, addr=0x500086f8, data=0x0, cacheable=0x0DemuxMMUtoCaches: mae = 1 -> 1.
Info:Dcache has moved to trapped state
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 

MMU :mae:   sent response to ICACHE mae=0x1, addr=0x50062cc0, data=0x0, cacheable=0x0, fsr=0x346DemuxMMUtoCaches: mae = 1 -> 1.

ICACHE: trapped: mae=0x1, instr_pair=0x0, mmu_fsr =0x346
CPU: wrote FSR=0x346, FAR=0x50062cc0 to MMU through DCACHEInfo:MMU: updated fsr=0x346, far=0x50062cc0
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
Info:MMU: updated fsr=0x3aa, far=0xef943650
Info:MMU: updated fsr=0x3ab, far=0xef943654
Info:MMU: updated fsr=0x3ab, far=0xef943658
Info:MMU: updated fsr=0x3ab, far=0xef94365c
Info:MMU: updated fsr=0x3ab, far=0xef943660
Info:MMU: updated fsr=0x3ab, far=0xef943664
Info:MMU: updated fsr=0x3ab, far=0xef943668
Info:MMU: updated fsr=0x3ab, far=0xef94366c
Info:MMU: updated fsr=0x3ab, far=0xef943670
Info:MMU: updated fsr=0x3ab, far=0xef943674
Info:MMU: updated fsr=0x3ab, far=0xef943678
Info:MMU: updated fsr=0x3ab, far=0xef94367c
Info:MMU: updated fsr=0x3ab, far=0xef943680
Info:MMU: updated fsr=0x3ab, far=0xef943684
Info:MMU: updated fsr=0x3ab, far=0xef943688
Info:MMU: updated fsr=0x3ab, far=0xef94368c
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
Info:MMU: updated fsr=0x3aa, far=0xef943650

MMU :mae:  sent response to DCACHE mae=0x81, addr=0xef943650, data=0x0, cacheable=0x0DemuxMMUtoCaches: mae = 1 -> 1.
Info:Dcache has moved to trapped state
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
Info:MMU: updated fsr=0x38a, far=0x500792bc

MMU :mae:  sent response to DCACHE mae=0x81, addr=0x500792bc, data=0x0, cacheable=0x0DemuxMMUtoCaches: mae = 1 -> 1.
Info:Dcache has moved to trapped state
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
------ Mmu context-register = 10 --------------
Info:MMU: updated fsr=0x3aa, far=0x500086f8

MMU :mae:  sent response to DCACHE mae=0x81, addr=0x500086f8, data=0x0, cacheable=0x0DemuxMMUtoCaches: mae = 1 -> 1.
Info:Dcache has moved to trapped state
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 

MMU :mae:   sent response to ICACHE mae=0x1, addr=0x50062cc0, data=0x0, cacheable=0x0, fsr=0x346DemuxMMUtoCaches: mae = 1 -> 1.

ICACHE: trapped: mae=0x1, instr_pair=0x0, mmu_fsr =0x346
CPU: wrote FSR=0x346, FAR=0x50062cc0 to MMU through DCACHEInfo:MMU: updated fsr=0x346, far=0x50062cc0
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
Info:MMU: updated fsr=0x3aa, far=0xefc28a10
Info:MMU: updated fsr=0x3ab, far=0xefc28a14
Info:MMU: updated fsr=0x3ab, far=0xefc28a18
Info:MMU: updated fsr=0x3ab, far=0xefc28a1c
Info:MMU: updated fsr=0x3ab, far=0xefc28a20
Info:MMU: updated fsr=0x3ab, far=0xefc28a24
Info:MMU: updated fsr=0x3ab, far=0xefc28a28
Info:MMU: updated fsr=0x3ab, far=0xefc28a2c
Info:MMU: updated fsr=0x3ab, far=0xefc28a30
Info:MMU: updated fsr=0x3ab, far=0xefc28a34
Info:MMU: updated fsr=0x3ab, far=0xefc28a38
Info:MMU: updated fsr=0x3ab, far=0xefc28a3c
Info:MMU: updated fsr=0x3ab, far=0xefc28a40
Info:MMU: updated fsr=0x3ab, far=0xefc28a44
Info:MMU: updated fsr=0x3ab, far=0xefc28a48
Info:MMU: updated fsr=0x3ab, far=0xefc28a4c
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
Info:MMU: updated fsr=0x3aa, far=0xefc28a10

MMU :mae:  sent response to DCACHE mae=0x81, addr=0xefc28a10, data=0x0, cacheable=0x0DemuxMMUtoCaches: mae = 1 -> 1.
Info:Dcache has moved to trapped state
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
Info:MMU: updated fsr=0x38a, far=0x500792bc

MMU :mae:  sent response to DCACHE mae=0x81, addr=0x500792bc, data=0x0, cacheable=0x0DemuxMMUtoCaches: mae = 1 -> 1.
Info:Dcache has moved to trapped state
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
Info:MMU: updated fsr=0x38a, far=0x5007a624

MMU :mae:  sent response to DCACHE mae=0x81, addr=0x5007a624, data=0x0, cacheable=0x0DemuxMMUtoCaches: mae = 1 -> 1.
Info:Dcache has moved to trapped state
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
Info:MMU: updated fsr=0x38a, far=0x5007ceec

MMU :mae:  sent response to DCACHE mae=0x81, addr=0x5007ceec, data=0x0, cacheable=0x0DemuxMMUtoCaches: mae = 1 -> 1.
Info:Dcache has moved to trapped state
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 

MMU :mae:   sent response to ICACHE mae=0x1, addr=0x155c4, data=0x0, cacheable=0x0, fsr=0x346DemuxMMUtoCaches: mae = 1 -> 1.

ICACHE: trapped: mae=0x1, instr_pair=0x0, mmu_fsr =0x346
CPU: wrote FSR=0x346, FAR=0x155c4 to MMU through DCACHEInfo:MMU: updated fsr=0x346, far=0x155c4
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
------ Mmu context-register = b --------------
Info:MMU: updated fsr=0x3aa, far=0xef9436b0

MMU :mae:  sent response to DCACHE mae=0x81, addr=0xef9436b0, data=0x0, cacheable=0x0DemuxMMUtoCaches: mae = 1 -> 1.
Info:Dcache has moved to trapped state
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
Info:MMU: updated fsr=0x38a, far=0xcf024

MMU :mae:  sent response to DCACHE mae=0x81, addr=0xcf024, data=0x0, cacheable=0x0DemuxMMUtoCaches: mae = 1 -> 1.
Info:Dcache has moved to trapped state
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
------ Mmu context-register = e --------------
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 

MMU :mae:   sent response to ICACHE mae=0x1, addr=0x50001598, data=0x0, cacheable=0x0, fsr=0x346DemuxMMUtoCaches: mae = 1 -> 1.

ICACHE: trapped: mae=0x1, instr_pair=0x0, mmu_fsr =0x346
CPU: wrote FSR=0x346, FAR=0x50001598 to MMU through DCACHEInfo:MMU: updated fsr=0x346, far=0x50001598
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
Info:MMU: updated fsr=0x38a, far=0x500071b6

MMU :mae:  sent response to DCACHE mae=0x81, addr=0x500071b6, data=0x0, cacheable=0x0DemuxMMUtoCaches: mae = 1 -> 1.
Info:Dcache has moved to trapped state
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
------ Mmu context-register = f --------------
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
Info:MMU: updated fsr=0x38a, far=0x5007a624

MMU :mae:  sent response to DCACHE mae=0x81, addr=0x5007a624, data=0x0, cacheable=0x0DemuxMMUtoCaches: mae = 1 -> 1.
Info:Dcache has moved to trapped state
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
Info:MMU: updated fsr=0x386, far=0x5007ceec

MMU :mae:  sent response to DCACHE mae=0x81, addr=0x5007ceec, data=0x0, cacheable=0x0DemuxMMUtoCaches: mae = 1 -> 1.
Info:Dcache has moved to trapped state
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 

MMU :mae:   sent response to ICACHE mae=0x1, addr=0x437a8, data=0x0, cacheable=0x0, fsr=0x346DemuxMMUtoCaches: mae = 1 -> 1.

ICACHE: trapped: mae=0x1, instr_pair=0x0, mmu_fsr =0x346
CPU: wrote FSR=0x346, FAR=0x437a8 to MMU through DCACHEInfo:MMU: updated fsr=0x346, far=0x437a8
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
Info:MMU: updated fsr=0x38a, far=0xcf1d4

MMU :mae:  sent response to DCACHE mae=0x81, addr=0xcf1d4, data=0x0, cacheable=0x0DemuxMMUtoCaches: mae = 1 -> 1.
Info:Dcache has moved to trapped state
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
Info:MMU: updated fsr=0x38a, far=0xcd918

MMU :mae:  sent response to DCACHE mae=0x81, addr=0xcd918, data=0x0, cacheable=0x0DemuxMMUtoCaches: mae = 1 -> 1.
Info:Dcache has moved to trapped state
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
------ Mmu context-register = 10 --------------
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 

MMU :mae:   sent response to ICACHE mae=0x1, addr=0x97f00, data=0x0, cacheable=0x0, fsr=0x346DemuxMMUtoCaches: mae = 1 -> 1.

ICACHE: trapped: mae=0x1, instr_pair=0x0, mmu_fsr =0x346
CPU: wrote FSR=0x346, FAR=0x97f00 to MMU through DCACHEInfo:MMU: updated fsr=0x346, far=0x97f00
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 

MMU :mae:   sent response to ICACHE mae=0x1, addr=0x759c8, data=0x0, cacheable=0x0, fsr=0x346DemuxMMUtoCaches: mae = 1 -> 1.

ICACHE: trapped: mae=0x1, instr_pair=0x0, mmu_fsr =0x346
CPU: wrote FSR=0x346, FAR=0x759c8 to MMU through DCACHEInfo:MMU: updated fsr=0x346, far=0x759c8
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 

MMU :mae:   sent response to ICACHE mae=0x1, addr=0x5002d208, data=0x0, cacheable=0x0, fsr=0x346DemuxMMUtoCaches: mae = 1 -> 1.

ICACHE: trapped: mae=0x1, instr_pair=0x0, mmu_fsr =0x346
CPU: wrote FSR=0x346, FAR=0x5002d208 to MMU through DCACHEInfo:MMU: updated fsr=0x346, far=0x5002d208
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
------ Mmu context-register = e --------------
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 

MMU :mae:   sent response to ICACHE mae=0x1, addr=0x50049b98, data=0x0, cacheable=0x0, fsr=0x346DemuxMMUtoCaches: mae = 1 -> 1.

ICACHE: trapped: mae=0x1, instr_pair=0x0, mmu_fsr =0x346
CPU: wrote FSR=0x346, FAR=0x50049b98 to MMU through DCACHEInfo:MMU: updated fsr=0x346, far=0x50049b98
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
Info:MMU: updated fsr=0x38a, far=0x500792bc

MMU :mae:  sent response to DCACHE mae=0x81, addr=0x500792bc, data=0x0, cacheable=0x0DemuxMMUtoCaches: mae = 1 -> 1.
Info:Dcache has moved to trapped state
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
------ Mmu context-register = f --------------
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 

MMU :mae:   sent response to ICACHE mae=0x1, addr=0x3f768, data=0x0, cacheable=0x0, fsr=0x346DemuxMMUtoCaches: mae = 1 -> 1.

ICACHE: trapped: mae=0x1, instr_pair=0x0, mmu_fsr =0x346
CPU: wrote FSR=0x346, FAR=0x3f768 to MMU through DCACHEInfo:MMU: updated fsr=0x346, far=0x3f768
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 

MMU :mae:   sent response to ICACHE mae=0x1, addr=0x96b74, data=0x0, cacheable=0x0, fsr=0x346DemuxMMUtoCaches: mae = 1 -> 1.

ICACHE: trapped: mae=0x1, instr_pair=0x0, mmu_fsr =0x346
CPU: wrote FSR=0x346, FAR=0x96b74 to MMU through DCACHEInfo:MMU: updated fsr=0x346, far=0x96b74
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 

MMU :mae:   sent response to ICACHE mae=0x1, addr=0x50022b84, data=0x0, cacheable=0x0, fsr=0x346DemuxMMUtoCaches: mae = 1 -> 1.

ICACHE: trapped: mae=0x1, instr_pair=0x0, mmu_fsr =0x346
CPU: wrote FSR=0x346, FAR=0x50022b84 to MMU through DCACHEInfo:MMU: updated fsr=0x346, far=0x50022b84
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 

MMU :mae:   sent response to ICACHE mae=0x1, addr=0x5004fdac, data=0x0, cacheable=0x0, fsr=0x346DemuxMMUtoCaches: mae = 1 -> 1.

ICACHE: trapped: mae=0x1, instr_pair=0x0, mmu_fsr =0x346
CPU: wrote FSR=0x346, FAR=0x5004fdac to MMU through DCACHEInfo:MMU: updated fsr=0x346, far=0x5004fdac
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
------ Mmu context-register = 10 --------------
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 

MMU :mae:   sent response to ICACHE mae=0x1, addr=0x50031db8, data=0x0, cacheable=0x0, fsr=0x346DemuxMMUtoCaches: mae = 1 -> 1.

ICACHE: trapped: mae=0x1, instr_pair=0x0, mmu_fsr =0x346
CPU: wrote FSR=0x346, FAR=0x50031db8 to MMU through DCACHEInfo:MMU: updated fsr=0x346, far=0x50031db8
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 

MMU :mae:   sent response to ICACHE mae=0x1, addr=0x50050e54, data=0x0, cacheable=0x0, fsr=0x346DemuxMMUtoCaches: mae = 1 -> 1.

ICACHE: trapped: mae=0x1, instr_pair=0x0, mmu_fsr =0x346
CPU: wrote FSR=0x346, FAR=0x50050e54 to MMU through DCACHEInfo:MMU: updated fsr=0x346, far=0x50050e54
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
Info:MMU: updated fsr=0x38a, far=0xceaf4

MMU :mae:  sent response to DCACHE mae=0x81, addr=0xceaf4, data=0x0, cacheable=0x0DemuxMMUtoCaches: mae = 1 -> 1.
Info:Dcache has moved to trapped state
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
------ Mmu context-register = 1 --------------
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
------ Mmu context-register = f --------------
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 

MMU :mae:   sent response to ICACHE mae=0x1, addr=0x50050de0, data=0x0, cacheable=0x0, fsr=0x346DemuxMMUtoCaches: mae = 1 -> 1.

ICACHE: trapped: mae=0x1, instr_pair=0x0, mmu_fsr =0x346
CPU: wrote FSR=0x346, FAR=0x50050de0 to MMU through DCACHEInfo:MMU: updated fsr=0x346, far=0x50050de0
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
Info:MMU: updated fsr=0x306, far=0xa19b0

MMU :mae:  sent response to DCACHE mae=0x81, addr=0xa19b0, data=0x0, cacheable=0x0DemuxMMUtoCaches: mae = 1 -> 1.
Info:Dcache has moved to trapped state
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
Info:MMU: updated fsr=0x38a, far=0xd1364

MMU :mae:  sent response to DCACHE mae=0x81, addr=0xd1364, data=0x0, cacheable=0x0DemuxMMUtoCaches: mae = 1 -> 1.
Info:Dcache has moved to trapped state
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
------ Mmu context-register = 1 --------------
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
------ Mmu context-register = 10 --------------
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
------ Mmu context-register = f --------------
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
------ Mmu context-register = 10 --------------
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
------ Mmu context-register = f --------------
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
------ Mmu context-register = 11 --------------
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
------ Mmu context-register = 10 --------------
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
------ Mmu context-register = 12 --------------
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
------ Mmu context-register = 11 --------------
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
------ Mmu context-register = 12 --------------
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
------ Mmu context-register = 11 --------------
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
Info:MMU: updated fsr=0x1a6, far=0xcd81d

MMU :mae:  sent response to DCACHE mae=0x81, addr=0xcd81d, data=0x0, cacheable=0x0DemuxMMUtoCaches: mae = 1 -> 1.
Info:Dcache has moved to trapped state
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
Info:MMU: updated fsr=0x1a6, far=0x50018008

MMU :mae:  sent response to DCACHE mae=0x81, addr=0x50018008, data=0x0, cacheable=0x0DemuxMMUtoCaches: mae = 1 -> 1.
Info:Dcache has moved to trapped state
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
------ Mmu context-register = 12 --------------
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
Info:MMU: updated fsr=0x1a6, far=0xcd81d

MMU :mae:  sent response to DCACHE mae=0x81, addr=0xcd81d, data=0x0, cacheable=0x0DemuxMMUtoCaches: mae = 1 -> 1.
Info:Dcache has moved to trapped state
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
------ Mmu context-register = 11 --------------
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 

MMU :mae:   sent response to ICACHE mae=0x1, addr=0x50000ec0, data=0x0, cacheable=0x0, fsr=0x346DemuxMMUtoCaches: mae = 1 -> 1.

ICACHE: trapped: mae=0x1, instr_pair=0x0, mmu_fsr =0x346
CPU: wrote FSR=0x346, FAR=0x50000ec0 to MMU through DCACHEInfo:MMU: updated fsr=0x346, far=0x50000ec0
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
Info:MMU: updated fsr=0x306, far=0x50017f74

MMU :mae:  sent response to DCACHE mae=0x81, addr=0x50017f74, data=0x0, cacheable=0x0DemuxMMUtoCaches: mae = 1 -> 1.
Info:Dcache has moved to trapped state
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
Info:MMU: updated fsr=0x38a, far=0x50017ee0

MMU :mae:  sent response to DCACHE mae=0x81, addr=0x50017ee0, data=0x0, cacheable=0x0DemuxMMUtoCaches: mae = 1 -> 1.
Info:Dcache has moved to trapped state
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
------ Mmu context-register = 12 --------------
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
Info:MMU: updated fsr=0x1a6, far=0x50018008

MMU :mae:  sent response to DCACHE mae=0x81, addr=0x50018008, data=0x0, cacheable=0x0DemuxMMUtoCaches: mae = 1 -> 1.
Info:Dcache has moved to trapped state
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
------ Mmu context-register = 11 --------------
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
Info:MMU: updated fsr=0x306, far=0x10034

MMU :mae:  sent response to DCACHE mae=0x81, addr=0x10034, data=0x0, cacheable=0x0DemuxMMUtoCaches: mae = 1 -> 1.
Info:Dcache has moved to trapped state
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
------ Mmu context-register = 12 --------------
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 

MMU :mae:   sent response to ICACHE mae=0x1, addr=0x50000ec0, data=0x0, cacheable=0x0, fsr=0x346DemuxMMUtoCaches: mae = 1 -> 1.

ICACHE: trapped: mae=0x1, instr_pair=0x0, mmu_fsr =0x346
CPU: wrote FSR=0x346, FAR=0x50000ec0 to MMU through DCACHEInfo:MMU: updated fsr=0x346, far=0x50000ec0
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
Info:MMU: updated fsr=0x306, far=0x50017f74

MMU :mae:  sent response to DCACHE mae=0x81, addr=0x50017f74, data=0x0, cacheable=0x0DemuxMMUtoCaches: mae = 1 -> 1.
Info:Dcache has moved to trapped state
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
Info:MMU: updated fsr=0x38a, far=0x50017ee0

MMU :mae:  sent response to DCACHE mae=0x81, addr=0x50017ee0, data=0x0, cacheable=0x0DemuxMMUtoCaches: mae = 1 -> 1.
Info:Dcache has moved to trapped state
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
Info:MMU: updated fsr=0x306, far=0x10034

MMU :mae:  sent response to DCACHE mae=0x81, addr=0x10034, data=0x0, cacheable=0x0DemuxMMUtoCaches: mae = 1 -> 1.
Info:Dcache has moved to trapped state
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
------ Mmu context-register = 11 --------------
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
Info:MMU: updated fsr=0x386, far=0x50007000

MMU :mae:  sent response to DCACHE mae=0x81, addr=0x50007000, data=0x0, cacheable=0x0DemuxMMUtoCaches: mae = 1 -> 1.
Info:Dcache has moved to trapped state
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
Info:MMU: updated fsr=0x306, far=0xcc7e0

MMU :mae:  sent response to DCACHE mae=0x81, addr=0xcc7e0, data=0x0, cacheable=0x0DemuxMMUtoCaches: mae = 1 -> 1.
Info:Dcache has moved to trapped state
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
Info:MMU: updated fsr=0x38a, far=0xcc824

MMU :mae:  sent response to DCACHE mae=0x81, addr=0xcc824, data=0x0, cacheable=0x0DemuxMMUtoCaches: mae = 1 -> 1.
Info:Dcache has moved to trapped state
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
------ Mmu context-register = 12 --------------
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
Info:MMU: updated fsr=0x386, far=0x50007000

MMU :mae:  sent response to DCACHE mae=0x81, addr=0x50007000, data=0x0, cacheable=0x0DemuxMMUtoCaches: mae = 1 -> 1.
Info:Dcache has moved to trapped state
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
Info:MMU: updated fsr=0x306, far=0xcc7e0

MMU :mae:  sent response to DCACHE mae=0x81, addr=0xcc7e0, data=0x0, cacheable=0x0DemuxMMUtoCaches: mae = 1 -> 1.
Info:Dcache has moved to trapped state
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
Info:MMU: updated fsr=0x38a, far=0xcc824

MMU :mae:  sent response to DCACHE mae=0x81, addr=0xcc824, data=0x0, cacheable=0x0DemuxMMUtoCaches: mae = 1 -> 1.
Info:Dcache has moved to trapped state
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
------ Mmu context-register = 11 --------------
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
Info:MMU: updated fsr=0x3a6, far=0x50008000

MMU :mae:  sent response to DCACHE mae=0x81, addr=0x50008000, data=0x0, cacheable=0x0DemuxMMUtoCaches: mae = 1 -> 1.
Info:Dcache has moved to trapped state
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
------ Mmu context-register = 12 --------------
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
Info:MMU: updated fsr=0x3a6, far=0x50008000

MMU :mae:  sent response to DCACHE mae=0x81, addr=0x50008000, data=0x0, cacheable=0x0DemuxMMUtoCaches: mae = 1 -> 1.
Info:Dcache has moved to trapped state
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
------ Mmu context-register = 11 --------------
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
Info:MMU: updated fsr=0x386, far=0x500794b0

MMU :mae:  sent response to DCACHE mae=0x81, addr=0x500794b0, data=0x0, cacheable=0x0DemuxMMUtoCaches: mae = 1 -> 1.
Info:Dcache has moved to trapped state
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
------ Mmu context-register = 12 --------------
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
Info:MMU: updated fsr=0x386, far=0x500794b0

MMU :mae:  sent response to DCACHE mae=0x81, addr=0x500794b0, data=0x0, cacheable=0x0DemuxMMUtoCaches: mae = 1 -> 1.
Info:Dcache has moved to trapped state
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
------ Mmu context-register = 11 --------------
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
Info:MMU: updated fsr=0x306, far=0x50078dd8

MMU :mae:  sent response to DCACHE mae=0x81, addr=0x50078dd8, data=0x0, cacheable=0x0DemuxMMUtoCaches: mae = 1 -> 1.
Info:Dcache has moved to trapped state
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
Info:MMU: updated fsr=0x3a6, far=0xefe64ff0
Info:MMU: updated fsr=0x3a7, far=0xefe64ff4
Info:MMU: updated fsr=0x3a7, far=0xefe64ff8
Info:MMU: updated fsr=0x3a7, far=0xefe64ffc
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
Info:MMU: updated fsr=0x3a6, far=0xefe64ff0

MMU :mae:  sent response to DCACHE mae=0x81, addr=0xefe64ff0, data=0x0, cacheable=0x0DemuxMMUtoCaches: mae = 1 -> 1.
Info:Dcache has moved to trapped state
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
------ Mmu context-register = 12 --------------
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
Info:MMU: updated fsr=0x306, far=0x50078dd8

MMU :mae:  sent response to DCACHE mae=0x81, addr=0x50078dd8, data=0x0, cacheable=0x0DemuxMMUtoCaches: mae = 1 -> 1.
Info:Dcache has moved to trapped state
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
Info:MMU: updated fsr=0x306, far=0x50019154

MMU :mae:  sent response to DCACHE mae=0x81, addr=0x50019154, data=0x0, cacheable=0x0DemuxMMUtoCaches: mae = 1 -> 1.
Info:Dcache has moved to trapped state
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
------ Mmu context-register = 11 --------------
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
Info:MMU: updated fsr=0x306, far=0x50019154

MMU :mae:  sent response to DCACHE mae=0x81, addr=0x50019154, data=0x0, cacheable=0x0DemuxMMUtoCaches: mae = 1 -> 1.
Info:Dcache has moved to trapped state
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
------ Mmu context-register = 12 --------------
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
Info:MMU: updated fsr=0x386, far=0x50008690

MMU :mae:  sent response to DCACHE mae=0x81, addr=0x50008690, data=0x0, cacheable=0x0DemuxMMUtoCaches: mae = 1 -> 1.
Info:Dcache has moved to trapped state
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
------ Mmu context-register = 11 --------------
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
Info:MMU: updated fsr=0x386, far=0x50008690

MMU :mae:  sent response to DCACHE mae=0x81, addr=0x50008690, data=0x0, cacheable=0x0DemuxMMUtoCaches: mae = 1 -> 1.
Info:Dcache has moved to trapped state
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
Info:MMU: updated fsr=0x38a, far=0x50078cfc

MMU :mae:  sent response to DCACHE mae=0x81, addr=0x50078cfc, data=0x0, cacheable=0x0DemuxMMUtoCaches: mae = 1 -> 1.
Info:Dcache has moved to trapped state
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
------ Mmu context-register = 12 --------------
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
Info:MMU: updated fsr=0x38a, far=0x50078cfc

MMU :mae:  sent response to DCACHE mae=0x81, addr=0x50078cfc, data=0x0, cacheable=0x0DemuxMMUtoCaches: mae = 1 -> 1.
Info:Dcache has moved to trapped state
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
------ Mmu context-register = 11 --------------
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
------ Mmu context-register = 12 --------------
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
------ Mmu context-register = 11 --------------
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
------ Mmu context-register = 12 --------------
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
------ Mmu context-register = 11 --------------
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
Info:MMU: updated fsr=0x306, far=0x5007d8a8

MMU :mae:  sent response to DCACHE mae=0x81, addr=0x5007d8a8, data=0x0, cacheable=0x0DemuxMMUtoCaches: mae = 1 -> 1.
Info:Dcache has moved to trapped state
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
------ Mmu context-register = 12 --------------
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
Info:MMU: updated fsr=0x306, far=0x5007d8a8

MMU :mae:  sent response to DCACHE mae=0x81, addr=0x5007d8a8, data=0x0, cacheable=0x0DemuxMMUtoCaches: mae = 1 -> 1.
Info:Dcache has moved to trapped state
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
------ Mmu context-register = 11 --------------
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
------ Mmu context-register = 12 --------------
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
------ Mmu context-register = 11 --------------
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
------ Mmu context-register = 12 --------------
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
------ Mmu context-register = 11 --------------
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
------ Mmu context-register = 12 --------------
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
------ Mmu context-register = 11 --------------
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
------ Mmu context-register = 12 --------------
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
------ Mmu context-register = 11 --------------
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
------ Mmu context-register = 12 --------------
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
------ Mmu context-register = 11 --------------
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
------ Mmu context-register = 12 --------------
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
------ Mmu context-register = 11 --------------
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
------ Mmu context-register = 12 --------------
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
------ Mmu context-register = 11 --------------
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
------ Mmu context-register = 12 --------------
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
------ Mmu context-register = 11 --------------
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
------ Mmu context-register = 12 --------------
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
------ Mmu context-register = 11 --------------
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
------ Mmu context-register = 12 --------------
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
------ Mmu context-register = 11 --------------
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
------ Mmu context-register = 12 --------------
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
------ Mmu context-register = 11 --------------
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 

MMU :mae:   sent response to ICACHE mae=0x1, addr=0x5006471c, data=0x0, cacheable=0x0, fsr=0x346DemuxMMUtoCaches: mae = 1 -> 1.

ICACHE: trapped: mae=0x1, instr_pair=0x0, mmu_fsr =0x346
CPU: wrote FSR=0x346, FAR=0x5006471c to MMU through DCACHEInfo:MMU: updated fsr=0x346, far=0x5006471c
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
------ Mmu context-register = 12 --------------
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 

MMU :mae:   sent response to ICACHE mae=0x1, addr=0x5006471c, data=0x0, cacheable=0x0, fsr=0x346DemuxMMUtoCaches: mae = 1 -> 1.

ICACHE: trapped: mae=0x1, instr_pair=0x0, mmu_fsr =0x346
CPU: wrote FSR=0x346, FAR=0x5006471c to MMU through DCACHEInfo:MMU: updated fsr=0x346, far=0x5006471c
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
------ Mmu context-register = 11 --------------
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
Info:MMU: updated fsr=0x38a, far=0x5007d43c

MMU :mae:  sent response to DCACHE mae=0x81, addr=0x5007d43c, data=0x0, cacheable=0x0DemuxMMUtoCaches: mae = 1 -> 1.
Info:Dcache has moved to trapped state
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 

MMU :mae:   sent response to ICACHE mae=0x1, addr=0x50049cdc, data=0x0, cacheable=0x0, fsr=0x346DemuxMMUtoCaches: mae = 1 -> 1.

ICACHE: trapped: mae=0x1, instr_pair=0x0, mmu_fsr =0x346
CPU: wrote FSR=0x346, FAR=0x50049cdc to MMU through DCACHEInfo:MMU: updated fsr=0x346, far=0x50049cdc
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 

MMU :mae:   sent response to ICACHE mae=0x1, addr=0x50052f4c, data=0x0, cacheable=0x0, fsr=0x346DemuxMMUtoCaches: mae = 1 -> 1.

ICACHE: trapped: mae=0x1, instr_pair=0x0, mmu_fsr =0x346Info:MMU: updated fsr=0x346, far=0x50052f4c

CPU: wrote FSR=0x346, FAR=0x50052f4c to MMU through DCACHE----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 

MMU :mae:   sent response to ICACHE mae=0x1, addr=0x5002de00, data=0x0, cacheable=0x0, fsr=0x346DemuxMMUtoCaches: mae = 1 -> 1.

ICACHE: trapped: mae=0x1, instr_pair=0x0, mmu_fsr =0x346
CPU: wrote FSR=0x346, FAR=0x5002de00 to MMU through DCACHEInfo:MMU: updated fsr=0x346, far=0x5002de00
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
------ Mmu context-register = 12 --------------
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
Info:MMU: updated fsr=0x38a, far=0x5007d43c

MMU :mae:  sent response to DCACHE mae=0x81, addr=0x5007d43c, data=0x0, cacheable=0x0DemuxMMUtoCaches: mae = 1 -> 1.
Info:Dcache has moved to trapped state
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 

MMU :mae:   sent response to ICACHE mae=0x1, addr=0x50049cdc, data=0x0, cacheable=0x0, fsr=0x346DemuxMMUtoCaches: mae = 1 -> 1.

ICACHE: trapped: mae=0x1, instr_pair=0x0, mmu_fsr =0x346
CPU: wrote FSR=0x346, FAR=0x50049cdc to MMU through DCACHEInfo:MMU: updated fsr=0x346, far=0x50049cdc
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 

MMU :mae:   sent response to ICACHE mae=0x1, addr=0x50052f4c, data=0x0, cacheable=0x0, fsr=0x346DemuxMMUtoCaches: mae = 1 -> 1.

ICACHE: trapped: mae=0x1, instr_pair=0x0, mmu_fsr =0x346
CPU: wrote FSR=0x346, FAR=0x50052f4c to MMU through DCACHEInfo:MMU: updated fsr=0x346, far=0x50052f4c
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 

MMU :mae:   sent response to ICACHE mae=0x1, addr=0x5002de00, data=0x0, cacheable=0x0, fsr=0x346DemuxMMUtoCaches: mae = 1 -> 1.

ICACHE: trapped: mae=0x1, instr_pair=0x0, mmu_fsr =0x346
CPU: wrote FSR=0x346, FAR=0x5002de00 to MMU through DCACHEInfo:MMU: updated fsr=0x346, far=0x5002de00
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
------ Mmu context-register = 11 --------------
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 

MMU :mae:   sent response to ICACHE mae=0x1, addr=0x500362f8, data=0x0, cacheable=0x0, fsr=0x346DemuxMMUtoCaches: mae = 1 -> 1.

ICACHE: trapped: mae=0x1, instr_pair=0x0, mmu_fsr =0x346
CPU: wrote FSR=0x346, FAR=0x500362f8 to MMU through DCACHEInfo:MMU: updated fsr=0x346, far=0x500362f8
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
Info:MMU: updated fsr=0x386, far=0xceab8

MMU :mae:  sent response to DCACHE mae=0x81, addr=0xceab8, data=0x0, cacheable=0x0DemuxMMUtoCaches: mae = 1 -> 1.
Info:Dcache has moved to trapped state
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
Info:MMU: updated fsr=0x306, far=0xac06a

MMU :mae:  sent response to DCACHE mae=0x81, addr=0xac06a, data=0x0, cacheable=0x0DemuxMMUtoCaches: mae = 1 -> 1.
Info:Dcache has moved to trapped state
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
------ Mmu context-register = 12 --------------
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 

MMU :mae:   sent response to ICACHE mae=0x1, addr=0x500362f8, data=0x0, cacheable=0x0, fsr=0x346DemuxMMUtoCaches: mae = 1 -> 1.

ICACHE: trapped: mae=0x1, instr_pair=0x0, mmu_fsr =0x346
CPU: wrote FSR=0x346, FAR=0x500362f8 to MMU through DCACHEInfo:MMU: updated fsr=0x346, far=0x500362f8
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
Info:MMU: updated fsr=0x386, far=0xceab8

MMU :mae:  sent response to DCACHE mae=0x81, addr=0xceab8, data=0x0, cacheable=0x0DemuxMMUtoCaches: mae = 1 -> 1.
Info:Dcache has moved to trapped state
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
Info:MMU: updated fsr=0x306, far=0xac06a

MMU :mae:  sent response to DCACHE mae=0x81, addr=0xac06a, data=0x0, cacheable=0x0DemuxMMUtoCaches: mae = 1 -> 1.
Info:Dcache has moved to trapped state
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
------ Mmu context-register = 11 --------------
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 

MMU :mae:   sent response to ICACHE mae=0x1, addr=0x75258, data=0x0, cacheable=0x0, fsr=0x346DemuxMMUtoCaches: mae = 1 -> 1.

ICACHE: trapped: mae=0x1, instr_pair=0x0, mmu_fsr =0x346
CPU: wrote FSR=0x346, FAR=0x75258 to MMU through DCACHEInfo:MMU: updated fsr=0x346, far=0x75258
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 

MMU :mae:   sent response to ICACHE mae=0x1, addr=0x8d34c, data=0x0, cacheable=0x0, fsr=0x346DemuxMMUtoCaches: mae = 1 -> 1.

ICACHE: trapped: mae=0x1, instr_pair=0x0, mmu_fsr =0x346
CPU: wrote FSR=0x346, FAR=0x8d34c to MMU through DCACHEInfo:MMU: updated fsr=0x346, far=0x8d34c
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
Info:MMU: updated fsr=0x306, far=0xbbce4

MMU :mae:  sent response to DCACHE mae=0x81, addr=0xbbce4, data=0x0, cacheable=0x0DemuxMMUtoCaches: mae = 1 -> 1.
Info:Dcache has moved to trapped state
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
Info:MMU: updated fsr=0x386, far=0x5007cdbc

MMU :mae:  sent response to DCACHE mae=0x81, addr=0x5007cdbc, data=0x0, cacheable=0x0DemuxMMUtoCaches: mae = 1 -> 1.
Info:Dcache has moved to trapped state
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
------ Mmu context-register = 12 --------------
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
Info:MMU: updated fsr=0x306, far=0x9a730

MMU :mae:  sent response to DCACHE mae=0x81, addr=0x9a730, data=0x0, cacheable=0x0DemuxMMUtoCaches: mae = 1 -> 1.
Info:Dcache has moved to trapped state
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 

MMU :mae:   sent response to ICACHE mae=0x1, addr=0x4db38, data=0x0, cacheable=0x0, fsr=0x346DemuxMMUtoCaches: mae = 1 -> 1.

ICACHE: trapped: mae=0x1, instr_pair=0x0, mmu_fsr =0x346
CPU: wrote FSR=0x346, FAR=0x4db38 to MMU through DCACHEInfo:MMU: updated fsr=0x346, far=0x4db38
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
Info:MMU: updated fsr=0x386, far=0xcf004

MMU :mae:  sent response to DCACHE mae=0x81, addr=0xcf004, data=0x0, cacheable=0x0DemuxMMUtoCaches: mae = 1 -> 1.
Info:Dcache has moved to trapped state
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
------ Mmu context-register = 11 --------------
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
Info:MMU: updated fsr=0x386, far=0xcf004

MMU :mae:  sent response to DCACHE mae=0x81, addr=0xcf004, data=0x0, cacheable=0x0DemuxMMUtoCaches: mae = 1 -> 1.
Info:Dcache has moved to trapped state
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 

MMU :mae:   sent response to ICACHE mae=0x1, addr=0x97fec, data=0x0, cacheable=0x0, fsr=0x346DemuxMMUtoCaches: mae = 1 -> 1.

ICACHE: trapped: mae=0x1, instr_pair=0x0, mmu_fsr =0x346
CPU: wrote FSR=0x346, FAR=0x97fec to MMU through DCACHEInfo:MMU: updated fsr=0x346, far=0x97fec
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
------ Mmu context-register = 12 --------------
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 

MMU :mae:   sent response to ICACHE mae=0x1, addr=0x8d34c, data=0x0, cacheable=0x0, fsr=0x346DemuxMMUtoCaches: mae = 1 -> 1.

ICACHE: trapped: mae=0x1, instr_pair=0x0, mmu_fsr =0x346
CPU: wrote FSR=0x346, FAR=0x8d34c to MMU through DCACHEInfo:MMU: updated fsr=0x346, far=0x8d34c
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
Info:MMU: updated fsr=0x386, far=0x5007cdbc

MMU :mae:  sent response to DCACHE mae=0x81, addr=0x5007cdbc, data=0x0, cacheable=0x0DemuxMMUtoCaches: mae = 1 -> 1.
Info:Dcache has moved to trapped state
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
------ Mmu context-register = 11 --------------
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
Info:MMU: updated fsr=0x306, far=0x5007a62c

MMU :mae:  sent response to DCACHE mae=0x81, addr=0x5007a62c, data=0x0, cacheable=0x0DemuxMMUtoCaches: mae = 1 -> 1.
Info:Dcache has moved to trapped state
Info:MMU: updated fsr=0x38a, far=0x5007a624

MMU :mae:  sent response to DCACHE mae=0x81, addr=0x5007a624, data=0x0, cacheable=0x0DemuxMMUtoCaches: mae = 1 -> 1.
Info:Dcache has moved to trapped state
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
------ Mmu context-register = 12 --------------
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
------ Mmu context-register = 11 --------------
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
------ Mmu context-register = 12 --------------
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
Info:MMU: updated fsr=0x386, far=0xd05fc

MMU :mae:  sent response to DCACHE mae=0x81, addr=0xd05fc, data=0x0, cacheable=0x0DemuxMMUtoCaches: mae = 1 -> 1.
Info:Dcache has moved to trapped state
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
Info:MMU: updated fsr=0x386, far=0xd164c

MMU :mae:  sent response to DCACHE mae=0x81, addr=0xd164c, data=0x0, cacheable=0x0DemuxMMUtoCaches: mae = 1 -> 1.
Info:Dcache has moved to trapped state
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
Info:MMU: updated fsr=0x306, far=0x5007a620

MMU :mae:  sent response to DCACHE mae=0x81, addr=0x5007a620, data=0x0, cacheable=0x0DemuxMMUtoCaches: mae = 1 -> 1.
Info:Dcache has moved to trapped state
Info:MMU: updated fsr=0x38a, far=0x5007a618

MMU :mae:  sent response to DCACHE mae=0x81, addr=0x5007a618, data=0x0, cacheable=0x0DemuxMMUtoCaches: mae = 1 -> 1.
Info:Dcache has moved to trapped state
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
------ Mmu context-register = 11 --------------
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
Info:MMU: updated fsr=0x38a, far=0x500086fc

MMU :mae:  sent response to DCACHE mae=0x81, addr=0x500086fc, data=0x0, cacheable=0x0DemuxMMUtoCaches: mae = 1 -> 1.
Info:Dcache has moved to trapped state
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
Info:MMU: updated fsr=0x3aa, far=0xefe65a20
Info:MMU: updated fsr=0x3ab, far=0xefe65a24
Info:MMU: updated fsr=0x3ab, far=0xefe65a28
Info:MMU: updated fsr=0x3ab, far=0xefe65a2c
Info:MMU: updated fsr=0x3ab, far=0xefe65a30
Info:MMU: updated fsr=0x3ab, far=0xefe65a34
Info:MMU: updated fsr=0x3ab, far=0xefe65a38
Info:MMU: updated fsr=0x3ab, far=0xefe65a3c
Info:MMU: updated fsr=0x3ab, far=0xefe65a40
Info:MMU: updated fsr=0x3ab, far=0xefe65a44
Info:MMU: updated fsr=0x3ab, far=0xefe65a48
Info:MMU: updated fsr=0x3ab, far=0xefe65a4c
Info:MMU: updated fsr=0x3ab, far=0xefe65a50
Info:MMU: updated fsr=0x3ab, far=0xefe65a54
Info:MMU: updated fsr=0x3ab, far=0xefe65a58
Info:MMU: updated fsr=0x3ab, far=0xefe65a5c
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
Info:MMU: updated fsr=0x3aa, far=0xefe65a20

MMU :mae:  sent response to DCACHE mae=0x81, addr=0xefe65a20, data=0x0, cacheable=0x0DemuxMMUtoCaches: mae = 1 -> 1.
Info:Dcache has moved to trapped state
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
Info:MMU: updated fsr=0x38a, far=0x5007a628

MMU :mae:  sent response to DCACHE mae=0x81, addr=0x5007a628, data=0x0, cacheable=0x0DemuxMMUtoCaches: mae = 1 -> 1.
Info:Dcache has moved to trapped state
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
------ Mmu context-register = 12 --------------
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
------ Mmu context-register = 13 --------------
Info:MMU: updated fsr=0x3aa, far=0x500086f8

MMU :mae:  sent response to DCACHE mae=0x81, addr=0x500086f8, data=0x0, cacheable=0x0DemuxMMUtoCaches: mae = 1 -> 1.
Info:Dcache has moved to trapped state
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 

MMU :mae:   sent response to ICACHE mae=0x1, addr=0x50062cc0, data=0x0, cacheable=0x0, fsr=0x346DemuxMMUtoCaches: mae = 1 -> 1.

ICACHE: trapped: mae=0x1, instr_pair=0x0, mmu_fsr =0x346
CPU: wrote FSR=0x346, FAR=0x50062cc0 to MMU through DCACHEInfo:MMU: updated fsr=0x346, far=0x50062cc0
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
Info:MMU: updated fsr=0x3aa, far=0xefe65a20
Info:MMU: updated fsr=0x3ab, far=0xefe65a24
Info:MMU: updated fsr=0x3ab, far=0xefe65a28
Info:MMU: updated fsr=0x3ab, far=0xefe65a2c
Info:MMU: updated fsr=0x3ab, far=0xefe65a30
Info:MMU: updated fsr=0x3ab, far=0xefe65a34
Info:MMU: updated fsr=0x3ab, far=0xefe65a38
Info:MMU: updated fsr=0x3ab, far=0xefe65a3c
Info:MMU: updated fsr=0x3ab, far=0xefe65a40
Info:MMU: updated fsr=0x3ab, far=0xefe65a44
Info:MMU: updated fsr=0x3ab, far=0xefe65a48
Info:MMU: updated fsr=0x3ab, far=0xefe65a4c
Info:MMU: updated fsr=0x3ab, far=0xefe65a50
Info:MMU: updated fsr=0x3ab, far=0xefe65a54
Info:MMU: updated fsr=0x3ab, far=0xefe65a58
Info:MMU: updated fsr=0x3ab, far=0xefe65a5c
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
Info:MMU: updated fsr=0x3aa, far=0xefe65a20

MMU :mae:  sent response to DCACHE mae=0x81, addr=0xefe65a20, data=0x0, cacheable=0x0DemuxMMUtoCaches: mae = 1 -> 1.
Info:Dcache has moved to trapped state
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
Info:MMU: updated fsr=0x38a, far=0x500792bc

MMU :mae:  sent response to DCACHE mae=0x81, addr=0x500792bc, data=0x0, cacheable=0x0DemuxMMUtoCaches: mae = 1 -> 1.
Info:Dcache has moved to trapped state
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
Info:MMU: updated fsr=0x38a, far=0x5007a624

MMU :mae:  sent response to DCACHE mae=0x81, addr=0x5007a624, data=0x0, cacheable=0x0DemuxMMUtoCaches: mae = 1 -> 1.
Info:Dcache has moved to trapped state
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
Info:MMU: updated fsr=0x38a, far=0x5007ceec

MMU :mae:  sent response to DCACHE mae=0x81, addr=0x5007ceec, data=0x0, cacheable=0x0DemuxMMUtoCaches: mae = 1 -> 1.
Info:Dcache has moved to trapped state
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
------ Mmu context-register = 11 --------------
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
Info:MMU: updated fsr=0x38a, far=0x500071b6

MMU :mae:  sent response to DCACHE mae=0x81, addr=0x500071b6, data=0x0, cacheable=0x0DemuxMMUtoCaches: mae = 1 -> 1.
Info:Dcache has moved to trapped state
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
Info:MMU: updated fsr=0x38a, far=0x500792bc

MMU :mae:  sent response to DCACHE mae=0x81, addr=0x500792bc, data=0x0, cacheable=0x0DemuxMMUtoCaches: mae = 1 -> 1.
Info:Dcache has moved to trapped state
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
------ Mmu context-register = 13 --------------
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 

MMU :mae:   sent response to ICACHE mae=0x1, addr=0x155c4, data=0x0, cacheable=0x0, fsr=0x346DemuxMMUtoCaches: mae = 1 -> 1.

ICACHE: trapped: mae=0x1, instr_pair=0x0, mmu_fsr =0x346
CPU: wrote FSR=0x346, FAR=0x155c4 to MMU through DCACHEInfo:MMU: updated fsr=0x346, far=0x155c4
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 

MMU :mae:   sent response to ICACHE mae=0x1, addr=0x97eac, data=0x0, cacheable=0x0, fsr=0x346DemuxMMUtoCaches: mae = 1 -> 1.

ICACHE: trapped: mae=0x1, instr_pair=0x0, mmu_fsr =0x346
CPU: wrote FSR=0x346, FAR=0x97eac to MMU through DCACHEInfo:MMU: updated fsr=0x346, far=0x97eac
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 

MMU :mae:   sent response to ICACHE mae=0x1, addr=0x50030464, data=0x0, cacheable=0x0, fsr=0x346DemuxMMUtoCaches: mae = 1 -> 1.

ICACHE: trapped: mae=0x1, instr_pair=0x0, mmu_fsr =0x346
CPU: wrote FSR=0x346, FAR=0x50030464 to MMU through DCACHEInfo:MMU: updated fsr=0x346, far=0x50030464
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 

MMU :mae:   sent response to ICACHE mae=0x1, addr=0x50022ad0, data=0x0, cacheable=0x0, fsr=0x346DemuxMMUtoCaches: mae = 1 -> 1.

ICACHE: trapped: mae=0x1, instr_pair=0x0, mmu_fsr =0x346
CPU: wrote FSR=0x346, FAR=0x50022ad0 to MMU through DCACHEInfo:MMU: updated fsr=0x346, far=0x50022ad0
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
------ Mmu context-register = 13 --------------
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
------ Mmu context-register = b --------------
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
Info:MMU: updated fsr=0x38a, far=0xcd950

MMU :mae:  sent response to DCACHE mae=0x81, addr=0xcd950, data=0x0, cacheable=0x0DemuxMMUtoCaches: mae = 1 -> 1.
Info:Dcache has moved to trapped state
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
Info:MMU: updated fsr=0x38a, far=0x5007d514

MMU :mae:  sent response to DCACHE mae=0x81, addr=0x5007d514, data=0x0, cacheable=0x0DemuxMMUtoCaches: mae = 1 -> 1.
Info:Dcache has moved to trapped state
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
------ Mmu context-register = b --------------
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
OK
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
Info:MMU: updated fsr=0x38a, far=0x500792c8

MMU :mae:  sent response to DCACHE mae=0x81, addr=0x500792c8, data=0x0, cacheable=0x0DemuxMMUtoCaches: mae = 1 -> 1.
Info:Dcache has moved to trapped state
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
Info:MMU: updated fsr=0x38a, far=0xd0f10

MMU :mae:  sent response to DCACHE mae=0x81, addr=0xd0f10, data=0x0, cacheable=0x0DemuxMMUtoCaches: mae = 1 -> 1.
Info:Dcache has moved to trapped state
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
------ Mmu context-register = 1 --------------
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
------ Mmu context-register = 13 --------------
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
------ Mmu context-register = 1 --------------
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
------ Mmu context-register = b --------------
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
------ Mmu context-register = 13 --------------
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
Info:MMU: updated fsr=0x38a, far=0x500086fc

MMU :mae:  sent response to DCACHE mae=0x81, addr=0x500086fc, data=0x0, cacheable=0x0DemuxMMUtoCaches: mae = 1 -> 1.
Info:Dcache has moved to trapped state
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
Info:MMU: updated fsr=0x38a, far=0x5007a628

MMU :mae:  sent response to DCACHE mae=0x81, addr=0x5007a628, data=0x0, cacheable=0x0DemuxMMUtoCaches: mae = 1 -> 1.
Info:Dcache has moved to trapped state
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
Info:MMU: updated fsr=0x3aa, far=0xefe65a20
Info:MMU: updated fsr=0x3ab, far=0xefe65a24
Info:MMU: updated fsr=0x3ab, far=0xefe65a28
Info:MMU: updated fsr=0x3ab, far=0xefe65a2c
Info:MMU: updated fsr=0x3ab, far=0xefe65a30
Info:MMU: updated fsr=0x3ab, far=0xefe65a34
Info:MMU: updated fsr=0x3ab, far=0xefe65a38
Info:MMU: updated fsr=0x3ab, far=0xefe65a3c
Info:MMU: updated fsr=0x3ab, far=0xefe65a40
Info:MMU: updated fsr=0x3ab, far=0xefe65a44
Info:MMU: updated fsr=0x3ab, far=0xefe65a48
Info:MMU: updated fsr=0x3ab, far=0xefe65a4c
Info:MMU: updated fsr=0x3ab, far=0xefe65a50
Info:MMU: updated fsr=0x3ab, far=0xefe65a54
Info:MMU: updated fsr=0x3ab, far=0xefe65a58
Info:MMU: updated fsr=0x3ab, far=0xefe65a5c
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
------ Mmu context-register = 14 --------------
Info:MMU: updated fsr=0x3aa, far=0x500086f8

MMU :mae:  sent response to DCACHE mae=0x81, addr=0x500086f8, data=0x0, cacheable=0x0DemuxMMUtoCaches: mae = 1 -> 1.
Info:Dcache has moved to trapped state
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 

MMU :mae:   sent response to ICACHE mae=0x1, addr=0x50062cc0, data=0x0, cacheable=0x0, fsr=0x346DemuxMMUtoCaches: mae = 1 -> 1.

ICACHE: trapped: mae=0x1, instr_pair=0x0, mmu_fsr =0x346
CPU: wrote FSR=0x346, FAR=0x50062cc0 to MMU through DCACHEInfo:MMU: updated fsr=0x346, far=0x50062cc0
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
Info:MMU: updated fsr=0x3aa, far=0xefe65a20
Info:MMU: updated fsr=0x3ab, far=0xefe65a24
Info:MMU: updated fsr=0x3ab, far=0xefe65a28
Info:MMU: updated fsr=0x3ab, far=0xefe65a2c
Info:MMU: updated fsr=0x3ab, far=0xefe65a30
Info:MMU: updated fsr=0x3ab, far=0xefe65a34
Info:MMU: updated fsr=0x3ab, far=0xefe65a38
Info:MMU: updated fsr=0x3ab, far=0xefe65a3c
Info:MMU: updated fsr=0x3ab, far=0xefe65a40
Info:MMU: updated fsr=0x3ab, far=0xefe65a44
Info:MMU: updated fsr=0x3ab, far=0xefe65a48
Info:MMU: updated fsr=0x3ab, far=0xefe65a4c
Info:MMU: updated fsr=0x3ab, far=0xefe65a50
Info:MMU: updated fsr=0x3ab, far=0xefe65a54
Info:MMU: updated fsr=0x3ab, far=0xefe65a58
Info:MMU: updated fsr=0x3ab, far=0xefe65a5c
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
Info:MMU: updated fsr=0x3aa, far=0xefe65a20

MMU :mae:  sent response to DCACHE mae=0x81, addr=0xefe65a20, data=0x0, cacheable=0x0DemuxMMUtoCaches: mae = 1 -> 1.
Info:Dcache has moved to trapped state
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
Info:MMU: updated fsr=0x38a, far=0x500792bc

MMU :mae:  sent response to DCACHE mae=0x81, addr=0x500792bc, data=0x0, cacheable=0x0DemuxMMUtoCaches: mae = 1 -> 1.
Info:Dcache has moved to trapped state
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
------ Mmu context-register = b --------------
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
------ Mmu context-register = 13 --------------
Info:MMU: updated fsr=0x3aa, far=0xefe65a20

MMU :mae:  sent response to DCACHE mae=0x81, addr=0xefe65a20, data=0x0, cacheable=0x0DemuxMMUtoCaches: mae = 1 -> 1.
Info:Dcache has moved to trapped state
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 

MMU :mae:   sent response to ICACHE mae=0x1, addr=0x50001598, data=0x0, cacheable=0x0, fsr=0x346DemuxMMUtoCaches: mae = 1 -> 1.

ICACHE: trapped: mae=0x1, instr_pair=0x0, mmu_fsr =0x346
CPU: wrote FSR=0x346, FAR=0x50001598 to MMU through DCACHEInfo:MMU: updated fsr=0x346, far=0x50001598
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
Info:MMU: updated fsr=0x38a, far=0x500071b6

MMU :mae:  sent response to DCACHE mae=0x81, addr=0x500071b6, data=0x0, cacheable=0x0DemuxMMUtoCaches: mae = 1 -> 1.
Info:Dcache has moved to trapped state
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 

MMU :mae:   sent response to ICACHE mae=0x1, addr=0x50049b98, data=0x0, cacheable=0x0, fsr=0x346DemuxMMUtoCaches: mae = 1 -> 1.

ICACHE: trapped: mae=0x1, instr_pair=0x0, mmu_fsr =0x346
CPU: wrote FSR=0x346, FAR=0x50049b98 to MMU through DCACHEInfo:MMU: updated fsr=0x346, far=0x50049b98
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
Info:MMU: updated fsr=0x38a, far=0x500792bc

MMU :mae:  sent response to DCACHE mae=0x81, addr=0x500792bc, data=0x0, cacheable=0x0DemuxMMUtoCaches: mae = 1 -> 1.
Info:Dcache has moved to trapped state
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
------ Mmu context-register = 14 --------------
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
Info:MMU: updated fsr=0x38a, far=0x5007a624

MMU :mae:  sent response to DCACHE mae=0x81, addr=0x5007a624, data=0x0, cacheable=0x0DemuxMMUtoCaches: mae = 1 -> 1.
Info:Dcache has moved to trapped state
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
Info:MMU: updated fsr=0x38a, far=0x5007ceec

MMU :mae:  sent response to DCACHE mae=0x81, addr=0x5007ceec, data=0x0, cacheable=0x0DemuxMMUtoCaches: mae = 1 -> 1.
Info:Dcache has moved to trapped state
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 

MMU :mae:   sent response to ICACHE mae=0x1, addr=0x155c4, data=0x0, cacheable=0x0, fsr=0x346DemuxMMUtoCaches: mae = 1 -> 1.

ICACHE: trapped: mae=0x1, instr_pair=0x0, mmu_fsr =0x346
CPU: wrote FSR=0x346, FAR=0x155c4 to MMU through DCACHEInfo:MMU: updated fsr=0x346, far=0x155c4
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 

MMU :mae:   sent response to ICACHE mae=0x1, addr=0x97f00, data=0x0, cacheable=0x0, fsr=0x346DemuxMMUtoCaches: mae = 1 -> 1.

ICACHE: trapped: mae=0x1, instr_pair=0x0, mmu_fsr =0x346
CPU: wrote FSR=0x346, FAR=0x97f00 to MMU through DCACHEInfo:MMU: updated fsr=0x346, far=0x97f00
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 

MMU :mae:   sent response to ICACHE mae=0x1, addr=0x759c8, data=0x0, cacheable=0x0, fsr=0x346DemuxMMUtoCaches: mae = 1 -> 1.

ICACHE: trapped: mae=0x1, instr_pair=0x0, mmu_fsr =0x346Info:MMU: updated fsr=0x346, far=0x759c8

CPU: wrote FSR=0x346, FAR=0x759c8 to MMU through DCACHE----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
------ Mmu context-register = 13 --------------
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
------ Mmu context-register = 14 --------------
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 

MMU :mae:   sent response to ICACHE mae=0x1, addr=0x5002d208, data=0x0, cacheable=0x0, fsr=0x346DemuxMMUtoCaches: mae = 1 -> 1.

ICACHE: trapped: mae=0x1, instr_pair=0x0, mmu_fsr =0x346
CPU: wrote FSR=0x346, FAR=0x5002d208 to MMU through DCACHEInfo:MMU: updated fsr=0x346, far=0x5002d208
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 

MMU :mae:   sent response to ICACHE mae=0x1, addr=0x50031db8, data=0x0, cacheable=0x0, fsr=0x346DemuxMMUtoCaches: mae = 1 -> 1.

ICACHE: trapped: mae=0x1, instr_pair=0x0, mmu_fsr =0x346
CPU: wrote FSR=0x346, FAR=0x50031db8 to MMU through DCACHEInfo:MMU: updated fsr=0x346, far=0x50031db8
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 

MMU :mae:   sent response to ICACHE mae=0x1, addr=0x50050e54, data=0x0, cacheable=0x0, fsr=0x346DemuxMMUtoCaches: mae = 1 -> 1.
Info:MMU: updated fsr=0x346, far=0x50050e54

ICACHE: trapped: mae=0x1, instr_pair=0x0, mmu_fsr =0x346
CPU: wrote FSR=0x346, FAR=0x50050e54 to MMU through DCACHE----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
------ Mmu context-register = 9 --------------
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
Info:MMU: updated fsr=0x38a, far=0xcd950

MMU :mae:  sent response to DCACHE mae=0x81, addr=0xcd950, data=0x0, cacheable=0x0DemuxMMUtoCaches: mae = 1 -> 1.
Info:Dcache has moved to trapped state
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
Info:MMU: updated fsr=0x38a, far=0x5007d514

MMU :mae:  sent response to DCACHE mae=0x81, addr=0x5007d514, data=0x0, cacheable=0x0DemuxMMUtoCaches: mae = 1 -> 1.
Info:Dcache has moved to trapped state
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
------ Mmu context-register = 13 --------------
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
------ Mmu context-register = 9 --------------
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
------ Mmu context-register = 14 --------------
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
Info:MMU: updated fsr=0x38a, far=0xceaf4

MMU :mae:  sent response to DCACHE mae=0x81, addr=0xceaf4, data=0x0, cacheable=0x0DemuxMMUtoCaches: mae = 1 -> 1.
Info:Dcache has moved to trapped state
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
------ Mmu context-register = 14 --------------
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
------ Mmu context-register = 1 --------------
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
------ Mmu context-register = 1 --------------
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
------ Mmu context-register = 14 --------------
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
------ Mmu context-register = 15 --------------
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
------ Mmu context-register = 1 --------------
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
------ Mmu context-register = 1 --------------
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
------ Mmu context-register = 15 --------------
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
------ Mmu context-register = 1 --------------
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
------ Mmu context-register = 15 --------------
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
------ Mmu context-register = 1 --------------
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
------ Mmu context-register = 15 --------------
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
Info:MMU: updated fsr=0x1a6, far=0xcd81d

MMU :mae:  sent response to DCACHE mae=0x81, addr=0xcd81d, data=0x0, cacheable=0x0DemuxMMUtoCaches: mae = 1 -> 1.
Info:Dcache has moved to trapped state
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
Info:MMU: updated fsr=0x1a6, far=0x50018008

MMU :mae:  sent response to DCACHE mae=0x81, addr=0x50018008, data=0x0, cacheable=0x0DemuxMMUtoCaches: mae = 1 -> 1.
Info:Dcache has moved to trapped state
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
------ Mmu context-register = 1 --------------
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
------ Mmu context-register = 15 --------------
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 

MMU :mae:   sent response to ICACHE mae=0x1, addr=0x50000ec0, data=0x0, cacheable=0x0, fsr=0x346DemuxMMUtoCaches: mae = 1 -> 1.

ICACHE: trapped: mae=0x1, instr_pair=0x0, mmu_fsr =0x346
CPU: wrote FSR=0x346, FAR=0x50000ec0 to MMU through DCACHEInfo:MMU: updated fsr=0x346, far=0x50000ec0
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
Info:MMU: updated fsr=0x306, far=0x50017f74

MMU :mae:  sent response to DCACHE mae=0x81, addr=0x50017f74, data=0x0, cacheable=0x0DemuxMMUtoCaches: mae = 1 -> 1.
Info:Dcache has moved to trapped state
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
Info:MMU: updated fsr=0x38a, far=0x50017ee0

MMU :mae:  sent response to DCACHE mae=0x81, addr=0x50017ee0, data=0x0, cacheable=0x0DemuxMMUtoCaches: mae = 1 -> 1.
Info:Dcache has moved to trapped state
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
------ Mmu context-register = 1 --------------
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
------ Mmu context-register = 16 --------------
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
------ Mmu context-register = 1 --------------
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
------ Mmu context-register = 15 --------------
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
Info:MMU: updated fsr=0x306, far=0x10034

MMU :mae:  sent response to DCACHE mae=0x81, addr=0x10034, data=0x0, cacheable=0x0DemuxMMUtoCaches: mae = 1 -> 1.
Info:Dcache has moved to trapped state
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
------ Mmu context-register = 16 --------------
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
Info:MMU: updated fsr=0x1a6, far=0xcd81d

MMU :mae:  sent response to DCACHE mae=0x81, addr=0xcd81d, data=0x0, cacheable=0x0DemuxMMUtoCaches: mae = 1 -> 1.
Info:Dcache has moved to trapped state
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
Info:MMU: updated fsr=0x1a6, far=0x50018008

MMU :mae:  sent response to DCACHE mae=0x81, addr=0x50018008, data=0x0, cacheable=0x0DemuxMMUtoCaches: mae = 1 -> 1.
Info:Dcache has moved to trapped state
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
------ Mmu context-register = 15 --------------
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
Info:MMU: updated fsr=0x386, far=0x50007000

MMU :mae:  sent response to DCACHE mae=0x81, addr=0x50007000, data=0x0, cacheable=0x0DemuxMMUtoCaches: mae = 1 -> 1.
Info:Dcache has moved to trapped state
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
Info:MMU: updated fsr=0x306, far=0xcc7e0

MMU :mae:  sent response to DCACHE mae=0x81, addr=0xcc7e0, data=0x0, cacheable=0x0DemuxMMUtoCaches: mae = 1 -> 1.
Info:Dcache has moved to trapped state
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
Info:MMU: updated fsr=0x38a, far=0xcc824

MMU :mae:  sent response to DCACHE mae=0x81, addr=0xcc824, data=0x0, cacheable=0x0DemuxMMUtoCaches: mae = 1 -> 1.
Info:Dcache has moved to trapped state
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
Info:MMU: updated fsr=0x3a6, far=0x50008000

MMU :mae:  sent response to DCACHE mae=0x81, addr=0x50008000, data=0x0, cacheable=0x0DemuxMMUtoCaches: mae = 1 -> 1.
Info:Dcache has moved to trapped state
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
------ Mmu context-register = 16 --------------
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 

MMU :mae:   sent response to ICACHE mae=0x1, addr=0x50000ec0, data=0x0, cacheable=0x0, fsr=0x346DemuxMMUtoCaches: mae = 1 -> 1.

ICACHE: trapped: mae=0x1, instr_pair=0x0, mmu_fsr =0x346
CPU: wrote FSR=0x346, FAR=0x50000ec0 to MMU through DCACHEInfo:MMU: updated fsr=0x346, far=0x50000ec0
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
Info:MMU: updated fsr=0x306, far=0x50017f74

MMU :mae:  sent response to DCACHE mae=0x81, addr=0x50017f74, data=0x0, cacheable=0x0DemuxMMUtoCaches: mae = 1 -> 1.
Info:Dcache has moved to trapped state
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
Info:MMU: updated fsr=0x38a, far=0x50017ee0

MMU :mae:  sent response to DCACHE mae=0x81, addr=0x50017ee0, data=0x0, cacheable=0x0DemuxMMUtoCaches: mae = 1 -> 1.
Info:Dcache has moved to trapped state
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
Info:MMU: updated fsr=0x306, far=0x10034

MMU :mae:  sent response to DCACHE mae=0x81, addr=0x10034, data=0x0, cacheable=0x0DemuxMMUtoCaches: mae = 1 -> 1.
Info:Dcache has moved to trapped state
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
------ Mmu context-register = 15 --------------
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
Info:MMU: updated fsr=0x386, far=0x500794b0

MMU :mae:  sent response to DCACHE mae=0x81, addr=0x500794b0, data=0x0, cacheable=0x0DemuxMMUtoCaches: mae = 1 -> 1.
Info:Dcache has moved to trapped state
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
------ Mmu context-register = 16 --------------
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
Info:MMU: updated fsr=0x386, far=0x50007000

MMU :mae:  sent response to DCACHE mae=0x81, addr=0x50007000, data=0x0, cacheable=0x0DemuxMMUtoCaches: mae = 1 -> 1.
Info:Dcache has moved to trapped state
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
Info:MMU: updated fsr=0x306, far=0xcc7e0

MMU :mae:  sent response to DCACHE mae=0x81, addr=0xcc7e0, data=0x0, cacheable=0x0DemuxMMUtoCaches: mae = 1 -> 1.
Info:Dcache has moved to trapped state
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
Info:MMU: updated fsr=0x38a, far=0xcc824

MMU :mae:  sent response to DCACHE mae=0x81, addr=0xcc824, data=0x0, cacheable=0x0DemuxMMUtoCaches: mae = 1 -> 1.
Info:Dcache has moved to trapped state
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
------ Mmu context-register = 15 --------------
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
Info:MMU: updated fsr=0x306, far=0x50078dd8

MMU :mae:  sent response to DCACHE mae=0x81, addr=0x50078dd8, data=0x0, cacheable=0x0DemuxMMUtoCaches: mae = 1 -> 1.
Info:Dcache has moved to trapped state
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
------ Mmu context-register = 16 --------------
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
Info:MMU: updated fsr=0x3a6, far=0x50008000

MMU :mae:  sent response to DCACHE mae=0x81, addr=0x50008000, data=0x0, cacheable=0x0DemuxMMUtoCaches: mae = 1 -> 1.
Info:Dcache has moved to trapped state
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
------ Mmu context-register = 15 --------------
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
Info:MMU: updated fsr=0x306, far=0x50019154

MMU :mae:  sent response to DCACHE mae=0x81, addr=0x50019154, data=0x0, cacheable=0x0DemuxMMUtoCaches: mae = 1 -> 1.
Info:Dcache has moved to trapped state
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
------ Mmu context-register = 16 --------------
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
Info:MMU: updated fsr=0x386, far=0x500794b0

MMU :mae:  sent response to DCACHE mae=0x81, addr=0x500794b0, data=0x0, cacheable=0x0DemuxMMUtoCaches: mae = 1 -> 1.
Info:Dcache has moved to trapped state
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
------ Mmu context-register = 15 --------------
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
Info:MMU: updated fsr=0x386, far=0x50008690

MMU :mae:  sent response to DCACHE mae=0x81, addr=0x50008690, data=0x0, cacheable=0x0DemuxMMUtoCaches: mae = 1 -> 1.
Info:Dcache has moved to trapped state
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
Info:MMU: updated fsr=0x38a, far=0x50078cfc

MMU :mae:  sent response to DCACHE mae=0x81, addr=0x50078cfc, data=0x0, cacheable=0x0DemuxMMUtoCaches: mae = 1 -> 1.
Info:Dcache has moved to trapped state
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
------ Mmu context-register = 16 --------------
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
Info:MMU: updated fsr=0x306, far=0x50078dd8

MMU :mae:  sent response to DCACHE mae=0x81, addr=0x50078dd8, data=0x0, cacheable=0x0DemuxMMUtoCaches: mae = 1 -> 1.
Info:Dcache has moved to trapped state
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
------ Mmu context-register = 15 --------------
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
------ Mmu context-register = 16 --------------
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
Info:MMU: updated fsr=0x306, far=0x50019154

MMU :mae:  sent response to DCACHE mae=0x81, addr=0x50019154, data=0x0, cacheable=0x0DemuxMMUtoCaches: mae = 1 -> 1.
Info:Dcache has moved to trapped state
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
------ Mmu context-register = 15 --------------
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
------ Mmu context-register = 16 --------------
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
Info:MMU: updated fsr=0x386, far=0x50008690

MMU :mae:  sent response to DCACHE mae=0x81, addr=0x50008690, data=0x0, cacheable=0x0DemuxMMUtoCaches: mae = 1 -> 1.
Info:Dcache has moved to trapped state
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
Info:MMU: updated fsr=0x38a, far=0x50078cfc

MMU :mae:  sent response to DCACHE mae=0x81, addr=0x50078cfc, data=0x0, cacheable=0x0DemuxMMUtoCaches: mae = 1 -> 1.
Info:Dcache has moved to trapped state
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
------ Mmu context-register = 15 --------------
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
------ Mmu context-register = 16 --------------
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
------ Mmu context-register = 15 --------------
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
Info:MMU: updated fsr=0x306, far=0x5007d8a8

MMU :mae:  sent response to DCACHE mae=0x81, addr=0x5007d8a8, data=0x0, cacheable=0x0DemuxMMUtoCaches: mae = 1 -> 1.
Info:Dcache has moved to trapped state
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
------ Mmu context-register = 16 --------------
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
------ Mmu context-register = 15 --------------
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
------ Mmu context-register = 16 --------------
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
------ Mmu context-register = 15 --------------
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
------ Mmu context-register = 16 --------------
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
Info:MMU: updated fsr=0x306, far=0x5007d8a8

MMU :mae:  sent response to DCACHE mae=0x81, addr=0x5007d8a8, data=0x0, cacheable=0x0DemuxMMUtoCaches: mae = 1 -> 1.
Info:Dcache has moved to trapped state
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
------ Mmu context-register = 15 --------------
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
------ Mmu context-register = 16 --------------
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
------ Mmu context-register = 15 --------------
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
------ Mmu context-register = 16 --------------
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
------ Mmu context-register = 15 --------------
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
------ Mmu context-register = 16 --------------
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
------ Mmu context-register = 15 --------------
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
------ Mmu context-register = 16 --------------
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
------ Mmu context-register = 15 --------------
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
------ Mmu context-register = 16 --------------
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
------ Mmu context-register = 15 --------------
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
------ Mmu context-register = 16 --------------
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
------ Mmu context-register = 15 --------------
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
------ Mmu context-register = 16 --------------
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
------ Mmu context-register = 15 --------------
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
------ Mmu context-register = 16 --------------
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
------ Mmu context-register = 15 --------------
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
------ Mmu context-register = 16 --------------
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
------ Mmu context-register = 15 --------------
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 

MMU :mae:   sent response to ICACHE mae=0x1, addr=0x5006471c, data=0x0, cacheable=0x0, fsr=0x346DemuxMMUtoCaches: mae = 1 -> 1.

ICACHE: trapped: mae=0x1, instr_pair=0x0, mmu_fsr =0x346
CPU: wrote FSR=0x346, FAR=0x5006471c to MMU through DCACHEInfo:MMU: updated fsr=0x346, far=0x5006471c
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
Info:MMU: updated fsr=0x38a, far=0x5007d43c

MMU :mae:  sent response to DCACHE mae=0x81, addr=0x5007d43c, data=0x0, cacheable=0x0DemuxMMUtoCaches: mae = 1 -> 1.
Info:Dcache has moved to trapped state
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
------ Mmu context-register = 16 --------------
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
------ Mmu context-register = 15 --------------
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 

MMU :mae:   sent response to ICACHE mae=0x1, addr=0x50049cdc, data=0x0, cacheable=0x0, fsr=0x346DemuxMMUtoCaches: mae = 1 -> 1.

ICACHE: trapped: mae=0x1, instr_pair=0x0, mmu_fsr =0x346
CPU: wrote FSR=0x346, FAR=0x50049cdc to MMU through DCACHEInfo:MMU: updated fsr=0x346, far=0x50049cdc
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 

MMU :mae:   sent response to ICACHE mae=0x1, addr=0x50052f4c, data=0x0, cacheable=0x0, fsr=0x346DemuxMMUtoCaches: mae = 1 -> 1.

ICACHE: trapped: mae=0x1, instr_pair=0x0, mmu_fsr =0x346
CPU: wrote FSR=0x346, FAR=0x50052f4c to MMU through DCACHEInfo:MMU: updated fsr=0x346, far=0x50052f4c
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 

MMU :mae:   sent response to ICACHE mae=0x1, addr=0x5002de00, data=0x0, cacheable=0x0, fsr=0x346DemuxMMUtoCaches: mae = 1 -> 1.

ICACHE: trapped: mae=0x1, instr_pair=0x0, mmu_fsr =0x346
CPU: wrote FSR=0x346, FAR=0x5002de00 to MMU through DCACHEInfo:MMU: updated fsr=0x346, far=0x5002de00
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 

MMU :mae:   sent response to ICACHE mae=0x1, addr=0x500362f8, data=0x0, cacheable=0x0, fsr=0x346DemuxMMUtoCaches: mae = 1 -> 1.

ICACHE: trapped: mae=0x1, instr_pair=0x0, mmu_fsr =0x346
CPU: wrote FSR=0x346, FAR=0x500362f8 to MMU through DCACHEInfo:MMU: updated fsr=0x346, far=0x500362f8
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
------ Mmu context-register = 16 --------------
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
------ Mmu context-register = 15 --------------
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
Info:MMU: updated fsr=0x386, far=0xceab8

MMU :mae:  sent response to DCACHE mae=0x81, addr=0xceab8, data=0x0, cacheable=0x0DemuxMMUtoCaches: mae = 1 -> 1.
Info:Dcache has moved to trapped state
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
Info:MMU: updated fsr=0x306, far=0xac06a

MMU :mae:  sent response to DCACHE mae=0x81, addr=0xac06a, data=0x0, cacheable=0x0DemuxMMUtoCaches: mae = 1 -> 1.
Info:Dcache has moved to trapped state
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
Info:MMU: updated fsr=0x306, far=0x9a730

MMU :mae:  sent response to DCACHE mae=0x81, addr=0x9a730, data=0x0, cacheable=0x0DemuxMMUtoCaches: mae = 1 -> 1.
Info:Dcache has moved to trapped state
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 

MMU :mae:   sent response to ICACHE mae=0x1, addr=0x4d404, data=0x0, cacheable=0x0, fsr=0x346DemuxMMUtoCaches: mae = 1 -> 1.

ICACHE: trapped: mae=0x1, instr_pair=0x0, mmu_fsr =0x346
CPU: wrote FSR=0x346, FAR=0x4d404 to MMU through DCACHEInfo:MMU: updated fsr=0x346, far=0x4d404
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
------ Mmu context-register = 16 --------------
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 

MMU :mae:   sent response to ICACHE mae=0x1, addr=0x5006471c, data=0x0, cacheable=0x0, fsr=0x346DemuxMMUtoCaches: mae = 1 -> 1.

ICACHE: trapped: mae=0x1, instr_pair=0x0, mmu_fsr =0x346
CPU: wrote FSR=0x346, FAR=0x5006471c to MMU through DCACHEInfo:MMU: updated fsr=0x346, far=0x5006471c
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
Info:MMU: updated fsr=0x38a, far=0x5007d43c

MMU :mae:  sent response to DCACHE mae=0x81, addr=0x5007d43c, data=0x0, cacheable=0x0DemuxMMUtoCaches: mae = 1 -> 1.
Info:Dcache has moved to trapped state
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 

MMU :mae:   sent response to ICACHE mae=0x1, addr=0x50049cdc, data=0x0, cacheable=0x0, fsr=0x346DemuxMMUtoCaches: mae = 1 -> 1.

ICACHE: trapped: mae=0x1, instr_pair=0x0, mmu_fsr =0x346
CPU: wrote FSR=0x346, FAR=0x50049cdc to MMU through DCACHEInfo:MMU: updated fsr=0x346, far=0x50049cdc
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 

MMU :mae:   sent response to ICACHE mae=0x1, addr=0x50052f4c, data=0x0, cacheable=0x0, fsr=0x346DemuxMMUtoCaches: mae = 1 -> 1.

ICACHE: trapped: mae=0x1, instr_pair=0x0, mmu_fsr =0x346
CPU: wrote FSR=0x346, FAR=0x50052f4c to MMU through DCACHEInfo:MMU: updated fsr=0x346, far=0x50052f4c
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
------ Mmu context-register = 15 --------------
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 

MMU :mae:   sent response to ICACHE mae=0x1, addr=0x8d34c, data=0x0, cacheable=0x0, fsr=0x346DemuxMMUtoCaches: mae = 1 -> 1.

ICACHE: trapped: mae=0x1, instr_pair=0x0, mmu_fsr =0x346
CPU: wrote FSR=0x346, FAR=0x8d34c to MMU through DCACHEInfo:MMU: updated fsr=0x346, far=0x8d34c
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
Info:MMU: updated fsr=0x386, far=0x5007cdbc

MMU :mae:  sent response to DCACHE mae=0x81, addr=0x5007cdbc, data=0x0, cacheable=0x0DemuxMMUtoCaches: mae = 1 -> 1.
Info:Dcache has moved to trapped state
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
------ Mmu context-register = 16 --------------
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 

MMU :mae:   sent response to ICACHE mae=0x1, addr=0x5002de00, data=0x0, cacheable=0x0, fsr=0x346DemuxMMUtoCaches: mae = 1 -> 1.

ICACHE: trapped: mae=0x1, instr_pair=0x0, mmu_fsr =0x346
CPU: wrote FSR=0x346, FAR=0x5002de00 to MMU through DCACHEInfo:MMU: updated fsr=0x346, far=0x5002de00
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 

MMU :mae:   sent response to ICACHE mae=0x1, addr=0x500362f8, data=0x0, cacheable=0x0, fsr=0x346DemuxMMUtoCaches: mae = 1 -> 1.

ICACHE: trapped: mae=0x1, instr_pair=0x0, mmu_fsr =0x346
CPU: wrote FSR=0x346, FAR=0x500362f8 to MMU through DCACHEInfo:MMU: updated fsr=0x346, far=0x500362f8
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
Info:MMU: updated fsr=0x386, far=0xceab8

MMU :mae:  sent response to DCACHE mae=0x81, addr=0xceab8, data=0x0, cacheable=0x0DemuxMMUtoCaches: mae = 1 -> 1.
Info:Dcache has moved to trapped state
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
------ Mmu context-register = 15 --------------
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
------ Mmu context-register = 16 --------------
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
Info:MMU: updated fsr=0x306, far=0xac06a

MMU :mae:  sent response to DCACHE mae=0x81, addr=0xac06a, data=0x0, cacheable=0x0DemuxMMUtoCaches: mae = 1 -> 1.
Info:Dcache has moved to trapped state
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
Info:MMU: updated fsr=0x386, far=0xcf004

MMU :mae:  sent response to DCACHE mae=0x81, addr=0xcf004, data=0x0, cacheable=0x0DemuxMMUtoCaches: mae = 1 -> 1.
Info:Dcache has moved to trapped state
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 

MMU :mae:   sent response to ICACHE mae=0x1, addr=0x8d34c, data=0x0, cacheable=0x0, fsr=0x346DemuxMMUtoCaches: mae = 1 -> 1.

ICACHE: trapped: mae=0x1, instr_pair=0x0, mmu_fsr =0x346
CPU: wrote FSR=0x346, FAR=0x8d34c to MMU through DCACHEInfo:MMU: updated fsr=0x346, far=0x8d34c
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
Info:MMU: updated fsr=0x306, far=0xb9648

MMU :mae:  sent response to DCACHE mae=0x81, addr=0xb9648, data=0x0, cacheable=0x0DemuxMMUtoCaches: mae = 1 -> 1.
Info:Dcache has moved to trapped state
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
------ Mmu context-register = 15 --------------
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
Info:MMU: updated fsr=0x306, far=0xb961e

MMU :mae:  sent response to DCACHE mae=0x81, addr=0xb961e, data=0x0, cacheable=0x0DemuxMMUtoCaches: mae = 1 -> 1.
Info:Dcache has moved to trapped state
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
------ Mmu context-register = 16 --------------
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
Info:MMU: updated fsr=0x306, far=0x9af20

MMU :mae:  sent response to DCACHE mae=0x81, addr=0x9af20, data=0x0, cacheable=0x0DemuxMMUtoCaches: mae = 1 -> 1.
Info:Dcache has moved to trapped state
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
Info:MMU: updated fsr=0x386, far=0x5007cdbc

MMU :mae:  sent response to DCACHE mae=0x81, addr=0x5007cdbc, data=0x0, cacheable=0x0DemuxMMUtoCaches: mae = 1 -> 1.
Info:Dcache has moved to trapped state
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
Info:MMU: updated fsr=0x386, far=0xd012c

MMU :mae:  sent response to DCACHE mae=0x81, addr=0xd012c, data=0x0, cacheable=0x0DemuxMMUtoCaches: mae = 1 -> 1.
Info:Dcache has moved to trapped state
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
------ Mmu context-register = 15 --------------
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
------ Mmu context-register = 16 --------------
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
Info:MMU: updated fsr=0x386, far=0xd117c

MMU :mae:  sent response to DCACHE mae=0x81, addr=0xd117c, data=0x0, cacheable=0x0DemuxMMUtoCaches: mae = 1 -> 1.
Info:Dcache has moved to trapped state
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
Info:MMU: updated fsr=0x306, far=0x5007a620

MMU :mae:  sent response to DCACHE mae=0x81, addr=0x5007a620, data=0x0, cacheable=0x0DemuxMMUtoCaches: mae = 1 -> 1.
Info:Dcache has moved to trapped state
Info:MMU: updated fsr=0x38a, far=0x5007a618

MMU :mae:  sent response to DCACHE mae=0x81, addr=0x5007a618, data=0x0, cacheable=0x0DemuxMMUtoCaches: mae = 1 -> 1.
Info:Dcache has moved to trapped state
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
------ Mmu context-register = 15 --------------
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
------ Mmu context-register = 16 --------------
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
Info:MMU: updated fsr=0x386, far=0xd2184

MMU :mae:  sent response to DCACHE mae=0x81, addr=0xd2184, data=0x0, cacheable=0x0DemuxMMUtoCaches: mae = 1 -> 1.
Info:Dcache has moved to trapped state
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
------ Mmu context-register = 15 --------------
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
------ Mmu context-register = 16 --------------
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
------ Mmu context-register = 15 --------------
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
------ Mmu context-register = 16 --------------
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
------ Mmu context-register = 15 --------------
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
------ Mmu context-register = 16 --------------
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
------ Mmu context-register = 15 --------------
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
------ Mmu context-register = 16 --------------
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
------ Mmu context-register = 15 --------------
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
------ Mmu context-register = 16 --------------
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
Info:MMU: updated fsr=0x386, far=0x5007b630

MMU :mae:  sent response to DCACHE mae=0x81, addr=0x5007b630, data=0x0, cacheable=0x0DemuxMMUtoCaches: mae = 1 -> 1.
Info:Dcache has moved to trapped state
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 

----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
Welcome to Buildroot
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
buildroot login: ----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
------ Mmu context-register = 1 --------------
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
------ Mmu context-register = 16 --------------
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
r----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
o----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
o----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
t----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 

----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
------ Mmu context-register = 17 --------------
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
Info:MMU: updated fsr=0x1a6, far=0xcd81d

MMU :mae:  sent response to DCACHE mae=0x81, addr=0xcd81d, data=0x0, cacheable=0x0DemuxMMUtoCaches: mae = 1 -> 1.
Info:Dcache has moved to trapped state
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
Info:MMU: updated fsr=0x1a6, far=0x50018008

MMU :mae:  sent response to DCACHE mae=0x81, addr=0x50018008, data=0x0, cacheable=0x0DemuxMMUtoCaches: mae = 1 -> 1.
Info:Dcache has moved to trapped state
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 

MMU :mae:   sent response to ICACHE mae=0x1, addr=0x50000ec0, data=0x0, cacheable=0x0, fsr=0x346DemuxMMUtoCaches: mae = 1 -> 1.

ICACHE: trapped: mae=0x1, instr_pair=0x0, mmu_fsr =0x346
CPU: wrote FSR=0x346, FAR=0x50000ec0 to MMU through DCACHEInfo:MMU: updated fsr=0x346, far=0x50000ec0
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
Info:MMU: updated fsr=0x306, far=0x50017f74

MMU :mae:  sent response to DCACHE mae=0x81, addr=0x50017f74, data=0x0, cacheable=0x0DemuxMMUtoCaches: mae = 1 -> 1.
Info:Dcache has moved to trapped state
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
Info:MMU: updated fsr=0x38a, far=0x50017ee0

MMU :mae:  sent response to DCACHE mae=0x81, addr=0x50017ee0, data=0x0, cacheable=0x0DemuxMMUtoCaches: mae = 1 -> 1.
Info:Dcache has moved to trapped state
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
Info:MMU: updated fsr=0x306, far=0x10034

MMU :mae:  sent response to DCACHE mae=0x81, addr=0x10034, data=0x0, cacheable=0x0DemuxMMUtoCaches: mae = 1 -> 1.
Info:Dcache has moved to trapped state
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
Info:MMU: updated fsr=0x386, far=0x50007000

MMU :mae:  sent response to DCACHE mae=0x81, addr=0x50007000, data=0x0, cacheable=0x0DemuxMMUtoCaches: mae = 1 -> 1.
Info:Dcache has moved to trapped state
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
Info:MMU: updated fsr=0x306, far=0xcc7e0

MMU :mae:  sent response to DCACHE mae=0x81, addr=0xcc7e0, data=0x0, cacheable=0x0DemuxMMUtoCaches: mae = 1 -> 1.
Info:Dcache has moved to trapped state
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
Info:MMU: updated fsr=0x38a, far=0xcc824

MMU :mae:  sent response to DCACHE mae=0x81, addr=0xcc824, data=0x0, cacheable=0x0DemuxMMUtoCaches: mae = 1 -> 1.
Info:Dcache has moved to trapped state
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
Info:MMU: updated fsr=0x3a6, far=0x50008000

MMU :mae:  sent response to DCACHE mae=0x81, addr=0x50008000, data=0x0, cacheable=0x0DemuxMMUtoCaches: mae = 1 -> 1.
Info:Dcache has moved to trapped state
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
Info:MMU: updated fsr=0x386, far=0x500794b0

MMU :mae:  sent response to DCACHE mae=0x81, addr=0x500794b0, data=0x0, cacheable=0x0DemuxMMUtoCaches: mae = 1 -> 1.
Info:Dcache has moved to trapped state
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
Info:MMU: updated fsr=0x306, far=0x50078dd8

MMU :mae:  sent response to DCACHE mae=0x81, addr=0x50078dd8, data=0x0, cacheable=0x0DemuxMMUtoCaches: mae = 1 -> 1.
Info:Dcache has moved to trapped state
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
Info:MMU: updated fsr=0x306, far=0x50019154

MMU :mae:  sent response to DCACHE mae=0x81, addr=0x50019154, data=0x0, cacheable=0x0DemuxMMUtoCaches: mae = 1 -> 1.
Info:Dcache has moved to trapped state
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
Info:MMU: updated fsr=0x386, far=0x50008690

MMU :mae:  sent response to DCACHE mae=0x81, addr=0x50008690, data=0x0, cacheable=0x0DemuxMMUtoCaches: mae = 1 -> 1.
Info:Dcache has moved to trapped state
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
Info:MMU: updated fsr=0x38a, far=0x50078cfc

MMU :mae:  sent response to DCACHE mae=0x81, addr=0x50078cfc, data=0x0, cacheable=0x0DemuxMMUtoCaches: mae = 1 -> 1.
Info:Dcache has moved to trapped state
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
Info:MMU: updated fsr=0x306, far=0x5007d8a8

MMU :mae:  sent response to DCACHE mae=0x81, addr=0x5007d8a8, data=0x0, cacheable=0x0DemuxMMUtoCaches: mae = 1 -> 1.
Info:Dcache has moved to trapped state
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 

MMU :mae:   sent response to ICACHE mae=0x1, addr=0x5006471c, data=0x0, cacheable=0x0, fsr=0x346DemuxMMUtoCaches: mae = 1 -> 1.

ICACHE: trapped: mae=0x1, instr_pair=0x0, mmu_fsr =0x346
CPU: wrote FSR=0x346, FAR=0x5006471c to MMU through DCACHEInfo:MMU: updated fsr=0x346, far=0x5006471c
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
Info:MMU: updated fsr=0x38a, far=0x5007d43c

MMU :mae:  sent response to DCACHE mae=0x81, addr=0x5007d43c, data=0x0, cacheable=0x0DemuxMMUtoCaches: mae = 1 -> 1.
Info:Dcache has moved to trapped state
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 

MMU :mae:   sent response to ICACHE mae=0x1, addr=0x50049cdc, data=0x0, cacheable=0x0, fsr=0x346DemuxMMUtoCaches: mae = 1 -> 1.

ICACHE: trapped: mae=0x1, instr_pair=0x0, mmu_fsr =0x346
CPU: wrote FSR=0x346, FAR=0x50049cdc to MMU through DCACHEInfo:MMU: updated fsr=0x346, far=0x50049cdc
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 

MMU :mae:   sent response to ICACHE mae=0x1, addr=0x50052f4c, data=0x0, cacheable=0x0, fsr=0x346DemuxMMUtoCaches: mae = 1 -> 1.

ICACHE: trapped: mae=0x1, instr_pair=0x0, mmu_fsr =0x346
CPU: wrote FSR=0x346, FAR=0x50052f4c to MMU through DCACHEInfo:MMU: updated fsr=0x346, far=0x50052f4c
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 

MMU :mae:   sent response to ICACHE mae=0x1, addr=0x5002de00, data=0x0, cacheable=0x0, fsr=0x346DemuxMMUtoCaches: mae = 1 -> 1.

ICACHE: trapped: mae=0x1, instr_pair=0x0, mmu_fsr =0x346
CPU: wrote FSR=0x346, FAR=0x5002de00 to MMU through DCACHEInfo:MMU: updated fsr=0x346, far=0x5002de00
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 

MMU :mae:   sent response to ICACHE mae=0x1, addr=0x500362f8, data=0x0, cacheable=0x0, fsr=0x346DemuxMMUtoCaches: mae = 1 -> 1.

ICACHE: trapped: mae=0x1, instr_pair=0x0, mmu_fsr =0x346
CPU: wrote FSR=0x346, FAR=0x500362f8 to MMU through DCACHEInfo:MMU: updated fsr=0x346, far=0x500362f8
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
Info:MMU: updated fsr=0x386, far=0xceab8

MMU :mae:  sent response to DCACHE mae=0x81, addr=0xceab8, data=0x0, cacheable=0x0DemuxMMUtoCaches: mae = 1 -> 1.
Info:Dcache has moved to trapped state
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
Info:MMU: updated fsr=0x306, far=0xac06a

MMU :mae:  sent response to DCACHE mae=0x81, addr=0xac06a, data=0x0, cacheable=0x0DemuxMMUtoCaches: mae = 1 -> 1.
Info:Dcache has moved to trapped state
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 

MMU :mae:   sent response to ICACHE mae=0x1, addr=0x92d70, data=0x0, cacheable=0x0, fsr=0x346DemuxMMUtoCaches: mae = 1 -> 1.

ICACHE: trapped: mae=0x1, instr_pair=0x0, mmu_fsr =0x346
CPU: wrote FSR=0x346, FAR=0x92d70 to MMU through DCACHEInfo:MMU: updated fsr=0x346, far=0x92d70
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 

MMU :mae:   sent response to ICACHE mae=0x1, addr=0x8d34c, data=0x0, cacheable=0x0, fsr=0x346DemuxMMUtoCaches: mae = 1 -> 1.

ICACHE: trapped: mae=0x1, instr_pair=0x0, mmu_fsr =0x346
CPU: wrote FSR=0x346, FAR=0x8d34c to MMU through DCACHEInfo:MMU: updated fsr=0x346, far=0x8d34c
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
Info:MMU: updated fsr=0x386, far=0x5007cdbc

MMU :mae:  sent response to DCACHE mae=0x81, addr=0x5007cdbc, data=0x0, cacheable=0x0DemuxMMUtoCaches: mae = 1 -> 1.
Info:Dcache has moved to trapped state
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
Info:MMU: updated fsr=0x386, far=0xcf004

MMU :mae:  sent response to DCACHE mae=0x81, addr=0xcf004, data=0x0, cacheable=0x0DemuxMMUtoCaches: mae = 1 -> 1.
Info:Dcache has moved to trapped state
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
Info:MMU: updated fsr=0x386, far=0xd0044

MMU :mae:  sent response to DCACHE mae=0x81, addr=0xd0044, data=0x0, cacheable=0x0DemuxMMUtoCaches: mae = 1 -> 1.
Info:Dcache has moved to trapped state
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
Info:MMU: updated fsr=0x386, far=0xd10c4

MMU :mae:  sent response to DCACHE mae=0x81, addr=0xd10c4, data=0x0, cacheable=0x0DemuxMMUtoCaches: mae = 1 -> 1.
Info:Dcache has moved to trapped state
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
Info:MMU: updated fsr=0x306, far=0x5007a620

MMU :mae:  sent response to DCACHE mae=0x81, addr=0x5007a620, data=0x0, cacheable=0x0DemuxMMUtoCaches: mae = 1 -> 1.
Info:Dcache has moved to trapped state
Info:MMU: updated fsr=0x38a, far=0x5007a618

MMU :mae:  sent response to DCACHE mae=0x81, addr=0x5007a618, data=0x0, cacheable=0x0DemuxMMUtoCaches: mae = 1 -> 1.
Info:Dcache has moved to trapped state
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
Info:MMU: updated fsr=0x326, far=0xb94fa

MMU :mae:  sent response to DCACHE mae=0x81, addr=0xb94fa, data=0x0, cacheable=0x0DemuxMMUtoCaches: mae = 1 -> 1.
Info:Dcache has moved to trapped state
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
Jan  1 00:01:15 login[30]: root login on 'ttyS0'
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
------ Mmu context-register = 18 --------------
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
Info:MMU: updated fsr=0x1a6, far=0xcd81d

MMU :mae:  sent response to DCACHE mae=0x81, addr=0xcd81d, data=0x0, cacheable=0x0DemuxMMUtoCaches: mae = 1 -> 1.
Info:Dcache has moved to trapped state
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
Info:MMU: updated fsr=0x1a6, far=0x50018008

MMU :mae:  sent response to DCACHE mae=0x81, addr=0x50018008, data=0x0, cacheable=0x0DemuxMMUtoCaches: mae = 1 -> 1.
Info:Dcache has moved to trapped state
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 

MMU :mae:   sent response to ICACHE mae=0x1, addr=0x50000ec0, data=0x0, cacheable=0x0, fsr=0x346DemuxMMUtoCaches: mae = 1 -> 1.

ICACHE: trapped: mae=0x1, instr_pair=0x0, mmu_fsr =0x346
CPU: wrote FSR=0x346, FAR=0x50000ec0 to MMU through DCACHEInfo:MMU: updated fsr=0x346, far=0x50000ec0
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
Info:MMU: updated fsr=0x306, far=0x50017f74

MMU :mae:  sent response to DCACHE mae=0x81, addr=0x50017f74, data=0x0, cacheable=0x0DemuxMMUtoCaches: mae = 1 -> 1.
Info:Dcache has moved to trapped state
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
Info:MMU: updated fsr=0x38a, far=0x50017ee0

MMU :mae:  sent response to DCACHE mae=0x81, addr=0x50017ee0, data=0x0, cacheable=0x0DemuxMMUtoCaches: mae = 1 -> 1.
Info:Dcache has moved to trapped state
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
Info:MMU: updated fsr=0x306, far=0x10034

MMU :mae:  sent response to DCACHE mae=0x81, addr=0x10034, data=0x0, cacheable=0x0DemuxMMUtoCaches: mae = 1 -> 1.
Info:Dcache has moved to trapped state
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
Info:MMU: updated fsr=0x386, far=0x50007000

MMU :mae:  sent response to DCACHE mae=0x81, addr=0x50007000, data=0x0, cacheable=0x0DemuxMMUtoCaches: mae = 1 -> 1.
Info:Dcache has moved to trapped state
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
Info:MMU: updated fsr=0x306, far=0xcc7e0

MMU :mae:  sent response to DCACHE mae=0x81, addr=0xcc7e0, data=0x0, cacheable=0x0DemuxMMUtoCaches: mae = 1 -> 1.
Info:Dcache has moved to trapped state
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
Info:MMU: updated fsr=0x38a, far=0xcc824

MMU :mae:  sent response to DCACHE mae=0x81, addr=0xcc824, data=0x0, cacheable=0x0DemuxMMUtoCaches: mae = 1 -> 1.
Info:Dcache has moved to trapped state
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
Info:MMU: updated fsr=0x3a6, far=0x50008000

MMU :mae:  sent response to DCACHE mae=0x81, addr=0x50008000, data=0x0, cacheable=0x0DemuxMMUtoCaches: mae = 1 -> 1.
Info:Dcache has moved to trapped state
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
Info:MMU: updated fsr=0x386, far=0x500794b0

MMU :mae:  sent response to DCACHE mae=0x81, addr=0x500794b0, data=0x0, cacheable=0x0DemuxMMUtoCaches: mae = 1 -> 1.
Info:Dcache has moved to trapped state
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
Info:MMU: updated fsr=0x306, far=0x50078dd8

MMU :mae:  sent response to DCACHE mae=0x81, addr=0x50078dd8, data=0x0, cacheable=0x0DemuxMMUtoCaches: mae = 1 -> 1.
Info:Dcache has moved to trapped state
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
Info:MMU: updated fsr=0x306, far=0x50019154

MMU :mae:  sent response to DCACHE mae=0x81, addr=0x50019154, data=0x0, cacheable=0x0DemuxMMUtoCaches: mae = 1 -> 1.
Info:Dcache has moved to trapped state
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
Info:MMU: updated fsr=0x386, far=0x50008690

MMU :mae:  sent response to DCACHE mae=0x81, addr=0x50008690, data=0x0, cacheable=0x0DemuxMMUtoCaches: mae = 1 -> 1.
Info:Dcache has moved to trapped state
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
Info:MMU: updated fsr=0x38a, far=0x50078cfc

MMU :mae:  sent response to DCACHE mae=0x81, addr=0x50078cfc, data=0x0, cacheable=0x0DemuxMMUtoCaches: mae = 1 -> 1.
Info:Dcache has moved to trapped state
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
Info:MMU: updated fsr=0x306, far=0x5007d8a8

MMU :mae:  sent response to DCACHE mae=0x81, addr=0x5007d8a8, data=0x0, cacheable=0x0DemuxMMUtoCaches: mae = 1 -> 1.
Info:Dcache has moved to trapped state
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 

MMU :mae:   sent response to ICACHE mae=0x1, addr=0x5006471c, data=0x0, cacheable=0x0, fsr=0x346DemuxMMUtoCaches: mae = 1 -> 1.

ICACHE: trapped: mae=0x1, instr_pair=0x0, mmu_fsr =0x346
CPU: wrote FSR=0x346, FAR=0x5006471c to MMU through DCACHEInfo:MMU: updated fsr=0x346, far=0x5006471c
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
Info:MMU: updated fsr=0x38a, far=0x5007d43c

MMU :mae:  sent response to DCACHE mae=0x81, addr=0x5007d43c, data=0x0, cacheable=0x0DemuxMMUtoCaches: mae = 1 -> 1.
Info:Dcache has moved to trapped state
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 

MMU :mae:   sent response to ICACHE mae=0x1, addr=0x50049cdc, data=0x0, cacheable=0x0, fsr=0x346DemuxMMUtoCaches: mae = 1 -> 1.

ICACHE: trapped: mae=0x1, instr_pair=0x0, mmu_fsr =0x346
CPU: wrote FSR=0x346, FAR=0x50049cdc to MMU through DCACHEInfo:MMU: updated fsr=0x346, far=0x50049cdc
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 

MMU :mae:   sent response to ICACHE mae=0x1, addr=0x50052f4c, data=0x0, cacheable=0x0, fsr=0x346DemuxMMUtoCaches: mae = 1 -> 1.

ICACHE: trapped: mae=0x1, instr_pair=0x0, mmu_fsr =0x346
CPU: wrote FSR=0x346, FAR=0x50052f4c to MMU through DCACHEInfo:MMU: updated fsr=0x346, far=0x50052f4c
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 

MMU :mae:   sent response to ICACHE mae=0x1, addr=0x5002de00, data=0x0, cacheable=0x0, fsr=0x346DemuxMMUtoCaches: mae = 1 -> 1.

ICACHE: trapped: mae=0x1, instr_pair=0x0, mmu_fsr =0x346Info:MMU: updated fsr=0x346, far=0x5002de00

CPU: wrote FSR=0x346, FAR=0x5002de00 to MMU through DCACHE----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 

MMU :mae:   sent response to ICACHE mae=0x1, addr=0x500362f8, data=0x0, cacheable=0x0, fsr=0x346DemuxMMUtoCaches: mae = 1 -> 1.

ICACHE: trapped: mae=0x1, instr_pair=0x0, mmu_fsr =0x346
CPU: wrote FSR=0x346, FAR=0x500362f8 to MMU through DCACHEInfo:MMU: updated fsr=0x346, far=0x500362f8
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
Info:MMU: updated fsr=0x386, far=0xceab8

MMU :mae:  sent response to DCACHE mae=0x81, addr=0xceab8, data=0x0, cacheable=0x0DemuxMMUtoCaches: mae = 1 -> 1.
Info:Dcache has moved to trapped state
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
Info:MMU: updated fsr=0x306, far=0xac06a

MMU :mae:  sent response to DCACHE mae=0x81, addr=0xac06a, data=0x0, cacheable=0x0DemuxMMUtoCaches: mae = 1 -> 1.
Info:Dcache has moved to trapped state
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 

MMU :mae:   sent response to ICACHE mae=0x1, addr=0x4bc00, data=0x0, cacheable=0x0, fsr=0x346DemuxMMUtoCaches: mae = 1 -> 1.

ICACHE: trapped: mae=0x1, instr_pair=0x0, mmu_fsr =0x346
CPU: wrote FSR=0x346, FAR=0x4bc00 to MMU through DCACHEInfo:MMU: updated fsr=0x346, far=0x4bc00
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
Info:MMU: updated fsr=0x386, far=0xcf004

MMU :mae:  sent response to DCACHE mae=0x81, addr=0xcf004, data=0x0, cacheable=0x0DemuxMMUtoCaches: mae = 1 -> 1.
Info:Dcache has moved to trapped state
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 

MMU :mae:   sent response to ICACHE mae=0x1, addr=0x91878, data=0x0, cacheable=0x0, fsr=0x346DemuxMMUtoCaches: mae = 1 -> 1.

ICACHE: trapped: mae=0x1, instr_pair=0x0, mmu_fsr =0x346Info:MMU: updated fsr=0x346, far=0x91878

CPU: wrote FSR=0x346, FAR=0x91878 to MMU through DCACHE----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
Info:MMU: updated fsr=0x386, far=0xd061c

MMU :mae:  sent response to DCACHE mae=0x81, addr=0xd061c, data=0x0, cacheable=0x0DemuxMMUtoCaches: mae = 1 -> 1.
Info:Dcache has moved to trapped state
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 

MMU :mae:   sent response to ICACHE mae=0x1, addr=0x3ec8c, data=0x0, cacheable=0x0, fsr=0x346DemuxMMUtoCaches: mae = 1 -> 1.

ICACHE: trapped: mae=0x1, instr_pair=0x0, mmu_fsr =0x346
CPU: wrote FSR=0x346, FAR=0x3ec8c to MMU through DCACHEInfo:MMU: updated fsr=0x346, far=0x3ec8c
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
Info:MMU: updated fsr=0x306, far=0xbb176

MMU :mae:  sent response to DCACHE mae=0x81, addr=0xbb176, data=0x0, cacheable=0x0DemuxMMUtoCaches: mae = 1 -> 1.
Info:Dcache has moved to trapped state
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 

MMU :mae:   sent response to ICACHE mae=0x1, addr=0x8c81c, data=0x0, cacheable=0x0, fsr=0x346DemuxMMUtoCaches: mae = 1 -> 1.

ICACHE: trapped: mae=0x1, instr_pair=0x0, mmu_fsr =0x346
CPU: wrote FSR=0x346, FAR=0x8c81c to MMU through DCACHEInfo:MMU: updated fsr=0x346, far=0x8c81c
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
Info:MMU: updated fsr=0x386, far=0xd1af4

MMU :mae:  sent response to DCACHE mae=0x81, addr=0xd1af4, data=0x0, cacheable=0x0DemuxMMUtoCaches: mae = 1 -> 1.
Info:Dcache has moved to trapped state
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
Info:MMU: updated fsr=0x306, far=0x5007a620

MMU :mae:  sent response to DCACHE mae=0x81, addr=0x5007a620, data=0x0, cacheable=0x0DemuxMMUtoCaches: mae = 1 -> 1.
Info:Dcache has moved to trapped state
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
Info:MMU: updated fsr=0x38a, far=0x5007a618

MMU :mae:  sent response to DCACHE mae=0x81, addr=0x5007a618, data=0x0, cacheable=0x0DemuxMMUtoCaches: mae = 1 -> 1.
Info:Dcache has moved to trapped state
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
Info:MMU: updated fsr=0x386, far=0xd218c

MMU :mae:  sent response to DCACHE mae=0x81, addr=0xd218c, data=0x0, cacheable=0x0DemuxMMUtoCaches: mae = 1 -> 1.
Info:Dcache has moved to trapped state
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 

MMU :mae:   sent response to ICACHE mae=0x1, addr=0x73074, data=0x0, cacheable=0x0, fsr=0x346DemuxMMUtoCaches: mae = 1 -> 1.

ICACHE: trapped: mae=0x1, instr_pair=0x0, mmu_fsr =0x346
CPU: wrote FSR=0x346, FAR=0x73074 to MMU through DCACHEInfo:MMU: updated fsr=0x346, far=0x73074
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
Info:MMU: updated fsr=0x386, far=0xefc8aff4

MMU :mae:  sent response to DCACHE mae=0x81, addr=0xefc8aff4, data=0x0, cacheable=0x0DemuxMMUtoCaches: mae = 1 -> 1.
Info:Dcache has moved to trapped state
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
Info:MMU: updated fsr=0x3a6, far=0xefc8af90
Info:MMU: updated fsr=0x3a7, far=0xefc8af94
Info:MMU: updated fsr=0x3a7, far=0xefc8af98
Info:MMU: updated fsr=0x3a7, far=0xefc8af9c
Info:MMU: updated fsr=0x3a7, far=0xefc8afa0
Info:MMU: updated fsr=0x3a7, far=0xefc8afa4
Info:MMU: updated fsr=0x3a7, far=0xefc8afa8
Info:MMU: updated fsr=0x3a7, far=0xefc8afac
Info:MMU: updated fsr=0x3a7, far=0xefc8afb0
Info:MMU: updated fsr=0x3a7, far=0xefc8afb4
Info:MMU: updated fsr=0x3a7, far=0xefc8afb8
Info:MMU: updated fsr=0x3a7, far=0xefc8afbc
Info:MMU: updated fsr=0x3a7, far=0xefc8afc0
Info:MMU: updated fsr=0x3a7, far=0xefc8afc4
Info:MMU: updated fsr=0x3a7, far=0xefc8afc8
Info:MMU: updated fsr=0x3a7, far=0xefc8afcc
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
Info:MMU: updated fsr=0x38a, far=0x500086fc

MMU :mae:  sent response to DCACHE mae=0x81, addr=0x500086fc, data=0x0, cacheable=0x0DemuxMMUtoCaches: mae = 1 -> 1.
Info:Dcache has moved to trapped state
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
Info:MMU: updated fsr=0x38a, far=0x5007a628

MMU :mae:  sent response to DCACHE mae=0x81, addr=0x5007a628, data=0x0, cacheable=0x0DemuxMMUtoCaches: mae = 1 -> 1.
Info:Dcache has moved to trapped state
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
Info:MMU: updated fsr=0x38a, far=0xd21a4

MMU :mae:  sent response to DCACHE mae=0x81, addr=0xd21a4, data=0x0, cacheable=0x0DemuxMMUtoCaches: mae = 1 -> 1.
Info:Dcache has moved to trapped state
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
Info:MMU: updated fsr=0x3aa, far=0xefc8ab98
Info:MMU: updated fsr=0x3ab, far=0xefc8ab9c
Info:MMU: updated fsr=0x3ab, far=0xefc8aba0
Info:MMU: updated fsr=0x3ab, far=0xefc8aba4
Info:MMU: updated fsr=0x3ab, far=0xefc8aba8
Info:MMU: updated fsr=0x3ab, far=0xefc8abac
Info:MMU: updated fsr=0x3ab, far=0xefc8abb0
Info:MMU: updated fsr=0x3ab, far=0xefc8abb4
Info:MMU: updated fsr=0x3ab, far=0xefc8abb8
Info:MMU: updated fsr=0x3ab, far=0xefc8abbc
Info:MMU: updated fsr=0x3ab, far=0xefc8abc0
Info:MMU: updated fsr=0x3ab, far=0xefc8abc4
Info:MMU: updated fsr=0x3ab, far=0xefc8abc8
Info:MMU: updated fsr=0x3ab, far=0xefc8abcc
Info:MMU: updated fsr=0x3ab, far=0xefc8abd0
Info:MMU: updated fsr=0x3ab, far=0xefc8abd4
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
------ Mmu context-register = 19 --------------
Info:MMU: updated fsr=0x3aa, far=0x500086f8

MMU :mae:  sent response to DCACHE mae=0x81, addr=0x500086f8, data=0x0, cacheable=0x0DemuxMMUtoCaches: mae = 1 -> 1.
Info:Dcache has moved to trapped state
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 

MMU :mae:   sent response to ICACHE mae=0x1, addr=0x50062cc0, data=0x0, cacheable=0x0, fsr=0x346DemuxMMUtoCaches: mae = 1 -> 1.

ICACHE: trapped: mae=0x1, instr_pair=0x0, mmu_fsr =0x346
CPU: wrote FSR=0x346, FAR=0x50062cc0 to MMU through DCACHEInfo:MMU: updated fsr=0x346, far=0x50062cc0
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
Info:MMU: updated fsr=0x3aa, far=0xefc8ab38
Info:MMU: updated fsr=0x3ab, far=0xefc8ab3c
Info:MMU: updated fsr=0x3ab, far=0xefc8ab40
Info:MMU: updated fsr=0x3ab, far=0xefc8ab44
Info:MMU: updated fsr=0x3ab, far=0xefc8ab48
Info:MMU: updated fsr=0x3ab, far=0xefc8ab4c
Info:MMU: updated fsr=0x3ab, far=0xefc8ab50
Info:MMU: updated fsr=0x3ab, far=0xefc8ab54
Info:MMU: updated fsr=0x3ab, far=0xefc8ab58
Info:MMU: updated fsr=0x3ab, far=0xefc8ab5c
Info:MMU: updated fsr=0x3ab, far=0xefc8ab60
Info:MMU: updated fsr=0x3ab, far=0xefc8ab64
Info:MMU: updated fsr=0x3ab, far=0xefc8ab68
Info:MMU: updated fsr=0x3ab, far=0xefc8ab6c
Info:MMU: updated fsr=0x3ab, far=0xefc8ab70
Info:MMU: updated fsr=0x3ab, far=0xefc8ab74
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
Info:MMU: updated fsr=0x3aa, far=0xefc8ab38

MMU :mae:  sent response to DCACHE mae=0x81, addr=0xefc8ab38, data=0x0, cacheable=0x0DemuxMMUtoCaches: mae = 1 -> 1.
Info:Dcache has moved to trapped state
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
Info:MMU: updated fsr=0x38a, far=0x500792bc

MMU :mae:  sent response to DCACHE mae=0x81, addr=0x500792bc, data=0x0, cacheable=0x0DemuxMMUtoCaches: mae = 1 -> 1.
Info:Dcache has moved to trapped state
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
------ Mmu context-register = 18 --------------
Info:MMU: updated fsr=0x3aa, far=0xefc8ab98

MMU :mae:  sent response to DCACHE mae=0x81, addr=0xefc8ab98, data=0x0, cacheable=0x0DemuxMMUtoCaches: mae = 1 -> 1.
Info:Dcache has moved to trapped state
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
Info:MMU: updated fsr=0x38a, far=0xcd960

MMU :mae:  sent response to DCACHE mae=0x81, addr=0xcd960, data=0x0, cacheable=0x0DemuxMMUtoCaches: mae = 1 -> 1.
Info:Dcache has moved to trapped state
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
Info:MMU: updated fsr=0x38a, far=0xd1fe4

MMU :mae:  sent response to DCACHE mae=0x81, addr=0xd1fe4, data=0x0, cacheable=0x0DemuxMMUtoCaches: mae = 1 -> 1.
Info:Dcache has moved to trapped state
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
Info:MMU: updated fsr=0x38a, far=0x5007d57c

MMU :mae:  sent response to DCACHE mae=0x81, addr=0x5007d57c, data=0x0, cacheable=0x0DemuxMMUtoCaches: mae = 1 -> 1.
Info:Dcache has moved to trapped state
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
------ Mmu context-register = 19 --------------
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
Info:MMU: updated fsr=0x38a, far=0x5007a624

MMU :mae:  sent response to DCACHE mae=0x81, addr=0x5007a624, data=0x0, cacheable=0x0DemuxMMUtoCaches: mae = 1 -> 1.
Info:Dcache has moved to trapped state
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
Info:MMU: updated fsr=0x386, far=0x5007ceec

MMU :mae:  sent response to DCACHE mae=0x81, addr=0x5007ceec, data=0x0, cacheable=0x0DemuxMMUtoCaches: mae = 1 -> 1.
Info:Dcache has moved to trapped state
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 

MMU :mae:   sent response to ICACHE mae=0x1, addr=0x437a8, data=0x0, cacheable=0x0, fsr=0x346DemuxMMUtoCaches: mae = 1 -> 1.

ICACHE: trapped: mae=0x1, instr_pair=0x0, mmu_fsr =0x346
CPU: wrote FSR=0x346, FAR=0x437a8 to MMU through DCACHEInfo:MMU: updated fsr=0x346, far=0x437a8
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
Info:MMU: updated fsr=0x38a, far=0xcf1d4

MMU :mae:  sent response to DCACHE mae=0x81, addr=0xcf1d4, data=0x0, cacheable=0x0DemuxMMUtoCaches: mae = 1 -> 1.
Info:Dcache has moved to trapped state
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
------ Mmu context-register = 18 --------------
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
Info:MMU: updated fsr=0x38a, far=0xcf1fc

MMU :mae:  sent response to DCACHE mae=0x81, addr=0xcf1fc, data=0x0, cacheable=0x0DemuxMMUtoCaches: mae = 1 -> 1.
Info:Dcache has moved to trapped state
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
------ Mmu context-register = 19 --------------
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 

MMU :mae:   sent response to ICACHE mae=0x1, addr=0x5005cfcc, data=0x0, cacheable=0x0, fsr=0x346DemuxMMUtoCaches: mae = 1 -> 1.

ICACHE: trapped: mae=0x1, instr_pair=0x0, mmu_fsr =0x346
CPU: wrote FSR=0x346, FAR=0x5005cfcc to MMU through DCACHEInfo:MMU: updated fsr=0x346, far=0x5005cfcc
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 

MMU :mae:   sent response to ICACHE mae=0x1, addr=0x50022ad0, data=0x0, cacheable=0x0, fsr=0x346DemuxMMUtoCaches: mae = 1 -> 1.

ICACHE: trapped: mae=0x1, instr_pair=0x0, mmu_fsr =0x346
CPU: wrote FSR=0x346, FAR=0x50022ad0 to MMU through DCACHEInfo:MMU: updated fsr=0x346, far=0x50022ad0
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
Info:MMU: updated fsr=0x38a, far=0x5007d514

MMU :mae:  sent response to DCACHE mae=0x81, addr=0x5007d514, data=0x0, cacheable=0x0DemuxMMUtoCaches: mae = 1 -> 1.
Info:Dcache has moved to trapped state
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
Info:MMU: updated fsr=0x38a, far=0xd0f64

MMU :mae:  sent response to DCACHE mae=0x81, addr=0xd0f64, data=0x0, cacheable=0x0DemuxMMUtoCaches: mae = 1 -> 1.
Info:Dcache has moved to trapped state
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
Info:MMU: updated fsr=0x38a, far=0xcd804

MMU :mae:  sent response to DCACHE mae=0x81, addr=0xcd804, data=0x0, cacheable=0x0DemuxMMUtoCaches: mae = 1 -> 1.
Info:Dcache has moved to trapped state
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 

MMU :mae:   sent response to ICACHE mae=0x1, addr=0x3fe34, data=0x0, cacheable=0x0, fsr=0x346DemuxMMUtoCaches: mae = 1 -> 1.

ICACHE: trapped: mae=0x1, instr_pair=0x0, mmu_fsr =0x346
CPU: wrote FSR=0x346, FAR=0x3fe34 to MMU through DCACHEInfo:MMU: updated fsr=0x346, far=0x3fe34
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
Info:MMU: updated fsr=0x306, far=0xa19a8

MMU :mae:  sent response to DCACHE mae=0x81, addr=0xa19a8, data=0x0, cacheable=0x0DemuxMMUtoCaches: mae = 1 -> 1.
Info:Dcache has moved to trapped state
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 

MMU :mae:   sent response to ICACHE mae=0x1, addr=0x96b74, data=0x0, cacheable=0x0, fsr=0x346DemuxMMUtoCaches: mae = 1 -> 1.

ICACHE: trapped: mae=0x1, instr_pair=0x0, mmu_fsr =0x346
CPU: wrote FSR=0x346, FAR=0x96b74 to MMU through DCACHEInfo:MMU: updated fsr=0x346, far=0x96b74
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 

MMU :mae:   sent response to ICACHE mae=0x1, addr=0x5004fdac, data=0x0, cacheable=0x0, fsr=0x346DemuxMMUtoCaches: mae = 1 -> 1.

ICACHE: trapped: mae=0x1, instr_pair=0x0, mmu_fsr =0x346
CPU: wrote FSR=0x346, FAR=0x5004fdac to MMU through DCACHEInfo:MMU: updated fsr=0x346, far=0x5004fdac
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
Info:MMU: updated fsr=0x38a, far=0xd21a4

MMU :mae:  sent response to DCACHE mae=0x81, addr=0xd21a4, data=0x0, cacheable=0x0DemuxMMUtoCaches: mae = 1 -> 1.
Info:Dcache has moved to trapped state
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
Info:MMU: updated fsr=0x306, far=0xbb038

MMU :mae:  sent response to DCACHE mae=0x81, addr=0xbb038, data=0x0, cacheable=0x0DemuxMMUtoCaches: mae = 1 -> 1.
Info:Dcache has moved to trapped state
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
Info:MMU: updated fsr=0x38a, far=0xd1fe4

MMU :mae:  sent response to DCACHE mae=0x81, addr=0xd1fe4, data=0x0, cacheable=0x0DemuxMMUtoCaches: mae = 1 -> 1.
Info:Dcache has moved to trapped state
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 

MMU :mae:   sent response to ICACHE mae=0x1, addr=0x50030920, data=0x0, cacheable=0x0, fsr=0x346DemuxMMUtoCaches: mae = 1 -> 1.

ICACHE: trapped: mae=0x1, instr_pair=0x0, mmu_fsr =0x346
CPU: wrote FSR=0x346, FAR=0x50030920 to MMU through DCACHEInfo:MMU: updated fsr=0x346, far=0x50030920
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 

MMU :mae:   sent response to ICACHE mae=0x1, addr=0x14d08, data=0x0, cacheable=0x0, fsr=0x346DemuxMMUtoCaches: mae = 1 -> 1.

ICACHE: trapped: mae=0x1, instr_pair=0x0, mmu_fsr =0x346
CPU: wrote FSR=0x346, FAR=0x14d08 to MMU through DCACHEInfo:MMU: updated fsr=0x346, far=0x14d08
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
------ Mmu context-register = 1a --------------
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
Info:MMU: updated fsr=0x1a6, far=0xcd81d

MMU :mae:  sent response to DCACHE mae=0x81, addr=0xcd81d, data=0x0, cacheable=0x0DemuxMMUtoCaches: mae = 1 -> 1.
Info:Dcache has moved to trapped state
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
Info:MMU: updated fsr=0x1a6, far=0x50018008

MMU :mae:  sent response to DCACHE mae=0x81, addr=0x50018008, data=0x0, cacheable=0x0DemuxMMUtoCaches: mae = 1 -> 1.
Info:Dcache has moved to trapped state
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 

MMU :mae:   sent response to ICACHE mae=0x1, addr=0x50000ec0, data=0x0, cacheable=0x0, fsr=0x346DemuxMMUtoCaches: mae = 1 -> 1.

ICACHE: trapped: mae=0x1, instr_pair=0x0, mmu_fsr =0x346
CPU: wrote FSR=0x346, FAR=0x50000ec0 to MMU through DCACHEInfo:MMU: updated fsr=0x346, far=0x50000ec0
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
Info:MMU: updated fsr=0x306, far=0x50017f74

MMU :mae:  sent response to DCACHE mae=0x81, addr=0x50017f74, data=0x0, cacheable=0x0DemuxMMUtoCaches: mae = 1 -> 1.
Info:Dcache has moved to trapped state
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
Info:MMU: updated fsr=0x38a, far=0x50017ee0

MMU :mae:  sent response to DCACHE mae=0x81, addr=0x50017ee0, data=0x0, cacheable=0x0DemuxMMUtoCaches: mae = 1 -> 1.
Info:Dcache has moved to trapped state
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
Info:MMU: updated fsr=0x306, far=0x10034

MMU :mae:  sent response to DCACHE mae=0x81, addr=0x10034, data=0x0, cacheable=0x0DemuxMMUtoCaches: mae = 1 -> 1.
Info:Dcache has moved to trapped state
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
Info:MMU: updated fsr=0x386, far=0x50007000

MMU :mae:  sent response to DCACHE mae=0x81, addr=0x50007000, data=0x0, cacheable=0x0DemuxMMUtoCaches: mae = 1 -> 1.
Info:Dcache has moved to trapped state
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
Info:MMU: updated fsr=0x306, far=0xcc7e0

MMU :mae:  sent response to DCACHE mae=0x81, addr=0xcc7e0, data=0x0, cacheable=0x0DemuxMMUtoCaches: mae = 1 -> 1.
Info:Dcache has moved to trapped state
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
Info:MMU: updated fsr=0x38a, far=0xcc824

MMU :mae:  sent response to DCACHE mae=0x81, addr=0xcc824, data=0x0, cacheable=0x0DemuxMMUtoCaches: mae = 1 -> 1.
Info:Dcache has moved to trapped state
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
Info:MMU: updated fsr=0x3a6, far=0x50008000

MMU :mae:  sent response to DCACHE mae=0x81, addr=0x50008000, data=0x0, cacheable=0x0DemuxMMUtoCaches: mae = 1 -> 1.
Info:Dcache has moved to trapped state
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
Info:MMU: updated fsr=0x386, far=0x500794b0

MMU :mae:  sent response to DCACHE mae=0x81, addr=0x500794b0, data=0x0, cacheable=0x0DemuxMMUtoCaches: mae = 1 -> 1.
Info:Dcache has moved to trapped state
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
Info:MMU: updated fsr=0x306, far=0x50078dd8

MMU :mae:  sent response to DCACHE mae=0x81, addr=0x50078dd8, data=0x0, cacheable=0x0DemuxMMUtoCaches: mae = 1 -> 1.
Info:Dcache has moved to trapped state
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
Info:MMU: updated fsr=0x306, far=0x50019154

MMU :mae:  sent response to DCACHE mae=0x81, addr=0x50019154, data=0x0, cacheable=0x0DemuxMMUtoCaches: mae = 1 -> 1.
Info:Dcache has moved to trapped state
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
Info:MMU: updated fsr=0x386, far=0x50008690

MMU :mae:  sent response to DCACHE mae=0x81, addr=0x50008690, data=0x0, cacheable=0x0DemuxMMUtoCaches: mae = 1 -> 1.
Info:Dcache has moved to trapped state
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
Info:MMU: updated fsr=0x38a, far=0x50078cfc

MMU :mae:  sent response to DCACHE mae=0x81, addr=0x50078cfc, data=0x0, cacheable=0x0DemuxMMUtoCaches: mae = 1 -> 1.
Info:Dcache has moved to trapped state
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
Info:MMU: updated fsr=0x306, far=0x5007d8a8

MMU :mae:  sent response to DCACHE mae=0x81, addr=0x5007d8a8, data=0x0, cacheable=0x0DemuxMMUtoCaches: mae = 1 -> 1.
Info:Dcache has moved to trapped state
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 

MMU :mae:   sent response to ICACHE mae=0x1, addr=0x5006471c, data=0x0, cacheable=0x0, fsr=0x346DemuxMMUtoCaches: mae = 1 -> 1.

ICACHE: trapped: mae=0x1, instr_pair=0x0, mmu_fsr =0x346
CPU: wrote FSR=0x346, FAR=0x5006471c to MMU through DCACHEInfo:MMU: updated fsr=0x346, far=0x5006471c
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
Info:MMU: updated fsr=0x38a, far=0x5007d43c

MMU :mae:  sent response to DCACHE mae=0x81, addr=0x5007d43c, data=0x0, cacheable=0x0DemuxMMUtoCaches: mae = 1 -> 1.
Info:Dcache has moved to trapped state
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 

MMU :mae:   sent response to ICACHE mae=0x1, addr=0x50049cdc, data=0x0, cacheable=0x0, fsr=0x346DemuxMMUtoCaches: mae = 1 -> 1.

ICACHE: trapped: mae=0x1, instr_pair=0x0, mmu_fsr =0x346
CPU: wrote FSR=0x346, FAR=0x50049cdc to MMU through DCACHEInfo:MMU: updated fsr=0x346, far=0x50049cdc
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 

MMU :mae:   sent response to ICACHE mae=0x1, addr=0x50052f4c, data=0x0, cacheable=0x0, fsr=0x346DemuxMMUtoCaches: mae = 1 -> 1.

ICACHE: trapped: mae=0x1, instr_pair=0x0, mmu_fsr =0x346
CPU: wrote FSR=0x346, FAR=0x50052f4c to MMU through DCACHEInfo:MMU: updated fsr=0x346, far=0x50052f4c
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 

MMU :mae:   sent response to ICACHE mae=0x1, addr=0x5002de00, data=0x0, cacheable=0x0, fsr=0x346DemuxMMUtoCaches: mae = 1 -> 1.

ICACHE: trapped: mae=0x1, instr_pair=0x0, mmu_fsr =0x346
CPU: wrote FSR=0x346, FAR=0x5002de00 to MMU through DCACHEInfo:MMU: updated fsr=0x346, far=0x5002de00
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 

MMU :mae:   sent response to ICACHE mae=0x1, addr=0x500362f8, data=0x0, cacheable=0x0, fsr=0x346DemuxMMUtoCaches: mae = 1 -> 1.

ICACHE: trapped: mae=0x1, instr_pair=0x0, mmu_fsr =0x346
CPU: wrote FSR=0x346, FAR=0x500362f8 to MMU through DCACHEInfo:MMU: updated fsr=0x346, far=0x500362f8
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
Info:MMU: updated fsr=0x386, far=0xceab8

MMU :mae:  sent response to DCACHE mae=0x81, addr=0xceab8, data=0x0, cacheable=0x0DemuxMMUtoCaches: mae = 1 -> 1.
Info:Dcache has moved to trapped state
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
Info:MMU: updated fsr=0x306, far=0xac06a

MMU :mae:  sent response to DCACHE mae=0x81, addr=0xac06a, data=0x0, cacheable=0x0DemuxMMUtoCaches: mae = 1 -> 1.
Info:Dcache has moved to trapped state
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
Info:MMU: updated fsr=0x306, far=0x9a730

MMU :mae:  sent response to DCACHE mae=0x81, addr=0x9a730, data=0x0, cacheable=0x0DemuxMMUtoCaches: mae = 1 -> 1.
Info:Dcache has moved to trapped state
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 

MMU :mae:   sent response to ICACHE mae=0x1, addr=0x6ab7c, data=0x0, cacheable=0x0, fsr=0x346DemuxMMUtoCaches: mae = 1 -> 1.

ICACHE: trapped: mae=0x1, instr_pair=0x0, mmu_fsr =0x346
CPU: wrote FSR=0x346, FAR=0x6ab7c to MMU through DCACHEInfo:MMU: updated fsr=0x346, far=0x6ab7c
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 

MMU :mae:   sent response to ICACHE mae=0x1, addr=0x8d34c, data=0x0, cacheable=0x0, fsr=0x346DemuxMMUtoCaches: mae = 1 -> 1.

ICACHE: trapped: mae=0x1, instr_pair=0x0, mmu_fsr =0x346
CPU: wrote FSR=0x346, FAR=0x8d34c to MMU through DCACHEInfo:MMU: updated fsr=0x346, far=0x8d34c
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
Info:MMU: updated fsr=0x386, far=0x5007cdbc

MMU :mae:  sent response to DCACHE mae=0x81, addr=0x5007cdbc, data=0x0, cacheable=0x0DemuxMMUtoCaches: mae = 1 -> 1.
Info:Dcache has moved to trapped state
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
Info:MMU: updated fsr=0x386, far=0xcf004

MMU :mae:  sent response to DCACHE mae=0x81, addr=0xcf004, data=0x0, cacheable=0x0DemuxMMUtoCaches: mae = 1 -> 1.
Info:Dcache has moved to trapped state
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
Info:MMU: updated fsr=0x386, far=0xd0054

MMU :mae:  sent response to DCACHE mae=0x81, addr=0xd0054, data=0x0, cacheable=0x0DemuxMMUtoCaches: mae = 1 -> 1.
Info:Dcache has moved to trapped state
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
Info:MMU: updated fsr=0x306, far=0x5007a620

MMU :mae:  sent response to DCACHE mae=0x81, addr=0x5007a620, data=0x0, cacheable=0x0DemuxMMUtoCaches: mae = 1 -> 1.
Info:Dcache has moved to trapped state
Info:MMU: updated fsr=0x38a, far=0x5007a618

MMU :mae:  sent response to DCACHE mae=0x81, addr=0x5007a618, data=0x0, cacheable=0x0DemuxMMUtoCaches: mae = 1 -> 1.
Info:Dcache has moved to trapped state
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
Info:MMU: updated fsr=0x386, far=0x5007b630

MMU :mae:  sent response to DCACHE mae=0x81, addr=0x5007b630, data=0x0, cacheable=0x0DemuxMMUtoCaches: mae = 1 -> 1.
Info:Dcache has moved to trapped state
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
------ Mmu context-register = 18 --------------
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
------ Mmu context-register = 1a --------------
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
------ Mmu context-register = 18 --------------
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
------ Mmu context-register = 18 --------------
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
Info:MMU: updated fsr=0x38a, far=0xd0fe0

MMU :mae:  sent response to DCACHE mae=0x81, addr=0xd0fe0, data=0x0, cacheable=0x0DemuxMMUtoCaches: mae = 1 -> 1.
Info:Dcache has moved to trapped state
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
Info:MMU: updated fsr=0x38a, far=0xceadc

MMU :mae:  sent response to DCACHE mae=0x81, addr=0xceadc, data=0x0, cacheable=0x0DemuxMMUtoCaches: mae = 1 -> 1.
Info:Dcache has moved to trapped state
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
Info:MMU: updated fsr=0x38a, far=0x500792c8

MMU :mae:  sent response to DCACHE mae=0x81, addr=0x500792c8, data=0x0, cacheable=0x0DemuxMMUtoCaches: mae = 1 -> 1.
Info:Dcache has moved to trapped state
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
Info:MMU: updated fsr=0x38a, far=0xefc8b064

MMU :mae:  sent response to DCACHE mae=0x81, addr=0xefc8b064, data=0x0, cacheable=0x0DemuxMMUtoCaches: mae = 1 -> 1.
Info:Dcache has moved to trapped state
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
Info:MMU: updated fsr=0x38a, far=0x500086fc

MMU :mae:  sent response to DCACHE mae=0x81, addr=0x500086fc, data=0x0, cacheable=0x0DemuxMMUtoCaches: mae = 1 -> 1.
Info:Dcache has moved to trapped state
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
Info:MMU: updated fsr=0x38a, far=0x5007a628

MMU :mae:  sent response to DCACHE mae=0x81, addr=0x5007a628, data=0x0, cacheable=0x0DemuxMMUtoCaches: mae = 1 -> 1.
Info:Dcache has moved to trapped state
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
Info:MMU: updated fsr=0x38a, far=0xd21a4

MMU :mae:  sent response to DCACHE mae=0x81, addr=0xd21a4, data=0x0, cacheable=0x0DemuxMMUtoCaches: mae = 1 -> 1.
Info:Dcache has moved to trapped state
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
Info:MMU: updated fsr=0x38a, far=0xcd960

MMU :mae:  sent response to DCACHE mae=0x81, addr=0xcd960, data=0x0, cacheable=0x0DemuxMMUtoCaches: mae = 1 -> 1.
Info:Dcache has moved to trapped state
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
Info:MMU: updated fsr=0x3aa, far=0xefc8acb8
Info:MMU: updated fsr=0x3ab, far=0xefc8acbc
Info:MMU: updated fsr=0x3ab, far=0xefc8acc0
Info:MMU: updated fsr=0x3ab, far=0xefc8acc4
Info:MMU: updated fsr=0x3ab, far=0xefc8acc8
Info:MMU: updated fsr=0x3ab, far=0xefc8accc
Info:MMU: updated fsr=0x3ab, far=0xefc8acd0
Info:MMU: updated fsr=0x3ab, far=0xefc8acd4
Info:MMU: updated fsr=0x3ab, far=0xefc8acd8
Info:MMU: updated fsr=0x3ab, far=0xefc8acdc
Info:MMU: updated fsr=0x3ab, far=0xefc8ace0
Info:MMU: updated fsr=0x3ab, far=0xefc8ace4
Info:MMU: updated fsr=0x3ab, far=0xefc8ace8
Info:MMU: updated fsr=0x3ab, far=0xefc8acec
Info:MMU: updated fsr=0x3ab, far=0xefc8acf0
Info:MMU: updated fsr=0x3ab, far=0xefc8acf4
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
------ Mmu context-register = 1b --------------
Info:MMU: updated fsr=0x3aa, far=0x500086f8

MMU :mae:  sent response to DCACHE mae=0x81, addr=0x500086f8, data=0x0, cacheable=0x0DemuxMMUtoCaches: mae = 1 -> 1.
Info:Dcache has moved to trapped state
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 

MMU :mae:   sent response to ICACHE mae=0x1, addr=0x50062cc0, data=0x0, cacheable=0x0, fsr=0x346DemuxMMUtoCaches: mae = 1 -> 1.

ICACHE: trapped: mae=0x1, instr_pair=0x0, mmu_fsr =0x346
CPU: wrote FSR=0x346, FAR=0x50062cc0 to MMU through DCACHEInfo:MMU: updated fsr=0x346, far=0x50062cc0
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
Info:MMU: updated fsr=0x3aa, far=0xefc8ac58
Info:MMU: updated fsr=0x3ab, far=0xefc8ac5c
Info:MMU: updated fsr=0x3ab, far=0xefc8ac60
Info:MMU: updated fsr=0x3ab, far=0xefc8ac64
Info:MMU: updated fsr=0x3ab, far=0xefc8ac68
Info:MMU: updated fsr=0x3ab, far=0xefc8ac6c
Info:MMU: updated fsr=0x3ab, far=0xefc8ac70
Info:MMU: updated fsr=0x3ab, far=0xefc8ac74
Info:MMU: updated fsr=0x3ab, far=0xefc8ac78
Info:MMU: updated fsr=0x3ab, far=0xefc8ac7c
Info:MMU: updated fsr=0x3ab, far=0xefc8ac80
Info:MMU: updated fsr=0x3ab, far=0xefc8ac84
Info:MMU: updated fsr=0x3ab, far=0xefc8ac88
Info:MMU: updated fsr=0x3ab, far=0xefc8ac8c
Info:MMU: updated fsr=0x3ab, far=0xefc8ac90
Info:MMU: updated fsr=0x3ab, far=0xefc8ac94
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
Info:MMU: updated fsr=0x3aa, far=0xefc8ac58

MMU :mae:  sent response to DCACHE mae=0x81, addr=0xefc8ac58, data=0x0, cacheable=0x0DemuxMMUtoCaches: mae = 1 -> 1.
Info:Dcache has moved to trapped state
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
Info:MMU: updated fsr=0x38a, far=0x500792bc

MMU :mae:  sent response to DCACHE mae=0x81, addr=0x500792bc, data=0x0, cacheable=0x0DemuxMMUtoCaches: mae = 1 -> 1.
Info:Dcache has moved to trapped state
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
------ Mmu context-register = 18 --------------
Info:MMU: updated fsr=0x3aa, far=0xefc8acb8

MMU :mae:  sent response to DCACHE mae=0x81, addr=0xefc8acb8, data=0x0, cacheable=0x0DemuxMMUtoCaches: mae = 1 -> 1.
Info:Dcache has moved to trapped state
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
Info:MMU: updated fsr=0x38a, far=0xd1fd4

MMU :mae:  sent response to DCACHE mae=0x81, addr=0xd1fd4, data=0x0, cacheable=0x0DemuxMMUtoCaches: mae = 1 -> 1.
Info:Dcache has moved to trapped state
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
Info:MMU: updated fsr=0x38a, far=0x5007d518

MMU :mae:  sent response to DCACHE mae=0x81, addr=0x5007d518, data=0x0, cacheable=0x0DemuxMMUtoCaches: mae = 1 -> 1.
Info:Dcache has moved to trapped state
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
------ Mmu context-register = 1b --------------
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
Info:MMU: updated fsr=0x38a, far=0x5007a624

MMU :mae:  sent response to DCACHE mae=0x81, addr=0x5007a624, data=0x0, cacheable=0x0DemuxMMUtoCaches: mae = 1 -> 1.
Info:Dcache has moved to trapped state
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
Info:MMU: updated fsr=0x386, far=0x5007ceec

MMU :mae:  sent response to DCACHE mae=0x81, addr=0x5007ceec, data=0x0, cacheable=0x0DemuxMMUtoCaches: mae = 1 -> 1.
Info:Dcache has moved to trapped state
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 

MMU :mae:   sent response to ICACHE mae=0x1, addr=0x437a8, data=0x0, cacheable=0x0, fsr=0x346DemuxMMUtoCaches: mae = 1 -> 1.

ICACHE: trapped: mae=0x1, instr_pair=0x0, mmu_fsr =0x346
CPU: wrote FSR=0x346, FAR=0x437a8 to MMU through DCACHEInfo:MMU: updated fsr=0x346, far=0x437a8
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
Info:MMU: updated fsr=0x38a, far=0xcf1d4

MMU :mae:  sent response to DCACHE mae=0x81, addr=0xcf1d4, data=0x0, cacheable=0x0DemuxMMUtoCaches: mae = 1 -> 1.
Info:Dcache has moved to trapped state
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 

MMU :mae:   sent response to ICACHE mae=0x1, addr=0x5005cfcc, data=0x0, cacheable=0x0, fsr=0x346DemuxMMUtoCaches: mae = 1 -> 1.

ICACHE: trapped: mae=0x1, instr_pair=0x0, mmu_fsr =0x346
CPU: wrote FSR=0x346, FAR=0x5005cfcc to MMU through DCACHEInfo:MMU: updated fsr=0x346, far=0x5005cfcc
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
------ Mmu context-register = 18 --------------
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
Info:MMU: updated fsr=0x38a, far=0xcf1fc

MMU :mae:  sent response to DCACHE mae=0x81, addr=0xcf1fc, data=0x0, cacheable=0x0DemuxMMUtoCaches: mae = 1 -> 1.
Info:Dcache has moved to trapped state
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
------ Mmu context-register = 1b --------------
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 

MMU :mae:   sent response to ICACHE mae=0x1, addr=0x50022ad0, data=0x0, cacheable=0x0, fsr=0x346DemuxMMUtoCaches: mae = 1 -> 1.

ICACHE: trapped: mae=0x1, instr_pair=0x0, mmu_fsr =0x346
CPU: wrote FSR=0x346, FAR=0x50022ad0 to MMU through DCACHEInfo:MMU: updated fsr=0x346, far=0x50022ad0
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
Info:MMU: updated fsr=0x38a, far=0x5007d514

MMU :mae:  sent response to DCACHE mae=0x81, addr=0x5007d514, data=0x0, cacheable=0x0DemuxMMUtoCaches: mae = 1 -> 1.
Info:Dcache has moved to trapped state
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
Info:MMU: updated fsr=0x38a, far=0xd0f64

MMU :mae:  sent response to DCACHE mae=0x81, addr=0xd0f64, data=0x0, cacheable=0x0DemuxMMUtoCaches: mae = 1 -> 1.
Info:Dcache has moved to trapped state
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
Info:MMU: updated fsr=0x38a, far=0xd1584

MMU :mae:  sent response to DCACHE mae=0x81, addr=0xd1584, data=0x0, cacheable=0x0DemuxMMUtoCaches: mae = 1 -> 1.
Info:Dcache has moved to trapped state
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
Info:MMU: updated fsr=0x38a, far=0xcd804

MMU :mae:  sent response to DCACHE mae=0x81, addr=0xcd804, data=0x0, cacheable=0x0DemuxMMUtoCaches: mae = 1 -> 1.
Info:Dcache has moved to trapped state
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 

MMU :mae:   sent response to ICACHE mae=0x1, addr=0x3fe34, data=0x0, cacheable=0x0, fsr=0x346DemuxMMUtoCaches: mae = 1 -> 1.

ICACHE: trapped: mae=0x1, instr_pair=0x0, mmu_fsr =0x346
CPU: wrote FSR=0x346, FAR=0x3fe34 to MMU through DCACHEInfo:MMU: updated fsr=0x346, far=0x3fe34
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
Info:MMU: updated fsr=0x306, far=0xa19a8

MMU :mae:  sent response to DCACHE mae=0x81, addr=0xa19a8, data=0x0, cacheable=0x0DemuxMMUtoCaches: mae = 1 -> 1.
Info:Dcache has moved to trapped state
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 

MMU :mae:   sent response to ICACHE mae=0x1, addr=0x96b74, data=0x0, cacheable=0x0, fsr=0x346DemuxMMUtoCaches: mae = 1 -> 1.

ICACHE: trapped: mae=0x1, instr_pair=0x0, mmu_fsr =0x346
CPU: wrote FSR=0x346, FAR=0x96b74 to MMU through DCACHEInfo:MMU: updated fsr=0x346, far=0x96b74
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 

MMU :mae:   sent response to ICACHE mae=0x1, addr=0x5004fdac, data=0x0, cacheable=0x0, fsr=0x346DemuxMMUtoCaches: mae = 1 -> 1.

ICACHE: trapped: mae=0x1, instr_pair=0x0, mmu_fsr =0x346
CPU: wrote FSR=0x346, FAR=0x5004fdac to MMU through DCACHEInfo:MMU: updated fsr=0x346, far=0x5004fdac
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
Info:MMU: updated fsr=0x38a, far=0xd21a4

MMU :mae:  sent response to DCACHE mae=0x81, addr=0xd21a4, data=0x0, cacheable=0x0DemuxMMUtoCaches: mae = 1 -> 1.
Info:Dcache has moved to trapped state
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
Info:MMU: updated fsr=0x306, far=0xbb038

MMU :mae:  sent response to DCACHE mae=0x81, addr=0xbb038, data=0x0, cacheable=0x0DemuxMMUtoCaches: mae = 1 -> 1.
Info:Dcache has moved to trapped state
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 

MMU :mae:   sent response to ICACHE mae=0x1, addr=0x50030920, data=0x0, cacheable=0x0, fsr=0x346DemuxMMUtoCaches: mae = 1 -> 1.

ICACHE: trapped: mae=0x1, instr_pair=0x0, mmu_fsr =0x346
CPU: wrote FSR=0x346, FAR=0x50030920 to MMU through DCACHEInfo:MMU: updated fsr=0x346, far=0x50030920
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 

MMU :mae:   sent response to ICACHE mae=0x1, addr=0x14d08, data=0x0, cacheable=0x0, fsr=0x346DemuxMMUtoCaches: mae = 1 -> 1.

ICACHE: trapped: mae=0x1, instr_pair=0x0, mmu_fsr =0x346
CPU: wrote FSR=0x346, FAR=0x14d08 to MMU through DCACHEInfo:MMU: updated fsr=0x346, far=0x14d08
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
------ Mmu context-register = 1c --------------
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
Info:MMU: updated fsr=0x1a6, far=0xcd81d

MMU :mae:  sent response to DCACHE mae=0x81, addr=0xcd81d, data=0x0, cacheable=0x0DemuxMMUtoCaches: mae = 1 -> 1.
Info:Dcache has moved to trapped state
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
Info:MMU: updated fsr=0x1a6, far=0x50018008

MMU :mae:  sent response to DCACHE mae=0x81, addr=0x50018008, data=0x0, cacheable=0x0DemuxMMUtoCaches: mae = 1 -> 1.
Info:Dcache has moved to trapped state
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 

MMU :mae:   sent response to ICACHE mae=0x1, addr=0x50000ec0, data=0x0, cacheable=0x0, fsr=0x346DemuxMMUtoCaches: mae = 1 -> 1.

ICACHE: trapped: mae=0x1, instr_pair=0x0, mmu_fsr =0x346
CPU: wrote FSR=0x346, FAR=0x50000ec0 to MMU through DCACHEInfo:MMU: updated fsr=0x346, far=0x50000ec0
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
Info:MMU: updated fsr=0x306, far=0x50017f74

MMU :mae:  sent response to DCACHE mae=0x81, addr=0x50017f74, data=0x0, cacheable=0x0DemuxMMUtoCaches: mae = 1 -> 1.
Info:Dcache has moved to trapped state
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
Info:MMU: updated fsr=0x38a, far=0x50017ee0

MMU :mae:  sent response to DCACHE mae=0x81, addr=0x50017ee0, data=0x0, cacheable=0x0DemuxMMUtoCaches: mae = 1 -> 1.
Info:Dcache has moved to trapped state
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
Info:MMU: updated fsr=0x306, far=0x10034

MMU :mae:  sent response to DCACHE mae=0x81, addr=0x10034, data=0x0, cacheable=0x0DemuxMMUtoCaches: mae = 1 -> 1.
Info:Dcache has moved to trapped state
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
Info:MMU: updated fsr=0x386, far=0x50007000

MMU :mae:  sent response to DCACHE mae=0x81, addr=0x50007000, data=0x0, cacheable=0x0DemuxMMUtoCaches: mae = 1 -> 1.
Info:Dcache has moved to trapped state
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
Info:MMU: updated fsr=0x306, far=0xcc7e0

MMU :mae:  sent response to DCACHE mae=0x81, addr=0xcc7e0, data=0x0, cacheable=0x0DemuxMMUtoCaches: mae = 1 -> 1.
Info:Dcache has moved to trapped state
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
Info:MMU: updated fsr=0x38a, far=0xcc824
DemuxMMUtoCaches: mae = 1 -> 1.
Info:Dcache has moved to trapped state

MMU :mae:  sent response to DCACHE mae=0x81, addr=0xcc824, data=0x0, cacheable=0x0----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
Info:MMU: updated fsr=0x3a6, far=0x50008000

MMU :mae:  sent response to DCACHE mae=0x81, addr=0x50008000, data=0x0, cacheable=0x0DemuxMMUtoCaches: mae = 1 -> 1.
Info:Dcache has moved to trapped state
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
Info:MMU: updated fsr=0x386, far=0x500794b0

MMU :mae:  sent response to DCACHE mae=0x81, addr=0x500794b0, data=0x0, cacheable=0x0DemuxMMUtoCaches: mae = 1 -> 1.
Info:Dcache has moved to trapped state
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
Info:MMU: updated fsr=0x306, far=0x50078dd8

MMU :mae:  sent response to DCACHE mae=0x81, addr=0x50078dd8, data=0x0, cacheable=0x0DemuxMMUtoCaches: mae = 1 -> 1.
Info:Dcache has moved to trapped state
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
Info:MMU: updated fsr=0x306, far=0x50019154

MMU :mae:  sent response to DCACHE mae=0x81, addr=0x50019154, data=0x0, cacheable=0x0DemuxMMUtoCaches: mae = 1 -> 1.
Info:Dcache has moved to trapped state
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
Info:MMU: updated fsr=0x386, far=0x50008690

MMU :mae:  sent response to DCACHE mae=0x81, addr=0x50008690, data=0x0, cacheable=0x0DemuxMMUtoCaches: mae = 1 -> 1.
Info:Dcache has moved to trapped state
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
Info:MMU: updated fsr=0x38a, far=0x50078cfc

MMU :mae:  sent response to DCACHE mae=0x81, addr=0x50078cfc, data=0x0, cacheable=0x0DemuxMMUtoCaches: mae = 1 -> 1.
Info:Dcache has moved to trapped state
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
Info:MMU: updated fsr=0x306, far=0x5007d8a8

MMU :mae:  sent response to DCACHE mae=0x81, addr=0x5007d8a8, data=0x0, cacheable=0x0DemuxMMUtoCaches: mae = 1 -> 1.
Info:Dcache has moved to trapped state
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 

MMU :mae:   sent response to ICACHE mae=0x1, addr=0x5006471c, data=0x0, cacheable=0x0, fsr=0x346DemuxMMUtoCaches: mae = 1 -> 1.

ICACHE: trapped: mae=0x1, instr_pair=0x0, mmu_fsr =0x346
CPU: wrote FSR=0x346, FAR=0x5006471c to MMU through DCACHEInfo:MMU: updated fsr=0x346, far=0x5006471c
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
Info:MMU: updated fsr=0x38a, far=0x5007d43c

MMU :mae:  sent response to DCACHE mae=0x81, addr=0x5007d43c, data=0x0, cacheable=0x0DemuxMMUtoCaches: mae = 1 -> 1.
Info:Dcache has moved to trapped state
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 

MMU :mae:   sent response to ICACHE mae=0x1, addr=0x50049cdc, data=0x0, cacheable=0x0, fsr=0x346DemuxMMUtoCaches: mae = 1 -> 1.

ICACHE: trapped: mae=0x1, instr_pair=0x0, mmu_fsr =0x346
CPU: wrote FSR=0x346, FAR=0x50049cdc to MMU through DCACHEInfo:MMU: updated fsr=0x346, far=0x50049cdc
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 

MMU :mae:   sent response to ICACHE mae=0x1, addr=0x50052f4c, data=0x0, cacheable=0x0, fsr=0x346DemuxMMUtoCaches: mae = 1 -> 1.

ICACHE: trapped: mae=0x1, instr_pair=0x0, mmu_fsr =0x346
CPU: wrote FSR=0x346, FAR=0x50052f4c to MMU through DCACHEInfo:MMU: updated fsr=0x346, far=0x50052f4c
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 

MMU :mae:   sent response to ICACHE mae=0x1, addr=0x5002de00, data=0x0, cacheable=0x0, fsr=0x346DemuxMMUtoCaches: mae = 1 -> 1.

ICACHE: trapped: mae=0x1, instr_pair=0x0, mmu_fsr =0x346
CPU: wrote FSR=0x346, FAR=0x5002de00 to MMU through DCACHEInfo:MMU: updated fsr=0x346, far=0x5002de00
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 

MMU :mae:   sent response to ICACHE mae=0x1, addr=0x500362f8, data=0x0, cacheable=0x0, fsr=0x346DemuxMMUtoCaches: mae = 1 -> 1.

ICACHE: trapped: mae=0x1, instr_pair=0x0, mmu_fsr =0x346
CPU: wrote FSR=0x346, FAR=0x500362f8 to MMU through DCACHEInfo:MMU: updated fsr=0x346, far=0x500362f8
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
Info:MMU: updated fsr=0x386, far=0xceab8

MMU :mae:  sent response to DCACHE mae=0x81, addr=0xceab8, data=0x0, cacheable=0x0DemuxMMUtoCaches: mae = 1 -> 1.
Info:Dcache has moved to trapped state
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
Info:MMU: updated fsr=0x306, far=0xac06a

MMU :mae:  sent response to DCACHE mae=0x81, addr=0xac06a, data=0x0, cacheable=0x0DemuxMMUtoCaches: mae = 1 -> 1.
Info:Dcache has moved to trapped state
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
Info:MMU: updated fsr=0x306, far=0x9a730

MMU :mae:  sent response to DCACHE mae=0x81, addr=0x9a730, data=0x0, cacheable=0x0DemuxMMUtoCaches: mae = 1 -> 1.
Info:Dcache has moved to trapped state
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 

MMU :mae:   sent response to ICACHE mae=0x1, addr=0x6ab7c, data=0x0, cacheable=0x0, fsr=0x346DemuxMMUtoCaches: mae = 1 -> 1.

ICACHE: trapped: mae=0x1, instr_pair=0x0, mmu_fsr =0x346
CPU: wrote FSR=0x346, FAR=0x6ab7c to MMU through DCACHEInfo:MMU: updated fsr=0x346, far=0x6ab7c
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 

MMU :mae:   sent response to ICACHE mae=0x1, addr=0x8d34c, data=0x0, cacheable=0x0, fsr=0x346DemuxMMUtoCaches: mae = 1 -> 1.

ICACHE: trapped: mae=0x1, instr_pair=0x0, mmu_fsr =0x346
CPU: wrote FSR=0x346, FAR=0x8d34c to MMU through DCACHEInfo:MMU: updated fsr=0x346, far=0x8d34c
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
Info:MMU: updated fsr=0x386, far=0x5007cdbc

MMU :mae:  sent response to DCACHE mae=0x81, addr=0x5007cdbc, data=0x0, cacheable=0x0DemuxMMUtoCaches: mae = 1 -> 1.
Info:Dcache has moved to trapped state
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
Info:MMU: updated fsr=0x386, far=0xcf004

MMU :mae:  sent response to DCACHE mae=0x81, addr=0xcf004, data=0x0, cacheable=0x0DemuxMMUtoCaches: mae = 1 -> 1.
Info:Dcache has moved to trapped state
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
Info:MMU: updated fsr=0x386, far=0xd0054

MMU :mae:  sent response to DCACHE mae=0x81, addr=0xd0054, data=0x0, cacheable=0x0DemuxMMUtoCaches: mae = 1 -> 1.
Info:Dcache has moved to trapped state
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
Info:MMU: updated fsr=0x306, far=0x5007a620
DemuxMMUtoCaches: mae = 1 -> 1.
Info:Dcache has moved to trapped state

MMU :mae:  sent response to DCACHE mae=0x81, addr=0x5007a620, data=0x0, cacheable=0x0Info:MMU: updated fsr=0x38a, far=0x5007a618

MMU :mae:  sent response to DCACHE mae=0x81, addr=0x5007a618, data=0x0, cacheable=0x0DemuxMMUtoCaches: mae = 1 -> 1.
Info:Dcache has moved to trapped state
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
Info:MMU: updated fsr=0x386, far=0x5007b630

MMU :mae:  sent response to DCACHE mae=0x81, addr=0x5007b630, data=0x0, cacheable=0x0DemuxMMUtoCaches: mae = 1 -> 1.
Info:Dcache has moved to trapped state
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
------ Mmu context-register = 18 --------------
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
------ Mmu context-register = 1c --------------
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
------ Mmu context-register = 18 --------------
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
------ Mmu context-register = 18 --------------
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
Info:MMU: updated fsr=0x38a, far=0xd0f74

MMU :mae:  sent response to DCACHE mae=0x81, addr=0xd0f74, data=0x0, cacheable=0x0DemuxMMUtoCaches: mae = 1 -> 1.
Info:Dcache has moved to trapped state
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
Info:MMU: updated fsr=0x38a, far=0x500792c8

MMU :mae:  sent response to DCACHE mae=0x81, addr=0x500792c8, data=0x0, cacheable=0x0DemuxMMUtoCaches: mae = 1 -> 1.
Info:Dcache has moved to trapped state
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
Info:MMU: updated fsr=0x38a, far=0xefc8b0f4

MMU :mae:  sent response to DCACHE mae=0x81, addr=0xefc8b0f4, data=0x0, cacheable=0x0DemuxMMUtoCaches: mae = 1 -> 1.
Info:Dcache has moved to trapped state
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
Info:MMU: updated fsr=0x38a, far=0x500086fc

MMU :mae:  sent response to DCACHE mae=0x81, addr=0x500086fc, data=0x0, cacheable=0x0DemuxMMUtoCaches: mae = 1 -> 1.
Info:Dcache has moved to trapped state
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
Info:MMU: updated fsr=0x38a, far=0x5007a628

MMU :mae:  sent response to DCACHE mae=0x81, addr=0x5007a628, data=0x0, cacheable=0x0DemuxMMUtoCaches: mae = 1 -> 1.
Info:Dcache has moved to trapped state
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
Info:MMU: updated fsr=0x38a, far=0xd21a4

MMU :mae:  sent response to DCACHE mae=0x81, addr=0xd21a4, data=0x0, cacheable=0x0DemuxMMUtoCaches: mae = 1 -> 1.
Info:Dcache has moved to trapped state
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
Info:MMU: updated fsr=0x3aa, far=0xefc8add8
Info:MMU: updated fsr=0x3ab, far=0xefc8addc
Info:MMU: updated fsr=0x3ab, far=0xefc8ade0
Info:MMU: updated fsr=0x3ab, far=0xefc8ade4
Info:MMU: updated fsr=0x3ab, far=0xefc8ade8
Info:MMU: updated fsr=0x3ab, far=0xefc8adec
Info:MMU: updated fsr=0x3ab, far=0xefc8adf0
Info:MMU: updated fsr=0x3ab, far=0xefc8adf4
Info:MMU: updated fsr=0x3ab, far=0xefc8adf8
Info:MMU: updated fsr=0x3ab, far=0xefc8adfc
Info:MMU: updated fsr=0x3ab, far=0xefc8ae00
Info:MMU: updated fsr=0x3ab, far=0xefc8ae04
Info:MMU: updated fsr=0x3ab, far=0xefc8ae08
Info:MMU: updated fsr=0x3ab, far=0xefc8ae0c
Info:MMU: updated fsr=0x3ab, far=0xefc8ae10
Info:MMU: updated fsr=0x3ab, far=0xefc8ae14
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
------ Mmu context-register = 1d --------------
Info:MMU: updated fsr=0x3aa, far=0x500086f8

MMU :mae:  sent response to DCACHE mae=0x81, addr=0x500086f8, data=0x0, cacheable=0x0DemuxMMUtoCaches: mae = 1 -> 1.
Info:Dcache has moved to trapped state
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 

MMU :mae:   sent response to ICACHE mae=0x1, addr=0x50062cc0, data=0x0, cacheable=0x0, fsr=0x346DemuxMMUtoCaches: mae = 1 -> 1.

ICACHE: trapped: mae=0x1, instr_pair=0x0, mmu_fsr =0x346
CPU: wrote FSR=0x346, FAR=0x50062cc0 to MMU through DCACHEInfo:MMU: updated fsr=0x346, far=0x50062cc0
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
Info:MMU: updated fsr=0x3aa, far=0xefc8ad78
Info:MMU: updated fsr=0x3ab, far=0xefc8ad7c
Info:MMU: updated fsr=0x3ab, far=0xefc8ad80
Info:MMU: updated fsr=0x3ab, far=0xefc8ad84
Info:MMU: updated fsr=0x3ab, far=0xefc8ad88
Info:MMU: updated fsr=0x3ab, far=0xefc8ad8c
Info:MMU: updated fsr=0x3ab, far=0xefc8ad90
Info:MMU: updated fsr=0x3ab, far=0xefc8ad94
Info:MMU: updated fsr=0x3ab, far=0xefc8ad98
Info:MMU: updated fsr=0x3ab, far=0xefc8ad9c
Info:MMU: updated fsr=0x3ab, far=0xefc8ada0
Info:MMU: updated fsr=0x3ab, far=0xefc8ada4
Info:MMU: updated fsr=0x3ab, far=0xefc8ada8
Info:MMU: updated fsr=0x3ab, far=0xefc8adac
Info:MMU: updated fsr=0x3ab, far=0xefc8adb0
Info:MMU: updated fsr=0x3ab, far=0xefc8adb4
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
Info:MMU: updated fsr=0x3aa, far=0xefc8ad78

MMU :mae:  sent response to DCACHE mae=0x81, addr=0xefc8ad78, data=0x0, cacheable=0x0DemuxMMUtoCaches: mae = 1 -> 1.
Info:Dcache has moved to trapped state
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
Info:MMU: updated fsr=0x38a, far=0x500792bc

MMU :mae:  sent response to DCACHE mae=0x81, addr=0x500792bc, data=0x0, cacheable=0x0DemuxMMUtoCaches: mae = 1 -> 1.
Info:Dcache has moved to trapped state
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
------ Mmu context-register = 18 --------------
Info:MMU: updated fsr=0x3aa, far=0xefc8add8

MMU :mae:  sent response to DCACHE mae=0x81, addr=0xefc8add8, data=0x0, cacheable=0x0DemuxMMUtoCaches: mae = 1 -> 1.
Info:Dcache has moved to trapped state
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
Info:MMU: updated fsr=0x38a, far=0xcd960

MMU :mae:  sent response to DCACHE mae=0x81, addr=0xcd960, data=0x0, cacheable=0x0DemuxMMUtoCaches: mae = 1 -> 1.
Info:Dcache has moved to trapped state
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
Info:MMU: updated fsr=0x38a, far=0xd1fdc

MMU :mae:  sent response to DCACHE mae=0x81, addr=0xd1fdc, data=0x0, cacheable=0x0DemuxMMUtoCaches: mae = 1 -> 1.
Info:Dcache has moved to trapped state
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
------ Mmu context-register = 1d --------------
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
Info:MMU: updated fsr=0x38a, far=0x5007a624

MMU :mae:  sent response to DCACHE mae=0x81, addr=0x5007a624, data=0x0, cacheable=0x0DemuxMMUtoCaches: mae = 1 -> 1.
Info:Dcache has moved to trapped state
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
Info:MMU: updated fsr=0x386, far=0x5007ceec

MMU :mae:  sent response to DCACHE mae=0x81, addr=0x5007ceec, data=0x0, cacheable=0x0DemuxMMUtoCaches: mae = 1 -> 1.
Info:Dcache has moved to trapped state
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 

MMU :mae:   sent response to ICACHE mae=0x1, addr=0x437a8, data=0x0, cacheable=0x0, fsr=0x346DemuxMMUtoCaches: mae = 1 -> 1.

ICACHE: trapped: mae=0x1, instr_pair=0x0, mmu_fsr =0x346
CPU: wrote FSR=0x346, FAR=0x437a8 to MMU through DCACHEInfo:MMU: updated fsr=0x346, far=0x437a8
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
Info:MMU: updated fsr=0x38a, far=0xcf1d4

MMU :mae:  sent response to DCACHE mae=0x81, addr=0xcf1d4, data=0x0, cacheable=0x0DemuxMMUtoCaches: mae = 1 -> 1.
Info:Dcache has moved to trapped state
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 

MMU :mae:   sent response to ICACHE mae=0x1, addr=0x5005cfcc, data=0x0, cacheable=0x0, fsr=0x346DemuxMMUtoCaches: mae = 1 -> 1.

ICACHE: trapped: mae=0x1, instr_pair=0x0, mmu_fsr =0x346
CPU: wrote FSR=0x346, FAR=0x5005cfcc to MMU through DCACHEInfo:MMU: updated fsr=0x346, far=0x5005cfcc
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
------ Mmu context-register = 18 --------------
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
Info:MMU: updated fsr=0x38a, far=0x5007d540

MMU :mae:  sent response to DCACHE mae=0x81, addr=0x5007d540, data=0x0, cacheable=0x0DemuxMMUtoCaches: mae = 1 -> 1.
Info:Dcache has moved to trapped state
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
Info:MMU: updated fsr=0x38a, far=0xcf1fc

MMU :mae:  sent response to DCACHE mae=0x81, addr=0xcf1fc, data=0x0, cacheable=0x0DemuxMMUtoCaches: mae = 1 -> 1.
Info:Dcache has moved to trapped state
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
------ Mmu context-register = 1d --------------
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 

MMU :mae:   sent response to ICACHE mae=0x1, addr=0x50022ad0, data=0x0, cacheable=0x0, fsr=0x346DemuxMMUtoCaches: mae = 1 -> 1.

ICACHE: trapped: mae=0x1, instr_pair=0x0, mmu_fsr =0x346
CPU: wrote FSR=0x346, FAR=0x50022ad0 to MMU through DCACHEInfo:MMU: updated fsr=0x346, far=0x50022ad0
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
Info:MMU: updated fsr=0x38a, far=0x5007d514

MMU :mae:  sent response to DCACHE mae=0x81, addr=0x5007d514, data=0x0, cacheable=0x0DemuxMMUtoCaches: mae = 1 -> 1.
Info:Dcache has moved to trapped state
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
Info:MMU: updated fsr=0x38a, far=0xd0f64

MMU :mae:  sent response to DCACHE mae=0x81, addr=0xd0f64, data=0x0, cacheable=0x0DemuxMMUtoCaches: mae = 1 -> 1.
Info:Dcache has moved to trapped state
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
Info:MMU: updated fsr=0x38a, far=0xcd804

MMU :mae:  sent response to DCACHE mae=0x81, addr=0xcd804, data=0x0, cacheable=0x0DemuxMMUtoCaches: mae = 1 -> 1.
Info:Dcache has moved to trapped state
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 

MMU :mae:   sent response to ICACHE mae=0x1, addr=0x3fe34, data=0x0, cacheable=0x0, fsr=0x346DemuxMMUtoCaches: mae = 1 -> 1.

ICACHE: trapped: mae=0x1, instr_pair=0x0, mmu_fsr =0x346
CPU: wrote FSR=0x346, FAR=0x3fe34 to MMU through DCACHEInfo:MMU: updated fsr=0x346, far=0x3fe34
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
Info:MMU: updated fsr=0x306, far=0xa19a8

MMU :mae:  sent response to DCACHE mae=0x81, addr=0xa19a8, data=0x0, cacheable=0x0DemuxMMUtoCaches: mae = 1 -> 1.
Info:Dcache has moved to trapped state
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 

MMU :mae:   sent response to ICACHE mae=0x1, addr=0x96b74, data=0x0, cacheable=0x0, fsr=0x346DemuxMMUtoCaches: mae = 1 -> 1.

ICACHE: trapped: mae=0x1, instr_pair=0x0, mmu_fsr =0x346
CPU: wrote FSR=0x346, FAR=0x96b74 to MMU through DCACHEInfo:MMU: updated fsr=0x346, far=0x96b74
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 

MMU :mae:   sent response to ICACHE mae=0x1, addr=0x5004fdac, data=0x0, cacheable=0x0, fsr=0x346DemuxMMUtoCaches: mae = 1 -> 1.

ICACHE: trapped: mae=0x1, instr_pair=0x0, mmu_fsr =0x346
CPU: wrote FSR=0x346, FAR=0x5004fdac to MMU through DCACHEInfo:MMU: updated fsr=0x346, far=0x5004fdac
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
Info:MMU: updated fsr=0x38a, far=0xd21a4

MMU :mae:  sent response to DCACHE mae=0x81, addr=0xd21a4, data=0x0, cacheable=0x0DemuxMMUtoCaches: mae = 1 -> 1.
Info:Dcache has moved to trapped state
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
Info:MMU: updated fsr=0x306, far=0xbb038

MMU :mae:  sent response to DCACHE mae=0x81, addr=0xbb038, data=0x0, cacheable=0x0DemuxMMUtoCaches: mae = 1 -> 1.
Info:Dcache has moved to trapped state
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
Info:MMU: updated fsr=0x38a, far=0xd1fdc

MMU :mae:  sent response to DCACHE mae=0x81, addr=0xd1fdc, data=0x0, cacheable=0x0DemuxMMUtoCaches: mae = 1 -> 1.
Info:Dcache has moved to trapped state
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
------ Mmu context-register = 1e --------------
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
Info:MMU: updated fsr=0x1a6, far=0xcd81d

MMU :mae:  sent response to DCACHE mae=0x81, addr=0xcd81d, data=0x0, cacheable=0x0DemuxMMUtoCaches: mae = 1 -> 1.
Info:Dcache has moved to trapped state
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
Info:MMU: updated fsr=0x1a6, far=0x50018008

MMU :mae:  sent response to DCACHE mae=0x81, addr=0x50018008, data=0x0, cacheable=0x0DemuxMMUtoCaches: mae = 1 -> 1.
Info:Dcache has moved to trapped state
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 

MMU :mae:   sent response to ICACHE mae=0x1, addr=0x50000ec0, data=0x0, cacheable=0x0, fsr=0x346DemuxMMUtoCaches: mae = 1 -> 1.

ICACHE: trapped: mae=0x1, instr_pair=0x0, mmu_fsr =0x346
CPU: wrote FSR=0x346, FAR=0x50000ec0 to MMU through DCACHEInfo:MMU: updated fsr=0x346, far=0x50000ec0
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
Info:MMU: updated fsr=0x306, far=0x50017f74

MMU :mae:  sent response to DCACHE mae=0x81, addr=0x50017f74, data=0x0, cacheable=0x0DemuxMMUtoCaches: mae = 1 -> 1.
Info:Dcache has moved to trapped state
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
Info:MMU: updated fsr=0x38a, far=0x50017ee0

MMU :mae:  sent response to DCACHE mae=0x81, addr=0x50017ee0, data=0x0, cacheable=0x0DemuxMMUtoCaches: mae = 1 -> 1.
Info:Dcache has moved to trapped state
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
Info:MMU: updated fsr=0x306, far=0x10034

MMU :mae:  sent response to DCACHE mae=0x81, addr=0x10034, data=0x0, cacheable=0x0DemuxMMUtoCaches: mae = 1 -> 1.
Info:Dcache has moved to trapped state
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
Info:MMU: updated fsr=0x386, far=0x50007000

MMU :mae:  sent response to DCACHE mae=0x81, addr=0x50007000, data=0x0, cacheable=0x0DemuxMMUtoCaches: mae = 1 -> 1.
Info:Dcache has moved to trapped state
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
Info:MMU: updated fsr=0x306, far=0xcc7e0

MMU :mae:  sent response to DCACHE mae=0x81, addr=0xcc7e0, data=0x0, cacheable=0x0DemuxMMUtoCaches: mae = 1 -> 1.
Info:Dcache has moved to trapped state
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
Info:MMU: updated fsr=0x38a, far=0xcc824

MMU :mae:  sent response to DCACHE mae=0x81, addr=0xcc824, data=0x0, cacheable=0x0DemuxMMUtoCaches: mae = 1 -> 1.
Info:Dcache has moved to trapped state
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
Info:MMU: updated fsr=0x3a6, far=0x50008000

MMU :mae:  sent response to DCACHE mae=0x81, addr=0x50008000, data=0x0, cacheable=0x0DemuxMMUtoCaches: mae = 1 -> 1.
Info:Dcache has moved to trapped state
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
Info:MMU: updated fsr=0x386, far=0x500794b0

MMU :mae:  sent response to DCACHE mae=0x81, addr=0x500794b0, data=0x0, cacheable=0x0DemuxMMUtoCaches: mae = 1 -> 1.
Info:Dcache has moved to trapped state
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
Info:MMU: updated fsr=0x306, far=0x50078dd8

MMU :mae:  sent response to DCACHE mae=0x81, addr=0x50078dd8, data=0x0, cacheable=0x0DemuxMMUtoCaches: mae = 1 -> 1.
Info:Dcache has moved to trapped state
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
Info:MMU: updated fsr=0x306, far=0x50019154

MMU :mae:  sent response to DCACHE mae=0x81, addr=0x50019154, data=0x0, cacheable=0x0DemuxMMUtoCaches: mae = 1 -> 1.
Info:Dcache has moved to trapped state
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
Info:MMU: updated fsr=0x386, far=0x50008690

MMU :mae:  sent response to DCACHE mae=0x81, addr=0x50008690, data=0x0, cacheable=0x0DemuxMMUtoCaches: mae = 1 -> 1.
Info:Dcache has moved to trapped state
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
Info:MMU: updated fsr=0x38a, far=0x50078cfc

MMU :mae:  sent response to DCACHE mae=0x81, addr=0x50078cfc, data=0x0, cacheable=0x0DemuxMMUtoCaches: mae = 1 -> 1.
Info:Dcache has moved to trapped state
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
Info:MMU: updated fsr=0x306, far=0x5007d8a8

MMU :mae:  sent response to DCACHE mae=0x81, addr=0x5007d8a8, data=0x0, cacheable=0x0DemuxMMUtoCaches: mae = 1 -> 1.
Info:Dcache has moved to trapped state
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 

MMU :mae:   sent response to ICACHE mae=0x1, addr=0x5006471c, data=0x0, cacheable=0x0, fsr=0x346DemuxMMUtoCaches: mae = 1 -> 1.

ICACHE: trapped: mae=0x1, instr_pair=0x0, mmu_fsr =0x346
CPU: wrote FSR=0x346, FAR=0x5006471c to MMU through DCACHEInfo:MMU: updated fsr=0x346, far=0x5006471c
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
Info:MMU: updated fsr=0x38a, far=0x5007d43c

MMU :mae:  sent response to DCACHE mae=0x81, addr=0x5007d43c, data=0x0, cacheable=0x0DemuxMMUtoCaches: mae = 1 -> 1.
Info:Dcache has moved to trapped state
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 

MMU :mae:   sent response to ICACHE mae=0x1, addr=0x50049cdc, data=0x0, cacheable=0x0, fsr=0x346DemuxMMUtoCaches: mae = 1 -> 1.

ICACHE: trapped: mae=0x1, instr_pair=0x0, mmu_fsr =0x346
CPU: wrote FSR=0x346, FAR=0x50049cdc to MMU through DCACHEInfo:MMU: updated fsr=0x346, far=0x50049cdc
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 

MMU :mae:   sent response to ICACHE mae=0x1, addr=0x50052f4c, data=0x0, cacheable=0x0, fsr=0x346DemuxMMUtoCaches: mae = 1 -> 1.

ICACHE: trapped: mae=0x1, instr_pair=0x0, mmu_fsr =0x346
CPU: wrote FSR=0x346, FAR=0x50052f4c to MMU through DCACHEInfo:MMU: updated fsr=0x346, far=0x50052f4c
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 

MMU :mae:   sent response to ICACHE mae=0x1, addr=0x5002de00, data=0x0, cacheable=0x0, fsr=0x346DemuxMMUtoCaches: mae = 1 -> 1.

ICACHE: trapped: mae=0x1, instr_pair=0x0, mmu_fsr =0x346
CPU: wrote FSR=0x346, FAR=0x5002de00 to MMU through DCACHEInfo:MMU: updated fsr=0x346, far=0x5002de00
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 

MMU :mae:   sent response to ICACHE mae=0x1, addr=0x500362f8, data=0x0, cacheable=0x0, fsr=0x346DemuxMMUtoCaches: mae = 1 -> 1.

ICACHE: trapped: mae=0x1, instr_pair=0x0, mmu_fsr =0x346
CPU: wrote FSR=0x346, FAR=0x500362f8 to MMU through DCACHEInfo:MMU: updated fsr=0x346, far=0x500362f8
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
Info:MMU: updated fsr=0x386, far=0xceab8

MMU :mae:  sent response to DCACHE mae=0x81, addr=0xceab8, data=0x0, cacheable=0x0DemuxMMUtoCaches: mae = 1 -> 1.
Info:Dcache has moved to trapped state
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
Info:MMU: updated fsr=0x306, far=0xac06a

MMU :mae:  sent response to DCACHE mae=0x81, addr=0xac06a, data=0x0, cacheable=0x0DemuxMMUtoCaches: mae = 1 -> 1.
Info:Dcache has moved to trapped state
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 

MMU :mae:   sent response to ICACHE mae=0x1, addr=0x25504, data=0x0, cacheable=0x0, fsr=0x346DemuxMMUtoCaches: mae = 1 -> 1.

ICACHE: trapped: mae=0x1, instr_pair=0x0, mmu_fsr =0x346
CPU: wrote FSR=0x346, FAR=0x25504 to MMU through DCACHEInfo:MMU: updated fsr=0x346, far=0x25504
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 

MMU :mae:   sent response to ICACHE mae=0x1, addr=0x8d34c, data=0x0, cacheable=0x0, fsr=0x346DemuxMMUtoCaches: mae = 1 -> 1.

ICACHE: trapped: mae=0x1, instr_pair=0x0, mmu_fsr =0x346
CPU: wrote FSR=0x346, FAR=0x8d34c to MMU through DCACHEInfo:MMU: updated fsr=0x346, far=0x8d34c
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
Info:MMU: updated fsr=0x306, far=0x9dd58

MMU :mae:  sent response to DCACHE mae=0x81, addr=0x9dd58, data=0x0, cacheable=0x0DemuxMMUtoCaches: mae = 1 -> 1.
Info:Dcache has moved to trapped state
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
Info:MMU: updated fsr=0x386, far=0x5007cdbc

MMU :mae:  sent response to DCACHE mae=0x81, addr=0x5007cdbc, data=0x0, cacheable=0x0DemuxMMUtoCaches: mae = 1 -> 1.
Info:Dcache has moved to trapped state
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
Info:MMU: updated fsr=0x386, far=0xcf004

MMU :mae:  sent response to DCACHE mae=0x81, addr=0xcf004, data=0x0, cacheable=0x0DemuxMMUtoCaches: mae = 1 -> 1.
Info:Dcache has moved to trapped state
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
Info:MMU: updated fsr=0x386, far=0x5007b630

MMU :mae:  sent response to DCACHE mae=0x81, addr=0x5007b630, data=0x0, cacheable=0x0DemuxMMUtoCaches: mae = 1 -> 1.
Info:Dcache has moved to trapped state
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
Info:MMU: updated fsr=0x386, far=0x5007a624

MMU :mae:  sent response to DCACHE mae=0x81, addr=0x5007a624, data=0x0, cacheable=0x0DemuxMMUtoCaches: mae = 1 -> 1.
Info:Dcache has moved to trapped state
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
------ Mmu context-register = 18 --------------
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
------ Mmu context-register = 1e --------------
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
------ Mmu context-register = 18 --------------
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
------ Mmu context-register = 18 --------------
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
Info:MMU: updated fsr=0x38a, far=0xd0f74
DemuxMMUtoCaches: mae = 1 -> 1.
Info:Dcache has moved to trapped state

MMU :mae:  sent response to DCACHE mae=0x81, addr=0xd0f74, data=0x0, cacheable=0x0----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
Info:MMU: updated fsr=0x38a, far=0xefc8b008

MMU :mae:  sent response to DCACHE mae=0x81, addr=0xefc8b008, data=0x0, cacheable=0x0DemuxMMUtoCaches: mae = 1 -> 1.
Info:Dcache has moved to trapped state
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
Info:MMU: updated fsr=0x38a, far=0x500792c8

MMU :mae:  sent response to DCACHE mae=0x81, addr=0x500792c8, data=0x0, cacheable=0x0DemuxMMUtoCaches: mae = 1 -> 1.
Info:Dcache has moved to trapped state
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
Info:MMU: updated fsr=0x38a, far=0xceadc

MMU :mae:  sent response to DCACHE mae=0x81, addr=0xceadc, data=0x0, cacheable=0x0DemuxMMUtoCaches: mae = 1 -> 1.
Info:Dcache has moved to trapped state
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
Info:MMU: updated fsr=0x386, far=0xd3694

MMU :mae:  sent response to DCACHE mae=0x81, addr=0xd3694, data=0x0, cacheable=0x0DemuxMMUtoCaches: mae = 1 -> 1.
Info:Dcache has moved to trapped state
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
Info:MMU: updated fsr=0x386, far=0xd469c

MMU :mae:  sent response to DCACHE mae=0x81, addr=0xd469c, data=0x0, cacheable=0x0DemuxMMUtoCaches: mae = 1 -> 1.
Info:Dcache has moved to trapped state
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
Info:MMU: updated fsr=0x386, far=0x5007b630

MMU :mae:  sent response to DCACHE mae=0x81, addr=0x5007b630, data=0x0, cacheable=0x0DemuxMMUtoCaches: mae = 1 -> 1.
Info:Dcache has moved to trapped state
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
# ----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
------ Mmu context-register = 18 --------------
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
l----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
s----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
 ----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
/----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 

----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
------ Mmu context-register = 1f --------------
Info:MMU: updated fsr=0x3aa, far=0x500086f8

MMU :mae:  sent response to DCACHE mae=0x81, addr=0x500086f8, data=0x0, cacheable=0x0DemuxMMUtoCaches: mae = 1 -> 1.
Info:Dcache has moved to trapped state
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 

MMU :mae:   sent response to ICACHE mae=0x1, addr=0x50062cc0, data=0x0, cacheable=0x0, fsr=0x346DemuxMMUtoCaches: mae = 1 -> 1.

ICACHE: trapped: mae=0x1, instr_pair=0x0, mmu_fsr =0x346
CPU: wrote FSR=0x346, FAR=0x50062cc0 to MMU through DCACHEInfo:MMU: updated fsr=0x346, far=0x50062cc0
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
Info:MMU: updated fsr=0x3aa, far=0xefc8b8c8
Info:MMU: updated fsr=0x3ab, far=0xefc8b8cc
Info:MMU: updated fsr=0x3ab, far=0xefc8b8d0
Info:MMU: updated fsr=0x3ab, far=0xefc8b8d4
Info:MMU: updated fsr=0x3ab, far=0xefc8b8d8
Info:MMU: updated fsr=0x3ab, far=0xefc8b8dc
Info:MMU: updated fsr=0x3ab, far=0xefc8b8e0
Info:MMU: updated fsr=0x3ab, far=0xefc8b8e4
Info:MMU: updated fsr=0x3ab, far=0xefc8b8e8
Info:MMU: updated fsr=0x3ab, far=0xefc8b8ec
Info:MMU: updated fsr=0x3ab, far=0xefc8b8f0
Info:MMU: updated fsr=0x3ab, far=0xefc8b8f4
Info:MMU: updated fsr=0x3ab, far=0xefc8b8f8
Info:MMU: updated fsr=0x3ab, far=0xefc8b8fc
Info:MMU: updated fsr=0x3ab, far=0xefc8b900
Info:MMU: updated fsr=0x3ab, far=0xefc8b904
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
Info:MMU: updated fsr=0x3aa, far=0xefc8b8c8

MMU :mae:  sent response to DCACHE mae=0x81, addr=0xefc8b8c8, data=0x0, cacheable=0x0DemuxMMUtoCaches: mae = 1 -> 1.
Info:Dcache has moved to trapped state
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
Info:MMU: updated fsr=0x38a, far=0x500792bc

MMU :mae:  sent response to DCACHE mae=0x81, addr=0x500792bc, data=0x0, cacheable=0x0DemuxMMUtoCaches: mae = 1 -> 1.
Info:Dcache has moved to trapped state
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
------ Mmu context-register = 18 --------------
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
Info:MMU: updated fsr=0x38a, far=0x500086fc

MMU :mae:  sent response to DCACHE mae=0x81, addr=0x500086fc, data=0x0, cacheable=0x0DemuxMMUtoCaches: mae = 1 -> 1.
Info:Dcache has moved to trapped state
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
Info:MMU: updated fsr=0x38a, far=0x5007a628

MMU :mae:  sent response to DCACHE mae=0x81, addr=0x5007a628, data=0x0, cacheable=0x0DemuxMMUtoCaches: mae = 1 -> 1.
Info:Dcache has moved to trapped state
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
Info:MMU: updated fsr=0x38a, far=0xd21a4

MMU :mae:  sent response to DCACHE mae=0x81, addr=0xd21a4, data=0x0, cacheable=0x0DemuxMMUtoCaches: mae = 1 -> 1.
Info:Dcache has moved to trapped state
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
Info:MMU: updated fsr=0x38a, far=0xcd960

MMU :mae:  sent response to DCACHE mae=0x81, addr=0xcd960, data=0x0, cacheable=0x0DemuxMMUtoCaches: mae = 1 -> 1.
Info:Dcache has moved to trapped state
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
Info:MMU: updated fsr=0x3aa, far=0xefc8b928
Info:MMU: updated fsr=0x3ab, far=0xefc8b92c
Info:MMU: updated fsr=0x3ab, far=0xefc8b930
Info:MMU: updated fsr=0x3ab, far=0xefc8b934
Info:MMU: updated fsr=0x3ab, far=0xefc8b938
Info:MMU: updated fsr=0x3ab, far=0xefc8b93c
Info:MMU: updated fsr=0x3ab, far=0xefc8b940
Info:MMU: updated fsr=0x3ab, far=0xefc8b944
Info:MMU: updated fsr=0x3ab, far=0xefc8b948
Info:MMU: updated fsr=0x3ab, far=0xefc8b94c
Info:MMU: updated fsr=0x3ab, far=0xefc8b950
Info:MMU: updated fsr=0x3ab, far=0xefc8b954
Info:MMU: updated fsr=0x3ab, far=0xefc8b958
Info:MMU: updated fsr=0x3ab, far=0xefc8b95c
Info:MMU: updated fsr=0x3ab, far=0xefc8b960
Info:MMU: updated fsr=0x3ab, far=0xefc8b964
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
------ Mmu context-register = 1f --------------
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
Info:MMU: updated fsr=0x38a, far=0x5007a624

MMU :mae:  sent response to DCACHE mae=0x81, addr=0x5007a624, data=0x0, cacheable=0x0DemuxMMUtoCaches: mae = 1 -> 1.
Info:Dcache has moved to trapped state
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
Info:MMU: updated fsr=0x386, far=0x5007ceec

MMU :mae:  sent response to DCACHE mae=0x81, addr=0x5007ceec, data=0x0, cacheable=0x0DemuxMMUtoCaches: mae = 1 -> 1.
Info:Dcache has moved to trapped state
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 

MMU :mae:   sent response to ICACHE mae=0x1, addr=0x437a8, data=0x0, cacheable=0x0, fsr=0x346DemuxMMUtoCaches: mae = 1 -> 1.

ICACHE: trapped: mae=0x1, instr_pair=0x0, mmu_fsr =0x346
CPU: wrote FSR=0x346, FAR=0x437a8 to MMU through DCACHEInfo:MMU: updated fsr=0x346, far=0x437a8
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
Info:MMU: updated fsr=0x38a, far=0xcf1d4

MMU :mae:  sent response to DCACHE mae=0x81, addr=0xcf1d4, data=0x0, cacheable=0x0DemuxMMUtoCaches: mae = 1 -> 1.
Info:Dcache has moved to trapped state
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
------ Mmu context-register = 18 --------------
Info:MMU: updated fsr=0x3aa, far=0xefc8b928

MMU :mae:  sent response to DCACHE mae=0x81, addr=0xefc8b928, data=0x0, cacheable=0x0DemuxMMUtoCaches: mae = 1 -> 1.
Info:Dcache has moved to trapped state
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
Info:MMU: updated fsr=0x38a, far=0xcf274

MMU :mae:  sent response to DCACHE mae=0x81, addr=0xcf274, data=0x0, cacheable=0x0DemuxMMUtoCaches: mae = 1 -> 1.
Info:Dcache has moved to trapped state
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
Info:MMU: updated fsr=0x38a, far=0x5007d518

MMU :mae:  sent response to DCACHE mae=0x81, addr=0x5007d518, data=0x0, cacheable=0x0DemuxMMUtoCaches: mae = 1 -> 1.
Info:Dcache has moved to trapped state
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
Info:MMU: updated fsr=0x38a, far=0xd0b70

MMU :mae:  sent response to DCACHE mae=0x81, addr=0xd0b70, data=0x0, cacheable=0x0DemuxMMUtoCaches: mae = 1 -> 1.
Info:Dcache has moved to trapped state
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
------ Mmu context-register = 1f --------------
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
Info:MMU: updated fsr=0x38a, far=0xcd94c

MMU :mae:  sent response to DCACHE mae=0x81, addr=0xcd94c, data=0x0, cacheable=0x0DemuxMMUtoCaches: mae = 1 -> 1.
Info:Dcache has moved to trapped state
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 

MMU :mae:   sent response to ICACHE mae=0x1, addr=0x500301dc, data=0x0, cacheable=0x0, fsr=0x346DemuxMMUtoCaches: mae = 1 -> 1.

ICACHE: trapped: mae=0x1, instr_pair=0x0, mmu_fsr =0x346
CPU: wrote FSR=0x346, FAR=0x500301dc to MMU through DCACHEInfo:MMU: updated fsr=0x346, far=0x500301dc
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 

MMU :mae:   sent response to ICACHE mae=0x1, addr=0x50022ad0, data=0x0, cacheable=0x0, fsr=0x346DemuxMMUtoCaches: mae = 1 -> 1.

ICACHE: trapped: mae=0x1, instr_pair=0x0, mmu_fsr =0x346
CPU: wrote FSR=0x346, FAR=0x50022ad0 to MMU through DCACHEInfo:MMU: updated fsr=0x346, far=0x50022ad0
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 

MMU :mae:   sent response to ICACHE mae=0x1, addr=0x500534ac, data=0x0, cacheable=0x0, fsr=0x346DemuxMMUtoCaches: mae = 1 -> 1.

ICACHE: trapped: mae=0x1, instr_pair=0x0, mmu_fsr =0x346
CPU: wrote FSR=0x346, FAR=0x500534ac to MMU through DCACHEInfo:MMU: updated fsr=0x346, far=0x500534ac
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 

MMU :mae:   sent response to ICACHE mae=0x1, addr=0x3f768, data=0x0, cacheable=0x0, fsr=0x346DemuxMMUtoCaches: mae = 1 -> 1.

ICACHE: trapped: mae=0x1, instr_pair=0x0, mmu_fsr =0x346
CPU: wrote FSR=0x346, FAR=0x3f768 to MMU through DCACHEInfo:MMU: updated fsr=0x346, far=0x3f768
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 

MMU :mae:   sent response to ICACHE mae=0x1, addr=0x96b74, data=0x0, cacheable=0x0, fsr=0x346DemuxMMUtoCaches: mae = 1 -> 1.

ICACHE: trapped: mae=0x1, instr_pair=0x0, mmu_fsr =0x346
CPU: wrote FSR=0x346, FAR=0x96b74 to MMU through DCACHEInfo:MMU: updated fsr=0x346, far=0x96b74
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 

MMU :mae:   sent response to ICACHE mae=0x1, addr=0x5004fdac, data=0x0, cacheable=0x0, fsr=0x346DemuxMMUtoCaches: mae = 1 -> 1.

ICACHE: trapped: mae=0x1, instr_pair=0x0, mmu_fsr =0x346
CPU: wrote FSR=0x346, FAR=0x5004fdac to MMU through DCACHEInfo:MMU: updated fsr=0x346, far=0x5004fdac
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
Info:MMU: updated fsr=0x306, far=0xa19b0

MMU :mae:  sent response to DCACHE mae=0x81, addr=0xa19b0, data=0x0, cacheable=0x0DemuxMMUtoCaches: mae = 1 -> 1.
Info:Dcache has moved to trapped state
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
Info:MMU: updated fsr=0x38a, far=0xd21a4

MMU :mae:  sent response to DCACHE mae=0x81, addr=0xd21a4, data=0x0, cacheable=0x0DemuxMMUtoCaches: mae = 1 -> 1.
Info:Dcache has moved to trapped state
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
------ Mmu context-register = 20 --------------
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
Info:MMU: updated fsr=0x1a6, far=0xcd81d

MMU :mae:  sent response to DCACHE mae=0x81, addr=0xcd81d, data=0x0, cacheable=0x0DemuxMMUtoCaches: mae = 1 -> 1.
Info:Dcache has moved to trapped state
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
Info:MMU: updated fsr=0x1a6, far=0x50018008

MMU :mae:  sent response to DCACHE mae=0x81, addr=0x50018008, data=0x0, cacheable=0x0DemuxMMUtoCaches: mae = 1 -> 1.
Info:Dcache has moved to trapped state
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 

MMU :mae:   sent response to ICACHE mae=0x1, addr=0x50000ec0, data=0x0, cacheable=0x0, fsr=0x346DemuxMMUtoCaches: mae = 1 -> 1.

ICACHE: trapped: mae=0x1, instr_pair=0x0, mmu_fsr =0x346
CPU: wrote FSR=0x346, FAR=0x50000ec0 to MMU through DCACHEInfo:MMU: updated fsr=0x346, far=0x50000ec0
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
Info:MMU: updated fsr=0x306, far=0x50017f74

MMU :mae:  sent response to DCACHE mae=0x81, addr=0x50017f74, data=0x0, cacheable=0x0DemuxMMUtoCaches: mae = 1 -> 1.
Info:Dcache has moved to trapped state
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
Info:MMU: updated fsr=0x38a, far=0x50017ee0

MMU :mae:  sent response to DCACHE mae=0x81, addr=0x50017ee0, data=0x0, cacheable=0x0DemuxMMUtoCaches: mae = 1 -> 1.
Info:Dcache has moved to trapped state
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
Info:MMU: updated fsr=0x306, far=0x10034

MMU :mae:  sent response to DCACHE mae=0x81, addr=0x10034, data=0x0, cacheable=0x0DemuxMMUtoCaches: mae = 1 -> 1.
Info:Dcache has moved to trapped state
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
Info:MMU: updated fsr=0x386, far=0x50007000

MMU :mae:  sent response to DCACHE mae=0x81, addr=0x50007000, data=0x0, cacheable=0x0DemuxMMUtoCaches: mae = 1 -> 1.
Info:Dcache has moved to trapped state
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
Info:MMU: updated fsr=0x306, far=0xcc7e0

MMU :mae:  sent response to DCACHE mae=0x81, addr=0xcc7e0, data=0x0, cacheable=0x0DemuxMMUtoCaches: mae = 1 -> 1.
Info:Dcache has moved to trapped state
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
Info:MMU: updated fsr=0x38a, far=0xcc824

MMU :mae:  sent response to DCACHE mae=0x81, addr=0xcc824, data=0x0, cacheable=0x0DemuxMMUtoCaches: mae = 1 -> 1.
Info:Dcache has moved to trapped state
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
Info:MMU: updated fsr=0x3a6, far=0xefa69fd0
Info:MMU: updated fsr=0x3a7, far=0xefa69fd4
Info:MMU: updated fsr=0x3a7, far=0xefa69fd8
Info:MMU: updated fsr=0x3a7, far=0xefa69fdc
Info:MMU: updated fsr=0x3a7, far=0xefa69fe0
Info:MMU: updated fsr=0x3a7, far=0xefa69fe4
Info:MMU: updated fsr=0x3a7, far=0xefa69fe8
Info:MMU: updated fsr=0x3a7, far=0xefa69fec
Info:MMU: updated fsr=0x3a7, far=0xefa69ff0
Info:MMU: updated fsr=0x3a7, far=0xefa69ff4
Info:MMU: updated fsr=0x3a7, far=0xefa69ff8
Info:MMU: updated fsr=0x3a7, far=0xefa69ffc
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
Info:MMU: updated fsr=0x3a6, far=0xefa69fd0

MMU :mae:  sent response to DCACHE mae=0x81, addr=0xefa69fd0, data=0x0, cacheable=0x0DemuxMMUtoCaches: mae = 1 -> 1.
Info:Dcache has moved to trapped state
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
Info:MMU: updated fsr=0x3a6, far=0x50008000

MMU :mae:  sent response to DCACHE mae=0x81, addr=0x50008000, data=0x0, cacheable=0x0DemuxMMUtoCaches: mae = 1 -> 1.
Info:Dcache has moved to trapped state
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
Info:MMU: updated fsr=0x386, far=0x500794b0

MMU :mae:  sent response to DCACHE mae=0x81, addr=0x500794b0, data=0x0, cacheable=0x0DemuxMMUtoCaches: mae = 1 -> 1.
Info:Dcache has moved to trapped state
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
Info:MMU: updated fsr=0x306, far=0x50078dd8

MMU :mae:  sent response to DCACHE mae=0x81, addr=0x50078dd8, data=0x0, cacheable=0x0DemuxMMUtoCaches: mae = 1 -> 1.
Info:Dcache has moved to trapped state
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
Info:MMU: updated fsr=0x306, far=0x50019154

MMU :mae:  sent response to DCACHE mae=0x81, addr=0x50019154, data=0x0, cacheable=0x0DemuxMMUtoCaches: mae = 1 -> 1.
Info:Dcache has moved to trapped state
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
Info:MMU: updated fsr=0x386, far=0x50008690

MMU :mae:  sent response to DCACHE mae=0x81, addr=0x50008690, data=0x0, cacheable=0x0DemuxMMUtoCaches: mae = 1 -> 1.
Info:Dcache has moved to trapped state
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
Info:MMU: updated fsr=0x38a, far=0x50078cfc

MMU :mae:  sent response to DCACHE mae=0x81, addr=0x50078cfc, data=0x0, cacheable=0x0DemuxMMUtoCaches: mae = 1 -> 1.
Info:Dcache has moved to trapped state
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
Info:MMU: updated fsr=0x306, far=0x5007d8a8

MMU :mae:  sent response to DCACHE mae=0x81, addr=0x5007d8a8, data=0x0, cacheable=0x0DemuxMMUtoCaches: mae = 1 -> 1.
Info:Dcache has moved to trapped state
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 

MMU :mae:   sent response to ICACHE mae=0x1, addr=0x5006471c, data=0x0, cacheable=0x0, fsr=0x346DemuxMMUtoCaches: mae = 1 -> 1.

ICACHE: trapped: mae=0x1, instr_pair=0x0, mmu_fsr =0x346
CPU: wrote FSR=0x346, FAR=0x5006471c to MMU through DCACHEInfo:MMU: updated fsr=0x346, far=0x5006471c
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
Info:MMU: updated fsr=0x38a, far=0x5007d43c

MMU :mae:  sent response to DCACHE mae=0x81, addr=0x5007d43c, data=0x0, cacheable=0x0DemuxMMUtoCaches: mae = 1 -> 1.
Info:Dcache has moved to trapped state
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 

MMU :mae:   sent response to ICACHE mae=0x1, addr=0x50049cdc, data=0x0, cacheable=0x0, fsr=0x346DemuxMMUtoCaches: mae = 1 -> 1.

ICACHE: trapped: mae=0x1, instr_pair=0x0, mmu_fsr =0x346
CPU: wrote FSR=0x346, FAR=0x50049cdc to MMU through DCACHEInfo:MMU: updated fsr=0x346, far=0x50049cdc
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 

MMU :mae:   sent response to ICACHE mae=0x1, addr=0x50052f4c, data=0x0, cacheable=0x0, fsr=0x346DemuxMMUtoCaches: mae = 1 -> 1.

ICACHE: trapped: mae=0x1, instr_pair=0x0, mmu_fsr =0x346
CPU: wrote FSR=0x346, FAR=0x50052f4c to MMU through DCACHEInfo:MMU: updated fsr=0x346, far=0x50052f4c
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 

MMU :mae:   sent response to ICACHE mae=0x1, addr=0x5002de00, data=0x0, cacheable=0x0, fsr=0x346DemuxMMUtoCaches: mae = 1 -> 1.

ICACHE: trapped: mae=0x1, instr_pair=0x0, mmu_fsr =0x346
CPU: wrote FSR=0x346, FAR=0x5002de00 to MMU through DCACHEInfo:MMU: updated fsr=0x346, far=0x5002de00
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 

MMU :mae:   sent response to ICACHE mae=0x1, addr=0x500362f8, data=0x0, cacheable=0x0, fsr=0x346DemuxMMUtoCaches: mae = 1 -> 1.

ICACHE: trapped: mae=0x1, instr_pair=0x0, mmu_fsr =0x346
CPU: wrote FSR=0x346, FAR=0x500362f8 to MMU through DCACHEInfo:MMU: updated fsr=0x346, far=0x500362f8
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
Info:MMU: updated fsr=0x386, far=0xceab8

MMU :mae:  sent response to DCACHE mae=0x81, addr=0xceab8, data=0x0, cacheable=0x0DemuxMMUtoCaches: mae = 1 -> 1.
Info:Dcache has moved to trapped state
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
Info:MMU: updated fsr=0x306, far=0xac06a

MMU :mae:  sent response to DCACHE mae=0x81, addr=0xac06a, data=0x0, cacheable=0x0DemuxMMUtoCaches: mae = 1 -> 1.
Info:Dcache has moved to trapped state
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
Info:MMU: updated fsr=0x306, far=0x9a730

MMU :mae:  sent response to DCACHE mae=0x81, addr=0x9a730, data=0x0, cacheable=0x0DemuxMMUtoCaches: mae = 1 -> 1.
Info:Dcache has moved to trapped state
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 

MMU :mae:   sent response to ICACHE mae=0x1, addr=0x6c55c, data=0x0, cacheable=0x0, fsr=0x346DemuxMMUtoCaches: mae = 1 -> 1.

ICACHE: trapped: mae=0x1, instr_pair=0x0, mmu_fsr =0x346
CPU: wrote FSR=0x346, FAR=0x6c55c to MMU through DCACHEInfo:MMU: updated fsr=0x346, far=0x6c55c
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 

MMU :mae:   sent response to ICACHE mae=0x1, addr=0x8d34c, data=0x0, cacheable=0x0, fsr=0x346DemuxMMUtoCaches: mae = 1 -> 1.

ICACHE: trapped: mae=0x1, instr_pair=0x0, mmu_fsr =0x346
CPU: wrote FSR=0x346, FAR=0x8d34c to MMU through DCACHEInfo:MMU: updated fsr=0x346, far=0x8d34c
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
Info:MMU: updated fsr=0x306, far=0xbb844

MMU :mae:  sent response to DCACHE mae=0x81, addr=0xbb844, data=0x0, cacheable=0x0DemuxMMUtoCaches: mae = 1 -> 1.
Info:Dcache has moved to trapped state
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
Info:MMU: updated fsr=0x386, far=0x5007cdbc

MMU :mae:  sent response to DCACHE mae=0x81, addr=0x5007cdbc, data=0x0, cacheable=0x0DemuxMMUtoCaches: mae = 1 -> 1.
Info:Dcache has moved to trapped state
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
Info:MMU: updated fsr=0x386, far=0xcf004

MMU :mae:  sent response to DCACHE mae=0x81, addr=0xcf004, data=0x0, cacheable=0x0DemuxMMUtoCaches: mae = 1 -> 1.
Info:Dcache has moved to trapped state
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
Info:MMU: updated fsr=0x386, far=0xd00b4

MMU :mae:  sent response to DCACHE mae=0x81, addr=0xd00b4, data=0x0, cacheable=0x0DemuxMMUtoCaches: mae = 1 -> 1.
Info:Dcache has moved to trapped state
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
Info:MMU: updated fsr=0x386, far=0xd10dc

MMU :mae:  sent response to DCACHE mae=0x81, addr=0xd10dc, data=0x0, cacheable=0x0DemuxMMUtoCaches: mae = 1 -> 1.
Info:Dcache has moved to trapped state
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
Info:MMU: updated fsr=0x386, far=0xd212c

MMU :mae:  sent response to DCACHE mae=0x81, addr=0xd212c, data=0x0, cacheable=0x0DemuxMMUtoCaches: mae = 1 -> 1.
Info:Dcache has moved to trapped state
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
Info:MMU: updated fsr=0x306, far=0x5007a620
DemuxMMUtoCaches: mae = 1 -> 1.
Info:Dcache has moved to trapped state

MMU :mae:  sent response to DCACHE mae=0x81, addr=0x5007a620, data=0x0, cacheable=0x0Info:MMU: updated fsr=0x38a, far=0x5007a618

MMU :mae:  sent response to DCACHE mae=0x81, addr=0x5007a618, data=0x0, cacheable=0x0DemuxMMUtoCaches: mae = 1 -> 1.
Info:Dcache has moved to trapped state
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
Info:MMU: updated fsr=0x386, far=0xd3184

MMU :mae:  sent response to DCACHE mae=0x81, addr=0xd3184, data=0x0, cacheable=0x0DemuxMMUtoCaches: mae = 1 -> 1.
Info:Dcache has moved to trapped state
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
Info:MMU: updated fsr=0x386, far=0xd41dc

MMU :mae:  sent response to DCACHE mae=0x81, addr=0xd41dc, data=0x0, cacheable=0x0DemuxMMUtoCaches: mae = 1 -> 1.
Info:Dcache has moved to trapped state
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
Info:MMU: updated fsr=0x386, far=0xd5234

MMU :mae:  sent response to DCACHE mae=0x81, addr=0xd5234, data=0x0, cacheable=0x0DemuxMMUtoCaches: mae = 1 -> 1.
Info:Dcache has moved to trapped state
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
Info:MMU: updated fsr=0x386, far=0xd628c
DemuxMMUtoCaches: mae = 1 -> 1.
Info:Dcache has moved to trapped state

MMU :mae:  sent response to DCACHE mae=0x81, addr=0xd628c, data=0x0, cacheable=0x0----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
Info:MMU: updated fsr=0x386, far=0xd72e4

MMU :mae:  sent response to DCACHE mae=0x81, addr=0xd72e4, data=0x0, cacheable=0x0DemuxMMUtoCaches: mae = 1 -> 1.
Info:Dcache has moved to trapped state
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
Info:MMU: updated fsr=0x386, far=0xd833c

MMU :mae:  sent response to DCACHE mae=0x81, addr=0xd833c, data=0x0, cacheable=0x0DemuxMMUtoCaches: mae = 1 -> 1.
Info:Dcache has moved to trapped state
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
Info:MMU: updated fsr=0x386, far=0xd9394

MMU :mae:  sent response to DCACHE mae=0x81, addr=0xd9394, data=0x0, cacheable=0x0DemuxMMUtoCaches: mae = 1 -> 1.
Info:Dcache has moved to trapped state
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
Info:MMU: updated fsr=0x386, far=0xda3ec

MMU :mae:  sent response to DCACHE mae=0x81, addr=0xda3ec, data=0x0, cacheable=0x0DemuxMMUtoCaches: mae = 1 -> 1.
Info:Dcache has moved to trapped state
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
Info:MMU: updated fsr=0x386, far=0xdb444

MMU :mae:  sent response to DCACHE mae=0x81, addr=0xdb444, data=0x0, cacheable=0x0DemuxMMUtoCaches: mae = 1 -> 1.
Info:Dcache has moved to trapped state
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
Info:MMU: updated fsr=0x386, far=0xdc49c

MMU :mae:  sent response to DCACHE mae=0x81, addr=0xdc49c, data=0x0, cacheable=0x0DemuxMMUtoCaches: mae = 1 -> 1.
Info:Dcache has moved to trapped state
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
Info:MMU: updated fsr=0x386, far=0xdd4f4

MMU :mae:  sent response to DCACHE mae=0x81, addr=0xdd4f4, data=0x0, cacheable=0x0DemuxMMUtoCaches: mae = 1 -> 1.
Info:Dcache has moved to trapped state
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
Info:MMU: updated fsr=0x386, far=0xde54c

MMU :mae:  sent response to DCACHE mae=0x81, addr=0xde54c, data=0x0, cacheable=0x0DemuxMMUtoCaches: mae = 1 -> 1.
Info:Dcache has moved to trapped state
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
Info:MMU: updated fsr=0x386, far=0xdf5a4

MMU :mae:  sent response to DCACHE mae=0x81, addr=0xdf5a4, data=0x0, cacheable=0x0DemuxMMUtoCaches: mae = 1 -> 1.
Info:Dcache has moved to trapped state
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
Info:MMU: updated fsr=0x386, far=0xe05fc

MMU :mae:  sent response to DCACHE mae=0x81, addr=0xe05fc, data=0x0, cacheable=0x0DemuxMMUtoCaches: mae = 1 -> 1.
Info:Dcache has moved to trapped state
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
Info:MMU: updated fsr=0x386, far=0xe1654

MMU :mae:  sent response to DCACHE mae=0x81, addr=0xe1654, data=0x0, cacheable=0x0DemuxMMUtoCaches: mae = 1 -> 1.
Info:Dcache has moved to trapped state
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
Info:MMU: updated fsr=0x386, far=0xe26ac

MMU :mae:  sent response to DCACHE mae=0x81, addr=0xe26ac, data=0x0, cacheable=0x0DemuxMMUtoCaches: mae = 1 -> 1.
Info:Dcache has moved to trapped state
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
Info:MMU: updated fsr=0x386, far=0xe3704

MMU :mae:  sent response to DCACHE mae=0x81, addr=0xe3704, data=0x0, cacheable=0x0DemuxMMUtoCaches: mae = 1 -> 1.
Info:Dcache has moved to trapped state
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
Info:MMU: updated fsr=0x386, far=0xe475c

MMU :mae:  sent response to DCACHE mae=0x81, addr=0xe475c, data=0x0, cacheable=0x0DemuxMMUtoCaches: mae = 1 -> 1.
Info:Dcache has moved to trapped state
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
Info:MMU: updated fsr=0x386, far=0xe57b4

MMU :mae:  sent response to DCACHE mae=0x81, addr=0xe57b4, data=0x0, cacheable=0x0DemuxMMUtoCaches: mae = 1 -> 1.
Info:Dcache has moved to trapped state
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
Info:MMU: updated fsr=0x386, far=0xe680c

MMU :mae:  sent response to DCACHE mae=0x81, addr=0xe680c, data=0x0, cacheable=0x0DemuxMMUtoCaches: mae = 1 -> 1.
Info:Dcache has moved to trapped state
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
Info:MMU: updated fsr=0x386, far=0xe7864

MMU :mae:  sent response to DCACHE mae=0x81, addr=0xe7864, data=0x0, cacheable=0x0DemuxMMUtoCaches: mae = 1 -> 1.
Info:Dcache has moved to trapped state
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
Info:MMU: updated fsr=0x386, far=0x5007b630

MMU :mae:  sent response to DCACHE mae=0x81, addr=0x5007b630, data=0x0, cacheable=0x0DemuxMMUtoCaches: mae = 1 -> 1.
Info:Dcache has moved to trapped state
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
[0;0mAJIT_MODIFICATIONS[0m  [1;36minit[0m                [1;34mopt[0m                 [1;34msys[0m
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
[1;32mAjit_init[0m           [1;34mlib[0m                 [1;36moriginal_init[0m       [1;34mtmp[0m
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
[1;34mbin[0m                 [1;36mlib32[0m               [1;34mproc[0m                [1;34musr[0m
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
[1;34mdev[0m                 [1;36mlinuxrc[0m             [1;34mroot[0m                [1;34mvar[0m
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
[1;34metc[0m                 [1;34mmedia[0m               [1;36mrun[0m
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
[1;34mhome[0m                [1;34mmnt[0m                 [1;34msbin[0m
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
------ Mmu context-register = 18 --------------
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
Info:MMU: updated fsr=0x38a, far=0xd1020

MMU :mae:  sent response to DCACHE mae=0x81, addr=0xd1020, data=0x0, cacheable=0x0DemuxMMUtoCaches: mae = 1 -> 1.
Info:Dcache has moved to trapped state
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
------ Mmu context-register = 18 --------------
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
Info:MMU: updated fsr=0x38a, far=0xceaf0

MMU :mae:  sent response to DCACHE mae=0x81, addr=0xceaf0, data=0x0, cacheable=0x0DemuxMMUtoCaches: mae = 1 -> 1.
Info:Dcache has moved to trapped state
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
Info:MMU: updated fsr=0x38a, far=0xd3694

MMU :mae:  sent response to DCACHE mae=0x81, addr=0xd3694, data=0x0, cacheable=0x0DemuxMMUtoCaches: mae = 1 -> 1.
Info:Dcache has moved to trapped state
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
Info:MMU: updated fsr=0x38a, far=0x50079278

MMU :mae:  sent response to DCACHE mae=0x81, addr=0x50079278, data=0x0, cacheable=0x0DemuxMMUtoCaches: mae = 1 -> 1.
Info:Dcache has moved to trapped state
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
Info:MMU: updated fsr=0x38a, far=0x5007b630

MMU :mae:  sent response to DCACHE mae=0x81, addr=0x5007b630, data=0x0, cacheable=0x0DemuxMMUtoCaches: mae = 1 -> 1.
Info:Dcache has moved to trapped state
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
# ----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
