set ucliGUI::state
set ucliGUI::state
ucliCore::getToolPID
synopsys::env hasTB
trigger_hier_stack_context_switch 0
synUtils::setDVEInitPhase 1
synopsys::dump -type VPD -file /home/polaris/sxie/tsmc65/verilog/HighSpeedProject/inter.vpd -locking
synopsys::dump -autoflush on -fid VPD0
set ::dve_fid VPD0
synUtils::setDVEInitPhase 0
ucliCore::getToolPID
synUtils::sendTool -active _icl_setToolSocket /tmp/smlnpiJ48wZ
synUtils::sendTool -active {_icl_start_rpc -version "M-2017.03-SP2_Full64" -sync_file /tmp/vcs_dve_rpc.sxie.29687}
synUtils::sendTool -active {_icl_createSharedMemory /tmp/vcs_dve_general.sxie.29687}
config endofsim noexit
config onfail enable all
config syscaddplainmembers
config syscaddsourcenames
config syscaddstructtypes
synopsys::listing -disable
synopsys::dump -add {full_adder_test.full_adder_uut} -scope "." -depth 1 -fid VPD0
synopsys::run -relative 1000000.000000ps
set ucliGUI::state
set ucliGUI::state
set ucliGUI::state
set ucliGUI::state
set ucliGUI::state
if [catch {gui_sim_terminate}] {gui_sim_terminate -kill}
synopsys::finish
set ucliGUI::state
set ucliGUI::state
ucli_exit
