// Copyright (C) 2023  Intel Corporation. All rights reserved.
// Your use of Intel Corporation's design tools, logic functions 
// and other software and tools, and any partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Intel Program License 
// Subscription Agreement, the Intel Quartus Prime License Agreement,
// the Intel FPGA IP License Agreement, or other applicable license
// agreement, including, without limitation, that your use is for
// the sole purpose of programming logic devices manufactured by
// Intel and sold by Intel or its authorized distributors.  Please
// refer to the applicable agreement for further details, at
// https://fpgasoftware.intel.com/eula.

// VENDOR "Altera"
// PROGRAM "Quartus Prime"
// VERSION "Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition"

// DATE "09/21/2024 14:03:24"

// 
// Device: Altera EP4CE115F29C7 Package FBGA780
// 

// 
// This Verilog file should be used for Questa Intel FPGA (Verilog) only
// 

`timescale 1 ps/ 1 ps

module traffic_light (
	clk_in,
	rst,
	en,
	rst_clk,
	car,
	highway_0,
	highway_1,
	country_0,
	country_1,
	check,
	state_out,
	road);
input 	clk_in;
input 	rst;
input 	en;
input 	rst_clk;
input 	car;
output 	[6:0] highway_0;
output 	[6:0] highway_1;
output 	[6:0] country_0;
output 	[6:0] country_1;
output 	check;
output 	[3:0] state_out;
output 	[17:0] road;

// Design Ports Information
// highway_0[0]	=>  Location: PIN_AC17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// highway_0[1]	=>  Location: PIN_AA15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// highway_0[2]	=>  Location: PIN_AB15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// highway_0[3]	=>  Location: PIN_AB17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// highway_0[4]	=>  Location: PIN_AA16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// highway_0[5]	=>  Location: PIN_AB16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// highway_0[6]	=>  Location: PIN_AA17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// highway_1[0]	=>  Location: PIN_AA14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// highway_1[1]	=>  Location: PIN_AG18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// highway_1[2]	=>  Location: PIN_AF17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// highway_1[3]	=>  Location: PIN_AH17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// highway_1[4]	=>  Location: PIN_AG17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// highway_1[5]	=>  Location: PIN_AE17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// highway_1[6]	=>  Location: PIN_AD17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// country_0[0]	=>  Location: PIN_AE18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// country_0[1]	=>  Location: PIN_AF19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// country_0[2]	=>  Location: PIN_AE19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// country_0[3]	=>  Location: PIN_AH21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// country_0[4]	=>  Location: PIN_AG21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// country_0[5]	=>  Location: PIN_AA19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// country_0[6]	=>  Location: PIN_AB19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// country_1[0]	=>  Location: PIN_AH18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// country_1[1]	=>  Location: PIN_AF18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// country_1[2]	=>  Location: PIN_AG19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// country_1[3]	=>  Location: PIN_AH19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// country_1[4]	=>  Location: PIN_AB18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// country_1[5]	=>  Location: PIN_AC18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// country_1[6]	=>  Location: PIN_AD18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// check	=>  Location: PIN_J15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// state_out[0]	=>  Location: PIN_F15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// state_out[1]	=>  Location: PIN_G15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// state_out[2]	=>  Location: PIN_G16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// state_out[3]	=>  Location: PIN_H15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// road[0]	=>  Location: PIN_F17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// road[1]	=>  Location: PIN_G21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// road[2]	=>  Location: PIN_G22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// road[3]	=>  Location: PIN_G20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// road[4]	=>  Location: PIN_H21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// road[5]	=>  Location: PIN_E24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// road[6]	=>  Location: PIN_E25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// road[7]	=>  Location: PIN_E22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// road[8]	=>  Location: PIN_E21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// road[9]	=>  Location: PIN_J17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// road[10]	=>  Location: PIN_H19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// road[11]	=>  Location: PIN_J19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// road[12]	=>  Location: PIN_E18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// road[13]	=>  Location: PIN_F18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// road[14]	=>  Location: PIN_F21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// road[15]	=>  Location: PIN_E19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// road[16]	=>  Location: PIN_F19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// road[17]	=>  Location: PIN_G19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rst	=>  Location: PIN_Y23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rst_clk	=>  Location: PIN_AG15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// clk_in	=>  Location: PIN_Y2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// en	=>  Location: PIN_AC28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// car	=>  Location: PIN_AB28,	 I/O Standard: 2.5 V,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
wire \highway_0[0]~output_o ;
wire \highway_0[1]~output_o ;
wire \highway_0[2]~output_o ;
wire \highway_0[3]~output_o ;
wire \highway_0[4]~output_o ;
wire \highway_0[5]~output_o ;
wire \highway_0[6]~output_o ;
wire \highway_1[0]~output_o ;
wire \highway_1[1]~output_o ;
wire \highway_1[2]~output_o ;
wire \highway_1[3]~output_o ;
wire \highway_1[4]~output_o ;
wire \highway_1[5]~output_o ;
wire \highway_1[6]~output_o ;
wire \country_0[0]~output_o ;
wire \country_0[1]~output_o ;
wire \country_0[2]~output_o ;
wire \country_0[3]~output_o ;
wire \country_0[4]~output_o ;
wire \country_0[5]~output_o ;
wire \country_0[6]~output_o ;
wire \country_1[0]~output_o ;
wire \country_1[1]~output_o ;
wire \country_1[2]~output_o ;
wire \country_1[3]~output_o ;
wire \country_1[4]~output_o ;
wire \country_1[5]~output_o ;
wire \country_1[6]~output_o ;
wire \check~output_o ;
wire \state_out[0]~output_o ;
wire \state_out[1]~output_o ;
wire \state_out[2]~output_o ;
wire \state_out[3]~output_o ;
wire \road[0]~output_o ;
wire \road[1]~output_o ;
wire \road[2]~output_o ;
wire \road[3]~output_o ;
wire \road[4]~output_o ;
wire \road[5]~output_o ;
wire \road[6]~output_o ;
wire \road[7]~output_o ;
wire \road[8]~output_o ;
wire \road[9]~output_o ;
wire \road[10]~output_o ;
wire \road[11]~output_o ;
wire \road[12]~output_o ;
wire \road[13]~output_o ;
wire \road[14]~output_o ;
wire \road[15]~output_o ;
wire \road[16]~output_o ;
wire \road[17]~output_o ;
wire \clk_in~input_o ;
wire \clk_in~inputclkctrl_outclk ;
wire \rst_clk~input_o ;
wire \clock_module|clock_count[0]~27_combout ;
wire \clock_module|clock_count[16]~29_combout ;
wire \clock_module|clock_count[0]~28 ;
wire \clock_module|clock_count[1]~30_combout ;
wire \clock_module|clock_count[1]~31 ;
wire \clock_module|clock_count[2]~32_combout ;
wire \clock_module|clock_count[2]~33 ;
wire \clock_module|clock_count[3]~34_combout ;
wire \clock_module|clock_count[3]~35 ;
wire \clock_module|clock_count[4]~36_combout ;
wire \clock_module|clock_count[4]~37 ;
wire \clock_module|clock_count[5]~38_combout ;
wire \clock_module|clock_count[5]~39 ;
wire \clock_module|clock_count[6]~40_combout ;
wire \clock_module|clock_count[6]~41 ;
wire \clock_module|clock_count[7]~42_combout ;
wire \clock_module|clock_count[7]~43 ;
wire \clock_module|clock_count[8]~44_combout ;
wire \clock_module|clock_count[8]~45 ;
wire \clock_module|clock_count[9]~46_combout ;
wire \clock_module|clock_count[9]~47 ;
wire \clock_module|clock_count[10]~48_combout ;
wire \clock_module|clock_count[10]~49 ;
wire \clock_module|clock_count[11]~50_combout ;
wire \clock_module|clock_count[11]~51 ;
wire \clock_module|clock_count[12]~52_combout ;
wire \clock_module|clock_count[12]~53 ;
wire \clock_module|clock_count[13]~54_combout ;
wire \clock_module|clock_count[13]~55 ;
wire \clock_module|clock_count[14]~56_combout ;
wire \clock_module|clock_count[14]~57 ;
wire \clock_module|clock_count[15]~58_combout ;
wire \clock_module|clock_count[15]~59 ;
wire \clock_module|clock_count[16]~60_combout ;
wire \clock_module|clock_count[16]~61 ;
wire \clock_module|clock_count[17]~62_combout ;
wire \clock_module|clock_count[17]~63 ;
wire \clock_module|clock_count[18]~64_combout ;
wire \clock_module|clock_count[18]~65 ;
wire \clock_module|clock_count[19]~66_combout ;
wire \clock_module|clock_count[19]~67 ;
wire \clock_module|clock_count[20]~68_combout ;
wire \clock_module|clock_count[20]~69 ;
wire \clock_module|clock_count[21]~70_combout ;
wire \clock_module|clock_count[21]~71 ;
wire \clock_module|clock_count[22]~72_combout ;
wire \clock_module|clock_count[22]~73 ;
wire \clock_module|clock_count[23]~74_combout ;
wire \clock_module|Equal0~6_combout ;
wire \clock_module|clock_count[23]~75 ;
wire \clock_module|clock_count[24]~76_combout ;
wire \clock_module|clock_count[24]~77 ;
wire \clock_module|clock_count[25]~78_combout ;
wire \clock_module|clock_count[25]~79 ;
wire \clock_module|clock_count[26]~80_combout ;
wire \clock_module|Equal0~7_combout ;
wire \clock_module|Equal0~5_combout ;
wire \clock_module|Equal0~3_combout ;
wire \clock_module|Equal0~0_combout ;
wire \clock_module|Equal0~2_combout ;
wire \clock_module|Equal0~1_combout ;
wire \clock_module|Equal0~4_combout ;
wire \clock_module|Equal0~8_combout ;
wire \clock_module|clk_out~0_combout ;
wire \clock_module|clk_out~feeder_combout ;
wire \clock_module|clk_out~q ;
wire \clock_module|clk_out~clkctrl_outclk ;
wire \rst~input_o ;
wire \car~input_o ;
wire \state~18_combout ;
wire \rst_yellow~2_combout ;
wire \rst_yellow~3_combout ;
wire \rst_yellow~q ;
wire \yellow|counter_num_0|bin_num[0]~0_combout ;
wire \en~input_o ;
wire \en_yellow~q ;
wire \comb~1_combout ;
wire \yellow|counter_num_0|bin_num[0]~1_combout ;
wire \yellow|counter_num_0|bin_num[1]~2_combout ;
wire \yellow|counter_num_0|bin_num[1]~3_combout ;
wire \yellow|counter_num_0|bin_num[2]~4_combout ;
wire \yellow|counter_num_0|bin_num[2]~5_combout ;
wire \yellow|counter_num_0|Equal0~1_combout ;
wire \yellow|counter_num_0|bin_num[3]~6_combout ;
wire \yellow|counter_num_0|Equal0~0_combout ;
wire \yellow|comb~0_combout ;
wire \yellow|comb~1_combout ;
wire \yellow|done~combout ;
wire \yellow|counter_num_1|bin_num[0]~0_combout ;
wire \yellow|counter_num_1|Add0~0_combout ;
wire \yellow|counter_num_1|bin_num[3]~1_combout ;
wire \yellow|counter_num_1|bin_num[2]~4_combout ;
wire \yellow|done~0_combout ;
wire \yellow|counter_num_1|bin_num[2]~2_combout ;
wire \yellow|counter_num_1|bin_num[1]~3_combout ;
wire \state~14_combout ;
wire \state~15_combout ;
wire \Selector3~0_combout ;
wire \rst_green~q ;
wire \Selector2~0_combout ;
wire \en_green~q ;
wire \comb~0_combout ;
wire \green|counter_num_0|bin_num[0]~0_combout ;
wire \green|counter_num_0|bin_num[0]~2_combout ;
wire \green|done~2_combout ;
wire \green|counter_num_0|bin_num[3]~7_combout ;
wire \green|counter_num_0|bin_num[2]~5_combout ;
wire \green|counter_num_0|bin_num[2]~6_combout ;
wire \green|counter_num_0|bin_num[1]~3_combout ;
wire \green|counter_num_0|bin_num[1]~4_combout ;
wire \green|done~0_combout ;
wire \green|counter_num_0|bin_num[3]~1_combout ;
wire \green|comb~0_combout ;
wire \green|counter_num_1|bin_num[0]~0_combout ;
wire \green|counter_num_1|bin_num[3]~2_combout ;
wire \green|counter_num_1|bin_num[3]~1_combout ;
wire \green|counter_num_1|bin_num[1]~3_combout ;
wire \green|counter_num_1|Add0~0_combout ;
wire \green|counter_num_1|bin_num[2]~4_combout ;
wire \green|done~3_combout ;
wire \green|counter_num_1|bin_num[3]~5_combout ;
wire \green|done~1_combout ;
wire \green|done~combout ;
wire \state~16_combout ;
wire \state.s2~q ;
wire \state~12_combout ;
wire \state~11_combout ;
wire \state~17_combout ;
wire \state.s3~q ;
wire \state~19_combout ;
wire \state.s0_~q ;
wire \state~9_combout ;
wire \state~10_combout ;
wire \state.s0~q ;
wire \state~13_combout ;
wire \state.s1~q ;
wire \Selector15~0_combout ;
wire \highway_bin[0][1]~1_combout ;
wire \red|counter_num_0|Add0~0_combout ;
wire \Selector1~0_combout ;
wire \rst_red~q ;
wire \red|counter_num_1|bin_num[0]~2_combout ;
wire \Selector0~0_combout ;
wire \en_red~q ;
wire \red|comb~1_combout ;
wire \red|comb~0_combout ;
wire \red|counter_num_1|bin_num[0]~0_combout ;
wire \red|counter_num_1|bin_num[0]~1_combout ;
wire \red|counter_num_1|bin_num[1]~3_combout ;
wire \red|counter_num_1|Add0~0_combout ;
wire \red|counter_num_1|bin_num[2]~4_combout ;
wire \red|done~2_combout ;
wire \red|counter_num_1|bin_num[3]~5_combout ;
wire \red|done~1_combout ;
wire \red|counter_num_0|bin_num[3]~0_combout ;
wire \red|counter_num_0|bin_num[3]~1_combout ;
wire \red|counter_num_0|bin_num[2]~5_combout ;
wire \red|counter_num_0|Add0~1_combout ;
wire \red|counter_num_0|bin_num[3]~6_combout ;
wire \red|done~0_combout ;
wire \red|counter_num_0|bin_num[3]~2_combout ;
wire \red|counter_num_0|bin_num[0]~3_combout ;
wire \red|counter_num_0|bin_num[1]~4_combout ;
wire \highway_bin~8_combout ;
wire \highway_bin[0][1]~q ;
wire \Selector14~0_combout ;
wire \highway_bin[0][2]~2_combout ;
wire \highway_bin[0][2]~q ;
wire \Selector13~0_combout ;
wire \highway_bin[0][3]~3_combout ;
wire \highway_bin[0][3]~q ;
wire \Selector16~0_combout ;
wire \highway_bin[0][0]~0_combout ;
wire \highway_bin[0][0]~q ;
wire \decoder_highway_0|WideOr6~0_combout ;
wire \decoder_highway_0|WideOr5~0_combout ;
wire \decoder_highway_0|WideOr4~0_combout ;
wire \decoder_highway_0|WideOr3~0_combout ;
wire \decoder_highway_0|WideOr2~0_combout ;
wire \decoder_highway_0|WideOr1~0_combout ;
wire \decoder_highway_0|WideOr0~0_combout ;
wire \Selector9~0_combout ;
wire \highway_bin[1][3]~7_combout ;
wire \highway_bin[1][3]~q ;
wire \Selector12~0_combout ;
wire \highway_bin[1][0]~4_combout ;
wire \highway_bin[1][0]~q ;
wire \Selector11~0_combout ;
wire \highway_bin[1][1]~5_combout ;
wire \highway_bin[1][1]~q ;
wire \Selector10~0_combout ;
wire \highway_bin[1][2]~6_combout ;
wire \highway_bin[1][2]~q ;
wire \decoder_highway_1|WideOr6~0_combout ;
wire \decoder_highway_1|WideOr5~0_combout ;
wire \decoder_highway_1|WideOr4~0_combout ;
wire \decoder_highway_1|WideOr3~0_combout ;
wire \decoder_highway_1|WideOr2~0_combout ;
wire \decoder_highway_1|WideOr1~0_combout ;
wire \decoder_highway_1|WideOr0~0_combout ;
wire \Selector24~0_combout ;
wire \country_bin[0][0]~0_combout ;
wire \country_bin[0][0]~q ;
wire \Selector23~0_combout ;
wire \country_bin[0][1]~1_combout ;
wire \country_bin[0][1]~q ;
wire \Selector21~0_combout ;
wire \country_bin[0][3]~3_combout ;
wire \country_bin[0][3]~q ;
wire \Selector22~0_combout ;
wire \country_bin[0][2]~2_combout ;
wire \country_bin[0][2]~q ;
wire \decoder_country_0|WideOr6~0_combout ;
wire \decoder_country_0|WideOr5~0_combout ;
wire \decoder_country_0|WideOr4~0_combout ;
wire \decoder_country_0|WideOr3~0_combout ;
wire \decoder_country_0|WideOr2~0_combout ;
wire \decoder_country_0|WideOr1~0_combout ;
wire \decoder_country_0|WideOr0~0_combout ;
wire \Selector19~0_combout ;
wire \country_bin[1][1]~5_combout ;
wire \country_bin[1][1]~q ;
wire \Selector17~0_combout ;
wire \country_bin[1][3]~7_combout ;
wire \~GND~combout ;
wire \country_bin[1][3]~q ;
wire \Selector18~0_combout ;
wire \country_bin[1][2]~6_combout ;
wire \country_bin[1][2]~q ;
wire \Selector20~0_combout ;
wire \country_bin[1][0]~4_combout ;
wire \country_bin[1][0]~q ;
wire \decoder_country_1|WideOr6~0_combout ;
wire \decoder_country_1|WideOr5~0_combout ;
wire \decoder_country_1|WideOr4~0_combout ;
wire \decoder_country_1|WideOr3~0_combout ;
wire \decoder_country_1|WideOr2~0_combout ;
wire \decoder_country_1|WideOr1~0_combout ;
wire \decoder_country_1|WideOr0~0_combout ;
wire \check~0_combout ;
wire \check~reg0_q ;
wire \state_out~0_combout ;
wire \state_out[0]~reg0feeder_combout ;
wire \state_out[0]~reg0_q ;
wire \state_out~1_combout ;
wire \state_out[1]~reg0_q ;
wire \state_out~2_combout ;
wire \state_out[2]~reg0_q ;
wire \state_out~3_combout ;
wire \state_out[3]~reg0_q ;
wire \road[0]~reg0feeder_combout ;
wire \road[0]~reg0_q ;
wire \road[1]~reg0_q ;
wire \road[2]~reg0_q ;
wire \road[3]~reg0feeder_combout ;
wire \road[3]~reg0_q ;
wire \road[4]~reg0_q ;
wire \road[5]~reg0feeder_combout ;
wire \road[5]~reg0_q ;
wire \road[6]~reg0feeder_combout ;
wire \road[6]~reg0_q ;
wire \road[7]~reg0feeder_combout ;
wire \road[7]~reg0_q ;
wire \road[8]~reg0feeder_combout ;
wire \road[8]~reg0_q ;
wire \road[9]~reg0feeder_combout ;
wire \road[9]~reg0_q ;
wire \road[10]~reg0feeder_combout ;
wire \road[10]~reg0_q ;
wire \road[11]~reg0feeder_combout ;
wire \road[11]~reg0_q ;
wire \road[12]~reg0_q ;
wire \road[13]~reg0feeder_combout ;
wire \road[13]~reg0_q ;
wire \road[14]~reg0feeder_combout ;
wire \road[14]~reg0_q ;
wire \road[15]~reg0feeder_combout ;
wire \road[15]~reg0_q ;
wire \road[16]~reg0feeder_combout ;
wire \road[16]~reg0_q ;
wire \road[17]~reg0feeder_combout ;
wire \road[17]~reg0_q ;
wire [3:0] \green|counter_num_1|bin_num ;
wire [3:0] \red|counter_num_0|bin_num ;
wire [26:0] \clock_module|clock_count ;
wire [3:0] \yellow|counter_num_0|bin_num ;
wire [3:0] \green|counter_num_0|bin_num ;
wire [3:0] \red|counter_num_1|bin_num ;
wire [3:0] \yellow|counter_num_1|bin_num ;


hard_block auto_generated_inst(
	.devpor(devpor),
	.devclrn(devclrn),
	.devoe(devoe));

// Location: IOOBUF_X74_Y0_N23
cycloneive_io_obuf \highway_0[0]~output (
	.i(!\decoder_highway_0|WideOr6~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\highway_0[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \highway_0[0]~output .bus_hold = "false";
defparam \highway_0[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y0_N23
cycloneive_io_obuf \highway_0[1]~output (
	.i(\decoder_highway_0|WideOr5~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\highway_0[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \highway_0[1]~output .bus_hold = "false";
defparam \highway_0[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y0_N16
cycloneive_io_obuf \highway_0[2]~output (
	.i(\decoder_highway_0|WideOr4~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\highway_0[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \highway_0[2]~output .bus_hold = "false";
defparam \highway_0[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y0_N16
cycloneive_io_obuf \highway_0[3]~output (
	.i(\decoder_highway_0|WideOr3~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\highway_0[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \highway_0[3]~output .bus_hold = "false";
defparam \highway_0[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X65_Y0_N9
cycloneive_io_obuf \highway_0[4]~output (
	.i(\decoder_highway_0|WideOr2~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\highway_0[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \highway_0[4]~output .bus_hold = "false";
defparam \highway_0[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X65_Y0_N2
cycloneive_io_obuf \highway_0[5]~output (
	.i(\decoder_highway_0|WideOr1~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\highway_0[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \highway_0[5]~output .bus_hold = "false";
defparam \highway_0[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y0_N23
cycloneive_io_obuf \highway_0[6]~output (
	.i(\decoder_highway_0|WideOr0~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\highway_0[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \highway_0[6]~output .bus_hold = "false";
defparam \highway_0[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y0_N23
cycloneive_io_obuf \highway_1[0]~output (
	.i(!\decoder_highway_1|WideOr6~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\highway_1[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \highway_1[0]~output .bus_hold = "false";
defparam \highway_1[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X69_Y0_N9
cycloneive_io_obuf \highway_1[1]~output (
	.i(\decoder_highway_1|WideOr5~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\highway_1[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \highway_1[1]~output .bus_hold = "false";
defparam \highway_1[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y0_N2
cycloneive_io_obuf \highway_1[2]~output (
	.i(\decoder_highway_1|WideOr4~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\highway_1[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \highway_1[2]~output .bus_hold = "false";
defparam \highway_1[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X62_Y0_N16
cycloneive_io_obuf \highway_1[3]~output (
	.i(\decoder_highway_1|WideOr3~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\highway_1[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \highway_1[3]~output .bus_hold = "false";
defparam \highway_1[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X62_Y0_N23
cycloneive_io_obuf \highway_1[4]~output (
	.i(\decoder_highway_1|WideOr2~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\highway_1[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \highway_1[4]~output .bus_hold = "false";
defparam \highway_1[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y0_N9
cycloneive_io_obuf \highway_1[5]~output (
	.i(\decoder_highway_1|WideOr1~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\highway_1[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \highway_1[5]~output .bus_hold = "false";
defparam \highway_1[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X74_Y0_N16
cycloneive_io_obuf \highway_1[6]~output (
	.i(\decoder_highway_1|WideOr0~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\highway_1[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \highway_1[6]~output .bus_hold = "false";
defparam \highway_1[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X79_Y0_N23
cycloneive_io_obuf \country_0[0]~output (
	.i(!\decoder_country_0|WideOr6~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\country_0[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \country_0[0]~output .bus_hold = "false";
defparam \country_0[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X83_Y0_N16
cycloneive_io_obuf \country_0[1]~output (
	.i(\decoder_country_0|WideOr5~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\country_0[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \country_0[1]~output .bus_hold = "false";
defparam \country_0[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X83_Y0_N23
cycloneive_io_obuf \country_0[2]~output (
	.i(\decoder_country_0|WideOr4~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\country_0[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \country_0[2]~output .bus_hold = "false";
defparam \country_0[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X74_Y0_N2
cycloneive_io_obuf \country_0[3]~output (
	.i(\decoder_country_0|WideOr3~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\country_0[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \country_0[3]~output .bus_hold = "false";
defparam \country_0[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X74_Y0_N9
cycloneive_io_obuf \country_0[4]~output (
	.i(\decoder_country_0|WideOr2~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\country_0[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \country_0[4]~output .bus_hold = "false";
defparam \country_0[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X107_Y0_N9
cycloneive_io_obuf \country_0[5]~output (
	.i(\decoder_country_0|WideOr1~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\country_0[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \country_0[5]~output .bus_hold = "false";
defparam \country_0[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X98_Y0_N23
cycloneive_io_obuf \country_0[6]~output (
	.i(\decoder_country_0|WideOr0~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\country_0[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \country_0[6]~output .bus_hold = "false";
defparam \country_0[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X69_Y0_N2
cycloneive_io_obuf \country_1[0]~output (
	.i(!\decoder_country_1|WideOr6~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\country_1[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \country_1[0]~output .bus_hold = "false";
defparam \country_1[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X79_Y0_N16
cycloneive_io_obuf \country_1[1]~output (
	.i(\decoder_country_1|WideOr5~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\country_1[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \country_1[1]~output .bus_hold = "false";
defparam \country_1[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X72_Y0_N9
cycloneive_io_obuf \country_1[2]~output (
	.i(\decoder_country_1|WideOr4~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\country_1[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \country_1[2]~output .bus_hold = "false";
defparam \country_1[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X72_Y0_N2
cycloneive_io_obuf \country_1[3]~output (
	.i(\decoder_country_1|WideOr3~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\country_1[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \country_1[3]~output .bus_hold = "false";
defparam \country_1[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X98_Y0_N16
cycloneive_io_obuf \country_1[4]~output (
	.i(\decoder_country_1|WideOr2~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\country_1[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \country_1[4]~output .bus_hold = "false";
defparam \country_1[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X87_Y0_N16
cycloneive_io_obuf \country_1[5]~output (
	.i(\decoder_country_1|WideOr1~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\country_1[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \country_1[5]~output .bus_hold = "false";
defparam \country_1[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X85_Y0_N9
cycloneive_io_obuf \country_1[6]~output (
	.i(\decoder_country_1|WideOr0~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\country_1[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \country_1[6]~output .bus_hold = "false";
defparam \country_1[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y73_N23
cycloneive_io_obuf \check~output (
	.i(\check~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\check~output_o ),
	.obar());
// synopsys translate_off
defparam \check~output .bus_hold = "false";
defparam \check~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X58_Y73_N2
cycloneive_io_obuf \state_out[0]~output (
	.i(\state_out[0]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\state_out[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \state_out[0]~output .bus_hold = "false";
defparam \state_out[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X65_Y73_N9
cycloneive_io_obuf \state_out[1]~output (
	.i(\state_out[1]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\state_out[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \state_out[1]~output .bus_hold = "false";
defparam \state_out[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y73_N2
cycloneive_io_obuf \state_out[2]~output (
	.i(\state_out[2]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\state_out[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \state_out[2]~output .bus_hold = "false";
defparam \state_out[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y73_N16
cycloneive_io_obuf \state_out[3]~output (
	.i(\state_out[3]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\state_out[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \state_out[3]~output .bus_hold = "false";
defparam \state_out[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y73_N16
cycloneive_io_obuf \road[0]~output (
	.i(\road[0]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\road[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \road[0]~output .bus_hold = "false";
defparam \road[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X74_Y73_N23
cycloneive_io_obuf \road[1]~output (
	.i(\road[1]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\road[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \road[1]~output .bus_hold = "false";
defparam \road[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X72_Y73_N23
cycloneive_io_obuf \road[2]~output (
	.i(\road[2]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\road[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \road[2]~output .bus_hold = "false";
defparam \road[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X74_Y73_N16
cycloneive_io_obuf \road[3]~output (
	.i(\road[3]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\road[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \road[3]~output .bus_hold = "false";
defparam \road[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X72_Y73_N16
cycloneive_io_obuf \road[4]~output (
	.i(\road[4]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\road[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \road[4]~output .bus_hold = "false";
defparam \road[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X85_Y73_N23
cycloneive_io_obuf \road[5]~output (
	.i(\road[5]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\road[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \road[5]~output .bus_hold = "false";
defparam \road[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X83_Y73_N2
cycloneive_io_obuf \road[6]~output (
	.i(\road[6]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\road[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \road[6]~output .bus_hold = "false";
defparam \road[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X111_Y73_N9
cycloneive_io_obuf \road[7]~output (
	.i(\road[7]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\road[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \road[7]~output .bus_hold = "false";
defparam \road[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X107_Y73_N9
cycloneive_io_obuf \road[8]~output (
	.i(\road[8]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\road[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \road[8]~output .bus_hold = "false";
defparam \road[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X69_Y73_N2
cycloneive_io_obuf \road[9]~output (
	.i(\road[9]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\road[9]~output_o ),
	.obar());
// synopsys translate_off
defparam \road[9]~output .bus_hold = "false";
defparam \road[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X72_Y73_N2
cycloneive_io_obuf \road[10]~output (
	.i(\road[10]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\road[10]~output_o ),
	.obar());
// synopsys translate_off
defparam \road[10]~output .bus_hold = "false";
defparam \road[10]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X72_Y73_N9
cycloneive_io_obuf \road[11]~output (
	.i(\road[11]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\road[11]~output_o ),
	.obar());
// synopsys translate_off
defparam \road[11]~output .bus_hold = "false";
defparam \road[11]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X87_Y73_N9
cycloneive_io_obuf \road[12]~output (
	.i(\road[12]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\road[12]~output_o ),
	.obar());
// synopsys translate_off
defparam \road[12]~output .bus_hold = "false";
defparam \road[12]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X87_Y73_N16
cycloneive_io_obuf \road[13]~output (
	.i(\road[13]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\road[13]~output_o ),
	.obar());
// synopsys translate_off
defparam \road[13]~output .bus_hold = "false";
defparam \road[13]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X107_Y73_N16
cycloneive_io_obuf \road[14]~output (
	.i(\road[14]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\road[14]~output_o ),
	.obar());
// synopsys translate_off
defparam \road[14]~output .bus_hold = "false";
defparam \road[14]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X94_Y73_N9
cycloneive_io_obuf \road[15]~output (
	.i(\road[15]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\road[15]~output_o ),
	.obar());
// synopsys translate_off
defparam \road[15]~output .bus_hold = "false";
defparam \road[15]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X94_Y73_N2
cycloneive_io_obuf \road[16]~output (
	.i(\road[16]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\road[16]~output_o ),
	.obar());
// synopsys translate_off
defparam \road[16]~output .bus_hold = "false";
defparam \road[16]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X69_Y73_N16
cycloneive_io_obuf \road[17]~output (
	.i(\road[17]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\road[17]~output_o ),
	.obar());
// synopsys translate_off
defparam \road[17]~output .bus_hold = "false";
defparam \road[17]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOIBUF_X0_Y36_N15
cycloneive_io_ibuf \clk_in~input (
	.i(clk_in),
	.ibar(gnd),
	.o(\clk_in~input_o ));
// synopsys translate_off
defparam \clk_in~input .bus_hold = "false";
defparam \clk_in~input .simulate_z_as = "z";
// synopsys translate_on

// Location: CLKCTRL_G4
cycloneive_clkctrl \clk_in~inputclkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\clk_in~input_o }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\clk_in~inputclkctrl_outclk ));
// synopsys translate_off
defparam \clk_in~inputclkctrl .clock_type = "global clock";
defparam \clk_in~inputclkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: IOIBUF_X58_Y0_N8
cycloneive_io_ibuf \rst_clk~input (
	.i(rst_clk),
	.ibar(gnd),
	.o(\rst_clk~input_o ));
// synopsys translate_off
defparam \rst_clk~input .bus_hold = "false";
defparam \rst_clk~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X66_Y60_N6
cycloneive_lcell_comb \clock_module|clock_count[0]~27 (
// Equation(s):
// \clock_module|clock_count[0]~27_combout  = \clock_module|clock_count [0] $ (VCC)
// \clock_module|clock_count[0]~28  = CARRY(\clock_module|clock_count [0])

	.dataa(gnd),
	.datab(\clock_module|clock_count [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\clock_module|clock_count[0]~27_combout ),
	.cout(\clock_module|clock_count[0]~28 ));
// synopsys translate_off
defparam \clock_module|clock_count[0]~27 .lut_mask = 16'h33CC;
defparam \clock_module|clock_count[0]~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y59_N0
cycloneive_lcell_comb \clock_module|clock_count[16]~29 (
// Equation(s):
// \clock_module|clock_count[16]~29_combout  = (\rst_clk~input_o ) # (!\clock_module|Equal0~8_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\rst_clk~input_o ),
	.datad(\clock_module|Equal0~8_combout ),
	.cin(gnd),
	.combout(\clock_module|clock_count[16]~29_combout ),
	.cout());
// synopsys translate_off
defparam \clock_module|clock_count[16]~29 .lut_mask = 16'hF0FF;
defparam \clock_module|clock_count[16]~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y60_N7
dffeas \clock_module|clock_count[0] (
	.clk(\clk_in~inputclkctrl_outclk ),
	.d(\clock_module|clock_count[0]~27_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\clock_module|clock_count[16]~29_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\clock_module|clock_count [0]),
	.prn(vcc));
// synopsys translate_off
defparam \clock_module|clock_count[0] .is_wysiwyg = "true";
defparam \clock_module|clock_count[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y60_N8
cycloneive_lcell_comb \clock_module|clock_count[1]~30 (
// Equation(s):
// \clock_module|clock_count[1]~30_combout  = (\clock_module|clock_count [1] & (!\clock_module|clock_count[0]~28 )) # (!\clock_module|clock_count [1] & ((\clock_module|clock_count[0]~28 ) # (GND)))
// \clock_module|clock_count[1]~31  = CARRY((!\clock_module|clock_count[0]~28 ) # (!\clock_module|clock_count [1]))

	.dataa(gnd),
	.datab(\clock_module|clock_count [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\clock_module|clock_count[0]~28 ),
	.combout(\clock_module|clock_count[1]~30_combout ),
	.cout(\clock_module|clock_count[1]~31 ));
// synopsys translate_off
defparam \clock_module|clock_count[1]~30 .lut_mask = 16'h3C3F;
defparam \clock_module|clock_count[1]~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X66_Y60_N9
dffeas \clock_module|clock_count[1] (
	.clk(\clk_in~inputclkctrl_outclk ),
	.d(\clock_module|clock_count[1]~30_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\clock_module|clock_count[16]~29_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\clock_module|clock_count [1]),
	.prn(vcc));
// synopsys translate_off
defparam \clock_module|clock_count[1] .is_wysiwyg = "true";
defparam \clock_module|clock_count[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y60_N10
cycloneive_lcell_comb \clock_module|clock_count[2]~32 (
// Equation(s):
// \clock_module|clock_count[2]~32_combout  = (\clock_module|clock_count [2] & (\clock_module|clock_count[1]~31  $ (GND))) # (!\clock_module|clock_count [2] & (!\clock_module|clock_count[1]~31  & VCC))
// \clock_module|clock_count[2]~33  = CARRY((\clock_module|clock_count [2] & !\clock_module|clock_count[1]~31 ))

	.dataa(\clock_module|clock_count [2]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\clock_module|clock_count[1]~31 ),
	.combout(\clock_module|clock_count[2]~32_combout ),
	.cout(\clock_module|clock_count[2]~33 ));
// synopsys translate_off
defparam \clock_module|clock_count[2]~32 .lut_mask = 16'hA50A;
defparam \clock_module|clock_count[2]~32 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X66_Y60_N11
dffeas \clock_module|clock_count[2] (
	.clk(\clk_in~inputclkctrl_outclk ),
	.d(\clock_module|clock_count[2]~32_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\clock_module|clock_count[16]~29_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\clock_module|clock_count [2]),
	.prn(vcc));
// synopsys translate_off
defparam \clock_module|clock_count[2] .is_wysiwyg = "true";
defparam \clock_module|clock_count[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y60_N12
cycloneive_lcell_comb \clock_module|clock_count[3]~34 (
// Equation(s):
// \clock_module|clock_count[3]~34_combout  = (\clock_module|clock_count [3] & (!\clock_module|clock_count[2]~33 )) # (!\clock_module|clock_count [3] & ((\clock_module|clock_count[2]~33 ) # (GND)))
// \clock_module|clock_count[3]~35  = CARRY((!\clock_module|clock_count[2]~33 ) # (!\clock_module|clock_count [3]))

	.dataa(\clock_module|clock_count [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\clock_module|clock_count[2]~33 ),
	.combout(\clock_module|clock_count[3]~34_combout ),
	.cout(\clock_module|clock_count[3]~35 ));
// synopsys translate_off
defparam \clock_module|clock_count[3]~34 .lut_mask = 16'h5A5F;
defparam \clock_module|clock_count[3]~34 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X66_Y60_N13
dffeas \clock_module|clock_count[3] (
	.clk(\clk_in~inputclkctrl_outclk ),
	.d(\clock_module|clock_count[3]~34_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\clock_module|clock_count[16]~29_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\clock_module|clock_count [3]),
	.prn(vcc));
// synopsys translate_off
defparam \clock_module|clock_count[3] .is_wysiwyg = "true";
defparam \clock_module|clock_count[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y60_N14
cycloneive_lcell_comb \clock_module|clock_count[4]~36 (
// Equation(s):
// \clock_module|clock_count[4]~36_combout  = (\clock_module|clock_count [4] & (\clock_module|clock_count[3]~35  $ (GND))) # (!\clock_module|clock_count [4] & (!\clock_module|clock_count[3]~35  & VCC))
// \clock_module|clock_count[4]~37  = CARRY((\clock_module|clock_count [4] & !\clock_module|clock_count[3]~35 ))

	.dataa(gnd),
	.datab(\clock_module|clock_count [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\clock_module|clock_count[3]~35 ),
	.combout(\clock_module|clock_count[4]~36_combout ),
	.cout(\clock_module|clock_count[4]~37 ));
// synopsys translate_off
defparam \clock_module|clock_count[4]~36 .lut_mask = 16'hC30C;
defparam \clock_module|clock_count[4]~36 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X66_Y60_N15
dffeas \clock_module|clock_count[4] (
	.clk(\clk_in~inputclkctrl_outclk ),
	.d(\clock_module|clock_count[4]~36_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\clock_module|clock_count[16]~29_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\clock_module|clock_count [4]),
	.prn(vcc));
// synopsys translate_off
defparam \clock_module|clock_count[4] .is_wysiwyg = "true";
defparam \clock_module|clock_count[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y60_N16
cycloneive_lcell_comb \clock_module|clock_count[5]~38 (
// Equation(s):
// \clock_module|clock_count[5]~38_combout  = (\clock_module|clock_count [5] & (!\clock_module|clock_count[4]~37 )) # (!\clock_module|clock_count [5] & ((\clock_module|clock_count[4]~37 ) # (GND)))
// \clock_module|clock_count[5]~39  = CARRY((!\clock_module|clock_count[4]~37 ) # (!\clock_module|clock_count [5]))

	.dataa(gnd),
	.datab(\clock_module|clock_count [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\clock_module|clock_count[4]~37 ),
	.combout(\clock_module|clock_count[5]~38_combout ),
	.cout(\clock_module|clock_count[5]~39 ));
// synopsys translate_off
defparam \clock_module|clock_count[5]~38 .lut_mask = 16'h3C3F;
defparam \clock_module|clock_count[5]~38 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X66_Y60_N17
dffeas \clock_module|clock_count[5] (
	.clk(\clk_in~inputclkctrl_outclk ),
	.d(\clock_module|clock_count[5]~38_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\clock_module|clock_count[16]~29_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\clock_module|clock_count [5]),
	.prn(vcc));
// synopsys translate_off
defparam \clock_module|clock_count[5] .is_wysiwyg = "true";
defparam \clock_module|clock_count[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y60_N18
cycloneive_lcell_comb \clock_module|clock_count[6]~40 (
// Equation(s):
// \clock_module|clock_count[6]~40_combout  = (\clock_module|clock_count [6] & (\clock_module|clock_count[5]~39  $ (GND))) # (!\clock_module|clock_count [6] & (!\clock_module|clock_count[5]~39  & VCC))
// \clock_module|clock_count[6]~41  = CARRY((\clock_module|clock_count [6] & !\clock_module|clock_count[5]~39 ))

	.dataa(\clock_module|clock_count [6]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\clock_module|clock_count[5]~39 ),
	.combout(\clock_module|clock_count[6]~40_combout ),
	.cout(\clock_module|clock_count[6]~41 ));
// synopsys translate_off
defparam \clock_module|clock_count[6]~40 .lut_mask = 16'hA50A;
defparam \clock_module|clock_count[6]~40 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X66_Y60_N19
dffeas \clock_module|clock_count[6] (
	.clk(\clk_in~inputclkctrl_outclk ),
	.d(\clock_module|clock_count[6]~40_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\clock_module|clock_count[16]~29_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\clock_module|clock_count [6]),
	.prn(vcc));
// synopsys translate_off
defparam \clock_module|clock_count[6] .is_wysiwyg = "true";
defparam \clock_module|clock_count[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y60_N20
cycloneive_lcell_comb \clock_module|clock_count[7]~42 (
// Equation(s):
// \clock_module|clock_count[7]~42_combout  = (\clock_module|clock_count [7] & (!\clock_module|clock_count[6]~41 )) # (!\clock_module|clock_count [7] & ((\clock_module|clock_count[6]~41 ) # (GND)))
// \clock_module|clock_count[7]~43  = CARRY((!\clock_module|clock_count[6]~41 ) # (!\clock_module|clock_count [7]))

	.dataa(gnd),
	.datab(\clock_module|clock_count [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\clock_module|clock_count[6]~41 ),
	.combout(\clock_module|clock_count[7]~42_combout ),
	.cout(\clock_module|clock_count[7]~43 ));
// synopsys translate_off
defparam \clock_module|clock_count[7]~42 .lut_mask = 16'h3C3F;
defparam \clock_module|clock_count[7]~42 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X66_Y60_N21
dffeas \clock_module|clock_count[7] (
	.clk(\clk_in~inputclkctrl_outclk ),
	.d(\clock_module|clock_count[7]~42_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\clock_module|clock_count[16]~29_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\clock_module|clock_count [7]),
	.prn(vcc));
// synopsys translate_off
defparam \clock_module|clock_count[7] .is_wysiwyg = "true";
defparam \clock_module|clock_count[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y60_N22
cycloneive_lcell_comb \clock_module|clock_count[8]~44 (
// Equation(s):
// \clock_module|clock_count[8]~44_combout  = (\clock_module|clock_count [8] & (\clock_module|clock_count[7]~43  $ (GND))) # (!\clock_module|clock_count [8] & (!\clock_module|clock_count[7]~43  & VCC))
// \clock_module|clock_count[8]~45  = CARRY((\clock_module|clock_count [8] & !\clock_module|clock_count[7]~43 ))

	.dataa(\clock_module|clock_count [8]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\clock_module|clock_count[7]~43 ),
	.combout(\clock_module|clock_count[8]~44_combout ),
	.cout(\clock_module|clock_count[8]~45 ));
// synopsys translate_off
defparam \clock_module|clock_count[8]~44 .lut_mask = 16'hA50A;
defparam \clock_module|clock_count[8]~44 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X66_Y60_N23
dffeas \clock_module|clock_count[8] (
	.clk(\clk_in~inputclkctrl_outclk ),
	.d(\clock_module|clock_count[8]~44_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\clock_module|clock_count[16]~29_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\clock_module|clock_count [8]),
	.prn(vcc));
// synopsys translate_off
defparam \clock_module|clock_count[8] .is_wysiwyg = "true";
defparam \clock_module|clock_count[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y60_N24
cycloneive_lcell_comb \clock_module|clock_count[9]~46 (
// Equation(s):
// \clock_module|clock_count[9]~46_combout  = (\clock_module|clock_count [9] & (!\clock_module|clock_count[8]~45 )) # (!\clock_module|clock_count [9] & ((\clock_module|clock_count[8]~45 ) # (GND)))
// \clock_module|clock_count[9]~47  = CARRY((!\clock_module|clock_count[8]~45 ) # (!\clock_module|clock_count [9]))

	.dataa(gnd),
	.datab(\clock_module|clock_count [9]),
	.datac(gnd),
	.datad(vcc),
	.cin(\clock_module|clock_count[8]~45 ),
	.combout(\clock_module|clock_count[9]~46_combout ),
	.cout(\clock_module|clock_count[9]~47 ));
// synopsys translate_off
defparam \clock_module|clock_count[9]~46 .lut_mask = 16'h3C3F;
defparam \clock_module|clock_count[9]~46 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X66_Y60_N25
dffeas \clock_module|clock_count[9] (
	.clk(\clk_in~inputclkctrl_outclk ),
	.d(\clock_module|clock_count[9]~46_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\clock_module|clock_count[16]~29_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\clock_module|clock_count [9]),
	.prn(vcc));
// synopsys translate_off
defparam \clock_module|clock_count[9] .is_wysiwyg = "true";
defparam \clock_module|clock_count[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y60_N26
cycloneive_lcell_comb \clock_module|clock_count[10]~48 (
// Equation(s):
// \clock_module|clock_count[10]~48_combout  = (\clock_module|clock_count [10] & (\clock_module|clock_count[9]~47  $ (GND))) # (!\clock_module|clock_count [10] & (!\clock_module|clock_count[9]~47  & VCC))
// \clock_module|clock_count[10]~49  = CARRY((\clock_module|clock_count [10] & !\clock_module|clock_count[9]~47 ))

	.dataa(\clock_module|clock_count [10]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\clock_module|clock_count[9]~47 ),
	.combout(\clock_module|clock_count[10]~48_combout ),
	.cout(\clock_module|clock_count[10]~49 ));
// synopsys translate_off
defparam \clock_module|clock_count[10]~48 .lut_mask = 16'hA50A;
defparam \clock_module|clock_count[10]~48 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X66_Y60_N27
dffeas \clock_module|clock_count[10] (
	.clk(\clk_in~inputclkctrl_outclk ),
	.d(\clock_module|clock_count[10]~48_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\clock_module|clock_count[16]~29_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\clock_module|clock_count [10]),
	.prn(vcc));
// synopsys translate_off
defparam \clock_module|clock_count[10] .is_wysiwyg = "true";
defparam \clock_module|clock_count[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y60_N28
cycloneive_lcell_comb \clock_module|clock_count[11]~50 (
// Equation(s):
// \clock_module|clock_count[11]~50_combout  = (\clock_module|clock_count [11] & (!\clock_module|clock_count[10]~49 )) # (!\clock_module|clock_count [11] & ((\clock_module|clock_count[10]~49 ) # (GND)))
// \clock_module|clock_count[11]~51  = CARRY((!\clock_module|clock_count[10]~49 ) # (!\clock_module|clock_count [11]))

	.dataa(gnd),
	.datab(\clock_module|clock_count [11]),
	.datac(gnd),
	.datad(vcc),
	.cin(\clock_module|clock_count[10]~49 ),
	.combout(\clock_module|clock_count[11]~50_combout ),
	.cout(\clock_module|clock_count[11]~51 ));
// synopsys translate_off
defparam \clock_module|clock_count[11]~50 .lut_mask = 16'h3C3F;
defparam \clock_module|clock_count[11]~50 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X66_Y60_N29
dffeas \clock_module|clock_count[11] (
	.clk(\clk_in~inputclkctrl_outclk ),
	.d(\clock_module|clock_count[11]~50_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\clock_module|clock_count[16]~29_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\clock_module|clock_count [11]),
	.prn(vcc));
// synopsys translate_off
defparam \clock_module|clock_count[11] .is_wysiwyg = "true";
defparam \clock_module|clock_count[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y60_N30
cycloneive_lcell_comb \clock_module|clock_count[12]~52 (
// Equation(s):
// \clock_module|clock_count[12]~52_combout  = (\clock_module|clock_count [12] & (\clock_module|clock_count[11]~51  $ (GND))) # (!\clock_module|clock_count [12] & (!\clock_module|clock_count[11]~51  & VCC))
// \clock_module|clock_count[12]~53  = CARRY((\clock_module|clock_count [12] & !\clock_module|clock_count[11]~51 ))

	.dataa(gnd),
	.datab(\clock_module|clock_count [12]),
	.datac(gnd),
	.datad(vcc),
	.cin(\clock_module|clock_count[11]~51 ),
	.combout(\clock_module|clock_count[12]~52_combout ),
	.cout(\clock_module|clock_count[12]~53 ));
// synopsys translate_off
defparam \clock_module|clock_count[12]~52 .lut_mask = 16'hC30C;
defparam \clock_module|clock_count[12]~52 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X65_Y59_N13
dffeas \clock_module|clock_count[12] (
	.clk(\clk_in~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\clock_module|clock_count[12]~52_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\clock_module|clock_count[16]~29_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\clock_module|clock_count [12]),
	.prn(vcc));
// synopsys translate_off
defparam \clock_module|clock_count[12] .is_wysiwyg = "true";
defparam \clock_module|clock_count[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y59_N0
cycloneive_lcell_comb \clock_module|clock_count[13]~54 (
// Equation(s):
// \clock_module|clock_count[13]~54_combout  = (\clock_module|clock_count [13] & (!\clock_module|clock_count[12]~53 )) # (!\clock_module|clock_count [13] & ((\clock_module|clock_count[12]~53 ) # (GND)))
// \clock_module|clock_count[13]~55  = CARRY((!\clock_module|clock_count[12]~53 ) # (!\clock_module|clock_count [13]))

	.dataa(gnd),
	.datab(\clock_module|clock_count [13]),
	.datac(gnd),
	.datad(vcc),
	.cin(\clock_module|clock_count[12]~53 ),
	.combout(\clock_module|clock_count[13]~54_combout ),
	.cout(\clock_module|clock_count[13]~55 ));
// synopsys translate_off
defparam \clock_module|clock_count[13]~54 .lut_mask = 16'h3C3F;
defparam \clock_module|clock_count[13]~54 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X66_Y59_N1
dffeas \clock_module|clock_count[13] (
	.clk(\clk_in~inputclkctrl_outclk ),
	.d(\clock_module|clock_count[13]~54_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\clock_module|clock_count[16]~29_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\clock_module|clock_count [13]),
	.prn(vcc));
// synopsys translate_off
defparam \clock_module|clock_count[13] .is_wysiwyg = "true";
defparam \clock_module|clock_count[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y59_N2
cycloneive_lcell_comb \clock_module|clock_count[14]~56 (
// Equation(s):
// \clock_module|clock_count[14]~56_combout  = (\clock_module|clock_count [14] & (\clock_module|clock_count[13]~55  $ (GND))) # (!\clock_module|clock_count [14] & (!\clock_module|clock_count[13]~55  & VCC))
// \clock_module|clock_count[14]~57  = CARRY((\clock_module|clock_count [14] & !\clock_module|clock_count[13]~55 ))

	.dataa(gnd),
	.datab(\clock_module|clock_count [14]),
	.datac(gnd),
	.datad(vcc),
	.cin(\clock_module|clock_count[13]~55 ),
	.combout(\clock_module|clock_count[14]~56_combout ),
	.cout(\clock_module|clock_count[14]~57 ));
// synopsys translate_off
defparam \clock_module|clock_count[14]~56 .lut_mask = 16'hC30C;
defparam \clock_module|clock_count[14]~56 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X66_Y59_N3
dffeas \clock_module|clock_count[14] (
	.clk(\clk_in~inputclkctrl_outclk ),
	.d(\clock_module|clock_count[14]~56_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\clock_module|clock_count[16]~29_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\clock_module|clock_count [14]),
	.prn(vcc));
// synopsys translate_off
defparam \clock_module|clock_count[14] .is_wysiwyg = "true";
defparam \clock_module|clock_count[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y59_N4
cycloneive_lcell_comb \clock_module|clock_count[15]~58 (
// Equation(s):
// \clock_module|clock_count[15]~58_combout  = (\clock_module|clock_count [15] & (!\clock_module|clock_count[14]~57 )) # (!\clock_module|clock_count [15] & ((\clock_module|clock_count[14]~57 ) # (GND)))
// \clock_module|clock_count[15]~59  = CARRY((!\clock_module|clock_count[14]~57 ) # (!\clock_module|clock_count [15]))

	.dataa(gnd),
	.datab(\clock_module|clock_count [15]),
	.datac(gnd),
	.datad(vcc),
	.cin(\clock_module|clock_count[14]~57 ),
	.combout(\clock_module|clock_count[15]~58_combout ),
	.cout(\clock_module|clock_count[15]~59 ));
// synopsys translate_off
defparam \clock_module|clock_count[15]~58 .lut_mask = 16'h3C3F;
defparam \clock_module|clock_count[15]~58 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X66_Y59_N5
dffeas \clock_module|clock_count[15] (
	.clk(\clk_in~inputclkctrl_outclk ),
	.d(\clock_module|clock_count[15]~58_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\clock_module|clock_count[16]~29_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\clock_module|clock_count [15]),
	.prn(vcc));
// synopsys translate_off
defparam \clock_module|clock_count[15] .is_wysiwyg = "true";
defparam \clock_module|clock_count[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y59_N6
cycloneive_lcell_comb \clock_module|clock_count[16]~60 (
// Equation(s):
// \clock_module|clock_count[16]~60_combout  = (\clock_module|clock_count [16] & (\clock_module|clock_count[15]~59  $ (GND))) # (!\clock_module|clock_count [16] & (!\clock_module|clock_count[15]~59  & VCC))
// \clock_module|clock_count[16]~61  = CARRY((\clock_module|clock_count [16] & !\clock_module|clock_count[15]~59 ))

	.dataa(\clock_module|clock_count [16]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\clock_module|clock_count[15]~59 ),
	.combout(\clock_module|clock_count[16]~60_combout ),
	.cout(\clock_module|clock_count[16]~61 ));
// synopsys translate_off
defparam \clock_module|clock_count[16]~60 .lut_mask = 16'hA50A;
defparam \clock_module|clock_count[16]~60 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X66_Y59_N7
dffeas \clock_module|clock_count[16] (
	.clk(\clk_in~inputclkctrl_outclk ),
	.d(\clock_module|clock_count[16]~60_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\clock_module|clock_count[16]~29_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\clock_module|clock_count [16]),
	.prn(vcc));
// synopsys translate_off
defparam \clock_module|clock_count[16] .is_wysiwyg = "true";
defparam \clock_module|clock_count[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y59_N8
cycloneive_lcell_comb \clock_module|clock_count[17]~62 (
// Equation(s):
// \clock_module|clock_count[17]~62_combout  = (\clock_module|clock_count [17] & (!\clock_module|clock_count[16]~61 )) # (!\clock_module|clock_count [17] & ((\clock_module|clock_count[16]~61 ) # (GND)))
// \clock_module|clock_count[17]~63  = CARRY((!\clock_module|clock_count[16]~61 ) # (!\clock_module|clock_count [17]))

	.dataa(gnd),
	.datab(\clock_module|clock_count [17]),
	.datac(gnd),
	.datad(vcc),
	.cin(\clock_module|clock_count[16]~61 ),
	.combout(\clock_module|clock_count[17]~62_combout ),
	.cout(\clock_module|clock_count[17]~63 ));
// synopsys translate_off
defparam \clock_module|clock_count[17]~62 .lut_mask = 16'h3C3F;
defparam \clock_module|clock_count[17]~62 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X66_Y59_N9
dffeas \clock_module|clock_count[17] (
	.clk(\clk_in~inputclkctrl_outclk ),
	.d(\clock_module|clock_count[17]~62_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\clock_module|clock_count[16]~29_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\clock_module|clock_count [17]),
	.prn(vcc));
// synopsys translate_off
defparam \clock_module|clock_count[17] .is_wysiwyg = "true";
defparam \clock_module|clock_count[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y59_N10
cycloneive_lcell_comb \clock_module|clock_count[18]~64 (
// Equation(s):
// \clock_module|clock_count[18]~64_combout  = (\clock_module|clock_count [18] & (\clock_module|clock_count[17]~63  $ (GND))) # (!\clock_module|clock_count [18] & (!\clock_module|clock_count[17]~63  & VCC))
// \clock_module|clock_count[18]~65  = CARRY((\clock_module|clock_count [18] & !\clock_module|clock_count[17]~63 ))

	.dataa(\clock_module|clock_count [18]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\clock_module|clock_count[17]~63 ),
	.combout(\clock_module|clock_count[18]~64_combout ),
	.cout(\clock_module|clock_count[18]~65 ));
// synopsys translate_off
defparam \clock_module|clock_count[18]~64 .lut_mask = 16'hA50A;
defparam \clock_module|clock_count[18]~64 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X66_Y59_N11
dffeas \clock_module|clock_count[18] (
	.clk(\clk_in~inputclkctrl_outclk ),
	.d(\clock_module|clock_count[18]~64_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\clock_module|clock_count[16]~29_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\clock_module|clock_count [18]),
	.prn(vcc));
// synopsys translate_off
defparam \clock_module|clock_count[18] .is_wysiwyg = "true";
defparam \clock_module|clock_count[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y59_N12
cycloneive_lcell_comb \clock_module|clock_count[19]~66 (
// Equation(s):
// \clock_module|clock_count[19]~66_combout  = (\clock_module|clock_count [19] & (!\clock_module|clock_count[18]~65 )) # (!\clock_module|clock_count [19] & ((\clock_module|clock_count[18]~65 ) # (GND)))
// \clock_module|clock_count[19]~67  = CARRY((!\clock_module|clock_count[18]~65 ) # (!\clock_module|clock_count [19]))

	.dataa(\clock_module|clock_count [19]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\clock_module|clock_count[18]~65 ),
	.combout(\clock_module|clock_count[19]~66_combout ),
	.cout(\clock_module|clock_count[19]~67 ));
// synopsys translate_off
defparam \clock_module|clock_count[19]~66 .lut_mask = 16'h5A5F;
defparam \clock_module|clock_count[19]~66 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X66_Y59_N13
dffeas \clock_module|clock_count[19] (
	.clk(\clk_in~inputclkctrl_outclk ),
	.d(\clock_module|clock_count[19]~66_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\clock_module|clock_count[16]~29_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\clock_module|clock_count [19]),
	.prn(vcc));
// synopsys translate_off
defparam \clock_module|clock_count[19] .is_wysiwyg = "true";
defparam \clock_module|clock_count[19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y59_N14
cycloneive_lcell_comb \clock_module|clock_count[20]~68 (
// Equation(s):
// \clock_module|clock_count[20]~68_combout  = (\clock_module|clock_count [20] & (\clock_module|clock_count[19]~67  $ (GND))) # (!\clock_module|clock_count [20] & (!\clock_module|clock_count[19]~67  & VCC))
// \clock_module|clock_count[20]~69  = CARRY((\clock_module|clock_count [20] & !\clock_module|clock_count[19]~67 ))

	.dataa(gnd),
	.datab(\clock_module|clock_count [20]),
	.datac(gnd),
	.datad(vcc),
	.cin(\clock_module|clock_count[19]~67 ),
	.combout(\clock_module|clock_count[20]~68_combout ),
	.cout(\clock_module|clock_count[20]~69 ));
// synopsys translate_off
defparam \clock_module|clock_count[20]~68 .lut_mask = 16'hC30C;
defparam \clock_module|clock_count[20]~68 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X66_Y59_N15
dffeas \clock_module|clock_count[20] (
	.clk(\clk_in~inputclkctrl_outclk ),
	.d(\clock_module|clock_count[20]~68_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\clock_module|clock_count[16]~29_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\clock_module|clock_count [20]),
	.prn(vcc));
// synopsys translate_off
defparam \clock_module|clock_count[20] .is_wysiwyg = "true";
defparam \clock_module|clock_count[20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y59_N16
cycloneive_lcell_comb \clock_module|clock_count[21]~70 (
// Equation(s):
// \clock_module|clock_count[21]~70_combout  = (\clock_module|clock_count [21] & (!\clock_module|clock_count[20]~69 )) # (!\clock_module|clock_count [21] & ((\clock_module|clock_count[20]~69 ) # (GND)))
// \clock_module|clock_count[21]~71  = CARRY((!\clock_module|clock_count[20]~69 ) # (!\clock_module|clock_count [21]))

	.dataa(gnd),
	.datab(\clock_module|clock_count [21]),
	.datac(gnd),
	.datad(vcc),
	.cin(\clock_module|clock_count[20]~69 ),
	.combout(\clock_module|clock_count[21]~70_combout ),
	.cout(\clock_module|clock_count[21]~71 ));
// synopsys translate_off
defparam \clock_module|clock_count[21]~70 .lut_mask = 16'h3C3F;
defparam \clock_module|clock_count[21]~70 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X66_Y59_N17
dffeas \clock_module|clock_count[21] (
	.clk(\clk_in~inputclkctrl_outclk ),
	.d(\clock_module|clock_count[21]~70_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\clock_module|clock_count[16]~29_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\clock_module|clock_count [21]),
	.prn(vcc));
// synopsys translate_off
defparam \clock_module|clock_count[21] .is_wysiwyg = "true";
defparam \clock_module|clock_count[21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y59_N18
cycloneive_lcell_comb \clock_module|clock_count[22]~72 (
// Equation(s):
// \clock_module|clock_count[22]~72_combout  = (\clock_module|clock_count [22] & (\clock_module|clock_count[21]~71  $ (GND))) # (!\clock_module|clock_count [22] & (!\clock_module|clock_count[21]~71  & VCC))
// \clock_module|clock_count[22]~73  = CARRY((\clock_module|clock_count [22] & !\clock_module|clock_count[21]~71 ))

	.dataa(gnd),
	.datab(\clock_module|clock_count [22]),
	.datac(gnd),
	.datad(vcc),
	.cin(\clock_module|clock_count[21]~71 ),
	.combout(\clock_module|clock_count[22]~72_combout ),
	.cout(\clock_module|clock_count[22]~73 ));
// synopsys translate_off
defparam \clock_module|clock_count[22]~72 .lut_mask = 16'hC30C;
defparam \clock_module|clock_count[22]~72 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X66_Y59_N19
dffeas \clock_module|clock_count[22] (
	.clk(\clk_in~inputclkctrl_outclk ),
	.d(\clock_module|clock_count[22]~72_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\clock_module|clock_count[16]~29_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\clock_module|clock_count [22]),
	.prn(vcc));
// synopsys translate_off
defparam \clock_module|clock_count[22] .is_wysiwyg = "true";
defparam \clock_module|clock_count[22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y59_N20
cycloneive_lcell_comb \clock_module|clock_count[23]~74 (
// Equation(s):
// \clock_module|clock_count[23]~74_combout  = (\clock_module|clock_count [23] & (!\clock_module|clock_count[22]~73 )) # (!\clock_module|clock_count [23] & ((\clock_module|clock_count[22]~73 ) # (GND)))
// \clock_module|clock_count[23]~75  = CARRY((!\clock_module|clock_count[22]~73 ) # (!\clock_module|clock_count [23]))

	.dataa(gnd),
	.datab(\clock_module|clock_count [23]),
	.datac(gnd),
	.datad(vcc),
	.cin(\clock_module|clock_count[22]~73 ),
	.combout(\clock_module|clock_count[23]~74_combout ),
	.cout(\clock_module|clock_count[23]~75 ));
// synopsys translate_off
defparam \clock_module|clock_count[23]~74 .lut_mask = 16'h3C3F;
defparam \clock_module|clock_count[23]~74 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X66_Y59_N21
dffeas \clock_module|clock_count[23] (
	.clk(\clk_in~inputclkctrl_outclk ),
	.d(\clock_module|clock_count[23]~74_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\clock_module|clock_count[16]~29_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\clock_module|clock_count [23]),
	.prn(vcc));
// synopsys translate_off
defparam \clock_module|clock_count[23] .is_wysiwyg = "true";
defparam \clock_module|clock_count[23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y59_N30
cycloneive_lcell_comb \clock_module|Equal0~6 (
// Equation(s):
// \clock_module|Equal0~6_combout  = (\clock_module|clock_count [23]) # (((!\clock_module|clock_count [22]) # (!\clock_module|clock_count [20])) # (!\clock_module|clock_count [21]))

	.dataa(\clock_module|clock_count [23]),
	.datab(\clock_module|clock_count [21]),
	.datac(\clock_module|clock_count [20]),
	.datad(\clock_module|clock_count [22]),
	.cin(gnd),
	.combout(\clock_module|Equal0~6_combout ),
	.cout());
// synopsys translate_off
defparam \clock_module|Equal0~6 .lut_mask = 16'hBFFF;
defparam \clock_module|Equal0~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y59_N22
cycloneive_lcell_comb \clock_module|clock_count[24]~76 (
// Equation(s):
// \clock_module|clock_count[24]~76_combout  = (\clock_module|clock_count [24] & (\clock_module|clock_count[23]~75  $ (GND))) # (!\clock_module|clock_count [24] & (!\clock_module|clock_count[23]~75  & VCC))
// \clock_module|clock_count[24]~77  = CARRY((\clock_module|clock_count [24] & !\clock_module|clock_count[23]~75 ))

	.dataa(\clock_module|clock_count [24]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\clock_module|clock_count[23]~75 ),
	.combout(\clock_module|clock_count[24]~76_combout ),
	.cout(\clock_module|clock_count[24]~77 ));
// synopsys translate_off
defparam \clock_module|clock_count[24]~76 .lut_mask = 16'hA50A;
defparam \clock_module|clock_count[24]~76 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X66_Y59_N23
dffeas \clock_module|clock_count[24] (
	.clk(\clk_in~inputclkctrl_outclk ),
	.d(\clock_module|clock_count[24]~76_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\clock_module|clock_count[16]~29_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\clock_module|clock_count [24]),
	.prn(vcc));
// synopsys translate_off
defparam \clock_module|clock_count[24] .is_wysiwyg = "true";
defparam \clock_module|clock_count[24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y59_N24
cycloneive_lcell_comb \clock_module|clock_count[25]~78 (
// Equation(s):
// \clock_module|clock_count[25]~78_combout  = (\clock_module|clock_count [25] & (!\clock_module|clock_count[24]~77 )) # (!\clock_module|clock_count [25] & ((\clock_module|clock_count[24]~77 ) # (GND)))
// \clock_module|clock_count[25]~79  = CARRY((!\clock_module|clock_count[24]~77 ) # (!\clock_module|clock_count [25]))

	.dataa(gnd),
	.datab(\clock_module|clock_count [25]),
	.datac(gnd),
	.datad(vcc),
	.cin(\clock_module|clock_count[24]~77 ),
	.combout(\clock_module|clock_count[25]~78_combout ),
	.cout(\clock_module|clock_count[25]~79 ));
// synopsys translate_off
defparam \clock_module|clock_count[25]~78 .lut_mask = 16'h3C3F;
defparam \clock_module|clock_count[25]~78 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X66_Y59_N25
dffeas \clock_module|clock_count[25] (
	.clk(\clk_in~inputclkctrl_outclk ),
	.d(\clock_module|clock_count[25]~78_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\clock_module|clock_count[16]~29_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\clock_module|clock_count [25]),
	.prn(vcc));
// synopsys translate_off
defparam \clock_module|clock_count[25] .is_wysiwyg = "true";
defparam \clock_module|clock_count[25] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y59_N26
cycloneive_lcell_comb \clock_module|clock_count[26]~80 (
// Equation(s):
// \clock_module|clock_count[26]~80_combout  = \clock_module|clock_count [26] $ (!\clock_module|clock_count[25]~79 )

	.dataa(\clock_module|clock_count [26]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\clock_module|clock_count[25]~79 ),
	.combout(\clock_module|clock_count[26]~80_combout ),
	.cout());
// synopsys translate_off
defparam \clock_module|clock_count[26]~80 .lut_mask = 16'hA5A5;
defparam \clock_module|clock_count[26]~80 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X66_Y59_N27
dffeas \clock_module|clock_count[26] (
	.clk(\clk_in~inputclkctrl_outclk ),
	.d(\clock_module|clock_count[26]~80_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\clock_module|clock_count[16]~29_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\clock_module|clock_count [26]),
	.prn(vcc));
// synopsys translate_off
defparam \clock_module|clock_count[26] .is_wysiwyg = "true";
defparam \clock_module|clock_count[26] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y59_N24
cycloneive_lcell_comb \clock_module|Equal0~7 (
// Equation(s):
// \clock_module|Equal0~7_combout  = (\clock_module|clock_count [26]) # ((\clock_module|clock_count [25]) # (!\clock_module|clock_count [24]))

	.dataa(gnd),
	.datab(\clock_module|clock_count [26]),
	.datac(\clock_module|clock_count [25]),
	.datad(\clock_module|clock_count [24]),
	.cin(gnd),
	.combout(\clock_module|Equal0~7_combout ),
	.cout());
// synopsys translate_off
defparam \clock_module|Equal0~7 .lut_mask = 16'hFCFF;
defparam \clock_module|Equal0~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y59_N28
cycloneive_lcell_comb \clock_module|Equal0~5 (
// Equation(s):
// \clock_module|Equal0~5_combout  = (((\clock_module|clock_count [17]) # (!\clock_module|clock_count [18])) # (!\clock_module|clock_count [16])) # (!\clock_module|clock_count [19])

	.dataa(\clock_module|clock_count [19]),
	.datab(\clock_module|clock_count [16]),
	.datac(\clock_module|clock_count [17]),
	.datad(\clock_module|clock_count [18]),
	.cin(gnd),
	.combout(\clock_module|Equal0~5_combout ),
	.cout());
// synopsys translate_off
defparam \clock_module|Equal0~5 .lut_mask = 16'hF7FF;
defparam \clock_module|Equal0~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y59_N26
cycloneive_lcell_comb \clock_module|Equal0~3 (
// Equation(s):
// \clock_module|Equal0~3_combout  = (\clock_module|clock_count [15]) # (((!\clock_module|clock_count [14]) # (!\clock_module|clock_count [13])) # (!\clock_module|clock_count [12]))

	.dataa(\clock_module|clock_count [15]),
	.datab(\clock_module|clock_count [12]),
	.datac(\clock_module|clock_count [13]),
	.datad(\clock_module|clock_count [14]),
	.cin(gnd),
	.combout(\clock_module|Equal0~3_combout ),
	.cout());
// synopsys translate_off
defparam \clock_module|Equal0~3 .lut_mask = 16'hBFFF;
defparam \clock_module|Equal0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y60_N0
cycloneive_lcell_comb \clock_module|Equal0~0 (
// Equation(s):
// \clock_module|Equal0~0_combout  = (\clock_module|clock_count [3]) # ((\clock_module|clock_count [1]) # ((\clock_module|clock_count [0]) # (\clock_module|clock_count [2])))

	.dataa(\clock_module|clock_count [3]),
	.datab(\clock_module|clock_count [1]),
	.datac(\clock_module|clock_count [0]),
	.datad(\clock_module|clock_count [2]),
	.cin(gnd),
	.combout(\clock_module|Equal0~0_combout ),
	.cout());
// synopsys translate_off
defparam \clock_module|Equal0~0 .lut_mask = 16'hFFFE;
defparam \clock_module|Equal0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y60_N4
cycloneive_lcell_comb \clock_module|Equal0~2 (
// Equation(s):
// \clock_module|Equal0~2_combout  = (\clock_module|clock_count [8]) # ((\clock_module|clock_count [9]) # ((\clock_module|clock_count [10]) # (!\clock_module|clock_count [11])))

	.dataa(\clock_module|clock_count [8]),
	.datab(\clock_module|clock_count [9]),
	.datac(\clock_module|clock_count [10]),
	.datad(\clock_module|clock_count [11]),
	.cin(gnd),
	.combout(\clock_module|Equal0~2_combout ),
	.cout());
// synopsys translate_off
defparam \clock_module|Equal0~2 .lut_mask = 16'hFEFF;
defparam \clock_module|Equal0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y60_N2
cycloneive_lcell_comb \clock_module|Equal0~1 (
// Equation(s):
// \clock_module|Equal0~1_combout  = (\clock_module|clock_count [7]) # (((\clock_module|clock_count [4]) # (\clock_module|clock_count [5])) # (!\clock_module|clock_count [6]))

	.dataa(\clock_module|clock_count [7]),
	.datab(\clock_module|clock_count [6]),
	.datac(\clock_module|clock_count [4]),
	.datad(\clock_module|clock_count [5]),
	.cin(gnd),
	.combout(\clock_module|Equal0~1_combout ),
	.cout());
// synopsys translate_off
defparam \clock_module|Equal0~1 .lut_mask = 16'hFFFB;
defparam \clock_module|Equal0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y59_N20
cycloneive_lcell_comb \clock_module|Equal0~4 (
// Equation(s):
// \clock_module|Equal0~4_combout  = (\clock_module|Equal0~3_combout ) # ((\clock_module|Equal0~0_combout ) # ((\clock_module|Equal0~2_combout ) # (\clock_module|Equal0~1_combout )))

	.dataa(\clock_module|Equal0~3_combout ),
	.datab(\clock_module|Equal0~0_combout ),
	.datac(\clock_module|Equal0~2_combout ),
	.datad(\clock_module|Equal0~1_combout ),
	.cin(gnd),
	.combout(\clock_module|Equal0~4_combout ),
	.cout());
// synopsys translate_off
defparam \clock_module|Equal0~4 .lut_mask = 16'hFFFE;
defparam \clock_module|Equal0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y59_N30
cycloneive_lcell_comb \clock_module|Equal0~8 (
// Equation(s):
// \clock_module|Equal0~8_combout  = (\clock_module|Equal0~6_combout ) # ((\clock_module|Equal0~7_combout ) # ((\clock_module|Equal0~5_combout ) # (\clock_module|Equal0~4_combout )))

	.dataa(\clock_module|Equal0~6_combout ),
	.datab(\clock_module|Equal0~7_combout ),
	.datac(\clock_module|Equal0~5_combout ),
	.datad(\clock_module|Equal0~4_combout ),
	.cin(gnd),
	.combout(\clock_module|Equal0~8_combout ),
	.cout());
// synopsys translate_off
defparam \clock_module|Equal0~8 .lut_mask = 16'hFFFE;
defparam \clock_module|Equal0~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y59_N28
cycloneive_lcell_comb \clock_module|clk_out~0 (
// Equation(s):
// \clock_module|clk_out~0_combout  = (!\rst_clk~input_o  & (\clock_module|Equal0~8_combout  $ (!\clock_module|clk_out~q )))

	.dataa(\rst_clk~input_o ),
	.datab(gnd),
	.datac(\clock_module|Equal0~8_combout ),
	.datad(\clock_module|clk_out~q ),
	.cin(gnd),
	.combout(\clock_module|clk_out~0_combout ),
	.cout());
// synopsys translate_off
defparam \clock_module|clk_out~0 .lut_mask = 16'h5005;
defparam \clock_module|clk_out~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y59_N22
cycloneive_lcell_comb \clock_module|clk_out~feeder (
// Equation(s):
// \clock_module|clk_out~feeder_combout  = \clock_module|clk_out~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\clock_module|clk_out~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\clock_module|clk_out~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \clock_module|clk_out~feeder .lut_mask = 16'hF0F0;
defparam \clock_module|clk_out~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y59_N23
dffeas \clock_module|clk_out (
	.clk(\clk_in~inputclkctrl_outclk ),
	.d(\clock_module|clk_out~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\clock_module|clk_out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \clock_module|clk_out .is_wysiwyg = "true";
defparam \clock_module|clk_out .power_up = "low";
// synopsys translate_on

// Location: CLKCTRL_G10
cycloneive_clkctrl \clock_module|clk_out~clkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\clock_module|clk_out~q }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\clock_module|clk_out~clkctrl_outclk ));
// synopsys translate_off
defparam \clock_module|clk_out~clkctrl .clock_type = "global clock";
defparam \clock_module|clk_out~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: IOIBUF_X115_Y14_N8
cycloneive_io_ibuf \rst~input (
	.i(rst),
	.ibar(gnd),
	.o(\rst~input_o ));
// synopsys translate_off
defparam \rst~input .bus_hold = "false";
defparam \rst~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y17_N1
cycloneive_io_ibuf \car~input (
	.i(car),
	.ibar(gnd),
	.o(\car~input_o ));
// synopsys translate_off
defparam \car~input .bus_hold = "false";
defparam \car~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X81_Y8_N26
cycloneive_lcell_comb \state~18 (
// Equation(s):
// \state~18_combout  = (\rst~input_o ) # ((!\car~input_o  & !\state.s0_~q ))

	.dataa(\rst~input_o ),
	.datab(gnd),
	.datac(\car~input_o ),
	.datad(\state.s0_~q ),
	.cin(gnd),
	.combout(\state~18_combout ),
	.cout());
// synopsys translate_off
defparam \state~18 .lut_mask = 16'hAAAF;
defparam \state~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X83_Y8_N30
cycloneive_lcell_comb \rst_yellow~2 (
// Equation(s):
// \rst_yellow~2_combout  = (\state.s3~q ) # (\state.s1~q )

	.dataa(gnd),
	.datab(\state.s3~q ),
	.datac(\state.s1~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\rst_yellow~2_combout ),
	.cout());
// synopsys translate_off
defparam \rst_yellow~2 .lut_mask = 16'hFCFC;
defparam \rst_yellow~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X83_Y8_N26
cycloneive_lcell_comb \rst_yellow~3 (
// Equation(s):
// \rst_yellow~3_combout  = !\rst_yellow~2_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\rst_yellow~2_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\rst_yellow~3_combout ),
	.cout());
// synopsys translate_off
defparam \rst_yellow~3 .lut_mask = 16'h0F0F;
defparam \rst_yellow~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X83_Y8_N27
dffeas rst_yellow(
	.clk(\clock_module|clk_out~clkctrl_outclk ),
	.d(\rst_yellow~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\rst~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rst_yellow~q ),
	.prn(vcc));
// synopsys translate_off
defparam rst_yellow.is_wysiwyg = "true";
defparam rst_yellow.power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X83_Y8_N12
cycloneive_lcell_comb \yellow|counter_num_0|bin_num[0]~0 (
// Equation(s):
// \yellow|counter_num_0|bin_num[0]~0_combout  = (\rst_yellow~q ) # ((\rst~input_o ) # (!\yellow|counter_num_0|bin_num [0]))

	.dataa(\rst_yellow~q ),
	.datab(gnd),
	.datac(\rst~input_o ),
	.datad(\yellow|counter_num_0|bin_num [0]),
	.cin(gnd),
	.combout(\yellow|counter_num_0|bin_num[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \yellow|counter_num_0|bin_num[0]~0 .lut_mask = 16'hFAFF;
defparam \yellow|counter_num_0|bin_num[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X115_Y14_N1
cycloneive_io_ibuf \en~input (
	.i(en),
	.ibar(gnd),
	.o(\en~input_o ));
// synopsys translate_off
defparam \en~input .bus_hold = "false";
defparam \en~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X82_Y8_N13
dffeas en_yellow(
	.clk(\clock_module|clk_out~clkctrl_outclk ),
	.d(gnd),
	.asdata(\rst_yellow~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\rst~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\en_yellow~q ),
	.prn(vcc));
// synopsys translate_off
defparam en_yellow.is_wysiwyg = "true";
defparam en_yellow.power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X83_Y8_N14
cycloneive_lcell_comb \comb~1 (
// Equation(s):
// \comb~1_combout  = (\en~input_o  & \en_yellow~q )

	.dataa(\en~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(\en_yellow~q ),
	.cin(gnd),
	.combout(\comb~1_combout ),
	.cout());
// synopsys translate_off
defparam \comb~1 .lut_mask = 16'hAA00;
defparam \comb~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X82_Y8_N28
cycloneive_lcell_comb \yellow|counter_num_0|bin_num[0]~1 (
// Equation(s):
// \yellow|counter_num_0|bin_num[0]~1_combout  = (\yellow|comb~0_combout  & ((\comb~1_combout  & (\yellow|counter_num_0|bin_num[0]~0_combout )) # (!\comb~1_combout  & ((\yellow|counter_num_0|bin_num [0]))))) # (!\yellow|comb~0_combout  & 
// (\yellow|counter_num_0|bin_num[0]~0_combout ))

	.dataa(\yellow|comb~0_combout ),
	.datab(\yellow|counter_num_0|bin_num[0]~0_combout ),
	.datac(\yellow|counter_num_0|bin_num [0]),
	.datad(\comb~1_combout ),
	.cin(gnd),
	.combout(\yellow|counter_num_0|bin_num[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \yellow|counter_num_0|bin_num[0]~1 .lut_mask = 16'hCCE4;
defparam \yellow|counter_num_0|bin_num[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X82_Y8_N29
dffeas \yellow|counter_num_0|bin_num[0] (
	.clk(\clock_module|clk_out~clkctrl_outclk ),
	.d(\yellow|counter_num_0|bin_num[0]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\yellow|counter_num_0|bin_num [0]),
	.prn(vcc));
// synopsys translate_off
defparam \yellow|counter_num_0|bin_num[0] .is_wysiwyg = "true";
defparam \yellow|counter_num_0|bin_num[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X83_Y8_N28
cycloneive_lcell_comb \yellow|counter_num_0|bin_num[1]~2 (
// Equation(s):
// \yellow|counter_num_0|bin_num[1]~2_combout  = (\yellow|counter_num_0|bin_num [1] & (\yellow|counter_num_0|bin_num [0])) # (!\yellow|counter_num_0|bin_num [1] & (!\yellow|counter_num_0|bin_num [0] & ((\yellow|counter_num_0|bin_num [2]) # 
// (\yellow|counter_num_0|bin_num [3]))))

	.dataa(\yellow|counter_num_0|bin_num [1]),
	.datab(\yellow|counter_num_0|bin_num [0]),
	.datac(\yellow|counter_num_0|bin_num [2]),
	.datad(\yellow|counter_num_0|bin_num [3]),
	.cin(gnd),
	.combout(\yellow|counter_num_0|bin_num[1]~2_combout ),
	.cout());
// synopsys translate_off
defparam \yellow|counter_num_0|bin_num[1]~2 .lut_mask = 16'h9998;
defparam \yellow|counter_num_0|bin_num[1]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X82_Y8_N22
cycloneive_lcell_comb \yellow|counter_num_0|bin_num[1]~3 (
// Equation(s):
// \yellow|counter_num_0|bin_num[1]~3_combout  = ((\comb~1_combout  & ((\yellow|counter_num_0|bin_num[1]~2_combout ))) # (!\comb~1_combout  & (\yellow|counter_num_0|bin_num [1]))) # (!\yellow|comb~0_combout )

	.dataa(\yellow|comb~0_combout ),
	.datab(\comb~1_combout ),
	.datac(\yellow|counter_num_0|bin_num [1]),
	.datad(\yellow|counter_num_0|bin_num[1]~2_combout ),
	.cin(gnd),
	.combout(\yellow|counter_num_0|bin_num[1]~3_combout ),
	.cout());
// synopsys translate_off
defparam \yellow|counter_num_0|bin_num[1]~3 .lut_mask = 16'hFD75;
defparam \yellow|counter_num_0|bin_num[1]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X82_Y8_N23
dffeas \yellow|counter_num_0|bin_num[1] (
	.clk(\clock_module|clk_out~clkctrl_outclk ),
	.d(\yellow|counter_num_0|bin_num[1]~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\yellow|counter_num_0|bin_num [1]),
	.prn(vcc));
// synopsys translate_off
defparam \yellow|counter_num_0|bin_num[1] .is_wysiwyg = "true";
defparam \yellow|counter_num_0|bin_num[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X84_Y8_N4
cycloneive_lcell_comb \yellow|counter_num_0|bin_num[2]~4 (
// Equation(s):
// \yellow|counter_num_0|bin_num[2]~4_combout  = (\yellow|counter_num_0|bin_num [0] & (((\yellow|counter_num_0|bin_num [2])))) # (!\yellow|counter_num_0|bin_num [0] & ((\yellow|counter_num_0|bin_num [1] & (\yellow|counter_num_0|bin_num [2])) # 
// (!\yellow|counter_num_0|bin_num [1] & (!\yellow|counter_num_0|bin_num [2] & \yellow|counter_num_0|bin_num [3]))))

	.dataa(\yellow|counter_num_0|bin_num [0]),
	.datab(\yellow|counter_num_0|bin_num [1]),
	.datac(\yellow|counter_num_0|bin_num [2]),
	.datad(\yellow|counter_num_0|bin_num [3]),
	.cin(gnd),
	.combout(\yellow|counter_num_0|bin_num[2]~4_combout ),
	.cout());
// synopsys translate_off
defparam \yellow|counter_num_0|bin_num[2]~4 .lut_mask = 16'hE1E0;
defparam \yellow|counter_num_0|bin_num[2]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X82_Y8_N20
cycloneive_lcell_comb \yellow|counter_num_0|bin_num[2]~5 (
// Equation(s):
// \yellow|counter_num_0|bin_num[2]~5_combout  = (\yellow|comb~0_combout  & ((\comb~1_combout  & ((\yellow|counter_num_0|bin_num[2]~4_combout ))) # (!\comb~1_combout  & (\yellow|counter_num_0|bin_num [2]))))

	.dataa(\yellow|comb~0_combout ),
	.datab(\comb~1_combout ),
	.datac(\yellow|counter_num_0|bin_num [2]),
	.datad(\yellow|counter_num_0|bin_num[2]~4_combout ),
	.cin(gnd),
	.combout(\yellow|counter_num_0|bin_num[2]~5_combout ),
	.cout());
// synopsys translate_off
defparam \yellow|counter_num_0|bin_num[2]~5 .lut_mask = 16'hA820;
defparam \yellow|counter_num_0|bin_num[2]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X82_Y8_N21
dffeas \yellow|counter_num_0|bin_num[2] (
	.clk(\clock_module|clk_out~clkctrl_outclk ),
	.d(\yellow|counter_num_0|bin_num[2]~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\yellow|counter_num_0|bin_num [2]),
	.prn(vcc));
// synopsys translate_off
defparam \yellow|counter_num_0|bin_num[2] .is_wysiwyg = "true";
defparam \yellow|counter_num_0|bin_num[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X83_Y8_N18
cycloneive_lcell_comb \yellow|counter_num_0|Equal0~1 (
// Equation(s):
// \yellow|counter_num_0|Equal0~1_combout  = (!\yellow|counter_num_0|bin_num [2] & (!\yellow|counter_num_0|bin_num [1] & !\yellow|counter_num_0|bin_num [0]))

	.dataa(gnd),
	.datab(\yellow|counter_num_0|bin_num [2]),
	.datac(\yellow|counter_num_0|bin_num [1]),
	.datad(\yellow|counter_num_0|bin_num [0]),
	.cin(gnd),
	.combout(\yellow|counter_num_0|Equal0~1_combout ),
	.cout());
// synopsys translate_off
defparam \yellow|counter_num_0|Equal0~1 .lut_mask = 16'h0003;
defparam \yellow|counter_num_0|Equal0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X82_Y8_N14
cycloneive_lcell_comb \yellow|counter_num_0|bin_num[3]~6 (
// Equation(s):
// \yellow|counter_num_0|bin_num[3]~6_combout  = (\yellow|comb~0_combout  & (\yellow|counter_num_0|bin_num [3] $ (((\comb~1_combout  & \yellow|counter_num_0|Equal0~1_combout )))))

	.dataa(\yellow|comb~0_combout ),
	.datab(\comb~1_combout ),
	.datac(\yellow|counter_num_0|bin_num [3]),
	.datad(\yellow|counter_num_0|Equal0~1_combout ),
	.cin(gnd),
	.combout(\yellow|counter_num_0|bin_num[3]~6_combout ),
	.cout());
// synopsys translate_off
defparam \yellow|counter_num_0|bin_num[3]~6 .lut_mask = 16'h28A0;
defparam \yellow|counter_num_0|bin_num[3]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X82_Y8_N15
dffeas \yellow|counter_num_0|bin_num[3] (
	.clk(\clock_module|clk_out~clkctrl_outclk ),
	.d(\yellow|counter_num_0|bin_num[3]~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\yellow|counter_num_0|bin_num [3]),
	.prn(vcc));
// synopsys translate_off
defparam \yellow|counter_num_0|bin_num[3] .is_wysiwyg = "true";
defparam \yellow|counter_num_0|bin_num[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X82_Y8_N2
cycloneive_lcell_comb \yellow|counter_num_0|Equal0~0 (
// Equation(s):
// \yellow|counter_num_0|Equal0~0_combout  = (!\yellow|counter_num_0|bin_num [0] & (!\yellow|counter_num_0|bin_num [3] & (!\yellow|counter_num_0|bin_num [1] & !\yellow|counter_num_0|bin_num [2])))

	.dataa(\yellow|counter_num_0|bin_num [0]),
	.datab(\yellow|counter_num_0|bin_num [3]),
	.datac(\yellow|counter_num_0|bin_num [1]),
	.datad(\yellow|counter_num_0|bin_num [2]),
	.cin(gnd),
	.combout(\yellow|counter_num_0|Equal0~0_combout ),
	.cout());
// synopsys translate_off
defparam \yellow|counter_num_0|Equal0~0 .lut_mask = 16'h0001;
defparam \yellow|counter_num_0|Equal0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X82_Y8_N26
cycloneive_lcell_comb \yellow|comb~0 (
// Equation(s):
// \yellow|comb~0_combout  = (!\rst~input_o  & (!\rst_yellow~q  & ((!\yellow|counter_num_0|Equal0~0_combout ) # (!\yellow|done~0_combout ))))

	.dataa(\rst~input_o ),
	.datab(\yellow|done~0_combout ),
	.datac(\yellow|counter_num_0|Equal0~0_combout ),
	.datad(\rst_yellow~q ),
	.cin(gnd),
	.combout(\yellow|comb~0_combout ),
	.cout());
// synopsys translate_off
defparam \yellow|comb~0 .lut_mask = 16'h0015;
defparam \yellow|comb~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X82_Y8_N4
cycloneive_lcell_comb \yellow|comb~1 (
// Equation(s):
// \yellow|comb~1_combout  = (\en~input_o  & (\en_yellow~q  & \yellow|counter_num_0|Equal0~0_combout ))

	.dataa(\en~input_o ),
	.datab(\en_yellow~q ),
	.datac(gnd),
	.datad(\yellow|counter_num_0|Equal0~0_combout ),
	.cin(gnd),
	.combout(\yellow|comb~1_combout ),
	.cout());
// synopsys translate_off
defparam \yellow|comb~1 .lut_mask = 16'h8800;
defparam \yellow|comb~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X82_Y8_N18
cycloneive_lcell_comb \yellow|done (
// Equation(s):
// \yellow|done~combout  = (\yellow|counter_num_1|bin_num [1]) # ((\yellow|counter_num_1|bin_num [2]) # ((\yellow|counter_num_1|bin_num [0]) # (!\yellow|counter_num_0|Equal0~0_combout )))

	.dataa(\yellow|counter_num_1|bin_num [1]),
	.datab(\yellow|counter_num_1|bin_num [2]),
	.datac(\yellow|counter_num_1|bin_num [0]),
	.datad(\yellow|counter_num_0|Equal0~0_combout ),
	.cin(gnd),
	.combout(\yellow|done~combout ),
	.cout());
// synopsys translate_off
defparam \yellow|done .lut_mask = 16'hFEFF;
defparam \yellow|done .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X82_Y8_N24
cycloneive_lcell_comb \yellow|counter_num_1|bin_num[0]~0 (
// Equation(s):
// \yellow|counter_num_1|bin_num[0]~0_combout  = (\yellow|comb~0_combout  & (\yellow|counter_num_1|bin_num [0] $ (((\yellow|comb~1_combout  & \yellow|done~combout )))))

	.dataa(\yellow|comb~0_combout ),
	.datab(\yellow|comb~1_combout ),
	.datac(\yellow|counter_num_1|bin_num [0]),
	.datad(\yellow|done~combout ),
	.cin(gnd),
	.combout(\yellow|counter_num_1|bin_num[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \yellow|counter_num_1|bin_num[0]~0 .lut_mask = 16'h28A0;
defparam \yellow|counter_num_1|bin_num[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X82_Y8_N25
dffeas \yellow|counter_num_1|bin_num[0] (
	.clk(\clock_module|clk_out~clkctrl_outclk ),
	.d(\yellow|counter_num_1|bin_num[0]~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\yellow|counter_num_1|bin_num [0]),
	.prn(vcc));
// synopsys translate_off
defparam \yellow|counter_num_1|bin_num[0] .is_wysiwyg = "true";
defparam \yellow|counter_num_1|bin_num[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X83_Y8_N0
cycloneive_lcell_comb \yellow|counter_num_1|Add0~0 (
// Equation(s):
// \yellow|counter_num_1|Add0~0_combout  = (!\yellow|counter_num_1|bin_num [1] & !\yellow|counter_num_1|bin_num [0])

	.dataa(gnd),
	.datab(\yellow|counter_num_1|bin_num [1]),
	.datac(gnd),
	.datad(\yellow|counter_num_1|bin_num [0]),
	.cin(gnd),
	.combout(\yellow|counter_num_1|Add0~0_combout ),
	.cout());
// synopsys translate_off
defparam \yellow|counter_num_1|Add0~0 .lut_mask = 16'h0033;
defparam \yellow|counter_num_1|Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X82_Y8_N10
cycloneive_lcell_comb \yellow|counter_num_1|bin_num[3]~1 (
// Equation(s):
// \yellow|counter_num_1|bin_num[3]~1_combout  = (!\rst~input_o  & (!\rst_yellow~q  & (!\yellow|comb~1_combout  & \yellow|done~combout )))

	.dataa(\rst~input_o ),
	.datab(\rst_yellow~q ),
	.datac(\yellow|comb~1_combout ),
	.datad(\yellow|done~combout ),
	.cin(gnd),
	.combout(\yellow|counter_num_1|bin_num[3]~1_combout ),
	.cout());
// synopsys translate_off
defparam \yellow|counter_num_1|bin_num[3]~1 .lut_mask = 16'h0100;
defparam \yellow|counter_num_1|bin_num[3]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X82_Y8_N8
cycloneive_lcell_comb \yellow|counter_num_1|bin_num[2]~4 (
// Equation(s):
// \yellow|counter_num_1|bin_num[2]~4_combout  = (\yellow|counter_num_1|bin_num [2] & ((\yellow|counter_num_1|bin_num[3]~1_combout ) # ((\yellow|comb~0_combout  & !\yellow|counter_num_1|Add0~0_combout ))))

	.dataa(\yellow|comb~0_combout ),
	.datab(\yellow|counter_num_1|Add0~0_combout ),
	.datac(\yellow|counter_num_1|bin_num [2]),
	.datad(\yellow|counter_num_1|bin_num[3]~1_combout ),
	.cin(gnd),
	.combout(\yellow|counter_num_1|bin_num[2]~4_combout ),
	.cout());
// synopsys translate_off
defparam \yellow|counter_num_1|bin_num[2]~4 .lut_mask = 16'hF020;
defparam \yellow|counter_num_1|bin_num[2]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X82_Y8_N9
dffeas \yellow|counter_num_1|bin_num[2] (
	.clk(\clock_module|clk_out~clkctrl_outclk ),
	.d(\yellow|counter_num_1|bin_num[2]~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\yellow|counter_num_1|bin_num [2]),
	.prn(vcc));
// synopsys translate_off
defparam \yellow|counter_num_1|bin_num[2] .is_wysiwyg = "true";
defparam \yellow|counter_num_1|bin_num[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X82_Y8_N16
cycloneive_lcell_comb \yellow|done~0 (
// Equation(s):
// \yellow|done~0_combout  = (!\yellow|counter_num_1|bin_num [1] & (!\yellow|counter_num_1|bin_num [2] & !\yellow|counter_num_1|bin_num [0]))

	.dataa(\yellow|counter_num_1|bin_num [1]),
	.datab(gnd),
	.datac(\yellow|counter_num_1|bin_num [2]),
	.datad(\yellow|counter_num_1|bin_num [0]),
	.cin(gnd),
	.combout(\yellow|done~0_combout ),
	.cout());
// synopsys translate_off
defparam \yellow|done~0 .lut_mask = 16'h0005;
defparam \yellow|done~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X82_Y8_N12
cycloneive_lcell_comb \yellow|counter_num_1|bin_num[2]~2 (
// Equation(s):
// \yellow|counter_num_1|bin_num[2]~2_combout  = (!\rst~input_o  & (!\yellow|done~0_combout  & !\rst_yellow~q ))

	.dataa(\rst~input_o ),
	.datab(\yellow|done~0_combout ),
	.datac(gnd),
	.datad(\rst_yellow~q ),
	.cin(gnd),
	.combout(\yellow|counter_num_1|bin_num[2]~2_combout ),
	.cout());
// synopsys translate_off
defparam \yellow|counter_num_1|bin_num[2]~2 .lut_mask = 16'h0011;
defparam \yellow|counter_num_1|bin_num[2]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X82_Y8_N30
cycloneive_lcell_comb \yellow|counter_num_1|bin_num[1]~3 (
// Equation(s):
// \yellow|counter_num_1|bin_num[1]~3_combout  = (\yellow|counter_num_1|bin_num[3]~1_combout  & (((\yellow|counter_num_1|bin_num [1])))) # (!\yellow|counter_num_1|bin_num[3]~1_combout  & (\yellow|counter_num_1|bin_num[2]~2_combout  & 
// (\yellow|counter_num_1|bin_num [0] $ (!\yellow|counter_num_1|bin_num [1]))))

	.dataa(\yellow|counter_num_1|bin_num[2]~2_combout ),
	.datab(\yellow|counter_num_1|bin_num [0]),
	.datac(\yellow|counter_num_1|bin_num [1]),
	.datad(\yellow|counter_num_1|bin_num[3]~1_combout ),
	.cin(gnd),
	.combout(\yellow|counter_num_1|bin_num[1]~3_combout ),
	.cout());
// synopsys translate_off
defparam \yellow|counter_num_1|bin_num[1]~3 .lut_mask = 16'hF082;
defparam \yellow|counter_num_1|bin_num[1]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X82_Y8_N31
dffeas \yellow|counter_num_1|bin_num[1] (
	.clk(\clock_module|clk_out~clkctrl_outclk ),
	.d(\yellow|counter_num_1|bin_num[1]~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\yellow|counter_num_1|bin_num [1]),
	.prn(vcc));
// synopsys translate_off
defparam \yellow|counter_num_1|bin_num[1] .is_wysiwyg = "true";
defparam \yellow|counter_num_1|bin_num[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X82_Y8_N6
cycloneive_lcell_comb \state~14 (
// Equation(s):
// \state~14_combout  = (!\yellow|counter_num_1|bin_num [0] & ((\state.s1~q ) # ((\car~input_o  & \state.s3~q ))))

	.dataa(\car~input_o ),
	.datab(\yellow|counter_num_1|bin_num [0]),
	.datac(\state.s3~q ),
	.datad(\state.s1~q ),
	.cin(gnd),
	.combout(\state~14_combout ),
	.cout());
// synopsys translate_off
defparam \state~14 .lut_mask = 16'h3320;
defparam \state~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X82_Y8_N0
cycloneive_lcell_comb \state~15 (
// Equation(s):
// \state~15_combout  = (!\yellow|counter_num_1|bin_num [1] & (!\yellow|counter_num_1|bin_num [2] & (\state~14_combout  & \yellow|counter_num_0|Equal0~0_combout )))

	.dataa(\yellow|counter_num_1|bin_num [1]),
	.datab(\yellow|counter_num_1|bin_num [2]),
	.datac(\state~14_combout ),
	.datad(\yellow|counter_num_0|Equal0~0_combout ),
	.cin(gnd),
	.combout(\state~15_combout ),
	.cout());
// synopsys translate_off
defparam \state~15 .lut_mask = 16'h1000;
defparam \state~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X81_Y8_N14
cycloneive_lcell_comb \Selector3~0 (
// Equation(s):
// \Selector3~0_combout  = (\state.s0~q  & (((!\car~input_o  & \green|done~combout )))) # (!\state.s0~q  & (!\state.s2~q ))

	.dataa(\state.s2~q ),
	.datab(\state.s0~q ),
	.datac(\car~input_o ),
	.datad(\green|done~combout ),
	.cin(gnd),
	.combout(\Selector3~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector3~0 .lut_mask = 16'h1D11;
defparam \Selector3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X81_Y8_N15
dffeas rst_green(
	.clk(\clock_module|clk_out~clkctrl_outclk ),
	.d(\Selector3~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\rst~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rst_green~q ),
	.prn(vcc));
// synopsys translate_off
defparam rst_green.is_wysiwyg = "true";
defparam rst_green.power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X81_Y8_N20
cycloneive_lcell_comb \Selector2~0 (
// Equation(s):
// \Selector2~0_combout  = (\state.s2~q ) # ((\state.s0~q  & ((\car~input_o ) # (!\green|done~combout ))))

	.dataa(\state.s2~q ),
	.datab(\state.s0~q ),
	.datac(\car~input_o ),
	.datad(\green|done~combout ),
	.cin(gnd),
	.combout(\Selector2~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector2~0 .lut_mask = 16'hEAEE;
defparam \Selector2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X81_Y8_N21
dffeas en_green(
	.clk(\clock_module|clk_out~clkctrl_outclk ),
	.d(\Selector2~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\rst~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\en_green~q ),
	.prn(vcc));
// synopsys translate_off
defparam en_green.is_wysiwyg = "true";
defparam en_green.power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X82_Y6_N28
cycloneive_lcell_comb \comb~0 (
// Equation(s):
// \comb~0_combout  = (\en_green~q  & \en~input_o )

	.dataa(\en_green~q ),
	.datab(gnd),
	.datac(\en~input_o ),
	.datad(gnd),
	.cin(gnd),
	.combout(\comb~0_combout ),
	.cout());
// synopsys translate_off
defparam \comb~0 .lut_mask = 16'hA0A0;
defparam \comb~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X82_Y6_N24
cycloneive_lcell_comb \green|counter_num_0|bin_num[0]~0 (
// Equation(s):
// \green|counter_num_0|bin_num[0]~0_combout  = ((\rst~input_o ) # (\rst_green~q )) # (!\green|counter_num_0|bin_num [0])

	.dataa(gnd),
	.datab(\green|counter_num_0|bin_num [0]),
	.datac(\rst~input_o ),
	.datad(\rst_green~q ),
	.cin(gnd),
	.combout(\green|counter_num_0|bin_num[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \green|counter_num_0|bin_num[0]~0 .lut_mask = 16'hFFF3;
defparam \green|counter_num_0|bin_num[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X82_Y6_N16
cycloneive_lcell_comb \green|counter_num_0|bin_num[0]~2 (
// Equation(s):
// \green|counter_num_0|bin_num[0]~2_combout  = (\green|counter_num_0|bin_num[3]~1_combout  & ((\comb~0_combout  & (\green|counter_num_0|bin_num[0]~0_combout )) # (!\comb~0_combout  & ((\green|counter_num_0|bin_num [0]))))) # 
// (!\green|counter_num_0|bin_num[3]~1_combout  & (\green|counter_num_0|bin_num[0]~0_combout ))

	.dataa(\green|counter_num_0|bin_num[3]~1_combout ),
	.datab(\green|counter_num_0|bin_num[0]~0_combout ),
	.datac(\green|counter_num_0|bin_num [0]),
	.datad(\comb~0_combout ),
	.cin(gnd),
	.combout(\green|counter_num_0|bin_num[0]~2_combout ),
	.cout());
// synopsys translate_off
defparam \green|counter_num_0|bin_num[0]~2 .lut_mask = 16'hCCE4;
defparam \green|counter_num_0|bin_num[0]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X82_Y6_N17
dffeas \green|counter_num_0|bin_num[0] (
	.clk(\clock_module|clk_out~clkctrl_outclk ),
	.d(\green|counter_num_0|bin_num[0]~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\green|counter_num_0|bin_num [0]),
	.prn(vcc));
// synopsys translate_off
defparam \green|counter_num_0|bin_num[0] .is_wysiwyg = "true";
defparam \green|counter_num_0|bin_num[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X83_Y6_N6
cycloneive_lcell_comb \green|done~2 (
// Equation(s):
// \green|done~2_combout  = (!\green|counter_num_0|bin_num [0] & (!\green|counter_num_0|bin_num [2] & !\green|counter_num_0|bin_num [1]))

	.dataa(\green|counter_num_0|bin_num [0]),
	.datab(gnd),
	.datac(\green|counter_num_0|bin_num [2]),
	.datad(\green|counter_num_0|bin_num [1]),
	.cin(gnd),
	.combout(\green|done~2_combout ),
	.cout());
// synopsys translate_off
defparam \green|done~2 .lut_mask = 16'h0005;
defparam \green|done~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X82_Y6_N22
cycloneive_lcell_comb \green|counter_num_0|bin_num[3]~7 (
// Equation(s):
// \green|counter_num_0|bin_num[3]~7_combout  = (\green|counter_num_0|bin_num[3]~1_combout  & (\green|counter_num_0|bin_num [3] $ (((\comb~0_combout  & \green|done~2_combout )))))

	.dataa(\green|counter_num_0|bin_num[3]~1_combout ),
	.datab(\comb~0_combout ),
	.datac(\green|counter_num_0|bin_num [3]),
	.datad(\green|done~2_combout ),
	.cin(gnd),
	.combout(\green|counter_num_0|bin_num[3]~7_combout ),
	.cout());
// synopsys translate_off
defparam \green|counter_num_0|bin_num[3]~7 .lut_mask = 16'h28A0;
defparam \green|counter_num_0|bin_num[3]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X82_Y6_N23
dffeas \green|counter_num_0|bin_num[3] (
	.clk(\clock_module|clk_out~clkctrl_outclk ),
	.d(\green|counter_num_0|bin_num[3]~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\green|counter_num_0|bin_num [3]),
	.prn(vcc));
// synopsys translate_off
defparam \green|counter_num_0|bin_num[3] .is_wysiwyg = "true";
defparam \green|counter_num_0|bin_num[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X81_Y6_N18
cycloneive_lcell_comb \green|counter_num_0|bin_num[2]~5 (
// Equation(s):
// \green|counter_num_0|bin_num[2]~5_combout  = (\green|counter_num_0|bin_num [0] & (((\green|counter_num_0|bin_num [2])))) # (!\green|counter_num_0|bin_num [0] & ((\green|counter_num_0|bin_num [2] & ((\green|counter_num_0|bin_num [1]))) # 
// (!\green|counter_num_0|bin_num [2] & (\green|counter_num_0|bin_num [3] & !\green|counter_num_0|bin_num [1]))))

	.dataa(\green|counter_num_0|bin_num [3]),
	.datab(\green|counter_num_0|bin_num [0]),
	.datac(\green|counter_num_0|bin_num [2]),
	.datad(\green|counter_num_0|bin_num [1]),
	.cin(gnd),
	.combout(\green|counter_num_0|bin_num[2]~5_combout ),
	.cout());
// synopsys translate_off
defparam \green|counter_num_0|bin_num[2]~5 .lut_mask = 16'hF0C2;
defparam \green|counter_num_0|bin_num[2]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X82_Y6_N0
cycloneive_lcell_comb \green|counter_num_0|bin_num[2]~6 (
// Equation(s):
// \green|counter_num_0|bin_num[2]~6_combout  = ((\comb~0_combout  & (\green|counter_num_0|bin_num[2]~5_combout )) # (!\comb~0_combout  & ((\green|counter_num_0|bin_num [2])))) # (!\green|counter_num_0|bin_num[3]~1_combout )

	.dataa(\green|counter_num_0|bin_num[3]~1_combout ),
	.datab(\green|counter_num_0|bin_num[2]~5_combout ),
	.datac(\green|counter_num_0|bin_num [2]),
	.datad(\comb~0_combout ),
	.cin(gnd),
	.combout(\green|counter_num_0|bin_num[2]~6_combout ),
	.cout());
// synopsys translate_off
defparam \green|counter_num_0|bin_num[2]~6 .lut_mask = 16'hDDF5;
defparam \green|counter_num_0|bin_num[2]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X82_Y6_N1
dffeas \green|counter_num_0|bin_num[2] (
	.clk(\clock_module|clk_out~clkctrl_outclk ),
	.d(\green|counter_num_0|bin_num[2]~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\green|counter_num_0|bin_num [2]),
	.prn(vcc));
// synopsys translate_off
defparam \green|counter_num_0|bin_num[2] .is_wysiwyg = "true";
defparam \green|counter_num_0|bin_num[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X83_Y6_N28
cycloneive_lcell_comb \green|counter_num_0|bin_num[1]~3 (
// Equation(s):
// \green|counter_num_0|bin_num[1]~3_combout  = (\green|counter_num_0|bin_num [0] & (((\green|counter_num_0|bin_num [1])))) # (!\green|counter_num_0|bin_num [0] & (!\green|counter_num_0|bin_num [1] & ((\green|counter_num_0|bin_num [2]) # 
// (\green|counter_num_0|bin_num [3]))))

	.dataa(\green|counter_num_0|bin_num [2]),
	.datab(\green|counter_num_0|bin_num [3]),
	.datac(\green|counter_num_0|bin_num [0]),
	.datad(\green|counter_num_0|bin_num [1]),
	.cin(gnd),
	.combout(\green|counter_num_0|bin_num[1]~3_combout ),
	.cout());
// synopsys translate_off
defparam \green|counter_num_0|bin_num[1]~3 .lut_mask = 16'hF00E;
defparam \green|counter_num_0|bin_num[1]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X82_Y6_N30
cycloneive_lcell_comb \green|counter_num_0|bin_num[1]~4 (
// Equation(s):
// \green|counter_num_0|bin_num[1]~4_combout  = (\green|counter_num_0|bin_num[3]~1_combout  & ((\comb~0_combout  & (\green|counter_num_0|bin_num[1]~3_combout )) # (!\comb~0_combout  & ((\green|counter_num_0|bin_num [1])))))

	.dataa(\green|counter_num_0|bin_num[3]~1_combout ),
	.datab(\green|counter_num_0|bin_num[1]~3_combout ),
	.datac(\green|counter_num_0|bin_num [1]),
	.datad(\comb~0_combout ),
	.cin(gnd),
	.combout(\green|counter_num_0|bin_num[1]~4_combout ),
	.cout());
// synopsys translate_off
defparam \green|counter_num_0|bin_num[1]~4 .lut_mask = 16'h88A0;
defparam \green|counter_num_0|bin_num[1]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X82_Y6_N31
dffeas \green|counter_num_0|bin_num[1] (
	.clk(\clock_module|clk_out~clkctrl_outclk ),
	.d(\green|counter_num_0|bin_num[1]~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\green|counter_num_0|bin_num [1]),
	.prn(vcc));
// synopsys translate_off
defparam \green|counter_num_0|bin_num[1] .is_wysiwyg = "true";
defparam \green|counter_num_0|bin_num[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X82_Y6_N18
cycloneive_lcell_comb \green|done~0 (
// Equation(s):
// \green|done~0_combout  = (!\green|counter_num_0|bin_num [1] & (!\green|counter_num_0|bin_num [0] & (!\green|counter_num_0|bin_num [3] & !\green|counter_num_0|bin_num [2])))

	.dataa(\green|counter_num_0|bin_num [1]),
	.datab(\green|counter_num_0|bin_num [0]),
	.datac(\green|counter_num_0|bin_num [3]),
	.datad(\green|counter_num_0|bin_num [2]),
	.cin(gnd),
	.combout(\green|done~0_combout ),
	.cout());
// synopsys translate_off
defparam \green|done~0 .lut_mask = 16'h0001;
defparam \green|done~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X82_Y6_N26
cycloneive_lcell_comb \green|counter_num_0|bin_num[3]~1 (
// Equation(s):
// \green|counter_num_0|bin_num[3]~1_combout  = (!\rst~input_o  & (!\rst_green~q  & ((!\green|done~0_combout ) # (!\green|done~1_combout ))))

	.dataa(\rst~input_o ),
	.datab(\rst_green~q ),
	.datac(\green|done~1_combout ),
	.datad(\green|done~0_combout ),
	.cin(gnd),
	.combout(\green|counter_num_0|bin_num[3]~1_combout ),
	.cout());
// synopsys translate_off
defparam \green|counter_num_0|bin_num[3]~1 .lut_mask = 16'h0111;
defparam \green|counter_num_0|bin_num[3]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X82_Y6_N10
cycloneive_lcell_comb \green|comb~0 (
// Equation(s):
// \green|comb~0_combout  = (((\green|done~1_combout ) # (!\green|done~0_combout )) # (!\en~input_o )) # (!\en_green~q )

	.dataa(\en_green~q ),
	.datab(\en~input_o ),
	.datac(\green|done~1_combout ),
	.datad(\green|done~0_combout ),
	.cin(gnd),
	.combout(\green|comb~0_combout ),
	.cout());
// synopsys translate_off
defparam \green|comb~0 .lut_mask = 16'hF7FF;
defparam \green|comb~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X82_Y6_N8
cycloneive_lcell_comb \green|counter_num_1|bin_num[0]~0 (
// Equation(s):
// \green|counter_num_1|bin_num[0]~0_combout  = (\green|counter_num_0|bin_num[3]~1_combout  & (\green|counter_num_1|bin_num [0] $ (!\green|comb~0_combout )))

	.dataa(\green|counter_num_0|bin_num[3]~1_combout ),
	.datab(gnd),
	.datac(\green|counter_num_1|bin_num [0]),
	.datad(\green|comb~0_combout ),
	.cin(gnd),
	.combout(\green|counter_num_1|bin_num[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \green|counter_num_1|bin_num[0]~0 .lut_mask = 16'hA00A;
defparam \green|counter_num_1|bin_num[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X82_Y6_N9
dffeas \green|counter_num_1|bin_num[0] (
	.clk(\clock_module|clk_out~clkctrl_outclk ),
	.d(\green|counter_num_1|bin_num[0]~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\green|counter_num_1|bin_num [0]),
	.prn(vcc));
// synopsys translate_off
defparam \green|counter_num_1|bin_num[0] .is_wysiwyg = "true";
defparam \green|counter_num_1|bin_num[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X82_Y6_N2
cycloneive_lcell_comb \green|counter_num_1|bin_num[3]~2 (
// Equation(s):
// \green|counter_num_1|bin_num[3]~2_combout  = (!\rst~input_o  & (!\green|done~1_combout  & !\rst_green~q ))

	.dataa(\rst~input_o ),
	.datab(gnd),
	.datac(\green|done~1_combout ),
	.datad(\rst_green~q ),
	.cin(gnd),
	.combout(\green|counter_num_1|bin_num[3]~2_combout ),
	.cout());
// synopsys translate_off
defparam \green|counter_num_1|bin_num[3]~2 .lut_mask = 16'h0005;
defparam \green|counter_num_1|bin_num[3]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X82_Y6_N12
cycloneive_lcell_comb \green|counter_num_1|bin_num[3]~1 (
// Equation(s):
// \green|counter_num_1|bin_num[3]~1_combout  = (\green|counter_num_0|bin_num[3]~1_combout  & \green|comb~0_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\green|counter_num_0|bin_num[3]~1_combout ),
	.datad(\green|comb~0_combout ),
	.cin(gnd),
	.combout(\green|counter_num_1|bin_num[3]~1_combout ),
	.cout());
// synopsys translate_off
defparam \green|counter_num_1|bin_num[3]~1 .lut_mask = 16'hF000;
defparam \green|counter_num_1|bin_num[3]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X82_Y6_N14
cycloneive_lcell_comb \green|counter_num_1|bin_num[1]~3 (
// Equation(s):
// \green|counter_num_1|bin_num[1]~3_combout  = (\green|counter_num_1|bin_num[3]~1_combout  & (((\green|counter_num_1|bin_num [1])))) # (!\green|counter_num_1|bin_num[3]~1_combout  & (\green|counter_num_1|bin_num[3]~2_combout  & (\green|counter_num_1|bin_num 
// [0] $ (!\green|counter_num_1|bin_num [1]))))

	.dataa(\green|counter_num_1|bin_num [0]),
	.datab(\green|counter_num_1|bin_num[3]~2_combout ),
	.datac(\green|counter_num_1|bin_num [1]),
	.datad(\green|counter_num_1|bin_num[3]~1_combout ),
	.cin(gnd),
	.combout(\green|counter_num_1|bin_num[1]~3_combout ),
	.cout());
// synopsys translate_off
defparam \green|counter_num_1|bin_num[1]~3 .lut_mask = 16'hF084;
defparam \green|counter_num_1|bin_num[1]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X82_Y6_N15
dffeas \green|counter_num_1|bin_num[1] (
	.clk(\clock_module|clk_out~clkctrl_outclk ),
	.d(\green|counter_num_1|bin_num[1]~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\green|counter_num_1|bin_num [1]),
	.prn(vcc));
// synopsys translate_off
defparam \green|counter_num_1|bin_num[1] .is_wysiwyg = "true";
defparam \green|counter_num_1|bin_num[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X81_Y6_N16
cycloneive_lcell_comb \green|counter_num_1|Add0~0 (
// Equation(s):
// \green|counter_num_1|Add0~0_combout  = \green|counter_num_1|bin_num [2] $ (((\green|counter_num_1|bin_num [0]) # (\green|counter_num_1|bin_num [1])))

	.dataa(\green|counter_num_1|bin_num [2]),
	.datab(gnd),
	.datac(\green|counter_num_1|bin_num [0]),
	.datad(\green|counter_num_1|bin_num [1]),
	.cin(gnd),
	.combout(\green|counter_num_1|Add0~0_combout ),
	.cout());
// synopsys translate_off
defparam \green|counter_num_1|Add0~0 .lut_mask = 16'h555A;
defparam \green|counter_num_1|Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X82_Y6_N20
cycloneive_lcell_comb \green|counter_num_1|bin_num[2]~4 (
// Equation(s):
// \green|counter_num_1|bin_num[2]~4_combout  = (\green|counter_num_1|bin_num[3]~1_combout  & (((\green|counter_num_1|bin_num [2])))) # (!\green|counter_num_1|bin_num[3]~1_combout  & (!\green|counter_num_1|Add0~0_combout  & 
// (\green|counter_num_1|bin_num[3]~2_combout )))

	.dataa(\green|counter_num_1|Add0~0_combout ),
	.datab(\green|counter_num_1|bin_num[3]~2_combout ),
	.datac(\green|counter_num_1|bin_num [2]),
	.datad(\green|counter_num_1|bin_num[3]~1_combout ),
	.cin(gnd),
	.combout(\green|counter_num_1|bin_num[2]~4_combout ),
	.cout());
// synopsys translate_off
defparam \green|counter_num_1|bin_num[2]~4 .lut_mask = 16'hF044;
defparam \green|counter_num_1|bin_num[2]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X82_Y6_N21
dffeas \green|counter_num_1|bin_num[2] (
	.clk(\clock_module|clk_out~clkctrl_outclk ),
	.d(\green|counter_num_1|bin_num[2]~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\green|counter_num_1|bin_num [2]),
	.prn(vcc));
// synopsys translate_off
defparam \green|counter_num_1|bin_num[2] .is_wysiwyg = "true";
defparam \green|counter_num_1|bin_num[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X83_Y6_N24
cycloneive_lcell_comb \green|done~3 (
// Equation(s):
// \green|done~3_combout  = (!\green|counter_num_1|bin_num [0] & (!\green|counter_num_1|bin_num [1] & !\green|counter_num_1|bin_num [2]))

	.dataa(\green|counter_num_1|bin_num [0]),
	.datab(gnd),
	.datac(\green|counter_num_1|bin_num [1]),
	.datad(\green|counter_num_1|bin_num [2]),
	.cin(gnd),
	.combout(\green|done~3_combout ),
	.cout());
// synopsys translate_off
defparam \green|done~3 .lut_mask = 16'h0005;
defparam \green|done~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X82_Y6_N6
cycloneive_lcell_comb \green|counter_num_1|bin_num[3]~5 (
// Equation(s):
// \green|counter_num_1|bin_num[3]~5_combout  = (\green|counter_num_0|bin_num[3]~1_combout  & (\green|counter_num_1|bin_num [3] $ (((\green|done~3_combout  & !\green|comb~0_combout )))))

	.dataa(\green|counter_num_0|bin_num[3]~1_combout ),
	.datab(\green|done~3_combout ),
	.datac(\green|counter_num_1|bin_num [3]),
	.datad(\green|comb~0_combout ),
	.cin(gnd),
	.combout(\green|counter_num_1|bin_num[3]~5_combout ),
	.cout());
// synopsys translate_off
defparam \green|counter_num_1|bin_num[3]~5 .lut_mask = 16'hA028;
defparam \green|counter_num_1|bin_num[3]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X82_Y6_N7
dffeas \green|counter_num_1|bin_num[3] (
	.clk(\clock_module|clk_out~clkctrl_outclk ),
	.d(\green|counter_num_1|bin_num[3]~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\green|counter_num_1|bin_num [3]),
	.prn(vcc));
// synopsys translate_off
defparam \green|counter_num_1|bin_num[3] .is_wysiwyg = "true";
defparam \green|counter_num_1|bin_num[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X82_Y6_N4
cycloneive_lcell_comb \green|done~1 (
// Equation(s):
// \green|done~1_combout  = (!\green|counter_num_1|bin_num [3] & (!\green|counter_num_1|bin_num [0] & (!\green|counter_num_1|bin_num [1] & !\green|counter_num_1|bin_num [2])))

	.dataa(\green|counter_num_1|bin_num [3]),
	.datab(\green|counter_num_1|bin_num [0]),
	.datac(\green|counter_num_1|bin_num [1]),
	.datad(\green|counter_num_1|bin_num [2]),
	.cin(gnd),
	.combout(\green|done~1_combout ),
	.cout());
// synopsys translate_off
defparam \green|done~1 .lut_mask = 16'h0001;
defparam \green|done~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X81_Y8_N10
cycloneive_lcell_comb \green|done (
// Equation(s):
// \green|done~combout  = (\green|done~1_combout  & \green|done~0_combout )

	.dataa(\green|done~1_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\green|done~0_combout ),
	.cin(gnd),
	.combout(\green|done~combout ),
	.cout());
// synopsys translate_off
defparam \green|done .lut_mask = 16'hAA00;
defparam \green|done .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X81_Y8_N30
cycloneive_lcell_comb \state~16 (
// Equation(s):
// \state~16_combout  = (!\rst~input_o  & ((\state~15_combout ) # ((\state.s2~q  & !\green|done~combout ))))

	.dataa(\rst~input_o ),
	.datab(\state~15_combout ),
	.datac(\state.s2~q ),
	.datad(\green|done~combout ),
	.cin(gnd),
	.combout(\state~16_combout ),
	.cout());
// synopsys translate_off
defparam \state~16 .lut_mask = 16'h4454;
defparam \state~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X81_Y8_N31
dffeas \state.s2 (
	.clk(\clock_module|clk_out~clkctrl_outclk ),
	.d(\state~16_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\state.s2~q ),
	.prn(vcc));
// synopsys translate_off
defparam \state.s2 .is_wysiwyg = "true";
defparam \state.s2 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X83_Y8_N2
cycloneive_lcell_comb \state~12 (
// Equation(s):
// \state~12_combout  = (!\rst~input_o  & (\green|done~0_combout  & \green|done~1_combout ))

	.dataa(\rst~input_o ),
	.datab(gnd),
	.datac(\green|done~0_combout ),
	.datad(\green|done~1_combout ),
	.cin(gnd),
	.combout(\state~12_combout ),
	.cout());
// synopsys translate_off
defparam \state~12 .lut_mask = 16'h5000;
defparam \state~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X83_Y8_N20
cycloneive_lcell_comb \state~11 (
// Equation(s):
// \state~11_combout  = (!\rst~input_o  & ((!\yellow|counter_num_0|Equal0~0_combout ) # (!\yellow|done~0_combout )))

	.dataa(\rst~input_o ),
	.datab(gnd),
	.datac(\yellow|done~0_combout ),
	.datad(\yellow|counter_num_0|Equal0~0_combout ),
	.cin(gnd),
	.combout(\state~11_combout ),
	.cout());
// synopsys translate_off
defparam \state~11 .lut_mask = 16'h0555;
defparam \state~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X83_Y8_N8
cycloneive_lcell_comb \state~17 (
// Equation(s):
// \state~17_combout  = (\state.s2~q  & ((\state~12_combout ) # ((\state.s3~q  & \state~11_combout )))) # (!\state.s2~q  & (((\state.s3~q  & \state~11_combout ))))

	.dataa(\state.s2~q ),
	.datab(\state~12_combout ),
	.datac(\state.s3~q ),
	.datad(\state~11_combout ),
	.cin(gnd),
	.combout(\state~17_combout ),
	.cout());
// synopsys translate_off
defparam \state~17 .lut_mask = 16'hF888;
defparam \state~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X83_Y8_N9
dffeas \state.s3 (
	.clk(\clock_module|clk_out~clkctrl_outclk ),
	.d(\state~17_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\state.s3~q ),
	.prn(vcc));
// synopsys translate_off
defparam \state.s3 .is_wysiwyg = "true";
defparam \state.s3 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X81_Y8_N12
cycloneive_lcell_comb \state~19 (
// Equation(s):
// \state~19_combout  = (!\state~18_combout  & (((\car~input_o ) # (\yellow|done~combout )) # (!\state.s3~q )))

	.dataa(\state~18_combout ),
	.datab(\state.s3~q ),
	.datac(\car~input_o ),
	.datad(\yellow|done~combout ),
	.cin(gnd),
	.combout(\state~19_combout ),
	.cout());
// synopsys translate_off
defparam \state~19 .lut_mask = 16'h5551;
defparam \state~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X81_Y8_N13
dffeas \state.s0_ (
	.clk(\clock_module|clk_out~clkctrl_outclk ),
	.d(\state~19_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\state.s0_~q ),
	.prn(vcc));
// synopsys translate_off
defparam \state.s0_ .is_wysiwyg = "true";
defparam \state.s0_ .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X81_Y8_N0
cycloneive_lcell_comb \state~9 (
// Equation(s):
// \state~9_combout  = (!\rst~input_o  & (\car~input_o  & !\state.s0_~q ))

	.dataa(\rst~input_o ),
	.datab(gnd),
	.datac(\car~input_o ),
	.datad(\state.s0_~q ),
	.cin(gnd),
	.combout(\state~9_combout ),
	.cout());
// synopsys translate_off
defparam \state~9 .lut_mask = 16'h0050;
defparam \state~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X81_Y8_N8
cycloneive_lcell_comb \state~10 (
// Equation(s):
// \state~10_combout  = (\state~9_combout ) # ((!\rst~input_o  & (\state.s0~q  & !\green|done~combout )))

	.dataa(\rst~input_o ),
	.datab(\state~9_combout ),
	.datac(\state.s0~q ),
	.datad(\green|done~combout ),
	.cin(gnd),
	.combout(\state~10_combout ),
	.cout());
// synopsys translate_off
defparam \state~10 .lut_mask = 16'hCCDC;
defparam \state~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X81_Y8_N9
dffeas \state.s0 (
	.clk(\clock_module|clk_out~clkctrl_outclk ),
	.d(\state~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\state.s0~q ),
	.prn(vcc));
// synopsys translate_off
defparam \state.s0 .is_wysiwyg = "true";
defparam \state.s0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X83_Y8_N22
cycloneive_lcell_comb \state~13 (
// Equation(s):
// \state~13_combout  = (\state.s0~q  & ((\state~12_combout ) # ((\state.s1~q  & \state~11_combout )))) # (!\state.s0~q  & (((\state.s1~q  & \state~11_combout ))))

	.dataa(\state.s0~q ),
	.datab(\state~12_combout ),
	.datac(\state.s1~q ),
	.datad(\state~11_combout ),
	.cin(gnd),
	.combout(\state~13_combout ),
	.cout());
// synopsys translate_off
defparam \state~13 .lut_mask = 16'hF888;
defparam \state~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X83_Y8_N23
dffeas \state.s1 (
	.clk(\clock_module|clk_out~clkctrl_outclk ),
	.d(\state~13_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\state.s1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \state.s1 .is_wysiwyg = "true";
defparam \state.s1 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X81_Y8_N18
cycloneive_lcell_comb \Selector15~0 (
// Equation(s):
// \Selector15~0_combout  = (\state.s0~q  & \green|counter_num_0|bin_num [1])

	.dataa(gnd),
	.datab(\state.s0~q ),
	.datac(\green|counter_num_0|bin_num [1]),
	.datad(gnd),
	.cin(gnd),
	.combout(\Selector15~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector15~0 .lut_mask = 16'hC0C0;
defparam \Selector15~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y8_N10
cycloneive_lcell_comb \highway_bin[0][1]~1 (
// Equation(s):
// \highway_bin[0][1]~1_combout  = (\state.s1~q  & (\yellow|counter_num_0|bin_num [1])) # (!\state.s1~q  & ((\Selector15~0_combout )))

	.dataa(\state.s1~q ),
	.datab(\yellow|counter_num_0|bin_num [1]),
	.datac(gnd),
	.datad(\Selector15~0_combout ),
	.cin(gnd),
	.combout(\highway_bin[0][1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \highway_bin[0][1]~1 .lut_mask = 16'hDD88;
defparam \highway_bin[0][1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y8_N20
cycloneive_lcell_comb \red|counter_num_0|Add0~0 (
// Equation(s):
// \red|counter_num_0|Add0~0_combout  = \red|counter_num_0|bin_num [2] $ (((\red|counter_num_0|bin_num [1]) # (\red|counter_num_0|bin_num [0])))

	.dataa(\red|counter_num_0|bin_num [2]),
	.datab(gnd),
	.datac(\red|counter_num_0|bin_num [1]),
	.datad(\red|counter_num_0|bin_num [0]),
	.cin(gnd),
	.combout(\red|counter_num_0|Add0~0_combout ),
	.cout());
// synopsys translate_off
defparam \red|counter_num_0|Add0~0 .lut_mask = 16'h555A;
defparam \red|counter_num_0|Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X81_Y8_N2
cycloneive_lcell_comb \Selector1~0 (
// Equation(s):
// \Selector1~0_combout  = ((!\car~input_o  & (\state.s0~q  & \green|done~combout ))) # (!\state.s0_~q )

	.dataa(\car~input_o ),
	.datab(\state.s0_~q ),
	.datac(\state.s0~q ),
	.datad(\green|done~combout ),
	.cin(gnd),
	.combout(\Selector1~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector1~0 .lut_mask = 16'h7333;
defparam \Selector1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X81_Y8_N3
dffeas rst_red(
	.clk(\clock_module|clk_out~clkctrl_outclk ),
	.d(\Selector1~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\rst~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rst_red~q ),
	.prn(vcc));
// synopsys translate_off
defparam rst_red.is_wysiwyg = "true";
defparam rst_red.power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X79_Y8_N22
cycloneive_lcell_comb \red|counter_num_1|bin_num[0]~2 (
// Equation(s):
// \red|counter_num_1|bin_num[0]~2_combout  = (!\rst~input_o  & (!\rst_red~q  & !\red|done~1_combout ))

	.dataa(gnd),
	.datab(\rst~input_o ),
	.datac(\rst_red~q ),
	.datad(\red|done~1_combout ),
	.cin(gnd),
	.combout(\red|counter_num_1|bin_num[0]~2_combout ),
	.cout());
// synopsys translate_off
defparam \red|counter_num_1|bin_num[0]~2 .lut_mask = 16'h0003;
defparam \red|counter_num_1|bin_num[0]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X81_Y8_N24
cycloneive_lcell_comb \Selector0~0 (
// Equation(s):
// \Selector0~0_combout  = (\state.s0~q  & ((\car~input_o ) # ((!\green|done~combout )))) # (!\state.s0~q  & (((\state.s0_~q ))))

	.dataa(\car~input_o ),
	.datab(\state.s0_~q ),
	.datac(\state.s0~q ),
	.datad(\green|done~combout ),
	.cin(gnd),
	.combout(\Selector0~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector0~0 .lut_mask = 16'hACFC;
defparam \Selector0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X81_Y8_N25
dffeas en_red(
	.clk(\clock_module|clk_out~clkctrl_outclk ),
	.d(\Selector0~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\rst~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\en_red~q ),
	.prn(vcc));
// synopsys translate_off
defparam en_red.is_wysiwyg = "true";
defparam en_red.power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X79_Y8_N14
cycloneive_lcell_comb \red|comb~1 (
// Equation(s):
// \red|comb~1_combout  = (\red|done~1_combout ) # (((!\en_red~q ) # (!\red|done~0_combout )) # (!\en~input_o ))

	.dataa(\red|done~1_combout ),
	.datab(\en~input_o ),
	.datac(\red|done~0_combout ),
	.datad(\en_red~q ),
	.cin(gnd),
	.combout(\red|comb~1_combout ),
	.cout());
// synopsys translate_off
defparam \red|comb~1 .lut_mask = 16'hBFFF;
defparam \red|comb~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y8_N20
cycloneive_lcell_comb \red|comb~0 (
// Equation(s):
// \red|comb~0_combout  = (\rst~input_o ) # ((\rst_red~q ) # ((\red|done~0_combout  & \red|done~1_combout )))

	.dataa(\rst~input_o ),
	.datab(\rst_red~q ),
	.datac(\red|done~0_combout ),
	.datad(\red|done~1_combout ),
	.cin(gnd),
	.combout(\red|comb~0_combout ),
	.cout());
// synopsys translate_off
defparam \red|comb~0 .lut_mask = 16'hFEEE;
defparam \red|comb~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y8_N4
cycloneive_lcell_comb \red|counter_num_1|bin_num[0]~0 (
// Equation(s):
// \red|counter_num_1|bin_num[0]~0_combout  = (!\red|comb~0_combout  & (\red|comb~1_combout  $ (!\red|counter_num_1|bin_num [0])))

	.dataa(gnd),
	.datab(\red|comb~1_combout ),
	.datac(\red|counter_num_1|bin_num [0]),
	.datad(\red|comb~0_combout ),
	.cin(gnd),
	.combout(\red|counter_num_1|bin_num[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \red|counter_num_1|bin_num[0]~0 .lut_mask = 16'h00C3;
defparam \red|counter_num_1|bin_num[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X79_Y8_N5
dffeas \red|counter_num_1|bin_num[0] (
	.clk(\clock_module|clk_out~clkctrl_outclk ),
	.d(\red|counter_num_1|bin_num[0]~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\red|counter_num_1|bin_num [0]),
	.prn(vcc));
// synopsys translate_off
defparam \red|counter_num_1|bin_num[0] .is_wysiwyg = "true";
defparam \red|counter_num_1|bin_num[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X79_Y8_N24
cycloneive_lcell_comb \red|counter_num_1|bin_num[0]~1 (
// Equation(s):
// \red|counter_num_1|bin_num[0]~1_combout  = (\red|comb~1_combout  & !\red|comb~0_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\red|comb~1_combout ),
	.datad(\red|comb~0_combout ),
	.cin(gnd),
	.combout(\red|counter_num_1|bin_num[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \red|counter_num_1|bin_num[0]~1 .lut_mask = 16'h00F0;
defparam \red|counter_num_1|bin_num[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y8_N30
cycloneive_lcell_comb \red|counter_num_1|bin_num[1]~3 (
// Equation(s):
// \red|counter_num_1|bin_num[1]~3_combout  = (\red|counter_num_1|bin_num[0]~1_combout  & (((\red|counter_num_1|bin_num [1])))) # (!\red|counter_num_1|bin_num[0]~1_combout  & (\red|counter_num_1|bin_num[0]~2_combout  & (\red|counter_num_1|bin_num [0] $ 
// (!\red|counter_num_1|bin_num [1]))))

	.dataa(\red|counter_num_1|bin_num[0]~2_combout ),
	.datab(\red|counter_num_1|bin_num [0]),
	.datac(\red|counter_num_1|bin_num [1]),
	.datad(\red|counter_num_1|bin_num[0]~1_combout ),
	.cin(gnd),
	.combout(\red|counter_num_1|bin_num[1]~3_combout ),
	.cout());
// synopsys translate_off
defparam \red|counter_num_1|bin_num[1]~3 .lut_mask = 16'hF082;
defparam \red|counter_num_1|bin_num[1]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X79_Y8_N31
dffeas \red|counter_num_1|bin_num[1] (
	.clk(\clock_module|clk_out~clkctrl_outclk ),
	.d(\red|counter_num_1|bin_num[1]~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\red|counter_num_1|bin_num [1]),
	.prn(vcc));
// synopsys translate_off
defparam \red|counter_num_1|bin_num[1] .is_wysiwyg = "true";
defparam \red|counter_num_1|bin_num[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X80_Y8_N28
cycloneive_lcell_comb \red|counter_num_1|Add0~0 (
// Equation(s):
// \red|counter_num_1|Add0~0_combout  = \red|counter_num_1|bin_num [2] $ (((\red|counter_num_1|bin_num [0]) # (\red|counter_num_1|bin_num [1])))

	.dataa(\red|counter_num_1|bin_num [2]),
	.datab(\red|counter_num_1|bin_num [0]),
	.datac(\red|counter_num_1|bin_num [1]),
	.datad(gnd),
	.cin(gnd),
	.combout(\red|counter_num_1|Add0~0_combout ),
	.cout());
// synopsys translate_off
defparam \red|counter_num_1|Add0~0 .lut_mask = 16'h5656;
defparam \red|counter_num_1|Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y8_N0
cycloneive_lcell_comb \red|counter_num_1|bin_num[2]~4 (
// Equation(s):
// \red|counter_num_1|bin_num[2]~4_combout  = (\red|counter_num_1|bin_num[0]~1_combout  & (((\red|counter_num_1|bin_num [2])))) # (!\red|counter_num_1|bin_num[0]~1_combout  & (\red|counter_num_1|bin_num[0]~2_combout  & (!\red|counter_num_1|Add0~0_combout )))

	.dataa(\red|counter_num_1|bin_num[0]~2_combout ),
	.datab(\red|counter_num_1|Add0~0_combout ),
	.datac(\red|counter_num_1|bin_num [2]),
	.datad(\red|counter_num_1|bin_num[0]~1_combout ),
	.cin(gnd),
	.combout(\red|counter_num_1|bin_num[2]~4_combout ),
	.cout());
// synopsys translate_off
defparam \red|counter_num_1|bin_num[2]~4 .lut_mask = 16'hF022;
defparam \red|counter_num_1|bin_num[2]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X79_Y8_N1
dffeas \red|counter_num_1|bin_num[2] (
	.clk(\clock_module|clk_out~clkctrl_outclk ),
	.d(\red|counter_num_1|bin_num[2]~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\red|counter_num_1|bin_num [2]),
	.prn(vcc));
// synopsys translate_off
defparam \red|counter_num_1|bin_num[2] .is_wysiwyg = "true";
defparam \red|counter_num_1|bin_num[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X80_Y8_N6
cycloneive_lcell_comb \red|done~2 (
// Equation(s):
// \red|done~2_combout  = (!\red|counter_num_1|bin_num [0] & (!\red|counter_num_1|bin_num [2] & !\red|counter_num_1|bin_num [1]))

	.dataa(gnd),
	.datab(\red|counter_num_1|bin_num [0]),
	.datac(\red|counter_num_1|bin_num [2]),
	.datad(\red|counter_num_1|bin_num [1]),
	.cin(gnd),
	.combout(\red|done~2_combout ),
	.cout());
// synopsys translate_off
defparam \red|done~2 .lut_mask = 16'h0003;
defparam \red|done~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y8_N6
cycloneive_lcell_comb \red|counter_num_1|bin_num[3]~5 (
// Equation(s):
// \red|counter_num_1|bin_num[3]~5_combout  = (!\red|comb~0_combout  & (\red|counter_num_1|bin_num [3] $ (((\red|done~2_combout  & !\red|comb~1_combout )))))

	.dataa(\red|done~2_combout ),
	.datab(\red|comb~1_combout ),
	.datac(\red|counter_num_1|bin_num [3]),
	.datad(\red|comb~0_combout ),
	.cin(gnd),
	.combout(\red|counter_num_1|bin_num[3]~5_combout ),
	.cout());
// synopsys translate_off
defparam \red|counter_num_1|bin_num[3]~5 .lut_mask = 16'h00D2;
defparam \red|counter_num_1|bin_num[3]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X79_Y8_N7
dffeas \red|counter_num_1|bin_num[3] (
	.clk(\clock_module|clk_out~clkctrl_outclk ),
	.d(\red|counter_num_1|bin_num[3]~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\red|counter_num_1|bin_num [3]),
	.prn(vcc));
// synopsys translate_off
defparam \red|counter_num_1|bin_num[3] .is_wysiwyg = "true";
defparam \red|counter_num_1|bin_num[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X79_Y8_N10
cycloneive_lcell_comb \red|done~1 (
// Equation(s):
// \red|done~1_combout  = (!\red|counter_num_1|bin_num [1] & (!\red|counter_num_1|bin_num [2] & (!\red|counter_num_1|bin_num [0] & !\red|counter_num_1|bin_num [3])))

	.dataa(\red|counter_num_1|bin_num [1]),
	.datab(\red|counter_num_1|bin_num [2]),
	.datac(\red|counter_num_1|bin_num [0]),
	.datad(\red|counter_num_1|bin_num [3]),
	.cin(gnd),
	.combout(\red|done~1_combout ),
	.cout());
// synopsys translate_off
defparam \red|done~1 .lut_mask = 16'h0001;
defparam \red|done~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y8_N22
cycloneive_lcell_comb \red|counter_num_0|bin_num[3]~0 (
// Equation(s):
// \red|counter_num_0|bin_num[3]~0_combout  = (\rst~input_o ) # ((\en~input_o  & \en_red~q ))

	.dataa(\en~input_o ),
	.datab(gnd),
	.datac(\rst~input_o ),
	.datad(\en_red~q ),
	.cin(gnd),
	.combout(\red|counter_num_0|bin_num[3]~0_combout ),
	.cout());
// synopsys translate_off
defparam \red|counter_num_0|bin_num[3]~0 .lut_mask = 16'hFAF0;
defparam \red|counter_num_0|bin_num[3]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y8_N28
cycloneive_lcell_comb \red|counter_num_0|bin_num[3]~1 (
// Equation(s):
// \red|counter_num_0|bin_num[3]~1_combout  = (\rst_red~q ) # ((\red|counter_num_0|bin_num[3]~0_combout ) # ((\red|done~1_combout  & \red|done~0_combout )))

	.dataa(\red|done~1_combout ),
	.datab(\rst_red~q ),
	.datac(\red|done~0_combout ),
	.datad(\red|counter_num_0|bin_num[3]~0_combout ),
	.cin(gnd),
	.combout(\red|counter_num_0|bin_num[3]~1_combout ),
	.cout());
// synopsys translate_off
defparam \red|counter_num_0|bin_num[3]~1 .lut_mask = 16'hFFEC;
defparam \red|counter_num_0|bin_num[3]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y8_N16
cycloneive_lcell_comb \red|counter_num_0|bin_num[2]~5 (
// Equation(s):
// \red|counter_num_0|bin_num[2]~5_combout  = (\red|counter_num_0|bin_num[3]~1_combout  & (!\red|counter_num_0|Add0~0_combout  & (\red|counter_num_0|bin_num[3]~2_combout ))) # (!\red|counter_num_0|bin_num[3]~1_combout  & (((\red|counter_num_0|bin_num [2]))))

	.dataa(\red|counter_num_0|Add0~0_combout ),
	.datab(\red|counter_num_0|bin_num[3]~2_combout ),
	.datac(\red|counter_num_0|bin_num [2]),
	.datad(\red|counter_num_0|bin_num[3]~1_combout ),
	.cin(gnd),
	.combout(\red|counter_num_0|bin_num[2]~5_combout ),
	.cout());
// synopsys translate_off
defparam \red|counter_num_0|bin_num[2]~5 .lut_mask = 16'h44F0;
defparam \red|counter_num_0|bin_num[2]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X79_Y8_N17
dffeas \red|counter_num_0|bin_num[2] (
	.clk(\clock_module|clk_out~clkctrl_outclk ),
	.d(\red|counter_num_0|bin_num[2]~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\red|counter_num_0|bin_num [2]),
	.prn(vcc));
// synopsys translate_off
defparam \red|counter_num_0|bin_num[2] .is_wysiwyg = "true";
defparam \red|counter_num_0|bin_num[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X80_Y8_N2
cycloneive_lcell_comb \red|counter_num_0|Add0~1 (
// Equation(s):
// \red|counter_num_0|Add0~1_combout  = \red|counter_num_0|bin_num [3] $ (((\red|counter_num_0|bin_num [1]) # ((\red|counter_num_0|bin_num [2]) # (\red|counter_num_0|bin_num [0]))))

	.dataa(\red|counter_num_0|bin_num [1]),
	.datab(\red|counter_num_0|bin_num [3]),
	.datac(\red|counter_num_0|bin_num [2]),
	.datad(\red|counter_num_0|bin_num [0]),
	.cin(gnd),
	.combout(\red|counter_num_0|Add0~1_combout ),
	.cout());
// synopsys translate_off
defparam \red|counter_num_0|Add0~1 .lut_mask = 16'h3336;
defparam \red|counter_num_0|Add0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y8_N18
cycloneive_lcell_comb \red|counter_num_0|bin_num[3]~6 (
// Equation(s):
// \red|counter_num_0|bin_num[3]~6_combout  = (\red|counter_num_0|bin_num[3]~1_combout  & (((!\red|counter_num_0|bin_num[3]~2_combout )) # (!\red|counter_num_0|Add0~1_combout ))) # (!\red|counter_num_0|bin_num[3]~1_combout  & (((\red|counter_num_0|bin_num 
// [3]))))

	.dataa(\red|counter_num_0|Add0~1_combout ),
	.datab(\red|counter_num_0|bin_num[3]~2_combout ),
	.datac(\red|counter_num_0|bin_num [3]),
	.datad(\red|counter_num_0|bin_num[3]~1_combout ),
	.cin(gnd),
	.combout(\red|counter_num_0|bin_num[3]~6_combout ),
	.cout());
// synopsys translate_off
defparam \red|counter_num_0|bin_num[3]~6 .lut_mask = 16'h77F0;
defparam \red|counter_num_0|bin_num[3]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X79_Y8_N19
dffeas \red|counter_num_0|bin_num[3] (
	.clk(\clock_module|clk_out~clkctrl_outclk ),
	.d(\red|counter_num_0|bin_num[3]~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\red|counter_num_0|bin_num [3]),
	.prn(vcc));
// synopsys translate_off
defparam \red|counter_num_0|bin_num[3] .is_wysiwyg = "true";
defparam \red|counter_num_0|bin_num[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X79_Y8_N8
cycloneive_lcell_comb \red|done~0 (
// Equation(s):
// \red|done~0_combout  = (!\red|counter_num_0|bin_num [0] & (!\red|counter_num_0|bin_num [2] & (!\red|counter_num_0|bin_num [1] & !\red|counter_num_0|bin_num [3])))

	.dataa(\red|counter_num_0|bin_num [0]),
	.datab(\red|counter_num_0|bin_num [2]),
	.datac(\red|counter_num_0|bin_num [1]),
	.datad(\red|counter_num_0|bin_num [3]),
	.cin(gnd),
	.combout(\red|done~0_combout ),
	.cout());
// synopsys translate_off
defparam \red|done~0 .lut_mask = 16'h0001;
defparam \red|done~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y8_N2
cycloneive_lcell_comb \red|counter_num_0|bin_num[3]~2 (
// Equation(s):
// \red|counter_num_0|bin_num[3]~2_combout  = (!\rst~input_o  & (!\red|done~0_combout  & !\rst_red~q ))

	.dataa(gnd),
	.datab(\rst~input_o ),
	.datac(\red|done~0_combout ),
	.datad(\rst_red~q ),
	.cin(gnd),
	.combout(\red|counter_num_0|bin_num[3]~2_combout ),
	.cout());
// synopsys translate_off
defparam \red|counter_num_0|bin_num[3]~2 .lut_mask = 16'h0003;
defparam \red|counter_num_0|bin_num[3]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y8_N12
cycloneive_lcell_comb \red|counter_num_0|bin_num[0]~3 (
// Equation(s):
// \red|counter_num_0|bin_num[0]~3_combout  = (\red|counter_num_0|bin_num [0] & ((!\red|counter_num_0|bin_num[3]~1_combout ) # (!\red|counter_num_0|bin_num[3]~2_combout ))) # (!\red|counter_num_0|bin_num [0] & ((\red|counter_num_0|bin_num[3]~1_combout )))

	.dataa(gnd),
	.datab(\red|counter_num_0|bin_num[3]~2_combout ),
	.datac(\red|counter_num_0|bin_num [0]),
	.datad(\red|counter_num_0|bin_num[3]~1_combout ),
	.cin(gnd),
	.combout(\red|counter_num_0|bin_num[0]~3_combout ),
	.cout());
// synopsys translate_off
defparam \red|counter_num_0|bin_num[0]~3 .lut_mask = 16'h3FF0;
defparam \red|counter_num_0|bin_num[0]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X79_Y8_N13
dffeas \red|counter_num_0|bin_num[0] (
	.clk(\clock_module|clk_out~clkctrl_outclk ),
	.d(\red|counter_num_0|bin_num[0]~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\red|counter_num_0|bin_num [0]),
	.prn(vcc));
// synopsys translate_off
defparam \red|counter_num_0|bin_num[0] .is_wysiwyg = "true";
defparam \red|counter_num_0|bin_num[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X79_Y8_N26
cycloneive_lcell_comb \red|counter_num_0|bin_num[1]~4 (
// Equation(s):
// \red|counter_num_0|bin_num[1]~4_combout  = (\red|counter_num_0|bin_num[3]~1_combout  & (\red|counter_num_0|bin_num[3]~2_combout  & (\red|counter_num_0|bin_num [0] $ (!\red|counter_num_0|bin_num [1])))) # (!\red|counter_num_0|bin_num[3]~1_combout  & 
// (((\red|counter_num_0|bin_num [1]))))

	.dataa(\red|counter_num_0|bin_num [0]),
	.datab(\red|counter_num_0|bin_num[3]~2_combout ),
	.datac(\red|counter_num_0|bin_num [1]),
	.datad(\red|counter_num_0|bin_num[3]~1_combout ),
	.cin(gnd),
	.combout(\red|counter_num_0|bin_num[1]~4_combout ),
	.cout());
// synopsys translate_off
defparam \red|counter_num_0|bin_num[1]~4 .lut_mask = 16'h84F0;
defparam \red|counter_num_0|bin_num[1]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X79_Y8_N27
dffeas \red|counter_num_0|bin_num[1] (
	.clk(\clock_module|clk_out~clkctrl_outclk ),
	.d(\red|counter_num_0|bin_num[1]~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\red|counter_num_0|bin_num [1]),
	.prn(vcc));
// synopsys translate_off
defparam \red|counter_num_0|bin_num[1] .is_wysiwyg = "true";
defparam \red|counter_num_0|bin_num[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X80_Y8_N16
cycloneive_lcell_comb \highway_bin~8 (
// Equation(s):
// \highway_bin~8_combout  = (\state.s3~q ) # (\state.s2~q )

	.dataa(gnd),
	.datab(\state.s3~q ),
	.datac(\state.s2~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\highway_bin~8_combout ),
	.cout());
// synopsys translate_off
defparam \highway_bin~8 .lut_mask = 16'hFCFC;
defparam \highway_bin~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X80_Y8_N11
dffeas \highway_bin[0][1] (
	.clk(\clock_module|clk_out~clkctrl_outclk ),
	.d(\highway_bin[0][1]~1_combout ),
	.asdata(\red|counter_num_0|bin_num [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\highway_bin~8_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\highway_bin[0][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \highway_bin[0][1] .is_wysiwyg = "true";
defparam \highway_bin[0][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X81_Y6_N8
cycloneive_lcell_comb \Selector14~0 (
// Equation(s):
// \Selector14~0_combout  = (\green|counter_num_0|bin_num [2] & \state.s0~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\green|counter_num_0|bin_num [2]),
	.datad(\state.s0~q ),
	.cin(gnd),
	.combout(\Selector14~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector14~0 .lut_mask = 16'hF000;
defparam \Selector14~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y8_N12
cycloneive_lcell_comb \highway_bin[0][2]~2 (
// Equation(s):
// \highway_bin[0][2]~2_combout  = (\state.s1~q  & (\yellow|counter_num_0|bin_num [2])) # (!\state.s1~q  & ((\Selector14~0_combout )))

	.dataa(\state.s1~q ),
	.datab(\yellow|counter_num_0|bin_num [2]),
	.datac(gnd),
	.datad(\Selector14~0_combout ),
	.cin(gnd),
	.combout(\highway_bin[0][2]~2_combout ),
	.cout());
// synopsys translate_off
defparam \highway_bin[0][2]~2 .lut_mask = 16'hDD88;
defparam \highway_bin[0][2]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X80_Y8_N13
dffeas \highway_bin[0][2] (
	.clk(\clock_module|clk_out~clkctrl_outclk ),
	.d(\highway_bin[0][2]~2_combout ),
	.asdata(\red|counter_num_0|bin_num [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\highway_bin~8_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\highway_bin[0][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \highway_bin[0][2] .is_wysiwyg = "true";
defparam \highway_bin[0][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X81_Y8_N16
cycloneive_lcell_comb \Selector13~0 (
// Equation(s):
// \Selector13~0_combout  = (\green|counter_num_0|bin_num [3]) # (!\state.s0~q )

	.dataa(gnd),
	.datab(\state.s0~q ),
	.datac(gnd),
	.datad(\green|counter_num_0|bin_num [3]),
	.cin(gnd),
	.combout(\Selector13~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector13~0 .lut_mask = 16'hFF33;
defparam \Selector13~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y8_N30
cycloneive_lcell_comb \highway_bin[0][3]~3 (
// Equation(s):
// \highway_bin[0][3]~3_combout  = (\state.s1~q  & (\yellow|counter_num_0|bin_num [3])) # (!\state.s1~q  & ((\Selector13~0_combout )))

	.dataa(\state.s1~q ),
	.datab(\yellow|counter_num_0|bin_num [3]),
	.datac(gnd),
	.datad(\Selector13~0_combout ),
	.cin(gnd),
	.combout(\highway_bin[0][3]~3_combout ),
	.cout());
// synopsys translate_off
defparam \highway_bin[0][3]~3 .lut_mask = 16'hDD88;
defparam \highway_bin[0][3]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X80_Y8_N31
dffeas \highway_bin[0][3] (
	.clk(\clock_module|clk_out~clkctrl_outclk ),
	.d(\highway_bin[0][3]~3_combout ),
	.asdata(\red|counter_num_0|bin_num [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\highway_bin~8_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\highway_bin[0][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \highway_bin[0][3] .is_wysiwyg = "true";
defparam \highway_bin[0][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X81_Y6_N2
cycloneive_lcell_comb \Selector16~0 (
// Equation(s):
// \Selector16~0_combout  = (\green|counter_num_0|bin_num [0]) # (!\state.s0~q )

	.dataa(gnd),
	.datab(\green|counter_num_0|bin_num [0]),
	.datac(gnd),
	.datad(\state.s0~q ),
	.cin(gnd),
	.combout(\Selector16~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector16~0 .lut_mask = 16'hCCFF;
defparam \Selector16~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y8_N4
cycloneive_lcell_comb \highway_bin[0][0]~0 (
// Equation(s):
// \highway_bin[0][0]~0_combout  = (\state.s1~q  & (\yellow|counter_num_0|bin_num [0])) # (!\state.s1~q  & ((\Selector16~0_combout )))

	.dataa(\state.s1~q ),
	.datab(\yellow|counter_num_0|bin_num [0]),
	.datac(gnd),
	.datad(\Selector16~0_combout ),
	.cin(gnd),
	.combout(\highway_bin[0][0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \highway_bin[0][0]~0 .lut_mask = 16'hDD88;
defparam \highway_bin[0][0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X80_Y8_N5
dffeas \highway_bin[0][0] (
	.clk(\clock_module|clk_out~clkctrl_outclk ),
	.d(\highway_bin[0][0]~0_combout ),
	.asdata(\red|counter_num_0|bin_num [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\highway_bin~8_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\highway_bin[0][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \highway_bin[0][0] .is_wysiwyg = "true";
defparam \highway_bin[0][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X74_Y2_N28
cycloneive_lcell_comb \decoder_highway_0|WideOr6~0 (
// Equation(s):
// \decoder_highway_0|WideOr6~0_combout  = (\highway_bin[0][1]~q  & (!\highway_bin[0][3]~q  & ((!\highway_bin[0][0]~q ) # (!\highway_bin[0][2]~q )))) # (!\highway_bin[0][1]~q  & (\highway_bin[0][2]~q  $ ((\highway_bin[0][3]~q ))))

	.dataa(\highway_bin[0][1]~q ),
	.datab(\highway_bin[0][2]~q ),
	.datac(\highway_bin[0][3]~q ),
	.datad(\highway_bin[0][0]~q ),
	.cin(gnd),
	.combout(\decoder_highway_0|WideOr6~0_combout ),
	.cout());
// synopsys translate_off
defparam \decoder_highway_0|WideOr6~0 .lut_mask = 16'h161E;
defparam \decoder_highway_0|WideOr6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y2_N22
cycloneive_lcell_comb \decoder_highway_0|WideOr5~0 (
// Equation(s):
// \decoder_highway_0|WideOr5~0_combout  = (\highway_bin[0][2]~q  & ((\highway_bin[0][3]~q ) # ((\highway_bin[0][1]~q  & \highway_bin[0][0]~q )))) # (!\highway_bin[0][2]~q  & ((\highway_bin[0][1]~q ) # ((!\highway_bin[0][3]~q  & \highway_bin[0][0]~q ))))

	.dataa(\highway_bin[0][1]~q ),
	.datab(\highway_bin[0][2]~q ),
	.datac(\highway_bin[0][3]~q ),
	.datad(\highway_bin[0][0]~q ),
	.cin(gnd),
	.combout(\decoder_highway_0|WideOr5~0_combout ),
	.cout());
// synopsys translate_off
defparam \decoder_highway_0|WideOr5~0 .lut_mask = 16'hEBE2;
defparam \decoder_highway_0|WideOr5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y2_N4
cycloneive_lcell_comb \decoder_highway_0|WideOr4~0 (
// Equation(s):
// \decoder_highway_0|WideOr4~0_combout  = (\highway_bin[0][0]~q ) # ((\highway_bin[0][1]~q  & ((\highway_bin[0][3]~q ))) # (!\highway_bin[0][1]~q  & (\highway_bin[0][2]~q )))

	.dataa(\highway_bin[0][1]~q ),
	.datab(\highway_bin[0][2]~q ),
	.datac(\highway_bin[0][3]~q ),
	.datad(\highway_bin[0][0]~q ),
	.cin(gnd),
	.combout(\decoder_highway_0|WideOr4~0_combout ),
	.cout());
// synopsys translate_off
defparam \decoder_highway_0|WideOr4~0 .lut_mask = 16'hFFE4;
defparam \decoder_highway_0|WideOr4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y2_N14
cycloneive_lcell_comb \decoder_highway_0|WideOr3~0 (
// Equation(s):
// \decoder_highway_0|WideOr3~0_combout  = (\highway_bin[0][1]~q  & ((\highway_bin[0][3]~q ) # ((\highway_bin[0][2]~q  & \highway_bin[0][0]~q )))) # (!\highway_bin[0][1]~q  & (\highway_bin[0][2]~q  $ (((!\highway_bin[0][3]~q  & \highway_bin[0][0]~q )))))

	.dataa(\highway_bin[0][1]~q ),
	.datab(\highway_bin[0][2]~q ),
	.datac(\highway_bin[0][3]~q ),
	.datad(\highway_bin[0][0]~q ),
	.cin(gnd),
	.combout(\decoder_highway_0|WideOr3~0_combout ),
	.cout());
// synopsys translate_off
defparam \decoder_highway_0|WideOr3~0 .lut_mask = 16'hE9E4;
defparam \decoder_highway_0|WideOr3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y2_N12
cycloneive_lcell_comb \decoder_highway_0|WideOr2~0 (
// Equation(s):
// \decoder_highway_0|WideOr2~0_combout  = (\highway_bin[0][2]~q  & (((\highway_bin[0][3]~q )))) # (!\highway_bin[0][2]~q  & (\highway_bin[0][1]~q  & ((\highway_bin[0][3]~q ) # (!\highway_bin[0][0]~q ))))

	.dataa(\highway_bin[0][1]~q ),
	.datab(\highway_bin[0][2]~q ),
	.datac(\highway_bin[0][3]~q ),
	.datad(\highway_bin[0][0]~q ),
	.cin(gnd),
	.combout(\decoder_highway_0|WideOr2~0_combout ),
	.cout());
// synopsys translate_off
defparam \decoder_highway_0|WideOr2~0 .lut_mask = 16'hE0E2;
defparam \decoder_highway_0|WideOr2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y2_N10
cycloneive_lcell_comb \decoder_highway_0|WideOr1~0 (
// Equation(s):
// \decoder_highway_0|WideOr1~0_combout  = (\highway_bin[0][2]~q  & ((\highway_bin[0][3]~q ) # (\highway_bin[0][1]~q  $ (\highway_bin[0][0]~q )))) # (!\highway_bin[0][2]~q  & (\highway_bin[0][1]~q  & (\highway_bin[0][3]~q )))

	.dataa(\highway_bin[0][1]~q ),
	.datab(\highway_bin[0][2]~q ),
	.datac(\highway_bin[0][3]~q ),
	.datad(\highway_bin[0][0]~q ),
	.cin(gnd),
	.combout(\decoder_highway_0|WideOr1~0_combout ),
	.cout());
// synopsys translate_off
defparam \decoder_highway_0|WideOr1~0 .lut_mask = 16'hE4E8;
defparam \decoder_highway_0|WideOr1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y2_N8
cycloneive_lcell_comb \decoder_highway_0|WideOr0~0 (
// Equation(s):
// \decoder_highway_0|WideOr0~0_combout  = (\highway_bin[0][1]~q  & (((\highway_bin[0][3]~q )))) # (!\highway_bin[0][1]~q  & (\highway_bin[0][2]~q  $ (((!\highway_bin[0][3]~q  & \highway_bin[0][0]~q )))))

	.dataa(\highway_bin[0][1]~q ),
	.datab(\highway_bin[0][2]~q ),
	.datac(\highway_bin[0][3]~q ),
	.datad(\highway_bin[0][0]~q ),
	.cin(gnd),
	.combout(\decoder_highway_0|WideOr0~0_combout ),
	.cout());
// synopsys translate_off
defparam \decoder_highway_0|WideOr0~0 .lut_mask = 16'hE1E4;
defparam \decoder_highway_0|WideOr0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X81_Y8_N6
cycloneive_lcell_comb \Selector9~0 (
// Equation(s):
// \Selector9~0_combout  = (\green|counter_num_1|bin_num [3]) # (!\state.s0~q )

	.dataa(gnd),
	.datab(\state.s0~q ),
	.datac(gnd),
	.datad(\green|counter_num_1|bin_num [3]),
	.cin(gnd),
	.combout(\Selector9~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector9~0 .lut_mask = 16'hFF33;
defparam \Selector9~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y8_N14
cycloneive_lcell_comb \highway_bin[1][3]~7 (
// Equation(s):
// \highway_bin[1][3]~7_combout  = (!\state.s1~q  & \Selector9~0_combout )

	.dataa(\state.s1~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(\Selector9~0_combout ),
	.cin(gnd),
	.combout(\highway_bin[1][3]~7_combout ),
	.cout());
// synopsys translate_off
defparam \highway_bin[1][3]~7 .lut_mask = 16'h5500;
defparam \highway_bin[1][3]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X80_Y8_N15
dffeas \highway_bin[1][3] (
	.clk(\clock_module|clk_out~clkctrl_outclk ),
	.d(\highway_bin[1][3]~7_combout ),
	.asdata(\red|counter_num_1|bin_num [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\highway_bin~8_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\highway_bin[1][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \highway_bin[1][3] .is_wysiwyg = "true";
defparam \highway_bin[1][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X81_Y8_N28
cycloneive_lcell_comb \Selector12~0 (
// Equation(s):
// \Selector12~0_combout  = (\green|counter_num_1|bin_num [0]) # (!\state.s0~q )

	.dataa(gnd),
	.datab(\state.s0~q ),
	.datac(\green|counter_num_1|bin_num [0]),
	.datad(gnd),
	.cin(gnd),
	.combout(\Selector12~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector12~0 .lut_mask = 16'hF3F3;
defparam \Selector12~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y8_N24
cycloneive_lcell_comb \highway_bin[1][0]~4 (
// Equation(s):
// \highway_bin[1][0]~4_combout  = (\state.s1~q  & (\yellow|counter_num_1|bin_num [0])) # (!\state.s1~q  & ((\Selector12~0_combout )))

	.dataa(\state.s1~q ),
	.datab(\yellow|counter_num_1|bin_num [0]),
	.datac(gnd),
	.datad(\Selector12~0_combout ),
	.cin(gnd),
	.combout(\highway_bin[1][0]~4_combout ),
	.cout());
// synopsys translate_off
defparam \highway_bin[1][0]~4 .lut_mask = 16'hDD88;
defparam \highway_bin[1][0]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X80_Y8_N25
dffeas \highway_bin[1][0] (
	.clk(\clock_module|clk_out~clkctrl_outclk ),
	.d(\highway_bin[1][0]~4_combout ),
	.asdata(\red|counter_num_1|bin_num [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\highway_bin~8_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\highway_bin[1][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \highway_bin[1][0] .is_wysiwyg = "true";
defparam \highway_bin[1][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X81_Y8_N22
cycloneive_lcell_comb \Selector11~0 (
// Equation(s):
// \Selector11~0_combout  = (\state.s0~q  & \green|counter_num_1|bin_num [1])

	.dataa(gnd),
	.datab(\state.s0~q ),
	.datac(gnd),
	.datad(\green|counter_num_1|bin_num [1]),
	.cin(gnd),
	.combout(\Selector11~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector11~0 .lut_mask = 16'hCC00;
defparam \Selector11~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y8_N18
cycloneive_lcell_comb \highway_bin[1][1]~5 (
// Equation(s):
// \highway_bin[1][1]~5_combout  = (\state.s1~q  & (\yellow|counter_num_1|bin_num [1])) # (!\state.s1~q  & ((\Selector11~0_combout )))

	.dataa(\state.s1~q ),
	.datab(\yellow|counter_num_1|bin_num [1]),
	.datac(gnd),
	.datad(\Selector11~0_combout ),
	.cin(gnd),
	.combout(\highway_bin[1][1]~5_combout ),
	.cout());
// synopsys translate_off
defparam \highway_bin[1][1]~5 .lut_mask = 16'hDD88;
defparam \highway_bin[1][1]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X80_Y8_N19
dffeas \highway_bin[1][1] (
	.clk(\clock_module|clk_out~clkctrl_outclk ),
	.d(\highway_bin[1][1]~5_combout ),
	.asdata(\red|counter_num_1|bin_num [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\highway_bin~8_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\highway_bin[1][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \highway_bin[1][1] .is_wysiwyg = "true";
defparam \highway_bin[1][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X81_Y8_N4
cycloneive_lcell_comb \Selector10~0 (
// Equation(s):
// \Selector10~0_combout  = (\state.s0~q  & \green|counter_num_1|bin_num [2])

	.dataa(gnd),
	.datab(\state.s0~q ),
	.datac(gnd),
	.datad(\green|counter_num_1|bin_num [2]),
	.cin(gnd),
	.combout(\Selector10~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector10~0 .lut_mask = 16'hCC00;
defparam \Selector10~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y8_N8
cycloneive_lcell_comb \highway_bin[1][2]~6 (
// Equation(s):
// \highway_bin[1][2]~6_combout  = (\state.s1~q  & (\yellow|counter_num_1|bin_num [2])) # (!\state.s1~q  & ((\Selector10~0_combout )))

	.dataa(\state.s1~q ),
	.datab(\yellow|counter_num_1|bin_num [2]),
	.datac(gnd),
	.datad(\Selector10~0_combout ),
	.cin(gnd),
	.combout(\highway_bin[1][2]~6_combout ),
	.cout());
// synopsys translate_off
defparam \highway_bin[1][2]~6 .lut_mask = 16'hDD88;
defparam \highway_bin[1][2]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X80_Y8_N9
dffeas \highway_bin[1][2] (
	.clk(\clock_module|clk_out~clkctrl_outclk ),
	.d(\highway_bin[1][2]~6_combout ),
	.asdata(\red|counter_num_1|bin_num [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\highway_bin~8_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\highway_bin[1][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \highway_bin[1][2] .is_wysiwyg = "true";
defparam \highway_bin[1][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X80_Y7_N16
cycloneive_lcell_comb \decoder_highway_1|WideOr6~0 (
// Equation(s):
// \decoder_highway_1|WideOr6~0_combout  = (\highway_bin[1][1]~q  & (!\highway_bin[1][3]~q  & ((!\highway_bin[1][2]~q ) # (!\highway_bin[1][0]~q )))) # (!\highway_bin[1][1]~q  & (\highway_bin[1][3]~q  $ (((\highway_bin[1][2]~q )))))

	.dataa(\highway_bin[1][3]~q ),
	.datab(\highway_bin[1][0]~q ),
	.datac(\highway_bin[1][1]~q ),
	.datad(\highway_bin[1][2]~q ),
	.cin(gnd),
	.combout(\decoder_highway_1|WideOr6~0_combout ),
	.cout());
// synopsys translate_off
defparam \decoder_highway_1|WideOr6~0 .lut_mask = 16'h155A;
defparam \decoder_highway_1|WideOr6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y6_N0
cycloneive_lcell_comb \decoder_highway_1|WideOr5~0 (
// Equation(s):
// \decoder_highway_1|WideOr5~0_combout  = (\highway_bin[1][0]~q  & ((\highway_bin[1][1]~q ) # (\highway_bin[1][3]~q  $ (!\highway_bin[1][2]~q )))) # (!\highway_bin[1][0]~q  & ((\highway_bin[1][2]~q  & (\highway_bin[1][3]~q )) # (!\highway_bin[1][2]~q  & 
// ((\highway_bin[1][1]~q )))))

	.dataa(\highway_bin[1][3]~q ),
	.datab(\highway_bin[1][1]~q ),
	.datac(\highway_bin[1][0]~q ),
	.datad(\highway_bin[1][2]~q ),
	.cin(gnd),
	.combout(\decoder_highway_1|WideOr5~0_combout ),
	.cout());
// synopsys translate_off
defparam \decoder_highway_1|WideOr5~0 .lut_mask = 16'hEADC;
defparam \decoder_highway_1|WideOr5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y6_N14
cycloneive_lcell_comb \decoder_highway_1|WideOr4~0 (
// Equation(s):
// \decoder_highway_1|WideOr4~0_combout  = (\highway_bin[1][0]~q ) # ((\highway_bin[1][1]~q  & (\highway_bin[1][3]~q )) # (!\highway_bin[1][1]~q  & ((\highway_bin[1][2]~q ))))

	.dataa(\highway_bin[1][3]~q ),
	.datab(\highway_bin[1][1]~q ),
	.datac(\highway_bin[1][0]~q ),
	.datad(\highway_bin[1][2]~q ),
	.cin(gnd),
	.combout(\decoder_highway_1|WideOr4~0_combout ),
	.cout());
// synopsys translate_off
defparam \decoder_highway_1|WideOr4~0 .lut_mask = 16'hFBF8;
defparam \decoder_highway_1|WideOr4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y7_N14
cycloneive_lcell_comb \decoder_highway_1|WideOr3~0 (
// Equation(s):
// \decoder_highway_1|WideOr3~0_combout  = (\highway_bin[1][1]~q  & ((\highway_bin[1][3]~q ) # ((\highway_bin[1][0]~q  & \highway_bin[1][2]~q )))) # (!\highway_bin[1][1]~q  & (\highway_bin[1][2]~q  $ (((!\highway_bin[1][3]~q  & \highway_bin[1][0]~q )))))

	.dataa(\highway_bin[1][3]~q ),
	.datab(\highway_bin[1][0]~q ),
	.datac(\highway_bin[1][1]~q ),
	.datad(\highway_bin[1][2]~q ),
	.cin(gnd),
	.combout(\decoder_highway_1|WideOr3~0_combout ),
	.cout());
// synopsys translate_off
defparam \decoder_highway_1|WideOr3~0 .lut_mask = 16'hEBA4;
defparam \decoder_highway_1|WideOr3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X81_Y7_N0
cycloneive_lcell_comb \decoder_highway_1|WideOr2~0 (
// Equation(s):
// \decoder_highway_1|WideOr2~0_combout  = (\highway_bin[1][2]~q  & (\highway_bin[1][3]~q )) # (!\highway_bin[1][2]~q  & (\highway_bin[1][1]~q  & ((\highway_bin[1][3]~q ) # (!\highway_bin[1][0]~q ))))

	.dataa(\highway_bin[1][2]~q ),
	.datab(\highway_bin[1][3]~q ),
	.datac(\highway_bin[1][0]~q ),
	.datad(\highway_bin[1][1]~q ),
	.cin(gnd),
	.combout(\decoder_highway_1|WideOr2~0_combout ),
	.cout());
// synopsys translate_off
defparam \decoder_highway_1|WideOr2~0 .lut_mask = 16'hCD88;
defparam \decoder_highway_1|WideOr2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y6_N4
cycloneive_lcell_comb \decoder_highway_1|WideOr1~0 (
// Equation(s):
// \decoder_highway_1|WideOr1~0_combout  = (\highway_bin[1][3]~q  & ((\highway_bin[1][1]~q ) # ((\highway_bin[1][2]~q )))) # (!\highway_bin[1][3]~q  & (\highway_bin[1][2]~q  & (\highway_bin[1][1]~q  $ (\highway_bin[1][0]~q ))))

	.dataa(\highway_bin[1][3]~q ),
	.datab(\highway_bin[1][1]~q ),
	.datac(\highway_bin[1][0]~q ),
	.datad(\highway_bin[1][2]~q ),
	.cin(gnd),
	.combout(\decoder_highway_1|WideOr1~0_combout ),
	.cout());
// synopsys translate_off
defparam \decoder_highway_1|WideOr1~0 .lut_mask = 16'hBE88;
defparam \decoder_highway_1|WideOr1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X81_Y6_N4
cycloneive_lcell_comb \decoder_highway_1|WideOr0~0 (
// Equation(s):
// \decoder_highway_1|WideOr0~0_combout  = (\highway_bin[1][1]~q  & (((\highway_bin[1][3]~q )))) # (!\highway_bin[1][1]~q  & (\highway_bin[1][2]~q  $ (((\highway_bin[1][0]~q  & !\highway_bin[1][3]~q )))))

	.dataa(\highway_bin[1][2]~q ),
	.datab(\highway_bin[1][0]~q ),
	.datac(\highway_bin[1][1]~q ),
	.datad(\highway_bin[1][3]~q ),
	.cin(gnd),
	.combout(\decoder_highway_1|WideOr0~0_combout ),
	.cout());
// synopsys translate_off
defparam \decoder_highway_1|WideOr0~0 .lut_mask = 16'hFA06;
defparam \decoder_highway_1|WideOr0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X83_Y6_N18
cycloneive_lcell_comb \Selector24~0 (
// Equation(s):
// \Selector24~0_combout  = (\red|counter_num_0|bin_num [0]) # ((!\state.s1~q  & !\state.s0~q ))

	.dataa(gnd),
	.datab(\state.s1~q ),
	.datac(\red|counter_num_0|bin_num [0]),
	.datad(\state.s0~q ),
	.cin(gnd),
	.combout(\Selector24~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector24~0 .lut_mask = 16'hF0F3;
defparam \Selector24~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X83_Y6_N8
cycloneive_lcell_comb \country_bin[0][0]~0 (
// Equation(s):
// \country_bin[0][0]~0_combout  = (\state.s2~q  & (\green|counter_num_0|bin_num [0])) # (!\state.s2~q  & ((\Selector24~0_combout )))

	.dataa(\green|counter_num_0|bin_num [0]),
	.datab(\state.s2~q ),
	.datac(gnd),
	.datad(\Selector24~0_combout ),
	.cin(gnd),
	.combout(\country_bin[0][0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \country_bin[0][0]~0 .lut_mask = 16'hBB88;
defparam \country_bin[0][0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X83_Y6_N9
dffeas \country_bin[0][0] (
	.clk(\clock_module|clk_out~clkctrl_outclk ),
	.d(\country_bin[0][0]~0_combout ),
	.asdata(\yellow|counter_num_0|bin_num [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\state.s3~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\country_bin[0][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \country_bin[0][0] .is_wysiwyg = "true";
defparam \country_bin[0][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X83_Y8_N10
cycloneive_lcell_comb \Selector23~0 (
// Equation(s):
// \Selector23~0_combout  = (\red|counter_num_0|bin_num [1] & ((\state.s1~q ) # (\state.s0~q )))

	.dataa(\state.s1~q ),
	.datab(\red|counter_num_0|bin_num [1]),
	.datac(gnd),
	.datad(\state.s0~q ),
	.cin(gnd),
	.combout(\Selector23~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector23~0 .lut_mask = 16'hCC88;
defparam \Selector23~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X83_Y8_N4
cycloneive_lcell_comb \country_bin[0][1]~1 (
// Equation(s):
// \country_bin[0][1]~1_combout  = (\state.s2~q  & (\green|counter_num_0|bin_num [1])) # (!\state.s2~q  & ((\Selector23~0_combout )))

	.dataa(\green|counter_num_0|bin_num [1]),
	.datab(\state.s2~q ),
	.datac(gnd),
	.datad(\Selector23~0_combout ),
	.cin(gnd),
	.combout(\country_bin[0][1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \country_bin[0][1]~1 .lut_mask = 16'hBB88;
defparam \country_bin[0][1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X83_Y8_N5
dffeas \country_bin[0][1] (
	.clk(\clock_module|clk_out~clkctrl_outclk ),
	.d(\country_bin[0][1]~1_combout ),
	.asdata(\yellow|counter_num_0|bin_num [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\state.s3~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\country_bin[0][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \country_bin[0][1] .is_wysiwyg = "true";
defparam \country_bin[0][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X80_Y6_N28
cycloneive_lcell_comb \Selector21~0 (
// Equation(s):
// \Selector21~0_combout  = (\red|counter_num_0|bin_num [3]) # ((!\state.s0~q  & !\state.s1~q ))

	.dataa(gnd),
	.datab(\state.s0~q ),
	.datac(\state.s1~q ),
	.datad(\red|counter_num_0|bin_num [3]),
	.cin(gnd),
	.combout(\Selector21~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector21~0 .lut_mask = 16'hFF03;
defparam \Selector21~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y6_N10
cycloneive_lcell_comb \country_bin[0][3]~3 (
// Equation(s):
// \country_bin[0][3]~3_combout  = (\state.s2~q  & (\green|counter_num_0|bin_num [3])) # (!\state.s2~q  & ((\Selector21~0_combout )))

	.dataa(\green|counter_num_0|bin_num [3]),
	.datab(\state.s2~q ),
	.datac(gnd),
	.datad(\Selector21~0_combout ),
	.cin(gnd),
	.combout(\country_bin[0][3]~3_combout ),
	.cout());
// synopsys translate_off
defparam \country_bin[0][3]~3 .lut_mask = 16'hBB88;
defparam \country_bin[0][3]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X80_Y6_N11
dffeas \country_bin[0][3] (
	.clk(\clock_module|clk_out~clkctrl_outclk ),
	.d(\country_bin[0][3]~3_combout ),
	.asdata(\yellow|counter_num_0|bin_num [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\state.s3~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\country_bin[0][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \country_bin[0][3] .is_wysiwyg = "true";
defparam \country_bin[0][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X80_Y6_N18
cycloneive_lcell_comb \Selector22~0 (
// Equation(s):
// \Selector22~0_combout  = (\red|counter_num_0|bin_num [2] & ((\state.s1~q ) # (\state.s0~q )))

	.dataa(\red|counter_num_0|bin_num [2]),
	.datab(gnd),
	.datac(\state.s1~q ),
	.datad(\state.s0~q ),
	.cin(gnd),
	.combout(\Selector22~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector22~0 .lut_mask = 16'hAAA0;
defparam \Selector22~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y6_N12
cycloneive_lcell_comb \country_bin[0][2]~2 (
// Equation(s):
// \country_bin[0][2]~2_combout  = (\state.s2~q  & (\green|counter_num_0|bin_num [2])) # (!\state.s2~q  & ((\Selector22~0_combout )))

	.dataa(\green|counter_num_0|bin_num [2]),
	.datab(\state.s2~q ),
	.datac(gnd),
	.datad(\Selector22~0_combout ),
	.cin(gnd),
	.combout(\country_bin[0][2]~2_combout ),
	.cout());
// synopsys translate_off
defparam \country_bin[0][2]~2 .lut_mask = 16'hBB88;
defparam \country_bin[0][2]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X80_Y6_N13
dffeas \country_bin[0][2] (
	.clk(\clock_module|clk_out~clkctrl_outclk ),
	.d(\country_bin[0][2]~2_combout ),
	.asdata(\yellow|counter_num_0|bin_num [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\state.s3~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\country_bin[0][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \country_bin[0][2] .is_wysiwyg = "true";
defparam \country_bin[0][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X81_Y2_N8
cycloneive_lcell_comb \decoder_country_0|WideOr6~0 (
// Equation(s):
// \decoder_country_0|WideOr6~0_combout  = (\country_bin[0][1]~q  & (!\country_bin[0][3]~q  & ((!\country_bin[0][2]~q ) # (!\country_bin[0][0]~q )))) # (!\country_bin[0][1]~q  & ((\country_bin[0][3]~q  $ (\country_bin[0][2]~q ))))

	.dataa(\country_bin[0][0]~q ),
	.datab(\country_bin[0][1]~q ),
	.datac(\country_bin[0][3]~q ),
	.datad(\country_bin[0][2]~q ),
	.cin(gnd),
	.combout(\decoder_country_0|WideOr6~0_combout ),
	.cout());
// synopsys translate_off
defparam \decoder_country_0|WideOr6~0 .lut_mask = 16'h073C;
defparam \decoder_country_0|WideOr6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X81_Y2_N26
cycloneive_lcell_comb \decoder_country_0|WideOr5~0 (
// Equation(s):
// \decoder_country_0|WideOr5~0_combout  = (\country_bin[0][0]~q  & ((\country_bin[0][1]~q ) # (\country_bin[0][3]~q  $ (!\country_bin[0][2]~q )))) # (!\country_bin[0][0]~q  & ((\country_bin[0][2]~q  & ((\country_bin[0][3]~q ))) # (!\country_bin[0][2]~q  & 
// (\country_bin[0][1]~q ))))

	.dataa(\country_bin[0][0]~q ),
	.datab(\country_bin[0][1]~q ),
	.datac(\country_bin[0][3]~q ),
	.datad(\country_bin[0][2]~q ),
	.cin(gnd),
	.combout(\decoder_country_0|WideOr5~0_combout ),
	.cout());
// synopsys translate_off
defparam \decoder_country_0|WideOr5~0 .lut_mask = 16'hF8CE;
defparam \decoder_country_0|WideOr5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X81_Y2_N24
cycloneive_lcell_comb \decoder_country_0|WideOr4~0 (
// Equation(s):
// \decoder_country_0|WideOr4~0_combout  = (\country_bin[0][0]~q ) # ((\country_bin[0][1]~q  & (\country_bin[0][3]~q )) # (!\country_bin[0][1]~q  & ((\country_bin[0][2]~q ))))

	.dataa(\country_bin[0][0]~q ),
	.datab(\country_bin[0][1]~q ),
	.datac(\country_bin[0][3]~q ),
	.datad(\country_bin[0][2]~q ),
	.cin(gnd),
	.combout(\decoder_country_0|WideOr4~0_combout ),
	.cout());
// synopsys translate_off
defparam \decoder_country_0|WideOr4~0 .lut_mask = 16'hFBEA;
defparam \decoder_country_0|WideOr4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X81_Y2_N10
cycloneive_lcell_comb \decoder_country_0|WideOr3~0 (
// Equation(s):
// \decoder_country_0|WideOr3~0_combout  = (\country_bin[0][1]~q  & ((\country_bin[0][3]~q ) # ((\country_bin[0][0]~q  & \country_bin[0][2]~q )))) # (!\country_bin[0][1]~q  & (\country_bin[0][2]~q  $ (((\country_bin[0][0]~q  & !\country_bin[0][3]~q )))))

	.dataa(\country_bin[0][0]~q ),
	.datab(\country_bin[0][1]~q ),
	.datac(\country_bin[0][3]~q ),
	.datad(\country_bin[0][2]~q ),
	.cin(gnd),
	.combout(\decoder_country_0|WideOr3~0_combout ),
	.cout());
// synopsys translate_off
defparam \decoder_country_0|WideOr3~0 .lut_mask = 16'hF9C2;
defparam \decoder_country_0|WideOr3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X81_Y2_N12
cycloneive_lcell_comb \decoder_country_0|WideOr2~0 (
// Equation(s):
// \decoder_country_0|WideOr2~0_combout  = (\country_bin[0][2]~q  & (((\country_bin[0][3]~q )))) # (!\country_bin[0][2]~q  & (\country_bin[0][1]~q  & ((\country_bin[0][3]~q ) # (!\country_bin[0][0]~q ))))

	.dataa(\country_bin[0][0]~q ),
	.datab(\country_bin[0][1]~q ),
	.datac(\country_bin[0][3]~q ),
	.datad(\country_bin[0][2]~q ),
	.cin(gnd),
	.combout(\decoder_country_0|WideOr2~0_combout ),
	.cout());
// synopsys translate_off
defparam \decoder_country_0|WideOr2~0 .lut_mask = 16'hF0C4;
defparam \decoder_country_0|WideOr2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X81_Y2_N22
cycloneive_lcell_comb \decoder_country_0|WideOr1~0 (
// Equation(s):
// \decoder_country_0|WideOr1~0_combout  = (\country_bin[0][3]~q  & (((\country_bin[0][1]~q ) # (\country_bin[0][2]~q )))) # (!\country_bin[0][3]~q  & (\country_bin[0][2]~q  & (\country_bin[0][0]~q  $ (\country_bin[0][1]~q ))))

	.dataa(\country_bin[0][0]~q ),
	.datab(\country_bin[0][1]~q ),
	.datac(\country_bin[0][3]~q ),
	.datad(\country_bin[0][2]~q ),
	.cin(gnd),
	.combout(\decoder_country_0|WideOr1~0_combout ),
	.cout());
// synopsys translate_off
defparam \decoder_country_0|WideOr1~0 .lut_mask = 16'hF6C0;
defparam \decoder_country_0|WideOr1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X81_Y2_N0
cycloneive_lcell_comb \decoder_country_0|WideOr0~0 (
// Equation(s):
// \decoder_country_0|WideOr0~0_combout  = (\country_bin[0][1]~q  & (((\country_bin[0][3]~q )))) # (!\country_bin[0][1]~q  & (\country_bin[0][2]~q  $ (((\country_bin[0][0]~q  & !\country_bin[0][3]~q )))))

	.dataa(\country_bin[0][0]~q ),
	.datab(\country_bin[0][1]~q ),
	.datac(\country_bin[0][3]~q ),
	.datad(\country_bin[0][2]~q ),
	.cin(gnd),
	.combout(\decoder_country_0|WideOr0~0_combout ),
	.cout());
// synopsys translate_off
defparam \decoder_country_0|WideOr0~0 .lut_mask = 16'hF1C2;
defparam \decoder_country_0|WideOr0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X82_Y7_N18
cycloneive_lcell_comb \Selector19~0 (
// Equation(s):
// \Selector19~0_combout  = (\red|counter_num_1|bin_num [1] & ((\state.s1~q ) # (\state.s0~q )))

	.dataa(gnd),
	.datab(\red|counter_num_1|bin_num [1]),
	.datac(\state.s1~q ),
	.datad(\state.s0~q ),
	.cin(gnd),
	.combout(\Selector19~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector19~0 .lut_mask = 16'hCCC0;
defparam \Selector19~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X82_Y7_N8
cycloneive_lcell_comb \country_bin[1][1]~5 (
// Equation(s):
// \country_bin[1][1]~5_combout  = (\state.s2~q  & (\green|counter_num_1|bin_num [1])) # (!\state.s2~q  & ((\Selector19~0_combout )))

	.dataa(\green|counter_num_1|bin_num [1]),
	.datab(\state.s2~q ),
	.datac(gnd),
	.datad(\Selector19~0_combout ),
	.cin(gnd),
	.combout(\country_bin[1][1]~5_combout ),
	.cout());
// synopsys translate_off
defparam \country_bin[1][1]~5 .lut_mask = 16'hBB88;
defparam \country_bin[1][1]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X82_Y7_N9
dffeas \country_bin[1][1] (
	.clk(\clock_module|clk_out~clkctrl_outclk ),
	.d(\country_bin[1][1]~5_combout ),
	.asdata(\yellow|counter_num_1|bin_num [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\state.s3~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\country_bin[1][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \country_bin[1][1] .is_wysiwyg = "true";
defparam \country_bin[1][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X80_Y4_N12
cycloneive_lcell_comb \Selector17~0 (
// Equation(s):
// \Selector17~0_combout  = (\red|counter_num_1|bin_num [3]) # ((!\state.s0~q  & !\state.s1~q ))

	.dataa(gnd),
	.datab(\red|counter_num_1|bin_num [3]),
	.datac(\state.s0~q ),
	.datad(\state.s1~q ),
	.cin(gnd),
	.combout(\Selector17~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector17~0 .lut_mask = 16'hCCCF;
defparam \Selector17~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y4_N18
cycloneive_lcell_comb \country_bin[1][3]~7 (
// Equation(s):
// \country_bin[1][3]~7_combout  = (\state.s2~q  & (\green|counter_num_1|bin_num [3])) # (!\state.s2~q  & ((\Selector17~0_combout )))

	.dataa(\state.s2~q ),
	.datab(\green|counter_num_1|bin_num [3]),
	.datac(gnd),
	.datad(\Selector17~0_combout ),
	.cin(gnd),
	.combout(\country_bin[1][3]~7_combout ),
	.cout());
// synopsys translate_off
defparam \country_bin[1][3]~7 .lut_mask = 16'hDD88;
defparam \country_bin[1][3]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y4_N22
cycloneive_lcell_comb \~GND (
// Equation(s):
// \~GND~combout  = GND

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\~GND~combout ),
	.cout());
// synopsys translate_off
defparam \~GND .lut_mask = 16'h0000;
defparam \~GND .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X80_Y4_N19
dffeas \country_bin[1][3] (
	.clk(\clock_module|clk_out~clkctrl_outclk ),
	.d(\country_bin[1][3]~7_combout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\state.s3~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\country_bin[1][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \country_bin[1][3] .is_wysiwyg = "true";
defparam \country_bin[1][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X80_Y4_N10
cycloneive_lcell_comb \Selector18~0 (
// Equation(s):
// \Selector18~0_combout  = (\red|counter_num_1|bin_num [2] & ((\state.s0~q ) # (\state.s1~q )))

	.dataa(\red|counter_num_1|bin_num [2]),
	.datab(gnd),
	.datac(\state.s0~q ),
	.datad(\state.s1~q ),
	.cin(gnd),
	.combout(\Selector18~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector18~0 .lut_mask = 16'hAAA0;
defparam \Selector18~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y4_N8
cycloneive_lcell_comb \country_bin[1][2]~6 (
// Equation(s):
// \country_bin[1][2]~6_combout  = (\state.s2~q  & (\green|counter_num_1|bin_num [2])) # (!\state.s2~q  & ((\Selector18~0_combout )))

	.dataa(\state.s2~q ),
	.datab(\green|counter_num_1|bin_num [2]),
	.datac(gnd),
	.datad(\Selector18~0_combout ),
	.cin(gnd),
	.combout(\country_bin[1][2]~6_combout ),
	.cout());
// synopsys translate_off
defparam \country_bin[1][2]~6 .lut_mask = 16'hDD88;
defparam \country_bin[1][2]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X80_Y4_N9
dffeas \country_bin[1][2] (
	.clk(\clock_module|clk_out~clkctrl_outclk ),
	.d(\country_bin[1][2]~6_combout ),
	.asdata(\yellow|counter_num_1|bin_num [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\state.s3~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\country_bin[1][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \country_bin[1][2] .is_wysiwyg = "true";
defparam \country_bin[1][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X83_Y8_N24
cycloneive_lcell_comb \Selector20~0 (
// Equation(s):
// \Selector20~0_combout  = (\red|counter_num_1|bin_num [0]) # ((!\state.s1~q  & !\state.s0~q ))

	.dataa(\state.s1~q ),
	.datab(gnd),
	.datac(\red|counter_num_1|bin_num [0]),
	.datad(\state.s0~q ),
	.cin(gnd),
	.combout(\Selector20~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector20~0 .lut_mask = 16'hF0F5;
defparam \Selector20~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X83_Y8_N6
cycloneive_lcell_comb \country_bin[1][0]~4 (
// Equation(s):
// \country_bin[1][0]~4_combout  = (\state.s2~q  & (\green|counter_num_1|bin_num [0])) # (!\state.s2~q  & ((\Selector20~0_combout )))

	.dataa(\green|counter_num_1|bin_num [0]),
	.datab(\state.s2~q ),
	.datac(gnd),
	.datad(\Selector20~0_combout ),
	.cin(gnd),
	.combout(\country_bin[1][0]~4_combout ),
	.cout());
// synopsys translate_off
defparam \country_bin[1][0]~4 .lut_mask = 16'hBB88;
defparam \country_bin[1][0]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X83_Y8_N7
dffeas \country_bin[1][0] (
	.clk(\clock_module|clk_out~clkctrl_outclk ),
	.d(\country_bin[1][0]~4_combout ),
	.asdata(\yellow|counter_num_1|bin_num [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\state.s3~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\country_bin[1][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \country_bin[1][0] .is_wysiwyg = "true";
defparam \country_bin[1][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X80_Y4_N16
cycloneive_lcell_comb \decoder_country_1|WideOr6~0 (
// Equation(s):
// \decoder_country_1|WideOr6~0_combout  = (\country_bin[1][1]~q  & (!\country_bin[1][3]~q  & ((!\country_bin[1][0]~q ) # (!\country_bin[1][2]~q )))) # (!\country_bin[1][1]~q  & (\country_bin[1][3]~q  $ ((\country_bin[1][2]~q ))))

	.dataa(\country_bin[1][1]~q ),
	.datab(\country_bin[1][3]~q ),
	.datac(\country_bin[1][2]~q ),
	.datad(\country_bin[1][0]~q ),
	.cin(gnd),
	.combout(\decoder_country_1|WideOr6~0_combout ),
	.cout());
// synopsys translate_off
defparam \decoder_country_1|WideOr6~0 .lut_mask = 16'h1636;
defparam \decoder_country_1|WideOr6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y4_N26
cycloneive_lcell_comb \decoder_country_1|WideOr5~0 (
// Equation(s):
// \decoder_country_1|WideOr5~0_combout  = (\country_bin[1][2]~q  & ((\country_bin[1][3]~q ) # ((\country_bin[1][1]~q  & \country_bin[1][0]~q )))) # (!\country_bin[1][2]~q  & ((\country_bin[1][1]~q ) # ((!\country_bin[1][3]~q  & \country_bin[1][0]~q ))))

	.dataa(\country_bin[1][1]~q ),
	.datab(\country_bin[1][3]~q ),
	.datac(\country_bin[1][2]~q ),
	.datad(\country_bin[1][0]~q ),
	.cin(gnd),
	.combout(\decoder_country_1|WideOr5~0_combout ),
	.cout());
// synopsys translate_off
defparam \decoder_country_1|WideOr5~0 .lut_mask = 16'hEBCA;
defparam \decoder_country_1|WideOr5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y4_N20
cycloneive_lcell_comb \decoder_country_1|WideOr4~0 (
// Equation(s):
// \decoder_country_1|WideOr4~0_combout  = (\country_bin[1][0]~q ) # ((\country_bin[1][1]~q  & (\country_bin[1][3]~q )) # (!\country_bin[1][1]~q  & ((\country_bin[1][2]~q ))))

	.dataa(\country_bin[1][1]~q ),
	.datab(\country_bin[1][3]~q ),
	.datac(\country_bin[1][2]~q ),
	.datad(\country_bin[1][0]~q ),
	.cin(gnd),
	.combout(\decoder_country_1|WideOr4~0_combout ),
	.cout());
// synopsys translate_off
defparam \decoder_country_1|WideOr4~0 .lut_mask = 16'hFFD8;
defparam \decoder_country_1|WideOr4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y4_N14
cycloneive_lcell_comb \decoder_country_1|WideOr3~0 (
// Equation(s):
// \decoder_country_1|WideOr3~0_combout  = (\country_bin[1][1]~q  & ((\country_bin[1][3]~q ) # ((\country_bin[1][2]~q  & \country_bin[1][0]~q )))) # (!\country_bin[1][1]~q  & (\country_bin[1][2]~q  $ (((!\country_bin[1][3]~q  & \country_bin[1][0]~q )))))

	.dataa(\country_bin[1][1]~q ),
	.datab(\country_bin[1][3]~q ),
	.datac(\country_bin[1][2]~q ),
	.datad(\country_bin[1][0]~q ),
	.cin(gnd),
	.combout(\decoder_country_1|WideOr3~0_combout ),
	.cout());
// synopsys translate_off
defparam \decoder_country_1|WideOr3~0 .lut_mask = 16'hE9D8;
defparam \decoder_country_1|WideOr3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y4_N28
cycloneive_lcell_comb \decoder_country_1|WideOr2~0 (
// Equation(s):
// \decoder_country_1|WideOr2~0_combout  = (\country_bin[1][2]~q  & (((\country_bin[1][3]~q )))) # (!\country_bin[1][2]~q  & (\country_bin[1][1]~q  & ((\country_bin[1][3]~q ) # (!\country_bin[1][0]~q ))))

	.dataa(\country_bin[1][1]~q ),
	.datab(\country_bin[1][3]~q ),
	.datac(\country_bin[1][2]~q ),
	.datad(\country_bin[1][0]~q ),
	.cin(gnd),
	.combout(\decoder_country_1|WideOr2~0_combout ),
	.cout());
// synopsys translate_off
defparam \decoder_country_1|WideOr2~0 .lut_mask = 16'hC8CA;
defparam \decoder_country_1|WideOr2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y4_N6
cycloneive_lcell_comb \decoder_country_1|WideOr1~0 (
// Equation(s):
// \decoder_country_1|WideOr1~0_combout  = (\country_bin[1][3]~q  & ((\country_bin[1][1]~q ) # ((\country_bin[1][2]~q )))) # (!\country_bin[1][3]~q  & (\country_bin[1][2]~q  & (\country_bin[1][1]~q  $ (\country_bin[1][0]~q ))))

	.dataa(\country_bin[1][1]~q ),
	.datab(\country_bin[1][3]~q ),
	.datac(\country_bin[1][2]~q ),
	.datad(\country_bin[1][0]~q ),
	.cin(gnd),
	.combout(\decoder_country_1|WideOr1~0_combout ),
	.cout());
// synopsys translate_off
defparam \decoder_country_1|WideOr1~0 .lut_mask = 16'hD8E8;
defparam \decoder_country_1|WideOr1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y4_N24
cycloneive_lcell_comb \decoder_country_1|WideOr0~0 (
// Equation(s):
// \decoder_country_1|WideOr0~0_combout  = (\country_bin[1][1]~q  & (\country_bin[1][3]~q )) # (!\country_bin[1][1]~q  & (\country_bin[1][2]~q  $ (((!\country_bin[1][3]~q  & \country_bin[1][0]~q )))))

	.dataa(\country_bin[1][1]~q ),
	.datab(\country_bin[1][3]~q ),
	.datac(\country_bin[1][2]~q ),
	.datad(\country_bin[1][0]~q ),
	.cin(gnd),
	.combout(\decoder_country_1|WideOr0~0_combout ),
	.cout());
// synopsys translate_off
defparam \decoder_country_1|WideOr0~0 .lut_mask = 16'hC9D8;
defparam \decoder_country_1|WideOr0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X83_Y8_N16
cycloneive_lcell_comb \check~0 (
// Equation(s):
// \check~0_combout  = (\rst~input_o ) # ((\state.s1~q  & ((!\yellow|counter_num_0|Equal0~0_combout ) # (!\yellow|done~0_combout ))))

	.dataa(\rst~input_o ),
	.datab(\state.s1~q ),
	.datac(\yellow|done~0_combout ),
	.datad(\yellow|counter_num_0|Equal0~0_combout ),
	.cin(gnd),
	.combout(\check~0_combout ),
	.cout());
// synopsys translate_off
defparam \check~0 .lut_mask = 16'hAEEE;
defparam \check~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X83_Y8_N17
dffeas \check~reg0 (
	.clk(\clock_module|clk_out~clkctrl_outclk ),
	.d(\check~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\check~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \check~reg0 .is_wysiwyg = "true";
defparam \check~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X81_Y14_N20
cycloneive_lcell_comb \state_out~0 (
// Equation(s):
// \state_out~0_combout  = (\state.s0~q ) # (!\state.s0_~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\state.s0~q ),
	.datad(\state.s0_~q ),
	.cin(gnd),
	.combout(\state_out~0_combout ),
	.cout());
// synopsys translate_off
defparam \state_out~0 .lut_mask = 16'hF0FF;
defparam \state_out~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X81_Y14_N16
cycloneive_lcell_comb \state_out[0]~reg0feeder (
// Equation(s):
// \state_out[0]~reg0feeder_combout  = \state_out~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\state_out~0_combout ),
	.cin(gnd),
	.combout(\state_out[0]~reg0feeder_combout ),
	.cout());
// synopsys translate_off
defparam \state_out[0]~reg0feeder .lut_mask = 16'hFF00;
defparam \state_out[0]~reg0feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X81_Y14_N17
dffeas \state_out[0]~reg0 (
	.clk(\clock_module|clk_out~clkctrl_outclk ),
	.d(\state_out[0]~reg0feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\state_out[0]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \state_out[0]~reg0 .is_wysiwyg = "true";
defparam \state_out[0]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X80_Y8_N0
cycloneive_lcell_comb \state_out~1 (
// Equation(s):
// \state_out~1_combout  = (\state.s1~q ) # (!\state.s0_~q )

	.dataa(\state.s1~q ),
	.datab(gnd),
	.datac(\state.s0_~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\state_out~1_combout ),
	.cout());
// synopsys translate_off
defparam \state_out~1 .lut_mask = 16'hAFAF;
defparam \state_out~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X80_Y8_N1
dffeas \state_out[1]~reg0 (
	.clk(\clock_module|clk_out~clkctrl_outclk ),
	.d(\state_out~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\state_out[1]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \state_out[1]~reg0 .is_wysiwyg = "true";
defparam \state_out[1]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X80_Y14_N0
cycloneive_lcell_comb \state_out~2 (
// Equation(s):
// \state_out~2_combout  = (\state.s2~q ) # (!\state.s0_~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\state.s2~q ),
	.datad(\state.s0_~q ),
	.cin(gnd),
	.combout(\state_out~2_combout ),
	.cout());
// synopsys translate_off
defparam \state_out~2 .lut_mask = 16'hF0FF;
defparam \state_out~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X80_Y14_N1
dffeas \state_out[2]~reg0 (
	.clk(\clock_module|clk_out~clkctrl_outclk ),
	.d(\state_out~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\state_out[2]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \state_out[2]~reg0 .is_wysiwyg = "true";
defparam \state_out[2]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X80_Y8_N26
cycloneive_lcell_comb \state_out~3 (
// Equation(s):
// \state_out~3_combout  = (\state.s3~q ) # (!\state.s0_~q )

	.dataa(gnd),
	.datab(\state.s3~q ),
	.datac(\state.s0_~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\state_out~3_combout ),
	.cout());
// synopsys translate_off
defparam \state_out~3 .lut_mask = 16'hCFCF;
defparam \state_out~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X80_Y8_N27
dffeas \state_out[3]~reg0 (
	.clk(\clock_module|clk_out~clkctrl_outclk ),
	.d(\state_out~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\state_out[3]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \state_out[3]~reg0 .is_wysiwyg = "true";
defparam \state_out[3]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X80_Y14_N18
cycloneive_lcell_comb \road[0]~reg0feeder (
// Equation(s):
// \road[0]~reg0feeder_combout  = \state.s2~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(\state.s2~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\road[0]~reg0feeder_combout ),
	.cout());
// synopsys translate_off
defparam \road[0]~reg0feeder .lut_mask = 16'hF0F0;
defparam \road[0]~reg0feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X80_Y14_N19
dffeas \road[0]~reg0 (
	.clk(\clock_module|clk_out~clkctrl_outclk ),
	.d(\road[0]~reg0feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\road[0]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \road[0]~reg0 .is_wysiwyg = "true";
defparam \road[0]~reg0 .power_up = "low";
// synopsys translate_on

// Location: FF_X81_Y8_N5
dffeas \road[1]~reg0 (
	.clk(\clock_module|clk_out~clkctrl_outclk ),
	.d(gnd),
	.asdata(\state.s2~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\road[1]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \road[1]~reg0 .is_wysiwyg = "true";
defparam \road[1]~reg0 .power_up = "low";
// synopsys translate_on

// Location: FF_X81_Y8_N23
dffeas \road[2]~reg0 (
	.clk(\clock_module|clk_out~clkctrl_outclk ),
	.d(gnd),
	.asdata(\state.s2~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\road[2]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \road[2]~reg0 .is_wysiwyg = "true";
defparam \road[2]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X80_Y14_N16
cycloneive_lcell_comb \road[3]~reg0feeder (
// Equation(s):
// \road[3]~reg0feeder_combout  = \state.s2~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(\state.s2~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\road[3]~reg0feeder_combout ),
	.cout());
// synopsys translate_off
defparam \road[3]~reg0feeder .lut_mask = 16'hF0F0;
defparam \road[3]~reg0feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X80_Y14_N17
dffeas \road[3]~reg0 (
	.clk(\clock_module|clk_out~clkctrl_outclk ),
	.d(\road[3]~reg0feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\road[3]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \road[3]~reg0 .is_wysiwyg = "true";
defparam \road[3]~reg0 .power_up = "low";
// synopsys translate_on

// Location: FF_X81_Y8_N7
dffeas \road[4]~reg0 (
	.clk(\clock_module|clk_out~clkctrl_outclk ),
	.d(gnd),
	.asdata(\state.s2~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\road[4]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \road[4]~reg0 .is_wysiwyg = "true";
defparam \road[4]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X80_Y14_N14
cycloneive_lcell_comb \road[5]~reg0feeder (
// Equation(s):
// \road[5]~reg0feeder_combout  = \state.s2~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(\state.s2~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\road[5]~reg0feeder_combout ),
	.cout());
// synopsys translate_off
defparam \road[5]~reg0feeder .lut_mask = 16'hF0F0;
defparam \road[5]~reg0feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X80_Y14_N15
dffeas \road[5]~reg0 (
	.clk(\clock_module|clk_out~clkctrl_outclk ),
	.d(\road[5]~reg0feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\road[5]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \road[5]~reg0 .is_wysiwyg = "true";
defparam \road[5]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X80_Y14_N20
cycloneive_lcell_comb \road[6]~reg0feeder (
// Equation(s):
// \road[6]~reg0feeder_combout  = \state.s2~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(\state.s2~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\road[6]~reg0feeder_combout ),
	.cout());
// synopsys translate_off
defparam \road[6]~reg0feeder .lut_mask = 16'hF0F0;
defparam \road[6]~reg0feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X80_Y14_N21
dffeas \road[6]~reg0 (
	.clk(\clock_module|clk_out~clkctrl_outclk ),
	.d(\road[6]~reg0feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\road[6]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \road[6]~reg0 .is_wysiwyg = "true";
defparam \road[6]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X80_Y14_N10
cycloneive_lcell_comb \road[7]~reg0feeder (
// Equation(s):
// \road[7]~reg0feeder_combout  = \state.s2~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(\state.s2~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\road[7]~reg0feeder_combout ),
	.cout());
// synopsys translate_off
defparam \road[7]~reg0feeder .lut_mask = 16'hF0F0;
defparam \road[7]~reg0feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X80_Y14_N11
dffeas \road[7]~reg0 (
	.clk(\clock_module|clk_out~clkctrl_outclk ),
	.d(\road[7]~reg0feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\road[7]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \road[7]~reg0 .is_wysiwyg = "true";
defparam \road[7]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X80_Y14_N12
cycloneive_lcell_comb \road[8]~reg0feeder (
// Equation(s):
// \road[8]~reg0feeder_combout  = \state.s2~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(\state.s2~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\road[8]~reg0feeder_combout ),
	.cout());
// synopsys translate_off
defparam \road[8]~reg0feeder .lut_mask = 16'hF0F0;
defparam \road[8]~reg0feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X80_Y14_N13
dffeas \road[8]~reg0 (
	.clk(\clock_module|clk_out~clkctrl_outclk ),
	.d(\road[8]~reg0feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\road[8]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \road[8]~reg0 .is_wysiwyg = "true";
defparam \road[8]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X81_Y14_N6
cycloneive_lcell_comb \road[9]~reg0feeder (
// Equation(s):
// \road[9]~reg0feeder_combout  = \state_out~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\state_out~0_combout ),
	.cin(gnd),
	.combout(\road[9]~reg0feeder_combout ),
	.cout());
// synopsys translate_off
defparam \road[9]~reg0feeder .lut_mask = 16'hFF00;
defparam \road[9]~reg0feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X81_Y14_N7
dffeas \road[9]~reg0 (
	.clk(\clock_module|clk_out~clkctrl_outclk ),
	.d(\road[9]~reg0feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\road[9]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \road[9]~reg0 .is_wysiwyg = "true";
defparam \road[9]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X81_Y14_N12
cycloneive_lcell_comb \road[10]~reg0feeder (
// Equation(s):
// \road[10]~reg0feeder_combout  = \state_out~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\state_out~0_combout ),
	.cin(gnd),
	.combout(\road[10]~reg0feeder_combout ),
	.cout());
// synopsys translate_off
defparam \road[10]~reg0feeder .lut_mask = 16'hFF00;
defparam \road[10]~reg0feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X81_Y14_N13
dffeas \road[10]~reg0 (
	.clk(\clock_module|clk_out~clkctrl_outclk ),
	.d(\road[10]~reg0feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\road[10]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \road[10]~reg0 .is_wysiwyg = "true";
defparam \road[10]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X81_Y14_N2
cycloneive_lcell_comb \road[11]~reg0feeder (
// Equation(s):
// \road[11]~reg0feeder_combout  = \state_out~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\state_out~0_combout ),
	.cin(gnd),
	.combout(\road[11]~reg0feeder_combout ),
	.cout());
// synopsys translate_off
defparam \road[11]~reg0feeder .lut_mask = 16'hFF00;
defparam \road[11]~reg0feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X81_Y14_N3
dffeas \road[11]~reg0 (
	.clk(\clock_module|clk_out~clkctrl_outclk ),
	.d(\road[11]~reg0feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\road[11]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \road[11]~reg0 .is_wysiwyg = "true";
defparam \road[11]~reg0 .power_up = "low";
// synopsys translate_on

// Location: FF_X81_Y14_N21
dffeas \road[12]~reg0 (
	.clk(\clock_module|clk_out~clkctrl_outclk ),
	.d(\state_out~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\road[12]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \road[12]~reg0 .is_wysiwyg = "true";
defparam \road[12]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X81_Y14_N26
cycloneive_lcell_comb \road[13]~reg0feeder (
// Equation(s):
// \road[13]~reg0feeder_combout  = \state_out~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\state_out~0_combout ),
	.cin(gnd),
	.combout(\road[13]~reg0feeder_combout ),
	.cout());
// synopsys translate_off
defparam \road[13]~reg0feeder .lut_mask = 16'hFF00;
defparam \road[13]~reg0feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X81_Y14_N27
dffeas \road[13]~reg0 (
	.clk(\clock_module|clk_out~clkctrl_outclk ),
	.d(\road[13]~reg0feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\road[13]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \road[13]~reg0 .is_wysiwyg = "true";
defparam \road[13]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X81_Y14_N24
cycloneive_lcell_comb \road[14]~reg0feeder (
// Equation(s):
// \road[14]~reg0feeder_combout  = \state_out~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\state_out~0_combout ),
	.cin(gnd),
	.combout(\road[14]~reg0feeder_combout ),
	.cout());
// synopsys translate_off
defparam \road[14]~reg0feeder .lut_mask = 16'hFF00;
defparam \road[14]~reg0feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X81_Y14_N25
dffeas \road[14]~reg0 (
	.clk(\clock_module|clk_out~clkctrl_outclk ),
	.d(\road[14]~reg0feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\road[14]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \road[14]~reg0 .is_wysiwyg = "true";
defparam \road[14]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X81_Y14_N10
cycloneive_lcell_comb \road[15]~reg0feeder (
// Equation(s):
// \road[15]~reg0feeder_combout  = \state_out~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\state_out~0_combout ),
	.cin(gnd),
	.combout(\road[15]~reg0feeder_combout ),
	.cout());
// synopsys translate_off
defparam \road[15]~reg0feeder .lut_mask = 16'hFF00;
defparam \road[15]~reg0feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X81_Y14_N11
dffeas \road[15]~reg0 (
	.clk(\clock_module|clk_out~clkctrl_outclk ),
	.d(\road[15]~reg0feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\road[15]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \road[15]~reg0 .is_wysiwyg = "true";
defparam \road[15]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X81_Y14_N4
cycloneive_lcell_comb \road[16]~reg0feeder (
// Equation(s):
// \road[16]~reg0feeder_combout  = \state_out~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\state_out~0_combout ),
	.cin(gnd),
	.combout(\road[16]~reg0feeder_combout ),
	.cout());
// synopsys translate_off
defparam \road[16]~reg0feeder .lut_mask = 16'hFF00;
defparam \road[16]~reg0feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X81_Y14_N5
dffeas \road[16]~reg0 (
	.clk(\clock_module|clk_out~clkctrl_outclk ),
	.d(\road[16]~reg0feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\road[16]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \road[16]~reg0 .is_wysiwyg = "true";
defparam \road[16]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X81_Y14_N22
cycloneive_lcell_comb \road[17]~reg0feeder (
// Equation(s):
// \road[17]~reg0feeder_combout  = \state_out~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\state_out~0_combout ),
	.cin(gnd),
	.combout(\road[17]~reg0feeder_combout ),
	.cout());
// synopsys translate_off
defparam \road[17]~reg0feeder .lut_mask = 16'hFF00;
defparam \road[17]~reg0feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X81_Y14_N23
dffeas \road[17]~reg0 (
	.clk(\clock_module|clk_out~clkctrl_outclk ),
	.d(\road[17]~reg0feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\road[17]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \road[17]~reg0 .is_wysiwyg = "true";
defparam \road[17]~reg0 .power_up = "low";
// synopsys translate_on

assign highway_0[0] = \highway_0[0]~output_o ;

assign highway_0[1] = \highway_0[1]~output_o ;

assign highway_0[2] = \highway_0[2]~output_o ;

assign highway_0[3] = \highway_0[3]~output_o ;

assign highway_0[4] = \highway_0[4]~output_o ;

assign highway_0[5] = \highway_0[5]~output_o ;

assign highway_0[6] = \highway_0[6]~output_o ;

assign highway_1[0] = \highway_1[0]~output_o ;

assign highway_1[1] = \highway_1[1]~output_o ;

assign highway_1[2] = \highway_1[2]~output_o ;

assign highway_1[3] = \highway_1[3]~output_o ;

assign highway_1[4] = \highway_1[4]~output_o ;

assign highway_1[5] = \highway_1[5]~output_o ;

assign highway_1[6] = \highway_1[6]~output_o ;

assign country_0[0] = \country_0[0]~output_o ;

assign country_0[1] = \country_0[1]~output_o ;

assign country_0[2] = \country_0[2]~output_o ;

assign country_0[3] = \country_0[3]~output_o ;

assign country_0[4] = \country_0[4]~output_o ;

assign country_0[5] = \country_0[5]~output_o ;

assign country_0[6] = \country_0[6]~output_o ;

assign country_1[0] = \country_1[0]~output_o ;

assign country_1[1] = \country_1[1]~output_o ;

assign country_1[2] = \country_1[2]~output_o ;

assign country_1[3] = \country_1[3]~output_o ;

assign country_1[4] = \country_1[4]~output_o ;

assign country_1[5] = \country_1[5]~output_o ;

assign country_1[6] = \country_1[6]~output_o ;

assign check = \check~output_o ;

assign state_out[0] = \state_out[0]~output_o ;

assign state_out[1] = \state_out[1]~output_o ;

assign state_out[2] = \state_out[2]~output_o ;

assign state_out[3] = \state_out[3]~output_o ;

assign road[0] = \road[0]~output_o ;

assign road[1] = \road[1]~output_o ;

assign road[2] = \road[2]~output_o ;

assign road[3] = \road[3]~output_o ;

assign road[4] = \road[4]~output_o ;

assign road[5] = \road[5]~output_o ;

assign road[6] = \road[6]~output_o ;

assign road[7] = \road[7]~output_o ;

assign road[8] = \road[8]~output_o ;

assign road[9] = \road[9]~output_o ;

assign road[10] = \road[10]~output_o ;

assign road[11] = \road[11]~output_o ;

assign road[12] = \road[12]~output_o ;

assign road[13] = \road[13]~output_o ;

assign road[14] = \road[14]~output_o ;

assign road[15] = \road[15]~output_o ;

assign road[16] = \road[16]~output_o ;

assign road[17] = \road[17]~output_o ;

endmodule

module hard_block (

	devpor,
	devclrn,
	devoe);

// Design Ports Information
// ~ALTERA_ASDO_DATA1~	=>  Location: PIN_F4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ~ALTERA_FLASH_nCE_nCSO~	=>  Location: PIN_E2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ~ALTERA_DCLK~	=>  Location: PIN_P3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ~ALTERA_DATA0~	=>  Location: PIN_N7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ~ALTERA_nCEO~	=>  Location: PIN_P28,	 I/O Standard: 2.5 V,	 Current Strength: 8mA

input 	devpor;
input 	devclrn;
input 	devoe;

wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

wire \~ALTERA_ASDO_DATA1~~padout ;
wire \~ALTERA_FLASH_nCE_nCSO~~padout ;
wire \~ALTERA_DATA0~~padout ;
wire \~ALTERA_ASDO_DATA1~~ibuf_o ;
wire \~ALTERA_FLASH_nCE_nCSO~~ibuf_o ;
wire \~ALTERA_DATA0~~ibuf_o ;


endmodule
