Return-Path: <qemu-devel-bounces+like.xu=linux.intel.com@nongnu.org>
Delivered-To: unknown
Received: from linux.intel.com (10.54.29.200:995) by likexu-workstation with
  POP3-SSL; 04 Dec 2018 08:57:50 -0000
X-Original-To: like.xu@linux.intel.com
Delivered-To: like.xu@linux.intel.com
Received: from orsmga006.jf.intel.com (orsmga006.jf.intel.com [10.7.209.51])
	(using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits))
	(No client certificate requested)
	by linux.intel.com (Postfix) with ESMTPS id E466258014B
	for <like.xu@linux.intel.com>; Mon,  3 Dec 2018 12:44:40 -0800 (PST)
Received: from orsmga103.jf.intel.com ([10.7.208.35])
  by orsmga006-1.jf.intel.com with ESMTP/TLS/DHE-RSA-AES256-GCM-SHA384; 03 Dec 2018 12:44:40 -0800
IronPort-PHdr: =?us-ascii?q?9a23=3AdTfwlxD/foRqKjMsq9LwUyQJP3N1i/DPJgcQr6Af?=
 =?us-ascii?q?oPdwSPX+osbcNUDSrc9gkEXOFd2Cra4c26yO6+jJYi8p2d65qncMcZhBBVcuqP?=
 =?us-ascii?q?49uEgeOvODElDxN/XwbiY3T4xoXV5h+GynYwAOQJ6tL1LdrWev4jEMBx7xKRR6?=
 =?us-ascii?q?JvjvGo7Vks+7y/2+94fcbglUhzexe69+IAmrpgjNq8cahpdvJLwswRXTuHtIfO?=
 =?us-ascii?q?pWxWJsJV2Nmhv3+9m98p1+/SlOovwt78FPX7n0cKQ+VrxYES8pM3sp683xtBnM?=
 =?us-ascii?q?VhWA630BWWgLiBVIAgzF7BbnXpfttybxq+Rw1DWGMcDwULs5Xymp4aV2Rx/ykC?=
 =?us-ascii?q?oJNyA3/m/UhMJ3jq1brg+vpwR9zoDWb4yZKfRzcr/DctMBXmdNQtpdWjZdDo6m?=
 =?us-ascii?q?c4cDE+wMNvtYoYnnoFsOqAOzCxWtBOzzyj9HnGX20rAn2OojDw7G2hEvEMwUsH?=
 =?us-ascii?q?TPq9X1MroZXOevzKnJ0TrDb+lZ2S3g54TSchAuv/eMUq9ufsrL0kkvEAXFg06U?=
 =?us-ascii?q?qYzkOTOazP4Ns2+B4+pnT+KvhHcqpgdsqTas3schkpfFip4Wx1ze6Cl13YU4Kc?=
 =?us-ascii?q?emREN1YdOoCoZcuiOCO4drQc4vR3tktDgmxrAJo5K3YSgHxZA9yxLCafGLbY6F?=
 =?us-ascii?q?6Q/5WumLOzd3nndldaq/hxms9UigzfXxVs210FZRsipFicPAtn8L1xzO8MSHTe?=
 =?us-ascii?q?F9/ki51TaO0QDc9P1ELFgqmabHKJMt2KM8mocQvEjZACP7lkX7gLWLekgm4uSo?=
 =?us-ascii?q?7v7oYrTipp+SLY90jQT+P7w3msOhBOQ4LxECUHWF9uSiyrLj+VT1T65Njv0rlK?=
 =?us-ascii?q?nWrI7VJd8cqq69Ag9V0Zgs5wywDje7yNkYmXgHLFRYeBOIlYTpOlfOIOzmAve7?=
 =?us-ascii?q?mVijjDBrx/XdM73nBZXNKHfDkLH8fbpn7E5c0gUzwchF551IErEBPO7zWkjpud?=
 =?us-ascii?q?zcDx85MBK7z/zoCdVgzY4eXWOPAqmEMKLdq1OI5+QvI/WSa48RojryN/8l5/u9?=
 =?us-ascii?q?xUI/gkIXKKm1wYMMOjf/GvV9P17fZ33qjdEcV2AQsU07Re3ujVSEFjlLe3e1Wb?=
 =?us-ascii?q?l7/zw+FceqAJnOQtOQhqec1nK+F5xSemcUE12JDDLkepuJX7IWZTuPL9R9ujoD?=
 =?us-ascii?q?U7enVskmzx75rxLwybdsMr/J/DYFv4noztl/6r7vkkQr+DlpSsiQzWyJZ2dzmG?=
 =?us-ascii?q?wOWnkxxq8sj1Z6zwK50KN4iuZUXfxe4f9ESBw9M9aI1e1xC9noVkTBc9GFRUy9?=
 =?us-ascii?q?RdOOBTA3R8g2hdgUbBAuSJ2Zkhnf0n/yUPcunLuRCcls/w=3D=3D?=
X-IronPort-Anti-Spam-Filtered: true
X-IronPort-Anti-Spam-Result: =?us-ascii?q?A0BTAwAjlQVchxHrdtBjHgEGBwaBZYExg?=
 =?us-ascii?q?mKMcKZ4EAEBGBSICSI4EgEDAQEBAQEBAgETAQEBCgsJCBsOIwyCNgUCAxgJglw?=
 =?us-ascii?q?DAwECPQEBBAopAQIDAQIGAQE+CggDATABBQEcGQWDHIICAQEDmnE8ih2CH4J2A?=
 =?us-ascii?q?QEFgkOEZAgSh1uDE4EcgVc/g26GA4UOkCyQFgcCgh8Ejw4LGIlbh0ssmBoGAgk?=
 =?us-ascii?q?HDyGBPIF2TTCDL4IbDBeIXoVeU4EHiGOBdwEB?=
X-IPAS-Result: =?us-ascii?q?A0BTAwAjlQVchxHrdtBjHgEGBwaBZYExgmKMcKZ4EAEBGBS?=
 =?us-ascii?q?ICSI4EgEDAQEBAQEBAgETAQEBCgsJCBsOIwyCNgUCAxgJglwDAwECPQEBBAopA?=
 =?us-ascii?q?QIDAQIGAQE+CggDATABBQEcGQWDHIICAQEDmnE8ih2CH4J2AQEFgkOEZAgSh1u?=
 =?us-ascii?q?DE4EcgVc/g26GA4UOkCyQFgcCgh8Ejw4LGIlbh0ssmBoGAgkHDyGBPIF2TTCDL?=
 =?us-ascii?q?4IbDBeIXoVeU4EHiGOBdwEB?=
X-IronPort-AV: E=Sophos;i="5.56,311,1539673200"; 
   d="scan'208";a="54738350"
X-Amp-Result: SKIPPED(no attachment in message)
X-Amp-File-Uploaded: False
Received: from lists.gnu.org ([208.118.235.17])
  by mtab.intel.com with ESMTP/TLS/AES256-SHA; 03 Dec 2018 12:44:39 -0800
Received: from localhost ([::1]:52383 helo=lists.gnu.org)
	by lists.gnu.org with esmtp (Exim 4.71)
	(envelope-from <qemu-devel-bounces+like.xu=linux.intel.com@nongnu.org>)
	id 1gTv55-00033u-3c
	for like.xu@linux.intel.com; Mon, 03 Dec 2018 15:44:39 -0500
Received: from eggs.gnu.org ([2001:4830:134:3::10]:42284)
	by lists.gnu.org with esmtp (Exim 4.71)
	(envelope-from <richard.henderson@linaro.org>) id 1gTuzS-0005zO-B8
	for qemu-devel@nongnu.org; Mon, 03 Dec 2018 15:38:51 -0500
Received: from Debian-exim by eggs.gnu.org with spam-scanned (Exim 4.71)
	(envelope-from <richard.henderson@linaro.org>) id 1gTuzQ-0005e2-Pj
	for qemu-devel@nongnu.org; Mon, 03 Dec 2018 15:38:50 -0500
Received: from mail-ot1-x331.google.com ([2607:f8b0:4864:20::331]:36564)
	by eggs.gnu.org with esmtps (TLS1.0:RSA_AES_128_CBC_SHA1:16)
	(Exim 4.71) (envelope-from <richard.henderson@linaro.org>)
	id 1gTuzQ-0005cS-KL
	for qemu-devel@nongnu.org; Mon, 03 Dec 2018 15:38:48 -0500
Received: by mail-ot1-x331.google.com with SMTP id k98so12988541otk.3
	for <qemu-devel@nongnu.org>; Mon, 03 Dec 2018 12:38:48 -0800 (PST)
DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=linaro.org; s=google;
	h=from:to:cc:subject:date:message-id:in-reply-to:references;
	bh=ix6H+z3qtd8RuPgl3+zw+eNU6SEZ44uGBR+mWxb3seg=;
	b=CazHyfJrk1/sVVb1M1QKf7oleuEi7j/AuLUtWCTga+DIrwSq+DampGFE02mPGKqDO+
	ZHcLg8DEeRP5E1DZ8o13FLCmoh7uloiF420tr6v0sZZFRC6d+Xx27xRHnaPCnR74b6An
	kCtE97pjLN+tmRXQ+1YsGH9kjVylyur36uAAk=
X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed;
	d=1e100.net; s=20161025;
	h=x-gm-message-state:from:to:cc:subject:date:message-id:in-reply-to
	:references;
	bh=ix6H+z3qtd8RuPgl3+zw+eNU6SEZ44uGBR+mWxb3seg=;
	b=iTRM4n4E1x1X5hi12FojpV/8DAMNlAd9ysoWp6O/eLdPUPQfdX3m+a8gjZRdGnkIqP
	Y8q90ubAd5ELa3bCfFD/PKqelNeoNnGowWNCqEL5ycUvx0GM+QkkPQEHiAVmJ/FvwsTw
	PkTKNMWZd1fE4ztHCCk0FowDwoIkgIU59M4vFu0b8YLXGGLEpG9REiC0tp4fn/6CzceA
	jj/ZjN4B8mJ+BF16h5nlPajoUCJb4JXJaY0LPM6PnXFvyKlmVKZ6KgCElDjucAQDIoZH
	+Au4DrUHpZ8zDJIQS8Yd6y6Mt7FIwkx1meYxAWvOWdCORIdnV0WiDCiRJkmS5LO4tjKZ
	QPbg==
X-Gm-Message-State: AA+aEWbNXsYW47x7kjMxoTbudlN7dZuMoiVIIuUbgwlLHEkU1khvF8wt
	bKS/HDo9ihousSJAmgnCzSj/Yyjwcgg=
X-Google-Smtp-Source: AFSGD/VHaD3udg8VoEynBSGPUdwTPY9QuDR+zpNsnRe6pjO2IZxPgqgvFBkvXTzsPxaSLqBlIZnjiw==
X-Received: by 2002:a9d:dc3:: with SMTP id 61mr10944724ots.345.1543869527667; 
	Mon, 03 Dec 2018 12:38:47 -0800 (PST)
Received: from cloudburst.twiddle.net (172.189-204-159.bestel.com.mx.
	[189.204.159.172]) by smtp.gmail.com with ESMTPSA id
	m133sm6330063oib.52.2018.12.03.12.38.46
	(version=TLS1_2 cipher=ECDHE-RSA-CHACHA20-POLY1305 bits=256/256);
	Mon, 03 Dec 2018 12:38:47 -0800 (PST)
From: Richard Henderson <richard.henderson@linaro.org>
To: qemu-devel@nongnu.org
Date: Mon,  3 Dec 2018 14:38:32 -0600
Message-Id: <20181203203839.757-4-richard.henderson@linaro.org>
X-Mailer: git-send-email 2.17.2
In-Reply-To: <20181203203839.757-1-richard.henderson@linaro.org>
References: <20181203203839.757-1-richard.henderson@linaro.org>
X-detected-operating-system: by eggs.gnu.org: Genre and OS details not
	recognized.
X-Received-From: 2607:f8b0:4864:20::331
Subject: [Qemu-devel] [PATCH v2 03/10] target/arm: Add SCR_EL3 bits up to
 ARMv8.5
X-BeenThere: qemu-devel@nongnu.org
X-Mailman-Version: 2.1.21
Precedence: list
List-Id: <qemu-devel.nongnu.org>
List-Unsubscribe: <https://lists.nongnu.org/mailman/options/qemu-devel>,
	<mailto:qemu-devel-request@nongnu.org?subject=unsubscribe>
List-Archive: <http://lists.nongnu.org/archive/html/qemu-devel/>
List-Post: <mailto:qemu-devel@nongnu.org>
List-Help: <mailto:qemu-devel-request@nongnu.org?subject=help>
List-Subscribe: <https://lists.nongnu.org/mailman/listinfo/qemu-devel>,
	<mailto:qemu-devel-request@nongnu.org?subject=subscribe>
Cc: peter.maydell@linaro.org
Errors-To: qemu-devel-bounces+like.xu=linux.intel.com@nongnu.org
Sender: "Qemu-devel" <qemu-devel-bounces+like.xu=linux.intel.com@nongnu.org>

Post v8.4 bits taken from SysReg_v85_xml-00bet8.

Signed-off-by: Richard Henderson <richard.henderson@linaro.org>
---
 target/arm/cpu.h | 10 ++++++++++
 1 file changed, 10 insertions(+)

diff --git a/target/arm/cpu.h b/target/arm/cpu.h
index 79d58978f7..20d97b66de 100644
--- a/target/arm/cpu.h
+++ b/target/arm/cpu.h
@@ -1302,6 +1302,16 @@ static inline void xpsr_write(CPUARMState *env, uint32_t val, uint32_t mask)
 #define SCR_ST                (1U << 11)
 #define SCR_TWI               (1U << 12)
 #define SCR_TWE               (1U << 13)
+#define SCR_TLOR              (1U << 14)
+#define SCR_TERR              (1U << 15)
+#define SCR_APK               (1U << 16)
+#define SCR_API               (1U << 17)
+#define SCR_EEL2              (1U << 18)
+#define SCR_EASE              (1U << 19)
+#define SCR_NMEA              (1U << 20)
+#define SCR_FIEN              (1U << 21)
+#define SCR_ENSCXT            (1U << 25)
+#define SCR_ATA               (1U << 26)
 #define SCR_AARCH32_MASK      (0x3fff & ~(SCR_RW | SCR_ST))
 #define SCR_AARCH64_MASK      (0x3fff & ~SCR_NET)
 
-- 
2.17.2


