library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity Dec2_4En is 
	port(in1 : in std_logic_vector(1 downto 0);
		  out1: out std_logic_vector(3 downto 0)
		  enable : in std_logic);
end Dec2_4En;

architecture Behavioral of Dec2_4En is
begin
	process(in1,enable)
	begin
		if(enable = '1') then
			if(in1 = "00") then
				out1 <= "0001"
			elsif(in1 = "01")then
				out1 <= "0010"
			elsif(in1 = "10") then
				out1 <= "0100"
			elsif(in1 = "11") then
				out1 <= "1000"
			else
				out1 <= "0000"
			end if;
		end if;
	end process;
end Behavioral;