0.7
2020.2
Oct 14 2022
05:20:55
D:/Study/HK222/PAPER/Practice/Accumulator/Accumulator.gen/sources_1/ip/c_accum_0/sim/c_accum_0.vhd,1673533552,vhdl,,,,c_accum_0,,,,,,,,
D:/Study/HK222/PAPER/Practice/Accumulator/Accumulator.gen/sources_1/ip/c_accum_1/sim/c_accum_1.vhd,1675165147,vhdl,,,,c_accum_1,,,,,,,,
D:/Study/HK222/PAPER/Practice/Accumulator/Accumulator.sim/sim_1/behav/xsim/glbl.v,1665704903,verilog,,,,glbl,,uvm,,,,,,
D:/Study/HK222/PAPER/Practice/Accumulator/Accumulator.srcs/sources_1/new/accumulator.sv,1675570202,systemVerilog,,D:/Study/HK222/PAPER/Practice/Accumulator/Accumulator.srcs/sources_1/new/accumulator_gen.sv,,Accumulator,,uvm,,,,,,
D:/Study/HK222/PAPER/Practice/Accumulator/Accumulator.srcs/sources_1/new/accumulator_gen.sv,1673979361,systemVerilog,,D:/Study/HK222/PAPER/Practice/Accumulator/Accumulator.srcs/sources_1/new/fifo.sv,,accumulator_gen;enable_clf;enable_rgs;reg_gen_clf;reg_gen_rgs,,uvm,,,,,,
D:/Study/HK222/PAPER/Practice/Accumulator/Accumulator.srcs/sources_1/new/accumulator_label.sv,1675165048,systemVerilog,,,,accumulator_label,,uvm,,,,,,
D:/Study/HK222/PAPER/Practice/Accumulator/Accumulator.srcs/sources_1/new/accumulator_tb.v,1675570753,verilog,,,,accmulator_tb,,uvm,,,,,,
D:/Study/HK222/PAPER/Practice/Accumulator/Accumulator.srcs/sources_1/new/fifo.sv,1675565688,systemVerilog,,D:/Study/HK222/PAPER/Practice/Accumulator/Accumulator.srcs/sources_1/new/fifo_gen.sv,,fifo,,uvm,,,,,,
D:/Study/HK222/PAPER/Practice/Accumulator/Accumulator.srcs/sources_1/new/fifo_gen.sv,1675244000,systemVerilog,,,,fifo_gen,,uvm,,,,,,
D:/Study/HK222/PAPER/Practice/Accumulator/Accumulator.srcs/sources_1/new/multi_fifo.sv,1673795900,verilog,,,,multi_fifo,,uvm,,,,,,
