{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Info: Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 132 02/25/2009 SJ Full Version " "Info: Version 9.0 Build 132 02/25/2009 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Tue Aug 13 20:03:23 2019 " "Info: Processing started: Tue Aug 13 20:03:23 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off solo -c solo " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off solo -c solo" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fifotimer.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file fifotimer.v" { { "Info" "ISGN_ENTITY_NAME" "1 fifotimer " "Info: Found entity 1: fifotimer" {  } { { "fifotimer.v" "" { Text "D:/work/OLO/PLIS/plis2_fw/fifotimer.v" 39 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "myfiforam.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file myfiforam.v" { { "Info" "ISGN_ENTITY_NAME" "1 myfiforam " "Info: Found entity 1: myfiforam" {  } { { "myfiforam.v" "" { Text "D:/work/OLO/PLIS/plis2_fw/myfiforam.v" 39 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "solo.v(182) " "Warning (10268): Verilog HDL information at solo.v(182): always construct contains both blocking and non-blocking assignments" {  } { { "solo.v" "" { Text "D:/work/OLO/PLIS/plis2_fw/solo.v" 182 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "" 0 -1}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "solo.v(444) " "Warning (10268): Verilog HDL information at solo.v(444): always construct contains both blocking and non-blocking assignments" {  } { { "solo.v" "" { Text "D:/work/OLO/PLIS/plis2_fw/solo.v" 444 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "solo.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file solo.v" { { "Info" "ISGN_ENTITY_NAME" "1 solo " "Info: Found entity 1: solo" {  } { { "solo.v" "" { Text "D:/work/OLO/PLIS/plis2_fw/solo.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pllgen.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file pllgen.v" { { "Info" "ISGN_ENTITY_NAME" "1 pllgen " "Info: Found entity 1: pllgen" {  } { { "pllgen.v" "" { Text "D:/work/OLO/PLIS/plis2_fw/pllgen.v" 39 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "solo " "Info: Elaborating entity \"solo\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 31 solo.v(142) " "Warning (10230): Verilog HDL assignment warning at solo.v(142): truncated value with size 32 to match size of target (31)" {  } { { "solo.v" "" { Text "D:/work/OLO/PLIS/plis2_fw/solo.v" 142 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 14 solo.v(144) " "Warning (10230): Verilog HDL assignment warning at solo.v(144): truncated value with size 32 to match size of target (14)" {  } { { "solo.v" "" { Text "D:/work/OLO/PLIS/plis2_fw/solo.v" 144 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 solo.v(153) " "Warning (10230): Verilog HDL assignment warning at solo.v(153): truncated value with size 32 to match size of target (16)" {  } { { "solo.v" "" { Text "D:/work/OLO/PLIS/plis2_fw/solo.v" 153 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 solo.v(162) " "Warning (10230): Verilog HDL assignment warning at solo.v(162): truncated value with size 32 to match size of target (4)" {  } { { "solo.v" "" { Text "D:/work/OLO/PLIS/plis2_fw/solo.v" 162 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 solo.v(169) " "Warning (10230): Verilog HDL assignment warning at solo.v(169): truncated value with size 32 to match size of target (1)" {  } { { "solo.v" "" { Text "D:/work/OLO/PLIS/plis2_fw/solo.v" 169 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 19 solo.v(189) " "Warning (10230): Verilog HDL assignment warning at solo.v(189): truncated value with size 32 to match size of target (19)" {  } { { "solo.v" "" { Text "D:/work/OLO/PLIS/plis2_fw/solo.v" 189 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 solo.v(195) " "Warning (10230): Verilog HDL assignment warning at solo.v(195): truncated value with size 32 to match size of target (4)" {  } { { "solo.v" "" { Text "D:/work/OLO/PLIS/plis2_fw/solo.v" 195 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 19 solo.v(206) " "Warning (10230): Verilog HDL assignment warning at solo.v(206): truncated value with size 32 to match size of target (19)" {  } { { "solo.v" "" { Text "D:/work/OLO/PLIS/plis2_fw/solo.v" 206 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 19 solo.v(225) " "Warning (10230): Verilog HDL assignment warning at solo.v(225): truncated value with size 32 to match size of target (19)" {  } { { "solo.v" "" { Text "D:/work/OLO/PLIS/plis2_fw/solo.v" 225 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 solo.v(225) " "Warning (10230): Verilog HDL assignment warning at solo.v(225): truncated value with size 32 to match size of target (1)" {  } { { "solo.v" "" { Text "D:/work/OLO/PLIS/plis2_fw/solo.v" 225 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 solo.v(240) " "Warning (10230): Verilog HDL assignment warning at solo.v(240): truncated value with size 32 to match size of target (9)" {  } { { "solo.v" "" { Text "D:/work/OLO/PLIS/plis2_fw/solo.v" 240 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 solo.v(242) " "Warning (10230): Verilog HDL assignment warning at solo.v(242): truncated value with size 32 to match size of target (11)" {  } { { "solo.v" "" { Text "D:/work/OLO/PLIS/plis2_fw/solo.v" 242 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 19 solo.v(258) " "Warning (10230): Verilog HDL assignment warning at solo.v(258): truncated value with size 32 to match size of target (19)" {  } { { "solo.v" "" { Text "D:/work/OLO/PLIS/plis2_fw/solo.v" 258 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 solo.v(338) " "Warning (10230): Verilog HDL assignment warning at solo.v(338): truncated value with size 32 to match size of target (1)" {  } { { "solo.v" "" { Text "D:/work/OLO/PLIS/plis2_fw/solo.v" 338 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 solo.v(339) " "Warning (10230): Verilog HDL assignment warning at solo.v(339): truncated value with size 32 to match size of target (1)" {  } { { "solo.v" "" { Text "D:/work/OLO/PLIS/plis2_fw/solo.v" 339 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "adrRKSRAM solo.v(395) " "Warning (10235): Verilog HDL Always Construct warning at solo.v(395): variable \"adrRKSRAM\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "solo.v" "" { Text "D:/work/OLO/PLIS/plis2_fw/solo.v" 395 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "adrRAM3 solo.v(395) " "Warning (10235): Verilog HDL Always Construct warning at solo.v(395): variable \"adrRAM3\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "solo.v" "" { Text "D:/work/OLO/PLIS/plis2_fw/solo.v" 395 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "adrRAM2 solo.v(395) " "Warning (10235): Verilog HDL Always Construct warning at solo.v(395): variable \"adrRAM2\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "solo.v" "" { Text "D:/work/OLO/PLIS/plis2_fw/solo.v" 395 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "adrRAM1 solo.v(395) " "Warning (10235): Verilog HDL Always Construct warning at solo.v(395): variable \"adrRAM1\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "solo.v" "" { Text "D:/work/OLO/PLIS/plis2_fw/solo.v" 395 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "adrRAM0 solo.v(395) " "Warning (10235): Verilog HDL Always Construct warning at solo.v(395): variable \"adrRAM0\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "solo.v" "" { Text "D:/work/OLO/PLIS/plis2_fw/solo.v" 395 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "adrFIFO3 solo.v(395) " "Warning (10235): Verilog HDL Always Construct warning at solo.v(395): variable \"adrFIFO3\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "solo.v" "" { Text "D:/work/OLO/PLIS/plis2_fw/solo.v" 395 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "adrFIFO2 solo.v(395) " "Warning (10235): Verilog HDL Always Construct warning at solo.v(395): variable \"adrFIFO2\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "solo.v" "" { Text "D:/work/OLO/PLIS/plis2_fw/solo.v" 395 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "adrFIFO1 solo.v(395) " "Warning (10235): Verilog HDL Always Construct warning at solo.v(395): variable \"adrFIFO1\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "solo.v" "" { Text "D:/work/OLO/PLIS/plis2_fw/solo.v" 395 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "adrFIFO0 solo.v(395) " "Warning (10235): Verilog HDL Always Construct warning at solo.v(395): variable \"adrFIFO0\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "solo.v" "" { Text "D:/work/OLO/PLIS/plis2_fw/solo.v" 395 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "adrTIMER3 solo.v(395) " "Warning (10235): Verilog HDL Always Construct warning at solo.v(395): variable \"adrTIMER3\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "solo.v" "" { Text "D:/work/OLO/PLIS/plis2_fw/solo.v" 395 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "adrTIMER2 solo.v(395) " "Warning (10235): Verilog HDL Always Construct warning at solo.v(395): variable \"adrTIMER2\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "solo.v" "" { Text "D:/work/OLO/PLIS/plis2_fw/solo.v" 395 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "adrTIMER1 solo.v(395) " "Warning (10235): Verilog HDL Always Construct warning at solo.v(395): variable \"adrTIMER1\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "solo.v" "" { Text "D:/work/OLO/PLIS/plis2_fw/solo.v" 395 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "adrTIMER0 solo.v(395) " "Warning (10235): Verilog HDL Always Construct warning at solo.v(395): variable \"adrTIMER0\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "solo.v" "" { Text "D:/work/OLO/PLIS/plis2_fw/solo.v" 395 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "adrDATA solo.v(395) " "Warning (10235): Verilog HDL Always Construct warning at solo.v(395): variable \"adrDATA\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "solo.v" "" { Text "D:/work/OLO/PLIS/plis2_fw/solo.v" 395 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "adrPOROG1 solo.v(395) " "Warning (10235): Verilog HDL Always Construct warning at solo.v(395): variable \"adrPOROG1\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "solo.v" "" { Text "D:/work/OLO/PLIS/plis2_fw/solo.v" 395 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "adrPOROG0 solo.v(395) " "Warning (10235): Verilog HDL Always Construct warning at solo.v(395): variable \"adrPOROG0\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "solo.v" "" { Text "D:/work/OLO/PLIS/plis2_fw/solo.v" 395 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "adrRKSMEM solo.v(395) " "Warning (10235): Verilog HDL Always Construct warning at solo.v(395): variable \"adrRKSMEM\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "solo.v" "" { Text "D:/work/OLO/PLIS/plis2_fw/solo.v" 395 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "adrRKS solo.v(395) " "Warning (10235): Verilog HDL Always Construct warning at solo.v(395): variable \"adrRKS\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "solo.v" "" { Text "D:/work/OLO/PLIS/plis2_fw/solo.v" 395 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "cs solo.v(395) " "Warning (10235): Verilog HDL Always Construct warning at solo.v(395): variable \"cs\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "solo.v" "" { Text "D:/work/OLO/PLIS/plis2_fw/solo.v" 395 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "go solo.v(396) " "Warning (10235): Verilog HDL Always Construct warning at solo.v(396): variable \"go\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "solo.v" "" { Text "D:/work/OLO/PLIS/plis2_fw/solo.v" 396 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "intakadr solo.v(396) " "Warning (10235): Verilog HDL Always Construct warning at solo.v(396): variable \"intakadr\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "solo.v" "" { Text "D:/work/OLO/PLIS/plis2_fw/solo.v" 396 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "intckadr solo.v(396) " "Warning (10235): Verilog HDL Always Construct warning at solo.v(396): variable \"intckadr\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "solo.v" "" { Text "D:/work/OLO/PLIS/plis2_fw/solo.v" 396 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "getfifo solo.v(396) " "Warning (10235): Verilog HDL Always Construct warning at solo.v(396): variable \"getfifo\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "solo.v" "" { Text "D:/work/OLO/PLIS/plis2_fw/solo.v" 396 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "timerempty solo.v(396) " "Warning (10235): Verilog HDL Always Construct warning at solo.v(396): variable \"timerempty\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "solo.v" "" { Text "D:/work/OLO/PLIS/plis2_fw/solo.v" 396 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "timerfull solo.v(396) " "Warning (10235): Verilog HDL Always Construct warning at solo.v(396): variable \"timerfull\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "solo.v" "" { Text "D:/work/OLO/PLIS/plis2_fw/solo.v" 396 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "vistrel solo.v(396) " "Warning (10235): Verilog HDL Always Construct warning at solo.v(396): variable \"vistrel\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "solo.v" "" { Text "D:/work/OLO/PLIS/plis2_fw/solo.v" 396 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "RKS solo.v(396) " "Warning (10235): Verilog HDL Always Construct warning at solo.v(396): variable \"RKS\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "solo.v" "" { Text "D:/work/OLO/PLIS/plis2_fw/solo.v" 396 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "RKSMEM solo.v(399) " "Warning (10235): Verilog HDL Always Construct warning at solo.v(399): variable \"RKSMEM\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "solo.v" "" { Text "D:/work/OLO/PLIS/plis2_fw/solo.v" 399 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "POROG solo.v(400) " "Warning (10235): Verilog HDL Always Construct warning at solo.v(400): variable \"POROG\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "solo.v" "" { Text "D:/work/OLO/PLIS/plis2_fw/solo.v" 400 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "POROG solo.v(401) " "Warning (10235): Verilog HDL Always Construct warning at solo.v(401): variable \"POROG\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "solo.v" "" { Text "D:/work/OLO/PLIS/plis2_fw/solo.v" 401 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "datamem solo.v(402) " "Warning (10235): Verilog HDL Always Construct warning at solo.v(402): variable \"datamem\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "solo.v" "" { Text "D:/work/OLO/PLIS/plis2_fw/solo.v" 402 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "REGTIMER solo.v(403) " "Warning (10235): Verilog HDL Always Construct warning at solo.v(403): variable \"REGTIMER\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "solo.v" "" { Text "D:/work/OLO/PLIS/plis2_fw/solo.v" 403 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "REGTIMER solo.v(404) " "Warning (10235): Verilog HDL Always Construct warning at solo.v(404): variable \"REGTIMER\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "solo.v" "" { Text "D:/work/OLO/PLIS/plis2_fw/solo.v" 404 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "REGTIMER solo.v(405) " "Warning (10235): Verilog HDL Always Construct warning at solo.v(405): variable \"REGTIMER\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "solo.v" "" { Text "D:/work/OLO/PLIS/plis2_fw/solo.v" 405 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "REGTIMER solo.v(406) " "Warning (10235): Verilog HDL Always Construct warning at solo.v(406): variable \"REGTIMER\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "solo.v" "" { Text "D:/work/OLO/PLIS/plis2_fw/solo.v" 406 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "datafifo solo.v(407) " "Warning (10235): Verilog HDL Always Construct warning at solo.v(407): variable \"datafifo\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "solo.v" "" { Text "D:/work/OLO/PLIS/plis2_fw/solo.v" 407 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "datafifo solo.v(408) " "Warning (10235): Verilog HDL Always Construct warning at solo.v(408): variable \"datafifo\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "solo.v" "" { Text "D:/work/OLO/PLIS/plis2_fw/solo.v" 408 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "datafifo solo.v(409) " "Warning (10235): Verilog HDL Always Construct warning at solo.v(409): variable \"datafifo\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "solo.v" "" { Text "D:/work/OLO/PLIS/plis2_fw/solo.v" 409 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "datafifo solo.v(410) " "Warning (10235): Verilog HDL Always Construct warning at solo.v(410): variable \"datafifo\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "solo.v" "" { Text "D:/work/OLO/PLIS/plis2_fw/solo.v" 410 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "ramfifo solo.v(411) " "Warning (10235): Verilog HDL Always Construct warning at solo.v(411): variable \"ramfifo\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "solo.v" "" { Text "D:/work/OLO/PLIS/plis2_fw/solo.v" 411 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "ramfifo solo.v(412) " "Warning (10235): Verilog HDL Always Construct warning at solo.v(412): variable \"ramfifo\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "solo.v" "" { Text "D:/work/OLO/PLIS/plis2_fw/solo.v" 412 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "ramfifo solo.v(413) " "Warning (10235): Verilog HDL Always Construct warning at solo.v(413): variable \"ramfifo\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "solo.v" "" { Text "D:/work/OLO/PLIS/plis2_fw/solo.v" 413 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "ramfifo solo.v(414) " "Warning (10235): Verilog HDL Always Construct warning at solo.v(414): variable \"ramfifo\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "solo.v" "" { Text "D:/work/OLO/PLIS/plis2_fw/solo.v" 414 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "getfiforam solo.v(415) " "Warning (10235): Verilog HDL Always Construct warning at solo.v(415): variable \"getfiforam\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "solo.v" "" { Text "D:/work/OLO/PLIS/plis2_fw/solo.v" 415 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "ramempty solo.v(415) " "Warning (10235): Verilog HDL Always Construct warning at solo.v(415): variable \"ramempty\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "solo.v" "" { Text "D:/work/OLO/PLIS/plis2_fw/solo.v" 415 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "ramfull solo.v(415) " "Warning (10235): Verilog HDL Always Construct warning at solo.v(415): variable \"ramfull\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "solo.v" "" { Text "D:/work/OLO/PLIS/plis2_fw/solo.v" 415 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "solo.v(395) " "Info (10264): Verilog HDL Case Statement information at solo.v(395): all case item expressions in this case statement are onehot" {  } { { "solo.v" "" { Text "D:/work/OLO/PLIS/plis2_fw/solo.v" 395 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "adrregADC solo.v(425) " "Warning (10235): Verilog HDL Always Construct warning at solo.v(425): variable \"adrregADC\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "solo.v" "" { Text "D:/work/OLO/PLIS/plis2_fw/solo.v" 425 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "adrreg solo.v(426) " "Warning (10235): Verilog HDL Always Construct warning at solo.v(426): variable \"adrreg\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "solo.v" "" { Text "D:/work/OLO/PLIS/plis2_fw/solo.v" 426 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 solo.v(447) " "Warning (10230): Verilog HDL assignment warning at solo.v(447): truncated value with size 32 to match size of target (3)" {  } { { "solo.v" "" { Text "D:/work/OLO/PLIS/plis2_fw/solo.v" 447 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 19 solo.v(449) " "Warning (10230): Verilog HDL assignment warning at solo.v(449): truncated value with size 32 to match size of target (19)" {  } { { "solo.v" "" { Text "D:/work/OLO/PLIS/plis2_fw/solo.v" 449 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pllgen pllgen:mypll " "Info: Elaborating entity \"pllgen\" for hierarchy \"pllgen:mypll\"" {  } { { "solo.v" "mypll" { Text "D:/work/OLO/PLIS/plis2_fw/solo.v" 130 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll pllgen:mypll\|altpll:altpll_component " "Info: Elaborating entity \"altpll\" for hierarchy \"pllgen:mypll\|altpll:altpll_component\"" {  } { { "pllgen.v" "altpll_component" { Text "D:/work/OLO/PLIS/plis2_fw/pllgen.v" 98 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "pllgen:mypll\|altpll:altpll_component " "Info: Elaborated megafunction instantiation \"pllgen:mypll\|altpll:altpll_component\"" {  } { { "pllgen.v" "" { Text "D:/work/OLO/PLIS/plis2_fw/pllgen.v" 98 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "pllgen:mypll\|altpll:altpll_component " "Info: Instantiated megafunction \"pllgen:mypll\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 1 " "Info: Parameter \"clk0_divide_by\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Info: Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 8 " "Info: Parameter \"clk0_multiply_by\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Info: Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_divide_by 1 " "Info: Parameter \"clk1_divide_by\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_duty_cycle 50 " "Info: Parameter \"clk1_duty_cycle\" = \"50\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_multiply_by 16 " "Info: Parameter \"clk1_multiply_by\" = \"16\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_phase_shift 0 " "Info: Parameter \"clk1_phase_shift\" = \"0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Info: Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "gate_lock_signal NO " "Info: Parameter \"gate_lock_signal\" = \"NO\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 83333 " "Info: Parameter \"inclk0_input_frequency\" = \"83333\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Info: Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "invalid_lock_multiplier 5 " "Info: Parameter \"invalid_lock_multiplier\" = \"5\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=pllgen " "Info: Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=pllgen\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Info: Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Info: Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Info: Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_UNUSED " "Info: Parameter \"port_areset\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Info: Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Info: Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Info: Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Info: Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Info: Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Info: Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Info: Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Info: Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_USED " "Info: Parameter \"port_locked\" = \"PORT_USED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Info: Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Info: Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Info: Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Info: Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Info: Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Info: Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Info: Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Info: Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Info: Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Info: Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Info: Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Info: Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Info: Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Info: Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Info: Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_USED " "Info: Parameter \"port_clk1\" = \"PORT_USED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_UNUSED " "Info: Parameter \"port_clk2\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Info: Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Info: Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Info: Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Info: Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Info: Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Info: Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Info: Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Info: Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Info: Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Info: Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Info: Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Info: Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Info: Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "valid_lock_multiplier 1 " "Info: Parameter \"valid_lock_multiplier\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "pllgen.v" "" { Text "D:/work/OLO/PLIS/plis2_fw/pllgen.v" 98 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fifotimer fifotimer:myfifotimer " "Info: Elaborating entity \"fifotimer\" for hierarchy \"fifotimer:myfifotimer\"" {  } { { "solo.v" "myfifotimer" { Text "D:/work/OLO/PLIS/plis2_fw/solo.v" 131 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo fifotimer:myfifotimer\|scfifo:scfifo_component " "Info: Elaborating entity \"scfifo\" for hierarchy \"fifotimer:myfifotimer\|scfifo:scfifo_component\"" {  } { { "fifotimer.v" "scfifo_component" { Text "D:/work/OLO/PLIS/plis2_fw/fifotimer.v" 79 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "fifotimer:myfifotimer\|scfifo:scfifo_component " "Info: Elaborated megafunction instantiation \"fifotimer:myfifotimer\|scfifo:scfifo_component\"" {  } { { "fifotimer.v" "" { Text "D:/work/OLO/PLIS/plis2_fw/fifotimer.v" 79 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "fifotimer:myfifotimer\|scfifo:scfifo_component " "Info: Instantiated megafunction \"fifotimer:myfifotimer\|scfifo:scfifo_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "add_ram_output_register OFF " "Info: Parameter \"add_ram_output_register\" = \"OFF\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Info: Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint RAM_BLOCK_TYPE=M4K " "Info: Parameter \"lpm_hint\" = \"RAM_BLOCK_TYPE=M4K\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 1024 " "Info: Parameter \"lpm_numwords\" = \"1024\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Info: Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Info: Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 31 " "Info: Parameter \"lpm_width\" = \"31\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 10 " "Info: Parameter \"lpm_widthu\" = \"10\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking ON " "Info: Parameter \"overflow_checking\" = \"ON\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking ON " "Info: Parameter \"underflow_checking\" = \"ON\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Info: Parameter \"use_eab\" = \"ON\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "fifotimer.v" "" { Text "D:/work/OLO/PLIS/plis2_fw/fifotimer.v" 79 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_8j71.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/scfifo_8j71.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_8j71 " "Info: Found entity 1: scfifo_8j71" {  } { { "db/scfifo_8j71.tdf" "" { Text "D:/work/OLO/PLIS/plis2_fw/db/scfifo_8j71.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_8j71 fifotimer:myfifotimer\|scfifo:scfifo_component\|scfifo_8j71:auto_generated " "Info: Elaborating entity \"scfifo_8j71\" for hierarchy \"fifotimer:myfifotimer\|scfifo:scfifo_component\|scfifo_8j71:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "c:/altera/90/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_fp71.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/a_dpfifo_fp71.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_fp71 " "Info: Found entity 1: a_dpfifo_fp71" {  } { { "db/a_dpfifo_fp71.tdf" "" { Text "D:/work/OLO/PLIS/plis2_fw/db/a_dpfifo_fp71.tdf" 28 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_fp71 fifotimer:myfifotimer\|scfifo:scfifo_component\|scfifo_8j71:auto_generated\|a_dpfifo_fp71:dpfifo " "Info: Elaborating entity \"a_dpfifo_fp71\" for hierarchy \"fifotimer:myfifotimer\|scfifo:scfifo_component\|scfifo_8j71:auto_generated\|a_dpfifo_fp71:dpfifo\"" {  } { { "db/scfifo_8j71.tdf" "dpfifo" { Text "D:/work/OLO/PLIS/plis2_fw/db/scfifo_8j71.tdf" 35 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_fefifo_kae.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/a_fefifo_kae.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_fefifo_kae " "Info: Found entity 1: a_fefifo_kae" {  } { { "db/a_fefifo_kae.tdf" "" { Text "D:/work/OLO/PLIS/plis2_fw/db/a_fefifo_kae.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_fefifo_kae fifotimer:myfifotimer\|scfifo:scfifo_component\|scfifo_8j71:auto_generated\|a_dpfifo_fp71:dpfifo\|a_fefifo_kae:fifo_state " "Info: Elaborating entity \"a_fefifo_kae\" for hierarchy \"fifotimer:myfifotimer\|scfifo:scfifo_component\|scfifo_8j71:auto_generated\|a_dpfifo_fp71:dpfifo\|a_fefifo_kae:fifo_state\"" {  } { { "db/a_dpfifo_fp71.tdf" "fifo_state" { Text "D:/work/OLO/PLIS/plis2_fw/db/a_dpfifo_fp71.tdf" 40 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_6l7.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/cntr_6l7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_6l7 " "Info: Found entity 1: cntr_6l7" {  } { { "db/cntr_6l7.tdf" "" { Text "D:/work/OLO/PLIS/plis2_fw/db/cntr_6l7.tdf" 28 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_6l7 fifotimer:myfifotimer\|scfifo:scfifo_component\|scfifo_8j71:auto_generated\|a_dpfifo_fp71:dpfifo\|a_fefifo_kae:fifo_state\|cntr_6l7:count_usedw " "Info: Elaborating entity \"cntr_6l7\" for hierarchy \"fifotimer:myfifotimer\|scfifo:scfifo_component\|scfifo_8j71:auto_generated\|a_dpfifo_fp71:dpfifo\|a_fefifo_kae:fifo_state\|cntr_6l7:count_usedw\"" {  } { { "db/a_fefifo_kae.tdf" "count_usedw" { Text "D:/work/OLO/PLIS/plis2_fw/db/a_fefifo_kae.tdf" 37 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dpram_tk51.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/dpram_tk51.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dpram_tk51 " "Info: Found entity 1: dpram_tk51" {  } { { "db/dpram_tk51.tdf" "" { Text "D:/work/OLO/PLIS/plis2_fw/db/dpram_tk51.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dpram_tk51 fifotimer:myfifotimer\|scfifo:scfifo_component\|scfifo_8j71:auto_generated\|a_dpfifo_fp71:dpfifo\|dpram_tk51:FIFOram " "Info: Elaborating entity \"dpram_tk51\" for hierarchy \"fifotimer:myfifotimer\|scfifo:scfifo_component\|scfifo_8j71:auto_generated\|a_dpfifo_fp71:dpfifo\|dpram_tk51:FIFOram\"" {  } { { "db/a_dpfifo_fp71.tdf" "FIFOram" { Text "D:/work/OLO/PLIS/plis2_fw/db/a_dpfifo_fp71.tdf" 41 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_gtl1.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/altsyncram_gtl1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_gtl1 " "Info: Found entity 1: altsyncram_gtl1" {  } { { "db/altsyncram_gtl1.tdf" "" { Text "D:/work/OLO/PLIS/plis2_fw/db/altsyncram_gtl1.tdf" 26 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_gtl1 fifotimer:myfifotimer\|scfifo:scfifo_component\|scfifo_8j71:auto_generated\|a_dpfifo_fp71:dpfifo\|dpram_tk51:FIFOram\|altsyncram_gtl1:altsyncram2 " "Info: Elaborating entity \"altsyncram_gtl1\" for hierarchy \"fifotimer:myfifotimer\|scfifo:scfifo_component\|scfifo_8j71:auto_generated\|a_dpfifo_fp71:dpfifo\|dpram_tk51:FIFOram\|altsyncram_gtl1:altsyncram2\"" {  } { { "db/dpram_tk51.tdf" "altsyncram2" { Text "D:/work/OLO/PLIS/plis2_fw/db/dpram_tk51.tdf" 36 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_fne1.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/altsyncram_fne1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_fne1 " "Info: Found entity 1: altsyncram_fne1" {  } { { "db/altsyncram_fne1.tdf" "" { Text "D:/work/OLO/PLIS/plis2_fw/db/altsyncram_fne1.tdf" 27 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_fne1 fifotimer:myfifotimer\|scfifo:scfifo_component\|scfifo_8j71:auto_generated\|a_dpfifo_fp71:dpfifo\|dpram_tk51:FIFOram\|altsyncram_gtl1:altsyncram2\|altsyncram_fne1:altsyncram3 " "Info: Elaborating entity \"altsyncram_fne1\" for hierarchy \"fifotimer:myfifotimer\|scfifo:scfifo_component\|scfifo_8j71:auto_generated\|a_dpfifo_fp71:dpfifo\|dpram_tk51:FIFOram\|altsyncram_gtl1:altsyncram2\|altsyncram_fne1:altsyncram3\"" {  } { { "db/altsyncram_gtl1.tdf" "altsyncram3" { Text "D:/work/OLO/PLIS/plis2_fw/db/altsyncram_gtl1.tdf" 38 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_qkb.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/cntr_qkb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_qkb " "Info: Found entity 1: cntr_qkb" {  } { { "db/cntr_qkb.tdf" "" { Text "D:/work/OLO/PLIS/plis2_fw/db/cntr_qkb.tdf" 28 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_qkb fifotimer:myfifotimer\|scfifo:scfifo_component\|scfifo_8j71:auto_generated\|a_dpfifo_fp71:dpfifo\|cntr_qkb:rd_ptr_count " "Info: Elaborating entity \"cntr_qkb\" for hierarchy \"fifotimer:myfifotimer\|scfifo:scfifo_component\|scfifo_8j71:auto_generated\|a_dpfifo_fp71:dpfifo\|cntr_qkb:rd_ptr_count\"" {  } { { "db/a_dpfifo_fp71.tdf" "rd_ptr_count" { Text "D:/work/OLO/PLIS/plis2_fw/db/a_dpfifo_fp71.tdf" 42 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "myfiforam myfiforam:fiforam " "Info: Elaborating entity \"myfiforam\" for hierarchy \"myfiforam:fiforam\"" {  } { { "solo.v" "fiforam" { Text "D:/work/OLO/PLIS/plis2_fw/solo.v" 132 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo myfiforam:fiforam\|scfifo:scfifo_component " "Info: Elaborating entity \"scfifo\" for hierarchy \"myfiforam:fiforam\|scfifo:scfifo_component\"" {  } { { "myfiforam.v" "scfifo_component" { Text "D:/work/OLO/PLIS/plis2_fw/myfiforam.v" 79 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "myfiforam:fiforam\|scfifo:scfifo_component " "Info: Elaborated megafunction instantiation \"myfiforam:fiforam\|scfifo:scfifo_component\"" {  } { { "myfiforam.v" "" { Text "D:/work/OLO/PLIS/plis2_fw/myfiforam.v" 79 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "myfiforam:fiforam\|scfifo:scfifo_component " "Info: Instantiated megafunction \"myfiforam:fiforam\|scfifo:scfifo_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "add_ram_output_register OFF " "Info: Parameter \"add_ram_output_register\" = \"OFF\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Info: Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint RAM_BLOCK_TYPE=M4K " "Info: Parameter \"lpm_hint\" = \"RAM_BLOCK_TYPE=M4K\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 4096 " "Info: Parameter \"lpm_numwords\" = \"4096\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Info: Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Info: Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 18 " "Info: Parameter \"lpm_width\" = \"18\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 12 " "Info: Parameter \"lpm_widthu\" = \"12\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking ON " "Info: Parameter \"overflow_checking\" = \"ON\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking ON " "Info: Parameter \"underflow_checking\" = \"ON\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Info: Parameter \"use_eab\" = \"ON\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "myfiforam.v" "" { Text "D:/work/OLO/PLIS/plis2_fw/myfiforam.v" 79 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_rj71.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/scfifo_rj71.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_rj71 " "Info: Found entity 1: scfifo_rj71" {  } { { "db/scfifo_rj71.tdf" "" { Text "D:/work/OLO/PLIS/plis2_fw/db/scfifo_rj71.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_rj71 myfiforam:fiforam\|scfifo:scfifo_component\|scfifo_rj71:auto_generated " "Info: Elaborating entity \"scfifo_rj71\" for hierarchy \"myfiforam:fiforam\|scfifo:scfifo_component\|scfifo_rj71:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "c:/altera/90/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_2q71.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/a_dpfifo_2q71.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_2q71 " "Info: Found entity 1: a_dpfifo_2q71" {  } { { "db/a_dpfifo_2q71.tdf" "" { Text "D:/work/OLO/PLIS/plis2_fw/db/a_dpfifo_2q71.tdf" 28 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_2q71 myfiforam:fiforam\|scfifo:scfifo_component\|scfifo_rj71:auto_generated\|a_dpfifo_2q71:dpfifo " "Info: Elaborating entity \"a_dpfifo_2q71\" for hierarchy \"myfiforam:fiforam\|scfifo:scfifo_component\|scfifo_rj71:auto_generated\|a_dpfifo_2q71:dpfifo\"" {  } { { "db/scfifo_rj71.tdf" "dpfifo" { Text "D:/work/OLO/PLIS/plis2_fw/db/scfifo_rj71.tdf" 35 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_fefifo_2be.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/a_fefifo_2be.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_fefifo_2be " "Info: Found entity 1: a_fefifo_2be" {  } { { "db/a_fefifo_2be.tdf" "" { Text "D:/work/OLO/PLIS/plis2_fw/db/a_fefifo_2be.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_fefifo_2be myfiforam:fiforam\|scfifo:scfifo_component\|scfifo_rj71:auto_generated\|a_dpfifo_2q71:dpfifo\|a_fefifo_2be:fifo_state " "Info: Elaborating entity \"a_fefifo_2be\" for hierarchy \"myfiforam:fiforam\|scfifo:scfifo_component\|scfifo_rj71:auto_generated\|a_dpfifo_2q71:dpfifo\|a_fefifo_2be:fifo_state\"" {  } { { "db/a_dpfifo_2q71.tdf" "fifo_state" { Text "D:/work/OLO/PLIS/plis2_fw/db/a_dpfifo_2q71.tdf" 40 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_8l7.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/cntr_8l7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_8l7 " "Info: Found entity 1: cntr_8l7" {  } { { "db/cntr_8l7.tdf" "" { Text "D:/work/OLO/PLIS/plis2_fw/db/cntr_8l7.tdf" 28 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_8l7 myfiforam:fiforam\|scfifo:scfifo_component\|scfifo_rj71:auto_generated\|a_dpfifo_2q71:dpfifo\|a_fefifo_2be:fifo_state\|cntr_8l7:count_usedw " "Info: Elaborating entity \"cntr_8l7\" for hierarchy \"myfiforam:fiforam\|scfifo:scfifo_component\|scfifo_rj71:auto_generated\|a_dpfifo_2q71:dpfifo\|a_fefifo_2be:fifo_state\|cntr_8l7:count_usedw\"" {  } { { "db/a_fefifo_2be.tdf" "count_usedw" { Text "D:/work/OLO/PLIS/plis2_fw/db/a_fefifo_2be.tdf" 37 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dpram_4l51.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/dpram_4l51.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dpram_4l51 " "Info: Found entity 1: dpram_4l51" {  } { { "db/dpram_4l51.tdf" "" { Text "D:/work/OLO/PLIS/plis2_fw/db/dpram_4l51.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dpram_4l51 myfiforam:fiforam\|scfifo:scfifo_component\|scfifo_rj71:auto_generated\|a_dpfifo_2q71:dpfifo\|dpram_4l51:FIFOram " "Info: Elaborating entity \"dpram_4l51\" for hierarchy \"myfiforam:fiforam\|scfifo:scfifo_component\|scfifo_rj71:auto_generated\|a_dpfifo_2q71:dpfifo\|dpram_4l51:FIFOram\"" {  } { { "db/a_dpfifo_2q71.tdf" "FIFOram" { Text "D:/work/OLO/PLIS/plis2_fw/db/a_dpfifo_2q71.tdf" 41 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_stl1.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/altsyncram_stl1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_stl1 " "Info: Found entity 1: altsyncram_stl1" {  } { { "db/altsyncram_stl1.tdf" "" { Text "D:/work/OLO/PLIS/plis2_fw/db/altsyncram_stl1.tdf" 26 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_stl1 myfiforam:fiforam\|scfifo:scfifo_component\|scfifo_rj71:auto_generated\|a_dpfifo_2q71:dpfifo\|dpram_4l51:FIFOram\|altsyncram_stl1:altsyncram2 " "Info: Elaborating entity \"altsyncram_stl1\" for hierarchy \"myfiforam:fiforam\|scfifo:scfifo_component\|scfifo_rj71:auto_generated\|a_dpfifo_2q71:dpfifo\|dpram_4l51:FIFOram\|altsyncram_stl1:altsyncram2\"" {  } { { "db/dpram_4l51.tdf" "altsyncram2" { Text "D:/work/OLO/PLIS/plis2_fw/db/dpram_4l51.tdf" 36 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_sne1.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/altsyncram_sne1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_sne1 " "Info: Found entity 1: altsyncram_sne1" {  } { { "db/altsyncram_sne1.tdf" "" { Text "D:/work/OLO/PLIS/plis2_fw/db/altsyncram_sne1.tdf" 27 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_sne1 myfiforam:fiforam\|scfifo:scfifo_component\|scfifo_rj71:auto_generated\|a_dpfifo_2q71:dpfifo\|dpram_4l51:FIFOram\|altsyncram_stl1:altsyncram2\|altsyncram_sne1:altsyncram3 " "Info: Elaborating entity \"altsyncram_sne1\" for hierarchy \"myfiforam:fiforam\|scfifo:scfifo_component\|scfifo_rj71:auto_generated\|a_dpfifo_2q71:dpfifo\|dpram_4l51:FIFOram\|altsyncram_stl1:altsyncram2\|altsyncram_sne1:altsyncram3\"" {  } { { "db/altsyncram_stl1.tdf" "altsyncram3" { Text "D:/work/OLO/PLIS/plis2_fw/db/altsyncram_stl1.tdf" 38 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_skb.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/cntr_skb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_skb " "Info: Found entity 1: cntr_skb" {  } { { "db/cntr_skb.tdf" "" { Text "D:/work/OLO/PLIS/plis2_fw/db/cntr_skb.tdf" 28 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_skb myfiforam:fiforam\|scfifo:scfifo_component\|scfifo_rj71:auto_generated\|a_dpfifo_2q71:dpfifo\|cntr_skb:rd_ptr_count " "Info: Elaborating entity \"cntr_skb\" for hierarchy \"myfiforam:fiforam\|scfifo:scfifo_component\|scfifo_rj71:auto_generated\|a_dpfifo_2q71:dpfifo\|cntr_skb:rd_ptr_count\"" {  } { { "db/a_dpfifo_2q71.tdf" "rd_ptr_count" { Text "D:/work/OLO/PLIS/plis2_fw/db/a_dpfifo_2q71.tdf" 42 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_STUCK_PIN_HDR" "" "Warning: Output pins are stuck at VCC or GND" { { "Warning" "WOPT_MLS_STUCK_PIN" "mreset VCC " "Warning (13410): Pin \"mreset\" is stuck at VCC" {  } { { "solo.v" "" { Text "D:/work/OLO/PLIS/plis2_fw/solo.v" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "mfield VCC " "Warning (13410): Pin \"mfield\" is stuck at VCC" {  } { { "solo.v" "" { Text "D:/work/OLO/PLIS/plis2_fw/solo.v" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Output pins are stuck at VCC or GND" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "3 " "Warning: Design contains 3 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "acdata\[0\] " "Warning (15610): No output dependent on input pin \"acdata\[0\]\"" {  } { { "solo.v" "" { Text "D:/work/OLO/PLIS/plis2_fw/solo.v" 21 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "acdata\[1\] " "Warning (15610): No output dependent on input pin \"acdata\[1\]\"" {  } { { "solo.v" "" { Text "D:/work/OLO/PLIS/plis2_fw/solo.v" 21 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "acdata\[12\] " "Warning (15610): No output dependent on input pin \"acdata\[12\]\"" {  } { { "solo.v" "" { Text "D:/work/OLO/PLIS/plis2_fw/solo.v" 21 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "890 " "Info: Implemented 890 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "25 " "Info: Implemented 25 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "31 " "Info: Implemented 31 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_BIDIRS" "16 " "Info: Implemented 16 bidirectional pins" {  } {  } 0 0 "Implemented %1!d! bidirectional pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "768 " "Info: Implemented 768 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_RAMS" "49 " "Info: Implemented 49 RAM segments" {  } {  } 0 0 "Implemented %1!d! RAM segments" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Info: Implemented 1 ClockLock PLLs" {  } {  } 0 0 "Implemented %1!d! ClockLock PLLs" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/work/OLO/PLIS/plis2_fw/solo.map.smsg " "Info: Generated suppressed messages file D:/work/OLO/PLIS/plis2_fw/solo.map.smsg" {  } {  } 0 0 "Generated suppressed messages file %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 72 s Quartus II 64-Bit " "Info: Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 72 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4462 " "Info: Peak virtual memory: 4462 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Tue Aug 13 20:03:27 2019 " "Info: Processing ended: Tue Aug 13 20:03:27 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Info: Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Info: Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
