{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1746868710765 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1746868710766 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "Copyright (C) 1991-2013 Altera Corporation. All rights reserved. " "Copyright (C) 1991-2013 Altera Corporation. All rights reserved." {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1746868710766 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "Your use of Altera Corporation's design tools, logic functions  " "Your use of Altera Corporation's design tools, logic functions " {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1746868710766 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "and other software and tools, and its AMPP partner logic  " "and other software and tools, and its AMPP partner logic " {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1746868710766 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "functions, and any output files from any of the foregoing  " "functions, and any output files from any of the foregoing " {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1746868710766 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "(including device programming or simulation files), and any  " "(including device programming or simulation files), and any " {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1746868710766 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "associated documentation or information are expressly subject  " "associated documentation or information are expressly subject " {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1746868710766 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "to the terms and conditions of the Altera Program License  " "to the terms and conditions of the Altera Program License " {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1746868710766 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "Subscription Agreement, Altera MegaCore Function License  " "Subscription Agreement, Altera MegaCore Function License " {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1746868710766 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "Agreement, or other applicable license agreement, including,  " "Agreement, or other applicable license agreement, including, " {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1746868710766 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "without limitation, that your use is for the sole purpose of  " "without limitation, that your use is for the sole purpose of " {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1746868710766 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "programming logic devices manufactured by Altera and sold by  " "programming logic devices manufactured by Altera and sold by " {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1746868710766 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "Altera or its authorized distributors.  Please refer to the  " "Altera or its authorized distributors.  Please refer to the " {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1746868710766 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "applicable agreement for further details. " "applicable agreement for further details." {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1746868710766 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat May 10 17:18:30 2025 " "Processing started: Sat May 10 17:18:30 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1746868710766 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1746868710766 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ov5640_vga " "Command: quartus_map --read_settings_files=on --write_settings_files=off ov5640_vga" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1746868710766 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "14 14 20 " "Parallel Compilation has detected 20 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 14 of the 14 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1746868711079 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ov5640_vga.srcs/sources_1/new/ov5640_data.v 1 1 " "Found 1 design units, including 1 entities, in source file ov5640_vga.srcs/sources_1/new/ov5640_data.v" { { "Info" "ISGN_ENTITY_NAME" "1 ov5640_data " "Found entity 1: ov5640_data" {  } { { "ov5640_vga.srcs/sources_1/new/ov5640_data.v" "" { Text "D:/ehiway/ov5640_vga.srcs/sources_1/new/ov5640_data.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1746868711122 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1746868711122 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "REG_NUM reg_num ov5640_cfg.v(18) " "Verilog HDL Declaration information at ov5640_cfg.v(18): object \"REG_NUM\" differs only in case from object \"reg_num\" in the same scope" {  } { { "ov5640_vga.srcs/sources_1/new/ov5640_cfg.v" "" { Text "D:/ehiway/ov5640_vga.srcs/sources_1/new/ov5640_cfg.v" 18 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1746868711127 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ov5640_vga.srcs/sources_1/new/ov5640_cfg.v 1 1 " "Found 1 design units, including 1 entities, in source file ov5640_vga.srcs/sources_1/new/ov5640_cfg.v" { { "Info" "ISGN_ENTITY_NAME" "1 ov5640_cfg " "Found entity 1: ov5640_cfg" {  } { { "ov5640_vga.srcs/sources_1/new/ov5640_cfg.v" "" { Text "D:/ehiway/ov5640_vga.srcs/sources_1/new/ov5640_cfg.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1746868711128 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1746868711128 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "aref_end AREF_END sdram_a_ref.v(14) " "Verilog HDL Declaration information at sdram_a_ref.v(14): object \"aref_end\" differs only in case from object \"AREF_END\" in the same scope" {  } { { "ov5640_vga.srcs/sources_1/new/sdram_a_ref.v" "" { Text "D:/ehiway/ov5640_vga.srcs/sources_1/new/sdram_a_ref.v" 14 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1746868711131 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ov5640_vga.srcs/sources_1/new/sdram_a_ref.v 1 1 " "Found 1 design units, including 1 entities, in source file ov5640_vga.srcs/sources_1/new/sdram_a_ref.v" { { "Info" "ISGN_ENTITY_NAME" "1 sdram_a_ref " "Found entity 1: sdram_a_ref" {  } { { "ov5640_vga.srcs/sources_1/new/sdram_a_ref.v" "" { Text "D:/ehiway/ov5640_vga.srcs/sources_1/new/sdram_a_ref.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1746868711131 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1746868711131 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ov5640_vga.srcs/sources_1/new/sdram_top.v 1 1 " "Found 1 design units, including 1 entities, in source file ov5640_vga.srcs/sources_1/new/sdram_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 sdram_top " "Found entity 1: sdram_top" {  } { { "ov5640_vga.srcs/sources_1/new/sdram_top.v" "" { Text "D:/ehiway/ov5640_vga.srcs/sources_1/new/sdram_top.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1746868711135 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1746868711135 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "wr_data WR_DATA sdram_write.v(9) " "Verilog HDL Declaration information at sdram_write.v(9): object \"wr_data\" differs only in case from object \"WR_DATA\" in the same scope" {  } { { "ov5640_vga.srcs/sources_1/new/sdram_write.v" "" { Text "D:/ehiway/ov5640_vga.srcs/sources_1/new/sdram_write.v" 9 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1746868711139 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "wr_end WR_END sdram_write.v(13) " "Verilog HDL Declaration information at sdram_write.v(13): object \"wr_end\" differs only in case from object \"WR_END\" in the same scope" {  } { { "ov5640_vga.srcs/sources_1/new/sdram_write.v" "" { Text "D:/ehiway/ov5640_vga.srcs/sources_1/new/sdram_write.v" 13 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1746868711139 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ov5640_vga.srcs/sources_1/new/sdram_write.v 1 1 " "Found 1 design units, including 1 entities, in source file ov5640_vga.srcs/sources_1/new/sdram_write.v" { { "Info" "ISGN_ENTITY_NAME" "1 sdram_write " "Found entity 1: sdram_write" {  } { { "ov5640_vga.srcs/sources_1/new/sdram_write.v" "" { Text "D:/ehiway/ov5640_vga.srcs/sources_1/new/sdram_write.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1746868711139 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1746868711139 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "wr_data WR_DATA i2c_ctrl.v(15) " "Verilog HDL Declaration information at i2c_ctrl.v(15): object \"wr_data\" differs only in case from object \"WR_DATA\" in the same scope" {  } { { "ov5640_vga.srcs/sources_1/new/i2c_ctrl.v" "" { Text "D:/ehiway/ov5640_vga.srcs/sources_1/new/i2c_ctrl.v" 15 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1746868711142 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "rd_data RD_DATA i2c_ctrl.v(19) " "Verilog HDL Declaration information at i2c_ctrl.v(19): object \"rd_data\" differs only in case from object \"RD_DATA\" in the same scope" {  } { { "ov5640_vga.srcs/sources_1/new/i2c_ctrl.v" "" { Text "D:/ehiway/ov5640_vga.srcs/sources_1/new/i2c_ctrl.v" 19 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1746868711142 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ov5640_vga.srcs/sources_1/new/i2c_ctrl.v 1 1 " "Found 1 design units, including 1 entities, in source file ov5640_vga.srcs/sources_1/new/i2c_ctrl.v" { { "Info" "ISGN_ENTITY_NAME" "1 i2c_ctrl " "Found entity 1: i2c_ctrl" {  } { { "ov5640_vga.srcs/sources_1/new/i2c_ctrl.v" "" { Text "D:/ehiway/ov5640_vga.srcs/sources_1/new/i2c_ctrl.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1746868711143 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1746868711143 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/competition/elinx3.0/bin/ip/gui/temp/ov5640_vga/fifo_data/dcfifo_mixed_inst.v 2 2 " "Found 2 design units, including 2 entities, in source file /competition/elinx3.0/bin/ip/gui/temp/ov5640_vga/fifo_data/dcfifo_mixed_inst.v" { { "Info" "ISGN_ENTITY_NAME" "1 dcfifo_mixed_inst " "Found entity 1: dcfifo_mixed_inst" {  } { { "../Competition/eLinx3.0/bin/ip/GUI/Temp/ov5640_vga/fifo_data/dcfifo_mixed_inst.v" "" { Text "D:/Competition/eLinx3.0/bin/ip/GUI/Temp/ov5640_vga/fifo_data/dcfifo_mixed_inst.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1746868711146 ""} { "Info" "ISGN_ENTITY_NAME" "2 dcfifo_inst " "Found entity 2: dcfifo_inst" {  } { { "../Competition/eLinx3.0/bin/ip/GUI/Temp/ov5640_vga/fifo_data/dcfifo_mixed_inst.v" "" { Text "D:/Competition/eLinx3.0/bin/ip/GUI/Temp/ov5640_vga/fifo_data/dcfifo_mixed_inst.v" 281 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1746868711146 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1746868711146 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "rd_data RD_DATA sdram_read.v(9) " "Verilog HDL Declaration information at sdram_read.v(9): object \"rd_data\" differs only in case from object \"RD_DATA\" in the same scope" {  } { { "ov5640_vga.srcs/sources_1/new/sdram_read.v" "" { Text "D:/ehiway/ov5640_vga.srcs/sources_1/new/sdram_read.v" 9 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1746868711152 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "rd_end RD_END sdram_read.v(13) " "Verilog HDL Declaration information at sdram_read.v(13): object \"rd_end\" differs only in case from object \"RD_END\" in the same scope" {  } { { "ov5640_vga.srcs/sources_1/new/sdram_read.v" "" { Text "D:/ehiway/ov5640_vga.srcs/sources_1/new/sdram_read.v" 13 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1746868711152 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ov5640_vga.srcs/sources_1/new/sdram_read.v 1 1 " "Found 1 design units, including 1 entities, in source file ov5640_vga.srcs/sources_1/new/sdram_read.v" { { "Info" "ISGN_ENTITY_NAME" "1 sdram_read " "Found entity 1: sdram_read" {  } { { "ov5640_vga.srcs/sources_1/new/sdram_read.v" "" { Text "D:/ehiway/ov5640_vga.srcs/sources_1/new/sdram_read.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1746868711153 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1746868711153 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ov5640_vga.srcs/sources_1/new/fifo_ctrl.v 1 1 " "Found 1 design units, including 1 entities, in source file ov5640_vga.srcs/sources_1/new/fifo_ctrl.v" { { "Info" "ISGN_ENTITY_NAME" "1 fifo_ctrl " "Found entity 1: fifo_ctrl" {  } { { "ov5640_vga.srcs/sources_1/new/fifo_ctrl.v" "" { Text "D:/ehiway/ov5640_vga.srcs/sources_1/new/fifo_ctrl.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1746868711156 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1746868711156 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ov5640_vga.srcs/sources_1/ip/fifo_data/fifo_data.v 1 1 " "Found 1 design units, including 1 entities, in source file ov5640_vga.srcs/sources_1/ip/fifo_data/fifo_data.v" { { "Info" "ISGN_ENTITY_NAME" "1 fifo_data " "Found entity 1: fifo_data" {  } { { "ov5640_vga.srcs/sources_1/ip/fifo_data/fifo_data.v" "" { Text "D:/ehiway/ov5640_vga.srcs/sources_1/ip/fifo_data/fifo_data.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1746868711159 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1746868711159 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ov5640_vga.srcs/sources_1/new/vga_ctrl.v 1 1 " "Found 1 design units, including 1 entities, in source file ov5640_vga.srcs/sources_1/new/vga_ctrl.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_ctrl " "Found entity 1: vga_ctrl" {  } { { "ov5640_vga.srcs/sources_1/new/vga_ctrl.v" "" { Text "D:/ehiway/ov5640_vga.srcs/sources_1/new/vga_ctrl.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1746868711162 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1746868711162 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ov5640_vga.srcs/sources_1/ip/clk_gen/clk_gen.v 1 1 " "Found 1 design units, including 1 entities, in source file ov5640_vga.srcs/sources_1/ip/clk_gen/clk_gen.v" { { "Info" "ISGN_ENTITY_NAME" "1 clk_gen " "Found entity 1: clk_gen" {  } { { "ov5640_vga.srcs/sources_1/ip/clk_gen/clk_gen.v" "" { Text "D:/ehiway/ov5640_vga.srcs/sources_1/ip/clk_gen/clk_gen.v" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1746868711166 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1746868711166 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "sdram_arbit.v(158) " "Verilog HDL warning at sdram_arbit.v(158): extended using \"x\" or \"z\"" {  } { { "ov5640_vga.srcs/sources_1/new/sdram_arbit.v" "" { Text "D:/ehiway/ov5640_vga.srcs/sources_1/new/sdram_arbit.v" 158 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1746868711170 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ov5640_vga.srcs/sources_1/new/sdram_arbit.v 1 1 " "Found 1 design units, including 1 entities, in source file ov5640_vga.srcs/sources_1/new/sdram_arbit.v" { { "Info" "ISGN_ENTITY_NAME" "1 sdram_arbit " "Found entity 1: sdram_arbit" {  } { { "ov5640_vga.srcs/sources_1/new/sdram_arbit.v" "" { Text "D:/ehiway/ov5640_vga.srcs/sources_1/new/sdram_arbit.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1746868711171 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1746868711171 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ov5640_vga.srcs/sources_1/new/sdram_ctrl.v 1 1 " "Found 1 design units, including 1 entities, in source file ov5640_vga.srcs/sources_1/new/sdram_ctrl.v" { { "Info" "ISGN_ENTITY_NAME" "1 sdram_ctrl " "Found entity 1: sdram_ctrl" {  } { { "ov5640_vga.srcs/sources_1/new/sdram_ctrl.v" "" { Text "D:/ehiway/ov5640_vga.srcs/sources_1/new/sdram_ctrl.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1746868711174 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1746868711174 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ov5640_vga.srcs/sources_1/new/ov5640_top.v 1 1 " "Found 1 design units, including 1 entities, in source file ov5640_vga.srcs/sources_1/new/ov5640_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 ov5640_top " "Found entity 1: ov5640_top" {  } { { "ov5640_vga.srcs/sources_1/new/ov5640_top.v" "" { Text "D:/ehiway/ov5640_vga.srcs/sources_1/new/ov5640_top.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1746868711179 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1746868711179 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ov5640_vga.srcs/sources_1/new/ov5640_vga_640x480.v 1 1 " "Found 1 design units, including 1 entities, in source file ov5640_vga.srcs/sources_1/new/ov5640_vga_640x480.v" { { "Info" "ISGN_ENTITY_NAME" "1 ov5640_vga_640x480 " "Found entity 1: ov5640_vga_640x480" {  } { { "ov5640_vga.srcs/sources_1/new/ov5640_vga_640x480.v" "" { Text "D:/ehiway/ov5640_vga.srcs/sources_1/new/ov5640_vga_640x480.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1746868711186 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1746868711186 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "init_end INIT_END sdram_init.v(12) " "Verilog HDL Declaration information at sdram_init.v(12): object \"init_end\" differs only in case from object \"INIT_END\" in the same scope" {  } { { "ov5640_vga.srcs/sources_1/new/sdram_init.v" "" { Text "D:/ehiway/ov5640_vga.srcs/sources_1/new/sdram_init.v" 12 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1746868711189 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ov5640_vga.srcs/sources_1/new/sdram_init.v 1 1 " "Found 1 design units, including 1 entities, in source file ov5640_vga.srcs/sources_1/new/sdram_init.v" { { "Info" "ISGN_ENTITY_NAME" "1 sdram_init " "Found entity 1: sdram_init" {  } { { "ov5640_vga.srcs/sources_1/new/sdram_init.v" "" { Text "D:/ehiway/ov5640_vga.srcs/sources_1/new/sdram_init.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1746868711190 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1746868711190 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "sdram_dqm sdram_top.v(58) " "Verilog HDL Implicit Net warning at sdram_top.v(58): created implicit net for \"sdram_dqm\"" {  } { { "ov5640_vga.srcs/sources_1/new/sdram_top.v" "" { Text "D:/ehiway/ov5640_vga.srcs/sources_1/new/sdram_top.v" 58 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1746868711190 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "i2c_ctrl i2c_ctrl.v(28) " "Verilog HDL Parameter Declaration warning at i2c_ctrl.v(28): Parameter Declaration in module \"i2c_ctrl\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "ov5640_vga.srcs/sources_1/new/i2c_ctrl.v" "" { Text "D:/ehiway/ov5640_vga.srcs/sources_1/new/i2c_ctrl.v" 28 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Quartus II" 0 -1 1746868711193 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "i2c_ctrl i2c_ctrl.v(30) " "Verilog HDL Parameter Declaration warning at i2c_ctrl.v(30): Parameter Declaration in module \"i2c_ctrl\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "ov5640_vga.srcs/sources_1/new/i2c_ctrl.v" "" { Text "D:/ehiway/ov5640_vga.srcs/sources_1/new/i2c_ctrl.v" 30 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Quartus II" 0 -1 1746868711193 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "i2c_ctrl i2c_ctrl.v(47) " "Verilog HDL Parameter Declaration warning at i2c_ctrl.v(47): Parameter Declaration in module \"i2c_ctrl\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "ov5640_vga.srcs/sources_1/new/i2c_ctrl.v" "" { Text "D:/ehiway/ov5640_vga.srcs/sources_1/new/i2c_ctrl.v" 47 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Quartus II" 0 -1 1746868711193 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "ov5640_vga_640x480 " "Elaborating entity \"ov5640_vga_640x480\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1746868711306 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clk_gen clk_gen:clk_gen_inst " "Elaborating entity \"clk_gen\" for hierarchy \"clk_gen:clk_gen_inst\"" {  } { { "ov5640_vga.srcs/sources_1/new/ov5640_vga_640x480.v" "clk_gen_inst" { Text "D:/ehiway/ov5640_vga.srcs/sources_1/new/ov5640_vga_640x480.v" 112 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1746868711311 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll clk_gen:clk_gen_inst\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"clk_gen:clk_gen_inst\|altpll:altpll_component\"" {  } { { "ov5640_vga.srcs/sources_1/ip/clk_gen/clk_gen.v" "altpll_component" { Text "D:/ehiway/ov5640_vga.srcs/sources_1/ip/clk_gen/clk_gen.v" 89 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1746868711355 ""}
{ "Warning" "WTDFX_UNREFERENCED_NODE" "configupdate " "Variable or input pin \"configupdate\" is defined but never used." {  } { { "altpll.tdf" "" { Text "d:/competition/elinx3.0/bin/passkey/libraries/megafunctions/altpll.tdf" 514 2 0 } } { "ov5640_vga.srcs/sources_1/ip/clk_gen/clk_gen.v" "" { Text "D:/ehiway/ov5640_vga.srcs/sources_1/ip/clk_gen/clk_gen.v" 89 0 0 } } { "ov5640_vga.srcs/sources_1/new/ov5640_vga_640x480.v" "" { Text "D:/ehiway/ov5640_vga.srcs/sources_1/new/ov5640_vga_640x480.v" 112 0 0 } }  } 0 287013 "Variable or input pin \"%1!s!\" is defined but never used." 0 0 "Quartus II" 0 -1 1746868711358 "|ov5640_vga_640x480|clk_gen:clk_gen_inst|altpll:altpll_component"}
{ "Info" "ISGN_ELABORATION_HEADER" "clk_gen:clk_gen_inst\|altpll:altpll_component " "Elaborated megafunction instantiation \"clk_gen:clk_gen_inst\|altpll:altpll_component\"" {  } { { "ov5640_vga.srcs/sources_1/ip/clk_gen/clk_gen.v" "" { Text "D:/ehiway/ov5640_vga.srcs/sources_1/ip/clk_gen/clk_gen.v" 89 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1746868711359 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "clk_gen:clk_gen_inst\|altpll:altpll_component " "Instantiated megafunction \"clk_gen:clk_gen_inst\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 12 " "Parameter \"clk0_divide_by\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1746868711359 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1746868711359 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 24 " "Parameter \"clk0_multiply_by\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1746868711359 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1746868711359 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_divide_by 12 " "Parameter \"clk1_divide_by\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1746868711359 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_duty_cycle 50 " "Parameter \"clk1_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1746868711359 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_multiply_by 24 " "Parameter \"clk1_multiply_by\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1746868711359 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_phase_shift 0 " "Parameter \"clk1_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1746868711359 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_divide_by 48 " "Parameter \"clk2_divide_by\" = \"48\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1746868711359 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_duty_cycle 50 " "Parameter \"clk2_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1746868711359 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_multiply_by 24 " "Parameter \"clk2_multiply_by\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1746868711359 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_phase_shift 0 " "Parameter \"clk2_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1746868711359 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk3_divide_by 50 " "Parameter \"clk3_divide_by\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1746868711359 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk3_duty_cycle 50 " "Parameter \"clk3_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1746868711359 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk3_multiply_by 24 " "Parameter \"clk3_multiply_by\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1746868711359 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk3_phase_shift 0 " "Parameter \"clk3_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1746868711359 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk5_divide_by 24 " "Parameter \"clk5_divide_by\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1746868711359 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk5_duty_cycle 50 " "Parameter \"clk5_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1746868711359 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk5_multiply_by 24 " "Parameter \"clk5_multiply_by\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1746868711359 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk5_phase_shift 0 " "Parameter \"clk5_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1746868711359 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1746868711359 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NO_COMPENSATION " "Parameter \"operation_mode\" = \"NO_COMPENSATION\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1746868711359 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1746868711359 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1746868711359 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_USED " "Parameter \"port_areset\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1746868711359 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_USED " "Parameter \"port_locked\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1746868711359 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "invalid_lock_multiplier 5 " "Parameter \"invalid_lock_multiplier\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1746868711359 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "valid_lock_multiplier 1 " "Parameter \"valid_lock_multiplier\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1746868711359 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1746868711359 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_USED " "Parameter \"port_clk1\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1746868711359 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_USED " "Parameter \"port_clk2\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1746868711359 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_USED " "Parameter \"port_clk3\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1746868711359 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1746868711359 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_USED " "Parameter \"port_clk5\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1746868711359 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1746868711359 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Stratix " "Parameter \"intended_device_family\" = \"Stratix\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1746868711359 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1746868711359 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type Enhanced " "Parameter \"pll_type\" = \"Enhanced\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1746868711359 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1746868711359 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1746868711359 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1746868711359 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1746868711359 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1746868711359 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1746868711359 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1746868711359 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1746868711359 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1746868711359 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1746868711359 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1746868711359 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1746868711359 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1746868711359 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1746868711359 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1746868711359 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1746868711359 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1746868711359 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1746868711359 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1746868711359 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1746868711359 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1746868711359 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1746868711359 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1746868711359 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1746868711359 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1746868711359 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1746868711359 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1746868711359 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1746868711359 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1746868711359 ""}  } { { "ov5640_vga.srcs/sources_1/ip/clk_gen/clk_gen.v" "" { Text "D:/ehiway/ov5640_vga.srcs/sources_1/ip/clk_gen/clk_gen.v" 89 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1746868711359 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ov5640_top ov5640_top:ov5640_top_inst " "Elaborating entity \"ov5640_top\" for hierarchy \"ov5640_top:ov5640_top_inst\"" {  } { { "ov5640_vga.srcs/sources_1/new/ov5640_vga_640x480.v" "ov5640_top_inst" { Text "D:/ehiway/ov5640_vga.srcs/sources_1/new/ov5640_vga_640x480.v" 128 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1746868711366 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "i2c_ctrl ov5640_top:ov5640_top_inst\|i2c_ctrl:i2c_ctrl_inst " "Elaborating entity \"i2c_ctrl\" for hierarchy \"ov5640_top:ov5640_top_inst\|i2c_ctrl:i2c_ctrl_inst\"" {  } { { "ov5640_vga.srcs/sources_1/new/ov5640_top.v" "i2c_ctrl_inst" { Text "D:/ehiway/ov5640_vga.srcs/sources_1/new/ov5640_top.v" 62 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1746868711372 ""}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "i2c_ctrl.v(213) " "Verilog HDL Case Statement information at i2c_ctrl.v(213): all case item expressions in this case statement are onehot" {  } { { "ov5640_vga.srcs/sources_1/new/i2c_ctrl.v" "" { Text "D:/ehiway/ov5640_vga.srcs/sources_1/new/i2c_ctrl.v" 213 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Quartus II" 0 -1 1746868711373 "|ov5640_vga_640x480|ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "ack i2c_ctrl.v(213) " "Verilog HDL Always Construct warning at i2c_ctrl.v(213): inferring latch(es) for variable \"ack\", which holds its previous value in one or more paths through the always construct" {  } { { "ov5640_vga.srcs/sources_1/new/i2c_ctrl.v" "" { Text "D:/ehiway/ov5640_vga.srcs/sources_1/new/i2c_ctrl.v" 213 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1746868711373 "|ov5640_vga_640x480|ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst"}
{ "Warning" "WVRFX_L2_HDL_INDEX_EXPR_NOT_WIDE_ENOUGH" "i2c_ctrl.v(274) " "Verilog HDL or VHDL warning at the i2c_ctrl.v(274): index expression is not wide enough to address all of the elements in the array" {  } { { "ov5640_vga.srcs/sources_1/new/i2c_ctrl.v" "" { Text "D:/ehiway/ov5640_vga.srcs/sources_1/new/i2c_ctrl.v" 274 0 0 } }  } 0 10027 "Verilog HDL or VHDL warning at the %1!s!: index expression is not wide enough to address all of the elements in the array" 0 0 "Quartus II" 0 -1 1746868711373 "|ov5640_vga_640x480|ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "i2c_sda_reg i2c_ctrl.v(251) " "Verilog HDL Always Construct warning at i2c_ctrl.v(251): inferring latch(es) for variable \"i2c_sda_reg\", which holds its previous value in one or more paths through the always construct" {  } { { "ov5640_vga.srcs/sources_1/new/i2c_ctrl.v" "" { Text "D:/ehiway/ov5640_vga.srcs/sources_1/new/i2c_ctrl.v" 251 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1746868711373 "|ov5640_vga_640x480|ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "rd_data_reg i2c_ctrl.v(251) " "Verilog HDL Always Construct warning at i2c_ctrl.v(251): inferring latch(es) for variable \"rd_data_reg\", which holds its previous value in one or more paths through the always construct" {  } { { "ov5640_vga.srcs/sources_1/new/i2c_ctrl.v" "" { Text "D:/ehiway/ov5640_vga.srcs/sources_1/new/i2c_ctrl.v" 251 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1746868711373 "|ov5640_vga_640x480|ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rd_data_reg\[0\] i2c_ctrl.v(251) " "Inferred latch for \"rd_data_reg\[0\]\" at i2c_ctrl.v(251)" {  } { { "ov5640_vga.srcs/sources_1/new/i2c_ctrl.v" "" { Text "D:/ehiway/ov5640_vga.srcs/sources_1/new/i2c_ctrl.v" 251 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1746868711373 "|ov5640_vga_640x480|ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rd_data_reg\[1\] i2c_ctrl.v(251) " "Inferred latch for \"rd_data_reg\[1\]\" at i2c_ctrl.v(251)" {  } { { "ov5640_vga.srcs/sources_1/new/i2c_ctrl.v" "" { Text "D:/ehiway/ov5640_vga.srcs/sources_1/new/i2c_ctrl.v" 251 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1746868711373 "|ov5640_vga_640x480|ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rd_data_reg\[2\] i2c_ctrl.v(251) " "Inferred latch for \"rd_data_reg\[2\]\" at i2c_ctrl.v(251)" {  } { { "ov5640_vga.srcs/sources_1/new/i2c_ctrl.v" "" { Text "D:/ehiway/ov5640_vga.srcs/sources_1/new/i2c_ctrl.v" 251 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1746868711373 "|ov5640_vga_640x480|ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rd_data_reg\[3\] i2c_ctrl.v(251) " "Inferred latch for \"rd_data_reg\[3\]\" at i2c_ctrl.v(251)" {  } { { "ov5640_vga.srcs/sources_1/new/i2c_ctrl.v" "" { Text "D:/ehiway/ov5640_vga.srcs/sources_1/new/i2c_ctrl.v" 251 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1746868711373 "|ov5640_vga_640x480|ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rd_data_reg\[4\] i2c_ctrl.v(251) " "Inferred latch for \"rd_data_reg\[4\]\" at i2c_ctrl.v(251)" {  } { { "ov5640_vga.srcs/sources_1/new/i2c_ctrl.v" "" { Text "D:/ehiway/ov5640_vga.srcs/sources_1/new/i2c_ctrl.v" 251 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1746868711373 "|ov5640_vga_640x480|ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rd_data_reg\[5\] i2c_ctrl.v(251) " "Inferred latch for \"rd_data_reg\[5\]\" at i2c_ctrl.v(251)" {  } { { "ov5640_vga.srcs/sources_1/new/i2c_ctrl.v" "" { Text "D:/ehiway/ov5640_vga.srcs/sources_1/new/i2c_ctrl.v" 251 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1746868711373 "|ov5640_vga_640x480|ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rd_data_reg\[6\] i2c_ctrl.v(251) " "Inferred latch for \"rd_data_reg\[6\]\" at i2c_ctrl.v(251)" {  } { { "ov5640_vga.srcs/sources_1/new/i2c_ctrl.v" "" { Text "D:/ehiway/ov5640_vga.srcs/sources_1/new/i2c_ctrl.v" 251 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1746868711373 "|ov5640_vga_640x480|ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rd_data_reg\[7\] i2c_ctrl.v(251) " "Inferred latch for \"rd_data_reg\[7\]\" at i2c_ctrl.v(251)" {  } { { "ov5640_vga.srcs/sources_1/new/i2c_ctrl.v" "" { Text "D:/ehiway/ov5640_vga.srcs/sources_1/new/i2c_ctrl.v" 251 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1746868711373 "|ov5640_vga_640x480|ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "i2c_sda_reg i2c_ctrl.v(251) " "Inferred latch for \"i2c_sda_reg\" at i2c_ctrl.v(251)" {  } { { "ov5640_vga.srcs/sources_1/new/i2c_ctrl.v" "" { Text "D:/ehiway/ov5640_vga.srcs/sources_1/new/i2c_ctrl.v" 251 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1746868711374 "|ov5640_vga_640x480|ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ack i2c_ctrl.v(213) " "Inferred latch for \"ack\" at i2c_ctrl.v(213)" {  } { { "ov5640_vga.srcs/sources_1/new/i2c_ctrl.v" "" { Text "D:/ehiway/ov5640_vga.srcs/sources_1/new/i2c_ctrl.v" 213 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1746868711374 "|ov5640_vga_640x480|ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ov5640_cfg ov5640_top:ov5640_top_inst\|ov5640_cfg:ov5640_cfg_inst " "Elaborating entity \"ov5640_cfg\" for hierarchy \"ov5640_top:ov5640_top_inst\|ov5640_cfg:ov5640_cfg_inst\"" {  } { { "ov5640_vga.srcs/sources_1/new/ov5640_top.v" "ov5640_cfg_inst" { Text "D:/ehiway/ov5640_vga.srcs/sources_1/new/ov5640_top.v" 74 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1746868711378 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ov5640_data ov5640_top:ov5640_top_inst\|ov5640_data:ov5640_data_inst " "Elaborating entity \"ov5640_data\" for hierarchy \"ov5640_top:ov5640_top_inst\|ov5640_data:ov5640_data_inst\"" {  } { { "ov5640_vga.srcs/sources_1/new/ov5640_top.v" "ov5640_data_inst" { Text "D:/ehiway/ov5640_vga.srcs/sources_1/new/ov5640_top.v" 88 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1746868711383 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sdram_top sdram_top:sdram_top_inst " "Elaborating entity \"sdram_top\" for hierarchy \"sdram_top:sdram_top_inst\"" {  } { { "ov5640_vga.srcs/sources_1/new/ov5640_vga_640x480.v" "sdram_top_inst" { Text "D:/ehiway/ov5640_vga.srcs/sources_1/new/ov5640_vga_640x480.v" 165 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1746868711389 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "sdram_dqm sdram_top.v(58) " "Verilog HDL or VHDL warning at sdram_top.v(58): object \"sdram_dqm\" assigned a value but never read" {  } { { "ov5640_vga.srcs/sources_1/new/sdram_top.v" "" { Text "D:/ehiway/ov5640_vga.srcs/sources_1/new/sdram_top.v" 58 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1746868711391 "|ov5640_vga_640x480|sdram_top:sdram_top_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "2 1 sdram_top.v(58) " "Verilog HDL assignment warning at sdram_top.v(58): truncated value with size 2 to match size of target (1)" {  } { { "ov5640_vga.srcs/sources_1/new/sdram_top.v" "" { Text "D:/ehiway/ov5640_vga.srcs/sources_1/new/sdram_top.v" 58 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1746868711391 "|ov5640_vga_640x480|sdram_top:sdram_top_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fifo_ctrl sdram_top:sdram_top_inst\|fifo_ctrl:fifo_ctrl_inst " "Elaborating entity \"fifo_ctrl\" for hierarchy \"sdram_top:sdram_top_inst\|fifo_ctrl:fifo_ctrl_inst\"" {  } { { "ov5640_vga.srcs/sources_1/new/sdram_top.v" "fifo_ctrl_inst" { Text "D:/ehiway/ov5640_vga.srcs/sources_1/new/sdram_top.v" 102 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1746868711395 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fifo_data sdram_top:sdram_top_inst\|fifo_ctrl:fifo_ctrl_inst\|fifo_data:wr_fifo_data " "Elaborating entity \"fifo_data\" for hierarchy \"sdram_top:sdram_top_inst\|fifo_ctrl:fifo_ctrl_inst\|fifo_data:wr_fifo_data\"" {  } { { "ov5640_vga.srcs/sources_1/new/fifo_ctrl.v" "wr_fifo_data" { Text "D:/ehiway/ov5640_vga.srcs/sources_1/new/fifo_ctrl.v" 204 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1746868711399 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo sdram_top:sdram_top_inst\|fifo_ctrl:fifo_ctrl_inst\|fifo_data:wr_fifo_data\|dcfifo:dcfifo " "Elaborating entity \"dcfifo\" for hierarchy \"sdram_top:sdram_top_inst\|fifo_ctrl:fifo_ctrl_inst\|fifo_data:wr_fifo_data\|dcfifo:dcfifo\"" {  } { { "ov5640_vga.srcs/sources_1/ip/fifo_data/fifo_data.v" "dcfifo" { Text "D:/ehiway/ov5640_vga.srcs/sources_1/ip/fifo_data/fifo_data.v" 40 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1746868711477 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "sdram_top:sdram_top_inst\|fifo_ctrl:fifo_ctrl_inst\|fifo_data:wr_fifo_data\|dcfifo:dcfifo " "Elaborated megafunction instantiation \"sdram_top:sdram_top_inst\|fifo_ctrl:fifo_ctrl_inst\|fifo_data:wr_fifo_data\|dcfifo:dcfifo\"" {  } { { "ov5640_vga.srcs/sources_1/ip/fifo_data/fifo_data.v" "" { Text "D:/ehiway/ov5640_vga.srcs/sources_1/ip/fifo_data/fifo_data.v" 40 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1746868711479 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "sdram_top:sdram_top_inst\|fifo_ctrl:fifo_ctrl_inst\|fifo_data:wr_fifo_data\|dcfifo:dcfifo " "Instantiated megafunction \"sdram_top:sdram_top_inst\|fifo_ctrl:fifo_ctrl_inst\|fifo_data:wr_fifo_data\|dcfifo:dcfifo\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "add_ram_output_register ON " "Parameter \"add_ram_output_register\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1746868711479 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clocks_are_synchronized FALSE " "Parameter \"clocks_are_synchronized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1746868711479 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Stratix " "Parameter \"intended_device_family\" = \"Stratix\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1746868711479 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint RAM_BLOCK_TYPE=M4K " "Parameter \"lpm_hint\" = \"RAM_BLOCK_TYPE=M4K\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1746868711479 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 1024 " "Parameter \"lpm_numwords\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1746868711479 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1746868711479 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type dcfifo " "Parameter \"lpm_type\" = \"dcfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1746868711479 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 16 " "Parameter \"lpm_width\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1746868711479 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 10 " "Parameter \"lpm_widthu\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1746868711479 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking ON " "Parameter \"overflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1746868711479 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking ON " "Parameter \"underflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1746868711479 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1746868711479 ""}  } { { "ov5640_vga.srcs/sources_1/ip/fifo_data/fifo_data.v" "" { Text "D:/ehiway/ov5640_vga.srcs/sources_1/ip/fifo_data/fifo_data.v" 40 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1746868711479 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dcfifo_3fm1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dcfifo_3fm1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dcfifo_3fm1 " "Found entity 1: dcfifo_3fm1" {  } { { "db/dcfifo_3fm1.tdf" "" { Text "D:/ehiway/db/dcfifo_3fm1.tdf" 47 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1746868711524 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1746868711524 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo_3fm1 sdram_top:sdram_top_inst\|fifo_ctrl:fifo_ctrl_inst\|fifo_data:wr_fifo_data\|dcfifo:dcfifo\|dcfifo_3fm1:auto_generated " "Elaborating entity \"dcfifo_3fm1\" for hierarchy \"sdram_top:sdram_top_inst\|fifo_ctrl:fifo_ctrl_inst\|fifo_data:wr_fifo_data\|dcfifo:dcfifo\|dcfifo_3fm1:auto_generated\"" {  } { { "dcfifo.tdf" "auto_generated" { Text "d:/competition/elinx3.0/bin/passkey/libraries/megafunctions/dcfifo.tdf" 188 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1746868711527 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_gray2bin_v6b.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_gray2bin_v6b.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_gray2bin_v6b " "Found entity 1: a_gray2bin_v6b" {  } { { "db/a_gray2bin_v6b.tdf" "" { Text "D:/ehiway/db/a_gray2bin_v6b.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1746868711544 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1746868711544 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_gray2bin_v6b sdram_top:sdram_top_inst\|fifo_ctrl:fifo_ctrl_inst\|fifo_data:wr_fifo_data\|dcfifo:dcfifo\|dcfifo_3fm1:auto_generated\|a_gray2bin_v6b:read_side_gray_converter " "Elaborating entity \"a_gray2bin_v6b\" for hierarchy \"sdram_top:sdram_top_inst\|fifo_ctrl:fifo_ctrl_inst\|fifo_data:wr_fifo_data\|dcfifo:dcfifo\|dcfifo_3fm1:auto_generated\|a_gray2bin_v6b:read_side_gray_converter\"" {  } { { "db/dcfifo_3fm1.tdf" "read_side_gray_converter" { Text "D:/ehiway/db/dcfifo_3fm1.tdf" 64 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1746868711548 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_t26.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_graycounter_t26.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_t26 " "Found entity 1: a_graycounter_t26" {  } { { "db/a_graycounter_t26.tdf" "" { Text "D:/ehiway/db/a_graycounter_t26.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1746868711595 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1746868711595 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_t26 sdram_top:sdram_top_inst\|fifo_ctrl:fifo_ctrl_inst\|fifo_data:wr_fifo_data\|dcfifo:dcfifo\|dcfifo_3fm1:auto_generated\|a_graycounter_t26:rdptr_g " "Elaborating entity \"a_graycounter_t26\" for hierarchy \"sdram_top:sdram_top_inst\|fifo_ctrl:fifo_ctrl_inst\|fifo_data:wr_fifo_data\|dcfifo:dcfifo\|dcfifo_3fm1:auto_generated\|a_graycounter_t26:rdptr_g\"" {  } { { "db/dcfifo_3fm1.tdf" "rdptr_g" { Text "D:/ehiway/db/dcfifo_3fm1.tdf" 66 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1746868711600 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_u26.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_graycounter_u26.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_u26 " "Found entity 1: a_graycounter_u26" {  } { { "db/a_graycounter_u26.tdf" "" { Text "D:/ehiway/db/a_graycounter_u26.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1746868711642 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1746868711642 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_u26 sdram_top:sdram_top_inst\|fifo_ctrl:fifo_ctrl_inst\|fifo_data:wr_fifo_data\|dcfifo:dcfifo\|dcfifo_3fm1:auto_generated\|a_graycounter_u26:read_counter_for_write " "Elaborating entity \"a_graycounter_u26\" for hierarchy \"sdram_top:sdram_top_inst\|fifo_ctrl:fifo_ctrl_inst\|fifo_data:wr_fifo_data\|dcfifo:dcfifo\|dcfifo_3fm1:auto_generated\|a_graycounter_u26:read_counter_for_write\"" {  } { { "db/dcfifo_3fm1.tdf" "read_counter_for_write" { Text "D:/ehiway/db/dcfifo_3fm1.tdf" 67 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1746868711646 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_s861.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_s861.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_s861 " "Found entity 1: altsyncram_s861" {  } { { "db/altsyncram_s861.tdf" "" { Text "D:/ehiway/db/altsyncram_s861.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1746868711699 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1746868711699 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_s861 sdram_top:sdram_top_inst\|fifo_ctrl:fifo_ctrl_inst\|fifo_data:wr_fifo_data\|dcfifo:dcfifo\|dcfifo_3fm1:auto_generated\|altsyncram_s861:fifo_ram " "Elaborating entity \"altsyncram_s861\" for hierarchy \"sdram_top:sdram_top_inst\|fifo_ctrl:fifo_ctrl_inst\|fifo_data:wr_fifo_data\|dcfifo:dcfifo\|dcfifo_3fm1:auto_generated\|altsyncram_s861:fifo_ram\"" {  } { { "db/dcfifo_3fm1.tdf" "fifo_ram" { Text "D:/ehiway/db/dcfifo_3fm1.tdf" 69 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1746868711702 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_0e8.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_0e8.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_0e8 " "Found entity 1: alt_synch_pipe_0e8" {  } { { "db/alt_synch_pipe_0e8.tdf" "" { Text "D:/ehiway/db/alt_synch_pipe_0e8.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1746868711717 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1746868711717 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_0e8 sdram_top:sdram_top_inst\|fifo_ctrl:fifo_ctrl_inst\|fifo_data:wr_fifo_data\|dcfifo:dcfifo\|dcfifo_3fm1:auto_generated\|alt_synch_pipe_0e8:read_sync_registers " "Elaborating entity \"alt_synch_pipe_0e8\" for hierarchy \"sdram_top:sdram_top_inst\|fifo_ctrl:fifo_ctrl_inst\|fifo_data:wr_fifo_data\|dcfifo:dcfifo\|dcfifo_3fm1:auto_generated\|alt_synch_pipe_0e8:read_sync_registers\"" {  } { { "db/dcfifo_3fm1.tdf" "read_sync_registers" { Text "D:/ehiway/db/dcfifo_3fm1.tdf" 82 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1746868711720 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_qe9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_qe9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_qe9 " "Found entity 1: dffpipe_qe9" {  } { { "db/dffpipe_qe9.tdf" "" { Text "D:/ehiway/db/dffpipe_qe9.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1746868711736 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1746868711736 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_qe9 sdram_top:sdram_top_inst\|fifo_ctrl:fifo_ctrl_inst\|fifo_data:wr_fifo_data\|dcfifo:dcfifo\|dcfifo_3fm1:auto_generated\|alt_synch_pipe_0e8:read_sync_registers\|dffpipe_qe9:dffpipe18 " "Elaborating entity \"dffpipe_qe9\" for hierarchy \"sdram_top:sdram_top_inst\|fifo_ctrl:fifo_ctrl_inst\|fifo_data:wr_fifo_data\|dcfifo:dcfifo\|dcfifo_3fm1:auto_generated\|alt_synch_pipe_0e8:read_sync_registers\|dffpipe_qe9:dffpipe18\"" {  } { { "db/alt_synch_pipe_0e8.tdf" "dffpipe18" { Text "D:/ehiway/db/alt_synch_pipe_0e8.tdf" 34 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1746868711739 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_1e8.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_1e8.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_1e8 " "Found entity 1: alt_synch_pipe_1e8" {  } { { "db/alt_synch_pipe_1e8.tdf" "" { Text "D:/ehiway/db/alt_synch_pipe_1e8.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1746868711755 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1746868711755 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_1e8 sdram_top:sdram_top_inst\|fifo_ctrl:fifo_ctrl_inst\|fifo_data:wr_fifo_data\|dcfifo:dcfifo\|dcfifo_3fm1:auto_generated\|alt_synch_pipe_1e8:write_sync_registers " "Elaborating entity \"alt_synch_pipe_1e8\" for hierarchy \"sdram_top:sdram_top_inst\|fifo_ctrl:fifo_ctrl_inst\|fifo_data:wr_fifo_data\|dcfifo:dcfifo\|dcfifo_3fm1:auto_generated\|alt_synch_pipe_1e8:write_sync_registers\"" {  } { { "db/dcfifo_3fm1.tdf" "write_sync_registers" { Text "D:/ehiway/db/dcfifo_3fm1.tdf" 83 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1746868711759 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_re9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_re9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_re9 " "Found entity 1: dffpipe_re9" {  } { { "db/dffpipe_re9.tdf" "" { Text "D:/ehiway/db/dffpipe_re9.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1746868711774 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1746868711774 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_re9 sdram_top:sdram_top_inst\|fifo_ctrl:fifo_ctrl_inst\|fifo_data:wr_fifo_data\|dcfifo:dcfifo\|dcfifo_3fm1:auto_generated\|alt_synch_pipe_1e8:write_sync_registers\|dffpipe_re9:dffpipe22 " "Elaborating entity \"dffpipe_re9\" for hierarchy \"sdram_top:sdram_top_inst\|fifo_ctrl:fifo_ctrl_inst\|fifo_data:wr_fifo_data\|dcfifo:dcfifo\|dcfifo_3fm1:auto_generated\|alt_synch_pipe_1e8:write_sync_registers\|dffpipe_re9:dffpipe22\"" {  } { { "db/alt_synch_pipe_1e8.tdf" "dffpipe22" { Text "D:/ehiway/db/alt_synch_pipe_1e8.tdf" 34 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1746868711777 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_l0c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_l0c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_l0c " "Found entity 1: add_sub_l0c" {  } { { "db/add_sub_l0c.tdf" "" { Text "D:/ehiway/db/add_sub_l0c.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1746868711822 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1746868711822 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_l0c sdram_top:sdram_top_inst\|fifo_ctrl:fifo_ctrl_inst\|fifo_data:wr_fifo_data\|dcfifo:dcfifo\|dcfifo_3fm1:auto_generated\|add_sub_l0c:rdusedw_subtractor " "Elaborating entity \"add_sub_l0c\" for hierarchy \"sdram_top:sdram_top_inst\|fifo_ctrl:fifo_ctrl_inst\|fifo_data:wr_fifo_data\|dcfifo:dcfifo\|dcfifo_3fm1:auto_generated\|add_sub_l0c:rdusedw_subtractor\"" {  } { { "db/dcfifo_3fm1.tdf" "rdusedw_subtractor" { Text "D:/ehiway/db/dcfifo_3fm1.tdf" 84 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1746868711827 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_ls5.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_ls5.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_ls5 " "Found entity 1: cmpr_ls5" {  } { { "db/cmpr_ls5.tdf" "" { Text "D:/ehiway/db/cmpr_ls5.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1746868711875 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1746868711875 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_ls5 sdram_top:sdram_top_inst\|fifo_ctrl:fifo_ctrl_inst\|fifo_data:wr_fifo_data\|dcfifo:dcfifo\|dcfifo_3fm1:auto_generated\|cmpr_ls5:address_comparer " "Elaborating entity \"cmpr_ls5\" for hierarchy \"sdram_top:sdram_top_inst\|fifo_ctrl:fifo_ctrl_inst\|fifo_data:wr_fifo_data\|dcfifo:dcfifo\|dcfifo_3fm1:auto_generated\|cmpr_ls5:address_comparer\"" {  } { { "db/dcfifo_3fm1.tdf" "address_comparer" { Text "D:/ehiway/db/dcfifo_3fm1.tdf" 86 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1746868711878 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_si8.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_si8.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_si8 " "Found entity 1: cmpr_si8" {  } { { "db/cmpr_si8.tdf" "" { Text "D:/ehiway/db/cmpr_si8.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1746868711922 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1746868711922 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_si8 sdram_top:sdram_top_inst\|fifo_ctrl:fifo_ctrl_inst\|fifo_data:wr_fifo_data\|dcfifo:dcfifo\|dcfifo_3fm1:auto_generated\|cmpr_si8:wrempty_comparison " "Elaborating entity \"cmpr_si8\" for hierarchy \"sdram_top:sdram_top_inst\|fifo_ctrl:fifo_ctrl_inst\|fifo_data:wr_fifo_data\|dcfifo:dcfifo\|dcfifo_3fm1:auto_generated\|cmpr_si8:wrempty_comparison\"" {  } { { "db/dcfifo_3fm1.tdf" "wrempty_comparison" { Text "D:/ehiway/db/dcfifo_3fm1.tdf" 92 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1746868711925 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_bva.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_bva.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_bva " "Found entity 1: cntr_bva" {  } { { "db/cntr_bva.tdf" "" { Text "D:/ehiway/db/cntr_bva.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1746868711967 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1746868711967 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_bva sdram_top:sdram_top_inst\|fifo_ctrl:fifo_ctrl_inst\|fifo_data:wr_fifo_data\|dcfifo:dcfifo\|dcfifo_3fm1:auto_generated\|cntr_bva:rdptr_b " "Elaborating entity \"cntr_bva\" for hierarchy \"sdram_top:sdram_top_inst\|fifo_ctrl:fifo_ctrl_inst\|fifo_data:wr_fifo_data\|dcfifo:dcfifo\|dcfifo_3fm1:auto_generated\|cntr_bva:rdptr_b\"" {  } { { "db/dcfifo_3fm1.tdf" "rdptr_b" { Text "D:/ehiway/db/dcfifo_3fm1.tdf" 98 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1746868711973 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo sdram_top:sdram_top_inst\|fifo_ctrl:fifo_ctrl_inst\|fifo_data:wr_fifo_data\|dcfifo:dcfifo\|dcfifo_3fm1:auto_generated\|scfifo:output_channel " "Elaborating entity \"scfifo\" for hierarchy \"sdram_top:sdram_top_inst\|fifo_ctrl:fifo_ctrl_inst\|fifo_data:wr_fifo_data\|dcfifo:dcfifo\|dcfifo_3fm1:auto_generated\|scfifo:output_channel\"" {  } { { "db/dcfifo_3fm1.tdf" "output_channel" { Text "D:/ehiway/db/dcfifo_3fm1.tdf" 100 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1746868712033 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "sdram_top:sdram_top_inst\|fifo_ctrl:fifo_ctrl_inst\|fifo_data:wr_fifo_data\|dcfifo:dcfifo\|dcfifo_3fm1:auto_generated\|scfifo:output_channel " "Elaborated megafunction instantiation \"sdram_top:sdram_top_inst\|fifo_ctrl:fifo_ctrl_inst\|fifo_data:wr_fifo_data\|dcfifo:dcfifo\|dcfifo_3fm1:auto_generated\|scfifo:output_channel\"" {  } { { "db/dcfifo_3fm1.tdf" "" { Text "D:/ehiway/db/dcfifo_3fm1.tdf" 100 2 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1746868712034 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "sdram_top:sdram_top_inst\|fifo_ctrl:fifo_ctrl_inst\|fifo_data:wr_fifo_data\|dcfifo:dcfifo\|dcfifo_3fm1:auto_generated\|scfifo:output_channel " "Instantiated megafunction \"sdram_top:sdram_top_inst\|fifo_ctrl:fifo_ctrl_inst\|fifo_data:wr_fifo_data\|dcfifo:dcfifo\|dcfifo_3fm1:auto_generated\|scfifo:output_channel\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADD_RAM_OUTPUT_REGISTER ON " "Parameter \"ADD_RAM_OUTPUT_REGISTER\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1746868712034 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NUMWORDS 3 " "Parameter \"LPM_NUMWORDS\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1746868712034 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SHOWAHEAD OFF " "Parameter \"LPM_SHOWAHEAD\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1746868712034 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 16 " "Parameter \"LPM_WIDTH\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1746868712034 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHU 2 " "Parameter \"LPM_WIDTHU\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1746868712034 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OVERFLOW_CHECKING ON " "Parameter \"OVERFLOW_CHECKING\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1746868712034 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "UNDERFLOW_CHECKING ON " "Parameter \"UNDERFLOW_CHECKING\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1746868712034 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "USE_EAB OFF " "Parameter \"USE_EAB\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1746868712034 ""}  } { { "db/dcfifo_3fm1.tdf" "" { Text "D:/ehiway/db/dcfifo_3fm1.tdf" 100 2 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1746868712034 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_fffifo sdram_top:sdram_top_inst\|fifo_ctrl:fifo_ctrl_inst\|fifo_data:wr_fifo_data\|dcfifo:dcfifo\|dcfifo_3fm1:auto_generated\|scfifo:output_channel\|a_fffifo:subfifo " "Elaborating entity \"a_fffifo\" for hierarchy \"sdram_top:sdram_top_inst\|fifo_ctrl:fifo_ctrl_inst\|fifo_data:wr_fifo_data\|dcfifo:dcfifo\|dcfifo_3fm1:auto_generated\|scfifo:output_channel\|a_fffifo:subfifo\"" {  } { { "scfifo.tdf" "subfifo" { Text "d:/competition/elinx3.0/bin/passkey/libraries/megafunctions/scfifo.tdf" 275 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1746868712063 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "sdram_top:sdram_top_inst\|fifo_ctrl:fifo_ctrl_inst\|fifo_data:wr_fifo_data\|dcfifo:dcfifo\|dcfifo_3fm1:auto_generated\|scfifo:output_channel\|a_fffifo:subfifo sdram_top:sdram_top_inst\|fifo_ctrl:fifo_ctrl_inst\|fifo_data:wr_fifo_data\|dcfifo:dcfifo\|dcfifo_3fm1:auto_generated\|scfifo:output_channel " "Elaborated megafunction instantiation \"sdram_top:sdram_top_inst\|fifo_ctrl:fifo_ctrl_inst\|fifo_data:wr_fifo_data\|dcfifo:dcfifo\|dcfifo_3fm1:auto_generated\|scfifo:output_channel\|a_fffifo:subfifo\", which is child of megafunction instantiation \"sdram_top:sdram_top_inst\|fifo_ctrl:fifo_ctrl_inst\|fifo_data:wr_fifo_data\|dcfifo:dcfifo\|dcfifo_3fm1:auto_generated\|scfifo:output_channel\"" {  } { { "scfifo.tdf" "" { Text "d:/competition/elinx3.0/bin/passkey/libraries/megafunctions/scfifo.tdf" 275 4 0 } } { "db/dcfifo_3fm1.tdf" "" { Text "D:/ehiway/db/dcfifo_3fm1.tdf" 100 2 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1746868712065 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_ff sdram_top:sdram_top_inst\|fifo_ctrl:fifo_ctrl_inst\|fifo_data:wr_fifo_data\|dcfifo:dcfifo\|dcfifo_3fm1:auto_generated\|scfifo:output_channel\|a_fffifo:subfifo\|lpm_ff:data_node\[0\]\[1\] " "Elaborating entity \"lpm_ff\" for hierarchy \"sdram_top:sdram_top_inst\|fifo_ctrl:fifo_ctrl_inst\|fifo_data:wr_fifo_data\|dcfifo:dcfifo\|dcfifo_3fm1:auto_generated\|scfifo:output_channel\|a_fffifo:subfifo\|lpm_ff:data_node\[0\]\[1\]\"" {  } { { "a_fffifo.tdf" "data_node\[0\]\[1\]" { Text "d:/competition/elinx3.0/bin/passkey/libraries/megafunctions/a_fffifo.tdf" 94 13 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1746868712087 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "sdram_top:sdram_top_inst\|fifo_ctrl:fifo_ctrl_inst\|fifo_data:wr_fifo_data\|dcfifo:dcfifo\|dcfifo_3fm1:auto_generated\|scfifo:output_channel\|a_fffifo:subfifo\|lpm_ff:data_node\[0\]\[1\] sdram_top:sdram_top_inst\|fifo_ctrl:fifo_ctrl_inst\|fifo_data:wr_fifo_data\|dcfifo:dcfifo\|dcfifo_3fm1:auto_generated\|scfifo:output_channel " "Elaborated megafunction instantiation \"sdram_top:sdram_top_inst\|fifo_ctrl:fifo_ctrl_inst\|fifo_data:wr_fifo_data\|dcfifo:dcfifo\|dcfifo_3fm1:auto_generated\|scfifo:output_channel\|a_fffifo:subfifo\|lpm_ff:data_node\[0\]\[1\]\", which is child of megafunction instantiation \"sdram_top:sdram_top_inst\|fifo_ctrl:fifo_ctrl_inst\|fifo_data:wr_fifo_data\|dcfifo:dcfifo\|dcfifo_3fm1:auto_generated\|scfifo:output_channel\"" {  } { { "a_fffifo.tdf" "" { Text "d:/competition/elinx3.0/bin/passkey/libraries/megafunctions/a_fffifo.tdf" 94 13 0 } } { "db/dcfifo_3fm1.tdf" "" { Text "D:/ehiway/db/dcfifo_3fm1.tdf" 100 2 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1746868712089 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mux sdram_top:sdram_top_inst\|fifo_ctrl:fifo_ctrl_inst\|fifo_data:wr_fifo_data\|dcfifo:dcfifo\|dcfifo_3fm1:auto_generated\|scfifo:output_channel\|a_fffifo:subfifo\|lpm_mux:row_data_out_mux\[0\] " "Elaborating entity \"lpm_mux\" for hierarchy \"sdram_top:sdram_top_inst\|fifo_ctrl:fifo_ctrl_inst\|fifo_data:wr_fifo_data\|dcfifo:dcfifo\|dcfifo_3fm1:auto_generated\|scfifo:output_channel\|a_fffifo:subfifo\|lpm_mux:row_data_out_mux\[0\]\"" {  } { { "a_fffifo.tdf" "row_data_out_mux\[0\]" { Text "d:/competition/elinx3.0/bin/passkey/libraries/megafunctions/a_fffifo.tdf" 95 19 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1746868712120 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "sdram_top:sdram_top_inst\|fifo_ctrl:fifo_ctrl_inst\|fifo_data:wr_fifo_data\|dcfifo:dcfifo\|dcfifo_3fm1:auto_generated\|scfifo:output_channel\|a_fffifo:subfifo\|lpm_mux:row_data_out_mux\[0\] sdram_top:sdram_top_inst\|fifo_ctrl:fifo_ctrl_inst\|fifo_data:wr_fifo_data\|dcfifo:dcfifo\|dcfifo_3fm1:auto_generated\|scfifo:output_channel " "Elaborated megafunction instantiation \"sdram_top:sdram_top_inst\|fifo_ctrl:fifo_ctrl_inst\|fifo_data:wr_fifo_data\|dcfifo:dcfifo\|dcfifo_3fm1:auto_generated\|scfifo:output_channel\|a_fffifo:subfifo\|lpm_mux:row_data_out_mux\[0\]\", which is child of megafunction instantiation \"sdram_top:sdram_top_inst\|fifo_ctrl:fifo_ctrl_inst\|fifo_data:wr_fifo_data\|dcfifo:dcfifo\|dcfifo_3fm1:auto_generated\|scfifo:output_channel\"" {  } { { "a_fffifo.tdf" "" { Text "d:/competition/elinx3.0/bin/passkey/libraries/megafunctions/a_fffifo.tdf" 95 19 0 } } { "db/dcfifo_3fm1.tdf" "" { Text "D:/ehiway/db/dcfifo_3fm1.tdf" 100 2 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1746868712121 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_rhc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_rhc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_rhc " "Found entity 1: mux_rhc" {  } { { "db/mux_rhc.tdf" "" { Text "D:/ehiway/db/mux_rhc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1746868712162 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1746868712162 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_rhc sdram_top:sdram_top_inst\|fifo_ctrl:fifo_ctrl_inst\|fifo_data:wr_fifo_data\|dcfifo:dcfifo\|dcfifo_3fm1:auto_generated\|scfifo:output_channel\|a_fffifo:subfifo\|lpm_mux:row_data_out_mux\[0\]\|mux_rhc:auto_generated " "Elaborating entity \"mux_rhc\" for hierarchy \"sdram_top:sdram_top_inst\|fifo_ctrl:fifo_ctrl_inst\|fifo_data:wr_fifo_data\|dcfifo:dcfifo\|dcfifo_3fm1:auto_generated\|scfifo:output_channel\|a_fffifo:subfifo\|lpm_mux:row_data_out_mux\[0\]\|mux_rhc:auto_generated\"" {  } { { "lpm_mux.tdf" "auto_generated" { Text "d:/competition/elinx3.0/bin/passkey/libraries/megafunctions/lpm_mux.tdf" 86 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1746868712165 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_counter sdram_top:sdram_top_inst\|fifo_ctrl:fifo_ctrl_inst\|fifo_data:wr_fifo_data\|dcfifo:dcfifo\|dcfifo_3fm1:auto_generated\|scfifo:output_channel\|a_fffifo:subfifo\|lpm_counter:rd_ptr " "Elaborating entity \"lpm_counter\" for hierarchy \"sdram_top:sdram_top_inst\|fifo_ctrl:fifo_ctrl_inst\|fifo_data:wr_fifo_data\|dcfifo:dcfifo\|dcfifo_3fm1:auto_generated\|scfifo:output_channel\|a_fffifo:subfifo\|lpm_counter:rd_ptr\"" {  } { { "a_fffifo.tdf" "rd_ptr" { Text "d:/competition/elinx3.0/bin/passkey/libraries/megafunctions/a_fffifo.tdf" 104 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1746868712237 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "sdram_top:sdram_top_inst\|fifo_ctrl:fifo_ctrl_inst\|fifo_data:wr_fifo_data\|dcfifo:dcfifo\|dcfifo_3fm1:auto_generated\|scfifo:output_channel\|a_fffifo:subfifo\|lpm_counter:rd_ptr sdram_top:sdram_top_inst\|fifo_ctrl:fifo_ctrl_inst\|fifo_data:wr_fifo_data\|dcfifo:dcfifo\|dcfifo_3fm1:auto_generated\|scfifo:output_channel " "Elaborated megafunction instantiation \"sdram_top:sdram_top_inst\|fifo_ctrl:fifo_ctrl_inst\|fifo_data:wr_fifo_data\|dcfifo:dcfifo\|dcfifo_3fm1:auto_generated\|scfifo:output_channel\|a_fffifo:subfifo\|lpm_counter:rd_ptr\", which is child of megafunction instantiation \"sdram_top:sdram_top_inst\|fifo_ctrl:fifo_ctrl_inst\|fifo_data:wr_fifo_data\|dcfifo:dcfifo\|dcfifo_3fm1:auto_generated\|scfifo:output_channel\"" {  } { { "a_fffifo.tdf" "" { Text "d:/competition/elinx3.0/bin/passkey/libraries/megafunctions/a_fffifo.tdf" 104 2 0 } } { "db/dcfifo_3fm1.tdf" "" { Text "D:/ehiway/db/dcfifo_3fm1.tdf" 100 2 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1746868712238 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_qve.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_qve.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_qve " "Found entity 1: cntr_qve" {  } { { "db/cntr_qve.tdf" "" { Text "D:/ehiway/db/cntr_qve.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1746868712280 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1746868712280 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_qve sdram_top:sdram_top_inst\|fifo_ctrl:fifo_ctrl_inst\|fifo_data:wr_fifo_data\|dcfifo:dcfifo\|dcfifo_3fm1:auto_generated\|scfifo:output_channel\|a_fffifo:subfifo\|lpm_counter:rd_ptr\|cntr_qve:auto_generated " "Elaborating entity \"cntr_qve\" for hierarchy \"sdram_top:sdram_top_inst\|fifo_ctrl:fifo_ctrl_inst\|fifo_data:wr_fifo_data\|dcfifo:dcfifo\|dcfifo_3fm1:auto_generated\|scfifo:output_channel\|a_fffifo:subfifo\|lpm_counter:rd_ptr\|cntr_qve:auto_generated\"" {  } { { "lpm_counter.tdf" "auto_generated" { Text "d:/competition/elinx3.0/bin/passkey/libraries/megafunctions/lpm_counter.tdf" 258 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1746868712284 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_fefifo sdram_top:sdram_top_inst\|fifo_ctrl:fifo_ctrl_inst\|fifo_data:wr_fifo_data\|dcfifo:dcfifo\|dcfifo_3fm1:auto_generated\|scfifo:output_channel\|a_fffifo:subfifo\|a_fefifo:fifo_state " "Elaborating entity \"a_fefifo\" for hierarchy \"sdram_top:sdram_top_inst\|fifo_ctrl:fifo_ctrl_inst\|fifo_data:wr_fifo_data\|dcfifo:dcfifo\|dcfifo_3fm1:auto_generated\|scfifo:output_channel\|a_fffifo:subfifo\|a_fefifo:fifo_state\"" {  } { { "a_fffifo.tdf" "fifo_state" { Text "d:/competition/elinx3.0/bin/passkey/libraries/megafunctions/a_fffifo.tdf" 111 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1746868712311 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "sdram_top:sdram_top_inst\|fifo_ctrl:fifo_ctrl_inst\|fifo_data:wr_fifo_data\|dcfifo:dcfifo\|dcfifo_3fm1:auto_generated\|scfifo:output_channel\|a_fffifo:subfifo\|a_fefifo:fifo_state sdram_top:sdram_top_inst\|fifo_ctrl:fifo_ctrl_inst\|fifo_data:wr_fifo_data\|dcfifo:dcfifo\|dcfifo_3fm1:auto_generated\|scfifo:output_channel " "Elaborated megafunction instantiation \"sdram_top:sdram_top_inst\|fifo_ctrl:fifo_ctrl_inst\|fifo_data:wr_fifo_data\|dcfifo:dcfifo\|dcfifo_3fm1:auto_generated\|scfifo:output_channel\|a_fffifo:subfifo\|a_fefifo:fifo_state\", which is child of megafunction instantiation \"sdram_top:sdram_top_inst\|fifo_ctrl:fifo_ctrl_inst\|fifo_data:wr_fifo_data\|dcfifo:dcfifo\|dcfifo_3fm1:auto_generated\|scfifo:output_channel\"" {  } { { "a_fffifo.tdf" "" { Text "d:/competition/elinx3.0/bin/passkey/libraries/megafunctions/a_fffifo.tdf" 111 2 0 } } { "db/dcfifo_3fm1.tdf" "" { Text "D:/ehiway/db/dcfifo_3fm1.tdf" 100 2 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1746868712312 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_compare sdram_top:sdram_top_inst\|fifo_ctrl:fifo_ctrl_inst\|fifo_data:wr_fifo_data\|dcfifo:dcfifo\|dcfifo_3fm1:auto_generated\|scfifo:output_channel\|a_fffifo:subfifo\|a_fefifo:fifo_state\|lpm_compare:is_almost_empty_compare " "Elaborating entity \"lpm_compare\" for hierarchy \"sdram_top:sdram_top_inst\|fifo_ctrl:fifo_ctrl_inst\|fifo_data:wr_fifo_data\|dcfifo:dcfifo\|dcfifo_3fm1:auto_generated\|scfifo:output_channel\|a_fffifo:subfifo\|a_fefifo:fifo_state\|lpm_compare:is_almost_empty_compare\"" {  } { { "a_fefifo.tdf" "is_almost_empty_compare" { Text "d:/competition/elinx3.0/bin/passkey/libraries/megafunctions/a_fefifo.tdf" 76 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1746868712339 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "sdram_top:sdram_top_inst\|fifo_ctrl:fifo_ctrl_inst\|fifo_data:wr_fifo_data\|dcfifo:dcfifo\|dcfifo_3fm1:auto_generated\|scfifo:output_channel\|a_fffifo:subfifo\|a_fefifo:fifo_state\|lpm_compare:is_almost_empty_compare sdram_top:sdram_top_inst\|fifo_ctrl:fifo_ctrl_inst\|fifo_data:wr_fifo_data\|dcfifo:dcfifo\|dcfifo_3fm1:auto_generated\|scfifo:output_channel " "Elaborated megafunction instantiation \"sdram_top:sdram_top_inst\|fifo_ctrl:fifo_ctrl_inst\|fifo_data:wr_fifo_data\|dcfifo:dcfifo\|dcfifo_3fm1:auto_generated\|scfifo:output_channel\|a_fffifo:subfifo\|a_fefifo:fifo_state\|lpm_compare:is_almost_empty_compare\", which is child of megafunction instantiation \"sdram_top:sdram_top_inst\|fifo_ctrl:fifo_ctrl_inst\|fifo_data:wr_fifo_data\|dcfifo:dcfifo\|dcfifo_3fm1:auto_generated\|scfifo:output_channel\"" {  } { { "a_fefifo.tdf" "" { Text "d:/competition/elinx3.0/bin/passkey/libraries/megafunctions/a_fefifo.tdf" 76 4 0 } } { "db/dcfifo_3fm1.tdf" "" { Text "D:/ehiway/db/dcfifo_3fm1.tdf" 100 2 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1746868712340 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_04g.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_04g.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_04g " "Found entity 1: cmpr_04g" {  } { { "db/cmpr_04g.tdf" "" { Text "D:/ehiway/db/cmpr_04g.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1746868712385 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1746868712385 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_04g sdram_top:sdram_top_inst\|fifo_ctrl:fifo_ctrl_inst\|fifo_data:wr_fifo_data\|dcfifo:dcfifo\|dcfifo_3fm1:auto_generated\|scfifo:output_channel\|a_fffifo:subfifo\|a_fefifo:fifo_state\|lpm_compare:is_almost_empty_compare\|cmpr_04g:auto_generated " "Elaborating entity \"cmpr_04g\" for hierarchy \"sdram_top:sdram_top_inst\|fifo_ctrl:fifo_ctrl_inst\|fifo_data:wr_fifo_data\|dcfifo:dcfifo\|dcfifo_3fm1:auto_generated\|scfifo:output_channel\|a_fffifo:subfifo\|a_fefifo:fifo_state\|lpm_compare:is_almost_empty_compare\|cmpr_04g:auto_generated\"" {  } { { "lpm_compare.tdf" "auto_generated" { Text "d:/competition/elinx3.0/bin/passkey/libraries/megafunctions/lpm_compare.tdf" 280 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1746868712389 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_compare sdram_top:sdram_top_inst\|fifo_ctrl:fifo_ctrl_inst\|fifo_data:wr_fifo_data\|dcfifo:dcfifo\|dcfifo_3fm1:auto_generated\|scfifo:output_channel\|a_fffifo:subfifo\|a_fefifo:fifo_state\|lpm_compare:is_almost_full_compare " "Elaborating entity \"lpm_compare\" for hierarchy \"sdram_top:sdram_top_inst\|fifo_ctrl:fifo_ctrl_inst\|fifo_data:wr_fifo_data\|dcfifo:dcfifo\|dcfifo_3fm1:auto_generated\|scfifo:output_channel\|a_fffifo:subfifo\|a_fefifo:fifo_state\|lpm_compare:is_almost_full_compare\"" {  } { { "a_fefifo.tdf" "is_almost_full_compare" { Text "d:/competition/elinx3.0/bin/passkey/libraries/megafunctions/a_fefifo.tdf" 81 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1746868712398 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "sdram_top:sdram_top_inst\|fifo_ctrl:fifo_ctrl_inst\|fifo_data:wr_fifo_data\|dcfifo:dcfifo\|dcfifo_3fm1:auto_generated\|scfifo:output_channel\|a_fffifo:subfifo\|a_fefifo:fifo_state\|lpm_compare:is_almost_full_compare sdram_top:sdram_top_inst\|fifo_ctrl:fifo_ctrl_inst\|fifo_data:wr_fifo_data\|dcfifo:dcfifo\|dcfifo_3fm1:auto_generated\|scfifo:output_channel " "Elaborated megafunction instantiation \"sdram_top:sdram_top_inst\|fifo_ctrl:fifo_ctrl_inst\|fifo_data:wr_fifo_data\|dcfifo:dcfifo\|dcfifo_3fm1:auto_generated\|scfifo:output_channel\|a_fffifo:subfifo\|a_fefifo:fifo_state\|lpm_compare:is_almost_full_compare\", which is child of megafunction instantiation \"sdram_top:sdram_top_inst\|fifo_ctrl:fifo_ctrl_inst\|fifo_data:wr_fifo_data\|dcfifo:dcfifo\|dcfifo_3fm1:auto_generated\|scfifo:output_channel\"" {  } { { "a_fefifo.tdf" "" { Text "d:/competition/elinx3.0/bin/passkey/libraries/megafunctions/a_fefifo.tdf" 81 4 0 } } { "db/dcfifo_3fm1.tdf" "" { Text "D:/ehiway/db/dcfifo_3fm1.tdf" 100 2 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1746868712398 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sdram_ctrl sdram_top:sdram_top_inst\|sdram_ctrl:sdram_ctrl_inst " "Elaborating entity \"sdram_ctrl\" for hierarchy \"sdram_top:sdram_top_inst\|sdram_ctrl:sdram_ctrl_inst\"" {  } { { "ov5640_vga.srcs/sources_1/new/sdram_top.v" "sdram_ctrl_inst" { Text "D:/ehiway/ov5640_vga.srcs/sources_1/new/sdram_top.v" 132 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1746868712638 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sdram_init sdram_top:sdram_top_inst\|sdram_ctrl:sdram_ctrl_inst\|sdram_init:sdram_init_inst " "Elaborating entity \"sdram_init\" for hierarchy \"sdram_top:sdram_top_inst\|sdram_ctrl:sdram_ctrl_inst\|sdram_init:sdram_init_inst\"" {  } { { "ov5640_vga.srcs/sources_1/new/sdram_ctrl.v" "sdram_init_inst" { Text "D:/ehiway/ov5640_vga.srcs/sources_1/new/sdram_ctrl.v" 74 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1746868712643 ""}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "sdram_init.v(141) " "Verilog HDL Case Statement information at sdram_init.v(141): all case item expressions in this case statement are onehot" {  } { { "ov5640_vga.srcs/sources_1/new/sdram_init.v" "" { Text "D:/ehiway/ov5640_vga.srcs/sources_1/new/sdram_init.v" 141 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Quartus II" 0 -1 1746868712644 "|ov5640_vga_640x480|sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_init:sdram_init_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sdram_arbit sdram_top:sdram_top_inst\|sdram_ctrl:sdram_ctrl_inst\|sdram_arbit:sdram_arbit_inst " "Elaborating entity \"sdram_arbit\" for hierarchy \"sdram_top:sdram_top_inst\|sdram_ctrl:sdram_ctrl_inst\|sdram_arbit:sdram_arbit_inst\"" {  } { { "ov5640_vga.srcs/sources_1/new/sdram_ctrl.v" "sdram_arbit_inst" { Text "D:/ehiway/ov5640_vga.srcs/sources_1/new/sdram_ctrl.v" 119 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1746868712648 ""}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "sdram_arbit.v(127) " "Verilog HDL Case Statement information at sdram_arbit.v(127): all case item expressions in this case statement are onehot" {  } { { "ov5640_vga.srcs/sources_1/new/sdram_arbit.v" "" { Text "D:/ehiway/ov5640_vga.srcs/sources_1/new/sdram_arbit.v" 127 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Quartus II" 0 -1 1746868712649 "|ov5640_vga_640x480|sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_arbit:sdram_arbit_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sdram_a_ref sdram_top:sdram_top_inst\|sdram_ctrl:sdram_ctrl_inst\|sdram_a_ref:sdram_a_ref_inst " "Elaborating entity \"sdram_a_ref\" for hierarchy \"sdram_top:sdram_top_inst\|sdram_ctrl:sdram_ctrl_inst\|sdram_a_ref:sdram_a_ref_inst\"" {  } { { "ov5640_vga.srcs/sources_1/new/sdram_ctrl.v" "sdram_a_ref_inst" { Text "D:/ehiway/ov5640_vga.srcs/sources_1/new/sdram_ctrl.v" 134 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1746868712652 ""}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "sdram_a_ref.v(137) " "Verilog HDL Case Statement information at sdram_a_ref.v(137): all case item expressions in this case statement are onehot" {  } { { "ov5640_vga.srcs/sources_1/new/sdram_a_ref.v" "" { Text "D:/ehiway/ov5640_vga.srcs/sources_1/new/sdram_a_ref.v" 137 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Quartus II" 0 -1 1746868712653 "|ov5640_vga_640x480|sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_a_ref:sdram_a_ref_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sdram_write sdram_top:sdram_top_inst\|sdram_ctrl:sdram_ctrl_inst\|sdram_write:sdram_write_inst " "Elaborating entity \"sdram_write\" for hierarchy \"sdram_top:sdram_top_inst\|sdram_ctrl:sdram_ctrl_inst\|sdram_write:sdram_write_inst\"" {  } { { "ov5640_vga.srcs/sources_1/new/sdram_ctrl.v" "sdram_write_inst" { Text "D:/ehiway/ov5640_vga.srcs/sources_1/new/sdram_ctrl.v" 155 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1746868712656 ""}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "sdram_write.v(123) " "Verilog HDL Case Statement information at sdram_write.v(123): all case item expressions in this case statement are onehot" {  } { { "ov5640_vga.srcs/sources_1/new/sdram_write.v" "" { Text "D:/ehiway/ov5640_vga.srcs/sources_1/new/sdram_write.v" 123 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Quartus II" 0 -1 1746868712657 "|ov5640_vga_640x480|sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_write:sdram_write_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sdram_read sdram_top:sdram_top_inst\|sdram_ctrl:sdram_ctrl_inst\|sdram_read:sdram_read_inst " "Elaborating entity \"sdram_read\" for hierarchy \"sdram_top:sdram_top_inst\|sdram_ctrl:sdram_ctrl_inst\|sdram_read:sdram_read_inst\"" {  } { { "ov5640_vga.srcs/sources_1/new/sdram_ctrl.v" "sdram_read_inst" { Text "D:/ehiway/ov5640_vga.srcs/sources_1/new/sdram_ctrl.v" 175 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1746868712662 ""}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "sdram_read.v(133) " "Verilog HDL Case Statement information at sdram_read.v(133): all case item expressions in this case statement are onehot" {  } { { "ov5640_vga.srcs/sources_1/new/sdram_read.v" "" { Text "D:/ehiway/ov5640_vga.srcs/sources_1/new/sdram_read.v" 133 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Quartus II" 0 -1 1746868712663 "|ov5640_vga_640x480|sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_read:sdram_read_inst"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "sdram_read.v(154) " "Verilog HDL Case Statement information at sdram_read.v(154): all case item expressions in this case statement are onehot" {  } { { "ov5640_vga.srcs/sources_1/new/sdram_read.v" "" { Text "D:/ehiway/ov5640_vga.srcs/sources_1/new/sdram_read.v" 154 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Quartus II" 0 -1 1746868712663 "|ov5640_vga_640x480|sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_read:sdram_read_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_ctrl vga_ctrl:vga_ctrl_inst " "Elaborating entity \"vga_ctrl\" for hierarchy \"vga_ctrl:vga_ctrl_inst\"" {  } { { "ov5640_vga.srcs/sources_1/new/ov5640_vga_640x480.v" "vga_ctrl_inst" { Text "D:/ehiway/ov5640_vga.srcs/sources_1/new/ov5640_vga_640x480.v" 177 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1746868712668 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ov5640_top:ov5640_top_inst\|i2c_ctrl:i2c_ctrl_inst\|i2c_sda_reg " "LATCH primitive \"ov5640_top:ov5640_top_inst\|i2c_ctrl:i2c_ctrl_inst\|i2c_sda_reg\" is permanently enabled" {  } { { "ov5640_vga.srcs/sources_1/new/i2c_ctrl.v" "" { Text "D:/ehiway/ov5640_vga.srcs/sources_1/new/i2c_ctrl.v" 60 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1746868713425 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ov5640_top:ov5640_top_inst\|i2c_ctrl:i2c_ctrl_inst\|i2c_sda_reg " "LATCH primitive \"ov5640_top:ov5640_top_inst\|i2c_ctrl:i2c_ctrl_inst\|i2c_sda_reg\" is permanently enabled" {  } { { "ov5640_vga.srcs/sources_1/new/i2c_ctrl.v" "" { Text "D:/ehiway/ov5640_vga.srcs/sources_1/new/i2c_ctrl.v" 60 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1746868713458 ""}
{ "Info" "IBAL_PROCESSED_MAX_M512_ASSIGNMENT" "0 Top " "Limiting M512 RAM block usage to 0 M512 RAM block(s) for the Top" {  } {  } 0 270018 "Limiting M512 RAM block usage to %1!d! M512 RAM block(s) for the %2!s!" 0 0 "Quartus II" 0 -1 1746868713691 ""}
{ "Info" "IBAL_PROCESSED_MAX_MRAM_ASSIGNMENT" "0 Top " "Limiting MRAM/M144K RAM block usage to 0 MRAM/M144K RAM block(s) for the Top" {  } {  } 0 270016 "Limiting MRAM/M144K RAM block usage to %1!d! MRAM/M144K RAM block(s) for the %2!s!" 0 0 "Quartus II" 0 -1 1746868713691 ""}
{ "Info" "IBAL_PROCESSED_MAX_M512_ASSIGNMENT" "0 Top " "Limiting M512 RAM block usage to 0 M512 RAM block(s) for the Top" {  } {  } 0 270018 "Limiting M512 RAM block usage to %1!d! M512 RAM block(s) for the %2!s!" 0 0 "Quartus II" 0 -1 1746868713745 ""}
{ "Info" "IBAL_PROCESSED_MAX_MRAM_ASSIGNMENT" "0 Top " "Limiting MRAM/M144K RAM block usage to 0 MRAM/M144K RAM block(s) for the Top" {  } {  } 0 270016 "Limiting MRAM/M144K RAM block usage to %1!d! MRAM/M144K RAM block(s) for the %2!s!" 0 0 "Quartus II" 0 -1 1746868713745 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Quartus II" 0 -1 1746868713900 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "ov5640_rst_n VCC " "Pin \"ov5640_rst_n\" is stuck at VCC" {  } { { "ov5640_vga.srcs/sources_1/new/ov5640_vga_640x480.v" "" { Text "D:/ehiway/ov5640_vga.srcs/sources_1/new/ov5640_vga_640x480.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1746868715176 "|ov5640_vga_640x480|ov5640_rst_n"} { "Warning" "WMLS_MLS_STUCK_PIN" "ov5640_pwdn GND " "Pin \"ov5640_pwdn\" is stuck at GND" {  } { { "ov5640_vga.srcs/sources_1/new/ov5640_vga_640x480.v" "" { Text "D:/ehiway/ov5640_vga.srcs/sources_1/new/ov5640_vga_640x480.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1746868715176 "|ov5640_vga_640x480|ov5640_pwdn"} { "Warning" "WMLS_MLS_STUCK_PIN" "sdram_cke VCC " "Pin \"sdram_cke\" is stuck at VCC" {  } { { "ov5640_vga.srcs/sources_1/new/ov5640_vga_640x480.v" "" { Text "D:/ehiway/ov5640_vga.srcs/sources_1/new/ov5640_vga_640x480.v" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1746868715176 "|ov5640_vga_640x480|sdram_cke"} { "Warning" "WMLS_MLS_STUCK_PIN" "sdram_cs_n GND " "Pin \"sdram_cs_n\" is stuck at GND" {  } { { "ov5640_vga.srcs/sources_1/new/ov5640_vga_640x480.v" "" { Text "D:/ehiway/ov5640_vga.srcs/sources_1/new/ov5640_vga_640x480.v" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1746868715176 "|ov5640_vga_640x480|sdram_cs_n"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1746868715176 ""}
{ "Info" "IFTM_FTM_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "ov5640_vga.srcs/sources_1/new/sdram_write.v" "" { Text "D:/ehiway/ov5640_vga.srcs/sources_1/new/sdram_write.v" 143 -1 0 } } { "ov5640_vga.srcs/sources_1/new/sdram_a_ref.v" "" { Text "D:/ehiway/ov5640_vga.srcs/sources_1/new/sdram_a_ref.v" 157 -1 0 } } { "ov5640_vga.srcs/sources_1/new/sdram_init.v" "" { Text "D:/ehiway/ov5640_vga.srcs/sources_1/new/sdram_init.v" 163 -1 0 } } { "ov5640_vga.srcs/sources_1/new/sdram_read.v" "" { Text "D:/ehiway/ov5640_vga.srcs/sources_1/new/sdram_read.v" 154 -1 0 } } { "ov5640_vga.srcs/sources_1/new/i2c_ctrl.v" "" { Text "D:/ehiway/ov5640_vga.srcs/sources_1/new/i2c_ctrl.v" 17 -1 0 } } { "db/a_graycounter_t26.tdf" "" { Text "D:/ehiway/db/a_graycounter_t26.tdf" 37 2 0 } } { "db/a_graycounter_u26.tdf" "" { Text "D:/ehiway/db/a_graycounter_u26.tdf" 37 2 0 } }  } 0 18000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1746868715184 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "36 " "36 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1746868717212 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/ehiway/ov5640_vga.runs/synth_1/ov5640_vga.map.smsg " "Generated suppressed messages file D:/ehiway/ov5640_vga.runs/synth_1/ov5640_vga.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1746868717358 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "1 0 1 0 0 " "Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1746868717588 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1746868717588 ""}
{ "Warning" "WCUT_CUT_YGR_PLL_BAD_FANOUT_CLK3" "clk1 clk_gen:clk_gen_inst\|altpll:altpll_component\|pll " "Output port clk1 of PLL \"clk_gen:clk_gen_inst\|altpll:altpll_component\|pll\" feeds an output pin via global clocks -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" {  } { { "altpll.tdf" "" { Text "d:/competition/elinx3.0/bin/passkey/libraries/megafunctions/altpll.tdf" 920 3 0 } } { "ov5640_vga.srcs/sources_1/ip/clk_gen/clk_gen.v" "" { Text "D:/ehiway/ov5640_vga.srcs/sources_1/ip/clk_gen/clk_gen.v" 89 0 0 } } { "ov5640_vga.srcs/sources_1/new/ov5640_vga_640x480.v" "" { Text "D:/ehiway/ov5640_vga.srcs/sources_1/new/ov5640_vga_640x480.v" 112 0 0 } }  } 0 15579 "Output port %1!s! of PLL \"%2!s!\" feeds an output pin via global clocks -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" 0 0 "Quartus II" 0 -1 1746868717646 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1634 " "Implemented 1634 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "13 " "Implemented 13 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1746868717734 ""} { "Info" "ICUT_CUT_TM_OPINS" "43 " "Implemented 43 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1746868717734 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "17 " "Implemented 17 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Quartus II" 0 -1 1746868717734 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1528 " "Implemented 1528 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1746868717734 ""} { "Info" "ICUT_CUT_TM_RAMS" "32 " "Implemented 32 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Quartus II" 0 -1 1746868717734 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Quartus II" 0 -1 1746868717734 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1746868717734 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 20 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 20 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4654 " "Peak virtual memory: 4654 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1746868717767 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat May 10 17:18:37 2025 " "Processing ended: Sat May 10 17:18:37 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1746868717767 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1746868717767 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:11 " "Total CPU time (on all processors): 00:00:11" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1746868717767 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1746868717767 ""}
