///Register `ETH_DMASBMR` reader
pub struct R(crate::R<ETH_DMASBMR_SPEC>);
impl core::ops::Deref for R {
    type Target = crate::R<ETH_DMASBMR_SPEC>;
    #[inline(always)]
    fn deref(&self) -> &Self::Target {
        &self.0
    }
}
impl From<crate::R<ETH_DMASBMR_SPEC>> for R {
    #[inline(always)]
    fn from(reader: crate::R<ETH_DMASBMR_SPEC>) -> Self {
        R(reader)
    }
}
///Register `ETH_DMASBMR` writer
pub struct W(crate::W<ETH_DMASBMR_SPEC>);
impl core::ops::Deref for W {
    type Target = crate::W<ETH_DMASBMR_SPEC>;
    #[inline(always)]
    fn deref(&self) -> &Self::Target {
        &self.0
    }
}
impl core::ops::DerefMut for W {
    #[inline(always)]
    fn deref_mut(&mut self) -> &mut Self::Target {
        &mut self.0
    }
}
impl From<crate::W<ETH_DMASBMR_SPEC>> for W {
    #[inline(always)]
    fn from(writer: crate::W<ETH_DMASBMR_SPEC>) -> Self {
        W(writer)
    }
}
///Field `FB` reader - Fixed Burst Length
pub type FB_R = crate::BitReader<bool>;
///Field `FB` writer - Fixed Burst Length
pub type FB_W<'a, const O: u8> = crate::BitWriter<'a, u32, ETH_DMASBMR_SPEC, bool, O>;
///Field `BLEN4` reader - BLEN4
pub type BLEN4_R = crate::BitReader<bool>;
///Field `BLEN4` writer - BLEN4
pub type BLEN4_W<'a, const O: u8> = crate::BitWriter<'a, u32, ETH_DMASBMR_SPEC, bool, O>;
///Field `BLEN8` reader - BLEN8
pub type BLEN8_R = crate::BitReader<bool>;
///Field `BLEN8` writer - BLEN8
pub type BLEN8_W<'a, const O: u8> = crate::BitWriter<'a, u32, ETH_DMASBMR_SPEC, bool, O>;
///Field `BLEN16` reader - BLEN16
pub type BLEN16_R = crate::BitReader<bool>;
///Field `BLEN16` writer - BLEN16
pub type BLEN16_W<'a, const O: u8> = crate::BitWriter<'a, u32, ETH_DMASBMR_SPEC, bool, O>;
///Field `BLEN32` reader - BLEN32
pub type BLEN32_R = crate::BitReader<bool>;
///Field `BLEN32` writer - BLEN32
pub type BLEN32_W<'a, const O: u8> = crate::BitWriter<'a, u32, ETH_DMASBMR_SPEC, bool, O>;
///Field `BLEN64` reader - BLEN64
pub type BLEN64_R = crate::BitReader<bool>;
///Field `BLEN64` writer - BLEN64
pub type BLEN64_W<'a, const O: u8> = crate::BitWriter<'a, u32, ETH_DMASBMR_SPEC, bool, O>;
///Field `BLEN128` reader - BLEN128
pub type BLEN128_R = crate::BitReader<bool>;
///Field `BLEN128` writer - BLEN128
pub type BLEN128_W<'a, const O: u8> = crate::BitWriter<'a, u32, ETH_DMASBMR_SPEC, bool, O>;
///Field `BLEN256` reader - BLEN256
pub type BLEN256_R = crate::BitReader<bool>;
///Field `BLEN256` writer - BLEN256
pub type BLEN256_W<'a, const O: u8> = crate::BitWriter<'a, u32, ETH_DMASBMR_SPEC, bool, O>;
///Field `AAL` reader - Address-Aligned Beats
pub type AAL_R = crate::BitReader<bool>;
///Field `AAL` writer - Address-Aligned Beats
pub type AAL_W<'a, const O: u8> = crate::BitWriter<'a, u32, ETH_DMASBMR_SPEC, bool, O>;
///Field `ONEKBBE` reader - ONEKBBE
pub type ONEKBBE_R = crate::BitReader<bool>;
///Field `ONEKBBE` writer - ONEKBBE
pub type ONEKBBE_W<'a, const O: u8> = crate::BitWriter<'a, u32, ETH_DMASBMR_SPEC, bool, O>;
///Field `RD_OSR_LMT` reader - RD_OSR_LMT
pub type RD_OSR_LMT_R = crate::FieldReader<u8, u8>;
///Field `RD_OSR_LMT` writer - RD_OSR_LMT
pub type RD_OSR_LMT_W<'a, const O: u8> =
    crate::FieldWriter<'a, u32, ETH_DMASBMR_SPEC, u8, u8, 2, O>;
///Field `WR_OSR_LMT` reader - WR_OSR_LMT
pub type WR_OSR_LMT_R = crate::FieldReader<u8, u8>;
///Field `WR_OSR_LMT` writer - WR_OSR_LMT
pub type WR_OSR_LMT_W<'a, const O: u8> =
    crate::FieldWriter<'a, u32, ETH_DMASBMR_SPEC, u8, u8, 2, O>;
///Field `LPI_XIT_PKT` reader - LPI_XIT_PKT
pub type LPI_XIT_PKT_R = crate::BitReader<bool>;
///Field `LPI_XIT_PKT` writer - LPI_XIT_PKT
pub type LPI_XIT_PKT_W<'a, const O: u8> = crate::BitWriter<'a, u32, ETH_DMASBMR_SPEC, bool, O>;
///Field `EN_LPI` reader - EN_LPI
pub type EN_LPI_R = crate::BitReader<bool>;
///Field `EN_LPI` writer - EN_LPI
pub type EN_LPI_W<'a, const O: u8> = crate::BitWriter<'a, u32, ETH_DMASBMR_SPEC, bool, O>;
impl R {
    ///Bit 0 - Fixed Burst Length
    #[inline(always)]
    pub fn fb(&self) -> FB_R {
        FB_R::new((self.bits & 1) != 0)
    }
    ///Bit 1 - BLEN4
    #[inline(always)]
    pub fn blen4(&self) -> BLEN4_R {
        BLEN4_R::new(((self.bits >> 1) & 1) != 0)
    }
    ///Bit 2 - BLEN8
    #[inline(always)]
    pub fn blen8(&self) -> BLEN8_R {
        BLEN8_R::new(((self.bits >> 2) & 1) != 0)
    }
    ///Bit 3 - BLEN16
    #[inline(always)]
    pub fn blen16(&self) -> BLEN16_R {
        BLEN16_R::new(((self.bits >> 3) & 1) != 0)
    }
    ///Bit 4 - BLEN32
    #[inline(always)]
    pub fn blen32(&self) -> BLEN32_R {
        BLEN32_R::new(((self.bits >> 4) & 1) != 0)
    }
    ///Bit 5 - BLEN64
    #[inline(always)]
    pub fn blen64(&self) -> BLEN64_R {
        BLEN64_R::new(((self.bits >> 5) & 1) != 0)
    }
    ///Bit 6 - BLEN128
    #[inline(always)]
    pub fn blen128(&self) -> BLEN128_R {
        BLEN128_R::new(((self.bits >> 6) & 1) != 0)
    }
    ///Bit 7 - BLEN256
    #[inline(always)]
    pub fn blen256(&self) -> BLEN256_R {
        BLEN256_R::new(((self.bits >> 7) & 1) != 0)
    }
    ///Bit 12 - Address-Aligned Beats
    #[inline(always)]
    pub fn aal(&self) -> AAL_R {
        AAL_R::new(((self.bits >> 12) & 1) != 0)
    }
    ///Bit 13 - ONEKBBE
    #[inline(always)]
    pub fn onekbbe(&self) -> ONEKBBE_R {
        ONEKBBE_R::new(((self.bits >> 13) & 1) != 0)
    }
    ///Bits 16:17 - RD_OSR_LMT
    #[inline(always)]
    pub fn rd_osr_lmt(&self) -> RD_OSR_LMT_R {
        RD_OSR_LMT_R::new(((self.bits >> 16) & 3) as u8)
    }
    ///Bits 24:25 - WR_OSR_LMT
    #[inline(always)]
    pub fn wr_osr_lmt(&self) -> WR_OSR_LMT_R {
        WR_OSR_LMT_R::new(((self.bits >> 24) & 3) as u8)
    }
    ///Bit 30 - LPI_XIT_PKT
    #[inline(always)]
    pub fn lpi_xit_pkt(&self) -> LPI_XIT_PKT_R {
        LPI_XIT_PKT_R::new(((self.bits >> 30) & 1) != 0)
    }
    ///Bit 31 - EN_LPI
    #[inline(always)]
    pub fn en_lpi(&self) -> EN_LPI_R {
        EN_LPI_R::new(((self.bits >> 31) & 1) != 0)
    }
}
impl W {
    ///Bit 0 - Fixed Burst Length
    #[inline(always)]
    #[must_use]
    pub fn fb(&mut self) -> FB_W<0> {
        FB_W::new(self)
    }
    ///Bit 1 - BLEN4
    #[inline(always)]
    #[must_use]
    pub fn blen4(&mut self) -> BLEN4_W<1> {
        BLEN4_W::new(self)
    }
    ///Bit 2 - BLEN8
    #[inline(always)]
    #[must_use]
    pub fn blen8(&mut self) -> BLEN8_W<2> {
        BLEN8_W::new(self)
    }
    ///Bit 3 - BLEN16
    #[inline(always)]
    #[must_use]
    pub fn blen16(&mut self) -> BLEN16_W<3> {
        BLEN16_W::new(self)
    }
    ///Bit 4 - BLEN32
    #[inline(always)]
    #[must_use]
    pub fn blen32(&mut self) -> BLEN32_W<4> {
        BLEN32_W::new(self)
    }
    ///Bit 5 - BLEN64
    #[inline(always)]
    #[must_use]
    pub fn blen64(&mut self) -> BLEN64_W<5> {
        BLEN64_W::new(self)
    }
    ///Bit 6 - BLEN128
    #[inline(always)]
    #[must_use]
    pub fn blen128(&mut self) -> BLEN128_W<6> {
        BLEN128_W::new(self)
    }
    ///Bit 7 - BLEN256
    #[inline(always)]
    #[must_use]
    pub fn blen256(&mut self) -> BLEN256_W<7> {
        BLEN256_W::new(self)
    }
    ///Bit 12 - Address-Aligned Beats
    #[inline(always)]
    #[must_use]
    pub fn aal(&mut self) -> AAL_W<12> {
        AAL_W::new(self)
    }
    ///Bit 13 - ONEKBBE
    #[inline(always)]
    #[must_use]
    pub fn onekbbe(&mut self) -> ONEKBBE_W<13> {
        ONEKBBE_W::new(self)
    }
    ///Bits 16:17 - RD_OSR_LMT
    #[inline(always)]
    #[must_use]
    pub fn rd_osr_lmt(&mut self) -> RD_OSR_LMT_W<16> {
        RD_OSR_LMT_W::new(self)
    }
    ///Bits 24:25 - WR_OSR_LMT
    #[inline(always)]
    #[must_use]
    pub fn wr_osr_lmt(&mut self) -> WR_OSR_LMT_W<24> {
        WR_OSR_LMT_W::new(self)
    }
    ///Bit 30 - LPI_XIT_PKT
    #[inline(always)]
    #[must_use]
    pub fn lpi_xit_pkt(&mut self) -> LPI_XIT_PKT_W<30> {
        LPI_XIT_PKT_W::new(self)
    }
    ///Bit 31 - EN_LPI
    #[inline(always)]
    #[must_use]
    pub fn en_lpi(&mut self) -> EN_LPI_W<31> {
        EN_LPI_W::new(self)
    }
    ///Writes raw bits to the register.
    #[inline(always)]
    pub unsafe fn bits(&mut self, bits: u32) -> &mut Self {
        self.0.bits(bits);
        self
    }
}
///System bus mode register
///
///This register you can [`read`](crate::generic::Reg::read), [`write_with_zero`](crate::generic::Reg::write_with_zero), [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`modify`](crate::generic::Reg::modify). See [API](https://docs.rs/svd2rust/#read--modify--write-api).
///
///For information about available fields see [eth_dmasbmr](index.html) module
pub struct ETH_DMASBMR_SPEC;
impl crate::RegisterSpec for ETH_DMASBMR_SPEC {
    type Ux = u32;
}
///`read()` method returns [eth_dmasbmr::R](R) reader structure
impl crate::Readable for ETH_DMASBMR_SPEC {
    type Reader = R;
}
///`write(|w| ..)` method takes [eth_dmasbmr::W](W) writer structure
impl crate::Writable for ETH_DMASBMR_SPEC {
    type Writer = W;
    const ZERO_TO_MODIFY_FIELDS_BITMAP: Self::Ux = 0;
    const ONE_TO_MODIFY_FIELDS_BITMAP: Self::Ux = 0;
}
///`reset()` method sets ETH_DMASBMR to value 0x8000
impl crate::Resettable for ETH_DMASBMR_SPEC {
    const RESET_VALUE: Self::Ux = 0x8000;
}
