fifo_81_50.v,verilog,xil_defaultlib,../../../../FPGA_BASED_RADAR_ACQUISITION_AND_PREPROCESSING_UNIT.srcs/sources_1/ip/fifo_81_50/sim/fifo_81_50.v,
glbl.v,Verilog,xil_defaultlib,glbl.v
