Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto 2e84d9d7cd8442f6a44a01858779a30e --incr --debug typical --relax --mt 2 -L axi_infrastructure_v1_1_0 -L xil_defaultlib -L axi_vip_v1_1_7 -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot axi_vip_0_exdes_adv_mst_active__pt_passive__slv_comb_behav xil_defaultlib.axi_vip_0_exdes_adv_mst_active__pt_passive__slv_comb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package unisim.vcomponents
Compiling module xilinx_vip.axi_vip_axi4pc
Compiling module xilinx_vip.cb
Compiling module xilinx_vip.axi_vip_if
Compiling package xilinx_vip.axi_vip_pkg
Compiling package xilinx_vip.xil_common_vip_pkg
Compiling package std.std
Compiling module xil_defaultlib.axi_vip_0_exdes_generic_1
Compiling module xil_defaultlib.axi_vip_0_mst_stimulus_1
Compiling module xil_defaultlib.axi_vip_0_slv_stimulus_1
Compiling module xilinx_vip.axi_vip_axi4pc(WDATA_WIDTH=32,RD...
Compiling module xilinx_vip.cb
Compiling module xilinx_vip.axi_vip_if_default
Compiling module axi_vip_v1_1_7.axi_vip_v1_1_7_top(C_AXI_INTERFA...
Compiling module xil_defaultlib.ex_sim_axi_vip_mst_0
Compiling module xilinx_vip.cb
Compiling module xilinx_vip.axi_vip_if_default_1
Compiling module axi_vip_v1_1_7.axi_vip_v1_1_7_top_default
Compiling module xil_defaultlib.ex_sim_axi_vip_passthrough_0
Compiling module xilinx_vip.cb
Compiling module xilinx_vip.axi_vip_if_default_2
Compiling module axi_vip_v1_1_7.axi_vip_v1_1_7_top(C_AXI_INTERFA...
Compiling module xil_defaultlib.ex_sim_axi_vip_slv_0
Compiling architecture structure of entity xil_defaultlib.ex_sim [ex_sim_default]
Compiling module xil_defaultlib.chip
Compiling module xil_defaultlib.axi_vip_0_exdes_adv_mst_active__...
Compiling module xil_defaultlib.glbl
Built simulation snapshot axi_vip_0_exdes_adv_mst_active__pt_passive__slv_comb_behav
