.ifndef INCLUDED_CYFITTERGNU_INC
.set INCLUDED_CYFITTERGNU_INC, 1
.include "cydevicegnu.inc"
.include "cydevicegnu_trm.inc"

/* USBFS_arb_int */
.set USBFS_arb_int__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set USBFS_arb_int__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set USBFS_arb_int__INTC_MASK, 0x400000
.set USBFS_arb_int__INTC_NUMBER, 22
.set USBFS_arb_int__INTC_PRIOR_NUM, 7
.set USBFS_arb_int__INTC_PRIOR_REG, CYREG_NVIC_PRI_22
.set USBFS_arb_int__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set USBFS_arb_int__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0

/* USBFS_bus_reset */
.set USBFS_bus_reset__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set USBFS_bus_reset__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set USBFS_bus_reset__INTC_MASK, 0x800000
.set USBFS_bus_reset__INTC_NUMBER, 23
.set USBFS_bus_reset__INTC_PRIOR_NUM, 7
.set USBFS_bus_reset__INTC_PRIOR_REG, CYREG_NVIC_PRI_23
.set USBFS_bus_reset__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set USBFS_bus_reset__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0

/* USBFS_Dm */
.set USBFS_Dm__0__INTTYPE, CYREG_PICU15_INTTYPE7
.set USBFS_Dm__0__MASK, 0x80
.set USBFS_Dm__0__PC, CYREG_IO_PC_PRT15_7_6_PC1
.set USBFS_Dm__0__PORT, 15
.set USBFS_Dm__0__SHIFT, 7
.set USBFS_Dm__AG, CYREG_PRT15_AG
.set USBFS_Dm__AMUX, CYREG_PRT15_AMUX
.set USBFS_Dm__BIE, CYREG_PRT15_BIE
.set USBFS_Dm__BIT_MASK, CYREG_PRT15_BIT_MASK
.set USBFS_Dm__BYP, CYREG_PRT15_BYP
.set USBFS_Dm__CTL, CYREG_PRT15_CTL
.set USBFS_Dm__DM0, CYREG_PRT15_DM0
.set USBFS_Dm__DM1, CYREG_PRT15_DM1
.set USBFS_Dm__DM2, CYREG_PRT15_DM2
.set USBFS_Dm__DR, CYREG_PRT15_DR
.set USBFS_Dm__INP_DIS, CYREG_PRT15_INP_DIS
.set USBFS_Dm__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU15_BASE
.set USBFS_Dm__LCD_COM_SEG, CYREG_PRT15_LCD_COM_SEG
.set USBFS_Dm__LCD_EN, CYREG_PRT15_LCD_EN
.set USBFS_Dm__MASK, 0x80
.set USBFS_Dm__PORT, 15
.set USBFS_Dm__PRT, CYREG_PRT15_PRT
.set USBFS_Dm__PRTDSI__CAPS_SEL, CYREG_PRT15_CAPS_SEL
.set USBFS_Dm__PRTDSI__DBL_SYNC_IN, CYREG_PRT15_DBL_SYNC_IN
.set USBFS_Dm__PRTDSI__OE_SEL0, CYREG_PRT15_OE_SEL0
.set USBFS_Dm__PRTDSI__OE_SEL1, CYREG_PRT15_OE_SEL1
.set USBFS_Dm__PRTDSI__OUT_SEL0, CYREG_PRT15_OUT_SEL0
.set USBFS_Dm__PRTDSI__OUT_SEL1, CYREG_PRT15_OUT_SEL1
.set USBFS_Dm__PRTDSI__SYNC_OUT, CYREG_PRT15_SYNC_OUT
.set USBFS_Dm__PS, CYREG_PRT15_PS
.set USBFS_Dm__SHIFT, 7
.set USBFS_Dm__SLW, CYREG_PRT15_SLW

/* USBFS_Dp */
.set USBFS_Dp__0__INTTYPE, CYREG_PICU15_INTTYPE6
.set USBFS_Dp__0__MASK, 0x40
.set USBFS_Dp__0__PC, CYREG_IO_PC_PRT15_7_6_PC0
.set USBFS_Dp__0__PORT, 15
.set USBFS_Dp__0__SHIFT, 6
.set USBFS_Dp__AG, CYREG_PRT15_AG
.set USBFS_Dp__AMUX, CYREG_PRT15_AMUX
.set USBFS_Dp__BIE, CYREG_PRT15_BIE
.set USBFS_Dp__BIT_MASK, CYREG_PRT15_BIT_MASK
.set USBFS_Dp__BYP, CYREG_PRT15_BYP
.set USBFS_Dp__CTL, CYREG_PRT15_CTL
.set USBFS_Dp__DM0, CYREG_PRT15_DM0
.set USBFS_Dp__DM1, CYREG_PRT15_DM1
.set USBFS_Dp__DM2, CYREG_PRT15_DM2
.set USBFS_Dp__DR, CYREG_PRT15_DR
.set USBFS_Dp__INP_DIS, CYREG_PRT15_INP_DIS
.set USBFS_Dp__INTSTAT, CYREG_PICU15_INTSTAT
.set USBFS_Dp__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU15_BASE
.set USBFS_Dp__LCD_COM_SEG, CYREG_PRT15_LCD_COM_SEG
.set USBFS_Dp__LCD_EN, CYREG_PRT15_LCD_EN
.set USBFS_Dp__MASK, 0x40
.set USBFS_Dp__PORT, 15
.set USBFS_Dp__PRT, CYREG_PRT15_PRT
.set USBFS_Dp__PRTDSI__CAPS_SEL, CYREG_PRT15_CAPS_SEL
.set USBFS_Dp__PRTDSI__DBL_SYNC_IN, CYREG_PRT15_DBL_SYNC_IN
.set USBFS_Dp__PRTDSI__OE_SEL0, CYREG_PRT15_OE_SEL0
.set USBFS_Dp__PRTDSI__OE_SEL1, CYREG_PRT15_OE_SEL1
.set USBFS_Dp__PRTDSI__OUT_SEL0, CYREG_PRT15_OUT_SEL0
.set USBFS_Dp__PRTDSI__OUT_SEL1, CYREG_PRT15_OUT_SEL1
.set USBFS_Dp__PRTDSI__SYNC_OUT, CYREG_PRT15_SYNC_OUT
.set USBFS_Dp__PS, CYREG_PRT15_PS
.set USBFS_Dp__SHIFT, 6
.set USBFS_Dp__SLW, CYREG_PRT15_SLW
.set USBFS_Dp__SNAP, CYREG_PICU_15_SNAP_15

/* USBFS_dp_int */
.set USBFS_dp_int__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set USBFS_dp_int__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set USBFS_dp_int__INTC_MASK, 0x1000
.set USBFS_dp_int__INTC_NUMBER, 12
.set USBFS_dp_int__INTC_PRIOR_NUM, 7
.set USBFS_dp_int__INTC_PRIOR_REG, CYREG_NVIC_PRI_12
.set USBFS_dp_int__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set USBFS_dp_int__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0

/* USBFS_ep_0 */
.set USBFS_ep_0__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set USBFS_ep_0__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set USBFS_ep_0__INTC_MASK, 0x1000000
.set USBFS_ep_0__INTC_NUMBER, 24
.set USBFS_ep_0__INTC_PRIOR_NUM, 7
.set USBFS_ep_0__INTC_PRIOR_REG, CYREG_NVIC_PRI_24
.set USBFS_ep_0__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set USBFS_ep_0__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0

/* USBFS_ep_1 */
.set USBFS_ep_1__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set USBFS_ep_1__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set USBFS_ep_1__INTC_MASK, 0x01
.set USBFS_ep_1__INTC_NUMBER, 0
.set USBFS_ep_1__INTC_PRIOR_NUM, 7
.set USBFS_ep_1__INTC_PRIOR_REG, CYREG_NVIC_PRI_0
.set USBFS_ep_1__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set USBFS_ep_1__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0

/* USBFS_ep_2 */
.set USBFS_ep_2__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set USBFS_ep_2__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set USBFS_ep_2__INTC_MASK, 0x02
.set USBFS_ep_2__INTC_NUMBER, 1
.set USBFS_ep_2__INTC_PRIOR_NUM, 7
.set USBFS_ep_2__INTC_PRIOR_REG, CYREG_NVIC_PRI_1
.set USBFS_ep_2__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set USBFS_ep_2__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0

/* USBFS_ep_3 */
.set USBFS_ep_3__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set USBFS_ep_3__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set USBFS_ep_3__INTC_MASK, 0x04
.set USBFS_ep_3__INTC_NUMBER, 2
.set USBFS_ep_3__INTC_PRIOR_NUM, 7
.set USBFS_ep_3__INTC_PRIOR_REG, CYREG_NVIC_PRI_2
.set USBFS_ep_3__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set USBFS_ep_3__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0

/* USBFS_ord_int */
.set USBFS_ord_int__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set USBFS_ord_int__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set USBFS_ord_int__INTC_MASK, 0x2000000
.set USBFS_ord_int__INTC_NUMBER, 25
.set USBFS_ord_int__INTC_PRIOR_NUM, 7
.set USBFS_ord_int__INTC_PRIOR_REG, CYREG_NVIC_PRI_25
.set USBFS_ord_int__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set USBFS_ord_int__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0

/* USBFS_USB */
.set USBFS_USB__ARB_CFG, CYREG_USB_ARB_CFG
.set USBFS_USB__ARB_EP1_CFG, CYREG_USB_ARB_EP1_CFG
.set USBFS_USB__ARB_EP1_INT_EN, CYREG_USB_ARB_EP1_INT_EN
.set USBFS_USB__ARB_EP1_SR, CYREG_USB_ARB_EP1_SR
.set USBFS_USB__ARB_EP2_CFG, CYREG_USB_ARB_EP2_CFG
.set USBFS_USB__ARB_EP2_INT_EN, CYREG_USB_ARB_EP2_INT_EN
.set USBFS_USB__ARB_EP2_SR, CYREG_USB_ARB_EP2_SR
.set USBFS_USB__ARB_EP3_CFG, CYREG_USB_ARB_EP3_CFG
.set USBFS_USB__ARB_EP3_INT_EN, CYREG_USB_ARB_EP3_INT_EN
.set USBFS_USB__ARB_EP3_SR, CYREG_USB_ARB_EP3_SR
.set USBFS_USB__ARB_EP4_CFG, CYREG_USB_ARB_EP4_CFG
.set USBFS_USB__ARB_EP4_INT_EN, CYREG_USB_ARB_EP4_INT_EN
.set USBFS_USB__ARB_EP4_SR, CYREG_USB_ARB_EP4_SR
.set USBFS_USB__ARB_EP5_CFG, CYREG_USB_ARB_EP5_CFG
.set USBFS_USB__ARB_EP5_INT_EN, CYREG_USB_ARB_EP5_INT_EN
.set USBFS_USB__ARB_EP5_SR, CYREG_USB_ARB_EP5_SR
.set USBFS_USB__ARB_EP6_CFG, CYREG_USB_ARB_EP6_CFG
.set USBFS_USB__ARB_EP6_INT_EN, CYREG_USB_ARB_EP6_INT_EN
.set USBFS_USB__ARB_EP6_SR, CYREG_USB_ARB_EP6_SR
.set USBFS_USB__ARB_EP7_CFG, CYREG_USB_ARB_EP7_CFG
.set USBFS_USB__ARB_EP7_INT_EN, CYREG_USB_ARB_EP7_INT_EN
.set USBFS_USB__ARB_EP7_SR, CYREG_USB_ARB_EP7_SR
.set USBFS_USB__ARB_EP8_CFG, CYREG_USB_ARB_EP8_CFG
.set USBFS_USB__ARB_EP8_INT_EN, CYREG_USB_ARB_EP8_INT_EN
.set USBFS_USB__ARB_EP8_SR, CYREG_USB_ARB_EP8_SR
.set USBFS_USB__ARB_INT_EN, CYREG_USB_ARB_INT_EN
.set USBFS_USB__ARB_INT_SR, CYREG_USB_ARB_INT_SR
.set USBFS_USB__ARB_RW1_DR, CYREG_USB_ARB_RW1_DR
.set USBFS_USB__ARB_RW1_RA, CYREG_USB_ARB_RW1_RA
.set USBFS_USB__ARB_RW1_RA_MSB, CYREG_USB_ARB_RW1_RA_MSB
.set USBFS_USB__ARB_RW1_WA, CYREG_USB_ARB_RW1_WA
.set USBFS_USB__ARB_RW1_WA_MSB, CYREG_USB_ARB_RW1_WA_MSB
.set USBFS_USB__ARB_RW2_DR, CYREG_USB_ARB_RW2_DR
.set USBFS_USB__ARB_RW2_RA, CYREG_USB_ARB_RW2_RA
.set USBFS_USB__ARB_RW2_RA_MSB, CYREG_USB_ARB_RW2_RA_MSB
.set USBFS_USB__ARB_RW2_WA, CYREG_USB_ARB_RW2_WA
.set USBFS_USB__ARB_RW2_WA_MSB, CYREG_USB_ARB_RW2_WA_MSB
.set USBFS_USB__ARB_RW3_DR, CYREG_USB_ARB_RW3_DR
.set USBFS_USB__ARB_RW3_RA, CYREG_USB_ARB_RW3_RA
.set USBFS_USB__ARB_RW3_RA_MSB, CYREG_USB_ARB_RW3_RA_MSB
.set USBFS_USB__ARB_RW3_WA, CYREG_USB_ARB_RW3_WA
.set USBFS_USB__ARB_RW3_WA_MSB, CYREG_USB_ARB_RW3_WA_MSB
.set USBFS_USB__ARB_RW4_DR, CYREG_USB_ARB_RW4_DR
.set USBFS_USB__ARB_RW4_RA, CYREG_USB_ARB_RW4_RA
.set USBFS_USB__ARB_RW4_RA_MSB, CYREG_USB_ARB_RW4_RA_MSB
.set USBFS_USB__ARB_RW4_WA, CYREG_USB_ARB_RW4_WA
.set USBFS_USB__ARB_RW4_WA_MSB, CYREG_USB_ARB_RW4_WA_MSB
.set USBFS_USB__ARB_RW5_DR, CYREG_USB_ARB_RW5_DR
.set USBFS_USB__ARB_RW5_RA, CYREG_USB_ARB_RW5_RA
.set USBFS_USB__ARB_RW5_RA_MSB, CYREG_USB_ARB_RW5_RA_MSB
.set USBFS_USB__ARB_RW5_WA, CYREG_USB_ARB_RW5_WA
.set USBFS_USB__ARB_RW5_WA_MSB, CYREG_USB_ARB_RW5_WA_MSB
.set USBFS_USB__ARB_RW6_DR, CYREG_USB_ARB_RW6_DR
.set USBFS_USB__ARB_RW6_RA, CYREG_USB_ARB_RW6_RA
.set USBFS_USB__ARB_RW6_RA_MSB, CYREG_USB_ARB_RW6_RA_MSB
.set USBFS_USB__ARB_RW6_WA, CYREG_USB_ARB_RW6_WA
.set USBFS_USB__ARB_RW6_WA_MSB, CYREG_USB_ARB_RW6_WA_MSB
.set USBFS_USB__ARB_RW7_DR, CYREG_USB_ARB_RW7_DR
.set USBFS_USB__ARB_RW7_RA, CYREG_USB_ARB_RW7_RA
.set USBFS_USB__ARB_RW7_RA_MSB, CYREG_USB_ARB_RW7_RA_MSB
.set USBFS_USB__ARB_RW7_WA, CYREG_USB_ARB_RW7_WA
.set USBFS_USB__ARB_RW7_WA_MSB, CYREG_USB_ARB_RW7_WA_MSB
.set USBFS_USB__ARB_RW8_DR, CYREG_USB_ARB_RW8_DR
.set USBFS_USB__ARB_RW8_RA, CYREG_USB_ARB_RW8_RA
.set USBFS_USB__ARB_RW8_RA_MSB, CYREG_USB_ARB_RW8_RA_MSB
.set USBFS_USB__ARB_RW8_WA, CYREG_USB_ARB_RW8_WA
.set USBFS_USB__ARB_RW8_WA_MSB, CYREG_USB_ARB_RW8_WA_MSB
.set USBFS_USB__BUF_SIZE, CYREG_USB_BUF_SIZE
.set USBFS_USB__BUS_RST_CNT, CYREG_USB_BUS_RST_CNT
.set USBFS_USB__CR0, CYREG_USB_CR0
.set USBFS_USB__CR1, CYREG_USB_CR1
.set USBFS_USB__CWA, CYREG_USB_CWA
.set USBFS_USB__CWA_MSB, CYREG_USB_CWA_MSB
.set USBFS_USB__DMA_THRES, CYREG_USB_DMA_THRES
.set USBFS_USB__DMA_THRES_MSB, CYREG_USB_DMA_THRES_MSB
.set USBFS_USB__DYN_RECONFIG, CYREG_USB_DYN_RECONFIG
.set USBFS_USB__EP_ACTIVE, CYREG_USB_EP_ACTIVE
.set USBFS_USB__EP_TYPE, CYREG_USB_EP_TYPE
.set USBFS_USB__EP0_CNT, CYREG_USB_EP0_CNT
.set USBFS_USB__EP0_CR, CYREG_USB_EP0_CR
.set USBFS_USB__EP0_DR0, CYREG_USB_EP0_DR0
.set USBFS_USB__EP0_DR1, CYREG_USB_EP0_DR1
.set USBFS_USB__EP0_DR2, CYREG_USB_EP0_DR2
.set USBFS_USB__EP0_DR3, CYREG_USB_EP0_DR3
.set USBFS_USB__EP0_DR4, CYREG_USB_EP0_DR4
.set USBFS_USB__EP0_DR5, CYREG_USB_EP0_DR5
.set USBFS_USB__EP0_DR6, CYREG_USB_EP0_DR6
.set USBFS_USB__EP0_DR7, CYREG_USB_EP0_DR7
.set USBFS_USB__MEM_DATA, CYREG_USB_MEM_DATA_MBASE
.set USBFS_USB__PM_ACT_CFG, CYREG_PM_ACT_CFG5
.set USBFS_USB__PM_ACT_MSK, 0x01
.set USBFS_USB__PM_STBY_CFG, CYREG_PM_STBY_CFG5
.set USBFS_USB__PM_STBY_MSK, 0x01
.set USBFS_USB__SIE_EP_INT_EN, CYREG_USB_SIE_EP_INT_EN
.set USBFS_USB__SIE_EP_INT_SR, CYREG_USB_SIE_EP_INT_SR
.set USBFS_USB__SIE_EP1_CNT0, CYREG_USB_SIE_EP1_CNT0
.set USBFS_USB__SIE_EP1_CNT1, CYREG_USB_SIE_EP1_CNT1
.set USBFS_USB__SIE_EP1_CR0, CYREG_USB_SIE_EP1_CR0
.set USBFS_USB__SIE_EP2_CNT0, CYREG_USB_SIE_EP2_CNT0
.set USBFS_USB__SIE_EP2_CNT1, CYREG_USB_SIE_EP2_CNT1
.set USBFS_USB__SIE_EP2_CR0, CYREG_USB_SIE_EP2_CR0
.set USBFS_USB__SIE_EP3_CNT0, CYREG_USB_SIE_EP3_CNT0
.set USBFS_USB__SIE_EP3_CNT1, CYREG_USB_SIE_EP3_CNT1
.set USBFS_USB__SIE_EP3_CR0, CYREG_USB_SIE_EP3_CR0
.set USBFS_USB__SIE_EP4_CNT0, CYREG_USB_SIE_EP4_CNT0
.set USBFS_USB__SIE_EP4_CNT1, CYREG_USB_SIE_EP4_CNT1
.set USBFS_USB__SIE_EP4_CR0, CYREG_USB_SIE_EP4_CR0
.set USBFS_USB__SIE_EP5_CNT0, CYREG_USB_SIE_EP5_CNT0
.set USBFS_USB__SIE_EP5_CNT1, CYREG_USB_SIE_EP5_CNT1
.set USBFS_USB__SIE_EP5_CR0, CYREG_USB_SIE_EP5_CR0
.set USBFS_USB__SIE_EP6_CNT0, CYREG_USB_SIE_EP6_CNT0
.set USBFS_USB__SIE_EP6_CNT1, CYREG_USB_SIE_EP6_CNT1
.set USBFS_USB__SIE_EP6_CR0, CYREG_USB_SIE_EP6_CR0
.set USBFS_USB__SIE_EP7_CNT0, CYREG_USB_SIE_EP7_CNT0
.set USBFS_USB__SIE_EP7_CNT1, CYREG_USB_SIE_EP7_CNT1
.set USBFS_USB__SIE_EP7_CR0, CYREG_USB_SIE_EP7_CR0
.set USBFS_USB__SIE_EP8_CNT0, CYREG_USB_SIE_EP8_CNT0
.set USBFS_USB__SIE_EP8_CNT1, CYREG_USB_SIE_EP8_CNT1
.set USBFS_USB__SIE_EP8_CR0, CYREG_USB_SIE_EP8_CR0
.set USBFS_USB__SOF0, CYREG_USB_SOF0
.set USBFS_USB__SOF1, CYREG_USB_SOF1
.set USBFS_USB__USB_CLK_EN, CYREG_USB_USB_CLK_EN
.set USBFS_USB__USBIO_CR0, CYREG_USB_USBIO_CR0
.set USBFS_USB__USBIO_CR1, CYREG_USB_USBIO_CR1

/* P1_LOW */
.set P1_LOW__0__INTTYPE, CYREG_PICU4_INTTYPE0
.set P1_LOW__0__MASK, 0x01
.set P1_LOW__0__PC, CYREG_PRT4_PC0
.set P1_LOW__0__PORT, 4
.set P1_LOW__0__SHIFT, 0
.set P1_LOW__1__INTTYPE, CYREG_PICU4_INTTYPE1
.set P1_LOW__1__MASK, 0x02
.set P1_LOW__1__PC, CYREG_PRT4_PC1
.set P1_LOW__1__PORT, 4
.set P1_LOW__1__SHIFT, 1
.set P1_LOW__2__INTTYPE, CYREG_PICU4_INTTYPE2
.set P1_LOW__2__MASK, 0x04
.set P1_LOW__2__PC, CYREG_PRT4_PC2
.set P1_LOW__2__PORT, 4
.set P1_LOW__2__SHIFT, 2
.set P1_LOW__3__INTTYPE, CYREG_PICU4_INTTYPE3
.set P1_LOW__3__MASK, 0x08
.set P1_LOW__3__PC, CYREG_PRT4_PC3
.set P1_LOW__3__PORT, 4
.set P1_LOW__3__SHIFT, 3
.set P1_LOW__4__INTTYPE, CYREG_PICU4_INTTYPE4
.set P1_LOW__4__MASK, 0x10
.set P1_LOW__4__PC, CYREG_PRT4_PC4
.set P1_LOW__4__PORT, 4
.set P1_LOW__4__SHIFT, 4
.set P1_LOW__5__INTTYPE, CYREG_PICU4_INTTYPE5
.set P1_LOW__5__MASK, 0x20
.set P1_LOW__5__PC, CYREG_PRT4_PC5
.set P1_LOW__5__PORT, 4
.set P1_LOW__5__SHIFT, 5
.set P1_LOW__6__INTTYPE, CYREG_PICU4_INTTYPE6
.set P1_LOW__6__MASK, 0x40
.set P1_LOW__6__PC, CYREG_PRT4_PC6
.set P1_LOW__6__PORT, 4
.set P1_LOW__6__SHIFT, 6
.set P1_LOW__7__INTTYPE, CYREG_PICU4_INTTYPE7
.set P1_LOW__7__MASK, 0x80
.set P1_LOW__7__PC, CYREG_PRT4_PC7
.set P1_LOW__7__PORT, 4
.set P1_LOW__7__SHIFT, 7
.set P1_LOW__AG, CYREG_PRT4_AG
.set P1_LOW__AMUX, CYREG_PRT4_AMUX
.set P1_LOW__BIE, CYREG_PRT4_BIE
.set P1_LOW__BIT_MASK, CYREG_PRT4_BIT_MASK
.set P1_LOW__BYP, CYREG_PRT4_BYP
.set P1_LOW__CTL, CYREG_PRT4_CTL
.set P1_LOW__DM0, CYREG_PRT4_DM0
.set P1_LOW__DM1, CYREG_PRT4_DM1
.set P1_LOW__DM2, CYREG_PRT4_DM2
.set P1_LOW__DR, CYREG_PRT4_DR
.set P1_LOW__INP_DIS, CYREG_PRT4_INP_DIS
.set P1_LOW__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU4_BASE
.set P1_LOW__LCD_COM_SEG, CYREG_PRT4_LCD_COM_SEG
.set P1_LOW__LCD_EN, CYREG_PRT4_LCD_EN
.set P1_LOW__MASK, 0xFF
.set P1_LOW__PORT, 4
.set P1_LOW__PRT, CYREG_PRT4_PRT
.set P1_LOW__PRTDSI__CAPS_SEL, CYREG_PRT4_CAPS_SEL
.set P1_LOW__PRTDSI__DBL_SYNC_IN, CYREG_PRT4_DBL_SYNC_IN
.set P1_LOW__PRTDSI__OE_SEL0, CYREG_PRT4_OE_SEL0
.set P1_LOW__PRTDSI__OE_SEL1, CYREG_PRT4_OE_SEL1
.set P1_LOW__PRTDSI__OUT_SEL0, CYREG_PRT4_OUT_SEL0
.set P1_LOW__PRTDSI__OUT_SEL1, CYREG_PRT4_OUT_SEL1
.set P1_LOW__PRTDSI__SYNC_OUT, CYREG_PRT4_SYNC_OUT
.set P1_LOW__PS, CYREG_PRT4_PS
.set P1_LOW__SHIFT, 0
.set P1_LOW__SLW, CYREG_PRT4_SLW

/* P2_LOW */
.set P2_LOW__0__INTTYPE, CYREG_PICU2_INTTYPE0
.set P2_LOW__0__MASK, 0x01
.set P2_LOW__0__PC, CYREG_PRT2_PC0
.set P2_LOW__0__PORT, 2
.set P2_LOW__0__SHIFT, 0
.set P2_LOW__1__INTTYPE, CYREG_PICU2_INTTYPE1
.set P2_LOW__1__MASK, 0x02
.set P2_LOW__1__PC, CYREG_PRT2_PC1
.set P2_LOW__1__PORT, 2
.set P2_LOW__1__SHIFT, 1
.set P2_LOW__2__INTTYPE, CYREG_PICU2_INTTYPE2
.set P2_LOW__2__MASK, 0x04
.set P2_LOW__2__PC, CYREG_PRT2_PC2
.set P2_LOW__2__PORT, 2
.set P2_LOW__2__SHIFT, 2
.set P2_LOW__3__INTTYPE, CYREG_PICU2_INTTYPE3
.set P2_LOW__3__MASK, 0x08
.set P2_LOW__3__PC, CYREG_PRT2_PC3
.set P2_LOW__3__PORT, 2
.set P2_LOW__3__SHIFT, 3
.set P2_LOW__4__INTTYPE, CYREG_PICU2_INTTYPE4
.set P2_LOW__4__MASK, 0x10
.set P2_LOW__4__PC, CYREG_PRT2_PC4
.set P2_LOW__4__PORT, 2
.set P2_LOW__4__SHIFT, 4
.set P2_LOW__5__INTTYPE, CYREG_PICU2_INTTYPE5
.set P2_LOW__5__MASK, 0x20
.set P2_LOW__5__PC, CYREG_PRT2_PC5
.set P2_LOW__5__PORT, 2
.set P2_LOW__5__SHIFT, 5
.set P2_LOW__6__INTTYPE, CYREG_PICU2_INTTYPE6
.set P2_LOW__6__MASK, 0x40
.set P2_LOW__6__PC, CYREG_PRT2_PC6
.set P2_LOW__6__PORT, 2
.set P2_LOW__6__SHIFT, 6
.set P2_LOW__7__INTTYPE, CYREG_PICU2_INTTYPE7
.set P2_LOW__7__MASK, 0x80
.set P2_LOW__7__PC, CYREG_PRT2_PC7
.set P2_LOW__7__PORT, 2
.set P2_LOW__7__SHIFT, 7
.set P2_LOW__AG, CYREG_PRT2_AG
.set P2_LOW__AMUX, CYREG_PRT2_AMUX
.set P2_LOW__BIE, CYREG_PRT2_BIE
.set P2_LOW__BIT_MASK, CYREG_PRT2_BIT_MASK
.set P2_LOW__BYP, CYREG_PRT2_BYP
.set P2_LOW__CTL, CYREG_PRT2_CTL
.set P2_LOW__DM0, CYREG_PRT2_DM0
.set P2_LOW__DM1, CYREG_PRT2_DM1
.set P2_LOW__DM2, CYREG_PRT2_DM2
.set P2_LOW__DR, CYREG_PRT2_DR
.set P2_LOW__INP_DIS, CYREG_PRT2_INP_DIS
.set P2_LOW__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU2_BASE
.set P2_LOW__LCD_COM_SEG, CYREG_PRT2_LCD_COM_SEG
.set P2_LOW__LCD_EN, CYREG_PRT2_LCD_EN
.set P2_LOW__MASK, 0xFF
.set P2_LOW__PORT, 2
.set P2_LOW__PRT, CYREG_PRT2_PRT
.set P2_LOW__PRTDSI__CAPS_SEL, CYREG_PRT2_CAPS_SEL
.set P2_LOW__PRTDSI__DBL_SYNC_IN, CYREG_PRT2_DBL_SYNC_IN
.set P2_LOW__PRTDSI__OE_SEL0, CYREG_PRT2_OE_SEL0
.set P2_LOW__PRTDSI__OE_SEL1, CYREG_PRT2_OE_SEL1
.set P2_LOW__PRTDSI__OUT_SEL0, CYREG_PRT2_OUT_SEL0
.set P2_LOW__PRTDSI__OUT_SEL1, CYREG_PRT2_OUT_SEL1
.set P2_LOW__PRTDSI__SYNC_OUT, CYREG_PRT2_SYNC_OUT
.set P2_LOW__PS, CYREG_PRT2_PS
.set P2_LOW__SHIFT, 0
.set P2_LOW__SLW, CYREG_PRT2_SLW

/* P1_HIGH */
.set P1_HIGH__0__INTTYPE, CYREG_PICU0_INTTYPE0
.set P1_HIGH__0__MASK, 0x01
.set P1_HIGH__0__PC, CYREG_PRT0_PC0
.set P1_HIGH__0__PORT, 0
.set P1_HIGH__0__SHIFT, 0
.set P1_HIGH__1__INTTYPE, CYREG_PICU0_INTTYPE1
.set P1_HIGH__1__MASK, 0x02
.set P1_HIGH__1__PC, CYREG_PRT0_PC1
.set P1_HIGH__1__PORT, 0
.set P1_HIGH__1__SHIFT, 1
.set P1_HIGH__2__INTTYPE, CYREG_PICU0_INTTYPE2
.set P1_HIGH__2__MASK, 0x04
.set P1_HIGH__2__PC, CYREG_PRT0_PC2
.set P1_HIGH__2__PORT, 0
.set P1_HIGH__2__SHIFT, 2
.set P1_HIGH__3__INTTYPE, CYREG_PICU0_INTTYPE3
.set P1_HIGH__3__MASK, 0x08
.set P1_HIGH__3__PC, CYREG_PRT0_PC3
.set P1_HIGH__3__PORT, 0
.set P1_HIGH__3__SHIFT, 3
.set P1_HIGH__4__INTTYPE, CYREG_PICU0_INTTYPE4
.set P1_HIGH__4__MASK, 0x10
.set P1_HIGH__4__PC, CYREG_PRT0_PC4
.set P1_HIGH__4__PORT, 0
.set P1_HIGH__4__SHIFT, 4
.set P1_HIGH__5__INTTYPE, CYREG_PICU0_INTTYPE5
.set P1_HIGH__5__MASK, 0x20
.set P1_HIGH__5__PC, CYREG_PRT0_PC5
.set P1_HIGH__5__PORT, 0
.set P1_HIGH__5__SHIFT, 5
.set P1_HIGH__6__INTTYPE, CYREG_PICU0_INTTYPE6
.set P1_HIGH__6__MASK, 0x40
.set P1_HIGH__6__PC, CYREG_PRT0_PC6
.set P1_HIGH__6__PORT, 0
.set P1_HIGH__6__SHIFT, 6
.set P1_HIGH__7__INTTYPE, CYREG_PICU0_INTTYPE7
.set P1_HIGH__7__MASK, 0x80
.set P1_HIGH__7__PC, CYREG_PRT0_PC7
.set P1_HIGH__7__PORT, 0
.set P1_HIGH__7__SHIFT, 7
.set P1_HIGH__AG, CYREG_PRT0_AG
.set P1_HIGH__AMUX, CYREG_PRT0_AMUX
.set P1_HIGH__BIE, CYREG_PRT0_BIE
.set P1_HIGH__BIT_MASK, CYREG_PRT0_BIT_MASK
.set P1_HIGH__BYP, CYREG_PRT0_BYP
.set P1_HIGH__CTL, CYREG_PRT0_CTL
.set P1_HIGH__DM0, CYREG_PRT0_DM0
.set P1_HIGH__DM1, CYREG_PRT0_DM1
.set P1_HIGH__DM2, CYREG_PRT0_DM2
.set P1_HIGH__DR, CYREG_PRT0_DR
.set P1_HIGH__INP_DIS, CYREG_PRT0_INP_DIS
.set P1_HIGH__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU0_BASE
.set P1_HIGH__LCD_COM_SEG, CYREG_PRT0_LCD_COM_SEG
.set P1_HIGH__LCD_EN, CYREG_PRT0_LCD_EN
.set P1_HIGH__MASK, 0xFF
.set P1_HIGH__PORT, 0
.set P1_HIGH__PRT, CYREG_PRT0_PRT
.set P1_HIGH__PRTDSI__CAPS_SEL, CYREG_PRT0_CAPS_SEL
.set P1_HIGH__PRTDSI__DBL_SYNC_IN, CYREG_PRT0_DBL_SYNC_IN
.set P1_HIGH__PRTDSI__OE_SEL0, CYREG_PRT0_OE_SEL0
.set P1_HIGH__PRTDSI__OE_SEL1, CYREG_PRT0_OE_SEL1
.set P1_HIGH__PRTDSI__OUT_SEL0, CYREG_PRT0_OUT_SEL0
.set P1_HIGH__PRTDSI__OUT_SEL1, CYREG_PRT0_OUT_SEL1
.set P1_HIGH__PRTDSI__SYNC_OUT, CYREG_PRT0_SYNC_OUT
.set P1_HIGH__PS, CYREG_PRT0_PS
.set P1_HIGH__SHIFT, 0
.set P1_HIGH__SLW, CYREG_PRT0_SLW

/* P2_HIGH */
.set P2_HIGH__0__INTTYPE, CYREG_PICU5_INTTYPE0
.set P2_HIGH__0__MASK, 0x01
.set P2_HIGH__0__PC, CYREG_PRT5_PC0
.set P2_HIGH__0__PORT, 5
.set P2_HIGH__0__SHIFT, 0
.set P2_HIGH__1__INTTYPE, CYREG_PICU5_INTTYPE1
.set P2_HIGH__1__MASK, 0x02
.set P2_HIGH__1__PC, CYREG_PRT5_PC1
.set P2_HIGH__1__PORT, 5
.set P2_HIGH__1__SHIFT, 1
.set P2_HIGH__2__INTTYPE, CYREG_PICU5_INTTYPE2
.set P2_HIGH__2__MASK, 0x04
.set P2_HIGH__2__PC, CYREG_PRT5_PC2
.set P2_HIGH__2__PORT, 5
.set P2_HIGH__2__SHIFT, 2
.set P2_HIGH__3__INTTYPE, CYREG_PICU5_INTTYPE3
.set P2_HIGH__3__MASK, 0x08
.set P2_HIGH__3__PC, CYREG_PRT5_PC3
.set P2_HIGH__3__PORT, 5
.set P2_HIGH__3__SHIFT, 3
.set P2_HIGH__4__INTTYPE, CYREG_PICU5_INTTYPE4
.set P2_HIGH__4__MASK, 0x10
.set P2_HIGH__4__PC, CYREG_PRT5_PC4
.set P2_HIGH__4__PORT, 5
.set P2_HIGH__4__SHIFT, 4
.set P2_HIGH__5__INTTYPE, CYREG_PICU5_INTTYPE5
.set P2_HIGH__5__MASK, 0x20
.set P2_HIGH__5__PC, CYREG_PRT5_PC5
.set P2_HIGH__5__PORT, 5
.set P2_HIGH__5__SHIFT, 5
.set P2_HIGH__6__INTTYPE, CYREG_PICU5_INTTYPE6
.set P2_HIGH__6__MASK, 0x40
.set P2_HIGH__6__PC, CYREG_PRT5_PC6
.set P2_HIGH__6__PORT, 5
.set P2_HIGH__6__SHIFT, 6
.set P2_HIGH__7__INTTYPE, CYREG_PICU5_INTTYPE7
.set P2_HIGH__7__MASK, 0x80
.set P2_HIGH__7__PC, CYREG_PRT5_PC7
.set P2_HIGH__7__PORT, 5
.set P2_HIGH__7__SHIFT, 7
.set P2_HIGH__AG, CYREG_PRT5_AG
.set P2_HIGH__AMUX, CYREG_PRT5_AMUX
.set P2_HIGH__BIE, CYREG_PRT5_BIE
.set P2_HIGH__BIT_MASK, CYREG_PRT5_BIT_MASK
.set P2_HIGH__BYP, CYREG_PRT5_BYP
.set P2_HIGH__CTL, CYREG_PRT5_CTL
.set P2_HIGH__DM0, CYREG_PRT5_DM0
.set P2_HIGH__DM1, CYREG_PRT5_DM1
.set P2_HIGH__DM2, CYREG_PRT5_DM2
.set P2_HIGH__DR, CYREG_PRT5_DR
.set P2_HIGH__INP_DIS, CYREG_PRT5_INP_DIS
.set P2_HIGH__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU5_BASE
.set P2_HIGH__LCD_COM_SEG, CYREG_PRT5_LCD_COM_SEG
.set P2_HIGH__LCD_EN, CYREG_PRT5_LCD_EN
.set P2_HIGH__MASK, 0xFF
.set P2_HIGH__PORT, 5
.set P2_HIGH__PRT, CYREG_PRT5_PRT
.set P2_HIGH__PRTDSI__CAPS_SEL, CYREG_PRT5_CAPS_SEL
.set P2_HIGH__PRTDSI__DBL_SYNC_IN, CYREG_PRT5_DBL_SYNC_IN
.set P2_HIGH__PRTDSI__OE_SEL0, CYREG_PRT5_OE_SEL0
.set P2_HIGH__PRTDSI__OE_SEL1, CYREG_PRT5_OE_SEL1
.set P2_HIGH__PRTDSI__OUT_SEL0, CYREG_PRT5_OUT_SEL0
.set P2_HIGH__PRTDSI__OUT_SEL1, CYREG_PRT5_OUT_SEL1
.set P2_HIGH__PRTDSI__SYNC_OUT, CYREG_PRT5_SYNC_OUT
.set P2_HIGH__PS, CYREG_PRT5_PS
.set P2_HIGH__SHIFT, 0
.set P2_HIGH__SLW, CYREG_PRT5_SLW

/* SR_P1_LOW */
.set SR_P1_LOW_sts_sts_reg__0__MASK, 0x01
.set SR_P1_LOW_sts_sts_reg__0__POS, 0
.set SR_P1_LOW_sts_sts_reg__1__MASK, 0x02
.set SR_P1_LOW_sts_sts_reg__1__POS, 1
.set SR_P1_LOW_sts_sts_reg__16BIT_STATUS_AUX_CTL_REG, CYREG_B0_UDB05_06_ACTL
.set SR_P1_LOW_sts_sts_reg__16BIT_STATUS_REG, CYREG_B0_UDB05_06_ST
.set SR_P1_LOW_sts_sts_reg__2__MASK, 0x04
.set SR_P1_LOW_sts_sts_reg__2__POS, 2
.set SR_P1_LOW_sts_sts_reg__3__MASK, 0x08
.set SR_P1_LOW_sts_sts_reg__3__POS, 3
.set SR_P1_LOW_sts_sts_reg__4__MASK, 0x10
.set SR_P1_LOW_sts_sts_reg__4__POS, 4
.set SR_P1_LOW_sts_sts_reg__5__MASK, 0x20
.set SR_P1_LOW_sts_sts_reg__5__POS, 5
.set SR_P1_LOW_sts_sts_reg__6__MASK, 0x40
.set SR_P1_LOW_sts_sts_reg__6__POS, 6
.set SR_P1_LOW_sts_sts_reg__7__MASK, 0x80
.set SR_P1_LOW_sts_sts_reg__7__POS, 7
.set SR_P1_LOW_sts_sts_reg__MASK, 0xFF
.set SR_P1_LOW_sts_sts_reg__MASK_REG, CYREG_B0_UDB05_MSK
.set SR_P1_LOW_sts_sts_reg__MASK_ST_AUX_CTL_REG, CYREG_B0_UDB05_MSK_ACTL
.set SR_P1_LOW_sts_sts_reg__PER_ST_AUX_CTL_REG, CYREG_B0_UDB05_MSK_ACTL
.set SR_P1_LOW_sts_sts_reg__STATUS_AUX_CTL_REG, CYREG_B0_UDB05_ACTL
.set SR_P1_LOW_sts_sts_reg__STATUS_CNT_REG, CYREG_B0_UDB05_ST_CTL
.set SR_P1_LOW_sts_sts_reg__STATUS_CONTROL_REG, CYREG_B0_UDB05_ST_CTL
.set SR_P1_LOW_sts_sts_reg__STATUS_REG, CYREG_B0_UDB05_ST

/* SR_P2_LOW */
.set SR_P2_LOW_sts_sts_reg__0__MASK, 0x01
.set SR_P2_LOW_sts_sts_reg__0__POS, 0
.set SR_P2_LOW_sts_sts_reg__1__MASK, 0x02
.set SR_P2_LOW_sts_sts_reg__1__POS, 1
.set SR_P2_LOW_sts_sts_reg__16BIT_STATUS_AUX_CTL_REG, CYREG_B0_UDB10_11_ACTL
.set SR_P2_LOW_sts_sts_reg__16BIT_STATUS_REG, CYREG_B0_UDB10_11_ST
.set SR_P2_LOW_sts_sts_reg__2__MASK, 0x04
.set SR_P2_LOW_sts_sts_reg__2__POS, 2
.set SR_P2_LOW_sts_sts_reg__3__MASK, 0x08
.set SR_P2_LOW_sts_sts_reg__3__POS, 3
.set SR_P2_LOW_sts_sts_reg__4__MASK, 0x10
.set SR_P2_LOW_sts_sts_reg__4__POS, 4
.set SR_P2_LOW_sts_sts_reg__5__MASK, 0x20
.set SR_P2_LOW_sts_sts_reg__5__POS, 5
.set SR_P2_LOW_sts_sts_reg__6__MASK, 0x40
.set SR_P2_LOW_sts_sts_reg__6__POS, 6
.set SR_P2_LOW_sts_sts_reg__7__MASK, 0x80
.set SR_P2_LOW_sts_sts_reg__7__POS, 7
.set SR_P2_LOW_sts_sts_reg__MASK, 0xFF
.set SR_P2_LOW_sts_sts_reg__MASK_REG, CYREG_B0_UDB10_MSK
.set SR_P2_LOW_sts_sts_reg__STATUS_AUX_CTL_REG, CYREG_B0_UDB10_ACTL
.set SR_P2_LOW_sts_sts_reg__STATUS_REG, CYREG_B0_UDB10_ST

/* LIGHTS_LOW */
.set LIGHTS_LOW_Sync_ctrl_reg__0__MASK, 0x01
.set LIGHTS_LOW_Sync_ctrl_reg__0__POS, 0
.set LIGHTS_LOW_Sync_ctrl_reg__1__MASK, 0x02
.set LIGHTS_LOW_Sync_ctrl_reg__1__POS, 1
.set LIGHTS_LOW_Sync_ctrl_reg__16BIT_CONTROL_AUX_CTL_REG, CYREG_B1_UDB05_06_ACTL
.set LIGHTS_LOW_Sync_ctrl_reg__16BIT_CONTROL_CONTROL_REG, CYREG_B1_UDB05_06_CTL
.set LIGHTS_LOW_Sync_ctrl_reg__16BIT_CONTROL_COUNT_REG, CYREG_B1_UDB05_06_CTL
.set LIGHTS_LOW_Sync_ctrl_reg__16BIT_COUNT_CONTROL_REG, CYREG_B1_UDB05_06_CTL
.set LIGHTS_LOW_Sync_ctrl_reg__16BIT_COUNT_COUNT_REG, CYREG_B1_UDB05_06_CTL
.set LIGHTS_LOW_Sync_ctrl_reg__16BIT_MASK_MASK_REG, CYREG_B1_UDB05_06_MSK
.set LIGHTS_LOW_Sync_ctrl_reg__16BIT_MASK_PERIOD_REG, CYREG_B1_UDB05_06_MSK
.set LIGHTS_LOW_Sync_ctrl_reg__16BIT_PERIOD_MASK_REG, CYREG_B1_UDB05_06_MSK
.set LIGHTS_LOW_Sync_ctrl_reg__16BIT_PERIOD_PERIOD_REG, CYREG_B1_UDB05_06_MSK
.set LIGHTS_LOW_Sync_ctrl_reg__2__MASK, 0x04
.set LIGHTS_LOW_Sync_ctrl_reg__2__POS, 2
.set LIGHTS_LOW_Sync_ctrl_reg__3__MASK, 0x08
.set LIGHTS_LOW_Sync_ctrl_reg__3__POS, 3
.set LIGHTS_LOW_Sync_ctrl_reg__4__MASK, 0x10
.set LIGHTS_LOW_Sync_ctrl_reg__4__POS, 4
.set LIGHTS_LOW_Sync_ctrl_reg__5__MASK, 0x20
.set LIGHTS_LOW_Sync_ctrl_reg__5__POS, 5
.set LIGHTS_LOW_Sync_ctrl_reg__6__MASK, 0x40
.set LIGHTS_LOW_Sync_ctrl_reg__6__POS, 6
.set LIGHTS_LOW_Sync_ctrl_reg__7__MASK, 0x80
.set LIGHTS_LOW_Sync_ctrl_reg__7__POS, 7
.set LIGHTS_LOW_Sync_ctrl_reg__CONTROL_AUX_CTL_REG, CYREG_B1_UDB05_ACTL
.set LIGHTS_LOW_Sync_ctrl_reg__CONTROL_REG, CYREG_B1_UDB05_CTL
.set LIGHTS_LOW_Sync_ctrl_reg__CONTROL_ST_REG, CYREG_B1_UDB05_ST_CTL
.set LIGHTS_LOW_Sync_ctrl_reg__COUNT_REG, CYREG_B1_UDB05_CTL
.set LIGHTS_LOW_Sync_ctrl_reg__COUNT_ST_REG, CYREG_B1_UDB05_ST_CTL
.set LIGHTS_LOW_Sync_ctrl_reg__MASK, 0xFF
.set LIGHTS_LOW_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG, CYREG_B1_UDB05_MSK_ACTL
.set LIGHTS_LOW_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG, CYREG_B1_UDB05_MSK_ACTL
.set LIGHTS_LOW_Sync_ctrl_reg__PERIOD_REG, CYREG_B1_UDB05_MSK

/* SR_P1_HIGH */
.set SR_P1_HIGH_sts_sts_reg__0__MASK, 0x01
.set SR_P1_HIGH_sts_sts_reg__0__POS, 0
.set SR_P1_HIGH_sts_sts_reg__1__MASK, 0x02
.set SR_P1_HIGH_sts_sts_reg__1__POS, 1
.set SR_P1_HIGH_sts_sts_reg__16BIT_STATUS_AUX_CTL_REG, CYREG_B0_UDB02_03_ACTL
.set SR_P1_HIGH_sts_sts_reg__16BIT_STATUS_REG, CYREG_B0_UDB02_03_ST
.set SR_P1_HIGH_sts_sts_reg__2__MASK, 0x04
.set SR_P1_HIGH_sts_sts_reg__2__POS, 2
.set SR_P1_HIGH_sts_sts_reg__3__MASK, 0x08
.set SR_P1_HIGH_sts_sts_reg__3__POS, 3
.set SR_P1_HIGH_sts_sts_reg__4__MASK, 0x10
.set SR_P1_HIGH_sts_sts_reg__4__POS, 4
.set SR_P1_HIGH_sts_sts_reg__5__MASK, 0x20
.set SR_P1_HIGH_sts_sts_reg__5__POS, 5
.set SR_P1_HIGH_sts_sts_reg__6__MASK, 0x40
.set SR_P1_HIGH_sts_sts_reg__6__POS, 6
.set SR_P1_HIGH_sts_sts_reg__7__MASK, 0x80
.set SR_P1_HIGH_sts_sts_reg__7__POS, 7
.set SR_P1_HIGH_sts_sts_reg__MASK, 0xFF
.set SR_P1_HIGH_sts_sts_reg__MASK_REG, CYREG_B0_UDB02_MSK
.set SR_P1_HIGH_sts_sts_reg__STATUS_AUX_CTL_REG, CYREG_B0_UDB02_ACTL
.set SR_P1_HIGH_sts_sts_reg__STATUS_REG, CYREG_B0_UDB02_ST

/* SR_P2_HIGH */
.set SR_P2_HIGH_sts_sts_reg__0__MASK, 0x01
.set SR_P2_HIGH_sts_sts_reg__0__POS, 0
.set SR_P2_HIGH_sts_sts_reg__1__MASK, 0x02
.set SR_P2_HIGH_sts_sts_reg__1__POS, 1
.set SR_P2_HIGH_sts_sts_reg__16BIT_STATUS_AUX_CTL_REG, CYREG_B1_UDB04_05_ACTL
.set SR_P2_HIGH_sts_sts_reg__16BIT_STATUS_REG, CYREG_B1_UDB04_05_ST
.set SR_P2_HIGH_sts_sts_reg__2__MASK, 0x04
.set SR_P2_HIGH_sts_sts_reg__2__POS, 2
.set SR_P2_HIGH_sts_sts_reg__3__MASK, 0x08
.set SR_P2_HIGH_sts_sts_reg__3__POS, 3
.set SR_P2_HIGH_sts_sts_reg__4__MASK, 0x10
.set SR_P2_HIGH_sts_sts_reg__4__POS, 4
.set SR_P2_HIGH_sts_sts_reg__5__MASK, 0x20
.set SR_P2_HIGH_sts_sts_reg__5__POS, 5
.set SR_P2_HIGH_sts_sts_reg__6__MASK, 0x40
.set SR_P2_HIGH_sts_sts_reg__6__POS, 6
.set SR_P2_HIGH_sts_sts_reg__7__MASK, 0x80
.set SR_P2_HIGH_sts_sts_reg__7__POS, 7
.set SR_P2_HIGH_sts_sts_reg__MASK, 0xFF
.set SR_P2_HIGH_sts_sts_reg__MASK_REG, CYREG_B1_UDB04_MSK
.set SR_P2_HIGH_sts_sts_reg__STATUS_AUX_CTL_REG, CYREG_B1_UDB04_ACTL
.set SR_P2_HIGH_sts_sts_reg__STATUS_REG, CYREG_B1_UDB04_ST

/* LIGHTS_HIGH */
.set LIGHTS_HIGH_Sync_ctrl_reg__0__MASK, 0x01
.set LIGHTS_HIGH_Sync_ctrl_reg__0__POS, 0
.set LIGHTS_HIGH_Sync_ctrl_reg__1__MASK, 0x02
.set LIGHTS_HIGH_Sync_ctrl_reg__1__POS, 1
.set LIGHTS_HIGH_Sync_ctrl_reg__16BIT_CONTROL_AUX_CTL_REG, CYREG_B0_UDB05_06_ACTL
.set LIGHTS_HIGH_Sync_ctrl_reg__16BIT_CONTROL_CONTROL_REG, CYREG_B0_UDB05_06_CTL
.set LIGHTS_HIGH_Sync_ctrl_reg__16BIT_CONTROL_COUNT_REG, CYREG_B0_UDB05_06_CTL
.set LIGHTS_HIGH_Sync_ctrl_reg__16BIT_COUNT_CONTROL_REG, CYREG_B0_UDB05_06_CTL
.set LIGHTS_HIGH_Sync_ctrl_reg__16BIT_COUNT_COUNT_REG, CYREG_B0_UDB05_06_CTL
.set LIGHTS_HIGH_Sync_ctrl_reg__16BIT_MASK_MASK_REG, CYREG_B0_UDB05_06_MSK
.set LIGHTS_HIGH_Sync_ctrl_reg__16BIT_MASK_PERIOD_REG, CYREG_B0_UDB05_06_MSK
.set LIGHTS_HIGH_Sync_ctrl_reg__16BIT_PERIOD_MASK_REG, CYREG_B0_UDB05_06_MSK
.set LIGHTS_HIGH_Sync_ctrl_reg__16BIT_PERIOD_PERIOD_REG, CYREG_B0_UDB05_06_MSK
.set LIGHTS_HIGH_Sync_ctrl_reg__2__MASK, 0x04
.set LIGHTS_HIGH_Sync_ctrl_reg__2__POS, 2
.set LIGHTS_HIGH_Sync_ctrl_reg__3__MASK, 0x08
.set LIGHTS_HIGH_Sync_ctrl_reg__3__POS, 3
.set LIGHTS_HIGH_Sync_ctrl_reg__4__MASK, 0x10
.set LIGHTS_HIGH_Sync_ctrl_reg__4__POS, 4
.set LIGHTS_HIGH_Sync_ctrl_reg__5__MASK, 0x20
.set LIGHTS_HIGH_Sync_ctrl_reg__5__POS, 5
.set LIGHTS_HIGH_Sync_ctrl_reg__6__MASK, 0x40
.set LIGHTS_HIGH_Sync_ctrl_reg__6__POS, 6
.set LIGHTS_HIGH_Sync_ctrl_reg__7__MASK, 0x80
.set LIGHTS_HIGH_Sync_ctrl_reg__7__POS, 7
.set LIGHTS_HIGH_Sync_ctrl_reg__CONTROL_AUX_CTL_REG, CYREG_B0_UDB05_ACTL
.set LIGHTS_HIGH_Sync_ctrl_reg__CONTROL_REG, CYREG_B0_UDB05_CTL
.set LIGHTS_HIGH_Sync_ctrl_reg__CONTROL_ST_REG, CYREG_B0_UDB05_ST_CTL
.set LIGHTS_HIGH_Sync_ctrl_reg__COUNT_REG, CYREG_B0_UDB05_CTL
.set LIGHTS_HIGH_Sync_ctrl_reg__COUNT_ST_REG, CYREG_B0_UDB05_ST_CTL
.set LIGHTS_HIGH_Sync_ctrl_reg__MASK, 0xFF
.set LIGHTS_HIGH_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG, CYREG_B0_UDB05_MSK_ACTL
.set LIGHTS_HIGH_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG, CYREG_B0_UDB05_MSK_ACTL
.set LIGHTS_HIGH_Sync_ctrl_reg__PERIOD_REG, CYREG_B0_UDB05_MSK

/* CLK_Debounce */
.set CLK_Debounce__CFG0, CYREG_CLKDIST_DCFG0_CFG0
.set CLK_Debounce__CFG1, CYREG_CLKDIST_DCFG0_CFG1
.set CLK_Debounce__CFG2, CYREG_CLKDIST_DCFG0_CFG2
.set CLK_Debounce__CFG2_SRC_SEL_MASK, 0x07
.set CLK_Debounce__INDEX, 0x00
.set CLK_Debounce__PM_ACT_CFG, CYREG_PM_ACT_CFG2
.set CLK_Debounce__PM_ACT_MSK, 0x01
.set CLK_Debounce__PM_STBY_CFG, CYREG_PM_STBY_CFG2
.set CLK_Debounce__PM_STBY_MSK, 0x01

/* LIGHTS_OUT_LOW */
.set LIGHTS_OUT_LOW__0__INTTYPE, CYREG_PICU3_INTTYPE0
.set LIGHTS_OUT_LOW__0__MASK, 0x01
.set LIGHTS_OUT_LOW__0__PC, CYREG_PRT3_PC0
.set LIGHTS_OUT_LOW__0__PORT, 3
.set LIGHTS_OUT_LOW__0__SHIFT, 0
.set LIGHTS_OUT_LOW__1__INTTYPE, CYREG_PICU3_INTTYPE1
.set LIGHTS_OUT_LOW__1__MASK, 0x02
.set LIGHTS_OUT_LOW__1__PC, CYREG_PRT3_PC1
.set LIGHTS_OUT_LOW__1__PORT, 3
.set LIGHTS_OUT_LOW__1__SHIFT, 1
.set LIGHTS_OUT_LOW__2__INTTYPE, CYREG_PICU3_INTTYPE2
.set LIGHTS_OUT_LOW__2__MASK, 0x04
.set LIGHTS_OUT_LOW__2__PC, CYREG_PRT3_PC2
.set LIGHTS_OUT_LOW__2__PORT, 3
.set LIGHTS_OUT_LOW__2__SHIFT, 2
.set LIGHTS_OUT_LOW__3__INTTYPE, CYREG_PICU3_INTTYPE3
.set LIGHTS_OUT_LOW__3__MASK, 0x08
.set LIGHTS_OUT_LOW__3__PC, CYREG_PRT3_PC3
.set LIGHTS_OUT_LOW__3__PORT, 3
.set LIGHTS_OUT_LOW__3__SHIFT, 3
.set LIGHTS_OUT_LOW__4__INTTYPE, CYREG_PICU3_INTTYPE4
.set LIGHTS_OUT_LOW__4__MASK, 0x10
.set LIGHTS_OUT_LOW__4__PC, CYREG_PRT3_PC4
.set LIGHTS_OUT_LOW__4__PORT, 3
.set LIGHTS_OUT_LOW__4__SHIFT, 4
.set LIGHTS_OUT_LOW__5__INTTYPE, CYREG_PICU3_INTTYPE5
.set LIGHTS_OUT_LOW__5__MASK, 0x20
.set LIGHTS_OUT_LOW__5__PC, CYREG_PRT3_PC5
.set LIGHTS_OUT_LOW__5__PORT, 3
.set LIGHTS_OUT_LOW__5__SHIFT, 5
.set LIGHTS_OUT_LOW__6__INTTYPE, CYREG_PICU3_INTTYPE6
.set LIGHTS_OUT_LOW__6__MASK, 0x40
.set LIGHTS_OUT_LOW__6__PC, CYREG_PRT3_PC6
.set LIGHTS_OUT_LOW__6__PORT, 3
.set LIGHTS_OUT_LOW__6__SHIFT, 6
.set LIGHTS_OUT_LOW__7__INTTYPE, CYREG_PICU3_INTTYPE7
.set LIGHTS_OUT_LOW__7__MASK, 0x80
.set LIGHTS_OUT_LOW__7__PC, CYREG_PRT3_PC7
.set LIGHTS_OUT_LOW__7__PORT, 3
.set LIGHTS_OUT_LOW__7__SHIFT, 7
.set LIGHTS_OUT_LOW__AG, CYREG_PRT3_AG
.set LIGHTS_OUT_LOW__AMUX, CYREG_PRT3_AMUX
.set LIGHTS_OUT_LOW__BIE, CYREG_PRT3_BIE
.set LIGHTS_OUT_LOW__BIT_MASK, CYREG_PRT3_BIT_MASK
.set LIGHTS_OUT_LOW__BYP, CYREG_PRT3_BYP
.set LIGHTS_OUT_LOW__CTL, CYREG_PRT3_CTL
.set LIGHTS_OUT_LOW__DM0, CYREG_PRT3_DM0
.set LIGHTS_OUT_LOW__DM1, CYREG_PRT3_DM1
.set LIGHTS_OUT_LOW__DM2, CYREG_PRT3_DM2
.set LIGHTS_OUT_LOW__DR, CYREG_PRT3_DR
.set LIGHTS_OUT_LOW__INP_DIS, CYREG_PRT3_INP_DIS
.set LIGHTS_OUT_LOW__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU3_BASE
.set LIGHTS_OUT_LOW__LCD_COM_SEG, CYREG_PRT3_LCD_COM_SEG
.set LIGHTS_OUT_LOW__LCD_EN, CYREG_PRT3_LCD_EN
.set LIGHTS_OUT_LOW__MASK, 0xFF
.set LIGHTS_OUT_LOW__PORT, 3
.set LIGHTS_OUT_LOW__PRT, CYREG_PRT3_PRT
.set LIGHTS_OUT_LOW__PRTDSI__CAPS_SEL, CYREG_PRT3_CAPS_SEL
.set LIGHTS_OUT_LOW__PRTDSI__DBL_SYNC_IN, CYREG_PRT3_DBL_SYNC_IN
.set LIGHTS_OUT_LOW__PRTDSI__OE_SEL0, CYREG_PRT3_OE_SEL0
.set LIGHTS_OUT_LOW__PRTDSI__OE_SEL1, CYREG_PRT3_OE_SEL1
.set LIGHTS_OUT_LOW__PRTDSI__OUT_SEL0, CYREG_PRT3_OUT_SEL0
.set LIGHTS_OUT_LOW__PRTDSI__OUT_SEL1, CYREG_PRT3_OUT_SEL1
.set LIGHTS_OUT_LOW__PRTDSI__SYNC_OUT, CYREG_PRT3_SYNC_OUT
.set LIGHTS_OUT_LOW__PS, CYREG_PRT3_PS
.set LIGHTS_OUT_LOW__SHIFT, 0
.set LIGHTS_OUT_LOW__SLW, CYREG_PRT3_SLW

/* LIGHTS_OUT_HIGH */
.set LIGHTS_OUT_HIGH__0__INTTYPE, CYREG_PICU12_INTTYPE0
.set LIGHTS_OUT_HIGH__0__MASK, 0x01
.set LIGHTS_OUT_HIGH__0__PC, CYREG_PRT12_PC0
.set LIGHTS_OUT_HIGH__0__PORT, 12
.set LIGHTS_OUT_HIGH__0__SHIFT, 0
.set LIGHTS_OUT_HIGH__1__INTTYPE, CYREG_PICU12_INTTYPE1
.set LIGHTS_OUT_HIGH__1__MASK, 0x02
.set LIGHTS_OUT_HIGH__1__PC, CYREG_PRT12_PC1
.set LIGHTS_OUT_HIGH__1__PORT, 12
.set LIGHTS_OUT_HIGH__1__SHIFT, 1
.set LIGHTS_OUT_HIGH__2__INTTYPE, CYREG_PICU12_INTTYPE2
.set LIGHTS_OUT_HIGH__2__MASK, 0x04
.set LIGHTS_OUT_HIGH__2__PC, CYREG_PRT12_PC2
.set LIGHTS_OUT_HIGH__2__PORT, 12
.set LIGHTS_OUT_HIGH__2__SHIFT, 2
.set LIGHTS_OUT_HIGH__3__INTTYPE, CYREG_PICU12_INTTYPE3
.set LIGHTS_OUT_HIGH__3__MASK, 0x08
.set LIGHTS_OUT_HIGH__3__PC, CYREG_PRT12_PC3
.set LIGHTS_OUT_HIGH__3__PORT, 12
.set LIGHTS_OUT_HIGH__3__SHIFT, 3
.set LIGHTS_OUT_HIGH__4__INTTYPE, CYREG_PICU12_INTTYPE4
.set LIGHTS_OUT_HIGH__4__MASK, 0x10
.set LIGHTS_OUT_HIGH__4__PC, CYREG_PRT12_PC4
.set LIGHTS_OUT_HIGH__4__PORT, 12
.set LIGHTS_OUT_HIGH__4__SHIFT, 4
.set LIGHTS_OUT_HIGH__5__INTTYPE, CYREG_PICU12_INTTYPE5
.set LIGHTS_OUT_HIGH__5__MASK, 0x20
.set LIGHTS_OUT_HIGH__5__PC, CYREG_PRT12_PC5
.set LIGHTS_OUT_HIGH__5__PORT, 12
.set LIGHTS_OUT_HIGH__5__SHIFT, 5
.set LIGHTS_OUT_HIGH__6__INTTYPE, CYREG_PICU12_INTTYPE6
.set LIGHTS_OUT_HIGH__6__MASK, 0x40
.set LIGHTS_OUT_HIGH__6__PC, CYREG_PRT12_PC6
.set LIGHTS_OUT_HIGH__6__PORT, 12
.set LIGHTS_OUT_HIGH__6__SHIFT, 6
.set LIGHTS_OUT_HIGH__7__INTTYPE, CYREG_PICU12_INTTYPE7
.set LIGHTS_OUT_HIGH__7__MASK, 0x80
.set LIGHTS_OUT_HIGH__7__PC, CYREG_PRT12_PC7
.set LIGHTS_OUT_HIGH__7__PORT, 12
.set LIGHTS_OUT_HIGH__7__SHIFT, 7
.set LIGHTS_OUT_HIGH__AG, CYREG_PRT12_AG
.set LIGHTS_OUT_HIGH__BIE, CYREG_PRT12_BIE
.set LIGHTS_OUT_HIGH__BIT_MASK, CYREG_PRT12_BIT_MASK
.set LIGHTS_OUT_HIGH__BYP, CYREG_PRT12_BYP
.set LIGHTS_OUT_HIGH__DM0, CYREG_PRT12_DM0
.set LIGHTS_OUT_HIGH__DM1, CYREG_PRT12_DM1
.set LIGHTS_OUT_HIGH__DM2, CYREG_PRT12_DM2
.set LIGHTS_OUT_HIGH__DR, CYREG_PRT12_DR
.set LIGHTS_OUT_HIGH__INP_DIS, CYREG_PRT12_INP_DIS
.set LIGHTS_OUT_HIGH__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU12_BASE
.set LIGHTS_OUT_HIGH__MASK, 0xFF
.set LIGHTS_OUT_HIGH__PORT, 12
.set LIGHTS_OUT_HIGH__PRT, CYREG_PRT12_PRT
.set LIGHTS_OUT_HIGH__PRTDSI__DBL_SYNC_IN, CYREG_PRT12_DBL_SYNC_IN
.set LIGHTS_OUT_HIGH__PRTDSI__OE_SEL0, CYREG_PRT12_OE_SEL0
.set LIGHTS_OUT_HIGH__PRTDSI__OE_SEL1, CYREG_PRT12_OE_SEL1
.set LIGHTS_OUT_HIGH__PRTDSI__OUT_SEL0, CYREG_PRT12_OUT_SEL0
.set LIGHTS_OUT_HIGH__PRTDSI__OUT_SEL1, CYREG_PRT12_OUT_SEL1
.set LIGHTS_OUT_HIGH__PRTDSI__SYNC_OUT, CYREG_PRT12_SYNC_OUT
.set LIGHTS_OUT_HIGH__PS, CYREG_PRT12_PS
.set LIGHTS_OUT_HIGH__SHIFT, 0
.set LIGHTS_OUT_HIGH__SIO_CFG, CYREG_PRT12_SIO_CFG
.set LIGHTS_OUT_HIGH__SIO_DIFF, CYREG_PRT12_SIO_DIFF
.set LIGHTS_OUT_HIGH__SIO_HYST_EN, CYREG_PRT12_SIO_HYST_EN
.set LIGHTS_OUT_HIGH__SIO_REG_HIFREQ, CYREG_PRT12_SIO_REG_HIFREQ
.set LIGHTS_OUT_HIGH__SLW, CYREG_PRT12_SLW

/* Miscellaneous */
.set BCLK__BUS_CLK__HZ, 33000000
.set BCLK__BUS_CLK__KHZ, 33000
.set BCLK__BUS_CLK__MHZ, 33
.set CYDEV_CHIP_DIE_LEOPARD, 1
.set CYDEV_CHIP_DIE_PSOC4A, 12
.set CYDEV_CHIP_DIE_PSOC5LP, 19
.set CYDEV_CHIP_DIE_PSOC5TM, 20
.set CYDEV_CHIP_DIE_TMA4, 2
.set CYDEV_CHIP_DIE_UNKNOWN, 0
.set CYDEV_CHIP_FAMILY_FM0P, 4
.set CYDEV_CHIP_FAMILY_FM3, 5
.set CYDEV_CHIP_FAMILY_FM4, 6
.set CYDEV_CHIP_FAMILY_PSOC3, 1
.set CYDEV_CHIP_FAMILY_PSOC4, 2
.set CYDEV_CHIP_FAMILY_PSOC5, 3
.set CYDEV_CHIP_FAMILY_UNKNOWN, 0
.set CYDEV_CHIP_FAMILY_USED, CYDEV_CHIP_FAMILY_PSOC5
.set CYDEV_CHIP_JTAG_ID, 0x2E120069
.set CYDEV_CHIP_MEMBER_3A, 1
.set CYDEV_CHIP_MEMBER_4A, 12
.set CYDEV_CHIP_MEMBER_4C, 18
.set CYDEV_CHIP_MEMBER_4D, 8
.set CYDEV_CHIP_MEMBER_4E, 4
.set CYDEV_CHIP_MEMBER_4F, 13
.set CYDEV_CHIP_MEMBER_4G, 2
.set CYDEV_CHIP_MEMBER_4H, 11
.set CYDEV_CHIP_MEMBER_4I, 17
.set CYDEV_CHIP_MEMBER_4J, 9
.set CYDEV_CHIP_MEMBER_4K, 10
.set CYDEV_CHIP_MEMBER_4L, 16
.set CYDEV_CHIP_MEMBER_4M, 15
.set CYDEV_CHIP_MEMBER_4N, 6
.set CYDEV_CHIP_MEMBER_4O, 5
.set CYDEV_CHIP_MEMBER_4P, 14
.set CYDEV_CHIP_MEMBER_4Q, 7
.set CYDEV_CHIP_MEMBER_4U, 3
.set CYDEV_CHIP_MEMBER_5A, 20
.set CYDEV_CHIP_MEMBER_5B, 19
.set CYDEV_CHIP_MEMBER_FM3, 24
.set CYDEV_CHIP_MEMBER_FM4, 25
.set CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE1, 21
.set CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE2, 22
.set CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE3, 23
.set CYDEV_CHIP_MEMBER_UNKNOWN, 0
.set CYDEV_CHIP_MEMBER_USED, CYDEV_CHIP_MEMBER_5B
.set CYDEV_CHIP_DIE_EXPECT, CYDEV_CHIP_MEMBER_USED
.set CYDEV_CHIP_DIE_ACTUAL, CYDEV_CHIP_DIE_EXPECT
.set CYDEV_CHIP_REV_LEOPARD_ES1, 0
.set CYDEV_CHIP_REV_LEOPARD_ES2, 1
.set CYDEV_CHIP_REV_LEOPARD_ES3, 3
.set CYDEV_CHIP_REV_LEOPARD_PRODUCTION, 3
.set CYDEV_CHIP_REV_PSOC4A_ES0, 17
.set CYDEV_CHIP_REV_PSOC4A_PRODUCTION, 17
.set CYDEV_CHIP_REV_PSOC5LP_ES0, 0
.set CYDEV_CHIP_REV_PSOC5LP_PRODUCTION, 0
.set CYDEV_CHIP_REV_PSOC5TM_ES0, 0
.set CYDEV_CHIP_REV_PSOC5TM_ES1, 1
.set CYDEV_CHIP_REV_PSOC5TM_PRODUCTION, 1
.set CYDEV_CHIP_REV_TMA4_ES, 17
.set CYDEV_CHIP_REV_TMA4_ES2, 33
.set CYDEV_CHIP_REV_TMA4_PRODUCTION, 17
.set CYDEV_CHIP_REVISION_3A_ES1, 0
.set CYDEV_CHIP_REVISION_3A_ES2, 1
.set CYDEV_CHIP_REVISION_3A_ES3, 3
.set CYDEV_CHIP_REVISION_3A_PRODUCTION, 3
.set CYDEV_CHIP_REVISION_4A_ES0, 17
.set CYDEV_CHIP_REVISION_4A_PRODUCTION, 17
.set CYDEV_CHIP_REVISION_4C_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4D_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4E_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4F_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4F_PRODUCTION_256DMA, 0
.set CYDEV_CHIP_REVISION_4F_PRODUCTION_256K, 0
.set CYDEV_CHIP_REVISION_4G_ES, 17
.set CYDEV_CHIP_REVISION_4G_ES2, 33
.set CYDEV_CHIP_REVISION_4G_PRODUCTION, 17
.set CYDEV_CHIP_REVISION_4H_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4I_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4J_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4K_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4L_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4M_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4N_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4O_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4P_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4Q_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4U_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_5A_ES0, 0
.set CYDEV_CHIP_REVISION_5A_ES1, 1
.set CYDEV_CHIP_REVISION_5A_PRODUCTION, 1
.set CYDEV_CHIP_REVISION_5B_ES0, 0
.set CYDEV_CHIP_REVISION_5B_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_FM3_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_FM4_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_PDL_FM0P_TYPE1_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_PDL_FM0P_TYPE2_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_PDL_FM0P_TYPE3_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_USED, CYDEV_CHIP_REVISION_5B_PRODUCTION
.set CYDEV_CHIP_REV_EXPECT, CYDEV_CHIP_REVISION_USED
.set CYDEV_CONFIG_FASTBOOT_ENABLED, 1
.set CYDEV_CONFIG_UNUSED_IO_AllowButWarn, 0
.set CYDEV_CONFIG_UNUSED_IO, CYDEV_CONFIG_UNUSED_IO_AllowButWarn
.set CYDEV_CONFIG_UNUSED_IO_AllowWithInfo, 1
.set CYDEV_CONFIG_UNUSED_IO_Disallowed, 2
.set CYDEV_CONFIGURATION_COMPRESSED, 1
.set CYDEV_CONFIGURATION_DMA, 0
.set CYDEV_CONFIGURATION_ECC, 1
.set CYDEV_CONFIGURATION_IMOENABLED, CYDEV_CONFIG_FASTBOOT_ENABLED
.set CYDEV_CONFIGURATION_MODE_COMPRESSED, 0
.set CYDEV_CONFIGURATION_MODE, CYDEV_CONFIGURATION_MODE_COMPRESSED
.set CYDEV_CONFIGURATION_MODE_DMA, 2
.set CYDEV_CONFIGURATION_MODE_UNCOMPRESSED, 1
.set CYDEV_DEBUG_ENABLE_MASK, 0x20
.set CYDEV_DEBUG_ENABLE_REGISTER, CYREG_MLOGIC_DEBUG
.set CYDEV_DEBUGGING_DPS_Disable, 3
.set CYDEV_DEBUGGING_DPS_JTAG_4, 1
.set CYDEV_DEBUGGING_DPS_JTAG_5, 0
.set CYDEV_DEBUGGING_DPS_SWD, 2
.set CYDEV_DEBUGGING_DPS_SWD_SWV, 6
.set CYDEV_DEBUGGING_DPS, CYDEV_DEBUGGING_DPS_SWD_SWV
.set CYDEV_DEBUGGING_ENABLE, 1
.set CYDEV_DEBUGGING_XRES, 1
.set CYDEV_DMA_CHANNELS_AVAILABLE, 24
.set CYDEV_ECC_ENABLE, 0
.set CYDEV_HEAP_SIZE, 0x80
.set CYDEV_INSTRUCT_CACHE_ENABLED, 0
.set CYDEV_INTR_RISING, 0x00000000
.set CYDEV_IS_EXPORTING_CODE, 0
.set CYDEV_IS_IMPORTING_CODE, 0
.set CYDEV_PROJ_TYPE, 0
.set CYDEV_PROJ_TYPE_BOOTLOADER, 1
.set CYDEV_PROJ_TYPE_LAUNCHER, 5
.set CYDEV_PROJ_TYPE_LOADABLE, 2
.set CYDEV_PROJ_TYPE_LOADABLEANDBOOTLOADER, 4
.set CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER, 3
.set CYDEV_PROJ_TYPE_STANDARD, 0
.set CYDEV_PROTECTION_ENABLE, 0
.set CYDEV_STACK_SIZE, 0x0800
.set CYDEV_USB_CLK_OSC_LOCKING_ENABLED_AT_PWR_UP, 1
.set CYDEV_USE_BUNDLED_CMSIS, 1
.set CYDEV_VARIABLE_VDDA, 1
.set CYDEV_VDDA_MV, 5000
.set CYDEV_VDDD_MV, 5000
.set CYDEV_VDDIO0_MV, 5000
.set CYDEV_VDDIO1_MV, 5000
.set CYDEV_VDDIO2_MV, 5000
.set CYDEV_VDDIO3_MV, 5000
.set CYDEV_VIO0_MV, 5000
.set CYDEV_VIO1_MV, 5000
.set CYDEV_VIO2_MV, 5000
.set CYDEV_VIO3_MV, 5000
.set CYIPBLOCK_ARM_CM3_VERSION, 0
.set CYIPBLOCK_P3_ANAIF_VERSION, 0
.set CYIPBLOCK_P3_CAPSENSE_VERSION, 0
.set CYIPBLOCK_P3_COMP_VERSION, 0
.set CYIPBLOCK_P3_DECIMATOR_VERSION, 0
.set CYIPBLOCK_P3_DFB_VERSION, 0
.set CYIPBLOCK_P3_DMA_VERSION, 0
.set CYIPBLOCK_P3_DRQ_VERSION, 0
.set CYIPBLOCK_P3_DSM_VERSION, 0
.set CYIPBLOCK_P3_EMIF_VERSION, 0
.set CYIPBLOCK_P3_I2C_VERSION, 0
.set CYIPBLOCK_P3_LCD_VERSION, 0
.set CYIPBLOCK_P3_LPF_VERSION, 0
.set CYIPBLOCK_P3_OPAMP_VERSION, 0
.set CYIPBLOCK_P3_PM_VERSION, 0
.set CYIPBLOCK_P3_SCCT_VERSION, 0
.set CYIPBLOCK_P3_TIMER_VERSION, 0
.set CYIPBLOCK_P3_USB_VERSION, 0
.set CYIPBLOCK_P3_VIDAC_VERSION, 0
.set CYIPBLOCK_P3_VREF_VERSION, 0
.set CYIPBLOCK_S8_GPIO_VERSION, 0
.set CYIPBLOCK_S8_IRQ_VERSION, 0
.set CYIPBLOCK_S8_SAR_VERSION, 0
.set CYIPBLOCK_S8_SIO_VERSION, 0
.set CYIPBLOCK_S8_UDB_VERSION, 0
.set CyScBoostClk__CFG0, CYREG_CLKDIST_ACFG0_CFG0
.set CyScBoostClk__CFG1, CYREG_CLKDIST_ACFG0_CFG1
.set CyScBoostClk__CFG2, CYREG_CLKDIST_ACFG0_CFG2
.set CyScBoostClk__CFG2_SRC_SEL_MASK, 0x07
.set CyScBoostClk__CFG3, CYREG_CLKDIST_ACFG0_CFG3
.set CyScBoostClk__CFG3_PHASE_DLY_MASK, 0x0F
.set CyScBoostClk__INDEX, 0x00
.set CyScBoostClk__PM_ACT_CFG, CYREG_PM_ACT_CFG1
.set CyScBoostClk__PM_ACT_MSK, 0x01
.set CyScBoostClk__PM_STBY_CFG, CYREG_PM_STBY_CFG1
.set CyScBoostClk__PM_STBY_MSK, 0x01
.set DMA_CHANNELS_USED__MASK0, 0x00000000
.set CYDEV_BOOTLOADER_ENABLE, 0
.endif
