# Reading pref.tcl
# //  Questa Intel Starter FPGA Edition-64
# //  Version 2023.3 win64 Jul 17 2023
# //
# //  Copyright 1991-2023 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# do Password_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Questa Intel Starter FPGA Edition-64 vmap 2023.3 Lib Mapping Utility 2023.07 Jul 17 2023
# vmap work rtl_work 
# Copying c:/intelfpga_lite/23.1std/questa_fse/win64/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+C:/quartus_practicas/Password {C:/quartus_practicas/Password/Password.v}
# Questa Intel Starter FPGA Edition-64 vlog 2023.3 Compiler 2023.07 Jul 17 2023
# Start time: 13:56:07 on Mar 10,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/quartus_practicas/Password" C:/quartus_practicas/Password/Password.v 
# -- Compiling module Password
# 
# Top level modules:
# 	Password
# End time: 13:56:07 on Mar 10,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/quartus_practicas/Password {C:/quartus_practicas/Password/oneshot.v}
# Questa Intel Starter FPGA Edition-64 vlog 2023.3 Compiler 2023.07 Jul 17 2023
# Start time: 13:56:07 on Mar 10,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/quartus_practicas/Password" C:/quartus_practicas/Password/oneshot.v 
# -- Compiling module oneshot
# 
# Top level modules:
# 	oneshot
# End time: 13:56:08 on Mar 10,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/quartus_practicas/Password {C:/quartus_practicas/Password/top_password_oneshot.v}
# Questa Intel Starter FPGA Edition-64 vlog 2023.3 Compiler 2023.07 Jul 17 2023
# Start time: 13:56:08 on Mar 10,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/quartus_practicas/Password" C:/quartus_practicas/Password/top_password_oneshot.v 
# -- Compiling module top_password_oneshot
# 
# Top level modules:
# 	top_password_oneshot
# End time: 13:56:08 on Mar 10,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+C:/quartus_practicas/Password {C:/quartus_practicas/Password/password_tb.v}
# Questa Intel Starter FPGA Edition-64 vlog 2023.3 Compiler 2023.07 Jul 17 2023
# Start time: 13:56:08 on Mar 10,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/quartus_practicas/Password" C:/quartus_practicas/Password/password_tb.v 
# -- Compiling module password_tb
# 
# Top level modules:
# 	password_tb
# End time: 13:56:08 on Mar 10,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L fiftyfivenm_ver -L rtl_work -L work -voptargs="+acc"  password_tb
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L fiftyfivenm_ver -L rtl_work -L work -voptargs=""+acc"" password_tb 
# Start time: 13:56:09 on Mar 10,2025
# ** Note: (vsim-3812) Design is being optimized...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility.
# ** Note: (vopt-143) Recognized 1 FSM in module "Password(fast)".
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading work.password_tb(fast)
# Loading work.top_password_oneshot(fast)
# Loading work.oneshot(fast)
# Loading work.Password(fast)
# ** Warning: (vsim-3015) [PCDPC] - Port size (10) does not match connection size (1) for port 'led_out'. The port definition is at: C:/quartus_practicas/Password/top_password_oneshot.v(4).
#    Time: 0 ps  Iteration: 0  Instance: /password_tb/DUT File: C:/quartus_practicas/Password/password_tb.v Line: 11
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# ** Note: $stop    : C:/quartus_practicas/Password/password_tb.v(48)
#    Time: 300 ns  Iteration: 0  Instance: /password_tb
# Break in Module password_tb at C:/quartus_practicas/Password/password_tb.v line 48
add wave -position insertpoint  \
sim:/password_tb/DUT/A1/current_state
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-8009) Loading existing optimized design _opt
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading work.password_tb(fast)
# Loading work.top_password_oneshot(fast)
# Loading work.oneshot(fast)
# Loading work.Password(fast)
# ** Warning: (vsim-3015) [PCDPC] - Port size (10) does not match connection size (1) for port 'led_out'. The port definition is at: C:/quartus_practicas/Password/top_password_oneshot.v(4).
#    Time: 0 ps  Iteration: 0  Instance: /password_tb/DUT File: C:/quartus_practicas/Password/password_tb.v Line: 11
run -all
# ** Note: $stop    : C:/quartus_practicas/Password/password_tb.v(48)
#    Time: 300 ns  Iteration: 0  Instance: /password_tb
# Break in Module password_tb at C:/quartus_practicas/Password/password_tb.v line 48
# End time: 13:57:33 on Mar 10,2025, Elapsed time: 0:01:24
# Errors: 0, Warnings: 2
