Vivado Simulator v2024.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2024.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot contBCD_Arty_tb_behav xil_defaultlib.contBCD_Arty_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture genena_arq of entity xil_defaultlib.genEna [\genEna(n=10)\]
Compiling architecture contbcd_com_arch of entity xil_defaultlib.contBCD_com [contbcd_com_default]
Compiling architecture contbcd_arty_arch of entity xil_defaultlib.contBCD_Arty [\contBCD_Arty(n=10)\]
Compiling architecture contbcd_arty_tb_arq of entity xil_defaultlib.contbcd_arty_tb
Built simulation snapshot contBCD_Arty_tb_behav
