

================================================================
== Vivado HLS Report for 'mux_binary'
================================================================
* Date:           Thu Apr  8 05:49:59 2021

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        Multiplexor
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 2.479 ns |   1.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        0|        0|   0 ns   |   0 ns   |    0|    0|   none  |
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 0
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 1
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.47>
ST_1 : Operation 2 [1/1] (0.00ns)   --->   "%sel_V_read = call i3 @_ssdm_op_Read.ap_auto.i3(i3 %sel_V)" [Multiplexor/mux_binary.cpp:3]   --->   Operation 2 'read' 'sel_V_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3 [1/1] (0.00ns)   --->   "%din_7_V_read_5 = call i8 @_ssdm_op_Read.ap_auto.i8(i8 %din_7_V_read)" [Multiplexor/mux_binary.cpp:3]   --->   Operation 3 'read' 'din_7_V_read_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%din_6_V_read_5 = call i8 @_ssdm_op_Read.ap_auto.i8(i8 %din_6_V_read)" [Multiplexor/mux_binary.cpp:3]   --->   Operation 4 'read' 'din_6_V_read_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%din_5_V_read_5 = call i8 @_ssdm_op_Read.ap_auto.i8(i8 %din_5_V_read)" [Multiplexor/mux_binary.cpp:3]   --->   Operation 5 'read' 'din_5_V_read_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%din_4_V_read_5 = call i8 @_ssdm_op_Read.ap_auto.i8(i8 %din_4_V_read)" [Multiplexor/mux_binary.cpp:3]   --->   Operation 6 'read' 'din_4_V_read_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%din_3_V_read_5 = call i8 @_ssdm_op_Read.ap_auto.i8(i8 %din_3_V_read)" [Multiplexor/mux_binary.cpp:3]   --->   Operation 7 'read' 'din_3_V_read_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%din_2_V_read_5 = call i8 @_ssdm_op_Read.ap_auto.i8(i8 %din_2_V_read)" [Multiplexor/mux_binary.cpp:3]   --->   Operation 8 'read' 'din_2_V_read_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%din_1_V_read_5 = call i8 @_ssdm_op_Read.ap_auto.i8(i8 %din_1_V_read)" [Multiplexor/mux_binary.cpp:3]   --->   Operation 9 'read' 'din_1_V_read_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%din_0_V_read_5 = call i8 @_ssdm_op_Read.ap_auto.i8(i8 %din_0_V_read)" [Multiplexor/mux_binary.cpp:3]   --->   Operation 10 'read' 'din_0_V_read_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (2.47ns)   --->   "%tmp = call i8 @_ssdm_op_Mux.ap_auto.8i8.i3(i8 %din_0_V_read_5, i8 %din_1_V_read_5, i8 %din_2_V_read_5, i8 %din_3_V_read_5, i8 %din_4_V_read_5, i8 %din_5_V_read_5, i8 %din_6_V_read_5, i8 %din_7_V_read_5, i3 %sel_V_read)" [Multiplexor/mux_binary.cpp:6]   --->   Operation 11 'mux' 'tmp' <Predicate = true> <Delay = 2.47> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "ret i8 %tmp" [Multiplexor/mux_binary.cpp:6]   --->   Operation 12 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 1
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ din_0_V_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ din_1_V_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ din_2_V_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ din_3_V_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ din_4_V_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ din_5_V_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ din_6_V_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ din_7_V_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ sel_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
sel_V_read     (read) [ 00]
din_7_V_read_5 (read) [ 00]
din_6_V_read_5 (read) [ 00]
din_5_V_read_5 (read) [ 00]
din_4_V_read_5 (read) [ 00]
din_3_V_read_5 (read) [ 00]
din_2_V_read_5 (read) [ 00]
din_1_V_read_5 (read) [ 00]
din_0_V_read_5 (read) [ 00]
tmp            (mux ) [ 00]
ret_ln6        (ret ) [ 00]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="din_0_V_read">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="din_0_V_read"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="din_1_V_read">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="din_1_V_read"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="din_2_V_read">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="din_2_V_read"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="din_3_V_read">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="din_3_V_read"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="din_4_V_read">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="din_4_V_read"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="din_5_V_read">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="din_5_V_read"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="din_6_V_read">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="din_6_V_read"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="din_7_V_read">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="din_7_V_read"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="sel_V">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sel_V"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i3"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i8"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Mux.ap_auto.8i8.i3"/></StgValue>
</bind>
</comp>

<comp id="24" class="1004" name="sel_V_read_read_fu_24">
<pin_list>
<pin id="25" dir="0" index="0" bw="3" slack="0"/>
<pin id="26" dir="0" index="1" bw="3" slack="0"/>
<pin id="27" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="sel_V_read/1 "/>
</bind>
</comp>

<comp id="30" class="1004" name="din_7_V_read_5_read_fu_30">
<pin_list>
<pin id="31" dir="0" index="0" bw="8" slack="0"/>
<pin id="32" dir="0" index="1" bw="8" slack="0"/>
<pin id="33" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="din_7_V_read_5/1 "/>
</bind>
</comp>

<comp id="36" class="1004" name="din_6_V_read_5_read_fu_36">
<pin_list>
<pin id="37" dir="0" index="0" bw="8" slack="0"/>
<pin id="38" dir="0" index="1" bw="8" slack="0"/>
<pin id="39" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="din_6_V_read_5/1 "/>
</bind>
</comp>

<comp id="42" class="1004" name="din_5_V_read_5_read_fu_42">
<pin_list>
<pin id="43" dir="0" index="0" bw="8" slack="0"/>
<pin id="44" dir="0" index="1" bw="8" slack="0"/>
<pin id="45" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="din_5_V_read_5/1 "/>
</bind>
</comp>

<comp id="48" class="1004" name="din_4_V_read_5_read_fu_48">
<pin_list>
<pin id="49" dir="0" index="0" bw="8" slack="0"/>
<pin id="50" dir="0" index="1" bw="8" slack="0"/>
<pin id="51" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="din_4_V_read_5/1 "/>
</bind>
</comp>

<comp id="54" class="1004" name="din_3_V_read_5_read_fu_54">
<pin_list>
<pin id="55" dir="0" index="0" bw="8" slack="0"/>
<pin id="56" dir="0" index="1" bw="8" slack="0"/>
<pin id="57" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="din_3_V_read_5/1 "/>
</bind>
</comp>

<comp id="60" class="1004" name="din_2_V_read_5_read_fu_60">
<pin_list>
<pin id="61" dir="0" index="0" bw="8" slack="0"/>
<pin id="62" dir="0" index="1" bw="8" slack="0"/>
<pin id="63" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="din_2_V_read_5/1 "/>
</bind>
</comp>

<comp id="66" class="1004" name="din_1_V_read_5_read_fu_66">
<pin_list>
<pin id="67" dir="0" index="0" bw="8" slack="0"/>
<pin id="68" dir="0" index="1" bw="8" slack="0"/>
<pin id="69" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="din_1_V_read_5/1 "/>
</bind>
</comp>

<comp id="72" class="1004" name="din_0_V_read_5_read_fu_72">
<pin_list>
<pin id="73" dir="0" index="0" bw="8" slack="0"/>
<pin id="74" dir="0" index="1" bw="8" slack="0"/>
<pin id="75" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="din_0_V_read_5/1 "/>
</bind>
</comp>

<comp id="78" class="1004" name="tmp_fu_78">
<pin_list>
<pin id="79" dir="0" index="0" bw="8" slack="0"/>
<pin id="80" dir="0" index="1" bw="8" slack="0"/>
<pin id="81" dir="0" index="2" bw="8" slack="0"/>
<pin id="82" dir="0" index="3" bw="8" slack="0"/>
<pin id="83" dir="0" index="4" bw="8" slack="0"/>
<pin id="84" dir="0" index="5" bw="8" slack="0"/>
<pin id="85" dir="0" index="6" bw="8" slack="0"/>
<pin id="86" dir="0" index="7" bw="8" slack="0"/>
<pin id="87" dir="0" index="8" bw="8" slack="0"/>
<pin id="88" dir="0" index="9" bw="3" slack="0"/>
<pin id="89" dir="1" index="10" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp/1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="28"><net_src comp="18" pin="0"/><net_sink comp="24" pin=0"/></net>

<net id="29"><net_src comp="16" pin="0"/><net_sink comp="24" pin=1"/></net>

<net id="34"><net_src comp="20" pin="0"/><net_sink comp="30" pin=0"/></net>

<net id="35"><net_src comp="14" pin="0"/><net_sink comp="30" pin=1"/></net>

<net id="40"><net_src comp="20" pin="0"/><net_sink comp="36" pin=0"/></net>

<net id="41"><net_src comp="12" pin="0"/><net_sink comp="36" pin=1"/></net>

<net id="46"><net_src comp="20" pin="0"/><net_sink comp="42" pin=0"/></net>

<net id="47"><net_src comp="10" pin="0"/><net_sink comp="42" pin=1"/></net>

<net id="52"><net_src comp="20" pin="0"/><net_sink comp="48" pin=0"/></net>

<net id="53"><net_src comp="8" pin="0"/><net_sink comp="48" pin=1"/></net>

<net id="58"><net_src comp="20" pin="0"/><net_sink comp="54" pin=0"/></net>

<net id="59"><net_src comp="6" pin="0"/><net_sink comp="54" pin=1"/></net>

<net id="64"><net_src comp="20" pin="0"/><net_sink comp="60" pin=0"/></net>

<net id="65"><net_src comp="4" pin="0"/><net_sink comp="60" pin=1"/></net>

<net id="70"><net_src comp="20" pin="0"/><net_sink comp="66" pin=0"/></net>

<net id="71"><net_src comp="2" pin="0"/><net_sink comp="66" pin=1"/></net>

<net id="76"><net_src comp="20" pin="0"/><net_sink comp="72" pin=0"/></net>

<net id="77"><net_src comp="0" pin="0"/><net_sink comp="72" pin=1"/></net>

<net id="90"><net_src comp="22" pin="0"/><net_sink comp="78" pin=0"/></net>

<net id="91"><net_src comp="72" pin="2"/><net_sink comp="78" pin=1"/></net>

<net id="92"><net_src comp="66" pin="2"/><net_sink comp="78" pin=2"/></net>

<net id="93"><net_src comp="60" pin="2"/><net_sink comp="78" pin=3"/></net>

<net id="94"><net_src comp="54" pin="2"/><net_sink comp="78" pin=4"/></net>

<net id="95"><net_src comp="48" pin="2"/><net_sink comp="78" pin=5"/></net>

<net id="96"><net_src comp="42" pin="2"/><net_sink comp="78" pin=6"/></net>

<net id="97"><net_src comp="36" pin="2"/><net_sink comp="78" pin=7"/></net>

<net id="98"><net_src comp="30" pin="2"/><net_sink comp="78" pin=8"/></net>

<net id="99"><net_src comp="24" pin="2"/><net_sink comp="78" pin=9"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
 - Input state : 
	Port: mux_binary : din_0_V_read | {1 }
	Port: mux_binary : din_1_V_read | {1 }
	Port: mux_binary : din_2_V_read | {1 }
	Port: mux_binary : din_3_V_read | {1 }
	Port: mux_binary : din_4_V_read | {1 }
	Port: mux_binary : din_5_V_read | {1 }
	Port: mux_binary : din_6_V_read | {1 }
	Port: mux_binary : din_7_V_read | {1 }
	Port: mux_binary : sel_V | {1 }
  - Chain level:
	State 1
		ret_ln6 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------------|---------|---------|
| Operation|      Functional Unit      |    FF   |   LUT   |
|----------|---------------------------|---------|---------|
|    mux   |         tmp_fu_78         |    0    |    45   |
|----------|---------------------------|---------|---------|
|          |   sel_V_read_read_fu_24   |    0    |    0    |
|          | din_7_V_read_5_read_fu_30 |    0    |    0    |
|          | din_6_V_read_5_read_fu_36 |    0    |    0    |
|          | din_5_V_read_5_read_fu_42 |    0    |    0    |
|   read   | din_4_V_read_5_read_fu_48 |    0    |    0    |
|          | din_3_V_read_5_read_fu_54 |    0    |    0    |
|          | din_2_V_read_5_read_fu_60 |    0    |    0    |
|          | din_1_V_read_5_read_fu_66 |    0    |    0    |
|          | din_0_V_read_5_read_fu_72 |    0    |    0    |
|----------|---------------------------|---------|---------|
|   Total  |                           |    0    |    45   |
|----------|---------------------------|---------|---------|

Memories:
N/A

* Register list:
N/A

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+
|           |   FF   |   LUT  |
+-----------+--------+--------+
|  Function |    0   |   45   |
|   Memory  |    -   |    -   |
|Multiplexer|    -   |    -   |
|  Register |    -   |    -   |
+-----------+--------+--------+
|   Total   |    0   |   45   |
+-----------+--------+--------+
