

================================================================
== Vitis HLS Report for 'float_to_fixed_top'
================================================================
* Date:           Fri Mar 31 13:36:48 2023

* Version:        2021.2 (Build 3367213 on Tue Oct 19 02:47:39 MDT 2021)
* Project:        float_to_fixed_xilinx
* Solution:       float_to_fixed_xilinx_solution (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+-----------+------------+
    |  Clock |  Target  | Estimated | Uncertainty|
    +--------+----------+-----------+------------+
    |ap_clk  |  50.00 ns|  13.830 ns|    13.50 ns|
    +--------+----------+-----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       23|       23|  1.150 us|  1.150 us|   24|   24|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +------------------------------------------+-------------------------------+---------+---------+----------+----------+-----+-----+---------+
        |                                          |                               |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
        |                 Instance                 |             Module            |   min   |   max   |    min   |    max   | min | max |   Type  |
        +------------------------------------------+-------------------------------+---------+---------+----------+----------+-----+-----+---------+
        |grp_float_to_fixed_top_Pipeline_1_fu_267  |float_to_fixed_top_Pipeline_1  |       10|       10|  0.500 us|  0.500 us|   10|   10|       no|
        +------------------------------------------+-------------------------------+---------+---------+----------+----------+-----+-----+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|   2039|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       5|     60|    -|
|Memory           |        0|    -|      64|      5|    0|
|Multiplexer      |        -|    -|       -|    255|    -|
|Register         |        -|    -|     368|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|     437|   2359|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|      4|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +------------------------------------------+-------------------------------+---------+----+---+----+-----+
    |                 Instance                 |             Module            | BRAM_18K| DSP| FF| LUT| URAM|
    +------------------------------------------+-------------------------------+---------+----+---+----+-----+
    |grp_float_to_fixed_top_Pipeline_1_fu_267  |float_to_fixed_top_Pipeline_1  |        0|   0|  5|  60|    0|
    +------------------------------------------+-------------------------------+---------+----+---+----+-----+
    |Total                                     |                               |        0|   0|  5|  60|    0|
    +------------------------------------------+-------------------------------+---------+----+---+----+-----+

    * DSP: 
    N/A

    * Memory: 
    +---------+---------------------+---------+----+----+-----+------+-----+------+-------------+
    |  Memory |        Module       | BRAM_18K| FF | LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +---------+---------------------+---------+----+----+-----+------+-----+------+-------------+
    |r_v_v_U  |r_v_v_RAM_AUTO_1R1W  |        0|  64|   5|    0|     9|   32|     1|          288|
    +---------+---------------------+---------+----+----+-----+------+-----+------+-------------+
    |Total    |                     |        0|  64|   5|    0|     9|   32|     1|          288|
    +---------+---------------------+---------+----+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------+----------+----+---+-----+------------+------------+
    |       Variable Name       | Operation| DSP| FF| LUT | Bitwidth P0| Bitwidth P1|
    +---------------------------+----------+----+---+-----+------------+------------+
    |add_ln1820_1_fu_359_p2     |         +|   0|  0|   13|           4|           3|
    |add_ln1820_2_fu_401_p2     |         +|   0|  0|   35|          28|           3|
    |add_ln1820_3_fu_507_p2     |         +|   0|  0|   35|          28|           3|
    |add_ln1820_fu_370_p2       |         +|   0|  0|   13|           4|           2|
    |sub6_i_i_i_i_i_fu_586_p2   |         -|   0|  0|   14|           7|           6|
    |sub_i_i_i_i_i_fu_461_p2    |         -|   0|  0|   14|           7|           6|
    |sub_ln1799_fu_596_p2       |         -|   0|  0|   13|           2|           4|
    |sub_ln1807_1_fu_383_p2     |         -|   0|  0|   13|           3|           4|
    |sub_ln1807_2_fu_488_p2     |         -|   0|  0|   13|           3|           4|
    |sub_ln1807_fu_413_p2       |         -|   0|  0|   11|           2|           3|
    |sub_ln1836_fu_339_p2       |         -|   0|  0|   14|           1|           9|
    |and_ln1796_fu_729_p2       |       and|   0|  0|    2|           1|           1|
    |and_ln1817_fu_546_p2       |       and|   0|  0|    2|           1|           1|
    |and_ln1820_fu_657_p2       |       and|   0|  0|    2|           1|           1|
    |and_ln1828_1_fu_719_p2     |       and|   0|  0|    2|           1|           1|
    |and_ln1828_fu_714_p2       |       and|   0|  0|    2|           1|           1|
    |icmp_ln1796_fu_581_p2      |      icmp|   0|  0|    9|           5|           1|
    |icmp_ln1799_fu_423_p2      |      icmp|   0|  0|    8|           3|           2|
    |icmp_ln1817_fu_456_p2      |      icmp|   0|  0|    9|           5|           1|
    |icmp_ln1820_1_fu_512_p2    |      icmp|   0|  0|   16|          28|           4|
    |icmp_ln1820_fu_407_p2      |      icmp|   0|  0|   16|          28|           4|
    |lshr_ln1799_1_fu_611_p2    |      lshr|   0|  0|  100|          32|          32|
    |lshr_ln1799_2_fu_633_p2    |      lshr|   0|  0|  100|          32|          32|
    |lshr_ln1799_fu_819_p2      |      lshr|   0|  0|  100|          32|          32|
    |lshr_ln1820_1_fu_502_p2    |      lshr|   0|  0|  100|          32|          32|
    |lshr_ln1820_2_fu_680_p2    |      lshr|   0|  0|  100|          32|          32|
    |lshr_ln1820_fu_471_p2      |      lshr|   0|  0|  100|          32|          32|
    |or_ln1796_fu_704_p2        |        or|   0|  0|    2|           1|           1|
    |or_ln1799_1_fu_617_p2      |        or|   0|  0|   32|          32|          32|
    |or_ln1799_2_fu_642_p2      |        or|   0|  0|   23|          23|          23|
    |or_ln1799_fu_824_p2        |        or|   0|  0|   32|          32|          32|
    |or_ln1820_1_fu_482_p2      |        or|   0|  0|   32|          32|          32|
    |or_ln1820_2_fu_698_p2      |        or|   0|  0|   23|          23|          23|
    |or_ln1820_fu_540_p2        |        or|   0|  0|   32|          32|          32|
    |hw_3_fu_807_p3             |    select|   0|  0|   32|           1|          32|
    |hw_5_fu_669_p3             |    select|   0|  0|   22|           1|          22|
    |lw_7_fu_652_p3             |    select|   0|  0|   32|           1|          32|
    |select_ln1164_1_fu_443_p3  |    select|   0|  0|    2|           1|           2|
    |select_ln1164_2_fu_742_p3  |    select|   0|  0|    2|           1|           2|
    |select_ln1164_fu_568_p3    |    select|   0|  0|    2|           1|           2|
    |select_ln1796_1_fu_862_p3  |    select|   0|  0|    9|           1|           9|
    |select_ln1796_2_fu_756_p3  |    select|   0|  0|   23|           1|          23|
    |select_ln1796_3_fu_772_p3  |    select|   0|  0|   23|           1|          23|
    |select_ln1796_4_fu_785_p3  |    select|   0|  0|   32|           1|          32|
    |select_ln1796_5_fu_800_p3  |    select|   0|  0|   32|           1|          32|
    |select_ln1796_fu_850_p3    |    select|   0|  0|    9|           1|           9|
    |select_ln1817_1_fu_749_p3  |    select|   0|  0|   23|           1|          23|
    |select_ln1817_2_fu_780_p3  |    select|   0|  0|   32|           1|          32|
    |select_ln1817_fu_561_p3    |    select|   0|  0|    9|           1|           9|
    |select_ln1820_2_fu_661_p3  |    select|   0|  0|   22|           1|          22|
    |select_ln1820_fu_523_p3    |    select|   0|  0|   31|           1|          31|
    |select_ln1828_1_fu_764_p3  |    select|   0|  0|   23|           1|          23|
    |select_ln1828_2_fu_793_p3  |    select|   0|  0|   32|           1|          32|
    |select_ln1828_fu_856_p3    |    select|   0|  0|    9|           1|           9|
    |select_ln1889_fu_327_p3    |    select|   0|  0|    2|           1|           2|
    |shl_ln1799_1_fu_606_p2     |       shl|   0|  0|  100|          32|          32|
    |shl_ln1799_2_fu_623_p2     |       shl|   0|  0|  100|          32|          32|
    |shl_ln1799_fu_814_p2       |       shl|   0|  0|  100|          32|          32|
    |shl_ln1820_1_fu_534_p2     |       shl|   0|  0|  100|          32|          32|
    |shl_ln1820_2_fu_689_p2     |       shl|   0|  0|  100|          32|          32|
    |shl_ln1820_fu_477_p2       |       shl|   0|  0|  100|          32|          32|
    |xor_ln1817_fu_709_p2       |       xor|   0|  0|    2|           1|           2|
    |xor_ln1835_fu_724_p2       |       xor|   0|  0|    2|           1|           2|
    +---------------------------+----------+----+---+-----+------------+------------+
    |Total                      |          |   0|  0| 2039|         745|        1030|
    +---------------------------+----------+----+---+-----+------------+------------+

    * Multiplexer: 
    +----------------+----+-----------+-----+-----------+
    |      Name      | LUT| Input Size| Bits| Total Bits|
    +----------------+----+-----------+-----+-----------+
    |ap_NS_fsm       |  65|         15|    1|         15|
    |r_v_v_address0  |  59|         11|    4|         44|
    |r_v_v_address1  |  53|         10|    4|         40|
    |r_v_v_ce0       |  14|          3|    1|          3|
    |r_v_v_d0        |  25|          5|   32|        160|
    |r_v_v_d1        |  25|          5|   32|        160|
    |r_v_v_we0       |  14|          3|    1|          3|
    +----------------+----+-----------+-----+-----------+
    |Total           | 255|         52|   75|        425|
    +----------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------------------------------------+----+----+-----+-----------+
    |                          Name                         | FF | LUT| Bits| Const Bits|
    +-------------------------------------------------------+----+----+-----+-----------+
    |and_ln1796_reg_1086                                    |   1|   0|    1|          0|
    |and_ln1817_reg_1050                                    |   1|   0|    1|          0|
    |and_ln1828_1_reg_1081                                  |   1|   0|    1|          0|
    |ap_CS_fsm                                              |  14|   0|   14|          0|
    |grp_float_to_fixed_top_Pipeline_1_fu_267_ap_start_reg  |   1|   0|    1|          0|
    |hw_1_reg_954                                           |  32|   0|   32|          0|
    |hw_2_reg_1029                                          |  32|   0|   32|          0|
    |icmp_ln1799_reg_993                                    |   1|   0|    1|          0|
    |icmp_ln1817_reg_1014                                   |   1|   0|    1|          0|
    |icmp_ln1820_1_reg_1035                                 |   1|   0|    1|          0|
    |icmp_ln1820_reg_972                                    |   1|   0|    1|          0|
    |ishift_reg_911                                         |   3|   0|    3|          0|
    |lw_5_reg_986                                           |  32|   0|   32|          0|
    |lw_9_reg_883                                           |   1|   0|    1|          0|
    |op2_assign_reg_891                                     |   8|   0|    8|          0|
    |or_ln1796_reg_1076                                     |   1|   0|    1|          0|
    |or_ln1820_reg_1045                                     |  32|   0|   32|          0|
    |reg_272                                                |  32|   0|   32|          0|
    |s31_1_reg_896                                          |   5|   0|    5|          0|
    |s31_reg_925                                            |   5|   0|    5|          0|
    |select_ln1796_3_reg_1091                               |  23|   0|   23|          0|
    |select_ln1796_5_reg_1096                               |  32|   0|   32|          0|
    |select_ln1817_reg_1056                                 |   9|   0|    9|          0|
    |select_ln1889_reg_918                                  |  32|   0|   32|          0|
    |sext_ln1795_reg_943                                    |   4|   0|    4|          0|
    |tmp_1_reg_1003                                         |   9|   0|    9|          0|
    |tmp_5_reg_903                                          |   1|   0|    1|          0|
    |trunc_ln_reg_932                                       |   4|   0|    4|          0|
    |zext_ln1794_reg_1061                                   |   5|   0|   32|         27|
    |zext_ln1799_reg_1066                                   |   6|   0|   32|         26|
    |zext_ln1814_reg_1009                                   |   5|   0|   32|         27|
    |zext_ln1815_reg_967                                    |  27|   0|   28|          1|
    |zext_ln511_reg_1019                                    |   6|   0|   32|         26|
    +-------------------------------------------------------+----+----+-----+-----------+
    |Total                                                  | 368|   0|  475|        107|
    +-------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------+-----+-----+------------+--------------------+--------------+
|     RTL Ports     | Dir | Bits|  Protocol  |    Source Object   |    C Type    |
+-------------------+-----+-----+------------+--------------------+--------------+
|ap_local_block     |  out|    1|  ap_ctrl_hs|  float_to_fixed_top|  return value|
|ap_local_deadlock  |  out|    1|  ap_ctrl_hs|  float_to_fixed_top|  return value|
|ap_clk             |   in|    1|  ap_ctrl_hs|  float_to_fixed_top|  return value|
|ap_rst             |   in|    1|  ap_ctrl_hs|  float_to_fixed_top|  return value|
|ap_start           |   in|    1|  ap_ctrl_hs|  float_to_fixed_top|  return value|
|ap_done            |  out|    1|  ap_ctrl_hs|  float_to_fixed_top|  return value|
|ap_idle            |  out|    1|  ap_ctrl_hs|  float_to_fixed_top|  return value|
|ap_ready           |  out|    1|  ap_ctrl_hs|  float_to_fixed_top|  return value|
|flopo              |   in|  128|     ap_none|               flopo|       pointer|
|fixpo              |  out|   64|      ap_vld|               fixpo|       pointer|
|fixpo_ap_vld       |  out|    1|      ap_vld|               fixpo|       pointer|
+-------------------+-----+-----+------------+--------------------+--------------+

