C:/Users/pec01/Documents/GitHub/PEC-proc/renacuajo/Etapa7.1/IO_controllers/keyboard_controller.vhd {0 {vcom -work work -2002 -explicit C:/Users/pec01/Documents/GitHub/PEC-proc/renacuajo/Etapa7.1/IO_controllers/keyboard_controller.vhd
Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
** Error: (vcom-42) Unsupported ModelSim library format for "C:/Users/pec01/Documents/GitHub/PEC-proc/renacuajo/work". (Format: 4)

** Error: VHDL Compiler exiting

} {3.0 4.0 5.0 6.0} {}} C:/Users/pec01/Documents/GitHub/PEC-proc/renacuajo/tests/test_sisa.vhd {0 {vcom -work work -2002 -explicit C:/Users/pec01/Documents/GitHub/PEC-proc/renacuajo/tests/test_sisa.vhd
Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
** Error: (vcom-42) Unsupported ModelSim library format for "C:/Users/pec01/Documents/GitHub/PEC-proc/renacuajo/work". (Format: 4)

** Error: VHDL Compiler exiting

} {3.0 4.0 5.0 6.0} {}} C:/Users/pec01/Documents/GitHub/PEC-proc/renacuajo/Etapa7.1/alu.vhd {0 {vcom -work work -2002 -explicit C:/Users/pec01/Documents/GitHub/PEC-proc/renacuajo/Etapa7.1/alu.vhd
Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
** Error: (vcom-42) Unsupported ModelSim library format for "C:/Users/pec01/Documents/GitHub/PEC-proc/renacuajo/work". (Format: 4)

** Error: VHDL Compiler exiting

} {3.0 4.0 5.0 6.0} {}} C:/Users/pec01/Documents/GitHub/PEC-proc/renacuajo/Etapa7.1/multi.vhd {0 {vcom -work work -2002 -explicit C:/Users/pec01/Documents/GitHub/PEC-proc/renacuajo/Etapa7.1/multi.vhd
Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
** Error: (vcom-42) Unsupported ModelSim library format for "C:/Users/pec01/Documents/GitHub/PEC-proc/renacuajo/work". (Format: 4)

** Error: VHDL Compiler exiting

} {3.0 4.0 5.0 6.0} {}} C:/Users/pec01/Documents/GitHub/PEC-proc/renacuajo/Etapa7.1/alu_modules/addsub.vhd {0 {vcom -work work -2002 -explicit C:/Users/pec01/Documents/GitHub/PEC-proc/renacuajo/Etapa7.1/alu_modules/addsub.vhd
Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
** Error: (vcom-42) Unsupported ModelSim library format for "C:/Users/pec01/Documents/GitHub/PEC-proc/renacuajo/work". (Format: 4)

** Error: VHDL Compiler exiting

} {3.0 4.0 5.0 6.0} {}} C:/Users/pec01/Documents/GitHub/PEC-proc/renacuajo/Etapa7.1/proc.vhd {0 {vcom -work work -2002 -explicit C:/Users/pec01/Documents/GitHub/PEC-proc/renacuajo/Etapa7.1/proc.vhd
Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
** Error: (vcom-42) Unsupported ModelSim library format for "C:/Users/pec01/Documents/GitHub/PEC-proc/renacuajo/work". (Format: 4)

** Error: VHDL Compiler exiting

} {3.0 4.0 5.0 6.0} {}} C:/Users/pec01/Documents/GitHub/PEC-proc/renacuajo/Etapa7.1/control_l.vhd {0 {vcom -work work -2002 -explicit C:/Users/pec01/Documents/GitHub/PEC-proc/renacuajo/Etapa7.1/control_l.vhd
Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
** Error: (vcom-42) Unsupported ModelSim library format for "C:/Users/pec01/Documents/GitHub/PEC-proc/renacuajo/work". (Format: 4)

** Error: VHDL Compiler exiting

} {3.0 4.0 5.0 6.0} {}} C:/Users/pec01/Documents/GitHub/PEC-proc/renacuajo/Etapa7.1/IO_controllers/dataVisualizer.vhd {0 {vcom -work work -2002 -explicit C:/Users/pec01/Documents/GitHub/PEC-proc/renacuajo/Etapa7.1/IO_controllers/dataVisualizer.vhd
Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
** Error: (vcom-42) Unsupported ModelSim library format for "C:/Users/pec01/Documents/GitHub/PEC-proc/renacuajo/work". (Format: 4)

** Error: VHDL Compiler exiting

} {3.0 4.0 5.0 6.0} {}} C:/Users/pec01/Documents/GitHub/PEC-proc/renacuajo/tests/package_timing.vhd {0 {vcom -work work -2002 -explicit C:/Users/pec01/Documents/GitHub/PEC-proc/renacuajo/tests/package_timing.vhd
Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
** Error: (vcom-42) Unsupported ModelSim library format for "C:/Users/pec01/Documents/GitHub/PEC-proc/renacuajo/work". (Format: 4)

** Error: VHDL Compiler exiting

} {3.0 4.0 5.0 6.0} {}} C:/Users/pec01/Documents/GitHub/PEC-proc/renacuajo/Etapa7.1/MemoryController.vhd {0 {vcom -work work -2002 -explicit C:/Users/pec01/Documents/GitHub/PEC-proc/renacuajo/Etapa7.1/MemoryController.vhd
Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
** Error: (vcom-42) Unsupported ModelSim library format for "C:/Users/pec01/Documents/GitHub/PEC-proc/renacuajo/work". (Format: 4)

** Error: VHDL Compiler exiting

} {3.0 4.0 5.0 6.0} {}} C:/Users/pec01/Documents/GitHub/PEC-proc/renacuajo/Etapa7.1/controlador_io.vhd {0 {vcom -work work -2002 -explicit C:/Users/pec01/Documents/GitHub/PEC-proc/renacuajo/Etapa7.1/controlador_io.vhd
Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
** Error: (vcom-42) Unsupported ModelSim library format for "C:/Users/pec01/Documents/GitHub/PEC-proc/renacuajo/work". (Format: 4)

** Error: VHDL Compiler exiting

} {3.0 4.0 5.0 6.0} {}} C:/Users/pec01/Documents/GitHub/PEC-proc/renacuajo/Etapa7.1/regfile.vhd {0 {vcom -work work -2002 -explicit C:/Users/pec01/Documents/GitHub/PEC-proc/renacuajo/Etapa7.1/regfile.vhd
Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
** Error: (vcom-42) Unsupported ModelSim library format for "C:/Users/pec01/Documents/GitHub/PEC-proc/renacuajo/work". (Format: 4)

** Error: VHDL Compiler exiting

} {3.0 4.0 5.0 6.0} {}} C:/Users/pec01/Documents/GitHub/PEC-proc/renacuajo/Etapa7.1/IO_controllers/vga_font_rom.vhd {0 {vcom -work work -2002 -explicit C:/Users/pec01/Documents/GitHub/PEC-proc/renacuajo/Etapa7.1/IO_controllers/vga_font_rom.vhd
Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
** Error: (vcom-42) Unsupported ModelSim library format for "C:/Users/pec01/Documents/GitHub/PEC-proc/renacuajo/work". (Format: 4)

** Error: VHDL Compiler exiting

} {3.0 4.0 5.0 6.0} {}} C:/Users/pec01/Documents/GitHub/PEC-proc/renacuajo/Etapa7.1/IO_controllers/vga_controller.vhd {0 {vcom -work work -2002 -explicit C:/Users/pec01/Documents/GitHub/PEC-proc/renacuajo/Etapa7.1/IO_controllers/vga_controller.vhd
Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
** Error: (vcom-42) Unsupported ModelSim library format for "C:/Users/pec01/Documents/GitHub/PEC-proc/renacuajo/work". (Format: 4)

** Error: VHDL Compiler exiting

} {3.0 4.0 5.0 6.0} {}} C:/Users/pec01/Documents/GitHub/PEC-proc/renacuajo/Etapa7.1/IO_controllers/vga_ram_dual.vhd {0 {vcom -work work -2002 -explicit C:/Users/pec01/Documents/GitHub/PEC-proc/renacuajo/Etapa7.1/IO_controllers/vga_ram_dual.vhd
Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
** Error: (vcom-42) Unsupported ModelSim library format for "C:/Users/pec01/Documents/GitHub/PEC-proc/renacuajo/work". (Format: 4)

** Error: VHDL Compiler exiting

} {3.0 4.0 5.0 6.0} {}} C:/Users/pec01/Documents/GitHub/PEC-proc/renacuajo/Etapa7.1/IO_controllers/vga_sync.vhd {0 {vcom -work work -2002 -explicit C:/Users/pec01/Documents/GitHub/PEC-proc/renacuajo/Etapa7.1/IO_controllers/vga_sync.vhd
Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
** Error: (vcom-42) Unsupported ModelSim library format for "C:/Users/pec01/Documents/GitHub/PEC-proc/renacuajo/work". (Format: 4)

** Error: VHDL Compiler exiting

} {3.0 4.0 5.0 6.0} {}} C:/Users/pec01/Documents/GitHub/PEC-proc/renacuajo/Etapa7.1/alu_modules/mul.vhd {0 {vcom -work work -2002 -explicit C:/Users/pec01/Documents/GitHub/PEC-proc/renacuajo/Etapa7.1/alu_modules/mul.vhd
Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
** Error: (vcom-42) Unsupported ModelSim library format for "C:/Users/pec01/Documents/GitHub/PEC-proc/renacuajo/work". (Format: 4)

** Error: VHDL Compiler exiting

} {3.0 4.0 5.0 6.0} {}} C:/Users/pec01/Documents/GitHub/PEC-proc/renacuajo/Etapa7.1/interrupt_controller.vhd {0 {vcom -work work -2002 -explicit C:/Users/pec01/Documents/GitHub/PEC-proc/renacuajo/Etapa7.1/interrupt_controller.vhd
Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
** Error: (vcom-42) Unsupported ModelSim library format for "C:/Users/pec01/Documents/GitHub/PEC-proc/renacuajo/work". (Format: 4)

** Error: VHDL Compiler exiting

} {3.0 4.0 5.0 6.0} {}} C:/Users/pec01/Documents/GitHub/PEC-proc/renacuajo/Etapa7.1/sisa.vhd {0 {vcom -work work -2002 -explicit C:/Users/pec01/Documents/GitHub/PEC-proc/renacuajo/Etapa7.1/sisa.vhd
Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
** Error: (vcom-42) Unsupported ModelSim library format for "C:/Users/pec01/Documents/GitHub/PEC-proc/renacuajo/work". (Format: 4)

** Error: VHDL Compiler exiting

} {3.0 4.0 5.0 6.0} {}} C:/Users/pec01/Documents/GitHub/PEC-proc/renacuajo/tests/package_utility.vhd {0 {vcom -work work -2002 -explicit C:/Users/pec01/Documents/GitHub/PEC-proc/renacuajo/tests/package_utility.vhd
Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
** Error: (vcom-42) Unsupported ModelSim library format for "C:/Users/pec01/Documents/GitHub/PEC-proc/renacuajo/work". (Format: 4)

** Error: VHDL Compiler exiting

} {3.0 4.0 5.0 6.0} {}} C:/Users/pec01/Documents/GitHub/PEC-proc/renacuajo/Etapa7.1/alu_modules/cmp.vhd {0 {vcom -work work -2002 -explicit C:/Users/pec01/Documents/GitHub/PEC-proc/renacuajo/Etapa7.1/alu_modules/cmp.vhd
Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
** Error: (vcom-42) Unsupported ModelSim library format for "C:/Users/pec01/Documents/GitHub/PEC-proc/renacuajo/work". (Format: 4)

** Error: VHDL Compiler exiting

} {3.0 4.0 5.0 6.0} {}} C:/Users/pec01/Documents/GitHub/PEC-proc/renacuajo/Etapa7.1/IO_controllers/ps2_keyboard.vhd {0 {vcom -work work -2002 -explicit C:/Users/pec01/Documents/GitHub/PEC-proc/renacuajo/Etapa7.1/IO_controllers/ps2_keyboard.vhd
Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
** Error: (vcom-42) Unsupported ModelSim library format for "C:/Users/pec01/Documents/GitHub/PEC-proc/renacuajo/work". (Format: 4)

** Error: VHDL Compiler exiting

} {3.0 4.0 5.0 6.0} {}} C:/Users/pec01/Documents/GitHub/PEC-proc/renacuajo/Etapa7.1/package_timing.vhd {0 {vcom -work work -2002 -explicit C:/Users/pec01/Documents/GitHub/PEC-proc/renacuajo/Etapa7.1/package_timing.vhd
Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
** Error: (vcom-42) Unsupported ModelSim library format for "C:/Users/pec01/Documents/GitHub/PEC-proc/renacuajo/work". (Format: 4)

** Error: VHDL Compiler exiting

} {3.0 4.0 5.0 6.0} {}} C:/Users/pec01/Documents/GitHub/PEC-proc/renacuajo/tests/async_64Kx16.vhd {0 {vcom -work work -2002 -explicit C:/Users/pec01/Documents/GitHub/PEC-proc/renacuajo/tests/async_64Kx16.vhd
Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
** Error: (vcom-42) Unsupported ModelSim library format for "C:/Users/pec01/Documents/GitHub/PEC-proc/renacuajo/work". (Format: 4)

** Error: VHDL Compiler exiting

} {3.0 4.0 5.0 6.0} {}} C:/Users/pec01/Documents/GitHub/PEC-proc/renacuajo/tests/memory.vhd {0 {vcom -work work -2002 -explicit C:/Users/pec01/Documents/GitHub/PEC-proc/renacuajo/tests/memory.vhd
Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
** Error: (vcom-42) Unsupported ModelSim library format for "C:/Users/pec01/Documents/GitHub/PEC-proc/renacuajo/work". (Format: 4)

** Error: VHDL Compiler exiting

} {3.0 4.0 5.0 6.0} {}} C:/Users/pec01/Documents/GitHub/PEC-proc/renacuajo/Etapa7.1/alu_modules/div.vhd {0 {vcom -work work -2002 -explicit C:/Users/pec01/Documents/GitHub/PEC-proc/renacuajo/Etapa7.1/alu_modules/div.vhd
Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
** Error: (vcom-42) Unsupported ModelSim library format for "C:/Users/pec01/Documents/GitHub/PEC-proc/renacuajo/work". (Format: 4)

** Error: VHDL Compiler exiting

} {3.0 4.0 5.0 6.0} {}} C:/Users/pec01/Documents/GitHub/PEC-proc/renacuajo/Etapa7.1/unidad_control.vhd {0 {vcom -work work -2002 -explicit C:/Users/pec01/Documents/GitHub/PEC-proc/renacuajo/Etapa7.1/unidad_control.vhd
Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
** Error: (vcom-42) Unsupported ModelSim library format for "C:/Users/pec01/Documents/GitHub/PEC-proc/renacuajo/work". (Format: 4)

** Error: VHDL Compiler exiting

} {3.0 4.0 5.0 6.0} {}} C:/Users/pec01/Documents/GitHub/PEC-proc/renacuajo/Etapa7.1/IO_controllers/driver7display.vhd {0 {vcom -work work -2002 -explicit C:/Users/pec01/Documents/GitHub/PEC-proc/renacuajo/Etapa7.1/IO_controllers/driver7display.vhd
Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
** Error: (vcom-42) Unsupported ModelSim library format for "C:/Users/pec01/Documents/GitHub/PEC-proc/renacuajo/work". (Format: 4)

** Error: VHDL Compiler exiting

} {3.0 4.0 5.0 6.0} {}} C:/Users/pec01/Documents/GitHub/PEC-proc/renacuajo/Etapa7.1/datapath.vhd {0 {vcom -work work -2002 -explicit C:/Users/pec01/Documents/GitHub/PEC-proc/renacuajo/Etapa7.1/datapath.vhd
Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
** Error: (vcom-42) Unsupported ModelSim library format for "C:/Users/pec01/Documents/GitHub/PEC-proc/renacuajo/work". (Format: 4)

** Error: VHDL Compiler exiting

} {3.0 4.0 5.0 6.0} {}} C:/Users/pec01/Documents/GitHub/PEC-proc/renacuajo/Etapa7.1/package_utility.vhd {0 {vcom -work work -2002 -explicit C:/Users/pec01/Documents/GitHub/PEC-proc/renacuajo/Etapa7.1/package_utility.vhd
Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
** Error: (vcom-42) Unsupported ModelSim library format for "C:/Users/pec01/Documents/GitHub/PEC-proc/renacuajo/work". (Format: 4)

** Error: VHDL Compiler exiting

} {3.0 4.0 5.0 6.0} {}} C:/Users/pec01/Documents/GitHub/PEC-proc/renacuajo/Etapa7.1/SRAMController.vhd {0 {vcom -work work -2002 -explicit C:/Users/pec01/Documents/GitHub/PEC-proc/renacuajo/Etapa7.1/SRAMController.vhd
Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
** Error: (vcom-42) Unsupported ModelSim library format for "C:/Users/pec01/Documents/GitHub/PEC-proc/renacuajo/work". (Format: 4)

** Error: VHDL Compiler exiting

} {3.0 4.0 5.0 6.0} {}} C:/Users/pec01/Documents/GitHub/PEC-proc/renacuajo/Etapa7.1/alu_modules/shift.vhd {0 {vcom -work work -2002 -explicit C:/Users/pec01/Documents/GitHub/PEC-proc/renacuajo/Etapa7.1/alu_modules/shift.vhd
Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
** Error: (vcom-42) Unsupported ModelSim library format for "C:/Users/pec01/Documents/GitHub/PEC-proc/renacuajo/work". (Format: 4)

** Error: VHDL Compiler exiting

} {3.0 4.0 5.0 6.0} {}} C:/Users/pec01/Documents/GitHub/PEC-proc/renacuajo/Etapa7.1/renacuajo.vhd {0 {vcom -work work -2002 -explicit C:/Users/pec01/Documents/GitHub/PEC-proc/renacuajo/Etapa7.1/renacuajo.vhd
Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
** Error: (vcom-42) Unsupported ModelSim library format for "C:/Users/pec01/Documents/GitHub/PEC-proc/renacuajo/work". (Format: 4)

** Error: VHDL Compiler exiting

} {3.0 4.0 5.0 6.0} {}}
