{
  "module_name": "gcc-sm7150.c",
  "hash_id": "794b0300f1228280682f6ed6687b488fe98ecccd66db56d0cbacc7b5fb5c0df9",
  "original_prompt": "Ingested from linux-6.6.14/drivers/clk/qcom/gcc-sm7150.c",
  "human_readable_source": "\n \n\n#include <linux/clk-provider.h>\n#include <linux/err.h>\n#include <linux/kernel.h>\n#include <linux/mod_devicetable.h>\n#include <linux/module.h>\n#include <linux/platform_device.h>\n#include <linux/regmap.h>\n\n#include <dt-bindings/clock/qcom,sm7150-gcc.h>\n\n#include \"clk-alpha-pll.h\"\n#include \"clk-branch.h\"\n#include \"clk-rcg.h\"\n#include \"clk-regmap.h\"\n#include \"common.h\"\n#include \"gdsc.h\"\n#include \"reset.h\"\n\nenum {\n\tDT_BI_TCXO,\n\tDT_BI_TCXO_AO,\n\tDT_SLEEP_CLK\n};\n\nenum {\n\tP_BI_TCXO,\n\tP_GPLL0_OUT_EVEN,\n\tP_GPLL0_OUT_MAIN,\n\tP_GPLL6_OUT_MAIN,\n\tP_GPLL7_OUT_MAIN,\n\tP_SLEEP_CLK,\n};\n\nstatic struct clk_alpha_pll gpll0 = {\n\t.offset = 0x0,\n\t.regs = clk_alpha_pll_regs[CLK_ALPHA_PLL_TYPE_FABIA],\n\t.clkr = {\n\t\t.enable_reg = 0x52000,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gpll0\",\n\t\t\t.parent_data = &(const struct clk_parent_data){\n\t\t\t\t.index = DT_BI_TCXO,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.ops = &clk_alpha_pll_fixed_fabia_ops,\n\t\t},\n\t},\n};\n\nstatic const struct clk_div_table post_div_table_fabia_even[] = {\n\t{ 0x0, 1 },\n\t{ 0x1, 2 },\n\t{ 0x3, 4 },\n\t{ 0x7, 8 },\n\t{ }\n};\n\nstatic struct clk_alpha_pll_postdiv gpll0_out_even = {\n\t.offset = 0x0,\n\t.post_div_shift = 8,\n\t.post_div_table = post_div_table_fabia_even,\n\t.num_post_div = ARRAY_SIZE(post_div_table_fabia_even),\n\t.width = 4,\n\t.regs = clk_alpha_pll_regs[CLK_ALPHA_PLL_TYPE_FABIA],\n\t.clkr.hw.init = &(struct clk_init_data){\n\t\t.name = \"gpll0_out_even\",\n\t\t.parent_hws = (const struct clk_hw*[]){\n\t\t\t&gpll0.clkr.hw,\n\t\t},\n\t\t.num_parents = 1,\n\t\t.ops = &clk_alpha_pll_postdiv_fabia_ops,\n\t},\n};\n\nstatic struct clk_fixed_factor gcc_pll0_main_div_cdiv = {\n\t.mult = 1,\n\t.div = 2,\n\t.hw.init = &(struct clk_init_data){\n\t\t.name = \"gcc_pll0_main_div_cdiv\",\n\t\t.parent_hws = (const struct clk_hw*[]){\n\t\t\t&gpll0.clkr.hw,\n\t\t},\n\t\t.num_parents = 1,\n\t\t.ops = &clk_fixed_factor_ops,\n\t},\n};\n\nstatic struct clk_alpha_pll gpll6 = {\n\t.offset = 0x13000,\n\t.regs = clk_alpha_pll_regs[CLK_ALPHA_PLL_TYPE_FABIA],\n\t.clkr = {\n\t\t.enable_reg = 0x52000,\n\t\t.enable_mask = BIT(6),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gpll6\",\n\t\t\t.parent_data = &(const struct clk_parent_data){\n\t\t\t\t.index = DT_BI_TCXO,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.ops = &clk_alpha_pll_fixed_fabia_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_alpha_pll gpll7 = {\n\t.offset = 0x27000,\n\t.regs = clk_alpha_pll_regs[CLK_ALPHA_PLL_TYPE_FABIA],\n\t.clkr = {\n\t\t.enable_reg = 0x52000,\n\t\t.enable_mask = BIT(7),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gpll7\",\n\t\t\t.parent_data = &(const struct clk_parent_data){\n\t\t\t\t.index = DT_BI_TCXO,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.ops = &clk_alpha_pll_fixed_fabia_ops,\n\t\t},\n\t},\n};\n\nstatic const struct parent_map gcc_parent_map_0[] = {\n\t{ P_BI_TCXO, 0 },\n\t{ P_GPLL0_OUT_MAIN, 1 },\n\t{ P_GPLL0_OUT_EVEN, 6 },\n};\n\nstatic const struct clk_parent_data gcc_parent_data_0[] = {\n\t{ .index = DT_BI_TCXO },\n\t{ .hw = &gpll0.clkr.hw },\n\t{ .hw = &gpll0_out_even.clkr.hw },\n};\nstatic const struct clk_parent_data gcc_parent_data_0_ao[] = {\n\t{ .index = DT_BI_TCXO_AO },\n\t{ .hw = &gpll0.clkr.hw },\n\t{ .hw = &gpll0_out_even.clkr.hw },\n};\n\nstatic const struct parent_map gcc_parent_map_1[] = {\n\t{ P_BI_TCXO, 0 },\n\t{ P_GPLL0_OUT_MAIN, 1 },\n\t{ P_SLEEP_CLK, 5 },\n\t{ P_GPLL0_OUT_EVEN, 6 },\n};\n\nstatic const struct clk_parent_data gcc_parent_data_1[] = {\n\t{ .index = DT_BI_TCXO },\n\t{ .hw = &gpll0.clkr.hw },\n\t{ .index = DT_SLEEP_CLK },\n\t{ .hw = &gpll0_out_even.clkr.hw },\n};\n\nstatic const struct parent_map gcc_parent_map_2[] = {\n\t{ P_BI_TCXO, 0 },\n\t{ P_GPLL0_OUT_MAIN, 1 },\n};\n\nstatic const struct clk_parent_data gcc_parent_data_2[] = {\n\t{ .index = DT_BI_TCXO },\n\t{ .hw = &gpll0.clkr.hw },\n};\n\nstatic const struct clk_parent_data gcc_parent_data_2_ao[] = {\n\t{ .index = DT_BI_TCXO_AO },\n\t{ .hw = &gpll0.clkr.hw },\n};\n\nstatic const struct parent_map gcc_parent_map_3[] = {\n\t{ P_BI_TCXO, 0 },\n\t{ P_SLEEP_CLK, 5 },\n};\n\nstatic const struct clk_parent_data gcc_parent_data_3[] = {\n\t{ .index = DT_BI_TCXO },\n\t{ .index = DT_SLEEP_CLK },\n};\n\nstatic const struct parent_map gcc_parent_map_4[] = {\n\t{ P_BI_TCXO, 0 },\n};\n\nstatic const struct clk_parent_data gcc_parent_data_4[] = {\n\t{ .index = DT_BI_TCXO },\n};\n\nstatic const struct parent_map gcc_parent_map_5[] = {\n\t{ P_BI_TCXO, 0 },\n\t{ P_GPLL0_OUT_MAIN, 1 },\n\t{ P_GPLL6_OUT_MAIN, 2 },\n\t{ P_GPLL0_OUT_EVEN, 6 },\n};\n\nstatic const struct clk_parent_data gcc_parent_data_5[] = {\n\t{ .index = DT_BI_TCXO },\n\t{ .hw = &gpll0.clkr.hw },\n\t{ .hw = &gpll6.clkr.hw },\n\t{ .hw = &gpll0_out_even.clkr.hw },\n};\n\nstatic const struct parent_map gcc_parent_map_6[] = {\n\t{ P_BI_TCXO, 0 },\n\t{ P_GPLL0_OUT_MAIN, 1 },\n\t{ P_GPLL7_OUT_MAIN, 3 },\n\t{ P_GPLL0_OUT_EVEN, 6 },\n};\n\nstatic const struct clk_parent_data gcc_parent_data_6[] = {\n\t{ .index = DT_BI_TCXO },\n\t{ .hw = &gpll0.clkr.hw },\n\t{ .hw = &gpll7.clkr.hw },\n\t{ .hw = &gpll0_out_even.clkr.hw },\n};\n\nstatic const struct parent_map gcc_parent_map_7[] = {\n\t{ P_BI_TCXO, 0 },\n\t{ P_GPLL0_OUT_MAIN, 1 },\n\t{ P_GPLL0_OUT_EVEN, 6 },\n};\n\nstatic const struct clk_parent_data gcc_parent_data_7[] = {\n\t{ .index = DT_BI_TCXO },\n\t{ .hw = &gpll0.clkr.hw },\n\t{ .hw = &gpll0_out_even.clkr.hw },\n};\n\nstatic const struct parent_map gcc_parent_map_8[] = {\n\t{ P_BI_TCXO, 0 },\n\t{ P_GPLL0_OUT_MAIN, 1 },\n};\n\nstatic const struct clk_parent_data gcc_parent_data_8[] = {\n\t{ .index = DT_BI_TCXO },\n\t{ .hw = &gpll0.clkr.hw },\n};\n\nstatic const struct freq_tbl ftbl_gcc_cpuss_ahb_clk_src[] = {\n\tF(19200000, P_BI_TCXO, 1, 0, 0),\n\t{ }\n};\n\nstatic struct clk_rcg2 gcc_cpuss_ahb_clk_src = {\n\t.cmd_rcgr = 0x48014,\n\t.mnd_width = 0,\n\t.hid_width = 5,\n\t.parent_map = gcc_parent_map_0,\n\t.freq_tbl = ftbl_gcc_cpuss_ahb_clk_src,\n\t.clkr.hw.init = &(struct clk_init_data){\n\t\t.name = \"gcc_cpuss_ahb_clk_src\",\n\t\t.parent_data = gcc_parent_data_0_ao,\n\t\t.num_parents = ARRAY_SIZE(gcc_parent_data_0_ao),\n\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t.ops = &clk_rcg2_ops,\n\t},\n};\n\nstatic const struct freq_tbl ftbl_gcc_cpuss_rbcpr_clk_src[] = {\n\tF(19200000, P_BI_TCXO, 1, 0, 0),\n\t{ }\n};\n\nstatic struct clk_rcg2 gcc_cpuss_rbcpr_clk_src = {\n\t.cmd_rcgr = 0x4815c,\n\t.mnd_width = 0,\n\t.hid_width = 5,\n\t.parent_map = gcc_parent_map_2,\n\t.freq_tbl = ftbl_gcc_cpuss_rbcpr_clk_src,\n\t.clkr.hw.init = &(struct clk_init_data){\n\t\t.name = \"gcc_cpuss_rbcpr_clk_src\",\n\t\t.parent_data = gcc_parent_data_2_ao,\n\t\t.num_parents = ARRAY_SIZE(gcc_parent_data_2_ao),\n\t\t.ops = &clk_rcg2_ops,\n\t},\n};\n\nstatic const struct freq_tbl ftbl_gcc_gp1_clk_src[] = {\n\tF(19200000, P_BI_TCXO, 1, 0, 0),\n\tF(25000000, P_GPLL0_OUT_EVEN, 12, 0, 0),\n\tF(50000000, P_GPLL0_OUT_EVEN, 6, 0, 0),\n\tF(100000000, P_GPLL0_OUT_MAIN, 6, 0, 0),\n\tF(200000000, P_GPLL0_OUT_MAIN, 3, 0, 0),\n\t{ }\n};\n\nstatic struct clk_rcg2 gcc_gp1_clk_src = {\n\t.cmd_rcgr = 0x64004,\n\t.mnd_width = 8,\n\t.hid_width = 5,\n\t.parent_map = gcc_parent_map_1,\n\t.freq_tbl = ftbl_gcc_gp1_clk_src,\n\t.clkr.hw.init = &(struct clk_init_data){\n\t\t.name = \"gcc_gp1_clk_src\",\n\t\t.parent_data = gcc_parent_data_1,\n\t\t.num_parents = ARRAY_SIZE(gcc_parent_data_1),\n\t\t.ops = &clk_rcg2_ops,\n\t},\n};\n\nstatic struct clk_rcg2 gcc_gp2_clk_src = {\n\t.cmd_rcgr = 0x65004,\n\t.mnd_width = 8,\n\t.hid_width = 5,\n\t.parent_map = gcc_parent_map_1,\n\t.freq_tbl = ftbl_gcc_gp1_clk_src,\n\t.clkr.hw.init = &(struct clk_init_data){\n\t\t.name = \"gcc_gp2_clk_src\",\n\t\t.parent_data = gcc_parent_data_1,\n\t\t.num_parents = ARRAY_SIZE(gcc_parent_data_1),\n\t\t.ops = &clk_rcg2_ops,\n\t},\n};\n\nstatic struct clk_rcg2 gcc_gp3_clk_src = {\n\t.cmd_rcgr = 0x66004,\n\t.mnd_width = 8,\n\t.hid_width = 5,\n\t.parent_map = gcc_parent_map_1,\n\t.freq_tbl = ftbl_gcc_gp1_clk_src,\n\t.clkr.hw.init = &(struct clk_init_data){\n\t\t.name = \"gcc_gp3_clk_src\",\n\t\t.parent_data = gcc_parent_data_1,\n\t\t.num_parents = ARRAY_SIZE(gcc_parent_data_1),\n\t\t.ops = &clk_rcg2_ops,\n\t},\n};\n\nstatic const struct freq_tbl ftbl_gcc_pcie_0_aux_clk_src[] = {\n\tF(9600000, P_BI_TCXO, 2, 0, 0),\n\tF(19200000, P_BI_TCXO, 1, 0, 0),\n\t{ }\n};\n\nstatic struct clk_rcg2 gcc_pcie_0_aux_clk_src = {\n\t.cmd_rcgr = 0x6b028,\n\t.mnd_width = 16,\n\t.hid_width = 5,\n\t.parent_map = gcc_parent_map_3,\n\t.freq_tbl = ftbl_gcc_pcie_0_aux_clk_src,\n\t.clkr.hw.init = &(struct clk_init_data){\n\t\t.name = \"gcc_pcie_0_aux_clk_src\",\n\t\t.parent_data = gcc_parent_data_3,\n\t\t.num_parents = ARRAY_SIZE(gcc_parent_data_3),\n\t\t.ops = &clk_rcg2_ops,\n\t},\n};\n\nstatic const struct freq_tbl ftbl_gcc_pcie_phy_refgen_clk_src[] = {\n\tF(19200000, P_BI_TCXO, 1, 0, 0),\n\tF(100000000, P_GPLL0_OUT_MAIN, 6, 0, 0),\n\t{ }\n};\n\nstatic struct clk_rcg2 gcc_pcie_phy_refgen_clk_src = {\n\t.cmd_rcgr = 0x6f014,\n\t.mnd_width = 0,\n\t.hid_width = 5,\n\t.parent_map = gcc_parent_map_0,\n\t.freq_tbl = ftbl_gcc_pcie_phy_refgen_clk_src,\n\t.clkr.hw.init = &(struct clk_init_data){\n\t\t.name = \"gcc_pcie_phy_refgen_clk_src\",\n\t\t.parent_data = gcc_parent_data_0,\n\t\t.num_parents = ARRAY_SIZE(gcc_parent_data_0),\n\t\t.ops = &clk_rcg2_ops,\n\t},\n};\n\nstatic const struct freq_tbl ftbl_gcc_pdm2_clk_src[] = {\n\tF(19200000, P_BI_TCXO, 1, 0, 0),\n\tF(60000000, P_GPLL0_OUT_MAIN, 10, 0, 0),\n\t{ }\n};\n\nstatic struct clk_rcg2 gcc_pdm2_clk_src = {\n\t.cmd_rcgr = 0x33010,\n\t.mnd_width = 0,\n\t.hid_width = 5,\n\t.parent_map = gcc_parent_map_0,\n\t.freq_tbl = ftbl_gcc_pdm2_clk_src,\n\t.clkr.hw.init = &(struct clk_init_data){\n\t\t.name = \"gcc_pdm2_clk_src\",\n\t\t.parent_data = gcc_parent_data_0,\n\t\t.num_parents = ARRAY_SIZE(gcc_parent_data_0),\n\t\t.ops = &clk_rcg2_ops,\n\t},\n};\n\nstatic const struct freq_tbl ftbl_gcc_qupv3_wrap0_s0_clk_src[] = {\n\tF(7372800, P_GPLL0_OUT_EVEN, 1, 384, 15625),\n\tF(14745600, P_GPLL0_OUT_EVEN, 1, 768, 15625),\n\tF(19200000, P_BI_TCXO, 1, 0, 0),\n\tF(29491200, P_GPLL0_OUT_EVEN, 1, 1536, 15625),\n\tF(32000000, P_GPLL0_OUT_EVEN, 1, 8, 75),\n\tF(48000000, P_GPLL0_OUT_EVEN, 1, 4, 25),\n\tF(64000000, P_GPLL0_OUT_EVEN, 1, 16, 75),\n\tF(80000000, P_GPLL0_OUT_EVEN, 1, 4, 15),\n\tF(96000000, P_GPLL0_OUT_EVEN, 1, 8, 25),\n\tF(100000000, P_GPLL0_OUT_EVEN, 3, 0, 0),\n\tF(102400000, P_GPLL0_OUT_EVEN, 1, 128, 375),\n\tF(112000000, P_GPLL0_OUT_EVEN, 1, 28, 75),\n\tF(117964800, P_GPLL0_OUT_EVEN, 1, 6144, 15625),\n\tF(120000000, P_GPLL0_OUT_EVEN, 2.5, 0, 0),\n\tF(128000000, P_GPLL0_OUT_MAIN, 1, 16, 75),\n\t{ }\n};\n\nstatic struct clk_init_data gcc_qupv3_wrap0_s0_clk_src_init = {\n\t.name = \"gcc_qupv3_wrap0_s0_clk_src\",\n\t.parent_data = gcc_parent_data_0,\n\t.num_parents = ARRAY_SIZE(gcc_parent_data_0),\n\t.ops = &clk_rcg2_ops,\n};\n\nstatic struct clk_rcg2 gcc_qupv3_wrap0_s0_clk_src = {\n\t.cmd_rcgr = 0x17034,\n\t.mnd_width = 16,\n\t.hid_width = 5,\n\t.parent_map = gcc_parent_map_0,\n\t.freq_tbl = ftbl_gcc_qupv3_wrap0_s0_clk_src,\n\t.clkr.hw.init = &gcc_qupv3_wrap0_s0_clk_src_init,\n};\n\nstatic struct clk_init_data gcc_qupv3_wrap0_s1_clk_src_init = {\n\t.name = \"gcc_qupv3_wrap0_s1_clk_src\",\n\t.parent_data = gcc_parent_data_0,\n\t.num_parents = ARRAY_SIZE(gcc_parent_data_0),\n\t.ops = &clk_rcg2_ops,\n};\n\nstatic struct clk_rcg2 gcc_qupv3_wrap0_s1_clk_src = {\n\t.cmd_rcgr = 0x17164,\n\t.mnd_width = 16,\n\t.hid_width = 5,\n\t.parent_map = gcc_parent_map_0,\n\t.freq_tbl = ftbl_gcc_qupv3_wrap0_s0_clk_src,\n\t.clkr.hw.init = &gcc_qupv3_wrap0_s1_clk_src_init,\n};\n\nstatic struct clk_init_data gcc_qupv3_wrap0_s2_clk_src_init = {\n\t.name = \"gcc_qupv3_wrap0_s2_clk_src\",\n\t.parent_data = gcc_parent_data_0,\n\t.num_parents = ARRAY_SIZE(gcc_parent_data_0),\n\t.ops = &clk_rcg2_ops,\n};\n\nstatic struct clk_rcg2 gcc_qupv3_wrap0_s2_clk_src = {\n\t.cmd_rcgr = 0x17294,\n\t.mnd_width = 16,\n\t.hid_width = 5,\n\t.parent_map = gcc_parent_map_0,\n\t.freq_tbl = ftbl_gcc_qupv3_wrap0_s0_clk_src,\n\t.clkr.hw.init = &gcc_qupv3_wrap0_s2_clk_src_init,\n};\n\nstatic struct clk_init_data gcc_qupv3_wrap0_s3_clk_src_init = {\n\t.name = \"gcc_qupv3_wrap0_s3_clk_src\",\n\t.parent_data = gcc_parent_data_0,\n\t.num_parents = ARRAY_SIZE(gcc_parent_data_0),\n\t.ops = &clk_rcg2_ops,\n};\n\nstatic struct clk_rcg2 gcc_qupv3_wrap0_s3_clk_src = {\n\t.cmd_rcgr = 0x173c4,\n\t.mnd_width = 16,\n\t.hid_width = 5,\n\t.parent_map = gcc_parent_map_0,\n\t.freq_tbl = ftbl_gcc_qupv3_wrap0_s0_clk_src,\n\t.clkr.hw.init = &gcc_qupv3_wrap0_s3_clk_src_init,\n};\n\nstatic struct clk_init_data gcc_qupv3_wrap0_s4_clk_src_init = {\n\t.name = \"gcc_qupv3_wrap0_s4_clk_src\",\n\t.parent_data = gcc_parent_data_0,\n\t.num_parents = ARRAY_SIZE(gcc_parent_data_0),\n\t.ops = &clk_rcg2_ops,\n};\n\nstatic struct clk_rcg2 gcc_qupv3_wrap0_s4_clk_src = {\n\t.cmd_rcgr = 0x174f4,\n\t.mnd_width = 16,\n\t.hid_width = 5,\n\t.parent_map = gcc_parent_map_0,\n\t.freq_tbl = ftbl_gcc_qupv3_wrap0_s0_clk_src,\n\t.clkr.hw.init = &gcc_qupv3_wrap0_s4_clk_src_init,\n};\n\nstatic struct clk_init_data gcc_qupv3_wrap0_s5_clk_src_init = {\n\t.name = \"gcc_qupv3_wrap0_s5_clk_src\",\n\t.parent_data = gcc_parent_data_0,\n\t.num_parents = ARRAY_SIZE(gcc_parent_data_0),\n\t.ops = &clk_rcg2_ops,\n};\n\nstatic struct clk_rcg2 gcc_qupv3_wrap0_s5_clk_src = {\n\t.cmd_rcgr = 0x17624,\n\t.mnd_width = 16,\n\t.hid_width = 5,\n\t.parent_map = gcc_parent_map_0,\n\t.freq_tbl = ftbl_gcc_qupv3_wrap0_s0_clk_src,\n\t.clkr.hw.init = &gcc_qupv3_wrap0_s5_clk_src_init,\n};\n\nstatic struct clk_init_data gcc_qupv3_wrap0_s6_clk_src_init = {\n\t.name = \"gcc_qupv3_wrap0_s6_clk_src\",\n\t.parent_data = gcc_parent_data_0,\n\t.num_parents = ARRAY_SIZE(gcc_parent_data_0),\n\t.flags = CLK_SET_RATE_PARENT,\n\t.ops = &clk_rcg2_ops,\n};\n\nstatic struct clk_rcg2 gcc_qupv3_wrap0_s6_clk_src = {\n\t.cmd_rcgr = 0x17754,\n\t.mnd_width = 16,\n\t.hid_width = 5,\n\t.parent_map = gcc_parent_map_0,\n\t.freq_tbl = ftbl_gcc_qupv3_wrap0_s0_clk_src,\n\t.clkr.hw.init = &gcc_qupv3_wrap0_s6_clk_src_init,\n};\n\nstatic struct clk_init_data gcc_qupv3_wrap0_s7_clk_src_init = {\n\t.name = \"gcc_qupv3_wrap0_s7_clk_src\",\n\t.parent_data = gcc_parent_data_0,\n\t.num_parents = ARRAY_SIZE(gcc_parent_data_0),\n\t.flags = CLK_SET_RATE_PARENT,\n\t.ops = &clk_rcg2_ops,\n};\n\nstatic struct clk_rcg2 gcc_qupv3_wrap0_s7_clk_src = {\n\t.cmd_rcgr = 0x17884,\n\t.mnd_width = 16,\n\t.hid_width = 5,\n\t.parent_map = gcc_parent_map_0,\n\t.freq_tbl = ftbl_gcc_qupv3_wrap0_s0_clk_src,\n\t.clkr.hw.init = &gcc_qupv3_wrap0_s7_clk_src_init,\n};\n\nstatic struct clk_init_data gcc_qupv3_wrap1_s0_clk_src_init = {\n\t.name = \"gcc_qupv3_wrap1_s0_clk_src\",\n\t.parent_data = gcc_parent_data_0,\n\t.num_parents = ARRAY_SIZE(gcc_parent_data_0),\n\t.ops = &clk_rcg2_ops,\n};\n\nstatic struct clk_rcg2 gcc_qupv3_wrap1_s0_clk_src = {\n\t.cmd_rcgr = 0x18018,\n\t.mnd_width = 16,\n\t.hid_width = 5,\n\t.parent_map = gcc_parent_map_0,\n\t.freq_tbl = ftbl_gcc_qupv3_wrap0_s0_clk_src,\n\t.clkr.hw.init = &gcc_qupv3_wrap1_s0_clk_src_init,\n};\n\nstatic struct clk_init_data gcc_qupv3_wrap1_s1_clk_src_init = {\n\t.name = \"gcc_qupv3_wrap1_s1_clk_src\",\n\t.parent_data = gcc_parent_data_0,\n\t.num_parents = ARRAY_SIZE(gcc_parent_data_0),\n\t.ops = &clk_rcg2_ops,\n};\n\nstatic struct clk_rcg2 gcc_qupv3_wrap1_s1_clk_src = {\n\t.cmd_rcgr = 0x18148,\n\t.mnd_width = 16,\n\t.hid_width = 5,\n\t.parent_map = gcc_parent_map_0,\n\t.freq_tbl = ftbl_gcc_qupv3_wrap0_s0_clk_src,\n\t.clkr.hw.init = &gcc_qupv3_wrap1_s1_clk_src_init,\n};\n\nstatic struct clk_init_data gcc_qupv3_wrap1_s2_clk_src_init = {\n\t.name = \"gcc_qupv3_wrap1_s2_clk_src\",\n\t.parent_data = gcc_parent_data_0,\n\t.num_parents = ARRAY_SIZE(gcc_parent_data_0),\n\t.ops = &clk_rcg2_ops,\n};\n\nstatic struct clk_rcg2 gcc_qupv3_wrap1_s2_clk_src = {\n\t.cmd_rcgr = 0x18278,\n\t.mnd_width = 16,\n\t.hid_width = 5,\n\t.parent_map = gcc_parent_map_0,\n\t.freq_tbl = ftbl_gcc_qupv3_wrap0_s0_clk_src,\n\t.clkr.hw.init = &gcc_qupv3_wrap1_s2_clk_src_init,\n};\n\nstatic struct clk_init_data gcc_qupv3_wrap1_s3_clk_src_init = {\n\t.name = \"gcc_qupv3_wrap1_s3_clk_src\",\n\t.parent_data = gcc_parent_data_0,\n\t.num_parents = ARRAY_SIZE(gcc_parent_data_0),\n\t.ops = &clk_rcg2_ops,\n};\n\nstatic struct clk_rcg2 gcc_qupv3_wrap1_s3_clk_src = {\n\t.cmd_rcgr = 0x183a8,\n\t.mnd_width = 16,\n\t.hid_width = 5,\n\t.parent_map = gcc_parent_map_0,\n\t.freq_tbl = ftbl_gcc_qupv3_wrap0_s0_clk_src,\n\t.clkr.hw.init = &gcc_qupv3_wrap1_s3_clk_src_init,\n};\n\nstatic struct clk_init_data gcc_qupv3_wrap1_s4_clk_src_init = {\n\t.name = \"gcc_qupv3_wrap1_s4_clk_src\",\n\t.parent_data = gcc_parent_data_0,\n\t.num_parents = ARRAY_SIZE(gcc_parent_data_0),\n\t.ops = &clk_rcg2_ops,\n};\n\nstatic struct clk_rcg2 gcc_qupv3_wrap1_s4_clk_src = {\n\t.cmd_rcgr = 0x184d8,\n\t.mnd_width = 16,\n\t.hid_width = 5,\n\t.parent_map = gcc_parent_map_0,\n\t.freq_tbl = ftbl_gcc_qupv3_wrap0_s0_clk_src,\n\t.clkr.hw.init = &gcc_qupv3_wrap1_s4_clk_src_init,\n};\n\nstatic struct clk_init_data gcc_qupv3_wrap1_s5_clk_src_init = {\n\t.name = \"gcc_qupv3_wrap1_s5_clk_src\",\n\t.parent_data = gcc_parent_data_0,\n\t.num_parents = ARRAY_SIZE(gcc_parent_data_0),\n\t.ops = &clk_rcg2_ops,\n};\n\nstatic struct clk_rcg2 gcc_qupv3_wrap1_s5_clk_src = {\n\t.cmd_rcgr = 0x18608,\n\t.mnd_width = 16,\n\t.hid_width = 5,\n\t.parent_map = gcc_parent_map_0,\n\t.freq_tbl = ftbl_gcc_qupv3_wrap0_s0_clk_src,\n\t.clkr.hw.init = &gcc_qupv3_wrap1_s5_clk_src_init,\n};\n\nstatic struct clk_init_data gcc_qupv3_wrap1_s6_clk_src_init = {\n\t.name = \"gcc_qupv3_wrap1_s6_clk_src\",\n\t.parent_data = gcc_parent_data_0,\n\t.num_parents = ARRAY_SIZE(gcc_parent_data_0),\n\t.ops = &clk_rcg2_ops,\n};\n\nstatic struct clk_rcg2 gcc_qupv3_wrap1_s6_clk_src = {\n\t.cmd_rcgr = 0x18738,\n\t.mnd_width = 16,\n\t.hid_width = 5,\n\t.parent_map = gcc_parent_map_0,\n\t.freq_tbl = ftbl_gcc_qupv3_wrap0_s0_clk_src,\n\t.clkr.hw.init = &gcc_qupv3_wrap1_s6_clk_src_init,\n};\n\nstatic struct clk_init_data gcc_qupv3_wrap1_s7_clk_src_init = {\n\t.name = \"gcc_qupv3_wrap1_s7_clk_src\",\n\t.parent_data = gcc_parent_data_0,\n\t.num_parents = ARRAY_SIZE(gcc_parent_data_0),\n\t.ops = &clk_rcg2_ops,\n};\n\nstatic struct clk_rcg2 gcc_qupv3_wrap1_s7_clk_src = {\n\t.cmd_rcgr = 0x18868,\n\t.mnd_width = 16,\n\t.hid_width = 5,\n\t.parent_map = gcc_parent_map_0,\n\t.freq_tbl = ftbl_gcc_qupv3_wrap0_s0_clk_src,\n\t.clkr.hw.init = &gcc_qupv3_wrap1_s7_clk_src_init,\n};\n\nstatic const struct freq_tbl ftbl_gcc_sdcc1_apps_clk_src[] = {\n\tF(144000, P_BI_TCXO, 16, 3, 25),\n\tF(400000, P_BI_TCXO, 12, 1, 4),\n\tF(19200000, P_BI_TCXO, 1, 0, 0),\n\tF(20000000, P_GPLL0_OUT_EVEN, 5, 1, 3),\n\tF(25000000, P_GPLL0_OUT_EVEN, 6, 1, 2),\n\tF(50000000, P_GPLL0_OUT_EVEN, 6, 0, 0),\n\tF(100000000, P_GPLL0_OUT_EVEN, 3, 0, 0),\n\tF(192000000, P_GPLL6_OUT_MAIN, 2, 0, 0),\n\tF(384000000, P_GPLL6_OUT_MAIN, 1, 0, 0),\n\t{ }\n};\n\nstatic struct clk_rcg2 gcc_sdcc1_apps_clk_src = {\n\t.cmd_rcgr = 0x12028,\n\t.mnd_width = 8,\n\t.hid_width = 5,\n\t.parent_map = gcc_parent_map_5,\n\t.freq_tbl = ftbl_gcc_sdcc1_apps_clk_src,\n\t.clkr.hw.init = &(struct clk_init_data){\n\t\t.name = \"gcc_sdcc1_apps_clk_src\",\n\t\t.parent_data = gcc_parent_data_5,\n\t\t.num_parents = ARRAY_SIZE(gcc_parent_data_5),\n\t\t.ops = &clk_rcg2_floor_ops,\n\t},\n};\n\nstatic const struct freq_tbl ftbl_gcc_sdcc1_ice_core_clk_src[] = {\n\tF(75000000, P_GPLL0_OUT_EVEN, 4, 0, 0),\n\tF(150000000, P_GPLL0_OUT_MAIN, 4, 0, 0),\n\tF(200000000, P_GPLL0_OUT_MAIN, 3, 0, 0),\n\tF(300000000, P_GPLL0_OUT_MAIN, 2, 0, 0),\n\t{ }\n};\n\nstatic struct clk_rcg2 gcc_sdcc1_ice_core_clk_src = {\n\t.cmd_rcgr = 0x12010,\n\t.mnd_width = 0,\n\t.hid_width = 5,\n\t.parent_map = gcc_parent_map_0,\n\t.freq_tbl = ftbl_gcc_sdcc1_ice_core_clk_src,\n\t.clkr.hw.init = &(struct clk_init_data){\n\t\t.name = \"gcc_sdcc1_ice_core_clk_src\",\n\t\t.parent_data = gcc_parent_data_0,\n\t\t.num_parents = ARRAY_SIZE(gcc_parent_data_0),\n\t\t.ops = &clk_rcg2_ops,\n\t},\n};\n\nstatic const struct freq_tbl ftbl_gcc_sdcc2_apps_clk_src[] = {\n\tF(400000, P_BI_TCXO, 12, 1, 4),\n\tF(9600000, P_BI_TCXO, 2, 0, 0),\n\tF(19200000, P_BI_TCXO, 1, 0, 0),\n\tF(25000000, P_GPLL0_OUT_EVEN, 12, 0, 0),\n\tF(50000000, P_GPLL0_OUT_EVEN, 6, 0, 0),\n\tF(100000000, P_GPLL0_OUT_MAIN, 6, 0, 0),\n\tF(208000000, P_GPLL7_OUT_MAIN, 4, 0, 0),\n\t{ }\n};\n\nstatic struct clk_rcg2 gcc_sdcc2_apps_clk_src = {\n\t.cmd_rcgr = 0x1400c,\n\t.mnd_width = 8,\n\t.hid_width = 5,\n\t.parent_map = gcc_parent_map_6,\n\t.freq_tbl = ftbl_gcc_sdcc2_apps_clk_src,\n\t.clkr.hw.init = &(struct clk_init_data){\n\t\t.name = \"gcc_sdcc2_apps_clk_src\",\n\t\t.parent_data = gcc_parent_data_6,\n\t\t.num_parents = ARRAY_SIZE(gcc_parent_data_6),\n\t\t.ops = &clk_rcg2_floor_ops,\n\t\t.flags = CLK_OPS_PARENT_ENABLE,\n\t},\n};\n\nstatic const struct freq_tbl ftbl_gcc_sdcc4_apps_clk_src[] = {\n\tF(400000, P_BI_TCXO, 12, 1, 4),\n\tF(9600000, P_BI_TCXO, 2, 0, 0),\n\tF(19200000, P_BI_TCXO, 1, 0, 0),\n\tF(25000000, P_GPLL0_OUT_EVEN, 12, 0, 0),\n\tF(33333333, P_GPLL0_OUT_EVEN, 9, 0, 0),\n\tF(50000000, P_GPLL0_OUT_MAIN, 12, 0, 0),\n\tF(100000000, P_GPLL0_OUT_MAIN, 6, 0, 0),\n\t{ }\n};\n\nstatic struct clk_rcg2 gcc_sdcc4_apps_clk_src = {\n\t.cmd_rcgr = 0x1600c,\n\t.mnd_width = 8,\n\t.hid_width = 5,\n\t.parent_map = gcc_parent_map_0,\n\t.freq_tbl = ftbl_gcc_sdcc4_apps_clk_src,\n\t.clkr.hw.init = &(struct clk_init_data){\n\t\t.name = \"gcc_sdcc4_apps_clk_src\",\n\t\t.parent_data = gcc_parent_data_0,\n\t\t.num_parents = ARRAY_SIZE(gcc_parent_data_0),\n\t\t.ops = &clk_rcg2_floor_ops,\n\t},\n};\n\nstatic const struct freq_tbl ftbl_gcc_tsif_ref_clk_src[] = {\n\tF(105495, P_BI_TCXO, 2, 1, 91),\n\t{ }\n};\n\nstatic struct clk_rcg2 gcc_tsif_ref_clk_src = {\n\t.cmd_rcgr = 0x36010,\n\t.mnd_width = 8,\n\t.hid_width = 5,\n\t.parent_map = gcc_parent_map_7,\n\t.freq_tbl = ftbl_gcc_tsif_ref_clk_src,\n\t.clkr.hw.init = &(struct clk_init_data){\n\t\t.name = \"gcc_tsif_ref_clk_src\",\n\t\t.parent_data = gcc_parent_data_7,\n\t\t.num_parents = ARRAY_SIZE(gcc_parent_data_7),\n\t\t.ops = &clk_rcg2_ops,\n\t},\n};\n\nstatic const struct freq_tbl ftbl_gcc_ufs_phy_axi_clk_src[] = {\n\tF(25000000, P_GPLL0_OUT_EVEN, 12, 0, 0),\n\tF(50000000, P_GPLL0_OUT_EVEN, 6, 0, 0),\n\tF(100000000, P_GPLL0_OUT_MAIN, 6, 0, 0),\n\tF(200000000, P_GPLL0_OUT_MAIN, 3, 0, 0),\n\tF(240000000, P_GPLL0_OUT_MAIN, 2.5, 0, 0),\n\t{ }\n};\n\nstatic struct clk_rcg2 gcc_ufs_phy_axi_clk_src = {\n\t.cmd_rcgr = 0x77020,\n\t.mnd_width = 8,\n\t.hid_width = 5,\n\t.parent_map = gcc_parent_map_0,\n\t.freq_tbl = ftbl_gcc_ufs_phy_axi_clk_src,\n\t.clkr.hw.init = &(struct clk_init_data){\n\t\t.name = \"gcc_ufs_phy_axi_clk_src\",\n\t\t.parent_data = gcc_parent_data_0,\n\t\t.num_parents = ARRAY_SIZE(gcc_parent_data_0),\n\t\t.ops = &clk_rcg2_ops,\n\t},\n};\n\nstatic const struct freq_tbl ftbl_gcc_ufs_phy_ice_core_clk_src[] = {\n\tF(37500000, P_GPLL0_OUT_EVEN, 8, 0, 0),\n\tF(75000000, P_GPLL0_OUT_EVEN, 4, 0, 0),\n\tF(150000000, P_GPLL0_OUT_MAIN, 4, 0, 0),\n\tF(300000000, P_GPLL0_OUT_MAIN, 2, 0, 0),\n\t{ }\n};\n\nstatic struct clk_rcg2 gcc_ufs_phy_ice_core_clk_src = {\n\t.cmd_rcgr = 0x77048,\n\t.mnd_width = 0,\n\t.hid_width = 5,\n\t.parent_map = gcc_parent_map_0,\n\t.freq_tbl = ftbl_gcc_ufs_phy_ice_core_clk_src,\n\t.clkr.hw.init = &(struct clk_init_data){\n\t\t.name = \"gcc_ufs_phy_ice_core_clk_src\",\n\t\t.parent_data = gcc_parent_data_0,\n\t\t.num_parents = ARRAY_SIZE(gcc_parent_data_0),\n\t\t.ops = &clk_rcg2_ops,\n\t},\n};\n\nstatic struct clk_rcg2 gcc_ufs_phy_phy_aux_clk_src = {\n\t.cmd_rcgr = 0x77098,\n\t.mnd_width = 0,\n\t.hid_width = 5,\n\t.parent_map = gcc_parent_map_4,\n\t.freq_tbl = ftbl_gcc_pcie_0_aux_clk_src,\n\t.clkr.hw.init = &(struct clk_init_data){\n\t\t.name = \"gcc_ufs_phy_phy_aux_clk_src\",\n\t\t.parent_data = gcc_parent_data_4,\n\t\t.num_parents = ARRAY_SIZE(gcc_parent_data_4),\n\t\t.ops = &clk_rcg2_ops,\n\t},\n};\n\nstatic const struct freq_tbl ftbl_gcc_ufs_phy_unipro_core_clk_src[] = {\n\tF(37500000, P_GPLL0_OUT_EVEN, 8, 0, 0),\n\tF(75000000, P_GPLL0_OUT_MAIN, 8, 0, 0),\n\tF(150000000, P_GPLL0_OUT_MAIN, 4, 0, 0),\n\t{ }\n};\n\nstatic struct clk_rcg2 gcc_ufs_phy_unipro_core_clk_src = {\n\t.cmd_rcgr = 0x77060,\n\t.mnd_width = 0,\n\t.hid_width = 5,\n\t.parent_map = gcc_parent_map_0,\n\t.freq_tbl = ftbl_gcc_ufs_phy_unipro_core_clk_src,\n\t.clkr.hw.init = &(struct clk_init_data){\n\t\t.name = \"gcc_ufs_phy_unipro_core_clk_src\",\n\t\t.parent_data = gcc_parent_data_0,\n\t\t.num_parents = ARRAY_SIZE(gcc_parent_data_0),\n\t\t.ops = &clk_rcg2_ops,\n\t},\n};\n\nstatic const struct freq_tbl ftbl_gcc_usb30_prim_master_clk_src[] = {\n\tF(66666667, P_GPLL0_OUT_EVEN, 4.5, 0, 0),\n\tF(133333333, P_GPLL0_OUT_MAIN, 4.5, 0, 0),\n\tF(200000000, P_GPLL0_OUT_MAIN, 3, 0, 0),\n\tF(240000000, P_GPLL0_OUT_MAIN, 2.5, 0, 0),\n\t{ }\n};\n\nstatic struct clk_rcg2 gcc_usb30_prim_master_clk_src = {\n\t.cmd_rcgr = 0xf01c,\n\t.mnd_width = 8,\n\t.hid_width = 5,\n\t.parent_map = gcc_parent_map_0,\n\t.freq_tbl = ftbl_gcc_usb30_prim_master_clk_src,\n\t.clkr.hw.init = &(struct clk_init_data){\n\t\t.name = \"gcc_usb30_prim_master_clk_src\",\n\t\t.parent_data = gcc_parent_data_0,\n\t\t.num_parents = ARRAY_SIZE(gcc_parent_data_0),\n\t\t.ops = &clk_rcg2_ops,\n\t},\n};\n\nstatic const struct freq_tbl ftbl_gcc_usb30_prim_mock_utmi_clk_src[] = {\n\tF(19200000, P_BI_TCXO, 1, 0, 0),\n\tF(20000000, P_GPLL0_OUT_EVEN, 15, 0, 0),\n\tF(40000000, P_GPLL0_OUT_EVEN, 7.5, 0, 0),\n\tF(60000000, P_GPLL0_OUT_MAIN, 10, 0, 0),\n\t{ }\n};\n\nstatic struct clk_rcg2 gcc_usb30_prim_mock_utmi_clk_src = {\n\t.cmd_rcgr = 0xf034,\n\t.mnd_width = 0,\n\t.hid_width = 5,\n\t.parent_map = gcc_parent_map_0,\n\t.freq_tbl = ftbl_gcc_usb30_prim_mock_utmi_clk_src,\n\t.clkr.hw.init = &(struct clk_init_data){\n\t\t.name = \"gcc_usb30_prim_mock_utmi_clk_src\",\n\t\t.parent_data = gcc_parent_data_0,\n\t\t.num_parents = ARRAY_SIZE(gcc_parent_data_0),\n\t\t.ops = &clk_rcg2_ops,\n\t},\n};\n\nstatic const struct freq_tbl ftbl_gcc_usb3_prim_phy_aux_clk_src[] = {\n\tF(19200000, P_BI_TCXO, 1, 0, 0),\n\t{ }\n};\n\nstatic struct clk_rcg2 gcc_usb3_prim_phy_aux_clk_src = {\n\t.cmd_rcgr = 0xf060,\n\t.mnd_width = 0,\n\t.hid_width = 5,\n\t.parent_map = gcc_parent_map_3,\n\t.freq_tbl = ftbl_gcc_usb3_prim_phy_aux_clk_src,\n\t.clkr.hw.init = &(struct clk_init_data){\n\t\t.name = \"gcc_usb3_prim_phy_aux_clk_src\",\n\t\t.parent_data = gcc_parent_data_3,\n\t\t.num_parents = ARRAY_SIZE(gcc_parent_data_3),\n\t\t.ops = &clk_rcg2_ops,\n\t},\n};\n\nstatic struct clk_rcg2 gcc_vs_ctrl_clk_src = {\n\t.cmd_rcgr = 0x7a030,\n\t.mnd_width = 0,\n\t.hid_width = 5,\n\t.parent_map = gcc_parent_map_2,\n\t.freq_tbl = ftbl_gcc_usb3_prim_phy_aux_clk_src,\n\t.clkr.hw.init = &(struct clk_init_data){\n\t\t.name = \"gcc_vs_ctrl_clk_src\",\n\t\t.parent_data = gcc_parent_data_2,\n\t\t.num_parents = ARRAY_SIZE(gcc_parent_data_2),\n\t\t.ops = &clk_rcg2_ops,\n\t},\n};\n\nstatic const struct freq_tbl ftbl_gcc_vsensor_clk_src[] = {\n\tF(19200000, P_BI_TCXO, 1, 0, 0),\n\tF(300000000, P_GPLL0_OUT_MAIN, 2, 0, 0),\n\tF(600000000, P_GPLL0_OUT_MAIN, 1, 0, 0),\n\t{ }\n};\n\nstatic struct clk_rcg2 gcc_vsensor_clk_src = {\n\t.cmd_rcgr = 0x7a018,\n\t.mnd_width = 0,\n\t.hid_width = 5,\n\t.parent_map = gcc_parent_map_8,\n\t.freq_tbl = ftbl_gcc_vsensor_clk_src,\n\t.clkr.hw.init = &(struct clk_init_data){\n\t\t.name = \"gcc_vsensor_clk_src\",\n\t\t.parent_data = gcc_parent_data_8,\n\t\t.num_parents = ARRAY_SIZE(gcc_parent_data_8),\n\t\t.ops = &clk_rcg2_ops,\n\t},\n};\n\nstatic struct clk_branch gcc_aggre_noc_pcie_tbu_clk = {\n\t.halt_reg = 0x2800c,\n\t.halt_check = BRANCH_HALT,\n\t.clkr = {\n\t\t.enable_reg = 0x2800c,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_aggre_noc_pcie_tbu_clk\",\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_aggre_ufs_phy_axi_clk = {\n\t.halt_reg = 0x82024,\n\t.halt_check = BRANCH_HALT,\n\t.hwcg_reg = 0x82024,\n\t.hwcg_bit = 1,\n\t.clkr = {\n\t\t.enable_reg = 0x82024,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_aggre_ufs_phy_axi_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]){\n\t\t\t\t&gcc_ufs_phy_axi_clk_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_aggre_ufs_phy_axi_hw_ctl_clk = {\n\t.halt_reg = 0x82024,\n\t.halt_check = BRANCH_HALT,\n\t.hwcg_reg = 0x82024,\n\t.hwcg_bit = 1,\n\t.clkr = {\n\t\t.enable_reg = 0x82024,\n\t\t.enable_mask = BIT(1),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_aggre_ufs_phy_axi_hw_ctl_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]){\n\t\t\t\t&gcc_aggre_ufs_phy_axi_clk.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch_simple_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_aggre_usb3_prim_axi_clk = {\n\t.halt_reg = 0x8201c,\n\t.halt_check = BRANCH_HALT,\n\t.clkr = {\n\t\t.enable_reg = 0x8201c,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_aggre_usb3_prim_axi_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]){\n\t\t\t\t&gcc_usb30_prim_master_clk_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_apc_vs_clk = {\n\t.halt_reg = 0x7a050,\n\t.halt_check = BRANCH_HALT,\n\t.clkr = {\n\t\t.enable_reg = 0x7a050,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_apc_vs_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]){\n\t\t\t\t&gcc_vsensor_clk_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_boot_rom_ahb_clk = {\n\t.halt_reg = 0x38004,\n\t.halt_check = BRANCH_HALT_VOTED,\n\t.hwcg_reg = 0x38004,\n\t.hwcg_bit = 1,\n\t.clkr = {\n\t\t.enable_reg = 0x52004,\n\t\t.enable_mask = BIT(10),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_boot_rom_ahb_clk\",\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_camera_hf_axi_clk = {\n\t.halt_reg = 0xb020,\n\t.halt_check = BRANCH_HALT,\n\t.clkr = {\n\t\t.enable_reg = 0xb020,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_camera_hf_axi_clk\",\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_camera_sf_axi_clk = {\n\t.halt_reg = 0xb06c,\n\t.halt_check = BRANCH_HALT,\n\t.clkr = {\n\t\t.enable_reg = 0xb06c,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_camera_sf_axi_clk\",\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_ce1_ahb_clk = {\n\t.halt_reg = 0x4100c,\n\t.halt_check = BRANCH_HALT_VOTED,\n\t.hwcg_reg = 0x4100c,\n\t.hwcg_bit = 1,\n\t.clkr = {\n\t\t.enable_reg = 0x52004,\n\t\t.enable_mask = BIT(3),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_ce1_ahb_clk\",\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_ce1_axi_clk = {\n\t.halt_reg = 0x41008,\n\t.halt_check = BRANCH_HALT_VOTED,\n\t.clkr = {\n\t\t.enable_reg = 0x52004,\n\t\t.enable_mask = BIT(4),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_ce1_axi_clk\",\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_ce1_clk = {\n\t.halt_reg = 0x41004,\n\t.halt_check = BRANCH_HALT_VOTED,\n\t.clkr = {\n\t\t.enable_reg = 0x52004,\n\t\t.enable_mask = BIT(5),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_ce1_clk\",\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_cfg_noc_usb3_prim_axi_clk = {\n\t.halt_reg = 0x502c,\n\t.halt_check = BRANCH_HALT,\n\t.clkr = {\n\t\t.enable_reg = 0x502c,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_cfg_noc_usb3_prim_axi_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]){\n\t\t\t\t&gcc_usb30_prim_master_clk_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_cpuss_ahb_clk = {\n\t.halt_reg = 0x48000,\n\t.halt_check = BRANCH_HALT_VOTED,\n\t.clkr = {\n\t\t.enable_reg = 0x52004,\n\t\t.enable_mask = BIT(21),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_cpuss_ahb_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]){\n\t\t\t\t&gcc_cpuss_ahb_clk_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_IS_CRITICAL | CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_cpuss_rbcpr_clk = {\n\t.halt_reg = 0x48008,\n\t.halt_check = BRANCH_HALT,\n\t.clkr = {\n\t\t.enable_reg = 0x48008,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_cpuss_rbcpr_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]){\n\t\t\t\t&gcc_cpuss_rbcpr_clk_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_ddrss_gpu_axi_clk = {\n\t.halt_reg = 0x4452c,\n\t.halt_check = BRANCH_VOTED,\n\t.clkr = {\n\t\t.enable_reg = 0x4452c,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_ddrss_gpu_axi_clk\",\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\n\nstatic struct clk_branch gcc_disp_gpll0_clk_src = {\n\t.halt_check = BRANCH_HALT_DELAY,\n\t.clkr = {\n\t\t.enable_reg = 0x52004,\n\t\t.enable_mask = BIT(18),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_disp_gpll0_clk_src\",\n\t\t\t.parent_hws = (const struct clk_hw*[]){\n\t\t\t\t&gpll0.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.ops = &clk_branch2_aon_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_disp_gpll0_div_clk_src = {\n\t.halt_check = BRANCH_HALT_DELAY,\n\t.clkr = {\n\t\t.enable_reg = 0x52004,\n\t\t.enable_mask = BIT(19),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_disp_gpll0_div_clk_src\",\n\t\t\t.parent_hws = (const struct clk_hw*[]){\n\t\t\t\t&gcc_pll0_main_div_cdiv.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_disp_hf_axi_clk = {\n\t.halt_reg = 0xb024,\n\t.halt_check = BRANCH_HALT,\n\t.clkr = {\n\t\t.enable_reg = 0xb024,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_disp_hf_axi_clk\",\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_disp_sf_axi_clk = {\n\t.halt_reg = 0xb070,\n\t.halt_check = BRANCH_HALT,\n\t.clkr = {\n\t\t.enable_reg = 0xb070,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_disp_sf_axi_clk\",\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\n\nstatic struct clk_branch gcc_gp1_clk = {\n\t.halt_reg = 0x64000,\n\t.halt_check = BRANCH_HALT,\n\t.clkr = {\n\t\t.enable_reg = 0x64000,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_gp1_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]){\n\t\t\t\t&gcc_gp1_clk_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_gp2_clk = {\n\t.halt_reg = 0x65000,\n\t.halt_check = BRANCH_HALT,\n\t.clkr = {\n\t\t.enable_reg = 0x65000,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_gp2_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]){\n\t\t\t\t&gcc_gp2_clk_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_gp3_clk = {\n\t.halt_reg = 0x66000,\n\t.halt_check = BRANCH_HALT,\n\t.clkr = {\n\t\t.enable_reg = 0x66000,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_gp3_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]){\n\t\t\t\t&gcc_gp3_clk_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_gpu_gpll0_clk_src = {\n\t.halt_check = BRANCH_HALT_DELAY,\n\t.clkr = {\n\t\t.enable_reg = 0x52004,\n\t\t.enable_mask = BIT(15),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_gpu_gpll0_clk_src\",\n\t\t\t.parent_hws = (const struct clk_hw*[]){\n\t\t\t\t&gpll0.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_gpu_gpll0_div_clk_src = {\n\t.halt_check = BRANCH_HALT_DELAY,\n\t.clkr = {\n\t\t.enable_reg = 0x52004,\n\t\t.enable_mask = BIT(16),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_gpu_gpll0_div_clk_src\",\n\t\t\t.parent_hws = (const struct clk_hw*[]){\n\t\t\t\t&gcc_pll0_main_div_cdiv.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_gpu_memnoc_gfx_clk = {\n\t.halt_reg = 0x7100c,\n\t.halt_check = BRANCH_VOTED,\n\t.clkr = {\n\t\t.enable_reg = 0x7100c,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_gpu_memnoc_gfx_clk\",\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_gpu_snoc_dvm_gfx_clk = {\n\t.halt_reg = 0x71018,\n\t.halt_check = BRANCH_HALT,\n\t.clkr = {\n\t\t.enable_reg = 0x71018,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_gpu_snoc_dvm_gfx_clk\",\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_gpu_vs_clk = {\n\t.halt_reg = 0x7a04c,\n\t.halt_check = BRANCH_HALT,\n\t.clkr = {\n\t\t.enable_reg = 0x7a04c,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_gpu_vs_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]){\n\t\t\t\t&gcc_vsensor_clk_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_npu_axi_clk = {\n\t.halt_reg = 0x4d008,\n\t.halt_check = BRANCH_HALT,\n\t.clkr = {\n\t\t.enable_reg = 0x4d008,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_npu_axi_clk\",\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_npu_cfg_ahb_clk = {\n\t.halt_reg = 0x4d004,\n\t.halt_check = BRANCH_HALT,\n\t.hwcg_reg = 0x4d004,\n\t.hwcg_bit = 1,\n\t.clkr = {\n\t\t.enable_reg = 0x4d004,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_npu_cfg_ahb_clk\",\n\t\t\t.flags = CLK_IS_CRITICAL,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_npu_gpll0_clk_src = {\n\t.halt_check = BRANCH_HALT_DELAY,\n\t.clkr = {\n\t\t.enable_reg = 0x52004,\n\t\t.enable_mask = BIT(25),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_npu_gpll0_clk_src\",\n\t\t\t.parent_hws = (const struct clk_hw*[]){\n\t\t\t\t&gpll0.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_npu_gpll0_div_clk_src = {\n\t.halt_check = BRANCH_HALT_DELAY,\n\t.clkr = {\n\t\t.enable_reg = 0x52004,\n\t\t.enable_mask = BIT(26),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_npu_gpll0_div_clk_src\",\n\t\t\t.parent_hws = (const struct clk_hw*[]){\n\t\t\t\t&gcc_pll0_main_div_cdiv.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_pcie_0_aux_clk = {\n\t.halt_reg = 0x6b01c,\n\t.halt_check = BRANCH_HALT_VOTED,\n\t.clkr = {\n\t\t.enable_reg = 0x5200c,\n\t\t.enable_mask = BIT(3),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_pcie_0_aux_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]){\n\t\t\t\t&gcc_pcie_0_aux_clk_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_pcie_0_cfg_ahb_clk = {\n\t.halt_reg = 0x6b018,\n\t.halt_check = BRANCH_HALT_VOTED,\n\t.hwcg_reg = 0x6b018,\n\t.hwcg_bit = 1,\n\t.clkr = {\n\t\t.enable_reg = 0x5200c,\n\t\t.enable_mask = BIT(2),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_pcie_0_cfg_ahb_clk\",\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_pcie_0_clkref_clk = {\n\t.halt_reg = 0x8c008,\n\t.halt_check = BRANCH_HALT,\n\t.clkr = {\n\t\t.enable_reg = 0x8c008,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_pcie_0_clkref_clk\",\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_pcie_0_mstr_axi_clk = {\n\t.halt_reg = 0x6b014,\n\t.halt_check = BRANCH_HALT_VOTED,\n\t.clkr = {\n\t\t.enable_reg = 0x5200c,\n\t\t.enable_mask = BIT(1),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_pcie_0_mstr_axi_clk\",\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_pcie_0_pipe_clk = {\n\t.halt_reg = 0x6b020,\n\t.halt_check = BRANCH_HALT_SKIP,\n\t.clkr = {\n\t\t.enable_reg = 0x5200c,\n\t\t.enable_mask = BIT(4),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_pcie_0_pipe_clk\",\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_pcie_0_slv_axi_clk = {\n\t.halt_reg = 0x6b010,\n\t.halt_check = BRANCH_HALT_VOTED,\n\t.hwcg_reg = 0x6b010,\n\t.hwcg_bit = 1,\n\t.clkr = {\n\t\t.enable_reg = 0x5200c,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_pcie_0_slv_axi_clk\",\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_pcie_0_slv_q2a_axi_clk = {\n\t.halt_reg = 0x6b00c,\n\t.halt_check = BRANCH_HALT_VOTED,\n\t.clkr = {\n\t\t.enable_reg = 0x5200c,\n\t\t.enable_mask = BIT(5),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_pcie_0_slv_q2a_axi_clk\",\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_pcie_phy_aux_clk = {\n\t.halt_reg = 0x6f004,\n\t.halt_check = BRANCH_HALT,\n\t.clkr = {\n\t\t.enable_reg = 0x6f004,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_pcie_phy_aux_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]){\n\t\t\t\t&gcc_pcie_0_aux_clk_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_pcie_phy_refgen_clk = {\n\t.halt_reg = 0x6f02c,\n\t.halt_check = BRANCH_HALT,\n\t.clkr = {\n\t\t.enable_reg = 0x6f02c,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_pcie_phy_refgen_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]){\n\t\t\t\t&gcc_pcie_phy_refgen_clk_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_pdm2_clk = {\n\t.halt_reg = 0x3300c,\n\t.halt_check = BRANCH_HALT,\n\t.clkr = {\n\t\t.enable_reg = 0x3300c,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_pdm2_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]){\n\t\t\t\t&gcc_pdm2_clk_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_pdm_ahb_clk = {\n\t.halt_reg = 0x33004,\n\t.halt_check = BRANCH_HALT,\n\t.hwcg_reg = 0x33004,\n\t.hwcg_bit = 1,\n\t.clkr = {\n\t\t.enable_reg = 0x33004,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_pdm_ahb_clk\",\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_pdm_xo4_clk = {\n\t.halt_reg = 0x33008,\n\t.halt_check = BRANCH_HALT,\n\t.clkr = {\n\t\t.enable_reg = 0x33008,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_pdm_xo4_clk\",\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_prng_ahb_clk = {\n\t.halt_reg = 0x34004,\n\t.halt_check = BRANCH_HALT_VOTED,\n\t.hwcg_reg = 0x34004,\n\t.hwcg_bit = 1,\n\t.clkr = {\n\t\t.enable_reg = 0x52004,\n\t\t.enable_mask = BIT(13),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_prng_ahb_clk\",\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_qupv3_wrap0_core_2x_clk = {\n\t.halt_reg = 0x17014,\n\t.halt_check = BRANCH_HALT_VOTED,\n\t.clkr = {\n\t\t.enable_reg = 0x5200c,\n\t\t.enable_mask = BIT(9),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_qupv3_wrap0_core_2x_clk\",\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_qupv3_wrap0_core_clk = {\n\t.halt_reg = 0x1700c,\n\t.halt_check = BRANCH_HALT_VOTED,\n\t.clkr = {\n\t\t.enable_reg = 0x5200c,\n\t\t.enable_mask = BIT(8),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_qupv3_wrap0_core_clk\",\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_qupv3_wrap0_s0_clk = {\n\t.halt_reg = 0x17030,\n\t.halt_check = BRANCH_HALT_VOTED,\n\t.clkr = {\n\t\t.enable_reg = 0x5200c,\n\t\t.enable_mask = BIT(10),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_qupv3_wrap0_s0_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]){\n\t\t\t\t&gcc_qupv3_wrap0_s0_clk_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_qupv3_wrap0_s1_clk = {\n\t.halt_reg = 0x17160,\n\t.halt_check = BRANCH_HALT_VOTED,\n\t.clkr = {\n\t\t.enable_reg = 0x5200c,\n\t\t.enable_mask = BIT(11),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_qupv3_wrap0_s1_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]){\n\t\t\t\t&gcc_qupv3_wrap0_s1_clk_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_qupv3_wrap0_s2_clk = {\n\t.halt_reg = 0x17290,\n\t.halt_check = BRANCH_HALT_VOTED,\n\t.clkr = {\n\t\t.enable_reg = 0x5200c,\n\t\t.enable_mask = BIT(12),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_qupv3_wrap0_s2_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]){\n\t\t\t\t&gcc_qupv3_wrap0_s2_clk_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_qupv3_wrap0_s3_clk = {\n\t.halt_reg = 0x173c0,\n\t.halt_check = BRANCH_HALT_VOTED,\n\t.clkr = {\n\t\t.enable_reg = 0x5200c,\n\t\t.enable_mask = BIT(13),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_qupv3_wrap0_s3_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]){\n\t\t\t\t&gcc_qupv3_wrap0_s3_clk_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_qupv3_wrap0_s4_clk = {\n\t.halt_reg = 0x174f0,\n\t.halt_check = BRANCH_HALT_VOTED,\n\t.clkr = {\n\t\t.enable_reg = 0x5200c,\n\t\t.enable_mask = BIT(14),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_qupv3_wrap0_s4_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]){\n\t\t\t\t&gcc_qupv3_wrap0_s4_clk_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_qupv3_wrap0_s5_clk = {\n\t.halt_reg = 0x17620,\n\t.halt_check = BRANCH_HALT_VOTED,\n\t.clkr = {\n\t\t.enable_reg = 0x5200c,\n\t\t.enable_mask = BIT(15),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_qupv3_wrap0_s5_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]){\n\t\t\t\t&gcc_qupv3_wrap0_s5_clk_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_qupv3_wrap0_s6_clk = {\n\t.halt_reg = 0x17750,\n\t.halt_check = BRANCH_HALT_VOTED,\n\t.clkr = {\n\t\t.enable_reg = 0x5200c,\n\t\t.enable_mask = BIT(16),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_qupv3_wrap0_s6_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]){\n\t\t\t\t&gcc_qupv3_wrap0_s6_clk_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_qupv3_wrap0_s7_clk = {\n\t.halt_reg = 0x17880,\n\t.halt_check = BRANCH_HALT_VOTED,\n\t.clkr = {\n\t\t.enable_reg = 0x5200c,\n\t\t.enable_mask = BIT(17),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_qupv3_wrap0_s7_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]){\n\t\t\t\t&gcc_qupv3_wrap0_s7_clk_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_qupv3_wrap1_core_2x_clk = {\n\t.halt_reg = 0x18004,\n\t.halt_check = BRANCH_HALT_VOTED,\n\t.clkr = {\n\t\t.enable_reg = 0x5200c,\n\t\t.enable_mask = BIT(18),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_qupv3_wrap1_core_2x_clk\",\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_qupv3_wrap1_core_clk = {\n\t.halt_reg = 0x18008,\n\t.halt_check = BRANCH_HALT_VOTED,\n\t.clkr = {\n\t\t.enable_reg = 0x5200c,\n\t\t.enable_mask = BIT(19),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_qupv3_wrap1_core_clk\",\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_qupv3_wrap1_s0_clk = {\n\t.halt_reg = 0x18014,\n\t.halt_check = BRANCH_HALT_VOTED,\n\t.clkr = {\n\t\t.enable_reg = 0x5200c,\n\t\t.enable_mask = BIT(22),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_qupv3_wrap1_s0_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]){\n\t\t\t\t&gcc_qupv3_wrap1_s0_clk_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_qupv3_wrap1_s1_clk = {\n\t.halt_reg = 0x18144,\n\t.halt_check = BRANCH_HALT_VOTED,\n\t.clkr = {\n\t\t.enable_reg = 0x5200c,\n\t\t.enable_mask = BIT(23),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_qupv3_wrap1_s1_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]){\n\t\t\t\t&gcc_qupv3_wrap1_s1_clk_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_qupv3_wrap1_s2_clk = {\n\t.halt_reg = 0x18274,\n\t.halt_check = BRANCH_HALT_VOTED,\n\t.clkr = {\n\t\t.enable_reg = 0x5200c,\n\t\t.enable_mask = BIT(24),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_qupv3_wrap1_s2_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]){\n\t\t\t\t&gcc_qupv3_wrap1_s2_clk_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_qupv3_wrap1_s3_clk = {\n\t.halt_reg = 0x183a4,\n\t.halt_check = BRANCH_HALT_VOTED,\n\t.clkr = {\n\t\t.enable_reg = 0x5200c,\n\t\t.enable_mask = BIT(25),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_qupv3_wrap1_s3_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]){\n\t\t\t\t&gcc_qupv3_wrap1_s3_clk_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_qupv3_wrap1_s4_clk = {\n\t.halt_reg = 0x184d4,\n\t.halt_check = BRANCH_HALT_VOTED,\n\t.clkr = {\n\t\t.enable_reg = 0x5200c,\n\t\t.enable_mask = BIT(26),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_qupv3_wrap1_s4_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]){\n\t\t\t\t&gcc_qupv3_wrap1_s4_clk_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_qupv3_wrap1_s5_clk = {\n\t.halt_reg = 0x18604,\n\t.halt_check = BRANCH_HALT_VOTED,\n\t.clkr = {\n\t\t.enable_reg = 0x5200c,\n\t\t.enable_mask = BIT(27),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_qupv3_wrap1_s5_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]){\n\t\t\t\t&gcc_qupv3_wrap1_s5_clk_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_qupv3_wrap1_s6_clk = {\n\t.halt_reg = 0x18734,\n\t.halt_check = BRANCH_HALT_VOTED,\n\t.clkr = {\n\t\t.enable_reg = 0x5200c,\n\t\t.enable_mask = BIT(28),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_qupv3_wrap1_s6_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]){\n\t\t\t\t&gcc_qupv3_wrap1_s6_clk_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_qupv3_wrap1_s7_clk = {\n\t.halt_reg = 0x18864,\n\t.halt_check = BRANCH_HALT_VOTED,\n\t.clkr = {\n\t\t.enable_reg = 0x5200c,\n\t\t.enable_mask = BIT(29),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_qupv3_wrap1_s7_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]){\n\t\t\t\t&gcc_qupv3_wrap1_s7_clk_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_qupv3_wrap_0_m_ahb_clk = {\n\t.halt_reg = 0x17004,\n\t.halt_check = BRANCH_HALT_VOTED,\n\t.clkr = {\n\t\t.enable_reg = 0x5200c,\n\t\t.enable_mask = BIT(6),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_qupv3_wrap_0_m_ahb_clk\",\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_qupv3_wrap_0_s_ahb_clk = {\n\t.halt_reg = 0x17008,\n\t.halt_check = BRANCH_HALT_VOTED,\n\t.hwcg_reg = 0x17008,\n\t.hwcg_bit = 1,\n\t.clkr = {\n\t\t.enable_reg = 0x5200c,\n\t\t.enable_mask = BIT(7),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_qupv3_wrap_0_s_ahb_clk\",\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_qupv3_wrap_1_m_ahb_clk = {\n\t.halt_reg = 0x1800c,\n\t.halt_check = BRANCH_HALT_VOTED,\n\t.clkr = {\n\t\t.enable_reg = 0x5200c,\n\t\t.enable_mask = BIT(20),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_qupv3_wrap_1_m_ahb_clk\",\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_qupv3_wrap_1_s_ahb_clk = {\n\t.halt_reg = 0x18010,\n\t.halt_check = BRANCH_HALT_VOTED,\n\t.hwcg_reg = 0x18010,\n\t.hwcg_bit = 1,\n\t.clkr = {\n\t\t.enable_reg = 0x5200c,\n\t\t.enable_mask = BIT(21),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_qupv3_wrap_1_s_ahb_clk\",\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_sdcc1_ahb_clk = {\n\t.halt_reg = 0x12008,\n\t.halt_check = BRANCH_HALT,\n\t.clkr = {\n\t\t.enable_reg = 0x12008,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_sdcc1_ahb_clk\",\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_sdcc1_apps_clk = {\n\t.halt_reg = 0x1200c,\n\t.halt_check = BRANCH_HALT,\n\t.clkr = {\n\t\t.enable_reg = 0x1200c,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_sdcc1_apps_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]){\n\t\t\t\t&gcc_sdcc1_apps_clk_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_sdcc1_ice_core_clk = {\n\t.halt_reg = 0x12040,\n\t.halt_check = BRANCH_HALT,\n\t.clkr = {\n\t\t.enable_reg = 0x12040,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_sdcc1_ice_core_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]){\n\t\t\t\t&gcc_sdcc1_ice_core_clk_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_sdcc2_ahb_clk = {\n\t.halt_reg = 0x14008,\n\t.halt_check = BRANCH_HALT,\n\t.clkr = {\n\t\t.enable_reg = 0x14008,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_sdcc2_ahb_clk\",\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_sdcc2_apps_clk = {\n\t.halt_reg = 0x14004,\n\t.halt_check = BRANCH_HALT,\n\t.clkr = {\n\t\t.enable_reg = 0x14004,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_sdcc2_apps_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]){\n\t\t\t\t&gcc_sdcc2_apps_clk_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_sdcc4_ahb_clk = {\n\t.halt_reg = 0x16008,\n\t.halt_check = BRANCH_HALT,\n\t.clkr = {\n\t\t.enable_reg = 0x16008,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_sdcc4_ahb_clk\",\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_sdcc4_apps_clk = {\n\t.halt_reg = 0x16004,\n\t.halt_check = BRANCH_HALT,\n\t.clkr = {\n\t\t.enable_reg = 0x16004,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_sdcc4_apps_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]){\n\t\t\t\t&gcc_sdcc4_apps_clk_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_sys_noc_cpuss_ahb_clk = {\n\t.halt_reg = 0x4144,\n\t.halt_check = BRANCH_HALT_VOTED,\n\t.clkr = {\n\t\t.enable_reg = 0x52004,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_sys_noc_cpuss_ahb_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]){\n\t\t\t\t&gcc_cpuss_ahb_clk_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_IS_CRITICAL | CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_tsif_ahb_clk = {\n\t.halt_reg = 0x36004,\n\t.halt_check = BRANCH_HALT,\n\t.clkr = {\n\t\t.enable_reg = 0x36004,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_tsif_ahb_clk\",\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_tsif_inactivity_timers_clk = {\n\t.halt_reg = 0x3600c,\n\t.halt_check = BRANCH_HALT,\n\t.clkr = {\n\t\t.enable_reg = 0x3600c,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_tsif_inactivity_timers_clk\",\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_tsif_ref_clk = {\n\t.halt_reg = 0x36008,\n\t.halt_check = BRANCH_HALT,\n\t.clkr = {\n\t\t.enable_reg = 0x36008,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_tsif_ref_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]){\n\t\t\t\t&gcc_tsif_ref_clk_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_ufs_mem_clkref_clk = {\n\t.halt_reg = 0x8c000,\n\t.halt_check = BRANCH_HALT,\n\t.clkr = {\n\t\t.enable_reg = 0x8c000,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_ufs_mem_clkref_clk\",\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_ufs_phy_ahb_clk = {\n\t.halt_reg = 0x77014,\n\t.halt_check = BRANCH_HALT,\n\t.hwcg_reg = 0x77014,\n\t.hwcg_bit = 1,\n\t.clkr = {\n\t\t.enable_reg = 0x77014,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_ufs_phy_ahb_clk\",\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_ufs_phy_axi_clk = {\n\t.halt_reg = 0x77038,\n\t.halt_check = BRANCH_HALT,\n\t.hwcg_reg = 0x77038,\n\t.hwcg_bit = 1,\n\t.clkr = {\n\t\t.enable_reg = 0x77038,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_ufs_phy_axi_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]){\n\t\t\t\t&gcc_ufs_phy_axi_clk_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_ufs_phy_axi_hw_ctl_clk = {\n\t.halt_reg = 0x77038,\n\t.halt_check = BRANCH_HALT,\n\t.hwcg_reg = 0x77038,\n\t.hwcg_bit = 1,\n\t.clkr = {\n\t\t.enable_reg = 0x77038,\n\t\t.enable_mask = BIT(1),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_ufs_phy_axi_hw_ctl_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]){\n\t\t\t\t&gcc_ufs_phy_axi_clk.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch_simple_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_ufs_phy_ice_core_clk = {\n\t.halt_reg = 0x77090,\n\t.halt_check = BRANCH_HALT,\n\t.hwcg_reg = 0x77090,\n\t.hwcg_bit = 1,\n\t.clkr = {\n\t\t.enable_reg = 0x77090,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_ufs_phy_ice_core_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]){\n\t\t\t\t&gcc_ufs_phy_ice_core_clk_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_ufs_phy_ice_core_hw_ctl_clk = {\n\t.halt_reg = 0x77090,\n\t.halt_check = BRANCH_HALT,\n\t.hwcg_reg = 0x77090,\n\t.hwcg_bit = 1,\n\t.clkr = {\n\t\t.enable_reg = 0x77090,\n\t\t.enable_mask = BIT(1),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_ufs_phy_ice_core_hw_ctl_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]){\n\t\t\t\t&gcc_ufs_phy_ice_core_clk.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch_simple_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_ufs_phy_phy_aux_clk = {\n\t.halt_reg = 0x77094,\n\t.halt_check = BRANCH_HALT,\n\t.hwcg_reg = 0x77094,\n\t.hwcg_bit = 1,\n\t.clkr = {\n\t\t.enable_reg = 0x77094,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_ufs_phy_phy_aux_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]){\n\t\t\t\t&gcc_ufs_phy_phy_aux_clk_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_ufs_phy_phy_aux_hw_ctl_clk = {\n\t.halt_reg = 0x77094,\n\t.halt_check = BRANCH_HALT,\n\t.hwcg_reg = 0x77094,\n\t.hwcg_bit = 1,\n\t.clkr = {\n\t\t.enable_reg = 0x77094,\n\t\t.enable_mask = BIT(1),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_ufs_phy_phy_aux_hw_ctl_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]){\n\t\t\t\t&gcc_ufs_phy_phy_aux_clk.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch_simple_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_ufs_phy_rx_symbol_0_clk = {\n\t.halt_reg = 0x7701c,\n\t.halt_check = BRANCH_HALT_SKIP,\n\t.clkr = {\n\t\t.enable_reg = 0x7701c,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_ufs_phy_rx_symbol_0_clk\",\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_ufs_phy_tx_symbol_0_clk = {\n\t.halt_reg = 0x77018,\n\t.halt_check = BRANCH_HALT_SKIP,\n\t.clkr = {\n\t\t.enable_reg = 0x77018,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_ufs_phy_tx_symbol_0_clk\",\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_ufs_phy_unipro_core_clk = {\n\t.halt_reg = 0x7708c,\n\t.halt_check = BRANCH_HALT,\n\t.hwcg_reg = 0x7708c,\n\t.hwcg_bit = 1,\n\t.clkr = {\n\t\t.enable_reg = 0x7708c,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_ufs_phy_unipro_core_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]){\n\t\t\t\t&gcc_ufs_phy_unipro_core_clk_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_ufs_phy_unipro_core_hw_ctl_clk = {\n\t.halt_reg = 0x7708c,\n\t.halt_check = BRANCH_HALT,\n\t.hwcg_reg = 0x7708c,\n\t.hwcg_bit = 1,\n\t.clkr = {\n\t\t.enable_reg = 0x7708c,\n\t\t.enable_mask = BIT(1),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_ufs_phy_unipro_core_hw_ctl_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]){\n\t\t\t\t&gcc_ufs_phy_unipro_core_clk.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch_simple_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_usb30_prim_master_clk = {\n\t.halt_reg = 0xf010,\n\t.halt_check = BRANCH_HALT,\n\t.clkr = {\n\t\t.enable_reg = 0xf010,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_usb30_prim_master_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]){\n\t\t\t\t&gcc_usb30_prim_master_clk_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_usb30_prim_mock_utmi_clk = {\n\t.halt_reg = 0xf018,\n\t.halt_check = BRANCH_HALT,\n\t.clkr = {\n\t\t.enable_reg = 0xf018,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_usb30_prim_mock_utmi_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]){\n\t\t\t\t&gcc_usb30_prim_mock_utmi_clk_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_usb30_prim_sleep_clk = {\n\t.halt_reg = 0xf014,\n\t.halt_check = BRANCH_HALT,\n\t.clkr = {\n\t\t.enable_reg = 0xf014,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_usb30_prim_sleep_clk\",\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_usb3_prim_clkref_clk = {\n\t.halt_reg = 0x8c010,\n\t.halt_check = BRANCH_HALT,\n\t.clkr = {\n\t\t.enable_reg = 0x8c010,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_usb3_prim_clkref_clk\",\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_usb3_prim_phy_aux_clk = {\n\t.halt_reg = 0xf050,\n\t.halt_check = BRANCH_HALT,\n\t.clkr = {\n\t\t.enable_reg = 0xf050,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_usb3_prim_phy_aux_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]){\n\t\t\t\t&gcc_usb3_prim_phy_aux_clk_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_usb3_prim_phy_com_aux_clk = {\n\t.halt_reg = 0xf054,\n\t.halt_check = BRANCH_HALT,\n\t.clkr = {\n\t\t.enable_reg = 0xf054,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_usb3_prim_phy_com_aux_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]){\n\t\t\t\t&gcc_usb3_prim_phy_aux_clk_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_usb3_prim_phy_pipe_clk = {\n\t.halt_check = BRANCH_HALT_SKIP,\n\t.clkr = {\n\t\t.enable_reg = 0xf058,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_usb3_prim_phy_pipe_clk\",\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_usb_phy_cfg_ahb2phy_clk = {\n\t.halt_reg = 0x6a004,\n\t.halt_check = BRANCH_HALT,\n\t.hwcg_reg = 0x6a004,\n\t.hwcg_bit = 1,\n\t.clkr = {\n\t\t.enable_reg = 0x6a004,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_usb_phy_cfg_ahb2phy_clk\",\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_vdda_vs_clk = {\n\t.halt_reg = 0x7a00c,\n\t.halt_check = BRANCH_HALT,\n\t.clkr = {\n\t\t.enable_reg = 0x7a00c,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_vdda_vs_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]){\n\t\t\t\t&gcc_vsensor_clk_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_vddcx_vs_clk = {\n\t.halt_reg = 0x7a004,\n\t.halt_check = BRANCH_HALT,\n\t.clkr = {\n\t\t.enable_reg = 0x7a004,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_vddcx_vs_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]){\n\t\t\t\t&gcc_vsensor_clk_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_vddmx_vs_clk = {\n\t.halt_reg = 0x7a008,\n\t.halt_check = BRANCH_HALT,\n\t.clkr = {\n\t\t.enable_reg = 0x7a008,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_vddmx_vs_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]){\n\t\t\t\t&gcc_vsensor_clk_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\n\nstatic struct clk_branch gcc_video_axi_clk = {\n\t.halt_reg = 0xb01c,\n\t.halt_check = BRANCH_HALT,\n\t.clkr = {\n\t\t.enable_reg = 0xb01c,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_video_axi_clk\",\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_vs_ctrl_ahb_clk = {\n\t.halt_reg = 0x7a014,\n\t.halt_check = BRANCH_HALT,\n\t.hwcg_reg = 0x7a014,\n\t.hwcg_bit = 1,\n\t.clkr = {\n\t\t.enable_reg = 0x7a014,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_vs_ctrl_ahb_clk\",\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_vs_ctrl_clk = {\n\t.halt_reg = 0x7a010,\n\t.halt_check = BRANCH_HALT,\n\t.clkr = {\n\t\t.enable_reg = 0x7a010,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_vs_ctrl_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]){\n\t\t\t\t&gcc_vs_ctrl_clk_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct gdsc pcie_0_gdsc = {\n\t.gdscr = 0x6b004,\n\t.pd = {\n\t\t.name = \"pcie_0_gdsc\",\n\t},\n\t.pwrsts = PWRSTS_OFF_ON,\n};\n\nstatic struct gdsc ufs_phy_gdsc = {\n\t.gdscr = 0x77004,\n\t.pd = {\n\t\t.name = \"ufs_phy_gdsc\",\n\t},\n\t.pwrsts = PWRSTS_OFF_ON,\n};\n\nstatic struct gdsc usb30_prim_gdsc = {\n\t.gdscr = 0xf004,\n\t.pd = {\n\t\t.name = \"usb30_prim_gdsc\",\n\t},\n\t.pwrsts = PWRSTS_OFF_ON,\n};\n\nstatic struct gdsc hlos1_vote_aggre_noc_mmu_audio_tbu_gdsc = {\n\t.gdscr = 0x7d030,\n\t.pd = {\n\t\t.name = \"hlos1_vote_aggre_noc_mmu_audio_tbu_gdsc\",\n\t},\n\t.pwrsts = PWRSTS_OFF_ON,\n\t.flags = VOTABLE,\n};\n\nstatic struct gdsc hlos1_vote_aggre_noc_mmu_pcie_tbu_gdsc = {\n\t.gdscr = 0x7d03c,\n\t.pd = {\n\t\t.name = \"hlos1_vote_aggre_noc_mmu_pcie_tbu_gdsc\",\n\t},\n\t.pwrsts = PWRSTS_OFF_ON,\n\t.flags = VOTABLE,\n};\n\nstatic struct gdsc hlos1_vote_aggre_noc_mmu_tbu1_gdsc = {\n\t.gdscr = 0x7d034,\n\t.pd = {\n\t\t.name = \"hlos1_vote_aggre_noc_mmu_tbu1_gdsc\",\n\t},\n\t.pwrsts = PWRSTS_OFF_ON,\n\t.flags = VOTABLE,\n};\n\nstatic struct gdsc hlos1_vote_aggre_noc_mmu_tbu2_gdsc = {\n\t.gdscr = 0x7d038,\n\t.pd = {\n\t\t.name = \"hlos1_vote_aggre_noc_mmu_tbu2_gdsc\",\n\t},\n\t.pwrsts = PWRSTS_OFF_ON,\n\t.flags = VOTABLE,\n};\n\nstatic struct gdsc hlos1_vote_mmnoc_mmu_tbu_hf0_gdsc = {\n\t.gdscr = 0x7d040,\n\t.pd = {\n\t\t.name = \"hlos1_vote_mmnoc_mmu_tbu_hf0_gdsc\",\n\t},\n\t.pwrsts = PWRSTS_OFF_ON,\n\t.flags = VOTABLE,\n};\n\nstatic struct gdsc hlos1_vote_mmnoc_mmu_tbu_hf1_gdsc = {\n\t.gdscr = 0x7d048,\n\t.pd = {\n\t\t.name = \"hlos1_vote_mmnoc_mmu_tbu_hf1_gdsc\",\n\t},\n\t.pwrsts = PWRSTS_OFF_ON,\n\t.flags = VOTABLE,\n};\n\nstatic struct gdsc hlos1_vote_mmnoc_mmu_tbu_sf_gdsc = {\n\t.gdscr = 0x7d044,\n\t.pd = {\n\t\t.name = \"hlos1_vote_mmnoc_mmu_tbu_sf_gdsc\",\n\t},\n\t.pwrsts = PWRSTS_OFF_ON,\n\t.flags = VOTABLE,\n};\n\nstatic struct clk_hw *gcc_sm7150_hws[] = {\n\t[GCC_GPLL0_MAIN_DIV_CDIV] = &gcc_pll0_main_div_cdiv.hw,\n};\n\nstatic struct clk_regmap *gcc_sm7150_clocks[] = {\n\t[GCC_AGGRE_NOC_PCIE_TBU_CLK] = &gcc_aggre_noc_pcie_tbu_clk.clkr,\n\t[GCC_AGGRE_UFS_PHY_AXI_CLK] = &gcc_aggre_ufs_phy_axi_clk.clkr,\n\t[GCC_AGGRE_UFS_PHY_AXI_HW_CTL_CLK] =\n\t\t&gcc_aggre_ufs_phy_axi_hw_ctl_clk.clkr,\n\t[GCC_AGGRE_USB3_PRIM_AXI_CLK] = &gcc_aggre_usb3_prim_axi_clk.clkr,\n\t[GCC_APC_VS_CLK] = &gcc_apc_vs_clk.clkr,\n\t[GCC_BOOT_ROM_AHB_CLK] = &gcc_boot_rom_ahb_clk.clkr,\n\t[GCC_CAMERA_HF_AXI_CLK] = &gcc_camera_hf_axi_clk.clkr,\n\t[GCC_CAMERA_SF_AXI_CLK] = &gcc_camera_sf_axi_clk.clkr,\n\t[GCC_CE1_AHB_CLK] = &gcc_ce1_ahb_clk.clkr,\n\t[GCC_CE1_AXI_CLK] = &gcc_ce1_axi_clk.clkr,\n\t[GCC_CE1_CLK] = &gcc_ce1_clk.clkr,\n\t[GCC_CFG_NOC_USB3_PRIM_AXI_CLK] = &gcc_cfg_noc_usb3_prim_axi_clk.clkr,\n\t[GCC_CPUSS_AHB_CLK] = &gcc_cpuss_ahb_clk.clkr,\n\t[GCC_CPUSS_AHB_CLK_SRC] = &gcc_cpuss_ahb_clk_src.clkr,\n\t[GCC_CPUSS_RBCPR_CLK] = &gcc_cpuss_rbcpr_clk.clkr,\n\t[GCC_CPUSS_RBCPR_CLK_SRC] = &gcc_cpuss_rbcpr_clk_src.clkr,\n\t[GCC_DDRSS_GPU_AXI_CLK] = &gcc_ddrss_gpu_axi_clk.clkr,\n\t[GCC_DISP_GPLL0_CLK_SRC] = &gcc_disp_gpll0_clk_src.clkr,\n\t[GCC_DISP_GPLL0_DIV_CLK_SRC] = &gcc_disp_gpll0_div_clk_src.clkr,\n\t[GCC_DISP_HF_AXI_CLK] = &gcc_disp_hf_axi_clk.clkr,\n\t[GCC_DISP_SF_AXI_CLK] = &gcc_disp_sf_axi_clk.clkr,\n\t[GCC_GP1_CLK] = &gcc_gp1_clk.clkr,\n\t[GCC_GP1_CLK_SRC] = &gcc_gp1_clk_src.clkr,\n\t[GCC_GP2_CLK] = &gcc_gp2_clk.clkr,\n\t[GCC_GP2_CLK_SRC] = &gcc_gp2_clk_src.clkr,\n\t[GCC_GP3_CLK] = &gcc_gp3_clk.clkr,\n\t[GCC_GP3_CLK_SRC] = &gcc_gp3_clk_src.clkr,\n\t[GCC_GPU_GPLL0_CLK_SRC] = &gcc_gpu_gpll0_clk_src.clkr,\n\t[GCC_GPU_GPLL0_DIV_CLK_SRC] = &gcc_gpu_gpll0_div_clk_src.clkr,\n\t[GCC_GPU_MEMNOC_GFX_CLK] = &gcc_gpu_memnoc_gfx_clk.clkr,\n\t[GCC_GPU_SNOC_DVM_GFX_CLK] = &gcc_gpu_snoc_dvm_gfx_clk.clkr,\n\t[GCC_GPU_VS_CLK] = &gcc_gpu_vs_clk.clkr,\n\t[GCC_NPU_AXI_CLK] = &gcc_npu_axi_clk.clkr,\n\t[GCC_NPU_CFG_AHB_CLK] = &gcc_npu_cfg_ahb_clk.clkr,\n\t[GCC_NPU_GPLL0_CLK_SRC] = &gcc_npu_gpll0_clk_src.clkr,\n\t[GCC_NPU_GPLL0_DIV_CLK_SRC] = &gcc_npu_gpll0_div_clk_src.clkr,\n\t[GCC_PCIE_0_AUX_CLK] = &gcc_pcie_0_aux_clk.clkr,\n\t[GCC_PCIE_0_AUX_CLK_SRC] = &gcc_pcie_0_aux_clk_src.clkr,\n\t[GCC_PCIE_0_CFG_AHB_CLK] = &gcc_pcie_0_cfg_ahb_clk.clkr,\n\t[GCC_PCIE_0_CLKREF_CLK] = &gcc_pcie_0_clkref_clk.clkr,\n\t[GCC_PCIE_0_MSTR_AXI_CLK] = &gcc_pcie_0_mstr_axi_clk.clkr,\n\t[GCC_PCIE_0_PIPE_CLK] = &gcc_pcie_0_pipe_clk.clkr,\n\t[GCC_PCIE_0_SLV_AXI_CLK] = &gcc_pcie_0_slv_axi_clk.clkr,\n\t[GCC_PCIE_0_SLV_Q2A_AXI_CLK] = &gcc_pcie_0_slv_q2a_axi_clk.clkr,\n\t[GCC_PCIE_PHY_AUX_CLK] = &gcc_pcie_phy_aux_clk.clkr,\n\t[GCC_PCIE_PHY_REFGEN_CLK] = &gcc_pcie_phy_refgen_clk.clkr,\n\t[GCC_PCIE_PHY_REFGEN_CLK_SRC] = &gcc_pcie_phy_refgen_clk_src.clkr,\n\t[GCC_PDM2_CLK] = &gcc_pdm2_clk.clkr,\n\t[GCC_PDM2_CLK_SRC] = &gcc_pdm2_clk_src.clkr,\n\t[GCC_PDM_AHB_CLK] = &gcc_pdm_ahb_clk.clkr,\n\t[GCC_PDM_XO4_CLK] = &gcc_pdm_xo4_clk.clkr,\n\t[GCC_PRNG_AHB_CLK] = &gcc_prng_ahb_clk.clkr,\n\t[GCC_QUPV3_WRAP0_CORE_2X_CLK] = &gcc_qupv3_wrap0_core_2x_clk.clkr,\n\t[GCC_QUPV3_WRAP0_CORE_CLK] = &gcc_qupv3_wrap0_core_clk.clkr,\n\t[GCC_QUPV3_WRAP0_S0_CLK] = &gcc_qupv3_wrap0_s0_clk.clkr,\n\t[GCC_QUPV3_WRAP0_S0_CLK_SRC] = &gcc_qupv3_wrap0_s0_clk_src.clkr,\n\t[GCC_QUPV3_WRAP0_S1_CLK] = &gcc_qupv3_wrap0_s1_clk.clkr,\n\t[GCC_QUPV3_WRAP0_S1_CLK_SRC] = &gcc_qupv3_wrap0_s1_clk_src.clkr,\n\t[GCC_QUPV3_WRAP0_S2_CLK] = &gcc_qupv3_wrap0_s2_clk.clkr,\n\t[GCC_QUPV3_WRAP0_S2_CLK_SRC] = &gcc_qupv3_wrap0_s2_clk_src.clkr,\n\t[GCC_QUPV3_WRAP0_S3_CLK] = &gcc_qupv3_wrap0_s3_clk.clkr,\n\t[GCC_QUPV3_WRAP0_S3_CLK_SRC] = &gcc_qupv3_wrap0_s3_clk_src.clkr,\n\t[GCC_QUPV3_WRAP0_S4_CLK] = &gcc_qupv3_wrap0_s4_clk.clkr,\n\t[GCC_QUPV3_WRAP0_S4_CLK_SRC] = &gcc_qupv3_wrap0_s4_clk_src.clkr,\n\t[GCC_QUPV3_WRAP0_S5_CLK] = &gcc_qupv3_wrap0_s5_clk.clkr,\n\t[GCC_QUPV3_WRAP0_S5_CLK_SRC] = &gcc_qupv3_wrap0_s5_clk_src.clkr,\n\t[GCC_QUPV3_WRAP0_S6_CLK] = &gcc_qupv3_wrap0_s6_clk.clkr,\n\t[GCC_QUPV3_WRAP0_S6_CLK_SRC] = &gcc_qupv3_wrap0_s6_clk_src.clkr,\n\t[GCC_QUPV3_WRAP0_S7_CLK] = &gcc_qupv3_wrap0_s7_clk.clkr,\n\t[GCC_QUPV3_WRAP0_S7_CLK_SRC] = &gcc_qupv3_wrap0_s7_clk_src.clkr,\n\t[GCC_QUPV3_WRAP1_CORE_2X_CLK] = &gcc_qupv3_wrap1_core_2x_clk.clkr,\n\t[GCC_QUPV3_WRAP1_CORE_CLK] = &gcc_qupv3_wrap1_core_clk.clkr,\n\t[GCC_QUPV3_WRAP1_S0_CLK] = &gcc_qupv3_wrap1_s0_clk.clkr,\n\t[GCC_QUPV3_WRAP1_S0_CLK_SRC] = &gcc_qupv3_wrap1_s0_clk_src.clkr,\n\t[GCC_QUPV3_WRAP1_S1_CLK] = &gcc_qupv3_wrap1_s1_clk.clkr,\n\t[GCC_QUPV3_WRAP1_S1_CLK_SRC] = &gcc_qupv3_wrap1_s1_clk_src.clkr,\n\t[GCC_QUPV3_WRAP1_S2_CLK] = &gcc_qupv3_wrap1_s2_clk.clkr,\n\t[GCC_QUPV3_WRAP1_S2_CLK_SRC] = &gcc_qupv3_wrap1_s2_clk_src.clkr,\n\t[GCC_QUPV3_WRAP1_S3_CLK] = &gcc_qupv3_wrap1_s3_clk.clkr,\n\t[GCC_QUPV3_WRAP1_S3_CLK_SRC] = &gcc_qupv3_wrap1_s3_clk_src.clkr,\n\t[GCC_QUPV3_WRAP1_S4_CLK] = &gcc_qupv3_wrap1_s4_clk.clkr,\n\t[GCC_QUPV3_WRAP1_S4_CLK_SRC] = &gcc_qupv3_wrap1_s4_clk_src.clkr,\n\t[GCC_QUPV3_WRAP1_S5_CLK] = &gcc_qupv3_wrap1_s5_clk.clkr,\n\t[GCC_QUPV3_WRAP1_S5_CLK_SRC] = &gcc_qupv3_wrap1_s5_clk_src.clkr,\n\t[GCC_QUPV3_WRAP1_S6_CLK] = &gcc_qupv3_wrap1_s6_clk.clkr,\n\t[GCC_QUPV3_WRAP1_S6_CLK_SRC] = &gcc_qupv3_wrap1_s6_clk_src.clkr,\n\t[GCC_QUPV3_WRAP1_S7_CLK] = &gcc_qupv3_wrap1_s7_clk.clkr,\n\t[GCC_QUPV3_WRAP1_S7_CLK_SRC] = &gcc_qupv3_wrap1_s7_clk_src.clkr,\n\t[GCC_QUPV3_WRAP_0_M_AHB_CLK] = &gcc_qupv3_wrap_0_m_ahb_clk.clkr,\n\t[GCC_QUPV3_WRAP_0_S_AHB_CLK] = &gcc_qupv3_wrap_0_s_ahb_clk.clkr,\n\t[GCC_QUPV3_WRAP_1_M_AHB_CLK] = &gcc_qupv3_wrap_1_m_ahb_clk.clkr,\n\t[GCC_QUPV3_WRAP_1_S_AHB_CLK] = &gcc_qupv3_wrap_1_s_ahb_clk.clkr,\n\t[GCC_SDCC1_AHB_CLK] = &gcc_sdcc1_ahb_clk.clkr,\n\t[GCC_SDCC1_APPS_CLK] = &gcc_sdcc1_apps_clk.clkr,\n\t[GCC_SDCC1_APPS_CLK_SRC] = &gcc_sdcc1_apps_clk_src.clkr,\n\t[GCC_SDCC1_ICE_CORE_CLK] = &gcc_sdcc1_ice_core_clk.clkr,\n\t[GCC_SDCC1_ICE_CORE_CLK_SRC] = &gcc_sdcc1_ice_core_clk_src.clkr,\n\t[GCC_SDCC2_AHB_CLK] = &gcc_sdcc2_ahb_clk.clkr,\n\t[GCC_SDCC2_APPS_CLK] = &gcc_sdcc2_apps_clk.clkr,\n\t[GCC_SDCC2_APPS_CLK_SRC] = &gcc_sdcc2_apps_clk_src.clkr,\n\t[GCC_SDCC4_AHB_CLK] = &gcc_sdcc4_ahb_clk.clkr,\n\t[GCC_SDCC4_APPS_CLK] = &gcc_sdcc4_apps_clk.clkr,\n\t[GCC_SDCC4_APPS_CLK_SRC] = &gcc_sdcc4_apps_clk_src.clkr,\n\t[GCC_SYS_NOC_CPUSS_AHB_CLK] = &gcc_sys_noc_cpuss_ahb_clk.clkr,\n\t[GCC_TSIF_AHB_CLK] = &gcc_tsif_ahb_clk.clkr,\n\t[GCC_TSIF_INACTIVITY_TIMERS_CLK] = &gcc_tsif_inactivity_timers_clk.clkr,\n\t[GCC_TSIF_REF_CLK] = &gcc_tsif_ref_clk.clkr,\n\t[GCC_TSIF_REF_CLK_SRC] = &gcc_tsif_ref_clk_src.clkr,\n\t[GCC_UFS_MEM_CLKREF_CLK] = &gcc_ufs_mem_clkref_clk.clkr,\n\t[GCC_UFS_PHY_AHB_CLK] = &gcc_ufs_phy_ahb_clk.clkr,\n\t[GCC_UFS_PHY_AXI_CLK] = &gcc_ufs_phy_axi_clk.clkr,\n\t[GCC_UFS_PHY_AXI_CLK_SRC] = &gcc_ufs_phy_axi_clk_src.clkr,\n\t[GCC_UFS_PHY_AXI_HW_CTL_CLK] = &gcc_ufs_phy_axi_hw_ctl_clk.clkr,\n\t[GCC_UFS_PHY_ICE_CORE_CLK] = &gcc_ufs_phy_ice_core_clk.clkr,\n\t[GCC_UFS_PHY_ICE_CORE_CLK_SRC] = &gcc_ufs_phy_ice_core_clk_src.clkr,\n\t[GCC_UFS_PHY_ICE_CORE_HW_CTL_CLK] =\n\t\t&gcc_ufs_phy_ice_core_hw_ctl_clk.clkr,\n\t[GCC_UFS_PHY_PHY_AUX_CLK] = &gcc_ufs_phy_phy_aux_clk.clkr,\n\t[GCC_UFS_PHY_PHY_AUX_CLK_SRC] = &gcc_ufs_phy_phy_aux_clk_src.clkr,\n\t[GCC_UFS_PHY_PHY_AUX_HW_CTL_CLK] = &gcc_ufs_phy_phy_aux_hw_ctl_clk.clkr,\n\t[GCC_UFS_PHY_RX_SYMBOL_0_CLK] = &gcc_ufs_phy_rx_symbol_0_clk.clkr,\n\t[GCC_UFS_PHY_TX_SYMBOL_0_CLK] = &gcc_ufs_phy_tx_symbol_0_clk.clkr,\n\t[GCC_UFS_PHY_UNIPRO_CORE_CLK] = &gcc_ufs_phy_unipro_core_clk.clkr,\n\t[GCC_UFS_PHY_UNIPRO_CORE_CLK_SRC] =\n\t\t&gcc_ufs_phy_unipro_core_clk_src.clkr,\n\t[GCC_UFS_PHY_UNIPRO_CORE_HW_CTL_CLK] =\n\t\t&gcc_ufs_phy_unipro_core_hw_ctl_clk.clkr,\n\t[GCC_USB30_PRIM_MASTER_CLK] = &gcc_usb30_prim_master_clk.clkr,\n\t[GCC_USB30_PRIM_MASTER_CLK_SRC] = &gcc_usb30_prim_master_clk_src.clkr,\n\t[GCC_USB30_PRIM_MOCK_UTMI_CLK] = &gcc_usb30_prim_mock_utmi_clk.clkr,\n\t[GCC_USB30_PRIM_MOCK_UTMI_CLK_SRC] =\n\t\t&gcc_usb30_prim_mock_utmi_clk_src.clkr,\n\t[GCC_USB30_PRIM_SLEEP_CLK] = &gcc_usb30_prim_sleep_clk.clkr,\n\t[GCC_USB3_PRIM_CLKREF_CLK] = &gcc_usb3_prim_clkref_clk.clkr,\n\t[GCC_USB3_PRIM_PHY_AUX_CLK] = &gcc_usb3_prim_phy_aux_clk.clkr,\n\t[GCC_USB3_PRIM_PHY_AUX_CLK_SRC] = &gcc_usb3_prim_phy_aux_clk_src.clkr,\n\t[GCC_USB3_PRIM_PHY_COM_AUX_CLK] = &gcc_usb3_prim_phy_com_aux_clk.clkr,\n\t[GCC_USB3_PRIM_PHY_PIPE_CLK] = &gcc_usb3_prim_phy_pipe_clk.clkr,\n\t[GCC_USB_PHY_CFG_AHB2PHY_CLK] = &gcc_usb_phy_cfg_ahb2phy_clk.clkr,\n\t[GCC_VDDA_VS_CLK] = &gcc_vdda_vs_clk.clkr,\n\t[GCC_VDDCX_VS_CLK] = &gcc_vddcx_vs_clk.clkr,\n\t[GCC_VDDMX_VS_CLK] = &gcc_vddmx_vs_clk.clkr,\n\t[GCC_VIDEO_AXI_CLK] = &gcc_video_axi_clk.clkr,\n\t[GCC_VS_CTRL_AHB_CLK] = &gcc_vs_ctrl_ahb_clk.clkr,\n\t[GCC_VS_CTRL_CLK] = &gcc_vs_ctrl_clk.clkr,\n\t[GCC_VS_CTRL_CLK_SRC] = &gcc_vs_ctrl_clk_src.clkr,\n\t[GCC_VSENSOR_CLK_SRC] = &gcc_vsensor_clk_src.clkr,\n\t[GPLL0] = &gpll0.clkr,\n\t[GPLL0_OUT_EVEN] = &gpll0_out_even.clkr,\n\t[GPLL6] = &gpll6.clkr,\n\t[GPLL7] = &gpll7.clkr,\n};\n\nstatic const struct qcom_reset_map gcc_sm7150_resets[] = {\n\t[GCC_PCIE_0_BCR] = { 0x6b000 },\n\t[GCC_PCIE_PHY_BCR] = { 0x6f000 },\n\t[GCC_PCIE_PHY_COM_BCR] = { 0x6f010 },\n\t[GCC_UFS_PHY_BCR] = { 0x77000 },\n\t[GCC_USB30_PRIM_BCR] = { 0xf000 },\n\t[GCC_USB3_DP_PHY_PRIM_BCR] = { 0x50008 },\n\t[GCC_USB3_DP_PHY_SEC_BCR] = { 0x50014 },\n\t[GCC_USB3_PHY_PRIM_BCR] = { 0x50000 },\n\t[GCC_USB3_PHY_SEC_BCR] = { 0x5000c },\n\t[GCC_QUSB2PHY_PRIM_BCR] = { 0x26000 },\n\t[GCC_VIDEO_AXI_CLK_BCR] = { 0xb01c, 2 },\n};\n\nstatic const struct clk_rcg_dfs_data gcc_sm7150_dfs_desc[] = {\n\tDEFINE_RCG_DFS(gcc_qupv3_wrap0_s0_clk_src),\n\tDEFINE_RCG_DFS(gcc_qupv3_wrap0_s1_clk_src),\n\tDEFINE_RCG_DFS(gcc_qupv3_wrap0_s2_clk_src),\n\tDEFINE_RCG_DFS(gcc_qupv3_wrap0_s3_clk_src),\n\tDEFINE_RCG_DFS(gcc_qupv3_wrap0_s4_clk_src),\n\tDEFINE_RCG_DFS(gcc_qupv3_wrap0_s5_clk_src),\n\tDEFINE_RCG_DFS(gcc_qupv3_wrap0_s6_clk_src),\n\tDEFINE_RCG_DFS(gcc_qupv3_wrap0_s7_clk_src),\n\tDEFINE_RCG_DFS(gcc_qupv3_wrap1_s0_clk_src),\n\tDEFINE_RCG_DFS(gcc_qupv3_wrap1_s1_clk_src),\n\tDEFINE_RCG_DFS(gcc_qupv3_wrap1_s2_clk_src),\n\tDEFINE_RCG_DFS(gcc_qupv3_wrap1_s3_clk_src),\n\tDEFINE_RCG_DFS(gcc_qupv3_wrap1_s4_clk_src),\n\tDEFINE_RCG_DFS(gcc_qupv3_wrap1_s5_clk_src),\n\tDEFINE_RCG_DFS(gcc_qupv3_wrap1_s6_clk_src),\n\tDEFINE_RCG_DFS(gcc_qupv3_wrap1_s7_clk_src),\n};\n\nstatic struct gdsc *gcc_sm7150_gdscs[] = {\n\t[PCIE_0_GDSC] = &pcie_0_gdsc,\n\t[UFS_PHY_GDSC] = &ufs_phy_gdsc,\n\t[USB30_PRIM_GDSC] = &usb30_prim_gdsc,\n\t[HLOS1_VOTE_AGGRE_NOC_MMU_AUDIO_TBU_GDSC] =\n\t\t\t&hlos1_vote_aggre_noc_mmu_audio_tbu_gdsc,\n\t[HLOS1_VOTE_AGGRE_NOC_MMU_PCIE_TBU_GDSC] =\n\t\t\t&hlos1_vote_aggre_noc_mmu_pcie_tbu_gdsc,\n\t[HLOS1_VOTE_AGGRE_NOC_MMU_TBU1_GDSC] =\n\t\t\t&hlos1_vote_aggre_noc_mmu_tbu1_gdsc,\n\t[HLOS1_VOTE_AGGRE_NOC_MMU_TBU2_GDSC] =\n\t\t\t&hlos1_vote_aggre_noc_mmu_tbu2_gdsc,\n\t[HLOS1_VOTE_MMNOC_MMU_TBU_HF0_GDSC] =\n\t\t\t&hlos1_vote_mmnoc_mmu_tbu_hf0_gdsc,\n\t[HLOS1_VOTE_MMNOC_MMU_TBU_HF1_GDSC] =\n\t\t\t&hlos1_vote_mmnoc_mmu_tbu_hf1_gdsc,\n\t[HLOS1_VOTE_MMNOC_MMU_TBU_SF_GDSC] = &hlos1_vote_mmnoc_mmu_tbu_sf_gdsc,\n};\n\nstatic const struct regmap_config gcc_sm7150_regmap_config = {\n\t.reg_bits\t= 32,\n\t.reg_stride\t= 4,\n\t.val_bits\t= 32,\n\t.max_register\t= 0x1820b0,\n\t.fast_io\t= true,\n};\n\nstatic const struct qcom_cc_desc gcc_sm7150_desc = {\n\t.config = &gcc_sm7150_regmap_config,\n\t.clk_hws = gcc_sm7150_hws,\n\t.num_clk_hws = ARRAY_SIZE(gcc_sm7150_hws),\n\t.clks = gcc_sm7150_clocks,\n\t.num_clks = ARRAY_SIZE(gcc_sm7150_clocks),\n\t.resets = gcc_sm7150_resets,\n\t.num_resets = ARRAY_SIZE(gcc_sm7150_resets),\n\t.gdscs = gcc_sm7150_gdscs,\n\t.num_gdscs = ARRAY_SIZE(gcc_sm7150_gdscs),\n};\n\nstatic const struct of_device_id gcc_sm7150_match_table[] = {\n\t{ .compatible = \"qcom,sm7150-gcc\" },\n\t{ }\n};\nMODULE_DEVICE_TABLE(of, gcc_sm7150_match_table);\n\nstatic int gcc_sm7150_probe(struct platform_device *pdev)\n{\n\tstruct regmap *regmap;\n\tint ret;\n\n\tregmap = qcom_cc_map(pdev, &gcc_sm7150_desc);\n\tif (IS_ERR(regmap))\n\t\treturn PTR_ERR(regmap);\n\n\t \n\tregmap_update_bits(regmap, 0x09ffc, 0x3, 0x3);\n\tregmap_update_bits(regmap, 0x4d110, 0x3, 0x3);\n\tregmap_update_bits(regmap, 0x71028, 0x3, 0x3);\n\n\t \n\tregmap_update_bits(regmap, 0x48004, BIT(0), BIT(0));\n\tregmap_update_bits(regmap, 0x0b004, BIT(0), BIT(0));\n\tregmap_update_bits(regmap, 0x0b008, BIT(0), BIT(0));\n\tregmap_update_bits(regmap, 0x0b00c, BIT(0), BIT(0));\n\tregmap_update_bits(regmap, 0x0b02c, BIT(0), BIT(0));\n\tregmap_update_bits(regmap, 0x0b028, BIT(0), BIT(0));\n\tregmap_update_bits(regmap, 0x0b030, BIT(0), BIT(0));\n\tregmap_update_bits(regmap, 0x71004, BIT(0), BIT(0));\n\n\tret = qcom_cc_register_rcg_dfs(regmap, gcc_sm7150_dfs_desc,\n\t\t\t\t\tARRAY_SIZE(gcc_sm7150_dfs_desc));\n\tif (ret)\n\t\treturn ret;\n\n\treturn qcom_cc_really_probe(pdev, &gcc_sm7150_desc, regmap);\n}\n\nstatic struct platform_driver gcc_sm7150_driver = {\n\t.probe = gcc_sm7150_probe,\n\t.driver = {\n\t\t.name = \"gcc-sm7150\",\n\t\t.of_match_table = gcc_sm7150_match_table,\n\t},\n};\n\nstatic int __init gcc_sm7150_init(void)\n{\n\treturn platform_driver_register(&gcc_sm7150_driver);\n}\nsubsys_initcall(gcc_sm7150_init);\n\nstatic void __exit gcc_sm7150_exit(void)\n{\n\tplatform_driver_unregister(&gcc_sm7150_driver);\n}\nmodule_exit(gcc_sm7150_exit);\n\nMODULE_DESCRIPTION(\"Qualcomm SM7150 Global Clock Controller\");\nMODULE_LICENSE(\"GPL\");\n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}