Xilinx Platform Studio (XPS)
Xilinx EDK 13.4 Build EDK_O.87xd
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.

WARNING:EDK:4058 - INSTANCE: ETHERNET_dma, BUS_INTERFACE: M_AXI_SG -  is not connected to any slave. 
WARNING:EDK:4058 - INSTANCE: ETHERNET_dma, BUS_INTERFACE: M_AXI_MM2S -  is not connected to any slave. 
WARNING:EDK:4058 - INSTANCE: ETHERNET_dma, BUS_INTERFACE: M_AXI_S2MM -  is not connected to any slave. 
WARNING:EDK:4058 - INSTANCE: XBPM_DDC_dma, BUS_INTERFACE: M_AXI_S2MM -  is not connected to any slave. 
The project's MHS file has changed on disk.
WARNING:EDK:4058 - INSTANCE: ETHERNET_dma, BUS_INTERFACE: M_AXI_SG -  is not connected to any slave. 
WARNING:EDK:4058 - INSTANCE: ETHERNET_dma, BUS_INTERFACE: M_AXI_MM2S -  is not connected to any slave. 
WARNING:EDK:4058 - INSTANCE: ETHERNET_dma, BUS_INTERFACE: M_AXI_S2MM -  is not connected to any slave. 
WARNING:EDK:4058 - INSTANCE: XBPM_DDC_dma, BUS_INTERFACE: M_AXI_S2MM -  is not connected to any slave. 
WARNING:EDK:4058 - INSTANCE: ETHERNET_dma, BUS_INTERFACE: M_AXI_SG -  is not connected to any slave. 
WARNING:EDK:4058 - INSTANCE: ETHERNET_dma, BUS_INTERFACE: M_AXI_MM2S -  is not connected to any slave. 
WARNING:EDK:4058 - INSTANCE: ETHERNET_dma, BUS_INTERFACE: M_AXI_S2MM -  is not connected to any slave. 
WARNING:EDK:4058 - INSTANCE: XBPM_DDC_dma, BUS_INTERFACE: M_AXI_S2MM -  is not connected to any slave. 
Writing filter settings....
Done writing filter settings to:
	D:\LR\Xilinx_projects\ML605_System_fmc150_testbench13_ext_clock_BPM_ADC_DDC_DMA\etc\system.filters
Done writing Tab View settings to:
	D:\LR\Xilinx_projects\ML605_System_fmc150_testbench13_ext_clock_BPM_ADC_DDC_DMA\etc\system.gui
WARNING:EDK:4058 - INSTANCE: ETHERNET_dma, BUS_INTERFACE: M_AXI_SG -  is not connected to any slave. 
WARNING:EDK:4058 - INSTANCE: ETHERNET_dma, BUS_INTERFACE: M_AXI_MM2S -  is not connected to any slave. 
WARNING:EDK:4058 - INSTANCE: ETHERNET_dma, BUS_INTERFACE: M_AXI_S2MM -  is not connected to any slave. 
WARNING:EDK:4058 - INSTANCE: XBPM_DDC_dma, BUS_INTERFACE: M_AXI_S2MM -  is not connected to any slave. 
Writing filter settings....
Done writing filter settings to:
	D:\LR\Xilinx_projects\ML605_System_fmc150_testbench13_ext_clock_BPM_ADC_DDC_DMA\etc\system.filters
Done writing Tab View settings to:
	D:\LR\Xilinx_projects\ML605_System_fmc150_testbench13_ext_clock_BPM_ADC_DDC_DMA\etc\system.gui
WARNING:EDK:4058 - INSTANCE: ETHERNET_dma, BUS_INTERFACE: M_AXI_SG -  is not connected to any slave. 
WARNING:EDK:4058 - INSTANCE: ETHERNET_dma, BUS_INTERFACE: M_AXI_MM2S -  is not connected to any slave. 
WARNING:EDK:4058 - INSTANCE: ETHERNET_dma, BUS_INTERFACE: M_AXI_S2MM -  is not connected to any slave. 
WARNING:EDK:4058 - INSTANCE: XBPM_DDC_dma, BUS_INTERFACE: M_AXI_S2MM -  is not connected to any slave. 
Writing filter settings....
Done writing filter settings to:
	D:\LR\Xilinx_projects\ML605_System_fmc150_testbench13_ext_clock_BPM_ADC_DDC_DMA\etc\system.filters
Done writing Tab View settings to:
	D:\LR\Xilinx_projects\ML605_System_fmc150_testbench13_ext_clock_BPM_ADC_DDC_DMA\etc\system.gui
WARNING:EDK:4058 - INSTANCE: ETHERNET_dma, BUS_INTERFACE: M_AXI_SG -  is not connected to any slave. 
WARNING:EDK:4058 - INSTANCE: ETHERNET_dma, BUS_INTERFACE: M_AXI_MM2S -  is not connected to any slave. 
WARNING:EDK:4058 - INSTANCE: ETHERNET_dma, BUS_INTERFACE: M_AXI_S2MM -  is not connected to any slave. 
WARNING:EDK:4058 - INSTANCE: XBPM_DDC_dma, BUS_INTERFACE: M_AXI_S2MM -  is not connected to any slave. 
Writing filter settings....
Done writing filter settings to:
	D:\LR\Xilinx_projects\ML605_System_fmc150_testbench13_ext_clock_BPM_ADC_DDC_DMA\etc\system.filters
Done writing Tab View settings to:
	D:\LR\Xilinx_projects\ML605_System_fmc150_testbench13_ext_clock_BPM_ADC_DDC_DMA\etc\system.gui
WARNING:EDK:4058 - INSTANCE: ETHERNET_dma, BUS_INTERFACE: M_AXI_SG -  is not connected to any slave. 
WARNING:EDK:4058 - INSTANCE: ETHERNET_dma, BUS_INTERFACE: M_AXI_MM2S -  is not connected to any slave. 
WARNING:EDK:4058 - INSTANCE: ETHERNET_dma, BUS_INTERFACE: M_AXI_S2MM -  is not connected to any slave. 
WARNING:EDK:4058 - INSTANCE: XBPM_DDC_dma, BUS_INTERFACE: M_AXI_S2MM -  is not connected to any slave. 

********************************************************************************
At Local date and time: Fri Jul 13 16:04:50 2012
 make -f system.make netlistclean started...
rm -f implementation/system.ngc
rm -f platgen.log
rm -f __xps/ise/_xmsgs/platgen.xmsgs
rm -f implementation/system.bmm
rm -rf implementation/cache
Done!

********************************************************************************
At Local date and time: Fri Jul 13 16:04:57 2012
 make -f system.make bitsclean started...
rm -f implementation/system.bit
rm -f implementation/system.ncd
rm -f implementation/system_bd.bmm 
rm -f implementation/system_map.ncd 
rm -f implementation/download.bit 
rm -f __xps/system_bits
Done!

********************************************************************************
At Local date and time: Fri Jul 13 16:05:01 2012
 make -f system.make hwclean started...
rm -f implementation/system.ngc
rm -f platgen.log
rm -f __xps/ise/_xmsgs/platgen.xmsgs
rm -f implementation/system.bmm
rm -rf implementation/cache
rm -f implementation/system.bit
rm -f implementation/system.ncd
rm -f implementation/system_bd.bmm 
rm -f implementation/system_map.ncd 
rm -f implementation/download.bit 
rm -f __xps/system_bits
rm -rf implementation synthesis xst hdl
rm -rf xst.srp system.srp
rm -f __xps/ise/_xmsgs/bitinit.xmsgs
rm -rf SDK
rm -rf __xps/ps7_instance.mhs
Done!

********************************************************************************
At Local date and time: Fri Jul 13 16:05:44 2012
 make -f system.make clean started...
rm -f implementation/system.ngc
rm -f platgen.log
rm -f __xps/ise/_xmsgs/platgen.xmsgs
rm -f implementation/system.bmm
rm -rf implementation/cache
rm -f implementation/system.bit
rm -f implementation/system.ncd
rm -f implementation/system_bd.bmm 
rm -f implementation/system_map.ncd 
rm -f implementation/download.bit 
rm -f __xps/system_bits
rm -rf implementation synthesis xst hdl
rm -rf xst.srp system.srp
rm -f __xps/ise/_xmsgs/bitinit.xmsgs
rm -rf SDK
rm -rf __xps/ps7_instance.mhs
rm -rf simulation/behavioral
rm -f simgen.log
rm -f __xps/ise/_xmsgs/simgen.xmsgs
rm -f _impact.cmd
Done!

********************************************************************************
At Local date and time: Fri Jul 13 16:05:53 2012
 make -f system.make exporttosdk started...
IF NOT EXIST "SDK\SDK_Export\hw" @mkdir "SDK\SDK_Export\hw"
psf2Edward -inp system.xmp -exit_on_error -dont_add_loginfo -edwver 1.2 -xml SDK\SDK_Export\hw/system.xml 
Release 13.4 - psf2Edward EDK_O.87xd (nt)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.

Checking platform configuration ...
IPNAME: lmb_v10, INSTANCE: microblaze_0_ilmb - 1 master(s) : 1 slave(s) 
IPNAME: lmb_v10, INSTANCE: microblaze_0_dlmb - 1 master(s) : 1 slave(s) 
IPNAME: axi_interconnect, INSTANCE: axi4lite_0 - 1 master(s) : 12 slave(s) 
IPNAME: axi_interconnect, INSTANCE: axi4_0 - 7 master(s) : 1 slave(s) 

Checking port drivers...
WARNING:EDK:4058 - INSTANCE: ETHERNET_dma, BUS_INTERFACE: M_AXI_SG -  is not
   connected to any slave. 
WARNING:EDK:4058 - INSTANCE: ETHERNET_dma, BUS_INTERFACE: M_AXI_MM2S -  is not
   connected to any slave. 
WARNING:EDK:4058 - INSTANCE: ETHERNET_dma, BUS_INTERFACE: M_AXI_S2MM -  is not
   connected to any slave. 
WARNING:EDK:4058 - INSTANCE: XBPM_DDC_dma, BUS_INTERFACE: M_AXI_S2MM -  is not
   connected to any slave. 

Performing Clock DRCs...

Performing Reset DRCs...
WARNING:EDK:4181 - PORT: CLKOUT5, CONNECTOR: clk_150_0000MHzMMCM0 - floating
   connection -
   D:\LR\Xilinx_projects\ML605_System_fmc150_testbench13_ext_clock_BPM_ADC_DDC_D
   MA\system.mhs line 245 
WARNING:EDK:4181 - PORT: mm2s_prmry_reset_out_n, CONNECTOR: RESET_OUT_N -
   floating connection -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_dma_v5_00_a\data
   \axi_dma_v2_1_0.mpd line 210 
WARNING:EDK:4181 - PORT: mm2s_cntrl_reset_out_n, CONNECTOR: RESET_OUT_N -
   floating connection -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_dma_v5_00_a\data
   \axi_dma_v2_1_0.mpd line 216 
WARNING:EDK:4181 - PORT: s2mm_prmry_reset_out_n, CONNECTOR: RESET_OUT_N -
   floating connection -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_dma_v5_00_a\data
   \axi_dma_v2_1_0.mpd line 238 
WARNING:EDK:4181 - PORT: s2mm_sts_reset_out_n, CONNECTOR: RESET_OUT_N - floating
   connection -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_dma_v5_00_a\data
   \axi_dma_v2_1_0.mpd line 244 
WARNING:EDK:4181 - PORT: mm2s_prmry_reset_out_n, CONNECTOR: RESET_OUT_N -
   floating connection -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_dma_v5_00_a\data
   \axi_dma_v2_1_0.mpd line 210 
WARNING:EDK:4181 - PORT: mm2s_cntrl_reset_out_n, CONNECTOR: RESET_OUT_N -
   floating connection -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_dma_v5_00_a\data
   \axi_dma_v2_1_0.mpd line 216 
WARNING:EDK:4181 - PORT: s2mm_prmry_reset_out_n, CONNECTOR: RESET_OUT_N -
   floating connection -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_dma_v5_00_a\data
   \axi_dma_v2_1_0.mpd line 238 
WARNING:EDK:4181 - PORT: s2mm_sts_reset_out_n, CONNECTOR: RESET_OUT_N - floating
   connection -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_dma_v5_00_a\data
   \axi_dma_v2_1_0.mpd line 244 

Overriding system level properties...

INFO: Setting C_RANGE_CHECK = ON for axi_interconnect axi4lite_0.

INFO: Setting C_RANGE_CHECK = OFF for axi_interconnect axi4_0; no DECERR
checking will be performed.

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...
Invoking MIG ...
MIG returned 0

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...
Chipscope Integrate Controller, instance 'chipscope_icon', exists in System 
Chipscope Integrate Controller, instance 'chipscope_icon', exists in System 
Chipscope Integrate Controller, instance 'chipscope_icon', exists in System 
Conversion to XML complete.
xdsgen -inp system.xmp -report SDK\SDK_Export\hw/system.html  -make_docs_local
Release 13.4 - xdsgen EDK_O.87xd (nt)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.
Generated Block Diagram.
Rasterizing proc_sys_reset_0.jpg.....
Rasterizing microblaze_0_intc.jpg.....
Rasterizing microblaze_0_ilmb.jpg.....
Rasterizing microblaze_0_i_bram_ctrl.jpg.....
Rasterizing microblaze_0_dlmb.jpg.....
Rasterizing microblaze_0_d_bram_ctrl.jpg.....
Rasterizing microblaze_0_bram_block.jpg.....
Rasterizing microblaze_0.jpg.....
Rasterizing debug_module.jpg.....
Rasterizing clock_generator_0.jpg.....
Rasterizing bpm_ddc_0.jpg.....
Rasterizing axi_timer_0.jpg.....
Rasterizing axi4lite_0.jpg.....
Rasterizing axi4_0.jpg.....
Rasterizing SysACE_CompactFlash.jpg.....
Rasterizing RS232_Uart_1.jpg.....
Rasterizing LEDs_8Bits.jpg.....
Rasterizing ETHERNET_dma.jpg.....
org.apache.batik.transcoder.TranscoderException: nul
Enclosed Exception
file:/D:/LR/Xilinx_projects/ML605_System_fmc150_testbench13_ext_clock_BPM_ADC_DD
C_DMA/__xps/.dswkshop/ETHERNET_dma.svg:-
Cannot find the referenced element
"#AXIS_busconn_TARGET
specified on the element <use> - may be a problem of id
	at org.apache.batik.transcoder.SVGAbstractTranscoder.transcode(Unknown Source)
	at org.apache.batik.transcoder.image.ImageTranscoder.transcode(Unknown Source)
	at org.apache.batik.transcoder.XMLAbstractTranscoder.transcode(Unknown Source)
	at org.apache.batik.transcoder.SVGAbstractTranscoder.transcode(Unknown Source)
	at MdtSvgDiag_Rasterize._rasterizeIMG(MdtSvgDiag_Rasterize.java:156)
	at MdtSvgDiag_Rasterize.batchMode(MdtSvgDiag_Rasterize.java:91)
	at MdtSvgDiag_Rasterize.main(MdtSvgDiag_Rasterize.java:24)
Report generated.
Report generation completed.
"****************************************************"
"Creating system netlist for hardware specification.."
"****************************************************"
platgen -p xc6vlx240tff1156-1 -lang vhdl -intstyle default    -msg __xps/ise/xmsgprops.lst system.mhs

Release 13.4 - platgen Xilinx EDK 13.4 Build EDK_O.87xd
 (nt)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.


Command Line: platgen -p xc6vlx240tff1156-1 -lang vhdl -intstyle default -msg
__xps/ise/xmsgprops.lst system.mhs 

WARNING:EDK - INFO:Security:71 - If a license for part 'xc6vlx240t' is
   available, it will be possible to use 'XPS_TDP' instead of 'XPS'.
   WARNING:Security:42 - Your software subscription period has lapsed. Your
   current version of Xilinx tools will continue to function, but you no longer
   qualify for Xilinx software updates or new releases.


Parse
D:/LR/Xilinx_projects/ML605_System_fmc150_testbench13_ext_clock_BPM_ADC_DDC_DMA/
system.mhs ...

Read MPD definitions ...

Overriding IP level properties ...
INFO:EDK:4130 - IPNAME: axi_intc, INSTANCE:microblaze_0_intc - tcl is overriding
   PARAMETER C_NUM_INTR_INPUTS value to 8 -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_intc_v1_01_a\dat
   a\axi_intc_v2_1_0.mpd line 80 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ENDIANNESS value to 1 -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_20_b\d
   ata\microblaze_v2_1_0.mpd line 195 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ICACHE_USE_FSL value to 0 -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_20_b\d
   ata\microblaze_v2_1_0.mpd line 334 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_DCACHE_USE_FSL value to 0 -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_20_b\d
   ata\microblaze_v2_1_0.mpd line 364 
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi4lite_0 - tcl is
   overriding PARAMETER C_BASEFAMILY value to virtex6 -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   05_a\data\axi_interconnect_v2_1_0.mpd line 78 
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi4_0 - tcl is overriding
   PARAMETER C_BASEFAMILY value to virtex6 -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   05_a\data\axi_interconnect_v2_1_0.mpd line 78 
INFO:EDK:4130 - IPNAME: axi_v6_ddrx, INSTANCE:DDR3_SDRAM - tcl is overriding
   PARAMETER C_IODELAY_GRP value to DDR3_SDRAM -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_v6_ddrx_v1_05_a\
   data\axi_v6_ddrx_v2_1_0.mpd line 84 
INFO:EDK:4130 - IPNAME: axi_dma, INSTANCE:XBPM_DDC_dma - tcl is overriding
   PARAMETER C_PRMRY_IS_ACLK_ASYNC value to 1 -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_dma_v5_00_a\data
   \axi_dma_v2_1_0.mpd line 85 
INFO:EDK:4130 - IPNAME: axi_dma, INSTANCE:XBPM_ADC_dma - tcl is overriding
   PARAMETER C_PRMRY_IS_ACLK_ASYNC value to 1 -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_dma_v5_00_a\data
   \axi_dma_v2_1_0.mpd line 85 

Computing clock values...
INFO:EDK:740 - Cannot determine the input clock associated with port :
   microblaze_0_i_bram_ctrl:BRAM_Clk_A. Clock DRCs will not be performed on this
   core and cores connected to it. 
INFO:EDK:740 - Cannot determine the input clock associated with port :
   microblaze_0_d_bram_ctrl:BRAM_Clk_A. Clock DRCs will not be performed on this
   core and cores connected to it. 
WARNING:EDK:4058 - INSTANCE: ETHERNET_dma, BUS_INTERFACE: M_AXI_SG -  is not
   connected to any slave. 
WARNING:EDK:4058 - INSTANCE: ETHERNET_dma, BUS_INTERFACE: M_AXI_MM2S -  is not
   connected to any slave. 
WARNING:EDK:4058 - INSTANCE: ETHERNET_dma, BUS_INTERFACE: M_AXI_S2MM -  is not
   connected to any slave. 
WARNING:EDK:4058 - INSTANCE: XBPM_DDC_dma, BUS_INTERFACE: M_AXI_S2MM -  is not
   connected to any slave. 

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor microblaze_0
  (0000000000-0x00001fff) microblaze_0_d_bram_ctrl	microblaze_0_dlmb
  (0000000000-0x00001fff) microblaze_0_i_bram_ctrl	microblaze_0_ilmb
  (0x40000000-0x4000ffff) LEDs_8Bits	axi4lite_0
  (0x40600000-0x4060ffff) RS232_Uart_1	axi4lite_0
  (0x41200000-0x4120ffff) microblaze_0_intc	axi4lite_0
  (0x41240000-0x4127ffff) ETHERNET	axi4lite_0
  (0x41400000-0x4140ffff) debug_module	axi4lite_0
  (0x41800000-0x4180ffff) SysACE_CompactFlash	axi4lite_0
  (0x41c00000-0x41c0ffff) axi_timer_0	axi4lite_0
  (0x41e00000-0x41e0ffff) XBPM_DDC_dma	axi4lite_0
  (0x41e20000-0x41e2ffff) ETHERNET_dma	axi4lite_0
  (0x41e40000-0x41e4ffff) XBPM_ADC_dma	axi4lite_0
  (0x71000000-0x7100ffff) fmc150_if_dma_0	axi4lite_0
  (0x7e820000-0x7e82ffff) bpm_ddc_0	axi4lite_0
  (0xc0000000-0xcfffffff) DDR3_SDRAM	axi4_0
INFO:EDK:4130 - IPNAME: lmb_v10, INSTANCE:microblaze_0_ilmb - tool is overriding
   PARAMETER C_LMB_NUM_SLAVES value to 1 -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v2_00_b\data
   \lmb_v10_v2_1_0.mpd line 80 
INFO:EDK:4130 - IPNAME: lmb_v10, INSTANCE:microblaze_0_dlmb - tool is overriding
   PARAMETER C_LMB_NUM_SLAVES value to 1 -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v2_00_b\data
   \lmb_v10_v2_1_0.mpd line 80 
INFO:EDK:4130 - IPNAME: bram_block, INSTANCE:microblaze_0_bram_block - tool is
   overriding PARAMETER C_MEMSIZE value to 0x2000 -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\d
   ata\bram_block_v2_1_0.mpd line 76 

Checking platform address map ...

Checking platform configuration ...
IPNAME: lmb_v10, INSTANCE: microblaze_0_ilmb - 1 master(s) : 1 slave(s) 
IPNAME: lmb_v10, INSTANCE: microblaze_0_dlmb - 1 master(s) : 1 slave(s) 
IPNAME: axi_interconnect, INSTANCE: axi4lite_0 - 1 master(s) : 12 slave(s) 
IPNAME: axi_interconnect, INSTANCE: axi4_0 - 7 master(s) : 1 slave(s) 

Checking port drivers...
WARNING:EDK:4181 - PORT: CLKOUT5, CONNECTOR: clk_150_0000MHzMMCM0 - floating
   connection -
   D:\LR\Xilinx_projects\ML605_System_fmc150_testbench13_ext_clock_BPM_ADC_DDC_D
   MA\system.mhs line 245 
WARNING:EDK:4181 - PORT: mm2s_prmry_reset_out_n, CONNECTOR: RESET_OUT_N -
   floating connection -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_dma_v5_00_a\data
   \axi_dma_v2_1_0.mpd line 210 
WARNING:EDK:4181 - PORT: mm2s_cntrl_reset_out_n, CONNECTOR: RESET_OUT_N -
   floating connection -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_dma_v5_00_a\data
   \axi_dma_v2_1_0.mpd line 216 
WARNING:EDK:4181 - PORT: s2mm_prmry_reset_out_n, CONNECTOR: RESET_OUT_N -
   floating connection -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_dma_v5_00_a\data
   \axi_dma_v2_1_0.mpd line 238 
WARNING:EDK:4181 - PORT: s2mm_sts_reset_out_n, CONNECTOR: RESET_OUT_N - floating
   connection -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_dma_v5_00_a\data
   \axi_dma_v2_1_0.mpd line 244 
WARNING:EDK:4181 - PORT: mm2s_prmry_reset_out_n, CONNECTOR: RESET_OUT_N -
   floating connection -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_dma_v5_00_a\data
   \axi_dma_v2_1_0.mpd line 210 
WARNING:EDK:4181 - PORT: mm2s_cntrl_reset_out_n, CONNECTOR: RESET_OUT_N -
   floating connection -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_dma_v5_00_a\data
   \axi_dma_v2_1_0.mpd line 216 
WARNING:EDK:4181 - PORT: s2mm_prmry_reset_out_n, CONNECTOR: RESET_OUT_N -
   floating connection -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_dma_v5_00_a\data
   \axi_dma_v2_1_0.mpd line 238 
WARNING:EDK:4181 - PORT: s2mm_sts_reset_out_n, CONNECTOR: RESET_OUT_N - floating
   connection -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_dma_v5_00_a\data
   \axi_dma_v2_1_0.mpd line 244 

Performing Clock DRCs...

Performing Reset DRCs...

Overriding system level properties...
INFO:EDK:4130 - IPNAME: axi_intc, INSTANCE:microblaze_0_intc - tcl is overriding
   PARAMETER C_KIND_OF_INTR value to 0b11111111111111111111111110000000 -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_intc_v1_01_a\dat
   a\axi_intc_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: axi_intc, INSTANCE:microblaze_0_intc - tcl is overriding
   PARAMETER C_KIND_OF_EDGE value to 0b11111111111111111111111111111111 -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_intc_v1_01_a\dat
   a\axi_intc_v2_1_0.mpd line 82 
INFO:EDK:4130 - IPNAME: axi_intc, INSTANCE:microblaze_0_intc - tcl is overriding
   PARAMETER C_KIND_OF_LVL value to 0b11111111111111111111111111111111 -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_intc_v1_01_a\dat
   a\axi_intc_v2_1_0.mpd line 83 
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:microblaze_0_i_bram_ctrl -
   tcl is overriding PARAMETER C_MASK value to 0x40000000 -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v3
   _00_b\data\lmb_bram_if_cntlr_v2_1_0.mpd line 87 
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:microblaze_0_d_bram_ctrl -
   tcl is overriding PARAMETER C_MASK value to 0x40000000 -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v3
   _00_b\data\lmb_bram_if_cntlr_v2_1_0.mpd line 87 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_D_AXI value to 1 -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_20_b\d
   ata\microblaze_v2_1_0.mpd line 228 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ADDR_TAG_BITS value to 15 -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_20_b\d
   ata\microblaze_v2_1_0.mpd line 332 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_DCACHE_ADDR_TAG value to 15 -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_20_b\d
   ata\microblaze_v2_1_0.mpd line 362 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_INTERRUPT value to 1 -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_20_b\d
   ata\microblaze_v2_1_0.mpd line 396 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_EXT_BRK value to 1 -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_20_b\d
   ata\microblaze_v2_1_0.mpd line 397 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_EXT_NM_BRK value to 1 -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_20_b\d
   ata\microblaze_v2_1_0.mpd line 398 

INFO: Setting C_RANGE_CHECK = ON for axi_interconnect axi4lite_0.
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi4lite_0 - tcl is
   overriding PARAMETER C_RANGE_CHECK value to 1 -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   05_a\data\axi_interconnect_v2_1_0.mpd line 146 

INFO: Setting C_RANGE_CHECK = OFF for axi_interconnect axi4_0; no DECERR
checking will be performed.
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi4_0 - tcl is overriding
   PARAMETER C_RANGE_CHECK value to 0 -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   05_a\data\axi_interconnect_v2_1_0.mpd line 146 
INFO:EDK:4130 - IPNAME: chipscope_icon, INSTANCE:chipscope_icon_0 - tcl is
   overriding PARAMETER C_SYSTEM_CONTAINS_MDM value to 1 -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\chipscope_icon_v1_06
   _a\data\chipscope_icon_v2_1_0.mpd line 80 

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...
Invoking MIG ...
MIG returned 0

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...
Chipscope Integrate Controller, instance 'chipscope_icon', exists in System 
Chipscope Integrate Controller, instance 'chipscope_icon', exists in System 
Chipscope Integrate Controller, instance 'chipscope_icon', exists in System 

Running UPDATE Tcl procedures for OPTION PLATGEN_SYSLEVEL_UPDATE_PROC...
INFO: Setting timing constaints for microblaze_0_ilmb.
INFO: The microblaze_0_ilmb core has constraints automatically generated by XPS
in implementation/microblaze_0_ilmb_wrapper/microblaze_0_ilmb_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: Setting timing constaints for microblaze_0_dlmb.
INFO: The microblaze_0_dlmb core has constraints automatically generated by XPS
in implementation/microblaze_0_dlmb_wrapper/microblaze_0_dlmb_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: Setting timing constaints for microblaze_0.
INFO: The microblaze_0 core has constraints automatically generated by XPS in
implementation/microblaze_0_wrapper/microblaze_0_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: No synchronous clock conversions in axi_interconnect axi4lite_0.
INFO: No asynchronous clock conversions in axi_interconnect axi4lite_0.
INFO: Generating core-level timing constraints for synchronous clock conversions
in axi_interconnect axi4_0.
INFO: No asynchronous clock conversions in axi_interconnect axi4_0.
INFO: The SysACE_CompactFlash core has constraints automatically generated by
XPS in
implementation/sysace_compactflash_wrapper/sysace_compactflash_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The SysACE_CompactFlash core has constraints automatically generated by
XPS in
implementation/sysace_compactflash_wrapper/sysace_compactflash_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.


Modify defaults ...

Creating stub ...

Processing licensed instances ...
Completion time: 0.00 seconds

Creating hardware output directories ...

Managing hardware (BBD-specified) netlist files ...
IPNAME:bpm_ddc INSTANCE:bpm_ddc_0 -
D:\LR\Xilinx_projects\ML605_System_fmc150_testbench13_ext_clock_BPM_ADC_DDC_DMA\
system.mhs line 248 - Copying (BBD-specified) netlist files.
IPNAME:chipscope_icon INSTANCE:chipscope_icon_0 -
D:\LR\Xilinx_projects\ML605_System_fmc150_testbench13_ext_clock_BPM_ADC_DDC_DMA\
system.mhs line 509 - Copying (BBD-specified) netlist files.
IPNAME:chipscope_ila INSTANCE:chipscope_ila_1 -
D:\LR\Xilinx_projects\ML605_System_fmc150_testbench13_ext_clock_BPM_ADC_DDC_DMA\
system.mhs line 518 - Copying (BBD-specified) netlist files.
IPNAME:chipscope_ila INSTANCE:chipscope_ila_0 -
D:\LR\Xilinx_projects\ML605_System_fmc150_testbench13_ext_clock_BPM_ADC_DDC_DMA\
system.mhs line 531 - Copying (BBD-specified) netlist files.
IPNAME:fmc150_if_dma INSTANCE:fmc150_if_dma_0 -
D:\LR\Xilinx_projects\ML605_System_fmc150_testbench13_ext_clock_BPM_ADC_DDC_DMA\
system.mhs line 544 - Copying (BBD-specified) netlist files.
IPNAME:chipscope_ila INSTANCE:chipscope_ila_2 -
D:\LR\Xilinx_projects\ML605_System_fmc150_testbench13_ext_clock_BPM_ADC_DDC_DMA\
system.mhs line 630 - Copying (BBD-specified) netlist files.

Managing cache ...

Elaborating instances ...
IPNAME:bram_block INSTANCE:microblaze_0_bram_block -
D:\LR\Xilinx_projects\ML605_System_fmc150_testbench13_ext_clock_BPM_ADC_DDC_DMA\
system.mhs line 149 - elaborating IP
IPNAME:clock_generator INSTANCE:clock_generator_0 -
D:\LR\Xilinx_projects\ML605_System_fmc150_testbench13_ext_clock_BPM_ADC_DDC_DMA\
system.mhs line 197 - elaborating IP
ClkGen elaborate status: PASSED
----------------------------------------
IPNAME:chipscope_icon INSTANCE:chipscope_icon_0 -
D:\LR\Xilinx_projects\ML605_System_fmc150_testbench13_ext_clock_BPM_ADC_DDC_DMA\
system.mhs line 509 - elaborating IP
Created elaborate directory hdl/elaborate/chipscope_icon_0_v1_06_a/synhdl/vhdl/
Generating ChipScope core: chipscope_icon_0 ...
ChipScope Core Generator command: coregen.exe -b
D:/LR/Xilinx_projects/ML605_System_fmc150_testbench13_ext_clock_BPM_ADC_DDC_DMA/
implementation/chipscope_icon_0.xco
Release 13.4 - Xilinx CORE Generator O.87xd (nt)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.
All runtime messages will be recorded in
D:\LR\Xilinx_projects\ML605_System_fmc150_testbench13_ext_clock_BPM_ADC_DDC_DMA\
implementation\chipscope_icon_0_wrapper\coregen.log
Updating project device from '6vlx240t' to 'xc6vlx240t'.
Wrote CGP file for project 'coregen'.
Resolving generic values...
Finished resolving generic values.
Generating IP...
Configuring files for chipscope_icon_0 root...
Gathering HDL files for chipscope_icon_0 root...
Creating XST project for chipscope_icon_0...
Creating XST script file for chipscope_icon_0...
Creating XST instantiation file for chipscope_icon_0...
Running XST for chipscope_icon_0...
XST: HDL Parsing
XST: HDL Elaboration
XST: HDL Synthesis
XST: Advanced HDL Synthesis
XST: Low Level Synthesis
XST: Design Summary
Not generating VHDL wrapper
Not generating Verilog wrapper
Skipping VHDL instantiation template for chipscope_icon_0...
Skipping Verilog instantiation template for chipscope_icon_0...
Finished Generation.
Generating IP instantiation template...
Generating ASY schematic symbol...
Generating metadata file...
Generating ISE project...
XCO file found: chipscope_icon_0.xco
XMDF file found: chipscope_icon_0_xmdf.tcl
WARNING:EDK - : chipscope_icon_0.vhd does not exist, will not be added to ISE
   project.

WARNING:EDK - : chipscope_icon_0.vho does not exist, will not be added to ISE
   project.

Adding
D:/LR/Xilinx_projects/ML605_System_fmc150_testbench13_ext_clock_BPM_ADC_DDC_DMA/
implementation/chipscope_icon_0_wrapper/tmp/_cg/chipscope_icon_0.asy -view all
-origin_type imported
Adding
D:/LR/Xilinx_projects/ML605_System_fmc150_testbench13_ext_clock_BPM_ADC_DDC_DMA/
implementation/chipscope_icon_0_wrapper/tmp/_cg/chipscope_icon_0.ngc -view all
-origin_type created
Checking file
"D:/LR/Xilinx_projects/ML605_System_fmc150_testbench13_ext_clock_BPM_ADC_DDC_DMA
/implementation/chipscope_icon_0_wrapper/tmp/_cg/chipscope_icon_0.ngc" for
project device match ...
File
"D:/LR/Xilinx_projects/ML605_System_fmc150_testbench13_ext_clock_BPM_ADC_DDC_DMA
/implementation/chipscope_icon_0_wrapper/tmp/_cg/chipscope_icon_0.ngc" device
information matches project device.
INFO:TclTasksC:2116 - The automatic calculation of top has been turned-off.
   Please set the new top explicitly by running the "project set top" command.
   To re-calculate the new top automatically, set the "Auto Implementation Top"
   property to true.
Top level has been set to "/chipscope_icon_0"
Generating README file...
Generating FLIST file...
Moving files to output directory...
Finished moving files to output directory
Saved CGP file for project 'coregen'.
*************************************************************
IPNAME:chipscope_ila INSTANCE:chipscope_ila_1 -
D:\LR\Xilinx_projects\ML605_System_fmc150_testbench13_ext_clock_BPM_ADC_DDC_DMA\
system.mhs line 518 - elaborating IP
Created elaborate directory hdl/elaborate/chipscope_ila_1_v1_05_a/synhdl/vhdl/
Generating ChipScope core: chipscope_ila_1 ...
ChipScope Core Generator command: coregen.exe -b
D:/LR/Xilinx_projects/ML605_System_fmc150_testbench13_ext_clock_BPM_ADC_DDC_DMA/
implementation/chipscope_ila_1.xco
Release 13.4 - Xilinx CORE Generator O.87xd (nt)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.
All runtime messages will be recorded in
D:\LR\Xilinx_projects\ML605_System_fmc150_testbench13_ext_clock_BPM_ADC_DDC_DMA\
implementation\chipscope_ila_1_wrapper\coregen.log
Updating project device from '6vlx240t' to 'xc6vlx240t'.
Wrote CGP file for project 'coregen'.
Resolving generic values...
Finished resolving generic values.
Generating IP...
Configuring files for chipscope_ila_1 root...
Gathering HDL files for chipscope_ila_1 root...
Creating XST project for chipscope_ila_1...
Creating XST script file for chipscope_ila_1...
Creating XST instantiation file for chipscope_ila_1...
Running XST for chipscope_ila_1...
XST: HDL Parsing
XST: HDL Elaboration
XST: HDL Synthesis
XST: Advanced HDL Synthesis
XST: Low Level Synthesis
XST: Design Summary
Not generating VHDL wrapper
Not generating Verilog wrapper
Skipping VHDL instantiation template for chipscope_ila_1...
Skipping Verilog instantiation template for chipscope_ila_1...
Finished Generation.
Generating IP instantiation template...
Generating ASY schematic symbol...
Generating metadata file...
Generating ISE project...
XCO file found: chipscope_ila_1.xco
XMDF file found: chipscope_ila_1_xmdf.tcl
WARNING:EDK - : chipscope_ila_1.vhd does not exist, will not be added to ISE
   project.

WARNING:EDK - : chipscope_ila_1.vho does not exist, will not be added to ISE
   project.

Adding
D:/LR/Xilinx_projects/ML605_System_fmc150_testbench13_ext_clock_BPM_ADC_DDC_DMA/
implementation/chipscope_ila_1_wrapper/tmp/_cg/chipscope_ila_1.asy -view all
-origin_type imported
Adding
D:/LR/Xilinx_projects/ML605_System_fmc150_testbench13_ext_clock_BPM_ADC_DDC_DMA/
implementation/chipscope_ila_1_wrapper/tmp/_cg/chipscope_ila_1.ngc -view all
-origin_type created
Checking file
"D:/LR/Xilinx_projects/ML605_System_fmc150_testbench13_ext_clock_BPM_ADC_DDC_DMA
/implementation/chipscope_ila_1_wrapper/tmp/_cg/chipscope_ila_1.ngc" for project
device match ...
File
"D:/LR/Xilinx_projects/ML605_System_fmc150_testbench13_ext_clock_BPM_ADC_DDC_DMA
/implementation/chipscope_ila_1_wrapper/tmp/_cg/chipscope_ila_1.ngc" device
information matches project device.
INFO:TclTasksC:2116 - The automatic calculation of top has been turned-off.
   Please set the new top explicitly by running the "project set top" command.
   To re-calculate the new top automatically, set the "Auto Implementation Top"
   property to true.
Top level has been set to "/chipscope_ila_1"
Generating README file...
Generating FLIST file...
Moving files to output directory...
Finished moving files to output directory
Saved CGP file for project 'coregen'.
*************************************************************
IPNAME:chipscope_ila INSTANCE:chipscope_ila_0 -
D:\LR\Xilinx_projects\ML605_System_fmc150_testbench13_ext_clock_BPM_ADC_DDC_DMA\
system.mhs line 531 - elaborating IP
Created elaborate directory hdl/elaborate/chipscope_ila_0_v1_05_a/synhdl/vhdl/
Generating ChipScope core: chipscope_ila_0 ...
ChipScope Core Generator command: coregen.exe -b
D:/LR/Xilinx_projects/ML605_System_fmc150_testbench13_ext_clock_BPM_ADC_DDC_DMA/
implementation/chipscope_ila_0.xco
Release 13.4 - Xilinx CORE Generator O.87xd (nt)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.
All runtime messages will be recorded in
D:\LR\Xilinx_projects\ML605_System_fmc150_testbench13_ext_clock_BPM_ADC_DDC_DMA\
implementation\chipscope_ila_0_wrapper\coregen.log
Updating project device from '6vlx240t' to 'xc6vlx240t'.
Wrote CGP file for project 'coregen'.
Resolving generic values...
Finished resolving generic values.
Generating IP...
Configuring files for chipscope_ila_0 root...
Gathering HDL files for chipscope_ila_0 root...
Creating XST project for chipscope_ila_0...
Creating XST script file for chipscope_ila_0...
Creating XST instantiation file for chipscope_ila_0...
Running XST for chipscope_ila_0...
XST: HDL Parsing
XST: HDL Elaboration
XST: HDL Synthesis
XST: Advanced HDL Synthesis
XST: Low Level Synthesis
XST: Design Summary
Not generating VHDL wrapper
Not generating Verilog wrapper
Skipping VHDL instantiation template for chipscope_ila_0...
Skipping Verilog instantiation template for chipscope_ila_0...
Finished Generation.
Generating IP instantiation template...
Generating ASY schematic symbol...
Generating metadata file...
Generating ISE project...
XCO file found: chipscope_ila_0.xco
XMDF file found: chipscope_ila_0_xmdf.tcl
WARNING:EDK - : chipscope_ila_0.vhd does not exist, will not be added to ISE
   project.

WARNING:EDK - : chipscope_ila_0.vho does not exist, will not be added to ISE
   project.

Adding
D:/LR/Xilinx_projects/ML605_System_fmc150_testbench13_ext_clock_BPM_ADC_DDC_DMA/
implementation/chipscope_ila_0_wrapper/tmp/_cg/chipscope_ila_0.asy -view all
-origin_type imported
Adding
D:/LR/Xilinx_projects/ML605_System_fmc150_testbench13_ext_clock_BPM_ADC_DDC_DMA/
implementation/chipscope_ila_0_wrapper/tmp/_cg/chipscope_ila_0.ngc -view all
-origin_type created
Checking file
"D:/LR/Xilinx_projects/ML605_System_fmc150_testbench13_ext_clock_BPM_ADC_DDC_DMA
/implementation/chipscope_ila_0_wrapper/tmp/_cg/chipscope_ila_0.ngc" for project
device match ...
File
"D:/LR/Xilinx_projects/ML605_System_fmc150_testbench13_ext_clock_BPM_ADC_DDC_DMA
/implementation/chipscope_ila_0_wrapper/tmp/_cg/chipscope_ila_0.ngc" device
information matches project device.
INFO:TclTasksC:2116 - The automatic calculation of top has been turned-off.
   Please set the new top explicitly by running the "project set top" command.
   To re-calculate the new top automatically, set the "Auto Implementation Top"
   property to true.
Top level has been set to "/chipscope_ila_0"
Generating README file...
Generating FLIST file...
Moving files to output directory...
Finished moving files to output directory
Saved CGP file for project 'coregen'.
*************************************************************
IPNAME:chipscope_ila INSTANCE:chipscope_ila_2 -
D:\LR\Xilinx_projects\ML605_System_fmc150_testbench13_ext_clock_BPM_ADC_DDC_DMA\
system.mhs line 630 - elaborating IP
Created elaborate directory hdl/elaborate/chipscope_ila_2_v1_05_a/synhdl/vhdl/
Generating ChipScope core: chipscope_ila_2 ...
ChipScope Core Generator command: coregen.exe -b
D:/LR/Xilinx_projects/ML605_System_fmc150_testbench13_ext_clock_BPM_ADC_DDC_DMA/
implementation/chipscope_ila_2.xco
Release 13.4 - Xilinx CORE Generator O.87xd (nt)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.
All runtime messages will be recorded in
D:\LR\Xilinx_projects\ML605_System_fmc150_testbench13_ext_clock_BPM_ADC_DDC_DMA\
implementation\chipscope_ila_2_wrapper\coregen.log
Updating project device from '6vlx240t' to 'xc6vlx240t'.
Wrote CGP file for project 'coregen'.
Resolving generic values...
Finished resolving generic values.
Generating IP...
Configuring files for chipscope_ila_2 root...
Gathering HDL files for chipscope_ila_2 root...
Creating XST project for chipscope_ila_2...
Creating XST script file for chipscope_ila_2...
Creating XST instantiation file for chipscope_ila_2...
Running XST for chipscope_ila_2...
XST: HDL Parsing
XST: HDL Elaboration
XST: HDL Synthesis
XST: Advanced HDL Synthesis
XST: Low Level Synthesis
XST: Design Summary
Not generating VHDL wrapper
Not generating Verilog wrapper
Skipping VHDL instantiation template for chipscope_ila_2...
Skipping Verilog instantiation template for chipscope_ila_2...
Finished Generation.
Generating IP instantiation template...
Generating ASY schematic symbol...
Generating metadata file...
Generating ISE project...
XCO file found: chipscope_ila_2.xco
XMDF file found: chipscope_ila_2_xmdf.tcl
WARNING:EDK - : chipscope_ila_2.vhd does not exist, will not be added to ISE
   project.

WARNING:EDK - : chipscope_ila_2.vho does not exist, will not be added to ISE
   project.

Adding
D:/LR/Xilinx_projects/ML605_System_fmc150_testbench13_ext_clock_BPM_ADC_DDC_DMA/
implementation/chipscope_ila_2_wrapper/tmp/_cg/chipscope_ila_2.asy -view all
-origin_type imported
Adding
D:/LR/Xilinx_projects/ML605_System_fmc150_testbench13_ext_clock_BPM_ADC_DDC_DMA/
implementation/chipscope_ila_2_wrapper/tmp/_cg/chipscope_ila_2.ngc -view all
-origin_type created
Checking file
"D:/LR/Xilinx_projects/ML605_System_fmc150_testbench13_ext_clock_BPM_ADC_DDC_DMA
/implementation/chipscope_ila_2_wrapper/tmp/_cg/chipscope_ila_2.ngc" for project
device match ...
File
"D:/LR/Xilinx_projects/ML605_System_fmc150_testbench13_ext_clock_BPM_ADC_DDC_DMA
/implementation/chipscope_ila_2_wrapper/tmp/_cg/chipscope_ila_2.ngc" device
information matches project device.
INFO:TclTasksC:2116 - The automatic calculation of top has been turned-off.
   Please set the new top explicitly by running the "project set top" command.
   To re-calculate the new top automatically, set the "Auto Implementation Top"
   property to true.
Top level has been set to "/chipscope_ila_2"
Generating README file...
Generating FLIST file...
Moving files to output directory...
Finished moving files to output directory
Saved CGP file for project 'coregen'.
*************************************************************

Writing HDL for elaborated instances ...

Inserting wrapper level ...
Completion time: 1.00 seconds

Constructing platform-level connectivity ...
WARNING:EDK:4059 - INSTANCE: ETHERNET, Overriding connection of PORT:
   AXI_STR_TXD_ARESETN, VALUE: AXI_STR_TXD_ARESETN - which is part of the
   connected BUSIF: S_AXI -
   D:\LR\Xilinx_projects\ML605_System_fmc150_testbench13_ext_clock_BPM_ADC_DDC_D
   MA\system.mhs line 383
WARNING:EDK:4059 - INSTANCE: ETHERNET, Overriding connection of PORT:
   AXI_STR_TXC_ARESETN, VALUE: AXI_STR_TXC_ARESETN - which is part of the
   connected BUSIF: S_AXI -
   D:\LR\Xilinx_projects\ML605_System_fmc150_testbench13_ext_clock_BPM_ADC_DDC_D
   MA\system.mhs line 383
WARNING:EDK:4059 - INSTANCE: ETHERNET, Overriding connection of PORT:
   AXI_STR_RXD_ARESETN, VALUE: AXI_STR_RXD_ARESETN - which is part of the
   connected BUSIF: S_AXI -
   D:\LR\Xilinx_projects\ML605_System_fmc150_testbench13_ext_clock_BPM_ADC_DDC_D
   MA\system.mhs line 383
WARNING:EDK:4059 - INSTANCE: ETHERNET, Overriding connection of PORT:
   AXI_STR_RXS_ARESETN, VALUE: AXI_STR_RXS_ARESETN - which is part of the
   connected BUSIF: S_AXI -
   D:\LR\Xilinx_projects\ML605_System_fmc150_testbench13_ext_clock_BPM_ADC_DDC_D
   MA\system.mhs line 383
Completion time: 1.00 seconds

Writing (top-level) BMM ...

Writing (top-level and wrappers) HDL ...

Generating synthesis project file ...

Running XST synthesis ...

INFO:EDK:4211 - The following instances are synthesized with XST. The MPD option
   IMP_NETLIST=TRUE indicates that a NGC file is to be produced using XST
   synthesis. IMP_NETLIST=FALSE (default) instances are not synthesized. 
INSTANCE:proc_sys_reset_0 -
D:\LR\Xilinx_projects\ML605_System_fmc150_testbench13_ext_clock_BPM_ADC_DDC_DMA\
system.mhs line 92 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.4/ISE_DS/EDK/virtex6/data/virtex6.acd> with local file
<C:/Xilinx/13.4/ISE_DS/ISE/virtex6/data/virtex6.acd>
INSTANCE:microblaze_0_intc -
D:\LR\Xilinx_projects\ML605_System_fmc150_testbench13_ext_clock_BPM_ADC_DDC_DMA\
system.mhs line 106 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.4/ISE_DS/EDK/virtex6/data/virtex6.acd> with local file
<C:/Xilinx/13.4/ISE_DS/ISE/virtex6/data/virtex6.acd>
INSTANCE:microblaze_0_ilmb -
D:\LR\Xilinx_projects\ML605_System_fmc150_testbench13_ext_clock_BPM_ADC_DDC_DMA\
system.mhs line 117 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.4/ISE_DS/EDK/virtex6/data/virtex6.acd> with local file
<C:/Xilinx/13.4/ISE_DS/ISE/virtex6/data/virtex6.acd>
INSTANCE:microblaze_0_i_bram_ctrl -
D:\LR\Xilinx_projects\ML605_System_fmc150_testbench13_ext_clock_BPM_ADC_DDC_DMA\
system.mhs line 124 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.4/ISE_DS/EDK/virtex6/data/virtex6.acd> with local file
<C:/Xilinx/13.4/ISE_DS/ISE/virtex6/data/virtex6.acd>
INSTANCE:microblaze_0_dlmb -
D:\LR\Xilinx_projects\ML605_System_fmc150_testbench13_ext_clock_BPM_ADC_DDC_DMA\
system.mhs line 133 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.4/ISE_DS/EDK/virtex6/data/virtex6.acd> with local file
<C:/Xilinx/13.4/ISE_DS/ISE/virtex6/data/virtex6.acd>
INSTANCE:microblaze_0_d_bram_ctrl -
D:\LR\Xilinx_projects\ML605_System_fmc150_testbench13_ext_clock_BPM_ADC_DDC_DMA\
system.mhs line 140 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.4/ISE_DS/EDK/virtex6/data/virtex6.acd> with local file
<C:/Xilinx/13.4/ISE_DS/ISE/virtex6/data/virtex6.acd>
INSTANCE:microblaze_0_bram_block -
D:\LR\Xilinx_projects\ML605_System_fmc150_testbench13_ext_clock_BPM_ADC_DDC_DMA\
system.mhs line 149 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.4/ISE_DS/EDK/virtex6/data/virtex6.acd> with local file
<C:/Xilinx/13.4/ISE_DS/ISE/virtex6/data/virtex6.acd>
INSTANCE:microblaze_0 -
D:\LR\Xilinx_projects\ML605_System_fmc150_testbench13_ext_clock_BPM_ADC_DDC_DMA\
system.mhs line 156 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.4/ISE_DS/EDK/virtex6/data/virtex6.acd> with local file
<C:/Xilinx/13.4/ISE_DS/ISE/virtex6/data/virtex6.acd>
INSTANCE:debug_module -
D:\LR\Xilinx_projects\ML605_System_fmc150_testbench13_ext_clock_BPM_ADC_DDC_DMA\
system.mhs line 184 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.4/ISE_DS/EDK/virtex6/data/virtex6.acd> with local file
<C:/Xilinx/13.4/ISE_DS/ISE/virtex6/data/virtex6.acd>
INSTANCE:clock_generator_0 -
D:\LR\Xilinx_projects\ML605_System_fmc150_testbench13_ext_clock_BPM_ADC_DDC_DMA\
system.mhs line 197 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.4/ISE_DS/EDK/virtex6/data/virtex6.acd> with local file
<C:/Xilinx/13.4/ISE_DS/ISE/virtex6/data/virtex6.acd>
INSTANCE:bpm_ddc_0 -
D:\LR\Xilinx_projects\ML605_System_fmc150_testbench13_ext_clock_BPM_ADC_DDC_DMA\
system.mhs line 248 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.4/ISE_DS/EDK/virtex6/data/virtex6.acd> with local file
<C:/Xilinx/13.4/ISE_DS/ISE/virtex6/data/virtex6.acd>
INSTANCE:axi_timer_0 -
D:\LR\Xilinx_projects\ML605_System_fmc150_testbench13_ext_clock_BPM_ADC_DDC_DMA\
system.mhs line 273 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.4/ISE_DS/EDK/virtex6/data/virtex6.acd> with local file
<C:/Xilinx/13.4/ISE_DS/ISE/virtex6/data/virtex6.acd>
INSTANCE:axi4lite_0 -
D:\LR\Xilinx_projects\ML605_System_fmc150_testbench13_ext_clock_BPM_ADC_DDC_DMA\
system.mhs line 285 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.4/ISE_DS/EDK/virtex6/data/virtex6.acd> with local file
<C:/Xilinx/13.4/ISE_DS/ISE/virtex6/data/virtex6.acd>
INSTANCE:axi4_0 -
D:\LR\Xilinx_projects\ML605_System_fmc150_testbench13_ext_clock_BPM_ADC_DDC_DMA\
system.mhs line 293 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.4/ISE_DS/EDK/virtex6/data/virtex6.acd> with local file
<C:/Xilinx/13.4/ISE_DS/ISE/virtex6/data/virtex6.acd>
INSTANCE:sysace_compactflash -
D:\LR\Xilinx_projects\ML605_System_fmc150_testbench13_ext_clock_BPM_ADC_DDC_DMA\
system.mhs line 300 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.4/ISE_DS/EDK/virtex6/data/virtex6.acd> with local file
<C:/Xilinx/13.4/ISE_DS/ISE/virtex6/data/virtex6.acd>
INSTANCE:rs232_uart_1 -
D:\LR\Xilinx_projects\ML605_System_fmc150_testbench13_ext_clock_BPM_ADC_DDC_DMA\
system.mhs line 318 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.4/ISE_DS/EDK/virtex6/data/virtex6.acd> with local file
<C:/Xilinx/13.4/ISE_DS/ISE/virtex6/data/virtex6.acd>
INSTANCE:leds_8bits -
D:\LR\Xilinx_projects\ML605_System_fmc150_testbench13_ext_clock_BPM_ADC_DDC_DMA\
system.mhs line 334 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.4/ISE_DS/EDK/virtex6/data/virtex6.acd> with local file
<C:/Xilinx/13.4/ISE_DS/ISE/virtex6/data/virtex6.acd>
INSTANCE:ethernet_dma -
D:\LR\Xilinx_projects\ML605_System_fmc150_testbench13_ext_clock_BPM_ADC_DDC_DMA\
system.mhs line 348 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.4/ISE_DS/EDK/virtex6/data/virtex6.acd> with local file
<C:/Xilinx/13.4/ISE_DS/ISE/virtex6/data/virtex6.acd>
INSTANCE:ethernet -
D:\LR\Xilinx_projects\ML605_System_fmc150_testbench13_ext_clock_BPM_ADC_DDC_DMA\
system.mhs line 383 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.4/ISE_DS/EDK/virtex6/data/virtex6.acd> with local file
<C:/Xilinx/13.4/ISE_DS/ISE/virtex6/data/virtex6.acd>
INSTANCE:ddr3_sdram -
D:\LR\Xilinx_projects\ML605_System_fmc150_testbench13_ext_clock_BPM_ADC_DDC_DMA\
system.mhs line 438 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.4/ISE_DS/EDK/virtex6/data/virtex6.acd> with local file
<C:/Xilinx/13.4/ISE_DS/ISE/virtex6/data/virtex6.acd>
INSTANCE:xbpm_ddc_dma -
D:\LR\Xilinx_projects\ML605_System_fmc150_testbench13_ext_clock_BPM_ADC_DDC_DMA\
system.mhs line 481 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.4/ISE_DS/EDK/virtex6/data/virtex6.acd> with local file
<C:/Xilinx/13.4/ISE_DS/ISE/virtex6/data/virtex6.acd>
Trying to terminate Process...
Done!
Writing filter settings....
Done writing filter settings to:
	D:\LR\Xilinx_projects\ML605_System_fmc150_testbench13_ext_clock_BPM_ADC_DDC_DMA\etc\system.filters
Done writing Tab View settings to:
	D:\LR\Xilinx_projects\ML605_System_fmc150_testbench13_ext_clock_BPM_ADC_DDC_DMA\etc\system.gui
Xilinx Platform Studio (XPS)
Xilinx EDK 13.4 Build EDK_O.87xd
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.

WARNING:EDK:4058 - INSTANCE: ETHERNET_dma, BUS_INTERFACE: M_AXI_SG -  is not connected to any slave. 
WARNING:EDK:4058 - INSTANCE: ETHERNET_dma, BUS_INTERFACE: M_AXI_MM2S -  is not connected to any slave. 
WARNING:EDK:4058 - INSTANCE: ETHERNET_dma, BUS_INTERFACE: M_AXI_S2MM -  is not connected to any slave. 
WARNING:EDK:4058 - INSTANCE: XBPM_DDC_dma, BUS_INTERFACE: M_AXI_S2MM -  is not connected to any slave. 
Writing filter settings....
Done writing filter settings to:
	D:\LR\Xilinx_projects\ML605_System_fmc150_testbench13_ext_clock_BPM_ADC_DDC_DMA\etc\system.filters
Done writing Tab View settings to:
	D:\LR\Xilinx_projects\ML605_System_fmc150_testbench13_ext_clock_BPM_ADC_DDC_DMA\etc\system.gui
WARNING:EDK:4058 - INSTANCE: ETHERNET_dma, BUS_INTERFACE: M_AXI_SG -  is not connected to any slave. 
WARNING:EDK:4058 - INSTANCE: ETHERNET_dma, BUS_INTERFACE: M_AXI_MM2S -  is not connected to any slave. 
WARNING:EDK:4058 - INSTANCE: ETHERNET_dma, BUS_INTERFACE: M_AXI_S2MM -  is not connected to any slave. 
WARNING:EDK:4058 - INSTANCE: XBPM_DDC_dma, BUS_INTERFACE: M_AXI_S2MM -  is not connected to any slave. 
Writing filter settings....
Done writing filter settings to:
	D:\LR\Xilinx_projects\ML605_System_fmc150_testbench13_ext_clock_BPM_ADC_DDC_DMA\etc\system.filters
Done writing Tab View settings to:
	D:\LR\Xilinx_projects\ML605_System_fmc150_testbench13_ext_clock_BPM_ADC_DDC_DMA\etc\system.gui
WARNING:EDK:4058 - INSTANCE: ETHERNET_dma, BUS_INTERFACE: M_AXI_SG -  is not connected to any slave. 
WARNING:EDK:4058 - INSTANCE: ETHERNET_dma, BUS_INTERFACE: M_AXI_MM2S -  is not connected to any slave. 
WARNING:EDK:4058 - INSTANCE: ETHERNET_dma, BUS_INTERFACE: M_AXI_S2MM -  is not connected to any slave. 
WARNING:EDK:4058 - INSTANCE: XBPM_DDC_dma, BUS_INTERFACE: M_AXI_S2MM -  is not connected to any slave. 

********************************************************************************
At Local date and time: Mon Jul 30 14:13:22 2012
 make -f system.make netlistclean started...
rm -f implementation/system.ngc
rm -f platgen.log
rm -f __xps/ise/_xmsgs/platgen.xmsgs
rm -f implementation/system.bmm
rm -rf implementation/cache
Done!

********************************************************************************
At Local date and time: Mon Jul 30 14:13:27 2012
 make -f system.make bitsclean started...
rm -f implementation/system.bit
rm -f implementation/system.ncd
rm -f implementation/system_bd.bmm 
rm -f implementation/system_map.ncd 
rm -f implementation/download.bit 
rm -f __xps/system_bits
Done!

********************************************************************************
At Local date and time: Mon Jul 30 14:13:32 2012
 make -f system.make hwclean started...
rm -f implementation/system.ngc
rm -f platgen.log
rm -f __xps/ise/_xmsgs/platgen.xmsgs
rm -f implementation/system.bmm
rm -rf implementation/cache
rm -f implementation/system.bit
rm -f implementation/system.ncd
rm -f implementation/system_bd.bmm 
rm -f implementation/system_map.ncd 
rm -f implementation/download.bit 
rm -f __xps/system_bits
rm -rf implementation synthesis xst hdl
rm -rf xst.srp system.srp
rm -f __xps/ise/_xmsgs/bitinit.xmsgs
rm -rf SDK
rm -rf __xps/ps7_instance.mhs
Done!

********************************************************************************
At Local date and time: Mon Jul 30 14:13:52 2012
 make -f system.make clean started...
rm -f implementation/system.ngc
rm -f platgen.log
rm -f __xps/ise/_xmsgs/platgen.xmsgs
rm -f implementation/system.bmm
rm -rf implementation/cache
rm -f implementation/system.bit
rm -f implementation/system.ncd
rm -f implementation/system_bd.bmm 
rm -f implementation/system_map.ncd 
rm -f implementation/download.bit 
rm -f __xps/system_bits
rm -rf implementation synthesis xst hdl
rm -rf xst.srp system.srp
rm -f __xps/ise/_xmsgs/bitinit.xmsgs
rm -rf SDK
rm -rf __xps/ps7_instance.mhs
rm -rf simulation/behavioral
rm -f simgen.log
rm -f __xps/ise/_xmsgs/simgen.xmsgs
rm -f _impact.cmd
Done!

********************************************************************************
At Local date and time: Mon Jul 30 14:14:06 2012
 make -f system.make exporttosdk started...
IF NOT EXIST "SDK\SDK_Export\hw" @mkdir "SDK\SDK_Export\hw"
psf2Edward -inp system.xmp -exit_on_error -dont_add_loginfo -edwver 1.2 -xml SDK\SDK_Export\hw/system.xml 
Release 13.4 - psf2Edward EDK_O.87xd (nt)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.

Checking platform configuration ...
IPNAME: lmb_v10, INSTANCE: microblaze_0_ilmb - 1 master(s) : 1 slave(s) 
IPNAME: lmb_v10, INSTANCE: microblaze_0_dlmb - 1 master(s) : 1 slave(s) 
IPNAME: axi_interconnect, INSTANCE: axi4lite_0 - 1 master(s) : 12 slave(s) 
IPNAME: axi_interconnect, INSTANCE: axi4_0 - 7 master(s) : 1 slave(s) 

Checking port drivers...
WARNING:EDK:4058 - INSTANCE: ETHERNET_dma, BUS_INTERFACE: M_AXI_SG -  is not
   connected to any slave. 
WARNING:EDK:4058 - INSTANCE: ETHERNET_dma, BUS_INTERFACE: M_AXI_MM2S -  is not
   connected to any slave. 
WARNING:EDK:4058 - INSTANCE: ETHERNET_dma, BUS_INTERFACE: M_AXI_S2MM -  is not
   connected to any slave. 
WARNING:EDK:4058 - INSTANCE: XBPM_DDC_dma, BUS_INTERFACE: M_AXI_S2MM -  is not
   connected to any slave. 

Performing Clock DRCs...

Performing Reset DRCs...
WARNING:EDK:4181 - PORT: CLKOUT5, CONNECTOR: clk_150_0000MHzMMCM0 - floating
   connection -
   D:\LR\Xilinx_projects\ML605_System_fmc150_testbench13_ext_clock_BPM_ADC_DDC_D
   MA\system.mhs line 245 
WARNING:EDK:4181 - PORT: mm2s_prmry_reset_out_n, CONNECTOR: RESET_OUT_N -
   floating connection -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_dma_v5_00_a\data
   \axi_dma_v2_1_0.mpd line 210 
WARNING:EDK:4181 - PORT: mm2s_cntrl_reset_out_n, CONNECTOR: RESET_OUT_N -
   floating connection -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_dma_v5_00_a\data
   \axi_dma_v2_1_0.mpd line 216 
WARNING:EDK:4181 - PORT: s2mm_prmry_reset_out_n, CONNECTOR: RESET_OUT_N -
   floating connection -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_dma_v5_00_a\data
   \axi_dma_v2_1_0.mpd line 238 
WARNING:EDK:4181 - PORT: s2mm_sts_reset_out_n, CONNECTOR: RESET_OUT_N - floating
   connection -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_dma_v5_00_a\data
   \axi_dma_v2_1_0.mpd line 244 
WARNING:EDK:4181 - PORT: mm2s_prmry_reset_out_n, CONNECTOR: RESET_OUT_N -
   floating connection -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_dma_v5_00_a\data
   \axi_dma_v2_1_0.mpd line 210 
WARNING:EDK:4181 - PORT: mm2s_cntrl_reset_out_n, CONNECTOR: RESET_OUT_N -
   floating connection -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_dma_v5_00_a\data
   \axi_dma_v2_1_0.mpd line 216 
WARNING:EDK:4181 - PORT: s2mm_prmry_reset_out_n, CONNECTOR: RESET_OUT_N -
   floating connection -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_dma_v5_00_a\data
   \axi_dma_v2_1_0.mpd line 238 
WARNING:EDK:4181 - PORT: s2mm_sts_reset_out_n, CONNECTOR: RESET_OUT_N - floating
   connection -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_dma_v5_00_a\data
   \axi_dma_v2_1_0.mpd line 244 

Overriding system level properties...

INFO: Setting C_RANGE_CHECK = ON for axi_interconnect axi4lite_0.

INFO: Setting C_RANGE_CHECK = OFF for axi_interconnect axi4_0; no DECERR
checking will be performed.

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...
Invoking MIG ...
MIG returned 0

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...
Chipscope Integrate Controller, instance 'chipscope_icon', exists in System 
Chipscope Integrate Controller, instance 'chipscope_icon', exists in System 
Chipscope Integrate Controller, instance 'chipscope_icon', exists in System 
Conversion to XML complete.
xdsgen -inp system.xmp -report SDK\SDK_Export\hw/system.html  -make_docs_local
Release 13.4 - xdsgen EDK_O.87xd (nt)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.
Generated Block Diagram.
Rasterizing proc_sys_reset_0.jpg.....
Rasterizing microblaze_0_intc.jpg.....
Rasterizing microblaze_0_ilmb.jpg.....
Rasterizing microblaze_0_i_bram_ctrl.jpg.....
Rasterizing microblaze_0_dlmb.jpg.....
Rasterizing microblaze_0_d_bram_ctrl.jpg.....
Rasterizing microblaze_0_bram_block.jpg.....
Rasterizing microblaze_0.jpg.....
Rasterizing debug_module.jpg.....
Rasterizing clock_generator_0.jpg.....
Rasterizing bpm_ddc_0.jpg.....
Rasterizing axi_timer_0.jpg.....
Rasterizing axi4lite_0.jpg.....
Rasterizing axi4_0.jpg.....
Rasterizing SysACE_CompactFlash.jpg.....
Rasterizing RS232_Uart_1.jpg.....
Rasterizing LEDs_8Bits.jpg.....
Rasterizing ETHERNET_dma.jpg.....
org.apache.batik.transcoder.TranscoderException: nul
Enclosed Exception
file:/D:/LR/Xilinx_projects/ML605_System_fmc150_testbench13_ext_clock_BPM_ADC_DD
C_DMA/__xps/.dswkshop/ETHERNET_dma.svg:-
Cannot find the referenced element
"#AXIS_busconn_TARGET
specified on the element <use> - may be a problem of id
	at org.apache.batik.transcoder.SVGAbstractTranscoder.transcode(Unknown Source)
	at org.apache.batik.transcoder.image.ImageTranscoder.transcode(Unknown Source)
	at org.apache.batik.transcoder.XMLAbstractTranscoder.transcode(Unknown Source)
	at org.apache.batik.transcoder.SVGAbstractTranscoder.transcode(Unknown Source)
	at MdtSvgDiag_Rasterize._rasterizeIMG(MdtSvgDiag_Rasterize.java:156)
	at MdtSvgDiag_Rasterize.batchMode(MdtSvgDiag_Rasterize.java:91)
	at MdtSvgDiag_Rasterize.main(MdtSvgDiag_Rasterize.java:24)
Report generated.
Report generation completed.
"****************************************************"
"Creating system netlist for hardware specification.."
"****************************************************"
platgen -p xc6vlx240tff1156-1 -lang vhdl -intstyle default    -msg __xps/ise/xmsgprops.lst system.mhs

Release 13.4 - platgen Xilinx EDK 13.4 Build EDK_O.87xd
 (nt)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.


Command Line: platgen -p xc6vlx240tff1156-1 -lang vhdl -intstyle default -msg
__xps/ise/xmsgprops.lst system.mhs 

WARNING:EDK - INFO:Security:71 - If a license for part 'xc6vlx240t' is
   available, it will be possible to use 'XPS_TDP' instead of 'XPS'.
   WARNING:Security:42 - Your software subscription period has lapsed. Your
   current version of Xilinx tools will continue to function, but you no longer
   qualify for Xilinx software updates or new releases.


Parse
D:/LR/Xilinx_projects/ML605_System_fmc150_testbench13_ext_clock_BPM_ADC_DDC_DMA/
system.mhs ...

Read MPD definitions ...

Overriding IP level properties ...
INFO:EDK:4130 - IPNAME: axi_intc, INSTANCE:microblaze_0_intc - tcl is overriding
   PARAMETER C_NUM_INTR_INPUTS value to 8 -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_intc_v1_01_a\dat
   a\axi_intc_v2_1_0.mpd line 80 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ENDIANNESS value to 1 -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_20_b\d
   ata\microblaze_v2_1_0.mpd line 195 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ICACHE_USE_FSL value to 0 -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_20_b\d
   ata\microblaze_v2_1_0.mpd line 334 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_DCACHE_USE_FSL value to 0 -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_20_b\d
   ata\microblaze_v2_1_0.mpd line 364 
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi4lite_0 - tcl is
   overriding PARAMETER C_BASEFAMILY value to virtex6 -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   05_a\data\axi_interconnect_v2_1_0.mpd line 78 
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi4_0 - tcl is overriding
   PARAMETER C_BASEFAMILY value to virtex6 -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   05_a\data\axi_interconnect_v2_1_0.mpd line 78 
INFO:EDK:4130 - IPNAME: axi_v6_ddrx, INSTANCE:DDR3_SDRAM - tcl is overriding
   PARAMETER C_IODELAY_GRP value to DDR3_SDRAM -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_v6_ddrx_v1_05_a\
   data\axi_v6_ddrx_v2_1_0.mpd line 84 
INFO:EDK:4130 - IPNAME: axi_dma, INSTANCE:XBPM_DDC_dma - tcl is overriding
   PARAMETER C_PRMRY_IS_ACLK_ASYNC value to 1 -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_dma_v5_00_a\data
   \axi_dma_v2_1_0.mpd line 85 
INFO:EDK:4130 - IPNAME: axi_dma, INSTANCE:XBPM_ADC_dma - tcl is overriding
   PARAMETER C_PRMRY_IS_ACLK_ASYNC value to 1 -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_dma_v5_00_a\data
   \axi_dma_v2_1_0.mpd line 85 

Computing clock values...
INFO:EDK:740 - Cannot determine the input clock associated with port :
   microblaze_0_i_bram_ctrl:BRAM_Clk_A. Clock DRCs will not be performed on this
   core and cores connected to it. 
INFO:EDK:740 - Cannot determine the input clock associated with port :
   microblaze_0_d_bram_ctrl:BRAM_Clk_A. Clock DRCs will not be performed on this
   core and cores connected to it. 
WARNING:EDK:4058 - INSTANCE: ETHERNET_dma, BUS_INTERFACE: M_AXI_SG -  is not
   connected to any slave. 
WARNING:EDK:4058 - INSTANCE: ETHERNET_dma, BUS_INTERFACE: M_AXI_MM2S -  is not
   connected to any slave. 
WARNING:EDK:4058 - INSTANCE: ETHERNET_dma, BUS_INTERFACE: M_AXI_S2MM -  is not
   connected to any slave. 
WARNING:EDK:4058 - INSTANCE: XBPM_DDC_dma, BUS_INTERFACE: M_AXI_S2MM -  is not
   connected to any slave. 

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor microblaze_0
  (0000000000-0x00001fff) microblaze_0_d_bram_ctrl	microblaze_0_dlmb
  (0000000000-0x00001fff) microblaze_0_i_bram_ctrl	microblaze_0_ilmb
  (0x40000000-0x4000ffff) LEDs_8Bits	axi4lite_0
  (0x40600000-0x4060ffff) RS232_Uart_1	axi4lite_0
  (0x41200000-0x4120ffff) microblaze_0_intc	axi4lite_0
  (0x41240000-0x4127ffff) ETHERNET	axi4lite_0
  (0x41400000-0x4140ffff) debug_module	axi4lite_0
  (0x41800000-0x4180ffff) SysACE_CompactFlash	axi4lite_0
  (0x41c00000-0x41c0ffff) axi_timer_0	axi4lite_0
  (0x41e00000-0x41e0ffff) XBPM_DDC_dma	axi4lite_0
  (0x41e20000-0x41e2ffff) ETHERNET_dma	axi4lite_0
  (0x41e40000-0x41e4ffff) XBPM_ADC_dma	axi4lite_0
  (0x71000000-0x7100ffff) fmc150_if_dma_0	axi4lite_0
  (0x7e820000-0x7e82ffff) bpm_ddc_0	axi4lite_0
  (0xc0000000-0xcfffffff) DDR3_SDRAM	axi4_0
INFO:EDK:4130 - IPNAME: lmb_v10, INSTANCE:microblaze_0_ilmb - tool is overriding
   PARAMETER C_LMB_NUM_SLAVES value to 1 -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v2_00_b\data
   \lmb_v10_v2_1_0.mpd line 80 
INFO:EDK:4130 - IPNAME: lmb_v10, INSTANCE:microblaze_0_dlmb - tool is overriding
   PARAMETER C_LMB_NUM_SLAVES value to 1 -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v2_00_b\data
   \lmb_v10_v2_1_0.mpd line 80 
INFO:EDK:4130 - IPNAME: bram_block, INSTANCE:microblaze_0_bram_block - tool is
   overriding PARAMETER C_MEMSIZE value to 0x2000 -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\d
   ata\bram_block_v2_1_0.mpd line 76 

Checking platform address map ...

Checking platform configuration ...
IPNAME: lmb_v10, INSTANCE: microblaze_0_ilmb - 1 master(s) : 1 slave(s) 
IPNAME: lmb_v10, INSTANCE: microblaze_0_dlmb - 1 master(s) : 1 slave(s) 
IPNAME: axi_interconnect, INSTANCE: axi4lite_0 - 1 master(s) : 12 slave(s) 
IPNAME: axi_interconnect, INSTANCE: axi4_0 - 7 master(s) : 1 slave(s) 

Checking port drivers...
WARNING:EDK:4181 - PORT: CLKOUT5, CONNECTOR: clk_150_0000MHzMMCM0 - floating
   connection -
   D:\LR\Xilinx_projects\ML605_System_fmc150_testbench13_ext_clock_BPM_ADC_DDC_D
   MA\system.mhs line 245 
WARNING:EDK:4181 - PORT: mm2s_prmry_reset_out_n, CONNECTOR: RESET_OUT_N -
   floating connection -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_dma_v5_00_a\data
   \axi_dma_v2_1_0.mpd line 210 
WARNING:EDK:4181 - PORT: mm2s_cntrl_reset_out_n, CONNECTOR: RESET_OUT_N -
   floating connection -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_dma_v5_00_a\data
   \axi_dma_v2_1_0.mpd line 216 
WARNING:EDK:4181 - PORT: s2mm_prmry_reset_out_n, CONNECTOR: RESET_OUT_N -
   floating connection -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_dma_v5_00_a\data
   \axi_dma_v2_1_0.mpd line 238 
WARNING:EDK:4181 - PORT: s2mm_sts_reset_out_n, CONNECTOR: RESET_OUT_N - floating
   connection -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_dma_v5_00_a\data
   \axi_dma_v2_1_0.mpd line 244 
WARNING:EDK:4181 - PORT: mm2s_prmry_reset_out_n, CONNECTOR: RESET_OUT_N -
   floating connection -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_dma_v5_00_a\data
   \axi_dma_v2_1_0.mpd line 210 
WARNING:EDK:4181 - PORT: mm2s_cntrl_reset_out_n, CONNECTOR: RESET_OUT_N -
   floating connection -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_dma_v5_00_a\data
   \axi_dma_v2_1_0.mpd line 216 
WARNING:EDK:4181 - PORT: s2mm_prmry_reset_out_n, CONNECTOR: RESET_OUT_N -
   floating connection -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_dma_v5_00_a\data
   \axi_dma_v2_1_0.mpd line 238 
WARNING:EDK:4181 - PORT: s2mm_sts_reset_out_n, CONNECTOR: RESET_OUT_N - floating
   connection -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_dma_v5_00_a\data
   \axi_dma_v2_1_0.mpd line 244 

Performing Clock DRCs...

Performing Reset DRCs...

Overriding system level properties...
INFO:EDK:4130 - IPNAME: axi_intc, INSTANCE:microblaze_0_intc - tcl is overriding
   PARAMETER C_KIND_OF_INTR value to 0b11111111111111111111111110000000 -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_intc_v1_01_a\dat
   a\axi_intc_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: axi_intc, INSTANCE:microblaze_0_intc - tcl is overriding
   PARAMETER C_KIND_OF_EDGE value to 0b11111111111111111111111111111111 -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_intc_v1_01_a\dat
   a\axi_intc_v2_1_0.mpd line 82 
INFO:EDK:4130 - IPNAME: axi_intc, INSTANCE:microblaze_0_intc - tcl is overriding
   PARAMETER C_KIND_OF_LVL value to 0b11111111111111111111111111111111 -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_intc_v1_01_a\dat
   a\axi_intc_v2_1_0.mpd line 83 
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:microblaze_0_i_bram_ctrl -
   tcl is overriding PARAMETER C_MASK value to 0x40000000 -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v3
   _00_b\data\lmb_bram_if_cntlr_v2_1_0.mpd line 87 
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:microblaze_0_d_bram_ctrl -
   tcl is overriding PARAMETER C_MASK value to 0x40000000 -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v3
   _00_b\data\lmb_bram_if_cntlr_v2_1_0.mpd line 87 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_D_AXI value to 1 -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_20_b\d
   ata\microblaze_v2_1_0.mpd line 228 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ADDR_TAG_BITS value to 15 -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_20_b\d
   ata\microblaze_v2_1_0.mpd line 332 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_DCACHE_ADDR_TAG value to 15 -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_20_b\d
   ata\microblaze_v2_1_0.mpd line 362 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_INTERRUPT value to 1 -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_20_b\d
   ata\microblaze_v2_1_0.mpd line 396 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_EXT_BRK value to 1 -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_20_b\d
   ata\microblaze_v2_1_0.mpd line 397 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_EXT_NM_BRK value to 1 -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_20_b\d
   ata\microblaze_v2_1_0.mpd line 398 

INFO: Setting C_RANGE_CHECK = ON for axi_interconnect axi4lite_0.
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi4lite_0 - tcl is
   overriding PARAMETER C_RANGE_CHECK value to 1 -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   05_a\data\axi_interconnect_v2_1_0.mpd line 146 

INFO: Setting C_RANGE_CHECK = OFF for axi_interconnect axi4_0; no DECERR
checking will be performed.
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi4_0 - tcl is overriding
   PARAMETER C_RANGE_CHECK value to 0 -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   05_a\data\axi_interconnect_v2_1_0.mpd line 146 
INFO:EDK:4130 - IPNAME: chipscope_icon, INSTANCE:chipscope_icon_0 - tcl is
   overriding PARAMETER C_SYSTEM_CONTAINS_MDM value to 1 -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\chipscope_icon_v1_06
   _a\data\chipscope_icon_v2_1_0.mpd line 80 

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...
Invoking MIG ...
MIG returned 0

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...
Chipscope Integrate Controller, instance 'chipscope_icon', exists in System 
Chipscope Integrate Controller, instance 'chipscope_icon', exists in System 
Chipscope Integrate Controller, instance 'chipscope_icon', exists in System 

Running UPDATE Tcl procedures for OPTION PLATGEN_SYSLEVEL_UPDATE_PROC...
INFO: Setting timing constaints for microblaze_0_ilmb.
INFO: The microblaze_0_ilmb core has constraints automatically generated by XPS
in implementation/microblaze_0_ilmb_wrapper/microblaze_0_ilmb_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: Setting timing constaints for microblaze_0_dlmb.
INFO: The microblaze_0_dlmb core has constraints automatically generated by XPS
in implementation/microblaze_0_dlmb_wrapper/microblaze_0_dlmb_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: Setting timing constaints for microblaze_0.
INFO: The microblaze_0 core has constraints automatically generated by XPS in
implementation/microblaze_0_wrapper/microblaze_0_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: No synchronous clock conversions in axi_interconnect axi4lite_0.
INFO: No asynchronous clock conversions in axi_interconnect axi4lite_0.
INFO: Generating core-level timing constraints for synchronous clock conversions
in axi_interconnect axi4_0.
INFO: No asynchronous clock conversions in axi_interconnect axi4_0.
INFO: The SysACE_CompactFlash core has constraints automatically generated by
XPS in
implementation/sysace_compactflash_wrapper/sysace_compactflash_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The SysACE_CompactFlash core has constraints automatically generated by
XPS in
implementation/sysace_compactflash_wrapper/sysace_compactflash_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.


Modify defaults ...

Creating stub ...

Processing licensed instances ...
Completion time: 0.00 seconds

Creating hardware output directories ...

Managing hardware (BBD-specified) netlist files ...
IPNAME:bpm_ddc INSTANCE:bpm_ddc_0 -
D:\LR\Xilinx_projects\ML605_System_fmc150_testbench13_ext_clock_BPM_ADC_DDC_DMA\
system.mhs line 248 - Copying (BBD-specified) netlist files.
IPNAME:chipscope_icon INSTANCE:chipscope_icon_0 -
D:\LR\Xilinx_projects\ML605_System_fmc150_testbench13_ext_clock_BPM_ADC_DDC_DMA\
system.mhs line 509 - Copying (BBD-specified) netlist files.
IPNAME:chipscope_ila INSTANCE:chipscope_ila_1 -
D:\LR\Xilinx_projects\ML605_System_fmc150_testbench13_ext_clock_BPM_ADC_DDC_DMA\
system.mhs line 518 - Copying (BBD-specified) netlist files.
IPNAME:chipscope_ila INSTANCE:chipscope_ila_0 -
D:\LR\Xilinx_projects\ML605_System_fmc150_testbench13_ext_clock_BPM_ADC_DDC_DMA\
system.mhs line 531 - Copying (BBD-specified) netlist files.
IPNAME:fmc150_if_dma INSTANCE:fmc150_if_dma_0 -
D:\LR\Xilinx_projects\ML605_System_fmc150_testbench13_ext_clock_BPM_ADC_DDC_DMA\
system.mhs line 544 - Copying (BBD-specified) netlist files.
IPNAME:chipscope_ila INSTANCE:chipscope_ila_2 -
D:\LR\Xilinx_projects\ML605_System_fmc150_testbench13_ext_clock_BPM_ADC_DDC_DMA\
system.mhs line 630 - Copying (BBD-specified) netlist files.

Managing cache ...

Elaborating instances ...
IPNAME:bram_block INSTANCE:microblaze_0_bram_block -
D:\LR\Xilinx_projects\ML605_System_fmc150_testbench13_ext_clock_BPM_ADC_DDC_DMA\
system.mhs line 149 - elaborating IP
IPNAME:clock_generator INSTANCE:clock_generator_0 -
D:\LR\Xilinx_projects\ML605_System_fmc150_testbench13_ext_clock_BPM_ADC_DDC_DMA\
system.mhs line 197 - elaborating IP
ClkGen elaborate status: PASSED
----------------------------------------
IPNAME:chipscope_icon INSTANCE:chipscope_icon_0 -
D:\LR\Xilinx_projects\ML605_System_fmc150_testbench13_ext_clock_BPM_ADC_DDC_DMA\
system.mhs line 509 - elaborating IP
Created elaborate directory hdl/elaborate/chipscope_icon_0_v1_06_a/synhdl/vhdl/
Generating ChipScope core: chipscope_icon_0 ...
ChipScope Core Generator command: coregen.exe -b
D:/LR/Xilinx_projects/ML605_System_fmc150_testbench13_ext_clock_BPM_ADC_DDC_DMA/
implementation/chipscope_icon_0.xco
Release 13.4 - Xilinx CORE Generator O.87xd (nt)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.
All runtime messages will be recorded in
D:\LR\Xilinx_projects\ML605_System_fmc150_testbench13_ext_clock_BPM_ADC_DDC_DMA\
implementation\chipscope_icon_0_wrapper\coregen.log
Updating project device from '6vlx240t' to 'xc6vlx240t'.
Wrote CGP file for project 'coregen'.
Resolving generic values...
Finished resolving generic values.
Generating IP...
Configuring files for chipscope_icon_0 root...
Gathering HDL files for chipscope_icon_0 root...
Creating XST project for chipscope_icon_0...
Creating XST script file for chipscope_icon_0...
Creating XST instantiation file for chipscope_icon_0...
Running XST for chipscope_icon_0...
XST: HDL Parsing
XST: HDL Elaboration
XST: HDL Synthesis
XST: Advanced HDL Synthesis
XST: Low Level Synthesis
XST: Design Summary
Not generating VHDL wrapper
Not generating Verilog wrapper
Skipping VHDL instantiation template for chipscope_icon_0...
Skipping Verilog instantiation template for chipscope_icon_0...
Finished Generation.
Generating IP instantiation template...
Generating ASY schematic symbol...
Generating metadata file...
Generating ISE project...
XCO file found: chipscope_icon_0.xco
XMDF file found: chipscope_icon_0_xmdf.tcl
WARNING:EDK - : chipscope_icon_0.vhd does not exist, will not be added to ISE
   project.

WARNING:EDK - : chipscope_icon_0.vho does not exist, will not be added to ISE
   project.

Adding
D:/LR/Xilinx_projects/ML605_System_fmc150_testbench13_ext_clock_BPM_ADC_DDC_DMA/
implementation/chipscope_icon_0_wrapper/tmp/_cg/chipscope_icon_0.asy -view all
-origin_type imported
Adding
D:/LR/Xilinx_projects/ML605_System_fmc150_testbench13_ext_clock_BPM_ADC_DDC_DMA/
implementation/chipscope_icon_0_wrapper/tmp/_cg/chipscope_icon_0.ngc -view all
-origin_type created
Checking file
"D:/LR/Xilinx_projects/ML605_System_fmc150_testbench13_ext_clock_BPM_ADC_DDC_DMA
/implementation/chipscope_icon_0_wrapper/tmp/_cg/chipscope_icon_0.ngc" for
project device match ...
File
"D:/LR/Xilinx_projects/ML605_System_fmc150_testbench13_ext_clock_BPM_ADC_DDC_DMA
/implementation/chipscope_icon_0_wrapper/tmp/_cg/chipscope_icon_0.ngc" device
information matches project device.
INFO:TclTasksC:2116 - The automatic calculation of top has been turned-off.
   Please set the new top explicitly by running the "project set top" command.
   To re-calculate the new top automatically, set the "Auto Implementation Top"
   property to true.
Top level has been set to "/chipscope_icon_0"
Generating README file...
Generating FLIST file...
Moving files to output directory...
Finished moving files to output directory
Saved CGP file for project 'coregen'.
*************************************************************
IPNAME:chipscope_ila INSTANCE:chipscope_ila_1 -
D:\LR\Xilinx_projects\ML605_System_fmc150_testbench13_ext_clock_BPM_ADC_DDC_DMA\
system.mhs line 518 - elaborating IP
Created elaborate directory hdl/elaborate/chipscope_ila_1_v1_05_a/synhdl/vhdl/
Generating ChipScope core: chipscope_ila_1 ...
ChipScope Core Generator command: coregen.exe -b
D:/LR/Xilinx_projects/ML605_System_fmc150_testbench13_ext_clock_BPM_ADC_DDC_DMA/
implementation/chipscope_ila_1.xco
Release 13.4 - Xilinx CORE Generator O.87xd (nt)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.
All runtime messages will be recorded in
D:\LR\Xilinx_projects\ML605_System_fmc150_testbench13_ext_clock_BPM_ADC_DDC_DMA\
implementation\chipscope_ila_1_wrapper\coregen.log
Updating project device from '6vlx240t' to 'xc6vlx240t'.
Wrote CGP file for project 'coregen'.
Resolving generic values...
Finished resolving generic values.
Generating IP...
Configuring files for chipscope_ila_1 root...
Gathering HDL files for chipscope_ila_1 root...
Creating XST project for chipscope_ila_1...
Creating XST script file for chipscope_ila_1...
Creating XST instantiation file for chipscope_ila_1...
Running XST for chipscope_ila_1...
XST: HDL Parsing
XST: HDL Elaboration
XST: HDL Synthesis
XST: Advanced HDL Synthesis
XST: Low Level Synthesis
XST: Design Summary
Not generating VHDL wrapper
Not generating Verilog wrapper
Skipping VHDL instantiation template for chipscope_ila_1...
Skipping Verilog instantiation template for chipscope_ila_1...
Finished Generation.
Generating IP instantiation template...
Generating ASY schematic symbol...
Generating metadata file...
Generating ISE project...
XCO file found: chipscope_ila_1.xco
XMDF file found: chipscope_ila_1_xmdf.tcl
WARNING:EDK - : chipscope_ila_1.vhd does not exist, will not be added to ISE
   project.

WARNING:EDK - : chipscope_ila_1.vho does not exist, will not be added to ISE
   project.

Adding
D:/LR/Xilinx_projects/ML605_System_fmc150_testbench13_ext_clock_BPM_ADC_DDC_DMA/
implementation/chipscope_ila_1_wrapper/tmp/_cg/chipscope_ila_1.asy -view all
-origin_type imported
Adding
D:/LR/Xilinx_projects/ML605_System_fmc150_testbench13_ext_clock_BPM_ADC_DDC_DMA/
implementation/chipscope_ila_1_wrapper/tmp/_cg/chipscope_ila_1.ngc -view all
-origin_type created
Checking file
"D:/LR/Xilinx_projects/ML605_System_fmc150_testbench13_ext_clock_BPM_ADC_DDC_DMA
/implementation/chipscope_ila_1_wrapper/tmp/_cg/chipscope_ila_1.ngc" for project
device match ...
File
"D:/LR/Xilinx_projects/ML605_System_fmc150_testbench13_ext_clock_BPM_ADC_DDC_DMA
/implementation/chipscope_ila_1_wrapper/tmp/_cg/chipscope_ila_1.ngc" device
information matches project device.
INFO:TclTasksC:2116 - The automatic calculation of top has been turned-off.
   Please set the new top explicitly by running the "project set top" command.
   To re-calculate the new top automatically, set the "Auto Implementation Top"
   property to true.
Top level has been set to "/chipscope_ila_1"
Generating README file...
Generating FLIST file...
Moving files to output directory...
Finished moving files to output directory
Saved CGP file for project 'coregen'.
*************************************************************
IPNAME:chipscope_ila INSTANCE:chipscope_ila_0 -
D:\LR\Xilinx_projects\ML605_System_fmc150_testbench13_ext_clock_BPM_ADC_DDC_DMA\
system.mhs line 531 - elaborating IP
Created elaborate directory hdl/elaborate/chipscope_ila_0_v1_05_a/synhdl/vhdl/
Generating ChipScope core: chipscope_ila_0 ...
ChipScope Core Generator command: coregen.exe -b
D:/LR/Xilinx_projects/ML605_System_fmc150_testbench13_ext_clock_BPM_ADC_DDC_DMA/
implementation/chipscope_ila_0.xco
Release 13.4 - Xilinx CORE Generator O.87xd (nt)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.
All runtime messages will be recorded in
D:\LR\Xilinx_projects\ML605_System_fmc150_testbench13_ext_clock_BPM_ADC_DDC_DMA\
implementation\chipscope_ila_0_wrapper\coregen.log
Updating project device from '6vlx240t' to 'xc6vlx240t'.
Wrote CGP file for project 'coregen'.
Resolving generic values...
Finished resolving generic values.
Generating IP...
Configuring files for chipscope_ila_0 root...
Gathering HDL files for chipscope_ila_0 root...
Creating XST project for chipscope_ila_0...
Creating XST script file for chipscope_ila_0...
Creating XST instantiation file for chipscope_ila_0...
Running XST for chipscope_ila_0...
XST: HDL Parsing
XST: HDL Elaboration
XST: HDL Synthesis
XST: Advanced HDL Synthesis
XST: Low Level Synthesis
XST: Design Summary
Not generating VHDL wrapper
Not generating Verilog wrapper
Skipping VHDL instantiation template for chipscope_ila_0...
Skipping Verilog instantiation template for chipscope_ila_0...
Finished Generation.
Generating IP instantiation template...
Generating ASY schematic symbol...
Generating metadata file...
Generating ISE project...
XCO file found: chipscope_ila_0.xco
XMDF file found: chipscope_ila_0_xmdf.tcl
WARNING:EDK - : chipscope_ila_0.vhd does not exist, will not be added to ISE
   project.

WARNING:EDK - : chipscope_ila_0.vho does not exist, will not be added to ISE
   project.

Adding
D:/LR/Xilinx_projects/ML605_System_fmc150_testbench13_ext_clock_BPM_ADC_DDC_DMA/
implementation/chipscope_ila_0_wrapper/tmp/_cg/chipscope_ila_0.asy -view all
-origin_type imported
Adding
D:/LR/Xilinx_projects/ML605_System_fmc150_testbench13_ext_clock_BPM_ADC_DDC_DMA/
implementation/chipscope_ila_0_wrapper/tmp/_cg/chipscope_ila_0.ngc -view all
-origin_type created
Checking file
"D:/LR/Xilinx_projects/ML605_System_fmc150_testbench13_ext_clock_BPM_ADC_DDC_DMA
/implementation/chipscope_ila_0_wrapper/tmp/_cg/chipscope_ila_0.ngc" for project
device match ...
File
"D:/LR/Xilinx_projects/ML605_System_fmc150_testbench13_ext_clock_BPM_ADC_DDC_DMA
/implementation/chipscope_ila_0_wrapper/tmp/_cg/chipscope_ila_0.ngc" device
information matches project device.
INFO:TclTasksC:2116 - The automatic calculation of top has been turned-off.
   Please set the new top explicitly by running the "project set top" command.
   To re-calculate the new top automatically, set the "Auto Implementation Top"
   property to true.
Top level has been set to "/chipscope_ila_0"
Generating README file...
Generating FLIST file...
Moving files to output directory...
Finished moving files to output directory
Saved CGP file for project 'coregen'.
*************************************************************
IPNAME:chipscope_ila INSTANCE:chipscope_ila_2 -
D:\LR\Xilinx_projects\ML605_System_fmc150_testbench13_ext_clock_BPM_ADC_DDC_DMA\
system.mhs line 630 - elaborating IP
Created elaborate directory hdl/elaborate/chipscope_ila_2_v1_05_a/synhdl/vhdl/
Generating ChipScope core: chipscope_ila_2 ...
ChipScope Core Generator command: coregen.exe -b
D:/LR/Xilinx_projects/ML605_System_fmc150_testbench13_ext_clock_BPM_ADC_DDC_DMA/
implementation/chipscope_ila_2.xco
Release 13.4 - Xilinx CORE Generator O.87xd (nt)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.
All runtime messages will be recorded in
D:\LR\Xilinx_projects\ML605_System_fmc150_testbench13_ext_clock_BPM_ADC_DDC_DMA\
implementation\chipscope_ila_2_wrapper\coregen.log
Updating project device from '6vlx240t' to 'xc6vlx240t'.
Wrote CGP file for project 'coregen'.
Resolving generic values...
Finished resolving generic values.
Generating IP...
Configuring files for chipscope_ila_2 root...
Gathering HDL files for chipscope_ila_2 root...
Creating XST project for chipscope_ila_2...
Creating XST script file for chipscope_ila_2...
Creating XST instantiation file for chipscope_ila_2...
Running XST for chipscope_ila_2...
XST: HDL Parsing
XST: HDL Elaboration
XST: HDL Synthesis
XST: Advanced HDL Synthesis
XST: Low Level Synthesis
XST: Design Summary
Not generating VHDL wrapper
Not generating Verilog wrapper
Skipping VHDL instantiation template for chipscope_ila_2...
Skipping Verilog instantiation template for chipscope_ila_2...
Finished Generation.
Generating IP instantiation template...
Generating ASY schematic symbol...
Generating metadata file...
Generating ISE project...
XCO file found: chipscope_ila_2.xco
XMDF file found: chipscope_ila_2_xmdf.tcl
WARNING:EDK - : chipscope_ila_2.vhd does not exist, will not be added to ISE
   project.

WARNING:EDK - : chipscope_ila_2.vho does not exist, will not be added to ISE
   project.

Adding
D:/LR/Xilinx_projects/ML605_System_fmc150_testbench13_ext_clock_BPM_ADC_DDC_DMA/
implementation/chipscope_ila_2_wrapper/tmp/_cg/chipscope_ila_2.asy -view all
-origin_type imported
Adding
D:/LR/Xilinx_projects/ML605_System_fmc150_testbench13_ext_clock_BPM_ADC_DDC_DMA/
implementation/chipscope_ila_2_wrapper/tmp/_cg/chipscope_ila_2.ngc -view all
-origin_type created
Checking file
"D:/LR/Xilinx_projects/ML605_System_fmc150_testbench13_ext_clock_BPM_ADC_DDC_DMA
/implementation/chipscope_ila_2_wrapper/tmp/_cg/chipscope_ila_2.ngc" for project
device match ...
File
"D:/LR/Xilinx_projects/ML605_System_fmc150_testbench13_ext_clock_BPM_ADC_DDC_DMA
/implementation/chipscope_ila_2_wrapper/tmp/_cg/chipscope_ila_2.ngc" device
information matches project device.
INFO:TclTasksC:2116 - The automatic calculation of top has been turned-off.
   Please set the new top explicitly by running the "project set top" command.
   To re-calculate the new top automatically, set the "Auto Implementation Top"
   property to true.
Top level has been set to "/chipscope_ila_2"
Generating README file...
Generating FLIST file...
Moving files to output directory...
Finished moving files to output directory
Saved CGP file for project 'coregen'.
*************************************************************

Writing HDL for elaborated instances ...

Inserting wrapper level ...
Completion time: 2.00 seconds

Constructing platform-level connectivity ...
WARNING:EDK:4059 - INSTANCE: ETHERNET, Overriding connection of PORT:
   AXI_STR_TXD_ARESETN, VALUE: AXI_STR_TXD_ARESETN - which is part of the
   connected BUSIF: S_AXI -
   D:\LR\Xilinx_projects\ML605_System_fmc150_testbench13_ext_clock_BPM_ADC_DDC_D
   MA\system.mhs line 383
WARNING:EDK:4059 - INSTANCE: ETHERNET, Overriding connection of PORT:
   AXI_STR_TXC_ARESETN, VALUE: AXI_STR_TXC_ARESETN - which is part of the
   connected BUSIF: S_AXI -
   D:\LR\Xilinx_projects\ML605_System_fmc150_testbench13_ext_clock_BPM_ADC_DDC_D
   MA\system.mhs line 383
WARNING:EDK:4059 - INSTANCE: ETHERNET, Overriding connection of PORT:
   AXI_STR_RXD_ARESETN, VALUE: AXI_STR_RXD_ARESETN - which is part of the
   connected BUSIF: S_AXI -
   D:\LR\Xilinx_projects\ML605_System_fmc150_testbench13_ext_clock_BPM_ADC_DDC_D
   MA\system.mhs line 383
WARNING:EDK:4059 - INSTANCE: ETHERNET, Overriding connection of PORT:
   AXI_STR_RXS_ARESETN, VALUE: AXI_STR_RXS_ARESETN - which is part of the
   connected BUSIF: S_AXI -
   D:\LR\Xilinx_projects\ML605_System_fmc150_testbench13_ext_clock_BPM_ADC_DDC_D
   MA\system.mhs line 383
Completion time: 0.00 seconds

Writing (top-level) BMM ...

Writing (top-level and wrappers) HDL ...

Generating synthesis project file ...

Running XST synthesis ...

INFO:EDK:4211 - The following instances are synthesized with XST. The MPD option
   IMP_NETLIST=TRUE indicates that a NGC file is to be produced using XST
   synthesis. IMP_NETLIST=FALSE (default) instances are not synthesized. 
INSTANCE:proc_sys_reset_0 -
D:\LR\Xilinx_projects\ML605_System_fmc150_testbench13_ext_clock_BPM_ADC_DDC_DMA\
system.mhs line 92 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.4/ISE_DS/EDK/virtex6/data/virtex6.acd> with local file
<C:/Xilinx/13.4/ISE_DS/ISE/virtex6/data/virtex6.acd>
INSTANCE:microblaze_0_intc -
D:\LR\Xilinx_projects\ML605_System_fmc150_testbench13_ext_clock_BPM_ADC_DDC_DMA\
system.mhs line 106 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.4/ISE_DS/EDK/virtex6/data/virtex6.acd> with local file
<C:/Xilinx/13.4/ISE_DS/ISE/virtex6/data/virtex6.acd>
INSTANCE:microblaze_0_ilmb -
D:\LR\Xilinx_projects\ML605_System_fmc150_testbench13_ext_clock_BPM_ADC_DDC_DMA\
system.mhs line 117 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.4/ISE_DS/EDK/virtex6/data/virtex6.acd> with local file
<C:/Xilinx/13.4/ISE_DS/ISE/virtex6/data/virtex6.acd>
INSTANCE:microblaze_0_i_bram_ctrl -
D:\LR\Xilinx_projects\ML605_System_fmc150_testbench13_ext_clock_BPM_ADC_DDC_DMA\
system.mhs line 124 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.4/ISE_DS/EDK/virtex6/data/virtex6.acd> with local file
<C:/Xilinx/13.4/ISE_DS/ISE/virtex6/data/virtex6.acd>
INSTANCE:microblaze_0_dlmb -
D:\LR\Xilinx_projects\ML605_System_fmc150_testbench13_ext_clock_BPM_ADC_DDC_DMA\
system.mhs line 133 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.4/ISE_DS/EDK/virtex6/data/virtex6.acd> with local file
<C:/Xilinx/13.4/ISE_DS/ISE/virtex6/data/virtex6.acd>
INSTANCE:microblaze_0_d_bram_ctrl -
D:\LR\Xilinx_projects\ML605_System_fmc150_testbench13_ext_clock_BPM_ADC_DDC_DMA\
system.mhs line 140 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.4/ISE_DS/EDK/virtex6/data/virtex6.acd> with local file
<C:/Xilinx/13.4/ISE_DS/ISE/virtex6/data/virtex6.acd>
INSTANCE:microblaze_0_bram_block -
D:\LR\Xilinx_projects\ML605_System_fmc150_testbench13_ext_clock_BPM_ADC_DDC_DMA\
system.mhs line 149 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.4/ISE_DS/EDK/virtex6/data/virtex6.acd> with local file
<C:/Xilinx/13.4/ISE_DS/ISE/virtex6/data/virtex6.acd>
INSTANCE:microblaze_0 -
D:\LR\Xilinx_projects\ML605_System_fmc150_testbench13_ext_clock_BPM_ADC_DDC_DMA\
system.mhs line 156 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.4/ISE_DS/EDK/virtex6/data/virtex6.acd> with local file
<C:/Xilinx/13.4/ISE_DS/ISE/virtex6/data/virtex6.acd>
INSTANCE:debug_module -
D:\LR\Xilinx_projects\ML605_System_fmc150_testbench13_ext_clock_BPM_ADC_DDC_DMA\
system.mhs line 184 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.4/ISE_DS/EDK/virtex6/data/virtex6.acd> with local file
<C:/Xilinx/13.4/ISE_DS/ISE/virtex6/data/virtex6.acd>
INSTANCE:clock_generator_0 -
D:\LR\Xilinx_projects\ML605_System_fmc150_testbench13_ext_clock_BPM_ADC_DDC_DMA\
system.mhs line 197 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.4/ISE_DS/EDK/virtex6/data/virtex6.acd> with local file
<C:/Xilinx/13.4/ISE_DS/ISE/virtex6/data/virtex6.acd>
INSTANCE:bpm_ddc_0 -
D:\LR\Xilinx_projects\ML605_System_fmc150_testbench13_ext_clock_BPM_ADC_DDC_DMA\
system.mhs line 248 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.4/ISE_DS/EDK/virtex6/data/virtex6.acd> with local file
<C:/Xilinx/13.4/ISE_DS/ISE/virtex6/data/virtex6.acd>
INSTANCE:axi_timer_0 -
D:\LR\Xilinx_projects\ML605_System_fmc150_testbench13_ext_clock_BPM_ADC_DDC_DMA\
system.mhs line 273 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.4/ISE_DS/EDK/virtex6/data/virtex6.acd> with local file
<C:/Xilinx/13.4/ISE_DS/ISE/virtex6/data/virtex6.acd>
INSTANCE:axi4lite_0 -
D:\LR\Xilinx_projects\ML605_System_fmc150_testbench13_ext_clock_BPM_ADC_DDC_DMA\
system.mhs line 285 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.4/ISE_DS/EDK/virtex6/data/virtex6.acd> with local file
<C:/Xilinx/13.4/ISE_DS/ISE/virtex6/data/virtex6.acd>
INSTANCE:axi4_0 -
D:\LR\Xilinx_projects\ML605_System_fmc150_testbench13_ext_clock_BPM_ADC_DDC_DMA\
system.mhs line 293 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.4/ISE_DS/EDK/virtex6/data/virtex6.acd> with local file
<C:/Xilinx/13.4/ISE_DS/ISE/virtex6/data/virtex6.acd>
INSTANCE:sysace_compactflash -
D:\LR\Xilinx_projects\ML605_System_fmc150_testbench13_ext_clock_BPM_ADC_DDC_DMA\
system.mhs line 300 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.4/ISE_DS/EDK/virtex6/data/virtex6.acd> with local file
<C:/Xilinx/13.4/ISE_DS/ISE/virtex6/data/virtex6.acd>
INSTANCE:rs232_uart_1 -
D:\LR\Xilinx_projects\ML605_System_fmc150_testbench13_ext_clock_BPM_ADC_DDC_DMA\
system.mhs line 318 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.4/ISE_DS/EDK/virtex6/data/virtex6.acd> with local file
<C:/Xilinx/13.4/ISE_DS/ISE/virtex6/data/virtex6.acd>
INSTANCE:leds_8bits -
D:\LR\Xilinx_projects\ML605_System_fmc150_testbench13_ext_clock_BPM_ADC_DDC_DMA\
system.mhs line 334 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.4/ISE_DS/EDK/virtex6/data/virtex6.acd> with local file
<C:/Xilinx/13.4/ISE_DS/ISE/virtex6/data/virtex6.acd>
INSTANCE:ethernet_dma -
D:\LR\Xilinx_projects\ML605_System_fmc150_testbench13_ext_clock_BPM_ADC_DDC_DMA\
system.mhs line 348 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.4/ISE_DS/EDK/virtex6/data/virtex6.acd> with local file
<C:/Xilinx/13.4/ISE_DS/ISE/virtex6/data/virtex6.acd>
INSTANCE:ethernet -
D:\LR\Xilinx_projects\ML605_System_fmc150_testbench13_ext_clock_BPM_ADC_DDC_DMA\
system.mhs line 383 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.4/ISE_DS/EDK/virtex6/data/virtex6.acd> with local file
<C:/Xilinx/13.4/ISE_DS/ISE/virtex6/data/virtex6.acd>
INSTANCE:ddr3_sdram -
D:\LR\Xilinx_projects\ML605_System_fmc150_testbench13_ext_clock_BPM_ADC_DDC_DMA\
system.mhs line 438 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.4/ISE_DS/EDK/virtex6/data/virtex6.acd> with local file
<C:/Xilinx/13.4/ISE_DS/ISE/virtex6/data/virtex6.acd>
INSTANCE:xbpm_ddc_dma -
D:\LR\Xilinx_projects\ML605_System_fmc150_testbench13_ext_clock_BPM_ADC_DDC_DMA\
system.mhs line 481 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.4/ISE_DS/EDK/virtex6/data/virtex6.acd> with local file
<C:/Xilinx/13.4/ISE_DS/ISE/virtex6/data/virtex6.acd>
INSTANCE:chipscope_icon_0 -
D:\LR\Xilinx_projects\ML605_System_fmc150_testbench13_ext_clock_BPM_ADC_DDC_DMA\
system.mhs line 509 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.4/ISE_DS/EDK/virtex6/data/virtex6.acd> with local file
<C:/Xilinx/13.4/ISE_DS/ISE/virtex6/data/virtex6.acd>
INSTANCE:chipscope_ila_1 -
D:\LR\Xilinx_projects\ML605_System_fmc150_testbench13_ext_clock_BPM_ADC_DDC_DMA\
system.mhs line 518 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.4/ISE_DS/EDK/virtex6/data/virtex6.acd> with local file
<C:/Xilinx/13.4/ISE_DS/ISE/virtex6/data/virtex6.acd>
INSTANCE:chipscope_ila_0 -
D:\LR\Xilinx_projects\ML605_System_fmc150_testbench13_ext_clock_BPM_ADC_DDC_DMA\
system.mhs line 531 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.4/ISE_DS/EDK/virtex6/data/virtex6.acd> with local file
<C:/Xilinx/13.4/ISE_DS/ISE/virtex6/data/virtex6.acd>
INSTANCE:fmc150_if_dma_0 -
D:\LR\Xilinx_projects\ML605_System_fmc150_testbench13_ext_clock_BPM_ADC_DDC_DMA\
system.mhs line 544 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.4/ISE_DS/EDK/virtex6/data/virtex6.acd> with local file
<C:/Xilinx/13.4/ISE_DS/ISE/virtex6/data/virtex6.acd>
INSTANCE:xbpm_adc_dma -
D:\LR\Xilinx_projects\ML605_System_fmc150_testbench13_ext_clock_BPM_ADC_DDC_DMA\
system.mhs line 604 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.4/ISE_DS/EDK/virtex6/data/virtex6.acd> with local file
<C:/Xilinx/13.4/ISE_DS/ISE/virtex6/data/virtex6.acd>
INSTANCE:chipscope_ila_2 -
D:\LR\Xilinx_projects\ML605_System_fmc150_testbench13_ext_clock_BPM_ADC_DDC_DMA\
system.mhs line 630 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.4/ISE_DS/EDK/virtex6/data/virtex6.acd> with local file
<C:/Xilinx/13.4/ISE_DS/ISE/virtex6/data/virtex6.acd>

Running NGCBUILD ...
IPNAME:microblaze_0_ilmb_wrapper INSTANCE:microblaze_0_ilmb -
D:\LR\Xilinx_projects\ML605_System_fmc150_testbench13_ext_clock_BPM_ADC_DDC_DMA\
system.mhs line 117 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.4/ISE_DS/EDK/virtex6/data/virtex6.acd> with local file
<C:/Xilinx/13.4/ISE_DS/ISE/virtex6/data/virtex6.acd>

Command Line: C:\Xilinx\13.4\ISE_DS\ISE\bin\nt\unwrapped\ngcbuild.exe -p
xc6vlx240tff1156-1 -intstyle silent -i -sd .. microblaze_0_ilmb_wrapper.ngc
../microblaze_0_ilmb_wrapper

Reading NGO file
"D:/LR/Xilinx_projects/ML605_System_fmc150_testbench13_ext_clock_BPM_ADC_DDC_DMA
/implementation/microblaze_0_ilmb_wrapper/microblaze_0_ilmb_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../microblaze_0_ilmb_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  3 sec
Total CPU time to NGCBUILD completion:   3 sec

Writing NGCBUILD log file "../microblaze_0_ilmb_wrapper.blc"...

NGCBUILD done.
IPNAME:microblaze_0_dlmb_wrapper INSTANCE:microblaze_0_dlmb -
D:\LR\Xilinx_projects\ML605_System_fmc150_testbench13_ext_clock_BPM_ADC_DDC_DMA\
system.mhs line 133 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.4/ISE_DS/EDK/virtex6/data/virtex6.acd> with local file
<C:/Xilinx/13.4/ISE_DS/ISE/virtex6/data/virtex6.acd>

Command Line: C:\Xilinx\13.4\ISE_DS\ISE\bin\nt\unwrapped\ngcbuild.exe -p
xc6vlx240tff1156-1 -intstyle silent -i -sd .. microblaze_0_dlmb_wrapper.ngc
../microblaze_0_dlmb_wrapper

Reading NGO file
"D:/LR/Xilinx_projects/ML605_System_fmc150_testbench13_ext_clock_BPM_ADC_DDC_DMA
/implementation/microblaze_0_dlmb_wrapper/microblaze_0_dlmb_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../microblaze_0_dlmb_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  3 sec
Total CPU time to NGCBUILD completion:   3 sec

Writing NGCBUILD log file "../microblaze_0_dlmb_wrapper.blc"...

NGCBUILD done.
IPNAME:microblaze_0_wrapper INSTANCE:microblaze_0 -
D:\LR\Xilinx_projects\ML605_System_fmc150_testbench13_ext_clock_BPM_ADC_DDC_DMA\
system.mhs line 156 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.4/ISE_DS/EDK/virtex6/data/virtex6.acd> with local file
<C:/Xilinx/13.4/ISE_DS/ISE/virtex6/data/virtex6.acd>

Command Line: C:\Xilinx\13.4\ISE_DS\ISE\bin\nt\unwrapped\ngcbuild.exe -p
xc6vlx240tff1156-1 -intstyle silent -i -sd .. microblaze_0_wrapper.ngc
../microblaze_0_wrapper

Reading NGO file
"D:/LR/Xilinx_projects/ML605_System_fmc150_testbench13_ext_clock_BPM_ADC_DDC_DMA
/implementation/microblaze_0_wrapper/microblaze_0_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../microblaze_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  4 sec
Total CPU time to NGCBUILD completion:   4 sec

Writing NGCBUILD log file "../microblaze_0_wrapper.blc"...

NGCBUILD done.
IPNAME:clock_generator_0_wrapper INSTANCE:clock_generator_0 -
D:\LR\Xilinx_projects\ML605_System_fmc150_testbench13_ext_clock_BPM_ADC_DDC_DMA\
system.mhs line 197 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.4/ISE_DS/EDK/virtex6/data/virtex6.acd> with local file
<C:/Xilinx/13.4/ISE_DS/ISE/virtex6/data/virtex6.acd>

Command Line: C:\Xilinx\13.4\ISE_DS\ISE\bin\nt\unwrapped\ngcbuild.exe -p
xc6vlx240tff1156-1 -intstyle silent -i -sd .. clock_generator_0_wrapper.ngc
../clock_generator_0_wrapper

Reading NGO file
"D:/LR/Xilinx_projects/ML605_System_fmc150_testbench13_ext_clock_BPM_ADC_DDC_DMA
/implementation/clock_generator_0_wrapper/clock_generator_0_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../clock_generator_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  3 sec
Total CPU time to NGCBUILD completion:   3 sec

Writing NGCBUILD log file "../clock_generator_0_wrapper.blc"...

NGCBUILD done.
IPNAME:bpm_ddc_0_wrapper INSTANCE:bpm_ddc_0 -
D:\LR\Xilinx_projects\ML605_System_fmc150_testbench13_ext_clock_BPM_ADC_DDC_DMA\
system.mhs line 248 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.4/ISE_DS/EDK/virtex6/data/virtex6.acd> with local file
<C:/Xilinx/13.4/ISE_DS/ISE/virtex6/data/virtex6.acd>

Command Line: C:\Xilinx\13.4\ISE_DS\ISE\bin\nt\unwrapped\ngcbuild.exe -p
xc6vlx240tff1156-1 -intstyle silent -i -sd .. bpm_ddc_0_wrapper.ngc
../bpm_ddc_0_wrapper

Reading NGO file
"D:/LR/Xilinx_projects/ML605_System_fmc150_testbench13_ext_clock_BPM_ADC_DDC_DMA
/implementation/bpm_ddc_0_wrapper/bpm_ddc_0_wrapper.ngc" ...
Loading design module
"D:\LR\Xilinx_projects\ML605_System_fmc150_testbench13_ext_clock_BPM_ADC_DDC_DMA
\implementation\bpm_ddc_0_wrapper/cordic.ngc"...
Loading design module
"D:\LR\Xilinx_projects\ML605_System_fmc150_testbench13_ext_clock_BPM_ADC_DDC_DMA
\implementation\bpm_ddc_0_wrapper/cic_decimator.ngc"...
Loading design module
"D:\LR\Xilinx_projects\ML605_System_fmc150_testbench13_ext_clock_BPM_ADC_DDC_DMA
\implementation\bpm_ddc_0_wrapper/dds.ngc"...
Loading design module
"D:\LR\Xilinx_projects\ML605_System_fmc150_testbench13_ext_clock_BPM_ADC_DDC_DMA
\implementation\bpm_ddc_0_wrapper/mixer.ngc"...
Loading design module
"D:\LR\Xilinx_projects\ML605_System_fmc150_testbench13_ext_clock_BPM_ADC_DDC_DMA
\implementation\bpm_ddc_0_wrapper/fixed_point_divider.ngc"...
Loading design module
"D:\LR\Xilinx_projects\ML605_System_fmc150_testbench13_ext_clock_BPM_ADC_DDC_DMA
\implementation\bpm_ddc_0_wrapper/fifo.ngc"...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../bpm_ddc_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  6 sec
Total CPU time to NGCBUILD completion:   6 sec

Writing NGCBUILD log file "../bpm_ddc_0_wrapper.blc"...

NGCBUILD done.
IPNAME:axi4lite_0_wrapper INSTANCE:axi4lite_0 -
D:\LR\Xilinx_projects\ML605_System_fmc150_testbench13_ext_clock_BPM_ADC_DDC_DMA\
system.mhs line 285 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.4/ISE_DS/EDK/virtex6/data/virtex6.acd> with local file
<C:/Xilinx/13.4/ISE_DS/ISE/virtex6/data/virtex6.acd>

Command Line: C:\Xilinx\13.4\ISE_DS\ISE\bin\nt\unwrapped\ngcbuild.exe -p
xc6vlx240tff1156-1 -intstyle silent -i -sd .. axi4lite_0_wrapper.ngc
../axi4lite_0_wrapper

Reading NGO file
"D:/LR/Xilinx_projects/ML605_System_fmc150_testbench13_ext_clock_BPM_ADC_DDC_DMA
/implementation/axi4lite_0_wrapper/axi4lite_0_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../axi4lite_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  3 sec
Total CPU time to NGCBUILD completion:   3 sec

Writing NGCBUILD log file "../axi4lite_0_wrapper.blc"...

NGCBUILD done.
IPNAME:axi4_0_wrapper INSTANCE:axi4_0 -
D:\LR\Xilinx_projects\ML605_System_fmc150_testbench13_ext_clock_BPM_ADC_DDC_DMA\
system.mhs line 293 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.4/ISE_DS/EDK/virtex6/data/virtex6.acd> with local file
<C:/Xilinx/13.4/ISE_DS/ISE/virtex6/data/virtex6.acd>

Command Line: C:\Xilinx\13.4\ISE_DS\ISE\bin\nt\unwrapped\ngcbuild.exe -p
xc6vlx240tff1156-1 -intstyle silent -i -sd .. axi4_0_wrapper.ngc
../axi4_0_wrapper

Reading NGO file
"D:/LR/Xilinx_projects/ML605_System_fmc150_testbench13_ext_clock_BPM_ADC_DDC_DMA
/implementation/axi4_0_wrapper/axi4_0_wrapper.ngc" ...
Loading design module "../axi4_0_wrapper_fifo_generator_v8_4_1.ngc"...
Loading design module "../axi4_0_wrapper_fifo_generator_v8_4_2.ngc"...
Loading design module "../axi4_0_wrapper_fifo_generator_v8_4_3.ngc"...
Loading design module "../axi4_0_wrapper_fifo_generator_v8_4_4.ngc"...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../axi4_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  4 sec
Total CPU time to NGCBUILD completion:   4 sec

Writing NGCBUILD log file "../axi4_0_wrapper.blc"...

NGCBUILD done.
IPNAME:ethernet_dma_wrapper INSTANCE:ethernet_dma -
D:\LR\Xilinx_projects\ML605_System_fmc150_testbench13_ext_clock_BPM_ADC_DDC_DMA\
system.mhs line 348 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.4/ISE_DS/EDK/virtex6/data/virtex6.acd> with local file
<C:/Xilinx/13.4/ISE_DS/ISE/virtex6/data/virtex6.acd>

Command Line: C:\Xilinx\13.4\ISE_DS\ISE\bin\nt\unwrapped\ngcbuild.exe -p
xc6vlx240tff1156-1 -intstyle silent -i -sd .. ethernet_dma_wrapper.ngc
../ethernet_dma_wrapper

Reading NGO file
"D:/LR/Xilinx_projects/ML605_System_fmc150_testbench13_ext_clock_BPM_ADC_DDC_DMA
/implementation/ethernet_dma_wrapper/ethernet_dma_wrapper.ngc" ...
Loading design module "../ethernet_dma_wrapper_fifo_generator_v8_3_3.ngc"...
Loading design module "../ethernet_dma_wrapper_fifo_generator_v8_3_4.ngc"...
Loading design module "../ethernet_dma_wrapper_fifo_generator_v8_3_5.ngc"...
Loading design module "../ethernet_dma_wrapper_fifo_generator_v8_3_1.ngc"...
Loading design module "../ethernet_dma_wrapper_fifo_generator_v8_3_2.ngc"...
Loading design module "../ethernet_dma_wrapper_fifo_generator_v8_3_8.ngc"...
Loading design module "../ethernet_dma_wrapper_fifo_generator_v8_3_9.ngc"...
Loading design module "../ethernet_dma_wrapper_fifo_generator_v8_3_7.ngc"...
Loading design module "../ethernet_dma_wrapper_fifo_generator_v8_3_6.ngc"...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../ethernet_dma_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  5 sec
Total CPU time to NGCBUILD completion:   4 sec

Writing NGCBUILD log file "../ethernet_dma_wrapper.blc"...

NGCBUILD done.
IPNAME:ethernet_wrapper INSTANCE:ethernet -
D:\LR\Xilinx_projects\ML605_System_fmc150_testbench13_ext_clock_BPM_ADC_DDC_DMA\
system.mhs line 383 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.4/ISE_DS/EDK/virtex6/data/virtex6.acd> with local file
<C:/Xilinx/13.4/ISE_DS/ISE/virtex6/data/virtex6.acd>

Command Line: C:\Xilinx\13.4\ISE_DS\ISE\bin\nt\unwrapped\ngcbuild.exe -p
xc6vlx240tff1156-1 -intstyle silent -i -sd .. ethernet_wrapper.ngc
../ethernet_wrapper

Reading NGO file
"D:/LR/Xilinx_projects/ML605_System_fmc150_testbench13_ext_clock_BPM_ADC_DDC_DMA
/implementation/ethernet_wrapper/ethernet_wrapper.ngc" ...
Loading design module "../ethernet_wrapper_blk_mem_gen_v6_2_3.ngc"...
Loading design module "../ethernet_wrapper_blk_mem_gen_v6_2_4.ngc"...
Loading design module "../ethernet_wrapper_blk_mem_gen_v6_2_1.ngc"...
Loading design module "../ethernet_wrapper_blk_mem_gen_v6_2_2.ngc"...
Loading design module "../ethernet_wrapper_fifo_generator_v8_2.ngc"...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../ethernet_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  4 sec
Total CPU time to NGCBUILD completion:   4 sec

Writing NGCBUILD log file "../ethernet_wrapper.blc"...

NGCBUILD done.
IPNAME:ddr3_sdram_wrapper INSTANCE:ddr3_sdram -
D:\LR\Xilinx_projects\ML605_System_fmc150_testbench13_ext_clock_BPM_ADC_DDC_DMA\
system.mhs line 438 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.4/ISE_DS/EDK/virtex6/data/virtex6.acd> with local file
<C:/Xilinx/13.4/ISE_DS/ISE/virtex6/data/virtex6.acd>

Command Line: C:\Xilinx\13.4\ISE_DS\ISE\bin\nt\unwrapped\ngcbuild.exe -p
xc6vlx240tff1156-1 -intstyle silent -i -sd .. ddr3_sdram_wrapper.ngc
../ddr3_sdram_wrapper

Reading NGO file
"D:/LR/Xilinx_projects/ML605_System_fmc150_testbench13_ext_clock_BPM_ADC_DDC_DMA
/implementation/ddr3_sdram_wrapper/ddr3_sdram_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../ddr3_sdram_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  4 sec
Total CPU time to NGCBUILD completion:   4 sec

Writing NGCBUILD log file "../ddr3_sdram_wrapper.blc"...

NGCBUILD done.
IPNAME:xbpm_ddc_dma_wrapper INSTANCE:xbpm_ddc_dma -
D:\LR\Xilinx_projects\ML605_System_fmc150_testbench13_ext_clock_BPM_ADC_DDC_DMA\
system.mhs line 481 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.4/ISE_DS/EDK/virtex6/data/virtex6.acd> with local file
<C:/Xilinx/13.4/ISE_DS/ISE/virtex6/data/virtex6.acd>

Command Line: C:\Xilinx\13.4\ISE_DS\ISE\bin\nt\unwrapped\ngcbuild.exe -p
xc6vlx240tff1156-1 -intstyle silent -i -sd .. xbpm_ddc_dma_wrapper.ngc
../xbpm_ddc_dma_wrapper

Reading NGO file
"D:/LR/Xilinx_projects/ML605_System_fmc150_testbench13_ext_clock_BPM_ADC_DDC_DMA
/implementation/xbpm_ddc_dma_wrapper/xbpm_ddc_dma_wrapper.ngc" ...
Loading design module "../xbpm_ddc_dma_wrapper_fifo_generator_v8_3_1.ngc"...
Loading design module "../xbpm_ddc_dma_wrapper_fifo_generator_v8_3_2.ngc"...
Loading design module "../xbpm_ddc_dma_wrapper_fifo_generator_v8_3_3.ngc"...
Loading design module "../xbpm_ddc_dma_wrapper_fifo_generator_v8_3_4.ngc"...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../xbpm_ddc_dma_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  4 sec
Total CPU time to NGCBUILD completion:   4 sec

Writing NGCBUILD log file "../xbpm_ddc_dma_wrapper.blc"...

NGCBUILD done.
IPNAME:chipscope_icon_0_wrapper INSTANCE:chipscope_icon_0 -
D:\LR\Xilinx_projects\ML605_System_fmc150_testbench13_ext_clock_BPM_ADC_DDC_DMA\
system.mhs line 509 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.4/ISE_DS/EDK/virtex6/data/virtex6.acd> with local file
<C:/Xilinx/13.4/ISE_DS/ISE/virtex6/data/virtex6.acd>

Command Line: C:\Xilinx\13.4\ISE_DS\ISE\bin\nt\unwrapped\ngcbuild.exe -p
xc6vlx240tff1156-1 -intstyle silent -i -sd .. chipscope_icon_0_wrapper.ngc
../chipscope_icon_0_wrapper

Reading NGO file
"D:/LR/Xilinx_projects/ML605_System_fmc150_testbench13_ext_clock_BPM_ADC_DDC_DMA
/implementation/chipscope_icon_0_wrapper/chipscope_icon_0_wrapper.ngc" ...
Loading design module
"D:\LR\Xilinx_projects\ML605_System_fmc150_testbench13_ext_clock_BPM_ADC_DDC_DMA
\implementation\chipscope_icon_0_wrapper/chipscope_icon_0.ngc"...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../chipscope_icon_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  3 sec
Total CPU time to NGCBUILD completion:   3 sec

Writing NGCBUILD log file "../chipscope_icon_0_wrapper.blc"...

NGCBUILD done.
IPNAME:chipscope_ila_1_wrapper INSTANCE:chipscope_ila_1 -
D:\LR\Xilinx_projects\ML605_System_fmc150_testbench13_ext_clock_BPM_ADC_DDC_DMA\
system.mhs line 518 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.4/ISE_DS/EDK/virtex6/data/virtex6.acd> with local file
<C:/Xilinx/13.4/ISE_DS/ISE/virtex6/data/virtex6.acd>

Command Line: C:\Xilinx\13.4\ISE_DS\ISE\bin\nt\unwrapped\ngcbuild.exe -p
xc6vlx240tff1156-1 -intstyle silent -i -sd .. chipscope_ila_1_wrapper.ngc
../chipscope_ila_1_wrapper

Reading NGO file
"D:/LR/Xilinx_projects/ML605_System_fmc150_testbench13_ext_clock_BPM_ADC_DDC_DMA
/implementation/chipscope_ila_1_wrapper/chipscope_ila_1_wrapper.ngc" ...
Loading design module
"D:\LR\Xilinx_projects\ML605_System_fmc150_testbench13_ext_clock_BPM_ADC_DDC_DMA
\implementation\chipscope_ila_1_wrapper/chipscope_ila_1.ngc"...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../chipscope_ila_1_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  4 sec
Total CPU time to NGCBUILD completion:   4 sec

Writing NGCBUILD log file "../chipscope_ila_1_wrapper.blc"...

NGCBUILD done.
IPNAME:chipscope_ila_0_wrapper INSTANCE:chipscope_ila_0 -
D:\LR\Xilinx_projects\ML605_System_fmc150_testbench13_ext_clock_BPM_ADC_DDC_DMA\
system.mhs line 531 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.4/ISE_DS/EDK/virtex6/data/virtex6.acd> with local file
<C:/Xilinx/13.4/ISE_DS/ISE/virtex6/data/virtex6.acd>

Command Line: C:\Xilinx\13.4\ISE_DS\ISE\bin\nt\unwrapped\ngcbuild.exe -p
xc6vlx240tff1156-1 -intstyle silent -i -sd .. chipscope_ila_0_wrapper.ngc
../chipscope_ila_0_wrapper

Reading NGO file
"D:/LR/Xilinx_projects/ML605_System_fmc150_testbench13_ext_clock_BPM_ADC_DDC_DMA
/implementation/chipscope_ila_0_wrapper/chipscope_ila_0_wrapper.ngc" ...
Loading design module
"D:\LR\Xilinx_projects\ML605_System_fmc150_testbench13_ext_clock_BPM_ADC_DDC_DMA
\implementation\chipscope_ila_0_wrapper/chipscope_ila_0.ngc"...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../chipscope_ila_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  4 sec
Total CPU time to NGCBUILD completion:   4 sec

Writing NGCBUILD log file "../chipscope_ila_0_wrapper.blc"...

NGCBUILD done.
IPNAME:fmc150_if_dma_0_wrapper INSTANCE:fmc150_if_dma_0 -
D:\LR\Xilinx_projects\ML605_System_fmc150_testbench13_ext_clock_BPM_ADC_DDC_DMA\
system.mhs line 544 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.4/ISE_DS/EDK/virtex6/data/virtex6.acd> with local file
<C:/Xilinx/13.4/ISE_DS/ISE/virtex6/data/virtex6.acd>

Command Line: C:\Xilinx\13.4\ISE_DS\ISE\bin\nt\unwrapped\ngcbuild.exe -p
xc6vlx240tff1156-1 -intstyle silent -i -sd .. fmc150_if_dma_0_wrapper.ngc
../fmc150_if_dma_0_wrapper

Reading NGO file
"D:/LR/Xilinx_projects/ML605_System_fmc150_testbench13_ext_clock_BPM_ADC_DDC_DMA
/implementation/fmc150_if_dma_0_wrapper/fmc150_if_dma_0_wrapper.ngc" ...
Loading design module
"D:\LR\Xilinx_projects\ML605_System_fmc150_testbench13_ext_clock_BPM_ADC_DDC_DMA
\implementation\fmc150_if_dma_0_wrapper/cdce72010_init_mem_ext.ngc"...
Loading design module
"D:\LR\Xilinx_projects\ML605_System_fmc150_testbench13_ext_clock_BPM_ADC_DDC_DMA
\implementation\fmc150_if_dma_0_wrapper/cdce72010_init_mem_int.ngc"...
Loading design module
"D:\LR\Xilinx_projects\ML605_System_fmc150_testbench13_ext_clock_BPM_ADC_DDC_DMA
\implementation\fmc150_if_dma_0_wrapper/ads62p49_init_mem.ngc"...
Loading design module
"D:\LR\Xilinx_projects\ML605_System_fmc150_testbench13_ext_clock_BPM_ADC_DDC_DMA
\implementation\fmc150_if_dma_0_wrapper/dac3283_init_mem.ngc"...
Loading design module
"D:\LR\Xilinx_projects\ML605_System_fmc150_testbench13_ext_clock_BPM_ADC_DDC_DMA
\implementation\fmc150_if_dma_0_wrapper/amc7823_init_mem.ngc"...
Loading design module
"D:\LR\Xilinx_projects\ML605_System_fmc150_testbench13_ext_clock_BPM_ADC_DDC_DMA
\implementation\fmc150_if_dma_0_wrapper/fifo.ngc"...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../fmc150_if_dma_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  4 sec
Total CPU time to NGCBUILD completion:   4 sec

Writing NGCBUILD log file "../fmc150_if_dma_0_wrapper.blc"...

NGCBUILD done.
IPNAME:xbpm_adc_dma_wrapper INSTANCE:xbpm_adc_dma -
D:\LR\Xilinx_projects\ML605_System_fmc150_testbench13_ext_clock_BPM_ADC_DDC_DMA\
system.mhs line 604 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.4/ISE_DS/EDK/virtex6/data/virtex6.acd> with local file
<C:/Xilinx/13.4/ISE_DS/ISE/virtex6/data/virtex6.acd>

Command Line: C:\Xilinx\13.4\ISE_DS\ISE\bin\nt\unwrapped\ngcbuild.exe -p
xc6vlx240tff1156-1 -intstyle silent -i -sd .. xbpm_adc_dma_wrapper.ngc
../xbpm_adc_dma_wrapper

Reading NGO file
"D:/LR/Xilinx_projects/ML605_System_fmc150_testbench13_ext_clock_BPM_ADC_DDC_DMA
/implementation/xbpm_adc_dma_wrapper/xbpm_adc_dma_wrapper.ngc" ...
Loading design module "../xbpm_adc_dma_wrapper_fifo_generator_v8_3_1.ngc"...
Loading design module "../xbpm_adc_dma_wrapper_fifo_generator_v8_3_2.ngc"...
Loading design module "../xbpm_adc_dma_wrapper_fifo_generator_v8_3_3.ngc"...
Loading design module "../xbpm_adc_dma_wrapper_fifo_generator_v8_3_4.ngc"...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../xbpm_adc_dma_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  4 sec
Total CPU time to NGCBUILD completion:   4 sec

Writing NGCBUILD log file "../xbpm_adc_dma_wrapper.blc"...

NGCBUILD done.
IPNAME:chipscope_ila_2_wrapper INSTANCE:chipscope_ila_2 -
D:\LR\Xilinx_projects\ML605_System_fmc150_testbench13_ext_clock_BPM_ADC_DDC_DMA\
system.mhs line 630 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.4/ISE_DS/EDK/virtex6/data/virtex6.acd> with local file
<C:/Xilinx/13.4/ISE_DS/ISE/virtex6/data/virtex6.acd>

Command Line: C:\Xilinx\13.4\ISE_DS\ISE\bin\nt\unwrapped\ngcbuild.exe -p
xc6vlx240tff1156-1 -intstyle silent -i -sd .. chipscope_ila_2_wrapper.ngc
../chipscope_ila_2_wrapper

Reading NGO file
"D:/LR/Xilinx_projects/ML605_System_fmc150_testbench13_ext_clock_BPM_ADC_DDC_DMA
/implementation/chipscope_ila_2_wrapper/chipscope_ila_2_wrapper.ngc" ...
Loading design module
"D:\LR\Xilinx_projects\ML605_System_fmc150_testbench13_ext_clock_BPM_ADC_DDC_DMA
\implementation\chipscope_ila_2_wrapper/chipscope_ila_2.ngc"...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../chipscope_ila_2_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  4 sec
Total CPU time to NGCBUILD completion:   4 sec

Writing NGCBUILD log file "../chipscope_ila_2_wrapper.blc"...

NGCBUILD done.
INFO:EDK:3509 - NCF files should not be modified as they will be regenerated.
   If any constraint needs to be overridden, this should be done by modifying
   the data/system.ucf file.

Rebuilding cache ...

Total run time: 3995.00 seconds
"Running synthesis..."
cd synthesis & synthesis.cmd
"xst -ifn "system_xst.scr" -intstyle silent"
"Running XST synthesis ..."
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.4/ISE_DS/EDK/virtex6/data/virtex6.acd> with local file
<C:/Xilinx/13.4/ISE_DS/ISE/virtex6/data/virtex6.acd>
"XST completed"
"*********************************************"
"Running Xilinx Implementation tools.."
"*********************************************"
xflow -wd implementation -p xc6vlx240tff1156-1 -implement xflow.opt system.ngc
Release 13.4 - Xflow O.87xd (nt)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.
xflow.exe -wd implementation -p xc6vlx240tff1156-1 -implement xflow.opt
system.ngc  
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.4/ISE_DS/EDK/virtex6/data/virtex6.acd> with local file
<C:/Xilinx/13.4/ISE_DS/ISE/virtex6/data/virtex6.acd>
.... Copying flowfile C:/Xilinx/13.4/ISE_DS/ISE/xilinx/data/fpga.flw into
working directory
D:/LR/Xilinx_projects/ML605_System_fmc150_testbench13_ext_clock_BPM_ADC_DDC_DMA/
implementation 

Using Flow File:
D:/LR/Xilinx_projects/ML605_System_fmc150_testbench13_ext_clock_BPM_ADC_DDC_DMA/
implementation/fpga.flw 
Using Option File(s): 
 D:/LR/Xilinx_projects/ML605_System_fmc150_testbench13_ext_clock_BPM_ADC_DDC_DMA
/implementation/xflow.opt 

Creating Script File ... 

#----------------------------------------------#
# Starting program ngdbuild
# ngdbuild -p xc6vlx240tff1156-1 -nt timestamp -bm system.bmm
"D:/LR/Xilinx_projects/ML605_System_fmc150_testbench13_ext_clock_BPM_ADC_DDC_DMA
/implementation/system.ngc" -uc system.ucf system.ngd 
#----------------------------------------------#
Release 13.4 - ngdbuild O.87xd (nt)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.4/ISE_DS/EDK/virtex6/data/virtex6.acd> with local file
<C:/Xilinx/13.4/ISE_DS/ISE/virtex6/data/virtex6.acd>

Command Line: C:\Xilinx\13.4\ISE_DS\ISE\bin\nt\unwrapped\ngdbuild.exe -p
xc6vlx240tff1156-1 -nt timestamp -bm system.bmm
D:/LR/Xilinx_projects/ML605_System_fmc150_testbench13_ext_clock_BPM_ADC_DDC_DMA/
implementation/system.ngc -uc system.ucf system.ngd

Reading NGO file
"D:/LR/Xilinx_projects/ML605_System_fmc150_testbench13_ext_clock_BPM_ADC_DDC_DMA
/implementation/system.ngc" ...
Loading design module
"D:/LR/Xilinx_projects/ML605_System_fmc150_testbench13_ext_clock_BPM_ADC_DDC_DMA
/implementation/ethernet_wrapper.ngc"...
Loading design module
"D:/LR/Xilinx_projects/ML605_System_fmc150_testbench13_ext_clock_BPM_ADC_DDC_DMA
/implementation/fmc150_if_dma_0_wrapper.ngc"...
Loading design module
"D:/LR/Xilinx_projects/ML605_System_fmc150_testbench13_ext_clock_BPM_ADC_DDC_DMA
/implementation/sysace_compactflash_wrapper.ngc"...
Loading design module
"D:/LR/Xilinx_projects/ML605_System_fmc150_testbench13_ext_clock_BPM_ADC_DDC_DMA
/implementation/rs232_uart_1_wrapper.ngc"...
Loading design module
"D:/LR/Xilinx_projects/ML605_System_fmc150_testbench13_ext_clock_BPM_ADC_DDC_DMA
/implementation/proc_sys_reset_0_wrapper.ngc"...
Loading design module
"D:/LR/Xilinx_projects/ML605_System_fmc150_testbench13_ext_clock_BPM_ADC_DDC_DMA
/implementation/clock_generator_0_wrapper.ngc"...
Loading design module
"D:/LR/Xilinx_projects/ML605_System_fmc150_testbench13_ext_clock_BPM_ADC_DDC_DMA
/implementation/ethernet_dma_wrapper.ngc"...
Loading design module
"D:/LR/Xilinx_projects/ML605_System_fmc150_testbench13_ext_clock_BPM_ADC_DDC_DMA
/implementation/xbpm_adc_dma_wrapper.ngc"...
Loading design module
"D:/LR/Xilinx_projects/ML605_System_fmc150_testbench13_ext_clock_BPM_ADC_DDC_DMA
/implementation/bpm_ddc_0_wrapper.ngc"...
Loading design module
"D:/LR/Xilinx_projects/ML605_System_fmc150_testbench13_ext_clock_BPM_ADC_DDC_DMA
/implementation/chipscope_ila_2_wrapper.ngc"...
Loading design module
"D:/LR/Xilinx_projects/ML605_System_fmc150_testbench13_ext_clock_BPM_ADC_DDC_DMA
/implementation/microblaze_0_ilmb_wrapper.ngc"...
Loading design module
"D:/LR/Xilinx_projects/ML605_System_fmc150_testbench13_ext_clock_BPM_ADC_DDC_DMA
/implementation/microblaze_0_dlmb_wrapper.ngc"...
Loading design module
"D:/LR/Xilinx_projects/ML605_System_fmc150_testbench13_ext_clock_BPM_ADC_DDC_DMA
/implementation/axi4lite_0_wrapper.ngc"...
Loading design module
"D:/LR/Xilinx_projects/ML605_System_fmc150_testbench13_ext_clock_BPM_ADC_DDC_DMA
/implementation/axi4_0_wrapper.ngc"...
Loading design module
"D:/LR/Xilinx_projects/ML605_System_fmc150_testbench13_ext_clock_BPM_ADC_DDC_DMA
/implementation/microblaze_0_wrapper.ngc"...
Loading design module
"D:/LR/Xilinx_projects/ML605_System_fmc150_testbench13_ext_clock_BPM_ADC_DDC_DMA
/implementation/ddr3_sdram_wrapper.ngc"...
Loading design module
"D:/LR/Xilinx_projects/ML605_System_fmc150_testbench13_ext_clock_BPM_ADC_DDC_DMA
/implementation/microblaze_0_intc_wrapper.ngc"...
Loading design module
"D:/LR/Xilinx_projects/ML605_System_fmc150_testbench13_ext_clock_BPM_ADC_DDC_DMA
/implementation/xbpm_ddc_dma_wrapper.ngc"...
Loading design module
"D:/LR/Xilinx_projects/ML605_System_fmc150_testbench13_ext_clock_BPM_ADC_DDC_DMA
/implementation/chipscope_ila_0_wrapper.ngc"...
Loading design module
"D:/LR/Xilinx_projects/ML605_System_fmc150_testbench13_ext_clock_BPM_ADC_DDC_DMA
/implementation/chipscope_ila_1_wrapper.ngc"...
Loading design module
"D:/LR/Xilinx_projects/ML605_System_fmc150_testbench13_ext_clock_BPM_ADC_DDC_DMA
/implementation/microblaze_0_i_bram_ctrl_wrapper.ngc"...
Loading design module
"D:/LR/Xilinx_projects/ML605_System_fmc150_testbench13_ext_clock_BPM_ADC_DDC_DMA
/implementation/microblaze_0_d_bram_ctrl_wrapper.ngc"...
Loading design module
"D:/LR/Xilinx_projects/ML605_System_fmc150_testbench13_ext_clock_BPM_ADC_DDC_DMA
/implementation/debug_module_wrapper.ngc"...
Loading design module
"D:/LR/Xilinx_projects/ML605_System_fmc150_testbench13_ext_clock_BPM_ADC_DDC_DMA
/implementation/axi_timer_0_wrapper.ngc"...
Loading design module
"D:/LR/Xilinx_projects/ML605_System_fmc150_testbench13_ext_clock_BPM_ADC_DDC_DMA
/implementation/leds_8bits_wrapper.ngc"...
Loading design module
"D:/LR/Xilinx_projects/ML605_System_fmc150_testbench13_ext_clock_BPM_ADC_DDC_DMA
/implementation/microblaze_0_bram_block_wrapper.ngc"...
Loading design module
"D:/LR/Xilinx_projects/ML605_System_fmc150_testbench13_ext_clock_BPM_ADC_DDC_DMA
/implementation/chipscope_icon_0_wrapper.ngc"...
Applying constraints in
"D:/LR/Xilinx_projects/ML605_System_fmc150_testbench13_ext_clock_BPM_ADC_DDC_DMA
/implementation/ethernet_wrapper.ncf" to module "ETHERNET"...
Checking Constraint Associations...
Applying constraints in
"D:/LR/Xilinx_projects/ML605_System_fmc150_testbench13_ext_clock_BPM_ADC_DDC_DMA
/implementation/sysace_compactflash_wrapper.ncf" to module
"SysACE_CompactFlash"...
Checking Constraint Associations...
Applying constraints in
"D:/LR/Xilinx_projects/ML605_System_fmc150_testbench13_ext_clock_BPM_ADC_DDC_DMA
/implementation/ethernet_dma_wrapper.ncf" to module "ETHERNET_dma"...
Checking Constraint Associations...
Applying constraints in
"D:/LR/Xilinx_projects/ML605_System_fmc150_testbench13_ext_clock_BPM_ADC_DDC_DMA
/implementation/xbpm_adc_dma_wrapper.ncf" to module "XBPM_ADC_dma"...
Checking Constraint Associations...
Applying constraints in
"D:/LR/Xilinx_projects/ML605_System_fmc150_testbench13_ext_clock_BPM_ADC_DDC_DMA
/implementation/chipscope_ila_2_wrapper.ncf" to module "chipscope_ila_2"...
WARNING:ConstraintSystem:192 - The TNM 'D2_CLK', does not directly or indirectly
   drive any flip-flops, latches and/or RAMS and cannot be actively used by the
   referencing TIg constraint ''. If clock manager blocks are directly or
   indirectly driven, a new TNM constraint will not be derived since the none of
   the referencing constraints are a PERIOD constraint. This TNM is used in the
   following user groups and/or specifications:
   <TIMESPEC TS_D2_TO_T2 = FROM D2_CLK TO "FFS" TIG;>
   [D:/LR/Xilinx_projects/ML605_System_fmc150_testbench13_ext_clock_BPM_ADC_DDC_
   DMA/implementation/chipscope_ila_2_wrapper.ncf(6)]
   <TIMESPEC TS_J2_TO_D2 = FROM "FFS" TO D2_CLK TIG;>
   [D:/LR/Xilinx_projects/ML605_System_fmc150_testbench13_ext_clock_BPM_ADC_DDC_
   DMA/implementation/chipscope_ila_2_wrapper.ncf(7)]
   <TIMESPEC TS_J3_TO_D2 = FROM "FFS" TO D2_CLK TIG;>
   [D:/LR/Xilinx_projects/ML605_System_fmc150_testbench13_ext_clock_BPM_ADC_DDC_
   DMA/implementation/chipscope_ila_2_wrapper.ncf(8)]
   <TIMESPEC TS_J4_TO_D2 = FROM "FFS" TO D2_CLK TIG;>
   [D:/LR/Xilinx_projects/ML605_System_fmc150_testbench13_ext_clock_BPM_ADC_DDC_
   DMA/implementation/chipscope_ila_2_wrapper.ncf(9)]

WARNING:ConstraintSystem:197 - The following specification is invalid because
   the referenced TNM constraint was removed:
   <TIMESPEC TS_D2_TO_T2 = FROM D2_CLK TO "FFS" TIG;>
   [D:/LR/Xilinx_projects/ML605_System_fmc150_testbench13_ext_clock_BPM_ADC_DDC_
   DMA/implementation/chipscope_ila_2_wrapper.ncf(6)]

WARNING:ConstraintSystem:197 - The following specification is invalid because
   the referenced TNM constraint was removed:
   <TIMESPEC TS_J2_TO_D2 = FROM "FFS" TO D2_CLK TIG;>
   [D:/LR/Xilinx_projects/ML605_System_fmc150_testbench13_ext_clock_BPM_ADC_DDC_
   DMA/implementation/chipscope_ila_2_wrapper.ncf(7)]

WARNING:ConstraintSystem:197 - The following specification is invalid because
   the referenced TNM constraint was removed:
   <TIMESPEC TS_J3_TO_D2 = FROM "FFS" TO D2_CLK TIG;>
   [D:/LR/Xilinx_projects/ML605_System_fmc150_testbench13_ext_clock_BPM_ADC_DDC_
   DMA/implementation/chipscope_ila_2_wrapper.ncf(8)]

WARNING:ConstraintSystem:197 - The following specification is invalid because
   the referenced TNM constraint was removed:
   <TIMESPEC TS_J4_TO_D2 = FROM "FFS" TO D2_CLK TIG;>
   [D:/LR/Xilinx_projects/ML605_System_fmc150_testbench13_ext_clock_BPM_ADC_DDC_
   DMA/implementation/chipscope_ila_2_wrapper.ncf(9)]

Checking Constraint Associations...
INFO:NgdBuild:981 - Could not find any associations for the following
   constraint:
       '<INST "U0/*/U_STAT/U_DIRTY_LDC" TNM = D2_CLK;>
   [D:/LR/Xilinx_projects/ML605_System_fmc150_testbench13_ext_clock_BPM_ADC_DDC_
   DMA/implementation/chipscope_ila_2_wrapper.ncf(5)]'
Applying constraints in
"D:/LR/Xilinx_projects/ML605_System_fmc150_testbench13_ext_clock_BPM_ADC_DDC_DMA
/implementation/microblaze_0_ilmb_wrapper.ncf" to module "microblaze_0_ilmb"...
Checking Constraint Associations...
Applying constraints in
"D:/LR/Xilinx_projects/ML605_System_fmc150_testbench13_ext_clock_BPM_ADC_DDC_DMA
/implementation/microblaze_0_dlmb_wrapper.ncf" to module "microblaze_0_dlmb"...
Checking Constraint Associations...
Applying constraints in
"D:/LR/Xilinx_projects/ML605_System_fmc150_testbench13_ext_clock_BPM_ADC_DDC_DMA
/implementation/axi4lite_0_wrapper.ncf" to module "axi4lite_0"...
Checking Constraint Associations...
Applying constraints in
"D:/LR/Xilinx_projects/ML605_System_fmc150_testbench13_ext_clock_BPM_ADC_DDC_DMA
/implementation/axi4_0_wrapper.ncf" to module "axi4_0"...
Checking Constraint Associations...
Applying constraints in
"D:/LR/Xilinx_projects/ML605_System_fmc150_testbench13_ext_clock_BPM_ADC_DDC_DMA
/implementation/microblaze_0_wrapper.ncf" to module "microblaze_0"...
Checking Constraint Associations...
Applying constraints in
"D:/LR/Xilinx_projects/ML605_System_fmc150_testbench13_ext_clock_BPM_ADC_DDC_DMA
/implementation/ddr3_sdram_wrapper.ncf" to module "DDR3_SDRAM"...
Checking Constraint Associations...
Applying constraints in
"D:/LR/Xilinx_projects/ML605_System_fmc150_testbench13_ext_clock_BPM_ADC_DDC_DMA
/implementation/xbpm_ddc_dma_wrapper.ncf" to module "XBPM_DDC_dma"...
Checking Constraint Associations...
Applying constraints in
"D:/LR/Xilinx_projects/ML605_System_fmc150_testbench13_ext_clock_BPM_ADC_DDC_DMA
/implementation/chipscope_ila_0_wrapper.ncf" to module "chipscope_ila_0"...
WARNING:ConstraintSystem:192 - The TNM 'D2_CLK', does not directly or indirectly
   drive any flip-flops, latches and/or RAMS and cannot be actively used by the
   referencing TIg constraint ''. If clock manager blocks are directly or
   indirectly driven, a new TNM constraint will not be derived since the none of
   the referencing constraints are a PERIOD constraint. This TNM is used in the
   following user groups and/or specifications:
   <TIMESPEC TS_D2_TO_T2 = FROM D2_CLK TO "FFS" TIG;>
   [D:/LR/Xilinx_projects/ML605_System_fmc150_testbench13_ext_clock_BPM_ADC_DDC_
   DMA/implementation/chipscope_ila_0_wrapper.ncf(6)]
   <TIMESPEC TS_J2_TO_D2 = FROM "FFS" TO D2_CLK TIG;>
   [D:/LR/Xilinx_projects/ML605_System_fmc150_testbench13_ext_clock_BPM_ADC_DDC_
   DMA/implementation/chipscope_ila_0_wrapper.ncf(7)]
   <TIMESPEC TS_J3_TO_D2 = FROM "FFS" TO D2_CLK TIG;>
   [D:/LR/Xilinx_projects/ML605_System_fmc150_testbench13_ext_clock_BPM_ADC_DDC_
   DMA/implementation/chipscope_ila_0_wrapper.ncf(8)]
   <TIMESPEC TS_J4_TO_D2 = FROM "FFS" TO D2_CLK TIG;>
   [D:/LR/Xilinx_projects/ML605_System_fmc150_testbench13_ext_clock_BPM_ADC_DDC_
   DMA/implementation/chipscope_ila_0_wrapper.ncf(9)]

WARNING:ConstraintSystem:197 - The following specification is invalid because
   the referenced TNM constraint was removed:
   <TIMESPEC TS_D2_TO_T2 = FROM D2_CLK TO "FFS" TIG;>
   [D:/LR/Xilinx_projects/ML605_System_fmc150_testbench13_ext_clock_BPM_ADC_DDC_
   DMA/implementation/chipscope_ila_0_wrapper.ncf(6)]

WARNING:ConstraintSystem:197 - The following specification is invalid because
   the referenced TNM constraint was removed:
   <TIMESPEC TS_J2_TO_D2 = FROM "FFS" TO D2_CLK TIG;>
   [D:/LR/Xilinx_projects/ML605_System_fmc150_testbench13_ext_clock_BPM_ADC_DDC_
   DMA/implementation/chipscope_ila_0_wrapper.ncf(7)]

WARNING:ConstraintSystem:197 - The following specification is invalid because
   the referenced TNM constraint was removed:
   <TIMESPEC TS_J3_TO_D2 = FROM "FFS" TO D2_CLK TIG;>
   [D:/LR/Xilinx_projects/ML605_System_fmc150_testbench13_ext_clock_BPM_ADC_DDC_
   DMA/implementation/chipscope_ila_0_wrapper.ncf(8)]

WARNING:ConstraintSystem:197 - The following specification is invalid because
   the referenced TNM constraint was removed:
   <TIMESPEC TS_J4_TO_D2 = FROM "FFS" TO D2_CLK TIG;>
   [D:/LR/Xilinx_projects/ML605_System_fmc150_testbench13_ext_clock_BPM_ADC_DDC_
   DMA/implementation/chipscope_ila_0_wrapper.ncf(9)]

Checking Constraint Associations...
INFO:NgdBuild:981 - Could not find any associations for the following
   constraint:
       '<INST "U0/*/U_STAT/U_DIRTY_LDC" TNM = D2_CLK;>
   [D:/LR/Xilinx_projects/ML605_System_fmc150_testbench13_ext_clock_BPM_ADC_DDC_
   DMA/implementation/chipscope_ila_0_wrapper.ncf(5)]'
Applying constraints in
"D:/LR/Xilinx_projects/ML605_System_fmc150_testbench13_ext_clock_BPM_ADC_DDC_DMA
/implementation/chipscope_ila_1_wrapper.ncf" to module "chipscope_ila_1"...
WARNING:ConstraintSystem:192 - The TNM 'D2_CLK', does not directly or indirectly
   drive any flip-flops, latches and/or RAMS and cannot be actively used by the
   referencing TIg constraint ''. If clock manager blocks are directly or
   indirectly driven, a new TNM constraint will not be derived since the none of
   the referencing constraints are a PERIOD constraint. This TNM is used in the
   following user groups and/or specifications:
   <TIMESPEC TS_D2_TO_T2 = FROM D2_CLK TO "FFS" TIG;>
   [D:/LR/Xilinx_projects/ML605_System_fmc150_testbench13_ext_clock_BPM_ADC_DDC_
   DMA/implementation/chipscope_ila_1_wrapper.ncf(6)]
   <TIMESPEC TS_J2_TO_D2 = FROM "FFS" TO D2_CLK TIG;>
   [D:/LR/Xilinx_projects/ML605_System_fmc150_testbench13_ext_clock_BPM_ADC_DDC_
   DMA/implementation/chipscope_ila_1_wrapper.ncf(7)]
   <TIMESPEC TS_J3_TO_D2 = FROM "FFS" TO D2_CLK TIG;>
   [D:/LR/Xilinx_projects/ML605_System_fmc150_testbench13_ext_clock_BPM_ADC_DDC_
   DMA/implementation/chipscope_ila_1_wrapper.ncf(8)]
   <TIMESPEC TS_J4_TO_D2 = FROM "FFS" TO D2_CLK TIG;>
   [D:/LR/Xilinx_projects/ML605_System_fmc150_testbench13_ext_clock_BPM_ADC_DDC_
   DMA/implementation/chipscope_ila_1_wrapper.ncf(9)]

WARNING:ConstraintSystem:197 - The following specification is invalid because
   the referenced TNM constraint was removed:
   <TIMESPEC TS_D2_TO_T2 = FROM D2_CLK TO "FFS" TIG;>
   [D:/LR/Xilinx_projects/ML605_System_fmc150_testbench13_ext_clock_BPM_ADC_DDC_
   DMA/implementation/chipscope_ila_1_wrapper.ncf(6)]

WARNING:ConstraintSystem:197 - The following specification is invalid because
   the referenced TNM constraint was removed:
   <TIMESPEC TS_J2_TO_D2 = FROM "FFS" TO D2_CLK TIG;>
   [D:/LR/Xilinx_projects/ML605_System_fmc150_testbench13_ext_clock_BPM_ADC_DDC_
   DMA/implementation/chipscope_ila_1_wrapper.ncf(7)]

WARNING:ConstraintSystem:197 - The following specification is invalid because
   the referenced TNM constraint was removed:
   <TIMESPEC TS_J3_TO_D2 = FROM "FFS" TO D2_CLK TIG;>
   [D:/LR/Xilinx_projects/ML605_System_fmc150_testbench13_ext_clock_BPM_ADC_DDC_
   DMA/implementation/chipscope_ila_1_wrapper.ncf(8)]

WARNING:ConstraintSystem:197 - The following specification is invalid because
   the referenced TNM constraint was removed:
   <TIMESPEC TS_J4_TO_D2 = FROM "FFS" TO D2_CLK TIG;>
   [D:/LR/Xilinx_projects/ML605_System_fmc150_testbench13_ext_clock_BPM_ADC_DDC_
   DMA/implementation/chipscope_ila_1_wrapper.ncf(9)]

Checking Constraint Associations...
INFO:NgdBuild:981 - Could not find any associations for the following
   constraint:
       '<INST "U0/*/U_STAT/U_DIRTY_LDC" TNM = D2_CLK;>
   [D:/LR/Xilinx_projects/ML605_System_fmc150_testbench13_ext_clock_BPM_ADC_DDC_
   DMA/implementation/chipscope_ila_1_wrapper.ncf(5)]'
Applying constraints in
"D:/LR/Xilinx_projects/ML605_System_fmc150_testbench13_ext_clock_BPM_ADC_DDC_DMA
/implementation/chipscope_icon_0_wrapper.ncf" to module "chipscope_icon_0"...
WARNING:ConstraintSystem:190 - The TNM 'J_CLK', does not directly or indirectly
   drive any flip-flops, latches and/or RAMS and cannot be actively used by the
   referencing Period constraint 'TS_J_CLK'. If clock manager blocks are
   directly or indirectly driven, a new TNM and PERIOD are derived only if the
   PERIOD constraint is the only referencing constraint and if an output of the
   clock manager block drives flip-flops, latches or RAMs.  
   This TNM is used in the following user groups and/or specifications:
   <TIMESPEC TS_J_CLK = PERIOD J_CLK 30 ns ;>
   [D:/LR/Xilinx_projects/ML605_System_fmc150_testbench13_ext_clock_BPM_ADC_DDC_
   DMA/implementation/chipscope_icon_0_wrapper.ncf(2)]
   <TIMESPEC TS_U_TO_J = FROM U_CLK TO J_CLK 15 ns ;>
   [D:/LR/Xilinx_projects/ML605_System_fmc150_testbench13_ext_clock_BPM_ADC_DDC_
   DMA/implementation/chipscope_icon_0_wrapper.ncf(6)]
   <TIMESPEC TS_J_TO_D = FROM J_CLK TO D_CLK TIG ;>
   [D:/LR/Xilinx_projects/ML605_System_fmc150_testbench13_ext_clock_BPM_ADC_DDC_
   DMA/implementation/chipscope_icon_0_wrapper.ncf(8)]
   <TIMESPEC TS_D_TO_J = FROM D_CLK TO J_CLK TIG ;>
   [D:/LR/Xilinx_projects/ML605_System_fmc150_testbench13_ext_clock_BPM_ADC_DDC_
   DMA/implementation/chipscope_icon_0_wrapper.ncf(9)]

WARNING:ConstraintSystem:197 - The following specification is invalid because
   the referenced TNM constraint was removed:
   <TIMESPEC TS_J_CLK = PERIOD J_CLK 30 ns ;>
   [D:/LR/Xilinx_projects/ML605_System_fmc150_testbench13_ext_clock_BPM_ADC_DDC_
   DMA/implementation/chipscope_icon_0_wrapper.ncf(2)]

WARNING:ConstraintSystem:197 - The following specification is invalid because
   the referenced TNM constraint was removed:
   <TIMESPEC TS_U_TO_J = FROM U_CLK TO J_CLK 15 ns ;>
   [D:/LR/Xilinx_projects/ML605_System_fmc150_testbench13_ext_clock_BPM_ADC_DDC_
   DMA/implementation/chipscope_icon_0_wrapper.ncf(6)]

WARNING:ConstraintSystem:197 - The following specification is invalid because
   the referenced TNM constraint was removed:
   <TIMESPEC TS_J_TO_D = FROM J_CLK TO D_CLK TIG ;>
   [D:/LR/Xilinx_projects/ML605_System_fmc150_testbench13_ext_clock_BPM_ADC_DDC_
   DMA/implementation/chipscope_icon_0_wrapper.ncf(8)]

WARNING:ConstraintSystem:197 - The following specification is invalid because
   the referenced TNM constraint was removed:
   <TIMESPEC TS_D_TO_J = FROM D_CLK TO J_CLK TIG ;>
   [D:/LR/Xilinx_projects/ML605_System_fmc150_testbench13_ext_clock_BPM_ADC_DDC_
   DMA/implementation/chipscope_icon_0_wrapper.ncf(9)]

WARNING:ConstraintSystem:192 - The TNM 'U_CLK', does not directly or indirectly
   drive any flip-flops, latches and/or RAMS and cannot be actively used by the
   referencing MaxDelay constraint 'TS_U_TO_J'. If clock manager blocks are
   directly or indirectly driven, a new TNM constraint will not be derived since
   the none of the referencing constraints are a PERIOD constraint. This TNM is
   used in the following user groups and/or specifications:
   <TIMESPEC TS_U_TO_J = FROM U_CLK TO J_CLK 15 ns ;>
   [D:/LR/Xilinx_projects/ML605_System_fmc150_testbench13_ext_clock_BPM_ADC_DDC_
   DMA/implementation/chipscope_icon_0_wrapper.ncf(6)]
   <TIMESPEC TS_U_TO_U = FROM U_CLK TO U_CLK 15 ns ;>
   [D:/LR/Xilinx_projects/ML605_System_fmc150_testbench13_ext_clock_BPM_ADC_DDC_
   DMA/implementation/chipscope_icon_0_wrapper.ncf(7)]

WARNING:ConstraintSystem:197 - The following specification is invalid because
   the referenced TNM constraint was removed:
   <TIMESPEC TS_U_TO_J = FROM U_CLK TO J_CLK 15 ns ;>
   [D:/LR/Xilinx_projects/ML605_System_fmc150_testbench13_ext_clock_BPM_ADC_DDC_
   DMA/implementation/chipscope_icon_0_wrapper.ncf(6)]

WARNING:ConstraintSystem:197 - The following specification is invalid because
   the referenced TNM constraint was removed:
   <TIMESPEC TS_U_TO_U = FROM U_CLK TO U_CLK 15 ns ;>
   [D:/LR/Xilinx_projects/ML605_System_fmc150_testbench13_ext_clock_BPM_ADC_DDC_
   DMA/implementation/chipscope_icon_0_wrapper.ncf(7)]

Checking Constraint Associations...
INFO:NgdBuild:981 - Could not find any associations for the following
   constraint:
       '<NET "U0/U_ICON/*/iDRCK_LOCAL" TNM_NET = J_CLK ;>
   [D:/LR/Xilinx_projects/ML605_System_fmc150_testbench13_ext_clock_BPM_ADC_DDC_
   DMA/implementation/chipscope_icon_0_wrapper.ncf(1)]'
INFO:NgdBuild:981 - Could not find any associations for the following
   constraint:
       '<NET "U0/iUPDATE_OUT" TNM_NET = U_CLK ;>
   [D:/LR/Xilinx_projects/ML605_System_fmc150_testbench13_ext_clock_BPM_ADC_DDC_
   DMA/implementation/chipscope_icon_0_wrapper.ncf(4)]'
WARNING:NgdBuild:981 - Could not find any associations for the following
   constraint:
       '<NET "U0/iSHIFT_OUT" TIG ;>
   [D:/LR/Xilinx_projects/ML605_System_fmc150_testbench13_ext_clock_BPM_ADC_DDC_
   DMA/implementation/chipscope_icon_0_wrapper.ncf(5)]'
INFO:NgdBuild:1317 - Using core chipscope_ila_v1 requires a ChipScopePro
   license.  The following blocks are instances of core chipscope_ila_v1:
	/system/chipscope_ila_2
	/system/chipscope_ila_2/chipscope_ila_2/i_chipscope_ila_2
	/system/chipscope_ila_0
	/system/chipscope_ila_1

INFO:NgdBuild:1317 - Using core chipscope_ila_v1 requires a ChipScopePro
   license.  The following blocks are instances of core chipscope_ila_v1:
	/system/chipscope_ila_2
	/system/chipscope_ila_2/chipscope_ila_2/i_chipscope_ila_2
	/system/chipscope_ila_0
	/system/chipscope_ila_1

-----------------------------------------------
WARNING:Security:42 - Your software subscription period has lapsed. Your current
version of Xilinx tools will continue to function, but you no longer qualify for
Xilinx software updates or new releases.

-----------------------------------------------

-----------------------------------------------
Gathering constraint information from source properties...
Done.

Annotating constraints to design from ucf file "system.ucf" ...
WARNING:NgdBuild:931 - The value of SIM_DEVICE on instance
   'ETHERNET/ETHERNET/V6HARD_SYS.I_TEMAC/GEN_GMII.I_GMII/gmii_interface/YES_IO_1
   .bufr_gmii_rx_clk' of type BUFR has been changed from 'VIRTEX4' to 'VIRTEX6'
   to correct post-ngdbuild and timing simulation for this primitive.  In order
   for functional simulation to be correct, the value of SIM_DEVICE should be
   changed in this same manner in the source netlist or constraint file.
Resolving constraint associations...
Checking Constraint Associations...
WARNING:ConstraintSystem:56 - Constraint <TIMESPEC TS_J_CLK = PERIOD "J_CLK"
   30000.000000000 pS HIGH 50.000000000 ;>: Unable to find an active 'TNM' or
   'TimeGrp' constraint named 'J_CLK'.

WARNING:ConstraintSystem:56 - Constraint <TIMESPEC TS_U_TO_J = FROM "U_CLK" TO
   "J_CLK" 15000.000000000 pS;>: Unable to find an active 'TimeGrp' or 'TNM' or
   'TPSync' constraint named 'U_CLK'.

WARNING:ConstraintSystem:56 - Constraint <TIMESPEC TS_U_TO_J = FROM "U_CLK" TO
   "J_CLK" 15000.000000000 pS;>: Unable to find an active 'TimeGrp' or 'TNM' or
   'TPSync' constraint named 'J_CLK'.

WARNING:ConstraintSystem:56 - Constraint <TIMESPEC TS_U_TO_U = FROM "U_CLK" TO
   "U_CLK" 15000.000000000 pS;>: Unable to find an active 'TimeGrp' or 'TNM' or
   'TPSync' constraint named 'U_CLK'.

WARNING:ConstraintSystem:56 - Constraint <TIMESPEC TS_U_TO_U = FROM "U_CLK" TO
   "U_CLK" 15000.000000000 pS;>: Unable to find an active 'TimeGrp' or 'TNM' or
   'TPSync' constraint named 'U_CLK'.

WARNING:ConstraintSystem:56 - Constraint <TIMESPEC TS_J_TO_D = FROM "J_CLK" TO
   "D_CLK" TIG;>: Unable to find an active 'TimeGrp' or 'TNM' or 'TPSync'
   constraint named 'J_CLK'.

WARNING:ConstraintSystem:56 - Constraint <TIMESPEC TS_D_TO_J = FROM "D_CLK" TO
   "J_CLK" TIG;>: Unable to find an active 'TimeGrp' or 'TNM' or 'TPSync'
   constraint named 'J_CLK'.

WARNING:ConstraintSystem:56 - Constraint <TIMESPEC TS_D2_TO_T2 = FROM "D2_CLK"
   TO FFS TIG;>: Unable to find an active 'TimeGrp' or 'TNM' or 'TPSync'
   constraint named 'D2_CLK'.

WARNING:ConstraintSystem:56 - Constraint <TIMESPEC TS_J2_TO_D2 = FROM FFS TO
   "D2_CLK" TIG;>: Unable to find an active 'TimeGrp' or 'TNM' or 'TPSync'
   constraint named 'D2_CLK'.

WARNING:ConstraintSystem:56 - Constraint <TIMESPEC TS_J3_TO_D2 = FROM FFS TO
   "D2_CLK" TIG;>: Unable to find an active 'TimeGrp' or 'TNM' or 'TPSync'
   constraint named 'D2_CLK'.

WARNING:ConstraintSystem:56 - Constraint <TIMESPEC TS_J4_TO_D2 = FROM FFS TO
   "D2_CLK" TIG;>: Unable to find an active 'TimeGrp' or 'TNM' or 'TPSync'
   constraint named 'D2_CLK'.

WARNING:ConstraintSystem:56 - Constraint <TIMESPEC TS_D2_TO_T2 = FROM "D2_CLK"
   TO FFS TIG;>: Unable to find an active 'TimeGrp' or 'TNM' or 'TPSync'
   constraint named 'D2_CLK'.

WARNING:ConstraintSystem:56 - Constraint <TIMESPEC TS_J2_TO_D2 = FROM FFS TO
   "D2_CLK" TIG;>: Unable to find an active 'TimeGrp' or 'TNM' or 'TPSync'
   constraint named 'D2_CLK'.

WARNING:ConstraintSystem:56 - Constraint <TIMESPEC TS_J3_TO_D2 = FROM FFS TO
   "D2_CLK" TIG;>: Unable to find an active 'TimeGrp' or 'TNM' or 'TPSync'
   constraint named 'D2_CLK'.

WARNING:ConstraintSystem:56 - Constraint <TIMESPEC TS_J4_TO_D2 = FROM FFS TO
   "D2_CLK" TIG;>: Unable to find an active 'TimeGrp' or 'TNM' or 'TPSync'
   constraint named 'D2_CLK'.

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi4_0/axi4_0\/mi_converter_bank\/gen_conv_slot[0].cl
   ock_conv_inst\/s_axi_aresetn_resync<2>_inv1_INV_0 TNM =
   FFS:axi4_0_reset_resync>: No instances of type FFS were found under block
   "axi4_0/axi4_0/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/s_axi_aresetn_resync<2>_inv1_INV_0" (type=INV).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi4_0/axi4_0\/mi_converter_bank\/gen_conv_slot[0].cl
   ock_conv_inst\/m_axi_aresetn_resync<2>_inv1_INV_0 TNM =
   FFS:axi4_0_reset_resync>: No instances of type FFS were found under block
   "axi4_0/axi4_0/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/m_axi_aresetn_resync<2>_inv1_INV_0" (type=INV).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi4_0/axi4_0\/si_converter_bank\/gen_conv_slot[6].cl
   ock_conv_inst\/s_axi_aresetn_resync<2>_inv1_INV_0 TNM =
   FFS:axi4_0_reset_resync>: No instances of type FFS were found under block
   "axi4_0/axi4_0/si_converter_bank/gen_conv_slot[6].clock_conv_inst/s_axi_aresetn_resync<2>_inv1_INV_0" (type=INV).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi4_0/axi4_0\/si_converter_bank\/gen_conv_slot[6].cl
   ock_conv_inst\/m_axi_aresetn_resync<2>_inv1_INV_0 TNM =
   FFS:axi4_0_reset_resync>: No instances of type FFS were found under block
   "axi4_0/axi4_0/si_converter_bank/gen_conv_slot[6].clock_conv_inst/m_axi_aresetn_resync<2>_inv1_INV_0" (type=INV).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi4_0/axi4_0\/si_converter_bank\/gen_conv_slot[5].cl
   ock_conv_inst\/s_axi_aresetn_resync<2>_inv1_INV_0 TNM =
   FFS:axi4_0_reset_resync>: No instances of type FFS were found under block
   "axi4_0/axi4_0/si_converter_bank/gen_conv_slot[5].clock_conv_inst/s_axi_aresetn_resync<2>_inv1_INV_0" (type=INV).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi4_0/axi4_0\/si_converter_bank\/gen_conv_slot[5].cl
   ock_conv_inst\/m_axi_aresetn_resync<2>_inv1_INV_0 TNM =
   FFS:axi4_0_reset_resync>: No instances of type FFS were found under block
   "axi4_0/axi4_0/si_converter_bank/gen_conv_slot[5].clock_conv_inst/m_axi_aresetn_resync<2>_inv1_INV_0" (type=INV).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi4_0/axi4_0\/si_converter_bank\/gen_conv_slot[0].cl
   ock_conv_inst\/interconnect_aresetn_resync<2>_inv1_INV_0 TNM =
   FFS:axi4_0_reset_resync>: No instances of type FFS were found under block
   "axi4_0/axi4_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync<2>_inv1_INV_0" (type=INV).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi4lite_0/axi4lite_0\/si_converter_bank\/gen_conv_sl
   ot[0].clock_conv_inst\/interconnect_aresetn_resync<2>_inv1_INV_0 TNM =
   FFS:axi4lite_0_reset_resync>: No instances of type FFS were found under block
   "axi4lite_0/axi4lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync<2>_inv1_INV_0" (type=INV).

WARNING:ConstraintSystem:56 - Constraint <TIMESPEC TS_D2_TO_T2 = FROM "D2_CLK"
   TO FFS TIG;>: Unable to find an active 'TimeGrp' or 'TNM' or 'TPSync'
   constraint named 'D2_CLK'.

WARNING:ConstraintSystem:56 - Constraint <TIMESPEC TS_J2_TO_D2 = FROM FFS TO
   "D2_CLK" TIG;>: Unable to find an active 'TimeGrp' or 'TNM' or 'TPSync'
   constraint named 'D2_CLK'.

WARNING:ConstraintSystem:56 - Constraint <TIMESPEC TS_J3_TO_D2 = FROM FFS TO
   "D2_CLK" TIG;>: Unable to find an active 'TimeGrp' or 'TNM' or 'TPSync'
   constraint named 'D2_CLK'.

WARNING:ConstraintSystem:56 - Constraint <TIMESPEC TS_J4_TO_D2 = FROM FFS TO
   "D2_CLK" TIG;>: Unable to find an active 'TimeGrp' or 'TNM' or 'TPSync'
   constraint named 'D2_CLK'.

WARNING:ConstraintSystem:168 - Constraint <OFFSET = IN 1000.000000000 pS VALID
   3000.000000000 pS BEFORE SysACE_CompactFlash/SysACE_CLK RISING;>: This
   constraint will be ignored because NET "SysACE_CompactFlash/SysACE_CLK" could
   not be found or was not connected to a PAD.

WARNING:ConstraintSystem:168 - Constraint <OFFSET = OUT 9000.000000000 pS AFTER
   SysACE_CompactFlash/SysACE_CLK;>: This constraint will be ignored because NET
   "SysACE_CompactFlash/SysACE_CLK" could not be found or was not connected to a
   PAD.

WARNING:ConstraintSystem:194 - The TNM 'axi4_0_reset_resync', does not directly
   or indirectly drive any flip-flops, latches and/or RAMs and is not actively
   used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'axi4_0_reset_resync', does not directly
   or indirectly drive any flip-flops, latches and/or RAMs and is not actively
   used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'axi4_0_reset_resync', does not directly
   or indirectly drive any flip-flops, latches and/or RAMs and is not actively
   used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'axi4_0_reset_resync', does not directly
   or indirectly drive any flip-flops, latches and/or RAMs and is not actively
   used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'axi4_0_reset_resync', does not directly
   or indirectly drive any flip-flops, latches and/or RAMs and is not actively
   used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'axi4_0_reset_resync', does not directly
   or indirectly drive any flip-flops, latches and/or RAMs and is not actively
   used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'axi4_0_reset_resync', does not directly
   or indirectly drive any flip-flops, latches and/or RAMs and is not actively
   used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'axi4lite_0_reset_resync', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

INFO:ConstraintSystem:178 - TNM 'sys_clk_pin', used in period specification
   'TS_sys_clk_pin', was traced into MMCM_ADV instance
   clock_generator_0/MMCM2_INST/MMCM_ADV_inst. The following new TNM groups and
   period specifications were generated at the MMCM_ADV output(s): 
   CLKOUT0: <TIMESPEC TS_clock_generator_0_clock_generator_0_SIG_MMCM2_CLKOUT0 =
   PERIOD "clock_generator_0_clock_generator_0_SIG_MMCM2_CLKOUT0" TS_sys_clk_pin
   * 0.625 HIGH 50>

INFO:ConstraintSystem:178 - TNM 'sys_clk_pin', used in period specification
   'TS_sys_clk_pin', was traced into MMCM_ADV instance
   clock_generator_0/MMCM0_INST/MMCM_ADV_inst. The following new TNM groups and
   period specifications were generated at the MMCM_ADV output(s): 
   CLKOUT3: <TIMESPEC TS_clk_400_0000MHzMMCM0_nobuf_varphase = PERIOD
   "clk_400_0000MHzMMCM0_nobuf_varphase" TS_sys_clk_pin * 2 HIGH 50>

INFO:ConstraintSystem:178 - TNM 'sys_clk_pin', used in period specification
   'TS_sys_clk_pin', was traced into MMCM_ADV instance
   clock_generator_0/MMCM0_INST/MMCM_ADV_inst. The following new TNM groups and
   period specifications were generated at the MMCM_ADV output(s): 
   CLKOUT1: <TIMESPEC TS_clock_generator_0_clock_generator_0_SIG_MMCM0_CLKOUT1 =
   PERIOD "clock_generator_0_clock_generator_0_SIG_MMCM0_CLKOUT1" TS_sys_clk_pin
   HIGH 50>

INFO:ConstraintSystem:178 - TNM 'sys_clk_pin', used in period specification
   'TS_sys_clk_pin', was traced into MMCM_ADV instance
   clock_generator_0/MMCM0_INST/MMCM_ADV_inst. The following new TNM groups and
   period specifications were generated at the MMCM_ADV output(s): 
   CLKOUT0: <TIMESPEC TS_clock_generator_0_clock_generator_0_SIG_MMCM0_CLKOUT0 =
   PERIOD "clock_generator_0_clock_generator_0_SIG_MMCM0_CLKOUT0" TS_sys_clk_pin
   * 0.5 HIGH 50>

INFO:ConstraintSystem:178 - TNM 'sys_clk_pin', used in period specification
   'TS_sys_clk_pin', was traced into MMCM_ADV instance
   clock_generator_0/MMCM0_INST/MMCM_ADV_inst. The following new TNM groups and
   period specifications were generated at the MMCM_ADV output(s): 
   CLKOUT2: <TIMESPEC TS_clock_generator_0_clock_generator_0_SIG_MMCM0_CLKOUT2 =
   PERIOD "clock_generator_0_clock_generator_0_SIG_MMCM0_CLKOUT2" TS_sys_clk_pin
   * 2 HIGH 50>

INFO:ConstraintSystem:178 - TNM 'fmc150_if_dma_0_adc_clk_ab_n', used in period
   specification 'TS_fmc150_if_dma_0_adc_clk_ab_n', was traced into MMCM_ADV
   instance fmc150_if_dma_0/USER_LOGIC_I/cmp_fmc150_testbench/cmp_mmcm_adc. The
   following new TNM groups and period specifications were generated at the
   MMCM_ADV output(s): 
   CLKOUT1: <TIMESPEC
   TS_fmc150_if_dma_0_fmc150_if_dma_0_USER_LOGIC_I_cmp_fmc150_testbench_adc_str_
   2x_out_0 = PERIOD
   "fmc150_if_dma_0_fmc150_if_dma_0_USER_LOGIC_I_cmp_fmc150_testbench_adc_str_2x
   _out_0" TS_fmc15...>

INFO:ConstraintSystem:178 - TNM 'fmc150_if_dma_0_adc_clk_ab_n', used in period
   specification 'TS_fmc150_if_dma_0_adc_clk_ab_n', was traced into MMCM_ADV
   instance fmc150_if_dma_0/USER_LOGIC_I/cmp_fmc150_testbench/cmp_mmcm_adc. The
   following new TNM groups and period specifications were generated at the
   MMCM_ADV output(s): 
   CLKOUT0: <TIMESPEC
   TS_fmc150_if_dma_0_fmc150_if_dma_0_USER_LOGIC_I_cmp_fmc150_testbench_adc_str_
   out_0 = PERIOD
   "fmc150_if_dma_0_fmc150_if_dma_0_USER_LOGIC_I_cmp_fmc150_testbench_adc_str_ou
   t_0" TS_fmc150_if_d...>

INFO:ConstraintSystem:178 - TNM 'fmc150_if_dma_0_adc_clk_ab_p', used in period
   specification 'TS_fmc150_if_dma_0_adc_clk_ab_p', was traced into MMCM_ADV
   instance fmc150_if_dma_0/USER_LOGIC_I/cmp_fmc150_testbench/cmp_mmcm_adc. The
   following new TNM groups and period specifications were generated at the
   MMCM_ADV output(s): 
   CLKOUT1: <TIMESPEC
   TS_fmc150_if_dma_0_fmc150_if_dma_0_USER_LOGIC_I_cmp_fmc150_testbench_adc_str_
   2x_out_1 = PERIOD
   "fmc150_if_dma_0_fmc150_if_dma_0_USER_LOGIC_I_cmp_fmc150_testbench_adc_str_2x
   _out_1" TS_fmc15...>

INFO:ConstraintSystem:178 - TNM 'fmc150_if_dma_0_adc_clk_ab_p', used in period
   specification 'TS_fmc150_if_dma_0_adc_clk_ab_p', was traced into MMCM_ADV
   instance fmc150_if_dma_0/USER_LOGIC_I/cmp_fmc150_testbench/cmp_mmcm_adc. The
   following new TNM groups and period specifications were generated at the
   MMCM_ADV output(s): 
   CLKOUT0: <TIMESPEC
   TS_fmc150_if_dma_0_fmc150_if_dma_0_USER_LOGIC_I_cmp_fmc150_testbench_adc_str_
   out_1 = PERIOD
   "fmc150_if_dma_0_fmc150_if_dma_0_USER_LOGIC_I_cmp_fmc150_testbench_adc_str_ou
   t_1" TS_fmc150_if_d...>

Done...

Processing BMM file "system.bmm" ...

WARNING:NgdBuild:1440 - User specified non-default attribute value (8.138) was
   detected for the CLKIN1_PERIOD attribute on MMCM
   "fmc150_if_dma_0/USER_LOGIC_I/cmp_fmc150_testbench/cmp_mmcm_adc".  This does
   not match the PERIOD constraint value (98.304 MHz.).  The uncertainty
   calculation will use the PERIOD constraint value.  This could result in
   incorrect uncertainty calculated for MMCM output clocks.
WARNING:NgdBuild:1440 - User specified non-default attribute value (10.172526)
   was detected for the CLKIN1_PERIOD attribute on MMCM
   "fmc150_if_dma_0/USER_LOGIC_I/cmp_fmc150_testbench/cmp_mmcm_adc".  This does
   not match the PERIOD constraint value (98.304 MHz.).  The uncertainty
   calculation will use the PERIOD constraint value.  This could result in
   incorrect uncertainty calculated for MMCM output clocks.
Checking expanded design ...
WARNING:NgdBuild:443 - SFF primitive
   'bpm_ddc_0/bpm_ddc_0/USER_LOGIC_I/cmp_bpm_ddc/cmp_cha_ddc_pipe/cmp_cic_decima
   tor_q/U0/i_synth/decimator.decimation_filter/int/gen_stages[0].gen_unfolded.i
   nt_comb_stage/gen_split_accum[1].gen_sum_struct.gen_sum/gen_structural.gen_no
   _dsp48.gen_adder[0].split_adder_n/gen_adders[8].gen_reg_carry.i_reg' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'bpm_ddc_0/bpm_ddc_0/USER_LOGIC_I/cmp_bpm_ddc/cmp_cha_ddc_pipe/cmp_cic_decima
   tor_q/U0/i_synth/decimator.decimation_filter/int/gen_stages[1].gen_unfolded.i
   nt_comb_stage/gen_split_accum[1].gen_sum_struct.gen_sum/gen_structural.gen_no
   _dsp48.gen_adder[0].split_adder_n/gen_adders[8].gen_reg_carry.i_reg' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'bpm_ddc_0/bpm_ddc_0/USER_LOGIC_I/cmp_bpm_ddc/cmp_cha_ddc_pipe/cmp_cic_decima
   tor_q/U0/i_synth/decimator.decimation_filter/int/gen_stages[2].gen_unfolded.i
   nt_comb_stage/gen_split_accum[1].gen_sum_struct.gen_sum/gen_structural.gen_no
   _dsp48.gen_adder[0].split_adder_n/gen_adders[8].gen_reg_carry.i_reg' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'bpm_ddc_0/bpm_ddc_0/USER_LOGIC_I/cmp_bpm_ddc/cmp_cha_ddc_pipe/cmp_cic_decima
   tor_q/U0/i_synth/decimator.decimation_filter/int/gen_stages[3].gen_unfolded.i
   nt_comb_stage/gen_split_accum[1].gen_sum_struct.gen_sum/gen_structural.gen_no
   _dsp48.gen_adder[0].split_adder_n/gen_adders[5].gen_reg_carry.i_reg' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'bpm_ddc_0/bpm_ddc_0/USER_LOGIC_I/cmp_bpm_ddc/cmp_cha_ddc_pipe/cmp_cic_decima
   tor_q/U0/i_synth/decimator.decimation_filter/int/gen_stages[4].gen_unfolded.i
   nt_comb_stage/gen_split_accum[1].gen_sum_struct.gen_sum/gen_structural.gen_no
   _dsp48.gen_adder[0].split_adder_n/gen_adders[0].gen_reg_carry.i_reg' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'bpm_ddc_0/bpm_ddc_0/USER_LOGIC_I/cmp_bpm_ddc/cmp_cha_ddc_pipe/cmp_cic_decima
   tor_i/U0/i_synth/decimator.decimation_filter/int/gen_stages[0].gen_unfolded.i
   nt_comb_stage/gen_split_accum[1].gen_sum_struct.gen_sum/gen_structural.gen_no
   _dsp48.gen_adder[0].split_adder_n/gen_adders[8].gen_reg_carry.i_reg' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'bpm_ddc_0/bpm_ddc_0/USER_LOGIC_I/cmp_bpm_ddc/cmp_cha_ddc_pipe/cmp_cic_decima
   tor_i/U0/i_synth/decimator.decimation_filter/int/gen_stages[1].gen_unfolded.i
   nt_comb_stage/gen_split_accum[1].gen_sum_struct.gen_sum/gen_structural.gen_no
   _dsp48.gen_adder[0].split_adder_n/gen_adders[8].gen_reg_carry.i_reg' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'bpm_ddc_0/bpm_ddc_0/USER_LOGIC_I/cmp_bpm_ddc/cmp_cha_ddc_pipe/cmp_cic_decima
   tor_i/U0/i_synth/decimator.decimation_filter/int/gen_stages[2].gen_unfolded.i
   nt_comb_stage/gen_split_accum[1].gen_sum_struct.gen_sum/gen_structural.gen_no
   _dsp48.gen_adder[0].split_adder_n/gen_adders[8].gen_reg_carry.i_reg' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'bpm_ddc_0/bpm_ddc_0/USER_LOGIC_I/cmp_bpm_ddc/cmp_cha_ddc_pipe/cmp_cic_decima
   tor_i/U0/i_synth/decimator.decimation_filter/int/gen_stages[3].gen_unfolded.i
   nt_comb_stage/gen_split_accum[1].gen_sum_struct.gen_sum/gen_structural.gen_no
   _dsp48.gen_adder[0].split_adder_n/gen_adders[5].gen_reg_carry.i_reg' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'bpm_ddc_0/bpm_ddc_0/USER_LOGIC_I/cmp_bpm_ddc/cmp_cha_ddc_pipe/cmp_cic_decima
   tor_i/U0/i_synth/decimator.decimation_filter/int/gen_stages[4].gen_unfolded.i
   nt_comb_stage/gen_split_accum[1].gen_sum_struct.gen_sum/gen_structural.gen_no
   _dsp48.gen_adder[0].split_adder_n/gen_adders[0].gen_reg_carry.i_reg' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'bpm_ddc_0/bpm_ddc_0/USER_LOGIC_I/cmp_bpm_ddc/cmp_chb_ddc_pipe/cmp_cic_decima
   tor_q/U0/i_synth/decimator.decimation_filter/int/gen_stages[0].gen_unfolded.i
   nt_comb_stage/gen_split_accum[1].gen_sum_struct.gen_sum/gen_structural.gen_no
   _dsp48.gen_adder[0].split_adder_n/gen_adders[8].gen_reg_carry.i_reg' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'bpm_ddc_0/bpm_ddc_0/USER_LOGIC_I/cmp_bpm_ddc/cmp_chb_ddc_pipe/cmp_cic_decima
   tor_q/U0/i_synth/decimator.decimation_filter/int/gen_stages[1].gen_unfolded.i
   nt_comb_stage/gen_split_accum[1].gen_sum_struct.gen_sum/gen_structural.gen_no
   _dsp48.gen_adder[0].split_adder_n/gen_adders[8].gen_reg_carry.i_reg' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'bpm_ddc_0/bpm_ddc_0/USER_LOGIC_I/cmp_bpm_ddc/cmp_chb_ddc_pipe/cmp_cic_decima
   tor_q/U0/i_synth/decimator.decimation_filter/int/gen_stages[2].gen_unfolded.i
   nt_comb_stage/gen_split_accum[1].gen_sum_struct.gen_sum/gen_structural.gen_no
   _dsp48.gen_adder[0].split_adder_n/gen_adders[8].gen_reg_carry.i_reg' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'bpm_ddc_0/bpm_ddc_0/USER_LOGIC_I/cmp_bpm_ddc/cmp_chb_ddc_pipe/cmp_cic_decima
   tor_q/U0/i_synth/decimator.decimation_filter/int/gen_stages[3].gen_unfolded.i
   nt_comb_stage/gen_split_accum[1].gen_sum_struct.gen_sum/gen_structural.gen_no
   _dsp48.gen_adder[0].split_adder_n/gen_adders[5].gen_reg_carry.i_reg' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'bpm_ddc_0/bpm_ddc_0/USER_LOGIC_I/cmp_bpm_ddc/cmp_chb_ddc_pipe/cmp_cic_decima
   tor_q/U0/i_synth/decimator.decimation_filter/int/gen_stages[4].gen_unfolded.i
   nt_comb_stage/gen_split_accum[1].gen_sum_struct.gen_sum/gen_structural.gen_no
   _dsp48.gen_adder[0].split_adder_n/gen_adders[0].gen_reg_carry.i_reg' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'bpm_ddc_0/bpm_ddc_0/USER_LOGIC_I/cmp_bpm_ddc/cmp_chb_ddc_pipe/cmp_cic_decima
   tor_i/U0/i_synth/decimator.decimation_filter/int/gen_stages[0].gen_unfolded.i
   nt_comb_stage/gen_split_accum[1].gen_sum_struct.gen_sum/gen_structural.gen_no
   _dsp48.gen_adder[0].split_adder_n/gen_adders[8].gen_reg_carry.i_reg' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'bpm_ddc_0/bpm_ddc_0/USER_LOGIC_I/cmp_bpm_ddc/cmp_chb_ddc_pipe/cmp_cic_decima
   tor_i/U0/i_synth/decimator.decimation_filter/int/gen_stages[1].gen_unfolded.i
   nt_comb_stage/gen_split_accum[1].gen_sum_struct.gen_sum/gen_structural.gen_no
   _dsp48.gen_adder[0].split_adder_n/gen_adders[8].gen_reg_carry.i_reg' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'bpm_ddc_0/bpm_ddc_0/USER_LOGIC_I/cmp_bpm_ddc/cmp_chb_ddc_pipe/cmp_cic_decima
   tor_i/U0/i_synth/decimator.decimation_filter/int/gen_stages[2].gen_unfolded.i
   nt_comb_stage/gen_split_accum[1].gen_sum_struct.gen_sum/gen_structural.gen_no
   _dsp48.gen_adder[0].split_adder_n/gen_adders[8].gen_reg_carry.i_reg' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'bpm_ddc_0/bpm_ddc_0/USER_LOGIC_I/cmp_bpm_ddc/cmp_chb_ddc_pipe/cmp_cic_decima
   tor_i/U0/i_synth/decimator.decimation_filter/int/gen_stages[3].gen_unfolded.i
   nt_comb_stage/gen_split_accum[1].gen_sum_struct.gen_sum/gen_structural.gen_no
   _dsp48.gen_adder[0].split_adder_n/gen_adders[5].gen_reg_carry.i_reg' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'bpm_ddc_0/bpm_ddc_0/USER_LOGIC_I/cmp_bpm_ddc/cmp_chb_ddc_pipe/cmp_cic_decima
   tor_i/U0/i_synth/decimator.decimation_filter/int/gen_stages[4].gen_unfolded.i
   nt_comb_stage/gen_split_accum[1].gen_sum_struct.gen_sum/gen_structural.gen_no
   _dsp48.gen_adder[0].split_adder_n/gen_adders[0].gen_reg_carry.i_reg' has
   unconnected output pin
WARNING:NgdBuild:486 - Attribute "INIT_FILE" is not allowed on symbol
   "U0/i_synth/i_nonzero_fract.i_synth/opt_high_radix.i_nonzero_fract.i_high_rad
   ix/i_estimator/i_lut/i_synth_opt.i_synth/i_not_sandia.i_prim" of type
   "RAMB16".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "INIT_FILE" is not allowed on symbol
   "U0/i_synth/i_nonzero_fract.i_synth/opt_high_radix.i_nonzero_fract.i_high_rad
   ix/i_estimator/i_lut/i_synth_opt.i_synth/i_not_sandia.i_prim" of type
   "RAMB16".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "INIT_FILE" is not allowed on symbol
   "U0/i_synth/i_nonzero_fract.i_synth/opt_high_radix.i_nonzero_fract.i_high_rad
   ix/i_estimator/i_lut/i_synth_opt.i_synth/i_not_sandia.i_prim" of type
   "RAMB16".  This attribute will be ignored.
WARNING:NgdBuild:443 - SFF primitive
   'microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Using_FPGA.
   Gen_Bits[27].MEM_EX_Result_Inst' has unconnected output pin
WARNING:NgdBuild:452 - logical net 'bscan_tdo1' has no driver
WARNING:NgdBuild:452 - logical net 'N21' has no driver
WARNING:NgdBuild:452 - logical net 'N22' has no driver
WARNING:NgdBuild:452 - logical net 'N23' has no driver
WARNING:NgdBuild:452 - logical net 'N24' has no driver
WARNING:NgdBuild:452 - logical net 'N25' has no driver
WARNING:NgdBuild:452 - logical net 'N26' has no driver
WARNING:NgdBuild:452 - logical net 'N27' has no driver
WARNING:NgdBuild:452 - logical net 'N28' has no driver
WARNING:NgdBuild:452 - logical net 'N29' has no driver
WARNING:NgdBuild:452 - logical net 'N30' has no driver
WARNING:NgdBuild:483 - Attribute "INIT" on
   "XBPM_ADC_dma/XBPM_ADC_dma/s2mm_smpl_done" is on the wrong type of object. 
   Please see the Constraints Guide for more information on this attribute.
WARNING:NgdBuild:452 - logical net
   'axi4_0/axi4_0/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_s
   lots[1].gen_mi_write.wdata_mux_w/gen_wmux.mux_w/gen_fpga.hh<36>' has no
   driver
WARNING:NgdBuild:452 - logical net 'axi4_0/axi4_0/sf_cb_wuser<5>' has no driver
WARNING:NgdBuild:452 - logical net 'axi4_0/axi4_0/sf_cb_wuser<6>' has no driver
WARNING:NgdBuild:452 - logical net 'axi4_0/axi4_0/sf_cb_awuser<25>' has no
   driver
WARNING:NgdBuild:452 - logical net 'axi4_0/axi4_0/sf_cb_awuser<20>' has no
   driver
WARNING:NgdBuild:452 - logical net 'axi4_0/axi4_0/sf_cb_awuser<30>' has no
   driver
WARNING:NgdBuild:452 - logical net 'axi4_0/axi4_0/sf_cb_awuser<26>' has no
   driver
WARNING:NgdBuild:452 - logical net 'axi4_0/axi4_0/sf_cb_awuser<21>' has no
   driver
WARNING:NgdBuild:452 - logical net 'axi4_0/axi4_0/sf_cb_awuser<31>' has no
   driver
WARNING:NgdBuild:452 - logical net 'axi4_0/axi4_0/sf_cb_awuser<27>' has no
   driver
WARNING:NgdBuild:452 - logical net 'axi4_0/axi4_0/sf_cb_awuser<22>' has no
   driver
WARNING:NgdBuild:452 - logical net 'axi4_0/axi4_0/sf_cb_awuser<32>' has no
   driver
WARNING:NgdBuild:452 - logical net 'axi4_0/axi4_0/sf_cb_awuser<28>' has no
   driver
WARNING:NgdBuild:452 - logical net 'axi4_0/axi4_0/sf_cb_awuser<23>' has no
   driver
WARNING:NgdBuild:452 - logical net 'axi4_0/axi4_0/sf_cb_awuser<33>' has no
   driver
WARNING:NgdBuild:452 - logical net 'axi4_0/axi4_0/sf_cb_awuser<29>' has no
   driver
WARNING:NgdBuild:452 - logical net 'axi4_0/axi4_0/sf_cb_awuser<24>' has no
   driver
WARNING:NgdBuild:452 - logical net 'axi4_0/axi4_0/sf_cb_awuser<34>' has no
   driver
WARNING:NgdBuild:452 - logical net 'axi4_0/axi4_0/sf_cb_aruser<19>' has no
   driver
WARNING:NgdBuild:452 - logical net 'axi4_0/axi4_0/sf_cb_aruser<18>' has no
   driver
WARNING:NgdBuild:452 - logical net 'axi4_0/axi4_0/sf_cb_aruser<17>' has no
   driver
WARNING:NgdBuild:452 - logical net 'axi4_0/axi4_0/sf_cb_aruser<16>' has no
   driver
WARNING:NgdBuild:452 - logical net 'axi4_0/axi4_0/sf_cb_aruser<15>' has no
   driver
WARNING:NgdBuild:483 - Attribute "INIT" on
   "XBPM_DDC_dma/XBPM_DDC_dma/s2mm_smpl_done" is on the wrong type of object. 
   Please see the Constraints Guide for more information on this attribute.

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings: 124

Writing NGD file "system.ngd" ...
Total REAL time to NGDBUILD completion: 6 min  56 sec
Total CPU time to NGDBUILD completion:  6 min  54 sec

Writing NGDBUILD log file "system.bld"...

NGDBUILD done.



#----------------------------------------------#
# Starting program map
# map -o system_map.ncd -w -pr b -ol high -timing -detail system.ngd system.pcf 
#----------------------------------------------#
Release 13.4 - Map O.87xd (nt)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.4/ISE_DS/EDK/data/Xdh_PrimTypeLib.xda> with local file
<C:/Xilinx/13.4/ISE_DS/ISE/data/Xdh_PrimTypeLib.xda>
Using target part "6vlx240tff1156-1".
vvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvv
INFO:Security:56 - Part 'xc6vlx240t' is not a WebPack part.
WARNING:Security:9b - No 'ISE' feature version 2012.01 was available for part
'xc6vlx240t'.
WARNING:Security:42 - Your software subscription period has lapsed. Your current
version of Xilinx tools will continue to function, but you no longer qualify for
Xilinx software updates or new releases.
WARNING:Security:42 - Your software subscription period has lapsed. Your current
version of Xilinx tools will continue to function, but you no longer qualify for
Xilinx software updates or new releases.
----------------------------------------------------------------------
Mapping design into LUTs...
WARNING:MapLib:701 - Signal fmc150_if_dma_0_clk_to_fpga_p connected to top level
   port fmc150_if_dma_0_clk_to_fpga_p has been removed.
WARNING:MapLib:701 - Signal fmc150_if_dma_0_clk_to_fpga_n connected to top level
   port fmc150_if_dma_0_clk_to_fpga_n has been removed.
WARNING:MapLib:701 - Signal fmc150_if_dma_0_ext_trigger_p connected to top level
   port fmc150_if_dma_0_ext_trigger_p has been removed.
WARNING:MapLib:701 - Signal fmc150_if_dma_0_ext_trigger_n connected to top level
   port fmc150_if_dma_0_ext_trigger_n has been removed.
Writing file system_map.ngm...
Running directed packing...
WARNING:Pack:2574 - The F7 multiplexer symbol
   "fmc150_if_dma_0/fmc150_if_dma_0/USER_LOGIC_I/GND_28_o_slv_reg_write_sel[9]_equal_10_o<9>1_1" and its I1 input driver "fmc150_if_dma_0/XST_GND" were
   implemented suboptimally in the same slice component. The function generator
   could not be placed directly driving the F7 multiplexer. The design will
   exhibit suboptimal timing.
Running delay-based LUT packing...
Updating timing models...
WARNING:Timing:3223 - Timing constraint TS_ETHERNET_RX_MAC_ACLK_2_TX_MAC_ACLK = MAXDELAY FROM TIMEGRP "phy_clk_rx" TO TIMEGRP "phy_clk_tx" 8
   ns DATAPATHONLY ignored during timing analysis.
WARNING:Timing:3223 - Timing constraint TS_ETHERNET_TX_MAC_ACLK_2_RX_MAC_ACLK = MAXDELAY FROM TIMEGRP "phy_clk_tx" TO TIMEGRP "phy_clk_rx" 8
   ns DATAPATHONLY ignored during timing analysis.
WARNING:Timing:3223 - Timing constraint TS_ETHERNET_RX_MAC_ACLK_2_GTX_CLK = MAXDELAY FROM TIMEGRP "phy_clk_rx" TO TIMEGRP "clk_gtx" 8 ns
   DATAPATHONLY ignored during timing analysis.
WARNING:Timing:3223 - Timing constraint TS_ETHERNET_GTX_CLK_2_RX_MAC_ACLK = MAXDELAY FROM TIMEGRP "clk_gtx" TO TIMEGRP "phy_clk_rx" 8 ns
   DATAPATHONLY ignored during timing analysis.
INFO:Map:215 - The Interim Design Summary has been generated in the MAP Report
   (.mrp).
Running timing-driven placement...
Total REAL time at the beginning of Placer: 5 mins 48 secs 
Total CPU  time at the beginning of Placer: 5 mins 37 secs 

Phase 1.1  Initial Placement Analysis
Phase 1.1  Initial Placement Analysis (Checksum:6b4454c1) REAL time: 6 mins 25 secs 

Phase 2.7  Design Feasibility Check
WARNING:Place:837 - Partially locked IO Bus is found. 
    Following components of the bus are not locked: 
   	 Comp: fmc150_if_dma_0_up_status<3>
   	 Comp: fmc150_if_dma_0_up_status<0>

INFO:Place:834 - Only a subset of IOs are locked. Out of 168 IOs, 166 are locked
   and 2 are not locked. If you would like to print the names of these IOs,
   please set the environment variable XIL_PAR_DESIGN_CHECK_VERBOSE to 1. 
Phase 2.7  Design Feasibility Check (Checksum:2c5f592b) REAL time: 6 mins 31 secs 

Phase 3.31  Local Placement Optimization
Phase 3.31  Local Placement Optimization (Checksum:485877e7) REAL time: 6 mins 31 secs 

Phase 4.37  Local Placement Optimization
Phase 4.37  Local Placement Optimization (Checksum:485877e7) REAL time: 6 mins 31 secs 

Phase 5.2  Initial Placement for Architecture Specific Features
...
......


There are 12 clock regions on the target FPGA device:
|------------------------------------------|------------------------------------------|
| CLOCKREGION_X0Y5:                        | CLOCKREGION_X1Y5:                        |
|   4 BUFRs available, 0 in use            |   2 BUFRs available, 0 in use            |
|   6 Regional Clock Spines, 0 in use      |   6 Regional Clock Spines, 0 in use      |
|   4 edge BUFIOs available, 0 in use      |   0 edge BUFIOs available, 0 in use      |
|   4 center BUFIOs available, 0 in use    |   4 center BUFIOs available, 0 in use    |
|                                          |                                          |
|------------------------------------------|------------------------------------------|
| CLOCKREGION_X0Y4:                        | CLOCKREGION_X1Y4:                        |
|   4 BUFRs available, 0 in use            |   2 BUFRs available, 0 in use            |
|   6 Regional Clock Spines, 1 in use      |   6 Regional Clock Spines, 1 in use      |
|   4 edge BUFIOs available, 0 in use      |   0 edge BUFIOs available, 0 in use      |
|   4 center BUFIOs available, 0 in use    |   4 center BUFIOs available, 0 in use    |
|                                          |                                          |
|------------------------------------------|------------------------------------------|
| CLOCKREGION_X0Y3:                        | CLOCKREGION_X1Y3:                        |
|   4 BUFRs available, 1 in use            |   2 BUFRs available, 1 in use            |
|   6 Regional Clock Spines, 1 in use      |   6 Regional Clock Spines, 1 in use      |
|   4 edge BUFIOs available, 0 in use      |   0 edge BUFIOs available, 0 in use      |
|   4 center BUFIOs available, 0 in use    |   4 center BUFIOs available, 1 in use    |
|                                          |                                          |
|------------------------------------------|------------------------------------------|
| CLOCKREGION_X0Y2:                        | CLOCKREGION_X1Y2:                        |
|   4 BUFRs available, 0 in use            |   2 BUFRs available, 0 in use            |
|   6 Regional Clock Spines, 1 in use      |   6 Regional Clock Spines, 2 in use      |
|   4 edge BUFIOs available, 0 in use      |   0 edge BUFIOs available, 0 in use      |
|   4 center BUFIOs available, 0 in use    |   4 center BUFIOs available, 0 in use    |
|                                          |                                          |
|------------------------------------------|------------------------------------------|
| CLOCKREGION_X0Y1:                        | CLOCKREGION_X1Y1:                        |
|   4 BUFRs available, 0 in use            |   2 BUFRs available, 1 in use            |
|   6 Regional Clock Spines, 0 in use      |   6 Regional Clock Spines, 1 in use      |
|   4 edge BUFIOs available, 0 in use      |   0 edge BUFIOs available, 0 in use      |
|   4 center BUFIOs available, 0 in use    |   4 center BUFIOs available, 1 in use    |
|                                          |                                          |
|------------------------------------------|------------------------------------------|
| CLOCKREGION_X0Y0:                        | CLOCKREGION_X1Y0:                        |
|   4 BUFRs available, 0 in use            |   2 BUFRs available, 0 in use            |
|   6 Regional Clock Spines, 0 in use      |   6 Regional Clock Spines, 1 in use      |
|   4 edge BUFIOs available, 0 in use      |   0 edge BUFIOs available, 0 in use      |
|   4 center BUFIOs available, 0 in use    |   4 center BUFIOs available, 0 in use    |
|                                          |                                          |
|------------------------------------------|------------------------------------------|


Clock-Region: <CLOCKREGION_X1Y1>
  key resource utilizations (used/available): edge-bufios - 0/0; center-bufios - 1/4; bufrs - 1/2; regional-clock-spines - 1/6
|-----------------------------------------------------------------------------------------------------------------------------------------------------------
|       |    clock    | BRAM |     |    |        |        |       |       |       |      |      |     |      |
|       |    region   | FIFO | DCM | GT | ILOGIC | OLOGIC |   FF  |  LUTM |  LUTL | MULT | EMAC | PPC | PCIe | <- (Types of Resources in Clock Region)
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------
|       | Upper Region| 108  |  0  |  0 |   40   |   40   | 24960 |  9920 | 15040 |  64  |   2  |  0  |   0  | <- Available resources in the upper region
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------
|       |CurrentRegion| 108  |  0  |  0 |   40   |   40   | 24000 |  9760 | 14240 |  64  |   0  |  0  |   1  | <- Available resources in the current region
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------
|       | Lower Region| 120  |  0  |  0 |   40   |   40   | 24960 |  9920 | 15040 |  64  |   0  |  0  |   0  | <- Available resources in the lower region
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------
| clock |    region   |                                                                                      -----------------------------------------------
|  type |  expansion  |                                                                                      | <IO/Regional clock Net Name>
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------
| BUFIO |             |   0  |  0  |  0 |   10   |    0   |     0 |     0 |     0 |   0  |   0  |  0  |   0  | "ETHERNET/ETHERNET/V6HARD_SYS.I_TEMAC/GEN_GMII.I_GMII/gmii_interface/gmii_rx_clk_bufio"
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------
|  BUFR | Upper/Lower |   2  |  0  |  0 |    0   |    0   |   605 |    14 |     0 |   0  |   1  |  0  |   0  | "ETHERNET/ETHERNET/V6HARD_SYS.I_TEMAC/GEN_GMII.I_GMII/rx_mac_aclk_int"
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------


Clock-Region: <CLOCKREGION_X0Y3>
  key resource utilizations (used/available): edge-bufios - 0/4; center-bufios - 0/4; bufrs - 1/4; regional-clock-spines - 1/6
|-----------------------------------------------------------------------------------------------------------------------------------------------------------
|       |    clock    | BRAM |     |    |        |        |       |       |       |      |      |     |      |
|       |    region   | FIFO | DCM | GT | ILOGIC | OLOGIC |   FF  |  LUTM |  LUTL | MULT | EMAC | PPC | PCIe | <- (Types of Resources in Clock Region)
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------
|       | Upper Region|  96  |  0  |  0 |   80   |   80   | 26880 |  9600 | 17280 |  64  |   0  |  0  |   0  | <- Available resources in the upper region
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------
|       |CurrentRegion|  96  |  0  |  0 |   80   |   80   | 23040 |  9600 | 13440 |  64  |   0  |  0  |   0  | <- Available resources in the current region
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------
|       | Lower Region|  96  |  0  |  0 |   80   |   80   | 23040 |  9600 | 13440 |  64  |   0  |  0  |   0  | <- Available resources in the lower region
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------
| clock |    region   |                                                                                      -----------------------------------------------
|  type |  expansion  |                                                                                      | <IO/Regional clock Net Name>
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------
|  BUFR | Upper/Lower |   0  |  0  |  0 |   14   |    0   |    28 |     0 |     0 |   0  |   0  |  0  |   0  | "fmc150_if_dma_0/fmc150_if_dma_0/USER_LOGIC_I/cmp_fmc150_testbench/adc_str"
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------


Clock-Region: <CLOCKREGION_X1Y3>
  key resource utilizations (used/available): edge-bufios - 0/0; center-bufios - 1/4; bufrs - 1/2; regional-clock-spines - 1/6
|-----------------------------------------------------------------------------------------------------------------------------------------------------------
|       |    clock    | BRAM |     |    |        |        |       |       |       |      |      |     |      |
|       |    region   | FIFO | DCM | GT | ILOGIC | OLOGIC |   FF  |  LUTM |  LUTL | MULT | EMAC | PPC | PCIe | <- (Types of Resources in Clock Region)
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------
|       | Upper Region| 108  |  0  |  0 |   40   |   40   | 24960 |  9920 | 15040 |  64  |   2  |  0  |   0  | <- Available resources in the upper region
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------
|       |CurrentRegion| 108  |  0  |  0 |   40   |   40   | 24000 |  9760 | 14240 |  64  |   0  |  0  |   1  | <- Available resources in the current region
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------
|       | Lower Region| 108  |  0  |  0 |   40   |   40   | 24960 |  9920 | 15040 |  64  |   2  |  0  |   0  | <- Available resources in the lower region
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------
| clock |    region   |                                                                                      -----------------------------------------------
|  type |  expansion  |                                                                                      | <IO/Regional clock Net Name>
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------
| BUFIO |             |   0  |  0  |  0 |    9   |    0   |     0 |     0 |     0 |   0  |   0  |  0  |   0  | "DDR3_SDRAM/DDR3_SDRAM/u_memc_ui_top/u_mem_intfc/phy_top0/clk_cpt"
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------
|  BUFR | Upper/Lower |   0  |  0  |  0 |    9   |    0   |   230 |     9 |     0 |   0  |   0  |  0  |   0  | "DDR3_SDRAM/DDR3_SDRAM/u_memc_ui_top/u_mem_intfc/phy_top0/clk_rsync<0>"
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------




######################################################################################
# REGIONAL CLOCKING RESOURCE DISTRIBUTION UCF REPORT:
#
# Number of Regional Clocking Regions in the device: 12  (6 clock spines in each)
# Number of Regional Clock Networks used in this design: 6 (each network can be
# composed of up to 3 clock spines and cover up to 3 regional clock regions)
# 
######################################################################################

# IO-Clock "ETHERNET/ETHERNET/V6HARD_SYS.I_TEMAC/GEN_GMII.I_GMII/gmii_interface/gmii_rx_clk_bufio" driven by
"BUFIODQS_X2Y4"
INST "ETHERNET/ETHERNET/V6HARD_SYS.I_TEMAC/GEN_GMII.I_GMII/gmii_interface/YES_IO_1.bufio_gmii_rx_clk" LOC =
"BUFIODQS_X2Y4" ;
NET "ETHERNET/ETHERNET/V6HARD_SYS.I_TEMAC/GEN_GMII.I_GMII/gmii_interface/gmii_rx_clk_bufio" TNM_NET =
"TN_ETHERNET/ETHERNET/V6HARD_SYS.I_TEMAC/GEN_GMII.I_GMII/gmii_interface/gmii_rx_clk_bufio" ;
TIMEGRP "TN_ETHERNET/ETHERNET/V6HARD_SYS.I_TEMAC/GEN_GMII.I_GMII/gmii_interface/gmii_rx_clk_bufio" AREA_GROUP =
"CLKAG_ETHERNET/ETHERNET/V6HARD_SYS.I_TEMAC/GEN_GMII.I_GMII/gmii_interface/gmii_rx_clk_bufio" ;
AREA_GROUP "CLKAG_ETHERNET/ETHERNET/V6HARD_SYS.I_TEMAC/GEN_GMII.I_GMII/gmii_interface/gmii_rx_clk_bufio" RANGE =
CLOCKREGION_X1Y1;


# IO-Clock "DDR3_SDRAM/DDR3_SDRAM/u_memc_ui_top/u_mem_intfc/phy_top0/clk_cpt" driven by "BUFIODQS_X2Y12"
INST "DDR3_SDRAM/DDR3_SDRAM/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_read/u_phy_rdclk_gen/gen_ck_cpt[0].u_bufio_cpt" LOC
= "BUFIODQS_X2Y12" ;
NET "DDR3_SDRAM/DDR3_SDRAM/u_memc_ui_top/u_mem_intfc/phy_top0/clk_cpt" TNM_NET =
"TN_DDR3_SDRAM/DDR3_SDRAM/u_memc_ui_top/u_mem_intfc/phy_top0/clk_cpt" ;
TIMEGRP "TN_DDR3_SDRAM/DDR3_SDRAM/u_memc_ui_top/u_mem_intfc/phy_top0/clk_cpt" AREA_GROUP =
"CLKAG_DDR3_SDRAM/DDR3_SDRAM/u_memc_ui_top/u_mem_intfc/phy_top0/clk_cpt" ;
AREA_GROUP "CLKAG_DDR3_SDRAM/DDR3_SDRAM/u_memc_ui_top/u_mem_intfc/phy_top0/clk_cpt" RANGE = CLOCKREGION_X1Y3;


# Regional-Clock "ETHERNET/ETHERNET/V6HARD_SYS.I_TEMAC/GEN_GMII.I_GMII/rx_mac_aclk_int" driven by "BUFR_X2Y2"
INST "ETHERNET/ETHERNET/V6HARD_SYS.I_TEMAC/GEN_GMII.I_GMII/gmii_interface/YES_IO_1.bufr_gmii_rx_clk" LOC = "BUFR_X2Y2" ;
NET "ETHERNET/ETHERNET/V6HARD_SYS.I_TEMAC/GEN_GMII.I_GMII/rx_mac_aclk_int" TNM_NET =
"TN_ETHERNET/ETHERNET/V6HARD_SYS.I_TEMAC/GEN_GMII.I_GMII/rx_mac_aclk_int" ;
TIMEGRP "TN_ETHERNET/ETHERNET/V6HARD_SYS.I_TEMAC/GEN_GMII.I_GMII/rx_mac_aclk_int" AREA_GROUP =
"CLKAG_ETHERNET/ETHERNET/V6HARD_SYS.I_TEMAC/GEN_GMII.I_GMII/rx_mac_aclk_int" ;
AREA_GROUP "CLKAG_ETHERNET/ETHERNET/V6HARD_SYS.I_TEMAC/GEN_GMII.I_GMII/rx_mac_aclk_int" RANGE = CLOCKREGION_X1Y1,
CLOCKREGION_X1Y2, CLOCKREGION_X1Y0;


# Regional-Clock "DDR3_SDRAM/DDR3_SDRAM/u_memc_ui_top/u_mem_intfc/phy_top0/clk_rsync<0>" driven by "BUFR_X2Y6"
INST "DDR3_SDRAM/DDR3_SDRAM/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_read/u_phy_rdclk_gen/gen_loop_col0.u_bufr_rsync"
LOC = "BUFR_X2Y6" ;
NET "DDR3_SDRAM/DDR3_SDRAM/u_memc_ui_top/u_mem_intfc/phy_top0/clk_rsync<0>" TNM_NET =
"TN_DDR3_SDRAM/DDR3_SDRAM/u_memc_ui_top/u_mem_intfc/phy_top0/clk_rsync<0>" ;
TIMEGRP "TN_DDR3_SDRAM/DDR3_SDRAM/u_memc_ui_top/u_mem_intfc/phy_top0/clk_rsync<0>" AREA_GROUP =
"CLKAG_DDR3_SDRAM/DDR3_SDRAM/u_memc_ui_top/u_mem_intfc/phy_top0/clk_rsync<0>" ;
AREA_GROUP "CLKAG_DDR3_SDRAM/DDR3_SDRAM/u_memc_ui_top/u_mem_intfc/phy_top0/clk_rsync<0>" RANGE = CLOCKREGION_X1Y3,
CLOCKREGION_X1Y4, CLOCKREGION_X1Y2;


# Regional-Clock "fmc150_if_dma_0/fmc150_if_dma_0/USER_LOGIC_I/cmp_fmc150_testbench/adc_str" driven by "BUFR_X0Y6"
INST "fmc150_if_dma_0/fmc150_if_dma_0/USER_LOGIC_I/cmp_fmc150_testbench/cmp_adc_if/cmp_adc_str/cmp_bufr" LOC =
"BUFR_X0Y6" ;
NET "fmc150_if_dma_0/fmc150_if_dma_0/USER_LOGIC_I/cmp_fmc150_testbench/adc_str" TNM_NET =
"TN_fmc150_if_dma_0/fmc150_if_dma_0/USER_LOGIC_I/cmp_fmc150_testbench/adc_str" ;
TIMEGRP "TN_fmc150_if_dma_0/fmc150_if_dma_0/USER_LOGIC_I/cmp_fmc150_testbench/adc_str" AREA_GROUP =
"CLKAG_fmc150_if_dma_0/fmc150_if_dma_0/USER_LOGIC_I/cmp_fmc150_testbench/adc_str" ;
AREA_GROUP "CLKAG_fmc150_if_dma_0/fmc150_if_dma_0/USER_LOGIC_I/cmp_fmc150_testbench/adc_str" RANGE = CLOCKREGION_X0Y3,
CLOCKREGION_X0Y4, CLOCKREGION_X0Y2;


Phase 5.2  Initial Placement for Architecture Specific Features (Checksum:f82e9782) REAL time: 7 mins 46 secs 

Phase 6.36  Local Placement Optimization
Phase 6.36  Local Placement Optimization (Checksum:f82e9782) REAL time: 7 mins 46 secs 

...
......................................
...................................................................
Phase 7.30  Global Clock Region Assignment


######################################################################################
# GLOBAL CLOCK NET DISTRIBUTION UCF REPORT:
#
# Number of Global Clock Regions : 12
# Number of Global Clock Networks: 13
#
# Clock Region Assignment: SUCCESSFUL

# Location of Clock Components
INST "fmc150_if_dma_0/fmc150_if_dma_0/USER_LOGIC_I/cmp_fmc150_testbench/cmp_fmc150_ctrl/cdce72010_ctrl_inst/serial_clk_BUFG" LOC = "BUFGCTRL_X0Y28" ;
INST "fmc150_if_dma_0/fmc150_if_dma_0/USER_LOGIC_I/cmp_fmc150_testbench/cmp_adc_str_out_bufg" LOC = "BUFGCTRL_X0Y5" ;
INST "fmc150_if_dma_0/fmc150_if_dma_0/USER_LOGIC_I/cmp_fmc150_testbench/cmp_adc_str_2x_out_bufg" LOC = "BUFGCTRL_X0Y6" ;
INST "SysACE_CLK_BUFGP/BUFG" LOC = "BUFGCTRL_X0Y8" ;
INST "fmc150_if_dma_0/fmc150_if_dma_0/USER_LOGIC_I/cmp_fmc150_testbench/cmp_fmc150_ctrl/cdce72010_ctrl_inst/clk_div_3_BUFG" LOC = "BUFGCTRL_X0Y29" ;
INST "chipscope_icon_0/chipscope_icon_0/i_chipscope_icon_0/U0/U_ICON/I_YES_BSCAN.U_BS/I_USE_SOFTBSCAN_EQ0.I_USE_XST_TCK_WORKAROUND_EQ1.U_ICON_BSCAN_BUFG/U_BUFG" LOC = "BUFGCTRL_X0Y30" ;
INST "clock_generator_0/clock_generator_0/MMCM0_CLKOUT0_BUFG_INST" LOC = "BUFGCTRL_X0Y2" ;
INST "clock_generator_0/clock_generator_0/MMCM0_CLKOUT1_BUFG_INST" LOC = "BUFGCTRL_X0Y3" ;
INST "clock_generator_0/clock_generator_0/MMCM0_CLKOUT2_BUFG_INST" LOC = "BUFGCTRL_X0Y4" ;
INST "clock_generator_0/clock_generator_0/MMCM2_CLKOUT0_BUFG_INST" LOC = "BUFGCTRL_X0Y1" ;
INST "ETHERNET/ETHERNET/V6HARD_SYS.I_TEMAC/GEN_GMII.I_GMII/BUFGMUX_SPEED_CLK" LOC = "BUFGCTRL_X0Y0" ;
INST "fmc150_if_dma_0/fmc150_if_dma_0/USER_LOGIC_I/cmp_fmc150_testbench/cmp_clkf_bufg" LOC = "BUFGCTRL_X0Y7" ;
INST "debug_module/debug_module/BUFG_DRCK" LOC = "BUFGCTRL_X0Y31" ;
INST "SysACE_CLK" LOC = "AE16" ;
INST "ETHERNET_MII_TX_CLK" LOC = "AD12" ;
INST "CLK_P" LOC = "J9" ;
INST "DDR3_SDRAM/DDR3_SDRAM/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_read/u_phy_rdclk_gen/gen_loop_col0.u_bufr_rsync" LOC = "BUFR_X2Y6" ;
INST "fmc150_if_dma_0/fmc150_if_dma_0/USER_LOGIC_I/cmp_fmc150_testbench/cmp_adc_if/cmp_adc_str/cmp_bufr" LOC = "BUFR_X0Y6" ;
INST "ETHERNET/ETHERNET/V6HARD_SYS.I_TEMAC/GEN_GMII.I_GMII/gmii_interface/YES_IO_1.bufr_gmii_rx_clk" LOC = "BUFR_X2Y2" ;
INST "clock_generator_0/clock_generator_0/MMCM0_INST/MMCM_ADV_inst" LOC = "MMCM_ADV_X0Y5" ;
INST "clock_generator_0/clock_generator_0/MMCM2_INST/MMCM_ADV_inst" LOC = "MMCM_ADV_X0Y0" ;
INST "fmc150_if_dma_0/fmc150_if_dma_0/USER_LOGIC_I/cmp_fmc150_testbench/cmp_mmcm_adc" LOC = "MMCM_ADV_X0Y4" ;

# fmc150_if_dma_0/fmc150_if_dma_0/USER_LOGIC_I/cmp_fmc150_testbench/cmp_fmc150_ctrl/cdce72010_ctrl_inst/serial_clk_BUFG driven by BUFGCTRL_X0Y28
NET "fmc150_if_dma_0/fmc150_if_dma_0/USER_LOGIC_I/cmp_fmc150_testbench/cmp_fmc150_ctrl/cdce72010_ctrl_inst/serial_clk_BUFG" TNM_NET = "TN_fmc150_if_dma_0/fmc150_if_dma_0/USER_LOGIC_I/cmp_fmc150_testbench/cmp_fmc150_ctrl/cdce72010_ctrl_inst/serial_clk_BUFG" ;
TIMEGRP "TN_fmc150_if_dma_0/fmc150_if_dma_0/USER_LOGIC_I/cmp_fmc150_testbench/cmp_fmc150_ctrl/cdce72010_ctrl_inst/serial_clk_BUFG" AREA_GROUP = "CLKAG_fmc150_if_dma_0/fmc150_if_dma_0/USER_LOGIC_I/cmp_fmc150_testbench/cmp_fmc150_ctrl/cdce72010_ctrl_inst/serial_clk_BUFG" ;
AREA_GROUP "CLKAG_fmc150_if_dma_0/fmc150_if_dma_0/USER_LOGIC_I/cmp_fmc150_testbench/cmp_fmc150_ctrl/cdce72010_ctrl_inst/serial_clk_BUFG" RANGE =   CLOCKREGION_X0Y0, CLOCKREGION_X1Y0, CLOCKREGION_X0Y1, CLOCKREGION_X1Y1, CLOCKREGION_X0Y2, CLOCKREGION_X1Y2, CLOCKREGION_X0Y3, CLOCKREGION_X1Y3, CLOCKREGION_X0Y4, CLOCKREGION_X1Y4, CLOCKREGION_X0Y5, CLOCKREGION_X1Y5 ;

# bpm_ddc_0_bpm_ddc_debug_clk_o_0 driven by BUFGCTRL_X0Y5
NET "bpm_ddc_0_bpm_ddc_debug_clk_o_0" TNM_NET = "TN_bpm_ddc_0_bpm_ddc_debug_clk_o_0" ;
TIMEGRP "TN_bpm_ddc_0_bpm_ddc_debug_clk_o_0" AREA_GROUP = "CLKAG_bpm_ddc_0_bpm_ddc_debug_clk_o_0" ;
AREA_GROUP "CLKAG_bpm_ddc_0_bpm_ddc_debug_clk_o_0" RANGE =   CLOCKREGION_X0Y0, CLOCKREGION_X1Y0, CLOCKREGION_X0Y1, CLOCKREGION_X1Y1, CLOCKREGION_X0Y2, CLOCKREGION_X1Y2, CLOCKREGION_X0Y3, CLOCKREGION_X1Y3, CLOCKREGION_X0Y4, CLOCKREGION_X1Y4, CLOCKREGION_X0Y5, CLOCKREGION_X1Y5 ;

# fmc150_if_dma_0/fmc150_if_dma_0/USER_LOGIC_I/cmp_fmc150_testbench/clk_adc_2x driven by BUFGCTRL_X0Y6
NET "fmc150_if_dma_0/fmc150_if_dma_0/USER_LOGIC_I/cmp_fmc150_testbench/clk_adc_2x" TNM_NET = "TN_fmc150_if_dma_0/fmc150_if_dma_0/USER_LOGIC_I/cmp_fmc150_testbench/clk_adc_2x" ;
TIMEGRP "TN_fmc150_if_dma_0/fmc150_if_dma_0/USER_LOGIC_I/cmp_fmc150_testbench/clk_adc_2x" AREA_GROUP = "CLKAG_fmc150_if_dma_0/fmc150_if_dma_0/USER_LOGIC_I/cmp_fmc150_testbench/clk_adc_2x" ;
AREA_GROUP "CLKAG_fmc150_if_dma_0/fmc150_if_dma_0/USER_LOGIC_I/cmp_fmc150_testbench/clk_adc_2x" RANGE =   CLOCKREGION_X0Y3, CLOCKREGION_X1Y3, CLOCKREGION_X0Y4, CLOCKREGION_X1Y4, CLOCKREGION_X0Y5, CLOCKREGION_X1Y5 ;

# SysACE_CLK_BUFGP driven by BUFGCTRL_X0Y8
NET "SysACE_CLK_BUFGP" TNM_NET = "TN_SysACE_CLK_BUFGP" ;
TIMEGRP "TN_SysACE_CLK_BUFGP" AREA_GROUP = "CLKAG_SysACE_CLK_BUFGP" ;
AREA_GROUP "CLKAG_SysACE_CLK_BUFGP" RANGE =   CLOCKREGION_X0Y0, CLOCKREGION_X1Y0, CLOCKREGION_X0Y1, CLOCKREGION_X1Y1, CLOCKREGION_X0Y2, CLOCKREGION_X1Y2, CLOCKREGION_X0Y3, CLOCKREGION_X1Y3, CLOCKREGION_X0Y4, CLOCKREGION_X1Y4, CLOCKREGION_X0Y5, CLOCKREGION_X1Y5 ;

# fmc150_if_dma_0/fmc150_if_dma_0/USER_LOGIC_I/cmp_fmc150_testbench/cmp_fmc150_ctrl/cdce72010_ctrl_inst/clk_div_3_BUFG driven by BUFGCTRL_X0Y29
NET "fmc150_if_dma_0/fmc150_if_dma_0/USER_LOGIC_I/cmp_fmc150_testbench/cmp_fmc150_ctrl/cdce72010_ctrl_inst/clk_div_3_BUFG" TNM_NET = "TN_fmc150_if_dma_0/fmc150_if_dma_0/USER_LOGIC_I/cmp_fmc150_testbench/cmp_fmc150_ctrl/cdce72010_ctrl_inst/clk_div_3_BUFG" ;
TIMEGRP "TN_fmc150_if_dma_0/fmc150_if_dma_0/USER_LOGIC_I/cmp_fmc150_testbench/cmp_fmc150_ctrl/cdce72010_ctrl_inst/clk_div_3_BUFG" AREA_GROUP = "CLKAG_fmc150_if_dma_0/fmc150_if_dma_0/USER_LOGIC_I/cmp_fmc150_testbench/cmp_fmc150_ctrl/cdce72010_ctrl_inst/clk_div_3_BUFG" ;
AREA_GROUP "CLKAG_fmc150_if_dma_0/fmc150_if_dma_0/USER_LOGIC_I/cmp_fmc150_testbench/cmp_fmc150_ctrl/cdce72010_ctrl_inst/clk_div_3_BUFG" RANGE =   CLOCKREGION_X0Y0, CLOCKREGION_X1Y0, CLOCKREGION_X0Y1, CLOCKREGION_X1Y1, CLOCKREGION_X0Y2, CLOCKREGION_X1Y2, CLOCKREGION_X0Y3, CLOCKREGION_X1Y3, CLOCKREGION_X0Y4, CLOCKREGION_X1Y4, CLOCKREGION_X0Y5, CLOCKREGION_X1Y5 ;

# chipscope_icon_0_control0<0> driven by BUFGCTRL_X0Y30
NET "chipscope_icon_0_control0<0>" TNM_NET = "TN_chipscope_icon_0_control0<0>" ;
TIMEGRP "TN_chipscope_icon_0_control0<0>" AREA_GROUP = "CLKAG_chipscope_icon_0_control0<0>" ;
AREA_GROUP "CLKAG_chipscope_icon_0_control0<0>" RANGE =   CLOCKREGION_X0Y0, CLOCKREGION_X1Y0, CLOCKREGION_X0Y1, CLOCKREGION_X1Y1, CLOCKREGION_X0Y2, CLOCKREGION_X1Y2, CLOCKREGION_X0Y3, CLOCKREGION_X1Y3, CLOCKREGION_X0Y4, CLOCKREGION_X1Y4, CLOCKREGION_X0Y5, CLOCKREGION_X1Y5 ;

# clk_100_0000MHzMMCM0 driven by BUFGCTRL_X0Y2
NET "clk_100_0000MHzMMCM0" TNM_NET = "TN_clk_100_0000MHzMMCM0" ;
TIMEGRP "TN_clk_100_0000MHzMMCM0" AREA_GROUP = "CLKAG_clk_100_0000MHzMMCM0" ;
AREA_GROUP "CLKAG_clk_100_0000MHzMMCM0" RANGE =   CLOCKREGION_X0Y0, CLOCKREGION_X1Y0, CLOCKREGION_X0Y1, CLOCKREGION_X1Y1, CLOCKREGION_X0Y2, CLOCKREGION_X1Y2, CLOCKREGION_X0Y3, CLOCKREGION_X1Y3, CLOCKREGION_X0Y4, CLOCKREGION_X1Y4, CLOCKREGION_X0Y5, CLOCKREGION_X1Y5 ;

# bpm_ddc_0_dma_debug_clk_o_0 driven by BUFGCTRL_X0Y3
NET "bpm_ddc_0_dma_debug_clk_o_0" TNM_NET = "TN_bpm_ddc_0_dma_debug_clk_o_0" ;
TIMEGRP "TN_bpm_ddc_0_dma_debug_clk_o_0" AREA_GROUP = "CLKAG_bpm_ddc_0_dma_debug_clk_o_0" ;
AREA_GROUP "CLKAG_bpm_ddc_0_dma_debug_clk_o_0" RANGE =   CLOCKREGION_X0Y0, CLOCKREGION_X1Y0, CLOCKREGION_X0Y1, CLOCKREGION_X1Y1, CLOCKREGION_X0Y2, CLOCKREGION_X1Y2, CLOCKREGION_X0Y3, CLOCKREGION_X1Y3, CLOCKREGION_X0Y4, CLOCKREGION_X1Y4, CLOCKREGION_X0Y5, CLOCKREGION_X1Y5 ;

# clk_400_0000MHzMMCM0 driven by BUFGCTRL_X0Y4
NET "clk_400_0000MHzMMCM0" TNM_NET = "TN_clk_400_0000MHzMMCM0" ;
TIMEGRP "TN_clk_400_0000MHzMMCM0" AREA_GROUP = "CLKAG_clk_400_0000MHzMMCM0" ;
AREA_GROUP "CLKAG_clk_400_0000MHzMMCM0" RANGE =   CLOCKREGION_X0Y0, CLOCKREGION_X1Y0, CLOCKREGION_X0Y1, CLOCKREGION_X1Y1, CLOCKREGION_X0Y2, CLOCKREGION_X1Y2, CLOCKREGION_X0Y3, CLOCKREGION_X1Y3, CLOCKREGION_X0Y4, CLOCKREGION_X1Y4, CLOCKREGION_X0Y5, CLOCKREGION_X1Y5 ;

# clk_125_0000MHz driven by BUFGCTRL_X0Y1
NET "clk_125_0000MHz" TNM_NET = "TN_clk_125_0000MHz" ;
TIMEGRP "TN_clk_125_0000MHz" AREA_GROUP = "CLKAG_clk_125_0000MHz" ;
AREA_GROUP "CLKAG_clk_125_0000MHz" RANGE =   CLOCKREGION_X0Y0, CLOCKREGION_X1Y0, CLOCKREGION_X0Y1, CLOCKREGION_X1Y1, CLOCKREGION_X0Y2, CLOCKREGION_X1Y2, CLOCKREGION_X0Y3, CLOCKREGION_X1Y3, CLOCKREGION_X0Y4, CLOCKREGION_X1Y4, CLOCKREGION_X0Y5, CLOCKREGION_X1Y5 ;

# ETHERNET/ETHERNET/V6HARD_SYS.I_TEMAC/GEN_GMII.I_GMII/tx_mac_aclk_int driven by BUFGCTRL_X0Y0
NET "ETHERNET/ETHERNET/V6HARD_SYS.I_TEMAC/GEN_GMII.I_GMII/tx_mac_aclk_int" TNM_NET = "TN_ETHERNET/ETHERNET/V6HARD_SYS.I_TEMAC/GEN_GMII.I_GMII/tx_mac_aclk_int" ;
TIMEGRP "TN_ETHERNET/ETHERNET/V6HARD_SYS.I_TEMAC/GEN_GMII.I_GMII/tx_mac_aclk_int" AREA_GROUP = "CLKAG_ETHERNET/ETHERNET/V6HARD_SYS.I_TEMAC/GEN_GMII.I_GMII/tx_mac_aclk_int" ;
AREA_GROUP "CLKAG_ETHERNET/ETHERNET/V6HARD_SYS.I_TEMAC/GEN_GMII.I_GMII/tx_mac_aclk_int" RANGE =   CLOCKREGION_X0Y0, CLOCKREGION_X1Y0, CLOCKREGION_X0Y1, CLOCKREGION_X1Y1, CLOCKREGION_X0Y2, CLOCKREGION_X1Y2, CLOCKREGION_X0Y3, CLOCKREGION_X1Y3, CLOCKREGION_X0Y4, CLOCKREGION_X1Y4, CLOCKREGION_X0Y5, CLOCKREGION_X1Y5 ;

# fmc150_if_dma_0/fmc150_if_dma_0/USER_LOGIC_I/cmp_fmc150_testbench/adc_str_fbin driven by BUFGCTRL_X0Y7
NET "fmc150_if_dma_0/fmc150_if_dma_0/USER_LOGIC_I/cmp_fmc150_testbench/adc_str_fbin" TNM_NET = "TN_fmc150_if_dma_0/fmc150_if_dma_0/USER_LOGIC_I/cmp_fmc150_testbench/adc_str_fbin" ;
TIMEGRP "TN_fmc150_if_dma_0/fmc150_if_dma_0/USER_LOGIC_I/cmp_fmc150_testbench/adc_str_fbin" AREA_GROUP = "CLKAG_fmc150_if_dma_0/fmc150_if_dma_0/USER_LOGIC_I/cmp_fmc150_testbench/adc_str_fbin" ;
AREA_GROUP "CLKAG_fmc150_if_dma_0/fmc150_if_dma_0/USER_LOGIC_I/cmp_fmc150_testbench/adc_str_fbin" RANGE =   CLOCKREGION_X0Y0, CLOCKREGION_X1Y0, CLOCKREGION_X0Y1, CLOCKREGION_X1Y1, CLOCKREGION_X0Y2, CLOCKREGION_X1Y2 ;

# microblaze_0_debug_Dbg_Clk driven by BUFGCTRL_X0Y31
NET "microblaze_0_debug_Dbg_Clk" TNM_NET = "TN_microblaze_0_debug_Dbg_Clk" ;
TIMEGRP "TN_microblaze_0_debug_Dbg_Clk" AREA_GROUP = "CLKAG_microblaze_0_debug_Dbg_Clk" ;
AREA_GROUP "CLKAG_microblaze_0_debug_Dbg_Clk" RANGE =   CLOCKREGION_X0Y0, CLOCKREGION_X1Y0, CLOCKREGION_X0Y1, CLOCKREGION_X1Y1, CLOCKREGION_X0Y2, CLOCKREGION_X1Y2, CLOCKREGION_X0Y3, CLOCKREGION_X1Y3, CLOCKREGION_X0Y4, CLOCKREGION_X1Y4, CLOCKREGION_X0Y5, CLOCKREGION_X1Y5 ;

# NOTE: 
# This report is provided to help reproduce successful clock-region 
# assignments. The report provides range constraints for all global 
# clock networks, in a format that is directly usable in ucf files. 
#
#END of Global Clock Net Distribution UCF Constraints
######################################################################################


######################################################################################
GLOBAL CLOCK NET LOADS DISTRIBUTION REPORT:

Number of Global Clock Regions : 12
Number of Global Clock Networks: 20

Clock Region Assignment: SUCCESSFUL

Clock-Region: <CLOCKREGION_X0Y0> 
 key resource utilizations (used/available): global-clocks - 3/12 ;
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
   BRAM |   MMCM |     GT |    IOB | ILOGIC | OLOGIC |   MULT |   BUFG |  TEMAC |   PCIE | IDLYCT | LUTRAM |     FF | <- (Types of Resources in this  Region)
   FIFO |        |        |        |        |        |        |        |        |        |        |        |        |
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
     96 |      2 |      0 |     80 |     80 |     80 |     64 |      0 |      0 |      0 |      2 |   9600 |  26880 | <- (Available Resources in this Region)
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
        |        |        |        |        |        |        |        |        |        |        |        |        | <Global clock Net Name>
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      9 |SysACE_CLK_BUFGP
      9 |      0 |      0 |      0 |      0 |      0 |      3 |      0 |      0 |      0 |      0 |    422 |   1629 |clk_100_0000MHzMMCM0
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |     15 |     97 |microblaze_0_debug_Dbg_Clk
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      9 |      0 |      0 |      0 |      0 |      0 |      3 |      0 |      0 |      0 |      0 |    437 |   1735 | Total 
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------


Clock-Region: <CLOCKREGION_X1Y0> 
 key resource utilizations (used/available): global-clocks - 4/12 ;
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
   BRAM |   MMCM |     GT |    IOB | ILOGIC | OLOGIC |   MULT |   BUFG |  TEMAC |   PCIE | IDLYCT | LUTRAM |     FF | <- (Types of Resources in this  Region)
   FIFO |        |        |        |        |        |        |        |        |        |        |        |        |
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
    120 |      0 |      4 |     40 |     40 |     40 |     64 |      0 |      0 |      0 |      1 |   9920 |  24960 | <- (Available Resources in this Region)
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
        |        |        |        |        |        |        |        |        |        |        |        |        | <Global clock Net Name>
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      2 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |    149 |ETHERNET/ETHERNET/V6HARD_SYS.I_TEMAC/GEN_GMII.I_GMII/tx_mac_aclk_int
      0 |      0 |      0 |      0 |      8 |     18 |      0 |      0 |      0 |      0 |      0 |      0 |      2 |SysACE_CLK_BUFGP
      2 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      6 |    200 |clk_100_0000MHzMMCM0
      2 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      9 |fmc150_if_dma_0/fmc150_if_dma_0/USER_LOGIC_I/cmp_fmc150_testbench/cmp_fmc150_ctrl/cdce72010_ctrl_inst/serial_clk_BUFG
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      6 |      0 |      0 |      0 |      8 |     18 |      0 |      0 |      0 |      0 |      0 |      6 |    360 | Total 
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------


Clock-Region: <CLOCKREGION_X0Y1> 
 key resource utilizations (used/available): global-clocks - 6/12 ;
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
   BRAM |   MMCM |     GT |    IOB | ILOGIC | OLOGIC |   MULT |   BUFG |  TEMAC |   PCIE | IDLYCT | LUTRAM |     FF | <- (Types of Resources in this  Region)
   FIFO |        |        |        |        |        |        |        |        |        |        |        |        |
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
     96 |      2 |      0 |     80 |     80 |     80 |     64 |      0 |      0 |      0 |      2 |   9600 |  26880 | <- (Available Resources in this Region)
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
        |        |        |        |        |        |        |        |        |        |        |        |        | <Global clock Net Name>
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |     15 |SysACE_CLK_BUFGP
      1 |      0 |      0 |      0 |      0 |      0 |     13 |      0 |      0 |      0 |      0 |      0 |    239 |bpm_ddc_0_bpm_ddc_debug_clk_o_0
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      2 |    169 |bpm_ddc_0_dma_debug_clk_o_0
      3 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |    918 |   4326 |clk_100_0000MHzMMCM0
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |     86 |fmc150_if_dma_0/fmc150_if_dma_0/USER_LOGIC_I/cmp_fmc150_testbench/cmp_fmc150_ctrl/cdce72010_ctrl_inst/serial_clk_BUFG
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |     32 |     62 |microblaze_0_debug_Dbg_Clk
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      4 |      0 |      0 |      0 |      0 |      0 |     13 |      0 |      0 |      0 |      0 |    952 |   4897 | Total 
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------


Clock-Region: <CLOCKREGION_X1Y1> 
 key resource utilizations (used/available): global-clocks - 7/12 ;
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
   BRAM |   MMCM |     GT |    IOB | ILOGIC | OLOGIC |   MULT |   BUFG |  TEMAC |   PCIE | IDLYCT | LUTRAM |     FF | <- (Types of Resources in this  Region)
   FIFO |        |        |        |        |        |        |        |        |        |        |        |        |
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
    108 |      0 |      4 |     40 |     40 |     40 |     64 |      0 |      0 |      1 |      1 |   9760 |  24000 | <- (Available Resources in this Region)
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
        |        |        |        |        |        |        |        |        |        |        |        |        | <Global clock Net Name>
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      0 |      0 |      0 |      0 |      0 |     11 |      0 |      0 |      0 |      0 |      0 |      0 |    100 |ETHERNET/ETHERNET/V6HARD_SYS.I_TEMAC/GEN_GMII.I_GMII/tx_mac_aclk_int
     18 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      1 |    297 |    521 |bpm_ddc_0_dma_debug_clk_o_0
     17 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |     56 |     32 |chipscope_icon_0_control0<0>
      1 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |    348 |   1192 |clk_100_0000MHzMMCM0
      0 |      0 |      0 |      0 |      0 |      1 |      0 |      0 |      0 |      0 |      0 |      4 |     17 |clk_125_0000MHz
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |     20 |fmc150_if_dma_0/fmc150_if_dma_0/USER_LOGIC_I/cmp_fmc150_testbench/cmp_fmc150_ctrl/cdce72010_ctrl_inst/serial_clk_BUFG
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      2 |      0 |microblaze_0_debug_Dbg_Clk
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
     36 |      0 |      0 |      0 |      0 |     12 |      0 |      0 |      0 |      0 |      1 |    707 |   1882 | Total 
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------


Clock-Region: <CLOCKREGION_X0Y2> 
 key resource utilizations (used/available): global-clocks - 6/12 ;
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
   BRAM |   MMCM |     GT |    IOB | ILOGIC | OLOGIC |   MULT |   BUFG |  TEMAC |   PCIE | IDLYCT | LUTRAM |     FF | <- (Types of Resources in this  Region)
   FIFO |        |        |        |        |        |        |        |        |        |        |        |        |
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
     96 |      2 |      0 |     80 |     80 |     80 |     64 |     16 |      0 |      0 |      2 |   9600 |  23040 | <- (Available Resources in this Region)
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
        |        |        |        |        |        |        |        |        |        |        |        |        | <Global clock Net Name>
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      0 |      0 |      0 |      0 |      0 |      0 |      4 |      0 |      0 |      0 |      0 |      0 |    544 |bpm_ddc_0_bpm_ddc_debug_clk_o_0
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |    588 |   1543 |bpm_ddc_0_dma_debug_clk_o_0
      1 |      0 |      0 |      0 |      1 |      1 |      0 |      0 |      0 |      0 |      0 |    412 |   2210 |clk_100_0000MHzMMCM0
      1 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |     79 |fmc150_if_dma_0/fmc150_if_dma_0/USER_LOGIC_I/cmp_fmc150_testbench/cmp_fmc150_ctrl/cdce72010_ctrl_inst/clk_div_3_BUFG
      2 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |    182 |fmc150_if_dma_0/fmc150_if_dma_0/USER_LOGIC_I/cmp_fmc150_testbench/cmp_fmc150_ctrl/cdce72010_ctrl_inst/serial_clk_BUFG
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      4 |microblaze_0_debug_Dbg_Clk
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      4 |      0 |      0 |      0 |      1 |      1 |      4 |      0 |      0 |      0 |      0 |   1000 |   4562 | Total 
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------


Clock-Region: <CLOCKREGION_X1Y2> 
 key resource utilizations (used/available): global-clocks - 6/12 ;
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
   BRAM |   MMCM |     GT |    IOB | ILOGIC | OLOGIC |   MULT |   BUFG |  TEMAC |   PCIE | IDLYCT | LUTRAM |     FF | <- (Types of Resources in this  Region)
   FIFO |        |        |        |        |        |        |        |        |        |        |        |        |
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
    108 |      0 |      4 |     40 |     40 |     40 |     64 |      0 |      2 |      0 |      1 |   9920 |  24960 | <- (Available Resources in this Region)
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
        |        |        |        |        |        |        |        |        |        |        |        |        | <Global clock Net Name>
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      1 |      0 |      0 |      0 |     30 |ETHERNET/ETHERNET/V6HARD_SYS.I_TEMAC/GEN_GMII.I_GMII/tx_mac_aclk_int
      2 |      0 |      0 |      0 |      0 |      0 |      6 |      0 |      0 |      0 |      0 |      0 |    367 |bpm_ddc_0_bpm_ddc_debug_clk_o_0
     15 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |    283 |   1060 |bpm_ddc_0_dma_debug_clk_o_0
     12 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |     21 |     56 |chipscope_icon_0_control0<0>
      3 |      0 |      0 |      0 |      1 |      0 |      0 |      0 |      1 |      0 |      0 |     72 |    666 |clk_100_0000MHzMMCM0
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      4 |     15 |microblaze_0_debug_Dbg_Clk
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
     32 |      0 |      0 |      0 |      1 |      0 |      6 |      0 |      2 |      0 |      0 |    380 |   2194 | Total 
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------


Clock-Region: <CLOCKREGION_X0Y3> 
 key resource utilizations (used/available): global-clocks - 7/12 ;
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
   BRAM |   MMCM |     GT |    IOB | ILOGIC | OLOGIC |   MULT |   BUFG |  TEMAC |   PCIE | IDLYCT | LUTRAM |     FF | <- (Types of Resources in this  Region)
   FIFO |        |        |        |        |        |        |        |        |        |        |        |        |
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
     96 |      2 |      0 |     80 |     80 |     80 |     64 |     16 |      0 |      0 |      2 |   9600 |  23040 | <- (Available Resources in this Region)
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
        |        |        |        |        |        |        |        |        |        |        |        |        | <Global clock Net Name>
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
     34 |      0 |      0 |      0 |      0 |     10 |     25 |      0 |      0 |      0 |      0 |   2227 |   5027 |bpm_ddc_0_bpm_ddc_debug_clk_o_0
      1 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |    140 |    590 |bpm_ddc_0_dma_debug_clk_o_0
     30 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |     32 |      0 |chipscope_icon_0_control0<0>
      0 |      0 |      0 |      0 |      1 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |    528 |clk_100_0000MHzMMCM0
      0 |      0 |      0 |      0 |      0 |     10 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |fmc150_if_dma_0/fmc150_if_dma_0/USER_LOGIC_I/cmp_fmc150_testbench/clk_adc_2x
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      1 |fmc150_if_dma_0/fmc150_if_dma_0/USER_LOGIC_I/cmp_fmc150_testbench/cmp_fmc150_ctrl/cdce72010_ctrl_inst/clk_div_3_BUFG
      0 |      0 |      0 |      0 |      2 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |fmc150_if_dma_0/fmc150_if_dma_0/USER_LOGIC_I/cmp_fmc150_testbench/cmp_fmc150_ctrl/cdce72010_ctrl_inst/serial_clk_BUFG
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
     65 |      0 |      0 |      0 |      3 |     20 |     25 |      0 |      0 |      0 |      0 |   2399 |   6146 | Total 
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------


Clock-Region: <CLOCKREGION_X1Y3> 
 key resource utilizations (used/available): global-clocks - 6/12 ;
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
   BRAM |   MMCM |     GT |    IOB | ILOGIC | OLOGIC |   MULT |   BUFG |  TEMAC |   PCIE | IDLYCT | LUTRAM |     FF | <- (Types of Resources in this  Region)
   FIFO |        |        |        |        |        |        |        |        |        |        |        |        |
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
    108 |      0 |      4 |     40 |     40 |     40 |     64 |      0 |      0 |      1 |      1 |   9760 |  24000 | <- (Available Resources in this Region)
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
        |        |        |        |        |        |        |        |        |        |        |        |        | <Global clock Net Name>
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
     13 |      0 |      0 |      0 |      0 |      0 |      6 |      0 |      0 |      0 |      0 |    965 |   1267 |bpm_ddc_0_bpm_ddc_debug_clk_o_0
     29 |      0 |      0 |      0 |      0 |     13 |      0 |      0 |      0 |      0 |      1 |    421 |   2107 |bpm_ddc_0_dma_debug_clk_o_0
     29 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |     82 |    100 |chipscope_icon_0_control0<0>
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      3 |clk_100_0000MHzMMCM0
      0 |      0 |      0 |      0 |      9 |     13 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |clk_400_0000MHzMMCM0
      0 |      0 |      0 |      0 |      0 |      2 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |clk_400_0000MHzMMCM0_nobuf_varphase
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
     71 |      0 |      0 |      0 |      9 |     28 |      6 |      0 |      0 |      0 |      1 |   1468 |   3477 | Total 
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------


Clock-Region: <CLOCKREGION_X0Y4> 
 key resource utilizations (used/available): global-clocks - 5/12 ;
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
   BRAM |   MMCM |     GT |    IOB | ILOGIC | OLOGIC |   MULT |   BUFG |  TEMAC |   PCIE | IDLYCT | LUTRAM |     FF | <- (Types of Resources in this  Region)
   FIFO |        |        |        |        |        |        |        |        |        |        |        |        |
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
     96 |      2 |      0 |     80 |     80 |     80 |     64 |      0 |      0 |      0 |      2 |   9600 |  26880 | <- (Available Resources in this Region)
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
        |        |        |        |        |        |        |        |        |        |        |        |        | <Global clock Net Name>
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
     26 |      0 |      0 |      0 |      0 |      0 |      5 |      0 |      0 |      0 |      0 |   1176 |   2898 |bpm_ddc_0_bpm_ddc_debug_clk_o_0
     10 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      1 |      0 |   1835 |bpm_ddc_0_dma_debug_clk_o_0
     19 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |     16 |     22 |chipscope_icon_0_control0<0>
      4 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |    552 |clk_100_0000MHzMMCM0
      0 |      0 |      0 |      0 |      1 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |fmc150_if_dma_0/fmc150_if_dma_0/USER_LOGIC_I/cmp_fmc150_testbench/cmp_fmc150_ctrl/cdce72010_ctrl_inst/clk_div_3_BUFG
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
     59 |      0 |      0 |      0 |      1 |      0 |      5 |      0 |      0 |      0 |      1 |   1192 |   5307 | Total 
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------


Clock-Region: <CLOCKREGION_X1Y4> 
 key resource utilizations (used/available): global-clocks - 4/12 ;
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
   BRAM |   MMCM |     GT |    IOB | ILOGIC | OLOGIC |   MULT |   BUFG |  TEMAC |   PCIE | IDLYCT | LUTRAM |     FF | <- (Types of Resources in this  Region)
   FIFO |        |        |        |        |        |        |        |        |        |        |        |        |
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
    108 |      0 |      4 |     40 |     40 |     40 |     64 |      0 |      2 |      0 |      1 |   9920 |  24960 | <- (Available Resources in this Region)
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
        |        |        |        |        |        |        |        |        |        |        |        |        | <Global clock Net Name>
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
     29 |      0 |      0 |      0 |      0 |      0 |      2 |      0 |      0 |      0 |      0 |    713 |   1371 |bpm_ddc_0_bpm_ddc_debug_clk_o_0
     23 |      0 |      0 |      0 |      0 |     24 |      0 |      0 |      0 |      0 |      0 |    112 |    878 |bpm_ddc_0_dma_debug_clk_o_0
     20 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |     48 |     16 |chipscope_icon_0_control0<0>
      0 |      0 |      0 |      0 |      0 |     23 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |clk_400_0000MHzMMCM0
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
     72 |      0 |      0 |      0 |      0 |     47 |      2 |      0 |      0 |      0 |      0 |    873 |   2265 | Total 
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------


Clock-Region: <CLOCKREGION_X0Y5> 
 key resource utilizations (used/available): global-clocks - 4/12 ;
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
   BRAM |   MMCM |     GT |    IOB | ILOGIC | OLOGIC |   MULT |   BUFG |  TEMAC |   PCIE | IDLYCT | LUTRAM |     FF | <- (Types of Resources in this  Region)
   FIFO |        |        |        |        |        |        |        |        |        |        |        |        |
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
     96 |      2 |      0 |     80 |     80 |     80 |     64 |      0 |      0 |      0 |      2 |   9600 |  26880 | <- (Available Resources in this Region)
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
        |        |        |        |        |        |        |        |        |        |        |        |        | <Global clock Net Name>
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
     31 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |    150 |   2158 |bpm_ddc_0_bpm_ddc_debug_clk_o_0
      3 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |     29 |bpm_ddc_0_dma_debug_clk_o_0
     24 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |chipscope_icon_0_control0<0>
      2 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |     30 |clk_100_0000MHzMMCM0
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
     60 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |    150 |   2217 | Total 
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------


Clock-Region: <CLOCKREGION_X1Y5> 
 key resource utilizations (used/available): global-clocks - 3/12 ;
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
   BRAM |   MMCM |     GT |    IOB | ILOGIC | OLOGIC |   MULT |   BUFG |  TEMAC |   PCIE | IDLYCT | LUTRAM |     FF | <- (Types of Resources in this  Region)
   FIFO |        |        |        |        |        |        |        |        |        |        |        |        |
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
    120 |      0 |      4 |     40 |     40 |     40 |     64 |      0 |      0 |      0 |      1 |   9920 |  24960 | <- (Available Resources in this Region)
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
        |        |        |        |        |        |        |        |        |        |        |        |        | <Global clock Net Name>
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
     37 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |    140 |    251 |bpm_ddc_0_bpm_ddc_debug_clk_o_0
      7 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |    130 |bpm_ddc_0_dma_debug_clk_o_0
     21 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |chipscope_icon_0_control0<0>
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
     65 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |    140 |    381 | Total 
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------

NOTE:
The above detailed report is the initial placement of the logic after the clock region assignment. The final placement
may be significantly different because of the various optimization steps which will follow. Specifically, logic blocks
maybe moved to adjacent clock-regions as long as the "number of clocks per region" constraint is not violated.


# END of Global Clock Net Loads Distribution Report:
######################################################################################


Phase 7.30  Global Clock Region Assignment (Checksum:f82e9782) REAL time: 16 mins 49 secs 

Phase 8.3  Local Placement Optimization
...
Phase 8.3  Local Placement Optimization (Checksum:5e88a09) REAL time: 16 mins 52 secs 

Phase 9.5  Local Placement Optimization
Phase 9.5  Local Placement Optimization (Checksum:5e88a09) REAL time: 16 mins 53 secs 

Phase 10.8  Global Placement
....................................
..................................................................................................
...................................................
.................................................................
.......................
Phase 10.8  Global Placement (Checksum:2bd6fac3) REAL time: 24 mins 

Phase 11.5  Local Placement Optimization
Phase 11.5  Local Placement Optimization (Checksum:2bd6fac3) REAL time: 24 mins 6 secs 

Phase 12.18  Placement Optimization
Phase 12.18  Placement Optimization (Checksum:7935fd52) REAL time: 29 mins 14 secs 

Phase 13.5  Local Placement Optimization
Phase 13.5  Local Placement Optimization (Checksum:abae39d2) REAL time: 29 mins 16 secs 

Phase 14.34  Placement Validation
Phase 14.34  Placement Validation (Checksum:2495cec1) REAL time: 29 mins 18 secs 

Total REAL time to Placer completion: 29 mins 31 secs 
Total CPU  time to Placer completion: 29 mins 10 secs 
Running post-placement packing...
Writing output files...

Design Summary:
Number of errors:      0
Number of warnings:  120
Slice Logic Utilization:
  Number of Slice Registers:                36,758 out of 301,440   12
    Number used as Flip Flops:              36,711
    Number used as Latches:                      6
    Number used as Latch-thrus:                  0
    Number used as AND/OR logics:               41
  Number of Slice LUTs:                     28,931 out of 150,720   19
    Number used as logic:                   23,192 out of 150,720   15
      Number using O6 output only:          16,469
      Number using O5 output only:             605
      Number using O5 and O6:                6,118
      Number used as ROM:                        0
    Number used as Memory:                   4,105 out of  58,400    7
      Number used as Dual Port RAM:            530
        Number using O6 output only:           194
        Number using O5 output only:            19
        Number using O5 and O6:                317
      Number used as Single Port RAM:            0
      Number used as Shift Register:         3,575
        Number using O6 output only:         2,211
        Number using O5 output only:             1
        Number using O5 and O6:              1,363
    Number used exclusively as route-thrus:  1,634
      Number with same-slice register load:  1,349
      Number with same-slice carry load:       279
      Number with other load:                    6

Slice Logic Distribution:
  Number of occupied Slices:                12,970 out of  37,680   34
  Number of LUT Flip Flop pairs used:       38,089
    Number with an unused Flip Flop:         7,376 out of  38,089   19
    Number with an unused LUT:               9,158 out of  38,089   24
    Number of fully used LUT-FF pairs:      21,555 out of  38,089   56
    Number of unique control sets:           1,436
    Number of slice register sites lost
      to control set restrictions:           5,818 out of 301,440    1

  A LUT Flip Flop pair for this architecture represents one LUT paired with
  one Flip Flop within a slice.  A control set is a unique combination of
  clock, reset, set, and enable signals for a registered element.
  The Slice Logic Distribution report is not meaningful if the design is
  over-mapped for a non-slice resource or if Placement fails.
  OVERMAPPING of BRAM resources should be ignored if the design is
  over-mapped for a non-BRAM resource or if placement fails.

IO Utilization:
  Number of bonded IOBs:                       168 out of     600   28
    Number of LOCed IOBs:                      166 out of     168   98
    IOB Flip Flops:                             78
    IOB Master Pads:                            12
    IOB Slave Pads:                             12

Specific Feature Utilization:
  Number of RAMB36E1/FIFO36E1s:                242 out of     416   58
    Number using RAMB36E1 only:                242
    Number using FIFO36E1 only:                  0
  Number of RAMB18E1/FIFO18E1s:                 23 out of     832    2
    Number using RAMB18E1 only:                 23
    Number using FIFO18E1 only:                  0
  Number of BUFG/BUFGCTRLs:                     13 out of      32   40
    Number used as BUFGs:                       12
    Number used as BUFGCTRLs:                    1
  Number of ILOGICE1/ISERDESE1s:                47 out of     720    6
    Number used as ILOGICE1s:                   38
    Number used as ISERDESE1s:                   9
  Number of OLOGICE1/OSERDESE1s:                82 out of     720   11
    Number used as OLOGICE1s:                   36
    Number used as OSERDESE1s:                  46
  Number of BSCANs:                              2 out of       4   50
  Number of BUFHCEs:                             0 out of     144    0
  Number of BUFIODQSs:                           2 out of      72    2
  Number of BUFRs:                               3 out of      36    8
    Number of LOCed BUFRs:                       1 out of       3   33
  Number of CAPTUREs:                            0 out of       1    0
  Number of DSP48E1s:                           64 out of     768    8
  Number of EFUSE_USRs:                          0 out of       1    0
  Number of FRAME_ECCs:                          0 out of       1    0
  Number of GTXE1s:                              0 out of      20    0
  Number of IBUFDS_GTXE1s:                       0 out of      12    0
  Number of ICAPs:                               0 out of       2    0
  Number of IDELAYCTRLs:                         3 out of      18   16
  Number of IODELAYE1s:                         37 out of     720    5
    Number of LOCed IODELAYE1s:                  2 out of      37    5
  Number of MMCM_ADVs:                           3 out of      12   25
  Number of PCIE_2_0s:                           0 out of       2    0
  Number of STARTUPs:                            1 out of       1  100
  Number of SYSMONs:                             0 out of       1    0
  Number of TEMAC_SINGLEs:                       1 out of       4   25

  Number of RPM macros:           28
Average Fanout of Non-Clock Nets:                3.61

Peak Memory Usage:  1331 MB
Total REAL time to MAP completion:  30 mins 39 secs 
Total CPU time to MAP completion:   30 mins 9 secs 

Mapping completed.
See MAP report file "system_map.mrp" for details.



#----------------------------------------------#
# Starting program par
# par -w -ol high system_map.ncd system.ncd system.pcf 
#----------------------------------------------#
Release 13.4 - par O.87xd (nt)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file <C:/Xilinx/13.4/ISE_DS/EDK/data/parBmgr.acd> with local file
<C:/Xilinx/13.4/ISE_DS/ISE/data/parBmgr.acd>



Constraints file: system.pcf.
Loading device for application Rf_Device from file '6vlx240t.nph' in environment
C:\Xilinx\13.4\ISE_DS\ISE\;C:\Xilinx\13.4\ISE_DS\EDK.
   "system" is an NCD, version 3.2, device xc6vlx240t, package ff1156, speed -1
vvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvv
INFO:Security:56 - Part 'xc6vlx240t' is not a WebPack part.
WARNING:Security:9b - No 'ISE' feature version 2012.01 was available for part 'xc6vlx240t'.
WARNING:Security:42 - Your software subscription period has lapsed. Your current version of Xilinx tools will continue
to function, but you no longer qualify for Xilinx software updates or new releases.
WARNING:Security:42 - Your software subscription period has lapsed. Your current version of Xilinx tools will continue
to function, but you no longer qualify for Xilinx software updates or new releases.

----------------------------------------------------------------------

Initializing temperature to 85.000 Celsius. (default - Range: 0.000 to 85.000 Celsius)
Initializing voltage to 0.950 Volts. (default - Range: 0.950 to 1.050 Volts)


Device speed data version:  "PRODUCTION 1.17 2012-01-07".



Device Utilization Summary:

Slice Logic Utilization:
  Number of Slice Registers:                36,758 out of 301,440   12
    Number used as Flip Flops:              36,711
    Number used as Latches:                      6
    Number used as Latch-thrus:                  0
    Number used as AND/OR logics:               41
  Number of Slice LUTs:                     28,931 out of 150,720   19
    Number used as logic:                   23,192 out of 150,720   15
      Number using O6 output only:          16,469
      Number using O5 output only:             605
      Number using O5 and O6:                6,118
      Number used as ROM:                        0
    Number used as Memory:                   4,105 out of  58,400    7
      Number used as Dual Port RAM:            530
        Number using O6 output only:           194
        Number using O5 output only:            19
        Number using O5 and O6:                317
      Number used as Single Port RAM:            0
      Number used as Shift Register:         3,575
        Number using O6 output only:         2,211
        Number using O5 output only:             1
        Number using O5 and O6:              1,363
    Number used exclusively as route-thrus:  1,634
      Number with same-slice register load:  1,349
      Number with same-slice carry load:       279
      Number with other load:                    6

Slice Logic Distribution:
  Number of occupied Slices:                12,970 out of  37,680   34
  Number of LUT Flip Flop pairs used:       38,089
    Number with an unused Flip Flop:         7,376 out of  38,089   19
    Number with an unused LUT:               9,158 out of  38,089   24
    Number of fully used LUT-FF pairs:      21,555 out of  38,089   56
    Number of slice register sites lost
      to control set restrictions:               0 out of 301,440    0

  A LUT Flip Flop pair for this architecture represents one LUT paired with
  one Flip Flop within a slice.  A control set is a unique combination of
  clock, reset, set, and enable signals for a registered element.
  The Slice Logic Distribution report is not meaningful if the design is
  over-mapped for a non-slice resource or if Placement fails.
  OVERMAPPING of BRAM resources should be ignored if the design is
  over-mapped for a non-BRAM resource or if placement fails.

IO Utilization:
  Number of bonded IOBs:                       168 out of     600   28
    Number of LOCed IOBs:                      166 out of     168   98
    IOB Flip Flops:                             78
    IOB Master Pads:                            12
    IOB Slave Pads:                             12

Specific Feature Utilization:
  Number of RAMB36E1/FIFO36E1s:                242 out of     416   58
    Number using RAMB36E1 only:                242
    Number using FIFO36E1 only:                  0
  Number of RAMB18E1/FIFO18E1s:                 23 out of     832    2
    Number using RAMB18E1 only:                 23
    Number using FIFO18E1 only:                  0
  Number of BUFG/BUFGCTRLs:                     13 out of      32   40
    Number used as BUFGs:                       12
    Number used as BUFGCTRLs:                    1
  Number of ILOGICE1/ISERDESE1s:                47 out of     720    6
    Number used as ILOGICE1s:                   38
    Number used as ISERDESE1s:                   9
  Number of OLOGICE1/OSERDESE1s:                82 out of     720   11
    Number used as OLOGICE1s:                   36
    Number used as OSERDESE1s:                  46
  Number of BSCANs:                              2 out of       4   50
  Number of BUFHCEs:                             0 out of     144    0
  Number of BUFIODQSs:                           2 out of      72    2
  Number of BUFRs:                               3 out of      36    8
    Number of LOCed BUFRs:                       1 out of       3   33
  Number of CAPTUREs:                            0 out of       1    0
  Number of DSP48E1s:                           64 out of     768    8
  Number of EFUSE_USRs:                          0 out of       1    0
  Number of FRAME_ECCs:                          0 out of       1    0
  Number of GTXE1s:                              0 out of      20    0
  Number of IBUFDS_GTXE1s:                       0 out of      12    0
  Number of ICAPs:                               0 out of       2    0
  Number of IDELAYCTRLs:                         3 out of      18   16
  Number of IODELAYE1s:                         37 out of     720    5
    Number of LOCed IODELAYE1s:                  2 out of      37    5
  Number of MMCM_ADVs:                           3 out of      12   25
  Number of PCIE_2_0s:                           0 out of       2    0
  Number of STARTUPs:                            1 out of       1  100
  Number of SYSMONs:                             0 out of       1    0
  Number of TEMAC_SINGLEs:                       1 out of       4   25


Overall effort level (-ol):   High 
Router effort level (-rl):    High 

WARNING:Timing:3223 - Timing constraint TS_ETHERNET_RX_MAC_ACLK_2_TX_MAC_ACLK = MAXDELAY FROM TIMEGRP "phy_clk_rx" TO        TIMEGRP
   "phy_clk_tx" 8 ns DATAPATHONLY; ignored during timing analysis.
WARNING:Timing:3223 - Timing constraint TS_ETHERNET_TX_MAC_ACLK_2_RX_MAC_ACLK = MAXDELAY FROM TIMEGRP "phy_clk_tx" TO        TIMEGRP
   "phy_clk_rx" 8 ns DATAPATHONLY; ignored during timing analysis.
WARNING:Timing:3223 - Timing constraint TS_ETHERNET_RX_MAC_ACLK_2_GTX_CLK = MAXDELAY FROM TIMEGRP "phy_clk_rx" TO        TIMEGRP "clk_gtx" 8
   ns DATAPATHONLY; ignored during timing analysis.
WARNING:Timing:3223 - Timing constraint TS_ETHERNET_GTX_CLK_2_RX_MAC_ACLK = MAXDELAY FROM TIMEGRP "clk_gtx" TO TIMEGRP        "phy_clk_rx" 8
   ns DATAPATHONLY; ignored during timing analysis.
INFO:Timing:3386 - Intersecting Constraints found and resolved.  For more information, see the TSI report.  Please consult the Xilinx
   Command Line Tools User Guide for information on generating a TSI report.
Starting initial Timing Analysis.  REAL time: 3 mins 12 secs 
Finished initial Timing Analysis.  REAL time: 3 mins 15 secs 

WARNING:Par:288 - The signal DDR3_SDRAM/DDR3_SDRAM/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dqs[0].u_phy_dqs_iob/u_iobuf_dqs/OB
   has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   ETHERNET_dma/ETHERNET_dma/GEN_SG_ENGINE.I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE/GEN_CH1_UPDATE_Q_IF.GEN_CH1_QUEUE.I_CH1_UPDT_DESC_Q
   UEUE/GEN_Q_FOR_SYNC.I_UPDT_DATA_FIFO/V6_S6_AND_LATER.I_SYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm
   .dm/Mram_RAM1_RAMA_D1_DPO has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   ETHERNET_dma/ETHERNET_dma/GEN_SG_ENGINE.I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE/GEN_CH1_UPDATE_Q_IF.GEN_CH1_QUEUE.I_CH1_UPDT_DESC_Q
   UEUE/GEN_Q_FOR_SYNC.I_UPDT_DATA_FIFO/V6_S6_AND_LATER.I_SYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm
   .dm/Mram_RAM1_RAMD_D1_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   ETHERNET_dma/ETHERNET_dma/GEN_SG_ENGINE.I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE/GEN_CH1_UPDATE_Q_IF.GEN_CH1_QUEUE.I_CH1_UPDT_DESC_Q
   UEUE/GEN_Q_FOR_SYNC.I_UPDT_DATA_FIFO/V6_S6_AND_LATER.I_SYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm
   .dm/Mram_RAM2_RAMD_D1_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   ETHERNET_dma/ETHERNET_dma/GEN_SG_ENGINE.I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE/GEN_CH1_UPDATE_Q_IF.GEN_CH1_QUEUE.I_CH1_UPDT_DESC_Q
   UEUE/GEN_Q_FOR_SYNC.I_UPDT_DATA_FIFO/V6_S6_AND_LATER.I_SYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm
   .dm/Mram_RAM4_RAMD_D1_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   ETHERNET_dma/ETHERNET_dma/GEN_SG_ENGINE.I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE/GEN_CH1_UPDATE_Q_IF.GEN_CH1_QUEUE.I_CH1_UPDT_DESC_Q
   UEUE/GEN_Q_FOR_SYNC.I_UPDT_STS_FIFO/V6_S6_AND_LATER.I_SYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.
   dm/Mram_RAM3_RAMD_D1_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   ETHERNET_dma/ETHERNET_dma/GEN_SG_ENGINE.I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE/GEN_CH1_UPDATE_Q_IF.GEN_CH1_QUEUE.I_CH1_UPDT_DESC_Q
   UEUE/GEN_Q_FOR_SYNC.I_UPDT_STS_FIFO/V6_S6_AND_LATER.I_SYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.
   dm/Mram_RAM1_RAMD_D1_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   ETHERNET_dma/ETHERNET_dma/GEN_SG_ENGINE.I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE/GEN_CH1_UPDATE_Q_IF.GEN_CH1_QUEUE.I_CH1_UPDT_DESC_Q
   UEUE/GEN_Q_FOR_SYNC.I_UPDT_STS_FIFO/V6_S6_AND_LATER.I_SYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.
   dm/Mram_RAM4_RAMD_D1_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   ETHERNET_dma/ETHERNET_dma/GEN_SG_ENGINE.I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE/GEN_CH1_UPDATE_Q_IF.GEN_CH1_QUEUE.I_CH1_UPDT_DESC_Q
   UEUE/GEN_Q_FOR_SYNC.I_UPDT_STS_FIFO/V6_S6_AND_LATER.I_SYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.
   dm/Mram_RAM5_RAMD_D1_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   ETHERNET_dma/ETHERNET_dma/GEN_SG_ENGINE.I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE/GEN_CH2_UPDATE_Q_IF.GEN_CH2_QUEUE.I_CH2_UPDT_DESC_Q
   UEUE/GEN_Q_FOR_SYNC.I_UPDT_DATA_FIFO/V6_S6_AND_LATER.I_SYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm
   .dm/Mram_RAM2_RAMD_D1_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   ETHERNET_dma/ETHERNET_dma/I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_MM2S_SG_IF/updt_desc_reg0<1> has no load.  PAR
   will not attempt to route this signal.
WARNING:Par:288 - The signal
   ETHERNET_dma/ETHERNET_dma/GEN_SG_ENGINE.I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE/GEN_CH1_UPDATE_Q_IF.GEN_CH1_QUEUE.I_CH1_UPDT_DESC_Q
   UEUE/GEN_Q_FOR_SYNC.I_UPDT_DATA_FIFO/V6_S6_AND_LATER.I_SYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm
   .dm/Mram_RAM3_RAMD_D1_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   ETHERNET_dma/ETHERNET_dma/GEN_SG_ENGINE.I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE/GEN_CH1_UPDATE_Q_IF.GEN_CH1_QUEUE.I_CH1_UPDT_DESC_Q
   UEUE/GEN_Q_FOR_SYNC.I_UPDT_DATA_FIFO/V6_S6_AND_LATER.I_SYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm
   .dm/Mram_RAM5_RAMD_D1_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   ETHERNET_dma/ETHERNET_dma/GEN_SG_ENGINE.I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE/GEN_CH1_UPDATE_Q_IF.GEN_CH1_QUEUE.I_CH1_UPDT_DESC_Q
   UEUE/GEN_Q_FOR_SYNC.I_UPDT_STS_FIFO/V6_S6_AND_LATER.I_SYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.
   dm/Mram_RAM2_RAMD_D1_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   ETHERNET_dma/ETHERNET_dma/GEN_SG_ENGINE.I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE/GEN_CH2_UPDATE_Q_IF.GEN_CH2_QUEUE.I_CH2_UPDT_DESC_Q
   UEUE/GEN_Q_FOR_SYNC.I_UPDT_DATA_FIFO/V6_S6_AND_LATER.I_SYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm
   .dm/Mram_RAM3_RAMD_D1_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   ETHERNET_dma/ETHERNET_dma/GEN_SG_ENGINE.I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE/GEN_CH2_UPDATE_Q_IF.GEN_CH2_QUEUE.I_CH2_UPDT_DESC_Q
   UEUE/GEN_Q_FOR_SYNC.I_UPDT_DATA_FIFO/V6_S6_AND_LATER.I_SYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm
   .dm/Mram_RAM5_RAMD_D1_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   ETHERNET_dma/ETHERNET_dma/GEN_SG_ENGINE.I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE/GEN_CH2_UPDATE_Q_IF.GEN_CH2_QUEUE.I_CH2_UPDT_DESC_Q
   UEUE/GEN_Q_FOR_SYNC.I_UPDT_DATA_FIFO/V6_S6_AND_LATER.I_SYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm
   .dm/Mram_RAM4_RAMD_D1_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   ETHERNET_dma/ETHERNET_dma/GEN_SG_ENGINE.I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE/GEN_CH2_UPDATE_Q_IF.GEN_CH2_QUEUE.I_CH2_UPDT_DESC_Q
   UEUE/GEN_Q_FOR_SYNC.I_UPDT_DATA_FIFO/V6_S6_AND_LATER.I_SYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm
   .dm/Mram_RAM1_RAMA_D1_DPO has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   ETHERNET_dma/ETHERNET_dma/GEN_SG_ENGINE.I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE/GEN_CH2_UPDATE_Q_IF.GEN_CH2_QUEUE.I_CH2_UPDT_DESC_Q
   UEUE/GEN_Q_FOR_SYNC.I_UPDT_DATA_FIFO/V6_S6_AND_LATER.I_SYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm
   .dm/Mram_RAM1_RAMD_D1_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   ETHERNET_dma/ETHERNET_dma/I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_S2MM_SG_IF/updt_desc_reg0<1> has no load.  PAR
   will not attempt to route this signal.
WARNING:Par:288 - The signal
   XBPM_ADC_dma/XBPM_ADC_dma/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/I_SYNC_FIFOGE
   N_FIFO/V6_S6_AND_LATER.I_SYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Mram_cacheline_copy4_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Mram_cacheline_copy1_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Mram_cacheline_copy2_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Mram_cacheline_copy5_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Mram_cacheline_copy3_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal microblaze_0_i_bram_ctrl_2_microblaze_0_bram_block_BRAM_Addr<0> has no load.  PAR will not attempt to route
   this signal.
WARNING:Par:288 - The signal axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.mi_bmesg_mux_inst/gen_fpga.hl<1> has
   no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.mi_rmesg_mux_inst/gen_fpga.ll<1> has
   no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.mi_bmesg_mux_inst/gen_fpga.ll<0> has
   no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal microblaze_0_d_bram_ctrl_2_microblaze_0_bram_block_BRAM_Addr<31> has no load.  PAR will not attempt to route
   this signal.
WARNING:Par:288 - The signal axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.mi_rmesg_mux_inst/gen_fpga.hl<2> has
   no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   ETHERNET_dma/ETHERNET_dma/I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_STS_STREAM.I_S2MM_STS_STREAM/GEN_SYNC_FIFO.I_STSSTRM_FIFO/V6_S6_AND_LA
   TER.I_SYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM3_RAMD_D1_O has no load.  PAR will
   not attempt to route this signal.
WARNING:Par:288 - The signal
   ETHERNET_dma/ETHERNET_dma/I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_STS_STREAM.I_S2MM_STS_STREAM/GEN_SYNC_FIFO.I_STSSTRM_FIFO/V6_S6_AND_LA
   TER.I_SYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM2_RAMD_D1_O has no load.  PAR will
   not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[12].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   ETHERNET_dma/ETHERNET_dma/I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_STS_STREAM.I_S2MM_STS_STREAM/GEN_SYNC_FIFO.I_STSSTRM_FIFO/V6_S6_AND_LA
   TER.I_SYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM5_RAMD_D1_O has no load.  PAR will
   not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[13].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[6].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[4].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[5].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[1].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   ETHERNET_dma/ETHERNET_dma/I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_STS_STREAM.I_S2MM_STS_STREAM/GEN_SYNC_FIFO.I_STSSTRM_FIFO/V6_S6_AND_LA
   TER.I_SYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1_RAMD_D1_O has no load.  PAR will
   not attempt to route this signal.
WARNING:Par:288 - The signal
   axi4_0/axi4_0/si_converter_bank/gen_conv_slot[5].gen_downsizer.downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fi
   fo_gen_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM_RAMD_D1_O has no load.  PAR will not attempt
   to route this signal.
WARNING:Par:288 - The signal
   axi4_0/axi4_0/si_converter_bank/gen_conv_slot[5].gen_downsizer.downsizer_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_ge
   n_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM2_RAMD_D1_O has no load.  PAR will not attempt to
   route this signal.
WARNING:Par:288 - The signal
   DDR3_SDRAM/DDR3_SDRAM/u_memc_ui_top/u_ui_top/ui_rd_data0/not_strict_mode.rd_buf.rd_buffer_ram[5].RAM32M0_RAMA_D1_DPO has no load.  PAR
   will not attempt to route this signal.
WARNING:Par:288 - The signal
   DDR3_SDRAM/DDR3_SDRAM/u_memc_ui_top/u_ui_top/ui_rd_data0/not_strict_mode.rd_buf.rd_buffer_ram[5].RAM32M0_RAMB_D1_DPO has no load.  PAR
   will not attempt to route this signal.
WARNING:Par:288 - The signal
   DDR3_SDRAM/DDR3_SDRAM/u_memc_ui_top/u_ui_top/ui_rd_data0/not_strict_mode.rd_buf.rd_buffer_ram[5].RAM32M0_RAMD_D1_O has no load.  PAR will
   not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[10].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[9].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[7].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[8].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[2].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[3].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal microblaze_0_d_bram_ctrl_2_microblaze_0_bram_block_BRAM_Addr<30> has no load.  PAR will not attempt to route
   this signal.
WARNING:Par:288 - The signal
   axi4_0/axi4_0/si_converter_bank/gen_conv_slot[5].gen_downsizer.downsizer_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_ge
   n_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM5_RAMD_D1_O has no load.  PAR will not attempt to
   route this signal.
WARNING:Par:288 - The signal
   axi4_0/axi4_0/si_converter_bank/gen_conv_slot[5].gen_downsizer.downsizer_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_ge
   n_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM4_RAMD_D1_O has no load.  PAR will not attempt to
   route this signal.
WARNING:Par:288 - The signal
   axi4_0/axi4_0/si_converter_bank/gen_conv_slot[5].gen_downsizer.downsizer_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_ge
   n_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM3_RAMD_D1_O has no load.  PAR will not attempt to
   route this signal.
WARNING:Par:288 - The signal
   axi4_0/axi4_0/si_converter_bank/gen_conv_slot[5].gen_downsizer.downsizer_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_ge
   n_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1_RAMD_D1_O has no load.  PAR will not attempt to
   route this signal.
WARNING:Par:288 - The signal
   DDR3_SDRAM/DDR3_SDRAM/u_memc_ui_top/u_ui_top/ui_rd_data0/not_strict_mode.rd_buf.rd_buffer_ram[3].RAM32M0_RAMD_D1_O has no load.  PAR will
   not attempt to route this signal.
WARNING:Par:288 - The signal
   DDR3_SDRAM/DDR3_SDRAM/u_memc_ui_top/u_ui_top/ui_rd_data0/not_strict_mode.rd_buf.rd_buffer_ram[2].RAM32M0_RAMD_D1_O has no load.  PAR will
   not attempt to route this signal.
WARNING:Par:288 - The signal
   DDR3_SDRAM/DDR3_SDRAM/u_memc_ui_top/u_ui_top/ui_rd_data0/not_strict_mode.rd_buf.rd_buffer_ram[4].RAM32M0_RAMD_D1_O has no load.  PAR will
   not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[11].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[0].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   ETHERNET_dma/ETHERNET_dma/I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_STS_STREAM.I_S2MM_STS_STREAM/GEN_SYNC_FIFO.I_STSSTRM_FIFO/V6_S6_AND_LA
   TER.I_SYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM4_RAMD_D1_O has no load.  PAR will
   not attempt to route this signal.
WARNING:Par:288 - The signal axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.mi_rmesg_mux_inst/gen_fpga.ll<2> has
   no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal DDR3_SDRAM/DDR3_SDRAM/u_memc_ui_top/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[5].RAM32M0_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal DDR3_SDRAM/DDR3_SDRAM/u_memc_ui_top/u_ui_top/ui_wr_data0/pointer_ram.rams[0].RAM32M0_RAMA_D1_DPO has no load. 
   PAR will not attempt to route this signal.
WARNING:Par:288 - The signal DDR3_SDRAM/DDR3_SDRAM/u_memc_ui_top/u_ui_top/ui_wr_data0/pointer_ram.rams[0].RAM32M0_RAMD_D1_O has no load. 
   PAR will not attempt to route this signal.
WARNING:Par:288 - The signal DDR3_SDRAM/DDR3_SDRAM/u_memc_ui_top/u_ui_top/ui_wr_data0/pointer_ram.rams[1].RAM32M0_RAMA_D1_DPO has no load. 
   PAR will not attempt to route this signal.
WARNING:Par:288 - The signal DDR3_SDRAM/DDR3_SDRAM/u_memc_ui_top/u_ui_top/ui_wr_data0/pointer_ram.rams[1].RAM32M0_RAMD_D1_O has no load. 
   PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   DDR3_SDRAM/DDR3_SDRAM/u_memc_ui_top/u_ui_top/ui_rd_data0/not_strict_mode.rd_buf.rd_buffer_ram[1].RAM32M0_RAMD_D1_O has no load.  PAR will
   not attempt to route this signal.
WARNING:Par:288 - The signal
   DDR3_SDRAM/DDR3_SDRAM/u_memc_ui_top/u_ui_top/ui_rd_data0/not_strict_mode.rd_buf.rd_buffer_ram[0].RAM32M0_RAMD_D1_O has no load.  PAR will
   not attempt to route this signal.
WARNING:Par:288 - The signal DDR3_SDRAM/DDR3_SDRAM/u_memc_ui_top/u_ui_top/ui_rd_data0/not_strict_mode.status_ram.RAM32M0_RAMB_D1_DPO has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal DDR3_SDRAM/DDR3_SDRAM/u_memc_ui_top/u_ui_top/ui_rd_data0/not_strict_mode.status_ram.RAM32M0_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal DDR3_SDRAM/DDR3_SDRAM/u_memc_ui_top/u_mem_intfc/mc0/col_mach0/read_fifo.fifo_ram[0].RAM32M0_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal DDR3_SDRAM/DDR3_SDRAM/u_memc_ui_top/u_mem_intfc/mc0/col_mach0/read_fifo.fifo_ram[1].RAM32M0_RAMA_D1_DPO has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal DDR3_SDRAM/DDR3_SDRAM/u_memc_ui_top/u_mem_intfc/mc0/col_mach0/read_fifo.fifo_ram[1].RAM32M0_RAMB_D1_DPO has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal DDR3_SDRAM/DDR3_SDRAM/u_memc_ui_top/u_mem_intfc/mc0/col_mach0/read_fifo.fifo_ram[1].RAM32M0_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.mi_rmesg_mux_inst/gen_fpga.hl<1> has
   no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.mi_bmesg_mux_inst/gen_fpga.hl<0> has
   no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.mi_bmesg_mux_inst/gen_fpga.ll<1> has
   no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[15].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[14].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal DDR3_SDRAM/DDR3_SDRAM/u_memc_ui_top/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[2].RAM32M0_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   ETHERNET/ETHERNET/I_EMBEDDED_TOP/RCV_INTFCE_I/RX_AXISTREAM_IF_I/ELASTIC_FIFO/I_BASIC_SFIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv
   _or_sync_fifo.mem/gdm.dm/Mram_RAM5_RAMD_D1_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   ETHERNET/ETHERNET/I_EMBEDDED_TOP/RCV_INTFCE_I/RX_AXISTREAM_IF_I/ELASTIC_FIFO/I_BASIC_SFIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv
   _or_sync_fifo.mem/gdm.dm/Mram_RAM1_RAMD_D1_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal DDR3_SDRAM/DDR3_SDRAM/u_memc_ui_top/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[4].RAM32M0_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal DDR3_SDRAM/DDR3_SDRAM/u_memc_ui_top/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[1].RAM32M0_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   ETHERNET/ETHERNET/I_EMBEDDED_TOP/RCV_INTFCE_I/RX_AXISTREAM_IF_I/ELASTIC_FIFO/I_BASIC_SFIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv
   _or_sync_fifo.mem/gdm.dm/Mram_RAM4_RAMD_D1_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   ETHERNET/ETHERNET/I_EMBEDDED_TOP/RCV_INTFCE_I/RX_AXISTREAM_IF_I/ELASTIC_FIFO/I_BASIC_SFIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv
   _or_sync_fifo.mem/gdm.dm/Mram_RAM2_RAMD_D1_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   ETHERNET/ETHERNET/I_EMBEDDED_TOP/RCV_INTFCE_I/RX_AXISTREAM_IF_I/ELASTIC_FIFO/I_BASIC_SFIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv
   _or_sync_fifo.mem/gdm.dm/Mram_RAM6_RAMD_D1_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   ETHERNET/ETHERNET/I_EMBEDDED_TOP/RCV_INTFCE_I/RX_AXISTREAM_IF_I/ELASTIC_FIFO/I_BASIC_SFIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv
   _or_sync_fifo.mem/gdm.dm/Mram_RAM3_RAMD_D1_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal DDR3_SDRAM/DDR3_SDRAM/u_memc_ui_top/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[0].RAM32M0_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal DDR3_SDRAM/DDR3_SDRAM/u_memc_ui_top/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[3].RAM32M0_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   XBPM_DDC_dma/XBPM_DDC_dma/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/I_SYNC_FIFOGE
   N_FIFO/V6_S6_AND_LATER.I_SYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   XBPM_DDC_dma/XBPM_DDC_dma/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/I_SYNC_FIFOGE
   N_FIFO/V6_S6_AND_LATER.I_SYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM2_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
Starting Router


Phase  1  : 246151 unrouted;      REAL time: 3 mins 34 secs 

Phase  2  : 176235 unrouted;      REAL time: 4 mins 

Phase  3  : 52125 unrouted;      REAL time: 5 mins 40 secs 

Phase  4  : 52123 unrouted; (Setup:210, Hold:43698, Component Switching Limit:0)     REAL time: 6 mins 20 secs 

Updating file: system.ncd with current fully routed design.

Phase  5  : 0 unrouted; (Setup:658, Hold:40945, Component Switching Limit:0)     REAL time: 8 mins 

Phase  6  : 0 unrouted; (Setup:561, Hold:40945, Component Switching Limit:0)     REAL time: 8 mins 22 secs 

Updating file: system.ncd with current fully routed design.

Phase  7  : 0 unrouted; (Setup:561, Hold:40945, Component Switching Limit:0)     REAL time: 9 mins 44 secs 

Phase  8  : 0 unrouted; (Setup:561, Hold:40945, Component Switching Limit:0)     REAL time: 9 mins 44 secs 

Phase  9  : 0 unrouted; (Setup:561, Hold:0, Component Switching Limit:0)     REAL time: 9 mins 48 secs 

Phase 10  : 0 unrouted; (Setup:531, Hold:0, Component Switching Limit:0)     REAL time: 10 mins 8 secs 
Total REAL time to Router completion: 10 mins 9 secs 
Total CPU time to Router completion: 10 mins 18 secs 

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

Generating "PAR" statistics.

**************************
Generating Clock Report
**************************

+---------------------+--------------+------+------+------------+-------------+
|        Clock Net    |   Resource   |Locked|Fanout|Net Skew(ns)|Max Delay(ns)|
+---------------------+--------------+------+------+------------+-------------+
|clk_100_0000MHzMMCM0 |              |      |      |            |             |
|                     | BUFGCTRL_X0Y2| No   | 4253 |  0.462     |  2.046      |
+---------------------+--------------+------+------+------------+-------------+
|bpm_ddc_0_dma_debug_ |              |      |      |            |             |
|             clk_o_0 | BUFGCTRL_X0Y3| No   | 2989 |  0.350     |  1.930      |
+---------------------+--------------+------+------+------------+-------------+
|bpm_ddc_0_bpm_ddc_de |              |      |      |            |             |
|         bug_clk_o_0 | BUFGCTRL_X0Y5| No   | 4069 |  0.450     |  2.048      |
+---------------------+--------------+------+------+------------+-------------+
|ETHERNET/ETHERNET/V6 |              |      |      |            |             |
|HARD_SYS.I_TEMAC/GEN |              |      |      |            |             |
|_GMII.I_GMII/rx_mac_ |              |      |      |            |             |
|            aclk_int |  Regional Clk| No   |  233 |  0.231     |  1.137      |
+---------------------+--------------+------+------+------------+-------------+
|ETHERNET/ETHERNET/V6 |              |      |      |            |             |
|HARD_SYS.I_TEMAC/GEN |              |      |      |            |             |
|_GMII.I_GMII/tx_mac_ |              |      |      |            |             |
|            aclk_int | BUFGCTRL_X0Y0| No   |  112 |  0.398     |  2.045      |
+---------------------+--------------+------+------+------------+-------------+
|fmc150_if_dma_0/fmc1 |              |      |      |            |             |
|50_if_dma_0/USER_LOG |              |      |      |            |             |
|IC_I/cmp_fmc150_test |              |      |      |            |             |
|bench/cmp_fmc150_ctr |              |      |      |            |             |
|l/cdce72010_ctrl_ins |              |      |      |            |             |
|   t/serial_clk_BUFG |BUFGCTRL_X0Y28| No   |  101 |  0.276     |  1.879      |
+---------------------+--------------+------+------+------------+-------------+
|fmc150_if_dma_0/fmc1 |              |      |      |            |             |
|50_if_dma_0/USER_LOG |              |      |      |            |             |
|IC_I/cmp_fmc150_test |              |      |      |            |             |
|bench/cmp_fmc150_ctr |              |      |      |            |             |
|l/cdce72010_ctrl_ins |              |      |      |            |             |
|    t/clk_div_3_BUFG |BUFGCTRL_X0Y29| No   |   27 |  0.212     |  1.851      |
+---------------------+--------------+------+------+------------+-------------+
|chipscope_icon_0_con |              |      |      |            |             |
|            trol0<0> |BUFGCTRL_X0Y30| No   |  469 |  0.461     |  2.047      |
+---------------------+--------------+------+------+------------+-------------+
|microblaze_0_debug_D |              |      |      |            |             |
|              bg_Clk |BUFGCTRL_X0Y31| No   |   70 |  0.143     |  1.950      |
+---------------------+--------------+------+------+------------+-------------+
|DDR3_SDRAM/DDR3_SDRA |              |      |      |            |             |
|M/u_memc_ui_top/u_me |              |      |      |            |             |
|m_intfc/phy_top0/clk |              |      |      |            |             |
|           _rsync<0> |  Regional Clk|Yes   |   96 |  0.113     |  0.952      |
+---------------------+--------------+------+------+------------+-------------+
|     clk_125_0000MHz | BUFGCTRL_X0Y1| No   |   11 |  0.064     |  1.891      |
+---------------------+--------------+------+------+------------+-------------+
|    SysACE_CLK_BUFGP | BUFGCTRL_X0Y8| No   |   36 |  0.183     |  2.016      |
+---------------------+--------------+------+------+------------+-------------+
|fmc150_if_dma_0/fmc1 |              |      |      |            |             |
|50_if_dma_0/USER_LOG |              |      |      |            |             |
|IC_I/cmp_fmc150_test |              |      |      |            |             |
|       bench/adc_str |  Regional Clk| No   |   37 |  0.238     |  1.168      |
+---------------------+--------------+------+------+------------+-------------+
|clk_400_0000MHzMMCM0 |              |      |      |            |             |
|                     | BUFGCTRL_X0Y4| No   |   45 |  0.136     |  1.901      |
+---------------------+--------------+------+------+------------+-------------+
|fmc150_if_dma_0/fmc1 |              |      |      |            |             |
|50_if_dma_0/USER_LOG |              |      |      |            |             |
|IC_I/cmp_fmc150_test |              |      |      |            |             |
|    bench/clk_adc_2x | BUFGCTRL_X0Y6| No   |   10 |  0.021     |  1.736      |
+---------------------+--------------+------+------+------------+-------------+
|MMCM_PHASE_CALIBRATI |              |      |      |            |             |
|ON_ML_LUT2_252_ML_NE |              |      |      |            |             |
|               W_CLK |         Local|      |    3 |  0.243     |  0.471      |
+---------------------+--------------+------+------+------------+-------------+
|fmc150_if_dma_0/fmc1 |              |      |      |            |             |
|50_if_dma_0/USER_LOG |              |      |      |            |             |
|IC_I/cmp_fmc150_test |              |      |      |            |             |
|bench/cmp_mmcm_adc_M |              |      |      |            |             |
|            L_NEW_I1 |         Local|      |    3 |  0.000     |  1.689      |
+---------------------+--------------+------+------+------------+-------------+
|MMCM_PHASE_CALIBRATI |              |      |      |            |             |
|ON_ML_LUT2_244_ML_NE |              |      |      |            |             |
|               W_CLK |         Local|      |    2 |  0.000     |  0.477      |
+---------------------+--------------+------+------+------------+-------------+
|clock_generator_0/cl |              |      |      |            |             |
|ock_generator_0/MMCM |              |      |      |            |             |
|2_INST/MMCM_ADV_inst |              |      |      |            |             |
|          _ML_NEW_I1 |         Local|      |    3 |  0.000     |  1.917      |
+---------------------+--------------+------+------+------------+-------------+
|MMCM_PHASE_CALIBRATI |              |      |      |            |             |
|ON_ML_LUT2_236_ML_NE |              |      |      |            |             |
|               W_CLK |         Local|      |    3 |  0.016     |  0.364      |
+---------------------+--------------+------+------+------------+-------------+
|clock_generator_0/cl |              |      |      |            |             |
|ock_generator_0/MMCM |              |      |      |            |             |
|0_INST/MMCM_ADV_inst |              |      |      |            |             |
|          _ML_NEW_I1 |         Local|      |    3 |  0.000     |  1.468      |
+---------------------+--------------+------+------+------------+-------------+
|fmc150_if_dma_0/fmc1 |              |      |      |            |             |
|50_if_dma_0/USER_LOG |              |      |      |            |             |
|IC_I/cmp_fmc150_test |              |      |      |            |             |
|bench/cmp_mmcm_adc_M |              |      |      |            |             |
|           L_NEW_OUT |         Local|      |    2 |  0.000     |  0.355      |
+---------------------+--------------+------+------+------------+-------------+
|clock_generator_0/cl |              |      |      |            |             |
|ock_generator_0/MMCM |              |      |      |            |             |
|2_INST/MMCM_ADV_inst |              |      |      |            |             |
|         _ML_NEW_OUT |         Local|      |    2 |  0.000     |  0.479      |
+---------------------+--------------+------+------+------------+-------------+
|clock_generator_0/cl |              |      |      |            |             |
|ock_generator_0/MMCM |              |      |      |            |             |
|0_INST/MMCM_ADV_inst |              |      |      |            |             |
|         _ML_NEW_OUT |         Local|      |    2 |  0.000     |  0.481      |
+---------------------+--------------+------+------+------------+-------------+
|        bscan_update |         Local|      |   21 |  3.231     |  5.283      |
+---------------------+--------------+------+------+------------+-------------+
|chipscope_icon_0_con |              |      |      |            |             |
|           trol1<13> |         Local|      |    4 |  0.000     |  1.133      |
+---------------------+--------------+------+------+------------+-------------+
|chipscope_icon_0_con |              |      |      |            |             |
|           trol0<13> |         Local|      |    5 |  0.000     |  0.628      |
+---------------------+--------------+------+------+------------+-------------+
|chipscope_icon_0_con |              |      |      |            |             |
|           trol2<13> |         Local|      |    5 |  0.000     |  0.604      |
+---------------------+--------------+------+------+------------+-------------+
|chipscope_icon_0/chi |              |      |      |            |             |
|pscope_icon_0/i_chip |              |      |      |            |             |
|scope_icon_0/U0/iUPD |              |      |      |            |             |
|             ATE_OUT |         Local|      |    1 |  0.000     |  0.943      |
+---------------------+--------------+------+------+------------+-------------+
|RS232_Uart_1_Interru |              |      |      |            |             |
|                  pt |         Local|      |    1 |  0.000     |  1.765      |
+---------------------+--------------+------+------+------------+-------------+
|axi4lite_0_M_BRESP<2 |              |      |      |            |             |
|                  0> |         Local|      |  350 |  0.000     |  2.366      |
+---------------------+--------------+------+------+------------+-------------+
|ETHERNET/ETHERNET/V6 |              |      |      |            |             |
|HARD_SYS.I_TEMAC/GEN |              |      |      |            |             |
|_GMII.I_GMII/gmii_in |              |      |      |            |             |
|terface/gmii_rx_clk_ |              |      |      |            |             |
|               bufio |         Local|      |   10 |  0.011     |  1.299      |
+---------------------+--------------+------+------+------------+-------------+
|clk_400_0000MHzMMCM0 |              |      |      |            |             |
|     _nobuf_varphase |         Local|      |    2 |  0.011     |  1.272      |
+---------------------+--------------+------+------+------------+-------------+
|DDR3_SDRAM/DDR3_SDRA |              |      |      |            |             |
|M/u_memc_ui_top/u_me |              |      |      |            |             |
|m_intfc/phy_top0/clk |              |      |      |            |             |
|                _cpt |         Local|      |   18 |  0.011     |  1.310      |
+---------------------+--------------+------+------+------------+-------------+

* Net Skew is the difference between the minimum and maximum routing
only delays for the net. Note this is different from Clock Skew which
is reported in TRCE timing report. Clock Skew is the difference between
the minimum and maximum path delays which includes logic delays.

* The fanout is the number of component pins not the individual BEL loads,
for example SLICE loads not FF loads.

Timing Score: 531 (Setup: 531, Hold: 0, Component Switching Limit: 0)

WARNING:Par:468 - Your design did not meet timing.  The following are some suggestions to assist you to meet timing in your design.

   Review the timing report using Timing Analyzer (In ISE select "Post-Place &
   Route Static Timing Report"). Go to the failing constraint(s) and evaluate the failing paths for each constraint.

   Try the Design Goal and Strategies for Timing Performance(In ISE select Project -> Design Goals & Strategies) to ensure the best options
   are set in the tools for timing closure.

   Use the Xilinx "SmartXplorer" script to try special combinations of
   options known to produce very good results.

   Visit the Xilinx technical support web at http://support.xilinx.com and go to
   either "Troubleshoot->Tech Tips->Timing & Constraints" or "
   TechXclusives->Timing Closure" for tips and suggestions for meeting timing
   in your design.

Number of Timing Constraints that were not applied: 41

Asterisk (*) preceding a constraint indicates it was not met.
   This may be due to a setup or hold violation.

----------------------------------------------------------------------------------------------------------
  Constraint                                |    Check    | Worst Case |  Best Case | Timing |   Timing   
                                            |             |    Slack   | Achievable | Errors |    Score   
----------------------------------------------------------------------------------------------------------
* TS_clock_generator_0_clock_generator_0_SI | SETUP       |    -0.211ns|     5.211ns|       7|         531
  G_MMCM0_CLKOUT1 = PERIOD TIMEGRP          | HOLD        |     0.011ns|            |       0|           0
  "clock_generator_0_clock_generator_0_SIG_ |             |            |            |        |            
  MMCM0_CLKOUT1" TS_sys_clk_pin         HIG |             |            |            |        |            
  H 50|             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_ETHERNET_AXI4LITE_CLK_2_REF_CLK = MAXD | SETUP       |     0.091ns|     4.909ns|       0|           0
  ELAY FROM TIMEGRP "axi4lite_clk" TO       | HOLD        |     0.114ns|            |       0|           0
     TIMEGRP "clk_ref_clk" 5 ns DATAPATHONL |             |            |            |        |            
  Y                                         |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_fmc150_if_dma_0_fmc150_if_dma_0_USER_L | SETUP       |     0.105ns|    10.067ns|       0|           0
  OGIC_I_cmp_fmc150_testbench_adc_str_out_1 | HOLD        |     0.002ns|            |       0|           0
           = PERIOD TIMEGRP         "fmc150 |             |            |            |        |            
  _if_dma_0_fmc150_if_dma_0_USER_LOGIC_I_cm |             |            |            |        |            
  p_fmc150_testbench_adc_str_out_1"         |             |            |            |        |            
   TS_fmc150_if_dma_0_adc_clk_ab_p HIGH 50|             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_ETHERNET_AXI4LITECLKS_2_RX_MAC_ACLK =  | SETUP       |     0.170ns|     7.830ns|       0|           0
  MAXDELAY FROM TIMEGRP "axi4lite_clk"      | HOLD        |     0.107ns|            |       0|           0
      TO TIMEGRP "phy_clk_rx" 8 ns DATAPATH |             |            |            |        |            
  ONLY                                      |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_ETHERNET_ref_clk = PERIOD TIMEGRP "ref | MINPERIOD   |     0.239ns|     4.761ns|       0|           0
  _clk" 5 ns HIGH 50|             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_ETHERNET_AXI4LITE_CLK_2_GTX_CLK = MAXD | SETUP       |     0.325ns|     7.675ns|       0|           0
  ELAY FROM TIMEGRP "axi4lite_clk" TO       | HOLD        |     0.121ns|            |       0|           0
     TIMEGRP "clk_gtx" 8 ns DATAPATHONLY    |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  COMP "ETHERNET_RXD<1>" OFFSET = IN 2.875  | SETUP       |     0.556ns|     2.319ns|       0|           0
  ns VALID 3 ns BEFORE COMP         "ETHERN | HOLD        |     0.599ns|            |       0|           0
  ET_RX_CLK"                                |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  COMP "ETHERNET_RXD<4>" OFFSET = IN 2.744  | SETUP       |     0.557ns|     2.187ns|       0|           0
  ns VALID 3 ns BEFORE COMP         "ETHERN | HOLD        |     0.657ns|            |       0|           0
  ET_RX_CLK"                                |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  COMP "ETHERNET_RXD<2>" OFFSET = IN 2.872  | SETUP       |     0.559ns|     2.313ns|       0|           0
  ns VALID 3 ns BEFORE COMP         "ETHERN | HOLD        |     0.597ns|            |       0|           0
  ET_RX_CLK"                                |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  COMP "ETHERNET_RXD<5>" OFFSET = IN 2.904  | SETUP       |     0.567ns|     2.337ns|       0|           0
  ns VALID 3 ns BEFORE COMP         "ETHERN | HOLD        |     0.589ns|            |       0|           0
  ET_RX_CLK"                                |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  COMP "ETHERNET_RXD<7>" OFFSET = IN 2.985  | SETUP       |     0.578ns|     2.407ns|       0|           0
  ns VALID 3 ns BEFORE COMP         "ETHERN | HOLD        |     0.555ns|            |       0|           0
  ET_RX_CLK"                                |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  COMP "ETHERNET_RXD<6>" OFFSET = IN 2.998  | SETUP       |     0.586ns|     2.412ns|       0|           0
  ns VALID 3 ns BEFORE COMP         "ETHERN | HOLD        |     0.545ns|            |       0|           0
  ET_RX_CLK"                                |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  COMP "ETHERNET_RXD<3>" OFFSET = IN 2.615  | SETUP       |     0.610ns|     2.005ns|       0|           0
  ns VALID 3 ns BEFORE COMP         "ETHERN | HOLD        |     0.659ns|            |       0|           0
  ET_RX_CLK"                                |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  COMP "ETHERNET_RX_DV" OFFSET = IN 2.791 n | SETUP       |     0.612ns|     2.179ns|       0|           0
  s VALID 3 ns BEFORE COMP         "ETHERNE | HOLD        |     0.592ns|            |       0|           0
  T_RX_CLK"                                 |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  COMP "ETHERNET_RXD<0>" OFFSET = IN 2.435  | SETUP       |     0.613ns|     1.822ns|       0|           0
  ns VALID 3 ns BEFORE COMP         "ETHERN | HOLD        |     0.699ns|            |       0|           0
  ET_RX_CLK"                                |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  COMP "ETHERNET_RX_ER" OFFSET = IN 2.192 n | SETUP       |     0.688ns|     1.504ns|       0|           0
  s VALID 3 ns BEFORE COMP         "ETHERNE | HOLD        |     0.713ns|            |       0|           0
  T_RX_CLK"                                 |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_ETHERNET_v6_emac_v2_1_clk_phy_rx = PER | SETUP       |     0.740ns|     6.760ns|       0|           0
  IOD TIMEGRP "v6_emac_v2_1_clk_phy_rx"     | HOLD        |     0.038ns|            |       0|           0
       7.5 ns HIGH 50|             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_clock_generator_0_clock_generator_0_SI | SETUP       |     1.052ns|     8.948ns|       0|           0
  G_MMCM0_CLKOUT0 = PERIOD TIMEGRP          | HOLD        |     0.015ns|            |       0|           0
  "clock_generator_0_clock_generator_0_SIG_ |             |            |            |        |            
  MMCM0_CLKOUT0" TS_sys_clk_pin         * 0 |             |            |            |        |            
  .5 HIGH 50|             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_clock_generator_0_clock_generator_0_SI | MINPERIOD   |     1.071ns|     1.429ns|       0|           0
  G_MMCM0_CLKOUT2 = PERIOD TIMEGRP          |             |            |            |        |            
  "clock_generator_0_clock_generator_0_SIG_ |             |            |            |        |            
  MMCM0_CLKOUT2" TS_sys_clk_pin         * 2 |             |            |            |        |            
   HIGH 50|             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_ | MINLOWPULSE |     2.200ns|     2.800ns|       0|           0
  pin" 200 MHz HIGH 50|             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_DDR3_SDRAM_clk_rsync = PERIOD TIMEGRP  | SETUP       |     1.385ns|     3.497ns|       0|           0
  "TNM_DDR3_SDRAM_clk_rsync" 5 ns HIGH      | HOLD        |     0.050ns|            |       0|           0
      50|             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_clock_generator_0_clock_generator_0_SI | SETUP       |     1.707ns|     6.293ns|       0|           0
  G_MMCM2_CLKOUT0 = PERIOD TIMEGRP          | HOLD        |     0.061ns|            |       0|           0
  "clock_generator_0_clock_generator_0_SIG_ |             |            |            |        |            
  MMCM2_CLKOUT0" TS_sys_clk_pin         * 0 |             |            |            |        |            
  .625 HIGH 50|             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_DDR3_SDRAM_clk_rsync_rise_to_fall = MA | SETUP       |     3.123ns|     1.877ns|       0|           0
  XDELAY FROM TIMEGRP         "TG_DDR3_SDRA | HOLD        |     0.241ns|            |       0|           0
  M_clk_rsync_rise" TO TIMEGRP         "TG_ |             |            |            |        |            
  DDR3_SDRAM_clk_rsync_fall" 5 ns           |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_fmc150_if_dma_0_fmc150_if_dma_0_USER_L | MINPERIOD   |     3.657ns|     1.429ns|       0|           0
  OGIC_I_cmp_fmc150_testbench_adc_str_2x_ou |             |            |            |        |            
  t_1         = PERIOD TIMEGRP         "fmc |             |            |            |        |            
  150_if_dma_0_fmc150_if_dma_0_USER_LOGIC_I |             |            |            |        |            
  _cmp_fmc150_testbench_adc_str_2x_out_1"   |             |            |            |        |            
         TS_fmc150_if_dma_0_adc_clk_ab_p *  |             |            |            |        |            
  2 HIGH 50|             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_fmc150_if_dma_0_fmc150_if_dma_0_USER_L | MINPERIOD   |     3.657ns|     1.429ns|       0|           0
  OGIC_I_cmp_fmc150_testbench_adc_str_2x_ou |             |            |            |        |            
  t_0         = PERIOD TIMEGRP         "fmc |             |            |            |        |            
  150_if_dma_0_fmc150_if_dma_0_USER_LOGIC_I |             |            |            |        |            
  _cmp_fmc150_testbench_adc_str_2x_out_0"   |             |            |            |        |            
         TS_fmc150_if_dma_0_adc_clk_ab_n *  |             |            |            |        |            
  2 HIGH 50|             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_fmc150_if_dma_0_adc_clk_ab_p = PERIOD  | SETUP       |     6.846ns|     3.326ns|       0|           0
  TIMEGRP         "fmc150_if_dma_0_adc_clk_ | HOLD        |     0.446ns|            |       0|           0
  ab_p" 98.304 MHz HIGH 50| MINLOWPULSE |     4.172ns|     6.000ns|       0|           0
----------------------------------------------------------------------------------------------------------
  TS_fmc150_if_dma_0_adc_clk_ab_n = PERIOD  | MINLOWPULSE |     4.172ns|     6.000ns|       0|           0
  TIMEGRP         "fmc150_if_dma_0_adc_clk_ |             |            |            |        |            
  ab_n" 98.304 MHz HIGH 50|             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_ETHERNET_REF_CLK_2_AXI4LITE_CLK = MAXD | SETUP       |     4.290ns|     5.710ns|       0|           0
  ELAY FROM TIMEGRP "clk_ref_clk" TO        | HOLD        |     0.105ns|            |       0|           0
    TIMEGRP "axi4lite_clk" 10 ns DATAPATHON |             |            |            |        |            
  LY                                        |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TIMEGRP "TMN_fmc150_if_dma_chb_p" OFFSET  | SETUP       |     4.804ns|     0.283ns|       0|           0
  = IN 5.087 ns VALID 10.173 ns BEFORE      | HOLD        |     3.248ns|            |       0|           0
      COMP "fmc150_if_dma_0_adc_clk_ab_p" " |             |            |            |        |            
  RISING"                                   |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TIMEGRP "TMN_fmc150_if_dma_chb_n" OFFSET  | SETUP       |     4.804ns|     0.283ns|       0|           0
  = IN 5.087 ns VALID 10.173 ns BEFORE      | HOLD        |     3.248ns|            |       0|           0
      COMP "fmc150_if_dma_0_adc_clk_ab_n" " |             |            |            |        |            
  RISING"                                   |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TIMEGRP "TMN_fmc150_if_dma_cha_n" OFFSET  | SETUP       |     4.822ns|     0.265ns|       0|           0
  = IN 5.087 ns VALID 10.173 ns BEFORE      | HOLD        |     3.266ns|            |       0|           0
      COMP "fmc150_if_dma_0_adc_clk_ab_n" " |             |            |            |        |            
  RISING"                                   |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TIMEGRP "TMN_fmc150_if_dma_cha_p" OFFSET  | SETUP       |     4.822ns|     0.265ns|       0|           0
  = IN 5.087 ns VALID 10.173 ns BEFORE      | HOLD        |     3.266ns|            |       0|           0
      COMP "fmc150_if_dma_0_adc_clk_ab_p" " |             |            |            |        |            
  RISING"                                   |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_ETHERNET_v6_emac_v2_1_clk_ref_gtx = PE | MINHIGHPULSE|     5.600ns|     2.400ns|       0|           0
  RIOD TIMEGRP         "v6_emac_v2_1_clk_re |             |            |            |        |            
  f_gtx" 8 ns HIGH 50|             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_ETHERNET_v6_emac_v2_1_clk_ref_mux = PE | MINPERIOD   |     5.778ns|     2.222ns|       0|           0
  RIOD TIMEGRP         "v6_emac_v2_1_clk_re |             |            |            |        |            
  f_mux" TS_ETHERNET_v6_emac_v2_1_clk_ref_g |             |            |            |        |            
  tx HIGH         50|             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_DDR3_SDRAM_MC_PHY_INIT_SEL = MAXDELAY  | SETUP       |     5.784ns|     4.216ns|       0|           0
  FROM TIMEGRP         "TNM_DDR3_SDRAM_PHY_ | HOLD        |     0.360ns|            |       0|           0
  INIT_SEL" TO TIMEGRP "FFS" 10 ns          |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_SysACE_CLK = PERIOD TIMEGRP "SysACE_CL | SETUP       |     6.581ns|     3.419ns|       0|           0
  K" 10 ns HIGH 50| HOLD        |     0.096ns|            |       0|           0
----------------------------------------------------------------------------------------------------------
  TS_ETHERNET_GTX_CLK_2_AXI4LITE_CLK = MAXD | SETUP       |     7.162ns|     2.838ns|       0|           0
  ELAY FROM TIMEGRP "clk_gtx" TO         TI | HOLD        |     0.169ns|            |       0|           0
  MEGRP "axi4lite_clk" 10 ns DATAPATHONLY   |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_ETHERNET_host_clk = PERIOD TIMEGRP "ho | MINPERIOD   |     7.500ns|     2.500ns|       0|           0
  st" 10 ns HIGH 50|             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_ETHERNET_RX_MAC_ACLK_2_AXI4LITECLKS =  | MAXDELAY    |     7.567ns|     2.433ns|       0|           0
  MAXDELAY FROM TIMEGRP "phy_clk_rx" TO     | HOLD        |     0.088ns|            |       0|           0
       TIMEGRP "axi4lite_clk" 10 ns DATAPAT |             |            |            |        |            
  HONLY                                     |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_fmc150_if_dma_0_fmc150_if_dma_0_USER_L | MINPERIOD   |     7.672ns|     2.500ns|       0|           0
  OGIC_I_cmp_fmc150_testbench_adc_str_out_0 |             |            |            |        |            
           = PERIOD TIMEGRP         "fmc150 |             |            |            |        |            
  _if_dma_0_fmc150_if_dma_0_USER_LOGIC_I_cm |             |            |            |        |            
  p_fmc150_testbench_adc_str_out_0"         |             |            |            |        |            
   TS_fmc150_if_dma_0_adc_clk_ab_n HIGH 50|             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_clk_400_0000MHzMMCM0_nobuf_varphase =  | N/A         |         N/A|         N/A|     N/A|         N/A
  PERIOD TIMEGRP         "clk_400_0000MHzMM |             |            |            |        |            
  CM0_nobuf_varphase" TS_sys_clk_pin * 2 HI |             |            |            |        |            
  GH 50|             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_ETHERNET_REF_CLK_2_AXISTREAMCLKS = MAX | N/A         |         N/A|         N/A|     N/A|         N/A
  DELAY FROM TIMEGRP "clk_ref_clk" TO       |             |            |            |        |            
     TIMEGRP "axistream_clk" 10 ns DATAPATH |             |            |            |        |            
  ONLY                                      |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_ETHERNET_AXISTREAMCLKS_2_REF_CLK = MAX | N/A         |         N/A|         N/A|     N/A|         N/A
  DELAY FROM TIMEGRP "axistream_clk" TO     |             |            |            |        |            
       TIMEGRP "clk_ref_clk" 5 ns DATAPATHO |             |            |            |        |            
  NLY                                       |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_ETHERNET_GTX_CLK_2_RX_MAC_ACLK = MAXDE | N/A         |         N/A|         N/A|     N/A|         N/A
  LAY FROM TIMEGRP "clk_gtx" TO TIMEGRP     |             |            |            |        |            
       "phy_clk_rx" 8 ns DATAPATHONLY       |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_ETHERNET_RX_MAC_ACLK_2_GTX_CLK = MAXDE | N/A         |         N/A|         N/A|     N/A|         N/A
  LAY FROM TIMEGRP "phy_clk_rx" TO          |             |            |            |        |            
  TIMEGRP "clk_gtx" 8 ns DATAPATHONLY       |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_ETHERNET_TX_MAC_ACLK_2_RX_MAC_ACLK = M | N/A         |         N/A|         N/A|     N/A|         N/A
  AXDELAY FROM TIMEGRP "phy_clk_tx" TO      |             |            |            |        |            
      TIMEGRP "phy_clk_rx" 8 ns DATAPATHONL |             |            |            |        |            
  Y                                         |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_ETHERNET_RX_MAC_ACLK_2_TX_MAC_ACLK = M | N/A         |         N/A|         N/A|     N/A|         N/A
  AXDELAY FROM TIMEGRP "phy_clk_rx" TO      |             |            |            |        |            
      TIMEGRP "phy_clk_tx" 8 ns DATAPATHONL |             |            |            |        |            
  Y                                         |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_axi4_0_MI0_sync_clock_conv_inbound = M | N/A         |         N/A|         N/A|     N/A|         N/A
  AXDELAY FROM TIMEGRP         "axi4_0_MI0_ |             |            |            |        |            
  clock_conv_ACLK_global" TO TIMEGRP        |             |            |            |        |            
    "axi4_0_MI0_clock_conv_otherclk_local"  |             |            |            |        |            
  10 ns                                     |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_axi4_0_MI0_sync_clock_conv_outbound =  | N/A         |         N/A|         N/A|     N/A|         N/A
  MAXDELAY FROM TIMEGRP         "axi4_0_MI0 |             |            |            |        |            
  _clock_conv_otherclk_local" TO TIMEGRP    |             |            |            |        |            
        "axi4_0_MI0_clock_conv_ACLK_global" |             |            |            |        |            
   10 ns                                    |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_axi4_0_SI6_sync_clock_conv_outtrans =  | N/A         |         N/A|         N/A|     N/A|         N/A
  MAXDELAY FROM TIMEGRP         "axi4_0_SI6 |             |            |            |        |            
  _clock_conv_ACLK_local" TO TIMEGRP        |             |            |            |        |            
    "axi4_0_SI6_clock_conv_otherclk_global" |             |            |            |        |            
   10 ns                                    |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_axi4_0_SI6_sync_clock_conv_intrans = M | N/A         |         N/A|         N/A|     N/A|         N/A
  AXDELAY FROM TIMEGRP         "axi4_0_SI6_ |             |            |            |        |            
  clock_conv_otherclk_global" TO TIMEGRP    |             |            |            |        |            
        "axi4_0_SI6_clock_conv_ACLK_local"  |             |            |            |        |            
  10 ns                                     |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_axi4_0_SI6_sync_clock_conv_inbound = M | N/A         |         N/A|         N/A|     N/A|         N/A
  AXDELAY FROM TIMEGRP         "axi4_0_SI6_ |             |            |            |        |            
  clock_conv_ACLK_global" TO TIMEGRP        |             |            |            |        |            
    "axi4_0_SI6_clock_conv_otherclk_local"  |             |            |            |        |            
  10 ns                                     |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_axi4_0_SI6_sync_clock_conv_outbound =  | N/A         |         N/A|         N/A|     N/A|         N/A
  MAXDELAY FROM TIMEGRP         "axi4_0_SI6 |             |            |            |        |            
  _clock_conv_otherclk_local" TO TIMEGRP    |             |            |            |        |            
        "axi4_0_SI6_clock_conv_ACLK_global" |             |            |            |        |            
   10 ns                                    |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_axi4_0_SI5_sync_clock_conv_outtrans =  | N/A         |         N/A|         N/A|     N/A|         N/A
  MAXDELAY FROM TIMEGRP         "axi4_0_SI5 |             |            |            |        |            
  _clock_conv_ACLK_local" TO TIMEGRP        |             |            |            |        |            
    "axi4_0_SI5_clock_conv_otherclk_global" |             |            |            |        |            
   10 ns                                    |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_axi4_0_SI5_sync_clock_conv_intrans = M | N/A         |         N/A|         N/A|     N/A|         N/A
  AXDELAY FROM TIMEGRP         "axi4_0_SI5_ |             |            |            |        |            
  clock_conv_otherclk_global" TO TIMEGRP    |             |            |            |        |            
        "axi4_0_SI5_clock_conv_ACLK_local"  |             |            |            |        |            
  10 ns                                     |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_axi4_0_SI5_sync_clock_conv_inbound = M | N/A         |         N/A|         N/A|     N/A|         N/A
  AXDELAY FROM TIMEGRP         "axi4_0_SI5_ |             |            |            |        |            
  clock_conv_ACLK_global" TO TIMEGRP        |             |            |            |        |            
    "axi4_0_SI5_clock_conv_otherclk_local"  |             |            |            |        |            
  10 ns                                     |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_axi4_0_SI5_sync_clock_conv_outbound =  | N/A         |         N/A|         N/A|     N/A|         N/A
  MAXDELAY FROM TIMEGRP         "axi4_0_SI5 |             |            |            |        |            
  _clock_conv_otherclk_local" TO TIMEGRP    |             |            |            |        |            
        "axi4_0_SI5_clock_conv_ACLK_global" |             |            |            |        |            
   10 ns                                    |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  PATH "TS_axi4_0_reset_resync_path" TIG    | SETUP       |         N/A|     5.071ns|     N/A|           0
----------------------------------------------------------------------------------------------------------
  PATH "TS_TIG_microblaze_0_Interrupt_path" | SETUP       |         N/A|     1.163ns|     N/A|           0
   TIG                                      |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  PATH "TS_TIG_microblaze_0_Reset_path" TIG | SETUP       |         N/A|     1.922ns|     N/A|           0
----------------------------------------------------------------------------------------------------------
  PATH "TS_TIG_DDR3_SDRAM_IODELAY_CTRL_RST_ | SETUP       |         N/A|     0.934ns|     N/A|           0
  SYNCH_path" TIG                           |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  PATH "TS_TIG_DDR3_SDRAM_IODELAY_CTRL_RDY_ | SETUP       |         N/A|     1.056ns|     N/A|           0
  O_SYNCH_path" TIG                         |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_XBPM_DDC_dma_S2MM_AXIS_P2S = MAXDELAY  | N/A         |         N/A|         N/A|     N/A|         N/A
  FROM TIMEGRP "m_axi_s2mm_aclk" TO         |             |            |            |        |            
   TIMEGRP "s_axi_lite_aclk" 10 ns DATAPATH |             |            |            |        |            
  ONLY                                      |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_XBPM_DDC_dma_S2MM_AXIS_S2P = MAXDELAY  | N/A         |         N/A|         N/A|     N/A|         N/A
  FROM TIMEGRP "s_axi_lite_aclk" TO         |             |            |            |        |            
   TIMEGRP "m_axi_s2mm_aclk" 5 ns DATAPATHO |             |            |            |        |            
  NLY                                       |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_ETHERNET_GTX_CLK_2_AXISTREAMCLKS = MAX | N/A         |         N/A|         N/A|     N/A|         N/A
  DELAY FROM TIMEGRP "clk_gtx" TO         T |             |            |            |        |            
  IMEGRP "axistream_clk" 10 ns DATAPATHONLY |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_ETHERNET_AXISTREAMCLKS_2_GTX_CLK = MAX | N/A         |         N/A|         N/A|     N/A|         N/A
  DELAY FROM TIMEGRP "axistream_clk" TO     |             |            |            |        |            
       TIMEGRP "clk_gtx" 8 ns DATAPATHONLY  |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_ETHERNET_TX_MAC_ACLK_2_AXI4LITECLKS =  | N/A         |         N/A|         N/A|     N/A|         N/A
  MAXDELAY FROM TIMEGRP "phy_clk_tx" TO     |             |            |            |        |            
       TIMEGRP "axi4lite_clk" 10 ns DATAPAT |             |            |            |        |            
  HONLY                                     |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_ETHERNET_AXI4LITECLKS_2_TX_MAC_ACLK =  | N/A         |         N/A|         N/A|     N/A|         N/A
  MAXDELAY FROM TIMEGRP "axi4lite_clk"      |             |            |            |        |            
      TO TIMEGRP "phy_clk_tx" 8 ns DATAPATH |             |            |            |        |            
  ONLY                                      |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_ETHERNET_TX_MAC_ACLK_2_AXISTREAMCLKS = | N/A         |         N/A|         N/A|     N/A|         N/A
   MAXDELAY FROM TIMEGRP "phy_clk_tx"       |             |            |            |        |            
     TO TIMEGRP "axistream_clk" 10 ns DATAP |             |            |            |        |            
  ATHONLY                                   |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_ETHERNET_AXISTREAMCLKS_2_TX_MAC_ACLK = | N/A         |         N/A|         N/A|     N/A|         N/A
   MAXDELAY FROM TIMEGRP         "axistream |             |            |            |        |            
  _clk" TO TIMEGRP "phy_clk_tx" 8 ns DATAPA |             |            |            |        |            
  THONLY                                    |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_ETHERNET_RX_MAC_ACLK_2_AXISTREAMCLKS = | N/A         |         N/A|         N/A|     N/A|         N/A
   MAXDELAY FROM TIMEGRP "phy_clk_rx"       |             |            |            |        |            
     TO TIMEGRP "axistream_clk" 10 ns DATAP |             |            |            |        |            
  ATHONLY                                   |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_ETHERNET_AXISTREAMCLKS_2_RX_MAC_ACLK = | N/A         |         N/A|         N/A|     N/A|         N/A
   MAXDELAY FROM TIMEGRP         "axistream |             |            |            |        |            
  _clk" TO TIMEGRP "phy_clk_rx" 8 ns DATAPA |             |            |            |        |            
  THONLY                                    |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  PATH "TS_SYSACE_AXI_FP_SysACE_CompactFlas | SETUP       |         N/A|     1.737ns|     N/A|           0
  h_path" TIG                               |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  PATH "TS_AXI_SYSACE_FP_SysACE_CompactFlas | SETUP       |         N/A|     9.016ns|     N/A|           0
  h_path" TIG                               |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_XBPM_ADC_dma_S2MM_AXIS_P2S = MAXDELAY  | N/A         |         N/A|         N/A|     N/A|         N/A
  FROM TIMEGRP "m_axi_s2mm_aclk" TO         |             |            |            |        |            
   TIMEGRP "s_axi_lite_aclk" 10 ns DATAPATH |             |            |            |        |            
  ONLY                                      |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_XBPM_ADC_dma_S2MM_AXIS_S2P = MAXDELAY  | N/A         |         N/A|         N/A|     N/A|         N/A
  FROM TIMEGRP "s_axi_lite_aclk" TO         |             |            |            |        |            
   TIMEGRP "m_axi_s2mm_aclk" 5 ns DATAPATHO |             |            |            |        |            
  NLY                                       |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  PATH "TS_TIG_microblaze_0_ilmb_POR_FF_I_p | SETUP       |         N/A|     2.162ns|     N/A|           0
  ath" TIG                                  |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  PATH "TS_TIG_microblaze_0_dlmb_POR_FF_I_p | SETUP       |         N/A|     1.854ns|     N/A|           0
  ath" TIG                                  |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  PATH "TS_axi4lite_0_reset_resync_path" TI | MAXDELAY    |         N/A|     4.950ns|     N/A|           0
  G                                         |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_axi4_0_MI0_sync_clock_conv_outtrans =  | N/A         |         N/A|         N/A|     N/A|         N/A
  MAXDELAY FROM TIMEGRP         "axi4_0_MI0 |             |            |            |        |            
  _clock_conv_ACLK_local" TO TIMEGRP        |             |            |            |        |            
    "axi4_0_MI0_clock_conv_otherclk_global" |             |            |            |        |            
   10 ns                                    |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_axi4_0_MI0_sync_clock_conv_intrans = M | N/A         |         N/A|         N/A|     N/A|         N/A
  AXDELAY FROM TIMEGRP         "axi4_0_MI0_ |             |            |            |        |            
  clock_conv_otherclk_global" TO TIMEGRP    |             |            |            |        |            
        "axi4_0_MI0_clock_conv_ACLK_local"  |             |            |            |        |            
  10 ns                                     |             |            |            |        |            
----------------------------------------------------------------------------------------------------------


Derived Constraint Report
Review Timing Report for more details on the following derived constraints.
To create a Timing Report, run "trce -v 12 -fastpaths -o design_timing_report design.ncd design.pcf"
or "Run Timing Analysis" from Timing Analyzer (timingan).
Derived Constraints for TS_ETHERNET_v6_emac_v2_1_clk_ref_gtx
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_ETHERNET_v6_emac_v2_1_clk_re|      8.000ns|      2.400ns|      2.222ns|            0|            0|            0|            0|
|f_gtx                          |             |             |             |             |             |             |             |
| TS_ETHERNET_v6_emac_v2_1_clk_r|      8.000ns|      2.222ns|          N/A|            0|            0|            0|            0|
| ef_mux                        |             |             |             |             |             |             |             |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

Derived Constraints for TS_sys_clk_pin
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_sys_clk_pin                 |      5.000ns|      2.800ns|      5.211ns|            0|            7|            0|       980320|
| TS_clock_generator_0_clock_gen|      8.000ns|      6.293ns|          N/A|            0|            0|         8530|            0|
| erator_0_SIG_MMCM2_CLKOUT0    |             |             |             |             |             |             |             |
| TS_clk_400_0000MHzMMCM0_nobuf_|      2.500ns|          N/A|          N/A|            0|            0|            0|            0|
| varphase                      |             |             |             |             |             |             |             |
| TS_clock_generator_0_clock_gen|      5.000ns|      5.211ns|          N/A|            7|            0|       314457|            0|
| erator_0_SIG_MMCM0_CLKOUT1    |             |             |             |             |             |             |             |
| TS_clock_generator_0_clock_gen|     10.000ns|      8.948ns|          N/A|            0|            0|       657333|            0|
| erator_0_SIG_MMCM0_CLKOUT0    |             |             |             |             |             |             |             |
| TS_clock_generator_0_clock_gen|      2.500ns|      1.429ns|          N/A|            0|            0|            0|            0|
| erator_0_SIG_MMCM0_CLKOUT2    |             |             |             |             |             |             |             |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

Derived Constraints for TS_fmc150_if_dma_0_adc_clk_ab_n
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_fmc150_if_dma_0_adc_clk_ab_n|     10.173ns|      6.000ns|      2.858ns|            0|            0|            0|            0|
| TS_fmc150_if_dma_0_fmc150_if_d|      5.086ns|      1.429ns|          N/A|            0|            0|            0|            0|
| ma_0_USER_LOGIC_I_cmp_fmc150_t|             |             |             |             |             |             |             |
| estbench_adc_str_2x_out_0     |             |             |             |             |             |             |             |
| TS_fmc150_if_dma_0_fmc150_if_d|     10.173ns|      2.500ns|          N/A|            0|            0|            0|            0|
| ma_0_USER_LOGIC_I_cmp_fmc150_t|             |             |             |             |             |             |             |
| estbench_adc_str_out_0        |             |             |             |             |             |             |             |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

Derived Constraints for TS_fmc150_if_dma_0_adc_clk_ab_p
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_fmc150_if_dma_0_adc_clk_ab_p|     10.173ns|      6.000ns|     10.067ns|            0|            0|           28|       384994|
| TS_fmc150_if_dma_0_fmc150_if_d|      5.086ns|      1.429ns|          N/A|            0|            0|            0|            0|
| ma_0_USER_LOGIC_I_cmp_fmc150_t|             |             |             |             |             |             |             |
| estbench_adc_str_2x_out_1     |             |             |             |             |             |             |             |
| TS_fmc150_if_dma_0_fmc150_if_d|     10.173ns|     10.067ns|          N/A|            0|            0|       384994|            0|
| ma_0_USER_LOGIC_I_cmp_fmc150_t|             |             |             |             |             |             |             |
| estbench_adc_str_out_1        |             |             |             |             |             |             |             |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

1 constraint not met.
INFO:Timing:2761 - N/A entries in the Constraints List may indicate that the 
   constraint is not analyzed due to the following: No paths covered by this 
   constraint; Other constraints intersect with this constraint; or This 
   constraint was disabled by a Path Tracing Control. Please run the Timespec 
   Interaction Report (TSI) via command line (trce tsi) or Timing Analyzer GUI.


Generating Pad Report.

All signals are completely routed.

WARNING:Par:283 - There are 96 loadless signals in this design. This design will cause Bitgen to issue DRC warnings.

Total REAL time to PAR completion: 10 mins 56 secs 
Total CPU time to PAR completion: 10 mins 38 secs 

Peak Memory Usage:  1513 MB

Placer: Placement generated during map.
Routing: Completed - No errors found.
Timing: Completed - 7 errors found.

Number of error messages: 0
Number of warning messages: 103
Number of info messages: 1

Writing design to file system.ncd



PAR done!



#----------------------------------------------#
# Starting program post_par_trce
# trce -e 3 -xml system.twx system.ncd system.pcf 
#----------------------------------------------#
Release 13.4 - Trace  (nt)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.


PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.4/ISE_DS/EDK/virtex6/data/virtex6.acd> with local file
<C:/Xilinx/13.4/ISE_DS/ISE/virtex6/data/virtex6.acd>
Loading device for application Rf_Device from file '6vlx240t.nph' in environment
C:\Xilinx\13.4\ISE_DS\ISE\;C:\Xilinx\13.4\ISE_DS\EDK.
   "system" is an NCD, version 3.2, device xc6vlx240t, package ff1156, speed -1
WARNING:Timing:3223 - Timing constraint TS_ETHERNET_RX_MAC_ACLK_2_TX_MAC_ACLK =
   MAXDELAY FROM TIMEGRP "phy_clk_rx" TO        TIMEGRP "phy_clk_tx" 8 ns
   DATAPATHONLY; ignored during timing analysis.
WARNING:Timing:3223 - Timing constraint TS_ETHERNET_TX_MAC_ACLK_2_RX_MAC_ACLK =
   MAXDELAY FROM TIMEGRP "phy_clk_tx" TO        TIMEGRP "phy_clk_rx" 8 ns
   DATAPATHONLY; ignored during timing analysis.
WARNING:Timing:3223 - Timing constraint TS_ETHERNET_RX_MAC_ACLK_2_GTX_CLK =
   MAXDELAY FROM TIMEGRP "phy_clk_rx" TO        TIMEGRP "clk_gtx" 8 ns
   DATAPATHONLY; ignored during timing analysis.
WARNING:Timing:3223 - Timing constraint TS_ETHERNET_GTX_CLK_2_RX_MAC_ACLK =
   MAXDELAY FROM TIMEGRP "clk_gtx" TO TIMEGRP        "phy_clk_rx" 8 ns
   DATAPATHONLY; ignored during timing analysis.
INFO:Timing:3386 - Intersecting Constraints found and resolved.  For more
   information, see the TSI report.  Please consult the Xilinx Command Line
   Tools User Guide for information on generating a TSI report.
--------------------------------------------------------------------------------
Release 13.4 Trace  (nt)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.

C:\Xilinx\13.4\ISE_DS\ISE\bin\nt\unwrapped\trce.exe -e 3 -xml system.twx
system.ncd system.pcf


Design file:              system.ncd
Physical constraint file: system.pcf
Device,speed:             xc6vlx240t,-1 (PRODUCTION 1.17 2012-01-07, STEPPING
level 0)
Report level:             error report
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths option. All paths that are not constrained will be reported in
   the unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on a 50 Ohm transmission line loading model.  For the details of
   this model, and for more information on accounting for different loading conditions, please see the device datasheet.


Timing summary:
---------------

Timing errors: 7  Score: 531 (Setup/Max: 531, Hold: 0)

Constraints cover 1397603 paths, 0 nets, and 169814 connections

Design statistics:
   Minimum period:  10.067ns (Maximum frequency:  99.334MHz)
   Maximum path delay from/to any node:   7.830ns
   Minimum input required time before clock:   2.412ns


Analysis completed Mon Jul 30 16:17:57 2012
--------------------------------------------------------------------------------

Generating Report ...

Number of warnings: 4
Number of info messages: 4
Total time: 3 mins 37 secs 


xflow done!
touch __xps/system_routed
xilperl C:/Xilinx/13.4/ISE_DS/EDK/data/fpga_impl/observe_par.pl -error yes implementation/system.par
Analyzing implementation/system.par
********************************************************************************
ERROR: 1 constraint not met.

PAR could not meet all timing constraints. A bitstream will not be generated.

To disable the PAR timing check:

1> Disable the "Treat timing closure failure as error" option from the Project Options dialog in XPS.

OR

2> Type following at the XPS prompt:
XPS52d7a826set enable_par_timing_error 0
********************************************************************************
make: *** [implementation/system.bit] Error 1
Done!
Writing filter settings....
Done writing filter settings to:
	D:\LR\Xilinx_projects\ML605_System_fmc150_testbench13_ext_clock_BPM_ADC_DDC_DMA\etc\system.filters
Done writing Tab View settings to:
	D:\LR\Xilinx_projects\ML605_System_fmc150_testbench13_ext_clock_BPM_ADC_DDC_DMA\etc\system.gui
WARNING:EDK:4058 - INSTANCE: ETHERNET_dma, BUS_INTERFACE: M_AXI_SG -  is not connected to any slave. 
WARNING:EDK:4058 - INSTANCE: ETHERNET_dma, BUS_INTERFACE: M_AXI_MM2S -  is not connected to any slave. 
WARNING:EDK:4058 - INSTANCE: ETHERNET_dma, BUS_INTERFACE: M_AXI_S2MM -  is not connected to any slave. 
WARNING:EDK:4058 - INSTANCE: XBPM_DDC_dma, BUS_INTERFACE: M_AXI_S2MM -  is not connected to any slave. 

********************************************************************************
At Local date and time: Mon Jul 30 16:32:01 2012
 make -f system.make netlistclean started...
rm -f implementation/system.ngc
rm -f platgen.log
rm -f __xps/ise/_xmsgs/platgen.xmsgs
rm -f implementation/system.bmm
rm -rf implementation/cache
Done!

********************************************************************************
At Local date and time: Mon Jul 30 16:32:08 2012
 make -f system.make bitsclean started...
rm -f implementation/system.bit
rm -f implementation/system.ncd
rm -f implementation/system_bd.bmm 
rm -f implementation/system_map.ncd 
rm -f implementation/download.bit 
rm -f __xps/system_bits
Done!

********************************************************************************
At Local date and time: Mon Jul 30 16:32:13 2012
 make -f system.make hwclean started...
rm -f implementation/system.ngc
rm -f platgen.log
rm -f __xps/ise/_xmsgs/platgen.xmsgs
rm -f implementation/system.bmm
rm -rf implementation/cache
rm -f implementation/system.bit
rm -f implementation/system.ncd
rm -f implementation/system_bd.bmm 
rm -f implementation/system_map.ncd 
rm -f implementation/download.bit 
rm -f __xps/system_bits
rm -rf implementation synthesis xst hdl
rm: cannot remove directory `implementation': Permission denied
make: *** [hwclean] Error 1
Done!

********************************************************************************
At Local date and time: Mon Jul 30 16:37:36 2012
 make -f system.make clean started...
rm -f implementation/system.ngc
rm -f platgen.log
rm -f __xps/ise/_xmsgs/platgen.xmsgs
rm -f implementation/system.bmm
rm -rf implementation/cache
rm -f implementation/system.bit
rm -f implementation/system.ncd
rm -f implementation/system_bd.bmm 
rm -f implementation/system_map.ncd 
rm -f implementation/download.bit 
rm -f __xps/system_bits
rm -rf implementation synthesis xst hdl
rm -rf xst.srp system.srp
rm -f __xps/ise/_xmsgs/bitinit.xmsgs
rm -rf SDK
rm -rf __xps/ps7_instance.mhs
rm -rf simulation/behavioral
rm -f simgen.log
rm -f __xps/ise/_xmsgs/simgen.xmsgs
rm -f _impact.cmd
Done!

********************************************************************************
At Local date and time: Mon Jul 30 16:52:21 2012
 make -f system.make exporttosdk started...
IF NOT EXIST "SDK\SDK_Export\hw" @mkdir "SDK\SDK_Export\hw"
psf2Edward -inp system.xmp -exit_on_error -dont_add_loginfo -edwver 1.2 -xml SDK\SDK_Export\hw/system.xml 
Release 13.4 - psf2Edward EDK_O.87xd (nt)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.
WARNING:EDK:4058 - INSTANCE: ETHERNET_dma, BUS_INTERFACE: M_AXI_SG -  is not
   connected to any slave. 
WARNING:EDK:4058 - INSTANCE: ETHERNET_dma, BUS_INTERFACE: M_AXI_MM2S -  is not
   connected to any slave. 
WARNING:EDK:4058 - INSTANCE: ETHERNET_dma, BUS_INTERFACE: M_AXI_S2MM -  is not
   connected to any slave. 
WARNING:EDK:4058 - INSTANCE: XBPM_DDC_dma, BUS_INTERFACE: M_AXI_S2MM -  is not
   connected to any slave. 

Checking platform configuration ...
IPNAME: lmb_v10, INSTANCE: microblaze_0_ilmb - 1 master(s) : 1 slave(s) 
IPNAME: lmb_v10, INSTANCE: microblaze_0_dlmb - 1 master(s) : 1 slave(s) 
IPNAME: axi_interconnect, INSTANCE: axi4lite_0 - 1 master(s) : 12 slave(s) 
IPNAME: axi_interconnect, INSTANCE: axi4_0 - 7 master(s) : 1 slave(s) 

Checking port drivers...

Performing Clock DRCs...

Performing Reset DRCs...

Overriding system level properties...
WARNING:EDK:4181 - PORT: CLKOUT5, CONNECTOR: clk_150_0000MHzMMCM0 - floating
   connection -
   D:\LR\Xilinx_projects\ML605_System_fmc150_testbench13_ext_clock_BPM_ADC_DDC_D
   MA\system.mhs line 245 
WARNING:EDK:4181 - PORT: mm2s_prmry_reset_out_n, CONNECTOR: RESET_OUT_N -
   floating connection -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_dma_v5_00_a\data
   \axi_dma_v2_1_0.mpd line 210 
WARNING:EDK:4181 - PORT: mm2s_cntrl_reset_out_n, CONNECTOR: RESET_OUT_N -
   floating connection -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_dma_v5_00_a\data
   \axi_dma_v2_1_0.mpd line 216 
WARNING:EDK:4181 - PORT: s2mm_prmry_reset_out_n, CONNECTOR: RESET_OUT_N -
   floating connection -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_dma_v5_00_a\data
   \axi_dma_v2_1_0.mpd line 238 
WARNING:EDK:4181 - PORT: s2mm_sts_reset_out_n, CONNECTOR: RESET_OUT_N - floating
   connection -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_dma_v5_00_a\data
   \axi_dma_v2_1_0.mpd line 244 
WARNING:EDK:4181 - PORT: mm2s_prmry_reset_out_n, CONNECTOR: RESET_OUT_N -
   floating connection -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_dma_v5_00_a\data
   \axi_dma_v2_1_0.mpd line 210 
WARNING:EDK:4181 - PORT: mm2s_cntrl_reset_out_n, CONNECTOR: RESET_OUT_N -
   floating connection -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_dma_v5_00_a\data
   \axi_dma_v2_1_0.mpd line 216 
WARNING:EDK:4181 - PORT: s2mm_prmry_reset_out_n, CONNECTOR: RESET_OUT_N -
   floating connection -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_dma_v5_00_a\data
   \axi_dma_v2_1_0.mpd line 238 
WARNING:EDK:4181 - PORT: s2mm_sts_reset_out_n, CONNECTOR: RESET_OUT_N - floating
   connection -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_dma_v5_00_a\data
   \axi_dma_v2_1_0.mpd line 244 

INFO: Setting C_RANGE_CHECK = ON for axi_interconnect axi4lite_0.

INFO: Setting C_RANGE_CHECK = OFF for axi_interconnect axi4_0; no DECERR
checking will be performed.

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...
Invoking MIG ...
MIG returned 0

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...
Chipscope Integrate Controller, instance 'chipscope_icon', exists in System 
Chipscope Integrate Controller, instance 'chipscope_icon', exists in System 
Chipscope Integrate Controller, instance 'chipscope_icon', exists in System 
Conversion to XML complete.
xdsgen -inp system.xmp -report SDK\SDK_Export\hw/system.html  -make_docs_local
Release 13.4 - xdsgen EDK_O.87xd (nt)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.
Generated Block Diagram.
Rasterizing proc_sys_reset_0.jpg.....
Rasterizing microblaze_0_intc.jpg.....
Rasterizing microblaze_0_ilmb.jpg.....
Rasterizing microblaze_0_i_bram_ctrl.jpg.....
Rasterizing microblaze_0_dlmb.jpg.....
Rasterizing microblaze_0_d_bram_ctrl.jpg.....
Rasterizing microblaze_0_bram_block.jpg.....
Rasterizing microblaze_0.jpg.....
Rasterizing debug_module.jpg.....
Rasterizing clock_generator_0.jpg.....
Rasterizing bpm_ddc_0.jpg.....
Rasterizing axi_timer_0.jpg.....
Rasterizing axi4lite_0.jpg.....
Rasterizing axi4_0.jpg.....
Rasterizing SysACE_CompactFlash.jpg.....
Rasterizing RS232_Uart_1.jpg.....
Rasterizing LEDs_8Bits.jpg.....
Rasterizing ETHERNET_dma.jpg.....
org.apache.batik.transcoder.TranscoderException: nul
Enclosed Exception
file:/D:/LR/Xilinx_projects/ML605_System_fmc150_testbench13_ext_clock_BPM_ADC_DD
C_DMA/__xps/.dswkshop/ETHERNET_dma.svg:-
Cannot find the referenced element
"#AXIS_busconn_TARGET
specified on the element <use> - may be a problem of id
	at org.apache.batik.transcoder.SVGAbstractTranscoder.transcode(Unknown Source)
	at org.apache.batik.transcoder.image.ImageTranscoder.transcode(Unknown Source)
	at org.apache.batik.transcoder.XMLAbstractTranscoder.transcode(Unknown Source)
	at org.apache.batik.transcoder.SVGAbstractTranscoder.transcode(Unknown Source)
	at MdtSvgDiag_Rasterize._rasterizeIMG(MdtSvgDiag_Rasterize.java:156)
	at MdtSvgDiag_Rasterize.batchMode(MdtSvgDiag_Rasterize.java:91)
	at MdtSvgDiag_Rasterize.main(MdtSvgDiag_Rasterize.java:24)
Report generated.
Report generation completed.
"****************************************************"
"Creating system netlist for hardware specification.."
"****************************************************"
platgen -p xc6vlx240tff1156-1 -lang vhdl -intstyle default    -msg __xps/ise/xmsgprops.lst system.mhs

Release 13.4 - platgen Xilinx EDK 13.4 Build EDK_O.87xd
 (nt)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.


Command Line: platgen -p xc6vlx240tff1156-1 -lang vhdl -intstyle default -msg
__xps/ise/xmsgprops.lst system.mhs 

WARNING:EDK - INFO:Security:71 - If a license for part 'xc6vlx240t' is
   available, it will be possible to use 'XPS_TDP' instead of 'XPS'.
   WARNING:Security:42 - Your software subscription period has lapsed. Your
   current version of Xilinx tools will continue to function, but you no longer
   qualify for Xilinx software updates or new releases.


Parse
D:/LR/Xilinx_projects/ML605_System_fmc150_testbench13_ext_clock_BPM_ADC_DDC_DMA/
system.mhs ...

Read MPD definitions ...

Overriding IP level properties ...
INFO:EDK:4130 - IPNAME: axi_intc, INSTANCE:microblaze_0_intc - tcl is overriding
   PARAMETER C_NUM_INTR_INPUTS value to 8 -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_intc_v1_01_a\dat
   a\axi_intc_v2_1_0.mpd line 80 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ENDIANNESS value to 1 -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_20_b\d
   ata\microblaze_v2_1_0.mpd line 195 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ICACHE_USE_FSL value to 0 -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_20_b\d
   ata\microblaze_v2_1_0.mpd line 334 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_DCACHE_USE_FSL value to 0 -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_20_b\d
   ata\microblaze_v2_1_0.mpd line 364 
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi4lite_0 - tcl is
   overriding PARAMETER C_BASEFAMILY value to virtex6 -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   05_a\data\axi_interconnect_v2_1_0.mpd line 78 
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi4_0 - tcl is overriding
   PARAMETER C_BASEFAMILY value to virtex6 -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   05_a\data\axi_interconnect_v2_1_0.mpd line 78 
INFO:EDK:4130 - IPNAME: axi_v6_ddrx, INSTANCE:DDR3_SDRAM - tcl is overriding
   PARAMETER C_IODELAY_GRP value to DDR3_SDRAM -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_v6_ddrx_v1_05_a\
   data\axi_v6_ddrx_v2_1_0.mpd line 84 
INFO:EDK:4130 - IPNAME: axi_dma, INSTANCE:XBPM_DDC_dma - tcl is overriding
   PARAMETER C_PRMRY_IS_ACLK_ASYNC value to 1 -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_dma_v5_00_a\data
   \axi_dma_v2_1_0.mpd line 85 
INFO:EDK:4130 - IPNAME: axi_dma, INSTANCE:XBPM_ADC_dma - tcl is overriding
   PARAMETER C_PRMRY_IS_ACLK_ASYNC value to 1 -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_dma_v5_00_a\data
   \axi_dma_v2_1_0.mpd line 85 

Computing clock values...
INFO:EDK:740 - Cannot determine the input clock associated with port :
   microblaze_0_i_bram_ctrl:BRAM_Clk_A. Clock DRCs will not be performed on this
   core and cores connected to it. 
INFO:EDK:740 - Cannot determine the input clock associated with port :
   microblaze_0_d_bram_ctrl:BRAM_Clk_A. Clock DRCs will not be performed on this
   core and cores connected to it. 
WARNING:EDK:4058 - INSTANCE: ETHERNET_dma, BUS_INTERFACE: M_AXI_SG -  is not
   connected to any slave. 
WARNING:EDK:4058 - INSTANCE: ETHERNET_dma, BUS_INTERFACE: M_AXI_MM2S -  is not
   connected to any slave. 
WARNING:EDK:4058 - INSTANCE: ETHERNET_dma, BUS_INTERFACE: M_AXI_S2MM -  is not
   connected to any slave. 
WARNING:EDK:4058 - INSTANCE: XBPM_DDC_dma, BUS_INTERFACE: M_AXI_S2MM -  is not
   connected to any slave. 

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor microblaze_0
  (0000000000-0x00001fff) microblaze_0_d_bram_ctrl	microblaze_0_dlmb
  (0000000000-0x00001fff) microblaze_0_i_bram_ctrl	microblaze_0_ilmb
  (0x40000000-0x4000ffff) LEDs_8Bits	axi4lite_0
  (0x40600000-0x4060ffff) RS232_Uart_1	axi4lite_0
  (0x41200000-0x4120ffff) microblaze_0_intc	axi4lite_0
  (0x41240000-0x4127ffff) ETHERNET	axi4lite_0
  (0x41400000-0x4140ffff) debug_module	axi4lite_0
  (0x41800000-0x4180ffff) SysACE_CompactFlash	axi4lite_0
  (0x41c00000-0x41c0ffff) axi_timer_0	axi4lite_0
  (0x41e00000-0x41e0ffff) XBPM_DDC_dma	axi4lite_0
  (0x41e20000-0x41e2ffff) ETHERNET_dma	axi4lite_0
  (0x41e40000-0x41e4ffff) XBPM_ADC_dma	axi4lite_0
  (0x71000000-0x7100ffff) fmc150_if_dma_0	axi4lite_0
  (0x7e820000-0x7e82ffff) bpm_ddc_0	axi4lite_0
  (0xc0000000-0xcfffffff) DDR3_SDRAM	axi4_0
INFO:EDK:4130 - IPNAME: lmb_v10, INSTANCE:microblaze_0_ilmb - tool is overriding
   PARAMETER C_LMB_NUM_SLAVES value to 1 -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v2_00_b\data
   \lmb_v10_v2_1_0.mpd line 80 
INFO:EDK:4130 - IPNAME: lmb_v10, INSTANCE:microblaze_0_dlmb - tool is overriding
   PARAMETER C_LMB_NUM_SLAVES value to 1 -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v2_00_b\data
   \lmb_v10_v2_1_0.mpd line 80 
INFO:EDK:4130 - IPNAME: bram_block, INSTANCE:microblaze_0_bram_block - tool is
   overriding PARAMETER C_MEMSIZE value to 0x2000 -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\d
   ata\bram_block_v2_1_0.mpd line 76 

Checking platform address map ...

Checking platform configuration ...
IPNAME: lmb_v10, INSTANCE: microblaze_0_ilmb - 1 master(s) : 1 slave(s) 
IPNAME: lmb_v10, INSTANCE: microblaze_0_dlmb - 1 master(s) : 1 slave(s) 
IPNAME: axi_interconnect, INSTANCE: axi4lite_0 - 1 master(s) : 12 slave(s) 
IPNAME: axi_interconnect, INSTANCE: axi4_0 - 7 master(s) : 1 slave(s) 

Checking port drivers...
WARNING:EDK:4181 - PORT: CLKOUT5, CONNECTOR: clk_150_0000MHzMMCM0 - floating
   connection -
   D:\LR\Xilinx_projects\ML605_System_fmc150_testbench13_ext_clock_BPM_ADC_DDC_D
   MA\system.mhs line 245 
WARNING:EDK:4181 - PORT: mm2s_prmry_reset_out_n, CONNECTOR: RESET_OUT_N -
   floating connection -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_dma_v5_00_a\data
   \axi_dma_v2_1_0.mpd line 210 
WARNING:EDK:4181 - PORT: mm2s_cntrl_reset_out_n, CONNECTOR: RESET_OUT_N -
   floating connection -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_dma_v5_00_a\data
   \axi_dma_v2_1_0.mpd line 216 
WARNING:EDK:4181 - PORT: s2mm_prmry_reset_out_n, CONNECTOR: RESET_OUT_N -
   floating connection -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_dma_v5_00_a\data
   \axi_dma_v2_1_0.mpd line 238 
WARNING:EDK:4181 - PORT: s2mm_sts_reset_out_n, CONNECTOR: RESET_OUT_N - floating
   connection -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_dma_v5_00_a\data
   \axi_dma_v2_1_0.mpd line 244 
WARNING:EDK:4181 - PORT: mm2s_prmry_reset_out_n, CONNECTOR: RESET_OUT_N -
   floating connection -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_dma_v5_00_a\data
   \axi_dma_v2_1_0.mpd line 210 
WARNING:EDK:4181 - PORT: mm2s_cntrl_reset_out_n, CONNECTOR: RESET_OUT_N -
   floating connection -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_dma_v5_00_a\data
   \axi_dma_v2_1_0.mpd line 216 
WARNING:EDK:4181 - PORT: s2mm_prmry_reset_out_n, CONNECTOR: RESET_OUT_N -
   floating connection -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_dma_v5_00_a\data
   \axi_dma_v2_1_0.mpd line 238 
WARNING:EDK:4181 - PORT: s2mm_sts_reset_out_n, CONNECTOR: RESET_OUT_N - floating
   connection -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_dma_v5_00_a\data
   \axi_dma_v2_1_0.mpd line 244 

Performing Clock DRCs...

Performing Reset DRCs...

Overriding system level properties...
INFO:EDK:4130 - IPNAME: axi_intc, INSTANCE:microblaze_0_intc - tcl is overriding
   PARAMETER C_KIND_OF_INTR value to 0b11111111111111111111111110000000 -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_intc_v1_01_a\dat
   a\axi_intc_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: axi_intc, INSTANCE:microblaze_0_intc - tcl is overriding
   PARAMETER C_KIND_OF_EDGE value to 0b11111111111111111111111111111111 -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_intc_v1_01_a\dat
   a\axi_intc_v2_1_0.mpd line 82 
INFO:EDK:4130 - IPNAME: axi_intc, INSTANCE:microblaze_0_intc - tcl is overriding
   PARAMETER C_KIND_OF_LVL value to 0b11111111111111111111111111111111 -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_intc_v1_01_a\dat
   a\axi_intc_v2_1_0.mpd line 83 
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:microblaze_0_i_bram_ctrl -
   tcl is overriding PARAMETER C_MASK value to 0x40000000 -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v3
   _00_b\data\lmb_bram_if_cntlr_v2_1_0.mpd line 87 
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:microblaze_0_d_bram_ctrl -
   tcl is overriding PARAMETER C_MASK value to 0x40000000 -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v3
   _00_b\data\lmb_bram_if_cntlr_v2_1_0.mpd line 87 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_D_AXI value to 1 -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_20_b\d
   ata\microblaze_v2_1_0.mpd line 228 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ADDR_TAG_BITS value to 15 -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_20_b\d
   ata\microblaze_v2_1_0.mpd line 332 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_DCACHE_ADDR_TAG value to 15 -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_20_b\d
   ata\microblaze_v2_1_0.mpd line 362 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_INTERRUPT value to 1 -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_20_b\d
   ata\microblaze_v2_1_0.mpd line 396 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_EXT_BRK value to 1 -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_20_b\d
   ata\microblaze_v2_1_0.mpd line 397 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_EXT_NM_BRK value to 1 -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_20_b\d
   ata\microblaze_v2_1_0.mpd line 398 

INFO: Setting C_RANGE_CHECK = ON for axi_interconnect axi4lite_0.
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi4lite_0 - tcl is
   overriding PARAMETER C_RANGE_CHECK value to 1 -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   05_a\data\axi_interconnect_v2_1_0.mpd line 146 

INFO: Setting C_RANGE_CHECK = OFF for axi_interconnect axi4_0; no DECERR
checking will be performed.
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi4_0 - tcl is overriding
   PARAMETER C_RANGE_CHECK value to 0 -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   05_a\data\axi_interconnect_v2_1_0.mpd line 146 
INFO:EDK:4130 - IPNAME: chipscope_icon, INSTANCE:chipscope_icon_0 - tcl is
   overriding PARAMETER C_SYSTEM_CONTAINS_MDM value to 1 -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\chipscope_icon_v1_06
   _a\data\chipscope_icon_v2_1_0.mpd line 80 

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...
Invoking MIG ...
MIG returned 0

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...
Chipscope Integrate Controller, instance 'chipscope_icon', exists in System 
Chipscope Integrate Controller, instance 'chipscope_icon', exists in System 
Chipscope Integrate Controller, instance 'chipscope_icon', exists in System 

Running UPDATE Tcl procedures for OPTION PLATGEN_SYSLEVEL_UPDATE_PROC...
INFO: Setting timing constaints for microblaze_0_ilmb.
INFO: The microblaze_0_ilmb core has constraints automatically generated by XPS
in implementation/microblaze_0_ilmb_wrapper/microblaze_0_ilmb_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: Setting timing constaints for microblaze_0_dlmb.
INFO: The microblaze_0_dlmb core has constraints automatically generated by XPS
in implementation/microblaze_0_dlmb_wrapper/microblaze_0_dlmb_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: Setting timing constaints for microblaze_0.
INFO: The microblaze_0 core has constraints automatically generated by XPS in
implementation/microblaze_0_wrapper/microblaze_0_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: No synchronous clock conversions in axi_interconnect axi4lite_0.
INFO: No asynchronous clock conversions in axi_interconnect axi4lite_0.
INFO: Generating core-level timing constraints for synchronous clock conversions
in axi_interconnect axi4_0.
INFO: No asynchronous clock conversions in axi_interconnect axi4_0.
INFO: The SysACE_CompactFlash core has constraints automatically generated by
XPS in
implementation/sysace_compactflash_wrapper/sysace_compactflash_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The SysACE_CompactFlash core has constraints automatically generated by
XPS in
implementation/sysace_compactflash_wrapper/sysace_compactflash_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.


Modify defaults ...

Creating stub ...

Processing licensed instances ...
Completion time: 0.00 seconds

Creating hardware output directories ...

Managing hardware (BBD-specified) netlist files ...
IPNAME:bpm_ddc INSTANCE:bpm_ddc_0 -
D:\LR\Xilinx_projects\ML605_System_fmc150_testbench13_ext_clock_BPM_ADC_DDC_DMA\
system.mhs line 248 - Copying (BBD-specified) netlist files.
IPNAME:chipscope_icon INSTANCE:chipscope_icon_0 -
D:\LR\Xilinx_projects\ML605_System_fmc150_testbench13_ext_clock_BPM_ADC_DDC_DMA\
system.mhs line 509 - Copying (BBD-specified) netlist files.
IPNAME:chipscope_ila INSTANCE:chipscope_ila_1 -
D:\LR\Xilinx_projects\ML605_System_fmc150_testbench13_ext_clock_BPM_ADC_DDC_DMA\
system.mhs line 518 - Copying (BBD-specified) netlist files.
IPNAME:chipscope_ila INSTANCE:chipscope_ila_0 -
D:\LR\Xilinx_projects\ML605_System_fmc150_testbench13_ext_clock_BPM_ADC_DDC_DMA\
system.mhs line 531 - Copying (BBD-specified) netlist files.
IPNAME:fmc150_if_dma INSTANCE:fmc150_if_dma_0 -
D:\LR\Xilinx_projects\ML605_System_fmc150_testbench13_ext_clock_BPM_ADC_DDC_DMA\
system.mhs line 544 - Copying (BBD-specified) netlist files.
IPNAME:chipscope_ila INSTANCE:chipscope_ila_2 -
D:\LR\Xilinx_projects\ML605_System_fmc150_testbench13_ext_clock_BPM_ADC_DDC_DMA\
system.mhs line 630 - Copying (BBD-specified) netlist files.

Managing cache ...

Elaborating instances ...
IPNAME:bram_block INSTANCE:microblaze_0_bram_block -
D:\LR\Xilinx_projects\ML605_System_fmc150_testbench13_ext_clock_BPM_ADC_DDC_DMA\
system.mhs line 149 - elaborating IP
IPNAME:clock_generator INSTANCE:clock_generator_0 -
D:\LR\Xilinx_projects\ML605_System_fmc150_testbench13_ext_clock_BPM_ADC_DDC_DMA\
system.mhs line 197 - elaborating IP
ClkGen elaborate status: PASSED
----------------------------------------
IPNAME:chipscope_icon INSTANCE:chipscope_icon_0 -
D:\LR\Xilinx_projects\ML605_System_fmc150_testbench13_ext_clock_BPM_ADC_DDC_DMA\
system.mhs line 509 - elaborating IP
Created elaborate directory hdl/elaborate/chipscope_icon_0_v1_06_a/synhdl/vhdl/
Generating ChipScope core: chipscope_icon_0 ...
ChipScope Core Generator command: coregen.exe -b
D:/LR/Xilinx_projects/ML605_System_fmc150_testbench13_ext_clock_BPM_ADC_DDC_DMA/
implementation/chipscope_icon_0.xco
Release 13.4 - Xilinx CORE Generator O.87xd (nt)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.
All runtime messages will be recorded in
D:\LR\Xilinx_projects\ML605_System_fmc150_testbench13_ext_clock_BPM_ADC_DDC_DMA\
implementation\chipscope_icon_0_wrapper\coregen.log
Updating project device from '6vlx240t' to 'xc6vlx240t'.
Wrote CGP file for project 'coregen'.
Resolving generic values...
Finished resolving generic values.
Generating IP...
Configuring files for chipscope_icon_0 root...
Gathering HDL files for chipscope_icon_0 root...
Creating XST project for chipscope_icon_0...
Creating XST script file for chipscope_icon_0...
Creating XST instantiation file for chipscope_icon_0...
Running XST for chipscope_icon_0...
XST: HDL Parsing
XST: HDL Elaboration
XST: HDL Synthesis
XST: Advanced HDL Synthesis
XST: Low Level Synthesis
XST: Design Summary
Not generating VHDL wrapper
Not generating Verilog wrapper
Skipping VHDL instantiation template for chipscope_icon_0...
Skipping Verilog instantiation template for chipscope_icon_0...
Finished Generation.
Generating IP instantiation template...
Generating ASY schematic symbol...
Generating metadata file...
Generating ISE project...
XCO file found: chipscope_icon_0.xco
XMDF file found: chipscope_icon_0_xmdf.tcl
WARNING:EDK - : chipscope_icon_0.vhd does not exist, will not be added to ISE
   project.

WARNING:EDK - : chipscope_icon_0.vho does not exist, will not be added to ISE
   project.

Adding
D:/LR/Xilinx_projects/ML605_System_fmc150_testbench13_ext_clock_BPM_ADC_DDC_DMA/
implementation/chipscope_icon_0_wrapper/tmp/_cg/chipscope_icon_0.asy -view all
-origin_type imported
Adding
D:/LR/Xilinx_projects/ML605_System_fmc150_testbench13_ext_clock_BPM_ADC_DDC_DMA/
implementation/chipscope_icon_0_wrapper/tmp/_cg/chipscope_icon_0.ngc -view all
-origin_type created
Checking file
"D:/LR/Xilinx_projects/ML605_System_fmc150_testbench13_ext_clock_BPM_ADC_DDC_DMA
/implementation/chipscope_icon_0_wrapper/tmp/_cg/chipscope_icon_0.ngc" for
project device match ...
File
"D:/LR/Xilinx_projects/ML605_System_fmc150_testbench13_ext_clock_BPM_ADC_DDC_DMA
/implementation/chipscope_icon_0_wrapper/tmp/_cg/chipscope_icon_0.ngc" device
information matches project device.
INFO:TclTasksC:2116 - The automatic calculation of top has been turned-off.
   Please set the new top explicitly by running the "project set top" command.
   To re-calculate the new top automatically, set the "Auto Implementation Top"
   property to true.
Top level has been set to "/chipscope_icon_0"
Generating README file...
Generating FLIST file...
Moving files to output directory...
Finished moving files to output directory
Saved CGP file for project 'coregen'.
*************************************************************
IPNAME:chipscope_ila INSTANCE:chipscope_ila_1 -
D:\LR\Xilinx_projects\ML605_System_fmc150_testbench13_ext_clock_BPM_ADC_DDC_DMA\
system.mhs line 518 - elaborating IP
Created elaborate directory hdl/elaborate/chipscope_ila_1_v1_05_a/synhdl/vhdl/
Generating ChipScope core: chipscope_ila_1 ...
ChipScope Core Generator command: coregen.exe -b
D:/LR/Xilinx_projects/ML605_System_fmc150_testbench13_ext_clock_BPM_ADC_DDC_DMA/
implementation/chipscope_ila_1.xco
Release 13.4 - Xilinx CORE Generator O.87xd (nt)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.
All runtime messages will be recorded in
D:\LR\Xilinx_projects\ML605_System_fmc150_testbench13_ext_clock_BPM_ADC_DDC_DMA\
implementation\chipscope_ila_1_wrapper\coregen.log
Updating project device from '6vlx240t' to 'xc6vlx240t'.
Wrote CGP file for project 'coregen'.
Resolving generic values...
Finished resolving generic values.
Generating IP...
Configuring files for chipscope_ila_1 root...
Gathering HDL files for chipscope_ila_1 root...
Creating XST project for chipscope_ila_1...
Creating XST script file for chipscope_ila_1...
Creating XST instantiation file for chipscope_ila_1...
Running XST for chipscope_ila_1...
XST: HDL Parsing
XST: HDL Elaboration
XST: HDL Synthesis
XST: Advanced HDL Synthesis
XST: Low Level Synthesis
XST: Design Summary
Not generating VHDL wrapper
Not generating Verilog wrapper
Skipping VHDL instantiation template for chipscope_ila_1...
Skipping Verilog instantiation template for chipscope_ila_1...
Finished Generation.
Generating IP instantiation template...
Generating ASY schematic symbol...
Generating metadata file...
Generating ISE project...
XCO file found: chipscope_ila_1.xco
XMDF file found: chipscope_ila_1_xmdf.tcl
Adding
D:/LR/Xilinx_projects/ML605_System_fmc150_testbench13_ext_clock_BPM_ADC_DDC_DMA/
implementation/chipscope_ila_1_wrapper/tmp/_cg/chipscope_ila_1.asy -view all
-origin_type imported
Adding
D:/LR/Xilinx_projects/ML605_System_fmc150_testbench13_ext_clock_BPM_ADC_DDC_DMA/
implementation/chipscope_ila_1_wrapper/tmp/_cg/chipscope_ila_1.ngc -view all
-origin_type created
Checking file
"D:/LR/Xilinx_projects/ML605_System_fmc150_testbench13_ext_clock_BPM_ADC_DDC_DMA
/implementation/chipscope_ila_1_wrapper/tmp/_cg/chipscope_ila_1.ngc" for project
device match ...
File
"D:/LR/Xilinx_projects/ML605_System_fmc150_testbench13_ext_clock_BPM_ADC_DDC_DMA
/implementation/chipscope_ila_1_wrapper/tmp/_cg/chipscope_ila_1.ngc" device
information matches project device.
INFO:TclTasksC:2116 - The automatic calculation of top has been turned-off.
   Please set the new top explicitly by running the "project set top" command.
   To re-calculate the new top automatically, set the "Auto Implementation Top"
   property to true.
Top level has been set to "/chipscope_ila_1"
Generating README file...
Generating FLIST file...
Moving files to output directory...
Finished moving files to output directory
Saved CGP file for project 'coregen'.
*************************************************************
IPNAME:chipscope_ila INSTANCE:chipscope_ila_0 -
D:\LR\Xilinx_projects\ML605_System_fmc150_testbench13_ext_clock_BPM_ADC_DDC_DMA\
system.mhs line 531 - elaborating IP
Created elaborate directory hdl/elaborate/chipscope_ila_0_v1_05_a/synhdl/vhdl/
Generating ChipScope core: chipscope_ila_0 ...
ChipScope Core Generator command: coregen.exe -b
D:/LR/Xilinx_projects/ML605_System_fmc150_testbench13_ext_clock_BPM_ADC_DDC_DMA/
implementation/chipscope_ila_0.xco
Release 13.4 - Xilinx CORE Generator O.87xd (nt)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.
All runtime messages will be recorded in
D:\LR\Xilinx_projects\ML605_System_fmc150_testbench13_ext_clock_BPM_ADC_DDC_DMA\
implementation\chipscope_ila_0_wrapper\coregen.log
Updating project device from '6vlx240t' to 'xc6vlx240t'.
Wrote CGP file for project 'coregen'.
Resolving generic values...
Finished resolving generic values.
Generating IP...
Configuring files for chipscope_ila_0 root...
Gathering HDL files for chipscope_ila_0 root...
Creating XST project for chipscope_ila_0...
Creating XST script file for chipscope_ila_0...
Creating XST instantiation file for chipscope_ila_0...
Running XST for chipscope_ila_0...
XST: HDL Parsing
XST: HDL Elaboration
XST: HDL Synthesis
XST: Advanced HDL Synthesis
XST: Low Level Synthesis
XST: Design Summary
Not generating VHDL wrapper
Not generating Verilog wrapper
Skipping VHDL instantiation template for chipscope_ila_0...
Skipping Verilog instantiation template for chipscope_ila_0...
Finished Generation.
Generating IP instantiation template...
Generating ASY schematic symbol...
Generating metadata file...
Generating ISE project...
XCO file found: chipscope_ila_0.xco
XMDF file found: chipscope_ila_0_xmdf.tcl
WARNING:EDK - : chipscope_ila_0.vhd does not exist, will not be added to ISE
   project.

WARNING:EDK - : chipscope_ila_0.vho does not exist, will not be added to ISE
   project.

Adding
D:/LR/Xilinx_projects/ML605_System_fmc150_testbench13_ext_clock_BPM_ADC_DDC_DMA/
implementation/chipscope_ila_0_wrapper/tmp/_cg/chipscope_ila_0.asy -view all
-origin_type imported
Adding
D:/LR/Xilinx_projects/ML605_System_fmc150_testbench13_ext_clock_BPM_ADC_DDC_DMA/
implementation/chipscope_ila_0_wrapper/tmp/_cg/chipscope_ila_0.ngc -view all
-origin_type created
Checking file
"D:/LR/Xilinx_projects/ML605_System_fmc150_testbench13_ext_clock_BPM_ADC_DDC_DMA
/implementation/chipscope_ila_0_wrapper/tmp/_cg/chipscope_ila_0.ngc" for project
device match ...
File
"D:/LR/Xilinx_projects/ML605_System_fmc150_testbench13_ext_clock_BPM_ADC_DDC_DMA
/implementation/chipscope_ila_0_wrapper/tmp/_cg/chipscope_ila_0.ngc" device
information matches project device.
INFO:TclTasksC:2116 - The automatic calculation of top has been turned-off.
   Please set the new top explicitly by running the "project set top" command.
   To re-calculate the new top automatically, set the "Auto Implementation Top"
   property to true.
Top level has been set to "/chipscope_ila_0"
Generating README file...
Generating FLIST file...
Moving files to output directory...
Finished moving files to output directory
Saved CGP file for project 'coregen'.
*************************************************************
IPNAME:chipscope_ila INSTANCE:chipscope_ila_2 -
D:\LR\Xilinx_projects\ML605_System_fmc150_testbench13_ext_clock_BPM_ADC_DDC_DMA\
system.mhs line 630 - elaborating IP
Created elaborate directory hdl/elaborate/chipscope_ila_2_v1_05_a/synhdl/vhdl/
Generating ChipScope core: chipscope_ila_2 ...
ChipScope Core Generator command: coregen.exe -b
D:/LR/Xilinx_projects/ML605_System_fmc150_testbench13_ext_clock_BPM_ADC_DDC_DMA/
implementation/chipscope_ila_2.xco
Release 13.4 - Xilinx CORE Generator O.87xd (nt)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.
All runtime messages will be recorded in
D:\LR\Xilinx_projects\ML605_System_fmc150_testbench13_ext_clock_BPM_ADC_DDC_DMA\
implementation\chipscope_ila_2_wrapper\coregen.log
Updating project device from '6vlx240t' to 'xc6vlx240t'.
Wrote CGP file for project 'coregen'.
Resolving generic values...
Finished resolving generic values.
Generating IP...
Configuring files for chipscope_ila_2 root...
Gathering HDL files for chipscope_ila_2 root...
Creating XST project for chipscope_ila_2...
Creating XST script file for chipscope_ila_2...
Creating XST instantiation file for chipscope_ila_2...
Running XST for chipscope_ila_2...
XST: HDL Parsing
XST: HDL Elaboration
XST: HDL Synthesis
XST: Advanced HDL Synthesis
XST: Low Level Synthesis
XST: Design Summary
Not generating VHDL wrapper
Not generating Verilog wrapper
Skipping VHDL instantiation template for chipscope_ila_2...
Skipping Verilog instantiation template for chipscope_ila_2...
Finished Generation.
Generating IP instantiation template...
Generating ASY schematic symbol...
Generating metadata file...
Generating ISE project...
XCO file found: chipscope_ila_2.xco
XMDF file found: chipscope_ila_2_xmdf.tcl
Adding
D:/LR/Xilinx_projects/ML605_System_fmc150_testbench13_ext_clock_BPM_ADC_DDC_DMA/
implementation/chipscope_ila_2_wrapper/tmp/_cg/chipscope_ila_2.asy -view all
-origin_type imported
Adding
D:/LR/Xilinx_projects/ML605_System_fmc150_testbench13_ext_clock_BPM_ADC_DDC_DMA/
implementation/chipscope_ila_2_wrapper/tmp/_cg/chipscope_ila_2.ngc -view all
-origin_type created
Checking file
"D:/LR/Xilinx_projects/ML605_System_fmc150_testbench13_ext_clock_BPM_ADC_DDC_DMA
/implementation/chipscope_ila_2_wrapper/tmp/_cg/chipscope_ila_2.ngc" for project
device match ...
File
"D:/LR/Xilinx_projects/ML605_System_fmc150_testbench13_ext_clock_BPM_ADC_DDC_DMA
/implementation/chipscope_ila_2_wrapper/tmp/_cg/chipscope_ila_2.ngc" device
information matches project device.
INFO:TclTasksC:2116 - The automatic calculation of top has been turned-off.
   Please set the new top explicitly by running the "project set top" command.
   To re-calculate the new top automatically, set the "Auto Implementation Top"
   property to true.
Top level has been set to "/chipscope_ila_2"
Generating README file...
Generating FLIST file...
Moving files to output directory...
Finished moving files to output directory
Saved CGP file for project 'coregen'.
*************************************************************

Writing HDL for elaborated instances ...

Inserting wrapper level ...
Completion time: 2.00 seconds

Constructing platform-level connectivity ...
WARNING:EDK:4059 - INSTANCE: ETHERNET, Overriding connection of PORT:
   AXI_STR_TXD_ARESETN, VALUE: AXI_STR_TXD_ARESETN - which is part of the
   connected BUSIF: S_AXI -
   D:\LR\Xilinx_projects\ML605_System_fmc150_testbench13_ext_clock_BPM_ADC_DDC_D
   MA\system.mhs line 383
WARNING:EDK:4059 - INSTANCE: ETHERNET, Overriding connection of PORT:
   AXI_STR_TXC_ARESETN, VALUE: AXI_STR_TXC_ARESETN - which is part of the
   connected BUSIF: S_AXI -
   D:\LR\Xilinx_projects\ML605_System_fmc150_testbench13_ext_clock_BPM_ADC_DDC_D
   MA\system.mhs line 383
WARNING:EDK:4059 - INSTANCE: ETHERNET, Overriding connection of PORT:
   AXI_STR_RXD_ARESETN, VALUE: AXI_STR_RXD_ARESETN - which is part of the
   connected BUSIF: S_AXI -
   D:\LR\Xilinx_projects\ML605_System_fmc150_testbench13_ext_clock_BPM_ADC_DDC_D
   MA\system.mhs line 383
WARNING:EDK:4059 - INSTANCE: ETHERNET, Overriding connection of PORT:
   AXI_STR_RXS_ARESETN, VALUE: AXI_STR_RXS_ARESETN - which is part of the
   connected BUSIF: S_AXI -
   D:\LR\Xilinx_projects\ML605_System_fmc150_testbench13_ext_clock_BPM_ADC_DDC_D
   MA\system.mhs line 383
Completion time: 0.00 seconds

Writing (top-level) BMM ...

Writing (top-level and wrappers) HDL ...

Generating synthesis project file ...

Running XST synthesis ...

INFO:EDK:4211 - The following instances are synthesized with XST. The MPD option
   IMP_NETLIST=TRUE indicates that a NGC file is to be produced using XST
   synthesis. IMP_NETLIST=FALSE (default) instances are not synthesized. 
INSTANCE:proc_sys_reset_0 -
D:\LR\Xilinx_projects\ML605_System_fmc150_testbench13_ext_clock_BPM_ADC_DDC_DMA\
system.mhs line 92 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.4/ISE_DS/EDK/virtex6/data/virtex6.acd> with local file
<C:/Xilinx/13.4/ISE_DS/ISE/virtex6/data/virtex6.acd>
INSTANCE:microblaze_0_intc -
D:\LR\Xilinx_projects\ML605_System_fmc150_testbench13_ext_clock_BPM_ADC_DDC_DMA\
system.mhs line 106 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.4/ISE_DS/EDK/virtex6/data/virtex6.acd> with local file
<C:/Xilinx/13.4/ISE_DS/ISE/virtex6/data/virtex6.acd>
INSTANCE:microblaze_0_ilmb -
D:\LR\Xilinx_projects\ML605_System_fmc150_testbench13_ext_clock_BPM_ADC_DDC_DMA\
system.mhs line 117 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.4/ISE_DS/EDK/virtex6/data/virtex6.acd> with local file
<C:/Xilinx/13.4/ISE_DS/ISE/virtex6/data/virtex6.acd>
INSTANCE:microblaze_0_i_bram_ctrl -
D:\LR\Xilinx_projects\ML605_System_fmc150_testbench13_ext_clock_BPM_ADC_DDC_DMA\
system.mhs line 124 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.4/ISE_DS/EDK/virtex6/data/virtex6.acd> with local file
<C:/Xilinx/13.4/ISE_DS/ISE/virtex6/data/virtex6.acd>
INSTANCE:microblaze_0_dlmb -
D:\LR\Xilinx_projects\ML605_System_fmc150_testbench13_ext_clock_BPM_ADC_DDC_DMA\
system.mhs line 133 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.4/ISE_DS/EDK/virtex6/data/virtex6.acd> with local file
<C:/Xilinx/13.4/ISE_DS/ISE/virtex6/data/virtex6.acd>
INSTANCE:microblaze_0_d_bram_ctrl -
D:\LR\Xilinx_projects\ML605_System_fmc150_testbench13_ext_clock_BPM_ADC_DDC_DMA\
system.mhs line 140 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.4/ISE_DS/EDK/virtex6/data/virtex6.acd> with local file
<C:/Xilinx/13.4/ISE_DS/ISE/virtex6/data/virtex6.acd>
INSTANCE:microblaze_0_bram_block -
D:\LR\Xilinx_projects\ML605_System_fmc150_testbench13_ext_clock_BPM_ADC_DDC_DMA\
system.mhs line 149 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.4/ISE_DS/EDK/virtex6/data/virtex6.acd> with local file
<C:/Xilinx/13.4/ISE_DS/ISE/virtex6/data/virtex6.acd>
INSTANCE:microblaze_0 -
D:\LR\Xilinx_projects\ML605_System_fmc150_testbench13_ext_clock_BPM_ADC_DDC_DMA\
system.mhs line 156 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.4/ISE_DS/EDK/virtex6/data/virtex6.acd> with local file
<C:/Xilinx/13.4/ISE_DS/ISE/virtex6/data/virtex6.acd>
INSTANCE:debug_module -
D:\LR\Xilinx_projects\ML605_System_fmc150_testbench13_ext_clock_BPM_ADC_DDC_DMA\
system.mhs line 184 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.4/ISE_DS/EDK/virtex6/data/virtex6.acd> with local file
<C:/Xilinx/13.4/ISE_DS/ISE/virtex6/data/virtex6.acd>
INSTANCE:clock_generator_0 -
D:\LR\Xilinx_projects\ML605_System_fmc150_testbench13_ext_clock_BPM_ADC_DDC_DMA\
system.mhs line 197 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.4/ISE_DS/EDK/virtex6/data/virtex6.acd> with local file
<C:/Xilinx/13.4/ISE_DS/ISE/virtex6/data/virtex6.acd>
INSTANCE:bpm_ddc_0 -
D:\LR\Xilinx_projects\ML605_System_fmc150_testbench13_ext_clock_BPM_ADC_DDC_DMA\
system.mhs line 248 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.4/ISE_DS/EDK/virtex6/data/virtex6.acd> with local file
<C:/Xilinx/13.4/ISE_DS/ISE/virtex6/data/virtex6.acd>
INSTANCE:axi_timer_0 -
D:\LR\Xilinx_projects\ML605_System_fmc150_testbench13_ext_clock_BPM_ADC_DDC_DMA\
system.mhs line 273 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.4/ISE_DS/EDK/virtex6/data/virtex6.acd> with local file
<C:/Xilinx/13.4/ISE_DS/ISE/virtex6/data/virtex6.acd>
INSTANCE:axi4lite_0 -
D:\LR\Xilinx_projects\ML605_System_fmc150_testbench13_ext_clock_BPM_ADC_DDC_DMA\
system.mhs line 285 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.4/ISE_DS/EDK/virtex6/data/virtex6.acd> with local file
<C:/Xilinx/13.4/ISE_DS/ISE/virtex6/data/virtex6.acd>
INSTANCE:axi4_0 -
D:\LR\Xilinx_projects\ML605_System_fmc150_testbench13_ext_clock_BPM_ADC_DDC_DMA\
system.mhs line 293 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.4/ISE_DS/EDK/virtex6/data/virtex6.acd> with local file
<C:/Xilinx/13.4/ISE_DS/ISE/virtex6/data/virtex6.acd>
INSTANCE:sysace_compactflash -
D:\LR\Xilinx_projects\ML605_System_fmc150_testbench13_ext_clock_BPM_ADC_DDC_DMA\
system.mhs line 300 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.4/ISE_DS/EDK/virtex6/data/virtex6.acd> with local file
<C:/Xilinx/13.4/ISE_DS/ISE/virtex6/data/virtex6.acd>
INSTANCE:rs232_uart_1 -
D:\LR\Xilinx_projects\ML605_System_fmc150_testbench13_ext_clock_BPM_ADC_DDC_DMA\
system.mhs line 318 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.4/ISE_DS/EDK/virtex6/data/virtex6.acd> with local file
<C:/Xilinx/13.4/ISE_DS/ISE/virtex6/data/virtex6.acd>
INSTANCE:leds_8bits -
D:\LR\Xilinx_projects\ML605_System_fmc150_testbench13_ext_clock_BPM_ADC_DDC_DMA\
system.mhs line 334 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.4/ISE_DS/EDK/virtex6/data/virtex6.acd> with local file
<C:/Xilinx/13.4/ISE_DS/ISE/virtex6/data/virtex6.acd>
INSTANCE:ethernet_dma -
D:\LR\Xilinx_projects\ML605_System_fmc150_testbench13_ext_clock_BPM_ADC_DDC_DMA\
system.mhs line 348 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.4/ISE_DS/EDK/virtex6/data/virtex6.acd> with local file
<C:/Xilinx/13.4/ISE_DS/ISE/virtex6/data/virtex6.acd>
Trying to terminate Process...
Done!

********************************************************************************
At Local date and time: Tue Jul 31 08:19:43 2012
 make -f system.make netlistclean started...
rm -f implementation/system.ngc
rm -f platgen.log
rm -f __xps/ise/_xmsgs/platgen.xmsgs
rm -f implementation/system.bmm
rm -rf implementation/cache
Done!

********************************************************************************
At Local date and time: Tue Jul 31 08:19:51 2012
 make -f system.make bitsclean started...
rm -f implementation/system.bit
rm -f implementation/system.ncd
rm -f implementation/system_bd.bmm 
rm -f implementation/system_map.ncd 
rm -f implementation/download.bit 
rm -f __xps/system_bits
Done!

********************************************************************************
At Local date and time: Tue Jul 31 08:19:56 2012
 make -f system.make hwclean started...
rm -f implementation/system.ngc
rm -f platgen.log
rm -f __xps/ise/_xmsgs/platgen.xmsgs
rm -f implementation/system.bmm
rm -rf implementation/cache
rm -f implementation/system.bit
rm -f implementation/system.ncd
rm -f implementation/system_bd.bmm 
rm -f implementation/system_map.ncd 
rm -f implementation/download.bit 
rm -f __xps/system_bits
rm -rf implementation synthesis xst hdl
rm -rf xst.srp system.srp
rm -f __xps/ise/_xmsgs/bitinit.xmsgs
rm -rf SDK
rm -rf __xps/ps7_instance.mhs
Done!

********************************************************************************
At Local date and time: Tue Jul 31 08:20:07 2012
 make -f system.make clean started...
rm -f implementation/system.ngc
rm -f platgen.log
rm -f __xps/ise/_xmsgs/platgen.xmsgs
rm -f implementation/system.bmm
rm -rf implementation/cache
rm -f implementation/system.bit
rm -f implementation/system.ncd
rm -f implementation/system_bd.bmm 
rm -f implementation/system_map.ncd 
rm -f implementation/download.bit 
rm -f __xps/system_bits
rm -rf implementation synthesis xst hdl
rm -rf xst.srp system.srp
rm -f __xps/ise/_xmsgs/bitinit.xmsgs
rm -rf SDK
rm -rf __xps/ps7_instance.mhs
rm -rf simulation/behavioral
rm -f simgen.log
rm -f __xps/ise/_xmsgs/simgen.xmsgs
rm -f _impact.cmd
Done!

********************************************************************************
At Local date and time: Tue Jul 31 08:20:20 2012
 make -f system.make exporttosdk started...
IF NOT EXIST "SDK\SDK_Export\hw" @mkdir "SDK\SDK_Export\hw"
psf2Edward -inp system.xmp -exit_on_error -dont_add_loginfo -edwver 1.2 -xml SDK\SDK_Export\hw/system.xml 
Release 13.4 - psf2Edward EDK_O.87xd (nt)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.

Checking platform configuration ...
IPNAME: lmb_v10, INSTANCE: microblaze_0_ilmb - 1 master(s) : 1 slave(s) 
IPNAME: lmb_v10, INSTANCE: microblaze_0_dlmb - 1 master(s) : 1 slave(s) 
IPNAME: axi_interconnect, INSTANCE: axi4lite_0 - 1 master(s) : 12 slave(s) 
IPNAME: axi_interconnect, INSTANCE: axi4_0 - 7 master(s) : 1 slave(s) 

Checking port drivers...
WARNING:EDK:4058 - INSTANCE: ETHERNET_dma, BUS_INTERFACE: M_AXI_SG -  is not
   connected to any slave. 
WARNING:EDK:4058 - INSTANCE: ETHERNET_dma, BUS_INTERFACE: M_AXI_MM2S -  is not
   connected to any slave. 
WARNING:EDK:4058 - INSTANCE: ETHERNET_dma, BUS_INTERFACE: M_AXI_S2MM -  is not
   connected to any slave. 
WARNING:EDK:4058 - INSTANCE: XBPM_DDC_dma, BUS_INTERFACE: M_AXI_S2MM -  is not
   connected to any slave. 

Performing Clock DRCs...

Performing Reset DRCs...
WARNING:EDK:4181 - PORT: CLKOUT5, CONNECTOR: clk_150_0000MHzMMCM0 - floating
   connection -
   D:\LR\Xilinx_projects\ML605_System_fmc150_testbench13_ext_clock_BPM_ADC_DDC_D
   MA\system.mhs line 245 
WARNING:EDK:4181 - PORT: mm2s_prmry_reset_out_n, CONNECTOR: RESET_OUT_N -
   floating connection -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_dma_v5_00_a\data
   \axi_dma_v2_1_0.mpd line 210 
WARNING:EDK:4181 - PORT: mm2s_cntrl_reset_out_n, CONNECTOR: RESET_OUT_N -
   floating connection -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_dma_v5_00_a\data
   \axi_dma_v2_1_0.mpd line 216 
WARNING:EDK:4181 - PORT: s2mm_prmry_reset_out_n, CONNECTOR: RESET_OUT_N -
   floating connection -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_dma_v5_00_a\data
   \axi_dma_v2_1_0.mpd line 238 
WARNING:EDK:4181 - PORT: s2mm_sts_reset_out_n, CONNECTOR: RESET_OUT_N - floating
   connection -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_dma_v5_00_a\data
   \axi_dma_v2_1_0.mpd line 244 
WARNING:EDK:4181 - PORT: mm2s_prmry_reset_out_n, CONNECTOR: RESET_OUT_N -
   floating connection -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_dma_v5_00_a\data
   \axi_dma_v2_1_0.mpd line 210 
WARNING:EDK:4181 - PORT: mm2s_cntrl_reset_out_n, CONNECTOR: RESET_OUT_N -
   floating connection -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_dma_v5_00_a\data
   \axi_dma_v2_1_0.mpd line 216 
WARNING:EDK:4181 - PORT: s2mm_prmry_reset_out_n, CONNECTOR: RESET_OUT_N -
   floating connection -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_dma_v5_00_a\data
   \axi_dma_v2_1_0.mpd line 238 
WARNING:EDK:4181 - PORT: s2mm_sts_reset_out_n, CONNECTOR: RESET_OUT_N - floating
   connection -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_dma_v5_00_a\data
   \axi_dma_v2_1_0.mpd line 244 

Overriding system level properties...

INFO: Setting C_RANGE_CHECK = ON for axi_interconnect axi4lite_0.

INFO: Setting C_RANGE_CHECK = OFF for axi_interconnect axi4_0; no DECERR
checking will be performed.

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...
Invoking MIG ...
MIG returned 0

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...
Chipscope Integrate Controller, instance 'chipscope_icon', exists in System 
Chipscope Integrate Controller, instance 'chipscope_icon', exists in System 
Chipscope Integrate Controller, instance 'chipscope_icon', exists in System 
Conversion to XML complete.
xdsgen -inp system.xmp -report SDK\SDK_Export\hw/system.html  -make_docs_local
Release 13.4 - xdsgen EDK_O.87xd (nt)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.
Generated Block Diagram.
Rasterizing proc_sys_reset_0.jpg.....
Rasterizing microblaze_0_intc.jpg.....
Rasterizing microblaze_0_ilmb.jpg.....
Rasterizing microblaze_0_i_bram_ctrl.jpg.....
Rasterizing microblaze_0_dlmb.jpg.....
Rasterizing microblaze_0_d_bram_ctrl.jpg.....
Rasterizing microblaze_0_bram_block.jpg.....
Rasterizing microblaze_0.jpg.....
Rasterizing debug_module.jpg.....
Rasterizing clock_generator_0.jpg.....
Rasterizing bpm_ddc_0.jpg.....
Rasterizing axi_timer_0.jpg.....
Rasterizing axi4lite_0.jpg.....
Rasterizing axi4_0.jpg.....
Rasterizing SysACE_CompactFlash.jpg.....
Rasterizing RS232_Uart_1.jpg.....
Rasterizing LEDs_8Bits.jpg.....
Rasterizing ETHERNET_dma.jpg.....
org.apache.batik.transcoder.TranscoderException: nul
Enclosed Exception
file:/D:/LR/Xilinx_projects/ML605_System_fmc150_testbench13_ext_clock_BPM_ADC_DD
C_DMA/__xps/.dswkshop/ETHERNET_dma.svg:-
Cannot find the referenced element
"#AXIS_busconn_TARGET
specified on the element <use> - may be a problem of id
	at org.apache.batik.transcoder.SVGAbstractTranscoder.transcode(Unknown Source)
	at org.apache.batik.transcoder.image.ImageTranscoder.transcode(Unknown Source)
	at org.apache.batik.transcoder.XMLAbstractTranscoder.transcode(Unknown Source)
	at org.apache.batik.transcoder.SVGAbstractTranscoder.transcode(Unknown Source)
	at MdtSvgDiag_Rasterize._rasterizeIMG(MdtSvgDiag_Rasterize.java:156)
	at MdtSvgDiag_Rasterize.batchMode(MdtSvgDiag_Rasterize.java:91)
	at MdtSvgDiag_Rasterize.main(MdtSvgDiag_Rasterize.java:24)
Report generated.
Report generation completed.
"****************************************************"
"Creating system netlist for hardware specification.."
"****************************************************"
platgen -p xc6vlx240tff1156-1 -lang vhdl -intstyle default    -msg __xps/ise/xmsgprops.lst system.mhs

Release 13.4 - platgen Xilinx EDK 13.4 Build EDK_O.87xd
 (nt)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.


Command Line: platgen -p xc6vlx240tff1156-1 -lang vhdl -intstyle default -msg
__xps/ise/xmsgprops.lst system.mhs 

WARNING:EDK - INFO:Security:71 - If a license for part 'xc6vlx240t' is
   available, it will be possible to use 'XPS_TDP' instead of 'XPS'.
   WARNING:Security:42 - Your software subscription period has lapsed. Your
   current version of Xilinx tools will continue to function, but you no longer
   qualify for Xilinx software updates or new releases.


Parse
D:/LR/Xilinx_projects/ML605_System_fmc150_testbench13_ext_clock_BPM_ADC_DDC_DMA/
system.mhs ...

Read MPD definitions ...

Overriding IP level properties ...
INFO:EDK:4130 - IPNAME: axi_intc, INSTANCE:microblaze_0_intc - tcl is overriding
   PARAMETER C_NUM_INTR_INPUTS value to 8 -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_intc_v1_01_a\dat
   a\axi_intc_v2_1_0.mpd line 80 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ENDIANNESS value to 1 -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_20_b\d
   ata\microblaze_v2_1_0.mpd line 195 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ICACHE_USE_FSL value to 0 -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_20_b\d
   ata\microblaze_v2_1_0.mpd line 334 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_DCACHE_USE_FSL value to 0 -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_20_b\d
   ata\microblaze_v2_1_0.mpd line 364 
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi4lite_0 - tcl is
   overriding PARAMETER C_BASEFAMILY value to virtex6 -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   05_a\data\axi_interconnect_v2_1_0.mpd line 78 
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi4_0 - tcl is overriding
   PARAMETER C_BASEFAMILY value to virtex6 -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   05_a\data\axi_interconnect_v2_1_0.mpd line 78 
INFO:EDK:4130 - IPNAME: axi_v6_ddrx, INSTANCE:DDR3_SDRAM - tcl is overriding
   PARAMETER C_IODELAY_GRP value to DDR3_SDRAM -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_v6_ddrx_v1_05_a\
   data\axi_v6_ddrx_v2_1_0.mpd line 84 
INFO:EDK:4130 - IPNAME: axi_dma, INSTANCE:XBPM_DDC_dma - tcl is overriding
   PARAMETER C_PRMRY_IS_ACLK_ASYNC value to 1 -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_dma_v5_00_a\data
   \axi_dma_v2_1_0.mpd line 85 
INFO:EDK:4130 - IPNAME: axi_dma, INSTANCE:XBPM_ADC_dma - tcl is overriding
   PARAMETER C_PRMRY_IS_ACLK_ASYNC value to 1 -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_dma_v5_00_a\data
   \axi_dma_v2_1_0.mpd line 85 

Computing clock values...
INFO:EDK:740 - Cannot determine the input clock associated with port :
   microblaze_0_i_bram_ctrl:BRAM_Clk_A. Clock DRCs will not be performed on this
   core and cores connected to it. 
INFO:EDK:740 - Cannot determine the input clock associated with port :
   microblaze_0_d_bram_ctrl:BRAM_Clk_A. Clock DRCs will not be performed on this
   core and cores connected to it. 
WARNING:EDK:4058 - INSTANCE: ETHERNET_dma, BUS_INTERFACE: M_AXI_SG -  is not
   connected to any slave. 
WARNING:EDK:4058 - INSTANCE: ETHERNET_dma, BUS_INTERFACE: M_AXI_MM2S -  is not
   connected to any slave. 
WARNING:EDK:4058 - INSTANCE: ETHERNET_dma, BUS_INTERFACE: M_AXI_S2MM -  is not
   connected to any slave. 
WARNING:EDK:4058 - INSTANCE: XBPM_DDC_dma, BUS_INTERFACE: M_AXI_S2MM -  is not
   connected to any slave. 

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor microblaze_0
  (0000000000-0x00001fff) microblaze_0_d_bram_ctrl	microblaze_0_dlmb
  (0000000000-0x00001fff) microblaze_0_i_bram_ctrl	microblaze_0_ilmb
  (0x40000000-0x4000ffff) LEDs_8Bits	axi4lite_0
  (0x40600000-0x4060ffff) RS232_Uart_1	axi4lite_0
  (0x41200000-0x4120ffff) microblaze_0_intc	axi4lite_0
  (0x41240000-0x4127ffff) ETHERNET	axi4lite_0
  (0x41400000-0x4140ffff) debug_module	axi4lite_0
  (0x41800000-0x4180ffff) SysACE_CompactFlash	axi4lite_0
  (0x41c00000-0x41c0ffff) axi_timer_0	axi4lite_0
  (0x41e00000-0x41e0ffff) XBPM_DDC_dma	axi4lite_0
  (0x41e20000-0x41e2ffff) ETHERNET_dma	axi4lite_0
  (0x41e40000-0x41e4ffff) XBPM_ADC_dma	axi4lite_0
  (0x71000000-0x7100ffff) fmc150_if_dma_0	axi4lite_0
  (0x7e820000-0x7e82ffff) bpm_ddc_0	axi4lite_0
  (0xc0000000-0xcfffffff) DDR3_SDRAM	axi4_0
INFO:EDK:4130 - IPNAME: lmb_v10, INSTANCE:microblaze_0_ilmb - tool is overriding
   PARAMETER C_LMB_NUM_SLAVES value to 1 -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v2_00_b\data
   \lmb_v10_v2_1_0.mpd line 80 
INFO:EDK:4130 - IPNAME: lmb_v10, INSTANCE:microblaze_0_dlmb - tool is overriding
   PARAMETER C_LMB_NUM_SLAVES value to 1 -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v2_00_b\data
   \lmb_v10_v2_1_0.mpd line 80 
INFO:EDK:4130 - IPNAME: bram_block, INSTANCE:microblaze_0_bram_block - tool is
   overriding PARAMETER C_MEMSIZE value to 0x2000 -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\d
   ata\bram_block_v2_1_0.mpd line 76 

Checking platform address map ...

Checking platform configuration ...
IPNAME: lmb_v10, INSTANCE: microblaze_0_ilmb - 1 master(s) : 1 slave(s) 
IPNAME: lmb_v10, INSTANCE: microblaze_0_dlmb - 1 master(s) : 1 slave(s) 
IPNAME: axi_interconnect, INSTANCE: axi4lite_0 - 1 master(s) : 12 slave(s) 
IPNAME: axi_interconnect, INSTANCE: axi4_0 - 7 master(s) : 1 slave(s) 

Checking port drivers...
WARNING:EDK:4181 - PORT: CLKOUT5, CONNECTOR: clk_150_0000MHzMMCM0 - floating
   connection -
   D:\LR\Xilinx_projects\ML605_System_fmc150_testbench13_ext_clock_BPM_ADC_DDC_D
   MA\system.mhs line 245 
WARNING:EDK:4181 - PORT: mm2s_prmry_reset_out_n, CONNECTOR: RESET_OUT_N -
   floating connection -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_dma_v5_00_a\data
   \axi_dma_v2_1_0.mpd line 210 
WARNING:EDK:4181 - PORT: mm2s_cntrl_reset_out_n, CONNECTOR: RESET_OUT_N -
   floating connection -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_dma_v5_00_a\data
   \axi_dma_v2_1_0.mpd line 216 
WARNING:EDK:4181 - PORT: s2mm_prmry_reset_out_n, CONNECTOR: RESET_OUT_N -
   floating connection -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_dma_v5_00_a\data
   \axi_dma_v2_1_0.mpd line 238 
WARNING:EDK:4181 - PORT: s2mm_sts_reset_out_n, CONNECTOR: RESET_OUT_N - floating
   connection -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_dma_v5_00_a\data
   \axi_dma_v2_1_0.mpd line 244 
WARNING:EDK:4181 - PORT: mm2s_prmry_reset_out_n, CONNECTOR: RESET_OUT_N -
   floating connection -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_dma_v5_00_a\data
   \axi_dma_v2_1_0.mpd line 210 
WARNING:EDK:4181 - PORT: mm2s_cntrl_reset_out_n, CONNECTOR: RESET_OUT_N -
   floating connection -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_dma_v5_00_a\data
   \axi_dma_v2_1_0.mpd line 216 
WARNING:EDK:4181 - PORT: s2mm_prmry_reset_out_n, CONNECTOR: RESET_OUT_N -
   floating connection -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_dma_v5_00_a\data
   \axi_dma_v2_1_0.mpd line 238 
WARNING:EDK:4181 - PORT: s2mm_sts_reset_out_n, CONNECTOR: RESET_OUT_N - floating
   connection -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_dma_v5_00_a\data
   \axi_dma_v2_1_0.mpd line 244 

Performing Clock DRCs...

Performing Reset DRCs...

Overriding system level properties...
INFO:EDK:4130 - IPNAME: axi_intc, INSTANCE:microblaze_0_intc - tcl is overriding
   PARAMETER C_KIND_OF_INTR value to 0b11111111111111111111111110000000 -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_intc_v1_01_a\dat
   a\axi_intc_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: axi_intc, INSTANCE:microblaze_0_intc - tcl is overriding
   PARAMETER C_KIND_OF_EDGE value to 0b11111111111111111111111111111111 -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_intc_v1_01_a\dat
   a\axi_intc_v2_1_0.mpd line 82 
INFO:EDK:4130 - IPNAME: axi_intc, INSTANCE:microblaze_0_intc - tcl is overriding
   PARAMETER C_KIND_OF_LVL value to 0b11111111111111111111111111111111 -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_intc_v1_01_a\dat
   a\axi_intc_v2_1_0.mpd line 83 
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:microblaze_0_i_bram_ctrl -
   tcl is overriding PARAMETER C_MASK value to 0x40000000 -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v3
   _00_b\data\lmb_bram_if_cntlr_v2_1_0.mpd line 87 
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:microblaze_0_d_bram_ctrl -
   tcl is overriding PARAMETER C_MASK value to 0x40000000 -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v3
   _00_b\data\lmb_bram_if_cntlr_v2_1_0.mpd line 87 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_D_AXI value to 1 -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_20_b\d
   ata\microblaze_v2_1_0.mpd line 228 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ADDR_TAG_BITS value to 15 -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_20_b\d
   ata\microblaze_v2_1_0.mpd line 332 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_DCACHE_ADDR_TAG value to 15 -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_20_b\d
   ata\microblaze_v2_1_0.mpd line 362 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_INTERRUPT value to 1 -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_20_b\d
   ata\microblaze_v2_1_0.mpd line 396 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_EXT_BRK value to 1 -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_20_b\d
   ata\microblaze_v2_1_0.mpd line 397 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_EXT_NM_BRK value to 1 -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_20_b\d
   ata\microblaze_v2_1_0.mpd line 398 

INFO: Setting C_RANGE_CHECK = ON for axi_interconnect axi4lite_0.
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi4lite_0 - tcl is
   overriding PARAMETER C_RANGE_CHECK value to 1 -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   05_a\data\axi_interconnect_v2_1_0.mpd line 146 

INFO: Setting C_RANGE_CHECK = OFF for axi_interconnect axi4_0; no DECERR
checking will be performed.
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi4_0 - tcl is overriding
   PARAMETER C_RANGE_CHECK value to 0 -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   05_a\data\axi_interconnect_v2_1_0.mpd line 146 
INFO:EDK:4130 - IPNAME: chipscope_icon, INSTANCE:chipscope_icon_0 - tcl is
   overriding PARAMETER C_SYSTEM_CONTAINS_MDM value to 1 -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\chipscope_icon_v1_06
   _a\data\chipscope_icon_v2_1_0.mpd line 80 

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...
Invoking MIG ...
MIG returned 0

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...
Chipscope Integrate Controller, instance 'chipscope_icon', exists in System 
Chipscope Integrate Controller, instance 'chipscope_icon', exists in System 
Chipscope Integrate Controller, instance 'chipscope_icon', exists in System 

Running UPDATE Tcl procedures for OPTION PLATGEN_SYSLEVEL_UPDATE_PROC...
INFO: Setting timing constaints for microblaze_0_ilmb.
INFO: The microblaze_0_ilmb core has constraints automatically generated by XPS
in implementation/microblaze_0_ilmb_wrapper/microblaze_0_ilmb_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: Setting timing constaints for microblaze_0_dlmb.
INFO: The microblaze_0_dlmb core has constraints automatically generated by XPS
in implementation/microblaze_0_dlmb_wrapper/microblaze_0_dlmb_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: Setting timing constaints for microblaze_0.
INFO: The microblaze_0 core has constraints automatically generated by XPS in
implementation/microblaze_0_wrapper/microblaze_0_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: No synchronous clock conversions in axi_interconnect axi4lite_0.
INFO: No asynchronous clock conversions in axi_interconnect axi4lite_0.
INFO: Generating core-level timing constraints for synchronous clock conversions
in axi_interconnect axi4_0.
INFO: No asynchronous clock conversions in axi_interconnect axi4_0.
INFO: The SysACE_CompactFlash core has constraints automatically generated by
XPS in
implementation/sysace_compactflash_wrapper/sysace_compactflash_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The SysACE_CompactFlash core has constraints automatically generated by
XPS in
implementation/sysace_compactflash_wrapper/sysace_compactflash_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.


Modify defaults ...

Creating stub ...

Processing licensed instances ...
Completion time: 0.00 seconds

Creating hardware output directories ...

Managing hardware (BBD-specified) netlist files ...
IPNAME:bpm_ddc INSTANCE:bpm_ddc_0 -
D:\LR\Xilinx_projects\ML605_System_fmc150_testbench13_ext_clock_BPM_ADC_DDC_DMA\
system.mhs line 248 - Copying (BBD-specified) netlist files.
IPNAME:chipscope_icon INSTANCE:chipscope_icon_0 -
D:\LR\Xilinx_projects\ML605_System_fmc150_testbench13_ext_clock_BPM_ADC_DDC_DMA\
system.mhs line 509 - Copying (BBD-specified) netlist files.
IPNAME:chipscope_ila INSTANCE:chipscope_ila_1 -
D:\LR\Xilinx_projects\ML605_System_fmc150_testbench13_ext_clock_BPM_ADC_DDC_DMA\
system.mhs line 518 - Copying (BBD-specified) netlist files.
IPNAME:chipscope_ila INSTANCE:chipscope_ila_0 -
D:\LR\Xilinx_projects\ML605_System_fmc150_testbench13_ext_clock_BPM_ADC_DDC_DMA\
system.mhs line 531 - Copying (BBD-specified) netlist files.
IPNAME:fmc150_if_dma INSTANCE:fmc150_if_dma_0 -
D:\LR\Xilinx_projects\ML605_System_fmc150_testbench13_ext_clock_BPM_ADC_DDC_DMA\
system.mhs line 544 - Copying (BBD-specified) netlist files.
IPNAME:chipscope_ila INSTANCE:chipscope_ila_2 -
D:\LR\Xilinx_projects\ML605_System_fmc150_testbench13_ext_clock_BPM_ADC_DDC_DMA\
system.mhs line 630 - Copying (BBD-specified) netlist files.

Managing cache ...

Elaborating instances ...
IPNAME:bram_block INSTANCE:microblaze_0_bram_block -
D:\LR\Xilinx_projects\ML605_System_fmc150_testbench13_ext_clock_BPM_ADC_DDC_DMA\
system.mhs line 149 - elaborating IP
IPNAME:clock_generator INSTANCE:clock_generator_0 -
D:\LR\Xilinx_projects\ML605_System_fmc150_testbench13_ext_clock_BPM_ADC_DDC_DMA\
system.mhs line 197 - elaborating IP
ClkGen elaborate status: PASSED
----------------------------------------
IPNAME:chipscope_icon INSTANCE:chipscope_icon_0 -
D:\LR\Xilinx_projects\ML605_System_fmc150_testbench13_ext_clock_BPM_ADC_DDC_DMA\
system.mhs line 509 - elaborating IP
Created elaborate directory hdl/elaborate/chipscope_icon_0_v1_06_a/synhdl/vhdl/
Generating ChipScope core: chipscope_icon_0 ...
ChipScope Core Generator command: coregen.exe -b
D:/LR/Xilinx_projects/ML605_System_fmc150_testbench13_ext_clock_BPM_ADC_DDC_DMA/
implementation/chipscope_icon_0.xco
Release 13.4 - Xilinx CORE Generator O.87xd (nt)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.
All runtime messages will be recorded in
D:\LR\Xilinx_projects\ML605_System_fmc150_testbench13_ext_clock_BPM_ADC_DDC_DMA\
implementation\chipscope_icon_0_wrapper\coregen.log
Updating project device from '6vlx240t' to 'xc6vlx240t'.
Wrote CGP file for project 'coregen'.
Resolving generic values...
Finished resolving generic values.
Generating IP...
Configuring files for chipscope_icon_0 root...
Gathering HDL files for chipscope_icon_0 root...
Creating XST project for chipscope_icon_0...
Creating XST script file for chipscope_icon_0...
Creating XST instantiation file for chipscope_icon_0...
Running XST for chipscope_icon_0...
XST: HDL Parsing
XST: HDL Elaboration
XST: HDL Synthesis
XST: Advanced HDL Synthesis
XST: Low Level Synthesis
XST: Design Summary
Not generating VHDL wrapper
Not generating Verilog wrapper
Skipping VHDL instantiation template for chipscope_icon_0...
Skipping Verilog instantiation template for chipscope_icon_0...
Finished Generation.
Generating IP instantiation template...
Generating ASY schematic symbol...
Generating metadata file...
Generating ISE project...
XCO file found: chipscope_icon_0.xco
XMDF file found: chipscope_icon_0_xmdf.tcl
WARNING:EDK - : chipscope_icon_0.vhd does not exist, will not be added to ISE
   project.

WARNING:EDK - : chipscope_icon_0.vho does not exist, will not be added to ISE
   project.

Adding
D:/LR/Xilinx_projects/ML605_System_fmc150_testbench13_ext_clock_BPM_ADC_DDC_DMA/
implementation/chipscope_icon_0_wrapper/tmp/_cg/chipscope_icon_0.asy -view all
-origin_type imported
Adding
D:/LR/Xilinx_projects/ML605_System_fmc150_testbench13_ext_clock_BPM_ADC_DDC_DMA/
implementation/chipscope_icon_0_wrapper/tmp/_cg/chipscope_icon_0.ngc -view all
-origin_type created
Checking file
"D:/LR/Xilinx_projects/ML605_System_fmc150_testbench13_ext_clock_BPM_ADC_DDC_DMA
/implementation/chipscope_icon_0_wrapper/tmp/_cg/chipscope_icon_0.ngc" for
project device match ...
File
"D:/LR/Xilinx_projects/ML605_System_fmc150_testbench13_ext_clock_BPM_ADC_DDC_DMA
/implementation/chipscope_icon_0_wrapper/tmp/_cg/chipscope_icon_0.ngc" device
information matches project device.
INFO:TclTasksC:2116 - The automatic calculation of top has been turned-off.
   Please set the new top explicitly by running the "project set top" command.
   To re-calculate the new top automatically, set the "Auto Implementation Top"
   property to true.
Top level has been set to "/chipscope_icon_0"
Generating README file...
Generating FLIST file...
Moving files to output directory...
Finished moving files to output directory
Saved CGP file for project 'coregen'.
*************************************************************
IPNAME:chipscope_ila INSTANCE:chipscope_ila_1 -
D:\LR\Xilinx_projects\ML605_System_fmc150_testbench13_ext_clock_BPM_ADC_DDC_DMA\
system.mhs line 518 - elaborating IP
Created elaborate directory hdl/elaborate/chipscope_ila_1_v1_05_a/synhdl/vhdl/
Generating ChipScope core: chipscope_ila_1 ...
ChipScope Core Generator command: coregen.exe -b
D:/LR/Xilinx_projects/ML605_System_fmc150_testbench13_ext_clock_BPM_ADC_DDC_DMA/
implementation/chipscope_ila_1.xco
Release 13.4 - Xilinx CORE Generator O.87xd (nt)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.
All runtime messages will be recorded in
D:\LR\Xilinx_projects\ML605_System_fmc150_testbench13_ext_clock_BPM_ADC_DDC_DMA\
implementation\chipscope_ila_1_wrapper\coregen.log
Updating project device from '6vlx240t' to 'xc6vlx240t'.
Wrote CGP file for project 'coregen'.
Resolving generic values...
Finished resolving generic values.
Generating IP...
Configuring files for chipscope_ila_1 root...
Gathering HDL files for chipscope_ila_1 root...
Creating XST project for chipscope_ila_1...
Creating XST script file for chipscope_ila_1...
Creating XST instantiation file for chipscope_ila_1...
Running XST for chipscope_ila_1...
XST: HDL Parsing
XST: HDL Elaboration
XST: HDL Synthesis
XST: Advanced HDL Synthesis
XST: Low Level Synthesis
XST: Design Summary
Not generating VHDL wrapper
Not generating Verilog wrapper
Skipping VHDL instantiation template for chipscope_ila_1...
Skipping Verilog instantiation template for chipscope_ila_1...
Finished Generation.
Generating IP instantiation template...
Generating ASY schematic symbol...
Generating metadata file...
Generating ISE project...
XCO file found: chipscope_ila_1.xco
XMDF file found: chipscope_ila_1_xmdf.tcl
WARNING:EDK - : chipscope_ila_1.vhd does not exist, will not be added to ISE
   project.

WARNING:EDK - : chipscope_ila_1.vho does not exist, will not be added to ISE
   project.

Adding
D:/LR/Xilinx_projects/ML605_System_fmc150_testbench13_ext_clock_BPM_ADC_DDC_DMA/
implementation/chipscope_ila_1_wrapper/tmp/_cg/chipscope_ila_1.asy -view all
-origin_type imported
Adding
D:/LR/Xilinx_projects/ML605_System_fmc150_testbench13_ext_clock_BPM_ADC_DDC_DMA/
implementation/chipscope_ila_1_wrapper/tmp/_cg/chipscope_ila_1.ngc -view all
-origin_type created
Checking file
"D:/LR/Xilinx_projects/ML605_System_fmc150_testbench13_ext_clock_BPM_ADC_DDC_DMA
/implementation/chipscope_ila_1_wrapper/tmp/_cg/chipscope_ila_1.ngc" for project
device match ...
File
"D:/LR/Xilinx_projects/ML605_System_fmc150_testbench13_ext_clock_BPM_ADC_DDC_DMA
/implementation/chipscope_ila_1_wrapper/tmp/_cg/chipscope_ila_1.ngc" device
information matches project device.
INFO:TclTasksC:2116 - The automatic calculation of top has been turned-off.
   Please set the new top explicitly by running the "project set top" command.
   To re-calculate the new top automatically, set the "Auto Implementation Top"
   property to true.
Top level has been set to "/chipscope_ila_1"
Generating README file...
Generating FLIST file...
Moving files to output directory...
Finished moving files to output directory
Saved CGP file for project 'coregen'.
*************************************************************
IPNAME:chipscope_ila INSTANCE:chipscope_ila_0 -
D:\LR\Xilinx_projects\ML605_System_fmc150_testbench13_ext_clock_BPM_ADC_DDC_DMA\
system.mhs line 531 - elaborating IP
Created elaborate directory hdl/elaborate/chipscope_ila_0_v1_05_a/synhdl/vhdl/
Generating ChipScope core: chipscope_ila_0 ...
ChipScope Core Generator command: coregen.exe -b
D:/LR/Xilinx_projects/ML605_System_fmc150_testbench13_ext_clock_BPM_ADC_DDC_DMA/
implementation/chipscope_ila_0.xco
Release 13.4 - Xilinx CORE Generator O.87xd (nt)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.
All runtime messages will be recorded in
D:\LR\Xilinx_projects\ML605_System_fmc150_testbench13_ext_clock_BPM_ADC_DDC_DMA\
implementation\chipscope_ila_0_wrapper\coregen.log
Updating project device from '6vlx240t' to 'xc6vlx240t'.
Wrote CGP file for project 'coregen'.
Resolving generic values...
Finished resolving generic values.
Generating IP...
Configuring files for chipscope_ila_0 root...
Gathering HDL files for chipscope_ila_0 root...
Creating XST project for chipscope_ila_0...
Creating XST script file for chipscope_ila_0...
Creating XST instantiation file for chipscope_ila_0...
Running XST for chipscope_ila_0...
XST: HDL Parsing
XST: HDL Elaboration
XST: HDL Synthesis
XST: Advanced HDL Synthesis
XST: Low Level Synthesis
XST: Design Summary
Not generating VHDL wrapper
Not generating Verilog wrapper
Skipping VHDL instantiation template for chipscope_ila_0...
Skipping Verilog instantiation template for chipscope_ila_0...
Finished Generation.
Generating IP instantiation template...
Generating ASY schematic symbol...
Generating metadata file...
Generating ISE project...
XCO file found: chipscope_ila_0.xco
XMDF file found: chipscope_ila_0_xmdf.tcl
WARNING:EDK - : chipscope_ila_0.vhd does not exist, will not be added to ISE
   project.

WARNING:EDK - : chipscope_ila_0.vho does not exist, will not be added to ISE
   project.

Adding
D:/LR/Xilinx_projects/ML605_System_fmc150_testbench13_ext_clock_BPM_ADC_DDC_DMA/
implementation/chipscope_ila_0_wrapper/tmp/_cg/chipscope_ila_0.asy -view all
-origin_type imported
Adding
D:/LR/Xilinx_projects/ML605_System_fmc150_testbench13_ext_clock_BPM_ADC_DDC_DMA/
implementation/chipscope_ila_0_wrapper/tmp/_cg/chipscope_ila_0.ngc -view all
-origin_type created
Checking file
"D:/LR/Xilinx_projects/ML605_System_fmc150_testbench13_ext_clock_BPM_ADC_DDC_DMA
/implementation/chipscope_ila_0_wrapper/tmp/_cg/chipscope_ila_0.ngc" for project
device match ...
File
"D:/LR/Xilinx_projects/ML605_System_fmc150_testbench13_ext_clock_BPM_ADC_DDC_DMA
/implementation/chipscope_ila_0_wrapper/tmp/_cg/chipscope_ila_0.ngc" device
information matches project device.
INFO:TclTasksC:2116 - The automatic calculation of top has been turned-off.
   Please set the new top explicitly by running the "project set top" command.
   To re-calculate the new top automatically, set the "Auto Implementation Top"
   property to true.
Top level has been set to "/chipscope_ila_0"
Generating README file...
Generating FLIST file...
Moving files to output directory...
Finished moving files to output directory
Saved CGP file for project 'coregen'.
*************************************************************
IPNAME:chipscope_ila INSTANCE:chipscope_ila_2 -
D:\LR\Xilinx_projects\ML605_System_fmc150_testbench13_ext_clock_BPM_ADC_DDC_DMA\
system.mhs line 630 - elaborating IP
Created elaborate directory hdl/elaborate/chipscope_ila_2_v1_05_a/synhdl/vhdl/
Generating ChipScope core: chipscope_ila_2 ...
ChipScope Core Generator command: coregen.exe -b
D:/LR/Xilinx_projects/ML605_System_fmc150_testbench13_ext_clock_BPM_ADC_DDC_DMA/
implementation/chipscope_ila_2.xco
Release 13.4 - Xilinx CORE Generator O.87xd (nt)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.
All runtime messages will be recorded in
D:\LR\Xilinx_projects\ML605_System_fmc150_testbench13_ext_clock_BPM_ADC_DDC_DMA\
implementation\chipscope_ila_2_wrapper\coregen.log
Updating project device from '6vlx240t' to 'xc6vlx240t'.
Wrote CGP file for project 'coregen'.
Resolving generic values...
Finished resolving generic values.
Generating IP...
Configuring files for chipscope_ila_2 root...
Gathering HDL files for chipscope_ila_2 root...
Creating XST project for chipscope_ila_2...
Creating XST script file for chipscope_ila_2...
Creating XST instantiation file for chipscope_ila_2...
Running XST for chipscope_ila_2...
XST: HDL Parsing
XST: HDL Elaboration
XST: HDL Synthesis
XST: Advanced HDL Synthesis
XST: Low Level Synthesis
XST: Design Summary
Not generating VHDL wrapper
Not generating Verilog wrapper
Skipping VHDL instantiation template for chipscope_ila_2...
Skipping Verilog instantiation template for chipscope_ila_2...
Finished Generation.
Generating IP instantiation template...
Generating ASY schematic symbol...
Generating metadata file...
Generating ISE project...
XCO file found: chipscope_ila_2.xco
XMDF file found: chipscope_ila_2_xmdf.tcl
WARNING:EDK - : chipscope_ila_2.vhd does not exist, will not be added to ISE
   project.

WARNING:EDK - : chipscope_ila_2.vho does not exist, will not be added to ISE
   project.

Adding
D:/LR/Xilinx_projects/ML605_System_fmc150_testbench13_ext_clock_BPM_ADC_DDC_DMA/
implementation/chipscope_ila_2_wrapper/tmp/_cg/chipscope_ila_2.asy -view all
-origin_type imported
Adding
D:/LR/Xilinx_projects/ML605_System_fmc150_testbench13_ext_clock_BPM_ADC_DDC_DMA/
implementation/chipscope_ila_2_wrapper/tmp/_cg/chipscope_ila_2.ngc -view all
-origin_type created
Checking file
"D:/LR/Xilinx_projects/ML605_System_fmc150_testbench13_ext_clock_BPM_ADC_DDC_DMA
/implementation/chipscope_ila_2_wrapper/tmp/_cg/chipscope_ila_2.ngc" for project
device match ...
File
"D:/LR/Xilinx_projects/ML605_System_fmc150_testbench13_ext_clock_BPM_ADC_DDC_DMA
/implementation/chipscope_ila_2_wrapper/tmp/_cg/chipscope_ila_2.ngc" device
information matches project device.
INFO:TclTasksC:2116 - The automatic calculation of top has been turned-off.
   Please set the new top explicitly by running the "project set top" command.
   To re-calculate the new top automatically, set the "Auto Implementation Top"
   property to true.
Top level has been set to "/chipscope_ila_2"
Generating README file...
Generating FLIST file...
Moving files to output directory...
Finished moving files to output directory
Saved CGP file for project 'coregen'.
*************************************************************

Writing HDL for elaborated instances ...

Inserting wrapper level ...
Completion time: 2.00 seconds

Constructing platform-level connectivity ...
WARNING:EDK:4059 - INSTANCE: ETHERNET, Overriding connection of PORT:
   AXI_STR_TXD_ARESETN, VALUE: AXI_STR_TXD_ARESETN - which is part of the
   connected BUSIF: S_AXI -
   D:\LR\Xilinx_projects\ML605_System_fmc150_testbench13_ext_clock_BPM_ADC_DDC_D
   MA\system.mhs line 383
WARNING:EDK:4059 - INSTANCE: ETHERNET, Overriding connection of PORT:
   AXI_STR_TXC_ARESETN, VALUE: AXI_STR_TXC_ARESETN - which is part of the
   connected BUSIF: S_AXI -
   D:\LR\Xilinx_projects\ML605_System_fmc150_testbench13_ext_clock_BPM_ADC_DDC_D
   MA\system.mhs line 383
WARNING:EDK:4059 - INSTANCE: ETHERNET, Overriding connection of PORT:
   AXI_STR_RXD_ARESETN, VALUE: AXI_STR_RXD_ARESETN - which is part of the
   connected BUSIF: S_AXI -
   D:\LR\Xilinx_projects\ML605_System_fmc150_testbench13_ext_clock_BPM_ADC_DDC_D
   MA\system.mhs line 383
WARNING:EDK:4059 - INSTANCE: ETHERNET, Overriding connection of PORT:
   AXI_STR_RXS_ARESETN, VALUE: AXI_STR_RXS_ARESETN - which is part of the
   connected BUSIF: S_AXI -
   D:\LR\Xilinx_projects\ML605_System_fmc150_testbench13_ext_clock_BPM_ADC_DDC_D
   MA\system.mhs line 383
Completion time: 0.00 seconds

Writing (top-level) BMM ...

Writing (top-level and wrappers) HDL ...

Generating synthesis project file ...

Running XST synthesis ...

INFO:EDK:4211 - The following instances are synthesized with XST. The MPD option
   IMP_NETLIST=TRUE indicates that a NGC file is to be produced using XST
   synthesis. IMP_NETLIST=FALSE (default) instances are not synthesized. 
INSTANCE:proc_sys_reset_0 -
D:\LR\Xilinx_projects\ML605_System_fmc150_testbench13_ext_clock_BPM_ADC_DDC_DMA\
system.mhs line 92 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.4/ISE_DS/EDK/virtex6/data/virtex6.acd> with local file
<C:/Xilinx/13.4/ISE_DS/ISE/virtex6/data/virtex6.acd>
INSTANCE:microblaze_0_intc -
D:\LR\Xilinx_projects\ML605_System_fmc150_testbench13_ext_clock_BPM_ADC_DDC_DMA\
system.mhs line 106 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.4/ISE_DS/EDK/virtex6/data/virtex6.acd> with local file
<C:/Xilinx/13.4/ISE_DS/ISE/virtex6/data/virtex6.acd>
INSTANCE:microblaze_0_ilmb -
D:\LR\Xilinx_projects\ML605_System_fmc150_testbench13_ext_clock_BPM_ADC_DDC_DMA\
system.mhs line 117 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.4/ISE_DS/EDK/virtex6/data/virtex6.acd> with local file
<C:/Xilinx/13.4/ISE_DS/ISE/virtex6/data/virtex6.acd>
INSTANCE:microblaze_0_i_bram_ctrl -
D:\LR\Xilinx_projects\ML605_System_fmc150_testbench13_ext_clock_BPM_ADC_DDC_DMA\
system.mhs line 124 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.4/ISE_DS/EDK/virtex6/data/virtex6.acd> with local file
<C:/Xilinx/13.4/ISE_DS/ISE/virtex6/data/virtex6.acd>
INSTANCE:microblaze_0_dlmb -
D:\LR\Xilinx_projects\ML605_System_fmc150_testbench13_ext_clock_BPM_ADC_DDC_DMA\
system.mhs line 133 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.4/ISE_DS/EDK/virtex6/data/virtex6.acd> with local file
<C:/Xilinx/13.4/ISE_DS/ISE/virtex6/data/virtex6.acd>
INSTANCE:microblaze_0_d_bram_ctrl -
D:\LR\Xilinx_projects\ML605_System_fmc150_testbench13_ext_clock_BPM_ADC_DDC_DMA\
system.mhs line 140 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.4/ISE_DS/EDK/virtex6/data/virtex6.acd> with local file
<C:/Xilinx/13.4/ISE_DS/ISE/virtex6/data/virtex6.acd>
INSTANCE:microblaze_0_bram_block -
D:\LR\Xilinx_projects\ML605_System_fmc150_testbench13_ext_clock_BPM_ADC_DDC_DMA\
system.mhs line 149 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.4/ISE_DS/EDK/virtex6/data/virtex6.acd> with local file
<C:/Xilinx/13.4/ISE_DS/ISE/virtex6/data/virtex6.acd>
INSTANCE:microblaze_0 -
D:\LR\Xilinx_projects\ML605_System_fmc150_testbench13_ext_clock_BPM_ADC_DDC_DMA\
system.mhs line 156 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.4/ISE_DS/EDK/virtex6/data/virtex6.acd> with local file
<C:/Xilinx/13.4/ISE_DS/ISE/virtex6/data/virtex6.acd>
INSTANCE:debug_module -
D:\LR\Xilinx_projects\ML605_System_fmc150_testbench13_ext_clock_BPM_ADC_DDC_DMA\
system.mhs line 184 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.4/ISE_DS/EDK/virtex6/data/virtex6.acd> with local file
<C:/Xilinx/13.4/ISE_DS/ISE/virtex6/data/virtex6.acd>
INSTANCE:clock_generator_0 -
D:\LR\Xilinx_projects\ML605_System_fmc150_testbench13_ext_clock_BPM_ADC_DDC_DMA\
system.mhs line 197 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.4/ISE_DS/EDK/virtex6/data/virtex6.acd> with local file
<C:/Xilinx/13.4/ISE_DS/ISE/virtex6/data/virtex6.acd>
INSTANCE:bpm_ddc_0 -
D:\LR\Xilinx_projects\ML605_System_fmc150_testbench13_ext_clock_BPM_ADC_DDC_DMA\
system.mhs line 248 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.4/ISE_DS/EDK/virtex6/data/virtex6.acd> with local file
<C:/Xilinx/13.4/ISE_DS/ISE/virtex6/data/virtex6.acd>
INSTANCE:axi_timer_0 -
D:\LR\Xilinx_projects\ML605_System_fmc150_testbench13_ext_clock_BPM_ADC_DDC_DMA\
system.mhs line 273 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.4/ISE_DS/EDK/virtex6/data/virtex6.acd> with local file
<C:/Xilinx/13.4/ISE_DS/ISE/virtex6/data/virtex6.acd>
INSTANCE:axi4lite_0 -
D:\LR\Xilinx_projects\ML605_System_fmc150_testbench13_ext_clock_BPM_ADC_DDC_DMA\
system.mhs line 285 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.4/ISE_DS/EDK/virtex6/data/virtex6.acd> with local file
<C:/Xilinx/13.4/ISE_DS/ISE/virtex6/data/virtex6.acd>
INSTANCE:axi4_0 -
D:\LR\Xilinx_projects\ML605_System_fmc150_testbench13_ext_clock_BPM_ADC_DDC_DMA\
system.mhs line 293 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.4/ISE_DS/EDK/virtex6/data/virtex6.acd> with local file
<C:/Xilinx/13.4/ISE_DS/ISE/virtex6/data/virtex6.acd>
INSTANCE:sysace_compactflash -
D:\LR\Xilinx_projects\ML605_System_fmc150_testbench13_ext_clock_BPM_ADC_DDC_DMA\
system.mhs line 300 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.4/ISE_DS/EDK/virtex6/data/virtex6.acd> with local file
<C:/Xilinx/13.4/ISE_DS/ISE/virtex6/data/virtex6.acd>
INSTANCE:rs232_uart_1 -
D:\LR\Xilinx_projects\ML605_System_fmc150_testbench13_ext_clock_BPM_ADC_DDC_DMA\
system.mhs line 318 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.4/ISE_DS/EDK/virtex6/data/virtex6.acd> with local file
<C:/Xilinx/13.4/ISE_DS/ISE/virtex6/data/virtex6.acd>
INSTANCE:leds_8bits -
D:\LR\Xilinx_projects\ML605_System_fmc150_testbench13_ext_clock_BPM_ADC_DDC_DMA\
system.mhs line 334 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.4/ISE_DS/EDK/virtex6/data/virtex6.acd> with local file
<C:/Xilinx/13.4/ISE_DS/ISE/virtex6/data/virtex6.acd>
INSTANCE:ethernet_dma -
D:\LR\Xilinx_projects\ML605_System_fmc150_testbench13_ext_clock_BPM_ADC_DDC_DMA\
system.mhs line 348 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.4/ISE_DS/EDK/virtex6/data/virtex6.acd> with local file
<C:/Xilinx/13.4/ISE_DS/ISE/virtex6/data/virtex6.acd>
INSTANCE:ethernet -
D:\LR\Xilinx_projects\ML605_System_fmc150_testbench13_ext_clock_BPM_ADC_DDC_DMA\
system.mhs line 383 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.4/ISE_DS/EDK/virtex6/data/virtex6.acd> with local file
<C:/Xilinx/13.4/ISE_DS/ISE/virtex6/data/virtex6.acd>
INSTANCE:ddr3_sdram -
D:\LR\Xilinx_projects\ML605_System_fmc150_testbench13_ext_clock_BPM_ADC_DDC_DMA\
system.mhs line 438 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.4/ISE_DS/EDK/virtex6/data/virtex6.acd> with local file
<C:/Xilinx/13.4/ISE_DS/ISE/virtex6/data/virtex6.acd>
INSTANCE:xbpm_ddc_dma -
D:\LR\Xilinx_projects\ML605_System_fmc150_testbench13_ext_clock_BPM_ADC_DDC_DMA\
system.mhs line 481 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.4/ISE_DS/EDK/virtex6/data/virtex6.acd> with local file
<C:/Xilinx/13.4/ISE_DS/ISE/virtex6/data/virtex6.acd>
INSTANCE:chipscope_icon_0 -
D:\LR\Xilinx_projects\ML605_System_fmc150_testbench13_ext_clock_BPM_ADC_DDC_DMA\
system.mhs line 509 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.4/ISE_DS/EDK/virtex6/data/virtex6.acd> with local file
<C:/Xilinx/13.4/ISE_DS/ISE/virtex6/data/virtex6.acd>
INSTANCE:chipscope_ila_1 -
D:\LR\Xilinx_projects\ML605_System_fmc150_testbench13_ext_clock_BPM_ADC_DDC_DMA\
system.mhs line 518 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.4/ISE_DS/EDK/virtex6/data/virtex6.acd> with local file
<C:/Xilinx/13.4/ISE_DS/ISE/virtex6/data/virtex6.acd>
INSTANCE:chipscope_ila_0 -
D:\LR\Xilinx_projects\ML605_System_fmc150_testbench13_ext_clock_BPM_ADC_DDC_DMA\
system.mhs line 531 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.4/ISE_DS/EDK/virtex6/data/virtex6.acd> with local file
<C:/Xilinx/13.4/ISE_DS/ISE/virtex6/data/virtex6.acd>
INSTANCE:fmc150_if_dma_0 -
D:\LR\Xilinx_projects\ML605_System_fmc150_testbench13_ext_clock_BPM_ADC_DDC_DMA\
system.mhs line 544 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.4/ISE_DS/EDK/virtex6/data/virtex6.acd> with local file
<C:/Xilinx/13.4/ISE_DS/ISE/virtex6/data/virtex6.acd>
INSTANCE:xbpm_adc_dma -
D:\LR\Xilinx_projects\ML605_System_fmc150_testbench13_ext_clock_BPM_ADC_DDC_DMA\
system.mhs line 604 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.4/ISE_DS/EDK/virtex6/data/virtex6.acd> with local file
<C:/Xilinx/13.4/ISE_DS/ISE/virtex6/data/virtex6.acd>
INSTANCE:chipscope_ila_2 -
D:\LR\Xilinx_projects\ML605_System_fmc150_testbench13_ext_clock_BPM_ADC_DDC_DMA\
system.mhs line 630 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.4/ISE_DS/EDK/virtex6/data/virtex6.acd> with local file
<C:/Xilinx/13.4/ISE_DS/ISE/virtex6/data/virtex6.acd>

Running NGCBUILD ...
IPNAME:microblaze_0_ilmb_wrapper INSTANCE:microblaze_0_ilmb -
D:\LR\Xilinx_projects\ML605_System_fmc150_testbench13_ext_clock_BPM_ADC_DDC_DMA\
system.mhs line 117 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.4/ISE_DS/EDK/virtex6/data/virtex6.acd> with local file
<C:/Xilinx/13.4/ISE_DS/ISE/virtex6/data/virtex6.acd>

Command Line: C:\Xilinx\13.4\ISE_DS\ISE\bin\nt\unwrapped\ngcbuild.exe -p
xc6vlx240tff1156-1 -intstyle silent -i -sd .. microblaze_0_ilmb_wrapper.ngc
../microblaze_0_ilmb_wrapper

Reading NGO file
"D:/LR/Xilinx_projects/ML605_System_fmc150_testbench13_ext_clock_BPM_ADC_DDC_DMA
/implementation/microblaze_0_ilmb_wrapper/microblaze_0_ilmb_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../microblaze_0_ilmb_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  3 sec
Total CPU time to NGCBUILD completion:   3 sec

Writing NGCBUILD log file "../microblaze_0_ilmb_wrapper.blc"...

NGCBUILD done.
IPNAME:microblaze_0_dlmb_wrapper INSTANCE:microblaze_0_dlmb -
D:\LR\Xilinx_projects\ML605_System_fmc150_testbench13_ext_clock_BPM_ADC_DDC_DMA\
system.mhs line 133 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.4/ISE_DS/EDK/virtex6/data/virtex6.acd> with local file
<C:/Xilinx/13.4/ISE_DS/ISE/virtex6/data/virtex6.acd>

Command Line: C:\Xilinx\13.4\ISE_DS\ISE\bin\nt\unwrapped\ngcbuild.exe -p
xc6vlx240tff1156-1 -intstyle silent -i -sd .. microblaze_0_dlmb_wrapper.ngc
../microblaze_0_dlmb_wrapper

Reading NGO file
"D:/LR/Xilinx_projects/ML605_System_fmc150_testbench13_ext_clock_BPM_ADC_DDC_DMA
/implementation/microblaze_0_dlmb_wrapper/microblaze_0_dlmb_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../microblaze_0_dlmb_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  3 sec
Total CPU time to NGCBUILD completion:   3 sec

Writing NGCBUILD log file "../microblaze_0_dlmb_wrapper.blc"...

NGCBUILD done.
IPNAME:microblaze_0_wrapper INSTANCE:microblaze_0 -
D:\LR\Xilinx_projects\ML605_System_fmc150_testbench13_ext_clock_BPM_ADC_DDC_DMA\
system.mhs line 156 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.4/ISE_DS/EDK/virtex6/data/virtex6.acd> with local file
<C:/Xilinx/13.4/ISE_DS/ISE/virtex6/data/virtex6.acd>

Command Line: C:\Xilinx\13.4\ISE_DS\ISE\bin\nt\unwrapped\ngcbuild.exe -p
xc6vlx240tff1156-1 -intstyle silent -i -sd .. microblaze_0_wrapper.ngc
../microblaze_0_wrapper

Reading NGO file
"D:/LR/Xilinx_projects/ML605_System_fmc150_testbench13_ext_clock_BPM_ADC_DDC_DMA
/implementation/microblaze_0_wrapper/microblaze_0_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../microblaze_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  4 sec
Total CPU time to NGCBUILD completion:   4 sec

Writing NGCBUILD log file "../microblaze_0_wrapper.blc"...

NGCBUILD done.
IPNAME:clock_generator_0_wrapper INSTANCE:clock_generator_0 -
D:\LR\Xilinx_projects\ML605_System_fmc150_testbench13_ext_clock_BPM_ADC_DDC_DMA\
system.mhs line 197 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.4/ISE_DS/EDK/virtex6/data/virtex6.acd> with local file
<C:/Xilinx/13.4/ISE_DS/ISE/virtex6/data/virtex6.acd>

Command Line: C:\Xilinx\13.4\ISE_DS\ISE\bin\nt\unwrapped\ngcbuild.exe -p
xc6vlx240tff1156-1 -intstyle silent -i -sd .. clock_generator_0_wrapper.ngc
../clock_generator_0_wrapper

Reading NGO file
"D:/LR/Xilinx_projects/ML605_System_fmc150_testbench13_ext_clock_BPM_ADC_DDC_DMA
/implementation/clock_generator_0_wrapper/clock_generator_0_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../clock_generator_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  3 sec
Total CPU time to NGCBUILD completion:   3 sec

Writing NGCBUILD log file "../clock_generator_0_wrapper.blc"...

NGCBUILD done.
IPNAME:bpm_ddc_0_wrapper INSTANCE:bpm_ddc_0 -
D:\LR\Xilinx_projects\ML605_System_fmc150_testbench13_ext_clock_BPM_ADC_DDC_DMA\
system.mhs line 248 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.4/ISE_DS/EDK/virtex6/data/virtex6.acd> with local file
<C:/Xilinx/13.4/ISE_DS/ISE/virtex6/data/virtex6.acd>

Command Line: C:\Xilinx\13.4\ISE_DS\ISE\bin\nt\unwrapped\ngcbuild.exe -p
xc6vlx240tff1156-1 -intstyle silent -i -sd .. bpm_ddc_0_wrapper.ngc
../bpm_ddc_0_wrapper

Reading NGO file
"D:/LR/Xilinx_projects/ML605_System_fmc150_testbench13_ext_clock_BPM_ADC_DDC_DMA
/implementation/bpm_ddc_0_wrapper/bpm_ddc_0_wrapper.ngc" ...
Loading design module
"D:\LR\Xilinx_projects\ML605_System_fmc150_testbench13_ext_clock_BPM_ADC_DDC_DMA
\implementation\bpm_ddc_0_wrapper/cordic.ngc"...
Loading design module
"D:\LR\Xilinx_projects\ML605_System_fmc150_testbench13_ext_clock_BPM_ADC_DDC_DMA
\implementation\bpm_ddc_0_wrapper/cic_decimator.ngc"...
Loading design module
"D:\LR\Xilinx_projects\ML605_System_fmc150_testbench13_ext_clock_BPM_ADC_DDC_DMA
\implementation\bpm_ddc_0_wrapper/dds.ngc"...
Loading design module
"D:\LR\Xilinx_projects\ML605_System_fmc150_testbench13_ext_clock_BPM_ADC_DDC_DMA
\implementation\bpm_ddc_0_wrapper/mixer.ngc"...
Loading design module
"D:\LR\Xilinx_projects\ML605_System_fmc150_testbench13_ext_clock_BPM_ADC_DDC_DMA
\implementation\bpm_ddc_0_wrapper/fixed_point_divider.ngc"...
Loading design module
"D:\LR\Xilinx_projects\ML605_System_fmc150_testbench13_ext_clock_BPM_ADC_DDC_DMA
\implementation\bpm_ddc_0_wrapper/fifo.ngc"...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../bpm_ddc_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  6 sec
Total CPU time to NGCBUILD completion:   5 sec

Writing NGCBUILD log file "../bpm_ddc_0_wrapper.blc"...

NGCBUILD done.
IPNAME:axi4lite_0_wrapper INSTANCE:axi4lite_0 -
D:\LR\Xilinx_projects\ML605_System_fmc150_testbench13_ext_clock_BPM_ADC_DDC_DMA\
system.mhs line 285 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.4/ISE_DS/EDK/virtex6/data/virtex6.acd> with local file
<C:/Xilinx/13.4/ISE_DS/ISE/virtex6/data/virtex6.acd>

Command Line: C:\Xilinx\13.4\ISE_DS\ISE\bin\nt\unwrapped\ngcbuild.exe -p
xc6vlx240tff1156-1 -intstyle silent -i -sd .. axi4lite_0_wrapper.ngc
../axi4lite_0_wrapper

Reading NGO file
"D:/LR/Xilinx_projects/ML605_System_fmc150_testbench13_ext_clock_BPM_ADC_DDC_DMA
/implementation/axi4lite_0_wrapper/axi4lite_0_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../axi4lite_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  3 sec
Total CPU time to NGCBUILD completion:   3 sec

Writing NGCBUILD log file "../axi4lite_0_wrapper.blc"...

NGCBUILD done.
IPNAME:axi4_0_wrapper INSTANCE:axi4_0 -
D:\LR\Xilinx_projects\ML605_System_fmc150_testbench13_ext_clock_BPM_ADC_DDC_DMA\
system.mhs line 293 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.4/ISE_DS/EDK/virtex6/data/virtex6.acd> with local file
<C:/Xilinx/13.4/ISE_DS/ISE/virtex6/data/virtex6.acd>

Command Line: C:\Xilinx\13.4\ISE_DS\ISE\bin\nt\unwrapped\ngcbuild.exe -p
xc6vlx240tff1156-1 -intstyle silent -i -sd .. axi4_0_wrapper.ngc
../axi4_0_wrapper

Reading NGO file
"D:/LR/Xilinx_projects/ML605_System_fmc150_testbench13_ext_clock_BPM_ADC_DDC_DMA
/implementation/axi4_0_wrapper/axi4_0_wrapper.ngc" ...
Loading design module "../axi4_0_wrapper_fifo_generator_v8_4_1.ngc"...
Loading design module "../axi4_0_wrapper_fifo_generator_v8_4_2.ngc"...
Loading design module "../axi4_0_wrapper_fifo_generator_v8_4_3.ngc"...
Loading design module "../axi4_0_wrapper_fifo_generator_v8_4_4.ngc"...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../axi4_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  4 sec
Total CPU time to NGCBUILD completion:   4 sec

Writing NGCBUILD log file "../axi4_0_wrapper.blc"...

NGCBUILD done.
IPNAME:ethernet_dma_wrapper INSTANCE:ethernet_dma -
D:\LR\Xilinx_projects\ML605_System_fmc150_testbench13_ext_clock_BPM_ADC_DDC_DMA\
system.mhs line 348 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.4/ISE_DS/EDK/virtex6/data/virtex6.acd> with local file
<C:/Xilinx/13.4/ISE_DS/ISE/virtex6/data/virtex6.acd>

Command Line: C:\Xilinx\13.4\ISE_DS\ISE\bin\nt\unwrapped\ngcbuild.exe -p
xc6vlx240tff1156-1 -intstyle silent -i -sd .. ethernet_dma_wrapper.ngc
../ethernet_dma_wrapper

Reading NGO file
"D:/LR/Xilinx_projects/ML605_System_fmc150_testbench13_ext_clock_BPM_ADC_DDC_DMA
/implementation/ethernet_dma_wrapper/ethernet_dma_wrapper.ngc" ...
Loading design module "../ethernet_dma_wrapper_fifo_generator_v8_3_3.ngc"...
Loading design module "../ethernet_dma_wrapper_fifo_generator_v8_3_4.ngc"...
Loading design module "../ethernet_dma_wrapper_fifo_generator_v8_3_5.ngc"...
Loading design module "../ethernet_dma_wrapper_fifo_generator_v8_3_1.ngc"...
Loading design module "../ethernet_dma_wrapper_fifo_generator_v8_3_2.ngc"...
Loading design module "../ethernet_dma_wrapper_fifo_generator_v8_3_8.ngc"...
Loading design module "../ethernet_dma_wrapper_fifo_generator_v8_3_9.ngc"...
Loading design module "../ethernet_dma_wrapper_fifo_generator_v8_3_7.ngc"...
Loading design module "../ethernet_dma_wrapper_fifo_generator_v8_3_6.ngc"...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../ethernet_dma_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  4 sec
Total CPU time to NGCBUILD completion:   4 sec

Writing NGCBUILD log file "../ethernet_dma_wrapper.blc"...

NGCBUILD done.
IPNAME:ethernet_wrapper INSTANCE:ethernet -
D:\LR\Xilinx_projects\ML605_System_fmc150_testbench13_ext_clock_BPM_ADC_DDC_DMA\
system.mhs line 383 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.4/ISE_DS/EDK/virtex6/data/virtex6.acd> with local file
<C:/Xilinx/13.4/ISE_DS/ISE/virtex6/data/virtex6.acd>

Command Line: C:\Xilinx\13.4\ISE_DS\ISE\bin\nt\unwrapped\ngcbuild.exe -p
xc6vlx240tff1156-1 -intstyle silent -i -sd .. ethernet_wrapper.ngc
../ethernet_wrapper

Reading NGO file
"D:/LR/Xilinx_projects/ML605_System_fmc150_testbench13_ext_clock_BPM_ADC_DDC_DMA
/implementation/ethernet_wrapper/ethernet_wrapper.ngc" ...
Loading design module "../ethernet_wrapper_blk_mem_gen_v6_2_3.ngc"...
Loading design module "../ethernet_wrapper_blk_mem_gen_v6_2_4.ngc"...
Loading design module "../ethernet_wrapper_blk_mem_gen_v6_2_1.ngc"...
Loading design module "../ethernet_wrapper_blk_mem_gen_v6_2_2.ngc"...
Loading design module "../ethernet_wrapper_fifo_generator_v8_2.ngc"...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../ethernet_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  4 sec
Total CPU time to NGCBUILD completion:   4 sec

Writing NGCBUILD log file "../ethernet_wrapper.blc"...

NGCBUILD done.
IPNAME:ddr3_sdram_wrapper INSTANCE:ddr3_sdram -
D:\LR\Xilinx_projects\ML605_System_fmc150_testbench13_ext_clock_BPM_ADC_DDC_DMA\
system.mhs line 438 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.4/ISE_DS/EDK/virtex6/data/virtex6.acd> with local file
<C:/Xilinx/13.4/ISE_DS/ISE/virtex6/data/virtex6.acd>

Command Line: C:\Xilinx\13.4\ISE_DS\ISE\bin\nt\unwrapped\ngcbuild.exe -p
xc6vlx240tff1156-1 -intstyle silent -i -sd .. ddr3_sdram_wrapper.ngc
../ddr3_sdram_wrapper

Reading NGO file
"D:/LR/Xilinx_projects/ML605_System_fmc150_testbench13_ext_clock_BPM_ADC_DDC_DMA
/implementation/ddr3_sdram_wrapper/ddr3_sdram_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../ddr3_sdram_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  4 sec
Total CPU time to NGCBUILD completion:   4 sec

Writing NGCBUILD log file "../ddr3_sdram_wrapper.blc"...

NGCBUILD done.
IPNAME:xbpm_ddc_dma_wrapper INSTANCE:xbpm_ddc_dma -
D:\LR\Xilinx_projects\ML605_System_fmc150_testbench13_ext_clock_BPM_ADC_DDC_DMA\
system.mhs line 481 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.4/ISE_DS/EDK/virtex6/data/virtex6.acd> with local file
<C:/Xilinx/13.4/ISE_DS/ISE/virtex6/data/virtex6.acd>

Command Line: C:\Xilinx\13.4\ISE_DS\ISE\bin\nt\unwrapped\ngcbuild.exe -p
xc6vlx240tff1156-1 -intstyle silent -i -sd .. xbpm_ddc_dma_wrapper.ngc
../xbpm_ddc_dma_wrapper

Reading NGO file
"D:/LR/Xilinx_projects/ML605_System_fmc150_testbench13_ext_clock_BPM_ADC_DDC_DMA
/implementation/xbpm_ddc_dma_wrapper/xbpm_ddc_dma_wrapper.ngc" ...
Loading design module "../xbpm_ddc_dma_wrapper_fifo_generator_v8_3_1.ngc"...
Loading design module "../xbpm_ddc_dma_wrapper_fifo_generator_v8_3_2.ngc"...
Loading design module "../xbpm_ddc_dma_wrapper_fifo_generator_v8_3_3.ngc"...
Loading design module "../xbpm_ddc_dma_wrapper_fifo_generator_v8_3_4.ngc"...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../xbpm_ddc_dma_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  4 sec
Total CPU time to NGCBUILD completion:   4 sec

Writing NGCBUILD log file "../xbpm_ddc_dma_wrapper.blc"...

NGCBUILD done.
IPNAME:chipscope_icon_0_wrapper INSTANCE:chipscope_icon_0 -
D:\LR\Xilinx_projects\ML605_System_fmc150_testbench13_ext_clock_BPM_ADC_DDC_DMA\
system.mhs line 509 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.4/ISE_DS/EDK/virtex6/data/virtex6.acd> with local file
<C:/Xilinx/13.4/ISE_DS/ISE/virtex6/data/virtex6.acd>

Command Line: C:\Xilinx\13.4\ISE_DS\ISE\bin\nt\unwrapped\ngcbuild.exe -p
xc6vlx240tff1156-1 -intstyle silent -i -sd .. chipscope_icon_0_wrapper.ngc
../chipscope_icon_0_wrapper

Reading NGO file
"D:/LR/Xilinx_projects/ML605_System_fmc150_testbench13_ext_clock_BPM_ADC_DDC_DMA
/implementation/chipscope_icon_0_wrapper/chipscope_icon_0_wrapper.ngc" ...
Loading design module
"D:\LR\Xilinx_projects\ML605_System_fmc150_testbench13_ext_clock_BPM_ADC_DDC_DMA
\implementation\chipscope_icon_0_wrapper/chipscope_icon_0.ngc"...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../chipscope_icon_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  3 sec
Total CPU time to NGCBUILD completion:   3 sec

Writing NGCBUILD log file "../chipscope_icon_0_wrapper.blc"...

NGCBUILD done.
IPNAME:chipscope_ila_1_wrapper INSTANCE:chipscope_ila_1 -
D:\LR\Xilinx_projects\ML605_System_fmc150_testbench13_ext_clock_BPM_ADC_DDC_DMA\
system.mhs line 518 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.4/ISE_DS/EDK/virtex6/data/virtex6.acd> with local file
<C:/Xilinx/13.4/ISE_DS/ISE/virtex6/data/virtex6.acd>

Command Line: C:\Xilinx\13.4\ISE_DS\ISE\bin\nt\unwrapped\ngcbuild.exe -p
xc6vlx240tff1156-1 -intstyle silent -i -sd .. chipscope_ila_1_wrapper.ngc
../chipscope_ila_1_wrapper

Reading NGO file
"D:/LR/Xilinx_projects/ML605_System_fmc150_testbench13_ext_clock_BPM_ADC_DDC_DMA
/implementation/chipscope_ila_1_wrapper/chipscope_ila_1_wrapper.ngc" ...
Loading design module
"D:\LR\Xilinx_projects\ML605_System_fmc150_testbench13_ext_clock_BPM_ADC_DDC_DMA
\implementation\chipscope_ila_1_wrapper/chipscope_ila_1.ngc"...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../chipscope_ila_1_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  4 sec
Total CPU time to NGCBUILD completion:   3 sec

Writing NGCBUILD log file "../chipscope_ila_1_wrapper.blc"...

NGCBUILD done.
IPNAME:chipscope_ila_0_wrapper INSTANCE:chipscope_ila_0 -
D:\LR\Xilinx_projects\ML605_System_fmc150_testbench13_ext_clock_BPM_ADC_DDC_DMA\
system.mhs line 531 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.4/ISE_DS/EDK/virtex6/data/virtex6.acd> with local file
<C:/Xilinx/13.4/ISE_DS/ISE/virtex6/data/virtex6.acd>

Command Line: C:\Xilinx\13.4\ISE_DS\ISE\bin\nt\unwrapped\ngcbuild.exe -p
xc6vlx240tff1156-1 -intstyle silent -i -sd .. chipscope_ila_0_wrapper.ngc
../chipscope_ila_0_wrapper

Reading NGO file
"D:/LR/Xilinx_projects/ML605_System_fmc150_testbench13_ext_clock_BPM_ADC_DDC_DMA
/implementation/chipscope_ila_0_wrapper/chipscope_ila_0_wrapper.ngc" ...
Loading design module
"D:\LR\Xilinx_projects\ML605_System_fmc150_testbench13_ext_clock_BPM_ADC_DDC_DMA
\implementation\chipscope_ila_0_wrapper/chipscope_ila_0.ngc"...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../chipscope_ila_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  4 sec
Total CPU time to NGCBUILD completion:   4 sec

Writing NGCBUILD log file "../chipscope_ila_0_wrapper.blc"...

NGCBUILD done.
IPNAME:fmc150_if_dma_0_wrapper INSTANCE:fmc150_if_dma_0 -
D:\LR\Xilinx_projects\ML605_System_fmc150_testbench13_ext_clock_BPM_ADC_DDC_DMA\
system.mhs line 544 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.4/ISE_DS/EDK/virtex6/data/virtex6.acd> with local file
<C:/Xilinx/13.4/ISE_DS/ISE/virtex6/data/virtex6.acd>

Command Line: C:\Xilinx\13.4\ISE_DS\ISE\bin\nt\unwrapped\ngcbuild.exe -p
xc6vlx240tff1156-1 -intstyle silent -i -sd .. fmc150_if_dma_0_wrapper.ngc
../fmc150_if_dma_0_wrapper

Reading NGO file
"D:/LR/Xilinx_projects/ML605_System_fmc150_testbench13_ext_clock_BPM_ADC_DDC_DMA
/implementation/fmc150_if_dma_0_wrapper/fmc150_if_dma_0_wrapper.ngc" ...
Loading design module
"D:\LR\Xilinx_projects\ML605_System_fmc150_testbench13_ext_clock_BPM_ADC_DDC_DMA
\implementation\fmc150_if_dma_0_wrapper/cdce72010_init_mem_ext.ngc"...
Loading design module
"D:\LR\Xilinx_projects\ML605_System_fmc150_testbench13_ext_clock_BPM_ADC_DDC_DMA
\implementation\fmc150_if_dma_0_wrapper/cdce72010_init_mem_int.ngc"...
Loading design module
"D:\LR\Xilinx_projects\ML605_System_fmc150_testbench13_ext_clock_BPM_ADC_DDC_DMA
\implementation\fmc150_if_dma_0_wrapper/ads62p49_init_mem.ngc"...
Loading design module
"D:\LR\Xilinx_projects\ML605_System_fmc150_testbench13_ext_clock_BPM_ADC_DDC_DMA
\implementation\fmc150_if_dma_0_wrapper/dac3283_init_mem.ngc"...
Loading design module
"D:\LR\Xilinx_projects\ML605_System_fmc150_testbench13_ext_clock_BPM_ADC_DDC_DMA
\implementation\fmc150_if_dma_0_wrapper/amc7823_init_mem.ngc"...
Loading design module
"D:\LR\Xilinx_projects\ML605_System_fmc150_testbench13_ext_clock_BPM_ADC_DDC_DMA
\implementation\fmc150_if_dma_0_wrapper/fifo.ngc"...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../fmc150_if_dma_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  4 sec
Total CPU time to NGCBUILD completion:   4 sec

Writing NGCBUILD log file "../fmc150_if_dma_0_wrapper.blc"...

NGCBUILD done.
IPNAME:xbpm_adc_dma_wrapper INSTANCE:xbpm_adc_dma -
D:\LR\Xilinx_projects\ML605_System_fmc150_testbench13_ext_clock_BPM_ADC_DDC_DMA\
system.mhs line 604 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.4/ISE_DS/EDK/virtex6/data/virtex6.acd> with local file
<C:/Xilinx/13.4/ISE_DS/ISE/virtex6/data/virtex6.acd>

Command Line: C:\Xilinx\13.4\ISE_DS\ISE\bin\nt\unwrapped\ngcbuild.exe -p
xc6vlx240tff1156-1 -intstyle silent -i -sd .. xbpm_adc_dma_wrapper.ngc
../xbpm_adc_dma_wrapper

Reading NGO file
"D:/LR/Xilinx_projects/ML605_System_fmc150_testbench13_ext_clock_BPM_ADC_DDC_DMA
/implementation/xbpm_adc_dma_wrapper/xbpm_adc_dma_wrapper.ngc" ...
Loading design module "../xbpm_adc_dma_wrapper_fifo_generator_v8_3_1.ngc"...
Loading design module "../xbpm_adc_dma_wrapper_fifo_generator_v8_3_2.ngc"...
Loading design module "../xbpm_adc_dma_wrapper_fifo_generator_v8_3_3.ngc"...
Loading design module "../xbpm_adc_dma_wrapper_fifo_generator_v8_3_4.ngc"...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../xbpm_adc_dma_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  4 sec
Total CPU time to NGCBUILD completion:   4 sec

Writing NGCBUILD log file "../xbpm_adc_dma_wrapper.blc"...

NGCBUILD done.
IPNAME:chipscope_ila_2_wrapper INSTANCE:chipscope_ila_2 -
D:\LR\Xilinx_projects\ML605_System_fmc150_testbench13_ext_clock_BPM_ADC_DDC_DMA\
system.mhs line 630 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.4/ISE_DS/EDK/virtex6/data/virtex6.acd> with local file
<C:/Xilinx/13.4/ISE_DS/ISE/virtex6/data/virtex6.acd>

Command Line: C:\Xilinx\13.4\ISE_DS\ISE\bin\nt\unwrapped\ngcbuild.exe -p
xc6vlx240tff1156-1 -intstyle silent -i -sd .. chipscope_ila_2_wrapper.ngc
../chipscope_ila_2_wrapper

Reading NGO file
"D:/LR/Xilinx_projects/ML605_System_fmc150_testbench13_ext_clock_BPM_ADC_DDC_DMA
/implementation/chipscope_ila_2_wrapper/chipscope_ila_2_wrapper.ngc" ...
Loading design module
"D:\LR\Xilinx_projects\ML605_System_fmc150_testbench13_ext_clock_BPM_ADC_DDC_DMA
\implementation\chipscope_ila_2_wrapper/chipscope_ila_2.ngc"...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../chipscope_ila_2_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  4 sec
Total CPU time to NGCBUILD completion:   3 sec

Writing NGCBUILD log file "../chipscope_ila_2_wrapper.blc"...

NGCBUILD done.
INFO:EDK:3509 - NCF files should not be modified as they will be regenerated.
   If any constraint needs to be overridden, this should be done by modifying
   the data/system.ucf file.

Rebuilding cache ...

Total run time: 4136.00 seconds
"Running synthesis..."
cd synthesis & synthesis.cmd
"xst -ifn "system_xst.scr" -intstyle silent"
"Running XST synthesis ..."
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.4/ISE_DS/EDK/virtex6/data/virtex6.acd> with local file
<C:/Xilinx/13.4/ISE_DS/ISE/virtex6/data/virtex6.acd>
"XST completed"
"*********************************************"
"Running Xilinx Implementation tools.."
"*********************************************"
xflow -wd implementation -p xc6vlx240tff1156-1 -implement xflow.opt system.ngc
Release 13.4 - Xflow O.87xd (nt)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.
xflow.exe -wd implementation -p xc6vlx240tff1156-1 -implement xflow.opt
system.ngc  
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.4/ISE_DS/EDK/virtex6/data/virtex6.acd> with local file
<C:/Xilinx/13.4/ISE_DS/ISE/virtex6/data/virtex6.acd>
.... Copying flowfile C:/Xilinx/13.4/ISE_DS/ISE/xilinx/data/fpga.flw into
working directory
D:/LR/Xilinx_projects/ML605_System_fmc150_testbench13_ext_clock_BPM_ADC_DDC_DMA/
implementation 

Using Flow File:
D:/LR/Xilinx_projects/ML605_System_fmc150_testbench13_ext_clock_BPM_ADC_DDC_DMA/
implementation/fpga.flw 
Using Option File(s): 
 D:/LR/Xilinx_projects/ML605_System_fmc150_testbench13_ext_clock_BPM_ADC_DDC_DMA
/implementation/xflow.opt 

Creating Script File ... 

#----------------------------------------------#
# Starting program ngdbuild
# ngdbuild -p xc6vlx240tff1156-1 -nt timestamp -bm system.bmm
"D:/LR/Xilinx_projects/ML605_System_fmc150_testbench13_ext_clock_BPM_ADC_DDC_DMA
/implementation/system.ngc" -uc system.ucf system.ngd 
#----------------------------------------------#
Release 13.4 - ngdbuild O.87xd (nt)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.4/ISE_DS/EDK/virtex6/data/virtex6.acd> with local file
<C:/Xilinx/13.4/ISE_DS/ISE/virtex6/data/virtex6.acd>

Command Line: C:\Xilinx\13.4\ISE_DS\ISE\bin\nt\unwrapped\ngdbuild.exe -p
xc6vlx240tff1156-1 -nt timestamp -bm system.bmm
D:/LR/Xilinx_projects/ML605_System_fmc150_testbench13_ext_clock_BPM_ADC_DDC_DMA/
implementation/system.ngc -uc system.ucf system.ngd

Reading NGO file
"D:/LR/Xilinx_projects/ML605_System_fmc150_testbench13_ext_clock_BPM_ADC_DDC_DMA
/implementation/system.ngc" ...
Loading design module
"D:/LR/Xilinx_projects/ML605_System_fmc150_testbench13_ext_clock_BPM_ADC_DDC_DMA
/implementation/ethernet_wrapper.ngc"...
Loading design module
"D:/LR/Xilinx_projects/ML605_System_fmc150_testbench13_ext_clock_BPM_ADC_DDC_DMA
/implementation/fmc150_if_dma_0_wrapper.ngc"...
Loading design module
"D:/LR/Xilinx_projects/ML605_System_fmc150_testbench13_ext_clock_BPM_ADC_DDC_DMA
/implementation/sysace_compactflash_wrapper.ngc"...
Loading design module
"D:/LR/Xilinx_projects/ML605_System_fmc150_testbench13_ext_clock_BPM_ADC_DDC_DMA
/implementation/rs232_uart_1_wrapper.ngc"...
Loading design module
"D:/LR/Xilinx_projects/ML605_System_fmc150_testbench13_ext_clock_BPM_ADC_DDC_DMA
/implementation/proc_sys_reset_0_wrapper.ngc"...
Loading design module
"D:/LR/Xilinx_projects/ML605_System_fmc150_testbench13_ext_clock_BPM_ADC_DDC_DMA
/implementation/clock_generator_0_wrapper.ngc"...
Loading design module
"D:/LR/Xilinx_projects/ML605_System_fmc150_testbench13_ext_clock_BPM_ADC_DDC_DMA
/implementation/ethernet_dma_wrapper.ngc"...
Loading design module
"D:/LR/Xilinx_projects/ML605_System_fmc150_testbench13_ext_clock_BPM_ADC_DDC_DMA
/implementation/xbpm_adc_dma_wrapper.ngc"...
Loading design module
"D:/LR/Xilinx_projects/ML605_System_fmc150_testbench13_ext_clock_BPM_ADC_DDC_DMA
/implementation/bpm_ddc_0_wrapper.ngc"...
Loading design module
"D:/LR/Xilinx_projects/ML605_System_fmc150_testbench13_ext_clock_BPM_ADC_DDC_DMA
/implementation/chipscope_ila_2_wrapper.ngc"...
Loading design module
"D:/LR/Xilinx_projects/ML605_System_fmc150_testbench13_ext_clock_BPM_ADC_DDC_DMA
/implementation/microblaze_0_ilmb_wrapper.ngc"...
Loading design module
"D:/LR/Xilinx_projects/ML605_System_fmc150_testbench13_ext_clock_BPM_ADC_DDC_DMA
/implementation/microblaze_0_dlmb_wrapper.ngc"...
Loading design module
"D:/LR/Xilinx_projects/ML605_System_fmc150_testbench13_ext_clock_BPM_ADC_DDC_DMA
/implementation/axi4lite_0_wrapper.ngc"...
Loading design module
"D:/LR/Xilinx_projects/ML605_System_fmc150_testbench13_ext_clock_BPM_ADC_DDC_DMA
/implementation/axi4_0_wrapper.ngc"...
Loading design module
"D:/LR/Xilinx_projects/ML605_System_fmc150_testbench13_ext_clock_BPM_ADC_DDC_DMA
/implementation/microblaze_0_wrapper.ngc"...
Loading design module
"D:/LR/Xilinx_projects/ML605_System_fmc150_testbench13_ext_clock_BPM_ADC_DDC_DMA
/implementation/ddr3_sdram_wrapper.ngc"...
Loading design module
"D:/LR/Xilinx_projects/ML605_System_fmc150_testbench13_ext_clock_BPM_ADC_DDC_DMA
/implementation/microblaze_0_intc_wrapper.ngc"...
Loading design module
"D:/LR/Xilinx_projects/ML605_System_fmc150_testbench13_ext_clock_BPM_ADC_DDC_DMA
/implementation/xbpm_ddc_dma_wrapper.ngc"...
Loading design module
"D:/LR/Xilinx_projects/ML605_System_fmc150_testbench13_ext_clock_BPM_ADC_DDC_DMA
/implementation/chipscope_ila_0_wrapper.ngc"...
Loading design module
"D:/LR/Xilinx_projects/ML605_System_fmc150_testbench13_ext_clock_BPM_ADC_DDC_DMA
/implementation/chipscope_ila_1_wrapper.ngc"...
Loading design module
"D:/LR/Xilinx_projects/ML605_System_fmc150_testbench13_ext_clock_BPM_ADC_DDC_DMA
/implementation/microblaze_0_i_bram_ctrl_wrapper.ngc"...
Loading design module
"D:/LR/Xilinx_projects/ML605_System_fmc150_testbench13_ext_clock_BPM_ADC_DDC_DMA
/implementation/microblaze_0_d_bram_ctrl_wrapper.ngc"...
Loading design module
"D:/LR/Xilinx_projects/ML605_System_fmc150_testbench13_ext_clock_BPM_ADC_DDC_DMA
/implementation/debug_module_wrapper.ngc"...
Loading design module
"D:/LR/Xilinx_projects/ML605_System_fmc150_testbench13_ext_clock_BPM_ADC_DDC_DMA
/implementation/axi_timer_0_wrapper.ngc"...
Loading design module
"D:/LR/Xilinx_projects/ML605_System_fmc150_testbench13_ext_clock_BPM_ADC_DDC_DMA
/implementation/leds_8bits_wrapper.ngc"...
Loading design module
"D:/LR/Xilinx_projects/ML605_System_fmc150_testbench13_ext_clock_BPM_ADC_DDC_DMA
/implementation/microblaze_0_bram_block_wrapper.ngc"...
Loading design module
"D:/LR/Xilinx_projects/ML605_System_fmc150_testbench13_ext_clock_BPM_ADC_DDC_DMA
/implementation/chipscope_icon_0_wrapper.ngc"...
Applying constraints in
"D:/LR/Xilinx_projects/ML605_System_fmc150_testbench13_ext_clock_BPM_ADC_DDC_DMA
/implementation/ethernet_wrapper.ncf" to module "ETHERNET"...
Checking Constraint Associations...
Applying constraints in
"D:/LR/Xilinx_projects/ML605_System_fmc150_testbench13_ext_clock_BPM_ADC_DDC_DMA
/implementation/sysace_compactflash_wrapper.ncf" to module
"SysACE_CompactFlash"...
Checking Constraint Associations...
Applying constraints in
"D:/LR/Xilinx_projects/ML605_System_fmc150_testbench13_ext_clock_BPM_ADC_DDC_DMA
/implementation/ethernet_dma_wrapper.ncf" to module "ETHERNET_dma"...
Checking Constraint Associations...
Applying constraints in
"D:/LR/Xilinx_projects/ML605_System_fmc150_testbench13_ext_clock_BPM_ADC_DDC_DMA
/implementation/xbpm_adc_dma_wrapper.ncf" to module "XBPM_ADC_dma"...
Checking Constraint Associations...
Applying constraints in
"D:/LR/Xilinx_projects/ML605_System_fmc150_testbench13_ext_clock_BPM_ADC_DDC_DMA
/implementation/chipscope_ila_2_wrapper.ncf" to module "chipscope_ila_2"...
WARNING:ConstraintSystem:192 - The TNM 'D2_CLK', does not directly or indirectly
   drive any flip-flops, latches and/or RAMS and cannot be actively used by the
   referencing TIg constraint ''. If clock manager blocks are directly or
   indirectly driven, a new TNM constraint will not be derived since the none of
   the referencing constraints are a PERIOD constraint. This TNM is used in the
   following user groups and/or specifications:
   <TIMESPEC TS_D2_TO_T2 = FROM D2_CLK TO "FFS" TIG;>
   [D:/LR/Xilinx_projects/ML605_System_fmc150_testbench13_ext_clock_BPM_ADC_DDC_
   DMA/implementation/chipscope_ila_2_wrapper.ncf(6)]
   <TIMESPEC TS_J2_TO_D2 = FROM "FFS" TO D2_CLK TIG;>
   [D:/LR/Xilinx_projects/ML605_System_fmc150_testbench13_ext_clock_BPM_ADC_DDC_
   DMA/implementation/chipscope_ila_2_wrapper.ncf(7)]
   <TIMESPEC TS_J3_TO_D2 = FROM "FFS" TO D2_CLK TIG;>
   [D:/LR/Xilinx_projects/ML605_System_fmc150_testbench13_ext_clock_BPM_ADC_DDC_
   DMA/implementation/chipscope_ila_2_wrapper.ncf(8)]
   <TIMESPEC TS_J4_TO_D2 = FROM "FFS" TO D2_CLK TIG;>
   [D:/LR/Xilinx_projects/ML605_System_fmc150_testbench13_ext_clock_BPM_ADC_DDC_
   DMA/implementation/chipscope_ila_2_wrapper.ncf(9)]

WARNING:ConstraintSystem:197 - The following specification is invalid because
   the referenced TNM constraint was removed:
   <TIMESPEC TS_D2_TO_T2 = FROM D2_CLK TO "FFS" TIG;>
   [D:/LR/Xilinx_projects/ML605_System_fmc150_testbench13_ext_clock_BPM_ADC_DDC_
   DMA/implementation/chipscope_ila_2_wrapper.ncf(6)]

WARNING:ConstraintSystem:197 - The following specification is invalid because
   the referenced TNM constraint was removed:
   <TIMESPEC TS_J2_TO_D2 = FROM "FFS" TO D2_CLK TIG;>
   [D:/LR/Xilinx_projects/ML605_System_fmc150_testbench13_ext_clock_BPM_ADC_DDC_
   DMA/implementation/chipscope_ila_2_wrapper.ncf(7)]

WARNING:ConstraintSystem:197 - The following specification is invalid because
   the referenced TNM constraint was removed:
   <TIMESPEC TS_J3_TO_D2 = FROM "FFS" TO D2_CLK TIG;>
   [D:/LR/Xilinx_projects/ML605_System_fmc150_testbench13_ext_clock_BPM_ADC_DDC_
   DMA/implementation/chipscope_ila_2_wrapper.ncf(8)]

WARNING:ConstraintSystem:197 - The following specification is invalid because
   the referenced TNM constraint was removed:
   <TIMESPEC TS_J4_TO_D2 = FROM "FFS" TO D2_CLK TIG;>
   [D:/LR/Xilinx_projects/ML605_System_fmc150_testbench13_ext_clock_BPM_ADC_DDC_
   DMA/implementation/chipscope_ila_2_wrapper.ncf(9)]

Checking Constraint Associations...
INFO:NgdBuild:981 - Could not find any associations for the following
   constraint:
       '<INST "U0/*/U_STAT/U_DIRTY_LDC" TNM = D2_CLK;>
   [D:/LR/Xilinx_projects/ML605_System_fmc150_testbench13_ext_clock_BPM_ADC_DDC_
   DMA/implementation/chipscope_ila_2_wrapper.ncf(5)]'
Applying constraints in
"D:/LR/Xilinx_projects/ML605_System_fmc150_testbench13_ext_clock_BPM_ADC_DDC_DMA
/implementation/microblaze_0_ilmb_wrapper.ncf" to module "microblaze_0_ilmb"...
Checking Constraint Associations...
Applying constraints in
"D:/LR/Xilinx_projects/ML605_System_fmc150_testbench13_ext_clock_BPM_ADC_DDC_DMA
/implementation/microblaze_0_dlmb_wrapper.ncf" to module "microblaze_0_dlmb"...
Checking Constraint Associations...
Applying constraints in
"D:/LR/Xilinx_projects/ML605_System_fmc150_testbench13_ext_clock_BPM_ADC_DDC_DMA
/implementation/axi4lite_0_wrapper.ncf" to module "axi4lite_0"...
Checking Constraint Associations...
Applying constraints in
"D:/LR/Xilinx_projects/ML605_System_fmc150_testbench13_ext_clock_BPM_ADC_DDC_DMA
/implementation/axi4_0_wrapper.ncf" to module "axi4_0"...
Checking Constraint Associations...
Applying constraints in
"D:/LR/Xilinx_projects/ML605_System_fmc150_testbench13_ext_clock_BPM_ADC_DDC_DMA
/implementation/microblaze_0_wrapper.ncf" to module "microblaze_0"...
Checking Constraint Associations...
Applying constraints in
"D:/LR/Xilinx_projects/ML605_System_fmc150_testbench13_ext_clock_BPM_ADC_DDC_DMA
/implementation/ddr3_sdram_wrapper.ncf" to module "DDR3_SDRAM"...
Checking Constraint Associations...
Applying constraints in
"D:/LR/Xilinx_projects/ML605_System_fmc150_testbench13_ext_clock_BPM_ADC_DDC_DMA
/implementation/xbpm_ddc_dma_wrapper.ncf" to module "XBPM_DDC_dma"...
Checking Constraint Associations...
Applying constraints in
"D:/LR/Xilinx_projects/ML605_System_fmc150_testbench13_ext_clock_BPM_ADC_DDC_DMA
/implementation/chipscope_ila_0_wrapper.ncf" to module "chipscope_ila_0"...
WARNING:ConstraintSystem:192 - The TNM 'D2_CLK', does not directly or indirectly
   drive any flip-flops, latches and/or RAMS and cannot be actively used by the
   referencing TIg constraint ''. If clock manager blocks are directly or
   indirectly driven, a new TNM constraint will not be derived since the none of
   the referencing constraints are a PERIOD constraint. This TNM is used in the
   following user groups and/or specifications:
   <TIMESPEC TS_D2_TO_T2 = FROM D2_CLK TO "FFS" TIG;>
   [D:/LR/Xilinx_projects/ML605_System_fmc150_testbench13_ext_clock_BPM_ADC_DDC_
   DMA/implementation/chipscope_ila_0_wrapper.ncf(6)]
   <TIMESPEC TS_J2_TO_D2 = FROM "FFS" TO D2_CLK TIG;>
   [D:/LR/Xilinx_projects/ML605_System_fmc150_testbench13_ext_clock_BPM_ADC_DDC_
   DMA/implementation/chipscope_ila_0_wrapper.ncf(7)]
   <TIMESPEC TS_J3_TO_D2 = FROM "FFS" TO D2_CLK TIG;>
   [D:/LR/Xilinx_projects/ML605_System_fmc150_testbench13_ext_clock_BPM_ADC_DDC_
   DMA/implementation/chipscope_ila_0_wrapper.ncf(8)]
   <TIMESPEC TS_J4_TO_D2 = FROM "FFS" TO D2_CLK TIG;>
   [D:/LR/Xilinx_projects/ML605_System_fmc150_testbench13_ext_clock_BPM_ADC_DDC_
   DMA/implementation/chipscope_ila_0_wrapper.ncf(9)]

WARNING:ConstraintSystem:197 - The following specification is invalid because
   the referenced TNM constraint was removed:
   <TIMESPEC TS_D2_TO_T2 = FROM D2_CLK TO "FFS" TIG;>
   [D:/LR/Xilinx_projects/ML605_System_fmc150_testbench13_ext_clock_BPM_ADC_DDC_
   DMA/implementation/chipscope_ila_0_wrapper.ncf(6)]

WARNING:ConstraintSystem:197 - The following specification is invalid because
   the referenced TNM constraint was removed:
   <TIMESPEC TS_J2_TO_D2 = FROM "FFS" TO D2_CLK TIG;>
   [D:/LR/Xilinx_projects/ML605_System_fmc150_testbench13_ext_clock_BPM_ADC_DDC_
   DMA/implementation/chipscope_ila_0_wrapper.ncf(7)]

WARNING:ConstraintSystem:197 - The following specification is invalid because
   the referenced TNM constraint was removed:
   <TIMESPEC TS_J3_TO_D2 = FROM "FFS" TO D2_CLK TIG;>
   [D:/LR/Xilinx_projects/ML605_System_fmc150_testbench13_ext_clock_BPM_ADC_DDC_
   DMA/implementation/chipscope_ila_0_wrapper.ncf(8)]

WARNING:ConstraintSystem:197 - The following specification is invalid because
   the referenced TNM constraint was removed:
   <TIMESPEC TS_J4_TO_D2 = FROM "FFS" TO D2_CLK TIG;>
   [D:/LR/Xilinx_projects/ML605_System_fmc150_testbench13_ext_clock_BPM_ADC_DDC_
   DMA/implementation/chipscope_ila_0_wrapper.ncf(9)]

Checking Constraint Associations...
INFO:NgdBuild:981 - Could not find any associations for the following
   constraint:
       '<INST "U0/*/U_STAT/U_DIRTY_LDC" TNM = D2_CLK;>
   [D:/LR/Xilinx_projects/ML605_System_fmc150_testbench13_ext_clock_BPM_ADC_DDC_
   DMA/implementation/chipscope_ila_0_wrapper.ncf(5)]'
Applying constraints in
"D:/LR/Xilinx_projects/ML605_System_fmc150_testbench13_ext_clock_BPM_ADC_DDC_DMA
/implementation/chipscope_ila_1_wrapper.ncf" to module "chipscope_ila_1"...
WARNING:ConstraintSystem:192 - The TNM 'D2_CLK', does not directly or indirectly
   drive any flip-flops, latches and/or RAMS and cannot be actively used by the
   referencing TIg constraint ''. If clock manager blocks are directly or
   indirectly driven, a new TNM constraint will not be derived since the none of
   the referencing constraints are a PERIOD constraint. This TNM is used in the
   following user groups and/or specifications:
   <TIMESPEC TS_D2_TO_T2 = FROM D2_CLK TO "FFS" TIG;>
   [D:/LR/Xilinx_projects/ML605_System_fmc150_testbench13_ext_clock_BPM_ADC_DDC_
   DMA/implementation/chipscope_ila_1_wrapper.ncf(6)]
   <TIMESPEC TS_J2_TO_D2 = FROM "FFS" TO D2_CLK TIG;>
   [D:/LR/Xilinx_projects/ML605_System_fmc150_testbench13_ext_clock_BPM_ADC_DDC_
   DMA/implementation/chipscope_ila_1_wrapper.ncf(7)]
   <TIMESPEC TS_J3_TO_D2 = FROM "FFS" TO D2_CLK TIG;>
   [D:/LR/Xilinx_projects/ML605_System_fmc150_testbench13_ext_clock_BPM_ADC_DDC_
   DMA/implementation/chipscope_ila_1_wrapper.ncf(8)]
   <TIMESPEC TS_J4_TO_D2 = FROM "FFS" TO D2_CLK TIG;>
   [D:/LR/Xilinx_projects/ML605_System_fmc150_testbench13_ext_clock_BPM_ADC_DDC_
   DMA/implementation/chipscope_ila_1_wrapper.ncf(9)]

WARNING:ConstraintSystem:197 - The following specification is invalid because
   the referenced TNM constraint was removed:
   <TIMESPEC TS_D2_TO_T2 = FROM D2_CLK TO "FFS" TIG;>
   [D:/LR/Xilinx_projects/ML605_System_fmc150_testbench13_ext_clock_BPM_ADC_DDC_
   DMA/implementation/chipscope_ila_1_wrapper.ncf(6)]

WARNING:ConstraintSystem:197 - The following specification is invalid because
   the referenced TNM constraint was removed:
   <TIMESPEC TS_J2_TO_D2 = FROM "FFS" TO D2_CLK TIG;>
   [D:/LR/Xilinx_projects/ML605_System_fmc150_testbench13_ext_clock_BPM_ADC_DDC_
   DMA/implementation/chipscope_ila_1_wrapper.ncf(7)]

WARNING:ConstraintSystem:197 - The following specification is invalid because
   the referenced TNM constraint was removed:
   <TIMESPEC TS_J3_TO_D2 = FROM "FFS" TO D2_CLK TIG;>
   [D:/LR/Xilinx_projects/ML605_System_fmc150_testbench13_ext_clock_BPM_ADC_DDC_
   DMA/implementation/chipscope_ila_1_wrapper.ncf(8)]

WARNING:ConstraintSystem:197 - The following specification is invalid because
   the referenced TNM constraint was removed:
   <TIMESPEC TS_J4_TO_D2 = FROM "FFS" TO D2_CLK TIG;>
   [D:/LR/Xilinx_projects/ML605_System_fmc150_testbench13_ext_clock_BPM_ADC_DDC_
   DMA/implementation/chipscope_ila_1_wrapper.ncf(9)]

Checking Constraint Associations...
INFO:NgdBuild:981 - Could not find any associations for the following
   constraint:
       '<INST "U0/*/U_STAT/U_DIRTY_LDC" TNM = D2_CLK;>
   [D:/LR/Xilinx_projects/ML605_System_fmc150_testbench13_ext_clock_BPM_ADC_DDC_
   DMA/implementation/chipscope_ila_1_wrapper.ncf(5)]'
Applying constraints in
"D:/LR/Xilinx_projects/ML605_System_fmc150_testbench13_ext_clock_BPM_ADC_DDC_DMA
/implementation/chipscope_icon_0_wrapper.ncf" to module "chipscope_icon_0"...
WARNING:ConstraintSystem:190 - The TNM 'J_CLK', does not directly or indirectly
   drive any flip-flops, latches and/or RAMS and cannot be actively used by the
   referencing Period constraint 'TS_J_CLK'. If clock manager blocks are
   directly or indirectly driven, a new TNM and PERIOD are derived only if the
   PERIOD constraint is the only referencing constraint and if an output of the
   clock manager block drives flip-flops, latches or RAMs.  
   This TNM is used in the following user groups and/or specifications:
   <TIMESPEC TS_J_CLK = PERIOD J_CLK 30 ns ;>
   [D:/LR/Xilinx_projects/ML605_System_fmc150_testbench13_ext_clock_BPM_ADC_DDC_
   DMA/implementation/chipscope_icon_0_wrapper.ncf(2)]
   <TIMESPEC TS_U_TO_J = FROM U_CLK TO J_CLK 15 ns ;>
   [D:/LR/Xilinx_projects/ML605_System_fmc150_testbench13_ext_clock_BPM_ADC_DDC_
   DMA/implementation/chipscope_icon_0_wrapper.ncf(6)]
   <TIMESPEC TS_J_TO_D = FROM J_CLK TO D_CLK TIG ;>
   [D:/LR/Xilinx_projects/ML605_System_fmc150_testbench13_ext_clock_BPM_ADC_DDC_
   DMA/implementation/chipscope_icon_0_wrapper.ncf(8)]
   <TIMESPEC TS_D_TO_J = FROM D_CLK TO J_CLK TIG ;>
   [D:/LR/Xilinx_projects/ML605_System_fmc150_testbench13_ext_clock_BPM_ADC_DDC_
   DMA/implementation/chipscope_icon_0_wrapper.ncf(9)]

WARNING:ConstraintSystem:197 - The following specification is invalid because
   the referenced TNM constraint was removed:
   <TIMESPEC TS_J_CLK = PERIOD J_CLK 30 ns ;>
   [D:/LR/Xilinx_projects/ML605_System_fmc150_testbench13_ext_clock_BPM_ADC_DDC_
   DMA/implementation/chipscope_icon_0_wrapper.ncf(2)]

WARNING:ConstraintSystem:197 - The following specification is invalid because
   the referenced TNM constraint was removed:
   <TIMESPEC TS_U_TO_J = FROM U_CLK TO J_CLK 15 ns ;>
   [D:/LR/Xilinx_projects/ML605_System_fmc150_testbench13_ext_clock_BPM_ADC_DDC_
   DMA/implementation/chipscope_icon_0_wrapper.ncf(6)]

WARNING:ConstraintSystem:197 - The following specification is invalid because
   the referenced TNM constraint was removed:
   <TIMESPEC TS_J_TO_D = FROM J_CLK TO D_CLK TIG ;>
   [D:/LR/Xilinx_projects/ML605_System_fmc150_testbench13_ext_clock_BPM_ADC_DDC_
   DMA/implementation/chipscope_icon_0_wrapper.ncf(8)]

WARNING:ConstraintSystem:197 - The following specification is invalid because
   the referenced TNM constraint was removed:
   <TIMESPEC TS_D_TO_J = FROM D_CLK TO J_CLK TIG ;>
   [D:/LR/Xilinx_projects/ML605_System_fmc150_testbench13_ext_clock_BPM_ADC_DDC_
   DMA/implementation/chipscope_icon_0_wrapper.ncf(9)]

WARNING:ConstraintSystem:192 - The TNM 'U_CLK', does not directly or indirectly
   drive any flip-flops, latches and/or RAMS and cannot be actively used by the
   referencing MaxDelay constraint 'TS_U_TO_J'. If clock manager blocks are
   directly or indirectly driven, a new TNM constraint will not be derived since
   the none of the referencing constraints are a PERIOD constraint. This TNM is
   used in the following user groups and/or specifications:
   <TIMESPEC TS_U_TO_J = FROM U_CLK TO J_CLK 15 ns ;>
   [D:/LR/Xilinx_projects/ML605_System_fmc150_testbench13_ext_clock_BPM_ADC_DDC_
   DMA/implementation/chipscope_icon_0_wrapper.ncf(6)]
   <TIMESPEC TS_U_TO_U = FROM U_CLK TO U_CLK 15 ns ;>
   [D:/LR/Xilinx_projects/ML605_System_fmc150_testbench13_ext_clock_BPM_ADC_DDC_
   DMA/implementation/chipscope_icon_0_wrapper.ncf(7)]

WARNING:ConstraintSystem:197 - The following specification is invalid because
   the referenced TNM constraint was removed:
   <TIMESPEC TS_U_TO_J = FROM U_CLK TO J_CLK 15 ns ;>
   [D:/LR/Xilinx_projects/ML605_System_fmc150_testbench13_ext_clock_BPM_ADC_DDC_
   DMA/implementation/chipscope_icon_0_wrapper.ncf(6)]

WARNING:ConstraintSystem:197 - The following specification is invalid because
   the referenced TNM constraint was removed:
   <TIMESPEC TS_U_TO_U = FROM U_CLK TO U_CLK 15 ns ;>
   [D:/LR/Xilinx_projects/ML605_System_fmc150_testbench13_ext_clock_BPM_ADC_DDC_
   DMA/implementation/chipscope_icon_0_wrapper.ncf(7)]

Checking Constraint Associations...
INFO:NgdBuild:981 - Could not find any associations for the following
   constraint:
       '<NET "U0/U_ICON/*/iDRCK_LOCAL" TNM_NET = J_CLK ;>
   [D:/LR/Xilinx_projects/ML605_System_fmc150_testbench13_ext_clock_BPM_ADC_DDC_
   DMA/implementation/chipscope_icon_0_wrapper.ncf(1)]'
INFO:NgdBuild:981 - Could not find any associations for the following
   constraint:
       '<NET "U0/iUPDATE_OUT" TNM_NET = U_CLK ;>
   [D:/LR/Xilinx_projects/ML605_System_fmc150_testbench13_ext_clock_BPM_ADC_DDC_
   DMA/implementation/chipscope_icon_0_wrapper.ncf(4)]'
WARNING:NgdBuild:981 - Could not find any associations for the following
   constraint:
       '<NET "U0/iSHIFT_OUT" TIG ;>
   [D:/LR/Xilinx_projects/ML605_System_fmc150_testbench13_ext_clock_BPM_ADC_DDC_
   DMA/implementation/chipscope_icon_0_wrapper.ncf(5)]'
INFO:NgdBuild:1317 - Using core chipscope_ila_v1 requires a ChipScopePro
   license.  The following blocks are instances of core chipscope_ila_v1:
	/system/chipscope_ila_2
	/system/chipscope_ila_2/chipscope_ila_2/i_chipscope_ila_2
	/system/chipscope_ila_0
	/system/chipscope_ila_1

INFO:NgdBuild:1317 - Using core chipscope_ila_v1 requires a ChipScopePro
   license.  The following blocks are instances of core chipscope_ila_v1:
	/system/chipscope_ila_2
	/system/chipscope_ila_2/chipscope_ila_2/i_chipscope_ila_2
	/system/chipscope_ila_0
	/system/chipscope_ila_1

-----------------------------------------------
WARNING:Security:42 - Your software subscription period has lapsed. Your current
version of Xilinx tools will continue to function, but you no longer qualify for
Xilinx software updates or new releases.

-----------------------------------------------

-----------------------------------------------
Gathering constraint information from source properties...
Trying to terminate Process...
Done!

********************************************************************************
At Local date and time: Tue Jul 31 09:35:52 2012
 make -f system.make clean started...
rm -f implementation/system.ngc
rm -f platgen.log
rm -f __xps/ise/_xmsgs/platgen.xmsgs
rm -f implementation/system.bmm
rm -rf implementation/cache
rm -f implementation/system.bit
rm -f implementation/system.ncd
rm -f implementation/system_bd.bmm 
rm -f implementation/system_map.ncd 
rm -f implementation/download.bit 
rm -f __xps/system_bits
rm -rf implementation synthesis xst hdl
rm -rf xst.srp system.srp
rm -f __xps/ise/_xmsgs/bitinit.xmsgs
rm -rf SDK
rm -rf __xps/ps7_instance.mhs
rm -rf simulation/behavioral
rm -f simgen.log
rm -f __xps/ise/_xmsgs/simgen.xmsgs
rm -f _impact.cmd
Done!

********************************************************************************
At Local date and time: Tue Jul 31 10:17:29 2012
 make -f system.make clean started...
rm -f implementation/system.ngc
rm -f platgen.log
rm -f __xps/ise/_xmsgs/platgen.xmsgs
rm -f implementation/system.bmm
rm -rf implementation/cache
rm -f implementation/system.bit
rm -f implementation/system.ncd
rm -f implementation/system_bd.bmm 
rm -f implementation/system_map.ncd 
rm -f implementation/download.bit 
rm -f __xps/system_bits
rm -rf implementation synthesis xst hdl
rm -rf xst.srp system.srp
rm -f __xps/ise/_xmsgs/bitinit.xmsgs
rm -rf SDK
rm -rf __xps/ps7_instance.mhs
rm -rf simulation/behavioral
rm -f simgen.log
rm -f __xps/ise/_xmsgs/simgen.xmsgs
rm -f _impact.cmd
Done!
Writing filter settings....
Done writing filter settings to:
	D:\LR\Xilinx_projects\ML605_System_fmc150_testbench13_ext_clock_BPM_ADC_DDC_DMA\etc\system.filters
Done writing Tab View settings to:
	D:\LR\Xilinx_projects\ML605_System_fmc150_testbench13_ext_clock_BPM_ADC_DDC_DMA\etc\system.gui
WARNING:EDK:4058 - INSTANCE: ETHERNET_dma, BUS_INTERFACE: M_AXI_SG -  is not connected to any slave. 
WARNING:EDK:4058 - INSTANCE: ETHERNET_dma, BUS_INTERFACE: M_AXI_MM2S -  is not connected to any slave. 
WARNING:EDK:4058 - INSTANCE: ETHERNET_dma, BUS_INTERFACE: M_AXI_S2MM -  is not connected to any slave. 
WARNING:EDK:4058 - INSTANCE: XBPM_DDC_dma, BUS_INTERFACE: M_AXI_S2MM -  is not connected to any slave. 
Writing filter settings....
Done writing filter settings to:
	D:\LR\Xilinx_projects\ML605_System_fmc150_testbench13_ext_clock_BPM_ADC_DDC_DMA\etc\system.filters
Done writing Tab View settings to:
	D:\LR\Xilinx_projects\ML605_System_fmc150_testbench13_ext_clock_BPM_ADC_DDC_DMA\etc\system.gui
WARNING:EDK:4058 - INSTANCE: ETHERNET_dma, BUS_INTERFACE: M_AXI_SG -  is not connected to any slave. 
WARNING:EDK:4058 - INSTANCE: ETHERNET_dma, BUS_INTERFACE: M_AXI_MM2S -  is not connected to any slave. 
WARNING:EDK:4058 - INSTANCE: ETHERNET_dma, BUS_INTERFACE: M_AXI_S2MM -  is not connected to any slave. 
WARNING:EDK:4058 - INSTANCE: XBPM_DDC_dma, BUS_INTERFACE: M_AXI_S2MM -  is not connected to any slave. 

********************************************************************************
At Local date and time: Tue Jul 31 10:21:33 2012
 make -f system.make netlistclean started...
rm -f implementation/system.ngc
rm -f platgen.log
rm -f __xps/ise/_xmsgs/platgen.xmsgs
rm -f implementation/system.bmm
rm -rf implementation/cache
Done!

********************************************************************************
At Local date and time: Tue Jul 31 10:21:37 2012
 make -f system.make bitsclean started...
rm -f implementation/system.bit
rm -f implementation/system.ncd
rm -f implementation/system_bd.bmm 
rm -f implementation/system_map.ncd 
rm -f implementation/download.bit 
rm -f __xps/system_bits
Done!

********************************************************************************
At Local date and time: Tue Jul 31 10:21:41 2012
 make -f system.make hwclean started...
rm -f implementation/system.ngc
rm -f platgen.log
rm -f __xps/ise/_xmsgs/platgen.xmsgs
rm -f implementation/system.bmm
rm -rf implementation/cache
rm -f implementation/system.bit
rm -f implementation/system.ncd
rm -f implementation/system_bd.bmm 
rm -f implementation/system_map.ncd 
rm -f implementation/download.bit 
rm -f __xps/system_bits
rm -rf implementation synthesis xst hdl
rm -rf xst.srp system.srp
rm -f __xps/ise/_xmsgs/bitinit.xmsgs
rm -rf SDK
rm -rf __xps/ps7_instance.mhs
Done!

********************************************************************************
At Local date and time: Tue Jul 31 10:21:45 2012
 make -f system.make clean started...
rm -f implementation/system.ngc
rm -f platgen.log
rm -f __xps/ise/_xmsgs/platgen.xmsgs
rm -f implementation/system.bmm
rm -rf implementation/cache
rm -f implementation/system.bit
rm -f implementation/system.ncd
rm -f implementation/system_bd.bmm 
rm -f implementation/system_map.ncd 
rm -f implementation/download.bit 
rm -f __xps/system_bits
rm -rf implementation synthesis xst hdl
rm -rf xst.srp system.srp
rm -f __xps/ise/_xmsgs/bitinit.xmsgs
rm -rf SDK
rm -rf __xps/ps7_instance.mhs
rm -rf simulation/behavioral
rm -f simgen.log
rm -f __xps/ise/_xmsgs/simgen.xmsgs
rm -f _impact.cmd
Done!

********************************************************************************
At Local date and time: Tue Jul 31 10:22:14 2012
 make -f system.make exporttosdk started...
IF NOT EXIST "SDK\SDK_Export\hw" @mkdir "SDK\SDK_Export\hw"
psf2Edward -inp system.xmp -exit_on_error -dont_add_loginfo -edwver 1.2 -xml SDK\SDK_Export\hw/system.xml 
Release 13.4 - psf2Edward EDK_O.87xd (nt)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.
WARNING:EDK:4058 - INSTANCE: ETHERNET_dma, BUS_INTERFACE: M_AXI_SG -  is not
   connected to any slave. 
WARNING:EDK:4058 - INSTANCE: ETHERNET_dma, BUS_INTERFACE: M_AXI_MM2S -  is not
   connected to any slave. 
WARNING:EDK:4058 - INSTANCE: ETHERNET_dma, BUS_INTERFACE: M_AXI_S2MM -  is not
   connected to any slave. 
WARNING:EDK:4058 - INSTANCE: XBPM_DDC_dma, BUS_INTERFACE: M_AXI_S2MM -  is not
   connected to any slave. 

Checking platform configuration ...
IPNAME: lmb_v10, INSTANCE: microblaze_0_ilmb - 1 master(s) : 1 slave(s) 
IPNAME: lmb_v10, INSTANCE: microblaze_0_dlmb - 1 master(s) : 1 slave(s) 
IPNAME: axi_interconnect, INSTANCE: axi4lite_0 - 1 master(s) : 12 slave(s) 
IPNAME: axi_interconnect, INSTANCE: axi4_0 - 7 master(s) : 1 slave(s) 

Checking port drivers...

Performing Clock DRCs...

Performing Reset DRCs...

Overriding system level properties...
WARNING:EDK:4181 - PORT: CLKOUT5, CONNECTOR: clk_150_0000MHzMMCM0 - floating
   connection -
   D:\LR\Xilinx_projects\ML605_System_fmc150_testbench13_ext_clock_BPM_ADC_DDC_D
   MA\system.mhs line 245 
WARNING:EDK:4181 - PORT: mm2s_prmry_reset_out_n, CONNECTOR: RESET_OUT_N -
   floating connection -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_dma_v5_00_a\data
   \axi_dma_v2_1_0.mpd line 210 
WARNING:EDK:4181 - PORT: mm2s_cntrl_reset_out_n, CONNECTOR: RESET_OUT_N -
   floating connection -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_dma_v5_00_a\data
   \axi_dma_v2_1_0.mpd line 216 
WARNING:EDK:4181 - PORT: s2mm_prmry_reset_out_n, CONNECTOR: RESET_OUT_N -
   floating connection -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_dma_v5_00_a\data
   \axi_dma_v2_1_0.mpd line 238 
WARNING:EDK:4181 - PORT: s2mm_sts_reset_out_n, CONNECTOR: RESET_OUT_N - floating
   connection -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_dma_v5_00_a\data
   \axi_dma_v2_1_0.mpd line 244 
WARNING:EDK:4181 - PORT: mm2s_prmry_reset_out_n, CONNECTOR: RESET_OUT_N -
   floating connection -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_dma_v5_00_a\data
   \axi_dma_v2_1_0.mpd line 210 
WARNING:EDK:4181 - PORT: mm2s_cntrl_reset_out_n, CONNECTOR: RESET_OUT_N -
   floating connection -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_dma_v5_00_a\data
   \axi_dma_v2_1_0.mpd line 216 
WARNING:EDK:4181 - PORT: s2mm_prmry_reset_out_n, CONNECTOR: RESET_OUT_N -
   floating connection -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_dma_v5_00_a\data
   \axi_dma_v2_1_0.mpd line 238 
WARNING:EDK:4181 - PORT: s2mm_sts_reset_out_n, CONNECTOR: RESET_OUT_N - floating
   connection -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_dma_v5_00_a\data
   \axi_dma_v2_1_0.mpd line 244 

INFO: Setting C_RANGE_CHECK = ON for axi_interconnect axi4lite_0.

INFO: Setting C_RANGE_CHECK = OFF for axi_interconnect axi4_0; no DECERR
checking will be performed.

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...
Invoking MIG ...
MIG returned 0

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...
Chipscope Integrate Controller, instance 'chipscope_icon', exists in System 
Chipscope Integrate Controller, instance 'chipscope_icon', exists in System 
Chipscope Integrate Controller, instance 'chipscope_icon', exists in System 
Conversion to XML complete.
xdsgen -inp system.xmp -report SDK\SDK_Export\hw/system.html  -make_docs_local
Release 13.4 - xdsgen EDK_O.87xd (nt)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.
Generated Block Diagram.
Rasterizing proc_sys_reset_0.jpg.....
Rasterizing microblaze_0_intc.jpg.....
Rasterizing microblaze_0_ilmb.jpg.....
Rasterizing microblaze_0_i_bram_ctrl.jpg.....
Rasterizing microblaze_0_dlmb.jpg.....
Rasterizing microblaze_0_d_bram_ctrl.jpg.....
Rasterizing microblaze_0_bram_block.jpg.....
Rasterizing microblaze_0.jpg.....
Rasterizing debug_module.jpg.....
Rasterizing clock_generator_0.jpg.....
Rasterizing bpm_ddc_0.jpg.....
Rasterizing axi_timer_0.jpg.....
Rasterizing axi4lite_0.jpg.....
Rasterizing axi4_0.jpg.....
Rasterizing SysACE_CompactFlash.jpg.....
Rasterizing RS232_Uart_1.jpg.....
Rasterizing LEDs_8Bits.jpg.....
Rasterizing ETHERNET_dma.jpg.....
org.apache.batik.transcoder.TranscoderException: nul
Enclosed Exception
file:/D:/LR/Xilinx_projects/ML605_System_fmc150_testbench13_ext_clock_BPM_ADC_DD
C_DMA/__xps/.dswkshop/ETHERNET_dma.svg:-
Cannot find the referenced element
"#AXIS_busconn_TARGET
specified on the element <use> - may be a problem of id
	at org.apache.batik.transcoder.SVGAbstractTranscoder.transcode(Unknown Source)
	at org.apache.batik.transcoder.image.ImageTranscoder.transcode(Unknown Source)
	at org.apache.batik.transcoder.XMLAbstractTranscoder.transcode(Unknown Source)
	at org.apache.batik.transcoder.SVGAbstractTranscoder.transcode(Unknown Source)
	at MdtSvgDiag_Rasterize._rasterizeIMG(MdtSvgDiag_Rasterize.java:156)
	at MdtSvgDiag_Rasterize.batchMode(MdtSvgDiag_Rasterize.java:91)
	at MdtSvgDiag_Rasterize.main(MdtSvgDiag_Rasterize.java:24)
Report generated.
Report generation completed.
"****************************************************"
"Creating system netlist for hardware specification.."
"****************************************************"
platgen -p xc6vlx240tff1156-1 -lang vhdl -intstyle default    -msg __xps/ise/xmsgprops.lst system.mhs

Release 13.4 - platgen Xilinx EDK 13.4 Build EDK_O.87xd
 (nt)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.


Command Line: platgen -p xc6vlx240tff1156-1 -lang vhdl -intstyle default -msg
__xps/ise/xmsgprops.lst system.mhs 

WARNING:EDK - INFO:Security:71 - If a license for part 'xc6vlx240t' is
   available, it will be possible to use 'XPS_TDP' instead of 'XPS'.
   WARNING:Security:42 - Your software subscription period has lapsed. Your
   current version of Xilinx tools will continue to function, but you no longer
   qualify for Xilinx software updates or new releases.


Parse
D:/LR/Xilinx_projects/ML605_System_fmc150_testbench13_ext_clock_BPM_ADC_DDC_DMA/
system.mhs ...

Read MPD definitions ...

Overriding IP level properties ...
INFO:EDK:4130 - IPNAME: axi_intc, INSTANCE:microblaze_0_intc - tcl is overriding
   PARAMETER C_NUM_INTR_INPUTS value to 8 -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_intc_v1_01_a\dat
   a\axi_intc_v2_1_0.mpd line 80 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ENDIANNESS value to 1 -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_20_b\d
   ata\microblaze_v2_1_0.mpd line 195 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ICACHE_USE_FSL value to 0 -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_20_b\d
   ata\microblaze_v2_1_0.mpd line 334 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_DCACHE_USE_FSL value to 0 -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_20_b\d
   ata\microblaze_v2_1_0.mpd line 364 
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi4lite_0 - tcl is
   overriding PARAMETER C_BASEFAMILY value to virtex6 -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   05_a\data\axi_interconnect_v2_1_0.mpd line 78 
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi4_0 - tcl is overriding
   PARAMETER C_BASEFAMILY value to virtex6 -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   05_a\data\axi_interconnect_v2_1_0.mpd line 78 
INFO:EDK:4130 - IPNAME: axi_v6_ddrx, INSTANCE:DDR3_SDRAM - tcl is overriding
   PARAMETER C_IODELAY_GRP value to DDR3_SDRAM -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_v6_ddrx_v1_05_a\
   data\axi_v6_ddrx_v2_1_0.mpd line 84 
INFO:EDK:4130 - IPNAME: axi_dma, INSTANCE:XBPM_DDC_dma - tcl is overriding
   PARAMETER C_PRMRY_IS_ACLK_ASYNC value to 1 -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_dma_v5_00_a\data
   \axi_dma_v2_1_0.mpd line 85 
INFO:EDK:4130 - IPNAME: axi_dma, INSTANCE:XBPM_ADC_dma - tcl is overriding
   PARAMETER C_PRMRY_IS_ACLK_ASYNC value to 1 -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_dma_v5_00_a\data
   \axi_dma_v2_1_0.mpd line 85 

Computing clock values...
INFO:EDK:740 - Cannot determine the input clock associated with port :
   microblaze_0_i_bram_ctrl:BRAM_Clk_A. Clock DRCs will not be performed on this
   core and cores connected to it. 
INFO:EDK:740 - Cannot determine the input clock associated with port :
   microblaze_0_d_bram_ctrl:BRAM_Clk_A. Clock DRCs will not be performed on this
   core and cores connected to it. 
WARNING:EDK:4058 - INSTANCE: ETHERNET_dma, BUS_INTERFACE: M_AXI_SG -  is not
   connected to any slave. 
WARNING:EDK:4058 - INSTANCE: ETHERNET_dma, BUS_INTERFACE: M_AXI_MM2S -  is not
   connected to any slave. 
WARNING:EDK:4058 - INSTANCE: ETHERNET_dma, BUS_INTERFACE: M_AXI_S2MM -  is not
   connected to any slave. 
WARNING:EDK:4058 - INSTANCE: XBPM_DDC_dma, BUS_INTERFACE: M_AXI_S2MM -  is not
   connected to any slave. 

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor microblaze_0
  (0000000000-0x00001fff) microblaze_0_d_bram_ctrl	microblaze_0_dlmb
  (0000000000-0x00001fff) microblaze_0_i_bram_ctrl	microblaze_0_ilmb
  (0x40000000-0x4000ffff) LEDs_8Bits	axi4lite_0
  (0x40600000-0x4060ffff) RS232_Uart_1	axi4lite_0
  (0x41200000-0x4120ffff) microblaze_0_intc	axi4lite_0
  (0x41240000-0x4127ffff) ETHERNET	axi4lite_0
  (0x41400000-0x4140ffff) debug_module	axi4lite_0
  (0x41800000-0x4180ffff) SysACE_CompactFlash	axi4lite_0
  (0x41c00000-0x41c0ffff) axi_timer_0	axi4lite_0
  (0x41e00000-0x41e0ffff) XBPM_DDC_dma	axi4lite_0
  (0x41e20000-0x41e2ffff) ETHERNET_dma	axi4lite_0
  (0x41e40000-0x41e4ffff) XBPM_ADC_dma	axi4lite_0
  (0x71000000-0x7100ffff) fmc150_if_dma_0	axi4lite_0
  (0x7e820000-0x7e82ffff) bpm_ddc_0	axi4lite_0
  (0xc0000000-0xcfffffff) DDR3_SDRAM	axi4_0
INFO:EDK:4130 - IPNAME: lmb_v10, INSTANCE:microblaze_0_ilmb - tool is overriding
   PARAMETER C_LMB_NUM_SLAVES value to 1 -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v2_00_b\data
   \lmb_v10_v2_1_0.mpd line 80 
INFO:EDK:4130 - IPNAME: lmb_v10, INSTANCE:microblaze_0_dlmb - tool is overriding
   PARAMETER C_LMB_NUM_SLAVES value to 1 -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v2_00_b\data
   \lmb_v10_v2_1_0.mpd line 80 
INFO:EDK:4130 - IPNAME: bram_block, INSTANCE:microblaze_0_bram_block - tool is
   overriding PARAMETER C_MEMSIZE value to 0x2000 -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\d
   ata\bram_block_v2_1_0.mpd line 76 

Checking platform address map ...

Checking platform configuration ...
IPNAME: lmb_v10, INSTANCE: microblaze_0_ilmb - 1 master(s) : 1 slave(s) 
IPNAME: lmb_v10, INSTANCE: microblaze_0_dlmb - 1 master(s) : 1 slave(s) 
IPNAME: axi_interconnect, INSTANCE: axi4lite_0 - 1 master(s) : 12 slave(s) 
IPNAME: axi_interconnect, INSTANCE: axi4_0 - 7 master(s) : 1 slave(s) 

Checking port drivers...
WARNING:EDK:4181 - PORT: CLKOUT5, CONNECTOR: clk_150_0000MHzMMCM0 - floating
   connection -
   D:\LR\Xilinx_projects\ML605_System_fmc150_testbench13_ext_clock_BPM_ADC_DDC_D
   MA\system.mhs line 245 
WARNING:EDK:4181 - PORT: mm2s_prmry_reset_out_n, CONNECTOR: RESET_OUT_N -
   floating connection -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_dma_v5_00_a\data
   \axi_dma_v2_1_0.mpd line 210 
WARNING:EDK:4181 - PORT: mm2s_cntrl_reset_out_n, CONNECTOR: RESET_OUT_N -
   floating connection -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_dma_v5_00_a\data
   \axi_dma_v2_1_0.mpd line 216 
WARNING:EDK:4181 - PORT: s2mm_prmry_reset_out_n, CONNECTOR: RESET_OUT_N -
   floating connection -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_dma_v5_00_a\data
   \axi_dma_v2_1_0.mpd line 238 
WARNING:EDK:4181 - PORT: s2mm_sts_reset_out_n, CONNECTOR: RESET_OUT_N - floating
   connection -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_dma_v5_00_a\data
   \axi_dma_v2_1_0.mpd line 244 
WARNING:EDK:4181 - PORT: mm2s_prmry_reset_out_n, CONNECTOR: RESET_OUT_N -
   floating connection -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_dma_v5_00_a\data
   \axi_dma_v2_1_0.mpd line 210 
WARNING:EDK:4181 - PORT: mm2s_cntrl_reset_out_n, CONNECTOR: RESET_OUT_N -
   floating connection -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_dma_v5_00_a\data
   \axi_dma_v2_1_0.mpd line 216 
WARNING:EDK:4181 - PORT: s2mm_prmry_reset_out_n, CONNECTOR: RESET_OUT_N -
   floating connection -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_dma_v5_00_a\data
   \axi_dma_v2_1_0.mpd line 238 
WARNING:EDK:4181 - PORT: s2mm_sts_reset_out_n, CONNECTOR: RESET_OUT_N - floating
   connection -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_dma_v5_00_a\data
   \axi_dma_v2_1_0.mpd line 244 

Performing Clock DRCs...

Performing Reset DRCs...

Overriding system level properties...
INFO:EDK:4130 - IPNAME: axi_intc, INSTANCE:microblaze_0_intc - tcl is overriding
   PARAMETER C_KIND_OF_INTR value to 0b11111111111111111111111110000000 -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_intc_v1_01_a\dat
   a\axi_intc_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: axi_intc, INSTANCE:microblaze_0_intc - tcl is overriding
   PARAMETER C_KIND_OF_EDGE value to 0b11111111111111111111111111111111 -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_intc_v1_01_a\dat
   a\axi_intc_v2_1_0.mpd line 82 
INFO:EDK:4130 - IPNAME: axi_intc, INSTANCE:microblaze_0_intc - tcl is overriding
   PARAMETER C_KIND_OF_LVL value to 0b11111111111111111111111111111111 -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_intc_v1_01_a\dat
   a\axi_intc_v2_1_0.mpd line 83 
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:microblaze_0_i_bram_ctrl -
   tcl is overriding PARAMETER C_MASK value to 0x40000000 -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v3
   _00_b\data\lmb_bram_if_cntlr_v2_1_0.mpd line 87 
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:microblaze_0_d_bram_ctrl -
   tcl is overriding PARAMETER C_MASK value to 0x40000000 -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v3
   _00_b\data\lmb_bram_if_cntlr_v2_1_0.mpd line 87 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_D_AXI value to 1 -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_20_b\d
   ata\microblaze_v2_1_0.mpd line 228 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ADDR_TAG_BITS value to 15 -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_20_b\d
   ata\microblaze_v2_1_0.mpd line 332 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_DCACHE_ADDR_TAG value to 15 -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_20_b\d
   ata\microblaze_v2_1_0.mpd line 362 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_INTERRUPT value to 1 -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_20_b\d
   ata\microblaze_v2_1_0.mpd line 396 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_EXT_BRK value to 1 -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_20_b\d
   ata\microblaze_v2_1_0.mpd line 397 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_EXT_NM_BRK value to 1 -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_20_b\d
   ata\microblaze_v2_1_0.mpd line 398 

INFO: Setting C_RANGE_CHECK = ON for axi_interconnect axi4lite_0.
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi4lite_0 - tcl is
   overriding PARAMETER C_RANGE_CHECK value to 1 -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   05_a\data\axi_interconnect_v2_1_0.mpd line 146 

INFO: Setting C_RANGE_CHECK = OFF for axi_interconnect axi4_0; no DECERR
checking will be performed.
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi4_0 - tcl is overriding
   PARAMETER C_RANGE_CHECK value to 0 -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   05_a\data\axi_interconnect_v2_1_0.mpd line 146 
INFO:EDK:4130 - IPNAME: chipscope_icon, INSTANCE:chipscope_icon_0 - tcl is
   overriding PARAMETER C_SYSTEM_CONTAINS_MDM value to 1 -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\chipscope_icon_v1_06
   _a\data\chipscope_icon_v2_1_0.mpd line 80 

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...
Invoking MIG ...
MIG returned 0

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...
Chipscope Integrate Controller, instance 'chipscope_icon', exists in System 
Chipscope Integrate Controller, instance 'chipscope_icon', exists in System 
Chipscope Integrate Controller, instance 'chipscope_icon', exists in System 

Running UPDATE Tcl procedures for OPTION PLATGEN_SYSLEVEL_UPDATE_PROC...
INFO: Setting timing constaints for microblaze_0_ilmb.
INFO: The microblaze_0_ilmb core has constraints automatically generated by XPS
in implementation/microblaze_0_ilmb_wrapper/microblaze_0_ilmb_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: Setting timing constaints for microblaze_0_dlmb.
INFO: The microblaze_0_dlmb core has constraints automatically generated by XPS
in implementation/microblaze_0_dlmb_wrapper/microblaze_0_dlmb_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: Setting timing constaints for microblaze_0.
INFO: The microblaze_0 core has constraints automatically generated by XPS in
implementation/microblaze_0_wrapper/microblaze_0_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: No synchronous clock conversions in axi_interconnect axi4lite_0.
INFO: No asynchronous clock conversions in axi_interconnect axi4lite_0.
INFO: Generating core-level timing constraints for synchronous clock conversions
in axi_interconnect axi4_0.
INFO: No asynchronous clock conversions in axi_interconnect axi4_0.
INFO: The SysACE_CompactFlash core has constraints automatically generated by
XPS in
implementation/sysace_compactflash_wrapper/sysace_compactflash_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The SysACE_CompactFlash core has constraints automatically generated by
XPS in
implementation/sysace_compactflash_wrapper/sysace_compactflash_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.


Modify defaults ...

Creating stub ...

Processing licensed instances ...
Completion time: 0.00 seconds

Creating hardware output directories ...

Managing hardware (BBD-specified) netlist files ...
IPNAME:bpm_ddc INSTANCE:bpm_ddc_0 -
D:\LR\Xilinx_projects\ML605_System_fmc150_testbench13_ext_clock_BPM_ADC_DDC_DMA\
system.mhs line 248 - Copying (BBD-specified) netlist files.
IPNAME:chipscope_icon INSTANCE:chipscope_icon_0 -
D:\LR\Xilinx_projects\ML605_System_fmc150_testbench13_ext_clock_BPM_ADC_DDC_DMA\
system.mhs line 509 - Copying (BBD-specified) netlist files.
IPNAME:chipscope_ila INSTANCE:chipscope_ila_1 -
D:\LR\Xilinx_projects\ML605_System_fmc150_testbench13_ext_clock_BPM_ADC_DDC_DMA\
system.mhs line 518 - Copying (BBD-specified) netlist files.
IPNAME:chipscope_ila INSTANCE:chipscope_ila_0 -
D:\LR\Xilinx_projects\ML605_System_fmc150_testbench13_ext_clock_BPM_ADC_DDC_DMA\
system.mhs line 531 - Copying (BBD-specified) netlist files.
IPNAME:fmc150_if_dma INSTANCE:fmc150_if_dma_0 -
D:\LR\Xilinx_projects\ML605_System_fmc150_testbench13_ext_clock_BPM_ADC_DDC_DMA\
system.mhs line 544 - Copying (BBD-specified) netlist files.
IPNAME:chipscope_ila INSTANCE:chipscope_ila_2 -
D:\LR\Xilinx_projects\ML605_System_fmc150_testbench13_ext_clock_BPM_ADC_DDC_DMA\
system.mhs line 630 - Copying (BBD-specified) netlist files.

Managing cache ...

Elaborating instances ...
IPNAME:bram_block INSTANCE:microblaze_0_bram_block -
D:\LR\Xilinx_projects\ML605_System_fmc150_testbench13_ext_clock_BPM_ADC_DDC_DMA\
system.mhs line 149 - elaborating IP
IPNAME:clock_generator INSTANCE:clock_generator_0 -
D:\LR\Xilinx_projects\ML605_System_fmc150_testbench13_ext_clock_BPM_ADC_DDC_DMA\
system.mhs line 197 - elaborating IP
ClkGen elaborate status: PASSED
----------------------------------------
IPNAME:chipscope_icon INSTANCE:chipscope_icon_0 -
D:\LR\Xilinx_projects\ML605_System_fmc150_testbench13_ext_clock_BPM_ADC_DDC_DMA\
system.mhs line 509 - elaborating IP
Created elaborate directory hdl/elaborate/chipscope_icon_0_v1_06_a/synhdl/vhdl/
Generating ChipScope core: chipscope_icon_0 ...
ChipScope Core Generator command: coregen.exe -b
D:/LR/Xilinx_projects/ML605_System_fmc150_testbench13_ext_clock_BPM_ADC_DDC_DMA/
implementation/chipscope_icon_0.xco
Release 13.4 - Xilinx CORE Generator O.87xd (nt)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.
All runtime messages will be recorded in
D:\LR\Xilinx_projects\ML605_System_fmc150_testbench13_ext_clock_BPM_ADC_DDC_DMA\
implementation\chipscope_icon_0_wrapper\coregen.log
Updating project device from '6vlx240t' to 'xc6vlx240t'.
Wrote CGP file for project 'coregen'.
Resolving generic values...
Finished resolving generic values.
Generating IP...
Configuring files for chipscope_icon_0 root...
Gathering HDL files for chipscope_icon_0 root...
Creating XST project for chipscope_icon_0...
Creating XST script file for chipscope_icon_0...
Creating XST instantiation file for chipscope_icon_0...
Running XST for chipscope_icon_0...
XST: HDL Parsing
XST: HDL Elaboration
XST: HDL Synthesis
XST: Advanced HDL Synthesis
XST: Low Level Synthesis
XST: Design Summary
Not generating VHDL wrapper
Not generating Verilog wrapper
Skipping VHDL instantiation template for chipscope_icon_0...
Skipping Verilog instantiation template for chipscope_icon_0...
Finished Generation.
Generating IP instantiation template...
Generating ASY schematic symbol...
Generating metadata file...
Generating ISE project...
XCO file found: chipscope_icon_0.xco
XMDF file found: chipscope_icon_0_xmdf.tcl
WARNING:EDK - : chipscope_icon_0.vhd does not exist, will not be added to ISE
   project.

WARNING:EDK - : chipscope_icon_0.vho does not exist, will not be added to ISE
   project.

Adding
D:/LR/Xilinx_projects/ML605_System_fmc150_testbench13_ext_clock_BPM_ADC_DDC_DMA/
implementation/chipscope_icon_0_wrapper/tmp/_cg/chipscope_icon_0.asy -view all
-origin_type imported
Adding
D:/LR/Xilinx_projects/ML605_System_fmc150_testbench13_ext_clock_BPM_ADC_DDC_DMA/
implementation/chipscope_icon_0_wrapper/tmp/_cg/chipscope_icon_0.ngc -view all
-origin_type created
Checking file
"D:/LR/Xilinx_projects/ML605_System_fmc150_testbench13_ext_clock_BPM_ADC_DDC_DMA
/implementation/chipscope_icon_0_wrapper/tmp/_cg/chipscope_icon_0.ngc" for
project device match ...
File
"D:/LR/Xilinx_projects/ML605_System_fmc150_testbench13_ext_clock_BPM_ADC_DDC_DMA
/implementation/chipscope_icon_0_wrapper/tmp/_cg/chipscope_icon_0.ngc" device
information matches project device.
INFO:TclTasksC:2116 - The automatic calculation of top has been turned-off.
   Please set the new top explicitly by running the "project set top" command.
   To re-calculate the new top automatically, set the "Auto Implementation Top"
   property to true.
Top level has been set to "/chipscope_icon_0"
Generating README file...
Generating FLIST file...
Moving files to output directory...
Finished moving files to output directory
Saved CGP file for project 'coregen'.
*************************************************************
IPNAME:chipscope_ila INSTANCE:chipscope_ila_1 -
D:\LR\Xilinx_projects\ML605_System_fmc150_testbench13_ext_clock_BPM_ADC_DDC_DMA\
system.mhs line 518 - elaborating IP
Created elaborate directory hdl/elaborate/chipscope_ila_1_v1_05_a/synhdl/vhdl/
Generating ChipScope core: chipscope_ila_1 ...
ChipScope Core Generator command: coregen.exe -b
D:/LR/Xilinx_projects/ML605_System_fmc150_testbench13_ext_clock_BPM_ADC_DDC_DMA/
implementation/chipscope_ila_1.xco
Release 13.4 - Xilinx CORE Generator O.87xd (nt)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.
All runtime messages will be recorded in
D:\LR\Xilinx_projects\ML605_System_fmc150_testbench13_ext_clock_BPM_ADC_DDC_DMA\
implementation\chipscope_ila_1_wrapper\coregen.log
Updating project device from '6vlx240t' to 'xc6vlx240t'.
Wrote CGP file for project 'coregen'.
Resolving generic values...
Finished resolving generic values.
Generating IP...
Configuring files for chipscope_ila_1 root...
Gathering HDL files for chipscope_ila_1 root...
Creating XST project for chipscope_ila_1...
Creating XST script file for chipscope_ila_1...
Creating XST instantiation file for chipscope_ila_1...
Running XST for chipscope_ila_1...
XST: HDL Parsing
XST: HDL Elaboration
XST: HDL Synthesis
XST: Advanced HDL Synthesis
XST: Low Level Synthesis
XST: Design Summary
Not generating VHDL wrapper
Not generating Verilog wrapper
Skipping VHDL instantiation template for chipscope_ila_1...
Skipping Verilog instantiation template for chipscope_ila_1...
Finished Generation.
Generating IP instantiation template...
Generating ASY schematic symbol...
Generating metadata file...
Generating ISE project...
XCO file found: chipscope_ila_1.xco
XMDF file found: chipscope_ila_1_xmdf.tcl
WARNING:EDK - : chipscope_ila_1.vhd does not exist, will not be added to ISE
   project.

WARNING:EDK - : chipscope_ila_1.vho does not exist, will not be added to ISE
   project.

Adding
D:/LR/Xilinx_projects/ML605_System_fmc150_testbench13_ext_clock_BPM_ADC_DDC_DMA/
implementation/chipscope_ila_1_wrapper/tmp/_cg/chipscope_ila_1.asy -view all
-origin_type imported
Adding
D:/LR/Xilinx_projects/ML605_System_fmc150_testbench13_ext_clock_BPM_ADC_DDC_DMA/
implementation/chipscope_ila_1_wrapper/tmp/_cg/chipscope_ila_1.ngc -view all
-origin_type created
Checking file
"D:/LR/Xilinx_projects/ML605_System_fmc150_testbench13_ext_clock_BPM_ADC_DDC_DMA
/implementation/chipscope_ila_1_wrapper/tmp/_cg/chipscope_ila_1.ngc" for project
device match ...
File
"D:/LR/Xilinx_projects/ML605_System_fmc150_testbench13_ext_clock_BPM_ADC_DDC_DMA
/implementation/chipscope_ila_1_wrapper/tmp/_cg/chipscope_ila_1.ngc" device
information matches project device.
INFO:TclTasksC:2116 - The automatic calculation of top has been turned-off.
   Please set the new top explicitly by running the "project set top" command.
   To re-calculate the new top automatically, set the "Auto Implementation Top"
   property to true.
Top level has been set to "/chipscope_ila_1"
Generating README file...
Generating FLIST file...
Moving files to output directory...
Finished moving files to output directory
Saved CGP file for project 'coregen'.
*************************************************************
IPNAME:chipscope_ila INSTANCE:chipscope_ila_0 -
D:\LR\Xilinx_projects\ML605_System_fmc150_testbench13_ext_clock_BPM_ADC_DDC_DMA\
system.mhs line 531 - elaborating IP
Created elaborate directory hdl/elaborate/chipscope_ila_0_v1_05_a/synhdl/vhdl/
Generating ChipScope core: chipscope_ila_0 ...
ChipScope Core Generator command: coregen.exe -b
D:/LR/Xilinx_projects/ML605_System_fmc150_testbench13_ext_clock_BPM_ADC_DDC_DMA/
implementation/chipscope_ila_0.xco
Release 13.4 - Xilinx CORE Generator O.87xd (nt)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.
All runtime messages will be recorded in
D:\LR\Xilinx_projects\ML605_System_fmc150_testbench13_ext_clock_BPM_ADC_DDC_DMA\
implementation\chipscope_ila_0_wrapper\coregen.log
Updating project device from '6vlx240t' to 'xc6vlx240t'.
Wrote CGP file for project 'coregen'.
Resolving generic values...
Finished resolving generic values.
Generating IP...
Configuring files for chipscope_ila_0 root...
Gathering HDL files for chipscope_ila_0 root...
Creating XST project for chipscope_ila_0...
Creating XST script file for chipscope_ila_0...
Creating XST instantiation file for chipscope_ila_0...
Running XST for chipscope_ila_0...
XST: HDL Parsing
XST: HDL Elaboration
XST: HDL Synthesis
XST: Advanced HDL Synthesis
XST: Low Level Synthesis
XST: Design Summary
Not generating VHDL wrapper
Not generating Verilog wrapper
Skipping VHDL instantiation template for chipscope_ila_0...
Skipping Verilog instantiation template for chipscope_ila_0...
Finished Generation.
Generating IP instantiation template...
Generating ASY schematic symbol...
Generating metadata file...
Generating ISE project...
XCO file found: chipscope_ila_0.xco
XMDF file found: chipscope_ila_0_xmdf.tcl
Adding
D:/LR/Xilinx_projects/ML605_System_fmc150_testbench13_ext_clock_BPM_ADC_DDC_DMA/
implementation/chipscope_ila_0_wrapper/tmp/_cg/chipscope_ila_0.asy -view all
-origin_type imported
Adding
D:/LR/Xilinx_projects/ML605_System_fmc150_testbench13_ext_clock_BPM_ADC_DDC_DMA/
implementation/chipscope_ila_0_wrapper/tmp/_cg/chipscope_ila_0.ngc -view all
-origin_type created
Checking file
"D:/LR/Xilinx_projects/ML605_System_fmc150_testbench13_ext_clock_BPM_ADC_DDC_DMA
/implementation/chipscope_ila_0_wrapper/tmp/_cg/chipscope_ila_0.ngc" for project
device match ...
File
"D:/LR/Xilinx_projects/ML605_System_fmc150_testbench13_ext_clock_BPM_ADC_DDC_DMA
/implementation/chipscope_ila_0_wrapper/tmp/_cg/chipscope_ila_0.ngc" device
information matches project device.
INFO:TclTasksC:2116 - The automatic calculation of top has been turned-off.
   Please set the new top explicitly by running the "project set top" command.
   To re-calculate the new top automatically, set the "Auto Implementation Top"
   property to true.
Top level has been set to "/chipscope_ila_0"
Generating README file...
Generating FLIST file...
Moving files to output directory...
Finished moving files to output directory
Saved CGP file for project 'coregen'.
*************************************************************
IPNAME:chipscope_ila INSTANCE:chipscope_ila_2 -
D:\LR\Xilinx_projects\ML605_System_fmc150_testbench13_ext_clock_BPM_ADC_DDC_DMA\
system.mhs line 630 - elaborating IP
Created elaborate directory hdl/elaborate/chipscope_ila_2_v1_05_a/synhdl/vhdl/
Generating ChipScope core: chipscope_ila_2 ...
ChipScope Core Generator command: coregen.exe -b
D:/LR/Xilinx_projects/ML605_System_fmc150_testbench13_ext_clock_BPM_ADC_DDC_DMA/
implementation/chipscope_ila_2.xco
Release 13.4 - Xilinx CORE Generator O.87xd (nt)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.
All runtime messages will be recorded in
D:\LR\Xilinx_projects\ML605_System_fmc150_testbench13_ext_clock_BPM_ADC_DDC_DMA\
implementation\chipscope_ila_2_wrapper\coregen.log
Updating project device from '6vlx240t' to 'xc6vlx240t'.
Wrote CGP file for project 'coregen'.
Resolving generic values...
Finished resolving generic values.
Generating IP...
Configuring files for chipscope_ila_2 root...
Gathering HDL files for chipscope_ila_2 root...
Creating XST project for chipscope_ila_2...
Creating XST script file for chipscope_ila_2...
Creating XST instantiation file for chipscope_ila_2...
Running XST for chipscope_ila_2...
XST: HDL Parsing
XST: HDL Elaboration
XST: HDL Synthesis
XST: Advanced HDL Synthesis
XST: Low Level Synthesis
XST: Design Summary
Not generating VHDL wrapper
Not generating Verilog wrapper
Skipping VHDL instantiation template for chipscope_ila_2...
Skipping Verilog instantiation template for chipscope_ila_2...
Finished Generation.
Generating IP instantiation template...
Generating ASY schematic symbol...
Generating metadata file...
Generating ISE project...
XCO file found: chipscope_ila_2.xco
XMDF file found: chipscope_ila_2_xmdf.tcl
WARNING:EDK - : chipscope_ila_2.vhd does not exist, will not be added to ISE
   project.

WARNING:EDK - : chipscope_ila_2.vho does not exist, will not be added to ISE
   project.

Adding
D:/LR/Xilinx_projects/ML605_System_fmc150_testbench13_ext_clock_BPM_ADC_DDC_DMA/
implementation/chipscope_ila_2_wrapper/tmp/_cg/chipscope_ila_2.asy -view all
-origin_type imported
Adding
D:/LR/Xilinx_projects/ML605_System_fmc150_testbench13_ext_clock_BPM_ADC_DDC_DMA/
implementation/chipscope_ila_2_wrapper/tmp/_cg/chipscope_ila_2.ngc -view all
-origin_type created
Checking file
"D:/LR/Xilinx_projects/ML605_System_fmc150_testbench13_ext_clock_BPM_ADC_DDC_DMA
/implementation/chipscope_ila_2_wrapper/tmp/_cg/chipscope_ila_2.ngc" for project
device match ...
File
"D:/LR/Xilinx_projects/ML605_System_fmc150_testbench13_ext_clock_BPM_ADC_DDC_DMA
/implementation/chipscope_ila_2_wrapper/tmp/_cg/chipscope_ila_2.ngc" device
information matches project device.
INFO:TclTasksC:2116 - The automatic calculation of top has been turned-off.
   Please set the new top explicitly by running the "project set top" command.
   To re-calculate the new top automatically, set the "Auto Implementation Top"
   property to true.
Top level has been set to "/chipscope_ila_2"
Generating README file...
Generating FLIST file...
Moving files to output directory...
Finished moving files to output directory
Saved CGP file for project 'coregen'.
*************************************************************

Writing HDL for elaborated instances ...

Inserting wrapper level ...
Completion time: 1.00 seconds

Constructing platform-level connectivity ...
WARNING:EDK:4059 - INSTANCE: ETHERNET, Overriding connection of PORT:
   AXI_STR_TXD_ARESETN, VALUE: AXI_STR_TXD_ARESETN - which is part of the
   connected BUSIF: S_AXI -
   D:\LR\Xilinx_projects\ML605_System_fmc150_testbench13_ext_clock_BPM_ADC_DDC_D
   MA\system.mhs line 383
WARNING:EDK:4059 - INSTANCE: ETHERNET, Overriding connection of PORT:
   AXI_STR_TXC_ARESETN, VALUE: AXI_STR_TXC_ARESETN - which is part of the
   connected BUSIF: S_AXI -
   D:\LR\Xilinx_projects\ML605_System_fmc150_testbench13_ext_clock_BPM_ADC_DDC_D
   MA\system.mhs line 383
WARNING:EDK:4059 - INSTANCE: ETHERNET, Overriding connection of PORT:
   AXI_STR_RXD_ARESETN, VALUE: AXI_STR_RXD_ARESETN - which is part of the
   connected BUSIF: S_AXI -
   D:\LR\Xilinx_projects\ML605_System_fmc150_testbench13_ext_clock_BPM_ADC_DDC_D
   MA\system.mhs line 383
WARNING:EDK:4059 - INSTANCE: ETHERNET, Overriding connection of PORT:
   AXI_STR_RXS_ARESETN, VALUE: AXI_STR_RXS_ARESETN - which is part of the
   connected BUSIF: S_AXI -
   D:\LR\Xilinx_projects\ML605_System_fmc150_testbench13_ext_clock_BPM_ADC_DDC_D
   MA\system.mhs line 383
Completion time: 1.00 seconds

Writing (top-level) BMM ...

Writing (top-level and wrappers) HDL ...

Generating synthesis project file ...

Running XST synthesis ...

INFO:EDK:4211 - The following instances are synthesized with XST. The MPD option
   IMP_NETLIST=TRUE indicates that a NGC file is to be produced using XST
   synthesis. IMP_NETLIST=FALSE (default) instances are not synthesized. 
INSTANCE:proc_sys_reset_0 -
D:\LR\Xilinx_projects\ML605_System_fmc150_testbench13_ext_clock_BPM_ADC_DDC_DMA\
system.mhs line 92 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.4/ISE_DS/EDK/virtex6/data/virtex6.acd> with local file
<C:/Xilinx/13.4/ISE_DS/ISE/virtex6/data/virtex6.acd>
INSTANCE:microblaze_0_intc -
D:\LR\Xilinx_projects\ML605_System_fmc150_testbench13_ext_clock_BPM_ADC_DDC_DMA\
system.mhs line 106 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.4/ISE_DS/EDK/virtex6/data/virtex6.acd> with local file
<C:/Xilinx/13.4/ISE_DS/ISE/virtex6/data/virtex6.acd>
INSTANCE:microblaze_0_ilmb -
D:\LR\Xilinx_projects\ML605_System_fmc150_testbench13_ext_clock_BPM_ADC_DDC_DMA\
system.mhs line 117 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.4/ISE_DS/EDK/virtex6/data/virtex6.acd> with local file
<C:/Xilinx/13.4/ISE_DS/ISE/virtex6/data/virtex6.acd>
INSTANCE:microblaze_0_i_bram_ctrl -
D:\LR\Xilinx_projects\ML605_System_fmc150_testbench13_ext_clock_BPM_ADC_DDC_DMA\
system.mhs line 124 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.4/ISE_DS/EDK/virtex6/data/virtex6.acd> with local file
<C:/Xilinx/13.4/ISE_DS/ISE/virtex6/data/virtex6.acd>
INSTANCE:microblaze_0_dlmb -
D:\LR\Xilinx_projects\ML605_System_fmc150_testbench13_ext_clock_BPM_ADC_DDC_DMA\
system.mhs line 133 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.4/ISE_DS/EDK/virtex6/data/virtex6.acd> with local file
<C:/Xilinx/13.4/ISE_DS/ISE/virtex6/data/virtex6.acd>
INSTANCE:microblaze_0_d_bram_ctrl -
D:\LR\Xilinx_projects\ML605_System_fmc150_testbench13_ext_clock_BPM_ADC_DDC_DMA\
system.mhs line 140 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.4/ISE_DS/EDK/virtex6/data/virtex6.acd> with local file
<C:/Xilinx/13.4/ISE_DS/ISE/virtex6/data/virtex6.acd>
INSTANCE:microblaze_0_bram_block -
D:\LR\Xilinx_projects\ML605_System_fmc150_testbench13_ext_clock_BPM_ADC_DDC_DMA\
system.mhs line 149 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.4/ISE_DS/EDK/virtex6/data/virtex6.acd> with local file
<C:/Xilinx/13.4/ISE_DS/ISE/virtex6/data/virtex6.acd>
INSTANCE:microblaze_0 -
D:\LR\Xilinx_projects\ML605_System_fmc150_testbench13_ext_clock_BPM_ADC_DDC_DMA\
system.mhs line 156 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.4/ISE_DS/EDK/virtex6/data/virtex6.acd> with local file
<C:/Xilinx/13.4/ISE_DS/ISE/virtex6/data/virtex6.acd>
INSTANCE:debug_module -
D:\LR\Xilinx_projects\ML605_System_fmc150_testbench13_ext_clock_BPM_ADC_DDC_DMA\
system.mhs line 184 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.4/ISE_DS/EDK/virtex6/data/virtex6.acd> with local file
<C:/Xilinx/13.4/ISE_DS/ISE/virtex6/data/virtex6.acd>
INSTANCE:clock_generator_0 -
D:\LR\Xilinx_projects\ML605_System_fmc150_testbench13_ext_clock_BPM_ADC_DDC_DMA\
system.mhs line 197 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.4/ISE_DS/EDK/virtex6/data/virtex6.acd> with local file
<C:/Xilinx/13.4/ISE_DS/ISE/virtex6/data/virtex6.acd>
INSTANCE:bpm_ddc_0 -
D:\LR\Xilinx_projects\ML605_System_fmc150_testbench13_ext_clock_BPM_ADC_DDC_DMA\
system.mhs line 248 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.4/ISE_DS/EDK/virtex6/data/virtex6.acd> with local file
<C:/Xilinx/13.4/ISE_DS/ISE/virtex6/data/virtex6.acd>
INSTANCE:axi_timer_0 -
D:\LR\Xilinx_projects\ML605_System_fmc150_testbench13_ext_clock_BPM_ADC_DDC_DMA\
system.mhs line 273 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.4/ISE_DS/EDK/virtex6/data/virtex6.acd> with local file
<C:/Xilinx/13.4/ISE_DS/ISE/virtex6/data/virtex6.acd>
INSTANCE:axi4lite_0 -
D:\LR\Xilinx_projects\ML605_System_fmc150_testbench13_ext_clock_BPM_ADC_DDC_DMA\
system.mhs line 285 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.4/ISE_DS/EDK/virtex6/data/virtex6.acd> with local file
<C:/Xilinx/13.4/ISE_DS/ISE/virtex6/data/virtex6.acd>
INSTANCE:axi4_0 -
D:\LR\Xilinx_projects\ML605_System_fmc150_testbench13_ext_clock_BPM_ADC_DDC_DMA\
system.mhs line 293 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.4/ISE_DS/EDK/virtex6/data/virtex6.acd> with local file
<C:/Xilinx/13.4/ISE_DS/ISE/virtex6/data/virtex6.acd>
INSTANCE:sysace_compactflash -
D:\LR\Xilinx_projects\ML605_System_fmc150_testbench13_ext_clock_BPM_ADC_DDC_DMA\
system.mhs line 300 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.4/ISE_DS/EDK/virtex6/data/virtex6.acd> with local file
<C:/Xilinx/13.4/ISE_DS/ISE/virtex6/data/virtex6.acd>
INSTANCE:rs232_uart_1 -
D:\LR\Xilinx_projects\ML605_System_fmc150_testbench13_ext_clock_BPM_ADC_DDC_DMA\
system.mhs line 318 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.4/ISE_DS/EDK/virtex6/data/virtex6.acd> with local file
<C:/Xilinx/13.4/ISE_DS/ISE/virtex6/data/virtex6.acd>
INSTANCE:leds_8bits -
D:\LR\Xilinx_projects\ML605_System_fmc150_testbench13_ext_clock_BPM_ADC_DDC_DMA\
system.mhs line 334 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.4/ISE_DS/EDK/virtex6/data/virtex6.acd> with local file
<C:/Xilinx/13.4/ISE_DS/ISE/virtex6/data/virtex6.acd>
INSTANCE:ethernet_dma -
D:\LR\Xilinx_projects\ML605_System_fmc150_testbench13_ext_clock_BPM_ADC_DDC_DMA\
system.mhs line 348 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.4/ISE_DS/EDK/virtex6/data/virtex6.acd> with local file
<C:/Xilinx/13.4/ISE_DS/ISE/virtex6/data/virtex6.acd>
INSTANCE:ethernet -
D:\LR\Xilinx_projects\ML605_System_fmc150_testbench13_ext_clock_BPM_ADC_DDC_DMA\
system.mhs line 383 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.4/ISE_DS/EDK/virtex6/data/virtex6.acd> with local file
<C:/Xilinx/13.4/ISE_DS/ISE/virtex6/data/virtex6.acd>
INSTANCE:ddr3_sdram -
D:\LR\Xilinx_projects\ML605_System_fmc150_testbench13_ext_clock_BPM_ADC_DDC_DMA\
system.mhs line 438 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.4/ISE_DS/EDK/virtex6/data/virtex6.acd> with local file
<C:/Xilinx/13.4/ISE_DS/ISE/virtex6/data/virtex6.acd>
INSTANCE:xbpm_ddc_dma -
D:\LR\Xilinx_projects\ML605_System_fmc150_testbench13_ext_clock_BPM_ADC_DDC_DMA\
system.mhs line 481 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.4/ISE_DS/EDK/virtex6/data/virtex6.acd> with local file
<C:/Xilinx/13.4/ISE_DS/ISE/virtex6/data/virtex6.acd>
INSTANCE:chipscope_icon_0 -
D:\LR\Xilinx_projects\ML605_System_fmc150_testbench13_ext_clock_BPM_ADC_DDC_DMA\
system.mhs line 509 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.4/ISE_DS/EDK/virtex6/data/virtex6.acd> with local file
<C:/Xilinx/13.4/ISE_DS/ISE/virtex6/data/virtex6.acd>
INSTANCE:chipscope_ila_1 -
D:\LR\Xilinx_projects\ML605_System_fmc150_testbench13_ext_clock_BPM_ADC_DDC_DMA\
system.mhs line 518 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.4/ISE_DS/EDK/virtex6/data/virtex6.acd> with local file
<C:/Xilinx/13.4/ISE_DS/ISE/virtex6/data/virtex6.acd>
INSTANCE:chipscope_ila_0 -
D:\LR\Xilinx_projects\ML605_System_fmc150_testbench13_ext_clock_BPM_ADC_DDC_DMA\
system.mhs line 531 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.4/ISE_DS/EDK/virtex6/data/virtex6.acd> with local file
<C:/Xilinx/13.4/ISE_DS/ISE/virtex6/data/virtex6.acd>
INSTANCE:fmc150_if_dma_0 -
D:\LR\Xilinx_projects\ML605_System_fmc150_testbench13_ext_clock_BPM_ADC_DDC_DMA\
system.mhs line 544 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.4/ISE_DS/EDK/virtex6/data/virtex6.acd> with local file
<C:/Xilinx/13.4/ISE_DS/ISE/virtex6/data/virtex6.acd>
INSTANCE:xbpm_adc_dma -
D:\LR\Xilinx_projects\ML605_System_fmc150_testbench13_ext_clock_BPM_ADC_DDC_DMA\
system.mhs line 604 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.4/ISE_DS/EDK/virtex6/data/virtex6.acd> with local file
<C:/Xilinx/13.4/ISE_DS/ISE/virtex6/data/virtex6.acd>
INSTANCE:chipscope_ila_2 -
D:\LR\Xilinx_projects\ML605_System_fmc150_testbench13_ext_clock_BPM_ADC_DDC_DMA\
system.mhs line 630 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.4/ISE_DS/EDK/virtex6/data/virtex6.acd> with local file
<C:/Xilinx/13.4/ISE_DS/ISE/virtex6/data/virtex6.acd>

Running NGCBUILD ...
IPNAME:microblaze_0_ilmb_wrapper INSTANCE:microblaze_0_ilmb -
D:\LR\Xilinx_projects\ML605_System_fmc150_testbench13_ext_clock_BPM_ADC_DDC_DMA\
system.mhs line 117 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.4/ISE_DS/EDK/virtex6/data/virtex6.acd> with local file
<C:/Xilinx/13.4/ISE_DS/ISE/virtex6/data/virtex6.acd>

Command Line: C:\Xilinx\13.4\ISE_DS\ISE\bin\nt\unwrapped\ngcbuild.exe -p
xc6vlx240tff1156-1 -intstyle silent -i -sd .. microblaze_0_ilmb_wrapper.ngc
../microblaze_0_ilmb_wrapper

Reading NGO file
"D:/LR/Xilinx_projects/ML605_System_fmc150_testbench13_ext_clock_BPM_ADC_DDC_DMA
/implementation/microblaze_0_ilmb_wrapper/microblaze_0_ilmb_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../microblaze_0_ilmb_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  4 sec
Total CPU time to NGCBUILD completion:   3 sec

Writing NGCBUILD log file "../microblaze_0_ilmb_wrapper.blc"...

NGCBUILD done.
IPNAME:microblaze_0_dlmb_wrapper INSTANCE:microblaze_0_dlmb -
D:\LR\Xilinx_projects\ML605_System_fmc150_testbench13_ext_clock_BPM_ADC_DDC_DMA\
system.mhs line 133 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.4/ISE_DS/EDK/virtex6/data/virtex6.acd> with local file
<C:/Xilinx/13.4/ISE_DS/ISE/virtex6/data/virtex6.acd>

Command Line: C:\Xilinx\13.4\ISE_DS\ISE\bin\nt\unwrapped\ngcbuild.exe -p
xc6vlx240tff1156-1 -intstyle silent -i -sd .. microblaze_0_dlmb_wrapper.ngc
../microblaze_0_dlmb_wrapper

Reading NGO file
"D:/LR/Xilinx_projects/ML605_System_fmc150_testbench13_ext_clock_BPM_ADC_DDC_DMA
/implementation/microblaze_0_dlmb_wrapper/microblaze_0_dlmb_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../microblaze_0_dlmb_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  3 sec
Total CPU time to NGCBUILD completion:   3 sec

Writing NGCBUILD log file "../microblaze_0_dlmb_wrapper.blc"...

NGCBUILD done.
IPNAME:microblaze_0_wrapper INSTANCE:microblaze_0 -
D:\LR\Xilinx_projects\ML605_System_fmc150_testbench13_ext_clock_BPM_ADC_DDC_DMA\
system.mhs line 156 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.4/ISE_DS/EDK/virtex6/data/virtex6.acd> with local file
<C:/Xilinx/13.4/ISE_DS/ISE/virtex6/data/virtex6.acd>

Command Line: C:\Xilinx\13.4\ISE_DS\ISE\bin\nt\unwrapped\ngcbuild.exe -p
xc6vlx240tff1156-1 -intstyle silent -i -sd .. microblaze_0_wrapper.ngc
../microblaze_0_wrapper

Reading NGO file
"D:/LR/Xilinx_projects/ML605_System_fmc150_testbench13_ext_clock_BPM_ADC_DDC_DMA
/implementation/microblaze_0_wrapper/microblaze_0_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../microblaze_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  4 sec
Total CPU time to NGCBUILD completion:   4 sec

Writing NGCBUILD log file "../microblaze_0_wrapper.blc"...

NGCBUILD done.
IPNAME:clock_generator_0_wrapper INSTANCE:clock_generator_0 -
D:\LR\Xilinx_projects\ML605_System_fmc150_testbench13_ext_clock_BPM_ADC_DDC_DMA\
system.mhs line 197 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.4/ISE_DS/EDK/virtex6/data/virtex6.acd> with local file
<C:/Xilinx/13.4/ISE_DS/ISE/virtex6/data/virtex6.acd>

Command Line: C:\Xilinx\13.4\ISE_DS\ISE\bin\nt\unwrapped\ngcbuild.exe -p
xc6vlx240tff1156-1 -intstyle silent -i -sd .. clock_generator_0_wrapper.ngc
../clock_generator_0_wrapper

Reading NGO file
"D:/LR/Xilinx_projects/ML605_System_fmc150_testbench13_ext_clock_BPM_ADC_DDC_DMA
/implementation/clock_generator_0_wrapper/clock_generator_0_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../clock_generator_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  3 sec
Total CPU time to NGCBUILD completion:   3 sec

Writing NGCBUILD log file "../clock_generator_0_wrapper.blc"...

NGCBUILD done.
IPNAME:bpm_ddc_0_wrapper INSTANCE:bpm_ddc_0 -
D:\LR\Xilinx_projects\ML605_System_fmc150_testbench13_ext_clock_BPM_ADC_DDC_DMA\
system.mhs line 248 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.4/ISE_DS/EDK/virtex6/data/virtex6.acd> with local file
<C:/Xilinx/13.4/ISE_DS/ISE/virtex6/data/virtex6.acd>

Command Line: C:\Xilinx\13.4\ISE_DS\ISE\bin\nt\unwrapped\ngcbuild.exe -p
xc6vlx240tff1156-1 -intstyle silent -i -sd .. bpm_ddc_0_wrapper.ngc
../bpm_ddc_0_wrapper

Reading NGO file
"D:/LR/Xilinx_projects/ML605_System_fmc150_testbench13_ext_clock_BPM_ADC_DDC_DMA
/implementation/bpm_ddc_0_wrapper/bpm_ddc_0_wrapper.ngc" ...
Loading design module
"D:\LR\Xilinx_projects\ML605_System_fmc150_testbench13_ext_clock_BPM_ADC_DDC_DMA
\implementation\bpm_ddc_0_wrapper/cordic.ngc"...
Loading design module
"D:\LR\Xilinx_projects\ML605_System_fmc150_testbench13_ext_clock_BPM_ADC_DDC_DMA
\implementation\bpm_ddc_0_wrapper/cic_decimator.ngc"...
Loading design module
"D:\LR\Xilinx_projects\ML605_System_fmc150_testbench13_ext_clock_BPM_ADC_DDC_DMA
\implementation\bpm_ddc_0_wrapper/dds.ngc"...
Loading design module
"D:\LR\Xilinx_projects\ML605_System_fmc150_testbench13_ext_clock_BPM_ADC_DDC_DMA
\implementation\bpm_ddc_0_wrapper/mixer.ngc"...
Loading design module
"D:\LR\Xilinx_projects\ML605_System_fmc150_testbench13_ext_clock_BPM_ADC_DDC_DMA
\implementation\bpm_ddc_0_wrapper/fixed_point_divider.ngc"...
Loading design module
"D:\LR\Xilinx_projects\ML605_System_fmc150_testbench13_ext_clock_BPM_ADC_DDC_DMA
\implementation\bpm_ddc_0_wrapper/fifo.ngc"...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../bpm_ddc_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  6 sec
Total CPU time to NGCBUILD completion:   6 sec

Writing NGCBUILD log file "../bpm_ddc_0_wrapper.blc"...

NGCBUILD done.
IPNAME:axi4lite_0_wrapper INSTANCE:axi4lite_0 -
D:\LR\Xilinx_projects\ML605_System_fmc150_testbench13_ext_clock_BPM_ADC_DDC_DMA\
system.mhs line 285 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.4/ISE_DS/EDK/virtex6/data/virtex6.acd> with local file
<C:/Xilinx/13.4/ISE_DS/ISE/virtex6/data/virtex6.acd>

Command Line: C:\Xilinx\13.4\ISE_DS\ISE\bin\nt\unwrapped\ngcbuild.exe -p
xc6vlx240tff1156-1 -intstyle silent -i -sd .. axi4lite_0_wrapper.ngc
../axi4lite_0_wrapper

Reading NGO file
"D:/LR/Xilinx_projects/ML605_System_fmc150_testbench13_ext_clock_BPM_ADC_DDC_DMA
/implementation/axi4lite_0_wrapper/axi4lite_0_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../axi4lite_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  4 sec
Total CPU time to NGCBUILD completion:   3 sec

Writing NGCBUILD log file "../axi4lite_0_wrapper.blc"...

NGCBUILD done.
IPNAME:axi4_0_wrapper INSTANCE:axi4_0 -
D:\LR\Xilinx_projects\ML605_System_fmc150_testbench13_ext_clock_BPM_ADC_DDC_DMA\
system.mhs line 293 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.4/ISE_DS/EDK/virtex6/data/virtex6.acd> with local file
<C:/Xilinx/13.4/ISE_DS/ISE/virtex6/data/virtex6.acd>

Command Line: C:\Xilinx\13.4\ISE_DS\ISE\bin\nt\unwrapped\ngcbuild.exe -p
xc6vlx240tff1156-1 -intstyle silent -i -sd .. axi4_0_wrapper.ngc
../axi4_0_wrapper

Reading NGO file
"D:/LR/Xilinx_projects/ML605_System_fmc150_testbench13_ext_clock_BPM_ADC_DDC_DMA
/implementation/axi4_0_wrapper/axi4_0_wrapper.ngc" ...
Loading design module "../axi4_0_wrapper_fifo_generator_v8_4_1.ngc"...
Loading design module "../axi4_0_wrapper_fifo_generator_v8_4_2.ngc"...
Loading design module "../axi4_0_wrapper_fifo_generator_v8_4_3.ngc"...
Loading design module "../axi4_0_wrapper_fifo_generator_v8_4_4.ngc"...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../axi4_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  4 sec
Total CPU time to NGCBUILD completion:   4 sec

Writing NGCBUILD log file "../axi4_0_wrapper.blc"...

NGCBUILD done.
IPNAME:ethernet_dma_wrapper INSTANCE:ethernet_dma -
D:\LR\Xilinx_projects\ML605_System_fmc150_testbench13_ext_clock_BPM_ADC_DDC_DMA\
system.mhs line 348 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.4/ISE_DS/EDK/virtex6/data/virtex6.acd> with local file
<C:/Xilinx/13.4/ISE_DS/ISE/virtex6/data/virtex6.acd>

Command Line: C:\Xilinx\13.4\ISE_DS\ISE\bin\nt\unwrapped\ngcbuild.exe -p
xc6vlx240tff1156-1 -intstyle silent -i -sd .. ethernet_dma_wrapper.ngc
../ethernet_dma_wrapper

Reading NGO file
"D:/LR/Xilinx_projects/ML605_System_fmc150_testbench13_ext_clock_BPM_ADC_DDC_DMA
/implementation/ethernet_dma_wrapper/ethernet_dma_wrapper.ngc" ...
Loading design module "../ethernet_dma_wrapper_fifo_generator_v8_3_3.ngc"...
Loading design module "../ethernet_dma_wrapper_fifo_generator_v8_3_4.ngc"...
Loading design module "../ethernet_dma_wrapper_fifo_generator_v8_3_5.ngc"...
Loading design module "../ethernet_dma_wrapper_fifo_generator_v8_3_1.ngc"...
Loading design module "../ethernet_dma_wrapper_fifo_generator_v8_3_2.ngc"...
Loading design module "../ethernet_dma_wrapper_fifo_generator_v8_3_8.ngc"...
Loading design module "../ethernet_dma_wrapper_fifo_generator_v8_3_9.ngc"...
Loading design module "../ethernet_dma_wrapper_fifo_generator_v8_3_7.ngc"...
Loading design module "../ethernet_dma_wrapper_fifo_generator_v8_3_6.ngc"...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../ethernet_dma_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  5 sec
Total CPU time to NGCBUILD completion:   4 sec

Writing NGCBUILD log file "../ethernet_dma_wrapper.blc"...

NGCBUILD done.
IPNAME:ethernet_wrapper INSTANCE:ethernet -
D:\LR\Xilinx_projects\ML605_System_fmc150_testbench13_ext_clock_BPM_ADC_DDC_DMA\
system.mhs line 383 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.4/ISE_DS/EDK/virtex6/data/virtex6.acd> with local file
<C:/Xilinx/13.4/ISE_DS/ISE/virtex6/data/virtex6.acd>

Command Line: C:\Xilinx\13.4\ISE_DS\ISE\bin\nt\unwrapped\ngcbuild.exe -p
xc6vlx240tff1156-1 -intstyle silent -i -sd .. ethernet_wrapper.ngc
../ethernet_wrapper

Reading NGO file
"D:/LR/Xilinx_projects/ML605_System_fmc150_testbench13_ext_clock_BPM_ADC_DDC_DMA
/implementation/ethernet_wrapper/ethernet_wrapper.ngc" ...
Loading design module "../ethernet_wrapper_blk_mem_gen_v6_2_3.ngc"...
Loading design module "../ethernet_wrapper_blk_mem_gen_v6_2_4.ngc"...
Loading design module "../ethernet_wrapper_blk_mem_gen_v6_2_1.ngc"...
Loading design module "../ethernet_wrapper_blk_mem_gen_v6_2_2.ngc"...
Loading design module "../ethernet_wrapper_fifo_generator_v8_2.ngc"...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../ethernet_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  4 sec
Total CPU time to NGCBUILD completion:   4 sec

Writing NGCBUILD log file "../ethernet_wrapper.blc"...

NGCBUILD done.
IPNAME:ddr3_sdram_wrapper INSTANCE:ddr3_sdram -
D:\LR\Xilinx_projects\ML605_System_fmc150_testbench13_ext_clock_BPM_ADC_DDC_DMA\
system.mhs line 438 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.4/ISE_DS/EDK/virtex6/data/virtex6.acd> with local file
<C:/Xilinx/13.4/ISE_DS/ISE/virtex6/data/virtex6.acd>

Command Line: C:\Xilinx\13.4\ISE_DS\ISE\bin\nt\unwrapped\ngcbuild.exe -p
xc6vlx240tff1156-1 -intstyle silent -i -sd .. ddr3_sdram_wrapper.ngc
../ddr3_sdram_wrapper

Reading NGO file
"D:/LR/Xilinx_projects/ML605_System_fmc150_testbench13_ext_clock_BPM_ADC_DDC_DMA
/implementation/ddr3_sdram_wrapper/ddr3_sdram_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../ddr3_sdram_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  4 sec
Total CPU time to NGCBUILD completion:   4 sec

Writing NGCBUILD log file "../ddr3_sdram_wrapper.blc"...

NGCBUILD done.
IPNAME:xbpm_ddc_dma_wrapper INSTANCE:xbpm_ddc_dma -
D:\LR\Xilinx_projects\ML605_System_fmc150_testbench13_ext_clock_BPM_ADC_DDC_DMA\
system.mhs line 481 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.4/ISE_DS/EDK/virtex6/data/virtex6.acd> with local file
<C:/Xilinx/13.4/ISE_DS/ISE/virtex6/data/virtex6.acd>

Command Line: C:\Xilinx\13.4\ISE_DS\ISE\bin\nt\unwrapped\ngcbuild.exe -p
xc6vlx240tff1156-1 -intstyle silent -i -sd .. xbpm_ddc_dma_wrapper.ngc
../xbpm_ddc_dma_wrapper

Reading NGO file
"D:/LR/Xilinx_projects/ML605_System_fmc150_testbench13_ext_clock_BPM_ADC_DDC_DMA
/implementation/xbpm_ddc_dma_wrapper/xbpm_ddc_dma_wrapper.ngc" ...
Loading design module "../xbpm_ddc_dma_wrapper_fifo_generator_v8_3_1.ngc"...
Loading design module "../xbpm_ddc_dma_wrapper_fifo_generator_v8_3_2.ngc"...
Loading design module "../xbpm_ddc_dma_wrapper_fifo_generator_v8_3_3.ngc"...
Loading design module "../xbpm_ddc_dma_wrapper_fifo_generator_v8_3_4.ngc"...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../xbpm_ddc_dma_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  4 sec
Total CPU time to NGCBUILD completion:   4 sec

Writing NGCBUILD log file "../xbpm_ddc_dma_wrapper.blc"...

NGCBUILD done.
IPNAME:chipscope_icon_0_wrapper INSTANCE:chipscope_icon_0 -
D:\LR\Xilinx_projects\ML605_System_fmc150_testbench13_ext_clock_BPM_ADC_DDC_DMA\
system.mhs line 509 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.4/ISE_DS/EDK/virtex6/data/virtex6.acd> with local file
<C:/Xilinx/13.4/ISE_DS/ISE/virtex6/data/virtex6.acd>

Command Line: C:\Xilinx\13.4\ISE_DS\ISE\bin\nt\unwrapped\ngcbuild.exe -p
xc6vlx240tff1156-1 -intstyle silent -i -sd .. chipscope_icon_0_wrapper.ngc
../chipscope_icon_0_wrapper

Reading NGO file
"D:/LR/Xilinx_projects/ML605_System_fmc150_testbench13_ext_clock_BPM_ADC_DDC_DMA
/implementation/chipscope_icon_0_wrapper/chipscope_icon_0_wrapper.ngc" ...
Loading design module
"D:\LR\Xilinx_projects\ML605_System_fmc150_testbench13_ext_clock_BPM_ADC_DDC_DMA
\implementation\chipscope_icon_0_wrapper/chipscope_icon_0.ngc"...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../chipscope_icon_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  3 sec
Total CPU time to NGCBUILD completion:   3 sec

Writing NGCBUILD log file "../chipscope_icon_0_wrapper.blc"...

NGCBUILD done.
IPNAME:chipscope_ila_1_wrapper INSTANCE:chipscope_ila_1 -
D:\LR\Xilinx_projects\ML605_System_fmc150_testbench13_ext_clock_BPM_ADC_DDC_DMA\
system.mhs line 518 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.4/ISE_DS/EDK/virtex6/data/virtex6.acd> with local file
<C:/Xilinx/13.4/ISE_DS/ISE/virtex6/data/virtex6.acd>

Command Line: C:\Xilinx\13.4\ISE_DS\ISE\bin\nt\unwrapped\ngcbuild.exe -p
xc6vlx240tff1156-1 -intstyle silent -i -sd .. chipscope_ila_1_wrapper.ngc
../chipscope_ila_1_wrapper

Reading NGO file
"D:/LR/Xilinx_projects/ML605_System_fmc150_testbench13_ext_clock_BPM_ADC_DDC_DMA
/implementation/chipscope_ila_1_wrapper/chipscope_ila_1_wrapper.ngc" ...
Loading design module
"D:\LR\Xilinx_projects\ML605_System_fmc150_testbench13_ext_clock_BPM_ADC_DDC_DMA
\implementation\chipscope_ila_1_wrapper/chipscope_ila_1.ngc"...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../chipscope_ila_1_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  4 sec
Total CPU time to NGCBUILD completion:   4 sec

Writing NGCBUILD log file "../chipscope_ila_1_wrapper.blc"...

NGCBUILD done.
IPNAME:chipscope_ila_0_wrapper INSTANCE:chipscope_ila_0 -
D:\LR\Xilinx_projects\ML605_System_fmc150_testbench13_ext_clock_BPM_ADC_DDC_DMA\
system.mhs line 531 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.4/ISE_DS/EDK/virtex6/data/virtex6.acd> with local file
<C:/Xilinx/13.4/ISE_DS/ISE/virtex6/data/virtex6.acd>

Command Line: C:\Xilinx\13.4\ISE_DS\ISE\bin\nt\unwrapped\ngcbuild.exe -p
xc6vlx240tff1156-1 -intstyle silent -i -sd .. chipscope_ila_0_wrapper.ngc
../chipscope_ila_0_wrapper

Reading NGO file
"D:/LR/Xilinx_projects/ML605_System_fmc150_testbench13_ext_clock_BPM_ADC_DDC_DMA
/implementation/chipscope_ila_0_wrapper/chipscope_ila_0_wrapper.ngc" ...
Loading design module
"D:\LR\Xilinx_projects\ML605_System_fmc150_testbench13_ext_clock_BPM_ADC_DDC_DMA
\implementation\chipscope_ila_0_wrapper/chipscope_ila_0.ngc"...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../chipscope_ila_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  5 sec
Total CPU time to NGCBUILD completion:   4 sec

Writing NGCBUILD log file "../chipscope_ila_0_wrapper.blc"...

NGCBUILD done.
IPNAME:fmc150_if_dma_0_wrapper INSTANCE:fmc150_if_dma_0 -
D:\LR\Xilinx_projects\ML605_System_fmc150_testbench13_ext_clock_BPM_ADC_DDC_DMA\
system.mhs line 544 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.4/ISE_DS/EDK/virtex6/data/virtex6.acd> with local file
<C:/Xilinx/13.4/ISE_DS/ISE/virtex6/data/virtex6.acd>

Command Line: C:\Xilinx\13.4\ISE_DS\ISE\bin\nt\unwrapped\ngcbuild.exe -p
xc6vlx240tff1156-1 -intstyle silent -i -sd .. fmc150_if_dma_0_wrapper.ngc
../fmc150_if_dma_0_wrapper

Reading NGO file
"D:/LR/Xilinx_projects/ML605_System_fmc150_testbench13_ext_clock_BPM_ADC_DDC_DMA
/implementation/fmc150_if_dma_0_wrapper/fmc150_if_dma_0_wrapper.ngc" ...
Loading design module
"D:\LR\Xilinx_projects\ML605_System_fmc150_testbench13_ext_clock_BPM_ADC_DDC_DMA
\implementation\fmc150_if_dma_0_wrapper/cdce72010_init_mem_ext.ngc"...
Loading design module
"D:\LR\Xilinx_projects\ML605_System_fmc150_testbench13_ext_clock_BPM_ADC_DDC_DMA
\implementation\fmc150_if_dma_0_wrapper/cdce72010_init_mem_int.ngc"...
Loading design module
"D:\LR\Xilinx_projects\ML605_System_fmc150_testbench13_ext_clock_BPM_ADC_DDC_DMA
\implementation\fmc150_if_dma_0_wrapper/ads62p49_init_mem.ngc"...
Loading design module
"D:\LR\Xilinx_projects\ML605_System_fmc150_testbench13_ext_clock_BPM_ADC_DDC_DMA
\implementation\fmc150_if_dma_0_wrapper/dac3283_init_mem.ngc"...
Loading design module
"D:\LR\Xilinx_projects\ML605_System_fmc150_testbench13_ext_clock_BPM_ADC_DDC_DMA
\implementation\fmc150_if_dma_0_wrapper/amc7823_init_mem.ngc"...
Loading design module
"D:\LR\Xilinx_projects\ML605_System_fmc150_testbench13_ext_clock_BPM_ADC_DDC_DMA
\implementation\fmc150_if_dma_0_wrapper/fifo.ngc"...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../fmc150_if_dma_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  4 sec
Total CPU time to NGCBUILD completion:   4 sec

Writing NGCBUILD log file "../fmc150_if_dma_0_wrapper.blc"...

NGCBUILD done.
IPNAME:xbpm_adc_dma_wrapper INSTANCE:xbpm_adc_dma -
D:\LR\Xilinx_projects\ML605_System_fmc150_testbench13_ext_clock_BPM_ADC_DDC_DMA\
system.mhs line 604 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.4/ISE_DS/EDK/virtex6/data/virtex6.acd> with local file
<C:/Xilinx/13.4/ISE_DS/ISE/virtex6/data/virtex6.acd>

Command Line: C:\Xilinx\13.4\ISE_DS\ISE\bin\nt\unwrapped\ngcbuild.exe -p
xc6vlx240tff1156-1 -intstyle silent -i -sd .. xbpm_adc_dma_wrapper.ngc
../xbpm_adc_dma_wrapper

Reading NGO file
"D:/LR/Xilinx_projects/ML605_System_fmc150_testbench13_ext_clock_BPM_ADC_DDC_DMA
/implementation/xbpm_adc_dma_wrapper/xbpm_adc_dma_wrapper.ngc" ...
Loading design module "../xbpm_adc_dma_wrapper_fifo_generator_v8_3_1.ngc"...
Loading design module "../xbpm_adc_dma_wrapper_fifo_generator_v8_3_2.ngc"...
Loading design module "../xbpm_adc_dma_wrapper_fifo_generator_v8_3_3.ngc"...
Loading design module "../xbpm_adc_dma_wrapper_fifo_generator_v8_3_4.ngc"...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../xbpm_adc_dma_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  4 sec
Total CPU time to NGCBUILD completion:   4 sec

Writing NGCBUILD log file "../xbpm_adc_dma_wrapper.blc"...

NGCBUILD done.
IPNAME:chipscope_ila_2_wrapper INSTANCE:chipscope_ila_2 -
D:\LR\Xilinx_projects\ML605_System_fmc150_testbench13_ext_clock_BPM_ADC_DDC_DMA\
system.mhs line 630 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.4/ISE_DS/EDK/virtex6/data/virtex6.acd> with local file
<C:/Xilinx/13.4/ISE_DS/ISE/virtex6/data/virtex6.acd>

Command Line: C:\Xilinx\13.4\ISE_DS\ISE\bin\nt\unwrapped\ngcbuild.exe -p
xc6vlx240tff1156-1 -intstyle silent -i -sd .. chipscope_ila_2_wrapper.ngc
../chipscope_ila_2_wrapper

Reading NGO file
"D:/LR/Xilinx_projects/ML605_System_fmc150_testbench13_ext_clock_BPM_ADC_DDC_DMA
/implementation/chipscope_ila_2_wrapper/chipscope_ila_2_wrapper.ngc" ...
Loading design module
"D:\LR\Xilinx_projects\ML605_System_fmc150_testbench13_ext_clock_BPM_ADC_DDC_DMA
\implementation\chipscope_ila_2_wrapper/chipscope_ila_2.ngc"...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../chipscope_ila_2_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  4 sec
Total CPU time to NGCBUILD completion:   4 sec

Writing NGCBUILD log file "../chipscope_ila_2_wrapper.blc"...

NGCBUILD done.
INFO:EDK:3509 - NCF files should not be modified as they will be regenerated.
   If any constraint needs to be overridden, this should be done by modifying
   the data/system.ucf file.

Rebuilding cache ...

Total run time: 4215.00 seconds
"Running synthesis..."
cd synthesis & synthesis.cmd
"xst -ifn "system_xst.scr" -intstyle silent"
"Running XST synthesis ..."
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.4/ISE_DS/EDK/virtex6/data/virtex6.acd> with local file
<C:/Xilinx/13.4/ISE_DS/ISE/virtex6/data/virtex6.acd>
"XST completed"
"*********************************************"
"Running Xilinx Implementation tools.."
"*********************************************"
xflow -wd implementation -p xc6vlx240tff1156-1 -implement xflow.opt system.ngc
Release 13.4 - Xflow O.87xd (nt)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.
xflow.exe -wd implementation -p xc6vlx240tff1156-1 -implement xflow.opt
system.ngc  
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.4/ISE_DS/EDK/virtex6/data/virtex6.acd> with local file
<C:/Xilinx/13.4/ISE_DS/ISE/virtex6/data/virtex6.acd>
.... Copying flowfile C:/Xilinx/13.4/ISE_DS/ISE/xilinx/data/fpga.flw into
working directory
D:/LR/Xilinx_projects/ML605_System_fmc150_testbench13_ext_clock_BPM_ADC_DDC_DMA/
implementation 

Using Flow File:
D:/LR/Xilinx_projects/ML605_System_fmc150_testbench13_ext_clock_BPM_ADC_DDC_DMA/
implementation/fpga.flw 
Using Option File(s): 
 D:/LR/Xilinx_projects/ML605_System_fmc150_testbench13_ext_clock_BPM_ADC_DDC_DMA
/implementation/xflow.opt 

Creating Script File ... 

#----------------------------------------------#
# Starting program ngdbuild
# ngdbuild -p xc6vlx240tff1156-1 -nt timestamp -bm system.bmm
"D:/LR/Xilinx_projects/ML605_System_fmc150_testbench13_ext_clock_BPM_ADC_DDC_DMA
/implementation/system.ngc" -uc system.ucf system.ngd 
#----------------------------------------------#
Release 13.4 - ngdbuild O.87xd (nt)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.4/ISE_DS/EDK/virtex6/data/virtex6.acd> with local file
<C:/Xilinx/13.4/ISE_DS/ISE/virtex6/data/virtex6.acd>

Command Line: C:\Xilinx\13.4\ISE_DS\ISE\bin\nt\unwrapped\ngdbuild.exe -p
xc6vlx240tff1156-1 -nt timestamp -bm system.bmm
D:/LR/Xilinx_projects/ML605_System_fmc150_testbench13_ext_clock_BPM_ADC_DDC_DMA/
implementation/system.ngc -uc system.ucf system.ngd

Reading NGO file
"D:/LR/Xilinx_projects/ML605_System_fmc150_testbench13_ext_clock_BPM_ADC_DDC_DMA
/implementation/system.ngc" ...
Loading design module
"D:/LR/Xilinx_projects/ML605_System_fmc150_testbench13_ext_clock_BPM_ADC_DDC_DMA
/implementation/ethernet_wrapper.ngc"...
Loading design module
"D:/LR/Xilinx_projects/ML605_System_fmc150_testbench13_ext_clock_BPM_ADC_DDC_DMA
/implementation/fmc150_if_dma_0_wrapper.ngc"...
Loading design module
"D:/LR/Xilinx_projects/ML605_System_fmc150_testbench13_ext_clock_BPM_ADC_DDC_DMA
/implementation/sysace_compactflash_wrapper.ngc"...
Loading design module
"D:/LR/Xilinx_projects/ML605_System_fmc150_testbench13_ext_clock_BPM_ADC_DDC_DMA
/implementation/rs232_uart_1_wrapper.ngc"...
Loading design module
"D:/LR/Xilinx_projects/ML605_System_fmc150_testbench13_ext_clock_BPM_ADC_DDC_DMA
/implementation/proc_sys_reset_0_wrapper.ngc"...
Loading design module
"D:/LR/Xilinx_projects/ML605_System_fmc150_testbench13_ext_clock_BPM_ADC_DDC_DMA
/implementation/clock_generator_0_wrapper.ngc"...
Loading design module
"D:/LR/Xilinx_projects/ML605_System_fmc150_testbench13_ext_clock_BPM_ADC_DDC_DMA
/implementation/ethernet_dma_wrapper.ngc"...
Loading design module
"D:/LR/Xilinx_projects/ML605_System_fmc150_testbench13_ext_clock_BPM_ADC_DDC_DMA
/implementation/xbpm_adc_dma_wrapper.ngc"...
Loading design module
"D:/LR/Xilinx_projects/ML605_System_fmc150_testbench13_ext_clock_BPM_ADC_DDC_DMA
/implementation/bpm_ddc_0_wrapper.ngc"...
Loading design module
"D:/LR/Xilinx_projects/ML605_System_fmc150_testbench13_ext_clock_BPM_ADC_DDC_DMA
/implementation/chipscope_ila_2_wrapper.ngc"...
Loading design module
"D:/LR/Xilinx_projects/ML605_System_fmc150_testbench13_ext_clock_BPM_ADC_DDC_DMA
/implementation/microblaze_0_ilmb_wrapper.ngc"...
Loading design module
"D:/LR/Xilinx_projects/ML605_System_fmc150_testbench13_ext_clock_BPM_ADC_DDC_DMA
/implementation/microblaze_0_dlmb_wrapper.ngc"...
Loading design module
"D:/LR/Xilinx_projects/ML605_System_fmc150_testbench13_ext_clock_BPM_ADC_DDC_DMA
/implementation/axi4lite_0_wrapper.ngc"...
Loading design module
"D:/LR/Xilinx_projects/ML605_System_fmc150_testbench13_ext_clock_BPM_ADC_DDC_DMA
/implementation/axi4_0_wrapper.ngc"...
Loading design module
"D:/LR/Xilinx_projects/ML605_System_fmc150_testbench13_ext_clock_BPM_ADC_DDC_DMA
/implementation/microblaze_0_wrapper.ngc"...
Loading design module
"D:/LR/Xilinx_projects/ML605_System_fmc150_testbench13_ext_clock_BPM_ADC_DDC_DMA
/implementation/ddr3_sdram_wrapper.ngc"...
Loading design module
"D:/LR/Xilinx_projects/ML605_System_fmc150_testbench13_ext_clock_BPM_ADC_DDC_DMA
/implementation/microblaze_0_intc_wrapper.ngc"...
Loading design module
"D:/LR/Xilinx_projects/ML605_System_fmc150_testbench13_ext_clock_BPM_ADC_DDC_DMA
/implementation/xbpm_ddc_dma_wrapper.ngc"...
Loading design module
"D:/LR/Xilinx_projects/ML605_System_fmc150_testbench13_ext_clock_BPM_ADC_DDC_DMA
/implementation/chipscope_ila_0_wrapper.ngc"...
Loading design module
"D:/LR/Xilinx_projects/ML605_System_fmc150_testbench13_ext_clock_BPM_ADC_DDC_DMA
/implementation/chipscope_ila_1_wrapper.ngc"...
Loading design module
"D:/LR/Xilinx_projects/ML605_System_fmc150_testbench13_ext_clock_BPM_ADC_DDC_DMA
/implementation/microblaze_0_i_bram_ctrl_wrapper.ngc"...
Loading design module
"D:/LR/Xilinx_projects/ML605_System_fmc150_testbench13_ext_clock_BPM_ADC_DDC_DMA
/implementation/microblaze_0_d_bram_ctrl_wrapper.ngc"...
Loading design module
"D:/LR/Xilinx_projects/ML605_System_fmc150_testbench13_ext_clock_BPM_ADC_DDC_DMA
/implementation/debug_module_wrapper.ngc"...
Loading design module
"D:/LR/Xilinx_projects/ML605_System_fmc150_testbench13_ext_clock_BPM_ADC_DDC_DMA
/implementation/axi_timer_0_wrapper.ngc"...
Loading design module
"D:/LR/Xilinx_projects/ML605_System_fmc150_testbench13_ext_clock_BPM_ADC_DDC_DMA
/implementation/leds_8bits_wrapper.ngc"...
Loading design module
"D:/LR/Xilinx_projects/ML605_System_fmc150_testbench13_ext_clock_BPM_ADC_DDC_DMA
/implementation/microblaze_0_bram_block_wrapper.ngc"...
Loading design module
"D:/LR/Xilinx_projects/ML605_System_fmc150_testbench13_ext_clock_BPM_ADC_DDC_DMA
/implementation/chipscope_icon_0_wrapper.ngc"...
Applying constraints in
"D:/LR/Xilinx_projects/ML605_System_fmc150_testbench13_ext_clock_BPM_ADC_DDC_DMA
/implementation/ethernet_wrapper.ncf" to module "ETHERNET"...
Checking Constraint Associations...
Applying constraints in
"D:/LR/Xilinx_projects/ML605_System_fmc150_testbench13_ext_clock_BPM_ADC_DDC_DMA
/implementation/sysace_compactflash_wrapper.ncf" to module
"SysACE_CompactFlash"...
Checking Constraint Associations...
Applying constraints in
"D:/LR/Xilinx_projects/ML605_System_fmc150_testbench13_ext_clock_BPM_ADC_DDC_DMA
/implementation/ethernet_dma_wrapper.ncf" to module "ETHERNET_dma"...
Checking Constraint Associations...
Applying constraints in
"D:/LR/Xilinx_projects/ML605_System_fmc150_testbench13_ext_clock_BPM_ADC_DDC_DMA
/implementation/xbpm_adc_dma_wrapper.ncf" to module "XBPM_ADC_dma"...
Checking Constraint Associations...
Applying constraints in
"D:/LR/Xilinx_projects/ML605_System_fmc150_testbench13_ext_clock_BPM_ADC_DDC_DMA
/implementation/chipscope_ila_2_wrapper.ncf" to module "chipscope_ila_2"...
WARNING:ConstraintSystem:192 - The TNM 'D2_CLK', does not directly or indirectly
   drive any flip-flops, latches and/or RAMS and cannot be actively used by the
   referencing TIg constraint ''. If clock manager blocks are directly or
   indirectly driven, a new TNM constraint will not be derived since the none of
   the referencing constraints are a PERIOD constraint. This TNM is used in the
   following user groups and/or specifications:
   <TIMESPEC TS_D2_TO_T2 = FROM D2_CLK TO "FFS" TIG;>
   [D:/LR/Xilinx_projects/ML605_System_fmc150_testbench13_ext_clock_BPM_ADC_DDC_
   DMA/implementation/chipscope_ila_2_wrapper.ncf(6)]
   <TIMESPEC TS_J2_TO_D2 = FROM "FFS" TO D2_CLK TIG;>
   [D:/LR/Xilinx_projects/ML605_System_fmc150_testbench13_ext_clock_BPM_ADC_DDC_
   DMA/implementation/chipscope_ila_2_wrapper.ncf(7)]
   <TIMESPEC TS_J3_TO_D2 = FROM "FFS" TO D2_CLK TIG;>
   [D:/LR/Xilinx_projects/ML605_System_fmc150_testbench13_ext_clock_BPM_ADC_DDC_
   DMA/implementation/chipscope_ila_2_wrapper.ncf(8)]
   <TIMESPEC TS_J4_TO_D2 = FROM "FFS" TO D2_CLK TIG;>
   [D:/LR/Xilinx_projects/ML605_System_fmc150_testbench13_ext_clock_BPM_ADC_DDC_
   DMA/implementation/chipscope_ila_2_wrapper.ncf(9)]

WARNING:ConstraintSystem:197 - The following specification is invalid because
   the referenced TNM constraint was removed:
   <TIMESPEC TS_D2_TO_T2 = FROM D2_CLK TO "FFS" TIG;>
   [D:/LR/Xilinx_projects/ML605_System_fmc150_testbench13_ext_clock_BPM_ADC_DDC_
   DMA/implementation/chipscope_ila_2_wrapper.ncf(6)]

WARNING:ConstraintSystem:197 - The following specification is invalid because
   the referenced TNM constraint was removed:
   <TIMESPEC TS_J2_TO_D2 = FROM "FFS" TO D2_CLK TIG;>
   [D:/LR/Xilinx_projects/ML605_System_fmc150_testbench13_ext_clock_BPM_ADC_DDC_
   DMA/implementation/chipscope_ila_2_wrapper.ncf(7)]

WARNING:ConstraintSystem:197 - The following specification is invalid because
   the referenced TNM constraint was removed:
   <TIMESPEC TS_J3_TO_D2 = FROM "FFS" TO D2_CLK TIG;>
   [D:/LR/Xilinx_projects/ML605_System_fmc150_testbench13_ext_clock_BPM_ADC_DDC_
   DMA/implementation/chipscope_ila_2_wrapper.ncf(8)]

WARNING:ConstraintSystem:197 - The following specification is invalid because
   the referenced TNM constraint was removed:
   <TIMESPEC TS_J4_TO_D2 = FROM "FFS" TO D2_CLK TIG;>
   [D:/LR/Xilinx_projects/ML605_System_fmc150_testbench13_ext_clock_BPM_ADC_DDC_
   DMA/implementation/chipscope_ila_2_wrapper.ncf(9)]

Checking Constraint Associations...
INFO:NgdBuild:981 - Could not find any associations for the following
   constraint:
       '<INST "U0/*/U_STAT/U_DIRTY_LDC" TNM = D2_CLK;>
   [D:/LR/Xilinx_projects/ML605_System_fmc150_testbench13_ext_clock_BPM_ADC_DDC_
   DMA/implementation/chipscope_ila_2_wrapper.ncf(5)]'
Applying constraints in
"D:/LR/Xilinx_projects/ML605_System_fmc150_testbench13_ext_clock_BPM_ADC_DDC_DMA
/implementation/microblaze_0_ilmb_wrapper.ncf" to module "microblaze_0_ilmb"...
Checking Constraint Associations...
Applying constraints in
"D:/LR/Xilinx_projects/ML605_System_fmc150_testbench13_ext_clock_BPM_ADC_DDC_DMA
/implementation/microblaze_0_dlmb_wrapper.ncf" to module "microblaze_0_dlmb"...
Checking Constraint Associations...
Applying constraints in
"D:/LR/Xilinx_projects/ML605_System_fmc150_testbench13_ext_clock_BPM_ADC_DDC_DMA
/implementation/axi4lite_0_wrapper.ncf" to module "axi4lite_0"...
Checking Constraint Associations...
Applying constraints in
"D:/LR/Xilinx_projects/ML605_System_fmc150_testbench13_ext_clock_BPM_ADC_DDC_DMA
/implementation/axi4_0_wrapper.ncf" to module "axi4_0"...
Checking Constraint Associations...
Applying constraints in
"D:/LR/Xilinx_projects/ML605_System_fmc150_testbench13_ext_clock_BPM_ADC_DDC_DMA
/implementation/microblaze_0_wrapper.ncf" to module "microblaze_0"...
Checking Constraint Associations...
Applying constraints in
"D:/LR/Xilinx_projects/ML605_System_fmc150_testbench13_ext_clock_BPM_ADC_DDC_DMA
/implementation/ddr3_sdram_wrapper.ncf" to module "DDR3_SDRAM"...
Checking Constraint Associations...
Applying constraints in
"D:/LR/Xilinx_projects/ML605_System_fmc150_testbench13_ext_clock_BPM_ADC_DDC_DMA
/implementation/xbpm_ddc_dma_wrapper.ncf" to module "XBPM_DDC_dma"...
Checking Constraint Associations...
Applying constraints in
"D:/LR/Xilinx_projects/ML605_System_fmc150_testbench13_ext_clock_BPM_ADC_DDC_DMA
/implementation/chipscope_ila_0_wrapper.ncf" to module "chipscope_ila_0"...
WARNING:ConstraintSystem:192 - The TNM 'D2_CLK', does not directly or indirectly
   drive any flip-flops, latches and/or RAMS and cannot be actively used by the
   referencing TIg constraint ''. If clock manager blocks are directly or
   indirectly driven, a new TNM constraint will not be derived since the none of
   the referencing constraints are a PERIOD constraint. This TNM is used in the
   following user groups and/or specifications:
   <TIMESPEC TS_D2_TO_T2 = FROM D2_CLK TO "FFS" TIG;>
   [D:/LR/Xilinx_projects/ML605_System_fmc150_testbench13_ext_clock_BPM_ADC_DDC_
   DMA/implementation/chipscope_ila_0_wrapper.ncf(6)]
   <TIMESPEC TS_J2_TO_D2 = FROM "FFS" TO D2_CLK TIG;>
   [D:/LR/Xilinx_projects/ML605_System_fmc150_testbench13_ext_clock_BPM_ADC_DDC_
   DMA/implementation/chipscope_ila_0_wrapper.ncf(7)]
   <TIMESPEC TS_J3_TO_D2 = FROM "FFS" TO D2_CLK TIG;>
   [D:/LR/Xilinx_projects/ML605_System_fmc150_testbench13_ext_clock_BPM_ADC_DDC_
   DMA/implementation/chipscope_ila_0_wrapper.ncf(8)]
   <TIMESPEC TS_J4_TO_D2 = FROM "FFS" TO D2_CLK TIG;>
   [D:/LR/Xilinx_projects/ML605_System_fmc150_testbench13_ext_clock_BPM_ADC_DDC_
   DMA/implementation/chipscope_ila_0_wrapper.ncf(9)]

WARNING:ConstraintSystem:197 - The following specification is invalid because
   the referenced TNM constraint was removed:
   <TIMESPEC TS_D2_TO_T2 = FROM D2_CLK TO "FFS" TIG;>
   [D:/LR/Xilinx_projects/ML605_System_fmc150_testbench13_ext_clock_BPM_ADC_DDC_
   DMA/implementation/chipscope_ila_0_wrapper.ncf(6)]

WARNING:ConstraintSystem:197 - The following specification is invalid because
   the referenced TNM constraint was removed:
   <TIMESPEC TS_J2_TO_D2 = FROM "FFS" TO D2_CLK TIG;>
   [D:/LR/Xilinx_projects/ML605_System_fmc150_testbench13_ext_clock_BPM_ADC_DDC_
   DMA/implementation/chipscope_ila_0_wrapper.ncf(7)]

WARNING:ConstraintSystem:197 - The following specification is invalid because
   the referenced TNM constraint was removed:
   <TIMESPEC TS_J3_TO_D2 = FROM "FFS" TO D2_CLK TIG;>
   [D:/LR/Xilinx_projects/ML605_System_fmc150_testbench13_ext_clock_BPM_ADC_DDC_
   DMA/implementation/chipscope_ila_0_wrapper.ncf(8)]

WARNING:ConstraintSystem:197 - The following specification is invalid because
   the referenced TNM constraint was removed:
   <TIMESPEC TS_J4_TO_D2 = FROM "FFS" TO D2_CLK TIG;>
   [D:/LR/Xilinx_projects/ML605_System_fmc150_testbench13_ext_clock_BPM_ADC_DDC_
   DMA/implementation/chipscope_ila_0_wrapper.ncf(9)]

Checking Constraint Associations...
INFO:NgdBuild:981 - Could not find any associations for the following
   constraint:
       '<INST "U0/*/U_STAT/U_DIRTY_LDC" TNM = D2_CLK;>
   [D:/LR/Xilinx_projects/ML605_System_fmc150_testbench13_ext_clock_BPM_ADC_DDC_
   DMA/implementation/chipscope_ila_0_wrapper.ncf(5)]'
Applying constraints in
"D:/LR/Xilinx_projects/ML605_System_fmc150_testbench13_ext_clock_BPM_ADC_DDC_DMA
/implementation/chipscope_ila_1_wrapper.ncf" to module "chipscope_ila_1"...
WARNING:ConstraintSystem:192 - The TNM 'D2_CLK', does not directly or indirectly
   drive any flip-flops, latches and/or RAMS and cannot be actively used by the
   referencing TIg constraint ''. If clock manager blocks are directly or
   indirectly driven, a new TNM constraint will not be derived since the none of
   the referencing constraints are a PERIOD constraint. This TNM is used in the
   following user groups and/or specifications:
   <TIMESPEC TS_D2_TO_T2 = FROM D2_CLK TO "FFS" TIG;>
   [D:/LR/Xilinx_projects/ML605_System_fmc150_testbench13_ext_clock_BPM_ADC_DDC_
   DMA/implementation/chipscope_ila_1_wrapper.ncf(6)]
   <TIMESPEC TS_J2_TO_D2 = FROM "FFS" TO D2_CLK TIG;>
   [D:/LR/Xilinx_projects/ML605_System_fmc150_testbench13_ext_clock_BPM_ADC_DDC_
   DMA/implementation/chipscope_ila_1_wrapper.ncf(7)]
   <TIMESPEC TS_J3_TO_D2 = FROM "FFS" TO D2_CLK TIG;>
   [D:/LR/Xilinx_projects/ML605_System_fmc150_testbench13_ext_clock_BPM_ADC_DDC_
   DMA/implementation/chipscope_ila_1_wrapper.ncf(8)]
   <TIMESPEC TS_J4_TO_D2 = FROM "FFS" TO D2_CLK TIG;>
   [D:/LR/Xilinx_projects/ML605_System_fmc150_testbench13_ext_clock_BPM_ADC_DDC_
   DMA/implementation/chipscope_ila_1_wrapper.ncf(9)]

WARNING:ConstraintSystem:197 - The following specification is invalid because
   the referenced TNM constraint was removed:
   <TIMESPEC TS_D2_TO_T2 = FROM D2_CLK TO "FFS" TIG;>
   [D:/LR/Xilinx_projects/ML605_System_fmc150_testbench13_ext_clock_BPM_ADC_DDC_
   DMA/implementation/chipscope_ila_1_wrapper.ncf(6)]

WARNING:ConstraintSystem:197 - The following specification is invalid because
   the referenced TNM constraint was removed:
   <TIMESPEC TS_J2_TO_D2 = FROM "FFS" TO D2_CLK TIG;>
   [D:/LR/Xilinx_projects/ML605_System_fmc150_testbench13_ext_clock_BPM_ADC_DDC_
   DMA/implementation/chipscope_ila_1_wrapper.ncf(7)]

WARNING:ConstraintSystem:197 - The following specification is invalid because
   the referenced TNM constraint was removed:
   <TIMESPEC TS_J3_TO_D2 = FROM "FFS" TO D2_CLK TIG;>
   [D:/LR/Xilinx_projects/ML605_System_fmc150_testbench13_ext_clock_BPM_ADC_DDC_
   DMA/implementation/chipscope_ila_1_wrapper.ncf(8)]

WARNING:ConstraintSystem:197 - The following specification is invalid because
   the referenced TNM constraint was removed:
   <TIMESPEC TS_J4_TO_D2 = FROM "FFS" TO D2_CLK TIG;>
   [D:/LR/Xilinx_projects/ML605_System_fmc150_testbench13_ext_clock_BPM_ADC_DDC_
   DMA/implementation/chipscope_ila_1_wrapper.ncf(9)]

Checking Constraint Associations...
INFO:NgdBuild:981 - Could not find any associations for the following
   constraint:
       '<INST "U0/*/U_STAT/U_DIRTY_LDC" TNM = D2_CLK;>
   [D:/LR/Xilinx_projects/ML605_System_fmc150_testbench13_ext_clock_BPM_ADC_DDC_
   DMA/implementation/chipscope_ila_1_wrapper.ncf(5)]'
Applying constraints in
"D:/LR/Xilinx_projects/ML605_System_fmc150_testbench13_ext_clock_BPM_ADC_DDC_DMA
/implementation/chipscope_icon_0_wrapper.ncf" to module "chipscope_icon_0"...
WARNING:ConstraintSystem:190 - The TNM 'J_CLK', does not directly or indirectly
   drive any flip-flops, latches and/or RAMS and cannot be actively used by the
   referencing Period constraint 'TS_J_CLK'. If clock manager blocks are
   directly or indirectly driven, a new TNM and PERIOD are derived only if the
   PERIOD constraint is the only referencing constraint and if an output of the
   clock manager block drives flip-flops, latches or RAMs.  
   This TNM is used in the following user groups and/or specifications:
   <TIMESPEC TS_J_CLK = PERIOD J_CLK 30 ns ;>
   [D:/LR/Xilinx_projects/ML605_System_fmc150_testbench13_ext_clock_BPM_ADC_DDC_
   DMA/implementation/chipscope_icon_0_wrapper.ncf(2)]
   <TIMESPEC TS_U_TO_J = FROM U_CLK TO J_CLK 15 ns ;>
   [D:/LR/Xilinx_projects/ML605_System_fmc150_testbench13_ext_clock_BPM_ADC_DDC_
   DMA/implementation/chipscope_icon_0_wrapper.ncf(6)]
   <TIMESPEC TS_J_TO_D = FROM J_CLK TO D_CLK TIG ;>
   [D:/LR/Xilinx_projects/ML605_System_fmc150_testbench13_ext_clock_BPM_ADC_DDC_
   DMA/implementation/chipscope_icon_0_wrapper.ncf(8)]
   <TIMESPEC TS_D_TO_J = FROM D_CLK TO J_CLK TIG ;>
   [D:/LR/Xilinx_projects/ML605_System_fmc150_testbench13_ext_clock_BPM_ADC_DDC_
   DMA/implementation/chipscope_icon_0_wrapper.ncf(9)]

WARNING:ConstraintSystem:197 - The following specification is invalid because
   the referenced TNM constraint was removed:
   <TIMESPEC TS_J_CLK = PERIOD J_CLK 30 ns ;>
   [D:/LR/Xilinx_projects/ML605_System_fmc150_testbench13_ext_clock_BPM_ADC_DDC_
   DMA/implementation/chipscope_icon_0_wrapper.ncf(2)]

WARNING:ConstraintSystem:197 - The following specification is invalid because
   the referenced TNM constraint was removed:
   <TIMESPEC TS_U_TO_J = FROM U_CLK TO J_CLK 15 ns ;>
   [D:/LR/Xilinx_projects/ML605_System_fmc150_testbench13_ext_clock_BPM_ADC_DDC_
   DMA/implementation/chipscope_icon_0_wrapper.ncf(6)]

WARNING:ConstraintSystem:197 - The following specification is invalid because
   the referenced TNM constraint was removed:
   <TIMESPEC TS_J_TO_D = FROM J_CLK TO D_CLK TIG ;>
   [D:/LR/Xilinx_projects/ML605_System_fmc150_testbench13_ext_clock_BPM_ADC_DDC_
   DMA/implementation/chipscope_icon_0_wrapper.ncf(8)]

WARNING:ConstraintSystem:197 - The following specification is invalid because
   the referenced TNM constraint was removed:
   <TIMESPEC TS_D_TO_J = FROM D_CLK TO J_CLK TIG ;>
   [D:/LR/Xilinx_projects/ML605_System_fmc150_testbench13_ext_clock_BPM_ADC_DDC_
   DMA/implementation/chipscope_icon_0_wrapper.ncf(9)]

WARNING:ConstraintSystem:192 - The TNM 'U_CLK', does not directly or indirectly
   drive any flip-flops, latches and/or RAMS and cannot be actively used by the
   referencing MaxDelay constraint 'TS_U_TO_J'. If clock manager blocks are
   directly or indirectly driven, a new TNM constraint will not be derived since
   the none of the referencing constraints are a PERIOD constraint. This TNM is
   used in the following user groups and/or specifications:
   <TIMESPEC TS_U_TO_J = FROM U_CLK TO J_CLK 15 ns ;>
   [D:/LR/Xilinx_projects/ML605_System_fmc150_testbench13_ext_clock_BPM_ADC_DDC_
   DMA/implementation/chipscope_icon_0_wrapper.ncf(6)]
   <TIMESPEC TS_U_TO_U = FROM U_CLK TO U_CLK 15 ns ;>
   [D:/LR/Xilinx_projects/ML605_System_fmc150_testbench13_ext_clock_BPM_ADC_DDC_
   DMA/implementation/chipscope_icon_0_wrapper.ncf(7)]

WARNING:ConstraintSystem:197 - The following specification is invalid because
   the referenced TNM constraint was removed:
   <TIMESPEC TS_U_TO_J = FROM U_CLK TO J_CLK 15 ns ;>
   [D:/LR/Xilinx_projects/ML605_System_fmc150_testbench13_ext_clock_BPM_ADC_DDC_
   DMA/implementation/chipscope_icon_0_wrapper.ncf(6)]

WARNING:ConstraintSystem:197 - The following specification is invalid because
   the referenced TNM constraint was removed:
   <TIMESPEC TS_U_TO_U = FROM U_CLK TO U_CLK 15 ns ;>
   [D:/LR/Xilinx_projects/ML605_System_fmc150_testbench13_ext_clock_BPM_ADC_DDC_
   DMA/implementation/chipscope_icon_0_wrapper.ncf(7)]

Checking Constraint Associations...
INFO:NgdBuild:981 - Could not find any associations for the following
   constraint:
       '<NET "U0/U_ICON/*/iDRCK_LOCAL" TNM_NET = J_CLK ;>
   [D:/LR/Xilinx_projects/ML605_System_fmc150_testbench13_ext_clock_BPM_ADC_DDC_
   DMA/implementation/chipscope_icon_0_wrapper.ncf(1)]'
INFO:NgdBuild:981 - Could not find any associations for the following
   constraint:
       '<NET "U0/iUPDATE_OUT" TNM_NET = U_CLK ;>
   [D:/LR/Xilinx_projects/ML605_System_fmc150_testbench13_ext_clock_BPM_ADC_DDC_
   DMA/implementation/chipscope_icon_0_wrapper.ncf(4)]'
WARNING:NgdBuild:981 - Could not find any associations for the following
   constraint:
       '<NET "U0/iSHIFT_OUT" TIG ;>
   [D:/LR/Xilinx_projects/ML605_System_fmc150_testbench13_ext_clock_BPM_ADC_DDC_
   DMA/implementation/chipscope_icon_0_wrapper.ncf(5)]'
INFO:NgdBuild:1317 - Using core chipscope_ila_v1 requires a ChipScopePro
   license.  The following blocks are instances of core chipscope_ila_v1:
	/system/chipscope_ila_2
	/system/chipscope_ila_2/chipscope_ila_2/i_chipscope_ila_2
	/system/chipscope_ila_0
	/system/chipscope_ila_1

INFO:NgdBuild:1317 - Using core chipscope_ila_v1 requires a ChipScopePro
   license.  The following blocks are instances of core chipscope_ila_v1:
	/system/chipscope_ila_2
	/system/chipscope_ila_2/chipscope_ila_2/i_chipscope_ila_2
	/system/chipscope_ila_0
	/system/chipscope_ila_1

-----------------------------------------------
WARNING:Security:42 - Your software subscription period has lapsed. Your current
version of Xilinx tools will continue to function, but you no longer qualify for
Xilinx software updates or new releases.

-----------------------------------------------

-----------------------------------------------
Gathering constraint information from source properties...
Done.

Annotating constraints to design from ucf file "system.ucf" ...
WARNING:NgdBuild:931 - The value of SIM_DEVICE on instance
   'ETHERNET/ETHERNET/V6HARD_SYS.I_TEMAC/GEN_GMII.I_GMII/gmii_interface/YES_IO_1
   .bufr_gmii_rx_clk' of type BUFR has been changed from 'VIRTEX4' to 'VIRTEX6'
   to correct post-ngdbuild and timing simulation for this primitive.  In order
   for functional simulation to be correct, the value of SIM_DEVICE should be
   changed in this same manner in the source netlist or constraint file.
Resolving constraint associations...
Checking Constraint Associations...
WARNING:ConstraintSystem:56 - Constraint <TIMESPEC TS_J_CLK = PERIOD "J_CLK"
   30000.000000000 pS HIGH 50.000000000 ;>: Unable to find an active 'TNM' or
   'TimeGrp' constraint named 'J_CLK'.

WARNING:ConstraintSystem:56 - Constraint <TIMESPEC TS_U_TO_J = FROM "U_CLK" TO
   "J_CLK" 15000.000000000 pS;>: Unable to find an active 'TimeGrp' or 'TNM' or
   'TPSync' constraint named 'U_CLK'.

WARNING:ConstraintSystem:56 - Constraint <TIMESPEC TS_U_TO_J = FROM "U_CLK" TO
   "J_CLK" 15000.000000000 pS;>: Unable to find an active 'TimeGrp' or 'TNM' or
   'TPSync' constraint named 'J_CLK'.

WARNING:ConstraintSystem:56 - Constraint <TIMESPEC TS_U_TO_U = FROM "U_CLK" TO
   "U_CLK" 15000.000000000 pS;>: Unable to find an active 'TimeGrp' or 'TNM' or
   'TPSync' constraint named 'U_CLK'.

WARNING:ConstraintSystem:56 - Constraint <TIMESPEC TS_U_TO_U = FROM "U_CLK" TO
   "U_CLK" 15000.000000000 pS;>: Unable to find an active 'TimeGrp' or 'TNM' or
   'TPSync' constraint named 'U_CLK'.

WARNING:ConstraintSystem:56 - Constraint <TIMESPEC TS_J_TO_D = FROM "J_CLK" TO
   "D_CLK" TIG;>: Unable to find an active 'TimeGrp' or 'TNM' or 'TPSync'
   constraint named 'J_CLK'.

WARNING:ConstraintSystem:56 - Constraint <TIMESPEC TS_D_TO_J = FROM "D_CLK" TO
   "J_CLK" TIG;>: Unable to find an active 'TimeGrp' or 'TNM' or 'TPSync'
   constraint named 'J_CLK'.

WARNING:ConstraintSystem:56 - Constraint <TIMESPEC TS_D2_TO_T2 = FROM "D2_CLK"
   TO FFS TIG;>: Unable to find an active 'TimeGrp' or 'TNM' or 'TPSync'
   constraint named 'D2_CLK'.

WARNING:ConstraintSystem:56 - Constraint <TIMESPEC TS_J2_TO_D2 = FROM FFS TO
   "D2_CLK" TIG;>: Unable to find an active 'TimeGrp' or 'TNM' or 'TPSync'
   constraint named 'D2_CLK'.

WARNING:ConstraintSystem:56 - Constraint <TIMESPEC TS_J3_TO_D2 = FROM FFS TO
   "D2_CLK" TIG;>: Unable to find an active 'TimeGrp' or 'TNM' or 'TPSync'
   constraint named 'D2_CLK'.

WARNING:ConstraintSystem:56 - Constraint <TIMESPEC TS_J4_TO_D2 = FROM FFS TO
   "D2_CLK" TIG;>: Unable to find an active 'TimeGrp' or 'TNM' or 'TPSync'
   constraint named 'D2_CLK'.

WARNING:ConstraintSystem:56 - Constraint <TIMESPEC TS_D2_TO_T2 = FROM "D2_CLK"
   TO FFS TIG;>: Unable to find an active 'TimeGrp' or 'TNM' or 'TPSync'
   constraint named 'D2_CLK'.

WARNING:ConstraintSystem:56 - Constraint <TIMESPEC TS_J2_TO_D2 = FROM FFS TO
   "D2_CLK" TIG;>: Unable to find an active 'TimeGrp' or 'TNM' or 'TPSync'
   constraint named 'D2_CLK'.

WARNING:ConstraintSystem:56 - Constraint <TIMESPEC TS_J3_TO_D2 = FROM FFS TO
   "D2_CLK" TIG;>: Unable to find an active 'TimeGrp' or 'TNM' or 'TPSync'
   constraint named 'D2_CLK'.

WARNING:ConstraintSystem:56 - Constraint <TIMESPEC TS_J4_TO_D2 = FROM FFS TO
   "D2_CLK" TIG;>: Unable to find an active 'TimeGrp' or 'TNM' or 'TPSync'
   constraint named 'D2_CLK'.

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi4_0/axi4_0\/mi_converter_bank\/gen_conv_slot[0].cl
   ock_conv_inst\/s_axi_aresetn_resync<2>_inv1_INV_0 TNM =
   FFS:axi4_0_reset_resync>: No instances of type FFS were found under block
   "axi4_0/axi4_0/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/s_axi_aresetn_resync<2>_inv1_INV_0" (type=INV).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi4_0/axi4_0\/mi_converter_bank\/gen_conv_slot[0].cl
   ock_conv_inst\/m_axi_aresetn_resync<2>_inv1_INV_0 TNM =
   FFS:axi4_0_reset_resync>: No instances of type FFS were found under block
   "axi4_0/axi4_0/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/m_axi_aresetn_resync<2>_inv1_INV_0" (type=INV).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi4_0/axi4_0\/si_converter_bank\/gen_conv_slot[6].cl
   ock_conv_inst\/s_axi_aresetn_resync<2>_inv1_INV_0 TNM =
   FFS:axi4_0_reset_resync>: No instances of type FFS were found under block
   "axi4_0/axi4_0/si_converter_bank/gen_conv_slot[6].clock_conv_inst/s_axi_aresetn_resync<2>_inv1_INV_0" (type=INV).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi4_0/axi4_0\/si_converter_bank\/gen_conv_slot[6].cl
   ock_conv_inst\/m_axi_aresetn_resync<2>_inv1_INV_0 TNM =
   FFS:axi4_0_reset_resync>: No instances of type FFS were found under block
   "axi4_0/axi4_0/si_converter_bank/gen_conv_slot[6].clock_conv_inst/m_axi_aresetn_resync<2>_inv1_INV_0" (type=INV).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi4_0/axi4_0\/si_converter_bank\/gen_conv_slot[5].cl
   ock_conv_inst\/s_axi_aresetn_resync<2>_inv1_INV_0 TNM =
   FFS:axi4_0_reset_resync>: No instances of type FFS were found under block
   "axi4_0/axi4_0/si_converter_bank/gen_conv_slot[5].clock_conv_inst/s_axi_aresetn_resync<2>_inv1_INV_0" (type=INV).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi4_0/axi4_0\/si_converter_bank\/gen_conv_slot[5].cl
   ock_conv_inst\/m_axi_aresetn_resync<2>_inv1_INV_0 TNM =
   FFS:axi4_0_reset_resync>: No instances of type FFS were found under block
   "axi4_0/axi4_0/si_converter_bank/gen_conv_slot[5].clock_conv_inst/m_axi_aresetn_resync<2>_inv1_INV_0" (type=INV).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi4_0/axi4_0\/si_converter_bank\/gen_conv_slot[0].cl
   ock_conv_inst\/interconnect_aresetn_resync<2>_inv1_INV_0 TNM =
   FFS:axi4_0_reset_resync>: No instances of type FFS were found under block
   "axi4_0/axi4_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync<2>_inv1_INV_0" (type=INV).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi4lite_0/axi4lite_0\/si_converter_bank\/gen_conv_sl
   ot[0].clock_conv_inst\/interconnect_aresetn_resync<2>_inv1_INV_0 TNM =
   FFS:axi4lite_0_reset_resync>: No instances of type FFS were found under block
   "axi4lite_0/axi4lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync<2>_inv1_INV_0" (type=INV).

WARNING:ConstraintSystem:56 - Constraint <TIMESPEC TS_D2_TO_T2 = FROM "D2_CLK"
   TO FFS TIG;>: Unable to find an active 'TimeGrp' or 'TNM' or 'TPSync'
   constraint named 'D2_CLK'.

WARNING:ConstraintSystem:56 - Constraint <TIMESPEC TS_J2_TO_D2 = FROM FFS TO
   "D2_CLK" TIG;>: Unable to find an active 'TimeGrp' or 'TNM' or 'TPSync'
   constraint named 'D2_CLK'.

WARNING:ConstraintSystem:56 - Constraint <TIMESPEC TS_J3_TO_D2 = FROM FFS TO
   "D2_CLK" TIG;>: Unable to find an active 'TimeGrp' or 'TNM' or 'TPSync'
   constraint named 'D2_CLK'.

WARNING:ConstraintSystem:56 - Constraint <TIMESPEC TS_J4_TO_D2 = FROM FFS TO
   "D2_CLK" TIG;>: Unable to find an active 'TimeGrp' or 'TNM' or 'TPSync'
   constraint named 'D2_CLK'.

WARNING:ConstraintSystem:168 - Constraint <OFFSET = IN 1000.000000000 pS VALID
   3000.000000000 pS BEFORE SysACE_CompactFlash/SysACE_CLK RISING;>: This
   constraint will be ignored because NET "SysACE_CompactFlash/SysACE_CLK" could
   not be found or was not connected to a PAD.

WARNING:ConstraintSystem:168 - Constraint <OFFSET = OUT 9000.000000000 pS AFTER
   SysACE_CompactFlash/SysACE_CLK;>: This constraint will be ignored because NET
   "SysACE_CompactFlash/SysACE_CLK" could not be found or was not connected to a
   PAD.

WARNING:ConstraintSystem:194 - The TNM 'axi4_0_reset_resync', does not directly
   or indirectly drive any flip-flops, latches and/or RAMs and is not actively
   used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'axi4_0_reset_resync', does not directly
   or indirectly drive any flip-flops, latches and/or RAMs and is not actively
   used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'axi4_0_reset_resync', does not directly
   or indirectly drive any flip-flops, latches and/or RAMs and is not actively
   used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'axi4_0_reset_resync', does not directly
   or indirectly drive any flip-flops, latches and/or RAMs and is not actively
   used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'axi4_0_reset_resync', does not directly
   or indirectly drive any flip-flops, latches and/or RAMs and is not actively
   used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'axi4_0_reset_resync', does not directly
   or indirectly drive any flip-flops, latches and/or RAMs and is not actively
   used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'axi4_0_reset_resync', does not directly
   or indirectly drive any flip-flops, latches and/or RAMs and is not actively
   used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'axi4lite_0_reset_resync', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

INFO:ConstraintSystem:178 - TNM 'sys_clk_pin', used in period specification
   'TS_sys_clk_pin', was traced into MMCM_ADV instance
   clock_generator_0/MMCM2_INST/MMCM_ADV_inst. The following new TNM groups and
   period specifications were generated at the MMCM_ADV output(s): 
   CLKOUT0: <TIMESPEC TS_clock_generator_0_clock_generator_0_SIG_MMCM2_CLKOUT0 =
   PERIOD "clock_generator_0_clock_generator_0_SIG_MMCM2_CLKOUT0" TS_sys_clk_pin
   * 0.625 HIGH 50>

INFO:ConstraintSystem:178 - TNM 'sys_clk_pin', used in period specification
   'TS_sys_clk_pin', was traced into MMCM_ADV instance
   clock_generator_0/MMCM0_INST/MMCM_ADV_inst. The following new TNM groups and
   period specifications were generated at the MMCM_ADV output(s): 
   CLKOUT3: <TIMESPEC TS_clk_400_0000MHzMMCM0_nobuf_varphase = PERIOD
   "clk_400_0000MHzMMCM0_nobuf_varphase" TS_sys_clk_pin * 2 HIGH 50>

INFO:ConstraintSystem:178 - TNM 'sys_clk_pin', used in period specification
   'TS_sys_clk_pin', was traced into MMCM_ADV instance
   clock_generator_0/MMCM0_INST/MMCM_ADV_inst. The following new TNM groups and
   period specifications were generated at the MMCM_ADV output(s): 
   CLKOUT1: <TIMESPEC TS_clock_generator_0_clock_generator_0_SIG_MMCM0_CLKOUT1 =
   PERIOD "clock_generator_0_clock_generator_0_SIG_MMCM0_CLKOUT1" TS_sys_clk_pin
   HIGH 50>

INFO:ConstraintSystem:178 - TNM 'sys_clk_pin', used in period specification
   'TS_sys_clk_pin', was traced into MMCM_ADV instance
   clock_generator_0/MMCM0_INST/MMCM_ADV_inst. The following new TNM groups and
   period specifications were generated at the MMCM_ADV output(s): 
   CLKOUT0: <TIMESPEC TS_clock_generator_0_clock_generator_0_SIG_MMCM0_CLKOUT0 =
   PERIOD "clock_generator_0_clock_generator_0_SIG_MMCM0_CLKOUT0" TS_sys_clk_pin
   * 0.5 HIGH 50>

INFO:ConstraintSystem:178 - TNM 'sys_clk_pin', used in period specification
   'TS_sys_clk_pin', was traced into MMCM_ADV instance
   clock_generator_0/MMCM0_INST/MMCM_ADV_inst. The following new TNM groups and
   period specifications were generated at the MMCM_ADV output(s): 
   CLKOUT2: <TIMESPEC TS_clock_generator_0_clock_generator_0_SIG_MMCM0_CLKOUT2 =
   PERIOD "clock_generator_0_clock_generator_0_SIG_MMCM0_CLKOUT2" TS_sys_clk_pin
   * 2 HIGH 50>

INFO:ConstraintSystem:178 - TNM 'fmc150_if_dma_0_adc_clk_ab_n', used in period
   specification 'TS_fmc150_if_dma_0_adc_clk_ab_n', was traced into MMCM_ADV
   instance fmc150_if_dma_0/USER_LOGIC_I/cmp_fmc150_testbench/cmp_mmcm_adc. The
   following new TNM groups and period specifications were generated at the
   MMCM_ADV output(s): 
   CLKOUT1: <TIMESPEC
   TS_fmc150_if_dma_0_fmc150_if_dma_0_USER_LOGIC_I_cmp_fmc150_testbench_adc_str_
   2x_out_0 = PERIOD
   "fmc150_if_dma_0_fmc150_if_dma_0_USER_LOGIC_I_cmp_fmc150_testbench_adc_str_2x
   _out_0" TS_fmc15...>

INFO:ConstraintSystem:178 - TNM 'fmc150_if_dma_0_adc_clk_ab_n', used in period
   specification 'TS_fmc150_if_dma_0_adc_clk_ab_n', was traced into MMCM_ADV
   instance fmc150_if_dma_0/USER_LOGIC_I/cmp_fmc150_testbench/cmp_mmcm_adc. The
   following new TNM groups and period specifications were generated at the
   MMCM_ADV output(s): 
   CLKOUT0: <TIMESPEC
   TS_fmc150_if_dma_0_fmc150_if_dma_0_USER_LOGIC_I_cmp_fmc150_testbench_adc_str_
   out_0 = PERIOD
   "fmc150_if_dma_0_fmc150_if_dma_0_USER_LOGIC_I_cmp_fmc150_testbench_adc_str_ou
   t_0" TS_fmc150_if_d...>

INFO:ConstraintSystem:178 - TNM 'fmc150_if_dma_0_adc_clk_ab_p', used in period
   specification 'TS_fmc150_if_dma_0_adc_clk_ab_p', was traced into MMCM_ADV
   instance fmc150_if_dma_0/USER_LOGIC_I/cmp_fmc150_testbench/cmp_mmcm_adc. The
   following new TNM groups and period specifications were generated at the
   MMCM_ADV output(s): 
   CLKOUT1: <TIMESPEC
   TS_fmc150_if_dma_0_fmc150_if_dma_0_USER_LOGIC_I_cmp_fmc150_testbench_adc_str_
   2x_out_1 = PERIOD
   "fmc150_if_dma_0_fmc150_if_dma_0_USER_LOGIC_I_cmp_fmc150_testbench_adc_str_2x
   _out_1" TS_fmc15...>

INFO:ConstraintSystem:178 - TNM 'fmc150_if_dma_0_adc_clk_ab_p', used in period
   specification 'TS_fmc150_if_dma_0_adc_clk_ab_p', was traced into MMCM_ADV
   instance fmc150_if_dma_0/USER_LOGIC_I/cmp_fmc150_testbench/cmp_mmcm_adc. The
   following new TNM groups and period specifications were generated at the
   MMCM_ADV output(s): 
   CLKOUT0: <TIMESPEC
   TS_fmc150_if_dma_0_fmc150_if_dma_0_USER_LOGIC_I_cmp_fmc150_testbench_adc_str_
   out_1 = PERIOD
   "fmc150_if_dma_0_fmc150_if_dma_0_USER_LOGIC_I_cmp_fmc150_testbench_adc_str_ou
   t_1" TS_fmc150_if_d...>

Done...

Processing BMM file "system.bmm" ...

WARNING:NgdBuild:1440 - User specified non-default attribute value (8.138) was
   detected for the CLKIN1_PERIOD attribute on MMCM
   "fmc150_if_dma_0/USER_LOGIC_I/cmp_fmc150_testbench/cmp_mmcm_adc".  This does
   not match the PERIOD constraint value (98.304 MHz.).  The uncertainty
   calculation will use the PERIOD constraint value.  This could result in
   incorrect uncertainty calculated for MMCM output clocks.
WARNING:NgdBuild:1440 - User specified non-default attribute value (10.172526)
   was detected for the CLKIN1_PERIOD attribute on MMCM
   "fmc150_if_dma_0/USER_LOGIC_I/cmp_fmc150_testbench/cmp_mmcm_adc".  This does
   not match the PERIOD constraint value (98.304 MHz.).  The uncertainty
   calculation will use the PERIOD constraint value.  This could result in
   incorrect uncertainty calculated for MMCM output clocks.
Checking expanded design ...
WARNING:NgdBuild:443 - SFF primitive
   'bpm_ddc_0/bpm_ddc_0/USER_LOGIC_I/cmp_bpm_ddc/cmp_cha_ddc_pipe/cmp_cic_decima
   tor_q/U0/i_synth/decimator.decimation_filter/int/gen_stages[0].gen_unfolded.i
   nt_comb_stage/gen_split_accum[1].gen_sum_struct.gen_sum/gen_structural.gen_no
   _dsp48.gen_adder[0].split_adder_n/gen_adders[8].gen_reg_carry.i_reg' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'bpm_ddc_0/bpm_ddc_0/USER_LOGIC_I/cmp_bpm_ddc/cmp_cha_ddc_pipe/cmp_cic_decima
   tor_q/U0/i_synth/decimator.decimation_filter/int/gen_stages[1].gen_unfolded.i
   nt_comb_stage/gen_split_accum[1].gen_sum_struct.gen_sum/gen_structural.gen_no
   _dsp48.gen_adder[0].split_adder_n/gen_adders[8].gen_reg_carry.i_reg' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'bpm_ddc_0/bpm_ddc_0/USER_LOGIC_I/cmp_bpm_ddc/cmp_cha_ddc_pipe/cmp_cic_decima
   tor_q/U0/i_synth/decimator.decimation_filter/int/gen_stages[2].gen_unfolded.i
   nt_comb_stage/gen_split_accum[1].gen_sum_struct.gen_sum/gen_structural.gen_no
   _dsp48.gen_adder[0].split_adder_n/gen_adders[8].gen_reg_carry.i_reg' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'bpm_ddc_0/bpm_ddc_0/USER_LOGIC_I/cmp_bpm_ddc/cmp_cha_ddc_pipe/cmp_cic_decima
   tor_q/U0/i_synth/decimator.decimation_filter/int/gen_stages[3].gen_unfolded.i
   nt_comb_stage/gen_split_accum[1].gen_sum_struct.gen_sum/gen_structural.gen_no
   _dsp48.gen_adder[0].split_adder_n/gen_adders[5].gen_reg_carry.i_reg' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'bpm_ddc_0/bpm_ddc_0/USER_LOGIC_I/cmp_bpm_ddc/cmp_cha_ddc_pipe/cmp_cic_decima
   tor_q/U0/i_synth/decimator.decimation_filter/int/gen_stages[4].gen_unfolded.i
   nt_comb_stage/gen_split_accum[1].gen_sum_struct.gen_sum/gen_structural.gen_no
   _dsp48.gen_adder[0].split_adder_n/gen_adders[0].gen_reg_carry.i_reg' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'bpm_ddc_0/bpm_ddc_0/USER_LOGIC_I/cmp_bpm_ddc/cmp_cha_ddc_pipe/cmp_cic_decima
   tor_i/U0/i_synth/decimator.decimation_filter/int/gen_stages[0].gen_unfolded.i
   nt_comb_stage/gen_split_accum[1].gen_sum_struct.gen_sum/gen_structural.gen_no
   _dsp48.gen_adder[0].split_adder_n/gen_adders[8].gen_reg_carry.i_reg' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'bpm_ddc_0/bpm_ddc_0/USER_LOGIC_I/cmp_bpm_ddc/cmp_cha_ddc_pipe/cmp_cic_decima
   tor_i/U0/i_synth/decimator.decimation_filter/int/gen_stages[1].gen_unfolded.i
   nt_comb_stage/gen_split_accum[1].gen_sum_struct.gen_sum/gen_structural.gen_no
   _dsp48.gen_adder[0].split_adder_n/gen_adders[8].gen_reg_carry.i_reg' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'bpm_ddc_0/bpm_ddc_0/USER_LOGIC_I/cmp_bpm_ddc/cmp_cha_ddc_pipe/cmp_cic_decima
   tor_i/U0/i_synth/decimator.decimation_filter/int/gen_stages[2].gen_unfolded.i
   nt_comb_stage/gen_split_accum[1].gen_sum_struct.gen_sum/gen_structural.gen_no
   _dsp48.gen_adder[0].split_adder_n/gen_adders[8].gen_reg_carry.i_reg' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'bpm_ddc_0/bpm_ddc_0/USER_LOGIC_I/cmp_bpm_ddc/cmp_cha_ddc_pipe/cmp_cic_decima
   tor_i/U0/i_synth/decimator.decimation_filter/int/gen_stages[3].gen_unfolded.i
   nt_comb_stage/gen_split_accum[1].gen_sum_struct.gen_sum/gen_structural.gen_no
   _dsp48.gen_adder[0].split_adder_n/gen_adders[5].gen_reg_carry.i_reg' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'bpm_ddc_0/bpm_ddc_0/USER_LOGIC_I/cmp_bpm_ddc/cmp_cha_ddc_pipe/cmp_cic_decima
   tor_i/U0/i_synth/decimator.decimation_filter/int/gen_stages[4].gen_unfolded.i
   nt_comb_stage/gen_split_accum[1].gen_sum_struct.gen_sum/gen_structural.gen_no
   _dsp48.gen_adder[0].split_adder_n/gen_adders[0].gen_reg_carry.i_reg' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'bpm_ddc_0/bpm_ddc_0/USER_LOGIC_I/cmp_bpm_ddc/cmp_chb_ddc_pipe/cmp_cic_decima
   tor_q/U0/i_synth/decimator.decimation_filter/int/gen_stages[0].gen_unfolded.i
   nt_comb_stage/gen_split_accum[1].gen_sum_struct.gen_sum/gen_structural.gen_no
   _dsp48.gen_adder[0].split_adder_n/gen_adders[8].gen_reg_carry.i_reg' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'bpm_ddc_0/bpm_ddc_0/USER_LOGIC_I/cmp_bpm_ddc/cmp_chb_ddc_pipe/cmp_cic_decima
   tor_q/U0/i_synth/decimator.decimation_filter/int/gen_stages[1].gen_unfolded.i
   nt_comb_stage/gen_split_accum[1].gen_sum_struct.gen_sum/gen_structural.gen_no
   _dsp48.gen_adder[0].split_adder_n/gen_adders[8].gen_reg_carry.i_reg' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'bpm_ddc_0/bpm_ddc_0/USER_LOGIC_I/cmp_bpm_ddc/cmp_chb_ddc_pipe/cmp_cic_decima
   tor_q/U0/i_synth/decimator.decimation_filter/int/gen_stages[2].gen_unfolded.i
   nt_comb_stage/gen_split_accum[1].gen_sum_struct.gen_sum/gen_structural.gen_no
   _dsp48.gen_adder[0].split_adder_n/gen_adders[8].gen_reg_carry.i_reg' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'bpm_ddc_0/bpm_ddc_0/USER_LOGIC_I/cmp_bpm_ddc/cmp_chb_ddc_pipe/cmp_cic_decima
   tor_q/U0/i_synth/decimator.decimation_filter/int/gen_stages[3].gen_unfolded.i
   nt_comb_stage/gen_split_accum[1].gen_sum_struct.gen_sum/gen_structural.gen_no
   _dsp48.gen_adder[0].split_adder_n/gen_adders[5].gen_reg_carry.i_reg' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'bpm_ddc_0/bpm_ddc_0/USER_LOGIC_I/cmp_bpm_ddc/cmp_chb_ddc_pipe/cmp_cic_decima
   tor_q/U0/i_synth/decimator.decimation_filter/int/gen_stages[4].gen_unfolded.i
   nt_comb_stage/gen_split_accum[1].gen_sum_struct.gen_sum/gen_structural.gen_no
   _dsp48.gen_adder[0].split_adder_n/gen_adders[0].gen_reg_carry.i_reg' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'bpm_ddc_0/bpm_ddc_0/USER_LOGIC_I/cmp_bpm_ddc/cmp_chb_ddc_pipe/cmp_cic_decima
   tor_i/U0/i_synth/decimator.decimation_filter/int/gen_stages[0].gen_unfolded.i
   nt_comb_stage/gen_split_accum[1].gen_sum_struct.gen_sum/gen_structural.gen_no
   _dsp48.gen_adder[0].split_adder_n/gen_adders[8].gen_reg_carry.i_reg' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'bpm_ddc_0/bpm_ddc_0/USER_LOGIC_I/cmp_bpm_ddc/cmp_chb_ddc_pipe/cmp_cic_decima
   tor_i/U0/i_synth/decimator.decimation_filter/int/gen_stages[1].gen_unfolded.i
   nt_comb_stage/gen_split_accum[1].gen_sum_struct.gen_sum/gen_structural.gen_no
   _dsp48.gen_adder[0].split_adder_n/gen_adders[8].gen_reg_carry.i_reg' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'bpm_ddc_0/bpm_ddc_0/USER_LOGIC_I/cmp_bpm_ddc/cmp_chb_ddc_pipe/cmp_cic_decima
   tor_i/U0/i_synth/decimator.decimation_filter/int/gen_stages[2].gen_unfolded.i
   nt_comb_stage/gen_split_accum[1].gen_sum_struct.gen_sum/gen_structural.gen_no
   _dsp48.gen_adder[0].split_adder_n/gen_adders[8].gen_reg_carry.i_reg' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'bpm_ddc_0/bpm_ddc_0/USER_LOGIC_I/cmp_bpm_ddc/cmp_chb_ddc_pipe/cmp_cic_decima
   tor_i/U0/i_synth/decimator.decimation_filter/int/gen_stages[3].gen_unfolded.i
   nt_comb_stage/gen_split_accum[1].gen_sum_struct.gen_sum/gen_structural.gen_no
   _dsp48.gen_adder[0].split_adder_n/gen_adders[5].gen_reg_carry.i_reg' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'bpm_ddc_0/bpm_ddc_0/USER_LOGIC_I/cmp_bpm_ddc/cmp_chb_ddc_pipe/cmp_cic_decima
   tor_i/U0/i_synth/decimator.decimation_filter/int/gen_stages[4].gen_unfolded.i
   nt_comb_stage/gen_split_accum[1].gen_sum_struct.gen_sum/gen_structural.gen_no
   _dsp48.gen_adder[0].split_adder_n/gen_adders[0].gen_reg_carry.i_reg' has
   unconnected output pin
WARNING:NgdBuild:486 - Attribute "INIT_FILE" is not allowed on symbol
   "U0/i_synth/i_nonzero_fract.i_synth/opt_high_radix.i_nonzero_fract.i_high_rad
   ix/i_estimator/i_lut/i_synth_opt.i_synth/i_not_sandia.i_prim" of type
   "RAMB16".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "INIT_FILE" is not allowed on symbol
   "U0/i_synth/i_nonzero_fract.i_synth/opt_high_radix.i_nonzero_fract.i_high_rad
   ix/i_estimator/i_lut/i_synth_opt.i_synth/i_not_sandia.i_prim" of type
   "RAMB16".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "INIT_FILE" is not allowed on symbol
   "U0/i_synth/i_nonzero_fract.i_synth/opt_high_radix.i_nonzero_fract.i_high_rad
   ix/i_estimator/i_lut/i_synth_opt.i_synth/i_not_sandia.i_prim" of type
   "RAMB16".  This attribute will be ignored.
WARNING:NgdBuild:443 - SFF primitive
   'microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Using_FPGA.
   Gen_Bits[27].MEM_EX_Result_Inst' has unconnected output pin
WARNING:NgdBuild:452 - logical net 'bscan_tdo1' has no driver
WARNING:NgdBuild:452 - logical net 'N21' has no driver
WARNING:NgdBuild:452 - logical net 'N22' has no driver
WARNING:NgdBuild:452 - logical net 'N23' has no driver
WARNING:NgdBuild:452 - logical net 'N24' has no driver
WARNING:NgdBuild:452 - logical net 'N25' has no driver
WARNING:NgdBuild:452 - logical net 'N26' has no driver
WARNING:NgdBuild:452 - logical net 'N27' has no driver
WARNING:NgdBuild:452 - logical net 'N28' has no driver
WARNING:NgdBuild:452 - logical net 'N29' has no driver
WARNING:NgdBuild:452 - logical net 'N30' has no driver
WARNING:NgdBuild:483 - Attribute "INIT" on
   "XBPM_ADC_dma/XBPM_ADC_dma/s2mm_smpl_done" is on the wrong type of object. 
   Please see the Constraints Guide for more information on this attribute.
WARNING:NgdBuild:452 - logical net
   'axi4_0/axi4_0/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_s
   lots[1].gen_mi_write.wdata_mux_w/gen_wmux.mux_w/gen_fpga.hh<36>' has no
   driver
WARNING:NgdBuild:452 - logical net 'axi4_0/axi4_0/sf_cb_wuser<5>' has no driver
WARNING:NgdBuild:452 - logical net 'axi4_0/axi4_0/sf_cb_wuser<6>' has no driver
WARNING:NgdBuild:452 - logical net 'axi4_0/axi4_0/sf_cb_awuser<25>' has no
   driver
WARNING:NgdBuild:452 - logical net 'axi4_0/axi4_0/sf_cb_awuser<20>' has no
   driver
WARNING:NgdBuild:452 - logical net 'axi4_0/axi4_0/sf_cb_awuser<30>' has no
   driver
WARNING:NgdBuild:452 - logical net 'axi4_0/axi4_0/sf_cb_awuser<26>' has no
   driver
WARNING:NgdBuild:452 - logical net 'axi4_0/axi4_0/sf_cb_awuser<21>' has no
   driver
WARNING:NgdBuild:452 - logical net 'axi4_0/axi4_0/sf_cb_awuser<31>' has no
   driver
WARNING:NgdBuild:452 - logical net 'axi4_0/axi4_0/sf_cb_awuser<27>' has no
   driver
WARNING:NgdBuild:452 - logical net 'axi4_0/axi4_0/sf_cb_awuser<22>' has no
   driver
WARNING:NgdBuild:452 - logical net 'axi4_0/axi4_0/sf_cb_awuser<32>' has no
   driver
WARNING:NgdBuild:452 - logical net 'axi4_0/axi4_0/sf_cb_awuser<28>' has no
   driver
WARNING:NgdBuild:452 - logical net 'axi4_0/axi4_0/sf_cb_awuser<23>' has no
   driver
WARNING:NgdBuild:452 - logical net 'axi4_0/axi4_0/sf_cb_awuser<33>' has no
   driver
WARNING:NgdBuild:452 - logical net 'axi4_0/axi4_0/sf_cb_awuser<29>' has no
   driver
WARNING:NgdBuild:452 - logical net 'axi4_0/axi4_0/sf_cb_awuser<24>' has no
   driver
WARNING:NgdBuild:452 - logical net 'axi4_0/axi4_0/sf_cb_awuser<34>' has no
   driver
WARNING:NgdBuild:452 - logical net 'axi4_0/axi4_0/sf_cb_aruser<19>' has no
   driver
WARNING:NgdBuild:452 - logical net 'axi4_0/axi4_0/sf_cb_aruser<18>' has no
   driver
WARNING:NgdBuild:452 - logical net 'axi4_0/axi4_0/sf_cb_aruser<17>' has no
   driver
WARNING:NgdBuild:452 - logical net 'axi4_0/axi4_0/sf_cb_aruser<16>' has no
   driver
WARNING:NgdBuild:452 - logical net 'axi4_0/axi4_0/sf_cb_aruser<15>' has no
   driver
WARNING:NgdBuild:483 - Attribute "INIT" on
   "XBPM_DDC_dma/XBPM_DDC_dma/s2mm_smpl_done" is on the wrong type of object. 
   Please see the Constraints Guide for more information on this attribute.

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings: 124

Writing NGD file "system.ngd" ...
Total REAL time to NGDBUILD completion: 6 min  55 sec
Total CPU time to NGDBUILD completion:  6 min  52 sec

Writing NGDBUILD log file "system.bld"...

NGDBUILD done.



#----------------------------------------------#
# Starting program map
# map -o system_map.ncd -w -pr b -ol high -timing -detail system.ngd system.pcf 
#----------------------------------------------#
Release 13.4 - Map O.87xd (nt)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.4/ISE_DS/EDK/data/Xdh_PrimTypeLib.xda> with local file
<C:/Xilinx/13.4/ISE_DS/ISE/data/Xdh_PrimTypeLib.xda>
Using target part "6vlx240tff1156-1".
vvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvv
INFO:Security:56 - Part 'xc6vlx240t' is not a WebPack part.
WARNING:Security:9b - No 'ISE' feature version 2012.01 was available for part
'xc6vlx240t'.
WARNING:Security:42 - Your software subscription period has lapsed. Your current
version of Xilinx tools will continue to function, but you no longer qualify for
Xilinx software updates or new releases.
WARNING:Security:42 - Your software subscription period has lapsed. Your current
version of Xilinx tools will continue to function, but you no longer qualify for
Xilinx software updates or new releases.
----------------------------------------------------------------------
Mapping design into LUTs...
WARNING:MapLib:701 - Signal fmc150_if_dma_0_clk_to_fpga_p connected to top level
   port fmc150_if_dma_0_clk_to_fpga_p has been removed.
WARNING:MapLib:701 - Signal fmc150_if_dma_0_clk_to_fpga_n connected to top level
   port fmc150_if_dma_0_clk_to_fpga_n has been removed.
WARNING:MapLib:701 - Signal fmc150_if_dma_0_ext_trigger_p connected to top level
   port fmc150_if_dma_0_ext_trigger_p has been removed.
WARNING:MapLib:701 - Signal fmc150_if_dma_0_ext_trigger_n connected to top level
   port fmc150_if_dma_0_ext_trigger_n has been removed.
Writing file system_map.ngm...
Running directed packing...
WARNING:Pack:2574 - The F7 multiplexer symbol
   "fmc150_if_dma_0/fmc150_if_dma_0/USER_LOGIC_I/GND_28_o_slv_reg_write_sel[9]_equal_10_o<9>1_1" and its I1 input driver "fmc150_if_dma_0/XST_GND" were
   implemented suboptimally in the same slice component. The function generator
   could not be placed directly driving the F7 multiplexer. The design will
   exhibit suboptimal timing.
Running delay-based LUT packing...
Updating timing models...
WARNING:Timing:3223 - Timing constraint TS_ETHERNET_RX_MAC_ACLK_2_TX_MAC_ACLK = MAXDELAY FROM TIMEGRP "phy_clk_rx" TO TIMEGRP "phy_clk_tx" 8
   ns DATAPATHONLY ignored during timing analysis.
WARNING:Timing:3223 - Timing constraint TS_ETHERNET_TX_MAC_ACLK_2_RX_MAC_ACLK = MAXDELAY FROM TIMEGRP "phy_clk_tx" TO TIMEGRP "phy_clk_rx" 8
   ns DATAPATHONLY ignored during timing analysis.
WARNING:Timing:3223 - Timing constraint TS_ETHERNET_RX_MAC_ACLK_2_GTX_CLK = MAXDELAY FROM TIMEGRP "phy_clk_rx" TO TIMEGRP "clk_gtx" 8 ns
   DATAPATHONLY ignored during timing analysis.
WARNING:Timing:3223 - Timing constraint TS_ETHERNET_GTX_CLK_2_RX_MAC_ACLK = MAXDELAY FROM TIMEGRP "clk_gtx" TO TIMEGRP "phy_clk_rx" 8 ns
   DATAPATHONLY ignored during timing analysis.
WARNING:Timing:3223 - Timing constraint PATH "TS_CC_AB_path" TIG ignored during timing analysis.
WARNING:Timing:3223 - Timing constraint PATH "TS_CC_BA_path" TIG ignored during timing analysis.
INFO:Map:215 - The Interim Design Summary has been generated in the MAP Report
   (.mrp).
Running timing-driven placement...
Total REAL time at the beginning of Placer: 5 mins 42 secs 
Total CPU  time at the beginning of Placer: 5 mins 37 secs 

Phase 1.1  Initial Placement Analysis
Phase 1.1  Initial Placement Analysis (Checksum:6de5a371) REAL time: 6 mins 18 secs 

Phase 2.7  Design Feasibility Check
WARNING:Place:837 - Partially locked IO Bus is found. 
    Following components of the bus are not locked: 
   	 Comp: fmc150_if_dma_0_up_status<3>
   	 Comp: fmc150_if_dma_0_up_status<0>

INFO:Place:834 - Only a subset of IOs are locked. Out of 168 IOs, 166 are locked
   and 2 are not locked. If you would like to print the names of these IOs,
   please set the environment variable XIL_PAR_DESIGN_CHECK_VERBOSE to 1. 
Phase 2.7  Design Feasibility Check (Checksum:a7e084b7) REAL time: 6 mins 24 secs 

Phase 3.31  Local Placement Optimization
Phase 3.31  Local Placement Optimization (Checksum:cc990d17) REAL time: 6 mins 24 secs 

Phase 4.37  Local Placement Optimization
Phase 4.37  Local Placement Optimization (Checksum:cc990d17) REAL time: 6 mins 24 secs 

Phase 5.2  Initial Placement for Architecture Specific Features
...
......


There are 12 clock regions on the target FPGA device:
|------------------------------------------|------------------------------------------|
| CLOCKREGION_X0Y5:                        | CLOCKREGION_X1Y5:                        |
|   4 BUFRs available, 0 in use            |   2 BUFRs available, 0 in use            |
|   6 Regional Clock Spines, 0 in use      |   6 Regional Clock Spines, 0 in use      |
|   4 edge BUFIOs available, 0 in use      |   0 edge BUFIOs available, 0 in use      |
|   4 center BUFIOs available, 0 in use    |   4 center BUFIOs available, 0 in use    |
|                                          |                                          |
|------------------------------------------|------------------------------------------|
| CLOCKREGION_X0Y4:                        | CLOCKREGION_X1Y4:                        |
|   4 BUFRs available, 0 in use            |   2 BUFRs available, 0 in use            |
|   6 Regional Clock Spines, 1 in use      |   6 Regional Clock Spines, 1 in use      |
|   4 edge BUFIOs available, 0 in use      |   0 edge BUFIOs available, 0 in use      |
|   4 center BUFIOs available, 0 in use    |   4 center BUFIOs available, 0 in use    |
|                                          |                                          |
|------------------------------------------|------------------------------------------|
| CLOCKREGION_X0Y3:                        | CLOCKREGION_X1Y3:                        |
|   4 BUFRs available, 1 in use            |   2 BUFRs available, 1 in use            |
|   6 Regional Clock Spines, 1 in use      |   6 Regional Clock Spines, 1 in use      |
|   4 edge BUFIOs available, 0 in use      |   0 edge BUFIOs available, 0 in use      |
|   4 center BUFIOs available, 0 in use    |   4 center BUFIOs available, 1 in use    |
|                                          |                                          |
|------------------------------------------|------------------------------------------|
| CLOCKREGION_X0Y2:                        | CLOCKREGION_X1Y2:                        |
|   4 BUFRs available, 0 in use            |   2 BUFRs available, 0 in use            |
|   6 Regional Clock Spines, 1 in use      |   6 Regional Clock Spines, 2 in use      |
|   4 edge BUFIOs available, 0 in use      |   0 edge BUFIOs available, 0 in use      |
|   4 center BUFIOs available, 0 in use    |   4 center BUFIOs available, 0 in use    |
|                                          |                                          |
|------------------------------------------|------------------------------------------|
| CLOCKREGION_X0Y1:                        | CLOCKREGION_X1Y1:                        |
|   4 BUFRs available, 0 in use            |   2 BUFRs available, 1 in use            |
|   6 Regional Clock Spines, 0 in use      |   6 Regional Clock Spines, 1 in use      |
|   4 edge BUFIOs available, 0 in use      |   0 edge BUFIOs available, 0 in use      |
|   4 center BUFIOs available, 0 in use    |   4 center BUFIOs available, 1 in use    |
|                                          |                                          |
|------------------------------------------|------------------------------------------|
| CLOCKREGION_X0Y0:                        | CLOCKREGION_X1Y0:                        |
|   4 BUFRs available, 0 in use            |   2 BUFRs available, 0 in use            |
|   6 Regional Clock Spines, 0 in use      |   6 Regional Clock Spines, 1 in use      |
|   4 edge BUFIOs available, 0 in use      |   0 edge BUFIOs available, 0 in use      |
|   4 center BUFIOs available, 0 in use    |   4 center BUFIOs available, 0 in use    |
|                                          |                                          |
|------------------------------------------|------------------------------------------|


Clock-Region: <CLOCKREGION_X1Y1>
  key resource utilizations (used/available): edge-bufios - 0/0; center-bufios - 1/4; bufrs - 1/2; regional-clock-spines - 1/6
|-----------------------------------------------------------------------------------------------------------------------------------------------------------
|       |    clock    | BRAM |     |    |        |        |       |       |       |      |      |     |      |
|       |    region   | FIFO | DCM | GT | ILOGIC | OLOGIC |   FF  |  LUTM |  LUTL | MULT | EMAC | PPC | PCIe | <- (Types of Resources in Clock Region)
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------
|       | Upper Region| 108  |  0  |  0 |   40   |   40   | 24960 |  9920 | 15040 |  64  |   2  |  0  |   0  | <- Available resources in the upper region
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------
|       |CurrentRegion| 108  |  0  |  0 |   40   |   40   | 24000 |  9760 | 14240 |  64  |   0  |  0  |   1  | <- Available resources in the current region
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------
|       | Lower Region| 120  |  0  |  0 |   40   |   40   | 24960 |  9920 | 15040 |  64  |   0  |  0  |   0  | <- Available resources in the lower region
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------
| clock |    region   |                                                                                      -----------------------------------------------
|  type |  expansion  |                                                                                      | <IO/Regional clock Net Name>
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------
| BUFIO |             |   0  |  0  |  0 |   10   |    0   |     0 |     0 |     0 |   0  |   0  |  0  |   0  | "ETHERNET/ETHERNET/V6HARD_SYS.I_TEMAC/GEN_GMII.I_GMII/gmii_interface/gmii_rx_clk_bufio"
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------
|  BUFR | Upper/Lower |   2  |  0  |  0 |    0   |    0   |   605 |    14 |     0 |   0  |   1  |  0  |   0  | "ETHERNET/ETHERNET/V6HARD_SYS.I_TEMAC/GEN_GMII.I_GMII/rx_mac_aclk_int"
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------


Clock-Region: <CLOCKREGION_X0Y3>
  key resource utilizations (used/available): edge-bufios - 0/4; center-bufios - 0/4; bufrs - 1/4; regional-clock-spines - 1/6
|-----------------------------------------------------------------------------------------------------------------------------------------------------------
|       |    clock    | BRAM |     |    |        |        |       |       |       |      |      |     |      |
|       |    region   | FIFO | DCM | GT | ILOGIC | OLOGIC |   FF  |  LUTM |  LUTL | MULT | EMAC | PPC | PCIe | <- (Types of Resources in Clock Region)
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------
|       | Upper Region|  96  |  0  |  0 |   80   |   80   | 26880 |  9600 | 17280 |  64  |   0  |  0  |   0  | <- Available resources in the upper region
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------
|       |CurrentRegion|  96  |  0  |  0 |   80   |   80   | 23040 |  9600 | 13440 |  64  |   0  |  0  |   0  | <- Available resources in the current region
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------
|       | Lower Region|  96  |  0  |  0 |   80   |   80   | 23040 |  9600 | 13440 |  64  |   0  |  0  |   0  | <- Available resources in the lower region
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------
| clock |    region   |                                                                                      -----------------------------------------------
|  type |  expansion  |                                                                                      | <IO/Regional clock Net Name>
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------
|  BUFR | Upper/Lower |   0  |  0  |  0 |   14   |    0   |    28 |     0 |     0 |   0  |   0  |  0  |   0  | "fmc150_if_dma_0/fmc150_if_dma_0/USER_LOGIC_I/cmp_fmc150_testbench/adc_str"
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------


Clock-Region: <CLOCKREGION_X1Y3>
  key resource utilizations (used/available): edge-bufios - 0/0; center-bufios - 1/4; bufrs - 1/2; regional-clock-spines - 1/6
|-----------------------------------------------------------------------------------------------------------------------------------------------------------
|       |    clock    | BRAM |     |    |        |        |       |       |       |      |      |     |      |
|       |    region   | FIFO | DCM | GT | ILOGIC | OLOGIC |   FF  |  LUTM |  LUTL | MULT | EMAC | PPC | PCIe | <- (Types of Resources in Clock Region)
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------
|       | Upper Region| 108  |  0  |  0 |   40   |   40   | 24960 |  9920 | 15040 |  64  |   2  |  0  |   0  | <- Available resources in the upper region
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------
|       |CurrentRegion| 108  |  0  |  0 |   40   |   40   | 24000 |  9760 | 14240 |  64  |   0  |  0  |   1  | <- Available resources in the current region
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------
|       | Lower Region| 108  |  0  |  0 |   40   |   40   | 24960 |  9920 | 15040 |  64  |   2  |  0  |   0  | <- Available resources in the lower region
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------
| clock |    region   |                                                                                      -----------------------------------------------
|  type |  expansion  |                                                                                      | <IO/Regional clock Net Name>
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------
| BUFIO |             |   0  |  0  |  0 |    9   |    0   |     0 |     0 |     0 |   0  |   0  |  0  |   0  | "DDR3_SDRAM/DDR3_SDRAM/u_memc_ui_top/u_mem_intfc/phy_top0/clk_cpt"
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------
|  BUFR | Upper/Lower |   0  |  0  |  0 |    9   |    0   |   230 |     9 |     0 |   0  |   0  |  0  |   0  | "DDR3_SDRAM/DDR3_SDRAM/u_memc_ui_top/u_mem_intfc/phy_top0/clk_rsync<0>"
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------




######################################################################################
# REGIONAL CLOCKING RESOURCE DISTRIBUTION UCF REPORT:
#
# Number of Regional Clocking Regions in the device: 12  (6 clock spines in each)
# Number of Regional Clock Networks used in this design: 6 (each network can be
# composed of up to 3 clock spines and cover up to 3 regional clock regions)
# 
######################################################################################

# IO-Clock "ETHERNET/ETHERNET/V6HARD_SYS.I_TEMAC/GEN_GMII.I_GMII/gmii_interface/gmii_rx_clk_bufio" driven by
"BUFIODQS_X2Y4"
INST "ETHERNET/ETHERNET/V6HARD_SYS.I_TEMAC/GEN_GMII.I_GMII/gmii_interface/YES_IO_1.bufio_gmii_rx_clk" LOC =
"BUFIODQS_X2Y4" ;
NET "ETHERNET/ETHERNET/V6HARD_SYS.I_TEMAC/GEN_GMII.I_GMII/gmii_interface/gmii_rx_clk_bufio" TNM_NET =
"TN_ETHERNET/ETHERNET/V6HARD_SYS.I_TEMAC/GEN_GMII.I_GMII/gmii_interface/gmii_rx_clk_bufio" ;
TIMEGRP "TN_ETHERNET/ETHERNET/V6HARD_SYS.I_TEMAC/GEN_GMII.I_GMII/gmii_interface/gmii_rx_clk_bufio" AREA_GROUP =
"CLKAG_ETHERNET/ETHERNET/V6HARD_SYS.I_TEMAC/GEN_GMII.I_GMII/gmii_interface/gmii_rx_clk_bufio" ;
AREA_GROUP "CLKAG_ETHERNET/ETHERNET/V6HARD_SYS.I_TEMAC/GEN_GMII.I_GMII/gmii_interface/gmii_rx_clk_bufio" RANGE =
CLOCKREGION_X1Y1;


# IO-Clock "DDR3_SDRAM/DDR3_SDRAM/u_memc_ui_top/u_mem_intfc/phy_top0/clk_cpt" driven by "BUFIODQS_X2Y12"
INST "DDR3_SDRAM/DDR3_SDRAM/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_read/u_phy_rdclk_gen/gen_ck_cpt[0].u_bufio_cpt" LOC
= "BUFIODQS_X2Y12" ;
NET "DDR3_SDRAM/DDR3_SDRAM/u_memc_ui_top/u_mem_intfc/phy_top0/clk_cpt" TNM_NET =
"TN_DDR3_SDRAM/DDR3_SDRAM/u_memc_ui_top/u_mem_intfc/phy_top0/clk_cpt" ;
TIMEGRP "TN_DDR3_SDRAM/DDR3_SDRAM/u_memc_ui_top/u_mem_intfc/phy_top0/clk_cpt" AREA_GROUP =
"CLKAG_DDR3_SDRAM/DDR3_SDRAM/u_memc_ui_top/u_mem_intfc/phy_top0/clk_cpt" ;
AREA_GROUP "CLKAG_DDR3_SDRAM/DDR3_SDRAM/u_memc_ui_top/u_mem_intfc/phy_top0/clk_cpt" RANGE = CLOCKREGION_X1Y3;


# Regional-Clock "ETHERNET/ETHERNET/V6HARD_SYS.I_TEMAC/GEN_GMII.I_GMII/rx_mac_aclk_int" driven by "BUFR_X2Y2"
INST "ETHERNET/ETHERNET/V6HARD_SYS.I_TEMAC/GEN_GMII.I_GMII/gmii_interface/YES_IO_1.bufr_gmii_rx_clk" LOC = "BUFR_X2Y2" ;
NET "ETHERNET/ETHERNET/V6HARD_SYS.I_TEMAC/GEN_GMII.I_GMII/rx_mac_aclk_int" TNM_NET =
"TN_ETHERNET/ETHERNET/V6HARD_SYS.I_TEMAC/GEN_GMII.I_GMII/rx_mac_aclk_int" ;
TIMEGRP "TN_ETHERNET/ETHERNET/V6HARD_SYS.I_TEMAC/GEN_GMII.I_GMII/rx_mac_aclk_int" AREA_GROUP =
"CLKAG_ETHERNET/ETHERNET/V6HARD_SYS.I_TEMAC/GEN_GMII.I_GMII/rx_mac_aclk_int" ;
AREA_GROUP "CLKAG_ETHERNET/ETHERNET/V6HARD_SYS.I_TEMAC/GEN_GMII.I_GMII/rx_mac_aclk_int" RANGE = CLOCKREGION_X1Y1,
CLOCKREGION_X1Y2, CLOCKREGION_X1Y0;


# Regional-Clock "DDR3_SDRAM/DDR3_SDRAM/u_memc_ui_top/u_mem_intfc/phy_top0/clk_rsync<0>" driven by "BUFR_X2Y6"
INST "DDR3_SDRAM/DDR3_SDRAM/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_read/u_phy_rdclk_gen/gen_loop_col0.u_bufr_rsync"
LOC = "BUFR_X2Y6" ;
NET "DDR3_SDRAM/DDR3_SDRAM/u_memc_ui_top/u_mem_intfc/phy_top0/clk_rsync<0>" TNM_NET =
"TN_DDR3_SDRAM/DDR3_SDRAM/u_memc_ui_top/u_mem_intfc/phy_top0/clk_rsync<0>" ;
TIMEGRP "TN_DDR3_SDRAM/DDR3_SDRAM/u_memc_ui_top/u_mem_intfc/phy_top0/clk_rsync<0>" AREA_GROUP =
"CLKAG_DDR3_SDRAM/DDR3_SDRAM/u_memc_ui_top/u_mem_intfc/phy_top0/clk_rsync<0>" ;
AREA_GROUP "CLKAG_DDR3_SDRAM/DDR3_SDRAM/u_memc_ui_top/u_mem_intfc/phy_top0/clk_rsync<0>" RANGE = CLOCKREGION_X1Y3,
CLOCKREGION_X1Y4, CLOCKREGION_X1Y2;


# Regional-Clock "fmc150_if_dma_0/fmc150_if_dma_0/USER_LOGIC_I/cmp_fmc150_testbench/adc_str" driven by "BUFR_X0Y6"
INST "fmc150_if_dma_0/fmc150_if_dma_0/USER_LOGIC_I/cmp_fmc150_testbench/cmp_adc_if/cmp_adc_str/cmp_bufr" LOC =
"BUFR_X0Y6" ;
NET "fmc150_if_dma_0/fmc150_if_dma_0/USER_LOGIC_I/cmp_fmc150_testbench/adc_str" TNM_NET =
"TN_fmc150_if_dma_0/fmc150_if_dma_0/USER_LOGIC_I/cmp_fmc150_testbench/adc_str" ;
TIMEGRP "TN_fmc150_if_dma_0/fmc150_if_dma_0/USER_LOGIC_I/cmp_fmc150_testbench/adc_str" AREA_GROUP =
"CLKAG_fmc150_if_dma_0/fmc150_if_dma_0/USER_LOGIC_I/cmp_fmc150_testbench/adc_str" ;
AREA_GROUP "CLKAG_fmc150_if_dma_0/fmc150_if_dma_0/USER_LOGIC_I/cmp_fmc150_testbench/adc_str" RANGE = CLOCKREGION_X0Y3,
CLOCKREGION_X0Y4, CLOCKREGION_X0Y2;


Phase 5.2  Initial Placement for Architecture Specific Features (Checksum:b9b42cae) REAL time: 7 mins 39 secs 

Phase 6.36  Local Placement Optimization
Phase 6.36  Local Placement Optimization (Checksum:b9b42cae) REAL time: 7 mins 39 secs 

...
........................................

...................................................................
Phase 7.30  Global Clock Region Assignment


######################################################################################
# GLOBAL CLOCK NET DISTRIBUTION UCF REPORT:
#
# Number of Global Clock Regions : 12
# Number of Global Clock Networks: 13
#
# Clock Region Assignment: SUCCESSFUL

# Location of Clock Components
INST "fmc150_if_dma_0/fmc150_if_dma_0/USER_LOGIC_I/cmp_fmc150_testbench/cmp_fmc150_ctrl/cdce72010_ctrl_inst/serial_clk_BUFG" LOC = "BUFGCTRL_X0Y28" ;
INST "fmc150_if_dma_0/fmc150_if_dma_0/USER_LOGIC_I/cmp_fmc150_testbench/cmp_adc_str_out_bufg" LOC = "BUFGCTRL_X0Y5" ;
INST "fmc150_if_dma_0/fmc150_if_dma_0/USER_LOGIC_I/cmp_fmc150_testbench/cmp_adc_str_2x_out_bufg" LOC = "BUFGCTRL_X0Y6" ;
INST "SysACE_CLK_BUFGP/BUFG" LOC = "BUFGCTRL_X0Y8" ;
INST "fmc150_if_dma_0/fmc150_if_dma_0/USER_LOGIC_I/cmp_fmc150_testbench/cmp_fmc150_ctrl/cdce72010_ctrl_inst/clk_div_3_BUFG" LOC = "BUFGCTRL_X0Y29" ;
INST "chipscope_icon_0/chipscope_icon_0/i_chipscope_icon_0/U0/U_ICON/I_YES_BSCAN.U_BS/I_USE_SOFTBSCAN_EQ0.I_USE_XST_TCK_WORKAROUND_EQ1.U_ICON_BSCAN_BUFG/U_BUFG" LOC = "BUFGCTRL_X0Y30" ;
INST "clock_generator_0/clock_generator_0/MMCM0_CLKOUT0_BUFG_INST" LOC = "BUFGCTRL_X0Y2" ;
INST "clock_generator_0/clock_generator_0/MMCM0_CLKOUT1_BUFG_INST" LOC = "BUFGCTRL_X0Y3" ;
INST "clock_generator_0/clock_generator_0/MMCM0_CLKOUT2_BUFG_INST" LOC = "BUFGCTRL_X0Y4" ;
INST "clock_generator_0/clock_generator_0/MMCM2_CLKOUT0_BUFG_INST" LOC = "BUFGCTRL_X0Y1" ;
INST "ETHERNET/ETHERNET/V6HARD_SYS.I_TEMAC/GEN_GMII.I_GMII/BUFGMUX_SPEED_CLK" LOC = "BUFGCTRL_X0Y0" ;
INST "fmc150_if_dma_0/fmc150_if_dma_0/USER_LOGIC_I/cmp_fmc150_testbench/cmp_clkf_bufg" LOC = "BUFGCTRL_X0Y7" ;
INST "debug_module/debug_module/BUFG_DRCK" LOC = "BUFGCTRL_X0Y31" ;
INST "SysACE_CLK" LOC = "AE16" ;
INST "ETHERNET_MII_TX_CLK" LOC = "AD12" ;
INST "CLK_P" LOC = "J9" ;
INST "DDR3_SDRAM/DDR3_SDRAM/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_read/u_phy_rdclk_gen/gen_loop_col0.u_bufr_rsync" LOC = "BUFR_X2Y6" ;
INST "fmc150_if_dma_0/fmc150_if_dma_0/USER_LOGIC_I/cmp_fmc150_testbench/cmp_adc_if/cmp_adc_str/cmp_bufr" LOC = "BUFR_X0Y6" ;
INST "ETHERNET/ETHERNET/V6HARD_SYS.I_TEMAC/GEN_GMII.I_GMII/gmii_interface/YES_IO_1.bufr_gmii_rx_clk" LOC = "BUFR_X2Y2" ;
INST "clock_generator_0/clock_generator_0/MMCM0_INST/MMCM_ADV_inst" LOC = "MMCM_ADV_X0Y5" ;
INST "clock_generator_0/clock_generator_0/MMCM2_INST/MMCM_ADV_inst" LOC = "MMCM_ADV_X0Y0" ;
INST "fmc150_if_dma_0/fmc150_if_dma_0/USER_LOGIC_I/cmp_fmc150_testbench/cmp_mmcm_adc" LOC = "MMCM_ADV_X0Y4" ;

# fmc150_if_dma_0/fmc150_if_dma_0/USER_LOGIC_I/cmp_fmc150_testbench/cmp_fmc150_ctrl/cdce72010_ctrl_inst/serial_clk_BUFG driven by BUFGCTRL_X0Y28
NET "fmc150_if_dma_0/fmc150_if_dma_0/USER_LOGIC_I/cmp_fmc150_testbench/cmp_fmc150_ctrl/cdce72010_ctrl_inst/serial_clk_BUFG" TNM_NET = "TN_fmc150_if_dma_0/fmc150_if_dma_0/USER_LOGIC_I/cmp_fmc150_testbench/cmp_fmc150_ctrl/cdce72010_ctrl_inst/serial_clk_BUFG" ;
TIMEGRP "TN_fmc150_if_dma_0/fmc150_if_dma_0/USER_LOGIC_I/cmp_fmc150_testbench/cmp_fmc150_ctrl/cdce72010_ctrl_inst/serial_clk_BUFG" AREA_GROUP = "CLKAG_fmc150_if_dma_0/fmc150_if_dma_0/USER_LOGIC_I/cmp_fmc150_testbench/cmp_fmc150_ctrl/cdce72010_ctrl_inst/serial_clk_BUFG" ;
AREA_GROUP "CLKAG_fmc150_if_dma_0/fmc150_if_dma_0/USER_LOGIC_I/cmp_fmc150_testbench/cmp_fmc150_ctrl/cdce72010_ctrl_inst/serial_clk_BUFG" RANGE =   CLOCKREGION_X0Y0, CLOCKREGION_X1Y0, CLOCKREGION_X0Y1, CLOCKREGION_X1Y1, CLOCKREGION_X0Y2, CLOCKREGION_X1Y2, CLOCKREGION_X0Y3, CLOCKREGION_X1Y3, CLOCKREGION_X0Y4, CLOCKREGION_X1Y4, CLOCKREGION_X0Y5, CLOCKREGION_X1Y5 ;

# bpm_ddc_0_bpm_ddc_debug_clk_o_0 driven by BUFGCTRL_X0Y5
NET "bpm_ddc_0_bpm_ddc_debug_clk_o_0" TNM_NET = "TN_bpm_ddc_0_bpm_ddc_debug_clk_o_0" ;
TIMEGRP "TN_bpm_ddc_0_bpm_ddc_debug_clk_o_0" AREA_GROUP = "CLKAG_bpm_ddc_0_bpm_ddc_debug_clk_o_0" ;
AREA_GROUP "CLKAG_bpm_ddc_0_bpm_ddc_debug_clk_o_0" RANGE =   CLOCKREGION_X0Y0, CLOCKREGION_X1Y0, CLOCKREGION_X0Y1, CLOCKREGION_X1Y1, CLOCKREGION_X0Y2, CLOCKREGION_X1Y2, CLOCKREGION_X0Y3, CLOCKREGION_X1Y3, CLOCKREGION_X0Y4, CLOCKREGION_X1Y4, CLOCKREGION_X0Y5, CLOCKREGION_X1Y5 ;

# fmc150_if_dma_0/fmc150_if_dma_0/USER_LOGIC_I/cmp_fmc150_testbench/clk_adc_2x driven by BUFGCTRL_X0Y6
NET "fmc150_if_dma_0/fmc150_if_dma_0/USER_LOGIC_I/cmp_fmc150_testbench/clk_adc_2x" TNM_NET = "TN_fmc150_if_dma_0/fmc150_if_dma_0/USER_LOGIC_I/cmp_fmc150_testbench/clk_adc_2x" ;
TIMEGRP "TN_fmc150_if_dma_0/fmc150_if_dma_0/USER_LOGIC_I/cmp_fmc150_testbench/clk_adc_2x" AREA_GROUP = "CLKAG_fmc150_if_dma_0/fmc150_if_dma_0/USER_LOGIC_I/cmp_fmc150_testbench/clk_adc_2x" ;
AREA_GROUP "CLKAG_fmc150_if_dma_0/fmc150_if_dma_0/USER_LOGIC_I/cmp_fmc150_testbench/clk_adc_2x" RANGE =   CLOCKREGION_X0Y3, CLOCKREGION_X1Y3, CLOCKREGION_X0Y4, CLOCKREGION_X1Y4, CLOCKREGION_X0Y5, CLOCKREGION_X1Y5 ;

# SysACE_CLK_BUFGP driven by BUFGCTRL_X0Y8
NET "SysACE_CLK_BUFGP" TNM_NET = "TN_SysACE_CLK_BUFGP" ;
TIMEGRP "TN_SysACE_CLK_BUFGP" AREA_GROUP = "CLKAG_SysACE_CLK_BUFGP" ;
AREA_GROUP "CLKAG_SysACE_CLK_BUFGP" RANGE =   CLOCKREGION_X0Y0, CLOCKREGION_X1Y0, CLOCKREGION_X0Y1, CLOCKREGION_X1Y1, CLOCKREGION_X0Y2, CLOCKREGION_X1Y2, CLOCKREGION_X0Y3, CLOCKREGION_X1Y3, CLOCKREGION_X0Y4, CLOCKREGION_X1Y4, CLOCKREGION_X0Y5, CLOCKREGION_X1Y5 ;

# fmc150_if_dma_0/fmc150_if_dma_0/USER_LOGIC_I/cmp_fmc150_testbench/cmp_fmc150_ctrl/cdce72010_ctrl_inst/clk_div_3_BUFG driven by BUFGCTRL_X0Y29
NET "fmc150_if_dma_0/fmc150_if_dma_0/USER_LOGIC_I/cmp_fmc150_testbench/cmp_fmc150_ctrl/cdce72010_ctrl_inst/clk_div_3_BUFG" TNM_NET = "TN_fmc150_if_dma_0/fmc150_if_dma_0/USER_LOGIC_I/cmp_fmc150_testbench/cmp_fmc150_ctrl/cdce72010_ctrl_inst/clk_div_3_BUFG" ;
TIMEGRP "TN_fmc150_if_dma_0/fmc150_if_dma_0/USER_LOGIC_I/cmp_fmc150_testbench/cmp_fmc150_ctrl/cdce72010_ctrl_inst/clk_div_3_BUFG" AREA_GROUP = "CLKAG_fmc150_if_dma_0/fmc150_if_dma_0/USER_LOGIC_I/cmp_fmc150_testbench/cmp_fmc150_ctrl/cdce72010_ctrl_inst/clk_div_3_BUFG" ;
AREA_GROUP "CLKAG_fmc150_if_dma_0/fmc150_if_dma_0/USER_LOGIC_I/cmp_fmc150_testbench/cmp_fmc150_ctrl/cdce72010_ctrl_inst/clk_div_3_BUFG" RANGE =   CLOCKREGION_X0Y0, CLOCKREGION_X1Y0, CLOCKREGION_X0Y1, CLOCKREGION_X1Y1, CLOCKREGION_X0Y2, CLOCKREGION_X1Y2, CLOCKREGION_X0Y3, CLOCKREGION_X1Y3, CLOCKREGION_X0Y4, CLOCKREGION_X1Y4, CLOCKREGION_X0Y5, CLOCKREGION_X1Y5 ;

# chipscope_icon_0_control0<0> driven by BUFGCTRL_X0Y30
NET "chipscope_icon_0_control0<0>" TNM_NET = "TN_chipscope_icon_0_control0<0>" ;
TIMEGRP "TN_chipscope_icon_0_control0<0>" AREA_GROUP = "CLKAG_chipscope_icon_0_control0<0>" ;
AREA_GROUP "CLKAG_chipscope_icon_0_control0<0>" RANGE =   CLOCKREGION_X0Y0, CLOCKREGION_X1Y0, CLOCKREGION_X0Y1, CLOCKREGION_X1Y1, CLOCKREGION_X0Y2, CLOCKREGION_X1Y2, CLOCKREGION_X0Y3, CLOCKREGION_X1Y3, CLOCKREGION_X0Y4, CLOCKREGION_X1Y4, CLOCKREGION_X0Y5, CLOCKREGION_X1Y5 ;

# clk_100_0000MHzMMCM0 driven by BUFGCTRL_X0Y2
NET "clk_100_0000MHzMMCM0" TNM_NET = "TN_clk_100_0000MHzMMCM0" ;
TIMEGRP "TN_clk_100_0000MHzMMCM0" AREA_GROUP = "CLKAG_clk_100_0000MHzMMCM0" ;
AREA_GROUP "CLKAG_clk_100_0000MHzMMCM0" RANGE =   CLOCKREGION_X0Y0, CLOCKREGION_X1Y0, CLOCKREGION_X0Y1, CLOCKREGION_X1Y1, CLOCKREGION_X0Y2, CLOCKREGION_X1Y2, CLOCKREGION_X0Y3, CLOCKREGION_X1Y3, CLOCKREGION_X0Y4, CLOCKREGION_X1Y4, CLOCKREGION_X0Y5, CLOCKREGION_X1Y5 ;

# bpm_ddc_0_dma_debug_clk_o_0 driven by BUFGCTRL_X0Y3
NET "bpm_ddc_0_dma_debug_clk_o_0" TNM_NET = "TN_bpm_ddc_0_dma_debug_clk_o_0" ;
TIMEGRP "TN_bpm_ddc_0_dma_debug_clk_o_0" AREA_GROUP = "CLKAG_bpm_ddc_0_dma_debug_clk_o_0" ;
AREA_GROUP "CLKAG_bpm_ddc_0_dma_debug_clk_o_0" RANGE =   CLOCKREGION_X0Y0, CLOCKREGION_X1Y0, CLOCKREGION_X0Y1, CLOCKREGION_X1Y1, CLOCKREGION_X0Y2, CLOCKREGION_X1Y2, CLOCKREGION_X0Y3, CLOCKREGION_X1Y3, CLOCKREGION_X0Y4, CLOCKREGION_X1Y4, CLOCKREGION_X0Y5, CLOCKREGION_X1Y5 ;

# clk_400_0000MHzMMCM0 driven by BUFGCTRL_X0Y4
NET "clk_400_0000MHzMMCM0" TNM_NET = "TN_clk_400_0000MHzMMCM0" ;
TIMEGRP "TN_clk_400_0000MHzMMCM0" AREA_GROUP = "CLKAG_clk_400_0000MHzMMCM0" ;
AREA_GROUP "CLKAG_clk_400_0000MHzMMCM0" RANGE =   CLOCKREGION_X0Y0, CLOCKREGION_X1Y0, CLOCKREGION_X0Y1, CLOCKREGION_X1Y1, CLOCKREGION_X0Y2, CLOCKREGION_X1Y2, CLOCKREGION_X0Y3, CLOCKREGION_X1Y3, CLOCKREGION_X0Y4, CLOCKREGION_X1Y4, CLOCKREGION_X0Y5, CLOCKREGION_X1Y5 ;

# clk_125_0000MHz driven by BUFGCTRL_X0Y1
NET "clk_125_0000MHz" TNM_NET = "TN_clk_125_0000MHz" ;
TIMEGRP "TN_clk_125_0000MHz" AREA_GROUP = "CLKAG_clk_125_0000MHz" ;
AREA_GROUP "CLKAG_clk_125_0000MHz" RANGE =   CLOCKREGION_X0Y0, CLOCKREGION_X1Y0, CLOCKREGION_X0Y1, CLOCKREGION_X1Y1, CLOCKREGION_X0Y2, CLOCKREGION_X1Y2, CLOCKREGION_X0Y3, CLOCKREGION_X1Y3, CLOCKREGION_X0Y4, CLOCKREGION_X1Y4, CLOCKREGION_X0Y5, CLOCKREGION_X1Y5 ;

# ETHERNET/ETHERNET/V6HARD_SYS.I_TEMAC/GEN_GMII.I_GMII/tx_mac_aclk_int driven by BUFGCTRL_X0Y0
NET "ETHERNET/ETHERNET/V6HARD_SYS.I_TEMAC/GEN_GMII.I_GMII/tx_mac_aclk_int" TNM_NET = "TN_ETHERNET/ETHERNET/V6HARD_SYS.I_TEMAC/GEN_GMII.I_GMII/tx_mac_aclk_int" ;
TIMEGRP "TN_ETHERNET/ETHERNET/V6HARD_SYS.I_TEMAC/GEN_GMII.I_GMII/tx_mac_aclk_int" AREA_GROUP = "CLKAG_ETHERNET/ETHERNET/V6HARD_SYS.I_TEMAC/GEN_GMII.I_GMII/tx_mac_aclk_int" ;
AREA_GROUP "CLKAG_ETHERNET/ETHERNET/V6HARD_SYS.I_TEMAC/GEN_GMII.I_GMII/tx_mac_aclk_int" RANGE =   CLOCKREGION_X0Y0, CLOCKREGION_X1Y0, CLOCKREGION_X0Y1, CLOCKREGION_X1Y1, CLOCKREGION_X0Y2, CLOCKREGION_X1Y2, CLOCKREGION_X0Y3, CLOCKREGION_X1Y3, CLOCKREGION_X0Y4, CLOCKREGION_X1Y4, CLOCKREGION_X0Y5, CLOCKREGION_X1Y5 ;

# fmc150_if_dma_0/fmc150_if_dma_0/USER_LOGIC_I/cmp_fmc150_testbench/adc_str_fbin driven by BUFGCTRL_X0Y7
NET "fmc150_if_dma_0/fmc150_if_dma_0/USER_LOGIC_I/cmp_fmc150_testbench/adc_str_fbin" TNM_NET = "TN_fmc150_if_dma_0/fmc150_if_dma_0/USER_LOGIC_I/cmp_fmc150_testbench/adc_str_fbin" ;
TIMEGRP "TN_fmc150_if_dma_0/fmc150_if_dma_0/USER_LOGIC_I/cmp_fmc150_testbench/adc_str_fbin" AREA_GROUP = "CLKAG_fmc150_if_dma_0/fmc150_if_dma_0/USER_LOGIC_I/cmp_fmc150_testbench/adc_str_fbin" ;
AREA_GROUP "CLKAG_fmc150_if_dma_0/fmc150_if_dma_0/USER_LOGIC_I/cmp_fmc150_testbench/adc_str_fbin" RANGE =   CLOCKREGION_X0Y0, CLOCKREGION_X1Y0, CLOCKREGION_X0Y1, CLOCKREGION_X1Y1, CLOCKREGION_X0Y2, CLOCKREGION_X1Y2 ;

# microblaze_0_debug_Dbg_Clk driven by BUFGCTRL_X0Y31
NET "microblaze_0_debug_Dbg_Clk" TNM_NET = "TN_microblaze_0_debug_Dbg_Clk" ;
TIMEGRP "TN_microblaze_0_debug_Dbg_Clk" AREA_GROUP = "CLKAG_microblaze_0_debug_Dbg_Clk" ;
AREA_GROUP "CLKAG_microblaze_0_debug_Dbg_Clk" RANGE =   CLOCKREGION_X0Y0, CLOCKREGION_X1Y0, CLOCKREGION_X0Y1, CLOCKREGION_X1Y1, CLOCKREGION_X0Y2, CLOCKREGION_X1Y2, CLOCKREGION_X0Y3, CLOCKREGION_X1Y3, CLOCKREGION_X0Y4, CLOCKREGION_X1Y4, CLOCKREGION_X0Y5, CLOCKREGION_X1Y5 ;

# NOTE: 
# This report is provided to help reproduce successful clock-region 
# assignments. The report provides range constraints for all global 
# clock networks, in a format that is directly usable in ucf files. 
#
#END of Global Clock Net Distribution UCF Constraints
######################################################################################


######################################################################################
GLOBAL CLOCK NET LOADS DISTRIBUTION REPORT:

Number of Global Clock Regions : 12
Number of Global Clock Networks: 20

Clock Region Assignment: SUCCESSFUL

Clock-Region: <CLOCKREGION_X0Y0> 
 key resource utilizations (used/available): global-clocks - 2/12 ;
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
   BRAM |   MMCM |     GT |    IOB | ILOGIC | OLOGIC |   MULT |   BUFG |  TEMAC |   PCIE | IDLYCT | LUTRAM |     FF | <- (Types of Resources in this  Region)
   FIFO |        |        |        |        |        |        |        |        |        |        |        |        |
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
     96 |      2 |      0 |     80 |     80 |     80 |     64 |      0 |      0 |      0 |      2 |   9600 |  26880 | <- (Available Resources in this Region)
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
        |        |        |        |        |        |        |        |        |        |        |        |        | <Global clock Net Name>
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      8 |      0 |      0 |      0 |      0 |      0 |      1 |      0 |      0 |      0 |      0 |    424 |   1575 |clk_100_0000MHzMMCM0
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |     20 |microblaze_0_debug_Dbg_Clk
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      8 |      0 |      0 |      0 |      0 |      0 |      1 |      0 |      0 |      0 |      0 |    424 |   1595 | Total 
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------


Clock-Region: <CLOCKREGION_X1Y0> 
 key resource utilizations (used/available): global-clocks - 4/12 ;
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
   BRAM |   MMCM |     GT |    IOB | ILOGIC | OLOGIC |   MULT |   BUFG |  TEMAC |   PCIE | IDLYCT | LUTRAM |     FF | <- (Types of Resources in this  Region)
   FIFO |        |        |        |        |        |        |        |        |        |        |        |        |
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
    120 |      0 |      4 |     40 |     40 |     40 |     64 |      0 |      0 |      0 |      1 |   9920 |  24960 | <- (Available Resources in this Region)
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
        |        |        |        |        |        |        |        |        |        |        |        |        | <Global clock Net Name>
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      2 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |    168 |ETHERNET/ETHERNET/V6HARD_SYS.I_TEMAC/GEN_GMII.I_GMII/tx_mac_aclk_int
      0 |      0 |      0 |      0 |      8 |     18 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |SysACE_CLK_BUFGP
      4 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |     50 |    594 |clk_100_0000MHzMMCM0
      2 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      5 |fmc150_if_dma_0/fmc150_if_dma_0/USER_LOGIC_I/cmp_fmc150_testbench/cmp_fmc150_ctrl/cdce72010_ctrl_inst/serial_clk_BUFG
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      8 |      0 |      0 |      0 |      8 |     18 |      0 |      0 |      0 |      0 |      0 |     50 |    767 | Total 
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------


Clock-Region: <CLOCKREGION_X0Y1> 
 key resource utilizations (used/available): global-clocks - 5/12 ;
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
   BRAM |   MMCM |     GT |    IOB | ILOGIC | OLOGIC |   MULT |   BUFG |  TEMAC |   PCIE | IDLYCT | LUTRAM |     FF | <- (Types of Resources in this  Region)
   FIFO |        |        |        |        |        |        |        |        |        |        |        |        |
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
     96 |      2 |      0 |     80 |     80 |     80 |     64 |      0 |      0 |      0 |      2 |   9600 |  26880 | <- (Available Resources in this Region)
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
        |        |        |        |        |        |        |        |        |        |        |        |        | <Global clock Net Name>
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |     14 |SysACE_CLK_BUFGP
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |     85 |bpm_ddc_0_dma_debug_clk_o_0
      4 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |    620 |   3749 |clk_100_0000MHzMMCM0
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |     45 |fmc150_if_dma_0/fmc150_if_dma_0/USER_LOGIC_I/cmp_fmc150_testbench/cmp_fmc150_ctrl/cdce72010_ctrl_inst/serial_clk_BUFG
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |     47 |    131 |microblaze_0_debug_Dbg_Clk
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      4 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |    667 |   4024 | Total 
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------


Clock-Region: <CLOCKREGION_X1Y1> 
 key resource utilizations (used/available): global-clocks - 8/12 ;
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
   BRAM |   MMCM |     GT |    IOB | ILOGIC | OLOGIC |   MULT |   BUFG |  TEMAC |   PCIE | IDLYCT | LUTRAM |     FF | <- (Types of Resources in this  Region)
   FIFO |        |        |        |        |        |        |        |        |        |        |        |        |
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
    108 |      0 |      4 |     40 |     40 |     40 |     64 |      0 |      0 |      1 |      1 |   9760 |  24000 | <- (Available Resources in this Region)
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
        |        |        |        |        |        |        |        |        |        |        |        |        | <Global clock Net Name>
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      0 |      0 |      0 |      0 |      0 |     11 |      0 |      0 |      0 |      0 |      0 |      0 |     71 |ETHERNET/ETHERNET/V6HARD_SYS.I_TEMAC/GEN_GMII.I_GMII/tx_mac_aclk_int
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |     12 |SysACE_CLK_BUFGP
      3 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |bpm_ddc_0_bpm_ddc_debug_clk_o_0
     18 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      1 |    225 |    353 |bpm_ddc_0_dma_debug_clk_o_0
     15 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |     64 |     24 |chipscope_icon_0_control0<0>
      1 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |    738 |   1981 |clk_100_0000MHzMMCM0
      0 |      0 |      0 |      0 |      0 |      1 |      0 |      0 |      0 |      0 |      0 |      4 |     17 |clk_125_0000MHz
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |     65 |fmc150_if_dma_0/fmc150_if_dma_0/USER_LOGIC_I/cmp_fmc150_testbench/cmp_fmc150_ctrl/cdce72010_ctrl_inst/serial_clk_BUFG
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
     37 |      0 |      0 |      0 |      0 |     12 |      0 |      0 |      0 |      0 |      1 |   1031 |   2523 | Total 
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------


Clock-Region: <CLOCKREGION_X0Y2> 
 key resource utilizations (used/available): global-clocks - 6/12 ;
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
   BRAM |   MMCM |     GT |    IOB | ILOGIC | OLOGIC |   MULT |   BUFG |  TEMAC |   PCIE | IDLYCT | LUTRAM |     FF | <- (Types of Resources in this  Region)
   FIFO |        |        |        |        |        |        |        |        |        |        |        |        |
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
     96 |      2 |      0 |     80 |     80 |     80 |     64 |     16 |      0 |      0 |      2 |   9600 |  23040 | <- (Available Resources in this Region)
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
        |        |        |        |        |        |        |        |        |        |        |        |        | <Global clock Net Name>
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      7 |      0 |      0 |      0 |      0 |      0 |     27 |      0 |      0 |      0 |      0 |      0 |   1330 |bpm_ddc_0_bpm_ddc_debug_clk_o_0
      4 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |    158 |    828 |bpm_ddc_0_dma_debug_clk_o_0
      0 |      0 |      0 |      0 |      1 |      1 |      0 |      0 |      0 |      0 |      0 |     42 |   1017 |clk_100_0000MHzMMCM0
      1 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |     79 |fmc150_if_dma_0/fmc150_if_dma_0/USER_LOGIC_I/cmp_fmc150_testbench/cmp_fmc150_ctrl/cdce72010_ctrl_inst/clk_div_3_BUFG
      2 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |    182 |fmc150_if_dma_0/fmc150_if_dma_0/USER_LOGIC_I/cmp_fmc150_testbench/cmp_fmc150_ctrl/cdce72010_ctrl_inst/serial_clk_BUFG
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      6 |     27 |microblaze_0_debug_Dbg_Clk
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
     14 |      0 |      0 |      0 |      1 |      1 |     27 |      0 |      0 |      0 |      0 |    206 |   3463 | Total 
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------


Clock-Region: <CLOCKREGION_X1Y2> 
 key resource utilizations (used/available): global-clocks - 5/12 ;
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
   BRAM |   MMCM |     GT |    IOB | ILOGIC | OLOGIC |   MULT |   BUFG |  TEMAC |   PCIE | IDLYCT | LUTRAM |     FF | <- (Types of Resources in this  Region)
   FIFO |        |        |        |        |        |        |        |        |        |        |        |        |
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
    108 |      0 |      4 |     40 |     40 |     40 |     64 |      0 |      2 |      0 |      1 |   9920 |  24960 | <- (Available Resources in this Region)
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
        |        |        |        |        |        |        |        |        |        |        |        |        | <Global clock Net Name>
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      1 |      0 |      0 |      0 |     40 |ETHERNET/ETHERNET/V6HARD_SYS.I_TEMAC/GEN_GMII.I_GMII/tx_mac_aclk_int
      9 |      0 |      0 |      0 |      0 |      0 |      3 |      0 |      0 |      0 |      0 |      0 |    230 |bpm_ddc_0_bpm_ddc_debug_clk_o_0
     28 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |    787 |   3774 |bpm_ddc_0_dma_debug_clk_o_0
     14 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |     13 |     45 |chipscope_icon_0_control0<0>
      3 |      0 |      0 |      0 |      1 |      0 |      0 |      0 |      1 |      0 |      0 |    304 |   1819 |clk_100_0000MHzMMCM0
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
     54 |      0 |      0 |      0 |      1 |      0 |      3 |      0 |      2 |      0 |      0 |   1104 |   5908 | Total 
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------


Clock-Region: <CLOCKREGION_X0Y3> 
 key resource utilizations (used/available): global-clocks - 7/12 ;
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
   BRAM |   MMCM |     GT |    IOB | ILOGIC | OLOGIC |   MULT |   BUFG |  TEMAC |   PCIE | IDLYCT | LUTRAM |     FF | <- (Types of Resources in this  Region)
   FIFO |        |        |        |        |        |        |        |        |        |        |        |        |
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
     96 |      2 |      0 |     80 |     80 |     80 |     64 |     16 |      0 |      0 |      2 |   9600 |  23040 | <- (Available Resources in this Region)
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
        |        |        |        |        |        |        |        |        |        |        |        |        | <Global clock Net Name>
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
     32 |      0 |      0 |      0 |      0 |     10 |     10 |      0 |      0 |      0 |      0 |   1815 |   3398 |bpm_ddc_0_bpm_ddc_debug_clk_o_0
      3 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |    178 |    912 |bpm_ddc_0_dma_debug_clk_o_0
     29 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |     32 |      0 |chipscope_icon_0_control0<0>
      0 |      0 |      0 |      0 |      1 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |     36 |clk_100_0000MHzMMCM0
      0 |      0 |      0 |      0 |      0 |     10 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |fmc150_if_dma_0/fmc150_if_dma_0/USER_LOGIC_I/cmp_fmc150_testbench/clk_adc_2x
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      1 |fmc150_if_dma_0/fmc150_if_dma_0/USER_LOGIC_I/cmp_fmc150_testbench/cmp_fmc150_ctrl/cdce72010_ctrl_inst/clk_div_3_BUFG
      0 |      0 |      0 |      0 |      2 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |fmc150_if_dma_0/fmc150_if_dma_0/USER_LOGIC_I/cmp_fmc150_testbench/cmp_fmc150_ctrl/cdce72010_ctrl_inst/serial_clk_BUFG
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
     64 |      0 |      0 |      0 |      3 |     20 |     10 |      0 |      0 |      0 |      0 |   2025 |   4347 | Total 
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------


Clock-Region: <CLOCKREGION_X1Y3> 
 key resource utilizations (used/available): global-clocks - 6/12 ;
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
   BRAM |   MMCM |     GT |    IOB | ILOGIC | OLOGIC |   MULT |   BUFG |  TEMAC |   PCIE | IDLYCT | LUTRAM |     FF | <- (Types of Resources in this  Region)
   FIFO |        |        |        |        |        |        |        |        |        |        |        |        |
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
    108 |      0 |      4 |     40 |     40 |     40 |     64 |      0 |      0 |      1 |      1 |   9760 |  24000 | <- (Available Resources in this Region)
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
        |        |        |        |        |        |        |        |        |        |        |        |        | <Global clock Net Name>
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
     20 |      0 |      0 |      0 |      0 |      0 |     11 |      0 |      0 |      0 |      0 |   1385 |   2147 |bpm_ddc_0_bpm_ddc_debug_clk_o_0
     28 |      0 |      0 |      0 |      0 |     13 |      0 |      0 |      0 |      0 |      1 |    262 |   2189 |bpm_ddc_0_dma_debug_clk_o_0
     20 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |     30 |     69 |chipscope_icon_0_control0<0>
      5 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |    622 |clk_100_0000MHzMMCM0
      0 |      0 |      0 |      0 |      9 |     13 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |clk_400_0000MHzMMCM0
      0 |      0 |      0 |      0 |      0 |      2 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |clk_400_0000MHzMMCM0_nobuf_varphase
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
     73 |      0 |      0 |      0 |      9 |     28 |     11 |      0 |      0 |      0 |      1 |   1677 |   5027 | Total 
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------


Clock-Region: <CLOCKREGION_X0Y4> 
 key resource utilizations (used/available): global-clocks - 4/12 ;
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
   BRAM |   MMCM |     GT |    IOB | ILOGIC | OLOGIC |   MULT |   BUFG |  TEMAC |   PCIE | IDLYCT | LUTRAM |     FF | <- (Types of Resources in this  Region)
   FIFO |        |        |        |        |        |        |        |        |        |        |        |        |
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
     96 |      2 |      0 |     80 |     80 |     80 |     64 |      0 |      0 |      0 |      2 |   9600 |  26880 | <- (Available Resources in this Region)
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
        |        |        |        |        |        |        |        |        |        |        |        |        | <Global clock Net Name>
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
     32 |      0 |      0 |      0 |      0 |      0 |      2 |      0 |      0 |      0 |      0 |   1054 |   3549 |bpm_ddc_0_bpm_ddc_debug_clk_o_0
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      1 |      2 |    200 |bpm_ddc_0_dma_debug_clk_o_0
     32 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |     34 |chipscope_icon_0_control0<0>
      0 |      0 |      0 |      0 |      1 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |fmc150_if_dma_0/fmc150_if_dma_0/USER_LOGIC_I/cmp_fmc150_testbench/cmp_fmc150_ctrl/cdce72010_ctrl_inst/clk_div_3_BUFG
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
     64 |      0 |      0 |      0 |      1 |      0 |      2 |      0 |      0 |      0 |      1 |   1056 |   3783 | Total 
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------


Clock-Region: <CLOCKREGION_X1Y4> 
 key resource utilizations (used/available): global-clocks - 4/12 ;
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
   BRAM |   MMCM |     GT |    IOB | ILOGIC | OLOGIC |   MULT |   BUFG |  TEMAC |   PCIE | IDLYCT | LUTRAM |     FF | <- (Types of Resources in this  Region)
   FIFO |        |        |        |        |        |        |        |        |        |        |        |        |
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
    108 |      0 |      4 |     40 |     40 |     40 |     64 |      0 |      2 |      0 |      1 |   9920 |  24960 | <- (Available Resources in this Region)
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
        |        |        |        |        |        |        |        |        |        |        |        |        | <Global clock Net Name>
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
     19 |      0 |      0 |      0 |      0 |      0 |      6 |      0 |      0 |      0 |      0 |   1045 |   1939 |bpm_ddc_0_bpm_ddc_debug_clk_o_0
     23 |      0 |      0 |      0 |      0 |     24 |      0 |      0 |      0 |      0 |      0 |    231 |    517 |bpm_ddc_0_dma_debug_clk_o_0
     29 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |    116 |     50 |chipscope_icon_0_control0<0>
      0 |      0 |      0 |      0 |      0 |     23 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |clk_400_0000MHzMMCM0
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
     71 |      0 |      0 |      0 |      0 |     47 |      6 |      0 |      0 |      0 |      0 |   1392 |   2506 | Total 
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------


Clock-Region: <CLOCKREGION_X0Y5> 
 key resource utilizations (used/available): global-clocks - 2/12 ;
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
   BRAM |   MMCM |     GT |    IOB | ILOGIC | OLOGIC |   MULT |   BUFG |  TEMAC |   PCIE | IDLYCT | LUTRAM |     FF | <- (Types of Resources in this  Region)
   FIFO |        |        |        |        |        |        |        |        |        |        |        |        |
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
     96 |      2 |      0 |     80 |     80 |     80 |     64 |      0 |      0 |      0 |      2 |   9600 |  26880 | <- (Available Resources in this Region)
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
        |        |        |        |        |        |        |        |        |        |        |        |        | <Global clock Net Name>
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
     28 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      4 |    230 |bpm_ddc_0_bpm_ddc_debug_clk_o_0
     12 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |chipscope_icon_0_control0<0>
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
     40 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      4 |    230 | Total 
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------


Clock-Region: <CLOCKREGION_X1Y5> 
 key resource utilizations (used/available): global-clocks - 3/12 ;
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
   BRAM |   MMCM |     GT |    IOB | ILOGIC | OLOGIC |   MULT |   BUFG |  TEMAC |   PCIE | IDLYCT | LUTRAM |     FF | <- (Types of Resources in this  Region)
   FIFO |        |        |        |        |        |        |        |        |        |        |        |        |
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
    120 |      0 |      4 |     40 |     40 |     40 |     64 |      0 |      0 |      0 |      1 |   9920 |  24960 | <- (Available Resources in this Region)
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
        |        |        |        |        |        |        |        |        |        |        |        |        | <Global clock Net Name>
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
     23 |      0 |      0 |      0 |      0 |      0 |      2 |      0 |      0 |      0 |      0 |     68 |    972 |bpm_ddc_0_bpm_ddc_debug_clk_o_0
      2 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |bpm_ddc_0_dma_debug_clk_o_0
     21 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |chipscope_icon_0_control0<0>
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
     46 |      0 |      0 |      0 |      0 |      0 |      2 |      0 |      0 |      0 |      0 |     68 |    972 | Total 
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------

NOTE:
The above detailed report is the initial placement of the logic after the clock region assignment. The final placement
may be significantly different because of the various optimization steps which will follow. Specifically, logic blocks
maybe moved to adjacent clock-regions as long as the "number of clocks per region" constraint is not violated.


# END of Global Clock Net Loads Distribution Report:
######################################################################################


Phase 7.30  Global Clock Region Assignment (Checksum:b9b42cae) REAL time: 17 mins 5 secs 

Phase 8.3  Local Placement Optimization
...
Phase 8.3  Local Placement Optimization (Checksum:c76cdb21) REAL time: 17 mins 8 secs 

Phase 9.5  Local Placement Optimization
Phase 9.5  Local Placement Optimization (Checksum:c76cdb21) REAL time: 17 mins 10 secs 

Phase 10.8  Global Placement
.....................................
..............................................................................................
........................................................................................
.................................................................................................................................................................................
..................
Phase 10.8  Global Placement (Checksum:6a4b3a74) REAL time: 22 mins 56 secs 

Phase 11.5  Local Placement Optimization
Phase 11.5  Local Placement Optimization (Checksum:6a4b3a74) REAL time: 23 mins 2 secs 

Phase 12.18  Placement Optimization
Phase 12.18  Placement Optimization (Checksum:f6cbd04) REAL time: 25 mins 58 secs 

Phase 13.5  Local Placement Optimization
Phase 13.5  Local Placement Optimization (Checksum:536558e1) REAL time: 26 mins 

Phase 14.34  Placement Validation
Phase 14.34  Placement Validation (Checksum:a7cbe168) REAL time: 26 mins 2 secs 

Total REAL time to Placer completion: 26 mins 14 secs 
Total CPU  time to Placer completion: 26 mins 3 secs 
Running post-placement packing...
Writing output files...

Design Summary:
Number of errors:      0
Number of warnings:  122
Slice Logic Utilization:
  Number of Slice Registers:                36,758 out of 301,440   12
    Number used as Flip Flops:              36,711
    Number used as Latches:                      6
    Number used as Latch-thrus:                  0
    Number used as AND/OR logics:               41
  Number of Slice LUTs:                     29,112 out of 150,720   19
    Number used as logic:                   23,185 out of 150,720   15
      Number using O6 output only:          16,461
      Number using O5 output only:             606
      Number using O5 and O6:                6,118
      Number used as ROM:                        0
    Number used as Memory:                   4,105 out of  58,400    7
      Number used as Dual Port RAM:            530
        Number using O6 output only:           194
        Number using O5 output only:            19
        Number using O5 and O6:                317
      Number used as Single Port RAM:            0
      Number used as Shift Register:         3,575
        Number using O6 output only:         2,211
        Number using O5 output only:             1
        Number using O5 and O6:              1,363
    Number used exclusively as route-thrus:  1,822
      Number with same-slice register load:  1,538
      Number with same-slice carry load:       279
      Number with other load:                    5

Slice Logic Distribution:
  Number of occupied Slices:                12,672 out of  37,680   33
  Number of LUT Flip Flop pairs used:       37,876
    Number with an unused Flip Flop:         7,349 out of  37,876   19
    Number with an unused LUT:               8,764 out of  37,876   23
    Number of fully used LUT-FF pairs:      21,763 out of  37,876   57
    Number of unique control sets:           1,436
    Number of slice register sites lost
      to control set restrictions:           5,818 out of 301,440    1

  A LUT Flip Flop pair for this architecture represents one LUT paired with
  one Flip Flop within a slice.  A control set is a unique combination of
  clock, reset, set, and enable signals for a registered element.
  The Slice Logic Distribution report is not meaningful if the design is
  over-mapped for a non-slice resource or if Placement fails.
  OVERMAPPING of BRAM resources should be ignored if the design is
  over-mapped for a non-BRAM resource or if placement fails.

IO Utilization:
  Number of bonded IOBs:                       168 out of     600   28
    Number of LOCed IOBs:                      166 out of     168   98
    IOB Flip Flops:                             78
    IOB Master Pads:                            12
    IOB Slave Pads:                             12

Specific Feature Utilization:
  Number of RAMB36E1/FIFO36E1s:                242 out of     416   58
    Number using RAMB36E1 only:                242
    Number using FIFO36E1 only:                  0
  Number of RAMB18E1/FIFO18E1s:                 23 out of     832    2
    Number using RAMB18E1 only:                 23
    Number using FIFO18E1 only:                  0
  Number of BUFG/BUFGCTRLs:                     13 out of      32   40
    Number used as BUFGs:                       12
    Number used as BUFGCTRLs:                    1
  Number of ILOGICE1/ISERDESE1s:                47 out of     720    6
    Number used as ILOGICE1s:                   38
    Number used as ISERDESE1s:                   9
  Number of OLOGICE1/OSERDESE1s:                82 out of     720   11
    Number used as OLOGICE1s:                   36
    Number used as OSERDESE1s:                  46
  Number of BSCANs:                              2 out of       4   50
  Number of BUFHCEs:                             0 out of     144    0
  Number of BUFIODQSs:                           2 out of      72    2
  Number of BUFRs:                               3 out of      36    8
    Number of LOCed BUFRs:                       1 out of       3   33
  Number of CAPTUREs:                            0 out of       1    0
  Number of DSP48E1s:                           64 out of     768    8
  Number of EFUSE_USRs:                          0 out of       1    0
  Number of FRAME_ECCs:                          0 out of       1    0
  Number of GTXE1s:                              0 out of      20    0
  Number of IBUFDS_GTXE1s:                       0 out of      12    0
  Number of ICAPs:                               0 out of       2    0
  Number of IDELAYCTRLs:                         3 out of      18   16
  Number of IODELAYE1s:                         37 out of     720    5
    Number of LOCed IODELAYE1s:                  2 out of      37    5
  Number of MMCM_ADVs:                           3 out of      12   25
  Number of PCIE_2_0s:                           0 out of       2    0
  Number of STARTUPs:                            1 out of       1  100
  Number of SYSMONs:                             0 out of       1    0
  Number of TEMAC_SINGLEs:                       1 out of       4   25

  Number of RPM macros:           28
Average Fanout of Non-Clock Nets:                3.61

Peak Memory Usage:  1341 MB
Total REAL time to MAP completion:  27 mins 14 secs 
Total CPU time to MAP completion:   27 mins 2 secs 

Mapping completed.
See MAP report file "system_map.mrp" for details.



#----------------------------------------------#
# Starting program par
# par -w -ol high system_map.ncd system.ncd system.pcf 
#----------------------------------------------#
Release 13.4 - par O.87xd (nt)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file <C:/Xilinx/13.4/ISE_DS/EDK/data/parBmgr.acd> with local file
<C:/Xilinx/13.4/ISE_DS/ISE/data/parBmgr.acd>



Constraints file: system.pcf.
Loading device for application Rf_Device from file '6vlx240t.nph' in environment
C:\Xilinx\13.4\ISE_DS\ISE\;C:\Xilinx\13.4\ISE_DS\EDK.
   "system" is an NCD, version 3.2, device xc6vlx240t, package ff1156, speed -1
vvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvv
INFO:Security:56 - Part 'xc6vlx240t' is not a WebPack part.
WARNING:Security:9b - No 'ISE' feature version 2012.01 was available for part 'xc6vlx240t'.
WARNING:Security:42 - Your software subscription period has lapsed. Your current version of Xilinx tools will continue
to function, but you no longer qualify for Xilinx software updates or new releases.
WARNING:Security:42 - Your software subscription period has lapsed. Your current version of Xilinx tools will continue
to function, but you no longer qualify for Xilinx software updates or new releases.

----------------------------------------------------------------------

Initializing temperature to 85.000 Celsius. (default - Range: 0.000 to 85.000 Celsius)
Initializing voltage to 0.950 Volts. (default - Range: 0.950 to 1.050 Volts)


Device speed data version:  "PRODUCTION 1.17 2012-01-07".



Device Utilization Summary:

Slice Logic Utilization:
  Number of Slice Registers:                36,758 out of 301,440   12
    Number used as Flip Flops:              36,711
    Number used as Latches:                      6
    Number used as Latch-thrus:                  0
    Number used as AND/OR logics:               41
  Number of Slice LUTs:                     29,112 out of 150,720   19
    Number used as logic:                   23,185 out of 150,720   15
      Number using O6 output only:          16,461
      Number using O5 output only:             606
      Number using O5 and O6:                6,118
      Number used as ROM:                        0
    Number used as Memory:                   4,105 out of  58,400    7
      Number used as Dual Port RAM:            530
        Number using O6 output only:           194
        Number using O5 output only:            19
        Number using O5 and O6:                317
      Number used as Single Port RAM:            0
      Number used as Shift Register:         3,575
        Number using O6 output only:         2,211
        Number using O5 output only:             1
        Number using O5 and O6:              1,363
    Number used exclusively as route-thrus:  1,822
      Number with same-slice register load:  1,538
      Number with same-slice carry load:       279
      Number with other load:                    5

Slice Logic Distribution:
  Number of occupied Slices:                12,672 out of  37,680   33
  Number of LUT Flip Flop pairs used:       37,876
    Number with an unused Flip Flop:         7,349 out of  37,876   19
    Number with an unused LUT:               8,764 out of  37,876   23
    Number of fully used LUT-FF pairs:      21,763 out of  37,876   57
    Number of slice register sites lost
      to control set restrictions:               0 out of 301,440    0

  A LUT Flip Flop pair for this architecture represents one LUT paired with
  one Flip Flop within a slice.  A control set is a unique combination of
  clock, reset, set, and enable signals for a registered element.
  The Slice Logic Distribution report is not meaningful if the design is
  over-mapped for a non-slice resource or if Placement fails.
  OVERMAPPING of BRAM resources should be ignored if the design is
  over-mapped for a non-BRAM resource or if placement fails.

IO Utilization:
  Number of bonded IOBs:                       168 out of     600   28
    Number of LOCed IOBs:                      166 out of     168   98
    IOB Flip Flops:                             78
    IOB Master Pads:                            12
    IOB Slave Pads:                             12

Specific Feature Utilization:
  Number of RAMB36E1/FIFO36E1s:                242 out of     416   58
    Number using RAMB36E1 only:                242
    Number using FIFO36E1 only:                  0
  Number of RAMB18E1/FIFO18E1s:                 23 out of     832    2
    Number using RAMB18E1 only:                 23
    Number using FIFO18E1 only:                  0
  Number of BUFG/BUFGCTRLs:                     13 out of      32   40
    Number used as BUFGs:                       12
    Number used as BUFGCTRLs:                    1
  Number of ILOGICE1/ISERDESE1s:                47 out of     720    6
    Number used as ILOGICE1s:                   38
    Number used as ISERDESE1s:                   9
  Number of OLOGICE1/OSERDESE1s:                82 out of     720   11
    Number used as OLOGICE1s:                   36
    Number used as OSERDESE1s:                  46
  Number of BSCANs:                              2 out of       4   50
  Number of BUFHCEs:                             0 out of     144    0
  Number of BUFIODQSs:                           2 out of      72    2
  Number of BUFRs:                               3 out of      36    8
    Number of LOCed BUFRs:                       1 out of       3   33
  Number of CAPTUREs:                            0 out of       1    0
  Number of DSP48E1s:                           64 out of     768    8
  Number of EFUSE_USRs:                          0 out of       1    0
  Number of FRAME_ECCs:                          0 out of       1    0
  Number of GTXE1s:                              0 out of      20    0
  Number of IBUFDS_GTXE1s:                       0 out of      12    0
  Number of ICAPs:                               0 out of       2    0
  Number of IDELAYCTRLs:                         3 out of      18   16
  Number of IODELAYE1s:                         37 out of     720    5
    Number of LOCed IODELAYE1s:                  2 out of      37    5
  Number of MMCM_ADVs:                           3 out of      12   25
  Number of PCIE_2_0s:                           0 out of       2    0
  Number of STARTUPs:                            1 out of       1  100
  Number of SYSMONs:                             0 out of       1    0
  Number of TEMAC_SINGLEs:                       1 out of       4   25


Overall effort level (-ol):   High 
Router effort level (-rl):    High 

WARNING:Timing:3223 - Timing constraint TS_ETHERNET_RX_MAC_ACLK_2_TX_MAC_ACLK = MAXDELAY FROM TIMEGRP "phy_clk_rx" TO        TIMEGRP
   "phy_clk_tx" 8 ns DATAPATHONLY; ignored during timing analysis.
WARNING:Timing:3223 - Timing constraint TS_ETHERNET_TX_MAC_ACLK_2_RX_MAC_ACLK = MAXDELAY FROM TIMEGRP "phy_clk_tx" TO        TIMEGRP
   "phy_clk_rx" 8 ns DATAPATHONLY; ignored during timing analysis.
WARNING:Timing:3223 - Timing constraint TS_ETHERNET_RX_MAC_ACLK_2_GTX_CLK = MAXDELAY FROM TIMEGRP "phy_clk_rx" TO        TIMEGRP "clk_gtx" 8
   ns DATAPATHONLY; ignored during timing analysis.
WARNING:Timing:3223 - Timing constraint TS_ETHERNET_GTX_CLK_2_RX_MAC_ACLK = MAXDELAY FROM TIMEGRP "clk_gtx" TO TIMEGRP        "phy_clk_rx" 8
   ns DATAPATHONLY; ignored during timing analysis.
WARNING:Timing:3223 - Timing constraint PATH "TS_CC_AB_path" TIG; ignored during timing analysis.
WARNING:Timing:3223 - Timing constraint PATH "TS_CC_BA_path" TIG; ignored during timing analysis.
INFO:Timing:3386 - Intersecting Constraints found and resolved.  For more information, see the TSI report.  Please consult the Xilinx
   Command Line Tools User Guide for information on generating a TSI report.
Starting initial Timing Analysis.  REAL time: 3 mins 12 secs 
Finished initial Timing Analysis.  REAL time: 3 mins 15 secs 

WARNING:Par:288 - The signal DDR3_SDRAM/DDR3_SDRAM/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dqs[0].u_phy_dqs_iob/u_iobuf_dqs/OB
   has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.mi_rmesg_mux_inst/gen_fpga.hl<2> has
   no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.mi_rmesg_mux_inst/gen_fpga.hl<1> has
   no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.mi_bmesg_mux_inst/gen_fpga.hl<0> has
   no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.mi_rmesg_mux_inst/gen_fpga.ll<1> has
   no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.mi_bmesg_mux_inst/gen_fpga.hl<1> has
   no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.mi_bmesg_mux_inst/gen_fpga.ll<0> has
   no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.mi_bmesg_mux_inst/gen_fpga.ll<1> has
   no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[10].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[14].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[8].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[15].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[0].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal DDR3_SDRAM/DDR3_SDRAM/u_memc_ui_top/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[0].RAM32M0_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.mi_rmesg_mux_inst/gen_fpga.ll<2> has
   no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[11].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[7].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[4].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[5].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[1].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal DDR3_SDRAM/DDR3_SDRAM/u_memc_ui_top/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[4].RAM32M0_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal DDR3_SDRAM/DDR3_SDRAM/u_memc_ui_top/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[1].RAM32M0_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[12].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[13].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[6].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal DDR3_SDRAM/DDR3_SDRAM/u_memc_ui_top/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[5].RAM32M0_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   DDR3_SDRAM/DDR3_SDRAM/u_memc_ui_top/u_ui_top/ui_rd_data0/not_strict_mode.rd_buf.rd_buffer_ram[0].RAM32M0_RAMD_D1_O has no load.  PAR will
   not attempt to route this signal.
WARNING:Par:288 - The signal
   DDR3_SDRAM/DDR3_SDRAM/u_memc_ui_top/u_ui_top/ui_rd_data0/not_strict_mode.rd_buf.rd_buffer_ram[4].RAM32M0_RAMD_D1_O has no load.  PAR will
   not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[2].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal DDR3_SDRAM/DDR3_SDRAM/u_memc_ui_top/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[2].RAM32M0_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   DDR3_SDRAM/DDR3_SDRAM/u_memc_ui_top/u_ui_top/ui_rd_data0/not_strict_mode.rd_buf.rd_buffer_ram[2].RAM32M0_RAMD_D1_O has no load.  PAR will
   not attempt to route this signal.
WARNING:Par:288 - The signal
   DDR3_SDRAM/DDR3_SDRAM/u_memc_ui_top/u_ui_top/ui_rd_data0/not_strict_mode.rd_buf.rd_buffer_ram[1].RAM32M0_RAMD_D1_O has no load.  PAR will
   not attempt to route this signal.
WARNING:Par:288 - The signal
   DDR3_SDRAM/DDR3_SDRAM/u_memc_ui_top/u_ui_top/ui_rd_data0/not_strict_mode.rd_buf.rd_buffer_ram[3].RAM32M0_RAMD_D1_O has no load.  PAR will
   not attempt to route this signal.
WARNING:Par:288 - The signal
   DDR3_SDRAM/DDR3_SDRAM/u_memc_ui_top/u_ui_top/ui_rd_data0/not_strict_mode.rd_buf.rd_buffer_ram[5].RAM32M0_RAMA_D1_DPO has no load.  PAR
   will not attempt to route this signal.
WARNING:Par:288 - The signal
   DDR3_SDRAM/DDR3_SDRAM/u_memc_ui_top/u_ui_top/ui_rd_data0/not_strict_mode.rd_buf.rd_buffer_ram[5].RAM32M0_RAMB_D1_DPO has no load.  PAR
   will not attempt to route this signal.
WARNING:Par:288 - The signal
   DDR3_SDRAM/DDR3_SDRAM/u_memc_ui_top/u_ui_top/ui_rd_data0/not_strict_mode.rd_buf.rd_buffer_ram[5].RAM32M0_RAMD_D1_O has no load.  PAR will
   not attempt to route this signal.
WARNING:Par:288 - The signal DDR3_SDRAM/DDR3_SDRAM/u_memc_ui_top/u_mem_intfc/mc0/col_mach0/read_fifo.fifo_ram[0].RAM32M0_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal DDR3_SDRAM/DDR3_SDRAM/u_memc_ui_top/u_mem_intfc/mc0/col_mach0/read_fifo.fifo_ram[1].RAM32M0_RAMA_D1_DPO has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal DDR3_SDRAM/DDR3_SDRAM/u_memc_ui_top/u_mem_intfc/mc0/col_mach0/read_fifo.fifo_ram[1].RAM32M0_RAMB_D1_DPO has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal DDR3_SDRAM/DDR3_SDRAM/u_memc_ui_top/u_mem_intfc/mc0/col_mach0/read_fifo.fifo_ram[1].RAM32M0_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal microblaze_0_d_bram_ctrl_2_microblaze_0_bram_block_BRAM_Addr<30> has no load.  PAR will not attempt to route
   this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[9].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[3].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal DDR3_SDRAM/DDR3_SDRAM/u_memc_ui_top/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[3].RAM32M0_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal DDR3_SDRAM/DDR3_SDRAM/u_memc_ui_top/u_ui_top/ui_wr_data0/pointer_ram.rams[0].RAM32M0_RAMA_D1_DPO has no load. 
   PAR will not attempt to route this signal.
WARNING:Par:288 - The signal DDR3_SDRAM/DDR3_SDRAM/u_memc_ui_top/u_ui_top/ui_wr_data0/pointer_ram.rams[0].RAM32M0_RAMD_D1_O has no load. 
   PAR will not attempt to route this signal.
WARNING:Par:288 - The signal DDR3_SDRAM/DDR3_SDRAM/u_memc_ui_top/u_ui_top/ui_wr_data0/pointer_ram.rams[1].RAM32M0_RAMA_D1_DPO has no load. 
   PAR will not attempt to route this signal.
WARNING:Par:288 - The signal DDR3_SDRAM/DDR3_SDRAM/u_memc_ui_top/u_ui_top/ui_wr_data0/pointer_ram.rams[1].RAM32M0_RAMD_D1_O has no load. 
   PAR will not attempt to route this signal.
WARNING:Par:288 - The signal DDR3_SDRAM/DDR3_SDRAM/u_memc_ui_top/u_ui_top/ui_rd_data0/not_strict_mode.status_ram.RAM32M0_RAMB_D1_DPO has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal DDR3_SDRAM/DDR3_SDRAM/u_memc_ui_top/u_ui_top/ui_rd_data0/not_strict_mode.status_ram.RAM32M0_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal microblaze_0_d_bram_ctrl_2_microblaze_0_bram_block_BRAM_Addr<31> has no load.  PAR will not attempt to route
   this signal.
WARNING:Par:288 - The signal microblaze_0_i_bram_ctrl_2_microblaze_0_bram_block_BRAM_Addr<0> has no load.  PAR will not attempt to route
   this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Mram_cacheline_copy5_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Mram_cacheline_copy4_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Mram_cacheline_copy2_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Mram_cacheline_copy1_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Mram_cacheline_copy3_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   XBPM_ADC_dma/XBPM_ADC_dma/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/I_SYNC_FIFOGE
   N_FIFO/V6_S6_AND_LATER.I_SYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   ETHERNET_dma/ETHERNET_dma/GEN_SG_ENGINE.I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE/GEN_CH2_UPDATE_Q_IF.GEN_CH2_QUEUE.I_CH2_UPDT_DESC_Q
   UEUE/GEN_Q_FOR_SYNC.I_UPDT_DATA_FIFO/V6_S6_AND_LATER.I_SYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm
   .dm/Mram_RAM1_RAMA_D1_DPO has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   ETHERNET_dma/ETHERNET_dma/GEN_SG_ENGINE.I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE/GEN_CH2_UPDATE_Q_IF.GEN_CH2_QUEUE.I_CH2_UPDT_DESC_Q
   UEUE/GEN_Q_FOR_SYNC.I_UPDT_DATA_FIFO/V6_S6_AND_LATER.I_SYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm
   .dm/Mram_RAM1_RAMD_D1_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   ETHERNET_dma/ETHERNET_dma/I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_S2MM_SG_IF/updt_desc_reg0<1> has no load.  PAR
   will not attempt to route this signal.
WARNING:Par:288 - The signal
   ETHERNET_dma/ETHERNET_dma/GEN_SG_ENGINE.I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE/GEN_CH2_UPDATE_Q_IF.GEN_CH2_QUEUE.I_CH2_UPDT_DESC_Q
   UEUE/GEN_Q_FOR_SYNC.I_UPDT_DATA_FIFO/V6_S6_AND_LATER.I_SYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm
   .dm/Mram_RAM2_RAMD_D1_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   ETHERNET_dma/ETHERNET_dma/GEN_SG_ENGINE.I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE/GEN_CH2_UPDATE_Q_IF.GEN_CH2_QUEUE.I_CH2_UPDT_DESC_Q
   UEUE/GEN_Q_FOR_SYNC.I_UPDT_DATA_FIFO/V6_S6_AND_LATER.I_SYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm
   .dm/Mram_RAM3_RAMD_D1_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   ETHERNET_dma/ETHERNET_dma/GEN_SG_ENGINE.I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE/GEN_CH2_UPDATE_Q_IF.GEN_CH2_QUEUE.I_CH2_UPDT_DESC_Q
   UEUE/GEN_Q_FOR_SYNC.I_UPDT_DATA_FIFO/V6_S6_AND_LATER.I_SYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm
   .dm/Mram_RAM5_RAMD_D1_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   ETHERNET_dma/ETHERNET_dma/GEN_SG_ENGINE.I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE/GEN_CH1_UPDATE_Q_IF.GEN_CH1_QUEUE.I_CH1_UPDT_DESC_Q
   UEUE/GEN_Q_FOR_SYNC.I_UPDT_DATA_FIFO/V6_S6_AND_LATER.I_SYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm
   .dm/Mram_RAM4_RAMD_D1_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   XBPM_DDC_dma/XBPM_DDC_dma/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/I_SYNC_FIFOGE
   N_FIFO/V6_S6_AND_LATER.I_SYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   ETHERNET_dma/ETHERNET_dma/GEN_SG_ENGINE.I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE/GEN_CH1_UPDATE_Q_IF.GEN_CH1_QUEUE.I_CH1_UPDT_DESC_Q
   UEUE/GEN_Q_FOR_SYNC.I_UPDT_DATA_FIFO/V6_S6_AND_LATER.I_SYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm
   .dm/Mram_RAM3_RAMD_D1_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   ETHERNET_dma/ETHERNET_dma/GEN_SG_ENGINE.I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE/GEN_CH2_UPDATE_Q_IF.GEN_CH2_QUEUE.I_CH2_UPDT_DESC_Q
   UEUE/GEN_Q_FOR_SYNC.I_UPDT_DATA_FIFO/V6_S6_AND_LATER.I_SYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm
   .dm/Mram_RAM4_RAMD_D1_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   ETHERNET_dma/ETHERNET_dma/I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_MM2S_SG_IF/updt_desc_reg0<1> has no load.  PAR
   will not attempt to route this signal.
WARNING:Par:288 - The signal
   ETHERNET_dma/ETHERNET_dma/GEN_SG_ENGINE.I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE/GEN_CH1_UPDATE_Q_IF.GEN_CH1_QUEUE.I_CH1_UPDT_DESC_Q
   UEUE/GEN_Q_FOR_SYNC.I_UPDT_DATA_FIFO/V6_S6_AND_LATER.I_SYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm
   .dm/Mram_RAM5_RAMD_D1_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   axi4_0/axi4_0/si_converter_bank/gen_conv_slot[5].gen_downsizer.downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fi
   fo_gen_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM_RAMD_D1_O has no load.  PAR will not attempt
   to route this signal.
WARNING:Par:288 - The signal
   ETHERNET_dma/ETHERNET_dma/GEN_SG_ENGINE.I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE/GEN_CH1_UPDATE_Q_IF.GEN_CH1_QUEUE.I_CH1_UPDT_DESC_Q
   UEUE/GEN_Q_FOR_SYNC.I_UPDT_DATA_FIFO/V6_S6_AND_LATER.I_SYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm
   .dm/Mram_RAM1_RAMA_D1_DPO has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   ETHERNET_dma/ETHERNET_dma/GEN_SG_ENGINE.I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE/GEN_CH1_UPDATE_Q_IF.GEN_CH1_QUEUE.I_CH1_UPDT_DESC_Q
   UEUE/GEN_Q_FOR_SYNC.I_UPDT_DATA_FIFO/V6_S6_AND_LATER.I_SYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm
   .dm/Mram_RAM1_RAMD_D1_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   XBPM_DDC_dma/XBPM_DDC_dma/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/I_SYNC_FIFOGE
   N_FIFO/V6_S6_AND_LATER.I_SYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM2_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   ETHERNET_dma/ETHERNET_dma/GEN_SG_ENGINE.I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE/GEN_CH1_UPDATE_Q_IF.GEN_CH1_QUEUE.I_CH1_UPDT_DESC_Q
   UEUE/GEN_Q_FOR_SYNC.I_UPDT_DATA_FIFO/V6_S6_AND_LATER.I_SYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm
   .dm/Mram_RAM2_RAMD_D1_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   ETHERNET_dma/ETHERNET_dma/GEN_SG_ENGINE.I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE/GEN_CH1_UPDATE_Q_IF.GEN_CH1_QUEUE.I_CH1_UPDT_DESC_Q
   UEUE/GEN_Q_FOR_SYNC.I_UPDT_STS_FIFO/V6_S6_AND_LATER.I_SYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.
   dm/Mram_RAM4_RAMD_D1_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   ETHERNET_dma/ETHERNET_dma/GEN_SG_ENGINE.I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE/GEN_CH1_UPDATE_Q_IF.GEN_CH1_QUEUE.I_CH1_UPDT_DESC_Q
   UEUE/GEN_Q_FOR_SYNC.I_UPDT_STS_FIFO/V6_S6_AND_LATER.I_SYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.
   dm/Mram_RAM5_RAMD_D1_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   axi4_0/axi4_0/si_converter_bank/gen_conv_slot[5].gen_downsizer.downsizer_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_ge
   n_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM2_RAMD_D1_O has no load.  PAR will not attempt to
   route this signal.
WARNING:Par:288 - The signal
   ETHERNET_dma/ETHERNET_dma/GEN_SG_ENGINE.I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE/GEN_CH1_UPDATE_Q_IF.GEN_CH1_QUEUE.I_CH1_UPDT_DESC_Q
   UEUE/GEN_Q_FOR_SYNC.I_UPDT_STS_FIFO/V6_S6_AND_LATER.I_SYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.
   dm/Mram_RAM1_RAMD_D1_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   ETHERNET_dma/ETHERNET_dma/I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_STS_STREAM.I_S2MM_STS_STREAM/GEN_SYNC_FIFO.I_STSSTRM_FIFO/V6_S6_AND_LA
   TER.I_SYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM2_RAMD_D1_O has no load.  PAR will
   not attempt to route this signal.
WARNING:Par:288 - The signal
   ETHERNET_dma/ETHERNET_dma/I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_STS_STREAM.I_S2MM_STS_STREAM/GEN_SYNC_FIFO.I_STSSTRM_FIFO/V6_S6_AND_LA
   TER.I_SYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM3_RAMD_D1_O has no load.  PAR will
   not attempt to route this signal.
WARNING:Par:288 - The signal
   axi4_0/axi4_0/si_converter_bank/gen_conv_slot[5].gen_downsizer.downsizer_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_ge
   n_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1_RAMD_D1_O has no load.  PAR will not attempt to
   route this signal.
WARNING:Par:288 - The signal
   axi4_0/axi4_0/si_converter_bank/gen_conv_slot[5].gen_downsizer.downsizer_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_ge
   n_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM5_RAMD_D1_O has no load.  PAR will not attempt to
   route this signal.
WARNING:Par:288 - The signal
   ETHERNET_dma/ETHERNET_dma/GEN_SG_ENGINE.I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE/GEN_CH1_UPDATE_Q_IF.GEN_CH1_QUEUE.I_CH1_UPDT_DESC_Q
   UEUE/GEN_Q_FOR_SYNC.I_UPDT_STS_FIFO/V6_S6_AND_LATER.I_SYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.
   dm/Mram_RAM3_RAMD_D1_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   ETHERNET_dma/ETHERNET_dma/I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_STS_STREAM.I_S2MM_STS_STREAM/GEN_SYNC_FIFO.I_STSSTRM_FIFO/V6_S6_AND_LA
   TER.I_SYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1_RAMD_D1_O has no load.  PAR will
   not attempt to route this signal.
WARNING:Par:288 - The signal
   axi4_0/axi4_0/si_converter_bank/gen_conv_slot[5].gen_downsizer.downsizer_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_ge
   n_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM4_RAMD_D1_O has no load.  PAR will not attempt to
   route this signal.
WARNING:Par:288 - The signal
   axi4_0/axi4_0/si_converter_bank/gen_conv_slot[5].gen_downsizer.downsizer_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_ge
   n_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM3_RAMD_D1_O has no load.  PAR will not attempt to
   route this signal.
WARNING:Par:288 - The signal
   ETHERNET_dma/ETHERNET_dma/GEN_SG_ENGINE.I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE/GEN_CH1_UPDATE_Q_IF.GEN_CH1_QUEUE.I_CH1_UPDT_DESC_Q
   UEUE/GEN_Q_FOR_SYNC.I_UPDT_STS_FIFO/V6_S6_AND_LATER.I_SYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.
   dm/Mram_RAM2_RAMD_D1_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   ETHERNET_dma/ETHERNET_dma/I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_STS_STREAM.I_S2MM_STS_STREAM/GEN_SYNC_FIFO.I_STSSTRM_FIFO/V6_S6_AND_LA
   TER.I_SYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM4_RAMD_D1_O has no load.  PAR will
   not attempt to route this signal.
WARNING:Par:288 - The signal
   ETHERNET_dma/ETHERNET_dma/I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_STS_STREAM.I_S2MM_STS_STREAM/GEN_SYNC_FIFO.I_STSSTRM_FIFO/V6_S6_AND_LA
   TER.I_SYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM5_RAMD_D1_O has no load.  PAR will
   not attempt to route this signal.
WARNING:Par:288 - The signal
   ETHERNET/ETHERNET/I_EMBEDDED_TOP/RCV_INTFCE_I/RX_AXISTREAM_IF_I/ELASTIC_FIFO/I_BASIC_SFIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv
   _or_sync_fifo.mem/gdm.dm/Mram_RAM6_RAMD_D1_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   ETHERNET/ETHERNET/I_EMBEDDED_TOP/RCV_INTFCE_I/RX_AXISTREAM_IF_I/ELASTIC_FIFO/I_BASIC_SFIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv
   _or_sync_fifo.mem/gdm.dm/Mram_RAM5_RAMD_D1_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   ETHERNET/ETHERNET/I_EMBEDDED_TOP/RCV_INTFCE_I/RX_AXISTREAM_IF_I/ELASTIC_FIFO/I_BASIC_SFIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv
   _or_sync_fifo.mem/gdm.dm/Mram_RAM3_RAMD_D1_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   ETHERNET/ETHERNET/I_EMBEDDED_TOP/RCV_INTFCE_I/RX_AXISTREAM_IF_I/ELASTIC_FIFO/I_BASIC_SFIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv
   _or_sync_fifo.mem/gdm.dm/Mram_RAM1_RAMD_D1_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   ETHERNET/ETHERNET/I_EMBEDDED_TOP/RCV_INTFCE_I/RX_AXISTREAM_IF_I/ELASTIC_FIFO/I_BASIC_SFIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv
   _or_sync_fifo.mem/gdm.dm/Mram_RAM2_RAMD_D1_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   ETHERNET/ETHERNET/I_EMBEDDED_TOP/RCV_INTFCE_I/RX_AXISTREAM_IF_I/ELASTIC_FIFO/I_BASIC_SFIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv
   _or_sync_fifo.mem/gdm.dm/Mram_RAM4_RAMD_D1_O has no load.  PAR will not attempt to route this signal.
Starting Router


Phase  1  : 245935 unrouted;      REAL time: 3 mins 35 secs 

Phase  2  : 176131 unrouted;      REAL time: 4 mins 2 secs 

Phase  3  : 52916 unrouted;      REAL time: 5 mins 39 secs 

Phase  4  : 52914 unrouted; (Setup:249, Hold:51675, Component Switching Limit:0)     REAL time: 6 mins 17 secs 

Updating file: system.ncd with current fully routed design.

Phase  5  : 0 unrouted; (Setup:345, Hold:47733, Component Switching Limit:0)     REAL time: 7 mins 56 secs 

Phase  6  : 0 unrouted; (Setup:345, Hold:47733, Component Switching Limit:0)     REAL time: 8 mins 30 secs 

Phase  7  : 0 unrouted; (Setup:345, Hold:47733, Component Switching Limit:0)     REAL time: 9 mins 30 secs 

Phase  8  : 0 unrouted; (Setup:345, Hold:47733, Component Switching Limit:0)     REAL time: 9 mins 30 secs 

Phase  9  : 0 unrouted; (Setup:345, Hold:0, Component Switching Limit:0)     REAL time: 9 mins 36 secs 

Phase 10  : 0 unrouted; (Setup:187, Hold:0, Component Switching Limit:0)     REAL time: 9 mins 55 secs 
Total REAL time to Router completion: 9 mins 56 secs 
Total CPU time to Router completion: 10 mins 8 secs 

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

Generating "PAR" statistics.

**************************
Generating Clock Report
**************************

+---------------------+--------------+------+------+------------+-------------+
|        Clock Net    |   Resource   |Locked|Fanout|Net Skew(ns)|Max Delay(ns)|
+---------------------+--------------+------+------+------------+-------------+
|clk_100_0000MHzMMCM0 |              |      |      |            |             |
|                     | BUFGCTRL_X0Y2| No   | 4164 |  0.414     |  2.007      |
+---------------------+--------------+------+------+------------+-------------+
|bpm_ddc_0_dma_debug_ |              |      |      |            |             |
|             clk_o_0 | BUFGCTRL_X0Y3| No   | 2995 |  0.352     |  1.941      |
+---------------------+--------------+------+------+------------+-------------+
|bpm_ddc_0_bpm_ddc_de |              |      |      |            |             |
|         bug_clk_o_0 | BUFGCTRL_X0Y5| No   | 4052 |  0.468     |  2.048      |
+---------------------+--------------+------+------+------------+-------------+
|ETHERNET/ETHERNET/V6 |              |      |      |            |             |
|HARD_SYS.I_TEMAC/GEN |              |      |      |            |             |
|_GMII.I_GMII/rx_mac_ |              |      |      |            |             |
|            aclk_int |  Regional Clk| No   |  227 |  0.197     |  1.226      |
+---------------------+--------------+------+------+------------+-------------+
|ETHERNET/ETHERNET/V6 |              |      |      |            |             |
|HARD_SYS.I_TEMAC/GEN |              |      |      |            |             |
|_GMII.I_GMII/tx_mac_ |              |      |      |            |             |
|            aclk_int | BUFGCTRL_X0Y0| No   |  113 |  0.357     |  2.004      |
+---------------------+--------------+------+------+------------+-------------+
|fmc150_if_dma_0/fmc1 |              |      |      |            |             |
|50_if_dma_0/USER_LOG |              |      |      |            |             |
|IC_I/cmp_fmc150_test |              |      |      |            |             |
|bench/cmp_fmc150_ctr |              |      |      |            |             |
|l/cdce72010_ctrl_ins |              |      |      |            |             |
|   t/serial_clk_BUFG |BUFGCTRL_X0Y28| No   |  103 |  0.294     |  1.893      |
+---------------------+--------------+------+------+------------+-------------+
|fmc150_if_dma_0/fmc1 |              |      |      |            |             |
|50_if_dma_0/USER_LOG |              |      |      |            |             |
|IC_I/cmp_fmc150_test |              |      |      |            |             |
|bench/cmp_fmc150_ctr |              |      |      |            |             |
|l/cdce72010_ctrl_ins |              |      |      |            |             |
|    t/clk_div_3_BUFG |BUFGCTRL_X0Y29| No   |   26 |  0.260     |  1.858      |
+---------------------+--------------+------+------+------------+-------------+
|chipscope_icon_0_con |              |      |      |            |             |
|            trol0<0> |BUFGCTRL_X0Y30| No   |  470 |  0.467     |  2.047      |
+---------------------+--------------+------+------+------------+-------------+
|microblaze_0_debug_D |              |      |      |            |             |
|              bg_Clk |BUFGCTRL_X0Y31| No   |   71 |  0.263     |  1.951      |
+---------------------+--------------+------+------+------------+-------------+
|DDR3_SDRAM/DDR3_SDRA |              |      |      |            |             |
|M/u_memc_ui_top/u_me |              |      |      |            |             |
|m_intfc/phy_top0/clk |              |      |      |            |             |
|           _rsync<0> |  Regional Clk|Yes   |  103 |  0.073     |  0.913      |
+---------------------+--------------+------+------+------------+-------------+
|     clk_125_0000MHz | BUFGCTRL_X0Y1| No   |   10 |  0.103     |  1.891      |
+---------------------+--------------+------+------+------------+-------------+
|    SysACE_CLK_BUFGP | BUFGCTRL_X0Y8| No   |   38 |  0.184     |  2.016      |
+---------------------+--------------+------+------+------------+-------------+
|fmc150_if_dma_0/fmc1 |              |      |      |            |             |
|50_if_dma_0/USER_LOG |              |      |      |            |             |
|IC_I/cmp_fmc150_test |              |      |      |            |             |
|       bench/adc_str |  Regional Clk| No   |   37 |  0.262     |  1.158      |
+---------------------+--------------+------+------+------------+-------------+
|clk_400_0000MHzMMCM0 |              |      |      |            |             |
|                     | BUFGCTRL_X0Y4| No   |   45 |  0.136     |  1.901      |
+---------------------+--------------+------+------+------------+-------------+
|fmc150_if_dma_0/fmc1 |              |      |      |            |             |
|50_if_dma_0/USER_LOG |              |      |      |            |             |
|IC_I/cmp_fmc150_test |              |      |      |            |             |
|    bench/clk_adc_2x | BUFGCTRL_X0Y6| No   |   10 |  0.021     |  1.736      |
+---------------------+--------------+------+------+------------+-------------+
|MMCM_PHASE_CALIBRATI |              |      |      |            |             |
|ON_ML_LUT2_252_ML_NE |              |      |      |            |             |
|               W_CLK |         Local|      |    3 |  0.267     |  0.625      |
+---------------------+--------------+------+------+------------+-------------+
|fmc150_if_dma_0/fmc1 |              |      |      |            |             |
|50_if_dma_0/USER_LOG |              |      |      |            |             |
|IC_I/cmp_fmc150_test |              |      |      |            |             |
|bench/cmp_mmcm_adc_M |              |      |      |            |             |
|            L_NEW_I1 |         Local|      |    3 |  0.000     |  1.189      |
+---------------------+--------------+------+------+------------+-------------+
|MMCM_PHASE_CALIBRATI |              |      |      |            |             |
|ON_ML_LUT2_244_ML_NE |              |      |      |            |             |
|               W_CLK |         Local|      |    3 |  0.254     |  0.617      |
+---------------------+--------------+------+------+------------+-------------+
|clock_generator_0/cl |              |      |      |            |             |
|ock_generator_0/MMCM |              |      |      |            |             |
|2_INST/MMCM_ADV_inst |              |      |      |            |             |
|          _ML_NEW_I1 |         Local|      |    3 |  0.000     |  1.972      |
+---------------------+--------------+------+------+------------+-------------+
|MMCM_PHASE_CALIBRATI |              |      |      |            |             |
|ON_ML_LUT2_236_ML_NE |              |      |      |            |             |
|               W_CLK |         Local|      |    2 |  0.000     |  0.601      |
+---------------------+--------------+------+------+------------+-------------+
|clock_generator_0/cl |              |      |      |            |             |
|ock_generator_0/MMCM |              |      |      |            |             |
|0_INST/MMCM_ADV_inst |              |      |      |            |             |
|          _ML_NEW_I1 |         Local|      |    3 |  0.000     |  1.989      |
+---------------------+--------------+------+------+------------+-------------+
|fmc150_if_dma_0/fmc1 |              |      |      |            |             |
|50_if_dma_0/USER_LOG |              |      |      |            |             |
|IC_I/cmp_fmc150_test |              |      |      |            |             |
|bench/cmp_mmcm_adc_M |              |      |      |            |             |
|           L_NEW_OUT |         Local|      |    2 |  0.000     |  0.477      |
+---------------------+--------------+------+------+------------+-------------+
|clock_generator_0/cl |              |      |      |            |             |
|ock_generator_0/MMCM |              |      |      |            |             |
|2_INST/MMCM_ADV_inst |              |      |      |            |             |
|         _ML_NEW_OUT |         Local|      |    2 |  0.000     |  0.366      |
+---------------------+--------------+------+------+------------+-------------+
|clock_generator_0/cl |              |      |      |            |             |
|ock_generator_0/MMCM |              |      |      |            |             |
|0_INST/MMCM_ADV_inst |              |      |      |            |             |
|         _ML_NEW_OUT |         Local|      |    2 |  0.000     |  0.424      |
+---------------------+--------------+------+------+------------+-------------+
|        bscan_update |         Local|      |   21 |  2.378     |  5.002      |
+---------------------+--------------+------+------+------------+-------------+
|chipscope_icon_0_con |              |      |      |            |             |
|           trol1<13> |         Local|      |    5 |  0.000     |  0.356      |
+---------------------+--------------+------+------+------------+-------------+
|chipscope_icon_0_con |              |      |      |            |             |
|           trol0<13> |         Local|      |    5 |  0.000     |  0.609      |
+---------------------+--------------+------+------+------------+-------------+
|chipscope_icon_0_con |              |      |      |            |             |
|           trol2<13> |         Local|      |    5 |  0.000     |  0.486      |
+---------------------+--------------+------+------+------------+-------------+
|chipscope_icon_0/chi |              |      |      |            |             |
|pscope_icon_0/i_chip |              |      |      |            |             |
|scope_icon_0/U0/iUPD |              |      |      |            |             |
|             ATE_OUT |         Local|      |    1 |  0.000     |  0.787      |
+---------------------+--------------+------+------+------------+-------------+
|RS232_Uart_1_Interru |              |      |      |            |             |
|                  pt |         Local|      |    1 |  0.000     |  0.878      |
+---------------------+--------------+------+------+------------+-------------+
|axi4lite_0_M_BRESP<2 |              |      |      |            |             |
|                  0> |         Local|      |  373 |  0.000     |  1.466      |
+---------------------+--------------+------+------+------------+-------------+
|ETHERNET/ETHERNET/V6 |              |      |      |            |             |
|HARD_SYS.I_TEMAC/GEN |              |      |      |            |             |
|_GMII.I_GMII/gmii_in |              |      |      |            |             |
|terface/gmii_rx_clk_ |              |      |      |            |             |
|               bufio |         Local|      |   10 |  0.011     |  1.299      |
+---------------------+--------------+------+------+------------+-------------+
|clk_400_0000MHzMMCM0 |              |      |      |            |             |
|     _nobuf_varphase |         Local|      |    2 |  0.011     |  1.272      |
+---------------------+--------------+------+------+------------+-------------+
|DDR3_SDRAM/DDR3_SDRA |              |      |      |            |             |
|M/u_memc_ui_top/u_me |              |      |      |            |             |
|m_intfc/phy_top0/clk |              |      |      |            |             |
|                _cpt |         Local|      |   18 |  0.011     |  1.310      |
+---------------------+--------------+------+------+------------+-------------+

* Net Skew is the difference between the minimum and maximum routing
only delays for the net. Note this is different from Clock Skew which
is reported in TRCE timing report. Clock Skew is the difference between
the minimum and maximum path delays which includes logic delays.

* The fanout is the number of component pins not the individual BEL loads,
for example SLICE loads not FF loads.

Timing Score: 187 (Setup: 187, Hold: 0, Component Switching Limit: 0)

WARNING:Par:468 - Your design did not meet timing.  The following are some suggestions to assist you to meet timing in your design.

   Review the timing report using Timing Analyzer (In ISE select "Post-Place &
   Route Static Timing Report"). Go to the failing constraint(s) and evaluate the failing paths for each constraint.

   Try the Design Goal and Strategies for Timing Performance(In ISE select Project -> Design Goals & Strategies) to ensure the best options
   are set in the tools for timing closure.

   Use the Xilinx "SmartXplorer" script to try special combinations of
   options known to produce very good results.

   Visit the Xilinx technical support web at http://support.xilinx.com and go to
   either "Troubleshoot->Tech Tips->Timing & Constraints" or "
   TechXclusives->Timing Closure" for tips and suggestions for meeting timing
   in your design.

Number of Timing Constraints that were not applied: 43

Asterisk (*) preceding a constraint indicates it was not met.
   This may be due to a setup or hold violation.

----------------------------------------------------------------------------------------------------------
  Constraint                                |    Check    | Worst Case |  Best Case | Timing |   Timing   
                                            |             |    Slack   | Achievable | Errors |    Score   
----------------------------------------------------------------------------------------------------------
* TS_clock_generator_0_clock_generator_0_SI | SETUP       |    -0.078ns|     5.078ns|       4|         187
  G_MMCM0_CLKOUT1 = PERIOD TIMEGRP          | HOLD        |     0.002ns|            |       0|           0
  "clock_generator_0_clock_generator_0_SIG_ |             |            |            |        |            
  MMCM0_CLKOUT1" TS_sys_clk_pin         HIG |             |            |            |        |            
  H 50|             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_ETHERNET_AXI4LITE_CLK_2_REF_CLK = MAXD | SETUP       |     0.053ns|     4.947ns|       0|           0
  ELAY FROM TIMEGRP "axi4lite_clk" TO       | HOLD        |     0.107ns|            |       0|           0
     TIMEGRP "clk_ref_clk" 5 ns DATAPATHONL |             |            |            |        |            
  Y                                         |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_fmc150_if_dma_0_fmc150_if_dma_0_USER_L | SETUP       |     0.053ns|    10.119ns|       0|           0
  OGIC_I_cmp_fmc150_testbench_adc_str_out_1 | HOLD        |     0.001ns|            |       0|           0
           = PERIOD TIMEGRP         "fmc150 |             |            |            |        |            
  _if_dma_0_fmc150_if_dma_0_USER_LOGIC_I_cm |             |            |            |        |            
  p_fmc150_testbench_adc_str_out_1"         |             |            |            |        |            
   TS_fmc150_if_dma_0_adc_clk_ab_p HIGH 50|             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_ETHERNET_ref_clk = PERIOD TIMEGRP "ref | MINPERIOD   |     0.239ns|     4.761ns|       0|           0
  _clk" 5 ns HIGH 50|             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_clock_generator_0_clock_generator_0_SI | SETUP       |     0.517ns|     9.483ns|       0|           0
  G_MMCM0_CLKOUT0 = PERIOD TIMEGRP          | HOLD        |     0.016ns|            |       0|           0
  "clock_generator_0_clock_generator_0_SIG_ |             |            |            |        |            
  MMCM0_CLKOUT0" TS_sys_clk_pin         * 0 |             |            |            |        |            
  .5 HIGH 50|             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  COMP "ETHERNET_RXD<1>" OFFSET = IN 2.875  | SETUP       |     0.556ns|     2.319ns|       0|           0
  ns VALID 3 ns BEFORE COMP         "ETHERN | HOLD        |     0.599ns|            |       0|           0
  ET_RX_CLK"                                |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  COMP "ETHERNET_RXD<4>" OFFSET = IN 2.744  | SETUP       |     0.557ns|     2.187ns|       0|           0
  ns VALID 3 ns BEFORE COMP         "ETHERN | HOLD        |     0.657ns|            |       0|           0
  ET_RX_CLK"                                |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  COMP "ETHERNET_RXD<2>" OFFSET = IN 2.872  | SETUP       |     0.559ns|     2.313ns|       0|           0
  ns VALID 3 ns BEFORE COMP         "ETHERN | HOLD        |     0.597ns|            |       0|           0
  ET_RX_CLK"                                |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  COMP "ETHERNET_RXD<5>" OFFSET = IN 2.904  | SETUP       |     0.567ns|     2.337ns|       0|           0
  ns VALID 3 ns BEFORE COMP         "ETHERN | HOLD        |     0.589ns|            |       0|           0
  ET_RX_CLK"                                |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  COMP "ETHERNET_RXD<7>" OFFSET = IN 2.985  | SETUP       |     0.578ns|     2.407ns|       0|           0
  ns VALID 3 ns BEFORE COMP         "ETHERN | HOLD        |     0.555ns|            |       0|           0
  ET_RX_CLK"                                |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  COMP "ETHERNET_RXD<6>" OFFSET = IN 2.998  | SETUP       |     0.586ns|     2.412ns|       0|           0
  ns VALID 3 ns BEFORE COMP         "ETHERN | HOLD        |     0.545ns|            |       0|           0
  ET_RX_CLK"                                |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  COMP "ETHERNET_RXD<3>" OFFSET = IN 2.615  | SETUP       |     0.610ns|     2.005ns|       0|           0
  ns VALID 3 ns BEFORE COMP         "ETHERN | HOLD        |     0.659ns|            |       0|           0
  ET_RX_CLK"                                |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  COMP "ETHERNET_RX_DV" OFFSET = IN 2.791 n | SETUP       |     0.612ns|     2.179ns|       0|           0
  s VALID 3 ns BEFORE COMP         "ETHERNE | HOLD        |     0.592ns|            |       0|           0
  T_RX_CLK"                                 |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  COMP "ETHERNET_RXD<0>" OFFSET = IN 2.435  | SETUP       |     0.613ns|     1.822ns|       0|           0
  ns VALID 3 ns BEFORE COMP         "ETHERN | HOLD        |     0.699ns|            |       0|           0
  ET_RX_CLK"                                |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  COMP "ETHERNET_RX_ER" OFFSET = IN 2.192 n | SETUP       |     0.688ns|     1.504ns|       0|           0
  s VALID 3 ns BEFORE COMP         "ETHERNE | HOLD        |     0.713ns|            |       0|           0
  T_RX_CLK"                                 |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_clock_generator_0_clock_generator_0_SI | MINPERIOD   |     1.071ns|     1.429ns|       0|           0
  G_MMCM0_CLKOUT2 = PERIOD TIMEGRP          |             |            |            |        |            
  "clock_generator_0_clock_generator_0_SIG_ |             |            |            |        |            
  MMCM0_CLKOUT2" TS_sys_clk_pin         * 2 |             |            |            |        |            
   HIGH 50|             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_ | MINLOWPULSE |     2.200ns|     2.800ns|       0|           0
  pin" 200 MHz HIGH 50|             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_DDR3_SDRAM_clk_rsync = PERIOD TIMEGRP  | SETUP       |     1.295ns|     3.486ns|       0|           0
  "TNM_DDR3_SDRAM_clk_rsync" 5 ns HIGH      | HOLD        |     0.072ns|            |       0|           0
      50|             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_ETHERNET_AXI4LITE_CLK_2_GTX_CLK = MAXD | SETUP       |     1.367ns|     6.633ns|       0|           0
  ELAY FROM TIMEGRP "axi4lite_clk" TO       | HOLD        |     0.107ns|            |       0|           0
     TIMEGRP "clk_gtx" 8 ns DATAPATHONLY    |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_ETHERNET_v6_emac_v2_1_clk_phy_rx = PER | SETUP       |     2.393ns|     5.107ns|       0|           0
  IOD TIMEGRP "v6_emac_v2_1_clk_phy_rx"     | HOLD        |     0.021ns|            |       0|           0
       7.5 ns HIGH 50|             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_clock_generator_0_clock_generator_0_SI | SETUP       |     2.400ns|     5.600ns|       0|           0
  G_MMCM2_CLKOUT0 = PERIOD TIMEGRP          | HOLD        |     0.026ns|            |       0|           0
  "clock_generator_0_clock_generator_0_SIG_ |             |            |            |        |            
  MMCM2_CLKOUT0" TS_sys_clk_pin         * 0 |             |            |            |        |            
  .625 HIGH 50|             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_DDR3_SDRAM_clk_rsync_rise_to_fall = MA | SETUP       |     3.095ns|     1.905ns|       0|           0
  XDELAY FROM TIMEGRP         "TG_DDR3_SDRA | HOLD        |     0.240ns|            |       0|           0
  M_clk_rsync_rise" TO TIMEGRP         "TG_ |             |            |            |        |            
  DDR3_SDRAM_clk_rsync_fall" 5 ns           |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_ETHERNET_AXI4LITECLKS_2_RX_MAC_ACLK =  | SETUP       |     3.564ns|     4.436ns|       0|           0
  MAXDELAY FROM TIMEGRP "axi4lite_clk"      | HOLD        |     0.122ns|            |       0|           0
      TO TIMEGRP "phy_clk_rx" 8 ns DATAPATH |             |            |            |        |            
  ONLY                                      |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_fmc150_if_dma_0_fmc150_if_dma_0_USER_L | MINPERIOD   |     3.657ns|     1.429ns|       0|           0
  OGIC_I_cmp_fmc150_testbench_adc_str_2x_ou |             |            |            |        |            
  t_0         = PERIOD TIMEGRP         "fmc |             |            |            |        |            
  150_if_dma_0_fmc150_if_dma_0_USER_LOGIC_I |             |            |            |        |            
  _cmp_fmc150_testbench_adc_str_2x_out_0"   |             |            |            |        |            
         TS_fmc150_if_dma_0_adc_clk_ab_n *  |             |            |            |        |            
  2 HIGH 50|             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_fmc150_if_dma_0_fmc150_if_dma_0_USER_L | MINPERIOD   |     3.657ns|     1.429ns|       0|           0
  OGIC_I_cmp_fmc150_testbench_adc_str_2x_ou |             |            |            |        |            
  t_1         = PERIOD TIMEGRP         "fmc |             |            |            |        |            
  150_if_dma_0_fmc150_if_dma_0_USER_LOGIC_I |             |            |            |        |            
  _cmp_fmc150_testbench_adc_str_2x_out_1"   |             |            |            |        |            
         TS_fmc150_if_dma_0_adc_clk_ab_p *  |             |            |            |        |            
  2 HIGH 50|             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_fmc150_if_dma_0_adc_clk_ab_p = PERIOD  | SETUP       |     7.247ns|     2.925ns|       0|           0
  TIMEGRP         "fmc150_if_dma_0_adc_clk_ | HOLD        |     0.236ns|            |       0|           0
  ab_p" 98.304 MHz HIGH 50| MINLOWPULSE |     4.172ns|     6.000ns|       0|           0
----------------------------------------------------------------------------------------------------------
  TS_fmc150_if_dma_0_adc_clk_ab_n = PERIOD  | MINLOWPULSE |     4.172ns|     6.000ns|       0|           0
  TIMEGRP         "fmc150_if_dma_0_adc_clk_ |             |            |            |        |            
  ab_n" 98.304 MHz HIGH 50|             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_ETHERNET_REF_CLK_2_AXI4LITE_CLK = MAXD | SETUP       |     4.623ns|     5.377ns|       0|           0
  ELAY FROM TIMEGRP "clk_ref_clk" TO        | HOLD        |     0.115ns|            |       0|           0
    TIMEGRP "axi4lite_clk" 10 ns DATAPATHON |             |            |            |        |            
  LY                                        |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TIMEGRP "TMN_fmc150_if_dma_chb_n" OFFSET  | SETUP       |     4.804ns|     0.283ns|       0|           0
  = IN 5.087 ns VALID 10.173 ns BEFORE      | HOLD        |     3.248ns|            |       0|           0
      COMP "fmc150_if_dma_0_adc_clk_ab_n" " |             |            |            |        |            
  RISING"                                   |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TIMEGRP "TMN_fmc150_if_dma_chb_p" OFFSET  | SETUP       |     4.804ns|     0.283ns|       0|           0
  = IN 5.087 ns VALID 10.173 ns BEFORE      | HOLD        |     3.248ns|            |       0|           0
      COMP "fmc150_if_dma_0_adc_clk_ab_p" " |             |            |            |        |            
  RISING"                                   |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TIMEGRP "TMN_fmc150_if_dma_cha_n" OFFSET  | SETUP       |     4.822ns|     0.265ns|       0|           0
  = IN 5.087 ns VALID 10.173 ns BEFORE      | HOLD        |     3.266ns|            |       0|           0
      COMP "fmc150_if_dma_0_adc_clk_ab_n" " |             |            |            |        |            
  RISING"                                   |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TIMEGRP "TMN_fmc150_if_dma_cha_p" OFFSET  | SETUP       |     4.822ns|     0.265ns|       0|           0
  = IN 5.087 ns VALID 10.173 ns BEFORE      | HOLD        |     3.266ns|            |       0|           0
      COMP "fmc150_if_dma_0_adc_clk_ab_p" " |             |            |            |        |            
  RISING"                                   |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_ETHERNET_v6_emac_v2_1_clk_ref_gtx = PE | MINHIGHPULSE|     5.600ns|     2.400ns|       0|           0
  RIOD TIMEGRP         "v6_emac_v2_1_clk_re |             |            |            |        |            
  f_gtx" 8 ns HIGH 50|             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_ETHERNET_v6_emac_v2_1_clk_ref_mux = PE | MINPERIOD   |     5.778ns|     2.222ns|       0|           0
  RIOD TIMEGRP         "v6_emac_v2_1_clk_re |             |            |            |        |            
  f_mux" TS_ETHERNET_v6_emac_v2_1_clk_ref_g |             |            |            |        |            
  tx HIGH         50|             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_DDR3_SDRAM_MC_PHY_INIT_SEL = MAXDELAY  | SETUP       |     5.795ns|     4.205ns|       0|           0
  FROM TIMEGRP         "TNM_DDR3_SDRAM_PHY_ | HOLD        |     0.186ns|            |       0|           0
  INIT_SEL" TO TIMEGRP "FFS" 10 ns          |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_SysACE_CLK = PERIOD TIMEGRP "SysACE_CL | SETUP       |     6.409ns|     3.591ns|       0|           0
  K" 10 ns HIGH 50| HOLD        |     0.096ns|            |       0|           0
----------------------------------------------------------------------------------------------------------
  TS_ETHERNET_RX_MAC_ACLK_2_AXI4LITECLKS =  | MAXDELAY    |     7.491ns|     2.509ns|       0|           0
  MAXDELAY FROM TIMEGRP "phy_clk_rx" TO     | HOLD        |     0.143ns|            |       0|           0
       TIMEGRP "axi4lite_clk" 10 ns DATAPAT |             |            |            |        |            
  HONLY                                     |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_ETHERNET_host_clk = PERIOD TIMEGRP "ho | MINPERIOD   |     7.500ns|     2.500ns|       0|           0
  st" 10 ns HIGH 50|             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_fmc150_if_dma_0_fmc150_if_dma_0_USER_L | MINPERIOD   |     7.672ns|     2.500ns|       0|           0
  OGIC_I_cmp_fmc150_testbench_adc_str_out_0 |             |            |            |        |            
           = PERIOD TIMEGRP         "fmc150 |             |            |            |        |            
  _if_dma_0_fmc150_if_dma_0_USER_LOGIC_I_cm |             |            |            |        |            
  p_fmc150_testbench_adc_str_out_0"         |             |            |            |        |            
   TS_fmc150_if_dma_0_adc_clk_ab_n HIGH 50|             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_ETHERNET_GTX_CLK_2_AXI4LITE_CLK = MAXD | SETUP       |     8.020ns|     1.980ns|       0|           0
  ELAY FROM TIMEGRP "clk_gtx" TO         TI | HOLD        |     0.154ns|            |       0|           0
  MEGRP "axi4lite_clk" 10 ns DATAPATHONLY   |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_ETHERNET_TX_MAC_ACLK_2_RX_MAC_ACLK = M | N/A         |         N/A|         N/A|     N/A|         N/A
  AXDELAY FROM TIMEGRP "phy_clk_tx" TO      |             |            |            |        |            
      TIMEGRP "phy_clk_rx" 8 ns DATAPATHONL |             |            |            |        |            
  Y                                         |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_ETHERNET_RX_MAC_ACLK_2_GTX_CLK = MAXDE | N/A         |         N/A|         N/A|     N/A|         N/A
  LAY FROM TIMEGRP "phy_clk_rx" TO          |             |            |            |        |            
  TIMEGRP "clk_gtx" 8 ns DATAPATHONLY       |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_ETHERNET_GTX_CLK_2_RX_MAC_ACLK = MAXDE | N/A         |         N/A|         N/A|     N/A|         N/A
  LAY FROM TIMEGRP "clk_gtx" TO TIMEGRP     |             |            |            |        |            
       "phy_clk_rx" 8 ns DATAPATHONLY       |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_ETHERNET_AXISTREAMCLKS_2_REF_CLK = MAX | N/A         |         N/A|         N/A|     N/A|         N/A
  DELAY FROM TIMEGRP "axistream_clk" TO     |             |            |            |        |            
       TIMEGRP "clk_ref_clk" 5 ns DATAPATHO |             |            |            |        |            
  NLY                                       |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_ETHERNET_REF_CLK_2_AXISTREAMCLKS = MAX | N/A         |         N/A|         N/A|     N/A|         N/A
  DELAY FROM TIMEGRP "clk_ref_clk" TO       |             |            |            |        |            
     TIMEGRP "axistream_clk" 10 ns DATAPATH |             |            |            |        |            
  ONLY                                      |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  PATH "TS_CC_AB_path" TIG                  | N/A         |         N/A|         N/A|     N/A|         N/A
----------------------------------------------------------------------------------------------------------
  PATH "TS_CC_BA_path" TIG                  | N/A         |         N/A|         N/A|     N/A|         N/A
----------------------------------------------------------------------------------------------------------
  TS_clk_400_0000MHzMMCM0_nobuf_varphase =  | N/A         |         N/A|         N/A|     N/A|         N/A
  PERIOD TIMEGRP         "clk_400_0000MHzMM |             |            |            |        |            
  CM0_nobuf_varphase" TS_sys_clk_pin * 2 HI |             |            |            |        |            
  GH 50|             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_axi4_0_MI0_sync_clock_conv_inbound = M | N/A         |         N/A|         N/A|     N/A|         N/A
  AXDELAY FROM TIMEGRP         "axi4_0_MI0_ |             |            |            |        |            
  clock_conv_ACLK_global" TO TIMEGRP        |             |            |            |        |            
    "axi4_0_MI0_clock_conv_otherclk_local"  |             |            |            |        |            
  10 ns                                     |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_axi4_0_MI0_sync_clock_conv_outbound =  | N/A         |         N/A|         N/A|     N/A|         N/A
  MAXDELAY FROM TIMEGRP         "axi4_0_MI0 |             |            |            |        |            
  _clock_conv_otherclk_local" TO TIMEGRP    |             |            |            |        |            
        "axi4_0_MI0_clock_conv_ACLK_global" |             |            |            |        |            
   10 ns                                    |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_axi4_0_SI6_sync_clock_conv_outtrans =  | N/A         |         N/A|         N/A|     N/A|         N/A
  MAXDELAY FROM TIMEGRP         "axi4_0_SI6 |             |            |            |        |            
  _clock_conv_ACLK_local" TO TIMEGRP        |             |            |            |        |            
    "axi4_0_SI6_clock_conv_otherclk_global" |             |            |            |        |            
   10 ns                                    |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_axi4_0_SI6_sync_clock_conv_intrans = M | N/A         |         N/A|         N/A|     N/A|         N/A
  AXDELAY FROM TIMEGRP         "axi4_0_SI6_ |             |            |            |        |            
  clock_conv_otherclk_global" TO TIMEGRP    |             |            |            |        |            
        "axi4_0_SI6_clock_conv_ACLK_local"  |             |            |            |        |            
  10 ns                                     |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_axi4_0_SI6_sync_clock_conv_inbound = M | N/A         |         N/A|         N/A|     N/A|         N/A
  AXDELAY FROM TIMEGRP         "axi4_0_SI6_ |             |            |            |        |            
  clock_conv_ACLK_global" TO TIMEGRP        |             |            |            |        |            
    "axi4_0_SI6_clock_conv_otherclk_local"  |             |            |            |        |            
  10 ns                                     |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_axi4_0_SI6_sync_clock_conv_outbound =  | N/A         |         N/A|         N/A|     N/A|         N/A
  MAXDELAY FROM TIMEGRP         "axi4_0_SI6 |             |            |            |        |            
  _clock_conv_otherclk_local" TO TIMEGRP    |             |            |            |        |            
        "axi4_0_SI6_clock_conv_ACLK_global" |             |            |            |        |            
   10 ns                                    |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_axi4_0_SI5_sync_clock_conv_outtrans =  | N/A         |         N/A|         N/A|     N/A|         N/A
  MAXDELAY FROM TIMEGRP         "axi4_0_SI5 |             |            |            |        |            
  _clock_conv_ACLK_local" TO TIMEGRP        |             |            |            |        |            
    "axi4_0_SI5_clock_conv_otherclk_global" |             |            |            |        |            
   10 ns                                    |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_axi4_0_SI5_sync_clock_conv_intrans = M | N/A         |         N/A|         N/A|     N/A|         N/A
  AXDELAY FROM TIMEGRP         "axi4_0_SI5_ |             |            |            |        |            
  clock_conv_otherclk_global" TO TIMEGRP    |             |            |            |        |            
        "axi4_0_SI5_clock_conv_ACLK_local"  |             |            |            |        |            
  10 ns                                     |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_axi4_0_SI5_sync_clock_conv_inbound = M | N/A         |         N/A|         N/A|     N/A|         N/A
  AXDELAY FROM TIMEGRP         "axi4_0_SI5_ |             |            |            |        |            
  clock_conv_ACLK_global" TO TIMEGRP        |             |            |            |        |            
    "axi4_0_SI5_clock_conv_otherclk_local"  |             |            |            |        |            
  10 ns                                     |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_axi4_0_SI5_sync_clock_conv_outbound =  | N/A         |         N/A|         N/A|     N/A|         N/A
  MAXDELAY FROM TIMEGRP         "axi4_0_SI5 |             |            |            |        |            
  _clock_conv_otherclk_local" TO TIMEGRP    |             |            |            |        |            
        "axi4_0_SI5_clock_conv_ACLK_global" |             |            |            |        |            
   10 ns                                    |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  PATH "TS_axi4_0_reset_resync_path" TIG    | SETUP       |         N/A|     6.014ns|     N/A|           0
----------------------------------------------------------------------------------------------------------
  PATH "TS_TIG_microblaze_0_Interrupt_path" | SETUP       |         N/A|     1.612ns|     N/A|           0
   TIG                                      |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  PATH "TS_TIG_microblaze_0_Reset_path" TIG | SETUP       |         N/A|     2.442ns|     N/A|           0
----------------------------------------------------------------------------------------------------------
  PATH "TS_TIG_DDR3_SDRAM_IODELAY_CTRL_RST_ | SETUP       |         N/A|     1.475ns|     N/A|           0
  SYNCH_path" TIG                           |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  PATH "TS_TIG_DDR3_SDRAM_IODELAY_CTRL_RDY_ | SETUP       |         N/A|     0.859ns|     N/A|           0
  O_SYNCH_path" TIG                         |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_XBPM_DDC_dma_S2MM_AXIS_P2S = MAXDELAY  | N/A         |         N/A|         N/A|     N/A|         N/A
  FROM TIMEGRP "m_axi_s2mm_aclk" TO         |             |            |            |        |            
   TIMEGRP "s_axi_lite_aclk" 10 ns DATAPATH |             |            |            |        |            
  ONLY                                      |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_XBPM_DDC_dma_S2MM_AXIS_S2P = MAXDELAY  | N/A         |         N/A|         N/A|     N/A|         N/A
  FROM TIMEGRP "s_axi_lite_aclk" TO         |             |            |            |        |            
   TIMEGRP "m_axi_s2mm_aclk" 5 ns DATAPATHO |             |            |            |        |            
  NLY                                       |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_ETHERNET_RX_MAC_ACLK_2_TX_MAC_ACLK = M | N/A         |         N/A|         N/A|     N/A|         N/A
  AXDELAY FROM TIMEGRP "phy_clk_rx" TO      |             |            |            |        |            
      TIMEGRP "phy_clk_tx" 8 ns DATAPATHONL |             |            |            |        |            
  Y                                         |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_ETHERNET_GTX_CLK_2_AXISTREAMCLKS = MAX | N/A         |         N/A|         N/A|     N/A|         N/A
  DELAY FROM TIMEGRP "clk_gtx" TO         T |             |            |            |        |            
  IMEGRP "axistream_clk" 10 ns DATAPATHONLY |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_ETHERNET_AXISTREAMCLKS_2_GTX_CLK = MAX | N/A         |         N/A|         N/A|     N/A|         N/A
  DELAY FROM TIMEGRP "axistream_clk" TO     |             |            |            |        |            
       TIMEGRP "clk_gtx" 8 ns DATAPATHONLY  |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_ETHERNET_TX_MAC_ACLK_2_AXI4LITECLKS =  | N/A         |         N/A|         N/A|     N/A|         N/A
  MAXDELAY FROM TIMEGRP "phy_clk_tx" TO     |             |            |            |        |            
       TIMEGRP "axi4lite_clk" 10 ns DATAPAT |             |            |            |        |            
  HONLY                                     |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_ETHERNET_AXI4LITECLKS_2_TX_MAC_ACLK =  | N/A         |         N/A|         N/A|     N/A|         N/A
  MAXDELAY FROM TIMEGRP "axi4lite_clk"      |             |            |            |        |            
      TO TIMEGRP "phy_clk_tx" 8 ns DATAPATH |             |            |            |        |            
  ONLY                                      |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_ETHERNET_TX_MAC_ACLK_2_AXISTREAMCLKS = | N/A         |         N/A|         N/A|     N/A|         N/A
   MAXDELAY FROM TIMEGRP "phy_clk_tx"       |             |            |            |        |            
     TO TIMEGRP "axistream_clk" 10 ns DATAP |             |            |            |        |            
  ATHONLY                                   |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_ETHERNET_AXISTREAMCLKS_2_TX_MAC_ACLK = | N/A         |         N/A|         N/A|     N/A|         N/A
   MAXDELAY FROM TIMEGRP         "axistream |             |            |            |        |            
  _clk" TO TIMEGRP "phy_clk_tx" 8 ns DATAPA |             |            |            |        |            
  THONLY                                    |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_ETHERNET_RX_MAC_ACLK_2_AXISTREAMCLKS = | N/A         |         N/A|         N/A|     N/A|         N/A
   MAXDELAY FROM TIMEGRP "phy_clk_rx"       |             |            |            |        |            
     TO TIMEGRP "axistream_clk" 10 ns DATAP |             |            |            |        |            
  ATHONLY                                   |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_ETHERNET_AXISTREAMCLKS_2_RX_MAC_ACLK = | N/A         |         N/A|         N/A|     N/A|         N/A
   MAXDELAY FROM TIMEGRP         "axistream |             |            |            |        |            
  _clk" TO TIMEGRP "phy_clk_rx" 8 ns DATAPA |             |            |            |        |            
  THONLY                                    |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  PATH "TS_SYSACE_AXI_FP_SysACE_CompactFlas | SETUP       |         N/A|     1.482ns|     N/A|           0
  h_path" TIG                               |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  PATH "TS_AXI_SYSACE_FP_SysACE_CompactFlas | SETUP       |         N/A|     9.771ns|     N/A|           0
  h_path" TIG                               |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_XBPM_ADC_dma_S2MM_AXIS_P2S = MAXDELAY  | N/A         |         N/A|         N/A|     N/A|         N/A
  FROM TIMEGRP "m_axi_s2mm_aclk" TO         |             |            |            |        |            
   TIMEGRP "s_axi_lite_aclk" 10 ns DATAPATH |             |            |            |        |            
  ONLY                                      |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_XBPM_ADC_dma_S2MM_AXIS_S2P = MAXDELAY  | N/A         |         N/A|         N/A|     N/A|         N/A
  FROM TIMEGRP "s_axi_lite_aclk" TO         |             |            |            |        |            
   TIMEGRP "m_axi_s2mm_aclk" 5 ns DATAPATHO |             |            |            |        |            
  NLY                                       |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  PATH "TS_TIG_microblaze_0_ilmb_POR_FF_I_p | SETUP       |         N/A|     2.419ns|     N/A|           0
  ath" TIG                                  |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  PATH "TS_TIG_microblaze_0_dlmb_POR_FF_I_p | SETUP       |         N/A|     1.781ns|     N/A|           0
  ath" TIG                                  |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  PATH "TS_axi4lite_0_reset_resync_path" TI | MAXDELAY    |         N/A|     4.958ns|     N/A|           0
  G                                         |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_axi4_0_MI0_sync_clock_conv_outtrans =  | N/A         |         N/A|         N/A|     N/A|         N/A
  MAXDELAY FROM TIMEGRP         "axi4_0_MI0 |             |            |            |        |            
  _clock_conv_ACLK_local" TO TIMEGRP        |             |            |            |        |            
    "axi4_0_MI0_clock_conv_otherclk_global" |             |            |            |        |            
   10 ns                                    |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_axi4_0_MI0_sync_clock_conv_intrans = M | N/A         |         N/A|         N/A|     N/A|         N/A
  AXDELAY FROM TIMEGRP         "axi4_0_MI0_ |             |            |            |        |            
  clock_conv_otherclk_global" TO TIMEGRP    |             |            |            |        |            
        "axi4_0_MI0_clock_conv_ACLK_local"  |             |            |            |        |            
  10 ns                                     |             |            |            |        |            
----------------------------------------------------------------------------------------------------------


Derived Constraint Report
Review Timing Report for more details on the following derived constraints.
To create a Timing Report, run "trce -v 12 -fastpaths -o design_timing_report design.ncd design.pcf"
or "Run Timing Analysis" from Timing Analyzer (timingan).
Derived Constraints for TS_ETHERNET_v6_emac_v2_1_clk_ref_gtx
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_ETHERNET_v6_emac_v2_1_clk_re|      8.000ns|      2.400ns|      2.222ns|            0|            0|            0|            0|
|f_gtx                          |             |             |             |             |             |             |             |
| TS_ETHERNET_v6_emac_v2_1_clk_r|      8.000ns|      2.222ns|          N/A|            0|            0|            0|            0|
| ef_mux                        |             |             |             |             |             |             |             |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

Derived Constraints for TS_sys_clk_pin
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_sys_clk_pin                 |      5.000ns|      2.800ns|      5.078ns|            0|            4|            0|       980320|
| TS_clock_generator_0_clock_gen|      8.000ns|      5.600ns|          N/A|            0|            0|         8530|            0|
| erator_0_SIG_MMCM2_CLKOUT0    |             |             |             |             |             |             |             |
| TS_clk_400_0000MHzMMCM0_nobuf_|      2.500ns|          N/A|          N/A|            0|            0|            0|            0|
| varphase                      |             |             |             |             |             |             |             |
| TS_clock_generator_0_clock_gen|      5.000ns|      5.078ns|          N/A|            4|            0|       314457|            0|
| erator_0_SIG_MMCM0_CLKOUT1    |             |             |             |             |             |             |             |
| TS_clock_generator_0_clock_gen|     10.000ns|      9.483ns|          N/A|            0|            0|       657333|            0|
| erator_0_SIG_MMCM0_CLKOUT0    |             |             |             |             |             |             |             |
| TS_clock_generator_0_clock_gen|      2.500ns|      1.429ns|          N/A|            0|            0|            0|            0|
| erator_0_SIG_MMCM0_CLKOUT2    |             |             |             |             |             |             |             |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

Derived Constraints for TS_fmc150_if_dma_0_adc_clk_ab_n
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_fmc150_if_dma_0_adc_clk_ab_n|     10.173ns|      6.000ns|      2.858ns|            0|            0|            0|            0|
| TS_fmc150_if_dma_0_fmc150_if_d|      5.086ns|      1.429ns|          N/A|            0|            0|            0|            0|
| ma_0_USER_LOGIC_I_cmp_fmc150_t|             |             |             |             |             |             |             |
| estbench_adc_str_2x_out_0     |             |             |             |             |             |             |             |
| TS_fmc150_if_dma_0_fmc150_if_d|     10.173ns|      2.500ns|          N/A|            0|            0|            0|            0|
| ma_0_USER_LOGIC_I_cmp_fmc150_t|             |             |             |             |             |             |             |
| estbench_adc_str_out_0        |             |             |             |             |             |             |             |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

Derived Constraints for TS_fmc150_if_dma_0_adc_clk_ab_p
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_fmc150_if_dma_0_adc_clk_ab_p|     10.173ns|      6.000ns|     10.119ns|            0|            0|           28|       384994|
| TS_fmc150_if_dma_0_fmc150_if_d|      5.086ns|      1.429ns|          N/A|            0|            0|            0|            0|
| ma_0_USER_LOGIC_I_cmp_fmc150_t|             |             |             |             |             |             |             |
| estbench_adc_str_2x_out_1     |             |             |             |             |             |             |             |
| TS_fmc150_if_dma_0_fmc150_if_d|     10.173ns|     10.119ns|          N/A|            0|            0|       384994|            0|
| ma_0_USER_LOGIC_I_cmp_fmc150_t|             |             |             |             |             |             |             |
| estbench_adc_str_out_1        |             |             |             |             |             |             |             |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

1 constraint not met.
INFO:Timing:2761 - N/A entries in the Constraints List may indicate that the 
   constraint is not analyzed due to the following: No paths covered by this 
   constraint; Other constraints intersect with this constraint; or This 
   constraint was disabled by a Path Tracing Control. Please run the Timespec 
   Interaction Report (TSI) via command line (trce tsi) or Timing Analyzer GUI.


Generating Pad Report.

All signals are completely routed.

WARNING:Par:283 - There are 96 loadless signals in this design. This design will cause Bitgen to issue DRC warnings.

Total REAL time to PAR completion: 10 mins 44 secs 
Total CPU time to PAR completion: 10 mins 28 secs 

Peak Memory Usage:  1547 MB

Placer: Placement generated during map.
Routing: Completed - No errors found.
Timing: Completed - 4 errors found.

Number of error messages: 0
Number of warning messages: 105
Number of info messages: 1

Writing design to file system.ncd



PAR done!



#----------------------------------------------#
# Starting program post_par_trce
# trce -e 3 -xml system.twx system.ncd system.pcf 
#----------------------------------------------#
Release 13.4 - Trace  (nt)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.


PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.4/ISE_DS/EDK/virtex6/data/virtex6.acd> with local file
<C:/Xilinx/13.4/ISE_DS/ISE/virtex6/data/virtex6.acd>
Loading device for application Rf_Device from file '6vlx240t.nph' in environment
C:\Xilinx\13.4\ISE_DS\ISE\;C:\Xilinx\13.4\ISE_DS\EDK.
   "system" is an NCD, version 3.2, device xc6vlx240t, package ff1156, speed -1
WARNING:Timing:3223 - Timing constraint TS_ETHERNET_RX_MAC_ACLK_2_TX_MAC_ACLK =
   MAXDELAY FROM TIMEGRP "phy_clk_rx" TO        TIMEGRP "phy_clk_tx" 8 ns
   DATAPATHONLY; ignored during timing analysis.
WARNING:Timing:3223 - Timing constraint TS_ETHERNET_TX_MAC_ACLK_2_RX_MAC_ACLK =
   MAXDELAY FROM TIMEGRP "phy_clk_tx" TO        TIMEGRP "phy_clk_rx" 8 ns
   DATAPATHONLY; ignored during timing analysis.
WARNING:Timing:3223 - Timing constraint TS_ETHERNET_RX_MAC_ACLK_2_GTX_CLK =
   MAXDELAY FROM TIMEGRP "phy_clk_rx" TO        TIMEGRP "clk_gtx" 8 ns
   DATAPATHONLY; ignored during timing analysis.
WARNING:Timing:3223 - Timing constraint TS_ETHERNET_GTX_CLK_2_RX_MAC_ACLK =
   MAXDELAY FROM TIMEGRP "clk_gtx" TO TIMEGRP        "phy_clk_rx" 8 ns
   DATAPATHONLY; ignored during timing analysis.
WARNING:Timing:3223 - Timing constraint PATH "TS_CC_AB_path" TIG; ignored during
   timing analysis.
WARNING:Timing:3223 - Timing constraint PATH "TS_CC_BA_path" TIG; ignored during
   timing analysis.
INFO:Timing:3386 - Intersecting Constraints found and resolved.  For more
   information, see the TSI report.  Please consult the Xilinx Command Line
   Tools User Guide for information on generating a TSI report.
--------------------------------------------------------------------------------
Release 13.4 Trace  (nt)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.

C:\Xilinx\13.4\ISE_DS\ISE\bin\nt\unwrapped\trce.exe -e 3 -xml system.twx
system.ncd system.pcf


Design file:              system.ncd
Physical constraint file: system.pcf
Device,speed:             xc6vlx240t,-1 (PRODUCTION 1.17 2012-01-07, STEPPING
level 0)
Report level:             error report
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths option. All paths that are not constrained will be reported in
   the unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on a 50 Ohm transmission line loading model.  For the details of
   this model, and for more information on accounting for different loading conditions, please see the device datasheet.


Timing summary:
---------------

Timing errors: 4  Score: 187 (Setup/Max: 187, Hold: 0)

Constraints cover 1397603 paths, 0 nets, and 169588 connections

Design statistics:
   Minimum period:  10.119ns (Maximum frequency:  98.824MHz)
   Maximum path delay from/to any node:   6.633ns
   Minimum input required time before clock:   2.412ns


Analysis completed Tue Jul 31 12:26:31 2012
--------------------------------------------------------------------------------

Generating Report ...

Number of warnings: 6
Number of info messages: 4
Total time: 3 mins 43 secs 


xflow done!
touch __xps/system_routed
xilperl C:/Xilinx/13.4/ISE_DS/EDK/data/fpga_impl/observe_par.pl -error yes implementation/system.par
Analyzing implementation/system.par
********************************************************************************
ERROR: 1 constraint not met.

PAR could not meet all timing constraints. A bitstream will not be generated.

To disable the PAR timing check:

1> Disable the "Treat timing closure failure as error" option from the Project Options dialog in XPS.

OR

2> Type following at the XPS prompt:
XPS52d7a826set enable_par_timing_error 0
********************************************************************************
make: *** [implementation/system.bit] Error 1
Done!
The project's MHS file has changed on disk.
WARNING:EDK:4058 - INSTANCE: ETHERNET_dma, BUS_INTERFACE: M_AXI_SG -  is not connected to any slave. 
WARNING:EDK:4058 - INSTANCE: ETHERNET_dma, BUS_INTERFACE: M_AXI_MM2S -  is not connected to any slave. 
WARNING:EDK:4058 - INSTANCE: ETHERNET_dma, BUS_INTERFACE: M_AXI_S2MM -  is not connected to any slave. 
WARNING:EDK:4058 - INSTANCE: XBPM_DDC_dma, BUS_INTERFACE: M_AXI_S2MM -  is not connected to any slave. 
WARNING:EDK:4058 - INSTANCE: ETHERNET_dma, BUS_INTERFACE: M_AXI_SG -  is not connected to any slave. 
WARNING:EDK:4058 - INSTANCE: ETHERNET_dma, BUS_INTERFACE: M_AXI_MM2S -  is not connected to any slave. 
WARNING:EDK:4058 - INSTANCE: ETHERNET_dma, BUS_INTERFACE: M_AXI_S2MM -  is not connected to any slave. 
WARNING:EDK:4058 - INSTANCE: XBPM_DDC_dma, BUS_INTERFACE: M_AXI_S2MM -  is not connected to any slave. 

********************************************************************************
At Local date and time: Tue Jul 31 13:08:12 2012
 make -f system.make clean started...
rm -f implementation/system.ngc
rm -f platgen.log
rm -f __xps/ise/_xmsgs/platgen.xmsgs
rm -f implementation/system.bmm
rm -rf implementation/cache
rm -f implementation/system.bit
rm -f implementation/system.ncd
rm -f implementation/system_bd.bmm 
rm -f implementation/system_map.ncd 
rm -f implementation/download.bit 
rm -f __xps/system_bits
rm -rf implementation synthesis xst hdl
rm -rf xst.srp system.srp
rm -f __xps/ise/_xmsgs/bitinit.xmsgs
rm -rf SDK
rm -rf __xps/ps7_instance.mhs
rm -rf simulation/behavioral
rm -f simgen.log
rm -f __xps/ise/_xmsgs/simgen.xmsgs
rm -f _impact.cmd
Done!

********************************************************************************
At Local date and time: Tue Jul 31 13:08:45 2012
 make -f system.make netlistclean started...
rm -f implementation/system.ngc
rm -f platgen.log
rm -f __xps/ise/_xmsgs/platgen.xmsgs
rm -f implementation/system.bmm
rm -rf implementation/cache
Done!

********************************************************************************
At Local date and time: Tue Jul 31 13:08:48 2012
 make -f system.make bitsclean started...
rm -f implementation/system.bit
rm -f implementation/system.ncd
rm -f implementation/system_bd.bmm 
rm -f implementation/system_map.ncd 
rm -f implementation/download.bit 
rm -f __xps/system_bits
Done!

********************************************************************************
At Local date and time: Tue Jul 31 13:08:51 2012
 make -f system.make hwclean started...
rm -f implementation/system.ngc
rm -f platgen.log
rm -f __xps/ise/_xmsgs/platgen.xmsgs
rm -f implementation/system.bmm
rm -rf implementation/cache
rm -f implementation/system.bit
rm -f implementation/system.ncd
rm -f implementation/system_bd.bmm 
rm -f implementation/system_map.ncd 
rm -f implementation/download.bit 
rm -f __xps/system_bits
rm -rf implementation synthesis xst hdl
rm -rf xst.srp system.srp
rm -f __xps/ise/_xmsgs/bitinit.xmsgs
rm -rf SDK
rm -rf __xps/ps7_instance.mhs
Done!

********************************************************************************
At Local date and time: Tue Jul 31 13:09:08 2012
 make -f system.make exporttosdk started...
IF NOT EXIST "SDK\SDK_Export\hw" @mkdir "SDK\SDK_Export\hw"
psf2Edward -inp system.xmp -exit_on_error -dont_add_loginfo -edwver 1.2 -xml SDK\SDK_Export\hw/system.xml 
Release 13.4 - psf2Edward EDK_O.87xd (nt)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.
WARNING:EDK:4058 - INSTANCE: ETHERNET_dma, BUS_INTERFACE: M_AXI_SG -  is not
   connected to any slave. 
WARNING:EDK:4058 - INSTANCE: ETHERNET_dma, BUS_INTERFACE: M_AXI_MM2S -  is not
   connected to any slave. 
WARNING:EDK:4058 - INSTANCE: ETHERNET_dma, BUS_INTERFACE: M_AXI_S2MM -  is not
   connected to any slave. 
WARNING:EDK:4058 - INSTANCE: XBPM_DDC_dma, BUS_INTERFACE: M_AXI_S2MM -  is not
   connected to any slave. 

Checking platform configuration ...
IPNAME: lmb_v10, INSTANCE: microblaze_0_ilmb - 1 master(s) : 1 slave(s) 
IPNAME: lmb_v10, INSTANCE: microblaze_0_dlmb - 1 master(s) : 1 slave(s) 
IPNAME: axi_interconnect, INSTANCE: axi4lite_0 - 1 master(s) : 12 slave(s) 
IPNAME: axi_interconnect, INSTANCE: axi4_0 - 7 master(s) : 1 slave(s) 

Checking port drivers...

Performing Clock DRCs...

Performing Reset DRCs...

Overriding system level properties...
WARNING:EDK:4181 - PORT: mm2s_prmry_reset_out_n, CONNECTOR: RESET_OUT_N -
   floating connection -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_dma_v5_00_a\data
   \axi_dma_v2_1_0.mpd line 210 
WARNING:EDK:4181 - PORT: mm2s_cntrl_reset_out_n, CONNECTOR: RESET_OUT_N -
   floating connection -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_dma_v5_00_a\data
   \axi_dma_v2_1_0.mpd line 216 
WARNING:EDK:4181 - PORT: s2mm_prmry_reset_out_n, CONNECTOR: RESET_OUT_N -
   floating connection -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_dma_v5_00_a\data
   \axi_dma_v2_1_0.mpd line 238 
WARNING:EDK:4181 - PORT: s2mm_sts_reset_out_n, CONNECTOR: RESET_OUT_N - floating
   connection -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_dma_v5_00_a\data
   \axi_dma_v2_1_0.mpd line 244 
WARNING:EDK:4181 - PORT: mm2s_prmry_reset_out_n, CONNECTOR: RESET_OUT_N -
   floating connection -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_dma_v5_00_a\data
   \axi_dma_v2_1_0.mpd line 210 
WARNING:EDK:4181 - PORT: mm2s_cntrl_reset_out_n, CONNECTOR: RESET_OUT_N -
   floating connection -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_dma_v5_00_a\data
   \axi_dma_v2_1_0.mpd line 216 
WARNING:EDK:4181 - PORT: s2mm_prmry_reset_out_n, CONNECTOR: RESET_OUT_N -
   floating connection -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_dma_v5_00_a\data
   \axi_dma_v2_1_0.mpd line 238 
WARNING:EDK:4181 - PORT: s2mm_sts_reset_out_n, CONNECTOR: RESET_OUT_N - floating
   connection -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_dma_v5_00_a\data
   \axi_dma_v2_1_0.mpd line 244 

INFO: Setting C_RANGE_CHECK = ON for axi_interconnect axi4lite_0.

INFO: Setting C_RANGE_CHECK = OFF for axi_interconnect axi4_0; no DECERR
checking will be performed.

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...
Invoking MIG ...
MIG returned 0

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...
Chipscope Integrate Controller, instance 'chipscope_icon', exists in System 
Chipscope Integrate Controller, instance 'chipscope_icon', exists in System 
Chipscope Integrate Controller, instance 'chipscope_icon', exists in System 
Conversion to XML complete.
xdsgen -inp system.xmp -report SDK\SDK_Export\hw/system.html  -make_docs_local
Release 13.4 - xdsgen EDK_O.87xd (nt)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.
Generated Block Diagram.
Rasterizing proc_sys_reset_0.jpg.....
Rasterizing microblaze_0_intc.jpg.....
Rasterizing microblaze_0_ilmb.jpg.....
Rasterizing microblaze_0_i_bram_ctrl.jpg.....
Rasterizing microblaze_0_dlmb.jpg.....
Rasterizing microblaze_0_d_bram_ctrl.jpg.....
Rasterizing microblaze_0_bram_block.jpg.....
Rasterizing microblaze_0.jpg.....
Rasterizing debug_module.jpg.....
Rasterizing clock_generator_0.jpg.....
Rasterizing bpm_ddc_0.jpg.....
Rasterizing axi_timer_0.jpg.....
Rasterizing axi4lite_0.jpg.....
Rasterizing axi4_0.jpg.....
Rasterizing SysACE_CompactFlash.jpg.....
Rasterizing RS232_Uart_1.jpg.....
Rasterizing LEDs_8Bits.jpg.....
Rasterizing ETHERNET_dma.jpg.....
org.apache.batik.transcoder.TranscoderException: nul
Enclosed Exception
file:/D:/LR/Xilinx_projects/ML605_System_fmc150_testbench13_ext_clock_BPM_ADC_DD
C_DMA/__xps/.dswkshop/ETHERNET_dma.svg:-
Cannot find the referenced element
"#AXIS_busconn_TARGET
specified on the element <use> - may be a problem of id
	at org.apache.batik.transcoder.SVGAbstractTranscoder.transcode(Unknown Source)
	at org.apache.batik.transcoder.image.ImageTranscoder.transcode(Unknown Source)
	at org.apache.batik.transcoder.XMLAbstractTranscoder.transcode(Unknown Source)
	at org.apache.batik.transcoder.SVGAbstractTranscoder.transcode(Unknown Source)
	at MdtSvgDiag_Rasterize._rasterizeIMG(MdtSvgDiag_Rasterize.java:156)
	at MdtSvgDiag_Rasterize.batchMode(MdtSvgDiag_Rasterize.java:91)
	at MdtSvgDiag_Rasterize.main(MdtSvgDiag_Rasterize.java:24)
Report generated.
Report generation completed.
"****************************************************"
"Creating system netlist for hardware specification.."
"****************************************************"
platgen -p xc6vlx240tff1156-1 -lang vhdl -intstyle default    -msg __xps/ise/xmsgprops.lst system.mhs

Release 13.4 - platgen Xilinx EDK 13.4 Build EDK_O.87xd
 (nt)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.


Command Line: platgen -p xc6vlx240tff1156-1 -lang vhdl -intstyle default -msg
__xps/ise/xmsgprops.lst system.mhs 

WARNING:EDK - INFO:Security:71 - If a license for part 'xc6vlx240t' is
   available, it will be possible to use 'XPS_TDP' instead of 'XPS'.
   WARNING:Security:42 - Your software subscription period has lapsed. Your
   current version of Xilinx tools will continue to function, but you no longer
   qualify for Xilinx software updates or new releases.


Parse
D:/LR/Xilinx_projects/ML605_System_fmc150_testbench13_ext_clock_BPM_ADC_DDC_DMA/
system.mhs ...

Read MPD definitions ...

Overriding IP level properties ...
INFO:EDK:4130 - IPNAME: axi_intc, INSTANCE:microblaze_0_intc - tcl is overriding
   PARAMETER C_NUM_INTR_INPUTS value to 8 -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_intc_v1_01_a\dat
   a\axi_intc_v2_1_0.mpd line 80 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ENDIANNESS value to 1 -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_20_b\d
   ata\microblaze_v2_1_0.mpd line 195 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ICACHE_USE_FSL value to 0 -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_20_b\d
   ata\microblaze_v2_1_0.mpd line 334 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_DCACHE_USE_FSL value to 0 -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_20_b\d
   ata\microblaze_v2_1_0.mpd line 364 
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi4lite_0 - tcl is
   overriding PARAMETER C_BASEFAMILY value to virtex6 -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   05_a\data\axi_interconnect_v2_1_0.mpd line 78 
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi4_0 - tcl is overriding
   PARAMETER C_BASEFAMILY value to virtex6 -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   05_a\data\axi_interconnect_v2_1_0.mpd line 78 
INFO:EDK:4130 - IPNAME: axi_v6_ddrx, INSTANCE:DDR3_SDRAM - tcl is overriding
   PARAMETER C_IODELAY_GRP value to DDR3_SDRAM -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_v6_ddrx_v1_05_a\
   data\axi_v6_ddrx_v2_1_0.mpd line 84 
INFO:EDK:4130 - IPNAME: axi_dma, INSTANCE:XBPM_DDC_dma - tcl is overriding
   PARAMETER C_PRMRY_IS_ACLK_ASYNC value to 1 -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_dma_v5_00_a\data
   \axi_dma_v2_1_0.mpd line 85 
INFO:EDK:4130 - IPNAME: axi_dma, INSTANCE:XBPM_ADC_dma - tcl is overriding
   PARAMETER C_PRMRY_IS_ACLK_ASYNC value to 1 -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_dma_v5_00_a\data
   \axi_dma_v2_1_0.mpd line 85 

Computing clock values...
INFO:EDK:740 - Cannot determine the input clock associated with port :
   microblaze_0_i_bram_ctrl:BRAM_Clk_A. Clock DRCs will not be performed on this
   core and cores connected to it. 
INFO:EDK:740 - Cannot determine the input clock associated with port :
   microblaze_0_d_bram_ctrl:BRAM_Clk_A. Clock DRCs will not be performed on this
   core and cores connected to it. 
INFO:EDK:3716 - IPNAME: axi_dma, INSTANCE: XBPM_DDC_dma - Tools are updating the
   value of the parameter C_INTERCONNECT_M_AXI_S2MM_IS_ACLK_ASYNC to '1'. 
INFO:EDK:3716 - IPNAME: axi_dma, INSTANCE: XBPM_ADC_dma - Tools are updating the
   value of the parameter C_INTERCONNECT_M_AXI_S2MM_IS_ACLK_ASYNC to '1'. 
WARNING:EDK:4058 - INSTANCE: ETHERNET_dma, BUS_INTERFACE: M_AXI_SG -  is not
   connected to any slave. 
WARNING:EDK:4058 - INSTANCE: ETHERNET_dma, BUS_INTERFACE: M_AXI_MM2S -  is not
   connected to any slave. 
WARNING:EDK:4058 - INSTANCE: ETHERNET_dma, BUS_INTERFACE: M_AXI_S2MM -  is not
   connected to any slave. 
WARNING:EDK:4058 - INSTANCE: XBPM_DDC_dma, BUS_INTERFACE: M_AXI_S2MM -  is not
   connected to any slave. 

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor microblaze_0
  (0000000000-0x00001fff) microblaze_0_d_bram_ctrl	microblaze_0_dlmb
  (0000000000-0x00001fff) microblaze_0_i_bram_ctrl	microblaze_0_ilmb
  (0x40000000-0x4000ffff) LEDs_8Bits	axi4lite_0
  (0x40600000-0x4060ffff) RS232_Uart_1	axi4lite_0
  (0x41200000-0x4120ffff) microblaze_0_intc	axi4lite_0
  (0x41240000-0x4127ffff) ETHERNET	axi4lite_0
  (0x41400000-0x4140ffff) debug_module	axi4lite_0
  (0x41800000-0x4180ffff) SysACE_CompactFlash	axi4lite_0
  (0x41c00000-0x41c0ffff) axi_timer_0	axi4lite_0
  (0x41e00000-0x41e0ffff) XBPM_DDC_dma	axi4lite_0
  (0x41e20000-0x41e2ffff) ETHERNET_dma	axi4lite_0
  (0x41e40000-0x41e4ffff) XBPM_ADC_dma	axi4lite_0
  (0x71000000-0x7100ffff) fmc150_if_dma_0	axi4lite_0
  (0x7e820000-0x7e82ffff) bpm_ddc_0	axi4lite_0
  (0xc0000000-0xcfffffff) DDR3_SDRAM	axi4_0
INFO:EDK:4130 - IPNAME: lmb_v10, INSTANCE:microblaze_0_ilmb - tool is overriding
   PARAMETER C_LMB_NUM_SLAVES value to 1 -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v2_00_b\data
   \lmb_v10_v2_1_0.mpd line 80 
INFO:EDK:4130 - IPNAME: lmb_v10, INSTANCE:microblaze_0_dlmb - tool is overriding
   PARAMETER C_LMB_NUM_SLAVES value to 1 -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v2_00_b\data
   \lmb_v10_v2_1_0.mpd line 80 
INFO:EDK:4130 - IPNAME: bram_block, INSTANCE:microblaze_0_bram_block - tool is
   overriding PARAMETER C_MEMSIZE value to 0x2000 -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\d
   ata\bram_block_v2_1_0.mpd line 76 

Checking platform address map ...

Checking platform configuration ...
IPNAME: lmb_v10, INSTANCE: microblaze_0_ilmb - 1 master(s) : 1 slave(s) 
IPNAME: lmb_v10, INSTANCE: microblaze_0_dlmb - 1 master(s) : 1 slave(s) 
IPNAME: axi_interconnect, INSTANCE: axi4lite_0 - 1 master(s) : 12 slave(s) 
IPNAME: axi_interconnect, INSTANCE: axi4_0 - 7 master(s) : 1 slave(s) 

Checking port drivers...
WARNING:EDK:4181 - PORT: mm2s_prmry_reset_out_n, CONNECTOR: RESET_OUT_N -
   floating connection -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_dma_v5_00_a\data
   \axi_dma_v2_1_0.mpd line 210 
WARNING:EDK:4181 - PORT: mm2s_cntrl_reset_out_n, CONNECTOR: RESET_OUT_N -
   floating connection -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_dma_v5_00_a\data
   \axi_dma_v2_1_0.mpd line 216 
WARNING:EDK:4181 - PORT: s2mm_prmry_reset_out_n, CONNECTOR: RESET_OUT_N -
   floating connection -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_dma_v5_00_a\data
   \axi_dma_v2_1_0.mpd line 238 
WARNING:EDK:4181 - PORT: s2mm_sts_reset_out_n, CONNECTOR: RESET_OUT_N - floating
   connection -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_dma_v5_00_a\data
   \axi_dma_v2_1_0.mpd line 244 
WARNING:EDK:4181 - PORT: mm2s_prmry_reset_out_n, CONNECTOR: RESET_OUT_N -
   floating connection -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_dma_v5_00_a\data
   \axi_dma_v2_1_0.mpd line 210 
WARNING:EDK:4181 - PORT: mm2s_cntrl_reset_out_n, CONNECTOR: RESET_OUT_N -
   floating connection -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_dma_v5_00_a\data
   \axi_dma_v2_1_0.mpd line 216 
WARNING:EDK:4181 - PORT: s2mm_prmry_reset_out_n, CONNECTOR: RESET_OUT_N -
   floating connection -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_dma_v5_00_a\data
   \axi_dma_v2_1_0.mpd line 238 
WARNING:EDK:4181 - PORT: s2mm_sts_reset_out_n, CONNECTOR: RESET_OUT_N - floating
   connection -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_dma_v5_00_a\data
   \axi_dma_v2_1_0.mpd line 244 

Performing Clock DRCs...

Performing Reset DRCs...

Overriding system level properties...
INFO:EDK:4130 - IPNAME: axi_intc, INSTANCE:microblaze_0_intc - tcl is overriding
   PARAMETER C_KIND_OF_INTR value to 0b11111111111111111111111110000000 -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_intc_v1_01_a\dat
   a\axi_intc_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: axi_intc, INSTANCE:microblaze_0_intc - tcl is overriding
   PARAMETER C_KIND_OF_EDGE value to 0b11111111111111111111111111111111 -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_intc_v1_01_a\dat
   a\axi_intc_v2_1_0.mpd line 82 
INFO:EDK:4130 - IPNAME: axi_intc, INSTANCE:microblaze_0_intc - tcl is overriding
   PARAMETER C_KIND_OF_LVL value to 0b11111111111111111111111111111111 -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_intc_v1_01_a\dat
   a\axi_intc_v2_1_0.mpd line 83 
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:microblaze_0_i_bram_ctrl -
   tcl is overriding PARAMETER C_MASK value to 0x40000000 -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v3
   _00_b\data\lmb_bram_if_cntlr_v2_1_0.mpd line 87 
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:microblaze_0_d_bram_ctrl -
   tcl is overriding PARAMETER C_MASK value to 0x40000000 -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v3
   _00_b\data\lmb_bram_if_cntlr_v2_1_0.mpd line 87 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_D_AXI value to 1 -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_20_b\d
   ata\microblaze_v2_1_0.mpd line 228 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ADDR_TAG_BITS value to 15 -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_20_b\d
   ata\microblaze_v2_1_0.mpd line 332 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_DCACHE_ADDR_TAG value to 15 -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_20_b\d
   ata\microblaze_v2_1_0.mpd line 362 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_INTERRUPT value to 1 -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_20_b\d
   ata\microblaze_v2_1_0.mpd line 396 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_EXT_BRK value to 1 -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_20_b\d
   ata\microblaze_v2_1_0.mpd line 397 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_EXT_NM_BRK value to 1 -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_20_b\d
   ata\microblaze_v2_1_0.mpd line 398 

INFO: Setting C_RANGE_CHECK = ON for axi_interconnect axi4lite_0.
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi4lite_0 - tcl is
   overriding PARAMETER C_RANGE_CHECK value to 1 -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   05_a\data\axi_interconnect_v2_1_0.mpd line 146 

INFO: Setting C_RANGE_CHECK = OFF for axi_interconnect axi4_0; no DECERR
checking will be performed.
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi4_0 - tcl is overriding
   PARAMETER C_RANGE_CHECK value to 0 -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   05_a\data\axi_interconnect_v2_1_0.mpd line 146 
INFO:EDK:4130 - IPNAME: chipscope_icon, INSTANCE:chipscope_icon_0 - tcl is
   overriding PARAMETER C_SYSTEM_CONTAINS_MDM value to 1 -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\chipscope_icon_v1_06
   _a\data\chipscope_icon_v2_1_0.mpd line 80 

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...
Invoking MIG ...
MIG returned 0

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...
Chipscope Integrate Controller, instance 'chipscope_icon', exists in System 
Chipscope Integrate Controller, instance 'chipscope_icon', exists in System 
Chipscope Integrate Controller, instance 'chipscope_icon', exists in System 

Running UPDATE Tcl procedures for OPTION PLATGEN_SYSLEVEL_UPDATE_PROC...
INFO: Setting timing constaints for microblaze_0_ilmb.
INFO: The microblaze_0_ilmb core has constraints automatically generated by XPS
in implementation/microblaze_0_ilmb_wrapper/microblaze_0_ilmb_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: Setting timing constaints for microblaze_0_dlmb.
INFO: The microblaze_0_dlmb core has constraints automatically generated by XPS
in implementation/microblaze_0_dlmb_wrapper/microblaze_0_dlmb_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: Setting timing constaints for microblaze_0.
INFO: The microblaze_0 core has constraints automatically generated by XPS in
implementation/microblaze_0_wrapper/microblaze_0_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: No synchronous clock conversions in axi_interconnect axi4lite_0.
INFO: No asynchronous clock conversions in axi_interconnect axi4lite_0.
INFO: Generating core-level timing constraints for synchronous clock conversions
in axi_interconnect axi4_0.
INFO: Generating core-level timing constraints for asynchronous clock
conversions in axi_interconnect axi4_0.
INFO: The SysACE_CompactFlash core has constraints automatically generated by
XPS in
implementation/sysace_compactflash_wrapper/sysace_compactflash_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The SysACE_CompactFlash core has constraints automatically generated by
XPS in
implementation/sysace_compactflash_wrapper/sysace_compactflash_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.


Modify defaults ...

Creating stub ...

Processing licensed instances ...
Completion time: 0.00 seconds

Creating hardware output directories ...

Managing hardware (BBD-specified) netlist files ...
IPNAME:bpm_ddc INSTANCE:bpm_ddc_0 -
D:\LR\Xilinx_projects\ML605_System_fmc150_testbench13_ext_clock_BPM_ADC_DDC_DMA\
system.mhs line 248 - Copying (BBD-specified) netlist files.
IPNAME:chipscope_icon INSTANCE:chipscope_icon_0 -
D:\LR\Xilinx_projects\ML605_System_fmc150_testbench13_ext_clock_BPM_ADC_DDC_DMA\
system.mhs line 509 - Copying (BBD-specified) netlist files.
IPNAME:chipscope_ila INSTANCE:chipscope_ila_1 -
D:\LR\Xilinx_projects\ML605_System_fmc150_testbench13_ext_clock_BPM_ADC_DDC_DMA\
system.mhs line 518 - Copying (BBD-specified) netlist files.
IPNAME:chipscope_ila INSTANCE:chipscope_ila_0 -
D:\LR\Xilinx_projects\ML605_System_fmc150_testbench13_ext_clock_BPM_ADC_DDC_DMA\
system.mhs line 531 - Copying (BBD-specified) netlist files.
IPNAME:fmc150_if_dma INSTANCE:fmc150_if_dma_0 -
D:\LR\Xilinx_projects\ML605_System_fmc150_testbench13_ext_clock_BPM_ADC_DDC_DMA\
system.mhs line 544 - Copying (BBD-specified) netlist files.
IPNAME:chipscope_ila INSTANCE:chipscope_ila_2 -
D:\LR\Xilinx_projects\ML605_System_fmc150_testbench13_ext_clock_BPM_ADC_DDC_DMA\
system.mhs line 630 - Copying (BBD-specified) netlist files.

Managing cache ...

Elaborating instances ...
IPNAME:bram_block INSTANCE:microblaze_0_bram_block -
D:\LR\Xilinx_projects\ML605_System_fmc150_testbench13_ext_clock_BPM_ADC_DDC_DMA\
system.mhs line 149 - elaborating IP
IPNAME:clock_generator INSTANCE:clock_generator_0 -
D:\LR\Xilinx_projects\ML605_System_fmc150_testbench13_ext_clock_BPM_ADC_DDC_DMA\
system.mhs line 197 - elaborating IP
ClkGen elaborate status: PASSED
----------------------------------------
IPNAME:chipscope_icon INSTANCE:chipscope_icon_0 -
D:\LR\Xilinx_projects\ML605_System_fmc150_testbench13_ext_clock_BPM_ADC_DDC_DMA\
system.mhs line 509 - elaborating IP
Created elaborate directory hdl/elaborate/chipscope_icon_0_v1_06_a/synhdl/vhdl/
Generating ChipScope core: chipscope_icon_0 ...
ChipScope Core Generator command: coregen.exe -b
D:/LR/Xilinx_projects/ML605_System_fmc150_testbench13_ext_clock_BPM_ADC_DDC_DMA/
implementation/chipscope_icon_0.xco
Release 13.4 - Xilinx CORE Generator O.87xd (nt)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.
All runtime messages will be recorded in
D:\LR\Xilinx_projects\ML605_System_fmc150_testbench13_ext_clock_BPM_ADC_DDC_DMA\
implementation\chipscope_icon_0_wrapper\coregen.log
Updating project device from '6vlx240t' to 'xc6vlx240t'.
Wrote CGP file for project 'coregen'.
Resolving generic values...
Finished resolving generic values.
Generating IP...
Configuring files for chipscope_icon_0 root...
Gathering HDL files for chipscope_icon_0 root...
Creating XST project for chipscope_icon_0...
Creating XST script file for chipscope_icon_0...
Creating XST instantiation file for chipscope_icon_0...
Running XST for chipscope_icon_0...
XST: HDL Parsing
XST: HDL Elaboration
XST: HDL Synthesis
XST: Advanced HDL Synthesis
XST: Low Level Synthesis
XST: Design Summary
Not generating VHDL wrapper
Not generating Verilog wrapper
Skipping VHDL instantiation template for chipscope_icon_0...
Skipping Verilog instantiation template for chipscope_icon_0...
Finished Generation.
Generating IP instantiation template...
Generating ASY schematic symbol...
Generating metadata file...
Generating ISE project...
XCO file found: chipscope_icon_0.xco
XMDF file found: chipscope_icon_0_xmdf.tcl
WARNING:EDK - : chipscope_icon_0.vhd does not exist, will not be added to ISE
   project.

WARNING:EDK - : chipscope_icon_0.vho does not exist, will not be added to ISE
   project.

Adding
D:/LR/Xilinx_projects/ML605_System_fmc150_testbench13_ext_clock_BPM_ADC_DDC_DMA/
implementation/chipscope_icon_0_wrapper/tmp/_cg/chipscope_icon_0.asy -view all
-origin_type imported
Adding
D:/LR/Xilinx_projects/ML605_System_fmc150_testbench13_ext_clock_BPM_ADC_DDC_DMA/
implementation/chipscope_icon_0_wrapper/tmp/_cg/chipscope_icon_0.ngc -view all
-origin_type created
Checking file
"D:/LR/Xilinx_projects/ML605_System_fmc150_testbench13_ext_clock_BPM_ADC_DDC_DMA
/implementation/chipscope_icon_0_wrapper/tmp/_cg/chipscope_icon_0.ngc" for
project device match ...
File
"D:/LR/Xilinx_projects/ML605_System_fmc150_testbench13_ext_clock_BPM_ADC_DDC_DMA
/implementation/chipscope_icon_0_wrapper/tmp/_cg/chipscope_icon_0.ngc" device
information matches project device.
INFO:TclTasksC:2116 - The automatic calculation of top has been turned-off.
   Please set the new top explicitly by running the "project set top" command.
   To re-calculate the new top automatically, set the "Auto Implementation Top"
   property to true.
Top level has been set to "/chipscope_icon_0"
Generating README file...
Generating FLIST file...
Moving files to output directory...
Finished moving files to output directory
Saved CGP file for project 'coregen'.
*************************************************************
IPNAME:chipscope_ila INSTANCE:chipscope_ila_1 -
D:\LR\Xilinx_projects\ML605_System_fmc150_testbench13_ext_clock_BPM_ADC_DDC_DMA\
system.mhs line 518 - elaborating IP
Created elaborate directory hdl/elaborate/chipscope_ila_1_v1_05_a/synhdl/vhdl/
Generating ChipScope core: chipscope_ila_1 ...
ChipScope Core Generator command: coregen.exe -b
D:/LR/Xilinx_projects/ML605_System_fmc150_testbench13_ext_clock_BPM_ADC_DDC_DMA/
implementation/chipscope_ila_1.xco
Release 13.4 - Xilinx CORE Generator O.87xd (nt)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.
All runtime messages will be recorded in
D:\LR\Xilinx_projects\ML605_System_fmc150_testbench13_ext_clock_BPM_ADC_DDC_DMA\
implementation\chipscope_ila_1_wrapper\coregen.log
Updating project device from '6vlx240t' to 'xc6vlx240t'.
Wrote CGP file for project 'coregen'.
Resolving generic values...
Finished resolving generic values.
Generating IP...
Configuring files for chipscope_ila_1 root...
Gathering HDL files for chipscope_ila_1 root...
Creating XST project for chipscope_ila_1...
Creating XST script file for chipscope_ila_1...
Creating XST instantiation file for chipscope_ila_1...
Running XST for chipscope_ila_1...
XST: HDL Parsing
XST: HDL Elaboration
XST: HDL Synthesis
XST: Advanced HDL Synthesis
XST: Low Level Synthesis
XST: Design Summary
Not generating VHDL wrapper
Not generating Verilog wrapper
Skipping VHDL instantiation template for chipscope_ila_1...
Skipping Verilog instantiation template for chipscope_ila_1...
Finished Generation.
Generating IP instantiation template...
Generating ASY schematic symbol...
Generating metadata file...
Generating ISE project...
XCO file found: chipscope_ila_1.xco
XMDF file found: chipscope_ila_1_xmdf.tcl
WARNING:EDK - : chipscope_ila_1.vhd does not exist, will not be added to ISE
   project.

WARNING:EDK - : chipscope_ila_1.vho does not exist, will not be added to ISE
   project.

Adding
D:/LR/Xilinx_projects/ML605_System_fmc150_testbench13_ext_clock_BPM_ADC_DDC_DMA/
implementation/chipscope_ila_1_wrapper/tmp/_cg/chipscope_ila_1.asy -view all
-origin_type imported
Adding
D:/LR/Xilinx_projects/ML605_System_fmc150_testbench13_ext_clock_BPM_ADC_DDC_DMA/
implementation/chipscope_ila_1_wrapper/tmp/_cg/chipscope_ila_1.ngc -view all
-origin_type created
Checking file
"D:/LR/Xilinx_projects/ML605_System_fmc150_testbench13_ext_clock_BPM_ADC_DDC_DMA
/implementation/chipscope_ila_1_wrapper/tmp/_cg/chipscope_ila_1.ngc" for project
device match ...
File
"D:/LR/Xilinx_projects/ML605_System_fmc150_testbench13_ext_clock_BPM_ADC_DDC_DMA
/implementation/chipscope_ila_1_wrapper/tmp/_cg/chipscope_ila_1.ngc" device
information matches project device.
INFO:TclTasksC:2116 - The automatic calculation of top has been turned-off.
   Please set the new top explicitly by running the "project set top" command.
   To re-calculate the new top automatically, set the "Auto Implementation Top"
   property to true.
Top level has been set to "/chipscope_ila_1"
Generating README file...
Generating FLIST file...
Moving files to output directory...
Finished moving files to output directory
Saved CGP file for project 'coregen'.
*************************************************************
IPNAME:chipscope_ila INSTANCE:chipscope_ila_0 -
D:\LR\Xilinx_projects\ML605_System_fmc150_testbench13_ext_clock_BPM_ADC_DDC_DMA\
system.mhs line 531 - elaborating IP
Created elaborate directory hdl/elaborate/chipscope_ila_0_v1_05_a/synhdl/vhdl/
Generating ChipScope core: chipscope_ila_0 ...
ChipScope Core Generator command: coregen.exe -b
D:/LR/Xilinx_projects/ML605_System_fmc150_testbench13_ext_clock_BPM_ADC_DDC_DMA/
implementation/chipscope_ila_0.xco
Release 13.4 - Xilinx CORE Generator O.87xd (nt)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.
All runtime messages will be recorded in
D:\LR\Xilinx_projects\ML605_System_fmc150_testbench13_ext_clock_BPM_ADC_DDC_DMA\
implementation\chipscope_ila_0_wrapper\coregen.log
Updating project device from '6vlx240t' to 'xc6vlx240t'.
Wrote CGP file for project 'coregen'.
Resolving generic values...
Finished resolving generic values.
Generating IP...
Configuring files for chipscope_ila_0 root...
Gathering HDL files for chipscope_ila_0 root...
Creating XST project for chipscope_ila_0...
Creating XST script file for chipscope_ila_0...
Creating XST instantiation file for chipscope_ila_0...
Running XST for chipscope_ila_0...
XST: HDL Parsing
XST: HDL Elaboration
XST: HDL Synthesis
XST: Advanced HDL Synthesis
XST: Low Level Synthesis
XST: Design Summary
Not generating VHDL wrapper
Not generating Verilog wrapper
Skipping VHDL instantiation template for chipscope_ila_0...
Skipping Verilog instantiation template for chipscope_ila_0...
Finished Generation.
Generating IP instantiation template...
Generating ASY schematic symbol...
Generating metadata file...
Generating ISE project...
XCO file found: chipscope_ila_0.xco
XMDF file found: chipscope_ila_0_xmdf.tcl
WARNING:EDK - : chipscope_ila_0.vhd does not exist, will not be added to ISE
   project.

WARNING:EDK - : chipscope_ila_0.vho does not exist, will not be added to ISE
   project.

Adding
D:/LR/Xilinx_projects/ML605_System_fmc150_testbench13_ext_clock_BPM_ADC_DDC_DMA/
implementation/chipscope_ila_0_wrapper/tmp/_cg/chipscope_ila_0.asy -view all
-origin_type imported
Adding
D:/LR/Xilinx_projects/ML605_System_fmc150_testbench13_ext_clock_BPM_ADC_DDC_DMA/
implementation/chipscope_ila_0_wrapper/tmp/_cg/chipscope_ila_0.ngc -view all
-origin_type created
Checking file
"D:/LR/Xilinx_projects/ML605_System_fmc150_testbench13_ext_clock_BPM_ADC_DDC_DMA
/implementation/chipscope_ila_0_wrapper/tmp/_cg/chipscope_ila_0.ngc" for project
device match ...
File
"D:/LR/Xilinx_projects/ML605_System_fmc150_testbench13_ext_clock_BPM_ADC_DDC_DMA
/implementation/chipscope_ila_0_wrapper/tmp/_cg/chipscope_ila_0.ngc" device
information matches project device.
INFO:TclTasksC:2116 - The automatic calculation of top has been turned-off.
   Please set the new top explicitly by running the "project set top" command.
   To re-calculate the new top automatically, set the "Auto Implementation Top"
   property to true.
Top level has been set to "/chipscope_ila_0"
Generating README file...
Generating FLIST file...
Moving files to output directory...
Finished moving files to output directory
Saved CGP file for project 'coregen'.
*************************************************************
IPNAME:chipscope_ila INSTANCE:chipscope_ila_2 -
D:\LR\Xilinx_projects\ML605_System_fmc150_testbench13_ext_clock_BPM_ADC_DDC_DMA\
system.mhs line 630 - elaborating IP
Created elaborate directory hdl/elaborate/chipscope_ila_2_v1_05_a/synhdl/vhdl/
Generating ChipScope core: chipscope_ila_2 ...
ChipScope Core Generator command: coregen.exe -b
D:/LR/Xilinx_projects/ML605_System_fmc150_testbench13_ext_clock_BPM_ADC_DDC_DMA/
implementation/chipscope_ila_2.xco
Release 13.4 - Xilinx CORE Generator O.87xd (nt)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.
All runtime messages will be recorded in
D:\LR\Xilinx_projects\ML605_System_fmc150_testbench13_ext_clock_BPM_ADC_DDC_DMA\
implementation\chipscope_ila_2_wrapper\coregen.log
Updating project device from '6vlx240t' to 'xc6vlx240t'.
Wrote CGP file for project 'coregen'.
Resolving generic values...
Finished resolving generic values.
Generating IP...
Configuring files for chipscope_ila_2 root...
Gathering HDL files for chipscope_ila_2 root...
Creating XST project for chipscope_ila_2...
Creating XST script file for chipscope_ila_2...
Creating XST instantiation file for chipscope_ila_2...
Running XST for chipscope_ila_2...
XST: HDL Parsing
XST: HDL Elaboration
XST: HDL Synthesis
XST: Advanced HDL Synthesis
XST: Low Level Synthesis
XST: Design Summary
Not generating VHDL wrapper
Not generating Verilog wrapper
Skipping VHDL instantiation template for chipscope_ila_2...
Skipping Verilog instantiation template for chipscope_ila_2...
Finished Generation.
Generating IP instantiation template...
Generating ASY schematic symbol...
Generating metadata file...
Generating ISE project...
XCO file found: chipscope_ila_2.xco
XMDF file found: chipscope_ila_2_xmdf.tcl
WARNING:EDK - : chipscope_ila_2.vhd does not exist, will not be added to ISE
   project.

WARNING:EDK - : chipscope_ila_2.vho does not exist, will not be added to ISE
   project.

Adding
D:/LR/Xilinx_projects/ML605_System_fmc150_testbench13_ext_clock_BPM_ADC_DDC_DMA/
implementation/chipscope_ila_2_wrapper/tmp/_cg/chipscope_ila_2.asy -view all
-origin_type imported
Adding
D:/LR/Xilinx_projects/ML605_System_fmc150_testbench13_ext_clock_BPM_ADC_DDC_DMA/
implementation/chipscope_ila_2_wrapper/tmp/_cg/chipscope_ila_2.ngc -view all
-origin_type created
Checking file
"D:/LR/Xilinx_projects/ML605_System_fmc150_testbench13_ext_clock_BPM_ADC_DDC_DMA
/implementation/chipscope_ila_2_wrapper/tmp/_cg/chipscope_ila_2.ngc" for project
device match ...
File
"D:/LR/Xilinx_projects/ML605_System_fmc150_testbench13_ext_clock_BPM_ADC_DDC_DMA
/implementation/chipscope_ila_2_wrapper/tmp/_cg/chipscope_ila_2.ngc" device
information matches project device.
INFO:TclTasksC:2116 - The automatic calculation of top has been turned-off.
   Please set the new top explicitly by running the "project set top" command.
   To re-calculate the new top automatically, set the "Auto Implementation Top"
   property to true.
Top level has been set to "/chipscope_ila_2"
Generating README file...
Generating FLIST file...
Moving files to output directory...
Finished moving files to output directory
Saved CGP file for project 'coregen'.
*************************************************************

Writing HDL for elaborated instances ...

Inserting wrapper level ...
Completion time: 2.00 seconds

Constructing platform-level connectivity ...
WARNING:EDK:4059 - INSTANCE: ETHERNET, Overriding connection of PORT:
   AXI_STR_TXD_ARESETN, VALUE: AXI_STR_TXD_ARESETN - which is part of the
   connected BUSIF: S_AXI -
   D:\LR\Xilinx_projects\ML605_System_fmc150_testbench13_ext_clock_BPM_ADC_DDC_D
   MA\system.mhs line 383
WARNING:EDK:4059 - INSTANCE: ETHERNET, Overriding connection of PORT:
   AXI_STR_TXC_ARESETN, VALUE: AXI_STR_TXC_ARESETN - which is part of the
   connected BUSIF: S_AXI -
   D:\LR\Xilinx_projects\ML605_System_fmc150_testbench13_ext_clock_BPM_ADC_DDC_D
   MA\system.mhs line 383
WARNING:EDK:4059 - INSTANCE: ETHERNET, Overriding connection of PORT:
   AXI_STR_RXD_ARESETN, VALUE: AXI_STR_RXD_ARESETN - which is part of the
   connected BUSIF: S_AXI -
   D:\LR\Xilinx_projects\ML605_System_fmc150_testbench13_ext_clock_BPM_ADC_DDC_D
   MA\system.mhs line 383
WARNING:EDK:4059 - INSTANCE: ETHERNET, Overriding connection of PORT:
   AXI_STR_RXS_ARESETN, VALUE: AXI_STR_RXS_ARESETN - which is part of the
   connected BUSIF: S_AXI -
   D:\LR\Xilinx_projects\ML605_System_fmc150_testbench13_ext_clock_BPM_ADC_DDC_D
   MA\system.mhs line 383
Completion time: 0.00 seconds

Writing (top-level) BMM ...

Writing (top-level and wrappers) HDL ...

Generating synthesis project file ...

Running XST synthesis ...

INFO:EDK:4211 - The following instances are synthesized with XST. The MPD option
   IMP_NETLIST=TRUE indicates that a NGC file is to be produced using XST
   synthesis. IMP_NETLIST=FALSE (default) instances are not synthesized. 
INSTANCE:proc_sys_reset_0 -
D:\LR\Xilinx_projects\ML605_System_fmc150_testbench13_ext_clock_BPM_ADC_DDC_DMA\
system.mhs line 92 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.4/ISE_DS/EDK/virtex6/data/virtex6.acd> with local file
<C:/Xilinx/13.4/ISE_DS/ISE/virtex6/data/virtex6.acd>
INSTANCE:microblaze_0_intc -
D:\LR\Xilinx_projects\ML605_System_fmc150_testbench13_ext_clock_BPM_ADC_DDC_DMA\
system.mhs line 106 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.4/ISE_DS/EDK/virtex6/data/virtex6.acd> with local file
<C:/Xilinx/13.4/ISE_DS/ISE/virtex6/data/virtex6.acd>
INSTANCE:microblaze_0_ilmb -
D:\LR\Xilinx_projects\ML605_System_fmc150_testbench13_ext_clock_BPM_ADC_DDC_DMA\
system.mhs line 117 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.4/ISE_DS/EDK/virtex6/data/virtex6.acd> with local file
<C:/Xilinx/13.4/ISE_DS/ISE/virtex6/data/virtex6.acd>
INSTANCE:microblaze_0_i_bram_ctrl -
D:\LR\Xilinx_projects\ML605_System_fmc150_testbench13_ext_clock_BPM_ADC_DDC_DMA\
system.mhs line 124 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.4/ISE_DS/EDK/virtex6/data/virtex6.acd> with local file
<C:/Xilinx/13.4/ISE_DS/ISE/virtex6/data/virtex6.acd>
INSTANCE:microblaze_0_dlmb -
D:\LR\Xilinx_projects\ML605_System_fmc150_testbench13_ext_clock_BPM_ADC_DDC_DMA\
system.mhs line 133 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.4/ISE_DS/EDK/virtex6/data/virtex6.acd> with local file
<C:/Xilinx/13.4/ISE_DS/ISE/virtex6/data/virtex6.acd>
INSTANCE:microblaze_0_d_bram_ctrl -
D:\LR\Xilinx_projects\ML605_System_fmc150_testbench13_ext_clock_BPM_ADC_DDC_DMA\
system.mhs line 140 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.4/ISE_DS/EDK/virtex6/data/virtex6.acd> with local file
<C:/Xilinx/13.4/ISE_DS/ISE/virtex6/data/virtex6.acd>
INSTANCE:microblaze_0_bram_block -
D:\LR\Xilinx_projects\ML605_System_fmc150_testbench13_ext_clock_BPM_ADC_DDC_DMA\
system.mhs line 149 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.4/ISE_DS/EDK/virtex6/data/virtex6.acd> with local file
<C:/Xilinx/13.4/ISE_DS/ISE/virtex6/data/virtex6.acd>
INSTANCE:microblaze_0 -
D:\LR\Xilinx_projects\ML605_System_fmc150_testbench13_ext_clock_BPM_ADC_DDC_DMA\
system.mhs line 156 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.4/ISE_DS/EDK/virtex6/data/virtex6.acd> with local file
<C:/Xilinx/13.4/ISE_DS/ISE/virtex6/data/virtex6.acd>
INSTANCE:debug_module -
D:\LR\Xilinx_projects\ML605_System_fmc150_testbench13_ext_clock_BPM_ADC_DDC_DMA\
system.mhs line 184 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.4/ISE_DS/EDK/virtex6/data/virtex6.acd> with local file
<C:/Xilinx/13.4/ISE_DS/ISE/virtex6/data/virtex6.acd>
INSTANCE:clock_generator_0 -
D:\LR\Xilinx_projects\ML605_System_fmc150_testbench13_ext_clock_BPM_ADC_DDC_DMA\
system.mhs line 197 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.4/ISE_DS/EDK/virtex6/data/virtex6.acd> with local file
<C:/Xilinx/13.4/ISE_DS/ISE/virtex6/data/virtex6.acd>
INSTANCE:bpm_ddc_0 -
D:\LR\Xilinx_projects\ML605_System_fmc150_testbench13_ext_clock_BPM_ADC_DDC_DMA\
system.mhs line 248 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.4/ISE_DS/EDK/virtex6/data/virtex6.acd> with local file
<C:/Xilinx/13.4/ISE_DS/ISE/virtex6/data/virtex6.acd>
INSTANCE:axi_timer_0 -
D:\LR\Xilinx_projects\ML605_System_fmc150_testbench13_ext_clock_BPM_ADC_DDC_DMA\
system.mhs line 273 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.4/ISE_DS/EDK/virtex6/data/virtex6.acd> with local file
<C:/Xilinx/13.4/ISE_DS/ISE/virtex6/data/virtex6.acd>
INSTANCE:axi4lite_0 -
D:\LR\Xilinx_projects\ML605_System_fmc150_testbench13_ext_clock_BPM_ADC_DDC_DMA\
system.mhs line 285 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.4/ISE_DS/EDK/virtex6/data/virtex6.acd> with local file
<C:/Xilinx/13.4/ISE_DS/ISE/virtex6/data/virtex6.acd>
INSTANCE:axi4_0 -
D:\LR\Xilinx_projects\ML605_System_fmc150_testbench13_ext_clock_BPM_ADC_DDC_DMA\
system.mhs line 293 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.4/ISE_DS/EDK/virtex6/data/virtex6.acd> with local file
<C:/Xilinx/13.4/ISE_DS/ISE/virtex6/data/virtex6.acd>
INSTANCE:sysace_compactflash -
D:\LR\Xilinx_projects\ML605_System_fmc150_testbench13_ext_clock_BPM_ADC_DDC_DMA\
system.mhs line 300 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.4/ISE_DS/EDK/virtex6/data/virtex6.acd> with local file
<C:/Xilinx/13.4/ISE_DS/ISE/virtex6/data/virtex6.acd>
INSTANCE:rs232_uart_1 -
D:\LR\Xilinx_projects\ML605_System_fmc150_testbench13_ext_clock_BPM_ADC_DDC_DMA\
system.mhs line 318 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.4/ISE_DS/EDK/virtex6/data/virtex6.acd> with local file
<C:/Xilinx/13.4/ISE_DS/ISE/virtex6/data/virtex6.acd>
INSTANCE:leds_8bits -
D:\LR\Xilinx_projects\ML605_System_fmc150_testbench13_ext_clock_BPM_ADC_DDC_DMA\
system.mhs line 334 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.4/ISE_DS/EDK/virtex6/data/virtex6.acd> with local file
<C:/Xilinx/13.4/ISE_DS/ISE/virtex6/data/virtex6.acd>
INSTANCE:ethernet_dma -
D:\LR\Xilinx_projects\ML605_System_fmc150_testbench13_ext_clock_BPM_ADC_DDC_DMA\
system.mhs line 348 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.4/ISE_DS/EDK/virtex6/data/virtex6.acd> with local file
<C:/Xilinx/13.4/ISE_DS/ISE/virtex6/data/virtex6.acd>
INSTANCE:ethernet -
D:\LR\Xilinx_projects\ML605_System_fmc150_testbench13_ext_clock_BPM_ADC_DDC_DMA\
system.mhs line 383 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.4/ISE_DS/EDK/virtex6/data/virtex6.acd> with local file
<C:/Xilinx/13.4/ISE_DS/ISE/virtex6/data/virtex6.acd>
INSTANCE:ddr3_sdram -
D:\LR\Xilinx_projects\ML605_System_fmc150_testbench13_ext_clock_BPM_ADC_DDC_DMA\
system.mhs line 438 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.4/ISE_DS/EDK/virtex6/data/virtex6.acd> with local file
<C:/Xilinx/13.4/ISE_DS/ISE/virtex6/data/virtex6.acd>
INSTANCE:xbpm_ddc_dma -
D:\LR\Xilinx_projects\ML605_System_fmc150_testbench13_ext_clock_BPM_ADC_DDC_DMA\
system.mhs line 481 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.4/ISE_DS/EDK/virtex6/data/virtex6.acd> with local file
<C:/Xilinx/13.4/ISE_DS/ISE/virtex6/data/virtex6.acd>
INSTANCE:chipscope_icon_0 -
D:\LR\Xilinx_projects\ML605_System_fmc150_testbench13_ext_clock_BPM_ADC_DDC_DMA\
system.mhs line 509 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.4/ISE_DS/EDK/virtex6/data/virtex6.acd> with local file
<C:/Xilinx/13.4/ISE_DS/ISE/virtex6/data/virtex6.acd>
INSTANCE:chipscope_ila_1 -
D:\LR\Xilinx_projects\ML605_System_fmc150_testbench13_ext_clock_BPM_ADC_DDC_DMA\
system.mhs line 518 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.4/ISE_DS/EDK/virtex6/data/virtex6.acd> with local file
<C:/Xilinx/13.4/ISE_DS/ISE/virtex6/data/virtex6.acd>
INSTANCE:chipscope_ila_0 -
D:\LR\Xilinx_projects\ML605_System_fmc150_testbench13_ext_clock_BPM_ADC_DDC_DMA\
system.mhs line 531 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.4/ISE_DS/EDK/virtex6/data/virtex6.acd> with local file
<C:/Xilinx/13.4/ISE_DS/ISE/virtex6/data/virtex6.acd>
INSTANCE:fmc150_if_dma_0 -
D:\LR\Xilinx_projects\ML605_System_fmc150_testbench13_ext_clock_BPM_ADC_DDC_DMA\
system.mhs line 544 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.4/ISE_DS/EDK/virtex6/data/virtex6.acd> with local file
<C:/Xilinx/13.4/ISE_DS/ISE/virtex6/data/virtex6.acd>
INSTANCE:xbpm_adc_dma -
D:\LR\Xilinx_projects\ML605_System_fmc150_testbench13_ext_clock_BPM_ADC_DDC_DMA\
system.mhs line 604 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.4/ISE_DS/EDK/virtex6/data/virtex6.acd> with local file
<C:/Xilinx/13.4/ISE_DS/ISE/virtex6/data/virtex6.acd>
INSTANCE:chipscope_ila_2 -
D:\LR\Xilinx_projects\ML605_System_fmc150_testbench13_ext_clock_BPM_ADC_DDC_DMA\
system.mhs line 630 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.4/ISE_DS/EDK/virtex6/data/virtex6.acd> with local file
<C:/Xilinx/13.4/ISE_DS/ISE/virtex6/data/virtex6.acd>

Running NGCBUILD ...
IPNAME:microblaze_0_ilmb_wrapper INSTANCE:microblaze_0_ilmb -
D:\LR\Xilinx_projects\ML605_System_fmc150_testbench13_ext_clock_BPM_ADC_DDC_DMA\
system.mhs line 117 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.4/ISE_DS/EDK/virtex6/data/virtex6.acd> with local file
<C:/Xilinx/13.4/ISE_DS/ISE/virtex6/data/virtex6.acd>

Command Line: C:\Xilinx\13.4\ISE_DS\ISE\bin\nt\unwrapped\ngcbuild.exe -p
xc6vlx240tff1156-1 -intstyle silent -i -sd .. microblaze_0_ilmb_wrapper.ngc
../microblaze_0_ilmb_wrapper

Reading NGO file
"D:/LR/Xilinx_projects/ML605_System_fmc150_testbench13_ext_clock_BPM_ADC_DDC_DMA
/implementation/microblaze_0_ilmb_wrapper/microblaze_0_ilmb_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../microblaze_0_ilmb_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  3 sec
Total CPU time to NGCBUILD completion:   3 sec

Writing NGCBUILD log file "../microblaze_0_ilmb_wrapper.blc"...

NGCBUILD done.
IPNAME:microblaze_0_dlmb_wrapper INSTANCE:microblaze_0_dlmb -
D:\LR\Xilinx_projects\ML605_System_fmc150_testbench13_ext_clock_BPM_ADC_DDC_DMA\
system.mhs line 133 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.4/ISE_DS/EDK/virtex6/data/virtex6.acd> with local file
<C:/Xilinx/13.4/ISE_DS/ISE/virtex6/data/virtex6.acd>

Command Line: C:\Xilinx\13.4\ISE_DS\ISE\bin\nt\unwrapped\ngcbuild.exe -p
xc6vlx240tff1156-1 -intstyle silent -i -sd .. microblaze_0_dlmb_wrapper.ngc
../microblaze_0_dlmb_wrapper

Reading NGO file
"D:/LR/Xilinx_projects/ML605_System_fmc150_testbench13_ext_clock_BPM_ADC_DDC_DMA
/implementation/microblaze_0_dlmb_wrapper/microblaze_0_dlmb_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../microblaze_0_dlmb_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  3 sec
Total CPU time to NGCBUILD completion:   3 sec

Writing NGCBUILD log file "../microblaze_0_dlmb_wrapper.blc"...

NGCBUILD done.
IPNAME:microblaze_0_wrapper INSTANCE:microblaze_0 -
D:\LR\Xilinx_projects\ML605_System_fmc150_testbench13_ext_clock_BPM_ADC_DDC_DMA\
system.mhs line 156 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.4/ISE_DS/EDK/virtex6/data/virtex6.acd> with local file
<C:/Xilinx/13.4/ISE_DS/ISE/virtex6/data/virtex6.acd>

Command Line: C:\Xilinx\13.4\ISE_DS\ISE\bin\nt\unwrapped\ngcbuild.exe -p
xc6vlx240tff1156-1 -intstyle silent -i -sd .. microblaze_0_wrapper.ngc
../microblaze_0_wrapper

Reading NGO file
"D:/LR/Xilinx_projects/ML605_System_fmc150_testbench13_ext_clock_BPM_ADC_DDC_DMA
/implementation/microblaze_0_wrapper/microblaze_0_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../microblaze_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  4 sec
Total CPU time to NGCBUILD completion:   4 sec

Writing NGCBUILD log file "../microblaze_0_wrapper.blc"...

NGCBUILD done.
IPNAME:clock_generator_0_wrapper INSTANCE:clock_generator_0 -
D:\LR\Xilinx_projects\ML605_System_fmc150_testbench13_ext_clock_BPM_ADC_DDC_DMA\
system.mhs line 197 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.4/ISE_DS/EDK/virtex6/data/virtex6.acd> with local file
<C:/Xilinx/13.4/ISE_DS/ISE/virtex6/data/virtex6.acd>

Command Line: C:\Xilinx\13.4\ISE_DS\ISE\bin\nt\unwrapped\ngcbuild.exe -p
xc6vlx240tff1156-1 -intstyle silent -i -sd .. clock_generator_0_wrapper.ngc
../clock_generator_0_wrapper

Reading NGO file
"D:/LR/Xilinx_projects/ML605_System_fmc150_testbench13_ext_clock_BPM_ADC_DDC_DMA
/implementation/clock_generator_0_wrapper/clock_generator_0_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../clock_generator_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  3 sec
Total CPU time to NGCBUILD completion:   3 sec

Writing NGCBUILD log file "../clock_generator_0_wrapper.blc"...

NGCBUILD done.
IPNAME:bpm_ddc_0_wrapper INSTANCE:bpm_ddc_0 -
D:\LR\Xilinx_projects\ML605_System_fmc150_testbench13_ext_clock_BPM_ADC_DDC_DMA\
system.mhs line 248 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.4/ISE_DS/EDK/virtex6/data/virtex6.acd> with local file
<C:/Xilinx/13.4/ISE_DS/ISE/virtex6/data/virtex6.acd>

Command Line: C:\Xilinx\13.4\ISE_DS\ISE\bin\nt\unwrapped\ngcbuild.exe -p
xc6vlx240tff1156-1 -intstyle silent -i -sd .. bpm_ddc_0_wrapper.ngc
../bpm_ddc_0_wrapper

Reading NGO file
"D:/LR/Xilinx_projects/ML605_System_fmc150_testbench13_ext_clock_BPM_ADC_DDC_DMA
/implementation/bpm_ddc_0_wrapper/bpm_ddc_0_wrapper.ngc" ...
Loading design module
"D:\LR\Xilinx_projects\ML605_System_fmc150_testbench13_ext_clock_BPM_ADC_DDC_DMA
\implementation\bpm_ddc_0_wrapper/cordic.ngc"...
Loading design module
"D:\LR\Xilinx_projects\ML605_System_fmc150_testbench13_ext_clock_BPM_ADC_DDC_DMA
\implementation\bpm_ddc_0_wrapper/cic_decimator.ngc"...
Loading design module
"D:\LR\Xilinx_projects\ML605_System_fmc150_testbench13_ext_clock_BPM_ADC_DDC_DMA
\implementation\bpm_ddc_0_wrapper/dds.ngc"...
Loading design module
"D:\LR\Xilinx_projects\ML605_System_fmc150_testbench13_ext_clock_BPM_ADC_DDC_DMA
\implementation\bpm_ddc_0_wrapper/mixer.ngc"...
Loading design module
"D:\LR\Xilinx_projects\ML605_System_fmc150_testbench13_ext_clock_BPM_ADC_DDC_DMA
\implementation\bpm_ddc_0_wrapper/fixed_point_divider.ngc"...
Loading design module
"D:\LR\Xilinx_projects\ML605_System_fmc150_testbench13_ext_clock_BPM_ADC_DDC_DMA
\implementation\bpm_ddc_0_wrapper/fifo.ngc"...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../bpm_ddc_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  6 sec
Total CPU time to NGCBUILD completion:   6 sec

Writing NGCBUILD log file "../bpm_ddc_0_wrapper.blc"...

NGCBUILD done.
IPNAME:axi4lite_0_wrapper INSTANCE:axi4lite_0 -
D:\LR\Xilinx_projects\ML605_System_fmc150_testbench13_ext_clock_BPM_ADC_DDC_DMA\
system.mhs line 285 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.4/ISE_DS/EDK/virtex6/data/virtex6.acd> with local file
<C:/Xilinx/13.4/ISE_DS/ISE/virtex6/data/virtex6.acd>

Command Line: C:\Xilinx\13.4\ISE_DS\ISE\bin\nt\unwrapped\ngcbuild.exe -p
xc6vlx240tff1156-1 -intstyle silent -i -sd .. axi4lite_0_wrapper.ngc
../axi4lite_0_wrapper

Reading NGO file
"D:/LR/Xilinx_projects/ML605_System_fmc150_testbench13_ext_clock_BPM_ADC_DDC_DMA
/implementation/axi4lite_0_wrapper/axi4lite_0_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../axi4lite_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  3 sec
Total CPU time to NGCBUILD completion:   3 sec

Writing NGCBUILD log file "../axi4lite_0_wrapper.blc"...

NGCBUILD done.
IPNAME:axi4_0_wrapper INSTANCE:axi4_0 -
D:\LR\Xilinx_projects\ML605_System_fmc150_testbench13_ext_clock_BPM_ADC_DDC_DMA\
system.mhs line 293 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.4/ISE_DS/EDK/virtex6/data/virtex6.acd> with local file
<C:/Xilinx/13.4/ISE_DS/ISE/virtex6/data/virtex6.acd>

Command Line: C:\Xilinx\13.4\ISE_DS\ISE\bin\nt\unwrapped\ngcbuild.exe -p
xc6vlx240tff1156-1 -intstyle silent -i -sd .. axi4_0_wrapper.ngc
../axi4_0_wrapper

Reading NGO file
"D:/LR/Xilinx_projects/ML605_System_fmc150_testbench13_ext_clock_BPM_ADC_DDC_DMA
/implementation/axi4_0_wrapper/axi4_0_wrapper.ngc" ...
Loading design module "../axi4_0_wrapper_fifo_generator_v8_4_1.ngc"...
Loading design module "../axi4_0_wrapper_fifo_generator_v8_4_2.ngc"...
Loading design module "../axi4_0_wrapper_fifo_generator_v8_4_3.ngc"...
Loading design module "../axi4_0_wrapper_fifo_generator_v8_4_6.ngc"...
Loading design module "../axi4_0_wrapper_fifo_generator_v8_4_4.ngc"...
Loading design module "../axi4_0_wrapper_fifo_generator_v8_4_5.ngc"...
Loading design module "../axi4_0_wrapper_fifo_generator_v8_4_7.ngc"...
Loading design module "../axi4_0_wrapper_fifo_generator_v8_4_8.ngc"...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../axi4_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  4 sec
Total CPU time to NGCBUILD completion:   4 sec

Writing NGCBUILD log file "../axi4_0_wrapper.blc"...

NGCBUILD done.
IPNAME:ethernet_dma_wrapper INSTANCE:ethernet_dma -
D:\LR\Xilinx_projects\ML605_System_fmc150_testbench13_ext_clock_BPM_ADC_DDC_DMA\
system.mhs line 348 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.4/ISE_DS/EDK/virtex6/data/virtex6.acd> with local file
<C:/Xilinx/13.4/ISE_DS/ISE/virtex6/data/virtex6.acd>

Command Line: C:\Xilinx\13.4\ISE_DS\ISE\bin\nt\unwrapped\ngcbuild.exe -p
xc6vlx240tff1156-1 -intstyle silent -i -sd .. ethernet_dma_wrapper.ngc
../ethernet_dma_wrapper

Reading NGO file
"D:/LR/Xilinx_projects/ML605_System_fmc150_testbench13_ext_clock_BPM_ADC_DDC_DMA
/implementation/ethernet_dma_wrapper/ethernet_dma_wrapper.ngc" ...
Loading design module "../ethernet_dma_wrapper_fifo_generator_v8_3_3.ngc"...
Loading design module "../ethernet_dma_wrapper_fifo_generator_v8_3_4.ngc"...
Loading design module "../ethernet_dma_wrapper_fifo_generator_v8_3_5.ngc"...
Loading design module "../ethernet_dma_wrapper_fifo_generator_v8_3_1.ngc"...
Loading design module "../ethernet_dma_wrapper_fifo_generator_v8_3_2.ngc"...
Loading design module "../ethernet_dma_wrapper_fifo_generator_v8_3_8.ngc"...
Loading design module "../ethernet_dma_wrapper_fifo_generator_v8_3_9.ngc"...
Loading design module "../ethernet_dma_wrapper_fifo_generator_v8_3_7.ngc"...
Loading design module "../ethernet_dma_wrapper_fifo_generator_v8_3_6.ngc"...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../ethernet_dma_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  4 sec
Total CPU time to NGCBUILD completion:   4 sec

Writing NGCBUILD log file "../ethernet_dma_wrapper.blc"...

NGCBUILD done.
IPNAME:ethernet_wrapper INSTANCE:ethernet -
D:\LR\Xilinx_projects\ML605_System_fmc150_testbench13_ext_clock_BPM_ADC_DDC_DMA\
system.mhs line 383 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.4/ISE_DS/EDK/virtex6/data/virtex6.acd> with local file
<C:/Xilinx/13.4/ISE_DS/ISE/virtex6/data/virtex6.acd>

Command Line: C:\Xilinx\13.4\ISE_DS\ISE\bin\nt\unwrapped\ngcbuild.exe -p
xc6vlx240tff1156-1 -intstyle silent -i -sd .. ethernet_wrapper.ngc
../ethernet_wrapper

Reading NGO file
"D:/LR/Xilinx_projects/ML605_System_fmc150_testbench13_ext_clock_BPM_ADC_DDC_DMA
/implementation/ethernet_wrapper/ethernet_wrapper.ngc" ...
Loading design module "../ethernet_wrapper_blk_mem_gen_v6_2_3.ngc"...
Loading design module "../ethernet_wrapper_blk_mem_gen_v6_2_4.ngc"...
Loading design module "../ethernet_wrapper_blk_mem_gen_v6_2_1.ngc"...
Loading design module "../ethernet_wrapper_blk_mem_gen_v6_2_2.ngc"...
Loading design module "../ethernet_wrapper_fifo_generator_v8_2.ngc"...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../ethernet_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  4 sec
Total CPU time to NGCBUILD completion:   4 sec

Writing NGCBUILD log file "../ethernet_wrapper.blc"...

NGCBUILD done.
IPNAME:ddr3_sdram_wrapper INSTANCE:ddr3_sdram -
D:\LR\Xilinx_projects\ML605_System_fmc150_testbench13_ext_clock_BPM_ADC_DDC_DMA\
system.mhs line 438 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.4/ISE_DS/EDK/virtex6/data/virtex6.acd> with local file
<C:/Xilinx/13.4/ISE_DS/ISE/virtex6/data/virtex6.acd>

Command Line: C:\Xilinx\13.4\ISE_DS\ISE\bin\nt\unwrapped\ngcbuild.exe -p
xc6vlx240tff1156-1 -intstyle silent -i -sd .. ddr3_sdram_wrapper.ngc
../ddr3_sdram_wrapper

Reading NGO file
"D:/LR/Xilinx_projects/ML605_System_fmc150_testbench13_ext_clock_BPM_ADC_DDC_DMA
/implementation/ddr3_sdram_wrapper/ddr3_sdram_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../ddr3_sdram_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  4 sec
Total CPU time to NGCBUILD completion:   4 sec

Writing NGCBUILD log file "../ddr3_sdram_wrapper.blc"...

NGCBUILD done.
IPNAME:xbpm_ddc_dma_wrapper INSTANCE:xbpm_ddc_dma -
D:\LR\Xilinx_projects\ML605_System_fmc150_testbench13_ext_clock_BPM_ADC_DDC_DMA\
system.mhs line 481 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.4/ISE_DS/EDK/virtex6/data/virtex6.acd> with local file
<C:/Xilinx/13.4/ISE_DS/ISE/virtex6/data/virtex6.acd>

Command Line: C:\Xilinx\13.4\ISE_DS\ISE\bin\nt\unwrapped\ngcbuild.exe -p
xc6vlx240tff1156-1 -intstyle silent -i -sd .. xbpm_ddc_dma_wrapper.ngc
../xbpm_ddc_dma_wrapper

Reading NGO file
"D:/LR/Xilinx_projects/ML605_System_fmc150_testbench13_ext_clock_BPM_ADC_DDC_DMA
/implementation/xbpm_ddc_dma_wrapper/xbpm_ddc_dma_wrapper.ngc" ...
Loading design module "../xbpm_ddc_dma_wrapper_fifo_generator_v8_3_1.ngc"...
Loading design module "../xbpm_ddc_dma_wrapper_fifo_generator_v8_3_2.ngc"...
Loading design module "../xbpm_ddc_dma_wrapper_fifo_generator_v8_3_3.ngc"...
Loading design module "../xbpm_ddc_dma_wrapper_fifo_generator_v8_3_4.ngc"...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../xbpm_ddc_dma_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  4 sec
Total CPU time to NGCBUILD completion:   4 sec

Writing NGCBUILD log file "../xbpm_ddc_dma_wrapper.blc"...

NGCBUILD done.
IPNAME:chipscope_icon_0_wrapper INSTANCE:chipscope_icon_0 -
D:\LR\Xilinx_projects\ML605_System_fmc150_testbench13_ext_clock_BPM_ADC_DDC_DMA\
system.mhs line 509 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.4/ISE_DS/EDK/virtex6/data/virtex6.acd> with local file
<C:/Xilinx/13.4/ISE_DS/ISE/virtex6/data/virtex6.acd>

Command Line: C:\Xilinx\13.4\ISE_DS\ISE\bin\nt\unwrapped\ngcbuild.exe -p
xc6vlx240tff1156-1 -intstyle silent -i -sd .. chipscope_icon_0_wrapper.ngc
../chipscope_icon_0_wrapper

Reading NGO file
"D:/LR/Xilinx_projects/ML605_System_fmc150_testbench13_ext_clock_BPM_ADC_DDC_DMA
/implementation/chipscope_icon_0_wrapper/chipscope_icon_0_wrapper.ngc" ...
Loading design module
"D:\LR\Xilinx_projects\ML605_System_fmc150_testbench13_ext_clock_BPM_ADC_DDC_DMA
\implementation\chipscope_icon_0_wrapper/chipscope_icon_0.ngc"...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../chipscope_icon_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  3 sec
Total CPU time to NGCBUILD completion:   3 sec

Writing NGCBUILD log file "../chipscope_icon_0_wrapper.blc"...

NGCBUILD done.
IPNAME:chipscope_ila_1_wrapper INSTANCE:chipscope_ila_1 -
D:\LR\Xilinx_projects\ML605_System_fmc150_testbench13_ext_clock_BPM_ADC_DDC_DMA\
system.mhs line 518 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.4/ISE_DS/EDK/virtex6/data/virtex6.acd> with local file
<C:/Xilinx/13.4/ISE_DS/ISE/virtex6/data/virtex6.acd>

Command Line: C:\Xilinx\13.4\ISE_DS\ISE\bin\nt\unwrapped\ngcbuild.exe -p
xc6vlx240tff1156-1 -intstyle silent -i -sd .. chipscope_ila_1_wrapper.ngc
../chipscope_ila_1_wrapper

Reading NGO file
"D:/LR/Xilinx_projects/ML605_System_fmc150_testbench13_ext_clock_BPM_ADC_DDC_DMA
/implementation/chipscope_ila_1_wrapper/chipscope_ila_1_wrapper.ngc" ...
Loading design module
"D:\LR\Xilinx_projects\ML605_System_fmc150_testbench13_ext_clock_BPM_ADC_DDC_DMA
\implementation\chipscope_ila_1_wrapper/chipscope_ila_1.ngc"...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../chipscope_ila_1_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  4 sec
Total CPU time to NGCBUILD completion:   3 sec

Writing NGCBUILD log file "../chipscope_ila_1_wrapper.blc"...

NGCBUILD done.
IPNAME:chipscope_ila_0_wrapper INSTANCE:chipscope_ila_0 -
D:\LR\Xilinx_projects\ML605_System_fmc150_testbench13_ext_clock_BPM_ADC_DDC_DMA\
system.mhs line 531 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.4/ISE_DS/EDK/virtex6/data/virtex6.acd> with local file
<C:/Xilinx/13.4/ISE_DS/ISE/virtex6/data/virtex6.acd>

Command Line: C:\Xilinx\13.4\ISE_DS\ISE\bin\nt\unwrapped\ngcbuild.exe -p
xc6vlx240tff1156-1 -intstyle silent -i -sd .. chipscope_ila_0_wrapper.ngc
../chipscope_ila_0_wrapper

Reading NGO file
"D:/LR/Xilinx_projects/ML605_System_fmc150_testbench13_ext_clock_BPM_ADC_DDC_DMA
/implementation/chipscope_ila_0_wrapper/chipscope_ila_0_wrapper.ngc" ...
Loading design module
"D:\LR\Xilinx_projects\ML605_System_fmc150_testbench13_ext_clock_BPM_ADC_DDC_DMA
\implementation\chipscope_ila_0_wrapper/chipscope_ila_0.ngc"...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../chipscope_ila_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  4 sec
Total CPU time to NGCBUILD completion:   4 sec

Writing NGCBUILD log file "../chipscope_ila_0_wrapper.blc"...

NGCBUILD done.
IPNAME:fmc150_if_dma_0_wrapper INSTANCE:fmc150_if_dma_0 -
D:\LR\Xilinx_projects\ML605_System_fmc150_testbench13_ext_clock_BPM_ADC_DDC_DMA\
system.mhs line 544 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.4/ISE_DS/EDK/virtex6/data/virtex6.acd> with local file
<C:/Xilinx/13.4/ISE_DS/ISE/virtex6/data/virtex6.acd>

Command Line: C:\Xilinx\13.4\ISE_DS\ISE\bin\nt\unwrapped\ngcbuild.exe -p
xc6vlx240tff1156-1 -intstyle silent -i -sd .. fmc150_if_dma_0_wrapper.ngc
../fmc150_if_dma_0_wrapper

Reading NGO file
"D:/LR/Xilinx_projects/ML605_System_fmc150_testbench13_ext_clock_BPM_ADC_DDC_DMA
/implementation/fmc150_if_dma_0_wrapper/fmc150_if_dma_0_wrapper.ngc" ...
Loading design module
"D:\LR\Xilinx_projects\ML605_System_fmc150_testbench13_ext_clock_BPM_ADC_DDC_DMA
\implementation\fmc150_if_dma_0_wrapper/cdce72010_init_mem_ext.ngc"...
Loading design module
"D:\LR\Xilinx_projects\ML605_System_fmc150_testbench13_ext_clock_BPM_ADC_DDC_DMA
\implementation\fmc150_if_dma_0_wrapper/cdce72010_init_mem_int.ngc"...
Loading design module
"D:\LR\Xilinx_projects\ML605_System_fmc150_testbench13_ext_clock_BPM_ADC_DDC_DMA
\implementation\fmc150_if_dma_0_wrapper/ads62p49_init_mem.ngc"...
Loading design module
"D:\LR\Xilinx_projects\ML605_System_fmc150_testbench13_ext_clock_BPM_ADC_DDC_DMA
\implementation\fmc150_if_dma_0_wrapper/dac3283_init_mem.ngc"...
Loading design module
"D:\LR\Xilinx_projects\ML605_System_fmc150_testbench13_ext_clock_BPM_ADC_DDC_DMA
\implementation\fmc150_if_dma_0_wrapper/amc7823_init_mem.ngc"...
Loading design module
"D:\LR\Xilinx_projects\ML605_System_fmc150_testbench13_ext_clock_BPM_ADC_DDC_DMA
\implementation\fmc150_if_dma_0_wrapper/fifo.ngc"...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../fmc150_if_dma_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  4 sec
Total CPU time to NGCBUILD completion:   4 sec

Writing NGCBUILD log file "../fmc150_if_dma_0_wrapper.blc"...

NGCBUILD done.
IPNAME:xbpm_adc_dma_wrapper INSTANCE:xbpm_adc_dma -
D:\LR\Xilinx_projects\ML605_System_fmc150_testbench13_ext_clock_BPM_ADC_DDC_DMA\
system.mhs line 604 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.4/ISE_DS/EDK/virtex6/data/virtex6.acd> with local file
<C:/Xilinx/13.4/ISE_DS/ISE/virtex6/data/virtex6.acd>

Command Line: C:\Xilinx\13.4\ISE_DS\ISE\bin\nt\unwrapped\ngcbuild.exe -p
xc6vlx240tff1156-1 -intstyle silent -i -sd .. xbpm_adc_dma_wrapper.ngc
../xbpm_adc_dma_wrapper

Reading NGO file
"D:/LR/Xilinx_projects/ML605_System_fmc150_testbench13_ext_clock_BPM_ADC_DDC_DMA
/implementation/xbpm_adc_dma_wrapper/xbpm_adc_dma_wrapper.ngc" ...
Loading design module "../xbpm_adc_dma_wrapper_fifo_generator_v8_3_1.ngc"...
Loading design module "../xbpm_adc_dma_wrapper_fifo_generator_v8_3_2.ngc"...
Loading design module "../xbpm_adc_dma_wrapper_fifo_generator_v8_3_3.ngc"...
Loading design module "../xbpm_adc_dma_wrapper_fifo_generator_v8_3_4.ngc"...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../xbpm_adc_dma_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  4 sec
Total CPU time to NGCBUILD completion:   4 sec

Writing NGCBUILD log file "../xbpm_adc_dma_wrapper.blc"...

NGCBUILD done.
IPNAME:chipscope_ila_2_wrapper INSTANCE:chipscope_ila_2 -
D:\LR\Xilinx_projects\ML605_System_fmc150_testbench13_ext_clock_BPM_ADC_DDC_DMA\
system.mhs line 630 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.4/ISE_DS/EDK/virtex6/data/virtex6.acd> with local file
<C:/Xilinx/13.4/ISE_DS/ISE/virtex6/data/virtex6.acd>

Command Line: C:\Xilinx\13.4\ISE_DS\ISE\bin\nt\unwrapped\ngcbuild.exe -p
xc6vlx240tff1156-1 -intstyle silent -i -sd .. chipscope_ila_2_wrapper.ngc
../chipscope_ila_2_wrapper

Reading NGO file
"D:/LR/Xilinx_projects/ML605_System_fmc150_testbench13_ext_clock_BPM_ADC_DDC_DMA
/implementation/chipscope_ila_2_wrapper/chipscope_ila_2_wrapper.ngc" ...
Loading design module
"D:\LR\Xilinx_projects\ML605_System_fmc150_testbench13_ext_clock_BPM_ADC_DDC_DMA
\implementation\chipscope_ila_2_wrapper/chipscope_ila_2.ngc"...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../chipscope_ila_2_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  4 sec
Total CPU time to NGCBUILD completion:   3 sec

Writing NGCBUILD log file "../chipscope_ila_2_wrapper.blc"...

NGCBUILD done.
INFO:EDK:3509 - NCF files should not be modified as they will be regenerated.
   If any constraint needs to be overridden, this should be done by modifying
   the data/system.ucf file.

Rebuilding cache ...

Total run time: 4389.00 seconds
"Running synthesis..."
cd synthesis & synthesis.cmd
"xst -ifn "system_xst.scr" -intstyle silent"
"Running XST synthesis ..."
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.4/ISE_DS/EDK/virtex6/data/virtex6.acd> with local file
<C:/Xilinx/13.4/ISE_DS/ISE/virtex6/data/virtex6.acd>
"XST completed"
"*********************************************"
"Running Xilinx Implementation tools.."
"*********************************************"
xflow -wd implementation -p xc6vlx240tff1156-1 -implement xflow.opt system.ngc
Release 13.4 - Xflow O.87xd (nt)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.
xflow.exe -wd implementation -p xc6vlx240tff1156-1 -implement xflow.opt
system.ngc  
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.4/ISE_DS/EDK/virtex6/data/virtex6.acd> with local file
<C:/Xilinx/13.4/ISE_DS/ISE/virtex6/data/virtex6.acd>
.... Copying flowfile C:/Xilinx/13.4/ISE_DS/ISE/xilinx/data/fpga.flw into
working directory
D:/LR/Xilinx_projects/ML605_System_fmc150_testbench13_ext_clock_BPM_ADC_DDC_DMA/
implementation 

Using Flow File:
D:/LR/Xilinx_projects/ML605_System_fmc150_testbench13_ext_clock_BPM_ADC_DDC_DMA/
implementation/fpga.flw 
Using Option File(s): 
 D:/LR/Xilinx_projects/ML605_System_fmc150_testbench13_ext_clock_BPM_ADC_DDC_DMA
/implementation/xflow.opt 

Creating Script File ... 

#----------------------------------------------#
# Starting program ngdbuild
# ngdbuild -p xc6vlx240tff1156-1 -nt timestamp -bm system.bmm
"D:/LR/Xilinx_projects/ML605_System_fmc150_testbench13_ext_clock_BPM_ADC_DDC_DMA
/implementation/system.ngc" -uc system.ucf system.ngd 
#----------------------------------------------#
Release 13.4 - ngdbuild O.87xd (nt)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.4/ISE_DS/EDK/virtex6/data/virtex6.acd> with local file
<C:/Xilinx/13.4/ISE_DS/ISE/virtex6/data/virtex6.acd>

Command Line: C:\Xilinx\13.4\ISE_DS\ISE\bin\nt\unwrapped\ngdbuild.exe -p
xc6vlx240tff1156-1 -nt timestamp -bm system.bmm
D:/LR/Xilinx_projects/ML605_System_fmc150_testbench13_ext_clock_BPM_ADC_DDC_DMA/
implementation/system.ngc -uc system.ucf system.ngd

Reading NGO file
"D:/LR/Xilinx_projects/ML605_System_fmc150_testbench13_ext_clock_BPM_ADC_DDC_DMA
/implementation/system.ngc" ...
Loading design module
"D:/LR/Xilinx_projects/ML605_System_fmc150_testbench13_ext_clock_BPM_ADC_DDC_DMA
/implementation/ethernet_wrapper.ngc"...
Loading design module
"D:/LR/Xilinx_projects/ML605_System_fmc150_testbench13_ext_clock_BPM_ADC_DDC_DMA
/implementation/fmc150_if_dma_0_wrapper.ngc"...
Loading design module
"D:/LR/Xilinx_projects/ML605_System_fmc150_testbench13_ext_clock_BPM_ADC_DDC_DMA
/implementation/sysace_compactflash_wrapper.ngc"...
Loading design module
"D:/LR/Xilinx_projects/ML605_System_fmc150_testbench13_ext_clock_BPM_ADC_DDC_DMA
/implementation/rs232_uart_1_wrapper.ngc"...
Loading design module
"D:/LR/Xilinx_projects/ML605_System_fmc150_testbench13_ext_clock_BPM_ADC_DDC_DMA
/implementation/proc_sys_reset_0_wrapper.ngc"...
Loading design module
"D:/LR/Xilinx_projects/ML605_System_fmc150_testbench13_ext_clock_BPM_ADC_DDC_DMA
/implementation/clock_generator_0_wrapper.ngc"...
Loading design module
"D:/LR/Xilinx_projects/ML605_System_fmc150_testbench13_ext_clock_BPM_ADC_DDC_DMA
/implementation/ethernet_dma_wrapper.ngc"...
Loading design module
"D:/LR/Xilinx_projects/ML605_System_fmc150_testbench13_ext_clock_BPM_ADC_DDC_DMA
/implementation/xbpm_adc_dma_wrapper.ngc"...
Loading design module
"D:/LR/Xilinx_projects/ML605_System_fmc150_testbench13_ext_clock_BPM_ADC_DDC_DMA
/implementation/bpm_ddc_0_wrapper.ngc"...
Loading design module
"D:/LR/Xilinx_projects/ML605_System_fmc150_testbench13_ext_clock_BPM_ADC_DDC_DMA
/implementation/chipscope_ila_2_wrapper.ngc"...
Loading design module
"D:/LR/Xilinx_projects/ML605_System_fmc150_testbench13_ext_clock_BPM_ADC_DDC_DMA
/implementation/microblaze_0_ilmb_wrapper.ngc"...
Loading design module
"D:/LR/Xilinx_projects/ML605_System_fmc150_testbench13_ext_clock_BPM_ADC_DDC_DMA
/implementation/microblaze_0_dlmb_wrapper.ngc"...
Loading design module
"D:/LR/Xilinx_projects/ML605_System_fmc150_testbench13_ext_clock_BPM_ADC_DDC_DMA
/implementation/axi4lite_0_wrapper.ngc"...
Loading design module
"D:/LR/Xilinx_projects/ML605_System_fmc150_testbench13_ext_clock_BPM_ADC_DDC_DMA
/implementation/axi4_0_wrapper.ngc"...
Loading design module
"D:/LR/Xilinx_projects/ML605_System_fmc150_testbench13_ext_clock_BPM_ADC_DDC_DMA
/implementation/microblaze_0_wrapper.ngc"...
Loading design module
"D:/LR/Xilinx_projects/ML605_System_fmc150_testbench13_ext_clock_BPM_ADC_DDC_DMA
/implementation/ddr3_sdram_wrapper.ngc"...
Loading design module
"D:/LR/Xilinx_projects/ML605_System_fmc150_testbench13_ext_clock_BPM_ADC_DDC_DMA
/implementation/xbpm_ddc_dma_wrapper.ngc"...
Loading design module
"D:/LR/Xilinx_projects/ML605_System_fmc150_testbench13_ext_clock_BPM_ADC_DDC_DMA
/implementation/microblaze_0_intc_wrapper.ngc"...
Loading design module
"D:/LR/Xilinx_projects/ML605_System_fmc150_testbench13_ext_clock_BPM_ADC_DDC_DMA
/implementation/chipscope_ila_0_wrapper.ngc"...
Loading design module
"D:/LR/Xilinx_projects/ML605_System_fmc150_testbench13_ext_clock_BPM_ADC_DDC_DMA
/implementation/chipscope_ila_1_wrapper.ngc"...
Loading design module
"D:/LR/Xilinx_projects/ML605_System_fmc150_testbench13_ext_clock_BPM_ADC_DDC_DMA
/implementation/microblaze_0_i_bram_ctrl_wrapper.ngc"...
Loading design module
"D:/LR/Xilinx_projects/ML605_System_fmc150_testbench13_ext_clock_BPM_ADC_DDC_DMA
/implementation/microblaze_0_d_bram_ctrl_wrapper.ngc"...
Loading design module
"D:/LR/Xilinx_projects/ML605_System_fmc150_testbench13_ext_clock_BPM_ADC_DDC_DMA
/implementation/debug_module_wrapper.ngc"...
Loading design module
"D:/LR/Xilinx_projects/ML605_System_fmc150_testbench13_ext_clock_BPM_ADC_DDC_DMA
/implementation/axi_timer_0_wrapper.ngc"...
Loading design module
"D:/LR/Xilinx_projects/ML605_System_fmc150_testbench13_ext_clock_BPM_ADC_DDC_DMA
/implementation/leds_8bits_wrapper.ngc"...
Loading design module
"D:/LR/Xilinx_projects/ML605_System_fmc150_testbench13_ext_clock_BPM_ADC_DDC_DMA
/implementation/microblaze_0_bram_block_wrapper.ngc"...
Loading design module
"D:/LR/Xilinx_projects/ML605_System_fmc150_testbench13_ext_clock_BPM_ADC_DDC_DMA
/implementation/chipscope_icon_0_wrapper.ngc"...
Applying constraints in
"D:/LR/Xilinx_projects/ML605_System_fmc150_testbench13_ext_clock_BPM_ADC_DDC_DMA
/implementation/ethernet_wrapper.ncf" to module "ETHERNET"...
Checking Constraint Associations...
Applying constraints in
"D:/LR/Xilinx_projects/ML605_System_fmc150_testbench13_ext_clock_BPM_ADC_DDC_DMA
/implementation/sysace_compactflash_wrapper.ncf" to module
"SysACE_CompactFlash"...
Checking Constraint Associations...
Applying constraints in
"D:/LR/Xilinx_projects/ML605_System_fmc150_testbench13_ext_clock_BPM_ADC_DDC_DMA
/implementation/ethernet_dma_wrapper.ncf" to module "ETHERNET_dma"...
Checking Constraint Associations...
Applying constraints in
"D:/LR/Xilinx_projects/ML605_System_fmc150_testbench13_ext_clock_BPM_ADC_DDC_DMA
/implementation/xbpm_adc_dma_wrapper.ncf" to module "XBPM_ADC_dma"...
Checking Constraint Associations...
Applying constraints in
"D:/LR/Xilinx_projects/ML605_System_fmc150_testbench13_ext_clock_BPM_ADC_DDC_DMA
/implementation/chipscope_ila_2_wrapper.ncf" to module "chipscope_ila_2"...
WARNING:ConstraintSystem:192 - The TNM 'D2_CLK', does not directly or indirectly
   drive any flip-flops, latches and/or RAMS and cannot be actively used by the
   referencing TIg constraint ''. If clock manager blocks are directly or
   indirectly driven, a new TNM constraint will not be derived since the none of
   the referencing constraints are a PERIOD constraint. This TNM is used in the
   following user groups and/or specifications:
   <TIMESPEC TS_D2_TO_T2 = FROM D2_CLK TO "FFS" TIG;>
   [D:/LR/Xilinx_projects/ML605_System_fmc150_testbench13_ext_clock_BPM_ADC_DDC_
   DMA/implementation/chipscope_ila_2_wrapper.ncf(6)]
   <TIMESPEC TS_J2_TO_D2 = FROM "FFS" TO D2_CLK TIG;>
   [D:/LR/Xilinx_projects/ML605_System_fmc150_testbench13_ext_clock_BPM_ADC_DDC_
   DMA/implementation/chipscope_ila_2_wrapper.ncf(7)]
   <TIMESPEC TS_J3_TO_D2 = FROM "FFS" TO D2_CLK TIG;>
   [D:/LR/Xilinx_projects/ML605_System_fmc150_testbench13_ext_clock_BPM_ADC_DDC_
   DMA/implementation/chipscope_ila_2_wrapper.ncf(8)]
   <TIMESPEC TS_J4_TO_D2 = FROM "FFS" TO D2_CLK TIG;>
   [D:/LR/Xilinx_projects/ML605_System_fmc150_testbench13_ext_clock_BPM_ADC_DDC_
   DMA/implementation/chipscope_ila_2_wrapper.ncf(9)]

WARNING:ConstraintSystem:197 - The following specification is invalid because
   the referenced TNM constraint was removed:
   <TIMESPEC TS_D2_TO_T2 = FROM D2_CLK TO "FFS" TIG;>
   [D:/LR/Xilinx_projects/ML605_System_fmc150_testbench13_ext_clock_BPM_ADC_DDC_
   DMA/implementation/chipscope_ila_2_wrapper.ncf(6)]

WARNING:ConstraintSystem:197 - The following specification is invalid because
   the referenced TNM constraint was removed:
   <TIMESPEC TS_J2_TO_D2 = FROM "FFS" TO D2_CLK TIG;>
   [D:/LR/Xilinx_projects/ML605_System_fmc150_testbench13_ext_clock_BPM_ADC_DDC_
   DMA/implementation/chipscope_ila_2_wrapper.ncf(7)]

WARNING:ConstraintSystem:197 - The following specification is invalid because
   the referenced TNM constraint was removed:
   <TIMESPEC TS_J3_TO_D2 = FROM "FFS" TO D2_CLK TIG;>
   [D:/LR/Xilinx_projects/ML605_System_fmc150_testbench13_ext_clock_BPM_ADC_DDC_
   DMA/implementation/chipscope_ila_2_wrapper.ncf(8)]

WARNING:ConstraintSystem:197 - The following specification is invalid because
   the referenced TNM constraint was removed:
   <TIMESPEC TS_J4_TO_D2 = FROM "FFS" TO D2_CLK TIG;>
   [D:/LR/Xilinx_projects/ML605_System_fmc150_testbench13_ext_clock_BPM_ADC_DDC_
   DMA/implementation/chipscope_ila_2_wrapper.ncf(9)]

Checking Constraint Associations...
INFO:NgdBuild:981 - Could not find any associations for the following
   constraint:
       '<INST "U0/*/U_STAT/U_DIRTY_LDC" TNM = D2_CLK;>
   [D:/LR/Xilinx_projects/ML605_System_fmc150_testbench13_ext_clock_BPM_ADC_DDC_
   DMA/implementation/chipscope_ila_2_wrapper.ncf(5)]'
Applying constraints in
"D:/LR/Xilinx_projects/ML605_System_fmc150_testbench13_ext_clock_BPM_ADC_DDC_DMA
/implementation/microblaze_0_ilmb_wrapper.ncf" to module "microblaze_0_ilmb"...
Checking Constraint Associations...
Applying constraints in
"D:/LR/Xilinx_projects/ML605_System_fmc150_testbench13_ext_clock_BPM_ADC_DDC_DMA
/implementation/microblaze_0_dlmb_wrapper.ncf" to module "microblaze_0_dlmb"...
Checking Constraint Associations...
Applying constraints in
"D:/LR/Xilinx_projects/ML605_System_fmc150_testbench13_ext_clock_BPM_ADC_DDC_DMA
/implementation/axi4lite_0_wrapper.ncf" to module "axi4lite_0"...
Checking Constraint Associations...
Applying constraints in
"D:/LR/Xilinx_projects/ML605_System_fmc150_testbench13_ext_clock_BPM_ADC_DDC_DMA
/implementation/axi4_0_wrapper.ncf" to module "axi4_0"...
WARNING:ConstraintSystem:194 - The TNM 'axi4_0_async_clock_conv_FFDEST', does
   not directly or indirectly drive any flip-flops, latches and/or RAMs and is
   not actively used by any referencing constraint.

Checking Constraint Associations...
INFO:NgdBuild:981 - Could not find any associations for the following
   constraint:
       '<INST
   "axi4_0/*_converter_bank/*clock_conv_inst/*asyncfifo_*mem/*dout_i_????" TNM =
   "axi4_0_async_clock_conv_FFDEST";>
   [D:/LR/Xilinx_projects/ML605_System_fmc150_testbench13_ext_clock_BPM_ADC_DDC_
   DMA/implementation/axi4_0_wrapper.ncf(18)]'
Applying constraints in
"D:/LR/Xilinx_projects/ML605_System_fmc150_testbench13_ext_clock_BPM_ADC_DDC_DMA
/implementation/microblaze_0_wrapper.ncf" to module "microblaze_0"...
Checking Constraint Associations...
Applying constraints in
"D:/LR/Xilinx_projects/ML605_System_fmc150_testbench13_ext_clock_BPM_ADC_DDC_DMA
/implementation/ddr3_sdram_wrapper.ncf" to module "DDR3_SDRAM"...
Checking Constraint Associations...
Applying constraints in
"D:/LR/Xilinx_projects/ML605_System_fmc150_testbench13_ext_clock_BPM_ADC_DDC_DMA
/implementation/xbpm_ddc_dma_wrapper.ncf" to module "XBPM_DDC_dma"...
Checking Constraint Associations...
Applying constraints in
"D:/LR/Xilinx_projects/ML605_System_fmc150_testbench13_ext_clock_BPM_ADC_DDC_DMA
/implementation/chipscope_ila_0_wrapper.ncf" to module "chipscope_ila_0"...
WARNING:ConstraintSystem:192 - The TNM 'D2_CLK', does not directly or indirectly
   drive any flip-flops, latches and/or RAMS and cannot be actively used by the
   referencing TIg constraint ''. If clock manager blocks are directly or
   indirectly driven, a new TNM constraint will not be derived since the none of
   the referencing constraints are a PERIOD constraint. This TNM is used in the
   following user groups and/or specifications:
   <TIMESPEC TS_D2_TO_T2 = FROM D2_CLK TO "FFS" TIG;>
   [D:/LR/Xilinx_projects/ML605_System_fmc150_testbench13_ext_clock_BPM_ADC_DDC_
   DMA/implementation/chipscope_ila_0_wrapper.ncf(6)]
   <TIMESPEC TS_J2_TO_D2 = FROM "FFS" TO D2_CLK TIG;>
   [D:/LR/Xilinx_projects/ML605_System_fmc150_testbench13_ext_clock_BPM_ADC_DDC_
   DMA/implementation/chipscope_ila_0_wrapper.ncf(7)]
   <TIMESPEC TS_J3_TO_D2 = FROM "FFS" TO D2_CLK TIG;>
   [D:/LR/Xilinx_projects/ML605_System_fmc150_testbench13_ext_clock_BPM_ADC_DDC_
   DMA/implementation/chipscope_ila_0_wrapper.ncf(8)]
   <TIMESPEC TS_J4_TO_D2 = FROM "FFS" TO D2_CLK TIG;>
   [D:/LR/Xilinx_projects/ML605_System_fmc150_testbench13_ext_clock_BPM_ADC_DDC_
   DMA/implementation/chipscope_ila_0_wrapper.ncf(9)]

WARNING:ConstraintSystem:197 - The following specification is invalid because
   the referenced TNM constraint was removed:
   <TIMESPEC TS_D2_TO_T2 = FROM D2_CLK TO "FFS" TIG;>
   [D:/LR/Xilinx_projects/ML605_System_fmc150_testbench13_ext_clock_BPM_ADC_DDC_
   DMA/implementation/chipscope_ila_0_wrapper.ncf(6)]

WARNING:ConstraintSystem:197 - The following specification is invalid because
   the referenced TNM constraint was removed:
   <TIMESPEC TS_J2_TO_D2 = FROM "FFS" TO D2_CLK TIG;>
   [D:/LR/Xilinx_projects/ML605_System_fmc150_testbench13_ext_clock_BPM_ADC_DDC_
   DMA/implementation/chipscope_ila_0_wrapper.ncf(7)]

WARNING:ConstraintSystem:197 - The following specification is invalid because
   the referenced TNM constraint was removed:
   <TIMESPEC TS_J3_TO_D2 = FROM "FFS" TO D2_CLK TIG;>
   [D:/LR/Xilinx_projects/ML605_System_fmc150_testbench13_ext_clock_BPM_ADC_DDC_
   DMA/implementation/chipscope_ila_0_wrapper.ncf(8)]

WARNING:ConstraintSystem:197 - The following specification is invalid because
   the referenced TNM constraint was removed:
   <TIMESPEC TS_J4_TO_D2 = FROM "FFS" TO D2_CLK TIG;>
   [D:/LR/Xilinx_projects/ML605_System_fmc150_testbench13_ext_clock_BPM_ADC_DDC_
   DMA/implementation/chipscope_ila_0_wrapper.ncf(9)]

Checking Constraint Associations...
INFO:NgdBuild:981 - Could not find any associations for the following
   constraint:
       '<INST "U0/*/U_STAT/U_DIRTY_LDC" TNM = D2_CLK;>
   [D:/LR/Xilinx_projects/ML605_System_fmc150_testbench13_ext_clock_BPM_ADC_DDC_
   DMA/implementation/chipscope_ila_0_wrapper.ncf(5)]'
Applying constraints in
"D:/LR/Xilinx_projects/ML605_System_fmc150_testbench13_ext_clock_BPM_ADC_DDC_DMA
/implementation/chipscope_ila_1_wrapper.ncf" to module "chipscope_ila_1"...
WARNING:ConstraintSystem:192 - The TNM 'D2_CLK', does not directly or indirectly
   drive any flip-flops, latches and/or RAMS and cannot be actively used by the
   referencing TIg constraint ''. If clock manager blocks are directly or
   indirectly driven, a new TNM constraint will not be derived since the none of
   the referencing constraints are a PERIOD constraint. This TNM is used in the
   following user groups and/or specifications:
   <TIMESPEC TS_D2_TO_T2 = FROM D2_CLK TO "FFS" TIG;>
   [D:/LR/Xilinx_projects/ML605_System_fmc150_testbench13_ext_clock_BPM_ADC_DDC_
   DMA/implementation/chipscope_ila_1_wrapper.ncf(6)]
   <TIMESPEC TS_J2_TO_D2 = FROM "FFS" TO D2_CLK TIG;>
   [D:/LR/Xilinx_projects/ML605_System_fmc150_testbench13_ext_clock_BPM_ADC_DDC_
   DMA/implementation/chipscope_ila_1_wrapper.ncf(7)]
   <TIMESPEC TS_J3_TO_D2 = FROM "FFS" TO D2_CLK TIG;>
   [D:/LR/Xilinx_projects/ML605_System_fmc150_testbench13_ext_clock_BPM_ADC_DDC_
   DMA/implementation/chipscope_ila_1_wrapper.ncf(8)]
   <TIMESPEC TS_J4_TO_D2 = FROM "FFS" TO D2_CLK TIG;>
   [D:/LR/Xilinx_projects/ML605_System_fmc150_testbench13_ext_clock_BPM_ADC_DDC_
   DMA/implementation/chipscope_ila_1_wrapper.ncf(9)]

WARNING:ConstraintSystem:197 - The following specification is invalid because
   the referenced TNM constraint was removed:
   <TIMESPEC TS_D2_TO_T2 = FROM D2_CLK TO "FFS" TIG;>
   [D:/LR/Xilinx_projects/ML605_System_fmc150_testbench13_ext_clock_BPM_ADC_DDC_
   DMA/implementation/chipscope_ila_1_wrapper.ncf(6)]

WARNING:ConstraintSystem:197 - The following specification is invalid because
   the referenced TNM constraint was removed:
   <TIMESPEC TS_J2_TO_D2 = FROM "FFS" TO D2_CLK TIG;>
   [D:/LR/Xilinx_projects/ML605_System_fmc150_testbench13_ext_clock_BPM_ADC_DDC_
   DMA/implementation/chipscope_ila_1_wrapper.ncf(7)]

WARNING:ConstraintSystem:197 - The following specification is invalid because
   the referenced TNM constraint was removed:
   <TIMESPEC TS_J3_TO_D2 = FROM "FFS" TO D2_CLK TIG;>
   [D:/LR/Xilinx_projects/ML605_System_fmc150_testbench13_ext_clock_BPM_ADC_DDC_
   DMA/implementation/chipscope_ila_1_wrapper.ncf(8)]

WARNING:ConstraintSystem:197 - The following specification is invalid because
   the referenced TNM constraint was removed:
   <TIMESPEC TS_J4_TO_D2 = FROM "FFS" TO D2_CLK TIG;>
   [D:/LR/Xilinx_projects/ML605_System_fmc150_testbench13_ext_clock_BPM_ADC_DDC_
   DMA/implementation/chipscope_ila_1_wrapper.ncf(9)]

Checking Constraint Associations...
INFO:NgdBuild:981 - Could not find any associations for the following
   constraint:
       '<INST "U0/*/U_STAT/U_DIRTY_LDC" TNM = D2_CLK;>
   [D:/LR/Xilinx_projects/ML605_System_fmc150_testbench13_ext_clock_BPM_ADC_DDC_
   DMA/implementation/chipscope_ila_1_wrapper.ncf(5)]'
Applying constraints in
"D:/LR/Xilinx_projects/ML605_System_fmc150_testbench13_ext_clock_BPM_ADC_DDC_DMA
/implementation/chipscope_icon_0_wrapper.ncf" to module "chipscope_icon_0"...
WARNING:ConstraintSystem:190 - The TNM 'J_CLK', does not directly or indirectly
   drive any flip-flops, latches and/or RAMS and cannot be actively used by the
   referencing Period constraint 'TS_J_CLK'. If clock manager blocks are
   directly or indirectly driven, a new TNM and PERIOD are derived only if the
   PERIOD constraint is the only referencing constraint and if an output of the
   clock manager block drives flip-flops, latches or RAMs.  
   This TNM is used in the following user groups and/or specifications:
   <TIMESPEC TS_J_CLK = PERIOD J_CLK 30 ns ;>
   [D:/LR/Xilinx_projects/ML605_System_fmc150_testbench13_ext_clock_BPM_ADC_DDC_
   DMA/implementation/chipscope_icon_0_wrapper.ncf(2)]
   <TIMESPEC TS_U_TO_J = FROM U_CLK TO J_CLK 15 ns ;>
   [D:/LR/Xilinx_projects/ML605_System_fmc150_testbench13_ext_clock_BPM_ADC_DDC_
   DMA/implementation/chipscope_icon_0_wrapper.ncf(6)]
   <TIMESPEC TS_J_TO_D = FROM J_CLK TO D_CLK TIG ;>
   [D:/LR/Xilinx_projects/ML605_System_fmc150_testbench13_ext_clock_BPM_ADC_DDC_
   DMA/implementation/chipscope_icon_0_wrapper.ncf(8)]
   <TIMESPEC TS_D_TO_J = FROM D_CLK TO J_CLK TIG ;>
   [D:/LR/Xilinx_projects/ML605_System_fmc150_testbench13_ext_clock_BPM_ADC_DDC_
   DMA/implementation/chipscope_icon_0_wrapper.ncf(9)]

WARNING:ConstraintSystem:197 - The following specification is invalid because
   the referenced TNM constraint was removed:
   <TIMESPEC TS_J_CLK = PERIOD J_CLK 30 ns ;>
   [D:/LR/Xilinx_projects/ML605_System_fmc150_testbench13_ext_clock_BPM_ADC_DDC_
   DMA/implementation/chipscope_icon_0_wrapper.ncf(2)]

WARNING:ConstraintSystem:197 - The following specification is invalid because
   the referenced TNM constraint was removed:
   <TIMESPEC TS_U_TO_J = FROM U_CLK TO J_CLK 15 ns ;>
   [D:/LR/Xilinx_projects/ML605_System_fmc150_testbench13_ext_clock_BPM_ADC_DDC_
   DMA/implementation/chipscope_icon_0_wrapper.ncf(6)]

WARNING:ConstraintSystem:197 - The following specification is invalid because
   the referenced TNM constraint was removed:
   <TIMESPEC TS_J_TO_D = FROM J_CLK TO D_CLK TIG ;>
   [D:/LR/Xilinx_projects/ML605_System_fmc150_testbench13_ext_clock_BPM_ADC_DDC_
   DMA/implementation/chipscope_icon_0_wrapper.ncf(8)]

WARNING:ConstraintSystem:197 - The following specification is invalid because
   the referenced TNM constraint was removed:
   <TIMESPEC TS_D_TO_J = FROM D_CLK TO J_CLK TIG ;>
   [D:/LR/Xilinx_projects/ML605_System_fmc150_testbench13_ext_clock_BPM_ADC_DDC_
   DMA/implementation/chipscope_icon_0_wrapper.ncf(9)]

WARNING:ConstraintSystem:192 - The TNM 'U_CLK', does not directly or indirectly
   drive any flip-flops, latches and/or RAMS and cannot be actively used by the
   referencing MaxDelay constraint 'TS_U_TO_J'. If clock manager blocks are
   directly or indirectly driven, a new TNM constraint will not be derived since
   the none of the referencing constraints are a PERIOD constraint. This TNM is
   used in the following user groups and/or specifications:
   <TIMESPEC TS_U_TO_J = FROM U_CLK TO J_CLK 15 ns ;>
   [D:/LR/Xilinx_projects/ML605_System_fmc150_testbench13_ext_clock_BPM_ADC_DDC_
   DMA/implementation/chipscope_icon_0_wrapper.ncf(6)]
   <TIMESPEC TS_U_TO_U = FROM U_CLK TO U_CLK 15 ns ;>
   [D:/LR/Xilinx_projects/ML605_System_fmc150_testbench13_ext_clock_BPM_ADC_DDC_
   DMA/implementation/chipscope_icon_0_wrapper.ncf(7)]

WARNING:ConstraintSystem:197 - The following specification is invalid because
   the referenced TNM constraint was removed:
   <TIMESPEC TS_U_TO_J = FROM U_CLK TO J_CLK 15 ns ;>
   [D:/LR/Xilinx_projects/ML605_System_fmc150_testbench13_ext_clock_BPM_ADC_DDC_
   DMA/implementation/chipscope_icon_0_wrapper.ncf(6)]

WARNING:ConstraintSystem:197 - The following specification is invalid because
   the referenced TNM constraint was removed:
   <TIMESPEC TS_U_TO_U = FROM U_CLK TO U_CLK 15 ns ;>
   [D:/LR/Xilinx_projects/ML605_System_fmc150_testbench13_ext_clock_BPM_ADC_DDC_
   DMA/implementation/chipscope_icon_0_wrapper.ncf(7)]

Checking Constraint Associations...
INFO:NgdBuild:981 - Could not find any associations for the following
   constraint:
       '<NET "U0/U_ICON/*/iDRCK_LOCAL" TNM_NET = J_CLK ;>
   [D:/LR/Xilinx_projects/ML605_System_fmc150_testbench13_ext_clock_BPM_ADC_DDC_
   DMA/implementation/chipscope_icon_0_wrapper.ncf(1)]'
INFO:NgdBuild:981 - Could not find any associations for the following
   constraint:
       '<NET "U0/iUPDATE_OUT" TNM_NET = U_CLK ;>
   [D:/LR/Xilinx_projects/ML605_System_fmc150_testbench13_ext_clock_BPM_ADC_DDC_
   DMA/implementation/chipscope_icon_0_wrapper.ncf(4)]'
WARNING:NgdBuild:981 - Could not find any associations for the following
   constraint:
       '<NET "U0/iSHIFT_OUT" TIG ;>
   [D:/LR/Xilinx_projects/ML605_System_fmc150_testbench13_ext_clock_BPM_ADC_DDC_
   DMA/implementation/chipscope_icon_0_wrapper.ncf(5)]'
INFO:NgdBuild:1317 - Using core chipscope_ila_v1 requires a ChipScopePro
   license.  The following blocks are instances of core chipscope_ila_v1:
	/system/chipscope_ila_2
	/system/chipscope_ila_2/chipscope_ila_2/i_chipscope_ila_2
	/system/chipscope_ila_0
	/system/chipscope_ila_1

INFO:NgdBuild:1317 - Using core chipscope_ila_v1 requires a ChipScopePro
   license.  The following blocks are instances of core chipscope_ila_v1:
	/system/chipscope_ila_2
	/system/chipscope_ila_2/chipscope_ila_2/i_chipscope_ila_2
	/system/chipscope_ila_0
	/system/chipscope_ila_1

-----------------------------------------------
WARNING:Security:42 - Your software subscription period has lapsed. Your current
version of Xilinx tools will continue to function, but you no longer qualify for
Xilinx software updates or new releases.

-----------------------------------------------

-----------------------------------------------
Gathering constraint information from source properties...
Done.

Annotating constraints to design from ucf file "system.ucf" ...
WARNING:NgdBuild:931 - The value of SIM_DEVICE on instance
   'ETHERNET/ETHERNET/V6HARD_SYS.I_TEMAC/GEN_GMII.I_GMII/gmii_interface/YES_IO_1
   .bufr_gmii_rx_clk' of type BUFR has been changed from 'VIRTEX4' to 'VIRTEX6'
   to correct post-ngdbuild and timing simulation for this primitive.  In order
   for functional simulation to be correct, the value of SIM_DEVICE should be
   changed in this same manner in the source netlist or constraint file.
Resolving constraint associations...
Checking Constraint Associations...
WARNING:ConstraintSystem:56 - Constraint <TIMESPEC TS_J_CLK = PERIOD "J_CLK"
   30000.000000000 pS HIGH 50.000000000 ;>: Unable to find an active 'TNM' or
   'TimeGrp' constraint named 'J_CLK'.

WARNING:ConstraintSystem:56 - Constraint <TIMESPEC TS_U_TO_J = FROM "U_CLK" TO
   "J_CLK" 15000.000000000 pS;>: Unable to find an active 'TimeGrp' or 'TNM' or
   'TPSync' constraint named 'U_CLK'.

WARNING:ConstraintSystem:56 - Constraint <TIMESPEC TS_U_TO_J = FROM "U_CLK" TO
   "J_CLK" 15000.000000000 pS;>: Unable to find an active 'TimeGrp' or 'TNM' or
   'TPSync' constraint named 'J_CLK'.

WARNING:ConstraintSystem:56 - Constraint <TIMESPEC TS_U_TO_U = FROM "U_CLK" TO
   "U_CLK" 15000.000000000 pS;>: Unable to find an active 'TimeGrp' or 'TNM' or
   'TPSync' constraint named 'U_CLK'.

WARNING:ConstraintSystem:56 - Constraint <TIMESPEC TS_U_TO_U = FROM "U_CLK" TO
   "U_CLK" 15000.000000000 pS;>: Unable to find an active 'TimeGrp' or 'TNM' or
   'TPSync' constraint named 'U_CLK'.

WARNING:ConstraintSystem:56 - Constraint <TIMESPEC TS_J_TO_D = FROM "J_CLK" TO
   "D_CLK" TIG;>: Unable to find an active 'TimeGrp' or 'TNM' or 'TPSync'
   constraint named 'J_CLK'.

WARNING:ConstraintSystem:56 - Constraint <TIMESPEC TS_D_TO_J = FROM "D_CLK" TO
   "J_CLK" TIG;>: Unable to find an active 'TimeGrp' or 'TNM' or 'TPSync'
   constraint named 'J_CLK'.

WARNING:ConstraintSystem:56 - Constraint <TIMESPEC TS_D2_TO_T2 = FROM "D2_CLK"
   TO FFS TIG;>: Unable to find an active 'TimeGrp' or 'TNM' or 'TPSync'
   constraint named 'D2_CLK'.

WARNING:ConstraintSystem:56 - Constraint <TIMESPEC TS_J2_TO_D2 = FROM FFS TO
   "D2_CLK" TIG;>: Unable to find an active 'TimeGrp' or 'TNM' or 'TPSync'
   constraint named 'D2_CLK'.

WARNING:ConstraintSystem:56 - Constraint <TIMESPEC TS_J3_TO_D2 = FROM FFS TO
   "D2_CLK" TIG;>: Unable to find an active 'TimeGrp' or 'TNM' or 'TPSync'
   constraint named 'D2_CLK'.

WARNING:ConstraintSystem:56 - Constraint <TIMESPEC TS_J4_TO_D2 = FROM FFS TO
   "D2_CLK" TIG;>: Unable to find an active 'TimeGrp' or 'TNM' or 'TPSync'
   constraint named 'D2_CLK'.

WARNING:ConstraintSystem:56 - Constraint <TIMESPEC TS_D2_TO_T2 = FROM "D2_CLK"
   TO FFS TIG;>: Unable to find an active 'TimeGrp' or 'TNM' or 'TPSync'
   constraint named 'D2_CLK'.

WARNING:ConstraintSystem:56 - Constraint <TIMESPEC TS_J2_TO_D2 = FROM FFS TO
   "D2_CLK" TIG;>: Unable to find an active 'TimeGrp' or 'TNM' or 'TPSync'
   constraint named 'D2_CLK'.

WARNING:ConstraintSystem:56 - Constraint <TIMESPEC TS_J3_TO_D2 = FROM FFS TO
   "D2_CLK" TIG;>: Unable to find an active 'TimeGrp' or 'TNM' or 'TPSync'
   constraint named 'D2_CLK'.

WARNING:ConstraintSystem:56 - Constraint <TIMESPEC TS_J4_TO_D2 = FROM FFS TO
   "D2_CLK" TIG;>: Unable to find an active 'TimeGrp' or 'TNM' or 'TPSync'
   constraint named 'D2_CLK'.

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi4_0/axi4_0\/mi_converter_bank\/gen_conv_slot[0].cl
   ock_conv_inst\/s_axi_aresetn_resync<2>_inv1_INV_0 TNM =
   FFS:axi4_0_reset_resync>: No instances of type FFS were found under block
   "axi4_0/axi4_0/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/s_axi_aresetn_resync<2>_inv1_INV_0" (type=INV).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi4_0/axi4_0\/mi_converter_bank\/gen_conv_slot[0].cl
   ock_conv_inst\/m_axi_aresetn_resync<2>_inv1_INV_0 TNM =
   FFS:axi4_0_reset_resync>: No instances of type FFS were found under block
   "axi4_0/axi4_0/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/m_axi_aresetn_resync<2>_inv1_INV_0" (type=INV).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi4_0/axi4_0\/si_converter_bank\/gen_conv_slot[6].cl
   ock_conv_inst\/m_axi_aresetn_resync<2>_inv1_INV_0 TNM =
   FFS:axi4_0_reset_resync>: No instances of type FFS were found under block
   "axi4_0/axi4_0/si_converter_bank/gen_conv_slot[6].clock_conv_inst/m_axi_aresetn_resync<2>_inv1_INV_0" (type=INV).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi4_0/axi4_0\/si_converter_bank\/gen_conv_slot[6].cl
   ock_conv_inst\/s_axi_aresetn_resync<2>_inv1_INV_0 TNM =
   FFS:axi4_0_reset_resync>: No instances of type FFS were found under block
   "axi4_0/axi4_0/si_converter_bank/gen_conv_slot[6].clock_conv_inst/s_axi_aresetn_resync<2>_inv1_INV_0" (type=INV).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi4_0/axi4_0\/si_converter_bank\/gen_conv_slot[5].cl
   ock_conv_inst\/m_axi_aresetn_resync<2>_inv1_INV_0 TNM =
   FFS:axi4_0_reset_resync>: No instances of type FFS were found under block
   "axi4_0/axi4_0/si_converter_bank/gen_conv_slot[5].clock_conv_inst/m_axi_aresetn_resync<2>_inv1_INV_0" (type=INV).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi4_0/axi4_0\/si_converter_bank\/gen_conv_slot[5].cl
   ock_conv_inst\/s_axi_aresetn_resync<2>_inv1_INV_0 TNM =
   FFS:axi4_0_reset_resync>: No instances of type FFS were found under block
   "axi4_0/axi4_0/si_converter_bank/gen_conv_slot[5].clock_conv_inst/s_axi_aresetn_resync<2>_inv1_INV_0" (type=INV).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi4_0/axi4_0\/si_converter_bank\/gen_conv_slot[0].cl
   ock_conv_inst\/interconnect_aresetn_resync<2>_inv1_INV_0 TNM =
   FFS:axi4_0_reset_resync>: No instances of type FFS were found under block
   "axi4_0/axi4_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync<2>_inv1_INV_0" (type=INV).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi4lite_0/axi4lite_0\/si_converter_bank\/gen_conv_sl
   ot[0].clock_conv_inst\/interconnect_aresetn_resync<2>_inv1_INV_0 TNM =
   FFS:axi4lite_0_reset_resync>: No instances of type FFS were found under block
   "axi4lite_0/axi4lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync<2>_inv1_INV_0" (type=INV).

WARNING:ConstraintSystem:56 - Constraint <TIMESPEC TS_D2_TO_T2 = FROM "D2_CLK"
   TO FFS TIG;>: Unable to find an active 'TimeGrp' or 'TNM' or 'TPSync'
   constraint named 'D2_CLK'.

WARNING:ConstraintSystem:56 - Constraint <TIMESPEC TS_J2_TO_D2 = FROM FFS TO
   "D2_CLK" TIG;>: Unable to find an active 'TimeGrp' or 'TNM' or 'TPSync'
   constraint named 'D2_CLK'.

WARNING:ConstraintSystem:56 - Constraint <TIMESPEC TS_J3_TO_D2 = FROM FFS TO
   "D2_CLK" TIG;>: Unable to find an active 'TimeGrp' or 'TNM' or 'TPSync'
   constraint named 'D2_CLK'.

WARNING:ConstraintSystem:56 - Constraint <TIMESPEC TS_J4_TO_D2 = FROM FFS TO
   "D2_CLK" TIG;>: Unable to find an active 'TimeGrp' or 'TNM' or 'TPSync'
   constraint named 'D2_CLK'.

WARNING:ConstraintSystem:168 - Constraint <OFFSET = IN 1000.000000000 pS VALID
   3000.000000000 pS BEFORE SysACE_CompactFlash/SysACE_CLK RISING;>: This
   constraint will be ignored because NET "SysACE_CompactFlash/SysACE_CLK" could
   not be found or was not connected to a PAD.

WARNING:ConstraintSystem:168 - Constraint <OFFSET = OUT 9000.000000000 pS AFTER
   SysACE_CompactFlash/SysACE_CLK;>: This constraint will be ignored because NET
   "SysACE_CompactFlash/SysACE_CLK" could not be found or was not connected to a
   PAD.

WARNING:ConstraintSystem:194 - The TNM 'axi4_0_reset_resync', does not directly
   or indirectly drive any flip-flops, latches and/or RAMs and is not actively
   used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'axi4_0_reset_resync', does not directly
   or indirectly drive any flip-flops, latches and/or RAMs and is not actively
   used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'axi4_0_reset_resync', does not directly
   or indirectly drive any flip-flops, latches and/or RAMs and is not actively
   used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'axi4_0_reset_resync', does not directly
   or indirectly drive any flip-flops, latches and/or RAMs and is not actively
   used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'axi4_0_reset_resync', does not directly
   or indirectly drive any flip-flops, latches and/or RAMs and is not actively
   used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'axi4_0_reset_resync', does not directly
   or indirectly drive any flip-flops, latches and/or RAMs and is not actively
   used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'axi4_0_reset_resync', does not directly
   or indirectly drive any flip-flops, latches and/or RAMs and is not actively
   used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'axi4lite_0_reset_resync', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

INFO:ConstraintSystem:178 - TNM 'sys_clk_pin', used in period specification
   'TS_sys_clk_pin', was traced into MMCM_ADV instance
   clock_generator_0/MMCM2_INST/MMCM_ADV_inst. The following new TNM groups and
   period specifications were generated at the MMCM_ADV output(s): 
   CLKOUT0: <TIMESPEC TS_clock_generator_0_clock_generator_0_SIG_MMCM2_CLKOUT0 =
   PERIOD "clock_generator_0_clock_generator_0_SIG_MMCM2_CLKOUT0" TS_sys_clk_pin
   * 0.625 HIGH 50>

INFO:ConstraintSystem:178 - TNM 'sys_clk_pin', used in period specification
   'TS_sys_clk_pin', was traced into MMCM_ADV instance
   clock_generator_0/MMCM0_INST/MMCM_ADV_inst. The following new TNM groups and
   period specifications were generated at the MMCM_ADV output(s): 
   CLKOUT3: <TIMESPEC TS_clk_400_0000MHzMMCM0_nobuf_varphase = PERIOD
   "clk_400_0000MHzMMCM0_nobuf_varphase" TS_sys_clk_pin * 2 HIGH 50>

INFO:ConstraintSystem:178 - TNM 'sys_clk_pin', used in period specification
   'TS_sys_clk_pin', was traced into MMCM_ADV instance
   clock_generator_0/MMCM0_INST/MMCM_ADV_inst. The following new TNM groups and
   period specifications were generated at the MMCM_ADV output(s): 
   CLKOUT1: <TIMESPEC TS_clock_generator_0_clock_generator_0_SIG_MMCM0_CLKOUT1 =
   PERIOD "clock_generator_0_clock_generator_0_SIG_MMCM0_CLKOUT1" TS_sys_clk_pin
   HIGH 50>

INFO:ConstraintSystem:178 - TNM 'sys_clk_pin', used in period specification
   'TS_sys_clk_pin', was traced into MMCM_ADV instance
   clock_generator_0/MMCM0_INST/MMCM_ADV_inst. The following new TNM groups and
   period specifications were generated at the MMCM_ADV output(s): 
   CLKOUT0: <TIMESPEC TS_clock_generator_0_clock_generator_0_SIG_MMCM0_CLKOUT0 =
   PERIOD "clock_generator_0_clock_generator_0_SIG_MMCM0_CLKOUT0" TS_sys_clk_pin
   * 0.5 HIGH 50>

INFO:ConstraintSystem:178 - TNM 'sys_clk_pin', used in period specification
   'TS_sys_clk_pin', was traced into MMCM_ADV instance
   clock_generator_0/MMCM0_INST/MMCM_ADV_inst. The following new TNM groups and
   period specifications were generated at the MMCM_ADV output(s): 
   CLKOUT4: <TIMESPEC TS_clock_generator_0_clock_generator_0_SIG_MMCM0_CLKOUT4 =
   PERIOD "clock_generator_0_clock_generator_0_SIG_MMCM0_CLKOUT4" TS_sys_clk_pin
   * 0.75 HIGH 50>

INFO:ConstraintSystem:178 - TNM 'sys_clk_pin', used in period specification
   'TS_sys_clk_pin', was traced into MMCM_ADV instance
   clock_generator_0/MMCM0_INST/MMCM_ADV_inst. The following new TNM groups and
   period specifications were generated at the MMCM_ADV output(s): 
   CLKOUT2: <TIMESPEC TS_clock_generator_0_clock_generator_0_SIG_MMCM0_CLKOUT2 =
   PERIOD "clock_generator_0_clock_generator_0_SIG_MMCM0_CLKOUT2" TS_sys_clk_pin
   * 2 HIGH 50>

INFO:ConstraintSystem:178 - TNM 'fmc150_if_dma_0_adc_clk_ab_n', used in period
   specification 'TS_fmc150_if_dma_0_adc_clk_ab_n', was traced into MMCM_ADV
   instance fmc150_if_dma_0/USER_LOGIC_I/cmp_fmc150_testbench/cmp_mmcm_adc. The
   following new TNM groups and period specifications were generated at the
   MMCM_ADV output(s): 
   CLKOUT1: <TIMESPEC
   TS_fmc150_if_dma_0_fmc150_if_dma_0_USER_LOGIC_I_cmp_fmc150_testbench_adc_str_
   2x_out_0 = PERIOD
   "fmc150_if_dma_0_fmc150_if_dma_0_USER_LOGIC_I_cmp_fmc150_testbench_adc_str_2x
   _out_0" TS_fmc15...>

INFO:ConstraintSystem:178 - TNM 'fmc150_if_dma_0_adc_clk_ab_n', used in period
   specification 'TS_fmc150_if_dma_0_adc_clk_ab_n', was traced into MMCM_ADV
   instance fmc150_if_dma_0/USER_LOGIC_I/cmp_fmc150_testbench/cmp_mmcm_adc. The
   following new TNM groups and period specifications were generated at the
   MMCM_ADV output(s): 
   CLKOUT0: <TIMESPEC
   TS_fmc150_if_dma_0_fmc150_if_dma_0_USER_LOGIC_I_cmp_fmc150_testbench_adc_str_
   out_0 = PERIOD
   "fmc150_if_dma_0_fmc150_if_dma_0_USER_LOGIC_I_cmp_fmc150_testbench_adc_str_ou
   t_0" TS_fmc150_if_d...>

INFO:ConstraintSystem:178 - TNM 'fmc150_if_dma_0_adc_clk_ab_p', used in period
   specification 'TS_fmc150_if_dma_0_adc_clk_ab_p', was traced into MMCM_ADV
   instance fmc150_if_dma_0/USER_LOGIC_I/cmp_fmc150_testbench/cmp_mmcm_adc. The
   following new TNM groups and period specifications were generated at the
   MMCM_ADV output(s): 
   CLKOUT1: <TIMESPEC
   TS_fmc150_if_dma_0_fmc150_if_dma_0_USER_LOGIC_I_cmp_fmc150_testbench_adc_str_
   2x_out_1 = PERIOD
   "fmc150_if_dma_0_fmc150_if_dma_0_USER_LOGIC_I_cmp_fmc150_testbench_adc_str_2x
   _out_1" TS_fmc15...>

INFO:ConstraintSystem:178 - TNM 'fmc150_if_dma_0_adc_clk_ab_p', used in period
   specification 'TS_fmc150_if_dma_0_adc_clk_ab_p', was traced into MMCM_ADV
   instance fmc150_if_dma_0/USER_LOGIC_I/cmp_fmc150_testbench/cmp_mmcm_adc. The
   following new TNM groups and period specifications were generated at the
   MMCM_ADV output(s): 
   CLKOUT0: <TIMESPEC
   TS_fmc150_if_dma_0_fmc150_if_dma_0_USER_LOGIC_I_cmp_fmc150_testbench_adc_str_
   out_1 = PERIOD
   "fmc150_if_dma_0_fmc150_if_dma_0_USER_LOGIC_I_cmp_fmc150_testbench_adc_str_ou
   t_1" TS_fmc150_if_d...>

Done...

Processing BMM file "system.bmm" ...

WARNING:NgdBuild:1440 - User specified non-default attribute value (8.138) was
   detected for the CLKIN1_PERIOD attribute on MMCM
   "fmc150_if_dma_0/USER_LOGIC_I/cmp_fmc150_testbench/cmp_mmcm_adc".  This does
   not match the PERIOD constraint value (98.304 MHz.).  The uncertainty
   calculation will use the PERIOD constraint value.  This could result in
   incorrect uncertainty calculated for MMCM output clocks.
WARNING:NgdBuild:1440 - User specified non-default attribute value (10.172526)
   was detected for the CLKIN1_PERIOD attribute on MMCM
   "fmc150_if_dma_0/USER_LOGIC_I/cmp_fmc150_testbench/cmp_mmcm_adc".  This does
   not match the PERIOD constraint value (98.304 MHz.).  The uncertainty
   calculation will use the PERIOD constraint value.  This could result in
   incorrect uncertainty calculated for MMCM output clocks.
Checking expanded design ...
WARNING:NgdBuild:443 - SFF primitive
   'bpm_ddc_0/bpm_ddc_0/USER_LOGIC_I/cmp_bpm_ddc/cmp_cha_ddc_pipe/cmp_cic_decima
   tor_q/U0/i_synth/decimator.decimation_filter/int/gen_stages[0].gen_unfolded.i
   nt_comb_stage/gen_split_accum[1].gen_sum_struct.gen_sum/gen_structural.gen_no
   _dsp48.gen_adder[0].split_adder_n/gen_adders[8].gen_reg_carry.i_reg' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'bpm_ddc_0/bpm_ddc_0/USER_LOGIC_I/cmp_bpm_ddc/cmp_cha_ddc_pipe/cmp_cic_decima
   tor_q/U0/i_synth/decimator.decimation_filter/int/gen_stages[1].gen_unfolded.i
   nt_comb_stage/gen_split_accum[1].gen_sum_struct.gen_sum/gen_structural.gen_no
   _dsp48.gen_adder[0].split_adder_n/gen_adders[8].gen_reg_carry.i_reg' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'bpm_ddc_0/bpm_ddc_0/USER_LOGIC_I/cmp_bpm_ddc/cmp_cha_ddc_pipe/cmp_cic_decima
   tor_q/U0/i_synth/decimator.decimation_filter/int/gen_stages[2].gen_unfolded.i
   nt_comb_stage/gen_split_accum[1].gen_sum_struct.gen_sum/gen_structural.gen_no
   _dsp48.gen_adder[0].split_adder_n/gen_adders[8].gen_reg_carry.i_reg' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'bpm_ddc_0/bpm_ddc_0/USER_LOGIC_I/cmp_bpm_ddc/cmp_cha_ddc_pipe/cmp_cic_decima
   tor_q/U0/i_synth/decimator.decimation_filter/int/gen_stages[3].gen_unfolded.i
   nt_comb_stage/gen_split_accum[1].gen_sum_struct.gen_sum/gen_structural.gen_no
   _dsp48.gen_adder[0].split_adder_n/gen_adders[5].gen_reg_carry.i_reg' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'bpm_ddc_0/bpm_ddc_0/USER_LOGIC_I/cmp_bpm_ddc/cmp_cha_ddc_pipe/cmp_cic_decima
   tor_q/U0/i_synth/decimator.decimation_filter/int/gen_stages[4].gen_unfolded.i
   nt_comb_stage/gen_split_accum[1].gen_sum_struct.gen_sum/gen_structural.gen_no
   _dsp48.gen_adder[0].split_adder_n/gen_adders[0].gen_reg_carry.i_reg' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'bpm_ddc_0/bpm_ddc_0/USER_LOGIC_I/cmp_bpm_ddc/cmp_cha_ddc_pipe/cmp_cic_decima
   tor_i/U0/i_synth/decimator.decimation_filter/int/gen_stages[0].gen_unfolded.i
   nt_comb_stage/gen_split_accum[1].gen_sum_struct.gen_sum/gen_structural.gen_no
   _dsp48.gen_adder[0].split_adder_n/gen_adders[8].gen_reg_carry.i_reg' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'bpm_ddc_0/bpm_ddc_0/USER_LOGIC_I/cmp_bpm_ddc/cmp_cha_ddc_pipe/cmp_cic_decima
   tor_i/U0/i_synth/decimator.decimation_filter/int/gen_stages[1].gen_unfolded.i
   nt_comb_stage/gen_split_accum[1].gen_sum_struct.gen_sum/gen_structural.gen_no
   _dsp48.gen_adder[0].split_adder_n/gen_adders[8].gen_reg_carry.i_reg' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'bpm_ddc_0/bpm_ddc_0/USER_LOGIC_I/cmp_bpm_ddc/cmp_cha_ddc_pipe/cmp_cic_decima
   tor_i/U0/i_synth/decimator.decimation_filter/int/gen_stages[2].gen_unfolded.i
   nt_comb_stage/gen_split_accum[1].gen_sum_struct.gen_sum/gen_structural.gen_no
   _dsp48.gen_adder[0].split_adder_n/gen_adders[8].gen_reg_carry.i_reg' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'bpm_ddc_0/bpm_ddc_0/USER_LOGIC_I/cmp_bpm_ddc/cmp_cha_ddc_pipe/cmp_cic_decima
   tor_i/U0/i_synth/decimator.decimation_filter/int/gen_stages[3].gen_unfolded.i
   nt_comb_stage/gen_split_accum[1].gen_sum_struct.gen_sum/gen_structural.gen_no
   _dsp48.gen_adder[0].split_adder_n/gen_adders[5].gen_reg_carry.i_reg' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'bpm_ddc_0/bpm_ddc_0/USER_LOGIC_I/cmp_bpm_ddc/cmp_cha_ddc_pipe/cmp_cic_decima
   tor_i/U0/i_synth/decimator.decimation_filter/int/gen_stages[4].gen_unfolded.i
   nt_comb_stage/gen_split_accum[1].gen_sum_struct.gen_sum/gen_structural.gen_no
   _dsp48.gen_adder[0].split_adder_n/gen_adders[0].gen_reg_carry.i_reg' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'bpm_ddc_0/bpm_ddc_0/USER_LOGIC_I/cmp_bpm_ddc/cmp_chb_ddc_pipe/cmp_cic_decima
   tor_q/U0/i_synth/decimator.decimation_filter/int/gen_stages[0].gen_unfolded.i
   nt_comb_stage/gen_split_accum[1].gen_sum_struct.gen_sum/gen_structural.gen_no
   _dsp48.gen_adder[0].split_adder_n/gen_adders[8].gen_reg_carry.i_reg' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'bpm_ddc_0/bpm_ddc_0/USER_LOGIC_I/cmp_bpm_ddc/cmp_chb_ddc_pipe/cmp_cic_decima
   tor_q/U0/i_synth/decimator.decimation_filter/int/gen_stages[1].gen_unfolded.i
   nt_comb_stage/gen_split_accum[1].gen_sum_struct.gen_sum/gen_structural.gen_no
   _dsp48.gen_adder[0].split_adder_n/gen_adders[8].gen_reg_carry.i_reg' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'bpm_ddc_0/bpm_ddc_0/USER_LOGIC_I/cmp_bpm_ddc/cmp_chb_ddc_pipe/cmp_cic_decima
   tor_q/U0/i_synth/decimator.decimation_filter/int/gen_stages[2].gen_unfolded.i
   nt_comb_stage/gen_split_accum[1].gen_sum_struct.gen_sum/gen_structural.gen_no
   _dsp48.gen_adder[0].split_adder_n/gen_adders[8].gen_reg_carry.i_reg' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'bpm_ddc_0/bpm_ddc_0/USER_LOGIC_I/cmp_bpm_ddc/cmp_chb_ddc_pipe/cmp_cic_decima
   tor_q/U0/i_synth/decimator.decimation_filter/int/gen_stages[3].gen_unfolded.i
   nt_comb_stage/gen_split_accum[1].gen_sum_struct.gen_sum/gen_structural.gen_no
   _dsp48.gen_adder[0].split_adder_n/gen_adders[5].gen_reg_carry.i_reg' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'bpm_ddc_0/bpm_ddc_0/USER_LOGIC_I/cmp_bpm_ddc/cmp_chb_ddc_pipe/cmp_cic_decima
   tor_q/U0/i_synth/decimator.decimation_filter/int/gen_stages[4].gen_unfolded.i
   nt_comb_stage/gen_split_accum[1].gen_sum_struct.gen_sum/gen_structural.gen_no
   _dsp48.gen_adder[0].split_adder_n/gen_adders[0].gen_reg_carry.i_reg' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'bpm_ddc_0/bpm_ddc_0/USER_LOGIC_I/cmp_bpm_ddc/cmp_chb_ddc_pipe/cmp_cic_decima
   tor_i/U0/i_synth/decimator.decimation_filter/int/gen_stages[0].gen_unfolded.i
   nt_comb_stage/gen_split_accum[1].gen_sum_struct.gen_sum/gen_structural.gen_no
   _dsp48.gen_adder[0].split_adder_n/gen_adders[8].gen_reg_carry.i_reg' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'bpm_ddc_0/bpm_ddc_0/USER_LOGIC_I/cmp_bpm_ddc/cmp_chb_ddc_pipe/cmp_cic_decima
   tor_i/U0/i_synth/decimator.decimation_filter/int/gen_stages[1].gen_unfolded.i
   nt_comb_stage/gen_split_accum[1].gen_sum_struct.gen_sum/gen_structural.gen_no
   _dsp48.gen_adder[0].split_adder_n/gen_adders[8].gen_reg_carry.i_reg' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'bpm_ddc_0/bpm_ddc_0/USER_LOGIC_I/cmp_bpm_ddc/cmp_chb_ddc_pipe/cmp_cic_decima
   tor_i/U0/i_synth/decimator.decimation_filter/int/gen_stages[2].gen_unfolded.i
   nt_comb_stage/gen_split_accum[1].gen_sum_struct.gen_sum/gen_structural.gen_no
   _dsp48.gen_adder[0].split_adder_n/gen_adders[8].gen_reg_carry.i_reg' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'bpm_ddc_0/bpm_ddc_0/USER_LOGIC_I/cmp_bpm_ddc/cmp_chb_ddc_pipe/cmp_cic_decima
   tor_i/U0/i_synth/decimator.decimation_filter/int/gen_stages[3].gen_unfolded.i
   nt_comb_stage/gen_split_accum[1].gen_sum_struct.gen_sum/gen_structural.gen_no
   _dsp48.gen_adder[0].split_adder_n/gen_adders[5].gen_reg_carry.i_reg' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'bpm_ddc_0/bpm_ddc_0/USER_LOGIC_I/cmp_bpm_ddc/cmp_chb_ddc_pipe/cmp_cic_decima
   tor_i/U0/i_synth/decimator.decimation_filter/int/gen_stages[4].gen_unfolded.i
   nt_comb_stage/gen_split_accum[1].gen_sum_struct.gen_sum/gen_structural.gen_no
   _dsp48.gen_adder[0].split_adder_n/gen_adders[0].gen_reg_carry.i_reg' has
   unconnected output pin
WARNING:NgdBuild:486 - Attribute "INIT_FILE" is not allowed on symbol
   "U0/i_synth/i_nonzero_fract.i_synth/opt_high_radix.i_nonzero_fract.i_high_rad
   ix/i_estimator/i_lut/i_synth_opt.i_synth/i_not_sandia.i_prim" of type
   "RAMB16".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "INIT_FILE" is not allowed on symbol
   "U0/i_synth/i_nonzero_fract.i_synth/opt_high_radix.i_nonzero_fract.i_high_rad
   ix/i_estimator/i_lut/i_synth_opt.i_synth/i_not_sandia.i_prim" of type
   "RAMB16".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "INIT_FILE" is not allowed on symbol
   "U0/i_synth/i_nonzero_fract.i_synth/opt_high_radix.i_nonzero_fract.i_high_rad
   ix/i_estimator/i_lut/i_synth_opt.i_synth/i_not_sandia.i_prim" of type
   "RAMB16".  This attribute will be ignored.
WARNING:NgdBuild:443 - SFF primitive
   'microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Using_FPGA.
   Gen_Bits[27].MEM_EX_Result_Inst' has unconnected output pin
WARNING:NgdBuild:452 - logical net 'bscan_tdo1' has no driver
WARNING:NgdBuild:452 - logical net 'N21' has no driver
WARNING:NgdBuild:452 - logical net 'N22' has no driver
WARNING:NgdBuild:452 - logical net 'N23' has no driver
WARNING:NgdBuild:452 - logical net 'N24' has no driver
WARNING:NgdBuild:452 - logical net 'N25' has no driver
WARNING:NgdBuild:452 - logical net 'N26' has no driver
WARNING:NgdBuild:452 - logical net 'N27' has no driver
WARNING:NgdBuild:452 - logical net 'N28' has no driver
WARNING:NgdBuild:452 - logical net 'N29' has no driver
WARNING:NgdBuild:452 - logical net 'N30' has no driver
WARNING:NgdBuild:483 - Attribute "INIT" on
   "XBPM_ADC_dma/XBPM_ADC_dma/s2mm_smpl_done" is on the wrong type of object. 
   Please see the Constraints Guide for more information on this attribute.
WARNING:NgdBuild:452 - logical net
   'axi4_0/axi4_0/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_s
   lots[1].gen_mi_write.wdata_mux_w/gen_wmux.mux_w/gen_fpga.hh<36>' has no
   driver
WARNING:NgdBuild:452 - logical net 'axi4_0/axi4_0/sf_cb_wuser<5>' has no driver
WARNING:NgdBuild:452 - logical net 'axi4_0/axi4_0/sf_cb_wuser<6>' has no driver
WARNING:NgdBuild:452 - logical net 'axi4_0/axi4_0/sf_cb_awuser<25>' has no
   driver
WARNING:NgdBuild:452 - logical net 'axi4_0/axi4_0/sf_cb_awuser<20>' has no
   driver
WARNING:NgdBuild:452 - logical net 'axi4_0/axi4_0/sf_cb_awuser<30>' has no
   driver
WARNING:NgdBuild:452 - logical net 'axi4_0/axi4_0/sf_cb_awuser<26>' has no
   driver
WARNING:NgdBuild:452 - logical net 'axi4_0/axi4_0/sf_cb_awuser<21>' has no
   driver
WARNING:NgdBuild:452 - logical net 'axi4_0/axi4_0/sf_cb_awuser<31>' has no
   driver
WARNING:NgdBuild:452 - logical net 'axi4_0/axi4_0/sf_cb_awuser<27>' has no
   driver
WARNING:NgdBuild:452 - logical net 'axi4_0/axi4_0/sf_cb_awuser<22>' has no
   driver
WARNING:NgdBuild:452 - logical net 'axi4_0/axi4_0/sf_cb_awuser<32>' has no
   driver
WARNING:NgdBuild:452 - logical net 'axi4_0/axi4_0/sf_cb_awuser<28>' has no
   driver
WARNING:NgdBuild:452 - logical net 'axi4_0/axi4_0/sf_cb_awuser<23>' has no
   driver
WARNING:NgdBuild:452 - logical net 'axi4_0/axi4_0/sf_cb_awuser<33>' has no
   driver
WARNING:NgdBuild:452 - logical net 'axi4_0/axi4_0/sf_cb_awuser<29>' has no
   driver
WARNING:NgdBuild:452 - logical net 'axi4_0/axi4_0/sf_cb_awuser<24>' has no
   driver
WARNING:NgdBuild:452 - logical net 'axi4_0/axi4_0/sf_cb_awuser<34>' has no
   driver
WARNING:NgdBuild:452 - logical net 'axi4_0/axi4_0/sf_cb_aruser<19>' has no
   driver
WARNING:NgdBuild:452 - logical net 'axi4_0/axi4_0/sf_cb_aruser<18>' has no
   driver
WARNING:NgdBuild:452 - logical net 'axi4_0/axi4_0/sf_cb_aruser<17>' has no
   driver
WARNING:NgdBuild:452 - logical net 'axi4_0/axi4_0/sf_cb_aruser<16>' has no
   driver
WARNING:NgdBuild:452 - logical net 'axi4_0/axi4_0/sf_cb_aruser<15>' has no
   driver
WARNING:NgdBuild:483 - Attribute "INIT" on
   "XBPM_DDC_dma/XBPM_DDC_dma/s2mm_smpl_done" is on the wrong type of object. 
   Please see the Constraints Guide for more information on this attribute.

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings: 125

Writing NGD file "system.ngd" ...
Total REAL time to NGDBUILD completion: 6 min  45 sec
Total CPU time to NGDBUILD completion:  6 min  43 sec

Writing NGDBUILD log file "system.bld"...

NGDBUILD done.



#----------------------------------------------#
# Starting program map
# map -o system_map.ncd -w -pr b -ol high -timing -detail system.ngd system.pcf 
#----------------------------------------------#
Release 13.4 - Map O.87xd (nt)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.4/ISE_DS/EDK/data/Xdh_PrimTypeLib.xda> with local file
<C:/Xilinx/13.4/ISE_DS/ISE/data/Xdh_PrimTypeLib.xda>
Using target part "6vlx240tff1156-1".
vvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvv
INFO:Security:56 - Part 'xc6vlx240t' is not a WebPack part.
WARNING:Security:9b - No 'ISE' feature version 2012.01 was available for part
'xc6vlx240t'.
WARNING:Security:42 - Your software subscription period has lapsed. Your current
version of Xilinx tools will continue to function, but you no longer qualify for
Xilinx software updates or new releases.
WARNING:Security:42 - Your software subscription period has lapsed. Your current
version of Xilinx tools will continue to function, but you no longer qualify for
Xilinx software updates or new releases.
----------------------------------------------------------------------
Mapping design into LUTs...
WARNING:MapLib:701 - Signal fmc150_if_dma_0_clk_to_fpga_p connected to top level
   port fmc150_if_dma_0_clk_to_fpga_p has been removed.
WARNING:MapLib:701 - Signal fmc150_if_dma_0_clk_to_fpga_n connected to top level
   port fmc150_if_dma_0_clk_to_fpga_n has been removed.
WARNING:MapLib:701 - Signal fmc150_if_dma_0_ext_trigger_p connected to top level
   port fmc150_if_dma_0_ext_trigger_p has been removed.
WARNING:MapLib:701 - Signal fmc150_if_dma_0_ext_trigger_n connected to top level
   port fmc150_if_dma_0_ext_trigger_n has been removed.
Writing file system_map.ngm...
Running directed packing...
WARNING:Pack:2574 - The F7 multiplexer symbol
   "fmc150_if_dma_0/fmc150_if_dma_0/USER_LOGIC_I/GND_28_o_slv_reg_write_sel[9]_equal_10_o<9>1_1" and its I1 input driver "fmc150_if_dma_0/XST_GND" were
   implemented suboptimally in the same slice component. The function generator
   could not be placed directly driving the F7 multiplexer. The design will
   exhibit suboptimal timing.
Running delay-based LUT packing...
Updating timing models...
WARNING:Timing:3223 - Timing constraint TS_ETHERNET_RX_MAC_ACLK_2_TX_MAC_ACLK = MAXDELAY FROM TIMEGRP "phy_clk_rx" TO TIMEGRP "phy_clk_tx" 8
   ns DATAPATHONLY ignored during timing analysis.
WARNING:Timing:3223 - Timing constraint TS_ETHERNET_TX_MAC_ACLK_2_RX_MAC_ACLK = MAXDELAY FROM TIMEGRP "phy_clk_tx" TO TIMEGRP "phy_clk_rx" 8
   ns DATAPATHONLY ignored during timing analysis.
WARNING:Timing:3223 - Timing constraint TS_ETHERNET_RX_MAC_ACLK_2_GTX_CLK = MAXDELAY FROM TIMEGRP "phy_clk_rx" TO TIMEGRP "clk_gtx" 8 ns
   DATAPATHONLY ignored during timing analysis.
WARNING:Timing:3223 - Timing constraint TS_ETHERNET_GTX_CLK_2_RX_MAC_ACLK = MAXDELAY FROM TIMEGRP "clk_gtx" TO TIMEGRP "phy_clk_rx" 8 ns
   DATAPATHONLY ignored during timing analysis.
WARNING:Timing:3223 - Timing constraint PATH "TS_CC_AB_path" TIG ignored during timing analysis.
WARNING:Timing:3223 - Timing constraint PATH "TS_CC_BA_path" TIG ignored during timing analysis.
INFO:Map:215 - The Interim Design Summary has been generated in the MAP Report
   (.mrp).
Running timing-driven placement...
Total REAL time at the beginning of Placer: 5 mins 20 secs 
Total CPU  time at the beginning of Placer: 5 mins 15 secs 

Phase 1.1  Initial Placement Analysis
Phase 1.1  Initial Placement Analysis (Checksum:8483f300) REAL time: 5 mins 57 secs 

Phase 2.7  Design Feasibility Check
WARNING:Place:837 - Partially locked IO Bus is found. 
    Following components of the bus are not locked: 
   	 Comp: fmc150_if_dma_0_up_status<3>
   	 Comp: fmc150_if_dma_0_up_status<0>

INFO:Place:834 - Only a subset of IOs are locked. Out of 168 IOs, 166 are locked
   and 2 are not locked. If you would like to print the names of these IOs,
   please set the environment variable XIL_PAR_DESIGN_CHECK_VERBOSE to 1. 
Phase 2.7  Design Feasibility Check (Checksum:a5a20b21) REAL time: 6 mins 2 secs 

Phase 3.31  Local Placement Optimization
Phase 3.31  Local Placement Optimization (Checksum:9fbc444) REAL time: 6 mins 2 secs 

Phase 4.37  Local Placement Optimization
Phase 4.37  Local Placement Optimization (Checksum:9fbc444) REAL time: 6 mins 2 secs 

Phase 5.2  Initial Placement for Architecture Specific Features
...
......


There are 12 clock regions on the target FPGA device:
|------------------------------------------|------------------------------------------|
| CLOCKREGION_X0Y5:                        | CLOCKREGION_X1Y5:                        |
|   4 BUFRs available, 0 in use            |   2 BUFRs available, 0 in use            |
|   6 Regional Clock Spines, 0 in use      |   6 Regional Clock Spines, 0 in use      |
|   4 edge BUFIOs available, 0 in use      |   0 edge BUFIOs available, 0 in use      |
|   4 center BUFIOs available, 0 in use    |   4 center BUFIOs available, 0 in use    |
|                                          |                                          |
|------------------------------------------|------------------------------------------|
| CLOCKREGION_X0Y4:                        | CLOCKREGION_X1Y4:                        |
|   4 BUFRs available, 1 in use            |   2 BUFRs available, 0 in use            |
|   6 Regional Clock Spines, 1 in use      |   6 Regional Clock Spines, 1 in use      |
|   4 edge BUFIOs available, 0 in use      |   0 edge BUFIOs available, 0 in use      |
|   4 center BUFIOs available, 0 in use    |   4 center BUFIOs available, 0 in use    |
|                                          |                                          |
|------------------------------------------|------------------------------------------|
| CLOCKREGION_X0Y3:                        | CLOCKREGION_X1Y3:                        |
|   4 BUFRs available, 0 in use            |   2 BUFRs available, 1 in use            |
|   6 Regional Clock Spines, 1 in use      |   6 Regional Clock Spines, 1 in use      |
|   4 edge BUFIOs available, 0 in use      |   0 edge BUFIOs available, 0 in use      |
|   4 center BUFIOs available, 0 in use    |   4 center BUFIOs available, 1 in use    |
|                                          |                                          |
|------------------------------------------|------------------------------------------|
| CLOCKREGION_X0Y2:                        | CLOCKREGION_X1Y2:                        |
|   4 BUFRs available, 0 in use            |   2 BUFRs available, 0 in use            |
|   6 Regional Clock Spines, 0 in use      |   6 Regional Clock Spines, 2 in use      |
|   4 edge BUFIOs available, 0 in use      |   0 edge BUFIOs available, 0 in use      |
|   4 center BUFIOs available, 0 in use    |   4 center BUFIOs available, 0 in use    |
|                                          |                                          |
|------------------------------------------|------------------------------------------|
| CLOCKREGION_X0Y1:                        | CLOCKREGION_X1Y1:                        |
|   4 BUFRs available, 0 in use            |   2 BUFRs available, 1 in use            |
|   6 Regional Clock Spines, 0 in use      |   6 Regional Clock Spines, 1 in use      |
|   4 edge BUFIOs available, 0 in use      |   0 edge BUFIOs available, 0 in use      |
|   4 center BUFIOs available, 0 in use    |   4 center BUFIOs available, 1 in use    |
|                                          |                                          |
|------------------------------------------|------------------------------------------|
| CLOCKREGION_X0Y0:                        | CLOCKREGION_X1Y0:                        |
|   4 BUFRs available, 0 in use            |   2 BUFRs available, 0 in use            |
|   6 Regional Clock Spines, 0 in use      |   6 Regional Clock Spines, 1 in use      |
|   4 edge BUFIOs available, 0 in use      |   0 edge BUFIOs available, 0 in use      |
|   4 center BUFIOs available, 0 in use    |   4 center BUFIOs available, 0 in use    |
|                                          |                                          |
|------------------------------------------|------------------------------------------|


Clock-Region: <CLOCKREGION_X1Y1>
  key resource utilizations (used/available): edge-bufios - 0/0; center-bufios - 1/4; bufrs - 1/2; regional-clock-spines - 1/6
|-----------------------------------------------------------------------------------------------------------------------------------------------------------
|       |    clock    | BRAM |     |    |        |        |       |       |       |      |      |     |      |
|       |    region   | FIFO | DCM | GT | ILOGIC | OLOGIC |   FF  |  LUTM |  LUTL | MULT | EMAC | PPC | PCIe | <- (Types of Resources in Clock Region)
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------
|       | Upper Region| 108  |  0  |  0 |   40   |   40   | 24960 |  9920 | 15040 |  64  |   2  |  0  |   0  | <- Available resources in the upper region
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------
|       |CurrentRegion| 108  |  0  |  0 |   40   |   40   | 24000 |  9760 | 14240 |  64  |   0  |  0  |   1  | <- Available resources in the current region
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------
|       | Lower Region| 120  |  0  |  0 |   40   |   40   | 24960 |  9920 | 15040 |  64  |   0  |  0  |   0  | <- Available resources in the lower region
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------
| clock |    region   |                                                                                      -----------------------------------------------
|  type |  expansion  |                                                                                      | <IO/Regional clock Net Name>
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------
| BUFIO |             |   0  |  0  |  0 |   10   |    0   |     0 |     0 |     0 |   0  |   0  |  0  |   0  | "ETHERNET/ETHERNET/V6HARD_SYS.I_TEMAC/GEN_GMII.I_GMII/gmii_interface/gmii_rx_clk_bufio"
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------
|  BUFR | Upper/Lower |   2  |  0  |  0 |    0   |    0   |   605 |    14 |     0 |   0  |   1  |  0  |   0  | "ETHERNET/ETHERNET/V6HARD_SYS.I_TEMAC/GEN_GMII.I_GMII/rx_mac_aclk_int"
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------


Clock-Region: <CLOCKREGION_X1Y3>
  key resource utilizations (used/available): edge-bufios - 0/0; center-bufios - 1/4; bufrs - 1/2; regional-clock-spines - 1/6
|-----------------------------------------------------------------------------------------------------------------------------------------------------------
|       |    clock    | BRAM |     |    |        |        |       |       |       |      |      |     |      |
|       |    region   | FIFO | DCM | GT | ILOGIC | OLOGIC |   FF  |  LUTM |  LUTL | MULT | EMAC | PPC | PCIe | <- (Types of Resources in Clock Region)
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------
|       | Upper Region| 108  |  0  |  0 |   40   |   40   | 24960 |  9920 | 15040 |  64  |   2  |  0  |   0  | <- Available resources in the upper region
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------
|       |CurrentRegion| 108  |  0  |  0 |   40   |   40   | 24000 |  9760 | 14240 |  64  |   0  |  0  |   1  | <- Available resources in the current region
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------
|       | Lower Region| 108  |  0  |  0 |   40   |   40   | 24960 |  9920 | 15040 |  64  |   2  |  0  |   0  | <- Available resources in the lower region
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------
| clock |    region   |                                                                                      -----------------------------------------------
|  type |  expansion  |                                                                                      | <IO/Regional clock Net Name>
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------
| BUFIO |             |   0  |  0  |  0 |    9   |    0   |     0 |     0 |     0 |   0  |   0  |  0  |   0  | "DDR3_SDRAM/DDR3_SDRAM/u_memc_ui_top/u_mem_intfc/phy_top0/clk_cpt"
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------
|  BUFR | Upper/Lower |   0  |  0  |  0 |    9   |    0   |   230 |     9 |     0 |   0  |   0  |  0  |   0  | "DDR3_SDRAM/DDR3_SDRAM/u_memc_ui_top/u_mem_intfc/phy_top0/clk_rsync<0>"
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------


Clock-Region: <CLOCKREGION_X0Y4>
  key resource utilizations (used/available): edge-bufios - 0/4; center-bufios - 0/4; bufrs - 1/4; regional-clock-spines - 1/6
|-----------------------------------------------------------------------------------------------------------------------------------------------------------
|       |    clock    | BRAM |     |    |        |        |       |       |       |      |      |     |      |
|       |    region   | FIFO | DCM | GT | ILOGIC | OLOGIC |   FF  |  LUTM |  LUTL | MULT | EMAC | PPC | PCIe | <- (Types of Resources in Clock Region)
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------
|       | Upper Region|  96  |  0  |  0 |   80   |   80   | 26880 |  9600 | 17280 |  64  |   0  |  0  |   0  | <- Available resources in the upper region
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------
|       |CurrentRegion|  96  |  0  |  0 |   80   |   80   | 26880 |  9600 | 17280 |  64  |   0  |  0  |   0  | <- Available resources in the current region
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------
|       | Lower Region|  96  |  0  |  0 |   80   |   80   | 23040 |  9600 | 13440 |  64  |   0  |  0  |   0  | <- Available resources in the lower region
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------
| clock |    region   |                                                                                      -----------------------------------------------
|  type |  expansion  |                                                                                      | <IO/Regional clock Net Name>
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------
|  BUFR |       Lower |   0  |  0  |  0 |   14   |    0   |    28 |     0 |     0 |   0  |   0  |  0  |   0  | "fmc150_if_dma_0/fmc150_if_dma_0/USER_LOGIC_I/cmp_fmc150_testbench/adc_str"
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------




######################################################################################
# REGIONAL CLOCKING RESOURCE DISTRIBUTION UCF REPORT:
#
# Number of Regional Clocking Regions in the device: 12  (6 clock spines in each)
# Number of Regional Clock Networks used in this design: 6 (each network can be
# composed of up to 3 clock spines and cover up to 3 regional clock regions)
# 
######################################################################################

# IO-Clock "ETHERNET/ETHERNET/V6HARD_SYS.I_TEMAC/GEN_GMII.I_GMII/gmii_interface/gmii_rx_clk_bufio" driven by
"BUFIODQS_X2Y4"
INST "ETHERNET/ETHERNET/V6HARD_SYS.I_TEMAC/GEN_GMII.I_GMII/gmii_interface/YES_IO_1.bufio_gmii_rx_clk" LOC =
"BUFIODQS_X2Y4" ;
NET "ETHERNET/ETHERNET/V6HARD_SYS.I_TEMAC/GEN_GMII.I_GMII/gmii_interface/gmii_rx_clk_bufio" TNM_NET =
"TN_ETHERNET/ETHERNET/V6HARD_SYS.I_TEMAC/GEN_GMII.I_GMII/gmii_interface/gmii_rx_clk_bufio" ;
TIMEGRP "TN_ETHERNET/ETHERNET/V6HARD_SYS.I_TEMAC/GEN_GMII.I_GMII/gmii_interface/gmii_rx_clk_bufio" AREA_GROUP =
"CLKAG_ETHERNET/ETHERNET/V6HARD_SYS.I_TEMAC/GEN_GMII.I_GMII/gmii_interface/gmii_rx_clk_bufio" ;
AREA_GROUP "CLKAG_ETHERNET/ETHERNET/V6HARD_SYS.I_TEMAC/GEN_GMII.I_GMII/gmii_interface/gmii_rx_clk_bufio" RANGE =
CLOCKREGION_X1Y1;


# IO-Clock "DDR3_SDRAM/DDR3_SDRAM/u_memc_ui_top/u_mem_intfc/phy_top0/clk_cpt" driven by "BUFIODQS_X2Y12"
INST "DDR3_SDRAM/DDR3_SDRAM/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_read/u_phy_rdclk_gen/gen_ck_cpt[0].u_bufio_cpt" LOC
= "BUFIODQS_X2Y12" ;
NET "DDR3_SDRAM/DDR3_SDRAM/u_memc_ui_top/u_mem_intfc/phy_top0/clk_cpt" TNM_NET =
"TN_DDR3_SDRAM/DDR3_SDRAM/u_memc_ui_top/u_mem_intfc/phy_top0/clk_cpt" ;
TIMEGRP "TN_DDR3_SDRAM/DDR3_SDRAM/u_memc_ui_top/u_mem_intfc/phy_top0/clk_cpt" AREA_GROUP =
"CLKAG_DDR3_SDRAM/DDR3_SDRAM/u_memc_ui_top/u_mem_intfc/phy_top0/clk_cpt" ;
AREA_GROUP "CLKAG_DDR3_SDRAM/DDR3_SDRAM/u_memc_ui_top/u_mem_intfc/phy_top0/clk_cpt" RANGE = CLOCKREGION_X1Y3;


# Regional-Clock "fmc150_if_dma_0/fmc150_if_dma_0/USER_LOGIC_I/cmp_fmc150_testbench/adc_str" driven by "BUFR_X0Y9"
INST "fmc150_if_dma_0/fmc150_if_dma_0/USER_LOGIC_I/cmp_fmc150_testbench/cmp_adc_if/cmp_adc_str/cmp_bufr" LOC =
"BUFR_X0Y9" ;
NET "fmc150_if_dma_0/fmc150_if_dma_0/USER_LOGIC_I/cmp_fmc150_testbench/adc_str" TNM_NET =
"TN_fmc150_if_dma_0/fmc150_if_dma_0/USER_LOGIC_I/cmp_fmc150_testbench/adc_str" ;
TIMEGRP "TN_fmc150_if_dma_0/fmc150_if_dma_0/USER_LOGIC_I/cmp_fmc150_testbench/adc_str" AREA_GROUP =
"CLKAG_fmc150_if_dma_0/fmc150_if_dma_0/USER_LOGIC_I/cmp_fmc150_testbench/adc_str" ;
AREA_GROUP "CLKAG_fmc150_if_dma_0/fmc150_if_dma_0/USER_LOGIC_I/cmp_fmc150_testbench/adc_str" RANGE = CLOCKREGION_X0Y4,
CLOCKREGION_X0Y3;


# Regional-Clock "DDR3_SDRAM/DDR3_SDRAM/u_memc_ui_top/u_mem_intfc/phy_top0/clk_rsync<0>" driven by "BUFR_X2Y6"
INST "DDR3_SDRAM/DDR3_SDRAM/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_read/u_phy_rdclk_gen/gen_loop_col0.u_bufr_rsync"
LOC = "BUFR_X2Y6" ;
NET "DDR3_SDRAM/DDR3_SDRAM/u_memc_ui_top/u_mem_intfc/phy_top0/clk_rsync<0>" TNM_NET =
"TN_DDR3_SDRAM/DDR3_SDRAM/u_memc_ui_top/u_mem_intfc/phy_top0/clk_rsync<0>" ;
TIMEGRP "TN_DDR3_SDRAM/DDR3_SDRAM/u_memc_ui_top/u_mem_intfc/phy_top0/clk_rsync<0>" AREA_GROUP =
"CLKAG_DDR3_SDRAM/DDR3_SDRAM/u_memc_ui_top/u_mem_intfc/phy_top0/clk_rsync<0>" ;
AREA_GROUP "CLKAG_DDR3_SDRAM/DDR3_SDRAM/u_memc_ui_top/u_mem_intfc/phy_top0/clk_rsync<0>" RANGE = CLOCKREGION_X1Y3,
CLOCKREGION_X1Y4, CLOCKREGION_X1Y2;


# Regional-Clock "ETHERNET/ETHERNET/V6HARD_SYS.I_TEMAC/GEN_GMII.I_GMII/rx_mac_aclk_int" driven by "BUFR_X2Y3"
INST "ETHERNET/ETHERNET/V6HARD_SYS.I_TEMAC/GEN_GMII.I_GMII/gmii_interface/YES_IO_1.bufr_gmii_rx_clk" LOC = "BUFR_X2Y3" ;
NET "ETHERNET/ETHERNET/V6HARD_SYS.I_TEMAC/GEN_GMII.I_GMII/rx_mac_aclk_int" TNM_NET =
"TN_ETHERNET/ETHERNET/V6HARD_SYS.I_TEMAC/GEN_GMII.I_GMII/rx_mac_aclk_int" ;
TIMEGRP "TN_ETHERNET/ETHERNET/V6HARD_SYS.I_TEMAC/GEN_GMII.I_GMII/rx_mac_aclk_int" AREA_GROUP =
"CLKAG_ETHERNET/ETHERNET/V6HARD_SYS.I_TEMAC/GEN_GMII.I_GMII/rx_mac_aclk_int" ;
AREA_GROUP "CLKAG_ETHERNET/ETHERNET/V6HARD_SYS.I_TEMAC/GEN_GMII.I_GMII/rx_mac_aclk_int" RANGE = CLOCKREGION_X1Y1,
CLOCKREGION_X1Y2, CLOCKREGION_X1Y0;


Phase 5.2  Initial Placement for Architecture Specific Features (Checksum:bb178b15) REAL time: 7 mins 16 secs 

Phase 6.36  Local Placement Optimization
Phase 6.36  Local Placement Optimization (Checksum:bb178b15) REAL time: 7 mins 16 secs 

...
.......................................
............................................................................................................
Phase 7.30  Global Clock Region Assignment


######################################################################################
# GLOBAL CLOCK NET DISTRIBUTION UCF REPORT:
#
# Number of Global Clock Regions : 12
# Number of Global Clock Networks: 14
#
# Clock Region Assignment: SUCCESSFUL

# Location of Clock Components
INST "fmc150_if_dma_0/fmc150_if_dma_0/USER_LOGIC_I/cmp_fmc150_testbench/cmp_fmc150_ctrl/cdce72010_ctrl_inst/serial_clk_BUFG" LOC = "BUFGCTRL_X0Y25" ;
INST "fmc150_if_dma_0/fmc150_if_dma_0/USER_LOGIC_I/cmp_fmc150_testbench/cmp_adc_str_out_bufg" LOC = "BUFGCTRL_X0Y31" ;
INST "fmc150_if_dma_0/fmc150_if_dma_0/USER_LOGIC_I/cmp_fmc150_testbench/cmp_adc_str_2x_out_bufg" LOC = "BUFGCTRL_X0Y30" ;
INST "SysACE_CLK_BUFGP/BUFG" LOC = "BUFGCTRL_X0Y6" ;
INST "fmc150_if_dma_0/fmc150_if_dma_0/USER_LOGIC_I/cmp_fmc150_testbench/cmp_fmc150_ctrl/cdce72010_ctrl_inst/clk_div_3_BUFG" LOC = "BUFGCTRL_X0Y26" ;
INST "chipscope_icon_0/chipscope_icon_0/i_chipscope_icon_0/U0/U_ICON/I_YES_BSCAN.U_BS/I_USE_SOFTBSCAN_EQ0.I_USE_XST_TCK_WORKAROUND_EQ1.U_ICON_BSCAN_BUFG/U_BUFG" LOC = "BUFGCTRL_X0Y27" ;
INST "clock_generator_0/clock_generator_0/MMCM0_CLKOUT0_BUFG_INST" LOC = "BUFGCTRL_X0Y2" ;
INST "clock_generator_0/clock_generator_0/MMCM0_CLKOUT1_BUFG_INST" LOC = "BUFGCTRL_X0Y3" ;
INST "clock_generator_0/clock_generator_0/MMCM0_CLKOUT2_BUFG_INST" LOC = "BUFGCTRL_X0Y4" ;
INST "clock_generator_0/clock_generator_0/MMCM0_CLKOUT4_BUFG_INST" LOC = "BUFGCTRL_X0Y5" ;
INST "clock_generator_0/clock_generator_0/MMCM2_CLKOUT0_BUFG_INST" LOC = "BUFGCTRL_X0Y1" ;
INST "ETHERNET/ETHERNET/V6HARD_SYS.I_TEMAC/GEN_GMII.I_GMII/BUFGMUX_SPEED_CLK" LOC = "BUFGCTRL_X0Y0" ;
INST "fmc150_if_dma_0/fmc150_if_dma_0/USER_LOGIC_I/cmp_fmc150_testbench/cmp_clkf_bufg" LOC = "BUFGCTRL_X0Y29" ;
INST "debug_module/debug_module/BUFG_DRCK" LOC = "BUFGCTRL_X0Y28" ;
INST "SysACE_CLK" LOC = "AE16" ;
INST "ETHERNET_MII_TX_CLK" LOC = "AD12" ;
INST "CLK_P" LOC = "J9" ;
INST "DDR3_SDRAM/DDR3_SDRAM/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_read/u_phy_rdclk_gen/gen_loop_col0.u_bufr_rsync" LOC = "BUFR_X2Y6" ;
INST "fmc150_if_dma_0/fmc150_if_dma_0/USER_LOGIC_I/cmp_fmc150_testbench/cmp_adc_if/cmp_adc_str/cmp_bufr" LOC = "BUFR_X0Y9" ;
INST "ETHERNET/ETHERNET/V6HARD_SYS.I_TEMAC/GEN_GMII.I_GMII/gmii_interface/YES_IO_1.bufr_gmii_rx_clk" LOC = "BUFR_X2Y3" ;
INST "clock_generator_0/clock_generator_0/MMCM0_INST/MMCM_ADV_inst" LOC = "MMCM_ADV_X0Y5" ;
INST "clock_generator_0/clock_generator_0/MMCM2_INST/MMCM_ADV_inst" LOC = "MMCM_ADV_X0Y0" ;
INST "fmc150_if_dma_0/fmc150_if_dma_0/USER_LOGIC_I/cmp_fmc150_testbench/cmp_mmcm_adc" LOC = "MMCM_ADV_X0Y9" ;

# fmc150_if_dma_0/fmc150_if_dma_0/USER_LOGIC_I/cmp_fmc150_testbench/cmp_fmc150_ctrl/cdce72010_ctrl_inst/serial_clk_BUFG driven by BUFGCTRL_X0Y25
NET "fmc150_if_dma_0/fmc150_if_dma_0/USER_LOGIC_I/cmp_fmc150_testbench/cmp_fmc150_ctrl/cdce72010_ctrl_inst/serial_clk_BUFG" TNM_NET = "TN_fmc150_if_dma_0/fmc150_if_dma_0/USER_LOGIC_I/cmp_fmc150_testbench/cmp_fmc150_ctrl/cdce72010_ctrl_inst/serial_clk_BUFG" ;
TIMEGRP "TN_fmc150_if_dma_0/fmc150_if_dma_0/USER_LOGIC_I/cmp_fmc150_testbench/cmp_fmc150_ctrl/cdce72010_ctrl_inst/serial_clk_BUFG" AREA_GROUP = "CLKAG_fmc150_if_dma_0/fmc150_if_dma_0/USER_LOGIC_I/cmp_fmc150_testbench/cmp_fmc150_ctrl/cdce72010_ctrl_inst/serial_clk_BUFG" ;
AREA_GROUP "CLKAG_fmc150_if_dma_0/fmc150_if_dma_0/USER_LOGIC_I/cmp_fmc150_testbench/cmp_fmc150_ctrl/cdce72010_ctrl_inst/serial_clk_BUFG" RANGE =   CLOCKREGION_X0Y0, CLOCKREGION_X1Y0, CLOCKREGION_X0Y1, CLOCKREGION_X1Y1, CLOCKREGION_X0Y2, CLOCKREGION_X1Y2, CLOCKREGION_X0Y3, CLOCKREGION_X1Y3, CLOCKREGION_X0Y4, CLOCKREGION_X1Y4, CLOCKREGION_X0Y5, CLOCKREGION_X1Y5 ;

# bpm_ddc_0_bpm_ddc_debug_clk_o_0 driven by BUFGCTRL_X0Y31
NET "bpm_ddc_0_bpm_ddc_debug_clk_o_0" TNM_NET = "TN_bpm_ddc_0_bpm_ddc_debug_clk_o_0" ;
TIMEGRP "TN_bpm_ddc_0_bpm_ddc_debug_clk_o_0" AREA_GROUP = "CLKAG_bpm_ddc_0_bpm_ddc_debug_clk_o_0" ;
AREA_GROUP "CLKAG_bpm_ddc_0_bpm_ddc_debug_clk_o_0" RANGE =   CLOCKREGION_X0Y0, CLOCKREGION_X1Y0, CLOCKREGION_X0Y1, CLOCKREGION_X1Y1, CLOCKREGION_X0Y2, CLOCKREGION_X1Y2, CLOCKREGION_X0Y3, CLOCKREGION_X1Y3, CLOCKREGION_X0Y4, CLOCKREGION_X1Y4, CLOCKREGION_X0Y5, CLOCKREGION_X1Y5 ;

# fmc150_if_dma_0/fmc150_if_dma_0/USER_LOGIC_I/cmp_fmc150_testbench/clk_adc_2x driven by BUFGCTRL_X0Y30
NET "fmc150_if_dma_0/fmc150_if_dma_0/USER_LOGIC_I/cmp_fmc150_testbench/clk_adc_2x" TNM_NET = "TN_fmc150_if_dma_0/fmc150_if_dma_0/USER_LOGIC_I/cmp_fmc150_testbench/clk_adc_2x" ;
TIMEGRP "TN_fmc150_if_dma_0/fmc150_if_dma_0/USER_LOGIC_I/cmp_fmc150_testbench/clk_adc_2x" AREA_GROUP = "CLKAG_fmc150_if_dma_0/fmc150_if_dma_0/USER_LOGIC_I/cmp_fmc150_testbench/clk_adc_2x" ;
AREA_GROUP "CLKAG_fmc150_if_dma_0/fmc150_if_dma_0/USER_LOGIC_I/cmp_fmc150_testbench/clk_adc_2x" RANGE =   CLOCKREGION_X0Y3, CLOCKREGION_X1Y3 ;

# SysACE_CLK_BUFGP driven by BUFGCTRL_X0Y6
NET "SysACE_CLK_BUFGP" TNM_NET = "TN_SysACE_CLK_BUFGP" ;
TIMEGRP "TN_SysACE_CLK_BUFGP" AREA_GROUP = "CLKAG_SysACE_CLK_BUFGP" ;
AREA_GROUP "CLKAG_SysACE_CLK_BUFGP" RANGE =   CLOCKREGION_X0Y0, CLOCKREGION_X1Y0, CLOCKREGION_X0Y1, CLOCKREGION_X1Y1, CLOCKREGION_X0Y2, CLOCKREGION_X1Y2 ;

# fmc150_if_dma_0/fmc150_if_dma_0/USER_LOGIC_I/cmp_fmc150_testbench/cmp_fmc150_ctrl/cdce72010_ctrl_inst/clk_div_3_BUFG driven by BUFGCTRL_X0Y26
NET "fmc150_if_dma_0/fmc150_if_dma_0/USER_LOGIC_I/cmp_fmc150_testbench/cmp_fmc150_ctrl/cdce72010_ctrl_inst/clk_div_3_BUFG" TNM_NET = "TN_fmc150_if_dma_0/fmc150_if_dma_0/USER_LOGIC_I/cmp_fmc150_testbench/cmp_fmc150_ctrl/cdce72010_ctrl_inst/clk_div_3_BUFG" ;
TIMEGRP "TN_fmc150_if_dma_0/fmc150_if_dma_0/USER_LOGIC_I/cmp_fmc150_testbench/cmp_fmc150_ctrl/cdce72010_ctrl_inst/clk_div_3_BUFG" AREA_GROUP = "CLKAG_fmc150_if_dma_0/fmc150_if_dma_0/USER_LOGIC_I/cmp_fmc150_testbench/cmp_fmc150_ctrl/cdce72010_ctrl_inst/clk_div_3_BUFG" ;
AREA_GROUP "CLKAG_fmc150_if_dma_0/fmc150_if_dma_0/USER_LOGIC_I/cmp_fmc150_testbench/cmp_fmc150_ctrl/cdce72010_ctrl_inst/clk_div_3_BUFG" RANGE =   CLOCKREGION_X0Y0, CLOCKREGION_X1Y0, CLOCKREGION_X0Y1, CLOCKREGION_X1Y1, CLOCKREGION_X0Y2, CLOCKREGION_X1Y2, CLOCKREGION_X0Y3, CLOCKREGION_X1Y3, CLOCKREGION_X0Y4, CLOCKREGION_X1Y4, CLOCKREGION_X0Y5, CLOCKREGION_X1Y5 ;

# chipscope_icon_0_control0<0> driven by BUFGCTRL_X0Y27
NET "chipscope_icon_0_control0<0>" TNM_NET = "TN_chipscope_icon_0_control0<0>" ;
TIMEGRP "TN_chipscope_icon_0_control0<0>" AREA_GROUP = "CLKAG_chipscope_icon_0_control0<0>" ;
AREA_GROUP "CLKAG_chipscope_icon_0_control0<0>" RANGE =   CLOCKREGION_X0Y0, CLOCKREGION_X1Y0, CLOCKREGION_X0Y1, CLOCKREGION_X1Y1, CLOCKREGION_X0Y2, CLOCKREGION_X1Y2, CLOCKREGION_X0Y3, CLOCKREGION_X1Y3, CLOCKREGION_X0Y4, CLOCKREGION_X1Y4, CLOCKREGION_X0Y5, CLOCKREGION_X1Y5 ;

# clk_100_0000MHzMMCM0 driven by BUFGCTRL_X0Y2
NET "clk_100_0000MHzMMCM0" TNM_NET = "TN_clk_100_0000MHzMMCM0" ;
TIMEGRP "TN_clk_100_0000MHzMMCM0" AREA_GROUP = "CLKAG_clk_100_0000MHzMMCM0" ;
AREA_GROUP "CLKAG_clk_100_0000MHzMMCM0" RANGE =   CLOCKREGION_X0Y0, CLOCKREGION_X1Y0, CLOCKREGION_X0Y1, CLOCKREGION_X1Y1, CLOCKREGION_X0Y2, CLOCKREGION_X1Y2, CLOCKREGION_X0Y3, CLOCKREGION_X1Y3, CLOCKREGION_X0Y4, CLOCKREGION_X1Y4, CLOCKREGION_X0Y5, CLOCKREGION_X1Y5 ;

# clk_200_0000MHzMMCM0 driven by BUFGCTRL_X0Y3
NET "clk_200_0000MHzMMCM0" TNM_NET = "TN_clk_200_0000MHzMMCM0" ;
TIMEGRP "TN_clk_200_0000MHzMMCM0" AREA_GROUP = "CLKAG_clk_200_0000MHzMMCM0" ;
AREA_GROUP "CLKAG_clk_200_0000MHzMMCM0" RANGE =   CLOCKREGION_X0Y0, CLOCKREGION_X1Y0, CLOCKREGION_X0Y1, CLOCKREGION_X1Y1, CLOCKREGION_X0Y2, CLOCKREGION_X1Y2, CLOCKREGION_X0Y3, CLOCKREGION_X1Y3, CLOCKREGION_X0Y4, CLOCKREGION_X1Y4, CLOCKREGION_X0Y5, CLOCKREGION_X1Y5 ;

# clk_400_0000MHzMMCM0 driven by BUFGCTRL_X0Y4
NET "clk_400_0000MHzMMCM0" TNM_NET = "TN_clk_400_0000MHzMMCM0" ;
TIMEGRP "TN_clk_400_0000MHzMMCM0" AREA_GROUP = "CLKAG_clk_400_0000MHzMMCM0" ;
AREA_GROUP "CLKAG_clk_400_0000MHzMMCM0" RANGE =   CLOCKREGION_X0Y0, CLOCKREGION_X1Y0, CLOCKREGION_X0Y1, CLOCKREGION_X1Y1, CLOCKREGION_X0Y2, CLOCKREGION_X1Y2, CLOCKREGION_X0Y3, CLOCKREGION_X1Y3, CLOCKREGION_X0Y4, CLOCKREGION_X1Y4, CLOCKREGION_X0Y5, CLOCKREGION_X1Y5 ;

# bpm_ddc_0_dma_debug_clk_o_0 driven by BUFGCTRL_X0Y5
NET "bpm_ddc_0_dma_debug_clk_o_0" TNM_NET = "TN_bpm_ddc_0_dma_debug_clk_o_0" ;
TIMEGRP "TN_bpm_ddc_0_dma_debug_clk_o_0" AREA_GROUP = "CLKAG_bpm_ddc_0_dma_debug_clk_o_0" ;
AREA_GROUP "CLKAG_bpm_ddc_0_dma_debug_clk_o_0" RANGE =   CLOCKREGION_X0Y0, CLOCKREGION_X1Y0, CLOCKREGION_X0Y1, CLOCKREGION_X1Y1, CLOCKREGION_X0Y2, CLOCKREGION_X1Y2, CLOCKREGION_X0Y3, CLOCKREGION_X1Y3, CLOCKREGION_X0Y4, CLOCKREGION_X1Y4, CLOCKREGION_X0Y5, CLOCKREGION_X1Y5 ;

# clk_125_0000MHz driven by BUFGCTRL_X0Y1
NET "clk_125_0000MHz" TNM_NET = "TN_clk_125_0000MHz" ;
TIMEGRP "TN_clk_125_0000MHz" AREA_GROUP = "CLKAG_clk_125_0000MHz" ;
AREA_GROUP "CLKAG_clk_125_0000MHz" RANGE =   CLOCKREGION_X0Y0, CLOCKREGION_X1Y0, CLOCKREGION_X0Y1, CLOCKREGION_X1Y1, CLOCKREGION_X0Y2, CLOCKREGION_X1Y2, CLOCKREGION_X0Y3, CLOCKREGION_X1Y3, CLOCKREGION_X0Y4, CLOCKREGION_X1Y4, CLOCKREGION_X0Y5, CLOCKREGION_X1Y5 ;

# ETHERNET/ETHERNET/V6HARD_SYS.I_TEMAC/GEN_GMII.I_GMII/tx_mac_aclk_int driven by BUFGCTRL_X0Y0
NET "ETHERNET/ETHERNET/V6HARD_SYS.I_TEMAC/GEN_GMII.I_GMII/tx_mac_aclk_int" TNM_NET = "TN_ETHERNET/ETHERNET/V6HARD_SYS.I_TEMAC/GEN_GMII.I_GMII/tx_mac_aclk_int" ;
TIMEGRP "TN_ETHERNET/ETHERNET/V6HARD_SYS.I_TEMAC/GEN_GMII.I_GMII/tx_mac_aclk_int" AREA_GROUP = "CLKAG_ETHERNET/ETHERNET/V6HARD_SYS.I_TEMAC/GEN_GMII.I_GMII/tx_mac_aclk_int" ;
AREA_GROUP "CLKAG_ETHERNET/ETHERNET/V6HARD_SYS.I_TEMAC/GEN_GMII.I_GMII/tx_mac_aclk_int" RANGE =   CLOCKREGION_X0Y0, CLOCKREGION_X1Y0, CLOCKREGION_X0Y1, CLOCKREGION_X1Y1, CLOCKREGION_X0Y2, CLOCKREGION_X1Y2, CLOCKREGION_X0Y3, CLOCKREGION_X1Y3, CLOCKREGION_X0Y4, CLOCKREGION_X1Y4, CLOCKREGION_X0Y5, CLOCKREGION_X1Y5 ;

# fmc150_if_dma_0/fmc150_if_dma_0/USER_LOGIC_I/cmp_fmc150_testbench/adc_str_fbin driven by BUFGCTRL_X0Y29
NET "fmc150_if_dma_0/fmc150_if_dma_0/USER_LOGIC_I/cmp_fmc150_testbench/adc_str_fbin" TNM_NET = "TN_fmc150_if_dma_0/fmc150_if_dma_0/USER_LOGIC_I/cmp_fmc150_testbench/adc_str_fbin" ;
TIMEGRP "TN_fmc150_if_dma_0/fmc150_if_dma_0/USER_LOGIC_I/cmp_fmc150_testbench/adc_str_fbin" AREA_GROUP = "CLKAG_fmc150_if_dma_0/fmc150_if_dma_0/USER_LOGIC_I/cmp_fmc150_testbench/adc_str_fbin" ;
AREA_GROUP "CLKAG_fmc150_if_dma_0/fmc150_if_dma_0/USER_LOGIC_I/cmp_fmc150_testbench/adc_str_fbin" RANGE =   CLOCKREGION_X0Y4, CLOCKREGION_X1Y4, CLOCKREGION_X0Y5, CLOCKREGION_X1Y5 ;

# microblaze_0_debug_Dbg_Clk driven by BUFGCTRL_X0Y28
NET "microblaze_0_debug_Dbg_Clk" TNM_NET = "TN_microblaze_0_debug_Dbg_Clk" ;
TIMEGRP "TN_microblaze_0_debug_Dbg_Clk" AREA_GROUP = "CLKAG_microblaze_0_debug_Dbg_Clk" ;
AREA_GROUP "CLKAG_microblaze_0_debug_Dbg_Clk" RANGE =   CLOCKREGION_X0Y0, CLOCKREGION_X1Y0, CLOCKREGION_X0Y1, CLOCKREGION_X1Y1, CLOCKREGION_X0Y2, CLOCKREGION_X1Y2, CLOCKREGION_X0Y3, CLOCKREGION_X1Y3, CLOCKREGION_X0Y4, CLOCKREGION_X1Y4, CLOCKREGION_X0Y5, CLOCKREGION_X1Y5 ;

# NOTE: 
# This report is provided to help reproduce successful clock-region 
# assignments. The report provides range constraints for all global 
# clock networks, in a format that is directly usable in ucf files. 
#
#END of Global Clock Net Distribution UCF Constraints
######################################################################################


######################################################################################
GLOBAL CLOCK NET LOADS DISTRIBUTION REPORT:

Number of Global Clock Regions : 12
Number of Global Clock Networks: 22

Clock Region Assignment: SUCCESSFUL

Clock-Region: <CLOCKREGION_X0Y0> 
 key resource utilizations (used/available): global-clocks - 2/12 ;
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
   BRAM |   MMCM |     GT |    IOB | ILOGIC | OLOGIC |   MULT |   BUFG |  TEMAC |   PCIE | IDLYCT | LUTRAM |     FF | <- (Types of Resources in this  Region)
   FIFO |        |        |        |        |        |        |        |        |        |        |        |        |
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
     96 |      2 |      0 |     80 |     80 |     80 |     64 |      0 |      0 |      0 |      2 |   9600 |  26880 | <- (Available Resources in this Region)
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
        |        |        |        |        |        |        |        |        |        |        |        |        | <Global clock Net Name>
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |     32 |    190 |bpm_ddc_0_dma_debug_clk_o_0
      1 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |    220 |   1132 |clk_100_0000MHzMMCM0
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      1 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |    252 |   1322 | Total 
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------


Clock-Region: <CLOCKREGION_X1Y0> 
 key resource utilizations (used/available): global-clocks - 4/12 ;
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
   BRAM |   MMCM |     GT |    IOB | ILOGIC | OLOGIC |   MULT |   BUFG |  TEMAC |   PCIE | IDLYCT | LUTRAM |     FF | <- (Types of Resources in this  Region)
   FIFO |        |        |        |        |        |        |        |        |        |        |        |        |
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
    120 |      0 |      4 |     40 |     40 |     40 |     64 |      0 |      0 |      0 |      1 |   9920 |  24960 | <- (Available Resources in this Region)
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
        |        |        |        |        |        |        |        |        |        |        |        |        | <Global clock Net Name>
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      2 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |    157 |ETHERNET/ETHERNET/V6HARD_SYS.I_TEMAC/GEN_GMII.I_GMII/tx_mac_aclk_int
      0 |      0 |      0 |      0 |      8 |     18 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |SysACE_CLK_BUFGP
      9 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |    954 |   3766 |clk_100_0000MHzMMCM0
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      3 |     32 |microblaze_0_debug_Dbg_Clk
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
     11 |      0 |      0 |      0 |      8 |     18 |      0 |      0 |      0 |      0 |      0 |    957 |   3955 | Total 
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------


Clock-Region: <CLOCKREGION_X0Y1> 
 key resource utilizations (used/available): global-clocks - 5/12 ;
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
   BRAM |   MMCM |     GT |    IOB | ILOGIC | OLOGIC |   MULT |   BUFG |  TEMAC |   PCIE | IDLYCT | LUTRAM |     FF | <- (Types of Resources in this  Region)
   FIFO |        |        |        |        |        |        |        |        |        |        |        |        |
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
     96 |      2 |      0 |     80 |     80 |     80 |     64 |      0 |      0 |      0 |      2 |   9600 |  26880 | <- (Available Resources in this Region)
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
        |        |        |        |        |        |        |        |        |        |        |        |        | <Global clock Net Name>
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      1 |      0 |      0 |      0 |      0 |      0 |     11 |      0 |      0 |      0 |      0 |      0 |    253 |bpm_ddc_0_bpm_ddc_debug_clk_o_0
     14 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |    523 |   1152 |bpm_ddc_0_dma_debug_clk_o_0
     11 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      8 |chipscope_icon_0_control0<0>
      2 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |     30 |    753 |clk_100_0000MHzMMCM0
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |    136 |clk_200_0000MHzMMCM0
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
     28 |      0 |      0 |      0 |      0 |      0 |     11 |      0 |      0 |      0 |      0 |    553 |   2302 | Total 
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------


Clock-Region: <CLOCKREGION_X1Y1> 
 key resource utilizations (used/available): global-clocks - 9/12 ;
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
   BRAM |   MMCM |     GT |    IOB | ILOGIC | OLOGIC |   MULT |   BUFG |  TEMAC |   PCIE | IDLYCT | LUTRAM |     FF | <- (Types of Resources in this  Region)
   FIFO |        |        |        |        |        |        |        |        |        |        |        |        |
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
    108 |      0 |      4 |     40 |     40 |     40 |     64 |      0 |      0 |      1 |      1 |   9760 |  24000 | <- (Available Resources in this Region)
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
        |        |        |        |        |        |        |        |        |        |        |        |        | <Global clock Net Name>
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      0 |      0 |      0 |      0 |      0 |     11 |      0 |      0 |      0 |      0 |      0 |      0 |     66 |ETHERNET/ETHERNET/V6HARD_SYS.I_TEMAC/GEN_GMII.I_GMII/tx_mac_aclk_int
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |     26 |SysACE_CLK_BUFGP
      0 |      0 |      0 |      0 |      0 |      0 |      6 |      0 |      0 |      0 |      0 |      0 |      2 |bpm_ddc_0_bpm_ddc_debug_clk_o_0
      5 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |    192 |    104 |bpm_ddc_0_dma_debug_clk_o_0
      5 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |chipscope_icon_0_control0<0>
     11 |      0 |      0 |      0 |      0 |      0 |      3 |      0 |      0 |      0 |      0 |    646 |   3584 |clk_100_0000MHzMMCM0
      0 |      0 |      0 |      0 |      0 |      1 |      0 |      0 |      0 |      0 |      0 |      4 |     17 |clk_125_0000MHz
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      1 |      0 |    205 |clk_200_0000MHzMMCM0
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |     44 |    119 |microblaze_0_debug_Dbg_Clk
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
     21 |      0 |      0 |      0 |      0 |     12 |      9 |      0 |      0 |      0 |      1 |    886 |   4123 | Total 
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------


Clock-Region: <CLOCKREGION_X0Y2> 
 key resource utilizations (used/available): global-clocks - 7/12 ;
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
   BRAM |   MMCM |     GT |    IOB | ILOGIC | OLOGIC |   MULT |   BUFG |  TEMAC |   PCIE | IDLYCT | LUTRAM |     FF | <- (Types of Resources in this  Region)
   FIFO |        |        |        |        |        |        |        |        |        |        |        |        |
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
     96 |      2 |      0 |     80 |     80 |     80 |     64 |     16 |      0 |      0 |      2 |   9600 |  23040 | <- (Available Resources in this Region)
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
        |        |        |        |        |        |        |        |        |        |        |        |        | <Global clock Net Name>
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      9 |      0 |      0 |      0 |      0 |      0 |     12 |      0 |      0 |      0 |      0 |      0 |   1078 |bpm_ddc_0_bpm_ddc_debug_clk_o_0
     19 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |    175 |    599 |bpm_ddc_0_dma_debug_clk_o_0
     11 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |     77 |     61 |chipscope_icon_0_control0<0>
      0 |      0 |      0 |      0 |      1 |      1 |      0 |      0 |      0 |      0 |      0 |     18 |    670 |clk_100_0000MHzMMCM0
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |     70 |clk_200_0000MHzMMCM0
      1 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |     79 |fmc150_if_dma_0/fmc150_if_dma_0/USER_LOGIC_I/cmp_fmc150_testbench/cmp_fmc150_ctrl/cdce72010_ctrl_inst/clk_div_3_BUFG
      1 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |    187 |fmc150_if_dma_0/fmc150_if_dma_0/USER_LOGIC_I/cmp_fmc150_testbench/cmp_fmc150_ctrl/cdce72010_ctrl_inst/serial_clk_BUFG
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
     41 |      0 |      0 |      0 |      1 |      1 |     12 |      0 |      0 |      0 |      0 |    270 |   2744 | Total 
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------


Clock-Region: <CLOCKREGION_X1Y2> 
 key resource utilizations (used/available): global-clocks - 8/12 ;
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
   BRAM |   MMCM |     GT |    IOB | ILOGIC | OLOGIC |   MULT |   BUFG |  TEMAC |   PCIE | IDLYCT | LUTRAM |     FF | <- (Types of Resources in this  Region)
   FIFO |        |        |        |        |        |        |        |        |        |        |        |        |
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
    108 |      0 |      4 |     40 |     40 |     40 |     64 |      0 |      2 |      0 |      1 |   9920 |  24960 | <- (Available Resources in this Region)
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
        |        |        |        |        |        |        |        |        |        |        |        |        | <Global clock Net Name>
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      1 |      0 |      0 |      0 |     56 |ETHERNET/ETHERNET/V6HARD_SYS.I_TEMAC/GEN_GMII.I_GMII/tx_mac_aclk_int
      1 |      0 |      0 |      0 |      0 |      0 |     11 |      0 |      0 |      0 |      0 |      0 |    779 |bpm_ddc_0_bpm_ddc_debug_clk_o_0
      2 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |    306 |    424 |bpm_ddc_0_dma_debug_clk_o_0
      2 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |chipscope_icon_0_control0<0>
      0 |      0 |      0 |      0 |      1 |      0 |      0 |      0 |      1 |      0 |      0 |    326 |   1674 |clk_100_0000MHzMMCM0
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |    228 |    939 |clk_200_0000MHzMMCM0
      3 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |    110 |fmc150_if_dma_0/fmc150_if_dma_0/USER_LOGIC_I/cmp_fmc150_testbench/cmp_fmc150_ctrl/cdce72010_ctrl_inst/serial_clk_BUFG
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      6 |     27 |microblaze_0_debug_Dbg_Clk
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      8 |      0 |      0 |      0 |      1 |      0 |     11 |      0 |      2 |      0 |      0 |    866 |   4009 | Total 
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------


Clock-Region: <CLOCKREGION_X0Y3> 
 key resource utilizations (used/available): global-clocks - 8/12 ;
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
   BRAM |   MMCM |     GT |    IOB | ILOGIC | OLOGIC |   MULT |   BUFG |  TEMAC |   PCIE | IDLYCT | LUTRAM |     FF | <- (Types of Resources in this  Region)
   FIFO |        |        |        |        |        |        |        |        |        |        |        |        |
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
     96 |      2 |      0 |     80 |     80 |     80 |     64 |     16 |      0 |      0 |      2 |   9600 |  23040 | <- (Available Resources in this Region)
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
        |        |        |        |        |        |        |        |        |        |        |        |        | <Global clock Net Name>
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
     20 |      0 |      0 |      0 |      0 |     10 |      5 |      0 |      0 |      0 |      0 |   1678 |   2934 |bpm_ddc_0_bpm_ddc_debug_clk_o_0
     17 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |    163 |    422 |bpm_ddc_0_dma_debug_clk_o_0
     26 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |    146 |    131 |chipscope_icon_0_control0<0>
      0 |      0 |      0 |      0 |      1 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |     43 |clk_100_0000MHzMMCM0
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      4 |    207 |clk_200_0000MHzMMCM0
      0 |      0 |      0 |      0 |      0 |     10 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |fmc150_if_dma_0/fmc150_if_dma_0/USER_LOGIC_I/cmp_fmc150_testbench/clk_adc_2x
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      1 |fmc150_if_dma_0/fmc150_if_dma_0/USER_LOGIC_I/cmp_fmc150_testbench/cmp_fmc150_ctrl/cdce72010_ctrl_inst/clk_div_3_BUFG
      0 |      0 |      0 |      0 |      2 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |fmc150_if_dma_0/fmc150_if_dma_0/USER_LOGIC_I/cmp_fmc150_testbench/cmp_fmc150_ctrl/cdce72010_ctrl_inst/serial_clk_BUFG
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
     63 |      0 |      0 |      0 |      3 |     20 |      5 |      0 |      0 |      0 |      0 |   1991 |   3738 | Total 
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------


Clock-Region: <CLOCKREGION_X1Y3> 
 key resource utilizations (used/available): global-clocks - 7/12 ;
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
   BRAM |   MMCM |     GT |    IOB | ILOGIC | OLOGIC |   MULT |   BUFG |  TEMAC |   PCIE | IDLYCT | LUTRAM |     FF | <- (Types of Resources in this  Region)
   FIFO |        |        |        |        |        |        |        |        |        |        |        |        |
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
    108 |      0 |      4 |     40 |     40 |     40 |     64 |      0 |      0 |      1 |      1 |   9760 |  24000 | <- (Available Resources in this Region)
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
        |        |        |        |        |        |        |        |        |        |        |        |        | <Global clock Net Name>
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
     25 |      0 |      0 |      0 |      0 |      0 |      6 |      0 |      0 |      0 |      0 |   1369 |   1681 |bpm_ddc_0_bpm_ddc_debug_clk_o_0
     27 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |    402 |   1652 |bpm_ddc_0_dma_debug_clk_o_0
     10 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |chipscope_icon_0_control0<0>
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |    366 |clk_100_0000MHzMMCM0
      0 |      0 |      0 |      0 |      0 |     13 |      0 |      0 |      0 |      0 |      1 |    264 |   1279 |clk_200_0000MHzMMCM0
      0 |      0 |      0 |      0 |      9 |     13 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |clk_400_0000MHzMMCM0
      0 |      0 |      0 |      0 |      0 |      2 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |clk_400_0000MHzMMCM0_nobuf_varphase
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
     62 |      0 |      0 |      0 |      9 |     28 |      6 |      0 |      0 |      0 |      1 |   2035 |   4978 | Total 
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------


Clock-Region: <CLOCKREGION_X0Y4> 
 key resource utilizations (used/available): global-clocks - 6/12 ;
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
   BRAM |   MMCM |     GT |    IOB | ILOGIC | OLOGIC |   MULT |   BUFG |  TEMAC |   PCIE | IDLYCT | LUTRAM |     FF | <- (Types of Resources in this  Region)
   FIFO |        |        |        |        |        |        |        |        |        |        |        |        |
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
     96 |      2 |      0 |     80 |     80 |     80 |     64 |      0 |      0 |      0 |      2 |   9600 |  26880 | <- (Available Resources in this Region)
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
        |        |        |        |        |        |        |        |        |        |        |        |        | <Global clock Net Name>
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
     30 |      0 |      0 |      0 |      0 |      0 |      1 |      0 |      0 |      0 |      0 |    656 |   2625 |bpm_ddc_0_bpm_ddc_debug_clk_o_0
      4 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |     28 |    199 |bpm_ddc_0_dma_debug_clk_o_0
     30 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |     32 |     22 |chipscope_icon_0_control0<0>
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      8 |clk_100_0000MHzMMCM0
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      1 |      2 |      1 |clk_200_0000MHzMMCM0
      0 |      0 |      0 |      0 |      1 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |fmc150_if_dma_0/fmc150_if_dma_0/USER_LOGIC_I/cmp_fmc150_testbench/cmp_fmc150_ctrl/cdce72010_ctrl_inst/clk_div_3_BUFG
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
     64 |      0 |      0 |      0 |      1 |      0 |      1 |      0 |      0 |      0 |      1 |    718 |   2855 | Total 
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------


Clock-Region: <CLOCKREGION_X1Y4> 
 key resource utilizations (used/available): global-clocks - 6/12 ;
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
   BRAM |   MMCM |     GT |    IOB | ILOGIC | OLOGIC |   MULT |   BUFG |  TEMAC |   PCIE | IDLYCT | LUTRAM |     FF | <- (Types of Resources in this  Region)
   FIFO |        |        |        |        |        |        |        |        |        |        |        |        |
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
    108 |      0 |      4 |     40 |     40 |     40 |     64 |      0 |      2 |      0 |      1 |   9920 |  24960 | <- (Available Resources in this Region)
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
        |        |        |        |        |        |        |        |        |        |        |        |        | <Global clock Net Name>
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
     27 |      0 |      0 |      0 |      0 |      0 |      2 |      0 |      0 |      0 |      0 |    947 |   1803 |bpm_ddc_0_bpm_ddc_debug_clk_o_0
     18 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |     98 |    904 |bpm_ddc_0_dma_debug_clk_o_0
     27 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |chipscope_icon_0_control0<0>
      2 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |    195 |clk_100_0000MHzMMCM0
      0 |      0 |      0 |      0 |      0 |     24 |      0 |      0 |      0 |      0 |      0 |      6 |    193 |clk_200_0000MHzMMCM0
      0 |      0 |      0 |      0 |      0 |     23 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |clk_400_0000MHzMMCM0
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
     74 |      0 |      0 |      0 |      0 |     47 |      2 |      0 |      0 |      0 |      0 |   1051 |   3095 | Total 
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------


Clock-Region: <CLOCKREGION_X0Y5> 
 key resource utilizations (used/available): global-clocks - 2/12 ;
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
   BRAM |   MMCM |     GT |    IOB | ILOGIC | OLOGIC |   MULT |   BUFG |  TEMAC |   PCIE | IDLYCT | LUTRAM |     FF | <- (Types of Resources in this  Region)
   FIFO |        |        |        |        |        |        |        |        |        |        |        |        |
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
     96 |      2 |      0 |     80 |     80 |     80 |     64 |      0 |      0 |      0 |      2 |   9600 |  26880 | <- (Available Resources in this Region)
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
        |        |        |        |        |        |        |        |        |        |        |        |        | <Global clock Net Name>
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
     32 |      0 |      0 |      0 |      0 |      0 |      1 |      0 |      0 |      0 |      0 |    264 |   1267 |bpm_ddc_0_bpm_ddc_debug_clk_o_0
     29 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |chipscope_icon_0_control0<0>
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
     61 |      0 |      0 |      0 |      0 |      0 |      1 |      0 |      0 |      0 |      0 |    264 |   1267 | Total 
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------


Clock-Region: <CLOCKREGION_X1Y5> 
 key resource utilizations (used/available): global-clocks - 2/12 ;
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
   BRAM |   MMCM |     GT |    IOB | ILOGIC | OLOGIC |   MULT |   BUFG |  TEMAC |   PCIE | IDLYCT | LUTRAM |     FF | <- (Types of Resources in this  Region)
   FIFO |        |        |        |        |        |        |        |        |        |        |        |        |
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
    120 |      0 |      4 |     40 |     40 |     40 |     64 |      0 |      0 |      0 |      1 |   9920 |  24960 | <- (Available Resources in this Region)
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
        |        |        |        |        |        |        |        |        |        |        |        |        | <Global clock Net Name>
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
     28 |      0 |      0 |      0 |      0 |      0 |      4 |      0 |      0 |      0 |      0 |    457 |   1605 |bpm_ddc_0_bpm_ddc_debug_clk_o_0
     21 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |chipscope_icon_0_control0<0>
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
     49 |      0 |      0 |      0 |      0 |      0 |      4 |      0 |      0 |      0 |      0 |    457 |   1605 | Total 
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------

NOTE:
The above detailed report is the initial placement of the logic after the clock region assignment. The final placement
may be significantly different because of the various optimization steps which will follow. Specifically, logic blocks
maybe moved to adjacent clock-regions as long as the "number of clocks per region" constraint is not violated.


# END of Global Clock Net Loads Distribution Report:
######################################################################################


Phase 7.30  Global Clock Region Assignment (Checksum:bb178b15) REAL time: 16 mins 40 secs 

Phase 8.3  Local Placement Optimization
...
Phase 8.3  Local Placement Optimization (Checksum:cbaca7e0) REAL time: 16 mins 43 secs 

Phase 9.5  Local Placement Optimization
Phase 9.5  Local Placement Optimization (Checksum:cbaca7e0) REAL time: 16 mins 44 secs 

Phase 10.8  Global Placement
.....................................
.................................................................................................
.................................................................
...........................................................................................................
................
Phase 10.8  Global Placement (Checksum:8e77cb8) REAL time: 24 mins 11 secs 

Phase 11.5  Local Placement Optimization
Phase 11.5  Local Placement Optimization (Checksum:8e77cb8) REAL time: 24 mins 17 secs 

Phase 12.18  Placement Optimization
Phase 12.18  Placement Optimization (Checksum:7c5e1231) REAL time: 26 mins 23 secs 

Phase 13.5  Local Placement Optimization
Phase 13.5  Local Placement Optimization (Checksum:f20d5912) REAL time: 26 mins 25 secs 

Phase 14.34  Placement Validation
Phase 14.34  Placement Validation (Checksum:faaaee72) REAL time: 26 mins 27 secs 

Total REAL time to Placer completion: 26 mins 39 secs 
Total CPU  time to Placer completion: 26 mins 26 secs 
Running post-placement packing...
Writing output files...

Design Summary:
Number of errors:      0
Number of warnings:  188
Slice Logic Utilization:
  Number of Slice Registers:                37,388 out of 301,440   12
    Number used as Flip Flops:              37,341
    Number used as Latches:                      6
    Number used as Latch-thrus:                  0
    Number used as AND/OR logics:               41
  Number of Slice LUTs:                     29,351 out of 150,720   19
    Number used as logic:                   23,293 out of 150,720   15
      Number using O6 output only:          16,555
      Number using O5 output only:             605
      Number using O5 and O6:                6,133
      Number used as ROM:                        0
    Number used as Memory:                   4,320 out of  58,400    7
      Number used as Dual Port RAM:            732
        Number using O6 output only:           208
        Number using O5 output only:            30
        Number using O5 and O6:                494
      Number used as Single Port RAM:            0
      Number used as Shift Register:         3,588
        Number using O6 output only:         2,224
        Number using O5 output only:             1
        Number using O5 and O6:              1,363
    Number used exclusively as route-thrus:  1,738
      Number with same-slice register load:  1,447
      Number with same-slice carry load:       285
      Number with other load:                    6

Slice Logic Distribution:
  Number of occupied Slices:                13,052 out of  37,680   34
  Number of LUT Flip Flop pairs used:       38,848
    Number with an unused Flip Flop:         7,703 out of  38,848   19
    Number with an unused LUT:               9,497 out of  38,848   24
    Number of fully used LUT-FF pairs:      21,648 out of  38,848   55
    Number of unique control sets:           1,510
    Number of slice register sites lost
      to control set restrictions:           6,140 out of 301,440    2

  A LUT Flip Flop pair for this architecture represents one LUT paired with
  one Flip Flop within a slice.  A control set is a unique combination of
  clock, reset, set, and enable signals for a registered element.
  The Slice Logic Distribution report is not meaningful if the design is
  over-mapped for a non-slice resource or if Placement fails.
  OVERMAPPING of BRAM resources should be ignored if the design is
  over-mapped for a non-BRAM resource or if placement fails.

IO Utilization:
  Number of bonded IOBs:                       168 out of     600   28
    Number of LOCed IOBs:                      166 out of     168   98
    IOB Flip Flops:                             78
    IOB Master Pads:                            12
    IOB Slave Pads:                             12

Specific Feature Utilization:
  Number of RAMB36E1/FIFO36E1s:                242 out of     416   58
    Number using RAMB36E1 only:                242
    Number using FIFO36E1 only:                  0
  Number of RAMB18E1/FIFO18E1s:                 23 out of     832    2
    Number using RAMB18E1 only:                 23
    Number using FIFO18E1 only:                  0
  Number of BUFG/BUFGCTRLs:                     14 out of      32   43
    Number used as BUFGs:                       13
    Number used as BUFGCTRLs:                    1
  Number of ILOGICE1/ISERDESE1s:                47 out of     720    6
    Number used as ILOGICE1s:                   38
    Number used as ISERDESE1s:                   9
  Number of OLOGICE1/OSERDESE1s:                82 out of     720   11
    Number used as OLOGICE1s:                   36
    Number used as OSERDESE1s:                  46
  Number of BSCANs:                              2 out of       4   50
  Number of BUFHCEs:                             0 out of     144    0
  Number of BUFIODQSs:                           2 out of      72    2
  Number of BUFRs:                               3 out of      36    8
    Number of LOCed BUFRs:                       1 out of       3   33
  Number of CAPTUREs:                            0 out of       1    0
  Number of DSP48E1s:                           64 out of     768    8
  Number of EFUSE_USRs:                          0 out of       1    0
  Number of FRAME_ECCs:                          0 out of       1    0
  Number of GTXE1s:                              0 out of      20    0
  Number of IBUFDS_GTXE1s:                       0 out of      12    0
  Number of ICAPs:                               0 out of       2    0
  Number of IDELAYCTRLs:                         3 out of      18   16
  Number of IODELAYE1s:                         37 out of     720    5
    Number of LOCed IODELAYE1s:                  2 out of      37    5
  Number of MMCM_ADVs:                           3 out of      12   25
  Number of PCIE_2_0s:                           0 out of       2    0
  Number of STARTUPs:                            1 out of       1  100
  Number of SYSMONs:                             0 out of       1    0
  Number of TEMAC_SINGLEs:                       1 out of       4   25

  Number of RPM macros:           28
Average Fanout of Non-Clock Nets:                3.60

Peak Memory Usage:  1331 MB
Total REAL time to MAP completion:  27 mins 43 secs 
Total CPU time to MAP completion:   27 mins 28 secs 

Mapping completed.
See MAP report file "system_map.mrp" for details.



#----------------------------------------------#
# Starting program par
# par -w -ol high system_map.ncd system.ncd system.pcf 
#----------------------------------------------#
Release 13.4 - par O.87xd (nt)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file <C:/Xilinx/13.4/ISE_DS/EDK/data/parBmgr.acd> with local file
<C:/Xilinx/13.4/ISE_DS/ISE/data/parBmgr.acd>



Constraints file: system.pcf.
Loading device for application Rf_Device from file '6vlx240t.nph' in environment
C:\Xilinx\13.4\ISE_DS\ISE\;C:\Xilinx\13.4\ISE_DS\EDK.
   "system" is an NCD, version 3.2, device xc6vlx240t, package ff1156, speed -1
vvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvv
INFO:Security:56 - Part 'xc6vlx240t' is not a WebPack part.
WARNING:Security:9b - No 'ISE' feature version 2012.01 was available for part 'xc6vlx240t'.
WARNING:Security:42 - Your software subscription period has lapsed. Your current version of Xilinx tools will continue
to function, but you no longer qualify for Xilinx software updates or new releases.
WARNING:Security:42 - Your software subscription period has lapsed. Your current version of Xilinx tools will continue
to function, but you no longer qualify for Xilinx software updates or new releases.

----------------------------------------------------------------------

Initializing temperature to 85.000 Celsius. (default - Range: 0.000 to 85.000 Celsius)
Initializing voltage to 0.950 Volts. (default - Range: 0.950 to 1.050 Volts)


Device speed data version:  "PRODUCTION 1.17 2012-01-07".



Device Utilization Summary:

Slice Logic Utilization:
  Number of Slice Registers:                37,388 out of 301,440   12
    Number used as Flip Flops:              37,341
    Number used as Latches:                      6
    Number used as Latch-thrus:                  0
    Number used as AND/OR logics:               41
  Number of Slice LUTs:                     29,351 out of 150,720   19
    Number used as logic:                   23,293 out of 150,720   15
      Number using O6 output only:          16,555
      Number using O5 output only:             605
      Number using O5 and O6:                6,133
      Number used as ROM:                        0
    Number used as Memory:                   4,320 out of  58,400    7
      Number used as Dual Port RAM:            732
        Number using O6 output only:           208
        Number using O5 output only:            30
        Number using O5 and O6:                494
      Number used as Single Port RAM:            0
      Number used as Shift Register:         3,588
        Number using O6 output only:         2,224
        Number using O5 output only:             1
        Number using O5 and O6:              1,363
    Number used exclusively as route-thrus:  1,738
      Number with same-slice register load:  1,447
      Number with same-slice carry load:       285
      Number with other load:                    6

Slice Logic Distribution:
  Number of occupied Slices:                13,052 out of  37,680   34
  Number of LUT Flip Flop pairs used:       38,848
    Number with an unused Flip Flop:         7,703 out of  38,848   19
    Number with an unused LUT:               9,497 out of  38,848   24
    Number of fully used LUT-FF pairs:      21,648 out of  38,848   55
    Number of slice register sites lost
      to control set restrictions:               0 out of 301,440    0

  A LUT Flip Flop pair for this architecture represents one LUT paired with
  one Flip Flop within a slice.  A control set is a unique combination of
  clock, reset, set, and enable signals for a registered element.
  The Slice Logic Distribution report is not meaningful if the design is
  over-mapped for a non-slice resource or if Placement fails.
  OVERMAPPING of BRAM resources should be ignored if the design is
  over-mapped for a non-BRAM resource or if placement fails.

IO Utilization:
  Number of bonded IOBs:                       168 out of     600   28
    Number of LOCed IOBs:                      166 out of     168   98
    IOB Flip Flops:                             78
    IOB Master Pads:                            12
    IOB Slave Pads:                             12

Specific Feature Utilization:
  Number of RAMB36E1/FIFO36E1s:                242 out of     416   58
    Number using RAMB36E1 only:                242
    Number using FIFO36E1 only:                  0
  Number of RAMB18E1/FIFO18E1s:                 23 out of     832    2
    Number using RAMB18E1 only:                 23
    Number using FIFO18E1 only:                  0
  Number of BUFG/BUFGCTRLs:                     14 out of      32   43
    Number used as BUFGs:                       13
    Number used as BUFGCTRLs:                    1
  Number of ILOGICE1/ISERDESE1s:                47 out of     720    6
    Number used as ILOGICE1s:                   38
    Number used as ISERDESE1s:                   9
  Number of OLOGICE1/OSERDESE1s:                82 out of     720   11
    Number used as OLOGICE1s:                   36
    Number used as OSERDESE1s:                  46
  Number of BSCANs:                              2 out of       4   50
  Number of BUFHCEs:                             0 out of     144    0
  Number of BUFIODQSs:                           2 out of      72    2
  Number of BUFRs:                               3 out of      36    8
    Number of LOCed BUFRs:                       1 out of       3   33
  Number of CAPTUREs:                            0 out of       1    0
  Number of DSP48E1s:                           64 out of     768    8
  Number of EFUSE_USRs:                          0 out of       1    0
  Number of FRAME_ECCs:                          0 out of       1    0
  Number of GTXE1s:                              0 out of      20    0
  Number of IBUFDS_GTXE1s:                       0 out of      12    0
  Number of ICAPs:                               0 out of       2    0
  Number of IDELAYCTRLs:                         3 out of      18   16
  Number of IODELAYE1s:                         37 out of     720    5
    Number of LOCed IODELAYE1s:                  2 out of      37    5
  Number of MMCM_ADVs:                           3 out of      12   25
  Number of PCIE_2_0s:                           0 out of       2    0
  Number of STARTUPs:                            1 out of       1  100
  Number of SYSMONs:                             0 out of       1    0
  Number of TEMAC_SINGLEs:                       1 out of       4   25


Overall effort level (-ol):   High 
Router effort level (-rl):    High 

WARNING:Timing:3223 - Timing constraint TS_ETHERNET_RX_MAC_ACLK_2_TX_MAC_ACLK = MAXDELAY FROM TIMEGRP "phy_clk_rx" TO        TIMEGRP
   "phy_clk_tx" 8 ns DATAPATHONLY; ignored during timing analysis.
WARNING:Timing:3223 - Timing constraint TS_ETHERNET_TX_MAC_ACLK_2_RX_MAC_ACLK = MAXDELAY FROM TIMEGRP "phy_clk_tx" TO        TIMEGRP
   "phy_clk_rx" 8 ns DATAPATHONLY; ignored during timing analysis.
WARNING:Timing:3223 - Timing constraint TS_ETHERNET_RX_MAC_ACLK_2_GTX_CLK = MAXDELAY FROM TIMEGRP "phy_clk_rx" TO        TIMEGRP "clk_gtx" 8
   ns DATAPATHONLY; ignored during timing analysis.
WARNING:Timing:3223 - Timing constraint TS_ETHERNET_GTX_CLK_2_RX_MAC_ACLK = MAXDELAY FROM TIMEGRP "clk_gtx" TO TIMEGRP        "phy_clk_rx" 8
   ns DATAPATHONLY; ignored during timing analysis.
WARNING:Timing:3223 - Timing constraint PATH "TS_CC_AB_path" TIG; ignored during timing analysis.
WARNING:Timing:3223 - Timing constraint PATH "TS_CC_BA_path" TIG; ignored during timing analysis.
INFO:Timing:3386 - Intersecting Constraints found and resolved.  For more information, see the TSI report.  Please consult the Xilinx
   Command Line Tools User Guide for information on generating a TSI report.
Starting initial Timing Analysis.  REAL time: 2 mins 59 secs 
Finished initial Timing Analysis.  REAL time: 3 mins 2 secs 

WARNING:Par:288 - The signal DDR3_SDRAM/DDR3_SDRAM/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dqs[0].u_phy_dqs_iob/u_iobuf_dqs/OB
   has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal axi4_0_S_AWADDR<221> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   XBPM_ADC_dma/XBPM_ADC_dma/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/I_SYNC_FIFOGE
   N_FIFO/V6_S6_AND_LATER.I_SYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   axi4_0/axi4_0/si_converter_bank/gen_conv_slot[6].clock_conv_inst/gen_conv_write_ch.gen_w_async.asyncfifo_w/fifo_gen_inst/U0/xst_fifo_gene
   rator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM6_RAMD_D1_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   DDR3_SDRAM/DDR3_SDRAM/u_memc_ui_top/u_ui_top/ui_rd_data0/not_strict_mode.rd_buf.rd_buffer_ram[3].RAM32M0_RAMD_D1_O has no load.  PAR will
   not attempt to route this signal.
WARNING:Par:288 - The signal
   DDR3_SDRAM/DDR3_SDRAM/u_memc_ui_top/u_ui_top/ui_rd_data0/not_strict_mode.rd_buf.rd_buffer_ram[1].RAM32M0_RAMD_D1_O has no load.  PAR will
   not attempt to route this signal.
WARNING:Par:288 - The signal
   DDR3_SDRAM/DDR3_SDRAM/u_memc_ui_top/u_ui_top/ui_rd_data0/not_strict_mode.rd_buf.rd_buffer_ram[2].RAM32M0_RAMD_D1_O has no load.  PAR will
   not attempt to route this signal.
WARNING:Par:288 - The signal DDR3_SDRAM/DDR3_SDRAM/u_memc_ui_top/u_mem_intfc/mc0/col_mach0/read_fifo.fifo_ram[1].RAM32M0_RAMA_D1_DPO has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal DDR3_SDRAM/DDR3_SDRAM/u_memc_ui_top/u_mem_intfc/mc0/col_mach0/read_fifo.fifo_ram[1].RAM32M0_RAMB_D1_DPO has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal DDR3_SDRAM/DDR3_SDRAM/u_memc_ui_top/u_mem_intfc/mc0/col_mach0/read_fifo.fifo_ram[1].RAM32M0_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal axi4_0_S_AWADDR<193> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal axi4_0_S_AWADDR<219> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   axi4_0/axi4_0/si_converter_bank/gen_conv_slot[6].clock_conv_inst/gen_conv_write_ch.gen_w_async.asyncfifo_w/fifo_gen_inst/U0/xst_fifo_gene
   rator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM3_RAMD_D1_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   axi4_0/axi4_0/si_converter_bank/gen_conv_slot[6].clock_conv_inst/gen_conv_write_ch.gen_w_async.asyncfifo_w/fifo_gen_inst/U0/xst_fifo_gene
   rator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM4_RAMD_D1_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   axi4_0/axi4_0/si_converter_bank/gen_conv_slot[6].clock_conv_inst/gen_conv_write_ch.gen_w_async.asyncfifo_w/fifo_gen_inst/U0/xst_fifo_gene
   rator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM2_RAMD_D1_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   axi4_0/axi4_0/si_converter_bank/gen_conv_slot[6].clock_conv_inst/gen_conv_write_ch.gen_aw_async.asyncfifo_aw/fifo_gen_inst/U0/xst_fifo_ge
   nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM10_RAMB_D1_DPO has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   axi4_0/axi4_0/si_converter_bank/gen_conv_slot[6].clock_conv_inst/gen_conv_write_ch.gen_aw_async.asyncfifo_aw/fifo_gen_inst/U0/xst_fifo_ge
   nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM10_RAMC_D1_DPO has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   axi4_0/axi4_0/si_converter_bank/gen_conv_slot[6].clock_conv_inst/gen_conv_write_ch.gen_aw_async.asyncfifo_aw/fifo_gen_inst/U0/xst_fifo_ge
   nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM10_RAMD_D1_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   axi4_0/axi4_0/si_converter_bank/gen_conv_slot[6].clock_conv_inst/gen_conv_write_ch.gen_aw_async.asyncfifo_aw/fifo_gen_inst/U0/xst_fifo_ge
   nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM7_RAMD_D1_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   DDR3_SDRAM/DDR3_SDRAM/u_memc_ui_top/u_ui_top/ui_rd_data0/not_strict_mode.rd_buf.rd_buffer_ram[4].RAM32M0_RAMD_D1_O has no load.  PAR will
   not attempt to route this signal.
WARNING:Par:288 - The signal
   DDR3_SDRAM/DDR3_SDRAM/u_memc_ui_top/u_ui_top/ui_rd_data0/not_strict_mode.rd_buf.rd_buffer_ram[5].RAM32M0_RAMA_D1_DPO has no load.  PAR
   will not attempt to route this signal.
WARNING:Par:288 - The signal
   DDR3_SDRAM/DDR3_SDRAM/u_memc_ui_top/u_ui_top/ui_rd_data0/not_strict_mode.rd_buf.rd_buffer_ram[5].RAM32M0_RAMB_D1_DPO has no load.  PAR
   will not attempt to route this signal.
WARNING:Par:288 - The signal
   DDR3_SDRAM/DDR3_SDRAM/u_memc_ui_top/u_ui_top/ui_rd_data0/not_strict_mode.rd_buf.rd_buffer_ram[5].RAM32M0_RAMD_D1_O has no load.  PAR will
   not attempt to route this signal.
WARNING:Par:288 - The signal
   DDR3_SDRAM/DDR3_SDRAM/u_memc_ui_top/u_ui_top/ui_rd_data0/not_strict_mode.rd_buf.rd_buffer_ram[0].RAM32M0_RAMD_D1_O has no load.  PAR will
   not attempt to route this signal.
WARNING:Par:288 - The signal DDR3_SDRAM/DDR3_SDRAM/u_memc_ui_top/u_ui_top/ui_rd_data0/not_strict_mode.status_ram.RAM32M0_RAMB_D1_DPO has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal DDR3_SDRAM/DDR3_SDRAM/u_memc_ui_top/u_ui_top/ui_rd_data0/not_strict_mode.status_ram.RAM32M0_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal DDR3_SDRAM/DDR3_SDRAM/u_memc_ui_top/u_mem_intfc/mc0/col_mach0/read_fifo.fifo_ram[0].RAM32M0_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.mi_rmesg_mux_inst/gen_fpga.hl<1> has
   no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.mi_bmesg_mux_inst/gen_fpga.hl<0> has
   no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   axi4_0/axi4_0/si_converter_bank/gen_conv_slot[6].clock_conv_inst/gen_conv_write_ch.gen_w_async.asyncfifo_w/fifo_gen_inst/U0/xst_fifo_gene
   rator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM5_RAMD_D1_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   axi4_0/axi4_0/si_converter_bank/gen_conv_slot[6].clock_conv_inst/gen_conv_write_ch.gen_w_async.asyncfifo_w/fifo_gen_inst/U0/xst_fifo_gene
   rator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1_RAMD_D1_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   axi4_0/axi4_0/si_converter_bank/gen_conv_slot[6].clock_conv_inst/gen_conv_write_ch.gen_aw_async.asyncfifo_aw/fifo_gen_inst/U0/xst_fifo_ge
   nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM6_RAMA_D1_DPO has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   axi4_0/axi4_0/si_converter_bank/gen_conv_slot[6].clock_conv_inst/gen_conv_write_ch.gen_aw_async.asyncfifo_aw/fifo_gen_inst/U0/xst_fifo_ge
   nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM6_RAMD_D1_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal DDR3_SDRAM/DDR3_SDRAM/u_memc_ui_top/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[4].RAM32M0_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal DDR3_SDRAM/DDR3_SDRAM/u_memc_ui_top/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[5].RAM32M0_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal DDR3_SDRAM/DDR3_SDRAM/u_memc_ui_top/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[2].RAM32M0_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal DDR3_SDRAM/DDR3_SDRAM/u_memc_ui_top/u_ui_top/ui_wr_data0/pointer_ram.rams[1].RAM32M0_RAMA_D1_DPO has no load. 
   PAR will not attempt to route this signal.
WARNING:Par:288 - The signal DDR3_SDRAM/DDR3_SDRAM/u_memc_ui_top/u_ui_top/ui_wr_data0/pointer_ram.rams[1].RAM32M0_RAMD_D1_O has no load. 
   PAR will not attempt to route this signal.
WARNING:Par:288 - The signal axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.mi_bmesg_mux_inst/gen_fpga.hl<1> has
   no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   axi4_0/axi4_0/si_converter_bank/gen_conv_slot[6].clock_conv_inst/gen_conv_write_ch.gen_aw_async.asyncfifo_aw/fifo_gen_inst/U0/xst_fifo_ge
   nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM8_RAMD_D1_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.mi_bmesg_mux_inst/gen_fpga.ll<0> has
   no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.mi_rmesg_mux_inst/gen_fpga.hl<2> has
   no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal DDR3_SDRAM/DDR3_SDRAM/u_memc_ui_top/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[1].RAM32M0_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal DDR3_SDRAM/DDR3_SDRAM/u_memc_ui_top/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[0].RAM32M0_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal DDR3_SDRAM/DDR3_SDRAM/u_memc_ui_top/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[3].RAM32M0_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal DDR3_SDRAM/DDR3_SDRAM/u_memc_ui_top/u_ui_top/ui_wr_data0/pointer_ram.rams[0].RAM32M0_RAMA_D1_DPO has no load. 
   PAR will not attempt to route this signal.
WARNING:Par:288 - The signal DDR3_SDRAM/DDR3_SDRAM/u_memc_ui_top/u_ui_top/ui_wr_data0/pointer_ram.rams[0].RAM32M0_RAMD_D1_O has no load. 
   PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[6].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[12].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[1].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[11].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[10].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[0].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.mi_rmesg_mux_inst/gen_fpga.ll<1> has
   no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   axi4_0/axi4_0/si_converter_bank/gen_conv_slot[6].clock_conv_inst/gen_conv_write_ch.gen_aw_async.asyncfifo_aw/fifo_gen_inst/U0/xst_fifo_ge
   nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM9_RAMD_D1_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[7].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[14].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[9].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.mi_bmesg_mux_inst/gen_fpga.ll<1> has
   no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   axi4_0/axi4_0/si_converter_bank/gen_conv_slot[5].clock_conv_inst/gen_conv_write_ch.gen_aw_async.asyncfifo_aw/fifo_gen_inst/U0/xst_fifo_ge
   nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1_RAMC_D1_DPO has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   axi4_0/axi4_0/si_converter_bank/gen_conv_slot[5].clock_conv_inst/gen_conv_write_ch.gen_aw_async.asyncfifo_aw/fifo_gen_inst/U0/xst_fifo_ge
   nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1_RAMD_D1_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   axi4_0/axi4_0/si_converter_bank/gen_conv_slot[6].clock_conv_inst/gen_conv_write_ch.gen_aw_async.asyncfifo_aw/fifo_gen_inst/U0/xst_fifo_ge
   nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1_RAMC_D1_DPO has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   axi4_0/axi4_0/si_converter_bank/gen_conv_slot[6].clock_conv_inst/gen_conv_write_ch.gen_aw_async.asyncfifo_aw/fifo_gen_inst/U0/xst_fifo_ge
   nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1_RAMD_D1_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[8].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[15].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[4].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[13].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[2].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[3].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   axi4_0/axi4_0/si_converter_bank/gen_conv_slot[6].clock_conv_inst/gen_conv_write_ch.gen_aw_async.asyncfifo_aw/fifo_gen_inst/U0/xst_fifo_ge
   nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM5_RAMD_D1_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal microblaze_0_d_bram_ctrl_2_microblaze_0_bram_block_BRAM_Addr<30> has no load.  PAR will not attempt to route
   this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[5].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.mi_rmesg_mux_inst/gen_fpga.ll<2> has
   no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   axi4_0/axi4_0/si_converter_bank/gen_conv_slot[6].clock_conv_inst/gen_conv_write_ch.gen_aw_async.asyncfifo_aw/fifo_gen_inst/U0/xst_fifo_ge
   nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM4_RAMB_D1_DPO has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   axi4_0/axi4_0/si_converter_bank/gen_conv_slot[6].clock_conv_inst/gen_conv_write_ch.gen_aw_async.asyncfifo_aw/fifo_gen_inst/U0/xst_fifo_ge
   nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM4_RAMD_D1_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Mram_cacheline_copy2_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal microblaze_0_i_bram_ctrl_2_microblaze_0_bram_block_BRAM_Addr<0> has no load.  PAR will not attempt to route
   this signal.
WARNING:Par:288 - The signal
   axi4_0/axi4_0/si_converter_bank/gen_conv_slot[5].clock_conv_inst/gen_conv_write_ch.gen_aw_async.asyncfifo_aw/fifo_gen_inst/U0/xst_fifo_ge
   nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM8_RAMD_D1_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal microblaze_0_d_bram_ctrl_2_microblaze_0_bram_block_BRAM_Addr<31> has no load.  PAR will not attempt to route
   this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Mram_cacheline_copy3_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Mram_cacheline_copy4_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal axi4_0_S_AWSIZE<18> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal axi4_0_S_AWSIZE<20> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Mram_cacheline_copy5_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Mram_cacheline_copy1_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   axi4_0/axi4_0/si_converter_bank/gen_conv_slot[5].clock_conv_inst/gen_conv_write_ch.gen_aw_async.asyncfifo_aw/fifo_gen_inst/U0/xst_fifo_ge
   nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM7_RAMD_D1_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   axi4_0/axi4_0/si_converter_bank/gen_conv_slot[5].clock_conv_inst/gen_conv_write_ch.gen_w_async.asyncfifo_w/fifo_gen_inst/U0/xst_fifo_gene
   rator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM10_RAMD_D1_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   axi4_0/axi4_0/si_converter_bank/gen_conv_slot[5].clock_conv_inst/gen_conv_write_ch.gen_aw_async.asyncfifo_aw/fifo_gen_inst/U0/xst_fifo_ge
   nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM6_RAMD_D1_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   axi4_0/axi4_0/si_converter_bank/gen_conv_slot[5].clock_conv_inst/gen_conv_write_ch.gen_w_async.asyncfifo_w/fifo_gen_inst/U0/xst_fifo_gene
   rator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM9_RAMD_D1_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   axi4_0/axi4_0/si_converter_bank/gen_conv_slot[5].clock_conv_inst/gen_conv_write_ch.gen_w_async.asyncfifo_w/fifo_gen_inst/U0/xst_fifo_gene
   rator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM11_RAMD_D1_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   axi4_0/axi4_0/si_converter_bank/gen_conv_slot[5].clock_conv_inst/gen_conv_write_ch.gen_aw_async.asyncfifo_aw/fifo_gen_inst/U0/xst_fifo_ge
   nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM3_RAMA_D1_DPO has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   axi4_0/axi4_0/si_converter_bank/gen_conv_slot[5].clock_conv_inst/gen_conv_write_ch.gen_aw_async.asyncfifo_aw/fifo_gen_inst/U0/xst_fifo_ge
   nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM3_RAMB_D1_DPO has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   axi4_0/axi4_0/si_converter_bank/gen_conv_slot[5].clock_conv_inst/gen_conv_write_ch.gen_aw_async.asyncfifo_aw/fifo_gen_inst/U0/xst_fifo_ge
   nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM3_RAMC_D1_DPO has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   axi4_0/axi4_0/si_converter_bank/gen_conv_slot[5].clock_conv_inst/gen_conv_write_ch.gen_aw_async.asyncfifo_aw/fifo_gen_inst/U0/xst_fifo_ge
   nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM3_RAMD_D1_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   axi4_0/axi4_0/si_converter_bank/gen_conv_slot[5].gen_downsizer.downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fi
   fo_gen_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM_RAMD_D1_O has no load.  PAR will not attempt
   to route this signal.
WARNING:Par:288 - The signal
   axi4_0/axi4_0/si_converter_bank/gen_conv_slot[5].clock_conv_inst/gen_conv_write_ch.gen_aw_async.asyncfifo_aw/fifo_gen_inst/U0/xst_fifo_ge
   nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM9_RAMD_D1_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   axi4_0/axi4_0/si_converter_bank/gen_conv_slot[5].clock_conv_inst/gen_conv_write_ch.gen_aw_async.asyncfifo_aw/fifo_gen_inst/U0/xst_fifo_ge
   nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM5_RAMD_D1_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   axi4_0/axi4_0/si_converter_bank/gen_conv_slot[5].gen_downsizer.downsizer_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_ge
   n_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM3_RAMD_D1_O has no load.  PAR will not attempt to
   route this signal.
WARNING:Par:288 - The signal
   axi4_0/axi4_0/si_converter_bank/gen_conv_slot[5].gen_downsizer.downsizer_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_ge
   n_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1_RAMD_D1_O has no load.  PAR will not attempt to
   route this signal.
WARNING:Par:288 - The signal
   axi4_0/axi4_0/si_converter_bank/gen_conv_slot[5].gen_downsizer.downsizer_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_ge
   n_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM4_RAMD_D1_O has no load.  PAR will not attempt to
   route this signal.
WARNING:Par:288 - The signal
   axi4_0/axi4_0/si_converter_bank/gen_conv_slot[5].clock_conv_inst/gen_conv_write_ch.gen_w_async.asyncfifo_w/fifo_gen_inst/U0/xst_fifo_gene
   rator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM16_RAMD_D1_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   axi4_0/axi4_0/si_converter_bank/gen_conv_slot[5].clock_conv_inst/gen_conv_write_ch.gen_w_async.asyncfifo_w/fifo_gen_inst/U0/xst_fifo_gene
   rator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM12_RAMD_D1_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   axi4_0/axi4_0/si_converter_bank/gen_conv_slot[5].clock_conv_inst/gen_conv_write_ch.gen_w_async.asyncfifo_w/fifo_gen_inst/U0/xst_fifo_gene
   rator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM17_RAMD_D1_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   axi4_0/axi4_0/si_converter_bank/gen_conv_slot[5].clock_conv_inst/gen_conv_write_ch.gen_w_async.asyncfifo_w/fifo_gen_inst/U0/xst_fifo_gene
   rator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM15_RAMD_D1_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   axi4_0/axi4_0/si_converter_bank/gen_conv_slot[5].clock_conv_inst/gen_conv_write_ch.gen_w_async.asyncfifo_w/fifo_gen_inst/U0/xst_fifo_gene
   rator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM5_RAMD_D1_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   axi4_0/axi4_0/si_converter_bank/gen_conv_slot[5].clock_conv_inst/gen_conv_write_ch.gen_w_async.asyncfifo_w/fifo_gen_inst/U0/xst_fifo_gene
   rator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM6_RAMD_D1_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   axi4_0/axi4_0/si_converter_bank/gen_conv_slot[5].clock_conv_inst/gen_conv_write_ch.gen_aw_async.asyncfifo_aw/fifo_gen_inst/U0/xst_fifo_ge
   nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM4_RAMD_D1_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   axi4_0/axi4_0/si_converter_bank/gen_conv_slot[5].gen_downsizer.downsizer_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_ge
   n_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM2_RAMD_D1_O has no load.  PAR will not attempt to
   route this signal.
WARNING:Par:288 - The signal
   axi4_0/axi4_0/si_converter_bank/gen_conv_slot[5].clock_conv_inst/gen_conv_write_ch.gen_w_async.asyncfifo_w/fifo_gen_inst/U0/xst_fifo_gene
   rator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM14_RAMD_D1_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   axi4_0/axi4_0/si_converter_bank/gen_conv_slot[5].clock_conv_inst/gen_conv_write_ch.gen_w_async.asyncfifo_w/fifo_gen_inst/U0/xst_fifo_gene
   rator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM13_RAMD_D1_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   axi4_0/axi4_0/si_converter_bank/gen_conv_slot[5].clock_conv_inst/gen_conv_write_ch.gen_w_async.asyncfifo_w/fifo_gen_inst/U0/xst_fifo_gene
   rator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM8_RAMD_D1_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   axi4_0/axi4_0/si_converter_bank/gen_conv_slot[5].clock_conv_inst/gen_conv_write_ch.gen_w_async.asyncfifo_w/fifo_gen_inst/U0/xst_fifo_gene
   rator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM21_RAMD_D1_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   axi4_0/axi4_0/si_converter_bank/gen_conv_slot[5].clock_conv_inst/gen_conv_write_ch.gen_w_async.asyncfifo_w/fifo_gen_inst/U0/xst_fifo_gene
   rator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM23_RAMD_D1_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   axi4_0/axi4_0/si_converter_bank/gen_conv_slot[5].clock_conv_inst/gen_conv_write_ch.gen_w_async.asyncfifo_w/fifo_gen_inst/U0/xst_fifo_gene
   rator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM7_RAMD_D1_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   axi4_0/axi4_0/si_converter_bank/gen_conv_slot[5].clock_conv_inst/gen_conv_write_ch.gen_aw_async.asyncfifo_aw/fifo_gen_inst/U0/xst_fifo_ge
   nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM10_RAMB_D1_DPO has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   axi4_0/axi4_0/si_converter_bank/gen_conv_slot[5].clock_conv_inst/gen_conv_write_ch.gen_aw_async.asyncfifo_aw/fifo_gen_inst/U0/xst_fifo_ge
   nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM10_RAMC_D1_DPO has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   axi4_0/axi4_0/si_converter_bank/gen_conv_slot[5].clock_conv_inst/gen_conv_write_ch.gen_aw_async.asyncfifo_aw/fifo_gen_inst/U0/xst_fifo_ge
   nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM10_RAMD_D1_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   axi4_0/axi4_0/si_converter_bank/gen_conv_slot[5].gen_downsizer.downsizer_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_ge
   n_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM5_RAMD_D1_O has no load.  PAR will not attempt to
   route this signal.
WARNING:Par:288 - The signal
   ETHERNET_dma/ETHERNET_dma/GEN_SG_ENGINE.I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE/GEN_CH1_UPDATE_Q_IF.GEN_CH1_QUEUE.I_CH1_UPDT_DESC_Q
   UEUE/GEN_Q_FOR_SYNC.I_UPDT_DATA_FIFO/V6_S6_AND_LATER.I_SYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm
   .dm/Mram_RAM5_RAMD_D1_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   axi4_0/axi4_0/si_converter_bank/gen_conv_slot[5].clock_conv_inst/gen_conv_write_ch.gen_w_async.asyncfifo_w/fifo_gen_inst/U0/xst_fifo_gene
   rator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM18_RAMD_D1_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   axi4_0/axi4_0/si_converter_bank/gen_conv_slot[5].clock_conv_inst/gen_conv_write_ch.gen_w_async.asyncfifo_w/fifo_gen_inst/U0/xst_fifo_gene
   rator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM22_RAMD_D1_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   ETHERNET_dma/ETHERNET_dma/GEN_SG_ENGINE.I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE/GEN_CH1_UPDATE_Q_IF.GEN_CH1_QUEUE.I_CH1_UPDT_DESC_Q
   UEUE/GEN_Q_FOR_SYNC.I_UPDT_DATA_FIFO/V6_S6_AND_LATER.I_SYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm
   .dm/Mram_RAM2_RAMD_D1_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   ETHERNET_dma/ETHERNET_dma/GEN_SG_ENGINE.I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE/GEN_CH1_UPDATE_Q_IF.GEN_CH1_QUEUE.I_CH1_UPDT_DESC_Q
   UEUE/GEN_Q_FOR_SYNC.I_UPDT_DATA_FIFO/V6_S6_AND_LATER.I_SYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm
   .dm/Mram_RAM1_RAMA_D1_DPO has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   ETHERNET_dma/ETHERNET_dma/GEN_SG_ENGINE.I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE/GEN_CH1_UPDATE_Q_IF.GEN_CH1_QUEUE.I_CH1_UPDT_DESC_Q
   UEUE/GEN_Q_FOR_SYNC.I_UPDT_DATA_FIFO/V6_S6_AND_LATER.I_SYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm
   .dm/Mram_RAM1_RAMD_D1_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   ETHERNET_dma/ETHERNET_dma/I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_MM2S_SG_IF/updt_desc_reg0<1> has no load.  PAR
   will not attempt to route this signal.
WARNING:Par:288 - The signal
   axi4_0/axi4_0/si_converter_bank/gen_conv_slot[5].clock_conv_inst/gen_conv_write_ch.gen_w_async.asyncfifo_w/fifo_gen_inst/U0/xst_fifo_gene
   rator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM19_RAMD_D1_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   axi4_0/axi4_0/si_converter_bank/gen_conv_slot[5].clock_conv_inst/gen_conv_write_ch.gen_w_async.asyncfifo_w/fifo_gen_inst/U0/xst_fifo_gene
   rator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM20_RAMD_D1_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   axi4_0/axi4_0/si_converter_bank/gen_conv_slot[5].clock_conv_inst/gen_conv_write_ch.gen_w_async.asyncfifo_w/fifo_gen_inst/U0/xst_fifo_gene
   rator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM4_RAMD_D1_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   axi4_0/axi4_0/si_converter_bank/gen_conv_slot[5].clock_conv_inst/gen_conv_write_ch.gen_w_async.asyncfifo_w/fifo_gen_inst/U0/xst_fifo_gene
   rator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM24_RAMD_D1_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   ETHERNET_dma/ETHERNET_dma/GEN_SG_ENGINE.I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE/GEN_CH2_UPDATE_Q_IF.GEN_CH2_QUEUE.I_CH2_UPDT_DESC_Q
   UEUE/GEN_Q_FOR_SYNC.I_UPDT_DATA_FIFO/V6_S6_AND_LATER.I_SYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm
   .dm/Mram_RAM3_RAMD_D1_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   ETHERNET_dma/ETHERNET_dma/GEN_SG_ENGINE.I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE/GEN_CH2_UPDATE_Q_IF.GEN_CH2_QUEUE.I_CH2_UPDT_DESC_Q
   UEUE/GEN_Q_FOR_SYNC.I_UPDT_DATA_FIFO/V6_S6_AND_LATER.I_SYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm
   .dm/Mram_RAM5_RAMD_D1_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   ETHERNET_dma/ETHERNET_dma/GEN_SG_ENGINE.I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE/GEN_CH1_UPDATE_Q_IF.GEN_CH1_QUEUE.I_CH1_UPDT_DESC_Q
   UEUE/GEN_Q_FOR_SYNC.I_UPDT_DATA_FIFO/V6_S6_AND_LATER.I_SYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm
   .dm/Mram_RAM4_RAMD_D1_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   ETHERNET_dma/ETHERNET_dma/GEN_SG_ENGINE.I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE/GEN_CH2_UPDATE_Q_IF.GEN_CH2_QUEUE.I_CH2_UPDT_DESC_Q
   UEUE/GEN_Q_FOR_SYNC.I_UPDT_DATA_FIFO/V6_S6_AND_LATER.I_SYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm
   .dm/Mram_RAM2_RAMD_D1_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   ETHERNET_dma/ETHERNET_dma/GEN_SG_ENGINE.I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE/GEN_CH2_UPDATE_Q_IF.GEN_CH2_QUEUE.I_CH2_UPDT_DESC_Q
   UEUE/GEN_Q_FOR_SYNC.I_UPDT_DATA_FIFO/V6_S6_AND_LATER.I_SYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm
   .dm/Mram_RAM4_RAMD_D1_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   ETHERNET_dma/ETHERNET_dma/GEN_SG_ENGINE.I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE/GEN_CH1_UPDATE_Q_IF.GEN_CH1_QUEUE.I_CH1_UPDT_DESC_Q
   UEUE/GEN_Q_FOR_SYNC.I_UPDT_DATA_FIFO/V6_S6_AND_LATER.I_SYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm
   .dm/Mram_RAM3_RAMD_D1_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   XBPM_DDC_dma/XBPM_DDC_dma/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/I_SYNC_FIFOGE
   N_FIFO/V6_S6_AND_LATER.I_SYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   XBPM_DDC_dma/XBPM_DDC_dma/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/I_SYNC_FIFOGE
   N_FIFO/V6_S6_AND_LATER.I_SYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM2_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   axi4_0/axi4_0/si_converter_bank/gen_conv_slot[5].clock_conv_inst/gen_conv_write_ch.gen_w_async.asyncfifo_w/fifo_gen_inst/U0/xst_fifo_gene
   rator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM3_RAMD_D1_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   ETHERNET_dma/ETHERNET_dma/GEN_SG_ENGINE.I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE/GEN_CH2_UPDATE_Q_IF.GEN_CH2_QUEUE.I_CH2_UPDT_DESC_Q
   UEUE/GEN_Q_FOR_SYNC.I_UPDT_DATA_FIFO/V6_S6_AND_LATER.I_SYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm
   .dm/Mram_RAM1_RAMA_D1_DPO has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   ETHERNET_dma/ETHERNET_dma/GEN_SG_ENGINE.I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE/GEN_CH2_UPDATE_Q_IF.GEN_CH2_QUEUE.I_CH2_UPDT_DESC_Q
   UEUE/GEN_Q_FOR_SYNC.I_UPDT_DATA_FIFO/V6_S6_AND_LATER.I_SYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm
   .dm/Mram_RAM1_RAMD_D1_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   ETHERNET_dma/ETHERNET_dma/I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_S2MM_SG_IF/updt_desc_reg0<1> has no load.  PAR
   will not attempt to route this signal.
WARNING:Par:288 - The signal
   axi4_0/axi4_0/si_converter_bank/gen_conv_slot[5].clock_conv_inst/gen_conv_write_ch.gen_w_async.asyncfifo_w/fifo_gen_inst/U0/xst_fifo_gene
   rator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM2_RAMD_D1_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   axi4_0/axi4_0/si_converter_bank/gen_conv_slot[5].clock_conv_inst/gen_conv_write_ch.gen_w_async.asyncfifo_w/fifo_gen_inst/U0/xst_fifo_gene
   rator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1_RAMA_D1_DPO has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   axi4_0/axi4_0/si_converter_bank/gen_conv_slot[5].clock_conv_inst/gen_conv_write_ch.gen_w_async.asyncfifo_w/fifo_gen_inst/U0/xst_fifo_gene
   rator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1_RAMD_D1_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal axi4_0_S_AWADDR<189> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal axi4_0_S_AWADDR<187> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   ETHERNET_dma/ETHERNET_dma/GEN_SG_ENGINE.I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE/GEN_CH1_UPDATE_Q_IF.GEN_CH1_QUEUE.I_CH1_UPDT_DESC_Q
   UEUE/GEN_Q_FOR_SYNC.I_UPDT_STS_FIFO/V6_S6_AND_LATER.I_SYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.
   dm/Mram_RAM5_RAMD_D1_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   ETHERNET_dma/ETHERNET_dma/GEN_SG_ENGINE.I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE/GEN_CH1_UPDATE_Q_IF.GEN_CH1_QUEUE.I_CH1_UPDT_DESC_Q
   UEUE/GEN_Q_FOR_SYNC.I_UPDT_STS_FIFO/V6_S6_AND_LATER.I_SYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.
   dm/Mram_RAM4_RAMD_D1_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   ETHERNET/ETHERNET/I_EMBEDDED_TOP/RCV_INTFCE_I/RX_AXISTREAM_IF_I/ELASTIC_FIFO/I_BASIC_SFIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv
   _or_sync_fifo.mem/gdm.dm/Mram_RAM4_RAMD_D1_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   ETHERNET/ETHERNET/I_EMBEDDED_TOP/RCV_INTFCE_I/RX_AXISTREAM_IF_I/ELASTIC_FIFO/I_BASIC_SFIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv
   _or_sync_fifo.mem/gdm.dm/Mram_RAM5_RAMD_D1_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   ETHERNET_dma/ETHERNET_dma/I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_STS_STREAM.I_S2MM_STS_STREAM/GEN_SYNC_FIFO.I_STSSTRM_FIFO/V6_S6_AND_LA
   TER.I_SYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM4_RAMD_D1_O has no load.  PAR will
   not attempt to route this signal.
WARNING:Par:288 - The signal
   ETHERNET_dma/ETHERNET_dma/I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_STS_STREAM.I_S2MM_STS_STREAM/GEN_SYNC_FIFO.I_STSSTRM_FIFO/V6_S6_AND_LA
   TER.I_SYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM5_RAMD_D1_O has no load.  PAR will
   not attempt to route this signal.
WARNING:Par:288 - The signal
   ETHERNET_dma/ETHERNET_dma/I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_STS_STREAM.I_S2MM_STS_STREAM/GEN_SYNC_FIFO.I_STSSTRM_FIFO/V6_S6_AND_LA
   TER.I_SYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM2_RAMD_D1_O has no load.  PAR will
   not attempt to route this signal.
WARNING:Par:288 - The signal
   ETHERNET_dma/ETHERNET_dma/I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_STS_STREAM.I_S2MM_STS_STREAM/GEN_SYNC_FIFO.I_STSSTRM_FIFO/V6_S6_AND_LA
   TER.I_SYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM3_RAMD_D1_O has no load.  PAR will
   not attempt to route this signal.
WARNING:Par:288 - The signal
   ETHERNET_dma/ETHERNET_dma/GEN_SG_ENGINE.I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE/GEN_CH1_UPDATE_Q_IF.GEN_CH1_QUEUE.I_CH1_UPDT_DESC_Q
   UEUE/GEN_Q_FOR_SYNC.I_UPDT_STS_FIFO/V6_S6_AND_LATER.I_SYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.
   dm/Mram_RAM1_RAMD_D1_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   ETHERNET_dma/ETHERNET_dma/GEN_SG_ENGINE.I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE/GEN_CH1_UPDATE_Q_IF.GEN_CH1_QUEUE.I_CH1_UPDT_DESC_Q
   UEUE/GEN_Q_FOR_SYNC.I_UPDT_STS_FIFO/V6_S6_AND_LATER.I_SYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.
   dm/Mram_RAM3_RAMD_D1_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   ETHERNET_dma/ETHERNET_dma/GEN_SG_ENGINE.I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE/GEN_CH1_UPDATE_Q_IF.GEN_CH1_QUEUE.I_CH1_UPDT_DESC_Q
   UEUE/GEN_Q_FOR_SYNC.I_UPDT_STS_FIFO/V6_S6_AND_LATER.I_SYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.
   dm/Mram_RAM2_RAMD_D1_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   ETHERNET/ETHERNET/I_EMBEDDED_TOP/RCV_INTFCE_I/RX_AXISTREAM_IF_I/ELASTIC_FIFO/I_BASIC_SFIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv
   _or_sync_fifo.mem/gdm.dm/Mram_RAM2_RAMD_D1_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   ETHERNET/ETHERNET/I_EMBEDDED_TOP/RCV_INTFCE_I/RX_AXISTREAM_IF_I/ELASTIC_FIFO/I_BASIC_SFIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv
   _or_sync_fifo.mem/gdm.dm/Mram_RAM1_RAMD_D1_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   ETHERNET/ETHERNET/I_EMBEDDED_TOP/RCV_INTFCE_I/RX_AXISTREAM_IF_I/ELASTIC_FIFO/I_BASIC_SFIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv
   _or_sync_fifo.mem/gdm.dm/Mram_RAM6_RAMD_D1_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   ETHERNET/ETHERNET/I_EMBEDDED_TOP/RCV_INTFCE_I/RX_AXISTREAM_IF_I/ELASTIC_FIFO/I_BASIC_SFIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv
   _or_sync_fifo.mem/gdm.dm/Mram_RAM3_RAMD_D1_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   ETHERNET_dma/ETHERNET_dma/I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_STS_STREAM.I_S2MM_STS_STREAM/GEN_SYNC_FIFO.I_STSSTRM_FIFO/V6_S6_AND_LA
   TER.I_SYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1_RAMD_D1_O has no load.  PAR will
   not attempt to route this signal.
Starting Router


Phase  1  : 248880 unrouted;      REAL time: 3 mins 30 secs 

Phase  2  : 178492 unrouted;      REAL time: 3 mins 55 secs 

Phase  3  : 54656 unrouted;      REAL time: 5 mins 35 secs 

Phase  4  : 54517 unrouted; (Setup:0, Hold:53809, Component Switching Limit:0)     REAL time: 6 mins 7 secs 

Updating file: system.ncd with current fully routed design.

Phase  5  : 0 unrouted; (Setup:0, Hold:50684, Component Switching Limit:0)     REAL time: 7 mins 40 secs 

Phase  6  : 0 unrouted; (Setup:0, Hold:50684, Component Switching Limit:0)     REAL time: 7 mins 40 secs 

Phase  7  : 0 unrouted; (Setup:0, Hold:50684, Component Switching Limit:0)     REAL time: 7 mins 40 secs 

Phase  8  : 0 unrouted; (Setup:0, Hold:50684, Component Switching Limit:0)     REAL time: 7 mins 40 secs 

Phase  9  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 7 mins 47 secs 

Phase 10  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 8 mins 7 secs 
Total REAL time to Router completion: 8 mins 7 secs 
Total CPU time to Router completion: 8 mins 6 secs 

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

Generating "PAR" statistics.

**************************
Generating Clock Report
**************************

+---------------------+--------------+------+------+------------+-------------+
|        Clock Net    |   Resource   |Locked|Fanout|Net Skew(ns)|Max Delay(ns)|
+---------------------+--------------+------+------+------------+-------------+
|clk_100_0000MHzMMCM0 |              |      |      |            |             |
|                     | BUFGCTRL_X0Y2| No   | 4452 |  0.421     |  2.007      |
+---------------------+--------------+------+------+------------+-------------+
|ETHERNET/ETHERNET/V6 |              |      |      |            |             |
|HARD_SYS.I_TEMAC/GEN |              |      |      |            |             |
|_GMII.I_GMII/tx_mac_ |              |      |      |            |             |
|            aclk_int | BUFGCTRL_X0Y0| No   |  107 |  0.270     |  1.891      |
+---------------------+--------------+------+------+------------+-------------+
|bpm_ddc_0_dma_debug_ |              |      |      |            |             |
|             clk_o_0 | BUFGCTRL_X0Y5| No   | 1851 |  0.426     |  2.006      |
+---------------------+--------------+------+------+------------+-------------+
|clk_200_0000MHzMMCM0 |              |      |      |            |             |
|                     | BUFGCTRL_X0Y3| No   | 1152 |  0.368     |  1.952      |
+---------------------+--------------+------+------+------------+-------------+
|fmc150_if_dma_0/fmc1 |              |      |      |            |             |
|50_if_dma_0/USER_LOG |              |      |      |            |             |
|IC_I/cmp_fmc150_test |              |      |      |            |             |
|       bench/adc_str |  Regional Clk| No   |   37 |  0.156     |  1.014      |
+---------------------+--------------+------+------+------------+-------------+
|    SysACE_CLK_BUFGP | BUFGCTRL_X0Y6| No   |   37 |  0.318     |  2.016      |
+---------------------+--------------+------+------+------------+-------------+
|     clk_125_0000MHz | BUFGCTRL_X0Y1| No   |   11 |  0.214     |  1.891      |
+---------------------+--------------+------+------+------------+-------------+
|microblaze_0_debug_D |              |      |      |            |             |
|              bg_Clk |BUFGCTRL_X0Y28| No   |   65 |  0.253     |  1.936      |
+---------------------+--------------+------+------+------------+-------------+
|bpm_ddc_0_bpm_ddc_de |              |      |      |            |             |
|         bug_clk_o_0 |BUFGCTRL_X0Y31| No   | 4053 |  0.465     |  2.047      |
+---------------------+--------------+------+------+------------+-------------+
|fmc150_if_dma_0/fmc1 |              |      |      |            |             |
|50_if_dma_0/USER_LOG |              |      |      |            |             |
|IC_I/cmp_fmc150_test |              |      |      |            |             |
|bench/cmp_fmc150_ctr |              |      |      |            |             |
|l/cdce72010_ctrl_ins |              |      |      |            |             |
|    t/clk_div_3_BUFG |BUFGCTRL_X0Y26| No   |   29 |  0.250     |  1.851      |
+---------------------+--------------+------+------+------------+-------------+
|fmc150_if_dma_0/fmc1 |              |      |      |            |             |
|50_if_dma_0/USER_LOG |              |      |      |            |             |
|IC_I/cmp_fmc150_test |              |      |      |            |             |
|bench/cmp_fmc150_ctr |              |      |      |            |             |
|l/cdce72010_ctrl_ins |              |      |      |            |             |
|   t/serial_clk_BUFG |BUFGCTRL_X0Y25| No   |  104 |  0.258     |  1.840      |
+---------------------+--------------+------+------+------------+-------------+
|clk_400_0000MHzMMCM0 |              |      |      |            |             |
|                     | BUFGCTRL_X0Y4| No   |   45 |  0.136     |  1.901      |
+---------------------+--------------+------+------+------------+-------------+
|DDR3_SDRAM/DDR3_SDRA |              |      |      |            |             |
|M/u_memc_ui_top/u_me |              |      |      |            |             |
|m_intfc/phy_top0/clk |              |      |      |            |             |
|           _rsync<0> |  Regional Clk|Yes   |   99 |  0.126     |  0.965      |
+---------------------+--------------+------+------+------------+-------------+
|fmc150_if_dma_0/fmc1 |              |      |      |            |             |
|50_if_dma_0/USER_LOG |              |      |      |            |             |
|IC_I/cmp_fmc150_test |              |      |      |            |             |
|    bench/clk_adc_2x |BUFGCTRL_X0Y30| No   |   10 |  0.021     |  1.736      |
+---------------------+--------------+------+------+------------+-------------+
|chipscope_icon_0_con |              |      |      |            |             |
|            trol0<0> |BUFGCTRL_X0Y27| No   |  470 |  0.382     |  2.048      |
+---------------------+--------------+------+------+------------+-------------+
|ETHERNET/ETHERNET/V6 |              |      |      |            |             |
|HARD_SYS.I_TEMAC/GEN |              |      |      |            |             |
|_GMII.I_GMII/rx_mac_ |              |      |      |            |             |
|            aclk_int |  Regional Clk| No   |  221 |  0.190     |  1.239      |
+---------------------+--------------+------+------+------------+-------------+
|ETHERNET/ETHERNET/V6 |              |      |      |            |             |
|HARD_SYS.I_TEMAC/GEN |              |      |      |            |             |
|_GMII.I_GMII/gmii_in |              |      |      |            |             |
|terface/gmii_rx_clk_ |              |      |      |            |             |
|               bufio |         Local|      |   10 |  0.011     |  1.299      |
+---------------------+--------------+------+------+------------+-------------+
|clk_400_0000MHzMMCM0 |              |      |      |            |             |
|     _nobuf_varphase |         Local|      |    2 |  0.011     |  1.272      |
+---------------------+--------------+------+------+------------+-------------+
|clock_generator_0/cl |              |      |      |            |             |
|ock_generator_0/MMCM |              |      |      |            |             |
|0_INST/MMCM_ADV_inst |              |      |      |            |             |
|          _ML_NEW_I1 |         Local|      |    3 |  0.000     |  1.313      |
+---------------------+--------------+------+------+------------+-------------+
|clock_generator_0/cl |              |      |      |            |             |
|ock_generator_0/MMCM |              |      |      |            |             |
|0_INST/MMCM_ADV_inst |              |      |      |            |             |
|         _ML_NEW_OUT |         Local|      |    2 |  0.000     |  0.531      |
+---------------------+--------------+------+------+------------+-------------+
|DDR3_SDRAM/DDR3_SDRA |              |      |      |            |             |
|M/u_memc_ui_top/u_me |              |      |      |            |             |
|m_intfc/phy_top0/clk |              |      |      |            |             |
|                _cpt |         Local|      |   18 |  0.011     |  1.310      |
+---------------------+--------------+------+------+------------+-------------+
|axi4lite_0_M_BRESP<2 |              |      |      |            |             |
|                  0> |         Local|      |  362 |  0.000     |  4.126      |
+---------------------+--------------+------+------+------------+-------------+
|        bscan_update |         Local|      |   21 |  3.684     |  5.013      |
+---------------------+--------------+------+------+------------+-------------+
|clock_generator_0/cl |              |      |      |            |             |
|ock_generator_0/MMCM |              |      |      |            |             |
|2_INST/MMCM_ADV_inst |              |      |      |            |             |
|          _ML_NEW_I1 |         Local|      |    3 |  0.000     |  2.214      |
+---------------------+--------------+------+------+------------+-------------+
|clock_generator_0/cl |              |      |      |            |             |
|ock_generator_0/MMCM |              |      |      |            |             |
|2_INST/MMCM_ADV_inst |              |      |      |            |             |
|         _ML_NEW_OUT |         Local|      |    2 |  0.000     |  0.562      |
+---------------------+--------------+------+------+------------+-------------+
|chipscope_icon_0/chi |              |      |      |            |             |
|pscope_icon_0/i_chip |              |      |      |            |             |
|scope_icon_0/U0/iUPD |              |      |      |            |             |
|             ATE_OUT |         Local|      |    1 |  0.000     |  1.364      |
+---------------------+--------------+------+------+------------+-------------+
|fmc150_if_dma_0/fmc1 |              |      |      |            |             |
|50_if_dma_0/USER_LOG |              |      |      |            |             |
|IC_I/cmp_fmc150_test |              |      |      |            |             |
|bench/cmp_mmcm_adc_M |              |      |      |            |             |
|            L_NEW_I1 |         Local|      |    3 |  0.000     |  2.375      |
+---------------------+--------------+------+------+------------+-------------+
|fmc150_if_dma_0/fmc1 |              |      |      |            |             |
|50_if_dma_0/USER_LOG |              |      |      |            |             |
|IC_I/cmp_fmc150_test |              |      |      |            |             |
|bench/cmp_mmcm_adc_M |              |      |      |            |             |
|           L_NEW_OUT |         Local|      |    2 |  0.000     |  0.476      |
+---------------------+--------------+------+------+------------+-------------+
|MMCM_PHASE_CALIBRATI |              |      |      |            |             |
|ON_ML_LUT2_252_ML_NE |              |      |      |            |             |
|               W_CLK |         Local|      |    3 |  0.271     |  0.620      |
+---------------------+--------------+------+------+------------+-------------+
|MMCM_PHASE_CALIBRATI |              |      |      |            |             |
|ON_ML_LUT2_244_ML_NE |              |      |      |            |             |
|               W_CLK |         Local|      |    2 |  0.000     |  0.469      |
+---------------------+--------------+------+------+------------+-------------+
|MMCM_PHASE_CALIBRATI |              |      |      |            |             |
|ON_ML_LUT2_236_ML_NE |              |      |      |            |             |
|               W_CLK |         Local|      |    3 |  0.141     |  0.493      |
+---------------------+--------------+------+------+------------+-------------+
|chipscope_icon_0_con |              |      |      |            |             |
|           trol1<13> |         Local|      |    5 |  0.000     |  0.624      |
+---------------------+--------------+------+------+------------+-------------+
|chipscope_icon_0_con |              |      |      |            |             |
|           trol0<13> |         Local|      |    4 |  0.000     |  0.345      |
+---------------------+--------------+------+------+------------+-------------+
|chipscope_icon_0_con |              |      |      |            |             |
|           trol2<13> |         Local|      |    5 |  0.000     |  0.361      |
+---------------------+--------------+------+------+------------+-------------+
|RS232_Uart_1_Interru |              |      |      |            |             |
|                  pt |         Local|      |    1 |  0.000     |  1.463      |
+---------------------+--------------+------+------+------------+-------------+

* Net Skew is the difference between the minimum and maximum routing
only delays for the net. Note this is different from Clock Skew which
is reported in TRCE timing report. Clock Skew is the difference between
the minimum and maximum path delays which includes logic delays.

* The fanout is the number of component pins not the individual BEL loads,
for example SLICE loads not FF loads.

Timing Score: 0 (Setup: 0, Hold: 0, Component Switching Limit: 0)

Number of Timing Constraints that were not applied: 34

Asterisk (*) preceding a constraint indicates it was not met.
   This may be due to a setup or hold violation.

----------------------------------------------------------------------------------------------------------
  Constraint                                |    Check    | Worst Case |  Best Case | Timing |   Timing   
                                            |             |    Slack   | Achievable | Errors |    Score   
----------------------------------------------------------------------------------------------------------
  TS_clock_generator_0_clock_generator_0_SI | SETUP       |     0.009ns|     6.657ns|       0|           0
  G_MMCM0_CLKOUT4 = PERIOD TIMEGRP          | HOLD        |     0.004ns|            |       0|           0
  "clock_generator_0_clock_generator_0_SIG_ |             |            |            |        |            
  MMCM0_CLKOUT4" TS_sys_clk_pin         * 0 |             |            |            |        |            
  .75 HIGH 50|             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_clock_generator_0_clock_generator_0_SI | SETUP       |     0.058ns|     9.942ns|       0|           0
  G_MMCM0_CLKOUT0 = PERIOD TIMEGRP          | HOLD        |     0.015ns|            |       0|           0
  "clock_generator_0_clock_generator_0_SIG_ |             |            |            |        |            
  MMCM0_CLKOUT0" TS_sys_clk_pin         * 0 |             |            |            |        |            
  .5 HIGH 50|             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_fmc150_if_dma_0_fmc150_if_dma_0_USER_L | SETUP       |     0.059ns|    10.113ns|       0|           0
  OGIC_I_cmp_fmc150_testbench_adc_str_out_1 | HOLD        |     0.002ns|            |       0|           0
           = PERIOD TIMEGRP         "fmc150 |             |            |            |        |            
  _if_dma_0_fmc150_if_dma_0_USER_LOGIC_I_cm |             |            |            |        |            
  p_fmc150_testbench_adc_str_out_1"         |             |            |            |        |            
   TS_fmc150_if_dma_0_adc_clk_ab_p HIGH 50|             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_clock_generator_0_clock_generator_0_SI | SETUP       |     0.200ns|     4.800ns|       0|           0
  G_MMCM0_CLKOUT1 = PERIOD TIMEGRP          | HOLD        |     0.051ns|            |       0|           0
  "clock_generator_0_clock_generator_0_SIG_ |             |            |            |        |            
  MMCM0_CLKOUT1" TS_sys_clk_pin         HIG |             |            |            |        |            
  H 50|             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_ETHERNET_ref_clk = PERIOD TIMEGRP "ref | MINPERIOD   |     0.239ns|     4.761ns|       0|           0
  _clk" 5 ns HIGH 50|             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  COMP "ETHERNET_RXD<1>" OFFSET = IN 2.875  | SETUP       |     0.556ns|     2.319ns|       0|           0
  ns VALID 3 ns BEFORE COMP         "ETHERN | HOLD        |     0.599ns|            |       0|           0
  ET_RX_CLK"                                |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  COMP "ETHERNET_RXD<4>" OFFSET = IN 2.744  | SETUP       |     0.557ns|     2.187ns|       0|           0
  ns VALID 3 ns BEFORE COMP         "ETHERN | HOLD        |     0.657ns|            |       0|           0
  ET_RX_CLK"                                |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  COMP "ETHERNET_RXD<2>" OFFSET = IN 2.872  | SETUP       |     0.559ns|     2.313ns|       0|           0
  ns VALID 3 ns BEFORE COMP         "ETHERN | HOLD        |     0.597ns|            |       0|           0
  ET_RX_CLK"                                |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  COMP "ETHERNET_RXD<5>" OFFSET = IN 2.904  | SETUP       |     0.567ns|     2.337ns|       0|           0
  ns VALID 3 ns BEFORE COMP         "ETHERN | HOLD        |     0.589ns|            |       0|           0
  ET_RX_CLK"                                |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  COMP "ETHERNET_RXD<7>" OFFSET = IN 2.985  | SETUP       |     0.578ns|     2.407ns|       0|           0
  ns VALID 3 ns BEFORE COMP         "ETHERN | HOLD        |     0.555ns|            |       0|           0
  ET_RX_CLK"                                |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  COMP "ETHERNET_RXD<6>" OFFSET = IN 2.998  | SETUP       |     0.586ns|     2.412ns|       0|           0
  ns VALID 3 ns BEFORE COMP         "ETHERN | HOLD        |     0.545ns|            |       0|           0
  ET_RX_CLK"                                |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  COMP "ETHERNET_RXD<3>" OFFSET = IN 2.615  | SETUP       |     0.610ns|     2.005ns|       0|           0
  ns VALID 3 ns BEFORE COMP         "ETHERN | HOLD        |     0.659ns|            |       0|           0
  ET_RX_CLK"                                |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  COMP "ETHERNET_RX_DV" OFFSET = IN 2.791 n | SETUP       |     0.612ns|     2.179ns|       0|           0
  s VALID 3 ns BEFORE COMP         "ETHERNE | HOLD        |     0.592ns|            |       0|           0
  T_RX_CLK"                                 |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  COMP "ETHERNET_RXD<0>" OFFSET = IN 2.435  | SETUP       |     0.613ns|     1.822ns|       0|           0
  ns VALID 3 ns BEFORE COMP         "ETHERN | HOLD        |     0.699ns|            |       0|           0
  ET_RX_CLK"                                |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  COMP "ETHERNET_RX_ER" OFFSET = IN 2.192 n | SETUP       |     0.688ns|     1.504ns|       0|           0
  s VALID 3 ns BEFORE COMP         "ETHERNE | HOLD        |     0.713ns|            |       0|           0
  T_RX_CLK"                                 |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_ETHERNET_AXI4LITE_CLK_2_REF_CLK = MAXD | SETUP       |     0.713ns|     4.287ns|       0|           0
  ELAY FROM TIMEGRP "axi4lite_clk" TO       | HOLD        |     0.105ns|            |       0|           0
     TIMEGRP "clk_ref_clk" 5 ns DATAPATHONL |             |            |            |        |            
  Y                                         |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_clock_generator_0_clock_generator_0_SI | MINPERIOD   |     1.071ns|     1.429ns|       0|           0
  G_MMCM0_CLKOUT2 = PERIOD TIMEGRP          |             |            |            |        |            
  "clock_generator_0_clock_generator_0_SIG_ |             |            |            |        |            
  MMCM0_CLKOUT2" TS_sys_clk_pin         * 2 |             |            |            |        |            
   HIGH 50|             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_ | MINLOWPULSE |     2.200ns|     2.800ns|       0|           0
  pin" 200 MHz HIGH 50|             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_DDR3_SDRAM_clk_rsync = PERIOD TIMEGRP  | SETUP       |     1.306ns|     3.694ns|       0|           0
  "TNM_DDR3_SDRAM_clk_rsync" 5 ns HIGH      | HOLD        |     0.050ns|            |       0|           0
      50|             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_ETHERNET_AXI4LITE_CLK_2_GTX_CLK = MAXD | SETUP       |     2.075ns|     5.925ns|       0|           0
  ELAY FROM TIMEGRP "axi4lite_clk" TO       | HOLD        |     0.135ns|            |       0|           0
     TIMEGRP "clk_gtx" 8 ns DATAPATHONLY    |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_ETHERNET_v6_emac_v2_1_clk_phy_rx = PER | SETUP       |     2.240ns|     5.260ns|       0|           0
  IOD TIMEGRP "v6_emac_v2_1_clk_phy_rx"     | HOLD        |     0.040ns|            |       0|           0
       7.5 ns HIGH 50|             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_XBPM_ADC_dma_S2MM_AXIS_S2P = MAXDELAY  | SETUP       |     2.291ns|     4.375ns|       0|           0
  FROM TIMEGRP "s_axi_lite_aclk" TO         | HOLD        |     0.107ns|            |       0|           0
   TIMEGRP "m_axi_s2mm_aclk" 6.666 ns DATAP |             |            |            |        |            
  ATHONLY                                   |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_clock_generator_0_clock_generator_0_SI | SETUP       |     2.352ns|     5.648ns|       0|           0
  G_MMCM2_CLKOUT0 = PERIOD TIMEGRP          | HOLD        |     0.039ns|            |       0|           0
  "clock_generator_0_clock_generator_0_SIG_ |             |            |            |        |            
  MMCM2_CLKOUT0" TS_sys_clk_pin         * 0 |             |            |            |        |            
  .625 HIGH 50|             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_DDR3_SDRAM_clk_rsync_rise_to_fall = MA | SETUP       |     2.969ns|     2.031ns|       0|           0
  XDELAY FROM TIMEGRP         "TG_DDR3_SDRA | HOLD        |     0.305ns|            |       0|           0
  M_clk_rsync_rise" TO TIMEGRP         "TG_ |             |            |            |        |            
  DDR3_SDRAM_clk_rsync_fall" 5 ns           |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_fmc150_if_dma_0_fmc150_if_dma_0_USER_L | MINPERIOD   |     3.657ns|     1.429ns|       0|           0
  OGIC_I_cmp_fmc150_testbench_adc_str_2x_ou |             |            |            |        |            
  t_0         = PERIOD TIMEGRP         "fmc |             |            |            |        |            
  150_if_dma_0_fmc150_if_dma_0_USER_LOGIC_I |             |            |            |        |            
  _cmp_fmc150_testbench_adc_str_2x_out_0"   |             |            |            |        |            
         TS_fmc150_if_dma_0_adc_clk_ab_n *  |             |            |            |        |            
  2 HIGH 50|             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_fmc150_if_dma_0_fmc150_if_dma_0_USER_L | MINPERIOD   |     3.657ns|     1.429ns|       0|           0
  OGIC_I_cmp_fmc150_testbench_adc_str_2x_ou |             |            |            |        |            
  t_1         = PERIOD TIMEGRP         "fmc |             |            |            |        |            
  150_if_dma_0_fmc150_if_dma_0_USER_LOGIC_I |             |            |            |        |            
  _cmp_fmc150_testbench_adc_str_2x_out_1"   |             |            |            |        |            
         TS_fmc150_if_dma_0_adc_clk_ab_p *  |             |            |            |        |            
  2 HIGH 50|             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_fmc150_if_dma_0_adc_clk_ab_p = PERIOD  | SETUP       |     6.887ns|     3.285ns|       0|           0
  TIMEGRP         "fmc150_if_dma_0_adc_clk_ | HOLD        |     0.230ns|            |       0|           0
  ab_p" 98.304 MHz HIGH 50| MINLOWPULSE |     4.172ns|     6.000ns|       0|           0
----------------------------------------------------------------------------------------------------------
  TS_fmc150_if_dma_0_adc_clk_ab_n = PERIOD  | MINLOWPULSE |     4.172ns|     6.000ns|       0|           0
  TIMEGRP         "fmc150_if_dma_0_adc_clk_ |             |            |            |        |            
  ab_n" 98.304 MHz HIGH 50|             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_ETHERNET_AXI4LITECLKS_2_RX_MAC_ACLK =  | SETUP       |     4.009ns|     3.991ns|       0|           0
  MAXDELAY FROM TIMEGRP "axi4lite_clk"      | HOLD        |     0.115ns|            |       0|           0
      TO TIMEGRP "phy_clk_rx" 8 ns DATAPATH |             |            |            |        |            
  ONLY                                      |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TIMEGRP "TMN_fmc150_if_dma_chb_n" OFFSET  | SETUP       |     4.019ns|     1.068ns|       0|           0
  = IN 5.087 ns VALID 10.173 ns BEFORE      | HOLD        |     4.804ns|            |       0|           0
      COMP "fmc150_if_dma_0_adc_clk_ab_n" " |             |            |            |        |            
  RISING"                                   |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TIMEGRP "TMN_fmc150_if_dma_chb_p" OFFSET  | SETUP       |     4.019ns|     1.068ns|       0|           0
  = IN 5.087 ns VALID 10.173 ns BEFORE      | HOLD        |     4.804ns|            |       0|           0
      COMP "fmc150_if_dma_0_adc_clk_ab_p" " |             |            |            |        |            
  RISING"                                   |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TIMEGRP "TMN_fmc150_if_dma_cha_p" OFFSET  | SETUP       |     4.037ns|     1.050ns|       0|           0
  = IN 5.087 ns VALID 10.173 ns BEFORE      | HOLD        |     4.822ns|            |       0|           0
      COMP "fmc150_if_dma_0_adc_clk_ab_p" " |             |            |            |        |            
  RISING"                                   |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TIMEGRP "TMN_fmc150_if_dma_cha_n" OFFSET  | SETUP       |     4.037ns|     1.050ns|       0|           0
  = IN 5.087 ns VALID 10.173 ns BEFORE      | HOLD        |     4.822ns|            |       0|           0
      COMP "fmc150_if_dma_0_adc_clk_ab_n" " |             |            |            |        |            
  RISING"                                   |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_ETHERNET_REF_CLK_2_AXI4LITE_CLK = MAXD | SETUP       |     4.490ns|     5.510ns|       0|           0
  ELAY FROM TIMEGRP "clk_ref_clk" TO        | HOLD        |     0.167ns|            |       0|           0
    TIMEGRP "axi4lite_clk" 10 ns DATAPATHON |             |            |            |        |            
  LY                                        |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_SysACE_CLK = PERIOD TIMEGRP "SysACE_CL | SETUP       |     4.678ns|     5.322ns|       0|           0
  K" 10 ns HIGH 50| HOLD        |     0.091ns|            |       0|           0
----------------------------------------------------------------------------------------------------------
  TS_ETHERNET_v6_emac_v2_1_clk_ref_gtx = PE | MINHIGHPULSE|     5.600ns|     2.400ns|       0|           0
  RIOD TIMEGRP         "v6_emac_v2_1_clk_re |             |            |            |        |            
  f_gtx" 8 ns HIGH 50|             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_XBPM_ADC_dma_S2MM_AXIS_P2S = MAXDELAY  | SETUP       |     5.664ns|     4.336ns|       0|           0
  FROM TIMEGRP "m_axi_s2mm_aclk" TO         | HOLD        |     0.036ns|            |       0|           0
   TIMEGRP "s_axi_lite_aclk" 10 ns DATAPATH |             |            |            |        |            
  ONLY                                      |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_ETHERNET_v6_emac_v2_1_clk_ref_mux = PE | MINPERIOD   |     5.778ns|     2.222ns|       0|           0
  RIOD TIMEGRP         "v6_emac_v2_1_clk_re |             |            |            |        |            
  f_mux" TS_ETHERNET_v6_emac_v2_1_clk_ref_g |             |            |            |        |            
  tx HIGH         50|             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_DDR3_SDRAM_MC_PHY_INIT_SEL = MAXDELAY  | SETUP       |     6.268ns|     3.732ns|       0|           0
  FROM TIMEGRP         "TNM_DDR3_SDRAM_PHY_ | HOLD        |     0.275ns|            |       0|           0
  INIT_SEL" TO TIMEGRP "FFS" 10 ns          |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_ETHERNET_GTX_CLK_2_AXI4LITE_CLK = MAXD | SETUP       |     7.260ns|     2.740ns|       0|           0
  ELAY FROM TIMEGRP "clk_gtx" TO         TI | HOLD        |     0.102ns|            |       0|           0
  MEGRP "axi4lite_clk" 10 ns DATAPATHONLY   |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_ETHERNET_host_clk = PERIOD TIMEGRP "ho | MINPERIOD   |     7.500ns|     2.500ns|       0|           0
  st" 10 ns HIGH 50|             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_fmc150_if_dma_0_fmc150_if_dma_0_USER_L | MINPERIOD   |     7.672ns|     2.500ns|       0|           0
  OGIC_I_cmp_fmc150_testbench_adc_str_out_0 |             |            |            |        |            
           = PERIOD TIMEGRP         "fmc150 |             |            |            |        |            
  _if_dma_0_fmc150_if_dma_0_USER_LOGIC_I_cm |             |            |            |        |            
  p_fmc150_testbench_adc_str_out_0"         |             |            |            |        |            
   TS_fmc150_if_dma_0_adc_clk_ab_n HIGH 50|             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_ETHERNET_RX_MAC_ACLK_2_AXI4LITECLKS =  | MAXDELAY    |     8.109ns|     1.891ns|       0|           0
  MAXDELAY FROM TIMEGRP "phy_clk_rx" TO     | HOLD        |     0.110ns|            |       0|           0
       TIMEGRP "axi4lite_clk" 10 ns DATAPAT |             |            |            |        |            
  HONLY                                     |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  PATH "TS_axi4_0_reset_resync_path" TIG    | MAXDELAY    |         N/A|     4.956ns|     N/A|           0
----------------------------------------------------------------------------------------------------------
  TS_axi4_0_MI0_sync_clock_conv_outbound =  | N/A         |         N/A|         N/A|     N/A|         N/A
  MAXDELAY FROM TIMEGRP         "axi4_0_MI0 |             |            |            |        |            
  _clock_conv_otherclk_local" TO TIMEGRP    |             |            |            |        |            
        "axi4_0_MI0_clock_conv_ACLK_global" |             |            |            |        |            
   10 ns                                    |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_axi4_0_MI0_sync_clock_conv_inbound = M | N/A         |         N/A|         N/A|     N/A|         N/A
  AXDELAY FROM TIMEGRP         "axi4_0_MI0_ |             |            |            |        |            
  clock_conv_ACLK_global" TO TIMEGRP        |             |            |            |        |            
    "axi4_0_MI0_clock_conv_otherclk_local"  |             |            |            |        |            
  10 ns                                     |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_axi4_0_MI0_sync_clock_conv_intrans = M | N/A         |         N/A|         N/A|     N/A|         N/A
  AXDELAY FROM TIMEGRP         "axi4_0_MI0_ |             |            |            |        |            
  clock_conv_otherclk_global" TO TIMEGRP    |             |            |            |        |            
        "axi4_0_MI0_clock_conv_ACLK_local"  |             |            |            |        |            
  10 ns                                     |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_axi4_0_MI0_sync_clock_conv_outtrans =  | N/A         |         N/A|         N/A|     N/A|         N/A
  MAXDELAY FROM TIMEGRP         "axi4_0_MI0 |             |            |            |        |            
  _clock_conv_ACLK_local" TO TIMEGRP        |             |            |            |        |            
    "axi4_0_MI0_clock_conv_otherclk_global" |             |            |            |        |            
   10 ns                                    |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  PATH "TS_TIG_microblaze_0_Interrupt_path" | SETUP       |         N/A|     1.706ns|     N/A|           0
   TIG                                      |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  PATH "TS_TIG_microblaze_0_Reset_path" TIG | SETUP       |         N/A|     2.774ns|     N/A|           0
----------------------------------------------------------------------------------------------------------
  PATH "TS_TIG_DDR3_SDRAM_IODELAY_CTRL_RST_ | SETUP       |         N/A|     1.004ns|     N/A|           0
  SYNCH_path" TIG                           |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  PATH "TS_TIG_DDR3_SDRAM_IODELAY_CTRL_RDY_ | SETUP       |         N/A|     0.847ns|     N/A|           0
  O_SYNCH_path" TIG                         |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_axi4_0_async_clock_conv = MAXDELAY FRO | N/A         |         N/A|         N/A|     N/A|         N/A
  M TIMEGRP "RAMS" TO TIMEGRP         "axi4 |             |            |            |        |            
  _0_async_clock_conv_FFDEST" 10 ns DATAPAT |             |            |            |        |            
  HONLY                                     |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  PATH "TS_axi4lite_0_reset_resync_path" TI | MAXDELAY    |         N/A|     4.829ns|     N/A|           0
  G                                         |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_XBPM_DDC_dma_S2MM_AXIS_P2S = MAXDELAY  | N/A         |         N/A|         N/A|     N/A|         N/A
  FROM TIMEGRP "m_axi_s2mm_aclk" TO         |             |            |            |        |            
   TIMEGRP "s_axi_lite_aclk" 10 ns DATAPATH |             |            |            |        |            
  ONLY                                      |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  PATH "TS_TIG_microblaze_0_dlmb_POR_FF_I_p | SETUP       |         N/A|     2.280ns|     N/A|           0
  ath" TIG                                  |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  PATH "TS_TIG_microblaze_0_ilmb_POR_FF_I_p | SETUP       |         N/A|     3.100ns|     N/A|           0
  ath" TIG                                  |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_XBPM_DDC_dma_S2MM_AXIS_S2P = MAXDELAY  | N/A         |         N/A|         N/A|     N/A|         N/A
  FROM TIMEGRP "s_axi_lite_aclk" TO         |             |            |            |        |            
   TIMEGRP "m_axi_s2mm_aclk" 6.666 ns DATAP |             |            |            |        |            
  ATHONLY                                   |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_ETHERNET_AXISTREAMCLKS_2_TX_MAC_ACLK = | N/A         |         N/A|         N/A|     N/A|         N/A
   MAXDELAY FROM TIMEGRP         "axistream |             |            |            |        |            
  _clk" TO TIMEGRP "phy_clk_tx" 8 ns DATAPA |             |            |            |        |            
  THONLY                                    |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_ETHERNET_TX_MAC_ACLK_2_AXISTREAMCLKS = | N/A         |         N/A|         N/A|     N/A|         N/A
   MAXDELAY FROM TIMEGRP "phy_clk_tx"       |             |            |            |        |            
     TO TIMEGRP "axistream_clk" 10 ns DATAP |             |            |            |        |            
  ATHONLY                                   |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_ETHERNET_AXI4LITECLKS_2_TX_MAC_ACLK =  | N/A         |         N/A|         N/A|     N/A|         N/A
  MAXDELAY FROM TIMEGRP "axi4lite_clk"      |             |            |            |        |            
      TO TIMEGRP "phy_clk_tx" 8 ns DATAPATH |             |            |            |        |            
  ONLY                                      |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_ETHERNET_TX_MAC_ACLK_2_AXI4LITECLKS =  | N/A         |         N/A|         N/A|     N/A|         N/A
  MAXDELAY FROM TIMEGRP "phy_clk_tx" TO     |             |            |            |        |            
       TIMEGRP "axi4lite_clk" 10 ns DATAPAT |             |            |            |        |            
  HONLY                                     |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_ETHERNET_AXISTREAMCLKS_2_GTX_CLK = MAX | N/A         |         N/A|         N/A|     N/A|         N/A
  DELAY FROM TIMEGRP "axistream_clk" TO     |             |            |            |        |            
       TIMEGRP "clk_gtx" 8 ns DATAPATHONLY  |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_ETHERNET_GTX_CLK_2_AXISTREAMCLKS = MAX | N/A         |         N/A|         N/A|     N/A|         N/A
  DELAY FROM TIMEGRP "clk_gtx" TO         T |             |            |            |        |            
  IMEGRP "axistream_clk" 10 ns DATAPATHONLY |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_ETHERNET_RX_MAC_ACLK_2_AXISTREAMCLKS = | N/A         |         N/A|         N/A|     N/A|         N/A
   MAXDELAY FROM TIMEGRP "phy_clk_rx"       |             |            |            |        |            
     TO TIMEGRP "axistream_clk" 10 ns DATAP |             |            |            |        |            
  ATHONLY                                   |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_ETHERNET_RX_MAC_ACLK_2_TX_MAC_ACLK = M | N/A         |         N/A|         N/A|     N/A|         N/A
  AXDELAY FROM TIMEGRP "phy_clk_rx" TO      |             |            |            |        |            
      TIMEGRP "phy_clk_tx" 8 ns DATAPATHONL |             |            |            |        |            
  Y                                         |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_ETHERNET_TX_MAC_ACLK_2_RX_MAC_ACLK = M | N/A         |         N/A|         N/A|     N/A|         N/A
  AXDELAY FROM TIMEGRP "phy_clk_tx" TO      |             |            |            |        |            
      TIMEGRP "phy_clk_rx" 8 ns DATAPATHONL |             |            |            |        |            
  Y                                         |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_ETHERNET_RX_MAC_ACLK_2_GTX_CLK = MAXDE | N/A         |         N/A|         N/A|     N/A|         N/A
  LAY FROM TIMEGRP "phy_clk_rx" TO          |             |            |            |        |            
  TIMEGRP "clk_gtx" 8 ns DATAPATHONLY       |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_ETHERNET_GTX_CLK_2_RX_MAC_ACLK = MAXDE | N/A         |         N/A|         N/A|     N/A|         N/A
  LAY FROM TIMEGRP "clk_gtx" TO TIMEGRP     |             |            |            |        |            
       "phy_clk_rx" 8 ns DATAPATHONLY       |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_ETHERNET_AXISTREAMCLKS_2_REF_CLK = MAX | N/A         |         N/A|         N/A|     N/A|         N/A
  DELAY FROM TIMEGRP "axistream_clk" TO     |             |            |            |        |            
       TIMEGRP "clk_ref_clk" 5 ns DATAPATHO |             |            |            |        |            
  NLY                                       |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_ETHERNET_REF_CLK_2_AXISTREAMCLKS = MAX | N/A         |         N/A|         N/A|     N/A|         N/A
  DELAY FROM TIMEGRP "clk_ref_clk" TO       |             |            |            |        |            
     TIMEGRP "axistream_clk" 10 ns DATAPATH |             |            |            |        |            
  ONLY                                      |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_ETHERNET_AXISTREAMCLKS_2_RX_MAC_ACLK = | N/A         |         N/A|         N/A|     N/A|         N/A
   MAXDELAY FROM TIMEGRP         "axistream |             |            |            |        |            
  _clk" TO TIMEGRP "phy_clk_rx" 8 ns DATAPA |             |            |            |        |            
  THONLY                                    |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  PATH "TS_CC_AB_path" TIG                  | N/A         |         N/A|         N/A|     N/A|         N/A
----------------------------------------------------------------------------------------------------------
  PATH "TS_CC_BA_path" TIG                  | N/A         |         N/A|         N/A|     N/A|         N/A
----------------------------------------------------------------------------------------------------------
  PATH "TS_SYSACE_AXI_FP_SysACE_CompactFlas | SETUP       |         N/A|     3.367ns|     N/A|           0
  h_path" TIG                               |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_clk_400_0000MHzMMCM0_nobuf_varphase =  | N/A         |         N/A|         N/A|     N/A|         N/A
  PERIOD TIMEGRP         "clk_400_0000MHzMM |             |            |            |        |            
  CM0_nobuf_varphase" TS_sys_clk_pin * 2 HI |             |            |            |        |            
  GH 50|             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  PATH "TS_AXI_SYSACE_FP_SysACE_CompactFlas | SETUP       |         N/A|    10.882ns|     N/A|           0
  h_path" TIG                               |             |            |            |        |            
----------------------------------------------------------------------------------------------------------


Derived Constraint Report
Review Timing Report for more details on the following derived constraints.
To create a Timing Report, run "trce -v 12 -fastpaths -o design_timing_report design.ncd design.pcf"
or "Run Timing Analysis" from Timing Analyzer (timingan).
Derived Constraints for TS_ETHERNET_v6_emac_v2_1_clk_ref_gtx
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_ETHERNET_v6_emac_v2_1_clk_re|      8.000ns|      2.400ns|      2.222ns|            0|            0|            0|            0|
|f_gtx                          |             |             |             |             |             |             |             |
| TS_ETHERNET_v6_emac_v2_1_clk_r|      8.000ns|      2.222ns|          N/A|            0|            0|            0|            0|
| ef_mux                        |             |             |             |             |             |             |             |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

Derived Constraints for TS_sys_clk_pin
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_sys_clk_pin                 |      5.000ns|      2.800ns|      4.993ns|            0|            0|            0|      1030204|
| TS_clock_generator_0_clock_gen|      8.000ns|      5.648ns|          N/A|            0|            0|         8530|            0|
| erator_0_SIG_MMCM2_CLKOUT0    |             |             |             |             |             |             |             |
| TS_clk_400_0000MHzMMCM0_nobuf_|      2.500ns|          N/A|          N/A|            0|            0|            0|            0|
| varphase                      |             |             |             |             |             |             |             |
| TS_clock_generator_0_clock_gen|      5.000ns|      4.800ns|          N/A|            0|            0|        54515|            0|
| erator_0_SIG_MMCM0_CLKOUT1    |             |             |             |             |             |             |             |
| TS_clock_generator_0_clock_gen|     10.000ns|      9.942ns|          N/A|            0|            0|       704925|            0|
| erator_0_SIG_MMCM0_CLKOUT0    |             |             |             |             |             |             |             |
| TS_clock_generator_0_clock_gen|      6.667ns|      6.657ns|          N/A|            0|            0|       262234|            0|
| erator_0_SIG_MMCM0_CLKOUT4    |             |             |             |             |             |             |             |
| TS_clock_generator_0_clock_gen|      2.500ns|      1.429ns|          N/A|            0|            0|            0|            0|
| erator_0_SIG_MMCM0_CLKOUT2    |             |             |             |             |             |             |             |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

Derived Constraints for TS_fmc150_if_dma_0_adc_clk_ab_n
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_fmc150_if_dma_0_adc_clk_ab_n|     10.173ns|      6.000ns|      2.858ns|            0|            0|            0|            0|
| TS_fmc150_if_dma_0_fmc150_if_d|      5.086ns|      1.429ns|          N/A|            0|            0|            0|            0|
| ma_0_USER_LOGIC_I_cmp_fmc150_t|             |             |             |             |             |             |             |
| estbench_adc_str_2x_out_0     |             |             |             |             |             |             |             |
| TS_fmc150_if_dma_0_fmc150_if_d|     10.173ns|      2.500ns|          N/A|            0|            0|            0|            0|
| ma_0_USER_LOGIC_I_cmp_fmc150_t|             |             |             |             |             |             |             |
| estbench_adc_str_out_0        |             |             |             |             |             |             |             |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

Derived Constraints for TS_fmc150_if_dma_0_adc_clk_ab_p
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_fmc150_if_dma_0_adc_clk_ab_p|     10.173ns|      6.000ns|     10.113ns|            0|            0|           28|       384994|
| TS_fmc150_if_dma_0_fmc150_if_d|      5.086ns|      1.429ns|          N/A|            0|            0|            0|            0|
| ma_0_USER_LOGIC_I_cmp_fmc150_t|             |             |             |             |             |             |             |
| estbench_adc_str_2x_out_1     |             |             |             |             |             |             |             |
| TS_fmc150_if_dma_0_fmc150_if_d|     10.173ns|     10.113ns|          N/A|            0|            0|       384994|            0|
| ma_0_USER_LOGIC_I_cmp_fmc150_t|             |             |             |             |             |             |             |
| estbench_adc_str_out_1        |             |             |             |             |             |             |             |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

All constraints were met.
INFO:Timing:2761 - N/A entries in the Constraints List may indicate that the 
   constraint is not analyzed due to the following: No paths covered by this 
   constraint; Other constraints intersect with this constraint; or This 
   constraint was disabled by a Path Tracing Control. Please run the Timespec 
   Interaction Report (TSI) via command line (trce tsi) or Timing Analyzer GUI.


Generating Pad Report.

All signals are completely routed.

WARNING:Par:283 - There are 162 loadless signals in this design. This design will cause Bitgen to issue DRC warnings.

Total REAL time to PAR completion: 8 mins 54 secs 
Total CPU time to PAR completion: 8 mins 26 secs 

Peak Memory Usage:  1524 MB

Placer: Placement generated during map.
Routing: Completed - No errors found.
Timing: Completed - No errors found.

Number of error messages: 0
Number of warning messages: 170
Number of info messages: 1

Writing design to file system.ncd



PAR done!



#----------------------------------------------#
# Starting program post_par_trce
# trce -e 3 -xml system.twx system.ncd system.pcf 
#----------------------------------------------#
Release 13.4 - Trace  (nt)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.


PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.4/ISE_DS/EDK/virtex6/data/virtex6.acd> with local file
<C:/Xilinx/13.4/ISE_DS/ISE/virtex6/data/virtex6.acd>
Loading device for application Rf_Device from file '6vlx240t.nph' in environment
C:\Xilinx\13.4\ISE_DS\ISE\;C:\Xilinx\13.4\ISE_DS\EDK.
   "system" is an NCD, version 3.2, device xc6vlx240t, package ff1156, speed -1
WARNING:Timing:3223 - Timing constraint TS_ETHERNET_RX_MAC_ACLK_2_TX_MAC_ACLK =
   MAXDELAY FROM TIMEGRP "phy_clk_rx" TO        TIMEGRP "phy_clk_tx" 8 ns
   DATAPATHONLY; ignored during timing analysis.
WARNING:Timing:3223 - Timing constraint TS_ETHERNET_TX_MAC_ACLK_2_RX_MAC_ACLK =
   MAXDELAY FROM TIMEGRP "phy_clk_tx" TO        TIMEGRP "phy_clk_rx" 8 ns
   DATAPATHONLY; ignored during timing analysis.
WARNING:Timing:3223 - Timing constraint TS_ETHERNET_RX_MAC_ACLK_2_GTX_CLK =
   MAXDELAY FROM TIMEGRP "phy_clk_rx" TO        TIMEGRP "clk_gtx" 8 ns
   DATAPATHONLY; ignored during timing analysis.
WARNING:Timing:3223 - Timing constraint TS_ETHERNET_GTX_CLK_2_RX_MAC_ACLK =
   MAXDELAY FROM TIMEGRP "clk_gtx" TO TIMEGRP        "phy_clk_rx" 8 ns
   DATAPATHONLY; ignored during timing analysis.
WARNING:Timing:3223 - Timing constraint PATH "TS_CC_AB_path" TIG; ignored during
   timing analysis.
WARNING:Timing:3223 - Timing constraint PATH "TS_CC_BA_path" TIG; ignored during
   timing analysis.
INFO:Timing:3386 - Intersecting Constraints found and resolved.  For more
   information, see the TSI report.  Please consult the Xilinx Command Line
   Tools User Guide for information on generating a TSI report.
--------------------------------------------------------------------------------
Release 13.4 Trace  (nt)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.

C:\Xilinx\13.4\ISE_DS\ISE\bin\nt\unwrapped\trce.exe -e 3 -xml system.twx
system.ncd system.pcf


Design file:              system.ncd
Physical constraint file: system.pcf
Device,speed:             xc6vlx240t,-1 (PRODUCTION 1.17 2012-01-07, STEPPING
level 0)
Report level:             error report
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths option. All paths that are not constrained will be reported in
   the unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on a 50 Ohm transmission line loading model.  For the details of
   this model, and for more information on accounting for different loading conditions, please see the device datasheet.


Timing summary:
---------------

Timing errors: 0  Score: 0 (Setup/Max: 0, Hold: 0)

Constraints cover 1432210 paths, 0 nets, and 171714 connections

Design statistics:
   Minimum period:  10.113ns (Maximum frequency:  98.883MHz)
   Maximum path delay from/to any node:   5.925ns
   Minimum input required time before clock:   2.412ns


Analysis completed Tue Jul 31 15:14:53 2012
--------------------------------------------------------------------------------

Generating Report ...

Number of warnings: 6
Number of info messages: 4
Total time: 3 mins 30 secs 


xflow done!
touch __xps/system_routed
xilperl C:/Xilinx/13.4/ISE_DS/EDK/data/fpga_impl/observe_par.pl -error yes implementation/system.par
Analyzing implementation/system.par
"*********************************************"
"Running Bitgen.."
"*********************************************"
cd implementation & bitgen -w -f bitgen.ut system & cd ..
Release 13.4 - Bitgen O.87xd (nt)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.4/ISE_DS/EDK/virtex6/data/virtex6.acd> with local file
<C:/Xilinx/13.4/ISE_DS/ISE/virtex6/data/virtex6.acd>
Loading device for application Rf_Device from file '6vlx240t.nph' in environment
C:\Xilinx\13.4\ISE_DS\ISE\;C:\Xilinx\13.4\ISE_DS\EDK.
   "system" is an NCD, version 3.2, device xc6vlx240t, package ff1156, speed -1
Opened constraints file system.pcf.

Tue Jul 31 15:16:06 2012

Running DRC.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   chipscope_icon_0_control1<13> is sourced by a combinatorial pin. This is not
   good design practice. Use the CE pin to control the loading of data into the
   flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   chipscope_icon_0_control0<13> is sourced by a combinatorial pin. This is not
   good design practice. Use the CE pin to control the loading of data into the
   flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   chipscope_icon_0_control2<13> is sourced by a combinatorial pin. This is not
   good design practice. Use the CE pin to control the loading of data into the
   flip-flop.
WARNING:PhysDesignRules:367 - The signal
   <DDR3_SDRAM/DDR3_SDRAM/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_d
   qs[0].u_phy_dqs_iob/u_iobuf_dqs/OB> is incomplete. The signal does not drive
   any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <axi4_0_S_AWADDR<221>> is incomplete.
   The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <XBPM_ADC_dma/XBPM_ADC_dma/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPE
   R/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/I_SYNC_FIFOGEN_FIFO/V6_S6_AND
   _LATER.I_SYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_syn
   c_fifo.mem/gdm.dm/Mram_RAM1_RAMD_D1_O> is incomplete. The signal does not
   drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <axi4_0/axi4_0/si_converter_bank/gen_conv_slot[6].clock_conv_inst/gen_conv_wr
   ite_ch.gen_w_async.asyncfifo_w/fifo_gen_inst/U0/xst_fifo_generator/gconvfifo.
   rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM6_RAMD_D1_O> is incomplete.
   The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <DDR3_SDRAM/DDR3_SDRAM/u_memc_ui_top/u_ui_top/ui_rd_data0/not_strict_mode.rd_
   buf.rd_buffer_ram[3].RAM32M0_RAMD_D1_O> is incomplete. The signal does not
   drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <DDR3_SDRAM/DDR3_SDRAM/u_memc_ui_top/u_ui_top/ui_rd_data0/not_strict_mode.rd_
   buf.rd_buffer_ram[1].RAM32M0_RAMD_D1_O> is incomplete. The signal does not
   drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <DDR3_SDRAM/DDR3_SDRAM/u_memc_ui_top/u_ui_top/ui_rd_data0/not_strict_mode.rd_
   buf.rd_buffer_ram[2].RAM32M0_RAMD_D1_O> is incomplete. The signal does not
   drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <DDR3_SDRAM/DDR3_SDRAM/u_memc_ui_top/u_mem_intfc/mc0/col_mach0/read_fifo.fifo
   _ram[1].RAM32M0_RAMA_D1_DPO> is incomplete. The signal does not drive any
   load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <DDR3_SDRAM/DDR3_SDRAM/u_memc_ui_top/u_mem_intfc/mc0/col_mach0/read_fifo.fifo
   _ram[1].RAM32M0_RAMB_D1_DPO> is incomplete. The signal does not drive any
   load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <DDR3_SDRAM/DDR3_SDRAM/u_memc_ui_top/u_mem_intfc/mc0/col_mach0/read_fifo.fifo
   _ram[1].RAM32M0_RAMD_D1_O> is incomplete. The signal does not drive any load
   pins in the design.
WARNING:PhysDesignRules:367 - The signal <axi4_0_S_AWADDR<193>> is incomplete.
   The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <axi4_0_S_AWADDR<219>> is incomplete.
   The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <axi4_0/axi4_0/si_converter_bank/gen_conv_slot[6].clock_conv_inst/gen_conv_wr
   ite_ch.gen_w_async.asyncfifo_w/fifo_gen_inst/U0/xst_fifo_generator/gconvfifo.
   rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM3_RAMD_D1_O> is incomplete.
   The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <axi4_0/axi4_0/si_converter_bank/gen_conv_slot[6].clock_conv_inst/gen_conv_wr
   ite_ch.gen_w_async.asyncfifo_w/fifo_gen_inst/U0/xst_fifo_generator/gconvfifo.
   rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM4_RAMD_D1_O> is incomplete.
   The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <axi4_0/axi4_0/si_converter_bank/gen_conv_slot[6].clock_conv_inst/gen_conv_wr
   ite_ch.gen_w_async.asyncfifo_w/fifo_gen_inst/U0/xst_fifo_generator/gconvfifo.
   rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM2_RAMD_D1_O> is incomplete.
   The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <axi4_0/axi4_0/si_converter_bank/gen_conv_slot[6].clock_conv_inst/gen_conv_wr
   ite_ch.gen_aw_async.asyncfifo_aw/fifo_gen_inst/U0/xst_fifo_generator/gconvfif
   o.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM10_RAMB_D1_DPO> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <axi4_0/axi4_0/si_converter_bank/gen_conv_slot[6].clock_conv_inst/gen_conv_wr
   ite_ch.gen_aw_async.asyncfifo_aw/fifo_gen_inst/U0/xst_fifo_generator/gconvfif
   o.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM10_RAMC_D1_DPO> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <axi4_0/axi4_0/si_converter_bank/gen_conv_slot[6].clock_conv_inst/gen_conv_wr
   ite_ch.gen_aw_async.asyncfifo_aw/fifo_gen_inst/U0/xst_fifo_generator/gconvfif
   o.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM10_RAMD_D1_O> is incomplete.
   The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <axi4_0/axi4_0/si_converter_bank/gen_conv_slot[6].clock_conv_inst/gen_conv_wr
   ite_ch.gen_aw_async.asyncfifo_aw/fifo_gen_inst/U0/xst_fifo_generator/gconvfif
   o.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM7_RAMD_D1_O> is incomplete.
   The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <DDR3_SDRAM/DDR3_SDRAM/u_memc_ui_top/u_ui_top/ui_rd_data0/not_strict_mode.rd_
   buf.rd_buffer_ram[4].RAM32M0_RAMD_D1_O> is incomplete. The signal does not
   drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <DDR3_SDRAM/DDR3_SDRAM/u_memc_ui_top/u_ui_top/ui_rd_data0/not_strict_mode.rd_
   buf.rd_buffer_ram[5].RAM32M0_RAMA_D1_DPO> is incomplete. The signal does not
   drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <DDR3_SDRAM/DDR3_SDRAM/u_memc_ui_top/u_ui_top/ui_rd_data0/not_strict_mode.rd_
   buf.rd_buffer_ram[5].RAM32M0_RAMB_D1_DPO> is incomplete. The signal does not
   drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <DDR3_SDRAM/DDR3_SDRAM/u_memc_ui_top/u_ui_top/ui_rd_data0/not_strict_mode.rd_
   buf.rd_buffer_ram[5].RAM32M0_RAMD_D1_O> is incomplete. The signal does not
   drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <DDR3_SDRAM/DDR3_SDRAM/u_memc_ui_top/u_ui_top/ui_rd_data0/not_strict_mode.rd_
   buf.rd_buffer_ram[0].RAM32M0_RAMD_D1_O> is incomplete. The signal does not
   drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <DDR3_SDRAM/DDR3_SDRAM/u_memc_ui_top/u_ui_top/ui_rd_data0/not_strict_mode.sta
   tus_ram.RAM32M0_RAMB_D1_DPO> is incomplete. The signal does not drive any
   load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <DDR3_SDRAM/DDR3_SDRAM/u_memc_ui_top/u_ui_top/ui_rd_data0/not_strict_mode.sta
   tus_ram.RAM32M0_RAMD_D1_O> is incomplete. The signal does not drive any load
   pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <DDR3_SDRAM/DDR3_SDRAM/u_memc_ui_top/u_mem_intfc/mc0/col_mach0/read_fifo.fifo
   _ram[0].RAM32M0_RAMD_D1_O> is incomplete. The signal does not drive any load
   pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.mi
   _rmesg_mux_inst/gen_fpga.hl<1>> is incomplete. The signal does not drive any
   load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.mi
   _bmesg_mux_inst/gen_fpga.hl<0>> is incomplete. The signal does not drive any
   load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <axi4_0/axi4_0/si_converter_bank/gen_conv_slot[6].clock_conv_inst/gen_conv_wr
   ite_ch.gen_w_async.asyncfifo_w/fifo_gen_inst/U0/xst_fifo_generator/gconvfifo.
   rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM5_RAMD_D1_O> is incomplete.
   The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <axi4_0/axi4_0/si_converter_bank/gen_conv_slot[6].clock_conv_inst/gen_conv_wr
   ite_ch.gen_w_async.asyncfifo_w/fifo_gen_inst/U0/xst_fifo_generator/gconvfifo.
   rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1_RAMD_D1_O> is incomplete.
   The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <axi4_0/axi4_0/si_converter_bank/gen_conv_slot[6].clock_conv_inst/gen_conv_wr
   ite_ch.gen_aw_async.asyncfifo_aw/fifo_gen_inst/U0/xst_fifo_generator/gconvfif
   o.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM6_RAMA_D1_DPO> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <axi4_0/axi4_0/si_converter_bank/gen_conv_slot[6].clock_conv_inst/gen_conv_wr
   ite_ch.gen_aw_async.asyncfifo_aw/fifo_gen_inst/U0/xst_fifo_generator/gconvfif
   o.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM6_RAMD_D1_O> is incomplete.
   The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <DDR3_SDRAM/DDR3_SDRAM/u_memc_ui_top/u_ui_top/ui_wr_data0/write_buffer.wr_buf
   fer_ram[4].RAM32M0_RAMD_D1_O> is incomplete. The signal does not drive any
   load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <DDR3_SDRAM/DDR3_SDRAM/u_memc_ui_top/u_ui_top/ui_wr_data0/write_buffer.wr_buf
   fer_ram[5].RAM32M0_RAMD_D1_O> is incomplete. The signal does not drive any
   load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <DDR3_SDRAM/DDR3_SDRAM/u_memc_ui_top/u_ui_top/ui_wr_data0/write_buffer.wr_buf
   fer_ram[2].RAM32M0_RAMD_D1_O> is incomplete. The signal does not drive any
   load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <DDR3_SDRAM/DDR3_SDRAM/u_memc_ui_top/u_ui_top/ui_wr_data0/pointer_ram.rams[1]
   .RAM32M0_RAMA_D1_DPO> is incomplete. The signal does not drive any load pins
   in the design.
WARNING:PhysDesignRules:367 - The signal
   <DDR3_SDRAM/DDR3_SDRAM/u_memc_ui_top/u_ui_top/ui_wr_data0/pointer_ram.rams[1]
   .RAM32M0_RAMD_D1_O> is incomplete. The signal does not drive any load pins in
   the design.
WARNING:PhysDesignRules:367 - The signal
   <axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.mi
   _bmesg_mux_inst/gen_fpga.hl<1>> is incomplete. The signal does not drive any
   load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <axi4_0/axi4_0/si_converter_bank/gen_conv_slot[6].clock_conv_inst/gen_conv_wr
   ite_ch.gen_aw_async.asyncfifo_aw/fifo_gen_inst/U0/xst_fifo_generator/gconvfif
   o.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM8_RAMD_D1_O> is incomplete.
   The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.mi
   _bmesg_mux_inst/gen_fpga.ll<0>> is incomplete. The signal does not drive any
   load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.mi
   _rmesg_mux_inst/gen_fpga.hl<2>> is incomplete. The signal does not drive any
   load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <DDR3_SDRAM/DDR3_SDRAM/u_memc_ui_top/u_ui_top/ui_wr_data0/write_buffer.wr_buf
   fer_ram[1].RAM32M0_RAMD_D1_O> is incomplete. The signal does not drive any
   load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <DDR3_SDRAM/DDR3_SDRAM/u_memc_ui_top/u_ui_top/ui_wr_data0/write_buffer.wr_buf
   fer_ram[0].RAM32M0_RAMD_D1_O> is incomplete. The signal does not drive any
   load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <DDR3_SDRAM/DDR3_SDRAM/u_memc_ui_top/u_ui_top/ui_wr_data0/write_buffer.wr_buf
   fer_ram[3].RAM32M0_RAMD_D1_O> is incomplete. The signal does not drive any
   load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <DDR3_SDRAM/DDR3_SDRAM/u_memc_ui_top/u_ui_top/ui_wr_data0/pointer_ram.rams[0]
   .RAM32M0_RAMA_D1_DPO> is incomplete. The signal does not drive any load pins
   in the design.
WARNING:PhysDesignRules:367 - The signal
   <DDR3_SDRAM/DDR3_SDRAM/u_memc_ui_top/u_ui_top/ui_wr_data0/pointer_ram.rams[0]
   .RAM32M0_RAMD_D1_O> is incomplete. The signal does not drive any load pins in
   the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[6].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[12].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[1].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[11].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[10].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[0].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.mi
   _rmesg_mux_inst/gen_fpga.ll<1>> is incomplete. The signal does not drive any
   load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <axi4_0/axi4_0/si_converter_bank/gen_conv_slot[6].clock_conv_inst/gen_conv_wr
   ite_ch.gen_aw_async.asyncfifo_aw/fifo_gen_inst/U0/xst_fifo_generator/gconvfif
   o.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM9_RAMD_D1_O> is incomplete.
   The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[7].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[14].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[9].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.mi
   _bmesg_mux_inst/gen_fpga.ll<1>> is incomplete. The signal does not drive any
   load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <axi4_0/axi4_0/si_converter_bank/gen_conv_slot[5].clock_conv_inst/gen_conv_wr
   ite_ch.gen_aw_async.asyncfifo_aw/fifo_gen_inst/U0/xst_fifo_generator/gconvfif
   o.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1_RAMC_D1_DPO> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <axi4_0/axi4_0/si_converter_bank/gen_conv_slot[5].clock_conv_inst/gen_conv_wr
   ite_ch.gen_aw_async.asyncfifo_aw/fifo_gen_inst/U0/xst_fifo_generator/gconvfif
   o.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1_RAMD_D1_O> is incomplete.
   The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <axi4_0/axi4_0/si_converter_bank/gen_conv_slot[6].clock_conv_inst/gen_conv_wr
   ite_ch.gen_aw_async.asyncfifo_aw/fifo_gen_inst/U0/xst_fifo_generator/gconvfif
   o.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1_RAMC_D1_DPO> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <axi4_0/axi4_0/si_converter_bank/gen_conv_slot[6].clock_conv_inst/gen_conv_wr
   ite_ch.gen_aw_async.asyncfifo_aw/fifo_gen_inst/U0/xst_fifo_generator/gconvfif
   o.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1_RAMD_D1_O> is incomplete.
   The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[8].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[15].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[4].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[13].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[2].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[3].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <axi4_0/axi4_0/si_converter_bank/gen_conv_slot[6].clock_conv_inst/gen_conv_wr
   ite_ch.gen_aw_async.asyncfifo_aw/fifo_gen_inst/U0/xst_fifo_generator/gconvfif
   o.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM5_RAMD_D1_O> is incomplete.
   The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0_d_bram_ctrl_2_microblaze_0_bram_block_BRAM_Addr<30>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[5].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.mi
   _rmesg_mux_inst/gen_fpga.ll<2>> is incomplete. The signal does not drive any
   load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <axi4_0/axi4_0/si_converter_bank/gen_conv_slot[6].clock_conv_inst/gen_conv_wr
   ite_ch.gen_aw_async.asyncfifo_aw/fifo_gen_inst/U0/xst_fifo_generator/gconvfif
   o.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM4_RAMB_D1_DPO> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <axi4_0/axi4_0/si_converter_bank/gen_conv_slot[6].clock_conv_inst/gen_conv_wr
   ite_ch.gen_aw_async.asyncfifo_aw/fifo_gen_inst/U0/xst_fifo_generator/gconvfif
   o.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM4_RAMD_D1_O> is incomplete.
   The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_W
   riteThrough.DCache_I1/Mram_cacheline_copy2_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0_i_bram_ctrl_2_microblaze_0_bram_block_BRAM_Addr<0>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <axi4_0/axi4_0/si_converter_bank/gen_conv_slot[5].clock_conv_inst/gen_conv_wr
   ite_ch.gen_aw_async.asyncfifo_aw/fifo_gen_inst/U0/xst_fifo_generator/gconvfif
   o.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM8_RAMD_D1_O> is incomplete.
   The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0_d_bram_ctrl_2_microblaze_0_bram_block_BRAM_Addr<31>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_W
   riteThrough.DCache_I1/Mram_cacheline_copy3_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_W
   riteThrough.DCache_I1/Mram_cacheline_copy4_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <axi4_0_S_AWSIZE<18>> is incomplete.
   The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <axi4_0_S_AWSIZE<20>> is incomplete.
   The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_W
   riteThrough.DCache_I1/Mram_cacheline_copy5_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_W
   riteThrough.DCache_I1/Mram_cacheline_copy1_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <axi4_0/axi4_0/si_converter_bank/gen_conv_slot[5].clock_conv_inst/gen_conv_wr
   ite_ch.gen_aw_async.asyncfifo_aw/fifo_gen_inst/U0/xst_fifo_generator/gconvfif
   o.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM7_RAMD_D1_O> is incomplete.
   The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <axi4_0/axi4_0/si_converter_bank/gen_conv_slot[5].clock_conv_inst/gen_conv_wr
   ite_ch.gen_w_async.asyncfifo_w/fifo_gen_inst/U0/xst_fifo_generator/gconvfifo.
   rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM10_RAMD_D1_O> is incomplete.
   The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <axi4_0/axi4_0/si_converter_bank/gen_conv_slot[5].clock_conv_inst/gen_conv_wr
   ite_ch.gen_aw_async.asyncfifo_aw/fifo_gen_inst/U0/xst_fifo_generator/gconvfif
   o.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM6_RAMD_D1_O> is incomplete.
   The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <axi4_0/axi4_0/si_converter_bank/gen_conv_slot[5].clock_conv_inst/gen_conv_wr
   ite_ch.gen_w_async.asyncfifo_w/fifo_gen_inst/U0/xst_fifo_generator/gconvfifo.
   rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM9_RAMD_D1_O> is incomplete.
   The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <axi4_0/axi4_0/si_converter_bank/gen_conv_slot[5].clock_conv_inst/gen_conv_wr
   ite_ch.gen_w_async.asyncfifo_w/fifo_gen_inst/U0/xst_fifo_generator/gconvfifo.
   rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM11_RAMD_D1_O> is incomplete.
   The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <axi4_0/axi4_0/si_converter_bank/gen_conv_slot[5].clock_conv_inst/gen_conv_wr
   ite_ch.gen_aw_async.asyncfifo_aw/fifo_gen_inst/U0/xst_fifo_generator/gconvfif
   o.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM3_RAMA_D1_DPO> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <axi4_0/axi4_0/si_converter_bank/gen_conv_slot[5].clock_conv_inst/gen_conv_wr
   ite_ch.gen_aw_async.asyncfifo_aw/fifo_gen_inst/U0/xst_fifo_generator/gconvfif
   o.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM3_RAMB_D1_DPO> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <axi4_0/axi4_0/si_converter_bank/gen_conv_slot[5].clock_conv_inst/gen_conv_wr
   ite_ch.gen_aw_async.asyncfifo_aw/fifo_gen_inst/U0/xst_fifo_generator/gconvfif
   o.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM3_RAMC_D1_DPO> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <axi4_0/axi4_0/si_converter_bank/gen_conv_slot[5].clock_conv_inst/gen_conv_wr
   ite_ch.gen_aw_async.asyncfifo_aw/fifo_gen_inst/U0/xst_fifo_generator/gconvfif
   o.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM3_RAMD_D1_O> is incomplete.
   The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <axi4_0/axi4_0/si_converter_bank/gen_conv_slot[5].gen_downsizer.downsizer_ins
   t/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/U0/x
   st_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM_R
   AMD_D1_O> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <axi4_0/axi4_0/si_converter_bank/gen_conv_slot[5].clock_conv_inst/gen_conv_wr
   ite_ch.gen_aw_async.asyncfifo_aw/fifo_gen_inst/U0/xst_fifo_generator/gconvfif
   o.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM9_RAMD_D1_O> is incomplete.
   The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <axi4_0/axi4_0/si_converter_bank/gen_conv_slot[5].clock_conv_inst/gen_conv_wr
   ite_ch.gen_aw_async.asyncfifo_aw/fifo_gen_inst/U0/xst_fifo_generator/gconvfif
   o.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM5_RAMD_D1_O> is incomplete.
   The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <axi4_0/axi4_0/si_converter_bank/gen_conv_slot[5].gen_downsizer.downsizer_ins
   t/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/U0/xst_fi
   fo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM3_RAMD_
   D1_O> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <axi4_0/axi4_0/si_converter_bank/gen_conv_slot[5].gen_downsizer.downsizer_ins
   t/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/U0/xst_fi
   fo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1_RAMD_
   D1_O> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <axi4_0/axi4_0/si_converter_bank/gen_conv_slot[5].gen_downsizer.downsizer_ins
   t/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/U0/xst_fi
   fo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM4_RAMD_
   D1_O> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <axi4_0/axi4_0/si_converter_bank/gen_conv_slot[5].clock_conv_inst/gen_conv_wr
   ite_ch.gen_w_async.asyncfifo_w/fifo_gen_inst/U0/xst_fifo_generator/gconvfifo.
   rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM16_RAMD_D1_O> is incomplete.
   The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <axi4_0/axi4_0/si_converter_bank/gen_conv_slot[5].clock_conv_inst/gen_conv_wr
   ite_ch.gen_w_async.asyncfifo_w/fifo_gen_inst/U0/xst_fifo_generator/gconvfifo.
   rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM12_RAMD_D1_O> is incomplete.
   The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <axi4_0/axi4_0/si_converter_bank/gen_conv_slot[5].clock_conv_inst/gen_conv_wr
   ite_ch.gen_w_async.asyncfifo_w/fifo_gen_inst/U0/xst_fifo_generator/gconvfifo.
   rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM17_RAMD_D1_O> is incomplete.
   The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <axi4_0/axi4_0/si_converter_bank/gen_conv_slot[5].clock_conv_inst/gen_conv_wr
   ite_ch.gen_w_async.asyncfifo_w/fifo_gen_inst/U0/xst_fifo_generator/gconvfifo.
   rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM15_RAMD_D1_O> is incomplete.
   The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <axi4_0/axi4_0/si_converter_bank/gen_conv_slot[5].clock_conv_inst/gen_conv_wr
   ite_ch.gen_w_async.asyncfifo_w/fifo_gen_inst/U0/xst_fifo_generator/gconvfifo.
   rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM5_RAMD_D1_O> is incomplete.
   The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <axi4_0/axi4_0/si_converter_bank/gen_conv_slot[5].clock_conv_inst/gen_conv_wr
   ite_ch.gen_w_async.asyncfifo_w/fifo_gen_inst/U0/xst_fifo_generator/gconvfifo.
   rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM6_RAMD_D1_O> is incomplete.
   The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <axi4_0/axi4_0/si_converter_bank/gen_conv_slot[5].clock_conv_inst/gen_conv_wr
   ite_ch.gen_aw_async.asyncfifo_aw/fifo_gen_inst/U0/xst_fifo_generator/gconvfif
   o.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM4_RAMD_D1_O> is incomplete.
   The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <axi4_0/axi4_0/si_converter_bank/gen_conv_slot[5].gen_downsizer.downsizer_ins
   t/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/U0/xst_fi
   fo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM2_RAMD_
   D1_O> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <axi4_0/axi4_0/si_converter_bank/gen_conv_slot[5].clock_conv_inst/gen_conv_wr
   ite_ch.gen_w_async.asyncfifo_w/fifo_gen_inst/U0/xst_fifo_generator/gconvfifo.
   rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM14_RAMD_D1_O> is incomplete.
   The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <axi4_0/axi4_0/si_converter_bank/gen_conv_slot[5].clock_conv_inst/gen_conv_wr
   ite_ch.gen_w_async.asyncfifo_w/fifo_gen_inst/U0/xst_fifo_generator/gconvfifo.
   rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM13_RAMD_D1_O> is incomplete.
   The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <axi4_0/axi4_0/si_converter_bank/gen_conv_slot[5].clock_conv_inst/gen_conv_wr
   ite_ch.gen_w_async.asyncfifo_w/fifo_gen_inst/U0/xst_fifo_generator/gconvfifo.
   rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM8_RAMD_D1_O> is incomplete.
   The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <axi4_0/axi4_0/si_converter_bank/gen_conv_slot[5].clock_conv_inst/gen_conv_wr
   ite_ch.gen_w_async.asyncfifo_w/fifo_gen_inst/U0/xst_fifo_generator/gconvfifo.
   rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM21_RAMD_D1_O> is incomplete.
   The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <axi4_0/axi4_0/si_converter_bank/gen_conv_slot[5].clock_conv_inst/gen_conv_wr
   ite_ch.gen_w_async.asyncfifo_w/fifo_gen_inst/U0/xst_fifo_generator/gconvfifo.
   rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM23_RAMD_D1_O> is incomplete.
   The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <axi4_0/axi4_0/si_converter_bank/gen_conv_slot[5].clock_conv_inst/gen_conv_wr
   ite_ch.gen_w_async.asyncfifo_w/fifo_gen_inst/U0/xst_fifo_generator/gconvfifo.
   rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM7_RAMD_D1_O> is incomplete.
   The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <axi4_0/axi4_0/si_converter_bank/gen_conv_slot[5].clock_conv_inst/gen_conv_wr
   ite_ch.gen_aw_async.asyncfifo_aw/fifo_gen_inst/U0/xst_fifo_generator/gconvfif
   o.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM10_RAMB_D1_DPO> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <axi4_0/axi4_0/si_converter_bank/gen_conv_slot[5].clock_conv_inst/gen_conv_wr
   ite_ch.gen_aw_async.asyncfifo_aw/fifo_gen_inst/U0/xst_fifo_generator/gconvfif
   o.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM10_RAMC_D1_DPO> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <axi4_0/axi4_0/si_converter_bank/gen_conv_slot[5].clock_conv_inst/gen_conv_wr
   ite_ch.gen_aw_async.asyncfifo_aw/fifo_gen_inst/U0/xst_fifo_generator/gconvfif
   o.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM10_RAMD_D1_O> is incomplete.
   The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <axi4_0/axi4_0/si_converter_bank/gen_conv_slot[5].gen_downsizer.downsizer_ins
   t/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/U0/xst_fi
   fo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM5_RAMD_
   D1_O> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <ETHERNET_dma/ETHERNET_dma/GEN_SG_ENGINE.I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPD
   ATE_QUEUE/GEN_CH1_UPDATE_Q_IF.GEN_CH1_QUEUE.I_CH1_UPDT_DESC_QUEUE/GEN_Q_FOR_S
   YNC.I_UPDT_DATA_FIFO/V6_S6_AND_LATER.I_SYNC_FIFO_BRAM/U0/xst_fifo_generator/g
   convfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM5_RAMD_D1_O> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <axi4_0/axi4_0/si_converter_bank/gen_conv_slot[5].clock_conv_inst/gen_conv_wr
   ite_ch.gen_w_async.asyncfifo_w/fifo_gen_inst/U0/xst_fifo_generator/gconvfifo.
   rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM18_RAMD_D1_O> is incomplete.
   The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <axi4_0/axi4_0/si_converter_bank/gen_conv_slot[5].clock_conv_inst/gen_conv_wr
   ite_ch.gen_w_async.asyncfifo_w/fifo_gen_inst/U0/xst_fifo_generator/gconvfifo.
   rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM22_RAMD_D1_O> is incomplete.
   The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <ETHERNET_dma/ETHERNET_dma/GEN_SG_ENGINE.I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPD
   ATE_QUEUE/GEN_CH1_UPDATE_Q_IF.GEN_CH1_QUEUE.I_CH1_UPDT_DESC_QUEUE/GEN_Q_FOR_S
   YNC.I_UPDT_DATA_FIFO/V6_S6_AND_LATER.I_SYNC_FIFO_BRAM/U0/xst_fifo_generator/g
   convfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM2_RAMD_D1_O> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <ETHERNET_dma/ETHERNET_dma/GEN_SG_ENGINE.I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPD
   ATE_QUEUE/GEN_CH1_UPDATE_Q_IF.GEN_CH1_QUEUE.I_CH1_UPDT_DESC_QUEUE/GEN_Q_FOR_S
   YNC.I_UPDT_DATA_FIFO/V6_S6_AND_LATER.I_SYNC_FIFO_BRAM/U0/xst_fifo_generator/g
   convfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1_RAMA_D1_DPO> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <ETHERNET_dma/ETHERNET_dma/GEN_SG_ENGINE.I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPD
   ATE_QUEUE/GEN_CH1_UPDATE_Q_IF.GEN_CH1_QUEUE.I_CH1_UPDT_DESC_QUEUE/GEN_Q_FOR_S
   YNC.I_UPDT_DATA_FIFO/V6_S6_AND_LATER.I_SYNC_FIFO_BRAM/U0/xst_fifo_generator/g
   convfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1_RAMD_D1_O> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <ETHERNET_dma/ETHERNET_dma/I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SCATTER_G
   ATHER_MODE.I_MM2S_SG_IF/updt_desc_reg0<1>> is incomplete. The signal does not
   drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <axi4_0/axi4_0/si_converter_bank/gen_conv_slot[5].clock_conv_inst/gen_conv_wr
   ite_ch.gen_w_async.asyncfifo_w/fifo_gen_inst/U0/xst_fifo_generator/gconvfifo.
   rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM19_RAMD_D1_O> is incomplete.
   The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <axi4_0/axi4_0/si_converter_bank/gen_conv_slot[5].clock_conv_inst/gen_conv_wr
   ite_ch.gen_w_async.asyncfifo_w/fifo_gen_inst/U0/xst_fifo_generator/gconvfifo.
   rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM20_RAMD_D1_O> is incomplete.
   The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <axi4_0/axi4_0/si_converter_bank/gen_conv_slot[5].clock_conv_inst/gen_conv_wr
   ite_ch.gen_w_async.asyncfifo_w/fifo_gen_inst/U0/xst_fifo_generator/gconvfifo.
   rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM4_RAMD_D1_O> is incomplete.
   The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <axi4_0/axi4_0/si_converter_bank/gen_conv_slot[5].clock_conv_inst/gen_conv_wr
   ite_ch.gen_w_async.asyncfifo_w/fifo_gen_inst/U0/xst_fifo_generator/gconvfifo.
   rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM24_RAMD_D1_O> is incomplete.
   The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <ETHERNET_dma/ETHERNET_dma/GEN_SG_ENGINE.I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPD
   ATE_QUEUE/GEN_CH2_UPDATE_Q_IF.GEN_CH2_QUEUE.I_CH2_UPDT_DESC_QUEUE/GEN_Q_FOR_S
   YNC.I_UPDT_DATA_FIFO/V6_S6_AND_LATER.I_SYNC_FIFO_BRAM/U0/xst_fifo_generator/g
   convfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM3_RAMD_D1_O> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <ETHERNET_dma/ETHERNET_dma/GEN_SG_ENGINE.I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPD
   ATE_QUEUE/GEN_CH2_UPDATE_Q_IF.GEN_CH2_QUEUE.I_CH2_UPDT_DESC_QUEUE/GEN_Q_FOR_S
   YNC.I_UPDT_DATA_FIFO/V6_S6_AND_LATER.I_SYNC_FIFO_BRAM/U0/xst_fifo_generator/g
   convfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM5_RAMD_D1_O> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <ETHERNET_dma/ETHERNET_dma/GEN_SG_ENGINE.I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPD
   ATE_QUEUE/GEN_CH1_UPDATE_Q_IF.GEN_CH1_QUEUE.I_CH1_UPDT_DESC_QUEUE/GEN_Q_FOR_S
   YNC.I_UPDT_DATA_FIFO/V6_S6_AND_LATER.I_SYNC_FIFO_BRAM/U0/xst_fifo_generator/g
   convfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM4_RAMD_D1_O> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <ETHERNET_dma/ETHERNET_dma/GEN_SG_ENGINE.I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPD
   ATE_QUEUE/GEN_CH2_UPDATE_Q_IF.GEN_CH2_QUEUE.I_CH2_UPDT_DESC_QUEUE/GEN_Q_FOR_S
   YNC.I_UPDT_DATA_FIFO/V6_S6_AND_LATER.I_SYNC_FIFO_BRAM/U0/xst_fifo_generator/g
   convfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM2_RAMD_D1_O> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <ETHERNET_dma/ETHERNET_dma/GEN_SG_ENGINE.I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPD
   ATE_QUEUE/GEN_CH2_UPDATE_Q_IF.GEN_CH2_QUEUE.I_CH2_UPDT_DESC_QUEUE/GEN_Q_FOR_S
   YNC.I_UPDT_DATA_FIFO/V6_S6_AND_LATER.I_SYNC_FIFO_BRAM/U0/xst_fifo_generator/g
   convfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM4_RAMD_D1_O> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <ETHERNET_dma/ETHERNET_dma/GEN_SG_ENGINE.I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPD
   ATE_QUEUE/GEN_CH1_UPDATE_Q_IF.GEN_CH1_QUEUE.I_CH1_UPDT_DESC_QUEUE/GEN_Q_FOR_S
   YNC.I_UPDT_DATA_FIFO/V6_S6_AND_LATER.I_SYNC_FIFO_BRAM/U0/xst_fifo_generator/g
   convfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM3_RAMD_D1_O> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <XBPM_DDC_dma/XBPM_DDC_dma/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPE
   R/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/I_SYNC_FIFOGEN_FIFO/V6_S6_AND
   _LATER.I_SYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_syn
   c_fifo.mem/gdm.dm/Mram_RAM1_RAMD_D1_O> is incomplete. The signal does not
   drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <XBPM_DDC_dma/XBPM_DDC_dma/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPE
   R/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/I_SYNC_FIFOGEN_FIFO/V6_S6_AND
   _LATER.I_SYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_syn
   c_fifo.mem/gdm.dm/Mram_RAM2_RAMD_D1_O> is incomplete. The signal does not
   drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <axi4_0/axi4_0/si_converter_bank/gen_conv_slot[5].clock_conv_inst/gen_conv_wr
   ite_ch.gen_w_async.asyncfifo_w/fifo_gen_inst/U0/xst_fifo_generator/gconvfifo.
   rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM3_RAMD_D1_O> is incomplete.
   The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <ETHERNET_dma/ETHERNET_dma/GEN_SG_ENGINE.I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPD
   ATE_QUEUE/GEN_CH2_UPDATE_Q_IF.GEN_CH2_QUEUE.I_CH2_UPDT_DESC_QUEUE/GEN_Q_FOR_S
   YNC.I_UPDT_DATA_FIFO/V6_S6_AND_LATER.I_SYNC_FIFO_BRAM/U0/xst_fifo_generator/g
   convfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1_RAMA_D1_DPO> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <ETHERNET_dma/ETHERNET_dma/GEN_SG_ENGINE.I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPD
   ATE_QUEUE/GEN_CH2_UPDATE_Q_IF.GEN_CH2_QUEUE.I_CH2_UPDT_DESC_QUEUE/GEN_Q_FOR_S
   YNC.I_UPDT_DATA_FIFO/V6_S6_AND_LATER.I_SYNC_FIFO_BRAM/U0/xst_fifo_generator/g
   convfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1_RAMD_D1_O> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <ETHERNET_dma/ETHERNET_dma/I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SCATTER_G
   ATHER_MODE.I_S2MM_SG_IF/updt_desc_reg0<1>> is incomplete. The signal does not
   drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <axi4_0/axi4_0/si_converter_bank/gen_conv_slot[5].clock_conv_inst/gen_conv_wr
   ite_ch.gen_w_async.asyncfifo_w/fifo_gen_inst/U0/xst_fifo_generator/gconvfifo.
   rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM2_RAMD_D1_O> is incomplete.
   The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <axi4_0/axi4_0/si_converter_bank/gen_conv_slot[5].clock_conv_inst/gen_conv_wr
   ite_ch.gen_w_async.asyncfifo_w/fifo_gen_inst/U0/xst_fifo_generator/gconvfifo.
   rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1_RAMA_D1_DPO> is incomplete.
   The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <axi4_0/axi4_0/si_converter_bank/gen_conv_slot[5].clock_conv_inst/gen_conv_wr
   ite_ch.gen_w_async.asyncfifo_w/fifo_gen_inst/U0/xst_fifo_generator/gconvfifo.
   rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1_RAMD_D1_O> is incomplete.
   The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <axi4_0_S_AWADDR<189>> is incomplete.
   The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <axi4_0_S_AWADDR<187>> is incomplete.
   The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <ETHERNET_dma/ETHERNET_dma/GEN_SG_ENGINE.I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPD
   ATE_QUEUE/GEN_CH1_UPDATE_Q_IF.GEN_CH1_QUEUE.I_CH1_UPDT_DESC_QUEUE/GEN_Q_FOR_S
   YNC.I_UPDT_STS_FIFO/V6_S6_AND_LATER.I_SYNC_FIFO_BRAM/U0/xst_fifo_generator/gc
   onvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM5_RAMD_D1_O> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <ETHERNET_dma/ETHERNET_dma/GEN_SG_ENGINE.I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPD
   ATE_QUEUE/GEN_CH1_UPDATE_Q_IF.GEN_CH1_QUEUE.I_CH1_UPDT_DESC_QUEUE/GEN_Q_FOR_S
   YNC.I_UPDT_STS_FIFO/V6_S6_AND_LATER.I_SYNC_FIFO_BRAM/U0/xst_fifo_generator/gc
   onvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM4_RAMD_D1_O> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <ETHERNET/ETHERNET/I_EMBEDDED_TOP/RCV_INTFCE_I/RX_AXISTREAM_IF_I/ELASTIC_FIFO
   /I_BASIC_SFIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.me
   m/gdm.dm/Mram_RAM4_RAMD_D1_O> is incomplete. The signal does not drive any
   load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <ETHERNET/ETHERNET/I_EMBEDDED_TOP/RCV_INTFCE_I/RX_AXISTREAM_IF_I/ELASTIC_FIFO
   /I_BASIC_SFIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.me
   m/gdm.dm/Mram_RAM5_RAMD_D1_O> is incomplete. The signal does not drive any
   load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <ETHERNET_dma/ETHERNET_dma/I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_STS_STREA
   M.I_S2MM_STS_STREAM/GEN_SYNC_FIFO.I_STSSTRM_FIFO/V6_S6_AND_LATER.I_SYNC_FIFO_
   BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/M
   ram_RAM4_RAMD_D1_O> is incomplete. The signal does not drive any load pins in
   the design.
WARNING:PhysDesignRules:367 - The signal
   <ETHERNET_dma/ETHERNET_dma/I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_STS_STREA
   M.I_S2MM_STS_STREAM/GEN_SYNC_FIFO.I_STSSTRM_FIFO/V6_S6_AND_LATER.I_SYNC_FIFO_
   BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/M
   ram_RAM5_RAMD_D1_O> is incomplete. The signal does not drive any load pins in
   the design.
WARNING:PhysDesignRules:367 - The signal
   <ETHERNET_dma/ETHERNET_dma/I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_STS_STREA
   M.I_S2MM_STS_STREAM/GEN_SYNC_FIFO.I_STSSTRM_FIFO/V6_S6_AND_LATER.I_SYNC_FIFO_
   BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/M
   ram_RAM2_RAMD_D1_O> is incomplete. The signal does not drive any load pins in
   the design.
WARNING:PhysDesignRules:367 - The signal
   <ETHERNET_dma/ETHERNET_dma/I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_STS_STREA
   M.I_S2MM_STS_STREAM/GEN_SYNC_FIFO.I_STSSTRM_FIFO/V6_S6_AND_LATER.I_SYNC_FIFO_
   BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/M
   ram_RAM3_RAMD_D1_O> is incomplete. The signal does not drive any load pins in
   the design.
WARNING:PhysDesignRules:367 - The signal
   <ETHERNET_dma/ETHERNET_dma/GEN_SG_ENGINE.I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPD
   ATE_QUEUE/GEN_CH1_UPDATE_Q_IF.GEN_CH1_QUEUE.I_CH1_UPDT_DESC_QUEUE/GEN_Q_FOR_S
   YNC.I_UPDT_STS_FIFO/V6_S6_AND_LATER.I_SYNC_FIFO_BRAM/U0/xst_fifo_generator/gc
   onvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1_RAMD_D1_O> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <ETHERNET_dma/ETHERNET_dma/GEN_SG_ENGINE.I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPD
   ATE_QUEUE/GEN_CH1_UPDATE_Q_IF.GEN_CH1_QUEUE.I_CH1_UPDT_DESC_QUEUE/GEN_Q_FOR_S
   YNC.I_UPDT_STS_FIFO/V6_S6_AND_LATER.I_SYNC_FIFO_BRAM/U0/xst_fifo_generator/gc
   onvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM3_RAMD_D1_O> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <ETHERNET_dma/ETHERNET_dma/GEN_SG_ENGINE.I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPD
   ATE_QUEUE/GEN_CH1_UPDATE_Q_IF.GEN_CH1_QUEUE.I_CH1_UPDT_DESC_QUEUE/GEN_Q_FOR_S
   YNC.I_UPDT_STS_FIFO/V6_S6_AND_LATER.I_SYNC_FIFO_BRAM/U0/xst_fifo_generator/gc
   onvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM2_RAMD_D1_O> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <ETHERNET/ETHERNET/I_EMBEDDED_TOP/RCV_INTFCE_I/RX_AXISTREAM_IF_I/ELASTIC_FIFO
   /I_BASIC_SFIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.me
   m/gdm.dm/Mram_RAM2_RAMD_D1_O> is incomplete. The signal does not drive any
   load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <ETHERNET/ETHERNET/I_EMBEDDED_TOP/RCV_INTFCE_I/RX_AXISTREAM_IF_I/ELASTIC_FIFO
   /I_BASIC_SFIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.me
   m/gdm.dm/Mram_RAM1_RAMD_D1_O> is incomplete. The signal does not drive any
   load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <ETHERNET/ETHERNET/I_EMBEDDED_TOP/RCV_INTFCE_I/RX_AXISTREAM_IF_I/ELASTIC_FIFO
   /I_BASIC_SFIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.me
   m/gdm.dm/Mram_RAM6_RAMD_D1_O> is incomplete. The signal does not drive any
   load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <ETHERNET/ETHERNET/I_EMBEDDED_TOP/RCV_INTFCE_I/RX_AXISTREAM_IF_I/ELASTIC_FIFO
   /I_BASIC_SFIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.me
   m/gdm.dm/Mram_RAM3_RAMD_D1_O> is incomplete. The signal does not drive any
   load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <ETHERNET_dma/ETHERNET_dma/I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_STS_STREA
   M.I_S2MM_STS_STREAM/GEN_SYNC_FIFO.I_STSSTRM_FIFO/V6_S6_AND_LATER.I_SYNC_FIFO_
   BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/M
   ram_RAM1_RAMD_D1_O> is incomplete. The signal does not drive any load pins in
   the design.
WARNING:PhysDesignRules:1362 - Unexpected programming for comp
   fmc150_if_dma_0/fmc150_if_dma_0/USER_LOGIC_I/cmp_fmc150_testbench/cmp_dac_if/
   dac_data[2].oserdes_data with TRISTATE_WIDTH. DATA_RATE_TQ set DDR expects
   TRISTATE_WIDTH to be set 4. 
WARNING:PhysDesignRules:1362 - Unexpected programming for comp
   fmc150_if_dma_0/fmc150_if_dma_0/USER_LOGIC_I/cmp_fmc150_testbench/cmp_dac_if/
   dac_data[3].oserdes_data with TRISTATE_WIDTH. DATA_RATE_TQ set DDR expects
   TRISTATE_WIDTH to be set 4. 
WARNING:PhysDesignRules:1362 - Unexpected programming for comp
   fmc150_if_dma_0/fmc150_if_dma_0/USER_LOGIC_I/cmp_fmc150_testbench/cmp_dac_if/
   dac_data[4].oserdes_data with TRISTATE_WIDTH. DATA_RATE_TQ set DDR expects
   TRISTATE_WIDTH to be set 4. 
WARNING:PhysDesignRules:1362 - Unexpected programming for comp
   fmc150_if_dma_0/fmc150_if_dma_0/USER_LOGIC_I/cmp_fmc150_testbench/cmp_dac_if/
   dac_data[5].oserdes_data with TRISTATE_WIDTH. DATA_RATE_TQ set DDR expects
   TRISTATE_WIDTH to be set 4. 
WARNING:PhysDesignRules:1362 - Unexpected programming for comp
   fmc150_if_dma_0/fmc150_if_dma_0/USER_LOGIC_I/cmp_fmc150_testbench/cmp_dac_if/
   dac_data[6].oserdes_data with TRISTATE_WIDTH. DATA_RATE_TQ set DDR expects
   TRISTATE_WIDTH to be set 4. 
WARNING:PhysDesignRules:1362 - Unexpected programming for comp
   fmc150_if_dma_0/fmc150_if_dma_0/USER_LOGIC_I/cmp_fmc150_testbench/cmp_dac_if/
   dac_data[0].oserdes_data with TRISTATE_WIDTH. DATA_RATE_TQ set DDR expects
   TRISTATE_WIDTH to be set 4. 
WARNING:PhysDesignRules:1362 - Unexpected programming for comp
   fmc150_if_dma_0/fmc150_if_dma_0/USER_LOGIC_I/cmp_fmc150_testbench/cmp_dac_if/
   dac_data[7].oserdes_data with TRISTATE_WIDTH. DATA_RATE_TQ set DDR expects
   TRISTATE_WIDTH to be set 4. 
WARNING:PhysDesignRules:1362 - Unexpected programming for comp
   fmc150_if_dma_0/fmc150_if_dma_0/USER_LOGIC_I/cmp_fmc150_testbench/cmp_dac_if/
   dac_data[1].oserdes_data with TRISTATE_WIDTH. DATA_RATE_TQ set DDR expects
   TRISTATE_WIDTH to be set 4. 
WARNING:PhysDesignRules:1362 - Unexpected programming for comp
   fmc150_if_dma_0/fmc150_if_dma_0/USER_LOGIC_I/cmp_fmc150_testbench/cmp_dac_if/
   oserdes_clock with TRISTATE_WIDTH. DATA_RATE_TQ set DDR expects
   TRISTATE_WIDTH to be set 4. 
WARNING:PhysDesignRules:1362 - Unexpected programming for comp
   fmc150_if_dma_0/fmc150_if_dma_0/USER_LOGIC_I/cmp_fmc150_testbench/cmp_dac_if/
   oserdes_frame with TRISTATE_WIDTH. DATA_RATE_TQ set DDR expects
   TRISTATE_WIDTH to be set 4. 
WARNING:PhysDesignRules:2045 - The MMCM_ADV block
   <clock_generator_0/clock_generator_0/MMCM0_INST/MMCM_ADV_inst> has CLKOUT
   pins that do not drive the same kind of BUFFER load. Routing from the
   different buffer types will not be phase aligned. 
DRC detected 0 errors and 176 warnings.  Please see the previously displayed
individual error or warning messages for more details.
INFO:Security:56 - Part 'xc6vlx240t' is not a WebPack part.
WARNING:Security:9b - No 'ISE' feature version 2012.01 was available for part
'xc6vlx240t'.
WARNING:Security:42 - Your software subscription period has lapsed. Your current
version of Xilinx tools will continue to function, but you no longer qualify for
Xilinx software updates or new releases.
WARNING:Security:42 - Your software subscription period has lapsed. Your current
version of Xilinx tools will continue to function, but you no longer qualify for
Xilinx software updates or new releases.

Creating bit map...
Saving bit stream in "system.bit".
Bitstream generation is complete.
Done!

********************************************************************************
At Local date and time: Tue Jul 31 15:23:37 2012
 xsdk.exe -hwspec D:\LR\Xilinx_projects\ML605_System_fmc150_testbench13_ext_clock_BPM_ADC_DDC_DMA\SDK\SDK_Export\hw\system.xml started...
Xilinx Software Development Kit
Xilinx EDK 13.4 Build EDK_O.87xd
Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved.
Done!
Writing filter settings....
Done writing filter settings to:
	D:\LR\Xilinx_projects\ML605_System_fmc150_testbench13_ext_clock_BPM_ADC_DDC_DMA\etc\system.filters
Done writing Tab View settings to:
	D:\LR\Xilinx_projects\ML605_System_fmc150_testbench13_ext_clock_BPM_ADC_DDC_DMA\etc\system.gui
WARNING:EDK:4058 - INSTANCE: ETHERNET_dma, BUS_INTERFACE: M_AXI_SG -  is not connected to any slave. 
WARNING:EDK:4058 - INSTANCE: ETHERNET_dma, BUS_INTERFACE: M_AXI_MM2S -  is not connected to any slave. 
WARNING:EDK:4058 - INSTANCE: ETHERNET_dma, BUS_INTERFACE: M_AXI_S2MM -  is not connected to any slave. 
WARNING:EDK:4058 - INSTANCE: XBPM_DDC_dma, BUS_INTERFACE: M_AXI_S2MM -  is not connected to any slave. 
Writing filter settings....
Done writing filter settings to:
	D:\LR\Xilinx_projects\ML605_System_fmc150_testbench13_ext_clock_BPM_ADC_DDC_DMA\etc\system.filters
Done writing Tab View settings to:
	D:\LR\Xilinx_projects\ML605_System_fmc150_testbench13_ext_clock_BPM_ADC_DDC_DMA\etc\system.gui
WARNING:EDK:4058 - INSTANCE: ETHERNET_dma, BUS_INTERFACE: M_AXI_SG -  is not connected to any slave. 
WARNING:EDK:4058 - INSTANCE: ETHERNET_dma, BUS_INTERFACE: M_AXI_MM2S -  is not connected to any slave. 
WARNING:EDK:4058 - INSTANCE: ETHERNET_dma, BUS_INTERFACE: M_AXI_S2MM -  is not connected to any slave. 
WARNING:EDK:4058 - INSTANCE: XBPM_DDC_dma, BUS_INTERFACE: M_AXI_S2MM -  is not connected to any slave. 

********************************************************************************
At Local date and time: Wed Aug 01 10:15:30 2012
 make -f system.make clean started...
rm -f implementation/system.ngc
rm -f platgen.log
rm -f __xps/ise/_xmsgs/platgen.xmsgs
rm -f implementation/system.bmm
rm -rf implementation/cache
rm -f implementation/system.bit
rm -f implementation/system.ncd
rm -f implementation/system_bd.bmm 
rm -f implementation/system_map.ncd 
rm -f implementation/download.bit 
rm -f __xps/system_bits
rm -rf implementation synthesis xst hdl
rm -rf xst.srp system.srp
rm -f __xps/ise/_xmsgs/bitinit.xmsgs
rm -rf SDK
rm -rf __xps/ps7_instance.mhs
rm -rf simulation/behavioral
rm -f simgen.log
rm -f __xps/ise/_xmsgs/simgen.xmsgs
rm -f _impact.cmd
Done!

********************************************************************************
At Local date and time: Wed Aug 01 10:16:03 2012
 make -f system.make netlistclean started...
rm -f implementation/system.ngc
rm -f platgen.log
rm -f __xps/ise/_xmsgs/platgen.xmsgs
rm -f implementation/system.bmm
rm -rf implementation/cache
Done!

********************************************************************************
At Local date and time: Wed Aug 01 10:16:07 2012
 make -f system.make bitsclean started...
rm -f implementation/system.bit
rm -f implementation/system.ncd
rm -f implementation/system_bd.bmm 
rm -f implementation/system_map.ncd 
rm -f implementation/download.bit 
rm -f __xps/system_bits
Done!

********************************************************************************
At Local date and time: Wed Aug 01 10:16:11 2012
 make -f system.make hwclean started...
rm -f implementation/system.ngc
rm -f platgen.log
rm -f __xps/ise/_xmsgs/platgen.xmsgs
rm -f implementation/system.bmm
rm -rf implementation/cache
rm -f implementation/system.bit
rm -f implementation/system.ncd
rm -f implementation/system_bd.bmm 
rm -f implementation/system_map.ncd 
rm -f implementation/download.bit 
rm -f __xps/system_bits
rm -rf implementation synthesis xst hdl
rm -rf xst.srp system.srp
rm -f __xps/ise/_xmsgs/bitinit.xmsgs
rm -rf SDK
rm -rf __xps/ps7_instance.mhs
Done!

********************************************************************************
At Local date and time: Wed Aug 01 10:16:16 2012
 make -f system.make clean started...
rm -f implementation/system.ngc
rm -f platgen.log
rm -f __xps/ise/_xmsgs/platgen.xmsgs
rm -f implementation/system.bmm
rm -rf implementation/cache
rm -f implementation/system.bit
rm -f implementation/system.ncd
rm -f implementation/system_bd.bmm 
rm -f implementation/system_map.ncd 
rm -f implementation/download.bit 
rm -f __xps/system_bits
rm -rf implementation synthesis xst hdl
rm -rf xst.srp system.srp
rm -f __xps/ise/_xmsgs/bitinit.xmsgs
rm -rf SDK
rm -rf __xps/ps7_instance.mhs
rm -rf simulation/behavioral
rm -f simgen.log
rm -f __xps/ise/_xmsgs/simgen.xmsgs
rm -f _impact.cmd
Done!

********************************************************************************
At Local date and time: Wed Aug 01 10:16:27 2012
 make -f system.make exporttosdk started...
IF NOT EXIST "SDK\SDK_Export\hw" @mkdir "SDK\SDK_Export\hw"
psf2Edward -inp system.xmp -exit_on_error -dont_add_loginfo -edwver 1.2 -xml SDK\SDK_Export\hw/system.xml 
Release 13.4 - psf2Edward EDK_O.87xd (nt)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.

Checking platform configuration ...
WARNING:EDK:4058 - INSTANCE: ETHERNET_dma, BUS_INTERFACE: M_AXI_SG -  is not
   connected to any slave. 
WARNING:EDK:4058 - INSTANCE: ETHERNET_dma, BUS_INTERFACE: M_AXI_MM2S -  is not
   connected to any slave. 
WARNING:EDK:4058 - INSTANCE: ETHERNET_dma, BUS_INTERFACE: M_AXI_S2MM -  is not
   connected to any slave. 
WARNING:EDK:4058 - INSTANCE: XBPM_DDC_dma, BUS_INTERFACE: M_AXI_S2MM -  is not
   connected to any slave. 
IPNAME: lmb_v10, INSTANCE: microblaze_0_ilmb - 1 master(s) : 1 slave(s) 
IPNAME: lmb_v10, INSTANCE: microblaze_0_dlmb - 1 master(s) : 1 slave(s) 
IPNAME: axi_interconnect, INSTANCE: axi4lite_0 - 1 master(s) : 12 slave(s) 
IPNAME: axi_interconnect, INSTANCE: axi4_0 - 7 master(s) : 1 slave(s) 

Checking port drivers...

Performing Clock DRCs...

Performing Reset DRCs...

Overriding system level properties...
WARNING:EDK:4181 - PORT: mm2s_prmry_reset_out_n, CONNECTOR: RESET_OUT_N -
   floating connection -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_dma_v5_00_a\data
   \axi_dma_v2_1_0.mpd line 210 
WARNING:EDK:4181 - PORT: mm2s_cntrl_reset_out_n, CONNECTOR: RESET_OUT_N -
   floating connection -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_dma_v5_00_a\data
   \axi_dma_v2_1_0.mpd line 216 
WARNING:EDK:4181 - PORT: s2mm_prmry_reset_out_n, CONNECTOR: RESET_OUT_N -
   floating connection -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_dma_v5_00_a\data
   \axi_dma_v2_1_0.mpd line 238 
WARNING:EDK:4181 - PORT: s2mm_sts_reset_out_n, CONNECTOR: RESET_OUT_N - floating
   connection -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_dma_v5_00_a\data
   \axi_dma_v2_1_0.mpd line 244 
WARNING:EDK:4181 - PORT: mm2s_prmry_reset_out_n, CONNECTOR: RESET_OUT_N -
   floating connection -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_dma_v5_00_a\data
   \axi_dma_v2_1_0.mpd line 210 
WARNING:EDK:4181 - PORT: mm2s_cntrl_reset_out_n, CONNECTOR: RESET_OUT_N -
   floating connection -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_dma_v5_00_a\data
   \axi_dma_v2_1_0.mpd line 216 
WARNING:EDK:4181 - PORT: s2mm_prmry_reset_out_n, CONNECTOR: RESET_OUT_N -
   floating connection -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_dma_v5_00_a\data
   \axi_dma_v2_1_0.mpd line 238 
WARNING:EDK:4181 - PORT: s2mm_sts_reset_out_n, CONNECTOR: RESET_OUT_N - floating
   connection -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_dma_v5_00_a\data
   \axi_dma_v2_1_0.mpd line 244 

INFO: Setting C_RANGE_CHECK = ON for axi_interconnect axi4lite_0.

INFO: Setting C_RANGE_CHECK = OFF for axi_interconnect axi4_0; no DECERR
checking will be performed.

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...
Invoking MIG ...
MIG returned 0

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...
Chipscope Integrate Controller, instance 'chipscope_icon', exists in System 
Chipscope Integrate Controller, instance 'chipscope_icon', exists in System 
Chipscope Integrate Controller, instance 'chipscope_icon', exists in System 
Conversion to XML complete.
xdsgen -inp system.xmp -report SDK\SDK_Export\hw/system.html  -make_docs_local
Release 13.4 - xdsgen EDK_O.87xd (nt)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.
Generated Block Diagram.
Rasterizing proc_sys_reset_0.jpg.....
Rasterizing microblaze_0_intc.jpg.....
Rasterizing microblaze_0_ilmb.jpg.....
Rasterizing microblaze_0_i_bram_ctrl.jpg.....
Rasterizing microblaze_0_dlmb.jpg.....
Rasterizing microblaze_0_d_bram_ctrl.jpg.....
Rasterizing microblaze_0_bram_block.jpg.....
Rasterizing microblaze_0.jpg.....
Rasterizing debug_module.jpg.....
Rasterizing clock_generator_0.jpg.....
Rasterizing bpm_ddc_0.jpg.....
Rasterizing axi_timer_0.jpg.....
Rasterizing axi4lite_0.jpg.....
Rasterizing axi4_0.jpg.....
Rasterizing SysACE_CompactFlash.jpg.....
Rasterizing RS232_Uart_1.jpg.....
Rasterizing LEDs_8Bits.jpg.....
Rasterizing ETHERNET_dma.jpg.....
org.apache.batik.transcoder.TranscoderException: nul
Enclosed Exception
file:/D:/LR/Xilinx_projects/ML605_System_fmc150_testbench13_ext_clock_BPM_ADC_DD
C_DMA/__xps/.dswkshop/ETHERNET_dma.svg:-
Cannot find the referenced element
"#AXIS_busconn_TARGET
specified on the element <use> - may be a problem of id
	at org.apache.batik.transcoder.SVGAbstractTranscoder.transcode(Unknown Source)
	at org.apache.batik.transcoder.image.ImageTranscoder.transcode(Unknown Source)
	at org.apache.batik.transcoder.XMLAbstractTranscoder.transcode(Unknown Source)
	at org.apache.batik.transcoder.SVGAbstractTranscoder.transcode(Unknown Source)
	at MdtSvgDiag_Rasterize._rasterizeIMG(MdtSvgDiag_Rasterize.java:156)
	at MdtSvgDiag_Rasterize.batchMode(MdtSvgDiag_Rasterize.java:91)
	at MdtSvgDiag_Rasterize.main(MdtSvgDiag_Rasterize.java:24)
Report generated.
Report generation completed.
"****************************************************"
"Creating system netlist for hardware specification.."
"****************************************************"
platgen -p xc6vlx240tff1156-1 -lang vhdl -intstyle default    -msg __xps/ise/xmsgprops.lst system.mhs

Release 13.4 - platgen Xilinx EDK 13.4 Build EDK_O.87xd
 (nt)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.


Command Line: platgen -p xc6vlx240tff1156-1 -lang vhdl -intstyle default -msg
__xps/ise/xmsgprops.lst system.mhs 

WARNING:EDK - INFO:Security:71 - If a license for part 'xc6vlx240t' is
   available, it will be possible to use 'XPS_TDP' instead of 'XPS'.
   WARNING:Security:42 - Your software subscription period has lapsed. Your
   current version of Xilinx tools will continue to function, but you no longer
   qualify for Xilinx software updates or new releases.


Parse
D:/LR/Xilinx_projects/ML605_System_fmc150_testbench13_ext_clock_BPM_ADC_DDC_DMA/
system.mhs ...

Read MPD definitions ...

Overriding IP level properties ...
INFO:EDK:4130 - IPNAME: axi_intc, INSTANCE:microblaze_0_intc - tcl is overriding
   PARAMETER C_NUM_INTR_INPUTS value to 8 -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_intc_v1_01_a\dat
   a\axi_intc_v2_1_0.mpd line 80 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ENDIANNESS value to 1 -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_20_b\d
   ata\microblaze_v2_1_0.mpd line 195 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ICACHE_USE_FSL value to 0 -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_20_b\d
   ata\microblaze_v2_1_0.mpd line 334 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_DCACHE_USE_FSL value to 0 -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_20_b\d
   ata\microblaze_v2_1_0.mpd line 364 
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi4lite_0 - tcl is
   overriding PARAMETER C_BASEFAMILY value to virtex6 -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   05_a\data\axi_interconnect_v2_1_0.mpd line 78 
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi4_0 - tcl is overriding
   PARAMETER C_BASEFAMILY value to virtex6 -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   05_a\data\axi_interconnect_v2_1_0.mpd line 78 
INFO:EDK:4130 - IPNAME: axi_v6_ddrx, INSTANCE:DDR3_SDRAM - tcl is overriding
   PARAMETER C_IODELAY_GRP value to DDR3_SDRAM -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_v6_ddrx_v1_05_a\
   data\axi_v6_ddrx_v2_1_0.mpd line 84 
INFO:EDK:4130 - IPNAME: axi_dma, INSTANCE:XBPM_DDC_dma - tcl is overriding
   PARAMETER C_PRMRY_IS_ACLK_ASYNC value to 1 -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_dma_v5_00_a\data
   \axi_dma_v2_1_0.mpd line 85 
INFO:EDK:4130 - IPNAME: axi_dma, INSTANCE:XBPM_ADC_dma - tcl is overriding
   PARAMETER C_PRMRY_IS_ACLK_ASYNC value to 1 -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_dma_v5_00_a\data
   \axi_dma_v2_1_0.mpd line 85 

Computing clock values...
INFO:EDK:740 - Cannot determine the input clock associated with port :
   microblaze_0_i_bram_ctrl:BRAM_Clk_A. Clock DRCs will not be performed on this
   core and cores connected to it. 
INFO:EDK:740 - Cannot determine the input clock associated with port :
   microblaze_0_d_bram_ctrl:BRAM_Clk_A. Clock DRCs will not be performed on this
   core and cores connected to it. 
INFO:EDK:3716 - IPNAME: axi_dma, INSTANCE: XBPM_DDC_dma - Tools are updating the
   value of the parameter C_INTERCONNECT_M_AXI_S2MM_IS_ACLK_ASYNC to '1'. 
INFO:EDK:3716 - IPNAME: axi_dma, INSTANCE: XBPM_ADC_dma - Tools are updating the
   value of the parameter C_INTERCONNECT_M_AXI_S2MM_IS_ACLK_ASYNC to '1'. 
WARNING:EDK:4058 - INSTANCE: ETHERNET_dma, BUS_INTERFACE: M_AXI_SG -  is not
   connected to any slave. 
WARNING:EDK:4058 - INSTANCE: ETHERNET_dma, BUS_INTERFACE: M_AXI_MM2S -  is not
   connected to any slave. 
WARNING:EDK:4058 - INSTANCE: ETHERNET_dma, BUS_INTERFACE: M_AXI_S2MM -  is not
   connected to any slave. 
WARNING:EDK:4058 - INSTANCE: XBPM_DDC_dma, BUS_INTERFACE: M_AXI_S2MM -  is not
   connected to any slave. 

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor microblaze_0
  (0000000000-0x00001fff) microblaze_0_d_bram_ctrl	microblaze_0_dlmb
  (0000000000-0x00001fff) microblaze_0_i_bram_ctrl	microblaze_0_ilmb
  (0x40000000-0x4000ffff) LEDs_8Bits	axi4lite_0
  (0x40600000-0x4060ffff) RS232_Uart_1	axi4lite_0
  (0x41200000-0x4120ffff) microblaze_0_intc	axi4lite_0
  (0x41240000-0x4127ffff) ETHERNET	axi4lite_0
  (0x41400000-0x4140ffff) debug_module	axi4lite_0
  (0x41800000-0x4180ffff) SysACE_CompactFlash	axi4lite_0
  (0x41c00000-0x41c0ffff) axi_timer_0	axi4lite_0
  (0x41e00000-0x41e0ffff) XBPM_DDC_dma	axi4lite_0
  (0x41e20000-0x41e2ffff) ETHERNET_dma	axi4lite_0
  (0x41e40000-0x41e4ffff) XBPM_ADC_dma	axi4lite_0
  (0x71000000-0x7100ffff) fmc150_if_dma_0	axi4lite_0
  (0x7e820000-0x7e82ffff) bpm_ddc_0	axi4lite_0
  (0xc0000000-0xcfffffff) DDR3_SDRAM	axi4_0
INFO:EDK:4130 - IPNAME: lmb_v10, INSTANCE:microblaze_0_ilmb - tool is overriding
   PARAMETER C_LMB_NUM_SLAVES value to 1 -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v2_00_b\data
   \lmb_v10_v2_1_0.mpd line 80 
INFO:EDK:4130 - IPNAME: lmb_v10, INSTANCE:microblaze_0_dlmb - tool is overriding
   PARAMETER C_LMB_NUM_SLAVES value to 1 -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v2_00_b\data
   \lmb_v10_v2_1_0.mpd line 80 
INFO:EDK:4130 - IPNAME: bram_block, INSTANCE:microblaze_0_bram_block - tool is
   overriding PARAMETER C_MEMSIZE value to 0x2000 -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\d
   ata\bram_block_v2_1_0.mpd line 76 

Checking platform address map ...

Checking platform configuration ...
IPNAME: lmb_v10, INSTANCE: microblaze_0_ilmb - 1 master(s) : 1 slave(s) 
IPNAME: lmb_v10, INSTANCE: microblaze_0_dlmb - 1 master(s) : 1 slave(s) 
IPNAME: axi_interconnect, INSTANCE: axi4lite_0 - 1 master(s) : 12 slave(s) 
IPNAME: axi_interconnect, INSTANCE: axi4_0 - 7 master(s) : 1 slave(s) 

Checking port drivers...
WARNING:EDK:4181 - PORT: mm2s_prmry_reset_out_n, CONNECTOR: RESET_OUT_N -
   floating connection -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_dma_v5_00_a\data
   \axi_dma_v2_1_0.mpd line 210 
WARNING:EDK:4181 - PORT: mm2s_cntrl_reset_out_n, CONNECTOR: RESET_OUT_N -
   floating connection -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_dma_v5_00_a\data
   \axi_dma_v2_1_0.mpd line 216 
WARNING:EDK:4181 - PORT: s2mm_prmry_reset_out_n, CONNECTOR: RESET_OUT_N -
   floating connection -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_dma_v5_00_a\data
   \axi_dma_v2_1_0.mpd line 238 
WARNING:EDK:4181 - PORT: s2mm_sts_reset_out_n, CONNECTOR: RESET_OUT_N - floating
   connection -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_dma_v5_00_a\data
   \axi_dma_v2_1_0.mpd line 244 
WARNING:EDK:4181 - PORT: mm2s_prmry_reset_out_n, CONNECTOR: RESET_OUT_N -
   floating connection -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_dma_v5_00_a\data
   \axi_dma_v2_1_0.mpd line 210 
WARNING:EDK:4181 - PORT: mm2s_cntrl_reset_out_n, CONNECTOR: RESET_OUT_N -
   floating connection -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_dma_v5_00_a\data
   \axi_dma_v2_1_0.mpd line 216 
WARNING:EDK:4181 - PORT: s2mm_prmry_reset_out_n, CONNECTOR: RESET_OUT_N -
   floating connection -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_dma_v5_00_a\data
   \axi_dma_v2_1_0.mpd line 238 
WARNING:EDK:4181 - PORT: s2mm_sts_reset_out_n, CONNECTOR: RESET_OUT_N - floating
   connection -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_dma_v5_00_a\data
   \axi_dma_v2_1_0.mpd line 244 

Performing Clock DRCs...

Performing Reset DRCs...

Overriding system level properties...
INFO:EDK:4130 - IPNAME: axi_intc, INSTANCE:microblaze_0_intc - tcl is overriding
   PARAMETER C_KIND_OF_INTR value to 0b11111111111111111111111110000000 -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_intc_v1_01_a\dat
   a\axi_intc_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: axi_intc, INSTANCE:microblaze_0_intc - tcl is overriding
   PARAMETER C_KIND_OF_EDGE value to 0b11111111111111111111111111111111 -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_intc_v1_01_a\dat
   a\axi_intc_v2_1_0.mpd line 82 
INFO:EDK:4130 - IPNAME: axi_intc, INSTANCE:microblaze_0_intc - tcl is overriding
   PARAMETER C_KIND_OF_LVL value to 0b11111111111111111111111111111111 -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_intc_v1_01_a\dat
   a\axi_intc_v2_1_0.mpd line 83 
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:microblaze_0_i_bram_ctrl -
   tcl is overriding PARAMETER C_MASK value to 0x40000000 -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v3
   _00_b\data\lmb_bram_if_cntlr_v2_1_0.mpd line 87 
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:microblaze_0_d_bram_ctrl -
   tcl is overriding PARAMETER C_MASK value to 0x40000000 -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v3
   _00_b\data\lmb_bram_if_cntlr_v2_1_0.mpd line 87 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_D_AXI value to 1 -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_20_b\d
   ata\microblaze_v2_1_0.mpd line 228 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ADDR_TAG_BITS value to 15 -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_20_b\d
   ata\microblaze_v2_1_0.mpd line 332 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_DCACHE_ADDR_TAG value to 15 -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_20_b\d
   ata\microblaze_v2_1_0.mpd line 362 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_INTERRUPT value to 1 -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_20_b\d
   ata\microblaze_v2_1_0.mpd line 396 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_EXT_BRK value to 1 -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_20_b\d
   ata\microblaze_v2_1_0.mpd line 397 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_EXT_NM_BRK value to 1 -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_20_b\d
   ata\microblaze_v2_1_0.mpd line 398 

INFO: Setting C_RANGE_CHECK = ON for axi_interconnect axi4lite_0.
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi4lite_0 - tcl is
   overriding PARAMETER C_RANGE_CHECK value to 1 -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   05_a\data\axi_interconnect_v2_1_0.mpd line 146 

INFO: Setting C_RANGE_CHECK = OFF for axi_interconnect axi4_0; no DECERR
checking will be performed.
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi4_0 - tcl is overriding
   PARAMETER C_RANGE_CHECK value to 0 -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   05_a\data\axi_interconnect_v2_1_0.mpd line 146 
INFO:EDK:4130 - IPNAME: chipscope_icon, INSTANCE:chipscope_icon_0 - tcl is
   overriding PARAMETER C_SYSTEM_CONTAINS_MDM value to 1 -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\chipscope_icon_v1_06
   _a\data\chipscope_icon_v2_1_0.mpd line 80 

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...
Invoking MIG ...
MIG returned 0

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...
Chipscope Integrate Controller, instance 'chipscope_icon', exists in System 
Chipscope Integrate Controller, instance 'chipscope_icon', exists in System 
Chipscope Integrate Controller, instance 'chipscope_icon', exists in System 

Running UPDATE Tcl procedures for OPTION PLATGEN_SYSLEVEL_UPDATE_PROC...
INFO: Setting timing constaints for microblaze_0_ilmb.
INFO: The microblaze_0_ilmb core has constraints automatically generated by XPS
in implementation/microblaze_0_ilmb_wrapper/microblaze_0_ilmb_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: Setting timing constaints for microblaze_0_dlmb.
INFO: The microblaze_0_dlmb core has constraints automatically generated by XPS
in implementation/microblaze_0_dlmb_wrapper/microblaze_0_dlmb_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: Setting timing constaints for microblaze_0.
INFO: The microblaze_0 core has constraints automatically generated by XPS in
implementation/microblaze_0_wrapper/microblaze_0_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: No synchronous clock conversions in axi_interconnect axi4lite_0.
INFO: No asynchronous clock conversions in axi_interconnect axi4lite_0.
INFO: Generating core-level timing constraints for synchronous clock conversions
in axi_interconnect axi4_0.
INFO: Generating core-level timing constraints for asynchronous clock
conversions in axi_interconnect axi4_0.
INFO: The SysACE_CompactFlash core has constraints automatically generated by
XPS in
implementation/sysace_compactflash_wrapper/sysace_compactflash_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The SysACE_CompactFlash core has constraints automatically generated by
XPS in
implementation/sysace_compactflash_wrapper/sysace_compactflash_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.


Modify defaults ...

Creating stub ...

Processing licensed instances ...
Completion time: 0.00 seconds

Creating hardware output directories ...

Managing hardware (BBD-specified) netlist files ...
IPNAME:bpm_ddc INSTANCE:bpm_ddc_0 -
D:\LR\Xilinx_projects\ML605_System_fmc150_testbench13_ext_clock_BPM_ADC_DDC_DMA\
system.mhs line 248 - Copying (BBD-specified) netlist files.
IPNAME:chipscope_icon INSTANCE:chipscope_icon_0 -
D:\LR\Xilinx_projects\ML605_System_fmc150_testbench13_ext_clock_BPM_ADC_DDC_DMA\
system.mhs line 509 - Copying (BBD-specified) netlist files.
IPNAME:chipscope_ila INSTANCE:chipscope_ila_1 -
D:\LR\Xilinx_projects\ML605_System_fmc150_testbench13_ext_clock_BPM_ADC_DDC_DMA\
system.mhs line 518 - Copying (BBD-specified) netlist files.
IPNAME:chipscope_ila INSTANCE:chipscope_ila_0 -
D:\LR\Xilinx_projects\ML605_System_fmc150_testbench13_ext_clock_BPM_ADC_DDC_DMA\
system.mhs line 531 - Copying (BBD-specified) netlist files.
IPNAME:fmc150_if_dma INSTANCE:fmc150_if_dma_0 -
D:\LR\Xilinx_projects\ML605_System_fmc150_testbench13_ext_clock_BPM_ADC_DDC_DMA\
system.mhs line 544 - Copying (BBD-specified) netlist files.
IPNAME:chipscope_ila INSTANCE:chipscope_ila_2 -
D:\LR\Xilinx_projects\ML605_System_fmc150_testbench13_ext_clock_BPM_ADC_DDC_DMA\
system.mhs line 630 - Copying (BBD-specified) netlist files.

Managing cache ...

Elaborating instances ...
IPNAME:bram_block INSTANCE:microblaze_0_bram_block -
D:\LR\Xilinx_projects\ML605_System_fmc150_testbench13_ext_clock_BPM_ADC_DDC_DMA\
system.mhs line 149 - elaborating IP
IPNAME:clock_generator INSTANCE:clock_generator_0 -
D:\LR\Xilinx_projects\ML605_System_fmc150_testbench13_ext_clock_BPM_ADC_DDC_DMA\
system.mhs line 197 - elaborating IP
ClkGen elaborate status: PASSED
----------------------------------------
IPNAME:chipscope_icon INSTANCE:chipscope_icon_0 -
D:\LR\Xilinx_projects\ML605_System_fmc150_testbench13_ext_clock_BPM_ADC_DDC_DMA\
system.mhs line 509 - elaborating IP
Created elaborate directory hdl/elaborate/chipscope_icon_0_v1_06_a/synhdl/vhdl/
Generating ChipScope core: chipscope_icon_0 ...
ChipScope Core Generator command: coregen.exe -b
D:/LR/Xilinx_projects/ML605_System_fmc150_testbench13_ext_clock_BPM_ADC_DDC_DMA/
implementation/chipscope_icon_0.xco
Release 13.4 - Xilinx CORE Generator O.87xd (nt)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.
All runtime messages will be recorded in
D:\LR\Xilinx_projects\ML605_System_fmc150_testbench13_ext_clock_BPM_ADC_DDC_DMA\
implementation\chipscope_icon_0_wrapper\coregen.log
Updating project device from '6vlx240t' to 'xc6vlx240t'.
Wrote CGP file for project 'coregen'.
Resolving generic values...
Finished resolving generic values.
Generating IP...
Configuring files for chipscope_icon_0 root...
Gathering HDL files for chipscope_icon_0 root...
Creating XST project for chipscope_icon_0...
Creating XST script file for chipscope_icon_0...
Creating XST instantiation file for chipscope_icon_0...
Running XST for chipscope_icon_0...
XST: HDL Parsing
XST: HDL Elaboration
XST: HDL Synthesis
XST: Advanced HDL Synthesis
XST: Low Level Synthesis
XST: Design Summary
Not generating VHDL wrapper
Not generating Verilog wrapper
Skipping VHDL instantiation template for chipscope_icon_0...
Skipping Verilog instantiation template for chipscope_icon_0...
Finished Generation.
Generating IP instantiation template...
Generating ASY schematic symbol...
Generating metadata file...
Generating ISE project...
XCO file found: chipscope_icon_0.xco
XMDF file found: chipscope_icon_0_xmdf.tcl
Adding
D:/LR/Xilinx_projects/ML605_System_fmc150_testbench13_ext_clock_BPM_ADC_DDC_DMA/
implementation/chipscope_icon_0_wrapper/tmp/_cg/chipscope_icon_0.asy -view all
-origin_type imported
Adding
D:/LR/Xilinx_projects/ML605_System_fmc150_testbench13_ext_clock_BPM_ADC_DDC_DMA/
implementation/chipscope_icon_0_wrapper/tmp/_cg/chipscope_icon_0.ngc -view all
-origin_type created
Checking file
"D:/LR/Xilinx_projects/ML605_System_fmc150_testbench13_ext_clock_BPM_ADC_DDC_DMA
/implementation/chipscope_icon_0_wrapper/tmp/_cg/chipscope_icon_0.ngc" for
project device match ...
File
"D:/LR/Xilinx_projects/ML605_System_fmc150_testbench13_ext_clock_BPM_ADC_DDC_DMA
/implementation/chipscope_icon_0_wrapper/tmp/_cg/chipscope_icon_0.ngc" device
information matches project device.
INFO:TclTasksC:2116 - The automatic calculation of top has been turned-off.
   Please set the new top explicitly by running the "project set top" command.
   To re-calculate the new top automatically, set the "Auto Implementation Top"
   property to true.
Top level has been set to "/chipscope_icon_0"
Generating README file...
Generating FLIST file...
Moving files to output directory...
Finished moving files to output directory
Saved CGP file for project 'coregen'.
*************************************************************
IPNAME:chipscope_ila INSTANCE:chipscope_ila_1 -
D:\LR\Xilinx_projects\ML605_System_fmc150_testbench13_ext_clock_BPM_ADC_DDC_DMA\
system.mhs line 518 - elaborating IP
Created elaborate directory hdl/elaborate/chipscope_ila_1_v1_05_a/synhdl/vhdl/
Generating ChipScope core: chipscope_ila_1 ...
ChipScope Core Generator command: coregen.exe -b
D:/LR/Xilinx_projects/ML605_System_fmc150_testbench13_ext_clock_BPM_ADC_DDC_DMA/
implementation/chipscope_ila_1.xco
Release 13.4 - Xilinx CORE Generator O.87xd (nt)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.
All runtime messages will be recorded in
D:\LR\Xilinx_projects\ML605_System_fmc150_testbench13_ext_clock_BPM_ADC_DDC_DMA\
implementation\chipscope_ila_1_wrapper\coregen.log
Updating project device from '6vlx240t' to 'xc6vlx240t'.
Wrote CGP file for project 'coregen'.
Resolving generic values...
Finished resolving generic values.
Generating IP...
Configuring files for chipscope_ila_1 root...
Gathering HDL files for chipscope_ila_1 root...
Creating XST project for chipscope_ila_1...
Creating XST script file for chipscope_ila_1...
Creating XST instantiation file for chipscope_ila_1...
Running XST for chipscope_ila_1...
XST: HDL Parsing
XST: HDL Elaboration
XST: HDL Synthesis
XST: Advanced HDL Synthesis
XST: Low Level Synthesis
XST: Design Summary
Not generating VHDL wrapper
Not generating Verilog wrapper
Skipping VHDL instantiation template for chipscope_ila_1...
Skipping Verilog instantiation template for chipscope_ila_1...
Finished Generation.
Generating IP instantiation template...
Generating ASY schematic symbol...
Generating metadata file...
Generating ISE project...
XCO file found: chipscope_ila_1.xco
XMDF file found: chipscope_ila_1_xmdf.tcl
WARNING:EDK - : chipscope_ila_1.vhd does not exist, will not be added to ISE
   project.

WARNING:EDK - : chipscope_ila_1.vho does not exist, will not be added to ISE
   project.

Adding
D:/LR/Xilinx_projects/ML605_System_fmc150_testbench13_ext_clock_BPM_ADC_DDC_DMA/
implementation/chipscope_ila_1_wrapper/tmp/_cg/chipscope_ila_1.asy -view all
-origin_type imported
Adding
D:/LR/Xilinx_projects/ML605_System_fmc150_testbench13_ext_clock_BPM_ADC_DDC_DMA/
implementation/chipscope_ila_1_wrapper/tmp/_cg/chipscope_ila_1.ngc -view all
-origin_type created
Checking file
"D:/LR/Xilinx_projects/ML605_System_fmc150_testbench13_ext_clock_BPM_ADC_DDC_DMA
/implementation/chipscope_ila_1_wrapper/tmp/_cg/chipscope_ila_1.ngc" for project
device match ...
File
"D:/LR/Xilinx_projects/ML605_System_fmc150_testbench13_ext_clock_BPM_ADC_DDC_DMA
/implementation/chipscope_ila_1_wrapper/tmp/_cg/chipscope_ila_1.ngc" device
information matches project device.
INFO:TclTasksC:2116 - The automatic calculation of top has been turned-off.
   Please set the new top explicitly by running the "project set top" command.
   To re-calculate the new top automatically, set the "Auto Implementation Top"
   property to true.
Top level has been set to "/chipscope_ila_1"
Generating README file...
Generating FLIST file...
Moving files to output directory...
Finished moving files to output directory
Saved CGP file for project 'coregen'.
*************************************************************
IPNAME:chipscope_ila INSTANCE:chipscope_ila_0 -
D:\LR\Xilinx_projects\ML605_System_fmc150_testbench13_ext_clock_BPM_ADC_DDC_DMA\
system.mhs line 531 - elaborating IP
Created elaborate directory hdl/elaborate/chipscope_ila_0_v1_05_a/synhdl/vhdl/
Generating ChipScope core: chipscope_ila_0 ...
ChipScope Core Generator command: coregen.exe -b
D:/LR/Xilinx_projects/ML605_System_fmc150_testbench13_ext_clock_BPM_ADC_DDC_DMA/
implementation/chipscope_ila_0.xco
Release 13.4 - Xilinx CORE Generator O.87xd (nt)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.
All runtime messages will be recorded in
D:\LR\Xilinx_projects\ML605_System_fmc150_testbench13_ext_clock_BPM_ADC_DDC_DMA\
implementation\chipscope_ila_0_wrapper\coregen.log
Updating project device from '6vlx240t' to 'xc6vlx240t'.
Wrote CGP file for project 'coregen'.
Resolving generic values...
Finished resolving generic values.
Generating IP...
Configuring files for chipscope_ila_0 root...
Gathering HDL files for chipscope_ila_0 root...
Creating XST project for chipscope_ila_0...
Creating XST script file for chipscope_ila_0...
Creating XST instantiation file for chipscope_ila_0...
Running XST for chipscope_ila_0...
XST: HDL Parsing
XST: HDL Elaboration
XST: HDL Synthesis
XST: Advanced HDL Synthesis
XST: Low Level Synthesis
XST: Design Summary
Not generating VHDL wrapper
Not generating Verilog wrapper
Skipping VHDL instantiation template for chipscope_ila_0...
Skipping Verilog instantiation template for chipscope_ila_0...
Finished Generation.
Generating IP instantiation template...
Generating ASY schematic symbol...
Generating metadata file...
Generating ISE project...
XCO file found: chipscope_ila_0.xco
XMDF file found: chipscope_ila_0_xmdf.tcl
WARNING:EDK - : chipscope_ila_0.vhd does not exist, will not be added to ISE
   project.

WARNING:EDK - : chipscope_ila_0.vho does not exist, will not be added to ISE
   project.

Adding
D:/LR/Xilinx_projects/ML605_System_fmc150_testbench13_ext_clock_BPM_ADC_DDC_DMA/
implementation/chipscope_ila_0_wrapper/tmp/_cg/chipscope_ila_0.asy -view all
-origin_type imported
Adding
D:/LR/Xilinx_projects/ML605_System_fmc150_testbench13_ext_clock_BPM_ADC_DDC_DMA/
implementation/chipscope_ila_0_wrapper/tmp/_cg/chipscope_ila_0.ngc -view all
-origin_type created
Checking file
"D:/LR/Xilinx_projects/ML605_System_fmc150_testbench13_ext_clock_BPM_ADC_DDC_DMA
/implementation/chipscope_ila_0_wrapper/tmp/_cg/chipscope_ila_0.ngc" for project
device match ...
File
"D:/LR/Xilinx_projects/ML605_System_fmc150_testbench13_ext_clock_BPM_ADC_DDC_DMA
/implementation/chipscope_ila_0_wrapper/tmp/_cg/chipscope_ila_0.ngc" device
information matches project device.
INFO:TclTasksC:2116 - The automatic calculation of top has been turned-off.
   Please set the new top explicitly by running the "project set top" command.
   To re-calculate the new top automatically, set the "Auto Implementation Top"
   property to true.
Top level has been set to "/chipscope_ila_0"
Generating README file...
Generating FLIST file...
Moving files to output directory...
Finished moving files to output directory
Saved CGP file for project 'coregen'.
*************************************************************
IPNAME:chipscope_ila INSTANCE:chipscope_ila_2 -
D:\LR\Xilinx_projects\ML605_System_fmc150_testbench13_ext_clock_BPM_ADC_DDC_DMA\
system.mhs line 630 - elaborating IP
Created elaborate directory hdl/elaborate/chipscope_ila_2_v1_05_a/synhdl/vhdl/
Generating ChipScope core: chipscope_ila_2 ...
ChipScope Core Generator command: coregen.exe -b
D:/LR/Xilinx_projects/ML605_System_fmc150_testbench13_ext_clock_BPM_ADC_DDC_DMA/
implementation/chipscope_ila_2.xco
Release 13.4 - Xilinx CORE Generator O.87xd (nt)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.
All runtime messages will be recorded in
D:\LR\Xilinx_projects\ML605_System_fmc150_testbench13_ext_clock_BPM_ADC_DDC_DMA\
implementation\chipscope_ila_2_wrapper\coregen.log
Updating project device from '6vlx240t' to 'xc6vlx240t'.
Wrote CGP file for project 'coregen'.
Resolving generic values...
Finished resolving generic values.
Generating IP...
Configuring files for chipscope_ila_2 root...
Gathering HDL files for chipscope_ila_2 root...
Creating XST project for chipscope_ila_2...
Creating XST script file for chipscope_ila_2...
Creating XST instantiation file for chipscope_ila_2...
Running XST for chipscope_ila_2...
XST: HDL Parsing
XST: HDL Elaboration
XST: HDL Synthesis
XST: Advanced HDL Synthesis
XST: Low Level Synthesis
XST: Design Summary
Not generating VHDL wrapper
Not generating Verilog wrapper
Skipping VHDL instantiation template for chipscope_ila_2...
Skipping Verilog instantiation template for chipscope_ila_2...
Finished Generation.
Generating IP instantiation template...
Generating ASY schematic symbol...
Generating metadata file...
Generating ISE project...
XCO file found: chipscope_ila_2.xco
XMDF file found: chipscope_ila_2_xmdf.tcl
Adding
D:/LR/Xilinx_projects/ML605_System_fmc150_testbench13_ext_clock_BPM_ADC_DDC_DMA/
implementation/chipscope_ila_2_wrapper/tmp/_cg/chipscope_ila_2.asy -view all
-origin_type imported
Adding
D:/LR/Xilinx_projects/ML605_System_fmc150_testbench13_ext_clock_BPM_ADC_DDC_DMA/
implementation/chipscope_ila_2_wrapper/tmp/_cg/chipscope_ila_2.ngc -view all
-origin_type created
Checking file
"D:/LR/Xilinx_projects/ML605_System_fmc150_testbench13_ext_clock_BPM_ADC_DDC_DMA
/implementation/chipscope_ila_2_wrapper/tmp/_cg/chipscope_ila_2.ngc" for project
device match ...
File
"D:/LR/Xilinx_projects/ML605_System_fmc150_testbench13_ext_clock_BPM_ADC_DDC_DMA
/implementation/chipscope_ila_2_wrapper/tmp/_cg/chipscope_ila_2.ngc" device
information matches project device.
INFO:TclTasksC:2116 - The automatic calculation of top has been turned-off.
   Please set the new top explicitly by running the "project set top" command.
   To re-calculate the new top automatically, set the "Auto Implementation Top"
   property to true.
Top level has been set to "/chipscope_ila_2"
Generating README file...
Generating FLIST file...
Moving files to output directory...
Finished moving files to output directory
Saved CGP file for project 'coregen'.
*************************************************************

Writing HDL for elaborated instances ...

Inserting wrapper level ...
Completion time: 1.00 seconds

Constructing platform-level connectivity ...
WARNING:EDK:4059 - INSTANCE: ETHERNET, Overriding connection of PORT:
   AXI_STR_TXD_ARESETN, VALUE: AXI_STR_TXD_ARESETN - which is part of the
   connected BUSIF: S_AXI -
   D:\LR\Xilinx_projects\ML605_System_fmc150_testbench13_ext_clock_BPM_ADC_DDC_D
   MA\system.mhs line 383
WARNING:EDK:4059 - INSTANCE: ETHERNET, Overriding connection of PORT:
   AXI_STR_TXC_ARESETN, VALUE: AXI_STR_TXC_ARESETN - which is part of the
   connected BUSIF: S_AXI -
   D:\LR\Xilinx_projects\ML605_System_fmc150_testbench13_ext_clock_BPM_ADC_DDC_D
   MA\system.mhs line 383
WARNING:EDK:4059 - INSTANCE: ETHERNET, Overriding connection of PORT:
   AXI_STR_RXD_ARESETN, VALUE: AXI_STR_RXD_ARESETN - which is part of the
   connected BUSIF: S_AXI -
   D:\LR\Xilinx_projects\ML605_System_fmc150_testbench13_ext_clock_BPM_ADC_DDC_D
   MA\system.mhs line 383
WARNING:EDK:4059 - INSTANCE: ETHERNET, Overriding connection of PORT:
   AXI_STR_RXS_ARESETN, VALUE: AXI_STR_RXS_ARESETN - which is part of the
   connected BUSIF: S_AXI -
   D:\LR\Xilinx_projects\ML605_System_fmc150_testbench13_ext_clock_BPM_ADC_DDC_D
   MA\system.mhs line 383
Completion time: 1.00 seconds

Writing (top-level) BMM ...

Writing (top-level and wrappers) HDL ...

Generating synthesis project file ...

Running XST synthesis ...

INFO:EDK:4211 - The following instances are synthesized with XST. The MPD option
   IMP_NETLIST=TRUE indicates that a NGC file is to be produced using XST
   synthesis. IMP_NETLIST=FALSE (default) instances are not synthesized. 
INSTANCE:proc_sys_reset_0 -
D:\LR\Xilinx_projects\ML605_System_fmc150_testbench13_ext_clock_BPM_ADC_DDC_DMA\
system.mhs line 92 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.4/ISE_DS/EDK/virtex6/data/virtex6.acd> with local file
<C:/Xilinx/13.4/ISE_DS/ISE/virtex6/data/virtex6.acd>
INSTANCE:microblaze_0_intc -
D:\LR\Xilinx_projects\ML605_System_fmc150_testbench13_ext_clock_BPM_ADC_DDC_DMA\
system.mhs line 106 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.4/ISE_DS/EDK/virtex6/data/virtex6.acd> with local file
<C:/Xilinx/13.4/ISE_DS/ISE/virtex6/data/virtex6.acd>
INSTANCE:microblaze_0_ilmb -
D:\LR\Xilinx_projects\ML605_System_fmc150_testbench13_ext_clock_BPM_ADC_DDC_DMA\
system.mhs line 117 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.4/ISE_DS/EDK/virtex6/data/virtex6.acd> with local file
<C:/Xilinx/13.4/ISE_DS/ISE/virtex6/data/virtex6.acd>
INSTANCE:microblaze_0_i_bram_ctrl -
D:\LR\Xilinx_projects\ML605_System_fmc150_testbench13_ext_clock_BPM_ADC_DDC_DMA\
system.mhs line 124 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.4/ISE_DS/EDK/virtex6/data/virtex6.acd> with local file
<C:/Xilinx/13.4/ISE_DS/ISE/virtex6/data/virtex6.acd>
INSTANCE:microblaze_0_dlmb -
D:\LR\Xilinx_projects\ML605_System_fmc150_testbench13_ext_clock_BPM_ADC_DDC_DMA\
system.mhs line 133 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.4/ISE_DS/EDK/virtex6/data/virtex6.acd> with local file
<C:/Xilinx/13.4/ISE_DS/ISE/virtex6/data/virtex6.acd>
INSTANCE:microblaze_0_d_bram_ctrl -
D:\LR\Xilinx_projects\ML605_System_fmc150_testbench13_ext_clock_BPM_ADC_DDC_DMA\
system.mhs line 140 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.4/ISE_DS/EDK/virtex6/data/virtex6.acd> with local file
<C:/Xilinx/13.4/ISE_DS/ISE/virtex6/data/virtex6.acd>
INSTANCE:microblaze_0_bram_block -
D:\LR\Xilinx_projects\ML605_System_fmc150_testbench13_ext_clock_BPM_ADC_DDC_DMA\
system.mhs line 149 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.4/ISE_DS/EDK/virtex6/data/virtex6.acd> with local file
<C:/Xilinx/13.4/ISE_DS/ISE/virtex6/data/virtex6.acd>
INSTANCE:microblaze_0 -
D:\LR\Xilinx_projects\ML605_System_fmc150_testbench13_ext_clock_BPM_ADC_DDC_DMA\
system.mhs line 156 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.4/ISE_DS/EDK/virtex6/data/virtex6.acd> with local file
<C:/Xilinx/13.4/ISE_DS/ISE/virtex6/data/virtex6.acd>
INSTANCE:debug_module -
D:\LR\Xilinx_projects\ML605_System_fmc150_testbench13_ext_clock_BPM_ADC_DDC_DMA\
system.mhs line 184 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.4/ISE_DS/EDK/virtex6/data/virtex6.acd> with local file
<C:/Xilinx/13.4/ISE_DS/ISE/virtex6/data/virtex6.acd>
INSTANCE:clock_generator_0 -
D:\LR\Xilinx_projects\ML605_System_fmc150_testbench13_ext_clock_BPM_ADC_DDC_DMA\
system.mhs line 197 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.4/ISE_DS/EDK/virtex6/data/virtex6.acd> with local file
<C:/Xilinx/13.4/ISE_DS/ISE/virtex6/data/virtex6.acd>
INSTANCE:bpm_ddc_0 -
D:\LR\Xilinx_projects\ML605_System_fmc150_testbench13_ext_clock_BPM_ADC_DDC_DMA\
system.mhs line 248 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.4/ISE_DS/EDK/virtex6/data/virtex6.acd> with local file
<C:/Xilinx/13.4/ISE_DS/ISE/virtex6/data/virtex6.acd>
INSTANCE:axi_timer_0 -
D:\LR\Xilinx_projects\ML605_System_fmc150_testbench13_ext_clock_BPM_ADC_DDC_DMA\
system.mhs line 273 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.4/ISE_DS/EDK/virtex6/data/virtex6.acd> with local file
<C:/Xilinx/13.4/ISE_DS/ISE/virtex6/data/virtex6.acd>
INSTANCE:axi4lite_0 -
D:\LR\Xilinx_projects\ML605_System_fmc150_testbench13_ext_clock_BPM_ADC_DDC_DMA\
system.mhs line 285 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.4/ISE_DS/EDK/virtex6/data/virtex6.acd> with local file
<C:/Xilinx/13.4/ISE_DS/ISE/virtex6/data/virtex6.acd>
INSTANCE:axi4_0 -
D:\LR\Xilinx_projects\ML605_System_fmc150_testbench13_ext_clock_BPM_ADC_DDC_DMA\
system.mhs line 293 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.4/ISE_DS/EDK/virtex6/data/virtex6.acd> with local file
<C:/Xilinx/13.4/ISE_DS/ISE/virtex6/data/virtex6.acd>
INSTANCE:sysace_compactflash -
D:\LR\Xilinx_projects\ML605_System_fmc150_testbench13_ext_clock_BPM_ADC_DDC_DMA\
system.mhs line 300 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.4/ISE_DS/EDK/virtex6/data/virtex6.acd> with local file
<C:/Xilinx/13.4/ISE_DS/ISE/virtex6/data/virtex6.acd>
INSTANCE:rs232_uart_1 -
D:\LR\Xilinx_projects\ML605_System_fmc150_testbench13_ext_clock_BPM_ADC_DDC_DMA\
system.mhs line 318 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.4/ISE_DS/EDK/virtex6/data/virtex6.acd> with local file
<C:/Xilinx/13.4/ISE_DS/ISE/virtex6/data/virtex6.acd>
INSTANCE:leds_8bits -
D:\LR\Xilinx_projects\ML605_System_fmc150_testbench13_ext_clock_BPM_ADC_DDC_DMA\
system.mhs line 334 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.4/ISE_DS/EDK/virtex6/data/virtex6.acd> with local file
<C:/Xilinx/13.4/ISE_DS/ISE/virtex6/data/virtex6.acd>
INSTANCE:ethernet_dma -
D:\LR\Xilinx_projects\ML605_System_fmc150_testbench13_ext_clock_BPM_ADC_DDC_DMA\
system.mhs line 348 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.4/ISE_DS/EDK/virtex6/data/virtex6.acd> with local file
<C:/Xilinx/13.4/ISE_DS/ISE/virtex6/data/virtex6.acd>
INSTANCE:ethernet -
D:\LR\Xilinx_projects\ML605_System_fmc150_testbench13_ext_clock_BPM_ADC_DDC_DMA\
system.mhs line 383 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.4/ISE_DS/EDK/virtex6/data/virtex6.acd> with local file
<C:/Xilinx/13.4/ISE_DS/ISE/virtex6/data/virtex6.acd>
INSTANCE:ddr3_sdram -
D:\LR\Xilinx_projects\ML605_System_fmc150_testbench13_ext_clock_BPM_ADC_DDC_DMA\
system.mhs line 438 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.4/ISE_DS/EDK/virtex6/data/virtex6.acd> with local file
<C:/Xilinx/13.4/ISE_DS/ISE/virtex6/data/virtex6.acd>
INSTANCE:xbpm_ddc_dma -
D:\LR\Xilinx_projects\ML605_System_fmc150_testbench13_ext_clock_BPM_ADC_DDC_DMA\
system.mhs line 481 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.4/ISE_DS/EDK/virtex6/data/virtex6.acd> with local file
<C:/Xilinx/13.4/ISE_DS/ISE/virtex6/data/virtex6.acd>
INSTANCE:chipscope_icon_0 -
D:\LR\Xilinx_projects\ML605_System_fmc150_testbench13_ext_clock_BPM_ADC_DDC_DMA\
system.mhs line 509 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.4/ISE_DS/EDK/virtex6/data/virtex6.acd> with local file
<C:/Xilinx/13.4/ISE_DS/ISE/virtex6/data/virtex6.acd>
INSTANCE:chipscope_ila_1 -
D:\LR\Xilinx_projects\ML605_System_fmc150_testbench13_ext_clock_BPM_ADC_DDC_DMA\
system.mhs line 518 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.4/ISE_DS/EDK/virtex6/data/virtex6.acd> with local file
<C:/Xilinx/13.4/ISE_DS/ISE/virtex6/data/virtex6.acd>
INSTANCE:chipscope_ila_0 -
D:\LR\Xilinx_projects\ML605_System_fmc150_testbench13_ext_clock_BPM_ADC_DDC_DMA\
system.mhs line 531 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.4/ISE_DS/EDK/virtex6/data/virtex6.acd> with local file
<C:/Xilinx/13.4/ISE_DS/ISE/virtex6/data/virtex6.acd>
INSTANCE:fmc150_if_dma_0 -
D:\LR\Xilinx_projects\ML605_System_fmc150_testbench13_ext_clock_BPM_ADC_DDC_DMA\
system.mhs line 544 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.4/ISE_DS/EDK/virtex6/data/virtex6.acd> with local file
<C:/Xilinx/13.4/ISE_DS/ISE/virtex6/data/virtex6.acd>
INSTANCE:xbpm_adc_dma -
D:\LR\Xilinx_projects\ML605_System_fmc150_testbench13_ext_clock_BPM_ADC_DDC_DMA\
system.mhs line 604 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.4/ISE_DS/EDK/virtex6/data/virtex6.acd> with local file
<C:/Xilinx/13.4/ISE_DS/ISE/virtex6/data/virtex6.acd>
INSTANCE:chipscope_ila_2 -
D:\LR\Xilinx_projects\ML605_System_fmc150_testbench13_ext_clock_BPM_ADC_DDC_DMA\
system.mhs line 630 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.4/ISE_DS/EDK/virtex6/data/virtex6.acd> with local file
<C:/Xilinx/13.4/ISE_DS/ISE/virtex6/data/virtex6.acd>

Running NGCBUILD ...
IPNAME:microblaze_0_ilmb_wrapper INSTANCE:microblaze_0_ilmb -
D:\LR\Xilinx_projects\ML605_System_fmc150_testbench13_ext_clock_BPM_ADC_DDC_DMA\
system.mhs line 117 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.4/ISE_DS/EDK/virtex6/data/virtex6.acd> with local file
<C:/Xilinx/13.4/ISE_DS/ISE/virtex6/data/virtex6.acd>

Command Line: C:\Xilinx\13.4\ISE_DS\ISE\bin\nt\unwrapped\ngcbuild.exe -p
xc6vlx240tff1156-1 -intstyle silent -i -sd .. microblaze_0_ilmb_wrapper.ngc
../microblaze_0_ilmb_wrapper

Reading NGO file
"D:/LR/Xilinx_projects/ML605_System_fmc150_testbench13_ext_clock_BPM_ADC_DDC_DMA
/implementation/microblaze_0_ilmb_wrapper/microblaze_0_ilmb_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../microblaze_0_ilmb_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  3 sec
Total CPU time to NGCBUILD completion:   3 sec

Writing NGCBUILD log file "../microblaze_0_ilmb_wrapper.blc"...

NGCBUILD done.
IPNAME:microblaze_0_dlmb_wrapper INSTANCE:microblaze_0_dlmb -
D:\LR\Xilinx_projects\ML605_System_fmc150_testbench13_ext_clock_BPM_ADC_DDC_DMA\
system.mhs line 133 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.4/ISE_DS/EDK/virtex6/data/virtex6.acd> with local file
<C:/Xilinx/13.4/ISE_DS/ISE/virtex6/data/virtex6.acd>

Command Line: C:\Xilinx\13.4\ISE_DS\ISE\bin\nt\unwrapped\ngcbuild.exe -p
xc6vlx240tff1156-1 -intstyle silent -i -sd .. microblaze_0_dlmb_wrapper.ngc
../microblaze_0_dlmb_wrapper

Reading NGO file
"D:/LR/Xilinx_projects/ML605_System_fmc150_testbench13_ext_clock_BPM_ADC_DDC_DMA
/implementation/microblaze_0_dlmb_wrapper/microblaze_0_dlmb_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../microblaze_0_dlmb_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  3 sec
Total CPU time to NGCBUILD completion:   3 sec

Writing NGCBUILD log file "../microblaze_0_dlmb_wrapper.blc"...

NGCBUILD done.
IPNAME:microblaze_0_wrapper INSTANCE:microblaze_0 -
D:\LR\Xilinx_projects\ML605_System_fmc150_testbench13_ext_clock_BPM_ADC_DDC_DMA\
system.mhs line 156 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.4/ISE_DS/EDK/virtex6/data/virtex6.acd> with local file
<C:/Xilinx/13.4/ISE_DS/ISE/virtex6/data/virtex6.acd>

Command Line: C:\Xilinx\13.4\ISE_DS\ISE\bin\nt\unwrapped\ngcbuild.exe -p
xc6vlx240tff1156-1 -intstyle silent -i -sd .. microblaze_0_wrapper.ngc
../microblaze_0_wrapper

Reading NGO file
"D:/LR/Xilinx_projects/ML605_System_fmc150_testbench13_ext_clock_BPM_ADC_DDC_DMA
/implementation/microblaze_0_wrapper/microblaze_0_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../microblaze_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  4 sec
Total CPU time to NGCBUILD completion:   4 sec

Writing NGCBUILD log file "../microblaze_0_wrapper.blc"...

NGCBUILD done.
IPNAME:clock_generator_0_wrapper INSTANCE:clock_generator_0 -
D:\LR\Xilinx_projects\ML605_System_fmc150_testbench13_ext_clock_BPM_ADC_DDC_DMA\
system.mhs line 197 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.4/ISE_DS/EDK/virtex6/data/virtex6.acd> with local file
<C:/Xilinx/13.4/ISE_DS/ISE/virtex6/data/virtex6.acd>

Command Line: C:\Xilinx\13.4\ISE_DS\ISE\bin\nt\unwrapped\ngcbuild.exe -p
xc6vlx240tff1156-1 -intstyle silent -i -sd .. clock_generator_0_wrapper.ngc
../clock_generator_0_wrapper

Reading NGO file
"D:/LR/Xilinx_projects/ML605_System_fmc150_testbench13_ext_clock_BPM_ADC_DDC_DMA
/implementation/clock_generator_0_wrapper/clock_generator_0_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../clock_generator_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  3 sec
Total CPU time to NGCBUILD completion:   3 sec

Writing NGCBUILD log file "../clock_generator_0_wrapper.blc"...

NGCBUILD done.
IPNAME:bpm_ddc_0_wrapper INSTANCE:bpm_ddc_0 -
D:\LR\Xilinx_projects\ML605_System_fmc150_testbench13_ext_clock_BPM_ADC_DDC_DMA\
system.mhs line 248 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.4/ISE_DS/EDK/virtex6/data/virtex6.acd> with local file
<C:/Xilinx/13.4/ISE_DS/ISE/virtex6/data/virtex6.acd>

Command Line: C:\Xilinx\13.4\ISE_DS\ISE\bin\nt\unwrapped\ngcbuild.exe -p
xc6vlx240tff1156-1 -intstyle silent -i -sd .. bpm_ddc_0_wrapper.ngc
../bpm_ddc_0_wrapper

Reading NGO file
"D:/LR/Xilinx_projects/ML605_System_fmc150_testbench13_ext_clock_BPM_ADC_DDC_DMA
/implementation/bpm_ddc_0_wrapper/bpm_ddc_0_wrapper.ngc" ...
Loading design module
"D:\LR\Xilinx_projects\ML605_System_fmc150_testbench13_ext_clock_BPM_ADC_DDC_DMA
\implementation\bpm_ddc_0_wrapper/cordic.ngc"...
Loading design module
"D:\LR\Xilinx_projects\ML605_System_fmc150_testbench13_ext_clock_BPM_ADC_DDC_DMA
\implementation\bpm_ddc_0_wrapper/cic_decimator.ngc"...
Loading design module
"D:\LR\Xilinx_projects\ML605_System_fmc150_testbench13_ext_clock_BPM_ADC_DDC_DMA
\implementation\bpm_ddc_0_wrapper/dds.ngc"...
Loading design module
"D:\LR\Xilinx_projects\ML605_System_fmc150_testbench13_ext_clock_BPM_ADC_DDC_DMA
\implementation\bpm_ddc_0_wrapper/mixer.ngc"...
Loading design module
"D:\LR\Xilinx_projects\ML605_System_fmc150_testbench13_ext_clock_BPM_ADC_DDC_DMA
\implementation\bpm_ddc_0_wrapper/fixed_point_divider.ngc"...
Loading design module
"D:\LR\Xilinx_projects\ML605_System_fmc150_testbench13_ext_clock_BPM_ADC_DDC_DMA
\implementation\bpm_ddc_0_wrapper/fifo.ngc"...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../bpm_ddc_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  7 sec
Total CPU time to NGCBUILD completion:   6 sec

Writing NGCBUILD log file "../bpm_ddc_0_wrapper.blc"...

NGCBUILD done.
IPNAME:axi4lite_0_wrapper INSTANCE:axi4lite_0 -
D:\LR\Xilinx_projects\ML605_System_fmc150_testbench13_ext_clock_BPM_ADC_DDC_DMA\
system.mhs line 285 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.4/ISE_DS/EDK/virtex6/data/virtex6.acd> with local file
<C:/Xilinx/13.4/ISE_DS/ISE/virtex6/data/virtex6.acd>

Command Line: C:\Xilinx\13.4\ISE_DS\ISE\bin\nt\unwrapped\ngcbuild.exe -p
xc6vlx240tff1156-1 -intstyle silent -i -sd .. axi4lite_0_wrapper.ngc
../axi4lite_0_wrapper

Reading NGO file
"D:/LR/Xilinx_projects/ML605_System_fmc150_testbench13_ext_clock_BPM_ADC_DDC_DMA
/implementation/axi4lite_0_wrapper/axi4lite_0_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../axi4lite_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  4 sec
Total CPU time to NGCBUILD completion:   3 sec

Writing NGCBUILD log file "../axi4lite_0_wrapper.blc"...

NGCBUILD done.
IPNAME:axi4_0_wrapper INSTANCE:axi4_0 -
D:\LR\Xilinx_projects\ML605_System_fmc150_testbench13_ext_clock_BPM_ADC_DDC_DMA\
system.mhs line 293 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.4/ISE_DS/EDK/virtex6/data/virtex6.acd> with local file
<C:/Xilinx/13.4/ISE_DS/ISE/virtex6/data/virtex6.acd>

Command Line: C:\Xilinx\13.4\ISE_DS\ISE\bin\nt\unwrapped\ngcbuild.exe -p
xc6vlx240tff1156-1 -intstyle silent -i -sd .. axi4_0_wrapper.ngc
../axi4_0_wrapper

Reading NGO file
"D:/LR/Xilinx_projects/ML605_System_fmc150_testbench13_ext_clock_BPM_ADC_DDC_DMA
/implementation/axi4_0_wrapper/axi4_0_wrapper.ngc" ...
Loading design module "../axi4_0_wrapper_fifo_generator_v8_4_1.ngc"...
Loading design module "../axi4_0_wrapper_fifo_generator_v8_4_2.ngc"...
Loading design module "../axi4_0_wrapper_fifo_generator_v8_4_3.ngc"...
Loading design module "../axi4_0_wrapper_fifo_generator_v8_4_6.ngc"...
Loading design module "../axi4_0_wrapper_fifo_generator_v8_4_4.ngc"...
Loading design module "../axi4_0_wrapper_fifo_generator_v8_4_5.ngc"...
Loading design module "../axi4_0_wrapper_fifo_generator_v8_4_7.ngc"...
Loading design module "../axi4_0_wrapper_fifo_generator_v8_4_8.ngc"...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../axi4_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  5 sec
Total CPU time to NGCBUILD completion:   4 sec

Writing NGCBUILD log file "../axi4_0_wrapper.blc"...

NGCBUILD done.
IPNAME:ethernet_dma_wrapper INSTANCE:ethernet_dma -
D:\LR\Xilinx_projects\ML605_System_fmc150_testbench13_ext_clock_BPM_ADC_DDC_DMA\
system.mhs line 348 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.4/ISE_DS/EDK/virtex6/data/virtex6.acd> with local file
<C:/Xilinx/13.4/ISE_DS/ISE/virtex6/data/virtex6.acd>

Command Line: C:\Xilinx\13.4\ISE_DS\ISE\bin\nt\unwrapped\ngcbuild.exe -p
xc6vlx240tff1156-1 -intstyle silent -i -sd .. ethernet_dma_wrapper.ngc
../ethernet_dma_wrapper

Reading NGO file
"D:/LR/Xilinx_projects/ML605_System_fmc150_testbench13_ext_clock_BPM_ADC_DDC_DMA
/implementation/ethernet_dma_wrapper/ethernet_dma_wrapper.ngc" ...
Loading design module "../ethernet_dma_wrapper_fifo_generator_v8_3_3.ngc"...
Loading design module "../ethernet_dma_wrapper_fifo_generator_v8_3_4.ngc"...
Loading design module "../ethernet_dma_wrapper_fifo_generator_v8_3_5.ngc"...
Loading design module "../ethernet_dma_wrapper_fifo_generator_v8_3_1.ngc"...
Loading design module "../ethernet_dma_wrapper_fifo_generator_v8_3_2.ngc"...
Loading design module "../ethernet_dma_wrapper_fifo_generator_v8_3_8.ngc"...
Loading design module "../ethernet_dma_wrapper_fifo_generator_v8_3_9.ngc"...
Loading design module "../ethernet_dma_wrapper_fifo_generator_v8_3_7.ngc"...
Loading design module "../ethernet_dma_wrapper_fifo_generator_v8_3_6.ngc"...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../ethernet_dma_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  5 sec
Total CPU time to NGCBUILD completion:   5 sec

Writing NGCBUILD log file "../ethernet_dma_wrapper.blc"...

NGCBUILD done.
IPNAME:ethernet_wrapper INSTANCE:ethernet -
D:\LR\Xilinx_projects\ML605_System_fmc150_testbench13_ext_clock_BPM_ADC_DDC_DMA\
system.mhs line 383 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.4/ISE_DS/EDK/virtex6/data/virtex6.acd> with local file
<C:/Xilinx/13.4/ISE_DS/ISE/virtex6/data/virtex6.acd>

Command Line: C:\Xilinx\13.4\ISE_DS\ISE\bin\nt\unwrapped\ngcbuild.exe -p
xc6vlx240tff1156-1 -intstyle silent -i -sd .. ethernet_wrapper.ngc
../ethernet_wrapper

Reading NGO file
"D:/LR/Xilinx_projects/ML605_System_fmc150_testbench13_ext_clock_BPM_ADC_DDC_DMA
/implementation/ethernet_wrapper/ethernet_wrapper.ngc" ...
Loading design module "../ethernet_wrapper_blk_mem_gen_v6_2_3.ngc"...
Loading design module "../ethernet_wrapper_blk_mem_gen_v6_2_4.ngc"...
Loading design module "../ethernet_wrapper_blk_mem_gen_v6_2_1.ngc"...
Loading design module "../ethernet_wrapper_blk_mem_gen_v6_2_2.ngc"...
Loading design module "../ethernet_wrapper_fifo_generator_v8_2.ngc"...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../ethernet_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  4 sec
Total CPU time to NGCBUILD completion:   4 sec

Writing NGCBUILD log file "../ethernet_wrapper.blc"...

NGCBUILD done.
IPNAME:ddr3_sdram_wrapper INSTANCE:ddr3_sdram -
D:\LR\Xilinx_projects\ML605_System_fmc150_testbench13_ext_clock_BPM_ADC_DDC_DMA\
system.mhs line 438 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.4/ISE_DS/EDK/virtex6/data/virtex6.acd> with local file
<C:/Xilinx/13.4/ISE_DS/ISE/virtex6/data/virtex6.acd>

Command Line: C:\Xilinx\13.4\ISE_DS\ISE\bin\nt\unwrapped\ngcbuild.exe -p
xc6vlx240tff1156-1 -intstyle silent -i -sd .. ddr3_sdram_wrapper.ngc
../ddr3_sdram_wrapper

Reading NGO file
"D:/LR/Xilinx_projects/ML605_System_fmc150_testbench13_ext_clock_BPM_ADC_DDC_DMA
/implementation/ddr3_sdram_wrapper/ddr3_sdram_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../ddr3_sdram_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  4 sec
Total CPU time to NGCBUILD completion:   4 sec

Writing NGCBUILD log file "../ddr3_sdram_wrapper.blc"...

NGCBUILD done.
IPNAME:xbpm_ddc_dma_wrapper INSTANCE:xbpm_ddc_dma -
D:\LR\Xilinx_projects\ML605_System_fmc150_testbench13_ext_clock_BPM_ADC_DDC_DMA\
system.mhs line 481 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.4/ISE_DS/EDK/virtex6/data/virtex6.acd> with local file
<C:/Xilinx/13.4/ISE_DS/ISE/virtex6/data/virtex6.acd>

Command Line: C:\Xilinx\13.4\ISE_DS\ISE\bin\nt\unwrapped\ngcbuild.exe -p
xc6vlx240tff1156-1 -intstyle silent -i -sd .. xbpm_ddc_dma_wrapper.ngc
../xbpm_ddc_dma_wrapper

Reading NGO file
"D:/LR/Xilinx_projects/ML605_System_fmc150_testbench13_ext_clock_BPM_ADC_DDC_DMA
/implementation/xbpm_ddc_dma_wrapper/xbpm_ddc_dma_wrapper.ngc" ...
Loading design module "../xbpm_ddc_dma_wrapper_fifo_generator_v8_3_1.ngc"...
Loading design module "../xbpm_ddc_dma_wrapper_fifo_generator_v8_3_2.ngc"...
Loading design module "../xbpm_ddc_dma_wrapper_fifo_generator_v8_3_3.ngc"...
Loading design module "../xbpm_ddc_dma_wrapper_fifo_generator_v8_3_4.ngc"...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../xbpm_ddc_dma_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  4 sec
Total CPU time to NGCBUILD completion:   4 sec

Writing NGCBUILD log file "../xbpm_ddc_dma_wrapper.blc"...

NGCBUILD done.
IPNAME:chipscope_icon_0_wrapper INSTANCE:chipscope_icon_0 -
D:\LR\Xilinx_projects\ML605_System_fmc150_testbench13_ext_clock_BPM_ADC_DDC_DMA\
system.mhs line 509 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.4/ISE_DS/EDK/virtex6/data/virtex6.acd> with local file
<C:/Xilinx/13.4/ISE_DS/ISE/virtex6/data/virtex6.acd>

Command Line: C:\Xilinx\13.4\ISE_DS\ISE\bin\nt\unwrapped\ngcbuild.exe -p
xc6vlx240tff1156-1 -intstyle silent -i -sd .. chipscope_icon_0_wrapper.ngc
../chipscope_icon_0_wrapper

Reading NGO file
"D:/LR/Xilinx_projects/ML605_System_fmc150_testbench13_ext_clock_BPM_ADC_DDC_DMA
/implementation/chipscope_icon_0_wrapper/chipscope_icon_0_wrapper.ngc" ...
Loading design module
"D:\LR\Xilinx_projects\ML605_System_fmc150_testbench13_ext_clock_BPM_ADC_DDC_DMA
\implementation\chipscope_icon_0_wrapper/chipscope_icon_0.ngc"...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../chipscope_icon_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  4 sec
Total CPU time to NGCBUILD completion:   3 sec

Writing NGCBUILD log file "../chipscope_icon_0_wrapper.blc"...

NGCBUILD done.
IPNAME:chipscope_ila_1_wrapper INSTANCE:chipscope_ila_1 -
D:\LR\Xilinx_projects\ML605_System_fmc150_testbench13_ext_clock_BPM_ADC_DDC_DMA\
system.mhs line 518 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.4/ISE_DS/EDK/virtex6/data/virtex6.acd> with local file
<C:/Xilinx/13.4/ISE_DS/ISE/virtex6/data/virtex6.acd>

Command Line: C:\Xilinx\13.4\ISE_DS\ISE\bin\nt\unwrapped\ngcbuild.exe -p
xc6vlx240tff1156-1 -intstyle silent -i -sd .. chipscope_ila_1_wrapper.ngc
../chipscope_ila_1_wrapper

Reading NGO file
"D:/LR/Xilinx_projects/ML605_System_fmc150_testbench13_ext_clock_BPM_ADC_DDC_DMA
/implementation/chipscope_ila_1_wrapper/chipscope_ila_1_wrapper.ngc" ...
Loading design module
"D:\LR\Xilinx_projects\ML605_System_fmc150_testbench13_ext_clock_BPM_ADC_DDC_DMA
\implementation\chipscope_ila_1_wrapper/chipscope_ila_1.ngc"...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../chipscope_ila_1_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  4 sec
Total CPU time to NGCBUILD completion:   4 sec

Writing NGCBUILD log file "../chipscope_ila_1_wrapper.blc"...

NGCBUILD done.
IPNAME:chipscope_ila_0_wrapper INSTANCE:chipscope_ila_0 -
D:\LR\Xilinx_projects\ML605_System_fmc150_testbench13_ext_clock_BPM_ADC_DDC_DMA\
system.mhs line 531 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.4/ISE_DS/EDK/virtex6/data/virtex6.acd> with local file
<C:/Xilinx/13.4/ISE_DS/ISE/virtex6/data/virtex6.acd>

Command Line: C:\Xilinx\13.4\ISE_DS\ISE\bin\nt\unwrapped\ngcbuild.exe -p
xc6vlx240tff1156-1 -intstyle silent -i -sd .. chipscope_ila_0_wrapper.ngc
../chipscope_ila_0_wrapper

Reading NGO file
"D:/LR/Xilinx_projects/ML605_System_fmc150_testbench13_ext_clock_BPM_ADC_DDC_DMA
/implementation/chipscope_ila_0_wrapper/chipscope_ila_0_wrapper.ngc" ...
Loading design module
"D:\LR\Xilinx_projects\ML605_System_fmc150_testbench13_ext_clock_BPM_ADC_DDC_DMA
\implementation\chipscope_ila_0_wrapper/chipscope_ila_0.ngc"...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../chipscope_ila_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  5 sec
Total CPU time to NGCBUILD completion:   4 sec

Writing NGCBUILD log file "../chipscope_ila_0_wrapper.blc"...

NGCBUILD done.
IPNAME:fmc150_if_dma_0_wrapper INSTANCE:fmc150_if_dma_0 -
D:\LR\Xilinx_projects\ML605_System_fmc150_testbench13_ext_clock_BPM_ADC_DDC_DMA\
system.mhs line 544 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.4/ISE_DS/EDK/virtex6/data/virtex6.acd> with local file
<C:/Xilinx/13.4/ISE_DS/ISE/virtex6/data/virtex6.acd>

Command Line: C:\Xilinx\13.4\ISE_DS\ISE\bin\nt\unwrapped\ngcbuild.exe -p
xc6vlx240tff1156-1 -intstyle silent -i -sd .. fmc150_if_dma_0_wrapper.ngc
../fmc150_if_dma_0_wrapper

Reading NGO file
"D:/LR/Xilinx_projects/ML605_System_fmc150_testbench13_ext_clock_BPM_ADC_DDC_DMA
/implementation/fmc150_if_dma_0_wrapper/fmc150_if_dma_0_wrapper.ngc" ...
Loading design module
"D:\LR\Xilinx_projects\ML605_System_fmc150_testbench13_ext_clock_BPM_ADC_DDC_DMA
\implementation\fmc150_if_dma_0_wrapper/cdce72010_init_mem_ext.ngc"...
Loading design module
"D:\LR\Xilinx_projects\ML605_System_fmc150_testbench13_ext_clock_BPM_ADC_DDC_DMA
\implementation\fmc150_if_dma_0_wrapper/cdce72010_init_mem_int.ngc"...
Loading design module
"D:\LR\Xilinx_projects\ML605_System_fmc150_testbench13_ext_clock_BPM_ADC_DDC_DMA
\implementation\fmc150_if_dma_0_wrapper/ads62p49_init_mem.ngc"...
Loading design module
"D:\LR\Xilinx_projects\ML605_System_fmc150_testbench13_ext_clock_BPM_ADC_DDC_DMA
\implementation\fmc150_if_dma_0_wrapper/dac3283_init_mem.ngc"...
Loading design module
"D:\LR\Xilinx_projects\ML605_System_fmc150_testbench13_ext_clock_BPM_ADC_DDC_DMA
\implementation\fmc150_if_dma_0_wrapper/amc7823_init_mem.ngc"...
Loading design module
"D:\LR\Xilinx_projects\ML605_System_fmc150_testbench13_ext_clock_BPM_ADC_DDC_DMA
\implementation\fmc150_if_dma_0_wrapper/fifo.ngc"...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../fmc150_if_dma_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  4 sec
Total CPU time to NGCBUILD completion:   4 sec

Writing NGCBUILD log file "../fmc150_if_dma_0_wrapper.blc"...

NGCBUILD done.
IPNAME:xbpm_adc_dma_wrapper INSTANCE:xbpm_adc_dma -
D:\LR\Xilinx_projects\ML605_System_fmc150_testbench13_ext_clock_BPM_ADC_DDC_DMA\
system.mhs line 604 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.4/ISE_DS/EDK/virtex6/data/virtex6.acd> with local file
<C:/Xilinx/13.4/ISE_DS/ISE/virtex6/data/virtex6.acd>

Command Line: C:\Xilinx\13.4\ISE_DS\ISE\bin\nt\unwrapped\ngcbuild.exe -p
xc6vlx240tff1156-1 -intstyle silent -i -sd .. xbpm_adc_dma_wrapper.ngc
../xbpm_adc_dma_wrapper

Reading NGO file
"D:/LR/Xilinx_projects/ML605_System_fmc150_testbench13_ext_clock_BPM_ADC_DDC_DMA
/implementation/xbpm_adc_dma_wrapper/xbpm_adc_dma_wrapper.ngc" ...
Loading design module "../xbpm_adc_dma_wrapper_fifo_generator_v8_3_1.ngc"...
Loading design module "../xbpm_adc_dma_wrapper_fifo_generator_v8_3_2.ngc"...
Loading design module "../xbpm_adc_dma_wrapper_fifo_generator_v8_3_3.ngc"...
Loading design module "../xbpm_adc_dma_wrapper_fifo_generator_v8_3_4.ngc"...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../xbpm_adc_dma_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  4 sec
Total CPU time to NGCBUILD completion:   4 sec

Writing NGCBUILD log file "../xbpm_adc_dma_wrapper.blc"...

NGCBUILD done.
IPNAME:chipscope_ila_2_wrapper INSTANCE:chipscope_ila_2 -
D:\LR\Xilinx_projects\ML605_System_fmc150_testbench13_ext_clock_BPM_ADC_DDC_DMA\
system.mhs line 630 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.4/ISE_DS/EDK/virtex6/data/virtex6.acd> with local file
<C:/Xilinx/13.4/ISE_DS/ISE/virtex6/data/virtex6.acd>

Command Line: C:\Xilinx\13.4\ISE_DS\ISE\bin\nt\unwrapped\ngcbuild.exe -p
xc6vlx240tff1156-1 -intstyle silent -i -sd .. chipscope_ila_2_wrapper.ngc
../chipscope_ila_2_wrapper

Reading NGO file
"D:/LR/Xilinx_projects/ML605_System_fmc150_testbench13_ext_clock_BPM_ADC_DDC_DMA
/implementation/chipscope_ila_2_wrapper/chipscope_ila_2_wrapper.ngc" ...
Loading design module
"D:\LR\Xilinx_projects\ML605_System_fmc150_testbench13_ext_clock_BPM_ADC_DDC_DMA
\implementation\chipscope_ila_2_wrapper/chipscope_ila_2.ngc"...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../chipscope_ila_2_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  4 sec
Total CPU time to NGCBUILD completion:   4 sec

Writing NGCBUILD log file "../chipscope_ila_2_wrapper.blc"...

NGCBUILD done.
INFO:EDK:3509 - NCF files should not be modified as they will be regenerated.
   If any constraint needs to be overridden, this should be done by modifying
   the data/system.ucf file.

Rebuilding cache ...

Total run time: 5133.00 seconds
"Running synthesis..."
cd synthesis & synthesis.cmd
"xst -ifn "system_xst.scr" -intstyle silent"
"Running XST synthesis ..."
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.4/ISE_DS/EDK/virtex6/data/virtex6.acd> with local file
<C:/Xilinx/13.4/ISE_DS/ISE/virtex6/data/virtex6.acd>
"XST completed"
"*********************************************"
"Running Xilinx Implementation tools.."
"*********************************************"
xflow -wd implementation -p xc6vlx240tff1156-1 -implement xflow.opt system.ngc
Release 13.4 - Xflow O.87xd (nt)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.
xflow.exe -wd implementation -p xc6vlx240tff1156-1 -implement xflow.opt
system.ngc  
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.4/ISE_DS/EDK/virtex6/data/virtex6.acd> with local file
<C:/Xilinx/13.4/ISE_DS/ISE/virtex6/data/virtex6.acd>
.... Copying flowfile C:/Xilinx/13.4/ISE_DS/ISE/xilinx/data/fpga.flw into
working directory
D:/LR/Xilinx_projects/ML605_System_fmc150_testbench13_ext_clock_BPM_ADC_DDC_DMA/
implementation 

Using Flow File:
D:/LR/Xilinx_projects/ML605_System_fmc150_testbench13_ext_clock_BPM_ADC_DDC_DMA/
implementation/fpga.flw 
Using Option File(s): 
 D:/LR/Xilinx_projects/ML605_System_fmc150_testbench13_ext_clock_BPM_ADC_DDC_DMA
/implementation/xflow.opt 

Creating Script File ... 

#----------------------------------------------#
# Starting program ngdbuild
# ngdbuild -p xc6vlx240tff1156-1 -nt timestamp -bm system.bmm
"D:/LR/Xilinx_projects/ML605_System_fmc150_testbench13_ext_clock_BPM_ADC_DDC_DMA
/implementation/system.ngc" -uc system.ucf system.ngd 
#----------------------------------------------#
Release 13.4 - ngdbuild O.87xd (nt)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.4/ISE_DS/EDK/virtex6/data/virtex6.acd> with local file
<C:/Xilinx/13.4/ISE_DS/ISE/virtex6/data/virtex6.acd>

Command Line: C:\Xilinx\13.4\ISE_DS\ISE\bin\nt\unwrapped\ngdbuild.exe -p
xc6vlx240tff1156-1 -nt timestamp -bm system.bmm
D:/LR/Xilinx_projects/ML605_System_fmc150_testbench13_ext_clock_BPM_ADC_DDC_DMA/
implementation/system.ngc -uc system.ucf system.ngd

Reading NGO file
"D:/LR/Xilinx_projects/ML605_System_fmc150_testbench13_ext_clock_BPM_ADC_DDC_DMA
/implementation/system.ngc" ...
Loading design module
"D:/LR/Xilinx_projects/ML605_System_fmc150_testbench13_ext_clock_BPM_ADC_DDC_DMA
/implementation/ethernet_wrapper.ngc"...
Loading design module
"D:/LR/Xilinx_projects/ML605_System_fmc150_testbench13_ext_clock_BPM_ADC_DDC_DMA
/implementation/fmc150_if_dma_0_wrapper.ngc"...
Loading design module
"D:/LR/Xilinx_projects/ML605_System_fmc150_testbench13_ext_clock_BPM_ADC_DDC_DMA
/implementation/sysace_compactflash_wrapper.ngc"...
Loading design module
"D:/LR/Xilinx_projects/ML605_System_fmc150_testbench13_ext_clock_BPM_ADC_DDC_DMA
/implementation/rs232_uart_1_wrapper.ngc"...
Loading design module
"D:/LR/Xilinx_projects/ML605_System_fmc150_testbench13_ext_clock_BPM_ADC_DDC_DMA
/implementation/proc_sys_reset_0_wrapper.ngc"...
Loading design module
"D:/LR/Xilinx_projects/ML605_System_fmc150_testbench13_ext_clock_BPM_ADC_DDC_DMA
/implementation/clock_generator_0_wrapper.ngc"...
Loading design module
"D:/LR/Xilinx_projects/ML605_System_fmc150_testbench13_ext_clock_BPM_ADC_DDC_DMA
/implementation/ethernet_dma_wrapper.ngc"...
Loading design module
"D:/LR/Xilinx_projects/ML605_System_fmc150_testbench13_ext_clock_BPM_ADC_DDC_DMA
/implementation/xbpm_adc_dma_wrapper.ngc"...
Loading design module
"D:/LR/Xilinx_projects/ML605_System_fmc150_testbench13_ext_clock_BPM_ADC_DDC_DMA
/implementation/bpm_ddc_0_wrapper.ngc"...
Loading design module
"D:/LR/Xilinx_projects/ML605_System_fmc150_testbench13_ext_clock_BPM_ADC_DDC_DMA
/implementation/chipscope_ila_2_wrapper.ngc"...
Loading design module
"D:/LR/Xilinx_projects/ML605_System_fmc150_testbench13_ext_clock_BPM_ADC_DDC_DMA
/implementation/microblaze_0_ilmb_wrapper.ngc"...
Loading design module
"D:/LR/Xilinx_projects/ML605_System_fmc150_testbench13_ext_clock_BPM_ADC_DDC_DMA
/implementation/microblaze_0_dlmb_wrapper.ngc"...
Loading design module
"D:/LR/Xilinx_projects/ML605_System_fmc150_testbench13_ext_clock_BPM_ADC_DDC_DMA
/implementation/axi4lite_0_wrapper.ngc"...
Loading design module
"D:/LR/Xilinx_projects/ML605_System_fmc150_testbench13_ext_clock_BPM_ADC_DDC_DMA
/implementation/axi4_0_wrapper.ngc"...
Loading design module
"D:/LR/Xilinx_projects/ML605_System_fmc150_testbench13_ext_clock_BPM_ADC_DDC_DMA
/implementation/microblaze_0_wrapper.ngc"...
Loading design module
"D:/LR/Xilinx_projects/ML605_System_fmc150_testbench13_ext_clock_BPM_ADC_DDC_DMA
/implementation/ddr3_sdram_wrapper.ngc"...
Loading design module
"D:/LR/Xilinx_projects/ML605_System_fmc150_testbench13_ext_clock_BPM_ADC_DDC_DMA
/implementation/xbpm_ddc_dma_wrapper.ngc"...
Loading design module
"D:/LR/Xilinx_projects/ML605_System_fmc150_testbench13_ext_clock_BPM_ADC_DDC_DMA
/implementation/microblaze_0_intc_wrapper.ngc"...
Loading design module
"D:/LR/Xilinx_projects/ML605_System_fmc150_testbench13_ext_clock_BPM_ADC_DDC_DMA
/implementation/chipscope_ila_0_wrapper.ngc"...
Loading design module
"D:/LR/Xilinx_projects/ML605_System_fmc150_testbench13_ext_clock_BPM_ADC_DDC_DMA
/implementation/chipscope_ila_1_wrapper.ngc"...
Loading design module
"D:/LR/Xilinx_projects/ML605_System_fmc150_testbench13_ext_clock_BPM_ADC_DDC_DMA
/implementation/microblaze_0_i_bram_ctrl_wrapper.ngc"...
Loading design module
"D:/LR/Xilinx_projects/ML605_System_fmc150_testbench13_ext_clock_BPM_ADC_DDC_DMA
/implementation/microblaze_0_d_bram_ctrl_wrapper.ngc"...
Loading design module
"D:/LR/Xilinx_projects/ML605_System_fmc150_testbench13_ext_clock_BPM_ADC_DDC_DMA
/implementation/debug_module_wrapper.ngc"...
Loading design module
"D:/LR/Xilinx_projects/ML605_System_fmc150_testbench13_ext_clock_BPM_ADC_DDC_DMA
/implementation/axi_timer_0_wrapper.ngc"...
Loading design module
"D:/LR/Xilinx_projects/ML605_System_fmc150_testbench13_ext_clock_BPM_ADC_DDC_DMA
/implementation/leds_8bits_wrapper.ngc"...
Loading design module
"D:/LR/Xilinx_projects/ML605_System_fmc150_testbench13_ext_clock_BPM_ADC_DDC_DMA
/implementation/microblaze_0_bram_block_wrapper.ngc"...
Loading design module
"D:/LR/Xilinx_projects/ML605_System_fmc150_testbench13_ext_clock_BPM_ADC_DDC_DMA
/implementation/chipscope_icon_0_wrapper.ngc"...
Applying constraints in
"D:/LR/Xilinx_projects/ML605_System_fmc150_testbench13_ext_clock_BPM_ADC_DDC_DMA
/implementation/ethernet_wrapper.ncf" to module "ETHERNET"...
Checking Constraint Associations...
Applying constraints in
"D:/LR/Xilinx_projects/ML605_System_fmc150_testbench13_ext_clock_BPM_ADC_DDC_DMA
/implementation/sysace_compactflash_wrapper.ncf" to module
"SysACE_CompactFlash"...
Checking Constraint Associations...
Applying constraints in
"D:/LR/Xilinx_projects/ML605_System_fmc150_testbench13_ext_clock_BPM_ADC_DDC_DMA
/implementation/ethernet_dma_wrapper.ncf" to module "ETHERNET_dma"...
Checking Constraint Associations...
Applying constraints in
"D:/LR/Xilinx_projects/ML605_System_fmc150_testbench13_ext_clock_BPM_ADC_DDC_DMA
/implementation/xbpm_adc_dma_wrapper.ncf" to module "XBPM_ADC_dma"...
Checking Constraint Associations...
Applying constraints in
"D:/LR/Xilinx_projects/ML605_System_fmc150_testbench13_ext_clock_BPM_ADC_DDC_DMA
/implementation/chipscope_ila_2_wrapper.ncf" to module "chipscope_ila_2"...
WARNING:ConstraintSystem:192 - The TNM 'D2_CLK', does not directly or indirectly
   drive any flip-flops, latches and/or RAMS and cannot be actively used by the
   referencing TIg constraint ''. If clock manager blocks are directly or
   indirectly driven, a new TNM constraint will not be derived since the none of
   the referencing constraints are a PERIOD constraint. This TNM is used in the
   following user groups and/or specifications:
   <TIMESPEC TS_D2_TO_T2 = FROM D2_CLK TO "FFS" TIG;>
   [D:/LR/Xilinx_projects/ML605_System_fmc150_testbench13_ext_clock_BPM_ADC_DDC_
   DMA/implementation/chipscope_ila_2_wrapper.ncf(6)]
   <TIMESPEC TS_J2_TO_D2 = FROM "FFS" TO D2_CLK TIG;>
   [D:/LR/Xilinx_projects/ML605_System_fmc150_testbench13_ext_clock_BPM_ADC_DDC_
   DMA/implementation/chipscope_ila_2_wrapper.ncf(7)]
   <TIMESPEC TS_J3_TO_D2 = FROM "FFS" TO D2_CLK TIG;>
   [D:/LR/Xilinx_projects/ML605_System_fmc150_testbench13_ext_clock_BPM_ADC_DDC_
   DMA/implementation/chipscope_ila_2_wrapper.ncf(8)]
   <TIMESPEC TS_J4_TO_D2 = FROM "FFS" TO D2_CLK TIG;>
   [D:/LR/Xilinx_projects/ML605_System_fmc150_testbench13_ext_clock_BPM_ADC_DDC_
   DMA/implementation/chipscope_ila_2_wrapper.ncf(9)]

WARNING:ConstraintSystem:197 - The following specification is invalid because
   the referenced TNM constraint was removed:
   <TIMESPEC TS_D2_TO_T2 = FROM D2_CLK TO "FFS" TIG;>
   [D:/LR/Xilinx_projects/ML605_System_fmc150_testbench13_ext_clock_BPM_ADC_DDC_
   DMA/implementation/chipscope_ila_2_wrapper.ncf(6)]

WARNING:ConstraintSystem:197 - The following specification is invalid because
   the referenced TNM constraint was removed:
   <TIMESPEC TS_J2_TO_D2 = FROM "FFS" TO D2_CLK TIG;>
   [D:/LR/Xilinx_projects/ML605_System_fmc150_testbench13_ext_clock_BPM_ADC_DDC_
   DMA/implementation/chipscope_ila_2_wrapper.ncf(7)]

WARNING:ConstraintSystem:197 - The following specification is invalid because
   the referenced TNM constraint was removed:
   <TIMESPEC TS_J3_TO_D2 = FROM "FFS" TO D2_CLK TIG;>
   [D:/LR/Xilinx_projects/ML605_System_fmc150_testbench13_ext_clock_BPM_ADC_DDC_
   DMA/implementation/chipscope_ila_2_wrapper.ncf(8)]

WARNING:ConstraintSystem:197 - The following specification is invalid because
   the referenced TNM constraint was removed:
   <TIMESPEC TS_J4_TO_D2 = FROM "FFS" TO D2_CLK TIG;>
   [D:/LR/Xilinx_projects/ML605_System_fmc150_testbench13_ext_clock_BPM_ADC_DDC_
   DMA/implementation/chipscope_ila_2_wrapper.ncf(9)]

Checking Constraint Associations...
INFO:NgdBuild:981 - Could not find any associations for the following
   constraint:
       '<INST "U0/*/U_STAT/U_DIRTY_LDC" TNM = D2_CLK;>
   [D:/LR/Xilinx_projects/ML605_System_fmc150_testbench13_ext_clock_BPM_ADC_DDC_
   DMA/implementation/chipscope_ila_2_wrapper.ncf(5)]'
Applying constraints in
"D:/LR/Xilinx_projects/ML605_System_fmc150_testbench13_ext_clock_BPM_ADC_DDC_DMA
/implementation/microblaze_0_ilmb_wrapper.ncf" to module "microblaze_0_ilmb"...
Checking Constraint Associations...
Applying constraints in
"D:/LR/Xilinx_projects/ML605_System_fmc150_testbench13_ext_clock_BPM_ADC_DDC_DMA
/implementation/microblaze_0_dlmb_wrapper.ncf" to module "microblaze_0_dlmb"...
Checking Constraint Associations...
Applying constraints in
"D:/LR/Xilinx_projects/ML605_System_fmc150_testbench13_ext_clock_BPM_ADC_DDC_DMA
/implementation/axi4lite_0_wrapper.ncf" to module "axi4lite_0"...
Checking Constraint Associations...
Applying constraints in
"D:/LR/Xilinx_projects/ML605_System_fmc150_testbench13_ext_clock_BPM_ADC_DDC_DMA
/implementation/axi4_0_wrapper.ncf" to module "axi4_0"...
WARNING:ConstraintSystem:194 - The TNM 'axi4_0_async_clock_conv_FFDEST', does
   not directly or indirectly drive any flip-flops, latches and/or RAMs and is
   not actively used by any referencing constraint.

Checking Constraint Associations...
INFO:NgdBuild:981 - Could not find any associations for the following
   constraint:
       '<INST
   "axi4_0/*_converter_bank/*clock_conv_inst/*asyncfifo_*mem/*dout_i_????" TNM =
   "axi4_0_async_clock_conv_FFDEST";>
   [D:/LR/Xilinx_projects/ML605_System_fmc150_testbench13_ext_clock_BPM_ADC_DDC_
   DMA/implementation/axi4_0_wrapper.ncf(18)]'
Applying constraints in
"D:/LR/Xilinx_projects/ML605_System_fmc150_testbench13_ext_clock_BPM_ADC_DDC_DMA
/implementation/microblaze_0_wrapper.ncf" to module "microblaze_0"...
Checking Constraint Associations...
Applying constraints in
"D:/LR/Xilinx_projects/ML605_System_fmc150_testbench13_ext_clock_BPM_ADC_DDC_DMA
/implementation/ddr3_sdram_wrapper.ncf" to module "DDR3_SDRAM"...
Checking Constraint Associations...
Applying constraints in
"D:/LR/Xilinx_projects/ML605_System_fmc150_testbench13_ext_clock_BPM_ADC_DDC_DMA
/implementation/xbpm_ddc_dma_wrapper.ncf" to module "XBPM_DDC_dma"...
Checking Constraint Associations...
Applying constraints in
"D:/LR/Xilinx_projects/ML605_System_fmc150_testbench13_ext_clock_BPM_ADC_DDC_DMA
/implementation/chipscope_ila_0_wrapper.ncf" to module "chipscope_ila_0"...
WARNING:ConstraintSystem:192 - The TNM 'D2_CLK', does not directly or indirectly
   drive any flip-flops, latches and/or RAMS and cannot be actively used by the
   referencing TIg constraint ''. If clock manager blocks are directly or
   indirectly driven, a new TNM constraint will not be derived since the none of
   the referencing constraints are a PERIOD constraint. This TNM is used in the
   following user groups and/or specifications:
   <TIMESPEC TS_D2_TO_T2 = FROM D2_CLK TO "FFS" TIG;>
   [D:/LR/Xilinx_projects/ML605_System_fmc150_testbench13_ext_clock_BPM_ADC_DDC_
   DMA/implementation/chipscope_ila_0_wrapper.ncf(6)]
   <TIMESPEC TS_J2_TO_D2 = FROM "FFS" TO D2_CLK TIG;>
   [D:/LR/Xilinx_projects/ML605_System_fmc150_testbench13_ext_clock_BPM_ADC_DDC_
   DMA/implementation/chipscope_ila_0_wrapper.ncf(7)]
   <TIMESPEC TS_J3_TO_D2 = FROM "FFS" TO D2_CLK TIG;>
   [D:/LR/Xilinx_projects/ML605_System_fmc150_testbench13_ext_clock_BPM_ADC_DDC_
   DMA/implementation/chipscope_ila_0_wrapper.ncf(8)]
   <TIMESPEC TS_J4_TO_D2 = FROM "FFS" TO D2_CLK TIG;>
   [D:/LR/Xilinx_projects/ML605_System_fmc150_testbench13_ext_clock_BPM_ADC_DDC_
   DMA/implementation/chipscope_ila_0_wrapper.ncf(9)]

WARNING:ConstraintSystem:197 - The following specification is invalid because
   the referenced TNM constraint was removed:
   <TIMESPEC TS_D2_TO_T2 = FROM D2_CLK TO "FFS" TIG;>
   [D:/LR/Xilinx_projects/ML605_System_fmc150_testbench13_ext_clock_BPM_ADC_DDC_
   DMA/implementation/chipscope_ila_0_wrapper.ncf(6)]

WARNING:ConstraintSystem:197 - The following specification is invalid because
   the referenced TNM constraint was removed:
   <TIMESPEC TS_J2_TO_D2 = FROM "FFS" TO D2_CLK TIG;>
   [D:/LR/Xilinx_projects/ML605_System_fmc150_testbench13_ext_clock_BPM_ADC_DDC_
   DMA/implementation/chipscope_ila_0_wrapper.ncf(7)]

WARNING:ConstraintSystem:197 - The following specification is invalid because
   the referenced TNM constraint was removed:
   <TIMESPEC TS_J3_TO_D2 = FROM "FFS" TO D2_CLK TIG;>
   [D:/LR/Xilinx_projects/ML605_System_fmc150_testbench13_ext_clock_BPM_ADC_DDC_
   DMA/implementation/chipscope_ila_0_wrapper.ncf(8)]

WARNING:ConstraintSystem:197 - The following specification is invalid because
   the referenced TNM constraint was removed:
   <TIMESPEC TS_J4_TO_D2 = FROM "FFS" TO D2_CLK TIG;>
   [D:/LR/Xilinx_projects/ML605_System_fmc150_testbench13_ext_clock_BPM_ADC_DDC_
   DMA/implementation/chipscope_ila_0_wrapper.ncf(9)]

Checking Constraint Associations...
INFO:NgdBuild:981 - Could not find any associations for the following
   constraint:
       '<INST "U0/*/U_STAT/U_DIRTY_LDC" TNM = D2_CLK;>
   [D:/LR/Xilinx_projects/ML605_System_fmc150_testbench13_ext_clock_BPM_ADC_DDC_
   DMA/implementation/chipscope_ila_0_wrapper.ncf(5)]'
Applying constraints in
"D:/LR/Xilinx_projects/ML605_System_fmc150_testbench13_ext_clock_BPM_ADC_DDC_DMA
/implementation/chipscope_ila_1_wrapper.ncf" to module "chipscope_ila_1"...
WARNING:ConstraintSystem:192 - The TNM 'D2_CLK', does not directly or indirectly
   drive any flip-flops, latches and/or RAMS and cannot be actively used by the
   referencing TIg constraint ''. If clock manager blocks are directly or
   indirectly driven, a new TNM constraint will not be derived since the none of
   the referencing constraints are a PERIOD constraint. This TNM is used in the
   following user groups and/or specifications:
   <TIMESPEC TS_D2_TO_T2 = FROM D2_CLK TO "FFS" TIG;>
   [D:/LR/Xilinx_projects/ML605_System_fmc150_testbench13_ext_clock_BPM_ADC_DDC_
   DMA/implementation/chipscope_ila_1_wrapper.ncf(6)]
   <TIMESPEC TS_J2_TO_D2 = FROM "FFS" TO D2_CLK TIG;>
   [D:/LR/Xilinx_projects/ML605_System_fmc150_testbench13_ext_clock_BPM_ADC_DDC_
   DMA/implementation/chipscope_ila_1_wrapper.ncf(7)]
   <TIMESPEC TS_J3_TO_D2 = FROM "FFS" TO D2_CLK TIG;>
   [D:/LR/Xilinx_projects/ML605_System_fmc150_testbench13_ext_clock_BPM_ADC_DDC_
   DMA/implementation/chipscope_ila_1_wrapper.ncf(8)]
   <TIMESPEC TS_J4_TO_D2 = FROM "FFS" TO D2_CLK TIG;>
   [D:/LR/Xilinx_projects/ML605_System_fmc150_testbench13_ext_clock_BPM_ADC_DDC_
   DMA/implementation/chipscope_ila_1_wrapper.ncf(9)]

WARNING:ConstraintSystem:197 - The following specification is invalid because
   the referenced TNM constraint was removed:
   <TIMESPEC TS_D2_TO_T2 = FROM D2_CLK TO "FFS" TIG;>
   [D:/LR/Xilinx_projects/ML605_System_fmc150_testbench13_ext_clock_BPM_ADC_DDC_
   DMA/implementation/chipscope_ila_1_wrapper.ncf(6)]

WARNING:ConstraintSystem:197 - The following specification is invalid because
   the referenced TNM constraint was removed:
   <TIMESPEC TS_J2_TO_D2 = FROM "FFS" TO D2_CLK TIG;>
   [D:/LR/Xilinx_projects/ML605_System_fmc150_testbench13_ext_clock_BPM_ADC_DDC_
   DMA/implementation/chipscope_ila_1_wrapper.ncf(7)]

WARNING:ConstraintSystem:197 - The following specification is invalid because
   the referenced TNM constraint was removed:
   <TIMESPEC TS_J3_TO_D2 = FROM "FFS" TO D2_CLK TIG;>
   [D:/LR/Xilinx_projects/ML605_System_fmc150_testbench13_ext_clock_BPM_ADC_DDC_
   DMA/implementation/chipscope_ila_1_wrapper.ncf(8)]

WARNING:ConstraintSystem:197 - The following specification is invalid because
   the referenced TNM constraint was removed:
   <TIMESPEC TS_J4_TO_D2 = FROM "FFS" TO D2_CLK TIG;>
   [D:/LR/Xilinx_projects/ML605_System_fmc150_testbench13_ext_clock_BPM_ADC_DDC_
   DMA/implementation/chipscope_ila_1_wrapper.ncf(9)]

Checking Constraint Associations...
INFO:NgdBuild:981 - Could not find any associations for the following
   constraint:
       '<INST "U0/*/U_STAT/U_DIRTY_LDC" TNM = D2_CLK;>
   [D:/LR/Xilinx_projects/ML605_System_fmc150_testbench13_ext_clock_BPM_ADC_DDC_
   DMA/implementation/chipscope_ila_1_wrapper.ncf(5)]'
Applying constraints in
"D:/LR/Xilinx_projects/ML605_System_fmc150_testbench13_ext_clock_BPM_ADC_DDC_DMA
/implementation/chipscope_icon_0_wrapper.ncf" to module "chipscope_icon_0"...
WARNING:ConstraintSystem:190 - The TNM 'J_CLK', does not directly or indirectly
   drive any flip-flops, latches and/or RAMS and cannot be actively used by the
   referencing Period constraint 'TS_J_CLK'. If clock manager blocks are
   directly or indirectly driven, a new TNM and PERIOD are derived only if the
   PERIOD constraint is the only referencing constraint and if an output of the
   clock manager block drives flip-flops, latches or RAMs.  
   This TNM is used in the following user groups and/or specifications:
   <TIMESPEC TS_J_CLK = PERIOD J_CLK 30 ns ;>
   [D:/LR/Xilinx_projects/ML605_System_fmc150_testbench13_ext_clock_BPM_ADC_DDC_
   DMA/implementation/chipscope_icon_0_wrapper.ncf(2)]
   <TIMESPEC TS_U_TO_J = FROM U_CLK TO J_CLK 15 ns ;>
   [D:/LR/Xilinx_projects/ML605_System_fmc150_testbench13_ext_clock_BPM_ADC_DDC_
   DMA/implementation/chipscope_icon_0_wrapper.ncf(6)]
   <TIMESPEC TS_J_TO_D = FROM J_CLK TO D_CLK TIG ;>
   [D:/LR/Xilinx_projects/ML605_System_fmc150_testbench13_ext_clock_BPM_ADC_DDC_
   DMA/implementation/chipscope_icon_0_wrapper.ncf(8)]
   <TIMESPEC TS_D_TO_J = FROM D_CLK TO J_CLK TIG ;>
   [D:/LR/Xilinx_projects/ML605_System_fmc150_testbench13_ext_clock_BPM_ADC_DDC_
   DMA/implementation/chipscope_icon_0_wrapper.ncf(9)]

WARNING:ConstraintSystem:197 - The following specification is invalid because
   the referenced TNM constraint was removed:
   <TIMESPEC TS_J_CLK = PERIOD J_CLK 30 ns ;>
   [D:/LR/Xilinx_projects/ML605_System_fmc150_testbench13_ext_clock_BPM_ADC_DDC_
   DMA/implementation/chipscope_icon_0_wrapper.ncf(2)]

WARNING:ConstraintSystem:197 - The following specification is invalid because
   the referenced TNM constraint was removed:
   <TIMESPEC TS_U_TO_J = FROM U_CLK TO J_CLK 15 ns ;>
   [D:/LR/Xilinx_projects/ML605_System_fmc150_testbench13_ext_clock_BPM_ADC_DDC_
   DMA/implementation/chipscope_icon_0_wrapper.ncf(6)]

WARNING:ConstraintSystem:197 - The following specification is invalid because
   the referenced TNM constraint was removed:
   <TIMESPEC TS_J_TO_D = FROM J_CLK TO D_CLK TIG ;>
   [D:/LR/Xilinx_projects/ML605_System_fmc150_testbench13_ext_clock_BPM_ADC_DDC_
   DMA/implementation/chipscope_icon_0_wrapper.ncf(8)]

WARNING:ConstraintSystem:197 - The following specification is invalid because
   the referenced TNM constraint was removed:
   <TIMESPEC TS_D_TO_J = FROM D_CLK TO J_CLK TIG ;>
   [D:/LR/Xilinx_projects/ML605_System_fmc150_testbench13_ext_clock_BPM_ADC_DDC_
   DMA/implementation/chipscope_icon_0_wrapper.ncf(9)]

WARNING:ConstraintSystem:192 - The TNM 'U_CLK', does not directly or indirectly
   drive any flip-flops, latches and/or RAMS and cannot be actively used by the
   referencing MaxDelay constraint 'TS_U_TO_J'. If clock manager blocks are
   directly or indirectly driven, a new TNM constraint will not be derived since
   the none of the referencing constraints are a PERIOD constraint. This TNM is
   used in the following user groups and/or specifications:
   <TIMESPEC TS_U_TO_J = FROM U_CLK TO J_CLK 15 ns ;>
   [D:/LR/Xilinx_projects/ML605_System_fmc150_testbench13_ext_clock_BPM_ADC_DDC_
   DMA/implementation/chipscope_icon_0_wrapper.ncf(6)]
   <TIMESPEC TS_U_TO_U = FROM U_CLK TO U_CLK 15 ns ;>
   [D:/LR/Xilinx_projects/ML605_System_fmc150_testbench13_ext_clock_BPM_ADC_DDC_
   DMA/implementation/chipscope_icon_0_wrapper.ncf(7)]

WARNING:ConstraintSystem:197 - The following specification is invalid because
   the referenced TNM constraint was removed:
   <TIMESPEC TS_U_TO_J = FROM U_CLK TO J_CLK 15 ns ;>
   [D:/LR/Xilinx_projects/ML605_System_fmc150_testbench13_ext_clock_BPM_ADC_DDC_
   DMA/implementation/chipscope_icon_0_wrapper.ncf(6)]

WARNING:ConstraintSystem:197 - The following specification is invalid because
   the referenced TNM constraint was removed:
   <TIMESPEC TS_U_TO_U = FROM U_CLK TO U_CLK 15 ns ;>
   [D:/LR/Xilinx_projects/ML605_System_fmc150_testbench13_ext_clock_BPM_ADC_DDC_
   DMA/implementation/chipscope_icon_0_wrapper.ncf(7)]

Checking Constraint Associations...
INFO:NgdBuild:981 - Could not find any associations for the following
   constraint:
       '<NET "U0/U_ICON/*/iDRCK_LOCAL" TNM_NET = J_CLK ;>
   [D:/LR/Xilinx_projects/ML605_System_fmc150_testbench13_ext_clock_BPM_ADC_DDC_
   DMA/implementation/chipscope_icon_0_wrapper.ncf(1)]'
INFO:NgdBuild:981 - Could not find any associations for the following
   constraint:
       '<NET "U0/iUPDATE_OUT" TNM_NET = U_CLK ;>
   [D:/LR/Xilinx_projects/ML605_System_fmc150_testbench13_ext_clock_BPM_ADC_DDC_
   DMA/implementation/chipscope_icon_0_wrapper.ncf(4)]'
WARNING:NgdBuild:981 - Could not find any associations for the following
   constraint:
       '<NET "U0/iSHIFT_OUT" TIG ;>
   [D:/LR/Xilinx_projects/ML605_System_fmc150_testbench13_ext_clock_BPM_ADC_DDC_
   DMA/implementation/chipscope_icon_0_wrapper.ncf(5)]'
INFO:NgdBuild:1317 - Using core chipscope_ila_v1 requires a ChipScopePro
   license.  The following blocks are instances of core chipscope_ila_v1:
	/system/chipscope_ila_2
	/system/chipscope_ila_2/chipscope_ila_2/i_chipscope_ila_2
	/system/chipscope_ila_0
	/system/chipscope_ila_1

INFO:NgdBuild:1317 - Using core chipscope_ila_v1 requires a ChipScopePro
   license.  The following blocks are instances of core chipscope_ila_v1:
	/system/chipscope_ila_2
	/system/chipscope_ila_2/chipscope_ila_2/i_chipscope_ila_2
	/system/chipscope_ila_0
	/system/chipscope_ila_1

-----------------------------------------------
WARNING:Security:42 - Your software subscription period has lapsed. Your current
version of Xilinx tools will continue to function, but you no longer qualify for
Xilinx software updates or new releases.

-----------------------------------------------

-----------------------------------------------
Gathering constraint information from source properties...
Done.

Annotating constraints to design from ucf file "system.ucf" ...
WARNING:NgdBuild:931 - The value of SIM_DEVICE on instance
   'ETHERNET/ETHERNET/V6HARD_SYS.I_TEMAC/GEN_GMII.I_GMII/gmii_interface/YES_IO_1
   .bufr_gmii_rx_clk' of type BUFR has been changed from 'VIRTEX4' to 'VIRTEX6'
   to correct post-ngdbuild and timing simulation for this primitive.  In order
   for functional simulation to be correct, the value of SIM_DEVICE should be
   changed in this same manner in the source netlist or constraint file.
Resolving constraint associations...
Checking Constraint Associations...
WARNING:ConstraintSystem:56 - Constraint <TIMESPEC TS_J_CLK = PERIOD "J_CLK"
   30000.000000000 pS HIGH 50.000000000 ;>: Unable to find an active 'TNM' or
   'TimeGrp' constraint named 'J_CLK'.

WARNING:ConstraintSystem:56 - Constraint <TIMESPEC TS_U_TO_J = FROM "U_CLK" TO
   "J_CLK" 15000.000000000 pS;>: Unable to find an active 'TimeGrp' or 'TNM' or
   'TPSync' constraint named 'U_CLK'.

WARNING:ConstraintSystem:56 - Constraint <TIMESPEC TS_U_TO_J = FROM "U_CLK" TO
   "J_CLK" 15000.000000000 pS;>: Unable to find an active 'TimeGrp' or 'TNM' or
   'TPSync' constraint named 'J_CLK'.

WARNING:ConstraintSystem:56 - Constraint <TIMESPEC TS_U_TO_U = FROM "U_CLK" TO
   "U_CLK" 15000.000000000 pS;>: Unable to find an active 'TimeGrp' or 'TNM' or
   'TPSync' constraint named 'U_CLK'.

WARNING:ConstraintSystem:56 - Constraint <TIMESPEC TS_U_TO_U = FROM "U_CLK" TO
   "U_CLK" 15000.000000000 pS;>: Unable to find an active 'TimeGrp' or 'TNM' or
   'TPSync' constraint named 'U_CLK'.

WARNING:ConstraintSystem:56 - Constraint <TIMESPEC TS_J_TO_D = FROM "J_CLK" TO
   "D_CLK" TIG;>: Unable to find an active 'TimeGrp' or 'TNM' or 'TPSync'
   constraint named 'J_CLK'.

WARNING:ConstraintSystem:56 - Constraint <TIMESPEC TS_D_TO_J = FROM "D_CLK" TO
   "J_CLK" TIG;>: Unable to find an active 'TimeGrp' or 'TNM' or 'TPSync'
   constraint named 'J_CLK'.

WARNING:ConstraintSystem:56 - Constraint <TIMESPEC TS_D2_TO_T2 = FROM "D2_CLK"
   TO FFS TIG;>: Unable to find an active 'TimeGrp' or 'TNM' or 'TPSync'
   constraint named 'D2_CLK'.

WARNING:ConstraintSystem:56 - Constraint <TIMESPEC TS_J2_TO_D2 = FROM FFS TO
   "D2_CLK" TIG;>: Unable to find an active 'TimeGrp' or 'TNM' or 'TPSync'
   constraint named 'D2_CLK'.

WARNING:ConstraintSystem:56 - Constraint <TIMESPEC TS_J3_TO_D2 = FROM FFS TO
   "D2_CLK" TIG;>: Unable to find an active 'TimeGrp' or 'TNM' or 'TPSync'
   constraint named 'D2_CLK'.

WARNING:ConstraintSystem:56 - Constraint <TIMESPEC TS_J4_TO_D2 = FROM FFS TO
   "D2_CLK" TIG;>: Unable to find an active 'TimeGrp' or 'TNM' or 'TPSync'
   constraint named 'D2_CLK'.

WARNING:ConstraintSystem:56 - Constraint <TIMESPEC TS_D2_TO_T2 = FROM "D2_CLK"
   TO FFS TIG;>: Unable to find an active 'TimeGrp' or 'TNM' or 'TPSync'
   constraint named 'D2_CLK'.

WARNING:ConstraintSystem:56 - Constraint <TIMESPEC TS_J2_TO_D2 = FROM FFS TO
   "D2_CLK" TIG;>: Unable to find an active 'TimeGrp' or 'TNM' or 'TPSync'
   constraint named 'D2_CLK'.

WARNING:ConstraintSystem:56 - Constraint <TIMESPEC TS_J3_TO_D2 = FROM FFS TO
   "D2_CLK" TIG;>: Unable to find an active 'TimeGrp' or 'TNM' or 'TPSync'
   constraint named 'D2_CLK'.

WARNING:ConstraintSystem:56 - Constraint <TIMESPEC TS_J4_TO_D2 = FROM FFS TO
   "D2_CLK" TIG;>: Unable to find an active 'TimeGrp' or 'TNM' or 'TPSync'
   constraint named 'D2_CLK'.

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi4_0/axi4_0\/mi_converter_bank\/gen_conv_slot[0].cl
   ock_conv_inst\/s_axi_aresetn_resync<2>_inv1_INV_0 TNM =
   FFS:axi4_0_reset_resync>: No instances of type FFS were found under block
   "axi4_0/axi4_0/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/s_axi_aresetn_resync<2>_inv1_INV_0" (type=INV).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi4_0/axi4_0\/mi_converter_bank\/gen_conv_slot[0].cl
   ock_conv_inst\/m_axi_aresetn_resync<2>_inv1_INV_0 TNM =
   FFS:axi4_0_reset_resync>: No instances of type FFS were found under block
   "axi4_0/axi4_0/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/m_axi_aresetn_resync<2>_inv1_INV_0" (type=INV).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi4_0/axi4_0\/si_converter_bank\/gen_conv_slot[6].cl
   ock_conv_inst\/m_axi_aresetn_resync<2>_inv1_INV_0 TNM =
   FFS:axi4_0_reset_resync>: No instances of type FFS were found under block
   "axi4_0/axi4_0/si_converter_bank/gen_conv_slot[6].clock_conv_inst/m_axi_aresetn_resync<2>_inv1_INV_0" (type=INV).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi4_0/axi4_0\/si_converter_bank\/gen_conv_slot[6].cl
   ock_conv_inst\/s_axi_aresetn_resync<2>_inv1_INV_0 TNM =
   FFS:axi4_0_reset_resync>: No instances of type FFS were found under block
   "axi4_0/axi4_0/si_converter_bank/gen_conv_slot[6].clock_conv_inst/s_axi_aresetn_resync<2>_inv1_INV_0" (type=INV).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi4_0/axi4_0\/si_converter_bank\/gen_conv_slot[5].cl
   ock_conv_inst\/m_axi_aresetn_resync<2>_inv1_INV_0 TNM =
   FFS:axi4_0_reset_resync>: No instances of type FFS were found under block
   "axi4_0/axi4_0/si_converter_bank/gen_conv_slot[5].clock_conv_inst/m_axi_aresetn_resync<2>_inv1_INV_0" (type=INV).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi4_0/axi4_0\/si_converter_bank\/gen_conv_slot[5].cl
   ock_conv_inst\/s_axi_aresetn_resync<2>_inv1_INV_0 TNM =
   FFS:axi4_0_reset_resync>: No instances of type FFS were found under block
   "axi4_0/axi4_0/si_converter_bank/gen_conv_slot[5].clock_conv_inst/s_axi_aresetn_resync<2>_inv1_INV_0" (type=INV).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi4_0/axi4_0\/si_converter_bank\/gen_conv_slot[0].cl
   ock_conv_inst\/interconnect_aresetn_resync<2>_inv1_INV_0 TNM =
   FFS:axi4_0_reset_resync>: No instances of type FFS were found under block
   "axi4_0/axi4_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync<2>_inv1_INV_0" (type=INV).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi4lite_0/axi4lite_0\/si_converter_bank\/gen_conv_sl
   ot[0].clock_conv_inst\/interconnect_aresetn_resync<2>_inv1_INV_0 TNM =
   FFS:axi4lite_0_reset_resync>: No instances of type FFS were found under block
   "axi4lite_0/axi4lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync<2>_inv1_INV_0" (type=INV).

WARNING:ConstraintSystem:56 - Constraint <TIMESPEC TS_D2_TO_T2 = FROM "D2_CLK"
   TO FFS TIG;>: Unable to find an active 'TimeGrp' or 'TNM' or 'TPSync'
   constraint named 'D2_CLK'.

WARNING:ConstraintSystem:56 - Constraint <TIMESPEC TS_J2_TO_D2 = FROM FFS TO
   "D2_CLK" TIG;>: Unable to find an active 'TimeGrp' or 'TNM' or 'TPSync'
   constraint named 'D2_CLK'.

WARNING:ConstraintSystem:56 - Constraint <TIMESPEC TS_J3_TO_D2 = FROM FFS TO
   "D2_CLK" TIG;>: Unable to find an active 'TimeGrp' or 'TNM' or 'TPSync'
   constraint named 'D2_CLK'.

WARNING:ConstraintSystem:56 - Constraint <TIMESPEC TS_J4_TO_D2 = FROM FFS TO
   "D2_CLK" TIG;>: Unable to find an active 'TimeGrp' or 'TNM' or 'TPSync'
   constraint named 'D2_CLK'.

WARNING:ConstraintSystem:168 - Constraint <OFFSET = IN 1000.000000000 pS VALID
   3000.000000000 pS BEFORE SysACE_CompactFlash/SysACE_CLK RISING;>: This
   constraint will be ignored because NET "SysACE_CompactFlash/SysACE_CLK" could
   not be found or was not connected to a PAD.

WARNING:ConstraintSystem:168 - Constraint <OFFSET = OUT 9000.000000000 pS AFTER
   SysACE_CompactFlash/SysACE_CLK;>: This constraint will be ignored because NET
   "SysACE_CompactFlash/SysACE_CLK" could not be found or was not connected to a
   PAD.

WARNING:ConstraintSystem:194 - The TNM 'axi4_0_reset_resync', does not directly
   or indirectly drive any flip-flops, latches and/or RAMs and is not actively
   used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'axi4_0_reset_resync', does not directly
   or indirectly drive any flip-flops, latches and/or RAMs and is not actively
   used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'axi4_0_reset_resync', does not directly
   or indirectly drive any flip-flops, latches and/or RAMs and is not actively
   used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'axi4_0_reset_resync', does not directly
   or indirectly drive any flip-flops, latches and/or RAMs and is not actively
   used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'axi4_0_reset_resync', does not directly
   or indirectly drive any flip-flops, latches and/or RAMs and is not actively
   used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'axi4_0_reset_resync', does not directly
   or indirectly drive any flip-flops, latches and/or RAMs and is not actively
   used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'axi4_0_reset_resync', does not directly
   or indirectly drive any flip-flops, latches and/or RAMs and is not actively
   used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'axi4lite_0_reset_resync', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

INFO:ConstraintSystem:178 - TNM 'sys_clk_pin', used in period specification
   'TS_sys_clk_pin', was traced into MMCM_ADV instance
   clock_generator_0/MMCM2_INST/MMCM_ADV_inst. The following new TNM groups and
   period specifications were generated at the MMCM_ADV output(s): 
   CLKOUT0: <TIMESPEC TS_clock_generator_0_clock_generator_0_SIG_MMCM2_CLKOUT0 =
   PERIOD "clock_generator_0_clock_generator_0_SIG_MMCM2_CLKOUT0" TS_sys_clk_pin
   * 0.625 HIGH 50>

INFO:ConstraintSystem:178 - TNM 'sys_clk_pin', used in period specification
   'TS_sys_clk_pin', was traced into MMCM_ADV instance
   clock_generator_0/MMCM0_INST/MMCM_ADV_inst. The following new TNM groups and
   period specifications were generated at the MMCM_ADV output(s): 
   CLKOUT3: <TIMESPEC TS_clk_400_0000MHzMMCM0_nobuf_varphase = PERIOD
   "clk_400_0000MHzMMCM0_nobuf_varphase" TS_sys_clk_pin * 2 HIGH 50>

INFO:ConstraintSystem:178 - TNM 'sys_clk_pin', used in period specification
   'TS_sys_clk_pin', was traced into MMCM_ADV instance
   clock_generator_0/MMCM0_INST/MMCM_ADV_inst. The following new TNM groups and
   period specifications were generated at the MMCM_ADV output(s): 
   CLKOUT1: <TIMESPEC TS_clock_generator_0_clock_generator_0_SIG_MMCM0_CLKOUT1 =
   PERIOD "clock_generator_0_clock_generator_0_SIG_MMCM0_CLKOUT1" TS_sys_clk_pin
   HIGH 50>

INFO:ConstraintSystem:178 - TNM 'sys_clk_pin', used in period specification
   'TS_sys_clk_pin', was traced into MMCM_ADV instance
   clock_generator_0/MMCM0_INST/MMCM_ADV_inst. The following new TNM groups and
   period specifications were generated at the MMCM_ADV output(s): 
   CLKOUT0: <TIMESPEC TS_clock_generator_0_clock_generator_0_SIG_MMCM0_CLKOUT0 =
   PERIOD "clock_generator_0_clock_generator_0_SIG_MMCM0_CLKOUT0" TS_sys_clk_pin
   * 0.5 HIGH 50>

INFO:ConstraintSystem:178 - TNM 'sys_clk_pin', used in period specification
   'TS_sys_clk_pin', was traced into MMCM_ADV instance
   clock_generator_0/MMCM0_INST/MMCM_ADV_inst. The following new TNM groups and
   period specifications were generated at the MMCM_ADV output(s): 
   CLKOUT4: <TIMESPEC TS_clock_generator_0_clock_generator_0_SIG_MMCM0_CLKOUT4 =
   PERIOD "clock_generator_0_clock_generator_0_SIG_MMCM0_CLKOUT4" TS_sys_clk_pin
   * 0.75 HIGH 50>

INFO:ConstraintSystem:178 - TNM 'sys_clk_pin', used in period specification
   'TS_sys_clk_pin', was traced into MMCM_ADV instance
   clock_generator_0/MMCM0_INST/MMCM_ADV_inst. The following new TNM groups and
   period specifications were generated at the MMCM_ADV output(s): 
   CLKOUT2: <TIMESPEC TS_clock_generator_0_clock_generator_0_SIG_MMCM0_CLKOUT2 =
   PERIOD "clock_generator_0_clock_generator_0_SIG_MMCM0_CLKOUT2" TS_sys_clk_pin
   * 2 HIGH 50>

INFO:ConstraintSystem:178 - TNM 'fmc150_if_dma_0_adc_clk_ab_n', used in period
   specification 'TS_fmc150_if_dma_0_adc_clk_ab_n', was traced into MMCM_ADV
   instance fmc150_if_dma_0/USER_LOGIC_I/cmp_fmc150_testbench/cmp_mmcm_adc. The
   following new TNM groups and period specifications were generated at the
   MMCM_ADV output(s): 
   CLKOUT1: <TIMESPEC
   TS_fmc150_if_dma_0_fmc150_if_dma_0_USER_LOGIC_I_cmp_fmc150_testbench_adc_str_
   2x_out_0 = PERIOD
   "fmc150_if_dma_0_fmc150_if_dma_0_USER_LOGIC_I_cmp_fmc150_testbench_adc_str_2x
   _out_0" TS_fmc15...>

INFO:ConstraintSystem:178 - TNM 'fmc150_if_dma_0_adc_clk_ab_n', used in period
   specification 'TS_fmc150_if_dma_0_adc_clk_ab_n', was traced into MMCM_ADV
   instance fmc150_if_dma_0/USER_LOGIC_I/cmp_fmc150_testbench/cmp_mmcm_adc. The
   following new TNM groups and period specifications were generated at the
   MMCM_ADV output(s): 
   CLKOUT0: <TIMESPEC
   TS_fmc150_if_dma_0_fmc150_if_dma_0_USER_LOGIC_I_cmp_fmc150_testbench_adc_str_
   out_0 = PERIOD
   "fmc150_if_dma_0_fmc150_if_dma_0_USER_LOGIC_I_cmp_fmc150_testbench_adc_str_ou
   t_0" TS_fmc150_if_d...>

INFO:ConstraintSystem:178 - TNM 'fmc150_if_dma_0_adc_clk_ab_p', used in period
   specification 'TS_fmc150_if_dma_0_adc_clk_ab_p', was traced into MMCM_ADV
   instance fmc150_if_dma_0/USER_LOGIC_I/cmp_fmc150_testbench/cmp_mmcm_adc. The
   following new TNM groups and period specifications were generated at the
   MMCM_ADV output(s): 
   CLKOUT1: <TIMESPEC
   TS_fmc150_if_dma_0_fmc150_if_dma_0_USER_LOGIC_I_cmp_fmc150_testbench_adc_str_
   2x_out_1 = PERIOD
   "fmc150_if_dma_0_fmc150_if_dma_0_USER_LOGIC_I_cmp_fmc150_testbench_adc_str_2x
   _out_1" TS_fmc15...>

INFO:ConstraintSystem:178 - TNM 'fmc150_if_dma_0_adc_clk_ab_p', used in period
   specification 'TS_fmc150_if_dma_0_adc_clk_ab_p', was traced into MMCM_ADV
   instance fmc150_if_dma_0/USER_LOGIC_I/cmp_fmc150_testbench/cmp_mmcm_adc. The
   following new TNM groups and period specifications were generated at the
   MMCM_ADV output(s): 
   CLKOUT0: <TIMESPEC
   TS_fmc150_if_dma_0_fmc150_if_dma_0_USER_LOGIC_I_cmp_fmc150_testbench_adc_str_
   out_1 = PERIOD
   "fmc150_if_dma_0_fmc150_if_dma_0_USER_LOGIC_I_cmp_fmc150_testbench_adc_str_ou
   t_1" TS_fmc150_if_d...>

Done...

Processing BMM file "system.bmm" ...

WARNING:NgdBuild:1440 - User specified non-default attribute value (8.138) was
   detected for the CLKIN1_PERIOD attribute on MMCM
   "fmc150_if_dma_0/USER_LOGIC_I/cmp_fmc150_testbench/cmp_mmcm_adc".  This does
   not match the PERIOD constraint value (98.304 MHz.).  The uncertainty
   calculation will use the PERIOD constraint value.  This could result in
   incorrect uncertainty calculated for MMCM output clocks.
WARNING:NgdBuild:1440 - User specified non-default attribute value (10.172526)
   was detected for the CLKIN1_PERIOD attribute on MMCM
   "fmc150_if_dma_0/USER_LOGIC_I/cmp_fmc150_testbench/cmp_mmcm_adc".  This does
   not match the PERIOD constraint value (98.304 MHz.).  The uncertainty
   calculation will use the PERIOD constraint value.  This could result in
   incorrect uncertainty calculated for MMCM output clocks.
Checking expanded design ...
WARNING:NgdBuild:443 - SFF primitive
   'bpm_ddc_0/bpm_ddc_0/USER_LOGIC_I/cmp_bpm_ddc/cmp_cha_ddc_pipe/cmp_cic_decima
   tor_q/U0/i_synth/decimator.decimation_filter/int/gen_stages[0].gen_unfolded.i
   nt_comb_stage/gen_split_accum[1].gen_sum_struct.gen_sum/gen_structural.gen_no
   _dsp48.gen_adder[0].split_adder_n/gen_adders[8].gen_reg_carry.i_reg' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'bpm_ddc_0/bpm_ddc_0/USER_LOGIC_I/cmp_bpm_ddc/cmp_cha_ddc_pipe/cmp_cic_decima
   tor_q/U0/i_synth/decimator.decimation_filter/int/gen_stages[1].gen_unfolded.i
   nt_comb_stage/gen_split_accum[1].gen_sum_struct.gen_sum/gen_structural.gen_no
   _dsp48.gen_adder[0].split_adder_n/gen_adders[8].gen_reg_carry.i_reg' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'bpm_ddc_0/bpm_ddc_0/USER_LOGIC_I/cmp_bpm_ddc/cmp_cha_ddc_pipe/cmp_cic_decima
   tor_q/U0/i_synth/decimator.decimation_filter/int/gen_stages[2].gen_unfolded.i
   nt_comb_stage/gen_split_accum[1].gen_sum_struct.gen_sum/gen_structural.gen_no
   _dsp48.gen_adder[0].split_adder_n/gen_adders[8].gen_reg_carry.i_reg' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'bpm_ddc_0/bpm_ddc_0/USER_LOGIC_I/cmp_bpm_ddc/cmp_cha_ddc_pipe/cmp_cic_decima
   tor_q/U0/i_synth/decimator.decimation_filter/int/gen_stages[3].gen_unfolded.i
   nt_comb_stage/gen_split_accum[1].gen_sum_struct.gen_sum/gen_structural.gen_no
   _dsp48.gen_adder[0].split_adder_n/gen_adders[5].gen_reg_carry.i_reg' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'bpm_ddc_0/bpm_ddc_0/USER_LOGIC_I/cmp_bpm_ddc/cmp_cha_ddc_pipe/cmp_cic_decima
   tor_q/U0/i_synth/decimator.decimation_filter/int/gen_stages[4].gen_unfolded.i
   nt_comb_stage/gen_split_accum[1].gen_sum_struct.gen_sum/gen_structural.gen_no
   _dsp48.gen_adder[0].split_adder_n/gen_adders[0].gen_reg_carry.i_reg' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'bpm_ddc_0/bpm_ddc_0/USER_LOGIC_I/cmp_bpm_ddc/cmp_cha_ddc_pipe/cmp_cic_decima
   tor_i/U0/i_synth/decimator.decimation_filter/int/gen_stages[0].gen_unfolded.i
   nt_comb_stage/gen_split_accum[1].gen_sum_struct.gen_sum/gen_structural.gen_no
   _dsp48.gen_adder[0].split_adder_n/gen_adders[8].gen_reg_carry.i_reg' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'bpm_ddc_0/bpm_ddc_0/USER_LOGIC_I/cmp_bpm_ddc/cmp_cha_ddc_pipe/cmp_cic_decima
   tor_i/U0/i_synth/decimator.decimation_filter/int/gen_stages[1].gen_unfolded.i
   nt_comb_stage/gen_split_accum[1].gen_sum_struct.gen_sum/gen_structural.gen_no
   _dsp48.gen_adder[0].split_adder_n/gen_adders[8].gen_reg_carry.i_reg' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'bpm_ddc_0/bpm_ddc_0/USER_LOGIC_I/cmp_bpm_ddc/cmp_cha_ddc_pipe/cmp_cic_decima
   tor_i/U0/i_synth/decimator.decimation_filter/int/gen_stages[2].gen_unfolded.i
   nt_comb_stage/gen_split_accum[1].gen_sum_struct.gen_sum/gen_structural.gen_no
   _dsp48.gen_adder[0].split_adder_n/gen_adders[8].gen_reg_carry.i_reg' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'bpm_ddc_0/bpm_ddc_0/USER_LOGIC_I/cmp_bpm_ddc/cmp_cha_ddc_pipe/cmp_cic_decima
   tor_i/U0/i_synth/decimator.decimation_filter/int/gen_stages[3].gen_unfolded.i
   nt_comb_stage/gen_split_accum[1].gen_sum_struct.gen_sum/gen_structural.gen_no
   _dsp48.gen_adder[0].split_adder_n/gen_adders[5].gen_reg_carry.i_reg' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'bpm_ddc_0/bpm_ddc_0/USER_LOGIC_I/cmp_bpm_ddc/cmp_cha_ddc_pipe/cmp_cic_decima
   tor_i/U0/i_synth/decimator.decimation_filter/int/gen_stages[4].gen_unfolded.i
   nt_comb_stage/gen_split_accum[1].gen_sum_struct.gen_sum/gen_structural.gen_no
   _dsp48.gen_adder[0].split_adder_n/gen_adders[0].gen_reg_carry.i_reg' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'bpm_ddc_0/bpm_ddc_0/USER_LOGIC_I/cmp_bpm_ddc/cmp_chb_ddc_pipe/cmp_cic_decima
   tor_q/U0/i_synth/decimator.decimation_filter/int/gen_stages[0].gen_unfolded.i
   nt_comb_stage/gen_split_accum[1].gen_sum_struct.gen_sum/gen_structural.gen_no
   _dsp48.gen_adder[0].split_adder_n/gen_adders[8].gen_reg_carry.i_reg' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'bpm_ddc_0/bpm_ddc_0/USER_LOGIC_I/cmp_bpm_ddc/cmp_chb_ddc_pipe/cmp_cic_decima
   tor_q/U0/i_synth/decimator.decimation_filter/int/gen_stages[1].gen_unfolded.i
   nt_comb_stage/gen_split_accum[1].gen_sum_struct.gen_sum/gen_structural.gen_no
   _dsp48.gen_adder[0].split_adder_n/gen_adders[8].gen_reg_carry.i_reg' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'bpm_ddc_0/bpm_ddc_0/USER_LOGIC_I/cmp_bpm_ddc/cmp_chb_ddc_pipe/cmp_cic_decima
   tor_q/U0/i_synth/decimator.decimation_filter/int/gen_stages[2].gen_unfolded.i
   nt_comb_stage/gen_split_accum[1].gen_sum_struct.gen_sum/gen_structural.gen_no
   _dsp48.gen_adder[0].split_adder_n/gen_adders[8].gen_reg_carry.i_reg' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'bpm_ddc_0/bpm_ddc_0/USER_LOGIC_I/cmp_bpm_ddc/cmp_chb_ddc_pipe/cmp_cic_decima
   tor_q/U0/i_synth/decimator.decimation_filter/int/gen_stages[3].gen_unfolded.i
   nt_comb_stage/gen_split_accum[1].gen_sum_struct.gen_sum/gen_structural.gen_no
   _dsp48.gen_adder[0].split_adder_n/gen_adders[5].gen_reg_carry.i_reg' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'bpm_ddc_0/bpm_ddc_0/USER_LOGIC_I/cmp_bpm_ddc/cmp_chb_ddc_pipe/cmp_cic_decima
   tor_q/U0/i_synth/decimator.decimation_filter/int/gen_stages[4].gen_unfolded.i
   nt_comb_stage/gen_split_accum[1].gen_sum_struct.gen_sum/gen_structural.gen_no
   _dsp48.gen_adder[0].split_adder_n/gen_adders[0].gen_reg_carry.i_reg' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'bpm_ddc_0/bpm_ddc_0/USER_LOGIC_I/cmp_bpm_ddc/cmp_chb_ddc_pipe/cmp_cic_decima
   tor_i/U0/i_synth/decimator.decimation_filter/int/gen_stages[0].gen_unfolded.i
   nt_comb_stage/gen_split_accum[1].gen_sum_struct.gen_sum/gen_structural.gen_no
   _dsp48.gen_adder[0].split_adder_n/gen_adders[8].gen_reg_carry.i_reg' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'bpm_ddc_0/bpm_ddc_0/USER_LOGIC_I/cmp_bpm_ddc/cmp_chb_ddc_pipe/cmp_cic_decima
   tor_i/U0/i_synth/decimator.decimation_filter/int/gen_stages[1].gen_unfolded.i
   nt_comb_stage/gen_split_accum[1].gen_sum_struct.gen_sum/gen_structural.gen_no
   _dsp48.gen_adder[0].split_adder_n/gen_adders[8].gen_reg_carry.i_reg' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'bpm_ddc_0/bpm_ddc_0/USER_LOGIC_I/cmp_bpm_ddc/cmp_chb_ddc_pipe/cmp_cic_decima
   tor_i/U0/i_synth/decimator.decimation_filter/int/gen_stages[2].gen_unfolded.i
   nt_comb_stage/gen_split_accum[1].gen_sum_struct.gen_sum/gen_structural.gen_no
   _dsp48.gen_adder[0].split_adder_n/gen_adders[8].gen_reg_carry.i_reg' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'bpm_ddc_0/bpm_ddc_0/USER_LOGIC_I/cmp_bpm_ddc/cmp_chb_ddc_pipe/cmp_cic_decima
   tor_i/U0/i_synth/decimator.decimation_filter/int/gen_stages[3].gen_unfolded.i
   nt_comb_stage/gen_split_accum[1].gen_sum_struct.gen_sum/gen_structural.gen_no
   _dsp48.gen_adder[0].split_adder_n/gen_adders[5].gen_reg_carry.i_reg' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'bpm_ddc_0/bpm_ddc_0/USER_LOGIC_I/cmp_bpm_ddc/cmp_chb_ddc_pipe/cmp_cic_decima
   tor_i/U0/i_synth/decimator.decimation_filter/int/gen_stages[4].gen_unfolded.i
   nt_comb_stage/gen_split_accum[1].gen_sum_struct.gen_sum/gen_structural.gen_no
   _dsp48.gen_adder[0].split_adder_n/gen_adders[0].gen_reg_carry.i_reg' has
   unconnected output pin
WARNING:NgdBuild:486 - Attribute "INIT_FILE" is not allowed on symbol
   "U0/i_synth/i_nonzero_fract.i_synth/opt_high_radix.i_nonzero_fract.i_high_rad
   ix/i_estimator/i_lut/i_synth_opt.i_synth/i_not_sandia.i_prim" of type
   "RAMB16".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "INIT_FILE" is not allowed on symbol
   "U0/i_synth/i_nonzero_fract.i_synth/opt_high_radix.i_nonzero_fract.i_high_rad
   ix/i_estimator/i_lut/i_synth_opt.i_synth/i_not_sandia.i_prim" of type
   "RAMB16".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "INIT_FILE" is not allowed on symbol
   "U0/i_synth/i_nonzero_fract.i_synth/opt_high_radix.i_nonzero_fract.i_high_rad
   ix/i_estimator/i_lut/i_synth_opt.i_synth/i_not_sandia.i_prim" of type
   "RAMB16".  This attribute will be ignored.
WARNING:NgdBuild:443 - SFF primitive
   'microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Using_FPGA.
   Gen_Bits[27].MEM_EX_Result_Inst' has unconnected output pin
WARNING:NgdBuild:452 - logical net 'bscan_tdo1' has no driver
WARNING:NgdBuild:452 - logical net 'N21' has no driver
WARNING:NgdBuild:452 - logical net 'N22' has no driver
WARNING:NgdBuild:452 - logical net 'N23' has no driver
WARNING:NgdBuild:452 - logical net 'N24' has no driver
WARNING:NgdBuild:452 - logical net 'N25' has no driver
WARNING:NgdBuild:452 - logical net 'N26' has no driver
WARNING:NgdBuild:452 - logical net 'N27' has no driver
WARNING:NgdBuild:452 - logical net 'N28' has no driver
WARNING:NgdBuild:452 - logical net 'N29' has no driver
WARNING:NgdBuild:452 - logical net 'N30' has no driver
WARNING:NgdBuild:483 - Attribute "INIT" on
   "XBPM_ADC_dma/XBPM_ADC_dma/s2mm_smpl_done" is on the wrong type of object. 
   Please see the Constraints Guide for more information on this attribute.
WARNING:NgdBuild:452 - logical net
   'axi4_0/axi4_0/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_s
   lots[1].gen_mi_write.wdata_mux_w/gen_wmux.mux_w/gen_fpga.hh<36>' has no
   driver
WARNING:NgdBuild:452 - logical net 'axi4_0/axi4_0/sf_cb_wuser<5>' has no driver
WARNING:NgdBuild:452 - logical net 'axi4_0/axi4_0/sf_cb_wuser<6>' has no driver
WARNING:NgdBuild:452 - logical net 'axi4_0/axi4_0/sf_cb_awuser<25>' has no
   driver
WARNING:NgdBuild:452 - logical net 'axi4_0/axi4_0/sf_cb_awuser<20>' has no
   driver
WARNING:NgdBuild:452 - logical net 'axi4_0/axi4_0/sf_cb_awuser<30>' has no
   driver
WARNING:NgdBuild:452 - logical net 'axi4_0/axi4_0/sf_cb_awuser<26>' has no
   driver
WARNING:NgdBuild:452 - logical net 'axi4_0/axi4_0/sf_cb_awuser<21>' has no
   driver
WARNING:NgdBuild:452 - logical net 'axi4_0/axi4_0/sf_cb_awuser<31>' has no
   driver
WARNING:NgdBuild:452 - logical net 'axi4_0/axi4_0/sf_cb_awuser<27>' has no
   driver
WARNING:NgdBuild:452 - logical net 'axi4_0/axi4_0/sf_cb_awuser<22>' has no
   driver
WARNING:NgdBuild:452 - logical net 'axi4_0/axi4_0/sf_cb_awuser<32>' has no
   driver
WARNING:NgdBuild:452 - logical net 'axi4_0/axi4_0/sf_cb_awuser<28>' has no
   driver
WARNING:NgdBuild:452 - logical net 'axi4_0/axi4_0/sf_cb_awuser<23>' has no
   driver
WARNING:NgdBuild:452 - logical net 'axi4_0/axi4_0/sf_cb_awuser<33>' has no
   driver
WARNING:NgdBuild:452 - logical net 'axi4_0/axi4_0/sf_cb_awuser<29>' has no
   driver
WARNING:NgdBuild:452 - logical net 'axi4_0/axi4_0/sf_cb_awuser<24>' has no
   driver
WARNING:NgdBuild:452 - logical net 'axi4_0/axi4_0/sf_cb_awuser<34>' has no
   driver
WARNING:NgdBuild:452 - logical net 'axi4_0/axi4_0/sf_cb_aruser<19>' has no
   driver
WARNING:NgdBuild:452 - logical net 'axi4_0/axi4_0/sf_cb_aruser<18>' has no
   driver
WARNING:NgdBuild:452 - logical net 'axi4_0/axi4_0/sf_cb_aruser<17>' has no
   driver
WARNING:NgdBuild:452 - logical net 'axi4_0/axi4_0/sf_cb_aruser<16>' has no
   driver
WARNING:NgdBuild:452 - logical net 'axi4_0/axi4_0/sf_cb_aruser<15>' has no
   driver
WARNING:NgdBuild:483 - Attribute "INIT" on
   "XBPM_DDC_dma/XBPM_DDC_dma/s2mm_smpl_done" is on the wrong type of object. 
   Please see the Constraints Guide for more information on this attribute.

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings: 125

Writing NGD file "system.ngd" ...
Total REAL time to NGDBUILD completion: 7 min  3 sec
Total CPU time to NGDBUILD completion:  6 min  58 sec

Writing NGDBUILD log file "system.bld"...

NGDBUILD done.



#----------------------------------------------#
# Starting program map
# map -o system_map.ncd -w -pr b -ol high -timing -detail system.ngd system.pcf 
#----------------------------------------------#
Release 13.4 - Map O.87xd (nt)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.4/ISE_DS/EDK/data/Xdh_PrimTypeLib.xda> with local file
<C:/Xilinx/13.4/ISE_DS/ISE/data/Xdh_PrimTypeLib.xda>
Using target part "6vlx240tff1156-1".
vvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvv
INFO:Security:56 - Part 'xc6vlx240t' is not a WebPack part.
WARNING:Security:9b - No 'ISE' feature version 2012.01 was available for part
'xc6vlx240t'.
WARNING:Security:42 - Your software subscription period has lapsed. Your current
version of Xilinx tools will continue to function, but you no longer qualify for
Xilinx software updates or new releases.
WARNING:Security:42 - Your software subscription period has lapsed. Your current
version of Xilinx tools will continue to function, but you no longer qualify for
Xilinx software updates or new releases.
----------------------------------------------------------------------
Mapping design into LUTs...
WARNING:MapLib:701 - Signal fmc150_if_dma_0_clk_to_fpga_p connected to top level
   port fmc150_if_dma_0_clk_to_fpga_p has been removed.
WARNING:MapLib:701 - Signal fmc150_if_dma_0_clk_to_fpga_n connected to top level
   port fmc150_if_dma_0_clk_to_fpga_n has been removed.
WARNING:MapLib:701 - Signal fmc150_if_dma_0_ext_trigger_p connected to top level
   port fmc150_if_dma_0_ext_trigger_p has been removed.
WARNING:MapLib:701 - Signal fmc150_if_dma_0_ext_trigger_n connected to top level
   port fmc150_if_dma_0_ext_trigger_n has been removed.
Writing file system_map.ngm...
Running directed packing...
WARNING:Pack:2574 - The F7 multiplexer symbol
   "fmc150_if_dma_0/fmc150_if_dma_0/USER_LOGIC_I/GND_28_o_slv_reg_write_sel[9]_equal_10_o<9>1_1" and its I1 input driver "fmc150_if_dma_0/XST_GND" were
   implemented suboptimally in the same slice component. The function generator
   could not be placed directly driving the F7 multiplexer. The design will
   exhibit suboptimal timing.
Running delay-based LUT packing...
Updating timing models...
WARNING:Timing:3223 - Timing constraint TS_ETHERNET_RX_MAC_ACLK_2_TX_MAC_ACLK = MAXDELAY FROM TIMEGRP "phy_clk_rx" TO TIMEGRP "phy_clk_tx" 8
   ns DATAPATHONLY ignored during timing analysis.
WARNING:Timing:3223 - Timing constraint TS_ETHERNET_TX_MAC_ACLK_2_RX_MAC_ACLK = MAXDELAY FROM TIMEGRP "phy_clk_tx" TO TIMEGRP "phy_clk_rx" 8
   ns DATAPATHONLY ignored during timing analysis.
WARNING:Timing:3223 - Timing constraint TS_ETHERNET_RX_MAC_ACLK_2_GTX_CLK = MAXDELAY FROM TIMEGRP "phy_clk_rx" TO TIMEGRP "clk_gtx" 8 ns
   DATAPATHONLY ignored during timing analysis.
WARNING:Timing:3223 - Timing constraint TS_ETHERNET_GTX_CLK_2_RX_MAC_ACLK = MAXDELAY FROM TIMEGRP "clk_gtx" TO TIMEGRP "phy_clk_rx" 8 ns
   DATAPATHONLY ignored during timing analysis.
WARNING:Timing:3223 - Timing constraint PATH "TS_CC_AB_path" TIG ignored during timing analysis.
WARNING:Timing:3223 - Timing constraint PATH "TS_CC_BA_path" TIG ignored during timing analysis.
INFO:Map:215 - The Interim Design Summary has been generated in the MAP Report
   (.mrp).
Running timing-driven placement...
Total REAL time at the beginning of Placer: 5 mins 53 secs 
Total CPU  time at the beginning of Placer: 5 mins 31 secs 

Phase 1.1  Initial Placement Analysis
Phase 1.1  Initial Placement Analysis (Checksum:8483f300) REAL time: 6 mins 34 secs 

Phase 2.7  Design Feasibility Check
WARNING:Place:837 - Partially locked IO Bus is found. 
    Following components of the bus are not locked: 
   	 Comp: fmc150_if_dma_0_up_status<3>
   	 Comp: fmc150_if_dma_0_up_status<0>

INFO:Place:834 - Only a subset of IOs are locked. Out of 168 IOs, 166 are locked
   and 2 are not locked. If you would like to print the names of these IOs,
   please set the environment variable XIL_PAR_DESIGN_CHECK_VERBOSE to 1. 
Phase 2.7  Design Feasibility Check (Checksum:a5a20b21) REAL time: 6 mins 40 secs 

Phase 3.31  Local Placement Optimization
Phase 3.31  Local Placement Optimization (Checksum:9fbc444) REAL time: 6 mins 40 secs 

Phase 4.37  Local Placement Optimization
Phase 4.37  Local Placement Optimization (Checksum:9fbc444) REAL time: 6 mins 40 secs 

Phase 5.2  Initial Placement for Architecture Specific Features
...
......


There are 12 clock regions on the target FPGA device:
|------------------------------------------|------------------------------------------|
| CLOCKREGION_X0Y5:                        | CLOCKREGION_X1Y5:                        |
|   4 BUFRs available, 0 in use            |   2 BUFRs available, 0 in use            |
|   6 Regional Clock Spines, 0 in use      |   6 Regional Clock Spines, 0 in use      |
|   4 edge BUFIOs available, 0 in use      |   0 edge BUFIOs available, 0 in use      |
|   4 center BUFIOs available, 0 in use    |   4 center BUFIOs available, 0 in use    |
|                                          |                                          |
|------------------------------------------|------------------------------------------|
| CLOCKREGION_X0Y4:                        | CLOCKREGION_X1Y4:                        |
|   4 BUFRs available, 1 in use            |   2 BUFRs available, 0 in use            |
|   6 Regional Clock Spines, 1 in use      |   6 Regional Clock Spines, 1 in use      |
|   4 edge BUFIOs available, 0 in use      |   0 edge BUFIOs available, 0 in use      |
|   4 center BUFIOs available, 0 in use    |   4 center BUFIOs available, 0 in use    |
|                                          |                                          |
|------------------------------------------|------------------------------------------|
| CLOCKREGION_X0Y3:                        | CLOCKREGION_X1Y3:                        |
|   4 BUFRs available, 0 in use            |   2 BUFRs available, 1 in use            |
|   6 Regional Clock Spines, 1 in use      |   6 Regional Clock Spines, 1 in use      |
|   4 edge BUFIOs available, 0 in use      |   0 edge BUFIOs available, 0 in use      |
|   4 center BUFIOs available, 0 in use    |   4 center BUFIOs available, 1 in use    |
|                                          |                                          |
|------------------------------------------|------------------------------------------|
| CLOCKREGION_X0Y2:                        | CLOCKREGION_X1Y2:                        |
|   4 BUFRs available, 0 in use            |   2 BUFRs available, 0 in use            |
|   6 Regional Clock Spines, 0 in use      |   6 Regional Clock Spines, 2 in use      |
|   4 edge BUFIOs available, 0 in use      |   0 edge BUFIOs available, 0 in use      |
|   4 center BUFIOs available, 0 in use    |   4 center BUFIOs available, 0 in use    |
|                                          |                                          |
|------------------------------------------|------------------------------------------|
| CLOCKREGION_X0Y1:                        | CLOCKREGION_X1Y1:                        |
|   4 BUFRs available, 0 in use            |   2 BUFRs available, 1 in use            |
|   6 Regional Clock Spines, 0 in use      |   6 Regional Clock Spines, 1 in use      |
|   4 edge BUFIOs available, 0 in use      |   0 edge BUFIOs available, 0 in use      |
|   4 center BUFIOs available, 0 in use    |   4 center BUFIOs available, 1 in use    |
|                                          |                                          |
|------------------------------------------|------------------------------------------|
| CLOCKREGION_X0Y0:                        | CLOCKREGION_X1Y0:                        |
|   4 BUFRs available, 0 in use            |   2 BUFRs available, 0 in use            |
|   6 Regional Clock Spines, 0 in use      |   6 Regional Clock Spines, 1 in use      |
|   4 edge BUFIOs available, 0 in use      |   0 edge BUFIOs available, 0 in use      |
|   4 center BUFIOs available, 0 in use    |   4 center BUFIOs available, 0 in use    |
|                                          |                                          |
|------------------------------------------|------------------------------------------|


Clock-Region: <CLOCKREGION_X1Y1>
  key resource utilizations (used/available): edge-bufios - 0/0; center-bufios - 1/4; bufrs - 1/2; regional-clock-spines - 1/6
|-----------------------------------------------------------------------------------------------------------------------------------------------------------
|       |    clock    | BRAM |     |    |        |        |       |       |       |      |      |     |      |
|       |    region   | FIFO | DCM | GT | ILOGIC | OLOGIC |   FF  |  LUTM |  LUTL | MULT | EMAC | PPC | PCIe | <- (Types of Resources in Clock Region)
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------
|       | Upper Region| 108  |  0  |  0 |   40   |   40   | 24960 |  9920 | 15040 |  64  |   2  |  0  |   0  | <- Available resources in the upper region
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------
|       |CurrentRegion| 108  |  0  |  0 |   40   |   40   | 24000 |  9760 | 14240 |  64  |   0  |  0  |   1  | <- Available resources in the current region
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------
|       | Lower Region| 120  |  0  |  0 |   40   |   40   | 24960 |  9920 | 15040 |  64  |   0  |  0  |   0  | <- Available resources in the lower region
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------
| clock |    region   |                                                                                      -----------------------------------------------
|  type |  expansion  |                                                                                      | <IO/Regional clock Net Name>
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------
| BUFIO |             |   0  |  0  |  0 |   10   |    0   |     0 |     0 |     0 |   0  |   0  |  0  |   0  | "ETHERNET/ETHERNET/V6HARD_SYS.I_TEMAC/GEN_GMII.I_GMII/gmii_interface/gmii_rx_clk_bufio"
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------
|  BUFR | Upper/Lower |   2  |  0  |  0 |    0   |    0   |   605 |    14 |     0 |   0  |   1  |  0  |   0  | "ETHERNET/ETHERNET/V6HARD_SYS.I_TEMAC/GEN_GMII.I_GMII/rx_mac_aclk_int"
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------


Clock-Region: <CLOCKREGION_X1Y3>
  key resource utilizations (used/available): edge-bufios - 0/0; center-bufios - 1/4; bufrs - 1/2; regional-clock-spines - 1/6
|-----------------------------------------------------------------------------------------------------------------------------------------------------------
|       |    clock    | BRAM |     |    |        |        |       |       |       |      |      |     |      |
|       |    region   | FIFO | DCM | GT | ILOGIC | OLOGIC |   FF  |  LUTM |  LUTL | MULT | EMAC | PPC | PCIe | <- (Types of Resources in Clock Region)
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------
|       | Upper Region| 108  |  0  |  0 |   40   |   40   | 24960 |  9920 | 15040 |  64  |   2  |  0  |   0  | <- Available resources in the upper region
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------
|       |CurrentRegion| 108  |  0  |  0 |   40   |   40   | 24000 |  9760 | 14240 |  64  |   0  |  0  |   1  | <- Available resources in the current region
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------
|       | Lower Region| 108  |  0  |  0 |   40   |   40   | 24960 |  9920 | 15040 |  64  |   2  |  0  |   0  | <- Available resources in the lower region
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------
| clock |    region   |                                                                                      -----------------------------------------------
|  type |  expansion  |                                                                                      | <IO/Regional clock Net Name>
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------
| BUFIO |             |   0  |  0  |  0 |    9   |    0   |     0 |     0 |     0 |   0  |   0  |  0  |   0  | "DDR3_SDRAM/DDR3_SDRAM/u_memc_ui_top/u_mem_intfc/phy_top0/clk_cpt"
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------
|  BUFR | Upper/Lower |   0  |  0  |  0 |    9   |    0   |   230 |     9 |     0 |   0  |   0  |  0  |   0  | "DDR3_SDRAM/DDR3_SDRAM/u_memc_ui_top/u_mem_intfc/phy_top0/clk_rsync<0>"
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------


Clock-Region: <CLOCKREGION_X0Y4>
  key resource utilizations (used/available): edge-bufios - 0/4; center-bufios - 0/4; bufrs - 1/4; regional-clock-spines - 1/6
|-----------------------------------------------------------------------------------------------------------------------------------------------------------
|       |    clock    | BRAM |     |    |        |        |       |       |       |      |      |     |      |
|       |    region   | FIFO | DCM | GT | ILOGIC | OLOGIC |   FF  |  LUTM |  LUTL | MULT | EMAC | PPC | PCIe | <- (Types of Resources in Clock Region)
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------
|       | Upper Region|  96  |  0  |  0 |   80   |   80   | 26880 |  9600 | 17280 |  64  |   0  |  0  |   0  | <- Available resources in the upper region
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------
|       |CurrentRegion|  96  |  0  |  0 |   80   |   80   | 26880 |  9600 | 17280 |  64  |   0  |  0  |   0  | <- Available resources in the current region
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------
|       | Lower Region|  96  |  0  |  0 |   80   |   80   | 23040 |  9600 | 13440 |  64  |   0  |  0  |   0  | <- Available resources in the lower region
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------
| clock |    region   |                                                                                      -----------------------------------------------
|  type |  expansion  |                                                                                      | <IO/Regional clock Net Name>
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------
|  BUFR |       Lower |   0  |  0  |  0 |   14   |    0   |    28 |     0 |     0 |   0  |   0  |  0  |   0  | "fmc150_if_dma_0/fmc150_if_dma_0/USER_LOGIC_I/cmp_fmc150_testbench/adc_str"
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------




######################################################################################
# REGIONAL CLOCKING RESOURCE DISTRIBUTION UCF REPORT:
#
# Number of Regional Clocking Regions in the device: 12  (6 clock spines in each)
# Number of Regional Clock Networks used in this design: 6 (each network can be
# composed of up to 3 clock spines and cover up to 3 regional clock regions)
# 
######################################################################################

# IO-Clock "ETHERNET/ETHERNET/V6HARD_SYS.I_TEMAC/GEN_GMII.I_GMII/gmii_interface/gmii_rx_clk_bufio" driven by
"BUFIODQS_X2Y4"
INST "ETHERNET/ETHERNET/V6HARD_SYS.I_TEMAC/GEN_GMII.I_GMII/gmii_interface/YES_IO_1.bufio_gmii_rx_clk" LOC =
"BUFIODQS_X2Y4" ;
NET "ETHERNET/ETHERNET/V6HARD_SYS.I_TEMAC/GEN_GMII.I_GMII/gmii_interface/gmii_rx_clk_bufio" TNM_NET =
"TN_ETHERNET/ETHERNET/V6HARD_SYS.I_TEMAC/GEN_GMII.I_GMII/gmii_interface/gmii_rx_clk_bufio" ;
TIMEGRP "TN_ETHERNET/ETHERNET/V6HARD_SYS.I_TEMAC/GEN_GMII.I_GMII/gmii_interface/gmii_rx_clk_bufio" AREA_GROUP =
"CLKAG_ETHERNET/ETHERNET/V6HARD_SYS.I_TEMAC/GEN_GMII.I_GMII/gmii_interface/gmii_rx_clk_bufio" ;
AREA_GROUP "CLKAG_ETHERNET/ETHERNET/V6HARD_SYS.I_TEMAC/GEN_GMII.I_GMII/gmii_interface/gmii_rx_clk_bufio" RANGE =
CLOCKREGION_X1Y1;


# IO-Clock "DDR3_SDRAM/DDR3_SDRAM/u_memc_ui_top/u_mem_intfc/phy_top0/clk_cpt" driven by "BUFIODQS_X2Y12"
INST "DDR3_SDRAM/DDR3_SDRAM/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_read/u_phy_rdclk_gen/gen_ck_cpt[0].u_bufio_cpt" LOC
= "BUFIODQS_X2Y12" ;
NET "DDR3_SDRAM/DDR3_SDRAM/u_memc_ui_top/u_mem_intfc/phy_top0/clk_cpt" TNM_NET =
"TN_DDR3_SDRAM/DDR3_SDRAM/u_memc_ui_top/u_mem_intfc/phy_top0/clk_cpt" ;
TIMEGRP "TN_DDR3_SDRAM/DDR3_SDRAM/u_memc_ui_top/u_mem_intfc/phy_top0/clk_cpt" AREA_GROUP =
"CLKAG_DDR3_SDRAM/DDR3_SDRAM/u_memc_ui_top/u_mem_intfc/phy_top0/clk_cpt" ;
AREA_GROUP "CLKAG_DDR3_SDRAM/DDR3_SDRAM/u_memc_ui_top/u_mem_intfc/phy_top0/clk_cpt" RANGE = CLOCKREGION_X1Y3;


# Regional-Clock "fmc150_if_dma_0/fmc150_if_dma_0/USER_LOGIC_I/cmp_fmc150_testbench/adc_str" driven by "BUFR_X0Y9"
INST "fmc150_if_dma_0/fmc150_if_dma_0/USER_LOGIC_I/cmp_fmc150_testbench/cmp_adc_if/cmp_adc_str/cmp_bufr" LOC =
"BUFR_X0Y9" ;
NET "fmc150_if_dma_0/fmc150_if_dma_0/USER_LOGIC_I/cmp_fmc150_testbench/adc_str" TNM_NET =
"TN_fmc150_if_dma_0/fmc150_if_dma_0/USER_LOGIC_I/cmp_fmc150_testbench/adc_str" ;
TIMEGRP "TN_fmc150_if_dma_0/fmc150_if_dma_0/USER_LOGIC_I/cmp_fmc150_testbench/adc_str" AREA_GROUP =
"CLKAG_fmc150_if_dma_0/fmc150_if_dma_0/USER_LOGIC_I/cmp_fmc150_testbench/adc_str" ;
AREA_GROUP "CLKAG_fmc150_if_dma_0/fmc150_if_dma_0/USER_LOGIC_I/cmp_fmc150_testbench/adc_str" RANGE = CLOCKREGION_X0Y4,
CLOCKREGION_X0Y3;


# Regional-Clock "DDR3_SDRAM/DDR3_SDRAM/u_memc_ui_top/u_mem_intfc/phy_top0/clk_rsync<0>" driven by "BUFR_X2Y6"
INST "DDR3_SDRAM/DDR3_SDRAM/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_read/u_phy_rdclk_gen/gen_loop_col0.u_bufr_rsync"
LOC = "BUFR_X2Y6" ;
NET "DDR3_SDRAM/DDR3_SDRAM/u_memc_ui_top/u_mem_intfc/phy_top0/clk_rsync<0>" TNM_NET =
"TN_DDR3_SDRAM/DDR3_SDRAM/u_memc_ui_top/u_mem_intfc/phy_top0/clk_rsync<0>" ;
TIMEGRP "TN_DDR3_SDRAM/DDR3_SDRAM/u_memc_ui_top/u_mem_intfc/phy_top0/clk_rsync<0>" AREA_GROUP =
"CLKAG_DDR3_SDRAM/DDR3_SDRAM/u_memc_ui_top/u_mem_intfc/phy_top0/clk_rsync<0>" ;
AREA_GROUP "CLKAG_DDR3_SDRAM/DDR3_SDRAM/u_memc_ui_top/u_mem_intfc/phy_top0/clk_rsync<0>" RANGE = CLOCKREGION_X1Y3,
CLOCKREGION_X1Y4, CLOCKREGION_X1Y2;


# Regional-Clock "ETHERNET/ETHERNET/V6HARD_SYS.I_TEMAC/GEN_GMII.I_GMII/rx_mac_aclk_int" driven by "BUFR_X2Y3"
INST "ETHERNET/ETHERNET/V6HARD_SYS.I_TEMAC/GEN_GMII.I_GMII/gmii_interface/YES_IO_1.bufr_gmii_rx_clk" LOC = "BUFR_X2Y3" ;
NET "ETHERNET/ETHERNET/V6HARD_SYS.I_TEMAC/GEN_GMII.I_GMII/rx_mac_aclk_int" TNM_NET =
"TN_ETHERNET/ETHERNET/V6HARD_SYS.I_TEMAC/GEN_GMII.I_GMII/rx_mac_aclk_int" ;
TIMEGRP "TN_ETHERNET/ETHERNET/V6HARD_SYS.I_TEMAC/GEN_GMII.I_GMII/rx_mac_aclk_int" AREA_GROUP =
"CLKAG_ETHERNET/ETHERNET/V6HARD_SYS.I_TEMAC/GEN_GMII.I_GMII/rx_mac_aclk_int" ;
AREA_GROUP "CLKAG_ETHERNET/ETHERNET/V6HARD_SYS.I_TEMAC/GEN_GMII.I_GMII/rx_mac_aclk_int" RANGE = CLOCKREGION_X1Y1,
CLOCKREGION_X1Y2, CLOCKREGION_X1Y0;


Phase 5.2  Initial Placement for Architecture Specific Features (Checksum:bb178b15) REAL time: 7 mins 59 secs 

Phase 6.36  Local Placement Optimization
Phase 6.36  Local Placement Optimization (Checksum:bb178b15) REAL time: 7 mins 59 secs 

...
.......................................
............................................................................................................
Phase 7.30  Global Clock Region Assignment


######################################################################################
# GLOBAL CLOCK NET DISTRIBUTION UCF REPORT:
#
# Number of Global Clock Regions : 12
# Number of Global Clock Networks: 14
#
# Clock Region Assignment: SUCCESSFUL

# Location of Clock Components
INST "fmc150_if_dma_0/fmc150_if_dma_0/USER_LOGIC_I/cmp_fmc150_testbench/cmp_fmc150_ctrl/cdce72010_ctrl_inst/serial_clk_BUFG" LOC = "BUFGCTRL_X0Y25" ;
INST "fmc150_if_dma_0/fmc150_if_dma_0/USER_LOGIC_I/cmp_fmc150_testbench/cmp_adc_str_out_bufg" LOC = "BUFGCTRL_X0Y31" ;
INST "fmc150_if_dma_0/fmc150_if_dma_0/USER_LOGIC_I/cmp_fmc150_testbench/cmp_adc_str_2x_out_bufg" LOC = "BUFGCTRL_X0Y30" ;
INST "SysACE_CLK_BUFGP/BUFG" LOC = "BUFGCTRL_X0Y6" ;
INST "fmc150_if_dma_0/fmc150_if_dma_0/USER_LOGIC_I/cmp_fmc150_testbench/cmp_fmc150_ctrl/cdce72010_ctrl_inst/clk_div_3_BUFG" LOC = "BUFGCTRL_X0Y26" ;
INST "chipscope_icon_0/chipscope_icon_0/i_chipscope_icon_0/U0/U_ICON/I_YES_BSCAN.U_BS/I_USE_SOFTBSCAN_EQ0.I_USE_XST_TCK_WORKAROUND_EQ1.U_ICON_BSCAN_BUFG/U_BUFG" LOC = "BUFGCTRL_X0Y27" ;
INST "clock_generator_0/clock_generator_0/MMCM0_CLKOUT0_BUFG_INST" LOC = "BUFGCTRL_X0Y2" ;
INST "clock_generator_0/clock_generator_0/MMCM0_CLKOUT1_BUFG_INST" LOC = "BUFGCTRL_X0Y3" ;
INST "clock_generator_0/clock_generator_0/MMCM0_CLKOUT2_BUFG_INST" LOC = "BUFGCTRL_X0Y4" ;
INST "clock_generator_0/clock_generator_0/MMCM0_CLKOUT4_BUFG_INST" LOC = "BUFGCTRL_X0Y5" ;
INST "clock_generator_0/clock_generator_0/MMCM2_CLKOUT0_BUFG_INST" LOC = "BUFGCTRL_X0Y1" ;
INST "ETHERNET/ETHERNET/V6HARD_SYS.I_TEMAC/GEN_GMII.I_GMII/BUFGMUX_SPEED_CLK" LOC = "BUFGCTRL_X0Y0" ;
INST "fmc150_if_dma_0/fmc150_if_dma_0/USER_LOGIC_I/cmp_fmc150_testbench/cmp_clkf_bufg" LOC = "BUFGCTRL_X0Y29" ;
INST "debug_module/debug_module/BUFG_DRCK" LOC = "BUFGCTRL_X0Y28" ;
INST "SysACE_CLK" LOC = "AE16" ;
INST "ETHERNET_MII_TX_CLK" LOC = "AD12" ;
INST "CLK_P" LOC = "J9" ;
INST "DDR3_SDRAM/DDR3_SDRAM/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_read/u_phy_rdclk_gen/gen_loop_col0.u_bufr_rsync" LOC = "BUFR_X2Y6" ;
INST "fmc150_if_dma_0/fmc150_if_dma_0/USER_LOGIC_I/cmp_fmc150_testbench/cmp_adc_if/cmp_adc_str/cmp_bufr" LOC = "BUFR_X0Y9" ;
INST "ETHERNET/ETHERNET/V6HARD_SYS.I_TEMAC/GEN_GMII.I_GMII/gmii_interface/YES_IO_1.bufr_gmii_rx_clk" LOC = "BUFR_X2Y3" ;
INST "clock_generator_0/clock_generator_0/MMCM0_INST/MMCM_ADV_inst" LOC = "MMCM_ADV_X0Y5" ;
INST "clock_generator_0/clock_generator_0/MMCM2_INST/MMCM_ADV_inst" LOC = "MMCM_ADV_X0Y0" ;
INST "fmc150_if_dma_0/fmc150_if_dma_0/USER_LOGIC_I/cmp_fmc150_testbench/cmp_mmcm_adc" LOC = "MMCM_ADV_X0Y9" ;

# fmc150_if_dma_0/fmc150_if_dma_0/USER_LOGIC_I/cmp_fmc150_testbench/cmp_fmc150_ctrl/cdce72010_ctrl_inst/serial_clk_BUFG driven by BUFGCTRL_X0Y25
NET "fmc150_if_dma_0/fmc150_if_dma_0/USER_LOGIC_I/cmp_fmc150_testbench/cmp_fmc150_ctrl/cdce72010_ctrl_inst/serial_clk_BUFG" TNM_NET = "TN_fmc150_if_dma_0/fmc150_if_dma_0/USER_LOGIC_I/cmp_fmc150_testbench/cmp_fmc150_ctrl/cdce72010_ctrl_inst/serial_clk_BUFG" ;
TIMEGRP "TN_fmc150_if_dma_0/fmc150_if_dma_0/USER_LOGIC_I/cmp_fmc150_testbench/cmp_fmc150_ctrl/cdce72010_ctrl_inst/serial_clk_BUFG" AREA_GROUP = "CLKAG_fmc150_if_dma_0/fmc150_if_dma_0/USER_LOGIC_I/cmp_fmc150_testbench/cmp_fmc150_ctrl/cdce72010_ctrl_inst/serial_clk_BUFG" ;
AREA_GROUP "CLKAG_fmc150_if_dma_0/fmc150_if_dma_0/USER_LOGIC_I/cmp_fmc150_testbench/cmp_fmc150_ctrl/cdce72010_ctrl_inst/serial_clk_BUFG" RANGE =   CLOCKREGION_X0Y0, CLOCKREGION_X1Y0, CLOCKREGION_X0Y1, CLOCKREGION_X1Y1, CLOCKREGION_X0Y2, CLOCKREGION_X1Y2, CLOCKREGION_X0Y3, CLOCKREGION_X1Y3, CLOCKREGION_X0Y4, CLOCKREGION_X1Y4, CLOCKREGION_X0Y5, CLOCKREGION_X1Y5 ;

# bpm_ddc_0_bpm_ddc_debug_clk_o_0 driven by BUFGCTRL_X0Y31
NET "bpm_ddc_0_bpm_ddc_debug_clk_o_0" TNM_NET = "TN_bpm_ddc_0_bpm_ddc_debug_clk_o_0" ;
TIMEGRP "TN_bpm_ddc_0_bpm_ddc_debug_clk_o_0" AREA_GROUP = "CLKAG_bpm_ddc_0_bpm_ddc_debug_clk_o_0" ;
AREA_GROUP "CLKAG_bpm_ddc_0_bpm_ddc_debug_clk_o_0" RANGE =   CLOCKREGION_X0Y0, CLOCKREGION_X1Y0, CLOCKREGION_X0Y1, CLOCKREGION_X1Y1, CLOCKREGION_X0Y2, CLOCKREGION_X1Y2, CLOCKREGION_X0Y3, CLOCKREGION_X1Y3, CLOCKREGION_X0Y4, CLOCKREGION_X1Y4, CLOCKREGION_X0Y5, CLOCKREGION_X1Y5 ;

# fmc150_if_dma_0/fmc150_if_dma_0/USER_LOGIC_I/cmp_fmc150_testbench/clk_adc_2x driven by BUFGCTRL_X0Y30
NET "fmc150_if_dma_0/fmc150_if_dma_0/USER_LOGIC_I/cmp_fmc150_testbench/clk_adc_2x" TNM_NET = "TN_fmc150_if_dma_0/fmc150_if_dma_0/USER_LOGIC_I/cmp_fmc150_testbench/clk_adc_2x" ;
TIMEGRP "TN_fmc150_if_dma_0/fmc150_if_dma_0/USER_LOGIC_I/cmp_fmc150_testbench/clk_adc_2x" AREA_GROUP = "CLKAG_fmc150_if_dma_0/fmc150_if_dma_0/USER_LOGIC_I/cmp_fmc150_testbench/clk_adc_2x" ;
AREA_GROUP "CLKAG_fmc150_if_dma_0/fmc150_if_dma_0/USER_LOGIC_I/cmp_fmc150_testbench/clk_adc_2x" RANGE =   CLOCKREGION_X0Y3, CLOCKREGION_X1Y3 ;

# SysACE_CLK_BUFGP driven by BUFGCTRL_X0Y6
NET "SysACE_CLK_BUFGP" TNM_NET = "TN_SysACE_CLK_BUFGP" ;
TIMEGRP "TN_SysACE_CLK_BUFGP" AREA_GROUP = "CLKAG_SysACE_CLK_BUFGP" ;
AREA_GROUP "CLKAG_SysACE_CLK_BUFGP" RANGE =   CLOCKREGION_X0Y0, CLOCKREGION_X1Y0, CLOCKREGION_X0Y1, CLOCKREGION_X1Y1, CLOCKREGION_X0Y2, CLOCKREGION_X1Y2 ;

# fmc150_if_dma_0/fmc150_if_dma_0/USER_LOGIC_I/cmp_fmc150_testbench/cmp_fmc150_ctrl/cdce72010_ctrl_inst/clk_div_3_BUFG driven by BUFGCTRL_X0Y26
NET "fmc150_if_dma_0/fmc150_if_dma_0/USER_LOGIC_I/cmp_fmc150_testbench/cmp_fmc150_ctrl/cdce72010_ctrl_inst/clk_div_3_BUFG" TNM_NET = "TN_fmc150_if_dma_0/fmc150_if_dma_0/USER_LOGIC_I/cmp_fmc150_testbench/cmp_fmc150_ctrl/cdce72010_ctrl_inst/clk_div_3_BUFG" ;
TIMEGRP "TN_fmc150_if_dma_0/fmc150_if_dma_0/USER_LOGIC_I/cmp_fmc150_testbench/cmp_fmc150_ctrl/cdce72010_ctrl_inst/clk_div_3_BUFG" AREA_GROUP = "CLKAG_fmc150_if_dma_0/fmc150_if_dma_0/USER_LOGIC_I/cmp_fmc150_testbench/cmp_fmc150_ctrl/cdce72010_ctrl_inst/clk_div_3_BUFG" ;
AREA_GROUP "CLKAG_fmc150_if_dma_0/fmc150_if_dma_0/USER_LOGIC_I/cmp_fmc150_testbench/cmp_fmc150_ctrl/cdce72010_ctrl_inst/clk_div_3_BUFG" RANGE =   CLOCKREGION_X0Y0, CLOCKREGION_X1Y0, CLOCKREGION_X0Y1, CLOCKREGION_X1Y1, CLOCKREGION_X0Y2, CLOCKREGION_X1Y2, CLOCKREGION_X0Y3, CLOCKREGION_X1Y3, CLOCKREGION_X0Y4, CLOCKREGION_X1Y4, CLOCKREGION_X0Y5, CLOCKREGION_X1Y5 ;

# chipscope_icon_0_control0<0> driven by BUFGCTRL_X0Y27
NET "chipscope_icon_0_control0<0>" TNM_NET = "TN_chipscope_icon_0_control0<0>" ;
TIMEGRP "TN_chipscope_icon_0_control0<0>" AREA_GROUP = "CLKAG_chipscope_icon_0_control0<0>" ;
AREA_GROUP "CLKAG_chipscope_icon_0_control0<0>" RANGE =   CLOCKREGION_X0Y0, CLOCKREGION_X1Y0, CLOCKREGION_X0Y1, CLOCKREGION_X1Y1, CLOCKREGION_X0Y2, CLOCKREGION_X1Y2, CLOCKREGION_X0Y3, CLOCKREGION_X1Y3, CLOCKREGION_X0Y4, CLOCKREGION_X1Y4, CLOCKREGION_X0Y5, CLOCKREGION_X1Y5 ;

# clk_100_0000MHzMMCM0 driven by BUFGCTRL_X0Y2
NET "clk_100_0000MHzMMCM0" TNM_NET = "TN_clk_100_0000MHzMMCM0" ;
TIMEGRP "TN_clk_100_0000MHzMMCM0" AREA_GROUP = "CLKAG_clk_100_0000MHzMMCM0" ;
AREA_GROUP "CLKAG_clk_100_0000MHzMMCM0" RANGE =   CLOCKREGION_X0Y0, CLOCKREGION_X1Y0, CLOCKREGION_X0Y1, CLOCKREGION_X1Y1, CLOCKREGION_X0Y2, CLOCKREGION_X1Y2, CLOCKREGION_X0Y3, CLOCKREGION_X1Y3, CLOCKREGION_X0Y4, CLOCKREGION_X1Y4, CLOCKREGION_X0Y5, CLOCKREGION_X1Y5 ;

# clk_200_0000MHzMMCM0 driven by BUFGCTRL_X0Y3
NET "clk_200_0000MHzMMCM0" TNM_NET = "TN_clk_200_0000MHzMMCM0" ;
TIMEGRP "TN_clk_200_0000MHzMMCM0" AREA_GROUP = "CLKAG_clk_200_0000MHzMMCM0" ;
AREA_GROUP "CLKAG_clk_200_0000MHzMMCM0" RANGE =   CLOCKREGION_X0Y0, CLOCKREGION_X1Y0, CLOCKREGION_X0Y1, CLOCKREGION_X1Y1, CLOCKREGION_X0Y2, CLOCKREGION_X1Y2, CLOCKREGION_X0Y3, CLOCKREGION_X1Y3, CLOCKREGION_X0Y4, CLOCKREGION_X1Y4, CLOCKREGION_X0Y5, CLOCKREGION_X1Y5 ;

# clk_400_0000MHzMMCM0 driven by BUFGCTRL_X0Y4
NET "clk_400_0000MHzMMCM0" TNM_NET = "TN_clk_400_0000MHzMMCM0" ;
TIMEGRP "TN_clk_400_0000MHzMMCM0" AREA_GROUP = "CLKAG_clk_400_0000MHzMMCM0" ;
AREA_GROUP "CLKAG_clk_400_0000MHzMMCM0" RANGE =   CLOCKREGION_X0Y0, CLOCKREGION_X1Y0, CLOCKREGION_X0Y1, CLOCKREGION_X1Y1, CLOCKREGION_X0Y2, CLOCKREGION_X1Y2, CLOCKREGION_X0Y3, CLOCKREGION_X1Y3, CLOCKREGION_X0Y4, CLOCKREGION_X1Y4, CLOCKREGION_X0Y5, CLOCKREGION_X1Y5 ;

# bpm_ddc_0_dma_debug_clk_o_0 driven by BUFGCTRL_X0Y5
NET "bpm_ddc_0_dma_debug_clk_o_0" TNM_NET = "TN_bpm_ddc_0_dma_debug_clk_o_0" ;
TIMEGRP "TN_bpm_ddc_0_dma_debug_clk_o_0" AREA_GROUP = "CLKAG_bpm_ddc_0_dma_debug_clk_o_0" ;
AREA_GROUP "CLKAG_bpm_ddc_0_dma_debug_clk_o_0" RANGE =   CLOCKREGION_X0Y0, CLOCKREGION_X1Y0, CLOCKREGION_X0Y1, CLOCKREGION_X1Y1, CLOCKREGION_X0Y2, CLOCKREGION_X1Y2, CLOCKREGION_X0Y3, CLOCKREGION_X1Y3, CLOCKREGION_X0Y4, CLOCKREGION_X1Y4, CLOCKREGION_X0Y5, CLOCKREGION_X1Y5 ;

# clk_125_0000MHz driven by BUFGCTRL_X0Y1
NET "clk_125_0000MHz" TNM_NET = "TN_clk_125_0000MHz" ;
TIMEGRP "TN_clk_125_0000MHz" AREA_GROUP = "CLKAG_clk_125_0000MHz" ;
AREA_GROUP "CLKAG_clk_125_0000MHz" RANGE =   CLOCKREGION_X0Y0, CLOCKREGION_X1Y0, CLOCKREGION_X0Y1, CLOCKREGION_X1Y1, CLOCKREGION_X0Y2, CLOCKREGION_X1Y2, CLOCKREGION_X0Y3, CLOCKREGION_X1Y3, CLOCKREGION_X0Y4, CLOCKREGION_X1Y4, CLOCKREGION_X0Y5, CLOCKREGION_X1Y5 ;

# ETHERNET/ETHERNET/V6HARD_SYS.I_TEMAC/GEN_GMII.I_GMII/tx_mac_aclk_int driven by BUFGCTRL_X0Y0
NET "ETHERNET/ETHERNET/V6HARD_SYS.I_TEMAC/GEN_GMII.I_GMII/tx_mac_aclk_int" TNM_NET = "TN_ETHERNET/ETHERNET/V6HARD_SYS.I_TEMAC/GEN_GMII.I_GMII/tx_mac_aclk_int" ;
TIMEGRP "TN_ETHERNET/ETHERNET/V6HARD_SYS.I_TEMAC/GEN_GMII.I_GMII/tx_mac_aclk_int" AREA_GROUP = "CLKAG_ETHERNET/ETHERNET/V6HARD_SYS.I_TEMAC/GEN_GMII.I_GMII/tx_mac_aclk_int" ;
AREA_GROUP "CLKAG_ETHERNET/ETHERNET/V6HARD_SYS.I_TEMAC/GEN_GMII.I_GMII/tx_mac_aclk_int" RANGE =   CLOCKREGION_X0Y0, CLOCKREGION_X1Y0, CLOCKREGION_X0Y1, CLOCKREGION_X1Y1, CLOCKREGION_X0Y2, CLOCKREGION_X1Y2, CLOCKREGION_X0Y3, CLOCKREGION_X1Y3, CLOCKREGION_X0Y4, CLOCKREGION_X1Y4, CLOCKREGION_X0Y5, CLOCKREGION_X1Y5 ;

# fmc150_if_dma_0/fmc150_if_dma_0/USER_LOGIC_I/cmp_fmc150_testbench/adc_str_fbin driven by BUFGCTRL_X0Y29
NET "fmc150_if_dma_0/fmc150_if_dma_0/USER_LOGIC_I/cmp_fmc150_testbench/adc_str_fbin" TNM_NET = "TN_fmc150_if_dma_0/fmc150_if_dma_0/USER_LOGIC_I/cmp_fmc150_testbench/adc_str_fbin" ;
TIMEGRP "TN_fmc150_if_dma_0/fmc150_if_dma_0/USER_LOGIC_I/cmp_fmc150_testbench/adc_str_fbin" AREA_GROUP = "CLKAG_fmc150_if_dma_0/fmc150_if_dma_0/USER_LOGIC_I/cmp_fmc150_testbench/adc_str_fbin" ;
AREA_GROUP "CLKAG_fmc150_if_dma_0/fmc150_if_dma_0/USER_LOGIC_I/cmp_fmc150_testbench/adc_str_fbin" RANGE =   CLOCKREGION_X0Y4, CLOCKREGION_X1Y4, CLOCKREGION_X0Y5, CLOCKREGION_X1Y5 ;

# microblaze_0_debug_Dbg_Clk driven by BUFGCTRL_X0Y28
NET "microblaze_0_debug_Dbg_Clk" TNM_NET = "TN_microblaze_0_debug_Dbg_Clk" ;
TIMEGRP "TN_microblaze_0_debug_Dbg_Clk" AREA_GROUP = "CLKAG_microblaze_0_debug_Dbg_Clk" ;
AREA_GROUP "CLKAG_microblaze_0_debug_Dbg_Clk" RANGE =   CLOCKREGION_X0Y0, CLOCKREGION_X1Y0, CLOCKREGION_X0Y1, CLOCKREGION_X1Y1, CLOCKREGION_X0Y2, CLOCKREGION_X1Y2, CLOCKREGION_X0Y3, CLOCKREGION_X1Y3, CLOCKREGION_X0Y4, CLOCKREGION_X1Y4, CLOCKREGION_X0Y5, CLOCKREGION_X1Y5 ;

# NOTE: 
# This report is provided to help reproduce successful clock-region 
# assignments. The report provides range constraints for all global 
# clock networks, in a format that is directly usable in ucf files. 
#
#END of Global Clock Net Distribution UCF Constraints
######################################################################################


######################################################################################
GLOBAL CLOCK NET LOADS DISTRIBUTION REPORT:

Number of Global Clock Regions : 12
Number of Global Clock Networks: 22

Clock Region Assignment: SUCCESSFUL

Clock-Region: <CLOCKREGION_X0Y0> 
 key resource utilizations (used/available): global-clocks - 2/12 ;
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
   BRAM |   MMCM |     GT |    IOB | ILOGIC | OLOGIC |   MULT |   BUFG |  TEMAC |   PCIE | IDLYCT | LUTRAM |     FF | <- (Types of Resources in this  Region)
   FIFO |        |        |        |        |        |        |        |        |        |        |        |        |
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
     96 |      2 |      0 |     80 |     80 |     80 |     64 |      0 |      0 |      0 |      2 |   9600 |  26880 | <- (Available Resources in this Region)
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
        |        |        |        |        |        |        |        |        |        |        |        |        | <Global clock Net Name>
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |     32 |    190 |bpm_ddc_0_dma_debug_clk_o_0
      1 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |    220 |   1132 |clk_100_0000MHzMMCM0
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      1 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |    252 |   1322 | Total 
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------


Clock-Region: <CLOCKREGION_X1Y0> 
 key resource utilizations (used/available): global-clocks - 4/12 ;
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
   BRAM |   MMCM |     GT |    IOB | ILOGIC | OLOGIC |   MULT |   BUFG |  TEMAC |   PCIE | IDLYCT | LUTRAM |     FF | <- (Types of Resources in this  Region)
   FIFO |        |        |        |        |        |        |        |        |        |        |        |        |
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
    120 |      0 |      4 |     40 |     40 |     40 |     64 |      0 |      0 |      0 |      1 |   9920 |  24960 | <- (Available Resources in this Region)
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
        |        |        |        |        |        |        |        |        |        |        |        |        | <Global clock Net Name>
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      2 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |    157 |ETHERNET/ETHERNET/V6HARD_SYS.I_TEMAC/GEN_GMII.I_GMII/tx_mac_aclk_int
      0 |      0 |      0 |      0 |      8 |     18 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |SysACE_CLK_BUFGP
      9 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |    954 |   3766 |clk_100_0000MHzMMCM0
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      3 |     32 |microblaze_0_debug_Dbg_Clk
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
     11 |      0 |      0 |      0 |      8 |     18 |      0 |      0 |      0 |      0 |      0 |    957 |   3955 | Total 
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------


Clock-Region: <CLOCKREGION_X0Y1> 
 key resource utilizations (used/available): global-clocks - 5/12 ;
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
   BRAM |   MMCM |     GT |    IOB | ILOGIC | OLOGIC |   MULT |   BUFG |  TEMAC |   PCIE | IDLYCT | LUTRAM |     FF | <- (Types of Resources in this  Region)
   FIFO |        |        |        |        |        |        |        |        |        |        |        |        |
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
     96 |      2 |      0 |     80 |     80 |     80 |     64 |      0 |      0 |      0 |      2 |   9600 |  26880 | <- (Available Resources in this Region)
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
        |        |        |        |        |        |        |        |        |        |        |        |        | <Global clock Net Name>
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      1 |      0 |      0 |      0 |      0 |      0 |     11 |      0 |      0 |      0 |      0 |      0 |    253 |bpm_ddc_0_bpm_ddc_debug_clk_o_0
     14 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |    523 |   1152 |bpm_ddc_0_dma_debug_clk_o_0
     11 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      8 |chipscope_icon_0_control0<0>
      2 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |     30 |    753 |clk_100_0000MHzMMCM0
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |    136 |clk_200_0000MHzMMCM0
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
     28 |      0 |      0 |      0 |      0 |      0 |     11 |      0 |      0 |      0 |      0 |    553 |   2302 | Total 
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------


Clock-Region: <CLOCKREGION_X1Y1> 
 key resource utilizations (used/available): global-clocks - 9/12 ;
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
   BRAM |   MMCM |     GT |    IOB | ILOGIC | OLOGIC |   MULT |   BUFG |  TEMAC |   PCIE | IDLYCT | LUTRAM |     FF | <- (Types of Resources in this  Region)
   FIFO |        |        |        |        |        |        |        |        |        |        |        |        |
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
    108 |      0 |      4 |     40 |     40 |     40 |     64 |      0 |      0 |      1 |      1 |   9760 |  24000 | <- (Available Resources in this Region)
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
        |        |        |        |        |        |        |        |        |        |        |        |        | <Global clock Net Name>
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      0 |      0 |      0 |      0 |      0 |     11 |      0 |      0 |      0 |      0 |      0 |      0 |     66 |ETHERNET/ETHERNET/V6HARD_SYS.I_TEMAC/GEN_GMII.I_GMII/tx_mac_aclk_int
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |     26 |SysACE_CLK_BUFGP
      0 |      0 |      0 |      0 |      0 |      0 |      6 |      0 |      0 |      0 |      0 |      0 |      2 |bpm_ddc_0_bpm_ddc_debug_clk_o_0
      5 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |    192 |    104 |bpm_ddc_0_dma_debug_clk_o_0
      5 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |chipscope_icon_0_control0<0>
     11 |      0 |      0 |      0 |      0 |      0 |      3 |      0 |      0 |      0 |      0 |    646 |   3584 |clk_100_0000MHzMMCM0
      0 |      0 |      0 |      0 |      0 |      1 |      0 |      0 |      0 |      0 |      0 |      4 |     17 |clk_125_0000MHz
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      1 |      0 |    205 |clk_200_0000MHzMMCM0
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |     44 |    119 |microblaze_0_debug_Dbg_Clk
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
     21 |      0 |      0 |      0 |      0 |     12 |      9 |      0 |      0 |      0 |      1 |    886 |   4123 | Total 
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------


Clock-Region: <CLOCKREGION_X0Y2> 
 key resource utilizations (used/available): global-clocks - 7/12 ;
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
   BRAM |   MMCM |     GT |    IOB | ILOGIC | OLOGIC |   MULT |   BUFG |  TEMAC |   PCIE | IDLYCT | LUTRAM |     FF | <- (Types of Resources in this  Region)
   FIFO |        |        |        |        |        |        |        |        |        |        |        |        |
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
     96 |      2 |      0 |     80 |     80 |     80 |     64 |     16 |      0 |      0 |      2 |   9600 |  23040 | <- (Available Resources in this Region)
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
        |        |        |        |        |        |        |        |        |        |        |        |        | <Global clock Net Name>
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      9 |      0 |      0 |      0 |      0 |      0 |     12 |      0 |      0 |      0 |      0 |      0 |   1078 |bpm_ddc_0_bpm_ddc_debug_clk_o_0
     19 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |    175 |    599 |bpm_ddc_0_dma_debug_clk_o_0
     11 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |     77 |     61 |chipscope_icon_0_control0<0>
      0 |      0 |      0 |      0 |      1 |      1 |      0 |      0 |      0 |      0 |      0 |     18 |    670 |clk_100_0000MHzMMCM0
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |     70 |clk_200_0000MHzMMCM0
      1 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |     79 |fmc150_if_dma_0/fmc150_if_dma_0/USER_LOGIC_I/cmp_fmc150_testbench/cmp_fmc150_ctrl/cdce72010_ctrl_inst/clk_div_3_BUFG
      1 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |    187 |fmc150_if_dma_0/fmc150_if_dma_0/USER_LOGIC_I/cmp_fmc150_testbench/cmp_fmc150_ctrl/cdce72010_ctrl_inst/serial_clk_BUFG
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
     41 |      0 |      0 |      0 |      1 |      1 |     12 |      0 |      0 |      0 |      0 |    270 |   2744 | Total 
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------


Clock-Region: <CLOCKREGION_X1Y2> 
 key resource utilizations (used/available): global-clocks - 8/12 ;
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
   BRAM |   MMCM |     GT |    IOB | ILOGIC | OLOGIC |   MULT |   BUFG |  TEMAC |   PCIE | IDLYCT | LUTRAM |     FF | <- (Types of Resources in this  Region)
   FIFO |        |        |        |        |        |        |        |        |        |        |        |        |
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
    108 |      0 |      4 |     40 |     40 |     40 |     64 |      0 |      2 |      0 |      1 |   9920 |  24960 | <- (Available Resources in this Region)
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
        |        |        |        |        |        |        |        |        |        |        |        |        | <Global clock Net Name>
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      1 |      0 |      0 |      0 |     56 |ETHERNET/ETHERNET/V6HARD_SYS.I_TEMAC/GEN_GMII.I_GMII/tx_mac_aclk_int
      1 |      0 |      0 |      0 |      0 |      0 |     11 |      0 |      0 |      0 |      0 |      0 |    779 |bpm_ddc_0_bpm_ddc_debug_clk_o_0
      2 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |    306 |    424 |bpm_ddc_0_dma_debug_clk_o_0
      2 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |chipscope_icon_0_control0<0>
      0 |      0 |      0 |      0 |      1 |      0 |      0 |      0 |      1 |      0 |      0 |    326 |   1674 |clk_100_0000MHzMMCM0
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |    228 |    939 |clk_200_0000MHzMMCM0
      3 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |    110 |fmc150_if_dma_0/fmc150_if_dma_0/USER_LOGIC_I/cmp_fmc150_testbench/cmp_fmc150_ctrl/cdce72010_ctrl_inst/serial_clk_BUFG
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      6 |     27 |microblaze_0_debug_Dbg_Clk
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      8 |      0 |      0 |      0 |      1 |      0 |     11 |      0 |      2 |      0 |      0 |    866 |   4009 | Total 
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------


Clock-Region: <CLOCKREGION_X0Y3> 
 key resource utilizations (used/available): global-clocks - 8/12 ;
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
   BRAM |   MMCM |     GT |    IOB | ILOGIC | OLOGIC |   MULT |   BUFG |  TEMAC |   PCIE | IDLYCT | LUTRAM |     FF | <- (Types of Resources in this  Region)
   FIFO |        |        |        |        |        |        |        |        |        |        |        |        |
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
     96 |      2 |      0 |     80 |     80 |     80 |     64 |     16 |      0 |      0 |      2 |   9600 |  23040 | <- (Available Resources in this Region)
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
        |        |        |        |        |        |        |        |        |        |        |        |        | <Global clock Net Name>
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
     20 |      0 |      0 |      0 |      0 |     10 |      5 |      0 |      0 |      0 |      0 |   1678 |   2934 |bpm_ddc_0_bpm_ddc_debug_clk_o_0
     17 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |    163 |    422 |bpm_ddc_0_dma_debug_clk_o_0
     26 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |    146 |    131 |chipscope_icon_0_control0<0>
      0 |      0 |      0 |      0 |      1 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |     43 |clk_100_0000MHzMMCM0
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      4 |    207 |clk_200_0000MHzMMCM0
      0 |      0 |      0 |      0 |      0 |     10 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |fmc150_if_dma_0/fmc150_if_dma_0/USER_LOGIC_I/cmp_fmc150_testbench/clk_adc_2x
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      1 |fmc150_if_dma_0/fmc150_if_dma_0/USER_LOGIC_I/cmp_fmc150_testbench/cmp_fmc150_ctrl/cdce72010_ctrl_inst/clk_div_3_BUFG
      0 |      0 |      0 |      0 |      2 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |fmc150_if_dma_0/fmc150_if_dma_0/USER_LOGIC_I/cmp_fmc150_testbench/cmp_fmc150_ctrl/cdce72010_ctrl_inst/serial_clk_BUFG
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
     63 |      0 |      0 |      0 |      3 |     20 |      5 |      0 |      0 |      0 |      0 |   1991 |   3738 | Total 
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------


Clock-Region: <CLOCKREGION_X1Y3> 
 key resource utilizations (used/available): global-clocks - 7/12 ;
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
   BRAM |   MMCM |     GT |    IOB | ILOGIC | OLOGIC |   MULT |   BUFG |  TEMAC |   PCIE | IDLYCT | LUTRAM |     FF | <- (Types of Resources in this  Region)
   FIFO |        |        |        |        |        |        |        |        |        |        |        |        |
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
    108 |      0 |      4 |     40 |     40 |     40 |     64 |      0 |      0 |      1 |      1 |   9760 |  24000 | <- (Available Resources in this Region)
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
        |        |        |        |        |        |        |        |        |        |        |        |        | <Global clock Net Name>
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
     25 |      0 |      0 |      0 |      0 |      0 |      6 |      0 |      0 |      0 |      0 |   1369 |   1681 |bpm_ddc_0_bpm_ddc_debug_clk_o_0
     27 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |    402 |   1652 |bpm_ddc_0_dma_debug_clk_o_0
     10 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |chipscope_icon_0_control0<0>
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |    366 |clk_100_0000MHzMMCM0
      0 |      0 |      0 |      0 |      0 |     13 |      0 |      0 |      0 |      0 |      1 |    264 |   1279 |clk_200_0000MHzMMCM0
      0 |      0 |      0 |      0 |      9 |     13 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |clk_400_0000MHzMMCM0
      0 |      0 |      0 |      0 |      0 |      2 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |clk_400_0000MHzMMCM0_nobuf_varphase
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
     62 |      0 |      0 |      0 |      9 |     28 |      6 |      0 |      0 |      0 |      1 |   2035 |   4978 | Total 
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------


Clock-Region: <CLOCKREGION_X0Y4> 
 key resource utilizations (used/available): global-clocks - 6/12 ;
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
   BRAM |   MMCM |     GT |    IOB | ILOGIC | OLOGIC |   MULT |   BUFG |  TEMAC |   PCIE | IDLYCT | LUTRAM |     FF | <- (Types of Resources in this  Region)
   FIFO |        |        |        |        |        |        |        |        |        |        |        |        |
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
     96 |      2 |      0 |     80 |     80 |     80 |     64 |      0 |      0 |      0 |      2 |   9600 |  26880 | <- (Available Resources in this Region)
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
        |        |        |        |        |        |        |        |        |        |        |        |        | <Global clock Net Name>
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
     30 |      0 |      0 |      0 |      0 |      0 |      1 |      0 |      0 |      0 |      0 |    656 |   2625 |bpm_ddc_0_bpm_ddc_debug_clk_o_0
      4 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |     28 |    199 |bpm_ddc_0_dma_debug_clk_o_0
     30 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |     32 |     22 |chipscope_icon_0_control0<0>
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      8 |clk_100_0000MHzMMCM0
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      1 |      2 |      1 |clk_200_0000MHzMMCM0
      0 |      0 |      0 |      0 |      1 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |fmc150_if_dma_0/fmc150_if_dma_0/USER_LOGIC_I/cmp_fmc150_testbench/cmp_fmc150_ctrl/cdce72010_ctrl_inst/clk_div_3_BUFG
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
     64 |      0 |      0 |      0 |      1 |      0 |      1 |      0 |      0 |      0 |      1 |    718 |   2855 | Total 
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------


Clock-Region: <CLOCKREGION_X1Y4> 
 key resource utilizations (used/available): global-clocks - 6/12 ;
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
   BRAM |   MMCM |     GT |    IOB | ILOGIC | OLOGIC |   MULT |   BUFG |  TEMAC |   PCIE | IDLYCT | LUTRAM |     FF | <- (Types of Resources in this  Region)
   FIFO |        |        |        |        |        |        |        |        |        |        |        |        |
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
    108 |      0 |      4 |     40 |     40 |     40 |     64 |      0 |      2 |      0 |      1 |   9920 |  24960 | <- (Available Resources in this Region)
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
        |        |        |        |        |        |        |        |        |        |        |        |        | <Global clock Net Name>
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
     27 |      0 |      0 |      0 |      0 |      0 |      2 |      0 |      0 |      0 |      0 |    947 |   1803 |bpm_ddc_0_bpm_ddc_debug_clk_o_0
     18 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |     98 |    904 |bpm_ddc_0_dma_debug_clk_o_0
     27 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |chipscope_icon_0_control0<0>
      2 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |    195 |clk_100_0000MHzMMCM0
      0 |      0 |      0 |      0 |      0 |     24 |      0 |      0 |      0 |      0 |      0 |      6 |    193 |clk_200_0000MHzMMCM0
      0 |      0 |      0 |      0 |      0 |     23 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |clk_400_0000MHzMMCM0
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
     74 |      0 |      0 |      0 |      0 |     47 |      2 |      0 |      0 |      0 |      0 |   1051 |   3095 | Total 
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------


Clock-Region: <CLOCKREGION_X0Y5> 
 key resource utilizations (used/available): global-clocks - 2/12 ;
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
   BRAM |   MMCM |     GT |    IOB | ILOGIC | OLOGIC |   MULT |   BUFG |  TEMAC |   PCIE | IDLYCT | LUTRAM |     FF | <- (Types of Resources in this  Region)
   FIFO |        |        |        |        |        |        |        |        |        |        |        |        |
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
     96 |      2 |      0 |     80 |     80 |     80 |     64 |      0 |      0 |      0 |      2 |   9600 |  26880 | <- (Available Resources in this Region)
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
        |        |        |        |        |        |        |        |        |        |        |        |        | <Global clock Net Name>
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
     32 |      0 |      0 |      0 |      0 |      0 |      1 |      0 |      0 |      0 |      0 |    264 |   1267 |bpm_ddc_0_bpm_ddc_debug_clk_o_0
     29 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |chipscope_icon_0_control0<0>
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
     61 |      0 |      0 |      0 |      0 |      0 |      1 |      0 |      0 |      0 |      0 |    264 |   1267 | Total 
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------


Clock-Region: <CLOCKREGION_X1Y5> 
 key resource utilizations (used/available): global-clocks - 2/12 ;
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
   BRAM |   MMCM |     GT |    IOB | ILOGIC | OLOGIC |   MULT |   BUFG |  TEMAC |   PCIE | IDLYCT | LUTRAM |     FF | <- (Types of Resources in this  Region)
   FIFO |        |        |        |        |        |        |        |        |        |        |        |        |
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
    120 |      0 |      4 |     40 |     40 |     40 |     64 |      0 |      0 |      0 |      1 |   9920 |  24960 | <- (Available Resources in this Region)
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
        |        |        |        |        |        |        |        |        |        |        |        |        | <Global clock Net Name>
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
     28 |      0 |      0 |      0 |      0 |      0 |      4 |      0 |      0 |      0 |      0 |    457 |   1605 |bpm_ddc_0_bpm_ddc_debug_clk_o_0
     21 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |chipscope_icon_0_control0<0>
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
     49 |      0 |      0 |      0 |      0 |      0 |      4 |      0 |      0 |      0 |      0 |    457 |   1605 | Total 
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------

NOTE:
The above detailed report is the initial placement of the logic after the clock region assignment. The final placement
may be significantly different because of the various optimization steps which will follow. Specifically, logic blocks
maybe moved to adjacent clock-regions as long as the "number of clocks per region" constraint is not violated.


# END of Global Clock Net Loads Distribution Report:
######################################################################################


Phase 7.30  Global Clock Region Assignment (Checksum:bb178b15) REAL time: 51 mins 23 secs 

Phase 8.3  Local Placement Optimization
...
Phase 8.3  Local Placement Optimization (Checksum:cbaca7e0) REAL time: 51 mins 25 secs 

Phase 9.5  Local Placement Optimization
Phase 9.5  Local Placement Optimization (Checksum:cbaca7e0) REAL time: 51 mins 27 secs 

Phase 10.8  Global Placement
.....................................
.................................................................................................
.................................................................
...........................................................................................................
................
Phase 10.8  Global Placement (Checksum:8e77cb8) REAL time: 59 mins 19 secs 

Phase 11.5  Local Placement Optimization
Phase 11.5  Local Placement Optimization (Checksum:8e77cb8) REAL time: 59 mins 25 secs 

Phase 12.18  Placement Optimization
Phase 12.18  Placement Optimization (Checksum:7c5e1231) REAL time: 1 hrs 1 mins 37 secs 

Phase 13.5  Local Placement Optimization
Phase 13.5  Local Placement Optimization (Checksum:f20d5912) REAL time: 1 hrs 1 mins 39 secs 

Phase 14.34  Placement Validation
Phase 14.34  Placement Validation (Checksum:faaaee72) REAL time: 1 hrs 1 mins 49 secs 

Total REAL time to Placer completion: 1 hrs 2 mins 21 secs 
Total CPU  time to Placer completion: 27 mins 47 secs 
Running post-placement packing...
Writing output files...

Design Summary:
Number of errors:      0
Number of warnings:  188
Slice Logic Utilization:
  Number of Slice Registers:                37,388 out of 301,440   12
    Number used as Flip Flops:              37,341
    Number used as Latches:                      6
    Number used as Latch-thrus:                  0
    Number used as AND/OR logics:               41
  Number of Slice LUTs:                     29,351 out of 150,720   19
    Number used as logic:                   23,293 out of 150,720   15
      Number using O6 output only:          16,555
      Number using O5 output only:             605
      Number using O5 and O6:                6,133
      Number used as ROM:                        0
    Number used as Memory:                   4,320 out of  58,400    7
      Number used as Dual Port RAM:            732
        Number using O6 output only:           208
        Number using O5 output only:            30
        Number using O5 and O6:                494
      Number used as Single Port RAM:            0
      Number used as Shift Register:         3,588
        Number using O6 output only:         2,224
        Number using O5 output only:             1
        Number using O5 and O6:              1,363
    Number used exclusively as route-thrus:  1,738
      Number with same-slice register load:  1,447
      Number with same-slice carry load:       285
      Number with other load:                    6

Slice Logic Distribution:
  Number of occupied Slices:                13,052 out of  37,680   34
  Number of LUT Flip Flop pairs used:       38,848
    Number with an unused Flip Flop:         7,703 out of  38,848   19
    Number with an unused LUT:               9,497 out of  38,848   24
    Number of fully used LUT-FF pairs:      21,648 out of  38,848   55
    Number of unique control sets:           1,510
    Number of slice register sites lost
      to control set restrictions:           6,140 out of 301,440    2

  A LUT Flip Flop pair for this architecture represents one LUT paired with
  one Flip Flop within a slice.  A control set is a unique combination of
  clock, reset, set, and enable signals for a registered element.
  The Slice Logic Distribution report is not meaningful if the design is
  over-mapped for a non-slice resource or if Placement fails.
  OVERMAPPING of BRAM resources should be ignored if the design is
  over-mapped for a non-BRAM resource or if placement fails.

IO Utilization:
  Number of bonded IOBs:                       168 out of     600   28
    Number of LOCed IOBs:                      166 out of     168   98
    IOB Flip Flops:                             78
    IOB Master Pads:                            12
    IOB Slave Pads:                             12

Specific Feature Utilization:
  Number of RAMB36E1/FIFO36E1s:                242 out of     416   58
    Number using RAMB36E1 only:                242
    Number using FIFO36E1 only:                  0
  Number of RAMB18E1/FIFO18E1s:                 23 out of     832    2
    Number using RAMB18E1 only:                 23
    Number using FIFO18E1 only:                  0
  Number of BUFG/BUFGCTRLs:                     14 out of      32   43
    Number used as BUFGs:                       13
    Number used as BUFGCTRLs:                    1
  Number of ILOGICE1/ISERDESE1s:                47 out of     720    6
    Number used as ILOGICE1s:                   38
    Number used as ISERDESE1s:                   9
  Number of OLOGICE1/OSERDESE1s:                82 out of     720   11
    Number used as OLOGICE1s:                   36
    Number used as OSERDESE1s:                  46
  Number of BSCANs:                              2 out of       4   50
  Number of BUFHCEs:                             0 out of     144    0
  Number of BUFIODQSs:                           2 out of      72    2
  Number of BUFRs:                               3 out of      36    8
    Number of LOCed BUFRs:                       1 out of       3   33
  Number of CAPTUREs:                            0 out of       1    0
  Number of DSP48E1s:                           64 out of     768    8
  Number of EFUSE_USRs:                          0 out of       1    0
  Number of FRAME_ECCs:                          0 out of       1    0
  Number of GTXE1s:                              0 out of      20    0
  Number of IBUFDS_GTXE1s:                       0 out of      12    0
  Number of ICAPs:                               0 out of       2    0
  Number of IDELAYCTRLs:                         3 out of      18   16
  Number of IODELAYE1s:                         37 out of     720    5
    Number of LOCed IODELAYE1s:                  2 out of      37    5
  Number of MMCM_ADVs:                           3 out of      12   25
  Number of PCIE_2_0s:                           0 out of       2    0
  Number of STARTUPs:                            1 out of       1  100
  Number of SYSMONs:                             0 out of       1    0
  Number of TEMAC_SINGLEs:                       1 out of       4   25

  Number of RPM macros:           28
Average Fanout of Non-Clock Nets:                3.60

Peak Memory Usage:  1331 MB
Total REAL time to MAP completion:  1 hrs 3 mins 54 secs 
Total CPU time to MAP completion:   28 mins 51 secs 

Mapping completed.
See MAP report file "system_map.mrp" for details.



#----------------------------------------------#
# Starting program par
# par -w -ol high system_map.ncd system.ncd system.pcf 
#----------------------------------------------#
Release 13.4 - par O.87xd (nt)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file <C:/Xilinx/13.4/ISE_DS/EDK/data/parBmgr.acd> with local file
<C:/Xilinx/13.4/ISE_DS/ISE/data/parBmgr.acd>



Constraints file: system.pcf.
Loading device for application Rf_Device from file '6vlx240t.nph' in environment
C:\Xilinx\13.4\ISE_DS\ISE\;C:\Xilinx\13.4\ISE_DS\EDK.
   "system" is an NCD, version 3.2, device xc6vlx240t, package ff1156, speed -1
vvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvv
INFO:Security:56 - Part 'xc6vlx240t' is not a WebPack part.
WARNING:Security:9b - No 'ISE' feature version 2012.01 was available for part 'xc6vlx240t'.
WARNING:Security:42 - Your software subscription period has lapsed. Your current version of Xilinx tools will continue
to function, but you no longer qualify for Xilinx software updates or new releases.
WARNING:Security:42 - Your software subscription period has lapsed. Your current version of Xilinx tools will continue
to function, but you no longer qualify for Xilinx software updates or new releases.

----------------------------------------------------------------------

Initializing temperature to 85.000 Celsius. (default - Range: 0.000 to 85.000 Celsius)
Initializing voltage to 0.950 Volts. (default - Range: 0.950 to 1.050 Volts)


Device speed data version:  "PRODUCTION 1.17 2012-01-07".



Device Utilization Summary:

Slice Logic Utilization:
  Number of Slice Registers:                37,388 out of 301,440   12
    Number used as Flip Flops:              37,341
    Number used as Latches:                      6
    Number used as Latch-thrus:                  0
    Number used as AND/OR logics:               41
  Number of Slice LUTs:                     29,351 out of 150,720   19
    Number used as logic:                   23,293 out of 150,720   15
      Number using O6 output only:          16,555
      Number using O5 output only:             605
      Number using O5 and O6:                6,133
      Number used as ROM:                        0
    Number used as Memory:                   4,320 out of  58,400    7
      Number used as Dual Port RAM:            732
        Number using O6 output only:           208
        Number using O5 output only:            30
        Number using O5 and O6:                494
      Number used as Single Port RAM:            0
      Number used as Shift Register:         3,588
        Number using O6 output only:         2,224
        Number using O5 output only:             1
        Number using O5 and O6:              1,363
    Number used exclusively as route-thrus:  1,738
      Number with same-slice register load:  1,447
      Number with same-slice carry load:       285
      Number with other load:                    6

Slice Logic Distribution:
  Number of occupied Slices:                13,052 out of  37,680   34
  Number of LUT Flip Flop pairs used:       38,848
    Number with an unused Flip Flop:         7,703 out of  38,848   19
    Number with an unused LUT:               9,497 out of  38,848   24
    Number of fully used LUT-FF pairs:      21,648 out of  38,848   55
    Number of slice register sites lost
      to control set restrictions:               0 out of 301,440    0

  A LUT Flip Flop pair for this architecture represents one LUT paired with
  one Flip Flop within a slice.  A control set is a unique combination of
  clock, reset, set, and enable signals for a registered element.
  The Slice Logic Distribution report is not meaningful if the design is
  over-mapped for a non-slice resource or if Placement fails.
  OVERMAPPING of BRAM resources should be ignored if the design is
  over-mapped for a non-BRAM resource or if placement fails.

IO Utilization:
  Number of bonded IOBs:                       168 out of     600   28
    Number of LOCed IOBs:                      166 out of     168   98
    IOB Flip Flops:                             78
    IOB Master Pads:                            12
    IOB Slave Pads:                             12

Specific Feature Utilization:
  Number of RAMB36E1/FIFO36E1s:                242 out of     416   58
    Number using RAMB36E1 only:                242
    Number using FIFO36E1 only:                  0
  Number of RAMB18E1/FIFO18E1s:                 23 out of     832    2
    Number using RAMB18E1 only:                 23
    Number using FIFO18E1 only:                  0
  Number of BUFG/BUFGCTRLs:                     14 out of      32   43
    Number used as BUFGs:                       13
    Number used as BUFGCTRLs:                    1
  Number of ILOGICE1/ISERDESE1s:                47 out of     720    6
    Number used as ILOGICE1s:                   38
    Number used as ISERDESE1s:                   9
  Number of OLOGICE1/OSERDESE1s:                82 out of     720   11
    Number used as OLOGICE1s:                   36
    Number used as OSERDESE1s:                  46
  Number of BSCANs:                              2 out of       4   50
  Number of BUFHCEs:                             0 out of     144    0
  Number of BUFIODQSs:                           2 out of      72    2
  Number of BUFRs:                               3 out of      36    8
    Number of LOCed BUFRs:                       1 out of       3   33
  Number of CAPTUREs:                            0 out of       1    0
  Number of DSP48E1s:                           64 out of     768    8
  Number of EFUSE_USRs:                          0 out of       1    0
  Number of FRAME_ECCs:                          0 out of       1    0
  Number of GTXE1s:                              0 out of      20    0
  Number of IBUFDS_GTXE1s:                       0 out of      12    0
  Number of ICAPs:                               0 out of       2    0
  Number of IDELAYCTRLs:                         3 out of      18   16
  Number of IODELAYE1s:                         37 out of     720    5
    Number of LOCed IODELAYE1s:                  2 out of      37    5
  Number of MMCM_ADVs:                           3 out of      12   25
  Number of PCIE_2_0s:                           0 out of       2    0
  Number of STARTUPs:                            1 out of       1  100
  Number of SYSMONs:                             0 out of       1    0
  Number of TEMAC_SINGLEs:                       1 out of       4   25


Overall effort level (-ol):   High 
Router effort level (-rl):    High 

WARNING:Timing:3223 - Timing constraint TS_ETHERNET_RX_MAC_ACLK_2_TX_MAC_ACLK = MAXDELAY FROM TIMEGRP "phy_clk_rx" TO        TIMEGRP
   "phy_clk_tx" 8 ns DATAPATHONLY; ignored during timing analysis.
WARNING:Timing:3223 - Timing constraint TS_ETHERNET_TX_MAC_ACLK_2_RX_MAC_ACLK = MAXDELAY FROM TIMEGRP "phy_clk_tx" TO        TIMEGRP
   "phy_clk_rx" 8 ns DATAPATHONLY; ignored during timing analysis.
WARNING:Timing:3223 - Timing constraint TS_ETHERNET_RX_MAC_ACLK_2_GTX_CLK = MAXDELAY FROM TIMEGRP "phy_clk_rx" TO        TIMEGRP "clk_gtx" 8
   ns DATAPATHONLY; ignored during timing analysis.
WARNING:Timing:3223 - Timing constraint TS_ETHERNET_GTX_CLK_2_RX_MAC_ACLK = MAXDELAY FROM TIMEGRP "clk_gtx" TO TIMEGRP        "phy_clk_rx" 8
   ns DATAPATHONLY; ignored during timing analysis.
WARNING:Timing:3223 - Timing constraint PATH "TS_CC_AB_path" TIG; ignored during timing analysis.
WARNING:Timing:3223 - Timing constraint PATH "TS_CC_BA_path" TIG; ignored during timing analysis.
INFO:Timing:3386 - Intersecting Constraints found and resolved.  For more information, see the TSI report.  Please consult the Xilinx
   Command Line Tools User Guide for information on generating a TSI report.
Starting initial Timing Analysis.  REAL time: 3 mins 18 secs 
Finished initial Timing Analysis.  REAL time: 3 mins 21 secs 

WARNING:Par:288 - The signal DDR3_SDRAM/DDR3_SDRAM/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dqs[0].u_phy_dqs_iob/u_iobuf_dqs/OB
   has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal axi4_0_S_AWADDR<221> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   XBPM_ADC_dma/XBPM_ADC_dma/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/I_SYNC_FIFOGE
   N_FIFO/V6_S6_AND_LATER.I_SYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   axi4_0/axi4_0/si_converter_bank/gen_conv_slot[6].clock_conv_inst/gen_conv_write_ch.gen_w_async.asyncfifo_w/fifo_gen_inst/U0/xst_fifo_gene
   rator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM6_RAMD_D1_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   DDR3_SDRAM/DDR3_SDRAM/u_memc_ui_top/u_ui_top/ui_rd_data0/not_strict_mode.rd_buf.rd_buffer_ram[3].RAM32M0_RAMD_D1_O has no load.  PAR will
   not attempt to route this signal.
WARNING:Par:288 - The signal
   DDR3_SDRAM/DDR3_SDRAM/u_memc_ui_top/u_ui_top/ui_rd_data0/not_strict_mode.rd_buf.rd_buffer_ram[1].RAM32M0_RAMD_D1_O has no load.  PAR will
   not attempt to route this signal.
WARNING:Par:288 - The signal
   DDR3_SDRAM/DDR3_SDRAM/u_memc_ui_top/u_ui_top/ui_rd_data0/not_strict_mode.rd_buf.rd_buffer_ram[2].RAM32M0_RAMD_D1_O has no load.  PAR will
   not attempt to route this signal.
WARNING:Par:288 - The signal DDR3_SDRAM/DDR3_SDRAM/u_memc_ui_top/u_mem_intfc/mc0/col_mach0/read_fifo.fifo_ram[1].RAM32M0_RAMA_D1_DPO has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal DDR3_SDRAM/DDR3_SDRAM/u_memc_ui_top/u_mem_intfc/mc0/col_mach0/read_fifo.fifo_ram[1].RAM32M0_RAMB_D1_DPO has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal DDR3_SDRAM/DDR3_SDRAM/u_memc_ui_top/u_mem_intfc/mc0/col_mach0/read_fifo.fifo_ram[1].RAM32M0_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal axi4_0_S_AWADDR<193> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal axi4_0_S_AWADDR<219> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   axi4_0/axi4_0/si_converter_bank/gen_conv_slot[6].clock_conv_inst/gen_conv_write_ch.gen_w_async.asyncfifo_w/fifo_gen_inst/U0/xst_fifo_gene
   rator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM3_RAMD_D1_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   axi4_0/axi4_0/si_converter_bank/gen_conv_slot[6].clock_conv_inst/gen_conv_write_ch.gen_w_async.asyncfifo_w/fifo_gen_inst/U0/xst_fifo_gene
   rator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM4_RAMD_D1_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   axi4_0/axi4_0/si_converter_bank/gen_conv_slot[6].clock_conv_inst/gen_conv_write_ch.gen_w_async.asyncfifo_w/fifo_gen_inst/U0/xst_fifo_gene
   rator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM2_RAMD_D1_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   axi4_0/axi4_0/si_converter_bank/gen_conv_slot[6].clock_conv_inst/gen_conv_write_ch.gen_aw_async.asyncfifo_aw/fifo_gen_inst/U0/xst_fifo_ge
   nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM10_RAMB_D1_DPO has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   axi4_0/axi4_0/si_converter_bank/gen_conv_slot[6].clock_conv_inst/gen_conv_write_ch.gen_aw_async.asyncfifo_aw/fifo_gen_inst/U0/xst_fifo_ge
   nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM10_RAMC_D1_DPO has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   axi4_0/axi4_0/si_converter_bank/gen_conv_slot[6].clock_conv_inst/gen_conv_write_ch.gen_aw_async.asyncfifo_aw/fifo_gen_inst/U0/xst_fifo_ge
   nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM10_RAMD_D1_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   axi4_0/axi4_0/si_converter_bank/gen_conv_slot[6].clock_conv_inst/gen_conv_write_ch.gen_aw_async.asyncfifo_aw/fifo_gen_inst/U0/xst_fifo_ge
   nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM7_RAMD_D1_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   DDR3_SDRAM/DDR3_SDRAM/u_memc_ui_top/u_ui_top/ui_rd_data0/not_strict_mode.rd_buf.rd_buffer_ram[4].RAM32M0_RAMD_D1_O has no load.  PAR will
   not attempt to route this signal.
WARNING:Par:288 - The signal
   DDR3_SDRAM/DDR3_SDRAM/u_memc_ui_top/u_ui_top/ui_rd_data0/not_strict_mode.rd_buf.rd_buffer_ram[5].RAM32M0_RAMA_D1_DPO has no load.  PAR
   will not attempt to route this signal.
WARNING:Par:288 - The signal
   DDR3_SDRAM/DDR3_SDRAM/u_memc_ui_top/u_ui_top/ui_rd_data0/not_strict_mode.rd_buf.rd_buffer_ram[5].RAM32M0_RAMB_D1_DPO has no load.  PAR
   will not attempt to route this signal.
WARNING:Par:288 - The signal
   DDR3_SDRAM/DDR3_SDRAM/u_memc_ui_top/u_ui_top/ui_rd_data0/not_strict_mode.rd_buf.rd_buffer_ram[5].RAM32M0_RAMD_D1_O has no load.  PAR will
   not attempt to route this signal.
WARNING:Par:288 - The signal
   DDR3_SDRAM/DDR3_SDRAM/u_memc_ui_top/u_ui_top/ui_rd_data0/not_strict_mode.rd_buf.rd_buffer_ram[0].RAM32M0_RAMD_D1_O has no load.  PAR will
   not attempt to route this signal.
WARNING:Par:288 - The signal DDR3_SDRAM/DDR3_SDRAM/u_memc_ui_top/u_ui_top/ui_rd_data0/not_strict_mode.status_ram.RAM32M0_RAMB_D1_DPO has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal DDR3_SDRAM/DDR3_SDRAM/u_memc_ui_top/u_ui_top/ui_rd_data0/not_strict_mode.status_ram.RAM32M0_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal DDR3_SDRAM/DDR3_SDRAM/u_memc_ui_top/u_mem_intfc/mc0/col_mach0/read_fifo.fifo_ram[0].RAM32M0_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.mi_rmesg_mux_inst/gen_fpga.hl<1> has
   no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.mi_bmesg_mux_inst/gen_fpga.hl<0> has
   no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   axi4_0/axi4_0/si_converter_bank/gen_conv_slot[6].clock_conv_inst/gen_conv_write_ch.gen_w_async.asyncfifo_w/fifo_gen_inst/U0/xst_fifo_gene
   rator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM5_RAMD_D1_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   axi4_0/axi4_0/si_converter_bank/gen_conv_slot[6].clock_conv_inst/gen_conv_write_ch.gen_w_async.asyncfifo_w/fifo_gen_inst/U0/xst_fifo_gene
   rator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1_RAMD_D1_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   axi4_0/axi4_0/si_converter_bank/gen_conv_slot[6].clock_conv_inst/gen_conv_write_ch.gen_aw_async.asyncfifo_aw/fifo_gen_inst/U0/xst_fifo_ge
   nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM6_RAMA_D1_DPO has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   axi4_0/axi4_0/si_converter_bank/gen_conv_slot[6].clock_conv_inst/gen_conv_write_ch.gen_aw_async.asyncfifo_aw/fifo_gen_inst/U0/xst_fifo_ge
   nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM6_RAMD_D1_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal DDR3_SDRAM/DDR3_SDRAM/u_memc_ui_top/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[4].RAM32M0_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal DDR3_SDRAM/DDR3_SDRAM/u_memc_ui_top/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[5].RAM32M0_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal DDR3_SDRAM/DDR3_SDRAM/u_memc_ui_top/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[2].RAM32M0_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal DDR3_SDRAM/DDR3_SDRAM/u_memc_ui_top/u_ui_top/ui_wr_data0/pointer_ram.rams[1].RAM32M0_RAMA_D1_DPO has no load. 
   PAR will not attempt to route this signal.
WARNING:Par:288 - The signal DDR3_SDRAM/DDR3_SDRAM/u_memc_ui_top/u_ui_top/ui_wr_data0/pointer_ram.rams[1].RAM32M0_RAMD_D1_O has no load. 
   PAR will not attempt to route this signal.
WARNING:Par:288 - The signal axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.mi_bmesg_mux_inst/gen_fpga.hl<1> has
   no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   axi4_0/axi4_0/si_converter_bank/gen_conv_slot[6].clock_conv_inst/gen_conv_write_ch.gen_aw_async.asyncfifo_aw/fifo_gen_inst/U0/xst_fifo_ge
   nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM8_RAMD_D1_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.mi_bmesg_mux_inst/gen_fpga.ll<0> has
   no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.mi_rmesg_mux_inst/gen_fpga.hl<2> has
   no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal DDR3_SDRAM/DDR3_SDRAM/u_memc_ui_top/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[1].RAM32M0_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal DDR3_SDRAM/DDR3_SDRAM/u_memc_ui_top/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[0].RAM32M0_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal DDR3_SDRAM/DDR3_SDRAM/u_memc_ui_top/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[3].RAM32M0_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal DDR3_SDRAM/DDR3_SDRAM/u_memc_ui_top/u_ui_top/ui_wr_data0/pointer_ram.rams[0].RAM32M0_RAMA_D1_DPO has no load. 
   PAR will not attempt to route this signal.
WARNING:Par:288 - The signal DDR3_SDRAM/DDR3_SDRAM/u_memc_ui_top/u_ui_top/ui_wr_data0/pointer_ram.rams[0].RAM32M0_RAMD_D1_O has no load. 
   PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[6].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[12].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[1].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[11].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[10].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[0].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.mi_rmesg_mux_inst/gen_fpga.ll<1> has
   no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   axi4_0/axi4_0/si_converter_bank/gen_conv_slot[6].clock_conv_inst/gen_conv_write_ch.gen_aw_async.asyncfifo_aw/fifo_gen_inst/U0/xst_fifo_ge
   nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM9_RAMD_D1_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[7].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[14].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[9].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.mi_bmesg_mux_inst/gen_fpga.ll<1> has
   no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   axi4_0/axi4_0/si_converter_bank/gen_conv_slot[5].clock_conv_inst/gen_conv_write_ch.gen_aw_async.asyncfifo_aw/fifo_gen_inst/U0/xst_fifo_ge
   nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1_RAMC_D1_DPO has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   axi4_0/axi4_0/si_converter_bank/gen_conv_slot[5].clock_conv_inst/gen_conv_write_ch.gen_aw_async.asyncfifo_aw/fifo_gen_inst/U0/xst_fifo_ge
   nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1_RAMD_D1_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   axi4_0/axi4_0/si_converter_bank/gen_conv_slot[6].clock_conv_inst/gen_conv_write_ch.gen_aw_async.asyncfifo_aw/fifo_gen_inst/U0/xst_fifo_ge
   nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1_RAMC_D1_DPO has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   axi4_0/axi4_0/si_converter_bank/gen_conv_slot[6].clock_conv_inst/gen_conv_write_ch.gen_aw_async.asyncfifo_aw/fifo_gen_inst/U0/xst_fifo_ge
   nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1_RAMD_D1_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[8].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[15].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[4].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[13].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[2].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[3].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   axi4_0/axi4_0/si_converter_bank/gen_conv_slot[6].clock_conv_inst/gen_conv_write_ch.gen_aw_async.asyncfifo_aw/fifo_gen_inst/U0/xst_fifo_ge
   nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM5_RAMD_D1_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal microblaze_0_d_bram_ctrl_2_microblaze_0_bram_block_BRAM_Addr<30> has no load.  PAR will not attempt to route
   this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[5].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.mi_rmesg_mux_inst/gen_fpga.ll<2> has
   no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   axi4_0/axi4_0/si_converter_bank/gen_conv_slot[6].clock_conv_inst/gen_conv_write_ch.gen_aw_async.asyncfifo_aw/fifo_gen_inst/U0/xst_fifo_ge
   nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM4_RAMB_D1_DPO has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   axi4_0/axi4_0/si_converter_bank/gen_conv_slot[6].clock_conv_inst/gen_conv_write_ch.gen_aw_async.asyncfifo_aw/fifo_gen_inst/U0/xst_fifo_ge
   nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM4_RAMD_D1_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Mram_cacheline_copy2_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal microblaze_0_i_bram_ctrl_2_microblaze_0_bram_block_BRAM_Addr<0> has no load.  PAR will not attempt to route
   this signal.
WARNING:Par:288 - The signal
   axi4_0/axi4_0/si_converter_bank/gen_conv_slot[5].clock_conv_inst/gen_conv_write_ch.gen_aw_async.asyncfifo_aw/fifo_gen_inst/U0/xst_fifo_ge
   nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM8_RAMD_D1_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal microblaze_0_d_bram_ctrl_2_microblaze_0_bram_block_BRAM_Addr<31> has no load.  PAR will not attempt to route
   this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Mram_cacheline_copy3_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Mram_cacheline_copy4_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal axi4_0_S_AWSIZE<18> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal axi4_0_S_AWSIZE<20> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Mram_cacheline_copy5_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Mram_cacheline_copy1_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   axi4_0/axi4_0/si_converter_bank/gen_conv_slot[5].clock_conv_inst/gen_conv_write_ch.gen_aw_async.asyncfifo_aw/fifo_gen_inst/U0/xst_fifo_ge
   nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM7_RAMD_D1_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   axi4_0/axi4_0/si_converter_bank/gen_conv_slot[5].clock_conv_inst/gen_conv_write_ch.gen_w_async.asyncfifo_w/fifo_gen_inst/U0/xst_fifo_gene
   rator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM10_RAMD_D1_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   axi4_0/axi4_0/si_converter_bank/gen_conv_slot[5].clock_conv_inst/gen_conv_write_ch.gen_aw_async.asyncfifo_aw/fifo_gen_inst/U0/xst_fifo_ge
   nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM6_RAMD_D1_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   axi4_0/axi4_0/si_converter_bank/gen_conv_slot[5].clock_conv_inst/gen_conv_write_ch.gen_w_async.asyncfifo_w/fifo_gen_inst/U0/xst_fifo_gene
   rator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM9_RAMD_D1_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   axi4_0/axi4_0/si_converter_bank/gen_conv_slot[5].clock_conv_inst/gen_conv_write_ch.gen_w_async.asyncfifo_w/fifo_gen_inst/U0/xst_fifo_gene
   rator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM11_RAMD_D1_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   axi4_0/axi4_0/si_converter_bank/gen_conv_slot[5].clock_conv_inst/gen_conv_write_ch.gen_aw_async.asyncfifo_aw/fifo_gen_inst/U0/xst_fifo_ge
   nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM3_RAMA_D1_DPO has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   axi4_0/axi4_0/si_converter_bank/gen_conv_slot[5].clock_conv_inst/gen_conv_write_ch.gen_aw_async.asyncfifo_aw/fifo_gen_inst/U0/xst_fifo_ge
   nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM3_RAMB_D1_DPO has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   axi4_0/axi4_0/si_converter_bank/gen_conv_slot[5].clock_conv_inst/gen_conv_write_ch.gen_aw_async.asyncfifo_aw/fifo_gen_inst/U0/xst_fifo_ge
   nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM3_RAMC_D1_DPO has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   axi4_0/axi4_0/si_converter_bank/gen_conv_slot[5].clock_conv_inst/gen_conv_write_ch.gen_aw_async.asyncfifo_aw/fifo_gen_inst/U0/xst_fifo_ge
   nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM3_RAMD_D1_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   axi4_0/axi4_0/si_converter_bank/gen_conv_slot[5].gen_downsizer.downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fi
   fo_gen_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM_RAMD_D1_O has no load.  PAR will not attempt
   to route this signal.
WARNING:Par:288 - The signal
   axi4_0/axi4_0/si_converter_bank/gen_conv_slot[5].clock_conv_inst/gen_conv_write_ch.gen_aw_async.asyncfifo_aw/fifo_gen_inst/U0/xst_fifo_ge
   nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM9_RAMD_D1_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   axi4_0/axi4_0/si_converter_bank/gen_conv_slot[5].clock_conv_inst/gen_conv_write_ch.gen_aw_async.asyncfifo_aw/fifo_gen_inst/U0/xst_fifo_ge
   nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM5_RAMD_D1_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   axi4_0/axi4_0/si_converter_bank/gen_conv_slot[5].gen_downsizer.downsizer_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_ge
   n_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM3_RAMD_D1_O has no load.  PAR will not attempt to
   route this signal.
WARNING:Par:288 - The signal
   axi4_0/axi4_0/si_converter_bank/gen_conv_slot[5].gen_downsizer.downsizer_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_ge
   n_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1_RAMD_D1_O has no load.  PAR will not attempt to
   route this signal.
WARNING:Par:288 - The signal
   axi4_0/axi4_0/si_converter_bank/gen_conv_slot[5].gen_downsizer.downsizer_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_ge
   n_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM4_RAMD_D1_O has no load.  PAR will not attempt to
   route this signal.
WARNING:Par:288 - The signal
   axi4_0/axi4_0/si_converter_bank/gen_conv_slot[5].clock_conv_inst/gen_conv_write_ch.gen_w_async.asyncfifo_w/fifo_gen_inst/U0/xst_fifo_gene
   rator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM16_RAMD_D1_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   axi4_0/axi4_0/si_converter_bank/gen_conv_slot[5].clock_conv_inst/gen_conv_write_ch.gen_w_async.asyncfifo_w/fifo_gen_inst/U0/xst_fifo_gene
   rator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM12_RAMD_D1_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   axi4_0/axi4_0/si_converter_bank/gen_conv_slot[5].clock_conv_inst/gen_conv_write_ch.gen_w_async.asyncfifo_w/fifo_gen_inst/U0/xst_fifo_gene
   rator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM17_RAMD_D1_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   axi4_0/axi4_0/si_converter_bank/gen_conv_slot[5].clock_conv_inst/gen_conv_write_ch.gen_w_async.asyncfifo_w/fifo_gen_inst/U0/xst_fifo_gene
   rator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM15_RAMD_D1_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   axi4_0/axi4_0/si_converter_bank/gen_conv_slot[5].clock_conv_inst/gen_conv_write_ch.gen_w_async.asyncfifo_w/fifo_gen_inst/U0/xst_fifo_gene
   rator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM5_RAMD_D1_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   axi4_0/axi4_0/si_converter_bank/gen_conv_slot[5].clock_conv_inst/gen_conv_write_ch.gen_w_async.asyncfifo_w/fifo_gen_inst/U0/xst_fifo_gene
   rator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM6_RAMD_D1_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   axi4_0/axi4_0/si_converter_bank/gen_conv_slot[5].clock_conv_inst/gen_conv_write_ch.gen_aw_async.asyncfifo_aw/fifo_gen_inst/U0/xst_fifo_ge
   nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM4_RAMD_D1_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   axi4_0/axi4_0/si_converter_bank/gen_conv_slot[5].gen_downsizer.downsizer_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_ge
   n_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM2_RAMD_D1_O has no load.  PAR will not attempt to
   route this signal.
WARNING:Par:288 - The signal
   axi4_0/axi4_0/si_converter_bank/gen_conv_slot[5].clock_conv_inst/gen_conv_write_ch.gen_w_async.asyncfifo_w/fifo_gen_inst/U0/xst_fifo_gene
   rator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM14_RAMD_D1_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   axi4_0/axi4_0/si_converter_bank/gen_conv_slot[5].clock_conv_inst/gen_conv_write_ch.gen_w_async.asyncfifo_w/fifo_gen_inst/U0/xst_fifo_gene
   rator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM13_RAMD_D1_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   axi4_0/axi4_0/si_converter_bank/gen_conv_slot[5].clock_conv_inst/gen_conv_write_ch.gen_w_async.asyncfifo_w/fifo_gen_inst/U0/xst_fifo_gene
   rator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM8_RAMD_D1_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   axi4_0/axi4_0/si_converter_bank/gen_conv_slot[5].clock_conv_inst/gen_conv_write_ch.gen_w_async.asyncfifo_w/fifo_gen_inst/U0/xst_fifo_gene
   rator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM21_RAMD_D1_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   axi4_0/axi4_0/si_converter_bank/gen_conv_slot[5].clock_conv_inst/gen_conv_write_ch.gen_w_async.asyncfifo_w/fifo_gen_inst/U0/xst_fifo_gene
   rator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM23_RAMD_D1_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   axi4_0/axi4_0/si_converter_bank/gen_conv_slot[5].clock_conv_inst/gen_conv_write_ch.gen_w_async.asyncfifo_w/fifo_gen_inst/U0/xst_fifo_gene
   rator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM7_RAMD_D1_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   axi4_0/axi4_0/si_converter_bank/gen_conv_slot[5].clock_conv_inst/gen_conv_write_ch.gen_aw_async.asyncfifo_aw/fifo_gen_inst/U0/xst_fifo_ge
   nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM10_RAMB_D1_DPO has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   axi4_0/axi4_0/si_converter_bank/gen_conv_slot[5].clock_conv_inst/gen_conv_write_ch.gen_aw_async.asyncfifo_aw/fifo_gen_inst/U0/xst_fifo_ge
   nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM10_RAMC_D1_DPO has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   axi4_0/axi4_0/si_converter_bank/gen_conv_slot[5].clock_conv_inst/gen_conv_write_ch.gen_aw_async.asyncfifo_aw/fifo_gen_inst/U0/xst_fifo_ge
   nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM10_RAMD_D1_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   axi4_0/axi4_0/si_converter_bank/gen_conv_slot[5].gen_downsizer.downsizer_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_ge
   n_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM5_RAMD_D1_O has no load.  PAR will not attempt to
   route this signal.
WARNING:Par:288 - The signal
   ETHERNET_dma/ETHERNET_dma/GEN_SG_ENGINE.I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE/GEN_CH1_UPDATE_Q_IF.GEN_CH1_QUEUE.I_CH1_UPDT_DESC_Q
   UEUE/GEN_Q_FOR_SYNC.I_UPDT_DATA_FIFO/V6_S6_AND_LATER.I_SYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm
   .dm/Mram_RAM5_RAMD_D1_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   axi4_0/axi4_0/si_converter_bank/gen_conv_slot[5].clock_conv_inst/gen_conv_write_ch.gen_w_async.asyncfifo_w/fifo_gen_inst/U0/xst_fifo_gene
   rator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM18_RAMD_D1_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   axi4_0/axi4_0/si_converter_bank/gen_conv_slot[5].clock_conv_inst/gen_conv_write_ch.gen_w_async.asyncfifo_w/fifo_gen_inst/U0/xst_fifo_gene
   rator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM22_RAMD_D1_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   ETHERNET_dma/ETHERNET_dma/GEN_SG_ENGINE.I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE/GEN_CH1_UPDATE_Q_IF.GEN_CH1_QUEUE.I_CH1_UPDT_DESC_Q
   UEUE/GEN_Q_FOR_SYNC.I_UPDT_DATA_FIFO/V6_S6_AND_LATER.I_SYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm
   .dm/Mram_RAM2_RAMD_D1_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   ETHERNET_dma/ETHERNET_dma/GEN_SG_ENGINE.I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE/GEN_CH1_UPDATE_Q_IF.GEN_CH1_QUEUE.I_CH1_UPDT_DESC_Q
   UEUE/GEN_Q_FOR_SYNC.I_UPDT_DATA_FIFO/V6_S6_AND_LATER.I_SYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm
   .dm/Mram_RAM1_RAMA_D1_DPO has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   ETHERNET_dma/ETHERNET_dma/GEN_SG_ENGINE.I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE/GEN_CH1_UPDATE_Q_IF.GEN_CH1_QUEUE.I_CH1_UPDT_DESC_Q
   UEUE/GEN_Q_FOR_SYNC.I_UPDT_DATA_FIFO/V6_S6_AND_LATER.I_SYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm
   .dm/Mram_RAM1_RAMD_D1_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   ETHERNET_dma/ETHERNET_dma/I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_MM2S_SG_IF/updt_desc_reg0<1> has no load.  PAR
   will not attempt to route this signal.
WARNING:Par:288 - The signal
   axi4_0/axi4_0/si_converter_bank/gen_conv_slot[5].clock_conv_inst/gen_conv_write_ch.gen_w_async.asyncfifo_w/fifo_gen_inst/U0/xst_fifo_gene
   rator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM19_RAMD_D1_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   axi4_0/axi4_0/si_converter_bank/gen_conv_slot[5].clock_conv_inst/gen_conv_write_ch.gen_w_async.asyncfifo_w/fifo_gen_inst/U0/xst_fifo_gene
   rator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM20_RAMD_D1_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   axi4_0/axi4_0/si_converter_bank/gen_conv_slot[5].clock_conv_inst/gen_conv_write_ch.gen_w_async.asyncfifo_w/fifo_gen_inst/U0/xst_fifo_gene
   rator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM4_RAMD_D1_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   axi4_0/axi4_0/si_converter_bank/gen_conv_slot[5].clock_conv_inst/gen_conv_write_ch.gen_w_async.asyncfifo_w/fifo_gen_inst/U0/xst_fifo_gene
   rator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM24_RAMD_D1_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   ETHERNET_dma/ETHERNET_dma/GEN_SG_ENGINE.I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE/GEN_CH2_UPDATE_Q_IF.GEN_CH2_QUEUE.I_CH2_UPDT_DESC_Q
   UEUE/GEN_Q_FOR_SYNC.I_UPDT_DATA_FIFO/V6_S6_AND_LATER.I_SYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm
   .dm/Mram_RAM3_RAMD_D1_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   ETHERNET_dma/ETHERNET_dma/GEN_SG_ENGINE.I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE/GEN_CH2_UPDATE_Q_IF.GEN_CH2_QUEUE.I_CH2_UPDT_DESC_Q
   UEUE/GEN_Q_FOR_SYNC.I_UPDT_DATA_FIFO/V6_S6_AND_LATER.I_SYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm
   .dm/Mram_RAM5_RAMD_D1_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   ETHERNET_dma/ETHERNET_dma/GEN_SG_ENGINE.I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE/GEN_CH1_UPDATE_Q_IF.GEN_CH1_QUEUE.I_CH1_UPDT_DESC_Q
   UEUE/GEN_Q_FOR_SYNC.I_UPDT_DATA_FIFO/V6_S6_AND_LATER.I_SYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm
   .dm/Mram_RAM4_RAMD_D1_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   ETHERNET_dma/ETHERNET_dma/GEN_SG_ENGINE.I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE/GEN_CH2_UPDATE_Q_IF.GEN_CH2_QUEUE.I_CH2_UPDT_DESC_Q
   UEUE/GEN_Q_FOR_SYNC.I_UPDT_DATA_FIFO/V6_S6_AND_LATER.I_SYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm
   .dm/Mram_RAM2_RAMD_D1_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   ETHERNET_dma/ETHERNET_dma/GEN_SG_ENGINE.I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE/GEN_CH2_UPDATE_Q_IF.GEN_CH2_QUEUE.I_CH2_UPDT_DESC_Q
   UEUE/GEN_Q_FOR_SYNC.I_UPDT_DATA_FIFO/V6_S6_AND_LATER.I_SYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm
   .dm/Mram_RAM4_RAMD_D1_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   ETHERNET_dma/ETHERNET_dma/GEN_SG_ENGINE.I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE/GEN_CH1_UPDATE_Q_IF.GEN_CH1_QUEUE.I_CH1_UPDT_DESC_Q
   UEUE/GEN_Q_FOR_SYNC.I_UPDT_DATA_FIFO/V6_S6_AND_LATER.I_SYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm
   .dm/Mram_RAM3_RAMD_D1_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   XBPM_DDC_dma/XBPM_DDC_dma/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/I_SYNC_FIFOGE
   N_FIFO/V6_S6_AND_LATER.I_SYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   XBPM_DDC_dma/XBPM_DDC_dma/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/I_SYNC_FIFOGE
   N_FIFO/V6_S6_AND_LATER.I_SYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM2_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   axi4_0/axi4_0/si_converter_bank/gen_conv_slot[5].clock_conv_inst/gen_conv_write_ch.gen_w_async.asyncfifo_w/fifo_gen_inst/U0/xst_fifo_gene
   rator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM3_RAMD_D1_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   ETHERNET_dma/ETHERNET_dma/GEN_SG_ENGINE.I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE/GEN_CH2_UPDATE_Q_IF.GEN_CH2_QUEUE.I_CH2_UPDT_DESC_Q
   UEUE/GEN_Q_FOR_SYNC.I_UPDT_DATA_FIFO/V6_S6_AND_LATER.I_SYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm
   .dm/Mram_RAM1_RAMA_D1_DPO has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   ETHERNET_dma/ETHERNET_dma/GEN_SG_ENGINE.I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE/GEN_CH2_UPDATE_Q_IF.GEN_CH2_QUEUE.I_CH2_UPDT_DESC_Q
   UEUE/GEN_Q_FOR_SYNC.I_UPDT_DATA_FIFO/V6_S6_AND_LATER.I_SYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm
   .dm/Mram_RAM1_RAMD_D1_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   ETHERNET_dma/ETHERNET_dma/I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_S2MM_SG_IF/updt_desc_reg0<1> has no load.  PAR
   will not attempt to route this signal.
WARNING:Par:288 - The signal
   axi4_0/axi4_0/si_converter_bank/gen_conv_slot[5].clock_conv_inst/gen_conv_write_ch.gen_w_async.asyncfifo_w/fifo_gen_inst/U0/xst_fifo_gene
   rator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM2_RAMD_D1_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   axi4_0/axi4_0/si_converter_bank/gen_conv_slot[5].clock_conv_inst/gen_conv_write_ch.gen_w_async.asyncfifo_w/fifo_gen_inst/U0/xst_fifo_gene
   rator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1_RAMA_D1_DPO has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   axi4_0/axi4_0/si_converter_bank/gen_conv_slot[5].clock_conv_inst/gen_conv_write_ch.gen_w_async.asyncfifo_w/fifo_gen_inst/U0/xst_fifo_gene
   rator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1_RAMD_D1_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal axi4_0_S_AWADDR<189> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal axi4_0_S_AWADDR<187> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   ETHERNET_dma/ETHERNET_dma/GEN_SG_ENGINE.I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE/GEN_CH1_UPDATE_Q_IF.GEN_CH1_QUEUE.I_CH1_UPDT_DESC_Q
   UEUE/GEN_Q_FOR_SYNC.I_UPDT_STS_FIFO/V6_S6_AND_LATER.I_SYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.
   dm/Mram_RAM5_RAMD_D1_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   ETHERNET_dma/ETHERNET_dma/GEN_SG_ENGINE.I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE/GEN_CH1_UPDATE_Q_IF.GEN_CH1_QUEUE.I_CH1_UPDT_DESC_Q
   UEUE/GEN_Q_FOR_SYNC.I_UPDT_STS_FIFO/V6_S6_AND_LATER.I_SYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.
   dm/Mram_RAM4_RAMD_D1_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   ETHERNET/ETHERNET/I_EMBEDDED_TOP/RCV_INTFCE_I/RX_AXISTREAM_IF_I/ELASTIC_FIFO/I_BASIC_SFIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv
   _or_sync_fifo.mem/gdm.dm/Mram_RAM4_RAMD_D1_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   ETHERNET/ETHERNET/I_EMBEDDED_TOP/RCV_INTFCE_I/RX_AXISTREAM_IF_I/ELASTIC_FIFO/I_BASIC_SFIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv
   _or_sync_fifo.mem/gdm.dm/Mram_RAM5_RAMD_D1_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   ETHERNET_dma/ETHERNET_dma/I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_STS_STREAM.I_S2MM_STS_STREAM/GEN_SYNC_FIFO.I_STSSTRM_FIFO/V6_S6_AND_LA
   TER.I_SYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM4_RAMD_D1_O has no load.  PAR will
   not attempt to route this signal.
WARNING:Par:288 - The signal
   ETHERNET_dma/ETHERNET_dma/I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_STS_STREAM.I_S2MM_STS_STREAM/GEN_SYNC_FIFO.I_STSSTRM_FIFO/V6_S6_AND_LA
   TER.I_SYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM5_RAMD_D1_O has no load.  PAR will
   not attempt to route this signal.
WARNING:Par:288 - The signal
   ETHERNET_dma/ETHERNET_dma/I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_STS_STREAM.I_S2MM_STS_STREAM/GEN_SYNC_FIFO.I_STSSTRM_FIFO/V6_S6_AND_LA
   TER.I_SYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM2_RAMD_D1_O has no load.  PAR will
   not attempt to route this signal.
WARNING:Par:288 - The signal
   ETHERNET_dma/ETHERNET_dma/I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_STS_STREAM.I_S2MM_STS_STREAM/GEN_SYNC_FIFO.I_STSSTRM_FIFO/V6_S6_AND_LA
   TER.I_SYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM3_RAMD_D1_O has no load.  PAR will
   not attempt to route this signal.
WARNING:Par:288 - The signal
   ETHERNET_dma/ETHERNET_dma/GEN_SG_ENGINE.I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE/GEN_CH1_UPDATE_Q_IF.GEN_CH1_QUEUE.I_CH1_UPDT_DESC_Q
   UEUE/GEN_Q_FOR_SYNC.I_UPDT_STS_FIFO/V6_S6_AND_LATER.I_SYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.
   dm/Mram_RAM1_RAMD_D1_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   ETHERNET_dma/ETHERNET_dma/GEN_SG_ENGINE.I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE/GEN_CH1_UPDATE_Q_IF.GEN_CH1_QUEUE.I_CH1_UPDT_DESC_Q
   UEUE/GEN_Q_FOR_SYNC.I_UPDT_STS_FIFO/V6_S6_AND_LATER.I_SYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.
   dm/Mram_RAM3_RAMD_D1_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   ETHERNET_dma/ETHERNET_dma/GEN_SG_ENGINE.I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE/GEN_CH1_UPDATE_Q_IF.GEN_CH1_QUEUE.I_CH1_UPDT_DESC_Q
   UEUE/GEN_Q_FOR_SYNC.I_UPDT_STS_FIFO/V6_S6_AND_LATER.I_SYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.
   dm/Mram_RAM2_RAMD_D1_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   ETHERNET/ETHERNET/I_EMBEDDED_TOP/RCV_INTFCE_I/RX_AXISTREAM_IF_I/ELASTIC_FIFO/I_BASIC_SFIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv
   _or_sync_fifo.mem/gdm.dm/Mram_RAM2_RAMD_D1_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   ETHERNET/ETHERNET/I_EMBEDDED_TOP/RCV_INTFCE_I/RX_AXISTREAM_IF_I/ELASTIC_FIFO/I_BASIC_SFIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv
   _or_sync_fifo.mem/gdm.dm/Mram_RAM1_RAMD_D1_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   ETHERNET/ETHERNET/I_EMBEDDED_TOP/RCV_INTFCE_I/RX_AXISTREAM_IF_I/ELASTIC_FIFO/I_BASIC_SFIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv
   _or_sync_fifo.mem/gdm.dm/Mram_RAM6_RAMD_D1_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   ETHERNET/ETHERNET/I_EMBEDDED_TOP/RCV_INTFCE_I/RX_AXISTREAM_IF_I/ELASTIC_FIFO/I_BASIC_SFIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv
   _or_sync_fifo.mem/gdm.dm/Mram_RAM3_RAMD_D1_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   ETHERNET_dma/ETHERNET_dma/I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_STS_STREAM.I_S2MM_STS_STREAM/GEN_SYNC_FIFO.I_STSSTRM_FIFO/V6_S6_AND_LA
   TER.I_SYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1_RAMD_D1_O has no load.  PAR will
   not attempt to route this signal.
Starting Router


Phase  1  : 248880 unrouted;      REAL time: 3 mins 51 secs 

Phase  2  : 178492 unrouted;      REAL time: 4 mins 17 secs 

Phase  3  : 54656 unrouted;      REAL time: 6 mins 4 secs 

Phase  4  : 54517 unrouted; (Setup:0, Hold:53809, Component Switching Limit:0)     REAL time: 6 mins 36 secs 

Updating file: system.ncd with current fully routed design.

Phase  5  : 0 unrouted; (Setup:0, Hold:50684, Component Switching Limit:0)     REAL time: 8 mins 14 secs 

Phase  6  : 0 unrouted; (Setup:0, Hold:50684, Component Switching Limit:0)     REAL time: 8 mins 14 secs 

Phase  7  : 0 unrouted; (Setup:0, Hold:50684, Component Switching Limit:0)     REAL time: 8 mins 14 secs 

Phase  8  : 0 unrouted; (Setup:0, Hold:50684, Component Switching Limit:0)     REAL time: 8 mins 14 secs 

Phase  9  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 8 mins 21 secs 

Phase 10  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 8 mins 41 secs 
Total REAL time to Router completion: 8 mins 42 secs 
Total CPU time to Router completion: 8 mins 37 secs 

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

Generating "PAR" statistics.

**************************
Generating Clock Report
**************************

+---------------------+--------------+------+------+------------+-------------+
|        Clock Net    |   Resource   |Locked|Fanout|Net Skew(ns)|Max Delay(ns)|
+---------------------+--------------+------+------+------------+-------------+
|clk_100_0000MHzMMCM0 |              |      |      |            |             |
|                     | BUFGCTRL_X0Y2| No   | 4452 |  0.421     |  2.007      |
+---------------------+--------------+------+------+------------+-------------+
|ETHERNET/ETHERNET/V6 |              |      |      |            |             |
|HARD_SYS.I_TEMAC/GEN |              |      |      |            |             |
|_GMII.I_GMII/tx_mac_ |              |      |      |            |             |
|            aclk_int | BUFGCTRL_X0Y0| No   |  107 |  0.270     |  1.891      |
+---------------------+--------------+------+------+------------+-------------+
|bpm_ddc_0_dma_debug_ |              |      |      |            |             |
|             clk_o_0 | BUFGCTRL_X0Y5| No   | 1851 |  0.426     |  2.006      |
+---------------------+--------------+------+------+------------+-------------+
|clk_200_0000MHzMMCM0 |              |      |      |            |             |
|                     | BUFGCTRL_X0Y3| No   | 1152 |  0.368     |  1.952      |
+---------------------+--------------+------+------+------------+-------------+
|fmc150_if_dma_0/fmc1 |              |      |      |            |             |
|50_if_dma_0/USER_LOG |              |      |      |            |             |
|IC_I/cmp_fmc150_test |              |      |      |            |             |
|       bench/adc_str |  Regional Clk| No   |   37 |  0.156     |  1.014      |
+---------------------+--------------+------+------+------------+-------------+
|    SysACE_CLK_BUFGP | BUFGCTRL_X0Y6| No   |   37 |  0.318     |  2.016      |
+---------------------+--------------+------+------+------------+-------------+
|     clk_125_0000MHz | BUFGCTRL_X0Y1| No   |   11 |  0.214     |  1.891      |
+---------------------+--------------+------+------+------------+-------------+
|microblaze_0_debug_D |              |      |      |            |             |
|              bg_Clk |BUFGCTRL_X0Y28| No   |   65 |  0.253     |  1.936      |
+---------------------+--------------+------+------+------------+-------------+
|bpm_ddc_0_bpm_ddc_de |              |      |      |            |             |
|         bug_clk_o_0 |BUFGCTRL_X0Y31| No   | 4053 |  0.465     |  2.047      |
+---------------------+--------------+------+------+------------+-------------+
|fmc150_if_dma_0/fmc1 |              |      |      |            |             |
|50_if_dma_0/USER_LOG |              |      |      |            |             |
|IC_I/cmp_fmc150_test |              |      |      |            |             |
|bench/cmp_fmc150_ctr |              |      |      |            |             |
|l/cdce72010_ctrl_ins |              |      |      |            |             |
|    t/clk_div_3_BUFG |BUFGCTRL_X0Y26| No   |   29 |  0.250     |  1.851      |
+---------------------+--------------+------+------+------------+-------------+
|fmc150_if_dma_0/fmc1 |              |      |      |            |             |
|50_if_dma_0/USER_LOG |              |      |      |            |             |
|IC_I/cmp_fmc150_test |              |      |      |            |             |
|bench/cmp_fmc150_ctr |              |      |      |            |             |
|l/cdce72010_ctrl_ins |              |      |      |            |             |
|   t/serial_clk_BUFG |BUFGCTRL_X0Y25| No   |  104 |  0.258     |  1.840      |
+---------------------+--------------+------+------+------------+-------------+
|clk_400_0000MHzMMCM0 |              |      |      |            |             |
|                     | BUFGCTRL_X0Y4| No   |   45 |  0.136     |  1.901      |
+---------------------+--------------+------+------+------------+-------------+
|DDR3_SDRAM/DDR3_SDRA |              |      |      |            |             |
|M/u_memc_ui_top/u_me |              |      |      |            |             |
|m_intfc/phy_top0/clk |              |      |      |            |             |
|           _rsync<0> |  Regional Clk|Yes   |   99 |  0.126     |  0.965      |
+---------------------+--------------+------+------+------------+-------------+
|fmc150_if_dma_0/fmc1 |              |      |      |            |             |
|50_if_dma_0/USER_LOG |              |      |      |            |             |
|IC_I/cmp_fmc150_test |              |      |      |            |             |
|    bench/clk_adc_2x |BUFGCTRL_X0Y30| No   |   10 |  0.021     |  1.736      |
+---------------------+--------------+------+------+------------+-------------+
|chipscope_icon_0_con |              |      |      |            |             |
|            trol0<0> |BUFGCTRL_X0Y27| No   |  470 |  0.382     |  2.048      |
+---------------------+--------------+------+------+------------+-------------+
|ETHERNET/ETHERNET/V6 |              |      |      |            |             |
|HARD_SYS.I_TEMAC/GEN |              |      |      |            |             |
|_GMII.I_GMII/rx_mac_ |              |      |      |            |             |
|            aclk_int |  Regional Clk| No   |  221 |  0.190     |  1.239      |
+---------------------+--------------+------+------+------------+-------------+
|ETHERNET/ETHERNET/V6 |              |      |      |            |             |
|HARD_SYS.I_TEMAC/GEN |              |      |      |            |             |
|_GMII.I_GMII/gmii_in |              |      |      |            |             |
|terface/gmii_rx_clk_ |              |      |      |            |             |
|               bufio |         Local|      |   10 |  0.011     |  1.299      |
+---------------------+--------------+------+------+------------+-------------+
|clk_400_0000MHzMMCM0 |              |      |      |            |             |
|     _nobuf_varphase |         Local|      |    2 |  0.011     |  1.272      |
+---------------------+--------------+------+------+------------+-------------+
|clock_generator_0/cl |              |      |      |            |             |
|ock_generator_0/MMCM |              |      |      |            |             |
|0_INST/MMCM_ADV_inst |              |      |      |            |             |
|          _ML_NEW_I1 |         Local|      |    3 |  0.000     |  1.313      |
+---------------------+--------------+------+------+------------+-------------+
|clock_generator_0/cl |              |      |      |            |             |
|ock_generator_0/MMCM |              |      |      |            |             |
|0_INST/MMCM_ADV_inst |              |      |      |            |             |
|         _ML_NEW_OUT |         Local|      |    2 |  0.000     |  0.531      |
+---------------------+--------------+------+------+------------+-------------+
|DDR3_SDRAM/DDR3_SDRA |              |      |      |            |             |
|M/u_memc_ui_top/u_me |              |      |      |            |             |
|m_intfc/phy_top0/clk |              |      |      |            |             |
|                _cpt |         Local|      |   18 |  0.011     |  1.310      |
+---------------------+--------------+------+------+------------+-------------+
|axi4lite_0_M_BRESP<2 |              |      |      |            |             |
|                  0> |         Local|      |  362 |  0.000     |  4.126      |
+---------------------+--------------+------+------+------------+-------------+
|        bscan_update |         Local|      |   21 |  3.684     |  5.013      |
+---------------------+--------------+------+------+------------+-------------+
|clock_generator_0/cl |              |      |      |            |             |
|ock_generator_0/MMCM |              |      |      |            |             |
|2_INST/MMCM_ADV_inst |              |      |      |            |             |
|          _ML_NEW_I1 |         Local|      |    3 |  0.000     |  2.214      |
+---------------------+--------------+------+------+------------+-------------+
|clock_generator_0/cl |              |      |      |            |             |
|ock_generator_0/MMCM |              |      |      |            |             |
|2_INST/MMCM_ADV_inst |              |      |      |            |             |
|         _ML_NEW_OUT |         Local|      |    2 |  0.000     |  0.562      |
+---------------------+--------------+------+------+------------+-------------+
|chipscope_icon_0/chi |              |      |      |            |             |
|pscope_icon_0/i_chip |              |      |      |            |             |
|scope_icon_0/U0/iUPD |              |      |      |            |             |
|             ATE_OUT |         Local|      |    1 |  0.000     |  1.364      |
+---------------------+--------------+------+------+------------+-------------+
|fmc150_if_dma_0/fmc1 |              |      |      |            |             |
|50_if_dma_0/USER_LOG |              |      |      |            |             |
|IC_I/cmp_fmc150_test |              |      |      |            |             |
|bench/cmp_mmcm_adc_M |              |      |      |            |             |
|            L_NEW_I1 |         Local|      |    3 |  0.000     |  2.375      |
+---------------------+--------------+------+------+------------+-------------+
|fmc150_if_dma_0/fmc1 |              |      |      |            |             |
|50_if_dma_0/USER_LOG |              |      |      |            |             |
|IC_I/cmp_fmc150_test |              |      |      |            |             |
|bench/cmp_mmcm_adc_M |              |      |      |            |             |
|           L_NEW_OUT |         Local|      |    2 |  0.000     |  0.476      |
+---------------------+--------------+------+------+------------+-------------+
|MMCM_PHASE_CALIBRATI |              |      |      |            |             |
|ON_ML_LUT2_252_ML_NE |              |      |      |            |             |
|               W_CLK |         Local|      |    3 |  0.271     |  0.620      |
+---------------------+--------------+------+------+------------+-------------+
|MMCM_PHASE_CALIBRATI |              |      |      |            |             |
|ON_ML_LUT2_244_ML_NE |              |      |      |            |             |
|               W_CLK |         Local|      |    2 |  0.000     |  0.469      |
+---------------------+--------------+------+------+------------+-------------+
|MMCM_PHASE_CALIBRATI |              |      |      |            |             |
|ON_ML_LUT2_236_ML_NE |              |      |      |            |             |
|               W_CLK |         Local|      |    3 |  0.141     |  0.493      |
+---------------------+--------------+------+------+------------+-------------+
|chipscope_icon_0_con |              |      |      |            |             |
|           trol1<13> |         Local|      |    5 |  0.000     |  0.624      |
+---------------------+--------------+------+------+------------+-------------+
|chipscope_icon_0_con |              |      |      |            |             |
|           trol0<13> |         Local|      |    4 |  0.000     |  0.345      |
+---------------------+--------------+------+------+------------+-------------+
|chipscope_icon_0_con |              |      |      |            |             |
|           trol2<13> |         Local|      |    5 |  0.000     |  0.361      |
+---------------------+--------------+------+------+------------+-------------+
|RS232_Uart_1_Interru |              |      |      |            |             |
|                  pt |         Local|      |    1 |  0.000     |  1.463      |
+---------------------+--------------+------+------+------------+-------------+

* Net Skew is the difference between the minimum and maximum routing
only delays for the net. Note this is different from Clock Skew which
is reported in TRCE timing report. Clock Skew is the difference between
the minimum and maximum path delays which includes logic delays.

* The fanout is the number of component pins not the individual BEL loads,
for example SLICE loads not FF loads.

Timing Score: 0 (Setup: 0, Hold: 0, Component Switching Limit: 0)

Number of Timing Constraints that were not applied: 34

Asterisk (*) preceding a constraint indicates it was not met.
   This may be due to a setup or hold violation.

----------------------------------------------------------------------------------------------------------
  Constraint                                |    Check    | Worst Case |  Best Case | Timing |   Timing   
                                            |             |    Slack   | Achievable | Errors |    Score   
----------------------------------------------------------------------------------------------------------
  TS_clock_generator_0_clock_generator_0_SI | SETUP       |     0.009ns|     6.657ns|       0|           0
  G_MMCM0_CLKOUT4 = PERIOD TIMEGRP          | HOLD        |     0.004ns|            |       0|           0
  "clock_generator_0_clock_generator_0_SIG_ |             |            |            |        |            
  MMCM0_CLKOUT4" TS_sys_clk_pin         * 0 |             |            |            |        |            
  .75 HIGH 50|             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_clock_generator_0_clock_generator_0_SI | SETUP       |     0.058ns|     9.942ns|       0|           0
  G_MMCM0_CLKOUT0 = PERIOD TIMEGRP          | HOLD        |     0.015ns|            |       0|           0
  "clock_generator_0_clock_generator_0_SIG_ |             |            |            |        |            
  MMCM0_CLKOUT0" TS_sys_clk_pin         * 0 |             |            |            |        |            
  .5 HIGH 50|             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_fmc150_if_dma_0_fmc150_if_dma_0_USER_L | SETUP       |     0.059ns|    10.113ns|       0|           0
  OGIC_I_cmp_fmc150_testbench_adc_str_out_1 | HOLD        |     0.002ns|            |       0|           0
           = PERIOD TIMEGRP         "fmc150 |             |            |            |        |            
  _if_dma_0_fmc150_if_dma_0_USER_LOGIC_I_cm |             |            |            |        |            
  p_fmc150_testbench_adc_str_out_1"         |             |            |            |        |            
   TS_fmc150_if_dma_0_adc_clk_ab_p HIGH 50|             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_clock_generator_0_clock_generator_0_SI | SETUP       |     0.200ns|     4.800ns|       0|           0
  G_MMCM0_CLKOUT1 = PERIOD TIMEGRP          | HOLD        |     0.051ns|            |       0|           0
  "clock_generator_0_clock_generator_0_SIG_ |             |            |            |        |            
  MMCM0_CLKOUT1" TS_sys_clk_pin         HIG |             |            |            |        |            
  H 50|             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_ETHERNET_ref_clk = PERIOD TIMEGRP "ref | MINPERIOD   |     0.239ns|     4.761ns|       0|           0
  _clk" 5 ns HIGH 50|             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  COMP "ETHERNET_RXD<1>" OFFSET = IN 2.875  | SETUP       |     0.556ns|     2.319ns|       0|           0
  ns VALID 3 ns BEFORE COMP         "ETHERN | HOLD        |     0.599ns|            |       0|           0
  ET_RX_CLK"                                |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  COMP "ETHERNET_RXD<4>" OFFSET = IN 2.744  | SETUP       |     0.557ns|     2.187ns|       0|           0
  ns VALID 3 ns BEFORE COMP         "ETHERN | HOLD        |     0.657ns|            |       0|           0
  ET_RX_CLK"                                |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  COMP "ETHERNET_RXD<2>" OFFSET = IN 2.872  | SETUP       |     0.559ns|     2.313ns|       0|           0
  ns VALID 3 ns BEFORE COMP         "ETHERN | HOLD        |     0.597ns|            |       0|           0
  ET_RX_CLK"                                |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  COMP "ETHERNET_RXD<5>" OFFSET = IN 2.904  | SETUP       |     0.567ns|     2.337ns|       0|           0
  ns VALID 3 ns BEFORE COMP         "ETHERN | HOLD        |     0.589ns|            |       0|           0
  ET_RX_CLK"                                |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  COMP "ETHERNET_RXD<7>" OFFSET = IN 2.985  | SETUP       |     0.578ns|     2.407ns|       0|           0
  ns VALID 3 ns BEFORE COMP         "ETHERN | HOLD        |     0.555ns|            |       0|           0
  ET_RX_CLK"                                |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  COMP "ETHERNET_RXD<6>" OFFSET = IN 2.998  | SETUP       |     0.586ns|     2.412ns|       0|           0
  ns VALID 3 ns BEFORE COMP         "ETHERN | HOLD        |     0.545ns|            |       0|           0
  ET_RX_CLK"                                |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  COMP "ETHERNET_RXD<3>" OFFSET = IN 2.615  | SETUP       |     0.610ns|     2.005ns|       0|           0
  ns VALID 3 ns BEFORE COMP         "ETHERN | HOLD        |     0.659ns|            |       0|           0
  ET_RX_CLK"                                |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  COMP "ETHERNET_RX_DV" OFFSET = IN 2.791 n | SETUP       |     0.612ns|     2.179ns|       0|           0
  s VALID 3 ns BEFORE COMP         "ETHERNE | HOLD        |     0.592ns|            |       0|           0
  T_RX_CLK"                                 |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  COMP "ETHERNET_RXD<0>" OFFSET = IN 2.435  | SETUP       |     0.613ns|     1.822ns|       0|           0
  ns VALID 3 ns BEFORE COMP         "ETHERN | HOLD        |     0.699ns|            |       0|           0
  ET_RX_CLK"                                |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  COMP "ETHERNET_RX_ER" OFFSET = IN 2.192 n | SETUP       |     0.688ns|     1.504ns|       0|           0
  s VALID 3 ns BEFORE COMP         "ETHERNE | HOLD        |     0.713ns|            |       0|           0
  T_RX_CLK"                                 |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_ETHERNET_AXI4LITE_CLK_2_REF_CLK = MAXD | SETUP       |     0.713ns|     4.287ns|       0|           0
  ELAY FROM TIMEGRP "axi4lite_clk" TO       | HOLD        |     0.105ns|            |       0|           0
     TIMEGRP "clk_ref_clk" 5 ns DATAPATHONL |             |            |            |        |            
  Y                                         |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_clock_generator_0_clock_generator_0_SI | MINPERIOD   |     1.071ns|     1.429ns|       0|           0
  G_MMCM0_CLKOUT2 = PERIOD TIMEGRP          |             |            |            |        |            
  "clock_generator_0_clock_generator_0_SIG_ |             |            |            |        |            
  MMCM0_CLKOUT2" TS_sys_clk_pin         * 2 |             |            |            |        |            
   HIGH 50|             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_ | MINLOWPULSE |     2.200ns|     2.800ns|       0|           0
  pin" 200 MHz HIGH 50|             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_DDR3_SDRAM_clk_rsync = PERIOD TIMEGRP  | SETUP       |     1.306ns|     3.694ns|       0|           0
  "TNM_DDR3_SDRAM_clk_rsync" 5 ns HIGH      | HOLD        |     0.050ns|            |       0|           0
      50|             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_ETHERNET_AXI4LITE_CLK_2_GTX_CLK = MAXD | SETUP       |     2.075ns|     5.925ns|       0|           0
  ELAY FROM TIMEGRP "axi4lite_clk" TO       | HOLD        |     0.135ns|            |       0|           0
     TIMEGRP "clk_gtx" 8 ns DATAPATHONLY    |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_ETHERNET_v6_emac_v2_1_clk_phy_rx = PER | SETUP       |     2.240ns|     5.260ns|       0|           0
  IOD TIMEGRP "v6_emac_v2_1_clk_phy_rx"     | HOLD        |     0.040ns|            |       0|           0
       7.5 ns HIGH 50|             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_XBPM_ADC_dma_S2MM_AXIS_S2P = MAXDELAY  | SETUP       |     2.291ns|     4.375ns|       0|           0
  FROM TIMEGRP "s_axi_lite_aclk" TO         | HOLD        |     0.107ns|            |       0|           0
   TIMEGRP "m_axi_s2mm_aclk" 6.666 ns DATAP |             |            |            |        |            
  ATHONLY                                   |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_clock_generator_0_clock_generator_0_SI | SETUP       |     2.352ns|     5.648ns|       0|           0
  G_MMCM2_CLKOUT0 = PERIOD TIMEGRP          | HOLD        |     0.039ns|            |       0|           0
  "clock_generator_0_clock_generator_0_SIG_ |             |            |            |        |            
  MMCM2_CLKOUT0" TS_sys_clk_pin         * 0 |             |            |            |        |            
  .625 HIGH 50|             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_DDR3_SDRAM_clk_rsync_rise_to_fall = MA | SETUP       |     2.969ns|     2.031ns|       0|           0
  XDELAY FROM TIMEGRP         "TG_DDR3_SDRA | HOLD        |     0.305ns|            |       0|           0
  M_clk_rsync_rise" TO TIMEGRP         "TG_ |             |            |            |        |            
  DDR3_SDRAM_clk_rsync_fall" 5 ns           |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_fmc150_if_dma_0_fmc150_if_dma_0_USER_L | MINPERIOD   |     3.657ns|     1.429ns|       0|           0
  OGIC_I_cmp_fmc150_testbench_adc_str_2x_ou |             |            |            |        |            
  t_0         = PERIOD TIMEGRP         "fmc |             |            |            |        |            
  150_if_dma_0_fmc150_if_dma_0_USER_LOGIC_I |             |            |            |        |            
  _cmp_fmc150_testbench_adc_str_2x_out_0"   |             |            |            |        |            
         TS_fmc150_if_dma_0_adc_clk_ab_n *  |             |            |            |        |            
  2 HIGH 50|             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_fmc150_if_dma_0_fmc150_if_dma_0_USER_L | MINPERIOD   |     3.657ns|     1.429ns|       0|           0
  OGIC_I_cmp_fmc150_testbench_adc_str_2x_ou |             |            |            |        |            
  t_1         = PERIOD TIMEGRP         "fmc |             |            |            |        |            
  150_if_dma_0_fmc150_if_dma_0_USER_LOGIC_I |             |            |            |        |            
  _cmp_fmc150_testbench_adc_str_2x_out_1"   |             |            |            |        |            
         TS_fmc150_if_dma_0_adc_clk_ab_p *  |             |            |            |        |            
  2 HIGH 50|             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_fmc150_if_dma_0_adc_clk_ab_p = PERIOD  | SETUP       |     6.887ns|     3.285ns|       0|           0
  TIMEGRP         "fmc150_if_dma_0_adc_clk_ | HOLD        |     0.230ns|            |       0|           0
  ab_p" 98.304 MHz HIGH 50| MINLOWPULSE |     4.172ns|     6.000ns|       0|           0
----------------------------------------------------------------------------------------------------------
  TS_fmc150_if_dma_0_adc_clk_ab_n = PERIOD  | MINLOWPULSE |     4.172ns|     6.000ns|       0|           0
  TIMEGRP         "fmc150_if_dma_0_adc_clk_ |             |            |            |        |            
  ab_n" 98.304 MHz HIGH 50|             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_ETHERNET_AXI4LITECLKS_2_RX_MAC_ACLK =  | SETUP       |     4.009ns|     3.991ns|       0|           0
  MAXDELAY FROM TIMEGRP "axi4lite_clk"      | HOLD        |     0.115ns|            |       0|           0
      TO TIMEGRP "phy_clk_rx" 8 ns DATAPATH |             |            |            |        |            
  ONLY                                      |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TIMEGRP "TMN_fmc150_if_dma_chb_n" OFFSET  | SETUP       |     4.019ns|     1.068ns|       0|           0
  = IN 5.087 ns VALID 10.173 ns BEFORE      | HOLD        |     4.804ns|            |       0|           0
      COMP "fmc150_if_dma_0_adc_clk_ab_n" " |             |            |            |        |            
  RISING"                                   |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TIMEGRP "TMN_fmc150_if_dma_chb_p" OFFSET  | SETUP       |     4.019ns|     1.068ns|       0|           0
  = IN 5.087 ns VALID 10.173 ns BEFORE      | HOLD        |     4.804ns|            |       0|           0
      COMP "fmc150_if_dma_0_adc_clk_ab_p" " |             |            |            |        |            
  RISING"                                   |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TIMEGRP "TMN_fmc150_if_dma_cha_p" OFFSET  | SETUP       |     4.037ns|     1.050ns|       0|           0
  = IN 5.087 ns VALID 10.173 ns BEFORE      | HOLD        |     4.822ns|            |       0|           0
      COMP "fmc150_if_dma_0_adc_clk_ab_p" " |             |            |            |        |            
  RISING"                                   |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TIMEGRP "TMN_fmc150_if_dma_cha_n" OFFSET  | SETUP       |     4.037ns|     1.050ns|       0|           0
  = IN 5.087 ns VALID 10.173 ns BEFORE      | HOLD        |     4.822ns|            |       0|           0
      COMP "fmc150_if_dma_0_adc_clk_ab_n" " |             |            |            |        |            
  RISING"                                   |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_ETHERNET_REF_CLK_2_AXI4LITE_CLK = MAXD | SETUP       |     4.490ns|     5.510ns|       0|           0
  ELAY FROM TIMEGRP "clk_ref_clk" TO        | HOLD        |     0.167ns|            |       0|           0
    TIMEGRP "axi4lite_clk" 10 ns DATAPATHON |             |            |            |        |            
  LY                                        |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_SysACE_CLK = PERIOD TIMEGRP "SysACE_CL | SETUP       |     4.678ns|     5.322ns|       0|           0
  K" 10 ns HIGH 50| HOLD        |     0.091ns|            |       0|           0
----------------------------------------------------------------------------------------------------------
  TS_ETHERNET_v6_emac_v2_1_clk_ref_gtx = PE | MINHIGHPULSE|     5.600ns|     2.400ns|       0|           0
  RIOD TIMEGRP         "v6_emac_v2_1_clk_re |             |            |            |        |            
  f_gtx" 8 ns HIGH 50|             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_XBPM_ADC_dma_S2MM_AXIS_P2S = MAXDELAY  | SETUP       |     5.664ns|     4.336ns|       0|           0
  FROM TIMEGRP "m_axi_s2mm_aclk" TO         | HOLD        |     0.036ns|            |       0|           0
   TIMEGRP "s_axi_lite_aclk" 10 ns DATAPATH |             |            |            |        |            
  ONLY                                      |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_ETHERNET_v6_emac_v2_1_clk_ref_mux = PE | MINPERIOD   |     5.778ns|     2.222ns|       0|           0
  RIOD TIMEGRP         "v6_emac_v2_1_clk_re |             |            |            |        |            
  f_mux" TS_ETHERNET_v6_emac_v2_1_clk_ref_g |             |            |            |        |            
  tx HIGH         50|             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_DDR3_SDRAM_MC_PHY_INIT_SEL = MAXDELAY  | SETUP       |     6.268ns|     3.732ns|       0|           0
  FROM TIMEGRP         "TNM_DDR3_SDRAM_PHY_ | HOLD        |     0.275ns|            |       0|           0
  INIT_SEL" TO TIMEGRP "FFS" 10 ns          |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_ETHERNET_GTX_CLK_2_AXI4LITE_CLK = MAXD | SETUP       |     7.260ns|     2.740ns|       0|           0
  ELAY FROM TIMEGRP "clk_gtx" TO         TI | HOLD        |     0.102ns|            |       0|           0
  MEGRP "axi4lite_clk" 10 ns DATAPATHONLY   |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_ETHERNET_host_clk = PERIOD TIMEGRP "ho | MINPERIOD   |     7.500ns|     2.500ns|       0|           0
  st" 10 ns HIGH 50|             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_fmc150_if_dma_0_fmc150_if_dma_0_USER_L | MINPERIOD   |     7.672ns|     2.500ns|       0|           0
  OGIC_I_cmp_fmc150_testbench_adc_str_out_0 |             |            |            |        |            
           = PERIOD TIMEGRP         "fmc150 |             |            |            |        |            
  _if_dma_0_fmc150_if_dma_0_USER_LOGIC_I_cm |             |            |            |        |            
  p_fmc150_testbench_adc_str_out_0"         |             |            |            |        |            
   TS_fmc150_if_dma_0_adc_clk_ab_n HIGH 50|             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_ETHERNET_RX_MAC_ACLK_2_AXI4LITECLKS =  | MAXDELAY    |     8.109ns|     1.891ns|       0|           0
  MAXDELAY FROM TIMEGRP "phy_clk_rx" TO     | HOLD        |     0.110ns|            |       0|           0
       TIMEGRP "axi4lite_clk" 10 ns DATAPAT |             |            |            |        |            
  HONLY                                     |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  PATH "TS_axi4_0_reset_resync_path" TIG    | MAXDELAY    |         N/A|     4.956ns|     N/A|           0
----------------------------------------------------------------------------------------------------------
  TS_axi4_0_MI0_sync_clock_conv_outbound =  | N/A         |         N/A|         N/A|     N/A|         N/A
  MAXDELAY FROM TIMEGRP         "axi4_0_MI0 |             |            |            |        |            
  _clock_conv_otherclk_local" TO TIMEGRP    |             |            |            |        |            
        "axi4_0_MI0_clock_conv_ACLK_global" |             |            |            |        |            
   10 ns                                    |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_axi4_0_MI0_sync_clock_conv_inbound = M | N/A         |         N/A|         N/A|     N/A|         N/A
  AXDELAY FROM TIMEGRP         "axi4_0_MI0_ |             |            |            |        |            
  clock_conv_ACLK_global" TO TIMEGRP        |             |            |            |        |            
    "axi4_0_MI0_clock_conv_otherclk_local"  |             |            |            |        |            
  10 ns                                     |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_axi4_0_MI0_sync_clock_conv_intrans = M | N/A         |         N/A|         N/A|     N/A|         N/A
  AXDELAY FROM TIMEGRP         "axi4_0_MI0_ |             |            |            |        |            
  clock_conv_otherclk_global" TO TIMEGRP    |             |            |            |        |            
        "axi4_0_MI0_clock_conv_ACLK_local"  |             |            |            |        |            
  10 ns                                     |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_axi4_0_MI0_sync_clock_conv_outtrans =  | N/A         |         N/A|         N/A|     N/A|         N/A
  MAXDELAY FROM TIMEGRP         "axi4_0_MI0 |             |            |            |        |            
  _clock_conv_ACLK_local" TO TIMEGRP        |             |            |            |        |            
    "axi4_0_MI0_clock_conv_otherclk_global" |             |            |            |        |            
   10 ns                                    |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  PATH "TS_TIG_microblaze_0_Interrupt_path" | SETUP       |         N/A|     1.706ns|     N/A|           0
   TIG                                      |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  PATH "TS_TIG_microblaze_0_Reset_path" TIG | SETUP       |         N/A|     2.774ns|     N/A|           0
----------------------------------------------------------------------------------------------------------
  PATH "TS_TIG_DDR3_SDRAM_IODELAY_CTRL_RST_ | SETUP       |         N/A|     1.004ns|     N/A|           0
  SYNCH_path" TIG                           |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  PATH "TS_TIG_DDR3_SDRAM_IODELAY_CTRL_RDY_ | SETUP       |         N/A|     0.847ns|     N/A|           0
  O_SYNCH_path" TIG                         |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_axi4_0_async_clock_conv = MAXDELAY FRO | N/A         |         N/A|         N/A|     N/A|         N/A
  M TIMEGRP "RAMS" TO TIMEGRP         "axi4 |             |            |            |        |            
  _0_async_clock_conv_FFDEST" 10 ns DATAPAT |             |            |            |        |            
  HONLY                                     |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  PATH "TS_axi4lite_0_reset_resync_path" TI | MAXDELAY    |         N/A|     4.829ns|     N/A|           0
  G                                         |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_XBPM_DDC_dma_S2MM_AXIS_P2S = MAXDELAY  | N/A         |         N/A|         N/A|     N/A|         N/A
  FROM TIMEGRP "m_axi_s2mm_aclk" TO         |             |            |            |        |            
   TIMEGRP "s_axi_lite_aclk" 10 ns DATAPATH |             |            |            |        |            
  ONLY                                      |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  PATH "TS_TIG_microblaze_0_dlmb_POR_FF_I_p | SETUP       |         N/A|     2.280ns|     N/A|           0
  ath" TIG                                  |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  PATH "TS_TIG_microblaze_0_ilmb_POR_FF_I_p | SETUP       |         N/A|     3.100ns|     N/A|           0
  ath" TIG                                  |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_XBPM_DDC_dma_S2MM_AXIS_S2P = MAXDELAY  | N/A         |         N/A|         N/A|     N/A|         N/A
  FROM TIMEGRP "s_axi_lite_aclk" TO         |             |            |            |        |            
   TIMEGRP "m_axi_s2mm_aclk" 6.666 ns DATAP |             |            |            |        |            
  ATHONLY                                   |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_ETHERNET_AXISTREAMCLKS_2_TX_MAC_ACLK = | N/A         |         N/A|         N/A|     N/A|         N/A
   MAXDELAY FROM TIMEGRP         "axistream |             |            |            |        |            
  _clk" TO TIMEGRP "phy_clk_tx" 8 ns DATAPA |             |            |            |        |            
  THONLY                                    |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_ETHERNET_TX_MAC_ACLK_2_AXISTREAMCLKS = | N/A         |         N/A|         N/A|     N/A|         N/A
   MAXDELAY FROM TIMEGRP "phy_clk_tx"       |             |            |            |        |            
     TO TIMEGRP "axistream_clk" 10 ns DATAP |             |            |            |        |            
  ATHONLY                                   |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_ETHERNET_AXI4LITECLKS_2_TX_MAC_ACLK =  | N/A         |         N/A|         N/A|     N/A|         N/A
  MAXDELAY FROM TIMEGRP "axi4lite_clk"      |             |            |            |        |            
      TO TIMEGRP "phy_clk_tx" 8 ns DATAPATH |             |            |            |        |            
  ONLY                                      |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_ETHERNET_TX_MAC_ACLK_2_AXI4LITECLKS =  | N/A         |         N/A|         N/A|     N/A|         N/A
  MAXDELAY FROM TIMEGRP "phy_clk_tx" TO     |             |            |            |        |            
       TIMEGRP "axi4lite_clk" 10 ns DATAPAT |             |            |            |        |            
  HONLY                                     |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_ETHERNET_AXISTREAMCLKS_2_GTX_CLK = MAX | N/A         |         N/A|         N/A|     N/A|         N/A
  DELAY FROM TIMEGRP "axistream_clk" TO     |             |            |            |        |            
       TIMEGRP "clk_gtx" 8 ns DATAPATHONLY  |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_ETHERNET_GTX_CLK_2_AXISTREAMCLKS = MAX | N/A         |         N/A|         N/A|     N/A|         N/A
  DELAY FROM TIMEGRP "clk_gtx" TO         T |             |            |            |        |            
  IMEGRP "axistream_clk" 10 ns DATAPATHONLY |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_ETHERNET_RX_MAC_ACLK_2_AXISTREAMCLKS = | N/A         |         N/A|         N/A|     N/A|         N/A
   MAXDELAY FROM TIMEGRP "phy_clk_rx"       |             |            |            |        |            
     TO TIMEGRP "axistream_clk" 10 ns DATAP |             |            |            |        |            
  ATHONLY                                   |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_ETHERNET_RX_MAC_ACLK_2_TX_MAC_ACLK = M | N/A         |         N/A|         N/A|     N/A|         N/A
  AXDELAY FROM TIMEGRP "phy_clk_rx" TO      |             |            |            |        |            
      TIMEGRP "phy_clk_tx" 8 ns DATAPATHONL |             |            |            |        |            
  Y                                         |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_ETHERNET_TX_MAC_ACLK_2_RX_MAC_ACLK = M | N/A         |         N/A|         N/A|     N/A|         N/A
  AXDELAY FROM TIMEGRP "phy_clk_tx" TO      |             |            |            |        |            
      TIMEGRP "phy_clk_rx" 8 ns DATAPATHONL |             |            |            |        |            
  Y                                         |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_ETHERNET_RX_MAC_ACLK_2_GTX_CLK = MAXDE | N/A         |         N/A|         N/A|     N/A|         N/A
  LAY FROM TIMEGRP "phy_clk_rx" TO          |             |            |            |        |            
  TIMEGRP "clk_gtx" 8 ns DATAPATHONLY       |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_ETHERNET_GTX_CLK_2_RX_MAC_ACLK = MAXDE | N/A         |         N/A|         N/A|     N/A|         N/A
  LAY FROM TIMEGRP "clk_gtx" TO TIMEGRP     |             |            |            |        |            
       "phy_clk_rx" 8 ns DATAPATHONLY       |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_ETHERNET_AXISTREAMCLKS_2_REF_CLK = MAX | N/A         |         N/A|         N/A|     N/A|         N/A
  DELAY FROM TIMEGRP "axistream_clk" TO     |             |            |            |        |            
       TIMEGRP "clk_ref_clk" 5 ns DATAPATHO |             |            |            |        |            
  NLY                                       |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_ETHERNET_REF_CLK_2_AXISTREAMCLKS = MAX | N/A         |         N/A|         N/A|     N/A|         N/A
  DELAY FROM TIMEGRP "clk_ref_clk" TO       |             |            |            |        |            
     TIMEGRP "axistream_clk" 10 ns DATAPATH |             |            |            |        |            
  ONLY                                      |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_ETHERNET_AXISTREAMCLKS_2_RX_MAC_ACLK = | N/A         |         N/A|         N/A|     N/A|         N/A
   MAXDELAY FROM TIMEGRP         "axistream |             |            |            |        |            
  _clk" TO TIMEGRP "phy_clk_rx" 8 ns DATAPA |             |            |            |        |            
  THONLY                                    |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  PATH "TS_CC_AB_path" TIG                  | N/A         |         N/A|         N/A|     N/A|         N/A
----------------------------------------------------------------------------------------------------------
  PATH "TS_CC_BA_path" TIG                  | N/A         |         N/A|         N/A|     N/A|         N/A
----------------------------------------------------------------------------------------------------------
  PATH "TS_SYSACE_AXI_FP_SysACE_CompactFlas | SETUP       |         N/A|     3.367ns|     N/A|           0
  h_path" TIG                               |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_clk_400_0000MHzMMCM0_nobuf_varphase =  | N/A         |         N/A|         N/A|     N/A|         N/A
  PERIOD TIMEGRP         "clk_400_0000MHzMM |             |            |            |        |            
  CM0_nobuf_varphase" TS_sys_clk_pin * 2 HI |             |            |            |        |            
  GH 50|             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  PATH "TS_AXI_SYSACE_FP_SysACE_CompactFlas | SETUP       |         N/A|    10.882ns|     N/A|           0
  h_path" TIG                               |             |            |            |        |            
----------------------------------------------------------------------------------------------------------


Derived Constraint Report
Review Timing Report for more details on the following derived constraints.
To create a Timing Report, run "trce -v 12 -fastpaths -o design_timing_report design.ncd design.pcf"
or "Run Timing Analysis" from Timing Analyzer (timingan).
Derived Constraints for TS_ETHERNET_v6_emac_v2_1_clk_ref_gtx
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_ETHERNET_v6_emac_v2_1_clk_re|      8.000ns|      2.400ns|      2.222ns|            0|            0|            0|            0|
|f_gtx                          |             |             |             |             |             |             |             |
| TS_ETHERNET_v6_emac_v2_1_clk_r|      8.000ns|      2.222ns|          N/A|            0|            0|            0|            0|
| ef_mux                        |             |             |             |             |             |             |             |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

Derived Constraints for TS_sys_clk_pin
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_sys_clk_pin                 |      5.000ns|      2.800ns|      4.993ns|            0|            0|            0|      1030204|
| TS_clock_generator_0_clock_gen|      8.000ns|      5.648ns|          N/A|            0|            0|         8530|            0|
| erator_0_SIG_MMCM2_CLKOUT0    |             |             |             |             |             |             |             |
| TS_clk_400_0000MHzMMCM0_nobuf_|      2.500ns|          N/A|          N/A|            0|            0|            0|            0|
| varphase                      |             |             |             |             |             |             |             |
| TS_clock_generator_0_clock_gen|      5.000ns|      4.800ns|          N/A|            0|            0|        54515|            0|
| erator_0_SIG_MMCM0_CLKOUT1    |             |             |             |             |             |             |             |
| TS_clock_generator_0_clock_gen|     10.000ns|      9.942ns|          N/A|            0|            0|       704925|            0|
| erator_0_SIG_MMCM0_CLKOUT0    |             |             |             |             |             |             |             |
| TS_clock_generator_0_clock_gen|      6.667ns|      6.657ns|          N/A|            0|            0|       262234|            0|
| erator_0_SIG_MMCM0_CLKOUT4    |             |             |             |             |             |             |             |
| TS_clock_generator_0_clock_gen|      2.500ns|      1.429ns|          N/A|            0|            0|            0|            0|
| erator_0_SIG_MMCM0_CLKOUT2    |             |             |             |             |             |             |             |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

Derived Constraints for TS_fmc150_if_dma_0_adc_clk_ab_n
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_fmc150_if_dma_0_adc_clk_ab_n|     10.173ns|      6.000ns|      2.858ns|            0|            0|            0|            0|
| TS_fmc150_if_dma_0_fmc150_if_d|      5.086ns|      1.429ns|          N/A|            0|            0|            0|            0|
| ma_0_USER_LOGIC_I_cmp_fmc150_t|             |             |             |             |             |             |             |
| estbench_adc_str_2x_out_0     |             |             |             |             |             |             |             |
| TS_fmc150_if_dma_0_fmc150_if_d|     10.173ns|      2.500ns|          N/A|            0|            0|            0|            0|
| ma_0_USER_LOGIC_I_cmp_fmc150_t|             |             |             |             |             |             |             |
| estbench_adc_str_out_0        |             |             |             |             |             |             |             |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

Derived Constraints for TS_fmc150_if_dma_0_adc_clk_ab_p
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_fmc150_if_dma_0_adc_clk_ab_p|     10.173ns|      6.000ns|     10.113ns|            0|            0|           28|       384994|
| TS_fmc150_if_dma_0_fmc150_if_d|      5.086ns|      1.429ns|          N/A|            0|            0|            0|            0|
| ma_0_USER_LOGIC_I_cmp_fmc150_t|             |             |             |             |             |             |             |
| estbench_adc_str_2x_out_1     |             |             |             |             |             |             |             |
| TS_fmc150_if_dma_0_fmc150_if_d|     10.173ns|     10.113ns|          N/A|            0|            0|       384994|            0|
| ma_0_USER_LOGIC_I_cmp_fmc150_t|             |             |             |             |             |             |             |
| estbench_adc_str_out_1        |             |             |             |             |             |             |             |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

All constraints were met.
INFO:Timing:2761 - N/A entries in the Constraints List may indicate that the 
   constraint is not analyzed due to the following: No paths covered by this 
   constraint; Other constraints intersect with this constraint; or This 
   constraint was disabled by a Path Tracing Control. Please run the Timespec 
   Interaction Report (TSI) via command line (trce tsi) or Timing Analyzer GUI.


Generating Pad Report.

All signals are completely routed.

WARNING:Par:283 - There are 162 loadless signals in this design. This design will cause Bitgen to issue DRC warnings.

Total REAL time to PAR completion: 9 mins 29 secs 
Total CPU time to PAR completion: 8 mins 58 secs 

Peak Memory Usage:  1524 MB

Placer: Placement generated during map.
Routing: Completed - No errors found.
Timing: Completed - No errors found.

Number of error messages: 0
Number of warning messages: 170
Number of info messages: 1

Writing design to file system.ncd



PAR done!



#----------------------------------------------#
# Starting program post_par_trce
# trce -e 3 -xml system.twx system.ncd system.pcf 
#----------------------------------------------#
Release 13.4 - Trace  (nt)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.


PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.4/ISE_DS/EDK/virtex6/data/virtex6.acd> with local file
<C:/Xilinx/13.4/ISE_DS/ISE/virtex6/data/virtex6.acd>
Loading device for application Rf_Device from file '6vlx240t.nph' in environment
C:\Xilinx\13.4\ISE_DS\ISE\;C:\Xilinx\13.4\ISE_DS\EDK.
   "system" is an NCD, version 3.2, device xc6vlx240t, package ff1156, speed -1
WARNING:Timing:3223 - Timing constraint TS_ETHERNET_RX_MAC_ACLK_2_TX_MAC_ACLK =
   MAXDELAY FROM TIMEGRP "phy_clk_rx" TO        TIMEGRP "phy_clk_tx" 8 ns
   DATAPATHONLY; ignored during timing analysis.
WARNING:Timing:3223 - Timing constraint TS_ETHERNET_TX_MAC_ACLK_2_RX_MAC_ACLK =
   MAXDELAY FROM TIMEGRP "phy_clk_tx" TO        TIMEGRP "phy_clk_rx" 8 ns
   DATAPATHONLY; ignored during timing analysis.
WARNING:Timing:3223 - Timing constraint TS_ETHERNET_RX_MAC_ACLK_2_GTX_CLK =
   MAXDELAY FROM TIMEGRP "phy_clk_rx" TO        TIMEGRP "clk_gtx" 8 ns
   DATAPATHONLY; ignored during timing analysis.
WARNING:Timing:3223 - Timing constraint TS_ETHERNET_GTX_CLK_2_RX_MAC_ACLK =
   MAXDELAY FROM TIMEGRP "clk_gtx" TO TIMEGRP        "phy_clk_rx" 8 ns
   DATAPATHONLY; ignored during timing analysis.
WARNING:Timing:3223 - Timing constraint PATH "TS_CC_AB_path" TIG; ignored during
   timing analysis.
WARNING:Timing:3223 - Timing constraint PATH "TS_CC_BA_path" TIG; ignored during
   timing analysis.
INFO:Timing:3386 - Intersecting Constraints found and resolved.  For more
   information, see the TSI report.  Please consult the Xilinx Command Line
   Tools User Guide for information on generating a TSI report.
--------------------------------------------------------------------------------
Release 13.4 Trace  (nt)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.

C:\Xilinx\13.4\ISE_DS\ISE\bin\nt\unwrapped\trce.exe -e 3 -xml system.twx
system.ncd system.pcf


Design file:              system.ncd
Physical constraint file: system.pcf
Device,speed:             xc6vlx240t,-1 (PRODUCTION 1.17 2012-01-07, STEPPING
level 0)
Report level:             error report
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths option. All paths that are not constrained will be reported in
   the unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on a 50 Ohm transmission line loading model.  For the details of
   this model, and for more information on accounting for different loading conditions, please see the device datasheet.


Timing summary:
---------------

Timing errors: 0  Score: 0 (Setup/Max: 0, Hold: 0)

Constraints cover 1432210 paths, 0 nets, and 171714 connections

Design statistics:
   Minimum period:  10.113ns (Maximum frequency:  98.883MHz)
   Maximum path delay from/to any node:   5.925ns
   Minimum input required time before clock:   2.412ns


Analysis completed Wed Aug 01 13:13:07 2012
--------------------------------------------------------------------------------

Generating Report ...

Number of warnings: 6
Number of info messages: 4
Total time: 3 mins 52 secs 


xflow done!
touch __xps/system_routed
xilperl C:/Xilinx/13.4/ISE_DS/EDK/data/fpga_impl/observe_par.pl -error yes implementation/system.par
Analyzing implementation/system.par
"*********************************************"
"Running Bitgen.."
"*********************************************"
cd implementation & bitgen -w -f bitgen.ut system & cd ..
Release 13.4 - Bitgen O.87xd (nt)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.4/ISE_DS/EDK/virtex6/data/virtex6.acd> with local file
<C:/Xilinx/13.4/ISE_DS/ISE/virtex6/data/virtex6.acd>
Loading device for application Rf_Device from file '6vlx240t.nph' in environment
C:\Xilinx\13.4\ISE_DS\ISE\;C:\Xilinx\13.4\ISE_DS\EDK.
   "system" is an NCD, version 3.2, device xc6vlx240t, package ff1156, speed -1
Opened constraints file system.pcf.

Wed Aug 01 13:14:38 2012

Running DRC.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   chipscope_icon_0_control1<13> is sourced by a combinatorial pin. This is not
   good design practice. Use the CE pin to control the loading of data into the
   flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   chipscope_icon_0_control0<13> is sourced by a combinatorial pin. This is not
   good design practice. Use the CE pin to control the loading of data into the
   flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   chipscope_icon_0_control2<13> is sourced by a combinatorial pin. This is not
   good design practice. Use the CE pin to control the loading of data into the
   flip-flop.
WARNING:PhysDesignRules:367 - The signal
   <DDR3_SDRAM/DDR3_SDRAM/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_d
   qs[0].u_phy_dqs_iob/u_iobuf_dqs/OB> is incomplete. The signal does not drive
   any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <axi4_0_S_AWADDR<221>> is incomplete.
   The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <XBPM_ADC_dma/XBPM_ADC_dma/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPE
   R/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/I_SYNC_FIFOGEN_FIFO/V6_S6_AND
   _LATER.I_SYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_syn
   c_fifo.mem/gdm.dm/Mram_RAM1_RAMD_D1_O> is incomplete. The signal does not
   drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <axi4_0/axi4_0/si_converter_bank/gen_conv_slot[6].clock_conv_inst/gen_conv_wr
   ite_ch.gen_w_async.asyncfifo_w/fifo_gen_inst/U0/xst_fifo_generator/gconvfifo.
   rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM6_RAMD_D1_O> is incomplete.
   The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <DDR3_SDRAM/DDR3_SDRAM/u_memc_ui_top/u_ui_top/ui_rd_data0/not_strict_mode.rd_
   buf.rd_buffer_ram[3].RAM32M0_RAMD_D1_O> is incomplete. The signal does not
   drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <DDR3_SDRAM/DDR3_SDRAM/u_memc_ui_top/u_ui_top/ui_rd_data0/not_strict_mode.rd_
   buf.rd_buffer_ram[1].RAM32M0_RAMD_D1_O> is incomplete. The signal does not
   drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <DDR3_SDRAM/DDR3_SDRAM/u_memc_ui_top/u_ui_top/ui_rd_data0/not_strict_mode.rd_
   buf.rd_buffer_ram[2].RAM32M0_RAMD_D1_O> is incomplete. The signal does not
   drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <DDR3_SDRAM/DDR3_SDRAM/u_memc_ui_top/u_mem_intfc/mc0/col_mach0/read_fifo.fifo
   _ram[1].RAM32M0_RAMA_D1_DPO> is incomplete. The signal does not drive any
   load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <DDR3_SDRAM/DDR3_SDRAM/u_memc_ui_top/u_mem_intfc/mc0/col_mach0/read_fifo.fifo
   _ram[1].RAM32M0_RAMB_D1_DPO> is incomplete. The signal does not drive any
   load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <DDR3_SDRAM/DDR3_SDRAM/u_memc_ui_top/u_mem_intfc/mc0/col_mach0/read_fifo.fifo
   _ram[1].RAM32M0_RAMD_D1_O> is incomplete. The signal does not drive any load
   pins in the design.
WARNING:PhysDesignRules:367 - The signal <axi4_0_S_AWADDR<193>> is incomplete.
   The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <axi4_0_S_AWADDR<219>> is incomplete.
   The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <axi4_0/axi4_0/si_converter_bank/gen_conv_slot[6].clock_conv_inst/gen_conv_wr
   ite_ch.gen_w_async.asyncfifo_w/fifo_gen_inst/U0/xst_fifo_generator/gconvfifo.
   rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM3_RAMD_D1_O> is incomplete.
   The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <axi4_0/axi4_0/si_converter_bank/gen_conv_slot[6].clock_conv_inst/gen_conv_wr
   ite_ch.gen_w_async.asyncfifo_w/fifo_gen_inst/U0/xst_fifo_generator/gconvfifo.
   rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM4_RAMD_D1_O> is incomplete.
   The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <axi4_0/axi4_0/si_converter_bank/gen_conv_slot[6].clock_conv_inst/gen_conv_wr
   ite_ch.gen_w_async.asyncfifo_w/fifo_gen_inst/U0/xst_fifo_generator/gconvfifo.
   rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM2_RAMD_D1_O> is incomplete.
   The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <axi4_0/axi4_0/si_converter_bank/gen_conv_slot[6].clock_conv_inst/gen_conv_wr
   ite_ch.gen_aw_async.asyncfifo_aw/fifo_gen_inst/U0/xst_fifo_generator/gconvfif
   o.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM10_RAMB_D1_DPO> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <axi4_0/axi4_0/si_converter_bank/gen_conv_slot[6].clock_conv_inst/gen_conv_wr
   ite_ch.gen_aw_async.asyncfifo_aw/fifo_gen_inst/U0/xst_fifo_generator/gconvfif
   o.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM10_RAMC_D1_DPO> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <axi4_0/axi4_0/si_converter_bank/gen_conv_slot[6].clock_conv_inst/gen_conv_wr
   ite_ch.gen_aw_async.asyncfifo_aw/fifo_gen_inst/U0/xst_fifo_generator/gconvfif
   o.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM10_RAMD_D1_O> is incomplete.
   The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <axi4_0/axi4_0/si_converter_bank/gen_conv_slot[6].clock_conv_inst/gen_conv_wr
   ite_ch.gen_aw_async.asyncfifo_aw/fifo_gen_inst/U0/xst_fifo_generator/gconvfif
   o.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM7_RAMD_D1_O> is incomplete.
   The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <DDR3_SDRAM/DDR3_SDRAM/u_memc_ui_top/u_ui_top/ui_rd_data0/not_strict_mode.rd_
   buf.rd_buffer_ram[4].RAM32M0_RAMD_D1_O> is incomplete. The signal does not
   drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <DDR3_SDRAM/DDR3_SDRAM/u_memc_ui_top/u_ui_top/ui_rd_data0/not_strict_mode.rd_
   buf.rd_buffer_ram[5].RAM32M0_RAMA_D1_DPO> is incomplete. The signal does not
   drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <DDR3_SDRAM/DDR3_SDRAM/u_memc_ui_top/u_ui_top/ui_rd_data0/not_strict_mode.rd_
   buf.rd_buffer_ram[5].RAM32M0_RAMB_D1_DPO> is incomplete. The signal does not
   drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <DDR3_SDRAM/DDR3_SDRAM/u_memc_ui_top/u_ui_top/ui_rd_data0/not_strict_mode.rd_
   buf.rd_buffer_ram[5].RAM32M0_RAMD_D1_O> is incomplete. The signal does not
   drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <DDR3_SDRAM/DDR3_SDRAM/u_memc_ui_top/u_ui_top/ui_rd_data0/not_strict_mode.rd_
   buf.rd_buffer_ram[0].RAM32M0_RAMD_D1_O> is incomplete. The signal does not
   drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <DDR3_SDRAM/DDR3_SDRAM/u_memc_ui_top/u_ui_top/ui_rd_data0/not_strict_mode.sta
   tus_ram.RAM32M0_RAMB_D1_DPO> is incomplete. The signal does not drive any
   load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <DDR3_SDRAM/DDR3_SDRAM/u_memc_ui_top/u_ui_top/ui_rd_data0/not_strict_mode.sta
   tus_ram.RAM32M0_RAMD_D1_O> is incomplete. The signal does not drive any load
   pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <DDR3_SDRAM/DDR3_SDRAM/u_memc_ui_top/u_mem_intfc/mc0/col_mach0/read_fifo.fifo
   _ram[0].RAM32M0_RAMD_D1_O> is incomplete. The signal does not drive any load
   pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.mi
   _rmesg_mux_inst/gen_fpga.hl<1>> is incomplete. The signal does not drive any
   load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.mi
   _bmesg_mux_inst/gen_fpga.hl<0>> is incomplete. The signal does not drive any
   load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <axi4_0/axi4_0/si_converter_bank/gen_conv_slot[6].clock_conv_inst/gen_conv_wr
   ite_ch.gen_w_async.asyncfifo_w/fifo_gen_inst/U0/xst_fifo_generator/gconvfifo.
   rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM5_RAMD_D1_O> is incomplete.
   The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <axi4_0/axi4_0/si_converter_bank/gen_conv_slot[6].clock_conv_inst/gen_conv_wr
   ite_ch.gen_w_async.asyncfifo_w/fifo_gen_inst/U0/xst_fifo_generator/gconvfifo.
   rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1_RAMD_D1_O> is incomplete.
   The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <axi4_0/axi4_0/si_converter_bank/gen_conv_slot[6].clock_conv_inst/gen_conv_wr
   ite_ch.gen_aw_async.asyncfifo_aw/fifo_gen_inst/U0/xst_fifo_generator/gconvfif
   o.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM6_RAMA_D1_DPO> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <axi4_0/axi4_0/si_converter_bank/gen_conv_slot[6].clock_conv_inst/gen_conv_wr
   ite_ch.gen_aw_async.asyncfifo_aw/fifo_gen_inst/U0/xst_fifo_generator/gconvfif
   o.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM6_RAMD_D1_O> is incomplete.
   The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <DDR3_SDRAM/DDR3_SDRAM/u_memc_ui_top/u_ui_top/ui_wr_data0/write_buffer.wr_buf
   fer_ram[4].RAM32M0_RAMD_D1_O> is incomplete. The signal does not drive any
   load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <DDR3_SDRAM/DDR3_SDRAM/u_memc_ui_top/u_ui_top/ui_wr_data0/write_buffer.wr_buf
   fer_ram[5].RAM32M0_RAMD_D1_O> is incomplete. The signal does not drive any
   load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <DDR3_SDRAM/DDR3_SDRAM/u_memc_ui_top/u_ui_top/ui_wr_data0/write_buffer.wr_buf
   fer_ram[2].RAM32M0_RAMD_D1_O> is incomplete. The signal does not drive any
   load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <DDR3_SDRAM/DDR3_SDRAM/u_memc_ui_top/u_ui_top/ui_wr_data0/pointer_ram.rams[1]
   .RAM32M0_RAMA_D1_DPO> is incomplete. The signal does not drive any load pins
   in the design.
WARNING:PhysDesignRules:367 - The signal
   <DDR3_SDRAM/DDR3_SDRAM/u_memc_ui_top/u_ui_top/ui_wr_data0/pointer_ram.rams[1]
   .RAM32M0_RAMD_D1_O> is incomplete. The signal does not drive any load pins in
   the design.
WARNING:PhysDesignRules:367 - The signal
   <axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.mi
   _bmesg_mux_inst/gen_fpga.hl<1>> is incomplete. The signal does not drive any
   load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <axi4_0/axi4_0/si_converter_bank/gen_conv_slot[6].clock_conv_inst/gen_conv_wr
   ite_ch.gen_aw_async.asyncfifo_aw/fifo_gen_inst/U0/xst_fifo_generator/gconvfif
   o.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM8_RAMD_D1_O> is incomplete.
   The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.mi
   _bmesg_mux_inst/gen_fpga.ll<0>> is incomplete. The signal does not drive any
   load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.mi
   _rmesg_mux_inst/gen_fpga.hl<2>> is incomplete. The signal does not drive any
   load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <DDR3_SDRAM/DDR3_SDRAM/u_memc_ui_top/u_ui_top/ui_wr_data0/write_buffer.wr_buf
   fer_ram[1].RAM32M0_RAMD_D1_O> is incomplete. The signal does not drive any
   load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <DDR3_SDRAM/DDR3_SDRAM/u_memc_ui_top/u_ui_top/ui_wr_data0/write_buffer.wr_buf
   fer_ram[0].RAM32M0_RAMD_D1_O> is incomplete. The signal does not drive any
   load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <DDR3_SDRAM/DDR3_SDRAM/u_memc_ui_top/u_ui_top/ui_wr_data0/write_buffer.wr_buf
   fer_ram[3].RAM32M0_RAMD_D1_O> is incomplete. The signal does not drive any
   load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <DDR3_SDRAM/DDR3_SDRAM/u_memc_ui_top/u_ui_top/ui_wr_data0/pointer_ram.rams[0]
   .RAM32M0_RAMA_D1_DPO> is incomplete. The signal does not drive any load pins
   in the design.
WARNING:PhysDesignRules:367 - The signal
   <DDR3_SDRAM/DDR3_SDRAM/u_memc_ui_top/u_ui_top/ui_wr_data0/pointer_ram.rams[0]
   .RAM32M0_RAMD_D1_O> is incomplete. The signal does not drive any load pins in
   the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[6].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[12].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[1].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[11].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[10].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[0].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.mi
   _rmesg_mux_inst/gen_fpga.ll<1>> is incomplete. The signal does not drive any
   load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <axi4_0/axi4_0/si_converter_bank/gen_conv_slot[6].clock_conv_inst/gen_conv_wr
   ite_ch.gen_aw_async.asyncfifo_aw/fifo_gen_inst/U0/xst_fifo_generator/gconvfif
   o.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM9_RAMD_D1_O> is incomplete.
   The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[7].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[14].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[9].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.mi
   _bmesg_mux_inst/gen_fpga.ll<1>> is incomplete. The signal does not drive any
   load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <axi4_0/axi4_0/si_converter_bank/gen_conv_slot[5].clock_conv_inst/gen_conv_wr
   ite_ch.gen_aw_async.asyncfifo_aw/fifo_gen_inst/U0/xst_fifo_generator/gconvfif
   o.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1_RAMC_D1_DPO> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <axi4_0/axi4_0/si_converter_bank/gen_conv_slot[5].clock_conv_inst/gen_conv_wr
   ite_ch.gen_aw_async.asyncfifo_aw/fifo_gen_inst/U0/xst_fifo_generator/gconvfif
   o.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1_RAMD_D1_O> is incomplete.
   The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <axi4_0/axi4_0/si_converter_bank/gen_conv_slot[6].clock_conv_inst/gen_conv_wr
   ite_ch.gen_aw_async.asyncfifo_aw/fifo_gen_inst/U0/xst_fifo_generator/gconvfif
   o.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1_RAMC_D1_DPO> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <axi4_0/axi4_0/si_converter_bank/gen_conv_slot[6].clock_conv_inst/gen_conv_wr
   ite_ch.gen_aw_async.asyncfifo_aw/fifo_gen_inst/U0/xst_fifo_generator/gconvfif
   o.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1_RAMD_D1_O> is incomplete.
   The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[8].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[15].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[4].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[13].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[2].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[3].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <axi4_0/axi4_0/si_converter_bank/gen_conv_slot[6].clock_conv_inst/gen_conv_wr
   ite_ch.gen_aw_async.asyncfifo_aw/fifo_gen_inst/U0/xst_fifo_generator/gconvfif
   o.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM5_RAMD_D1_O> is incomplete.
   The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0_d_bram_ctrl_2_microblaze_0_bram_block_BRAM_Addr<30>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[5].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.mi
   _rmesg_mux_inst/gen_fpga.ll<2>> is incomplete. The signal does not drive any
   load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <axi4_0/axi4_0/si_converter_bank/gen_conv_slot[6].clock_conv_inst/gen_conv_wr
   ite_ch.gen_aw_async.asyncfifo_aw/fifo_gen_inst/U0/xst_fifo_generator/gconvfif
   o.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM4_RAMB_D1_DPO> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <axi4_0/axi4_0/si_converter_bank/gen_conv_slot[6].clock_conv_inst/gen_conv_wr
   ite_ch.gen_aw_async.asyncfifo_aw/fifo_gen_inst/U0/xst_fifo_generator/gconvfif
   o.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM4_RAMD_D1_O> is incomplete.
   The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_W
   riteThrough.DCache_I1/Mram_cacheline_copy2_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0_i_bram_ctrl_2_microblaze_0_bram_block_BRAM_Addr<0>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <axi4_0/axi4_0/si_converter_bank/gen_conv_slot[5].clock_conv_inst/gen_conv_wr
   ite_ch.gen_aw_async.asyncfifo_aw/fifo_gen_inst/U0/xst_fifo_generator/gconvfif
   o.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM8_RAMD_D1_O> is incomplete.
   The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0_d_bram_ctrl_2_microblaze_0_bram_block_BRAM_Addr<31>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_W
   riteThrough.DCache_I1/Mram_cacheline_copy3_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_W
   riteThrough.DCache_I1/Mram_cacheline_copy4_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <axi4_0_S_AWSIZE<18>> is incomplete.
   The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <axi4_0_S_AWSIZE<20>> is incomplete.
   The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_W
   riteThrough.DCache_I1/Mram_cacheline_copy5_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_W
   riteThrough.DCache_I1/Mram_cacheline_copy1_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <axi4_0/axi4_0/si_converter_bank/gen_conv_slot[5].clock_conv_inst/gen_conv_wr
   ite_ch.gen_aw_async.asyncfifo_aw/fifo_gen_inst/U0/xst_fifo_generator/gconvfif
   o.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM7_RAMD_D1_O> is incomplete.
   The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <axi4_0/axi4_0/si_converter_bank/gen_conv_slot[5].clock_conv_inst/gen_conv_wr
   ite_ch.gen_w_async.asyncfifo_w/fifo_gen_inst/U0/xst_fifo_generator/gconvfifo.
   rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM10_RAMD_D1_O> is incomplete.
   The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <axi4_0/axi4_0/si_converter_bank/gen_conv_slot[5].clock_conv_inst/gen_conv_wr
   ite_ch.gen_aw_async.asyncfifo_aw/fifo_gen_inst/U0/xst_fifo_generator/gconvfif
   o.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM6_RAMD_D1_O> is incomplete.
   The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <axi4_0/axi4_0/si_converter_bank/gen_conv_slot[5].clock_conv_inst/gen_conv_wr
   ite_ch.gen_w_async.asyncfifo_w/fifo_gen_inst/U0/xst_fifo_generator/gconvfifo.
   rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM9_RAMD_D1_O> is incomplete.
   The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <axi4_0/axi4_0/si_converter_bank/gen_conv_slot[5].clock_conv_inst/gen_conv_wr
   ite_ch.gen_w_async.asyncfifo_w/fifo_gen_inst/U0/xst_fifo_generator/gconvfifo.
   rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM11_RAMD_D1_O> is incomplete.
   The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <axi4_0/axi4_0/si_converter_bank/gen_conv_slot[5].clock_conv_inst/gen_conv_wr
   ite_ch.gen_aw_async.asyncfifo_aw/fifo_gen_inst/U0/xst_fifo_generator/gconvfif
   o.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM3_RAMA_D1_DPO> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <axi4_0/axi4_0/si_converter_bank/gen_conv_slot[5].clock_conv_inst/gen_conv_wr
   ite_ch.gen_aw_async.asyncfifo_aw/fifo_gen_inst/U0/xst_fifo_generator/gconvfif
   o.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM3_RAMB_D1_DPO> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <axi4_0/axi4_0/si_converter_bank/gen_conv_slot[5].clock_conv_inst/gen_conv_wr
   ite_ch.gen_aw_async.asyncfifo_aw/fifo_gen_inst/U0/xst_fifo_generator/gconvfif
   o.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM3_RAMC_D1_DPO> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <axi4_0/axi4_0/si_converter_bank/gen_conv_slot[5].clock_conv_inst/gen_conv_wr
   ite_ch.gen_aw_async.asyncfifo_aw/fifo_gen_inst/U0/xst_fifo_generator/gconvfif
   o.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM3_RAMD_D1_O> is incomplete.
   The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <axi4_0/axi4_0/si_converter_bank/gen_conv_slot[5].gen_downsizer.downsizer_ins
   t/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/U0/x
   st_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM_R
   AMD_D1_O> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <axi4_0/axi4_0/si_converter_bank/gen_conv_slot[5].clock_conv_inst/gen_conv_wr
   ite_ch.gen_aw_async.asyncfifo_aw/fifo_gen_inst/U0/xst_fifo_generator/gconvfif
   o.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM9_RAMD_D1_O> is incomplete.
   The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <axi4_0/axi4_0/si_converter_bank/gen_conv_slot[5].clock_conv_inst/gen_conv_wr
   ite_ch.gen_aw_async.asyncfifo_aw/fifo_gen_inst/U0/xst_fifo_generator/gconvfif
   o.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM5_RAMD_D1_O> is incomplete.
   The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <axi4_0/axi4_0/si_converter_bank/gen_conv_slot[5].gen_downsizer.downsizer_ins
   t/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/U0/xst_fi
   fo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM3_RAMD_
   D1_O> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <axi4_0/axi4_0/si_converter_bank/gen_conv_slot[5].gen_downsizer.downsizer_ins
   t/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/U0/xst_fi
   fo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1_RAMD_
   D1_O> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <axi4_0/axi4_0/si_converter_bank/gen_conv_slot[5].gen_downsizer.downsizer_ins
   t/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/U0/xst_fi
   fo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM4_RAMD_
   D1_O> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <axi4_0/axi4_0/si_converter_bank/gen_conv_slot[5].clock_conv_inst/gen_conv_wr
   ite_ch.gen_w_async.asyncfifo_w/fifo_gen_inst/U0/xst_fifo_generator/gconvfifo.
   rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM16_RAMD_D1_O> is incomplete.
   The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <axi4_0/axi4_0/si_converter_bank/gen_conv_slot[5].clock_conv_inst/gen_conv_wr
   ite_ch.gen_w_async.asyncfifo_w/fifo_gen_inst/U0/xst_fifo_generator/gconvfifo.
   rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM12_RAMD_D1_O> is incomplete.
   The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <axi4_0/axi4_0/si_converter_bank/gen_conv_slot[5].clock_conv_inst/gen_conv_wr
   ite_ch.gen_w_async.asyncfifo_w/fifo_gen_inst/U0/xst_fifo_generator/gconvfifo.
   rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM17_RAMD_D1_O> is incomplete.
   The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <axi4_0/axi4_0/si_converter_bank/gen_conv_slot[5].clock_conv_inst/gen_conv_wr
   ite_ch.gen_w_async.asyncfifo_w/fifo_gen_inst/U0/xst_fifo_generator/gconvfifo.
   rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM15_RAMD_D1_O> is incomplete.
   The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <axi4_0/axi4_0/si_converter_bank/gen_conv_slot[5].clock_conv_inst/gen_conv_wr
   ite_ch.gen_w_async.asyncfifo_w/fifo_gen_inst/U0/xst_fifo_generator/gconvfifo.
   rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM5_RAMD_D1_O> is incomplete.
   The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <axi4_0/axi4_0/si_converter_bank/gen_conv_slot[5].clock_conv_inst/gen_conv_wr
   ite_ch.gen_w_async.asyncfifo_w/fifo_gen_inst/U0/xst_fifo_generator/gconvfifo.
   rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM6_RAMD_D1_O> is incomplete.
   The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <axi4_0/axi4_0/si_converter_bank/gen_conv_slot[5].clock_conv_inst/gen_conv_wr
   ite_ch.gen_aw_async.asyncfifo_aw/fifo_gen_inst/U0/xst_fifo_generator/gconvfif
   o.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM4_RAMD_D1_O> is incomplete.
   The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <axi4_0/axi4_0/si_converter_bank/gen_conv_slot[5].gen_downsizer.downsizer_ins
   t/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/U0/xst_fi
   fo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM2_RAMD_
   D1_O> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <axi4_0/axi4_0/si_converter_bank/gen_conv_slot[5].clock_conv_inst/gen_conv_wr
   ite_ch.gen_w_async.asyncfifo_w/fifo_gen_inst/U0/xst_fifo_generator/gconvfifo.
   rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM14_RAMD_D1_O> is incomplete.
   The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <axi4_0/axi4_0/si_converter_bank/gen_conv_slot[5].clock_conv_inst/gen_conv_wr
   ite_ch.gen_w_async.asyncfifo_w/fifo_gen_inst/U0/xst_fifo_generator/gconvfifo.
   rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM13_RAMD_D1_O> is incomplete.
   The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <axi4_0/axi4_0/si_converter_bank/gen_conv_slot[5].clock_conv_inst/gen_conv_wr
   ite_ch.gen_w_async.asyncfifo_w/fifo_gen_inst/U0/xst_fifo_generator/gconvfifo.
   rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM8_RAMD_D1_O> is incomplete.
   The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <axi4_0/axi4_0/si_converter_bank/gen_conv_slot[5].clock_conv_inst/gen_conv_wr
   ite_ch.gen_w_async.asyncfifo_w/fifo_gen_inst/U0/xst_fifo_generator/gconvfifo.
   rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM21_RAMD_D1_O> is incomplete.
   The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <axi4_0/axi4_0/si_converter_bank/gen_conv_slot[5].clock_conv_inst/gen_conv_wr
   ite_ch.gen_w_async.asyncfifo_w/fifo_gen_inst/U0/xst_fifo_generator/gconvfifo.
   rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM23_RAMD_D1_O> is incomplete.
   The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <axi4_0/axi4_0/si_converter_bank/gen_conv_slot[5].clock_conv_inst/gen_conv_wr
   ite_ch.gen_w_async.asyncfifo_w/fifo_gen_inst/U0/xst_fifo_generator/gconvfifo.
   rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM7_RAMD_D1_O> is incomplete.
   The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <axi4_0/axi4_0/si_converter_bank/gen_conv_slot[5].clock_conv_inst/gen_conv_wr
   ite_ch.gen_aw_async.asyncfifo_aw/fifo_gen_inst/U0/xst_fifo_generator/gconvfif
   o.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM10_RAMB_D1_DPO> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <axi4_0/axi4_0/si_converter_bank/gen_conv_slot[5].clock_conv_inst/gen_conv_wr
   ite_ch.gen_aw_async.asyncfifo_aw/fifo_gen_inst/U0/xst_fifo_generator/gconvfif
   o.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM10_RAMC_D1_DPO> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <axi4_0/axi4_0/si_converter_bank/gen_conv_slot[5].clock_conv_inst/gen_conv_wr
   ite_ch.gen_aw_async.asyncfifo_aw/fifo_gen_inst/U0/xst_fifo_generator/gconvfif
   o.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM10_RAMD_D1_O> is incomplete.
   The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <axi4_0/axi4_0/si_converter_bank/gen_conv_slot[5].gen_downsizer.downsizer_ins
   t/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/U0/xst_fi
   fo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM5_RAMD_
   D1_O> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <ETHERNET_dma/ETHERNET_dma/GEN_SG_ENGINE.I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPD
   ATE_QUEUE/GEN_CH1_UPDATE_Q_IF.GEN_CH1_QUEUE.I_CH1_UPDT_DESC_QUEUE/GEN_Q_FOR_S
   YNC.I_UPDT_DATA_FIFO/V6_S6_AND_LATER.I_SYNC_FIFO_BRAM/U0/xst_fifo_generator/g
   convfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM5_RAMD_D1_O> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <axi4_0/axi4_0/si_converter_bank/gen_conv_slot[5].clock_conv_inst/gen_conv_wr
   ite_ch.gen_w_async.asyncfifo_w/fifo_gen_inst/U0/xst_fifo_generator/gconvfifo.
   rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM18_RAMD_D1_O> is incomplete.
   The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <axi4_0/axi4_0/si_converter_bank/gen_conv_slot[5].clock_conv_inst/gen_conv_wr
   ite_ch.gen_w_async.asyncfifo_w/fifo_gen_inst/U0/xst_fifo_generator/gconvfifo.
   rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM22_RAMD_D1_O> is incomplete.
   The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <ETHERNET_dma/ETHERNET_dma/GEN_SG_ENGINE.I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPD
   ATE_QUEUE/GEN_CH1_UPDATE_Q_IF.GEN_CH1_QUEUE.I_CH1_UPDT_DESC_QUEUE/GEN_Q_FOR_S
   YNC.I_UPDT_DATA_FIFO/V6_S6_AND_LATER.I_SYNC_FIFO_BRAM/U0/xst_fifo_generator/g
   convfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM2_RAMD_D1_O> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <ETHERNET_dma/ETHERNET_dma/GEN_SG_ENGINE.I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPD
   ATE_QUEUE/GEN_CH1_UPDATE_Q_IF.GEN_CH1_QUEUE.I_CH1_UPDT_DESC_QUEUE/GEN_Q_FOR_S
   YNC.I_UPDT_DATA_FIFO/V6_S6_AND_LATER.I_SYNC_FIFO_BRAM/U0/xst_fifo_generator/g
   convfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1_RAMA_D1_DPO> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <ETHERNET_dma/ETHERNET_dma/GEN_SG_ENGINE.I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPD
   ATE_QUEUE/GEN_CH1_UPDATE_Q_IF.GEN_CH1_QUEUE.I_CH1_UPDT_DESC_QUEUE/GEN_Q_FOR_S
   YNC.I_UPDT_DATA_FIFO/V6_S6_AND_LATER.I_SYNC_FIFO_BRAM/U0/xst_fifo_generator/g
   convfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1_RAMD_D1_O> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <ETHERNET_dma/ETHERNET_dma/I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SCATTER_G
   ATHER_MODE.I_MM2S_SG_IF/updt_desc_reg0<1>> is incomplete. The signal does not
   drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <axi4_0/axi4_0/si_converter_bank/gen_conv_slot[5].clock_conv_inst/gen_conv_wr
   ite_ch.gen_w_async.asyncfifo_w/fifo_gen_inst/U0/xst_fifo_generator/gconvfifo.
   rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM19_RAMD_D1_O> is incomplete.
   The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <axi4_0/axi4_0/si_converter_bank/gen_conv_slot[5].clock_conv_inst/gen_conv_wr
   ite_ch.gen_w_async.asyncfifo_w/fifo_gen_inst/U0/xst_fifo_generator/gconvfifo.
   rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM20_RAMD_D1_O> is incomplete.
   The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <axi4_0/axi4_0/si_converter_bank/gen_conv_slot[5].clock_conv_inst/gen_conv_wr
   ite_ch.gen_w_async.asyncfifo_w/fifo_gen_inst/U0/xst_fifo_generator/gconvfifo.
   rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM4_RAMD_D1_O> is incomplete.
   The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <axi4_0/axi4_0/si_converter_bank/gen_conv_slot[5].clock_conv_inst/gen_conv_wr
   ite_ch.gen_w_async.asyncfifo_w/fifo_gen_inst/U0/xst_fifo_generator/gconvfifo.
   rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM24_RAMD_D1_O> is incomplete.
   The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <ETHERNET_dma/ETHERNET_dma/GEN_SG_ENGINE.I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPD
   ATE_QUEUE/GEN_CH2_UPDATE_Q_IF.GEN_CH2_QUEUE.I_CH2_UPDT_DESC_QUEUE/GEN_Q_FOR_S
   YNC.I_UPDT_DATA_FIFO/V6_S6_AND_LATER.I_SYNC_FIFO_BRAM/U0/xst_fifo_generator/g
   convfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM3_RAMD_D1_O> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <ETHERNET_dma/ETHERNET_dma/GEN_SG_ENGINE.I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPD
   ATE_QUEUE/GEN_CH2_UPDATE_Q_IF.GEN_CH2_QUEUE.I_CH2_UPDT_DESC_QUEUE/GEN_Q_FOR_S
   YNC.I_UPDT_DATA_FIFO/V6_S6_AND_LATER.I_SYNC_FIFO_BRAM/U0/xst_fifo_generator/g
   convfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM5_RAMD_D1_O> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <ETHERNET_dma/ETHERNET_dma/GEN_SG_ENGINE.I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPD
   ATE_QUEUE/GEN_CH1_UPDATE_Q_IF.GEN_CH1_QUEUE.I_CH1_UPDT_DESC_QUEUE/GEN_Q_FOR_S
   YNC.I_UPDT_DATA_FIFO/V6_S6_AND_LATER.I_SYNC_FIFO_BRAM/U0/xst_fifo_generator/g
   convfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM4_RAMD_D1_O> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <ETHERNET_dma/ETHERNET_dma/GEN_SG_ENGINE.I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPD
   ATE_QUEUE/GEN_CH2_UPDATE_Q_IF.GEN_CH2_QUEUE.I_CH2_UPDT_DESC_QUEUE/GEN_Q_FOR_S
   YNC.I_UPDT_DATA_FIFO/V6_S6_AND_LATER.I_SYNC_FIFO_BRAM/U0/xst_fifo_generator/g
   convfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM2_RAMD_D1_O> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <ETHERNET_dma/ETHERNET_dma/GEN_SG_ENGINE.I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPD
   ATE_QUEUE/GEN_CH2_UPDATE_Q_IF.GEN_CH2_QUEUE.I_CH2_UPDT_DESC_QUEUE/GEN_Q_FOR_S
   YNC.I_UPDT_DATA_FIFO/V6_S6_AND_LATER.I_SYNC_FIFO_BRAM/U0/xst_fifo_generator/g
   convfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM4_RAMD_D1_O> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <ETHERNET_dma/ETHERNET_dma/GEN_SG_ENGINE.I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPD
   ATE_QUEUE/GEN_CH1_UPDATE_Q_IF.GEN_CH1_QUEUE.I_CH1_UPDT_DESC_QUEUE/GEN_Q_FOR_S
   YNC.I_UPDT_DATA_FIFO/V6_S6_AND_LATER.I_SYNC_FIFO_BRAM/U0/xst_fifo_generator/g
   convfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM3_RAMD_D1_O> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <XBPM_DDC_dma/XBPM_DDC_dma/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPE
   R/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/I_SYNC_FIFOGEN_FIFO/V6_S6_AND
   _LATER.I_SYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_syn
   c_fifo.mem/gdm.dm/Mram_RAM1_RAMD_D1_O> is incomplete. The signal does not
   drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <XBPM_DDC_dma/XBPM_DDC_dma/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPE
   R/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/I_SYNC_FIFOGEN_FIFO/V6_S6_AND
   _LATER.I_SYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_syn
   c_fifo.mem/gdm.dm/Mram_RAM2_RAMD_D1_O> is incomplete. The signal does not
   drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <axi4_0/axi4_0/si_converter_bank/gen_conv_slot[5].clock_conv_inst/gen_conv_wr
   ite_ch.gen_w_async.asyncfifo_w/fifo_gen_inst/U0/xst_fifo_generator/gconvfifo.
   rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM3_RAMD_D1_O> is incomplete.
   The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <ETHERNET_dma/ETHERNET_dma/GEN_SG_ENGINE.I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPD
   ATE_QUEUE/GEN_CH2_UPDATE_Q_IF.GEN_CH2_QUEUE.I_CH2_UPDT_DESC_QUEUE/GEN_Q_FOR_S
   YNC.I_UPDT_DATA_FIFO/V6_S6_AND_LATER.I_SYNC_FIFO_BRAM/U0/xst_fifo_generator/g
   convfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1_RAMA_D1_DPO> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <ETHERNET_dma/ETHERNET_dma/GEN_SG_ENGINE.I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPD
   ATE_QUEUE/GEN_CH2_UPDATE_Q_IF.GEN_CH2_QUEUE.I_CH2_UPDT_DESC_QUEUE/GEN_Q_FOR_S
   YNC.I_UPDT_DATA_FIFO/V6_S6_AND_LATER.I_SYNC_FIFO_BRAM/U0/xst_fifo_generator/g
   convfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1_RAMD_D1_O> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <ETHERNET_dma/ETHERNET_dma/I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SCATTER_G
   ATHER_MODE.I_S2MM_SG_IF/updt_desc_reg0<1>> is incomplete. The signal does not
   drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <axi4_0/axi4_0/si_converter_bank/gen_conv_slot[5].clock_conv_inst/gen_conv_wr
   ite_ch.gen_w_async.asyncfifo_w/fifo_gen_inst/U0/xst_fifo_generator/gconvfifo.
   rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM2_RAMD_D1_O> is incomplete.
   The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <axi4_0/axi4_0/si_converter_bank/gen_conv_slot[5].clock_conv_inst/gen_conv_wr
   ite_ch.gen_w_async.asyncfifo_w/fifo_gen_inst/U0/xst_fifo_generator/gconvfifo.
   rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1_RAMA_D1_DPO> is incomplete.
   The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <axi4_0/axi4_0/si_converter_bank/gen_conv_slot[5].clock_conv_inst/gen_conv_wr
   ite_ch.gen_w_async.asyncfifo_w/fifo_gen_inst/U0/xst_fifo_generator/gconvfifo.
   rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1_RAMD_D1_O> is incomplete.
   The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <axi4_0_S_AWADDR<189>> is incomplete.
   The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <axi4_0_S_AWADDR<187>> is incomplete.
   The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <ETHERNET_dma/ETHERNET_dma/GEN_SG_ENGINE.I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPD
   ATE_QUEUE/GEN_CH1_UPDATE_Q_IF.GEN_CH1_QUEUE.I_CH1_UPDT_DESC_QUEUE/GEN_Q_FOR_S
   YNC.I_UPDT_STS_FIFO/V6_S6_AND_LATER.I_SYNC_FIFO_BRAM/U0/xst_fifo_generator/gc
   onvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM5_RAMD_D1_O> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <ETHERNET_dma/ETHERNET_dma/GEN_SG_ENGINE.I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPD
   ATE_QUEUE/GEN_CH1_UPDATE_Q_IF.GEN_CH1_QUEUE.I_CH1_UPDT_DESC_QUEUE/GEN_Q_FOR_S
   YNC.I_UPDT_STS_FIFO/V6_S6_AND_LATER.I_SYNC_FIFO_BRAM/U0/xst_fifo_generator/gc
   onvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM4_RAMD_D1_O> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <ETHERNET/ETHERNET/I_EMBEDDED_TOP/RCV_INTFCE_I/RX_AXISTREAM_IF_I/ELASTIC_FIFO
   /I_BASIC_SFIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.me
   m/gdm.dm/Mram_RAM4_RAMD_D1_O> is incomplete. The signal does not drive any
   load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <ETHERNET/ETHERNET/I_EMBEDDED_TOP/RCV_INTFCE_I/RX_AXISTREAM_IF_I/ELASTIC_FIFO
   /I_BASIC_SFIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.me
   m/gdm.dm/Mram_RAM5_RAMD_D1_O> is incomplete. The signal does not drive any
   load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <ETHERNET_dma/ETHERNET_dma/I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_STS_STREA
   M.I_S2MM_STS_STREAM/GEN_SYNC_FIFO.I_STSSTRM_FIFO/V6_S6_AND_LATER.I_SYNC_FIFO_
   BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/M
   ram_RAM4_RAMD_D1_O> is incomplete. The signal does not drive any load pins in
   the design.
WARNING:PhysDesignRules:367 - The signal
   <ETHERNET_dma/ETHERNET_dma/I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_STS_STREA
   M.I_S2MM_STS_STREAM/GEN_SYNC_FIFO.I_STSSTRM_FIFO/V6_S6_AND_LATER.I_SYNC_FIFO_
   BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/M
   ram_RAM5_RAMD_D1_O> is incomplete. The signal does not drive any load pins in
   the design.
WARNING:PhysDesignRules:367 - The signal
   <ETHERNET_dma/ETHERNET_dma/I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_STS_STREA
   M.I_S2MM_STS_STREAM/GEN_SYNC_FIFO.I_STSSTRM_FIFO/V6_S6_AND_LATER.I_SYNC_FIFO_
   BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/M
   ram_RAM2_RAMD_D1_O> is incomplete. The signal does not drive any load pins in
   the design.
WARNING:PhysDesignRules:367 - The signal
   <ETHERNET_dma/ETHERNET_dma/I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_STS_STREA
   M.I_S2MM_STS_STREAM/GEN_SYNC_FIFO.I_STSSTRM_FIFO/V6_S6_AND_LATER.I_SYNC_FIFO_
   BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/M
   ram_RAM3_RAMD_D1_O> is incomplete. The signal does not drive any load pins in
   the design.
WARNING:PhysDesignRules:367 - The signal
   <ETHERNET_dma/ETHERNET_dma/GEN_SG_ENGINE.I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPD
   ATE_QUEUE/GEN_CH1_UPDATE_Q_IF.GEN_CH1_QUEUE.I_CH1_UPDT_DESC_QUEUE/GEN_Q_FOR_S
   YNC.I_UPDT_STS_FIFO/V6_S6_AND_LATER.I_SYNC_FIFO_BRAM/U0/xst_fifo_generator/gc
   onvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1_RAMD_D1_O> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <ETHERNET_dma/ETHERNET_dma/GEN_SG_ENGINE.I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPD
   ATE_QUEUE/GEN_CH1_UPDATE_Q_IF.GEN_CH1_QUEUE.I_CH1_UPDT_DESC_QUEUE/GEN_Q_FOR_S
   YNC.I_UPDT_STS_FIFO/V6_S6_AND_LATER.I_SYNC_FIFO_BRAM/U0/xst_fifo_generator/gc
   onvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM3_RAMD_D1_O> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <ETHERNET_dma/ETHERNET_dma/GEN_SG_ENGINE.I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPD
   ATE_QUEUE/GEN_CH1_UPDATE_Q_IF.GEN_CH1_QUEUE.I_CH1_UPDT_DESC_QUEUE/GEN_Q_FOR_S
   YNC.I_UPDT_STS_FIFO/V6_S6_AND_LATER.I_SYNC_FIFO_BRAM/U0/xst_fifo_generator/gc
   onvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM2_RAMD_D1_O> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <ETHERNET/ETHERNET/I_EMBEDDED_TOP/RCV_INTFCE_I/RX_AXISTREAM_IF_I/ELASTIC_FIFO
   /I_BASIC_SFIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.me
   m/gdm.dm/Mram_RAM2_RAMD_D1_O> is incomplete. The signal does not drive any
   load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <ETHERNET/ETHERNET/I_EMBEDDED_TOP/RCV_INTFCE_I/RX_AXISTREAM_IF_I/ELASTIC_FIFO
   /I_BASIC_SFIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.me
   m/gdm.dm/Mram_RAM1_RAMD_D1_O> is incomplete. The signal does not drive any
   load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <ETHERNET/ETHERNET/I_EMBEDDED_TOP/RCV_INTFCE_I/RX_AXISTREAM_IF_I/ELASTIC_FIFO
   /I_BASIC_SFIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.me
   m/gdm.dm/Mram_RAM6_RAMD_D1_O> is incomplete. The signal does not drive any
   load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <ETHERNET/ETHERNET/I_EMBEDDED_TOP/RCV_INTFCE_I/RX_AXISTREAM_IF_I/ELASTIC_FIFO
   /I_BASIC_SFIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.me
   m/gdm.dm/Mram_RAM3_RAMD_D1_O> is incomplete. The signal does not drive any
   load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <ETHERNET_dma/ETHERNET_dma/I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_STS_STREA
   M.I_S2MM_STS_STREAM/GEN_SYNC_FIFO.I_STSSTRM_FIFO/V6_S6_AND_LATER.I_SYNC_FIFO_
   BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/M
   ram_RAM1_RAMD_D1_O> is incomplete. The signal does not drive any load pins in
   the design.
WARNING:PhysDesignRules:1362 - Unexpected programming for comp
   fmc150_if_dma_0/fmc150_if_dma_0/USER_LOGIC_I/cmp_fmc150_testbench/cmp_dac_if/
   dac_data[2].oserdes_data with TRISTATE_WIDTH. DATA_RATE_TQ set DDR expects
   TRISTATE_WIDTH to be set 4. 
WARNING:PhysDesignRules:1362 - Unexpected programming for comp
   fmc150_if_dma_0/fmc150_if_dma_0/USER_LOGIC_I/cmp_fmc150_testbench/cmp_dac_if/
   dac_data[3].oserdes_data with TRISTATE_WIDTH. DATA_RATE_TQ set DDR expects
   TRISTATE_WIDTH to be set 4. 
WARNING:PhysDesignRules:1362 - Unexpected programming for comp
   fmc150_if_dma_0/fmc150_if_dma_0/USER_LOGIC_I/cmp_fmc150_testbench/cmp_dac_if/
   dac_data[4].oserdes_data with TRISTATE_WIDTH. DATA_RATE_TQ set DDR expects
   TRISTATE_WIDTH to be set 4. 
WARNING:PhysDesignRules:1362 - Unexpected programming for comp
   fmc150_if_dma_0/fmc150_if_dma_0/USER_LOGIC_I/cmp_fmc150_testbench/cmp_dac_if/
   dac_data[5].oserdes_data with TRISTATE_WIDTH. DATA_RATE_TQ set DDR expects
   TRISTATE_WIDTH to be set 4. 
WARNING:PhysDesignRules:1362 - Unexpected programming for comp
   fmc150_if_dma_0/fmc150_if_dma_0/USER_LOGIC_I/cmp_fmc150_testbench/cmp_dac_if/
   dac_data[6].oserdes_data with TRISTATE_WIDTH. DATA_RATE_TQ set DDR expects
   TRISTATE_WIDTH to be set 4. 
WARNING:PhysDesignRules:1362 - Unexpected programming for comp
   fmc150_if_dma_0/fmc150_if_dma_0/USER_LOGIC_I/cmp_fmc150_testbench/cmp_dac_if/
   dac_data[0].oserdes_data with TRISTATE_WIDTH. DATA_RATE_TQ set DDR expects
   TRISTATE_WIDTH to be set 4. 
WARNING:PhysDesignRules:1362 - Unexpected programming for comp
   fmc150_if_dma_0/fmc150_if_dma_0/USER_LOGIC_I/cmp_fmc150_testbench/cmp_dac_if/
   dac_data[7].oserdes_data with TRISTATE_WIDTH. DATA_RATE_TQ set DDR expects
   TRISTATE_WIDTH to be set 4. 
WARNING:PhysDesignRules:1362 - Unexpected programming for comp
   fmc150_if_dma_0/fmc150_if_dma_0/USER_LOGIC_I/cmp_fmc150_testbench/cmp_dac_if/
   dac_data[1].oserdes_data with TRISTATE_WIDTH. DATA_RATE_TQ set DDR expects
   TRISTATE_WIDTH to be set 4. 
WARNING:PhysDesignRules:1362 - Unexpected programming for comp
   fmc150_if_dma_0/fmc150_if_dma_0/USER_LOGIC_I/cmp_fmc150_testbench/cmp_dac_if/
   oserdes_clock with TRISTATE_WIDTH. DATA_RATE_TQ set DDR expects
   TRISTATE_WIDTH to be set 4. 
WARNING:PhysDesignRules:1362 - Unexpected programming for comp
   fmc150_if_dma_0/fmc150_if_dma_0/USER_LOGIC_I/cmp_fmc150_testbench/cmp_dac_if/
   oserdes_frame with TRISTATE_WIDTH. DATA_RATE_TQ set DDR expects
   TRISTATE_WIDTH to be set 4. 
WARNING:PhysDesignRules:2045 - The MMCM_ADV block
   <clock_generator_0/clock_generator_0/MMCM0_INST/MMCM_ADV_inst> has CLKOUT
   pins that do not drive the same kind of BUFFER load. Routing from the
   different buffer types will not be phase aligned. 
DRC detected 0 errors and 176 warnings.  Please see the previously displayed
individual error or warning messages for more details.
INFO:Security:56 - Part 'xc6vlx240t' is not a WebPack part.
WARNING:Security:9b - No 'ISE' feature version 2012.01 was available for part
'xc6vlx240t'.
WARNING:Security:42 - Your software subscription period has lapsed. Your current
version of Xilinx tools will continue to function, but you no longer qualify for
Xilinx software updates or new releases.
WARNING:Security:42 - Your software subscription period has lapsed. Your current
version of Xilinx tools will continue to function, but you no longer qualify for
Xilinx software updates or new releases.

Creating bit map...
Saving bit stream in "system.bit".
Bitstream generation is complete.
Done!

********************************************************************************
At Local date and time: Wed Aug 01 13:23:16 2012
 xsdk.exe -hwspec D:\LR\Xilinx_projects\ML605_System_fmc150_testbench13_ext_clock_BPM_ADC_DDC_DMA\SDK\SDK_Export\hw\system.xml started...
Xilinx Software Development Kit
Xilinx EDK 13.4 Build EDK_O.87xd
Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved.
Done!

********************************************************************************
At Local date and time: Thu Aug 02 10:41:32 2012
 make -f system.make clean started...
rm -f implementation/system.ngc
rm -f platgen.log
rm -f __xps/ise/_xmsgs/platgen.xmsgs
rm -f implementation/system.bmm
rm -rf implementation/cache
rm -f implementation/system.bit
rm -f implementation/system.ncd
rm -f implementation/system_bd.bmm 
rm -f implementation/system_map.ncd 
rm -f implementation/download.bit 
rm -f __xps/system_bits
rm -rf implementation synthesis xst hdl
rm: cannot remove directory `implementation': Permission denied
make: *** [hwclean] Error 1
Done!

********************************************************************************
At Local date and time: Thu Aug 02 10:42:16 2012
 make -f system.make clean started...
rm -f implementation/system.ngc
rm -f platgen.log
rm -f __xps/ise/_xmsgs/platgen.xmsgs
rm -f implementation/system.bmm
rm -rf implementation/cache
rm -f implementation/system.bit
rm -f implementation/system.ncd
rm -f implementation/system_bd.bmm 
rm -f implementation/system_map.ncd 
rm -f implementation/download.bit 
rm -f __xps/system_bits
rm -rf implementation synthesis xst hdl
rm -rf xst.srp system.srp
rm -f __xps/ise/_xmsgs/bitinit.xmsgs
rm -rf SDK
rm -rf __xps/ps7_instance.mhs
rm -rf simulation/behavioral
rm -f simgen.log
rm -f __xps/ise/_xmsgs/simgen.xmsgs
rm -f _impact.cmd
Done!

********************************************************************************
At Local date and time: Thu Aug 02 10:43:10 2012
 make -f system.make netlistclean started...
rm -f implementation/system.ngc
rm -f platgen.log
rm -f __xps/ise/_xmsgs/platgen.xmsgs
rm -f implementation/system.bmm
rm -rf implementation/cache
Done!

********************************************************************************
At Local date and time: Thu Aug 02 10:43:14 2012
 make -f system.make hwclean started...
rm -f implementation/system.ngc
rm -f platgen.log
rm -f __xps/ise/_xmsgs/platgen.xmsgs
rm -f implementation/system.bmm
rm -rf implementation/cache
rm -f implementation/system.bit
rm -f implementation/system.ncd
rm -f implementation/system_bd.bmm 
rm -f implementation/system_map.ncd 
rm -f implementation/download.bit 
rm -f __xps/system_bits
rm -rf implementation synthesis xst hdl
rm -rf xst.srp system.srp
rm -f __xps/ise/_xmsgs/bitinit.xmsgs
rm -rf SDK
rm -rf __xps/ps7_instance.mhs
Done!

********************************************************************************
At Local date and time: Thu Aug 02 10:43:20 2012
 make -f system.make bitsclean started...
rm -f implementation/system.bit
rm -f implementation/system.ncd
rm -f implementation/system_bd.bmm 
rm -f implementation/system_map.ncd 
rm -f implementation/download.bit 
rm -f __xps/system_bits
Done!

********************************************************************************
At Local date and time: Thu Aug 02 10:43:45 2012
 make -f system.make exporttosdk started...
IF NOT EXIST "SDK\SDK_Export\hw" @mkdir "SDK\SDK_Export\hw"
psf2Edward -inp system.xmp -exit_on_error -dont_add_loginfo -edwver 1.2 -xml SDK\SDK_Export\hw/system.xml 
Release 13.4 - psf2Edward EDK_O.87xd (nt)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.

Checking platform configuration ...
IPNAME: lmb_v10, INSTANCE: microblaze_0_ilmb - 1 master(s) : 1 slave(s) 
IPNAME: lmb_v10, INSTANCE: microblaze_0_dlmb - 1 master(s) : 1 slave(s) 
IPNAME: axi_interconnect, INSTANCE: axi4lite_0 - 1 master(s) : 12 slave(s) 
IPNAME: axi_interconnect, INSTANCE: axi4_0 - 7 master(s) : 1 slave(s) 

Checking port drivers...
WARNING:EDK:4058 - INSTANCE: ETHERNET_dma, BUS_INTERFACE: M_AXI_SG -  is not
   connected to any slave. 
WARNING:EDK:4058 - INSTANCE: ETHERNET_dma, BUS_INTERFACE: M_AXI_MM2S -  is not
   connected to any slave. 
WARNING:EDK:4058 - INSTANCE: ETHERNET_dma, BUS_INTERFACE: M_AXI_S2MM -  is not
   connected to any slave. 
WARNING:EDK:4058 - INSTANCE: XBPM_DDC_dma, BUS_INTERFACE: M_AXI_S2MM -  is not
   connected to any slave. 

Performing Clock DRCs...

Performing Reset DRCs...

Overriding system level properties...
WARNING:EDK:4181 - PORT: mm2s_prmry_reset_out_n, CONNECTOR: RESET_OUT_N -
   floating connection -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_dma_v5_00_a\data
   \axi_dma_v2_1_0.mpd line 210 
WARNING:EDK:4181 - PORT: mm2s_cntrl_reset_out_n, CONNECTOR: RESET_OUT_N -
   floating connection -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_dma_v5_00_a\data
   \axi_dma_v2_1_0.mpd line 216 
WARNING:EDK:4181 - PORT: s2mm_prmry_reset_out_n, CONNECTOR: RESET_OUT_N -
   floating connection -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_dma_v5_00_a\data
   \axi_dma_v2_1_0.mpd line 238 
WARNING:EDK:4181 - PORT: s2mm_sts_reset_out_n, CONNECTOR: RESET_OUT_N - floating
   connection -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_dma_v5_00_a\data
   \axi_dma_v2_1_0.mpd line 244 
WARNING:EDK:4181 - PORT: mm2s_prmry_reset_out_n, CONNECTOR: RESET_OUT_N -
   floating connection -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_dma_v5_00_a\data
   \axi_dma_v2_1_0.mpd line 210 
WARNING:EDK:4181 - PORT: mm2s_cntrl_reset_out_n, CONNECTOR: RESET_OUT_N -
   floating connection -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_dma_v5_00_a\data
   \axi_dma_v2_1_0.mpd line 216 
WARNING:EDK:4181 - PORT: s2mm_prmry_reset_out_n, CONNECTOR: RESET_OUT_N -
   floating connection -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_dma_v5_00_a\data
   \axi_dma_v2_1_0.mpd line 238 
WARNING:EDK:4181 - PORT: s2mm_sts_reset_out_n, CONNECTOR: RESET_OUT_N - floating
   connection -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_dma_v5_00_a\data
   \axi_dma_v2_1_0.mpd line 244 

INFO: Setting C_RANGE_CHECK = ON for axi_interconnect axi4lite_0.

INFO: Setting C_RANGE_CHECK = OFF for axi_interconnect axi4_0; no DECERR
checking will be performed.

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...
Invoking MIG ...
MIG returned 0

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...
Chipscope Integrate Controller, instance 'chipscope_icon', exists in System 
Chipscope Integrate Controller, instance 'chipscope_icon', exists in System 
Chipscope Integrate Controller, instance 'chipscope_icon', exists in System 
Conversion to XML complete.
xdsgen -inp system.xmp -report SDK\SDK_Export\hw/system.html  -make_docs_local
Release 13.4 - xdsgen EDK_O.87xd (nt)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.
Generated Block Diagram.
Rasterizing proc_sys_reset_0.jpg.....
Rasterizing microblaze_0_intc.jpg.....
Rasterizing microblaze_0_ilmb.jpg.....
Rasterizing microblaze_0_i_bram_ctrl.jpg.....
Rasterizing microblaze_0_dlmb.jpg.....
Rasterizing microblaze_0_d_bram_ctrl.jpg.....
Rasterizing microblaze_0_bram_block.jpg.....
Rasterizing microblaze_0.jpg.....
Rasterizing debug_module.jpg.....
Rasterizing clock_generator_0.jpg.....
Rasterizing bpm_ddc_0.jpg.....
Rasterizing axi_timer_0.jpg.....
Rasterizing axi4lite_0.jpg.....
Rasterizing axi4_0.jpg.....
Rasterizing SysACE_CompactFlash.jpg.....
Rasterizing RS232_Uart_1.jpg.....
Rasterizing LEDs_8Bits.jpg.....
Rasterizing ETHERNET_dma.jpg.....
org.apache.batik.transcoder.TranscoderException: nul
Enclosed Exception
file:/D:/LR/Xilinx_projects/ML605_System_fmc150_testbench13_ext_clock_BPM_ADC_DD
C_DMA/__xps/.dswkshop/ETHERNET_dma.svg:-
Cannot find the referenced element
"#AXIS_busconn_TARGET
specified on the element <use> - may be a problem of id
	at org.apache.batik.transcoder.SVGAbstractTranscoder.transcode(Unknown Source)
	at org.apache.batik.transcoder.image.ImageTranscoder.transcode(Unknown Source)
	at org.apache.batik.transcoder.XMLAbstractTranscoder.transcode(Unknown Source)
	at org.apache.batik.transcoder.SVGAbstractTranscoder.transcode(Unknown Source)
	at MdtSvgDiag_Rasterize._rasterizeIMG(MdtSvgDiag_Rasterize.java:156)
	at MdtSvgDiag_Rasterize.batchMode(MdtSvgDiag_Rasterize.java:91)
	at MdtSvgDiag_Rasterize.main(MdtSvgDiag_Rasterize.java:24)
Report generated.
Report generation completed.
"****************************************************"
"Creating system netlist for hardware specification.."
"****************************************************"
platgen -p xc6vlx240tff1156-1 -lang vhdl -intstyle default    -msg __xps/ise/xmsgprops.lst system.mhs

Release 13.4 - platgen Xilinx EDK 13.4 Build EDK_O.87xd
 (nt)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.


Command Line: platgen -p xc6vlx240tff1156-1 -lang vhdl -intstyle default -msg
__xps/ise/xmsgprops.lst system.mhs 

WARNING:EDK - INFO:Security:71 - If a license for part 'xc6vlx240t' is
   available, it will be possible to use 'XPS_TDP' instead of 'XPS'.
   WARNING:Security:42 - Your software subscription period has lapsed. Your
   current version of Xilinx tools will continue to function, but you no longer
   qualify for Xilinx software updates or new releases.


Parse
D:/LR/Xilinx_projects/ML605_System_fmc150_testbench13_ext_clock_BPM_ADC_DDC_DMA/
system.mhs ...

Read MPD definitions ...

Overriding IP level properties ...
INFO:EDK:4130 - IPNAME: axi_intc, INSTANCE:microblaze_0_intc - tcl is overriding
   PARAMETER C_NUM_INTR_INPUTS value to 8 -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_intc_v1_01_a\dat
   a\axi_intc_v2_1_0.mpd line 80 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ENDIANNESS value to 1 -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_20_b\d
   ata\microblaze_v2_1_0.mpd line 195 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ICACHE_USE_FSL value to 0 -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_20_b\d
   ata\microblaze_v2_1_0.mpd line 334 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_DCACHE_USE_FSL value to 0 -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_20_b\d
   ata\microblaze_v2_1_0.mpd line 364 
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi4lite_0 - tcl is
   overriding PARAMETER C_BASEFAMILY value to virtex6 -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   05_a\data\axi_interconnect_v2_1_0.mpd line 78 
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi4_0 - tcl is overriding
   PARAMETER C_BASEFAMILY value to virtex6 -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   05_a\data\axi_interconnect_v2_1_0.mpd line 78 
INFO:EDK:4130 - IPNAME: axi_v6_ddrx, INSTANCE:DDR3_SDRAM - tcl is overriding
   PARAMETER C_IODELAY_GRP value to DDR3_SDRAM -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_v6_ddrx_v1_05_a\
   data\axi_v6_ddrx_v2_1_0.mpd line 84 
INFO:EDK:4130 - IPNAME: axi_dma, INSTANCE:XBPM_DDC_dma - tcl is overriding
   PARAMETER C_PRMRY_IS_ACLK_ASYNC value to 1 -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_dma_v5_00_a\data
   \axi_dma_v2_1_0.mpd line 85 
INFO:EDK:4130 - IPNAME: axi_dma, INSTANCE:XBPM_ADC_dma - tcl is overriding
   PARAMETER C_PRMRY_IS_ACLK_ASYNC value to 1 -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_dma_v5_00_a\data
   \axi_dma_v2_1_0.mpd line 85 

Computing clock values...
INFO:EDK:740 - Cannot determine the input clock associated with port :
   microblaze_0_i_bram_ctrl:BRAM_Clk_A. Clock DRCs will not be performed on this
   core and cores connected to it. 
INFO:EDK:740 - Cannot determine the input clock associated with port :
   microblaze_0_d_bram_ctrl:BRAM_Clk_A. Clock DRCs will not be performed on this
   core and cores connected to it. 
INFO:EDK:3716 - IPNAME: axi_dma, INSTANCE: XBPM_DDC_dma - Tools are updating the
   value of the parameter C_INTERCONNECT_M_AXI_S2MM_IS_ACLK_ASYNC to '1'. 
INFO:EDK:3716 - IPNAME: axi_dma, INSTANCE: XBPM_ADC_dma - Tools are updating the
   value of the parameter C_INTERCONNECT_M_AXI_S2MM_IS_ACLK_ASYNC to '1'. 
WARNING:EDK:4058 - INSTANCE: ETHERNET_dma, BUS_INTERFACE: M_AXI_SG -  is not
   connected to any slave. 
WARNING:EDK:4058 - INSTANCE: ETHERNET_dma, BUS_INTERFACE: M_AXI_MM2S -  is not
   connected to any slave. 
WARNING:EDK:4058 - INSTANCE: ETHERNET_dma, BUS_INTERFACE: M_AXI_S2MM -  is not
   connected to any slave. 
WARNING:EDK:4058 - INSTANCE: XBPM_DDC_dma, BUS_INTERFACE: M_AXI_S2MM -  is not
   connected to any slave. 

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor microblaze_0
  (0000000000-0x00001fff) microblaze_0_d_bram_ctrl	microblaze_0_dlmb
  (0000000000-0x00001fff) microblaze_0_i_bram_ctrl	microblaze_0_ilmb
  (0x40000000-0x4000ffff) LEDs_8Bits	axi4lite_0
  (0x40600000-0x4060ffff) RS232_Uart_1	axi4lite_0
  (0x41200000-0x4120ffff) microblaze_0_intc	axi4lite_0
  (0x41240000-0x4127ffff) ETHERNET	axi4lite_0
  (0x41400000-0x4140ffff) debug_module	axi4lite_0
  (0x41800000-0x4180ffff) SysACE_CompactFlash	axi4lite_0
  (0x41c00000-0x41c0ffff) axi_timer_0	axi4lite_0
  (0x41e00000-0x41e0ffff) XBPM_DDC_dma	axi4lite_0
  (0x41e20000-0x41e2ffff) ETHERNET_dma	axi4lite_0
  (0x41e40000-0x41e4ffff) XBPM_ADC_dma	axi4lite_0
  (0x71000000-0x7100ffff) fmc150_if_dma_0	axi4lite_0
  (0x7e820000-0x7e82ffff) bpm_ddc_0	axi4lite_0
  (0xc0000000-0xcfffffff) DDR3_SDRAM	axi4_0
INFO:EDK:4130 - IPNAME: lmb_v10, INSTANCE:microblaze_0_ilmb - tool is overriding
   PARAMETER C_LMB_NUM_SLAVES value to 1 -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v2_00_b\data
   \lmb_v10_v2_1_0.mpd line 80 
INFO:EDK:4130 - IPNAME: lmb_v10, INSTANCE:microblaze_0_dlmb - tool is overriding
   PARAMETER C_LMB_NUM_SLAVES value to 1 -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v2_00_b\data
   \lmb_v10_v2_1_0.mpd line 80 
INFO:EDK:4130 - IPNAME: bram_block, INSTANCE:microblaze_0_bram_block - tool is
   overriding PARAMETER C_MEMSIZE value to 0x2000 -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\d
   ata\bram_block_v2_1_0.mpd line 76 

Checking platform address map ...

Checking platform configuration ...
IPNAME: lmb_v10, INSTANCE: microblaze_0_ilmb - 1 master(s) : 1 slave(s) 
IPNAME: lmb_v10, INSTANCE: microblaze_0_dlmb - 1 master(s) : 1 slave(s) 
IPNAME: axi_interconnect, INSTANCE: axi4lite_0 - 1 master(s) : 12 slave(s) 
IPNAME: axi_interconnect, INSTANCE: axi4_0 - 7 master(s) : 1 slave(s) 

Checking port drivers...
WARNING:EDK:4181 - PORT: mm2s_prmry_reset_out_n, CONNECTOR: RESET_OUT_N -
   floating connection -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_dma_v5_00_a\data
   \axi_dma_v2_1_0.mpd line 210 
WARNING:EDK:4181 - PORT: mm2s_cntrl_reset_out_n, CONNECTOR: RESET_OUT_N -
   floating connection -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_dma_v5_00_a\data
   \axi_dma_v2_1_0.mpd line 216 
WARNING:EDK:4181 - PORT: s2mm_prmry_reset_out_n, CONNECTOR: RESET_OUT_N -
   floating connection -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_dma_v5_00_a\data
   \axi_dma_v2_1_0.mpd line 238 
WARNING:EDK:4181 - PORT: s2mm_sts_reset_out_n, CONNECTOR: RESET_OUT_N - floating
   connection -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_dma_v5_00_a\data
   \axi_dma_v2_1_0.mpd line 244 
WARNING:EDK:4181 - PORT: mm2s_prmry_reset_out_n, CONNECTOR: RESET_OUT_N -
   floating connection -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_dma_v5_00_a\data
   \axi_dma_v2_1_0.mpd line 210 
WARNING:EDK:4181 - PORT: mm2s_cntrl_reset_out_n, CONNECTOR: RESET_OUT_N -
   floating connection -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_dma_v5_00_a\data
   \axi_dma_v2_1_0.mpd line 216 
WARNING:EDK:4181 - PORT: s2mm_prmry_reset_out_n, CONNECTOR: RESET_OUT_N -
   floating connection -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_dma_v5_00_a\data
   \axi_dma_v2_1_0.mpd line 238 
WARNING:EDK:4181 - PORT: s2mm_sts_reset_out_n, CONNECTOR: RESET_OUT_N - floating
   connection -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_dma_v5_00_a\data
   \axi_dma_v2_1_0.mpd line 244 

Performing Clock DRCs...

Performing Reset DRCs...

Overriding system level properties...
INFO:EDK:4130 - IPNAME: axi_intc, INSTANCE:microblaze_0_intc - tcl is overriding
   PARAMETER C_KIND_OF_INTR value to 0b11111111111111111111111110000000 -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_intc_v1_01_a\dat
   a\axi_intc_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: axi_intc, INSTANCE:microblaze_0_intc - tcl is overriding
   PARAMETER C_KIND_OF_EDGE value to 0b11111111111111111111111111111111 -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_intc_v1_01_a\dat
   a\axi_intc_v2_1_0.mpd line 82 
INFO:EDK:4130 - IPNAME: axi_intc, INSTANCE:microblaze_0_intc - tcl is overriding
   PARAMETER C_KIND_OF_LVL value to 0b11111111111111111111111111111111 -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_intc_v1_01_a\dat
   a\axi_intc_v2_1_0.mpd line 83 
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:microblaze_0_i_bram_ctrl -
   tcl is overriding PARAMETER C_MASK value to 0x40000000 -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v3
   _00_b\data\lmb_bram_if_cntlr_v2_1_0.mpd line 87 
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:microblaze_0_d_bram_ctrl -
   tcl is overriding PARAMETER C_MASK value to 0x40000000 -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v3
   _00_b\data\lmb_bram_if_cntlr_v2_1_0.mpd line 87 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_D_AXI value to 1 -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_20_b\d
   ata\microblaze_v2_1_0.mpd line 228 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ADDR_TAG_BITS value to 15 -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_20_b\d
   ata\microblaze_v2_1_0.mpd line 332 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_DCACHE_ADDR_TAG value to 15 -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_20_b\d
   ata\microblaze_v2_1_0.mpd line 362 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_INTERRUPT value to 1 -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_20_b\d
   ata\microblaze_v2_1_0.mpd line 396 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_EXT_BRK value to 1 -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_20_b\d
   ata\microblaze_v2_1_0.mpd line 397 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_EXT_NM_BRK value to 1 -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_20_b\d
   ata\microblaze_v2_1_0.mpd line 398 

INFO: Setting C_RANGE_CHECK = ON for axi_interconnect axi4lite_0.
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi4lite_0 - tcl is
   overriding PARAMETER C_RANGE_CHECK value to 1 -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   05_a\data\axi_interconnect_v2_1_0.mpd line 146 

INFO: Setting C_RANGE_CHECK = OFF for axi_interconnect axi4_0; no DECERR
checking will be performed.
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi4_0 - tcl is overriding
   PARAMETER C_RANGE_CHECK value to 0 -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   05_a\data\axi_interconnect_v2_1_0.mpd line 146 
INFO:EDK:4130 - IPNAME: chipscope_icon, INSTANCE:chipscope_icon_0 - tcl is
   overriding PARAMETER C_SYSTEM_CONTAINS_MDM value to 1 -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\chipscope_icon_v1_06
   _a\data\chipscope_icon_v2_1_0.mpd line 80 

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...
Invoking MIG ...
MIG returned 0

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...
Chipscope Integrate Controller, instance 'chipscope_icon', exists in System 
Chipscope Integrate Controller, instance 'chipscope_icon', exists in System 
Chipscope Integrate Controller, instance 'chipscope_icon', exists in System 

Running UPDATE Tcl procedures for OPTION PLATGEN_SYSLEVEL_UPDATE_PROC...
INFO: Setting timing constaints for microblaze_0_ilmb.
INFO: The microblaze_0_ilmb core has constraints automatically generated by XPS
in implementation/microblaze_0_ilmb_wrapper/microblaze_0_ilmb_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: Setting timing constaints for microblaze_0_dlmb.
INFO: The microblaze_0_dlmb core has constraints automatically generated by XPS
in implementation/microblaze_0_dlmb_wrapper/microblaze_0_dlmb_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: Setting timing constaints for microblaze_0.
INFO: The microblaze_0 core has constraints automatically generated by XPS in
implementation/microblaze_0_wrapper/microblaze_0_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: No synchronous clock conversions in axi_interconnect axi4lite_0.
INFO: No asynchronous clock conversions in axi_interconnect axi4lite_0.
INFO: Generating core-level timing constraints for synchronous clock conversions
in axi_interconnect axi4_0.
INFO: Generating core-level timing constraints for asynchronous clock
conversions in axi_interconnect axi4_0.
INFO: The SysACE_CompactFlash core has constraints automatically generated by
XPS in
implementation/sysace_compactflash_wrapper/sysace_compactflash_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The SysACE_CompactFlash core has constraints automatically generated by
XPS in
implementation/sysace_compactflash_wrapper/sysace_compactflash_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.


Modify defaults ...

Creating stub ...

Processing licensed instances ...
Completion time: 0.00 seconds

Creating hardware output directories ...

Managing hardware (BBD-specified) netlist files ...
IPNAME:bpm_ddc INSTANCE:bpm_ddc_0 -
D:\LR\Xilinx_projects\ML605_System_fmc150_testbench13_ext_clock_BPM_ADC_DDC_DMA\
system.mhs line 248 - Copying (BBD-specified) netlist files.
IPNAME:chipscope_icon INSTANCE:chipscope_icon_0 -
D:\LR\Xilinx_projects\ML605_System_fmc150_testbench13_ext_clock_BPM_ADC_DDC_DMA\
system.mhs line 510 - Copying (BBD-specified) netlist files.
IPNAME:chipscope_ila INSTANCE:chipscope_ila_1 -
D:\LR\Xilinx_projects\ML605_System_fmc150_testbench13_ext_clock_BPM_ADC_DDC_DMA\
system.mhs line 519 - Copying (BBD-specified) netlist files.
IPNAME:chipscope_ila INSTANCE:chipscope_ila_0 -
D:\LR\Xilinx_projects\ML605_System_fmc150_testbench13_ext_clock_BPM_ADC_DDC_DMA\
system.mhs line 532 - Copying (BBD-specified) netlist files.
IPNAME:fmc150_if_dma INSTANCE:fmc150_if_dma_0 -
D:\LR\Xilinx_projects\ML605_System_fmc150_testbench13_ext_clock_BPM_ADC_DDC_DMA\
system.mhs line 545 - Copying (BBD-specified) netlist files.
IPNAME:chipscope_ila INSTANCE:chipscope_ila_2 -
D:\LR\Xilinx_projects\ML605_System_fmc150_testbench13_ext_clock_BPM_ADC_DDC_DMA\
system.mhs line 632 - Copying (BBD-specified) netlist files.

Managing cache ...

Elaborating instances ...
IPNAME:bram_block INSTANCE:microblaze_0_bram_block -
D:\LR\Xilinx_projects\ML605_System_fmc150_testbench13_ext_clock_BPM_ADC_DDC_DMA\
system.mhs line 149 - elaborating IP
IPNAME:clock_generator INSTANCE:clock_generator_0 -
D:\LR\Xilinx_projects\ML605_System_fmc150_testbench13_ext_clock_BPM_ADC_DDC_DMA\
system.mhs line 197 - elaborating IP
ClkGen elaborate status: PASSED
----------------------------------------
IPNAME:chipscope_icon INSTANCE:chipscope_icon_0 -
D:\LR\Xilinx_projects\ML605_System_fmc150_testbench13_ext_clock_BPM_ADC_DDC_DMA\
system.mhs line 510 - elaborating IP
Created elaborate directory hdl/elaborate/chipscope_icon_0_v1_06_a/synhdl/vhdl/
Generating ChipScope core: chipscope_icon_0 ...
ChipScope Core Generator command: coregen.exe -b
D:/LR/Xilinx_projects/ML605_System_fmc150_testbench13_ext_clock_BPM_ADC_DDC_DMA/
implementation/chipscope_icon_0.xco
Release 13.4 - Xilinx CORE Generator O.87xd (nt)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.
All runtime messages will be recorded in
D:\LR\Xilinx_projects\ML605_System_fmc150_testbench13_ext_clock_BPM_ADC_DDC_DMA\
implementation\chipscope_icon_0_wrapper\coregen.log
Updating project device from '6vlx240t' to 'xc6vlx240t'.
Wrote CGP file for project 'coregen'.
Resolving generic values...
Finished resolving generic values.
Generating IP...
Configuring files for chipscope_icon_0 root...
Gathering HDL files for chipscope_icon_0 root...
Creating XST project for chipscope_icon_0...
Creating XST script file for chipscope_icon_0...
Creating XST instantiation file for chipscope_icon_0...
Running XST for chipscope_icon_0...
XST: HDL Parsing
XST: HDL Elaboration
XST: HDL Synthesis
XST: Advanced HDL Synthesis
XST: Low Level Synthesis
XST: Design Summary
Not generating VHDL wrapper
Not generating Verilog wrapper
Skipping VHDL instantiation template for chipscope_icon_0...
Skipping Verilog instantiation template for chipscope_icon_0...
Finished Generation.
Generating IP instantiation template...
Generating ASY schematic symbol...
Generating metadata file...
Generating ISE project...
XCO file found: chipscope_icon_0.xco
XMDF file found: chipscope_icon_0_xmdf.tcl
Adding
D:/LR/Xilinx_projects/ML605_System_fmc150_testbench13_ext_clock_BPM_ADC_DDC_DMA/
implementation/chipscope_icon_0_wrapper/tmp/_cg/chipscope_icon_0.asy -view all
-origin_type imported
Adding
D:/LR/Xilinx_projects/ML605_System_fmc150_testbench13_ext_clock_BPM_ADC_DDC_DMA/
implementation/chipscope_icon_0_wrapper/tmp/_cg/chipscope_icon_0.ngc -view all
-origin_type created
Checking file
"D:/LR/Xilinx_projects/ML605_System_fmc150_testbench13_ext_clock_BPM_ADC_DDC_DMA
/implementation/chipscope_icon_0_wrapper/tmp/_cg/chipscope_icon_0.ngc" for
project device match ...
File
"D:/LR/Xilinx_projects/ML605_System_fmc150_testbench13_ext_clock_BPM_ADC_DDC_DMA
/implementation/chipscope_icon_0_wrapper/tmp/_cg/chipscope_icon_0.ngc" device
information matches project device.
INFO:TclTasksC:2116 - The automatic calculation of top has been turned-off.
   Please set the new top explicitly by running the "project set top" command.
   To re-calculate the new top automatically, set the "Auto Implementation Top"
   property to true.
Top level has been set to "/chipscope_icon_0"
Generating README file...
Generating FLIST file...
Moving files to output directory...
Finished moving files to output directory
Saved CGP file for project 'coregen'.
*************************************************************
IPNAME:chipscope_ila INSTANCE:chipscope_ila_1 -
D:\LR\Xilinx_projects\ML605_System_fmc150_testbench13_ext_clock_BPM_ADC_DDC_DMA\
system.mhs line 519 - elaborating IP
Created elaborate directory hdl/elaborate/chipscope_ila_1_v1_05_a/synhdl/vhdl/
Generating ChipScope core: chipscope_ila_1 ...
ChipScope Core Generator command: coregen.exe -b
D:/LR/Xilinx_projects/ML605_System_fmc150_testbench13_ext_clock_BPM_ADC_DDC_DMA/
implementation/chipscope_ila_1.xco
Release 13.4 - Xilinx CORE Generator O.87xd (nt)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.
All runtime messages will be recorded in
D:\LR\Xilinx_projects\ML605_System_fmc150_testbench13_ext_clock_BPM_ADC_DDC_DMA\
implementation\chipscope_ila_1_wrapper\coregen.log
Updating project device from '6vlx240t' to 'xc6vlx240t'.
Wrote CGP file for project 'coregen'.
Resolving generic values...
Finished resolving generic values.
Generating IP...
Configuring files for chipscope_ila_1 root...
Gathering HDL files for chipscope_ila_1 root...
Creating XST project for chipscope_ila_1...
Creating XST script file for chipscope_ila_1...
Creating XST instantiation file for chipscope_ila_1...
Running XST for chipscope_ila_1...
XST: HDL Parsing
XST: HDL Elaboration
XST: HDL Synthesis
XST: Advanced HDL Synthesis
XST: Low Level Synthesis
XST: Design Summary
Not generating VHDL wrapper
Not generating Verilog wrapper
Skipping VHDL instantiation template for chipscope_ila_1...
Skipping Verilog instantiation template for chipscope_ila_1...
Finished Generation.
Generating IP instantiation template...
Generating ASY schematic symbol...
Generating metadata file...
Generating ISE project...
XCO file found: chipscope_ila_1.xco
XMDF file found: chipscope_ila_1_xmdf.tcl
WARNING:EDK - : chipscope_ila_1.vhd does not exist, will not be added to ISE
   project.

WARNING:EDK - : chipscope_ila_1.vho does not exist, will not be added to ISE
   project.

Adding
D:/LR/Xilinx_projects/ML605_System_fmc150_testbench13_ext_clock_BPM_ADC_DDC_DMA/
implementation/chipscope_ila_1_wrapper/tmp/_cg/chipscope_ila_1.asy -view all
-origin_type imported
Adding
D:/LR/Xilinx_projects/ML605_System_fmc150_testbench13_ext_clock_BPM_ADC_DDC_DMA/
implementation/chipscope_ila_1_wrapper/tmp/_cg/chipscope_ila_1.ngc -view all
-origin_type created
Checking file
"D:/LR/Xilinx_projects/ML605_System_fmc150_testbench13_ext_clock_BPM_ADC_DDC_DMA
/implementation/chipscope_ila_1_wrapper/tmp/_cg/chipscope_ila_1.ngc" for project
device match ...
File
"D:/LR/Xilinx_projects/ML605_System_fmc150_testbench13_ext_clock_BPM_ADC_DDC_DMA
/implementation/chipscope_ila_1_wrapper/tmp/_cg/chipscope_ila_1.ngc" device
information matches project device.
INFO:TclTasksC:2116 - The automatic calculation of top has been turned-off.
   Please set the new top explicitly by running the "project set top" command.
   To re-calculate the new top automatically, set the "Auto Implementation Top"
   property to true.
Top level has been set to "/chipscope_ila_1"
Generating README file...
Generating FLIST file...
Moving files to output directory...
Finished moving files to output directory
Saved CGP file for project 'coregen'.
*************************************************************
IPNAME:chipscope_ila INSTANCE:chipscope_ila_0 -
D:\LR\Xilinx_projects\ML605_System_fmc150_testbench13_ext_clock_BPM_ADC_DDC_DMA\
system.mhs line 532 - elaborating IP
Created elaborate directory hdl/elaborate/chipscope_ila_0_v1_05_a/synhdl/vhdl/
Generating ChipScope core: chipscope_ila_0 ...
ChipScope Core Generator command: coregen.exe -b
D:/LR/Xilinx_projects/ML605_System_fmc150_testbench13_ext_clock_BPM_ADC_DDC_DMA/
implementation/chipscope_ila_0.xco
Release 13.4 - Xilinx CORE Generator O.87xd (nt)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.
All runtime messages will be recorded in
D:\LR\Xilinx_projects\ML605_System_fmc150_testbench13_ext_clock_BPM_ADC_DDC_DMA\
implementation\chipscope_ila_0_wrapper\coregen.log
Updating project device from '6vlx240t' to 'xc6vlx240t'.
Wrote CGP file for project 'coregen'.
Resolving generic values...
Finished resolving generic values.
Generating IP...
Configuring files for chipscope_ila_0 root...
Gathering HDL files for chipscope_ila_0 root...
Creating XST project for chipscope_ila_0...
Creating XST script file for chipscope_ila_0...
Creating XST instantiation file for chipscope_ila_0...
Running XST for chipscope_ila_0...
XST: HDL Parsing
XST: HDL Elaboration
XST: HDL Synthesis
XST: Advanced HDL Synthesis
XST: Low Level Synthesis
XST: Design Summary
Not generating VHDL wrapper
Not generating Verilog wrapper
Skipping VHDL instantiation template for chipscope_ila_0...
Skipping Verilog instantiation template for chipscope_ila_0...
Finished Generation.
Generating IP instantiation template...
Generating ASY schematic symbol...
Generating metadata file...
Generating ISE project...
XCO file found: chipscope_ila_0.xco
XMDF file found: chipscope_ila_0_xmdf.tcl
WARNING:EDK - : chipscope_ila_0.vhd does not exist, will not be added to ISE
   project.

WARNING:EDK - : chipscope_ila_0.vho does not exist, will not be added to ISE
   project.

Adding
D:/LR/Xilinx_projects/ML605_System_fmc150_testbench13_ext_clock_BPM_ADC_DDC_DMA/
implementation/chipscope_ila_0_wrapper/tmp/_cg/chipscope_ila_0.asy -view all
-origin_type imported
Adding
D:/LR/Xilinx_projects/ML605_System_fmc150_testbench13_ext_clock_BPM_ADC_DDC_DMA/
implementation/chipscope_ila_0_wrapper/tmp/_cg/chipscope_ila_0.ngc -view all
-origin_type created
Checking file
"D:/LR/Xilinx_projects/ML605_System_fmc150_testbench13_ext_clock_BPM_ADC_DDC_DMA
/implementation/chipscope_ila_0_wrapper/tmp/_cg/chipscope_ila_0.ngc" for project
device match ...
File
"D:/LR/Xilinx_projects/ML605_System_fmc150_testbench13_ext_clock_BPM_ADC_DDC_DMA
/implementation/chipscope_ila_0_wrapper/tmp/_cg/chipscope_ila_0.ngc" device
information matches project device.
INFO:TclTasksC:2116 - The automatic calculation of top has been turned-off.
   Please set the new top explicitly by running the "project set top" command.
   To re-calculate the new top automatically, set the "Auto Implementation Top"
   property to true.
Top level has been set to "/chipscope_ila_0"
Generating README file...
Generating FLIST file...
Moving files to output directory...
Finished moving files to output directory
Saved CGP file for project 'coregen'.
*************************************************************
IPNAME:chipscope_ila INSTANCE:chipscope_ila_2 -
D:\LR\Xilinx_projects\ML605_System_fmc150_testbench13_ext_clock_BPM_ADC_DDC_DMA\
system.mhs line 632 - elaborating IP
Created elaborate directory hdl/elaborate/chipscope_ila_2_v1_05_a/synhdl/vhdl/
Generating ChipScope core: chipscope_ila_2 ...
ChipScope Core Generator command: coregen.exe -b
D:/LR/Xilinx_projects/ML605_System_fmc150_testbench13_ext_clock_BPM_ADC_DDC_DMA/
implementation/chipscope_ila_2.xco
Release 13.4 - Xilinx CORE Generator O.87xd (nt)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.
All runtime messages will be recorded in
D:\LR\Xilinx_projects\ML605_System_fmc150_testbench13_ext_clock_BPM_ADC_DDC_DMA\
implementation\chipscope_ila_2_wrapper\coregen.log
Updating project device from '6vlx240t' to 'xc6vlx240t'.
Wrote CGP file for project 'coregen'.
Resolving generic values...
Finished resolving generic values.
Generating IP...
Configuring files for chipscope_ila_2 root...
Gathering HDL files for chipscope_ila_2 root...
Creating XST project for chipscope_ila_2...
Creating XST script file for chipscope_ila_2...
Creating XST instantiation file for chipscope_ila_2...
Running XST for chipscope_ila_2...
XST: HDL Parsing
XST: HDL Elaboration
XST: HDL Synthesis
XST: Advanced HDL Synthesis
XST: Low Level Synthesis
XST: Design Summary
Not generating VHDL wrapper
Not generating Verilog wrapper
Skipping VHDL instantiation template for chipscope_ila_2...
Skipping Verilog instantiation template for chipscope_ila_2...
Finished Generation.
Generating IP instantiation template...
Generating ASY schematic symbol...
Generating metadata file...
Generating ISE project...
XCO file found: chipscope_ila_2.xco
XMDF file found: chipscope_ila_2_xmdf.tcl
WARNING:EDK - : chipscope_ila_2.vhd does not exist, will not be added to ISE
   project.

WARNING:EDK - : chipscope_ila_2.vho does not exist, will not be added to ISE
   project.

Adding
D:/LR/Xilinx_projects/ML605_System_fmc150_testbench13_ext_clock_BPM_ADC_DDC_DMA/
implementation/chipscope_ila_2_wrapper/tmp/_cg/chipscope_ila_2.asy -view all
-origin_type imported
Adding
D:/LR/Xilinx_projects/ML605_System_fmc150_testbench13_ext_clock_BPM_ADC_DDC_DMA/
implementation/chipscope_ila_2_wrapper/tmp/_cg/chipscope_ila_2.ngc -view all
-origin_type created
Checking file
"D:/LR/Xilinx_projects/ML605_System_fmc150_testbench13_ext_clock_BPM_ADC_DDC_DMA
/implementation/chipscope_ila_2_wrapper/tmp/_cg/chipscope_ila_2.ngc" for project
device match ...
File
"D:/LR/Xilinx_projects/ML605_System_fmc150_testbench13_ext_clock_BPM_ADC_DDC_DMA
/implementation/chipscope_ila_2_wrapper/tmp/_cg/chipscope_ila_2.ngc" device
information matches project device.
INFO:TclTasksC:2116 - The automatic calculation of top has been turned-off.
   Please set the new top explicitly by running the "project set top" command.
   To re-calculate the new top automatically, set the "Auto Implementation Top"
   property to true.
Top level has been set to "/chipscope_ila_2"
Generating README file...
Generating FLIST file...
Moving files to output directory...
Finished moving files to output directory
Saved CGP file for project 'coregen'.
*************************************************************

Writing HDL for elaborated instances ...

Inserting wrapper level ...
Completion time: 2.00 seconds

Constructing platform-level connectivity ...
WARNING:EDK:4059 - INSTANCE: ETHERNET, Overriding connection of PORT:
   AXI_STR_TXD_ARESETN, VALUE: AXI_STR_TXD_ARESETN - which is part of the
   connected BUSIF: S_AXI -
   D:\LR\Xilinx_projects\ML605_System_fmc150_testbench13_ext_clock_BPM_ADC_DDC_D
   MA\system.mhs line 383
WARNING:EDK:4059 - INSTANCE: ETHERNET, Overriding connection of PORT:
   AXI_STR_TXC_ARESETN, VALUE: AXI_STR_TXC_ARESETN - which is part of the
   connected BUSIF: S_AXI -
   D:\LR\Xilinx_projects\ML605_System_fmc150_testbench13_ext_clock_BPM_ADC_DDC_D
   MA\system.mhs line 383
WARNING:EDK:4059 - INSTANCE: ETHERNET, Overriding connection of PORT:
   AXI_STR_RXD_ARESETN, VALUE: AXI_STR_RXD_ARESETN - which is part of the
   connected BUSIF: S_AXI -
   D:\LR\Xilinx_projects\ML605_System_fmc150_testbench13_ext_clock_BPM_ADC_DDC_D
   MA\system.mhs line 383
WARNING:EDK:4059 - INSTANCE: ETHERNET, Overriding connection of PORT:
   AXI_STR_RXS_ARESETN, VALUE: AXI_STR_RXS_ARESETN - which is part of the
   connected BUSIF: S_AXI -
   D:\LR\Xilinx_projects\ML605_System_fmc150_testbench13_ext_clock_BPM_ADC_DDC_D
   MA\system.mhs line 383
Completion time: 0.00 seconds

Writing (top-level) BMM ...

Writing (top-level and wrappers) HDL ...

Generating synthesis project file ...

Running XST synthesis ...

INFO:EDK:4211 - The following instances are synthesized with XST. The MPD option
   IMP_NETLIST=TRUE indicates that a NGC file is to be produced using XST
   synthesis. IMP_NETLIST=FALSE (default) instances are not synthesized. 
INSTANCE:proc_sys_reset_0 -
D:\LR\Xilinx_projects\ML605_System_fmc150_testbench13_ext_clock_BPM_ADC_DDC_DMA\
system.mhs line 92 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.4/ISE_DS/EDK/virtex6/data/virtex6.acd> with local file
<C:/Xilinx/13.4/ISE_DS/ISE/virtex6/data/virtex6.acd>
INSTANCE:microblaze_0_intc -
D:\LR\Xilinx_projects\ML605_System_fmc150_testbench13_ext_clock_BPM_ADC_DDC_DMA\
system.mhs line 106 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.4/ISE_DS/EDK/virtex6/data/virtex6.acd> with local file
<C:/Xilinx/13.4/ISE_DS/ISE/virtex6/data/virtex6.acd>
INSTANCE:microblaze_0_ilmb -
D:\LR\Xilinx_projects\ML605_System_fmc150_testbench13_ext_clock_BPM_ADC_DDC_DMA\
system.mhs line 117 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.4/ISE_DS/EDK/virtex6/data/virtex6.acd> with local file
<C:/Xilinx/13.4/ISE_DS/ISE/virtex6/data/virtex6.acd>
INSTANCE:microblaze_0_i_bram_ctrl -
D:\LR\Xilinx_projects\ML605_System_fmc150_testbench13_ext_clock_BPM_ADC_DDC_DMA\
system.mhs line 124 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.4/ISE_DS/EDK/virtex6/data/virtex6.acd> with local file
<C:/Xilinx/13.4/ISE_DS/ISE/virtex6/data/virtex6.acd>
INSTANCE:microblaze_0_dlmb -
D:\LR\Xilinx_projects\ML605_System_fmc150_testbench13_ext_clock_BPM_ADC_DDC_DMA\
system.mhs line 133 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.4/ISE_DS/EDK/virtex6/data/virtex6.acd> with local file
<C:/Xilinx/13.4/ISE_DS/ISE/virtex6/data/virtex6.acd>
INSTANCE:microblaze_0_d_bram_ctrl -
D:\LR\Xilinx_projects\ML605_System_fmc150_testbench13_ext_clock_BPM_ADC_DDC_DMA\
system.mhs line 140 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.4/ISE_DS/EDK/virtex6/data/virtex6.acd> with local file
<C:/Xilinx/13.4/ISE_DS/ISE/virtex6/data/virtex6.acd>
INSTANCE:microblaze_0_bram_block -
D:\LR\Xilinx_projects\ML605_System_fmc150_testbench13_ext_clock_BPM_ADC_DDC_DMA\
system.mhs line 149 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.4/ISE_DS/EDK/virtex6/data/virtex6.acd> with local file
<C:/Xilinx/13.4/ISE_DS/ISE/virtex6/data/virtex6.acd>
INSTANCE:microblaze_0 -
D:\LR\Xilinx_projects\ML605_System_fmc150_testbench13_ext_clock_BPM_ADC_DDC_DMA\
system.mhs line 156 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.4/ISE_DS/EDK/virtex6/data/virtex6.acd> with local file
<C:/Xilinx/13.4/ISE_DS/ISE/virtex6/data/virtex6.acd>
INSTANCE:debug_module -
D:\LR\Xilinx_projects\ML605_System_fmc150_testbench13_ext_clock_BPM_ADC_DDC_DMA\
system.mhs line 184 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.4/ISE_DS/EDK/virtex6/data/virtex6.acd> with local file
<C:/Xilinx/13.4/ISE_DS/ISE/virtex6/data/virtex6.acd>
INSTANCE:clock_generator_0 -
D:\LR\Xilinx_projects\ML605_System_fmc150_testbench13_ext_clock_BPM_ADC_DDC_DMA\
system.mhs line 197 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.4/ISE_DS/EDK/virtex6/data/virtex6.acd> with local file
<C:/Xilinx/13.4/ISE_DS/ISE/virtex6/data/virtex6.acd>
INSTANCE:bpm_ddc_0 -
D:\LR\Xilinx_projects\ML605_System_fmc150_testbench13_ext_clock_BPM_ADC_DDC_DMA\
system.mhs line 248 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.4/ISE_DS/EDK/virtex6/data/virtex6.acd> with local file
<C:/Xilinx/13.4/ISE_DS/ISE/virtex6/data/virtex6.acd>
INSTANCE:axi_timer_0 -
D:\LR\Xilinx_projects\ML605_System_fmc150_testbench13_ext_clock_BPM_ADC_DDC_DMA\
system.mhs line 273 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.4/ISE_DS/EDK/virtex6/data/virtex6.acd> with local file
<C:/Xilinx/13.4/ISE_DS/ISE/virtex6/data/virtex6.acd>
INSTANCE:axi4lite_0 -
D:\LR\Xilinx_projects\ML605_System_fmc150_testbench13_ext_clock_BPM_ADC_DDC_DMA\
system.mhs line 285 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.4/ISE_DS/EDK/virtex6/data/virtex6.acd> with local file
<C:/Xilinx/13.4/ISE_DS/ISE/virtex6/data/virtex6.acd>
INSTANCE:axi4_0 -
D:\LR\Xilinx_projects\ML605_System_fmc150_testbench13_ext_clock_BPM_ADC_DDC_DMA\
system.mhs line 293 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.4/ISE_DS/EDK/virtex6/data/virtex6.acd> with local file
<C:/Xilinx/13.4/ISE_DS/ISE/virtex6/data/virtex6.acd>
INSTANCE:sysace_compactflash -
D:\LR\Xilinx_projects\ML605_System_fmc150_testbench13_ext_clock_BPM_ADC_DDC_DMA\
system.mhs line 300 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.4/ISE_DS/EDK/virtex6/data/virtex6.acd> with local file
<C:/Xilinx/13.4/ISE_DS/ISE/virtex6/data/virtex6.acd>
INSTANCE:rs232_uart_1 -
D:\LR\Xilinx_projects\ML605_System_fmc150_testbench13_ext_clock_BPM_ADC_DDC_DMA\
system.mhs line 318 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.4/ISE_DS/EDK/virtex6/data/virtex6.acd> with local file
<C:/Xilinx/13.4/ISE_DS/ISE/virtex6/data/virtex6.acd>
INSTANCE:leds_8bits -
D:\LR\Xilinx_projects\ML605_System_fmc150_testbench13_ext_clock_BPM_ADC_DDC_DMA\
system.mhs line 334 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.4/ISE_DS/EDK/virtex6/data/virtex6.acd> with local file
<C:/Xilinx/13.4/ISE_DS/ISE/virtex6/data/virtex6.acd>
INSTANCE:ethernet_dma -
D:\LR\Xilinx_projects\ML605_System_fmc150_testbench13_ext_clock_BPM_ADC_DDC_DMA\
system.mhs line 348 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.4/ISE_DS/EDK/virtex6/data/virtex6.acd> with local file
<C:/Xilinx/13.4/ISE_DS/ISE/virtex6/data/virtex6.acd>
INSTANCE:ethernet -
D:\LR\Xilinx_projects\ML605_System_fmc150_testbench13_ext_clock_BPM_ADC_DDC_DMA\
system.mhs line 383 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.4/ISE_DS/EDK/virtex6/data/virtex6.acd> with local file
<C:/Xilinx/13.4/ISE_DS/ISE/virtex6/data/virtex6.acd>
INSTANCE:ddr3_sdram -
D:\LR\Xilinx_projects\ML605_System_fmc150_testbench13_ext_clock_BPM_ADC_DDC_DMA\
system.mhs line 438 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.4/ISE_DS/EDK/virtex6/data/virtex6.acd> with local file
<C:/Xilinx/13.4/ISE_DS/ISE/virtex6/data/virtex6.acd>
INSTANCE:xbpm_ddc_dma -
D:\LR\Xilinx_projects\ML605_System_fmc150_testbench13_ext_clock_BPM_ADC_DDC_DMA\
system.mhs line 481 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.4/ISE_DS/EDK/virtex6/data/virtex6.acd> with local file
<C:/Xilinx/13.4/ISE_DS/ISE/virtex6/data/virtex6.acd>
INSTANCE:chipscope_icon_0 -
D:\LR\Xilinx_projects\ML605_System_fmc150_testbench13_ext_clock_BPM_ADC_DDC_DMA\
system.mhs line 510 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.4/ISE_DS/EDK/virtex6/data/virtex6.acd> with local file
<C:/Xilinx/13.4/ISE_DS/ISE/virtex6/data/virtex6.acd>
INSTANCE:chipscope_ila_1 -
D:\LR\Xilinx_projects\ML605_System_fmc150_testbench13_ext_clock_BPM_ADC_DDC_DMA\
system.mhs line 519 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.4/ISE_DS/EDK/virtex6/data/virtex6.acd> with local file
<C:/Xilinx/13.4/ISE_DS/ISE/virtex6/data/virtex6.acd>
INSTANCE:chipscope_ila_0 -
D:\LR\Xilinx_projects\ML605_System_fmc150_testbench13_ext_clock_BPM_ADC_DDC_DMA\
system.mhs line 532 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.4/ISE_DS/EDK/virtex6/data/virtex6.acd> with local file
<C:/Xilinx/13.4/ISE_DS/ISE/virtex6/data/virtex6.acd>
INSTANCE:fmc150_if_dma_0 -
D:\LR\Xilinx_projects\ML605_System_fmc150_testbench13_ext_clock_BPM_ADC_DDC_DMA\
system.mhs line 545 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.4/ISE_DS/EDK/virtex6/data/virtex6.acd> with local file
<C:/Xilinx/13.4/ISE_DS/ISE/virtex6/data/virtex6.acd>
INSTANCE:xbpm_adc_dma -
D:\LR\Xilinx_projects\ML605_System_fmc150_testbench13_ext_clock_BPM_ADC_DDC_DMA\
system.mhs line 605 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.4/ISE_DS/EDK/virtex6/data/virtex6.acd> with local file
<C:/Xilinx/13.4/ISE_DS/ISE/virtex6/data/virtex6.acd>
INSTANCE:chipscope_ila_2 -
D:\LR\Xilinx_projects\ML605_System_fmc150_testbench13_ext_clock_BPM_ADC_DDC_DMA\
system.mhs line 632 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.4/ISE_DS/EDK/virtex6/data/virtex6.acd> with local file
<C:/Xilinx/13.4/ISE_DS/ISE/virtex6/data/virtex6.acd>

Running NGCBUILD ...
IPNAME:microblaze_0_ilmb_wrapper INSTANCE:microblaze_0_ilmb -
D:\LR\Xilinx_projects\ML605_System_fmc150_testbench13_ext_clock_BPM_ADC_DDC_DMA\
system.mhs line 117 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.4/ISE_DS/EDK/virtex6/data/virtex6.acd> with local file
<C:/Xilinx/13.4/ISE_DS/ISE/virtex6/data/virtex6.acd>

Command Line: C:\Xilinx\13.4\ISE_DS\ISE\bin\nt\unwrapped\ngcbuild.exe -p
xc6vlx240tff1156-1 -intstyle silent -i -sd .. microblaze_0_ilmb_wrapper.ngc
../microblaze_0_ilmb_wrapper

Reading NGO file
"D:/LR/Xilinx_projects/ML605_System_fmc150_testbench13_ext_clock_BPM_ADC_DDC_DMA
/implementation/microblaze_0_ilmb_wrapper/microblaze_0_ilmb_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../microblaze_0_ilmb_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  3 sec
Total CPU time to NGCBUILD completion:   3 sec

Writing NGCBUILD log file "../microblaze_0_ilmb_wrapper.blc"...

NGCBUILD done.
IPNAME:microblaze_0_dlmb_wrapper INSTANCE:microblaze_0_dlmb -
D:\LR\Xilinx_projects\ML605_System_fmc150_testbench13_ext_clock_BPM_ADC_DDC_DMA\
system.mhs line 133 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.4/ISE_DS/EDK/virtex6/data/virtex6.acd> with local file
<C:/Xilinx/13.4/ISE_DS/ISE/virtex6/data/virtex6.acd>

Command Line: C:\Xilinx\13.4\ISE_DS\ISE\bin\nt\unwrapped\ngcbuild.exe -p
xc6vlx240tff1156-1 -intstyle silent -i -sd .. microblaze_0_dlmb_wrapper.ngc
../microblaze_0_dlmb_wrapper

Reading NGO file
"D:/LR/Xilinx_projects/ML605_System_fmc150_testbench13_ext_clock_BPM_ADC_DDC_DMA
/implementation/microblaze_0_dlmb_wrapper/microblaze_0_dlmb_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../microblaze_0_dlmb_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  3 sec
Total CPU time to NGCBUILD completion:   3 sec

Writing NGCBUILD log file "../microblaze_0_dlmb_wrapper.blc"...

NGCBUILD done.
IPNAME:microblaze_0_wrapper INSTANCE:microblaze_0 -
D:\LR\Xilinx_projects\ML605_System_fmc150_testbench13_ext_clock_BPM_ADC_DDC_DMA\
system.mhs line 156 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.4/ISE_DS/EDK/virtex6/data/virtex6.acd> with local file
<C:/Xilinx/13.4/ISE_DS/ISE/virtex6/data/virtex6.acd>

Command Line: C:\Xilinx\13.4\ISE_DS\ISE\bin\nt\unwrapped\ngcbuild.exe -p
xc6vlx240tff1156-1 -intstyle silent -i -sd .. microblaze_0_wrapper.ngc
../microblaze_0_wrapper

Reading NGO file
"D:/LR/Xilinx_projects/ML605_System_fmc150_testbench13_ext_clock_BPM_ADC_DDC_DMA
/implementation/microblaze_0_wrapper/microblaze_0_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../microblaze_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  4 sec
Total CPU time to NGCBUILD completion:   4 sec

Writing NGCBUILD log file "../microblaze_0_wrapper.blc"...

NGCBUILD done.
IPNAME:clock_generator_0_wrapper INSTANCE:clock_generator_0 -
D:\LR\Xilinx_projects\ML605_System_fmc150_testbench13_ext_clock_BPM_ADC_DDC_DMA\
system.mhs line 197 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.4/ISE_DS/EDK/virtex6/data/virtex6.acd> with local file
<C:/Xilinx/13.4/ISE_DS/ISE/virtex6/data/virtex6.acd>

Command Line: C:\Xilinx\13.4\ISE_DS\ISE\bin\nt\unwrapped\ngcbuild.exe -p
xc6vlx240tff1156-1 -intstyle silent -i -sd .. clock_generator_0_wrapper.ngc
../clock_generator_0_wrapper

Reading NGO file
"D:/LR/Xilinx_projects/ML605_System_fmc150_testbench13_ext_clock_BPM_ADC_DDC_DMA
/implementation/clock_generator_0_wrapper/clock_generator_0_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../clock_generator_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  3 sec
Total CPU time to NGCBUILD completion:   3 sec

Writing NGCBUILD log file "../clock_generator_0_wrapper.blc"...

NGCBUILD done.
IPNAME:bpm_ddc_0_wrapper INSTANCE:bpm_ddc_0 -
D:\LR\Xilinx_projects\ML605_System_fmc150_testbench13_ext_clock_BPM_ADC_DDC_DMA\
system.mhs line 248 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.4/ISE_DS/EDK/virtex6/data/virtex6.acd> with local file
<C:/Xilinx/13.4/ISE_DS/ISE/virtex6/data/virtex6.acd>

Command Line: C:\Xilinx\13.4\ISE_DS\ISE\bin\nt\unwrapped\ngcbuild.exe -p
xc6vlx240tff1156-1 -intstyle silent -i -sd .. bpm_ddc_0_wrapper.ngc
../bpm_ddc_0_wrapper

Reading NGO file
"D:/LR/Xilinx_projects/ML605_System_fmc150_testbench13_ext_clock_BPM_ADC_DDC_DMA
/implementation/bpm_ddc_0_wrapper/bpm_ddc_0_wrapper.ngc" ...
Loading design module
"D:\LR\Xilinx_projects\ML605_System_fmc150_testbench13_ext_clock_BPM_ADC_DDC_DMA
\implementation\bpm_ddc_0_wrapper/cordic.ngc"...
Loading design module
"D:\LR\Xilinx_projects\ML605_System_fmc150_testbench13_ext_clock_BPM_ADC_DDC_DMA
\implementation\bpm_ddc_0_wrapper/cic_decimator.ngc"...
Loading design module
"D:\LR\Xilinx_projects\ML605_System_fmc150_testbench13_ext_clock_BPM_ADC_DDC_DMA
\implementation\bpm_ddc_0_wrapper/dds.ngc"...
Loading design module
"D:\LR\Xilinx_projects\ML605_System_fmc150_testbench13_ext_clock_BPM_ADC_DDC_DMA
\implementation\bpm_ddc_0_wrapper/mixer.ngc"...
Loading design module
"D:\LR\Xilinx_projects\ML605_System_fmc150_testbench13_ext_clock_BPM_ADC_DDC_DMA
\implementation\bpm_ddc_0_wrapper/fixed_point_divider.ngc"...
Loading design module
"D:\LR\Xilinx_projects\ML605_System_fmc150_testbench13_ext_clock_BPM_ADC_DDC_DMA
\implementation\bpm_ddc_0_wrapper/fifo.ngc"...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../bpm_ddc_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  6 sec
Total CPU time to NGCBUILD completion:   6 sec

Writing NGCBUILD log file "../bpm_ddc_0_wrapper.blc"...

NGCBUILD done.
IPNAME:axi4lite_0_wrapper INSTANCE:axi4lite_0 -
D:\LR\Xilinx_projects\ML605_System_fmc150_testbench13_ext_clock_BPM_ADC_DDC_DMA\
system.mhs line 285 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.4/ISE_DS/EDK/virtex6/data/virtex6.acd> with local file
<C:/Xilinx/13.4/ISE_DS/ISE/virtex6/data/virtex6.acd>

Command Line: C:\Xilinx\13.4\ISE_DS\ISE\bin\nt\unwrapped\ngcbuild.exe -p
xc6vlx240tff1156-1 -intstyle silent -i -sd .. axi4lite_0_wrapper.ngc
../axi4lite_0_wrapper

Reading NGO file
"D:/LR/Xilinx_projects/ML605_System_fmc150_testbench13_ext_clock_BPM_ADC_DDC_DMA
/implementation/axi4lite_0_wrapper/axi4lite_0_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../axi4lite_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  4 sec
Total CPU time to NGCBUILD completion:   3 sec

Writing NGCBUILD log file "../axi4lite_0_wrapper.blc"...

NGCBUILD done.
IPNAME:axi4_0_wrapper INSTANCE:axi4_0 -
D:\LR\Xilinx_projects\ML605_System_fmc150_testbench13_ext_clock_BPM_ADC_DDC_DMA\
system.mhs line 293 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.4/ISE_DS/EDK/virtex6/data/virtex6.acd> with local file
<C:/Xilinx/13.4/ISE_DS/ISE/virtex6/data/virtex6.acd>

Command Line: C:\Xilinx\13.4\ISE_DS\ISE\bin\nt\unwrapped\ngcbuild.exe -p
xc6vlx240tff1156-1 -intstyle silent -i -sd .. axi4_0_wrapper.ngc
../axi4_0_wrapper

Reading NGO file
"D:/LR/Xilinx_projects/ML605_System_fmc150_testbench13_ext_clock_BPM_ADC_DDC_DMA
/implementation/axi4_0_wrapper/axi4_0_wrapper.ngc" ...
Loading design module "../axi4_0_wrapper_fifo_generator_v8_4_1.ngc"...
Loading design module "../axi4_0_wrapper_fifo_generator_v8_4_2.ngc"...
Loading design module "../axi4_0_wrapper_fifo_generator_v8_4_3.ngc"...
Loading design module "../axi4_0_wrapper_fifo_generator_v8_4_6.ngc"...
Loading design module "../axi4_0_wrapper_fifo_generator_v8_4_4.ngc"...
Loading design module "../axi4_0_wrapper_fifo_generator_v8_4_5.ngc"...
Loading design module "../axi4_0_wrapper_fifo_generator_v8_4_7.ngc"...
Loading design module "../axi4_0_wrapper_fifo_generator_v8_4_8.ngc"...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../axi4_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  5 sec
Total CPU time to NGCBUILD completion:   4 sec

Writing NGCBUILD log file "../axi4_0_wrapper.blc"...

NGCBUILD done.
IPNAME:ethernet_dma_wrapper INSTANCE:ethernet_dma -
D:\LR\Xilinx_projects\ML605_System_fmc150_testbench13_ext_clock_BPM_ADC_DDC_DMA\
system.mhs line 348 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.4/ISE_DS/EDK/virtex6/data/virtex6.acd> with local file
<C:/Xilinx/13.4/ISE_DS/ISE/virtex6/data/virtex6.acd>

Command Line: C:\Xilinx\13.4\ISE_DS\ISE\bin\nt\unwrapped\ngcbuild.exe -p
xc6vlx240tff1156-1 -intstyle silent -i -sd .. ethernet_dma_wrapper.ngc
../ethernet_dma_wrapper

Reading NGO file
"D:/LR/Xilinx_projects/ML605_System_fmc150_testbench13_ext_clock_BPM_ADC_DDC_DMA
/implementation/ethernet_dma_wrapper/ethernet_dma_wrapper.ngc" ...
Loading design module "../ethernet_dma_wrapper_fifo_generator_v8_3_3.ngc"...
Loading design module "../ethernet_dma_wrapper_fifo_generator_v8_3_4.ngc"...
Loading design module "../ethernet_dma_wrapper_fifo_generator_v8_3_5.ngc"...
Loading design module "../ethernet_dma_wrapper_fifo_generator_v8_3_1.ngc"...
Loading design module "../ethernet_dma_wrapper_fifo_generator_v8_3_2.ngc"...
Loading design module "../ethernet_dma_wrapper_fifo_generator_v8_3_8.ngc"...
Loading design module "../ethernet_dma_wrapper_fifo_generator_v8_3_9.ngc"...
Loading design module "../ethernet_dma_wrapper_fifo_generator_v8_3_7.ngc"...
Loading design module "../ethernet_dma_wrapper_fifo_generator_v8_3_6.ngc"...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../ethernet_dma_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  5 sec
Total CPU time to NGCBUILD completion:   5 sec

Writing NGCBUILD log file "../ethernet_dma_wrapper.blc"...

NGCBUILD done.
IPNAME:ethernet_wrapper INSTANCE:ethernet -
D:\LR\Xilinx_projects\ML605_System_fmc150_testbench13_ext_clock_BPM_ADC_DDC_DMA\
system.mhs line 383 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.4/ISE_DS/EDK/virtex6/data/virtex6.acd> with local file
<C:/Xilinx/13.4/ISE_DS/ISE/virtex6/data/virtex6.acd>

Command Line: C:\Xilinx\13.4\ISE_DS\ISE\bin\nt\unwrapped\ngcbuild.exe -p
xc6vlx240tff1156-1 -intstyle silent -i -sd .. ethernet_wrapper.ngc
../ethernet_wrapper

Reading NGO file
"D:/LR/Xilinx_projects/ML605_System_fmc150_testbench13_ext_clock_BPM_ADC_DDC_DMA
/implementation/ethernet_wrapper/ethernet_wrapper.ngc" ...
Loading design module "../ethernet_wrapper_blk_mem_gen_v6_2_3.ngc"...
Loading design module "../ethernet_wrapper_blk_mem_gen_v6_2_4.ngc"...
Loading design module "../ethernet_wrapper_blk_mem_gen_v6_2_1.ngc"...
Loading design module "../ethernet_wrapper_blk_mem_gen_v6_2_2.ngc"...
Loading design module "../ethernet_wrapper_fifo_generator_v8_2.ngc"...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../ethernet_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  4 sec
Total CPU time to NGCBUILD completion:   4 sec

Writing NGCBUILD log file "../ethernet_wrapper.blc"...

NGCBUILD done.
IPNAME:ddr3_sdram_wrapper INSTANCE:ddr3_sdram -
D:\LR\Xilinx_projects\ML605_System_fmc150_testbench13_ext_clock_BPM_ADC_DDC_DMA\
system.mhs line 438 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.4/ISE_DS/EDK/virtex6/data/virtex6.acd> with local file
<C:/Xilinx/13.4/ISE_DS/ISE/virtex6/data/virtex6.acd>

Command Line: C:\Xilinx\13.4\ISE_DS\ISE\bin\nt\unwrapped\ngcbuild.exe -p
xc6vlx240tff1156-1 -intstyle silent -i -sd .. ddr3_sdram_wrapper.ngc
../ddr3_sdram_wrapper

Reading NGO file
"D:/LR/Xilinx_projects/ML605_System_fmc150_testbench13_ext_clock_BPM_ADC_DDC_DMA
/implementation/ddr3_sdram_wrapper/ddr3_sdram_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../ddr3_sdram_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  4 sec
Total CPU time to NGCBUILD completion:   4 sec

Writing NGCBUILD log file "../ddr3_sdram_wrapper.blc"...

NGCBUILD done.
IPNAME:xbpm_ddc_dma_wrapper INSTANCE:xbpm_ddc_dma -
D:\LR\Xilinx_projects\ML605_System_fmc150_testbench13_ext_clock_BPM_ADC_DDC_DMA\
system.mhs line 481 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.4/ISE_DS/EDK/virtex6/data/virtex6.acd> with local file
<C:/Xilinx/13.4/ISE_DS/ISE/virtex6/data/virtex6.acd>

Command Line: C:\Xilinx\13.4\ISE_DS\ISE\bin\nt\unwrapped\ngcbuild.exe -p
xc6vlx240tff1156-1 -intstyle silent -i -sd .. xbpm_ddc_dma_wrapper.ngc
../xbpm_ddc_dma_wrapper

Reading NGO file
"D:/LR/Xilinx_projects/ML605_System_fmc150_testbench13_ext_clock_BPM_ADC_DDC_DMA
/implementation/xbpm_ddc_dma_wrapper/xbpm_ddc_dma_wrapper.ngc" ...
Loading design module "../xbpm_ddc_dma_wrapper_fifo_generator_v8_3_1.ngc"...
Loading design module "../xbpm_ddc_dma_wrapper_fifo_generator_v8_3_2.ngc"...
Loading design module "../xbpm_ddc_dma_wrapper_fifo_generator_v8_3_3.ngc"...
Loading design module "../xbpm_ddc_dma_wrapper_fifo_generator_v8_3_4.ngc"...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../xbpm_ddc_dma_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  4 sec
Total CPU time to NGCBUILD completion:   4 sec

Writing NGCBUILD log file "../xbpm_ddc_dma_wrapper.blc"...

NGCBUILD done.
IPNAME:chipscope_icon_0_wrapper INSTANCE:chipscope_icon_0 -
D:\LR\Xilinx_projects\ML605_System_fmc150_testbench13_ext_clock_BPM_ADC_DDC_DMA\
system.mhs line 510 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.4/ISE_DS/EDK/virtex6/data/virtex6.acd> with local file
<C:/Xilinx/13.4/ISE_DS/ISE/virtex6/data/virtex6.acd>

Command Line: C:\Xilinx\13.4\ISE_DS\ISE\bin\nt\unwrapped\ngcbuild.exe -p
xc6vlx240tff1156-1 -intstyle silent -i -sd .. chipscope_icon_0_wrapper.ngc
../chipscope_icon_0_wrapper

Reading NGO file
"D:/LR/Xilinx_projects/ML605_System_fmc150_testbench13_ext_clock_BPM_ADC_DDC_DMA
/implementation/chipscope_icon_0_wrapper/chipscope_icon_0_wrapper.ngc" ...
Loading design module
"D:\LR\Xilinx_projects\ML605_System_fmc150_testbench13_ext_clock_BPM_ADC_DDC_DMA
\implementation\chipscope_icon_0_wrapper/chipscope_icon_0.ngc"...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../chipscope_icon_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  3 sec
Total CPU time to NGCBUILD completion:   3 sec

Writing NGCBUILD log file "../chipscope_icon_0_wrapper.blc"...

NGCBUILD done.
IPNAME:chipscope_ila_1_wrapper INSTANCE:chipscope_ila_1 -
D:\LR\Xilinx_projects\ML605_System_fmc150_testbench13_ext_clock_BPM_ADC_DDC_DMA\
system.mhs line 519 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.4/ISE_DS/EDK/virtex6/data/virtex6.acd> with local file
<C:/Xilinx/13.4/ISE_DS/ISE/virtex6/data/virtex6.acd>

Command Line: C:\Xilinx\13.4\ISE_DS\ISE\bin\nt\unwrapped\ngcbuild.exe -p
xc6vlx240tff1156-1 -intstyle silent -i -sd .. chipscope_ila_1_wrapper.ngc
../chipscope_ila_1_wrapper

Reading NGO file
"D:/LR/Xilinx_projects/ML605_System_fmc150_testbench13_ext_clock_BPM_ADC_DDC_DMA
/implementation/chipscope_ila_1_wrapper/chipscope_ila_1_wrapper.ngc" ...
Loading design module
"D:\LR\Xilinx_projects\ML605_System_fmc150_testbench13_ext_clock_BPM_ADC_DDC_DMA
\implementation\chipscope_ila_1_wrapper/chipscope_ila_1.ngc"...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../chipscope_ila_1_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  4 sec
Total CPU time to NGCBUILD completion:   4 sec

Writing NGCBUILD log file "../chipscope_ila_1_wrapper.blc"...

NGCBUILD done.
IPNAME:chipscope_ila_0_wrapper INSTANCE:chipscope_ila_0 -
D:\LR\Xilinx_projects\ML605_System_fmc150_testbench13_ext_clock_BPM_ADC_DDC_DMA\
system.mhs line 532 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.4/ISE_DS/EDK/virtex6/data/virtex6.acd> with local file
<C:/Xilinx/13.4/ISE_DS/ISE/virtex6/data/virtex6.acd>

Command Line: C:\Xilinx\13.4\ISE_DS\ISE\bin\nt\unwrapped\ngcbuild.exe -p
xc6vlx240tff1156-1 -intstyle silent -i -sd .. chipscope_ila_0_wrapper.ngc
../chipscope_ila_0_wrapper

Reading NGO file
"D:/LR/Xilinx_projects/ML605_System_fmc150_testbench13_ext_clock_BPM_ADC_DDC_DMA
/implementation/chipscope_ila_0_wrapper/chipscope_ila_0_wrapper.ngc" ...
Loading design module
"D:\LR\Xilinx_projects\ML605_System_fmc150_testbench13_ext_clock_BPM_ADC_DDC_DMA
\implementation\chipscope_ila_0_wrapper/chipscope_ila_0.ngc"...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../chipscope_ila_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  4 sec
Total CPU time to NGCBUILD completion:   4 sec

Writing NGCBUILD log file "../chipscope_ila_0_wrapper.blc"...

NGCBUILD done.
IPNAME:fmc150_if_dma_0_wrapper INSTANCE:fmc150_if_dma_0 -
D:\LR\Xilinx_projects\ML605_System_fmc150_testbench13_ext_clock_BPM_ADC_DDC_DMA\
system.mhs line 545 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.4/ISE_DS/EDK/virtex6/data/virtex6.acd> with local file
<C:/Xilinx/13.4/ISE_DS/ISE/virtex6/data/virtex6.acd>

Command Line: C:\Xilinx\13.4\ISE_DS\ISE\bin\nt\unwrapped\ngcbuild.exe -p
xc6vlx240tff1156-1 -intstyle silent -i -sd .. fmc150_if_dma_0_wrapper.ngc
../fmc150_if_dma_0_wrapper

Reading NGO file
"D:/LR/Xilinx_projects/ML605_System_fmc150_testbench13_ext_clock_BPM_ADC_DDC_DMA
/implementation/fmc150_if_dma_0_wrapper/fmc150_if_dma_0_wrapper.ngc" ...
Loading design module
"D:\LR\Xilinx_projects\ML605_System_fmc150_testbench13_ext_clock_BPM_ADC_DDC_DMA
\implementation\fmc150_if_dma_0_wrapper/cdce72010_init_mem_ext.ngc"...
Loading design module
"D:\LR\Xilinx_projects\ML605_System_fmc150_testbench13_ext_clock_BPM_ADC_DDC_DMA
\implementation\fmc150_if_dma_0_wrapper/cdce72010_init_mem_int.ngc"...
Loading design module
"D:\LR\Xilinx_projects\ML605_System_fmc150_testbench13_ext_clock_BPM_ADC_DDC_DMA
\implementation\fmc150_if_dma_0_wrapper/ads62p49_init_mem.ngc"...
Loading design module
"D:\LR\Xilinx_projects\ML605_System_fmc150_testbench13_ext_clock_BPM_ADC_DDC_DMA
\implementation\fmc150_if_dma_0_wrapper/dac3283_init_mem.ngc"...
Loading design module
"D:\LR\Xilinx_projects\ML605_System_fmc150_testbench13_ext_clock_BPM_ADC_DDC_DMA
\implementation\fmc150_if_dma_0_wrapper/amc7823_init_mem.ngc"...
Loading design module
"D:\LR\Xilinx_projects\ML605_System_fmc150_testbench13_ext_clock_BPM_ADC_DDC_DMA
\implementation\fmc150_if_dma_0_wrapper/fifo.ngc"...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../fmc150_if_dma_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  4 sec
Total CPU time to NGCBUILD completion:   4 sec

Writing NGCBUILD log file "../fmc150_if_dma_0_wrapper.blc"...

NGCBUILD done.
IPNAME:xbpm_adc_dma_wrapper INSTANCE:xbpm_adc_dma -
D:\LR\Xilinx_projects\ML605_System_fmc150_testbench13_ext_clock_BPM_ADC_DDC_DMA\
system.mhs line 605 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.4/ISE_DS/EDK/virtex6/data/virtex6.acd> with local file
<C:/Xilinx/13.4/ISE_DS/ISE/virtex6/data/virtex6.acd>

Command Line: C:\Xilinx\13.4\ISE_DS\ISE\bin\nt\unwrapped\ngcbuild.exe -p
xc6vlx240tff1156-1 -intstyle silent -i -sd .. xbpm_adc_dma_wrapper.ngc
../xbpm_adc_dma_wrapper

Reading NGO file
"D:/LR/Xilinx_projects/ML605_System_fmc150_testbench13_ext_clock_BPM_ADC_DDC_DMA
/implementation/xbpm_adc_dma_wrapper/xbpm_adc_dma_wrapper.ngc" ...
Loading design module "../xbpm_adc_dma_wrapper_fifo_generator_v8_3_1.ngc"...
Loading design module "../xbpm_adc_dma_wrapper_fifo_generator_v8_3_2.ngc"...
Loading design module "../xbpm_adc_dma_wrapper_fifo_generator_v8_3_3.ngc"...
Loading design module "../xbpm_adc_dma_wrapper_fifo_generator_v8_3_4.ngc"...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../xbpm_adc_dma_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  4 sec
Total CPU time to NGCBUILD completion:   4 sec

Writing NGCBUILD log file "../xbpm_adc_dma_wrapper.blc"...

NGCBUILD done.
IPNAME:chipscope_ila_2_wrapper INSTANCE:chipscope_ila_2 -
D:\LR\Xilinx_projects\ML605_System_fmc150_testbench13_ext_clock_BPM_ADC_DDC_DMA\
system.mhs line 632 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.4/ISE_DS/EDK/virtex6/data/virtex6.acd> with local file
<C:/Xilinx/13.4/ISE_DS/ISE/virtex6/data/virtex6.acd>

Command Line: C:\Xilinx\13.4\ISE_DS\ISE\bin\nt\unwrapped\ngcbuild.exe -p
xc6vlx240tff1156-1 -intstyle silent -i -sd .. chipscope_ila_2_wrapper.ngc
../chipscope_ila_2_wrapper

Reading NGO file
"D:/LR/Xilinx_projects/ML605_System_fmc150_testbench13_ext_clock_BPM_ADC_DDC_DMA
/implementation/chipscope_ila_2_wrapper/chipscope_ila_2_wrapper.ngc" ...
Loading design module
"D:\LR\Xilinx_projects\ML605_System_fmc150_testbench13_ext_clock_BPM_ADC_DDC_DMA
\implementation\chipscope_ila_2_wrapper/chipscope_ila_2.ngc"...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../chipscope_ila_2_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  4 sec
Total CPU time to NGCBUILD completion:   4 sec

Writing NGCBUILD log file "../chipscope_ila_2_wrapper.blc"...

NGCBUILD done.
INFO:EDK:3509 - NCF files should not be modified as they will be regenerated.
   If any constraint needs to be overridden, this should be done by modifying
   the data/system.ucf file.

Rebuilding cache ...

Total run time: 4598.00 seconds
"Running synthesis..."
cd synthesis & synthesis.cmd
"xst -ifn "system_xst.scr" -intstyle silent"
"Running XST synthesis ..."
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.4/ISE_DS/EDK/virtex6/data/virtex6.acd> with local file
<C:/Xilinx/13.4/ISE_DS/ISE/virtex6/data/virtex6.acd>
"XST completed"
"*********************************************"
"Running Xilinx Implementation tools.."
"*********************************************"
xflow -wd implementation -p xc6vlx240tff1156-1 -implement xflow.opt system.ngc
Release 13.4 - Xflow O.87xd (nt)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.
xflow.exe -wd implementation -p xc6vlx240tff1156-1 -implement xflow.opt
system.ngc  
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.4/ISE_DS/EDK/virtex6/data/virtex6.acd> with local file
<C:/Xilinx/13.4/ISE_DS/ISE/virtex6/data/virtex6.acd>
.... Copying flowfile C:/Xilinx/13.4/ISE_DS/ISE/xilinx/data/fpga.flw into
working directory
D:/LR/Xilinx_projects/ML605_System_fmc150_testbench13_ext_clock_BPM_ADC_DDC_DMA/
implementation 

Using Flow File:
D:/LR/Xilinx_projects/ML605_System_fmc150_testbench13_ext_clock_BPM_ADC_DDC_DMA/
implementation/fpga.flw 
Using Option File(s): 
 D:/LR/Xilinx_projects/ML605_System_fmc150_testbench13_ext_clock_BPM_ADC_DDC_DMA
/implementation/xflow.opt 

Creating Script File ... 

#----------------------------------------------#
# Starting program ngdbuild
# ngdbuild -p xc6vlx240tff1156-1 -nt timestamp -bm system.bmm
"D:/LR/Xilinx_projects/ML605_System_fmc150_testbench13_ext_clock_BPM_ADC_DDC_DMA
/implementation/system.ngc" -uc system.ucf system.ngd 
#----------------------------------------------#
Release 13.4 - ngdbuild O.87xd (nt)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.4/ISE_DS/EDK/virtex6/data/virtex6.acd> with local file
<C:/Xilinx/13.4/ISE_DS/ISE/virtex6/data/virtex6.acd>

Command Line: C:\Xilinx\13.4\ISE_DS\ISE\bin\nt\unwrapped\ngdbuild.exe -p
xc6vlx240tff1156-1 -nt timestamp -bm system.bmm
D:/LR/Xilinx_projects/ML605_System_fmc150_testbench13_ext_clock_BPM_ADC_DDC_DMA/
implementation/system.ngc -uc system.ucf system.ngd

Reading NGO file
"D:/LR/Xilinx_projects/ML605_System_fmc150_testbench13_ext_clock_BPM_ADC_DDC_DMA
/implementation/system.ngc" ...
Loading design module
"D:/LR/Xilinx_projects/ML605_System_fmc150_testbench13_ext_clock_BPM_ADC_DDC_DMA
/implementation/ethernet_wrapper.ngc"...
Loading design module
"D:/LR/Xilinx_projects/ML605_System_fmc150_testbench13_ext_clock_BPM_ADC_DDC_DMA
/implementation/fmc150_if_dma_0_wrapper.ngc"...
Loading design module
"D:/LR/Xilinx_projects/ML605_System_fmc150_testbench13_ext_clock_BPM_ADC_DDC_DMA
/implementation/sysace_compactflash_wrapper.ngc"...
Loading design module
"D:/LR/Xilinx_projects/ML605_System_fmc150_testbench13_ext_clock_BPM_ADC_DDC_DMA
/implementation/rs232_uart_1_wrapper.ngc"...
Loading design module
"D:/LR/Xilinx_projects/ML605_System_fmc150_testbench13_ext_clock_BPM_ADC_DDC_DMA
/implementation/proc_sys_reset_0_wrapper.ngc"...
Loading design module
"D:/LR/Xilinx_projects/ML605_System_fmc150_testbench13_ext_clock_BPM_ADC_DDC_DMA
/implementation/clock_generator_0_wrapper.ngc"...
Loading design module
"D:/LR/Xilinx_projects/ML605_System_fmc150_testbench13_ext_clock_BPM_ADC_DDC_DMA
/implementation/ethernet_dma_wrapper.ngc"...
Loading design module
"D:/LR/Xilinx_projects/ML605_System_fmc150_testbench13_ext_clock_BPM_ADC_DDC_DMA
/implementation/xbpm_adc_dma_wrapper.ngc"...
Loading design module
"D:/LR/Xilinx_projects/ML605_System_fmc150_testbench13_ext_clock_BPM_ADC_DDC_DMA
/implementation/bpm_ddc_0_wrapper.ngc"...
Loading design module
"D:/LR/Xilinx_projects/ML605_System_fmc150_testbench13_ext_clock_BPM_ADC_DDC_DMA
/implementation/chipscope_ila_2_wrapper.ngc"...
Loading design module
"D:/LR/Xilinx_projects/ML605_System_fmc150_testbench13_ext_clock_BPM_ADC_DDC_DMA
/implementation/microblaze_0_ilmb_wrapper.ngc"...
Loading design module
"D:/LR/Xilinx_projects/ML605_System_fmc150_testbench13_ext_clock_BPM_ADC_DDC_DMA
/implementation/microblaze_0_dlmb_wrapper.ngc"...
Loading design module
"D:/LR/Xilinx_projects/ML605_System_fmc150_testbench13_ext_clock_BPM_ADC_DDC_DMA
/implementation/axi4lite_0_wrapper.ngc"...
Loading design module
"D:/LR/Xilinx_projects/ML605_System_fmc150_testbench13_ext_clock_BPM_ADC_DDC_DMA
/implementation/axi4_0_wrapper.ngc"...
Loading design module
"D:/LR/Xilinx_projects/ML605_System_fmc150_testbench13_ext_clock_BPM_ADC_DDC_DMA
/implementation/microblaze_0_wrapper.ngc"...
Loading design module
"D:/LR/Xilinx_projects/ML605_System_fmc150_testbench13_ext_clock_BPM_ADC_DDC_DMA
/implementation/ddr3_sdram_wrapper.ngc"...
Loading design module
"D:/LR/Xilinx_projects/ML605_System_fmc150_testbench13_ext_clock_BPM_ADC_DDC_DMA
/implementation/xbpm_ddc_dma_wrapper.ngc"...
Loading design module
"D:/LR/Xilinx_projects/ML605_System_fmc150_testbench13_ext_clock_BPM_ADC_DDC_DMA
/implementation/microblaze_0_intc_wrapper.ngc"...
Loading design module
"D:/LR/Xilinx_projects/ML605_System_fmc150_testbench13_ext_clock_BPM_ADC_DDC_DMA
/implementation/chipscope_ila_0_wrapper.ngc"...
Loading design module
"D:/LR/Xilinx_projects/ML605_System_fmc150_testbench13_ext_clock_BPM_ADC_DDC_DMA
/implementation/chipscope_ila_1_wrapper.ngc"...
Loading design module
"D:/LR/Xilinx_projects/ML605_System_fmc150_testbench13_ext_clock_BPM_ADC_DDC_DMA
/implementation/microblaze_0_i_bram_ctrl_wrapper.ngc"...
Loading design module
"D:/LR/Xilinx_projects/ML605_System_fmc150_testbench13_ext_clock_BPM_ADC_DDC_DMA
/implementation/microblaze_0_d_bram_ctrl_wrapper.ngc"...
Loading design module
"D:/LR/Xilinx_projects/ML605_System_fmc150_testbench13_ext_clock_BPM_ADC_DDC_DMA
/implementation/debug_module_wrapper.ngc"...
Loading design module
"D:/LR/Xilinx_projects/ML605_System_fmc150_testbench13_ext_clock_BPM_ADC_DDC_DMA
/implementation/axi_timer_0_wrapper.ngc"...
Loading design module
"D:/LR/Xilinx_projects/ML605_System_fmc150_testbench13_ext_clock_BPM_ADC_DDC_DMA
/implementation/leds_8bits_wrapper.ngc"...
Loading design module
"D:/LR/Xilinx_projects/ML605_System_fmc150_testbench13_ext_clock_BPM_ADC_DDC_DMA
/implementation/microblaze_0_bram_block_wrapper.ngc"...
Loading design module
"D:/LR/Xilinx_projects/ML605_System_fmc150_testbench13_ext_clock_BPM_ADC_DDC_DMA
/implementation/chipscope_icon_0_wrapper.ngc"...
Applying constraints in
"D:/LR/Xilinx_projects/ML605_System_fmc150_testbench13_ext_clock_BPM_ADC_DDC_DMA
/implementation/ethernet_wrapper.ncf" to module "ETHERNET"...
Checking Constraint Associations...
Applying constraints in
"D:/LR/Xilinx_projects/ML605_System_fmc150_testbench13_ext_clock_BPM_ADC_DDC_DMA
/implementation/sysace_compactflash_wrapper.ncf" to module
"SysACE_CompactFlash"...
Checking Constraint Associations...
Applying constraints in
"D:/LR/Xilinx_projects/ML605_System_fmc150_testbench13_ext_clock_BPM_ADC_DDC_DMA
/implementation/ethernet_dma_wrapper.ncf" to module "ETHERNET_dma"...
Checking Constraint Associations...
Applying constraints in
"D:/LR/Xilinx_projects/ML605_System_fmc150_testbench13_ext_clock_BPM_ADC_DDC_DMA
/implementation/xbpm_adc_dma_wrapper.ncf" to module "XBPM_ADC_dma"...
Checking Constraint Associations...
Applying constraints in
"D:/LR/Xilinx_projects/ML605_System_fmc150_testbench13_ext_clock_BPM_ADC_DDC_DMA
/implementation/chipscope_ila_2_wrapper.ncf" to module "chipscope_ila_2"...
WARNING:ConstraintSystem:192 - The TNM 'D2_CLK', does not directly or indirectly
   drive any flip-flops, latches and/or RAMS and cannot be actively used by the
   referencing TIg constraint ''. If clock manager blocks are directly or
   indirectly driven, a new TNM constraint will not be derived since the none of
   the referencing constraints are a PERIOD constraint. This TNM is used in the
   following user groups and/or specifications:
   <TIMESPEC TS_D2_TO_T2 = FROM D2_CLK TO "FFS" TIG;>
   [D:/LR/Xilinx_projects/ML605_System_fmc150_testbench13_ext_clock_BPM_ADC_DDC_
   DMA/implementation/chipscope_ila_2_wrapper.ncf(6)]
   <TIMESPEC TS_J2_TO_D2 = FROM "FFS" TO D2_CLK TIG;>
   [D:/LR/Xilinx_projects/ML605_System_fmc150_testbench13_ext_clock_BPM_ADC_DDC_
   DMA/implementation/chipscope_ila_2_wrapper.ncf(7)]
   <TIMESPEC TS_J3_TO_D2 = FROM "FFS" TO D2_CLK TIG;>
   [D:/LR/Xilinx_projects/ML605_System_fmc150_testbench13_ext_clock_BPM_ADC_DDC_
   DMA/implementation/chipscope_ila_2_wrapper.ncf(8)]
   <TIMESPEC TS_J4_TO_D2 = FROM "FFS" TO D2_CLK TIG;>
   [D:/LR/Xilinx_projects/ML605_System_fmc150_testbench13_ext_clock_BPM_ADC_DDC_
   DMA/implementation/chipscope_ila_2_wrapper.ncf(9)]

WARNING:ConstraintSystem:197 - The following specification is invalid because
   the referenced TNM constraint was removed:
   <TIMESPEC TS_D2_TO_T2 = FROM D2_CLK TO "FFS" TIG;>
   [D:/LR/Xilinx_projects/ML605_System_fmc150_testbench13_ext_clock_BPM_ADC_DDC_
   DMA/implementation/chipscope_ila_2_wrapper.ncf(6)]

WARNING:ConstraintSystem:197 - The following specification is invalid because
   the referenced TNM constraint was removed:
   <TIMESPEC TS_J2_TO_D2 = FROM "FFS" TO D2_CLK TIG;>
   [D:/LR/Xilinx_projects/ML605_System_fmc150_testbench13_ext_clock_BPM_ADC_DDC_
   DMA/implementation/chipscope_ila_2_wrapper.ncf(7)]

WARNING:ConstraintSystem:197 - The following specification is invalid because
   the referenced TNM constraint was removed:
   <TIMESPEC TS_J3_TO_D2 = FROM "FFS" TO D2_CLK TIG;>
   [D:/LR/Xilinx_projects/ML605_System_fmc150_testbench13_ext_clock_BPM_ADC_DDC_
   DMA/implementation/chipscope_ila_2_wrapper.ncf(8)]

WARNING:ConstraintSystem:197 - The following specification is invalid because
   the referenced TNM constraint was removed:
   <TIMESPEC TS_J4_TO_D2 = FROM "FFS" TO D2_CLK TIG;>
   [D:/LR/Xilinx_projects/ML605_System_fmc150_testbench13_ext_clock_BPM_ADC_DDC_
   DMA/implementation/chipscope_ila_2_wrapper.ncf(9)]

Checking Constraint Associations...
INFO:NgdBuild:981 - Could not find any associations for the following
   constraint:
       '<INST "U0/*/U_STAT/U_DIRTY_LDC" TNM = D2_CLK;>
   [D:/LR/Xilinx_projects/ML605_System_fmc150_testbench13_ext_clock_BPM_ADC_DDC_
   DMA/implementation/chipscope_ila_2_wrapper.ncf(5)]'
Applying constraints in
"D:/LR/Xilinx_projects/ML605_System_fmc150_testbench13_ext_clock_BPM_ADC_DDC_DMA
/implementation/microblaze_0_ilmb_wrapper.ncf" to module "microblaze_0_ilmb"...
Checking Constraint Associations...
Applying constraints in
"D:/LR/Xilinx_projects/ML605_System_fmc150_testbench13_ext_clock_BPM_ADC_DDC_DMA
/implementation/microblaze_0_dlmb_wrapper.ncf" to module "microblaze_0_dlmb"...
Checking Constraint Associations...
Applying constraints in
"D:/LR/Xilinx_projects/ML605_System_fmc150_testbench13_ext_clock_BPM_ADC_DDC_DMA
/implementation/axi4lite_0_wrapper.ncf" to module "axi4lite_0"...
Checking Constraint Associations...
Applying constraints in
"D:/LR/Xilinx_projects/ML605_System_fmc150_testbench13_ext_clock_BPM_ADC_DDC_DMA
/implementation/axi4_0_wrapper.ncf" to module "axi4_0"...
WARNING:ConstraintSystem:194 - The TNM 'axi4_0_async_clock_conv_FFDEST', does
   not directly or indirectly drive any flip-flops, latches and/or RAMs and is
   not actively used by any referencing constraint.

Checking Constraint Associations...
INFO:NgdBuild:981 - Could not find any associations for the following
   constraint:
       '<INST
   "axi4_0/*_converter_bank/*clock_conv_inst/*asyncfifo_*mem/*dout_i_????" TNM =
   "axi4_0_async_clock_conv_FFDEST";>
   [D:/LR/Xilinx_projects/ML605_System_fmc150_testbench13_ext_clock_BPM_ADC_DDC_
   DMA/implementation/axi4_0_wrapper.ncf(18)]'
Applying constraints in
"D:/LR/Xilinx_projects/ML605_System_fmc150_testbench13_ext_clock_BPM_ADC_DDC_DMA
/implementation/microblaze_0_wrapper.ncf" to module "microblaze_0"...
Checking Constraint Associations...
Applying constraints in
"D:/LR/Xilinx_projects/ML605_System_fmc150_testbench13_ext_clock_BPM_ADC_DDC_DMA
/implementation/ddr3_sdram_wrapper.ncf" to module "DDR3_SDRAM"...
Checking Constraint Associations...
Applying constraints in
"D:/LR/Xilinx_projects/ML605_System_fmc150_testbench13_ext_clock_BPM_ADC_DDC_DMA
/implementation/xbpm_ddc_dma_wrapper.ncf" to module "XBPM_DDC_dma"...
Checking Constraint Associations...
Applying constraints in
"D:/LR/Xilinx_projects/ML605_System_fmc150_testbench13_ext_clock_BPM_ADC_DDC_DMA
/implementation/chipscope_ila_0_wrapper.ncf" to module "chipscope_ila_0"...
WARNING:ConstraintSystem:192 - The TNM 'D2_CLK', does not directly or indirectly
   drive any flip-flops, latches and/or RAMS and cannot be actively used by the
   referencing TIg constraint ''. If clock manager blocks are directly or
   indirectly driven, a new TNM constraint will not be derived since the none of
   the referencing constraints are a PERIOD constraint. This TNM is used in the
   following user groups and/or specifications:
   <TIMESPEC TS_D2_TO_T2 = FROM D2_CLK TO "FFS" TIG;>
   [D:/LR/Xilinx_projects/ML605_System_fmc150_testbench13_ext_clock_BPM_ADC_DDC_
   DMA/implementation/chipscope_ila_0_wrapper.ncf(6)]
   <TIMESPEC TS_J2_TO_D2 = FROM "FFS" TO D2_CLK TIG;>
   [D:/LR/Xilinx_projects/ML605_System_fmc150_testbench13_ext_clock_BPM_ADC_DDC_
   DMA/implementation/chipscope_ila_0_wrapper.ncf(7)]
   <TIMESPEC TS_J3_TO_D2 = FROM "FFS" TO D2_CLK TIG;>
   [D:/LR/Xilinx_projects/ML605_System_fmc150_testbench13_ext_clock_BPM_ADC_DDC_
   DMA/implementation/chipscope_ila_0_wrapper.ncf(8)]
   <TIMESPEC TS_J4_TO_D2 = FROM "FFS" TO D2_CLK TIG;>
   [D:/LR/Xilinx_projects/ML605_System_fmc150_testbench13_ext_clock_BPM_ADC_DDC_
   DMA/implementation/chipscope_ila_0_wrapper.ncf(9)]

WARNING:ConstraintSystem:197 - The following specification is invalid because
   the referenced TNM constraint was removed:
   <TIMESPEC TS_D2_TO_T2 = FROM D2_CLK TO "FFS" TIG;>
   [D:/LR/Xilinx_projects/ML605_System_fmc150_testbench13_ext_clock_BPM_ADC_DDC_
   DMA/implementation/chipscope_ila_0_wrapper.ncf(6)]

WARNING:ConstraintSystem:197 - The following specification is invalid because
   the referenced TNM constraint was removed:
   <TIMESPEC TS_J2_TO_D2 = FROM "FFS" TO D2_CLK TIG;>
   [D:/LR/Xilinx_projects/ML605_System_fmc150_testbench13_ext_clock_BPM_ADC_DDC_
   DMA/implementation/chipscope_ila_0_wrapper.ncf(7)]

WARNING:ConstraintSystem:197 - The following specification is invalid because
   the referenced TNM constraint was removed:
   <TIMESPEC TS_J3_TO_D2 = FROM "FFS" TO D2_CLK TIG;>
   [D:/LR/Xilinx_projects/ML605_System_fmc150_testbench13_ext_clock_BPM_ADC_DDC_
   DMA/implementation/chipscope_ila_0_wrapper.ncf(8)]

WARNING:ConstraintSystem:197 - The following specification is invalid because
   the referenced TNM constraint was removed:
   <TIMESPEC TS_J4_TO_D2 = FROM "FFS" TO D2_CLK TIG;>
   [D:/LR/Xilinx_projects/ML605_System_fmc150_testbench13_ext_clock_BPM_ADC_DDC_
   DMA/implementation/chipscope_ila_0_wrapper.ncf(9)]

Checking Constraint Associations...
INFO:NgdBuild:981 - Could not find any associations for the following
   constraint:
       '<INST "U0/*/U_STAT/U_DIRTY_LDC" TNM = D2_CLK;>
   [D:/LR/Xilinx_projects/ML605_System_fmc150_testbench13_ext_clock_BPM_ADC_DDC_
   DMA/implementation/chipscope_ila_0_wrapper.ncf(5)]'
Applying constraints in
"D:/LR/Xilinx_projects/ML605_System_fmc150_testbench13_ext_clock_BPM_ADC_DDC_DMA
/implementation/chipscope_ila_1_wrapper.ncf" to module "chipscope_ila_1"...
WARNING:ConstraintSystem:192 - The TNM 'D2_CLK', does not directly or indirectly
   drive any flip-flops, latches and/or RAMS and cannot be actively used by the
   referencing TIg constraint ''. If clock manager blocks are directly or
   indirectly driven, a new TNM constraint will not be derived since the none of
   the referencing constraints are a PERIOD constraint. This TNM is used in the
   following user groups and/or specifications:
   <TIMESPEC TS_D2_TO_T2 = FROM D2_CLK TO "FFS" TIG;>
   [D:/LR/Xilinx_projects/ML605_System_fmc150_testbench13_ext_clock_BPM_ADC_DDC_
   DMA/implementation/chipscope_ila_1_wrapper.ncf(6)]
   <TIMESPEC TS_J2_TO_D2 = FROM "FFS" TO D2_CLK TIG;>
   [D:/LR/Xilinx_projects/ML605_System_fmc150_testbench13_ext_clock_BPM_ADC_DDC_
   DMA/implementation/chipscope_ila_1_wrapper.ncf(7)]
   <TIMESPEC TS_J3_TO_D2 = FROM "FFS" TO D2_CLK TIG;>
   [D:/LR/Xilinx_projects/ML605_System_fmc150_testbench13_ext_clock_BPM_ADC_DDC_
   DMA/implementation/chipscope_ila_1_wrapper.ncf(8)]
   <TIMESPEC TS_J4_TO_D2 = FROM "FFS" TO D2_CLK TIG;>
   [D:/LR/Xilinx_projects/ML605_System_fmc150_testbench13_ext_clock_BPM_ADC_DDC_
   DMA/implementation/chipscope_ila_1_wrapper.ncf(9)]

WARNING:ConstraintSystem:197 - The following specification is invalid because
   the referenced TNM constraint was removed:
   <TIMESPEC TS_D2_TO_T2 = FROM D2_CLK TO "FFS" TIG;>
   [D:/LR/Xilinx_projects/ML605_System_fmc150_testbench13_ext_clock_BPM_ADC_DDC_
   DMA/implementation/chipscope_ila_1_wrapper.ncf(6)]

WARNING:ConstraintSystem:197 - The following specification is invalid because
   the referenced TNM constraint was removed:
   <TIMESPEC TS_J2_TO_D2 = FROM "FFS" TO D2_CLK TIG;>
   [D:/LR/Xilinx_projects/ML605_System_fmc150_testbench13_ext_clock_BPM_ADC_DDC_
   DMA/implementation/chipscope_ila_1_wrapper.ncf(7)]

WARNING:ConstraintSystem:197 - The following specification is invalid because
   the referenced TNM constraint was removed:
   <TIMESPEC TS_J3_TO_D2 = FROM "FFS" TO D2_CLK TIG;>
   [D:/LR/Xilinx_projects/ML605_System_fmc150_testbench13_ext_clock_BPM_ADC_DDC_
   DMA/implementation/chipscope_ila_1_wrapper.ncf(8)]

WARNING:ConstraintSystem:197 - The following specification is invalid because
   the referenced TNM constraint was removed:
   <TIMESPEC TS_J4_TO_D2 = FROM "FFS" TO D2_CLK TIG;>
   [D:/LR/Xilinx_projects/ML605_System_fmc150_testbench13_ext_clock_BPM_ADC_DDC_
   DMA/implementation/chipscope_ila_1_wrapper.ncf(9)]

Checking Constraint Associations...
INFO:NgdBuild:981 - Could not find any associations for the following
   constraint:
       '<INST "U0/*/U_STAT/U_DIRTY_LDC" TNM = D2_CLK;>
   [D:/LR/Xilinx_projects/ML605_System_fmc150_testbench13_ext_clock_BPM_ADC_DDC_
   DMA/implementation/chipscope_ila_1_wrapper.ncf(5)]'
Applying constraints in
"D:/LR/Xilinx_projects/ML605_System_fmc150_testbench13_ext_clock_BPM_ADC_DDC_DMA
/implementation/chipscope_icon_0_wrapper.ncf" to module "chipscope_icon_0"...
WARNING:ConstraintSystem:190 - The TNM 'J_CLK', does not directly or indirectly
   drive any flip-flops, latches and/or RAMS and cannot be actively used by the
   referencing Period constraint 'TS_J_CLK'. If clock manager blocks are
   directly or indirectly driven, a new TNM and PERIOD are derived only if the
   PERIOD constraint is the only referencing constraint and if an output of the
   clock manager block drives flip-flops, latches or RAMs.  
   This TNM is used in the following user groups and/or specifications:
   <TIMESPEC TS_J_CLK = PERIOD J_CLK 30 ns ;>
   [D:/LR/Xilinx_projects/ML605_System_fmc150_testbench13_ext_clock_BPM_ADC_DDC_
   DMA/implementation/chipscope_icon_0_wrapper.ncf(2)]
   <TIMESPEC TS_U_TO_J = FROM U_CLK TO J_CLK 15 ns ;>
   [D:/LR/Xilinx_projects/ML605_System_fmc150_testbench13_ext_clock_BPM_ADC_DDC_
   DMA/implementation/chipscope_icon_0_wrapper.ncf(6)]
   <TIMESPEC TS_J_TO_D = FROM J_CLK TO D_CLK TIG ;>
   [D:/LR/Xilinx_projects/ML605_System_fmc150_testbench13_ext_clock_BPM_ADC_DDC_
   DMA/implementation/chipscope_icon_0_wrapper.ncf(8)]
   <TIMESPEC TS_D_TO_J = FROM D_CLK TO J_CLK TIG ;>
   [D:/LR/Xilinx_projects/ML605_System_fmc150_testbench13_ext_clock_BPM_ADC_DDC_
   DMA/implementation/chipscope_icon_0_wrapper.ncf(9)]

WARNING:ConstraintSystem:197 - The following specification is invalid because
   the referenced TNM constraint was removed:
   <TIMESPEC TS_J_CLK = PERIOD J_CLK 30 ns ;>
   [D:/LR/Xilinx_projects/ML605_System_fmc150_testbench13_ext_clock_BPM_ADC_DDC_
   DMA/implementation/chipscope_icon_0_wrapper.ncf(2)]

WARNING:ConstraintSystem:197 - The following specification is invalid because
   the referenced TNM constraint was removed:
   <TIMESPEC TS_U_TO_J = FROM U_CLK TO J_CLK 15 ns ;>
   [D:/LR/Xilinx_projects/ML605_System_fmc150_testbench13_ext_clock_BPM_ADC_DDC_
   DMA/implementation/chipscope_icon_0_wrapper.ncf(6)]

WARNING:ConstraintSystem:197 - The following specification is invalid because
   the referenced TNM constraint was removed:
   <TIMESPEC TS_J_TO_D = FROM J_CLK TO D_CLK TIG ;>
   [D:/LR/Xilinx_projects/ML605_System_fmc150_testbench13_ext_clock_BPM_ADC_DDC_
   DMA/implementation/chipscope_icon_0_wrapper.ncf(8)]

WARNING:ConstraintSystem:197 - The following specification is invalid because
   the referenced TNM constraint was removed:
   <TIMESPEC TS_D_TO_J = FROM D_CLK TO J_CLK TIG ;>
   [D:/LR/Xilinx_projects/ML605_System_fmc150_testbench13_ext_clock_BPM_ADC_DDC_
   DMA/implementation/chipscope_icon_0_wrapper.ncf(9)]

WARNING:ConstraintSystem:192 - The TNM 'U_CLK', does not directly or indirectly
   drive any flip-flops, latches and/or RAMS and cannot be actively used by the
   referencing MaxDelay constraint 'TS_U_TO_J'. If clock manager blocks are
   directly or indirectly driven, a new TNM constraint will not be derived since
   the none of the referencing constraints are a PERIOD constraint. This TNM is
   used in the following user groups and/or specifications:
   <TIMESPEC TS_U_TO_J = FROM U_CLK TO J_CLK 15 ns ;>
   [D:/LR/Xilinx_projects/ML605_System_fmc150_testbench13_ext_clock_BPM_ADC_DDC_
   DMA/implementation/chipscope_icon_0_wrapper.ncf(6)]
   <TIMESPEC TS_U_TO_U = FROM U_CLK TO U_CLK 15 ns ;>
   [D:/LR/Xilinx_projects/ML605_System_fmc150_testbench13_ext_clock_BPM_ADC_DDC_
   DMA/implementation/chipscope_icon_0_wrapper.ncf(7)]

WARNING:ConstraintSystem:197 - The following specification is invalid because
   the referenced TNM constraint was removed:
   <TIMESPEC TS_U_TO_J = FROM U_CLK TO J_CLK 15 ns ;>
   [D:/LR/Xilinx_projects/ML605_System_fmc150_testbench13_ext_clock_BPM_ADC_DDC_
   DMA/implementation/chipscope_icon_0_wrapper.ncf(6)]

WARNING:ConstraintSystem:197 - The following specification is invalid because
   the referenced TNM constraint was removed:
   <TIMESPEC TS_U_TO_U = FROM U_CLK TO U_CLK 15 ns ;>
   [D:/LR/Xilinx_projects/ML605_System_fmc150_testbench13_ext_clock_BPM_ADC_DDC_
   DMA/implementation/chipscope_icon_0_wrapper.ncf(7)]

Checking Constraint Associations...
INFO:NgdBuild:981 - Could not find any associations for the following
   constraint:
       '<NET "U0/U_ICON/*/iDRCK_LOCAL" TNM_NET = J_CLK ;>
   [D:/LR/Xilinx_projects/ML605_System_fmc150_testbench13_ext_clock_BPM_ADC_DDC_
   DMA/implementation/chipscope_icon_0_wrapper.ncf(1)]'
INFO:NgdBuild:981 - Could not find any associations for the following
   constraint:
       '<NET "U0/iUPDATE_OUT" TNM_NET = U_CLK ;>
   [D:/LR/Xilinx_projects/ML605_System_fmc150_testbench13_ext_clock_BPM_ADC_DDC_
   DMA/implementation/chipscope_icon_0_wrapper.ncf(4)]'
WARNING:NgdBuild:981 - Could not find any associations for the following
   constraint:
       '<NET "U0/iSHIFT_OUT" TIG ;>
   [D:/LR/Xilinx_projects/ML605_System_fmc150_testbench13_ext_clock_BPM_ADC_DDC_
   DMA/implementation/chipscope_icon_0_wrapper.ncf(5)]'
INFO:NgdBuild:1317 - Using core chipscope_ila_v1 requires a ChipScopePro
   license.  The following blocks are instances of core chipscope_ila_v1:
	/system/chipscope_ila_2
	/system/chipscope_ila_2/chipscope_ila_2/i_chipscope_ila_2
	/system/chipscope_ila_0
	/system/chipscope_ila_1

INFO:NgdBuild:1317 - Using core chipscope_ila_v1 requires a ChipScopePro
   license.  The following blocks are instances of core chipscope_ila_v1:
	/system/chipscope_ila_2
	/system/chipscope_ila_2/chipscope_ila_2/i_chipscope_ila_2
	/system/chipscope_ila_0
	/system/chipscope_ila_1

-----------------------------------------------
WARNING:Security:42 - Your software subscription period has lapsed. Your current
version of Xilinx tools will continue to function, but you no longer qualify for
Xilinx software updates or new releases.

-----------------------------------------------

-----------------------------------------------
Gathering constraint information from source properties...
Done.

Annotating constraints to design from ucf file "system.ucf" ...
WARNING:NgdBuild:931 - The value of SIM_DEVICE on instance
   'ETHERNET/ETHERNET/V6HARD_SYS.I_TEMAC/GEN_GMII.I_GMII/gmii_interface/YES_IO_1
   .bufr_gmii_rx_clk' of type BUFR has been changed from 'VIRTEX4' to 'VIRTEX6'
   to correct post-ngdbuild and timing simulation for this primitive.  In order
   for functional simulation to be correct, the value of SIM_DEVICE should be
   changed in this same manner in the source netlist or constraint file.
Resolving constraint associations...
Checking Constraint Associations...
WARNING:ConstraintSystem:56 - Constraint <TIMESPEC TS_J_CLK = PERIOD "J_CLK"
   30000.000000000 pS HIGH 50.000000000 ;>: Unable to find an active 'TNM' or
   'TimeGrp' constraint named 'J_CLK'.

WARNING:ConstraintSystem:56 - Constraint <TIMESPEC TS_U_TO_J = FROM "U_CLK" TO
   "J_CLK" 15000.000000000 pS;>: Unable to find an active 'TimeGrp' or 'TNM' or
   'TPSync' constraint named 'U_CLK'.

WARNING:ConstraintSystem:56 - Constraint <TIMESPEC TS_U_TO_J = FROM "U_CLK" TO
   "J_CLK" 15000.000000000 pS;>: Unable to find an active 'TimeGrp' or 'TNM' or
   'TPSync' constraint named 'J_CLK'.

WARNING:ConstraintSystem:56 - Constraint <TIMESPEC TS_U_TO_U = FROM "U_CLK" TO
   "U_CLK" 15000.000000000 pS;>: Unable to find an active 'TimeGrp' or 'TNM' or
   'TPSync' constraint named 'U_CLK'.

WARNING:ConstraintSystem:56 - Constraint <TIMESPEC TS_U_TO_U = FROM "U_CLK" TO
   "U_CLK" 15000.000000000 pS;>: Unable to find an active 'TimeGrp' or 'TNM' or
   'TPSync' constraint named 'U_CLK'.

WARNING:ConstraintSystem:56 - Constraint <TIMESPEC TS_J_TO_D = FROM "J_CLK" TO
   "D_CLK" TIG;>: Unable to find an active 'TimeGrp' or 'TNM' or 'TPSync'
   constraint named 'J_CLK'.

WARNING:ConstraintSystem:56 - Constraint <TIMESPEC TS_D_TO_J = FROM "D_CLK" TO
   "J_CLK" TIG;>: Unable to find an active 'TimeGrp' or 'TNM' or 'TPSync'
   constraint named 'J_CLK'.

WARNING:ConstraintSystem:56 - Constraint <TIMESPEC TS_D2_TO_T2 = FROM "D2_CLK"
   TO FFS TIG;>: Unable to find an active 'TimeGrp' or 'TNM' or 'TPSync'
   constraint named 'D2_CLK'.

WARNING:ConstraintSystem:56 - Constraint <TIMESPEC TS_J2_TO_D2 = FROM FFS TO
   "D2_CLK" TIG;>: Unable to find an active 'TimeGrp' or 'TNM' or 'TPSync'
   constraint named 'D2_CLK'.

WARNING:ConstraintSystem:56 - Constraint <TIMESPEC TS_J3_TO_D2 = FROM FFS TO
   "D2_CLK" TIG;>: Unable to find an active 'TimeGrp' or 'TNM' or 'TPSync'
   constraint named 'D2_CLK'.

WARNING:ConstraintSystem:56 - Constraint <TIMESPEC TS_J4_TO_D2 = FROM FFS TO
   "D2_CLK" TIG;>: Unable to find an active 'TimeGrp' or 'TNM' or 'TPSync'
   constraint named 'D2_CLK'.

WARNING:ConstraintSystem:56 - Constraint <TIMESPEC TS_D2_TO_T2 = FROM "D2_CLK"
   TO FFS TIG;>: Unable to find an active 'TimeGrp' or 'TNM' or 'TPSync'
   constraint named 'D2_CLK'.

WARNING:ConstraintSystem:56 - Constraint <TIMESPEC TS_J2_TO_D2 = FROM FFS TO
   "D2_CLK" TIG;>: Unable to find an active 'TimeGrp' or 'TNM' or 'TPSync'
   constraint named 'D2_CLK'.

WARNING:ConstraintSystem:56 - Constraint <TIMESPEC TS_J3_TO_D2 = FROM FFS TO
   "D2_CLK" TIG;>: Unable to find an active 'TimeGrp' or 'TNM' or 'TPSync'
   constraint named 'D2_CLK'.

WARNING:ConstraintSystem:56 - Constraint <TIMESPEC TS_J4_TO_D2 = FROM FFS TO
   "D2_CLK" TIG;>: Unable to find an active 'TimeGrp' or 'TNM' or 'TPSync'
   constraint named 'D2_CLK'.

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi4_0/axi4_0\/mi_converter_bank\/gen_conv_slot[0].cl
   ock_conv_inst\/s_axi_aresetn_resync<2>_inv1_INV_0 TNM =
   FFS:axi4_0_reset_resync>: No instances of type FFS were found under block
   "axi4_0/axi4_0/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/s_axi_aresetn_resync<2>_inv1_INV_0" (type=INV).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi4_0/axi4_0\/mi_converter_bank\/gen_conv_slot[0].cl
   ock_conv_inst\/m_axi_aresetn_resync<2>_inv1_INV_0 TNM =
   FFS:axi4_0_reset_resync>: No instances of type FFS were found under block
   "axi4_0/axi4_0/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/m_axi_aresetn_resync<2>_inv1_INV_0" (type=INV).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi4_0/axi4_0\/si_converter_bank\/gen_conv_slot[6].cl
   ock_conv_inst\/m_axi_aresetn_resync<2>_inv1_INV_0 TNM =
   FFS:axi4_0_reset_resync>: No instances of type FFS were found under block
   "axi4_0/axi4_0/si_converter_bank/gen_conv_slot[6].clock_conv_inst/m_axi_aresetn_resync<2>_inv1_INV_0" (type=INV).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi4_0/axi4_0\/si_converter_bank\/gen_conv_slot[6].cl
   ock_conv_inst\/s_axi_aresetn_resync<2>_inv1_INV_0 TNM =
   FFS:axi4_0_reset_resync>: No instances of type FFS were found under block
   "axi4_0/axi4_0/si_converter_bank/gen_conv_slot[6].clock_conv_inst/s_axi_aresetn_resync<2>_inv1_INV_0" (type=INV).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi4_0/axi4_0\/si_converter_bank\/gen_conv_slot[5].cl
   ock_conv_inst\/m_axi_aresetn_resync<2>_inv1_INV_0 TNM =
   FFS:axi4_0_reset_resync>: No instances of type FFS were found under block
   "axi4_0/axi4_0/si_converter_bank/gen_conv_slot[5].clock_conv_inst/m_axi_aresetn_resync<2>_inv1_INV_0" (type=INV).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi4_0/axi4_0\/si_converter_bank\/gen_conv_slot[5].cl
   ock_conv_inst\/s_axi_aresetn_resync<2>_inv1_INV_0 TNM =
   FFS:axi4_0_reset_resync>: No instances of type FFS were found under block
   "axi4_0/axi4_0/si_converter_bank/gen_conv_slot[5].clock_conv_inst/s_axi_aresetn_resync<2>_inv1_INV_0" (type=INV).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi4_0/axi4_0\/si_converter_bank\/gen_conv_slot[0].cl
   ock_conv_inst\/interconnect_aresetn_resync<2>_inv1_INV_0 TNM =
   FFS:axi4_0_reset_resync>: No instances of type FFS were found under block
   "axi4_0/axi4_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync<2>_inv1_INV_0" (type=INV).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi4lite_0/axi4lite_0\/si_converter_bank\/gen_conv_sl
   ot[0].clock_conv_inst\/interconnect_aresetn_resync<2>_inv1_INV_0 TNM =
   FFS:axi4lite_0_reset_resync>: No instances of type FFS were found under block
   "axi4lite_0/axi4lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync<2>_inv1_INV_0" (type=INV).

WARNING:ConstraintSystem:56 - Constraint <TIMESPEC TS_D2_TO_T2 = FROM "D2_CLK"
   TO FFS TIG;>: Unable to find an active 'TimeGrp' or 'TNM' or 'TPSync'
   constraint named 'D2_CLK'.

WARNING:ConstraintSystem:56 - Constraint <TIMESPEC TS_J2_TO_D2 = FROM FFS TO
   "D2_CLK" TIG;>: Unable to find an active 'TimeGrp' or 'TNM' or 'TPSync'
   constraint named 'D2_CLK'.

WARNING:ConstraintSystem:56 - Constraint <TIMESPEC TS_J3_TO_D2 = FROM FFS TO
   "D2_CLK" TIG;>: Unable to find an active 'TimeGrp' or 'TNM' or 'TPSync'
   constraint named 'D2_CLK'.

WARNING:ConstraintSystem:56 - Constraint <TIMESPEC TS_J4_TO_D2 = FROM FFS TO
   "D2_CLK" TIG;>: Unable to find an active 'TimeGrp' or 'TNM' or 'TPSync'
   constraint named 'D2_CLK'.

WARNING:ConstraintSystem:168 - Constraint <OFFSET = IN 1000.000000000 pS VALID
   3000.000000000 pS BEFORE SysACE_CompactFlash/SysACE_CLK RISING;>: This
   constraint will be ignored because NET "SysACE_CompactFlash/SysACE_CLK" could
   not be found or was not connected to a PAD.

WARNING:ConstraintSystem:168 - Constraint <OFFSET = OUT 9000.000000000 pS AFTER
   SysACE_CompactFlash/SysACE_CLK;>: This constraint will be ignored because NET
   "SysACE_CompactFlash/SysACE_CLK" could not be found or was not connected to a
   PAD.

WARNING:ConstraintSystem:194 - The TNM 'axi4_0_reset_resync', does not directly
   or indirectly drive any flip-flops, latches and/or RAMs and is not actively
   used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'axi4_0_reset_resync', does not directly
   or indirectly drive any flip-flops, latches and/or RAMs and is not actively
   used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'axi4_0_reset_resync', does not directly
   or indirectly drive any flip-flops, latches and/or RAMs and is not actively
   used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'axi4_0_reset_resync', does not directly
   or indirectly drive any flip-flops, latches and/or RAMs and is not actively
   used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'axi4_0_reset_resync', does not directly
   or indirectly drive any flip-flops, latches and/or RAMs and is not actively
   used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'axi4_0_reset_resync', does not directly
   or indirectly drive any flip-flops, latches and/or RAMs and is not actively
   used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'axi4_0_reset_resync', does not directly
   or indirectly drive any flip-flops, latches and/or RAMs and is not actively
   used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'axi4lite_0_reset_resync', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

INFO:ConstraintSystem:178 - TNM 'sys_clk_pin', used in period specification
   'TS_sys_clk_pin', was traced into MMCM_ADV instance
   clock_generator_0/MMCM2_INST/MMCM_ADV_inst. The following new TNM groups and
   period specifications were generated at the MMCM_ADV output(s): 
   CLKOUT0: <TIMESPEC TS_clock_generator_0_clock_generator_0_SIG_MMCM2_CLKOUT0 =
   PERIOD "clock_generator_0_clock_generator_0_SIG_MMCM2_CLKOUT0" TS_sys_clk_pin
   * 0.625 HIGH 50>

INFO:ConstraintSystem:178 - TNM 'sys_clk_pin', used in period specification
   'TS_sys_clk_pin', was traced into MMCM_ADV instance
   clock_generator_0/MMCM0_INST/MMCM_ADV_inst. The following new TNM groups and
   period specifications were generated at the MMCM_ADV output(s): 
   CLKOUT3: <TIMESPEC TS_clk_400_0000MHzMMCM0_nobuf_varphase = PERIOD
   "clk_400_0000MHzMMCM0_nobuf_varphase" TS_sys_clk_pin * 2 HIGH 50>

INFO:ConstraintSystem:178 - TNM 'sys_clk_pin', used in period specification
   'TS_sys_clk_pin', was traced into MMCM_ADV instance
   clock_generator_0/MMCM0_INST/MMCM_ADV_inst. The following new TNM groups and
   period specifications were generated at the MMCM_ADV output(s): 
   CLKOUT1: <TIMESPEC TS_clock_generator_0_clock_generator_0_SIG_MMCM0_CLKOUT1 =
   PERIOD "clock_generator_0_clock_generator_0_SIG_MMCM0_CLKOUT1" TS_sys_clk_pin
   HIGH 50>

INFO:ConstraintSystem:178 - TNM 'sys_clk_pin', used in period specification
   'TS_sys_clk_pin', was traced into MMCM_ADV instance
   clock_generator_0/MMCM0_INST/MMCM_ADV_inst. The following new TNM groups and
   period specifications were generated at the MMCM_ADV output(s): 
   CLKOUT0: <TIMESPEC TS_clock_generator_0_clock_generator_0_SIG_MMCM0_CLKOUT0 =
   PERIOD "clock_generator_0_clock_generator_0_SIG_MMCM0_CLKOUT0" TS_sys_clk_pin
   * 0.5 HIGH 50>

INFO:ConstraintSystem:178 - TNM 'sys_clk_pin', used in period specification
   'TS_sys_clk_pin', was traced into MMCM_ADV instance
   clock_generator_0/MMCM0_INST/MMCM_ADV_inst. The following new TNM groups and
   period specifications were generated at the MMCM_ADV output(s): 
   CLKOUT4: <TIMESPEC TS_clock_generator_0_clock_generator_0_SIG_MMCM0_CLKOUT4 =
   PERIOD "clock_generator_0_clock_generator_0_SIG_MMCM0_CLKOUT4" TS_sys_clk_pin
   * 0.75 HIGH 50>

INFO:ConstraintSystem:178 - TNM 'sys_clk_pin', used in period specification
   'TS_sys_clk_pin', was traced into MMCM_ADV instance
   clock_generator_0/MMCM0_INST/MMCM_ADV_inst. The following new TNM groups and
   period specifications were generated at the MMCM_ADV output(s): 
   CLKOUT2: <TIMESPEC TS_clock_generator_0_clock_generator_0_SIG_MMCM0_CLKOUT2 =
   PERIOD "clock_generator_0_clock_generator_0_SIG_MMCM0_CLKOUT2" TS_sys_clk_pin
   * 2 HIGH 50>

INFO:ConstraintSystem:178 - TNM 'fmc150_if_dma_0_adc_clk_ab_n', used in period
   specification 'TS_fmc150_if_dma_0_adc_clk_ab_n', was traced into MMCM_ADV
   instance fmc150_if_dma_0/USER_LOGIC_I/cmp_fmc150_testbench/cmp_mmcm_adc. The
   following new TNM groups and period specifications were generated at the
   MMCM_ADV output(s): 
   CLKOUT1: <TIMESPEC
   TS_fmc150_if_dma_0_fmc150_if_dma_0_USER_LOGIC_I_cmp_fmc150_testbench_adc_str_
   2x_out_0 = PERIOD
   "fmc150_if_dma_0_fmc150_if_dma_0_USER_LOGIC_I_cmp_fmc150_testbench_adc_str_2x
   _out_0" TS_fmc15...>

INFO:ConstraintSystem:178 - TNM 'fmc150_if_dma_0_adc_clk_ab_n', used in period
   specification 'TS_fmc150_if_dma_0_adc_clk_ab_n', was traced into MMCM_ADV
   instance fmc150_if_dma_0/USER_LOGIC_I/cmp_fmc150_testbench/cmp_mmcm_adc. The
   following new TNM groups and period specifications were generated at the
   MMCM_ADV output(s): 
   CLKOUT0: <TIMESPEC
   TS_fmc150_if_dma_0_fmc150_if_dma_0_USER_LOGIC_I_cmp_fmc150_testbench_adc_str_
   out_0 = PERIOD
   "fmc150_if_dma_0_fmc150_if_dma_0_USER_LOGIC_I_cmp_fmc150_testbench_adc_str_ou
   t_0" TS_fmc150_if_d...>

INFO:ConstraintSystem:178 - TNM 'fmc150_if_dma_0_adc_clk_ab_p', used in period
   specification 'TS_fmc150_if_dma_0_adc_clk_ab_p', was traced into MMCM_ADV
   instance fmc150_if_dma_0/USER_LOGIC_I/cmp_fmc150_testbench/cmp_mmcm_adc. The
   following new TNM groups and period specifications were generated at the
   MMCM_ADV output(s): 
   CLKOUT1: <TIMESPEC
   TS_fmc150_if_dma_0_fmc150_if_dma_0_USER_LOGIC_I_cmp_fmc150_testbench_adc_str_
   2x_out_1 = PERIOD
   "fmc150_if_dma_0_fmc150_if_dma_0_USER_LOGIC_I_cmp_fmc150_testbench_adc_str_2x
   _out_1" TS_fmc15...>

INFO:ConstraintSystem:178 - TNM 'fmc150_if_dma_0_adc_clk_ab_p', used in period
   specification 'TS_fmc150_if_dma_0_adc_clk_ab_p', was traced into MMCM_ADV
   instance fmc150_if_dma_0/USER_LOGIC_I/cmp_fmc150_testbench/cmp_mmcm_adc. The
   following new TNM groups and period specifications were generated at the
   MMCM_ADV output(s): 
   CLKOUT0: <TIMESPEC
   TS_fmc150_if_dma_0_fmc150_if_dma_0_USER_LOGIC_I_cmp_fmc150_testbench_adc_str_
   out_1 = PERIOD
   "fmc150_if_dma_0_fmc150_if_dma_0_USER_LOGIC_I_cmp_fmc150_testbench_adc_str_ou
   t_1" TS_fmc150_if_d...>

Done...

Processing BMM file "system.bmm" ...

WARNING:NgdBuild:1440 - User specified non-default attribute value (8.138) was
   detected for the CLKIN1_PERIOD attribute on MMCM
   "fmc150_if_dma_0/USER_LOGIC_I/cmp_fmc150_testbench/cmp_mmcm_adc".  This does
   not match the PERIOD constraint value (98.304 MHz.).  The uncertainty
   calculation will use the PERIOD constraint value.  This could result in
   incorrect uncertainty calculated for MMCM output clocks.
WARNING:NgdBuild:1440 - User specified non-default attribute value (10.172526)
   was detected for the CLKIN1_PERIOD attribute on MMCM
   "fmc150_if_dma_0/USER_LOGIC_I/cmp_fmc150_testbench/cmp_mmcm_adc".  This does
   not match the PERIOD constraint value (98.304 MHz.).  The uncertainty
   calculation will use the PERIOD constraint value.  This could result in
   incorrect uncertainty calculated for MMCM output clocks.
Checking expanded design ...
WARNING:NgdBuild:443 - SFF primitive
   'bpm_ddc_0/bpm_ddc_0/USER_LOGIC_I/cmp_bpm_ddc/cmp_cha_ddc_pipe/cmp_cic_decima
   tor_q/U0/i_synth/decimator.decimation_filter/int/gen_stages[0].gen_unfolded.i
   nt_comb_stage/gen_split_accum[1].gen_sum_struct.gen_sum/gen_structural.gen_no
   _dsp48.gen_adder[0].split_adder_n/gen_adders[8].gen_reg_carry.i_reg' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'bpm_ddc_0/bpm_ddc_0/USER_LOGIC_I/cmp_bpm_ddc/cmp_cha_ddc_pipe/cmp_cic_decima
   tor_q/U0/i_synth/decimator.decimation_filter/int/gen_stages[1].gen_unfolded.i
   nt_comb_stage/gen_split_accum[1].gen_sum_struct.gen_sum/gen_structural.gen_no
   _dsp48.gen_adder[0].split_adder_n/gen_adders[8].gen_reg_carry.i_reg' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'bpm_ddc_0/bpm_ddc_0/USER_LOGIC_I/cmp_bpm_ddc/cmp_cha_ddc_pipe/cmp_cic_decima
   tor_q/U0/i_synth/decimator.decimation_filter/int/gen_stages[2].gen_unfolded.i
   nt_comb_stage/gen_split_accum[1].gen_sum_struct.gen_sum/gen_structural.gen_no
   _dsp48.gen_adder[0].split_adder_n/gen_adders[8].gen_reg_carry.i_reg' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'bpm_ddc_0/bpm_ddc_0/USER_LOGIC_I/cmp_bpm_ddc/cmp_cha_ddc_pipe/cmp_cic_decima
   tor_q/U0/i_synth/decimator.decimation_filter/int/gen_stages[3].gen_unfolded.i
   nt_comb_stage/gen_split_accum[1].gen_sum_struct.gen_sum/gen_structural.gen_no
   _dsp48.gen_adder[0].split_adder_n/gen_adders[5].gen_reg_carry.i_reg' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'bpm_ddc_0/bpm_ddc_0/USER_LOGIC_I/cmp_bpm_ddc/cmp_cha_ddc_pipe/cmp_cic_decima
   tor_q/U0/i_synth/decimator.decimation_filter/int/gen_stages[4].gen_unfolded.i
   nt_comb_stage/gen_split_accum[1].gen_sum_struct.gen_sum/gen_structural.gen_no
   _dsp48.gen_adder[0].split_adder_n/gen_adders[0].gen_reg_carry.i_reg' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'bpm_ddc_0/bpm_ddc_0/USER_LOGIC_I/cmp_bpm_ddc/cmp_cha_ddc_pipe/cmp_cic_decima
   tor_i/U0/i_synth/decimator.decimation_filter/int/gen_stages[0].gen_unfolded.i
   nt_comb_stage/gen_split_accum[1].gen_sum_struct.gen_sum/gen_structural.gen_no
   _dsp48.gen_adder[0].split_adder_n/gen_adders[8].gen_reg_carry.i_reg' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'bpm_ddc_0/bpm_ddc_0/USER_LOGIC_I/cmp_bpm_ddc/cmp_cha_ddc_pipe/cmp_cic_decima
   tor_i/U0/i_synth/decimator.decimation_filter/int/gen_stages[1].gen_unfolded.i
   nt_comb_stage/gen_split_accum[1].gen_sum_struct.gen_sum/gen_structural.gen_no
   _dsp48.gen_adder[0].split_adder_n/gen_adders[8].gen_reg_carry.i_reg' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'bpm_ddc_0/bpm_ddc_0/USER_LOGIC_I/cmp_bpm_ddc/cmp_cha_ddc_pipe/cmp_cic_decima
   tor_i/U0/i_synth/decimator.decimation_filter/int/gen_stages[2].gen_unfolded.i
   nt_comb_stage/gen_split_accum[1].gen_sum_struct.gen_sum/gen_structural.gen_no
   _dsp48.gen_adder[0].split_adder_n/gen_adders[8].gen_reg_carry.i_reg' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'bpm_ddc_0/bpm_ddc_0/USER_LOGIC_I/cmp_bpm_ddc/cmp_cha_ddc_pipe/cmp_cic_decima
   tor_i/U0/i_synth/decimator.decimation_filter/int/gen_stages[3].gen_unfolded.i
   nt_comb_stage/gen_split_accum[1].gen_sum_struct.gen_sum/gen_structural.gen_no
   _dsp48.gen_adder[0].split_adder_n/gen_adders[5].gen_reg_carry.i_reg' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'bpm_ddc_0/bpm_ddc_0/USER_LOGIC_I/cmp_bpm_ddc/cmp_cha_ddc_pipe/cmp_cic_decima
   tor_i/U0/i_synth/decimator.decimation_filter/int/gen_stages[4].gen_unfolded.i
   nt_comb_stage/gen_split_accum[1].gen_sum_struct.gen_sum/gen_structural.gen_no
   _dsp48.gen_adder[0].split_adder_n/gen_adders[0].gen_reg_carry.i_reg' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'bpm_ddc_0/bpm_ddc_0/USER_LOGIC_I/cmp_bpm_ddc/cmp_chb_ddc_pipe/cmp_cic_decima
   tor_q/U0/i_synth/decimator.decimation_filter/int/gen_stages[0].gen_unfolded.i
   nt_comb_stage/gen_split_accum[1].gen_sum_struct.gen_sum/gen_structural.gen_no
   _dsp48.gen_adder[0].split_adder_n/gen_adders[8].gen_reg_carry.i_reg' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'bpm_ddc_0/bpm_ddc_0/USER_LOGIC_I/cmp_bpm_ddc/cmp_chb_ddc_pipe/cmp_cic_decima
   tor_q/U0/i_synth/decimator.decimation_filter/int/gen_stages[1].gen_unfolded.i
   nt_comb_stage/gen_split_accum[1].gen_sum_struct.gen_sum/gen_structural.gen_no
   _dsp48.gen_adder[0].split_adder_n/gen_adders[8].gen_reg_carry.i_reg' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'bpm_ddc_0/bpm_ddc_0/USER_LOGIC_I/cmp_bpm_ddc/cmp_chb_ddc_pipe/cmp_cic_decima
   tor_q/U0/i_synth/decimator.decimation_filter/int/gen_stages[2].gen_unfolded.i
   nt_comb_stage/gen_split_accum[1].gen_sum_struct.gen_sum/gen_structural.gen_no
   _dsp48.gen_adder[0].split_adder_n/gen_adders[8].gen_reg_carry.i_reg' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'bpm_ddc_0/bpm_ddc_0/USER_LOGIC_I/cmp_bpm_ddc/cmp_chb_ddc_pipe/cmp_cic_decima
   tor_q/U0/i_synth/decimator.decimation_filter/int/gen_stages[3].gen_unfolded.i
   nt_comb_stage/gen_split_accum[1].gen_sum_struct.gen_sum/gen_structural.gen_no
   _dsp48.gen_adder[0].split_adder_n/gen_adders[5].gen_reg_carry.i_reg' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'bpm_ddc_0/bpm_ddc_0/USER_LOGIC_I/cmp_bpm_ddc/cmp_chb_ddc_pipe/cmp_cic_decima
   tor_q/U0/i_synth/decimator.decimation_filter/int/gen_stages[4].gen_unfolded.i
   nt_comb_stage/gen_split_accum[1].gen_sum_struct.gen_sum/gen_structural.gen_no
   _dsp48.gen_adder[0].split_adder_n/gen_adders[0].gen_reg_carry.i_reg' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'bpm_ddc_0/bpm_ddc_0/USER_LOGIC_I/cmp_bpm_ddc/cmp_chb_ddc_pipe/cmp_cic_decima
   tor_i/U0/i_synth/decimator.decimation_filter/int/gen_stages[0].gen_unfolded.i
   nt_comb_stage/gen_split_accum[1].gen_sum_struct.gen_sum/gen_structural.gen_no
   _dsp48.gen_adder[0].split_adder_n/gen_adders[8].gen_reg_carry.i_reg' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'bpm_ddc_0/bpm_ddc_0/USER_LOGIC_I/cmp_bpm_ddc/cmp_chb_ddc_pipe/cmp_cic_decima
   tor_i/U0/i_synth/decimator.decimation_filter/int/gen_stages[1].gen_unfolded.i
   nt_comb_stage/gen_split_accum[1].gen_sum_struct.gen_sum/gen_structural.gen_no
   _dsp48.gen_adder[0].split_adder_n/gen_adders[8].gen_reg_carry.i_reg' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'bpm_ddc_0/bpm_ddc_0/USER_LOGIC_I/cmp_bpm_ddc/cmp_chb_ddc_pipe/cmp_cic_decima
   tor_i/U0/i_synth/decimator.decimation_filter/int/gen_stages[2].gen_unfolded.i
   nt_comb_stage/gen_split_accum[1].gen_sum_struct.gen_sum/gen_structural.gen_no
   _dsp48.gen_adder[0].split_adder_n/gen_adders[8].gen_reg_carry.i_reg' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'bpm_ddc_0/bpm_ddc_0/USER_LOGIC_I/cmp_bpm_ddc/cmp_chb_ddc_pipe/cmp_cic_decima
   tor_i/U0/i_synth/decimator.decimation_filter/int/gen_stages[3].gen_unfolded.i
   nt_comb_stage/gen_split_accum[1].gen_sum_struct.gen_sum/gen_structural.gen_no
   _dsp48.gen_adder[0].split_adder_n/gen_adders[5].gen_reg_carry.i_reg' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'bpm_ddc_0/bpm_ddc_0/USER_LOGIC_I/cmp_bpm_ddc/cmp_chb_ddc_pipe/cmp_cic_decima
   tor_i/U0/i_synth/decimator.decimation_filter/int/gen_stages[4].gen_unfolded.i
   nt_comb_stage/gen_split_accum[1].gen_sum_struct.gen_sum/gen_structural.gen_no
   _dsp48.gen_adder[0].split_adder_n/gen_adders[0].gen_reg_carry.i_reg' has
   unconnected output pin
WARNING:NgdBuild:486 - Attribute "INIT_FILE" is not allowed on symbol
   "U0/i_synth/i_nonzero_fract.i_synth/opt_high_radix.i_nonzero_fract.i_high_rad
   ix/i_estimator/i_lut/i_synth_opt.i_synth/i_not_sandia.i_prim" of type
   "RAMB16".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "INIT_FILE" is not allowed on symbol
   "U0/i_synth/i_nonzero_fract.i_synth/opt_high_radix.i_nonzero_fract.i_high_rad
   ix/i_estimator/i_lut/i_synth_opt.i_synth/i_not_sandia.i_prim" of type
   "RAMB16".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "INIT_FILE" is not allowed on symbol
   "U0/i_synth/i_nonzero_fract.i_synth/opt_high_radix.i_nonzero_fract.i_high_rad
   ix/i_estimator/i_lut/i_synth_opt.i_synth/i_not_sandia.i_prim" of type
   "RAMB16".  This attribute will be ignored.
WARNING:NgdBuild:443 - SFF primitive
   'microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Using_FPGA.
   Gen_Bits[27].MEM_EX_Result_Inst' has unconnected output pin
WARNING:NgdBuild:452 - logical net 'bscan_tdo1' has no driver
WARNING:NgdBuild:452 - logical net 'N21' has no driver
WARNING:NgdBuild:452 - logical net 'N22' has no driver
WARNING:NgdBuild:452 - logical net 'N23' has no driver
WARNING:NgdBuild:452 - logical net 'N24' has no driver
WARNING:NgdBuild:452 - logical net 'N25' has no driver
WARNING:NgdBuild:452 - logical net 'N26' has no driver
WARNING:NgdBuild:452 - logical net 'N27' has no driver
WARNING:NgdBuild:452 - logical net 'N28' has no driver
WARNING:NgdBuild:452 - logical net 'N29' has no driver
WARNING:NgdBuild:452 - logical net 'N30' has no driver
WARNING:NgdBuild:483 - Attribute "INIT" on
   "XBPM_ADC_dma/XBPM_ADC_dma/s2mm_smpl_done" is on the wrong type of object. 
   Please see the Constraints Guide for more information on this attribute.
WARNING:NgdBuild:452 - logical net
   'axi4_0/axi4_0/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_s
   lots[1].gen_mi_write.wdata_mux_w/gen_wmux.mux_w/gen_fpga.hh<36>' has no
   driver
WARNING:NgdBuild:452 - logical net 'axi4_0/axi4_0/sf_cb_wuser<5>' has no driver
WARNING:NgdBuild:452 - logical net 'axi4_0/axi4_0/sf_cb_wuser<6>' has no driver
WARNING:NgdBuild:452 - logical net 'axi4_0/axi4_0/sf_cb_awuser<25>' has no
   driver
WARNING:NgdBuild:452 - logical net 'axi4_0/axi4_0/sf_cb_awuser<20>' has no
   driver
WARNING:NgdBuild:452 - logical net 'axi4_0/axi4_0/sf_cb_awuser<30>' has no
   driver
WARNING:NgdBuild:452 - logical net 'axi4_0/axi4_0/sf_cb_awuser<26>' has no
   driver
WARNING:NgdBuild:452 - logical net 'axi4_0/axi4_0/sf_cb_awuser<21>' has no
   driver
WARNING:NgdBuild:452 - logical net 'axi4_0/axi4_0/sf_cb_awuser<31>' has no
   driver
WARNING:NgdBuild:452 - logical net 'axi4_0/axi4_0/sf_cb_awuser<27>' has no
   driver
WARNING:NgdBuild:452 - logical net 'axi4_0/axi4_0/sf_cb_awuser<22>' has no
   driver
WARNING:NgdBuild:452 - logical net 'axi4_0/axi4_0/sf_cb_awuser<32>' has no
   driver
WARNING:NgdBuild:452 - logical net 'axi4_0/axi4_0/sf_cb_awuser<28>' has no
   driver
WARNING:NgdBuild:452 - logical net 'axi4_0/axi4_0/sf_cb_awuser<23>' has no
   driver
WARNING:NgdBuild:452 - logical net 'axi4_0/axi4_0/sf_cb_awuser<33>' has no
   driver
WARNING:NgdBuild:452 - logical net 'axi4_0/axi4_0/sf_cb_awuser<29>' has no
   driver
WARNING:NgdBuild:452 - logical net 'axi4_0/axi4_0/sf_cb_awuser<24>' has no
   driver
WARNING:NgdBuild:452 - logical net 'axi4_0/axi4_0/sf_cb_awuser<34>' has no
   driver
WARNING:NgdBuild:452 - logical net 'axi4_0/axi4_0/sf_cb_aruser<19>' has no
   driver
WARNING:NgdBuild:452 - logical net 'axi4_0/axi4_0/sf_cb_aruser<18>' has no
   driver
WARNING:NgdBuild:452 - logical net 'axi4_0/axi4_0/sf_cb_aruser<17>' has no
   driver
WARNING:NgdBuild:452 - logical net 'axi4_0/axi4_0/sf_cb_aruser<16>' has no
   driver
WARNING:NgdBuild:452 - logical net 'axi4_0/axi4_0/sf_cb_aruser<15>' has no
   driver
WARNING:NgdBuild:483 - Attribute "INIT" on
   "XBPM_DDC_dma/XBPM_DDC_dma/s2mm_smpl_done" is on the wrong type of object. 
   Please see the Constraints Guide for more information on this attribute.

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings: 125

Writing NGD file "system.ngd" ...
Total REAL time to NGDBUILD completion: 6 min  55 sec
Total CPU time to NGDBUILD completion:  6 min  54 sec

Writing NGDBUILD log file "system.bld"...

NGDBUILD done.



#----------------------------------------------#
# Starting program map
# map -o system_map.ncd -w -pr b -ol high -timing -detail system.ngd system.pcf 
#----------------------------------------------#
Release 13.4 - Map O.87xd (nt)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.4/ISE_DS/EDK/data/Xdh_PrimTypeLib.xda> with local file
<C:/Xilinx/13.4/ISE_DS/ISE/data/Xdh_PrimTypeLib.xda>
Using target part "6vlx240tff1156-1".
vvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvv
INFO:Security:56 - Part 'xc6vlx240t' is not a WebPack part.
WARNING:Security:9b - No 'ISE' feature version 2012.01 was available for part
'xc6vlx240t'.
WARNING:Security:42 - Your software subscription period has lapsed. Your current
version of Xilinx tools will continue to function, but you no longer qualify for
Xilinx software updates or new releases.
WARNING:Security:42 - Your software subscription period has lapsed. Your current
version of Xilinx tools will continue to function, but you no longer qualify for
Xilinx software updates or new releases.
----------------------------------------------------------------------
Mapping design into LUTs...
WARNING:MapLib:701 - Signal fmc150_if_dma_0_clk_to_fpga_p connected to top level
   port fmc150_if_dma_0_clk_to_fpga_p has been removed.
WARNING:MapLib:701 - Signal fmc150_if_dma_0_clk_to_fpga_n connected to top level
   port fmc150_if_dma_0_clk_to_fpga_n has been removed.
WARNING:MapLib:701 - Signal fmc150_if_dma_0_ext_trigger_p connected to top level
   port fmc150_if_dma_0_ext_trigger_p has been removed.
WARNING:MapLib:701 - Signal fmc150_if_dma_0_ext_trigger_n connected to top level
   port fmc150_if_dma_0_ext_trigger_n has been removed.
Writing file system_map.ngm...
Running directed packing...
WARNING:Pack:2574 - The F7 multiplexer symbol
   "fmc150_if_dma_0/fmc150_if_dma_0/USER_LOGIC_I/GND_28_o_slv_reg_write_sel[9]_equal_10_o<9>1_1" and its I1 input driver "fmc150_if_dma_0/XST_GND" were
   implemented suboptimally in the same slice component. The function generator
   could not be placed directly driving the F7 multiplexer. The design will
   exhibit suboptimal timing.
Running delay-based LUT packing...
Updating timing models...
WARNING:Timing:3223 - Timing constraint TS_ETHERNET_RX_MAC_ACLK_2_TX_MAC_ACLK = MAXDELAY FROM TIMEGRP "phy_clk_rx" TO TIMEGRP "phy_clk_tx" 8
   ns DATAPATHONLY ignored during timing analysis.
WARNING:Timing:3223 - Timing constraint TS_ETHERNET_TX_MAC_ACLK_2_RX_MAC_ACLK = MAXDELAY FROM TIMEGRP "phy_clk_tx" TO TIMEGRP "phy_clk_rx" 8
   ns DATAPATHONLY ignored during timing analysis.
WARNING:Timing:3223 - Timing constraint TS_ETHERNET_RX_MAC_ACLK_2_GTX_CLK = MAXDELAY FROM TIMEGRP "phy_clk_rx" TO TIMEGRP "clk_gtx" 8 ns
   DATAPATHONLY ignored during timing analysis.
WARNING:Timing:3223 - Timing constraint TS_ETHERNET_GTX_CLK_2_RX_MAC_ACLK = MAXDELAY FROM TIMEGRP "clk_gtx" TO TIMEGRP "phy_clk_rx" 8 ns
   DATAPATHONLY ignored during timing analysis.
WARNING:Timing:3223 - Timing constraint PATH "TS_CC_AB_path" TIG ignored during timing analysis.
WARNING:Timing:3223 - Timing constraint PATH "TS_CC_BA_path" TIG ignored during timing analysis.
INFO:Map:215 - The Interim Design Summary has been generated in the MAP Report
   (.mrp).
Running timing-driven placement...
Total REAL time at the beginning of Placer: 5 mins 36 secs 
Total CPU  time at the beginning of Placer: 5 mins 25 secs 

Phase 1.1  Initial Placement Analysis
Phase 1.1  Initial Placement Analysis (Checksum:5553e34) REAL time: 6 mins 14 secs 

Phase 2.7  Design Feasibility Check
WARNING:Place:837 - Partially locked IO Bus is found. 
    Following components of the bus are not locked: 
   	 Comp: fmc150_if_dma_0_up_status<3>
   	 Comp: fmc150_if_dma_0_up_status<0>

INFO:Place:834 - Only a subset of IOs are locked. Out of 168 IOs, 166 are locked
   and 2 are not locked. If you would like to print the names of these IOs,
   please set the environment variable XIL_PAR_DESIGN_CHECK_VERBOSE to 1. 
Phase 2.7  Design Feasibility Check (Checksum:24840c42) REAL time: 6 mins 20 secs 

Phase 3.31  Local Placement Optimization
Phase 3.31  Local Placement Optimization (Checksum:f2debcb) REAL time: 6 mins 20 secs 

Phase 4.37  Local Placement Optimization
Phase 4.37  Local Placement Optimization (Checksum:f2debcb) REAL time: 6 mins 20 secs 

Phase 5.2  Initial Placement for Architecture Specific Features
...
......


There are 12 clock regions on the target FPGA device:
|------------------------------------------|------------------------------------------|
| CLOCKREGION_X0Y5:                        | CLOCKREGION_X1Y5:                        |
|   4 BUFRs available, 0 in use            |   2 BUFRs available, 0 in use            |
|   6 Regional Clock Spines, 0 in use      |   6 Regional Clock Spines, 0 in use      |
|   4 edge BUFIOs available, 0 in use      |   0 edge BUFIOs available, 0 in use      |
|   4 center BUFIOs available, 0 in use    |   4 center BUFIOs available, 0 in use    |
|                                          |                                          |
|------------------------------------------|------------------------------------------|
| CLOCKREGION_X0Y4:                        | CLOCKREGION_X1Y4:                        |
|   4 BUFRs available, 1 in use            |   2 BUFRs available, 0 in use            |
|   6 Regional Clock Spines, 1 in use      |   6 Regional Clock Spines, 1 in use      |
|   4 edge BUFIOs available, 0 in use      |   0 edge BUFIOs available, 0 in use      |
|   4 center BUFIOs available, 0 in use    |   4 center BUFIOs available, 0 in use    |
|                                          |                                          |
|------------------------------------------|------------------------------------------|
| CLOCKREGION_X0Y3:                        | CLOCKREGION_X1Y3:                        |
|   4 BUFRs available, 0 in use            |   2 BUFRs available, 1 in use            |
|   6 Regional Clock Spines, 1 in use      |   6 Regional Clock Spines, 1 in use      |
|   4 edge BUFIOs available, 0 in use      |   0 edge BUFIOs available, 0 in use      |
|   4 center BUFIOs available, 0 in use    |   4 center BUFIOs available, 1 in use    |
|                                          |                                          |
|------------------------------------------|------------------------------------------|
| CLOCKREGION_X0Y2:                        | CLOCKREGION_X1Y2:                        |
|   4 BUFRs available, 0 in use            |   2 BUFRs available, 0 in use            |
|   6 Regional Clock Spines, 0 in use      |   6 Regional Clock Spines, 2 in use      |
|   4 edge BUFIOs available, 0 in use      |   0 edge BUFIOs available, 0 in use      |
|   4 center BUFIOs available, 0 in use    |   4 center BUFIOs available, 0 in use    |
|                                          |                                          |
|------------------------------------------|------------------------------------------|
| CLOCKREGION_X0Y1:                        | CLOCKREGION_X1Y1:                        |
|   4 BUFRs available, 0 in use            |   2 BUFRs available, 1 in use            |
|   6 Regional Clock Spines, 0 in use      |   6 Regional Clock Spines, 1 in use      |
|   4 edge BUFIOs available, 0 in use      |   0 edge BUFIOs available, 0 in use      |
|   4 center BUFIOs available, 0 in use    |   4 center BUFIOs available, 1 in use    |
|                                          |                                          |
|------------------------------------------|------------------------------------------|
| CLOCKREGION_X0Y0:                        | CLOCKREGION_X1Y0:                        |
|   4 BUFRs available, 0 in use            |   2 BUFRs available, 0 in use            |
|   6 Regional Clock Spines, 0 in use      |   6 Regional Clock Spines, 1 in use      |
|   4 edge BUFIOs available, 0 in use      |   0 edge BUFIOs available, 0 in use      |
|   4 center BUFIOs available, 0 in use    |   4 center BUFIOs available, 0 in use    |
|                                          |                                          |
|------------------------------------------|------------------------------------------|


Clock-Region: <CLOCKREGION_X1Y1>
  key resource utilizations (used/available): edge-bufios - 0/0; center-bufios - 1/4; bufrs - 1/2; regional-clock-spines - 1/6
|-----------------------------------------------------------------------------------------------------------------------------------------------------------
|       |    clock    | BRAM |     |    |        |        |       |       |       |      |      |     |      |
|       |    region   | FIFO | DCM | GT | ILOGIC | OLOGIC |   FF  |  LUTM |  LUTL | MULT | EMAC | PPC | PCIe | <- (Types of Resources in Clock Region)
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------
|       | Upper Region| 108  |  0  |  0 |   40   |   40   | 24960 |  9920 | 15040 |  64  |   2  |  0  |   0  | <- Available resources in the upper region
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------
|       |CurrentRegion| 108  |  0  |  0 |   40   |   40   | 24000 |  9760 | 14240 |  64  |   0  |  0  |   1  | <- Available resources in the current region
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------
|       | Lower Region| 120  |  0  |  0 |   40   |   40   | 24960 |  9920 | 15040 |  64  |   0  |  0  |   0  | <- Available resources in the lower region
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------
| clock |    region   |                                                                                      -----------------------------------------------
|  type |  expansion  |                                                                                      | <IO/Regional clock Net Name>
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------
| BUFIO |             |   0  |  0  |  0 |   10   |    0   |     0 |     0 |     0 |   0  |   0  |  0  |   0  | "ETHERNET/ETHERNET/V6HARD_SYS.I_TEMAC/GEN_GMII.I_GMII/gmii_interface/gmii_rx_clk_bufio"
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------
|  BUFR | Upper/Lower |   2  |  0  |  0 |    0   |    0   |   605 |    14 |     0 |   0  |   1  |  0  |   0  | "ETHERNET/ETHERNET/V6HARD_SYS.I_TEMAC/GEN_GMII.I_GMII/rx_mac_aclk_int"
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------


Clock-Region: <CLOCKREGION_X1Y3>
  key resource utilizations (used/available): edge-bufios - 0/0; center-bufios - 1/4; bufrs - 1/2; regional-clock-spines - 1/6
|-----------------------------------------------------------------------------------------------------------------------------------------------------------
|       |    clock    | BRAM |     |    |        |        |       |       |       |      |      |     |      |
|       |    region   | FIFO | DCM | GT | ILOGIC | OLOGIC |   FF  |  LUTM |  LUTL | MULT | EMAC | PPC | PCIe | <- (Types of Resources in Clock Region)
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------
|       | Upper Region| 108  |  0  |  0 |   40   |   40   | 24960 |  9920 | 15040 |  64  |   2  |  0  |   0  | <- Available resources in the upper region
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------
|       |CurrentRegion| 108  |  0  |  0 |   40   |   40   | 24000 |  9760 | 14240 |  64  |   0  |  0  |   1  | <- Available resources in the current region
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------
|       | Lower Region| 108  |  0  |  0 |   40   |   40   | 24960 |  9920 | 15040 |  64  |   2  |  0  |   0  | <- Available resources in the lower region
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------
| clock |    region   |                                                                                      -----------------------------------------------
|  type |  expansion  |                                                                                      | <IO/Regional clock Net Name>
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------
| BUFIO |             |   0  |  0  |  0 |    9   |    0   |     0 |     0 |     0 |   0  |   0  |  0  |   0  | "DDR3_SDRAM/DDR3_SDRAM/u_memc_ui_top/u_mem_intfc/phy_top0/clk_cpt"
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------
|  BUFR | Upper/Lower |   0  |  0  |  0 |    9   |    0   |   230 |     9 |     0 |   0  |   0  |  0  |   0  | "DDR3_SDRAM/DDR3_SDRAM/u_memc_ui_top/u_mem_intfc/phy_top0/clk_rsync<0>"
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------


Clock-Region: <CLOCKREGION_X0Y4>
  key resource utilizations (used/available): edge-bufios - 0/4; center-bufios - 0/4; bufrs - 1/4; regional-clock-spines - 1/6
|-----------------------------------------------------------------------------------------------------------------------------------------------------------
|       |    clock    | BRAM |     |    |        |        |       |       |       |      |      |     |      |
|       |    region   | FIFO | DCM | GT | ILOGIC | OLOGIC |   FF  |  LUTM |  LUTL | MULT | EMAC | PPC | PCIe | <- (Types of Resources in Clock Region)
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------
|       | Upper Region|  96  |  0  |  0 |   80   |   80   | 26880 |  9600 | 17280 |  64  |   0  |  0  |   0  | <- Available resources in the upper region
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------
|       |CurrentRegion|  96  |  0  |  0 |   80   |   80   | 26880 |  9600 | 17280 |  64  |   0  |  0  |   0  | <- Available resources in the current region
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------
|       | Lower Region|  96  |  0  |  0 |   80   |   80   | 23040 |  9600 | 13440 |  64  |   0  |  0  |   0  | <- Available resources in the lower region
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------
| clock |    region   |                                                                                      -----------------------------------------------
|  type |  expansion  |                                                                                      | <IO/Regional clock Net Name>
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------
|  BUFR |       Lower |   0  |  0  |  0 |   14   |    0   |    28 |     0 |     0 |   0  |   0  |  0  |   0  | "fmc150_if_dma_0/fmc150_if_dma_0/USER_LOGIC_I/cmp_fmc150_testbench/adc_str"
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------




######################################################################################
# REGIONAL CLOCKING RESOURCE DISTRIBUTION UCF REPORT:
#
# Number of Regional Clocking Regions in the device: 12  (6 clock spines in each)
# Number of Regional Clock Networks used in this design: 6 (each network can be
# composed of up to 3 clock spines and cover up to 3 regional clock regions)
# 
######################################################################################

# IO-Clock "ETHERNET/ETHERNET/V6HARD_SYS.I_TEMAC/GEN_GMII.I_GMII/gmii_interface/gmii_rx_clk_bufio" driven by
"BUFIODQS_X2Y4"
INST "ETHERNET/ETHERNET/V6HARD_SYS.I_TEMAC/GEN_GMII.I_GMII/gmii_interface/YES_IO_1.bufio_gmii_rx_clk" LOC =
"BUFIODQS_X2Y4" ;
NET "ETHERNET/ETHERNET/V6HARD_SYS.I_TEMAC/GEN_GMII.I_GMII/gmii_interface/gmii_rx_clk_bufio" TNM_NET =
"TN_ETHERNET/ETHERNET/V6HARD_SYS.I_TEMAC/GEN_GMII.I_GMII/gmii_interface/gmii_rx_clk_bufio" ;
TIMEGRP "TN_ETHERNET/ETHERNET/V6HARD_SYS.I_TEMAC/GEN_GMII.I_GMII/gmii_interface/gmii_rx_clk_bufio" AREA_GROUP =
"CLKAG_ETHERNET/ETHERNET/V6HARD_SYS.I_TEMAC/GEN_GMII.I_GMII/gmii_interface/gmii_rx_clk_bufio" ;
AREA_GROUP "CLKAG_ETHERNET/ETHERNET/V6HARD_SYS.I_TEMAC/GEN_GMII.I_GMII/gmii_interface/gmii_rx_clk_bufio" RANGE =
CLOCKREGION_X1Y1;


# IO-Clock "DDR3_SDRAM/DDR3_SDRAM/u_memc_ui_top/u_mem_intfc/phy_top0/clk_cpt" driven by "BUFIODQS_X2Y12"
INST "DDR3_SDRAM/DDR3_SDRAM/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_read/u_phy_rdclk_gen/gen_ck_cpt[0].u_bufio_cpt" LOC
= "BUFIODQS_X2Y12" ;
NET "DDR3_SDRAM/DDR3_SDRAM/u_memc_ui_top/u_mem_intfc/phy_top0/clk_cpt" TNM_NET =
"TN_DDR3_SDRAM/DDR3_SDRAM/u_memc_ui_top/u_mem_intfc/phy_top0/clk_cpt" ;
TIMEGRP "TN_DDR3_SDRAM/DDR3_SDRAM/u_memc_ui_top/u_mem_intfc/phy_top0/clk_cpt" AREA_GROUP =
"CLKAG_DDR3_SDRAM/DDR3_SDRAM/u_memc_ui_top/u_mem_intfc/phy_top0/clk_cpt" ;
AREA_GROUP "CLKAG_DDR3_SDRAM/DDR3_SDRAM/u_memc_ui_top/u_mem_intfc/phy_top0/clk_cpt" RANGE = CLOCKREGION_X1Y3;


# Regional-Clock "DDR3_SDRAM/DDR3_SDRAM/u_memc_ui_top/u_mem_intfc/phy_top0/clk_rsync<0>" driven by "BUFR_X2Y6"
INST "DDR3_SDRAM/DDR3_SDRAM/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_read/u_phy_rdclk_gen/gen_loop_col0.u_bufr_rsync"
LOC = "BUFR_X2Y6" ;
NET "DDR3_SDRAM/DDR3_SDRAM/u_memc_ui_top/u_mem_intfc/phy_top0/clk_rsync<0>" TNM_NET =
"TN_DDR3_SDRAM/DDR3_SDRAM/u_memc_ui_top/u_mem_intfc/phy_top0/clk_rsync<0>" ;
TIMEGRP "TN_DDR3_SDRAM/DDR3_SDRAM/u_memc_ui_top/u_mem_intfc/phy_top0/clk_rsync<0>" AREA_GROUP =
"CLKAG_DDR3_SDRAM/DDR3_SDRAM/u_memc_ui_top/u_mem_intfc/phy_top0/clk_rsync<0>" ;
AREA_GROUP "CLKAG_DDR3_SDRAM/DDR3_SDRAM/u_memc_ui_top/u_mem_intfc/phy_top0/clk_rsync<0>" RANGE = CLOCKREGION_X1Y3,
CLOCKREGION_X1Y4, CLOCKREGION_X1Y2;


# Regional-Clock "fmc150_if_dma_0/fmc150_if_dma_0/USER_LOGIC_I/cmp_fmc150_testbench/adc_str" driven by "BUFR_X0Y9"
INST "fmc150_if_dma_0/fmc150_if_dma_0/USER_LOGIC_I/cmp_fmc150_testbench/cmp_adc_if/cmp_adc_str/cmp_bufr" LOC =
"BUFR_X0Y9" ;
NET "fmc150_if_dma_0/fmc150_if_dma_0/USER_LOGIC_I/cmp_fmc150_testbench/adc_str" TNM_NET =
"TN_fmc150_if_dma_0/fmc150_if_dma_0/USER_LOGIC_I/cmp_fmc150_testbench/adc_str" ;
TIMEGRP "TN_fmc150_if_dma_0/fmc150_if_dma_0/USER_LOGIC_I/cmp_fmc150_testbench/adc_str" AREA_GROUP =
"CLKAG_fmc150_if_dma_0/fmc150_if_dma_0/USER_LOGIC_I/cmp_fmc150_testbench/adc_str" ;
AREA_GROUP "CLKAG_fmc150_if_dma_0/fmc150_if_dma_0/USER_LOGIC_I/cmp_fmc150_testbench/adc_str" RANGE = CLOCKREGION_X0Y4,
CLOCKREGION_X0Y3;


# Regional-Clock "ETHERNET/ETHERNET/V6HARD_SYS.I_TEMAC/GEN_GMII.I_GMII/rx_mac_aclk_int" driven by "BUFR_X2Y3"
INST "ETHERNET/ETHERNET/V6HARD_SYS.I_TEMAC/GEN_GMII.I_GMII/gmii_interface/YES_IO_1.bufr_gmii_rx_clk" LOC = "BUFR_X2Y3" ;
NET "ETHERNET/ETHERNET/V6HARD_SYS.I_TEMAC/GEN_GMII.I_GMII/rx_mac_aclk_int" TNM_NET =
"TN_ETHERNET/ETHERNET/V6HARD_SYS.I_TEMAC/GEN_GMII.I_GMII/rx_mac_aclk_int" ;
TIMEGRP "TN_ETHERNET/ETHERNET/V6HARD_SYS.I_TEMAC/GEN_GMII.I_GMII/rx_mac_aclk_int" AREA_GROUP =
"CLKAG_ETHERNET/ETHERNET/V6HARD_SYS.I_TEMAC/GEN_GMII.I_GMII/rx_mac_aclk_int" ;
AREA_GROUP "CLKAG_ETHERNET/ETHERNET/V6HARD_SYS.I_TEMAC/GEN_GMII.I_GMII/rx_mac_aclk_int" RANGE = CLOCKREGION_X1Y1,
CLOCKREGION_X1Y2, CLOCKREGION_X1Y0;


Phase 5.2  Initial Placement for Architecture Specific Features (Checksum:ec62533b) REAL time: 7 mins 38 secs 

Phase 6.36  Local Placement Optimization
Phase 6.36  Local Placement Optimization (Checksum:ec62533b) REAL time: 7 mins 38 secs 

...
......................................
.....................................................................................................................
Phase 7.30  Global Clock Region Assignment


######################################################################################
# GLOBAL CLOCK NET DISTRIBUTION UCF REPORT:
#
# Number of Global Clock Regions : 12
# Number of Global Clock Networks: 14
#
# Clock Region Assignment: SUCCESSFUL

# Location of Clock Components
INST "fmc150_if_dma_0/fmc150_if_dma_0/USER_LOGIC_I/cmp_fmc150_testbench/cmp_fmc150_ctrl/cdce72010_ctrl_inst/serial_clk_BUFG" LOC = "BUFGCTRL_X0Y25" ;
INST "fmc150_if_dma_0/fmc150_if_dma_0/USER_LOGIC_I/cmp_fmc150_testbench/cmp_adc_str_out_bufg" LOC = "BUFGCTRL_X0Y31" ;
INST "fmc150_if_dma_0/fmc150_if_dma_0/USER_LOGIC_I/cmp_fmc150_testbench/cmp_adc_str_2x_out_bufg" LOC = "BUFGCTRL_X0Y30" ;
INST "SysACE_CLK_BUFGP/BUFG" LOC = "BUFGCTRL_X0Y6" ;
INST "fmc150_if_dma_0/fmc150_if_dma_0/USER_LOGIC_I/cmp_fmc150_testbench/cmp_fmc150_ctrl/cdce72010_ctrl_inst/clk_div_3_BUFG" LOC = "BUFGCTRL_X0Y26" ;
INST "chipscope_icon_0/chipscope_icon_0/i_chipscope_icon_0/U0/U_ICON/I_YES_BSCAN.U_BS/I_USE_SOFTBSCAN_EQ0.I_USE_XST_TCK_WORKAROUND_EQ1.U_ICON_BSCAN_BUFG/U_BUFG" LOC = "BUFGCTRL_X0Y27" ;
INST "clock_generator_0/clock_generator_0/MMCM0_CLKOUT0_BUFG_INST" LOC = "BUFGCTRL_X0Y2" ;
INST "clock_generator_0/clock_generator_0/MMCM0_CLKOUT1_BUFG_INST" LOC = "BUFGCTRL_X0Y3" ;
INST "clock_generator_0/clock_generator_0/MMCM0_CLKOUT2_BUFG_INST" LOC = "BUFGCTRL_X0Y4" ;
INST "clock_generator_0/clock_generator_0/MMCM0_CLKOUT4_BUFG_INST" LOC = "BUFGCTRL_X0Y5" ;
INST "clock_generator_0/clock_generator_0/MMCM2_CLKOUT0_BUFG_INST" LOC = "BUFGCTRL_X0Y1" ;
INST "ETHERNET/ETHERNET/V6HARD_SYS.I_TEMAC/GEN_GMII.I_GMII/BUFGMUX_SPEED_CLK" LOC = "BUFGCTRL_X0Y0" ;
INST "fmc150_if_dma_0/fmc150_if_dma_0/USER_LOGIC_I/cmp_fmc150_testbench/cmp_clkf_bufg" LOC = "BUFGCTRL_X0Y29" ;
INST "debug_module/debug_module/BUFG_DRCK" LOC = "BUFGCTRL_X0Y28" ;
INST "SysACE_CLK" LOC = "AE16" ;
INST "ETHERNET_MII_TX_CLK" LOC = "AD12" ;
INST "CLK_P" LOC = "J9" ;
INST "DDR3_SDRAM/DDR3_SDRAM/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_read/u_phy_rdclk_gen/gen_loop_col0.u_bufr_rsync" LOC = "BUFR_X2Y6" ;
INST "fmc150_if_dma_0/fmc150_if_dma_0/USER_LOGIC_I/cmp_fmc150_testbench/cmp_adc_if/cmp_adc_str/cmp_bufr" LOC = "BUFR_X0Y9" ;
INST "ETHERNET/ETHERNET/V6HARD_SYS.I_TEMAC/GEN_GMII.I_GMII/gmii_interface/YES_IO_1.bufr_gmii_rx_clk" LOC = "BUFR_X2Y3" ;
INST "clock_generator_0/clock_generator_0/MMCM0_INST/MMCM_ADV_inst" LOC = "MMCM_ADV_X0Y5" ;
INST "clock_generator_0/clock_generator_0/MMCM2_INST/MMCM_ADV_inst" LOC = "MMCM_ADV_X0Y0" ;
INST "fmc150_if_dma_0/fmc150_if_dma_0/USER_LOGIC_I/cmp_fmc150_testbench/cmp_mmcm_adc" LOC = "MMCM_ADV_X0Y9" ;

# fmc150_if_dma_0/fmc150_if_dma_0/USER_LOGIC_I/cmp_fmc150_testbench/cmp_fmc150_ctrl/cdce72010_ctrl_inst/serial_clk_BUFG driven by BUFGCTRL_X0Y25
NET "fmc150_if_dma_0/fmc150_if_dma_0/USER_LOGIC_I/cmp_fmc150_testbench/cmp_fmc150_ctrl/cdce72010_ctrl_inst/serial_clk_BUFG" TNM_NET = "TN_fmc150_if_dma_0/fmc150_if_dma_0/USER_LOGIC_I/cmp_fmc150_testbench/cmp_fmc150_ctrl/cdce72010_ctrl_inst/serial_clk_BUFG" ;
TIMEGRP "TN_fmc150_if_dma_0/fmc150_if_dma_0/USER_LOGIC_I/cmp_fmc150_testbench/cmp_fmc150_ctrl/cdce72010_ctrl_inst/serial_clk_BUFG" AREA_GROUP = "CLKAG_fmc150_if_dma_0/fmc150_if_dma_0/USER_LOGIC_I/cmp_fmc150_testbench/cmp_fmc150_ctrl/cdce72010_ctrl_inst/serial_clk_BUFG" ;
AREA_GROUP "CLKAG_fmc150_if_dma_0/fmc150_if_dma_0/USER_LOGIC_I/cmp_fmc150_testbench/cmp_fmc150_ctrl/cdce72010_ctrl_inst/serial_clk_BUFG" RANGE =   CLOCKREGION_X0Y0, CLOCKREGION_X1Y0, CLOCKREGION_X0Y1, CLOCKREGION_X1Y1, CLOCKREGION_X0Y2, CLOCKREGION_X1Y2, CLOCKREGION_X0Y3, CLOCKREGION_X1Y3, CLOCKREGION_X0Y4, CLOCKREGION_X1Y4, CLOCKREGION_X0Y5, CLOCKREGION_X1Y5 ;

# bpm_ddc_0_bpm_ddc_debug_clk_o_0 driven by BUFGCTRL_X0Y31
NET "bpm_ddc_0_bpm_ddc_debug_clk_o_0" TNM_NET = "TN_bpm_ddc_0_bpm_ddc_debug_clk_o_0" ;
TIMEGRP "TN_bpm_ddc_0_bpm_ddc_debug_clk_o_0" AREA_GROUP = "CLKAG_bpm_ddc_0_bpm_ddc_debug_clk_o_0" ;
AREA_GROUP "CLKAG_bpm_ddc_0_bpm_ddc_debug_clk_o_0" RANGE =   CLOCKREGION_X0Y0, CLOCKREGION_X1Y0, CLOCKREGION_X0Y1, CLOCKREGION_X1Y1, CLOCKREGION_X0Y2, CLOCKREGION_X1Y2, CLOCKREGION_X0Y3, CLOCKREGION_X1Y3, CLOCKREGION_X0Y4, CLOCKREGION_X1Y4, CLOCKREGION_X0Y5, CLOCKREGION_X1Y5 ;

# fmc150_if_dma_0/fmc150_if_dma_0/USER_LOGIC_I/cmp_fmc150_testbench/clk_adc_2x driven by BUFGCTRL_X0Y30
NET "fmc150_if_dma_0/fmc150_if_dma_0/USER_LOGIC_I/cmp_fmc150_testbench/clk_adc_2x" TNM_NET = "TN_fmc150_if_dma_0/fmc150_if_dma_0/USER_LOGIC_I/cmp_fmc150_testbench/clk_adc_2x" ;
TIMEGRP "TN_fmc150_if_dma_0/fmc150_if_dma_0/USER_LOGIC_I/cmp_fmc150_testbench/clk_adc_2x" AREA_GROUP = "CLKAG_fmc150_if_dma_0/fmc150_if_dma_0/USER_LOGIC_I/cmp_fmc150_testbench/clk_adc_2x" ;
AREA_GROUP "CLKAG_fmc150_if_dma_0/fmc150_if_dma_0/USER_LOGIC_I/cmp_fmc150_testbench/clk_adc_2x" RANGE =   CLOCKREGION_X0Y3, CLOCKREGION_X1Y3 ;

# SysACE_CLK_BUFGP driven by BUFGCTRL_X0Y6
NET "SysACE_CLK_BUFGP" TNM_NET = "TN_SysACE_CLK_BUFGP" ;
TIMEGRP "TN_SysACE_CLK_BUFGP" AREA_GROUP = "CLKAG_SysACE_CLK_BUFGP" ;
AREA_GROUP "CLKAG_SysACE_CLK_BUFGP" RANGE =   CLOCKREGION_X0Y0, CLOCKREGION_X1Y0, CLOCKREGION_X0Y1, CLOCKREGION_X1Y1, CLOCKREGION_X0Y2, CLOCKREGION_X1Y2 ;

# fmc150_if_dma_0/fmc150_if_dma_0/USER_LOGIC_I/cmp_fmc150_testbench/cmp_fmc150_ctrl/cdce72010_ctrl_inst/clk_div_3_BUFG driven by BUFGCTRL_X0Y26
NET "fmc150_if_dma_0/fmc150_if_dma_0/USER_LOGIC_I/cmp_fmc150_testbench/cmp_fmc150_ctrl/cdce72010_ctrl_inst/clk_div_3_BUFG" TNM_NET = "TN_fmc150_if_dma_0/fmc150_if_dma_0/USER_LOGIC_I/cmp_fmc150_testbench/cmp_fmc150_ctrl/cdce72010_ctrl_inst/clk_div_3_BUFG" ;
TIMEGRP "TN_fmc150_if_dma_0/fmc150_if_dma_0/USER_LOGIC_I/cmp_fmc150_testbench/cmp_fmc150_ctrl/cdce72010_ctrl_inst/clk_div_3_BUFG" AREA_GROUP = "CLKAG_fmc150_if_dma_0/fmc150_if_dma_0/USER_LOGIC_I/cmp_fmc150_testbench/cmp_fmc150_ctrl/cdce72010_ctrl_inst/clk_div_3_BUFG" ;
AREA_GROUP "CLKAG_fmc150_if_dma_0/fmc150_if_dma_0/USER_LOGIC_I/cmp_fmc150_testbench/cmp_fmc150_ctrl/cdce72010_ctrl_inst/clk_div_3_BUFG" RANGE =   CLOCKREGION_X0Y0, CLOCKREGION_X1Y0, CLOCKREGION_X0Y1, CLOCKREGION_X1Y1, CLOCKREGION_X0Y2, CLOCKREGION_X1Y2, CLOCKREGION_X0Y3, CLOCKREGION_X1Y3, CLOCKREGION_X0Y4, CLOCKREGION_X1Y4, CLOCKREGION_X0Y5, CLOCKREGION_X1Y5 ;

# chipscope_icon_0_control0<0> driven by BUFGCTRL_X0Y27
NET "chipscope_icon_0_control0<0>" TNM_NET = "TN_chipscope_icon_0_control0<0>" ;
TIMEGRP "TN_chipscope_icon_0_control0<0>" AREA_GROUP = "CLKAG_chipscope_icon_0_control0<0>" ;
AREA_GROUP "CLKAG_chipscope_icon_0_control0<0>" RANGE =   CLOCKREGION_X0Y0, CLOCKREGION_X1Y0, CLOCKREGION_X0Y1, CLOCKREGION_X1Y1, CLOCKREGION_X0Y2, CLOCKREGION_X1Y2, CLOCKREGION_X0Y3, CLOCKREGION_X1Y3, CLOCKREGION_X0Y4, CLOCKREGION_X1Y4, CLOCKREGION_X0Y5, CLOCKREGION_X1Y5 ;

# clk_100_0000MHzMMCM0 driven by BUFGCTRL_X0Y2
NET "clk_100_0000MHzMMCM0" TNM_NET = "TN_clk_100_0000MHzMMCM0" ;
TIMEGRP "TN_clk_100_0000MHzMMCM0" AREA_GROUP = "CLKAG_clk_100_0000MHzMMCM0" ;
AREA_GROUP "CLKAG_clk_100_0000MHzMMCM0" RANGE =   CLOCKREGION_X0Y0, CLOCKREGION_X1Y0, CLOCKREGION_X0Y1, CLOCKREGION_X1Y1, CLOCKREGION_X0Y2, CLOCKREGION_X1Y2, CLOCKREGION_X0Y3, CLOCKREGION_X1Y3, CLOCKREGION_X0Y4, CLOCKREGION_X1Y4, CLOCKREGION_X0Y5, CLOCKREGION_X1Y5 ;

# clk_200_0000MHzMMCM0 driven by BUFGCTRL_X0Y3
NET "clk_200_0000MHzMMCM0" TNM_NET = "TN_clk_200_0000MHzMMCM0" ;
TIMEGRP "TN_clk_200_0000MHzMMCM0" AREA_GROUP = "CLKAG_clk_200_0000MHzMMCM0" ;
AREA_GROUP "CLKAG_clk_200_0000MHzMMCM0" RANGE =   CLOCKREGION_X0Y0, CLOCKREGION_X1Y0, CLOCKREGION_X0Y1, CLOCKREGION_X1Y1, CLOCKREGION_X0Y2, CLOCKREGION_X1Y2, CLOCKREGION_X0Y3, CLOCKREGION_X1Y3, CLOCKREGION_X0Y4, CLOCKREGION_X1Y4, CLOCKREGION_X0Y5, CLOCKREGION_X1Y5 ;

# clk_400_0000MHzMMCM0 driven by BUFGCTRL_X0Y4
NET "clk_400_0000MHzMMCM0" TNM_NET = "TN_clk_400_0000MHzMMCM0" ;
TIMEGRP "TN_clk_400_0000MHzMMCM0" AREA_GROUP = "CLKAG_clk_400_0000MHzMMCM0" ;
AREA_GROUP "CLKAG_clk_400_0000MHzMMCM0" RANGE =   CLOCKREGION_X0Y0, CLOCKREGION_X1Y0, CLOCKREGION_X0Y1, CLOCKREGION_X1Y1, CLOCKREGION_X0Y2, CLOCKREGION_X1Y2, CLOCKREGION_X0Y3, CLOCKREGION_X1Y3, CLOCKREGION_X0Y4, CLOCKREGION_X1Y4, CLOCKREGION_X0Y5, CLOCKREGION_X1Y5 ;

# bpm_ddc_0_dma_debug_clk_o_0 driven by BUFGCTRL_X0Y5
NET "bpm_ddc_0_dma_debug_clk_o_0" TNM_NET = "TN_bpm_ddc_0_dma_debug_clk_o_0" ;
TIMEGRP "TN_bpm_ddc_0_dma_debug_clk_o_0" AREA_GROUP = "CLKAG_bpm_ddc_0_dma_debug_clk_o_0" ;
AREA_GROUP "CLKAG_bpm_ddc_0_dma_debug_clk_o_0" RANGE =   CLOCKREGION_X0Y0, CLOCKREGION_X1Y0, CLOCKREGION_X0Y1, CLOCKREGION_X1Y1, CLOCKREGION_X0Y2, CLOCKREGION_X1Y2, CLOCKREGION_X0Y3, CLOCKREGION_X1Y3, CLOCKREGION_X0Y4, CLOCKREGION_X1Y4, CLOCKREGION_X0Y5, CLOCKREGION_X1Y5 ;

# clk_125_0000MHz driven by BUFGCTRL_X0Y1
NET "clk_125_0000MHz" TNM_NET = "TN_clk_125_0000MHz" ;
TIMEGRP "TN_clk_125_0000MHz" AREA_GROUP = "CLKAG_clk_125_0000MHz" ;
AREA_GROUP "CLKAG_clk_125_0000MHz" RANGE =   CLOCKREGION_X0Y0, CLOCKREGION_X1Y0, CLOCKREGION_X0Y1, CLOCKREGION_X1Y1, CLOCKREGION_X0Y2, CLOCKREGION_X1Y2, CLOCKREGION_X0Y3, CLOCKREGION_X1Y3, CLOCKREGION_X0Y4, CLOCKREGION_X1Y4, CLOCKREGION_X0Y5, CLOCKREGION_X1Y5 ;

# ETHERNET/ETHERNET/V6HARD_SYS.I_TEMAC/GEN_GMII.I_GMII/tx_mac_aclk_int driven by BUFGCTRL_X0Y0
NET "ETHERNET/ETHERNET/V6HARD_SYS.I_TEMAC/GEN_GMII.I_GMII/tx_mac_aclk_int" TNM_NET = "TN_ETHERNET/ETHERNET/V6HARD_SYS.I_TEMAC/GEN_GMII.I_GMII/tx_mac_aclk_int" ;
TIMEGRP "TN_ETHERNET/ETHERNET/V6HARD_SYS.I_TEMAC/GEN_GMII.I_GMII/tx_mac_aclk_int" AREA_GROUP = "CLKAG_ETHERNET/ETHERNET/V6HARD_SYS.I_TEMAC/GEN_GMII.I_GMII/tx_mac_aclk_int" ;
AREA_GROUP "CLKAG_ETHERNET/ETHERNET/V6HARD_SYS.I_TEMAC/GEN_GMII.I_GMII/tx_mac_aclk_int" RANGE =   CLOCKREGION_X0Y0, CLOCKREGION_X1Y0, CLOCKREGION_X0Y1, CLOCKREGION_X1Y1, CLOCKREGION_X0Y2, CLOCKREGION_X1Y2, CLOCKREGION_X0Y3, CLOCKREGION_X1Y3, CLOCKREGION_X0Y4, CLOCKREGION_X1Y4, CLOCKREGION_X0Y5, CLOCKREGION_X1Y5 ;

# fmc150_if_dma_0/fmc150_if_dma_0/USER_LOGIC_I/cmp_fmc150_testbench/adc_str_fbin driven by BUFGCTRL_X0Y29
NET "fmc150_if_dma_0/fmc150_if_dma_0/USER_LOGIC_I/cmp_fmc150_testbench/adc_str_fbin" TNM_NET = "TN_fmc150_if_dma_0/fmc150_if_dma_0/USER_LOGIC_I/cmp_fmc150_testbench/adc_str_fbin" ;
TIMEGRP "TN_fmc150_if_dma_0/fmc150_if_dma_0/USER_LOGIC_I/cmp_fmc150_testbench/adc_str_fbin" AREA_GROUP = "CLKAG_fmc150_if_dma_0/fmc150_if_dma_0/USER_LOGIC_I/cmp_fmc150_testbench/adc_str_fbin" ;
AREA_GROUP "CLKAG_fmc150_if_dma_0/fmc150_if_dma_0/USER_LOGIC_I/cmp_fmc150_testbench/adc_str_fbin" RANGE =   CLOCKREGION_X0Y4, CLOCKREGION_X1Y4, CLOCKREGION_X0Y5, CLOCKREGION_X1Y5 ;

# microblaze_0_debug_Dbg_Clk driven by BUFGCTRL_X0Y28
NET "microblaze_0_debug_Dbg_Clk" TNM_NET = "TN_microblaze_0_debug_Dbg_Clk" ;
TIMEGRP "TN_microblaze_0_debug_Dbg_Clk" AREA_GROUP = "CLKAG_microblaze_0_debug_Dbg_Clk" ;
AREA_GROUP "CLKAG_microblaze_0_debug_Dbg_Clk" RANGE =   CLOCKREGION_X0Y0, CLOCKREGION_X1Y0, CLOCKREGION_X0Y1, CLOCKREGION_X1Y1, CLOCKREGION_X0Y2, CLOCKREGION_X1Y2, CLOCKREGION_X0Y3, CLOCKREGION_X1Y3, CLOCKREGION_X0Y4, CLOCKREGION_X1Y4, CLOCKREGION_X0Y5, CLOCKREGION_X1Y5 ;

# NOTE: 
# This report is provided to help reproduce successful clock-region 
# assignments. The report provides range constraints for all global 
# clock networks, in a format that is directly usable in ucf files. 
#
#END of Global Clock Net Distribution UCF Constraints
######################################################################################


######################################################################################
GLOBAL CLOCK NET LOADS DISTRIBUTION REPORT:

Number of Global Clock Regions : 12
Number of Global Clock Networks: 22

Clock Region Assignment: SUCCESSFUL

Clock-Region: <CLOCKREGION_X0Y0> 
 key resource utilizations (used/available): global-clocks - 3/12 ;
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
   BRAM |   MMCM |     GT |    IOB | ILOGIC | OLOGIC |   MULT |   BUFG |  TEMAC |   PCIE | IDLYCT | LUTRAM |     FF | <- (Types of Resources in this  Region)
   FIFO |        |        |        |        |        |        |        |        |        |        |        |        |
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
     96 |      2 |      0 |     80 |     80 |     80 |     64 |      0 |      0 |      0 |      2 |   9600 |  26880 | <- (Available Resources in this Region)
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
        |        |        |        |        |        |        |        |        |        |        |        |        | <Global clock Net Name>
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |     76 |     60 |bpm_ddc_0_dma_debug_clk_o_0
      4 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |    500 |   2078 |clk_100_0000MHzMMCM0
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      7 |      0 |microblaze_0_debug_Dbg_Clk
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      4 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |    583 |   2138 | Total 
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------


Clock-Region: <CLOCKREGION_X1Y0> 
 key resource utilizations (used/available): global-clocks - 5/12 ;
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
   BRAM |   MMCM |     GT |    IOB | ILOGIC | OLOGIC |   MULT |   BUFG |  TEMAC |   PCIE | IDLYCT | LUTRAM |     FF | <- (Types of Resources in this  Region)
   FIFO |        |        |        |        |        |        |        |        |        |        |        |        |
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
    120 |      0 |      4 |     40 |     40 |     40 |     64 |      0 |      0 |      0 |      1 |   9920 |  24960 | <- (Available Resources in this Region)
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
        |        |        |        |        |        |        |        |        |        |        |        |        | <Global clock Net Name>
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      1 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |    126 |ETHERNET/ETHERNET/V6HARD_SYS.I_TEMAC/GEN_GMII.I_GMII/tx_mac_aclk_int
      0 |      0 |      0 |      0 |      8 |     18 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |SysACE_CLK_BUFGP
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |    136 |    232 |bpm_ddc_0_dma_debug_clk_o_0
      4 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |    306 |   1214 |clk_100_0000MHzMMCM0
      2 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |     35 |fmc150_if_dma_0/fmc150_if_dma_0/USER_LOGIC_I/cmp_fmc150_testbench/cmp_fmc150_ctrl/cdce72010_ctrl_inst/serial_clk_BUFG
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      7 |      0 |      0 |      0 |      8 |     18 |      0 |      0 |      0 |      0 |      0 |    442 |   1607 | Total 
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------


Clock-Region: <CLOCKREGION_X0Y1> 
 key resource utilizations (used/available): global-clocks - 7/12 ;
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
   BRAM |   MMCM |     GT |    IOB | ILOGIC | OLOGIC |   MULT |   BUFG |  TEMAC |   PCIE | IDLYCT | LUTRAM |     FF | <- (Types of Resources in this  Region)
   FIFO |        |        |        |        |        |        |        |        |        |        |        |        |
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
     96 |      2 |      0 |     80 |     80 |     80 |     64 |      0 |      0 |      0 |      2 |   9600 |  26880 | <- (Available Resources in this Region)
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
        |        |        |        |        |        |        |        |        |        |        |        |        | <Global clock Net Name>
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      1 |      0 |      0 |      0 |      0 |      0 |      9 |      0 |      0 |      0 |      0 |      0 |    137 |bpm_ddc_0_bpm_ddc_debug_clk_o_0
      3 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |     49 |     59 |bpm_ddc_0_dma_debug_clk_o_0
      3 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |chipscope_icon_0_control0<0>
     12 |      0 |      0 |      0 |      0 |      0 |      3 |      0 |      0 |      0 |      0 |    666 |   3375 |clk_100_0000MHzMMCM0
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |    179 |clk_200_0000MHzMMCM0
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |     50 |fmc150_if_dma_0/fmc150_if_dma_0/USER_LOGIC_I/cmp_fmc150_testbench/cmp_fmc150_ctrl/cdce72010_ctrl_inst/serial_clk_BUFG
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |     32 |    121 |microblaze_0_debug_Dbg_Clk
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
     19 |      0 |      0 |      0 |      0 |      0 |     12 |      0 |      0 |      0 |      0 |    747 |   3921 | Total 
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------


Clock-Region: <CLOCKREGION_X1Y1> 
 key resource utilizations (used/available): global-clocks - 8/12 ;
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
   BRAM |   MMCM |     GT |    IOB | ILOGIC | OLOGIC |   MULT |   BUFG |  TEMAC |   PCIE | IDLYCT | LUTRAM |     FF | <- (Types of Resources in this  Region)
   FIFO |        |        |        |        |        |        |        |        |        |        |        |        |
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
    108 |      0 |      4 |     40 |     40 |     40 |     64 |      0 |      0 |      1 |      1 |   9760 |  24000 | <- (Available Resources in this Region)
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
        |        |        |        |        |        |        |        |        |        |        |        |        | <Global clock Net Name>
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      1 |      0 |      0 |      0 |      0 |     11 |      0 |      0 |      0 |      0 |      0 |      0 |    102 |ETHERNET/ETHERNET/V6HARD_SYS.I_TEMAC/GEN_GMII.I_GMII/tx_mac_aclk_int
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |     26 |SysACE_CLK_BUFGP
     12 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |    409 |    925 |bpm_ddc_0_dma_debug_clk_o_0
      9 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |chipscope_icon_0_control0<0>
      3 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |    140 |   1743 |clk_100_0000MHzMMCM0
      0 |      0 |      0 |      0 |      0 |      1 |      0 |      0 |      0 |      0 |      0 |      4 |     17 |clk_125_0000MHz
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      1 |      0 |     11 |clk_200_0000MHzMMCM0
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |     25 |fmc150_if_dma_0/fmc150_if_dma_0/USER_LOGIC_I/cmp_fmc150_testbench/cmp_fmc150_ctrl/cdce72010_ctrl_inst/serial_clk_BUFG
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
     25 |      0 |      0 |      0 |      0 |     12 |      0 |      0 |      0 |      0 |      1 |    553 |   2849 | Total 
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------


Clock-Region: <CLOCKREGION_X0Y2> 
 key resource utilizations (used/available): global-clocks - 8/12 ;
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
   BRAM |   MMCM |     GT |    IOB | ILOGIC | OLOGIC |   MULT |   BUFG |  TEMAC |   PCIE | IDLYCT | LUTRAM |     FF | <- (Types of Resources in this  Region)
   FIFO |        |        |        |        |        |        |        |        |        |        |        |        |
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
     96 |      2 |      0 |     80 |     80 |     80 |     64 |     16 |      0 |      0 |      2 |   9600 |  23040 | <- (Available Resources in this Region)
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
        |        |        |        |        |        |        |        |        |        |        |        |        | <Global clock Net Name>
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      1 |      0 |      0 |      0 |      0 |      0 |      9 |      0 |      0 |      0 |      0 |      0 |    767 |bpm_ddc_0_bpm_ddc_debug_clk_o_0
      7 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |     84 |    112 |bpm_ddc_0_dma_debug_clk_o_0
      7 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |     14 |      0 |chipscope_icon_0_control0<0>
      0 |      0 |      0 |      0 |      1 |      1 |      0 |      0 |      0 |      0 |      0 |    222 |   1623 |clk_100_0000MHzMMCM0
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |    228 |    820 |clk_200_0000MHzMMCM0
      1 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |     69 |fmc150_if_dma_0/fmc150_if_dma_0/USER_LOGIC_I/cmp_fmc150_testbench/cmp_fmc150_ctrl/cdce72010_ctrl_inst/clk_div_3_BUFG
      2 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |    187 |fmc150_if_dma_0/fmc150_if_dma_0/USER_LOGIC_I/cmp_fmc150_testbench/cmp_fmc150_ctrl/cdce72010_ctrl_inst/serial_clk_BUFG
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |     14 |     57 |microblaze_0_debug_Dbg_Clk
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
     18 |      0 |      0 |      0 |      1 |      1 |      9 |      0 |      0 |      0 |      0 |    562 |   3635 | Total 
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------


Clock-Region: <CLOCKREGION_X1Y2> 
 key resource utilizations (used/available): global-clocks - 6/12 ;
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
   BRAM |   MMCM |     GT |    IOB | ILOGIC | OLOGIC |   MULT |   BUFG |  TEMAC |   PCIE | IDLYCT | LUTRAM |     FF | <- (Types of Resources in this  Region)
   FIFO |        |        |        |        |        |        |        |        |        |        |        |        |
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
    108 |      0 |      4 |     40 |     40 |     40 |     64 |      0 |      2 |      0 |      1 |   9920 |  24960 | <- (Available Resources in this Region)
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
        |        |        |        |        |        |        |        |        |        |        |        |        | <Global clock Net Name>
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      1 |      0 |      0 |      0 |     47 |ETHERNET/ETHERNET/V6HARD_SYS.I_TEMAC/GEN_GMII.I_GMII/tx_mac_aclk_int
      4 |      0 |      0 |      0 |      0 |      0 |      6 |      0 |      0 |      0 |      0 |      0 |    606 |bpm_ddc_0_bpm_ddc_debug_clk_o_0
     14 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |    474 |   1049 |bpm_ddc_0_dma_debug_clk_o_0
     10 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |     63 |     46 |chipscope_icon_0_control0<0>
      0 |      0 |      0 |      0 |      1 |      0 |      0 |      0 |      1 |      0 |      0 |    360 |   1286 |clk_100_0000MHzMMCM0
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |     11 |clk_200_0000MHzMMCM0
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
     28 |      0 |      0 |      0 |      1 |      0 |      6 |      0 |      2 |      0 |      0 |    897 |   3045 | Total 
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------


Clock-Region: <CLOCKREGION_X0Y3> 
 key resource utilizations (used/available): global-clocks - 8/12 ;
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
   BRAM |   MMCM |     GT |    IOB | ILOGIC | OLOGIC |   MULT |   BUFG |  TEMAC |   PCIE | IDLYCT | LUTRAM |     FF | <- (Types of Resources in this  Region)
   FIFO |        |        |        |        |        |        |        |        |        |        |        |        |
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
     96 |      2 |      0 |     80 |     80 |     80 |     64 |     16 |      0 |      0 |      2 |   9600 |  23040 | <- (Available Resources in this Region)
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
        |        |        |        |        |        |        |        |        |        |        |        |        | <Global clock Net Name>
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
     33 |      0 |      0 |      0 |      0 |     10 |     21 |      0 |      0 |      0 |      0 |   1727 |   2748 |bpm_ddc_0_bpm_ddc_debug_clk_o_0
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |     52 |      4 |bpm_ddc_0_dma_debug_clk_o_0
     27 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |chipscope_icon_0_control0<0>
      0 |      0 |      0 |      0 |      1 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |    127 |clk_100_0000MHzMMCM0
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |    144 |    873 |clk_200_0000MHzMMCM0
      0 |      0 |      0 |      0 |      0 |     10 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |fmc150_if_dma_0/fmc150_if_dma_0/USER_LOGIC_I/cmp_fmc150_testbench/clk_adc_2x
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |     11 |fmc150_if_dma_0/fmc150_if_dma_0/USER_LOGIC_I/cmp_fmc150_testbench/cmp_fmc150_ctrl/cdce72010_ctrl_inst/clk_div_3_BUFG
      0 |      0 |      0 |      0 |      2 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |fmc150_if_dma_0/fmc150_if_dma_0/USER_LOGIC_I/cmp_fmc150_testbench/cmp_fmc150_ctrl/cdce72010_ctrl_inst/serial_clk_BUFG
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
     60 |      0 |      0 |      0 |      3 |     20 |     21 |      0 |      0 |      0 |      0 |   1923 |   3763 | Total 
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------


Clock-Region: <CLOCKREGION_X1Y3> 
 key resource utilizations (used/available): global-clocks - 7/12 ;
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
   BRAM |   MMCM |     GT |    IOB | ILOGIC | OLOGIC |   MULT |   BUFG |  TEMAC |   PCIE | IDLYCT | LUTRAM |     FF | <- (Types of Resources in this  Region)
   FIFO |        |        |        |        |        |        |        |        |        |        |        |        |
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
    108 |      0 |      4 |     40 |     40 |     40 |     64 |      0 |      0 |      1 |      1 |   9760 |  24000 | <- (Available Resources in this Region)
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
        |        |        |        |        |        |        |        |        |        |        |        |        | <Global clock Net Name>
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
     34 |      0 |      0 |      0 |      0 |      0 |      8 |      0 |      0 |      0 |      0 |   1464 |   3338 |bpm_ddc_0_bpm_ddc_debug_clk_o_0
      4 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |    156 |    347 |bpm_ddc_0_dma_debug_clk_o_0
     21 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |     41 |chipscope_icon_0_control0<0>
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |    256 |clk_100_0000MHzMMCM0
      0 |      0 |      0 |      0 |      0 |     13 |      0 |      0 |      0 |      0 |      1 |      4 |    265 |clk_200_0000MHzMMCM0
      0 |      0 |      0 |      0 |      9 |     13 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |clk_400_0000MHzMMCM0
      0 |      0 |      0 |      0 |      0 |      2 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |clk_400_0000MHzMMCM0_nobuf_varphase
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
     59 |      0 |      0 |      0 |      9 |     28 |      8 |      0 |      0 |      0 |      1 |   1624 |   4247 | Total 
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------


Clock-Region: <CLOCKREGION_X0Y4> 
 key resource utilizations (used/available): global-clocks - 6/12 ;
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
   BRAM |   MMCM |     GT |    IOB | ILOGIC | OLOGIC |   MULT |   BUFG |  TEMAC |   PCIE | IDLYCT | LUTRAM |     FF | <- (Types of Resources in this  Region)
   FIFO |        |        |        |        |        |        |        |        |        |        |        |        |
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
     96 |      2 |      0 |     80 |     80 |     80 |     64 |      0 |      0 |      0 |      2 |   9600 |  26880 | <- (Available Resources in this Region)
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
        |        |        |        |        |        |        |        |        |        |        |        |        | <Global clock Net Name>
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
     29 |      0 |      0 |      0 |      0 |      0 |      4 |      0 |      0 |      0 |      0 |   1070 |   2828 |bpm_ddc_0_bpm_ddc_debug_clk_o_0
      3 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |     50 |     49 |bpm_ddc_0_dma_debug_clk_o_0
     32 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |     48 |     51 |chipscope_icon_0_control0<0>
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |     10 |clk_100_0000MHzMMCM0
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      1 |     94 |    501 |clk_200_0000MHzMMCM0
      0 |      0 |      0 |      0 |      1 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |fmc150_if_dma_0/fmc150_if_dma_0/USER_LOGIC_I/cmp_fmc150_testbench/cmp_fmc150_ctrl/cdce72010_ctrl_inst/clk_div_3_BUFG
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
     64 |      0 |      0 |      0 |      1 |      0 |      4 |      0 |      0 |      0 |      1 |   1262 |   3439 | Total 
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------


Clock-Region: <CLOCKREGION_X1Y4> 
 key resource utilizations (used/available): global-clocks - 6/12 ;
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
   BRAM |   MMCM |     GT |    IOB | ILOGIC | OLOGIC |   MULT |   BUFG |  TEMAC |   PCIE | IDLYCT | LUTRAM |     FF | <- (Types of Resources in this  Region)
   FIFO |        |        |        |        |        |        |        |        |        |        |        |        |
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
    108 |      0 |      4 |     40 |     40 |     40 |     64 |      0 |      2 |      0 |      1 |   9920 |  24960 | <- (Available Resources in this Region)
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
        |        |        |        |        |        |        |        |        |        |        |        |        | <Global clock Net Name>
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
     34 |      0 |      0 |      0 |      0 |      0 |      2 |      0 |      0 |      0 |      0 |    338 |   1022 |bpm_ddc_0_bpm_ddc_debug_clk_o_0
     28 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |     76 |   1796 |bpm_ddc_0_dma_debug_clk_o_0
     10 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |     24 |     14 |chipscope_icon_0_control0<0>
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |    310 |clk_100_0000MHzMMCM0
      0 |      0 |      0 |      0 |      0 |     24 |      0 |      0 |      0 |      0 |      0 |     34 |    318 |clk_200_0000MHzMMCM0
      0 |      0 |      0 |      0 |      0 |     23 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |clk_400_0000MHzMMCM0
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
     72 |      0 |      0 |      0 |      0 |     47 |      2 |      0 |      0 |      0 |      0 |    472 |   3460 | Total 
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------


Clock-Region: <CLOCKREGION_X0Y5> 
 key resource utilizations (used/available): global-clocks - 4/12 ;
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
   BRAM |   MMCM |     GT |    IOB | ILOGIC | OLOGIC |   MULT |   BUFG |  TEMAC |   PCIE | IDLYCT | LUTRAM |     FF | <- (Types of Resources in this  Region)
   FIFO |        |        |        |        |        |        |        |        |        |        |        |        |
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
     96 |      2 |      0 |     80 |     80 |     80 |     64 |      0 |      0 |      0 |      2 |   9600 |  26880 | <- (Available Resources in this Region)
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
        |        |        |        |        |        |        |        |        |        |        |        |        | <Global clock Net Name>
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
     18 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |    560 |   2069 |bpm_ddc_0_bpm_ddc_debug_clk_o_0
     14 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |    191 |    335 |bpm_ddc_0_dma_debug_clk_o_0
     32 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |     26 |     58 |chipscope_icon_0_control0<0>
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |     36 |clk_200_0000MHzMMCM0
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
     64 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |    777 |   2498 | Total 
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------


Clock-Region: <CLOCKREGION_X1Y5> 
 key resource utilizations (used/available): global-clocks - 5/12 ;
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
   BRAM |   MMCM |     GT |    IOB | ILOGIC | OLOGIC |   MULT |   BUFG |  TEMAC |   PCIE | IDLYCT | LUTRAM |     FF | <- (Types of Resources in this  Region)
   FIFO |        |        |        |        |        |        |        |        |        |        |        |        |
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
    120 |      0 |      4 |     40 |     40 |     40 |     64 |      0 |      0 |      0 |      1 |   9920 |  24960 | <- (Available Resources in this Region)
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
        |        |        |        |        |        |        |        |        |        |        |        |        | <Global clock Net Name>
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
     19 |      0 |      0 |      0 |      0 |      0 |      2 |      0 |      0 |      0 |      0 |    212 |    446 |bpm_ddc_0_bpm_ddc_debug_clk_o_0
     21 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |    166 |    716 |bpm_ddc_0_dma_debug_clk_o_0
     21 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |     80 |     16 |chipscope_icon_0_control0<0>
      2 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |    168 |clk_100_0000MHzMMCM0
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |     16 |clk_200_0000MHzMMCM0
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
     63 |      0 |      0 |      0 |      0 |      0 |      2 |      0 |      0 |      0 |      0 |    458 |   1362 | Total 
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------

NOTE:
The above detailed report is the initial placement of the logic after the clock region assignment. The final placement
may be significantly different because of the various optimization steps which will follow. Specifically, logic blocks
maybe moved to adjacent clock-regions as long as the "number of clocks per region" constraint is not violated.


# END of Global Clock Net Loads Distribution Report:
######################################################################################


Phase 7.30  Global Clock Region Assignment (Checksum:ec62533b) REAL time: 16 mins 19 secs 

Phase 8.3  Local Placement Optimization
...
Phase 8.3  Local Placement Optimization (Checksum:ec6466be) REAL time: 16 mins 22 secs 

Phase 9.5  Local Placement Optimization
Phase 9.5  Local Placement Optimization (Checksum:ec6466be) REAL time: 16 mins 23 secs 

Phase 10.8  Global Placement
....................................
........................................................................
..........................................................................
........................................................................................
........................
Phase 10.8  Global Placement (Checksum:8591922) REAL time: 51 mins 50 secs 

Phase 11.5  Local Placement Optimization
Phase 11.5  Local Placement Optimization (Checksum:8591922) REAL time: 51 mins 56 secs 

Phase 12.18  Placement Optimization
Phase 12.18  Placement Optimization (Checksum:ea805f7c) REAL time: 57 mins 19 secs 

Phase 13.5  Local Placement Optimization
Phase 13.5  Local Placement Optimization (Checksum:56417dc4) REAL time: 57 mins 21 secs 

Phase 14.34  Placement Validation
Phase 14.34  Placement Validation (Checksum:e999ce6) REAL time: 57 mins 24 secs 

Total REAL time to Placer completion: 57 mins 37 secs 
Total CPU  time to Placer completion: 27 mins 35 secs 
Running post-placement packing...
Writing output files...

Design Summary:
Number of errors:      0
Number of warnings:  188
Slice Logic Utilization:
  Number of Slice Registers:                37,388 out of 301,440   12
    Number used as Flip Flops:              37,341
    Number used as Latches:                      6
    Number used as Latch-thrus:                  0
    Number used as AND/OR logics:               41
  Number of Slice LUTs:                     29,145 out of 150,720   19
    Number used as logic:                   23,324 out of 150,720   15
      Number using O6 output only:          16,592
      Number using O5 output only:             603
      Number using O5 and O6:                6,129
      Number used as ROM:                        0
    Number used as Memory:                   4,320 out of  58,400    7
      Number used as Dual Port RAM:            732
        Number using O6 output only:           208
        Number using O5 output only:            30
        Number using O5 and O6:                494
      Number used as Single Port RAM:            0
      Number used as Shift Register:         3,588
        Number using O6 output only:         2,224
        Number using O5 output only:             1
        Number using O5 and O6:              1,363
    Number used exclusively as route-thrus:  1,501
      Number with same-slice register load:  1,214
      Number with same-slice carry load:       281
      Number with other load:                    6

Slice Logic Distribution:
  Number of occupied Slices:                13,298 out of  37,680   35
  Number of LUT Flip Flop pairs used:       39,162
    Number with an unused Flip Flop:         7,734 out of  39,162   19
    Number with an unused LUT:              10,017 out of  39,162   25
    Number of fully used LUT-FF pairs:      21,411 out of  39,162   54
    Number of unique control sets:           1,510
    Number of slice register sites lost
      to control set restrictions:           6,140 out of 301,440    2

  A LUT Flip Flop pair for this architecture represents one LUT paired with
  one Flip Flop within a slice.  A control set is a unique combination of
  clock, reset, set, and enable signals for a registered element.
  The Slice Logic Distribution report is not meaningful if the design is
  over-mapped for a non-slice resource or if Placement fails.
  OVERMAPPING of BRAM resources should be ignored if the design is
  over-mapped for a non-BRAM resource or if placement fails.

IO Utilization:
  Number of bonded IOBs:                       168 out of     600   28
    Number of LOCed IOBs:                      166 out of     168   98
    IOB Flip Flops:                             78
    IOB Master Pads:                            12
    IOB Slave Pads:                             12

Specific Feature Utilization:
  Number of RAMB36E1/FIFO36E1s:                242 out of     416   58
    Number using RAMB36E1 only:                242
    Number using FIFO36E1 only:                  0
  Number of RAMB18E1/FIFO18E1s:                 23 out of     832    2
    Number using RAMB18E1 only:                 23
    Number using FIFO18E1 only:                  0
  Number of BUFG/BUFGCTRLs:                     14 out of      32   43
    Number used as BUFGs:                       13
    Number used as BUFGCTRLs:                    1
  Number of ILOGICE1/ISERDESE1s:                47 out of     720    6
    Number used as ILOGICE1s:                   38
    Number used as ISERDESE1s:                   9
  Number of OLOGICE1/OSERDESE1s:                82 out of     720   11
    Number used as OLOGICE1s:                   36
    Number used as OSERDESE1s:                  46
  Number of BSCANs:                              2 out of       4   50
  Number of BUFHCEs:                             0 out of     144    0
  Number of BUFIODQSs:                           2 out of      72    2
  Number of BUFRs:                               3 out of      36    8
    Number of LOCed BUFRs:                       1 out of       3   33
  Number of CAPTUREs:                            0 out of       1    0
  Number of DSP48E1s:                           64 out of     768    8
  Number of EFUSE_USRs:                          0 out of       1    0
  Number of FRAME_ECCs:                          0 out of       1    0
  Number of GTXE1s:                              0 out of      20    0
  Number of IBUFDS_GTXE1s:                       0 out of      12    0
  Number of ICAPs:                               0 out of       2    0
  Number of IDELAYCTRLs:                         3 out of      18   16
  Number of IODELAYE1s:                         37 out of     720    5
    Number of LOCed IODELAYE1s:                  2 out of      37    5
  Number of MMCM_ADVs:                           3 out of      12   25
  Number of PCIE_2_0s:                           0 out of       2    0
  Number of STARTUPs:                            1 out of       1  100
  Number of SYSMONs:                             0 out of       1    0
  Number of TEMAC_SINGLEs:                       1 out of       4   25

  Number of RPM macros:           28
Average Fanout of Non-Clock Nets:                3.61

Peak Memory Usage:  1327 MB
Total REAL time to MAP completion:  58 mins 45 secs 
Total CPU time to MAP completion:   28 mins 40 secs 

Mapping completed.
See MAP report file "system_map.mrp" for details.



#----------------------------------------------#
# Starting program par
# par -w -ol high system_map.ncd system.ncd system.pcf 
#----------------------------------------------#
Release 13.4 - par O.87xd (nt)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file <C:/Xilinx/13.4/ISE_DS/EDK/data/parBmgr.acd> with local file
<C:/Xilinx/13.4/ISE_DS/ISE/data/parBmgr.acd>



Constraints file: system.pcf.
Loading device for application Rf_Device from file '6vlx240t.nph' in environment
C:\Xilinx\13.4\ISE_DS\ISE\;C:\Xilinx\13.4\ISE_DS\EDK.
   "system" is an NCD, version 3.2, device xc6vlx240t, package ff1156, speed -1
vvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvv
INFO:Security:56 - Part 'xc6vlx240t' is not a WebPack part.
WARNING:Security:9b - No 'ISE' feature version 2012.01 was available for part 'xc6vlx240t'.
WARNING:Security:42 - Your software subscription period has lapsed. Your current version of Xilinx tools will continue
to function, but you no longer qualify for Xilinx software updates or new releases.
WARNING:Security:42 - Your software subscription period has lapsed. Your current version of Xilinx tools will continue
to function, but you no longer qualify for Xilinx software updates or new releases.

----------------------------------------------------------------------

Initializing temperature to 85.000 Celsius. (default - Range: 0.000 to 85.000 Celsius)
Initializing voltage to 0.950 Volts. (default - Range: 0.950 to 1.050 Volts)


Device speed data version:  "PRODUCTION 1.17 2012-01-07".



Device Utilization Summary:

Slice Logic Utilization:
  Number of Slice Registers:                37,388 out of 301,440   12
    Number used as Flip Flops:              37,341
    Number used as Latches:                      6
    Number used as Latch-thrus:                  0
    Number used as AND/OR logics:               41
  Number of Slice LUTs:                     29,145 out of 150,720   19
    Number used as logic:                   23,324 out of 150,720   15
      Number using O6 output only:          16,592
      Number using O5 output only:             603
      Number using O5 and O6:                6,129
      Number used as ROM:                        0
    Number used as Memory:                   4,320 out of  58,400    7
      Number used as Dual Port RAM:            732
        Number using O6 output only:           208
        Number using O5 output only:            30
        Number using O5 and O6:                494
      Number used as Single Port RAM:            0
      Number used as Shift Register:         3,588
        Number using O6 output only:         2,224
        Number using O5 output only:             1
        Number using O5 and O6:              1,363
    Number used exclusively as route-thrus:  1,501
      Number with same-slice register load:  1,214
      Number with same-slice carry load:       281
      Number with other load:                    6

Slice Logic Distribution:
  Number of occupied Slices:                13,298 out of  37,680   35
  Number of LUT Flip Flop pairs used:       39,162
    Number with an unused Flip Flop:         7,734 out of  39,162   19
    Number with an unused LUT:              10,017 out of  39,162   25
    Number of fully used LUT-FF pairs:      21,411 out of  39,162   54
    Number of slice register sites lost
      to control set restrictions:               0 out of 301,440    0

  A LUT Flip Flop pair for this architecture represents one LUT paired with
  one Flip Flop within a slice.  A control set is a unique combination of
  clock, reset, set, and enable signals for a registered element.
  The Slice Logic Distribution report is not meaningful if the design is
  over-mapped for a non-slice resource or if Placement fails.
  OVERMAPPING of BRAM resources should be ignored if the design is
  over-mapped for a non-BRAM resource or if placement fails.

IO Utilization:
  Number of bonded IOBs:                       168 out of     600   28
    Number of LOCed IOBs:                      166 out of     168   98
    IOB Flip Flops:                             78
    IOB Master Pads:                            12
    IOB Slave Pads:                             12

Specific Feature Utilization:
  Number of RAMB36E1/FIFO36E1s:                242 out of     416   58
    Number using RAMB36E1 only:                242
    Number using FIFO36E1 only:                  0
  Number of RAMB18E1/FIFO18E1s:                 23 out of     832    2
    Number using RAMB18E1 only:                 23
    Number using FIFO18E1 only:                  0
  Number of BUFG/BUFGCTRLs:                     14 out of      32   43
    Number used as BUFGs:                       13
    Number used as BUFGCTRLs:                    1
  Number of ILOGICE1/ISERDESE1s:                47 out of     720    6
    Number used as ILOGICE1s:                   38
    Number used as ISERDESE1s:                   9
  Number of OLOGICE1/OSERDESE1s:                82 out of     720   11
    Number used as OLOGICE1s:                   36
    Number used as OSERDESE1s:                  46
  Number of BSCANs:                              2 out of       4   50
  Number of BUFHCEs:                             0 out of     144    0
  Number of BUFIODQSs:                           2 out of      72    2
  Number of BUFRs:                               3 out of      36    8
    Number of LOCed BUFRs:                       1 out of       3   33
  Number of CAPTUREs:                            0 out of       1    0
  Number of DSP48E1s:                           64 out of     768    8
  Number of EFUSE_USRs:                          0 out of       1    0
  Number of FRAME_ECCs:                          0 out of       1    0
  Number of GTXE1s:                              0 out of      20    0
  Number of IBUFDS_GTXE1s:                       0 out of      12    0
  Number of ICAPs:                               0 out of       2    0
  Number of IDELAYCTRLs:                         3 out of      18   16
  Number of IODELAYE1s:                         37 out of     720    5
    Number of LOCed IODELAYE1s:                  2 out of      37    5
  Number of MMCM_ADVs:                           3 out of      12   25
  Number of PCIE_2_0s:                           0 out of       2    0
  Number of STARTUPs:                            1 out of       1  100
  Number of SYSMONs:                             0 out of       1    0
  Number of TEMAC_SINGLEs:                       1 out of       4   25


Overall effort level (-ol):   High 
Router effort level (-rl):    High 

WARNING:Timing:3223 - Timing constraint TS_ETHERNET_RX_MAC_ACLK_2_TX_MAC_ACLK = MAXDELAY FROM TIMEGRP "phy_clk_rx" TO        TIMEGRP
   "phy_clk_tx" 8 ns DATAPATHONLY; ignored during timing analysis.
WARNING:Timing:3223 - Timing constraint TS_ETHERNET_TX_MAC_ACLK_2_RX_MAC_ACLK = MAXDELAY FROM TIMEGRP "phy_clk_tx" TO        TIMEGRP
   "phy_clk_rx" 8 ns DATAPATHONLY; ignored during timing analysis.
WARNING:Timing:3223 - Timing constraint TS_ETHERNET_RX_MAC_ACLK_2_GTX_CLK = MAXDELAY FROM TIMEGRP "phy_clk_rx" TO        TIMEGRP "clk_gtx" 8
   ns DATAPATHONLY; ignored during timing analysis.
WARNING:Timing:3223 - Timing constraint TS_ETHERNET_GTX_CLK_2_RX_MAC_ACLK = MAXDELAY FROM TIMEGRP "clk_gtx" TO TIMEGRP        "phy_clk_rx" 8
   ns DATAPATHONLY; ignored during timing analysis.
WARNING:Timing:3223 - Timing constraint PATH "TS_CC_AB_path" TIG; ignored during timing analysis.
WARNING:Timing:3223 - Timing constraint PATH "TS_CC_BA_path" TIG; ignored during timing analysis.
INFO:Timing:3386 - Intersecting Constraints found and resolved.  For more information, see the TSI report.  Please consult the Xilinx
   Command Line Tools User Guide for information on generating a TSI report.
Starting initial Timing Analysis.  REAL time: 3 mins 5 secs 
Finished initial Timing Analysis.  REAL time: 3 mins 8 secs 

WARNING:Par:288 - The signal DDR3_SDRAM/DDR3_SDRAM/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dqs[0].u_phy_dqs_iob/u_iobuf_dqs/OB
   has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   axi4_0/axi4_0/si_converter_bank/gen_conv_slot[6].clock_conv_inst/gen_conv_write_ch.gen_w_async.asyncfifo_w/fifo_gen_inst/U0/xst_fifo_gene
   rator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM2_RAMD_D1_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   axi4_0/axi4_0/si_converter_bank/gen_conv_slot[6].clock_conv_inst/gen_conv_write_ch.gen_w_async.asyncfifo_w/fifo_gen_inst/U0/xst_fifo_gene
   rator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM6_RAMD_D1_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   axi4_0/axi4_0/si_converter_bank/gen_conv_slot[6].clock_conv_inst/gen_conv_write_ch.gen_w_async.asyncfifo_w/fifo_gen_inst/U0/xst_fifo_gene
   rator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM5_RAMD_D1_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   axi4_0/axi4_0/si_converter_bank/gen_conv_slot[6].clock_conv_inst/gen_conv_write_ch.gen_w_async.asyncfifo_w/fifo_gen_inst/U0/xst_fifo_gene
   rator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM3_RAMD_D1_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   axi4_0/axi4_0/si_converter_bank/gen_conv_slot[6].clock_conv_inst/gen_conv_write_ch.gen_w_async.asyncfifo_w/fifo_gen_inst/U0/xst_fifo_gene
   rator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1_RAMD_D1_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   axi4_0/axi4_0/si_converter_bank/gen_conv_slot[6].clock_conv_inst/gen_conv_write_ch.gen_w_async.asyncfifo_w/fifo_gen_inst/U0/xst_fifo_gene
   rator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM4_RAMD_D1_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   ETHERNET_dma/ETHERNET_dma/GEN_SG_ENGINE.I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE/GEN_CH1_UPDATE_Q_IF.GEN_CH1_QUEUE.I_CH1_UPDT_DESC_Q
   UEUE/GEN_Q_FOR_SYNC.I_UPDT_STS_FIFO/V6_S6_AND_LATER.I_SYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.
   dm/Mram_RAM3_RAMD_D1_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   ETHERNET_dma/ETHERNET_dma/GEN_SG_ENGINE.I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE/GEN_CH1_UPDATE_Q_IF.GEN_CH1_QUEUE.I_CH1_UPDT_DESC_Q
   UEUE/GEN_Q_FOR_SYNC.I_UPDT_STS_FIFO/V6_S6_AND_LATER.I_SYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.
   dm/Mram_RAM1_RAMD_D1_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   ETHERNET_dma/ETHERNET_dma/GEN_SG_ENGINE.I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE/GEN_CH1_UPDATE_Q_IF.GEN_CH1_QUEUE.I_CH1_UPDT_DESC_Q
   UEUE/GEN_Q_FOR_SYNC.I_UPDT_STS_FIFO/V6_S6_AND_LATER.I_SYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.
   dm/Mram_RAM2_RAMD_D1_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   axi4_0/axi4_0/si_converter_bank/gen_conv_slot[5].gen_downsizer.downsizer_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_ge
   n_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1_RAMD_D1_O has no load.  PAR will not attempt to
   route this signal.
WARNING:Par:288 - The signal
   axi4_0/axi4_0/si_converter_bank/gen_conv_slot[5].gen_downsizer.downsizer_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_ge
   n_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM3_RAMD_D1_O has no load.  PAR will not attempt to
   route this signal.
WARNING:Par:288 - The signal
   ETHERNET_dma/ETHERNET_dma/GEN_SG_ENGINE.I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE/GEN_CH1_UPDATE_Q_IF.GEN_CH1_QUEUE.I_CH1_UPDT_DESC_Q
   UEUE/GEN_Q_FOR_SYNC.I_UPDT_STS_FIFO/V6_S6_AND_LATER.I_SYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.
   dm/Mram_RAM4_RAMD_D1_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   axi4_0/axi4_0/si_converter_bank/gen_conv_slot[5].gen_downsizer.downsizer_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_ge
   n_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM2_RAMD_D1_O has no load.  PAR will not attempt to
   route this signal.
WARNING:Par:288 - The signal
   axi4_0/axi4_0/si_converter_bank/gen_conv_slot[5].clock_conv_inst/gen_conv_write_ch.gen_w_async.asyncfifo_w/fifo_gen_inst/U0/xst_fifo_gene
   rator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM12_RAMD_D1_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   axi4_0/axi4_0/si_converter_bank/gen_conv_slot[5].clock_conv_inst/gen_conv_write_ch.gen_w_async.asyncfifo_w/fifo_gen_inst/U0/xst_fifo_gene
   rator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM18_RAMD_D1_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   ETHERNET_dma/ETHERNET_dma/GEN_SG_ENGINE.I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE/GEN_CH1_UPDATE_Q_IF.GEN_CH1_QUEUE.I_CH1_UPDT_DESC_Q
   UEUE/GEN_Q_FOR_SYNC.I_UPDT_STS_FIFO/V6_S6_AND_LATER.I_SYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.
   dm/Mram_RAM5_RAMD_D1_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   axi4_0/axi4_0/si_converter_bank/gen_conv_slot[5].gen_downsizer.downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fi
   fo_gen_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM_RAMD_D1_O has no load.  PAR will not attempt
   to route this signal.
WARNING:Par:288 - The signal
   axi4_0/axi4_0/si_converter_bank/gen_conv_slot[5].gen_downsizer.downsizer_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_ge
   n_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM5_RAMD_D1_O has no load.  PAR will not attempt to
   route this signal.
WARNING:Par:288 - The signal
   axi4_0/axi4_0/si_converter_bank/gen_conv_slot[5].gen_downsizer.downsizer_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_ge
   n_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM4_RAMD_D1_O has no load.  PAR will not attempt to
   route this signal.
WARNING:Par:288 - The signal
   axi4_0/axi4_0/si_converter_bank/gen_conv_slot[5].clock_conv_inst/gen_conv_write_ch.gen_w_async.asyncfifo_w/fifo_gen_inst/U0/xst_fifo_gene
   rator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM16_RAMD_D1_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   axi4_0/axi4_0/si_converter_bank/gen_conv_slot[5].clock_conv_inst/gen_conv_write_ch.gen_w_async.asyncfifo_w/fifo_gen_inst/U0/xst_fifo_gene
   rator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM14_RAMD_D1_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   axi4_0/axi4_0/si_converter_bank/gen_conv_slot[5].clock_conv_inst/gen_conv_write_ch.gen_w_async.asyncfifo_w/fifo_gen_inst/U0/xst_fifo_gene
   rator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM15_RAMD_D1_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   axi4_0/axi4_0/si_converter_bank/gen_conv_slot[5].clock_conv_inst/gen_conv_write_ch.gen_w_async.asyncfifo_w/fifo_gen_inst/U0/xst_fifo_gene
   rator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM17_RAMD_D1_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   ETHERNET_dma/ETHERNET_dma/I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_STS_STREAM.I_S2MM_STS_STREAM/GEN_SYNC_FIFO.I_STSSTRM_FIFO/V6_S6_AND_LA
   TER.I_SYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM5_RAMD_D1_O has no load.  PAR will
   not attempt to route this signal.
WARNING:Par:288 - The signal axi4_0_S_AWSIZE<18> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal axi4_0_S_AWSIZE<20> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   axi4_0/axi4_0/si_converter_bank/gen_conv_slot[5].clock_conv_inst/gen_conv_write_ch.gen_w_async.asyncfifo_w/fifo_gen_inst/U0/xst_fifo_gene
   rator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM6_RAMD_D1_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   ETHERNET_dma/ETHERNET_dma/I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_STS_STREAM.I_S2MM_STS_STREAM/GEN_SYNC_FIFO.I_STSSTRM_FIFO/V6_S6_AND_LA
   TER.I_SYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1_RAMD_D1_O has no load.  PAR will
   not attempt to route this signal.
WARNING:Par:288 - The signal
   ETHERNET_dma/ETHERNET_dma/I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_STS_STREAM.I_S2MM_STS_STREAM/GEN_SYNC_FIFO.I_STSSTRM_FIFO/V6_S6_AND_LA
   TER.I_SYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM2_RAMD_D1_O has no load.  PAR will
   not attempt to route this signal.
WARNING:Par:288 - The signal
   ETHERNET_dma/ETHERNET_dma/I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_STS_STREAM.I_S2MM_STS_STREAM/GEN_SYNC_FIFO.I_STSSTRM_FIFO/V6_S6_AND_LA
   TER.I_SYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM4_RAMD_D1_O has no load.  PAR will
   not attempt to route this signal.
WARNING:Par:288 - The signal
   axi4_0/axi4_0/si_converter_bank/gen_conv_slot[6].clock_conv_inst/gen_conv_write_ch.gen_aw_async.asyncfifo_aw/fifo_gen_inst/U0/xst_fifo_ge
   nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM4_RAMB_D1_DPO has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   axi4_0/axi4_0/si_converter_bank/gen_conv_slot[6].clock_conv_inst/gen_conv_write_ch.gen_aw_async.asyncfifo_aw/fifo_gen_inst/U0/xst_fifo_ge
   nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM4_RAMD_D1_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal DDR3_SDRAM/DDR3_SDRAM/u_memc_ui_top/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[4].RAM32M0_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal DDR3_SDRAM/DDR3_SDRAM/u_memc_ui_top/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[2].RAM32M0_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   ETHERNET_dma/ETHERNET_dma/I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_STS_STREAM.I_S2MM_STS_STREAM/GEN_SYNC_FIFO.I_STSSTRM_FIFO/V6_S6_AND_LA
   TER.I_SYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM3_RAMD_D1_O has no load.  PAR will
   not attempt to route this signal.
WARNING:Par:288 - The signal
   axi4_0/axi4_0/si_converter_bank/gen_conv_slot[6].clock_conv_inst/gen_conv_write_ch.gen_aw_async.asyncfifo_aw/fifo_gen_inst/U0/xst_fifo_ge
   nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1_RAMC_D1_DPO has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   axi4_0/axi4_0/si_converter_bank/gen_conv_slot[6].clock_conv_inst/gen_conv_write_ch.gen_aw_async.asyncfifo_aw/fifo_gen_inst/U0/xst_fifo_ge
   nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1_RAMD_D1_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   axi4_0/axi4_0/si_converter_bank/gen_conv_slot[6].clock_conv_inst/gen_conv_write_ch.gen_aw_async.asyncfifo_aw/fifo_gen_inst/U0/xst_fifo_ge
   nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM5_RAMD_D1_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   axi4_0/axi4_0/si_converter_bank/gen_conv_slot[6].clock_conv_inst/gen_conv_write_ch.gen_aw_async.asyncfifo_aw/fifo_gen_inst/U0/xst_fifo_ge
   nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM6_RAMA_D1_DPO has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   axi4_0/axi4_0/si_converter_bank/gen_conv_slot[6].clock_conv_inst/gen_conv_write_ch.gen_aw_async.asyncfifo_aw/fifo_gen_inst/U0/xst_fifo_ge
   nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM6_RAMD_D1_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal axi4_0_S_AWADDR<193> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   XBPM_ADC_dma/XBPM_ADC_dma/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/I_SYNC_FIFOGE
   N_FIFO/V6_S6_AND_LATER.I_SYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal DDR3_SDRAM/DDR3_SDRAM/u_memc_ui_top/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[3].RAM32M0_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal DDR3_SDRAM/DDR3_SDRAM/u_memc_ui_top/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[1].RAM32M0_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal DDR3_SDRAM/DDR3_SDRAM/u_memc_ui_top/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[0].RAM32M0_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   axi4_0/axi4_0/si_converter_bank/gen_conv_slot[5].clock_conv_inst/gen_conv_write_ch.gen_w_async.asyncfifo_w/fifo_gen_inst/U0/xst_fifo_gene
   rator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM4_RAMD_D1_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   axi4_0/axi4_0/si_converter_bank/gen_conv_slot[5].clock_conv_inst/gen_conv_write_ch.gen_w_async.asyncfifo_w/fifo_gen_inst/U0/xst_fifo_gene
   rator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM13_RAMD_D1_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   axi4_0/axi4_0/si_converter_bank/gen_conv_slot[5].clock_conv_inst/gen_conv_write_ch.gen_w_async.asyncfifo_w/fifo_gen_inst/U0/xst_fifo_gene
   rator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM7_RAMD_D1_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   axi4_0/axi4_0/si_converter_bank/gen_conv_slot[5].clock_conv_inst/gen_conv_write_ch.gen_w_async.asyncfifo_w/fifo_gen_inst/U0/xst_fifo_gene
   rator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM24_RAMD_D1_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   axi4_0/axi4_0/si_converter_bank/gen_conv_slot[5].clock_conv_inst/gen_conv_write_ch.gen_w_async.asyncfifo_w/fifo_gen_inst/U0/xst_fifo_gene
   rator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM11_RAMD_D1_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   axi4_0/axi4_0/si_converter_bank/gen_conv_slot[5].clock_conv_inst/gen_conv_write_ch.gen_w_async.asyncfifo_w/fifo_gen_inst/U0/xst_fifo_gene
   rator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM5_RAMD_D1_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   ETHERNET/ETHERNET/I_EMBEDDED_TOP/RCV_INTFCE_I/RX_AXISTREAM_IF_I/ELASTIC_FIFO/I_BASIC_SFIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv
   _or_sync_fifo.mem/gdm.dm/Mram_RAM6_RAMD_D1_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   axi4_0/axi4_0/si_converter_bank/gen_conv_slot[6].clock_conv_inst/gen_conv_write_ch.gen_aw_async.asyncfifo_aw/fifo_gen_inst/U0/xst_fifo_ge
   nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM7_RAMD_D1_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal DDR3_SDRAM/DDR3_SDRAM/u_memc_ui_top/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[5].RAM32M0_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   axi4_0/axi4_0/si_converter_bank/gen_conv_slot[5].clock_conv_inst/gen_conv_write_ch.gen_w_async.asyncfifo_w/fifo_gen_inst/U0/xst_fifo_gene
   rator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM23_RAMD_D1_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   axi4_0/axi4_0/si_converter_bank/gen_conv_slot[5].clock_conv_inst/gen_conv_write_ch.gen_w_async.asyncfifo_w/fifo_gen_inst/U0/xst_fifo_gene
   rator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM20_RAMD_D1_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   axi4_0/axi4_0/si_converter_bank/gen_conv_slot[5].clock_conv_inst/gen_conv_write_ch.gen_w_async.asyncfifo_w/fifo_gen_inst/U0/xst_fifo_gene
   rator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM10_RAMD_D1_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   axi4_0/axi4_0/si_converter_bank/gen_conv_slot[5].clock_conv_inst/gen_conv_write_ch.gen_w_async.asyncfifo_w/fifo_gen_inst/U0/xst_fifo_gene
   rator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM19_RAMD_D1_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.mi_bmesg_mux_inst/gen_fpga.ll<0> has
   no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.mi_bmesg_mux_inst/gen_fpga.hl<1> has
   no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   ETHERNET/ETHERNET/I_EMBEDDED_TOP/RCV_INTFCE_I/RX_AXISTREAM_IF_I/ELASTIC_FIFO/I_BASIC_SFIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv
   _or_sync_fifo.mem/gdm.dm/Mram_RAM1_RAMD_D1_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   ETHERNET/ETHERNET/I_EMBEDDED_TOP/RCV_INTFCE_I/RX_AXISTREAM_IF_I/ELASTIC_FIFO/I_BASIC_SFIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv
   _or_sync_fifo.mem/gdm.dm/Mram_RAM5_RAMD_D1_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   axi4_0/axi4_0/si_converter_bank/gen_conv_slot[5].clock_conv_inst/gen_conv_write_ch.gen_w_async.asyncfifo_w/fifo_gen_inst/U0/xst_fifo_gene
   rator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM8_RAMD_D1_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   axi4_0/axi4_0/si_converter_bank/gen_conv_slot[5].clock_conv_inst/gen_conv_write_ch.gen_w_async.asyncfifo_w/fifo_gen_inst/U0/xst_fifo_gene
   rator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM21_RAMD_D1_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   axi4_0/axi4_0/si_converter_bank/gen_conv_slot[5].clock_conv_inst/gen_conv_write_ch.gen_w_async.asyncfifo_w/fifo_gen_inst/U0/xst_fifo_gene
   rator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM2_RAMD_D1_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   axi4_0/axi4_0/si_converter_bank/gen_conv_slot[5].clock_conv_inst/gen_conv_write_ch.gen_w_async.asyncfifo_w/fifo_gen_inst/U0/xst_fifo_gene
   rator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM9_RAMD_D1_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   ETHERNET/ETHERNET/I_EMBEDDED_TOP/RCV_INTFCE_I/RX_AXISTREAM_IF_I/ELASTIC_FIFO/I_BASIC_SFIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv
   _or_sync_fifo.mem/gdm.dm/Mram_RAM4_RAMD_D1_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   ETHERNET/ETHERNET/I_EMBEDDED_TOP/RCV_INTFCE_I/RX_AXISTREAM_IF_I/ELASTIC_FIFO/I_BASIC_SFIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv
   _or_sync_fifo.mem/gdm.dm/Mram_RAM3_RAMD_D1_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   ETHERNET/ETHERNET/I_EMBEDDED_TOP/RCV_INTFCE_I/RX_AXISTREAM_IF_I/ELASTIC_FIFO/I_BASIC_SFIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv
   _or_sync_fifo.mem/gdm.dm/Mram_RAM2_RAMD_D1_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.mi_bmesg_mux_inst/gen_fpga.hl<0> has
   no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   ETHERNET_dma/ETHERNET_dma/I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_S2MM_SG_IF/updt_desc_reg0<1> has no load.  PAR
   will not attempt to route this signal.
WARNING:Par:288 - The signal axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.mi_rmesg_mux_inst/gen_fpga.hl<2> has
   no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.mi_rmesg_mux_inst/gen_fpga.hl<1> has
   no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   ETHERNET_dma/ETHERNET_dma/GEN_SG_ENGINE.I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE/GEN_CH2_UPDATE_Q_IF.GEN_CH2_QUEUE.I_CH2_UPDT_DESC_Q
   UEUE/GEN_Q_FOR_SYNC.I_UPDT_DATA_FIFO/V6_S6_AND_LATER.I_SYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm
   .dm/Mram_RAM2_RAMD_D1_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   ETHERNET_dma/ETHERNET_dma/GEN_SG_ENGINE.I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE/GEN_CH2_UPDATE_Q_IF.GEN_CH2_QUEUE.I_CH2_UPDT_DESC_Q
   UEUE/GEN_Q_FOR_SYNC.I_UPDT_DATA_FIFO/V6_S6_AND_LATER.I_SYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm
   .dm/Mram_RAM4_RAMD_D1_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   axi4_0/axi4_0/si_converter_bank/gen_conv_slot[5].clock_conv_inst/gen_conv_write_ch.gen_w_async.asyncfifo_w/fifo_gen_inst/U0/xst_fifo_gene
   rator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM3_RAMD_D1_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   axi4_0/axi4_0/si_converter_bank/gen_conv_slot[5].clock_conv_inst/gen_conv_write_ch.gen_w_async.asyncfifo_w/fifo_gen_inst/U0/xst_fifo_gene
   rator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM22_RAMD_D1_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   ETHERNET_dma/ETHERNET_dma/GEN_SG_ENGINE.I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE/GEN_CH2_UPDATE_Q_IF.GEN_CH2_QUEUE.I_CH2_UPDT_DESC_Q
   UEUE/GEN_Q_FOR_SYNC.I_UPDT_DATA_FIFO/V6_S6_AND_LATER.I_SYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm
   .dm/Mram_RAM3_RAMD_D1_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   axi4_0/axi4_0/si_converter_bank/gen_conv_slot[5].clock_conv_inst/gen_conv_write_ch.gen_w_async.asyncfifo_w/fifo_gen_inst/U0/xst_fifo_gene
   rator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1_RAMA_D1_DPO has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   axi4_0/axi4_0/si_converter_bank/gen_conv_slot[5].clock_conv_inst/gen_conv_write_ch.gen_w_async.asyncfifo_w/fifo_gen_inst/U0/xst_fifo_gene
   rator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1_RAMD_D1_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   ETHERNET_dma/ETHERNET_dma/GEN_SG_ENGINE.I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE/GEN_CH2_UPDATE_Q_IF.GEN_CH2_QUEUE.I_CH2_UPDT_DESC_Q
   UEUE/GEN_Q_FOR_SYNC.I_UPDT_DATA_FIFO/V6_S6_AND_LATER.I_SYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm
   .dm/Mram_RAM1_RAMA_D1_DPO has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   ETHERNET_dma/ETHERNET_dma/GEN_SG_ENGINE.I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE/GEN_CH2_UPDATE_Q_IF.GEN_CH2_QUEUE.I_CH2_UPDT_DESC_Q
   UEUE/GEN_Q_FOR_SYNC.I_UPDT_DATA_FIFO/V6_S6_AND_LATER.I_SYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm
   .dm/Mram_RAM1_RAMD_D1_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   ETHERNET_dma/ETHERNET_dma/GEN_SG_ENGINE.I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE/GEN_CH2_UPDATE_Q_IF.GEN_CH2_QUEUE.I_CH2_UPDT_DESC_Q
   UEUE/GEN_Q_FOR_SYNC.I_UPDT_DATA_FIFO/V6_S6_AND_LATER.I_SYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm
   .dm/Mram_RAM5_RAMD_D1_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   axi4_0/axi4_0/si_converter_bank/gen_conv_slot[6].clock_conv_inst/gen_conv_write_ch.gen_aw_async.asyncfifo_aw/fifo_gen_inst/U0/xst_fifo_ge
   nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM8_RAMD_D1_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   axi4_0/axi4_0/si_converter_bank/gen_conv_slot[6].clock_conv_inst/gen_conv_write_ch.gen_aw_async.asyncfifo_aw/fifo_gen_inst/U0/xst_fifo_ge
   nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM9_RAMD_D1_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   axi4_0/axi4_0/si_converter_bank/gen_conv_slot[6].clock_conv_inst/gen_conv_write_ch.gen_aw_async.asyncfifo_aw/fifo_gen_inst/U0/xst_fifo_ge
   nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM10_RAMB_D1_DPO has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   axi4_0/axi4_0/si_converter_bank/gen_conv_slot[6].clock_conv_inst/gen_conv_write_ch.gen_aw_async.asyncfifo_aw/fifo_gen_inst/U0/xst_fifo_ge
   nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM10_RAMC_D1_DPO has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   axi4_0/axi4_0/si_converter_bank/gen_conv_slot[6].clock_conv_inst/gen_conv_write_ch.gen_aw_async.asyncfifo_aw/fifo_gen_inst/U0/xst_fifo_ge
   nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM10_RAMD_D1_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal DDR3_SDRAM/DDR3_SDRAM/u_memc_ui_top/u_mem_intfc/mc0/col_mach0/read_fifo.fifo_ram[1].RAM32M0_RAMA_D1_DPO has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal DDR3_SDRAM/DDR3_SDRAM/u_memc_ui_top/u_mem_intfc/mc0/col_mach0/read_fifo.fifo_ram[1].RAM32M0_RAMB_D1_DPO has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal DDR3_SDRAM/DDR3_SDRAM/u_memc_ui_top/u_mem_intfc/mc0/col_mach0/read_fifo.fifo_ram[1].RAM32M0_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal DDR3_SDRAM/DDR3_SDRAM/u_memc_ui_top/u_mem_intfc/mc0/col_mach0/read_fifo.fifo_ram[0].RAM32M0_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.mi_bmesg_mux_inst/gen_fpga.ll<1> has
   no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal axi4_0_S_AWADDR<219> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal microblaze_0_d_bram_ctrl_2_microblaze_0_bram_block_BRAM_Addr<31> has no load.  PAR will not attempt to route
   this signal.
WARNING:Par:288 - The signal axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.mi_rmesg_mux_inst/gen_fpga.ll<1> has
   no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.mi_rmesg_mux_inst/gen_fpga.ll<2> has
   no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   ETHERNET_dma/ETHERNET_dma/I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_MM2S_SG_IF/updt_desc_reg0<1> has no load.  PAR
   will not attempt to route this signal.
WARNING:Par:288 - The signal axi4_0_S_AWADDR<221> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   ETHERNET_dma/ETHERNET_dma/GEN_SG_ENGINE.I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE/GEN_CH1_UPDATE_Q_IF.GEN_CH1_QUEUE.I_CH1_UPDT_DESC_Q
   UEUE/GEN_Q_FOR_SYNC.I_UPDT_DATA_FIFO/V6_S6_AND_LATER.I_SYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm
   .dm/Mram_RAM4_RAMD_D1_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   ETHERNET_dma/ETHERNET_dma/GEN_SG_ENGINE.I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE/GEN_CH1_UPDATE_Q_IF.GEN_CH1_QUEUE.I_CH1_UPDT_DESC_Q
   UEUE/GEN_Q_FOR_SYNC.I_UPDT_DATA_FIFO/V6_S6_AND_LATER.I_SYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm
   .dm/Mram_RAM5_RAMD_D1_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   axi4_0/axi4_0/si_converter_bank/gen_conv_slot[5].clock_conv_inst/gen_conv_write_ch.gen_aw_async.asyncfifo_aw/fifo_gen_inst/U0/xst_fifo_ge
   nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM5_RAMD_D1_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   ETHERNET_dma/ETHERNET_dma/GEN_SG_ENGINE.I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE/GEN_CH1_UPDATE_Q_IF.GEN_CH1_QUEUE.I_CH1_UPDT_DESC_Q
   UEUE/GEN_Q_FOR_SYNC.I_UPDT_DATA_FIFO/V6_S6_AND_LATER.I_SYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm
   .dm/Mram_RAM3_RAMD_D1_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[10].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   axi4_0/axi4_0/si_converter_bank/gen_conv_slot[5].clock_conv_inst/gen_conv_write_ch.gen_aw_async.asyncfifo_aw/fifo_gen_inst/U0/xst_fifo_ge
   nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1_RAMC_D1_DPO has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   axi4_0/axi4_0/si_converter_bank/gen_conv_slot[5].clock_conv_inst/gen_conv_write_ch.gen_aw_async.asyncfifo_aw/fifo_gen_inst/U0/xst_fifo_ge
   nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1_RAMD_D1_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   axi4_0/axi4_0/si_converter_bank/gen_conv_slot[5].clock_conv_inst/gen_conv_write_ch.gen_aw_async.asyncfifo_aw/fifo_gen_inst/U0/xst_fifo_ge
   nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM4_RAMD_D1_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   axi4_0/axi4_0/si_converter_bank/gen_conv_slot[5].clock_conv_inst/gen_conv_write_ch.gen_aw_async.asyncfifo_aw/fifo_gen_inst/U0/xst_fifo_ge
   nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM9_RAMD_D1_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[9].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   ETHERNET_dma/ETHERNET_dma/GEN_SG_ENGINE.I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE/GEN_CH1_UPDATE_Q_IF.GEN_CH1_QUEUE.I_CH1_UPDT_DESC_Q
   UEUE/GEN_Q_FOR_SYNC.I_UPDT_DATA_FIFO/V6_S6_AND_LATER.I_SYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm
   .dm/Mram_RAM1_RAMA_D1_DPO has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   ETHERNET_dma/ETHERNET_dma/GEN_SG_ENGINE.I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE/GEN_CH1_UPDATE_Q_IF.GEN_CH1_QUEUE.I_CH1_UPDT_DESC_Q
   UEUE/GEN_Q_FOR_SYNC.I_UPDT_DATA_FIFO/V6_S6_AND_LATER.I_SYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm
   .dm/Mram_RAM1_RAMD_D1_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[11].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   ETHERNET_dma/ETHERNET_dma/GEN_SG_ENGINE.I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE/GEN_CH1_UPDATE_Q_IF.GEN_CH1_QUEUE.I_CH1_UPDT_DESC_Q
   UEUE/GEN_Q_FOR_SYNC.I_UPDT_DATA_FIFO/V6_S6_AND_LATER.I_SYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm
   .dm/Mram_RAM2_RAMD_D1_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal DDR3_SDRAM/DDR3_SDRAM/u_memc_ui_top/u_ui_top/ui_wr_data0/pointer_ram.rams[1].RAM32M0_RAMA_D1_DPO has no load. 
   PAR will not attempt to route this signal.
WARNING:Par:288 - The signal DDR3_SDRAM/DDR3_SDRAM/u_memc_ui_top/u_ui_top/ui_wr_data0/pointer_ram.rams[1].RAM32M0_RAMD_D1_O has no load. 
   PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[8].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[1].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   axi4_0/axi4_0/si_converter_bank/gen_conv_slot[5].clock_conv_inst/gen_conv_write_ch.gen_aw_async.asyncfifo_aw/fifo_gen_inst/U0/xst_fifo_ge
   nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM6_RAMD_D1_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   axi4_0/axi4_0/si_converter_bank/gen_conv_slot[5].clock_conv_inst/gen_conv_write_ch.gen_aw_async.asyncfifo_aw/fifo_gen_inst/U0/xst_fifo_ge
   nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM8_RAMD_D1_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal DDR3_SDRAM/DDR3_SDRAM/u_memc_ui_top/u_ui_top/ui_rd_data0/not_strict_mode.status_ram.RAM32M0_RAMB_D1_DPO has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal DDR3_SDRAM/DDR3_SDRAM/u_memc_ui_top/u_ui_top/ui_rd_data0/not_strict_mode.status_ram.RAM32M0_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   XBPM_DDC_dma/XBPM_DDC_dma/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/I_SYNC_FIFOGE
   N_FIFO/V6_S6_AND_LATER.I_SYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM2_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   XBPM_DDC_dma/XBPM_DDC_dma/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/I_SYNC_FIFOGE
   N_FIFO/V6_S6_AND_LATER.I_SYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal microblaze_0_i_bram_ctrl_2_microblaze_0_bram_block_BRAM_Addr<0> has no load.  PAR will not attempt to route
   this signal.
WARNING:Par:288 - The signal
   axi4_0/axi4_0/si_converter_bank/gen_conv_slot[5].clock_conv_inst/gen_conv_write_ch.gen_aw_async.asyncfifo_aw/fifo_gen_inst/U0/xst_fifo_ge
   nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM3_RAMA_D1_DPO has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   axi4_0/axi4_0/si_converter_bank/gen_conv_slot[5].clock_conv_inst/gen_conv_write_ch.gen_aw_async.asyncfifo_aw/fifo_gen_inst/U0/xst_fifo_ge
   nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM3_RAMB_D1_DPO has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   axi4_0/axi4_0/si_converter_bank/gen_conv_slot[5].clock_conv_inst/gen_conv_write_ch.gen_aw_async.asyncfifo_aw/fifo_gen_inst/U0/xst_fifo_ge
   nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM3_RAMC_D1_DPO has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   axi4_0/axi4_0/si_converter_bank/gen_conv_slot[5].clock_conv_inst/gen_conv_write_ch.gen_aw_async.asyncfifo_aw/fifo_gen_inst/U0/xst_fifo_ge
   nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM3_RAMD_D1_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal DDR3_SDRAM/DDR3_SDRAM/u_memc_ui_top/u_ui_top/ui_wr_data0/pointer_ram.rams[0].RAM32M0_RAMA_D1_DPO has no load. 
   PAR will not attempt to route this signal.
WARNING:Par:288 - The signal DDR3_SDRAM/DDR3_SDRAM/u_memc_ui_top/u_ui_top/ui_wr_data0/pointer_ram.rams[0].RAM32M0_RAMD_D1_O has no load. 
   PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[4].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[0].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   axi4_0/axi4_0/si_converter_bank/gen_conv_slot[5].clock_conv_inst/gen_conv_write_ch.gen_aw_async.asyncfifo_aw/fifo_gen_inst/U0/xst_fifo_ge
   nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM7_RAMD_D1_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   axi4_0/axi4_0/si_converter_bank/gen_conv_slot[5].clock_conv_inst/gen_conv_write_ch.gen_aw_async.asyncfifo_aw/fifo_gen_inst/U0/xst_fifo_ge
   nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM10_RAMB_D1_DPO has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   axi4_0/axi4_0/si_converter_bank/gen_conv_slot[5].clock_conv_inst/gen_conv_write_ch.gen_aw_async.asyncfifo_aw/fifo_gen_inst/U0/xst_fifo_ge
   nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM10_RAMC_D1_DPO has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   axi4_0/axi4_0/si_converter_bank/gen_conv_slot[5].clock_conv_inst/gen_conv_write_ch.gen_aw_async.asyncfifo_aw/fifo_gen_inst/U0/xst_fifo_ge
   nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM10_RAMD_D1_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   DDR3_SDRAM/DDR3_SDRAM/u_memc_ui_top/u_ui_top/ui_rd_data0/not_strict_mode.rd_buf.rd_buffer_ram[3].RAM32M0_RAMD_D1_O has no load.  PAR will
   not attempt to route this signal.
WARNING:Par:288 - The signal axi4_0_S_AWADDR<189> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal microblaze_0_d_bram_ctrl_2_microblaze_0_bram_block_BRAM_Addr<30> has no load.  PAR will not attempt to route
   this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Mram_cacheline_copy4_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Mram_cacheline_copy5_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[5].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   DDR3_SDRAM/DDR3_SDRAM/u_memc_ui_top/u_ui_top/ui_rd_data0/not_strict_mode.rd_buf.rd_buffer_ram[4].RAM32M0_RAMD_D1_O has no load.  PAR will
   not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[13].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[7].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[2].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   DDR3_SDRAM/DDR3_SDRAM/u_memc_ui_top/u_ui_top/ui_rd_data0/not_strict_mode.rd_buf.rd_buffer_ram[2].RAM32M0_RAMD_D1_O has no load.  PAR will
   not attempt to route this signal.
WARNING:Par:288 - The signal axi4_0_S_AWADDR<187> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Mram_cacheline_copy3_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Mram_cacheline_copy2_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Mram_cacheline_copy1_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[6].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[3].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   DDR3_SDRAM/DDR3_SDRAM/u_memc_ui_top/u_ui_top/ui_rd_data0/not_strict_mode.rd_buf.rd_buffer_ram[5].RAM32M0_RAMA_D1_DPO has no load.  PAR
   will not attempt to route this signal.
WARNING:Par:288 - The signal
   DDR3_SDRAM/DDR3_SDRAM/u_memc_ui_top/u_ui_top/ui_rd_data0/not_strict_mode.rd_buf.rd_buffer_ram[5].RAM32M0_RAMB_D1_DPO has no load.  PAR
   will not attempt to route this signal.
WARNING:Par:288 - The signal
   DDR3_SDRAM/DDR3_SDRAM/u_memc_ui_top/u_ui_top/ui_rd_data0/not_strict_mode.rd_buf.rd_buffer_ram[5].RAM32M0_RAMD_D1_O has no load.  PAR will
   not attempt to route this signal.
WARNING:Par:288 - The signal
   DDR3_SDRAM/DDR3_SDRAM/u_memc_ui_top/u_ui_top/ui_rd_data0/not_strict_mode.rd_buf.rd_buffer_ram[0].RAM32M0_RAMD_D1_O has no load.  PAR will
   not attempt to route this signal.
WARNING:Par:288 - The signal
   DDR3_SDRAM/DDR3_SDRAM/u_memc_ui_top/u_ui_top/ui_rd_data0/not_strict_mode.rd_buf.rd_buffer_ram[1].RAM32M0_RAMD_D1_O has no load.  PAR will
   not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[14].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[15].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[12].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
Starting Router


Phase  1  : 249418 unrouted;      REAL time: 3 mins 36 secs 

Phase  2  : 178874 unrouted;      REAL time: 4 mins 2 secs 

Phase  3  : 53504 unrouted;      REAL time: 5 mins 51 secs 

Phase  4  : 53504 unrouted; (Setup:0, Hold:44704, Component Switching Limit:0)     REAL time: 6 mins 19 secs 

Updating file: system.ncd with current fully routed design.

Phase  5  : 0 unrouted; (Setup:0, Hold:41288, Component Switching Limit:0)     REAL time: 7 mins 52 secs 

Phase  6  : 0 unrouted; (Setup:0, Hold:41288, Component Switching Limit:0)     REAL time: 7 mins 52 secs 

Phase  7  : 0 unrouted; (Setup:0, Hold:41288, Component Switching Limit:0)     REAL time: 7 mins 52 secs 

Phase  8  : 0 unrouted; (Setup:0, Hold:41288, Component Switching Limit:0)     REAL time: 7 mins 52 secs 

Phase  9  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 7 mins 59 secs 

Phase 10  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 8 mins 20 secs 
Total REAL time to Router completion: 8 mins 20 secs 
Total CPU time to Router completion: 8 mins 19 secs 

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

Generating "PAR" statistics.

**************************
Generating Clock Report
**************************

+---------------------+--------------+------+------+------------+-------------+
|        Clock Net    |   Resource   |Locked|Fanout|Net Skew(ns)|Max Delay(ns)|
+---------------------+--------------+------+------+------------+-------------+
|clk_100_0000MHzMMCM0 |              |      |      |            |             |
|                     | BUFGCTRL_X0Y2| No   | 4500 |  0.453     |  2.035      |
+---------------------+--------------+------+------+------------+-------------+
|DDR3_SDRAM/DDR3_SDRA |              |      |      |            |             |
|M/u_memc_ui_top/u_me |              |      |      |            |             |
|m_intfc/phy_top0/clk |              |      |      |            |             |
|           _rsync<0> |  Regional Clk|Yes   |  107 |  0.231     |  1.071      |
+---------------------+--------------+------+------+------------+-------------+
|bpm_ddc_0_dma_debug_ |              |      |      |            |             |
|             clk_o_0 | BUFGCTRL_X0Y5| No   | 1891 |  0.462     |  2.048      |
+---------------------+--------------+------+------+------------+-------------+
|ETHERNET/ETHERNET/V6 |              |      |      |            |             |
|HARD_SYS.I_TEMAC/GEN |              |      |      |            |             |
|_GMII.I_GMII/tx_mac_ |              |      |      |            |             |
|            aclk_int | BUFGCTRL_X0Y0| No   |  112 |  0.254     |  1.891      |
+---------------------+--------------+------+------+------------+-------------+
|clk_200_0000MHzMMCM0 |              |      |      |            |             |
|                     | BUFGCTRL_X0Y3| No   | 1177 |  0.315     |  1.901      |
+---------------------+--------------+------+------+------------+-------------+
|    SysACE_CLK_BUFGP | BUFGCTRL_X0Y6| No   |   37 |  0.207     |  2.016      |
+---------------------+--------------+------+------+------------+-------------+
|     clk_125_0000MHz | BUFGCTRL_X0Y1| No   |   11 |  0.119     |  1.891      |
+---------------------+--------------+------+------+------------+-------------+
|fmc150_if_dma_0/fmc1 |              |      |      |            |             |
|50_if_dma_0/USER_LOG |              |      |      |            |             |
|IC_I/cmp_fmc150_test |              |      |      |            |             |
|       bench/adc_str |  Regional Clk| No   |   37 |  0.157     |  1.014      |
+---------------------+--------------+------+------+------------+-------------+
|microblaze_0_debug_D |              |      |      |            |             |
|              bg_Clk |BUFGCTRL_X0Y28| No   |   69 |  0.194     |  1.880      |
+---------------------+--------------+------+------+------------+-------------+
|bpm_ddc_0_bpm_ddc_de |              |      |      |            |             |
|         bug_clk_o_0 |BUFGCTRL_X0Y31| No   | 4055 |  0.468     |  2.048      |
+---------------------+--------------+------+------+------------+-------------+
|fmc150_if_dma_0/fmc1 |              |      |      |            |             |
|50_if_dma_0/USER_LOG |              |      |      |            |             |
|IC_I/cmp_fmc150_test |              |      |      |            |             |
|bench/cmp_fmc150_ctr |              |      |      |            |             |
|l/cdce72010_ctrl_ins |              |      |      |            |             |
|    t/clk_div_3_BUFG |BUFGCTRL_X0Y26| No   |   29 |  0.186     |  1.851      |
+---------------------+--------------+------+------+------------+-------------+
|fmc150_if_dma_0/fmc1 |              |      |      |            |             |
|50_if_dma_0/USER_LOG |              |      |      |            |             |
|IC_I/cmp_fmc150_test |              |      |      |            |             |
|bench/cmp_fmc150_ctr |              |      |      |            |             |
|l/cdce72010_ctrl_ins |              |      |      |            |             |
|   t/serial_clk_BUFG |BUFGCTRL_X0Y25| No   |  103 |  0.343     |  1.931      |
+---------------------+--------------+------+------+------------+-------------+
|clk_400_0000MHzMMCM0 |              |      |      |            |             |
|                     | BUFGCTRL_X0Y4| No   |   45 |  0.136     |  1.901      |
+---------------------+--------------+------+------+------------+-------------+
|fmc150_if_dma_0/fmc1 |              |      |      |            |             |
|50_if_dma_0/USER_LOG |              |      |      |            |             |
|IC_I/cmp_fmc150_test |              |      |      |            |             |
|    bench/clk_adc_2x |BUFGCTRL_X0Y30| No   |   10 |  0.021     |  1.736      |
+---------------------+--------------+------+------+------------+-------------+
|chipscope_icon_0_con |              |      |      |            |             |
|            trol0<0> |BUFGCTRL_X0Y27| No   |  470 |  0.435     |  2.019      |
+---------------------+--------------+------+------+------------+-------------+
|ETHERNET/ETHERNET/V6 |              |      |      |            |             |
|HARD_SYS.I_TEMAC/GEN |              |      |      |            |             |
|_GMII.I_GMII/rx_mac_ |              |      |      |            |             |
|            aclk_int |  Regional Clk| No   |  226 |  0.297     |  1.137      |
+---------------------+--------------+------+------+------------+-------------+
|ETHERNET/ETHERNET/V6 |              |      |      |            |             |
|HARD_SYS.I_TEMAC/GEN |              |      |      |            |             |
|_GMII.I_GMII/gmii_in |              |      |      |            |             |
|terface/gmii_rx_clk_ |              |      |      |            |             |
|               bufio |         Local|      |   10 |  0.011     |  1.299      |
+---------------------+--------------+------+------+------------+-------------+
|clk_400_0000MHzMMCM0 |              |      |      |            |             |
|     _nobuf_varphase |         Local|      |    2 |  0.011     |  1.272      |
+---------------------+--------------+------+------+------------+-------------+
|clock_generator_0/cl |              |      |      |            |             |
|ock_generator_0/MMCM |              |      |      |            |             |
|0_INST/MMCM_ADV_inst |              |      |      |            |             |
|          _ML_NEW_I1 |         Local|      |    3 |  0.000     |  1.349      |
+---------------------+--------------+------+------+------------+-------------+
|clock_generator_0/cl |              |      |      |            |             |
|ock_generator_0/MMCM |              |      |      |            |             |
|0_INST/MMCM_ADV_inst |              |      |      |            |             |
|         _ML_NEW_OUT |         Local|      |    2 |  0.000     |  0.236      |
+---------------------+--------------+------+------+------------+-------------+
|DDR3_SDRAM/DDR3_SDRA |              |      |      |            |             |
|M/u_memc_ui_top/u_me |              |      |      |            |             |
|m_intfc/phy_top0/clk |              |      |      |            |             |
|                _cpt |         Local|      |   18 |  0.011     |  1.310      |
+---------------------+--------------+------+------+------------+-------------+
|axi4lite_0_M_BRESP<2 |              |      |      |            |             |
|                  0> |         Local|      |  365 |  0.000     |  4.672      |
+---------------------+--------------+------+------+------------+-------------+
|        bscan_update |         Local|      |   19 |  3.509     |  5.378      |
+---------------------+--------------+------+------+------------+-------------+
|clock_generator_0/cl |              |      |      |            |             |
|ock_generator_0/MMCM |              |      |      |            |             |
|2_INST/MMCM_ADV_inst |              |      |      |            |             |
|          _ML_NEW_I1 |         Local|      |    3 |  0.000     |  2.371      |
+---------------------+--------------+------+------+------------+-------------+
|clock_generator_0/cl |              |      |      |            |             |
|ock_generator_0/MMCM |              |      |      |            |             |
|2_INST/MMCM_ADV_inst |              |      |      |            |             |
|         _ML_NEW_OUT |         Local|      |    2 |  0.000     |  0.480      |
+---------------------+--------------+------+------+------------+-------------+
|chipscope_icon_0/chi |              |      |      |            |             |
|pscope_icon_0/i_chip |              |      |      |            |             |
|scope_icon_0/U0/iUPD |              |      |      |            |             |
|             ATE_OUT |         Local|      |    1 |  0.000     |  0.644      |
+---------------------+--------------+------+------+------------+-------------+
|fmc150_if_dma_0/fmc1 |              |      |      |            |             |
|50_if_dma_0/USER_LOG |              |      |      |            |             |
|IC_I/cmp_fmc150_test |              |      |      |            |             |
|bench/cmp_mmcm_adc_M |              |      |      |            |             |
|            L_NEW_I1 |         Local|      |    3 |  0.000     |  2.539      |
+---------------------+--------------+------+------+------------+-------------+
|fmc150_if_dma_0/fmc1 |              |      |      |            |             |
|50_if_dma_0/USER_LOG |              |      |      |            |             |
|IC_I/cmp_fmc150_test |              |      |      |            |             |
|bench/cmp_mmcm_adc_M |              |      |      |            |             |
|           L_NEW_OUT |         Local|      |    2 |  0.000     |  0.354      |
+---------------------+--------------+------+------+------------+-------------+
|MMCM_PHASE_CALIBRATI |              |      |      |            |             |
|ON_ML_LUT2_252_ML_NE |              |      |      |            |             |
|               W_CLK |         Local|      |    3 |  0.242     |  0.590      |
+---------------------+--------------+------+------+------------+-------------+
|MMCM_PHASE_CALIBRATI |              |      |      |            |             |
|ON_ML_LUT2_244_ML_NE |              |      |      |            |             |
|               W_CLK |         Local|      |    3 |  0.006     |  0.467      |
+---------------------+--------------+------+------+------------+-------------+
|MMCM_PHASE_CALIBRATI |              |      |      |            |             |
|ON_ML_LUT2_236_ML_NE |              |      |      |            |             |
|               W_CLK |         Local|      |    3 |  0.137     |  0.640      |
+---------------------+--------------+------+------+------------+-------------+
|chipscope_icon_0_con |              |      |      |            |             |
|           trol1<13> |         Local|      |    5 |  0.000     |  0.688      |
+---------------------+--------------+------+------+------------+-------------+
|chipscope_icon_0_con |              |      |      |            |             |
|           trol0<13> |         Local|      |    5 |  0.000     |  0.376      |
+---------------------+--------------+------+------+------------+-------------+
|chipscope_icon_0_con |              |      |      |            |             |
|           trol2<13> |         Local|      |    5 |  0.000     |  0.757      |
+---------------------+--------------+------+------+------------+-------------+
|RS232_Uart_1_Interru |              |      |      |            |             |
|                  pt |         Local|      |    1 |  0.000     |  0.486      |
+---------------------+--------------+------+------+------------+-------------+

* Net Skew is the difference between the minimum and maximum routing
only delays for the net. Note this is different from Clock Skew which
is reported in TRCE timing report. Clock Skew is the difference between
the minimum and maximum path delays which includes logic delays.

* The fanout is the number of component pins not the individual BEL loads,
for example SLICE loads not FF loads.

Timing Score: 0 (Setup: 0, Hold: 0, Component Switching Limit: 0)

Number of Timing Constraints that were not applied: 34

Asterisk (*) preceding a constraint indicates it was not met.
   This may be due to a setup or hold violation.

----------------------------------------------------------------------------------------------------------
  Constraint                                |    Check    | Worst Case |  Best Case | Timing |   Timing   
                                            |             |    Slack   | Achievable | Errors |    Score   
----------------------------------------------------------------------------------------------------------
  TS_fmc150_if_dma_0_fmc150_if_dma_0_USER_L | SETUP       |     0.024ns|    10.148ns|       0|           0
  OGIC_I_cmp_fmc150_testbench_adc_str_out_1 | HOLD        |     0.006ns|            |       0|           0
           = PERIOD TIMEGRP         "fmc150 |             |            |            |        |            
  _if_dma_0_fmc150_if_dma_0_USER_LOGIC_I_cm |             |            |            |        |            
  p_fmc150_testbench_adc_str_out_1"         |             |            |            |        |            
   TS_fmc150_if_dma_0_adc_clk_ab_p HIGH 50|             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_clock_generator_0_clock_generator_0_SI | SETUP       |     0.053ns|     4.947ns|       0|           0
  G_MMCM0_CLKOUT1 = PERIOD TIMEGRP          | HOLD        |     0.043ns|            |       0|           0
  "clock_generator_0_clock_generator_0_SIG_ |             |            |            |        |            
  MMCM0_CLKOUT1" TS_sys_clk_pin         HIG |             |            |            |        |            
  H 50|             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_ETHERNET_ref_clk = PERIOD TIMEGRP "ref | MINPERIOD   |     0.239ns|     4.761ns|       0|           0
  _clk" 5 ns HIGH 50|             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_clock_generator_0_clock_generator_0_SI | SETUP       |     0.296ns|     6.370ns|       0|           0
  G_MMCM0_CLKOUT4 = PERIOD TIMEGRP          | HOLD        |     0.010ns|            |       0|           0
  "clock_generator_0_clock_generator_0_SIG_ |             |            |            |        |            
  MMCM0_CLKOUT4" TS_sys_clk_pin         * 0 |             |            |            |        |            
  .75 HIGH 50|             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_clock_generator_0_clock_generator_0_SI | SETUP       |     0.510ns|     9.490ns|       0|           0
  G_MMCM0_CLKOUT0 = PERIOD TIMEGRP          | HOLD        |     0.009ns|            |       0|           0
  "clock_generator_0_clock_generator_0_SIG_ |             |            |            |        |            
  MMCM0_CLKOUT0" TS_sys_clk_pin         * 0 |             |            |            |        |            
  .5 HIGH 50|             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  COMP "ETHERNET_RXD<1>" OFFSET = IN 2.875  | SETUP       |     0.556ns|     2.319ns|       0|           0
  ns VALID 3 ns BEFORE COMP         "ETHERN | HOLD        |     0.599ns|            |       0|           0
  ET_RX_CLK"                                |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  COMP "ETHERNET_RXD<4>" OFFSET = IN 2.744  | SETUP       |     0.557ns|     2.187ns|       0|           0
  ns VALID 3 ns BEFORE COMP         "ETHERN | HOLD        |     0.657ns|            |       0|           0
  ET_RX_CLK"                                |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  COMP "ETHERNET_RXD<2>" OFFSET = IN 2.872  | SETUP       |     0.559ns|     2.313ns|       0|           0
  ns VALID 3 ns BEFORE COMP         "ETHERN | HOLD        |     0.597ns|            |       0|           0
  ET_RX_CLK"                                |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  COMP "ETHERNET_RXD<5>" OFFSET = IN 2.904  | SETUP       |     0.567ns|     2.337ns|       0|           0
  ns VALID 3 ns BEFORE COMP         "ETHERN | HOLD        |     0.589ns|            |       0|           0
  ET_RX_CLK"                                |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  COMP "ETHERNET_RXD<7>" OFFSET = IN 2.985  | SETUP       |     0.578ns|     2.407ns|       0|           0
  ns VALID 3 ns BEFORE COMP         "ETHERN | HOLD        |     0.555ns|            |       0|           0
  ET_RX_CLK"                                |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  COMP "ETHERNET_RXD<6>" OFFSET = IN 2.998  | SETUP       |     0.586ns|     2.412ns|       0|           0
  ns VALID 3 ns BEFORE COMP         "ETHERN | HOLD        |     0.545ns|            |       0|           0
  ET_RX_CLK"                                |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  COMP "ETHERNET_RXD<3>" OFFSET = IN 2.615  | SETUP       |     0.610ns|     2.005ns|       0|           0
  ns VALID 3 ns BEFORE COMP         "ETHERN | HOLD        |     0.659ns|            |       0|           0
  ET_RX_CLK"                                |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  COMP "ETHERNET_RX_DV" OFFSET = IN 2.791 n | SETUP       |     0.612ns|     2.179ns|       0|           0
  s VALID 3 ns BEFORE COMP         "ETHERNE | HOLD        |     0.592ns|            |       0|           0
  T_RX_CLK"                                 |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  COMP "ETHERNET_RXD<0>" OFFSET = IN 2.435  | SETUP       |     0.613ns|     1.822ns|       0|           0
  ns VALID 3 ns BEFORE COMP         "ETHERN | HOLD        |     0.699ns|            |       0|           0
  ET_RX_CLK"                                |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_ETHERNET_v6_emac_v2_1_clk_phy_rx = PER | SETUP       |     0.684ns|     6.816ns|       0|           0
  IOD TIMEGRP "v6_emac_v2_1_clk_phy_rx"     | HOLD        |     0.015ns|            |       0|           0
       7.5 ns HIGH 50|             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  COMP "ETHERNET_RX_ER" OFFSET = IN 2.192 n | SETUP       |     0.688ns|     1.504ns|       0|           0
  s VALID 3 ns BEFORE COMP         "ETHERNE | HOLD        |     0.713ns|            |       0|           0
  T_RX_CLK"                                 |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_XBPM_ADC_dma_S2MM_AXIS_S2P = MAXDELAY  | SETUP       |     0.691ns|     5.975ns|       0|           0
  FROM TIMEGRP "s_axi_lite_aclk" TO         | HOLD        |     0.114ns|            |       0|           0
   TIMEGRP "m_axi_s2mm_aclk" 6.666 ns DATAP |             |            |            |        |            
  ATHONLY                                   |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_ETHERNET_AXI4LITE_CLK_2_REF_CLK = MAXD | SETUP       |     0.785ns|     4.215ns|       0|           0
  ELAY FROM TIMEGRP "axi4lite_clk" TO       | HOLD        |     0.123ns|            |       0|           0
     TIMEGRP "clk_ref_clk" 5 ns DATAPATHONL |             |            |            |        |            
  Y                                         |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_clock_generator_0_clock_generator_0_SI | MINPERIOD   |     1.071ns|     1.429ns|       0|           0
  G_MMCM0_CLKOUT2 = PERIOD TIMEGRP          |             |            |            |        |            
  "clock_generator_0_clock_generator_0_SIG_ |             |            |            |        |            
  MMCM0_CLKOUT2" TS_sys_clk_pin         * 2 |             |            |            |        |            
   HIGH 50|             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_ | MINLOWPULSE |     2.200ns|     2.800ns|       0|           0
  pin" 200 MHz HIGH 50|             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_DDR3_SDRAM_clk_rsync = PERIOD TIMEGRP  | SETUP       |     1.156ns|     3.844ns|       0|           0
  "TNM_DDR3_SDRAM_clk_rsync" 5 ns HIGH      | HOLD        |     0.050ns|            |       0|           0
      50|             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_ETHERNET_AXI4LITECLKS_2_RX_MAC_ACLK =  | SETUP       |     1.307ns|     6.693ns|       0|           0
  MAXDELAY FROM TIMEGRP "axi4lite_clk"      | HOLD        |     0.131ns|            |       0|           0
      TO TIMEGRP "phy_clk_rx" 8 ns DATAPATH |             |            |            |        |            
  ONLY                                      |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_clock_generator_0_clock_generator_0_SI | SETUP       |     2.539ns|     5.461ns|       0|           0
  G_MMCM2_CLKOUT0 = PERIOD TIMEGRP          | HOLD        |     0.019ns|            |       0|           0
  "clock_generator_0_clock_generator_0_SIG_ |             |            |            |        |            
  MMCM2_CLKOUT0" TS_sys_clk_pin         * 0 |             |            |            |        |            
  .625 HIGH 50|             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_ETHERNET_AXI4LITE_CLK_2_GTX_CLK = MAXD | SETUP       |     2.668ns|     5.332ns|       0|           0
  ELAY FROM TIMEGRP "axi4lite_clk" TO       | HOLD        |     0.119ns|            |       0|           0
     TIMEGRP "clk_gtx" 8 ns DATAPATHONLY    |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_DDR3_SDRAM_clk_rsync_rise_to_fall = MA | SETUP       |     2.799ns|     2.201ns|       0|           0
  XDELAY FROM TIMEGRP         "TG_DDR3_SDRA | HOLD        |     0.289ns|            |       0|           0
  M_clk_rsync_rise" TO TIMEGRP         "TG_ |             |            |            |        |            
  DDR3_SDRAM_clk_rsync_fall" 5 ns           |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_fmc150_if_dma_0_fmc150_if_dma_0_USER_L | MINPERIOD   |     3.657ns|     1.429ns|       0|           0
  OGIC_I_cmp_fmc150_testbench_adc_str_2x_ou |             |            |            |        |            
  t_0         = PERIOD TIMEGRP         "fmc |             |            |            |        |            
  150_if_dma_0_fmc150_if_dma_0_USER_LOGIC_I |             |            |            |        |            
  _cmp_fmc150_testbench_adc_str_2x_out_0"   |             |            |            |        |            
         TS_fmc150_if_dma_0_adc_clk_ab_n *  |             |            |            |        |            
  2 HIGH 50|             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_fmc150_if_dma_0_fmc150_if_dma_0_USER_L | MINPERIOD   |     3.657ns|     1.429ns|       0|           0
  OGIC_I_cmp_fmc150_testbench_adc_str_2x_ou |             |            |            |        |            
  t_1         = PERIOD TIMEGRP         "fmc |             |            |            |        |            
  150_if_dma_0_fmc150_if_dma_0_USER_LOGIC_I |             |            |            |        |            
  _cmp_fmc150_testbench_adc_str_2x_out_1"   |             |            |            |        |            
         TS_fmc150_if_dma_0_adc_clk_ab_p *  |             |            |            |        |            
  2 HIGH 50|             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_fmc150_if_dma_0_adc_clk_ab_n = PERIOD  | MINLOWPULSE |     4.172ns|     6.000ns|       0|           0
  TIMEGRP         "fmc150_if_dma_0_adc_clk_ |             |            |            |        |            
  ab_n" 98.304 MHz HIGH 50|             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_fmc150_if_dma_0_adc_clk_ab_p = PERIOD  | SETUP       |     6.770ns|     3.402ns|       0|           0
  TIMEGRP         "fmc150_if_dma_0_adc_clk_ | HOLD        |     0.236ns|            |       0|           0
  ab_p" 98.304 MHz HIGH 50| MINLOWPULSE |     4.172ns|     6.000ns|       0|           0
----------------------------------------------------------------------------------------------------------
  TIMEGRP "TMN_fmc150_if_dma_chb_n" OFFSET  | SETUP       |     4.019ns|     1.068ns|       0|           0
  = IN 5.087 ns VALID 10.173 ns BEFORE      | HOLD        |     4.804ns|            |       0|           0
      COMP "fmc150_if_dma_0_adc_clk_ab_n" " |             |            |            |        |            
  RISING"                                   |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TIMEGRP "TMN_fmc150_if_dma_chb_p" OFFSET  | SETUP       |     4.019ns|     1.068ns|       0|           0
  = IN 5.087 ns VALID 10.173 ns BEFORE      | HOLD        |     4.804ns|            |       0|           0
      COMP "fmc150_if_dma_0_adc_clk_ab_p" " |             |            |            |        |            
  RISING"                                   |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TIMEGRP "TMN_fmc150_if_dma_cha_p" OFFSET  | SETUP       |     4.037ns|     1.050ns|       0|           0
  = IN 5.087 ns VALID 10.173 ns BEFORE      | HOLD        |     4.822ns|            |       0|           0
      COMP "fmc150_if_dma_0_adc_clk_ab_p" " |             |            |            |        |            
  RISING"                                   |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TIMEGRP "TMN_fmc150_if_dma_cha_n" OFFSET  | SETUP       |     4.037ns|     1.050ns|       0|           0
  = IN 5.087 ns VALID 10.173 ns BEFORE      | HOLD        |     4.822ns|            |       0|           0
      COMP "fmc150_if_dma_0_adc_clk_ab_n" " |             |            |            |        |            
  RISING"                                   |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_ETHERNET_REF_CLK_2_AXI4LITE_CLK = MAXD | SETUP       |     4.737ns|     5.263ns|       0|           0
  ELAY FROM TIMEGRP "clk_ref_clk" TO        | HOLD        |     0.187ns|            |       0|           0
    TIMEGRP "axi4lite_clk" 10 ns DATAPATHON |             |            |            |        |            
  LY                                        |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_XBPM_ADC_dma_S2MM_AXIS_P2S = MAXDELAY  | SETUP       |     5.167ns|     4.833ns|       0|           0
  FROM TIMEGRP "m_axi_s2mm_aclk" TO         | HOLD        |     0.118ns|            |       0|           0
   TIMEGRP "s_axi_lite_aclk" 10 ns DATAPATH |             |            |            |        |            
  ONLY                                      |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_DDR3_SDRAM_MC_PHY_INIT_SEL = MAXDELAY  | SETUP       |     5.424ns|     4.576ns|       0|           0
  FROM TIMEGRP         "TNM_DDR3_SDRAM_PHY_ | HOLD        |     0.217ns|            |       0|           0
  INIT_SEL" TO TIMEGRP "FFS" 10 ns          |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_ETHERNET_v6_emac_v2_1_clk_ref_gtx = PE | MINHIGHPULSE|     5.600ns|     2.400ns|       0|           0
  RIOD TIMEGRP         "v6_emac_v2_1_clk_re |             |            |            |        |            
  f_gtx" 8 ns HIGH 50|             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_ETHERNET_v6_emac_v2_1_clk_ref_mux = PE | MINPERIOD   |     5.778ns|     2.222ns|       0|           0
  RIOD TIMEGRP         "v6_emac_v2_1_clk_re |             |            |            |        |            
  f_mux" TS_ETHERNET_v6_emac_v2_1_clk_ref_g |             |            |            |        |            
  tx HIGH         50|             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_SysACE_CLK = PERIOD TIMEGRP "SysACE_CL | SETUP       |     6.147ns|     3.853ns|       0|           0
  K" 10 ns HIGH 50| HOLD        |     0.120ns|            |       0|           0
----------------------------------------------------------------------------------------------------------
  TS_ETHERNET_RX_MAC_ACLK_2_AXI4LITECLKS =  | MAXDELAY    |     6.148ns|     3.852ns|       0|           0
  MAXDELAY FROM TIMEGRP "phy_clk_rx" TO     | HOLD        |     0.101ns|            |       0|           0
       TIMEGRP "axi4lite_clk" 10 ns DATAPAT |             |            |            |        |            
  HONLY                                     |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_ETHERNET_host_clk = PERIOD TIMEGRP "ho | MINPERIOD   |     7.500ns|     2.500ns|       0|           0
  st" 10 ns HIGH 50|             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_fmc150_if_dma_0_fmc150_if_dma_0_USER_L | MINPERIOD   |     7.672ns|     2.500ns|       0|           0
  OGIC_I_cmp_fmc150_testbench_adc_str_out_0 |             |            |            |        |            
           = PERIOD TIMEGRP         "fmc150 |             |            |            |        |            
  _if_dma_0_fmc150_if_dma_0_USER_LOGIC_I_cm |             |            |            |        |            
  p_fmc150_testbench_adc_str_out_0"         |             |            |            |        |            
   TS_fmc150_if_dma_0_adc_clk_ab_n HIGH 50|             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_ETHERNET_GTX_CLK_2_AXI4LITE_CLK = MAXD | SETUP       |     8.360ns|     1.640ns|       0|           0
  ELAY FROM TIMEGRP "clk_gtx" TO         TI | HOLD        |     0.103ns|            |       0|           0
  MEGRP "axi4lite_clk" 10 ns DATAPATHONLY   |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_XBPM_DDC_dma_S2MM_AXIS_S2P = MAXDELAY  | N/A         |         N/A|         N/A|     N/A|         N/A
  FROM TIMEGRP "s_axi_lite_aclk" TO         |             |            |            |        |            
   TIMEGRP "m_axi_s2mm_aclk" 6.666 ns DATAP |             |            |            |        |            
  ATHONLY                                   |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  PATH "TS_TIG_microblaze_0_ilmb_POR_FF_I_p | SETUP       |         N/A|     2.324ns|     N/A|           0
  ath" TIG                                  |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  PATH "TS_TIG_microblaze_0_dlmb_POR_FF_I_p | SETUP       |         N/A|     1.912ns|     N/A|           0
  ath" TIG                                  |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  PATH "TS_axi4lite_0_reset_resync_path" TI | MAXDELAY    |         N/A|     4.825ns|     N/A|           0
  G                                         |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_axi4_0_async_clock_conv = MAXDELAY FRO | N/A         |         N/A|         N/A|     N/A|         N/A
  M TIMEGRP "RAMS" TO TIMEGRP         "axi4 |             |            |            |        |            
  _0_async_clock_conv_FFDEST" 10 ns DATAPAT |             |            |            |        |            
  HONLY                                     |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_XBPM_DDC_dma_S2MM_AXIS_P2S = MAXDELAY  | N/A         |         N/A|         N/A|     N/A|         N/A
  FROM TIMEGRP "m_axi_s2mm_aclk" TO         |             |            |            |        |            
   TIMEGRP "s_axi_lite_aclk" 10 ns DATAPATH |             |            |            |        |            
  ONLY                                      |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  PATH "TS_TIG_DDR3_SDRAM_IODELAY_CTRL_RDY_ | SETUP       |         N/A|     1.076ns|     N/A|           0
  O_SYNCH_path" TIG                         |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  PATH "TS_TIG_microblaze_0_Reset_path" TIG | SETUP       |         N/A|     1.980ns|     N/A|           0
----------------------------------------------------------------------------------------------------------
  PATH "TS_TIG_DDR3_SDRAM_IODELAY_CTRL_RST_ | SETUP       |         N/A|     0.820ns|     N/A|           0
  SYNCH_path" TIG                           |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_axi4_0_MI0_sync_clock_conv_outtrans =  | N/A         |         N/A|         N/A|     N/A|         N/A
  MAXDELAY FROM TIMEGRP         "axi4_0_MI0 |             |            |            |        |            
  _clock_conv_ACLK_local" TO TIMEGRP        |             |            |            |        |            
    "axi4_0_MI0_clock_conv_otherclk_global" |             |            |            |        |            
   10 ns                                    |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_axi4_0_MI0_sync_clock_conv_intrans = M | N/A         |         N/A|         N/A|     N/A|         N/A
  AXDELAY FROM TIMEGRP         "axi4_0_MI0_ |             |            |            |        |            
  clock_conv_otherclk_global" TO TIMEGRP    |             |            |            |        |            
        "axi4_0_MI0_clock_conv_ACLK_local"  |             |            |            |        |            
  10 ns                                     |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_axi4_0_MI0_sync_clock_conv_inbound = M | N/A         |         N/A|         N/A|     N/A|         N/A
  AXDELAY FROM TIMEGRP         "axi4_0_MI0_ |             |            |            |        |            
  clock_conv_ACLK_global" TO TIMEGRP        |             |            |            |        |            
    "axi4_0_MI0_clock_conv_otherclk_local"  |             |            |            |        |            
  10 ns                                     |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_axi4_0_MI0_sync_clock_conv_outbound =  | N/A         |         N/A|         N/A|     N/A|         N/A
  MAXDELAY FROM TIMEGRP         "axi4_0_MI0 |             |            |            |        |            
  _clock_conv_otherclk_local" TO TIMEGRP    |             |            |            |        |            
        "axi4_0_MI0_clock_conv_ACLK_global" |             |            |            |        |            
   10 ns                                    |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  PATH "TS_axi4_0_reset_resync_path" TIG    | MAXDELAY    |         N/A|     4.942ns|     N/A|           0
----------------------------------------------------------------------------------------------------------
  PATH "TS_TIG_microblaze_0_Interrupt_path" | SETUP       |         N/A|     1.131ns|     N/A|           0
   TIG                                      |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_ETHERNET_AXISTREAMCLKS_2_TX_MAC_ACLK = | N/A         |         N/A|         N/A|     N/A|         N/A
   MAXDELAY FROM TIMEGRP         "axistream |             |            |            |        |            
  _clk" TO TIMEGRP "phy_clk_tx" 8 ns DATAPA |             |            |            |        |            
  THONLY                                    |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_ETHERNET_TX_MAC_ACLK_2_AXISTREAMCLKS = | N/A         |         N/A|         N/A|     N/A|         N/A
   MAXDELAY FROM TIMEGRP "phy_clk_tx"       |             |            |            |        |            
     TO TIMEGRP "axistream_clk" 10 ns DATAP |             |            |            |        |            
  ATHONLY                                   |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_ETHERNET_AXI4LITECLKS_2_TX_MAC_ACLK =  | N/A         |         N/A|         N/A|     N/A|         N/A
  MAXDELAY FROM TIMEGRP "axi4lite_clk"      |             |            |            |        |            
      TO TIMEGRP "phy_clk_tx" 8 ns DATAPATH |             |            |            |        |            
  ONLY                                      |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_ETHERNET_TX_MAC_ACLK_2_AXI4LITECLKS =  | N/A         |         N/A|         N/A|     N/A|         N/A
  MAXDELAY FROM TIMEGRP "phy_clk_tx" TO     |             |            |            |        |            
       TIMEGRP "axi4lite_clk" 10 ns DATAPAT |             |            |            |        |            
  HONLY                                     |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_ETHERNET_AXISTREAMCLKS_2_GTX_CLK = MAX | N/A         |         N/A|         N/A|     N/A|         N/A
  DELAY FROM TIMEGRP "axistream_clk" TO     |             |            |            |        |            
       TIMEGRP "clk_gtx" 8 ns DATAPATHONLY  |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_ETHERNET_GTX_CLK_2_AXISTREAMCLKS = MAX | N/A         |         N/A|         N/A|     N/A|         N/A
  DELAY FROM TIMEGRP "clk_gtx" TO         T |             |            |            |        |            
  IMEGRP "axistream_clk" 10 ns DATAPATHONLY |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_ETHERNET_RX_MAC_ACLK_2_AXISTREAMCLKS = | N/A         |         N/A|         N/A|     N/A|         N/A
   MAXDELAY FROM TIMEGRP "phy_clk_rx"       |             |            |            |        |            
     TO TIMEGRP "axistream_clk" 10 ns DATAP |             |            |            |        |            
  ATHONLY                                   |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_ETHERNET_RX_MAC_ACLK_2_TX_MAC_ACLK = M | N/A         |         N/A|         N/A|     N/A|         N/A
  AXDELAY FROM TIMEGRP "phy_clk_rx" TO      |             |            |            |        |            
      TIMEGRP "phy_clk_tx" 8 ns DATAPATHONL |             |            |            |        |            
  Y                                         |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_ETHERNET_TX_MAC_ACLK_2_RX_MAC_ACLK = M | N/A         |         N/A|         N/A|     N/A|         N/A
  AXDELAY FROM TIMEGRP "phy_clk_tx" TO      |             |            |            |        |            
      TIMEGRP "phy_clk_rx" 8 ns DATAPATHONL |             |            |            |        |            
  Y                                         |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_ETHERNET_RX_MAC_ACLK_2_GTX_CLK = MAXDE | N/A         |         N/A|         N/A|     N/A|         N/A
  LAY FROM TIMEGRP "phy_clk_rx" TO          |             |            |            |        |            
  TIMEGRP "clk_gtx" 8 ns DATAPATHONLY       |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_ETHERNET_GTX_CLK_2_RX_MAC_ACLK = MAXDE | N/A         |         N/A|         N/A|     N/A|         N/A
  LAY FROM TIMEGRP "clk_gtx" TO TIMEGRP     |             |            |            |        |            
       "phy_clk_rx" 8 ns DATAPATHONLY       |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_ETHERNET_AXISTREAMCLKS_2_REF_CLK = MAX | N/A         |         N/A|         N/A|     N/A|         N/A
  DELAY FROM TIMEGRP "axistream_clk" TO     |             |            |            |        |            
       TIMEGRP "clk_ref_clk" 5 ns DATAPATHO |             |            |            |        |            
  NLY                                       |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_ETHERNET_REF_CLK_2_AXISTREAMCLKS = MAX | N/A         |         N/A|         N/A|     N/A|         N/A
  DELAY FROM TIMEGRP "clk_ref_clk" TO       |             |            |            |        |            
     TIMEGRP "axistream_clk" 10 ns DATAPATH |             |            |            |        |            
  ONLY                                      |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_ETHERNET_AXISTREAMCLKS_2_RX_MAC_ACLK = | N/A         |         N/A|         N/A|     N/A|         N/A
   MAXDELAY FROM TIMEGRP         "axistream |             |            |            |        |            
  _clk" TO TIMEGRP "phy_clk_rx" 8 ns DATAPA |             |            |            |        |            
  THONLY                                    |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  PATH "TS_CC_AB_path" TIG                  | N/A         |         N/A|         N/A|     N/A|         N/A
----------------------------------------------------------------------------------------------------------
  PATH "TS_CC_BA_path" TIG                  | N/A         |         N/A|         N/A|     N/A|         N/A
----------------------------------------------------------------------------------------------------------
  PATH "TS_SYSACE_AXI_FP_SysACE_CompactFlas | SETUP       |         N/A|     2.224ns|     N/A|           0
  h_path" TIG                               |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_clk_400_0000MHzMMCM0_nobuf_varphase =  | N/A         |         N/A|         N/A|     N/A|         N/A
  PERIOD TIMEGRP         "clk_400_0000MHzMM |             |            |            |        |            
  CM0_nobuf_varphase" TS_sys_clk_pin * 2 HI |             |            |            |        |            
  GH 50|             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  PATH "TS_AXI_SYSACE_FP_SysACE_CompactFlas | SETUP       |         N/A|     9.101ns|     N/A|           0
  h_path" TIG                               |             |            |            |        |            
----------------------------------------------------------------------------------------------------------


Derived Constraint Report
Review Timing Report for more details on the following derived constraints.
To create a Timing Report, run "trce -v 12 -fastpaths -o design_timing_report design.ncd design.pcf"
or "Run Timing Analysis" from Timing Analyzer (timingan).
Derived Constraints for TS_ETHERNET_v6_emac_v2_1_clk_ref_gtx
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_ETHERNET_v6_emac_v2_1_clk_re|      8.000ns|      2.400ns|      2.222ns|            0|            0|            0|            0|
|f_gtx                          |             |             |             |             |             |             |             |
| TS_ETHERNET_v6_emac_v2_1_clk_r|      8.000ns|      2.222ns|          N/A|            0|            0|            0|            0|
| ef_mux                        |             |             |             |             |             |             |             |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

Derived Constraints for TS_sys_clk_pin
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_sys_clk_pin                 |      5.000ns|      2.800ns|      4.947ns|            0|            0|            0|      1028084|
| TS_clock_generator_0_clock_gen|      8.000ns|      5.461ns|          N/A|            0|            0|         8530|            0|
| erator_0_SIG_MMCM2_CLKOUT0    |             |             |             |             |             |             |             |
| TS_clk_400_0000MHzMMCM0_nobuf_|      2.500ns|          N/A|          N/A|            0|            0|            0|            0|
| varphase                      |             |             |             |             |             |             |             |
| TS_clock_generator_0_clock_gen|      5.000ns|      4.947ns|          N/A|            0|            0|        54515|            0|
| erator_0_SIG_MMCM0_CLKOUT1    |             |             |             |             |             |             |             |
| TS_clock_generator_0_clock_gen|     10.000ns|      9.490ns|          N/A|            0|            0|       702805|            0|
| erator_0_SIG_MMCM0_CLKOUT0    |             |             |             |             |             |             |             |
| TS_clock_generator_0_clock_gen|      6.667ns|      6.370ns|          N/A|            0|            0|       262234|            0|
| erator_0_SIG_MMCM0_CLKOUT4    |             |             |             |             |             |             |             |
| TS_clock_generator_0_clock_gen|      2.500ns|      1.429ns|          N/A|            0|            0|            0|            0|
| erator_0_SIG_MMCM0_CLKOUT2    |             |             |             |             |             |             |             |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

Derived Constraints for TS_fmc150_if_dma_0_adc_clk_ab_n
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_fmc150_if_dma_0_adc_clk_ab_n|     10.173ns|      6.000ns|      2.858ns|            0|            0|            0|            0|
| TS_fmc150_if_dma_0_fmc150_if_d|      5.086ns|      1.429ns|          N/A|            0|            0|            0|            0|
| ma_0_USER_LOGIC_I_cmp_fmc150_t|             |             |             |             |             |             |             |
| estbench_adc_str_2x_out_0     |             |             |             |             |             |             |             |
| TS_fmc150_if_dma_0_fmc150_if_d|     10.173ns|      2.500ns|          N/A|            0|            0|            0|            0|
| ma_0_USER_LOGIC_I_cmp_fmc150_t|             |             |             |             |             |             |             |
| estbench_adc_str_out_0        |             |             |             |             |             |             |             |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

Derived Constraints for TS_fmc150_if_dma_0_adc_clk_ab_p
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_fmc150_if_dma_0_adc_clk_ab_p|     10.173ns|      6.000ns|     10.148ns|            0|            0|           28|       384994|
| TS_fmc150_if_dma_0_fmc150_if_d|      5.086ns|      1.429ns|          N/A|            0|            0|            0|            0|
| ma_0_USER_LOGIC_I_cmp_fmc150_t|             |             |             |             |             |             |             |
| estbench_adc_str_2x_out_1     |             |             |             |             |             |             |             |
| TS_fmc150_if_dma_0_fmc150_if_d|     10.173ns|     10.148ns|          N/A|            0|            0|       384994|            0|
| ma_0_USER_LOGIC_I_cmp_fmc150_t|             |             |             |             |             |             |             |
| estbench_adc_str_out_1        |             |             |             |             |             |             |             |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

All constraints were met.
INFO:Timing:2761 - N/A entries in the Constraints List may indicate that the 
   constraint is not analyzed due to the following: No paths covered by this 
   constraint; Other constraints intersect with this constraint; or This 
   constraint was disabled by a Path Tracing Control. Please run the Timespec 
   Interaction Report (TSI) via command line (trce tsi) or Timing Analyzer GUI.


Generating Pad Report.

All signals are completely routed.

WARNING:Par:283 - There are 162 loadless signals in this design. This design will cause Bitgen to issue DRC warnings.

Total REAL time to PAR completion: 9 mins 7 secs 
Total CPU time to PAR completion: 8 mins 40 secs 

Peak Memory Usage:  1526 MB

Placer: Placement generated during map.
Routing: Completed - No errors found.
Timing: Completed - No errors found.

Number of error messages: 0
Number of warning messages: 170
Number of info messages: 1

Writing design to file system.ncd



PAR done!



#----------------------------------------------#
# Starting program post_par_trce
# trce -e 3 -xml system.twx system.ncd system.pcf 
#----------------------------------------------#
Release 13.4 - Trace  (nt)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.


PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.4/ISE_DS/EDK/virtex6/data/virtex6.acd> with local file
<C:/Xilinx/13.4/ISE_DS/ISE/virtex6/data/virtex6.acd>
Loading device for application Rf_Device from file '6vlx240t.nph' in environment
C:\Xilinx\13.4\ISE_DS\ISE\;C:\Xilinx\13.4\ISE_DS\EDK.
   "system" is an NCD, version 3.2, device xc6vlx240t, package ff1156, speed -1
WARNING:Timing:3223 - Timing constraint TS_ETHERNET_RX_MAC_ACLK_2_TX_MAC_ACLK =
   MAXDELAY FROM TIMEGRP "phy_clk_rx" TO        TIMEGRP "phy_clk_tx" 8 ns
   DATAPATHONLY; ignored during timing analysis.
WARNING:Timing:3223 - Timing constraint TS_ETHERNET_TX_MAC_ACLK_2_RX_MAC_ACLK =
   MAXDELAY FROM TIMEGRP "phy_clk_tx" TO        TIMEGRP "phy_clk_rx" 8 ns
   DATAPATHONLY; ignored during timing analysis.
WARNING:Timing:3223 - Timing constraint TS_ETHERNET_RX_MAC_ACLK_2_GTX_CLK =
   MAXDELAY FROM TIMEGRP "phy_clk_rx" TO        TIMEGRP "clk_gtx" 8 ns
   DATAPATHONLY; ignored during timing analysis.
WARNING:Timing:3223 - Timing constraint TS_ETHERNET_GTX_CLK_2_RX_MAC_ACLK =
   MAXDELAY FROM TIMEGRP "clk_gtx" TO TIMEGRP        "phy_clk_rx" 8 ns
   DATAPATHONLY; ignored during timing analysis.
WARNING:Timing:3223 - Timing constraint PATH "TS_CC_AB_path" TIG; ignored during
   timing analysis.
WARNING:Timing:3223 - Timing constraint PATH "TS_CC_BA_path" TIG; ignored during
   timing analysis.
INFO:Timing:3386 - Intersecting Constraints found and resolved.  For more
   information, see the TSI report.  Please consult the Xilinx Command Line
   Tools User Guide for information on generating a TSI report.
--------------------------------------------------------------------------------
Release 13.4 Trace  (nt)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.

C:\Xilinx\13.4\ISE_DS\ISE\bin\nt\unwrapped\trce.exe -e 3 -xml system.twx
system.ncd system.pcf


Design file:              system.ncd
Physical constraint file: system.pcf
Device,speed:             xc6vlx240t,-1 (PRODUCTION 1.17 2012-01-07, STEPPING
level 0)
Report level:             error report
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths option. All paths that are not constrained will be reported in
   the unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on a 50 Ohm transmission line loading model.  For the details of
   this model, and for more information on accounting for different loading conditions, please see the device datasheet.


Timing summary:
---------------

Timing errors: 0  Score: 0 (Setup/Max: 0, Hold: 0)

Constraints cover 1430097 paths, 0 nets, and 172219 connections

Design statistics:
   Minimum period:  10.148ns (Maximum frequency:  98.542MHz)
   Maximum path delay from/to any node:   6.693ns
   Minimum input required time before clock:   2.412ns


Analysis completed Thu Aug 02 13:24:43 2012
--------------------------------------------------------------------------------

Generating Report ...

Number of warnings: 6
Number of info messages: 4
Total time: 3 mins 40 secs 


xflow done!
touch __xps/system_routed
xilperl C:/Xilinx/13.4/ISE_DS/EDK/data/fpga_impl/observe_par.pl -error yes implementation/system.par
Analyzing implementation/system.par
"*********************************************"
"Running Bitgen.."
"*********************************************"
cd implementation & bitgen -w -f bitgen.ut system & cd ..
Release 13.4 - Bitgen O.87xd (nt)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.4/ISE_DS/EDK/virtex6/data/virtex6.acd> with local file
<C:/Xilinx/13.4/ISE_DS/ISE/virtex6/data/virtex6.acd>
Loading device for application Rf_Device from file '6vlx240t.nph' in environment
C:\Xilinx\13.4\ISE_DS\ISE\;C:\Xilinx\13.4\ISE_DS\EDK.
   "system" is an NCD, version 3.2, device xc6vlx240t, package ff1156, speed -1
Opened constraints file system.pcf.

Thu Aug 02 13:26:00 2012

Running DRC.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   chipscope_icon_0_control1<13> is sourced by a combinatorial pin. This is not
   good design practice. Use the CE pin to control the loading of data into the
   flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   chipscope_icon_0_control0<13> is sourced by a combinatorial pin. This is not
   good design practice. Use the CE pin to control the loading of data into the
   flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   chipscope_icon_0_control2<13> is sourced by a combinatorial pin. This is not
   good design practice. Use the CE pin to control the loading of data into the
   flip-flop.
WARNING:PhysDesignRules:367 - The signal
   <DDR3_SDRAM/DDR3_SDRAM/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_d
   qs[0].u_phy_dqs_iob/u_iobuf_dqs/OB> is incomplete. The signal does not drive
   any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <axi4_0/axi4_0/si_converter_bank/gen_conv_slot[6].clock_conv_inst/gen_conv_wr
   ite_ch.gen_w_async.asyncfifo_w/fifo_gen_inst/U0/xst_fifo_generator/gconvfifo.
   rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM2_RAMD_D1_O> is incomplete.
   The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <axi4_0/axi4_0/si_converter_bank/gen_conv_slot[6].clock_conv_inst/gen_conv_wr
   ite_ch.gen_w_async.asyncfifo_w/fifo_gen_inst/U0/xst_fifo_generator/gconvfifo.
   rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM6_RAMD_D1_O> is incomplete.
   The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <axi4_0/axi4_0/si_converter_bank/gen_conv_slot[6].clock_conv_inst/gen_conv_wr
   ite_ch.gen_w_async.asyncfifo_w/fifo_gen_inst/U0/xst_fifo_generator/gconvfifo.
   rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM5_RAMD_D1_O> is incomplete.
   The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <axi4_0/axi4_0/si_converter_bank/gen_conv_slot[6].clock_conv_inst/gen_conv_wr
   ite_ch.gen_w_async.asyncfifo_w/fifo_gen_inst/U0/xst_fifo_generator/gconvfifo.
   rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM3_RAMD_D1_O> is incomplete.
   The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <axi4_0/axi4_0/si_converter_bank/gen_conv_slot[6].clock_conv_inst/gen_conv_wr
   ite_ch.gen_w_async.asyncfifo_w/fifo_gen_inst/U0/xst_fifo_generator/gconvfifo.
   rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1_RAMD_D1_O> is incomplete.
   The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <axi4_0/axi4_0/si_converter_bank/gen_conv_slot[6].clock_conv_inst/gen_conv_wr
   ite_ch.gen_w_async.asyncfifo_w/fifo_gen_inst/U0/xst_fifo_generator/gconvfifo.
   rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM4_RAMD_D1_O> is incomplete.
   The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <ETHERNET_dma/ETHERNET_dma/GEN_SG_ENGINE.I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPD
   ATE_QUEUE/GEN_CH1_UPDATE_Q_IF.GEN_CH1_QUEUE.I_CH1_UPDT_DESC_QUEUE/GEN_Q_FOR_S
   YNC.I_UPDT_STS_FIFO/V6_S6_AND_LATER.I_SYNC_FIFO_BRAM/U0/xst_fifo_generator/gc
   onvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM3_RAMD_D1_O> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <ETHERNET_dma/ETHERNET_dma/GEN_SG_ENGINE.I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPD
   ATE_QUEUE/GEN_CH1_UPDATE_Q_IF.GEN_CH1_QUEUE.I_CH1_UPDT_DESC_QUEUE/GEN_Q_FOR_S
   YNC.I_UPDT_STS_FIFO/V6_S6_AND_LATER.I_SYNC_FIFO_BRAM/U0/xst_fifo_generator/gc
   onvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1_RAMD_D1_O> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <ETHERNET_dma/ETHERNET_dma/GEN_SG_ENGINE.I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPD
   ATE_QUEUE/GEN_CH1_UPDATE_Q_IF.GEN_CH1_QUEUE.I_CH1_UPDT_DESC_QUEUE/GEN_Q_FOR_S
   YNC.I_UPDT_STS_FIFO/V6_S6_AND_LATER.I_SYNC_FIFO_BRAM/U0/xst_fifo_generator/gc
   onvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM2_RAMD_D1_O> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <axi4_0/axi4_0/si_converter_bank/gen_conv_slot[5].gen_downsizer.downsizer_ins
   t/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/U0/xst_fi
   fo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1_RAMD_
   D1_O> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <axi4_0/axi4_0/si_converter_bank/gen_conv_slot[5].gen_downsizer.downsizer_ins
   t/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/U0/xst_fi
   fo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM3_RAMD_
   D1_O> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <ETHERNET_dma/ETHERNET_dma/GEN_SG_ENGINE.I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPD
   ATE_QUEUE/GEN_CH1_UPDATE_Q_IF.GEN_CH1_QUEUE.I_CH1_UPDT_DESC_QUEUE/GEN_Q_FOR_S
   YNC.I_UPDT_STS_FIFO/V6_S6_AND_LATER.I_SYNC_FIFO_BRAM/U0/xst_fifo_generator/gc
   onvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM4_RAMD_D1_O> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <axi4_0/axi4_0/si_converter_bank/gen_conv_slot[5].gen_downsizer.downsizer_ins
   t/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/U0/xst_fi
   fo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM2_RAMD_
   D1_O> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <axi4_0/axi4_0/si_converter_bank/gen_conv_slot[5].clock_conv_inst/gen_conv_wr
   ite_ch.gen_w_async.asyncfifo_w/fifo_gen_inst/U0/xst_fifo_generator/gconvfifo.
   rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM12_RAMD_D1_O> is incomplete.
   The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <axi4_0/axi4_0/si_converter_bank/gen_conv_slot[5].clock_conv_inst/gen_conv_wr
   ite_ch.gen_w_async.asyncfifo_w/fifo_gen_inst/U0/xst_fifo_generator/gconvfifo.
   rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM18_RAMD_D1_O> is incomplete.
   The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <ETHERNET_dma/ETHERNET_dma/GEN_SG_ENGINE.I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPD
   ATE_QUEUE/GEN_CH1_UPDATE_Q_IF.GEN_CH1_QUEUE.I_CH1_UPDT_DESC_QUEUE/GEN_Q_FOR_S
   YNC.I_UPDT_STS_FIFO/V6_S6_AND_LATER.I_SYNC_FIFO_BRAM/U0/xst_fifo_generator/gc
   onvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM5_RAMD_D1_O> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <axi4_0/axi4_0/si_converter_bank/gen_conv_slot[5].gen_downsizer.downsizer_ins
   t/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/U0/x
   st_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM_R
   AMD_D1_O> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <axi4_0/axi4_0/si_converter_bank/gen_conv_slot[5].gen_downsizer.downsizer_ins
   t/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/U0/xst_fi
   fo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM5_RAMD_
   D1_O> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <axi4_0/axi4_0/si_converter_bank/gen_conv_slot[5].gen_downsizer.downsizer_ins
   t/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/U0/xst_fi
   fo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM4_RAMD_
   D1_O> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <axi4_0/axi4_0/si_converter_bank/gen_conv_slot[5].clock_conv_inst/gen_conv_wr
   ite_ch.gen_w_async.asyncfifo_w/fifo_gen_inst/U0/xst_fifo_generator/gconvfifo.
   rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM16_RAMD_D1_O> is incomplete.
   The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <axi4_0/axi4_0/si_converter_bank/gen_conv_slot[5].clock_conv_inst/gen_conv_wr
   ite_ch.gen_w_async.asyncfifo_w/fifo_gen_inst/U0/xst_fifo_generator/gconvfifo.
   rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM14_RAMD_D1_O> is incomplete.
   The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <axi4_0/axi4_0/si_converter_bank/gen_conv_slot[5].clock_conv_inst/gen_conv_wr
   ite_ch.gen_w_async.asyncfifo_w/fifo_gen_inst/U0/xst_fifo_generator/gconvfifo.
   rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM15_RAMD_D1_O> is incomplete.
   The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <axi4_0/axi4_0/si_converter_bank/gen_conv_slot[5].clock_conv_inst/gen_conv_wr
   ite_ch.gen_w_async.asyncfifo_w/fifo_gen_inst/U0/xst_fifo_generator/gconvfifo.
   rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM17_RAMD_D1_O> is incomplete.
   The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <ETHERNET_dma/ETHERNET_dma/I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_STS_STREA
   M.I_S2MM_STS_STREAM/GEN_SYNC_FIFO.I_STSSTRM_FIFO/V6_S6_AND_LATER.I_SYNC_FIFO_
   BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/M
   ram_RAM5_RAMD_D1_O> is incomplete. The signal does not drive any load pins in
   the design.
WARNING:PhysDesignRules:367 - The signal <axi4_0_S_AWSIZE<18>> is incomplete.
   The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <axi4_0_S_AWSIZE<20>> is incomplete.
   The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <axi4_0/axi4_0/si_converter_bank/gen_conv_slot[5].clock_conv_inst/gen_conv_wr
   ite_ch.gen_w_async.asyncfifo_w/fifo_gen_inst/U0/xst_fifo_generator/gconvfifo.
   rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM6_RAMD_D1_O> is incomplete.
   The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <ETHERNET_dma/ETHERNET_dma/I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_STS_STREA
   M.I_S2MM_STS_STREAM/GEN_SYNC_FIFO.I_STSSTRM_FIFO/V6_S6_AND_LATER.I_SYNC_FIFO_
   BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/M
   ram_RAM1_RAMD_D1_O> is incomplete. The signal does not drive any load pins in
   the design.
WARNING:PhysDesignRules:367 - The signal
   <ETHERNET_dma/ETHERNET_dma/I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_STS_STREA
   M.I_S2MM_STS_STREAM/GEN_SYNC_FIFO.I_STSSTRM_FIFO/V6_S6_AND_LATER.I_SYNC_FIFO_
   BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/M
   ram_RAM2_RAMD_D1_O> is incomplete. The signal does not drive any load pins in
   the design.
WARNING:PhysDesignRules:367 - The signal
   <ETHERNET_dma/ETHERNET_dma/I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_STS_STREA
   M.I_S2MM_STS_STREAM/GEN_SYNC_FIFO.I_STSSTRM_FIFO/V6_S6_AND_LATER.I_SYNC_FIFO_
   BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/M
   ram_RAM4_RAMD_D1_O> is incomplete. The signal does not drive any load pins in
   the design.
WARNING:PhysDesignRules:367 - The signal
   <axi4_0/axi4_0/si_converter_bank/gen_conv_slot[6].clock_conv_inst/gen_conv_wr
   ite_ch.gen_aw_async.asyncfifo_aw/fifo_gen_inst/U0/xst_fifo_generator/gconvfif
   o.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM4_RAMB_D1_DPO> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <axi4_0/axi4_0/si_converter_bank/gen_conv_slot[6].clock_conv_inst/gen_conv_wr
   ite_ch.gen_aw_async.asyncfifo_aw/fifo_gen_inst/U0/xst_fifo_generator/gconvfif
   o.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM4_RAMD_D1_O> is incomplete.
   The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <DDR3_SDRAM/DDR3_SDRAM/u_memc_ui_top/u_ui_top/ui_wr_data0/write_buffer.wr_buf
   fer_ram[4].RAM32M0_RAMD_D1_O> is incomplete. The signal does not drive any
   load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <DDR3_SDRAM/DDR3_SDRAM/u_memc_ui_top/u_ui_top/ui_wr_data0/write_buffer.wr_buf
   fer_ram[2].RAM32M0_RAMD_D1_O> is incomplete. The signal does not drive any
   load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <ETHERNET_dma/ETHERNET_dma/I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_STS_STREA
   M.I_S2MM_STS_STREAM/GEN_SYNC_FIFO.I_STSSTRM_FIFO/V6_S6_AND_LATER.I_SYNC_FIFO_
   BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/M
   ram_RAM3_RAMD_D1_O> is incomplete. The signal does not drive any load pins in
   the design.
WARNING:PhysDesignRules:367 - The signal
   <axi4_0/axi4_0/si_converter_bank/gen_conv_slot[6].clock_conv_inst/gen_conv_wr
   ite_ch.gen_aw_async.asyncfifo_aw/fifo_gen_inst/U0/xst_fifo_generator/gconvfif
   o.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1_RAMC_D1_DPO> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <axi4_0/axi4_0/si_converter_bank/gen_conv_slot[6].clock_conv_inst/gen_conv_wr
   ite_ch.gen_aw_async.asyncfifo_aw/fifo_gen_inst/U0/xst_fifo_generator/gconvfif
   o.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1_RAMD_D1_O> is incomplete.
   The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <axi4_0/axi4_0/si_converter_bank/gen_conv_slot[6].clock_conv_inst/gen_conv_wr
   ite_ch.gen_aw_async.asyncfifo_aw/fifo_gen_inst/U0/xst_fifo_generator/gconvfif
   o.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM5_RAMD_D1_O> is incomplete.
   The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <axi4_0/axi4_0/si_converter_bank/gen_conv_slot[6].clock_conv_inst/gen_conv_wr
   ite_ch.gen_aw_async.asyncfifo_aw/fifo_gen_inst/U0/xst_fifo_generator/gconvfif
   o.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM6_RAMA_D1_DPO> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <axi4_0/axi4_0/si_converter_bank/gen_conv_slot[6].clock_conv_inst/gen_conv_wr
   ite_ch.gen_aw_async.asyncfifo_aw/fifo_gen_inst/U0/xst_fifo_generator/gconvfif
   o.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM6_RAMD_D1_O> is incomplete.
   The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <axi4_0_S_AWADDR<193>> is incomplete.
   The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <XBPM_ADC_dma/XBPM_ADC_dma/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPE
   R/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/I_SYNC_FIFOGEN_FIFO/V6_S6_AND
   _LATER.I_SYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_syn
   c_fifo.mem/gdm.dm/Mram_RAM1_RAMD_D1_O> is incomplete. The signal does not
   drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <DDR3_SDRAM/DDR3_SDRAM/u_memc_ui_top/u_ui_top/ui_wr_data0/write_buffer.wr_buf
   fer_ram[3].RAM32M0_RAMD_D1_O> is incomplete. The signal does not drive any
   load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <DDR3_SDRAM/DDR3_SDRAM/u_memc_ui_top/u_ui_top/ui_wr_data0/write_buffer.wr_buf
   fer_ram[1].RAM32M0_RAMD_D1_O> is incomplete. The signal does not drive any
   load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <DDR3_SDRAM/DDR3_SDRAM/u_memc_ui_top/u_ui_top/ui_wr_data0/write_buffer.wr_buf
   fer_ram[0].RAM32M0_RAMD_D1_O> is incomplete. The signal does not drive any
   load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <axi4_0/axi4_0/si_converter_bank/gen_conv_slot[5].clock_conv_inst/gen_conv_wr
   ite_ch.gen_w_async.asyncfifo_w/fifo_gen_inst/U0/xst_fifo_generator/gconvfifo.
   rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM4_RAMD_D1_O> is incomplete.
   The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <axi4_0/axi4_0/si_converter_bank/gen_conv_slot[5].clock_conv_inst/gen_conv_wr
   ite_ch.gen_w_async.asyncfifo_w/fifo_gen_inst/U0/xst_fifo_generator/gconvfifo.
   rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM13_RAMD_D1_O> is incomplete.
   The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <axi4_0/axi4_0/si_converter_bank/gen_conv_slot[5].clock_conv_inst/gen_conv_wr
   ite_ch.gen_w_async.asyncfifo_w/fifo_gen_inst/U0/xst_fifo_generator/gconvfifo.
   rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM7_RAMD_D1_O> is incomplete.
   The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <axi4_0/axi4_0/si_converter_bank/gen_conv_slot[5].clock_conv_inst/gen_conv_wr
   ite_ch.gen_w_async.asyncfifo_w/fifo_gen_inst/U0/xst_fifo_generator/gconvfifo.
   rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM24_RAMD_D1_O> is incomplete.
   The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <axi4_0/axi4_0/si_converter_bank/gen_conv_slot[5].clock_conv_inst/gen_conv_wr
   ite_ch.gen_w_async.asyncfifo_w/fifo_gen_inst/U0/xst_fifo_generator/gconvfifo.
   rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM11_RAMD_D1_O> is incomplete.
   The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <axi4_0/axi4_0/si_converter_bank/gen_conv_slot[5].clock_conv_inst/gen_conv_wr
   ite_ch.gen_w_async.asyncfifo_w/fifo_gen_inst/U0/xst_fifo_generator/gconvfifo.
   rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM5_RAMD_D1_O> is incomplete.
   The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <ETHERNET/ETHERNET/I_EMBEDDED_TOP/RCV_INTFCE_I/RX_AXISTREAM_IF_I/ELASTIC_FIFO
   /I_BASIC_SFIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.me
   m/gdm.dm/Mram_RAM6_RAMD_D1_O> is incomplete. The signal does not drive any
   load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <axi4_0/axi4_0/si_converter_bank/gen_conv_slot[6].clock_conv_inst/gen_conv_wr
   ite_ch.gen_aw_async.asyncfifo_aw/fifo_gen_inst/U0/xst_fifo_generator/gconvfif
   o.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM7_RAMD_D1_O> is incomplete.
   The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <DDR3_SDRAM/DDR3_SDRAM/u_memc_ui_top/u_ui_top/ui_wr_data0/write_buffer.wr_buf
   fer_ram[5].RAM32M0_RAMD_D1_O> is incomplete. The signal does not drive any
   load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <axi4_0/axi4_0/si_converter_bank/gen_conv_slot[5].clock_conv_inst/gen_conv_wr
   ite_ch.gen_w_async.asyncfifo_w/fifo_gen_inst/U0/xst_fifo_generator/gconvfifo.
   rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM23_RAMD_D1_O> is incomplete.
   The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <axi4_0/axi4_0/si_converter_bank/gen_conv_slot[5].clock_conv_inst/gen_conv_wr
   ite_ch.gen_w_async.asyncfifo_w/fifo_gen_inst/U0/xst_fifo_generator/gconvfifo.
   rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM20_RAMD_D1_O> is incomplete.
   The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <axi4_0/axi4_0/si_converter_bank/gen_conv_slot[5].clock_conv_inst/gen_conv_wr
   ite_ch.gen_w_async.asyncfifo_w/fifo_gen_inst/U0/xst_fifo_generator/gconvfifo.
   rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM10_RAMD_D1_O> is incomplete.
   The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <axi4_0/axi4_0/si_converter_bank/gen_conv_slot[5].clock_conv_inst/gen_conv_wr
   ite_ch.gen_w_async.asyncfifo_w/fifo_gen_inst/U0/xst_fifo_generator/gconvfifo.
   rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM19_RAMD_D1_O> is incomplete.
   The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.mi
   _bmesg_mux_inst/gen_fpga.ll<0>> is incomplete. The signal does not drive any
   load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.mi
   _bmesg_mux_inst/gen_fpga.hl<1>> is incomplete. The signal does not drive any
   load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <ETHERNET/ETHERNET/I_EMBEDDED_TOP/RCV_INTFCE_I/RX_AXISTREAM_IF_I/ELASTIC_FIFO
   /I_BASIC_SFIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.me
   m/gdm.dm/Mram_RAM1_RAMD_D1_O> is incomplete. The signal does not drive any
   load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <ETHERNET/ETHERNET/I_EMBEDDED_TOP/RCV_INTFCE_I/RX_AXISTREAM_IF_I/ELASTIC_FIFO
   /I_BASIC_SFIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.me
   m/gdm.dm/Mram_RAM5_RAMD_D1_O> is incomplete. The signal does not drive any
   load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <axi4_0/axi4_0/si_converter_bank/gen_conv_slot[5].clock_conv_inst/gen_conv_wr
   ite_ch.gen_w_async.asyncfifo_w/fifo_gen_inst/U0/xst_fifo_generator/gconvfifo.
   rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM8_RAMD_D1_O> is incomplete.
   The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <axi4_0/axi4_0/si_converter_bank/gen_conv_slot[5].clock_conv_inst/gen_conv_wr
   ite_ch.gen_w_async.asyncfifo_w/fifo_gen_inst/U0/xst_fifo_generator/gconvfifo.
   rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM21_RAMD_D1_O> is incomplete.
   The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <axi4_0/axi4_0/si_converter_bank/gen_conv_slot[5].clock_conv_inst/gen_conv_wr
   ite_ch.gen_w_async.asyncfifo_w/fifo_gen_inst/U0/xst_fifo_generator/gconvfifo.
   rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM2_RAMD_D1_O> is incomplete.
   The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <axi4_0/axi4_0/si_converter_bank/gen_conv_slot[5].clock_conv_inst/gen_conv_wr
   ite_ch.gen_w_async.asyncfifo_w/fifo_gen_inst/U0/xst_fifo_generator/gconvfifo.
   rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM9_RAMD_D1_O> is incomplete.
   The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <ETHERNET/ETHERNET/I_EMBEDDED_TOP/RCV_INTFCE_I/RX_AXISTREAM_IF_I/ELASTIC_FIFO
   /I_BASIC_SFIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.me
   m/gdm.dm/Mram_RAM4_RAMD_D1_O> is incomplete. The signal does not drive any
   load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <ETHERNET/ETHERNET/I_EMBEDDED_TOP/RCV_INTFCE_I/RX_AXISTREAM_IF_I/ELASTIC_FIFO
   /I_BASIC_SFIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.me
   m/gdm.dm/Mram_RAM3_RAMD_D1_O> is incomplete. The signal does not drive any
   load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <ETHERNET/ETHERNET/I_EMBEDDED_TOP/RCV_INTFCE_I/RX_AXISTREAM_IF_I/ELASTIC_FIFO
   /I_BASIC_SFIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.me
   m/gdm.dm/Mram_RAM2_RAMD_D1_O> is incomplete. The signal does not drive any
   load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.mi
   _bmesg_mux_inst/gen_fpga.hl<0>> is incomplete. The signal does not drive any
   load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <ETHERNET_dma/ETHERNET_dma/I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SCATTER_G
   ATHER_MODE.I_S2MM_SG_IF/updt_desc_reg0<1>> is incomplete. The signal does not
   drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.mi
   _rmesg_mux_inst/gen_fpga.hl<2>> is incomplete. The signal does not drive any
   load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.mi
   _rmesg_mux_inst/gen_fpga.hl<1>> is incomplete. The signal does not drive any
   load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <ETHERNET_dma/ETHERNET_dma/GEN_SG_ENGINE.I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPD
   ATE_QUEUE/GEN_CH2_UPDATE_Q_IF.GEN_CH2_QUEUE.I_CH2_UPDT_DESC_QUEUE/GEN_Q_FOR_S
   YNC.I_UPDT_DATA_FIFO/V6_S6_AND_LATER.I_SYNC_FIFO_BRAM/U0/xst_fifo_generator/g
   convfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM2_RAMD_D1_O> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <ETHERNET_dma/ETHERNET_dma/GEN_SG_ENGINE.I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPD
   ATE_QUEUE/GEN_CH2_UPDATE_Q_IF.GEN_CH2_QUEUE.I_CH2_UPDT_DESC_QUEUE/GEN_Q_FOR_S
   YNC.I_UPDT_DATA_FIFO/V6_S6_AND_LATER.I_SYNC_FIFO_BRAM/U0/xst_fifo_generator/g
   convfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM4_RAMD_D1_O> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <axi4_0/axi4_0/si_converter_bank/gen_conv_slot[5].clock_conv_inst/gen_conv_wr
   ite_ch.gen_w_async.asyncfifo_w/fifo_gen_inst/U0/xst_fifo_generator/gconvfifo.
   rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM3_RAMD_D1_O> is incomplete.
   The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <axi4_0/axi4_0/si_converter_bank/gen_conv_slot[5].clock_conv_inst/gen_conv_wr
   ite_ch.gen_w_async.asyncfifo_w/fifo_gen_inst/U0/xst_fifo_generator/gconvfifo.
   rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM22_RAMD_D1_O> is incomplete.
   The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <ETHERNET_dma/ETHERNET_dma/GEN_SG_ENGINE.I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPD
   ATE_QUEUE/GEN_CH2_UPDATE_Q_IF.GEN_CH2_QUEUE.I_CH2_UPDT_DESC_QUEUE/GEN_Q_FOR_S
   YNC.I_UPDT_DATA_FIFO/V6_S6_AND_LATER.I_SYNC_FIFO_BRAM/U0/xst_fifo_generator/g
   convfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM3_RAMD_D1_O> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <axi4_0/axi4_0/si_converter_bank/gen_conv_slot[5].clock_conv_inst/gen_conv_wr
   ite_ch.gen_w_async.asyncfifo_w/fifo_gen_inst/U0/xst_fifo_generator/gconvfifo.
   rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1_RAMA_D1_DPO> is incomplete.
   The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <axi4_0/axi4_0/si_converter_bank/gen_conv_slot[5].clock_conv_inst/gen_conv_wr
   ite_ch.gen_w_async.asyncfifo_w/fifo_gen_inst/U0/xst_fifo_generator/gconvfifo.
   rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1_RAMD_D1_O> is incomplete.
   The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <ETHERNET_dma/ETHERNET_dma/GEN_SG_ENGINE.I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPD
   ATE_QUEUE/GEN_CH2_UPDATE_Q_IF.GEN_CH2_QUEUE.I_CH2_UPDT_DESC_QUEUE/GEN_Q_FOR_S
   YNC.I_UPDT_DATA_FIFO/V6_S6_AND_LATER.I_SYNC_FIFO_BRAM/U0/xst_fifo_generator/g
   convfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1_RAMA_D1_DPO> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <ETHERNET_dma/ETHERNET_dma/GEN_SG_ENGINE.I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPD
   ATE_QUEUE/GEN_CH2_UPDATE_Q_IF.GEN_CH2_QUEUE.I_CH2_UPDT_DESC_QUEUE/GEN_Q_FOR_S
   YNC.I_UPDT_DATA_FIFO/V6_S6_AND_LATER.I_SYNC_FIFO_BRAM/U0/xst_fifo_generator/g
   convfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1_RAMD_D1_O> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <ETHERNET_dma/ETHERNET_dma/GEN_SG_ENGINE.I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPD
   ATE_QUEUE/GEN_CH2_UPDATE_Q_IF.GEN_CH2_QUEUE.I_CH2_UPDT_DESC_QUEUE/GEN_Q_FOR_S
   YNC.I_UPDT_DATA_FIFO/V6_S6_AND_LATER.I_SYNC_FIFO_BRAM/U0/xst_fifo_generator/g
   convfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM5_RAMD_D1_O> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <axi4_0/axi4_0/si_converter_bank/gen_conv_slot[6].clock_conv_inst/gen_conv_wr
   ite_ch.gen_aw_async.asyncfifo_aw/fifo_gen_inst/U0/xst_fifo_generator/gconvfif
   o.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM8_RAMD_D1_O> is incomplete.
   The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <axi4_0/axi4_0/si_converter_bank/gen_conv_slot[6].clock_conv_inst/gen_conv_wr
   ite_ch.gen_aw_async.asyncfifo_aw/fifo_gen_inst/U0/xst_fifo_generator/gconvfif
   o.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM9_RAMD_D1_O> is incomplete.
   The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <axi4_0/axi4_0/si_converter_bank/gen_conv_slot[6].clock_conv_inst/gen_conv_wr
   ite_ch.gen_aw_async.asyncfifo_aw/fifo_gen_inst/U0/xst_fifo_generator/gconvfif
   o.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM10_RAMB_D1_DPO> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <axi4_0/axi4_0/si_converter_bank/gen_conv_slot[6].clock_conv_inst/gen_conv_wr
   ite_ch.gen_aw_async.asyncfifo_aw/fifo_gen_inst/U0/xst_fifo_generator/gconvfif
   o.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM10_RAMC_D1_DPO> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <axi4_0/axi4_0/si_converter_bank/gen_conv_slot[6].clock_conv_inst/gen_conv_wr
   ite_ch.gen_aw_async.asyncfifo_aw/fifo_gen_inst/U0/xst_fifo_generator/gconvfif
   o.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM10_RAMD_D1_O> is incomplete.
   The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <DDR3_SDRAM/DDR3_SDRAM/u_memc_ui_top/u_mem_intfc/mc0/col_mach0/read_fifo.fifo
   _ram[1].RAM32M0_RAMA_D1_DPO> is incomplete. The signal does not drive any
   load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <DDR3_SDRAM/DDR3_SDRAM/u_memc_ui_top/u_mem_intfc/mc0/col_mach0/read_fifo.fifo
   _ram[1].RAM32M0_RAMB_D1_DPO> is incomplete. The signal does not drive any
   load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <DDR3_SDRAM/DDR3_SDRAM/u_memc_ui_top/u_mem_intfc/mc0/col_mach0/read_fifo.fifo
   _ram[1].RAM32M0_RAMD_D1_O> is incomplete. The signal does not drive any load
   pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <DDR3_SDRAM/DDR3_SDRAM/u_memc_ui_top/u_mem_intfc/mc0/col_mach0/read_fifo.fifo
   _ram[0].RAM32M0_RAMD_D1_O> is incomplete. The signal does not drive any load
   pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.mi
   _bmesg_mux_inst/gen_fpga.ll<1>> is incomplete. The signal does not drive any
   load pins in the design.
WARNING:PhysDesignRules:367 - The signal <axi4_0_S_AWADDR<219>> is incomplete.
   The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0_d_bram_ctrl_2_microblaze_0_bram_block_BRAM_Addr<31>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.mi
   _rmesg_mux_inst/gen_fpga.ll<1>> is incomplete. The signal does not drive any
   load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.mi
   _rmesg_mux_inst/gen_fpga.ll<2>> is incomplete. The signal does not drive any
   load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <ETHERNET_dma/ETHERNET_dma/I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SCATTER_G
   ATHER_MODE.I_MM2S_SG_IF/updt_desc_reg0<1>> is incomplete. The signal does not
   drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <axi4_0_S_AWADDR<221>> is incomplete.
   The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <ETHERNET_dma/ETHERNET_dma/GEN_SG_ENGINE.I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPD
   ATE_QUEUE/GEN_CH1_UPDATE_Q_IF.GEN_CH1_QUEUE.I_CH1_UPDT_DESC_QUEUE/GEN_Q_FOR_S
   YNC.I_UPDT_DATA_FIFO/V6_S6_AND_LATER.I_SYNC_FIFO_BRAM/U0/xst_fifo_generator/g
   convfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM4_RAMD_D1_O> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <ETHERNET_dma/ETHERNET_dma/GEN_SG_ENGINE.I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPD
   ATE_QUEUE/GEN_CH1_UPDATE_Q_IF.GEN_CH1_QUEUE.I_CH1_UPDT_DESC_QUEUE/GEN_Q_FOR_S
   YNC.I_UPDT_DATA_FIFO/V6_S6_AND_LATER.I_SYNC_FIFO_BRAM/U0/xst_fifo_generator/g
   convfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM5_RAMD_D1_O> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <axi4_0/axi4_0/si_converter_bank/gen_conv_slot[5].clock_conv_inst/gen_conv_wr
   ite_ch.gen_aw_async.asyncfifo_aw/fifo_gen_inst/U0/xst_fifo_generator/gconvfif
   o.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM5_RAMD_D1_O> is incomplete.
   The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <ETHERNET_dma/ETHERNET_dma/GEN_SG_ENGINE.I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPD
   ATE_QUEUE/GEN_CH1_UPDATE_Q_IF.GEN_CH1_QUEUE.I_CH1_UPDT_DESC_QUEUE/GEN_Q_FOR_S
   YNC.I_UPDT_DATA_FIFO/V6_S6_AND_LATER.I_SYNC_FIFO_BRAM/U0/xst_fifo_generator/g
   convfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM3_RAMD_D1_O> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[10].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <axi4_0/axi4_0/si_converter_bank/gen_conv_slot[5].clock_conv_inst/gen_conv_wr
   ite_ch.gen_aw_async.asyncfifo_aw/fifo_gen_inst/U0/xst_fifo_generator/gconvfif
   o.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1_RAMC_D1_DPO> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <axi4_0/axi4_0/si_converter_bank/gen_conv_slot[5].clock_conv_inst/gen_conv_wr
   ite_ch.gen_aw_async.asyncfifo_aw/fifo_gen_inst/U0/xst_fifo_generator/gconvfif
   o.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1_RAMD_D1_O> is incomplete.
   The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <axi4_0/axi4_0/si_converter_bank/gen_conv_slot[5].clock_conv_inst/gen_conv_wr
   ite_ch.gen_aw_async.asyncfifo_aw/fifo_gen_inst/U0/xst_fifo_generator/gconvfif
   o.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM4_RAMD_D1_O> is incomplete.
   The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <axi4_0/axi4_0/si_converter_bank/gen_conv_slot[5].clock_conv_inst/gen_conv_wr
   ite_ch.gen_aw_async.asyncfifo_aw/fifo_gen_inst/U0/xst_fifo_generator/gconvfif
   o.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM9_RAMD_D1_O> is incomplete.
   The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[9].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <ETHERNET_dma/ETHERNET_dma/GEN_SG_ENGINE.I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPD
   ATE_QUEUE/GEN_CH1_UPDATE_Q_IF.GEN_CH1_QUEUE.I_CH1_UPDT_DESC_QUEUE/GEN_Q_FOR_S
   YNC.I_UPDT_DATA_FIFO/V6_S6_AND_LATER.I_SYNC_FIFO_BRAM/U0/xst_fifo_generator/g
   convfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1_RAMA_D1_DPO> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <ETHERNET_dma/ETHERNET_dma/GEN_SG_ENGINE.I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPD
   ATE_QUEUE/GEN_CH1_UPDATE_Q_IF.GEN_CH1_QUEUE.I_CH1_UPDT_DESC_QUEUE/GEN_Q_FOR_S
   YNC.I_UPDT_DATA_FIFO/V6_S6_AND_LATER.I_SYNC_FIFO_BRAM/U0/xst_fifo_generator/g
   convfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1_RAMD_D1_O> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[11].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <ETHERNET_dma/ETHERNET_dma/GEN_SG_ENGINE.I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPD
   ATE_QUEUE/GEN_CH1_UPDATE_Q_IF.GEN_CH1_QUEUE.I_CH1_UPDT_DESC_QUEUE/GEN_Q_FOR_S
   YNC.I_UPDT_DATA_FIFO/V6_S6_AND_LATER.I_SYNC_FIFO_BRAM/U0/xst_fifo_generator/g
   convfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM2_RAMD_D1_O> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <DDR3_SDRAM/DDR3_SDRAM/u_memc_ui_top/u_ui_top/ui_wr_data0/pointer_ram.rams[1]
   .RAM32M0_RAMA_D1_DPO> is incomplete. The signal does not drive any load pins
   in the design.
WARNING:PhysDesignRules:367 - The signal
   <DDR3_SDRAM/DDR3_SDRAM/u_memc_ui_top/u_ui_top/ui_wr_data0/pointer_ram.rams[1]
   .RAM32M0_RAMD_D1_O> is incomplete. The signal does not drive any load pins in
   the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[8].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[1].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <axi4_0/axi4_0/si_converter_bank/gen_conv_slot[5].clock_conv_inst/gen_conv_wr
   ite_ch.gen_aw_async.asyncfifo_aw/fifo_gen_inst/U0/xst_fifo_generator/gconvfif
   o.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM6_RAMD_D1_O> is incomplete.
   The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <axi4_0/axi4_0/si_converter_bank/gen_conv_slot[5].clock_conv_inst/gen_conv_wr
   ite_ch.gen_aw_async.asyncfifo_aw/fifo_gen_inst/U0/xst_fifo_generator/gconvfif
   o.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM8_RAMD_D1_O> is incomplete.
   The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <DDR3_SDRAM/DDR3_SDRAM/u_memc_ui_top/u_ui_top/ui_rd_data0/not_strict_mode.sta
   tus_ram.RAM32M0_RAMB_D1_DPO> is incomplete. The signal does not drive any
   load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <DDR3_SDRAM/DDR3_SDRAM/u_memc_ui_top/u_ui_top/ui_rd_data0/not_strict_mode.sta
   tus_ram.RAM32M0_RAMD_D1_O> is incomplete. The signal does not drive any load
   pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <XBPM_DDC_dma/XBPM_DDC_dma/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPE
   R/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/I_SYNC_FIFOGEN_FIFO/V6_S6_AND
   _LATER.I_SYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_syn
   c_fifo.mem/gdm.dm/Mram_RAM2_RAMD_D1_O> is incomplete. The signal does not
   drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <XBPM_DDC_dma/XBPM_DDC_dma/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPE
   R/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/I_SYNC_FIFOGEN_FIFO/V6_S6_AND
   _LATER.I_SYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_syn
   c_fifo.mem/gdm.dm/Mram_RAM1_RAMD_D1_O> is incomplete. The signal does not
   drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0_i_bram_ctrl_2_microblaze_0_bram_block_BRAM_Addr<0>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <axi4_0/axi4_0/si_converter_bank/gen_conv_slot[5].clock_conv_inst/gen_conv_wr
   ite_ch.gen_aw_async.asyncfifo_aw/fifo_gen_inst/U0/xst_fifo_generator/gconvfif
   o.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM3_RAMA_D1_DPO> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <axi4_0/axi4_0/si_converter_bank/gen_conv_slot[5].clock_conv_inst/gen_conv_wr
   ite_ch.gen_aw_async.asyncfifo_aw/fifo_gen_inst/U0/xst_fifo_generator/gconvfif
   o.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM3_RAMB_D1_DPO> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <axi4_0/axi4_0/si_converter_bank/gen_conv_slot[5].clock_conv_inst/gen_conv_wr
   ite_ch.gen_aw_async.asyncfifo_aw/fifo_gen_inst/U0/xst_fifo_generator/gconvfif
   o.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM3_RAMC_D1_DPO> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <axi4_0/axi4_0/si_converter_bank/gen_conv_slot[5].clock_conv_inst/gen_conv_wr
   ite_ch.gen_aw_async.asyncfifo_aw/fifo_gen_inst/U0/xst_fifo_generator/gconvfif
   o.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM3_RAMD_D1_O> is incomplete.
   The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <DDR3_SDRAM/DDR3_SDRAM/u_memc_ui_top/u_ui_top/ui_wr_data0/pointer_ram.rams[0]
   .RAM32M0_RAMA_D1_DPO> is incomplete. The signal does not drive any load pins
   in the design.
WARNING:PhysDesignRules:367 - The signal
   <DDR3_SDRAM/DDR3_SDRAM/u_memc_ui_top/u_ui_top/ui_wr_data0/pointer_ram.rams[0]
   .RAM32M0_RAMD_D1_O> is incomplete. The signal does not drive any load pins in
   the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[4].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[0].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <axi4_0/axi4_0/si_converter_bank/gen_conv_slot[5].clock_conv_inst/gen_conv_wr
   ite_ch.gen_aw_async.asyncfifo_aw/fifo_gen_inst/U0/xst_fifo_generator/gconvfif
   o.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM7_RAMD_D1_O> is incomplete.
   The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <axi4_0/axi4_0/si_converter_bank/gen_conv_slot[5].clock_conv_inst/gen_conv_wr
   ite_ch.gen_aw_async.asyncfifo_aw/fifo_gen_inst/U0/xst_fifo_generator/gconvfif
   o.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM10_RAMB_D1_DPO> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <axi4_0/axi4_0/si_converter_bank/gen_conv_slot[5].clock_conv_inst/gen_conv_wr
   ite_ch.gen_aw_async.asyncfifo_aw/fifo_gen_inst/U0/xst_fifo_generator/gconvfif
   o.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM10_RAMC_D1_DPO> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <axi4_0/axi4_0/si_converter_bank/gen_conv_slot[5].clock_conv_inst/gen_conv_wr
   ite_ch.gen_aw_async.asyncfifo_aw/fifo_gen_inst/U0/xst_fifo_generator/gconvfif
   o.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM10_RAMD_D1_O> is incomplete.
   The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <DDR3_SDRAM/DDR3_SDRAM/u_memc_ui_top/u_ui_top/ui_rd_data0/not_strict_mode.rd_
   buf.rd_buffer_ram[3].RAM32M0_RAMD_D1_O> is incomplete. The signal does not
   drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <axi4_0_S_AWADDR<189>> is incomplete.
   The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0_d_bram_ctrl_2_microblaze_0_bram_block_BRAM_Addr<30>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_W
   riteThrough.DCache_I1/Mram_cacheline_copy4_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_W
   riteThrough.DCache_I1/Mram_cacheline_copy5_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[5].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <DDR3_SDRAM/DDR3_SDRAM/u_memc_ui_top/u_ui_top/ui_rd_data0/not_strict_mode.rd_
   buf.rd_buffer_ram[4].RAM32M0_RAMD_D1_O> is incomplete. The signal does not
   drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[13].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[7].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[2].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <DDR3_SDRAM/DDR3_SDRAM/u_memc_ui_top/u_ui_top/ui_rd_data0/not_strict_mode.rd_
   buf.rd_buffer_ram[2].RAM32M0_RAMD_D1_O> is incomplete. The signal does not
   drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <axi4_0_S_AWADDR<187>> is incomplete.
   The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_W
   riteThrough.DCache_I1/Mram_cacheline_copy3_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_W
   riteThrough.DCache_I1/Mram_cacheline_copy2_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_W
   riteThrough.DCache_I1/Mram_cacheline_copy1_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[6].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[3].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <DDR3_SDRAM/DDR3_SDRAM/u_memc_ui_top/u_ui_top/ui_rd_data0/not_strict_mode.rd_
   buf.rd_buffer_ram[5].RAM32M0_RAMA_D1_DPO> is incomplete. The signal does not
   drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <DDR3_SDRAM/DDR3_SDRAM/u_memc_ui_top/u_ui_top/ui_rd_data0/not_strict_mode.rd_
   buf.rd_buffer_ram[5].RAM32M0_RAMB_D1_DPO> is incomplete. The signal does not
   drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <DDR3_SDRAM/DDR3_SDRAM/u_memc_ui_top/u_ui_top/ui_rd_data0/not_strict_mode.rd_
   buf.rd_buffer_ram[5].RAM32M0_RAMD_D1_O> is incomplete. The signal does not
   drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <DDR3_SDRAM/DDR3_SDRAM/u_memc_ui_top/u_ui_top/ui_rd_data0/not_strict_mode.rd_
   buf.rd_buffer_ram[0].RAM32M0_RAMD_D1_O> is incomplete. The signal does not
   drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <DDR3_SDRAM/DDR3_SDRAM/u_memc_ui_top/u_ui_top/ui_rd_data0/not_strict_mode.rd_
   buf.rd_buffer_ram[1].RAM32M0_RAMD_D1_O> is incomplete. The signal does not
   drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[14].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[15].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[12].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:1362 - Unexpected programming for comp
   fmc150_if_dma_0/fmc150_if_dma_0/USER_LOGIC_I/cmp_fmc150_testbench/cmp_dac_if/
   dac_data[2].oserdes_data with TRISTATE_WIDTH. DATA_RATE_TQ set DDR expects
   TRISTATE_WIDTH to be set 4. 
WARNING:PhysDesignRules:1362 - Unexpected programming for comp
   fmc150_if_dma_0/fmc150_if_dma_0/USER_LOGIC_I/cmp_fmc150_testbench/cmp_dac_if/
   dac_data[3].oserdes_data with TRISTATE_WIDTH. DATA_RATE_TQ set DDR expects
   TRISTATE_WIDTH to be set 4. 
WARNING:PhysDesignRules:1362 - Unexpected programming for comp
   fmc150_if_dma_0/fmc150_if_dma_0/USER_LOGIC_I/cmp_fmc150_testbench/cmp_dac_if/
   dac_data[4].oserdes_data with TRISTATE_WIDTH. DATA_RATE_TQ set DDR expects
   TRISTATE_WIDTH to be set 4. 
WARNING:PhysDesignRules:1362 - Unexpected programming for comp
   fmc150_if_dma_0/fmc150_if_dma_0/USER_LOGIC_I/cmp_fmc150_testbench/cmp_dac_if/
   dac_data[5].oserdes_data with TRISTATE_WIDTH. DATA_RATE_TQ set DDR expects
   TRISTATE_WIDTH to be set 4. 
WARNING:PhysDesignRules:1362 - Unexpected programming for comp
   fmc150_if_dma_0/fmc150_if_dma_0/USER_LOGIC_I/cmp_fmc150_testbench/cmp_dac_if/
   dac_data[6].oserdes_data with TRISTATE_WIDTH. DATA_RATE_TQ set DDR expects
   TRISTATE_WIDTH to be set 4. 
WARNING:PhysDesignRules:1362 - Unexpected programming for comp
   fmc150_if_dma_0/fmc150_if_dma_0/USER_LOGIC_I/cmp_fmc150_testbench/cmp_dac_if/
   dac_data[0].oserdes_data with TRISTATE_WIDTH. DATA_RATE_TQ set DDR expects
   TRISTATE_WIDTH to be set 4. 
WARNING:PhysDesignRules:1362 - Unexpected programming for comp
   fmc150_if_dma_0/fmc150_if_dma_0/USER_LOGIC_I/cmp_fmc150_testbench/cmp_dac_if/
   dac_data[7].oserdes_data with TRISTATE_WIDTH. DATA_RATE_TQ set DDR expects
   TRISTATE_WIDTH to be set 4. 
WARNING:PhysDesignRules:1362 - Unexpected programming for comp
   fmc150_if_dma_0/fmc150_if_dma_0/USER_LOGIC_I/cmp_fmc150_testbench/cmp_dac_if/
   dac_data[1].oserdes_data with TRISTATE_WIDTH. DATA_RATE_TQ set DDR expects
   TRISTATE_WIDTH to be set 4. 
WARNING:PhysDesignRules:1362 - Unexpected programming for comp
   fmc150_if_dma_0/fmc150_if_dma_0/USER_LOGIC_I/cmp_fmc150_testbench/cmp_dac_if/
   oserdes_clock with TRISTATE_WIDTH. DATA_RATE_TQ set DDR expects
   TRISTATE_WIDTH to be set 4. 
WARNING:PhysDesignRules:1362 - Unexpected programming for comp
   fmc150_if_dma_0/fmc150_if_dma_0/USER_LOGIC_I/cmp_fmc150_testbench/cmp_dac_if/
   oserdes_frame with TRISTATE_WIDTH. DATA_RATE_TQ set DDR expects
   TRISTATE_WIDTH to be set 4. 
WARNING:PhysDesignRules:2045 - The MMCM_ADV block
   <clock_generator_0/clock_generator_0/MMCM0_INST/MMCM_ADV_inst> has CLKOUT
   pins that do not drive the same kind of BUFFER load. Routing from the
   different buffer types will not be phase aligned. 
DRC detected 0 errors and 176 warnings.  Please see the previously displayed
individual error or warning messages for more details.
INFO:Security:56 - Part 'xc6vlx240t' is not a WebPack part.
WARNING:Security:9b - No 'ISE' feature version 2012.01 was available for part
'xc6vlx240t'.
WARNING:Security:42 - Your software subscription period has lapsed. Your current
version of Xilinx tools will continue to function, but you no longer qualify for
Xilinx software updates or new releases.
WARNING:Security:42 - Your software subscription period has lapsed. Your current
version of Xilinx tools will continue to function, but you no longer qualify for
Xilinx software updates or new releases.

Creating bit map...
Saving bit stream in "system.bit".
Bitstream generation is complete.
Done!

********************************************************************************
At Local date and time: Thu Aug 02 13:37:18 2012
 xsdk.exe -hwspec D:\LR\Xilinx_projects\ML605_System_fmc150_testbench13_ext_clock_BPM_ADC_DDC_DMA\SDK\SDK_Export\hw\system.xml started...
Xilinx Software Development Kit
Xilinx EDK 13.4 Build EDK_O.87xd
Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved.
Done!
Writing filter settings....
Done writing filter settings to:
	D:\LR\Xilinx_projects\ML605_System_fmc150_testbench13_ext_clock_BPM_ADC_DDC_DMA\etc\system.filters
Done writing Tab View settings to:
	D:\LR\Xilinx_projects\ML605_System_fmc150_testbench13_ext_clock_BPM_ADC_DDC_DMA\etc\system.gui
