<profile>
    <ReportVersion>
        <Version>2022.1</Version>
    </ReportVersion>
    <UserAssignments>
        <unit>ns</unit>
        <ProductFamily>virtex7</ProductFamily>
        <Part>xc7vx485t-ffg1761-2</Part>
        <TopModelName>ss_sort</TopModelName>
        <TargetClockPeriod>10.00</TargetClockPeriod>
        <ClockUncertainty>2.70</ClockUncertainty>
        <FlowTarget>vivado</FlowTarget>
    </UserAssignments>
    <PerformanceEstimates>
        <PipelineType>no</PipelineType>
        <SummaryOfTimingAnalysis>
            <unit>ns</unit>
            <EstimatedClockPeriod>6.978</EstimatedClockPeriod>
        </SummaryOfTimingAnalysis>
        <SummaryOfOverallLatency>
            <unit>clock cycles</unit>
            <Best-caseLatency>444881</Best-caseLatency>
            <Average-caseLatency>444881</Average-caseLatency>
            <Worst-caseLatency>444881</Worst-caseLatency>
            <Best-caseRealTimeLatency>4.449 ms</Best-caseRealTimeLatency>
            <Average-caseRealTimeLatency>4.449 ms</Average-caseRealTimeLatency>
            <Worst-caseRealTimeLatency>4.449 ms</Worst-caseRealTimeLatency>
            <Interval-min>444882</Interval-min>
            <Interval-max>444882</Interval-max>
        </SummaryOfOverallLatency>
        <SummaryOfLoopLatency>
            <sort_1>
                <TripCount>16</TripCount>
                <Latency>444880</Latency>
                <AbsoluteTimeLatency>4448800</AbsoluteTimeLatency>
                <IterationLatency>27805</IterationLatency>
                <InstanceList/>
            </sort_1>
        </SummaryOfLoopLatency>
    </PerformanceEstimates>
    <AreaEstimates>
        <Resources>
            <FF>2695</FF>
            <LUT>22141</LUT>
            <BRAM_18K>0</BRAM_18K>
            <DSP>0</DSP>
            <URAM>0</URAM>
        </Resources>
        <AvailableResources>
            <BRAM_18K>2060</BRAM_18K>
            <DSP>2800</DSP>
            <FF>607200</FF>
            <LUT>303600</LUT>
            <URAM>0</URAM>
        </AvailableResources>
    </AreaEstimates>
    <InterfaceSummary>
        <RtlPorts>
            <name>ap_clk</name>
            <Object>ss_sort</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_rst</name>
            <Object>ss_sort</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_start</name>
            <Object>ss_sort</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_done</name>
            <Object>ss_sort</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_idle</name>
            <Object>ss_sort</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_ready</name>
            <Object>ss_sort</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>a_0_address0</name>
            <Object>a_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>9</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>a_0_ce0</name>
            <Object>a_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>a_0_we0</name>
            <Object>a_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>a_0_d0</name>
            <Object>a_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>64</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>a_0_q0</name>
            <Object>a_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>64</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>a_0_address1</name>
            <Object>a_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>9</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>a_0_ce1</name>
            <Object>a_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>a_0_q1</name>
            <Object>a_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>64</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>a_1_address0</name>
            <Object>a_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>9</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>a_1_ce0</name>
            <Object>a_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>a_1_we0</name>
            <Object>a_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>a_1_d0</name>
            <Object>a_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>64</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>a_1_q0</name>
            <Object>a_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>64</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>a_1_address1</name>
            <Object>a_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>9</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>a_1_ce1</name>
            <Object>a_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>a_1_q1</name>
            <Object>a_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>64</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>b_0_address0</name>
            <Object>b_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>9</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>b_0_ce0</name>
            <Object>b_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>b_0_we0</name>
            <Object>b_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>b_0_d0</name>
            <Object>b_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>64</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>b_0_q0</name>
            <Object>b_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>64</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>b_0_address1</name>
            <Object>b_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>9</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>b_0_ce1</name>
            <Object>b_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>b_0_q1</name>
            <Object>b_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>64</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>b_1_address0</name>
            <Object>b_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>9</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>b_1_ce0</name>
            <Object>b_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>b_1_we0</name>
            <Object>b_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>b_1_d0</name>
            <Object>b_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>64</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>b_1_q0</name>
            <Object>b_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>64</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>b_1_address1</name>
            <Object>b_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>9</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>b_1_ce1</name>
            <Object>b_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>b_1_q1</name>
            <Object>b_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>64</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>bucket_0_address0</name>
            <Object>bucket_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>9</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>bucket_0_ce0</name>
            <Object>bucket_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>bucket_0_we0</name>
            <Object>bucket_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>bucket_0_d0</name>
            <Object>bucket_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>64</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>bucket_0_q0</name>
            <Object>bucket_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>64</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>bucket_0_address1</name>
            <Object>bucket_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>9</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>bucket_0_ce1</name>
            <Object>bucket_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>bucket_0_we1</name>
            <Object>bucket_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>bucket_0_d1</name>
            <Object>bucket_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>64</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>bucket_0_q1</name>
            <Object>bucket_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>64</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>bucket_1_address0</name>
            <Object>bucket_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>9</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>bucket_1_ce0</name>
            <Object>bucket_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>bucket_1_we0</name>
            <Object>bucket_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>bucket_1_d0</name>
            <Object>bucket_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>64</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>bucket_1_q0</name>
            <Object>bucket_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>64</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>bucket_1_address1</name>
            <Object>bucket_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>9</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>bucket_1_ce1</name>
            <Object>bucket_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>bucket_1_we1</name>
            <Object>bucket_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>bucket_1_d1</name>
            <Object>bucket_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>64</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>bucket_1_q1</name>
            <Object>bucket_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>64</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>sum_0_address0</name>
            <Object>sum_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>5</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>sum_0_ce0</name>
            <Object>sum_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>sum_0_we0</name>
            <Object>sum_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>sum_0_d0</name>
            <Object>sum_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>64</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>sum_0_q0</name>
            <Object>sum_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>64</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>sum_0_address1</name>
            <Object>sum_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>5</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>sum_0_ce1</name>
            <Object>sum_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>sum_0_q1</name>
            <Object>sum_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>64</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>sum_1_address0</name>
            <Object>sum_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>5</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>sum_1_ce0</name>
            <Object>sum_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>sum_1_we0</name>
            <Object>sum_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>sum_1_d0</name>
            <Object>sum_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>64</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>sum_1_q0</name>
            <Object>sum_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>64</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>sum_1_address1</name>
            <Object>sum_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>5</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>sum_1_ce1</name>
            <Object>sum_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>sum_1_q1</name>
            <Object>sum_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>64</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
    </InterfaceSummary>
    <RTLDesignHierarchy>
        <TopModule MAX_DEPTH="4">
            <ModuleName>ss_sort</ModuleName>
            <InstancesList>
                <Instance>
                    <InstName>grp_init_1_fu_95</InstName>
                    <ModuleName>init_1</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>95</ID>
                    <BindInstances>add_ln45_fu_254_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_hist_1_fu_103</InstName>
                    <ModuleName>hist_1</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>103</ID>
                    <BindInstances>add_ln54_fu_194_p2 add_ln54_1_fu_220_p2 add_ln52_fu_291_p2 add_ln56_fu_305_p2 add_ln57_fu_254_p2 add_ln57_1_fu_311_p2 bucket_indx_fu_415_p2 add_ln52_1_fu_421_p2 add_ln58_fu_509_p2 add_ln55_fu_499_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_local_scan_1_fu_118</InstName>
                    <ModuleName>local_scan_1</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>118</ID>
                    <InstancesList>
                        <Instance>
                            <InstName>grp_local_scan_1_Pipeline_local_2_fu_44</InstName>
                            <ModuleName>local_scan_1_Pipeline_local_2</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>44</ID>
                            <BindInstances>add_ln15_fu_357_p2 add_ln16_3_fu_194_p2 add_ln16_4_fu_199_p2 add_ln16_fu_361_p2 add_ln16_5_fu_204_p2 add_ln16_6_fu_210_p2 add_ln16_1_fu_468_p2 add_ln14_fu_268_p2 add_ln15_1_fu_292_p2 add_ln16_2_fu_597_p2 add_ln14_1_fu_642_p2</BindInstances>
                        </Instance>
                    </InstancesList>
                    <BindInstances>add_ln13_fu_69_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_sum_scan_1_fu_126</InstName>
                    <ModuleName>sum_scan_1</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>126</ID>
                    <InstancesList>
                        <Instance>
                            <InstName>grp_sum_scan_1_Pipeline_sum_1_fu_40</InstName>
                            <ModuleName>sum_scan_1_Pipeline_sum_1</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>40</ID>
                            <BindInstances>add_ln26_fu_483_p2 add_ln27_3_fu_272_p2 add_ln27_fu_489_p2 add_ln27_4_fu_278_p2 add_ln27_5_fu_284_p2 add_ln26_2_fu_304_p2 add_ln27_1_fu_604_p2 add_ln25_fu_360_p2 add_ln25_2_fu_366_p2 add_ln25_3_fu_372_p2 add_ln25_4_fu_378_p2 add_ln26_1_fu_420_p2 add_ln27_6_fu_426_p2 add_ln26_3_fu_442_p2 add_ln27_2_fu_775_p2 add_ln25_1_fu_863_p2</BindInstances>
                        </Instance>
                    </InstancesList>
                </Instance>
                <Instance>
                    <InstName>grp_last_step_scan_1_fu_138</InstName>
                    <ModuleName>last_step_scan_1</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>138</ID>
                    <BindInstances>add_ln34_fu_202_p2 add_ln34_1_fu_230_p2 add_ln36_fu_326_p2 add_ln37_2_fu_332_p2 add_ln37_3_fu_338_p2 add_ln37_fu_483_p2 add_ln37_1_fu_582_p2 add_ln35_fu_627_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_update_1_fu_150</InstName>
                    <ModuleName>update_1</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>150</ID>
                    <BindInstances>add_ln68_fu_272_p2 add_ln68_1_fu_300_p2 add_ln70_fu_433_p2 add_ln70_1_fu_354_p2 add_ln70_2_fu_439_p2 add_ln73_fu_627_p2 add_ln73_1_fu_872_p2 add_ln69_fu_878_p2</BindInstances>
                </Instance>
            </InstancesList>
            <BindInstances>exp_3_fu_193_p2</BindInstances>
        </TopModule>
    </RTLDesignHierarchy>
    <ModuleInformation>
        <Module>
            <Name>init_1</Name>
            <Loops>
                <init_1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>6.465</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>2050</Best-caseLatency>
                    <Average-caseLatency>2050</Average-caseLatency>
                    <Worst-caseLatency>2050</Worst-caseLatency>
                    <Best-caseRealTimeLatency>20.500 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>20.500 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>20.500 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>2050</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <init_1>
                        <Name>init_1</Name>
                        <TripCount>1024</TripCount>
                        <Latency>2048</Latency>
                        <AbsoluteTimeLatency>20.480 us</AbsoluteTimeLatency>
                        <PipelineII>2</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </init_1>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>64</FF>
                    <AVAIL_FF>607200</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>1360</LUT>
                    <AVAIL_LUT>303600</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>2060</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>2800</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="init_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln45_fu_254_p2" SOURCE="sort.c:45" URAM="0" VARIABLE="add_ln45"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>hist_1</Name>
            <Loops>
                <hist_1_hist_2/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>6.434</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>6146</Best-caseLatency>
                    <Average-caseLatency>6146</Average-caseLatency>
                    <Worst-caseLatency>6146</Worst-caseLatency>
                    <Best-caseRealTimeLatency>61.460 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>61.460 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>61.460 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>6146</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <hist_1_hist_2>
                        <Name>hist_1_hist_2</Name>
                        <TripCount>2048</TripCount>
                        <Latency>6144</Latency>
                        <AbsoluteTimeLatency>61.440 us</AbsoluteTimeLatency>
                        <PipelineII>3</PipelineII>
                        <PipelineDepth>4</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </hist_1_hist_2>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>271</FF>
                    <AVAIL_FF>607200</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>2065</LUT>
                    <AVAIL_LUT>303600</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>2060</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>2800</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="hist_1_hist_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln54_fu_194_p2" SOURCE="sort.c:54" URAM="0" VARIABLE="add_ln54"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="hist_1_hist_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln54_1_fu_220_p2" SOURCE="sort.c:54" URAM="0" VARIABLE="add_ln54_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="hist_1_hist_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln52_fu_291_p2" SOURCE="sort.c:52" URAM="0" VARIABLE="add_ln52"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="hist_1_hist_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln56_fu_305_p2" SOURCE="sort.c:56" URAM="0" VARIABLE="add_ln56"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="hist_1_hist_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln57_fu_254_p2" SOURCE="sort.c:57" URAM="0" VARIABLE="add_ln57"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="hist_1_hist_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln57_1_fu_311_p2" SOURCE="sort.c:57" URAM="0" VARIABLE="add_ln57_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="hist_1_hist_2" OPTYPE="add" PRAGMA="" RTLNAME="bucket_indx_fu_415_p2" SOURCE="sort.c:57" URAM="0" VARIABLE="bucket_indx"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="hist_1_hist_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln52_1_fu_421_p2" SOURCE="sort.c:52" URAM="0" VARIABLE="add_ln52_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="hist_1_hist_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln58_fu_509_p2" SOURCE="sort.c:58" URAM="0" VARIABLE="add_ln58"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="hist_1_hist_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln55_fu_499_p2" SOURCE="sort.c:55" URAM="0" VARIABLE="add_ln55"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>local_scan_1_Pipeline_local_2</Name>
            <Loops>
                <local_2/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>6.978</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>52</Best-caseLatency>
                    <Average-caseLatency>52</Average-caseLatency>
                    <Worst-caseLatency>52</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.520 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.520 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.520 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>52</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <local_2>
                        <Name>local_2</Name>
                        <TripCount>8</TripCount>
                        <Latency>50</Latency>
                        <AbsoluteTimeLatency>0.500 us</AbsoluteTimeLatency>
                        <PipelineII>6</PipelineII>
                        <PipelineDepth>6</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </local_2>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>661</FF>
                    <AVAIL_FF>607200</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>3980</LUT>
                    <AVAIL_LUT>303600</AVAIL_LUT>
                    <UTIL_LUT>1</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>2060</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>2800</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="local_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln15_fu_357_p2" SOURCE="sort.c:15" URAM="0" VARIABLE="add_ln15"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="local_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln16_3_fu_194_p2" SOURCE="sort.c:16" URAM="0" VARIABLE="add_ln16_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="local_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln16_4_fu_199_p2" SOURCE="sort.c:16" URAM="0" VARIABLE="add_ln16_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="local_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln16_fu_361_p2" SOURCE="sort.c:16" URAM="0" VARIABLE="add_ln16"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="local_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln16_5_fu_204_p2" SOURCE="sort.c:16" URAM="0" VARIABLE="add_ln16_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="local_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln16_6_fu_210_p2" SOURCE="sort.c:16" URAM="0" VARIABLE="add_ln16_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="local_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln16_1_fu_468_p2" SOURCE="sort.c:16" URAM="0" VARIABLE="add_ln16_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="local_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln14_fu_268_p2" SOURCE="sort.c:14" URAM="0" VARIABLE="add_ln14"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="local_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln15_1_fu_292_p2" SOURCE="sort.c:15" URAM="0" VARIABLE="add_ln15_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="local_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln16_2_fu_597_p2" SOURCE="sort.c:16" URAM="0" VARIABLE="add_ln16_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="local_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln14_1_fu_642_p2" SOURCE="sort.c:14" URAM="0" VARIABLE="add_ln14_1"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>local_scan_1</Name>
            <Loops>
                <local_1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>6.978</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>6913</Best-caseLatency>
                    <Average-caseLatency>6913</Average-caseLatency>
                    <Worst-caseLatency>6913</Worst-caseLatency>
                    <Best-caseRealTimeLatency>69.130 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>69.130 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>69.130 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>6913</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <local_1>
                        <Name>local_1</Name>
                        <TripCount>128</TripCount>
                        <Latency>6912</Latency>
                        <AbsoluteTimeLatency>69.120 us</AbsoluteTimeLatency>
                        <IterationLatency>54</IterationLatency>
                        <PipelineDepth>54</PipelineDepth>
                        <PipelineType>no</PipelineType>
                        <InstanceList>
                            <Instance>grp_local_scan_1_Pipeline_local_2_fu_44</Instance>
                        </InstanceList>
                    </local_1>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>691</FF>
                    <AVAIL_FF>607200</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>4032</LUT>
                    <AVAIL_LUT>303600</AVAIL_LUT>
                    <UTIL_LUT>1</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>2060</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>2800</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="local_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln13_fu_69_p2" SOURCE="sort.c:13" URAM="0" VARIABLE="add_ln13"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>sum_scan_1_Pipeline_sum_1</Name>
            <Loops>
                <sum_1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>6.978</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>388</Best-caseLatency>
                    <Average-caseLatency>388</Average-caseLatency>
                    <Worst-caseLatency>388</Worst-caseLatency>
                    <Best-caseRealTimeLatency>3.880 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>3.880 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>3.880 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>388</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <sum_1>
                        <Name>sum_1</Name>
                        <TripCount>64</TripCount>
                        <Latency>386</Latency>
                        <AbsoluteTimeLatency>3.860 us</AbsoluteTimeLatency>
                        <PipelineII>6</PipelineII>
                        <PipelineDepth>6</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </sum_1>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>640</FF>
                    <AVAIL_FF>607200</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>4508</LUT>
                    <AVAIL_LUT>303600</AVAIL_LUT>
                    <UTIL_LUT>1</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>2060</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>2800</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="sum_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln26_fu_483_p2" SOURCE="sort.c:26" URAM="0" VARIABLE="add_ln26"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="sum_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln27_3_fu_272_p2" SOURCE="sort.c:27" URAM="0" VARIABLE="add_ln27_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="sum_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln27_fu_489_p2" SOURCE="sort.c:27" URAM="0" VARIABLE="add_ln27"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="sum_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln27_4_fu_278_p2" SOURCE="sort.c:27" URAM="0" VARIABLE="add_ln27_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="sum_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln27_5_fu_284_p2" SOURCE="sort.c:27" URAM="0" VARIABLE="add_ln27_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="sum_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln26_2_fu_304_p2" SOURCE="sort.c:26" URAM="0" VARIABLE="add_ln26_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="sum_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln27_1_fu_604_p2" SOURCE="sort.c:27" URAM="0" VARIABLE="add_ln27_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="sum_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln25_fu_360_p2" SOURCE="sort.c:25" URAM="0" VARIABLE="add_ln25"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="sum_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln25_2_fu_366_p2" SOURCE="sort.c:25" URAM="0" VARIABLE="add_ln25_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="sum_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln25_3_fu_372_p2" SOURCE="sort.c:25" URAM="0" VARIABLE="add_ln25_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="sum_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln25_4_fu_378_p2" SOURCE="sort.c:25" URAM="0" VARIABLE="add_ln25_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="sum_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln26_1_fu_420_p2" SOURCE="sort.c:26" URAM="0" VARIABLE="add_ln26_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="sum_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln27_6_fu_426_p2" SOURCE="sort.c:27" URAM="0" VARIABLE="add_ln27_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="sum_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln26_3_fu_442_p2" SOURCE="sort.c:26" URAM="0" VARIABLE="add_ln26_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="sum_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln27_2_fu_775_p2" SOURCE="sort.c:27" URAM="0" VARIABLE="add_ln27_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="sum_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln25_1_fu_863_p2" SOURCE="sort.c:25" URAM="0" VARIABLE="add_ln25_1"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>sum_scan_1</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>6.978</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>391</Best-caseLatency>
                    <Average-caseLatency>391</Average-caseLatency>
                    <Worst-caseLatency>391</Worst-caseLatency>
                    <Best-caseRealTimeLatency>3.910 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>3.910 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>3.910 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>391</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>645</FF>
                    <AVAIL_FF>607200</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>4594</LUT>
                    <AVAIL_LUT>303600</AVAIL_LUT>
                    <UTIL_LUT>1</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>2060</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>2800</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
        </Module>
        <Module>
            <Name>last_step_scan_1</Name>
            <Loops>
                <last_1_last_2/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>6.978</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>6146</Best-caseLatency>
                    <Average-caseLatency>6146</Average-caseLatency>
                    <Worst-caseLatency>6146</Worst-caseLatency>
                    <Best-caseRealTimeLatency>61.460 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>61.460 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>61.460 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>6146</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <last_1_last_2>
                        <Name>last_1_last_2</Name>
                        <TripCount>1024</TripCount>
                        <Latency>6144</Latency>
                        <AbsoluteTimeLatency>61.440 us</AbsoluteTimeLatency>
                        <PipelineII>6</PipelineII>
                        <PipelineDepth>6</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </last_1_last_2>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>458</FF>
                    <AVAIL_FF>607200</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>3215</LUT>
                    <AVAIL_LUT>303600</AVAIL_LUT>
                    <UTIL_LUT>1</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>2060</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>2800</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="last_1_last_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln34_fu_202_p2" SOURCE="sort.c:34" URAM="0" VARIABLE="add_ln34"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="last_1_last_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln34_1_fu_230_p2" SOURCE="sort.c:34" URAM="0" VARIABLE="add_ln34_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="last_1_last_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln36_fu_326_p2" SOURCE="sort.c:36" URAM="0" VARIABLE="add_ln36"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="last_1_last_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln37_2_fu_332_p2" SOURCE="sort.c:37" URAM="0" VARIABLE="add_ln37_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="last_1_last_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln37_3_fu_338_p2" SOURCE="sort.c:37" URAM="0" VARIABLE="add_ln37_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="last_1_last_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln37_fu_483_p2" SOURCE="sort.c:37" URAM="0" VARIABLE="add_ln37"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="last_1_last_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln37_1_fu_582_p2" SOURCE="sort.c:37" URAM="0" VARIABLE="add_ln37_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="last_1_last_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln35_fu_627_p2" SOURCE="sort.c:35" URAM="0" VARIABLE="add_ln35"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>update_1</Name>
            <Loops>
                <update_1_update_2/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>6.978</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>6147</Best-caseLatency>
                    <Average-caseLatency>6147</Average-caseLatency>
                    <Worst-caseLatency>6147</Worst-caseLatency>
                    <Best-caseRealTimeLatency>61.470 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>61.470 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>61.470 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>6147</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <update_1_update_2>
                        <Name>update_1_update_2</Name>
                        <TripCount>1024</TripCount>
                        <Latency>6145</Latency>
                        <AbsoluteTimeLatency>61.450 us</AbsoluteTimeLatency>
                        <PipelineII>6</PipelineII>
                        <PipelineDepth>8</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </update_1_update_2>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>528</FF>
                    <AVAIL_FF>607200</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>6059</LUT>
                    <AVAIL_LUT>303600</AVAIL_LUT>
                    <UTIL_LUT>1</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>2060</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>2800</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="update_1_update_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln68_fu_272_p2" SOURCE="sort.c:68" URAM="0" VARIABLE="add_ln68"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="update_1_update_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln68_1_fu_300_p2" SOURCE="sort.c:68" URAM="0" VARIABLE="add_ln68_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="update_1_update_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln70_fu_433_p2" SOURCE="sort.c:70" URAM="0" VARIABLE="add_ln70"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="update_1_update_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln70_1_fu_354_p2" SOURCE="sort.c:70" URAM="0" VARIABLE="add_ln70_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="update_1_update_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln70_2_fu_439_p2" SOURCE="sort.c:70" URAM="0" VARIABLE="add_ln70_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="update_1_update_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln73_fu_627_p2" SOURCE="sort.c:73" URAM="0" VARIABLE="add_ln73"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="update_1_update_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln73_1_fu_872_p2" SOURCE="sort.c:73" URAM="0" VARIABLE="add_ln73_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="update_1_update_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln69_fu_878_p2" SOURCE="sort.c:69" URAM="0" VARIABLE="add_ln69"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>ss_sort</Name>
            <Loops>
                <sort_1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>6.978</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>444881</Best-caseLatency>
                    <Average-caseLatency>444881</Average-caseLatency>
                    <Worst-caseLatency>444881</Worst-caseLatency>
                    <Best-caseRealTimeLatency>4.449 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>4.449 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>4.449 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>444882</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <sort_1>
                        <Name>sort_1</Name>
                        <TripCount>16</TripCount>
                        <Latency>444880</Latency>
                        <AbsoluteTimeLatency>4.449 ms</AbsoluteTimeLatency>
                        <IterationLatency>27805</IterationLatency>
                        <PipelineDepth>27805</PipelineDepth>
                        <PipelineType>no</PipelineType>
                        <InstanceList>
                            <Instance>grp_init_1_fu_95</Instance>
                            <Instance>grp_hist_1_fu_103</Instance>
                            <Instance>grp_local_scan_1_fu_118</Instance>
                            <Instance>grp_sum_scan_1_fu_126</Instance>
                            <Instance>grp_last_step_scan_1_fu_138</Instance>
                            <Instance>grp_update_1_fu_150</Instance>
                        </InstanceList>
                    </sort_1>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>2695</FF>
                    <AVAIL_FF>607200</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>22141</LUT>
                    <AVAIL_LUT>303600</AVAIL_LUT>
                    <UTIL_LUT>7</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>2060</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>2800</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="sort_1" OPTYPE="add" PRAGMA="" RTLNAME="exp_3_fu_193_p2" SOURCE="sort.c:84" URAM="0" VARIABLE="exp_3"/>
            </BindNodes>
        </Module>
    </ModuleInformation>
    <FIFOInformation/>
    <UserConfigCommands>
        <config_op>
            <ENTRY impl="all mul" latency="-1 mul" op="mul" precision="mul standard"/>
            <ENTRY impl="all add" latency="-1 add" op="add" precision="add standard"/>
            <ENTRY impl="all sub" latency="-1 sub" op="sub" precision="sub standard"/>
            <ENTRY impl="all fadd" latency="-1 fadd" op="fadd" precision="fadd standard"/>
            <ENTRY impl="all fsub" latency="-1 fsub" op="fsub" precision="fsub standard"/>
            <ENTRY impl="all fdiv" latency="-1 fdiv" op="fdiv" precision="fdiv standard"/>
            <ENTRY impl="all fexp" latency="-1 fexp" op="fexp" precision="fexp standard"/>
            <ENTRY impl="all flog" latency="-1 flog" op="flog" precision="flog standard"/>
            <ENTRY impl="all fmul" latency="-1 fmul" op="fmul" precision="fmul standard"/>
            <ENTRY impl="all frsqrt" latency="-1 frsqrt" op="frsqrt" precision="frsqrt standard"/>
            <ENTRY impl="all frecip" latency="-1 frecip" op="frecip" precision="frecip standard"/>
            <ENTRY impl="all fsqrt" latency="-1 fsqrt" op="fsqrt" precision="fsqrt standard"/>
            <ENTRY impl="all dadd" latency="-1 dadd" op="dadd" precision="dadd standard"/>
            <ENTRY impl="all dsub" latency="-1 dsub" op="dsub" precision="dsub standard"/>
            <ENTRY impl="all ddiv" latency="-1 ddiv" op="ddiv" precision="ddiv standard"/>
            <ENTRY impl="all dexp" latency="-1 dexp" op="dexp" precision="dexp standard"/>
            <ENTRY impl="all dlog" latency="-1 dlog" op="dlog" precision="dlog standard"/>
            <ENTRY impl="all dmul" latency="-1 dmul" op="dmul" precision="dmul standard"/>
            <ENTRY impl="all drsqrt" latency="-1 drsqrt" op="drsqrt" precision="drsqrt standard"/>
            <ENTRY impl="all drecip" latency="-1 drecip" op="drecip" precision="drecip standard"/>
            <ENTRY impl="all dsqrt" latency="-1 dsqrt" op="dsqrt" precision="dsqrt standard"/>
            <ENTRY impl="all hadd" latency="-1 hadd" op="hadd" precision="hadd standard"/>
            <ENTRY impl="all hsub" latency="-1 hsub" op="hsub" precision="hsub standard"/>
            <ENTRY impl="all hdiv" latency="-1 hdiv" op="hdiv" precision="hdiv standard"/>
            <ENTRY impl="all hmul" latency="-1 hmul" op="hmul" precision="hmul standard"/>
            <ENTRY impl="all hsqrt" latency="-1 hsqrt" op="hsqrt" precision="hsqrt standard"/>
            <ENTRY impl="all facc" latency="-1 facc" op="facc" precision="facc standard"/>
            <ENTRY impl="all fmacc" latency="-1 fmacc" op="fmacc" precision="fmacc standard"/>
            <ENTRY impl="all fmadd" latency="-1 fmadd" op="fmadd" precision="fmadd standard"/>
        </config_op>
        <config_storage>
            <ENTRY auto_srl_max_bits="1024 fifo" auto_srl_max_depth="2 fifo" impl="autosrl fifo" type="fifo"/>
        </config_storage>
    </UserConfigCommands>
    <Args>
        <Arg ArgName="a" index="0" direction="inout" srcType="int*" srcSize="32">
            <hwRefs>
                <hwRef type="port" interface="a_0_address0" name="a_0_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="a_0_ce0" name="a_0_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="a_0_we0" name="a_0_we0" usage="control" direction="out"/>
                <hwRef type="port" interface="a_0_d0" name="a_0_d0" usage="data" direction="out"/>
                <hwRef type="port" interface="a_0_q0" name="a_0_q0" usage="data" direction="in"/>
                <hwRef type="port" interface="a_0_address1" name="a_0_address1" usage="address" direction="out"/>
                <hwRef type="port" interface="a_0_ce1" name="a_0_ce1" usage="control" direction="out"/>
                <hwRef type="port" interface="a_0_q1" name="a_0_q1" usage="data" direction="in"/>
                <hwRef type="port" interface="a_1_address0" name="a_1_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="a_1_ce0" name="a_1_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="a_1_we0" name="a_1_we0" usage="control" direction="out"/>
                <hwRef type="port" interface="a_1_d0" name="a_1_d0" usage="data" direction="out"/>
                <hwRef type="port" interface="a_1_q0" name="a_1_q0" usage="data" direction="in"/>
                <hwRef type="port" interface="a_1_address1" name="a_1_address1" usage="address" direction="out"/>
                <hwRef type="port" interface="a_1_ce1" name="a_1_ce1" usage="control" direction="out"/>
                <hwRef type="port" interface="a_1_q1" name="a_1_q1" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="b" index="1" direction="inout" srcType="int*" srcSize="32">
            <hwRefs>
                <hwRef type="port" interface="b_0_address0" name="b_0_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="b_0_ce0" name="b_0_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="b_0_we0" name="b_0_we0" usage="control" direction="out"/>
                <hwRef type="port" interface="b_0_d0" name="b_0_d0" usage="data" direction="out"/>
                <hwRef type="port" interface="b_0_q0" name="b_0_q0" usage="data" direction="in"/>
                <hwRef type="port" interface="b_0_address1" name="b_0_address1" usage="address" direction="out"/>
                <hwRef type="port" interface="b_0_ce1" name="b_0_ce1" usage="control" direction="out"/>
                <hwRef type="port" interface="b_0_q1" name="b_0_q1" usage="data" direction="in"/>
                <hwRef type="port" interface="b_1_address0" name="b_1_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="b_1_ce0" name="b_1_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="b_1_we0" name="b_1_we0" usage="control" direction="out"/>
                <hwRef type="port" interface="b_1_d0" name="b_1_d0" usage="data" direction="out"/>
                <hwRef type="port" interface="b_1_q0" name="b_1_q0" usage="data" direction="in"/>
                <hwRef type="port" interface="b_1_address1" name="b_1_address1" usage="address" direction="out"/>
                <hwRef type="port" interface="b_1_ce1" name="b_1_ce1" usage="control" direction="out"/>
                <hwRef type="port" interface="b_1_q1" name="b_1_q1" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="bucket" index="2" direction="inout" srcType="int*" srcSize="32">
            <hwRefs>
                <hwRef type="port" interface="bucket_0_address0" name="bucket_0_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="bucket_0_ce0" name="bucket_0_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="bucket_0_we0" name="bucket_0_we0" usage="control" direction="out"/>
                <hwRef type="port" interface="bucket_0_d0" name="bucket_0_d0" usage="data" direction="out"/>
                <hwRef type="port" interface="bucket_0_q0" name="bucket_0_q0" usage="data" direction="in"/>
                <hwRef type="port" interface="bucket_0_address1" name="bucket_0_address1" usage="address" direction="out"/>
                <hwRef type="port" interface="bucket_0_ce1" name="bucket_0_ce1" usage="control" direction="out"/>
                <hwRef type="port" interface="bucket_0_we1" name="bucket_0_we1" usage="control" direction="out"/>
                <hwRef type="port" interface="bucket_0_d1" name="bucket_0_d1" usage="data" direction="out"/>
                <hwRef type="port" interface="bucket_0_q1" name="bucket_0_q1" usage="data" direction="in"/>
                <hwRef type="port" interface="bucket_1_address0" name="bucket_1_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="bucket_1_ce0" name="bucket_1_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="bucket_1_we0" name="bucket_1_we0" usage="control" direction="out"/>
                <hwRef type="port" interface="bucket_1_d0" name="bucket_1_d0" usage="data" direction="out"/>
                <hwRef type="port" interface="bucket_1_q0" name="bucket_1_q0" usage="data" direction="in"/>
                <hwRef type="port" interface="bucket_1_address1" name="bucket_1_address1" usage="address" direction="out"/>
                <hwRef type="port" interface="bucket_1_ce1" name="bucket_1_ce1" usage="control" direction="out"/>
                <hwRef type="port" interface="bucket_1_we1" name="bucket_1_we1" usage="control" direction="out"/>
                <hwRef type="port" interface="bucket_1_d1" name="bucket_1_d1" usage="data" direction="out"/>
                <hwRef type="port" interface="bucket_1_q1" name="bucket_1_q1" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="sum" index="3" direction="inout" srcType="int*" srcSize="32">
            <hwRefs>
                <hwRef type="port" interface="sum_0_address0" name="sum_0_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="sum_0_ce0" name="sum_0_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="sum_0_we0" name="sum_0_we0" usage="control" direction="out"/>
                <hwRef type="port" interface="sum_0_d0" name="sum_0_d0" usage="data" direction="out"/>
                <hwRef type="port" interface="sum_0_q0" name="sum_0_q0" usage="data" direction="in"/>
                <hwRef type="port" interface="sum_0_address1" name="sum_0_address1" usage="address" direction="out"/>
                <hwRef type="port" interface="sum_0_ce1" name="sum_0_ce1" usage="control" direction="out"/>
                <hwRef type="port" interface="sum_0_q1" name="sum_0_q1" usage="data" direction="in"/>
                <hwRef type="port" interface="sum_1_address0" name="sum_1_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="sum_1_ce0" name="sum_1_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="sum_1_we0" name="sum_1_we0" usage="control" direction="out"/>
                <hwRef type="port" interface="sum_1_d0" name="sum_1_d0" usage="data" direction="out"/>
                <hwRef type="port" interface="sum_1_q0" name="sum_1_q0" usage="data" direction="in"/>
                <hwRef type="port" interface="sum_1_address1" name="sum_1_address1" usage="address" direction="out"/>
                <hwRef type="port" interface="sum_1_ce1" name="sum_1_ce1" usage="control" direction="out"/>
                <hwRef type="port" interface="sum_1_q1" name="sum_1_q1" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
    </Args>
    <Interfaces>
        <Interface InterfaceName="ap_clk" type="clock" busTypeName="clock" mode="slave">
            <busParams>
                <busParam busParamName="ASSOCIATED_RESET">ap_rst</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="ap_clk">CLK</portMap>
            </portMaps>
            <ports>
                <port>ap_clk</port>
            </ports>
        </Interface>
        <Interface InterfaceName="ap_rst" type="reset" busTypeName="reset" mode="slave">
            <busParams>
                <busParam busParamName="POLARITY">ACTIVE_HIGH</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="ap_rst">RST</portMap>
            </portMaps>
            <ports>
                <port>ap_rst</port>
            </ports>
        </Interface>
        <Interface InterfaceName="ap_ctrl" type="ap_ctrl" busTypeName="acc_handshake" mode="slave">
            <portMaps>
                <portMap portMapName="ap_start">start</portMap>
                <portMap portMapName="ap_done">done</portMap>
                <portMap portMapName="ap_idle">idle</portMap>
                <portMap portMapName="ap_ready">ready</portMap>
            </portMaps>
            <ports>
                <port>ap_done</port>
                <port>ap_idle</port>
                <port>ap_ready</port>
                <port>ap_start</port>
            </ports>
        </Interface>
        <Interface InterfaceName="a_0_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="9">
            <portMaps>
                <portMap portMapName="a_0_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>a_0_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="a"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="a_0_d0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="64">
            <portMaps>
                <portMap portMapName="a_0_d0">DATA</portMap>
            </portMaps>
            <ports>
                <port>a_0_d0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="a"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="a_0_q0" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="64">
            <portMaps>
                <portMap portMapName="a_0_q0">DATA</portMap>
            </portMaps>
            <ports>
                <port>a_0_q0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="a"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="a_0_address1" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="9">
            <portMaps>
                <portMap portMapName="a_0_address1">DATA</portMap>
            </portMaps>
            <ports>
                <port>a_0_address1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="a"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="a_0_q1" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="64">
            <portMaps>
                <portMap portMapName="a_0_q1">DATA</portMap>
            </portMaps>
            <ports>
                <port>a_0_q1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="a"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="a_1_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="9">
            <portMaps>
                <portMap portMapName="a_1_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>a_1_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="a"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="a_1_d0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="64">
            <portMaps>
                <portMap portMapName="a_1_d0">DATA</portMap>
            </portMaps>
            <ports>
                <port>a_1_d0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="a"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="a_1_q0" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="64">
            <portMaps>
                <portMap portMapName="a_1_q0">DATA</portMap>
            </portMaps>
            <ports>
                <port>a_1_q0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="a"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="a_1_address1" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="9">
            <portMaps>
                <portMap portMapName="a_1_address1">DATA</portMap>
            </portMaps>
            <ports>
                <port>a_1_address1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="a"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="a_1_q1" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="64">
            <portMaps>
                <portMap portMapName="a_1_q1">DATA</portMap>
            </portMaps>
            <ports>
                <port>a_1_q1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="a"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="b_0_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="9">
            <portMaps>
                <portMap portMapName="b_0_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>b_0_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="b"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="b_0_d0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="64">
            <portMaps>
                <portMap portMapName="b_0_d0">DATA</portMap>
            </portMaps>
            <ports>
                <port>b_0_d0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="b"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="b_0_q0" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="64">
            <portMaps>
                <portMap portMapName="b_0_q0">DATA</portMap>
            </portMaps>
            <ports>
                <port>b_0_q0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="b"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="b_0_address1" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="9">
            <portMaps>
                <portMap portMapName="b_0_address1">DATA</portMap>
            </portMaps>
            <ports>
                <port>b_0_address1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="b"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="b_0_q1" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="64">
            <portMaps>
                <portMap portMapName="b_0_q1">DATA</portMap>
            </portMaps>
            <ports>
                <port>b_0_q1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="b"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="b_1_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="9">
            <portMaps>
                <portMap portMapName="b_1_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>b_1_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="b"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="b_1_d0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="64">
            <portMaps>
                <portMap portMapName="b_1_d0">DATA</portMap>
            </portMaps>
            <ports>
                <port>b_1_d0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="b"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="b_1_q0" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="64">
            <portMaps>
                <portMap portMapName="b_1_q0">DATA</portMap>
            </portMaps>
            <ports>
                <port>b_1_q0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="b"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="b_1_address1" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="9">
            <portMaps>
                <portMap portMapName="b_1_address1">DATA</portMap>
            </portMaps>
            <ports>
                <port>b_1_address1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="b"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="b_1_q1" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="64">
            <portMaps>
                <portMap portMapName="b_1_q1">DATA</portMap>
            </portMaps>
            <ports>
                <port>b_1_q1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="b"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="bucket_0_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="9">
            <portMaps>
                <portMap portMapName="bucket_0_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>bucket_0_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="bucket"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="bucket_0_d0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="64">
            <portMaps>
                <portMap portMapName="bucket_0_d0">DATA</portMap>
            </portMaps>
            <ports>
                <port>bucket_0_d0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="bucket"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="bucket_0_q0" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="64">
            <portMaps>
                <portMap portMapName="bucket_0_q0">DATA</portMap>
            </portMaps>
            <ports>
                <port>bucket_0_q0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="bucket"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="bucket_0_address1" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="9">
            <portMaps>
                <portMap portMapName="bucket_0_address1">DATA</portMap>
            </portMaps>
            <ports>
                <port>bucket_0_address1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="bucket"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="bucket_0_d1" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="64">
            <portMaps>
                <portMap portMapName="bucket_0_d1">DATA</portMap>
            </portMaps>
            <ports>
                <port>bucket_0_d1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="bucket"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="bucket_0_q1" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="64">
            <portMaps>
                <portMap portMapName="bucket_0_q1">DATA</portMap>
            </portMaps>
            <ports>
                <port>bucket_0_q1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="bucket"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="bucket_1_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="9">
            <portMaps>
                <portMap portMapName="bucket_1_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>bucket_1_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="bucket"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="bucket_1_d0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="64">
            <portMaps>
                <portMap portMapName="bucket_1_d0">DATA</portMap>
            </portMaps>
            <ports>
                <port>bucket_1_d0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="bucket"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="bucket_1_q0" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="64">
            <portMaps>
                <portMap portMapName="bucket_1_q0">DATA</portMap>
            </portMaps>
            <ports>
                <port>bucket_1_q0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="bucket"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="bucket_1_address1" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="9">
            <portMaps>
                <portMap portMapName="bucket_1_address1">DATA</portMap>
            </portMaps>
            <ports>
                <port>bucket_1_address1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="bucket"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="bucket_1_d1" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="64">
            <portMaps>
                <portMap portMapName="bucket_1_d1">DATA</portMap>
            </portMaps>
            <ports>
                <port>bucket_1_d1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="bucket"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="bucket_1_q1" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="64">
            <portMaps>
                <portMap portMapName="bucket_1_q1">DATA</portMap>
            </portMaps>
            <ports>
                <port>bucket_1_q1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="bucket"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="sum_0_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="5">
            <portMaps>
                <portMap portMapName="sum_0_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>sum_0_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="sum"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="sum_0_d0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="64">
            <portMaps>
                <portMap portMapName="sum_0_d0">DATA</portMap>
            </portMaps>
            <ports>
                <port>sum_0_d0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="sum"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="sum_0_q0" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="64">
            <portMaps>
                <portMap portMapName="sum_0_q0">DATA</portMap>
            </portMaps>
            <ports>
                <port>sum_0_q0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="sum"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="sum_0_address1" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="5">
            <portMaps>
                <portMap portMapName="sum_0_address1">DATA</portMap>
            </portMaps>
            <ports>
                <port>sum_0_address1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="sum"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="sum_0_q1" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="64">
            <portMaps>
                <portMap portMapName="sum_0_q1">DATA</portMap>
            </portMaps>
            <ports>
                <port>sum_0_q1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="sum"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="sum_1_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="5">
            <portMaps>
                <portMap portMapName="sum_1_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>sum_1_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="sum"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="sum_1_d0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="64">
            <portMaps>
                <portMap portMapName="sum_1_d0">DATA</portMap>
            </portMaps>
            <ports>
                <port>sum_1_d0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="sum"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="sum_1_q0" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="64">
            <portMaps>
                <portMap portMapName="sum_1_q0">DATA</portMap>
            </portMaps>
            <ports>
                <port>sum_1_q0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="sum"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="sum_1_address1" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="5">
            <portMaps>
                <portMap portMapName="sum_1_address1">DATA</portMap>
            </portMaps>
            <ports>
                <port>sum_1_address1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="sum"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="sum_1_q1" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="64">
            <portMaps>
                <portMap portMapName="sum_1_q1">DATA</portMap>
            </portMaps>
            <ports>
                <port>sum_1_q1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="sum"/>
            </constraints>
        </Interface>
    </Interfaces>
    <ReportHWInterface>
        <section name="HW Interfaces" level="0">
            <item name="AP_MEMORY">
                <table isCollapsed="0">
                    <keys size="2">Interface, Bitwidth</keys>
                    <column name="a_0_address0">9, , </column>
                    <column name="a_0_address1">9, , </column>
                    <column name="a_0_d0">64, , </column>
                    <column name="a_0_q0">64, , </column>
                    <column name="a_0_q1">64, , </column>
                    <column name="a_1_address0">9, , </column>
                    <column name="a_1_address1">9, , </column>
                    <column name="a_1_d0">64, , </column>
                    <column name="a_1_q0">64, , </column>
                    <column name="a_1_q1">64, , </column>
                    <column name="b_0_address0">9, , </column>
                    <column name="b_0_address1">9, , </column>
                    <column name="b_0_d0">64, , </column>
                    <column name="b_0_q0">64, , </column>
                    <column name="b_0_q1">64, , </column>
                    <column name="b_1_address0">9, , </column>
                    <column name="b_1_address1">9, , </column>
                    <column name="b_1_d0">64, , </column>
                    <column name="b_1_q0">64, , </column>
                    <column name="b_1_q1">64, , </column>
                    <column name="bucket_0_address0">9, , </column>
                    <column name="bucket_0_address1">9, , </column>
                    <column name="bucket_0_d0">64, , </column>
                    <column name="bucket_0_d1">64, , </column>
                    <column name="bucket_0_q0">64, , </column>
                    <column name="bucket_0_q1">64, , </column>
                    <column name="bucket_1_address0">9, , </column>
                    <column name="bucket_1_address1">9, , </column>
                    <column name="bucket_1_d0">64, , </column>
                    <column name="bucket_1_d1">64, , </column>
                    <column name="bucket_1_q0">64, , </column>
                    <column name="bucket_1_q1">64, , </column>
                    <column name="sum_0_address0">5, , </column>
                    <column name="sum_0_address1">5, , </column>
                    <column name="sum_0_d0">64, , </column>
                    <column name="sum_0_q0">64, , </column>
                    <column name="sum_0_q1">64, , </column>
                    <column name="sum_1_address0">5, , </column>
                    <column name="sum_1_address1">5, , </column>
                    <column name="sum_1_d0">64, , </column>
                    <column name="sum_1_q0">64, , </column>
                    <column name="sum_1_q1">64, , </column>
                </table>
            </item>
            <item name="TOP LEVEL CONTROL">
                <table isCollapsed="0">
                    <keys size="3">Interface, Type, Ports</keys>
                    <column name="ap_clk">clock, ap_clk, </column>
                    <column name="ap_rst">reset, ap_rst, </column>
                    <column name="ap_ctrl">ap_ctrl_hs, ap_done ap_idle ap_ready ap_start, </column>
                </table>
            </item>
        </section>
    </ReportHWInterface>
    <ReportSWInterface>
        <section name="SW I/O Information" level="0">
            <item name="Top Function Arguments">
                <table isCollapsed="1">
                    <keys size="3">Argument, Direction, Datatype</keys>
                    <column name="a">inout, int*</column>
                    <column name="b">inout, int*</column>
                    <column name="bucket">inout, int*</column>
                    <column name="sum">inout, int*</column>
                </table>
            </item>
            <item name="SW-to-HW Mapping">
                <table isCollapsed="1">
                    <keys size="4">Argument, HW Interface, HW Type, HW Usage</keys>
                    <column name="a">a_0_address0, port, offset, </column>
                    <column name="a">a_0_ce0, port, , </column>
                    <column name="a">a_0_we0, port, , </column>
                    <column name="a">a_0_d0, port, , </column>
                    <column name="a">a_0_q0, port, , </column>
                    <column name="a">a_0_address1, port, offset, </column>
                    <column name="a">a_0_ce1, port, , </column>
                    <column name="a">a_0_q1, port, , </column>
                    <column name="a">a_1_address0, port, offset, </column>
                    <column name="a">a_1_ce0, port, , </column>
                    <column name="a">a_1_we0, port, , </column>
                    <column name="a">a_1_d0, port, , </column>
                    <column name="a">a_1_q0, port, , </column>
                    <column name="a">a_1_address1, port, offset, </column>
                    <column name="a">a_1_ce1, port, , </column>
                    <column name="a">a_1_q1, port, , </column>
                    <column name="b">b_0_address0, port, offset, </column>
                    <column name="b">b_0_ce0, port, , </column>
                    <column name="b">b_0_we0, port, , </column>
                    <column name="b">b_0_d0, port, , </column>
                    <column name="b">b_0_q0, port, , </column>
                    <column name="b">b_0_address1, port, offset, </column>
                    <column name="b">b_0_ce1, port, , </column>
                    <column name="b">b_0_q1, port, , </column>
                    <column name="b">b_1_address0, port, offset, </column>
                    <column name="b">b_1_ce0, port, , </column>
                    <column name="b">b_1_we0, port, , </column>
                    <column name="b">b_1_d0, port, , </column>
                    <column name="b">b_1_q0, port, , </column>
                    <column name="b">b_1_address1, port, offset, </column>
                    <column name="b">b_1_ce1, port, , </column>
                    <column name="b">b_1_q1, port, , </column>
                    <column name="bucket">bucket_0_address0, port, offset, </column>
                    <column name="bucket">bucket_0_ce0, port, , </column>
                    <column name="bucket">bucket_0_we0, port, , </column>
                    <column name="bucket">bucket_0_d0, port, , </column>
                    <column name="bucket">bucket_0_q0, port, , </column>
                    <column name="bucket">bucket_0_address1, port, offset, </column>
                    <column name="bucket">bucket_0_ce1, port, , </column>
                    <column name="bucket">bucket_0_we1, port, , </column>
                    <column name="bucket">bucket_0_d1, port, , </column>
                    <column name="bucket">bucket_0_q1, port, , </column>
                    <column name="bucket">bucket_1_address0, port, offset, </column>
                    <column name="bucket">bucket_1_ce0, port, , </column>
                    <column name="bucket">bucket_1_we0, port, , </column>
                    <column name="bucket">bucket_1_d0, port, , </column>
                    <column name="bucket">bucket_1_q0, port, , </column>
                    <column name="bucket">bucket_1_address1, port, offset, </column>
                    <column name="bucket">bucket_1_ce1, port, , </column>
                    <column name="bucket">bucket_1_we1, port, , </column>
                    <column name="bucket">bucket_1_d1, port, , </column>
                    <column name="bucket">bucket_1_q1, port, , </column>
                    <column name="sum">sum_0_address0, port, offset, </column>
                    <column name="sum">sum_0_ce0, port, , </column>
                    <column name="sum">sum_0_we0, port, , </column>
                    <column name="sum">sum_0_d0, port, , </column>
                    <column name="sum">sum_0_q0, port, , </column>
                    <column name="sum">sum_0_address1, port, offset, </column>
                    <column name="sum">sum_0_ce1, port, , </column>
                    <column name="sum">sum_0_q1, port, , </column>
                    <column name="sum">sum_1_address0, port, offset, </column>
                    <column name="sum">sum_1_ce0, port, , </column>
                    <column name="sum">sum_1_we0, port, , </column>
                    <column name="sum">sum_1_d0, port, , </column>
                    <column name="sum">sum_1_q0, port, , </column>
                    <column name="sum">sum_1_address1, port, offset, </column>
                    <column name="sum">sum_1_ce1, port, , </column>
                    <column name="sum">sum_1_q1, port, , </column>
                </table>
            </item>
        </section>
    </ReportSWInterface>
    <PragmaReport>
        <Pragma type="bind_op" location="dir_test.tcl:35" status="valid" parentFunction="hist" variable="a_indx" isDirective="1" options="variable=a_indx op=mul impl=dsp latency=-1"/>
        <Pragma type="bind_op" location="dir_test.tcl:32" status="valid" parentFunction="hist" variable="blockID" isDirective="1" options="variable=blockID op=add impl=dsp latency=-1"/>
        <Pragma type="bind_op" location="dir_test.tcl:34" status="valid" parentFunction="hist" variable="bucket_indx" isDirective="1" options="variable=bucket_indx op=mul impl=dsp latency=-1"/>
        <Pragma type="bind_op" location="dir_test.tcl:33" status="valid" parentFunction="hist" variable="i" isDirective="1" options="variable=i op=add impl=dsp latency=-1"/>
        <Pragma type="inline" location="dir_test.tcl:2" status="valid" parentFunction="hist" variable="" isDirective="1" options="off"/>
        <Pragma type="loop_flatten" location="dir_test.tcl:17" status="valid" parentFunction="hist" variable="" isDirective="1" options=""/>
        <Pragma type="pipeline" location="dir_test.tcl:18" status="valid" parentFunction="hist" variable="" isDirective="1" options="style=stp"/>
        <Pragma type="bind_op" location="dir_test.tcl:31" status="valid" parentFunction="init" variable="i" isDirective="1" options="variable=i op=add impl=dsp latency=-1"/>
        <Pragma type="inline" location="dir_test.tcl:1" status="valid" parentFunction="init" variable="" isDirective="1" options="off"/>
        <Pragma type="pipeline" location="dir_test.tcl:8" status="valid" parentFunction="init" variable="" isDirective="1" options="style=stp"/>
        <Pragma type="unroll" location="dir_test.tcl:7" status="valid" parentFunction="init" variable="" isDirective="1" options="factor=2"/>
        <Pragma type="bind_op" location="dir_test.tcl:43" status="valid" parentFunction="last_step_scan" variable="bucket_indx" isDirective="1" options="variable=bucket_indx op=mul impl=dsp latency=-1"/>
        <Pragma type="bind_op" location="dir_test.tcl:42" status="valid" parentFunction="last_step_scan" variable="i" isDirective="1" options="variable=i op=add impl=dsp latency=-1"/>
        <Pragma type="bind_op" location="dir_test.tcl:41" status="valid" parentFunction="last_step_scan" variable="radixID" isDirective="1" options="variable=radixID op=add impl=dsp latency=-1"/>
        <Pragma type="inline" location="dir_test.tcl:5" status="valid" parentFunction="last_step_scan" variable="" isDirective="1" options="off"/>
        <Pragma type="loop_flatten" location="dir_test.tcl:14" status="valid" parentFunction="last_step_scan" variable="" isDirective="1" options=""/>
        <Pragma type="pipeline" location="dir_test.tcl:16" status="valid" parentFunction="last_step_scan" variable="" isDirective="1" options="style=stp"/>
        <Pragma type="unroll" location="dir_test.tcl:15" status="valid" parentFunction="last_step_scan" variable="" isDirective="1" options="factor=2"/>
        <Pragma type="bind_op" location="dir_test.tcl:38" status="valid" parentFunction="local_scan" variable="bucket_indx" isDirective="1" options="variable=bucket_indx op=mul impl=dsp latency=-1"/>
        <Pragma type="bind_op" location="dir_test.tcl:37" status="valid" parentFunction="local_scan" variable="i" isDirective="1" options="variable=i op=add impl=dsp latency=-1"/>
        <Pragma type="bind_op" location="dir_test.tcl:36" status="valid" parentFunction="local_scan" variable="radixID" isDirective="1" options="variable=radixID op=add impl=dsp latency=-1"/>
        <Pragma type="inline" location="dir_test.tcl:3" status="valid" parentFunction="local_scan" variable="" isDirective="1" options="off"/>
        <Pragma type="loop_flatten" location="dir_test.tcl:11" status="valid" parentFunction="local_scan" variable="" isDirective="1" options="off"/>
        <Pragma type="pipeline" location="dir_test.tcl:13" status="valid" parentFunction="local_scan" variable="" isDirective="1" options="style=stp"/>
        <Pragma type="unroll" location="dir_test.tcl:12" status="valid" parentFunction="local_scan" variable="" isDirective="1" options="factor=2"/>
        <Pragma type="array_partition" location="dir_test.tcl:22" status="valid" parentFunction="ss_sort" variable="a" isDirective="1" options="variable=a block factor=2 dim=1"/>
        <Pragma type="array_partition" location="dir_test.tcl:24" status="valid" parentFunction="ss_sort" variable="b" isDirective="1" options="variable=b block factor=2 dim=1"/>
        <Pragma type="array_partition" location="dir_test.tcl:26" status="valid" parentFunction="ss_sort" variable="bucket" isDirective="1" options="variable=bucket block factor=2 dim=1"/>
        <Pragma type="array_partition" location="dir_test.tcl:28" status="valid" parentFunction="ss_sort" variable="sum" isDirective="1" options="variable=sum block factor=2 dim=1"/>
        <Pragma type="array_reshape" location="dir_test.tcl:23" status="valid" parentFunction="ss_sort" variable="a" isDirective="1" options="variable=a block factor=2 dim=1"/>
        <Pragma type="array_reshape" location="dir_test.tcl:25" status="valid" parentFunction="ss_sort" variable="b" isDirective="1" options="variable=b block factor=2 dim=1"/>
        <Pragma type="array_reshape" location="dir_test.tcl:27" status="valid" parentFunction="ss_sort" variable="bucket" isDirective="1" options="variable=bucket block factor=2 dim=1"/>
        <Pragma type="array_reshape" location="dir_test.tcl:29" status="valid" parentFunction="ss_sort" variable="sum" isDirective="1" options="variable=sum block factor=2 dim=1"/>
        <Pragma type="bind_op" location="dir_test.tcl:30" status="valid" parentFunction="ss_sort" variable="exp" isDirective="1" options="variable=exp op=add impl=dsp latency=-1"/>
        <Pragma type="bind_op" location="dir_test.tcl:40" status="valid" parentFunction="sum_scan" variable="bucket_indx" isDirective="1" options="variable=bucket_indx op=mul impl=dsp latency=-1"/>
        <Pragma type="bind_op" location="dir_test.tcl:39" status="valid" parentFunction="sum_scan" variable="radixID" isDirective="1" options="variable=radixID op=add impl=dsp latency=-1"/>
        <Pragma type="inline" location="dir_test.tcl:4" status="valid" parentFunction="sum_scan" variable="" isDirective="1" options="off"/>
        <Pragma type="pipeline" location="dir_test.tcl:10" status="valid" parentFunction="sum_scan" variable="" isDirective="1" options="style=stp"/>
        <Pragma type="unroll" location="dir_test.tcl:9" status="valid" parentFunction="sum_scan" variable="" isDirective="1" options="factor=2"/>
        <Pragma type="bind_op" location="dir_test.tcl:47" status="valid" parentFunction="update" variable="a_indx" isDirective="1" options="variable=a_indx op=mul impl=dsp latency=-1"/>
        <Pragma type="bind_op" location="dir_test.tcl:44" status="valid" parentFunction="update" variable="blockID" isDirective="1" options="variable=blockID op=add impl=dsp latency=-1"/>
        <Pragma type="bind_op" location="dir_test.tcl:45" status="valid" parentFunction="update" variable="bucket_indx" isDirective="1" options="variable=bucket_indx op=mul impl=dsp latency=-1"/>
        <Pragma type="bind_op" location="dir_test.tcl:46" status="valid" parentFunction="update" variable="i" isDirective="1" options="variable=i op=add impl=dsp latency=-1"/>
        <Pragma type="inline" location="dir_test.tcl:6" status="valid" parentFunction="update" variable="" isDirective="1" options="off"/>
        <Pragma type="loop_flatten" location="dir_test.tcl:19" status="valid" parentFunction="update" variable="" isDirective="1" options=""/>
        <Pragma type="pipeline" location="dir_test.tcl:21" status="valid" parentFunction="update" variable="" isDirective="1" options="style=stp"/>
        <Pragma type="unroll" location="dir_test.tcl:20" status="valid" parentFunction="update" variable="" isDirective="1" options="factor=2"/>
    </PragmaReport>
</profile>

