
STM32F411_FOC.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000198  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000cf48  080001a0  080001a0  000011a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000c48  0800d0e8  0800d0e8  0000e0e8  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800dd30  0800dd30  0000f258  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  0800dd30  0800dd30  0000ed30  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800dd38  0800dd38  0000f258  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800dd38  0800dd38  0000ed38  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0800dd3c  0800dd3c  0000ed3c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000258  20000000  0800dd40  0000f000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000009dc  20000258  0800df98  0000f258  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20000c34  0800df98  0000fc34  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0000f258  2**0
                  CONTENTS, READONLY
 12 .debug_info   000174a9  00000000  00000000  0000f288  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 0000358e  00000000  00000000  00026731  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001428  00000000  00000000  00029cc0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000fad  00000000  00000000  0002b0e8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0001a2ba  00000000  00000000  0002c095  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0001a21c  00000000  00000000  0004634f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0009ffe8  00000000  00000000  0006056b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  00100553  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00006a6c  00000000  00000000  00100598  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000069  00000000  00000000  00107004  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001a0 <__do_global_dtors_aux>:
 80001a0:	b510      	push	{r4, lr}
 80001a2:	4c05      	ldr	r4, [pc, #20]	@ (80001b8 <__do_global_dtors_aux+0x18>)
 80001a4:	7823      	ldrb	r3, [r4, #0]
 80001a6:	b933      	cbnz	r3, 80001b6 <__do_global_dtors_aux+0x16>
 80001a8:	4b04      	ldr	r3, [pc, #16]	@ (80001bc <__do_global_dtors_aux+0x1c>)
 80001aa:	b113      	cbz	r3, 80001b2 <__do_global_dtors_aux+0x12>
 80001ac:	4804      	ldr	r0, [pc, #16]	@ (80001c0 <__do_global_dtors_aux+0x20>)
 80001ae:	f3af 8000 	nop.w
 80001b2:	2301      	movs	r3, #1
 80001b4:	7023      	strb	r3, [r4, #0]
 80001b6:	bd10      	pop	{r4, pc}
 80001b8:	20000258 	.word	0x20000258
 80001bc:	00000000 	.word	0x00000000
 80001c0:	0800d0d0 	.word	0x0800d0d0

080001c4 <frame_dummy>:
 80001c4:	b508      	push	{r3, lr}
 80001c6:	4b03      	ldr	r3, [pc, #12]	@ (80001d4 <frame_dummy+0x10>)
 80001c8:	b11b      	cbz	r3, 80001d2 <frame_dummy+0xe>
 80001ca:	4903      	ldr	r1, [pc, #12]	@ (80001d8 <frame_dummy+0x14>)
 80001cc:	4803      	ldr	r0, [pc, #12]	@ (80001dc <frame_dummy+0x18>)
 80001ce:	f3af 8000 	nop.w
 80001d2:	bd08      	pop	{r3, pc}
 80001d4:	00000000 	.word	0x00000000
 80001d8:	2000025c 	.word	0x2000025c
 80001dc:	0800d0d0 	.word	0x0800d0d0

080001e0 <memchr>:
 80001e0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80001e4:	2a10      	cmp	r2, #16
 80001e6:	db2b      	blt.n	8000240 <memchr+0x60>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	d008      	beq.n	8000200 <memchr+0x20>
 80001ee:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001f2:	3a01      	subs	r2, #1
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d02d      	beq.n	8000254 <memchr+0x74>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	b342      	cbz	r2, 8000250 <memchr+0x70>
 80001fe:	d1f6      	bne.n	80001ee <memchr+0xe>
 8000200:	b4f0      	push	{r4, r5, r6, r7}
 8000202:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000206:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800020a:	f022 0407 	bic.w	r4, r2, #7
 800020e:	f07f 0700 	mvns.w	r7, #0
 8000212:	2300      	movs	r3, #0
 8000214:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000218:	3c08      	subs	r4, #8
 800021a:	ea85 0501 	eor.w	r5, r5, r1
 800021e:	ea86 0601 	eor.w	r6, r6, r1
 8000222:	fa85 f547 	uadd8	r5, r5, r7
 8000226:	faa3 f587 	sel	r5, r3, r7
 800022a:	fa86 f647 	uadd8	r6, r6, r7
 800022e:	faa5 f687 	sel	r6, r5, r7
 8000232:	b98e      	cbnz	r6, 8000258 <memchr+0x78>
 8000234:	d1ee      	bne.n	8000214 <memchr+0x34>
 8000236:	bcf0      	pop	{r4, r5, r6, r7}
 8000238:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800023c:	f002 0207 	and.w	r2, r2, #7
 8000240:	b132      	cbz	r2, 8000250 <memchr+0x70>
 8000242:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000246:	3a01      	subs	r2, #1
 8000248:	ea83 0301 	eor.w	r3, r3, r1
 800024c:	b113      	cbz	r3, 8000254 <memchr+0x74>
 800024e:	d1f8      	bne.n	8000242 <memchr+0x62>
 8000250:	2000      	movs	r0, #0
 8000252:	4770      	bx	lr
 8000254:	3801      	subs	r0, #1
 8000256:	4770      	bx	lr
 8000258:	2d00      	cmp	r5, #0
 800025a:	bf06      	itte	eq
 800025c:	4635      	moveq	r5, r6
 800025e:	3803      	subeq	r0, #3
 8000260:	3807      	subne	r0, #7
 8000262:	f015 0f01 	tst.w	r5, #1
 8000266:	d107      	bne.n	8000278 <memchr+0x98>
 8000268:	3001      	adds	r0, #1
 800026a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800026e:	bf02      	ittt	eq
 8000270:	3001      	addeq	r0, #1
 8000272:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000276:	3001      	addeq	r0, #1
 8000278:	bcf0      	pop	{r4, r5, r6, r7}
 800027a:	3801      	subs	r0, #1
 800027c:	4770      	bx	lr
 800027e:	bf00      	nop

08000280 <strlen>:
 8000280:	4603      	mov	r3, r0
 8000282:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000286:	2a00      	cmp	r2, #0
 8000288:	d1fb      	bne.n	8000282 <strlen+0x2>
 800028a:	1a18      	subs	r0, r3, r0
 800028c:	3801      	subs	r0, #1
 800028e:	4770      	bx	lr

08000290 <__aeabi_drsub>:
 8000290:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 8000294:	e002      	b.n	800029c <__adddf3>
 8000296:	bf00      	nop

08000298 <__aeabi_dsub>:
 8000298:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

0800029c <__adddf3>:
 800029c:	b530      	push	{r4, r5, lr}
 800029e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002a2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002a6:	ea94 0f05 	teq	r4, r5
 80002aa:	bf08      	it	eq
 80002ac:	ea90 0f02 	teqeq	r0, r2
 80002b0:	bf1f      	itttt	ne
 80002b2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002b6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002ba:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002be:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002c2:	f000 80e2 	beq.w	800048a <__adddf3+0x1ee>
 80002c6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ca:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002ce:	bfb8      	it	lt
 80002d0:	426d      	neglt	r5, r5
 80002d2:	dd0c      	ble.n	80002ee <__adddf3+0x52>
 80002d4:	442c      	add	r4, r5
 80002d6:	ea80 0202 	eor.w	r2, r0, r2
 80002da:	ea81 0303 	eor.w	r3, r1, r3
 80002de:	ea82 0000 	eor.w	r0, r2, r0
 80002e2:	ea83 0101 	eor.w	r1, r3, r1
 80002e6:	ea80 0202 	eor.w	r2, r0, r2
 80002ea:	ea81 0303 	eor.w	r3, r1, r3
 80002ee:	2d36      	cmp	r5, #54	@ 0x36
 80002f0:	bf88      	it	hi
 80002f2:	bd30      	pophi	{r4, r5, pc}
 80002f4:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 80002f8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002fc:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 8000300:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000304:	d002      	beq.n	800030c <__adddf3+0x70>
 8000306:	4240      	negs	r0, r0
 8000308:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800030c:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000310:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000314:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000318:	d002      	beq.n	8000320 <__adddf3+0x84>
 800031a:	4252      	negs	r2, r2
 800031c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000320:	ea94 0f05 	teq	r4, r5
 8000324:	f000 80a7 	beq.w	8000476 <__adddf3+0x1da>
 8000328:	f1a4 0401 	sub.w	r4, r4, #1
 800032c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000330:	db0d      	blt.n	800034e <__adddf3+0xb2>
 8000332:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000336:	fa22 f205 	lsr.w	r2, r2, r5
 800033a:	1880      	adds	r0, r0, r2
 800033c:	f141 0100 	adc.w	r1, r1, #0
 8000340:	fa03 f20e 	lsl.w	r2, r3, lr
 8000344:	1880      	adds	r0, r0, r2
 8000346:	fa43 f305 	asr.w	r3, r3, r5
 800034a:	4159      	adcs	r1, r3
 800034c:	e00e      	b.n	800036c <__adddf3+0xd0>
 800034e:	f1a5 0520 	sub.w	r5, r5, #32
 8000352:	f10e 0e20 	add.w	lr, lr, #32
 8000356:	2a01      	cmp	r2, #1
 8000358:	fa03 fc0e 	lsl.w	ip, r3, lr
 800035c:	bf28      	it	cs
 800035e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000362:	fa43 f305 	asr.w	r3, r3, r5
 8000366:	18c0      	adds	r0, r0, r3
 8000368:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800036c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000370:	d507      	bpl.n	8000382 <__adddf3+0xe6>
 8000372:	f04f 0e00 	mov.w	lr, #0
 8000376:	f1dc 0c00 	rsbs	ip, ip, #0
 800037a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800037e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000382:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 8000386:	d31b      	bcc.n	80003c0 <__adddf3+0x124>
 8000388:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 800038c:	d30c      	bcc.n	80003a8 <__adddf3+0x10c>
 800038e:	0849      	lsrs	r1, r1, #1
 8000390:	ea5f 0030 	movs.w	r0, r0, rrx
 8000394:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000398:	f104 0401 	add.w	r4, r4, #1
 800039c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003a0:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 80003a4:	f080 809a 	bcs.w	80004dc <__adddf3+0x240>
 80003a8:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 80003ac:	bf08      	it	eq
 80003ae:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003b2:	f150 0000 	adcs.w	r0, r0, #0
 80003b6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003ba:	ea41 0105 	orr.w	r1, r1, r5
 80003be:	bd30      	pop	{r4, r5, pc}
 80003c0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003c4:	4140      	adcs	r0, r0
 80003c6:	eb41 0101 	adc.w	r1, r1, r1
 80003ca:	3c01      	subs	r4, #1
 80003cc:	bf28      	it	cs
 80003ce:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 80003d2:	d2e9      	bcs.n	80003a8 <__adddf3+0x10c>
 80003d4:	f091 0f00 	teq	r1, #0
 80003d8:	bf04      	itt	eq
 80003da:	4601      	moveq	r1, r0
 80003dc:	2000      	moveq	r0, #0
 80003de:	fab1 f381 	clz	r3, r1
 80003e2:	bf08      	it	eq
 80003e4:	3320      	addeq	r3, #32
 80003e6:	f1a3 030b 	sub.w	r3, r3, #11
 80003ea:	f1b3 0220 	subs.w	r2, r3, #32
 80003ee:	da0c      	bge.n	800040a <__adddf3+0x16e>
 80003f0:	320c      	adds	r2, #12
 80003f2:	dd08      	ble.n	8000406 <__adddf3+0x16a>
 80003f4:	f102 0c14 	add.w	ip, r2, #20
 80003f8:	f1c2 020c 	rsb	r2, r2, #12
 80003fc:	fa01 f00c 	lsl.w	r0, r1, ip
 8000400:	fa21 f102 	lsr.w	r1, r1, r2
 8000404:	e00c      	b.n	8000420 <__adddf3+0x184>
 8000406:	f102 0214 	add.w	r2, r2, #20
 800040a:	bfd8      	it	le
 800040c:	f1c2 0c20 	rsble	ip, r2, #32
 8000410:	fa01 f102 	lsl.w	r1, r1, r2
 8000414:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000418:	bfdc      	itt	le
 800041a:	ea41 010c 	orrle.w	r1, r1, ip
 800041e:	4090      	lslle	r0, r2
 8000420:	1ae4      	subs	r4, r4, r3
 8000422:	bfa2      	ittt	ge
 8000424:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000428:	4329      	orrge	r1, r5
 800042a:	bd30      	popge	{r4, r5, pc}
 800042c:	ea6f 0404 	mvn.w	r4, r4
 8000430:	3c1f      	subs	r4, #31
 8000432:	da1c      	bge.n	800046e <__adddf3+0x1d2>
 8000434:	340c      	adds	r4, #12
 8000436:	dc0e      	bgt.n	8000456 <__adddf3+0x1ba>
 8000438:	f104 0414 	add.w	r4, r4, #20
 800043c:	f1c4 0220 	rsb	r2, r4, #32
 8000440:	fa20 f004 	lsr.w	r0, r0, r4
 8000444:	fa01 f302 	lsl.w	r3, r1, r2
 8000448:	ea40 0003 	orr.w	r0, r0, r3
 800044c:	fa21 f304 	lsr.w	r3, r1, r4
 8000450:	ea45 0103 	orr.w	r1, r5, r3
 8000454:	bd30      	pop	{r4, r5, pc}
 8000456:	f1c4 040c 	rsb	r4, r4, #12
 800045a:	f1c4 0220 	rsb	r2, r4, #32
 800045e:	fa20 f002 	lsr.w	r0, r0, r2
 8000462:	fa01 f304 	lsl.w	r3, r1, r4
 8000466:	ea40 0003 	orr.w	r0, r0, r3
 800046a:	4629      	mov	r1, r5
 800046c:	bd30      	pop	{r4, r5, pc}
 800046e:	fa21 f004 	lsr.w	r0, r1, r4
 8000472:	4629      	mov	r1, r5
 8000474:	bd30      	pop	{r4, r5, pc}
 8000476:	f094 0f00 	teq	r4, #0
 800047a:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 800047e:	bf06      	itte	eq
 8000480:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 8000484:	3401      	addeq	r4, #1
 8000486:	3d01      	subne	r5, #1
 8000488:	e74e      	b.n	8000328 <__adddf3+0x8c>
 800048a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800048e:	bf18      	it	ne
 8000490:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000494:	d029      	beq.n	80004ea <__adddf3+0x24e>
 8000496:	ea94 0f05 	teq	r4, r5
 800049a:	bf08      	it	eq
 800049c:	ea90 0f02 	teqeq	r0, r2
 80004a0:	d005      	beq.n	80004ae <__adddf3+0x212>
 80004a2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004a6:	bf04      	itt	eq
 80004a8:	4619      	moveq	r1, r3
 80004aa:	4610      	moveq	r0, r2
 80004ac:	bd30      	pop	{r4, r5, pc}
 80004ae:	ea91 0f03 	teq	r1, r3
 80004b2:	bf1e      	ittt	ne
 80004b4:	2100      	movne	r1, #0
 80004b6:	2000      	movne	r0, #0
 80004b8:	bd30      	popne	{r4, r5, pc}
 80004ba:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004be:	d105      	bne.n	80004cc <__adddf3+0x230>
 80004c0:	0040      	lsls	r0, r0, #1
 80004c2:	4149      	adcs	r1, r1
 80004c4:	bf28      	it	cs
 80004c6:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 80004ca:	bd30      	pop	{r4, r5, pc}
 80004cc:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 80004d0:	bf3c      	itt	cc
 80004d2:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 80004d6:	bd30      	popcc	{r4, r5, pc}
 80004d8:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80004dc:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 80004e0:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80004e4:	f04f 0000 	mov.w	r0, #0
 80004e8:	bd30      	pop	{r4, r5, pc}
 80004ea:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004ee:	bf1a      	itte	ne
 80004f0:	4619      	movne	r1, r3
 80004f2:	4610      	movne	r0, r2
 80004f4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004f8:	bf1c      	itt	ne
 80004fa:	460b      	movne	r3, r1
 80004fc:	4602      	movne	r2, r0
 80004fe:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000502:	bf06      	itte	eq
 8000504:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000508:	ea91 0f03 	teqeq	r1, r3
 800050c:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000510:	bd30      	pop	{r4, r5, pc}
 8000512:	bf00      	nop

08000514 <__aeabi_ui2d>:
 8000514:	f090 0f00 	teq	r0, #0
 8000518:	bf04      	itt	eq
 800051a:	2100      	moveq	r1, #0
 800051c:	4770      	bxeq	lr
 800051e:	b530      	push	{r4, r5, lr}
 8000520:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000524:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000528:	f04f 0500 	mov.w	r5, #0
 800052c:	f04f 0100 	mov.w	r1, #0
 8000530:	e750      	b.n	80003d4 <__adddf3+0x138>
 8000532:	bf00      	nop

08000534 <__aeabi_i2d>:
 8000534:	f090 0f00 	teq	r0, #0
 8000538:	bf04      	itt	eq
 800053a:	2100      	moveq	r1, #0
 800053c:	4770      	bxeq	lr
 800053e:	b530      	push	{r4, r5, lr}
 8000540:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000544:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000548:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800054c:	bf48      	it	mi
 800054e:	4240      	negmi	r0, r0
 8000550:	f04f 0100 	mov.w	r1, #0
 8000554:	e73e      	b.n	80003d4 <__adddf3+0x138>
 8000556:	bf00      	nop

08000558 <__aeabi_f2d>:
 8000558:	0042      	lsls	r2, r0, #1
 800055a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800055e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000562:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000566:	bf1f      	itttt	ne
 8000568:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 800056c:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 8000570:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 8000574:	4770      	bxne	lr
 8000576:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 800057a:	bf08      	it	eq
 800057c:	4770      	bxeq	lr
 800057e:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 8000582:	bf04      	itt	eq
 8000584:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 8000588:	4770      	bxeq	lr
 800058a:	b530      	push	{r4, r5, lr}
 800058c:	f44f 7460 	mov.w	r4, #896	@ 0x380
 8000590:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000594:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000598:	e71c      	b.n	80003d4 <__adddf3+0x138>
 800059a:	bf00      	nop

0800059c <__aeabi_ul2d>:
 800059c:	ea50 0201 	orrs.w	r2, r0, r1
 80005a0:	bf08      	it	eq
 80005a2:	4770      	bxeq	lr
 80005a4:	b530      	push	{r4, r5, lr}
 80005a6:	f04f 0500 	mov.w	r5, #0
 80005aa:	e00a      	b.n	80005c2 <__aeabi_l2d+0x16>

080005ac <__aeabi_l2d>:
 80005ac:	ea50 0201 	orrs.w	r2, r0, r1
 80005b0:	bf08      	it	eq
 80005b2:	4770      	bxeq	lr
 80005b4:	b530      	push	{r4, r5, lr}
 80005b6:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 80005ba:	d502      	bpl.n	80005c2 <__aeabi_l2d+0x16>
 80005bc:	4240      	negs	r0, r0
 80005be:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005c2:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80005c6:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80005ca:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005ce:	f43f aed8 	beq.w	8000382 <__adddf3+0xe6>
 80005d2:	f04f 0203 	mov.w	r2, #3
 80005d6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005da:	bf18      	it	ne
 80005dc:	3203      	addne	r2, #3
 80005de:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005e2:	bf18      	it	ne
 80005e4:	3203      	addne	r2, #3
 80005e6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005ea:	f1c2 0320 	rsb	r3, r2, #32
 80005ee:	fa00 fc03 	lsl.w	ip, r0, r3
 80005f2:	fa20 f002 	lsr.w	r0, r0, r2
 80005f6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005fa:	ea40 000e 	orr.w	r0, r0, lr
 80005fe:	fa21 f102 	lsr.w	r1, r1, r2
 8000602:	4414      	add	r4, r2
 8000604:	e6bd      	b.n	8000382 <__adddf3+0xe6>
 8000606:	bf00      	nop

08000608 <__aeabi_dmul>:
 8000608:	b570      	push	{r4, r5, r6, lr}
 800060a:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 800060e:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000612:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000616:	bf1d      	ittte	ne
 8000618:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800061c:	ea94 0f0c 	teqne	r4, ip
 8000620:	ea95 0f0c 	teqne	r5, ip
 8000624:	f000 f8de 	bleq	80007e4 <__aeabi_dmul+0x1dc>
 8000628:	442c      	add	r4, r5
 800062a:	ea81 0603 	eor.w	r6, r1, r3
 800062e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000632:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000636:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800063a:	bf18      	it	ne
 800063c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000640:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000644:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000648:	d038      	beq.n	80006bc <__aeabi_dmul+0xb4>
 800064a:	fba0 ce02 	umull	ip, lr, r0, r2
 800064e:	f04f 0500 	mov.w	r5, #0
 8000652:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000656:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800065a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800065e:	f04f 0600 	mov.w	r6, #0
 8000662:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000666:	f09c 0f00 	teq	ip, #0
 800066a:	bf18      	it	ne
 800066c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000670:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 8000674:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 8000678:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 800067c:	d204      	bcs.n	8000688 <__aeabi_dmul+0x80>
 800067e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000682:	416d      	adcs	r5, r5
 8000684:	eb46 0606 	adc.w	r6, r6, r6
 8000688:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800068c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000690:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000694:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000698:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800069c:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80006a0:	bf88      	it	hi
 80006a2:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80006a6:	d81e      	bhi.n	80006e6 <__aeabi_dmul+0xde>
 80006a8:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 80006ac:	bf08      	it	eq
 80006ae:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006b2:	f150 0000 	adcs.w	r0, r0, #0
 80006b6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006ba:	bd70      	pop	{r4, r5, r6, pc}
 80006bc:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 80006c0:	ea46 0101 	orr.w	r1, r6, r1
 80006c4:	ea40 0002 	orr.w	r0, r0, r2
 80006c8:	ea81 0103 	eor.w	r1, r1, r3
 80006cc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006d0:	bfc2      	ittt	gt
 80006d2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006d6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006da:	bd70      	popgt	{r4, r5, r6, pc}
 80006dc:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80006e0:	f04f 0e00 	mov.w	lr, #0
 80006e4:	3c01      	subs	r4, #1
 80006e6:	f300 80ab 	bgt.w	8000840 <__aeabi_dmul+0x238>
 80006ea:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 80006ee:	bfde      	ittt	le
 80006f0:	2000      	movle	r0, #0
 80006f2:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 80006f6:	bd70      	pople	{r4, r5, r6, pc}
 80006f8:	f1c4 0400 	rsb	r4, r4, #0
 80006fc:	3c20      	subs	r4, #32
 80006fe:	da35      	bge.n	800076c <__aeabi_dmul+0x164>
 8000700:	340c      	adds	r4, #12
 8000702:	dc1b      	bgt.n	800073c <__aeabi_dmul+0x134>
 8000704:	f104 0414 	add.w	r4, r4, #20
 8000708:	f1c4 0520 	rsb	r5, r4, #32
 800070c:	fa00 f305 	lsl.w	r3, r0, r5
 8000710:	fa20 f004 	lsr.w	r0, r0, r4
 8000714:	fa01 f205 	lsl.w	r2, r1, r5
 8000718:	ea40 0002 	orr.w	r0, r0, r2
 800071c:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000720:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000724:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000728:	fa21 f604 	lsr.w	r6, r1, r4
 800072c:	eb42 0106 	adc.w	r1, r2, r6
 8000730:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000734:	bf08      	it	eq
 8000736:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800073a:	bd70      	pop	{r4, r5, r6, pc}
 800073c:	f1c4 040c 	rsb	r4, r4, #12
 8000740:	f1c4 0520 	rsb	r5, r4, #32
 8000744:	fa00 f304 	lsl.w	r3, r0, r4
 8000748:	fa20 f005 	lsr.w	r0, r0, r5
 800074c:	fa01 f204 	lsl.w	r2, r1, r4
 8000750:	ea40 0002 	orr.w	r0, r0, r2
 8000754:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000758:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800075c:	f141 0100 	adc.w	r1, r1, #0
 8000760:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000764:	bf08      	it	eq
 8000766:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800076a:	bd70      	pop	{r4, r5, r6, pc}
 800076c:	f1c4 0520 	rsb	r5, r4, #32
 8000770:	fa00 f205 	lsl.w	r2, r0, r5
 8000774:	ea4e 0e02 	orr.w	lr, lr, r2
 8000778:	fa20 f304 	lsr.w	r3, r0, r4
 800077c:	fa01 f205 	lsl.w	r2, r1, r5
 8000780:	ea43 0302 	orr.w	r3, r3, r2
 8000784:	fa21 f004 	lsr.w	r0, r1, r4
 8000788:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 800078c:	fa21 f204 	lsr.w	r2, r1, r4
 8000790:	ea20 0002 	bic.w	r0, r0, r2
 8000794:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000798:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800079c:	bf08      	it	eq
 800079e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007a2:	bd70      	pop	{r4, r5, r6, pc}
 80007a4:	f094 0f00 	teq	r4, #0
 80007a8:	d10f      	bne.n	80007ca <__aeabi_dmul+0x1c2>
 80007aa:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 80007ae:	0040      	lsls	r0, r0, #1
 80007b0:	eb41 0101 	adc.w	r1, r1, r1
 80007b4:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80007b8:	bf08      	it	eq
 80007ba:	3c01      	subeq	r4, #1
 80007bc:	d0f7      	beq.n	80007ae <__aeabi_dmul+0x1a6>
 80007be:	ea41 0106 	orr.w	r1, r1, r6
 80007c2:	f095 0f00 	teq	r5, #0
 80007c6:	bf18      	it	ne
 80007c8:	4770      	bxne	lr
 80007ca:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 80007ce:	0052      	lsls	r2, r2, #1
 80007d0:	eb43 0303 	adc.w	r3, r3, r3
 80007d4:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 80007d8:	bf08      	it	eq
 80007da:	3d01      	subeq	r5, #1
 80007dc:	d0f7      	beq.n	80007ce <__aeabi_dmul+0x1c6>
 80007de:	ea43 0306 	orr.w	r3, r3, r6
 80007e2:	4770      	bx	lr
 80007e4:	ea94 0f0c 	teq	r4, ip
 80007e8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007ec:	bf18      	it	ne
 80007ee:	ea95 0f0c 	teqne	r5, ip
 80007f2:	d00c      	beq.n	800080e <__aeabi_dmul+0x206>
 80007f4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007f8:	bf18      	it	ne
 80007fa:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007fe:	d1d1      	bne.n	80007a4 <__aeabi_dmul+0x19c>
 8000800:	ea81 0103 	eor.w	r1, r1, r3
 8000804:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000808:	f04f 0000 	mov.w	r0, #0
 800080c:	bd70      	pop	{r4, r5, r6, pc}
 800080e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000812:	bf06      	itte	eq
 8000814:	4610      	moveq	r0, r2
 8000816:	4619      	moveq	r1, r3
 8000818:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800081c:	d019      	beq.n	8000852 <__aeabi_dmul+0x24a>
 800081e:	ea94 0f0c 	teq	r4, ip
 8000822:	d102      	bne.n	800082a <__aeabi_dmul+0x222>
 8000824:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000828:	d113      	bne.n	8000852 <__aeabi_dmul+0x24a>
 800082a:	ea95 0f0c 	teq	r5, ip
 800082e:	d105      	bne.n	800083c <__aeabi_dmul+0x234>
 8000830:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000834:	bf1c      	itt	ne
 8000836:	4610      	movne	r0, r2
 8000838:	4619      	movne	r1, r3
 800083a:	d10a      	bne.n	8000852 <__aeabi_dmul+0x24a>
 800083c:	ea81 0103 	eor.w	r1, r1, r3
 8000840:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000844:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000848:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800084c:	f04f 0000 	mov.w	r0, #0
 8000850:	bd70      	pop	{r4, r5, r6, pc}
 8000852:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000856:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 800085a:	bd70      	pop	{r4, r5, r6, pc}

0800085c <__aeabi_ddiv>:
 800085c:	b570      	push	{r4, r5, r6, lr}
 800085e:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000862:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000866:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800086a:	bf1d      	ittte	ne
 800086c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000870:	ea94 0f0c 	teqne	r4, ip
 8000874:	ea95 0f0c 	teqne	r5, ip
 8000878:	f000 f8a7 	bleq	80009ca <__aeabi_ddiv+0x16e>
 800087c:	eba4 0405 	sub.w	r4, r4, r5
 8000880:	ea81 0e03 	eor.w	lr, r1, r3
 8000884:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000888:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800088c:	f000 8088 	beq.w	80009a0 <__aeabi_ddiv+0x144>
 8000890:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000894:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 8000898:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800089c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008a0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008a4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008a8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008ac:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008b0:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 80008b4:	429d      	cmp	r5, r3
 80008b6:	bf08      	it	eq
 80008b8:	4296      	cmpeq	r6, r2
 80008ba:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 80008be:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 80008c2:	d202      	bcs.n	80008ca <__aeabi_ddiv+0x6e>
 80008c4:	085b      	lsrs	r3, r3, #1
 80008c6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ca:	1ab6      	subs	r6, r6, r2
 80008cc:	eb65 0503 	sbc.w	r5, r5, r3
 80008d0:	085b      	lsrs	r3, r3, #1
 80008d2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008d6:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 80008da:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 80008de:	ebb6 0e02 	subs.w	lr, r6, r2
 80008e2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008e6:	bf22      	ittt	cs
 80008e8:	1ab6      	subcs	r6, r6, r2
 80008ea:	4675      	movcs	r5, lr
 80008ec:	ea40 000c 	orrcs.w	r0, r0, ip
 80008f0:	085b      	lsrs	r3, r3, #1
 80008f2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008f6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008fa:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008fe:	bf22      	ittt	cs
 8000900:	1ab6      	subcs	r6, r6, r2
 8000902:	4675      	movcs	r5, lr
 8000904:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000908:	085b      	lsrs	r3, r3, #1
 800090a:	ea4f 0232 	mov.w	r2, r2, rrx
 800090e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000912:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000916:	bf22      	ittt	cs
 8000918:	1ab6      	subcs	r6, r6, r2
 800091a:	4675      	movcs	r5, lr
 800091c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000920:	085b      	lsrs	r3, r3, #1
 8000922:	ea4f 0232 	mov.w	r2, r2, rrx
 8000926:	ebb6 0e02 	subs.w	lr, r6, r2
 800092a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800092e:	bf22      	ittt	cs
 8000930:	1ab6      	subcs	r6, r6, r2
 8000932:	4675      	movcs	r5, lr
 8000934:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000938:	ea55 0e06 	orrs.w	lr, r5, r6
 800093c:	d018      	beq.n	8000970 <__aeabi_ddiv+0x114>
 800093e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000942:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000946:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800094a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800094e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000952:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000956:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800095a:	d1c0      	bne.n	80008de <__aeabi_ddiv+0x82>
 800095c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000960:	d10b      	bne.n	800097a <__aeabi_ddiv+0x11e>
 8000962:	ea41 0100 	orr.w	r1, r1, r0
 8000966:	f04f 0000 	mov.w	r0, #0
 800096a:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 800096e:	e7b6      	b.n	80008de <__aeabi_ddiv+0x82>
 8000970:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000974:	bf04      	itt	eq
 8000976:	4301      	orreq	r1, r0
 8000978:	2000      	moveq	r0, #0
 800097a:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 800097e:	bf88      	it	hi
 8000980:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000984:	f63f aeaf 	bhi.w	80006e6 <__aeabi_dmul+0xde>
 8000988:	ebb5 0c03 	subs.w	ip, r5, r3
 800098c:	bf04      	itt	eq
 800098e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000992:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000996:	f150 0000 	adcs.w	r0, r0, #0
 800099a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800099e:	bd70      	pop	{r4, r5, r6, pc}
 80009a0:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 80009a4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009a8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009ac:	bfc2      	ittt	gt
 80009ae:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009b2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009b6:	bd70      	popgt	{r4, r5, r6, pc}
 80009b8:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80009bc:	f04f 0e00 	mov.w	lr, #0
 80009c0:	3c01      	subs	r4, #1
 80009c2:	e690      	b.n	80006e6 <__aeabi_dmul+0xde>
 80009c4:	ea45 0e06 	orr.w	lr, r5, r6
 80009c8:	e68d      	b.n	80006e6 <__aeabi_dmul+0xde>
 80009ca:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009ce:	ea94 0f0c 	teq	r4, ip
 80009d2:	bf08      	it	eq
 80009d4:	ea95 0f0c 	teqeq	r5, ip
 80009d8:	f43f af3b 	beq.w	8000852 <__aeabi_dmul+0x24a>
 80009dc:	ea94 0f0c 	teq	r4, ip
 80009e0:	d10a      	bne.n	80009f8 <__aeabi_ddiv+0x19c>
 80009e2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009e6:	f47f af34 	bne.w	8000852 <__aeabi_dmul+0x24a>
 80009ea:	ea95 0f0c 	teq	r5, ip
 80009ee:	f47f af25 	bne.w	800083c <__aeabi_dmul+0x234>
 80009f2:	4610      	mov	r0, r2
 80009f4:	4619      	mov	r1, r3
 80009f6:	e72c      	b.n	8000852 <__aeabi_dmul+0x24a>
 80009f8:	ea95 0f0c 	teq	r5, ip
 80009fc:	d106      	bne.n	8000a0c <__aeabi_ddiv+0x1b0>
 80009fe:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a02:	f43f aefd 	beq.w	8000800 <__aeabi_dmul+0x1f8>
 8000a06:	4610      	mov	r0, r2
 8000a08:	4619      	mov	r1, r3
 8000a0a:	e722      	b.n	8000852 <__aeabi_dmul+0x24a>
 8000a0c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a10:	bf18      	it	ne
 8000a12:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a16:	f47f aec5 	bne.w	80007a4 <__aeabi_dmul+0x19c>
 8000a1a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a1e:	f47f af0d 	bne.w	800083c <__aeabi_dmul+0x234>
 8000a22:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a26:	f47f aeeb 	bne.w	8000800 <__aeabi_dmul+0x1f8>
 8000a2a:	e712      	b.n	8000852 <__aeabi_dmul+0x24a>

08000a2c <__gedf2>:
 8000a2c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a30:	e006      	b.n	8000a40 <__cmpdf2+0x4>
 8000a32:	bf00      	nop

08000a34 <__ledf2>:
 8000a34:	f04f 0c01 	mov.w	ip, #1
 8000a38:	e002      	b.n	8000a40 <__cmpdf2+0x4>
 8000a3a:	bf00      	nop

08000a3c <__cmpdf2>:
 8000a3c:	f04f 0c01 	mov.w	ip, #1
 8000a40:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a44:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a48:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a4c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a50:	bf18      	it	ne
 8000a52:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a56:	d01b      	beq.n	8000a90 <__cmpdf2+0x54>
 8000a58:	b001      	add	sp, #4
 8000a5a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a5e:	bf0c      	ite	eq
 8000a60:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a64:	ea91 0f03 	teqne	r1, r3
 8000a68:	bf02      	ittt	eq
 8000a6a:	ea90 0f02 	teqeq	r0, r2
 8000a6e:	2000      	moveq	r0, #0
 8000a70:	4770      	bxeq	lr
 8000a72:	f110 0f00 	cmn.w	r0, #0
 8000a76:	ea91 0f03 	teq	r1, r3
 8000a7a:	bf58      	it	pl
 8000a7c:	4299      	cmppl	r1, r3
 8000a7e:	bf08      	it	eq
 8000a80:	4290      	cmpeq	r0, r2
 8000a82:	bf2c      	ite	cs
 8000a84:	17d8      	asrcs	r0, r3, #31
 8000a86:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a8a:	f040 0001 	orr.w	r0, r0, #1
 8000a8e:	4770      	bx	lr
 8000a90:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a94:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a98:	d102      	bne.n	8000aa0 <__cmpdf2+0x64>
 8000a9a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a9e:	d107      	bne.n	8000ab0 <__cmpdf2+0x74>
 8000aa0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000aa4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000aa8:	d1d6      	bne.n	8000a58 <__cmpdf2+0x1c>
 8000aaa:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000aae:	d0d3      	beq.n	8000a58 <__cmpdf2+0x1c>
 8000ab0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000ab4:	4770      	bx	lr
 8000ab6:	bf00      	nop

08000ab8 <__aeabi_cdrcmple>:
 8000ab8:	4684      	mov	ip, r0
 8000aba:	4610      	mov	r0, r2
 8000abc:	4662      	mov	r2, ip
 8000abe:	468c      	mov	ip, r1
 8000ac0:	4619      	mov	r1, r3
 8000ac2:	4663      	mov	r3, ip
 8000ac4:	e000      	b.n	8000ac8 <__aeabi_cdcmpeq>
 8000ac6:	bf00      	nop

08000ac8 <__aeabi_cdcmpeq>:
 8000ac8:	b501      	push	{r0, lr}
 8000aca:	f7ff ffb7 	bl	8000a3c <__cmpdf2>
 8000ace:	2800      	cmp	r0, #0
 8000ad0:	bf48      	it	mi
 8000ad2:	f110 0f00 	cmnmi.w	r0, #0
 8000ad6:	bd01      	pop	{r0, pc}

08000ad8 <__aeabi_dcmpeq>:
 8000ad8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000adc:	f7ff fff4 	bl	8000ac8 <__aeabi_cdcmpeq>
 8000ae0:	bf0c      	ite	eq
 8000ae2:	2001      	moveq	r0, #1
 8000ae4:	2000      	movne	r0, #0
 8000ae6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aea:	bf00      	nop

08000aec <__aeabi_dcmplt>:
 8000aec:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000af0:	f7ff ffea 	bl	8000ac8 <__aeabi_cdcmpeq>
 8000af4:	bf34      	ite	cc
 8000af6:	2001      	movcc	r0, #1
 8000af8:	2000      	movcs	r0, #0
 8000afa:	f85d fb08 	ldr.w	pc, [sp], #8
 8000afe:	bf00      	nop

08000b00 <__aeabi_dcmple>:
 8000b00:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b04:	f7ff ffe0 	bl	8000ac8 <__aeabi_cdcmpeq>
 8000b08:	bf94      	ite	ls
 8000b0a:	2001      	movls	r0, #1
 8000b0c:	2000      	movhi	r0, #0
 8000b0e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b12:	bf00      	nop

08000b14 <__aeabi_dcmpge>:
 8000b14:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b18:	f7ff ffce 	bl	8000ab8 <__aeabi_cdrcmple>
 8000b1c:	bf94      	ite	ls
 8000b1e:	2001      	movls	r0, #1
 8000b20:	2000      	movhi	r0, #0
 8000b22:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b26:	bf00      	nop

08000b28 <__aeabi_dcmpgt>:
 8000b28:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b2c:	f7ff ffc4 	bl	8000ab8 <__aeabi_cdrcmple>
 8000b30:	bf34      	ite	cc
 8000b32:	2001      	movcc	r0, #1
 8000b34:	2000      	movcs	r0, #0
 8000b36:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b3a:	bf00      	nop

08000b3c <__aeabi_dcmpun>:
 8000b3c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b40:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b44:	d102      	bne.n	8000b4c <__aeabi_dcmpun+0x10>
 8000b46:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b4a:	d10a      	bne.n	8000b62 <__aeabi_dcmpun+0x26>
 8000b4c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b50:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b54:	d102      	bne.n	8000b5c <__aeabi_dcmpun+0x20>
 8000b56:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b5a:	d102      	bne.n	8000b62 <__aeabi_dcmpun+0x26>
 8000b5c:	f04f 0000 	mov.w	r0, #0
 8000b60:	4770      	bx	lr
 8000b62:	f04f 0001 	mov.w	r0, #1
 8000b66:	4770      	bx	lr

08000b68 <__aeabi_d2iz>:
 8000b68:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b6c:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000b70:	d215      	bcs.n	8000b9e <__aeabi_d2iz+0x36>
 8000b72:	d511      	bpl.n	8000b98 <__aeabi_d2iz+0x30>
 8000b74:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000b78:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b7c:	d912      	bls.n	8000ba4 <__aeabi_d2iz+0x3c>
 8000b7e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b82:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000b86:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b8a:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000b8e:	fa23 f002 	lsr.w	r0, r3, r2
 8000b92:	bf18      	it	ne
 8000b94:	4240      	negne	r0, r0
 8000b96:	4770      	bx	lr
 8000b98:	f04f 0000 	mov.w	r0, #0
 8000b9c:	4770      	bx	lr
 8000b9e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000ba2:	d105      	bne.n	8000bb0 <__aeabi_d2iz+0x48>
 8000ba4:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000ba8:	bf08      	it	eq
 8000baa:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000bae:	4770      	bx	lr
 8000bb0:	f04f 0000 	mov.w	r0, #0
 8000bb4:	4770      	bx	lr
 8000bb6:	bf00      	nop

08000bb8 <__aeabi_d2uiz>:
 8000bb8:	004a      	lsls	r2, r1, #1
 8000bba:	d211      	bcs.n	8000be0 <__aeabi_d2uiz+0x28>
 8000bbc:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000bc0:	d211      	bcs.n	8000be6 <__aeabi_d2uiz+0x2e>
 8000bc2:	d50d      	bpl.n	8000be0 <__aeabi_d2uiz+0x28>
 8000bc4:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000bc8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bcc:	d40e      	bmi.n	8000bec <__aeabi_d2uiz+0x34>
 8000bce:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bd2:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000bd6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bda:	fa23 f002 	lsr.w	r0, r3, r2
 8000bde:	4770      	bx	lr
 8000be0:	f04f 0000 	mov.w	r0, #0
 8000be4:	4770      	bx	lr
 8000be6:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bea:	d102      	bne.n	8000bf2 <__aeabi_d2uiz+0x3a>
 8000bec:	f04f 30ff 	mov.w	r0, #4294967295
 8000bf0:	4770      	bx	lr
 8000bf2:	f04f 0000 	mov.w	r0, #0
 8000bf6:	4770      	bx	lr

08000bf8 <__aeabi_d2f>:
 8000bf8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000bfc:	f1b2 43e0 	subs.w	r3, r2, #1879048192	@ 0x70000000
 8000c00:	bf24      	itt	cs
 8000c02:	f5b3 1c00 	subscs.w	ip, r3, #2097152	@ 0x200000
 8000c06:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	@ 0x1fc00000
 8000c0a:	d90d      	bls.n	8000c28 <__aeabi_d2f+0x30>
 8000c0c:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000c10:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000c14:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000c18:	f1b2 4f00 	cmp.w	r2, #2147483648	@ 0x80000000
 8000c1c:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000c20:	bf08      	it	eq
 8000c22:	f020 0001 	biceq.w	r0, r0, #1
 8000c26:	4770      	bx	lr
 8000c28:	f011 4f80 	tst.w	r1, #1073741824	@ 0x40000000
 8000c2c:	d121      	bne.n	8000c72 <__aeabi_d2f+0x7a>
 8000c2e:	f113 7238 	adds.w	r2, r3, #48234496	@ 0x2e00000
 8000c32:	bfbc      	itt	lt
 8000c34:	f001 4000 	andlt.w	r0, r1, #2147483648	@ 0x80000000
 8000c38:	4770      	bxlt	lr
 8000c3a:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000c3e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000c42:	f1c2 0218 	rsb	r2, r2, #24
 8000c46:	f1c2 0c20 	rsb	ip, r2, #32
 8000c4a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000c4e:	fa20 f002 	lsr.w	r0, r0, r2
 8000c52:	bf18      	it	ne
 8000c54:	f040 0001 	orrne.w	r0, r0, #1
 8000c58:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c5c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000c60:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000c64:	ea40 000c 	orr.w	r0, r0, ip
 8000c68:	fa23 f302 	lsr.w	r3, r3, r2
 8000c6c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000c70:	e7cc      	b.n	8000c0c <__aeabi_d2f+0x14>
 8000c72:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000c76:	d107      	bne.n	8000c88 <__aeabi_d2f+0x90>
 8000c78:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000c7c:	bf1e      	ittt	ne
 8000c7e:	f04f 40fe 	movne.w	r0, #2130706432	@ 0x7f000000
 8000c82:	f440 0040 	orrne.w	r0, r0, #12582912	@ 0xc00000
 8000c86:	4770      	bxne	lr
 8000c88:	f001 4000 	and.w	r0, r1, #2147483648	@ 0x80000000
 8000c8c:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000c90:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000c94:	4770      	bx	lr
 8000c96:	bf00      	nop

08000c98 <__aeabi_uldivmod>:
 8000c98:	b953      	cbnz	r3, 8000cb0 <__aeabi_uldivmod+0x18>
 8000c9a:	b94a      	cbnz	r2, 8000cb0 <__aeabi_uldivmod+0x18>
 8000c9c:	2900      	cmp	r1, #0
 8000c9e:	bf08      	it	eq
 8000ca0:	2800      	cmpeq	r0, #0
 8000ca2:	bf1c      	itt	ne
 8000ca4:	f04f 31ff 	movne.w	r1, #4294967295
 8000ca8:	f04f 30ff 	movne.w	r0, #4294967295
 8000cac:	f000 b9be 	b.w	800102c <__aeabi_idiv0>
 8000cb0:	f1ad 0c08 	sub.w	ip, sp, #8
 8000cb4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000cb8:	f000 f83c 	bl	8000d34 <__udivmoddi4>
 8000cbc:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000cc0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000cc4:	b004      	add	sp, #16
 8000cc6:	4770      	bx	lr

08000cc8 <__aeabi_d2lz>:
 8000cc8:	b538      	push	{r3, r4, r5, lr}
 8000cca:	2200      	movs	r2, #0
 8000ccc:	2300      	movs	r3, #0
 8000cce:	4604      	mov	r4, r0
 8000cd0:	460d      	mov	r5, r1
 8000cd2:	f7ff ff0b 	bl	8000aec <__aeabi_dcmplt>
 8000cd6:	b928      	cbnz	r0, 8000ce4 <__aeabi_d2lz+0x1c>
 8000cd8:	4620      	mov	r0, r4
 8000cda:	4629      	mov	r1, r5
 8000cdc:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8000ce0:	f000 b80a 	b.w	8000cf8 <__aeabi_d2ulz>
 8000ce4:	4620      	mov	r0, r4
 8000ce6:	f105 4100 	add.w	r1, r5, #2147483648	@ 0x80000000
 8000cea:	f000 f805 	bl	8000cf8 <__aeabi_d2ulz>
 8000cee:	4240      	negs	r0, r0
 8000cf0:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000cf4:	bd38      	pop	{r3, r4, r5, pc}
 8000cf6:	bf00      	nop

08000cf8 <__aeabi_d2ulz>:
 8000cf8:	b5d0      	push	{r4, r6, r7, lr}
 8000cfa:	4b0c      	ldr	r3, [pc, #48]	@ (8000d2c <__aeabi_d2ulz+0x34>)
 8000cfc:	2200      	movs	r2, #0
 8000cfe:	4606      	mov	r6, r0
 8000d00:	460f      	mov	r7, r1
 8000d02:	f7ff fc81 	bl	8000608 <__aeabi_dmul>
 8000d06:	f7ff ff57 	bl	8000bb8 <__aeabi_d2uiz>
 8000d0a:	4604      	mov	r4, r0
 8000d0c:	f7ff fc02 	bl	8000514 <__aeabi_ui2d>
 8000d10:	4b07      	ldr	r3, [pc, #28]	@ (8000d30 <__aeabi_d2ulz+0x38>)
 8000d12:	2200      	movs	r2, #0
 8000d14:	f7ff fc78 	bl	8000608 <__aeabi_dmul>
 8000d18:	4602      	mov	r2, r0
 8000d1a:	460b      	mov	r3, r1
 8000d1c:	4630      	mov	r0, r6
 8000d1e:	4639      	mov	r1, r7
 8000d20:	f7ff faba 	bl	8000298 <__aeabi_dsub>
 8000d24:	f7ff ff48 	bl	8000bb8 <__aeabi_d2uiz>
 8000d28:	4621      	mov	r1, r4
 8000d2a:	bdd0      	pop	{r4, r6, r7, pc}
 8000d2c:	3df00000 	.word	0x3df00000
 8000d30:	41f00000 	.word	0x41f00000

08000d34 <__udivmoddi4>:
 8000d34:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000d38:	9d08      	ldr	r5, [sp, #32]
 8000d3a:	468e      	mov	lr, r1
 8000d3c:	4604      	mov	r4, r0
 8000d3e:	4688      	mov	r8, r1
 8000d40:	2b00      	cmp	r3, #0
 8000d42:	d14a      	bne.n	8000dda <__udivmoddi4+0xa6>
 8000d44:	428a      	cmp	r2, r1
 8000d46:	4617      	mov	r7, r2
 8000d48:	d962      	bls.n	8000e10 <__udivmoddi4+0xdc>
 8000d4a:	fab2 f682 	clz	r6, r2
 8000d4e:	b14e      	cbz	r6, 8000d64 <__udivmoddi4+0x30>
 8000d50:	f1c6 0320 	rsb	r3, r6, #32
 8000d54:	fa01 f806 	lsl.w	r8, r1, r6
 8000d58:	fa20 f303 	lsr.w	r3, r0, r3
 8000d5c:	40b7      	lsls	r7, r6
 8000d5e:	ea43 0808 	orr.w	r8, r3, r8
 8000d62:	40b4      	lsls	r4, r6
 8000d64:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000d68:	fa1f fc87 	uxth.w	ip, r7
 8000d6c:	fbb8 f1fe 	udiv	r1, r8, lr
 8000d70:	0c23      	lsrs	r3, r4, #16
 8000d72:	fb0e 8811 	mls	r8, lr, r1, r8
 8000d76:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000d7a:	fb01 f20c 	mul.w	r2, r1, ip
 8000d7e:	429a      	cmp	r2, r3
 8000d80:	d909      	bls.n	8000d96 <__udivmoddi4+0x62>
 8000d82:	18fb      	adds	r3, r7, r3
 8000d84:	f101 30ff 	add.w	r0, r1, #4294967295
 8000d88:	f080 80ea 	bcs.w	8000f60 <__udivmoddi4+0x22c>
 8000d8c:	429a      	cmp	r2, r3
 8000d8e:	f240 80e7 	bls.w	8000f60 <__udivmoddi4+0x22c>
 8000d92:	3902      	subs	r1, #2
 8000d94:	443b      	add	r3, r7
 8000d96:	1a9a      	subs	r2, r3, r2
 8000d98:	b2a3      	uxth	r3, r4
 8000d9a:	fbb2 f0fe 	udiv	r0, r2, lr
 8000d9e:	fb0e 2210 	mls	r2, lr, r0, r2
 8000da2:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000da6:	fb00 fc0c 	mul.w	ip, r0, ip
 8000daa:	459c      	cmp	ip, r3
 8000dac:	d909      	bls.n	8000dc2 <__udivmoddi4+0x8e>
 8000dae:	18fb      	adds	r3, r7, r3
 8000db0:	f100 32ff 	add.w	r2, r0, #4294967295
 8000db4:	f080 80d6 	bcs.w	8000f64 <__udivmoddi4+0x230>
 8000db8:	459c      	cmp	ip, r3
 8000dba:	f240 80d3 	bls.w	8000f64 <__udivmoddi4+0x230>
 8000dbe:	443b      	add	r3, r7
 8000dc0:	3802      	subs	r0, #2
 8000dc2:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000dc6:	eba3 030c 	sub.w	r3, r3, ip
 8000dca:	2100      	movs	r1, #0
 8000dcc:	b11d      	cbz	r5, 8000dd6 <__udivmoddi4+0xa2>
 8000dce:	40f3      	lsrs	r3, r6
 8000dd0:	2200      	movs	r2, #0
 8000dd2:	e9c5 3200 	strd	r3, r2, [r5]
 8000dd6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000dda:	428b      	cmp	r3, r1
 8000ddc:	d905      	bls.n	8000dea <__udivmoddi4+0xb6>
 8000dde:	b10d      	cbz	r5, 8000de4 <__udivmoddi4+0xb0>
 8000de0:	e9c5 0100 	strd	r0, r1, [r5]
 8000de4:	2100      	movs	r1, #0
 8000de6:	4608      	mov	r0, r1
 8000de8:	e7f5      	b.n	8000dd6 <__udivmoddi4+0xa2>
 8000dea:	fab3 f183 	clz	r1, r3
 8000dee:	2900      	cmp	r1, #0
 8000df0:	d146      	bne.n	8000e80 <__udivmoddi4+0x14c>
 8000df2:	4573      	cmp	r3, lr
 8000df4:	d302      	bcc.n	8000dfc <__udivmoddi4+0xc8>
 8000df6:	4282      	cmp	r2, r0
 8000df8:	f200 8105 	bhi.w	8001006 <__udivmoddi4+0x2d2>
 8000dfc:	1a84      	subs	r4, r0, r2
 8000dfe:	eb6e 0203 	sbc.w	r2, lr, r3
 8000e02:	2001      	movs	r0, #1
 8000e04:	4690      	mov	r8, r2
 8000e06:	2d00      	cmp	r5, #0
 8000e08:	d0e5      	beq.n	8000dd6 <__udivmoddi4+0xa2>
 8000e0a:	e9c5 4800 	strd	r4, r8, [r5]
 8000e0e:	e7e2      	b.n	8000dd6 <__udivmoddi4+0xa2>
 8000e10:	2a00      	cmp	r2, #0
 8000e12:	f000 8090 	beq.w	8000f36 <__udivmoddi4+0x202>
 8000e16:	fab2 f682 	clz	r6, r2
 8000e1a:	2e00      	cmp	r6, #0
 8000e1c:	f040 80a4 	bne.w	8000f68 <__udivmoddi4+0x234>
 8000e20:	1a8a      	subs	r2, r1, r2
 8000e22:	0c03      	lsrs	r3, r0, #16
 8000e24:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000e28:	b280      	uxth	r0, r0
 8000e2a:	b2bc      	uxth	r4, r7
 8000e2c:	2101      	movs	r1, #1
 8000e2e:	fbb2 fcfe 	udiv	ip, r2, lr
 8000e32:	fb0e 221c 	mls	r2, lr, ip, r2
 8000e36:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000e3a:	fb04 f20c 	mul.w	r2, r4, ip
 8000e3e:	429a      	cmp	r2, r3
 8000e40:	d907      	bls.n	8000e52 <__udivmoddi4+0x11e>
 8000e42:	18fb      	adds	r3, r7, r3
 8000e44:	f10c 38ff 	add.w	r8, ip, #4294967295
 8000e48:	d202      	bcs.n	8000e50 <__udivmoddi4+0x11c>
 8000e4a:	429a      	cmp	r2, r3
 8000e4c:	f200 80e0 	bhi.w	8001010 <__udivmoddi4+0x2dc>
 8000e50:	46c4      	mov	ip, r8
 8000e52:	1a9b      	subs	r3, r3, r2
 8000e54:	fbb3 f2fe 	udiv	r2, r3, lr
 8000e58:	fb0e 3312 	mls	r3, lr, r2, r3
 8000e5c:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 8000e60:	fb02 f404 	mul.w	r4, r2, r4
 8000e64:	429c      	cmp	r4, r3
 8000e66:	d907      	bls.n	8000e78 <__udivmoddi4+0x144>
 8000e68:	18fb      	adds	r3, r7, r3
 8000e6a:	f102 30ff 	add.w	r0, r2, #4294967295
 8000e6e:	d202      	bcs.n	8000e76 <__udivmoddi4+0x142>
 8000e70:	429c      	cmp	r4, r3
 8000e72:	f200 80ca 	bhi.w	800100a <__udivmoddi4+0x2d6>
 8000e76:	4602      	mov	r2, r0
 8000e78:	1b1b      	subs	r3, r3, r4
 8000e7a:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 8000e7e:	e7a5      	b.n	8000dcc <__udivmoddi4+0x98>
 8000e80:	f1c1 0620 	rsb	r6, r1, #32
 8000e84:	408b      	lsls	r3, r1
 8000e86:	fa22 f706 	lsr.w	r7, r2, r6
 8000e8a:	431f      	orrs	r7, r3
 8000e8c:	fa0e f401 	lsl.w	r4, lr, r1
 8000e90:	fa20 f306 	lsr.w	r3, r0, r6
 8000e94:	fa2e fe06 	lsr.w	lr, lr, r6
 8000e98:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000e9c:	4323      	orrs	r3, r4
 8000e9e:	fa00 f801 	lsl.w	r8, r0, r1
 8000ea2:	fa1f fc87 	uxth.w	ip, r7
 8000ea6:	fbbe f0f9 	udiv	r0, lr, r9
 8000eaa:	0c1c      	lsrs	r4, r3, #16
 8000eac:	fb09 ee10 	mls	lr, r9, r0, lr
 8000eb0:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000eb4:	fb00 fe0c 	mul.w	lr, r0, ip
 8000eb8:	45a6      	cmp	lr, r4
 8000eba:	fa02 f201 	lsl.w	r2, r2, r1
 8000ebe:	d909      	bls.n	8000ed4 <__udivmoddi4+0x1a0>
 8000ec0:	193c      	adds	r4, r7, r4
 8000ec2:	f100 3aff 	add.w	sl, r0, #4294967295
 8000ec6:	f080 809c 	bcs.w	8001002 <__udivmoddi4+0x2ce>
 8000eca:	45a6      	cmp	lr, r4
 8000ecc:	f240 8099 	bls.w	8001002 <__udivmoddi4+0x2ce>
 8000ed0:	3802      	subs	r0, #2
 8000ed2:	443c      	add	r4, r7
 8000ed4:	eba4 040e 	sub.w	r4, r4, lr
 8000ed8:	fa1f fe83 	uxth.w	lr, r3
 8000edc:	fbb4 f3f9 	udiv	r3, r4, r9
 8000ee0:	fb09 4413 	mls	r4, r9, r3, r4
 8000ee4:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 8000ee8:	fb03 fc0c 	mul.w	ip, r3, ip
 8000eec:	45a4      	cmp	ip, r4
 8000eee:	d908      	bls.n	8000f02 <__udivmoddi4+0x1ce>
 8000ef0:	193c      	adds	r4, r7, r4
 8000ef2:	f103 3eff 	add.w	lr, r3, #4294967295
 8000ef6:	f080 8082 	bcs.w	8000ffe <__udivmoddi4+0x2ca>
 8000efa:	45a4      	cmp	ip, r4
 8000efc:	d97f      	bls.n	8000ffe <__udivmoddi4+0x2ca>
 8000efe:	3b02      	subs	r3, #2
 8000f00:	443c      	add	r4, r7
 8000f02:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8000f06:	eba4 040c 	sub.w	r4, r4, ip
 8000f0a:	fba0 ec02 	umull	lr, ip, r0, r2
 8000f0e:	4564      	cmp	r4, ip
 8000f10:	4673      	mov	r3, lr
 8000f12:	46e1      	mov	r9, ip
 8000f14:	d362      	bcc.n	8000fdc <__udivmoddi4+0x2a8>
 8000f16:	d05f      	beq.n	8000fd8 <__udivmoddi4+0x2a4>
 8000f18:	b15d      	cbz	r5, 8000f32 <__udivmoddi4+0x1fe>
 8000f1a:	ebb8 0203 	subs.w	r2, r8, r3
 8000f1e:	eb64 0409 	sbc.w	r4, r4, r9
 8000f22:	fa04 f606 	lsl.w	r6, r4, r6
 8000f26:	fa22 f301 	lsr.w	r3, r2, r1
 8000f2a:	431e      	orrs	r6, r3
 8000f2c:	40cc      	lsrs	r4, r1
 8000f2e:	e9c5 6400 	strd	r6, r4, [r5]
 8000f32:	2100      	movs	r1, #0
 8000f34:	e74f      	b.n	8000dd6 <__udivmoddi4+0xa2>
 8000f36:	fbb1 fcf2 	udiv	ip, r1, r2
 8000f3a:	0c01      	lsrs	r1, r0, #16
 8000f3c:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 8000f40:	b280      	uxth	r0, r0
 8000f42:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 8000f46:	463b      	mov	r3, r7
 8000f48:	4638      	mov	r0, r7
 8000f4a:	463c      	mov	r4, r7
 8000f4c:	46b8      	mov	r8, r7
 8000f4e:	46be      	mov	lr, r7
 8000f50:	2620      	movs	r6, #32
 8000f52:	fbb1 f1f7 	udiv	r1, r1, r7
 8000f56:	eba2 0208 	sub.w	r2, r2, r8
 8000f5a:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 8000f5e:	e766      	b.n	8000e2e <__udivmoddi4+0xfa>
 8000f60:	4601      	mov	r1, r0
 8000f62:	e718      	b.n	8000d96 <__udivmoddi4+0x62>
 8000f64:	4610      	mov	r0, r2
 8000f66:	e72c      	b.n	8000dc2 <__udivmoddi4+0x8e>
 8000f68:	f1c6 0220 	rsb	r2, r6, #32
 8000f6c:	fa2e f302 	lsr.w	r3, lr, r2
 8000f70:	40b7      	lsls	r7, r6
 8000f72:	40b1      	lsls	r1, r6
 8000f74:	fa20 f202 	lsr.w	r2, r0, r2
 8000f78:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000f7c:	430a      	orrs	r2, r1
 8000f7e:	fbb3 f8fe 	udiv	r8, r3, lr
 8000f82:	b2bc      	uxth	r4, r7
 8000f84:	fb0e 3318 	mls	r3, lr, r8, r3
 8000f88:	0c11      	lsrs	r1, r2, #16
 8000f8a:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000f8e:	fb08 f904 	mul.w	r9, r8, r4
 8000f92:	40b0      	lsls	r0, r6
 8000f94:	4589      	cmp	r9, r1
 8000f96:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000f9a:	b280      	uxth	r0, r0
 8000f9c:	d93e      	bls.n	800101c <__udivmoddi4+0x2e8>
 8000f9e:	1879      	adds	r1, r7, r1
 8000fa0:	f108 3cff 	add.w	ip, r8, #4294967295
 8000fa4:	d201      	bcs.n	8000faa <__udivmoddi4+0x276>
 8000fa6:	4589      	cmp	r9, r1
 8000fa8:	d81f      	bhi.n	8000fea <__udivmoddi4+0x2b6>
 8000faa:	eba1 0109 	sub.w	r1, r1, r9
 8000fae:	fbb1 f9fe 	udiv	r9, r1, lr
 8000fb2:	fb09 f804 	mul.w	r8, r9, r4
 8000fb6:	fb0e 1119 	mls	r1, lr, r9, r1
 8000fba:	b292      	uxth	r2, r2
 8000fbc:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000fc0:	4542      	cmp	r2, r8
 8000fc2:	d229      	bcs.n	8001018 <__udivmoddi4+0x2e4>
 8000fc4:	18ba      	adds	r2, r7, r2
 8000fc6:	f109 31ff 	add.w	r1, r9, #4294967295
 8000fca:	d2c4      	bcs.n	8000f56 <__udivmoddi4+0x222>
 8000fcc:	4542      	cmp	r2, r8
 8000fce:	d2c2      	bcs.n	8000f56 <__udivmoddi4+0x222>
 8000fd0:	f1a9 0102 	sub.w	r1, r9, #2
 8000fd4:	443a      	add	r2, r7
 8000fd6:	e7be      	b.n	8000f56 <__udivmoddi4+0x222>
 8000fd8:	45f0      	cmp	r8, lr
 8000fda:	d29d      	bcs.n	8000f18 <__udivmoddi4+0x1e4>
 8000fdc:	ebbe 0302 	subs.w	r3, lr, r2
 8000fe0:	eb6c 0c07 	sbc.w	ip, ip, r7
 8000fe4:	3801      	subs	r0, #1
 8000fe6:	46e1      	mov	r9, ip
 8000fe8:	e796      	b.n	8000f18 <__udivmoddi4+0x1e4>
 8000fea:	eba7 0909 	sub.w	r9, r7, r9
 8000fee:	4449      	add	r1, r9
 8000ff0:	f1a8 0c02 	sub.w	ip, r8, #2
 8000ff4:	fbb1 f9fe 	udiv	r9, r1, lr
 8000ff8:	fb09 f804 	mul.w	r8, r9, r4
 8000ffc:	e7db      	b.n	8000fb6 <__udivmoddi4+0x282>
 8000ffe:	4673      	mov	r3, lr
 8001000:	e77f      	b.n	8000f02 <__udivmoddi4+0x1ce>
 8001002:	4650      	mov	r0, sl
 8001004:	e766      	b.n	8000ed4 <__udivmoddi4+0x1a0>
 8001006:	4608      	mov	r0, r1
 8001008:	e6fd      	b.n	8000e06 <__udivmoddi4+0xd2>
 800100a:	443b      	add	r3, r7
 800100c:	3a02      	subs	r2, #2
 800100e:	e733      	b.n	8000e78 <__udivmoddi4+0x144>
 8001010:	f1ac 0c02 	sub.w	ip, ip, #2
 8001014:	443b      	add	r3, r7
 8001016:	e71c      	b.n	8000e52 <__udivmoddi4+0x11e>
 8001018:	4649      	mov	r1, r9
 800101a:	e79c      	b.n	8000f56 <__udivmoddi4+0x222>
 800101c:	eba1 0109 	sub.w	r1, r1, r9
 8001020:	46c4      	mov	ip, r8
 8001022:	fbb1 f9fe 	udiv	r9, r1, lr
 8001026:	fb09 f804 	mul.w	r8, r9, r4
 800102a:	e7c4      	b.n	8000fb6 <__udivmoddi4+0x282>

0800102c <__aeabi_idiv0>:
 800102c:	4770      	bx	lr
 800102e:	bf00      	nop

08001030 <micros>:
	uint32_t us_count_tic =  us * (SystemCoreClock / 1000000U);
	DWT->CYCCNT = 0U;
	while(DWT->CYCCNT < us_count_tic);
}

__STATIC_INLINE uint32_t micros(void){
 8001030:	b480      	push	{r7}
 8001032:	af00      	add	r7, sp, #0
	return  DWT->CYCCNT / (SystemCoreClock / 1000000U);
 8001034:	4b07      	ldr	r3, [pc, #28]	@ (8001054 <micros+0x24>)
 8001036:	685a      	ldr	r2, [r3, #4]
 8001038:	4b07      	ldr	r3, [pc, #28]	@ (8001058 <micros+0x28>)
 800103a:	681b      	ldr	r3, [r3, #0]
 800103c:	4907      	ldr	r1, [pc, #28]	@ (800105c <micros+0x2c>)
 800103e:	fba1 1303 	umull	r1, r3, r1, r3
 8001042:	0c9b      	lsrs	r3, r3, #18
 8001044:	fbb2 f3f3 	udiv	r3, r2, r3
}
 8001048:	4618      	mov	r0, r3
 800104a:	46bd      	mov	sp, r7
 800104c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001050:	4770      	bx	lr
 8001052:	bf00      	nop
 8001054:	e0001000 	.word	0xe0001000
 8001058:	20000084 	.word	0x20000084
 800105c:	431bde83 	.word	0x431bde83

08001060 <AS5600_ReadRegister>:

/*
 * Static low level functions to read/write to registers
 */
__STATIC_INLINE HAL_StatusTypeDef AS5600_ReadRegister(AS5600 *dev, uint8_t reg, uint8_t *data)
{
 8001060:	b580      	push	{r7, lr}
 8001062:	b088      	sub	sp, #32
 8001064:	af04      	add	r7, sp, #16
 8001066:	60f8      	str	r0, [r7, #12]
 8001068:	460b      	mov	r3, r1
 800106a:	607a      	str	r2, [r7, #4]
 800106c:	72fb      	strb	r3, [r7, #11]
	return HAL_I2C_Mem_Read(dev->i2cHandle, AS5600_I2C_ADD, reg, I2C_MEMADD_SIZE_8BIT, data, 1, 100);
 800106e:	68fb      	ldr	r3, [r7, #12]
 8001070:	6818      	ldr	r0, [r3, #0]
 8001072:	7afb      	ldrb	r3, [r7, #11]
 8001074:	b29a      	uxth	r2, r3
 8001076:	2364      	movs	r3, #100	@ 0x64
 8001078:	9302      	str	r3, [sp, #8]
 800107a:	2301      	movs	r3, #1
 800107c:	9301      	str	r3, [sp, #4]
 800107e:	687b      	ldr	r3, [r7, #4]
 8001080:	9300      	str	r3, [sp, #0]
 8001082:	2301      	movs	r3, #1
 8001084:	216c      	movs	r1, #108	@ 0x6c
 8001086:	f003 ff57 	bl	8004f38 <HAL_I2C_Mem_Read>
 800108a:	4603      	mov	r3, r0
}
 800108c:	4618      	mov	r0, r3
 800108e:	3710      	adds	r7, #16
 8001090:	46bd      	mov	sp, r7
 8001092:	bd80      	pop	{r7, pc}

08001094 <AS5600_ReadRegisters>:

__STATIC_INLINE HAL_StatusTypeDef AS5600_ReadRegisters(AS5600 *dev, uint8_t reg, uint8_t *data, uint8_t length)
{
 8001094:	b580      	push	{r7, lr}
 8001096:	b088      	sub	sp, #32
 8001098:	af04      	add	r7, sp, #16
 800109a:	60f8      	str	r0, [r7, #12]
 800109c:	607a      	str	r2, [r7, #4]
 800109e:	461a      	mov	r2, r3
 80010a0:	460b      	mov	r3, r1
 80010a2:	72fb      	strb	r3, [r7, #11]
 80010a4:	4613      	mov	r3, r2
 80010a6:	72bb      	strb	r3, [r7, #10]
	return HAL_I2C_Mem_Read(dev->i2cHandle, AS5600_I2C_ADD, reg, I2C_MEMADD_SIZE_8BIT, data, length, 100);
 80010a8:	68fb      	ldr	r3, [r7, #12]
 80010aa:	6818      	ldr	r0, [r3, #0]
 80010ac:	7afb      	ldrb	r3, [r7, #11]
 80010ae:	b29a      	uxth	r2, r3
 80010b0:	7abb      	ldrb	r3, [r7, #10]
 80010b2:	b29b      	uxth	r3, r3
 80010b4:	2164      	movs	r1, #100	@ 0x64
 80010b6:	9102      	str	r1, [sp, #8]
 80010b8:	9301      	str	r3, [sp, #4]
 80010ba:	687b      	ldr	r3, [r7, #4]
 80010bc:	9300      	str	r3, [sp, #0]
 80010be:	2301      	movs	r3, #1
 80010c0:	216c      	movs	r1, #108	@ 0x6c
 80010c2:	f003 ff39 	bl	8004f38 <HAL_I2C_Mem_Read>
 80010c6:	4603      	mov	r3, r0
}
 80010c8:	4618      	mov	r0, r3
 80010ca:	3710      	adds	r7, #16
 80010cc:	46bd      	mov	sp, r7
 80010ce:	bd80      	pop	{r7, pc}

080010d0 <AS5600_ReadRegisters_DMA>:
{
	return HAL_I2C_Mem_Read_DMA(dev->i2cHandle, AS5600_I2C_ADD, reg, I2C_MEMADD_SIZE_8BIT, data, 1);
}

__STATIC_INLINE HAL_StatusTypeDef AS5600_ReadRegisters_DMA(AS5600 *dev, uint8_t reg, uint8_t *data, uint8_t length)
{
 80010d0:	b580      	push	{r7, lr}
 80010d2:	b086      	sub	sp, #24
 80010d4:	af02      	add	r7, sp, #8
 80010d6:	60f8      	str	r0, [r7, #12]
 80010d8:	607a      	str	r2, [r7, #4]
 80010da:	461a      	mov	r2, r3
 80010dc:	460b      	mov	r3, r1
 80010de:	72fb      	strb	r3, [r7, #11]
 80010e0:	4613      	mov	r3, r2
 80010e2:	72bb      	strb	r3, [r7, #10]
	return HAL_I2C_Mem_Read_DMA(dev->i2cHandle, AS5600_I2C_ADD, reg, I2C_MEMADD_SIZE_8BIT, data, length);
 80010e4:	68fb      	ldr	r3, [r7, #12]
 80010e6:	6818      	ldr	r0, [r3, #0]
 80010e8:	7afb      	ldrb	r3, [r7, #11]
 80010ea:	b29a      	uxth	r2, r3
 80010ec:	7abb      	ldrb	r3, [r7, #10]
 80010ee:	b29b      	uxth	r3, r3
 80010f0:	9301      	str	r3, [sp, #4]
 80010f2:	687b      	ldr	r3, [r7, #4]
 80010f4:	9300      	str	r3, [sp, #0]
 80010f6:	2301      	movs	r3, #1
 80010f8:	216c      	movs	r1, #108	@ 0x6c
 80010fa:	f004 f94f 	bl	800539c <HAL_I2C_Mem_Read_DMA>
 80010fe:	4603      	mov	r3, r0
}
 8001100:	4618      	mov	r0, r3
 8001102:	3710      	adds	r7, #16
 8001104:	46bd      	mov	sp, r7
 8001106:	bd80      	pop	{r7, pc}

08001108 <AS5600_CheckSensor>:

__STATIC_INLINE HAL_StatusTypeDef AS5600_CheckSensor(AS5600* dev, uint32_t trials)
{
 8001108:	b580      	push	{r7, lr}
 800110a:	b082      	sub	sp, #8
 800110c:	af00      	add	r7, sp, #0
 800110e:	6078      	str	r0, [r7, #4]
 8001110:	6039      	str	r1, [r7, #0]
	return HAL_I2C_IsDeviceReady(dev->i2cHandle, AS5600_I2C_ADD, trials, 1000);
 8001112:	687b      	ldr	r3, [r7, #4]
 8001114:	6818      	ldr	r0, [r3, #0]
 8001116:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 800111a:	683a      	ldr	r2, [r7, #0]
 800111c:	216c      	movs	r1, #108	@ 0x6c
 800111e:	f004 facd 	bl	80056bc <HAL_I2C_IsDeviceReady>
 8001122:	4603      	mov	r3, r0
}
 8001124:	4618      	mov	r0, r3
 8001126:	3708      	adds	r7, #8
 8001128:	46bd      	mov	sp, r7
 800112a:	bd80      	pop	{r7, pc}

0800112c <AS5600_ZeroAngle>:
/*
 * @brief Zeroes the sensor value.
 * @param[in] AS5600* sensor
 */
void AS5600_ZeroAngle(AS5600* dev)
{
 800112c:	b580      	push	{r7, lr}
 800112e:	b082      	sub	sp, #8
 8001130:	af00      	add	r7, sp, #0
 8001132:	6078      	str	r0, [r7, #4]
	dev->total_angle_rad = 0;
 8001134:	687b      	ldr	r3, [r7, #4]
 8001136:	f04f 0200 	mov.w	r2, #0
 800113a:	609a      	str	r2, [r3, #8]
	dev->prev_raw_angle = AS5600_GetRawAngle_Blocking(dev);
 800113c:	6878      	ldr	r0, [r7, #4]
 800113e:	f000 f84d 	bl	80011dc <AS5600_GetRawAngle_Blocking>
 8001142:	4603      	mov	r3, r0
 8001144:	461a      	mov	r2, r3
 8001146:	687b      	ldr	r3, [r7, #4]
 8001148:	809a      	strh	r2, [r3, #4]
}
 800114a:	bf00      	nop
 800114c:	3708      	adds	r7, #8
 800114e:	46bd      	mov	sp, r7
 8001150:	bd80      	pop	{r7, pc}

08001152 <AS5600_Init>:
/*
 * Initialization
 * Pass the struct to each function as pointer
 */
uint8_t AS5600_Init(AS5600* dev, I2C_HandleTypeDef* i2c_handle)
{
 8001152:	b580      	push	{r7, lr}
 8001154:	b084      	sub	sp, #16
 8001156:	af00      	add	r7, sp, #0
 8001158:	6078      	str	r0, [r7, #4]
 800115a:	6039      	str	r1, [r7, #0]
	uint8_t init_status = 0;
 800115c:	2300      	movs	r3, #0
 800115e:	73fb      	strb	r3, [r7, #15]

	/* Set struct params */
	dev->i2cHandle = i2c_handle;
 8001160:	687b      	ldr	r3, [r7, #4]
 8001162:	683a      	ldr	r2, [r7, #0]
 8001164:	601a      	str	r2, [r3, #0]
	dev->total_angle_rad = 0;
 8001166:	687b      	ldr	r3, [r7, #4]
 8001168:	f04f 0200 	mov.w	r2, #0
 800116c:	609a      	str	r2, [r3, #8]
	dev->prev_time_us = micros();
 800116e:	f7ff ff5f 	bl	8001030 <micros>
 8001172:	4602      	mov	r2, r0
 8001174:	687b      	ldr	r3, [r7, #4]
 8001176:	60da      	str	r2, [r3, #12]
	dev->regdata[0] = 0;
 8001178:	687b      	ldr	r3, [r7, #4]
 800117a:	2200      	movs	r2, #0
 800117c:	719a      	strb	r2, [r3, #6]
	dev->regdata[1] = 0;
 800117e:	687b      	ldr	r3, [r7, #4]
 8001180:	2200      	movs	r2, #0
 8001182:	71da      	strb	r2, [r3, #7]

	HAL_StatusTypeDef sensor_status = AS5600_CheckSensor(dev, 10);
 8001184:	210a      	movs	r1, #10
 8001186:	6878      	ldr	r0, [r7, #4]
 8001188:	f7ff ffbe 	bl	8001108 <AS5600_CheckSensor>
 800118c:	4603      	mov	r3, r0
 800118e:	73bb      	strb	r3, [r7, #14]

	if(sensor_status != HAL_OK)
 8001190:	7bbb      	ldrb	r3, [r7, #14]
 8001192:	2b00      	cmp	r3, #0
 8001194:	d007      	beq.n	80011a6 <AS5600_Init+0x54>
	{
		dev->i2cHandle = NULL;
 8001196:	687b      	ldr	r3, [r7, #4]
 8001198:	2200      	movs	r2, #0
 800119a:	601a      	str	r2, [r3, #0]
		return (init_status | AS5600_READY_MSK);
 800119c:	7bfb      	ldrb	r3, [r7, #15]
 800119e:	f043 0301 	orr.w	r3, r3, #1
 80011a2:	b2db      	uxtb	r3, r3
 80011a4:	e016      	b.n	80011d4 <AS5600_Init+0x82>
	}

	/* Check magnet strength */
	uint8_t magnet_status = 0;
 80011a6:	2300      	movs	r3, #0
 80011a8:	737b      	strb	r3, [r7, #13]

	AS5600_ReadRegister(dev, MAGNET_STATUS_REG, &magnet_status);
 80011aa:	f107 030d 	add.w	r3, r7, #13
 80011ae:	461a      	mov	r2, r3
 80011b0:	210b      	movs	r1, #11
 80011b2:	6878      	ldr	r0, [r7, #4]
 80011b4:	f7ff ff54 	bl	8001060 <AS5600_ReadRegister>
	if((magnet_status & MAGNET_OK_MSK) == 0)
 80011b8:	7b7b      	ldrb	r3, [r7, #13]
 80011ba:	f003 0320 	and.w	r3, r3, #32
 80011be:	2b00      	cmp	r3, #0
 80011c0:	d107      	bne.n	80011d2 <AS5600_Init+0x80>
	{
		dev->i2cHandle = NULL;
 80011c2:	687b      	ldr	r3, [r7, #4]
 80011c4:	2200      	movs	r2, #0
 80011c6:	601a      	str	r2, [r3, #0]
		return (init_status | magnet_status);
 80011c8:	7b7a      	ldrb	r2, [r7, #13]
 80011ca:	7bfb      	ldrb	r3, [r7, #15]
 80011cc:	4313      	orrs	r3, r2
 80011ce:	b2db      	uxtb	r3, r3
 80011d0:	e000      	b.n	80011d4 <AS5600_Init+0x82>
	}

	return init_status;
 80011d2:	7bfb      	ldrb	r3, [r7, #15]
}
 80011d4:	4618      	mov	r0, r3
 80011d6:	3710      	adds	r7, #16
 80011d8:	46bd      	mov	sp, r7
 80011da:	bd80      	pop	{r7, pc}

080011dc <AS5600_GetRawAngle_Blocking>:

/*
 * @brief Blocking function to read AS5600 sensor raw angle
 */
uint16_t AS5600_GetRawAngle_Blocking(AS5600* dev)
{
 80011dc:	b580      	push	{r7, lr}
 80011de:	b084      	sub	sp, #16
 80011e0:	af00      	add	r7, sp, #0
 80011e2:	6078      	str	r0, [r7, #4]
	HAL_StatusTypeDef status = AS5600_ReadRegisters(dev, RAW_ANGLE_MSB_REG, dev->regdata, 2);
 80011e4:	687b      	ldr	r3, [r7, #4]
 80011e6:	1d9a      	adds	r2, r3, #6
 80011e8:	2302      	movs	r3, #2
 80011ea:	210c      	movs	r1, #12
 80011ec:	6878      	ldr	r0, [r7, #4]
 80011ee:	f7ff ff51 	bl	8001094 <AS5600_ReadRegisters>
 80011f2:	4603      	mov	r3, r0
 80011f4:	73fb      	strb	r3, [r7, #15]

	if(status != HAL_OK)
 80011f6:	7bfb      	ldrb	r3, [r7, #15]
 80011f8:	2b00      	cmp	r3, #0
 80011fa:	d001      	beq.n	8001200 <AS5600_GetRawAngle_Blocking+0x24>
	{
		return 0;
 80011fc:	2300      	movs	r3, #0
 80011fe:	e00e      	b.n	800121e <AS5600_GetRawAngle_Blocking+0x42>
	}

	uint16_t raw_angle = (((dev->regdata[0] & 0x0F) << 8) | dev->regdata[1]);
 8001200:	687b      	ldr	r3, [r7, #4]
 8001202:	799b      	ldrb	r3, [r3, #6]
 8001204:	b21b      	sxth	r3, r3
 8001206:	021b      	lsls	r3, r3, #8
 8001208:	b21b      	sxth	r3, r3
 800120a:	f403 6370 	and.w	r3, r3, #3840	@ 0xf00
 800120e:	b21a      	sxth	r2, r3
 8001210:	687b      	ldr	r3, [r7, #4]
 8001212:	79db      	ldrb	r3, [r3, #7]
 8001214:	b21b      	sxth	r3, r3
 8001216:	4313      	orrs	r3, r2
 8001218:	b21b      	sxth	r3, r3
 800121a:	81bb      	strh	r3, [r7, #12]
	return raw_angle;
 800121c:	89bb      	ldrh	r3, [r7, #12]
}
 800121e:	4618      	mov	r0, r3
 8001220:	3710      	adds	r7, #16
 8001222:	46bd      	mov	sp, r7
 8001224:	bd80      	pop	{r7, pc}
	...

08001228 <AS5600_UpdateAngle_DMA>:

/*
 * @brief Callback to start DMA transaction & update angle value
 */
void AS5600_UpdateAngle_DMA(AS5600 *dev)
{
 8001228:	b5b0      	push	{r4, r5, r7, lr}
 800122a:	b084      	sub	sp, #16
 800122c:	af00      	add	r7, sp, #0
 800122e:	6078      	str	r0, [r7, #4]
	if(dev == NULL) {
 8001230:	687b      	ldr	r3, [r7, #4]
 8001232:	2b00      	cmp	r3, #0
 8001234:	f000 8096 	beq.w	8001364 <AS5600_UpdateAngle_DMA+0x13c>
		return;
	}

	HAL_StatusTypeDef status = AS5600_ReadRegisters_DMA(dev, RAW_ANGLE_MSB_REG, dev->regdata, 2);
 8001238:	687b      	ldr	r3, [r7, #4]
 800123a:	1d9a      	adds	r2, r3, #6
 800123c:	2302      	movs	r3, #2
 800123e:	210c      	movs	r1, #12
 8001240:	6878      	ldr	r0, [r7, #4]
 8001242:	f7ff ff45 	bl	80010d0 <AS5600_ReadRegisters_DMA>
 8001246:	4603      	mov	r3, r0
 8001248:	73fb      	strb	r3, [r7, #15]

	/* Return early if register read fails */
	if(status != HAL_OK) {
 800124a:	7bfb      	ldrb	r3, [r7, #15]
 800124c:	2b00      	cmp	r3, #0
 800124e:	f040 808b 	bne.w	8001368 <AS5600_UpdateAngle_DMA+0x140>
		return;
	}

	/* Mask & shift 4 MSB left by 8 and concatenate with 8 LSBs */
	uint16_t raw_angle = (((dev->regdata[0] & 0x0F) << 8) | dev->regdata[1]);
 8001252:	687b      	ldr	r3, [r7, #4]
 8001254:	799b      	ldrb	r3, [r3, #6]
 8001256:	b21b      	sxth	r3, r3
 8001258:	021b      	lsls	r3, r3, #8
 800125a:	b21b      	sxth	r3, r3
 800125c:	f403 6370 	and.w	r3, r3, #3840	@ 0xf00
 8001260:	b21a      	sxth	r2, r3
 8001262:	687b      	ldr	r3, [r7, #4]
 8001264:	79db      	ldrb	r3, [r3, #7]
 8001266:	b21b      	sxth	r3, r3
 8001268:	4313      	orrs	r3, r2
 800126a:	b21b      	sxth	r3, r3
 800126c:	81bb      	strh	r3, [r7, #12]

	/* Calculate angle delta from previous angle */
	int16_t delta = raw_angle - dev->prev_raw_angle;
 800126e:	687b      	ldr	r3, [r7, #4]
 8001270:	889b      	ldrh	r3, [r3, #4]
 8001272:	89ba      	ldrh	r2, [r7, #12]
 8001274:	1ad3      	subs	r3, r2, r3
 8001276:	b29b      	uxth	r3, r3
 8001278:	817b      	strh	r3, [r7, #10]

	/*
	 * Positive large delta -> negative overflow
	 * Negative large delta -> positive overflow
	 */
	if(delta > HALF_MAX_RESOLUTION) {
 800127a:	f9b7 300a 	ldrsh.w	r3, [r7, #10]
 800127e:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8001282:	db23      	blt.n	80012cc <AS5600_UpdateAngle_DMA+0xa4>
		dev->total_angle_rad -= (MAX_RESOLUTION - delta) * BIT_TO_RAD;
 8001284:	687b      	ldr	r3, [r7, #4]
 8001286:	689b      	ldr	r3, [r3, #8]
 8001288:	4618      	mov	r0, r3
 800128a:	f7ff f965 	bl	8000558 <__aeabi_f2d>
 800128e:	4604      	mov	r4, r0
 8001290:	460d      	mov	r5, r1
 8001292:	f9b7 300a 	ldrsh.w	r3, [r7, #10]
 8001296:	f5c3 637f 	rsb	r3, r3, #4080	@ 0xff0
 800129a:	330f      	adds	r3, #15
 800129c:	4618      	mov	r0, r3
 800129e:	f7ff f949 	bl	8000534 <__aeabi_i2d>
 80012a2:	a333      	add	r3, pc, #204	@ (adr r3, 8001370 <AS5600_UpdateAngle_DMA+0x148>)
 80012a4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80012a8:	f7ff f9ae 	bl	8000608 <__aeabi_dmul>
 80012ac:	4602      	mov	r2, r0
 80012ae:	460b      	mov	r3, r1
 80012b0:	4620      	mov	r0, r4
 80012b2:	4629      	mov	r1, r5
 80012b4:	f7fe fff0 	bl	8000298 <__aeabi_dsub>
 80012b8:	4602      	mov	r2, r0
 80012ba:	460b      	mov	r3, r1
 80012bc:	4610      	mov	r0, r2
 80012be:	4619      	mov	r1, r3
 80012c0:	f7ff fc9a 	bl	8000bf8 <__aeabi_d2f>
 80012c4:	4602      	mov	r2, r0
 80012c6:	687b      	ldr	r3, [r7, #4]
 80012c8:	609a      	str	r2, [r3, #8]
 80012ca:	e047      	b.n	800135c <AS5600_UpdateAngle_DMA+0x134>
	}
	else if(delta < -HALF_MAX_RESOLUTION) {
 80012cc:	f9b7 300a 	ldrsh.w	r3, [r7, #10]
 80012d0:	f513 6f00 	cmn.w	r3, #2048	@ 0x800
 80012d4:	dc22      	bgt.n	800131c <AS5600_UpdateAngle_DMA+0xf4>
		dev->total_angle_rad += (MAX_RESOLUTION + delta) * BIT_TO_RAD;
 80012d6:	687b      	ldr	r3, [r7, #4]
 80012d8:	689b      	ldr	r3, [r3, #8]
 80012da:	4618      	mov	r0, r3
 80012dc:	f7ff f93c 	bl	8000558 <__aeabi_f2d>
 80012e0:	4604      	mov	r4, r0
 80012e2:	460d      	mov	r5, r1
 80012e4:	f9b7 300a 	ldrsh.w	r3, [r7, #10]
 80012e8:	f603 73ff 	addw	r3, r3, #4095	@ 0xfff
 80012ec:	4618      	mov	r0, r3
 80012ee:	f7ff f921 	bl	8000534 <__aeabi_i2d>
 80012f2:	a31f      	add	r3, pc, #124	@ (adr r3, 8001370 <AS5600_UpdateAngle_DMA+0x148>)
 80012f4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80012f8:	f7ff f986 	bl	8000608 <__aeabi_dmul>
 80012fc:	4602      	mov	r2, r0
 80012fe:	460b      	mov	r3, r1
 8001300:	4620      	mov	r0, r4
 8001302:	4629      	mov	r1, r5
 8001304:	f7fe ffca 	bl	800029c <__adddf3>
 8001308:	4602      	mov	r2, r0
 800130a:	460b      	mov	r3, r1
 800130c:	4610      	mov	r0, r2
 800130e:	4619      	mov	r1, r3
 8001310:	f7ff fc72 	bl	8000bf8 <__aeabi_d2f>
 8001314:	4602      	mov	r2, r0
 8001316:	687b      	ldr	r3, [r7, #4]
 8001318:	609a      	str	r2, [r3, #8]
 800131a:	e01f      	b.n	800135c <AS5600_UpdateAngle_DMA+0x134>
	}
	else {
		dev->total_angle_rad += delta * BIT_TO_RAD;
 800131c:	687b      	ldr	r3, [r7, #4]
 800131e:	689b      	ldr	r3, [r3, #8]
 8001320:	4618      	mov	r0, r3
 8001322:	f7ff f919 	bl	8000558 <__aeabi_f2d>
 8001326:	4604      	mov	r4, r0
 8001328:	460d      	mov	r5, r1
 800132a:	f9b7 300a 	ldrsh.w	r3, [r7, #10]
 800132e:	4618      	mov	r0, r3
 8001330:	f7ff f900 	bl	8000534 <__aeabi_i2d>
 8001334:	a30e      	add	r3, pc, #56	@ (adr r3, 8001370 <AS5600_UpdateAngle_DMA+0x148>)
 8001336:	e9d3 2300 	ldrd	r2, r3, [r3]
 800133a:	f7ff f965 	bl	8000608 <__aeabi_dmul>
 800133e:	4602      	mov	r2, r0
 8001340:	460b      	mov	r3, r1
 8001342:	4620      	mov	r0, r4
 8001344:	4629      	mov	r1, r5
 8001346:	f7fe ffa9 	bl	800029c <__adddf3>
 800134a:	4602      	mov	r2, r0
 800134c:	460b      	mov	r3, r1
 800134e:	4610      	mov	r0, r2
 8001350:	4619      	mov	r1, r3
 8001352:	f7ff fc51 	bl	8000bf8 <__aeabi_d2f>
 8001356:	4602      	mov	r2, r0
 8001358:	687b      	ldr	r3, [r7, #4]
 800135a:	609a      	str	r2, [r3, #8]
	}

	dev->prev_raw_angle = raw_angle;
 800135c:	687b      	ldr	r3, [r7, #4]
 800135e:	89ba      	ldrh	r2, [r7, #12]
 8001360:	809a      	strh	r2, [r3, #4]
 8001362:	e002      	b.n	800136a <AS5600_UpdateAngle_DMA+0x142>
		return;
 8001364:	bf00      	nop
 8001366:	e000      	b.n	800136a <AS5600_UpdateAngle_DMA+0x142>
		return;
 8001368:	bf00      	nop
}
 800136a:	3710      	adds	r7, #16
 800136c:	46bd      	mov	sp, r7
 800136e:	bdb0      	pop	{r4, r5, r7, pc}
 8001370:	8b5cd7aa 	.word	0x8b5cd7aa
 8001374:	3f59238d 	.word	0x3f59238d

08001378 <_cos>:
/*
 * @brief Cosine approximation
 * @param[in] angle(radians)
 * @return cos(angle)
 */
__STATIC_INLINE float _cos(float angle) {
 8001378:	b580      	push	{r7, lr}
 800137a:	b084      	sub	sp, #16
 800137c:	af00      	add	r7, sp, #0
 800137e:	ed87 0a01 	vstr	s0, [r7, #4]
  float _angle = angle + _PI_2;
 8001382:	edd7 7a01 	vldr	s15, [r7, #4]
 8001386:	ed9f 7a12 	vldr	s14, [pc, #72]	@ 80013d0 <_cos+0x58>
 800138a:	ee77 7a87 	vadd.f32	s15, s15, s14
 800138e:	edc7 7a03 	vstr	s15, [r7, #12]
  _angle = _angle > _2PI ? _angle - _2PI : _angle;
 8001392:	edd7 7a03 	vldr	s15, [r7, #12]
 8001396:	ed9f 7a0f 	vldr	s14, [pc, #60]	@ 80013d4 <_cos+0x5c>
 800139a:	eef4 7ac7 	vcmpe.f32	s15, s14
 800139e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80013a2:	dd06      	ble.n	80013b2 <_cos+0x3a>
 80013a4:	edd7 7a03 	vldr	s15, [r7, #12]
 80013a8:	ed9f 7a0a 	vldr	s14, [pc, #40]	@ 80013d4 <_cos+0x5c>
 80013ac:	ee77 7ac7 	vsub.f32	s15, s15, s14
 80013b0:	e001      	b.n	80013b6 <_cos+0x3e>
 80013b2:	edd7 7a03 	vldr	s15, [r7, #12]
 80013b6:	edc7 7a03 	vstr	s15, [r7, #12]
  return _sin(_angle);
 80013ba:	ed97 0a03 	vldr	s0, [r7, #12]
 80013be:	f000 faad 	bl	800191c <_sin>
 80013c2:	eef0 7a40 	vmov.f32	s15, s0
}
 80013c6:	eeb0 0a67 	vmov.f32	s0, s15
 80013ca:	3710      	adds	r7, #16
 80013cc:	46bd      	mov	sp, r7
 80013ce:	bd80      	pop	{r7, pc}
 80013d0:	3fc90fdb 	.word	0x3fc90fdb
 80013d4:	40c90fdb 	.word	0x40c90fdb

080013d8 <_normalizeAngle>:
/*
 * @brief Normalize angle to [0, 2pi]
 * @param[in] angle(radians)
 * @return normalized_angle
 */
__STATIC_INLINE float _normalizeAngle(float angle){
 80013d8:	b580      	push	{r7, lr}
 80013da:	b084      	sub	sp, #16
 80013dc:	af00      	add	r7, sp, #0
 80013de:	ed87 0a01 	vstr	s0, [r7, #4]
  float a = fmod(angle, _2PI);
 80013e2:	6878      	ldr	r0, [r7, #4]
 80013e4:	f7ff f8b8 	bl	8000558 <__aeabi_f2d>
 80013e8:	4602      	mov	r2, r0
 80013ea:	460b      	mov	r3, r1
 80013ec:	ed9f 1b12 	vldr	d1, [pc, #72]	@ 8001438 <_normalizeAngle+0x60>
 80013f0:	ec43 2b10 	vmov	d0, r2, r3
 80013f4:	f00b fd36 	bl	800ce64 <fmod>
 80013f8:	ec53 2b10 	vmov	r2, r3, d0
 80013fc:	4610      	mov	r0, r2
 80013fe:	4619      	mov	r1, r3
 8001400:	f7ff fbfa 	bl	8000bf8 <__aeabi_d2f>
 8001404:	4603      	mov	r3, r0
 8001406:	60fb      	str	r3, [r7, #12]

  /* Add 2pi to negative values to make positive */
  return a >= 0 ? a : (a + _2PI);
 8001408:	edd7 7a03 	vldr	s15, [r7, #12]
 800140c:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8001410:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001414:	db02      	blt.n	800141c <_normalizeAngle+0x44>
 8001416:	edd7 7a03 	vldr	s15, [r7, #12]
 800141a:	e005      	b.n	8001428 <_normalizeAngle+0x50>
 800141c:	edd7 7a03 	vldr	s15, [r7, #12]
 8001420:	ed9f 7a07 	vldr	s14, [pc, #28]	@ 8001440 <_normalizeAngle+0x68>
 8001424:	ee77 7a87 	vadd.f32	s15, s15, s14
}
 8001428:	eeb0 0a67 	vmov.f32	s0, s15
 800142c:	3710      	adds	r7, #16
 800142e:	46bd      	mov	sp, r7
 8001430:	bd80      	pop	{r7, pc}
 8001432:	bf00      	nop
 8001434:	f3af 8000 	nop.w
 8001438:	60000000 	.word	0x60000000
 800143c:	401921fb 	.word	0x401921fb
 8001440:	40c90fdb 	.word	0x40c90fdb

08001444 <_electricalAngle>:
 * @brief Calculates electrical angle from rotor angle
 * @param[in] shaft_angle(radians)
 * @param[in] pole_pairs
 * @return electrical angle
 */
__STATIC_INLINE float _electricalAngle(float shaft_angle, uint8_t pole_pairs){
 8001444:	b480      	push	{r7}
 8001446:	b083      	sub	sp, #12
 8001448:	af00      	add	r7, sp, #0
 800144a:	ed87 0a01 	vstr	s0, [r7, #4]
 800144e:	4603      	mov	r3, r0
 8001450:	70fb      	strb	r3, [r7, #3]
  return shaft_angle * pole_pairs;
 8001452:	78fb      	ldrb	r3, [r7, #3]
 8001454:	ee07 3a90 	vmov	s15, r3
 8001458:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800145c:	edd7 7a01 	vldr	s15, [r7, #4]
 8001460:	ee67 7a27 	vmul.f32	s15, s14, s15
}
 8001464:	eeb0 0a67 	vmov.f32	s0, s15
 8001468:	370c      	adds	r7, #12
 800146a:	46bd      	mov	sp, r7
 800146c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001470:	4770      	bx	lr

08001472 <PWM_Start_3_Channel>:
/*
 * @brief Starts PWM channels 1, 2, 3 of specified timer.
 * @param[in] TIM_HandleTypeDef timer
 */
void PWM_Start_3_Channel(TIM_HandleTypeDef* timer)
{
 8001472:	b580      	push	{r7, lr}
 8001474:	b082      	sub	sp, #8
 8001476:	af00      	add	r7, sp, #0
 8001478:	6078      	str	r0, [r7, #4]
	HAL_TIM_PWM_Start(timer, TIM_CHANNEL_1);
 800147a:	2100      	movs	r1, #0
 800147c:	6878      	ldr	r0, [r7, #4]
 800147e:	f005 fc9b 	bl	8006db8 <HAL_TIM_PWM_Start>
	HAL_TIM_PWM_Start(timer, TIM_CHANNEL_2);
 8001482:	2104      	movs	r1, #4
 8001484:	6878      	ldr	r0, [r7, #4]
 8001486:	f005 fc97 	bl	8006db8 <HAL_TIM_PWM_Start>
	HAL_TIM_PWM_Start(timer, TIM_CHANNEL_3);
 800148a:	2108      	movs	r1, #8
 800148c:	6878      	ldr	r0, [r7, #4]
 800148e:	f005 fc93 	bl	8006db8 <HAL_TIM_PWM_Start>
}
 8001492:	bf00      	nop
 8001494:	3708      	adds	r7, #8
 8001496:	46bd      	mov	sp, r7
 8001498:	bd80      	pop	{r7, pc}

0800149a <SetPWM>:
 * @scope static
 * @brief Set pwm duty cycle of timer channels
 * @param[in] BLDCMotor* motor
 */
__STATIC_INLINE void SetPWM(BLDCMotor* motor)
{
 800149a:	b480      	push	{r7}
 800149c:	b085      	sub	sp, #20
 800149e:	af00      	add	r7, sp, #0
 80014a0:	6078      	str	r0, [r7, #4]
	uint32_t ARR = motor->timer->Instance->ARR;
 80014a2:	687b      	ldr	r3, [r7, #4]
 80014a4:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80014a6:	681b      	ldr	r3, [r3, #0]
 80014a8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80014aa:	60fb      	str	r3, [r7, #12]
	motor->timer->Instance->CCR1 = (motor->pv.Ua / motor->supply_voltage) * ARR;
 80014ac:	687b      	ldr	r3, [r7, #4]
 80014ae:	edd3 6a0b 	vldr	s13, [r3, #44]	@ 0x2c
 80014b2:	687b      	ldr	r3, [r7, #4]
 80014b4:	edd3 7a02 	vldr	s15, [r3, #8]
 80014b8:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80014bc:	68fb      	ldr	r3, [r7, #12]
 80014be:	ee07 3a90 	vmov	s15, r3
 80014c2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80014c6:	ee67 7a27 	vmul.f32	s15, s14, s15
 80014ca:	687b      	ldr	r3, [r7, #4]
 80014cc:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80014ce:	681b      	ldr	r3, [r3, #0]
 80014d0:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80014d4:	ee17 2a90 	vmov	r2, s15
 80014d8:	635a      	str	r2, [r3, #52]	@ 0x34
	motor->timer->Instance->CCR2 = (motor->pv.Ub / motor->supply_voltage) * ARR;
 80014da:	687b      	ldr	r3, [r7, #4]
 80014dc:	edd3 6a0c 	vldr	s13, [r3, #48]	@ 0x30
 80014e0:	687b      	ldr	r3, [r7, #4]
 80014e2:	edd3 7a02 	vldr	s15, [r3, #8]
 80014e6:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80014ea:	68fb      	ldr	r3, [r7, #12]
 80014ec:	ee07 3a90 	vmov	s15, r3
 80014f0:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80014f4:	ee67 7a27 	vmul.f32	s15, s14, s15
 80014f8:	687b      	ldr	r3, [r7, #4]
 80014fa:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80014fc:	681b      	ldr	r3, [r3, #0]
 80014fe:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8001502:	ee17 2a90 	vmov	r2, s15
 8001506:	639a      	str	r2, [r3, #56]	@ 0x38
	motor->timer->Instance->CCR3 = (motor->pv.Uc / motor->supply_voltage) * ARR;
 8001508:	687b      	ldr	r3, [r7, #4]
 800150a:	edd3 6a0d 	vldr	s13, [r3, #52]	@ 0x34
 800150e:	687b      	ldr	r3, [r7, #4]
 8001510:	edd3 7a02 	vldr	s15, [r3, #8]
 8001514:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8001518:	68fb      	ldr	r3, [r7, #12]
 800151a:	ee07 3a90 	vmov	s15, r3
 800151e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8001522:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001526:	687b      	ldr	r3, [r7, #4]
 8001528:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800152a:	681b      	ldr	r3, [r3, #0]
 800152c:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8001530:	ee17 2a90 	vmov	r2, s15
 8001534:	63da      	str	r2, [r3, #60]	@ 0x3c
}
 8001536:	bf00      	nop
 8001538:	3714      	adds	r7, #20
 800153a:	46bd      	mov	sp, r7
 800153c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001540:	4770      	bx	lr
	...

08001544 <BLDC_UpdateMotorADC_DMA>:

/*
 * @brief Update motor struct ADC values from ADC buffer
 */
void BLDC_UpdateMotorADC_DMA()
{
 8001544:	b480      	push	{r7}
 8001546:	af00      	add	r7, sp, #0
	if(BLDCMotorArray[0] != NULL)
 8001548:	4b10      	ldr	r3, [pc, #64]	@ (800158c <BLDC_UpdateMotorADC_DMA+0x48>)
 800154a:	681b      	ldr	r3, [r3, #0]
 800154c:	2b00      	cmp	r3, #0
 800154e:	d009      	beq.n	8001564 <BLDC_UpdateMotorADC_DMA+0x20>
	{
		BLDCMotorArray[0]->vars.phase_current[0] = ADC_buff[0];
 8001550:	4b0e      	ldr	r3, [pc, #56]	@ (800158c <BLDC_UpdateMotorADC_DMA+0x48>)
 8001552:	681b      	ldr	r3, [r3, #0]
 8001554:	4a0e      	ldr	r2, [pc, #56]	@ (8001590 <BLDC_UpdateMotorADC_DMA+0x4c>)
 8001556:	6812      	ldr	r2, [r2, #0]
 8001558:	61da      	str	r2, [r3, #28]
		BLDCMotorArray[0]->vars.phase_current[1] = ADC_buff[1];
 800155a:	4b0c      	ldr	r3, [pc, #48]	@ (800158c <BLDC_UpdateMotorADC_DMA+0x48>)
 800155c:	681b      	ldr	r3, [r3, #0]
 800155e:	4a0c      	ldr	r2, [pc, #48]	@ (8001590 <BLDC_UpdateMotorADC_DMA+0x4c>)
 8001560:	6852      	ldr	r2, [r2, #4]
 8001562:	621a      	str	r2, [r3, #32]
	}
	if(BLDCMotorArray[1] != NULL)
 8001564:	4b09      	ldr	r3, [pc, #36]	@ (800158c <BLDC_UpdateMotorADC_DMA+0x48>)
 8001566:	685b      	ldr	r3, [r3, #4]
 8001568:	2b00      	cmp	r3, #0
 800156a:	d009      	beq.n	8001580 <BLDC_UpdateMotorADC_DMA+0x3c>
	{
		BLDCMotorArray[1]->vars.phase_current[0] = ADC_buff[2];
 800156c:	4b07      	ldr	r3, [pc, #28]	@ (800158c <BLDC_UpdateMotorADC_DMA+0x48>)
 800156e:	685b      	ldr	r3, [r3, #4]
 8001570:	4a07      	ldr	r2, [pc, #28]	@ (8001590 <BLDC_UpdateMotorADC_DMA+0x4c>)
 8001572:	6892      	ldr	r2, [r2, #8]
 8001574:	61da      	str	r2, [r3, #28]
		BLDCMotorArray[1]->vars.phase_current[1] = ADC_buff[3];
 8001576:	4b05      	ldr	r3, [pc, #20]	@ (800158c <BLDC_UpdateMotorADC_DMA+0x48>)
 8001578:	685b      	ldr	r3, [r3, #4]
 800157a:	4a05      	ldr	r2, [pc, #20]	@ (8001590 <BLDC_UpdateMotorADC_DMA+0x4c>)
 800157c:	68d2      	ldr	r2, [r2, #12]
 800157e:	621a      	str	r2, [r3, #32]
	}
}
 8001580:	bf00      	nop
 8001582:	46bd      	mov	sp, r7
 8001584:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001588:	4770      	bx	lr
 800158a:	bf00      	nop
 800158c:	20000274 	.word	0x20000274
 8001590:	2000027c 	.word	0x2000027c

08001594 <Var_t_Init>:
 * @scope Static
 * @brief Initializers for motor sub-structs
 * @retval Struct_t struct
 */
static Var_t Var_t_Init()
{
 8001594:	b490      	push	{r4, r7}
 8001596:	b086      	sub	sp, #24
 8001598:	af00      	add	r7, sp, #0
 800159a:	6078      	str	r0, [r7, #4]
	Var_t vars = {
 800159c:	f107 0308 	add.w	r3, r7, #8
 80015a0:	2200      	movs	r2, #0
 80015a2:	601a      	str	r2, [r3, #0]
 80015a4:	605a      	str	r2, [r3, #4]
 80015a6:	609a      	str	r2, [r3, #8]
 80015a8:	60da      	str	r2, [r3, #12]
		.prev_us = 0,
		.phase_current[0] = 0,
		.phase_current[1] = 0
	};

	return vars;
 80015aa:	687b      	ldr	r3, [r7, #4]
 80015ac:	461c      	mov	r4, r3
 80015ae:	f107 0308 	add.w	r3, r7, #8
 80015b2:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 80015b4:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
}
 80015b8:	6878      	ldr	r0, [r7, #4]
 80015ba:	3718      	adds	r7, #24
 80015bc:	46bd      	mov	sp, r7
 80015be:	bc90      	pop	{r4, r7}
 80015c0:	4770      	bx	lr

080015c2 <DQ_t_Init>:

static DQ_t DQ_t_Init()
{
 80015c2:	b480      	push	{r7}
 80015c4:	b087      	sub	sp, #28
 80015c6:	af00      	add	r7, sp, #0
	DQ_t dq = {
 80015c8:	f04f 0300 	mov.w	r3, #0
 80015cc:	60bb      	str	r3, [r7, #8]
 80015ce:	f04f 0300 	mov.w	r3, #0
 80015d2:	60fb      	str	r3, [r7, #12]
		.Ud = 0,
		.Uq = 0
	};

	return dq;
 80015d4:	f107 0310 	add.w	r3, r7, #16
 80015d8:	f107 0208 	add.w	r2, r7, #8
 80015dc:	e892 0003 	ldmia.w	r2, {r0, r1}
 80015e0:	e883 0003 	stmia.w	r3, {r0, r1}
 80015e4:	693a      	ldr	r2, [r7, #16]
 80015e6:	697b      	ldr	r3, [r7, #20]
 80015e8:	ee07 2a10 	vmov	s14, r2
 80015ec:	ee07 3a90 	vmov	s15, r3
}
 80015f0:	eeb0 0a47 	vmov.f32	s0, s14
 80015f4:	eef0 0a67 	vmov.f32	s1, s15
 80015f8:	371c      	adds	r7, #28
 80015fa:	46bd      	mov	sp, r7
 80015fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001600:	4770      	bx	lr

08001602 <PV_t_Init>:

static PV_t PV_t_Init()
{
 8001602:	b480      	push	{r7}
 8001604:	b08b      	sub	sp, #44	@ 0x2c
 8001606:	af00      	add	r7, sp, #0
	PV_t pv = {
 8001608:	f04f 0300 	mov.w	r3, #0
 800160c:	613b      	str	r3, [r7, #16]
 800160e:	f04f 0300 	mov.w	r3, #0
 8001612:	617b      	str	r3, [r7, #20]
 8001614:	f04f 0300 	mov.w	r3, #0
 8001618:	61bb      	str	r3, [r7, #24]
		.Ua = 0,
		.Ub = 0,
		.Uc = 0
	};

	return pv;
 800161a:	f107 031c 	add.w	r3, r7, #28
 800161e:	f107 0210 	add.w	r2, r7, #16
 8001622:	ca07      	ldmia	r2, {r0, r1, r2}
 8001624:	e883 0007 	stmia.w	r3, {r0, r1, r2}
 8001628:	69f9      	ldr	r1, [r7, #28]
 800162a:	6a3a      	ldr	r2, [r7, #32]
 800162c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800162e:	ee06 1a90 	vmov	s13, r1
 8001632:	ee07 2a10 	vmov	s14, r2
 8001636:	ee07 3a90 	vmov	s15, r3
}
 800163a:	eeb0 0a66 	vmov.f32	s0, s13
 800163e:	eef0 0a47 	vmov.f32	s1, s14
 8001642:	eeb0 1a67 	vmov.f32	s2, s15
 8001646:	372c      	adds	r7, #44	@ 0x2c
 8001648:	46bd      	mov	sp, r7
 800164a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800164e:	4770      	bx	lr

08001650 <BLDCMotor_Init>:
 * - Voltage limit is 3V by default.
 *
 * @retval BLDCMotor motor
 */
void BLDCMotor_Init(BLDCMotor* motor, TIM_HandleTypeDef* timer, uint8_t pole_pairs)
{
 8001650:	b5b0      	push	{r4, r5, r7, lr}
 8001652:	b092      	sub	sp, #72	@ 0x48
 8001654:	af00      	add	r7, sp, #0
 8001656:	6478      	str	r0, [r7, #68]	@ 0x44
 8001658:	6439      	str	r1, [r7, #64]	@ 0x40
 800165a:	4613      	mov	r3, r2
 800165c:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
	/* Store motor in motor array, to be referenced by other functions globally */
	if(BLDCMotorArray[0] == NULL)
 8001660:	4b3c      	ldr	r3, [pc, #240]	@ (8001754 <BLDCMotor_Init+0x104>)
 8001662:	681b      	ldr	r3, [r3, #0]
 8001664:	2b00      	cmp	r3, #0
 8001666:	d103      	bne.n	8001670 <BLDCMotor_Init+0x20>
	{
		BLDCMotorArray[0] = motor;
 8001668:	4a3a      	ldr	r2, [pc, #232]	@ (8001754 <BLDCMotor_Init+0x104>)
 800166a:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800166c:	6013      	str	r3, [r2, #0]
 800166e:	e006      	b.n	800167e <BLDCMotor_Init+0x2e>
	}
	else if(BLDCMotorArray[1] == NULL)
 8001670:	4b38      	ldr	r3, [pc, #224]	@ (8001754 <BLDCMotor_Init+0x104>)
 8001672:	685b      	ldr	r3, [r3, #4]
 8001674:	2b00      	cmp	r3, #0
 8001676:	d168      	bne.n	800174a <BLDCMotor_Init+0xfa>
	{
		BLDCMotorArray[1] = motor;
 8001678:	4a36      	ldr	r2, [pc, #216]	@ (8001754 <BLDCMotor_Init+0x104>)
 800167a:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800167c:	6053      	str	r3, [r2, #4]
	else
	{
		return;
	}

	motor->sensor_dir = 1;
 800167e:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8001680:	2201      	movs	r2, #1
 8001682:	701a      	strb	r2, [r3, #0]
	motor->pole_pairs = pole_pairs;
 8001684:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8001686:	f897 203f 	ldrb.w	r2, [r7, #63]	@ 0x3f
 800168a:	705a      	strb	r2, [r3, #1]
	motor->vars.phase_current[0] = 0;
 800168c:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800168e:	2200      	movs	r2, #0
 8001690:	61da      	str	r2, [r3, #28]
	motor->vars.phase_current[1] = 0;
 8001692:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8001694:	2200      	movs	r2, #0
 8001696:	621a      	str	r2, [r3, #32]
	motor->voltage_limit = 3;
 8001698:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800169a:	4a2f      	ldr	r2, [pc, #188]	@ (8001758 <BLDCMotor_Init+0x108>)
 800169c:	605a      	str	r2, [r3, #4]
	motor->supply_voltage = 12;
 800169e:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80016a0:	4a2e      	ldr	r2, [pc, #184]	@ (800175c <BLDCMotor_Init+0x10c>)
 80016a2:	609a      	str	r2, [r3, #8]

	motor->target_velocity = 0;
 80016a4:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80016a6:	f04f 0200 	mov.w	r2, #0
 80016aa:	60da      	str	r2, [r3, #12]
	motor->target_pos = 0;
 80016ac:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80016ae:	f04f 0200 	mov.w	r2, #0
 80016b2:	611a      	str	r2, [r3, #16]

	motor->vars = Var_t_Init();
 80016b4:	6c7c      	ldr	r4, [r7, #68]	@ 0x44
 80016b6:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 80016ba:	4618      	mov	r0, r3
 80016bc:	f7ff ff6a 	bl	8001594 <Var_t_Init>
 80016c0:	3414      	adds	r4, #20
 80016c2:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 80016c6:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 80016c8:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
	motor->dq = DQ_t_Init();
 80016cc:	6c7c      	ldr	r4, [r7, #68]	@ 0x44
 80016ce:	f7ff ff78 	bl	80015c2 <DQ_t_Init>
 80016d2:	eeb0 7a40 	vmov.f32	s14, s0
 80016d6:	eef0 7a60 	vmov.f32	s15, s1
 80016da:	ed84 7a09 	vstr	s14, [r4, #36]	@ 0x24
 80016de:	edc4 7a0a 	vstr	s15, [r4, #40]	@ 0x28
	motor->pv = PV_t_Init();
 80016e2:	6c7c      	ldr	r4, [r7, #68]	@ 0x44
 80016e4:	f7ff ff8d 	bl	8001602 <PV_t_Init>
 80016e8:	eef0 6a40 	vmov.f32	s13, s0
 80016ec:	eeb0 7a60 	vmov.f32	s14, s1
 80016f0:	eef0 7a41 	vmov.f32	s15, s2
 80016f4:	edc4 6a0b 	vstr	s13, [r4, #44]	@ 0x2c
 80016f8:	ed84 7a0c 	vstr	s14, [r4, #48]	@ 0x30
 80016fc:	edc4 7a0d 	vstr	s15, [r4, #52]	@ 0x34
	motor->pid = PID_Init();
 8001700:	6c7c      	ldr	r4, [r7, #68]	@ 0x44
 8001702:	463b      	mov	r3, r7
 8001704:	4618      	mov	r0, r3
 8001706:	f000 ff79 	bl	80025fc <PID_Init>
 800170a:	3438      	adds	r4, #56	@ 0x38
 800170c:	463d      	mov	r5, r7
 800170e:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8001710:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8001712:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8001714:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8001716:	e895 0003 	ldmia.w	r5, {r0, r1}
 800171a:	e884 0003 	stmia.w	r4, {r0, r1}
	motor->lpf = LPF_Init();
 800171e:	6c7c      	ldr	r4, [r7, #68]	@ 0x44
 8001720:	463b      	mov	r3, r7
 8001722:	4618      	mov	r0, r3
 8001724:	f000 f97a 	bl	8001a1c <LPF_Init>
 8001728:	f104 0360 	add.w	r3, r4, #96	@ 0x60
 800172c:	463a      	mov	r2, r7
 800172e:	ca07      	ldmia	r2, {r0, r1, r2}
 8001730:	e883 0007 	stmia.w	r3, {r0, r1, r2}
	motor->control = none;
 8001734:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8001736:	2200      	movs	r2, #0
 8001738:	f883 206c 	strb.w	r2, [r3, #108]	@ 0x6c
	motor->sensor = NULL;
 800173c:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800173e:	2200      	movs	r2, #0
 8001740:	671a      	str	r2, [r3, #112]	@ 0x70
	motor->timer = timer;
 8001742:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8001744:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8001746:	675a      	str	r2, [r3, #116]	@ 0x74
 8001748:	e000      	b.n	800174c <BLDCMotor_Init+0xfc>
		return;
 800174a:	bf00      	nop

}
 800174c:	3748      	adds	r7, #72	@ 0x48
 800174e:	46bd      	mov	sp, r7
 8001750:	bdb0      	pop	{r4, r5, r7, pc}
 8001752:	bf00      	nop
 8001754:	20000274 	.word	0x20000274
 8001758:	40400000 	.word	0x40400000
 800175c:	41400000 	.word	0x41400000

08001760 <SetTorque>:
/*
 * @brief Inverse Clarke & Park transformations to calculate phase voltages
 * @param[in] BLDCMotor* motor
 * @note Calls setpwm()
 */
void SetTorque(BLDCMotor* motor) {
 8001760:	b580      	push	{r7, lr}
 8001762:	ed2d 8b02 	vpush	{d8}
 8001766:	b088      	sub	sp, #32
 8001768:	af00      	add	r7, sp, #0
 800176a:	6078      	str	r0, [r7, #4]
	/* Constrain Uq to within voltage range */
	motor->dq.Uq = _constrain(motor->dq.Uq, -motor->voltage_limit, motor->voltage_limit);
 800176c:	687b      	ldr	r3, [r7, #4]
 800176e:	ed93 7a09 	vldr	s14, [r3, #36]	@ 0x24
 8001772:	687b      	ldr	r3, [r7, #4]
 8001774:	edd3 7a01 	vldr	s15, [r3, #4]
 8001778:	eef1 7a67 	vneg.f32	s15, s15
 800177c:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8001780:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001784:	d505      	bpl.n	8001792 <SetTorque+0x32>
 8001786:	687b      	ldr	r3, [r7, #4]
 8001788:	edd3 7a01 	vldr	s15, [r3, #4]
 800178c:	eef1 7a67 	vneg.f32	s15, s15
 8001790:	e011      	b.n	80017b6 <SetTorque+0x56>
 8001792:	687b      	ldr	r3, [r7, #4]
 8001794:	ed93 7a09 	vldr	s14, [r3, #36]	@ 0x24
 8001798:	687b      	ldr	r3, [r7, #4]
 800179a:	edd3 7a01 	vldr	s15, [r3, #4]
 800179e:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80017a2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80017a6:	dd03      	ble.n	80017b0 <SetTorque+0x50>
 80017a8:	687b      	ldr	r3, [r7, #4]
 80017aa:	edd3 7a01 	vldr	s15, [r3, #4]
 80017ae:	e002      	b.n	80017b6 <SetTorque+0x56>
 80017b0:	687b      	ldr	r3, [r7, #4]
 80017b2:	edd3 7a09 	vldr	s15, [r3, #36]	@ 0x24
 80017b6:	687b      	ldr	r3, [r7, #4]
 80017b8:	edc3 7a09 	vstr	s15, [r3, #36]	@ 0x24
    /* Normalize electric angle */
	/* Note that _normalizeAngle() works with floats, not fix16 */
    float el_angle = _normalizeAngle(_electricalAngle(motor->vars.shaft_angle, motor->pole_pairs));
 80017bc:	687b      	ldr	r3, [r7, #4]
 80017be:	edd3 7a05 	vldr	s15, [r3, #20]
 80017c2:	687b      	ldr	r3, [r7, #4]
 80017c4:	785b      	ldrb	r3, [r3, #1]
 80017c6:	4618      	mov	r0, r3
 80017c8:	eeb0 0a67 	vmov.f32	s0, s15
 80017cc:	f7ff fe3a 	bl	8001444 <_electricalAngle>
 80017d0:	eef0 7a40 	vmov.f32	s15, s0
 80017d4:	eeb0 0a67 	vmov.f32	s0, s15
 80017d8:	f7ff fdfe 	bl	80013d8 <_normalizeAngle>
 80017dc:	ed87 0a07 	vstr	s0, [r7, #28]

	/* Inverse park transform */
	float Ualpha = motor->dq.Uq * _cos(el_angle);
 80017e0:	687b      	ldr	r3, [r7, #4]
 80017e2:	ed93 8a09 	vldr	s16, [r3, #36]	@ 0x24
 80017e6:	ed97 0a07 	vldr	s0, [r7, #28]
 80017ea:	f7ff fdc5 	bl	8001378 <_cos>
 80017ee:	eef0 7a40 	vmov.f32	s15, s0
 80017f2:	ee68 7a27 	vmul.f32	s15, s16, s15
 80017f6:	edc7 7a06 	vstr	s15, [r7, #24]
	float Ubeta = motor->dq.Uq * _sin(el_angle);
 80017fa:	687b      	ldr	r3, [r7, #4]
 80017fc:	ed93 8a09 	vldr	s16, [r3, #36]	@ 0x24
 8001800:	ed97 0a07 	vldr	s0, [r7, #28]
 8001804:	f000 f88a 	bl	800191c <_sin>
 8001808:	eef0 7a40 	vmov.f32	s15, s0
 800180c:	ee68 7a27 	vmul.f32	s15, s16, s15
 8001810:	edc7 7a05 	vstr	s15, [r7, #20]

	float half_supply_v = motor->supply_voltage / 2.0f;
 8001814:	687b      	ldr	r3, [r7, #4]
 8001816:	ed93 7a02 	vldr	s14, [r3, #8]
 800181a:	eef0 6a00 	vmov.f32	s13, #0	@ 0x40000000  2.0
 800181e:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001822:	edc7 7a04 	vstr	s15, [r7, #16]
	float sqrt3_beta = Ubeta * _SQRT3;
 8001826:	edd7 7a05 	vldr	s15, [r7, #20]
 800182a:	ed9f 7a1e 	vldr	s14, [pc, #120]	@ 80018a4 <SetTorque+0x144>
 800182e:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001832:	edc7 7a03 	vstr	s15, [r7, #12]

	/* Inverse Clarke transform */
	motor->pv.Ua = Ualpha + half_supply_v;
 8001836:	ed97 7a06 	vldr	s14, [r7, #24]
 800183a:	edd7 7a04 	vldr	s15, [r7, #16]
 800183e:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001842:	687b      	ldr	r3, [r7, #4]
 8001844:	edc3 7a0b 	vstr	s15, [r3, #44]	@ 0x2c
	motor->pv.Ub = ((sqrt3_beta - Ualpha) / 2.0f) + half_supply_v;
 8001848:	ed97 7a03 	vldr	s14, [r7, #12]
 800184c:	edd7 7a06 	vldr	s15, [r7, #24]
 8001850:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001854:	eef0 6a00 	vmov.f32	s13, #0	@ 0x40000000  2.0
 8001858:	ee87 7aa6 	vdiv.f32	s14, s15, s13
 800185c:	edd7 7a04 	vldr	s15, [r7, #16]
 8001860:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001864:	687b      	ldr	r3, [r7, #4]
 8001866:	edc3 7a0c 	vstr	s15, [r3, #48]	@ 0x30
	motor->pv.Uc = ((-Ualpha - sqrt3_beta) / 2.0f) + half_supply_v;
 800186a:	edd7 7a06 	vldr	s15, [r7, #24]
 800186e:	eeb1 7a67 	vneg.f32	s14, s15
 8001872:	edd7 7a03 	vldr	s15, [r7, #12]
 8001876:	ee77 7a67 	vsub.f32	s15, s14, s15
 800187a:	eef0 6a00 	vmov.f32	s13, #0	@ 0x40000000  2.0
 800187e:	ee87 7aa6 	vdiv.f32	s14, s15, s13
 8001882:	edd7 7a04 	vldr	s15, [r7, #16]
 8001886:	ee77 7a27 	vadd.f32	s15, s14, s15
 800188a:	687b      	ldr	r3, [r7, #4]
 800188c:	edc3 7a0d 	vstr	s15, [r3, #52]	@ 0x34
	SetPWM(motor);
 8001890:	6878      	ldr	r0, [r7, #4]
 8001892:	f7ff fe02 	bl	800149a <SetPWM>
}
 8001896:	bf00      	nop
 8001898:	3720      	adds	r7, #32
 800189a:	46bd      	mov	sp, r7
 800189c:	ecbd 8b02 	vpop	{d8}
 80018a0:	bd80      	pop	{r7, pc}
 80018a2:	bf00      	nop
 80018a4:	3fddb3d7 	.word	0x3fddb3d7

080018a8 <LinkSensor>:
 * @param[in] BLDCMotor* motor
 * @param[in] AS5600* sensor
 * @param[in] I2C_HandleTypeDef *i2c_handle
 */
void LinkSensor(BLDCMotor* motor, AS5600* sensor, I2C_HandleTypeDef *i2c_handle)
{
 80018a8:	b580      	push	{r7, lr}
 80018aa:	b086      	sub	sp, #24
 80018ac:	af00      	add	r7, sp, #0
 80018ae:	60f8      	str	r0, [r7, #12]
 80018b0:	60b9      	str	r1, [r7, #8]
 80018b2:	607a      	str	r2, [r7, #4]
	uint8_t init_stat = AS5600_Init(sensor, i2c_handle);
 80018b4:	6879      	ldr	r1, [r7, #4]
 80018b6:	68b8      	ldr	r0, [r7, #8]
 80018b8:	f7ff fc4b 	bl	8001152 <AS5600_Init>
 80018bc:	4603      	mov	r3, r0
 80018be:	75fb      	strb	r3, [r7, #23]

	/* Check if sensor link successful */
	if(init_stat != 0)
 80018c0:	7dfb      	ldrb	r3, [r7, #23]
 80018c2:	2b00      	cmp	r3, #0
 80018c4:	d003      	beq.n	80018ce <LinkSensor+0x26>
	{
		motor->sensor = NULL;
 80018c6:	68fb      	ldr	r3, [r7, #12]
 80018c8:	2200      	movs	r2, #0
 80018ca:	671a      	str	r2, [r3, #112]	@ 0x70
		return;
 80018cc:	e021      	b.n	8001912 <LinkSensor+0x6a>
	}

	motor->sensor = sensor;
 80018ce:	68fb      	ldr	r3, [r7, #12]
 80018d0:	68ba      	ldr	r2, [r7, #8]
 80018d2:	671a      	str	r2, [r3, #112]	@ 0x70

	motor->dq.Uq = motor->voltage_limit;
 80018d4:	68fb      	ldr	r3, [r7, #12]
 80018d6:	685a      	ldr	r2, [r3, #4]
 80018d8:	68fb      	ldr	r3, [r7, #12]
 80018da:	625a      	str	r2, [r3, #36]	@ 0x24
	motor->vars.shaft_angle = _3PI_2;
 80018dc:	68fb      	ldr	r3, [r7, #12]
 80018de:	4a0e      	ldr	r2, [pc, #56]	@ (8001918 <LinkSensor+0x70>)
 80018e0:	615a      	str	r2, [r3, #20]
	SetTorque(motor);
 80018e2:	68f8      	ldr	r0, [r7, #12]
 80018e4:	f7ff ff3c 	bl	8001760 <SetTorque>
	HAL_Delay(1500);
 80018e8:	f240 50dc 	movw	r0, #1500	@ 0x5dc
 80018ec:	f001 fe0c 	bl	8003508 <HAL_Delay>
	AS5600_ZeroAngle(sensor);
 80018f0:	68b8      	ldr	r0, [r7, #8]
 80018f2:	f7ff fc1b 	bl	800112c <AS5600_ZeroAngle>
	motor->dq.Uq = 0;
 80018f6:	68fb      	ldr	r3, [r7, #12]
 80018f8:	f04f 0200 	mov.w	r2, #0
 80018fc:	625a      	str	r2, [r3, #36]	@ 0x24
	motor->vars.shaft_angle = 0;
 80018fe:	68fb      	ldr	r3, [r7, #12]
 8001900:	f04f 0200 	mov.w	r2, #0
 8001904:	615a      	str	r2, [r3, #20]
	SetTorque(motor);
 8001906:	68f8      	ldr	r0, [r7, #12]
 8001908:	f7ff ff2a 	bl	8001760 <SetTorque>

	AS5600_UpdateAngle_DMA(sensor);
 800190c:	68b8      	ldr	r0, [r7, #8]
 800190e:	f7ff fc8b 	bl	8001228 <AS5600_UpdateAngle_DMA>
}
 8001912:	3718      	adds	r7, #24
 8001914:	46bd      	mov	sp, r7
 8001916:	bd80      	pop	{r7, pc}
 8001918:	4096cbe4 	.word	0x4096cbe4

0800191c <_sin>:
/*
 * @brief Sine approximation using look-up table & linear interpolation
 * @param[in] angle(radians)
 * @return sin(angle)
 */
float _sin(float angle){
 800191c:	b480      	push	{r7}
 800191e:	b087      	sub	sp, #28
 8001920:	af00      	add	r7, sp, #0
 8001922:	ed87 0a01 	vstr	s0, [r7, #4]

   int32_t first, second;
   uint16_t index = (uint16_t)(angle / _2PI * 65536.0f);
 8001926:	ed97 7a01 	vldr	s14, [r7, #4]
 800192a:	eddf 6a38 	vldr	s13, [pc, #224]	@ 8001a0c <_sin+0xf0>
 800192e:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001932:	ed9f 7a37 	vldr	s14, [pc, #220]	@ 8001a10 <_sin+0xf4>
 8001936:	ee67 7a87 	vmul.f32	s15, s15, s14
 800193a:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800193e:	ee17 3a90 	vmov	r3, s15
 8001942:	81fb      	strh	r3, [r7, #14]
   int frac = index & 0xff;
 8001944:	89fb      	ldrh	r3, [r7, #14]
 8001946:	b2db      	uxtb	r3, r3
 8001948:	60bb      	str	r3, [r7, #8]
   index = (index >> 8) & 0xff;
 800194a:	89fb      	ldrh	r3, [r7, #14]
 800194c:	0a1b      	lsrs	r3, r3, #8
 800194e:	81fb      	strh	r3, [r7, #14]

   if (index < 64){
 8001950:	89fb      	ldrh	r3, [r7, #14]
 8001952:	2b3f      	cmp	r3, #63	@ 0x3f
 8001954:	d80b      	bhi.n	800196e <_sin+0x52>
     first = (int32_t)sineLUT[index];
 8001956:	89fb      	ldrh	r3, [r7, #14]
 8001958:	4a2e      	ldr	r2, [pc, #184]	@ (8001a14 <_sin+0xf8>)
 800195a:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800195e:	617b      	str	r3, [r7, #20]
     second = (int32_t)sineLUT[index + 1];
 8001960:	89fb      	ldrh	r3, [r7, #14]
 8001962:	3301      	adds	r3, #1
 8001964:	4a2b      	ldr	r2, [pc, #172]	@ (8001a14 <_sin+0xf8>)
 8001966:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800196a:	613b      	str	r3, [r7, #16]
 800196c:	e033      	b.n	80019d6 <_sin+0xba>
   }
   else if (index < 128){
 800196e:	89fb      	ldrh	r3, [r7, #14]
 8001970:	2b7f      	cmp	r3, #127	@ 0x7f
 8001972:	d80e      	bhi.n	8001992 <_sin+0x76>
     first = (int32_t)sineLUT[128 - index];
 8001974:	89fb      	ldrh	r3, [r7, #14]
 8001976:	f1c3 0380 	rsb	r3, r3, #128	@ 0x80
 800197a:	4a26      	ldr	r2, [pc, #152]	@ (8001a14 <_sin+0xf8>)
 800197c:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8001980:	617b      	str	r3, [r7, #20]
     second = (int32_t)sineLUT[127 - index];
 8001982:	89fb      	ldrh	r3, [r7, #14]
 8001984:	f1c3 037f 	rsb	r3, r3, #127	@ 0x7f
 8001988:	4a22      	ldr	r2, [pc, #136]	@ (8001a14 <_sin+0xf8>)
 800198a:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800198e:	613b      	str	r3, [r7, #16]
 8001990:	e021      	b.n	80019d6 <_sin+0xba>
   }
   else if (index < 192){
 8001992:	89fb      	ldrh	r3, [r7, #14]
 8001994:	2bbf      	cmp	r3, #191	@ 0xbf
 8001996:	d80e      	bhi.n	80019b6 <_sin+0x9a>
     first = -(int32_t)sineLUT[index - 128];
 8001998:	89fb      	ldrh	r3, [r7, #14]
 800199a:	3b80      	subs	r3, #128	@ 0x80
 800199c:	4a1d      	ldr	r2, [pc, #116]	@ (8001a14 <_sin+0xf8>)
 800199e:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80019a2:	425b      	negs	r3, r3
 80019a4:	617b      	str	r3, [r7, #20]
     second = -(int32_t)sineLUT[index - 127];
 80019a6:	89fb      	ldrh	r3, [r7, #14]
 80019a8:	3b7f      	subs	r3, #127	@ 0x7f
 80019aa:	4a1a      	ldr	r2, [pc, #104]	@ (8001a14 <_sin+0xf8>)
 80019ac:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80019b0:	425b      	negs	r3, r3
 80019b2:	613b      	str	r3, [r7, #16]
 80019b4:	e00f      	b.n	80019d6 <_sin+0xba>
   }
   else {
     first = -(int32_t)sineLUT[256 - index];
 80019b6:	89fb      	ldrh	r3, [r7, #14]
 80019b8:	f5c3 7380 	rsb	r3, r3, #256	@ 0x100
 80019bc:	4a15      	ldr	r2, [pc, #84]	@ (8001a14 <_sin+0xf8>)
 80019be:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80019c2:	425b      	negs	r3, r3
 80019c4:	617b      	str	r3, [r7, #20]
     second = -(int32_t)sineLUT[255 - index];
 80019c6:	89fb      	ldrh	r3, [r7, #14]
 80019c8:	f1c3 03ff 	rsb	r3, r3, #255	@ 0xff
 80019cc:	4a11      	ldr	r2, [pc, #68]	@ (8001a14 <_sin+0xf8>)
 80019ce:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80019d2:	425b      	negs	r3, r3
 80019d4:	613b      	str	r3, [r7, #16]
   }

   return (first + (((second - first) * frac) >> 8)) / 32768.0f;
 80019d6:	693a      	ldr	r2, [r7, #16]
 80019d8:	697b      	ldr	r3, [r7, #20]
 80019da:	1ad3      	subs	r3, r2, r3
 80019dc:	68ba      	ldr	r2, [r7, #8]
 80019de:	fb02 f303 	mul.w	r3, r2, r3
 80019e2:	121a      	asrs	r2, r3, #8
 80019e4:	697b      	ldr	r3, [r7, #20]
 80019e6:	4413      	add	r3, r2
 80019e8:	ee07 3a90 	vmov	s15, r3
 80019ec:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80019f0:	ed9f 7a09 	vldr	s14, [pc, #36]	@ 8001a18 <_sin+0xfc>
 80019f4:	eec7 6a87 	vdiv.f32	s13, s15, s14
 80019f8:	eef0 7a66 	vmov.f32	s15, s13
 }
 80019fc:	eeb0 0a67 	vmov.f32	s0, s15
 8001a00:	371c      	adds	r7, #28
 8001a02:	46bd      	mov	sp, r7
 8001a04:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a08:	4770      	bx	lr
 8001a0a:	bf00      	nop
 8001a0c:	40c90fdb 	.word	0x40c90fdb
 8001a10:	47800000 	.word	0x47800000
 8001a14:	20000000 	.word	0x20000000
 8001a18:	47000000 	.word	0x47000000

08001a1c <LPF_Init>:

/*
 * @brief LPF struct initialization function
 */
LPF_t LPF_Init()
{
 8001a1c:	b490      	push	{r4, r7}
 8001a1e:	b086      	sub	sp, #24
 8001a20:	af00      	add	r7, sp, #0
 8001a22:	6078      	str	r0, [r7, #4]
	LPF_t lpf_dev = {
 8001a24:	4b09      	ldr	r3, [pc, #36]	@ (8001a4c <LPF_Init+0x30>)
 8001a26:	60fb      	str	r3, [r7, #12]
 8001a28:	f04f 0300 	mov.w	r3, #0
 8001a2c:	613b      	str	r3, [r7, #16]
 8001a2e:	2300      	movs	r3, #0
 8001a30:	617b      	str	r3, [r7, #20]
			.prev_data = 0,
			.prev_us = 0,
			.time_const = 0.1
	};

	return lpf_dev;
 8001a32:	687b      	ldr	r3, [r7, #4]
 8001a34:	461c      	mov	r4, r3
 8001a36:	f107 030c 	add.w	r3, r7, #12
 8001a3a:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 8001a3e:	e884 0007 	stmia.w	r4, {r0, r1, r2}
}
 8001a42:	6878      	ldr	r0, [r7, #4]
 8001a44:	3718      	adds	r7, #24
 8001a46:	46bd      	mov	sp, r7
 8001a48:	bc90      	pop	{r4, r7}
 8001a4a:	4770      	bx	lr
 8001a4c:	3dcccccd 	.word	0x3dcccccd

08001a50 <DWT_Init>:
{
 8001a50:	b480      	push	{r7}
 8001a52:	af00      	add	r7, sp, #0
	CoreDebug->DEMCR |= CoreDebug_DEMCR_TRCENA_Msk; //   
 8001a54:	4b08      	ldr	r3, [pc, #32]	@ (8001a78 <DWT_Init+0x28>)
 8001a56:	68db      	ldr	r3, [r3, #12]
 8001a58:	4a07      	ldr	r2, [pc, #28]	@ (8001a78 <DWT_Init+0x28>)
 8001a5a:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8001a5e:	60d3      	str	r3, [r2, #12]
	DWT->CTRL |= DWT_CTRL_CYCCNTENA_Msk;   //  
 8001a60:	4b06      	ldr	r3, [pc, #24]	@ (8001a7c <DWT_Init+0x2c>)
 8001a62:	681b      	ldr	r3, [r3, #0]
 8001a64:	4a05      	ldr	r2, [pc, #20]	@ (8001a7c <DWT_Init+0x2c>)
 8001a66:	f043 0301 	orr.w	r3, r3, #1
 8001a6a:	6013      	str	r3, [r2, #0]
}
 8001a6c:	bf00      	nop
 8001a6e:	46bd      	mov	sp, r7
 8001a70:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a74:	4770      	bx	lr
 8001a76:	bf00      	nop
 8001a78:	e000edf0 	.word	0xe000edf0
 8001a7c:	e0001000 	.word	0xe0001000

08001a80 <micros>:
__STATIC_INLINE uint32_t micros(void){
 8001a80:	b480      	push	{r7}
 8001a82:	af00      	add	r7, sp, #0
	return  DWT->CYCCNT / (SystemCoreClock / 1000000U);
 8001a84:	4b07      	ldr	r3, [pc, #28]	@ (8001aa4 <micros+0x24>)
 8001a86:	685a      	ldr	r2, [r3, #4]
 8001a88:	4b07      	ldr	r3, [pc, #28]	@ (8001aa8 <micros+0x28>)
 8001a8a:	681b      	ldr	r3, [r3, #0]
 8001a8c:	4907      	ldr	r1, [pc, #28]	@ (8001aac <micros+0x2c>)
 8001a8e:	fba1 1303 	umull	r1, r3, r1, r3
 8001a92:	0c9b      	lsrs	r3, r3, #18
 8001a94:	fbb2 f3f3 	udiv	r3, r2, r3
}
 8001a98:	4618      	mov	r0, r3
 8001a9a:	46bd      	mov	sp, r7
 8001a9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001aa0:	4770      	bx	lr
 8001aa2:	bf00      	nop
 8001aa4:	e0001000 	.word	0xe0001000
 8001aa8:	20000084 	.word	0x20000084
 8001aac:	431bde83 	.word	0x431bde83

08001ab0 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001ab0:	b580      	push	{r7, lr}
 8001ab2:	b0a4      	sub	sp, #144	@ 0x90
 8001ab4:	af02      	add	r7, sp, #8
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001ab6:	f001 fcb5 	bl	8003424 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001aba:	f000 f893 	bl	8001be4 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001abe:	f000 fb7d 	bl	80021bc <MX_GPIO_Init>
  MX_DMA_Init();
 8001ac2:	f000 fb2d 	bl	8002120 <MX_DMA_Init>
  MX_I2C1_Init();
 8001ac6:	f000 f973 	bl	8001db0 <MX_I2C1_Init>
  MX_TIM2_Init();
 8001aca:	f000 f9cd 	bl	8001e68 <MX_TIM2_Init>
  MX_I2C2_Init();
 8001ace:	f000 f99d 	bl	8001e0c <MX_I2C2_Init>
  MX_TIM3_Init();
 8001ad2:	f000 fa37 	bl	8001f44 <MX_TIM3_Init>
  MX_USART1_UART_Init();
 8001ad6:	f000 faf9 	bl	80020cc <MX_USART1_UART_Init>
  MX_ADC1_Init();
 8001ada:	f000 f8eb 	bl	8001cb4 <MX_ADC1_Init>
  MX_TIM4_Init();
 8001ade:	f000 fa9f 	bl	8002020 <MX_TIM4_Init>
  /* USER CODE BEGIN 2 */
  /* Start PWM channels */
  PWM_Start_3_Channel(&htim2);
 8001ae2:	4833      	ldr	r0, [pc, #204]	@ (8001bb0 <main+0x100>)
 8001ae4:	f7ff fcc5 	bl	8001472 <PWM_Start_3_Channel>

  /* DWT timer init (for micros) */
  DWT_Init();
 8001ae8:	f7ff ffb2 	bl	8001a50 <DWT_Init>
  /* Create sensor & motor object */
  AS5600 s1;
  BLDCMotor m1;

  /* Init motor object */
  BLDCMotor_Init(&m1, &htim2, 7);
 8001aec:	463b      	mov	r3, r7
 8001aee:	2207      	movs	r2, #7
 8001af0:	492f      	ldr	r1, [pc, #188]	@ (8001bb0 <main+0x100>)
 8001af2:	4618      	mov	r0, r3
 8001af4:	f7ff fdac 	bl	8001650 <BLDCMotor_Init>
  LinkSensor(&m1, &s1, &hi2c1);
 8001af8:	f107 0178 	add.w	r1, r7, #120	@ 0x78
 8001afc:	463b      	mov	r3, r7
 8001afe:	4a2d      	ldr	r2, [pc, #180]	@ (8001bb4 <main+0x104>)
 8001b00:	4618      	mov	r0, r3
 8001b02:	f7ff fed1 	bl	80018a8 <LinkSensor>
  m1.supply_voltage = 12;
 8001b06:	4b2c      	ldr	r3, [pc, #176]	@ (8001bb8 <main+0x108>)
 8001b08:	60bb      	str	r3, [r7, #8]
  m1.voltage_limit = 3;
 8001b0a:	4b2c      	ldr	r3, [pc, #176]	@ (8001bbc <main+0x10c>)
 8001b0c:	607b      	str	r3, [r7, #4]
  m1.sensor_dir = -1;
 8001b0e:	23ff      	movs	r3, #255	@ 0xff
 8001b10:	703b      	strb	r3, [r7, #0]
  //SerialCommander_Init(&m1, NULL, &huart1);

#ifdef ADC_ENABLED
  	HAL_ADC_Start_DMA(&hadc1, ADC_buff, 4);
 8001b12:	2204      	movs	r2, #4
 8001b14:	492a      	ldr	r1, [pc, #168]	@ (8001bc0 <main+0x110>)
 8001b16:	482b      	ldr	r0, [pc, #172]	@ (8001bc4 <main+0x114>)
 8001b18:	f001 fd5e 	bl	80035d8 <HAL_ADC_Start_DMA>
#endif

  	/* Start tim4 periodic callback */
  HAL_TIM_Base_Start_IT(&htim4);
 8001b1c:	482a      	ldr	r0, [pc, #168]	@ (8001bc8 <main+0x118>)
 8001b1e:	f005 f84b 	bl	8006bb8 <HAL_TIM_Base_Start_IT>

  //OLED_Init();
  ssd1306_Init();
 8001b22:	f001 fa7f 	bl	8003024 <ssd1306_Init>
  ssd1306_Fill(Black);
 8001b26:	2000      	movs	r0, #0
 8001b28:	f001 fae6 	bl	80030f8 <ssd1306_Fill>
  ssd1306_WriteString("Hello world!", Font_7x10, White);
 8001b2c:	4b27      	ldr	r3, [pc, #156]	@ (8001bcc <main+0x11c>)
 8001b2e:	2201      	movs	r2, #1
 8001b30:	9200      	str	r2, [sp, #0]
 8001b32:	cb0e      	ldmia	r3, {r1, r2, r3}
 8001b34:	4826      	ldr	r0, [pc, #152]	@ (8001bd0 <main+0x120>)
 8001b36:	f001 fc05 	bl	8003344 <ssd1306_WriteString>
  ssd1306_UpdateScreen();
 8001b3a:	f001 faf5 	bl	8003128 <ssd1306_UpdateScreen>
  HAL_Delay(2000);
 8001b3e:	f44f 60fa 	mov.w	r0, #2000	@ 0x7d0
 8001b42:	f001 fce1 	bl	8003508 <HAL_Delay>
  ssd1306_Fill(Black);
 8001b46:	2000      	movs	r0, #0
 8001b48:	f001 fad6 	bl	80030f8 <ssd1306_Fill>
  ssd1306_UpdateScreen();
 8001b4c:	f001 faec 	bl	8003128 <ssd1306_UpdateScreen>
  HAL_Delay(2000);
 8001b50:	f44f 60fa 	mov.w	r0, #2000	@ 0x7d0
 8001b54:	f001 fcd8 	bl	8003508 <HAL_Delay>
  while (1)
  {
//	  timestamp = micros();
//	  CLPositionControl(&m1, 2);
//	  freq = 1 / ((micros() - timestamp) * 0.000001);
	  timestamp = micros();
 8001b58:	f7ff ff92 	bl	8001a80 <micros>
 8001b5c:	4603      	mov	r3, r0
 8001b5e:	4a1d      	ldr	r2, [pc, #116]	@ (8001bd4 <main+0x124>)
 8001b60:	6013      	str	r3, [r2, #0]
	  OLED_UpdateDMA(BLDCMotorArray);
 8001b62:	481d      	ldr	r0, [pc, #116]	@ (8001bd8 <main+0x128>)
 8001b64:	f000 fc88 	bl	8002478 <OLED_UpdateDMA>
	  freq = 1 / ((micros() - timestamp) * 0.000001);
 8001b68:	f7ff ff8a 	bl	8001a80 <micros>
 8001b6c:	4602      	mov	r2, r0
 8001b6e:	4b19      	ldr	r3, [pc, #100]	@ (8001bd4 <main+0x124>)
 8001b70:	681b      	ldr	r3, [r3, #0]
 8001b72:	1ad3      	subs	r3, r2, r3
 8001b74:	4618      	mov	r0, r3
 8001b76:	f7fe fccd 	bl	8000514 <__aeabi_ui2d>
 8001b7a:	a30b      	add	r3, pc, #44	@ (adr r3, 8001ba8 <main+0xf8>)
 8001b7c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001b80:	f7fe fd42 	bl	8000608 <__aeabi_dmul>
 8001b84:	4602      	mov	r2, r0
 8001b86:	460b      	mov	r3, r1
 8001b88:	f04f 0000 	mov.w	r0, #0
 8001b8c:	4913      	ldr	r1, [pc, #76]	@ (8001bdc <main+0x12c>)
 8001b8e:	f7fe fe65 	bl	800085c <__aeabi_ddiv>
 8001b92:	4602      	mov	r2, r0
 8001b94:	460b      	mov	r3, r1
 8001b96:	4610      	mov	r0, r2
 8001b98:	4619      	mov	r1, r3
 8001b9a:	f7ff f82d 	bl	8000bf8 <__aeabi_d2f>
 8001b9e:	4603      	mov	r3, r0
 8001ba0:	4a0f      	ldr	r2, [pc, #60]	@ (8001be0 <main+0x130>)
 8001ba2:	6013      	str	r3, [r2, #0]
	  timestamp = micros();
 8001ba4:	bf00      	nop
 8001ba6:	e7d7      	b.n	8001b58 <main+0xa8>
 8001ba8:	a0b5ed8d 	.word	0xa0b5ed8d
 8001bac:	3eb0c6f7 	.word	0x3eb0c6f7
 8001bb0:	2000055c 	.word	0x2000055c
 8001bb4:	20000334 	.word	0x20000334
 8001bb8:	41400000 	.word	0x41400000
 8001bbc:	40400000 	.word	0x40400000
 8001bc0:	2000027c 	.word	0x2000027c
 8001bc4:	2000028c 	.word	0x2000028c
 8001bc8:	200005ec 	.word	0x200005ec
 8001bcc:	0800d8dc 	.word	0x0800d8dc
 8001bd0:	0800d0e8 	.word	0x0800d0e8
 8001bd4:	20000680 	.word	0x20000680
 8001bd8:	20000274 	.word	0x20000274
 8001bdc:	3ff00000 	.word	0x3ff00000
 8001be0:	20000684 	.word	0x20000684

08001be4 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001be4:	b580      	push	{r7, lr}
 8001be6:	b094      	sub	sp, #80	@ 0x50
 8001be8:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001bea:	f107 0320 	add.w	r3, r7, #32
 8001bee:	2230      	movs	r2, #48	@ 0x30
 8001bf0:	2100      	movs	r1, #0
 8001bf2:	4618      	mov	r0, r3
 8001bf4:	f007 fd59 	bl	80096aa <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001bf8:	f107 030c 	add.w	r3, r7, #12
 8001bfc:	2200      	movs	r2, #0
 8001bfe:	601a      	str	r2, [r3, #0]
 8001c00:	605a      	str	r2, [r3, #4]
 8001c02:	609a      	str	r2, [r3, #8]
 8001c04:	60da      	str	r2, [r3, #12]
 8001c06:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8001c08:	2300      	movs	r3, #0
 8001c0a:	60bb      	str	r3, [r7, #8]
 8001c0c:	4b27      	ldr	r3, [pc, #156]	@ (8001cac <SystemClock_Config+0xc8>)
 8001c0e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001c10:	4a26      	ldr	r2, [pc, #152]	@ (8001cac <SystemClock_Config+0xc8>)
 8001c12:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001c16:	6413      	str	r3, [r2, #64]	@ 0x40
 8001c18:	4b24      	ldr	r3, [pc, #144]	@ (8001cac <SystemClock_Config+0xc8>)
 8001c1a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001c1c:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001c20:	60bb      	str	r3, [r7, #8]
 8001c22:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8001c24:	2300      	movs	r3, #0
 8001c26:	607b      	str	r3, [r7, #4]
 8001c28:	4b21      	ldr	r3, [pc, #132]	@ (8001cb0 <SystemClock_Config+0xcc>)
 8001c2a:	681b      	ldr	r3, [r3, #0]
 8001c2c:	4a20      	ldr	r2, [pc, #128]	@ (8001cb0 <SystemClock_Config+0xcc>)
 8001c2e:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8001c32:	6013      	str	r3, [r2, #0]
 8001c34:	4b1e      	ldr	r3, [pc, #120]	@ (8001cb0 <SystemClock_Config+0xcc>)
 8001c36:	681b      	ldr	r3, [r3, #0]
 8001c38:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 8001c3c:	607b      	str	r3, [r7, #4]
 8001c3e:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8001c40:	2301      	movs	r3, #1
 8001c42:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8001c44:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8001c48:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001c4a:	2302      	movs	r3, #2
 8001c4c:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8001c4e:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 8001c52:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLM = 25;
 8001c54:	2319      	movs	r3, #25
 8001c56:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLN = 192;
 8001c58:	23c0      	movs	r3, #192	@ 0xc0
 8001c5a:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8001c5c:	2302      	movs	r3, #2
 8001c5e:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLQ = 4;
 8001c60:	2304      	movs	r3, #4
 8001c62:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001c64:	f107 0320 	add.w	r3, r7, #32
 8001c68:	4618      	mov	r0, r3
 8001c6a:	f004 fb4d 	bl	8006308 <HAL_RCC_OscConfig>
 8001c6e:	4603      	mov	r3, r0
 8001c70:	2b00      	cmp	r3, #0
 8001c72:	d001      	beq.n	8001c78 <SystemClock_Config+0x94>
  {
    Error_Handler();
 8001c74:	f000 fbd0 	bl	8002418 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001c78:	230f      	movs	r3, #15
 8001c7a:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001c7c:	2302      	movs	r3, #2
 8001c7e:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001c80:	2300      	movs	r3, #0
 8001c82:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8001c84:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001c88:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8001c8a:	2300      	movs	r3, #0
 8001c8c:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_3) != HAL_OK)
 8001c8e:	f107 030c 	add.w	r3, r7, #12
 8001c92:	2103      	movs	r1, #3
 8001c94:	4618      	mov	r0, r3
 8001c96:	f004 fdaf 	bl	80067f8 <HAL_RCC_ClockConfig>
 8001c9a:	4603      	mov	r3, r0
 8001c9c:	2b00      	cmp	r3, #0
 8001c9e:	d001      	beq.n	8001ca4 <SystemClock_Config+0xc0>
  {
    Error_Handler();
 8001ca0:	f000 fbba 	bl	8002418 <Error_Handler>
  }
}
 8001ca4:	bf00      	nop
 8001ca6:	3750      	adds	r7, #80	@ 0x50
 8001ca8:	46bd      	mov	sp, r7
 8001caa:	bd80      	pop	{r7, pc}
 8001cac:	40023800 	.word	0x40023800
 8001cb0:	40007000 	.word	0x40007000

08001cb4 <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 8001cb4:	b580      	push	{r7, lr}
 8001cb6:	b084      	sub	sp, #16
 8001cb8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 8001cba:	463b      	mov	r3, r7
 8001cbc:	2200      	movs	r2, #0
 8001cbe:	601a      	str	r2, [r3, #0]
 8001cc0:	605a      	str	r2, [r3, #4]
 8001cc2:	609a      	str	r2, [r3, #8]
 8001cc4:	60da      	str	r2, [r3, #12]

  /* USER CODE END ADC1_Init 1 */

  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc1.Instance = ADC1;
 8001cc6:	4b37      	ldr	r3, [pc, #220]	@ (8001da4 <MX_ADC1_Init+0xf0>)
 8001cc8:	4a37      	ldr	r2, [pc, #220]	@ (8001da8 <MX_ADC1_Init+0xf4>)
 8001cca:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 8001ccc:	4b35      	ldr	r3, [pc, #212]	@ (8001da4 <MX_ADC1_Init+0xf0>)
 8001cce:	f44f 3280 	mov.w	r2, #65536	@ 0x10000
 8001cd2:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_10B;
 8001cd4:	4b33      	ldr	r3, [pc, #204]	@ (8001da4 <MX_ADC1_Init+0xf0>)
 8001cd6:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 8001cda:	609a      	str	r2, [r3, #8]
  hadc1.Init.ScanConvMode = ENABLE;
 8001cdc:	4b31      	ldr	r3, [pc, #196]	@ (8001da4 <MX_ADC1_Init+0xf0>)
 8001cde:	2201      	movs	r2, #1
 8001ce0:	611a      	str	r2, [r3, #16]
  hadc1.Init.ContinuousConvMode = DISABLE;
 8001ce2:	4b30      	ldr	r3, [pc, #192]	@ (8001da4 <MX_ADC1_Init+0xf0>)
 8001ce4:	2200      	movs	r2, #0
 8001ce6:	761a      	strb	r2, [r3, #24]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8001ce8:	4b2e      	ldr	r3, [pc, #184]	@ (8001da4 <MX_ADC1_Init+0xf0>)
 8001cea:	2200      	movs	r2, #0
 8001cec:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8001cf0:	4b2c      	ldr	r3, [pc, #176]	@ (8001da4 <MX_ADC1_Init+0xf0>)
 8001cf2:	2200      	movs	r2, #0
 8001cf4:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8001cf6:	4b2b      	ldr	r3, [pc, #172]	@ (8001da4 <MX_ADC1_Init+0xf0>)
 8001cf8:	4a2c      	ldr	r2, [pc, #176]	@ (8001dac <MX_ADC1_Init+0xf8>)
 8001cfa:	629a      	str	r2, [r3, #40]	@ 0x28
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8001cfc:	4b29      	ldr	r3, [pc, #164]	@ (8001da4 <MX_ADC1_Init+0xf0>)
 8001cfe:	2200      	movs	r2, #0
 8001d00:	60da      	str	r2, [r3, #12]
  hadc1.Init.NbrOfConversion = 4;
 8001d02:	4b28      	ldr	r3, [pc, #160]	@ (8001da4 <MX_ADC1_Init+0xf0>)
 8001d04:	2204      	movs	r2, #4
 8001d06:	61da      	str	r2, [r3, #28]
  hadc1.Init.DMAContinuousRequests = DISABLE;
 8001d08:	4b26      	ldr	r3, [pc, #152]	@ (8001da4 <MX_ADC1_Init+0xf0>)
 8001d0a:	2200      	movs	r2, #0
 8001d0c:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
  hadc1.Init.EOCSelection = ADC_EOC_SEQ_CONV;
 8001d10:	4b24      	ldr	r3, [pc, #144]	@ (8001da4 <MX_ADC1_Init+0xf0>)
 8001d12:	2200      	movs	r2, #0
 8001d14:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8001d16:	4823      	ldr	r0, [pc, #140]	@ (8001da4 <MX_ADC1_Init+0xf0>)
 8001d18:	f001 fc1a 	bl	8003550 <HAL_ADC_Init>
 8001d1c:	4603      	mov	r3, r0
 8001d1e:	2b00      	cmp	r3, #0
 8001d20:	d001      	beq.n	8001d26 <MX_ADC1_Init+0x72>
  {
    Error_Handler();
 8001d22:	f000 fb79 	bl	8002418 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_0;
 8001d26:	2300      	movs	r3, #0
 8001d28:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 1;
 8001d2a:	2301      	movs	r3, #1
 8001d2c:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_3CYCLES;
 8001d2e:	2300      	movs	r3, #0
 8001d30:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001d32:	463b      	mov	r3, r7
 8001d34:	4619      	mov	r1, r3
 8001d36:	481b      	ldr	r0, [pc, #108]	@ (8001da4 <MX_ADC1_Init+0xf0>)
 8001d38:	f001 fd52 	bl	80037e0 <HAL_ADC_ConfigChannel>
 8001d3c:	4603      	mov	r3, r0
 8001d3e:	2b00      	cmp	r3, #0
 8001d40:	d001      	beq.n	8001d46 <MX_ADC1_Init+0x92>
  {
    Error_Handler();
 8001d42:	f000 fb69 	bl	8002418 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_1;
 8001d46:	2301      	movs	r3, #1
 8001d48:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 2;
 8001d4a:	2302      	movs	r3, #2
 8001d4c:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001d4e:	463b      	mov	r3, r7
 8001d50:	4619      	mov	r1, r3
 8001d52:	4814      	ldr	r0, [pc, #80]	@ (8001da4 <MX_ADC1_Init+0xf0>)
 8001d54:	f001 fd44 	bl	80037e0 <HAL_ADC_ConfigChannel>
 8001d58:	4603      	mov	r3, r0
 8001d5a:	2b00      	cmp	r3, #0
 8001d5c:	d001      	beq.n	8001d62 <MX_ADC1_Init+0xae>
  {
    Error_Handler();
 8001d5e:	f000 fb5b 	bl	8002418 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_3;
 8001d62:	2303      	movs	r3, #3
 8001d64:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 3;
 8001d66:	2303      	movs	r3, #3
 8001d68:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001d6a:	463b      	mov	r3, r7
 8001d6c:	4619      	mov	r1, r3
 8001d6e:	480d      	ldr	r0, [pc, #52]	@ (8001da4 <MX_ADC1_Init+0xf0>)
 8001d70:	f001 fd36 	bl	80037e0 <HAL_ADC_ConfigChannel>
 8001d74:	4603      	mov	r3, r0
 8001d76:	2b00      	cmp	r3, #0
 8001d78:	d001      	beq.n	8001d7e <MX_ADC1_Init+0xca>
  {
    Error_Handler();
 8001d7a:	f000 fb4d 	bl	8002418 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_4;
 8001d7e:	2304      	movs	r3, #4
 8001d80:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 4;
 8001d82:	2304      	movs	r3, #4
 8001d84:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001d86:	463b      	mov	r3, r7
 8001d88:	4619      	mov	r1, r3
 8001d8a:	4806      	ldr	r0, [pc, #24]	@ (8001da4 <MX_ADC1_Init+0xf0>)
 8001d8c:	f001 fd28 	bl	80037e0 <HAL_ADC_ConfigChannel>
 8001d90:	4603      	mov	r3, r0
 8001d92:	2b00      	cmp	r3, #0
 8001d94:	d001      	beq.n	8001d9a <MX_ADC1_Init+0xe6>
  {
    Error_Handler();
 8001d96:	f000 fb3f 	bl	8002418 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8001d9a:	bf00      	nop
 8001d9c:	3710      	adds	r7, #16
 8001d9e:	46bd      	mov	sp, r7
 8001da0:	bd80      	pop	{r7, pc}
 8001da2:	bf00      	nop
 8001da4:	2000028c 	.word	0x2000028c
 8001da8:	40012000 	.word	0x40012000
 8001dac:	0f000001 	.word	0x0f000001

08001db0 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 8001db0:	b580      	push	{r7, lr}
 8001db2:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8001db4:	4b12      	ldr	r3, [pc, #72]	@ (8001e00 <MX_I2C1_Init+0x50>)
 8001db6:	4a13      	ldr	r2, [pc, #76]	@ (8001e04 <MX_I2C1_Init+0x54>)
 8001db8:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 100000;
 8001dba:	4b11      	ldr	r3, [pc, #68]	@ (8001e00 <MX_I2C1_Init+0x50>)
 8001dbc:	4a12      	ldr	r2, [pc, #72]	@ (8001e08 <MX_I2C1_Init+0x58>)
 8001dbe:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8001dc0:	4b0f      	ldr	r3, [pc, #60]	@ (8001e00 <MX_I2C1_Init+0x50>)
 8001dc2:	2200      	movs	r2, #0
 8001dc4:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 8001dc6:	4b0e      	ldr	r3, [pc, #56]	@ (8001e00 <MX_I2C1_Init+0x50>)
 8001dc8:	2200      	movs	r2, #0
 8001dca:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8001dcc:	4b0c      	ldr	r3, [pc, #48]	@ (8001e00 <MX_I2C1_Init+0x50>)
 8001dce:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 8001dd2:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8001dd4:	4b0a      	ldr	r3, [pc, #40]	@ (8001e00 <MX_I2C1_Init+0x50>)
 8001dd6:	2200      	movs	r2, #0
 8001dd8:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 8001dda:	4b09      	ldr	r3, [pc, #36]	@ (8001e00 <MX_I2C1_Init+0x50>)
 8001ddc:	2200      	movs	r2, #0
 8001dde:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8001de0:	4b07      	ldr	r3, [pc, #28]	@ (8001e00 <MX_I2C1_Init+0x50>)
 8001de2:	2200      	movs	r2, #0
 8001de4:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8001de6:	4b06      	ldr	r3, [pc, #24]	@ (8001e00 <MX_I2C1_Init+0x50>)
 8001de8:	2200      	movs	r2, #0
 8001dea:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8001dec:	4804      	ldr	r0, [pc, #16]	@ (8001e00 <MX_I2C1_Init+0x50>)
 8001dee:	f002 fe65 	bl	8004abc <HAL_I2C_Init>
 8001df2:	4603      	mov	r3, r0
 8001df4:	2b00      	cmp	r3, #0
 8001df6:	d001      	beq.n	8001dfc <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 8001df8:	f000 fb0e 	bl	8002418 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8001dfc:	bf00      	nop
 8001dfe:	bd80      	pop	{r7, pc}
 8001e00:	20000334 	.word	0x20000334
 8001e04:	40005400 	.word	0x40005400
 8001e08:	000186a0 	.word	0x000186a0

08001e0c <MX_I2C2_Init>:
  * @brief I2C2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C2_Init(void)
{
 8001e0c:	b580      	push	{r7, lr}
 8001e0e:	af00      	add	r7, sp, #0
  /* USER CODE END I2C2_Init 0 */

  /* USER CODE BEGIN I2C2_Init 1 */

  /* USER CODE END I2C2_Init 1 */
  hi2c2.Instance = I2C2;
 8001e10:	4b12      	ldr	r3, [pc, #72]	@ (8001e5c <MX_I2C2_Init+0x50>)
 8001e12:	4a13      	ldr	r2, [pc, #76]	@ (8001e60 <MX_I2C2_Init+0x54>)
 8001e14:	601a      	str	r2, [r3, #0]
  hi2c2.Init.ClockSpeed = 100000;
 8001e16:	4b11      	ldr	r3, [pc, #68]	@ (8001e5c <MX_I2C2_Init+0x50>)
 8001e18:	4a12      	ldr	r2, [pc, #72]	@ (8001e64 <MX_I2C2_Init+0x58>)
 8001e1a:	605a      	str	r2, [r3, #4]
  hi2c2.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8001e1c:	4b0f      	ldr	r3, [pc, #60]	@ (8001e5c <MX_I2C2_Init+0x50>)
 8001e1e:	2200      	movs	r2, #0
 8001e20:	609a      	str	r2, [r3, #8]
  hi2c2.Init.OwnAddress1 = 0;
 8001e22:	4b0e      	ldr	r3, [pc, #56]	@ (8001e5c <MX_I2C2_Init+0x50>)
 8001e24:	2200      	movs	r2, #0
 8001e26:	60da      	str	r2, [r3, #12]
  hi2c2.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8001e28:	4b0c      	ldr	r3, [pc, #48]	@ (8001e5c <MX_I2C2_Init+0x50>)
 8001e2a:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 8001e2e:	611a      	str	r2, [r3, #16]
  hi2c2.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8001e30:	4b0a      	ldr	r3, [pc, #40]	@ (8001e5c <MX_I2C2_Init+0x50>)
 8001e32:	2200      	movs	r2, #0
 8001e34:	615a      	str	r2, [r3, #20]
  hi2c2.Init.OwnAddress2 = 0;
 8001e36:	4b09      	ldr	r3, [pc, #36]	@ (8001e5c <MX_I2C2_Init+0x50>)
 8001e38:	2200      	movs	r2, #0
 8001e3a:	619a      	str	r2, [r3, #24]
  hi2c2.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8001e3c:	4b07      	ldr	r3, [pc, #28]	@ (8001e5c <MX_I2C2_Init+0x50>)
 8001e3e:	2200      	movs	r2, #0
 8001e40:	61da      	str	r2, [r3, #28]
  hi2c2.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8001e42:	4b06      	ldr	r3, [pc, #24]	@ (8001e5c <MX_I2C2_Init+0x50>)
 8001e44:	2200      	movs	r2, #0
 8001e46:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c2) != HAL_OK)
 8001e48:	4804      	ldr	r0, [pc, #16]	@ (8001e5c <MX_I2C2_Init+0x50>)
 8001e4a:	f002 fe37 	bl	8004abc <HAL_I2C_Init>
 8001e4e:	4603      	mov	r3, r0
 8001e50:	2b00      	cmp	r3, #0
 8001e52:	d001      	beq.n	8001e58 <MX_I2C2_Init+0x4c>
  {
    Error_Handler();
 8001e54:	f000 fae0 	bl	8002418 <Error_Handler>
  }
  /* USER CODE BEGIN I2C2_Init 2 */

  /* USER CODE END I2C2_Init 2 */

}
 8001e58:	bf00      	nop
 8001e5a:	bd80      	pop	{r7, pc}
 8001e5c:	20000388 	.word	0x20000388
 8001e60:	40005800 	.word	0x40005800
 8001e64:	000186a0 	.word	0x000186a0

08001e68 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 8001e68:	b580      	push	{r7, lr}
 8001e6a:	b08a      	sub	sp, #40	@ 0x28
 8001e6c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001e6e:	f107 0320 	add.w	r3, r7, #32
 8001e72:	2200      	movs	r2, #0
 8001e74:	601a      	str	r2, [r3, #0]
 8001e76:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8001e78:	1d3b      	adds	r3, r7, #4
 8001e7a:	2200      	movs	r2, #0
 8001e7c:	601a      	str	r2, [r3, #0]
 8001e7e:	605a      	str	r2, [r3, #4]
 8001e80:	609a      	str	r2, [r3, #8]
 8001e82:	60da      	str	r2, [r3, #12]
 8001e84:	611a      	str	r2, [r3, #16]
 8001e86:	615a      	str	r2, [r3, #20]
 8001e88:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8001e8a:	4b2d      	ldr	r3, [pc, #180]	@ (8001f40 <MX_TIM2_Init+0xd8>)
 8001e8c:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8001e90:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 10;
 8001e92:	4b2b      	ldr	r3, [pc, #172]	@ (8001f40 <MX_TIM2_Init+0xd8>)
 8001e94:	220a      	movs	r2, #10
 8001e96:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001e98:	4b29      	ldr	r3, [pc, #164]	@ (8001f40 <MX_TIM2_Init+0xd8>)
 8001e9a:	2200      	movs	r2, #0
 8001e9c:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 255;
 8001e9e:	4b28      	ldr	r3, [pc, #160]	@ (8001f40 <MX_TIM2_Init+0xd8>)
 8001ea0:	22ff      	movs	r2, #255	@ 0xff
 8001ea2:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001ea4:	4b26      	ldr	r3, [pc, #152]	@ (8001f40 <MX_TIM2_Init+0xd8>)
 8001ea6:	2200      	movs	r2, #0
 8001ea8:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8001eaa:	4b25      	ldr	r3, [pc, #148]	@ (8001f40 <MX_TIM2_Init+0xd8>)
 8001eac:	2280      	movs	r2, #128	@ 0x80
 8001eae:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim2) != HAL_OK)
 8001eb0:	4823      	ldr	r0, [pc, #140]	@ (8001f40 <MX_TIM2_Init+0xd8>)
 8001eb2:	f004 ff32 	bl	8006d1a <HAL_TIM_PWM_Init>
 8001eb6:	4603      	mov	r3, r0
 8001eb8:	2b00      	cmp	r3, #0
 8001eba:	d001      	beq.n	8001ec0 <MX_TIM2_Init+0x58>
  {
    Error_Handler();
 8001ebc:	f000 faac 	bl	8002418 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001ec0:	2300      	movs	r3, #0
 8001ec2:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001ec4:	2300      	movs	r3, #0
 8001ec6:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8001ec8:	f107 0320 	add.w	r3, r7, #32
 8001ecc:	4619      	mov	r1, r3
 8001ece:	481c      	ldr	r0, [pc, #112]	@ (8001f40 <MX_TIM2_Init+0xd8>)
 8001ed0:	f005 fc96 	bl	8007800 <HAL_TIMEx_MasterConfigSynchronization>
 8001ed4:	4603      	mov	r3, r0
 8001ed6:	2b00      	cmp	r3, #0
 8001ed8:	d001      	beq.n	8001ede <MX_TIM2_Init+0x76>
  {
    Error_Handler();
 8001eda:	f000 fa9d 	bl	8002418 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8001ede:	2360      	movs	r3, #96	@ 0x60
 8001ee0:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 8001ee2:	2300      	movs	r3, #0
 8001ee4:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8001ee6:	2300      	movs	r3, #0
 8001ee8:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8001eea:	2300      	movs	r3, #0
 8001eec:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8001eee:	1d3b      	adds	r3, r7, #4
 8001ef0:	2200      	movs	r2, #0
 8001ef2:	4619      	mov	r1, r3
 8001ef4:	4812      	ldr	r0, [pc, #72]	@ (8001f40 <MX_TIM2_Init+0xd8>)
 8001ef6:	f005 f95b 	bl	80071b0 <HAL_TIM_PWM_ConfigChannel>
 8001efa:	4603      	mov	r3, r0
 8001efc:	2b00      	cmp	r3, #0
 8001efe:	d001      	beq.n	8001f04 <MX_TIM2_Init+0x9c>
  {
    Error_Handler();
 8001f00:	f000 fa8a 	bl	8002418 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8001f04:	1d3b      	adds	r3, r7, #4
 8001f06:	2204      	movs	r2, #4
 8001f08:	4619      	mov	r1, r3
 8001f0a:	480d      	ldr	r0, [pc, #52]	@ (8001f40 <MX_TIM2_Init+0xd8>)
 8001f0c:	f005 f950 	bl	80071b0 <HAL_TIM_PWM_ConfigChannel>
 8001f10:	4603      	mov	r3, r0
 8001f12:	2b00      	cmp	r3, #0
 8001f14:	d001      	beq.n	8001f1a <MX_TIM2_Init+0xb2>
  {
    Error_Handler();
 8001f16:	f000 fa7f 	bl	8002418 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 8001f1a:	1d3b      	adds	r3, r7, #4
 8001f1c:	2208      	movs	r2, #8
 8001f1e:	4619      	mov	r1, r3
 8001f20:	4807      	ldr	r0, [pc, #28]	@ (8001f40 <MX_TIM2_Init+0xd8>)
 8001f22:	f005 f945 	bl	80071b0 <HAL_TIM_PWM_ConfigChannel>
 8001f26:	4603      	mov	r3, r0
 8001f28:	2b00      	cmp	r3, #0
 8001f2a:	d001      	beq.n	8001f30 <MX_TIM2_Init+0xc8>
  {
    Error_Handler();
 8001f2c:	f000 fa74 	bl	8002418 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */
  HAL_TIM_MspPostInit(&htim2);
 8001f30:	4803      	ldr	r0, [pc, #12]	@ (8001f40 <MX_TIM2_Init+0xd8>)
 8001f32:	f000 fdf9 	bl	8002b28 <HAL_TIM_MspPostInit>

}
 8001f36:	bf00      	nop
 8001f38:	3728      	adds	r7, #40	@ 0x28
 8001f3a:	46bd      	mov	sp, r7
 8001f3c:	bd80      	pop	{r7, pc}
 8001f3e:	bf00      	nop
 8001f40:	2000055c 	.word	0x2000055c

08001f44 <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 8001f44:	b580      	push	{r7, lr}
 8001f46:	b08a      	sub	sp, #40	@ 0x28
 8001f48:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001f4a:	f107 0320 	add.w	r3, r7, #32
 8001f4e:	2200      	movs	r2, #0
 8001f50:	601a      	str	r2, [r3, #0]
 8001f52:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8001f54:	1d3b      	adds	r3, r7, #4
 8001f56:	2200      	movs	r2, #0
 8001f58:	601a      	str	r2, [r3, #0]
 8001f5a:	605a      	str	r2, [r3, #4]
 8001f5c:	609a      	str	r2, [r3, #8]
 8001f5e:	60da      	str	r2, [r3, #12]
 8001f60:	611a      	str	r2, [r3, #16]
 8001f62:	615a      	str	r2, [r3, #20]
 8001f64:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 8001f66:	4b2c      	ldr	r3, [pc, #176]	@ (8002018 <MX_TIM3_Init+0xd4>)
 8001f68:	4a2c      	ldr	r2, [pc, #176]	@ (800201c <MX_TIM3_Init+0xd8>)
 8001f6a:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 10;
 8001f6c:	4b2a      	ldr	r3, [pc, #168]	@ (8002018 <MX_TIM3_Init+0xd4>)
 8001f6e:	220a      	movs	r2, #10
 8001f70:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001f72:	4b29      	ldr	r3, [pc, #164]	@ (8002018 <MX_TIM3_Init+0xd4>)
 8001f74:	2200      	movs	r2, #0
 8001f76:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 255;
 8001f78:	4b27      	ldr	r3, [pc, #156]	@ (8002018 <MX_TIM3_Init+0xd4>)
 8001f7a:	22ff      	movs	r2, #255	@ 0xff
 8001f7c:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001f7e:	4b26      	ldr	r3, [pc, #152]	@ (8002018 <MX_TIM3_Init+0xd4>)
 8001f80:	2200      	movs	r2, #0
 8001f82:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8001f84:	4b24      	ldr	r3, [pc, #144]	@ (8002018 <MX_TIM3_Init+0xd4>)
 8001f86:	2280      	movs	r2, #128	@ 0x80
 8001f88:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim3) != HAL_OK)
 8001f8a:	4823      	ldr	r0, [pc, #140]	@ (8002018 <MX_TIM3_Init+0xd4>)
 8001f8c:	f004 fec5 	bl	8006d1a <HAL_TIM_PWM_Init>
 8001f90:	4603      	mov	r3, r0
 8001f92:	2b00      	cmp	r3, #0
 8001f94:	d001      	beq.n	8001f9a <MX_TIM3_Init+0x56>
  {
    Error_Handler();
 8001f96:	f000 fa3f 	bl	8002418 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001f9a:	2300      	movs	r3, #0
 8001f9c:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001f9e:	2300      	movs	r3, #0
 8001fa0:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8001fa2:	f107 0320 	add.w	r3, r7, #32
 8001fa6:	4619      	mov	r1, r3
 8001fa8:	481b      	ldr	r0, [pc, #108]	@ (8002018 <MX_TIM3_Init+0xd4>)
 8001faa:	f005 fc29 	bl	8007800 <HAL_TIMEx_MasterConfigSynchronization>
 8001fae:	4603      	mov	r3, r0
 8001fb0:	2b00      	cmp	r3, #0
 8001fb2:	d001      	beq.n	8001fb8 <MX_TIM3_Init+0x74>
  {
    Error_Handler();
 8001fb4:	f000 fa30 	bl	8002418 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8001fb8:	2360      	movs	r3, #96	@ 0x60
 8001fba:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 8001fbc:	2300      	movs	r3, #0
 8001fbe:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8001fc0:	2300      	movs	r3, #0
 8001fc2:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8001fc4:	2300      	movs	r3, #0
 8001fc6:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8001fc8:	1d3b      	adds	r3, r7, #4
 8001fca:	2200      	movs	r2, #0
 8001fcc:	4619      	mov	r1, r3
 8001fce:	4812      	ldr	r0, [pc, #72]	@ (8002018 <MX_TIM3_Init+0xd4>)
 8001fd0:	f005 f8ee 	bl	80071b0 <HAL_TIM_PWM_ConfigChannel>
 8001fd4:	4603      	mov	r3, r0
 8001fd6:	2b00      	cmp	r3, #0
 8001fd8:	d001      	beq.n	8001fde <MX_TIM3_Init+0x9a>
  {
    Error_Handler();
 8001fda:	f000 fa1d 	bl	8002418 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8001fde:	1d3b      	adds	r3, r7, #4
 8001fe0:	2204      	movs	r2, #4
 8001fe2:	4619      	mov	r1, r3
 8001fe4:	480c      	ldr	r0, [pc, #48]	@ (8002018 <MX_TIM3_Init+0xd4>)
 8001fe6:	f005 f8e3 	bl	80071b0 <HAL_TIM_PWM_ConfigChannel>
 8001fea:	4603      	mov	r3, r0
 8001fec:	2b00      	cmp	r3, #0
 8001fee:	d001      	beq.n	8001ff4 <MX_TIM3_Init+0xb0>
  {
    Error_Handler();
 8001ff0:	f000 fa12 	bl	8002418 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 8001ff4:	1d3b      	adds	r3, r7, #4
 8001ff6:	2208      	movs	r2, #8
 8001ff8:	4619      	mov	r1, r3
 8001ffa:	4807      	ldr	r0, [pc, #28]	@ (8002018 <MX_TIM3_Init+0xd4>)
 8001ffc:	f005 f8d8 	bl	80071b0 <HAL_TIM_PWM_ConfigChannel>
 8002000:	4603      	mov	r3, r0
 8002002:	2b00      	cmp	r3, #0
 8002004:	d001      	beq.n	800200a <MX_TIM3_Init+0xc6>
  {
    Error_Handler();
 8002006:	f000 fa07 	bl	8002418 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */
  HAL_TIM_MspPostInit(&htim3);
 800200a:	4803      	ldr	r0, [pc, #12]	@ (8002018 <MX_TIM3_Init+0xd4>)
 800200c:	f000 fd8c 	bl	8002b28 <HAL_TIM_MspPostInit>

}
 8002010:	bf00      	nop
 8002012:	3728      	adds	r7, #40	@ 0x28
 8002014:	46bd      	mov	sp, r7
 8002016:	bd80      	pop	{r7, pc}
 8002018:	200005a4 	.word	0x200005a4
 800201c:	40000400 	.word	0x40000400

08002020 <MX_TIM4_Init>:
  * @brief TIM4 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM4_Init(void)
{
 8002020:	b580      	push	{r7, lr}
 8002022:	b08a      	sub	sp, #40	@ 0x28
 8002024:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM4_Init 0 */

  /* USER CODE END TIM4_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002026:	f107 0320 	add.w	r3, r7, #32
 800202a:	2200      	movs	r2, #0
 800202c:	601a      	str	r2, [r3, #0]
 800202e:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8002030:	1d3b      	adds	r3, r7, #4
 8002032:	2200      	movs	r2, #0
 8002034:	601a      	str	r2, [r3, #0]
 8002036:	605a      	str	r2, [r3, #4]
 8002038:	609a      	str	r2, [r3, #8]
 800203a:	60da      	str	r2, [r3, #12]
 800203c:	611a      	str	r2, [r3, #16]
 800203e:	615a      	str	r2, [r3, #20]
 8002040:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM4_Init 1 */

  /* USER CODE END TIM4_Init 1 */
  htim4.Instance = TIM4;
 8002042:	4b20      	ldr	r3, [pc, #128]	@ (80020c4 <MX_TIM4_Init+0xa4>)
 8002044:	4a20      	ldr	r2, [pc, #128]	@ (80020c8 <MX_TIM4_Init+0xa8>)
 8002046:	601a      	str	r2, [r3, #0]
  htim4.Init.Prescaler = 95;
 8002048:	4b1e      	ldr	r3, [pc, #120]	@ (80020c4 <MX_TIM4_Init+0xa4>)
 800204a:	225f      	movs	r2, #95	@ 0x5f
 800204c:	605a      	str	r2, [r3, #4]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 800204e:	4b1d      	ldr	r3, [pc, #116]	@ (80020c4 <MX_TIM4_Init+0xa4>)
 8002050:	2200      	movs	r2, #0
 8002052:	609a      	str	r2, [r3, #8]
  htim4.Init.Period = 499;
 8002054:	4b1b      	ldr	r3, [pc, #108]	@ (80020c4 <MX_TIM4_Init+0xa4>)
 8002056:	f240 12f3 	movw	r2, #499	@ 0x1f3
 800205a:	60da      	str	r2, [r3, #12]
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800205c:	4b19      	ldr	r3, [pc, #100]	@ (80020c4 <MX_TIM4_Init+0xa4>)
 800205e:	2200      	movs	r2, #0
 8002060:	611a      	str	r2, [r3, #16]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8002062:	4b18      	ldr	r3, [pc, #96]	@ (80020c4 <MX_TIM4_Init+0xa4>)
 8002064:	2280      	movs	r2, #128	@ 0x80
 8002066:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_OC_Init(&htim4) != HAL_OK)
 8002068:	4816      	ldr	r0, [pc, #88]	@ (80020c4 <MX_TIM4_Init+0xa4>)
 800206a:	f004 fe07 	bl	8006c7c <HAL_TIM_OC_Init>
 800206e:	4603      	mov	r3, r0
 8002070:	2b00      	cmp	r3, #0
 8002072:	d001      	beq.n	8002078 <MX_TIM4_Init+0x58>
  {
    Error_Handler();
 8002074:	f000 f9d0 	bl	8002418 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8002078:	2300      	movs	r3, #0
 800207a:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800207c:	2300      	movs	r3, #0
 800207e:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 8002080:	f107 0320 	add.w	r3, r7, #32
 8002084:	4619      	mov	r1, r3
 8002086:	480f      	ldr	r0, [pc, #60]	@ (80020c4 <MX_TIM4_Init+0xa4>)
 8002088:	f005 fbba 	bl	8007800 <HAL_TIMEx_MasterConfigSynchronization>
 800208c:	4603      	mov	r3, r0
 800208e:	2b00      	cmp	r3, #0
 8002090:	d001      	beq.n	8002096 <MX_TIM4_Init+0x76>
  {
    Error_Handler();
 8002092:	f000 f9c1 	bl	8002418 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_TIMING;
 8002096:	2300      	movs	r3, #0
 8002098:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 800209a:	2300      	movs	r3, #0
 800209c:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 800209e:	2300      	movs	r3, #0
 80020a0:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 80020a2:	2300      	movs	r3, #0
 80020a4:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_OC_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 80020a6:	1d3b      	adds	r3, r7, #4
 80020a8:	2200      	movs	r2, #0
 80020aa:	4619      	mov	r1, r3
 80020ac:	4805      	ldr	r0, [pc, #20]	@ (80020c4 <MX_TIM4_Init+0xa4>)
 80020ae:	f005 f823 	bl	80070f8 <HAL_TIM_OC_ConfigChannel>
 80020b2:	4603      	mov	r3, r0
 80020b4:	2b00      	cmp	r3, #0
 80020b6:	d001      	beq.n	80020bc <MX_TIM4_Init+0x9c>
  {
    Error_Handler();
 80020b8:	f000 f9ae 	bl	8002418 <Error_Handler>
  }
  /* USER CODE BEGIN TIM4_Init 2 */

  /* USER CODE END TIM4_Init 2 */

}
 80020bc:	bf00      	nop
 80020be:	3728      	adds	r7, #40	@ 0x28
 80020c0:	46bd      	mov	sp, r7
 80020c2:	bd80      	pop	{r7, pc}
 80020c4:	200005ec 	.word	0x200005ec
 80020c8:	40000800 	.word	0x40000800

080020cc <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 80020cc:	b580      	push	{r7, lr}
 80020ce:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 80020d0:	4b11      	ldr	r3, [pc, #68]	@ (8002118 <MX_USART1_UART_Init+0x4c>)
 80020d2:	4a12      	ldr	r2, [pc, #72]	@ (800211c <MX_USART1_UART_Init+0x50>)
 80020d4:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 80020d6:	4b10      	ldr	r3, [pc, #64]	@ (8002118 <MX_USART1_UART_Init+0x4c>)
 80020d8:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 80020dc:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 80020de:	4b0e      	ldr	r3, [pc, #56]	@ (8002118 <MX_USART1_UART_Init+0x4c>)
 80020e0:	2200      	movs	r2, #0
 80020e2:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 80020e4:	4b0c      	ldr	r3, [pc, #48]	@ (8002118 <MX_USART1_UART_Init+0x4c>)
 80020e6:	2200      	movs	r2, #0
 80020e8:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 80020ea:	4b0b      	ldr	r3, [pc, #44]	@ (8002118 <MX_USART1_UART_Init+0x4c>)
 80020ec:	2200      	movs	r2, #0
 80020ee:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 80020f0:	4b09      	ldr	r3, [pc, #36]	@ (8002118 <MX_USART1_UART_Init+0x4c>)
 80020f2:	220c      	movs	r2, #12
 80020f4:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80020f6:	4b08      	ldr	r3, [pc, #32]	@ (8002118 <MX_USART1_UART_Init+0x4c>)
 80020f8:	2200      	movs	r2, #0
 80020fa:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 80020fc:	4b06      	ldr	r3, [pc, #24]	@ (8002118 <MX_USART1_UART_Init+0x4c>)
 80020fe:	2200      	movs	r2, #0
 8002100:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8002102:	4805      	ldr	r0, [pc, #20]	@ (8002118 <MX_USART1_UART_Init+0x4c>)
 8002104:	f005 fbfe 	bl	8007904 <HAL_UART_Init>
 8002108:	4603      	mov	r3, r0
 800210a:	2b00      	cmp	r3, #0
 800210c:	d001      	beq.n	8002112 <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 800210e:	f000 f983 	bl	8002418 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8002112:	bf00      	nop
 8002114:	bd80      	pop	{r7, pc}
 8002116:	bf00      	nop
 8002118:	20000634 	.word	0x20000634
 800211c:	40011000 	.word	0x40011000

08002120 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 8002120:	b580      	push	{r7, lr}
 8002122:	b082      	sub	sp, #8
 8002124:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA2_CLK_ENABLE();
 8002126:	2300      	movs	r3, #0
 8002128:	607b      	str	r3, [r7, #4]
 800212a:	4b23      	ldr	r3, [pc, #140]	@ (80021b8 <MX_DMA_Init+0x98>)
 800212c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800212e:	4a22      	ldr	r2, [pc, #136]	@ (80021b8 <MX_DMA_Init+0x98>)
 8002130:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8002134:	6313      	str	r3, [r2, #48]	@ 0x30
 8002136:	4b20      	ldr	r3, [pc, #128]	@ (80021b8 <MX_DMA_Init+0x98>)
 8002138:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800213a:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800213e:	607b      	str	r3, [r7, #4]
 8002140:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_DMA1_CLK_ENABLE();
 8002142:	2300      	movs	r3, #0
 8002144:	603b      	str	r3, [r7, #0]
 8002146:	4b1c      	ldr	r3, [pc, #112]	@ (80021b8 <MX_DMA_Init+0x98>)
 8002148:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800214a:	4a1b      	ldr	r2, [pc, #108]	@ (80021b8 <MX_DMA_Init+0x98>)
 800214c:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8002150:	6313      	str	r3, [r2, #48]	@ 0x30
 8002152:	4b19      	ldr	r3, [pc, #100]	@ (80021b8 <MX_DMA_Init+0x98>)
 8002154:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002156:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800215a:	603b      	str	r3, [r7, #0]
 800215c:	683b      	ldr	r3, [r7, #0]

  /* DMA interrupt init */
  /* DMA1_Stream0_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream0_IRQn, 0, 0);
 800215e:	2200      	movs	r2, #0
 8002160:	2100      	movs	r1, #0
 8002162:	200b      	movs	r0, #11
 8002164:	f001 fec7 	bl	8003ef6 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream0_IRQn);
 8002168:	200b      	movs	r0, #11
 800216a:	f001 fee0 	bl	8003f2e <HAL_NVIC_EnableIRQ>
  /* DMA1_Stream1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream1_IRQn, 0, 0);
 800216e:	2200      	movs	r2, #0
 8002170:	2100      	movs	r1, #0
 8002172:	200c      	movs	r0, #12
 8002174:	f001 febf 	bl	8003ef6 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream1_IRQn);
 8002178:	200c      	movs	r0, #12
 800217a:	f001 fed8 	bl	8003f2e <HAL_NVIC_EnableIRQ>
  /* DMA1_Stream2_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream2_IRQn, 0, 0);
 800217e:	2200      	movs	r2, #0
 8002180:	2100      	movs	r1, #0
 8002182:	200d      	movs	r0, #13
 8002184:	f001 feb7 	bl	8003ef6 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream2_IRQn);
 8002188:	200d      	movs	r0, #13
 800218a:	f001 fed0 	bl	8003f2e <HAL_NVIC_EnableIRQ>
  /* DMA1_Stream7_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream7_IRQn, 0, 0);
 800218e:	2200      	movs	r2, #0
 8002190:	2100      	movs	r1, #0
 8002192:	202f      	movs	r0, #47	@ 0x2f
 8002194:	f001 feaf 	bl	8003ef6 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream7_IRQn);
 8002198:	202f      	movs	r0, #47	@ 0x2f
 800219a:	f001 fec8 	bl	8003f2e <HAL_NVIC_EnableIRQ>
  /* DMA2_Stream0_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream0_IRQn, 0, 0);
 800219e:	2200      	movs	r2, #0
 80021a0:	2100      	movs	r1, #0
 80021a2:	2038      	movs	r0, #56	@ 0x38
 80021a4:	f001 fea7 	bl	8003ef6 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream0_IRQn);
 80021a8:	2038      	movs	r0, #56	@ 0x38
 80021aa:	f001 fec0 	bl	8003f2e <HAL_NVIC_EnableIRQ>

}
 80021ae:	bf00      	nop
 80021b0:	3708      	adds	r7, #8
 80021b2:	46bd      	mov	sp, r7
 80021b4:	bd80      	pop	{r7, pc}
 80021b6:	bf00      	nop
 80021b8:	40023800 	.word	0x40023800

080021bc <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80021bc:	b580      	push	{r7, lr}
 80021be:	b08a      	sub	sp, #40	@ 0x28
 80021c0:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80021c2:	f107 0314 	add.w	r3, r7, #20
 80021c6:	2200      	movs	r2, #0
 80021c8:	601a      	str	r2, [r3, #0]
 80021ca:	605a      	str	r2, [r3, #4]
 80021cc:	609a      	str	r2, [r3, #8]
 80021ce:	60da      	str	r2, [r3, #12]
 80021d0:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN MX_GPIO_Init_1 */
  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80021d2:	2300      	movs	r3, #0
 80021d4:	613b      	str	r3, [r7, #16]
 80021d6:	4b27      	ldr	r3, [pc, #156]	@ (8002274 <MX_GPIO_Init+0xb8>)
 80021d8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80021da:	4a26      	ldr	r2, [pc, #152]	@ (8002274 <MX_GPIO_Init+0xb8>)
 80021dc:	f043 0304 	orr.w	r3, r3, #4
 80021e0:	6313      	str	r3, [r2, #48]	@ 0x30
 80021e2:	4b24      	ldr	r3, [pc, #144]	@ (8002274 <MX_GPIO_Init+0xb8>)
 80021e4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80021e6:	f003 0304 	and.w	r3, r3, #4
 80021ea:	613b      	str	r3, [r7, #16]
 80021ec:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 80021ee:	2300      	movs	r3, #0
 80021f0:	60fb      	str	r3, [r7, #12]
 80021f2:	4b20      	ldr	r3, [pc, #128]	@ (8002274 <MX_GPIO_Init+0xb8>)
 80021f4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80021f6:	4a1f      	ldr	r2, [pc, #124]	@ (8002274 <MX_GPIO_Init+0xb8>)
 80021f8:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80021fc:	6313      	str	r3, [r2, #48]	@ 0x30
 80021fe:	4b1d      	ldr	r3, [pc, #116]	@ (8002274 <MX_GPIO_Init+0xb8>)
 8002200:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002202:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002206:	60fb      	str	r3, [r7, #12]
 8002208:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800220a:	2300      	movs	r3, #0
 800220c:	60bb      	str	r3, [r7, #8]
 800220e:	4b19      	ldr	r3, [pc, #100]	@ (8002274 <MX_GPIO_Init+0xb8>)
 8002210:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002212:	4a18      	ldr	r2, [pc, #96]	@ (8002274 <MX_GPIO_Init+0xb8>)
 8002214:	f043 0301 	orr.w	r3, r3, #1
 8002218:	6313      	str	r3, [r2, #48]	@ 0x30
 800221a:	4b16      	ldr	r3, [pc, #88]	@ (8002274 <MX_GPIO_Init+0xb8>)
 800221c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800221e:	f003 0301 	and.w	r3, r3, #1
 8002222:	60bb      	str	r3, [r7, #8]
 8002224:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8002226:	2300      	movs	r3, #0
 8002228:	607b      	str	r3, [r7, #4]
 800222a:	4b12      	ldr	r3, [pc, #72]	@ (8002274 <MX_GPIO_Init+0xb8>)
 800222c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800222e:	4a11      	ldr	r2, [pc, #68]	@ (8002274 <MX_GPIO_Init+0xb8>)
 8002230:	f043 0302 	orr.w	r3, r3, #2
 8002234:	6313      	str	r3, [r2, #48]	@ 0x30
 8002236:	4b0f      	ldr	r3, [pc, #60]	@ (8002274 <MX_GPIO_Init+0xb8>)
 8002238:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800223a:	f003 0302 	and.w	r3, r3, #2
 800223e:	607b      	str	r3, [r7, #4]
 8002240:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_13, GPIO_PIN_RESET);
 8002242:	2200      	movs	r2, #0
 8002244:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8002248:	480b      	ldr	r0, [pc, #44]	@ (8002278 <MX_GPIO_Init+0xbc>)
 800224a:	f002 fc1d 	bl	8004a88 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PC13 */
  GPIO_InitStruct.Pin = GPIO_PIN_13;
 800224e:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8002252:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002254:	2301      	movs	r3, #1
 8002256:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002258:	2300      	movs	r3, #0
 800225a:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800225c:	2300      	movs	r3, #0
 800225e:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002260:	f107 0314 	add.w	r3, r7, #20
 8002264:	4619      	mov	r1, r3
 8002266:	4804      	ldr	r0, [pc, #16]	@ (8002278 <MX_GPIO_Init+0xbc>)
 8002268:	f002 fa8a 	bl	8004780 <HAL_GPIO_Init>

  /* USER CODE BEGIN MX_GPIO_Init_2 */
  /* USER CODE END MX_GPIO_Init_2 */
}
 800226c:	bf00      	nop
 800226e:	3728      	adds	r7, #40	@ 0x28
 8002270:	46bd      	mov	sp, r7
 8002272:	bd80      	pop	{r7, pc}
 8002274:	40023800 	.word	0x40023800
 8002278:	40020800 	.word	0x40020800

0800227c <HAL_ADC_ConvCpltCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef *hadc)
{
 800227c:	b480      	push	{r7}
 800227e:	b083      	sub	sp, #12
 8002280:	af00      	add	r7, sp, #0
 8002282:	6078      	str	r0, [r7, #4]
	/* Set ADC DMA ready flag */
	EVENT_FLAGS |= ADC_DMA_FLAG;
 8002284:	4b06      	ldr	r3, [pc, #24]	@ (80022a0 <HAL_ADC_ConvCpltCallback+0x24>)
 8002286:	781b      	ldrb	r3, [r3, #0]
 8002288:	f043 0304 	orr.w	r3, r3, #4
 800228c:	b2da      	uxtb	r2, r3
 800228e:	4b04      	ldr	r3, [pc, #16]	@ (80022a0 <HAL_ADC_ConvCpltCallback+0x24>)
 8002290:	701a      	strb	r2, [r3, #0]
}
 8002292:	bf00      	nop
 8002294:	370c      	adds	r7, #12
 8002296:	46bd      	mov	sp, r7
 8002298:	f85d 7b04 	ldr.w	r7, [sp], #4
 800229c:	4770      	bx	lr
 800229e:	bf00      	nop
 80022a0:	2000067c 	.word	0x2000067c

080022a4 <HAL_I2C_MemRxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
void HAL_I2C_MemRxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 80022a4:	b480      	push	{r7}
 80022a6:	b083      	sub	sp, #12
 80022a8:	af00      	add	r7, sp, #0
 80022aa:	6078      	str	r0, [r7, #4]
	/* Set I2C receive complete flags  */
	if(hi2c->Instance == I2C1)
 80022ac:	687b      	ldr	r3, [r7, #4]
 80022ae:	681b      	ldr	r3, [r3, #0]
 80022b0:	4a0e      	ldr	r2, [pc, #56]	@ (80022ec <HAL_I2C_MemRxCpltCallback+0x48>)
 80022b2:	4293      	cmp	r3, r2
 80022b4:	d107      	bne.n	80022c6 <HAL_I2C_MemRxCpltCallback+0x22>
	{
		EVENT_FLAGS |= I2C1_DMA_FLAG;
 80022b6:	4b0e      	ldr	r3, [pc, #56]	@ (80022f0 <HAL_I2C_MemRxCpltCallback+0x4c>)
 80022b8:	781b      	ldrb	r3, [r3, #0]
 80022ba:	f043 0301 	orr.w	r3, r3, #1
 80022be:	b2da      	uxtb	r2, r3
 80022c0:	4b0b      	ldr	r3, [pc, #44]	@ (80022f0 <HAL_I2C_MemRxCpltCallback+0x4c>)
 80022c2:	701a      	strb	r2, [r3, #0]
	}
	else if(hi2c->Instance == I2C2)
	{
		EVENT_FLAGS |= I2C2_DMA_FLAG;
	}
}
 80022c4:	e00b      	b.n	80022de <HAL_I2C_MemRxCpltCallback+0x3a>
	else if(hi2c->Instance == I2C2)
 80022c6:	687b      	ldr	r3, [r7, #4]
 80022c8:	681b      	ldr	r3, [r3, #0]
 80022ca:	4a0a      	ldr	r2, [pc, #40]	@ (80022f4 <HAL_I2C_MemRxCpltCallback+0x50>)
 80022cc:	4293      	cmp	r3, r2
 80022ce:	d106      	bne.n	80022de <HAL_I2C_MemRxCpltCallback+0x3a>
		EVENT_FLAGS |= I2C2_DMA_FLAG;
 80022d0:	4b07      	ldr	r3, [pc, #28]	@ (80022f0 <HAL_I2C_MemRxCpltCallback+0x4c>)
 80022d2:	781b      	ldrb	r3, [r3, #0]
 80022d4:	f043 0302 	orr.w	r3, r3, #2
 80022d8:	b2da      	uxtb	r2, r3
 80022da:	4b05      	ldr	r3, [pc, #20]	@ (80022f0 <HAL_I2C_MemRxCpltCallback+0x4c>)
 80022dc:	701a      	strb	r2, [r3, #0]
}
 80022de:	bf00      	nop
 80022e0:	370c      	adds	r7, #12
 80022e2:	46bd      	mov	sp, r7
 80022e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022e8:	4770      	bx	lr
 80022ea:	bf00      	nop
 80022ec:	40005400 	.word	0x40005400
 80022f0:	2000067c 	.word	0x2000067c
 80022f4:	40005800 	.word	0x40005800

080022f8 <HAL_TIM_PeriodElapsedCallback>:
{
	EVENT_FLAGS |= I2C2_DMA_FLAG;
}

void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 80022f8:	b580      	push	{r7, lr}
 80022fa:	b082      	sub	sp, #8
 80022fc:	af00      	add	r7, sp, #0
 80022fe:	6078      	str	r0, [r7, #4]
    if (htim->Instance == TIM4)
 8002300:	687b      	ldr	r3, [r7, #4]
 8002302:	681b      	ldr	r3, [r3, #0]
 8002304:	4a3d      	ldr	r2, [pc, #244]	@ (80023fc <HAL_TIM_PeriodElapsedCallback+0x104>)
 8002306:	4293      	cmp	r3, r2
 8002308:	d175      	bne.n	80023f6 <HAL_TIM_PeriodElapsedCallback+0xfe>
    {

    	/* ADC conversion only if ADC enabled */
#ifdef ADC_ENABLED

        if(EVENT_FLAGS & ADC_DMA_FLAG)
 800230a:	4b3d      	ldr	r3, [pc, #244]	@ (8002400 <HAL_TIM_PeriodElapsedCallback+0x108>)
 800230c:	781b      	ldrb	r3, [r3, #0]
 800230e:	f003 0304 	and.w	r3, r3, #4
 8002312:	2b00      	cmp	r3, #0
 8002314:	d00d      	beq.n	8002332 <HAL_TIM_PeriodElapsedCallback+0x3a>
        {
        	EVENT_FLAGS &= (~ADC_DMA_FLAG);
 8002316:	4b3a      	ldr	r3, [pc, #232]	@ (8002400 <HAL_TIM_PeriodElapsedCallback+0x108>)
 8002318:	781b      	ldrb	r3, [r3, #0]
 800231a:	f023 0304 	bic.w	r3, r3, #4
 800231e:	b2da      	uxtb	r2, r3
 8002320:	4b37      	ldr	r3, [pc, #220]	@ (8002400 <HAL_TIM_PeriodElapsedCallback+0x108>)
 8002322:	701a      	strb	r2, [r3, #0]
        	HAL_ADC_Start_DMA(&hadc1, ADC_buff, 4);
 8002324:	2204      	movs	r2, #4
 8002326:	4937      	ldr	r1, [pc, #220]	@ (8002404 <HAL_TIM_PeriodElapsedCallback+0x10c>)
 8002328:	4837      	ldr	r0, [pc, #220]	@ (8002408 <HAL_TIM_PeriodElapsedCallback+0x110>)
 800232a:	f001 f955 	bl	80035d8 <HAL_ADC_Start_DMA>
        	BLDC_UpdateMotorADC_DMA();
 800232e:	f7ff f909 	bl	8001544 <BLDC_UpdateMotorADC_DMA>
        }

#endif

        /* Check I2C ch1 data receive complete */
        if(EVENT_FLAGS & I2C1_DMA_FLAG)
 8002332:	4b33      	ldr	r3, [pc, #204]	@ (8002400 <HAL_TIM_PeriodElapsedCallback+0x108>)
 8002334:	781b      	ldrb	r3, [r3, #0]
 8002336:	f003 0301 	and.w	r3, r3, #1
 800233a:	2b00      	cmp	r3, #0
 800233c:	d015      	beq.n	800236a <HAL_TIM_PeriodElapsedCallback+0x72>
        {
        	if(BLDCMotorArray[0] != NULL && BLDCMotorArray[0]->sensor != NULL)
 800233e:	4b33      	ldr	r3, [pc, #204]	@ (800240c <HAL_TIM_PeriodElapsedCallback+0x114>)
 8002340:	681b      	ldr	r3, [r3, #0]
 8002342:	2b00      	cmp	r3, #0
 8002344:	d011      	beq.n	800236a <HAL_TIM_PeriodElapsedCallback+0x72>
 8002346:	4b31      	ldr	r3, [pc, #196]	@ (800240c <HAL_TIM_PeriodElapsedCallback+0x114>)
 8002348:	681b      	ldr	r3, [r3, #0]
 800234a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800234c:	2b00      	cmp	r3, #0
 800234e:	d00c      	beq.n	800236a <HAL_TIM_PeriodElapsedCallback+0x72>
        	{
        		EVENT_FLAGS &= (~I2C1_DMA_FLAG);
 8002350:	4b2b      	ldr	r3, [pc, #172]	@ (8002400 <HAL_TIM_PeriodElapsedCallback+0x108>)
 8002352:	781b      	ldrb	r3, [r3, #0]
 8002354:	f023 0301 	bic.w	r3, r3, #1
 8002358:	b2da      	uxtb	r2, r3
 800235a:	4b29      	ldr	r3, [pc, #164]	@ (8002400 <HAL_TIM_PeriodElapsedCallback+0x108>)
 800235c:	701a      	strb	r2, [r3, #0]

        		/* Start new DMA read */
        		AS5600_UpdateAngle_DMA(BLDCMotorArray[0]->sensor);
 800235e:	4b2b      	ldr	r3, [pc, #172]	@ (800240c <HAL_TIM_PeriodElapsedCallback+0x114>)
 8002360:	681b      	ldr	r3, [r3, #0]
 8002362:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002364:	4618      	mov	r0, r3
 8002366:	f7fe ff5f 	bl	8001228 <AS5600_UpdateAngle_DMA>
        	}
        }

        /* Check I2C ch2 data receive complete */
        if(EVENT_FLAGS & I2C2_DMA_FLAG)
 800236a:	4b25      	ldr	r3, [pc, #148]	@ (8002400 <HAL_TIM_PeriodElapsedCallback+0x108>)
 800236c:	781b      	ldrb	r3, [r3, #0]
 800236e:	f003 0302 	and.w	r3, r3, #2
 8002372:	2b00      	cmp	r3, #0
 8002374:	d015      	beq.n	80023a2 <HAL_TIM_PeriodElapsedCallback+0xaa>
        {
             if(BLDCMotorArray[1] != NULL && BLDCMotorArray[1]->sensor != NULL)
 8002376:	4b25      	ldr	r3, [pc, #148]	@ (800240c <HAL_TIM_PeriodElapsedCallback+0x114>)
 8002378:	685b      	ldr	r3, [r3, #4]
 800237a:	2b00      	cmp	r3, #0
 800237c:	d011      	beq.n	80023a2 <HAL_TIM_PeriodElapsedCallback+0xaa>
 800237e:	4b23      	ldr	r3, [pc, #140]	@ (800240c <HAL_TIM_PeriodElapsedCallback+0x114>)
 8002380:	685b      	ldr	r3, [r3, #4]
 8002382:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002384:	2b00      	cmp	r3, #0
 8002386:	d00c      	beq.n	80023a2 <HAL_TIM_PeriodElapsedCallback+0xaa>
             {
            	EVENT_FLAGS &= (~I2C2_DMA_FLAG);
 8002388:	4b1d      	ldr	r3, [pc, #116]	@ (8002400 <HAL_TIM_PeriodElapsedCallback+0x108>)
 800238a:	781b      	ldrb	r3, [r3, #0]
 800238c:	f023 0302 	bic.w	r3, r3, #2
 8002390:	b2da      	uxtb	r2, r3
 8002392:	4b1b      	ldr	r3, [pc, #108]	@ (8002400 <HAL_TIM_PeriodElapsedCallback+0x108>)
 8002394:	701a      	strb	r2, [r3, #0]

            	/* Start new DMA read */
                AS5600_UpdateAngle_DMA(BLDCMotorArray[1]->sensor);
 8002396:	4b1d      	ldr	r3, [pc, #116]	@ (800240c <HAL_TIM_PeriodElapsedCallback+0x114>)
 8002398:	685b      	ldr	r3, [r3, #4]
 800239a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800239c:	4618      	mov	r0, r3
 800239e:	f7fe ff43 	bl	8001228 <AS5600_UpdateAngle_DMA>
        }

        /* UART debug, only sends debug metrics every 100 periods (~20hz) */
#ifdef UART_DEBUG

        if(UART_Debug_CallbackCounter >= 100)
 80023a2:	4b1b      	ldr	r3, [pc, #108]	@ (8002410 <HAL_TIM_PeriodElapsedCallback+0x118>)
 80023a4:	781b      	ldrb	r3, [r3, #0]
 80023a6:	2b63      	cmp	r3, #99	@ 0x63
 80023a8:	d824      	bhi.n	80023f4 <HAL_TIM_PeriodElapsedCallback+0xfc>
        {
        	return;
        }
        else
        {
        	UART_Debug_CallbackCounter++;
 80023aa:	4b19      	ldr	r3, [pc, #100]	@ (8002410 <HAL_TIM_PeriodElapsedCallback+0x118>)
 80023ac:	781b      	ldrb	r3, [r3, #0]
 80023ae:	3301      	adds	r3, #1
 80023b0:	b2da      	uxtb	r2, r3
 80023b2:	4b17      	ldr	r3, [pc, #92]	@ (8002410 <HAL_TIM_PeriodElapsedCallback+0x118>)
 80023b4:	701a      	strb	r2, [r3, #0]
        }
#endif

#ifdef OLED

        if(OLED_CallbackCounter >= 100 && (EVENT_FLAGS & I2C2_DMA_FLAG))
 80023b6:	4b17      	ldr	r3, [pc, #92]	@ (8002414 <HAL_TIM_PeriodElapsedCallback+0x11c>)
 80023b8:	781b      	ldrb	r3, [r3, #0]
 80023ba:	2b63      	cmp	r3, #99	@ 0x63
 80023bc:	d913      	bls.n	80023e6 <HAL_TIM_PeriodElapsedCallback+0xee>
 80023be:	4b10      	ldr	r3, [pc, #64]	@ (8002400 <HAL_TIM_PeriodElapsedCallback+0x108>)
 80023c0:	781b      	ldrb	r3, [r3, #0]
 80023c2:	f003 0302 	and.w	r3, r3, #2
 80023c6:	2b00      	cmp	r3, #0
 80023c8:	d00d      	beq.n	80023e6 <HAL_TIM_PeriodElapsedCallback+0xee>
        {
        	OLED_CallbackCounter = 0;
 80023ca:	4b12      	ldr	r3, [pc, #72]	@ (8002414 <HAL_TIM_PeriodElapsedCallback+0x11c>)
 80023cc:	2200      	movs	r2, #0
 80023ce:	701a      	strb	r2, [r3, #0]
        	EVENT_FLAGS &= (~I2C2_DMA_FLAG);
 80023d0:	4b0b      	ldr	r3, [pc, #44]	@ (8002400 <HAL_TIM_PeriodElapsedCallback+0x108>)
 80023d2:	781b      	ldrb	r3, [r3, #0]
 80023d4:	f023 0302 	bic.w	r3, r3, #2
 80023d8:	b2da      	uxtb	r2, r3
 80023da:	4b09      	ldr	r3, [pc, #36]	@ (8002400 <HAL_TIM_PeriodElapsedCallback+0x108>)
 80023dc:	701a      	strb	r2, [r3, #0]
        	OLED_UpdateDMA(BLDCMotorArray);
 80023de:	480b      	ldr	r0, [pc, #44]	@ (800240c <HAL_TIM_PeriodElapsedCallback+0x114>)
 80023e0:	f000 f84a 	bl	8002478 <OLED_UpdateDMA>
 80023e4:	e007      	b.n	80023f6 <HAL_TIM_PeriodElapsedCallback+0xfe>
        }
        else {
        	OLED_CallbackCounter++;
 80023e6:	4b0b      	ldr	r3, [pc, #44]	@ (8002414 <HAL_TIM_PeriodElapsedCallback+0x11c>)
 80023e8:	781b      	ldrb	r3, [r3, #0]
 80023ea:	3301      	adds	r3, #1
 80023ec:	b2da      	uxtb	r2, r3
 80023ee:	4b09      	ldr	r3, [pc, #36]	@ (8002414 <HAL_TIM_PeriodElapsedCallback+0x11c>)
 80023f0:	701a      	strb	r2, [r3, #0]
 80023f2:	e000      	b.n	80023f6 <HAL_TIM_PeriodElapsedCallback+0xfe>
        	return;
 80023f4:	bf00      	nop
        }
#endif
    }
}
 80023f6:	3708      	adds	r7, #8
 80023f8:	46bd      	mov	sp, r7
 80023fa:	bd80      	pop	{r7, pc}
 80023fc:	40000800 	.word	0x40000800
 8002400:	2000067c 	.word	0x2000067c
 8002404:	2000027c 	.word	0x2000027c
 8002408:	2000028c 	.word	0x2000028c
 800240c:	20000274 	.word	0x20000274
 8002410:	2000067d 	.word	0x2000067d
 8002414:	2000067e 	.word	0x2000067e

08002418 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8002418:	b480      	push	{r7}
 800241a:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 800241c:	b672      	cpsid	i
}
 800241e:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8002420:	bf00      	nop
 8002422:	e7fd      	b.n	8002420 <Error_Handler+0x8>

08002424 <oled_println>:
{
	ssd1306_Init();
}

static void oled_println(const char* str, uint8_t* line, SSD1306_Font_t font)
{
 8002424:	b082      	sub	sp, #8
 8002426:	b580      	push	{r7, lr}
 8002428:	b084      	sub	sp, #16
 800242a:	af02      	add	r7, sp, #8
 800242c:	6078      	str	r0, [r7, #4]
 800242e:	6039      	str	r1, [r7, #0]
 8002430:	f107 0110 	add.w	r1, r7, #16
 8002434:	e881 000c 	stmia.w	r1, {r2, r3}
	/* Check if writing outside screen region; if so, do nothing */
	if(*line + OLED_LINE_SPACING > SSD1306_HEIGHT)
 8002438:	683b      	ldr	r3, [r7, #0]
 800243a:	781b      	ldrb	r3, [r3, #0]
 800243c:	2b31      	cmp	r3, #49	@ 0x31
 800243e:	d814      	bhi.n	800246a <oled_println+0x46>
	{
		return;
	}

	ssd1306_SetCursor(0, *line);
 8002440:	683b      	ldr	r3, [r7, #0]
 8002442:	781b      	ldrb	r3, [r3, #0]
 8002444:	4619      	mov	r1, r3
 8002446:	2000      	movs	r0, #0
 8002448:	f000 ffa2 	bl	8003390 <ssd1306_SetCursor>
	ssd1306_WriteString(str, font, White);
 800244c:	2301      	movs	r3, #1
 800244e:	9300      	str	r3, [sp, #0]
 8002450:	f107 0310 	add.w	r3, r7, #16
 8002454:	cb0e      	ldmia	r3, {r1, r2, r3}
 8002456:	6878      	ldr	r0, [r7, #4]
 8002458:	f000 ff74 	bl	8003344 <ssd1306_WriteString>
	*line += OLED_LINE_SPACING;
 800245c:	683b      	ldr	r3, [r7, #0]
 800245e:	781b      	ldrb	r3, [r3, #0]
 8002460:	330f      	adds	r3, #15
 8002462:	b2da      	uxtb	r2, r3
 8002464:	683b      	ldr	r3, [r7, #0]
 8002466:	701a      	strb	r2, [r3, #0]
 8002468:	e000      	b.n	800246c <oled_println+0x48>
		return;
 800246a:	bf00      	nop
}
 800246c:	3708      	adds	r7, #8
 800246e:	46bd      	mov	sp, r7
 8002470:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8002474:	b002      	add	sp, #8
 8002476:	4770      	bx	lr

08002478 <OLED_UpdateDMA>:

void OLED_UpdateDMA(BLDCMotor* motors[2])
{
 8002478:	b580      	push	{r7, lr}
 800247a:	b08e      	sub	sp, #56	@ 0x38
 800247c:	af02      	add	r7, sp, #8
 800247e:	6078      	str	r0, [r7, #4]
	/* Clear screen */
	ssd1306_Fill(Black);
 8002480:	2000      	movs	r0, #0
 8002482:	f000 fe39 	bl	80030f8 <ssd1306_Fill>

	uint8_t line = 0;
 8002486:	2300      	movs	r3, #0
 8002488:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
	char line_buff[19];
	char m0_angle_buff[6];
	char m1_angle_buff[6];

	if(motors[0] != NULL && motors[0]->sensor != NULL)
 800248c:	687b      	ldr	r3, [r7, #4]
 800248e:	681b      	ldr	r3, [r3, #0]
 8002490:	2b00      	cmp	r3, #0
 8002492:	d034      	beq.n	80024fe <OLED_UpdateDMA+0x86>
 8002494:	687b      	ldr	r3, [r7, #4]
 8002496:	681b      	ldr	r3, [r3, #0]
 8002498:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800249a:	2b00      	cmp	r3, #0
 800249c:	d02f      	beq.n	80024fe <OLED_UpdateDMA+0x86>
	{
		if(motors[0]->sensor->total_angle_rad >= 100)
 800249e:	687b      	ldr	r3, [r7, #4]
 80024a0:	681b      	ldr	r3, [r3, #0]
 80024a2:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80024a4:	edd3 7a02 	vldr	s15, [r3, #8]
 80024a8:	ed9f 7a4d 	vldr	s14, [pc, #308]	@ 80025e0 <OLED_UpdateDMA+0x168>
 80024ac:	eef4 7ac7 	vcmpe.f32	s15, s14
 80024b0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80024b4:	db11      	blt.n	80024da <OLED_UpdateDMA+0x62>
		{
			snprintf(m0_angle_buff, 6, "%5.1f", motors[0]->sensor->total_angle_rad);
 80024b6:	687b      	ldr	r3, [r7, #4]
 80024b8:	681b      	ldr	r3, [r3, #0]
 80024ba:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80024bc:	689b      	ldr	r3, [r3, #8]
 80024be:	4618      	mov	r0, r3
 80024c0:	f7fe f84a 	bl	8000558 <__aeabi_f2d>
 80024c4:	4602      	mov	r2, r0
 80024c6:	460b      	mov	r3, r1
 80024c8:	f107 0014 	add.w	r0, r7, #20
 80024cc:	e9cd 2300 	strd	r2, r3, [sp]
 80024d0:	4a44      	ldr	r2, [pc, #272]	@ (80025e4 <OLED_UpdateDMA+0x16c>)
 80024d2:	2106      	movs	r1, #6
 80024d4:	f007 f84e 	bl	8009574 <sniprintf>
		if(motors[0]->sensor->total_angle_rad >= 100)
 80024d8:	e018      	b.n	800250c <OLED_UpdateDMA+0x94>
		}
		else {
			snprintf(m0_angle_buff, 6, "%5.2f", motors[0]->sensor->total_angle_rad);
 80024da:	687b      	ldr	r3, [r7, #4]
 80024dc:	681b      	ldr	r3, [r3, #0]
 80024de:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80024e0:	689b      	ldr	r3, [r3, #8]
 80024e2:	4618      	mov	r0, r3
 80024e4:	f7fe f838 	bl	8000558 <__aeabi_f2d>
 80024e8:	4602      	mov	r2, r0
 80024ea:	460b      	mov	r3, r1
 80024ec:	f107 0014 	add.w	r0, r7, #20
 80024f0:	e9cd 2300 	strd	r2, r3, [sp]
 80024f4:	4a3c      	ldr	r2, [pc, #240]	@ (80025e8 <OLED_UpdateDMA+0x170>)
 80024f6:	2106      	movs	r1, #6
 80024f8:	f007 f83c 	bl	8009574 <sniprintf>
		if(motors[0]->sensor->total_angle_rad >= 100)
 80024fc:	e006      	b.n	800250c <OLED_UpdateDMA+0x94>
		}
	}
	else {
		snprintf(m0_angle_buff, 6, "  -  ");
 80024fe:	f107 0314 	add.w	r3, r7, #20
 8002502:	4a3a      	ldr	r2, [pc, #232]	@ (80025ec <OLED_UpdateDMA+0x174>)
 8002504:	2106      	movs	r1, #6
 8002506:	4618      	mov	r0, r3
 8002508:	f007 f834 	bl	8009574 <sniprintf>
	}

	if(motors[1] != NULL && motors[1]->sensor != NULL)
 800250c:	687b      	ldr	r3, [r7, #4]
 800250e:	3304      	adds	r3, #4
 8002510:	681b      	ldr	r3, [r3, #0]
 8002512:	2b00      	cmp	r3, #0
 8002514:	d038      	beq.n	8002588 <OLED_UpdateDMA+0x110>
 8002516:	687b      	ldr	r3, [r7, #4]
 8002518:	3304      	adds	r3, #4
 800251a:	681b      	ldr	r3, [r3, #0]
 800251c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800251e:	2b00      	cmp	r3, #0
 8002520:	d032      	beq.n	8002588 <OLED_UpdateDMA+0x110>
	{
		if(motors[1]->sensor->total_angle_rad >= 100)
 8002522:	687b      	ldr	r3, [r7, #4]
 8002524:	3304      	adds	r3, #4
 8002526:	681b      	ldr	r3, [r3, #0]
 8002528:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800252a:	edd3 7a02 	vldr	s15, [r3, #8]
 800252e:	ed9f 7a2c 	vldr	s14, [pc, #176]	@ 80025e0 <OLED_UpdateDMA+0x168>
 8002532:	eef4 7ac7 	vcmpe.f32	s15, s14
 8002536:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800253a:	db12      	blt.n	8002562 <OLED_UpdateDMA+0xea>
		{
			snprintf(m1_angle_buff, 6, "%5.1f", motors[1]->sensor->total_angle_rad);
 800253c:	687b      	ldr	r3, [r7, #4]
 800253e:	3304      	adds	r3, #4
 8002540:	681b      	ldr	r3, [r3, #0]
 8002542:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002544:	689b      	ldr	r3, [r3, #8]
 8002546:	4618      	mov	r0, r3
 8002548:	f7fe f806 	bl	8000558 <__aeabi_f2d>
 800254c:	4602      	mov	r2, r0
 800254e:	460b      	mov	r3, r1
 8002550:	f107 000c 	add.w	r0, r7, #12
 8002554:	e9cd 2300 	strd	r2, r3, [sp]
 8002558:	4a22      	ldr	r2, [pc, #136]	@ (80025e4 <OLED_UpdateDMA+0x16c>)
 800255a:	2106      	movs	r1, #6
 800255c:	f007 f80a 	bl	8009574 <sniprintf>
		if(motors[1]->sensor->total_angle_rad >= 100)
 8002560:	e019      	b.n	8002596 <OLED_UpdateDMA+0x11e>
		}
		else {
			snprintf(m1_angle_buff, 6, "%5.2f", motors[1]->sensor->total_angle_rad);
 8002562:	687b      	ldr	r3, [r7, #4]
 8002564:	3304      	adds	r3, #4
 8002566:	681b      	ldr	r3, [r3, #0]
 8002568:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800256a:	689b      	ldr	r3, [r3, #8]
 800256c:	4618      	mov	r0, r3
 800256e:	f7fd fff3 	bl	8000558 <__aeabi_f2d>
 8002572:	4602      	mov	r2, r0
 8002574:	460b      	mov	r3, r1
 8002576:	f107 000c 	add.w	r0, r7, #12
 800257a:	e9cd 2300 	strd	r2, r3, [sp]
 800257e:	4a1a      	ldr	r2, [pc, #104]	@ (80025e8 <OLED_UpdateDMA+0x170>)
 8002580:	2106      	movs	r1, #6
 8002582:	f006 fff7 	bl	8009574 <sniprintf>
		if(motors[1]->sensor->total_angle_rad >= 100)
 8002586:	e006      	b.n	8002596 <OLED_UpdateDMA+0x11e>
		}
	}
	else {
		snprintf(m1_angle_buff, 6, "  -  ");
 8002588:	f107 030c 	add.w	r3, r7, #12
 800258c:	4a17      	ldr	r2, [pc, #92]	@ (80025ec <OLED_UpdateDMA+0x174>)
 800258e:	2106      	movs	r1, #6
 8002590:	4618      	mov	r0, r3
 8002592:	f006 ffef 	bl	8009574 <sniprintf>
	}

	oled_println("       M0  |  M1  ", &line, Font_7x10);
 8002596:	4b16      	ldr	r3, [pc, #88]	@ (80025f0 <OLED_UpdateDMA+0x178>)
 8002598:	f107 012f 	add.w	r1, r7, #47	@ 0x2f
 800259c:	689a      	ldr	r2, [r3, #8]
 800259e:	9200      	str	r2, [sp, #0]
 80025a0:	cb0c      	ldmia	r3, {r2, r3}
 80025a2:	4814      	ldr	r0, [pc, #80]	@ (80025f4 <OLED_UpdateDMA+0x17c>)
 80025a4:	f7ff ff3e 	bl	8002424 <oled_println>
	snprintf(line_buff, sizeof(line_buff), "Angle:%s %s", m0_angle_buff, m1_angle_buff);
 80025a8:	f107 0214 	add.w	r2, r7, #20
 80025ac:	f107 001c 	add.w	r0, r7, #28
 80025b0:	f107 030c 	add.w	r3, r7, #12
 80025b4:	9300      	str	r3, [sp, #0]
 80025b6:	4613      	mov	r3, r2
 80025b8:	4a0f      	ldr	r2, [pc, #60]	@ (80025f8 <OLED_UpdateDMA+0x180>)
 80025ba:	2113      	movs	r1, #19
 80025bc:	f006 ffda 	bl	8009574 <sniprintf>
	oled_println((const char*)line_buff, &line, Font_7x10);
 80025c0:	4b0b      	ldr	r3, [pc, #44]	@ (80025f0 <OLED_UpdateDMA+0x178>)
 80025c2:	f107 012f 	add.w	r1, r7, #47	@ 0x2f
 80025c6:	f107 001c 	add.w	r0, r7, #28
 80025ca:	689a      	ldr	r2, [r3, #8]
 80025cc:	9200      	str	r2, [sp, #0]
 80025ce:	cb0c      	ldmia	r3, {r2, r3}
 80025d0:	f7ff ff28 	bl	8002424 <oled_println>
	ssd1306_UpdateScreen();
 80025d4:	f000 fda8 	bl	8003128 <ssd1306_UpdateScreen>
}
 80025d8:	bf00      	nop
 80025da:	3730      	adds	r7, #48	@ 0x30
 80025dc:	46bd      	mov	sp, r7
 80025de:	bd80      	pop	{r7, pc}
 80025e0:	42c80000 	.word	0x42c80000
 80025e4:	0800d0f8 	.word	0x0800d0f8
 80025e8:	0800d100 	.word	0x0800d100
 80025ec:	0800d108 	.word	0x0800d108
 80025f0:	0800d8dc 	.word	0x0800d8dc
 80025f4:	0800d110 	.word	0x0800d110
 80025f8:	0800d124 	.word	0x0800d124

080025fc <PID_Init>:
 * @params[in] float ki
 * @params[in] float kd
 * @retval PID structure
 */
PID_t PID_Init()
{
 80025fc:	b4b0      	push	{r4, r5, r7}
 80025fe:	b08d      	sub	sp, #52	@ 0x34
 8002600:	af00      	add	r7, sp, #0
 8002602:	6078      	str	r0, [r7, #4]
	PID_t PID_dev =
 8002604:	4b0e      	ldr	r3, [pc, #56]	@ (8002640 <PID_Init+0x44>)
 8002606:	f107 0408 	add.w	r4, r7, #8
 800260a:	461d      	mov	r5, r3
 800260c:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800260e:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8002610:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8002612:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8002614:	e895 0003 	ldmia.w	r5, {r0, r1}
 8002618:	e884 0003 	stmia.w	r4, {r0, r1}
		.upper_bound = 10,
		.timestamp_us = 0,
		.mode = P
	};

	return PID_dev;
 800261c:	687b      	ldr	r3, [r7, #4]
 800261e:	461d      	mov	r5, r3
 8002620:	f107 0408 	add.w	r4, r7, #8
 8002624:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8002626:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8002628:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 800262a:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 800262c:	e894 0003 	ldmia.w	r4, {r0, r1}
 8002630:	e885 0003 	stmia.w	r5, {r0, r1}
}
 8002634:	6878      	ldr	r0, [r7, #4]
 8002636:	3734      	adds	r7, #52	@ 0x34
 8002638:	46bd      	mov	sp, r7
 800263a:	bcb0      	pop	{r4, r5, r7}
 800263c:	4770      	bx	lr
 800263e:	bf00      	nop
 8002640:	0800d130 	.word	0x0800d130

08002644 <HAL_UARTEx_RxEventCallback>:
/*
 * @brief DMA receive to idle interrupt callback function
 * @note Sets the receive flag to 1 and append null terminator to end of string
 */
void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8002644:	b480      	push	{r7}
 8002646:	b083      	sub	sp, #12
 8002648:	af00      	add	r7, sp, #0
 800264a:	6078      	str	r0, [r7, #4]
 800264c:	460b      	mov	r3, r1
 800264e:	807b      	strh	r3, [r7, #2]
	/* Indicate incoming data */
	serial_dev.rx_flag = 1;
 8002650:	4b0a      	ldr	r3, [pc, #40]	@ (800267c <HAL_UARTEx_RxEventCallback+0x38>)
 8002652:	2201      	movs	r2, #1
 8002654:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c

	/* Insert null terminator for C string */
	if(Size > 15)
 8002658:	887b      	ldrh	r3, [r7, #2]
 800265a:	2b0f      	cmp	r3, #15
 800265c:	d903      	bls.n	8002666 <HAL_UARTEx_RxEventCallback+0x22>
	{
		serial_dev.rx_buff[15] = '\0';
 800265e:	4b07      	ldr	r3, [pc, #28]	@ (800267c <HAL_UARTEx_RxEventCallback+0x38>)
 8002660:	2200      	movs	r2, #0
 8002662:	76da      	strb	r2, [r3, #27]
	}
	else
	{
		serial_dev.rx_buff[Size] = '\0';
	}
}
 8002664:	e004      	b.n	8002670 <HAL_UARTEx_RxEventCallback+0x2c>
		serial_dev.rx_buff[Size] = '\0';
 8002666:	887b      	ldrh	r3, [r7, #2]
 8002668:	4a04      	ldr	r2, [pc, #16]	@ (800267c <HAL_UARTEx_RxEventCallback+0x38>)
 800266a:	4413      	add	r3, r2
 800266c:	2200      	movs	r2, #0
 800266e:	731a      	strb	r2, [r3, #12]
}
 8002670:	bf00      	nop
 8002672:	370c      	adds	r7, #12
 8002674:	46bd      	mov	sp, r7
 8002676:	f85d 7b04 	ldr.w	r7, [sp], #4
 800267a:	4770      	bx	lr
 800267c:	20000688 	.word	0x20000688

08002680 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                                        /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8002680:	b480      	push	{r7}
 8002682:	b083      	sub	sp, #12
 8002684:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002686:	2300      	movs	r3, #0
 8002688:	607b      	str	r3, [r7, #4]
 800268a:	4b10      	ldr	r3, [pc, #64]	@ (80026cc <HAL_MspInit+0x4c>)
 800268c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800268e:	4a0f      	ldr	r2, [pc, #60]	@ (80026cc <HAL_MspInit+0x4c>)
 8002690:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8002694:	6453      	str	r3, [r2, #68]	@ 0x44
 8002696:	4b0d      	ldr	r3, [pc, #52]	@ (80026cc <HAL_MspInit+0x4c>)
 8002698:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800269a:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800269e:	607b      	str	r3, [r7, #4]
 80026a0:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80026a2:	2300      	movs	r3, #0
 80026a4:	603b      	str	r3, [r7, #0]
 80026a6:	4b09      	ldr	r3, [pc, #36]	@ (80026cc <HAL_MspInit+0x4c>)
 80026a8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80026aa:	4a08      	ldr	r2, [pc, #32]	@ (80026cc <HAL_MspInit+0x4c>)
 80026ac:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80026b0:	6413      	str	r3, [r2, #64]	@ 0x40
 80026b2:	4b06      	ldr	r3, [pc, #24]	@ (80026cc <HAL_MspInit+0x4c>)
 80026b4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80026b6:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80026ba:	603b      	str	r3, [r7, #0]
 80026bc:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80026be:	bf00      	nop
 80026c0:	370c      	adds	r7, #12
 80026c2:	46bd      	mov	sp, r7
 80026c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026c8:	4770      	bx	lr
 80026ca:	bf00      	nop
 80026cc:	40023800 	.word	0x40023800

080026d0 <HAL_ADC_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hadc: ADC handle pointer
  * @retval None
  */
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 80026d0:	b580      	push	{r7, lr}
 80026d2:	b08a      	sub	sp, #40	@ 0x28
 80026d4:	af00      	add	r7, sp, #0
 80026d6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80026d8:	f107 0314 	add.w	r3, r7, #20
 80026dc:	2200      	movs	r2, #0
 80026de:	601a      	str	r2, [r3, #0]
 80026e0:	605a      	str	r2, [r3, #4]
 80026e2:	609a      	str	r2, [r3, #8]
 80026e4:	60da      	str	r2, [r3, #12]
 80026e6:	611a      	str	r2, [r3, #16]
  if(hadc->Instance==ADC1)
 80026e8:	687b      	ldr	r3, [r7, #4]
 80026ea:	681b      	ldr	r3, [r3, #0]
 80026ec:	4a2f      	ldr	r2, [pc, #188]	@ (80027ac <HAL_ADC_MspInit+0xdc>)
 80026ee:	4293      	cmp	r3, r2
 80026f0:	d157      	bne.n	80027a2 <HAL_ADC_MspInit+0xd2>
  {
    /* USER CODE BEGIN ADC1_MspInit 0 */

    /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 80026f2:	2300      	movs	r3, #0
 80026f4:	613b      	str	r3, [r7, #16]
 80026f6:	4b2e      	ldr	r3, [pc, #184]	@ (80027b0 <HAL_ADC_MspInit+0xe0>)
 80026f8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80026fa:	4a2d      	ldr	r2, [pc, #180]	@ (80027b0 <HAL_ADC_MspInit+0xe0>)
 80026fc:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002700:	6453      	str	r3, [r2, #68]	@ 0x44
 8002702:	4b2b      	ldr	r3, [pc, #172]	@ (80027b0 <HAL_ADC_MspInit+0xe0>)
 8002704:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002706:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800270a:	613b      	str	r3, [r7, #16]
 800270c:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800270e:	2300      	movs	r3, #0
 8002710:	60fb      	str	r3, [r7, #12]
 8002712:	4b27      	ldr	r3, [pc, #156]	@ (80027b0 <HAL_ADC_MspInit+0xe0>)
 8002714:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002716:	4a26      	ldr	r2, [pc, #152]	@ (80027b0 <HAL_ADC_MspInit+0xe0>)
 8002718:	f043 0301 	orr.w	r3, r3, #1
 800271c:	6313      	str	r3, [r2, #48]	@ 0x30
 800271e:	4b24      	ldr	r3, [pc, #144]	@ (80027b0 <HAL_ADC_MspInit+0xe0>)
 8002720:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002722:	f003 0301 	and.w	r3, r3, #1
 8002726:	60fb      	str	r3, [r7, #12]
 8002728:	68fb      	ldr	r3, [r7, #12]
    PA0-WKUP     ------> ADC1_IN0
    PA1     ------> ADC1_IN1
    PA3     ------> ADC1_IN3
    PA4     ------> ADC1_IN4
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_3|GPIO_PIN_4;
 800272a:	231b      	movs	r3, #27
 800272c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800272e:	2303      	movs	r3, #3
 8002730:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002732:	2300      	movs	r3, #0
 8002734:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002736:	f107 0314 	add.w	r3, r7, #20
 800273a:	4619      	mov	r1, r3
 800273c:	481d      	ldr	r0, [pc, #116]	@ (80027b4 <HAL_ADC_MspInit+0xe4>)
 800273e:	f002 f81f 	bl	8004780 <HAL_GPIO_Init>

    /* ADC1 DMA Init */
    /* ADC1 Init */
    hdma_adc1.Instance = DMA2_Stream0;
 8002742:	4b1d      	ldr	r3, [pc, #116]	@ (80027b8 <HAL_ADC_MspInit+0xe8>)
 8002744:	4a1d      	ldr	r2, [pc, #116]	@ (80027bc <HAL_ADC_MspInit+0xec>)
 8002746:	601a      	str	r2, [r3, #0]
    hdma_adc1.Init.Channel = DMA_CHANNEL_0;
 8002748:	4b1b      	ldr	r3, [pc, #108]	@ (80027b8 <HAL_ADC_MspInit+0xe8>)
 800274a:	2200      	movs	r2, #0
 800274c:	605a      	str	r2, [r3, #4]
    hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 800274e:	4b1a      	ldr	r3, [pc, #104]	@ (80027b8 <HAL_ADC_MspInit+0xe8>)
 8002750:	2200      	movs	r2, #0
 8002752:	609a      	str	r2, [r3, #8]
    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 8002754:	4b18      	ldr	r3, [pc, #96]	@ (80027b8 <HAL_ADC_MspInit+0xe8>)
 8002756:	2200      	movs	r2, #0
 8002758:	60da      	str	r2, [r3, #12]
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 800275a:	4b17      	ldr	r3, [pc, #92]	@ (80027b8 <HAL_ADC_MspInit+0xe8>)
 800275c:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8002760:	611a      	str	r2, [r3, #16]
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 8002762:	4b15      	ldr	r3, [pc, #84]	@ (80027b8 <HAL_ADC_MspInit+0xe8>)
 8002764:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8002768:	615a      	str	r2, [r3, #20]
    hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 800276a:	4b13      	ldr	r3, [pc, #76]	@ (80027b8 <HAL_ADC_MspInit+0xe8>)
 800276c:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8002770:	619a      	str	r2, [r3, #24]
    hdma_adc1.Init.Mode = DMA_NORMAL;
 8002772:	4b11      	ldr	r3, [pc, #68]	@ (80027b8 <HAL_ADC_MspInit+0xe8>)
 8002774:	2200      	movs	r2, #0
 8002776:	61da      	str	r2, [r3, #28]
    hdma_adc1.Init.Priority = DMA_PRIORITY_HIGH;
 8002778:	4b0f      	ldr	r3, [pc, #60]	@ (80027b8 <HAL_ADC_MspInit+0xe8>)
 800277a:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 800277e:	621a      	str	r2, [r3, #32]
    hdma_adc1.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8002780:	4b0d      	ldr	r3, [pc, #52]	@ (80027b8 <HAL_ADC_MspInit+0xe8>)
 8002782:	2200      	movs	r2, #0
 8002784:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 8002786:	480c      	ldr	r0, [pc, #48]	@ (80027b8 <HAL_ADC_MspInit+0xe8>)
 8002788:	f001 fbec 	bl	8003f64 <HAL_DMA_Init>
 800278c:	4603      	mov	r3, r0
 800278e:	2b00      	cmp	r3, #0
 8002790:	d001      	beq.n	8002796 <HAL_ADC_MspInit+0xc6>
    {
      Error_Handler();
 8002792:	f7ff fe41 	bl	8002418 <Error_Handler>
    }

    __HAL_LINKDMA(hadc,DMA_Handle,hdma_adc1);
 8002796:	687b      	ldr	r3, [r7, #4]
 8002798:	4a07      	ldr	r2, [pc, #28]	@ (80027b8 <HAL_ADC_MspInit+0xe8>)
 800279a:	639a      	str	r2, [r3, #56]	@ 0x38
 800279c:	4a06      	ldr	r2, [pc, #24]	@ (80027b8 <HAL_ADC_MspInit+0xe8>)
 800279e:	687b      	ldr	r3, [r7, #4]
 80027a0:	6393      	str	r3, [r2, #56]	@ 0x38

    /* USER CODE END ADC1_MspInit 1 */

  }

}
 80027a2:	bf00      	nop
 80027a4:	3728      	adds	r7, #40	@ 0x28
 80027a6:	46bd      	mov	sp, r7
 80027a8:	bd80      	pop	{r7, pc}
 80027aa:	bf00      	nop
 80027ac:	40012000 	.word	0x40012000
 80027b0:	40023800 	.word	0x40023800
 80027b4:	40020000 	.word	0x40020000
 80027b8:	200002d4 	.word	0x200002d4
 80027bc:	40026410 	.word	0x40026410

080027c0 <HAL_I2C_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hi2c: I2C handle pointer
  * @retval None
  */
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 80027c0:	b580      	push	{r7, lr}
 80027c2:	b08c      	sub	sp, #48	@ 0x30
 80027c4:	af00      	add	r7, sp, #0
 80027c6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80027c8:	f107 031c 	add.w	r3, r7, #28
 80027cc:	2200      	movs	r2, #0
 80027ce:	601a      	str	r2, [r3, #0]
 80027d0:	605a      	str	r2, [r3, #4]
 80027d2:	609a      	str	r2, [r3, #8]
 80027d4:	60da      	str	r2, [r3, #12]
 80027d6:	611a      	str	r2, [r3, #16]
  if(hi2c->Instance==I2C1)
 80027d8:	687b      	ldr	r3, [r7, #4]
 80027da:	681b      	ldr	r3, [r3, #0]
 80027dc:	4a97      	ldr	r2, [pc, #604]	@ (8002a3c <HAL_I2C_MspInit+0x27c>)
 80027de:	4293      	cmp	r3, r2
 80027e0:	f040 8088 	bne.w	80028f4 <HAL_I2C_MspInit+0x134>
  {
    /* USER CODE BEGIN I2C1_MspInit 0 */

    /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 80027e4:	2300      	movs	r3, #0
 80027e6:	61bb      	str	r3, [r7, #24]
 80027e8:	4b95      	ldr	r3, [pc, #596]	@ (8002a40 <HAL_I2C_MspInit+0x280>)
 80027ea:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80027ec:	4a94      	ldr	r2, [pc, #592]	@ (8002a40 <HAL_I2C_MspInit+0x280>)
 80027ee:	f043 0302 	orr.w	r3, r3, #2
 80027f2:	6313      	str	r3, [r2, #48]	@ 0x30
 80027f4:	4b92      	ldr	r3, [pc, #584]	@ (8002a40 <HAL_I2C_MspInit+0x280>)
 80027f6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80027f8:	f003 0302 	and.w	r3, r3, #2
 80027fc:	61bb      	str	r3, [r7, #24]
 80027fe:	69bb      	ldr	r3, [r7, #24]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8002800:	23c0      	movs	r3, #192	@ 0xc0
 8002802:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8002804:	2312      	movs	r3, #18
 8002806:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002808:	2300      	movs	r3, #0
 800280a:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800280c:	2303      	movs	r3, #3
 800280e:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8002810:	2304      	movs	r3, #4
 8002812:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002814:	f107 031c 	add.w	r3, r7, #28
 8002818:	4619      	mov	r1, r3
 800281a:	488a      	ldr	r0, [pc, #552]	@ (8002a44 <HAL_I2C_MspInit+0x284>)
 800281c:	f001 ffb0 	bl	8004780 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8002820:	2300      	movs	r3, #0
 8002822:	617b      	str	r3, [r7, #20]
 8002824:	4b86      	ldr	r3, [pc, #536]	@ (8002a40 <HAL_I2C_MspInit+0x280>)
 8002826:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002828:	4a85      	ldr	r2, [pc, #532]	@ (8002a40 <HAL_I2C_MspInit+0x280>)
 800282a:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 800282e:	6413      	str	r3, [r2, #64]	@ 0x40
 8002830:	4b83      	ldr	r3, [pc, #524]	@ (8002a40 <HAL_I2C_MspInit+0x280>)
 8002832:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002834:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8002838:	617b      	str	r3, [r7, #20]
 800283a:	697b      	ldr	r3, [r7, #20]

    /* I2C1 DMA Init */
    /* I2C1_RX Init */
    hdma_i2c1_rx.Instance = DMA1_Stream0;
 800283c:	4b82      	ldr	r3, [pc, #520]	@ (8002a48 <HAL_I2C_MspInit+0x288>)
 800283e:	4a83      	ldr	r2, [pc, #524]	@ (8002a4c <HAL_I2C_MspInit+0x28c>)
 8002840:	601a      	str	r2, [r3, #0]
    hdma_i2c1_rx.Init.Channel = DMA_CHANNEL_1;
 8002842:	4b81      	ldr	r3, [pc, #516]	@ (8002a48 <HAL_I2C_MspInit+0x288>)
 8002844:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 8002848:	605a      	str	r2, [r3, #4]
    hdma_i2c1_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 800284a:	4b7f      	ldr	r3, [pc, #508]	@ (8002a48 <HAL_I2C_MspInit+0x288>)
 800284c:	2200      	movs	r2, #0
 800284e:	609a      	str	r2, [r3, #8]
    hdma_i2c1_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8002850:	4b7d      	ldr	r3, [pc, #500]	@ (8002a48 <HAL_I2C_MspInit+0x288>)
 8002852:	2200      	movs	r2, #0
 8002854:	60da      	str	r2, [r3, #12]
    hdma_i2c1_rx.Init.MemInc = DMA_MINC_ENABLE;
 8002856:	4b7c      	ldr	r3, [pc, #496]	@ (8002a48 <HAL_I2C_MspInit+0x288>)
 8002858:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 800285c:	611a      	str	r2, [r3, #16]
    hdma_i2c1_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 800285e:	4b7a      	ldr	r3, [pc, #488]	@ (8002a48 <HAL_I2C_MspInit+0x288>)
 8002860:	2200      	movs	r2, #0
 8002862:	615a      	str	r2, [r3, #20]
    hdma_i2c1_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8002864:	4b78      	ldr	r3, [pc, #480]	@ (8002a48 <HAL_I2C_MspInit+0x288>)
 8002866:	2200      	movs	r2, #0
 8002868:	619a      	str	r2, [r3, #24]
    hdma_i2c1_rx.Init.Mode = DMA_NORMAL;
 800286a:	4b77      	ldr	r3, [pc, #476]	@ (8002a48 <HAL_I2C_MspInit+0x288>)
 800286c:	2200      	movs	r2, #0
 800286e:	61da      	str	r2, [r3, #28]
    hdma_i2c1_rx.Init.Priority = DMA_PRIORITY_LOW;
 8002870:	4b75      	ldr	r3, [pc, #468]	@ (8002a48 <HAL_I2C_MspInit+0x288>)
 8002872:	2200      	movs	r2, #0
 8002874:	621a      	str	r2, [r3, #32]
    hdma_i2c1_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8002876:	4b74      	ldr	r3, [pc, #464]	@ (8002a48 <HAL_I2C_MspInit+0x288>)
 8002878:	2200      	movs	r2, #0
 800287a:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_i2c1_rx) != HAL_OK)
 800287c:	4872      	ldr	r0, [pc, #456]	@ (8002a48 <HAL_I2C_MspInit+0x288>)
 800287e:	f001 fb71 	bl	8003f64 <HAL_DMA_Init>
 8002882:	4603      	mov	r3, r0
 8002884:	2b00      	cmp	r3, #0
 8002886:	d001      	beq.n	800288c <HAL_I2C_MspInit+0xcc>
    {
      Error_Handler();
 8002888:	f7ff fdc6 	bl	8002418 <Error_Handler>
    }

    __HAL_LINKDMA(hi2c,hdmarx,hdma_i2c1_rx);
 800288c:	687b      	ldr	r3, [r7, #4]
 800288e:	4a6e      	ldr	r2, [pc, #440]	@ (8002a48 <HAL_I2C_MspInit+0x288>)
 8002890:	639a      	str	r2, [r3, #56]	@ 0x38
 8002892:	4a6d      	ldr	r2, [pc, #436]	@ (8002a48 <HAL_I2C_MspInit+0x288>)
 8002894:	687b      	ldr	r3, [r7, #4]
 8002896:	6393      	str	r3, [r2, #56]	@ 0x38

    /* I2C1_TX Init */
    hdma_i2c1_tx.Instance = DMA1_Stream1;
 8002898:	4b6d      	ldr	r3, [pc, #436]	@ (8002a50 <HAL_I2C_MspInit+0x290>)
 800289a:	4a6e      	ldr	r2, [pc, #440]	@ (8002a54 <HAL_I2C_MspInit+0x294>)
 800289c:	601a      	str	r2, [r3, #0]
    hdma_i2c1_tx.Init.Channel = DMA_CHANNEL_0;
 800289e:	4b6c      	ldr	r3, [pc, #432]	@ (8002a50 <HAL_I2C_MspInit+0x290>)
 80028a0:	2200      	movs	r2, #0
 80028a2:	605a      	str	r2, [r3, #4]
    hdma_i2c1_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 80028a4:	4b6a      	ldr	r3, [pc, #424]	@ (8002a50 <HAL_I2C_MspInit+0x290>)
 80028a6:	2240      	movs	r2, #64	@ 0x40
 80028a8:	609a      	str	r2, [r3, #8]
    hdma_i2c1_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 80028aa:	4b69      	ldr	r3, [pc, #420]	@ (8002a50 <HAL_I2C_MspInit+0x290>)
 80028ac:	2200      	movs	r2, #0
 80028ae:	60da      	str	r2, [r3, #12]
    hdma_i2c1_tx.Init.MemInc = DMA_MINC_ENABLE;
 80028b0:	4b67      	ldr	r3, [pc, #412]	@ (8002a50 <HAL_I2C_MspInit+0x290>)
 80028b2:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 80028b6:	611a      	str	r2, [r3, #16]
    hdma_i2c1_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 80028b8:	4b65      	ldr	r3, [pc, #404]	@ (8002a50 <HAL_I2C_MspInit+0x290>)
 80028ba:	2200      	movs	r2, #0
 80028bc:	615a      	str	r2, [r3, #20]
    hdma_i2c1_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 80028be:	4b64      	ldr	r3, [pc, #400]	@ (8002a50 <HAL_I2C_MspInit+0x290>)
 80028c0:	2200      	movs	r2, #0
 80028c2:	619a      	str	r2, [r3, #24]
    hdma_i2c1_tx.Init.Mode = DMA_NORMAL;
 80028c4:	4b62      	ldr	r3, [pc, #392]	@ (8002a50 <HAL_I2C_MspInit+0x290>)
 80028c6:	2200      	movs	r2, #0
 80028c8:	61da      	str	r2, [r3, #28]
    hdma_i2c1_tx.Init.Priority = DMA_PRIORITY_LOW;
 80028ca:	4b61      	ldr	r3, [pc, #388]	@ (8002a50 <HAL_I2C_MspInit+0x290>)
 80028cc:	2200      	movs	r2, #0
 80028ce:	621a      	str	r2, [r3, #32]
    hdma_i2c1_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 80028d0:	4b5f      	ldr	r3, [pc, #380]	@ (8002a50 <HAL_I2C_MspInit+0x290>)
 80028d2:	2200      	movs	r2, #0
 80028d4:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_i2c1_tx) != HAL_OK)
 80028d6:	485e      	ldr	r0, [pc, #376]	@ (8002a50 <HAL_I2C_MspInit+0x290>)
 80028d8:	f001 fb44 	bl	8003f64 <HAL_DMA_Init>
 80028dc:	4603      	mov	r3, r0
 80028de:	2b00      	cmp	r3, #0
 80028e0:	d001      	beq.n	80028e6 <HAL_I2C_MspInit+0x126>
    {
      Error_Handler();
 80028e2:	f7ff fd99 	bl	8002418 <Error_Handler>
    }

    __HAL_LINKDMA(hi2c,hdmatx,hdma_i2c1_tx);
 80028e6:	687b      	ldr	r3, [r7, #4]
 80028e8:	4a59      	ldr	r2, [pc, #356]	@ (8002a50 <HAL_I2C_MspInit+0x290>)
 80028ea:	635a      	str	r2, [r3, #52]	@ 0x34
 80028ec:	4a58      	ldr	r2, [pc, #352]	@ (8002a50 <HAL_I2C_MspInit+0x290>)
 80028ee:	687b      	ldr	r3, [r7, #4]
 80028f0:	6393      	str	r3, [r2, #56]	@ 0x38
    /* USER CODE BEGIN I2C2_MspInit 1 */

    /* USER CODE END I2C2_MspInit 1 */
  }

}
 80028f2:	e09f      	b.n	8002a34 <HAL_I2C_MspInit+0x274>
  else if(hi2c->Instance==I2C2)
 80028f4:	687b      	ldr	r3, [r7, #4]
 80028f6:	681b      	ldr	r3, [r3, #0]
 80028f8:	4a57      	ldr	r2, [pc, #348]	@ (8002a58 <HAL_I2C_MspInit+0x298>)
 80028fa:	4293      	cmp	r3, r2
 80028fc:	f040 809a 	bne.w	8002a34 <HAL_I2C_MspInit+0x274>
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002900:	2300      	movs	r3, #0
 8002902:	613b      	str	r3, [r7, #16]
 8002904:	4b4e      	ldr	r3, [pc, #312]	@ (8002a40 <HAL_I2C_MspInit+0x280>)
 8002906:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002908:	4a4d      	ldr	r2, [pc, #308]	@ (8002a40 <HAL_I2C_MspInit+0x280>)
 800290a:	f043 0302 	orr.w	r3, r3, #2
 800290e:	6313      	str	r3, [r2, #48]	@ 0x30
 8002910:	4b4b      	ldr	r3, [pc, #300]	@ (8002a40 <HAL_I2C_MspInit+0x280>)
 8002912:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002914:	f003 0302 	and.w	r3, r3, #2
 8002918:	613b      	str	r3, [r7, #16]
 800291a:	693b      	ldr	r3, [r7, #16]
    GPIO_InitStruct.Pin = GPIO_PIN_10;
 800291c:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8002920:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8002922:	2312      	movs	r3, #18
 8002924:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002926:	2300      	movs	r3, #0
 8002928:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800292a:	2303      	movs	r3, #3
 800292c:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C2;
 800292e:	2304      	movs	r3, #4
 8002930:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002932:	f107 031c 	add.w	r3, r7, #28
 8002936:	4619      	mov	r1, r3
 8002938:	4842      	ldr	r0, [pc, #264]	@ (8002a44 <HAL_I2C_MspInit+0x284>)
 800293a:	f001 ff21 	bl	8004780 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_9;
 800293e:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8002942:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8002944:	2312      	movs	r3, #18
 8002946:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002948:	2300      	movs	r3, #0
 800294a:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800294c:	2303      	movs	r3, #3
 800294e:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF9_I2C2;
 8002950:	2309      	movs	r3, #9
 8002952:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002954:	f107 031c 	add.w	r3, r7, #28
 8002958:	4619      	mov	r1, r3
 800295a:	483a      	ldr	r0, [pc, #232]	@ (8002a44 <HAL_I2C_MspInit+0x284>)
 800295c:	f001 ff10 	bl	8004780 <HAL_GPIO_Init>
    __HAL_RCC_I2C2_CLK_ENABLE();
 8002960:	2300      	movs	r3, #0
 8002962:	60fb      	str	r3, [r7, #12]
 8002964:	4b36      	ldr	r3, [pc, #216]	@ (8002a40 <HAL_I2C_MspInit+0x280>)
 8002966:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002968:	4a35      	ldr	r2, [pc, #212]	@ (8002a40 <HAL_I2C_MspInit+0x280>)
 800296a:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 800296e:	6413      	str	r3, [r2, #64]	@ 0x40
 8002970:	4b33      	ldr	r3, [pc, #204]	@ (8002a40 <HAL_I2C_MspInit+0x280>)
 8002972:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002974:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8002978:	60fb      	str	r3, [r7, #12]
 800297a:	68fb      	ldr	r3, [r7, #12]
    hdma_i2c2_rx.Instance = DMA1_Stream2;
 800297c:	4b37      	ldr	r3, [pc, #220]	@ (8002a5c <HAL_I2C_MspInit+0x29c>)
 800297e:	4a38      	ldr	r2, [pc, #224]	@ (8002a60 <HAL_I2C_MspInit+0x2a0>)
 8002980:	601a      	str	r2, [r3, #0]
    hdma_i2c2_rx.Init.Channel = DMA_CHANNEL_7;
 8002982:	4b36      	ldr	r3, [pc, #216]	@ (8002a5c <HAL_I2C_MspInit+0x29c>)
 8002984:	f04f 6260 	mov.w	r2, #234881024	@ 0xe000000
 8002988:	605a      	str	r2, [r3, #4]
    hdma_i2c2_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 800298a:	4b34      	ldr	r3, [pc, #208]	@ (8002a5c <HAL_I2C_MspInit+0x29c>)
 800298c:	2200      	movs	r2, #0
 800298e:	609a      	str	r2, [r3, #8]
    hdma_i2c2_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8002990:	4b32      	ldr	r3, [pc, #200]	@ (8002a5c <HAL_I2C_MspInit+0x29c>)
 8002992:	2200      	movs	r2, #0
 8002994:	60da      	str	r2, [r3, #12]
    hdma_i2c2_rx.Init.MemInc = DMA_MINC_ENABLE;
 8002996:	4b31      	ldr	r3, [pc, #196]	@ (8002a5c <HAL_I2C_MspInit+0x29c>)
 8002998:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 800299c:	611a      	str	r2, [r3, #16]
    hdma_i2c2_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 800299e:	4b2f      	ldr	r3, [pc, #188]	@ (8002a5c <HAL_I2C_MspInit+0x29c>)
 80029a0:	2200      	movs	r2, #0
 80029a2:	615a      	str	r2, [r3, #20]
    hdma_i2c2_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 80029a4:	4b2d      	ldr	r3, [pc, #180]	@ (8002a5c <HAL_I2C_MspInit+0x29c>)
 80029a6:	2200      	movs	r2, #0
 80029a8:	619a      	str	r2, [r3, #24]
    hdma_i2c2_rx.Init.Mode = DMA_NORMAL;
 80029aa:	4b2c      	ldr	r3, [pc, #176]	@ (8002a5c <HAL_I2C_MspInit+0x29c>)
 80029ac:	2200      	movs	r2, #0
 80029ae:	61da      	str	r2, [r3, #28]
    hdma_i2c2_rx.Init.Priority = DMA_PRIORITY_LOW;
 80029b0:	4b2a      	ldr	r3, [pc, #168]	@ (8002a5c <HAL_I2C_MspInit+0x29c>)
 80029b2:	2200      	movs	r2, #0
 80029b4:	621a      	str	r2, [r3, #32]
    hdma_i2c2_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 80029b6:	4b29      	ldr	r3, [pc, #164]	@ (8002a5c <HAL_I2C_MspInit+0x29c>)
 80029b8:	2200      	movs	r2, #0
 80029ba:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_i2c2_rx) != HAL_OK)
 80029bc:	4827      	ldr	r0, [pc, #156]	@ (8002a5c <HAL_I2C_MspInit+0x29c>)
 80029be:	f001 fad1 	bl	8003f64 <HAL_DMA_Init>
 80029c2:	4603      	mov	r3, r0
 80029c4:	2b00      	cmp	r3, #0
 80029c6:	d001      	beq.n	80029cc <HAL_I2C_MspInit+0x20c>
      Error_Handler();
 80029c8:	f7ff fd26 	bl	8002418 <Error_Handler>
    __HAL_LINKDMA(hi2c,hdmarx,hdma_i2c2_rx);
 80029cc:	687b      	ldr	r3, [r7, #4]
 80029ce:	4a23      	ldr	r2, [pc, #140]	@ (8002a5c <HAL_I2C_MspInit+0x29c>)
 80029d0:	639a      	str	r2, [r3, #56]	@ 0x38
 80029d2:	4a22      	ldr	r2, [pc, #136]	@ (8002a5c <HAL_I2C_MspInit+0x29c>)
 80029d4:	687b      	ldr	r3, [r7, #4]
 80029d6:	6393      	str	r3, [r2, #56]	@ 0x38
    hdma_i2c2_tx.Instance = DMA1_Stream7;
 80029d8:	4b22      	ldr	r3, [pc, #136]	@ (8002a64 <HAL_I2C_MspInit+0x2a4>)
 80029da:	4a23      	ldr	r2, [pc, #140]	@ (8002a68 <HAL_I2C_MspInit+0x2a8>)
 80029dc:	601a      	str	r2, [r3, #0]
    hdma_i2c2_tx.Init.Channel = DMA_CHANNEL_7;
 80029de:	4b21      	ldr	r3, [pc, #132]	@ (8002a64 <HAL_I2C_MspInit+0x2a4>)
 80029e0:	f04f 6260 	mov.w	r2, #234881024	@ 0xe000000
 80029e4:	605a      	str	r2, [r3, #4]
    hdma_i2c2_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 80029e6:	4b1f      	ldr	r3, [pc, #124]	@ (8002a64 <HAL_I2C_MspInit+0x2a4>)
 80029e8:	2240      	movs	r2, #64	@ 0x40
 80029ea:	609a      	str	r2, [r3, #8]
    hdma_i2c2_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 80029ec:	4b1d      	ldr	r3, [pc, #116]	@ (8002a64 <HAL_I2C_MspInit+0x2a4>)
 80029ee:	2200      	movs	r2, #0
 80029f0:	60da      	str	r2, [r3, #12]
    hdma_i2c2_tx.Init.MemInc = DMA_MINC_ENABLE;
 80029f2:	4b1c      	ldr	r3, [pc, #112]	@ (8002a64 <HAL_I2C_MspInit+0x2a4>)
 80029f4:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 80029f8:	611a      	str	r2, [r3, #16]
    hdma_i2c2_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 80029fa:	4b1a      	ldr	r3, [pc, #104]	@ (8002a64 <HAL_I2C_MspInit+0x2a4>)
 80029fc:	2200      	movs	r2, #0
 80029fe:	615a      	str	r2, [r3, #20]
    hdma_i2c2_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8002a00:	4b18      	ldr	r3, [pc, #96]	@ (8002a64 <HAL_I2C_MspInit+0x2a4>)
 8002a02:	2200      	movs	r2, #0
 8002a04:	619a      	str	r2, [r3, #24]
    hdma_i2c2_tx.Init.Mode = DMA_NORMAL;
 8002a06:	4b17      	ldr	r3, [pc, #92]	@ (8002a64 <HAL_I2C_MspInit+0x2a4>)
 8002a08:	2200      	movs	r2, #0
 8002a0a:	61da      	str	r2, [r3, #28]
    hdma_i2c2_tx.Init.Priority = DMA_PRIORITY_LOW;
 8002a0c:	4b15      	ldr	r3, [pc, #84]	@ (8002a64 <HAL_I2C_MspInit+0x2a4>)
 8002a0e:	2200      	movs	r2, #0
 8002a10:	621a      	str	r2, [r3, #32]
    hdma_i2c2_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8002a12:	4b14      	ldr	r3, [pc, #80]	@ (8002a64 <HAL_I2C_MspInit+0x2a4>)
 8002a14:	2200      	movs	r2, #0
 8002a16:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_i2c2_tx) != HAL_OK)
 8002a18:	4812      	ldr	r0, [pc, #72]	@ (8002a64 <HAL_I2C_MspInit+0x2a4>)
 8002a1a:	f001 faa3 	bl	8003f64 <HAL_DMA_Init>
 8002a1e:	4603      	mov	r3, r0
 8002a20:	2b00      	cmp	r3, #0
 8002a22:	d001      	beq.n	8002a28 <HAL_I2C_MspInit+0x268>
      Error_Handler();
 8002a24:	f7ff fcf8 	bl	8002418 <Error_Handler>
    __HAL_LINKDMA(hi2c,hdmatx,hdma_i2c2_tx);
 8002a28:	687b      	ldr	r3, [r7, #4]
 8002a2a:	4a0e      	ldr	r2, [pc, #56]	@ (8002a64 <HAL_I2C_MspInit+0x2a4>)
 8002a2c:	635a      	str	r2, [r3, #52]	@ 0x34
 8002a2e:	4a0d      	ldr	r2, [pc, #52]	@ (8002a64 <HAL_I2C_MspInit+0x2a4>)
 8002a30:	687b      	ldr	r3, [r7, #4]
 8002a32:	6393      	str	r3, [r2, #56]	@ 0x38
}
 8002a34:	bf00      	nop
 8002a36:	3730      	adds	r7, #48	@ 0x30
 8002a38:	46bd      	mov	sp, r7
 8002a3a:	bd80      	pop	{r7, pc}
 8002a3c:	40005400 	.word	0x40005400
 8002a40:	40023800 	.word	0x40023800
 8002a44:	40020400 	.word	0x40020400
 8002a48:	200003dc 	.word	0x200003dc
 8002a4c:	40026010 	.word	0x40026010
 8002a50:	2000043c 	.word	0x2000043c
 8002a54:	40026028 	.word	0x40026028
 8002a58:	40005800 	.word	0x40005800
 8002a5c:	2000049c 	.word	0x2000049c
 8002a60:	40026040 	.word	0x40026040
 8002a64:	200004fc 	.word	0x200004fc
 8002a68:	400260b8 	.word	0x400260b8

08002a6c <HAL_TIM_PWM_MspInit>:
  * This function configures the hardware resources used in this example
  * @param htim_pwm: TIM_PWM handle pointer
  * @retval None
  */
void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef* htim_pwm)
{
 8002a6c:	b480      	push	{r7}
 8002a6e:	b085      	sub	sp, #20
 8002a70:	af00      	add	r7, sp, #0
 8002a72:	6078      	str	r0, [r7, #4]
  if(htim_pwm->Instance==TIM2)
 8002a74:	687b      	ldr	r3, [r7, #4]
 8002a76:	681b      	ldr	r3, [r3, #0]
 8002a78:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8002a7c:	d10e      	bne.n	8002a9c <HAL_TIM_PWM_MspInit+0x30>
  {
    /* USER CODE BEGIN TIM2_MspInit 0 */

    /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8002a7e:	2300      	movs	r3, #0
 8002a80:	60fb      	str	r3, [r7, #12]
 8002a82:	4b13      	ldr	r3, [pc, #76]	@ (8002ad0 <HAL_TIM_PWM_MspInit+0x64>)
 8002a84:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002a86:	4a12      	ldr	r2, [pc, #72]	@ (8002ad0 <HAL_TIM_PWM_MspInit+0x64>)
 8002a88:	f043 0301 	orr.w	r3, r3, #1
 8002a8c:	6413      	str	r3, [r2, #64]	@ 0x40
 8002a8e:	4b10      	ldr	r3, [pc, #64]	@ (8002ad0 <HAL_TIM_PWM_MspInit+0x64>)
 8002a90:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002a92:	f003 0301 	and.w	r3, r3, #1
 8002a96:	60fb      	str	r3, [r7, #12]
 8002a98:	68fb      	ldr	r3, [r7, #12]
    /* USER CODE BEGIN TIM3_MspInit 1 */

    /* USER CODE END TIM3_MspInit 1 */
  }

}
 8002a9a:	e012      	b.n	8002ac2 <HAL_TIM_PWM_MspInit+0x56>
  else if(htim_pwm->Instance==TIM3)
 8002a9c:	687b      	ldr	r3, [r7, #4]
 8002a9e:	681b      	ldr	r3, [r3, #0]
 8002aa0:	4a0c      	ldr	r2, [pc, #48]	@ (8002ad4 <HAL_TIM_PWM_MspInit+0x68>)
 8002aa2:	4293      	cmp	r3, r2
 8002aa4:	d10d      	bne.n	8002ac2 <HAL_TIM_PWM_MspInit+0x56>
    __HAL_RCC_TIM3_CLK_ENABLE();
 8002aa6:	2300      	movs	r3, #0
 8002aa8:	60bb      	str	r3, [r7, #8]
 8002aaa:	4b09      	ldr	r3, [pc, #36]	@ (8002ad0 <HAL_TIM_PWM_MspInit+0x64>)
 8002aac:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002aae:	4a08      	ldr	r2, [pc, #32]	@ (8002ad0 <HAL_TIM_PWM_MspInit+0x64>)
 8002ab0:	f043 0302 	orr.w	r3, r3, #2
 8002ab4:	6413      	str	r3, [r2, #64]	@ 0x40
 8002ab6:	4b06      	ldr	r3, [pc, #24]	@ (8002ad0 <HAL_TIM_PWM_MspInit+0x64>)
 8002ab8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002aba:	f003 0302 	and.w	r3, r3, #2
 8002abe:	60bb      	str	r3, [r7, #8]
 8002ac0:	68bb      	ldr	r3, [r7, #8]
}
 8002ac2:	bf00      	nop
 8002ac4:	3714      	adds	r7, #20
 8002ac6:	46bd      	mov	sp, r7
 8002ac8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002acc:	4770      	bx	lr
 8002ace:	bf00      	nop
 8002ad0:	40023800 	.word	0x40023800
 8002ad4:	40000400 	.word	0x40000400

08002ad8 <HAL_TIM_OC_MspInit>:
  * This function configures the hardware resources used in this example
  * @param htim_oc: TIM_OC handle pointer
  * @retval None
  */
void HAL_TIM_OC_MspInit(TIM_HandleTypeDef* htim_oc)
{
 8002ad8:	b580      	push	{r7, lr}
 8002ada:	b084      	sub	sp, #16
 8002adc:	af00      	add	r7, sp, #0
 8002ade:	6078      	str	r0, [r7, #4]
  if(htim_oc->Instance==TIM4)
 8002ae0:	687b      	ldr	r3, [r7, #4]
 8002ae2:	681b      	ldr	r3, [r3, #0]
 8002ae4:	4a0e      	ldr	r2, [pc, #56]	@ (8002b20 <HAL_TIM_OC_MspInit+0x48>)
 8002ae6:	4293      	cmp	r3, r2
 8002ae8:	d115      	bne.n	8002b16 <HAL_TIM_OC_MspInit+0x3e>
  {
    /* USER CODE BEGIN TIM4_MspInit 0 */

    /* USER CODE END TIM4_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM4_CLK_ENABLE();
 8002aea:	2300      	movs	r3, #0
 8002aec:	60fb      	str	r3, [r7, #12]
 8002aee:	4b0d      	ldr	r3, [pc, #52]	@ (8002b24 <HAL_TIM_OC_MspInit+0x4c>)
 8002af0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002af2:	4a0c      	ldr	r2, [pc, #48]	@ (8002b24 <HAL_TIM_OC_MspInit+0x4c>)
 8002af4:	f043 0304 	orr.w	r3, r3, #4
 8002af8:	6413      	str	r3, [r2, #64]	@ 0x40
 8002afa:	4b0a      	ldr	r3, [pc, #40]	@ (8002b24 <HAL_TIM_OC_MspInit+0x4c>)
 8002afc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002afe:	f003 0304 	and.w	r3, r3, #4
 8002b02:	60fb      	str	r3, [r7, #12]
 8002b04:	68fb      	ldr	r3, [r7, #12]
    /* TIM4 interrupt Init */
    HAL_NVIC_SetPriority(TIM4_IRQn, 0, 0);
 8002b06:	2200      	movs	r2, #0
 8002b08:	2100      	movs	r1, #0
 8002b0a:	201e      	movs	r0, #30
 8002b0c:	f001 f9f3 	bl	8003ef6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM4_IRQn);
 8002b10:	201e      	movs	r0, #30
 8002b12:	f001 fa0c 	bl	8003f2e <HAL_NVIC_EnableIRQ>

    /* USER CODE END TIM4_MspInit 1 */

  }

}
 8002b16:	bf00      	nop
 8002b18:	3710      	adds	r7, #16
 8002b1a:	46bd      	mov	sp, r7
 8002b1c:	bd80      	pop	{r7, pc}
 8002b1e:	bf00      	nop
 8002b20:	40000800 	.word	0x40000800
 8002b24:	40023800 	.word	0x40023800

08002b28 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8002b28:	b580      	push	{r7, lr}
 8002b2a:	b08a      	sub	sp, #40	@ 0x28
 8002b2c:	af00      	add	r7, sp, #0
 8002b2e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002b30:	f107 0314 	add.w	r3, r7, #20
 8002b34:	2200      	movs	r2, #0
 8002b36:	601a      	str	r2, [r3, #0]
 8002b38:	605a      	str	r2, [r3, #4]
 8002b3a:	609a      	str	r2, [r3, #8]
 8002b3c:	60da      	str	r2, [r3, #12]
 8002b3e:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM2)
 8002b40:	687b      	ldr	r3, [r7, #4]
 8002b42:	681b      	ldr	r3, [r3, #0]
 8002b44:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8002b48:	d13c      	bne.n	8002bc4 <HAL_TIM_MspPostInit+0x9c>
  {
    /* USER CODE BEGIN TIM2_MspPostInit 0 */

    /* USER CODE END TIM2_MspPostInit 0 */
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002b4a:	2300      	movs	r3, #0
 8002b4c:	613b      	str	r3, [r7, #16]
 8002b4e:	4b31      	ldr	r3, [pc, #196]	@ (8002c14 <HAL_TIM_MspPostInit+0xec>)
 8002b50:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002b52:	4a30      	ldr	r2, [pc, #192]	@ (8002c14 <HAL_TIM_MspPostInit+0xec>)
 8002b54:	f043 0301 	orr.w	r3, r3, #1
 8002b58:	6313      	str	r3, [r2, #48]	@ 0x30
 8002b5a:	4b2e      	ldr	r3, [pc, #184]	@ (8002c14 <HAL_TIM_MspPostInit+0xec>)
 8002b5c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002b5e:	f003 0301 	and.w	r3, r3, #1
 8002b62:	613b      	str	r3, [r7, #16]
 8002b64:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002b66:	2300      	movs	r3, #0
 8002b68:	60fb      	str	r3, [r7, #12]
 8002b6a:	4b2a      	ldr	r3, [pc, #168]	@ (8002c14 <HAL_TIM_MspPostInit+0xec>)
 8002b6c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002b6e:	4a29      	ldr	r2, [pc, #164]	@ (8002c14 <HAL_TIM_MspPostInit+0xec>)
 8002b70:	f043 0302 	orr.w	r3, r3, #2
 8002b74:	6313      	str	r3, [r2, #48]	@ 0x30
 8002b76:	4b27      	ldr	r3, [pc, #156]	@ (8002c14 <HAL_TIM_MspPostInit+0xec>)
 8002b78:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002b7a:	f003 0302 	and.w	r3, r3, #2
 8002b7e:	60fb      	str	r3, [r7, #12]
 8002b80:	68fb      	ldr	r3, [r7, #12]
    /**TIM2 GPIO Configuration
    PA2     ------> TIM2_CH3
    PA5     ------> TIM2_CH1
    PB3     ------> TIM2_CH2
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_5;
 8002b82:	2324      	movs	r3, #36	@ 0x24
 8002b84:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002b86:	2302      	movs	r3, #2
 8002b88:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002b8a:	2300      	movs	r3, #0
 8002b8c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002b8e:	2300      	movs	r3, #0
 8002b90:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 8002b92:	2301      	movs	r3, #1
 8002b94:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002b96:	f107 0314 	add.w	r3, r7, #20
 8002b9a:	4619      	mov	r1, r3
 8002b9c:	481e      	ldr	r0, [pc, #120]	@ (8002c18 <HAL_TIM_MspPostInit+0xf0>)
 8002b9e:	f001 fdef 	bl	8004780 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_3;
 8002ba2:	2308      	movs	r3, #8
 8002ba4:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002ba6:	2302      	movs	r3, #2
 8002ba8:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002baa:	2300      	movs	r3, #0
 8002bac:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002bae:	2300      	movs	r3, #0
 8002bb0:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 8002bb2:	2301      	movs	r3, #1
 8002bb4:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002bb6:	f107 0314 	add.w	r3, r7, #20
 8002bba:	4619      	mov	r1, r3
 8002bbc:	4817      	ldr	r0, [pc, #92]	@ (8002c1c <HAL_TIM_MspPostInit+0xf4>)
 8002bbe:	f001 fddf 	bl	8004780 <HAL_GPIO_Init>
    /* USER CODE BEGIN TIM3_MspPostInit 1 */

    /* USER CODE END TIM3_MspPostInit 1 */
  }

}
 8002bc2:	e022      	b.n	8002c0a <HAL_TIM_MspPostInit+0xe2>
  else if(htim->Instance==TIM3)
 8002bc4:	687b      	ldr	r3, [r7, #4]
 8002bc6:	681b      	ldr	r3, [r3, #0]
 8002bc8:	4a15      	ldr	r2, [pc, #84]	@ (8002c20 <HAL_TIM_MspPostInit+0xf8>)
 8002bca:	4293      	cmp	r3, r2
 8002bcc:	d11d      	bne.n	8002c0a <HAL_TIM_MspPostInit+0xe2>
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002bce:	2300      	movs	r3, #0
 8002bd0:	60bb      	str	r3, [r7, #8]
 8002bd2:	4b10      	ldr	r3, [pc, #64]	@ (8002c14 <HAL_TIM_MspPostInit+0xec>)
 8002bd4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002bd6:	4a0f      	ldr	r2, [pc, #60]	@ (8002c14 <HAL_TIM_MspPostInit+0xec>)
 8002bd8:	f043 0302 	orr.w	r3, r3, #2
 8002bdc:	6313      	str	r3, [r2, #48]	@ 0x30
 8002bde:	4b0d      	ldr	r3, [pc, #52]	@ (8002c14 <HAL_TIM_MspPostInit+0xec>)
 8002be0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002be2:	f003 0302 	and.w	r3, r3, #2
 8002be6:	60bb      	str	r3, [r7, #8]
 8002be8:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_4|GPIO_PIN_5;
 8002bea:	2331      	movs	r3, #49	@ 0x31
 8002bec:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002bee:	2302      	movs	r3, #2
 8002bf0:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002bf2:	2300      	movs	r3, #0
 8002bf4:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002bf6:	2300      	movs	r3, #0
 8002bf8:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 8002bfa:	2302      	movs	r3, #2
 8002bfc:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002bfe:	f107 0314 	add.w	r3, r7, #20
 8002c02:	4619      	mov	r1, r3
 8002c04:	4805      	ldr	r0, [pc, #20]	@ (8002c1c <HAL_TIM_MspPostInit+0xf4>)
 8002c06:	f001 fdbb 	bl	8004780 <HAL_GPIO_Init>
}
 8002c0a:	bf00      	nop
 8002c0c:	3728      	adds	r7, #40	@ 0x28
 8002c0e:	46bd      	mov	sp, r7
 8002c10:	bd80      	pop	{r7, pc}
 8002c12:	bf00      	nop
 8002c14:	40023800 	.word	0x40023800
 8002c18:	40020000 	.word	0x40020000
 8002c1c:	40020400 	.word	0x40020400
 8002c20:	40000400 	.word	0x40000400

08002c24 <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8002c24:	b580      	push	{r7, lr}
 8002c26:	b08a      	sub	sp, #40	@ 0x28
 8002c28:	af00      	add	r7, sp, #0
 8002c2a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002c2c:	f107 0314 	add.w	r3, r7, #20
 8002c30:	2200      	movs	r2, #0
 8002c32:	601a      	str	r2, [r3, #0]
 8002c34:	605a      	str	r2, [r3, #4]
 8002c36:	609a      	str	r2, [r3, #8]
 8002c38:	60da      	str	r2, [r3, #12]
 8002c3a:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART1)
 8002c3c:	687b      	ldr	r3, [r7, #4]
 8002c3e:	681b      	ldr	r3, [r3, #0]
 8002c40:	4a1d      	ldr	r2, [pc, #116]	@ (8002cb8 <HAL_UART_MspInit+0x94>)
 8002c42:	4293      	cmp	r3, r2
 8002c44:	d134      	bne.n	8002cb0 <HAL_UART_MspInit+0x8c>
  {
    /* USER CODE BEGIN USART1_MspInit 0 */

    /* USER CODE END USART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8002c46:	2300      	movs	r3, #0
 8002c48:	613b      	str	r3, [r7, #16]
 8002c4a:	4b1c      	ldr	r3, [pc, #112]	@ (8002cbc <HAL_UART_MspInit+0x98>)
 8002c4c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002c4e:	4a1b      	ldr	r2, [pc, #108]	@ (8002cbc <HAL_UART_MspInit+0x98>)
 8002c50:	f043 0310 	orr.w	r3, r3, #16
 8002c54:	6453      	str	r3, [r2, #68]	@ 0x44
 8002c56:	4b19      	ldr	r3, [pc, #100]	@ (8002cbc <HAL_UART_MspInit+0x98>)
 8002c58:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002c5a:	f003 0310 	and.w	r3, r3, #16
 8002c5e:	613b      	str	r3, [r7, #16]
 8002c60:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002c62:	2300      	movs	r3, #0
 8002c64:	60fb      	str	r3, [r7, #12]
 8002c66:	4b15      	ldr	r3, [pc, #84]	@ (8002cbc <HAL_UART_MspInit+0x98>)
 8002c68:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002c6a:	4a14      	ldr	r2, [pc, #80]	@ (8002cbc <HAL_UART_MspInit+0x98>)
 8002c6c:	f043 0301 	orr.w	r3, r3, #1
 8002c70:	6313      	str	r3, [r2, #48]	@ 0x30
 8002c72:	4b12      	ldr	r3, [pc, #72]	@ (8002cbc <HAL_UART_MspInit+0x98>)
 8002c74:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002c76:	f003 0301 	and.w	r3, r3, #1
 8002c7a:	60fb      	str	r3, [r7, #12]
 8002c7c:	68fb      	ldr	r3, [r7, #12]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
 8002c7e:	f44f 63c0 	mov.w	r3, #1536	@ 0x600
 8002c82:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002c84:	2302      	movs	r3, #2
 8002c86:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002c88:	2300      	movs	r3, #0
 8002c8a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002c8c:	2303      	movs	r3, #3
 8002c8e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8002c90:	2307      	movs	r3, #7
 8002c92:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002c94:	f107 0314 	add.w	r3, r7, #20
 8002c98:	4619      	mov	r1, r3
 8002c9a:	4809      	ldr	r0, [pc, #36]	@ (8002cc0 <HAL_UART_MspInit+0x9c>)
 8002c9c:	f001 fd70 	bl	8004780 <HAL_GPIO_Init>

    /* USART1 interrupt Init */
    HAL_NVIC_SetPriority(USART1_IRQn, 0, 0);
 8002ca0:	2200      	movs	r2, #0
 8002ca2:	2100      	movs	r1, #0
 8002ca4:	2025      	movs	r0, #37	@ 0x25
 8002ca6:	f001 f926 	bl	8003ef6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 8002caa:	2025      	movs	r0, #37	@ 0x25
 8002cac:	f001 f93f 	bl	8003f2e <HAL_NVIC_EnableIRQ>

    /* USER CODE END USART1_MspInit 1 */

  }

}
 8002cb0:	bf00      	nop
 8002cb2:	3728      	adds	r7, #40	@ 0x28
 8002cb4:	46bd      	mov	sp, r7
 8002cb6:	bd80      	pop	{r7, pc}
 8002cb8:	40011000 	.word	0x40011000
 8002cbc:	40023800 	.word	0x40023800
 8002cc0:	40020000 	.word	0x40020000

08002cc4 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8002cc4:	b480      	push	{r7}
 8002cc6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8002cc8:	bf00      	nop
 8002cca:	e7fd      	b.n	8002cc8 <NMI_Handler+0x4>

08002ccc <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8002ccc:	b480      	push	{r7}
 8002cce:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8002cd0:	bf00      	nop
 8002cd2:	e7fd      	b.n	8002cd0 <HardFault_Handler+0x4>

08002cd4 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8002cd4:	b480      	push	{r7}
 8002cd6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8002cd8:	bf00      	nop
 8002cda:	e7fd      	b.n	8002cd8 <MemManage_Handler+0x4>

08002cdc <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8002cdc:	b480      	push	{r7}
 8002cde:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8002ce0:	bf00      	nop
 8002ce2:	e7fd      	b.n	8002ce0 <BusFault_Handler+0x4>

08002ce4 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8002ce4:	b480      	push	{r7}
 8002ce6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8002ce8:	bf00      	nop
 8002cea:	e7fd      	b.n	8002ce8 <UsageFault_Handler+0x4>

08002cec <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8002cec:	b480      	push	{r7}
 8002cee:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8002cf0:	bf00      	nop
 8002cf2:	46bd      	mov	sp, r7
 8002cf4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002cf8:	4770      	bx	lr

08002cfa <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8002cfa:	b480      	push	{r7}
 8002cfc:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8002cfe:	bf00      	nop
 8002d00:	46bd      	mov	sp, r7
 8002d02:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d06:	4770      	bx	lr

08002d08 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8002d08:	b480      	push	{r7}
 8002d0a:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8002d0c:	bf00      	nop
 8002d0e:	46bd      	mov	sp, r7
 8002d10:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d14:	4770      	bx	lr

08002d16 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8002d16:	b580      	push	{r7, lr}
 8002d18:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8002d1a:	f000 fbd5 	bl	80034c8 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8002d1e:	bf00      	nop
 8002d20:	bd80      	pop	{r7, pc}
	...

08002d24 <DMA1_Stream0_IRQHandler>:

/**
  * @brief This function handles DMA1 stream0 global interrupt.
  */
void DMA1_Stream0_IRQHandler(void)
{
 8002d24:	b580      	push	{r7, lr}
 8002d26:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream0_IRQn 0 */

  /* USER CODE END DMA1_Stream0_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_i2c1_rx);
 8002d28:	4802      	ldr	r0, [pc, #8]	@ (8002d34 <DMA1_Stream0_IRQHandler+0x10>)
 8002d2a:	f001 fab3 	bl	8004294 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream0_IRQn 1 */

  /* USER CODE END DMA1_Stream0_IRQn 1 */
}
 8002d2e:	bf00      	nop
 8002d30:	bd80      	pop	{r7, pc}
 8002d32:	bf00      	nop
 8002d34:	200003dc 	.word	0x200003dc

08002d38 <DMA1_Stream1_IRQHandler>:

/**
  * @brief This function handles DMA1 stream1 global interrupt.
  */
void DMA1_Stream1_IRQHandler(void)
{
 8002d38:	b580      	push	{r7, lr}
 8002d3a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream1_IRQn 0 */

  /* USER CODE END DMA1_Stream1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_i2c1_tx);
 8002d3c:	4802      	ldr	r0, [pc, #8]	@ (8002d48 <DMA1_Stream1_IRQHandler+0x10>)
 8002d3e:	f001 faa9 	bl	8004294 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream1_IRQn 1 */

  /* USER CODE END DMA1_Stream1_IRQn 1 */
}
 8002d42:	bf00      	nop
 8002d44:	bd80      	pop	{r7, pc}
 8002d46:	bf00      	nop
 8002d48:	2000043c 	.word	0x2000043c

08002d4c <DMA1_Stream2_IRQHandler>:

/**
  * @brief This function handles DMA1 stream2 global interrupt.
  */
void DMA1_Stream2_IRQHandler(void)
{
 8002d4c:	b580      	push	{r7, lr}
 8002d4e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream2_IRQn 0 */

  /* USER CODE END DMA1_Stream2_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_i2c2_rx);
 8002d50:	4802      	ldr	r0, [pc, #8]	@ (8002d5c <DMA1_Stream2_IRQHandler+0x10>)
 8002d52:	f001 fa9f 	bl	8004294 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream2_IRQn 1 */

  /* USER CODE END DMA1_Stream2_IRQn 1 */
}
 8002d56:	bf00      	nop
 8002d58:	bd80      	pop	{r7, pc}
 8002d5a:	bf00      	nop
 8002d5c:	2000049c 	.word	0x2000049c

08002d60 <TIM4_IRQHandler>:

/**
  * @brief This function handles TIM4 global interrupt.
  */
void TIM4_IRQHandler(void)
{
 8002d60:	b580      	push	{r7, lr}
 8002d62:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM4_IRQn 0 */

  /* USER CODE END TIM4_IRQn 0 */
  HAL_TIM_IRQHandler(&htim4);
 8002d64:	4802      	ldr	r0, [pc, #8]	@ (8002d70 <TIM4_IRQHandler+0x10>)
 8002d66:	f004 f8d7 	bl	8006f18 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM4_IRQn 1 */

  /* USER CODE END TIM4_IRQn 1 */
}
 8002d6a:	bf00      	nop
 8002d6c:	bd80      	pop	{r7, pc}
 8002d6e:	bf00      	nop
 8002d70:	200005ec 	.word	0x200005ec

08002d74 <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt.
  */
void USART1_IRQHandler(void)
{
 8002d74:	b580      	push	{r7, lr}
 8002d76:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 8002d78:	4802      	ldr	r0, [pc, #8]	@ (8002d84 <USART1_IRQHandler+0x10>)
 8002d7a:	f004 fe13 	bl	80079a4 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 8002d7e:	bf00      	nop
 8002d80:	bd80      	pop	{r7, pc}
 8002d82:	bf00      	nop
 8002d84:	20000634 	.word	0x20000634

08002d88 <DMA1_Stream7_IRQHandler>:

/**
  * @brief This function handles DMA1 stream7 global interrupt.
  */
void DMA1_Stream7_IRQHandler(void)
{
 8002d88:	b580      	push	{r7, lr}
 8002d8a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream7_IRQn 0 */

  /* USER CODE END DMA1_Stream7_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_i2c2_tx);
 8002d8c:	4802      	ldr	r0, [pc, #8]	@ (8002d98 <DMA1_Stream7_IRQHandler+0x10>)
 8002d8e:	f001 fa81 	bl	8004294 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream7_IRQn 1 */

  /* USER CODE END DMA1_Stream7_IRQn 1 */
}
 8002d92:	bf00      	nop
 8002d94:	bd80      	pop	{r7, pc}
 8002d96:	bf00      	nop
 8002d98:	200004fc 	.word	0x200004fc

08002d9c <DMA2_Stream0_IRQHandler>:

/**
  * @brief This function handles DMA2 stream0 global interrupt.
  */
void DMA2_Stream0_IRQHandler(void)
{
 8002d9c:	b580      	push	{r7, lr}
 8002d9e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream0_IRQn 0 */

  /* USER CODE END DMA2_Stream0_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc1);
 8002da0:	4802      	ldr	r0, [pc, #8]	@ (8002dac <DMA2_Stream0_IRQHandler+0x10>)
 8002da2:	f001 fa77 	bl	8004294 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream0_IRQn 1 */

  /* USER CODE END DMA2_Stream0_IRQn 1 */
}
 8002da6:	bf00      	nop
 8002da8:	bd80      	pop	{r7, pc}
 8002daa:	bf00      	nop
 8002dac:	200002d4 	.word	0x200002d4

08002db0 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8002db0:	b480      	push	{r7}
 8002db2:	af00      	add	r7, sp, #0
  return 1;
 8002db4:	2301      	movs	r3, #1
}
 8002db6:	4618      	mov	r0, r3
 8002db8:	46bd      	mov	sp, r7
 8002dba:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002dbe:	4770      	bx	lr

08002dc0 <_kill>:

int _kill(int pid, int sig)
{
 8002dc0:	b580      	push	{r7, lr}
 8002dc2:	b082      	sub	sp, #8
 8002dc4:	af00      	add	r7, sp, #0
 8002dc6:	6078      	str	r0, [r7, #4]
 8002dc8:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8002dca:	f006 fcc1 	bl	8009750 <__errno>
 8002dce:	4603      	mov	r3, r0
 8002dd0:	2216      	movs	r2, #22
 8002dd2:	601a      	str	r2, [r3, #0]
  return -1;
 8002dd4:	f04f 33ff 	mov.w	r3, #4294967295
}
 8002dd8:	4618      	mov	r0, r3
 8002dda:	3708      	adds	r7, #8
 8002ddc:	46bd      	mov	sp, r7
 8002dde:	bd80      	pop	{r7, pc}

08002de0 <_exit>:

void _exit (int status)
{
 8002de0:	b580      	push	{r7, lr}
 8002de2:	b082      	sub	sp, #8
 8002de4:	af00      	add	r7, sp, #0
 8002de6:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8002de8:	f04f 31ff 	mov.w	r1, #4294967295
 8002dec:	6878      	ldr	r0, [r7, #4]
 8002dee:	f7ff ffe7 	bl	8002dc0 <_kill>
  while (1) {}    /* Make sure we hang here */
 8002df2:	bf00      	nop
 8002df4:	e7fd      	b.n	8002df2 <_exit+0x12>

08002df6 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8002df6:	b580      	push	{r7, lr}
 8002df8:	b086      	sub	sp, #24
 8002dfa:	af00      	add	r7, sp, #0
 8002dfc:	60f8      	str	r0, [r7, #12]
 8002dfe:	60b9      	str	r1, [r7, #8]
 8002e00:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002e02:	2300      	movs	r3, #0
 8002e04:	617b      	str	r3, [r7, #20]
 8002e06:	e00a      	b.n	8002e1e <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8002e08:	f3af 8000 	nop.w
 8002e0c:	4601      	mov	r1, r0
 8002e0e:	68bb      	ldr	r3, [r7, #8]
 8002e10:	1c5a      	adds	r2, r3, #1
 8002e12:	60ba      	str	r2, [r7, #8]
 8002e14:	b2ca      	uxtb	r2, r1
 8002e16:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002e18:	697b      	ldr	r3, [r7, #20]
 8002e1a:	3301      	adds	r3, #1
 8002e1c:	617b      	str	r3, [r7, #20]
 8002e1e:	697a      	ldr	r2, [r7, #20]
 8002e20:	687b      	ldr	r3, [r7, #4]
 8002e22:	429a      	cmp	r2, r3
 8002e24:	dbf0      	blt.n	8002e08 <_read+0x12>
  }

  return len;
 8002e26:	687b      	ldr	r3, [r7, #4]
}
 8002e28:	4618      	mov	r0, r3
 8002e2a:	3718      	adds	r7, #24
 8002e2c:	46bd      	mov	sp, r7
 8002e2e:	bd80      	pop	{r7, pc}

08002e30 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8002e30:	b580      	push	{r7, lr}
 8002e32:	b086      	sub	sp, #24
 8002e34:	af00      	add	r7, sp, #0
 8002e36:	60f8      	str	r0, [r7, #12]
 8002e38:	60b9      	str	r1, [r7, #8]
 8002e3a:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002e3c:	2300      	movs	r3, #0
 8002e3e:	617b      	str	r3, [r7, #20]
 8002e40:	e009      	b.n	8002e56 <_write+0x26>
  {
    __io_putchar(*ptr++);
 8002e42:	68bb      	ldr	r3, [r7, #8]
 8002e44:	1c5a      	adds	r2, r3, #1
 8002e46:	60ba      	str	r2, [r7, #8]
 8002e48:	781b      	ldrb	r3, [r3, #0]
 8002e4a:	4618      	mov	r0, r3
 8002e4c:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002e50:	697b      	ldr	r3, [r7, #20]
 8002e52:	3301      	adds	r3, #1
 8002e54:	617b      	str	r3, [r7, #20]
 8002e56:	697a      	ldr	r2, [r7, #20]
 8002e58:	687b      	ldr	r3, [r7, #4]
 8002e5a:	429a      	cmp	r2, r3
 8002e5c:	dbf1      	blt.n	8002e42 <_write+0x12>
  }
  return len;
 8002e5e:	687b      	ldr	r3, [r7, #4]
}
 8002e60:	4618      	mov	r0, r3
 8002e62:	3718      	adds	r7, #24
 8002e64:	46bd      	mov	sp, r7
 8002e66:	bd80      	pop	{r7, pc}

08002e68 <_close>:

int _close(int file)
{
 8002e68:	b480      	push	{r7}
 8002e6a:	b083      	sub	sp, #12
 8002e6c:	af00      	add	r7, sp, #0
 8002e6e:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8002e70:	f04f 33ff 	mov.w	r3, #4294967295
}
 8002e74:	4618      	mov	r0, r3
 8002e76:	370c      	adds	r7, #12
 8002e78:	46bd      	mov	sp, r7
 8002e7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e7e:	4770      	bx	lr

08002e80 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8002e80:	b480      	push	{r7}
 8002e82:	b083      	sub	sp, #12
 8002e84:	af00      	add	r7, sp, #0
 8002e86:	6078      	str	r0, [r7, #4]
 8002e88:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8002e8a:	683b      	ldr	r3, [r7, #0]
 8002e8c:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8002e90:	605a      	str	r2, [r3, #4]
  return 0;
 8002e92:	2300      	movs	r3, #0
}
 8002e94:	4618      	mov	r0, r3
 8002e96:	370c      	adds	r7, #12
 8002e98:	46bd      	mov	sp, r7
 8002e9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e9e:	4770      	bx	lr

08002ea0 <_isatty>:

int _isatty(int file)
{
 8002ea0:	b480      	push	{r7}
 8002ea2:	b083      	sub	sp, #12
 8002ea4:	af00      	add	r7, sp, #0
 8002ea6:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8002ea8:	2301      	movs	r3, #1
}
 8002eaa:	4618      	mov	r0, r3
 8002eac:	370c      	adds	r7, #12
 8002eae:	46bd      	mov	sp, r7
 8002eb0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002eb4:	4770      	bx	lr

08002eb6 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8002eb6:	b480      	push	{r7}
 8002eb8:	b085      	sub	sp, #20
 8002eba:	af00      	add	r7, sp, #0
 8002ebc:	60f8      	str	r0, [r7, #12]
 8002ebe:	60b9      	str	r1, [r7, #8]
 8002ec0:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8002ec2:	2300      	movs	r3, #0
}
 8002ec4:	4618      	mov	r0, r3
 8002ec6:	3714      	adds	r7, #20
 8002ec8:	46bd      	mov	sp, r7
 8002eca:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ece:	4770      	bx	lr

08002ed0 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8002ed0:	b580      	push	{r7, lr}
 8002ed2:	b086      	sub	sp, #24
 8002ed4:	af00      	add	r7, sp, #0
 8002ed6:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8002ed8:	4a14      	ldr	r2, [pc, #80]	@ (8002f2c <_sbrk+0x5c>)
 8002eda:	4b15      	ldr	r3, [pc, #84]	@ (8002f30 <_sbrk+0x60>)
 8002edc:	1ad3      	subs	r3, r2, r3
 8002ede:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8002ee0:	697b      	ldr	r3, [r7, #20]
 8002ee2:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8002ee4:	4b13      	ldr	r3, [pc, #76]	@ (8002f34 <_sbrk+0x64>)
 8002ee6:	681b      	ldr	r3, [r3, #0]
 8002ee8:	2b00      	cmp	r3, #0
 8002eea:	d102      	bne.n	8002ef2 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8002eec:	4b11      	ldr	r3, [pc, #68]	@ (8002f34 <_sbrk+0x64>)
 8002eee:	4a12      	ldr	r2, [pc, #72]	@ (8002f38 <_sbrk+0x68>)
 8002ef0:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8002ef2:	4b10      	ldr	r3, [pc, #64]	@ (8002f34 <_sbrk+0x64>)
 8002ef4:	681a      	ldr	r2, [r3, #0]
 8002ef6:	687b      	ldr	r3, [r7, #4]
 8002ef8:	4413      	add	r3, r2
 8002efa:	693a      	ldr	r2, [r7, #16]
 8002efc:	429a      	cmp	r2, r3
 8002efe:	d207      	bcs.n	8002f10 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8002f00:	f006 fc26 	bl	8009750 <__errno>
 8002f04:	4603      	mov	r3, r0
 8002f06:	220c      	movs	r2, #12
 8002f08:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8002f0a:	f04f 33ff 	mov.w	r3, #4294967295
 8002f0e:	e009      	b.n	8002f24 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8002f10:	4b08      	ldr	r3, [pc, #32]	@ (8002f34 <_sbrk+0x64>)
 8002f12:	681b      	ldr	r3, [r3, #0]
 8002f14:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8002f16:	4b07      	ldr	r3, [pc, #28]	@ (8002f34 <_sbrk+0x64>)
 8002f18:	681a      	ldr	r2, [r3, #0]
 8002f1a:	687b      	ldr	r3, [r7, #4]
 8002f1c:	4413      	add	r3, r2
 8002f1e:	4a05      	ldr	r2, [pc, #20]	@ (8002f34 <_sbrk+0x64>)
 8002f20:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8002f22:	68fb      	ldr	r3, [r7, #12]
}
 8002f24:	4618      	mov	r0, r3
 8002f26:	3718      	adds	r7, #24
 8002f28:	46bd      	mov	sp, r7
 8002f2a:	bd80      	pop	{r7, pc}
 8002f2c:	20020000 	.word	0x20020000
 8002f30:	00000400 	.word	0x00000400
 8002f34:	200006d8 	.word	0x200006d8
 8002f38:	20000c38 	.word	0x20000c38

08002f3c <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8002f3c:	b480      	push	{r7}
 8002f3e:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8002f40:	4b06      	ldr	r3, [pc, #24]	@ (8002f5c <SystemInit+0x20>)
 8002f42:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002f46:	4a05      	ldr	r2, [pc, #20]	@ (8002f5c <SystemInit+0x20>)
 8002f48:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8002f4c:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8002f50:	bf00      	nop
 8002f52:	46bd      	mov	sp, r7
 8002f54:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f58:	4770      	bx	lr
 8002f5a:	bf00      	nop
 8002f5c:	e000ed00 	.word	0xe000ed00

08002f60 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack    		 /* set stack pointer */
 8002f60:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8002f98 <LoopFillZerobss+0xe>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 8002f64:	f7ff ffea 	bl	8002f3c <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8002f68:	480c      	ldr	r0, [pc, #48]	@ (8002f9c <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8002f6a:	490d      	ldr	r1, [pc, #52]	@ (8002fa0 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8002f6c:	4a0d      	ldr	r2, [pc, #52]	@ (8002fa4 <LoopFillZerobss+0x1a>)
  movs r3, #0
 8002f6e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8002f70:	e002      	b.n	8002f78 <LoopCopyDataInit>

08002f72 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8002f72:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8002f74:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8002f76:	3304      	adds	r3, #4

08002f78 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8002f78:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8002f7a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8002f7c:	d3f9      	bcc.n	8002f72 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8002f7e:	4a0a      	ldr	r2, [pc, #40]	@ (8002fa8 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8002f80:	4c0a      	ldr	r4, [pc, #40]	@ (8002fac <LoopFillZerobss+0x22>)
  movs r3, #0
 8002f82:	2300      	movs	r3, #0
  b LoopFillZerobss
 8002f84:	e001      	b.n	8002f8a <LoopFillZerobss>

08002f86 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8002f86:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8002f88:	3204      	adds	r2, #4

08002f8a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8002f8a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8002f8c:	d3fb      	bcc.n	8002f86 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8002f8e:	f006 fbe5 	bl	800975c <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8002f92:	f7fe fd8d 	bl	8001ab0 <main>
  bx  lr    
 8002f96:	4770      	bx	lr
  ldr   sp, =_estack    		 /* set stack pointer */
 8002f98:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8002f9c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8002fa0:	20000258 	.word	0x20000258
  ldr r2, =_sidata
 8002fa4:	0800dd40 	.word	0x0800dd40
  ldr r2, =_sbss
 8002fa8:	20000258 	.word	0x20000258
  ldr r4, =_ebss
 8002fac:	20000c34 	.word	0x20000c34

08002fb0 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8002fb0:	e7fe      	b.n	8002fb0 <ADC_IRQHandler>

08002fb2 <ssd1306_Reset>:
#include <stdlib.h>
#include <string.h>  // For memcpy

#if defined(SSD1306_USE_I2C)

void ssd1306_Reset(void) {
 8002fb2:	b480      	push	{r7}
 8002fb4:	af00      	add	r7, sp, #0
    /* for I2C - do nothing */
}
 8002fb6:	bf00      	nop
 8002fb8:	46bd      	mov	sp, r7
 8002fba:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002fbe:	4770      	bx	lr

08002fc0 <ssd1306_WriteCommand>:

// Send a byte to the command register
void ssd1306_WriteCommand(uint8_t byte) {
 8002fc0:	b580      	push	{r7, lr}
 8002fc2:	b086      	sub	sp, #24
 8002fc4:	af04      	add	r7, sp, #16
 8002fc6:	4603      	mov	r3, r0
 8002fc8:	71fb      	strb	r3, [r7, #7]
//    HAL_I2C_Mem_Write_DMA(&SSD1306_I2C_PORT, SSD1306_I2C_ADDR, 0x00, 1, &byte, 1);
    HAL_I2C_Mem_Write(&SSD1306_I2C_PORT, SSD1306_I2C_ADDR, 0x00, 1, &byte, 1, HAL_MAX_DELAY);
 8002fca:	f04f 33ff 	mov.w	r3, #4294967295
 8002fce:	9302      	str	r3, [sp, #8]
 8002fd0:	2301      	movs	r3, #1
 8002fd2:	9301      	str	r3, [sp, #4]
 8002fd4:	1dfb      	adds	r3, r7, #7
 8002fd6:	9300      	str	r3, [sp, #0]
 8002fd8:	2301      	movs	r3, #1
 8002fda:	2200      	movs	r2, #0
 8002fdc:	2178      	movs	r1, #120	@ 0x78
 8002fde:	4803      	ldr	r0, [pc, #12]	@ (8002fec <ssd1306_WriteCommand+0x2c>)
 8002fe0:	f001 feb0 	bl	8004d44 <HAL_I2C_Mem_Write>
}
 8002fe4:	bf00      	nop
 8002fe6:	3708      	adds	r7, #8
 8002fe8:	46bd      	mov	sp, r7
 8002fea:	bd80      	pop	{r7, pc}
 8002fec:	20000388 	.word	0x20000388

08002ff0 <ssd1306_WriteData>:

// Send data
void ssd1306_WriteData(uint8_t* buffer, size_t buff_size) {
 8002ff0:	b580      	push	{r7, lr}
 8002ff2:	b086      	sub	sp, #24
 8002ff4:	af04      	add	r7, sp, #16
 8002ff6:	6078      	str	r0, [r7, #4]
 8002ff8:	6039      	str	r1, [r7, #0]
    //HAL_I2C_Mem_Write_DMA(&SSD1306_I2C_PORT, SSD1306_I2C_ADDR, 0x40, 1, buffer, buff_size);
    HAL_I2C_Mem_Write(&SSD1306_I2C_PORT, SSD1306_I2C_ADDR, 0x40, 1, buffer, buff_size, HAL_MAX_DELAY);
 8002ffa:	683b      	ldr	r3, [r7, #0]
 8002ffc:	b29b      	uxth	r3, r3
 8002ffe:	f04f 32ff 	mov.w	r2, #4294967295
 8003002:	9202      	str	r2, [sp, #8]
 8003004:	9301      	str	r3, [sp, #4]
 8003006:	687b      	ldr	r3, [r7, #4]
 8003008:	9300      	str	r3, [sp, #0]
 800300a:	2301      	movs	r3, #1
 800300c:	2240      	movs	r2, #64	@ 0x40
 800300e:	2178      	movs	r1, #120	@ 0x78
 8003010:	4803      	ldr	r0, [pc, #12]	@ (8003020 <ssd1306_WriteData+0x30>)
 8003012:	f001 fe97 	bl	8004d44 <HAL_I2C_Mem_Write>
}
 8003016:	bf00      	nop
 8003018:	3708      	adds	r7, #8
 800301a:	46bd      	mov	sp, r7
 800301c:	bd80      	pop	{r7, pc}
 800301e:	bf00      	nop
 8003020:	20000388 	.word	0x20000388

08003024 <ssd1306_Init>:
    }
    return ret;
}

/* Initialize the oled screen */
void ssd1306_Init(void) {
 8003024:	b580      	push	{r7, lr}
 8003026:	af00      	add	r7, sp, #0
    // Reset OLED
    ssd1306_Reset();
 8003028:	f7ff ffc3 	bl	8002fb2 <ssd1306_Reset>

    // Wait for the screen to boot
    HAL_Delay(100);
 800302c:	2064      	movs	r0, #100	@ 0x64
 800302e:	f000 fa6b 	bl	8003508 <HAL_Delay>

    // Init OLED
    ssd1306_SetDisplayOn(0); //display off
 8003032:	2000      	movs	r0, #0
 8003034:	f000 f9d8 	bl	80033e8 <ssd1306_SetDisplayOn>

    ssd1306_WriteCommand(0x20); //Set Memory Addressing Mode
 8003038:	2020      	movs	r0, #32
 800303a:	f7ff ffc1 	bl	8002fc0 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x00); // 00b,Horizontal Addressing Mode; 01b,Vertical Addressing Mode;
 800303e:	2000      	movs	r0, #0
 8003040:	f7ff ffbe 	bl	8002fc0 <ssd1306_WriteCommand>
                                // 10b,Page Addressing Mode (RESET); 11b,Invalid

    ssd1306_WriteCommand(0xB0); //Set Page Start Address for Page Addressing Mode,0-7
 8003044:	20b0      	movs	r0, #176	@ 0xb0
 8003046:	f7ff ffbb 	bl	8002fc0 <ssd1306_WriteCommand>

#ifdef SSD1306_MIRROR_VERT
    ssd1306_WriteCommand(0xC0); // Mirror vertically
#else
    ssd1306_WriteCommand(0xC8); //Set COM Output Scan Direction
 800304a:	20c8      	movs	r0, #200	@ 0xc8
 800304c:	f7ff ffb8 	bl	8002fc0 <ssd1306_WriteCommand>
#endif

    ssd1306_WriteCommand(0x00); //---set low column address
 8003050:	2000      	movs	r0, #0
 8003052:	f7ff ffb5 	bl	8002fc0 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x10); //---set high column address
 8003056:	2010      	movs	r0, #16
 8003058:	f7ff ffb2 	bl	8002fc0 <ssd1306_WriteCommand>

    ssd1306_WriteCommand(0x40); //--set start line address - CHECK
 800305c:	2040      	movs	r0, #64	@ 0x40
 800305e:	f7ff ffaf 	bl	8002fc0 <ssd1306_WriteCommand>

    ssd1306_SetContrast(0xFF);
 8003062:	20ff      	movs	r0, #255	@ 0xff
 8003064:	f000 f9ac 	bl	80033c0 <ssd1306_SetContrast>

#ifdef SSD1306_MIRROR_HORIZ
    ssd1306_WriteCommand(0xA0); // Mirror horizontally
#else
    ssd1306_WriteCommand(0xA1); //--set segment re-map 0 to 127 - CHECK
 8003068:	20a1      	movs	r0, #161	@ 0xa1
 800306a:	f7ff ffa9 	bl	8002fc0 <ssd1306_WriteCommand>
#endif

#ifdef SSD1306_INVERSE_COLOR
    ssd1306_WriteCommand(0xA7); //--set inverse color
#else
    ssd1306_WriteCommand(0xA6); //--set normal color
 800306e:	20a6      	movs	r0, #166	@ 0xa6
 8003070:	f7ff ffa6 	bl	8002fc0 <ssd1306_WriteCommand>
// Set multiplex ratio.
#if (SSD1306_HEIGHT == 128)
    // Found in the Luma Python lib for SH1106.
    ssd1306_WriteCommand(0xFF);
#else
    ssd1306_WriteCommand(0xA8); //--set multiplex ratio(1 to 64) - CHECK
 8003074:	20a8      	movs	r0, #168	@ 0xa8
 8003076:	f7ff ffa3 	bl	8002fc0 <ssd1306_WriteCommand>
#endif

#if (SSD1306_HEIGHT == 32)
    ssd1306_WriteCommand(0x1F); //
#elif (SSD1306_HEIGHT == 64)
    ssd1306_WriteCommand(0x3F); //
 800307a:	203f      	movs	r0, #63	@ 0x3f
 800307c:	f7ff ffa0 	bl	8002fc0 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x3F); // Seems to work for 128px high displays too.
#else
#error "Only 32, 64, or 128 lines of height are supported!"
#endif

    ssd1306_WriteCommand(0xA4); //0xa4,Output follows RAM content;0xa5,Output ignores RAM content
 8003080:	20a4      	movs	r0, #164	@ 0xa4
 8003082:	f7ff ff9d 	bl	8002fc0 <ssd1306_WriteCommand>

    ssd1306_WriteCommand(0xD3); //-set display offset - CHECK
 8003086:	20d3      	movs	r0, #211	@ 0xd3
 8003088:	f7ff ff9a 	bl	8002fc0 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x00); //-not offset
 800308c:	2000      	movs	r0, #0
 800308e:	f7ff ff97 	bl	8002fc0 <ssd1306_WriteCommand>

    ssd1306_WriteCommand(0xD5); //--set display clock divide ratio/oscillator frequency
 8003092:	20d5      	movs	r0, #213	@ 0xd5
 8003094:	f7ff ff94 	bl	8002fc0 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0xF0); //--set divide ratio
 8003098:	20f0      	movs	r0, #240	@ 0xf0
 800309a:	f7ff ff91 	bl	8002fc0 <ssd1306_WriteCommand>

    ssd1306_WriteCommand(0xD9); //--set pre-charge period
 800309e:	20d9      	movs	r0, #217	@ 0xd9
 80030a0:	f7ff ff8e 	bl	8002fc0 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x22); //
 80030a4:	2022      	movs	r0, #34	@ 0x22
 80030a6:	f7ff ff8b 	bl	8002fc0 <ssd1306_WriteCommand>

    ssd1306_WriteCommand(0xDA); //--set com pins hardware configuration - CHECK
 80030aa:	20da      	movs	r0, #218	@ 0xda
 80030ac:	f7ff ff88 	bl	8002fc0 <ssd1306_WriteCommand>
#if (SSD1306_HEIGHT == 32)
    ssd1306_WriteCommand(0x02);
#elif (SSD1306_HEIGHT == 64)
    ssd1306_WriteCommand(0x12);
 80030b0:	2012      	movs	r0, #18
 80030b2:	f7ff ff85 	bl	8002fc0 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x12);
#else
#error "Only 32, 64, or 128 lines of height are supported!"
#endif

    ssd1306_WriteCommand(0xDB); //--set vcomh
 80030b6:	20db      	movs	r0, #219	@ 0xdb
 80030b8:	f7ff ff82 	bl	8002fc0 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x20); //0x20,0.77xVcc
 80030bc:	2020      	movs	r0, #32
 80030be:	f7ff ff7f 	bl	8002fc0 <ssd1306_WriteCommand>

    ssd1306_WriteCommand(0x8D); //--set DC-DC enable
 80030c2:	208d      	movs	r0, #141	@ 0x8d
 80030c4:	f7ff ff7c 	bl	8002fc0 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x14); //
 80030c8:	2014      	movs	r0, #20
 80030ca:	f7ff ff79 	bl	8002fc0 <ssd1306_WriteCommand>
    ssd1306_SetDisplayOn(1); //--turn on SSD1306 panel
 80030ce:	2001      	movs	r0, #1
 80030d0:	f000 f98a 	bl	80033e8 <ssd1306_SetDisplayOn>

    // Clear screen
    ssd1306_Fill(Black);
 80030d4:	2000      	movs	r0, #0
 80030d6:	f000 f80f 	bl	80030f8 <ssd1306_Fill>
    
    // Flush buffer to screen
    ssd1306_UpdateScreen();
 80030da:	f000 f825 	bl	8003128 <ssd1306_UpdateScreen>
    
    // Set default values for screen object
    SSD1306.CurrentX = 0;
 80030de:	4b05      	ldr	r3, [pc, #20]	@ (80030f4 <ssd1306_Init+0xd0>)
 80030e0:	2200      	movs	r2, #0
 80030e2:	801a      	strh	r2, [r3, #0]
    SSD1306.CurrentY = 0;
 80030e4:	4b03      	ldr	r3, [pc, #12]	@ (80030f4 <ssd1306_Init+0xd0>)
 80030e6:	2200      	movs	r2, #0
 80030e8:	805a      	strh	r2, [r3, #2]
    
    SSD1306.Initialized = 1;
 80030ea:	4b02      	ldr	r3, [pc, #8]	@ (80030f4 <ssd1306_Init+0xd0>)
 80030ec:	2201      	movs	r2, #1
 80030ee:	711a      	strb	r2, [r3, #4]
}
 80030f0:	bf00      	nop
 80030f2:	bd80      	pop	{r7, pc}
 80030f4:	20000adc 	.word	0x20000adc

080030f8 <ssd1306_Fill>:

/* Fill the whole screen with the given color */
void ssd1306_Fill(SSD1306_COLOR color) {
 80030f8:	b580      	push	{r7, lr}
 80030fa:	b082      	sub	sp, #8
 80030fc:	af00      	add	r7, sp, #0
 80030fe:	4603      	mov	r3, r0
 8003100:	71fb      	strb	r3, [r7, #7]
    memset(SSD1306_Buffer, (color == Black) ? 0x00 : 0xFF, sizeof(SSD1306_Buffer));
 8003102:	79fb      	ldrb	r3, [r7, #7]
 8003104:	2b00      	cmp	r3, #0
 8003106:	d101      	bne.n	800310c <ssd1306_Fill+0x14>
 8003108:	2300      	movs	r3, #0
 800310a:	e000      	b.n	800310e <ssd1306_Fill+0x16>
 800310c:	23ff      	movs	r3, #255	@ 0xff
 800310e:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8003112:	4619      	mov	r1, r3
 8003114:	4803      	ldr	r0, [pc, #12]	@ (8003124 <ssd1306_Fill+0x2c>)
 8003116:	f006 fac8 	bl	80096aa <memset>
}
 800311a:	bf00      	nop
 800311c:	3708      	adds	r7, #8
 800311e:	46bd      	mov	sp, r7
 8003120:	bd80      	pop	{r7, pc}
 8003122:	bf00      	nop
 8003124:	200006dc 	.word	0x200006dc

08003128 <ssd1306_UpdateScreen>:

/* Write the screenbuffer with changed to the screen */
void ssd1306_UpdateScreen(void) {
 8003128:	b580      	push	{r7, lr}
 800312a:	b082      	sub	sp, #8
 800312c:	af00      	add	r7, sp, #0
    // depends on the screen height:
    //
    //  * 32px   ==  4 pages
    //  * 64px   ==  8 pages
    //  * 128px  ==  16 pages
    for(uint8_t i = 0; i < SSD1306_HEIGHT/8; i++) {
 800312e:	2300      	movs	r3, #0
 8003130:	71fb      	strb	r3, [r7, #7]
 8003132:	e016      	b.n	8003162 <ssd1306_UpdateScreen+0x3a>
        ssd1306_WriteCommand(0xB0 + i); // Set the current RAM page address.
 8003134:	79fb      	ldrb	r3, [r7, #7]
 8003136:	3b50      	subs	r3, #80	@ 0x50
 8003138:	b2db      	uxtb	r3, r3
 800313a:	4618      	mov	r0, r3
 800313c:	f7ff ff40 	bl	8002fc0 <ssd1306_WriteCommand>
        ssd1306_WriteCommand(0x00 + SSD1306_X_OFFSET_LOWER);
 8003140:	2002      	movs	r0, #2
 8003142:	f7ff ff3d 	bl	8002fc0 <ssd1306_WriteCommand>
        ssd1306_WriteCommand(0x10 + SSD1306_X_OFFSET_UPPER);
 8003146:	2010      	movs	r0, #16
 8003148:	f7ff ff3a 	bl	8002fc0 <ssd1306_WriteCommand>
        ssd1306_WriteData(&SSD1306_Buffer[SSD1306_WIDTH*i],SSD1306_WIDTH);
 800314c:	79fb      	ldrb	r3, [r7, #7]
 800314e:	01db      	lsls	r3, r3, #7
 8003150:	4a08      	ldr	r2, [pc, #32]	@ (8003174 <ssd1306_UpdateScreen+0x4c>)
 8003152:	4413      	add	r3, r2
 8003154:	2180      	movs	r1, #128	@ 0x80
 8003156:	4618      	mov	r0, r3
 8003158:	f7ff ff4a 	bl	8002ff0 <ssd1306_WriteData>
    for(uint8_t i = 0; i < SSD1306_HEIGHT/8; i++) {
 800315c:	79fb      	ldrb	r3, [r7, #7]
 800315e:	3301      	adds	r3, #1
 8003160:	71fb      	strb	r3, [r7, #7]
 8003162:	79fb      	ldrb	r3, [r7, #7]
 8003164:	2b07      	cmp	r3, #7
 8003166:	d9e5      	bls.n	8003134 <ssd1306_UpdateScreen+0xc>
    }
}
 8003168:	bf00      	nop
 800316a:	bf00      	nop
 800316c:	3708      	adds	r7, #8
 800316e:	46bd      	mov	sp, r7
 8003170:	bd80      	pop	{r7, pc}
 8003172:	bf00      	nop
 8003174:	200006dc 	.word	0x200006dc

08003178 <ssd1306_DrawPixel>:
 * Draw one pixel in the screenbuffer
 * X => X Coordinate
 * Y => Y Coordinate
 * color => Pixel color
 */
void ssd1306_DrawPixel(uint8_t x, uint8_t y, SSD1306_COLOR color) {
 8003178:	b480      	push	{r7}
 800317a:	b083      	sub	sp, #12
 800317c:	af00      	add	r7, sp, #0
 800317e:	4603      	mov	r3, r0
 8003180:	71fb      	strb	r3, [r7, #7]
 8003182:	460b      	mov	r3, r1
 8003184:	71bb      	strb	r3, [r7, #6]
 8003186:	4613      	mov	r3, r2
 8003188:	717b      	strb	r3, [r7, #5]
    if(x >= SSD1306_WIDTH || y >= SSD1306_HEIGHT) {
 800318a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800318e:	2b00      	cmp	r3, #0
 8003190:	db3d      	blt.n	800320e <ssd1306_DrawPixel+0x96>
 8003192:	79bb      	ldrb	r3, [r7, #6]
 8003194:	2b3f      	cmp	r3, #63	@ 0x3f
 8003196:	d83a      	bhi.n	800320e <ssd1306_DrawPixel+0x96>
        // Don't write outside the buffer
        return;
    }
   
    // Draw in the right color
    if(color == White) {
 8003198:	797b      	ldrb	r3, [r7, #5]
 800319a:	2b01      	cmp	r3, #1
 800319c:	d11a      	bne.n	80031d4 <ssd1306_DrawPixel+0x5c>
        SSD1306_Buffer[x + (y / 8) * SSD1306_WIDTH] |= 1 << (y % 8);
 800319e:	79fa      	ldrb	r2, [r7, #7]
 80031a0:	79bb      	ldrb	r3, [r7, #6]
 80031a2:	08db      	lsrs	r3, r3, #3
 80031a4:	b2d8      	uxtb	r0, r3
 80031a6:	4603      	mov	r3, r0
 80031a8:	01db      	lsls	r3, r3, #7
 80031aa:	4413      	add	r3, r2
 80031ac:	4a1b      	ldr	r2, [pc, #108]	@ (800321c <ssd1306_DrawPixel+0xa4>)
 80031ae:	5cd3      	ldrb	r3, [r2, r3]
 80031b0:	b25a      	sxtb	r2, r3
 80031b2:	79bb      	ldrb	r3, [r7, #6]
 80031b4:	f003 0307 	and.w	r3, r3, #7
 80031b8:	2101      	movs	r1, #1
 80031ba:	fa01 f303 	lsl.w	r3, r1, r3
 80031be:	b25b      	sxtb	r3, r3
 80031c0:	4313      	orrs	r3, r2
 80031c2:	b259      	sxtb	r1, r3
 80031c4:	79fa      	ldrb	r2, [r7, #7]
 80031c6:	4603      	mov	r3, r0
 80031c8:	01db      	lsls	r3, r3, #7
 80031ca:	4413      	add	r3, r2
 80031cc:	b2c9      	uxtb	r1, r1
 80031ce:	4a13      	ldr	r2, [pc, #76]	@ (800321c <ssd1306_DrawPixel+0xa4>)
 80031d0:	54d1      	strb	r1, [r2, r3]
 80031d2:	e01d      	b.n	8003210 <ssd1306_DrawPixel+0x98>
    } else { 
        SSD1306_Buffer[x + (y / 8) * SSD1306_WIDTH] &= ~(1 << (y % 8));
 80031d4:	79fa      	ldrb	r2, [r7, #7]
 80031d6:	79bb      	ldrb	r3, [r7, #6]
 80031d8:	08db      	lsrs	r3, r3, #3
 80031da:	b2d8      	uxtb	r0, r3
 80031dc:	4603      	mov	r3, r0
 80031de:	01db      	lsls	r3, r3, #7
 80031e0:	4413      	add	r3, r2
 80031e2:	4a0e      	ldr	r2, [pc, #56]	@ (800321c <ssd1306_DrawPixel+0xa4>)
 80031e4:	5cd3      	ldrb	r3, [r2, r3]
 80031e6:	b25a      	sxtb	r2, r3
 80031e8:	79bb      	ldrb	r3, [r7, #6]
 80031ea:	f003 0307 	and.w	r3, r3, #7
 80031ee:	2101      	movs	r1, #1
 80031f0:	fa01 f303 	lsl.w	r3, r1, r3
 80031f4:	b25b      	sxtb	r3, r3
 80031f6:	43db      	mvns	r3, r3
 80031f8:	b25b      	sxtb	r3, r3
 80031fa:	4013      	ands	r3, r2
 80031fc:	b259      	sxtb	r1, r3
 80031fe:	79fa      	ldrb	r2, [r7, #7]
 8003200:	4603      	mov	r3, r0
 8003202:	01db      	lsls	r3, r3, #7
 8003204:	4413      	add	r3, r2
 8003206:	b2c9      	uxtb	r1, r1
 8003208:	4a04      	ldr	r2, [pc, #16]	@ (800321c <ssd1306_DrawPixel+0xa4>)
 800320a:	54d1      	strb	r1, [r2, r3]
 800320c:	e000      	b.n	8003210 <ssd1306_DrawPixel+0x98>
        return;
 800320e:	bf00      	nop
    }
}
 8003210:	370c      	adds	r7, #12
 8003212:	46bd      	mov	sp, r7
 8003214:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003218:	4770      	bx	lr
 800321a:	bf00      	nop
 800321c:	200006dc 	.word	0x200006dc

08003220 <ssd1306_WriteChar>:
 * Draw 1 char to the screen buffer
 * ch       => char om weg te schrijven
 * Font     => Font waarmee we gaan schrijven
 * color    => Black or White
 */
char ssd1306_WriteChar(char ch, SSD1306_Font_t Font, SSD1306_COLOR color) {
 8003220:	b590      	push	{r4, r7, lr}
 8003222:	b089      	sub	sp, #36	@ 0x24
 8003224:	af00      	add	r7, sp, #0
 8003226:	4604      	mov	r4, r0
 8003228:	4638      	mov	r0, r7
 800322a:	e880 000e 	stmia.w	r0, {r1, r2, r3}
 800322e:	4623      	mov	r3, r4
 8003230:	73fb      	strb	r3, [r7, #15]
    uint32_t i, b, j;
    
    // Check if character is valid
    if (ch < 32 || ch > 126)
 8003232:	7bfb      	ldrb	r3, [r7, #15]
 8003234:	2b1f      	cmp	r3, #31
 8003236:	d902      	bls.n	800323e <ssd1306_WriteChar+0x1e>
 8003238:	7bfb      	ldrb	r3, [r7, #15]
 800323a:	2b7e      	cmp	r3, #126	@ 0x7e
 800323c:	d901      	bls.n	8003242 <ssd1306_WriteChar+0x22>
        return 0;
 800323e:	2300      	movs	r3, #0
 8003240:	e079      	b.n	8003336 <ssd1306_WriteChar+0x116>
    
    // Char width is not equal to font width for proportional font
    const uint8_t char_width = Font.char_width ? Font.char_width[ch-32] : Font.width;
 8003242:	68bb      	ldr	r3, [r7, #8]
 8003244:	2b00      	cmp	r3, #0
 8003246:	d005      	beq.n	8003254 <ssd1306_WriteChar+0x34>
 8003248:	68ba      	ldr	r2, [r7, #8]
 800324a:	7bfb      	ldrb	r3, [r7, #15]
 800324c:	3b20      	subs	r3, #32
 800324e:	4413      	add	r3, r2
 8003250:	781b      	ldrb	r3, [r3, #0]
 8003252:	e000      	b.n	8003256 <ssd1306_WriteChar+0x36>
 8003254:	783b      	ldrb	r3, [r7, #0]
 8003256:	75fb      	strb	r3, [r7, #23]
    // Check remaining space on current line
    if (SSD1306_WIDTH < (SSD1306.CurrentX + char_width) ||
 8003258:	4b39      	ldr	r3, [pc, #228]	@ (8003340 <ssd1306_WriteChar+0x120>)
 800325a:	881b      	ldrh	r3, [r3, #0]
 800325c:	461a      	mov	r2, r3
 800325e:	7dfb      	ldrb	r3, [r7, #23]
 8003260:	4413      	add	r3, r2
 8003262:	2b80      	cmp	r3, #128	@ 0x80
 8003264:	dc06      	bgt.n	8003274 <ssd1306_WriteChar+0x54>
        SSD1306_HEIGHT < (SSD1306.CurrentY + Font.height))
 8003266:	4b36      	ldr	r3, [pc, #216]	@ (8003340 <ssd1306_WriteChar+0x120>)
 8003268:	885b      	ldrh	r3, [r3, #2]
 800326a:	461a      	mov	r2, r3
 800326c:	787b      	ldrb	r3, [r7, #1]
 800326e:	4413      	add	r3, r2
    if (SSD1306_WIDTH < (SSD1306.CurrentX + char_width) ||
 8003270:	2b40      	cmp	r3, #64	@ 0x40
 8003272:	dd01      	ble.n	8003278 <ssd1306_WriteChar+0x58>
    {
        // Not enough space on current line
        return 0;
 8003274:	2300      	movs	r3, #0
 8003276:	e05e      	b.n	8003336 <ssd1306_WriteChar+0x116>
    }
    
    // Use the font to write
    for(i = 0; i < Font.height; i++) {
 8003278:	2300      	movs	r3, #0
 800327a:	61fb      	str	r3, [r7, #28]
 800327c:	e04d      	b.n	800331a <ssd1306_WriteChar+0xfa>
        b = Font.data[(ch - 32) * Font.height + i];
 800327e:	687a      	ldr	r2, [r7, #4]
 8003280:	7bfb      	ldrb	r3, [r7, #15]
 8003282:	3b20      	subs	r3, #32
 8003284:	7879      	ldrb	r1, [r7, #1]
 8003286:	fb01 f303 	mul.w	r3, r1, r3
 800328a:	4619      	mov	r1, r3
 800328c:	69fb      	ldr	r3, [r7, #28]
 800328e:	440b      	add	r3, r1
 8003290:	005b      	lsls	r3, r3, #1
 8003292:	4413      	add	r3, r2
 8003294:	881b      	ldrh	r3, [r3, #0]
 8003296:	613b      	str	r3, [r7, #16]
        for(j = 0; j < char_width; j++) {
 8003298:	2300      	movs	r3, #0
 800329a:	61bb      	str	r3, [r7, #24]
 800329c:	e036      	b.n	800330c <ssd1306_WriteChar+0xec>
            if((b << j) & 0x8000)  {
 800329e:	693a      	ldr	r2, [r7, #16]
 80032a0:	69bb      	ldr	r3, [r7, #24]
 80032a2:	fa02 f303 	lsl.w	r3, r2, r3
 80032a6:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 80032aa:	2b00      	cmp	r3, #0
 80032ac:	d013      	beq.n	80032d6 <ssd1306_WriteChar+0xb6>
                ssd1306_DrawPixel(SSD1306.CurrentX + j, (SSD1306.CurrentY + i), (SSD1306_COLOR) color);
 80032ae:	4b24      	ldr	r3, [pc, #144]	@ (8003340 <ssd1306_WriteChar+0x120>)
 80032b0:	881b      	ldrh	r3, [r3, #0]
 80032b2:	b2da      	uxtb	r2, r3
 80032b4:	69bb      	ldr	r3, [r7, #24]
 80032b6:	b2db      	uxtb	r3, r3
 80032b8:	4413      	add	r3, r2
 80032ba:	b2d8      	uxtb	r0, r3
 80032bc:	4b20      	ldr	r3, [pc, #128]	@ (8003340 <ssd1306_WriteChar+0x120>)
 80032be:	885b      	ldrh	r3, [r3, #2]
 80032c0:	b2da      	uxtb	r2, r3
 80032c2:	69fb      	ldr	r3, [r7, #28]
 80032c4:	b2db      	uxtb	r3, r3
 80032c6:	4413      	add	r3, r2
 80032c8:	b2db      	uxtb	r3, r3
 80032ca:	f897 2030 	ldrb.w	r2, [r7, #48]	@ 0x30
 80032ce:	4619      	mov	r1, r3
 80032d0:	f7ff ff52 	bl	8003178 <ssd1306_DrawPixel>
 80032d4:	e017      	b.n	8003306 <ssd1306_WriteChar+0xe6>
            } else {
                ssd1306_DrawPixel(SSD1306.CurrentX + j, (SSD1306.CurrentY + i), (SSD1306_COLOR)!color);
 80032d6:	4b1a      	ldr	r3, [pc, #104]	@ (8003340 <ssd1306_WriteChar+0x120>)
 80032d8:	881b      	ldrh	r3, [r3, #0]
 80032da:	b2da      	uxtb	r2, r3
 80032dc:	69bb      	ldr	r3, [r7, #24]
 80032de:	b2db      	uxtb	r3, r3
 80032e0:	4413      	add	r3, r2
 80032e2:	b2d8      	uxtb	r0, r3
 80032e4:	4b16      	ldr	r3, [pc, #88]	@ (8003340 <ssd1306_WriteChar+0x120>)
 80032e6:	885b      	ldrh	r3, [r3, #2]
 80032e8:	b2da      	uxtb	r2, r3
 80032ea:	69fb      	ldr	r3, [r7, #28]
 80032ec:	b2db      	uxtb	r3, r3
 80032ee:	4413      	add	r3, r2
 80032f0:	b2d9      	uxtb	r1, r3
 80032f2:	f897 3030 	ldrb.w	r3, [r7, #48]	@ 0x30
 80032f6:	2b00      	cmp	r3, #0
 80032f8:	bf0c      	ite	eq
 80032fa:	2301      	moveq	r3, #1
 80032fc:	2300      	movne	r3, #0
 80032fe:	b2db      	uxtb	r3, r3
 8003300:	461a      	mov	r2, r3
 8003302:	f7ff ff39 	bl	8003178 <ssd1306_DrawPixel>
        for(j = 0; j < char_width; j++) {
 8003306:	69bb      	ldr	r3, [r7, #24]
 8003308:	3301      	adds	r3, #1
 800330a:	61bb      	str	r3, [r7, #24]
 800330c:	7dfb      	ldrb	r3, [r7, #23]
 800330e:	69ba      	ldr	r2, [r7, #24]
 8003310:	429a      	cmp	r2, r3
 8003312:	d3c4      	bcc.n	800329e <ssd1306_WriteChar+0x7e>
    for(i = 0; i < Font.height; i++) {
 8003314:	69fb      	ldr	r3, [r7, #28]
 8003316:	3301      	adds	r3, #1
 8003318:	61fb      	str	r3, [r7, #28]
 800331a:	787b      	ldrb	r3, [r7, #1]
 800331c:	461a      	mov	r2, r3
 800331e:	69fb      	ldr	r3, [r7, #28]
 8003320:	4293      	cmp	r3, r2
 8003322:	d3ac      	bcc.n	800327e <ssd1306_WriteChar+0x5e>
            }
        }
    }
    
    // The current space is now taken
    SSD1306.CurrentX += char_width;
 8003324:	4b06      	ldr	r3, [pc, #24]	@ (8003340 <ssd1306_WriteChar+0x120>)
 8003326:	881a      	ldrh	r2, [r3, #0]
 8003328:	7dfb      	ldrb	r3, [r7, #23]
 800332a:	b29b      	uxth	r3, r3
 800332c:	4413      	add	r3, r2
 800332e:	b29a      	uxth	r2, r3
 8003330:	4b03      	ldr	r3, [pc, #12]	@ (8003340 <ssd1306_WriteChar+0x120>)
 8003332:	801a      	strh	r2, [r3, #0]
    
    // Return written char for validation
    return ch;
 8003334:	7bfb      	ldrb	r3, [r7, #15]
}
 8003336:	4618      	mov	r0, r3
 8003338:	3724      	adds	r7, #36	@ 0x24
 800333a:	46bd      	mov	sp, r7
 800333c:	bd90      	pop	{r4, r7, pc}
 800333e:	bf00      	nop
 8003340:	20000adc 	.word	0x20000adc

08003344 <ssd1306_WriteString>:

/* Write full string to screenbuffer */
char ssd1306_WriteString(char* str, SSD1306_Font_t Font, SSD1306_COLOR color) {
 8003344:	b580      	push	{r7, lr}
 8003346:	b086      	sub	sp, #24
 8003348:	af02      	add	r7, sp, #8
 800334a:	60f8      	str	r0, [r7, #12]
 800334c:	4638      	mov	r0, r7
 800334e:	e880 000e 	stmia.w	r0, {r1, r2, r3}
    while (*str) {
 8003352:	e013      	b.n	800337c <ssd1306_WriteString+0x38>
        if (ssd1306_WriteChar(*str, Font, color) != *str) {
 8003354:	68fb      	ldr	r3, [r7, #12]
 8003356:	7818      	ldrb	r0, [r3, #0]
 8003358:	7e3b      	ldrb	r3, [r7, #24]
 800335a:	9300      	str	r3, [sp, #0]
 800335c:	463b      	mov	r3, r7
 800335e:	cb0e      	ldmia	r3, {r1, r2, r3}
 8003360:	f7ff ff5e 	bl	8003220 <ssd1306_WriteChar>
 8003364:	4603      	mov	r3, r0
 8003366:	461a      	mov	r2, r3
 8003368:	68fb      	ldr	r3, [r7, #12]
 800336a:	781b      	ldrb	r3, [r3, #0]
 800336c:	429a      	cmp	r2, r3
 800336e:	d002      	beq.n	8003376 <ssd1306_WriteString+0x32>
            // Char could not be written
            return *str;
 8003370:	68fb      	ldr	r3, [r7, #12]
 8003372:	781b      	ldrb	r3, [r3, #0]
 8003374:	e008      	b.n	8003388 <ssd1306_WriteString+0x44>
        }
        str++;
 8003376:	68fb      	ldr	r3, [r7, #12]
 8003378:	3301      	adds	r3, #1
 800337a:	60fb      	str	r3, [r7, #12]
    while (*str) {
 800337c:	68fb      	ldr	r3, [r7, #12]
 800337e:	781b      	ldrb	r3, [r3, #0]
 8003380:	2b00      	cmp	r3, #0
 8003382:	d1e7      	bne.n	8003354 <ssd1306_WriteString+0x10>
    }
    
    // Everything ok
    return *str;
 8003384:	68fb      	ldr	r3, [r7, #12]
 8003386:	781b      	ldrb	r3, [r3, #0]
}
 8003388:	4618      	mov	r0, r3
 800338a:	3710      	adds	r7, #16
 800338c:	46bd      	mov	sp, r7
 800338e:	bd80      	pop	{r7, pc}

08003390 <ssd1306_SetCursor>:

/* Position the cursor */
void ssd1306_SetCursor(uint8_t x, uint8_t y) {
 8003390:	b480      	push	{r7}
 8003392:	b083      	sub	sp, #12
 8003394:	af00      	add	r7, sp, #0
 8003396:	4603      	mov	r3, r0
 8003398:	460a      	mov	r2, r1
 800339a:	71fb      	strb	r3, [r7, #7]
 800339c:	4613      	mov	r3, r2
 800339e:	71bb      	strb	r3, [r7, #6]
    SSD1306.CurrentX = x;
 80033a0:	79fb      	ldrb	r3, [r7, #7]
 80033a2:	b29a      	uxth	r2, r3
 80033a4:	4b05      	ldr	r3, [pc, #20]	@ (80033bc <ssd1306_SetCursor+0x2c>)
 80033a6:	801a      	strh	r2, [r3, #0]
    SSD1306.CurrentY = y;
 80033a8:	79bb      	ldrb	r3, [r7, #6]
 80033aa:	b29a      	uxth	r2, r3
 80033ac:	4b03      	ldr	r3, [pc, #12]	@ (80033bc <ssd1306_SetCursor+0x2c>)
 80033ae:	805a      	strh	r2, [r3, #2]
}
 80033b0:	bf00      	nop
 80033b2:	370c      	adds	r7, #12
 80033b4:	46bd      	mov	sp, r7
 80033b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80033ba:	4770      	bx	lr
 80033bc:	20000adc 	.word	0x20000adc

080033c0 <ssd1306_SetContrast>:
        }
    }
    return;
}

void ssd1306_SetContrast(const uint8_t value) {
 80033c0:	b580      	push	{r7, lr}
 80033c2:	b084      	sub	sp, #16
 80033c4:	af00      	add	r7, sp, #0
 80033c6:	4603      	mov	r3, r0
 80033c8:	71fb      	strb	r3, [r7, #7]
    const uint8_t kSetContrastControlRegister = 0x81;
 80033ca:	2381      	movs	r3, #129	@ 0x81
 80033cc:	73fb      	strb	r3, [r7, #15]
    ssd1306_WriteCommand(kSetContrastControlRegister);
 80033ce:	7bfb      	ldrb	r3, [r7, #15]
 80033d0:	4618      	mov	r0, r3
 80033d2:	f7ff fdf5 	bl	8002fc0 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(value);
 80033d6:	79fb      	ldrb	r3, [r7, #7]
 80033d8:	4618      	mov	r0, r3
 80033da:	f7ff fdf1 	bl	8002fc0 <ssd1306_WriteCommand>
}
 80033de:	bf00      	nop
 80033e0:	3710      	adds	r7, #16
 80033e2:	46bd      	mov	sp, r7
 80033e4:	bd80      	pop	{r7, pc}
	...

080033e8 <ssd1306_SetDisplayOn>:

void ssd1306_SetDisplayOn(const uint8_t on) {
 80033e8:	b580      	push	{r7, lr}
 80033ea:	b084      	sub	sp, #16
 80033ec:	af00      	add	r7, sp, #0
 80033ee:	4603      	mov	r3, r0
 80033f0:	71fb      	strb	r3, [r7, #7]
    uint8_t value;
    if (on) {
 80033f2:	79fb      	ldrb	r3, [r7, #7]
 80033f4:	2b00      	cmp	r3, #0
 80033f6:	d005      	beq.n	8003404 <ssd1306_SetDisplayOn+0x1c>
        value = 0xAF;   // Display on
 80033f8:	23af      	movs	r3, #175	@ 0xaf
 80033fa:	73fb      	strb	r3, [r7, #15]
        SSD1306.DisplayOn = 1;
 80033fc:	4b08      	ldr	r3, [pc, #32]	@ (8003420 <ssd1306_SetDisplayOn+0x38>)
 80033fe:	2201      	movs	r2, #1
 8003400:	715a      	strb	r2, [r3, #5]
 8003402:	e004      	b.n	800340e <ssd1306_SetDisplayOn+0x26>
    } else {
        value = 0xAE;   // Display off
 8003404:	23ae      	movs	r3, #174	@ 0xae
 8003406:	73fb      	strb	r3, [r7, #15]
        SSD1306.DisplayOn = 0;
 8003408:	4b05      	ldr	r3, [pc, #20]	@ (8003420 <ssd1306_SetDisplayOn+0x38>)
 800340a:	2200      	movs	r2, #0
 800340c:	715a      	strb	r2, [r3, #5]
    }
    ssd1306_WriteCommand(value);
 800340e:	7bfb      	ldrb	r3, [r7, #15]
 8003410:	4618      	mov	r0, r3
 8003412:	f7ff fdd5 	bl	8002fc0 <ssd1306_WriteCommand>
}
 8003416:	bf00      	nop
 8003418:	3710      	adds	r7, #16
 800341a:	46bd      	mov	sp, r7
 800341c:	bd80      	pop	{r7, pc}
 800341e:	bf00      	nop
 8003420:	20000adc 	.word	0x20000adc

08003424 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8003424:	b580      	push	{r7, lr}
 8003426:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8003428:	4b0e      	ldr	r3, [pc, #56]	@ (8003464 <HAL_Init+0x40>)
 800342a:	681b      	ldr	r3, [r3, #0]
 800342c:	4a0d      	ldr	r2, [pc, #52]	@ (8003464 <HAL_Init+0x40>)
 800342e:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8003432:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8003434:	4b0b      	ldr	r3, [pc, #44]	@ (8003464 <HAL_Init+0x40>)
 8003436:	681b      	ldr	r3, [r3, #0]
 8003438:	4a0a      	ldr	r2, [pc, #40]	@ (8003464 <HAL_Init+0x40>)
 800343a:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 800343e:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8003440:	4b08      	ldr	r3, [pc, #32]	@ (8003464 <HAL_Init+0x40>)
 8003442:	681b      	ldr	r3, [r3, #0]
 8003444:	4a07      	ldr	r2, [pc, #28]	@ (8003464 <HAL_Init+0x40>)
 8003446:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800344a:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800344c:	2003      	movs	r0, #3
 800344e:	f000 fd47 	bl	8003ee0 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8003452:	200f      	movs	r0, #15
 8003454:	f000 f808 	bl	8003468 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8003458:	f7ff f912 	bl	8002680 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 800345c:	2300      	movs	r3, #0
}
 800345e:	4618      	mov	r0, r3
 8003460:	bd80      	pop	{r7, pc}
 8003462:	bf00      	nop
 8003464:	40023c00 	.word	0x40023c00

08003468 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8003468:	b580      	push	{r7, lr}
 800346a:	b082      	sub	sp, #8
 800346c:	af00      	add	r7, sp, #0
 800346e:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8003470:	4b12      	ldr	r3, [pc, #72]	@ (80034bc <HAL_InitTick+0x54>)
 8003472:	681a      	ldr	r2, [r3, #0]
 8003474:	4b12      	ldr	r3, [pc, #72]	@ (80034c0 <HAL_InitTick+0x58>)
 8003476:	781b      	ldrb	r3, [r3, #0]
 8003478:	4619      	mov	r1, r3
 800347a:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 800347e:	fbb3 f3f1 	udiv	r3, r3, r1
 8003482:	fbb2 f3f3 	udiv	r3, r2, r3
 8003486:	4618      	mov	r0, r3
 8003488:	f000 fd5f 	bl	8003f4a <HAL_SYSTICK_Config>
 800348c:	4603      	mov	r3, r0
 800348e:	2b00      	cmp	r3, #0
 8003490:	d001      	beq.n	8003496 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8003492:	2301      	movs	r3, #1
 8003494:	e00e      	b.n	80034b4 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8003496:	687b      	ldr	r3, [r7, #4]
 8003498:	2b0f      	cmp	r3, #15
 800349a:	d80a      	bhi.n	80034b2 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 800349c:	2200      	movs	r2, #0
 800349e:	6879      	ldr	r1, [r7, #4]
 80034a0:	f04f 30ff 	mov.w	r0, #4294967295
 80034a4:	f000 fd27 	bl	8003ef6 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80034a8:	4a06      	ldr	r2, [pc, #24]	@ (80034c4 <HAL_InitTick+0x5c>)
 80034aa:	687b      	ldr	r3, [r7, #4]
 80034ac:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 80034ae:	2300      	movs	r3, #0
 80034b0:	e000      	b.n	80034b4 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 80034b2:	2301      	movs	r3, #1
}
 80034b4:	4618      	mov	r0, r3
 80034b6:	3708      	adds	r7, #8
 80034b8:	46bd      	mov	sp, r7
 80034ba:	bd80      	pop	{r7, pc}
 80034bc:	20000084 	.word	0x20000084
 80034c0:	2000008c 	.word	0x2000008c
 80034c4:	20000088 	.word	0x20000088

080034c8 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80034c8:	b480      	push	{r7}
 80034ca:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80034cc:	4b06      	ldr	r3, [pc, #24]	@ (80034e8 <HAL_IncTick+0x20>)
 80034ce:	781b      	ldrb	r3, [r3, #0]
 80034d0:	461a      	mov	r2, r3
 80034d2:	4b06      	ldr	r3, [pc, #24]	@ (80034ec <HAL_IncTick+0x24>)
 80034d4:	681b      	ldr	r3, [r3, #0]
 80034d6:	4413      	add	r3, r2
 80034d8:	4a04      	ldr	r2, [pc, #16]	@ (80034ec <HAL_IncTick+0x24>)
 80034da:	6013      	str	r3, [r2, #0]
}
 80034dc:	bf00      	nop
 80034de:	46bd      	mov	sp, r7
 80034e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80034e4:	4770      	bx	lr
 80034e6:	bf00      	nop
 80034e8:	2000008c 	.word	0x2000008c
 80034ec:	20000ae4 	.word	0x20000ae4

080034f0 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80034f0:	b480      	push	{r7}
 80034f2:	af00      	add	r7, sp, #0
  return uwTick;
 80034f4:	4b03      	ldr	r3, [pc, #12]	@ (8003504 <HAL_GetTick+0x14>)
 80034f6:	681b      	ldr	r3, [r3, #0]
}
 80034f8:	4618      	mov	r0, r3
 80034fa:	46bd      	mov	sp, r7
 80034fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003500:	4770      	bx	lr
 8003502:	bf00      	nop
 8003504:	20000ae4 	.word	0x20000ae4

08003508 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8003508:	b580      	push	{r7, lr}
 800350a:	b084      	sub	sp, #16
 800350c:	af00      	add	r7, sp, #0
 800350e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8003510:	f7ff ffee 	bl	80034f0 <HAL_GetTick>
 8003514:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8003516:	687b      	ldr	r3, [r7, #4]
 8003518:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 800351a:	68fb      	ldr	r3, [r7, #12]
 800351c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003520:	d005      	beq.n	800352e <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8003522:	4b0a      	ldr	r3, [pc, #40]	@ (800354c <HAL_Delay+0x44>)
 8003524:	781b      	ldrb	r3, [r3, #0]
 8003526:	461a      	mov	r2, r3
 8003528:	68fb      	ldr	r3, [r7, #12]
 800352a:	4413      	add	r3, r2
 800352c:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 800352e:	bf00      	nop
 8003530:	f7ff ffde 	bl	80034f0 <HAL_GetTick>
 8003534:	4602      	mov	r2, r0
 8003536:	68bb      	ldr	r3, [r7, #8]
 8003538:	1ad3      	subs	r3, r2, r3
 800353a:	68fa      	ldr	r2, [r7, #12]
 800353c:	429a      	cmp	r2, r3
 800353e:	d8f7      	bhi.n	8003530 <HAL_Delay+0x28>
  {
  }
}
 8003540:	bf00      	nop
 8003542:	bf00      	nop
 8003544:	3710      	adds	r7, #16
 8003546:	46bd      	mov	sp, r7
 8003548:	bd80      	pop	{r7, pc}
 800354a:	bf00      	nop
 800354c:	2000008c 	.word	0x2000008c

08003550 <HAL_ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 8003550:	b580      	push	{r7, lr}
 8003552:	b084      	sub	sp, #16
 8003554:	af00      	add	r7, sp, #0
 8003556:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8003558:	2300      	movs	r3, #0
 800355a:	73fb      	strb	r3, [r7, #15]

  /* Check ADC handle */
  if (hadc == NULL)
 800355c:	687b      	ldr	r3, [r7, #4]
 800355e:	2b00      	cmp	r3, #0
 8003560:	d101      	bne.n	8003566 <HAL_ADC_Init+0x16>
  {
    return HAL_ERROR;
 8003562:	2301      	movs	r3, #1
 8003564:	e033      	b.n	80035ce <HAL_ADC_Init+0x7e>
  if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
  {
    assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
  }

  if (hadc->State == HAL_ADC_STATE_RESET)
 8003566:	687b      	ldr	r3, [r7, #4]
 8003568:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800356a:	2b00      	cmp	r3, #0
 800356c:	d109      	bne.n	8003582 <HAL_ADC_Init+0x32>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 800356e:	6878      	ldr	r0, [r7, #4]
 8003570:	f7ff f8ae 	bl	80026d0 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 8003574:	687b      	ldr	r3, [r7, #4]
 8003576:	2200      	movs	r2, #0
 8003578:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 800357a:	687b      	ldr	r3, [r7, #4]
 800357c:	2200      	movs	r2, #0
 800357e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
  }

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8003582:	687b      	ldr	r3, [r7, #4]
 8003584:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003586:	f003 0310 	and.w	r3, r3, #16
 800358a:	2b00      	cmp	r3, #0
 800358c:	d118      	bne.n	80035c0 <HAL_ADC_Init+0x70>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 800358e:	687b      	ldr	r3, [r7, #4]
 8003590:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003592:	f423 5388 	bic.w	r3, r3, #4352	@ 0x1100
 8003596:	f023 0302 	bic.w	r3, r3, #2
 800359a:	f043 0202 	orr.w	r2, r3, #2
 800359e:	687b      	ldr	r3, [r7, #4]
 80035a0:	641a      	str	r2, [r3, #64]	@ 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);

    /* Set ADC parameters */
    ADC_Init(hadc);
 80035a2:	6878      	ldr	r0, [r7, #4]
 80035a4:	f000 fa4e 	bl	8003a44 <ADC_Init>

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 80035a8:	687b      	ldr	r3, [r7, #4]
 80035aa:	2200      	movs	r2, #0
 80035ac:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80035ae:	687b      	ldr	r3, [r7, #4]
 80035b0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80035b2:	f023 0303 	bic.w	r3, r3, #3
 80035b6:	f043 0201 	orr.w	r2, r3, #1
 80035ba:	687b      	ldr	r3, [r7, #4]
 80035bc:	641a      	str	r2, [r3, #64]	@ 0x40
 80035be:	e001      	b.n	80035c4 <HAL_ADC_Init+0x74>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 80035c0:	2301      	movs	r3, #1
 80035c2:	73fb      	strb	r3, [r7, #15]
  }

  /* Release Lock */
  __HAL_UNLOCK(hadc);
 80035c4:	687b      	ldr	r3, [r7, #4]
 80035c6:	2200      	movs	r2, #0
 80035c8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Return function status */
  return tmp_hal_status;
 80035cc:	7bfb      	ldrb	r3, [r7, #15]
}
 80035ce:	4618      	mov	r0, r3
 80035d0:	3710      	adds	r7, #16
 80035d2:	46bd      	mov	sp, r7
 80035d4:	bd80      	pop	{r7, pc}
	...

080035d8 <HAL_ADC_Start_DMA>:
  * @param  pData The destination Buffer address.
  * @param  Length The length of data to be transferred from ADC peripheral to memory.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start_DMA(ADC_HandleTypeDef *hadc, uint32_t *pData, uint32_t Length)
{
 80035d8:	b580      	push	{r7, lr}
 80035da:	b086      	sub	sp, #24
 80035dc:	af00      	add	r7, sp, #0
 80035de:	60f8      	str	r0, [r7, #12]
 80035e0:	60b9      	str	r1, [r7, #8]
 80035e2:	607a      	str	r2, [r7, #4]
  __IO uint32_t counter = 0U;
 80035e4:	2300      	movs	r3, #0
 80035e6:	613b      	str	r3, [r7, #16]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));

  /* Process locked */
  __HAL_LOCK(hadc);
 80035e8:	68fb      	ldr	r3, [r7, #12]
 80035ea:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80035ee:	2b01      	cmp	r3, #1
 80035f0:	d101      	bne.n	80035f6 <HAL_ADC_Start_DMA+0x1e>
 80035f2:	2302      	movs	r3, #2
 80035f4:	e0ce      	b.n	8003794 <HAL_ADC_Start_DMA+0x1bc>
 80035f6:	68fb      	ldr	r3, [r7, #12]
 80035f8:	2201      	movs	r2, #1
 80035fa:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Enable the ADC peripheral */
  /* Check if ADC peripheral is disabled in order to enable it and wait during
  Tstab time the ADC's stabilization */
  if ((hadc->Instance->CR2 & ADC_CR2_ADON) != ADC_CR2_ADON)
 80035fe:	68fb      	ldr	r3, [r7, #12]
 8003600:	681b      	ldr	r3, [r3, #0]
 8003602:	689b      	ldr	r3, [r3, #8]
 8003604:	f003 0301 	and.w	r3, r3, #1
 8003608:	2b01      	cmp	r3, #1
 800360a:	d018      	beq.n	800363e <HAL_ADC_Start_DMA+0x66>
  {
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 800360c:	68fb      	ldr	r3, [r7, #12]
 800360e:	681b      	ldr	r3, [r3, #0]
 8003610:	689a      	ldr	r2, [r3, #8]
 8003612:	68fb      	ldr	r3, [r7, #12]
 8003614:	681b      	ldr	r3, [r3, #0]
 8003616:	f042 0201 	orr.w	r2, r2, #1
 800361a:	609a      	str	r2, [r3, #8]

    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    counter = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 800361c:	4b5f      	ldr	r3, [pc, #380]	@ (800379c <HAL_ADC_Start_DMA+0x1c4>)
 800361e:	681b      	ldr	r3, [r3, #0]
 8003620:	4a5f      	ldr	r2, [pc, #380]	@ (80037a0 <HAL_ADC_Start_DMA+0x1c8>)
 8003622:	fba2 2303 	umull	r2, r3, r2, r3
 8003626:	0c9a      	lsrs	r2, r3, #18
 8003628:	4613      	mov	r3, r2
 800362a:	005b      	lsls	r3, r3, #1
 800362c:	4413      	add	r3, r2
 800362e:	613b      	str	r3, [r7, #16]
    while (counter != 0U)
 8003630:	e002      	b.n	8003638 <HAL_ADC_Start_DMA+0x60>
    {
      counter--;
 8003632:	693b      	ldr	r3, [r7, #16]
 8003634:	3b01      	subs	r3, #1
 8003636:	613b      	str	r3, [r7, #16]
    while (counter != 0U)
 8003638:	693b      	ldr	r3, [r7, #16]
 800363a:	2b00      	cmp	r3, #0
 800363c:	d1f9      	bne.n	8003632 <HAL_ADC_Start_DMA+0x5a>
    }
  }

  /* Check ADC DMA Mode                                                     */
  /* - disable the DMA Mode if it is already enabled                        */
  if ((hadc->Instance->CR2 & ADC_CR2_DMA) == ADC_CR2_DMA)
 800363e:	68fb      	ldr	r3, [r7, #12]
 8003640:	681b      	ldr	r3, [r3, #0]
 8003642:	689b      	ldr	r3, [r3, #8]
 8003644:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003648:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800364c:	d107      	bne.n	800365e <HAL_ADC_Start_DMA+0x86>
  {
    CLEAR_BIT(hadc->Instance->CR2, ADC_CR2_DMA);
 800364e:	68fb      	ldr	r3, [r7, #12]
 8003650:	681b      	ldr	r3, [r3, #0]
 8003652:	689a      	ldr	r2, [r3, #8]
 8003654:	68fb      	ldr	r3, [r7, #12]
 8003656:	681b      	ldr	r3, [r3, #0]
 8003658:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 800365c:	609a      	str	r2, [r3, #8]
  }

  /* Start conversion if ADC is effectively enabled */
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_ADON))
 800365e:	68fb      	ldr	r3, [r7, #12]
 8003660:	681b      	ldr	r3, [r3, #0]
 8003662:	689b      	ldr	r3, [r3, #8]
 8003664:	f003 0301 	and.w	r3, r3, #1
 8003668:	2b01      	cmp	r3, #1
 800366a:	f040 8086 	bne.w	800377a <HAL_ADC_Start_DMA+0x1a2>
  {
    /* Set ADC state                                                          */
    /* - Clear state bitfield related to regular group conversion results     */
    /* - Set state bitfield related to regular group operation                */
    ADC_STATE_CLR_SET(hadc->State,
 800366e:	68fb      	ldr	r3, [r7, #12]
 8003670:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003672:	f423 63e0 	bic.w	r3, r3, #1792	@ 0x700
 8003676:	f023 0301 	bic.w	r3, r3, #1
 800367a:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 800367e:	68fb      	ldr	r3, [r7, #12]
 8003680:	641a      	str	r2, [r3, #64]	@ 0x40
                      HAL_ADC_STATE_READY | HAL_ADC_STATE_REG_EOC | HAL_ADC_STATE_REG_OVR,
                      HAL_ADC_STATE_REG_BUSY);

    /* If conversions on group regular are also triggering group injected,    */
    /* update ADC state.                                                      */
    if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 8003682:	68fb      	ldr	r3, [r7, #12]
 8003684:	681b      	ldr	r3, [r3, #0]
 8003686:	685b      	ldr	r3, [r3, #4]
 8003688:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800368c:	2b00      	cmp	r3, #0
 800368e:	d007      	beq.n	80036a0 <HAL_ADC_Start_DMA+0xc8>
    {
      ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 8003690:	68fb      	ldr	r3, [r7, #12]
 8003692:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003694:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 8003698:	f443 5280 	orr.w	r2, r3, #4096	@ 0x1000
 800369c:	68fb      	ldr	r3, [r7, #12]
 800369e:	641a      	str	r2, [r3, #64]	@ 0x40
    }

    /* State machine update: Check if an injected conversion is ongoing */
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 80036a0:	68fb      	ldr	r3, [r7, #12]
 80036a2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80036a4:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80036a8:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80036ac:	d106      	bne.n	80036bc <HAL_ADC_Start_DMA+0xe4>
    {
      /* Reset ADC error code fields related to conversions on group regular */
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));
 80036ae:	68fb      	ldr	r3, [r7, #12]
 80036b0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80036b2:	f023 0206 	bic.w	r2, r3, #6
 80036b6:	68fb      	ldr	r3, [r7, #12]
 80036b8:	645a      	str	r2, [r3, #68]	@ 0x44
 80036ba:	e002      	b.n	80036c2 <HAL_ADC_Start_DMA+0xea>
    }
    else
    {
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 80036bc:	68fb      	ldr	r3, [r7, #12]
 80036be:	2200      	movs	r2, #0
 80036c0:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* Process unlocked */
    /* Unlock before starting ADC conversions: in case of potential           */
    /* interruption, to let the process to ADC IRQ Handler.                   */
    __HAL_UNLOCK(hadc);
 80036c2:	68fb      	ldr	r3, [r7, #12]
 80036c4:	2200      	movs	r2, #0
 80036c6:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 80036ca:	4b36      	ldr	r3, [pc, #216]	@ (80037a4 <HAL_ADC_Start_DMA+0x1cc>)
 80036cc:	617b      	str	r3, [r7, #20]

    /* Set the DMA transfer complete callback */
    hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 80036ce:	68fb      	ldr	r3, [r7, #12]
 80036d0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80036d2:	4a35      	ldr	r2, [pc, #212]	@ (80037a8 <HAL_ADC_Start_DMA+0x1d0>)
 80036d4:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Set the DMA half transfer complete callback */
    hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 80036d6:	68fb      	ldr	r3, [r7, #12]
 80036d8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80036da:	4a34      	ldr	r2, [pc, #208]	@ (80037ac <HAL_ADC_Start_DMA+0x1d4>)
 80036dc:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Set the DMA error callback */
    hadc->DMA_Handle->XferErrorCallback = ADC_DMAError;
 80036de:	68fb      	ldr	r3, [r7, #12]
 80036e0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80036e2:	4a33      	ldr	r2, [pc, #204]	@ (80037b0 <HAL_ADC_Start_DMA+0x1d8>)
 80036e4:	64da      	str	r2, [r3, #76]	@ 0x4c
    /* Manage ADC and DMA start: ADC overrun interruption, DMA start, ADC     */
    /* start (in case of SW start):                                           */

    /* Clear regular group conversion flag and overrun flag */
    /* (To ensure of no unknown state from potential previous ADC operations) */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC | ADC_FLAG_OVR);
 80036e6:	68fb      	ldr	r3, [r7, #12]
 80036e8:	681b      	ldr	r3, [r3, #0]
 80036ea:	f06f 0222 	mvn.w	r2, #34	@ 0x22
 80036ee:	601a      	str	r2, [r3, #0]

    /* Enable ADC overrun interrupt */
    __HAL_ADC_ENABLE_IT(hadc, ADC_IT_OVR);
 80036f0:	68fb      	ldr	r3, [r7, #12]
 80036f2:	681b      	ldr	r3, [r3, #0]
 80036f4:	685a      	ldr	r2, [r3, #4]
 80036f6:	68fb      	ldr	r3, [r7, #12]
 80036f8:	681b      	ldr	r3, [r3, #0]
 80036fa:	f042 6280 	orr.w	r2, r2, #67108864	@ 0x4000000
 80036fe:	605a      	str	r2, [r3, #4]

    /* Enable ADC DMA mode */
    hadc->Instance->CR2 |= ADC_CR2_DMA;
 8003700:	68fb      	ldr	r3, [r7, #12]
 8003702:	681b      	ldr	r3, [r3, #0]
 8003704:	689a      	ldr	r2, [r3, #8]
 8003706:	68fb      	ldr	r3, [r7, #12]
 8003708:	681b      	ldr	r3, [r3, #0]
 800370a:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 800370e:	609a      	str	r2, [r3, #8]

    /* Start the DMA channel */
    HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 8003710:	68fb      	ldr	r3, [r7, #12]
 8003712:	6b98      	ldr	r0, [r3, #56]	@ 0x38
 8003714:	68fb      	ldr	r3, [r7, #12]
 8003716:	681b      	ldr	r3, [r3, #0]
 8003718:	334c      	adds	r3, #76	@ 0x4c
 800371a:	4619      	mov	r1, r3
 800371c:	68ba      	ldr	r2, [r7, #8]
 800371e:	687b      	ldr	r3, [r7, #4]
 8003720:	f000 fcce 	bl	80040c0 <HAL_DMA_Start_IT>

    /* Check if Multimode enabled */
    if (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_MULTI))
 8003724:	697b      	ldr	r3, [r7, #20]
 8003726:	685b      	ldr	r3, [r3, #4]
 8003728:	f003 031f 	and.w	r3, r3, #31
 800372c:	2b00      	cmp	r3, #0
 800372e:	d10f      	bne.n	8003750 <HAL_ADC_Start_DMA+0x178>
      if ((hadc->Instance == ADC1) || ((hadc->Instance == ADC2) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_0)) \
          || ((hadc->Instance == ADC3) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_4)))
      {
#endif /* ADC2 || ADC3 */
        /* if no external trigger present enable software conversion of regular channels */
        if ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET)
 8003730:	68fb      	ldr	r3, [r7, #12]
 8003732:	681b      	ldr	r3, [r3, #0]
 8003734:	689b      	ldr	r3, [r3, #8]
 8003736:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 800373a:	2b00      	cmp	r3, #0
 800373c:	d129      	bne.n	8003792 <HAL_ADC_Start_DMA+0x1ba>
        {
          /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 800373e:	68fb      	ldr	r3, [r7, #12]
 8003740:	681b      	ldr	r3, [r3, #0]
 8003742:	689a      	ldr	r2, [r3, #8]
 8003744:	68fb      	ldr	r3, [r7, #12]
 8003746:	681b      	ldr	r3, [r3, #0]
 8003748:	f042 4280 	orr.w	r2, r2, #1073741824	@ 0x40000000
 800374c:	609a      	str	r2, [r3, #8]
 800374e:	e020      	b.n	8003792 <HAL_ADC_Start_DMA+0x1ba>
#endif /* ADC2 || ADC3 */
    }
    else
    {
      /* if instance of handle correspond to ADC1 and  no external trigger present enable software conversion of regular channels */
      if ((hadc->Instance == ADC1) && ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET))
 8003750:	68fb      	ldr	r3, [r7, #12]
 8003752:	681b      	ldr	r3, [r3, #0]
 8003754:	4a17      	ldr	r2, [pc, #92]	@ (80037b4 <HAL_ADC_Start_DMA+0x1dc>)
 8003756:	4293      	cmp	r3, r2
 8003758:	d11b      	bne.n	8003792 <HAL_ADC_Start_DMA+0x1ba>
 800375a:	68fb      	ldr	r3, [r7, #12]
 800375c:	681b      	ldr	r3, [r3, #0]
 800375e:	689b      	ldr	r3, [r3, #8]
 8003760:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 8003764:	2b00      	cmp	r3, #0
 8003766:	d114      	bne.n	8003792 <HAL_ADC_Start_DMA+0x1ba>
      {
        /* Enable the selected ADC software conversion for regular group */
        hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 8003768:	68fb      	ldr	r3, [r7, #12]
 800376a:	681b      	ldr	r3, [r3, #0]
 800376c:	689a      	ldr	r2, [r3, #8]
 800376e:	68fb      	ldr	r3, [r7, #12]
 8003770:	681b      	ldr	r3, [r3, #0]
 8003772:	f042 4280 	orr.w	r2, r2, #1073741824	@ 0x40000000
 8003776:	609a      	str	r2, [r3, #8]
 8003778:	e00b      	b.n	8003792 <HAL_ADC_Start_DMA+0x1ba>
    }
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800377a:	68fb      	ldr	r3, [r7, #12]
 800377c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800377e:	f043 0210 	orr.w	r2, r3, #16
 8003782:	68fb      	ldr	r3, [r7, #12]
 8003784:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Set ADC error code to ADC IP internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8003786:	68fb      	ldr	r3, [r7, #12]
 8003788:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800378a:	f043 0201 	orr.w	r2, r3, #1
 800378e:	68fb      	ldr	r3, [r7, #12]
 8003790:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Return function status */
  return HAL_OK;
 8003792:	2300      	movs	r3, #0
}
 8003794:	4618      	mov	r0, r3
 8003796:	3718      	adds	r7, #24
 8003798:	46bd      	mov	sp, r7
 800379a:	bd80      	pop	{r7, pc}
 800379c:	20000084 	.word	0x20000084
 80037a0:	431bde83 	.word	0x431bde83
 80037a4:	40012300 	.word	0x40012300
 80037a8:	08003c3d 	.word	0x08003c3d
 80037ac:	08003cf7 	.word	0x08003cf7
 80037b0:	08003d13 	.word	0x08003d13
 80037b4:	40012000 	.word	0x40012000

080037b8 <HAL_ADC_ConvHalfCpltCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_ConvHalfCpltCallback(ADC_HandleTypeDef *hadc)
{
 80037b8:	b480      	push	{r7}
 80037ba:	b083      	sub	sp, #12
 80037bc:	af00      	add	r7, sp, #0
 80037be:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_ConvHalfCpltCallback could be implemented in the user file
   */
}
 80037c0:	bf00      	nop
 80037c2:	370c      	adds	r7, #12
 80037c4:	46bd      	mov	sp, r7
 80037c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80037ca:	4770      	bx	lr

080037cc <HAL_ADC_ErrorCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 80037cc:	b480      	push	{r7}
 80037ce:	b083      	sub	sp, #12
 80037d0:	af00      	add	r7, sp, #0
 80037d2:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_ErrorCallback could be implemented in the user file
   */
}
 80037d4:	bf00      	nop
 80037d6:	370c      	adds	r7, #12
 80037d8:	46bd      	mov	sp, r7
 80037da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80037de:	4770      	bx	lr

080037e0 <HAL_ADC_ConfigChannel>:
*         the configuration information for the specified ADC.
* @param  sConfig ADC configuration structure.
* @retval HAL status
*/
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, ADC_ChannelConfTypeDef *sConfig)
{
 80037e0:	b480      	push	{r7}
 80037e2:	b085      	sub	sp, #20
 80037e4:	af00      	add	r7, sp, #0
 80037e6:	6078      	str	r0, [r7, #4]
 80037e8:	6039      	str	r1, [r7, #0]
  __IO uint32_t counter = 0U;
 80037ea:	2300      	movs	r3, #0
 80037ec:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));

  /* Process locked */
  __HAL_LOCK(hadc);
 80037ee:	687b      	ldr	r3, [r7, #4]
 80037f0:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80037f4:	2b01      	cmp	r3, #1
 80037f6:	d101      	bne.n	80037fc <HAL_ADC_ConfigChannel+0x1c>
 80037f8:	2302      	movs	r3, #2
 80037fa:	e113      	b.n	8003a24 <HAL_ADC_ConfigChannel+0x244>
 80037fc:	687b      	ldr	r3, [r7, #4]
 80037fe:	2201      	movs	r2, #1
 8003800:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* if ADC_Channel_10 ... ADC_Channel_18 is selected */
  if (sConfig->Channel > ADC_CHANNEL_9)
 8003804:	683b      	ldr	r3, [r7, #0]
 8003806:	681b      	ldr	r3, [r3, #0]
 8003808:	2b09      	cmp	r3, #9
 800380a:	d925      	bls.n	8003858 <HAL_ADC_ConfigChannel+0x78>
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 800380c:	687b      	ldr	r3, [r7, #4]
 800380e:	681b      	ldr	r3, [r3, #0]
 8003810:	68d9      	ldr	r1, [r3, #12]
 8003812:	683b      	ldr	r3, [r7, #0]
 8003814:	681b      	ldr	r3, [r3, #0]
 8003816:	b29b      	uxth	r3, r3
 8003818:	461a      	mov	r2, r3
 800381a:	4613      	mov	r3, r2
 800381c:	005b      	lsls	r3, r3, #1
 800381e:	4413      	add	r3, r2
 8003820:	3b1e      	subs	r3, #30
 8003822:	2207      	movs	r2, #7
 8003824:	fa02 f303 	lsl.w	r3, r2, r3
 8003828:	43da      	mvns	r2, r3
 800382a:	687b      	ldr	r3, [r7, #4]
 800382c:	681b      	ldr	r3, [r3, #0]
 800382e:	400a      	ands	r2, r1
 8003830:	60da      	str	r2, [r3, #12]

    /* Set the new sample time */
    hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 8003832:	687b      	ldr	r3, [r7, #4]
 8003834:	681b      	ldr	r3, [r3, #0]
 8003836:	68d9      	ldr	r1, [r3, #12]
 8003838:	683b      	ldr	r3, [r7, #0]
 800383a:	689a      	ldr	r2, [r3, #8]
 800383c:	683b      	ldr	r3, [r7, #0]
 800383e:	681b      	ldr	r3, [r3, #0]
 8003840:	b29b      	uxth	r3, r3
 8003842:	4618      	mov	r0, r3
 8003844:	4603      	mov	r3, r0
 8003846:	005b      	lsls	r3, r3, #1
 8003848:	4403      	add	r3, r0
 800384a:	3b1e      	subs	r3, #30
 800384c:	409a      	lsls	r2, r3
 800384e:	687b      	ldr	r3, [r7, #4]
 8003850:	681b      	ldr	r3, [r3, #0]
 8003852:	430a      	orrs	r2, r1
 8003854:	60da      	str	r2, [r3, #12]
 8003856:	e022      	b.n	800389e <HAL_ADC_ConfigChannel+0xbe>
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 8003858:	687b      	ldr	r3, [r7, #4]
 800385a:	681b      	ldr	r3, [r3, #0]
 800385c:	6919      	ldr	r1, [r3, #16]
 800385e:	683b      	ldr	r3, [r7, #0]
 8003860:	681b      	ldr	r3, [r3, #0]
 8003862:	b29b      	uxth	r3, r3
 8003864:	461a      	mov	r2, r3
 8003866:	4613      	mov	r3, r2
 8003868:	005b      	lsls	r3, r3, #1
 800386a:	4413      	add	r3, r2
 800386c:	2207      	movs	r2, #7
 800386e:	fa02 f303 	lsl.w	r3, r2, r3
 8003872:	43da      	mvns	r2, r3
 8003874:	687b      	ldr	r3, [r7, #4]
 8003876:	681b      	ldr	r3, [r3, #0]
 8003878:	400a      	ands	r2, r1
 800387a:	611a      	str	r2, [r3, #16]

    /* Set the new sample time */
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 800387c:	687b      	ldr	r3, [r7, #4]
 800387e:	681b      	ldr	r3, [r3, #0]
 8003880:	6919      	ldr	r1, [r3, #16]
 8003882:	683b      	ldr	r3, [r7, #0]
 8003884:	689a      	ldr	r2, [r3, #8]
 8003886:	683b      	ldr	r3, [r7, #0]
 8003888:	681b      	ldr	r3, [r3, #0]
 800388a:	b29b      	uxth	r3, r3
 800388c:	4618      	mov	r0, r3
 800388e:	4603      	mov	r3, r0
 8003890:	005b      	lsls	r3, r3, #1
 8003892:	4403      	add	r3, r0
 8003894:	409a      	lsls	r2, r3
 8003896:	687b      	ldr	r3, [r7, #4]
 8003898:	681b      	ldr	r3, [r3, #0]
 800389a:	430a      	orrs	r2, r1
 800389c:	611a      	str	r2, [r3, #16]
  }

  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 800389e:	683b      	ldr	r3, [r7, #0]
 80038a0:	685b      	ldr	r3, [r3, #4]
 80038a2:	2b06      	cmp	r3, #6
 80038a4:	d824      	bhi.n	80038f0 <HAL_ADC_ConfigChannel+0x110>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 80038a6:	687b      	ldr	r3, [r7, #4]
 80038a8:	681b      	ldr	r3, [r3, #0]
 80038aa:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 80038ac:	683b      	ldr	r3, [r7, #0]
 80038ae:	685a      	ldr	r2, [r3, #4]
 80038b0:	4613      	mov	r3, r2
 80038b2:	009b      	lsls	r3, r3, #2
 80038b4:	4413      	add	r3, r2
 80038b6:	3b05      	subs	r3, #5
 80038b8:	221f      	movs	r2, #31
 80038ba:	fa02 f303 	lsl.w	r3, r2, r3
 80038be:	43da      	mvns	r2, r3
 80038c0:	687b      	ldr	r3, [r7, #4]
 80038c2:	681b      	ldr	r3, [r3, #0]
 80038c4:	400a      	ands	r2, r1
 80038c6:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 80038c8:	687b      	ldr	r3, [r7, #4]
 80038ca:	681b      	ldr	r3, [r3, #0]
 80038cc:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 80038ce:	683b      	ldr	r3, [r7, #0]
 80038d0:	681b      	ldr	r3, [r3, #0]
 80038d2:	b29b      	uxth	r3, r3
 80038d4:	4618      	mov	r0, r3
 80038d6:	683b      	ldr	r3, [r7, #0]
 80038d8:	685a      	ldr	r2, [r3, #4]
 80038da:	4613      	mov	r3, r2
 80038dc:	009b      	lsls	r3, r3, #2
 80038de:	4413      	add	r3, r2
 80038e0:	3b05      	subs	r3, #5
 80038e2:	fa00 f203 	lsl.w	r2, r0, r3
 80038e6:	687b      	ldr	r3, [r7, #4]
 80038e8:	681b      	ldr	r3, [r3, #0]
 80038ea:	430a      	orrs	r2, r1
 80038ec:	635a      	str	r2, [r3, #52]	@ 0x34
 80038ee:	e04c      	b.n	800398a <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 80038f0:	683b      	ldr	r3, [r7, #0]
 80038f2:	685b      	ldr	r3, [r3, #4]
 80038f4:	2b0c      	cmp	r3, #12
 80038f6:	d824      	bhi.n	8003942 <HAL_ADC_ConfigChannel+0x162>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 80038f8:	687b      	ldr	r3, [r7, #4]
 80038fa:	681b      	ldr	r3, [r3, #0]
 80038fc:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 80038fe:	683b      	ldr	r3, [r7, #0]
 8003900:	685a      	ldr	r2, [r3, #4]
 8003902:	4613      	mov	r3, r2
 8003904:	009b      	lsls	r3, r3, #2
 8003906:	4413      	add	r3, r2
 8003908:	3b23      	subs	r3, #35	@ 0x23
 800390a:	221f      	movs	r2, #31
 800390c:	fa02 f303 	lsl.w	r3, r2, r3
 8003910:	43da      	mvns	r2, r3
 8003912:	687b      	ldr	r3, [r7, #4]
 8003914:	681b      	ldr	r3, [r3, #0]
 8003916:	400a      	ands	r2, r1
 8003918:	631a      	str	r2, [r3, #48]	@ 0x30

    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 800391a:	687b      	ldr	r3, [r7, #4]
 800391c:	681b      	ldr	r3, [r3, #0]
 800391e:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 8003920:	683b      	ldr	r3, [r7, #0]
 8003922:	681b      	ldr	r3, [r3, #0]
 8003924:	b29b      	uxth	r3, r3
 8003926:	4618      	mov	r0, r3
 8003928:	683b      	ldr	r3, [r7, #0]
 800392a:	685a      	ldr	r2, [r3, #4]
 800392c:	4613      	mov	r3, r2
 800392e:	009b      	lsls	r3, r3, #2
 8003930:	4413      	add	r3, r2
 8003932:	3b23      	subs	r3, #35	@ 0x23
 8003934:	fa00 f203 	lsl.w	r2, r0, r3
 8003938:	687b      	ldr	r3, [r7, #4]
 800393a:	681b      	ldr	r3, [r3, #0]
 800393c:	430a      	orrs	r2, r1
 800393e:	631a      	str	r2, [r3, #48]	@ 0x30
 8003940:	e023      	b.n	800398a <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 13 to 16 */
  else
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 8003942:	687b      	ldr	r3, [r7, #4]
 8003944:	681b      	ldr	r3, [r3, #0]
 8003946:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 8003948:	683b      	ldr	r3, [r7, #0]
 800394a:	685a      	ldr	r2, [r3, #4]
 800394c:	4613      	mov	r3, r2
 800394e:	009b      	lsls	r3, r3, #2
 8003950:	4413      	add	r3, r2
 8003952:	3b41      	subs	r3, #65	@ 0x41
 8003954:	221f      	movs	r2, #31
 8003956:	fa02 f303 	lsl.w	r3, r2, r3
 800395a:	43da      	mvns	r2, r3
 800395c:	687b      	ldr	r3, [r7, #4]
 800395e:	681b      	ldr	r3, [r3, #0]
 8003960:	400a      	ands	r2, r1
 8003962:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 8003964:	687b      	ldr	r3, [r7, #4]
 8003966:	681b      	ldr	r3, [r3, #0]
 8003968:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 800396a:	683b      	ldr	r3, [r7, #0]
 800396c:	681b      	ldr	r3, [r3, #0]
 800396e:	b29b      	uxth	r3, r3
 8003970:	4618      	mov	r0, r3
 8003972:	683b      	ldr	r3, [r7, #0]
 8003974:	685a      	ldr	r2, [r3, #4]
 8003976:	4613      	mov	r3, r2
 8003978:	009b      	lsls	r3, r3, #2
 800397a:	4413      	add	r3, r2
 800397c:	3b41      	subs	r3, #65	@ 0x41
 800397e:	fa00 f203 	lsl.w	r2, r0, r3
 8003982:	687b      	ldr	r3, [r7, #4]
 8003984:	681b      	ldr	r3, [r3, #0]
 8003986:	430a      	orrs	r2, r1
 8003988:	62da      	str	r2, [r3, #44]	@ 0x2c
  }

  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 800398a:	4b29      	ldr	r3, [pc, #164]	@ (8003a30 <HAL_ADC_ConfigChannel+0x250>)
 800398c:	60fb      	str	r3, [r7, #12]

  /* if ADC1 Channel_18 is selected for VBAT Channel ennable VBATE */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 800398e:	687b      	ldr	r3, [r7, #4]
 8003990:	681b      	ldr	r3, [r3, #0]
 8003992:	4a28      	ldr	r2, [pc, #160]	@ (8003a34 <HAL_ADC_ConfigChannel+0x254>)
 8003994:	4293      	cmp	r3, r2
 8003996:	d10f      	bne.n	80039b8 <HAL_ADC_ConfigChannel+0x1d8>
 8003998:	683b      	ldr	r3, [r7, #0]
 800399a:	681b      	ldr	r3, [r3, #0]
 800399c:	2b12      	cmp	r3, #18
 800399e:	d10b      	bne.n	80039b8 <HAL_ADC_ConfigChannel+0x1d8>
  {
    /* Disable the TEMPSENSOR channel in case of using board with multiplixed ADC_CHANNEL_VBAT & ADC_CHANNEL_TEMPSENSOR*/
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_TSVREFE;
 80039a0:	68fb      	ldr	r3, [r7, #12]
 80039a2:	685b      	ldr	r3, [r3, #4]
 80039a4:	f423 0200 	bic.w	r2, r3, #8388608	@ 0x800000
 80039a8:	68fb      	ldr	r3, [r7, #12]
 80039aa:	605a      	str	r2, [r3, #4]
    }
    /* Enable the VBAT channel*/
    tmpADC_Common->CCR |= ADC_CCR_VBATE;
 80039ac:	68fb      	ldr	r3, [r7, #12]
 80039ae:	685b      	ldr	r3, [r3, #4]
 80039b0:	f443 0280 	orr.w	r2, r3, #4194304	@ 0x400000
 80039b4:	68fb      	ldr	r3, [r7, #12]
 80039b6:	605a      	str	r2, [r3, #4]
  }

  /* if ADC1 Channel_16 or Channel_18 is selected for Temperature sensor or
     Channel_17 is selected for VREFINT enable TSVREFE */
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 80039b8:	687b      	ldr	r3, [r7, #4]
 80039ba:	681b      	ldr	r3, [r3, #0]
 80039bc:	4a1d      	ldr	r2, [pc, #116]	@ (8003a34 <HAL_ADC_ConfigChannel+0x254>)
 80039be:	4293      	cmp	r3, r2
 80039c0:	d12b      	bne.n	8003a1a <HAL_ADC_ConfigChannel+0x23a>
 80039c2:	683b      	ldr	r3, [r7, #0]
 80039c4:	681b      	ldr	r3, [r3, #0]
 80039c6:	4a1c      	ldr	r2, [pc, #112]	@ (8003a38 <HAL_ADC_ConfigChannel+0x258>)
 80039c8:	4293      	cmp	r3, r2
 80039ca:	d003      	beq.n	80039d4 <HAL_ADC_ConfigChannel+0x1f4>
 80039cc:	683b      	ldr	r3, [r7, #0]
 80039ce:	681b      	ldr	r3, [r3, #0]
 80039d0:	2b11      	cmp	r3, #17
 80039d2:	d122      	bne.n	8003a1a <HAL_ADC_ConfigChannel+0x23a>
  {
    /* Disable the VBAT channel in case of using board with multiplixed ADC_CHANNEL_VBAT & ADC_CHANNEL_TEMPSENSOR*/
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_VBATE;
 80039d4:	68fb      	ldr	r3, [r7, #12]
 80039d6:	685b      	ldr	r3, [r3, #4]
 80039d8:	f423 0280 	bic.w	r2, r3, #4194304	@ 0x400000
 80039dc:	68fb      	ldr	r3, [r7, #12]
 80039de:	605a      	str	r2, [r3, #4]
    }
    /* Enable the Temperature sensor and VREFINT channel*/
    tmpADC_Common->CCR |= ADC_CCR_TSVREFE;
 80039e0:	68fb      	ldr	r3, [r7, #12]
 80039e2:	685b      	ldr	r3, [r3, #4]
 80039e4:	f443 0200 	orr.w	r2, r3, #8388608	@ 0x800000
 80039e8:	68fb      	ldr	r3, [r7, #12]
 80039ea:	605a      	str	r2, [r3, #4]

    if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 80039ec:	683b      	ldr	r3, [r7, #0]
 80039ee:	681b      	ldr	r3, [r3, #0]
 80039f0:	4a11      	ldr	r2, [pc, #68]	@ (8003a38 <HAL_ADC_ConfigChannel+0x258>)
 80039f2:	4293      	cmp	r3, r2
 80039f4:	d111      	bne.n	8003a1a <HAL_ADC_ConfigChannel+0x23a>
    {
      /* Delay for temperature sensor stabilization time */
      /* Compute number of CPU cycles to wait for */
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 80039f6:	4b11      	ldr	r3, [pc, #68]	@ (8003a3c <HAL_ADC_ConfigChannel+0x25c>)
 80039f8:	681b      	ldr	r3, [r3, #0]
 80039fa:	4a11      	ldr	r2, [pc, #68]	@ (8003a40 <HAL_ADC_ConfigChannel+0x260>)
 80039fc:	fba2 2303 	umull	r2, r3, r2, r3
 8003a00:	0c9a      	lsrs	r2, r3, #18
 8003a02:	4613      	mov	r3, r2
 8003a04:	009b      	lsls	r3, r3, #2
 8003a06:	4413      	add	r3, r2
 8003a08:	005b      	lsls	r3, r3, #1
 8003a0a:	60bb      	str	r3, [r7, #8]
      while (counter != 0U)
 8003a0c:	e002      	b.n	8003a14 <HAL_ADC_ConfigChannel+0x234>
      {
        counter--;
 8003a0e:	68bb      	ldr	r3, [r7, #8]
 8003a10:	3b01      	subs	r3, #1
 8003a12:	60bb      	str	r3, [r7, #8]
      while (counter != 0U)
 8003a14:	68bb      	ldr	r3, [r7, #8]
 8003a16:	2b00      	cmp	r3, #0
 8003a18:	d1f9      	bne.n	8003a0e <HAL_ADC_ConfigChannel+0x22e>
      }
    }
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8003a1a:	687b      	ldr	r3, [r7, #4]
 8003a1c:	2200      	movs	r2, #0
 8003a1e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Return function status */
  return HAL_OK;
 8003a22:	2300      	movs	r3, #0
}
 8003a24:	4618      	mov	r0, r3
 8003a26:	3714      	adds	r7, #20
 8003a28:	46bd      	mov	sp, r7
 8003a2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a2e:	4770      	bx	lr
 8003a30:	40012300 	.word	0x40012300
 8003a34:	40012000 	.word	0x40012000
 8003a38:	10000012 	.word	0x10000012
 8003a3c:	20000084 	.word	0x20000084
 8003a40:	431bde83 	.word	0x431bde83

08003a44 <ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
static void ADC_Init(ADC_HandleTypeDef *hadc)
{
 8003a44:	b480      	push	{r7}
 8003a46:	b085      	sub	sp, #20
 8003a48:	af00      	add	r7, sp, #0
 8003a4a:	6078      	str	r0, [r7, #4]

  /* Set ADC parameters */
  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8003a4c:	4b79      	ldr	r3, [pc, #484]	@ (8003c34 <ADC_Init+0x1f0>)
 8003a4e:	60fb      	str	r3, [r7, #12]

  /* Set the ADC clock prescaler */
  tmpADC_Common->CCR &= ~(ADC_CCR_ADCPRE);
 8003a50:	68fb      	ldr	r3, [r7, #12]
 8003a52:	685b      	ldr	r3, [r3, #4]
 8003a54:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 8003a58:	68fb      	ldr	r3, [r7, #12]
 8003a5a:	605a      	str	r2, [r3, #4]
  tmpADC_Common->CCR |=  hadc->Init.ClockPrescaler;
 8003a5c:	68fb      	ldr	r3, [r7, #12]
 8003a5e:	685a      	ldr	r2, [r3, #4]
 8003a60:	687b      	ldr	r3, [r7, #4]
 8003a62:	685b      	ldr	r3, [r3, #4]
 8003a64:	431a      	orrs	r2, r3
 8003a66:	68fb      	ldr	r3, [r7, #12]
 8003a68:	605a      	str	r2, [r3, #4]

  /* Set ADC scan mode */
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 8003a6a:	687b      	ldr	r3, [r7, #4]
 8003a6c:	681b      	ldr	r3, [r3, #0]
 8003a6e:	685a      	ldr	r2, [r3, #4]
 8003a70:	687b      	ldr	r3, [r7, #4]
 8003a72:	681b      	ldr	r3, [r3, #0]
 8003a74:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8003a78:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 8003a7a:	687b      	ldr	r3, [r7, #4]
 8003a7c:	681b      	ldr	r3, [r3, #0]
 8003a7e:	6859      	ldr	r1, [r3, #4]
 8003a80:	687b      	ldr	r3, [r7, #4]
 8003a82:	691b      	ldr	r3, [r3, #16]
 8003a84:	021a      	lsls	r2, r3, #8
 8003a86:	687b      	ldr	r3, [r7, #4]
 8003a88:	681b      	ldr	r3, [r3, #0]
 8003a8a:	430a      	orrs	r2, r1
 8003a8c:	605a      	str	r2, [r3, #4]

  /* Set ADC resolution */
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 8003a8e:	687b      	ldr	r3, [r7, #4]
 8003a90:	681b      	ldr	r3, [r3, #0]
 8003a92:	685a      	ldr	r2, [r3, #4]
 8003a94:	687b      	ldr	r3, [r7, #4]
 8003a96:	681b      	ldr	r3, [r3, #0]
 8003a98:	f022 7240 	bic.w	r2, r2, #50331648	@ 0x3000000
 8003a9c:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 8003a9e:	687b      	ldr	r3, [r7, #4]
 8003aa0:	681b      	ldr	r3, [r3, #0]
 8003aa2:	6859      	ldr	r1, [r3, #4]
 8003aa4:	687b      	ldr	r3, [r7, #4]
 8003aa6:	689a      	ldr	r2, [r3, #8]
 8003aa8:	687b      	ldr	r3, [r7, #4]
 8003aaa:	681b      	ldr	r3, [r3, #0]
 8003aac:	430a      	orrs	r2, r1
 8003aae:	605a      	str	r2, [r3, #4]

  /* Set ADC data alignment */
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 8003ab0:	687b      	ldr	r3, [r7, #4]
 8003ab2:	681b      	ldr	r3, [r3, #0]
 8003ab4:	689a      	ldr	r2, [r3, #8]
 8003ab6:	687b      	ldr	r3, [r7, #4]
 8003ab8:	681b      	ldr	r3, [r3, #0]
 8003aba:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8003abe:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 8003ac0:	687b      	ldr	r3, [r7, #4]
 8003ac2:	681b      	ldr	r3, [r3, #0]
 8003ac4:	6899      	ldr	r1, [r3, #8]
 8003ac6:	687b      	ldr	r3, [r7, #4]
 8003ac8:	68da      	ldr	r2, [r3, #12]
 8003aca:	687b      	ldr	r3, [r7, #4]
 8003acc:	681b      	ldr	r3, [r3, #0]
 8003ace:	430a      	orrs	r2, r1
 8003ad0:	609a      	str	r2, [r3, #8]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8003ad2:	687b      	ldr	r3, [r7, #4]
 8003ad4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003ad6:	4a58      	ldr	r2, [pc, #352]	@ (8003c38 <ADC_Init+0x1f4>)
 8003ad8:	4293      	cmp	r3, r2
 8003ada:	d022      	beq.n	8003b22 <ADC_Init+0xde>
  {
    /* Select external trigger to start conversion */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8003adc:	687b      	ldr	r3, [r7, #4]
 8003ade:	681b      	ldr	r3, [r3, #0]
 8003ae0:	689a      	ldr	r2, [r3, #8]
 8003ae2:	687b      	ldr	r3, [r7, #4]
 8003ae4:	681b      	ldr	r3, [r3, #0]
 8003ae6:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 8003aea:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
 8003aec:	687b      	ldr	r3, [r7, #4]
 8003aee:	681b      	ldr	r3, [r3, #0]
 8003af0:	6899      	ldr	r1, [r3, #8]
 8003af2:	687b      	ldr	r3, [r7, #4]
 8003af4:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8003af6:	687b      	ldr	r3, [r7, #4]
 8003af8:	681b      	ldr	r3, [r3, #0]
 8003afa:	430a      	orrs	r2, r1
 8003afc:	609a      	str	r2, [r3, #8]

    /* Select external trigger polarity */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8003afe:	687b      	ldr	r3, [r7, #4]
 8003b00:	681b      	ldr	r3, [r3, #0]
 8003b02:	689a      	ldr	r2, [r3, #8]
 8003b04:	687b      	ldr	r3, [r7, #4]
 8003b06:	681b      	ldr	r3, [r3, #0]
 8003b08:	f022 5240 	bic.w	r2, r2, #805306368	@ 0x30000000
 8003b0c:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 8003b0e:	687b      	ldr	r3, [r7, #4]
 8003b10:	681b      	ldr	r3, [r3, #0]
 8003b12:	6899      	ldr	r1, [r3, #8]
 8003b14:	687b      	ldr	r3, [r7, #4]
 8003b16:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8003b18:	687b      	ldr	r3, [r7, #4]
 8003b1a:	681b      	ldr	r3, [r3, #0]
 8003b1c:	430a      	orrs	r2, r1
 8003b1e:	609a      	str	r2, [r3, #8]
 8003b20:	e00f      	b.n	8003b42 <ADC_Init+0xfe>
  }
  else
  {
    /* Reset the external trigger */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8003b22:	687b      	ldr	r3, [r7, #4]
 8003b24:	681b      	ldr	r3, [r3, #0]
 8003b26:	689a      	ldr	r2, [r3, #8]
 8003b28:	687b      	ldr	r3, [r7, #4]
 8003b2a:	681b      	ldr	r3, [r3, #0]
 8003b2c:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 8003b30:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8003b32:	687b      	ldr	r3, [r7, #4]
 8003b34:	681b      	ldr	r3, [r3, #0]
 8003b36:	689a      	ldr	r2, [r3, #8]
 8003b38:	687b      	ldr	r3, [r7, #4]
 8003b3a:	681b      	ldr	r3, [r3, #0]
 8003b3c:	f022 5240 	bic.w	r2, r2, #805306368	@ 0x30000000
 8003b40:	609a      	str	r2, [r3, #8]
  }

  /* Enable or disable ADC continuous conversion mode */
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 8003b42:	687b      	ldr	r3, [r7, #4]
 8003b44:	681b      	ldr	r3, [r3, #0]
 8003b46:	689a      	ldr	r2, [r3, #8]
 8003b48:	687b      	ldr	r3, [r7, #4]
 8003b4a:	681b      	ldr	r3, [r3, #0]
 8003b4c:	f022 0202 	bic.w	r2, r2, #2
 8003b50:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode);
 8003b52:	687b      	ldr	r3, [r7, #4]
 8003b54:	681b      	ldr	r3, [r3, #0]
 8003b56:	6899      	ldr	r1, [r3, #8]
 8003b58:	687b      	ldr	r3, [r7, #4]
 8003b5a:	7e1b      	ldrb	r3, [r3, #24]
 8003b5c:	005a      	lsls	r2, r3, #1
 8003b5e:	687b      	ldr	r3, [r7, #4]
 8003b60:	681b      	ldr	r3, [r3, #0]
 8003b62:	430a      	orrs	r2, r1
 8003b64:	609a      	str	r2, [r3, #8]

  if (hadc->Init.DiscontinuousConvMode != DISABLE)
 8003b66:	687b      	ldr	r3, [r7, #4]
 8003b68:	f893 3020 	ldrb.w	r3, [r3, #32]
 8003b6c:	2b00      	cmp	r3, #0
 8003b6e:	d01b      	beq.n	8003ba8 <ADC_Init+0x164>
  {
    assert_param(IS_ADC_REGULAR_DISC_NUMBER(hadc->Init.NbrOfDiscConversion));

    /* Enable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 8003b70:	687b      	ldr	r3, [r7, #4]
 8003b72:	681b      	ldr	r3, [r3, #0]
 8003b74:	685a      	ldr	r2, [r3, #4]
 8003b76:	687b      	ldr	r3, [r7, #4]
 8003b78:	681b      	ldr	r3, [r3, #0]
 8003b7a:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8003b7e:	605a      	str	r2, [r3, #4]

    /* Set the number of channels to be converted in discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
 8003b80:	687b      	ldr	r3, [r7, #4]
 8003b82:	681b      	ldr	r3, [r3, #0]
 8003b84:	685a      	ldr	r2, [r3, #4]
 8003b86:	687b      	ldr	r3, [r7, #4]
 8003b88:	681b      	ldr	r3, [r3, #0]
 8003b8a:	f422 4260 	bic.w	r2, r2, #57344	@ 0xe000
 8003b8e:	605a      	str	r2, [r3, #4]
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 8003b90:	687b      	ldr	r3, [r7, #4]
 8003b92:	681b      	ldr	r3, [r3, #0]
 8003b94:	6859      	ldr	r1, [r3, #4]
 8003b96:	687b      	ldr	r3, [r7, #4]
 8003b98:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003b9a:	3b01      	subs	r3, #1
 8003b9c:	035a      	lsls	r2, r3, #13
 8003b9e:	687b      	ldr	r3, [r7, #4]
 8003ba0:	681b      	ldr	r3, [r3, #0]
 8003ba2:	430a      	orrs	r2, r1
 8003ba4:	605a      	str	r2, [r3, #4]
 8003ba6:	e007      	b.n	8003bb8 <ADC_Init+0x174>
  }
  else
  {
    /* Disable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 8003ba8:	687b      	ldr	r3, [r7, #4]
 8003baa:	681b      	ldr	r3, [r3, #0]
 8003bac:	685a      	ldr	r2, [r3, #4]
 8003bae:	687b      	ldr	r3, [r7, #4]
 8003bb0:	681b      	ldr	r3, [r3, #0]
 8003bb2:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8003bb6:	605a      	str	r2, [r3, #4]
  }

  /* Set ADC number of conversion */
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 8003bb8:	687b      	ldr	r3, [r7, #4]
 8003bba:	681b      	ldr	r3, [r3, #0]
 8003bbc:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8003bbe:	687b      	ldr	r3, [r7, #4]
 8003bc0:	681b      	ldr	r3, [r3, #0]
 8003bc2:	f422 0270 	bic.w	r2, r2, #15728640	@ 0xf00000
 8003bc6:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 8003bc8:	687b      	ldr	r3, [r7, #4]
 8003bca:	681b      	ldr	r3, [r3, #0]
 8003bcc:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 8003bce:	687b      	ldr	r3, [r7, #4]
 8003bd0:	69db      	ldr	r3, [r3, #28]
 8003bd2:	3b01      	subs	r3, #1
 8003bd4:	051a      	lsls	r2, r3, #20
 8003bd6:	687b      	ldr	r3, [r7, #4]
 8003bd8:	681b      	ldr	r3, [r3, #0]
 8003bda:	430a      	orrs	r2, r1
 8003bdc:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Enable or disable ADC DMA continuous request */
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 8003bde:	687b      	ldr	r3, [r7, #4]
 8003be0:	681b      	ldr	r3, [r3, #0]
 8003be2:	689a      	ldr	r2, [r3, #8]
 8003be4:	687b      	ldr	r3, [r7, #4]
 8003be6:	681b      	ldr	r3, [r3, #0]
 8003be8:	f422 7200 	bic.w	r2, r2, #512	@ 0x200
 8003bec:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq((uint32_t)hadc->Init.DMAContinuousRequests);
 8003bee:	687b      	ldr	r3, [r7, #4]
 8003bf0:	681b      	ldr	r3, [r3, #0]
 8003bf2:	6899      	ldr	r1, [r3, #8]
 8003bf4:	687b      	ldr	r3, [r7, #4]
 8003bf6:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 8003bfa:	025a      	lsls	r2, r3, #9
 8003bfc:	687b      	ldr	r3, [r7, #4]
 8003bfe:	681b      	ldr	r3, [r3, #0]
 8003c00:	430a      	orrs	r2, r1
 8003c02:	609a      	str	r2, [r3, #8]

  /* Enable or disable ADC end of conversion selection */
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 8003c04:	687b      	ldr	r3, [r7, #4]
 8003c06:	681b      	ldr	r3, [r3, #0]
 8003c08:	689a      	ldr	r2, [r3, #8]
 8003c0a:	687b      	ldr	r3, [r7, #4]
 8003c0c:	681b      	ldr	r3, [r3, #0]
 8003c0e:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8003c12:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 8003c14:	687b      	ldr	r3, [r7, #4]
 8003c16:	681b      	ldr	r3, [r3, #0]
 8003c18:	6899      	ldr	r1, [r3, #8]
 8003c1a:	687b      	ldr	r3, [r7, #4]
 8003c1c:	695b      	ldr	r3, [r3, #20]
 8003c1e:	029a      	lsls	r2, r3, #10
 8003c20:	687b      	ldr	r3, [r7, #4]
 8003c22:	681b      	ldr	r3, [r3, #0]
 8003c24:	430a      	orrs	r2, r1
 8003c26:	609a      	str	r2, [r3, #8]
}
 8003c28:	bf00      	nop
 8003c2a:	3714      	adds	r7, #20
 8003c2c:	46bd      	mov	sp, r7
 8003c2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c32:	4770      	bx	lr
 8003c34:	40012300 	.word	0x40012300
 8003c38:	0f000001 	.word	0x0f000001

08003c3c <ADC_DMAConvCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAConvCplt(DMA_HandleTypeDef *hdma)
{
 8003c3c:	b580      	push	{r7, lr}
 8003c3e:	b084      	sub	sp, #16
 8003c40:	af00      	add	r7, sp, #0
 8003c42:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8003c44:	687b      	ldr	r3, [r7, #4]
 8003c46:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003c48:	60fb      	str	r3, [r7, #12]

  /* Update state machine on conversion status if not in error state */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA))
 8003c4a:	68fb      	ldr	r3, [r7, #12]
 8003c4c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003c4e:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 8003c52:	2b00      	cmp	r3, #0
 8003c54:	d13c      	bne.n	8003cd0 <ADC_DMAConvCplt+0x94>
  {
    /* Update ADC state machine */
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8003c56:	68fb      	ldr	r3, [r7, #12]
 8003c58:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003c5a:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 8003c5e:	68fb      	ldr	r3, [r7, #12]
 8003c60:	641a      	str	r2, [r3, #64]	@ 0x40
    /* by external trigger, continuous mode or scan sequence on going.      */
    /* Note: On STM32F4, there is no independent flag of end of sequence.   */
    /*       The test of scan sequence on going is done either with scan    */
    /*       sequence disabled or with end of conversion flag set to        */
    /*       of end of sequence.                                            */
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8003c62:	68fb      	ldr	r3, [r7, #12]
 8003c64:	681b      	ldr	r3, [r3, #0]
 8003c66:	689b      	ldr	r3, [r3, #8]
 8003c68:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 8003c6c:	2b00      	cmp	r3, #0
 8003c6e:	d12b      	bne.n	8003cc8 <ADC_DMAConvCplt+0x8c>
        (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8003c70:	68fb      	ldr	r3, [r7, #12]
 8003c72:	7e1b      	ldrb	r3, [r3, #24]
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8003c74:	2b00      	cmp	r3, #0
 8003c76:	d127      	bne.n	8003cc8 <ADC_DMAConvCplt+0x8c>
        (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) ||
 8003c78:	68fb      	ldr	r3, [r7, #12]
 8003c7a:	681b      	ldr	r3, [r3, #0]
 8003c7c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003c7e:	f403 0370 	and.w	r3, r3, #15728640	@ 0xf00000
        (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8003c82:	2b00      	cmp	r3, #0
 8003c84:	d006      	beq.n	8003c94 <ADC_DMAConvCplt+0x58>
         HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)))
 8003c86:	68fb      	ldr	r3, [r7, #12]
 8003c88:	681b      	ldr	r3, [r3, #0]
 8003c8a:	689b      	ldr	r3, [r3, #8]
 8003c8c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
        (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) ||
 8003c90:	2b00      	cmp	r3, #0
 8003c92:	d119      	bne.n	8003cc8 <ADC_DMAConvCplt+0x8c>
    {
      /* Disable ADC end of single conversion interrupt on group regular */
      /* Note: Overrun interrupt was enabled with EOC interrupt in          */
      /* HAL_ADC_Start_IT(), but is not disabled here because can be used   */
      /* by overrun IRQ process below.                                      */
      __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC);
 8003c94:	68fb      	ldr	r3, [r7, #12]
 8003c96:	681b      	ldr	r3, [r3, #0]
 8003c98:	685a      	ldr	r2, [r3, #4]
 8003c9a:	68fb      	ldr	r3, [r7, #12]
 8003c9c:	681b      	ldr	r3, [r3, #0]
 8003c9e:	f022 0220 	bic.w	r2, r2, #32
 8003ca2:	605a      	str	r2, [r3, #4]

      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 8003ca4:	68fb      	ldr	r3, [r7, #12]
 8003ca6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003ca8:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8003cac:	68fb      	ldr	r3, [r7, #12]
 8003cae:	641a      	str	r2, [r3, #64]	@ 0x40

      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8003cb0:	68fb      	ldr	r3, [r7, #12]
 8003cb2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003cb4:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8003cb8:	2b00      	cmp	r3, #0
 8003cba:	d105      	bne.n	8003cc8 <ADC_DMAConvCplt+0x8c>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8003cbc:	68fb      	ldr	r3, [r7, #12]
 8003cbe:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003cc0:	f043 0201 	orr.w	r2, r3, #1
 8003cc4:	68fb      	ldr	r3, [r7, #12]
 8003cc6:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 8003cc8:	68f8      	ldr	r0, [r7, #12]
 8003cca:	f7fe fad7 	bl	800227c <HAL_ADC_ConvCpltCallback>
    {
      /* Call DMA error callback */
      hadc->DMA_Handle->XferErrorCallback(hdma);
    }
  }
}
 8003cce:	e00e      	b.n	8003cee <ADC_DMAConvCplt+0xb2>
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) != 0UL)
 8003cd0:	68fb      	ldr	r3, [r7, #12]
 8003cd2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003cd4:	f003 0310 	and.w	r3, r3, #16
 8003cd8:	2b00      	cmp	r3, #0
 8003cda:	d003      	beq.n	8003ce4 <ADC_DMAConvCplt+0xa8>
      HAL_ADC_ErrorCallback(hadc);
 8003cdc:	68f8      	ldr	r0, [r7, #12]
 8003cde:	f7ff fd75 	bl	80037cc <HAL_ADC_ErrorCallback>
}
 8003ce2:	e004      	b.n	8003cee <ADC_DMAConvCplt+0xb2>
      hadc->DMA_Handle->XferErrorCallback(hdma);
 8003ce4:	68fb      	ldr	r3, [r7, #12]
 8003ce6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003ce8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003cea:	6878      	ldr	r0, [r7, #4]
 8003cec:	4798      	blx	r3
}
 8003cee:	bf00      	nop
 8003cf0:	3710      	adds	r7, #16
 8003cf2:	46bd      	mov	sp, r7
 8003cf4:	bd80      	pop	{r7, pc}

08003cf6 <ADC_DMAHalfConvCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAHalfConvCplt(DMA_HandleTypeDef *hdma)
{
 8003cf6:	b580      	push	{r7, lr}
 8003cf8:	b084      	sub	sp, #16
 8003cfa:	af00      	add	r7, sp, #0
 8003cfc:	6078      	str	r0, [r7, #4]
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8003cfe:	687b      	ldr	r3, [r7, #4]
 8003d00:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003d02:	60fb      	str	r3, [r7, #12]
  /* Half conversion callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ConvHalfCpltCallback(hadc);
#else
  HAL_ADC_ConvHalfCpltCallback(hadc);
 8003d04:	68f8      	ldr	r0, [r7, #12]
 8003d06:	f7ff fd57 	bl	80037b8 <HAL_ADC_ConvHalfCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8003d0a:	bf00      	nop
 8003d0c:	3710      	adds	r7, #16
 8003d0e:	46bd      	mov	sp, r7
 8003d10:	bd80      	pop	{r7, pc}

08003d12 <ADC_DMAError>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAError(DMA_HandleTypeDef *hdma)
{
 8003d12:	b580      	push	{r7, lr}
 8003d14:	b084      	sub	sp, #16
 8003d16:	af00      	add	r7, sp, #0
 8003d18:	6078      	str	r0, [r7, #4]
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8003d1a:	687b      	ldr	r3, [r7, #4]
 8003d1c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003d1e:	60fb      	str	r3, [r7, #12]
  hadc->State = HAL_ADC_STATE_ERROR_DMA;
 8003d20:	68fb      	ldr	r3, [r7, #12]
 8003d22:	2240      	movs	r2, #64	@ 0x40
 8003d24:	641a      	str	r2, [r3, #64]	@ 0x40
  /* Set ADC error code to DMA error */
  hadc->ErrorCode |= HAL_ADC_ERROR_DMA;
 8003d26:	68fb      	ldr	r3, [r7, #12]
 8003d28:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003d2a:	f043 0204 	orr.w	r2, r3, #4
 8003d2e:	68fb      	ldr	r3, [r7, #12]
 8003d30:	645a      	str	r2, [r3, #68]	@ 0x44
  /* Error callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ErrorCallback(hadc);
#else
  HAL_ADC_ErrorCallback(hadc);
 8003d32:	68f8      	ldr	r0, [r7, #12]
 8003d34:	f7ff fd4a 	bl	80037cc <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8003d38:	bf00      	nop
 8003d3a:	3710      	adds	r7, #16
 8003d3c:	46bd      	mov	sp, r7
 8003d3e:	bd80      	pop	{r7, pc}

08003d40 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003d40:	b480      	push	{r7}
 8003d42:	b085      	sub	sp, #20
 8003d44:	af00      	add	r7, sp, #0
 8003d46:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8003d48:	687b      	ldr	r3, [r7, #4]
 8003d4a:	f003 0307 	and.w	r3, r3, #7
 8003d4e:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8003d50:	4b0c      	ldr	r3, [pc, #48]	@ (8003d84 <__NVIC_SetPriorityGrouping+0x44>)
 8003d52:	68db      	ldr	r3, [r3, #12]
 8003d54:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8003d56:	68ba      	ldr	r2, [r7, #8]
 8003d58:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8003d5c:	4013      	ands	r3, r2
 8003d5e:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8003d60:	68fb      	ldr	r3, [r7, #12]
 8003d62:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8003d64:	68bb      	ldr	r3, [r7, #8]
 8003d66:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8003d68:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8003d6c:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8003d70:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8003d72:	4a04      	ldr	r2, [pc, #16]	@ (8003d84 <__NVIC_SetPriorityGrouping+0x44>)
 8003d74:	68bb      	ldr	r3, [r7, #8]
 8003d76:	60d3      	str	r3, [r2, #12]
}
 8003d78:	bf00      	nop
 8003d7a:	3714      	adds	r7, #20
 8003d7c:	46bd      	mov	sp, r7
 8003d7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d82:	4770      	bx	lr
 8003d84:	e000ed00 	.word	0xe000ed00

08003d88 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8003d88:	b480      	push	{r7}
 8003d8a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8003d8c:	4b04      	ldr	r3, [pc, #16]	@ (8003da0 <__NVIC_GetPriorityGrouping+0x18>)
 8003d8e:	68db      	ldr	r3, [r3, #12]
 8003d90:	0a1b      	lsrs	r3, r3, #8
 8003d92:	f003 0307 	and.w	r3, r3, #7
}
 8003d96:	4618      	mov	r0, r3
 8003d98:	46bd      	mov	sp, r7
 8003d9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d9e:	4770      	bx	lr
 8003da0:	e000ed00 	.word	0xe000ed00

08003da4 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003da4:	b480      	push	{r7}
 8003da6:	b083      	sub	sp, #12
 8003da8:	af00      	add	r7, sp, #0
 8003daa:	4603      	mov	r3, r0
 8003dac:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003dae:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003db2:	2b00      	cmp	r3, #0
 8003db4:	db0b      	blt.n	8003dce <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8003db6:	79fb      	ldrb	r3, [r7, #7]
 8003db8:	f003 021f 	and.w	r2, r3, #31
 8003dbc:	4907      	ldr	r1, [pc, #28]	@ (8003ddc <__NVIC_EnableIRQ+0x38>)
 8003dbe:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003dc2:	095b      	lsrs	r3, r3, #5
 8003dc4:	2001      	movs	r0, #1
 8003dc6:	fa00 f202 	lsl.w	r2, r0, r2
 8003dca:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8003dce:	bf00      	nop
 8003dd0:	370c      	adds	r7, #12
 8003dd2:	46bd      	mov	sp, r7
 8003dd4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003dd8:	4770      	bx	lr
 8003dda:	bf00      	nop
 8003ddc:	e000e100 	.word	0xe000e100

08003de0 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8003de0:	b480      	push	{r7}
 8003de2:	b083      	sub	sp, #12
 8003de4:	af00      	add	r7, sp, #0
 8003de6:	4603      	mov	r3, r0
 8003de8:	6039      	str	r1, [r7, #0]
 8003dea:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003dec:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003df0:	2b00      	cmp	r3, #0
 8003df2:	db0a      	blt.n	8003e0a <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003df4:	683b      	ldr	r3, [r7, #0]
 8003df6:	b2da      	uxtb	r2, r3
 8003df8:	490c      	ldr	r1, [pc, #48]	@ (8003e2c <__NVIC_SetPriority+0x4c>)
 8003dfa:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003dfe:	0112      	lsls	r2, r2, #4
 8003e00:	b2d2      	uxtb	r2, r2
 8003e02:	440b      	add	r3, r1
 8003e04:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8003e08:	e00a      	b.n	8003e20 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003e0a:	683b      	ldr	r3, [r7, #0]
 8003e0c:	b2da      	uxtb	r2, r3
 8003e0e:	4908      	ldr	r1, [pc, #32]	@ (8003e30 <__NVIC_SetPriority+0x50>)
 8003e10:	79fb      	ldrb	r3, [r7, #7]
 8003e12:	f003 030f 	and.w	r3, r3, #15
 8003e16:	3b04      	subs	r3, #4
 8003e18:	0112      	lsls	r2, r2, #4
 8003e1a:	b2d2      	uxtb	r2, r2
 8003e1c:	440b      	add	r3, r1
 8003e1e:	761a      	strb	r2, [r3, #24]
}
 8003e20:	bf00      	nop
 8003e22:	370c      	adds	r7, #12
 8003e24:	46bd      	mov	sp, r7
 8003e26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e2a:	4770      	bx	lr
 8003e2c:	e000e100 	.word	0xe000e100
 8003e30:	e000ed00 	.word	0xe000ed00

08003e34 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8003e34:	b480      	push	{r7}
 8003e36:	b089      	sub	sp, #36	@ 0x24
 8003e38:	af00      	add	r7, sp, #0
 8003e3a:	60f8      	str	r0, [r7, #12]
 8003e3c:	60b9      	str	r1, [r7, #8]
 8003e3e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8003e40:	68fb      	ldr	r3, [r7, #12]
 8003e42:	f003 0307 	and.w	r3, r3, #7
 8003e46:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8003e48:	69fb      	ldr	r3, [r7, #28]
 8003e4a:	f1c3 0307 	rsb	r3, r3, #7
 8003e4e:	2b04      	cmp	r3, #4
 8003e50:	bf28      	it	cs
 8003e52:	2304      	movcs	r3, #4
 8003e54:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8003e56:	69fb      	ldr	r3, [r7, #28]
 8003e58:	3304      	adds	r3, #4
 8003e5a:	2b06      	cmp	r3, #6
 8003e5c:	d902      	bls.n	8003e64 <NVIC_EncodePriority+0x30>
 8003e5e:	69fb      	ldr	r3, [r7, #28]
 8003e60:	3b03      	subs	r3, #3
 8003e62:	e000      	b.n	8003e66 <NVIC_EncodePriority+0x32>
 8003e64:	2300      	movs	r3, #0
 8003e66:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003e68:	f04f 32ff 	mov.w	r2, #4294967295
 8003e6c:	69bb      	ldr	r3, [r7, #24]
 8003e6e:	fa02 f303 	lsl.w	r3, r2, r3
 8003e72:	43da      	mvns	r2, r3
 8003e74:	68bb      	ldr	r3, [r7, #8]
 8003e76:	401a      	ands	r2, r3
 8003e78:	697b      	ldr	r3, [r7, #20]
 8003e7a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8003e7c:	f04f 31ff 	mov.w	r1, #4294967295
 8003e80:	697b      	ldr	r3, [r7, #20]
 8003e82:	fa01 f303 	lsl.w	r3, r1, r3
 8003e86:	43d9      	mvns	r1, r3
 8003e88:	687b      	ldr	r3, [r7, #4]
 8003e8a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003e8c:	4313      	orrs	r3, r2
         );
}
 8003e8e:	4618      	mov	r0, r3
 8003e90:	3724      	adds	r7, #36	@ 0x24
 8003e92:	46bd      	mov	sp, r7
 8003e94:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e98:	4770      	bx	lr
	...

08003e9c <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8003e9c:	b580      	push	{r7, lr}
 8003e9e:	b082      	sub	sp, #8
 8003ea0:	af00      	add	r7, sp, #0
 8003ea2:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8003ea4:	687b      	ldr	r3, [r7, #4]
 8003ea6:	3b01      	subs	r3, #1
 8003ea8:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8003eac:	d301      	bcc.n	8003eb2 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8003eae:	2301      	movs	r3, #1
 8003eb0:	e00f      	b.n	8003ed2 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8003eb2:	4a0a      	ldr	r2, [pc, #40]	@ (8003edc <SysTick_Config+0x40>)
 8003eb4:	687b      	ldr	r3, [r7, #4]
 8003eb6:	3b01      	subs	r3, #1
 8003eb8:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8003eba:	210f      	movs	r1, #15
 8003ebc:	f04f 30ff 	mov.w	r0, #4294967295
 8003ec0:	f7ff ff8e 	bl	8003de0 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8003ec4:	4b05      	ldr	r3, [pc, #20]	@ (8003edc <SysTick_Config+0x40>)
 8003ec6:	2200      	movs	r2, #0
 8003ec8:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8003eca:	4b04      	ldr	r3, [pc, #16]	@ (8003edc <SysTick_Config+0x40>)
 8003ecc:	2207      	movs	r2, #7
 8003ece:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8003ed0:	2300      	movs	r3, #0
}
 8003ed2:	4618      	mov	r0, r3
 8003ed4:	3708      	adds	r7, #8
 8003ed6:	46bd      	mov	sp, r7
 8003ed8:	bd80      	pop	{r7, pc}
 8003eda:	bf00      	nop
 8003edc:	e000e010 	.word	0xe000e010

08003ee0 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003ee0:	b580      	push	{r7, lr}
 8003ee2:	b082      	sub	sp, #8
 8003ee4:	af00      	add	r7, sp, #0
 8003ee6:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8003ee8:	6878      	ldr	r0, [r7, #4]
 8003eea:	f7ff ff29 	bl	8003d40 <__NVIC_SetPriorityGrouping>
}
 8003eee:	bf00      	nop
 8003ef0:	3708      	adds	r7, #8
 8003ef2:	46bd      	mov	sp, r7
 8003ef4:	bd80      	pop	{r7, pc}

08003ef6 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8003ef6:	b580      	push	{r7, lr}
 8003ef8:	b086      	sub	sp, #24
 8003efa:	af00      	add	r7, sp, #0
 8003efc:	4603      	mov	r3, r0
 8003efe:	60b9      	str	r1, [r7, #8]
 8003f00:	607a      	str	r2, [r7, #4]
 8003f02:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8003f04:	2300      	movs	r3, #0
 8003f06:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8003f08:	f7ff ff3e 	bl	8003d88 <__NVIC_GetPriorityGrouping>
 8003f0c:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8003f0e:	687a      	ldr	r2, [r7, #4]
 8003f10:	68b9      	ldr	r1, [r7, #8]
 8003f12:	6978      	ldr	r0, [r7, #20]
 8003f14:	f7ff ff8e 	bl	8003e34 <NVIC_EncodePriority>
 8003f18:	4602      	mov	r2, r0
 8003f1a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8003f1e:	4611      	mov	r1, r2
 8003f20:	4618      	mov	r0, r3
 8003f22:	f7ff ff5d 	bl	8003de0 <__NVIC_SetPriority>
}
 8003f26:	bf00      	nop
 8003f28:	3718      	adds	r7, #24
 8003f2a:	46bd      	mov	sp, r7
 8003f2c:	bd80      	pop	{r7, pc}

08003f2e <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003f2e:	b580      	push	{r7, lr}
 8003f30:	b082      	sub	sp, #8
 8003f32:	af00      	add	r7, sp, #0
 8003f34:	4603      	mov	r3, r0
 8003f36:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8003f38:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003f3c:	4618      	mov	r0, r3
 8003f3e:	f7ff ff31 	bl	8003da4 <__NVIC_EnableIRQ>
}
 8003f42:	bf00      	nop
 8003f44:	3708      	adds	r7, #8
 8003f46:	46bd      	mov	sp, r7
 8003f48:	bd80      	pop	{r7, pc}

08003f4a <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8003f4a:	b580      	push	{r7, lr}
 8003f4c:	b082      	sub	sp, #8
 8003f4e:	af00      	add	r7, sp, #0
 8003f50:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8003f52:	6878      	ldr	r0, [r7, #4]
 8003f54:	f7ff ffa2 	bl	8003e9c <SysTick_Config>
 8003f58:	4603      	mov	r3, r0
}
 8003f5a:	4618      	mov	r0, r3
 8003f5c:	3708      	adds	r7, #8
 8003f5e:	46bd      	mov	sp, r7
 8003f60:	bd80      	pop	{r7, pc}
	...

08003f64 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8003f64:	b580      	push	{r7, lr}
 8003f66:	b086      	sub	sp, #24
 8003f68:	af00      	add	r7, sp, #0
 8003f6a:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8003f6c:	2300      	movs	r3, #0
 8003f6e:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 8003f70:	f7ff fabe 	bl	80034f0 <HAL_GetTick>
 8003f74:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 8003f76:	687b      	ldr	r3, [r7, #4]
 8003f78:	2b00      	cmp	r3, #0
 8003f7a:	d101      	bne.n	8003f80 <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 8003f7c:	2301      	movs	r3, #1
 8003f7e:	e099      	b.n	80040b4 <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8003f80:	687b      	ldr	r3, [r7, #4]
 8003f82:	2202      	movs	r2, #2
 8003f84:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 8003f88:	687b      	ldr	r3, [r7, #4]
 8003f8a:	2200      	movs	r2, #0
 8003f8c:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 8003f90:	687b      	ldr	r3, [r7, #4]
 8003f92:	681b      	ldr	r3, [r3, #0]
 8003f94:	681a      	ldr	r2, [r3, #0]
 8003f96:	687b      	ldr	r3, [r7, #4]
 8003f98:	681b      	ldr	r3, [r3, #0]
 8003f9a:	f022 0201 	bic.w	r2, r2, #1
 8003f9e:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8003fa0:	e00f      	b.n	8003fc2 <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8003fa2:	f7ff faa5 	bl	80034f0 <HAL_GetTick>
 8003fa6:	4602      	mov	r2, r0
 8003fa8:	693b      	ldr	r3, [r7, #16]
 8003faa:	1ad3      	subs	r3, r2, r3
 8003fac:	2b05      	cmp	r3, #5
 8003fae:	d908      	bls.n	8003fc2 <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8003fb0:	687b      	ldr	r3, [r7, #4]
 8003fb2:	2220      	movs	r2, #32
 8003fb4:	655a      	str	r2, [r3, #84]	@ 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 8003fb6:	687b      	ldr	r3, [r7, #4]
 8003fb8:	2203      	movs	r2, #3
 8003fba:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
      
      return HAL_TIMEOUT;
 8003fbe:	2303      	movs	r3, #3
 8003fc0:	e078      	b.n	80040b4 <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8003fc2:	687b      	ldr	r3, [r7, #4]
 8003fc4:	681b      	ldr	r3, [r3, #0]
 8003fc6:	681b      	ldr	r3, [r3, #0]
 8003fc8:	f003 0301 	and.w	r3, r3, #1
 8003fcc:	2b00      	cmp	r3, #0
 8003fce:	d1e8      	bne.n	8003fa2 <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 8003fd0:	687b      	ldr	r3, [r7, #4]
 8003fd2:	681b      	ldr	r3, [r3, #0]
 8003fd4:	681b      	ldr	r3, [r3, #0]
 8003fd6:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 8003fd8:	697a      	ldr	r2, [r7, #20]
 8003fda:	4b38      	ldr	r3, [pc, #224]	@ (80040bc <HAL_DMA_Init+0x158>)
 8003fdc:	4013      	ands	r3, r2
 8003fde:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8003fe0:	687b      	ldr	r3, [r7, #4]
 8003fe2:	685a      	ldr	r2, [r3, #4]
 8003fe4:	687b      	ldr	r3, [r7, #4]
 8003fe6:	689b      	ldr	r3, [r3, #8]
 8003fe8:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8003fea:	687b      	ldr	r3, [r7, #4]
 8003fec:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8003fee:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8003ff0:	687b      	ldr	r3, [r7, #4]
 8003ff2:	691b      	ldr	r3, [r3, #16]
 8003ff4:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8003ff6:	687b      	ldr	r3, [r7, #4]
 8003ff8:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8003ffa:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8003ffc:	687b      	ldr	r3, [r7, #4]
 8003ffe:	699b      	ldr	r3, [r3, #24]
 8004000:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8004002:	687b      	ldr	r3, [r7, #4]
 8004004:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8004006:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8004008:	687b      	ldr	r3, [r7, #4]
 800400a:	6a1b      	ldr	r3, [r3, #32]
 800400c:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 800400e:	697a      	ldr	r2, [r7, #20]
 8004010:	4313      	orrs	r3, r2
 8004012:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8004014:	687b      	ldr	r3, [r7, #4]
 8004016:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004018:	2b04      	cmp	r3, #4
 800401a:	d107      	bne.n	800402c <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 800401c:	687b      	ldr	r3, [r7, #4]
 800401e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8004020:	687b      	ldr	r3, [r7, #4]
 8004022:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004024:	4313      	orrs	r3, r2
 8004026:	697a      	ldr	r2, [r7, #20]
 8004028:	4313      	orrs	r3, r2
 800402a:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 800402c:	687b      	ldr	r3, [r7, #4]
 800402e:	681b      	ldr	r3, [r3, #0]
 8004030:	697a      	ldr	r2, [r7, #20]
 8004032:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 8004034:	687b      	ldr	r3, [r7, #4]
 8004036:	681b      	ldr	r3, [r3, #0]
 8004038:	695b      	ldr	r3, [r3, #20]
 800403a:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 800403c:	697b      	ldr	r3, [r7, #20]
 800403e:	f023 0307 	bic.w	r3, r3, #7
 8004042:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 8004044:	687b      	ldr	r3, [r7, #4]
 8004046:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004048:	697a      	ldr	r2, [r7, #20]
 800404a:	4313      	orrs	r3, r2
 800404c:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 800404e:	687b      	ldr	r3, [r7, #4]
 8004050:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004052:	2b04      	cmp	r3, #4
 8004054:	d117      	bne.n	8004086 <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 8004056:	687b      	ldr	r3, [r7, #4]
 8004058:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800405a:	697a      	ldr	r2, [r7, #20]
 800405c:	4313      	orrs	r3, r2
 800405e:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 8004060:	687b      	ldr	r3, [r7, #4]
 8004062:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004064:	2b00      	cmp	r3, #0
 8004066:	d00e      	beq.n	8004086 <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 8004068:	6878      	ldr	r0, [r7, #4]
 800406a:	f000 fb0d 	bl	8004688 <DMA_CheckFifoParam>
 800406e:	4603      	mov	r3, r0
 8004070:	2b00      	cmp	r3, #0
 8004072:	d008      	beq.n	8004086 <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8004074:	687b      	ldr	r3, [r7, #4]
 8004076:	2240      	movs	r2, #64	@ 0x40
 8004078:	655a      	str	r2, [r3, #84]	@ 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 800407a:	687b      	ldr	r3, [r7, #4]
 800407c:	2201      	movs	r2, #1
 800407e:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        
        return HAL_ERROR; 
 8004082:	2301      	movs	r3, #1
 8004084:	e016      	b.n	80040b4 <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 8004086:	687b      	ldr	r3, [r7, #4]
 8004088:	681b      	ldr	r3, [r3, #0]
 800408a:	697a      	ldr	r2, [r7, #20]
 800408c:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 800408e:	6878      	ldr	r0, [r7, #4]
 8004090:	f000 fac4 	bl	800461c <DMA_CalcBaseAndBitshift>
 8004094:	4603      	mov	r3, r0
 8004096:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 8004098:	687b      	ldr	r3, [r7, #4]
 800409a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800409c:	223f      	movs	r2, #63	@ 0x3f
 800409e:	409a      	lsls	r2, r3
 80040a0:	68fb      	ldr	r3, [r7, #12]
 80040a2:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80040a4:	687b      	ldr	r3, [r7, #4]
 80040a6:	2200      	movs	r2, #0
 80040a8:	655a      	str	r2, [r3, #84]	@ 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 80040aa:	687b      	ldr	r3, [r7, #4]
 80040ac:	2201      	movs	r2, #1
 80040ae:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  return HAL_OK;
 80040b2:	2300      	movs	r3, #0
}
 80040b4:	4618      	mov	r0, r3
 80040b6:	3718      	adds	r7, #24
 80040b8:	46bd      	mov	sp, r7
 80040ba:	bd80      	pop	{r7, pc}
 80040bc:	f010803f 	.word	0xf010803f

080040c0 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 80040c0:	b580      	push	{r7, lr}
 80040c2:	b086      	sub	sp, #24
 80040c4:	af00      	add	r7, sp, #0
 80040c6:	60f8      	str	r0, [r7, #12]
 80040c8:	60b9      	str	r1, [r7, #8]
 80040ca:	607a      	str	r2, [r7, #4]
 80040cc:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80040ce:	2300      	movs	r3, #0
 80040d0:	75fb      	strb	r3, [r7, #23]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 80040d2:	68fb      	ldr	r3, [r7, #12]
 80040d4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80040d6:	613b      	str	r3, [r7, #16]
  
  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 
  /* Process locked */
  __HAL_LOCK(hdma);
 80040d8:	68fb      	ldr	r3, [r7, #12]
 80040da:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 80040de:	2b01      	cmp	r3, #1
 80040e0:	d101      	bne.n	80040e6 <HAL_DMA_Start_IT+0x26>
 80040e2:	2302      	movs	r3, #2
 80040e4:	e040      	b.n	8004168 <HAL_DMA_Start_IT+0xa8>
 80040e6:	68fb      	ldr	r3, [r7, #12]
 80040e8:	2201      	movs	r2, #1
 80040ea:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  
  if(HAL_DMA_STATE_READY == hdma->State)
 80040ee:	68fb      	ldr	r3, [r7, #12]
 80040f0:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 80040f4:	b2db      	uxtb	r3, r3
 80040f6:	2b01      	cmp	r3, #1
 80040f8:	d12f      	bne.n	800415a <HAL_DMA_Start_IT+0x9a>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 80040fa:	68fb      	ldr	r3, [r7, #12]
 80040fc:	2202      	movs	r2, #2
 80040fe:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8004102:	68fb      	ldr	r3, [r7, #12]
 8004104:	2200      	movs	r2, #0
 8004106:	655a      	str	r2, [r3, #84]	@ 0x54
    
    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8004108:	683b      	ldr	r3, [r7, #0]
 800410a:	687a      	ldr	r2, [r7, #4]
 800410c:	68b9      	ldr	r1, [r7, #8]
 800410e:	68f8      	ldr	r0, [r7, #12]
 8004110:	f000 fa56 	bl	80045c0 <DMA_SetConfig>
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8004114:	68fb      	ldr	r3, [r7, #12]
 8004116:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004118:	223f      	movs	r2, #63	@ 0x3f
 800411a:	409a      	lsls	r2, r3
 800411c:	693b      	ldr	r3, [r7, #16]
 800411e:	609a      	str	r2, [r3, #8]
    
    /* Enable Common interrupts*/
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 8004120:	68fb      	ldr	r3, [r7, #12]
 8004122:	681b      	ldr	r3, [r3, #0]
 8004124:	681a      	ldr	r2, [r3, #0]
 8004126:	68fb      	ldr	r3, [r7, #12]
 8004128:	681b      	ldr	r3, [r3, #0]
 800412a:	f042 0216 	orr.w	r2, r2, #22
 800412e:	601a      	str	r2, [r3, #0]
    
    if(hdma->XferHalfCpltCallback != NULL)
 8004130:	68fb      	ldr	r3, [r7, #12]
 8004132:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004134:	2b00      	cmp	r3, #0
 8004136:	d007      	beq.n	8004148 <HAL_DMA_Start_IT+0x88>
    {
      hdma->Instance->CR  |= DMA_IT_HT;
 8004138:	68fb      	ldr	r3, [r7, #12]
 800413a:	681b      	ldr	r3, [r3, #0]
 800413c:	681a      	ldr	r2, [r3, #0]
 800413e:	68fb      	ldr	r3, [r7, #12]
 8004140:	681b      	ldr	r3, [r3, #0]
 8004142:	f042 0208 	orr.w	r2, r2, #8
 8004146:	601a      	str	r2, [r3, #0]
    }
    
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8004148:	68fb      	ldr	r3, [r7, #12]
 800414a:	681b      	ldr	r3, [r3, #0]
 800414c:	681a      	ldr	r2, [r3, #0]
 800414e:	68fb      	ldr	r3, [r7, #12]
 8004150:	681b      	ldr	r3, [r3, #0]
 8004152:	f042 0201 	orr.w	r2, r2, #1
 8004156:	601a      	str	r2, [r3, #0]
 8004158:	e005      	b.n	8004166 <HAL_DMA_Start_IT+0xa6>
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hdma);	  
 800415a:	68fb      	ldr	r3, [r7, #12]
 800415c:	2200      	movs	r2, #0
 800415e:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    
    /* Return error status */
    status = HAL_BUSY;
 8004162:	2302      	movs	r3, #2
 8004164:	75fb      	strb	r3, [r7, #23]
  }
  
  return status;
 8004166:	7dfb      	ldrb	r3, [r7, #23]
}
 8004168:	4618      	mov	r0, r3
 800416a:	3718      	adds	r7, #24
 800416c:	46bd      	mov	sp, r7
 800416e:	bd80      	pop	{r7, pc}

08004170 <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8004170:	b580      	push	{r7, lr}
 8004172:	b084      	sub	sp, #16
 8004174:	af00      	add	r7, sp, #0
 8004176:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8004178:	687b      	ldr	r3, [r7, #4]
 800417a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800417c:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 800417e:	f7ff f9b7 	bl	80034f0 <HAL_GetTick>
 8004182:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8004184:	687b      	ldr	r3, [r7, #4]
 8004186:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 800418a:	b2db      	uxtb	r3, r3
 800418c:	2b02      	cmp	r3, #2
 800418e:	d008      	beq.n	80041a2 <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8004190:	687b      	ldr	r3, [r7, #4]
 8004192:	2280      	movs	r2, #128	@ 0x80
 8004194:	655a      	str	r2, [r3, #84]	@ 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8004196:	687b      	ldr	r3, [r7, #4]
 8004198:	2200      	movs	r2, #0
 800419a:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    
    return HAL_ERROR;
 800419e:	2301      	movs	r3, #1
 80041a0:	e052      	b.n	8004248 <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 80041a2:	687b      	ldr	r3, [r7, #4]
 80041a4:	681b      	ldr	r3, [r3, #0]
 80041a6:	681a      	ldr	r2, [r3, #0]
 80041a8:	687b      	ldr	r3, [r7, #4]
 80041aa:	681b      	ldr	r3, [r3, #0]
 80041ac:	f022 0216 	bic.w	r2, r2, #22
 80041b0:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 80041b2:	687b      	ldr	r3, [r7, #4]
 80041b4:	681b      	ldr	r3, [r3, #0]
 80041b6:	695a      	ldr	r2, [r3, #20]
 80041b8:	687b      	ldr	r3, [r7, #4]
 80041ba:	681b      	ldr	r3, [r3, #0]
 80041bc:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 80041c0:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 80041c2:	687b      	ldr	r3, [r7, #4]
 80041c4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80041c6:	2b00      	cmp	r3, #0
 80041c8:	d103      	bne.n	80041d2 <HAL_DMA_Abort+0x62>
 80041ca:	687b      	ldr	r3, [r7, #4]
 80041cc:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80041ce:	2b00      	cmp	r3, #0
 80041d0:	d007      	beq.n	80041e2 <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 80041d2:	687b      	ldr	r3, [r7, #4]
 80041d4:	681b      	ldr	r3, [r3, #0]
 80041d6:	681a      	ldr	r2, [r3, #0]
 80041d8:	687b      	ldr	r3, [r7, #4]
 80041da:	681b      	ldr	r3, [r3, #0]
 80041dc:	f022 0208 	bic.w	r2, r2, #8
 80041e0:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 80041e2:	687b      	ldr	r3, [r7, #4]
 80041e4:	681b      	ldr	r3, [r3, #0]
 80041e6:	681a      	ldr	r2, [r3, #0]
 80041e8:	687b      	ldr	r3, [r7, #4]
 80041ea:	681b      	ldr	r3, [r3, #0]
 80041ec:	f022 0201 	bic.w	r2, r2, #1
 80041f0:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80041f2:	e013      	b.n	800421c <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 80041f4:	f7ff f97c 	bl	80034f0 <HAL_GetTick>
 80041f8:	4602      	mov	r2, r0
 80041fa:	68bb      	ldr	r3, [r7, #8]
 80041fc:	1ad3      	subs	r3, r2, r3
 80041fe:	2b05      	cmp	r3, #5
 8004200:	d90c      	bls.n	800421c <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8004202:	687b      	ldr	r3, [r7, #4]
 8004204:	2220      	movs	r2, #32
 8004206:	655a      	str	r2, [r3, #84]	@ 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 8004208:	687b      	ldr	r3, [r7, #4]
 800420a:	2203      	movs	r2, #3
 800420c:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8004210:	687b      	ldr	r3, [r7, #4]
 8004212:	2200      	movs	r2, #0
 8004214:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        
        return HAL_TIMEOUT;
 8004218:	2303      	movs	r3, #3
 800421a:	e015      	b.n	8004248 <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 800421c:	687b      	ldr	r3, [r7, #4]
 800421e:	681b      	ldr	r3, [r3, #0]
 8004220:	681b      	ldr	r3, [r3, #0]
 8004222:	f003 0301 	and.w	r3, r3, #1
 8004226:	2b00      	cmp	r3, #0
 8004228:	d1e4      	bne.n	80041f4 <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 800422a:	687b      	ldr	r3, [r7, #4]
 800422c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800422e:	223f      	movs	r2, #63	@ 0x3f
 8004230:	409a      	lsls	r2, r3
 8004232:	68fb      	ldr	r3, [r7, #12]
 8004234:	609a      	str	r2, [r3, #8]
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 8004236:	687b      	ldr	r3, [r7, #4]
 8004238:	2201      	movs	r2, #1
 800423a:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800423e:	687b      	ldr	r3, [r7, #4]
 8004240:	2200      	movs	r2, #0
 8004242:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  }
  return HAL_OK;
 8004246:	2300      	movs	r3, #0
}
 8004248:	4618      	mov	r0, r3
 800424a:	3710      	adds	r7, #16
 800424c:	46bd      	mov	sp, r7
 800424e:	bd80      	pop	{r7, pc}

08004250 <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8004250:	b480      	push	{r7}
 8004252:	b083      	sub	sp, #12
 8004254:	af00      	add	r7, sp, #0
 8004256:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8004258:	687b      	ldr	r3, [r7, #4]
 800425a:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 800425e:	b2db      	uxtb	r3, r3
 8004260:	2b02      	cmp	r3, #2
 8004262:	d004      	beq.n	800426e <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8004264:	687b      	ldr	r3, [r7, #4]
 8004266:	2280      	movs	r2, #128	@ 0x80
 8004268:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_ERROR;
 800426a:	2301      	movs	r3, #1
 800426c:	e00c      	b.n	8004288 <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 800426e:	687b      	ldr	r3, [r7, #4]
 8004270:	2205      	movs	r2, #5
 8004272:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8004276:	687b      	ldr	r3, [r7, #4]
 8004278:	681b      	ldr	r3, [r3, #0]
 800427a:	681a      	ldr	r2, [r3, #0]
 800427c:	687b      	ldr	r3, [r7, #4]
 800427e:	681b      	ldr	r3, [r3, #0]
 8004280:	f022 0201 	bic.w	r2, r2, #1
 8004284:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 8004286:	2300      	movs	r3, #0
}
 8004288:	4618      	mov	r0, r3
 800428a:	370c      	adds	r7, #12
 800428c:	46bd      	mov	sp, r7
 800428e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004292:	4770      	bx	lr

08004294 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8004294:	b580      	push	{r7, lr}
 8004296:	b086      	sub	sp, #24
 8004298:	af00      	add	r7, sp, #0
 800429a:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0U;
 800429c:	2300      	movs	r3, #0
 800429e:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600U;
 80042a0:	4b8e      	ldr	r3, [pc, #568]	@ (80044dc <HAL_DMA_IRQHandler+0x248>)
 80042a2:	681b      	ldr	r3, [r3, #0]
 80042a4:	4a8e      	ldr	r2, [pc, #568]	@ (80044e0 <HAL_DMA_IRQHandler+0x24c>)
 80042a6:	fba2 2303 	umull	r2, r3, r2, r3
 80042aa:	0a9b      	lsrs	r3, r3, #10
 80042ac:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 80042ae:	687b      	ldr	r3, [r7, #4]
 80042b0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80042b2:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 80042b4:	693b      	ldr	r3, [r7, #16]
 80042b6:	681b      	ldr	r3, [r3, #0]
 80042b8:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 80042ba:	687b      	ldr	r3, [r7, #4]
 80042bc:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80042be:	2208      	movs	r2, #8
 80042c0:	409a      	lsls	r2, r3
 80042c2:	68fb      	ldr	r3, [r7, #12]
 80042c4:	4013      	ands	r3, r2
 80042c6:	2b00      	cmp	r3, #0
 80042c8:	d01a      	beq.n	8004300 <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 80042ca:	687b      	ldr	r3, [r7, #4]
 80042cc:	681b      	ldr	r3, [r3, #0]
 80042ce:	681b      	ldr	r3, [r3, #0]
 80042d0:	f003 0304 	and.w	r3, r3, #4
 80042d4:	2b00      	cmp	r3, #0
 80042d6:	d013      	beq.n	8004300 <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 80042d8:	687b      	ldr	r3, [r7, #4]
 80042da:	681b      	ldr	r3, [r3, #0]
 80042dc:	681a      	ldr	r2, [r3, #0]
 80042de:	687b      	ldr	r3, [r7, #4]
 80042e0:	681b      	ldr	r3, [r3, #0]
 80042e2:	f022 0204 	bic.w	r2, r2, #4
 80042e6:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 80042e8:	687b      	ldr	r3, [r7, #4]
 80042ea:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80042ec:	2208      	movs	r2, #8
 80042ee:	409a      	lsls	r2, r3
 80042f0:	693b      	ldr	r3, [r7, #16]
 80042f2:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 80042f4:	687b      	ldr	r3, [r7, #4]
 80042f6:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80042f8:	f043 0201 	orr.w	r2, r3, #1
 80042fc:	687b      	ldr	r3, [r7, #4]
 80042fe:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 8004300:	687b      	ldr	r3, [r7, #4]
 8004302:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004304:	2201      	movs	r2, #1
 8004306:	409a      	lsls	r2, r3
 8004308:	68fb      	ldr	r3, [r7, #12]
 800430a:	4013      	ands	r3, r2
 800430c:	2b00      	cmp	r3, #0
 800430e:	d012      	beq.n	8004336 <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 8004310:	687b      	ldr	r3, [r7, #4]
 8004312:	681b      	ldr	r3, [r3, #0]
 8004314:	695b      	ldr	r3, [r3, #20]
 8004316:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800431a:	2b00      	cmp	r3, #0
 800431c:	d00b      	beq.n	8004336 <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 800431e:	687b      	ldr	r3, [r7, #4]
 8004320:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004322:	2201      	movs	r2, #1
 8004324:	409a      	lsls	r2, r3
 8004326:	693b      	ldr	r3, [r7, #16]
 8004328:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 800432a:	687b      	ldr	r3, [r7, #4]
 800432c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800432e:	f043 0202 	orr.w	r2, r3, #2
 8004332:	687b      	ldr	r3, [r7, #4]
 8004334:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 8004336:	687b      	ldr	r3, [r7, #4]
 8004338:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800433a:	2204      	movs	r2, #4
 800433c:	409a      	lsls	r2, r3
 800433e:	68fb      	ldr	r3, [r7, #12]
 8004340:	4013      	ands	r3, r2
 8004342:	2b00      	cmp	r3, #0
 8004344:	d012      	beq.n	800436c <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 8004346:	687b      	ldr	r3, [r7, #4]
 8004348:	681b      	ldr	r3, [r3, #0]
 800434a:	681b      	ldr	r3, [r3, #0]
 800434c:	f003 0302 	and.w	r3, r3, #2
 8004350:	2b00      	cmp	r3, #0
 8004352:	d00b      	beq.n	800436c <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 8004354:	687b      	ldr	r3, [r7, #4]
 8004356:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004358:	2204      	movs	r2, #4
 800435a:	409a      	lsls	r2, r3
 800435c:	693b      	ldr	r3, [r7, #16]
 800435e:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 8004360:	687b      	ldr	r3, [r7, #4]
 8004362:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004364:	f043 0204 	orr.w	r2, r3, #4
 8004368:	687b      	ldr	r3, [r7, #4]
 800436a:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 800436c:	687b      	ldr	r3, [r7, #4]
 800436e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004370:	2210      	movs	r2, #16
 8004372:	409a      	lsls	r2, r3
 8004374:	68fb      	ldr	r3, [r7, #12]
 8004376:	4013      	ands	r3, r2
 8004378:	2b00      	cmp	r3, #0
 800437a:	d043      	beq.n	8004404 <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 800437c:	687b      	ldr	r3, [r7, #4]
 800437e:	681b      	ldr	r3, [r3, #0]
 8004380:	681b      	ldr	r3, [r3, #0]
 8004382:	f003 0308 	and.w	r3, r3, #8
 8004386:	2b00      	cmp	r3, #0
 8004388:	d03c      	beq.n	8004404 <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 800438a:	687b      	ldr	r3, [r7, #4]
 800438c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800438e:	2210      	movs	r2, #16
 8004390:	409a      	lsls	r2, r3
 8004392:	693b      	ldr	r3, [r7, #16]
 8004394:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8004396:	687b      	ldr	r3, [r7, #4]
 8004398:	681b      	ldr	r3, [r3, #0]
 800439a:	681b      	ldr	r3, [r3, #0]
 800439c:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80043a0:	2b00      	cmp	r3, #0
 80043a2:	d018      	beq.n	80043d6 <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 80043a4:	687b      	ldr	r3, [r7, #4]
 80043a6:	681b      	ldr	r3, [r3, #0]
 80043a8:	681b      	ldr	r3, [r3, #0]
 80043aa:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 80043ae:	2b00      	cmp	r3, #0
 80043b0:	d108      	bne.n	80043c4 <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 80043b2:	687b      	ldr	r3, [r7, #4]
 80043b4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80043b6:	2b00      	cmp	r3, #0
 80043b8:	d024      	beq.n	8004404 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 80043ba:	687b      	ldr	r3, [r7, #4]
 80043bc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80043be:	6878      	ldr	r0, [r7, #4]
 80043c0:	4798      	blx	r3
 80043c2:	e01f      	b.n	8004404 <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 80043c4:	687b      	ldr	r3, [r7, #4]
 80043c6:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80043c8:	2b00      	cmp	r3, #0
 80043ca:	d01b      	beq.n	8004404 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 80043cc:	687b      	ldr	r3, [r7, #4]
 80043ce:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80043d0:	6878      	ldr	r0, [r7, #4]
 80043d2:	4798      	blx	r3
 80043d4:	e016      	b.n	8004404 <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 80043d6:	687b      	ldr	r3, [r7, #4]
 80043d8:	681b      	ldr	r3, [r3, #0]
 80043da:	681b      	ldr	r3, [r3, #0]
 80043dc:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80043e0:	2b00      	cmp	r3, #0
 80043e2:	d107      	bne.n	80043f4 <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 80043e4:	687b      	ldr	r3, [r7, #4]
 80043e6:	681b      	ldr	r3, [r3, #0]
 80043e8:	681a      	ldr	r2, [r3, #0]
 80043ea:	687b      	ldr	r3, [r7, #4]
 80043ec:	681b      	ldr	r3, [r3, #0]
 80043ee:	f022 0208 	bic.w	r2, r2, #8
 80043f2:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 80043f4:	687b      	ldr	r3, [r7, #4]
 80043f6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80043f8:	2b00      	cmp	r3, #0
 80043fa:	d003      	beq.n	8004404 <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 80043fc:	687b      	ldr	r3, [r7, #4]
 80043fe:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004400:	6878      	ldr	r0, [r7, #4]
 8004402:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 8004404:	687b      	ldr	r3, [r7, #4]
 8004406:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004408:	2220      	movs	r2, #32
 800440a:	409a      	lsls	r2, r3
 800440c:	68fb      	ldr	r3, [r7, #12]
 800440e:	4013      	ands	r3, r2
 8004410:	2b00      	cmp	r3, #0
 8004412:	f000 808f 	beq.w	8004534 <HAL_DMA_IRQHandler+0x2a0>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 8004416:	687b      	ldr	r3, [r7, #4]
 8004418:	681b      	ldr	r3, [r3, #0]
 800441a:	681b      	ldr	r3, [r3, #0]
 800441c:	f003 0310 	and.w	r3, r3, #16
 8004420:	2b00      	cmp	r3, #0
 8004422:	f000 8087 	beq.w	8004534 <HAL_DMA_IRQHandler+0x2a0>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 8004426:	687b      	ldr	r3, [r7, #4]
 8004428:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800442a:	2220      	movs	r2, #32
 800442c:	409a      	lsls	r2, r3
 800442e:	693b      	ldr	r3, [r7, #16]
 8004430:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 8004432:	687b      	ldr	r3, [r7, #4]
 8004434:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8004438:	b2db      	uxtb	r3, r3
 800443a:	2b05      	cmp	r3, #5
 800443c:	d136      	bne.n	80044ac <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 800443e:	687b      	ldr	r3, [r7, #4]
 8004440:	681b      	ldr	r3, [r3, #0]
 8004442:	681a      	ldr	r2, [r3, #0]
 8004444:	687b      	ldr	r3, [r7, #4]
 8004446:	681b      	ldr	r3, [r3, #0]
 8004448:	f022 0216 	bic.w	r2, r2, #22
 800444c:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 800444e:	687b      	ldr	r3, [r7, #4]
 8004450:	681b      	ldr	r3, [r3, #0]
 8004452:	695a      	ldr	r2, [r3, #20]
 8004454:	687b      	ldr	r3, [r7, #4]
 8004456:	681b      	ldr	r3, [r3, #0]
 8004458:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 800445c:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 800445e:	687b      	ldr	r3, [r7, #4]
 8004460:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004462:	2b00      	cmp	r3, #0
 8004464:	d103      	bne.n	800446e <HAL_DMA_IRQHandler+0x1da>
 8004466:	687b      	ldr	r3, [r7, #4]
 8004468:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800446a:	2b00      	cmp	r3, #0
 800446c:	d007      	beq.n	800447e <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 800446e:	687b      	ldr	r3, [r7, #4]
 8004470:	681b      	ldr	r3, [r3, #0]
 8004472:	681a      	ldr	r2, [r3, #0]
 8004474:	687b      	ldr	r3, [r7, #4]
 8004476:	681b      	ldr	r3, [r3, #0]
 8004478:	f022 0208 	bic.w	r2, r2, #8
 800447c:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 800447e:	687b      	ldr	r3, [r7, #4]
 8004480:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004482:	223f      	movs	r2, #63	@ 0x3f
 8004484:	409a      	lsls	r2, r3
 8004486:	693b      	ldr	r3, [r7, #16]
 8004488:	609a      	str	r2, [r3, #8]

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 800448a:	687b      	ldr	r3, [r7, #4]
 800448c:	2201      	movs	r2, #1
 800448e:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8004492:	687b      	ldr	r3, [r7, #4]
 8004494:	2200      	movs	r2, #0
 8004496:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

        if(hdma->XferAbortCallback != NULL)
 800449a:	687b      	ldr	r3, [r7, #4]
 800449c:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800449e:	2b00      	cmp	r3, #0
 80044a0:	d07e      	beq.n	80045a0 <HAL_DMA_IRQHandler+0x30c>
        {
          hdma->XferAbortCallback(hdma);
 80044a2:	687b      	ldr	r3, [r7, #4]
 80044a4:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80044a6:	6878      	ldr	r0, [r7, #4]
 80044a8:	4798      	blx	r3
        }
        return;
 80044aa:	e079      	b.n	80045a0 <HAL_DMA_IRQHandler+0x30c>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 80044ac:	687b      	ldr	r3, [r7, #4]
 80044ae:	681b      	ldr	r3, [r3, #0]
 80044b0:	681b      	ldr	r3, [r3, #0]
 80044b2:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80044b6:	2b00      	cmp	r3, #0
 80044b8:	d01d      	beq.n	80044f6 <HAL_DMA_IRQHandler+0x262>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 80044ba:	687b      	ldr	r3, [r7, #4]
 80044bc:	681b      	ldr	r3, [r3, #0]
 80044be:	681b      	ldr	r3, [r3, #0]
 80044c0:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 80044c4:	2b00      	cmp	r3, #0
 80044c6:	d10d      	bne.n	80044e4 <HAL_DMA_IRQHandler+0x250>
        {
          if(hdma->XferM1CpltCallback != NULL)
 80044c8:	687b      	ldr	r3, [r7, #4]
 80044ca:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80044cc:	2b00      	cmp	r3, #0
 80044ce:	d031      	beq.n	8004534 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 80044d0:	687b      	ldr	r3, [r7, #4]
 80044d2:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80044d4:	6878      	ldr	r0, [r7, #4]
 80044d6:	4798      	blx	r3
 80044d8:	e02c      	b.n	8004534 <HAL_DMA_IRQHandler+0x2a0>
 80044da:	bf00      	nop
 80044dc:	20000084 	.word	0x20000084
 80044e0:	1b4e81b5 	.word	0x1b4e81b5
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 80044e4:	687b      	ldr	r3, [r7, #4]
 80044e6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80044e8:	2b00      	cmp	r3, #0
 80044ea:	d023      	beq.n	8004534 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 80044ec:	687b      	ldr	r3, [r7, #4]
 80044ee:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80044f0:	6878      	ldr	r0, [r7, #4]
 80044f2:	4798      	blx	r3
 80044f4:	e01e      	b.n	8004534 <HAL_DMA_IRQHandler+0x2a0>
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 80044f6:	687b      	ldr	r3, [r7, #4]
 80044f8:	681b      	ldr	r3, [r3, #0]
 80044fa:	681b      	ldr	r3, [r3, #0]
 80044fc:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004500:	2b00      	cmp	r3, #0
 8004502:	d10f      	bne.n	8004524 <HAL_DMA_IRQHandler+0x290>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 8004504:	687b      	ldr	r3, [r7, #4]
 8004506:	681b      	ldr	r3, [r3, #0]
 8004508:	681a      	ldr	r2, [r3, #0]
 800450a:	687b      	ldr	r3, [r7, #4]
 800450c:	681b      	ldr	r3, [r3, #0]
 800450e:	f022 0210 	bic.w	r2, r2, #16
 8004512:	601a      	str	r2, [r3, #0]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 8004514:	687b      	ldr	r3, [r7, #4]
 8004516:	2201      	movs	r2, #1
 8004518:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 800451c:	687b      	ldr	r3, [r7, #4]
 800451e:	2200      	movs	r2, #0
 8004520:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        }

        if(hdma->XferCpltCallback != NULL)
 8004524:	687b      	ldr	r3, [r7, #4]
 8004526:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004528:	2b00      	cmp	r3, #0
 800452a:	d003      	beq.n	8004534 <HAL_DMA_IRQHandler+0x2a0>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 800452c:	687b      	ldr	r3, [r7, #4]
 800452e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004530:	6878      	ldr	r0, [r7, #4]
 8004532:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 8004534:	687b      	ldr	r3, [r7, #4]
 8004536:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004538:	2b00      	cmp	r3, #0
 800453a:	d032      	beq.n	80045a2 <HAL_DMA_IRQHandler+0x30e>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 800453c:	687b      	ldr	r3, [r7, #4]
 800453e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004540:	f003 0301 	and.w	r3, r3, #1
 8004544:	2b00      	cmp	r3, #0
 8004546:	d022      	beq.n	800458e <HAL_DMA_IRQHandler+0x2fa>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 8004548:	687b      	ldr	r3, [r7, #4]
 800454a:	2205      	movs	r2, #5
 800454c:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 8004550:	687b      	ldr	r3, [r7, #4]
 8004552:	681b      	ldr	r3, [r3, #0]
 8004554:	681a      	ldr	r2, [r3, #0]
 8004556:	687b      	ldr	r3, [r7, #4]
 8004558:	681b      	ldr	r3, [r3, #0]
 800455a:	f022 0201 	bic.w	r2, r2, #1
 800455e:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 8004560:	68bb      	ldr	r3, [r7, #8]
 8004562:	3301      	adds	r3, #1
 8004564:	60bb      	str	r3, [r7, #8]
 8004566:	697a      	ldr	r2, [r7, #20]
 8004568:	429a      	cmp	r2, r3
 800456a:	d307      	bcc.n	800457c <HAL_DMA_IRQHandler+0x2e8>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 800456c:	687b      	ldr	r3, [r7, #4]
 800456e:	681b      	ldr	r3, [r3, #0]
 8004570:	681b      	ldr	r3, [r3, #0]
 8004572:	f003 0301 	and.w	r3, r3, #1
 8004576:	2b00      	cmp	r3, #0
 8004578:	d1f2      	bne.n	8004560 <HAL_DMA_IRQHandler+0x2cc>
 800457a:	e000      	b.n	800457e <HAL_DMA_IRQHandler+0x2ea>
          break;
 800457c:	bf00      	nop

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 800457e:	687b      	ldr	r3, [r7, #4]
 8004580:	2201      	movs	r2, #1
 8004582:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 8004586:	687b      	ldr	r3, [r7, #4]
 8004588:	2200      	movs	r2, #0
 800458a:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    }

    if(hdma->XferErrorCallback != NULL)
 800458e:	687b      	ldr	r3, [r7, #4]
 8004590:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004592:	2b00      	cmp	r3, #0
 8004594:	d005      	beq.n	80045a2 <HAL_DMA_IRQHandler+0x30e>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8004596:	687b      	ldr	r3, [r7, #4]
 8004598:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800459a:	6878      	ldr	r0, [r7, #4]
 800459c:	4798      	blx	r3
 800459e:	e000      	b.n	80045a2 <HAL_DMA_IRQHandler+0x30e>
        return;
 80045a0:	bf00      	nop
    }
  }
}
 80045a2:	3718      	adds	r7, #24
 80045a4:	46bd      	mov	sp, r7
 80045a6:	bd80      	pop	{r7, pc}

080045a8 <HAL_DMA_GetError>:
  * @param  hdma  pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA Stream.
  * @retval DMA Error Code
  */
uint32_t HAL_DMA_GetError(DMA_HandleTypeDef *hdma)
{
 80045a8:	b480      	push	{r7}
 80045aa:	b083      	sub	sp, #12
 80045ac:	af00      	add	r7, sp, #0
 80045ae:	6078      	str	r0, [r7, #4]
  return hdma->ErrorCode;
 80045b0:	687b      	ldr	r3, [r7, #4]
 80045b2:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
}
 80045b4:	4618      	mov	r0, r3
 80045b6:	370c      	adds	r7, #12
 80045b8:	46bd      	mov	sp, r7
 80045ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80045be:	4770      	bx	lr

080045c0 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 80045c0:	b480      	push	{r7}
 80045c2:	b085      	sub	sp, #20
 80045c4:	af00      	add	r7, sp, #0
 80045c6:	60f8      	str	r0, [r7, #12]
 80045c8:	60b9      	str	r1, [r7, #8]
 80045ca:	607a      	str	r2, [r7, #4]
 80045cc:	603b      	str	r3, [r7, #0]
  /* Clear DBM bit */
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 80045ce:	68fb      	ldr	r3, [r7, #12]
 80045d0:	681b      	ldr	r3, [r3, #0]
 80045d2:	681a      	ldr	r2, [r3, #0]
 80045d4:	68fb      	ldr	r3, [r7, #12]
 80045d6:	681b      	ldr	r3, [r3, #0]
 80045d8:	f422 2280 	bic.w	r2, r2, #262144	@ 0x40000
 80045dc:	601a      	str	r2, [r3, #0]

  /* Configure DMA Stream data length */
  hdma->Instance->NDTR = DataLength;
 80045de:	68fb      	ldr	r3, [r7, #12]
 80045e0:	681b      	ldr	r3, [r3, #0]
 80045e2:	683a      	ldr	r2, [r7, #0]
 80045e4:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 80045e6:	68fb      	ldr	r3, [r7, #12]
 80045e8:	689b      	ldr	r3, [r3, #8]
 80045ea:	2b40      	cmp	r3, #64	@ 0x40
 80045ec:	d108      	bne.n	8004600 <DMA_SetConfig+0x40>
  {
    /* Configure DMA Stream destination address */
    hdma->Instance->PAR = DstAddress;
 80045ee:	68fb      	ldr	r3, [r7, #12]
 80045f0:	681b      	ldr	r3, [r3, #0]
 80045f2:	687a      	ldr	r2, [r7, #4]
 80045f4:	609a      	str	r2, [r3, #8]

    /* Configure DMA Stream source address */
    hdma->Instance->M0AR = SrcAddress;
 80045f6:	68fb      	ldr	r3, [r7, #12]
 80045f8:	681b      	ldr	r3, [r3, #0]
 80045fa:	68ba      	ldr	r2, [r7, #8]
 80045fc:	60da      	str	r2, [r3, #12]
    hdma->Instance->PAR = SrcAddress;

    /* Configure DMA Stream destination address */
    hdma->Instance->M0AR = DstAddress;
  }
}
 80045fe:	e007      	b.n	8004610 <DMA_SetConfig+0x50>
    hdma->Instance->PAR = SrcAddress;
 8004600:	68fb      	ldr	r3, [r7, #12]
 8004602:	681b      	ldr	r3, [r3, #0]
 8004604:	68ba      	ldr	r2, [r7, #8]
 8004606:	609a      	str	r2, [r3, #8]
    hdma->Instance->M0AR = DstAddress;
 8004608:	68fb      	ldr	r3, [r7, #12]
 800460a:	681b      	ldr	r3, [r3, #0]
 800460c:	687a      	ldr	r2, [r7, #4]
 800460e:	60da      	str	r2, [r3, #12]
}
 8004610:	bf00      	nop
 8004612:	3714      	adds	r7, #20
 8004614:	46bd      	mov	sp, r7
 8004616:	f85d 7b04 	ldr.w	r7, [sp], #4
 800461a:	4770      	bx	lr

0800461c <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 800461c:	b480      	push	{r7}
 800461e:	b085      	sub	sp, #20
 8004620:	af00      	add	r7, sp, #0
 8004622:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 8004624:	687b      	ldr	r3, [r7, #4]
 8004626:	681b      	ldr	r3, [r3, #0]
 8004628:	b2db      	uxtb	r3, r3
 800462a:	3b10      	subs	r3, #16
 800462c:	4a14      	ldr	r2, [pc, #80]	@ (8004680 <DMA_CalcBaseAndBitshift+0x64>)
 800462e:	fba2 2303 	umull	r2, r3, r2, r3
 8004632:	091b      	lsrs	r3, r3, #4
 8004634:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 8004636:	4a13      	ldr	r2, [pc, #76]	@ (8004684 <DMA_CalcBaseAndBitshift+0x68>)
 8004638:	68fb      	ldr	r3, [r7, #12]
 800463a:	4413      	add	r3, r2
 800463c:	781b      	ldrb	r3, [r3, #0]
 800463e:	461a      	mov	r2, r3
 8004640:	687b      	ldr	r3, [r7, #4]
 8004642:	65da      	str	r2, [r3, #92]	@ 0x5c
  
  if (stream_number > 3U)
 8004644:	68fb      	ldr	r3, [r7, #12]
 8004646:	2b03      	cmp	r3, #3
 8004648:	d909      	bls.n	800465e <DMA_CalcBaseAndBitshift+0x42>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 800464a:	687b      	ldr	r3, [r7, #4]
 800464c:	681b      	ldr	r3, [r3, #0]
 800464e:	f423 737f 	bic.w	r3, r3, #1020	@ 0x3fc
 8004652:	f023 0303 	bic.w	r3, r3, #3
 8004656:	1d1a      	adds	r2, r3, #4
 8004658:	687b      	ldr	r3, [r7, #4]
 800465a:	659a      	str	r2, [r3, #88]	@ 0x58
 800465c:	e007      	b.n	800466e <DMA_CalcBaseAndBitshift+0x52>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 800465e:	687b      	ldr	r3, [r7, #4]
 8004660:	681b      	ldr	r3, [r3, #0]
 8004662:	f423 737f 	bic.w	r3, r3, #1020	@ 0x3fc
 8004666:	f023 0303 	bic.w	r3, r3, #3
 800466a:	687a      	ldr	r2, [r7, #4]
 800466c:	6593      	str	r3, [r2, #88]	@ 0x58
  }
  
  return hdma->StreamBaseAddress;
 800466e:	687b      	ldr	r3, [r7, #4]
 8004670:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
}
 8004672:	4618      	mov	r0, r3
 8004674:	3714      	adds	r7, #20
 8004676:	46bd      	mov	sp, r7
 8004678:	f85d 7b04 	ldr.w	r7, [sp], #4
 800467c:	4770      	bx	lr
 800467e:	bf00      	nop
 8004680:	aaaaaaab 	.word	0xaaaaaaab
 8004684:	0800d8e8 	.word	0x0800d8e8

08004688 <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 8004688:	b480      	push	{r7}
 800468a:	b085      	sub	sp, #20
 800468c:	af00      	add	r7, sp, #0
 800468e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8004690:	2300      	movs	r3, #0
 8004692:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 8004694:	687b      	ldr	r3, [r7, #4]
 8004696:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004698:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 800469a:	687b      	ldr	r3, [r7, #4]
 800469c:	699b      	ldr	r3, [r3, #24]
 800469e:	2b00      	cmp	r3, #0
 80046a0:	d11f      	bne.n	80046e2 <DMA_CheckFifoParam+0x5a>
  {
    switch (tmp)
 80046a2:	68bb      	ldr	r3, [r7, #8]
 80046a4:	2b03      	cmp	r3, #3
 80046a6:	d856      	bhi.n	8004756 <DMA_CheckFifoParam+0xce>
 80046a8:	a201      	add	r2, pc, #4	@ (adr r2, 80046b0 <DMA_CheckFifoParam+0x28>)
 80046aa:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80046ae:	bf00      	nop
 80046b0:	080046c1 	.word	0x080046c1
 80046b4:	080046d3 	.word	0x080046d3
 80046b8:	080046c1 	.word	0x080046c1
 80046bc:	08004757 	.word	0x08004757
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 80046c0:	687b      	ldr	r3, [r7, #4]
 80046c2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80046c4:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 80046c8:	2b00      	cmp	r3, #0
 80046ca:	d046      	beq.n	800475a <DMA_CheckFifoParam+0xd2>
      {
        status = HAL_ERROR;
 80046cc:	2301      	movs	r3, #1
 80046ce:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80046d0:	e043      	b.n	800475a <DMA_CheckFifoParam+0xd2>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 80046d2:	687b      	ldr	r3, [r7, #4]
 80046d4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80046d6:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 80046da:	d140      	bne.n	800475e <DMA_CheckFifoParam+0xd6>
      {
        status = HAL_ERROR;
 80046dc:	2301      	movs	r3, #1
 80046de:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80046e0:	e03d      	b.n	800475e <DMA_CheckFifoParam+0xd6>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 80046e2:	687b      	ldr	r3, [r7, #4]
 80046e4:	699b      	ldr	r3, [r3, #24]
 80046e6:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80046ea:	d121      	bne.n	8004730 <DMA_CheckFifoParam+0xa8>
  {
    switch (tmp)
 80046ec:	68bb      	ldr	r3, [r7, #8]
 80046ee:	2b03      	cmp	r3, #3
 80046f0:	d837      	bhi.n	8004762 <DMA_CheckFifoParam+0xda>
 80046f2:	a201      	add	r2, pc, #4	@ (adr r2, 80046f8 <DMA_CheckFifoParam+0x70>)
 80046f4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80046f8:	08004709 	.word	0x08004709
 80046fc:	0800470f 	.word	0x0800470f
 8004700:	08004709 	.word	0x08004709
 8004704:	08004721 	.word	0x08004721
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 8004708:	2301      	movs	r3, #1
 800470a:	73fb      	strb	r3, [r7, #15]
      break;
 800470c:	e030      	b.n	8004770 <DMA_CheckFifoParam+0xe8>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 800470e:	687b      	ldr	r3, [r7, #4]
 8004710:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004712:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8004716:	2b00      	cmp	r3, #0
 8004718:	d025      	beq.n	8004766 <DMA_CheckFifoParam+0xde>
      {
        status = HAL_ERROR;
 800471a:	2301      	movs	r3, #1
 800471c:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800471e:	e022      	b.n	8004766 <DMA_CheckFifoParam+0xde>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8004720:	687b      	ldr	r3, [r7, #4]
 8004722:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004724:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 8004728:	d11f      	bne.n	800476a <DMA_CheckFifoParam+0xe2>
      {
        status = HAL_ERROR;
 800472a:	2301      	movs	r3, #1
 800472c:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 800472e:	e01c      	b.n	800476a <DMA_CheckFifoParam+0xe2>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 8004730:	68bb      	ldr	r3, [r7, #8]
 8004732:	2b02      	cmp	r3, #2
 8004734:	d903      	bls.n	800473e <DMA_CheckFifoParam+0xb6>
 8004736:	68bb      	ldr	r3, [r7, #8]
 8004738:	2b03      	cmp	r3, #3
 800473a:	d003      	beq.n	8004744 <DMA_CheckFifoParam+0xbc>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 800473c:	e018      	b.n	8004770 <DMA_CheckFifoParam+0xe8>
      status = HAL_ERROR;
 800473e:	2301      	movs	r3, #1
 8004740:	73fb      	strb	r3, [r7, #15]
      break;
 8004742:	e015      	b.n	8004770 <DMA_CheckFifoParam+0xe8>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8004744:	687b      	ldr	r3, [r7, #4]
 8004746:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004748:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 800474c:	2b00      	cmp	r3, #0
 800474e:	d00e      	beq.n	800476e <DMA_CheckFifoParam+0xe6>
        status = HAL_ERROR;
 8004750:	2301      	movs	r3, #1
 8004752:	73fb      	strb	r3, [r7, #15]
      break;
 8004754:	e00b      	b.n	800476e <DMA_CheckFifoParam+0xe6>
      break;
 8004756:	bf00      	nop
 8004758:	e00a      	b.n	8004770 <DMA_CheckFifoParam+0xe8>
      break;
 800475a:	bf00      	nop
 800475c:	e008      	b.n	8004770 <DMA_CheckFifoParam+0xe8>
      break;
 800475e:	bf00      	nop
 8004760:	e006      	b.n	8004770 <DMA_CheckFifoParam+0xe8>
      break;
 8004762:	bf00      	nop
 8004764:	e004      	b.n	8004770 <DMA_CheckFifoParam+0xe8>
      break;
 8004766:	bf00      	nop
 8004768:	e002      	b.n	8004770 <DMA_CheckFifoParam+0xe8>
      break;   
 800476a:	bf00      	nop
 800476c:	e000      	b.n	8004770 <DMA_CheckFifoParam+0xe8>
      break;
 800476e:	bf00      	nop
    }
  } 
  
  return status; 
 8004770:	7bfb      	ldrb	r3, [r7, #15]
}
 8004772:	4618      	mov	r0, r3
 8004774:	3714      	adds	r7, #20
 8004776:	46bd      	mov	sp, r7
 8004778:	f85d 7b04 	ldr.w	r7, [sp], #4
 800477c:	4770      	bx	lr
 800477e:	bf00      	nop

08004780 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8004780:	b480      	push	{r7}
 8004782:	b089      	sub	sp, #36	@ 0x24
 8004784:	af00      	add	r7, sp, #0
 8004786:	6078      	str	r0, [r7, #4]
 8004788:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 800478a:	2300      	movs	r3, #0
 800478c:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 800478e:	2300      	movs	r3, #0
 8004790:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8004792:	2300      	movs	r3, #0
 8004794:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8004796:	2300      	movs	r3, #0
 8004798:	61fb      	str	r3, [r7, #28]
 800479a:	e159      	b.n	8004a50 <HAL_GPIO_Init+0x2d0>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 800479c:	2201      	movs	r2, #1
 800479e:	69fb      	ldr	r3, [r7, #28]
 80047a0:	fa02 f303 	lsl.w	r3, r2, r3
 80047a4:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80047a6:	683b      	ldr	r3, [r7, #0]
 80047a8:	681b      	ldr	r3, [r3, #0]
 80047aa:	697a      	ldr	r2, [r7, #20]
 80047ac:	4013      	ands	r3, r2
 80047ae:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 80047b0:	693a      	ldr	r2, [r7, #16]
 80047b2:	697b      	ldr	r3, [r7, #20]
 80047b4:	429a      	cmp	r2, r3
 80047b6:	f040 8148 	bne.w	8004a4a <HAL_GPIO_Init+0x2ca>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 80047ba:	683b      	ldr	r3, [r7, #0]
 80047bc:	685b      	ldr	r3, [r3, #4]
 80047be:	f003 0303 	and.w	r3, r3, #3
 80047c2:	2b01      	cmp	r3, #1
 80047c4:	d005      	beq.n	80047d2 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80047c6:	683b      	ldr	r3, [r7, #0]
 80047c8:	685b      	ldr	r3, [r3, #4]
 80047ca:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 80047ce:	2b02      	cmp	r3, #2
 80047d0:	d130      	bne.n	8004834 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 80047d2:	687b      	ldr	r3, [r7, #4]
 80047d4:	689b      	ldr	r3, [r3, #8]
 80047d6:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 80047d8:	69fb      	ldr	r3, [r7, #28]
 80047da:	005b      	lsls	r3, r3, #1
 80047dc:	2203      	movs	r2, #3
 80047de:	fa02 f303 	lsl.w	r3, r2, r3
 80047e2:	43db      	mvns	r3, r3
 80047e4:	69ba      	ldr	r2, [r7, #24]
 80047e6:	4013      	ands	r3, r2
 80047e8:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 80047ea:	683b      	ldr	r3, [r7, #0]
 80047ec:	68da      	ldr	r2, [r3, #12]
 80047ee:	69fb      	ldr	r3, [r7, #28]
 80047f0:	005b      	lsls	r3, r3, #1
 80047f2:	fa02 f303 	lsl.w	r3, r2, r3
 80047f6:	69ba      	ldr	r2, [r7, #24]
 80047f8:	4313      	orrs	r3, r2
 80047fa:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 80047fc:	687b      	ldr	r3, [r7, #4]
 80047fe:	69ba      	ldr	r2, [r7, #24]
 8004800:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8004802:	687b      	ldr	r3, [r7, #4]
 8004804:	685b      	ldr	r3, [r3, #4]
 8004806:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8004808:	2201      	movs	r2, #1
 800480a:	69fb      	ldr	r3, [r7, #28]
 800480c:	fa02 f303 	lsl.w	r3, r2, r3
 8004810:	43db      	mvns	r3, r3
 8004812:	69ba      	ldr	r2, [r7, #24]
 8004814:	4013      	ands	r3, r2
 8004816:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8004818:	683b      	ldr	r3, [r7, #0]
 800481a:	685b      	ldr	r3, [r3, #4]
 800481c:	091b      	lsrs	r3, r3, #4
 800481e:	f003 0201 	and.w	r2, r3, #1
 8004822:	69fb      	ldr	r3, [r7, #28]
 8004824:	fa02 f303 	lsl.w	r3, r2, r3
 8004828:	69ba      	ldr	r2, [r7, #24]
 800482a:	4313      	orrs	r3, r2
 800482c:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 800482e:	687b      	ldr	r3, [r7, #4]
 8004830:	69ba      	ldr	r2, [r7, #24]
 8004832:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8004834:	683b      	ldr	r3, [r7, #0]
 8004836:	685b      	ldr	r3, [r3, #4]
 8004838:	f003 0303 	and.w	r3, r3, #3
 800483c:	2b03      	cmp	r3, #3
 800483e:	d017      	beq.n	8004870 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8004840:	687b      	ldr	r3, [r7, #4]
 8004842:	68db      	ldr	r3, [r3, #12]
 8004844:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8004846:	69fb      	ldr	r3, [r7, #28]
 8004848:	005b      	lsls	r3, r3, #1
 800484a:	2203      	movs	r2, #3
 800484c:	fa02 f303 	lsl.w	r3, r2, r3
 8004850:	43db      	mvns	r3, r3
 8004852:	69ba      	ldr	r2, [r7, #24]
 8004854:	4013      	ands	r3, r2
 8004856:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8004858:	683b      	ldr	r3, [r7, #0]
 800485a:	689a      	ldr	r2, [r3, #8]
 800485c:	69fb      	ldr	r3, [r7, #28]
 800485e:	005b      	lsls	r3, r3, #1
 8004860:	fa02 f303 	lsl.w	r3, r2, r3
 8004864:	69ba      	ldr	r2, [r7, #24]
 8004866:	4313      	orrs	r3, r2
 8004868:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 800486a:	687b      	ldr	r3, [r7, #4]
 800486c:	69ba      	ldr	r2, [r7, #24]
 800486e:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8004870:	683b      	ldr	r3, [r7, #0]
 8004872:	685b      	ldr	r3, [r3, #4]
 8004874:	f003 0303 	and.w	r3, r3, #3
 8004878:	2b02      	cmp	r3, #2
 800487a:	d123      	bne.n	80048c4 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 800487c:	69fb      	ldr	r3, [r7, #28]
 800487e:	08da      	lsrs	r2, r3, #3
 8004880:	687b      	ldr	r3, [r7, #4]
 8004882:	3208      	adds	r2, #8
 8004884:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8004888:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 800488a:	69fb      	ldr	r3, [r7, #28]
 800488c:	f003 0307 	and.w	r3, r3, #7
 8004890:	009b      	lsls	r3, r3, #2
 8004892:	220f      	movs	r2, #15
 8004894:	fa02 f303 	lsl.w	r3, r2, r3
 8004898:	43db      	mvns	r3, r3
 800489a:	69ba      	ldr	r2, [r7, #24]
 800489c:	4013      	ands	r3, r2
 800489e:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 80048a0:	683b      	ldr	r3, [r7, #0]
 80048a2:	691a      	ldr	r2, [r3, #16]
 80048a4:	69fb      	ldr	r3, [r7, #28]
 80048a6:	f003 0307 	and.w	r3, r3, #7
 80048aa:	009b      	lsls	r3, r3, #2
 80048ac:	fa02 f303 	lsl.w	r3, r2, r3
 80048b0:	69ba      	ldr	r2, [r7, #24]
 80048b2:	4313      	orrs	r3, r2
 80048b4:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 80048b6:	69fb      	ldr	r3, [r7, #28]
 80048b8:	08da      	lsrs	r2, r3, #3
 80048ba:	687b      	ldr	r3, [r7, #4]
 80048bc:	3208      	adds	r2, #8
 80048be:	69b9      	ldr	r1, [r7, #24]
 80048c0:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80048c4:	687b      	ldr	r3, [r7, #4]
 80048c6:	681b      	ldr	r3, [r3, #0]
 80048c8:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 80048ca:	69fb      	ldr	r3, [r7, #28]
 80048cc:	005b      	lsls	r3, r3, #1
 80048ce:	2203      	movs	r2, #3
 80048d0:	fa02 f303 	lsl.w	r3, r2, r3
 80048d4:	43db      	mvns	r3, r3
 80048d6:	69ba      	ldr	r2, [r7, #24]
 80048d8:	4013      	ands	r3, r2
 80048da:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80048dc:	683b      	ldr	r3, [r7, #0]
 80048de:	685b      	ldr	r3, [r3, #4]
 80048e0:	f003 0203 	and.w	r2, r3, #3
 80048e4:	69fb      	ldr	r3, [r7, #28]
 80048e6:	005b      	lsls	r3, r3, #1
 80048e8:	fa02 f303 	lsl.w	r3, r2, r3
 80048ec:	69ba      	ldr	r2, [r7, #24]
 80048ee:	4313      	orrs	r3, r2
 80048f0:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 80048f2:	687b      	ldr	r3, [r7, #4]
 80048f4:	69ba      	ldr	r2, [r7, #24]
 80048f6:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 80048f8:	683b      	ldr	r3, [r7, #0]
 80048fa:	685b      	ldr	r3, [r3, #4]
 80048fc:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8004900:	2b00      	cmp	r3, #0
 8004902:	f000 80a2 	beq.w	8004a4a <HAL_GPIO_Init+0x2ca>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8004906:	2300      	movs	r3, #0
 8004908:	60fb      	str	r3, [r7, #12]
 800490a:	4b57      	ldr	r3, [pc, #348]	@ (8004a68 <HAL_GPIO_Init+0x2e8>)
 800490c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800490e:	4a56      	ldr	r2, [pc, #344]	@ (8004a68 <HAL_GPIO_Init+0x2e8>)
 8004910:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8004914:	6453      	str	r3, [r2, #68]	@ 0x44
 8004916:	4b54      	ldr	r3, [pc, #336]	@ (8004a68 <HAL_GPIO_Init+0x2e8>)
 8004918:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800491a:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800491e:	60fb      	str	r3, [r7, #12]
 8004920:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8004922:	4a52      	ldr	r2, [pc, #328]	@ (8004a6c <HAL_GPIO_Init+0x2ec>)
 8004924:	69fb      	ldr	r3, [r7, #28]
 8004926:	089b      	lsrs	r3, r3, #2
 8004928:	3302      	adds	r3, #2
 800492a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800492e:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8004930:	69fb      	ldr	r3, [r7, #28]
 8004932:	f003 0303 	and.w	r3, r3, #3
 8004936:	009b      	lsls	r3, r3, #2
 8004938:	220f      	movs	r2, #15
 800493a:	fa02 f303 	lsl.w	r3, r2, r3
 800493e:	43db      	mvns	r3, r3
 8004940:	69ba      	ldr	r2, [r7, #24]
 8004942:	4013      	ands	r3, r2
 8004944:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8004946:	687b      	ldr	r3, [r7, #4]
 8004948:	4a49      	ldr	r2, [pc, #292]	@ (8004a70 <HAL_GPIO_Init+0x2f0>)
 800494a:	4293      	cmp	r3, r2
 800494c:	d019      	beq.n	8004982 <HAL_GPIO_Init+0x202>
 800494e:	687b      	ldr	r3, [r7, #4]
 8004950:	4a48      	ldr	r2, [pc, #288]	@ (8004a74 <HAL_GPIO_Init+0x2f4>)
 8004952:	4293      	cmp	r3, r2
 8004954:	d013      	beq.n	800497e <HAL_GPIO_Init+0x1fe>
 8004956:	687b      	ldr	r3, [r7, #4]
 8004958:	4a47      	ldr	r2, [pc, #284]	@ (8004a78 <HAL_GPIO_Init+0x2f8>)
 800495a:	4293      	cmp	r3, r2
 800495c:	d00d      	beq.n	800497a <HAL_GPIO_Init+0x1fa>
 800495e:	687b      	ldr	r3, [r7, #4]
 8004960:	4a46      	ldr	r2, [pc, #280]	@ (8004a7c <HAL_GPIO_Init+0x2fc>)
 8004962:	4293      	cmp	r3, r2
 8004964:	d007      	beq.n	8004976 <HAL_GPIO_Init+0x1f6>
 8004966:	687b      	ldr	r3, [r7, #4]
 8004968:	4a45      	ldr	r2, [pc, #276]	@ (8004a80 <HAL_GPIO_Init+0x300>)
 800496a:	4293      	cmp	r3, r2
 800496c:	d101      	bne.n	8004972 <HAL_GPIO_Init+0x1f2>
 800496e:	2304      	movs	r3, #4
 8004970:	e008      	b.n	8004984 <HAL_GPIO_Init+0x204>
 8004972:	2307      	movs	r3, #7
 8004974:	e006      	b.n	8004984 <HAL_GPIO_Init+0x204>
 8004976:	2303      	movs	r3, #3
 8004978:	e004      	b.n	8004984 <HAL_GPIO_Init+0x204>
 800497a:	2302      	movs	r3, #2
 800497c:	e002      	b.n	8004984 <HAL_GPIO_Init+0x204>
 800497e:	2301      	movs	r3, #1
 8004980:	e000      	b.n	8004984 <HAL_GPIO_Init+0x204>
 8004982:	2300      	movs	r3, #0
 8004984:	69fa      	ldr	r2, [r7, #28]
 8004986:	f002 0203 	and.w	r2, r2, #3
 800498a:	0092      	lsls	r2, r2, #2
 800498c:	4093      	lsls	r3, r2
 800498e:	69ba      	ldr	r2, [r7, #24]
 8004990:	4313      	orrs	r3, r2
 8004992:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8004994:	4935      	ldr	r1, [pc, #212]	@ (8004a6c <HAL_GPIO_Init+0x2ec>)
 8004996:	69fb      	ldr	r3, [r7, #28]
 8004998:	089b      	lsrs	r3, r3, #2
 800499a:	3302      	adds	r3, #2
 800499c:	69ba      	ldr	r2, [r7, #24]
 800499e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 80049a2:	4b38      	ldr	r3, [pc, #224]	@ (8004a84 <HAL_GPIO_Init+0x304>)
 80049a4:	689b      	ldr	r3, [r3, #8]
 80049a6:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80049a8:	693b      	ldr	r3, [r7, #16]
 80049aa:	43db      	mvns	r3, r3
 80049ac:	69ba      	ldr	r2, [r7, #24]
 80049ae:	4013      	ands	r3, r2
 80049b0:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 80049b2:	683b      	ldr	r3, [r7, #0]
 80049b4:	685b      	ldr	r3, [r3, #4]
 80049b6:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80049ba:	2b00      	cmp	r3, #0
 80049bc:	d003      	beq.n	80049c6 <HAL_GPIO_Init+0x246>
        {
          temp |= iocurrent;
 80049be:	69ba      	ldr	r2, [r7, #24]
 80049c0:	693b      	ldr	r3, [r7, #16]
 80049c2:	4313      	orrs	r3, r2
 80049c4:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 80049c6:	4a2f      	ldr	r2, [pc, #188]	@ (8004a84 <HAL_GPIO_Init+0x304>)
 80049c8:	69bb      	ldr	r3, [r7, #24]
 80049ca:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 80049cc:	4b2d      	ldr	r3, [pc, #180]	@ (8004a84 <HAL_GPIO_Init+0x304>)
 80049ce:	68db      	ldr	r3, [r3, #12]
 80049d0:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80049d2:	693b      	ldr	r3, [r7, #16]
 80049d4:	43db      	mvns	r3, r3
 80049d6:	69ba      	ldr	r2, [r7, #24]
 80049d8:	4013      	ands	r3, r2
 80049da:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 80049dc:	683b      	ldr	r3, [r7, #0]
 80049de:	685b      	ldr	r3, [r3, #4]
 80049e0:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80049e4:	2b00      	cmp	r3, #0
 80049e6:	d003      	beq.n	80049f0 <HAL_GPIO_Init+0x270>
        {
          temp |= iocurrent;
 80049e8:	69ba      	ldr	r2, [r7, #24]
 80049ea:	693b      	ldr	r3, [r7, #16]
 80049ec:	4313      	orrs	r3, r2
 80049ee:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 80049f0:	4a24      	ldr	r2, [pc, #144]	@ (8004a84 <HAL_GPIO_Init+0x304>)
 80049f2:	69bb      	ldr	r3, [r7, #24]
 80049f4:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 80049f6:	4b23      	ldr	r3, [pc, #140]	@ (8004a84 <HAL_GPIO_Init+0x304>)
 80049f8:	685b      	ldr	r3, [r3, #4]
 80049fa:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80049fc:	693b      	ldr	r3, [r7, #16]
 80049fe:	43db      	mvns	r3, r3
 8004a00:	69ba      	ldr	r2, [r7, #24]
 8004a02:	4013      	ands	r3, r2
 8004a04:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8004a06:	683b      	ldr	r3, [r7, #0]
 8004a08:	685b      	ldr	r3, [r3, #4]
 8004a0a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004a0e:	2b00      	cmp	r3, #0
 8004a10:	d003      	beq.n	8004a1a <HAL_GPIO_Init+0x29a>
        {
          temp |= iocurrent;
 8004a12:	69ba      	ldr	r2, [r7, #24]
 8004a14:	693b      	ldr	r3, [r7, #16]
 8004a16:	4313      	orrs	r3, r2
 8004a18:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8004a1a:	4a1a      	ldr	r2, [pc, #104]	@ (8004a84 <HAL_GPIO_Init+0x304>)
 8004a1c:	69bb      	ldr	r3, [r7, #24]
 8004a1e:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8004a20:	4b18      	ldr	r3, [pc, #96]	@ (8004a84 <HAL_GPIO_Init+0x304>)
 8004a22:	681b      	ldr	r3, [r3, #0]
 8004a24:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8004a26:	693b      	ldr	r3, [r7, #16]
 8004a28:	43db      	mvns	r3, r3
 8004a2a:	69ba      	ldr	r2, [r7, #24]
 8004a2c:	4013      	ands	r3, r2
 8004a2e:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8004a30:	683b      	ldr	r3, [r7, #0]
 8004a32:	685b      	ldr	r3, [r3, #4]
 8004a34:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8004a38:	2b00      	cmp	r3, #0
 8004a3a:	d003      	beq.n	8004a44 <HAL_GPIO_Init+0x2c4>
        {
          temp |= iocurrent;
 8004a3c:	69ba      	ldr	r2, [r7, #24]
 8004a3e:	693b      	ldr	r3, [r7, #16]
 8004a40:	4313      	orrs	r3, r2
 8004a42:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8004a44:	4a0f      	ldr	r2, [pc, #60]	@ (8004a84 <HAL_GPIO_Init+0x304>)
 8004a46:	69bb      	ldr	r3, [r7, #24]
 8004a48:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8004a4a:	69fb      	ldr	r3, [r7, #28]
 8004a4c:	3301      	adds	r3, #1
 8004a4e:	61fb      	str	r3, [r7, #28]
 8004a50:	69fb      	ldr	r3, [r7, #28]
 8004a52:	2b0f      	cmp	r3, #15
 8004a54:	f67f aea2 	bls.w	800479c <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8004a58:	bf00      	nop
 8004a5a:	bf00      	nop
 8004a5c:	3724      	adds	r7, #36	@ 0x24
 8004a5e:	46bd      	mov	sp, r7
 8004a60:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a64:	4770      	bx	lr
 8004a66:	bf00      	nop
 8004a68:	40023800 	.word	0x40023800
 8004a6c:	40013800 	.word	0x40013800
 8004a70:	40020000 	.word	0x40020000
 8004a74:	40020400 	.word	0x40020400
 8004a78:	40020800 	.word	0x40020800
 8004a7c:	40020c00 	.word	0x40020c00
 8004a80:	40021000 	.word	0x40021000
 8004a84:	40013c00 	.word	0x40013c00

08004a88 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8004a88:	b480      	push	{r7}
 8004a8a:	b083      	sub	sp, #12
 8004a8c:	af00      	add	r7, sp, #0
 8004a8e:	6078      	str	r0, [r7, #4]
 8004a90:	460b      	mov	r3, r1
 8004a92:	807b      	strh	r3, [r7, #2]
 8004a94:	4613      	mov	r3, r2
 8004a96:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8004a98:	787b      	ldrb	r3, [r7, #1]
 8004a9a:	2b00      	cmp	r3, #0
 8004a9c:	d003      	beq.n	8004aa6 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8004a9e:	887a      	ldrh	r2, [r7, #2]
 8004aa0:	687b      	ldr	r3, [r7, #4]
 8004aa2:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8004aa4:	e003      	b.n	8004aae <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8004aa6:	887b      	ldrh	r3, [r7, #2]
 8004aa8:	041a      	lsls	r2, r3, #16
 8004aaa:	687b      	ldr	r3, [r7, #4]
 8004aac:	619a      	str	r2, [r3, #24]
}
 8004aae:	bf00      	nop
 8004ab0:	370c      	adds	r7, #12
 8004ab2:	46bd      	mov	sp, r7
 8004ab4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ab8:	4770      	bx	lr
	...

08004abc <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8004abc:	b580      	push	{r7, lr}
 8004abe:	b084      	sub	sp, #16
 8004ac0:	af00      	add	r7, sp, #0
 8004ac2:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8004ac4:	687b      	ldr	r3, [r7, #4]
 8004ac6:	2b00      	cmp	r3, #0
 8004ac8:	d101      	bne.n	8004ace <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8004aca:	2301      	movs	r3, #1
 8004acc:	e12b      	b.n	8004d26 <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8004ace:	687b      	ldr	r3, [r7, #4]
 8004ad0:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004ad4:	b2db      	uxtb	r3, r3
 8004ad6:	2b00      	cmp	r3, #0
 8004ad8:	d106      	bne.n	8004ae8 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8004ada:	687b      	ldr	r3, [r7, #4]
 8004adc:	2200      	movs	r2, #0
 8004ade:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 8004ae2:	6878      	ldr	r0, [r7, #4]
 8004ae4:	f7fd fe6c 	bl	80027c0 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8004ae8:	687b      	ldr	r3, [r7, #4]
 8004aea:	2224      	movs	r2, #36	@ 0x24
 8004aec:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8004af0:	687b      	ldr	r3, [r7, #4]
 8004af2:	681b      	ldr	r3, [r3, #0]
 8004af4:	681a      	ldr	r2, [r3, #0]
 8004af6:	687b      	ldr	r3, [r7, #4]
 8004af8:	681b      	ldr	r3, [r3, #0]
 8004afa:	f022 0201 	bic.w	r2, r2, #1
 8004afe:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 8004b00:	687b      	ldr	r3, [r7, #4]
 8004b02:	681b      	ldr	r3, [r3, #0]
 8004b04:	681a      	ldr	r2, [r3, #0]
 8004b06:	687b      	ldr	r3, [r7, #4]
 8004b08:	681b      	ldr	r3, [r3, #0]
 8004b0a:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8004b0e:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 8004b10:	687b      	ldr	r3, [r7, #4]
 8004b12:	681b      	ldr	r3, [r3, #0]
 8004b14:	681a      	ldr	r2, [r3, #0]
 8004b16:	687b      	ldr	r3, [r7, #4]
 8004b18:	681b      	ldr	r3, [r3, #0]
 8004b1a:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8004b1e:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8004b20:	f002 f822 	bl	8006b68 <HAL_RCC_GetPCLK1Freq>
 8004b24:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 8004b26:	687b      	ldr	r3, [r7, #4]
 8004b28:	685b      	ldr	r3, [r3, #4]
 8004b2a:	4a81      	ldr	r2, [pc, #516]	@ (8004d30 <HAL_I2C_Init+0x274>)
 8004b2c:	4293      	cmp	r3, r2
 8004b2e:	d807      	bhi.n	8004b40 <HAL_I2C_Init+0x84>
 8004b30:	68fb      	ldr	r3, [r7, #12]
 8004b32:	4a80      	ldr	r2, [pc, #512]	@ (8004d34 <HAL_I2C_Init+0x278>)
 8004b34:	4293      	cmp	r3, r2
 8004b36:	bf94      	ite	ls
 8004b38:	2301      	movls	r3, #1
 8004b3a:	2300      	movhi	r3, #0
 8004b3c:	b2db      	uxtb	r3, r3
 8004b3e:	e006      	b.n	8004b4e <HAL_I2C_Init+0x92>
 8004b40:	68fb      	ldr	r3, [r7, #12]
 8004b42:	4a7d      	ldr	r2, [pc, #500]	@ (8004d38 <HAL_I2C_Init+0x27c>)
 8004b44:	4293      	cmp	r3, r2
 8004b46:	bf94      	ite	ls
 8004b48:	2301      	movls	r3, #1
 8004b4a:	2300      	movhi	r3, #0
 8004b4c:	b2db      	uxtb	r3, r3
 8004b4e:	2b00      	cmp	r3, #0
 8004b50:	d001      	beq.n	8004b56 <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 8004b52:	2301      	movs	r3, #1
 8004b54:	e0e7      	b.n	8004d26 <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 8004b56:	68fb      	ldr	r3, [r7, #12]
 8004b58:	4a78      	ldr	r2, [pc, #480]	@ (8004d3c <HAL_I2C_Init+0x280>)
 8004b5a:	fba2 2303 	umull	r2, r3, r2, r3
 8004b5e:	0c9b      	lsrs	r3, r3, #18
 8004b60:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 8004b62:	687b      	ldr	r3, [r7, #4]
 8004b64:	681b      	ldr	r3, [r3, #0]
 8004b66:	685b      	ldr	r3, [r3, #4]
 8004b68:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 8004b6c:	687b      	ldr	r3, [r7, #4]
 8004b6e:	681b      	ldr	r3, [r3, #0]
 8004b70:	68ba      	ldr	r2, [r7, #8]
 8004b72:	430a      	orrs	r2, r1
 8004b74:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8004b76:	687b      	ldr	r3, [r7, #4]
 8004b78:	681b      	ldr	r3, [r3, #0]
 8004b7a:	6a1b      	ldr	r3, [r3, #32]
 8004b7c:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 8004b80:	687b      	ldr	r3, [r7, #4]
 8004b82:	685b      	ldr	r3, [r3, #4]
 8004b84:	4a6a      	ldr	r2, [pc, #424]	@ (8004d30 <HAL_I2C_Init+0x274>)
 8004b86:	4293      	cmp	r3, r2
 8004b88:	d802      	bhi.n	8004b90 <HAL_I2C_Init+0xd4>
 8004b8a:	68bb      	ldr	r3, [r7, #8]
 8004b8c:	3301      	adds	r3, #1
 8004b8e:	e009      	b.n	8004ba4 <HAL_I2C_Init+0xe8>
 8004b90:	68bb      	ldr	r3, [r7, #8]
 8004b92:	f44f 7296 	mov.w	r2, #300	@ 0x12c
 8004b96:	fb02 f303 	mul.w	r3, r2, r3
 8004b9a:	4a69      	ldr	r2, [pc, #420]	@ (8004d40 <HAL_I2C_Init+0x284>)
 8004b9c:	fba2 2303 	umull	r2, r3, r2, r3
 8004ba0:	099b      	lsrs	r3, r3, #6
 8004ba2:	3301      	adds	r3, #1
 8004ba4:	687a      	ldr	r2, [r7, #4]
 8004ba6:	6812      	ldr	r2, [r2, #0]
 8004ba8:	430b      	orrs	r3, r1
 8004baa:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8004bac:	687b      	ldr	r3, [r7, #4]
 8004bae:	681b      	ldr	r3, [r3, #0]
 8004bb0:	69db      	ldr	r3, [r3, #28]
 8004bb2:	f423 424f 	bic.w	r2, r3, #52992	@ 0xcf00
 8004bb6:	f022 02ff 	bic.w	r2, r2, #255	@ 0xff
 8004bba:	687b      	ldr	r3, [r7, #4]
 8004bbc:	685b      	ldr	r3, [r3, #4]
 8004bbe:	495c      	ldr	r1, [pc, #368]	@ (8004d30 <HAL_I2C_Init+0x274>)
 8004bc0:	428b      	cmp	r3, r1
 8004bc2:	d819      	bhi.n	8004bf8 <HAL_I2C_Init+0x13c>
 8004bc4:	68fb      	ldr	r3, [r7, #12]
 8004bc6:	1e59      	subs	r1, r3, #1
 8004bc8:	687b      	ldr	r3, [r7, #4]
 8004bca:	685b      	ldr	r3, [r3, #4]
 8004bcc:	005b      	lsls	r3, r3, #1
 8004bce:	fbb1 f3f3 	udiv	r3, r1, r3
 8004bd2:	1c59      	adds	r1, r3, #1
 8004bd4:	f640 73fc 	movw	r3, #4092	@ 0xffc
 8004bd8:	400b      	ands	r3, r1
 8004bda:	2b00      	cmp	r3, #0
 8004bdc:	d00a      	beq.n	8004bf4 <HAL_I2C_Init+0x138>
 8004bde:	68fb      	ldr	r3, [r7, #12]
 8004be0:	1e59      	subs	r1, r3, #1
 8004be2:	687b      	ldr	r3, [r7, #4]
 8004be4:	685b      	ldr	r3, [r3, #4]
 8004be6:	005b      	lsls	r3, r3, #1
 8004be8:	fbb1 f3f3 	udiv	r3, r1, r3
 8004bec:	3301      	adds	r3, #1
 8004bee:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8004bf2:	e051      	b.n	8004c98 <HAL_I2C_Init+0x1dc>
 8004bf4:	2304      	movs	r3, #4
 8004bf6:	e04f      	b.n	8004c98 <HAL_I2C_Init+0x1dc>
 8004bf8:	687b      	ldr	r3, [r7, #4]
 8004bfa:	689b      	ldr	r3, [r3, #8]
 8004bfc:	2b00      	cmp	r3, #0
 8004bfe:	d111      	bne.n	8004c24 <HAL_I2C_Init+0x168>
 8004c00:	68fb      	ldr	r3, [r7, #12]
 8004c02:	1e58      	subs	r0, r3, #1
 8004c04:	687b      	ldr	r3, [r7, #4]
 8004c06:	6859      	ldr	r1, [r3, #4]
 8004c08:	460b      	mov	r3, r1
 8004c0a:	005b      	lsls	r3, r3, #1
 8004c0c:	440b      	add	r3, r1
 8004c0e:	fbb0 f3f3 	udiv	r3, r0, r3
 8004c12:	3301      	adds	r3, #1
 8004c14:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8004c18:	2b00      	cmp	r3, #0
 8004c1a:	bf0c      	ite	eq
 8004c1c:	2301      	moveq	r3, #1
 8004c1e:	2300      	movne	r3, #0
 8004c20:	b2db      	uxtb	r3, r3
 8004c22:	e012      	b.n	8004c4a <HAL_I2C_Init+0x18e>
 8004c24:	68fb      	ldr	r3, [r7, #12]
 8004c26:	1e58      	subs	r0, r3, #1
 8004c28:	687b      	ldr	r3, [r7, #4]
 8004c2a:	6859      	ldr	r1, [r3, #4]
 8004c2c:	460b      	mov	r3, r1
 8004c2e:	009b      	lsls	r3, r3, #2
 8004c30:	440b      	add	r3, r1
 8004c32:	0099      	lsls	r1, r3, #2
 8004c34:	440b      	add	r3, r1
 8004c36:	fbb0 f3f3 	udiv	r3, r0, r3
 8004c3a:	3301      	adds	r3, #1
 8004c3c:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8004c40:	2b00      	cmp	r3, #0
 8004c42:	bf0c      	ite	eq
 8004c44:	2301      	moveq	r3, #1
 8004c46:	2300      	movne	r3, #0
 8004c48:	b2db      	uxtb	r3, r3
 8004c4a:	2b00      	cmp	r3, #0
 8004c4c:	d001      	beq.n	8004c52 <HAL_I2C_Init+0x196>
 8004c4e:	2301      	movs	r3, #1
 8004c50:	e022      	b.n	8004c98 <HAL_I2C_Init+0x1dc>
 8004c52:	687b      	ldr	r3, [r7, #4]
 8004c54:	689b      	ldr	r3, [r3, #8]
 8004c56:	2b00      	cmp	r3, #0
 8004c58:	d10e      	bne.n	8004c78 <HAL_I2C_Init+0x1bc>
 8004c5a:	68fb      	ldr	r3, [r7, #12]
 8004c5c:	1e58      	subs	r0, r3, #1
 8004c5e:	687b      	ldr	r3, [r7, #4]
 8004c60:	6859      	ldr	r1, [r3, #4]
 8004c62:	460b      	mov	r3, r1
 8004c64:	005b      	lsls	r3, r3, #1
 8004c66:	440b      	add	r3, r1
 8004c68:	fbb0 f3f3 	udiv	r3, r0, r3
 8004c6c:	3301      	adds	r3, #1
 8004c6e:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8004c72:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8004c76:	e00f      	b.n	8004c98 <HAL_I2C_Init+0x1dc>
 8004c78:	68fb      	ldr	r3, [r7, #12]
 8004c7a:	1e58      	subs	r0, r3, #1
 8004c7c:	687b      	ldr	r3, [r7, #4]
 8004c7e:	6859      	ldr	r1, [r3, #4]
 8004c80:	460b      	mov	r3, r1
 8004c82:	009b      	lsls	r3, r3, #2
 8004c84:	440b      	add	r3, r1
 8004c86:	0099      	lsls	r1, r3, #2
 8004c88:	440b      	add	r3, r1
 8004c8a:	fbb0 f3f3 	udiv	r3, r0, r3
 8004c8e:	3301      	adds	r3, #1
 8004c90:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8004c94:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8004c98:	6879      	ldr	r1, [r7, #4]
 8004c9a:	6809      	ldr	r1, [r1, #0]
 8004c9c:	4313      	orrs	r3, r2
 8004c9e:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8004ca0:	687b      	ldr	r3, [r7, #4]
 8004ca2:	681b      	ldr	r3, [r3, #0]
 8004ca4:	681b      	ldr	r3, [r3, #0]
 8004ca6:	f023 01c0 	bic.w	r1, r3, #192	@ 0xc0
 8004caa:	687b      	ldr	r3, [r7, #4]
 8004cac:	69da      	ldr	r2, [r3, #28]
 8004cae:	687b      	ldr	r3, [r7, #4]
 8004cb0:	6a1b      	ldr	r3, [r3, #32]
 8004cb2:	431a      	orrs	r2, r3
 8004cb4:	687b      	ldr	r3, [r7, #4]
 8004cb6:	681b      	ldr	r3, [r3, #0]
 8004cb8:	430a      	orrs	r2, r1
 8004cba:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8004cbc:	687b      	ldr	r3, [r7, #4]
 8004cbe:	681b      	ldr	r3, [r3, #0]
 8004cc0:	689b      	ldr	r3, [r3, #8]
 8004cc2:	f423 4303 	bic.w	r3, r3, #33536	@ 0x8300
 8004cc6:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 8004cca:	687a      	ldr	r2, [r7, #4]
 8004ccc:	6911      	ldr	r1, [r2, #16]
 8004cce:	687a      	ldr	r2, [r7, #4]
 8004cd0:	68d2      	ldr	r2, [r2, #12]
 8004cd2:	4311      	orrs	r1, r2
 8004cd4:	687a      	ldr	r2, [r7, #4]
 8004cd6:	6812      	ldr	r2, [r2, #0]
 8004cd8:	430b      	orrs	r3, r1
 8004cda:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8004cdc:	687b      	ldr	r3, [r7, #4]
 8004cde:	681b      	ldr	r3, [r3, #0]
 8004ce0:	68db      	ldr	r3, [r3, #12]
 8004ce2:	f023 01ff 	bic.w	r1, r3, #255	@ 0xff
 8004ce6:	687b      	ldr	r3, [r7, #4]
 8004ce8:	695a      	ldr	r2, [r3, #20]
 8004cea:	687b      	ldr	r3, [r7, #4]
 8004cec:	699b      	ldr	r3, [r3, #24]
 8004cee:	431a      	orrs	r2, r3
 8004cf0:	687b      	ldr	r3, [r7, #4]
 8004cf2:	681b      	ldr	r3, [r3, #0]
 8004cf4:	430a      	orrs	r2, r1
 8004cf6:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8004cf8:	687b      	ldr	r3, [r7, #4]
 8004cfa:	681b      	ldr	r3, [r3, #0]
 8004cfc:	681a      	ldr	r2, [r3, #0]
 8004cfe:	687b      	ldr	r3, [r7, #4]
 8004d00:	681b      	ldr	r3, [r3, #0]
 8004d02:	f042 0201 	orr.w	r2, r2, #1
 8004d06:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8004d08:	687b      	ldr	r3, [r7, #4]
 8004d0a:	2200      	movs	r2, #0
 8004d0c:	641a      	str	r2, [r3, #64]	@ 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 8004d0e:	687b      	ldr	r3, [r7, #4]
 8004d10:	2220      	movs	r2, #32
 8004d12:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 8004d16:	687b      	ldr	r3, [r7, #4]
 8004d18:	2200      	movs	r2, #0
 8004d1a:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8004d1c:	687b      	ldr	r3, [r7, #4]
 8004d1e:	2200      	movs	r2, #0
 8004d20:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

  return HAL_OK;
 8004d24:	2300      	movs	r3, #0
}
 8004d26:	4618      	mov	r0, r3
 8004d28:	3710      	adds	r7, #16
 8004d2a:	46bd      	mov	sp, r7
 8004d2c:	bd80      	pop	{r7, pc}
 8004d2e:	bf00      	nop
 8004d30:	000186a0 	.word	0x000186a0
 8004d34:	001e847f 	.word	0x001e847f
 8004d38:	003d08ff 	.word	0x003d08ff
 8004d3c:	431bde83 	.word	0x431bde83
 8004d40:	10624dd3 	.word	0x10624dd3

08004d44 <HAL_I2C_Mem_Write>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8004d44:	b580      	push	{r7, lr}
 8004d46:	b088      	sub	sp, #32
 8004d48:	af02      	add	r7, sp, #8
 8004d4a:	60f8      	str	r0, [r7, #12]
 8004d4c:	4608      	mov	r0, r1
 8004d4e:	4611      	mov	r1, r2
 8004d50:	461a      	mov	r2, r3
 8004d52:	4603      	mov	r3, r0
 8004d54:	817b      	strh	r3, [r7, #10]
 8004d56:	460b      	mov	r3, r1
 8004d58:	813b      	strh	r3, [r7, #8]
 8004d5a:	4613      	mov	r3, r2
 8004d5c:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8004d5e:	f7fe fbc7 	bl	80034f0 <HAL_GetTick>
 8004d62:	6178      	str	r0, [r7, #20]

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8004d64:	68fb      	ldr	r3, [r7, #12]
 8004d66:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004d6a:	b2db      	uxtb	r3, r3
 8004d6c:	2b20      	cmp	r3, #32
 8004d6e:	f040 80d9 	bne.w	8004f24 <HAL_I2C_Mem_Write+0x1e0>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8004d72:	697b      	ldr	r3, [r7, #20]
 8004d74:	9300      	str	r3, [sp, #0]
 8004d76:	2319      	movs	r3, #25
 8004d78:	2201      	movs	r2, #1
 8004d7a:	496d      	ldr	r1, [pc, #436]	@ (8004f30 <HAL_I2C_Mem_Write+0x1ec>)
 8004d7c:	68f8      	ldr	r0, [r7, #12]
 8004d7e:	f001 f88d 	bl	8005e9c <I2C_WaitOnFlagUntilTimeout>
 8004d82:	4603      	mov	r3, r0
 8004d84:	2b00      	cmp	r3, #0
 8004d86:	d001      	beq.n	8004d8c <HAL_I2C_Mem_Write+0x48>
    {
      return HAL_BUSY;
 8004d88:	2302      	movs	r3, #2
 8004d8a:	e0cc      	b.n	8004f26 <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8004d8c:	68fb      	ldr	r3, [r7, #12]
 8004d8e:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8004d92:	2b01      	cmp	r3, #1
 8004d94:	d101      	bne.n	8004d9a <HAL_I2C_Mem_Write+0x56>
 8004d96:	2302      	movs	r3, #2
 8004d98:	e0c5      	b.n	8004f26 <HAL_I2C_Mem_Write+0x1e2>
 8004d9a:	68fb      	ldr	r3, [r7, #12]
 8004d9c:	2201      	movs	r2, #1
 8004d9e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8004da2:	68fb      	ldr	r3, [r7, #12]
 8004da4:	681b      	ldr	r3, [r3, #0]
 8004da6:	681b      	ldr	r3, [r3, #0]
 8004da8:	f003 0301 	and.w	r3, r3, #1
 8004dac:	2b01      	cmp	r3, #1
 8004dae:	d007      	beq.n	8004dc0 <HAL_I2C_Mem_Write+0x7c>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8004db0:	68fb      	ldr	r3, [r7, #12]
 8004db2:	681b      	ldr	r3, [r3, #0]
 8004db4:	681a      	ldr	r2, [r3, #0]
 8004db6:	68fb      	ldr	r3, [r7, #12]
 8004db8:	681b      	ldr	r3, [r3, #0]
 8004dba:	f042 0201 	orr.w	r2, r2, #1
 8004dbe:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8004dc0:	68fb      	ldr	r3, [r7, #12]
 8004dc2:	681b      	ldr	r3, [r3, #0]
 8004dc4:	681a      	ldr	r2, [r3, #0]
 8004dc6:	68fb      	ldr	r3, [r7, #12]
 8004dc8:	681b      	ldr	r3, [r3, #0]
 8004dca:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8004dce:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8004dd0:	68fb      	ldr	r3, [r7, #12]
 8004dd2:	2221      	movs	r2, #33	@ 0x21
 8004dd4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8004dd8:	68fb      	ldr	r3, [r7, #12]
 8004dda:	2240      	movs	r2, #64	@ 0x40
 8004ddc:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8004de0:	68fb      	ldr	r3, [r7, #12]
 8004de2:	2200      	movs	r2, #0
 8004de4:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8004de6:	68fb      	ldr	r3, [r7, #12]
 8004de8:	6a3a      	ldr	r2, [r7, #32]
 8004dea:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 8004dec:	68fb      	ldr	r3, [r7, #12]
 8004dee:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 8004df0:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8004df2:	68fb      	ldr	r3, [r7, #12]
 8004df4:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004df6:	b29a      	uxth	r2, r3
 8004df8:	68fb      	ldr	r3, [r7, #12]
 8004dfa:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8004dfc:	68fb      	ldr	r3, [r7, #12]
 8004dfe:	4a4d      	ldr	r2, [pc, #308]	@ (8004f34 <HAL_I2C_Mem_Write+0x1f0>)
 8004e00:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8004e02:	88f8      	ldrh	r0, [r7, #6]
 8004e04:	893a      	ldrh	r2, [r7, #8]
 8004e06:	8979      	ldrh	r1, [r7, #10]
 8004e08:	697b      	ldr	r3, [r7, #20]
 8004e0a:	9301      	str	r3, [sp, #4]
 8004e0c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004e0e:	9300      	str	r3, [sp, #0]
 8004e10:	4603      	mov	r3, r0
 8004e12:	68f8      	ldr	r0, [r7, #12]
 8004e14:	f000 fda8 	bl	8005968 <I2C_RequestMemoryWrite>
 8004e18:	4603      	mov	r3, r0
 8004e1a:	2b00      	cmp	r3, #0
 8004e1c:	d052      	beq.n	8004ec4 <HAL_I2C_Mem_Write+0x180>
    {
      return HAL_ERROR;
 8004e1e:	2301      	movs	r3, #1
 8004e20:	e081      	b.n	8004f26 <HAL_I2C_Mem_Write+0x1e2>
    }

    while (hi2c->XferSize > 0U)
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8004e22:	697a      	ldr	r2, [r7, #20]
 8004e24:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8004e26:	68f8      	ldr	r0, [r7, #12]
 8004e28:	f001 f952 	bl	80060d0 <I2C_WaitOnTXEFlagUntilTimeout>
 8004e2c:	4603      	mov	r3, r0
 8004e2e:	2b00      	cmp	r3, #0
 8004e30:	d00d      	beq.n	8004e4e <HAL_I2C_Mem_Write+0x10a>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8004e32:	68fb      	ldr	r3, [r7, #12]
 8004e34:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004e36:	2b04      	cmp	r3, #4
 8004e38:	d107      	bne.n	8004e4a <HAL_I2C_Mem_Write+0x106>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004e3a:	68fb      	ldr	r3, [r7, #12]
 8004e3c:	681b      	ldr	r3, [r3, #0]
 8004e3e:	681a      	ldr	r2, [r3, #0]
 8004e40:	68fb      	ldr	r3, [r7, #12]
 8004e42:	681b      	ldr	r3, [r3, #0]
 8004e44:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8004e48:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8004e4a:	2301      	movs	r3, #1
 8004e4c:	e06b      	b.n	8004f26 <HAL_I2C_Mem_Write+0x1e2>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 8004e4e:	68fb      	ldr	r3, [r7, #12]
 8004e50:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004e52:	781a      	ldrb	r2, [r3, #0]
 8004e54:	68fb      	ldr	r3, [r7, #12]
 8004e56:	681b      	ldr	r3, [r3, #0]
 8004e58:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8004e5a:	68fb      	ldr	r3, [r7, #12]
 8004e5c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004e5e:	1c5a      	adds	r2, r3, #1
 8004e60:	68fb      	ldr	r3, [r7, #12]
 8004e62:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Update counter */
      hi2c->XferSize--;
 8004e64:	68fb      	ldr	r3, [r7, #12]
 8004e66:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004e68:	3b01      	subs	r3, #1
 8004e6a:	b29a      	uxth	r2, r3
 8004e6c:	68fb      	ldr	r3, [r7, #12]
 8004e6e:	851a      	strh	r2, [r3, #40]	@ 0x28
      hi2c->XferCount--;
 8004e70:	68fb      	ldr	r3, [r7, #12]
 8004e72:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004e74:	b29b      	uxth	r3, r3
 8004e76:	3b01      	subs	r3, #1
 8004e78:	b29a      	uxth	r2, r3
 8004e7a:	68fb      	ldr	r3, [r7, #12]
 8004e7c:	855a      	strh	r2, [r3, #42]	@ 0x2a

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 8004e7e:	68fb      	ldr	r3, [r7, #12]
 8004e80:	681b      	ldr	r3, [r3, #0]
 8004e82:	695b      	ldr	r3, [r3, #20]
 8004e84:	f003 0304 	and.w	r3, r3, #4
 8004e88:	2b04      	cmp	r3, #4
 8004e8a:	d11b      	bne.n	8004ec4 <HAL_I2C_Mem_Write+0x180>
 8004e8c:	68fb      	ldr	r3, [r7, #12]
 8004e8e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004e90:	2b00      	cmp	r3, #0
 8004e92:	d017      	beq.n	8004ec4 <HAL_I2C_Mem_Write+0x180>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 8004e94:	68fb      	ldr	r3, [r7, #12]
 8004e96:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004e98:	781a      	ldrb	r2, [r3, #0]
 8004e9a:	68fb      	ldr	r3, [r7, #12]
 8004e9c:	681b      	ldr	r3, [r3, #0]
 8004e9e:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8004ea0:	68fb      	ldr	r3, [r7, #12]
 8004ea2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004ea4:	1c5a      	adds	r2, r3, #1
 8004ea6:	68fb      	ldr	r3, [r7, #12]
 8004ea8:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Update counter */
        hi2c->XferSize--;
 8004eaa:	68fb      	ldr	r3, [r7, #12]
 8004eac:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004eae:	3b01      	subs	r3, #1
 8004eb0:	b29a      	uxth	r2, r3
 8004eb2:	68fb      	ldr	r3, [r7, #12]
 8004eb4:	851a      	strh	r2, [r3, #40]	@ 0x28
        hi2c->XferCount--;
 8004eb6:	68fb      	ldr	r3, [r7, #12]
 8004eb8:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004eba:	b29b      	uxth	r3, r3
 8004ebc:	3b01      	subs	r3, #1
 8004ebe:	b29a      	uxth	r2, r3
 8004ec0:	68fb      	ldr	r3, [r7, #12]
 8004ec2:	855a      	strh	r2, [r3, #42]	@ 0x2a
    while (hi2c->XferSize > 0U)
 8004ec4:	68fb      	ldr	r3, [r7, #12]
 8004ec6:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004ec8:	2b00      	cmp	r3, #0
 8004eca:	d1aa      	bne.n	8004e22 <HAL_I2C_Mem_Write+0xde>
      }
    }

    /* Wait until BTF flag is set */
    if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8004ecc:	697a      	ldr	r2, [r7, #20]
 8004ece:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8004ed0:	68f8      	ldr	r0, [r7, #12]
 8004ed2:	f001 f945 	bl	8006160 <I2C_WaitOnBTFFlagUntilTimeout>
 8004ed6:	4603      	mov	r3, r0
 8004ed8:	2b00      	cmp	r3, #0
 8004eda:	d00d      	beq.n	8004ef8 <HAL_I2C_Mem_Write+0x1b4>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8004edc:	68fb      	ldr	r3, [r7, #12]
 8004ede:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004ee0:	2b04      	cmp	r3, #4
 8004ee2:	d107      	bne.n	8004ef4 <HAL_I2C_Mem_Write+0x1b0>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004ee4:	68fb      	ldr	r3, [r7, #12]
 8004ee6:	681b      	ldr	r3, [r3, #0]
 8004ee8:	681a      	ldr	r2, [r3, #0]
 8004eea:	68fb      	ldr	r3, [r7, #12]
 8004eec:	681b      	ldr	r3, [r3, #0]
 8004eee:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8004ef2:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 8004ef4:	2301      	movs	r3, #1
 8004ef6:	e016      	b.n	8004f26 <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004ef8:	68fb      	ldr	r3, [r7, #12]
 8004efa:	681b      	ldr	r3, [r3, #0]
 8004efc:	681a      	ldr	r2, [r3, #0]
 8004efe:	68fb      	ldr	r3, [r7, #12]
 8004f00:	681b      	ldr	r3, [r3, #0]
 8004f02:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8004f06:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8004f08:	68fb      	ldr	r3, [r7, #12]
 8004f0a:	2220      	movs	r2, #32
 8004f0c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8004f10:	68fb      	ldr	r3, [r7, #12]
 8004f12:	2200      	movs	r2, #0
 8004f14:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8004f18:	68fb      	ldr	r3, [r7, #12]
 8004f1a:	2200      	movs	r2, #0
 8004f1c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_OK;
 8004f20:	2300      	movs	r3, #0
 8004f22:	e000      	b.n	8004f26 <HAL_I2C_Mem_Write+0x1e2>
  }
  else
  {
    return HAL_BUSY;
 8004f24:	2302      	movs	r3, #2
  }
}
 8004f26:	4618      	mov	r0, r3
 8004f28:	3718      	adds	r7, #24
 8004f2a:	46bd      	mov	sp, r7
 8004f2c:	bd80      	pop	{r7, pc}
 8004f2e:	bf00      	nop
 8004f30:	00100002 	.word	0x00100002
 8004f34:	ffff0000 	.word	0xffff0000

08004f38 <HAL_I2C_Mem_Read>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8004f38:	b580      	push	{r7, lr}
 8004f3a:	b08c      	sub	sp, #48	@ 0x30
 8004f3c:	af02      	add	r7, sp, #8
 8004f3e:	60f8      	str	r0, [r7, #12]
 8004f40:	4608      	mov	r0, r1
 8004f42:	4611      	mov	r1, r2
 8004f44:	461a      	mov	r2, r3
 8004f46:	4603      	mov	r3, r0
 8004f48:	817b      	strh	r3, [r7, #10]
 8004f4a:	460b      	mov	r3, r1
 8004f4c:	813b      	strh	r3, [r7, #8]
 8004f4e:	4613      	mov	r3, r2
 8004f50:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8004f52:	f7fe facd 	bl	80034f0 <HAL_GetTick>
 8004f56:	6278      	str	r0, [r7, #36]	@ 0x24

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8004f58:	68fb      	ldr	r3, [r7, #12]
 8004f5a:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004f5e:	b2db      	uxtb	r3, r3
 8004f60:	2b20      	cmp	r3, #32
 8004f62:	f040 8214 	bne.w	800538e <HAL_I2C_Mem_Read+0x456>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8004f66:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004f68:	9300      	str	r3, [sp, #0]
 8004f6a:	2319      	movs	r3, #25
 8004f6c:	2201      	movs	r2, #1
 8004f6e:	497b      	ldr	r1, [pc, #492]	@ (800515c <HAL_I2C_Mem_Read+0x224>)
 8004f70:	68f8      	ldr	r0, [r7, #12]
 8004f72:	f000 ff93 	bl	8005e9c <I2C_WaitOnFlagUntilTimeout>
 8004f76:	4603      	mov	r3, r0
 8004f78:	2b00      	cmp	r3, #0
 8004f7a:	d001      	beq.n	8004f80 <HAL_I2C_Mem_Read+0x48>
    {
      return HAL_BUSY;
 8004f7c:	2302      	movs	r3, #2
 8004f7e:	e207      	b.n	8005390 <HAL_I2C_Mem_Read+0x458>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8004f80:	68fb      	ldr	r3, [r7, #12]
 8004f82:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8004f86:	2b01      	cmp	r3, #1
 8004f88:	d101      	bne.n	8004f8e <HAL_I2C_Mem_Read+0x56>
 8004f8a:	2302      	movs	r3, #2
 8004f8c:	e200      	b.n	8005390 <HAL_I2C_Mem_Read+0x458>
 8004f8e:	68fb      	ldr	r3, [r7, #12]
 8004f90:	2201      	movs	r2, #1
 8004f92:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8004f96:	68fb      	ldr	r3, [r7, #12]
 8004f98:	681b      	ldr	r3, [r3, #0]
 8004f9a:	681b      	ldr	r3, [r3, #0]
 8004f9c:	f003 0301 	and.w	r3, r3, #1
 8004fa0:	2b01      	cmp	r3, #1
 8004fa2:	d007      	beq.n	8004fb4 <HAL_I2C_Mem_Read+0x7c>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8004fa4:	68fb      	ldr	r3, [r7, #12]
 8004fa6:	681b      	ldr	r3, [r3, #0]
 8004fa8:	681a      	ldr	r2, [r3, #0]
 8004faa:	68fb      	ldr	r3, [r7, #12]
 8004fac:	681b      	ldr	r3, [r3, #0]
 8004fae:	f042 0201 	orr.w	r2, r2, #1
 8004fb2:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8004fb4:	68fb      	ldr	r3, [r7, #12]
 8004fb6:	681b      	ldr	r3, [r3, #0]
 8004fb8:	681a      	ldr	r2, [r3, #0]
 8004fba:	68fb      	ldr	r3, [r7, #12]
 8004fbc:	681b      	ldr	r3, [r3, #0]
 8004fbe:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8004fc2:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 8004fc4:	68fb      	ldr	r3, [r7, #12]
 8004fc6:	2222      	movs	r2, #34	@ 0x22
 8004fc8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8004fcc:	68fb      	ldr	r3, [r7, #12]
 8004fce:	2240      	movs	r2, #64	@ 0x40
 8004fd0:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8004fd4:	68fb      	ldr	r3, [r7, #12]
 8004fd6:	2200      	movs	r2, #0
 8004fd8:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8004fda:	68fb      	ldr	r3, [r7, #12]
 8004fdc:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8004fde:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 8004fe0:	68fb      	ldr	r3, [r7, #12]
 8004fe2:	8eba      	ldrh	r2, [r7, #52]	@ 0x34
 8004fe4:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8004fe6:	68fb      	ldr	r3, [r7, #12]
 8004fe8:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004fea:	b29a      	uxth	r2, r3
 8004fec:	68fb      	ldr	r3, [r7, #12]
 8004fee:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8004ff0:	68fb      	ldr	r3, [r7, #12]
 8004ff2:	4a5b      	ldr	r2, [pc, #364]	@ (8005160 <HAL_I2C_Mem_Read+0x228>)
 8004ff4:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8004ff6:	88f8      	ldrh	r0, [r7, #6]
 8004ff8:	893a      	ldrh	r2, [r7, #8]
 8004ffa:	8979      	ldrh	r1, [r7, #10]
 8004ffc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004ffe:	9301      	str	r3, [sp, #4]
 8005000:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005002:	9300      	str	r3, [sp, #0]
 8005004:	4603      	mov	r3, r0
 8005006:	68f8      	ldr	r0, [r7, #12]
 8005008:	f000 fd44 	bl	8005a94 <I2C_RequestMemoryRead>
 800500c:	4603      	mov	r3, r0
 800500e:	2b00      	cmp	r3, #0
 8005010:	d001      	beq.n	8005016 <HAL_I2C_Mem_Read+0xde>
    {
      return HAL_ERROR;
 8005012:	2301      	movs	r3, #1
 8005014:	e1bc      	b.n	8005390 <HAL_I2C_Mem_Read+0x458>
    }

    if (hi2c->XferSize == 0U)
 8005016:	68fb      	ldr	r3, [r7, #12]
 8005018:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800501a:	2b00      	cmp	r3, #0
 800501c:	d113      	bne.n	8005046 <HAL_I2C_Mem_Read+0x10e>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800501e:	2300      	movs	r3, #0
 8005020:	623b      	str	r3, [r7, #32]
 8005022:	68fb      	ldr	r3, [r7, #12]
 8005024:	681b      	ldr	r3, [r3, #0]
 8005026:	695b      	ldr	r3, [r3, #20]
 8005028:	623b      	str	r3, [r7, #32]
 800502a:	68fb      	ldr	r3, [r7, #12]
 800502c:	681b      	ldr	r3, [r3, #0]
 800502e:	699b      	ldr	r3, [r3, #24]
 8005030:	623b      	str	r3, [r7, #32]
 8005032:	6a3b      	ldr	r3, [r7, #32]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005034:	68fb      	ldr	r3, [r7, #12]
 8005036:	681b      	ldr	r3, [r3, #0]
 8005038:	681a      	ldr	r2, [r3, #0]
 800503a:	68fb      	ldr	r3, [r7, #12]
 800503c:	681b      	ldr	r3, [r3, #0]
 800503e:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8005042:	601a      	str	r2, [r3, #0]
 8005044:	e190      	b.n	8005368 <HAL_I2C_Mem_Read+0x430>
    }
    else if (hi2c->XferSize == 1U)
 8005046:	68fb      	ldr	r3, [r7, #12]
 8005048:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800504a:	2b01      	cmp	r3, #1
 800504c:	d11b      	bne.n	8005086 <HAL_I2C_Mem_Read+0x14e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800504e:	68fb      	ldr	r3, [r7, #12]
 8005050:	681b      	ldr	r3, [r3, #0]
 8005052:	681a      	ldr	r2, [r3, #0]
 8005054:	68fb      	ldr	r3, [r7, #12]
 8005056:	681b      	ldr	r3, [r3, #0]
 8005058:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800505c:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800505e:	2300      	movs	r3, #0
 8005060:	61fb      	str	r3, [r7, #28]
 8005062:	68fb      	ldr	r3, [r7, #12]
 8005064:	681b      	ldr	r3, [r3, #0]
 8005066:	695b      	ldr	r3, [r3, #20]
 8005068:	61fb      	str	r3, [r7, #28]
 800506a:	68fb      	ldr	r3, [r7, #12]
 800506c:	681b      	ldr	r3, [r3, #0]
 800506e:	699b      	ldr	r3, [r3, #24]
 8005070:	61fb      	str	r3, [r7, #28]
 8005072:	69fb      	ldr	r3, [r7, #28]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005074:	68fb      	ldr	r3, [r7, #12]
 8005076:	681b      	ldr	r3, [r3, #0]
 8005078:	681a      	ldr	r2, [r3, #0]
 800507a:	68fb      	ldr	r3, [r7, #12]
 800507c:	681b      	ldr	r3, [r3, #0]
 800507e:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8005082:	601a      	str	r2, [r3, #0]
 8005084:	e170      	b.n	8005368 <HAL_I2C_Mem_Read+0x430>
    }
    else if (hi2c->XferSize == 2U)
 8005086:	68fb      	ldr	r3, [r7, #12]
 8005088:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800508a:	2b02      	cmp	r3, #2
 800508c:	d11b      	bne.n	80050c6 <HAL_I2C_Mem_Read+0x18e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800508e:	68fb      	ldr	r3, [r7, #12]
 8005090:	681b      	ldr	r3, [r3, #0]
 8005092:	681a      	ldr	r2, [r3, #0]
 8005094:	68fb      	ldr	r3, [r7, #12]
 8005096:	681b      	ldr	r3, [r3, #0]
 8005098:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800509c:	601a      	str	r2, [r3, #0]

      /* Enable Pos */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 800509e:	68fb      	ldr	r3, [r7, #12]
 80050a0:	681b      	ldr	r3, [r3, #0]
 80050a2:	681a      	ldr	r2, [r3, #0]
 80050a4:	68fb      	ldr	r3, [r7, #12]
 80050a6:	681b      	ldr	r3, [r3, #0]
 80050a8:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 80050ac:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80050ae:	2300      	movs	r3, #0
 80050b0:	61bb      	str	r3, [r7, #24]
 80050b2:	68fb      	ldr	r3, [r7, #12]
 80050b4:	681b      	ldr	r3, [r3, #0]
 80050b6:	695b      	ldr	r3, [r3, #20]
 80050b8:	61bb      	str	r3, [r7, #24]
 80050ba:	68fb      	ldr	r3, [r7, #12]
 80050bc:	681b      	ldr	r3, [r3, #0]
 80050be:	699b      	ldr	r3, [r3, #24]
 80050c0:	61bb      	str	r3, [r7, #24]
 80050c2:	69bb      	ldr	r3, [r7, #24]
 80050c4:	e150      	b.n	8005368 <HAL_I2C_Mem_Read+0x430>
    }
    else
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80050c6:	2300      	movs	r3, #0
 80050c8:	617b      	str	r3, [r7, #20]
 80050ca:	68fb      	ldr	r3, [r7, #12]
 80050cc:	681b      	ldr	r3, [r3, #0]
 80050ce:	695b      	ldr	r3, [r3, #20]
 80050d0:	617b      	str	r3, [r7, #20]
 80050d2:	68fb      	ldr	r3, [r7, #12]
 80050d4:	681b      	ldr	r3, [r3, #0]
 80050d6:	699b      	ldr	r3, [r3, #24]
 80050d8:	617b      	str	r3, [r7, #20]
 80050da:	697b      	ldr	r3, [r7, #20]
    }

    while (hi2c->XferSize > 0U)
 80050dc:	e144      	b.n	8005368 <HAL_I2C_Mem_Read+0x430>
    {
      if (hi2c->XferSize <= 3U)
 80050de:	68fb      	ldr	r3, [r7, #12]
 80050e0:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80050e2:	2b03      	cmp	r3, #3
 80050e4:	f200 80f1 	bhi.w	80052ca <HAL_I2C_Mem_Read+0x392>
      {
        /* One byte */
        if (hi2c->XferSize == 1U)
 80050e8:	68fb      	ldr	r3, [r7, #12]
 80050ea:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80050ec:	2b01      	cmp	r3, #1
 80050ee:	d123      	bne.n	8005138 <HAL_I2C_Mem_Read+0x200>
        {
          /* Wait until RXNE flag is set */
          if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80050f0:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80050f2:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 80050f4:	68f8      	ldr	r0, [r7, #12]
 80050f6:	f001 f87b 	bl	80061f0 <I2C_WaitOnRXNEFlagUntilTimeout>
 80050fa:	4603      	mov	r3, r0
 80050fc:	2b00      	cmp	r3, #0
 80050fe:	d001      	beq.n	8005104 <HAL_I2C_Mem_Read+0x1cc>
          {
            return HAL_ERROR;
 8005100:	2301      	movs	r3, #1
 8005102:	e145      	b.n	8005390 <HAL_I2C_Mem_Read+0x458>
          }

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8005104:	68fb      	ldr	r3, [r7, #12]
 8005106:	681b      	ldr	r3, [r3, #0]
 8005108:	691a      	ldr	r2, [r3, #16]
 800510a:	68fb      	ldr	r3, [r7, #12]
 800510c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800510e:	b2d2      	uxtb	r2, r2
 8005110:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8005112:	68fb      	ldr	r3, [r7, #12]
 8005114:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005116:	1c5a      	adds	r2, r3, #1
 8005118:	68fb      	ldr	r3, [r7, #12]
 800511a:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 800511c:	68fb      	ldr	r3, [r7, #12]
 800511e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005120:	3b01      	subs	r3, #1
 8005122:	b29a      	uxth	r2, r3
 8005124:	68fb      	ldr	r3, [r7, #12]
 8005126:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8005128:	68fb      	ldr	r3, [r7, #12]
 800512a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800512c:	b29b      	uxth	r3, r3
 800512e:	3b01      	subs	r3, #1
 8005130:	b29a      	uxth	r2, r3
 8005132:	68fb      	ldr	r3, [r7, #12]
 8005134:	855a      	strh	r2, [r3, #42]	@ 0x2a
 8005136:	e117      	b.n	8005368 <HAL_I2C_Mem_Read+0x430>
        }
        /* Two bytes */
        else if (hi2c->XferSize == 2U)
 8005138:	68fb      	ldr	r3, [r7, #12]
 800513a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800513c:	2b02      	cmp	r3, #2
 800513e:	d14e      	bne.n	80051de <HAL_I2C_Mem_Read+0x2a6>
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8005140:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005142:	9300      	str	r3, [sp, #0]
 8005144:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005146:	2200      	movs	r2, #0
 8005148:	4906      	ldr	r1, [pc, #24]	@ (8005164 <HAL_I2C_Mem_Read+0x22c>)
 800514a:	68f8      	ldr	r0, [r7, #12]
 800514c:	f000 fea6 	bl	8005e9c <I2C_WaitOnFlagUntilTimeout>
 8005150:	4603      	mov	r3, r0
 8005152:	2b00      	cmp	r3, #0
 8005154:	d008      	beq.n	8005168 <HAL_I2C_Mem_Read+0x230>
          {
            return HAL_ERROR;
 8005156:	2301      	movs	r3, #1
 8005158:	e11a      	b.n	8005390 <HAL_I2C_Mem_Read+0x458>
 800515a:	bf00      	nop
 800515c:	00100002 	.word	0x00100002
 8005160:	ffff0000 	.word	0xffff0000
 8005164:	00010004 	.word	0x00010004
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005168:	68fb      	ldr	r3, [r7, #12]
 800516a:	681b      	ldr	r3, [r3, #0]
 800516c:	681a      	ldr	r2, [r3, #0]
 800516e:	68fb      	ldr	r3, [r7, #12]
 8005170:	681b      	ldr	r3, [r3, #0]
 8005172:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8005176:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8005178:	68fb      	ldr	r3, [r7, #12]
 800517a:	681b      	ldr	r3, [r3, #0]
 800517c:	691a      	ldr	r2, [r3, #16]
 800517e:	68fb      	ldr	r3, [r7, #12]
 8005180:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005182:	b2d2      	uxtb	r2, r2
 8005184:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8005186:	68fb      	ldr	r3, [r7, #12]
 8005188:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800518a:	1c5a      	adds	r2, r3, #1
 800518c:	68fb      	ldr	r3, [r7, #12]
 800518e:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8005190:	68fb      	ldr	r3, [r7, #12]
 8005192:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005194:	3b01      	subs	r3, #1
 8005196:	b29a      	uxth	r2, r3
 8005198:	68fb      	ldr	r3, [r7, #12]
 800519a:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 800519c:	68fb      	ldr	r3, [r7, #12]
 800519e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80051a0:	b29b      	uxth	r3, r3
 80051a2:	3b01      	subs	r3, #1
 80051a4:	b29a      	uxth	r2, r3
 80051a6:	68fb      	ldr	r3, [r7, #12]
 80051a8:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80051aa:	68fb      	ldr	r3, [r7, #12]
 80051ac:	681b      	ldr	r3, [r3, #0]
 80051ae:	691a      	ldr	r2, [r3, #16]
 80051b0:	68fb      	ldr	r3, [r7, #12]
 80051b2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80051b4:	b2d2      	uxtb	r2, r2
 80051b6:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80051b8:	68fb      	ldr	r3, [r7, #12]
 80051ba:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80051bc:	1c5a      	adds	r2, r3, #1
 80051be:	68fb      	ldr	r3, [r7, #12]
 80051c0:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 80051c2:	68fb      	ldr	r3, [r7, #12]
 80051c4:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80051c6:	3b01      	subs	r3, #1
 80051c8:	b29a      	uxth	r2, r3
 80051ca:	68fb      	ldr	r3, [r7, #12]
 80051cc:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 80051ce:	68fb      	ldr	r3, [r7, #12]
 80051d0:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80051d2:	b29b      	uxth	r3, r3
 80051d4:	3b01      	subs	r3, #1
 80051d6:	b29a      	uxth	r2, r3
 80051d8:	68fb      	ldr	r3, [r7, #12]
 80051da:	855a      	strh	r2, [r3, #42]	@ 0x2a
 80051dc:	e0c4      	b.n	8005368 <HAL_I2C_Mem_Read+0x430>
        }
        /* 3 Last bytes */
        else
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 80051de:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80051e0:	9300      	str	r3, [sp, #0]
 80051e2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80051e4:	2200      	movs	r2, #0
 80051e6:	496c      	ldr	r1, [pc, #432]	@ (8005398 <HAL_I2C_Mem_Read+0x460>)
 80051e8:	68f8      	ldr	r0, [r7, #12]
 80051ea:	f000 fe57 	bl	8005e9c <I2C_WaitOnFlagUntilTimeout>
 80051ee:	4603      	mov	r3, r0
 80051f0:	2b00      	cmp	r3, #0
 80051f2:	d001      	beq.n	80051f8 <HAL_I2C_Mem_Read+0x2c0>
          {
            return HAL_ERROR;
 80051f4:	2301      	movs	r3, #1
 80051f6:	e0cb      	b.n	8005390 <HAL_I2C_Mem_Read+0x458>
          }

          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80051f8:	68fb      	ldr	r3, [r7, #12]
 80051fa:	681b      	ldr	r3, [r3, #0]
 80051fc:	681a      	ldr	r2, [r3, #0]
 80051fe:	68fb      	ldr	r3, [r7, #12]
 8005200:	681b      	ldr	r3, [r3, #0]
 8005202:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8005206:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8005208:	68fb      	ldr	r3, [r7, #12]
 800520a:	681b      	ldr	r3, [r3, #0]
 800520c:	691a      	ldr	r2, [r3, #16]
 800520e:	68fb      	ldr	r3, [r7, #12]
 8005210:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005212:	b2d2      	uxtb	r2, r2
 8005214:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8005216:	68fb      	ldr	r3, [r7, #12]
 8005218:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800521a:	1c5a      	adds	r2, r3, #1
 800521c:	68fb      	ldr	r3, [r7, #12]
 800521e:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8005220:	68fb      	ldr	r3, [r7, #12]
 8005222:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005224:	3b01      	subs	r3, #1
 8005226:	b29a      	uxth	r2, r3
 8005228:	68fb      	ldr	r3, [r7, #12]
 800522a:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 800522c:	68fb      	ldr	r3, [r7, #12]
 800522e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005230:	b29b      	uxth	r3, r3
 8005232:	3b01      	subs	r3, #1
 8005234:	b29a      	uxth	r2, r3
 8005236:	68fb      	ldr	r3, [r7, #12]
 8005238:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 800523a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800523c:	9300      	str	r3, [sp, #0]
 800523e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005240:	2200      	movs	r2, #0
 8005242:	4955      	ldr	r1, [pc, #340]	@ (8005398 <HAL_I2C_Mem_Read+0x460>)
 8005244:	68f8      	ldr	r0, [r7, #12]
 8005246:	f000 fe29 	bl	8005e9c <I2C_WaitOnFlagUntilTimeout>
 800524a:	4603      	mov	r3, r0
 800524c:	2b00      	cmp	r3, #0
 800524e:	d001      	beq.n	8005254 <HAL_I2C_Mem_Read+0x31c>
          {
            return HAL_ERROR;
 8005250:	2301      	movs	r3, #1
 8005252:	e09d      	b.n	8005390 <HAL_I2C_Mem_Read+0x458>
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005254:	68fb      	ldr	r3, [r7, #12]
 8005256:	681b      	ldr	r3, [r3, #0]
 8005258:	681a      	ldr	r2, [r3, #0]
 800525a:	68fb      	ldr	r3, [r7, #12]
 800525c:	681b      	ldr	r3, [r3, #0]
 800525e:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8005262:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8005264:	68fb      	ldr	r3, [r7, #12]
 8005266:	681b      	ldr	r3, [r3, #0]
 8005268:	691a      	ldr	r2, [r3, #16]
 800526a:	68fb      	ldr	r3, [r7, #12]
 800526c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800526e:	b2d2      	uxtb	r2, r2
 8005270:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8005272:	68fb      	ldr	r3, [r7, #12]
 8005274:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005276:	1c5a      	adds	r2, r3, #1
 8005278:	68fb      	ldr	r3, [r7, #12]
 800527a:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 800527c:	68fb      	ldr	r3, [r7, #12]
 800527e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005280:	3b01      	subs	r3, #1
 8005282:	b29a      	uxth	r2, r3
 8005284:	68fb      	ldr	r3, [r7, #12]
 8005286:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8005288:	68fb      	ldr	r3, [r7, #12]
 800528a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800528c:	b29b      	uxth	r3, r3
 800528e:	3b01      	subs	r3, #1
 8005290:	b29a      	uxth	r2, r3
 8005292:	68fb      	ldr	r3, [r7, #12]
 8005294:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8005296:	68fb      	ldr	r3, [r7, #12]
 8005298:	681b      	ldr	r3, [r3, #0]
 800529a:	691a      	ldr	r2, [r3, #16]
 800529c:	68fb      	ldr	r3, [r7, #12]
 800529e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80052a0:	b2d2      	uxtb	r2, r2
 80052a2:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80052a4:	68fb      	ldr	r3, [r7, #12]
 80052a6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80052a8:	1c5a      	adds	r2, r3, #1
 80052aa:	68fb      	ldr	r3, [r7, #12]
 80052ac:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 80052ae:	68fb      	ldr	r3, [r7, #12]
 80052b0:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80052b2:	3b01      	subs	r3, #1
 80052b4:	b29a      	uxth	r2, r3
 80052b6:	68fb      	ldr	r3, [r7, #12]
 80052b8:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 80052ba:	68fb      	ldr	r3, [r7, #12]
 80052bc:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80052be:	b29b      	uxth	r3, r3
 80052c0:	3b01      	subs	r3, #1
 80052c2:	b29a      	uxth	r2, r3
 80052c4:	68fb      	ldr	r3, [r7, #12]
 80052c6:	855a      	strh	r2, [r3, #42]	@ 0x2a
 80052c8:	e04e      	b.n	8005368 <HAL_I2C_Mem_Read+0x430>
        }
      }
      else
      {
        /* Wait until RXNE flag is set */
        if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80052ca:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80052cc:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 80052ce:	68f8      	ldr	r0, [r7, #12]
 80052d0:	f000 ff8e 	bl	80061f0 <I2C_WaitOnRXNEFlagUntilTimeout>
 80052d4:	4603      	mov	r3, r0
 80052d6:	2b00      	cmp	r3, #0
 80052d8:	d001      	beq.n	80052de <HAL_I2C_Mem_Read+0x3a6>
        {
          return HAL_ERROR;
 80052da:	2301      	movs	r3, #1
 80052dc:	e058      	b.n	8005390 <HAL_I2C_Mem_Read+0x458>
        }

        /* Read data from DR */
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80052de:	68fb      	ldr	r3, [r7, #12]
 80052e0:	681b      	ldr	r3, [r3, #0]
 80052e2:	691a      	ldr	r2, [r3, #16]
 80052e4:	68fb      	ldr	r3, [r7, #12]
 80052e6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80052e8:	b2d2      	uxtb	r2, r2
 80052ea:	701a      	strb	r2, [r3, #0]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 80052ec:	68fb      	ldr	r3, [r7, #12]
 80052ee:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80052f0:	1c5a      	adds	r2, r3, #1
 80052f2:	68fb      	ldr	r3, [r7, #12]
 80052f4:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Update counter */
        hi2c->XferSize--;
 80052f6:	68fb      	ldr	r3, [r7, #12]
 80052f8:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80052fa:	3b01      	subs	r3, #1
 80052fc:	b29a      	uxth	r2, r3
 80052fe:	68fb      	ldr	r3, [r7, #12]
 8005300:	851a      	strh	r2, [r3, #40]	@ 0x28
        hi2c->XferCount--;
 8005302:	68fb      	ldr	r3, [r7, #12]
 8005304:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005306:	b29b      	uxth	r3, r3
 8005308:	3b01      	subs	r3, #1
 800530a:	b29a      	uxth	r2, r3
 800530c:	68fb      	ldr	r3, [r7, #12]
 800530e:	855a      	strh	r2, [r3, #42]	@ 0x2a

        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 8005310:	68fb      	ldr	r3, [r7, #12]
 8005312:	681b      	ldr	r3, [r3, #0]
 8005314:	695b      	ldr	r3, [r3, #20]
 8005316:	f003 0304 	and.w	r3, r3, #4
 800531a:	2b04      	cmp	r3, #4
 800531c:	d124      	bne.n	8005368 <HAL_I2C_Mem_Read+0x430>
        {
          if (hi2c->XferSize == 3U)
 800531e:	68fb      	ldr	r3, [r7, #12]
 8005320:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005322:	2b03      	cmp	r3, #3
 8005324:	d107      	bne.n	8005336 <HAL_I2C_Mem_Read+0x3fe>
          {
            /* Disable Acknowledge */
            CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8005326:	68fb      	ldr	r3, [r7, #12]
 8005328:	681b      	ldr	r3, [r3, #0]
 800532a:	681a      	ldr	r2, [r3, #0]
 800532c:	68fb      	ldr	r3, [r7, #12]
 800532e:	681b      	ldr	r3, [r3, #0]
 8005330:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8005334:	601a      	str	r2, [r3, #0]
          }
          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8005336:	68fb      	ldr	r3, [r7, #12]
 8005338:	681b      	ldr	r3, [r3, #0]
 800533a:	691a      	ldr	r2, [r3, #16]
 800533c:	68fb      	ldr	r3, [r7, #12]
 800533e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005340:	b2d2      	uxtb	r2, r2
 8005342:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8005344:	68fb      	ldr	r3, [r7, #12]
 8005346:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005348:	1c5a      	adds	r2, r3, #1
 800534a:	68fb      	ldr	r3, [r7, #12]
 800534c:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 800534e:	68fb      	ldr	r3, [r7, #12]
 8005350:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005352:	3b01      	subs	r3, #1
 8005354:	b29a      	uxth	r2, r3
 8005356:	68fb      	ldr	r3, [r7, #12]
 8005358:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 800535a:	68fb      	ldr	r3, [r7, #12]
 800535c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800535e:	b29b      	uxth	r3, r3
 8005360:	3b01      	subs	r3, #1
 8005362:	b29a      	uxth	r2, r3
 8005364:	68fb      	ldr	r3, [r7, #12]
 8005366:	855a      	strh	r2, [r3, #42]	@ 0x2a
    while (hi2c->XferSize > 0U)
 8005368:	68fb      	ldr	r3, [r7, #12]
 800536a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800536c:	2b00      	cmp	r3, #0
 800536e:	f47f aeb6 	bne.w	80050de <HAL_I2C_Mem_Read+0x1a6>
        }
      }
    }

    hi2c->State = HAL_I2C_STATE_READY;
 8005372:	68fb      	ldr	r3, [r7, #12]
 8005374:	2220      	movs	r2, #32
 8005376:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 800537a:	68fb      	ldr	r3, [r7, #12]
 800537c:	2200      	movs	r2, #0
 800537e:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8005382:	68fb      	ldr	r3, [r7, #12]
 8005384:	2200      	movs	r2, #0
 8005386:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_OK;
 800538a:	2300      	movs	r3, #0
 800538c:	e000      	b.n	8005390 <HAL_I2C_Mem_Read+0x458>
  }
  else
  {
    return HAL_BUSY;
 800538e:	2302      	movs	r3, #2
  }
}
 8005390:	4618      	mov	r0, r3
 8005392:	3728      	adds	r7, #40	@ 0x28
 8005394:	46bd      	mov	sp, r7
 8005396:	bd80      	pop	{r7, pc}
 8005398:	00010004 	.word	0x00010004

0800539c <HAL_I2C_Mem_Read_DMA>:
  * @param  pData Pointer to data buffer
  * @param  Size Amount of data to be read
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read_DMA(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size)
{
 800539c:	b580      	push	{r7, lr}
 800539e:	b08c      	sub	sp, #48	@ 0x30
 80053a0:	af02      	add	r7, sp, #8
 80053a2:	60f8      	str	r0, [r7, #12]
 80053a4:	4608      	mov	r0, r1
 80053a6:	4611      	mov	r1, r2
 80053a8:	461a      	mov	r2, r3
 80053aa:	4603      	mov	r3, r0
 80053ac:	817b      	strh	r3, [r7, #10]
 80053ae:	460b      	mov	r3, r1
 80053b0:	813b      	strh	r3, [r7, #8]
 80053b2:	4613      	mov	r3, r2
 80053b4:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 80053b6:	f7fe f89b 	bl	80034f0 <HAL_GetTick>
 80053ba:	6278      	str	r0, [r7, #36]	@ 0x24
  __IO uint32_t count = 0U;
 80053bc:	2300      	movs	r3, #0
 80053be:	61fb      	str	r3, [r7, #28]
  HAL_StatusTypeDef dmaxferstatus;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80053c0:	68fb      	ldr	r3, [r7, #12]
 80053c2:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80053c6:	b2db      	uxtb	r3, r3
 80053c8:	2b20      	cmp	r3, #32
 80053ca:	f040 8172 	bne.w	80056b2 <HAL_I2C_Mem_Read_DMA+0x316>
  {
    /* Wait until BUSY flag is reset */
    count = I2C_TIMEOUT_BUSY_FLAG * (SystemCoreClock / 25U / 1000U);
 80053ce:	4b93      	ldr	r3, [pc, #588]	@ (800561c <HAL_I2C_Mem_Read_DMA+0x280>)
 80053d0:	681b      	ldr	r3, [r3, #0]
 80053d2:	08db      	lsrs	r3, r3, #3
 80053d4:	4a92      	ldr	r2, [pc, #584]	@ (8005620 <HAL_I2C_Mem_Read_DMA+0x284>)
 80053d6:	fba2 2303 	umull	r2, r3, r2, r3
 80053da:	0a1a      	lsrs	r2, r3, #8
 80053dc:	4613      	mov	r3, r2
 80053de:	009b      	lsls	r3, r3, #2
 80053e0:	4413      	add	r3, r2
 80053e2:	009a      	lsls	r2, r3, #2
 80053e4:	4413      	add	r3, r2
 80053e6:	61fb      	str	r3, [r7, #28]
    do
    {
      count--;
 80053e8:	69fb      	ldr	r3, [r7, #28]
 80053ea:	3b01      	subs	r3, #1
 80053ec:	61fb      	str	r3, [r7, #28]
      if (count == 0U)
 80053ee:	69fb      	ldr	r3, [r7, #28]
 80053f0:	2b00      	cmp	r3, #0
 80053f2:	d112      	bne.n	800541a <HAL_I2C_Mem_Read_DMA+0x7e>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 80053f4:	68fb      	ldr	r3, [r7, #12]
 80053f6:	2200      	movs	r2, #0
 80053f8:	631a      	str	r2, [r3, #48]	@ 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 80053fa:	68fb      	ldr	r3, [r7, #12]
 80053fc:	2220      	movs	r2, #32
 80053fe:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8005402:	68fb      	ldr	r3, [r7, #12]
 8005404:	2200      	movs	r2, #0
 8005406:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 800540a:	68fb      	ldr	r3, [r7, #12]
 800540c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800540e:	f043 0220 	orr.w	r2, r3, #32
 8005412:	68fb      	ldr	r3, [r7, #12]
 8005414:	641a      	str	r2, [r3, #64]	@ 0x40

        return HAL_BUSY;
 8005416:	2302      	movs	r3, #2
 8005418:	e14c      	b.n	80056b4 <HAL_I2C_Mem_Read_DMA+0x318>
      }
    }
    while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) != RESET);
 800541a:	68fb      	ldr	r3, [r7, #12]
 800541c:	681b      	ldr	r3, [r3, #0]
 800541e:	699b      	ldr	r3, [r3, #24]
 8005420:	f003 0302 	and.w	r3, r3, #2
 8005424:	2b02      	cmp	r3, #2
 8005426:	d0df      	beq.n	80053e8 <HAL_I2C_Mem_Read_DMA+0x4c>

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8005428:	68fb      	ldr	r3, [r7, #12]
 800542a:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800542e:	2b01      	cmp	r3, #1
 8005430:	d101      	bne.n	8005436 <HAL_I2C_Mem_Read_DMA+0x9a>
 8005432:	2302      	movs	r3, #2
 8005434:	e13e      	b.n	80056b4 <HAL_I2C_Mem_Read_DMA+0x318>
 8005436:	68fb      	ldr	r3, [r7, #12]
 8005438:	2201      	movs	r2, #1
 800543a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 800543e:	68fb      	ldr	r3, [r7, #12]
 8005440:	681b      	ldr	r3, [r3, #0]
 8005442:	681b      	ldr	r3, [r3, #0]
 8005444:	f003 0301 	and.w	r3, r3, #1
 8005448:	2b01      	cmp	r3, #1
 800544a:	d007      	beq.n	800545c <HAL_I2C_Mem_Read_DMA+0xc0>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 800544c:	68fb      	ldr	r3, [r7, #12]
 800544e:	681b      	ldr	r3, [r3, #0]
 8005450:	681a      	ldr	r2, [r3, #0]
 8005452:	68fb      	ldr	r3, [r7, #12]
 8005454:	681b      	ldr	r3, [r3, #0]
 8005456:	f042 0201 	orr.w	r2, r2, #1
 800545a:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 800545c:	68fb      	ldr	r3, [r7, #12]
 800545e:	681b      	ldr	r3, [r3, #0]
 8005460:	681a      	ldr	r2, [r3, #0]
 8005462:	68fb      	ldr	r3, [r7, #12]
 8005464:	681b      	ldr	r3, [r3, #0]
 8005466:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 800546a:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 800546c:	68fb      	ldr	r3, [r7, #12]
 800546e:	2222      	movs	r2, #34	@ 0x22
 8005470:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8005474:	68fb      	ldr	r3, [r7, #12]
 8005476:	2240      	movs	r2, #64	@ 0x40
 8005478:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800547c:	68fb      	ldr	r3, [r7, #12]
 800547e:	2200      	movs	r2, #0
 8005480:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8005482:	68fb      	ldr	r3, [r7, #12]
 8005484:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8005486:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 8005488:	68fb      	ldr	r3, [r7, #12]
 800548a:	8eba      	ldrh	r2, [r7, #52]	@ 0x34
 800548c:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 800548e:	68fb      	ldr	r3, [r7, #12]
 8005490:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005492:	b29a      	uxth	r2, r3
 8005494:	68fb      	ldr	r3, [r7, #12]
 8005496:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8005498:	68fb      	ldr	r3, [r7, #12]
 800549a:	4a62      	ldr	r2, [pc, #392]	@ (8005624 <HAL_I2C_Mem_Read_DMA+0x288>)
 800549c:	62da      	str	r2, [r3, #44]	@ 0x2c
    hi2c->Devaddress  = DevAddress;
 800549e:	897a      	ldrh	r2, [r7, #10]
 80054a0:	68fb      	ldr	r3, [r7, #12]
 80054a2:	645a      	str	r2, [r3, #68]	@ 0x44
    hi2c->Memaddress  = MemAddress;
 80054a4:	893a      	ldrh	r2, [r7, #8]
 80054a6:	68fb      	ldr	r3, [r7, #12]
 80054a8:	649a      	str	r2, [r3, #72]	@ 0x48
    hi2c->MemaddSize  = MemAddSize;
 80054aa:	88fa      	ldrh	r2, [r7, #6]
 80054ac:	68fb      	ldr	r3, [r7, #12]
 80054ae:	64da      	str	r2, [r3, #76]	@ 0x4c
    hi2c->EventCount  = 0U;
 80054b0:	68fb      	ldr	r3, [r7, #12]
 80054b2:	2200      	movs	r2, #0
 80054b4:	651a      	str	r2, [r3, #80]	@ 0x50

    if (hi2c->XferSize > 0U)
 80054b6:	68fb      	ldr	r3, [r7, #12]
 80054b8:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80054ba:	2b00      	cmp	r3, #0
 80054bc:	f000 80cc 	beq.w	8005658 <HAL_I2C_Mem_Read_DMA+0x2bc>
    {
      if (hi2c->hdmarx != NULL)
 80054c0:	68fb      	ldr	r3, [r7, #12]
 80054c2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80054c4:	2b00      	cmp	r3, #0
 80054c6:	d02d      	beq.n	8005524 <HAL_I2C_Mem_Read_DMA+0x188>
      {
        /* Set the I2C DMA transfer complete callback */
        hi2c->hdmarx->XferCpltCallback = I2C_DMAXferCplt;
 80054c8:	68fb      	ldr	r3, [r7, #12]
 80054ca:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80054cc:	4a56      	ldr	r2, [pc, #344]	@ (8005628 <HAL_I2C_Mem_Read_DMA+0x28c>)
 80054ce:	63da      	str	r2, [r3, #60]	@ 0x3c

        /* Set the DMA error callback */
        hi2c->hdmarx->XferErrorCallback = I2C_DMAError;
 80054d0:	68fb      	ldr	r3, [r7, #12]
 80054d2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80054d4:	4a55      	ldr	r2, [pc, #340]	@ (800562c <HAL_I2C_Mem_Read_DMA+0x290>)
 80054d6:	64da      	str	r2, [r3, #76]	@ 0x4c

        /* Set the unused DMA callbacks to NULL */
        hi2c->hdmarx->XferHalfCpltCallback = NULL;
 80054d8:	68fb      	ldr	r3, [r7, #12]
 80054da:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80054dc:	2200      	movs	r2, #0
 80054de:	641a      	str	r2, [r3, #64]	@ 0x40
        hi2c->hdmarx->XferM1CpltCallback = NULL;
 80054e0:	68fb      	ldr	r3, [r7, #12]
 80054e2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80054e4:	2200      	movs	r2, #0
 80054e6:	645a      	str	r2, [r3, #68]	@ 0x44
        hi2c->hdmarx->XferM1HalfCpltCallback = NULL;
 80054e8:	68fb      	ldr	r3, [r7, #12]
 80054ea:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80054ec:	2200      	movs	r2, #0
 80054ee:	649a      	str	r2, [r3, #72]	@ 0x48
        hi2c->hdmarx->XferAbortCallback = NULL;
 80054f0:	68fb      	ldr	r3, [r7, #12]
 80054f2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80054f4:	2200      	movs	r2, #0
 80054f6:	651a      	str	r2, [r3, #80]	@ 0x50

        /* Enable the DMA stream */
        dmaxferstatus = HAL_DMA_Start_IT(hi2c->hdmarx, (uint32_t)&hi2c->Instance->DR, (uint32_t)hi2c->pBuffPtr, hi2c->XferSize);
 80054f8:	68fb      	ldr	r3, [r7, #12]
 80054fa:	6b98      	ldr	r0, [r3, #56]	@ 0x38
 80054fc:	68fb      	ldr	r3, [r7, #12]
 80054fe:	681b      	ldr	r3, [r3, #0]
 8005500:	3310      	adds	r3, #16
 8005502:	4619      	mov	r1, r3
 8005504:	68fb      	ldr	r3, [r7, #12]
 8005506:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005508:	461a      	mov	r2, r3
 800550a:	68fb      	ldr	r3, [r7, #12]
 800550c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800550e:	f7fe fdd7 	bl	80040c0 <HAL_DMA_Start_IT>
 8005512:	4603      	mov	r3, r0
 8005514:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
        __HAL_UNLOCK(hi2c);

        return HAL_ERROR;
      }

      if (dmaxferstatus == HAL_OK)
 8005518:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 800551c:	2b00      	cmp	r3, #0
 800551e:	f040 8087 	bne.w	8005630 <HAL_I2C_Mem_Read_DMA+0x294>
 8005522:	e013      	b.n	800554c <HAL_I2C_Mem_Read_DMA+0x1b0>
        hi2c->State     = HAL_I2C_STATE_READY;
 8005524:	68fb      	ldr	r3, [r7, #12]
 8005526:	2220      	movs	r2, #32
 8005528:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        hi2c->Mode      = HAL_I2C_MODE_NONE;
 800552c:	68fb      	ldr	r3, [r7, #12]
 800552e:	2200      	movs	r2, #0
 8005530:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
        hi2c->ErrorCode |= HAL_I2C_ERROR_DMA_PARAM;
 8005534:	68fb      	ldr	r3, [r7, #12]
 8005536:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005538:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 800553c:	68fb      	ldr	r3, [r7, #12]
 800553e:	641a      	str	r2, [r3, #64]	@ 0x40
        __HAL_UNLOCK(hi2c);
 8005540:	68fb      	ldr	r3, [r7, #12]
 8005542:	2200      	movs	r2, #0
 8005544:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
        return HAL_ERROR;
 8005548:	2301      	movs	r3, #1
 800554a:	e0b3      	b.n	80056b4 <HAL_I2C_Mem_Read_DMA+0x318>
      {
        /* Send Slave Address and Memory Address */
        if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, I2C_TIMEOUT_FLAG, tickstart) != HAL_OK)
 800554c:	88f8      	ldrh	r0, [r7, #6]
 800554e:	893a      	ldrh	r2, [r7, #8]
 8005550:	8979      	ldrh	r1, [r7, #10]
 8005552:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005554:	9301      	str	r3, [sp, #4]
 8005556:	2323      	movs	r3, #35	@ 0x23
 8005558:	9300      	str	r3, [sp, #0]
 800555a:	4603      	mov	r3, r0
 800555c:	68f8      	ldr	r0, [r7, #12]
 800555e:	f000 fa99 	bl	8005a94 <I2C_RequestMemoryRead>
 8005562:	4603      	mov	r3, r0
 8005564:	2b00      	cmp	r3, #0
 8005566:	d023      	beq.n	80055b0 <HAL_I2C_Mem_Read_DMA+0x214>
        {
          /* Abort the ongoing DMA */
          dmaxferstatus = HAL_DMA_Abort_IT(hi2c->hdmarx);
 8005568:	68fb      	ldr	r3, [r7, #12]
 800556a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800556c:	4618      	mov	r0, r3
 800556e:	f7fe fe6f 	bl	8004250 <HAL_DMA_Abort_IT>
 8005572:	4603      	mov	r3, r0
 8005574:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23

          /* Prevent unused argument(s) compilation and MISRA warning */
          UNUSED(dmaxferstatus);

          /* Set the unused I2C DMA transfer complete callback to NULL */
          hi2c->hdmarx->XferCpltCallback = NULL;
 8005578:	68fb      	ldr	r3, [r7, #12]
 800557a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800557c:	2200      	movs	r2, #0
 800557e:	63da      	str	r2, [r3, #60]	@ 0x3c

          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8005580:	68fb      	ldr	r3, [r7, #12]
 8005582:	681b      	ldr	r3, [r3, #0]
 8005584:	681a      	ldr	r2, [r3, #0]
 8005586:	68fb      	ldr	r3, [r7, #12]
 8005588:	681b      	ldr	r3, [r3, #0]
 800558a:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800558e:	601a      	str	r2, [r3, #0]

          hi2c->XferSize = 0U;
 8005590:	68fb      	ldr	r3, [r7, #12]
 8005592:	2200      	movs	r2, #0
 8005594:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount = 0U;
 8005596:	68fb      	ldr	r3, [r7, #12]
 8005598:	2200      	movs	r2, #0
 800559a:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Disable I2C peripheral to prevent dummy data in buffer */
          __HAL_I2C_DISABLE(hi2c);
 800559c:	68fb      	ldr	r3, [r7, #12]
 800559e:	681b      	ldr	r3, [r3, #0]
 80055a0:	681a      	ldr	r2, [r3, #0]
 80055a2:	68fb      	ldr	r3, [r7, #12]
 80055a4:	681b      	ldr	r3, [r3, #0]
 80055a6:	f022 0201 	bic.w	r2, r2, #1
 80055aa:	601a      	str	r2, [r3, #0]

          return HAL_ERROR;
 80055ac:	2301      	movs	r3, #1
 80055ae:	e081      	b.n	80056b4 <HAL_I2C_Mem_Read_DMA+0x318>
        }

        if (hi2c->XferSize == 1U)
 80055b0:	68fb      	ldr	r3, [r7, #12]
 80055b2:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80055b4:	2b01      	cmp	r3, #1
 80055b6:	d108      	bne.n	80055ca <HAL_I2C_Mem_Read_DMA+0x22e>
        {
          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80055b8:	68fb      	ldr	r3, [r7, #12]
 80055ba:	681b      	ldr	r3, [r3, #0]
 80055bc:	681a      	ldr	r2, [r3, #0]
 80055be:	68fb      	ldr	r3, [r7, #12]
 80055c0:	681b      	ldr	r3, [r3, #0]
 80055c2:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80055c6:	601a      	str	r2, [r3, #0]
 80055c8:	e007      	b.n	80055da <HAL_I2C_Mem_Read_DMA+0x23e>
        }
        else
        {
          /* Enable Last DMA bit */
          SET_BIT(hi2c->Instance->CR2, I2C_CR2_LAST);
 80055ca:	68fb      	ldr	r3, [r7, #12]
 80055cc:	681b      	ldr	r3, [r3, #0]
 80055ce:	685a      	ldr	r2, [r3, #4]
 80055d0:	68fb      	ldr	r3, [r7, #12]
 80055d2:	681b      	ldr	r3, [r3, #0]
 80055d4:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 80055d8:	605a      	str	r2, [r3, #4]
        }

        /* Clear ADDR flag */
        __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80055da:	2300      	movs	r3, #0
 80055dc:	61bb      	str	r3, [r7, #24]
 80055de:	68fb      	ldr	r3, [r7, #12]
 80055e0:	681b      	ldr	r3, [r3, #0]
 80055e2:	695b      	ldr	r3, [r3, #20]
 80055e4:	61bb      	str	r3, [r7, #24]
 80055e6:	68fb      	ldr	r3, [r7, #12]
 80055e8:	681b      	ldr	r3, [r3, #0]
 80055ea:	699b      	ldr	r3, [r3, #24]
 80055ec:	61bb      	str	r3, [r7, #24]
 80055ee:	69bb      	ldr	r3, [r7, #24]

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80055f0:	68fb      	ldr	r3, [r7, #12]
 80055f2:	2200      	movs	r2, #0
 80055f4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

        /* Note : The I2C interrupts must be enabled after unlocking current process
        to avoid the risk of I2C interrupt handle execution before current
        process unlock */
        /* Enable ERR interrupt */
        __HAL_I2C_ENABLE_IT(hi2c, I2C_IT_ERR);
 80055f8:	68fb      	ldr	r3, [r7, #12]
 80055fa:	681b      	ldr	r3, [r3, #0]
 80055fc:	685a      	ldr	r2, [r3, #4]
 80055fe:	68fb      	ldr	r3, [r7, #12]
 8005600:	681b      	ldr	r3, [r3, #0]
 8005602:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8005606:	605a      	str	r2, [r3, #4]

        /* Enable DMA Request */
        hi2c->Instance->CR2 |= I2C_CR2_DMAEN;
 8005608:	68fb      	ldr	r3, [r7, #12]
 800560a:	681b      	ldr	r3, [r3, #0]
 800560c:	685a      	ldr	r2, [r3, #4]
 800560e:	68fb      	ldr	r3, [r7, #12]
 8005610:	681b      	ldr	r3, [r3, #0]
 8005612:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8005616:	605a      	str	r2, [r3, #4]
 8005618:	e049      	b.n	80056ae <HAL_I2C_Mem_Read_DMA+0x312>
 800561a:	bf00      	nop
 800561c:	20000084 	.word	0x20000084
 8005620:	14f8b589 	.word	0x14f8b589
 8005624:	ffff0000 	.word	0xffff0000
 8005628:	08005c65 	.word	0x08005c65
 800562c:	08005e23 	.word	0x08005e23
      }
      else
      {
        /* Update I2C state */
        hi2c->State     = HAL_I2C_STATE_READY;
 8005630:	68fb      	ldr	r3, [r7, #12]
 8005632:	2220      	movs	r2, #32
 8005634:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        hi2c->Mode      = HAL_I2C_MODE_NONE;
 8005638:	68fb      	ldr	r3, [r7, #12]
 800563a:	2200      	movs	r2, #0
 800563c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

        /* Update I2C error code */
        hi2c->ErrorCode |= HAL_I2C_ERROR_DMA;
 8005640:	68fb      	ldr	r3, [r7, #12]
 8005642:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005644:	f043 0210 	orr.w	r2, r3, #16
 8005648:	68fb      	ldr	r3, [r7, #12]
 800564a:	641a      	str	r2, [r3, #64]	@ 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800564c:	68fb      	ldr	r3, [r7, #12]
 800564e:	2200      	movs	r2, #0
 8005650:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

        return HAL_ERROR;
 8005654:	2301      	movs	r3, #1
 8005656:	e02d      	b.n	80056b4 <HAL_I2C_Mem_Read_DMA+0x318>
      }
    }
    else
    {
      /* Send Slave Address and Memory Address */
      if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, I2C_TIMEOUT_FLAG, tickstart) != HAL_OK)
 8005658:	88f8      	ldrh	r0, [r7, #6]
 800565a:	893a      	ldrh	r2, [r7, #8]
 800565c:	8979      	ldrh	r1, [r7, #10]
 800565e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005660:	9301      	str	r3, [sp, #4]
 8005662:	2323      	movs	r3, #35	@ 0x23
 8005664:	9300      	str	r3, [sp, #0]
 8005666:	4603      	mov	r3, r0
 8005668:	68f8      	ldr	r0, [r7, #12]
 800566a:	f000 fa13 	bl	8005a94 <I2C_RequestMemoryRead>
 800566e:	4603      	mov	r3, r0
 8005670:	2b00      	cmp	r3, #0
 8005672:	d001      	beq.n	8005678 <HAL_I2C_Mem_Read_DMA+0x2dc>
      {
        return HAL_ERROR;
 8005674:	2301      	movs	r3, #1
 8005676:	e01d      	b.n	80056b4 <HAL_I2C_Mem_Read_DMA+0x318>
      }

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8005678:	2300      	movs	r3, #0
 800567a:	617b      	str	r3, [r7, #20]
 800567c:	68fb      	ldr	r3, [r7, #12]
 800567e:	681b      	ldr	r3, [r3, #0]
 8005680:	695b      	ldr	r3, [r3, #20]
 8005682:	617b      	str	r3, [r7, #20]
 8005684:	68fb      	ldr	r3, [r7, #12]
 8005686:	681b      	ldr	r3, [r3, #0]
 8005688:	699b      	ldr	r3, [r3, #24]
 800568a:	617b      	str	r3, [r7, #20]
 800568c:	697b      	ldr	r3, [r7, #20]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800568e:	68fb      	ldr	r3, [r7, #12]
 8005690:	681b      	ldr	r3, [r3, #0]
 8005692:	681a      	ldr	r2, [r3, #0]
 8005694:	68fb      	ldr	r3, [r7, #12]
 8005696:	681b      	ldr	r3, [r3, #0]
 8005698:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800569c:	601a      	str	r2, [r3, #0]

      hi2c->State = HAL_I2C_STATE_READY;
 800569e:	68fb      	ldr	r3, [r7, #12]
 80056a0:	2220      	movs	r2, #32
 80056a2:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 80056a6:	68fb      	ldr	r3, [r7, #12]
 80056a8:	2200      	movs	r2, #0
 80056aa:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }

    return HAL_OK;
 80056ae:	2300      	movs	r3, #0
 80056b0:	e000      	b.n	80056b4 <HAL_I2C_Mem_Read_DMA+0x318>
  }
  else
  {
    return HAL_BUSY;
 80056b2:	2302      	movs	r3, #2
  }
}
 80056b4:	4618      	mov	r0, r3
 80056b6:	3728      	adds	r7, #40	@ 0x28
 80056b8:	46bd      	mov	sp, r7
 80056ba:	bd80      	pop	{r7, pc}

080056bc <HAL_I2C_IsDeviceReady>:
  * @param  Trials Number of trials
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_IsDeviceReady(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Trials, uint32_t Timeout)
{
 80056bc:	b580      	push	{r7, lr}
 80056be:	b08a      	sub	sp, #40	@ 0x28
 80056c0:	af02      	add	r7, sp, #8
 80056c2:	60f8      	str	r0, [r7, #12]
 80056c4:	607a      	str	r2, [r7, #4]
 80056c6:	603b      	str	r3, [r7, #0]
 80056c8:	460b      	mov	r3, r1
 80056ca:	817b      	strh	r3, [r7, #10]
  /* Get tick */
  uint32_t tickstart = HAL_GetTick();
 80056cc:	f7fd ff10 	bl	80034f0 <HAL_GetTick>
 80056d0:	61f8      	str	r0, [r7, #28]
  uint32_t I2C_Trials = 0U;
 80056d2:	2300      	movs	r3, #0
 80056d4:	61bb      	str	r3, [r7, #24]
  FlagStatus tmp1;
  FlagStatus tmp2;

  if (hi2c->State == HAL_I2C_STATE_READY)
 80056d6:	68fb      	ldr	r3, [r7, #12]
 80056d8:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80056dc:	b2db      	uxtb	r3, r3
 80056de:	2b20      	cmp	r3, #32
 80056e0:	f040 8111 	bne.w	8005906 <HAL_I2C_IsDeviceReady+0x24a>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 80056e4:	69fb      	ldr	r3, [r7, #28]
 80056e6:	9300      	str	r3, [sp, #0]
 80056e8:	2319      	movs	r3, #25
 80056ea:	2201      	movs	r2, #1
 80056ec:	4988      	ldr	r1, [pc, #544]	@ (8005910 <HAL_I2C_IsDeviceReady+0x254>)
 80056ee:	68f8      	ldr	r0, [r7, #12]
 80056f0:	f000 fbd4 	bl	8005e9c <I2C_WaitOnFlagUntilTimeout>
 80056f4:	4603      	mov	r3, r0
 80056f6:	2b00      	cmp	r3, #0
 80056f8:	d001      	beq.n	80056fe <HAL_I2C_IsDeviceReady+0x42>
    {
      return HAL_BUSY;
 80056fa:	2302      	movs	r3, #2
 80056fc:	e104      	b.n	8005908 <HAL_I2C_IsDeviceReady+0x24c>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 80056fe:	68fb      	ldr	r3, [r7, #12]
 8005700:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8005704:	2b01      	cmp	r3, #1
 8005706:	d101      	bne.n	800570c <HAL_I2C_IsDeviceReady+0x50>
 8005708:	2302      	movs	r3, #2
 800570a:	e0fd      	b.n	8005908 <HAL_I2C_IsDeviceReady+0x24c>
 800570c:	68fb      	ldr	r3, [r7, #12]
 800570e:	2201      	movs	r2, #1
 8005710:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8005714:	68fb      	ldr	r3, [r7, #12]
 8005716:	681b      	ldr	r3, [r3, #0]
 8005718:	681b      	ldr	r3, [r3, #0]
 800571a:	f003 0301 	and.w	r3, r3, #1
 800571e:	2b01      	cmp	r3, #1
 8005720:	d007      	beq.n	8005732 <HAL_I2C_IsDeviceReady+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8005722:	68fb      	ldr	r3, [r7, #12]
 8005724:	681b      	ldr	r3, [r3, #0]
 8005726:	681a      	ldr	r2, [r3, #0]
 8005728:	68fb      	ldr	r3, [r7, #12]
 800572a:	681b      	ldr	r3, [r3, #0]
 800572c:	f042 0201 	orr.w	r2, r2, #1
 8005730:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8005732:	68fb      	ldr	r3, [r7, #12]
 8005734:	681b      	ldr	r3, [r3, #0]
 8005736:	681a      	ldr	r2, [r3, #0]
 8005738:	68fb      	ldr	r3, [r7, #12]
 800573a:	681b      	ldr	r3, [r3, #0]
 800573c:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8005740:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_BUSY;
 8005742:	68fb      	ldr	r3, [r7, #12]
 8005744:	2224      	movs	r2, #36	@ 0x24
 8005746:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800574a:	68fb      	ldr	r3, [r7, #12]
 800574c:	2200      	movs	r2, #0
 800574e:	641a      	str	r2, [r3, #64]	@ 0x40
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8005750:	68fb      	ldr	r3, [r7, #12]
 8005752:	4a70      	ldr	r2, [pc, #448]	@ (8005914 <HAL_I2C_IsDeviceReady+0x258>)
 8005754:	62da      	str	r2, [r3, #44]	@ 0x2c

    do
    {
      /* Generate Start */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8005756:	68fb      	ldr	r3, [r7, #12]
 8005758:	681b      	ldr	r3, [r3, #0]
 800575a:	681a      	ldr	r2, [r3, #0]
 800575c:	68fb      	ldr	r3, [r7, #12]
 800575e:	681b      	ldr	r3, [r3, #0]
 8005760:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8005764:	601a      	str	r2, [r3, #0]

      /* Wait until SB flag is set */
      if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, tickstart) != HAL_OK)
 8005766:	69fb      	ldr	r3, [r7, #28]
 8005768:	9300      	str	r3, [sp, #0]
 800576a:	683b      	ldr	r3, [r7, #0]
 800576c:	2200      	movs	r2, #0
 800576e:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 8005772:	68f8      	ldr	r0, [r7, #12]
 8005774:	f000 fb92 	bl	8005e9c <I2C_WaitOnFlagUntilTimeout>
 8005778:	4603      	mov	r3, r0
 800577a:	2b00      	cmp	r3, #0
 800577c:	d00d      	beq.n	800579a <HAL_I2C_IsDeviceReady+0xde>
      {
        if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 800577e:	68fb      	ldr	r3, [r7, #12]
 8005780:	681b      	ldr	r3, [r3, #0]
 8005782:	681b      	ldr	r3, [r3, #0]
 8005784:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005788:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800578c:	d103      	bne.n	8005796 <HAL_I2C_IsDeviceReady+0xda>
        {
          hi2c->ErrorCode = HAL_I2C_WRONG_START;
 800578e:	68fb      	ldr	r3, [r7, #12]
 8005790:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8005794:	641a      	str	r2, [r3, #64]	@ 0x40
        }
        return HAL_TIMEOUT;
 8005796:	2303      	movs	r3, #3
 8005798:	e0b6      	b.n	8005908 <HAL_I2C_IsDeviceReady+0x24c>
      }

      /* Send slave address */
      hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 800579a:	897b      	ldrh	r3, [r7, #10]
 800579c:	b2db      	uxtb	r3, r3
 800579e:	461a      	mov	r2, r3
 80057a0:	68fb      	ldr	r3, [r7, #12]
 80057a2:	681b      	ldr	r3, [r3, #0]
 80057a4:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 80057a8:	611a      	str	r2, [r3, #16]

      /* Wait until ADDR or AF flag are set */
      /* Get tick */
      tickstart = HAL_GetTick();
 80057aa:	f7fd fea1 	bl	80034f0 <HAL_GetTick>
 80057ae:	61f8      	str	r0, [r7, #28]

      tmp1 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_ADDR);
 80057b0:	68fb      	ldr	r3, [r7, #12]
 80057b2:	681b      	ldr	r3, [r3, #0]
 80057b4:	695b      	ldr	r3, [r3, #20]
 80057b6:	f003 0302 	and.w	r3, r3, #2
 80057ba:	2b02      	cmp	r3, #2
 80057bc:	bf0c      	ite	eq
 80057be:	2301      	moveq	r3, #1
 80057c0:	2300      	movne	r3, #0
 80057c2:	b2db      	uxtb	r3, r3
 80057c4:	75fb      	strb	r3, [r7, #23]
      tmp2 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF);
 80057c6:	68fb      	ldr	r3, [r7, #12]
 80057c8:	681b      	ldr	r3, [r3, #0]
 80057ca:	695b      	ldr	r3, [r3, #20]
 80057cc:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80057d0:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80057d4:	bf0c      	ite	eq
 80057d6:	2301      	moveq	r3, #1
 80057d8:	2300      	movne	r3, #0
 80057da:	b2db      	uxtb	r3, r3
 80057dc:	75bb      	strb	r3, [r7, #22]
      while ((hi2c->State != HAL_I2C_STATE_TIMEOUT) && (tmp1 == RESET) && (tmp2 == RESET))
 80057de:	e025      	b.n	800582c <HAL_I2C_IsDeviceReady+0x170>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 80057e0:	f7fd fe86 	bl	80034f0 <HAL_GetTick>
 80057e4:	4602      	mov	r2, r0
 80057e6:	69fb      	ldr	r3, [r7, #28]
 80057e8:	1ad3      	subs	r3, r2, r3
 80057ea:	683a      	ldr	r2, [r7, #0]
 80057ec:	429a      	cmp	r2, r3
 80057ee:	d302      	bcc.n	80057f6 <HAL_I2C_IsDeviceReady+0x13a>
 80057f0:	683b      	ldr	r3, [r7, #0]
 80057f2:	2b00      	cmp	r3, #0
 80057f4:	d103      	bne.n	80057fe <HAL_I2C_IsDeviceReady+0x142>
        {
          hi2c->State = HAL_I2C_STATE_TIMEOUT;
 80057f6:	68fb      	ldr	r3, [r7, #12]
 80057f8:	22a0      	movs	r2, #160	@ 0xa0
 80057fa:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        }
        tmp1 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_ADDR);
 80057fe:	68fb      	ldr	r3, [r7, #12]
 8005800:	681b      	ldr	r3, [r3, #0]
 8005802:	695b      	ldr	r3, [r3, #20]
 8005804:	f003 0302 	and.w	r3, r3, #2
 8005808:	2b02      	cmp	r3, #2
 800580a:	bf0c      	ite	eq
 800580c:	2301      	moveq	r3, #1
 800580e:	2300      	movne	r3, #0
 8005810:	b2db      	uxtb	r3, r3
 8005812:	75fb      	strb	r3, [r7, #23]
        tmp2 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF);
 8005814:	68fb      	ldr	r3, [r7, #12]
 8005816:	681b      	ldr	r3, [r3, #0]
 8005818:	695b      	ldr	r3, [r3, #20]
 800581a:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800581e:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8005822:	bf0c      	ite	eq
 8005824:	2301      	moveq	r3, #1
 8005826:	2300      	movne	r3, #0
 8005828:	b2db      	uxtb	r3, r3
 800582a:	75bb      	strb	r3, [r7, #22]
      while ((hi2c->State != HAL_I2C_STATE_TIMEOUT) && (tmp1 == RESET) && (tmp2 == RESET))
 800582c:	68fb      	ldr	r3, [r7, #12]
 800582e:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8005832:	b2db      	uxtb	r3, r3
 8005834:	2ba0      	cmp	r3, #160	@ 0xa0
 8005836:	d005      	beq.n	8005844 <HAL_I2C_IsDeviceReady+0x188>
 8005838:	7dfb      	ldrb	r3, [r7, #23]
 800583a:	2b00      	cmp	r3, #0
 800583c:	d102      	bne.n	8005844 <HAL_I2C_IsDeviceReady+0x188>
 800583e:	7dbb      	ldrb	r3, [r7, #22]
 8005840:	2b00      	cmp	r3, #0
 8005842:	d0cd      	beq.n	80057e0 <HAL_I2C_IsDeviceReady+0x124>
      }

      hi2c->State = HAL_I2C_STATE_READY;
 8005844:	68fb      	ldr	r3, [r7, #12]
 8005846:	2220      	movs	r2, #32
 8005848:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

      /* Check if the ADDR flag has been set */
      if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_ADDR) == SET)
 800584c:	68fb      	ldr	r3, [r7, #12]
 800584e:	681b      	ldr	r3, [r3, #0]
 8005850:	695b      	ldr	r3, [r3, #20]
 8005852:	f003 0302 	and.w	r3, r3, #2
 8005856:	2b02      	cmp	r3, #2
 8005858:	d129      	bne.n	80058ae <HAL_I2C_IsDeviceReady+0x1f2>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800585a:	68fb      	ldr	r3, [r7, #12]
 800585c:	681b      	ldr	r3, [r3, #0]
 800585e:	681a      	ldr	r2, [r3, #0]
 8005860:	68fb      	ldr	r3, [r7, #12]
 8005862:	681b      	ldr	r3, [r3, #0]
 8005864:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8005868:	601a      	str	r2, [r3, #0]

        /* Clear ADDR Flag */
        __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800586a:	2300      	movs	r3, #0
 800586c:	613b      	str	r3, [r7, #16]
 800586e:	68fb      	ldr	r3, [r7, #12]
 8005870:	681b      	ldr	r3, [r3, #0]
 8005872:	695b      	ldr	r3, [r3, #20]
 8005874:	613b      	str	r3, [r7, #16]
 8005876:	68fb      	ldr	r3, [r7, #12]
 8005878:	681b      	ldr	r3, [r3, #0]
 800587a:	699b      	ldr	r3, [r3, #24]
 800587c:	613b      	str	r3, [r7, #16]
 800587e:	693b      	ldr	r3, [r7, #16]

        /* Wait until BUSY flag is reset */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8005880:	69fb      	ldr	r3, [r7, #28]
 8005882:	9300      	str	r3, [sp, #0]
 8005884:	2319      	movs	r3, #25
 8005886:	2201      	movs	r2, #1
 8005888:	4921      	ldr	r1, [pc, #132]	@ (8005910 <HAL_I2C_IsDeviceReady+0x254>)
 800588a:	68f8      	ldr	r0, [r7, #12]
 800588c:	f000 fb06 	bl	8005e9c <I2C_WaitOnFlagUntilTimeout>
 8005890:	4603      	mov	r3, r0
 8005892:	2b00      	cmp	r3, #0
 8005894:	d001      	beq.n	800589a <HAL_I2C_IsDeviceReady+0x1de>
        {
          return HAL_ERROR;
 8005896:	2301      	movs	r3, #1
 8005898:	e036      	b.n	8005908 <HAL_I2C_IsDeviceReady+0x24c>
        }

        hi2c->State = HAL_I2C_STATE_READY;
 800589a:	68fb      	ldr	r3, [r7, #12]
 800589c:	2220      	movs	r2, #32
 800589e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80058a2:	68fb      	ldr	r3, [r7, #12]
 80058a4:	2200      	movs	r2, #0
 80058a6:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

        return HAL_OK;
 80058aa:	2300      	movs	r3, #0
 80058ac:	e02c      	b.n	8005908 <HAL_I2C_IsDeviceReady+0x24c>
      }
      else
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80058ae:	68fb      	ldr	r3, [r7, #12]
 80058b0:	681b      	ldr	r3, [r3, #0]
 80058b2:	681a      	ldr	r2, [r3, #0]
 80058b4:	68fb      	ldr	r3, [r7, #12]
 80058b6:	681b      	ldr	r3, [r3, #0]
 80058b8:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80058bc:	601a      	str	r2, [r3, #0]

        /* Clear AF Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80058be:	68fb      	ldr	r3, [r7, #12]
 80058c0:	681b      	ldr	r3, [r3, #0]
 80058c2:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 80058c6:	615a      	str	r2, [r3, #20]

        /* Wait until BUSY flag is reset */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 80058c8:	69fb      	ldr	r3, [r7, #28]
 80058ca:	9300      	str	r3, [sp, #0]
 80058cc:	2319      	movs	r3, #25
 80058ce:	2201      	movs	r2, #1
 80058d0:	490f      	ldr	r1, [pc, #60]	@ (8005910 <HAL_I2C_IsDeviceReady+0x254>)
 80058d2:	68f8      	ldr	r0, [r7, #12]
 80058d4:	f000 fae2 	bl	8005e9c <I2C_WaitOnFlagUntilTimeout>
 80058d8:	4603      	mov	r3, r0
 80058da:	2b00      	cmp	r3, #0
 80058dc:	d001      	beq.n	80058e2 <HAL_I2C_IsDeviceReady+0x226>
        {
          return HAL_ERROR;
 80058de:	2301      	movs	r3, #1
 80058e0:	e012      	b.n	8005908 <HAL_I2C_IsDeviceReady+0x24c>
        }
      }

      /* Increment Trials */
      I2C_Trials++;
 80058e2:	69bb      	ldr	r3, [r7, #24]
 80058e4:	3301      	adds	r3, #1
 80058e6:	61bb      	str	r3, [r7, #24]
    }
    while (I2C_Trials < Trials);
 80058e8:	69ba      	ldr	r2, [r7, #24]
 80058ea:	687b      	ldr	r3, [r7, #4]
 80058ec:	429a      	cmp	r2, r3
 80058ee:	f4ff af32 	bcc.w	8005756 <HAL_I2C_IsDeviceReady+0x9a>

    hi2c->State = HAL_I2C_STATE_READY;
 80058f2:	68fb      	ldr	r3, [r7, #12]
 80058f4:	2220      	movs	r2, #32
 80058f6:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80058fa:	68fb      	ldr	r3, [r7, #12]
 80058fc:	2200      	movs	r2, #0
 80058fe:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_ERROR;
 8005902:	2301      	movs	r3, #1
 8005904:	e000      	b.n	8005908 <HAL_I2C_IsDeviceReady+0x24c>
  }
  else
  {
    return HAL_BUSY;
 8005906:	2302      	movs	r3, #2
  }
}
 8005908:	4618      	mov	r0, r3
 800590a:	3720      	adds	r7, #32
 800590c:	46bd      	mov	sp, r7
 800590e:	bd80      	pop	{r7, pc}
 8005910:	00100002 	.word	0x00100002
 8005914:	ffff0000 	.word	0xffff0000

08005918 <HAL_I2C_MasterRxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MasterRxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8005918:	b480      	push	{r7}
 800591a:	b083      	sub	sp, #12
 800591c:	af00      	add	r7, sp, #0
 800591e:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MasterRxCpltCallback could be implemented in the user file
   */
}
 8005920:	bf00      	nop
 8005922:	370c      	adds	r7, #12
 8005924:	46bd      	mov	sp, r7
 8005926:	f85d 7b04 	ldr.w	r7, [sp], #4
 800592a:	4770      	bx	lr

0800592c <HAL_I2C_SlaveTxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_SlaveTxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 800592c:	b480      	push	{r7}
 800592e:	b083      	sub	sp, #12
 8005930:	af00      	add	r7, sp, #0
 8005932:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_SlaveTxCpltCallback could be implemented in the user file
   */
}
 8005934:	bf00      	nop
 8005936:	370c      	adds	r7, #12
 8005938:	46bd      	mov	sp, r7
 800593a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800593e:	4770      	bx	lr

08005940 <HAL_I2C_SlaveRxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_SlaveRxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8005940:	b480      	push	{r7}
 8005942:	b083      	sub	sp, #12
 8005944:	af00      	add	r7, sp, #0
 8005946:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_SlaveRxCpltCallback could be implemented in the user file
   */
}
 8005948:	bf00      	nop
 800594a:	370c      	adds	r7, #12
 800594c:	46bd      	mov	sp, r7
 800594e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005952:	4770      	bx	lr

08005954 <HAL_I2C_ErrorCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_ErrorCallback(I2C_HandleTypeDef *hi2c)
{
 8005954:	b480      	push	{r7}
 8005956:	b083      	sub	sp, #12
 8005958:	af00      	add	r7, sp, #0
 800595a:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_ErrorCallback could be implemented in the user file
   */
}
 800595c:	bf00      	nop
 800595e:	370c      	adds	r7, #12
 8005960:	46bd      	mov	sp, r7
 8005962:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005966:	4770      	bx	lr

08005968 <I2C_RequestMemoryWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 8005968:	b580      	push	{r7, lr}
 800596a:	b088      	sub	sp, #32
 800596c:	af02      	add	r7, sp, #8
 800596e:	60f8      	str	r0, [r7, #12]
 8005970:	4608      	mov	r0, r1
 8005972:	4611      	mov	r1, r2
 8005974:	461a      	mov	r2, r3
 8005976:	4603      	mov	r3, r0
 8005978:	817b      	strh	r3, [r7, #10]
 800597a:	460b      	mov	r3, r1
 800597c:	813b      	strh	r3, [r7, #8]
 800597e:	4613      	mov	r3, r2
 8005980:	80fb      	strh	r3, [r7, #6]
  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8005982:	68fb      	ldr	r3, [r7, #12]
 8005984:	681b      	ldr	r3, [r3, #0]
 8005986:	681a      	ldr	r2, [r3, #0]
 8005988:	68fb      	ldr	r3, [r7, #12]
 800598a:	681b      	ldr	r3, [r3, #0]
 800598c:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8005990:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8005992:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005994:	9300      	str	r3, [sp, #0]
 8005996:	6a3b      	ldr	r3, [r7, #32]
 8005998:	2200      	movs	r2, #0
 800599a:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 800599e:	68f8      	ldr	r0, [r7, #12]
 80059a0:	f000 fa7c 	bl	8005e9c <I2C_WaitOnFlagUntilTimeout>
 80059a4:	4603      	mov	r3, r0
 80059a6:	2b00      	cmp	r3, #0
 80059a8:	d00d      	beq.n	80059c6 <I2C_RequestMemoryWrite+0x5e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 80059aa:	68fb      	ldr	r3, [r7, #12]
 80059ac:	681b      	ldr	r3, [r3, #0]
 80059ae:	681b      	ldr	r3, [r3, #0]
 80059b0:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80059b4:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80059b8:	d103      	bne.n	80059c2 <I2C_RequestMemoryWrite+0x5a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 80059ba:	68fb      	ldr	r3, [r7, #12]
 80059bc:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80059c0:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 80059c2:	2303      	movs	r3, #3
 80059c4:	e05f      	b.n	8005a86 <I2C_RequestMemoryWrite+0x11e>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 80059c6:	897b      	ldrh	r3, [r7, #10]
 80059c8:	b2db      	uxtb	r3, r3
 80059ca:	461a      	mov	r2, r3
 80059cc:	68fb      	ldr	r3, [r7, #12]
 80059ce:	681b      	ldr	r3, [r3, #0]
 80059d0:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 80059d4:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 80059d6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80059d8:	6a3a      	ldr	r2, [r7, #32]
 80059da:	492d      	ldr	r1, [pc, #180]	@ (8005a90 <I2C_RequestMemoryWrite+0x128>)
 80059dc:	68f8      	ldr	r0, [r7, #12]
 80059de:	f000 fad7 	bl	8005f90 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 80059e2:	4603      	mov	r3, r0
 80059e4:	2b00      	cmp	r3, #0
 80059e6:	d001      	beq.n	80059ec <I2C_RequestMemoryWrite+0x84>
  {
    return HAL_ERROR;
 80059e8:	2301      	movs	r3, #1
 80059ea:	e04c      	b.n	8005a86 <I2C_RequestMemoryWrite+0x11e>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80059ec:	2300      	movs	r3, #0
 80059ee:	617b      	str	r3, [r7, #20]
 80059f0:	68fb      	ldr	r3, [r7, #12]
 80059f2:	681b      	ldr	r3, [r3, #0]
 80059f4:	695b      	ldr	r3, [r3, #20]
 80059f6:	617b      	str	r3, [r7, #20]
 80059f8:	68fb      	ldr	r3, [r7, #12]
 80059fa:	681b      	ldr	r3, [r3, #0]
 80059fc:	699b      	ldr	r3, [r3, #24]
 80059fe:	617b      	str	r3, [r7, #20]
 8005a00:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8005a02:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005a04:	6a39      	ldr	r1, [r7, #32]
 8005a06:	68f8      	ldr	r0, [r7, #12]
 8005a08:	f000 fb62 	bl	80060d0 <I2C_WaitOnTXEFlagUntilTimeout>
 8005a0c:	4603      	mov	r3, r0
 8005a0e:	2b00      	cmp	r3, #0
 8005a10:	d00d      	beq.n	8005a2e <I2C_RequestMemoryWrite+0xc6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8005a12:	68fb      	ldr	r3, [r7, #12]
 8005a14:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005a16:	2b04      	cmp	r3, #4
 8005a18:	d107      	bne.n	8005a2a <I2C_RequestMemoryWrite+0xc2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005a1a:	68fb      	ldr	r3, [r7, #12]
 8005a1c:	681b      	ldr	r3, [r3, #0]
 8005a1e:	681a      	ldr	r2, [r3, #0]
 8005a20:	68fb      	ldr	r3, [r7, #12]
 8005a22:	681b      	ldr	r3, [r3, #0]
 8005a24:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8005a28:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 8005a2a:	2301      	movs	r3, #1
 8005a2c:	e02b      	b.n	8005a86 <I2C_RequestMemoryWrite+0x11e>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8005a2e:	88fb      	ldrh	r3, [r7, #6]
 8005a30:	2b01      	cmp	r3, #1
 8005a32:	d105      	bne.n	8005a40 <I2C_RequestMemoryWrite+0xd8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8005a34:	893b      	ldrh	r3, [r7, #8]
 8005a36:	b2da      	uxtb	r2, r3
 8005a38:	68fb      	ldr	r3, [r7, #12]
 8005a3a:	681b      	ldr	r3, [r3, #0]
 8005a3c:	611a      	str	r2, [r3, #16]
 8005a3e:	e021      	b.n	8005a84 <I2C_RequestMemoryWrite+0x11c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 8005a40:	893b      	ldrh	r3, [r7, #8]
 8005a42:	0a1b      	lsrs	r3, r3, #8
 8005a44:	b29b      	uxth	r3, r3
 8005a46:	b2da      	uxtb	r2, r3
 8005a48:	68fb      	ldr	r3, [r7, #12]
 8005a4a:	681b      	ldr	r3, [r3, #0]
 8005a4c:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8005a4e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005a50:	6a39      	ldr	r1, [r7, #32]
 8005a52:	68f8      	ldr	r0, [r7, #12]
 8005a54:	f000 fb3c 	bl	80060d0 <I2C_WaitOnTXEFlagUntilTimeout>
 8005a58:	4603      	mov	r3, r0
 8005a5a:	2b00      	cmp	r3, #0
 8005a5c:	d00d      	beq.n	8005a7a <I2C_RequestMemoryWrite+0x112>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8005a5e:	68fb      	ldr	r3, [r7, #12]
 8005a60:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005a62:	2b04      	cmp	r3, #4
 8005a64:	d107      	bne.n	8005a76 <I2C_RequestMemoryWrite+0x10e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005a66:	68fb      	ldr	r3, [r7, #12]
 8005a68:	681b      	ldr	r3, [r3, #0]
 8005a6a:	681a      	ldr	r2, [r3, #0]
 8005a6c:	68fb      	ldr	r3, [r7, #12]
 8005a6e:	681b      	ldr	r3, [r3, #0]
 8005a70:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8005a74:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 8005a76:	2301      	movs	r3, #1
 8005a78:	e005      	b.n	8005a86 <I2C_RequestMemoryWrite+0x11e>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8005a7a:	893b      	ldrh	r3, [r7, #8]
 8005a7c:	b2da      	uxtb	r2, r3
 8005a7e:	68fb      	ldr	r3, [r7, #12]
 8005a80:	681b      	ldr	r3, [r3, #0]
 8005a82:	611a      	str	r2, [r3, #16]
  }

  return HAL_OK;
 8005a84:	2300      	movs	r3, #0
}
 8005a86:	4618      	mov	r0, r3
 8005a88:	3718      	adds	r7, #24
 8005a8a:	46bd      	mov	sp, r7
 8005a8c:	bd80      	pop	{r7, pc}
 8005a8e:	bf00      	nop
 8005a90:	00010002 	.word	0x00010002

08005a94 <I2C_RequestMemoryRead>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 8005a94:	b580      	push	{r7, lr}
 8005a96:	b088      	sub	sp, #32
 8005a98:	af02      	add	r7, sp, #8
 8005a9a:	60f8      	str	r0, [r7, #12]
 8005a9c:	4608      	mov	r0, r1
 8005a9e:	4611      	mov	r1, r2
 8005aa0:	461a      	mov	r2, r3
 8005aa2:	4603      	mov	r3, r0
 8005aa4:	817b      	strh	r3, [r7, #10]
 8005aa6:	460b      	mov	r3, r1
 8005aa8:	813b      	strh	r3, [r7, #8]
 8005aaa:	4613      	mov	r3, r2
 8005aac:	80fb      	strh	r3, [r7, #6]
  /* Enable Acknowledge */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8005aae:	68fb      	ldr	r3, [r7, #12]
 8005ab0:	681b      	ldr	r3, [r3, #0]
 8005ab2:	681a      	ldr	r2, [r3, #0]
 8005ab4:	68fb      	ldr	r3, [r7, #12]
 8005ab6:	681b      	ldr	r3, [r3, #0]
 8005ab8:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 8005abc:	601a      	str	r2, [r3, #0]

  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8005abe:	68fb      	ldr	r3, [r7, #12]
 8005ac0:	681b      	ldr	r3, [r3, #0]
 8005ac2:	681a      	ldr	r2, [r3, #0]
 8005ac4:	68fb      	ldr	r3, [r7, #12]
 8005ac6:	681b      	ldr	r3, [r3, #0]
 8005ac8:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8005acc:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8005ace:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005ad0:	9300      	str	r3, [sp, #0]
 8005ad2:	6a3b      	ldr	r3, [r7, #32]
 8005ad4:	2200      	movs	r2, #0
 8005ad6:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 8005ada:	68f8      	ldr	r0, [r7, #12]
 8005adc:	f000 f9de 	bl	8005e9c <I2C_WaitOnFlagUntilTimeout>
 8005ae0:	4603      	mov	r3, r0
 8005ae2:	2b00      	cmp	r3, #0
 8005ae4:	d00d      	beq.n	8005b02 <I2C_RequestMemoryRead+0x6e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8005ae6:	68fb      	ldr	r3, [r7, #12]
 8005ae8:	681b      	ldr	r3, [r3, #0]
 8005aea:	681b      	ldr	r3, [r3, #0]
 8005aec:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005af0:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8005af4:	d103      	bne.n	8005afe <I2C_RequestMemoryRead+0x6a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8005af6:	68fb      	ldr	r3, [r7, #12]
 8005af8:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8005afc:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 8005afe:	2303      	movs	r3, #3
 8005b00:	e0aa      	b.n	8005c58 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8005b02:	897b      	ldrh	r3, [r7, #10]
 8005b04:	b2db      	uxtb	r3, r3
 8005b06:	461a      	mov	r2, r3
 8005b08:	68fb      	ldr	r3, [r7, #12]
 8005b0a:	681b      	ldr	r3, [r3, #0]
 8005b0c:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 8005b10:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8005b12:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005b14:	6a3a      	ldr	r2, [r7, #32]
 8005b16:	4952      	ldr	r1, [pc, #328]	@ (8005c60 <I2C_RequestMemoryRead+0x1cc>)
 8005b18:	68f8      	ldr	r0, [r7, #12]
 8005b1a:	f000 fa39 	bl	8005f90 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8005b1e:	4603      	mov	r3, r0
 8005b20:	2b00      	cmp	r3, #0
 8005b22:	d001      	beq.n	8005b28 <I2C_RequestMemoryRead+0x94>
  {
    return HAL_ERROR;
 8005b24:	2301      	movs	r3, #1
 8005b26:	e097      	b.n	8005c58 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8005b28:	2300      	movs	r3, #0
 8005b2a:	617b      	str	r3, [r7, #20]
 8005b2c:	68fb      	ldr	r3, [r7, #12]
 8005b2e:	681b      	ldr	r3, [r3, #0]
 8005b30:	695b      	ldr	r3, [r3, #20]
 8005b32:	617b      	str	r3, [r7, #20]
 8005b34:	68fb      	ldr	r3, [r7, #12]
 8005b36:	681b      	ldr	r3, [r3, #0]
 8005b38:	699b      	ldr	r3, [r3, #24]
 8005b3a:	617b      	str	r3, [r7, #20]
 8005b3c:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8005b3e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005b40:	6a39      	ldr	r1, [r7, #32]
 8005b42:	68f8      	ldr	r0, [r7, #12]
 8005b44:	f000 fac4 	bl	80060d0 <I2C_WaitOnTXEFlagUntilTimeout>
 8005b48:	4603      	mov	r3, r0
 8005b4a:	2b00      	cmp	r3, #0
 8005b4c:	d00d      	beq.n	8005b6a <I2C_RequestMemoryRead+0xd6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8005b4e:	68fb      	ldr	r3, [r7, #12]
 8005b50:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005b52:	2b04      	cmp	r3, #4
 8005b54:	d107      	bne.n	8005b66 <I2C_RequestMemoryRead+0xd2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005b56:	68fb      	ldr	r3, [r7, #12]
 8005b58:	681b      	ldr	r3, [r3, #0]
 8005b5a:	681a      	ldr	r2, [r3, #0]
 8005b5c:	68fb      	ldr	r3, [r7, #12]
 8005b5e:	681b      	ldr	r3, [r3, #0]
 8005b60:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8005b64:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 8005b66:	2301      	movs	r3, #1
 8005b68:	e076      	b.n	8005c58 <I2C_RequestMemoryRead+0x1c4>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8005b6a:	88fb      	ldrh	r3, [r7, #6]
 8005b6c:	2b01      	cmp	r3, #1
 8005b6e:	d105      	bne.n	8005b7c <I2C_RequestMemoryRead+0xe8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8005b70:	893b      	ldrh	r3, [r7, #8]
 8005b72:	b2da      	uxtb	r2, r3
 8005b74:	68fb      	ldr	r3, [r7, #12]
 8005b76:	681b      	ldr	r3, [r3, #0]
 8005b78:	611a      	str	r2, [r3, #16]
 8005b7a:	e021      	b.n	8005bc0 <I2C_RequestMemoryRead+0x12c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 8005b7c:	893b      	ldrh	r3, [r7, #8]
 8005b7e:	0a1b      	lsrs	r3, r3, #8
 8005b80:	b29b      	uxth	r3, r3
 8005b82:	b2da      	uxtb	r2, r3
 8005b84:	68fb      	ldr	r3, [r7, #12]
 8005b86:	681b      	ldr	r3, [r3, #0]
 8005b88:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8005b8a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005b8c:	6a39      	ldr	r1, [r7, #32]
 8005b8e:	68f8      	ldr	r0, [r7, #12]
 8005b90:	f000 fa9e 	bl	80060d0 <I2C_WaitOnTXEFlagUntilTimeout>
 8005b94:	4603      	mov	r3, r0
 8005b96:	2b00      	cmp	r3, #0
 8005b98:	d00d      	beq.n	8005bb6 <I2C_RequestMemoryRead+0x122>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8005b9a:	68fb      	ldr	r3, [r7, #12]
 8005b9c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005b9e:	2b04      	cmp	r3, #4
 8005ba0:	d107      	bne.n	8005bb2 <I2C_RequestMemoryRead+0x11e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005ba2:	68fb      	ldr	r3, [r7, #12]
 8005ba4:	681b      	ldr	r3, [r3, #0]
 8005ba6:	681a      	ldr	r2, [r3, #0]
 8005ba8:	68fb      	ldr	r3, [r7, #12]
 8005baa:	681b      	ldr	r3, [r3, #0]
 8005bac:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8005bb0:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 8005bb2:	2301      	movs	r3, #1
 8005bb4:	e050      	b.n	8005c58 <I2C_RequestMemoryRead+0x1c4>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8005bb6:	893b      	ldrh	r3, [r7, #8]
 8005bb8:	b2da      	uxtb	r2, r3
 8005bba:	68fb      	ldr	r3, [r7, #12]
 8005bbc:	681b      	ldr	r3, [r3, #0]
 8005bbe:	611a      	str	r2, [r3, #16]
  }

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8005bc0:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005bc2:	6a39      	ldr	r1, [r7, #32]
 8005bc4:	68f8      	ldr	r0, [r7, #12]
 8005bc6:	f000 fa83 	bl	80060d0 <I2C_WaitOnTXEFlagUntilTimeout>
 8005bca:	4603      	mov	r3, r0
 8005bcc:	2b00      	cmp	r3, #0
 8005bce:	d00d      	beq.n	8005bec <I2C_RequestMemoryRead+0x158>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8005bd0:	68fb      	ldr	r3, [r7, #12]
 8005bd2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005bd4:	2b04      	cmp	r3, #4
 8005bd6:	d107      	bne.n	8005be8 <I2C_RequestMemoryRead+0x154>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005bd8:	68fb      	ldr	r3, [r7, #12]
 8005bda:	681b      	ldr	r3, [r3, #0]
 8005bdc:	681a      	ldr	r2, [r3, #0]
 8005bde:	68fb      	ldr	r3, [r7, #12]
 8005be0:	681b      	ldr	r3, [r3, #0]
 8005be2:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8005be6:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 8005be8:	2301      	movs	r3, #1
 8005bea:	e035      	b.n	8005c58 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Generate Restart */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8005bec:	68fb      	ldr	r3, [r7, #12]
 8005bee:	681b      	ldr	r3, [r3, #0]
 8005bf0:	681a      	ldr	r2, [r3, #0]
 8005bf2:	68fb      	ldr	r3, [r7, #12]
 8005bf4:	681b      	ldr	r3, [r3, #0]
 8005bf6:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8005bfa:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8005bfc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005bfe:	9300      	str	r3, [sp, #0]
 8005c00:	6a3b      	ldr	r3, [r7, #32]
 8005c02:	2200      	movs	r2, #0
 8005c04:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 8005c08:	68f8      	ldr	r0, [r7, #12]
 8005c0a:	f000 f947 	bl	8005e9c <I2C_WaitOnFlagUntilTimeout>
 8005c0e:	4603      	mov	r3, r0
 8005c10:	2b00      	cmp	r3, #0
 8005c12:	d00d      	beq.n	8005c30 <I2C_RequestMemoryRead+0x19c>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8005c14:	68fb      	ldr	r3, [r7, #12]
 8005c16:	681b      	ldr	r3, [r3, #0]
 8005c18:	681b      	ldr	r3, [r3, #0]
 8005c1a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005c1e:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8005c22:	d103      	bne.n	8005c2c <I2C_RequestMemoryRead+0x198>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8005c24:	68fb      	ldr	r3, [r7, #12]
 8005c26:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8005c2a:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 8005c2c:	2303      	movs	r3, #3
 8005c2e:	e013      	b.n	8005c58 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_READ(DevAddress);
 8005c30:	897b      	ldrh	r3, [r7, #10]
 8005c32:	b2db      	uxtb	r3, r3
 8005c34:	f043 0301 	orr.w	r3, r3, #1
 8005c38:	b2da      	uxtb	r2, r3
 8005c3a:	68fb      	ldr	r3, [r7, #12]
 8005c3c:	681b      	ldr	r3, [r3, #0]
 8005c3e:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8005c40:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005c42:	6a3a      	ldr	r2, [r7, #32]
 8005c44:	4906      	ldr	r1, [pc, #24]	@ (8005c60 <I2C_RequestMemoryRead+0x1cc>)
 8005c46:	68f8      	ldr	r0, [r7, #12]
 8005c48:	f000 f9a2 	bl	8005f90 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8005c4c:	4603      	mov	r3, r0
 8005c4e:	2b00      	cmp	r3, #0
 8005c50:	d001      	beq.n	8005c56 <I2C_RequestMemoryRead+0x1c2>
  {
    return HAL_ERROR;
 8005c52:	2301      	movs	r3, #1
 8005c54:	e000      	b.n	8005c58 <I2C_RequestMemoryRead+0x1c4>
  }

  return HAL_OK;
 8005c56:	2300      	movs	r3, #0
}
 8005c58:	4618      	mov	r0, r3
 8005c5a:	3718      	adds	r7, #24
 8005c5c:	46bd      	mov	sp, r7
 8005c5e:	bd80      	pop	{r7, pc}
 8005c60:	00010002 	.word	0x00010002

08005c64 <I2C_DMAXferCplt>:
  * @brief  DMA I2C process complete callback.
  * @param  hdma DMA handle
  * @retval None
  */
static void I2C_DMAXferCplt(DMA_HandleTypeDef *hdma)
{
 8005c64:	b580      	push	{r7, lr}
 8005c66:	b086      	sub	sp, #24
 8005c68:	af00      	add	r7, sp, #0
 8005c6a:	6078      	str	r0, [r7, #4]
  I2C_HandleTypeDef *hi2c = (I2C_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent; /* Derogation MISRAC2012-Rule-11.5 */
 8005c6c:	687b      	ldr	r3, [r7, #4]
 8005c6e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005c70:	617b      	str	r3, [r7, #20]

  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8005c72:	697b      	ldr	r3, [r7, #20]
 8005c74:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8005c78:	74fb      	strb	r3, [r7, #19]
  HAL_I2C_ModeTypeDef CurrentMode   = hi2c->Mode;
 8005c7a:	697b      	ldr	r3, [r7, #20]
 8005c7c:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8005c80:	74bb      	strb	r3, [r7, #18]
  uint32_t CurrentXferOptions       = hi2c->XferOptions;
 8005c82:	697b      	ldr	r3, [r7, #20]
 8005c84:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005c86:	60fb      	str	r3, [r7, #12]

  /* Disable EVT and ERR interrupt */
  __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_ERR);
 8005c88:	697b      	ldr	r3, [r7, #20]
 8005c8a:	681b      	ldr	r3, [r3, #0]
 8005c8c:	685a      	ldr	r2, [r3, #4]
 8005c8e:	697b      	ldr	r3, [r7, #20]
 8005c90:	681b      	ldr	r3, [r3, #0]
 8005c92:	f422 7240 	bic.w	r2, r2, #768	@ 0x300
 8005c96:	605a      	str	r2, [r3, #4]

  /* Clear Complete callback */
  if (hi2c->hdmatx != NULL)
 8005c98:	697b      	ldr	r3, [r7, #20]
 8005c9a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8005c9c:	2b00      	cmp	r3, #0
 8005c9e:	d003      	beq.n	8005ca8 <I2C_DMAXferCplt+0x44>
  {
    hi2c->hdmatx->XferCpltCallback = NULL;
 8005ca0:	697b      	ldr	r3, [r7, #20]
 8005ca2:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8005ca4:	2200      	movs	r2, #0
 8005ca6:	63da      	str	r2, [r3, #60]	@ 0x3c
  }
  if (hi2c->hdmarx != NULL)
 8005ca8:	697b      	ldr	r3, [r7, #20]
 8005caa:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005cac:	2b00      	cmp	r3, #0
 8005cae:	d003      	beq.n	8005cb8 <I2C_DMAXferCplt+0x54>
  {
    hi2c->hdmarx->XferCpltCallback = NULL;
 8005cb0:	697b      	ldr	r3, [r7, #20]
 8005cb2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005cb4:	2200      	movs	r2, #0
 8005cb6:	63da      	str	r2, [r3, #60]	@ 0x3c
  }

  if ((((uint32_t)CurrentState & (uint32_t)HAL_I2C_STATE_BUSY_TX) == (uint32_t)HAL_I2C_STATE_BUSY_TX) || ((((uint32_t)CurrentState & (uint32_t)HAL_I2C_STATE_BUSY_RX) == (uint32_t)HAL_I2C_STATE_BUSY_RX) && (CurrentMode == HAL_I2C_MODE_SLAVE)))
 8005cb8:	7cfb      	ldrb	r3, [r7, #19]
 8005cba:	f003 0321 	and.w	r3, r3, #33	@ 0x21
 8005cbe:	2b21      	cmp	r3, #33	@ 0x21
 8005cc0:	d007      	beq.n	8005cd2 <I2C_DMAXferCplt+0x6e>
 8005cc2:	7cfb      	ldrb	r3, [r7, #19]
 8005cc4:	f003 0322 	and.w	r3, r3, #34	@ 0x22
 8005cc8:	2b22      	cmp	r3, #34	@ 0x22
 8005cca:	d131      	bne.n	8005d30 <I2C_DMAXferCplt+0xcc>
 8005ccc:	7cbb      	ldrb	r3, [r7, #18]
 8005cce:	2b20      	cmp	r3, #32
 8005cd0:	d12e      	bne.n	8005d30 <I2C_DMAXferCplt+0xcc>
  {
    /* Disable DMA Request */
    CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN);
 8005cd2:	697b      	ldr	r3, [r7, #20]
 8005cd4:	681b      	ldr	r3, [r3, #0]
 8005cd6:	685a      	ldr	r2, [r3, #4]
 8005cd8:	697b      	ldr	r3, [r7, #20]
 8005cda:	681b      	ldr	r3, [r3, #0]
 8005cdc:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8005ce0:	605a      	str	r2, [r3, #4]

    hi2c->XferCount = 0U;
 8005ce2:	697b      	ldr	r3, [r7, #20]
 8005ce4:	2200      	movs	r2, #0
 8005ce6:	855a      	strh	r2, [r3, #42]	@ 0x2a

    if (CurrentState == HAL_I2C_STATE_BUSY_TX_LISTEN)
 8005ce8:	7cfb      	ldrb	r3, [r7, #19]
 8005cea:	2b29      	cmp	r3, #41	@ 0x29
 8005cec:	d10a      	bne.n	8005d04 <I2C_DMAXferCplt+0xa0>
    {
      /* Set state at HAL_I2C_STATE_LISTEN */
      hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_TX;
 8005cee:	697b      	ldr	r3, [r7, #20]
 8005cf0:	2221      	movs	r2, #33	@ 0x21
 8005cf2:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State = HAL_I2C_STATE_LISTEN;
 8005cf4:	697b      	ldr	r3, [r7, #20]
 8005cf6:	2228      	movs	r2, #40	@ 0x28
 8005cf8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

      /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
      hi2c->SlaveTxCpltCallback(hi2c);
#else
      HAL_I2C_SlaveTxCpltCallback(hi2c);
 8005cfc:	6978      	ldr	r0, [r7, #20]
 8005cfe:	f7ff fe15 	bl	800592c <HAL_I2C_SlaveTxCpltCallback>
 8005d02:	e00c      	b.n	8005d1e <I2C_DMAXferCplt+0xba>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
    }
    else if (CurrentState == HAL_I2C_STATE_BUSY_RX_LISTEN)
 8005d04:	7cfb      	ldrb	r3, [r7, #19]
 8005d06:	2b2a      	cmp	r3, #42	@ 0x2a
 8005d08:	d109      	bne.n	8005d1e <I2C_DMAXferCplt+0xba>
    {
      /* Set state at HAL_I2C_STATE_LISTEN */
      hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_RX;
 8005d0a:	697b      	ldr	r3, [r7, #20]
 8005d0c:	2222      	movs	r2, #34	@ 0x22
 8005d0e:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State = HAL_I2C_STATE_LISTEN;
 8005d10:	697b      	ldr	r3, [r7, #20]
 8005d12:	2228      	movs	r2, #40	@ 0x28
 8005d14:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

      /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
      hi2c->SlaveRxCpltCallback(hi2c);
#else
      HAL_I2C_SlaveRxCpltCallback(hi2c);
 8005d18:	6978      	ldr	r0, [r7, #20]
 8005d1a:	f7ff fe11 	bl	8005940 <HAL_I2C_SlaveRxCpltCallback>
    {
      /* Do nothing */
    }

    /* Enable EVT and ERR interrupt to treat end of transfer in IRQ handler */
    __HAL_I2C_ENABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_ERR);
 8005d1e:	697b      	ldr	r3, [r7, #20]
 8005d20:	681b      	ldr	r3, [r3, #0]
 8005d22:	685a      	ldr	r2, [r3, #4]
 8005d24:	697b      	ldr	r3, [r7, #20]
 8005d26:	681b      	ldr	r3, [r3, #0]
 8005d28:	f442 7240 	orr.w	r2, r2, #768	@ 0x300
 8005d2c:	605a      	str	r2, [r3, #4]
  }
  else
  {
    /* Do nothing */
  }
}
 8005d2e:	e074      	b.n	8005e1a <I2C_DMAXferCplt+0x1b6>
  else if (hi2c->Mode != HAL_I2C_MODE_NONE)
 8005d30:	697b      	ldr	r3, [r7, #20]
 8005d32:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8005d36:	b2db      	uxtb	r3, r3
 8005d38:	2b00      	cmp	r3, #0
 8005d3a:	d06e      	beq.n	8005e1a <I2C_DMAXferCplt+0x1b6>
    if (hi2c->XferCount == (uint16_t)1)
 8005d3c:	697b      	ldr	r3, [r7, #20]
 8005d3e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005d40:	b29b      	uxth	r3, r3
 8005d42:	2b01      	cmp	r3, #1
 8005d44:	d107      	bne.n	8005d56 <I2C_DMAXferCplt+0xf2>
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8005d46:	697b      	ldr	r3, [r7, #20]
 8005d48:	681b      	ldr	r3, [r3, #0]
 8005d4a:	681a      	ldr	r2, [r3, #0]
 8005d4c:	697b      	ldr	r3, [r7, #20]
 8005d4e:	681b      	ldr	r3, [r3, #0]
 8005d50:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8005d54:	601a      	str	r2, [r3, #0]
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_ERR);
 8005d56:	697b      	ldr	r3, [r7, #20]
 8005d58:	681b      	ldr	r3, [r3, #0]
 8005d5a:	685a      	ldr	r2, [r3, #4]
 8005d5c:	697b      	ldr	r3, [r7, #20]
 8005d5e:	681b      	ldr	r3, [r3, #0]
 8005d60:	f422 7240 	bic.w	r2, r2, #768	@ 0x300
 8005d64:	605a      	str	r2, [r3, #4]
    if ((CurrentXferOptions == I2C_NO_OPTION_FRAME) || (CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_OTHER_AND_LAST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME))
 8005d66:	68fb      	ldr	r3, [r7, #12]
 8005d68:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 8005d6c:	d009      	beq.n	8005d82 <I2C_DMAXferCplt+0x11e>
 8005d6e:	68fb      	ldr	r3, [r7, #12]
 8005d70:	2b08      	cmp	r3, #8
 8005d72:	d006      	beq.n	8005d82 <I2C_DMAXferCplt+0x11e>
 8005d74:	68fb      	ldr	r3, [r7, #12]
 8005d76:	f1b3 4f2a 	cmp.w	r3, #2852126720	@ 0xaa000000
 8005d7a:	d002      	beq.n	8005d82 <I2C_DMAXferCplt+0x11e>
 8005d7c:	68fb      	ldr	r3, [r7, #12]
 8005d7e:	2b20      	cmp	r3, #32
 8005d80:	d107      	bne.n	8005d92 <I2C_DMAXferCplt+0x12e>
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005d82:	697b      	ldr	r3, [r7, #20]
 8005d84:	681b      	ldr	r3, [r3, #0]
 8005d86:	681a      	ldr	r2, [r3, #0]
 8005d88:	697b      	ldr	r3, [r7, #20]
 8005d8a:	681b      	ldr	r3, [r3, #0]
 8005d8c:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8005d90:	601a      	str	r2, [r3, #0]
    CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_LAST);
 8005d92:	697b      	ldr	r3, [r7, #20]
 8005d94:	681b      	ldr	r3, [r3, #0]
 8005d96:	685a      	ldr	r2, [r3, #4]
 8005d98:	697b      	ldr	r3, [r7, #20]
 8005d9a:	681b      	ldr	r3, [r3, #0]
 8005d9c:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 8005da0:	605a      	str	r2, [r3, #4]
    CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN);
 8005da2:	697b      	ldr	r3, [r7, #20]
 8005da4:	681b      	ldr	r3, [r3, #0]
 8005da6:	685a      	ldr	r2, [r3, #4]
 8005da8:	697b      	ldr	r3, [r7, #20]
 8005daa:	681b      	ldr	r3, [r3, #0]
 8005dac:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8005db0:	605a      	str	r2, [r3, #4]
    hi2c->XferCount = 0U;
 8005db2:	697b      	ldr	r3, [r7, #20]
 8005db4:	2200      	movs	r2, #0
 8005db6:	855a      	strh	r2, [r3, #42]	@ 0x2a
    if (hi2c->ErrorCode != HAL_I2C_ERROR_NONE)
 8005db8:	697b      	ldr	r3, [r7, #20]
 8005dba:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005dbc:	2b00      	cmp	r3, #0
 8005dbe:	d003      	beq.n	8005dc8 <I2C_DMAXferCplt+0x164>
      HAL_I2C_ErrorCallback(hi2c);
 8005dc0:	6978      	ldr	r0, [r7, #20]
 8005dc2:	f7ff fdc7 	bl	8005954 <HAL_I2C_ErrorCallback>
}
 8005dc6:	e028      	b.n	8005e1a <I2C_DMAXferCplt+0x1b6>
      hi2c->State = HAL_I2C_STATE_READY;
 8005dc8:	697b      	ldr	r3, [r7, #20]
 8005dca:	2220      	movs	r2, #32
 8005dcc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      if (hi2c->Mode == HAL_I2C_MODE_MEM)
 8005dd0:	697b      	ldr	r3, [r7, #20]
 8005dd2:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8005dd6:	b2db      	uxtb	r3, r3
 8005dd8:	2b40      	cmp	r3, #64	@ 0x40
 8005dda:	d10a      	bne.n	8005df2 <I2C_DMAXferCplt+0x18e>
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8005ddc:	697b      	ldr	r3, [r7, #20]
 8005dde:	2200      	movs	r2, #0
 8005de0:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
        hi2c->PreviousState = I2C_STATE_NONE;
 8005de4:	697b      	ldr	r3, [r7, #20]
 8005de6:	2200      	movs	r2, #0
 8005de8:	631a      	str	r2, [r3, #48]	@ 0x30
        HAL_I2C_MemRxCpltCallback(hi2c);
 8005dea:	6978      	ldr	r0, [r7, #20]
 8005dec:	f7fc fa5a 	bl	80022a4 <HAL_I2C_MemRxCpltCallback>
}
 8005df0:	e013      	b.n	8005e1a <I2C_DMAXferCplt+0x1b6>
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8005df2:	697b      	ldr	r3, [r7, #20]
 8005df4:	2200      	movs	r2, #0
 8005df6:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
        if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME))
 8005dfa:	68fb      	ldr	r3, [r7, #12]
 8005dfc:	2b08      	cmp	r3, #8
 8005dfe:	d002      	beq.n	8005e06 <I2C_DMAXferCplt+0x1a2>
 8005e00:	68fb      	ldr	r3, [r7, #12]
 8005e02:	2b20      	cmp	r3, #32
 8005e04:	d103      	bne.n	8005e0e <I2C_DMAXferCplt+0x1aa>
          hi2c->PreviousState = I2C_STATE_NONE;
 8005e06:	697b      	ldr	r3, [r7, #20]
 8005e08:	2200      	movs	r2, #0
 8005e0a:	631a      	str	r2, [r3, #48]	@ 0x30
 8005e0c:	e002      	b.n	8005e14 <I2C_DMAXferCplt+0x1b0>
          hi2c->PreviousState = I2C_STATE_MASTER_BUSY_RX;
 8005e0e:	697b      	ldr	r3, [r7, #20]
 8005e10:	2212      	movs	r2, #18
 8005e12:	631a      	str	r2, [r3, #48]	@ 0x30
        HAL_I2C_MasterRxCpltCallback(hi2c);
 8005e14:	6978      	ldr	r0, [r7, #20]
 8005e16:	f7ff fd7f 	bl	8005918 <HAL_I2C_MasterRxCpltCallback>
}
 8005e1a:	bf00      	nop
 8005e1c:	3718      	adds	r7, #24
 8005e1e:	46bd      	mov	sp, r7
 8005e20:	bd80      	pop	{r7, pc}

08005e22 <I2C_DMAError>:
  * @brief  DMA I2C communication error callback.
  * @param  hdma DMA handle
  * @retval None
  */
static void I2C_DMAError(DMA_HandleTypeDef *hdma)
{
 8005e22:	b580      	push	{r7, lr}
 8005e24:	b084      	sub	sp, #16
 8005e26:	af00      	add	r7, sp, #0
 8005e28:	6078      	str	r0, [r7, #4]
  I2C_HandleTypeDef *hi2c = (I2C_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent; /* Derogation MISRAC2012-Rule-11.5 */
 8005e2a:	687b      	ldr	r3, [r7, #4]
 8005e2c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005e2e:	60fb      	str	r3, [r7, #12]

  /* Clear Complete callback */
  if (hi2c->hdmatx != NULL)
 8005e30:	68fb      	ldr	r3, [r7, #12]
 8005e32:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8005e34:	2b00      	cmp	r3, #0
 8005e36:	d003      	beq.n	8005e40 <I2C_DMAError+0x1e>
  {
    hi2c->hdmatx->XferCpltCallback = NULL;
 8005e38:	68fb      	ldr	r3, [r7, #12]
 8005e3a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8005e3c:	2200      	movs	r2, #0
 8005e3e:	63da      	str	r2, [r3, #60]	@ 0x3c
  }
  if (hi2c->hdmarx != NULL)
 8005e40:	68fb      	ldr	r3, [r7, #12]
 8005e42:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005e44:	2b00      	cmp	r3, #0
 8005e46:	d003      	beq.n	8005e50 <I2C_DMAError+0x2e>
  {
    hi2c->hdmarx->XferCpltCallback = NULL;
 8005e48:	68fb      	ldr	r3, [r7, #12]
 8005e4a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005e4c:	2200      	movs	r2, #0
 8005e4e:	63da      	str	r2, [r3, #60]	@ 0x3c
  }

  /* Ignore DMA FIFO error */
  if (HAL_DMA_GetError(hdma) != HAL_DMA_ERROR_FE)
 8005e50:	6878      	ldr	r0, [r7, #4]
 8005e52:	f7fe fba9 	bl	80045a8 <HAL_DMA_GetError>
 8005e56:	4603      	mov	r3, r0
 8005e58:	2b02      	cmp	r3, #2
 8005e5a:	d01b      	beq.n	8005e94 <I2C_DMAError+0x72>
  {
    /* Disable Acknowledge */
    hi2c->Instance->CR1 &= ~I2C_CR1_ACK;
 8005e5c:	68fb      	ldr	r3, [r7, #12]
 8005e5e:	681b      	ldr	r3, [r3, #0]
 8005e60:	681a      	ldr	r2, [r3, #0]
 8005e62:	68fb      	ldr	r3, [r7, #12]
 8005e64:	681b      	ldr	r3, [r3, #0]
 8005e66:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8005e6a:	601a      	str	r2, [r3, #0]

    hi2c->XferCount = 0U;
 8005e6c:	68fb      	ldr	r3, [r7, #12]
 8005e6e:	2200      	movs	r2, #0
 8005e70:	855a      	strh	r2, [r3, #42]	@ 0x2a

    hi2c->State = HAL_I2C_STATE_READY;
 8005e72:	68fb      	ldr	r3, [r7, #12]
 8005e74:	2220      	movs	r2, #32
 8005e76:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8005e7a:	68fb      	ldr	r3, [r7, #12]
 8005e7c:	2200      	movs	r2, #0
 8005e7e:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    hi2c->ErrorCode |= HAL_I2C_ERROR_DMA;
 8005e82:	68fb      	ldr	r3, [r7, #12]
 8005e84:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005e86:	f043 0210 	orr.w	r2, r3, #16
 8005e8a:	68fb      	ldr	r3, [r7, #12]
 8005e8c:	641a      	str	r2, [r3, #64]	@ 0x40

#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->ErrorCallback(hi2c);
#else
    HAL_I2C_ErrorCallback(hi2c);
 8005e8e:	68f8      	ldr	r0, [r7, #12]
 8005e90:	f7ff fd60 	bl	8005954 <HAL_I2C_ErrorCallback>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
}
 8005e94:	bf00      	nop
 8005e96:	3710      	adds	r7, #16
 8005e98:	46bd      	mov	sp, r7
 8005e9a:	bd80      	pop	{r7, pc}

08005e9c <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 8005e9c:	b580      	push	{r7, lr}
 8005e9e:	b084      	sub	sp, #16
 8005ea0:	af00      	add	r7, sp, #0
 8005ea2:	60f8      	str	r0, [r7, #12]
 8005ea4:	60b9      	str	r1, [r7, #8]
 8005ea6:	603b      	str	r3, [r7, #0]
 8005ea8:	4613      	mov	r3, r2
 8005eaa:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8005eac:	e048      	b.n	8005f40 <I2C_WaitOnFlagUntilTimeout+0xa4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8005eae:	683b      	ldr	r3, [r7, #0]
 8005eb0:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005eb4:	d044      	beq.n	8005f40 <I2C_WaitOnFlagUntilTimeout+0xa4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8005eb6:	f7fd fb1b 	bl	80034f0 <HAL_GetTick>
 8005eba:	4602      	mov	r2, r0
 8005ebc:	69bb      	ldr	r3, [r7, #24]
 8005ebe:	1ad3      	subs	r3, r2, r3
 8005ec0:	683a      	ldr	r2, [r7, #0]
 8005ec2:	429a      	cmp	r2, r3
 8005ec4:	d302      	bcc.n	8005ecc <I2C_WaitOnFlagUntilTimeout+0x30>
 8005ec6:	683b      	ldr	r3, [r7, #0]
 8005ec8:	2b00      	cmp	r3, #0
 8005eca:	d139      	bne.n	8005f40 <I2C_WaitOnFlagUntilTimeout+0xa4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 8005ecc:	68bb      	ldr	r3, [r7, #8]
 8005ece:	0c1b      	lsrs	r3, r3, #16
 8005ed0:	b2db      	uxtb	r3, r3
 8005ed2:	2b01      	cmp	r3, #1
 8005ed4:	d10d      	bne.n	8005ef2 <I2C_WaitOnFlagUntilTimeout+0x56>
 8005ed6:	68fb      	ldr	r3, [r7, #12]
 8005ed8:	681b      	ldr	r3, [r3, #0]
 8005eda:	695b      	ldr	r3, [r3, #20]
 8005edc:	43da      	mvns	r2, r3
 8005ede:	68bb      	ldr	r3, [r7, #8]
 8005ee0:	4013      	ands	r3, r2
 8005ee2:	b29b      	uxth	r3, r3
 8005ee4:	2b00      	cmp	r3, #0
 8005ee6:	bf0c      	ite	eq
 8005ee8:	2301      	moveq	r3, #1
 8005eea:	2300      	movne	r3, #0
 8005eec:	b2db      	uxtb	r3, r3
 8005eee:	461a      	mov	r2, r3
 8005ef0:	e00c      	b.n	8005f0c <I2C_WaitOnFlagUntilTimeout+0x70>
 8005ef2:	68fb      	ldr	r3, [r7, #12]
 8005ef4:	681b      	ldr	r3, [r3, #0]
 8005ef6:	699b      	ldr	r3, [r3, #24]
 8005ef8:	43da      	mvns	r2, r3
 8005efa:	68bb      	ldr	r3, [r7, #8]
 8005efc:	4013      	ands	r3, r2
 8005efe:	b29b      	uxth	r3, r3
 8005f00:	2b00      	cmp	r3, #0
 8005f02:	bf0c      	ite	eq
 8005f04:	2301      	moveq	r3, #1
 8005f06:	2300      	movne	r3, #0
 8005f08:	b2db      	uxtb	r3, r3
 8005f0a:	461a      	mov	r2, r3
 8005f0c:	79fb      	ldrb	r3, [r7, #7]
 8005f0e:	429a      	cmp	r2, r3
 8005f10:	d116      	bne.n	8005f40 <I2C_WaitOnFlagUntilTimeout+0xa4>
        {
          hi2c->PreviousState     = I2C_STATE_NONE;
 8005f12:	68fb      	ldr	r3, [r7, #12]
 8005f14:	2200      	movs	r2, #0
 8005f16:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State             = HAL_I2C_STATE_READY;
 8005f18:	68fb      	ldr	r3, [r7, #12]
 8005f1a:	2220      	movs	r2, #32
 8005f1c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode              = HAL_I2C_MODE_NONE;
 8005f20:	68fb      	ldr	r3, [r7, #12]
 8005f22:	2200      	movs	r2, #0
 8005f24:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 8005f28:	68fb      	ldr	r3, [r7, #12]
 8005f2a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005f2c:	f043 0220 	orr.w	r2, r3, #32
 8005f30:	68fb      	ldr	r3, [r7, #12]
 8005f32:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8005f34:	68fb      	ldr	r3, [r7, #12]
 8005f36:	2200      	movs	r2, #0
 8005f38:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8005f3c:	2301      	movs	r3, #1
 8005f3e:	e023      	b.n	8005f88 <I2C_WaitOnFlagUntilTimeout+0xec>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8005f40:	68bb      	ldr	r3, [r7, #8]
 8005f42:	0c1b      	lsrs	r3, r3, #16
 8005f44:	b2db      	uxtb	r3, r3
 8005f46:	2b01      	cmp	r3, #1
 8005f48:	d10d      	bne.n	8005f66 <I2C_WaitOnFlagUntilTimeout+0xca>
 8005f4a:	68fb      	ldr	r3, [r7, #12]
 8005f4c:	681b      	ldr	r3, [r3, #0]
 8005f4e:	695b      	ldr	r3, [r3, #20]
 8005f50:	43da      	mvns	r2, r3
 8005f52:	68bb      	ldr	r3, [r7, #8]
 8005f54:	4013      	ands	r3, r2
 8005f56:	b29b      	uxth	r3, r3
 8005f58:	2b00      	cmp	r3, #0
 8005f5a:	bf0c      	ite	eq
 8005f5c:	2301      	moveq	r3, #1
 8005f5e:	2300      	movne	r3, #0
 8005f60:	b2db      	uxtb	r3, r3
 8005f62:	461a      	mov	r2, r3
 8005f64:	e00c      	b.n	8005f80 <I2C_WaitOnFlagUntilTimeout+0xe4>
 8005f66:	68fb      	ldr	r3, [r7, #12]
 8005f68:	681b      	ldr	r3, [r3, #0]
 8005f6a:	699b      	ldr	r3, [r3, #24]
 8005f6c:	43da      	mvns	r2, r3
 8005f6e:	68bb      	ldr	r3, [r7, #8]
 8005f70:	4013      	ands	r3, r2
 8005f72:	b29b      	uxth	r3, r3
 8005f74:	2b00      	cmp	r3, #0
 8005f76:	bf0c      	ite	eq
 8005f78:	2301      	moveq	r3, #1
 8005f7a:	2300      	movne	r3, #0
 8005f7c:	b2db      	uxtb	r3, r3
 8005f7e:	461a      	mov	r2, r3
 8005f80:	79fb      	ldrb	r3, [r7, #7]
 8005f82:	429a      	cmp	r2, r3
 8005f84:	d093      	beq.n	8005eae <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8005f86:	2300      	movs	r3, #0
}
 8005f88:	4618      	mov	r0, r3
 8005f8a:	3710      	adds	r7, #16
 8005f8c:	46bd      	mov	sp, r7
 8005f8e:	bd80      	pop	{r7, pc}

08005f90 <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 8005f90:	b580      	push	{r7, lr}
 8005f92:	b084      	sub	sp, #16
 8005f94:	af00      	add	r7, sp, #0
 8005f96:	60f8      	str	r0, [r7, #12]
 8005f98:	60b9      	str	r1, [r7, #8]
 8005f9a:	607a      	str	r2, [r7, #4]
 8005f9c:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8005f9e:	e071      	b.n	8006084 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8005fa0:	68fb      	ldr	r3, [r7, #12]
 8005fa2:	681b      	ldr	r3, [r3, #0]
 8005fa4:	695b      	ldr	r3, [r3, #20]
 8005fa6:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8005faa:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8005fae:	d123      	bne.n	8005ff8 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005fb0:	68fb      	ldr	r3, [r7, #12]
 8005fb2:	681b      	ldr	r3, [r3, #0]
 8005fb4:	681a      	ldr	r2, [r3, #0]
 8005fb6:	68fb      	ldr	r3, [r7, #12]
 8005fb8:	681b      	ldr	r3, [r3, #0]
 8005fba:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8005fbe:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8005fc0:	68fb      	ldr	r3, [r7, #12]
 8005fc2:	681b      	ldr	r3, [r3, #0]
 8005fc4:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 8005fc8:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8005fca:	68fb      	ldr	r3, [r7, #12]
 8005fcc:	2200      	movs	r2, #0
 8005fce:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8005fd0:	68fb      	ldr	r3, [r7, #12]
 8005fd2:	2220      	movs	r2, #32
 8005fd4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8005fd8:	68fb      	ldr	r3, [r7, #12]
 8005fda:	2200      	movs	r2, #0
 8005fdc:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8005fe0:	68fb      	ldr	r3, [r7, #12]
 8005fe2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005fe4:	f043 0204 	orr.w	r2, r3, #4
 8005fe8:	68fb      	ldr	r3, [r7, #12]
 8005fea:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8005fec:	68fb      	ldr	r3, [r7, #12]
 8005fee:	2200      	movs	r2, #0
 8005ff0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

      return HAL_ERROR;
 8005ff4:	2301      	movs	r3, #1
 8005ff6:	e067      	b.n	80060c8 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8005ff8:	687b      	ldr	r3, [r7, #4]
 8005ffa:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005ffe:	d041      	beq.n	8006084 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8006000:	f7fd fa76 	bl	80034f0 <HAL_GetTick>
 8006004:	4602      	mov	r2, r0
 8006006:	683b      	ldr	r3, [r7, #0]
 8006008:	1ad3      	subs	r3, r2, r3
 800600a:	687a      	ldr	r2, [r7, #4]
 800600c:	429a      	cmp	r2, r3
 800600e:	d302      	bcc.n	8006016 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 8006010:	687b      	ldr	r3, [r7, #4]
 8006012:	2b00      	cmp	r3, #0
 8006014:	d136      	bne.n	8006084 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET))
 8006016:	68bb      	ldr	r3, [r7, #8]
 8006018:	0c1b      	lsrs	r3, r3, #16
 800601a:	b2db      	uxtb	r3, r3
 800601c:	2b01      	cmp	r3, #1
 800601e:	d10c      	bne.n	800603a <I2C_WaitOnMasterAddressFlagUntilTimeout+0xaa>
 8006020:	68fb      	ldr	r3, [r7, #12]
 8006022:	681b      	ldr	r3, [r3, #0]
 8006024:	695b      	ldr	r3, [r3, #20]
 8006026:	43da      	mvns	r2, r3
 8006028:	68bb      	ldr	r3, [r7, #8]
 800602a:	4013      	ands	r3, r2
 800602c:	b29b      	uxth	r3, r3
 800602e:	2b00      	cmp	r3, #0
 8006030:	bf14      	ite	ne
 8006032:	2301      	movne	r3, #1
 8006034:	2300      	moveq	r3, #0
 8006036:	b2db      	uxtb	r3, r3
 8006038:	e00b      	b.n	8006052 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xc2>
 800603a:	68fb      	ldr	r3, [r7, #12]
 800603c:	681b      	ldr	r3, [r3, #0]
 800603e:	699b      	ldr	r3, [r3, #24]
 8006040:	43da      	mvns	r2, r3
 8006042:	68bb      	ldr	r3, [r7, #8]
 8006044:	4013      	ands	r3, r2
 8006046:	b29b      	uxth	r3, r3
 8006048:	2b00      	cmp	r3, #0
 800604a:	bf14      	ite	ne
 800604c:	2301      	movne	r3, #1
 800604e:	2300      	moveq	r3, #0
 8006050:	b2db      	uxtb	r3, r3
 8006052:	2b00      	cmp	r3, #0
 8006054:	d016      	beq.n	8006084 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 8006056:	68fb      	ldr	r3, [r7, #12]
 8006058:	2200      	movs	r2, #0
 800605a:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 800605c:	68fb      	ldr	r3, [r7, #12]
 800605e:	2220      	movs	r2, #32
 8006060:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8006064:	68fb      	ldr	r3, [r7, #12]
 8006066:	2200      	movs	r2, #0
 8006068:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 800606c:	68fb      	ldr	r3, [r7, #12]
 800606e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006070:	f043 0220 	orr.w	r2, r3, #32
 8006074:	68fb      	ldr	r3, [r7, #12]
 8006076:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8006078:	68fb      	ldr	r3, [r7, #12]
 800607a:	2200      	movs	r2, #0
 800607c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8006080:	2301      	movs	r3, #1
 8006082:	e021      	b.n	80060c8 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8006084:	68bb      	ldr	r3, [r7, #8]
 8006086:	0c1b      	lsrs	r3, r3, #16
 8006088:	b2db      	uxtb	r3, r3
 800608a:	2b01      	cmp	r3, #1
 800608c:	d10c      	bne.n	80060a8 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x118>
 800608e:	68fb      	ldr	r3, [r7, #12]
 8006090:	681b      	ldr	r3, [r3, #0]
 8006092:	695b      	ldr	r3, [r3, #20]
 8006094:	43da      	mvns	r2, r3
 8006096:	68bb      	ldr	r3, [r7, #8]
 8006098:	4013      	ands	r3, r2
 800609a:	b29b      	uxth	r3, r3
 800609c:	2b00      	cmp	r3, #0
 800609e:	bf14      	ite	ne
 80060a0:	2301      	movne	r3, #1
 80060a2:	2300      	moveq	r3, #0
 80060a4:	b2db      	uxtb	r3, r3
 80060a6:	e00b      	b.n	80060c0 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x130>
 80060a8:	68fb      	ldr	r3, [r7, #12]
 80060aa:	681b      	ldr	r3, [r3, #0]
 80060ac:	699b      	ldr	r3, [r3, #24]
 80060ae:	43da      	mvns	r2, r3
 80060b0:	68bb      	ldr	r3, [r7, #8]
 80060b2:	4013      	ands	r3, r2
 80060b4:	b29b      	uxth	r3, r3
 80060b6:	2b00      	cmp	r3, #0
 80060b8:	bf14      	ite	ne
 80060ba:	2301      	movne	r3, #1
 80060bc:	2300      	moveq	r3, #0
 80060be:	b2db      	uxtb	r3, r3
 80060c0:	2b00      	cmp	r3, #0
 80060c2:	f47f af6d 	bne.w	8005fa0 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
        }
      }
    }
  }
  return HAL_OK;
 80060c6:	2300      	movs	r3, #0
}
 80060c8:	4618      	mov	r0, r3
 80060ca:	3710      	adds	r7, #16
 80060cc:	46bd      	mov	sp, r7
 80060ce:	bd80      	pop	{r7, pc}

080060d0 <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 80060d0:	b580      	push	{r7, lr}
 80060d2:	b084      	sub	sp, #16
 80060d4:	af00      	add	r7, sp, #0
 80060d6:	60f8      	str	r0, [r7, #12]
 80060d8:	60b9      	str	r1, [r7, #8]
 80060da:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 80060dc:	e034      	b.n	8006148 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 80060de:	68f8      	ldr	r0, [r7, #12]
 80060e0:	f000 f8e3 	bl	80062aa <I2C_IsAcknowledgeFailed>
 80060e4:	4603      	mov	r3, r0
 80060e6:	2b00      	cmp	r3, #0
 80060e8:	d001      	beq.n	80060ee <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 80060ea:	2301      	movs	r3, #1
 80060ec:	e034      	b.n	8006158 <I2C_WaitOnTXEFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80060ee:	68bb      	ldr	r3, [r7, #8]
 80060f0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80060f4:	d028      	beq.n	8006148 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80060f6:	f7fd f9fb 	bl	80034f0 <HAL_GetTick>
 80060fa:	4602      	mov	r2, r0
 80060fc:	687b      	ldr	r3, [r7, #4]
 80060fe:	1ad3      	subs	r3, r2, r3
 8006100:	68ba      	ldr	r2, [r7, #8]
 8006102:	429a      	cmp	r2, r3
 8006104:	d302      	bcc.n	800610c <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 8006106:	68bb      	ldr	r3, [r7, #8]
 8006108:	2b00      	cmp	r3, #0
 800610a:	d11d      	bne.n	8006148 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET))
 800610c:	68fb      	ldr	r3, [r7, #12]
 800610e:	681b      	ldr	r3, [r3, #0]
 8006110:	695b      	ldr	r3, [r3, #20]
 8006112:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8006116:	2b80      	cmp	r3, #128	@ 0x80
 8006118:	d016      	beq.n	8006148 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 800611a:	68fb      	ldr	r3, [r7, #12]
 800611c:	2200      	movs	r2, #0
 800611e:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8006120:	68fb      	ldr	r3, [r7, #12]
 8006122:	2220      	movs	r2, #32
 8006124:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8006128:	68fb      	ldr	r3, [r7, #12]
 800612a:	2200      	movs	r2, #0
 800612c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8006130:	68fb      	ldr	r3, [r7, #12]
 8006132:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006134:	f043 0220 	orr.w	r2, r3, #32
 8006138:	68fb      	ldr	r3, [r7, #12]
 800613a:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 800613c:	68fb      	ldr	r3, [r7, #12]
 800613e:	2200      	movs	r2, #0
 8006140:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8006144:	2301      	movs	r3, #1
 8006146:	e007      	b.n	8006158 <I2C_WaitOnTXEFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8006148:	68fb      	ldr	r3, [r7, #12]
 800614a:	681b      	ldr	r3, [r3, #0]
 800614c:	695b      	ldr	r3, [r3, #20]
 800614e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8006152:	2b80      	cmp	r3, #128	@ 0x80
 8006154:	d1c3      	bne.n	80060de <I2C_WaitOnTXEFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 8006156:	2300      	movs	r3, #0
}
 8006158:	4618      	mov	r0, r3
 800615a:	3710      	adds	r7, #16
 800615c:	46bd      	mov	sp, r7
 800615e:	bd80      	pop	{r7, pc}

08006160 <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8006160:	b580      	push	{r7, lr}
 8006162:	b084      	sub	sp, #16
 8006164:	af00      	add	r7, sp, #0
 8006166:	60f8      	str	r0, [r7, #12]
 8006168:	60b9      	str	r1, [r7, #8]
 800616a:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 800616c:	e034      	b.n	80061d8 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 800616e:	68f8      	ldr	r0, [r7, #12]
 8006170:	f000 f89b 	bl	80062aa <I2C_IsAcknowledgeFailed>
 8006174:	4603      	mov	r3, r0
 8006176:	2b00      	cmp	r3, #0
 8006178:	d001      	beq.n	800617e <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 800617a:	2301      	movs	r3, #1
 800617c:	e034      	b.n	80061e8 <I2C_WaitOnBTFFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800617e:	68bb      	ldr	r3, [r7, #8]
 8006180:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006184:	d028      	beq.n	80061d8 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8006186:	f7fd f9b3 	bl	80034f0 <HAL_GetTick>
 800618a:	4602      	mov	r2, r0
 800618c:	687b      	ldr	r3, [r7, #4]
 800618e:	1ad3      	subs	r3, r2, r3
 8006190:	68ba      	ldr	r2, [r7, #8]
 8006192:	429a      	cmp	r2, r3
 8006194:	d302      	bcc.n	800619c <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 8006196:	68bb      	ldr	r3, [r7, #8]
 8006198:	2b00      	cmp	r3, #0
 800619a:	d11d      	bne.n	80061d8 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET))
 800619c:	68fb      	ldr	r3, [r7, #12]
 800619e:	681b      	ldr	r3, [r3, #0]
 80061a0:	695b      	ldr	r3, [r3, #20]
 80061a2:	f003 0304 	and.w	r3, r3, #4
 80061a6:	2b04      	cmp	r3, #4
 80061a8:	d016      	beq.n	80061d8 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 80061aa:	68fb      	ldr	r3, [r7, #12]
 80061ac:	2200      	movs	r2, #0
 80061ae:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 80061b0:	68fb      	ldr	r3, [r7, #12]
 80061b2:	2220      	movs	r2, #32
 80061b4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 80061b8:	68fb      	ldr	r3, [r7, #12]
 80061ba:	2200      	movs	r2, #0
 80061bc:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80061c0:	68fb      	ldr	r3, [r7, #12]
 80061c2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80061c4:	f043 0220 	orr.w	r2, r3, #32
 80061c8:	68fb      	ldr	r3, [r7, #12]
 80061ca:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 80061cc:	68fb      	ldr	r3, [r7, #12]
 80061ce:	2200      	movs	r2, #0
 80061d0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 80061d4:	2301      	movs	r3, #1
 80061d6:	e007      	b.n	80061e8 <I2C_WaitOnBTFFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 80061d8:	68fb      	ldr	r3, [r7, #12]
 80061da:	681b      	ldr	r3, [r3, #0]
 80061dc:	695b      	ldr	r3, [r3, #20]
 80061de:	f003 0304 	and.w	r3, r3, #4
 80061e2:	2b04      	cmp	r3, #4
 80061e4:	d1c3      	bne.n	800616e <I2C_WaitOnBTFFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 80061e6:	2300      	movs	r3, #0
}
 80061e8:	4618      	mov	r0, r3
 80061ea:	3710      	adds	r7, #16
 80061ec:	46bd      	mov	sp, r7
 80061ee:	bd80      	pop	{r7, pc}

080061f0 <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 80061f0:	b580      	push	{r7, lr}
 80061f2:	b084      	sub	sp, #16
 80061f4:	af00      	add	r7, sp, #0
 80061f6:	60f8      	str	r0, [r7, #12]
 80061f8:	60b9      	str	r1, [r7, #8]
 80061fa:	607a      	str	r2, [r7, #4]

  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 80061fc:	e049      	b.n	8006292 <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
  {
    /* Check if a STOPF is detected */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 80061fe:	68fb      	ldr	r3, [r7, #12]
 8006200:	681b      	ldr	r3, [r3, #0]
 8006202:	695b      	ldr	r3, [r3, #20]
 8006204:	f003 0310 	and.w	r3, r3, #16
 8006208:	2b10      	cmp	r3, #16
 800620a:	d119      	bne.n	8006240 <I2C_WaitOnRXNEFlagUntilTimeout+0x50>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 800620c:	68fb      	ldr	r3, [r7, #12]
 800620e:	681b      	ldr	r3, [r3, #0]
 8006210:	f06f 0210 	mvn.w	r2, #16
 8006214:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8006216:	68fb      	ldr	r3, [r7, #12]
 8006218:	2200      	movs	r2, #0
 800621a:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 800621c:	68fb      	ldr	r3, [r7, #12]
 800621e:	2220      	movs	r2, #32
 8006220:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8006224:	68fb      	ldr	r3, [r7, #12]
 8006226:	2200      	movs	r2, #0
 8006228:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_NONE;
 800622c:	68fb      	ldr	r3, [r7, #12]
 800622e:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8006230:	68fb      	ldr	r3, [r7, #12]
 8006232:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8006234:	68fb      	ldr	r3, [r7, #12]
 8006236:	2200      	movs	r2, #0
 8006238:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

      return HAL_ERROR;
 800623c:	2301      	movs	r3, #1
 800623e:	e030      	b.n	80062a2 <I2C_WaitOnRXNEFlagUntilTimeout+0xb2>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8006240:	f7fd f956 	bl	80034f0 <HAL_GetTick>
 8006244:	4602      	mov	r2, r0
 8006246:	687b      	ldr	r3, [r7, #4]
 8006248:	1ad3      	subs	r3, r2, r3
 800624a:	68ba      	ldr	r2, [r7, #8]
 800624c:	429a      	cmp	r2, r3
 800624e:	d302      	bcc.n	8006256 <I2C_WaitOnRXNEFlagUntilTimeout+0x66>
 8006250:	68bb      	ldr	r3, [r7, #8]
 8006252:	2b00      	cmp	r3, #0
 8006254:	d11d      	bne.n	8006292 <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET))
 8006256:	68fb      	ldr	r3, [r7, #12]
 8006258:	681b      	ldr	r3, [r3, #0]
 800625a:	695b      	ldr	r3, [r3, #20]
 800625c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006260:	2b40      	cmp	r3, #64	@ 0x40
 8006262:	d016      	beq.n	8006292 <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8006264:	68fb      	ldr	r3, [r7, #12]
 8006266:	2200      	movs	r2, #0
 8006268:	631a      	str	r2, [r3, #48]	@ 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 800626a:	68fb      	ldr	r3, [r7, #12]
 800626c:	2220      	movs	r2, #32
 800626e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8006272:	68fb      	ldr	r3, [r7, #12]
 8006274:	2200      	movs	r2, #0
 8006276:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 800627a:	68fb      	ldr	r3, [r7, #12]
 800627c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800627e:	f043 0220 	orr.w	r2, r3, #32
 8006282:	68fb      	ldr	r3, [r7, #12]
 8006284:	641a      	str	r2, [r3, #64]	@ 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8006286:	68fb      	ldr	r3, [r7, #12]
 8006288:	2200      	movs	r2, #0
 800628a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

        return HAL_ERROR;
 800628e:	2301      	movs	r3, #1
 8006290:	e007      	b.n	80062a2 <I2C_WaitOnRXNEFlagUntilTimeout+0xb2>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8006292:	68fb      	ldr	r3, [r7, #12]
 8006294:	681b      	ldr	r3, [r3, #0]
 8006296:	695b      	ldr	r3, [r3, #20]
 8006298:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800629c:	2b40      	cmp	r3, #64	@ 0x40
 800629e:	d1ae      	bne.n	80061fe <I2C_WaitOnRXNEFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 80062a0:	2300      	movs	r3, #0
}
 80062a2:	4618      	mov	r0, r3
 80062a4:	3710      	adds	r7, #16
 80062a6:	46bd      	mov	sp, r7
 80062a8:	bd80      	pop	{r7, pc}

080062aa <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 80062aa:	b480      	push	{r7}
 80062ac:	b083      	sub	sp, #12
 80062ae:	af00      	add	r7, sp, #0
 80062b0:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 80062b2:	687b      	ldr	r3, [r7, #4]
 80062b4:	681b      	ldr	r3, [r3, #0]
 80062b6:	695b      	ldr	r3, [r3, #20]
 80062b8:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80062bc:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80062c0:	d11b      	bne.n	80062fa <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80062c2:	687b      	ldr	r3, [r7, #4]
 80062c4:	681b      	ldr	r3, [r3, #0]
 80062c6:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 80062ca:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 80062cc:	687b      	ldr	r3, [r7, #4]
 80062ce:	2200      	movs	r2, #0
 80062d0:	631a      	str	r2, [r3, #48]	@ 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 80062d2:	687b      	ldr	r3, [r7, #4]
 80062d4:	2220      	movs	r2, #32
 80062d6:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 80062da:	687b      	ldr	r3, [r7, #4]
 80062dc:	2200      	movs	r2, #0
 80062de:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 80062e2:	687b      	ldr	r3, [r7, #4]
 80062e4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80062e6:	f043 0204 	orr.w	r2, r3, #4
 80062ea:	687b      	ldr	r3, [r7, #4]
 80062ec:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80062ee:	687b      	ldr	r3, [r7, #4]
 80062f0:	2200      	movs	r2, #0
 80062f2:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_ERROR;
 80062f6:	2301      	movs	r3, #1
 80062f8:	e000      	b.n	80062fc <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 80062fa:	2300      	movs	r3, #0
}
 80062fc:	4618      	mov	r0, r3
 80062fe:	370c      	adds	r7, #12
 8006300:	46bd      	mov	sp, r7
 8006302:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006306:	4770      	bx	lr

08006308 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8006308:	b580      	push	{r7, lr}
 800630a:	b086      	sub	sp, #24
 800630c:	af00      	add	r7, sp, #0
 800630e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8006310:	687b      	ldr	r3, [r7, #4]
 8006312:	2b00      	cmp	r3, #0
 8006314:	d101      	bne.n	800631a <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8006316:	2301      	movs	r3, #1
 8006318:	e267      	b.n	80067ea <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800631a:	687b      	ldr	r3, [r7, #4]
 800631c:	681b      	ldr	r3, [r3, #0]
 800631e:	f003 0301 	and.w	r3, r3, #1
 8006322:	2b00      	cmp	r3, #0
 8006324:	d075      	beq.n	8006412 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 8006326:	4b88      	ldr	r3, [pc, #544]	@ (8006548 <HAL_RCC_OscConfig+0x240>)
 8006328:	689b      	ldr	r3, [r3, #8]
 800632a:	f003 030c 	and.w	r3, r3, #12
 800632e:	2b04      	cmp	r3, #4
 8006330:	d00c      	beq.n	800634c <HAL_RCC_OscConfig+0x44>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8006332:	4b85      	ldr	r3, [pc, #532]	@ (8006548 <HAL_RCC_OscConfig+0x240>)
 8006334:	689b      	ldr	r3, [r3, #8]
 8006336:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 800633a:	2b08      	cmp	r3, #8
 800633c:	d112      	bne.n	8006364 <HAL_RCC_OscConfig+0x5c>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800633e:	4b82      	ldr	r3, [pc, #520]	@ (8006548 <HAL_RCC_OscConfig+0x240>)
 8006340:	685b      	ldr	r3, [r3, #4]
 8006342:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8006346:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800634a:	d10b      	bne.n	8006364 <HAL_RCC_OscConfig+0x5c>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800634c:	4b7e      	ldr	r3, [pc, #504]	@ (8006548 <HAL_RCC_OscConfig+0x240>)
 800634e:	681b      	ldr	r3, [r3, #0]
 8006350:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8006354:	2b00      	cmp	r3, #0
 8006356:	d05b      	beq.n	8006410 <HAL_RCC_OscConfig+0x108>
 8006358:	687b      	ldr	r3, [r7, #4]
 800635a:	685b      	ldr	r3, [r3, #4]
 800635c:	2b00      	cmp	r3, #0
 800635e:	d157      	bne.n	8006410 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8006360:	2301      	movs	r3, #1
 8006362:	e242      	b.n	80067ea <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8006364:	687b      	ldr	r3, [r7, #4]
 8006366:	685b      	ldr	r3, [r3, #4]
 8006368:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800636c:	d106      	bne.n	800637c <HAL_RCC_OscConfig+0x74>
 800636e:	4b76      	ldr	r3, [pc, #472]	@ (8006548 <HAL_RCC_OscConfig+0x240>)
 8006370:	681b      	ldr	r3, [r3, #0]
 8006372:	4a75      	ldr	r2, [pc, #468]	@ (8006548 <HAL_RCC_OscConfig+0x240>)
 8006374:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8006378:	6013      	str	r3, [r2, #0]
 800637a:	e01d      	b.n	80063b8 <HAL_RCC_OscConfig+0xb0>
 800637c:	687b      	ldr	r3, [r7, #4]
 800637e:	685b      	ldr	r3, [r3, #4]
 8006380:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8006384:	d10c      	bne.n	80063a0 <HAL_RCC_OscConfig+0x98>
 8006386:	4b70      	ldr	r3, [pc, #448]	@ (8006548 <HAL_RCC_OscConfig+0x240>)
 8006388:	681b      	ldr	r3, [r3, #0]
 800638a:	4a6f      	ldr	r2, [pc, #444]	@ (8006548 <HAL_RCC_OscConfig+0x240>)
 800638c:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8006390:	6013      	str	r3, [r2, #0]
 8006392:	4b6d      	ldr	r3, [pc, #436]	@ (8006548 <HAL_RCC_OscConfig+0x240>)
 8006394:	681b      	ldr	r3, [r3, #0]
 8006396:	4a6c      	ldr	r2, [pc, #432]	@ (8006548 <HAL_RCC_OscConfig+0x240>)
 8006398:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800639c:	6013      	str	r3, [r2, #0]
 800639e:	e00b      	b.n	80063b8 <HAL_RCC_OscConfig+0xb0>
 80063a0:	4b69      	ldr	r3, [pc, #420]	@ (8006548 <HAL_RCC_OscConfig+0x240>)
 80063a2:	681b      	ldr	r3, [r3, #0]
 80063a4:	4a68      	ldr	r2, [pc, #416]	@ (8006548 <HAL_RCC_OscConfig+0x240>)
 80063a6:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80063aa:	6013      	str	r3, [r2, #0]
 80063ac:	4b66      	ldr	r3, [pc, #408]	@ (8006548 <HAL_RCC_OscConfig+0x240>)
 80063ae:	681b      	ldr	r3, [r3, #0]
 80063b0:	4a65      	ldr	r2, [pc, #404]	@ (8006548 <HAL_RCC_OscConfig+0x240>)
 80063b2:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80063b6:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if ((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 80063b8:	687b      	ldr	r3, [r7, #4]
 80063ba:	685b      	ldr	r3, [r3, #4]
 80063bc:	2b00      	cmp	r3, #0
 80063be:	d013      	beq.n	80063e8 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80063c0:	f7fd f896 	bl	80034f0 <HAL_GetTick>
 80063c4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80063c6:	e008      	b.n	80063da <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80063c8:	f7fd f892 	bl	80034f0 <HAL_GetTick>
 80063cc:	4602      	mov	r2, r0
 80063ce:	693b      	ldr	r3, [r7, #16]
 80063d0:	1ad3      	subs	r3, r2, r3
 80063d2:	2b64      	cmp	r3, #100	@ 0x64
 80063d4:	d901      	bls.n	80063da <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 80063d6:	2303      	movs	r3, #3
 80063d8:	e207      	b.n	80067ea <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80063da:	4b5b      	ldr	r3, [pc, #364]	@ (8006548 <HAL_RCC_OscConfig+0x240>)
 80063dc:	681b      	ldr	r3, [r3, #0]
 80063de:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80063e2:	2b00      	cmp	r3, #0
 80063e4:	d0f0      	beq.n	80063c8 <HAL_RCC_OscConfig+0xc0>
 80063e6:	e014      	b.n	8006412 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80063e8:	f7fd f882 	bl	80034f0 <HAL_GetTick>
 80063ec:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80063ee:	e008      	b.n	8006402 <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80063f0:	f7fd f87e 	bl	80034f0 <HAL_GetTick>
 80063f4:	4602      	mov	r2, r0
 80063f6:	693b      	ldr	r3, [r7, #16]
 80063f8:	1ad3      	subs	r3, r2, r3
 80063fa:	2b64      	cmp	r3, #100	@ 0x64
 80063fc:	d901      	bls.n	8006402 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 80063fe:	2303      	movs	r3, #3
 8006400:	e1f3      	b.n	80067ea <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8006402:	4b51      	ldr	r3, [pc, #324]	@ (8006548 <HAL_RCC_OscConfig+0x240>)
 8006404:	681b      	ldr	r3, [r3, #0]
 8006406:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800640a:	2b00      	cmp	r3, #0
 800640c:	d1f0      	bne.n	80063f0 <HAL_RCC_OscConfig+0xe8>
 800640e:	e000      	b.n	8006412 <HAL_RCC_OscConfig+0x10a>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8006410:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8006412:	687b      	ldr	r3, [r7, #4]
 8006414:	681b      	ldr	r3, [r3, #0]
 8006416:	f003 0302 	and.w	r3, r3, #2
 800641a:	2b00      	cmp	r3, #0
 800641c:	d063      	beq.n	80064e6 <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 800641e:	4b4a      	ldr	r3, [pc, #296]	@ (8006548 <HAL_RCC_OscConfig+0x240>)
 8006420:	689b      	ldr	r3, [r3, #8]
 8006422:	f003 030c 	and.w	r3, r3, #12
 8006426:	2b00      	cmp	r3, #0
 8006428:	d00b      	beq.n	8006442 <HAL_RCC_OscConfig+0x13a>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800642a:	4b47      	ldr	r3, [pc, #284]	@ (8006548 <HAL_RCC_OscConfig+0x240>)
 800642c:	689b      	ldr	r3, [r3, #8]
 800642e:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 8006432:	2b08      	cmp	r3, #8
 8006434:	d11c      	bne.n	8006470 <HAL_RCC_OscConfig+0x168>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8006436:	4b44      	ldr	r3, [pc, #272]	@ (8006548 <HAL_RCC_OscConfig+0x240>)
 8006438:	685b      	ldr	r3, [r3, #4]
 800643a:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800643e:	2b00      	cmp	r3, #0
 8006440:	d116      	bne.n	8006470 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8006442:	4b41      	ldr	r3, [pc, #260]	@ (8006548 <HAL_RCC_OscConfig+0x240>)
 8006444:	681b      	ldr	r3, [r3, #0]
 8006446:	f003 0302 	and.w	r3, r3, #2
 800644a:	2b00      	cmp	r3, #0
 800644c:	d005      	beq.n	800645a <HAL_RCC_OscConfig+0x152>
 800644e:	687b      	ldr	r3, [r7, #4]
 8006450:	68db      	ldr	r3, [r3, #12]
 8006452:	2b01      	cmp	r3, #1
 8006454:	d001      	beq.n	800645a <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8006456:	2301      	movs	r3, #1
 8006458:	e1c7      	b.n	80067ea <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800645a:	4b3b      	ldr	r3, [pc, #236]	@ (8006548 <HAL_RCC_OscConfig+0x240>)
 800645c:	681b      	ldr	r3, [r3, #0]
 800645e:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8006462:	687b      	ldr	r3, [r7, #4]
 8006464:	691b      	ldr	r3, [r3, #16]
 8006466:	00db      	lsls	r3, r3, #3
 8006468:	4937      	ldr	r1, [pc, #220]	@ (8006548 <HAL_RCC_OscConfig+0x240>)
 800646a:	4313      	orrs	r3, r2
 800646c:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800646e:	e03a      	b.n	80064e6 <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8006470:	687b      	ldr	r3, [r7, #4]
 8006472:	68db      	ldr	r3, [r3, #12]
 8006474:	2b00      	cmp	r3, #0
 8006476:	d020      	beq.n	80064ba <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8006478:	4b34      	ldr	r3, [pc, #208]	@ (800654c <HAL_RCC_OscConfig+0x244>)
 800647a:	2201      	movs	r2, #1
 800647c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800647e:	f7fd f837 	bl	80034f0 <HAL_GetTick>
 8006482:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8006484:	e008      	b.n	8006498 <HAL_RCC_OscConfig+0x190>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8006486:	f7fd f833 	bl	80034f0 <HAL_GetTick>
 800648a:	4602      	mov	r2, r0
 800648c:	693b      	ldr	r3, [r7, #16]
 800648e:	1ad3      	subs	r3, r2, r3
 8006490:	2b02      	cmp	r3, #2
 8006492:	d901      	bls.n	8006498 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8006494:	2303      	movs	r3, #3
 8006496:	e1a8      	b.n	80067ea <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8006498:	4b2b      	ldr	r3, [pc, #172]	@ (8006548 <HAL_RCC_OscConfig+0x240>)
 800649a:	681b      	ldr	r3, [r3, #0]
 800649c:	f003 0302 	and.w	r3, r3, #2
 80064a0:	2b00      	cmp	r3, #0
 80064a2:	d0f0      	beq.n	8006486 <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80064a4:	4b28      	ldr	r3, [pc, #160]	@ (8006548 <HAL_RCC_OscConfig+0x240>)
 80064a6:	681b      	ldr	r3, [r3, #0]
 80064a8:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 80064ac:	687b      	ldr	r3, [r7, #4]
 80064ae:	691b      	ldr	r3, [r3, #16]
 80064b0:	00db      	lsls	r3, r3, #3
 80064b2:	4925      	ldr	r1, [pc, #148]	@ (8006548 <HAL_RCC_OscConfig+0x240>)
 80064b4:	4313      	orrs	r3, r2
 80064b6:	600b      	str	r3, [r1, #0]
 80064b8:	e015      	b.n	80064e6 <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80064ba:	4b24      	ldr	r3, [pc, #144]	@ (800654c <HAL_RCC_OscConfig+0x244>)
 80064bc:	2200      	movs	r2, #0
 80064be:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80064c0:	f7fd f816 	bl	80034f0 <HAL_GetTick>
 80064c4:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80064c6:	e008      	b.n	80064da <HAL_RCC_OscConfig+0x1d2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80064c8:	f7fd f812 	bl	80034f0 <HAL_GetTick>
 80064cc:	4602      	mov	r2, r0
 80064ce:	693b      	ldr	r3, [r7, #16]
 80064d0:	1ad3      	subs	r3, r2, r3
 80064d2:	2b02      	cmp	r3, #2
 80064d4:	d901      	bls.n	80064da <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 80064d6:	2303      	movs	r3, #3
 80064d8:	e187      	b.n	80067ea <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80064da:	4b1b      	ldr	r3, [pc, #108]	@ (8006548 <HAL_RCC_OscConfig+0x240>)
 80064dc:	681b      	ldr	r3, [r3, #0]
 80064de:	f003 0302 	and.w	r3, r3, #2
 80064e2:	2b00      	cmp	r3, #0
 80064e4:	d1f0      	bne.n	80064c8 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80064e6:	687b      	ldr	r3, [r7, #4]
 80064e8:	681b      	ldr	r3, [r3, #0]
 80064ea:	f003 0308 	and.w	r3, r3, #8
 80064ee:	2b00      	cmp	r3, #0
 80064f0:	d036      	beq.n	8006560 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 80064f2:	687b      	ldr	r3, [r7, #4]
 80064f4:	695b      	ldr	r3, [r3, #20]
 80064f6:	2b00      	cmp	r3, #0
 80064f8:	d016      	beq.n	8006528 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80064fa:	4b15      	ldr	r3, [pc, #84]	@ (8006550 <HAL_RCC_OscConfig+0x248>)
 80064fc:	2201      	movs	r2, #1
 80064fe:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8006500:	f7fc fff6 	bl	80034f0 <HAL_GetTick>
 8006504:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8006506:	e008      	b.n	800651a <HAL_RCC_OscConfig+0x212>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8006508:	f7fc fff2 	bl	80034f0 <HAL_GetTick>
 800650c:	4602      	mov	r2, r0
 800650e:	693b      	ldr	r3, [r7, #16]
 8006510:	1ad3      	subs	r3, r2, r3
 8006512:	2b02      	cmp	r3, #2
 8006514:	d901      	bls.n	800651a <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8006516:	2303      	movs	r3, #3
 8006518:	e167      	b.n	80067ea <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800651a:	4b0b      	ldr	r3, [pc, #44]	@ (8006548 <HAL_RCC_OscConfig+0x240>)
 800651c:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800651e:	f003 0302 	and.w	r3, r3, #2
 8006522:	2b00      	cmp	r3, #0
 8006524:	d0f0      	beq.n	8006508 <HAL_RCC_OscConfig+0x200>
 8006526:	e01b      	b.n	8006560 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8006528:	4b09      	ldr	r3, [pc, #36]	@ (8006550 <HAL_RCC_OscConfig+0x248>)
 800652a:	2200      	movs	r2, #0
 800652c:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800652e:	f7fc ffdf 	bl	80034f0 <HAL_GetTick>
 8006532:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8006534:	e00e      	b.n	8006554 <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8006536:	f7fc ffdb 	bl	80034f0 <HAL_GetTick>
 800653a:	4602      	mov	r2, r0
 800653c:	693b      	ldr	r3, [r7, #16]
 800653e:	1ad3      	subs	r3, r2, r3
 8006540:	2b02      	cmp	r3, #2
 8006542:	d907      	bls.n	8006554 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8006544:	2303      	movs	r3, #3
 8006546:	e150      	b.n	80067ea <HAL_RCC_OscConfig+0x4e2>
 8006548:	40023800 	.word	0x40023800
 800654c:	42470000 	.word	0x42470000
 8006550:	42470e80 	.word	0x42470e80
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8006554:	4b88      	ldr	r3, [pc, #544]	@ (8006778 <HAL_RCC_OscConfig+0x470>)
 8006556:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8006558:	f003 0302 	and.w	r3, r3, #2
 800655c:	2b00      	cmp	r3, #0
 800655e:	d1ea      	bne.n	8006536 <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8006560:	687b      	ldr	r3, [r7, #4]
 8006562:	681b      	ldr	r3, [r3, #0]
 8006564:	f003 0304 	and.w	r3, r3, #4
 8006568:	2b00      	cmp	r3, #0
 800656a:	f000 8097 	beq.w	800669c <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 800656e:	2300      	movs	r3, #0
 8006570:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8006572:	4b81      	ldr	r3, [pc, #516]	@ (8006778 <HAL_RCC_OscConfig+0x470>)
 8006574:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006576:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800657a:	2b00      	cmp	r3, #0
 800657c:	d10f      	bne.n	800659e <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800657e:	2300      	movs	r3, #0
 8006580:	60bb      	str	r3, [r7, #8]
 8006582:	4b7d      	ldr	r3, [pc, #500]	@ (8006778 <HAL_RCC_OscConfig+0x470>)
 8006584:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006586:	4a7c      	ldr	r2, [pc, #496]	@ (8006778 <HAL_RCC_OscConfig+0x470>)
 8006588:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800658c:	6413      	str	r3, [r2, #64]	@ 0x40
 800658e:	4b7a      	ldr	r3, [pc, #488]	@ (8006778 <HAL_RCC_OscConfig+0x470>)
 8006590:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006592:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8006596:	60bb      	str	r3, [r7, #8]
 8006598:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800659a:	2301      	movs	r3, #1
 800659c:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800659e:	4b77      	ldr	r3, [pc, #476]	@ (800677c <HAL_RCC_OscConfig+0x474>)
 80065a0:	681b      	ldr	r3, [r3, #0]
 80065a2:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80065a6:	2b00      	cmp	r3, #0
 80065a8:	d118      	bne.n	80065dc <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80065aa:	4b74      	ldr	r3, [pc, #464]	@ (800677c <HAL_RCC_OscConfig+0x474>)
 80065ac:	681b      	ldr	r3, [r3, #0]
 80065ae:	4a73      	ldr	r2, [pc, #460]	@ (800677c <HAL_RCC_OscConfig+0x474>)
 80065b0:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80065b4:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80065b6:	f7fc ff9b 	bl	80034f0 <HAL_GetTick>
 80065ba:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80065bc:	e008      	b.n	80065d0 <HAL_RCC_OscConfig+0x2c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80065be:	f7fc ff97 	bl	80034f0 <HAL_GetTick>
 80065c2:	4602      	mov	r2, r0
 80065c4:	693b      	ldr	r3, [r7, #16]
 80065c6:	1ad3      	subs	r3, r2, r3
 80065c8:	2b02      	cmp	r3, #2
 80065ca:	d901      	bls.n	80065d0 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 80065cc:	2303      	movs	r3, #3
 80065ce:	e10c      	b.n	80067ea <HAL_RCC_OscConfig+0x4e2>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80065d0:	4b6a      	ldr	r3, [pc, #424]	@ (800677c <HAL_RCC_OscConfig+0x474>)
 80065d2:	681b      	ldr	r3, [r3, #0]
 80065d4:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80065d8:	2b00      	cmp	r3, #0
 80065da:	d0f0      	beq.n	80065be <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80065dc:	687b      	ldr	r3, [r7, #4]
 80065de:	689b      	ldr	r3, [r3, #8]
 80065e0:	2b01      	cmp	r3, #1
 80065e2:	d106      	bne.n	80065f2 <HAL_RCC_OscConfig+0x2ea>
 80065e4:	4b64      	ldr	r3, [pc, #400]	@ (8006778 <HAL_RCC_OscConfig+0x470>)
 80065e6:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80065e8:	4a63      	ldr	r2, [pc, #396]	@ (8006778 <HAL_RCC_OscConfig+0x470>)
 80065ea:	f043 0301 	orr.w	r3, r3, #1
 80065ee:	6713      	str	r3, [r2, #112]	@ 0x70
 80065f0:	e01c      	b.n	800662c <HAL_RCC_OscConfig+0x324>
 80065f2:	687b      	ldr	r3, [r7, #4]
 80065f4:	689b      	ldr	r3, [r3, #8]
 80065f6:	2b05      	cmp	r3, #5
 80065f8:	d10c      	bne.n	8006614 <HAL_RCC_OscConfig+0x30c>
 80065fa:	4b5f      	ldr	r3, [pc, #380]	@ (8006778 <HAL_RCC_OscConfig+0x470>)
 80065fc:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80065fe:	4a5e      	ldr	r2, [pc, #376]	@ (8006778 <HAL_RCC_OscConfig+0x470>)
 8006600:	f043 0304 	orr.w	r3, r3, #4
 8006604:	6713      	str	r3, [r2, #112]	@ 0x70
 8006606:	4b5c      	ldr	r3, [pc, #368]	@ (8006778 <HAL_RCC_OscConfig+0x470>)
 8006608:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800660a:	4a5b      	ldr	r2, [pc, #364]	@ (8006778 <HAL_RCC_OscConfig+0x470>)
 800660c:	f043 0301 	orr.w	r3, r3, #1
 8006610:	6713      	str	r3, [r2, #112]	@ 0x70
 8006612:	e00b      	b.n	800662c <HAL_RCC_OscConfig+0x324>
 8006614:	4b58      	ldr	r3, [pc, #352]	@ (8006778 <HAL_RCC_OscConfig+0x470>)
 8006616:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8006618:	4a57      	ldr	r2, [pc, #348]	@ (8006778 <HAL_RCC_OscConfig+0x470>)
 800661a:	f023 0301 	bic.w	r3, r3, #1
 800661e:	6713      	str	r3, [r2, #112]	@ 0x70
 8006620:	4b55      	ldr	r3, [pc, #340]	@ (8006778 <HAL_RCC_OscConfig+0x470>)
 8006622:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8006624:	4a54      	ldr	r2, [pc, #336]	@ (8006778 <HAL_RCC_OscConfig+0x470>)
 8006626:	f023 0304 	bic.w	r3, r3, #4
 800662a:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 800662c:	687b      	ldr	r3, [r7, #4]
 800662e:	689b      	ldr	r3, [r3, #8]
 8006630:	2b00      	cmp	r3, #0
 8006632:	d015      	beq.n	8006660 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8006634:	f7fc ff5c 	bl	80034f0 <HAL_GetTick>
 8006638:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800663a:	e00a      	b.n	8006652 <HAL_RCC_OscConfig+0x34a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800663c:	f7fc ff58 	bl	80034f0 <HAL_GetTick>
 8006640:	4602      	mov	r2, r0
 8006642:	693b      	ldr	r3, [r7, #16]
 8006644:	1ad3      	subs	r3, r2, r3
 8006646:	f241 3288 	movw	r2, #5000	@ 0x1388
 800664a:	4293      	cmp	r3, r2
 800664c:	d901      	bls.n	8006652 <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 800664e:	2303      	movs	r3, #3
 8006650:	e0cb      	b.n	80067ea <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8006652:	4b49      	ldr	r3, [pc, #292]	@ (8006778 <HAL_RCC_OscConfig+0x470>)
 8006654:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8006656:	f003 0302 	and.w	r3, r3, #2
 800665a:	2b00      	cmp	r3, #0
 800665c:	d0ee      	beq.n	800663c <HAL_RCC_OscConfig+0x334>
 800665e:	e014      	b.n	800668a <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8006660:	f7fc ff46 	bl	80034f0 <HAL_GetTick>
 8006664:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8006666:	e00a      	b.n	800667e <HAL_RCC_OscConfig+0x376>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8006668:	f7fc ff42 	bl	80034f0 <HAL_GetTick>
 800666c:	4602      	mov	r2, r0
 800666e:	693b      	ldr	r3, [r7, #16]
 8006670:	1ad3      	subs	r3, r2, r3
 8006672:	f241 3288 	movw	r2, #5000	@ 0x1388
 8006676:	4293      	cmp	r3, r2
 8006678:	d901      	bls.n	800667e <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 800667a:	2303      	movs	r3, #3
 800667c:	e0b5      	b.n	80067ea <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800667e:	4b3e      	ldr	r3, [pc, #248]	@ (8006778 <HAL_RCC_OscConfig+0x470>)
 8006680:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8006682:	f003 0302 	and.w	r3, r3, #2
 8006686:	2b00      	cmp	r3, #0
 8006688:	d1ee      	bne.n	8006668 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 800668a:	7dfb      	ldrb	r3, [r7, #23]
 800668c:	2b01      	cmp	r3, #1
 800668e:	d105      	bne.n	800669c <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8006690:	4b39      	ldr	r3, [pc, #228]	@ (8006778 <HAL_RCC_OscConfig+0x470>)
 8006692:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006694:	4a38      	ldr	r2, [pc, #224]	@ (8006778 <HAL_RCC_OscConfig+0x470>)
 8006696:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800669a:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800669c:	687b      	ldr	r3, [r7, #4]
 800669e:	699b      	ldr	r3, [r3, #24]
 80066a0:	2b00      	cmp	r3, #0
 80066a2:	f000 80a1 	beq.w	80067e8 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 80066a6:	4b34      	ldr	r3, [pc, #208]	@ (8006778 <HAL_RCC_OscConfig+0x470>)
 80066a8:	689b      	ldr	r3, [r3, #8]
 80066aa:	f003 030c 	and.w	r3, r3, #12
 80066ae:	2b08      	cmp	r3, #8
 80066b0:	d05c      	beq.n	800676c <HAL_RCC_OscConfig+0x464>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80066b2:	687b      	ldr	r3, [r7, #4]
 80066b4:	699b      	ldr	r3, [r3, #24]
 80066b6:	2b02      	cmp	r3, #2
 80066b8:	d141      	bne.n	800673e <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80066ba:	4b31      	ldr	r3, [pc, #196]	@ (8006780 <HAL_RCC_OscConfig+0x478>)
 80066bc:	2200      	movs	r2, #0
 80066be:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80066c0:	f7fc ff16 	bl	80034f0 <HAL_GetTick>
 80066c4:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80066c6:	e008      	b.n	80066da <HAL_RCC_OscConfig+0x3d2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80066c8:	f7fc ff12 	bl	80034f0 <HAL_GetTick>
 80066cc:	4602      	mov	r2, r0
 80066ce:	693b      	ldr	r3, [r7, #16]
 80066d0:	1ad3      	subs	r3, r2, r3
 80066d2:	2b02      	cmp	r3, #2
 80066d4:	d901      	bls.n	80066da <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 80066d6:	2303      	movs	r3, #3
 80066d8:	e087      	b.n	80067ea <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80066da:	4b27      	ldr	r3, [pc, #156]	@ (8006778 <HAL_RCC_OscConfig+0x470>)
 80066dc:	681b      	ldr	r3, [r3, #0]
 80066de:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80066e2:	2b00      	cmp	r3, #0
 80066e4:	d1f0      	bne.n	80066c8 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 80066e6:	687b      	ldr	r3, [r7, #4]
 80066e8:	69da      	ldr	r2, [r3, #28]
 80066ea:	687b      	ldr	r3, [r7, #4]
 80066ec:	6a1b      	ldr	r3, [r3, #32]
 80066ee:	431a      	orrs	r2, r3
 80066f0:	687b      	ldr	r3, [r7, #4]
 80066f2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80066f4:	019b      	lsls	r3, r3, #6
 80066f6:	431a      	orrs	r2, r3
 80066f8:	687b      	ldr	r3, [r7, #4]
 80066fa:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80066fc:	085b      	lsrs	r3, r3, #1
 80066fe:	3b01      	subs	r3, #1
 8006700:	041b      	lsls	r3, r3, #16
 8006702:	431a      	orrs	r2, r3
 8006704:	687b      	ldr	r3, [r7, #4]
 8006706:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006708:	061b      	lsls	r3, r3, #24
 800670a:	491b      	ldr	r1, [pc, #108]	@ (8006778 <HAL_RCC_OscConfig+0x470>)
 800670c:	4313      	orrs	r3, r2
 800670e:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8006710:	4b1b      	ldr	r3, [pc, #108]	@ (8006780 <HAL_RCC_OscConfig+0x478>)
 8006712:	2201      	movs	r2, #1
 8006714:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8006716:	f7fc feeb 	bl	80034f0 <HAL_GetTick>
 800671a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800671c:	e008      	b.n	8006730 <HAL_RCC_OscConfig+0x428>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800671e:	f7fc fee7 	bl	80034f0 <HAL_GetTick>
 8006722:	4602      	mov	r2, r0
 8006724:	693b      	ldr	r3, [r7, #16]
 8006726:	1ad3      	subs	r3, r2, r3
 8006728:	2b02      	cmp	r3, #2
 800672a:	d901      	bls.n	8006730 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 800672c:	2303      	movs	r3, #3
 800672e:	e05c      	b.n	80067ea <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8006730:	4b11      	ldr	r3, [pc, #68]	@ (8006778 <HAL_RCC_OscConfig+0x470>)
 8006732:	681b      	ldr	r3, [r3, #0]
 8006734:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8006738:	2b00      	cmp	r3, #0
 800673a:	d0f0      	beq.n	800671e <HAL_RCC_OscConfig+0x416>
 800673c:	e054      	b.n	80067e8 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800673e:	4b10      	ldr	r3, [pc, #64]	@ (8006780 <HAL_RCC_OscConfig+0x478>)
 8006740:	2200      	movs	r2, #0
 8006742:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8006744:	f7fc fed4 	bl	80034f0 <HAL_GetTick>
 8006748:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800674a:	e008      	b.n	800675e <HAL_RCC_OscConfig+0x456>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800674c:	f7fc fed0 	bl	80034f0 <HAL_GetTick>
 8006750:	4602      	mov	r2, r0
 8006752:	693b      	ldr	r3, [r7, #16]
 8006754:	1ad3      	subs	r3, r2, r3
 8006756:	2b02      	cmp	r3, #2
 8006758:	d901      	bls.n	800675e <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 800675a:	2303      	movs	r3, #3
 800675c:	e045      	b.n	80067ea <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800675e:	4b06      	ldr	r3, [pc, #24]	@ (8006778 <HAL_RCC_OscConfig+0x470>)
 8006760:	681b      	ldr	r3, [r3, #0]
 8006762:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8006766:	2b00      	cmp	r3, #0
 8006768:	d1f0      	bne.n	800674c <HAL_RCC_OscConfig+0x444>
 800676a:	e03d      	b.n	80067e8 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 800676c:	687b      	ldr	r3, [r7, #4]
 800676e:	699b      	ldr	r3, [r3, #24]
 8006770:	2b01      	cmp	r3, #1
 8006772:	d107      	bne.n	8006784 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 8006774:	2301      	movs	r3, #1
 8006776:	e038      	b.n	80067ea <HAL_RCC_OscConfig+0x4e2>
 8006778:	40023800 	.word	0x40023800
 800677c:	40007000 	.word	0x40007000
 8006780:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8006784:	4b1b      	ldr	r3, [pc, #108]	@ (80067f4 <HAL_RCC_OscConfig+0x4ec>)
 8006786:	685b      	ldr	r3, [r3, #4]
 8006788:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800678a:	687b      	ldr	r3, [r7, #4]
 800678c:	699b      	ldr	r3, [r3, #24]
 800678e:	2b01      	cmp	r3, #1
 8006790:	d028      	beq.n	80067e4 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8006792:	68fb      	ldr	r3, [r7, #12]
 8006794:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 8006798:	687b      	ldr	r3, [r7, #4]
 800679a:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800679c:	429a      	cmp	r2, r3
 800679e:	d121      	bne.n	80067e4 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 80067a0:	68fb      	ldr	r3, [r7, #12]
 80067a2:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 80067a6:	687b      	ldr	r3, [r7, #4]
 80067a8:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80067aa:	429a      	cmp	r2, r3
 80067ac:	d11a      	bne.n	80067e4 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 80067ae:	68fa      	ldr	r2, [r7, #12]
 80067b0:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 80067b4:	4013      	ands	r3, r2
 80067b6:	687a      	ldr	r2, [r7, #4]
 80067b8:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 80067ba:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 80067bc:	4293      	cmp	r3, r2
 80067be:	d111      	bne.n	80067e4 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 80067c0:	68fb      	ldr	r3, [r7, #12]
 80067c2:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 80067c6:	687b      	ldr	r3, [r7, #4]
 80067c8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80067ca:	085b      	lsrs	r3, r3, #1
 80067cc:	3b01      	subs	r3, #1
 80067ce:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 80067d0:	429a      	cmp	r2, r3
 80067d2:	d107      	bne.n	80067e4 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 80067d4:	68fb      	ldr	r3, [r7, #12]
 80067d6:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 80067da:	687b      	ldr	r3, [r7, #4]
 80067dc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80067de:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 80067e0:	429a      	cmp	r2, r3
 80067e2:	d001      	beq.n	80067e8 <HAL_RCC_OscConfig+0x4e0>
#endif /* RCC_PLLCFGR_PLLR */
        {
          return HAL_ERROR;
 80067e4:	2301      	movs	r3, #1
 80067e6:	e000      	b.n	80067ea <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 80067e8:	2300      	movs	r3, #0
}
 80067ea:	4618      	mov	r0, r3
 80067ec:	3718      	adds	r7, #24
 80067ee:	46bd      	mov	sp, r7
 80067f0:	bd80      	pop	{r7, pc}
 80067f2:	bf00      	nop
 80067f4:	40023800 	.word	0x40023800

080067f8 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80067f8:	b580      	push	{r7, lr}
 80067fa:	b084      	sub	sp, #16
 80067fc:	af00      	add	r7, sp, #0
 80067fe:	6078      	str	r0, [r7, #4]
 8006800:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8006802:	687b      	ldr	r3, [r7, #4]
 8006804:	2b00      	cmp	r3, #0
 8006806:	d101      	bne.n	800680c <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8006808:	2301      	movs	r3, #1
 800680a:	e0cc      	b.n	80069a6 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 800680c:	4b68      	ldr	r3, [pc, #416]	@ (80069b0 <HAL_RCC_ClockConfig+0x1b8>)
 800680e:	681b      	ldr	r3, [r3, #0]
 8006810:	f003 0307 	and.w	r3, r3, #7
 8006814:	683a      	ldr	r2, [r7, #0]
 8006816:	429a      	cmp	r2, r3
 8006818:	d90c      	bls.n	8006834 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800681a:	4b65      	ldr	r3, [pc, #404]	@ (80069b0 <HAL_RCC_ClockConfig+0x1b8>)
 800681c:	683a      	ldr	r2, [r7, #0]
 800681e:	b2d2      	uxtb	r2, r2
 8006820:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8006822:	4b63      	ldr	r3, [pc, #396]	@ (80069b0 <HAL_RCC_ClockConfig+0x1b8>)
 8006824:	681b      	ldr	r3, [r3, #0]
 8006826:	f003 0307 	and.w	r3, r3, #7
 800682a:	683a      	ldr	r2, [r7, #0]
 800682c:	429a      	cmp	r2, r3
 800682e:	d001      	beq.n	8006834 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8006830:	2301      	movs	r3, #1
 8006832:	e0b8      	b.n	80069a6 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8006834:	687b      	ldr	r3, [r7, #4]
 8006836:	681b      	ldr	r3, [r3, #0]
 8006838:	f003 0302 	and.w	r3, r3, #2
 800683c:	2b00      	cmp	r3, #0
 800683e:	d020      	beq.n	8006882 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8006840:	687b      	ldr	r3, [r7, #4]
 8006842:	681b      	ldr	r3, [r3, #0]
 8006844:	f003 0304 	and.w	r3, r3, #4
 8006848:	2b00      	cmp	r3, #0
 800684a:	d005      	beq.n	8006858 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 800684c:	4b59      	ldr	r3, [pc, #356]	@ (80069b4 <HAL_RCC_ClockConfig+0x1bc>)
 800684e:	689b      	ldr	r3, [r3, #8]
 8006850:	4a58      	ldr	r2, [pc, #352]	@ (80069b4 <HAL_RCC_ClockConfig+0x1bc>)
 8006852:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 8006856:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8006858:	687b      	ldr	r3, [r7, #4]
 800685a:	681b      	ldr	r3, [r3, #0]
 800685c:	f003 0308 	and.w	r3, r3, #8
 8006860:	2b00      	cmp	r3, #0
 8006862:	d005      	beq.n	8006870 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8006864:	4b53      	ldr	r3, [pc, #332]	@ (80069b4 <HAL_RCC_ClockConfig+0x1bc>)
 8006866:	689b      	ldr	r3, [r3, #8]
 8006868:	4a52      	ldr	r2, [pc, #328]	@ (80069b4 <HAL_RCC_ClockConfig+0x1bc>)
 800686a:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 800686e:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8006870:	4b50      	ldr	r3, [pc, #320]	@ (80069b4 <HAL_RCC_ClockConfig+0x1bc>)
 8006872:	689b      	ldr	r3, [r3, #8]
 8006874:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8006878:	687b      	ldr	r3, [r7, #4]
 800687a:	689b      	ldr	r3, [r3, #8]
 800687c:	494d      	ldr	r1, [pc, #308]	@ (80069b4 <HAL_RCC_ClockConfig+0x1bc>)
 800687e:	4313      	orrs	r3, r2
 8006880:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8006882:	687b      	ldr	r3, [r7, #4]
 8006884:	681b      	ldr	r3, [r3, #0]
 8006886:	f003 0301 	and.w	r3, r3, #1
 800688a:	2b00      	cmp	r3, #0
 800688c:	d044      	beq.n	8006918 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800688e:	687b      	ldr	r3, [r7, #4]
 8006890:	685b      	ldr	r3, [r3, #4]
 8006892:	2b01      	cmp	r3, #1
 8006894:	d107      	bne.n	80068a6 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8006896:	4b47      	ldr	r3, [pc, #284]	@ (80069b4 <HAL_RCC_ClockConfig+0x1bc>)
 8006898:	681b      	ldr	r3, [r3, #0]
 800689a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800689e:	2b00      	cmp	r3, #0
 80068a0:	d119      	bne.n	80068d6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80068a2:	2301      	movs	r3, #1
 80068a4:	e07f      	b.n	80069a6 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80068a6:	687b      	ldr	r3, [r7, #4]
 80068a8:	685b      	ldr	r3, [r3, #4]
 80068aa:	2b02      	cmp	r3, #2
 80068ac:	d003      	beq.n	80068b6 <HAL_RCC_ClockConfig+0xbe>
             (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 80068ae:	687b      	ldr	r3, [r7, #4]
 80068b0:	685b      	ldr	r3, [r3, #4]
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80068b2:	2b03      	cmp	r3, #3
 80068b4:	d107      	bne.n	80068c6 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80068b6:	4b3f      	ldr	r3, [pc, #252]	@ (80069b4 <HAL_RCC_ClockConfig+0x1bc>)
 80068b8:	681b      	ldr	r3, [r3, #0]
 80068ba:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80068be:	2b00      	cmp	r3, #0
 80068c0:	d109      	bne.n	80068d6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80068c2:	2301      	movs	r3, #1
 80068c4:	e06f      	b.n	80069a6 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80068c6:	4b3b      	ldr	r3, [pc, #236]	@ (80069b4 <HAL_RCC_ClockConfig+0x1bc>)
 80068c8:	681b      	ldr	r3, [r3, #0]
 80068ca:	f003 0302 	and.w	r3, r3, #2
 80068ce:	2b00      	cmp	r3, #0
 80068d0:	d101      	bne.n	80068d6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80068d2:	2301      	movs	r3, #1
 80068d4:	e067      	b.n	80069a6 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80068d6:	4b37      	ldr	r3, [pc, #220]	@ (80069b4 <HAL_RCC_ClockConfig+0x1bc>)
 80068d8:	689b      	ldr	r3, [r3, #8]
 80068da:	f023 0203 	bic.w	r2, r3, #3
 80068de:	687b      	ldr	r3, [r7, #4]
 80068e0:	685b      	ldr	r3, [r3, #4]
 80068e2:	4934      	ldr	r1, [pc, #208]	@ (80069b4 <HAL_RCC_ClockConfig+0x1bc>)
 80068e4:	4313      	orrs	r3, r2
 80068e6:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80068e8:	f7fc fe02 	bl	80034f0 <HAL_GetTick>
 80068ec:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80068ee:	e00a      	b.n	8006906 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80068f0:	f7fc fdfe 	bl	80034f0 <HAL_GetTick>
 80068f4:	4602      	mov	r2, r0
 80068f6:	68fb      	ldr	r3, [r7, #12]
 80068f8:	1ad3      	subs	r3, r2, r3
 80068fa:	f241 3288 	movw	r2, #5000	@ 0x1388
 80068fe:	4293      	cmp	r3, r2
 8006900:	d901      	bls.n	8006906 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8006902:	2303      	movs	r3, #3
 8006904:	e04f      	b.n	80069a6 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8006906:	4b2b      	ldr	r3, [pc, #172]	@ (80069b4 <HAL_RCC_ClockConfig+0x1bc>)
 8006908:	689b      	ldr	r3, [r3, #8]
 800690a:	f003 020c 	and.w	r2, r3, #12
 800690e:	687b      	ldr	r3, [r7, #4]
 8006910:	685b      	ldr	r3, [r3, #4]
 8006912:	009b      	lsls	r3, r3, #2
 8006914:	429a      	cmp	r2, r3
 8006916:	d1eb      	bne.n	80068f0 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8006918:	4b25      	ldr	r3, [pc, #148]	@ (80069b0 <HAL_RCC_ClockConfig+0x1b8>)
 800691a:	681b      	ldr	r3, [r3, #0]
 800691c:	f003 0307 	and.w	r3, r3, #7
 8006920:	683a      	ldr	r2, [r7, #0]
 8006922:	429a      	cmp	r2, r3
 8006924:	d20c      	bcs.n	8006940 <HAL_RCC_ClockConfig+0x148>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8006926:	4b22      	ldr	r3, [pc, #136]	@ (80069b0 <HAL_RCC_ClockConfig+0x1b8>)
 8006928:	683a      	ldr	r2, [r7, #0]
 800692a:	b2d2      	uxtb	r2, r2
 800692c:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800692e:	4b20      	ldr	r3, [pc, #128]	@ (80069b0 <HAL_RCC_ClockConfig+0x1b8>)
 8006930:	681b      	ldr	r3, [r3, #0]
 8006932:	f003 0307 	and.w	r3, r3, #7
 8006936:	683a      	ldr	r2, [r7, #0]
 8006938:	429a      	cmp	r2, r3
 800693a:	d001      	beq.n	8006940 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 800693c:	2301      	movs	r3, #1
 800693e:	e032      	b.n	80069a6 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8006940:	687b      	ldr	r3, [r7, #4]
 8006942:	681b      	ldr	r3, [r3, #0]
 8006944:	f003 0304 	and.w	r3, r3, #4
 8006948:	2b00      	cmp	r3, #0
 800694a:	d008      	beq.n	800695e <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 800694c:	4b19      	ldr	r3, [pc, #100]	@ (80069b4 <HAL_RCC_ClockConfig+0x1bc>)
 800694e:	689b      	ldr	r3, [r3, #8]
 8006950:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 8006954:	687b      	ldr	r3, [r7, #4]
 8006956:	68db      	ldr	r3, [r3, #12]
 8006958:	4916      	ldr	r1, [pc, #88]	@ (80069b4 <HAL_RCC_ClockConfig+0x1bc>)
 800695a:	4313      	orrs	r3, r2
 800695c:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800695e:	687b      	ldr	r3, [r7, #4]
 8006960:	681b      	ldr	r3, [r3, #0]
 8006962:	f003 0308 	and.w	r3, r3, #8
 8006966:	2b00      	cmp	r3, #0
 8006968:	d009      	beq.n	800697e <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 800696a:	4b12      	ldr	r3, [pc, #72]	@ (80069b4 <HAL_RCC_ClockConfig+0x1bc>)
 800696c:	689b      	ldr	r3, [r3, #8]
 800696e:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 8006972:	687b      	ldr	r3, [r7, #4]
 8006974:	691b      	ldr	r3, [r3, #16]
 8006976:	00db      	lsls	r3, r3, #3
 8006978:	490e      	ldr	r1, [pc, #56]	@ (80069b4 <HAL_RCC_ClockConfig+0x1bc>)
 800697a:	4313      	orrs	r3, r2
 800697c:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 800697e:	f000 f821 	bl	80069c4 <HAL_RCC_GetSysClockFreq>
 8006982:	4602      	mov	r2, r0
 8006984:	4b0b      	ldr	r3, [pc, #44]	@ (80069b4 <HAL_RCC_ClockConfig+0x1bc>)
 8006986:	689b      	ldr	r3, [r3, #8]
 8006988:	091b      	lsrs	r3, r3, #4
 800698a:	f003 030f 	and.w	r3, r3, #15
 800698e:	490a      	ldr	r1, [pc, #40]	@ (80069b8 <HAL_RCC_ClockConfig+0x1c0>)
 8006990:	5ccb      	ldrb	r3, [r1, r3]
 8006992:	fa22 f303 	lsr.w	r3, r2, r3
 8006996:	4a09      	ldr	r2, [pc, #36]	@ (80069bc <HAL_RCC_ClockConfig+0x1c4>)
 8006998:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick(uwTickPrio);
 800699a:	4b09      	ldr	r3, [pc, #36]	@ (80069c0 <HAL_RCC_ClockConfig+0x1c8>)
 800699c:	681b      	ldr	r3, [r3, #0]
 800699e:	4618      	mov	r0, r3
 80069a0:	f7fc fd62 	bl	8003468 <HAL_InitTick>

  return HAL_OK;
 80069a4:	2300      	movs	r3, #0
}
 80069a6:	4618      	mov	r0, r3
 80069a8:	3710      	adds	r7, #16
 80069aa:	46bd      	mov	sp, r7
 80069ac:	bd80      	pop	{r7, pc}
 80069ae:	bf00      	nop
 80069b0:	40023c00 	.word	0x40023c00
 80069b4:	40023800 	.word	0x40023800
 80069b8:	0800d158 	.word	0x0800d158
 80069bc:	20000084 	.word	0x20000084
 80069c0:	20000088 	.word	0x20000088

080069c4 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80069c4:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80069c8:	b090      	sub	sp, #64	@ 0x40
 80069ca:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 80069cc:	2300      	movs	r3, #0
 80069ce:	637b      	str	r3, [r7, #52]	@ 0x34
  uint32_t pllvco = 0U;
 80069d0:	2300      	movs	r3, #0
 80069d2:	63fb      	str	r3, [r7, #60]	@ 0x3c
  uint32_t pllp = 0U;
 80069d4:	2300      	movs	r3, #0
 80069d6:	633b      	str	r3, [r7, #48]	@ 0x30
  uint32_t sysclockfreq = 0U;
 80069d8:	2300      	movs	r3, #0
 80069da:	63bb      	str	r3, [r7, #56]	@ 0x38

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 80069dc:	4b59      	ldr	r3, [pc, #356]	@ (8006b44 <HAL_RCC_GetSysClockFreq+0x180>)
 80069de:	689b      	ldr	r3, [r3, #8]
 80069e0:	f003 030c 	and.w	r3, r3, #12
 80069e4:	2b08      	cmp	r3, #8
 80069e6:	d00d      	beq.n	8006a04 <HAL_RCC_GetSysClockFreq+0x40>
 80069e8:	2b08      	cmp	r3, #8
 80069ea:	f200 80a1 	bhi.w	8006b30 <HAL_RCC_GetSysClockFreq+0x16c>
 80069ee:	2b00      	cmp	r3, #0
 80069f0:	d002      	beq.n	80069f8 <HAL_RCC_GetSysClockFreq+0x34>
 80069f2:	2b04      	cmp	r3, #4
 80069f4:	d003      	beq.n	80069fe <HAL_RCC_GetSysClockFreq+0x3a>
 80069f6:	e09b      	b.n	8006b30 <HAL_RCC_GetSysClockFreq+0x16c>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 80069f8:	4b53      	ldr	r3, [pc, #332]	@ (8006b48 <HAL_RCC_GetSysClockFreq+0x184>)
 80069fa:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 80069fc:	e09b      	b.n	8006b36 <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 80069fe:	4b53      	ldr	r3, [pc, #332]	@ (8006b4c <HAL_RCC_GetSysClockFreq+0x188>)
 8006a00:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 8006a02:	e098      	b.n	8006b36 <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8006a04:	4b4f      	ldr	r3, [pc, #316]	@ (8006b44 <HAL_RCC_GetSysClockFreq+0x180>)
 8006a06:	685b      	ldr	r3, [r3, #4]
 8006a08:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8006a0c:	637b      	str	r3, [r7, #52]	@ 0x34
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8006a0e:	4b4d      	ldr	r3, [pc, #308]	@ (8006b44 <HAL_RCC_GetSysClockFreq+0x180>)
 8006a10:	685b      	ldr	r3, [r3, #4]
 8006a12:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8006a16:	2b00      	cmp	r3, #0
 8006a18:	d028      	beq.n	8006a6c <HAL_RCC_GetSysClockFreq+0xa8>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8006a1a:	4b4a      	ldr	r3, [pc, #296]	@ (8006b44 <HAL_RCC_GetSysClockFreq+0x180>)
 8006a1c:	685b      	ldr	r3, [r3, #4]
 8006a1e:	099b      	lsrs	r3, r3, #6
 8006a20:	2200      	movs	r2, #0
 8006a22:	623b      	str	r3, [r7, #32]
 8006a24:	627a      	str	r2, [r7, #36]	@ 0x24
 8006a26:	6a3b      	ldr	r3, [r7, #32]
 8006a28:	f3c3 0008 	ubfx	r0, r3, #0, #9
 8006a2c:	2100      	movs	r1, #0
 8006a2e:	4b47      	ldr	r3, [pc, #284]	@ (8006b4c <HAL_RCC_GetSysClockFreq+0x188>)
 8006a30:	fb03 f201 	mul.w	r2, r3, r1
 8006a34:	2300      	movs	r3, #0
 8006a36:	fb00 f303 	mul.w	r3, r0, r3
 8006a3a:	4413      	add	r3, r2
 8006a3c:	4a43      	ldr	r2, [pc, #268]	@ (8006b4c <HAL_RCC_GetSysClockFreq+0x188>)
 8006a3e:	fba0 1202 	umull	r1, r2, r0, r2
 8006a42:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8006a44:	460a      	mov	r2, r1
 8006a46:	62ba      	str	r2, [r7, #40]	@ 0x28
 8006a48:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8006a4a:	4413      	add	r3, r2
 8006a4c:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8006a4e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006a50:	2200      	movs	r2, #0
 8006a52:	61bb      	str	r3, [r7, #24]
 8006a54:	61fa      	str	r2, [r7, #28]
 8006a56:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8006a5a:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	@ 0x28
 8006a5e:	f7fa f91b 	bl	8000c98 <__aeabi_uldivmod>
 8006a62:	4602      	mov	r2, r0
 8006a64:	460b      	mov	r3, r1
 8006a66:	4613      	mov	r3, r2
 8006a68:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8006a6a:	e053      	b.n	8006b14 <HAL_RCC_GetSysClockFreq+0x150>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8006a6c:	4b35      	ldr	r3, [pc, #212]	@ (8006b44 <HAL_RCC_GetSysClockFreq+0x180>)
 8006a6e:	685b      	ldr	r3, [r3, #4]
 8006a70:	099b      	lsrs	r3, r3, #6
 8006a72:	2200      	movs	r2, #0
 8006a74:	613b      	str	r3, [r7, #16]
 8006a76:	617a      	str	r2, [r7, #20]
 8006a78:	693b      	ldr	r3, [r7, #16]
 8006a7a:	f3c3 0a08 	ubfx	sl, r3, #0, #9
 8006a7e:	f04f 0b00 	mov.w	fp, #0
 8006a82:	4652      	mov	r2, sl
 8006a84:	465b      	mov	r3, fp
 8006a86:	f04f 0000 	mov.w	r0, #0
 8006a8a:	f04f 0100 	mov.w	r1, #0
 8006a8e:	0159      	lsls	r1, r3, #5
 8006a90:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8006a94:	0150      	lsls	r0, r2, #5
 8006a96:	4602      	mov	r2, r0
 8006a98:	460b      	mov	r3, r1
 8006a9a:	ebb2 080a 	subs.w	r8, r2, sl
 8006a9e:	eb63 090b 	sbc.w	r9, r3, fp
 8006aa2:	f04f 0200 	mov.w	r2, #0
 8006aa6:	f04f 0300 	mov.w	r3, #0
 8006aaa:	ea4f 1389 	mov.w	r3, r9, lsl #6
 8006aae:	ea43 6398 	orr.w	r3, r3, r8, lsr #26
 8006ab2:	ea4f 1288 	mov.w	r2, r8, lsl #6
 8006ab6:	ebb2 0408 	subs.w	r4, r2, r8
 8006aba:	eb63 0509 	sbc.w	r5, r3, r9
 8006abe:	f04f 0200 	mov.w	r2, #0
 8006ac2:	f04f 0300 	mov.w	r3, #0
 8006ac6:	00eb      	lsls	r3, r5, #3
 8006ac8:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8006acc:	00e2      	lsls	r2, r4, #3
 8006ace:	4614      	mov	r4, r2
 8006ad0:	461d      	mov	r5, r3
 8006ad2:	eb14 030a 	adds.w	r3, r4, sl
 8006ad6:	603b      	str	r3, [r7, #0]
 8006ad8:	eb45 030b 	adc.w	r3, r5, fp
 8006adc:	607b      	str	r3, [r7, #4]
 8006ade:	f04f 0200 	mov.w	r2, #0
 8006ae2:	f04f 0300 	mov.w	r3, #0
 8006ae6:	e9d7 4500 	ldrd	r4, r5, [r7]
 8006aea:	4629      	mov	r1, r5
 8006aec:	028b      	lsls	r3, r1, #10
 8006aee:	4621      	mov	r1, r4
 8006af0:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8006af4:	4621      	mov	r1, r4
 8006af6:	028a      	lsls	r2, r1, #10
 8006af8:	4610      	mov	r0, r2
 8006afa:	4619      	mov	r1, r3
 8006afc:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006afe:	2200      	movs	r2, #0
 8006b00:	60bb      	str	r3, [r7, #8]
 8006b02:	60fa      	str	r2, [r7, #12]
 8006b04:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8006b08:	f7fa f8c6 	bl	8000c98 <__aeabi_uldivmod>
 8006b0c:	4602      	mov	r2, r0
 8006b0e:	460b      	mov	r3, r1
 8006b10:	4613      	mov	r3, r2
 8006b12:	63fb      	str	r3, [r7, #60]	@ 0x3c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) * 2U);
 8006b14:	4b0b      	ldr	r3, [pc, #44]	@ (8006b44 <HAL_RCC_GetSysClockFreq+0x180>)
 8006b16:	685b      	ldr	r3, [r3, #4]
 8006b18:	0c1b      	lsrs	r3, r3, #16
 8006b1a:	f003 0303 	and.w	r3, r3, #3
 8006b1e:	3301      	adds	r3, #1
 8006b20:	005b      	lsls	r3, r3, #1
 8006b22:	633b      	str	r3, [r7, #48]	@ 0x30

      sysclockfreq = pllvco / pllp;
 8006b24:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 8006b26:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006b28:	fbb2 f3f3 	udiv	r3, r2, r3
 8006b2c:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 8006b2e:	e002      	b.n	8006b36 <HAL_RCC_GetSysClockFreq+0x172>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8006b30:	4b05      	ldr	r3, [pc, #20]	@ (8006b48 <HAL_RCC_GetSysClockFreq+0x184>)
 8006b32:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 8006b34:	bf00      	nop
    }
  }
  return sysclockfreq;
 8006b36:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
}
 8006b38:	4618      	mov	r0, r3
 8006b3a:	3740      	adds	r7, #64	@ 0x40
 8006b3c:	46bd      	mov	sp, r7
 8006b3e:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8006b42:	bf00      	nop
 8006b44:	40023800 	.word	0x40023800
 8006b48:	00f42400 	.word	0x00f42400
 8006b4c:	017d7840 	.word	0x017d7840

08006b50 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8006b50:	b480      	push	{r7}
 8006b52:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8006b54:	4b03      	ldr	r3, [pc, #12]	@ (8006b64 <HAL_RCC_GetHCLKFreq+0x14>)
 8006b56:	681b      	ldr	r3, [r3, #0]
}
 8006b58:	4618      	mov	r0, r3
 8006b5a:	46bd      	mov	sp, r7
 8006b5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b60:	4770      	bx	lr
 8006b62:	bf00      	nop
 8006b64:	20000084 	.word	0x20000084

08006b68 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8006b68:	b580      	push	{r7, lr}
 8006b6a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8006b6c:	f7ff fff0 	bl	8006b50 <HAL_RCC_GetHCLKFreq>
 8006b70:	4602      	mov	r2, r0
 8006b72:	4b05      	ldr	r3, [pc, #20]	@ (8006b88 <HAL_RCC_GetPCLK1Freq+0x20>)
 8006b74:	689b      	ldr	r3, [r3, #8]
 8006b76:	0a9b      	lsrs	r3, r3, #10
 8006b78:	f003 0307 	and.w	r3, r3, #7
 8006b7c:	4903      	ldr	r1, [pc, #12]	@ (8006b8c <HAL_RCC_GetPCLK1Freq+0x24>)
 8006b7e:	5ccb      	ldrb	r3, [r1, r3]
 8006b80:	fa22 f303 	lsr.w	r3, r2, r3
}
 8006b84:	4618      	mov	r0, r3
 8006b86:	bd80      	pop	{r7, pc}
 8006b88:	40023800 	.word	0x40023800
 8006b8c:	0800d168 	.word	0x0800d168

08006b90 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8006b90:	b580      	push	{r7, lr}
 8006b92:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8006b94:	f7ff ffdc 	bl	8006b50 <HAL_RCC_GetHCLKFreq>
 8006b98:	4602      	mov	r2, r0
 8006b9a:	4b05      	ldr	r3, [pc, #20]	@ (8006bb0 <HAL_RCC_GetPCLK2Freq+0x20>)
 8006b9c:	689b      	ldr	r3, [r3, #8]
 8006b9e:	0b5b      	lsrs	r3, r3, #13
 8006ba0:	f003 0307 	and.w	r3, r3, #7
 8006ba4:	4903      	ldr	r1, [pc, #12]	@ (8006bb4 <HAL_RCC_GetPCLK2Freq+0x24>)
 8006ba6:	5ccb      	ldrb	r3, [r1, r3]
 8006ba8:	fa22 f303 	lsr.w	r3, r2, r3
}
 8006bac:	4618      	mov	r0, r3
 8006bae:	bd80      	pop	{r7, pc}
 8006bb0:	40023800 	.word	0x40023800
 8006bb4:	0800d168 	.word	0x0800d168

08006bb8 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8006bb8:	b480      	push	{r7}
 8006bba:	b085      	sub	sp, #20
 8006bbc:	af00      	add	r7, sp, #0
 8006bbe:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8006bc0:	687b      	ldr	r3, [r7, #4]
 8006bc2:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8006bc6:	b2db      	uxtb	r3, r3
 8006bc8:	2b01      	cmp	r3, #1
 8006bca:	d001      	beq.n	8006bd0 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8006bcc:	2301      	movs	r3, #1
 8006bce:	e044      	b.n	8006c5a <HAL_TIM_Base_Start_IT+0xa2>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006bd0:	687b      	ldr	r3, [r7, #4]
 8006bd2:	2202      	movs	r2, #2
 8006bd4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8006bd8:	687b      	ldr	r3, [r7, #4]
 8006bda:	681b      	ldr	r3, [r3, #0]
 8006bdc:	68da      	ldr	r2, [r3, #12]
 8006bde:	687b      	ldr	r3, [r7, #4]
 8006be0:	681b      	ldr	r3, [r3, #0]
 8006be2:	f042 0201 	orr.w	r2, r2, #1
 8006be6:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8006be8:	687b      	ldr	r3, [r7, #4]
 8006bea:	681b      	ldr	r3, [r3, #0]
 8006bec:	4a1e      	ldr	r2, [pc, #120]	@ (8006c68 <HAL_TIM_Base_Start_IT+0xb0>)
 8006bee:	4293      	cmp	r3, r2
 8006bf0:	d018      	beq.n	8006c24 <HAL_TIM_Base_Start_IT+0x6c>
 8006bf2:	687b      	ldr	r3, [r7, #4]
 8006bf4:	681b      	ldr	r3, [r3, #0]
 8006bf6:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8006bfa:	d013      	beq.n	8006c24 <HAL_TIM_Base_Start_IT+0x6c>
 8006bfc:	687b      	ldr	r3, [r7, #4]
 8006bfe:	681b      	ldr	r3, [r3, #0]
 8006c00:	4a1a      	ldr	r2, [pc, #104]	@ (8006c6c <HAL_TIM_Base_Start_IT+0xb4>)
 8006c02:	4293      	cmp	r3, r2
 8006c04:	d00e      	beq.n	8006c24 <HAL_TIM_Base_Start_IT+0x6c>
 8006c06:	687b      	ldr	r3, [r7, #4]
 8006c08:	681b      	ldr	r3, [r3, #0]
 8006c0a:	4a19      	ldr	r2, [pc, #100]	@ (8006c70 <HAL_TIM_Base_Start_IT+0xb8>)
 8006c0c:	4293      	cmp	r3, r2
 8006c0e:	d009      	beq.n	8006c24 <HAL_TIM_Base_Start_IT+0x6c>
 8006c10:	687b      	ldr	r3, [r7, #4]
 8006c12:	681b      	ldr	r3, [r3, #0]
 8006c14:	4a17      	ldr	r2, [pc, #92]	@ (8006c74 <HAL_TIM_Base_Start_IT+0xbc>)
 8006c16:	4293      	cmp	r3, r2
 8006c18:	d004      	beq.n	8006c24 <HAL_TIM_Base_Start_IT+0x6c>
 8006c1a:	687b      	ldr	r3, [r7, #4]
 8006c1c:	681b      	ldr	r3, [r3, #0]
 8006c1e:	4a16      	ldr	r2, [pc, #88]	@ (8006c78 <HAL_TIM_Base_Start_IT+0xc0>)
 8006c20:	4293      	cmp	r3, r2
 8006c22:	d111      	bne.n	8006c48 <HAL_TIM_Base_Start_IT+0x90>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8006c24:	687b      	ldr	r3, [r7, #4]
 8006c26:	681b      	ldr	r3, [r3, #0]
 8006c28:	689b      	ldr	r3, [r3, #8]
 8006c2a:	f003 0307 	and.w	r3, r3, #7
 8006c2e:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006c30:	68fb      	ldr	r3, [r7, #12]
 8006c32:	2b06      	cmp	r3, #6
 8006c34:	d010      	beq.n	8006c58 <HAL_TIM_Base_Start_IT+0xa0>
    {
      __HAL_TIM_ENABLE(htim);
 8006c36:	687b      	ldr	r3, [r7, #4]
 8006c38:	681b      	ldr	r3, [r3, #0]
 8006c3a:	681a      	ldr	r2, [r3, #0]
 8006c3c:	687b      	ldr	r3, [r7, #4]
 8006c3e:	681b      	ldr	r3, [r3, #0]
 8006c40:	f042 0201 	orr.w	r2, r2, #1
 8006c44:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006c46:	e007      	b.n	8006c58 <HAL_TIM_Base_Start_IT+0xa0>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8006c48:	687b      	ldr	r3, [r7, #4]
 8006c4a:	681b      	ldr	r3, [r3, #0]
 8006c4c:	681a      	ldr	r2, [r3, #0]
 8006c4e:	687b      	ldr	r3, [r7, #4]
 8006c50:	681b      	ldr	r3, [r3, #0]
 8006c52:	f042 0201 	orr.w	r2, r2, #1
 8006c56:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8006c58:	2300      	movs	r3, #0
}
 8006c5a:	4618      	mov	r0, r3
 8006c5c:	3714      	adds	r7, #20
 8006c5e:	46bd      	mov	sp, r7
 8006c60:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006c64:	4770      	bx	lr
 8006c66:	bf00      	nop
 8006c68:	40010000 	.word	0x40010000
 8006c6c:	40000400 	.word	0x40000400
 8006c70:	40000800 	.word	0x40000800
 8006c74:	40000c00 	.word	0x40000c00
 8006c78:	40014000 	.word	0x40014000

08006c7c <HAL_TIM_OC_Init>:
  *         Ex: call @ref HAL_TIM_OC_DeInit() before HAL_TIM_OC_Init()
  * @param  htim TIM Output Compare handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_OC_Init(TIM_HandleTypeDef *htim)
{
 8006c7c:	b580      	push	{r7, lr}
 8006c7e:	b082      	sub	sp, #8
 8006c80:	af00      	add	r7, sp, #0
 8006c82:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8006c84:	687b      	ldr	r3, [r7, #4]
 8006c86:	2b00      	cmp	r3, #0
 8006c88:	d101      	bne.n	8006c8e <HAL_TIM_OC_Init+0x12>
  {
    return HAL_ERROR;
 8006c8a:	2301      	movs	r3, #1
 8006c8c:	e041      	b.n	8006d12 <HAL_TIM_OC_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8006c8e:	687b      	ldr	r3, [r7, #4]
 8006c90:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8006c94:	b2db      	uxtb	r3, r3
 8006c96:	2b00      	cmp	r3, #0
 8006c98:	d106      	bne.n	8006ca8 <HAL_TIM_OC_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8006c9a:	687b      	ldr	r3, [r7, #4]
 8006c9c:	2200      	movs	r2, #0
 8006c9e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->OC_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_OC_MspInit(htim);
 8006ca2:	6878      	ldr	r0, [r7, #4]
 8006ca4:	f7fb ff18 	bl	8002ad8 <HAL_TIM_OC_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006ca8:	687b      	ldr	r3, [r7, #4]
 8006caa:	2202      	movs	r2, #2
 8006cac:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the Output Compare */
  TIM_Base_SetConfig(htim->Instance,  &htim->Init);
 8006cb0:	687b      	ldr	r3, [r7, #4]
 8006cb2:	681a      	ldr	r2, [r3, #0]
 8006cb4:	687b      	ldr	r3, [r7, #4]
 8006cb6:	3304      	adds	r3, #4
 8006cb8:	4619      	mov	r1, r3
 8006cba:	4610      	mov	r0, r2
 8006cbc:	f000 fb62 	bl	8007384 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8006cc0:	687b      	ldr	r3, [r7, #4]
 8006cc2:	2201      	movs	r2, #1
 8006cc4:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8006cc8:	687b      	ldr	r3, [r7, #4]
 8006cca:	2201      	movs	r2, #1
 8006ccc:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8006cd0:	687b      	ldr	r3, [r7, #4]
 8006cd2:	2201      	movs	r2, #1
 8006cd4:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8006cd8:	687b      	ldr	r3, [r7, #4]
 8006cda:	2201      	movs	r2, #1
 8006cdc:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8006ce0:	687b      	ldr	r3, [r7, #4]
 8006ce2:	2201      	movs	r2, #1
 8006ce4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8006ce8:	687b      	ldr	r3, [r7, #4]
 8006cea:	2201      	movs	r2, #1
 8006cec:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8006cf0:	687b      	ldr	r3, [r7, #4]
 8006cf2:	2201      	movs	r2, #1
 8006cf4:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8006cf8:	687b      	ldr	r3, [r7, #4]
 8006cfa:	2201      	movs	r2, #1
 8006cfc:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8006d00:	687b      	ldr	r3, [r7, #4]
 8006d02:	2201      	movs	r2, #1
 8006d04:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8006d08:	687b      	ldr	r3, [r7, #4]
 8006d0a:	2201      	movs	r2, #1
 8006d0c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8006d10:	2300      	movs	r3, #0
}
 8006d12:	4618      	mov	r0, r3
 8006d14:	3708      	adds	r7, #8
 8006d16:	46bd      	mov	sp, r7
 8006d18:	bd80      	pop	{r7, pc}

08006d1a <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8006d1a:	b580      	push	{r7, lr}
 8006d1c:	b082      	sub	sp, #8
 8006d1e:	af00      	add	r7, sp, #0
 8006d20:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8006d22:	687b      	ldr	r3, [r7, #4]
 8006d24:	2b00      	cmp	r3, #0
 8006d26:	d101      	bne.n	8006d2c <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8006d28:	2301      	movs	r3, #1
 8006d2a:	e041      	b.n	8006db0 <HAL_TIM_PWM_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8006d2c:	687b      	ldr	r3, [r7, #4]
 8006d2e:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8006d32:	b2db      	uxtb	r3, r3
 8006d34:	2b00      	cmp	r3, #0
 8006d36:	d106      	bne.n	8006d46 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8006d38:	687b      	ldr	r3, [r7, #4]
 8006d3a:	2200      	movs	r2, #0
 8006d3c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8006d40:	6878      	ldr	r0, [r7, #4]
 8006d42:	f7fb fe93 	bl	8002a6c <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006d46:	687b      	ldr	r3, [r7, #4]
 8006d48:	2202      	movs	r2, #2
 8006d4a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8006d4e:	687b      	ldr	r3, [r7, #4]
 8006d50:	681a      	ldr	r2, [r3, #0]
 8006d52:	687b      	ldr	r3, [r7, #4]
 8006d54:	3304      	adds	r3, #4
 8006d56:	4619      	mov	r1, r3
 8006d58:	4610      	mov	r0, r2
 8006d5a:	f000 fb13 	bl	8007384 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8006d5e:	687b      	ldr	r3, [r7, #4]
 8006d60:	2201      	movs	r2, #1
 8006d62:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8006d66:	687b      	ldr	r3, [r7, #4]
 8006d68:	2201      	movs	r2, #1
 8006d6a:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8006d6e:	687b      	ldr	r3, [r7, #4]
 8006d70:	2201      	movs	r2, #1
 8006d72:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8006d76:	687b      	ldr	r3, [r7, #4]
 8006d78:	2201      	movs	r2, #1
 8006d7a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8006d7e:	687b      	ldr	r3, [r7, #4]
 8006d80:	2201      	movs	r2, #1
 8006d82:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8006d86:	687b      	ldr	r3, [r7, #4]
 8006d88:	2201      	movs	r2, #1
 8006d8a:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8006d8e:	687b      	ldr	r3, [r7, #4]
 8006d90:	2201      	movs	r2, #1
 8006d92:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8006d96:	687b      	ldr	r3, [r7, #4]
 8006d98:	2201      	movs	r2, #1
 8006d9a:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8006d9e:	687b      	ldr	r3, [r7, #4]
 8006da0:	2201      	movs	r2, #1
 8006da2:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8006da6:	687b      	ldr	r3, [r7, #4]
 8006da8:	2201      	movs	r2, #1
 8006daa:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8006dae:	2300      	movs	r3, #0
}
 8006db0:	4618      	mov	r0, r3
 8006db2:	3708      	adds	r7, #8
 8006db4:	46bd      	mov	sp, r7
 8006db6:	bd80      	pop	{r7, pc}

08006db8 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8006db8:	b580      	push	{r7, lr}
 8006dba:	b084      	sub	sp, #16
 8006dbc:	af00      	add	r7, sp, #0
 8006dbe:	6078      	str	r0, [r7, #4]
 8006dc0:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8006dc2:	683b      	ldr	r3, [r7, #0]
 8006dc4:	2b00      	cmp	r3, #0
 8006dc6:	d109      	bne.n	8006ddc <HAL_TIM_PWM_Start+0x24>
 8006dc8:	687b      	ldr	r3, [r7, #4]
 8006dca:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8006dce:	b2db      	uxtb	r3, r3
 8006dd0:	2b01      	cmp	r3, #1
 8006dd2:	bf14      	ite	ne
 8006dd4:	2301      	movne	r3, #1
 8006dd6:	2300      	moveq	r3, #0
 8006dd8:	b2db      	uxtb	r3, r3
 8006dda:	e022      	b.n	8006e22 <HAL_TIM_PWM_Start+0x6a>
 8006ddc:	683b      	ldr	r3, [r7, #0]
 8006dde:	2b04      	cmp	r3, #4
 8006de0:	d109      	bne.n	8006df6 <HAL_TIM_PWM_Start+0x3e>
 8006de2:	687b      	ldr	r3, [r7, #4]
 8006de4:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 8006de8:	b2db      	uxtb	r3, r3
 8006dea:	2b01      	cmp	r3, #1
 8006dec:	bf14      	ite	ne
 8006dee:	2301      	movne	r3, #1
 8006df0:	2300      	moveq	r3, #0
 8006df2:	b2db      	uxtb	r3, r3
 8006df4:	e015      	b.n	8006e22 <HAL_TIM_PWM_Start+0x6a>
 8006df6:	683b      	ldr	r3, [r7, #0]
 8006df8:	2b08      	cmp	r3, #8
 8006dfa:	d109      	bne.n	8006e10 <HAL_TIM_PWM_Start+0x58>
 8006dfc:	687b      	ldr	r3, [r7, #4]
 8006dfe:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8006e02:	b2db      	uxtb	r3, r3
 8006e04:	2b01      	cmp	r3, #1
 8006e06:	bf14      	ite	ne
 8006e08:	2301      	movne	r3, #1
 8006e0a:	2300      	moveq	r3, #0
 8006e0c:	b2db      	uxtb	r3, r3
 8006e0e:	e008      	b.n	8006e22 <HAL_TIM_PWM_Start+0x6a>
 8006e10:	687b      	ldr	r3, [r7, #4]
 8006e12:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8006e16:	b2db      	uxtb	r3, r3
 8006e18:	2b01      	cmp	r3, #1
 8006e1a:	bf14      	ite	ne
 8006e1c:	2301      	movne	r3, #1
 8006e1e:	2300      	moveq	r3, #0
 8006e20:	b2db      	uxtb	r3, r3
 8006e22:	2b00      	cmp	r3, #0
 8006e24:	d001      	beq.n	8006e2a <HAL_TIM_PWM_Start+0x72>
  {
    return HAL_ERROR;
 8006e26:	2301      	movs	r3, #1
 8006e28:	e068      	b.n	8006efc <HAL_TIM_PWM_Start+0x144>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8006e2a:	683b      	ldr	r3, [r7, #0]
 8006e2c:	2b00      	cmp	r3, #0
 8006e2e:	d104      	bne.n	8006e3a <HAL_TIM_PWM_Start+0x82>
 8006e30:	687b      	ldr	r3, [r7, #4]
 8006e32:	2202      	movs	r2, #2
 8006e34:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8006e38:	e013      	b.n	8006e62 <HAL_TIM_PWM_Start+0xaa>
 8006e3a:	683b      	ldr	r3, [r7, #0]
 8006e3c:	2b04      	cmp	r3, #4
 8006e3e:	d104      	bne.n	8006e4a <HAL_TIM_PWM_Start+0x92>
 8006e40:	687b      	ldr	r3, [r7, #4]
 8006e42:	2202      	movs	r2, #2
 8006e44:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8006e48:	e00b      	b.n	8006e62 <HAL_TIM_PWM_Start+0xaa>
 8006e4a:	683b      	ldr	r3, [r7, #0]
 8006e4c:	2b08      	cmp	r3, #8
 8006e4e:	d104      	bne.n	8006e5a <HAL_TIM_PWM_Start+0xa2>
 8006e50:	687b      	ldr	r3, [r7, #4]
 8006e52:	2202      	movs	r2, #2
 8006e54:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8006e58:	e003      	b.n	8006e62 <HAL_TIM_PWM_Start+0xaa>
 8006e5a:	687b      	ldr	r3, [r7, #4]
 8006e5c:	2202      	movs	r2, #2
 8006e5e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8006e62:	687b      	ldr	r3, [r7, #4]
 8006e64:	681b      	ldr	r3, [r3, #0]
 8006e66:	2201      	movs	r2, #1
 8006e68:	6839      	ldr	r1, [r7, #0]
 8006e6a:	4618      	mov	r0, r3
 8006e6c:	f000 fca2 	bl	80077b4 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8006e70:	687b      	ldr	r3, [r7, #4]
 8006e72:	681b      	ldr	r3, [r3, #0]
 8006e74:	4a23      	ldr	r2, [pc, #140]	@ (8006f04 <HAL_TIM_PWM_Start+0x14c>)
 8006e76:	4293      	cmp	r3, r2
 8006e78:	d107      	bne.n	8006e8a <HAL_TIM_PWM_Start+0xd2>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8006e7a:	687b      	ldr	r3, [r7, #4]
 8006e7c:	681b      	ldr	r3, [r3, #0]
 8006e7e:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8006e80:	687b      	ldr	r3, [r7, #4]
 8006e82:	681b      	ldr	r3, [r3, #0]
 8006e84:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8006e88:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8006e8a:	687b      	ldr	r3, [r7, #4]
 8006e8c:	681b      	ldr	r3, [r3, #0]
 8006e8e:	4a1d      	ldr	r2, [pc, #116]	@ (8006f04 <HAL_TIM_PWM_Start+0x14c>)
 8006e90:	4293      	cmp	r3, r2
 8006e92:	d018      	beq.n	8006ec6 <HAL_TIM_PWM_Start+0x10e>
 8006e94:	687b      	ldr	r3, [r7, #4]
 8006e96:	681b      	ldr	r3, [r3, #0]
 8006e98:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8006e9c:	d013      	beq.n	8006ec6 <HAL_TIM_PWM_Start+0x10e>
 8006e9e:	687b      	ldr	r3, [r7, #4]
 8006ea0:	681b      	ldr	r3, [r3, #0]
 8006ea2:	4a19      	ldr	r2, [pc, #100]	@ (8006f08 <HAL_TIM_PWM_Start+0x150>)
 8006ea4:	4293      	cmp	r3, r2
 8006ea6:	d00e      	beq.n	8006ec6 <HAL_TIM_PWM_Start+0x10e>
 8006ea8:	687b      	ldr	r3, [r7, #4]
 8006eaa:	681b      	ldr	r3, [r3, #0]
 8006eac:	4a17      	ldr	r2, [pc, #92]	@ (8006f0c <HAL_TIM_PWM_Start+0x154>)
 8006eae:	4293      	cmp	r3, r2
 8006eb0:	d009      	beq.n	8006ec6 <HAL_TIM_PWM_Start+0x10e>
 8006eb2:	687b      	ldr	r3, [r7, #4]
 8006eb4:	681b      	ldr	r3, [r3, #0]
 8006eb6:	4a16      	ldr	r2, [pc, #88]	@ (8006f10 <HAL_TIM_PWM_Start+0x158>)
 8006eb8:	4293      	cmp	r3, r2
 8006eba:	d004      	beq.n	8006ec6 <HAL_TIM_PWM_Start+0x10e>
 8006ebc:	687b      	ldr	r3, [r7, #4]
 8006ebe:	681b      	ldr	r3, [r3, #0]
 8006ec0:	4a14      	ldr	r2, [pc, #80]	@ (8006f14 <HAL_TIM_PWM_Start+0x15c>)
 8006ec2:	4293      	cmp	r3, r2
 8006ec4:	d111      	bne.n	8006eea <HAL_TIM_PWM_Start+0x132>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8006ec6:	687b      	ldr	r3, [r7, #4]
 8006ec8:	681b      	ldr	r3, [r3, #0]
 8006eca:	689b      	ldr	r3, [r3, #8]
 8006ecc:	f003 0307 	and.w	r3, r3, #7
 8006ed0:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006ed2:	68fb      	ldr	r3, [r7, #12]
 8006ed4:	2b06      	cmp	r3, #6
 8006ed6:	d010      	beq.n	8006efa <HAL_TIM_PWM_Start+0x142>
    {
      __HAL_TIM_ENABLE(htim);
 8006ed8:	687b      	ldr	r3, [r7, #4]
 8006eda:	681b      	ldr	r3, [r3, #0]
 8006edc:	681a      	ldr	r2, [r3, #0]
 8006ede:	687b      	ldr	r3, [r7, #4]
 8006ee0:	681b      	ldr	r3, [r3, #0]
 8006ee2:	f042 0201 	orr.w	r2, r2, #1
 8006ee6:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006ee8:	e007      	b.n	8006efa <HAL_TIM_PWM_Start+0x142>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8006eea:	687b      	ldr	r3, [r7, #4]
 8006eec:	681b      	ldr	r3, [r3, #0]
 8006eee:	681a      	ldr	r2, [r3, #0]
 8006ef0:	687b      	ldr	r3, [r7, #4]
 8006ef2:	681b      	ldr	r3, [r3, #0]
 8006ef4:	f042 0201 	orr.w	r2, r2, #1
 8006ef8:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8006efa:	2300      	movs	r3, #0
}
 8006efc:	4618      	mov	r0, r3
 8006efe:	3710      	adds	r7, #16
 8006f00:	46bd      	mov	sp, r7
 8006f02:	bd80      	pop	{r7, pc}
 8006f04:	40010000 	.word	0x40010000
 8006f08:	40000400 	.word	0x40000400
 8006f0c:	40000800 	.word	0x40000800
 8006f10:	40000c00 	.word	0x40000c00
 8006f14:	40014000 	.word	0x40014000

08006f18 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8006f18:	b580      	push	{r7, lr}
 8006f1a:	b084      	sub	sp, #16
 8006f1c:	af00      	add	r7, sp, #0
 8006f1e:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 8006f20:	687b      	ldr	r3, [r7, #4]
 8006f22:	681b      	ldr	r3, [r3, #0]
 8006f24:	68db      	ldr	r3, [r3, #12]
 8006f26:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 8006f28:	687b      	ldr	r3, [r7, #4]
 8006f2a:	681b      	ldr	r3, [r3, #0]
 8006f2c:	691b      	ldr	r3, [r3, #16]
 8006f2e:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8006f30:	68bb      	ldr	r3, [r7, #8]
 8006f32:	f003 0302 	and.w	r3, r3, #2
 8006f36:	2b00      	cmp	r3, #0
 8006f38:	d020      	beq.n	8006f7c <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 8006f3a:	68fb      	ldr	r3, [r7, #12]
 8006f3c:	f003 0302 	and.w	r3, r3, #2
 8006f40:	2b00      	cmp	r3, #0
 8006f42:	d01b      	beq.n	8006f7c <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 8006f44:	687b      	ldr	r3, [r7, #4]
 8006f46:	681b      	ldr	r3, [r3, #0]
 8006f48:	f06f 0202 	mvn.w	r2, #2
 8006f4c:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8006f4e:	687b      	ldr	r3, [r7, #4]
 8006f50:	2201      	movs	r2, #1
 8006f52:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8006f54:	687b      	ldr	r3, [r7, #4]
 8006f56:	681b      	ldr	r3, [r3, #0]
 8006f58:	699b      	ldr	r3, [r3, #24]
 8006f5a:	f003 0303 	and.w	r3, r3, #3
 8006f5e:	2b00      	cmp	r3, #0
 8006f60:	d003      	beq.n	8006f6a <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8006f62:	6878      	ldr	r0, [r7, #4]
 8006f64:	f000 f9f0 	bl	8007348 <HAL_TIM_IC_CaptureCallback>
 8006f68:	e005      	b.n	8006f76 <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8006f6a:	6878      	ldr	r0, [r7, #4]
 8006f6c:	f000 f9e2 	bl	8007334 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8006f70:	6878      	ldr	r0, [r7, #4]
 8006f72:	f000 f9f3 	bl	800735c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8006f76:	687b      	ldr	r3, [r7, #4]
 8006f78:	2200      	movs	r2, #0
 8006f7a:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8006f7c:	68bb      	ldr	r3, [r7, #8]
 8006f7e:	f003 0304 	and.w	r3, r3, #4
 8006f82:	2b00      	cmp	r3, #0
 8006f84:	d020      	beq.n	8006fc8 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 8006f86:	68fb      	ldr	r3, [r7, #12]
 8006f88:	f003 0304 	and.w	r3, r3, #4
 8006f8c:	2b00      	cmp	r3, #0
 8006f8e:	d01b      	beq.n	8006fc8 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8006f90:	687b      	ldr	r3, [r7, #4]
 8006f92:	681b      	ldr	r3, [r3, #0]
 8006f94:	f06f 0204 	mvn.w	r2, #4
 8006f98:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8006f9a:	687b      	ldr	r3, [r7, #4]
 8006f9c:	2202      	movs	r2, #2
 8006f9e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8006fa0:	687b      	ldr	r3, [r7, #4]
 8006fa2:	681b      	ldr	r3, [r3, #0]
 8006fa4:	699b      	ldr	r3, [r3, #24]
 8006fa6:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8006faa:	2b00      	cmp	r3, #0
 8006fac:	d003      	beq.n	8006fb6 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8006fae:	6878      	ldr	r0, [r7, #4]
 8006fb0:	f000 f9ca 	bl	8007348 <HAL_TIM_IC_CaptureCallback>
 8006fb4:	e005      	b.n	8006fc2 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8006fb6:	6878      	ldr	r0, [r7, #4]
 8006fb8:	f000 f9bc 	bl	8007334 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8006fbc:	6878      	ldr	r0, [r7, #4]
 8006fbe:	f000 f9cd 	bl	800735c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8006fc2:	687b      	ldr	r3, [r7, #4]
 8006fc4:	2200      	movs	r2, #0
 8006fc6:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8006fc8:	68bb      	ldr	r3, [r7, #8]
 8006fca:	f003 0308 	and.w	r3, r3, #8
 8006fce:	2b00      	cmp	r3, #0
 8006fd0:	d020      	beq.n	8007014 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 8006fd2:	68fb      	ldr	r3, [r7, #12]
 8006fd4:	f003 0308 	and.w	r3, r3, #8
 8006fd8:	2b00      	cmp	r3, #0
 8006fda:	d01b      	beq.n	8007014 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 8006fdc:	687b      	ldr	r3, [r7, #4]
 8006fde:	681b      	ldr	r3, [r3, #0]
 8006fe0:	f06f 0208 	mvn.w	r2, #8
 8006fe4:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8006fe6:	687b      	ldr	r3, [r7, #4]
 8006fe8:	2204      	movs	r2, #4
 8006fea:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8006fec:	687b      	ldr	r3, [r7, #4]
 8006fee:	681b      	ldr	r3, [r3, #0]
 8006ff0:	69db      	ldr	r3, [r3, #28]
 8006ff2:	f003 0303 	and.w	r3, r3, #3
 8006ff6:	2b00      	cmp	r3, #0
 8006ff8:	d003      	beq.n	8007002 <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8006ffa:	6878      	ldr	r0, [r7, #4]
 8006ffc:	f000 f9a4 	bl	8007348 <HAL_TIM_IC_CaptureCallback>
 8007000:	e005      	b.n	800700e <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8007002:	6878      	ldr	r0, [r7, #4]
 8007004:	f000 f996 	bl	8007334 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8007008:	6878      	ldr	r0, [r7, #4]
 800700a:	f000 f9a7 	bl	800735c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800700e:	687b      	ldr	r3, [r7, #4]
 8007010:	2200      	movs	r2, #0
 8007012:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 8007014:	68bb      	ldr	r3, [r7, #8]
 8007016:	f003 0310 	and.w	r3, r3, #16
 800701a:	2b00      	cmp	r3, #0
 800701c:	d020      	beq.n	8007060 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 800701e:	68fb      	ldr	r3, [r7, #12]
 8007020:	f003 0310 	and.w	r3, r3, #16
 8007024:	2b00      	cmp	r3, #0
 8007026:	d01b      	beq.n	8007060 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 8007028:	687b      	ldr	r3, [r7, #4]
 800702a:	681b      	ldr	r3, [r3, #0]
 800702c:	f06f 0210 	mvn.w	r2, #16
 8007030:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8007032:	687b      	ldr	r3, [r7, #4]
 8007034:	2208      	movs	r2, #8
 8007036:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8007038:	687b      	ldr	r3, [r7, #4]
 800703a:	681b      	ldr	r3, [r3, #0]
 800703c:	69db      	ldr	r3, [r3, #28]
 800703e:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8007042:	2b00      	cmp	r3, #0
 8007044:	d003      	beq.n	800704e <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8007046:	6878      	ldr	r0, [r7, #4]
 8007048:	f000 f97e 	bl	8007348 <HAL_TIM_IC_CaptureCallback>
 800704c:	e005      	b.n	800705a <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800704e:	6878      	ldr	r0, [r7, #4]
 8007050:	f000 f970 	bl	8007334 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8007054:	6878      	ldr	r0, [r7, #4]
 8007056:	f000 f981 	bl	800735c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800705a:	687b      	ldr	r3, [r7, #4]
 800705c:	2200      	movs	r2, #0
 800705e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8007060:	68bb      	ldr	r3, [r7, #8]
 8007062:	f003 0301 	and.w	r3, r3, #1
 8007066:	2b00      	cmp	r3, #0
 8007068:	d00c      	beq.n	8007084 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 800706a:	68fb      	ldr	r3, [r7, #12]
 800706c:	f003 0301 	and.w	r3, r3, #1
 8007070:	2b00      	cmp	r3, #0
 8007072:	d007      	beq.n	8007084 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 8007074:	687b      	ldr	r3, [r7, #4]
 8007076:	681b      	ldr	r3, [r3, #0]
 8007078:	f06f 0201 	mvn.w	r2, #1
 800707c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 800707e:	6878      	ldr	r0, [r7, #4]
 8007080:	f7fb f93a 	bl	80022f8 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 8007084:	68bb      	ldr	r3, [r7, #8]
 8007086:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800708a:	2b00      	cmp	r3, #0
 800708c:	d00c      	beq.n	80070a8 <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 800708e:	68fb      	ldr	r3, [r7, #12]
 8007090:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8007094:	2b00      	cmp	r3, #0
 8007096:	d007      	beq.n	80070a8 <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 8007098:	687b      	ldr	r3, [r7, #4]
 800709a:	681b      	ldr	r3, [r3, #0]
 800709c:	f06f 0280 	mvn.w	r2, #128	@ 0x80
 80070a0:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 80070a2:	6878      	ldr	r0, [r7, #4]
 80070a4:	f000 fc24 	bl	80078f0 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 80070a8:	68bb      	ldr	r3, [r7, #8]
 80070aa:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80070ae:	2b00      	cmp	r3, #0
 80070b0:	d00c      	beq.n	80070cc <HAL_TIM_IRQHandler+0x1b4>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 80070b2:	68fb      	ldr	r3, [r7, #12]
 80070b4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80070b8:	2b00      	cmp	r3, #0
 80070ba:	d007      	beq.n	80070cc <HAL_TIM_IRQHandler+0x1b4>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 80070bc:	687b      	ldr	r3, [r7, #4]
 80070be:	681b      	ldr	r3, [r3, #0]
 80070c0:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 80070c4:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 80070c6:	6878      	ldr	r0, [r7, #4]
 80070c8:	f000 f952 	bl	8007370 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 80070cc:	68bb      	ldr	r3, [r7, #8]
 80070ce:	f003 0320 	and.w	r3, r3, #32
 80070d2:	2b00      	cmp	r3, #0
 80070d4:	d00c      	beq.n	80070f0 <HAL_TIM_IRQHandler+0x1d8>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 80070d6:	68fb      	ldr	r3, [r7, #12]
 80070d8:	f003 0320 	and.w	r3, r3, #32
 80070dc:	2b00      	cmp	r3, #0
 80070de:	d007      	beq.n	80070f0 <HAL_TIM_IRQHandler+0x1d8>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 80070e0:	687b      	ldr	r3, [r7, #4]
 80070e2:	681b      	ldr	r3, [r3, #0]
 80070e4:	f06f 0220 	mvn.w	r2, #32
 80070e8:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 80070ea:	6878      	ldr	r0, [r7, #4]
 80070ec:	f000 fbf6 	bl	80078dc <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 80070f0:	bf00      	nop
 80070f2:	3710      	adds	r7, #16
 80070f4:	46bd      	mov	sp, r7
 80070f6:	bd80      	pop	{r7, pc}

080070f8 <HAL_TIM_OC_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_OC_ConfigChannel(TIM_HandleTypeDef *htim,
                                           const TIM_OC_InitTypeDef *sConfig,
                                           uint32_t Channel)
{
 80070f8:	b580      	push	{r7, lr}
 80070fa:	b086      	sub	sp, #24
 80070fc:	af00      	add	r7, sp, #0
 80070fe:	60f8      	str	r0, [r7, #12]
 8007100:	60b9      	str	r1, [r7, #8]
 8007102:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8007104:	2300      	movs	r3, #0
 8007106:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_CHANNELS(Channel));
  assert_param(IS_TIM_OC_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));

  /* Process Locked */
  __HAL_LOCK(htim);
 8007108:	68fb      	ldr	r3, [r7, #12]
 800710a:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800710e:	2b01      	cmp	r3, #1
 8007110:	d101      	bne.n	8007116 <HAL_TIM_OC_ConfigChannel+0x1e>
 8007112:	2302      	movs	r3, #2
 8007114:	e048      	b.n	80071a8 <HAL_TIM_OC_ConfigChannel+0xb0>
 8007116:	68fb      	ldr	r3, [r7, #12]
 8007118:	2201      	movs	r2, #1
 800711a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 800711e:	687b      	ldr	r3, [r7, #4]
 8007120:	2b0c      	cmp	r3, #12
 8007122:	d839      	bhi.n	8007198 <HAL_TIM_OC_ConfigChannel+0xa0>
 8007124:	a201      	add	r2, pc, #4	@ (adr r2, 800712c <HAL_TIM_OC_ConfigChannel+0x34>)
 8007126:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800712a:	bf00      	nop
 800712c:	08007161 	.word	0x08007161
 8007130:	08007199 	.word	0x08007199
 8007134:	08007199 	.word	0x08007199
 8007138:	08007199 	.word	0x08007199
 800713c:	0800716f 	.word	0x0800716f
 8007140:	08007199 	.word	0x08007199
 8007144:	08007199 	.word	0x08007199
 8007148:	08007199 	.word	0x08007199
 800714c:	0800717d 	.word	0x0800717d
 8007150:	08007199 	.word	0x08007199
 8007154:	08007199 	.word	0x08007199
 8007158:	08007199 	.word	0x08007199
 800715c:	0800718b 	.word	0x0800718b
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 1 in Output Compare */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8007160:	68fb      	ldr	r3, [r7, #12]
 8007162:	681b      	ldr	r3, [r3, #0]
 8007164:	68b9      	ldr	r1, [r7, #8]
 8007166:	4618      	mov	r0, r3
 8007168:	f000 f998 	bl	800749c <TIM_OC1_SetConfig>
      break;
 800716c:	e017      	b.n	800719e <HAL_TIM_OC_ConfigChannel+0xa6>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 2 in Output Compare */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 800716e:	68fb      	ldr	r3, [r7, #12]
 8007170:	681b      	ldr	r3, [r3, #0]
 8007172:	68b9      	ldr	r1, [r7, #8]
 8007174:	4618      	mov	r0, r3
 8007176:	f000 f9f7 	bl	8007568 <TIM_OC2_SetConfig>
      break;
 800717a:	e010      	b.n	800719e <HAL_TIM_OC_ConfigChannel+0xa6>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 3 in Output Compare */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 800717c:	68fb      	ldr	r3, [r7, #12]
 800717e:	681b      	ldr	r3, [r3, #0]
 8007180:	68b9      	ldr	r1, [r7, #8]
 8007182:	4618      	mov	r0, r3
 8007184:	f000 fa5c 	bl	8007640 <TIM_OC3_SetConfig>
      break;
 8007188:	e009      	b.n	800719e <HAL_TIM_OC_ConfigChannel+0xa6>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 4 in Output Compare */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 800718a:	68fb      	ldr	r3, [r7, #12]
 800718c:	681b      	ldr	r3, [r3, #0]
 800718e:	68b9      	ldr	r1, [r7, #8]
 8007190:	4618      	mov	r0, r3
 8007192:	f000 fabf 	bl	8007714 <TIM_OC4_SetConfig>
      break;
 8007196:	e002      	b.n	800719e <HAL_TIM_OC_ConfigChannel+0xa6>
    }

    default:
      status = HAL_ERROR;
 8007198:	2301      	movs	r3, #1
 800719a:	75fb      	strb	r3, [r7, #23]
      break;
 800719c:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 800719e:	68fb      	ldr	r3, [r7, #12]
 80071a0:	2200      	movs	r2, #0
 80071a2:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 80071a6:	7dfb      	ldrb	r3, [r7, #23]
}
 80071a8:	4618      	mov	r0, r3
 80071aa:	3718      	adds	r7, #24
 80071ac:	46bd      	mov	sp, r7
 80071ae:	bd80      	pop	{r7, pc}

080071b0 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 80071b0:	b580      	push	{r7, lr}
 80071b2:	b086      	sub	sp, #24
 80071b4:	af00      	add	r7, sp, #0
 80071b6:	60f8      	str	r0, [r7, #12]
 80071b8:	60b9      	str	r1, [r7, #8]
 80071ba:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80071bc:	2300      	movs	r3, #0
 80071be:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 80071c0:	68fb      	ldr	r3, [r7, #12]
 80071c2:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80071c6:	2b01      	cmp	r3, #1
 80071c8:	d101      	bne.n	80071ce <HAL_TIM_PWM_ConfigChannel+0x1e>
 80071ca:	2302      	movs	r3, #2
 80071cc:	e0ae      	b.n	800732c <HAL_TIM_PWM_ConfigChannel+0x17c>
 80071ce:	68fb      	ldr	r3, [r7, #12]
 80071d0:	2201      	movs	r2, #1
 80071d2:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 80071d6:	687b      	ldr	r3, [r7, #4]
 80071d8:	2b0c      	cmp	r3, #12
 80071da:	f200 809f 	bhi.w	800731c <HAL_TIM_PWM_ConfigChannel+0x16c>
 80071de:	a201      	add	r2, pc, #4	@ (adr r2, 80071e4 <HAL_TIM_PWM_ConfigChannel+0x34>)
 80071e0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80071e4:	08007219 	.word	0x08007219
 80071e8:	0800731d 	.word	0x0800731d
 80071ec:	0800731d 	.word	0x0800731d
 80071f0:	0800731d 	.word	0x0800731d
 80071f4:	08007259 	.word	0x08007259
 80071f8:	0800731d 	.word	0x0800731d
 80071fc:	0800731d 	.word	0x0800731d
 8007200:	0800731d 	.word	0x0800731d
 8007204:	0800729b 	.word	0x0800729b
 8007208:	0800731d 	.word	0x0800731d
 800720c:	0800731d 	.word	0x0800731d
 8007210:	0800731d 	.word	0x0800731d
 8007214:	080072db 	.word	0x080072db
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8007218:	68fb      	ldr	r3, [r7, #12]
 800721a:	681b      	ldr	r3, [r3, #0]
 800721c:	68b9      	ldr	r1, [r7, #8]
 800721e:	4618      	mov	r0, r3
 8007220:	f000 f93c 	bl	800749c <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8007224:	68fb      	ldr	r3, [r7, #12]
 8007226:	681b      	ldr	r3, [r3, #0]
 8007228:	699a      	ldr	r2, [r3, #24]
 800722a:	68fb      	ldr	r3, [r7, #12]
 800722c:	681b      	ldr	r3, [r3, #0]
 800722e:	f042 0208 	orr.w	r2, r2, #8
 8007232:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8007234:	68fb      	ldr	r3, [r7, #12]
 8007236:	681b      	ldr	r3, [r3, #0]
 8007238:	699a      	ldr	r2, [r3, #24]
 800723a:	68fb      	ldr	r3, [r7, #12]
 800723c:	681b      	ldr	r3, [r3, #0]
 800723e:	f022 0204 	bic.w	r2, r2, #4
 8007242:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8007244:	68fb      	ldr	r3, [r7, #12]
 8007246:	681b      	ldr	r3, [r3, #0]
 8007248:	6999      	ldr	r1, [r3, #24]
 800724a:	68bb      	ldr	r3, [r7, #8]
 800724c:	691a      	ldr	r2, [r3, #16]
 800724e:	68fb      	ldr	r3, [r7, #12]
 8007250:	681b      	ldr	r3, [r3, #0]
 8007252:	430a      	orrs	r2, r1
 8007254:	619a      	str	r2, [r3, #24]
      break;
 8007256:	e064      	b.n	8007322 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8007258:	68fb      	ldr	r3, [r7, #12]
 800725a:	681b      	ldr	r3, [r3, #0]
 800725c:	68b9      	ldr	r1, [r7, #8]
 800725e:	4618      	mov	r0, r3
 8007260:	f000 f982 	bl	8007568 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8007264:	68fb      	ldr	r3, [r7, #12]
 8007266:	681b      	ldr	r3, [r3, #0]
 8007268:	699a      	ldr	r2, [r3, #24]
 800726a:	68fb      	ldr	r3, [r7, #12]
 800726c:	681b      	ldr	r3, [r3, #0]
 800726e:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8007272:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8007274:	68fb      	ldr	r3, [r7, #12]
 8007276:	681b      	ldr	r3, [r3, #0]
 8007278:	699a      	ldr	r2, [r3, #24]
 800727a:	68fb      	ldr	r3, [r7, #12]
 800727c:	681b      	ldr	r3, [r3, #0]
 800727e:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8007282:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8007284:	68fb      	ldr	r3, [r7, #12]
 8007286:	681b      	ldr	r3, [r3, #0]
 8007288:	6999      	ldr	r1, [r3, #24]
 800728a:	68bb      	ldr	r3, [r7, #8]
 800728c:	691b      	ldr	r3, [r3, #16]
 800728e:	021a      	lsls	r2, r3, #8
 8007290:	68fb      	ldr	r3, [r7, #12]
 8007292:	681b      	ldr	r3, [r3, #0]
 8007294:	430a      	orrs	r2, r1
 8007296:	619a      	str	r2, [r3, #24]
      break;
 8007298:	e043      	b.n	8007322 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 800729a:	68fb      	ldr	r3, [r7, #12]
 800729c:	681b      	ldr	r3, [r3, #0]
 800729e:	68b9      	ldr	r1, [r7, #8]
 80072a0:	4618      	mov	r0, r3
 80072a2:	f000 f9cd 	bl	8007640 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 80072a6:	68fb      	ldr	r3, [r7, #12]
 80072a8:	681b      	ldr	r3, [r3, #0]
 80072aa:	69da      	ldr	r2, [r3, #28]
 80072ac:	68fb      	ldr	r3, [r7, #12]
 80072ae:	681b      	ldr	r3, [r3, #0]
 80072b0:	f042 0208 	orr.w	r2, r2, #8
 80072b4:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 80072b6:	68fb      	ldr	r3, [r7, #12]
 80072b8:	681b      	ldr	r3, [r3, #0]
 80072ba:	69da      	ldr	r2, [r3, #28]
 80072bc:	68fb      	ldr	r3, [r7, #12]
 80072be:	681b      	ldr	r3, [r3, #0]
 80072c0:	f022 0204 	bic.w	r2, r2, #4
 80072c4:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 80072c6:	68fb      	ldr	r3, [r7, #12]
 80072c8:	681b      	ldr	r3, [r3, #0]
 80072ca:	69d9      	ldr	r1, [r3, #28]
 80072cc:	68bb      	ldr	r3, [r7, #8]
 80072ce:	691a      	ldr	r2, [r3, #16]
 80072d0:	68fb      	ldr	r3, [r7, #12]
 80072d2:	681b      	ldr	r3, [r3, #0]
 80072d4:	430a      	orrs	r2, r1
 80072d6:	61da      	str	r2, [r3, #28]
      break;
 80072d8:	e023      	b.n	8007322 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 80072da:	68fb      	ldr	r3, [r7, #12]
 80072dc:	681b      	ldr	r3, [r3, #0]
 80072de:	68b9      	ldr	r1, [r7, #8]
 80072e0:	4618      	mov	r0, r3
 80072e2:	f000 fa17 	bl	8007714 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 80072e6:	68fb      	ldr	r3, [r7, #12]
 80072e8:	681b      	ldr	r3, [r3, #0]
 80072ea:	69da      	ldr	r2, [r3, #28]
 80072ec:	68fb      	ldr	r3, [r7, #12]
 80072ee:	681b      	ldr	r3, [r3, #0]
 80072f0:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 80072f4:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 80072f6:	68fb      	ldr	r3, [r7, #12]
 80072f8:	681b      	ldr	r3, [r3, #0]
 80072fa:	69da      	ldr	r2, [r3, #28]
 80072fc:	68fb      	ldr	r3, [r7, #12]
 80072fe:	681b      	ldr	r3, [r3, #0]
 8007300:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8007304:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8007306:	68fb      	ldr	r3, [r7, #12]
 8007308:	681b      	ldr	r3, [r3, #0]
 800730a:	69d9      	ldr	r1, [r3, #28]
 800730c:	68bb      	ldr	r3, [r7, #8]
 800730e:	691b      	ldr	r3, [r3, #16]
 8007310:	021a      	lsls	r2, r3, #8
 8007312:	68fb      	ldr	r3, [r7, #12]
 8007314:	681b      	ldr	r3, [r3, #0]
 8007316:	430a      	orrs	r2, r1
 8007318:	61da      	str	r2, [r3, #28]
      break;
 800731a:	e002      	b.n	8007322 <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      status = HAL_ERROR;
 800731c:	2301      	movs	r3, #1
 800731e:	75fb      	strb	r3, [r7, #23]
      break;
 8007320:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8007322:	68fb      	ldr	r3, [r7, #12]
 8007324:	2200      	movs	r2, #0
 8007326:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 800732a:	7dfb      	ldrb	r3, [r7, #23]
}
 800732c:	4618      	mov	r0, r3
 800732e:	3718      	adds	r7, #24
 8007330:	46bd      	mov	sp, r7
 8007332:	bd80      	pop	{r7, pc}

08007334 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8007334:	b480      	push	{r7}
 8007336:	b083      	sub	sp, #12
 8007338:	af00      	add	r7, sp, #0
 800733a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 800733c:	bf00      	nop
 800733e:	370c      	adds	r7, #12
 8007340:	46bd      	mov	sp, r7
 8007342:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007346:	4770      	bx	lr

08007348 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8007348:	b480      	push	{r7}
 800734a:	b083      	sub	sp, #12
 800734c:	af00      	add	r7, sp, #0
 800734e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8007350:	bf00      	nop
 8007352:	370c      	adds	r7, #12
 8007354:	46bd      	mov	sp, r7
 8007356:	f85d 7b04 	ldr.w	r7, [sp], #4
 800735a:	4770      	bx	lr

0800735c <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 800735c:	b480      	push	{r7}
 800735e:	b083      	sub	sp, #12
 8007360:	af00      	add	r7, sp, #0
 8007362:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8007364:	bf00      	nop
 8007366:	370c      	adds	r7, #12
 8007368:	46bd      	mov	sp, r7
 800736a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800736e:	4770      	bx	lr

08007370 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8007370:	b480      	push	{r7}
 8007372:	b083      	sub	sp, #12
 8007374:	af00      	add	r7, sp, #0
 8007376:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8007378:	bf00      	nop
 800737a:	370c      	adds	r7, #12
 800737c:	46bd      	mov	sp, r7
 800737e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007382:	4770      	bx	lr

08007384 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8007384:	b480      	push	{r7}
 8007386:	b085      	sub	sp, #20
 8007388:	af00      	add	r7, sp, #0
 800738a:	6078      	str	r0, [r7, #4]
 800738c:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800738e:	687b      	ldr	r3, [r7, #4]
 8007390:	681b      	ldr	r3, [r3, #0]
 8007392:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8007394:	687b      	ldr	r3, [r7, #4]
 8007396:	4a3a      	ldr	r2, [pc, #232]	@ (8007480 <TIM_Base_SetConfig+0xfc>)
 8007398:	4293      	cmp	r3, r2
 800739a:	d00f      	beq.n	80073bc <TIM_Base_SetConfig+0x38>
 800739c:	687b      	ldr	r3, [r7, #4]
 800739e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80073a2:	d00b      	beq.n	80073bc <TIM_Base_SetConfig+0x38>
 80073a4:	687b      	ldr	r3, [r7, #4]
 80073a6:	4a37      	ldr	r2, [pc, #220]	@ (8007484 <TIM_Base_SetConfig+0x100>)
 80073a8:	4293      	cmp	r3, r2
 80073aa:	d007      	beq.n	80073bc <TIM_Base_SetConfig+0x38>
 80073ac:	687b      	ldr	r3, [r7, #4]
 80073ae:	4a36      	ldr	r2, [pc, #216]	@ (8007488 <TIM_Base_SetConfig+0x104>)
 80073b0:	4293      	cmp	r3, r2
 80073b2:	d003      	beq.n	80073bc <TIM_Base_SetConfig+0x38>
 80073b4:	687b      	ldr	r3, [r7, #4]
 80073b6:	4a35      	ldr	r2, [pc, #212]	@ (800748c <TIM_Base_SetConfig+0x108>)
 80073b8:	4293      	cmp	r3, r2
 80073ba:	d108      	bne.n	80073ce <TIM_Base_SetConfig+0x4a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80073bc:	68fb      	ldr	r3, [r7, #12]
 80073be:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80073c2:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80073c4:	683b      	ldr	r3, [r7, #0]
 80073c6:	685b      	ldr	r3, [r3, #4]
 80073c8:	68fa      	ldr	r2, [r7, #12]
 80073ca:	4313      	orrs	r3, r2
 80073cc:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80073ce:	687b      	ldr	r3, [r7, #4]
 80073d0:	4a2b      	ldr	r2, [pc, #172]	@ (8007480 <TIM_Base_SetConfig+0xfc>)
 80073d2:	4293      	cmp	r3, r2
 80073d4:	d01b      	beq.n	800740e <TIM_Base_SetConfig+0x8a>
 80073d6:	687b      	ldr	r3, [r7, #4]
 80073d8:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80073dc:	d017      	beq.n	800740e <TIM_Base_SetConfig+0x8a>
 80073de:	687b      	ldr	r3, [r7, #4]
 80073e0:	4a28      	ldr	r2, [pc, #160]	@ (8007484 <TIM_Base_SetConfig+0x100>)
 80073e2:	4293      	cmp	r3, r2
 80073e4:	d013      	beq.n	800740e <TIM_Base_SetConfig+0x8a>
 80073e6:	687b      	ldr	r3, [r7, #4]
 80073e8:	4a27      	ldr	r2, [pc, #156]	@ (8007488 <TIM_Base_SetConfig+0x104>)
 80073ea:	4293      	cmp	r3, r2
 80073ec:	d00f      	beq.n	800740e <TIM_Base_SetConfig+0x8a>
 80073ee:	687b      	ldr	r3, [r7, #4]
 80073f0:	4a26      	ldr	r2, [pc, #152]	@ (800748c <TIM_Base_SetConfig+0x108>)
 80073f2:	4293      	cmp	r3, r2
 80073f4:	d00b      	beq.n	800740e <TIM_Base_SetConfig+0x8a>
 80073f6:	687b      	ldr	r3, [r7, #4]
 80073f8:	4a25      	ldr	r2, [pc, #148]	@ (8007490 <TIM_Base_SetConfig+0x10c>)
 80073fa:	4293      	cmp	r3, r2
 80073fc:	d007      	beq.n	800740e <TIM_Base_SetConfig+0x8a>
 80073fe:	687b      	ldr	r3, [r7, #4]
 8007400:	4a24      	ldr	r2, [pc, #144]	@ (8007494 <TIM_Base_SetConfig+0x110>)
 8007402:	4293      	cmp	r3, r2
 8007404:	d003      	beq.n	800740e <TIM_Base_SetConfig+0x8a>
 8007406:	687b      	ldr	r3, [r7, #4]
 8007408:	4a23      	ldr	r2, [pc, #140]	@ (8007498 <TIM_Base_SetConfig+0x114>)
 800740a:	4293      	cmp	r3, r2
 800740c:	d108      	bne.n	8007420 <TIM_Base_SetConfig+0x9c>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800740e:	68fb      	ldr	r3, [r7, #12]
 8007410:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8007414:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8007416:	683b      	ldr	r3, [r7, #0]
 8007418:	68db      	ldr	r3, [r3, #12]
 800741a:	68fa      	ldr	r2, [r7, #12]
 800741c:	4313      	orrs	r3, r2
 800741e:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8007420:	68fb      	ldr	r3, [r7, #12]
 8007422:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8007426:	683b      	ldr	r3, [r7, #0]
 8007428:	695b      	ldr	r3, [r3, #20]
 800742a:	4313      	orrs	r3, r2
 800742c:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800742e:	687b      	ldr	r3, [r7, #4]
 8007430:	68fa      	ldr	r2, [r7, #12]
 8007432:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8007434:	683b      	ldr	r3, [r7, #0]
 8007436:	689a      	ldr	r2, [r3, #8]
 8007438:	687b      	ldr	r3, [r7, #4]
 800743a:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800743c:	683b      	ldr	r3, [r7, #0]
 800743e:	681a      	ldr	r2, [r3, #0]
 8007440:	687b      	ldr	r3, [r7, #4]
 8007442:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8007444:	687b      	ldr	r3, [r7, #4]
 8007446:	4a0e      	ldr	r2, [pc, #56]	@ (8007480 <TIM_Base_SetConfig+0xfc>)
 8007448:	4293      	cmp	r3, r2
 800744a:	d103      	bne.n	8007454 <TIM_Base_SetConfig+0xd0>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 800744c:	683b      	ldr	r3, [r7, #0]
 800744e:	691a      	ldr	r2, [r3, #16]
 8007450:	687b      	ldr	r3, [r7, #4]
 8007452:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8007454:	687b      	ldr	r3, [r7, #4]
 8007456:	2201      	movs	r2, #1
 8007458:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 800745a:	687b      	ldr	r3, [r7, #4]
 800745c:	691b      	ldr	r3, [r3, #16]
 800745e:	f003 0301 	and.w	r3, r3, #1
 8007462:	2b01      	cmp	r3, #1
 8007464:	d105      	bne.n	8007472 <TIM_Base_SetConfig+0xee>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 8007466:	687b      	ldr	r3, [r7, #4]
 8007468:	691b      	ldr	r3, [r3, #16]
 800746a:	f023 0201 	bic.w	r2, r3, #1
 800746e:	687b      	ldr	r3, [r7, #4]
 8007470:	611a      	str	r2, [r3, #16]
  }
}
 8007472:	bf00      	nop
 8007474:	3714      	adds	r7, #20
 8007476:	46bd      	mov	sp, r7
 8007478:	f85d 7b04 	ldr.w	r7, [sp], #4
 800747c:	4770      	bx	lr
 800747e:	bf00      	nop
 8007480:	40010000 	.word	0x40010000
 8007484:	40000400 	.word	0x40000400
 8007488:	40000800 	.word	0x40000800
 800748c:	40000c00 	.word	0x40000c00
 8007490:	40014000 	.word	0x40014000
 8007494:	40014400 	.word	0x40014400
 8007498:	40014800 	.word	0x40014800

0800749c <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800749c:	b480      	push	{r7}
 800749e:	b087      	sub	sp, #28
 80074a0:	af00      	add	r7, sp, #0
 80074a2:	6078      	str	r0, [r7, #4]
 80074a4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80074a6:	687b      	ldr	r3, [r7, #4]
 80074a8:	6a1b      	ldr	r3, [r3, #32]
 80074aa:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80074ac:	687b      	ldr	r3, [r7, #4]
 80074ae:	6a1b      	ldr	r3, [r3, #32]
 80074b0:	f023 0201 	bic.w	r2, r3, #1
 80074b4:	687b      	ldr	r3, [r7, #4]
 80074b6:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80074b8:	687b      	ldr	r3, [r7, #4]
 80074ba:	685b      	ldr	r3, [r3, #4]
 80074bc:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80074be:	687b      	ldr	r3, [r7, #4]
 80074c0:	699b      	ldr	r3, [r3, #24]
 80074c2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 80074c4:	68fb      	ldr	r3, [r7, #12]
 80074c6:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80074ca:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 80074cc:	68fb      	ldr	r3, [r7, #12]
 80074ce:	f023 0303 	bic.w	r3, r3, #3
 80074d2:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80074d4:	683b      	ldr	r3, [r7, #0]
 80074d6:	681b      	ldr	r3, [r3, #0]
 80074d8:	68fa      	ldr	r2, [r7, #12]
 80074da:	4313      	orrs	r3, r2
 80074dc:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 80074de:	697b      	ldr	r3, [r7, #20]
 80074e0:	f023 0302 	bic.w	r3, r3, #2
 80074e4:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 80074e6:	683b      	ldr	r3, [r7, #0]
 80074e8:	689b      	ldr	r3, [r3, #8]
 80074ea:	697a      	ldr	r2, [r7, #20]
 80074ec:	4313      	orrs	r3, r2
 80074ee:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 80074f0:	687b      	ldr	r3, [r7, #4]
 80074f2:	4a1c      	ldr	r2, [pc, #112]	@ (8007564 <TIM_OC1_SetConfig+0xc8>)
 80074f4:	4293      	cmp	r3, r2
 80074f6:	d10c      	bne.n	8007512 <TIM_OC1_SetConfig+0x76>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 80074f8:	697b      	ldr	r3, [r7, #20]
 80074fa:	f023 0308 	bic.w	r3, r3, #8
 80074fe:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8007500:	683b      	ldr	r3, [r7, #0]
 8007502:	68db      	ldr	r3, [r3, #12]
 8007504:	697a      	ldr	r2, [r7, #20]
 8007506:	4313      	orrs	r3, r2
 8007508:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 800750a:	697b      	ldr	r3, [r7, #20]
 800750c:	f023 0304 	bic.w	r3, r3, #4
 8007510:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8007512:	687b      	ldr	r3, [r7, #4]
 8007514:	4a13      	ldr	r2, [pc, #76]	@ (8007564 <TIM_OC1_SetConfig+0xc8>)
 8007516:	4293      	cmp	r3, r2
 8007518:	d111      	bne.n	800753e <TIM_OC1_SetConfig+0xa2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 800751a:	693b      	ldr	r3, [r7, #16]
 800751c:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8007520:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8007522:	693b      	ldr	r3, [r7, #16]
 8007524:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8007528:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 800752a:	683b      	ldr	r3, [r7, #0]
 800752c:	695b      	ldr	r3, [r3, #20]
 800752e:	693a      	ldr	r2, [r7, #16]
 8007530:	4313      	orrs	r3, r2
 8007532:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8007534:	683b      	ldr	r3, [r7, #0]
 8007536:	699b      	ldr	r3, [r3, #24]
 8007538:	693a      	ldr	r2, [r7, #16]
 800753a:	4313      	orrs	r3, r2
 800753c:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800753e:	687b      	ldr	r3, [r7, #4]
 8007540:	693a      	ldr	r2, [r7, #16]
 8007542:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8007544:	687b      	ldr	r3, [r7, #4]
 8007546:	68fa      	ldr	r2, [r7, #12]
 8007548:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 800754a:	683b      	ldr	r3, [r7, #0]
 800754c:	685a      	ldr	r2, [r3, #4]
 800754e:	687b      	ldr	r3, [r7, #4]
 8007550:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8007552:	687b      	ldr	r3, [r7, #4]
 8007554:	697a      	ldr	r2, [r7, #20]
 8007556:	621a      	str	r2, [r3, #32]
}
 8007558:	bf00      	nop
 800755a:	371c      	adds	r7, #28
 800755c:	46bd      	mov	sp, r7
 800755e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007562:	4770      	bx	lr
 8007564:	40010000 	.word	0x40010000

08007568 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8007568:	b480      	push	{r7}
 800756a:	b087      	sub	sp, #28
 800756c:	af00      	add	r7, sp, #0
 800756e:	6078      	str	r0, [r7, #4]
 8007570:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8007572:	687b      	ldr	r3, [r7, #4]
 8007574:	6a1b      	ldr	r3, [r3, #32]
 8007576:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8007578:	687b      	ldr	r3, [r7, #4]
 800757a:	6a1b      	ldr	r3, [r3, #32]
 800757c:	f023 0210 	bic.w	r2, r3, #16
 8007580:	687b      	ldr	r3, [r7, #4]
 8007582:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8007584:	687b      	ldr	r3, [r7, #4]
 8007586:	685b      	ldr	r3, [r3, #4]
 8007588:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800758a:	687b      	ldr	r3, [r7, #4]
 800758c:	699b      	ldr	r3, [r3, #24]
 800758e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8007590:	68fb      	ldr	r3, [r7, #12]
 8007592:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8007596:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8007598:	68fb      	ldr	r3, [r7, #12]
 800759a:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800759e:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80075a0:	683b      	ldr	r3, [r7, #0]
 80075a2:	681b      	ldr	r3, [r3, #0]
 80075a4:	021b      	lsls	r3, r3, #8
 80075a6:	68fa      	ldr	r2, [r7, #12]
 80075a8:	4313      	orrs	r3, r2
 80075aa:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 80075ac:	697b      	ldr	r3, [r7, #20]
 80075ae:	f023 0320 	bic.w	r3, r3, #32
 80075b2:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 80075b4:	683b      	ldr	r3, [r7, #0]
 80075b6:	689b      	ldr	r3, [r3, #8]
 80075b8:	011b      	lsls	r3, r3, #4
 80075ba:	697a      	ldr	r2, [r7, #20]
 80075bc:	4313      	orrs	r3, r2
 80075be:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 80075c0:	687b      	ldr	r3, [r7, #4]
 80075c2:	4a1e      	ldr	r2, [pc, #120]	@ (800763c <TIM_OC2_SetConfig+0xd4>)
 80075c4:	4293      	cmp	r3, r2
 80075c6:	d10d      	bne.n	80075e4 <TIM_OC2_SetConfig+0x7c>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 80075c8:	697b      	ldr	r3, [r7, #20]
 80075ca:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80075ce:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 80075d0:	683b      	ldr	r3, [r7, #0]
 80075d2:	68db      	ldr	r3, [r3, #12]
 80075d4:	011b      	lsls	r3, r3, #4
 80075d6:	697a      	ldr	r2, [r7, #20]
 80075d8:	4313      	orrs	r3, r2
 80075da:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 80075dc:	697b      	ldr	r3, [r7, #20]
 80075de:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80075e2:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80075e4:	687b      	ldr	r3, [r7, #4]
 80075e6:	4a15      	ldr	r2, [pc, #84]	@ (800763c <TIM_OC2_SetConfig+0xd4>)
 80075e8:	4293      	cmp	r3, r2
 80075ea:	d113      	bne.n	8007614 <TIM_OC2_SetConfig+0xac>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 80075ec:	693b      	ldr	r3, [r7, #16]
 80075ee:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 80075f2:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 80075f4:	693b      	ldr	r3, [r7, #16]
 80075f6:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 80075fa:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 80075fc:	683b      	ldr	r3, [r7, #0]
 80075fe:	695b      	ldr	r3, [r3, #20]
 8007600:	009b      	lsls	r3, r3, #2
 8007602:	693a      	ldr	r2, [r7, #16]
 8007604:	4313      	orrs	r3, r2
 8007606:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8007608:	683b      	ldr	r3, [r7, #0]
 800760a:	699b      	ldr	r3, [r3, #24]
 800760c:	009b      	lsls	r3, r3, #2
 800760e:	693a      	ldr	r2, [r7, #16]
 8007610:	4313      	orrs	r3, r2
 8007612:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8007614:	687b      	ldr	r3, [r7, #4]
 8007616:	693a      	ldr	r2, [r7, #16]
 8007618:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800761a:	687b      	ldr	r3, [r7, #4]
 800761c:	68fa      	ldr	r2, [r7, #12]
 800761e:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8007620:	683b      	ldr	r3, [r7, #0]
 8007622:	685a      	ldr	r2, [r3, #4]
 8007624:	687b      	ldr	r3, [r7, #4]
 8007626:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8007628:	687b      	ldr	r3, [r7, #4]
 800762a:	697a      	ldr	r2, [r7, #20]
 800762c:	621a      	str	r2, [r3, #32]
}
 800762e:	bf00      	nop
 8007630:	371c      	adds	r7, #28
 8007632:	46bd      	mov	sp, r7
 8007634:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007638:	4770      	bx	lr
 800763a:	bf00      	nop
 800763c:	40010000 	.word	0x40010000

08007640 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8007640:	b480      	push	{r7}
 8007642:	b087      	sub	sp, #28
 8007644:	af00      	add	r7, sp, #0
 8007646:	6078      	str	r0, [r7, #4]
 8007648:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800764a:	687b      	ldr	r3, [r7, #4]
 800764c:	6a1b      	ldr	r3, [r3, #32]
 800764e:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8007650:	687b      	ldr	r3, [r7, #4]
 8007652:	6a1b      	ldr	r3, [r3, #32]
 8007654:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8007658:	687b      	ldr	r3, [r7, #4]
 800765a:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800765c:	687b      	ldr	r3, [r7, #4]
 800765e:	685b      	ldr	r3, [r3, #4]
 8007660:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8007662:	687b      	ldr	r3, [r7, #4]
 8007664:	69db      	ldr	r3, [r3, #28]
 8007666:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8007668:	68fb      	ldr	r3, [r7, #12]
 800766a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800766e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8007670:	68fb      	ldr	r3, [r7, #12]
 8007672:	f023 0303 	bic.w	r3, r3, #3
 8007676:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8007678:	683b      	ldr	r3, [r7, #0]
 800767a:	681b      	ldr	r3, [r3, #0]
 800767c:	68fa      	ldr	r2, [r7, #12]
 800767e:	4313      	orrs	r3, r2
 8007680:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8007682:	697b      	ldr	r3, [r7, #20]
 8007684:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8007688:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 800768a:	683b      	ldr	r3, [r7, #0]
 800768c:	689b      	ldr	r3, [r3, #8]
 800768e:	021b      	lsls	r3, r3, #8
 8007690:	697a      	ldr	r2, [r7, #20]
 8007692:	4313      	orrs	r3, r2
 8007694:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8007696:	687b      	ldr	r3, [r7, #4]
 8007698:	4a1d      	ldr	r2, [pc, #116]	@ (8007710 <TIM_OC3_SetConfig+0xd0>)
 800769a:	4293      	cmp	r3, r2
 800769c:	d10d      	bne.n	80076ba <TIM_OC3_SetConfig+0x7a>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 800769e:	697b      	ldr	r3, [r7, #20]
 80076a0:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 80076a4:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 80076a6:	683b      	ldr	r3, [r7, #0]
 80076a8:	68db      	ldr	r3, [r3, #12]
 80076aa:	021b      	lsls	r3, r3, #8
 80076ac:	697a      	ldr	r2, [r7, #20]
 80076ae:	4313      	orrs	r3, r2
 80076b0:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 80076b2:	697b      	ldr	r3, [r7, #20]
 80076b4:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 80076b8:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80076ba:	687b      	ldr	r3, [r7, #4]
 80076bc:	4a14      	ldr	r2, [pc, #80]	@ (8007710 <TIM_OC3_SetConfig+0xd0>)
 80076be:	4293      	cmp	r3, r2
 80076c0:	d113      	bne.n	80076ea <TIM_OC3_SetConfig+0xaa>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 80076c2:	693b      	ldr	r3, [r7, #16]
 80076c4:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 80076c8:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 80076ca:	693b      	ldr	r3, [r7, #16]
 80076cc:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 80076d0:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 80076d2:	683b      	ldr	r3, [r7, #0]
 80076d4:	695b      	ldr	r3, [r3, #20]
 80076d6:	011b      	lsls	r3, r3, #4
 80076d8:	693a      	ldr	r2, [r7, #16]
 80076da:	4313      	orrs	r3, r2
 80076dc:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 80076de:	683b      	ldr	r3, [r7, #0]
 80076e0:	699b      	ldr	r3, [r3, #24]
 80076e2:	011b      	lsls	r3, r3, #4
 80076e4:	693a      	ldr	r2, [r7, #16]
 80076e6:	4313      	orrs	r3, r2
 80076e8:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80076ea:	687b      	ldr	r3, [r7, #4]
 80076ec:	693a      	ldr	r2, [r7, #16]
 80076ee:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 80076f0:	687b      	ldr	r3, [r7, #4]
 80076f2:	68fa      	ldr	r2, [r7, #12]
 80076f4:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 80076f6:	683b      	ldr	r3, [r7, #0]
 80076f8:	685a      	ldr	r2, [r3, #4]
 80076fa:	687b      	ldr	r3, [r7, #4]
 80076fc:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80076fe:	687b      	ldr	r3, [r7, #4]
 8007700:	697a      	ldr	r2, [r7, #20]
 8007702:	621a      	str	r2, [r3, #32]
}
 8007704:	bf00      	nop
 8007706:	371c      	adds	r7, #28
 8007708:	46bd      	mov	sp, r7
 800770a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800770e:	4770      	bx	lr
 8007710:	40010000 	.word	0x40010000

08007714 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8007714:	b480      	push	{r7}
 8007716:	b087      	sub	sp, #28
 8007718:	af00      	add	r7, sp, #0
 800771a:	6078      	str	r0, [r7, #4]
 800771c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800771e:	687b      	ldr	r3, [r7, #4]
 8007720:	6a1b      	ldr	r3, [r3, #32]
 8007722:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8007724:	687b      	ldr	r3, [r7, #4]
 8007726:	6a1b      	ldr	r3, [r3, #32]
 8007728:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 800772c:	687b      	ldr	r3, [r7, #4]
 800772e:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8007730:	687b      	ldr	r3, [r7, #4]
 8007732:	685b      	ldr	r3, [r3, #4]
 8007734:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8007736:	687b      	ldr	r3, [r7, #4]
 8007738:	69db      	ldr	r3, [r3, #28]
 800773a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 800773c:	68fb      	ldr	r3, [r7, #12]
 800773e:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8007742:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8007744:	68fb      	ldr	r3, [r7, #12]
 8007746:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800774a:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800774c:	683b      	ldr	r3, [r7, #0]
 800774e:	681b      	ldr	r3, [r3, #0]
 8007750:	021b      	lsls	r3, r3, #8
 8007752:	68fa      	ldr	r2, [r7, #12]
 8007754:	4313      	orrs	r3, r2
 8007756:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8007758:	693b      	ldr	r3, [r7, #16]
 800775a:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 800775e:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8007760:	683b      	ldr	r3, [r7, #0]
 8007762:	689b      	ldr	r3, [r3, #8]
 8007764:	031b      	lsls	r3, r3, #12
 8007766:	693a      	ldr	r2, [r7, #16]
 8007768:	4313      	orrs	r3, r2
 800776a:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800776c:	687b      	ldr	r3, [r7, #4]
 800776e:	4a10      	ldr	r2, [pc, #64]	@ (80077b0 <TIM_OC4_SetConfig+0x9c>)
 8007770:	4293      	cmp	r3, r2
 8007772:	d109      	bne.n	8007788 <TIM_OC4_SetConfig+0x74>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8007774:	697b      	ldr	r3, [r7, #20]
 8007776:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800777a:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 800777c:	683b      	ldr	r3, [r7, #0]
 800777e:	695b      	ldr	r3, [r3, #20]
 8007780:	019b      	lsls	r3, r3, #6
 8007782:	697a      	ldr	r2, [r7, #20]
 8007784:	4313      	orrs	r3, r2
 8007786:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8007788:	687b      	ldr	r3, [r7, #4]
 800778a:	697a      	ldr	r2, [r7, #20]
 800778c:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800778e:	687b      	ldr	r3, [r7, #4]
 8007790:	68fa      	ldr	r2, [r7, #12]
 8007792:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8007794:	683b      	ldr	r3, [r7, #0]
 8007796:	685a      	ldr	r2, [r3, #4]
 8007798:	687b      	ldr	r3, [r7, #4]
 800779a:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800779c:	687b      	ldr	r3, [r7, #4]
 800779e:	693a      	ldr	r2, [r7, #16]
 80077a0:	621a      	str	r2, [r3, #32]
}
 80077a2:	bf00      	nop
 80077a4:	371c      	adds	r7, #28
 80077a6:	46bd      	mov	sp, r7
 80077a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80077ac:	4770      	bx	lr
 80077ae:	bf00      	nop
 80077b0:	40010000 	.word	0x40010000

080077b4 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 80077b4:	b480      	push	{r7}
 80077b6:	b087      	sub	sp, #28
 80077b8:	af00      	add	r7, sp, #0
 80077ba:	60f8      	str	r0, [r7, #12]
 80077bc:	60b9      	str	r1, [r7, #8]
 80077be:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 80077c0:	68bb      	ldr	r3, [r7, #8]
 80077c2:	f003 031f 	and.w	r3, r3, #31
 80077c6:	2201      	movs	r2, #1
 80077c8:	fa02 f303 	lsl.w	r3, r2, r3
 80077cc:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 80077ce:	68fb      	ldr	r3, [r7, #12]
 80077d0:	6a1a      	ldr	r2, [r3, #32]
 80077d2:	697b      	ldr	r3, [r7, #20]
 80077d4:	43db      	mvns	r3, r3
 80077d6:	401a      	ands	r2, r3
 80077d8:	68fb      	ldr	r3, [r7, #12]
 80077da:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 80077dc:	68fb      	ldr	r3, [r7, #12]
 80077de:	6a1a      	ldr	r2, [r3, #32]
 80077e0:	68bb      	ldr	r3, [r7, #8]
 80077e2:	f003 031f 	and.w	r3, r3, #31
 80077e6:	6879      	ldr	r1, [r7, #4]
 80077e8:	fa01 f303 	lsl.w	r3, r1, r3
 80077ec:	431a      	orrs	r2, r3
 80077ee:	68fb      	ldr	r3, [r7, #12]
 80077f0:	621a      	str	r2, [r3, #32]
}
 80077f2:	bf00      	nop
 80077f4:	371c      	adds	r7, #28
 80077f6:	46bd      	mov	sp, r7
 80077f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80077fc:	4770      	bx	lr
	...

08007800 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8007800:	b480      	push	{r7}
 8007802:	b085      	sub	sp, #20
 8007804:	af00      	add	r7, sp, #0
 8007806:	6078      	str	r0, [r7, #4]
 8007808:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800780a:	687b      	ldr	r3, [r7, #4]
 800780c:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8007810:	2b01      	cmp	r3, #1
 8007812:	d101      	bne.n	8007818 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8007814:	2302      	movs	r3, #2
 8007816:	e050      	b.n	80078ba <HAL_TIMEx_MasterConfigSynchronization+0xba>
 8007818:	687b      	ldr	r3, [r7, #4]
 800781a:	2201      	movs	r2, #1
 800781c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8007820:	687b      	ldr	r3, [r7, #4]
 8007822:	2202      	movs	r2, #2
 8007824:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8007828:	687b      	ldr	r3, [r7, #4]
 800782a:	681b      	ldr	r3, [r3, #0]
 800782c:	685b      	ldr	r3, [r3, #4]
 800782e:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8007830:	687b      	ldr	r3, [r7, #4]
 8007832:	681b      	ldr	r3, [r3, #0]
 8007834:	689b      	ldr	r3, [r3, #8]
 8007836:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8007838:	68fb      	ldr	r3, [r7, #12]
 800783a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800783e:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8007840:	683b      	ldr	r3, [r7, #0]
 8007842:	681b      	ldr	r3, [r3, #0]
 8007844:	68fa      	ldr	r2, [r7, #12]
 8007846:	4313      	orrs	r3, r2
 8007848:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800784a:	687b      	ldr	r3, [r7, #4]
 800784c:	681b      	ldr	r3, [r3, #0]
 800784e:	68fa      	ldr	r2, [r7, #12]
 8007850:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8007852:	687b      	ldr	r3, [r7, #4]
 8007854:	681b      	ldr	r3, [r3, #0]
 8007856:	4a1c      	ldr	r2, [pc, #112]	@ (80078c8 <HAL_TIMEx_MasterConfigSynchronization+0xc8>)
 8007858:	4293      	cmp	r3, r2
 800785a:	d018      	beq.n	800788e <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 800785c:	687b      	ldr	r3, [r7, #4]
 800785e:	681b      	ldr	r3, [r3, #0]
 8007860:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8007864:	d013      	beq.n	800788e <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8007866:	687b      	ldr	r3, [r7, #4]
 8007868:	681b      	ldr	r3, [r3, #0]
 800786a:	4a18      	ldr	r2, [pc, #96]	@ (80078cc <HAL_TIMEx_MasterConfigSynchronization+0xcc>)
 800786c:	4293      	cmp	r3, r2
 800786e:	d00e      	beq.n	800788e <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8007870:	687b      	ldr	r3, [r7, #4]
 8007872:	681b      	ldr	r3, [r3, #0]
 8007874:	4a16      	ldr	r2, [pc, #88]	@ (80078d0 <HAL_TIMEx_MasterConfigSynchronization+0xd0>)
 8007876:	4293      	cmp	r3, r2
 8007878:	d009      	beq.n	800788e <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 800787a:	687b      	ldr	r3, [r7, #4]
 800787c:	681b      	ldr	r3, [r3, #0]
 800787e:	4a15      	ldr	r2, [pc, #84]	@ (80078d4 <HAL_TIMEx_MasterConfigSynchronization+0xd4>)
 8007880:	4293      	cmp	r3, r2
 8007882:	d004      	beq.n	800788e <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8007884:	687b      	ldr	r3, [r7, #4]
 8007886:	681b      	ldr	r3, [r3, #0]
 8007888:	4a13      	ldr	r2, [pc, #76]	@ (80078d8 <HAL_TIMEx_MasterConfigSynchronization+0xd8>)
 800788a:	4293      	cmp	r3, r2
 800788c:	d10c      	bne.n	80078a8 <HAL_TIMEx_MasterConfigSynchronization+0xa8>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 800788e:	68bb      	ldr	r3, [r7, #8]
 8007890:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8007894:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8007896:	683b      	ldr	r3, [r7, #0]
 8007898:	685b      	ldr	r3, [r3, #4]
 800789a:	68ba      	ldr	r2, [r7, #8]
 800789c:	4313      	orrs	r3, r2
 800789e:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 80078a0:	687b      	ldr	r3, [r7, #4]
 80078a2:	681b      	ldr	r3, [r3, #0]
 80078a4:	68ba      	ldr	r2, [r7, #8]
 80078a6:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 80078a8:	687b      	ldr	r3, [r7, #4]
 80078aa:	2201      	movs	r2, #1
 80078ac:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 80078b0:	687b      	ldr	r3, [r7, #4]
 80078b2:	2200      	movs	r2, #0
 80078b4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 80078b8:	2300      	movs	r3, #0
}
 80078ba:	4618      	mov	r0, r3
 80078bc:	3714      	adds	r7, #20
 80078be:	46bd      	mov	sp, r7
 80078c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80078c4:	4770      	bx	lr
 80078c6:	bf00      	nop
 80078c8:	40010000 	.word	0x40010000
 80078cc:	40000400 	.word	0x40000400
 80078d0:	40000800 	.word	0x40000800
 80078d4:	40000c00 	.word	0x40000c00
 80078d8:	40014000 	.word	0x40014000

080078dc <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 80078dc:	b480      	push	{r7}
 80078de:	b083      	sub	sp, #12
 80078e0:	af00      	add	r7, sp, #0
 80078e2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 80078e4:	bf00      	nop
 80078e6:	370c      	adds	r7, #12
 80078e8:	46bd      	mov	sp, r7
 80078ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80078ee:	4770      	bx	lr

080078f0 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 80078f0:	b480      	push	{r7}
 80078f2:	b083      	sub	sp, #12
 80078f4:	af00      	add	r7, sp, #0
 80078f6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 80078f8:	bf00      	nop
 80078fa:	370c      	adds	r7, #12
 80078fc:	46bd      	mov	sp, r7
 80078fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007902:	4770      	bx	lr

08007904 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8007904:	b580      	push	{r7, lr}
 8007906:	b082      	sub	sp, #8
 8007908:	af00      	add	r7, sp, #0
 800790a:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800790c:	687b      	ldr	r3, [r7, #4]
 800790e:	2b00      	cmp	r3, #0
 8007910:	d101      	bne.n	8007916 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8007912:	2301      	movs	r3, #1
 8007914:	e042      	b.n	800799c <HAL_UART_Init+0x98>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8007916:	687b      	ldr	r3, [r7, #4]
 8007918:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800791c:	b2db      	uxtb	r3, r3
 800791e:	2b00      	cmp	r3, #0
 8007920:	d106      	bne.n	8007930 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8007922:	687b      	ldr	r3, [r7, #4]
 8007924:	2200      	movs	r2, #0
 8007926:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800792a:	6878      	ldr	r0, [r7, #4]
 800792c:	f7fb f97a 	bl	8002c24 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8007930:	687b      	ldr	r3, [r7, #4]
 8007932:	2224      	movs	r2, #36	@ 0x24
 8007934:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8007938:	687b      	ldr	r3, [r7, #4]
 800793a:	681b      	ldr	r3, [r3, #0]
 800793c:	68da      	ldr	r2, [r3, #12]
 800793e:	687b      	ldr	r3, [r7, #4]
 8007940:	681b      	ldr	r3, [r3, #0]
 8007942:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8007946:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8007948:	6878      	ldr	r0, [r7, #4]
 800794a:	f000 fc79 	bl	8008240 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800794e:	687b      	ldr	r3, [r7, #4]
 8007950:	681b      	ldr	r3, [r3, #0]
 8007952:	691a      	ldr	r2, [r3, #16]
 8007954:	687b      	ldr	r3, [r7, #4]
 8007956:	681b      	ldr	r3, [r3, #0]
 8007958:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 800795c:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800795e:	687b      	ldr	r3, [r7, #4]
 8007960:	681b      	ldr	r3, [r3, #0]
 8007962:	695a      	ldr	r2, [r3, #20]
 8007964:	687b      	ldr	r3, [r7, #4]
 8007966:	681b      	ldr	r3, [r3, #0]
 8007968:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 800796c:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 800796e:	687b      	ldr	r3, [r7, #4]
 8007970:	681b      	ldr	r3, [r3, #0]
 8007972:	68da      	ldr	r2, [r3, #12]
 8007974:	687b      	ldr	r3, [r7, #4]
 8007976:	681b      	ldr	r3, [r3, #0]
 8007978:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 800797c:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800797e:	687b      	ldr	r3, [r7, #4]
 8007980:	2200      	movs	r2, #0
 8007982:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 8007984:	687b      	ldr	r3, [r7, #4]
 8007986:	2220      	movs	r2, #32
 8007988:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 800798c:	687b      	ldr	r3, [r7, #4]
 800798e:	2220      	movs	r2, #32
 8007990:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8007994:	687b      	ldr	r3, [r7, #4]
 8007996:	2200      	movs	r2, #0
 8007998:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 800799a:	2300      	movs	r3, #0
}
 800799c:	4618      	mov	r0, r3
 800799e:	3708      	adds	r7, #8
 80079a0:	46bd      	mov	sp, r7
 80079a2:	bd80      	pop	{r7, pc}

080079a4 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 80079a4:	b580      	push	{r7, lr}
 80079a6:	b0ba      	sub	sp, #232	@ 0xe8
 80079a8:	af00      	add	r7, sp, #0
 80079aa:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 80079ac:	687b      	ldr	r3, [r7, #4]
 80079ae:	681b      	ldr	r3, [r3, #0]
 80079b0:	681b      	ldr	r3, [r3, #0]
 80079b2:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 80079b6:	687b      	ldr	r3, [r7, #4]
 80079b8:	681b      	ldr	r3, [r3, #0]
 80079ba:	68db      	ldr	r3, [r3, #12]
 80079bc:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 80079c0:	687b      	ldr	r3, [r7, #4]
 80079c2:	681b      	ldr	r3, [r3, #0]
 80079c4:	695b      	ldr	r3, [r3, #20]
 80079c6:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
  uint32_t errorflags = 0x00U;
 80079ca:	2300      	movs	r3, #0
 80079cc:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  uint32_t dmarequest = 0x00U;
 80079d0:	2300      	movs	r3, #0
 80079d2:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 80079d6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80079da:	f003 030f 	and.w	r3, r3, #15
 80079de:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == RESET)
 80079e2:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 80079e6:	2b00      	cmp	r3, #0
 80079e8:	d10f      	bne.n	8007a0a <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 80079ea:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80079ee:	f003 0320 	and.w	r3, r3, #32
 80079f2:	2b00      	cmp	r3, #0
 80079f4:	d009      	beq.n	8007a0a <HAL_UART_IRQHandler+0x66>
 80079f6:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80079fa:	f003 0320 	and.w	r3, r3, #32
 80079fe:	2b00      	cmp	r3, #0
 8007a00:	d003      	beq.n	8007a0a <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 8007a02:	6878      	ldr	r0, [r7, #4]
 8007a04:	f000 fb5d 	bl	80080c2 <UART_Receive_IT>
      return;
 8007a08:	e25b      	b.n	8007ec2 <HAL_UART_IRQHandler+0x51e>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 8007a0a:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8007a0e:	2b00      	cmp	r3, #0
 8007a10:	f000 80de 	beq.w	8007bd0 <HAL_UART_IRQHandler+0x22c>
 8007a14:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8007a18:	f003 0301 	and.w	r3, r3, #1
 8007a1c:	2b00      	cmp	r3, #0
 8007a1e:	d106      	bne.n	8007a2e <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 8007a20:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8007a24:	f403 7390 	and.w	r3, r3, #288	@ 0x120
 8007a28:	2b00      	cmp	r3, #0
 8007a2a:	f000 80d1 	beq.w	8007bd0 <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 8007a2e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8007a32:	f003 0301 	and.w	r3, r3, #1
 8007a36:	2b00      	cmp	r3, #0
 8007a38:	d00b      	beq.n	8007a52 <HAL_UART_IRQHandler+0xae>
 8007a3a:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8007a3e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8007a42:	2b00      	cmp	r3, #0
 8007a44:	d005      	beq.n	8007a52 <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8007a46:	687b      	ldr	r3, [r7, #4]
 8007a48:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8007a4a:	f043 0201 	orr.w	r2, r3, #1
 8007a4e:	687b      	ldr	r3, [r7, #4]
 8007a50:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8007a52:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8007a56:	f003 0304 	and.w	r3, r3, #4
 8007a5a:	2b00      	cmp	r3, #0
 8007a5c:	d00b      	beq.n	8007a76 <HAL_UART_IRQHandler+0xd2>
 8007a5e:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8007a62:	f003 0301 	and.w	r3, r3, #1
 8007a66:	2b00      	cmp	r3, #0
 8007a68:	d005      	beq.n	8007a76 <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8007a6a:	687b      	ldr	r3, [r7, #4]
 8007a6c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8007a6e:	f043 0202 	orr.w	r2, r3, #2
 8007a72:	687b      	ldr	r3, [r7, #4]
 8007a74:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8007a76:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8007a7a:	f003 0302 	and.w	r3, r3, #2
 8007a7e:	2b00      	cmp	r3, #0
 8007a80:	d00b      	beq.n	8007a9a <HAL_UART_IRQHandler+0xf6>
 8007a82:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8007a86:	f003 0301 	and.w	r3, r3, #1
 8007a8a:	2b00      	cmp	r3, #0
 8007a8c:	d005      	beq.n	8007a9a <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8007a8e:	687b      	ldr	r3, [r7, #4]
 8007a90:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8007a92:	f043 0204 	orr.w	r2, r3, #4
 8007a96:	687b      	ldr	r3, [r7, #4]
 8007a98:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 8007a9a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8007a9e:	f003 0308 	and.w	r3, r3, #8
 8007aa2:	2b00      	cmp	r3, #0
 8007aa4:	d011      	beq.n	8007aca <HAL_UART_IRQHandler+0x126>
 8007aa6:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8007aaa:	f003 0320 	and.w	r3, r3, #32
 8007aae:	2b00      	cmp	r3, #0
 8007ab0:	d105      	bne.n	8007abe <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 8007ab2:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8007ab6:	f003 0301 	and.w	r3, r3, #1
 8007aba:	2b00      	cmp	r3, #0
 8007abc:	d005      	beq.n	8007aca <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8007abe:	687b      	ldr	r3, [r7, #4]
 8007ac0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8007ac2:	f043 0208 	orr.w	r2, r3, #8
 8007ac6:	687b      	ldr	r3, [r7, #4]
 8007ac8:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8007aca:	687b      	ldr	r3, [r7, #4]
 8007acc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8007ace:	2b00      	cmp	r3, #0
 8007ad0:	f000 81f2 	beq.w	8007eb8 <HAL_UART_IRQHandler+0x514>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8007ad4:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8007ad8:	f003 0320 	and.w	r3, r3, #32
 8007adc:	2b00      	cmp	r3, #0
 8007ade:	d008      	beq.n	8007af2 <HAL_UART_IRQHandler+0x14e>
 8007ae0:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8007ae4:	f003 0320 	and.w	r3, r3, #32
 8007ae8:	2b00      	cmp	r3, #0
 8007aea:	d002      	beq.n	8007af2 <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 8007aec:	6878      	ldr	r0, [r7, #4]
 8007aee:	f000 fae8 	bl	80080c2 <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8007af2:	687b      	ldr	r3, [r7, #4]
 8007af4:	681b      	ldr	r3, [r3, #0]
 8007af6:	695b      	ldr	r3, [r3, #20]
 8007af8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007afc:	2b40      	cmp	r3, #64	@ 0x40
 8007afe:	bf0c      	ite	eq
 8007b00:	2301      	moveq	r3, #1
 8007b02:	2300      	movne	r3, #0
 8007b04:	b2db      	uxtb	r3, r3
 8007b06:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 8007b0a:	687b      	ldr	r3, [r7, #4]
 8007b0c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8007b0e:	f003 0308 	and.w	r3, r3, #8
 8007b12:	2b00      	cmp	r3, #0
 8007b14:	d103      	bne.n	8007b1e <HAL_UART_IRQHandler+0x17a>
 8007b16:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8007b1a:	2b00      	cmp	r3, #0
 8007b1c:	d04f      	beq.n	8007bbe <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8007b1e:	6878      	ldr	r0, [r7, #4]
 8007b20:	f000 f9f0 	bl	8007f04 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8007b24:	687b      	ldr	r3, [r7, #4]
 8007b26:	681b      	ldr	r3, [r3, #0]
 8007b28:	695b      	ldr	r3, [r3, #20]
 8007b2a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007b2e:	2b40      	cmp	r3, #64	@ 0x40
 8007b30:	d141      	bne.n	8007bb6 <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8007b32:	687b      	ldr	r3, [r7, #4]
 8007b34:	681b      	ldr	r3, [r3, #0]
 8007b36:	3314      	adds	r3, #20
 8007b38:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007b3c:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8007b40:	e853 3f00 	ldrex	r3, [r3]
 8007b44:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 8007b48:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8007b4c:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8007b50:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8007b54:	687b      	ldr	r3, [r7, #4]
 8007b56:	681b      	ldr	r3, [r3, #0]
 8007b58:	3314      	adds	r3, #20
 8007b5a:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 8007b5e:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 8007b62:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007b66:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 8007b6a:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 8007b6e:	e841 2300 	strex	r3, r2, [r1]
 8007b72:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 8007b76:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8007b7a:	2b00      	cmp	r3, #0
 8007b7c:	d1d9      	bne.n	8007b32 <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx stream */
          if (huart->hdmarx != NULL)
 8007b7e:	687b      	ldr	r3, [r7, #4]
 8007b80:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007b82:	2b00      	cmp	r3, #0
 8007b84:	d013      	beq.n	8007bae <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8007b86:	687b      	ldr	r3, [r7, #4]
 8007b88:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007b8a:	4a7e      	ldr	r2, [pc, #504]	@ (8007d84 <HAL_UART_IRQHandler+0x3e0>)
 8007b8c:	651a      	str	r2, [r3, #80]	@ 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8007b8e:	687b      	ldr	r3, [r7, #4]
 8007b90:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007b92:	4618      	mov	r0, r3
 8007b94:	f7fc fb5c 	bl	8004250 <HAL_DMA_Abort_IT>
 8007b98:	4603      	mov	r3, r0
 8007b9a:	2b00      	cmp	r3, #0
 8007b9c:	d016      	beq.n	8007bcc <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8007b9e:	687b      	ldr	r3, [r7, #4]
 8007ba0:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007ba2:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8007ba4:	687a      	ldr	r2, [r7, #4]
 8007ba6:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 8007ba8:	4610      	mov	r0, r2
 8007baa:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8007bac:	e00e      	b.n	8007bcc <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8007bae:	6878      	ldr	r0, [r7, #4]
 8007bb0:	f000 f99e 	bl	8007ef0 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8007bb4:	e00a      	b.n	8007bcc <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8007bb6:	6878      	ldr	r0, [r7, #4]
 8007bb8:	f000 f99a 	bl	8007ef0 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8007bbc:	e006      	b.n	8007bcc <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8007bbe:	6878      	ldr	r0, [r7, #4]
 8007bc0:	f000 f996 	bl	8007ef0 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8007bc4:	687b      	ldr	r3, [r7, #4]
 8007bc6:	2200      	movs	r2, #0
 8007bc8:	645a      	str	r2, [r3, #68]	@ 0x44
      }
    }
    return;
 8007bca:	e175      	b.n	8007eb8 <HAL_UART_IRQHandler+0x514>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8007bcc:	bf00      	nop
    return;
 8007bce:	e173      	b.n	8007eb8 <HAL_UART_IRQHandler+0x514>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8007bd0:	687b      	ldr	r3, [r7, #4]
 8007bd2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007bd4:	2b01      	cmp	r3, #1
 8007bd6:	f040 814f 	bne.w	8007e78 <HAL_UART_IRQHandler+0x4d4>
      && ((isrflags & USART_SR_IDLE) != 0U)
 8007bda:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8007bde:	f003 0310 	and.w	r3, r3, #16
 8007be2:	2b00      	cmp	r3, #0
 8007be4:	f000 8148 	beq.w	8007e78 <HAL_UART_IRQHandler+0x4d4>
      && ((cr1its & USART_SR_IDLE) != 0U))
 8007be8:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8007bec:	f003 0310 	and.w	r3, r3, #16
 8007bf0:	2b00      	cmp	r3, #0
 8007bf2:	f000 8141 	beq.w	8007e78 <HAL_UART_IRQHandler+0x4d4>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 8007bf6:	2300      	movs	r3, #0
 8007bf8:	60bb      	str	r3, [r7, #8]
 8007bfa:	687b      	ldr	r3, [r7, #4]
 8007bfc:	681b      	ldr	r3, [r3, #0]
 8007bfe:	681b      	ldr	r3, [r3, #0]
 8007c00:	60bb      	str	r3, [r7, #8]
 8007c02:	687b      	ldr	r3, [r7, #4]
 8007c04:	681b      	ldr	r3, [r3, #0]
 8007c06:	685b      	ldr	r3, [r3, #4]
 8007c08:	60bb      	str	r3, [r7, #8]
 8007c0a:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8007c0c:	687b      	ldr	r3, [r7, #4]
 8007c0e:	681b      	ldr	r3, [r3, #0]
 8007c10:	695b      	ldr	r3, [r3, #20]
 8007c12:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007c16:	2b40      	cmp	r3, #64	@ 0x40
 8007c18:	f040 80b6 	bne.w	8007d88 <HAL_UART_IRQHandler+0x3e4>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8007c1c:	687b      	ldr	r3, [r7, #4]
 8007c1e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007c20:	681b      	ldr	r3, [r3, #0]
 8007c22:	685b      	ldr	r3, [r3, #4]
 8007c24:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 8007c28:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 8007c2c:	2b00      	cmp	r3, #0
 8007c2e:	f000 8145 	beq.w	8007ebc <HAL_UART_IRQHandler+0x518>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8007c32:	687b      	ldr	r3, [r7, #4]
 8007c34:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8007c36:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8007c3a:	429a      	cmp	r2, r3
 8007c3c:	f080 813e 	bcs.w	8007ebc <HAL_UART_IRQHandler+0x518>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8007c40:	687b      	ldr	r3, [r7, #4]
 8007c42:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8007c46:	85da      	strh	r2, [r3, #46]	@ 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 8007c48:	687b      	ldr	r3, [r7, #4]
 8007c4a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007c4c:	69db      	ldr	r3, [r3, #28]
 8007c4e:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8007c52:	f000 8088 	beq.w	8007d66 <HAL_UART_IRQHandler+0x3c2>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8007c56:	687b      	ldr	r3, [r7, #4]
 8007c58:	681b      	ldr	r3, [r3, #0]
 8007c5a:	330c      	adds	r3, #12
 8007c5c:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007c60:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8007c64:	e853 3f00 	ldrex	r3, [r3]
 8007c68:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 8007c6c:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8007c70:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8007c74:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8007c78:	687b      	ldr	r3, [r7, #4]
 8007c7a:	681b      	ldr	r3, [r3, #0]
 8007c7c:	330c      	adds	r3, #12
 8007c7e:	f8d7 20b8 	ldr.w	r2, [r7, #184]	@ 0xb8
 8007c82:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 8007c86:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007c8a:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 8007c8e:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 8007c92:	e841 2300 	strex	r3, r2, [r1]
 8007c96:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 8007c9a:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8007c9e:	2b00      	cmp	r3, #0
 8007ca0:	d1d9      	bne.n	8007c56 <HAL_UART_IRQHandler+0x2b2>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8007ca2:	687b      	ldr	r3, [r7, #4]
 8007ca4:	681b      	ldr	r3, [r3, #0]
 8007ca6:	3314      	adds	r3, #20
 8007ca8:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007caa:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8007cac:	e853 3f00 	ldrex	r3, [r3]
 8007cb0:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 8007cb2:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8007cb4:	f023 0301 	bic.w	r3, r3, #1
 8007cb8:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8007cbc:	687b      	ldr	r3, [r7, #4]
 8007cbe:	681b      	ldr	r3, [r3, #0]
 8007cc0:	3314      	adds	r3, #20
 8007cc2:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 8007cc6:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 8007cca:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007ccc:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 8007cce:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 8007cd2:	e841 2300 	strex	r3, r2, [r1]
 8007cd6:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 8007cd8:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8007cda:	2b00      	cmp	r3, #0
 8007cdc:	d1e1      	bne.n	8007ca2 <HAL_UART_IRQHandler+0x2fe>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8007cde:	687b      	ldr	r3, [r7, #4]
 8007ce0:	681b      	ldr	r3, [r3, #0]
 8007ce2:	3314      	adds	r3, #20
 8007ce4:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007ce6:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8007ce8:	e853 3f00 	ldrex	r3, [r3]
 8007cec:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 8007cee:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8007cf0:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8007cf4:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8007cf8:	687b      	ldr	r3, [r7, #4]
 8007cfa:	681b      	ldr	r3, [r3, #0]
 8007cfc:	3314      	adds	r3, #20
 8007cfe:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 8007d02:	66fa      	str	r2, [r7, #108]	@ 0x6c
 8007d04:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007d06:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 8007d08:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 8007d0a:	e841 2300 	strex	r3, r2, [r1]
 8007d0e:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 8007d10:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8007d12:	2b00      	cmp	r3, #0
 8007d14:	d1e3      	bne.n	8007cde <HAL_UART_IRQHandler+0x33a>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8007d16:	687b      	ldr	r3, [r7, #4]
 8007d18:	2220      	movs	r2, #32
 8007d1a:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007d1e:	687b      	ldr	r3, [r7, #4]
 8007d20:	2200      	movs	r2, #0
 8007d22:	631a      	str	r2, [r3, #48]	@ 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8007d24:	687b      	ldr	r3, [r7, #4]
 8007d26:	681b      	ldr	r3, [r3, #0]
 8007d28:	330c      	adds	r3, #12
 8007d2a:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007d2c:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8007d2e:	e853 3f00 	ldrex	r3, [r3]
 8007d32:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 8007d34:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8007d36:	f023 0310 	bic.w	r3, r3, #16
 8007d3a:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 8007d3e:	687b      	ldr	r3, [r7, #4]
 8007d40:	681b      	ldr	r3, [r3, #0]
 8007d42:	330c      	adds	r3, #12
 8007d44:	f8d7 20ac 	ldr.w	r2, [r7, #172]	@ 0xac
 8007d48:	65ba      	str	r2, [r7, #88]	@ 0x58
 8007d4a:	657b      	str	r3, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007d4c:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8007d4e:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8007d50:	e841 2300 	strex	r3, r2, [r1]
 8007d54:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 8007d56:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8007d58:	2b00      	cmp	r3, #0
 8007d5a:	d1e3      	bne.n	8007d24 <HAL_UART_IRQHandler+0x380>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8007d5c:	687b      	ldr	r3, [r7, #4]
 8007d5e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007d60:	4618      	mov	r0, r3
 8007d62:	f7fc fa05 	bl	8004170 <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
        In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8007d66:	687b      	ldr	r3, [r7, #4]
 8007d68:	2202      	movs	r2, #2
 8007d6a:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8007d6c:	687b      	ldr	r3, [r7, #4]
 8007d6e:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 8007d70:	687b      	ldr	r3, [r7, #4]
 8007d72:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8007d74:	b29b      	uxth	r3, r3
 8007d76:	1ad3      	subs	r3, r2, r3
 8007d78:	b29b      	uxth	r3, r3
 8007d7a:	4619      	mov	r1, r3
 8007d7c:	6878      	ldr	r0, [r7, #4]
 8007d7e:	f7fa fc61 	bl	8002644 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8007d82:	e09b      	b.n	8007ebc <HAL_UART_IRQHandler+0x518>
 8007d84:	08007fcb 	.word	0x08007fcb
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8007d88:	687b      	ldr	r3, [r7, #4]
 8007d8a:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 8007d8c:	687b      	ldr	r3, [r7, #4]
 8007d8e:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8007d90:	b29b      	uxth	r3, r3
 8007d92:	1ad3      	subs	r3, r2, r3
 8007d94:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 8007d98:	687b      	ldr	r3, [r7, #4]
 8007d9a:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8007d9c:	b29b      	uxth	r3, r3
 8007d9e:	2b00      	cmp	r3, #0
 8007da0:	f000 808e 	beq.w	8007ec0 <HAL_UART_IRQHandler+0x51c>
          && (nb_rx_data > 0U))
 8007da4:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8007da8:	2b00      	cmp	r3, #0
 8007daa:	f000 8089 	beq.w	8007ec0 <HAL_UART_IRQHandler+0x51c>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8007dae:	687b      	ldr	r3, [r7, #4]
 8007db0:	681b      	ldr	r3, [r3, #0]
 8007db2:	330c      	adds	r3, #12
 8007db4:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007db6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007db8:	e853 3f00 	ldrex	r3, [r3]
 8007dbc:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8007dbe:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007dc0:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8007dc4:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8007dc8:	687b      	ldr	r3, [r7, #4]
 8007dca:	681b      	ldr	r3, [r3, #0]
 8007dcc:	330c      	adds	r3, #12
 8007dce:	f8d7 20c8 	ldr.w	r2, [r7, #200]	@ 0xc8
 8007dd2:	647a      	str	r2, [r7, #68]	@ 0x44
 8007dd4:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007dd6:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8007dd8:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8007dda:	e841 2300 	strex	r3, r2, [r1]
 8007dde:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8007de0:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8007de2:	2b00      	cmp	r3, #0
 8007de4:	d1e3      	bne.n	8007dae <HAL_UART_IRQHandler+0x40a>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8007de6:	687b      	ldr	r3, [r7, #4]
 8007de8:	681b      	ldr	r3, [r3, #0]
 8007dea:	3314      	adds	r3, #20
 8007dec:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007dee:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007df0:	e853 3f00 	ldrex	r3, [r3]
 8007df4:	623b      	str	r3, [r7, #32]
   return(result);
 8007df6:	6a3b      	ldr	r3, [r7, #32]
 8007df8:	f023 0301 	bic.w	r3, r3, #1
 8007dfc:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 8007e00:	687b      	ldr	r3, [r7, #4]
 8007e02:	681b      	ldr	r3, [r3, #0]
 8007e04:	3314      	adds	r3, #20
 8007e06:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 8007e0a:	633a      	str	r2, [r7, #48]	@ 0x30
 8007e0c:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007e0e:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8007e10:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8007e12:	e841 2300 	strex	r3, r2, [r1]
 8007e16:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8007e18:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007e1a:	2b00      	cmp	r3, #0
 8007e1c:	d1e3      	bne.n	8007de6 <HAL_UART_IRQHandler+0x442>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8007e1e:	687b      	ldr	r3, [r7, #4]
 8007e20:	2220      	movs	r2, #32
 8007e22:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007e26:	687b      	ldr	r3, [r7, #4]
 8007e28:	2200      	movs	r2, #0
 8007e2a:	631a      	str	r2, [r3, #48]	@ 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8007e2c:	687b      	ldr	r3, [r7, #4]
 8007e2e:	681b      	ldr	r3, [r3, #0]
 8007e30:	330c      	adds	r3, #12
 8007e32:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007e34:	693b      	ldr	r3, [r7, #16]
 8007e36:	e853 3f00 	ldrex	r3, [r3]
 8007e3a:	60fb      	str	r3, [r7, #12]
   return(result);
 8007e3c:	68fb      	ldr	r3, [r7, #12]
 8007e3e:	f023 0310 	bic.w	r3, r3, #16
 8007e42:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8007e46:	687b      	ldr	r3, [r7, #4]
 8007e48:	681b      	ldr	r3, [r3, #0]
 8007e4a:	330c      	adds	r3, #12
 8007e4c:	f8d7 20c0 	ldr.w	r2, [r7, #192]	@ 0xc0
 8007e50:	61fa      	str	r2, [r7, #28]
 8007e52:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007e54:	69b9      	ldr	r1, [r7, #24]
 8007e56:	69fa      	ldr	r2, [r7, #28]
 8007e58:	e841 2300 	strex	r3, r2, [r1]
 8007e5c:	617b      	str	r3, [r7, #20]
   return(result);
 8007e5e:	697b      	ldr	r3, [r7, #20]
 8007e60:	2b00      	cmp	r3, #0
 8007e62:	d1e3      	bne.n	8007e2c <HAL_UART_IRQHandler+0x488>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8007e64:	687b      	ldr	r3, [r7, #4]
 8007e66:	2202      	movs	r2, #2
 8007e68:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8007e6a:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8007e6e:	4619      	mov	r1, r3
 8007e70:	6878      	ldr	r0, [r7, #4]
 8007e72:	f7fa fbe7 	bl	8002644 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8007e76:	e023      	b.n	8007ec0 <HAL_UART_IRQHandler+0x51c>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 8007e78:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8007e7c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8007e80:	2b00      	cmp	r3, #0
 8007e82:	d009      	beq.n	8007e98 <HAL_UART_IRQHandler+0x4f4>
 8007e84:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8007e88:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8007e8c:	2b00      	cmp	r3, #0
 8007e8e:	d003      	beq.n	8007e98 <HAL_UART_IRQHandler+0x4f4>
  {
    UART_Transmit_IT(huart);
 8007e90:	6878      	ldr	r0, [r7, #4]
 8007e92:	f000 f8ae 	bl	8007ff2 <UART_Transmit_IT>
    return;
 8007e96:	e014      	b.n	8007ec2 <HAL_UART_IRQHandler+0x51e>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 8007e98:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8007e9c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007ea0:	2b00      	cmp	r3, #0
 8007ea2:	d00e      	beq.n	8007ec2 <HAL_UART_IRQHandler+0x51e>
 8007ea4:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8007ea8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007eac:	2b00      	cmp	r3, #0
 8007eae:	d008      	beq.n	8007ec2 <HAL_UART_IRQHandler+0x51e>
  {
    UART_EndTransmit_IT(huart);
 8007eb0:	6878      	ldr	r0, [r7, #4]
 8007eb2:	f000 f8ee 	bl	8008092 <UART_EndTransmit_IT>
    return;
 8007eb6:	e004      	b.n	8007ec2 <HAL_UART_IRQHandler+0x51e>
    return;
 8007eb8:	bf00      	nop
 8007eba:	e002      	b.n	8007ec2 <HAL_UART_IRQHandler+0x51e>
      return;
 8007ebc:	bf00      	nop
 8007ebe:	e000      	b.n	8007ec2 <HAL_UART_IRQHandler+0x51e>
      return;
 8007ec0:	bf00      	nop
  }
}
 8007ec2:	37e8      	adds	r7, #232	@ 0xe8
 8007ec4:	46bd      	mov	sp, r7
 8007ec6:	bd80      	pop	{r7, pc}

08007ec8 <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8007ec8:	b480      	push	{r7}
 8007eca:	b083      	sub	sp, #12
 8007ecc:	af00      	add	r7, sp, #0
 8007ece:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 8007ed0:	bf00      	nop
 8007ed2:	370c      	adds	r7, #12
 8007ed4:	46bd      	mov	sp, r7
 8007ed6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007eda:	4770      	bx	lr

08007edc <HAL_UART_RxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8007edc:	b480      	push	{r7}
 8007ede:	b083      	sub	sp, #12
 8007ee0:	af00      	add	r7, sp, #0
 8007ee2:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxCpltCallback could be implemented in the user file
   */
}
 8007ee4:	bf00      	nop
 8007ee6:	370c      	adds	r7, #12
 8007ee8:	46bd      	mov	sp, r7
 8007eea:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007eee:	4770      	bx	lr

08007ef0 <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8007ef0:	b480      	push	{r7}
 8007ef2:	b083      	sub	sp, #12
 8007ef4:	af00      	add	r7, sp, #0
 8007ef6:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 8007ef8:	bf00      	nop
 8007efa:	370c      	adds	r7, #12
 8007efc:	46bd      	mov	sp, r7
 8007efe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007f02:	4770      	bx	lr

08007f04 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8007f04:	b480      	push	{r7}
 8007f06:	b095      	sub	sp, #84	@ 0x54
 8007f08:	af00      	add	r7, sp, #0
 8007f0a:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8007f0c:	687b      	ldr	r3, [r7, #4]
 8007f0e:	681b      	ldr	r3, [r3, #0]
 8007f10:	330c      	adds	r3, #12
 8007f12:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007f14:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007f16:	e853 3f00 	ldrex	r3, [r3]
 8007f1a:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8007f1c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007f1e:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8007f22:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8007f24:	687b      	ldr	r3, [r7, #4]
 8007f26:	681b      	ldr	r3, [r3, #0]
 8007f28:	330c      	adds	r3, #12
 8007f2a:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8007f2c:	643a      	str	r2, [r7, #64]	@ 0x40
 8007f2e:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007f30:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8007f32:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8007f34:	e841 2300 	strex	r3, r2, [r1]
 8007f38:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8007f3a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007f3c:	2b00      	cmp	r3, #0
 8007f3e:	d1e5      	bne.n	8007f0c <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8007f40:	687b      	ldr	r3, [r7, #4]
 8007f42:	681b      	ldr	r3, [r3, #0]
 8007f44:	3314      	adds	r3, #20
 8007f46:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007f48:	6a3b      	ldr	r3, [r7, #32]
 8007f4a:	e853 3f00 	ldrex	r3, [r3]
 8007f4e:	61fb      	str	r3, [r7, #28]
   return(result);
 8007f50:	69fb      	ldr	r3, [r7, #28]
 8007f52:	f023 0301 	bic.w	r3, r3, #1
 8007f56:	64bb      	str	r3, [r7, #72]	@ 0x48
 8007f58:	687b      	ldr	r3, [r7, #4]
 8007f5a:	681b      	ldr	r3, [r3, #0]
 8007f5c:	3314      	adds	r3, #20
 8007f5e:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8007f60:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8007f62:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007f64:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8007f66:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8007f68:	e841 2300 	strex	r3, r2, [r1]
 8007f6c:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8007f6e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007f70:	2b00      	cmp	r3, #0
 8007f72:	d1e5      	bne.n	8007f40 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8007f74:	687b      	ldr	r3, [r7, #4]
 8007f76:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007f78:	2b01      	cmp	r3, #1
 8007f7a:	d119      	bne.n	8007fb0 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8007f7c:	687b      	ldr	r3, [r7, #4]
 8007f7e:	681b      	ldr	r3, [r3, #0]
 8007f80:	330c      	adds	r3, #12
 8007f82:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007f84:	68fb      	ldr	r3, [r7, #12]
 8007f86:	e853 3f00 	ldrex	r3, [r3]
 8007f8a:	60bb      	str	r3, [r7, #8]
   return(result);
 8007f8c:	68bb      	ldr	r3, [r7, #8]
 8007f8e:	f023 0310 	bic.w	r3, r3, #16
 8007f92:	647b      	str	r3, [r7, #68]	@ 0x44
 8007f94:	687b      	ldr	r3, [r7, #4]
 8007f96:	681b      	ldr	r3, [r3, #0]
 8007f98:	330c      	adds	r3, #12
 8007f9a:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8007f9c:	61ba      	str	r2, [r7, #24]
 8007f9e:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007fa0:	6979      	ldr	r1, [r7, #20]
 8007fa2:	69ba      	ldr	r2, [r7, #24]
 8007fa4:	e841 2300 	strex	r3, r2, [r1]
 8007fa8:	613b      	str	r3, [r7, #16]
   return(result);
 8007faa:	693b      	ldr	r3, [r7, #16]
 8007fac:	2b00      	cmp	r3, #0
 8007fae:	d1e5      	bne.n	8007f7c <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8007fb0:	687b      	ldr	r3, [r7, #4]
 8007fb2:	2220      	movs	r2, #32
 8007fb4:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007fb8:	687b      	ldr	r3, [r7, #4]
 8007fba:	2200      	movs	r2, #0
 8007fbc:	631a      	str	r2, [r3, #48]	@ 0x30
}
 8007fbe:	bf00      	nop
 8007fc0:	3754      	adds	r7, #84	@ 0x54
 8007fc2:	46bd      	mov	sp, r7
 8007fc4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007fc8:	4770      	bx	lr

08007fca <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8007fca:	b580      	push	{r7, lr}
 8007fcc:	b084      	sub	sp, #16
 8007fce:	af00      	add	r7, sp, #0
 8007fd0:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8007fd2:	687b      	ldr	r3, [r7, #4]
 8007fd4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007fd6:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 8007fd8:	68fb      	ldr	r3, [r7, #12]
 8007fda:	2200      	movs	r2, #0
 8007fdc:	85da      	strh	r2, [r3, #46]	@ 0x2e
  huart->TxXferCount = 0x00U;
 8007fde:	68fb      	ldr	r3, [r7, #12]
 8007fe0:	2200      	movs	r2, #0
 8007fe2:	84da      	strh	r2, [r3, #38]	@ 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8007fe4:	68f8      	ldr	r0, [r7, #12]
 8007fe6:	f7ff ff83 	bl	8007ef0 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8007fea:	bf00      	nop
 8007fec:	3710      	adds	r7, #16
 8007fee:	46bd      	mov	sp, r7
 8007ff0:	bd80      	pop	{r7, pc}

08007ff2 <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 8007ff2:	b480      	push	{r7}
 8007ff4:	b085      	sub	sp, #20
 8007ff6:	af00      	add	r7, sp, #0
 8007ff8:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8007ffa:	687b      	ldr	r3, [r7, #4]
 8007ffc:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8008000:	b2db      	uxtb	r3, r3
 8008002:	2b21      	cmp	r3, #33	@ 0x21
 8008004:	d13e      	bne.n	8008084 <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8008006:	687b      	ldr	r3, [r7, #4]
 8008008:	689b      	ldr	r3, [r3, #8]
 800800a:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800800e:	d114      	bne.n	800803a <UART_Transmit_IT+0x48>
 8008010:	687b      	ldr	r3, [r7, #4]
 8008012:	691b      	ldr	r3, [r3, #16]
 8008014:	2b00      	cmp	r3, #0
 8008016:	d110      	bne.n	800803a <UART_Transmit_IT+0x48>
    {
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 8008018:	687b      	ldr	r3, [r7, #4]
 800801a:	6a1b      	ldr	r3, [r3, #32]
 800801c:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 800801e:	68fb      	ldr	r3, [r7, #12]
 8008020:	881b      	ldrh	r3, [r3, #0]
 8008022:	461a      	mov	r2, r3
 8008024:	687b      	ldr	r3, [r7, #4]
 8008026:	681b      	ldr	r3, [r3, #0]
 8008028:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800802c:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 800802e:	687b      	ldr	r3, [r7, #4]
 8008030:	6a1b      	ldr	r3, [r3, #32]
 8008032:	1c9a      	adds	r2, r3, #2
 8008034:	687b      	ldr	r3, [r7, #4]
 8008036:	621a      	str	r2, [r3, #32]
 8008038:	e008      	b.n	800804c <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 800803a:	687b      	ldr	r3, [r7, #4]
 800803c:	6a1b      	ldr	r3, [r3, #32]
 800803e:	1c59      	adds	r1, r3, #1
 8008040:	687a      	ldr	r2, [r7, #4]
 8008042:	6211      	str	r1, [r2, #32]
 8008044:	781a      	ldrb	r2, [r3, #0]
 8008046:	687b      	ldr	r3, [r7, #4]
 8008048:	681b      	ldr	r3, [r3, #0]
 800804a:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 800804c:	687b      	ldr	r3, [r7, #4]
 800804e:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8008050:	b29b      	uxth	r3, r3
 8008052:	3b01      	subs	r3, #1
 8008054:	b29b      	uxth	r3, r3
 8008056:	687a      	ldr	r2, [r7, #4]
 8008058:	4619      	mov	r1, r3
 800805a:	84d1      	strh	r1, [r2, #38]	@ 0x26
 800805c:	2b00      	cmp	r3, #0
 800805e:	d10f      	bne.n	8008080 <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 8008060:	687b      	ldr	r3, [r7, #4]
 8008062:	681b      	ldr	r3, [r3, #0]
 8008064:	68da      	ldr	r2, [r3, #12]
 8008066:	687b      	ldr	r3, [r7, #4]
 8008068:	681b      	ldr	r3, [r3, #0]
 800806a:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 800806e:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 8008070:	687b      	ldr	r3, [r7, #4]
 8008072:	681b      	ldr	r3, [r3, #0]
 8008074:	68da      	ldr	r2, [r3, #12]
 8008076:	687b      	ldr	r3, [r7, #4]
 8008078:	681b      	ldr	r3, [r3, #0]
 800807a:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 800807e:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 8008080:	2300      	movs	r3, #0
 8008082:	e000      	b.n	8008086 <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 8008084:	2302      	movs	r3, #2
  }
}
 8008086:	4618      	mov	r0, r3
 8008088:	3714      	adds	r7, #20
 800808a:	46bd      	mov	sp, r7
 800808c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008090:	4770      	bx	lr

08008092 <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8008092:	b580      	push	{r7, lr}
 8008094:	b082      	sub	sp, #8
 8008096:	af00      	add	r7, sp, #0
 8008098:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 800809a:	687b      	ldr	r3, [r7, #4]
 800809c:	681b      	ldr	r3, [r3, #0]
 800809e:	68da      	ldr	r2, [r3, #12]
 80080a0:	687b      	ldr	r3, [r7, #4]
 80080a2:	681b      	ldr	r3, [r3, #0]
 80080a4:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80080a8:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 80080aa:	687b      	ldr	r3, [r7, #4]
 80080ac:	2220      	movs	r2, #32
 80080ae:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 80080b2:	6878      	ldr	r0, [r7, #4]
 80080b4:	f7ff ff08 	bl	8007ec8 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 80080b8:	2300      	movs	r3, #0
}
 80080ba:	4618      	mov	r0, r3
 80080bc:	3708      	adds	r7, #8
 80080be:	46bd      	mov	sp, r7
 80080c0:	bd80      	pop	{r7, pc}

080080c2 <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 80080c2:	b580      	push	{r7, lr}
 80080c4:	b08c      	sub	sp, #48	@ 0x30
 80080c6:	af00      	add	r7, sp, #0
 80080c8:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 80080ca:	687b      	ldr	r3, [r7, #4]
 80080cc:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 80080d0:	b2db      	uxtb	r3, r3
 80080d2:	2b22      	cmp	r3, #34	@ 0x22
 80080d4:	f040 80ae 	bne.w	8008234 <UART_Receive_IT+0x172>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80080d8:	687b      	ldr	r3, [r7, #4]
 80080da:	689b      	ldr	r3, [r3, #8]
 80080dc:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80080e0:	d117      	bne.n	8008112 <UART_Receive_IT+0x50>
 80080e2:	687b      	ldr	r3, [r7, #4]
 80080e4:	691b      	ldr	r3, [r3, #16]
 80080e6:	2b00      	cmp	r3, #0
 80080e8:	d113      	bne.n	8008112 <UART_Receive_IT+0x50>
    {
      pdata8bits  = NULL;
 80080ea:	2300      	movs	r3, #0
 80080ec:	62fb      	str	r3, [r7, #44]	@ 0x2c
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 80080ee:	687b      	ldr	r3, [r7, #4]
 80080f0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80080f2:	62bb      	str	r3, [r7, #40]	@ 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 80080f4:	687b      	ldr	r3, [r7, #4]
 80080f6:	681b      	ldr	r3, [r3, #0]
 80080f8:	685b      	ldr	r3, [r3, #4]
 80080fa:	b29b      	uxth	r3, r3
 80080fc:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8008100:	b29a      	uxth	r2, r3
 8008102:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008104:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 8008106:	687b      	ldr	r3, [r7, #4]
 8008108:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800810a:	1c9a      	adds	r2, r3, #2
 800810c:	687b      	ldr	r3, [r7, #4]
 800810e:	629a      	str	r2, [r3, #40]	@ 0x28
 8008110:	e026      	b.n	8008160 <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 8008112:	687b      	ldr	r3, [r7, #4]
 8008114:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008116:	62fb      	str	r3, [r7, #44]	@ 0x2c
      pdata16bits  = NULL;
 8008118:	2300      	movs	r3, #0
 800811a:	62bb      	str	r3, [r7, #40]	@ 0x28

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 800811c:	687b      	ldr	r3, [r7, #4]
 800811e:	689b      	ldr	r3, [r3, #8]
 8008120:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8008124:	d007      	beq.n	8008136 <UART_Receive_IT+0x74>
 8008126:	687b      	ldr	r3, [r7, #4]
 8008128:	689b      	ldr	r3, [r3, #8]
 800812a:	2b00      	cmp	r3, #0
 800812c:	d10a      	bne.n	8008144 <UART_Receive_IT+0x82>
 800812e:	687b      	ldr	r3, [r7, #4]
 8008130:	691b      	ldr	r3, [r3, #16]
 8008132:	2b00      	cmp	r3, #0
 8008134:	d106      	bne.n	8008144 <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8008136:	687b      	ldr	r3, [r7, #4]
 8008138:	681b      	ldr	r3, [r3, #0]
 800813a:	685b      	ldr	r3, [r3, #4]
 800813c:	b2da      	uxtb	r2, r3
 800813e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008140:	701a      	strb	r2, [r3, #0]
 8008142:	e008      	b.n	8008156 <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8008144:	687b      	ldr	r3, [r7, #4]
 8008146:	681b      	ldr	r3, [r3, #0]
 8008148:	685b      	ldr	r3, [r3, #4]
 800814a:	b2db      	uxtb	r3, r3
 800814c:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8008150:	b2da      	uxtb	r2, r3
 8008152:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008154:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 8008156:	687b      	ldr	r3, [r7, #4]
 8008158:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800815a:	1c5a      	adds	r2, r3, #1
 800815c:	687b      	ldr	r3, [r7, #4]
 800815e:	629a      	str	r2, [r3, #40]	@ 0x28
    }

    if (--huart->RxXferCount == 0U)
 8008160:	687b      	ldr	r3, [r7, #4]
 8008162:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8008164:	b29b      	uxth	r3, r3
 8008166:	3b01      	subs	r3, #1
 8008168:	b29b      	uxth	r3, r3
 800816a:	687a      	ldr	r2, [r7, #4]
 800816c:	4619      	mov	r1, r3
 800816e:	85d1      	strh	r1, [r2, #46]	@ 0x2e
 8008170:	2b00      	cmp	r3, #0
 8008172:	d15d      	bne.n	8008230 <UART_Receive_IT+0x16e>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 8008174:	687b      	ldr	r3, [r7, #4]
 8008176:	681b      	ldr	r3, [r3, #0]
 8008178:	68da      	ldr	r2, [r3, #12]
 800817a:	687b      	ldr	r3, [r7, #4]
 800817c:	681b      	ldr	r3, [r3, #0]
 800817e:	f022 0220 	bic.w	r2, r2, #32
 8008182:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 8008184:	687b      	ldr	r3, [r7, #4]
 8008186:	681b      	ldr	r3, [r3, #0]
 8008188:	68da      	ldr	r2, [r3, #12]
 800818a:	687b      	ldr	r3, [r7, #4]
 800818c:	681b      	ldr	r3, [r3, #0]
 800818e:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8008192:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 8008194:	687b      	ldr	r3, [r7, #4]
 8008196:	681b      	ldr	r3, [r3, #0]
 8008198:	695a      	ldr	r2, [r3, #20]
 800819a:	687b      	ldr	r3, [r7, #4]
 800819c:	681b      	ldr	r3, [r3, #0]
 800819e:	f022 0201 	bic.w	r2, r2, #1
 80081a2:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 80081a4:	687b      	ldr	r3, [r7, #4]
 80081a6:	2220      	movs	r2, #32
 80081a8:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 80081ac:	687b      	ldr	r3, [r7, #4]
 80081ae:	2200      	movs	r2, #0
 80081b0:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80081b2:	687b      	ldr	r3, [r7, #4]
 80081b4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80081b6:	2b01      	cmp	r3, #1
 80081b8:	d135      	bne.n	8008226 <UART_Receive_IT+0x164>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80081ba:	687b      	ldr	r3, [r7, #4]
 80081bc:	2200      	movs	r2, #0
 80081be:	631a      	str	r2, [r3, #48]	@ 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80081c0:	687b      	ldr	r3, [r7, #4]
 80081c2:	681b      	ldr	r3, [r3, #0]
 80081c4:	330c      	adds	r3, #12
 80081c6:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80081c8:	697b      	ldr	r3, [r7, #20]
 80081ca:	e853 3f00 	ldrex	r3, [r3]
 80081ce:	613b      	str	r3, [r7, #16]
   return(result);
 80081d0:	693b      	ldr	r3, [r7, #16]
 80081d2:	f023 0310 	bic.w	r3, r3, #16
 80081d6:	627b      	str	r3, [r7, #36]	@ 0x24
 80081d8:	687b      	ldr	r3, [r7, #4]
 80081da:	681b      	ldr	r3, [r3, #0]
 80081dc:	330c      	adds	r3, #12
 80081de:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80081e0:	623a      	str	r2, [r7, #32]
 80081e2:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80081e4:	69f9      	ldr	r1, [r7, #28]
 80081e6:	6a3a      	ldr	r2, [r7, #32]
 80081e8:	e841 2300 	strex	r3, r2, [r1]
 80081ec:	61bb      	str	r3, [r7, #24]
   return(result);
 80081ee:	69bb      	ldr	r3, [r7, #24]
 80081f0:	2b00      	cmp	r3, #0
 80081f2:	d1e5      	bne.n	80081c0 <UART_Receive_IT+0xfe>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 80081f4:	687b      	ldr	r3, [r7, #4]
 80081f6:	681b      	ldr	r3, [r3, #0]
 80081f8:	681b      	ldr	r3, [r3, #0]
 80081fa:	f003 0310 	and.w	r3, r3, #16
 80081fe:	2b10      	cmp	r3, #16
 8008200:	d10a      	bne.n	8008218 <UART_Receive_IT+0x156>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 8008202:	2300      	movs	r3, #0
 8008204:	60fb      	str	r3, [r7, #12]
 8008206:	687b      	ldr	r3, [r7, #4]
 8008208:	681b      	ldr	r3, [r3, #0]
 800820a:	681b      	ldr	r3, [r3, #0]
 800820c:	60fb      	str	r3, [r7, #12]
 800820e:	687b      	ldr	r3, [r7, #4]
 8008210:	681b      	ldr	r3, [r3, #0]
 8008212:	685b      	ldr	r3, [r3, #4]
 8008214:	60fb      	str	r3, [r7, #12]
 8008216:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8008218:	687b      	ldr	r3, [r7, #4]
 800821a:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 800821c:	4619      	mov	r1, r3
 800821e:	6878      	ldr	r0, [r7, #4]
 8008220:	f7fa fa10 	bl	8002644 <HAL_UARTEx_RxEventCallback>
 8008224:	e002      	b.n	800822c <UART_Receive_IT+0x16a>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 8008226:	6878      	ldr	r0, [r7, #4]
 8008228:	f7ff fe58 	bl	8007edc <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 800822c:	2300      	movs	r3, #0
 800822e:	e002      	b.n	8008236 <UART_Receive_IT+0x174>
    }
    return HAL_OK;
 8008230:	2300      	movs	r3, #0
 8008232:	e000      	b.n	8008236 <UART_Receive_IT+0x174>
  }
  else
  {
    return HAL_BUSY;
 8008234:	2302      	movs	r3, #2
  }
}
 8008236:	4618      	mov	r0, r3
 8008238:	3730      	adds	r7, #48	@ 0x30
 800823a:	46bd      	mov	sp, r7
 800823c:	bd80      	pop	{r7, pc}
	...

08008240 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8008240:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8008244:	b0c0      	sub	sp, #256	@ 0x100
 8008246:	af00      	add	r7, sp, #0
 8008248:	f8c7 00f4 	str.w	r0, [r7, #244]	@ 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800824c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8008250:	681b      	ldr	r3, [r3, #0]
 8008252:	691b      	ldr	r3, [r3, #16]
 8008254:	f423 5040 	bic.w	r0, r3, #12288	@ 0x3000
 8008258:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800825c:	68d9      	ldr	r1, [r3, #12]
 800825e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8008262:	681a      	ldr	r2, [r3, #0]
 8008264:	ea40 0301 	orr.w	r3, r0, r1
 8008268:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 800826a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800826e:	689a      	ldr	r2, [r3, #8]
 8008270:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8008274:	691b      	ldr	r3, [r3, #16]
 8008276:	431a      	orrs	r2, r3
 8008278:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800827c:	695b      	ldr	r3, [r3, #20]
 800827e:	431a      	orrs	r2, r3
 8008280:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8008284:	69db      	ldr	r3, [r3, #28]
 8008286:	4313      	orrs	r3, r2
 8008288:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
  MODIFY_REG(huart->Instance->CR1,
 800828c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8008290:	681b      	ldr	r3, [r3, #0]
 8008292:	68db      	ldr	r3, [r3, #12]
 8008294:	f423 4116 	bic.w	r1, r3, #38400	@ 0x9600
 8008298:	f021 010c 	bic.w	r1, r1, #12
 800829c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80082a0:	681a      	ldr	r2, [r3, #0]
 80082a2:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 80082a6:	430b      	orrs	r3, r1
 80082a8:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 80082aa:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80082ae:	681b      	ldr	r3, [r3, #0]
 80082b0:	695b      	ldr	r3, [r3, #20]
 80082b2:	f423 7040 	bic.w	r0, r3, #768	@ 0x300
 80082b6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80082ba:	6999      	ldr	r1, [r3, #24]
 80082bc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80082c0:	681a      	ldr	r2, [r3, #0]
 80082c2:	ea40 0301 	orr.w	r3, r0, r1
 80082c6:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 80082c8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80082cc:	681a      	ldr	r2, [r3, #0]
 80082ce:	4b8f      	ldr	r3, [pc, #572]	@ (800850c <UART_SetConfig+0x2cc>)
 80082d0:	429a      	cmp	r2, r3
 80082d2:	d005      	beq.n	80082e0 <UART_SetConfig+0xa0>
 80082d4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80082d8:	681a      	ldr	r2, [r3, #0]
 80082da:	4b8d      	ldr	r3, [pc, #564]	@ (8008510 <UART_SetConfig+0x2d0>)
 80082dc:	429a      	cmp	r2, r3
 80082de:	d104      	bne.n	80082ea <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 80082e0:	f7fe fc56 	bl	8006b90 <HAL_RCC_GetPCLK2Freq>
 80082e4:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
 80082e8:	e003      	b.n	80082f2 <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 80082ea:	f7fe fc3d 	bl	8006b68 <HAL_RCC_GetPCLK1Freq>
 80082ee:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80082f2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80082f6:	69db      	ldr	r3, [r3, #28]
 80082f8:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80082fc:	f040 810c 	bne.w	8008518 <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8008300:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8008304:	2200      	movs	r2, #0
 8008306:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 800830a:	f8c7 20ec 	str.w	r2, [r7, #236]	@ 0xec
 800830e:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	@ 0xe8
 8008312:	4622      	mov	r2, r4
 8008314:	462b      	mov	r3, r5
 8008316:	1891      	adds	r1, r2, r2
 8008318:	65b9      	str	r1, [r7, #88]	@ 0x58
 800831a:	415b      	adcs	r3, r3
 800831c:	65fb      	str	r3, [r7, #92]	@ 0x5c
 800831e:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 8008322:	4621      	mov	r1, r4
 8008324:	eb12 0801 	adds.w	r8, r2, r1
 8008328:	4629      	mov	r1, r5
 800832a:	eb43 0901 	adc.w	r9, r3, r1
 800832e:	f04f 0200 	mov.w	r2, #0
 8008332:	f04f 0300 	mov.w	r3, #0
 8008336:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 800833a:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 800833e:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8008342:	4690      	mov	r8, r2
 8008344:	4699      	mov	r9, r3
 8008346:	4623      	mov	r3, r4
 8008348:	eb18 0303 	adds.w	r3, r8, r3
 800834c:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 8008350:	462b      	mov	r3, r5
 8008352:	eb49 0303 	adc.w	r3, r9, r3
 8008356:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 800835a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800835e:	685b      	ldr	r3, [r3, #4]
 8008360:	2200      	movs	r2, #0
 8008362:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 8008366:	f8c7 20dc 	str.w	r2, [r7, #220]	@ 0xdc
 800836a:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 800836e:	460b      	mov	r3, r1
 8008370:	18db      	adds	r3, r3, r3
 8008372:	653b      	str	r3, [r7, #80]	@ 0x50
 8008374:	4613      	mov	r3, r2
 8008376:	eb42 0303 	adc.w	r3, r2, r3
 800837a:	657b      	str	r3, [r7, #84]	@ 0x54
 800837c:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	@ 0x50
 8008380:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	@ 0xe0
 8008384:	f7f8 fc88 	bl	8000c98 <__aeabi_uldivmod>
 8008388:	4602      	mov	r2, r0
 800838a:	460b      	mov	r3, r1
 800838c:	4b61      	ldr	r3, [pc, #388]	@ (8008514 <UART_SetConfig+0x2d4>)
 800838e:	fba3 2302 	umull	r2, r3, r3, r2
 8008392:	095b      	lsrs	r3, r3, #5
 8008394:	011c      	lsls	r4, r3, #4
 8008396:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800839a:	2200      	movs	r2, #0
 800839c:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 80083a0:	f8c7 20d4 	str.w	r2, [r7, #212]	@ 0xd4
 80083a4:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	@ 0xd0
 80083a8:	4642      	mov	r2, r8
 80083aa:	464b      	mov	r3, r9
 80083ac:	1891      	adds	r1, r2, r2
 80083ae:	64b9      	str	r1, [r7, #72]	@ 0x48
 80083b0:	415b      	adcs	r3, r3
 80083b2:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80083b4:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 80083b8:	4641      	mov	r1, r8
 80083ba:	eb12 0a01 	adds.w	sl, r2, r1
 80083be:	4649      	mov	r1, r9
 80083c0:	eb43 0b01 	adc.w	fp, r3, r1
 80083c4:	f04f 0200 	mov.w	r2, #0
 80083c8:	f04f 0300 	mov.w	r3, #0
 80083cc:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 80083d0:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 80083d4:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 80083d8:	4692      	mov	sl, r2
 80083da:	469b      	mov	fp, r3
 80083dc:	4643      	mov	r3, r8
 80083de:	eb1a 0303 	adds.w	r3, sl, r3
 80083e2:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 80083e6:	464b      	mov	r3, r9
 80083e8:	eb4b 0303 	adc.w	r3, fp, r3
 80083ec:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 80083f0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80083f4:	685b      	ldr	r3, [r3, #4]
 80083f6:	2200      	movs	r2, #0
 80083f8:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 80083fc:	f8c7 20c4 	str.w	r2, [r7, #196]	@ 0xc4
 8008400:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 8008404:	460b      	mov	r3, r1
 8008406:	18db      	adds	r3, r3, r3
 8008408:	643b      	str	r3, [r7, #64]	@ 0x40
 800840a:	4613      	mov	r3, r2
 800840c:	eb42 0303 	adc.w	r3, r2, r3
 8008410:	647b      	str	r3, [r7, #68]	@ 0x44
 8008412:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 8008416:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	@ 0xc8
 800841a:	f7f8 fc3d 	bl	8000c98 <__aeabi_uldivmod>
 800841e:	4602      	mov	r2, r0
 8008420:	460b      	mov	r3, r1
 8008422:	4611      	mov	r1, r2
 8008424:	4b3b      	ldr	r3, [pc, #236]	@ (8008514 <UART_SetConfig+0x2d4>)
 8008426:	fba3 2301 	umull	r2, r3, r3, r1
 800842a:	095b      	lsrs	r3, r3, #5
 800842c:	2264      	movs	r2, #100	@ 0x64
 800842e:	fb02 f303 	mul.w	r3, r2, r3
 8008432:	1acb      	subs	r3, r1, r3
 8008434:	00db      	lsls	r3, r3, #3
 8008436:	f103 0232 	add.w	r2, r3, #50	@ 0x32
 800843a:	4b36      	ldr	r3, [pc, #216]	@ (8008514 <UART_SetConfig+0x2d4>)
 800843c:	fba3 2302 	umull	r2, r3, r3, r2
 8008440:	095b      	lsrs	r3, r3, #5
 8008442:	005b      	lsls	r3, r3, #1
 8008444:	f403 73f8 	and.w	r3, r3, #496	@ 0x1f0
 8008448:	441c      	add	r4, r3
 800844a:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800844e:	2200      	movs	r2, #0
 8008450:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8008454:	f8c7 20bc 	str.w	r2, [r7, #188]	@ 0xbc
 8008458:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	@ 0xb8
 800845c:	4642      	mov	r2, r8
 800845e:	464b      	mov	r3, r9
 8008460:	1891      	adds	r1, r2, r2
 8008462:	63b9      	str	r1, [r7, #56]	@ 0x38
 8008464:	415b      	adcs	r3, r3
 8008466:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8008468:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 800846c:	4641      	mov	r1, r8
 800846e:	1851      	adds	r1, r2, r1
 8008470:	6339      	str	r1, [r7, #48]	@ 0x30
 8008472:	4649      	mov	r1, r9
 8008474:	414b      	adcs	r3, r1
 8008476:	637b      	str	r3, [r7, #52]	@ 0x34
 8008478:	f04f 0200 	mov.w	r2, #0
 800847c:	f04f 0300 	mov.w	r3, #0
 8008480:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	@ 0x30
 8008484:	4659      	mov	r1, fp
 8008486:	00cb      	lsls	r3, r1, #3
 8008488:	4651      	mov	r1, sl
 800848a:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800848e:	4651      	mov	r1, sl
 8008490:	00ca      	lsls	r2, r1, #3
 8008492:	4610      	mov	r0, r2
 8008494:	4619      	mov	r1, r3
 8008496:	4603      	mov	r3, r0
 8008498:	4642      	mov	r2, r8
 800849a:	189b      	adds	r3, r3, r2
 800849c:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 80084a0:	464b      	mov	r3, r9
 80084a2:	460a      	mov	r2, r1
 80084a4:	eb42 0303 	adc.w	r3, r2, r3
 80084a8:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 80084ac:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80084b0:	685b      	ldr	r3, [r3, #4]
 80084b2:	2200      	movs	r2, #0
 80084b4:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 80084b8:	f8c7 20ac 	str.w	r2, [r7, #172]	@ 0xac
 80084bc:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 80084c0:	460b      	mov	r3, r1
 80084c2:	18db      	adds	r3, r3, r3
 80084c4:	62bb      	str	r3, [r7, #40]	@ 0x28
 80084c6:	4613      	mov	r3, r2
 80084c8:	eb42 0303 	adc.w	r3, r2, r3
 80084cc:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80084ce:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 80084d2:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	@ 0xb0
 80084d6:	f7f8 fbdf 	bl	8000c98 <__aeabi_uldivmod>
 80084da:	4602      	mov	r2, r0
 80084dc:	460b      	mov	r3, r1
 80084de:	4b0d      	ldr	r3, [pc, #52]	@ (8008514 <UART_SetConfig+0x2d4>)
 80084e0:	fba3 1302 	umull	r1, r3, r3, r2
 80084e4:	095b      	lsrs	r3, r3, #5
 80084e6:	2164      	movs	r1, #100	@ 0x64
 80084e8:	fb01 f303 	mul.w	r3, r1, r3
 80084ec:	1ad3      	subs	r3, r2, r3
 80084ee:	00db      	lsls	r3, r3, #3
 80084f0:	3332      	adds	r3, #50	@ 0x32
 80084f2:	4a08      	ldr	r2, [pc, #32]	@ (8008514 <UART_SetConfig+0x2d4>)
 80084f4:	fba2 2303 	umull	r2, r3, r2, r3
 80084f8:	095b      	lsrs	r3, r3, #5
 80084fa:	f003 0207 	and.w	r2, r3, #7
 80084fe:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8008502:	681b      	ldr	r3, [r3, #0]
 8008504:	4422      	add	r2, r4
 8008506:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 8008508:	e106      	b.n	8008718 <UART_SetConfig+0x4d8>
 800850a:	bf00      	nop
 800850c:	40011000 	.word	0x40011000
 8008510:	40011400 	.word	0x40011400
 8008514:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8008518:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800851c:	2200      	movs	r2, #0
 800851e:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 8008522:	f8c7 20a4 	str.w	r2, [r7, #164]	@ 0xa4
 8008526:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	@ 0xa0
 800852a:	4642      	mov	r2, r8
 800852c:	464b      	mov	r3, r9
 800852e:	1891      	adds	r1, r2, r2
 8008530:	6239      	str	r1, [r7, #32]
 8008532:	415b      	adcs	r3, r3
 8008534:	627b      	str	r3, [r7, #36]	@ 0x24
 8008536:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 800853a:	4641      	mov	r1, r8
 800853c:	1854      	adds	r4, r2, r1
 800853e:	4649      	mov	r1, r9
 8008540:	eb43 0501 	adc.w	r5, r3, r1
 8008544:	f04f 0200 	mov.w	r2, #0
 8008548:	f04f 0300 	mov.w	r3, #0
 800854c:	00eb      	lsls	r3, r5, #3
 800854e:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8008552:	00e2      	lsls	r2, r4, #3
 8008554:	4614      	mov	r4, r2
 8008556:	461d      	mov	r5, r3
 8008558:	4643      	mov	r3, r8
 800855a:	18e3      	adds	r3, r4, r3
 800855c:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8008560:	464b      	mov	r3, r9
 8008562:	eb45 0303 	adc.w	r3, r5, r3
 8008566:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 800856a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800856e:	685b      	ldr	r3, [r3, #4]
 8008570:	2200      	movs	r2, #0
 8008572:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8008576:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 800857a:	f04f 0200 	mov.w	r2, #0
 800857e:	f04f 0300 	mov.w	r3, #0
 8008582:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 8008586:	4629      	mov	r1, r5
 8008588:	008b      	lsls	r3, r1, #2
 800858a:	4621      	mov	r1, r4
 800858c:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8008590:	4621      	mov	r1, r4
 8008592:	008a      	lsls	r2, r1, #2
 8008594:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	@ 0x98
 8008598:	f7f8 fb7e 	bl	8000c98 <__aeabi_uldivmod>
 800859c:	4602      	mov	r2, r0
 800859e:	460b      	mov	r3, r1
 80085a0:	4b60      	ldr	r3, [pc, #384]	@ (8008724 <UART_SetConfig+0x4e4>)
 80085a2:	fba3 2302 	umull	r2, r3, r3, r2
 80085a6:	095b      	lsrs	r3, r3, #5
 80085a8:	011c      	lsls	r4, r3, #4
 80085aa:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80085ae:	2200      	movs	r2, #0
 80085b0:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 80085b4:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 80085b8:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	@ 0x88
 80085bc:	4642      	mov	r2, r8
 80085be:	464b      	mov	r3, r9
 80085c0:	1891      	adds	r1, r2, r2
 80085c2:	61b9      	str	r1, [r7, #24]
 80085c4:	415b      	adcs	r3, r3
 80085c6:	61fb      	str	r3, [r7, #28]
 80085c8:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 80085cc:	4641      	mov	r1, r8
 80085ce:	1851      	adds	r1, r2, r1
 80085d0:	6139      	str	r1, [r7, #16]
 80085d2:	4649      	mov	r1, r9
 80085d4:	414b      	adcs	r3, r1
 80085d6:	617b      	str	r3, [r7, #20]
 80085d8:	f04f 0200 	mov.w	r2, #0
 80085dc:	f04f 0300 	mov.w	r3, #0
 80085e0:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 80085e4:	4659      	mov	r1, fp
 80085e6:	00cb      	lsls	r3, r1, #3
 80085e8:	4651      	mov	r1, sl
 80085ea:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80085ee:	4651      	mov	r1, sl
 80085f0:	00ca      	lsls	r2, r1, #3
 80085f2:	4610      	mov	r0, r2
 80085f4:	4619      	mov	r1, r3
 80085f6:	4603      	mov	r3, r0
 80085f8:	4642      	mov	r2, r8
 80085fa:	189b      	adds	r3, r3, r2
 80085fc:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8008600:	464b      	mov	r3, r9
 8008602:	460a      	mov	r2, r1
 8008604:	eb42 0303 	adc.w	r3, r2, r3
 8008608:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 800860c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8008610:	685b      	ldr	r3, [r3, #4]
 8008612:	2200      	movs	r2, #0
 8008614:	67bb      	str	r3, [r7, #120]	@ 0x78
 8008616:	67fa      	str	r2, [r7, #124]	@ 0x7c
 8008618:	f04f 0200 	mov.w	r2, #0
 800861c:	f04f 0300 	mov.w	r3, #0
 8008620:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	@ 0x78
 8008624:	4649      	mov	r1, r9
 8008626:	008b      	lsls	r3, r1, #2
 8008628:	4641      	mov	r1, r8
 800862a:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800862e:	4641      	mov	r1, r8
 8008630:	008a      	lsls	r2, r1, #2
 8008632:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	@ 0x80
 8008636:	f7f8 fb2f 	bl	8000c98 <__aeabi_uldivmod>
 800863a:	4602      	mov	r2, r0
 800863c:	460b      	mov	r3, r1
 800863e:	4611      	mov	r1, r2
 8008640:	4b38      	ldr	r3, [pc, #224]	@ (8008724 <UART_SetConfig+0x4e4>)
 8008642:	fba3 2301 	umull	r2, r3, r3, r1
 8008646:	095b      	lsrs	r3, r3, #5
 8008648:	2264      	movs	r2, #100	@ 0x64
 800864a:	fb02 f303 	mul.w	r3, r2, r3
 800864e:	1acb      	subs	r3, r1, r3
 8008650:	011b      	lsls	r3, r3, #4
 8008652:	3332      	adds	r3, #50	@ 0x32
 8008654:	4a33      	ldr	r2, [pc, #204]	@ (8008724 <UART_SetConfig+0x4e4>)
 8008656:	fba2 2303 	umull	r2, r3, r2, r3
 800865a:	095b      	lsrs	r3, r3, #5
 800865c:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8008660:	441c      	add	r4, r3
 8008662:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8008666:	2200      	movs	r2, #0
 8008668:	673b      	str	r3, [r7, #112]	@ 0x70
 800866a:	677a      	str	r2, [r7, #116]	@ 0x74
 800866c:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	@ 0x70
 8008670:	4642      	mov	r2, r8
 8008672:	464b      	mov	r3, r9
 8008674:	1891      	adds	r1, r2, r2
 8008676:	60b9      	str	r1, [r7, #8]
 8008678:	415b      	adcs	r3, r3
 800867a:	60fb      	str	r3, [r7, #12]
 800867c:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8008680:	4641      	mov	r1, r8
 8008682:	1851      	adds	r1, r2, r1
 8008684:	6039      	str	r1, [r7, #0]
 8008686:	4649      	mov	r1, r9
 8008688:	414b      	adcs	r3, r1
 800868a:	607b      	str	r3, [r7, #4]
 800868c:	f04f 0200 	mov.w	r2, #0
 8008690:	f04f 0300 	mov.w	r3, #0
 8008694:	e9d7 ab00 	ldrd	sl, fp, [r7]
 8008698:	4659      	mov	r1, fp
 800869a:	00cb      	lsls	r3, r1, #3
 800869c:	4651      	mov	r1, sl
 800869e:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80086a2:	4651      	mov	r1, sl
 80086a4:	00ca      	lsls	r2, r1, #3
 80086a6:	4610      	mov	r0, r2
 80086a8:	4619      	mov	r1, r3
 80086aa:	4603      	mov	r3, r0
 80086ac:	4642      	mov	r2, r8
 80086ae:	189b      	adds	r3, r3, r2
 80086b0:	66bb      	str	r3, [r7, #104]	@ 0x68
 80086b2:	464b      	mov	r3, r9
 80086b4:	460a      	mov	r2, r1
 80086b6:	eb42 0303 	adc.w	r3, r2, r3
 80086ba:	66fb      	str	r3, [r7, #108]	@ 0x6c
 80086bc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80086c0:	685b      	ldr	r3, [r3, #4]
 80086c2:	2200      	movs	r2, #0
 80086c4:	663b      	str	r3, [r7, #96]	@ 0x60
 80086c6:	667a      	str	r2, [r7, #100]	@ 0x64
 80086c8:	f04f 0200 	mov.w	r2, #0
 80086cc:	f04f 0300 	mov.w	r3, #0
 80086d0:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	@ 0x60
 80086d4:	4649      	mov	r1, r9
 80086d6:	008b      	lsls	r3, r1, #2
 80086d8:	4641      	mov	r1, r8
 80086da:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 80086de:	4641      	mov	r1, r8
 80086e0:	008a      	lsls	r2, r1, #2
 80086e2:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	@ 0x68
 80086e6:	f7f8 fad7 	bl	8000c98 <__aeabi_uldivmod>
 80086ea:	4602      	mov	r2, r0
 80086ec:	460b      	mov	r3, r1
 80086ee:	4b0d      	ldr	r3, [pc, #52]	@ (8008724 <UART_SetConfig+0x4e4>)
 80086f0:	fba3 1302 	umull	r1, r3, r3, r2
 80086f4:	095b      	lsrs	r3, r3, #5
 80086f6:	2164      	movs	r1, #100	@ 0x64
 80086f8:	fb01 f303 	mul.w	r3, r1, r3
 80086fc:	1ad3      	subs	r3, r2, r3
 80086fe:	011b      	lsls	r3, r3, #4
 8008700:	3332      	adds	r3, #50	@ 0x32
 8008702:	4a08      	ldr	r2, [pc, #32]	@ (8008724 <UART_SetConfig+0x4e4>)
 8008704:	fba2 2303 	umull	r2, r3, r2, r3
 8008708:	095b      	lsrs	r3, r3, #5
 800870a:	f003 020f 	and.w	r2, r3, #15
 800870e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8008712:	681b      	ldr	r3, [r3, #0]
 8008714:	4422      	add	r2, r4
 8008716:	609a      	str	r2, [r3, #8]
}
 8008718:	bf00      	nop
 800871a:	f507 7780 	add.w	r7, r7, #256	@ 0x100
 800871e:	46bd      	mov	sp, r7
 8008720:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8008724:	51eb851f 	.word	0x51eb851f

08008728 <__cvt>:
 8008728:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800872c:	ec57 6b10 	vmov	r6, r7, d0
 8008730:	2f00      	cmp	r7, #0
 8008732:	460c      	mov	r4, r1
 8008734:	4619      	mov	r1, r3
 8008736:	463b      	mov	r3, r7
 8008738:	bfbb      	ittet	lt
 800873a:	f107 4300 	addlt.w	r3, r7, #2147483648	@ 0x80000000
 800873e:	461f      	movlt	r7, r3
 8008740:	2300      	movge	r3, #0
 8008742:	232d      	movlt	r3, #45	@ 0x2d
 8008744:	700b      	strb	r3, [r1, #0]
 8008746:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8008748:	f8dd a030 	ldr.w	sl, [sp, #48]	@ 0x30
 800874c:	4691      	mov	r9, r2
 800874e:	f023 0820 	bic.w	r8, r3, #32
 8008752:	bfbc      	itt	lt
 8008754:	4632      	movlt	r2, r6
 8008756:	4616      	movlt	r6, r2
 8008758:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 800875c:	d005      	beq.n	800876a <__cvt+0x42>
 800875e:	f1b8 0f45 	cmp.w	r8, #69	@ 0x45
 8008762:	d100      	bne.n	8008766 <__cvt+0x3e>
 8008764:	3401      	adds	r4, #1
 8008766:	2102      	movs	r1, #2
 8008768:	e000      	b.n	800876c <__cvt+0x44>
 800876a:	2103      	movs	r1, #3
 800876c:	ab03      	add	r3, sp, #12
 800876e:	9301      	str	r3, [sp, #4]
 8008770:	ab02      	add	r3, sp, #8
 8008772:	9300      	str	r3, [sp, #0]
 8008774:	ec47 6b10 	vmov	d0, r6, r7
 8008778:	4653      	mov	r3, sl
 800877a:	4622      	mov	r2, r4
 800877c:	f001 f8b4 	bl	80098e8 <_dtoa_r>
 8008780:	f1b8 0f47 	cmp.w	r8, #71	@ 0x47
 8008784:	4605      	mov	r5, r0
 8008786:	d119      	bne.n	80087bc <__cvt+0x94>
 8008788:	f019 0f01 	tst.w	r9, #1
 800878c:	d00e      	beq.n	80087ac <__cvt+0x84>
 800878e:	eb00 0904 	add.w	r9, r0, r4
 8008792:	2200      	movs	r2, #0
 8008794:	2300      	movs	r3, #0
 8008796:	4630      	mov	r0, r6
 8008798:	4639      	mov	r1, r7
 800879a:	f7f8 f99d 	bl	8000ad8 <__aeabi_dcmpeq>
 800879e:	b108      	cbz	r0, 80087a4 <__cvt+0x7c>
 80087a0:	f8cd 900c 	str.w	r9, [sp, #12]
 80087a4:	2230      	movs	r2, #48	@ 0x30
 80087a6:	9b03      	ldr	r3, [sp, #12]
 80087a8:	454b      	cmp	r3, r9
 80087aa:	d31e      	bcc.n	80087ea <__cvt+0xc2>
 80087ac:	9b03      	ldr	r3, [sp, #12]
 80087ae:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 80087b0:	1b5b      	subs	r3, r3, r5
 80087b2:	4628      	mov	r0, r5
 80087b4:	6013      	str	r3, [r2, #0]
 80087b6:	b004      	add	sp, #16
 80087b8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80087bc:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 80087c0:	eb00 0904 	add.w	r9, r0, r4
 80087c4:	d1e5      	bne.n	8008792 <__cvt+0x6a>
 80087c6:	7803      	ldrb	r3, [r0, #0]
 80087c8:	2b30      	cmp	r3, #48	@ 0x30
 80087ca:	d10a      	bne.n	80087e2 <__cvt+0xba>
 80087cc:	2200      	movs	r2, #0
 80087ce:	2300      	movs	r3, #0
 80087d0:	4630      	mov	r0, r6
 80087d2:	4639      	mov	r1, r7
 80087d4:	f7f8 f980 	bl	8000ad8 <__aeabi_dcmpeq>
 80087d8:	b918      	cbnz	r0, 80087e2 <__cvt+0xba>
 80087da:	f1c4 0401 	rsb	r4, r4, #1
 80087de:	f8ca 4000 	str.w	r4, [sl]
 80087e2:	f8da 3000 	ldr.w	r3, [sl]
 80087e6:	4499      	add	r9, r3
 80087e8:	e7d3      	b.n	8008792 <__cvt+0x6a>
 80087ea:	1c59      	adds	r1, r3, #1
 80087ec:	9103      	str	r1, [sp, #12]
 80087ee:	701a      	strb	r2, [r3, #0]
 80087f0:	e7d9      	b.n	80087a6 <__cvt+0x7e>

080087f2 <__exponent>:
 80087f2:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80087f4:	2900      	cmp	r1, #0
 80087f6:	bfba      	itte	lt
 80087f8:	4249      	neglt	r1, r1
 80087fa:	232d      	movlt	r3, #45	@ 0x2d
 80087fc:	232b      	movge	r3, #43	@ 0x2b
 80087fe:	2909      	cmp	r1, #9
 8008800:	7002      	strb	r2, [r0, #0]
 8008802:	7043      	strb	r3, [r0, #1]
 8008804:	dd29      	ble.n	800885a <__exponent+0x68>
 8008806:	f10d 0307 	add.w	r3, sp, #7
 800880a:	461d      	mov	r5, r3
 800880c:	270a      	movs	r7, #10
 800880e:	461a      	mov	r2, r3
 8008810:	fbb1 f6f7 	udiv	r6, r1, r7
 8008814:	fb07 1416 	mls	r4, r7, r6, r1
 8008818:	3430      	adds	r4, #48	@ 0x30
 800881a:	f802 4c01 	strb.w	r4, [r2, #-1]
 800881e:	460c      	mov	r4, r1
 8008820:	2c63      	cmp	r4, #99	@ 0x63
 8008822:	f103 33ff 	add.w	r3, r3, #4294967295
 8008826:	4631      	mov	r1, r6
 8008828:	dcf1      	bgt.n	800880e <__exponent+0x1c>
 800882a:	3130      	adds	r1, #48	@ 0x30
 800882c:	1e94      	subs	r4, r2, #2
 800882e:	f803 1c01 	strb.w	r1, [r3, #-1]
 8008832:	1c41      	adds	r1, r0, #1
 8008834:	4623      	mov	r3, r4
 8008836:	42ab      	cmp	r3, r5
 8008838:	d30a      	bcc.n	8008850 <__exponent+0x5e>
 800883a:	f10d 0309 	add.w	r3, sp, #9
 800883e:	1a9b      	subs	r3, r3, r2
 8008840:	42ac      	cmp	r4, r5
 8008842:	bf88      	it	hi
 8008844:	2300      	movhi	r3, #0
 8008846:	3302      	adds	r3, #2
 8008848:	4403      	add	r3, r0
 800884a:	1a18      	subs	r0, r3, r0
 800884c:	b003      	add	sp, #12
 800884e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8008850:	f813 6b01 	ldrb.w	r6, [r3], #1
 8008854:	f801 6f01 	strb.w	r6, [r1, #1]!
 8008858:	e7ed      	b.n	8008836 <__exponent+0x44>
 800885a:	2330      	movs	r3, #48	@ 0x30
 800885c:	3130      	adds	r1, #48	@ 0x30
 800885e:	7083      	strb	r3, [r0, #2]
 8008860:	70c1      	strb	r1, [r0, #3]
 8008862:	1d03      	adds	r3, r0, #4
 8008864:	e7f1      	b.n	800884a <__exponent+0x58>
	...

08008868 <_printf_float>:
 8008868:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800886c:	b08d      	sub	sp, #52	@ 0x34
 800886e:	460c      	mov	r4, r1
 8008870:	f8dd 8058 	ldr.w	r8, [sp, #88]	@ 0x58
 8008874:	4616      	mov	r6, r2
 8008876:	461f      	mov	r7, r3
 8008878:	4605      	mov	r5, r0
 800887a:	f000 ff1f 	bl	80096bc <_localeconv_r>
 800887e:	6803      	ldr	r3, [r0, #0]
 8008880:	9304      	str	r3, [sp, #16]
 8008882:	4618      	mov	r0, r3
 8008884:	f7f7 fcfc 	bl	8000280 <strlen>
 8008888:	2300      	movs	r3, #0
 800888a:	930a      	str	r3, [sp, #40]	@ 0x28
 800888c:	f8d8 3000 	ldr.w	r3, [r8]
 8008890:	9005      	str	r0, [sp, #20]
 8008892:	3307      	adds	r3, #7
 8008894:	f023 0307 	bic.w	r3, r3, #7
 8008898:	f103 0208 	add.w	r2, r3, #8
 800889c:	f894 a018 	ldrb.w	sl, [r4, #24]
 80088a0:	f8d4 b000 	ldr.w	fp, [r4]
 80088a4:	f8c8 2000 	str.w	r2, [r8]
 80088a8:	e9d3 8900 	ldrd	r8, r9, [r3]
 80088ac:	f029 4300 	bic.w	r3, r9, #2147483648	@ 0x80000000
 80088b0:	9307      	str	r3, [sp, #28]
 80088b2:	f8cd 8018 	str.w	r8, [sp, #24]
 80088b6:	e9c4 8912 	strd	r8, r9, [r4, #72]	@ 0x48
 80088ba:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 80088be:	4b9c      	ldr	r3, [pc, #624]	@ (8008b30 <_printf_float+0x2c8>)
 80088c0:	f04f 32ff 	mov.w	r2, #4294967295
 80088c4:	f7f8 f93a 	bl	8000b3c <__aeabi_dcmpun>
 80088c8:	bb70      	cbnz	r0, 8008928 <_printf_float+0xc0>
 80088ca:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 80088ce:	4b98      	ldr	r3, [pc, #608]	@ (8008b30 <_printf_float+0x2c8>)
 80088d0:	f04f 32ff 	mov.w	r2, #4294967295
 80088d4:	f7f8 f914 	bl	8000b00 <__aeabi_dcmple>
 80088d8:	bb30      	cbnz	r0, 8008928 <_printf_float+0xc0>
 80088da:	2200      	movs	r2, #0
 80088dc:	2300      	movs	r3, #0
 80088de:	4640      	mov	r0, r8
 80088e0:	4649      	mov	r1, r9
 80088e2:	f7f8 f903 	bl	8000aec <__aeabi_dcmplt>
 80088e6:	b110      	cbz	r0, 80088ee <_printf_float+0x86>
 80088e8:	232d      	movs	r3, #45	@ 0x2d
 80088ea:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80088ee:	4a91      	ldr	r2, [pc, #580]	@ (8008b34 <_printf_float+0x2cc>)
 80088f0:	4b91      	ldr	r3, [pc, #580]	@ (8008b38 <_printf_float+0x2d0>)
 80088f2:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 80088f6:	bf8c      	ite	hi
 80088f8:	4690      	movhi	r8, r2
 80088fa:	4698      	movls	r8, r3
 80088fc:	2303      	movs	r3, #3
 80088fe:	6123      	str	r3, [r4, #16]
 8008900:	f02b 0304 	bic.w	r3, fp, #4
 8008904:	6023      	str	r3, [r4, #0]
 8008906:	f04f 0900 	mov.w	r9, #0
 800890a:	9700      	str	r7, [sp, #0]
 800890c:	4633      	mov	r3, r6
 800890e:	aa0b      	add	r2, sp, #44	@ 0x2c
 8008910:	4621      	mov	r1, r4
 8008912:	4628      	mov	r0, r5
 8008914:	f000 f9d2 	bl	8008cbc <_printf_common>
 8008918:	3001      	adds	r0, #1
 800891a:	f040 808d 	bne.w	8008a38 <_printf_float+0x1d0>
 800891e:	f04f 30ff 	mov.w	r0, #4294967295
 8008922:	b00d      	add	sp, #52	@ 0x34
 8008924:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008928:	4642      	mov	r2, r8
 800892a:	464b      	mov	r3, r9
 800892c:	4640      	mov	r0, r8
 800892e:	4649      	mov	r1, r9
 8008930:	f7f8 f904 	bl	8000b3c <__aeabi_dcmpun>
 8008934:	b140      	cbz	r0, 8008948 <_printf_float+0xe0>
 8008936:	464b      	mov	r3, r9
 8008938:	2b00      	cmp	r3, #0
 800893a:	bfbc      	itt	lt
 800893c:	232d      	movlt	r3, #45	@ 0x2d
 800893e:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 8008942:	4a7e      	ldr	r2, [pc, #504]	@ (8008b3c <_printf_float+0x2d4>)
 8008944:	4b7e      	ldr	r3, [pc, #504]	@ (8008b40 <_printf_float+0x2d8>)
 8008946:	e7d4      	b.n	80088f2 <_printf_float+0x8a>
 8008948:	6863      	ldr	r3, [r4, #4]
 800894a:	f00a 02df 	and.w	r2, sl, #223	@ 0xdf
 800894e:	9206      	str	r2, [sp, #24]
 8008950:	1c5a      	adds	r2, r3, #1
 8008952:	d13b      	bne.n	80089cc <_printf_float+0x164>
 8008954:	2306      	movs	r3, #6
 8008956:	6063      	str	r3, [r4, #4]
 8008958:	f44b 6280 	orr.w	r2, fp, #1024	@ 0x400
 800895c:	2300      	movs	r3, #0
 800895e:	6022      	str	r2, [r4, #0]
 8008960:	9303      	str	r3, [sp, #12]
 8008962:	ab0a      	add	r3, sp, #40	@ 0x28
 8008964:	e9cd a301 	strd	sl, r3, [sp, #4]
 8008968:	ab09      	add	r3, sp, #36	@ 0x24
 800896a:	9300      	str	r3, [sp, #0]
 800896c:	6861      	ldr	r1, [r4, #4]
 800896e:	ec49 8b10 	vmov	d0, r8, r9
 8008972:	f10d 0323 	add.w	r3, sp, #35	@ 0x23
 8008976:	4628      	mov	r0, r5
 8008978:	f7ff fed6 	bl	8008728 <__cvt>
 800897c:	9b06      	ldr	r3, [sp, #24]
 800897e:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8008980:	2b47      	cmp	r3, #71	@ 0x47
 8008982:	4680      	mov	r8, r0
 8008984:	d129      	bne.n	80089da <_printf_float+0x172>
 8008986:	1cc8      	adds	r0, r1, #3
 8008988:	db02      	blt.n	8008990 <_printf_float+0x128>
 800898a:	6863      	ldr	r3, [r4, #4]
 800898c:	4299      	cmp	r1, r3
 800898e:	dd41      	ble.n	8008a14 <_printf_float+0x1ac>
 8008990:	f1aa 0a02 	sub.w	sl, sl, #2
 8008994:	fa5f fa8a 	uxtb.w	sl, sl
 8008998:	3901      	subs	r1, #1
 800899a:	4652      	mov	r2, sl
 800899c:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 80089a0:	9109      	str	r1, [sp, #36]	@ 0x24
 80089a2:	f7ff ff26 	bl	80087f2 <__exponent>
 80089a6:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 80089a8:	1813      	adds	r3, r2, r0
 80089aa:	2a01      	cmp	r2, #1
 80089ac:	4681      	mov	r9, r0
 80089ae:	6123      	str	r3, [r4, #16]
 80089b0:	dc02      	bgt.n	80089b8 <_printf_float+0x150>
 80089b2:	6822      	ldr	r2, [r4, #0]
 80089b4:	07d2      	lsls	r2, r2, #31
 80089b6:	d501      	bpl.n	80089bc <_printf_float+0x154>
 80089b8:	3301      	adds	r3, #1
 80089ba:	6123      	str	r3, [r4, #16]
 80089bc:	f89d 3023 	ldrb.w	r3, [sp, #35]	@ 0x23
 80089c0:	2b00      	cmp	r3, #0
 80089c2:	d0a2      	beq.n	800890a <_printf_float+0xa2>
 80089c4:	232d      	movs	r3, #45	@ 0x2d
 80089c6:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80089ca:	e79e      	b.n	800890a <_printf_float+0xa2>
 80089cc:	9a06      	ldr	r2, [sp, #24]
 80089ce:	2a47      	cmp	r2, #71	@ 0x47
 80089d0:	d1c2      	bne.n	8008958 <_printf_float+0xf0>
 80089d2:	2b00      	cmp	r3, #0
 80089d4:	d1c0      	bne.n	8008958 <_printf_float+0xf0>
 80089d6:	2301      	movs	r3, #1
 80089d8:	e7bd      	b.n	8008956 <_printf_float+0xee>
 80089da:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 80089de:	d9db      	bls.n	8008998 <_printf_float+0x130>
 80089e0:	f1ba 0f66 	cmp.w	sl, #102	@ 0x66
 80089e4:	d118      	bne.n	8008a18 <_printf_float+0x1b0>
 80089e6:	2900      	cmp	r1, #0
 80089e8:	6863      	ldr	r3, [r4, #4]
 80089ea:	dd0b      	ble.n	8008a04 <_printf_float+0x19c>
 80089ec:	6121      	str	r1, [r4, #16]
 80089ee:	b913      	cbnz	r3, 80089f6 <_printf_float+0x18e>
 80089f0:	6822      	ldr	r2, [r4, #0]
 80089f2:	07d0      	lsls	r0, r2, #31
 80089f4:	d502      	bpl.n	80089fc <_printf_float+0x194>
 80089f6:	3301      	adds	r3, #1
 80089f8:	440b      	add	r3, r1
 80089fa:	6123      	str	r3, [r4, #16]
 80089fc:	65a1      	str	r1, [r4, #88]	@ 0x58
 80089fe:	f04f 0900 	mov.w	r9, #0
 8008a02:	e7db      	b.n	80089bc <_printf_float+0x154>
 8008a04:	b913      	cbnz	r3, 8008a0c <_printf_float+0x1a4>
 8008a06:	6822      	ldr	r2, [r4, #0]
 8008a08:	07d2      	lsls	r2, r2, #31
 8008a0a:	d501      	bpl.n	8008a10 <_printf_float+0x1a8>
 8008a0c:	3302      	adds	r3, #2
 8008a0e:	e7f4      	b.n	80089fa <_printf_float+0x192>
 8008a10:	2301      	movs	r3, #1
 8008a12:	e7f2      	b.n	80089fa <_printf_float+0x192>
 8008a14:	f04f 0a67 	mov.w	sl, #103	@ 0x67
 8008a18:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8008a1a:	4299      	cmp	r1, r3
 8008a1c:	db05      	blt.n	8008a2a <_printf_float+0x1c2>
 8008a1e:	6823      	ldr	r3, [r4, #0]
 8008a20:	6121      	str	r1, [r4, #16]
 8008a22:	07d8      	lsls	r0, r3, #31
 8008a24:	d5ea      	bpl.n	80089fc <_printf_float+0x194>
 8008a26:	1c4b      	adds	r3, r1, #1
 8008a28:	e7e7      	b.n	80089fa <_printf_float+0x192>
 8008a2a:	2900      	cmp	r1, #0
 8008a2c:	bfd4      	ite	le
 8008a2e:	f1c1 0202 	rsble	r2, r1, #2
 8008a32:	2201      	movgt	r2, #1
 8008a34:	4413      	add	r3, r2
 8008a36:	e7e0      	b.n	80089fa <_printf_float+0x192>
 8008a38:	6823      	ldr	r3, [r4, #0]
 8008a3a:	055a      	lsls	r2, r3, #21
 8008a3c:	d407      	bmi.n	8008a4e <_printf_float+0x1e6>
 8008a3e:	6923      	ldr	r3, [r4, #16]
 8008a40:	4642      	mov	r2, r8
 8008a42:	4631      	mov	r1, r6
 8008a44:	4628      	mov	r0, r5
 8008a46:	47b8      	blx	r7
 8008a48:	3001      	adds	r0, #1
 8008a4a:	d12b      	bne.n	8008aa4 <_printf_float+0x23c>
 8008a4c:	e767      	b.n	800891e <_printf_float+0xb6>
 8008a4e:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 8008a52:	f240 80dd 	bls.w	8008c10 <_printf_float+0x3a8>
 8008a56:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 8008a5a:	2200      	movs	r2, #0
 8008a5c:	2300      	movs	r3, #0
 8008a5e:	f7f8 f83b 	bl	8000ad8 <__aeabi_dcmpeq>
 8008a62:	2800      	cmp	r0, #0
 8008a64:	d033      	beq.n	8008ace <_printf_float+0x266>
 8008a66:	4a37      	ldr	r2, [pc, #220]	@ (8008b44 <_printf_float+0x2dc>)
 8008a68:	2301      	movs	r3, #1
 8008a6a:	4631      	mov	r1, r6
 8008a6c:	4628      	mov	r0, r5
 8008a6e:	47b8      	blx	r7
 8008a70:	3001      	adds	r0, #1
 8008a72:	f43f af54 	beq.w	800891e <_printf_float+0xb6>
 8008a76:	e9dd 3809 	ldrd	r3, r8, [sp, #36]	@ 0x24
 8008a7a:	4543      	cmp	r3, r8
 8008a7c:	db02      	blt.n	8008a84 <_printf_float+0x21c>
 8008a7e:	6823      	ldr	r3, [r4, #0]
 8008a80:	07d8      	lsls	r0, r3, #31
 8008a82:	d50f      	bpl.n	8008aa4 <_printf_float+0x23c>
 8008a84:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8008a88:	4631      	mov	r1, r6
 8008a8a:	4628      	mov	r0, r5
 8008a8c:	47b8      	blx	r7
 8008a8e:	3001      	adds	r0, #1
 8008a90:	f43f af45 	beq.w	800891e <_printf_float+0xb6>
 8008a94:	f04f 0900 	mov.w	r9, #0
 8008a98:	f108 38ff 	add.w	r8, r8, #4294967295
 8008a9c:	f104 0a1a 	add.w	sl, r4, #26
 8008aa0:	45c8      	cmp	r8, r9
 8008aa2:	dc09      	bgt.n	8008ab8 <_printf_float+0x250>
 8008aa4:	6823      	ldr	r3, [r4, #0]
 8008aa6:	079b      	lsls	r3, r3, #30
 8008aa8:	f100 8103 	bmi.w	8008cb2 <_printf_float+0x44a>
 8008aac:	68e0      	ldr	r0, [r4, #12]
 8008aae:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8008ab0:	4298      	cmp	r0, r3
 8008ab2:	bfb8      	it	lt
 8008ab4:	4618      	movlt	r0, r3
 8008ab6:	e734      	b.n	8008922 <_printf_float+0xba>
 8008ab8:	2301      	movs	r3, #1
 8008aba:	4652      	mov	r2, sl
 8008abc:	4631      	mov	r1, r6
 8008abe:	4628      	mov	r0, r5
 8008ac0:	47b8      	blx	r7
 8008ac2:	3001      	adds	r0, #1
 8008ac4:	f43f af2b 	beq.w	800891e <_printf_float+0xb6>
 8008ac8:	f109 0901 	add.w	r9, r9, #1
 8008acc:	e7e8      	b.n	8008aa0 <_printf_float+0x238>
 8008ace:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008ad0:	2b00      	cmp	r3, #0
 8008ad2:	dc39      	bgt.n	8008b48 <_printf_float+0x2e0>
 8008ad4:	4a1b      	ldr	r2, [pc, #108]	@ (8008b44 <_printf_float+0x2dc>)
 8008ad6:	2301      	movs	r3, #1
 8008ad8:	4631      	mov	r1, r6
 8008ada:	4628      	mov	r0, r5
 8008adc:	47b8      	blx	r7
 8008ade:	3001      	adds	r0, #1
 8008ae0:	f43f af1d 	beq.w	800891e <_printf_float+0xb6>
 8008ae4:	e9dd 3909 	ldrd	r3, r9, [sp, #36]	@ 0x24
 8008ae8:	ea59 0303 	orrs.w	r3, r9, r3
 8008aec:	d102      	bne.n	8008af4 <_printf_float+0x28c>
 8008aee:	6823      	ldr	r3, [r4, #0]
 8008af0:	07d9      	lsls	r1, r3, #31
 8008af2:	d5d7      	bpl.n	8008aa4 <_printf_float+0x23c>
 8008af4:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8008af8:	4631      	mov	r1, r6
 8008afa:	4628      	mov	r0, r5
 8008afc:	47b8      	blx	r7
 8008afe:	3001      	adds	r0, #1
 8008b00:	f43f af0d 	beq.w	800891e <_printf_float+0xb6>
 8008b04:	f04f 0a00 	mov.w	sl, #0
 8008b08:	f104 0b1a 	add.w	fp, r4, #26
 8008b0c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008b0e:	425b      	negs	r3, r3
 8008b10:	4553      	cmp	r3, sl
 8008b12:	dc01      	bgt.n	8008b18 <_printf_float+0x2b0>
 8008b14:	464b      	mov	r3, r9
 8008b16:	e793      	b.n	8008a40 <_printf_float+0x1d8>
 8008b18:	2301      	movs	r3, #1
 8008b1a:	465a      	mov	r2, fp
 8008b1c:	4631      	mov	r1, r6
 8008b1e:	4628      	mov	r0, r5
 8008b20:	47b8      	blx	r7
 8008b22:	3001      	adds	r0, #1
 8008b24:	f43f aefb 	beq.w	800891e <_printf_float+0xb6>
 8008b28:	f10a 0a01 	add.w	sl, sl, #1
 8008b2c:	e7ee      	b.n	8008b0c <_printf_float+0x2a4>
 8008b2e:	bf00      	nop
 8008b30:	7fefffff 	.word	0x7fefffff
 8008b34:	0800d8f4 	.word	0x0800d8f4
 8008b38:	0800d8f0 	.word	0x0800d8f0
 8008b3c:	0800d8fc 	.word	0x0800d8fc
 8008b40:	0800d8f8 	.word	0x0800d8f8
 8008b44:	0800d900 	.word	0x0800d900
 8008b48:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8008b4a:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 8008b4e:	4553      	cmp	r3, sl
 8008b50:	bfa8      	it	ge
 8008b52:	4653      	movge	r3, sl
 8008b54:	2b00      	cmp	r3, #0
 8008b56:	4699      	mov	r9, r3
 8008b58:	dc36      	bgt.n	8008bc8 <_printf_float+0x360>
 8008b5a:	f04f 0b00 	mov.w	fp, #0
 8008b5e:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8008b62:	f104 021a 	add.w	r2, r4, #26
 8008b66:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8008b68:	9306      	str	r3, [sp, #24]
 8008b6a:	eba3 0309 	sub.w	r3, r3, r9
 8008b6e:	455b      	cmp	r3, fp
 8008b70:	dc31      	bgt.n	8008bd6 <_printf_float+0x36e>
 8008b72:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008b74:	459a      	cmp	sl, r3
 8008b76:	dc3a      	bgt.n	8008bee <_printf_float+0x386>
 8008b78:	6823      	ldr	r3, [r4, #0]
 8008b7a:	07da      	lsls	r2, r3, #31
 8008b7c:	d437      	bmi.n	8008bee <_printf_float+0x386>
 8008b7e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008b80:	ebaa 0903 	sub.w	r9, sl, r3
 8008b84:	9b06      	ldr	r3, [sp, #24]
 8008b86:	ebaa 0303 	sub.w	r3, sl, r3
 8008b8a:	4599      	cmp	r9, r3
 8008b8c:	bfa8      	it	ge
 8008b8e:	4699      	movge	r9, r3
 8008b90:	f1b9 0f00 	cmp.w	r9, #0
 8008b94:	dc33      	bgt.n	8008bfe <_printf_float+0x396>
 8008b96:	f04f 0800 	mov.w	r8, #0
 8008b9a:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8008b9e:	f104 0b1a 	add.w	fp, r4, #26
 8008ba2:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008ba4:	ebaa 0303 	sub.w	r3, sl, r3
 8008ba8:	eba3 0309 	sub.w	r3, r3, r9
 8008bac:	4543      	cmp	r3, r8
 8008bae:	f77f af79 	ble.w	8008aa4 <_printf_float+0x23c>
 8008bb2:	2301      	movs	r3, #1
 8008bb4:	465a      	mov	r2, fp
 8008bb6:	4631      	mov	r1, r6
 8008bb8:	4628      	mov	r0, r5
 8008bba:	47b8      	blx	r7
 8008bbc:	3001      	adds	r0, #1
 8008bbe:	f43f aeae 	beq.w	800891e <_printf_float+0xb6>
 8008bc2:	f108 0801 	add.w	r8, r8, #1
 8008bc6:	e7ec      	b.n	8008ba2 <_printf_float+0x33a>
 8008bc8:	4642      	mov	r2, r8
 8008bca:	4631      	mov	r1, r6
 8008bcc:	4628      	mov	r0, r5
 8008bce:	47b8      	blx	r7
 8008bd0:	3001      	adds	r0, #1
 8008bd2:	d1c2      	bne.n	8008b5a <_printf_float+0x2f2>
 8008bd4:	e6a3      	b.n	800891e <_printf_float+0xb6>
 8008bd6:	2301      	movs	r3, #1
 8008bd8:	4631      	mov	r1, r6
 8008bda:	4628      	mov	r0, r5
 8008bdc:	9206      	str	r2, [sp, #24]
 8008bde:	47b8      	blx	r7
 8008be0:	3001      	adds	r0, #1
 8008be2:	f43f ae9c 	beq.w	800891e <_printf_float+0xb6>
 8008be6:	9a06      	ldr	r2, [sp, #24]
 8008be8:	f10b 0b01 	add.w	fp, fp, #1
 8008bec:	e7bb      	b.n	8008b66 <_printf_float+0x2fe>
 8008bee:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8008bf2:	4631      	mov	r1, r6
 8008bf4:	4628      	mov	r0, r5
 8008bf6:	47b8      	blx	r7
 8008bf8:	3001      	adds	r0, #1
 8008bfa:	d1c0      	bne.n	8008b7e <_printf_float+0x316>
 8008bfc:	e68f      	b.n	800891e <_printf_float+0xb6>
 8008bfe:	9a06      	ldr	r2, [sp, #24]
 8008c00:	464b      	mov	r3, r9
 8008c02:	4442      	add	r2, r8
 8008c04:	4631      	mov	r1, r6
 8008c06:	4628      	mov	r0, r5
 8008c08:	47b8      	blx	r7
 8008c0a:	3001      	adds	r0, #1
 8008c0c:	d1c3      	bne.n	8008b96 <_printf_float+0x32e>
 8008c0e:	e686      	b.n	800891e <_printf_float+0xb6>
 8008c10:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 8008c14:	f1ba 0f01 	cmp.w	sl, #1
 8008c18:	dc01      	bgt.n	8008c1e <_printf_float+0x3b6>
 8008c1a:	07db      	lsls	r3, r3, #31
 8008c1c:	d536      	bpl.n	8008c8c <_printf_float+0x424>
 8008c1e:	2301      	movs	r3, #1
 8008c20:	4642      	mov	r2, r8
 8008c22:	4631      	mov	r1, r6
 8008c24:	4628      	mov	r0, r5
 8008c26:	47b8      	blx	r7
 8008c28:	3001      	adds	r0, #1
 8008c2a:	f43f ae78 	beq.w	800891e <_printf_float+0xb6>
 8008c2e:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8008c32:	4631      	mov	r1, r6
 8008c34:	4628      	mov	r0, r5
 8008c36:	47b8      	blx	r7
 8008c38:	3001      	adds	r0, #1
 8008c3a:	f43f ae70 	beq.w	800891e <_printf_float+0xb6>
 8008c3e:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 8008c42:	2200      	movs	r2, #0
 8008c44:	2300      	movs	r3, #0
 8008c46:	f10a 3aff 	add.w	sl, sl, #4294967295
 8008c4a:	f7f7 ff45 	bl	8000ad8 <__aeabi_dcmpeq>
 8008c4e:	b9c0      	cbnz	r0, 8008c82 <_printf_float+0x41a>
 8008c50:	4653      	mov	r3, sl
 8008c52:	f108 0201 	add.w	r2, r8, #1
 8008c56:	4631      	mov	r1, r6
 8008c58:	4628      	mov	r0, r5
 8008c5a:	47b8      	blx	r7
 8008c5c:	3001      	adds	r0, #1
 8008c5e:	d10c      	bne.n	8008c7a <_printf_float+0x412>
 8008c60:	e65d      	b.n	800891e <_printf_float+0xb6>
 8008c62:	2301      	movs	r3, #1
 8008c64:	465a      	mov	r2, fp
 8008c66:	4631      	mov	r1, r6
 8008c68:	4628      	mov	r0, r5
 8008c6a:	47b8      	blx	r7
 8008c6c:	3001      	adds	r0, #1
 8008c6e:	f43f ae56 	beq.w	800891e <_printf_float+0xb6>
 8008c72:	f108 0801 	add.w	r8, r8, #1
 8008c76:	45d0      	cmp	r8, sl
 8008c78:	dbf3      	blt.n	8008c62 <_printf_float+0x3fa>
 8008c7a:	464b      	mov	r3, r9
 8008c7c:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 8008c80:	e6df      	b.n	8008a42 <_printf_float+0x1da>
 8008c82:	f04f 0800 	mov.w	r8, #0
 8008c86:	f104 0b1a 	add.w	fp, r4, #26
 8008c8a:	e7f4      	b.n	8008c76 <_printf_float+0x40e>
 8008c8c:	2301      	movs	r3, #1
 8008c8e:	4642      	mov	r2, r8
 8008c90:	e7e1      	b.n	8008c56 <_printf_float+0x3ee>
 8008c92:	2301      	movs	r3, #1
 8008c94:	464a      	mov	r2, r9
 8008c96:	4631      	mov	r1, r6
 8008c98:	4628      	mov	r0, r5
 8008c9a:	47b8      	blx	r7
 8008c9c:	3001      	adds	r0, #1
 8008c9e:	f43f ae3e 	beq.w	800891e <_printf_float+0xb6>
 8008ca2:	f108 0801 	add.w	r8, r8, #1
 8008ca6:	68e3      	ldr	r3, [r4, #12]
 8008ca8:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 8008caa:	1a5b      	subs	r3, r3, r1
 8008cac:	4543      	cmp	r3, r8
 8008cae:	dcf0      	bgt.n	8008c92 <_printf_float+0x42a>
 8008cb0:	e6fc      	b.n	8008aac <_printf_float+0x244>
 8008cb2:	f04f 0800 	mov.w	r8, #0
 8008cb6:	f104 0919 	add.w	r9, r4, #25
 8008cba:	e7f4      	b.n	8008ca6 <_printf_float+0x43e>

08008cbc <_printf_common>:
 8008cbc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8008cc0:	4616      	mov	r6, r2
 8008cc2:	4698      	mov	r8, r3
 8008cc4:	688a      	ldr	r2, [r1, #8]
 8008cc6:	690b      	ldr	r3, [r1, #16]
 8008cc8:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8008ccc:	4293      	cmp	r3, r2
 8008cce:	bfb8      	it	lt
 8008cd0:	4613      	movlt	r3, r2
 8008cd2:	6033      	str	r3, [r6, #0]
 8008cd4:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8008cd8:	4607      	mov	r7, r0
 8008cda:	460c      	mov	r4, r1
 8008cdc:	b10a      	cbz	r2, 8008ce2 <_printf_common+0x26>
 8008cde:	3301      	adds	r3, #1
 8008ce0:	6033      	str	r3, [r6, #0]
 8008ce2:	6823      	ldr	r3, [r4, #0]
 8008ce4:	0699      	lsls	r1, r3, #26
 8008ce6:	bf42      	ittt	mi
 8008ce8:	6833      	ldrmi	r3, [r6, #0]
 8008cea:	3302      	addmi	r3, #2
 8008cec:	6033      	strmi	r3, [r6, #0]
 8008cee:	6825      	ldr	r5, [r4, #0]
 8008cf0:	f015 0506 	ands.w	r5, r5, #6
 8008cf4:	d106      	bne.n	8008d04 <_printf_common+0x48>
 8008cf6:	f104 0a19 	add.w	sl, r4, #25
 8008cfa:	68e3      	ldr	r3, [r4, #12]
 8008cfc:	6832      	ldr	r2, [r6, #0]
 8008cfe:	1a9b      	subs	r3, r3, r2
 8008d00:	42ab      	cmp	r3, r5
 8008d02:	dc26      	bgt.n	8008d52 <_printf_common+0x96>
 8008d04:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8008d08:	6822      	ldr	r2, [r4, #0]
 8008d0a:	3b00      	subs	r3, #0
 8008d0c:	bf18      	it	ne
 8008d0e:	2301      	movne	r3, #1
 8008d10:	0692      	lsls	r2, r2, #26
 8008d12:	d42b      	bmi.n	8008d6c <_printf_common+0xb0>
 8008d14:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8008d18:	4641      	mov	r1, r8
 8008d1a:	4638      	mov	r0, r7
 8008d1c:	47c8      	blx	r9
 8008d1e:	3001      	adds	r0, #1
 8008d20:	d01e      	beq.n	8008d60 <_printf_common+0xa4>
 8008d22:	6823      	ldr	r3, [r4, #0]
 8008d24:	6922      	ldr	r2, [r4, #16]
 8008d26:	f003 0306 	and.w	r3, r3, #6
 8008d2a:	2b04      	cmp	r3, #4
 8008d2c:	bf02      	ittt	eq
 8008d2e:	68e5      	ldreq	r5, [r4, #12]
 8008d30:	6833      	ldreq	r3, [r6, #0]
 8008d32:	1aed      	subeq	r5, r5, r3
 8008d34:	68a3      	ldr	r3, [r4, #8]
 8008d36:	bf0c      	ite	eq
 8008d38:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8008d3c:	2500      	movne	r5, #0
 8008d3e:	4293      	cmp	r3, r2
 8008d40:	bfc4      	itt	gt
 8008d42:	1a9b      	subgt	r3, r3, r2
 8008d44:	18ed      	addgt	r5, r5, r3
 8008d46:	2600      	movs	r6, #0
 8008d48:	341a      	adds	r4, #26
 8008d4a:	42b5      	cmp	r5, r6
 8008d4c:	d11a      	bne.n	8008d84 <_printf_common+0xc8>
 8008d4e:	2000      	movs	r0, #0
 8008d50:	e008      	b.n	8008d64 <_printf_common+0xa8>
 8008d52:	2301      	movs	r3, #1
 8008d54:	4652      	mov	r2, sl
 8008d56:	4641      	mov	r1, r8
 8008d58:	4638      	mov	r0, r7
 8008d5a:	47c8      	blx	r9
 8008d5c:	3001      	adds	r0, #1
 8008d5e:	d103      	bne.n	8008d68 <_printf_common+0xac>
 8008d60:	f04f 30ff 	mov.w	r0, #4294967295
 8008d64:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008d68:	3501      	adds	r5, #1
 8008d6a:	e7c6      	b.n	8008cfa <_printf_common+0x3e>
 8008d6c:	18e1      	adds	r1, r4, r3
 8008d6e:	1c5a      	adds	r2, r3, #1
 8008d70:	2030      	movs	r0, #48	@ 0x30
 8008d72:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8008d76:	4422      	add	r2, r4
 8008d78:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8008d7c:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8008d80:	3302      	adds	r3, #2
 8008d82:	e7c7      	b.n	8008d14 <_printf_common+0x58>
 8008d84:	2301      	movs	r3, #1
 8008d86:	4622      	mov	r2, r4
 8008d88:	4641      	mov	r1, r8
 8008d8a:	4638      	mov	r0, r7
 8008d8c:	47c8      	blx	r9
 8008d8e:	3001      	adds	r0, #1
 8008d90:	d0e6      	beq.n	8008d60 <_printf_common+0xa4>
 8008d92:	3601      	adds	r6, #1
 8008d94:	e7d9      	b.n	8008d4a <_printf_common+0x8e>
	...

08008d98 <_printf_i>:
 8008d98:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8008d9c:	7e0f      	ldrb	r7, [r1, #24]
 8008d9e:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8008da0:	2f78      	cmp	r7, #120	@ 0x78
 8008da2:	4691      	mov	r9, r2
 8008da4:	4680      	mov	r8, r0
 8008da6:	460c      	mov	r4, r1
 8008da8:	469a      	mov	sl, r3
 8008daa:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 8008dae:	d807      	bhi.n	8008dc0 <_printf_i+0x28>
 8008db0:	2f62      	cmp	r7, #98	@ 0x62
 8008db2:	d80a      	bhi.n	8008dca <_printf_i+0x32>
 8008db4:	2f00      	cmp	r7, #0
 8008db6:	f000 80d1 	beq.w	8008f5c <_printf_i+0x1c4>
 8008dba:	2f58      	cmp	r7, #88	@ 0x58
 8008dbc:	f000 80b8 	beq.w	8008f30 <_printf_i+0x198>
 8008dc0:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8008dc4:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8008dc8:	e03a      	b.n	8008e40 <_printf_i+0xa8>
 8008dca:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 8008dce:	2b15      	cmp	r3, #21
 8008dd0:	d8f6      	bhi.n	8008dc0 <_printf_i+0x28>
 8008dd2:	a101      	add	r1, pc, #4	@ (adr r1, 8008dd8 <_printf_i+0x40>)
 8008dd4:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8008dd8:	08008e31 	.word	0x08008e31
 8008ddc:	08008e45 	.word	0x08008e45
 8008de0:	08008dc1 	.word	0x08008dc1
 8008de4:	08008dc1 	.word	0x08008dc1
 8008de8:	08008dc1 	.word	0x08008dc1
 8008dec:	08008dc1 	.word	0x08008dc1
 8008df0:	08008e45 	.word	0x08008e45
 8008df4:	08008dc1 	.word	0x08008dc1
 8008df8:	08008dc1 	.word	0x08008dc1
 8008dfc:	08008dc1 	.word	0x08008dc1
 8008e00:	08008dc1 	.word	0x08008dc1
 8008e04:	08008f43 	.word	0x08008f43
 8008e08:	08008e6f 	.word	0x08008e6f
 8008e0c:	08008efd 	.word	0x08008efd
 8008e10:	08008dc1 	.word	0x08008dc1
 8008e14:	08008dc1 	.word	0x08008dc1
 8008e18:	08008f65 	.word	0x08008f65
 8008e1c:	08008dc1 	.word	0x08008dc1
 8008e20:	08008e6f 	.word	0x08008e6f
 8008e24:	08008dc1 	.word	0x08008dc1
 8008e28:	08008dc1 	.word	0x08008dc1
 8008e2c:	08008f05 	.word	0x08008f05
 8008e30:	6833      	ldr	r3, [r6, #0]
 8008e32:	1d1a      	adds	r2, r3, #4
 8008e34:	681b      	ldr	r3, [r3, #0]
 8008e36:	6032      	str	r2, [r6, #0]
 8008e38:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8008e3c:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8008e40:	2301      	movs	r3, #1
 8008e42:	e09c      	b.n	8008f7e <_printf_i+0x1e6>
 8008e44:	6833      	ldr	r3, [r6, #0]
 8008e46:	6820      	ldr	r0, [r4, #0]
 8008e48:	1d19      	adds	r1, r3, #4
 8008e4a:	6031      	str	r1, [r6, #0]
 8008e4c:	0606      	lsls	r6, r0, #24
 8008e4e:	d501      	bpl.n	8008e54 <_printf_i+0xbc>
 8008e50:	681d      	ldr	r5, [r3, #0]
 8008e52:	e003      	b.n	8008e5c <_printf_i+0xc4>
 8008e54:	0645      	lsls	r5, r0, #25
 8008e56:	d5fb      	bpl.n	8008e50 <_printf_i+0xb8>
 8008e58:	f9b3 5000 	ldrsh.w	r5, [r3]
 8008e5c:	2d00      	cmp	r5, #0
 8008e5e:	da03      	bge.n	8008e68 <_printf_i+0xd0>
 8008e60:	232d      	movs	r3, #45	@ 0x2d
 8008e62:	426d      	negs	r5, r5
 8008e64:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8008e68:	4858      	ldr	r0, [pc, #352]	@ (8008fcc <_printf_i+0x234>)
 8008e6a:	230a      	movs	r3, #10
 8008e6c:	e011      	b.n	8008e92 <_printf_i+0xfa>
 8008e6e:	6821      	ldr	r1, [r4, #0]
 8008e70:	6833      	ldr	r3, [r6, #0]
 8008e72:	0608      	lsls	r0, r1, #24
 8008e74:	f853 5b04 	ldr.w	r5, [r3], #4
 8008e78:	d402      	bmi.n	8008e80 <_printf_i+0xe8>
 8008e7a:	0649      	lsls	r1, r1, #25
 8008e7c:	bf48      	it	mi
 8008e7e:	b2ad      	uxthmi	r5, r5
 8008e80:	2f6f      	cmp	r7, #111	@ 0x6f
 8008e82:	4852      	ldr	r0, [pc, #328]	@ (8008fcc <_printf_i+0x234>)
 8008e84:	6033      	str	r3, [r6, #0]
 8008e86:	bf14      	ite	ne
 8008e88:	230a      	movne	r3, #10
 8008e8a:	2308      	moveq	r3, #8
 8008e8c:	2100      	movs	r1, #0
 8008e8e:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 8008e92:	6866      	ldr	r6, [r4, #4]
 8008e94:	60a6      	str	r6, [r4, #8]
 8008e96:	2e00      	cmp	r6, #0
 8008e98:	db05      	blt.n	8008ea6 <_printf_i+0x10e>
 8008e9a:	6821      	ldr	r1, [r4, #0]
 8008e9c:	432e      	orrs	r6, r5
 8008e9e:	f021 0104 	bic.w	r1, r1, #4
 8008ea2:	6021      	str	r1, [r4, #0]
 8008ea4:	d04b      	beq.n	8008f3e <_printf_i+0x1a6>
 8008ea6:	4616      	mov	r6, r2
 8008ea8:	fbb5 f1f3 	udiv	r1, r5, r3
 8008eac:	fb03 5711 	mls	r7, r3, r1, r5
 8008eb0:	5dc7      	ldrb	r7, [r0, r7]
 8008eb2:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8008eb6:	462f      	mov	r7, r5
 8008eb8:	42bb      	cmp	r3, r7
 8008eba:	460d      	mov	r5, r1
 8008ebc:	d9f4      	bls.n	8008ea8 <_printf_i+0x110>
 8008ebe:	2b08      	cmp	r3, #8
 8008ec0:	d10b      	bne.n	8008eda <_printf_i+0x142>
 8008ec2:	6823      	ldr	r3, [r4, #0]
 8008ec4:	07df      	lsls	r7, r3, #31
 8008ec6:	d508      	bpl.n	8008eda <_printf_i+0x142>
 8008ec8:	6923      	ldr	r3, [r4, #16]
 8008eca:	6861      	ldr	r1, [r4, #4]
 8008ecc:	4299      	cmp	r1, r3
 8008ece:	bfde      	ittt	le
 8008ed0:	2330      	movle	r3, #48	@ 0x30
 8008ed2:	f806 3c01 	strble.w	r3, [r6, #-1]
 8008ed6:	f106 36ff 	addle.w	r6, r6, #4294967295
 8008eda:	1b92      	subs	r2, r2, r6
 8008edc:	6122      	str	r2, [r4, #16]
 8008ede:	f8cd a000 	str.w	sl, [sp]
 8008ee2:	464b      	mov	r3, r9
 8008ee4:	aa03      	add	r2, sp, #12
 8008ee6:	4621      	mov	r1, r4
 8008ee8:	4640      	mov	r0, r8
 8008eea:	f7ff fee7 	bl	8008cbc <_printf_common>
 8008eee:	3001      	adds	r0, #1
 8008ef0:	d14a      	bne.n	8008f88 <_printf_i+0x1f0>
 8008ef2:	f04f 30ff 	mov.w	r0, #4294967295
 8008ef6:	b004      	add	sp, #16
 8008ef8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008efc:	6823      	ldr	r3, [r4, #0]
 8008efe:	f043 0320 	orr.w	r3, r3, #32
 8008f02:	6023      	str	r3, [r4, #0]
 8008f04:	4832      	ldr	r0, [pc, #200]	@ (8008fd0 <_printf_i+0x238>)
 8008f06:	2778      	movs	r7, #120	@ 0x78
 8008f08:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8008f0c:	6823      	ldr	r3, [r4, #0]
 8008f0e:	6831      	ldr	r1, [r6, #0]
 8008f10:	061f      	lsls	r7, r3, #24
 8008f12:	f851 5b04 	ldr.w	r5, [r1], #4
 8008f16:	d402      	bmi.n	8008f1e <_printf_i+0x186>
 8008f18:	065f      	lsls	r7, r3, #25
 8008f1a:	bf48      	it	mi
 8008f1c:	b2ad      	uxthmi	r5, r5
 8008f1e:	6031      	str	r1, [r6, #0]
 8008f20:	07d9      	lsls	r1, r3, #31
 8008f22:	bf44      	itt	mi
 8008f24:	f043 0320 	orrmi.w	r3, r3, #32
 8008f28:	6023      	strmi	r3, [r4, #0]
 8008f2a:	b11d      	cbz	r5, 8008f34 <_printf_i+0x19c>
 8008f2c:	2310      	movs	r3, #16
 8008f2e:	e7ad      	b.n	8008e8c <_printf_i+0xf4>
 8008f30:	4826      	ldr	r0, [pc, #152]	@ (8008fcc <_printf_i+0x234>)
 8008f32:	e7e9      	b.n	8008f08 <_printf_i+0x170>
 8008f34:	6823      	ldr	r3, [r4, #0]
 8008f36:	f023 0320 	bic.w	r3, r3, #32
 8008f3a:	6023      	str	r3, [r4, #0]
 8008f3c:	e7f6      	b.n	8008f2c <_printf_i+0x194>
 8008f3e:	4616      	mov	r6, r2
 8008f40:	e7bd      	b.n	8008ebe <_printf_i+0x126>
 8008f42:	6833      	ldr	r3, [r6, #0]
 8008f44:	6825      	ldr	r5, [r4, #0]
 8008f46:	6961      	ldr	r1, [r4, #20]
 8008f48:	1d18      	adds	r0, r3, #4
 8008f4a:	6030      	str	r0, [r6, #0]
 8008f4c:	062e      	lsls	r6, r5, #24
 8008f4e:	681b      	ldr	r3, [r3, #0]
 8008f50:	d501      	bpl.n	8008f56 <_printf_i+0x1be>
 8008f52:	6019      	str	r1, [r3, #0]
 8008f54:	e002      	b.n	8008f5c <_printf_i+0x1c4>
 8008f56:	0668      	lsls	r0, r5, #25
 8008f58:	d5fb      	bpl.n	8008f52 <_printf_i+0x1ba>
 8008f5a:	8019      	strh	r1, [r3, #0]
 8008f5c:	2300      	movs	r3, #0
 8008f5e:	6123      	str	r3, [r4, #16]
 8008f60:	4616      	mov	r6, r2
 8008f62:	e7bc      	b.n	8008ede <_printf_i+0x146>
 8008f64:	6833      	ldr	r3, [r6, #0]
 8008f66:	1d1a      	adds	r2, r3, #4
 8008f68:	6032      	str	r2, [r6, #0]
 8008f6a:	681e      	ldr	r6, [r3, #0]
 8008f6c:	6862      	ldr	r2, [r4, #4]
 8008f6e:	2100      	movs	r1, #0
 8008f70:	4630      	mov	r0, r6
 8008f72:	f7f7 f935 	bl	80001e0 <memchr>
 8008f76:	b108      	cbz	r0, 8008f7c <_printf_i+0x1e4>
 8008f78:	1b80      	subs	r0, r0, r6
 8008f7a:	6060      	str	r0, [r4, #4]
 8008f7c:	6863      	ldr	r3, [r4, #4]
 8008f7e:	6123      	str	r3, [r4, #16]
 8008f80:	2300      	movs	r3, #0
 8008f82:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8008f86:	e7aa      	b.n	8008ede <_printf_i+0x146>
 8008f88:	6923      	ldr	r3, [r4, #16]
 8008f8a:	4632      	mov	r2, r6
 8008f8c:	4649      	mov	r1, r9
 8008f8e:	4640      	mov	r0, r8
 8008f90:	47d0      	blx	sl
 8008f92:	3001      	adds	r0, #1
 8008f94:	d0ad      	beq.n	8008ef2 <_printf_i+0x15a>
 8008f96:	6823      	ldr	r3, [r4, #0]
 8008f98:	079b      	lsls	r3, r3, #30
 8008f9a:	d413      	bmi.n	8008fc4 <_printf_i+0x22c>
 8008f9c:	68e0      	ldr	r0, [r4, #12]
 8008f9e:	9b03      	ldr	r3, [sp, #12]
 8008fa0:	4298      	cmp	r0, r3
 8008fa2:	bfb8      	it	lt
 8008fa4:	4618      	movlt	r0, r3
 8008fa6:	e7a6      	b.n	8008ef6 <_printf_i+0x15e>
 8008fa8:	2301      	movs	r3, #1
 8008faa:	4632      	mov	r2, r6
 8008fac:	4649      	mov	r1, r9
 8008fae:	4640      	mov	r0, r8
 8008fb0:	47d0      	blx	sl
 8008fb2:	3001      	adds	r0, #1
 8008fb4:	d09d      	beq.n	8008ef2 <_printf_i+0x15a>
 8008fb6:	3501      	adds	r5, #1
 8008fb8:	68e3      	ldr	r3, [r4, #12]
 8008fba:	9903      	ldr	r1, [sp, #12]
 8008fbc:	1a5b      	subs	r3, r3, r1
 8008fbe:	42ab      	cmp	r3, r5
 8008fc0:	dcf2      	bgt.n	8008fa8 <_printf_i+0x210>
 8008fc2:	e7eb      	b.n	8008f9c <_printf_i+0x204>
 8008fc4:	2500      	movs	r5, #0
 8008fc6:	f104 0619 	add.w	r6, r4, #25
 8008fca:	e7f5      	b.n	8008fb8 <_printf_i+0x220>
 8008fcc:	0800d902 	.word	0x0800d902
 8008fd0:	0800d913 	.word	0x0800d913

08008fd4 <_scanf_float>:
 8008fd4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008fd8:	b087      	sub	sp, #28
 8008fda:	4691      	mov	r9, r2
 8008fdc:	9303      	str	r3, [sp, #12]
 8008fde:	688b      	ldr	r3, [r1, #8]
 8008fe0:	1e5a      	subs	r2, r3, #1
 8008fe2:	f5b2 7fae 	cmp.w	r2, #348	@ 0x15c
 8008fe6:	bf81      	itttt	hi
 8008fe8:	f46f 75ae 	mvnhi.w	r5, #348	@ 0x15c
 8008fec:	eb03 0b05 	addhi.w	fp, r3, r5
 8008ff0:	f240 135d 	movwhi	r3, #349	@ 0x15d
 8008ff4:	608b      	strhi	r3, [r1, #8]
 8008ff6:	680b      	ldr	r3, [r1, #0]
 8008ff8:	460a      	mov	r2, r1
 8008ffa:	f04f 0500 	mov.w	r5, #0
 8008ffe:	f443 63f0 	orr.w	r3, r3, #1920	@ 0x780
 8009002:	f842 3b1c 	str.w	r3, [r2], #28
 8009006:	e9cd 5504 	strd	r5, r5, [sp, #16]
 800900a:	4680      	mov	r8, r0
 800900c:	460c      	mov	r4, r1
 800900e:	bf98      	it	ls
 8009010:	f04f 0b00 	movls.w	fp, #0
 8009014:	9201      	str	r2, [sp, #4]
 8009016:	4616      	mov	r6, r2
 8009018:	46aa      	mov	sl, r5
 800901a:	462f      	mov	r7, r5
 800901c:	9502      	str	r5, [sp, #8]
 800901e:	68a2      	ldr	r2, [r4, #8]
 8009020:	b15a      	cbz	r2, 800903a <_scanf_float+0x66>
 8009022:	f8d9 3000 	ldr.w	r3, [r9]
 8009026:	781b      	ldrb	r3, [r3, #0]
 8009028:	2b4e      	cmp	r3, #78	@ 0x4e
 800902a:	d863      	bhi.n	80090f4 <_scanf_float+0x120>
 800902c:	2b40      	cmp	r3, #64	@ 0x40
 800902e:	d83b      	bhi.n	80090a8 <_scanf_float+0xd4>
 8009030:	f1a3 012b 	sub.w	r1, r3, #43	@ 0x2b
 8009034:	b2c8      	uxtb	r0, r1
 8009036:	280e      	cmp	r0, #14
 8009038:	d939      	bls.n	80090ae <_scanf_float+0xda>
 800903a:	b11f      	cbz	r7, 8009044 <_scanf_float+0x70>
 800903c:	6823      	ldr	r3, [r4, #0]
 800903e:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8009042:	6023      	str	r3, [r4, #0]
 8009044:	f10a 3aff 	add.w	sl, sl, #4294967295
 8009048:	f1ba 0f01 	cmp.w	sl, #1
 800904c:	f200 8114 	bhi.w	8009278 <_scanf_float+0x2a4>
 8009050:	9b01      	ldr	r3, [sp, #4]
 8009052:	429e      	cmp	r6, r3
 8009054:	f200 8105 	bhi.w	8009262 <_scanf_float+0x28e>
 8009058:	2001      	movs	r0, #1
 800905a:	b007      	add	sp, #28
 800905c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009060:	f1a3 0261 	sub.w	r2, r3, #97	@ 0x61
 8009064:	2a0d      	cmp	r2, #13
 8009066:	d8e8      	bhi.n	800903a <_scanf_float+0x66>
 8009068:	a101      	add	r1, pc, #4	@ (adr r1, 8009070 <_scanf_float+0x9c>)
 800906a:	f851 f022 	ldr.w	pc, [r1, r2, lsl #2]
 800906e:	bf00      	nop
 8009070:	080091b9 	.word	0x080091b9
 8009074:	0800903b 	.word	0x0800903b
 8009078:	0800903b 	.word	0x0800903b
 800907c:	0800903b 	.word	0x0800903b
 8009080:	08009215 	.word	0x08009215
 8009084:	080091ef 	.word	0x080091ef
 8009088:	0800903b 	.word	0x0800903b
 800908c:	0800903b 	.word	0x0800903b
 8009090:	080091c7 	.word	0x080091c7
 8009094:	0800903b 	.word	0x0800903b
 8009098:	0800903b 	.word	0x0800903b
 800909c:	0800903b 	.word	0x0800903b
 80090a0:	0800903b 	.word	0x0800903b
 80090a4:	08009183 	.word	0x08009183
 80090a8:	f1a3 0241 	sub.w	r2, r3, #65	@ 0x41
 80090ac:	e7da      	b.n	8009064 <_scanf_float+0x90>
 80090ae:	290e      	cmp	r1, #14
 80090b0:	d8c3      	bhi.n	800903a <_scanf_float+0x66>
 80090b2:	a001      	add	r0, pc, #4	@ (adr r0, 80090b8 <_scanf_float+0xe4>)
 80090b4:	f850 f021 	ldr.w	pc, [r0, r1, lsl #2]
 80090b8:	08009173 	.word	0x08009173
 80090bc:	0800903b 	.word	0x0800903b
 80090c0:	08009173 	.word	0x08009173
 80090c4:	08009203 	.word	0x08009203
 80090c8:	0800903b 	.word	0x0800903b
 80090cc:	08009115 	.word	0x08009115
 80090d0:	08009159 	.word	0x08009159
 80090d4:	08009159 	.word	0x08009159
 80090d8:	08009159 	.word	0x08009159
 80090dc:	08009159 	.word	0x08009159
 80090e0:	08009159 	.word	0x08009159
 80090e4:	08009159 	.word	0x08009159
 80090e8:	08009159 	.word	0x08009159
 80090ec:	08009159 	.word	0x08009159
 80090f0:	08009159 	.word	0x08009159
 80090f4:	2b6e      	cmp	r3, #110	@ 0x6e
 80090f6:	d809      	bhi.n	800910c <_scanf_float+0x138>
 80090f8:	2b60      	cmp	r3, #96	@ 0x60
 80090fa:	d8b1      	bhi.n	8009060 <_scanf_float+0x8c>
 80090fc:	2b54      	cmp	r3, #84	@ 0x54
 80090fe:	d07b      	beq.n	80091f8 <_scanf_float+0x224>
 8009100:	2b59      	cmp	r3, #89	@ 0x59
 8009102:	d19a      	bne.n	800903a <_scanf_float+0x66>
 8009104:	2d07      	cmp	r5, #7
 8009106:	d198      	bne.n	800903a <_scanf_float+0x66>
 8009108:	2508      	movs	r5, #8
 800910a:	e02f      	b.n	800916c <_scanf_float+0x198>
 800910c:	2b74      	cmp	r3, #116	@ 0x74
 800910e:	d073      	beq.n	80091f8 <_scanf_float+0x224>
 8009110:	2b79      	cmp	r3, #121	@ 0x79
 8009112:	e7f6      	b.n	8009102 <_scanf_float+0x12e>
 8009114:	6821      	ldr	r1, [r4, #0]
 8009116:	05c8      	lsls	r0, r1, #23
 8009118:	d51e      	bpl.n	8009158 <_scanf_float+0x184>
 800911a:	f021 0180 	bic.w	r1, r1, #128	@ 0x80
 800911e:	6021      	str	r1, [r4, #0]
 8009120:	3701      	adds	r7, #1
 8009122:	f1bb 0f00 	cmp.w	fp, #0
 8009126:	d003      	beq.n	8009130 <_scanf_float+0x15c>
 8009128:	3201      	adds	r2, #1
 800912a:	f10b 3bff 	add.w	fp, fp, #4294967295
 800912e:	60a2      	str	r2, [r4, #8]
 8009130:	68a3      	ldr	r3, [r4, #8]
 8009132:	3b01      	subs	r3, #1
 8009134:	60a3      	str	r3, [r4, #8]
 8009136:	6923      	ldr	r3, [r4, #16]
 8009138:	3301      	adds	r3, #1
 800913a:	6123      	str	r3, [r4, #16]
 800913c:	f8d9 3004 	ldr.w	r3, [r9, #4]
 8009140:	3b01      	subs	r3, #1
 8009142:	2b00      	cmp	r3, #0
 8009144:	f8c9 3004 	str.w	r3, [r9, #4]
 8009148:	f340 8082 	ble.w	8009250 <_scanf_float+0x27c>
 800914c:	f8d9 3000 	ldr.w	r3, [r9]
 8009150:	3301      	adds	r3, #1
 8009152:	f8c9 3000 	str.w	r3, [r9]
 8009156:	e762      	b.n	800901e <_scanf_float+0x4a>
 8009158:	eb1a 0105 	adds.w	r1, sl, r5
 800915c:	f47f af6d 	bne.w	800903a <_scanf_float+0x66>
 8009160:	6822      	ldr	r2, [r4, #0]
 8009162:	f422 72c0 	bic.w	r2, r2, #384	@ 0x180
 8009166:	6022      	str	r2, [r4, #0]
 8009168:	460d      	mov	r5, r1
 800916a:	468a      	mov	sl, r1
 800916c:	f806 3b01 	strb.w	r3, [r6], #1
 8009170:	e7de      	b.n	8009130 <_scanf_float+0x15c>
 8009172:	6822      	ldr	r2, [r4, #0]
 8009174:	0610      	lsls	r0, r2, #24
 8009176:	f57f af60 	bpl.w	800903a <_scanf_float+0x66>
 800917a:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 800917e:	6022      	str	r2, [r4, #0]
 8009180:	e7f4      	b.n	800916c <_scanf_float+0x198>
 8009182:	f1ba 0f00 	cmp.w	sl, #0
 8009186:	d10c      	bne.n	80091a2 <_scanf_float+0x1ce>
 8009188:	b977      	cbnz	r7, 80091a8 <_scanf_float+0x1d4>
 800918a:	6822      	ldr	r2, [r4, #0]
 800918c:	f402 61e0 	and.w	r1, r2, #1792	@ 0x700
 8009190:	f5b1 6fe0 	cmp.w	r1, #1792	@ 0x700
 8009194:	d108      	bne.n	80091a8 <_scanf_float+0x1d4>
 8009196:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 800919a:	6022      	str	r2, [r4, #0]
 800919c:	f04f 0a01 	mov.w	sl, #1
 80091a0:	e7e4      	b.n	800916c <_scanf_float+0x198>
 80091a2:	f1ba 0f02 	cmp.w	sl, #2
 80091a6:	d050      	beq.n	800924a <_scanf_float+0x276>
 80091a8:	2d01      	cmp	r5, #1
 80091aa:	d002      	beq.n	80091b2 <_scanf_float+0x1de>
 80091ac:	2d04      	cmp	r5, #4
 80091ae:	f47f af44 	bne.w	800903a <_scanf_float+0x66>
 80091b2:	3501      	adds	r5, #1
 80091b4:	b2ed      	uxtb	r5, r5
 80091b6:	e7d9      	b.n	800916c <_scanf_float+0x198>
 80091b8:	f1ba 0f01 	cmp.w	sl, #1
 80091bc:	f47f af3d 	bne.w	800903a <_scanf_float+0x66>
 80091c0:	f04f 0a02 	mov.w	sl, #2
 80091c4:	e7d2      	b.n	800916c <_scanf_float+0x198>
 80091c6:	b975      	cbnz	r5, 80091e6 <_scanf_float+0x212>
 80091c8:	2f00      	cmp	r7, #0
 80091ca:	f47f af37 	bne.w	800903c <_scanf_float+0x68>
 80091ce:	6822      	ldr	r2, [r4, #0]
 80091d0:	f402 61e0 	and.w	r1, r2, #1792	@ 0x700
 80091d4:	f5b1 6fe0 	cmp.w	r1, #1792	@ 0x700
 80091d8:	f040 8103 	bne.w	80093e2 <_scanf_float+0x40e>
 80091dc:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 80091e0:	6022      	str	r2, [r4, #0]
 80091e2:	2501      	movs	r5, #1
 80091e4:	e7c2      	b.n	800916c <_scanf_float+0x198>
 80091e6:	2d03      	cmp	r5, #3
 80091e8:	d0e3      	beq.n	80091b2 <_scanf_float+0x1de>
 80091ea:	2d05      	cmp	r5, #5
 80091ec:	e7df      	b.n	80091ae <_scanf_float+0x1da>
 80091ee:	2d02      	cmp	r5, #2
 80091f0:	f47f af23 	bne.w	800903a <_scanf_float+0x66>
 80091f4:	2503      	movs	r5, #3
 80091f6:	e7b9      	b.n	800916c <_scanf_float+0x198>
 80091f8:	2d06      	cmp	r5, #6
 80091fa:	f47f af1e 	bne.w	800903a <_scanf_float+0x66>
 80091fe:	2507      	movs	r5, #7
 8009200:	e7b4      	b.n	800916c <_scanf_float+0x198>
 8009202:	6822      	ldr	r2, [r4, #0]
 8009204:	0591      	lsls	r1, r2, #22
 8009206:	f57f af18 	bpl.w	800903a <_scanf_float+0x66>
 800920a:	f422 7220 	bic.w	r2, r2, #640	@ 0x280
 800920e:	6022      	str	r2, [r4, #0]
 8009210:	9702      	str	r7, [sp, #8]
 8009212:	e7ab      	b.n	800916c <_scanf_float+0x198>
 8009214:	6822      	ldr	r2, [r4, #0]
 8009216:	f402 61a0 	and.w	r1, r2, #1280	@ 0x500
 800921a:	f5b1 6f80 	cmp.w	r1, #1024	@ 0x400
 800921e:	d005      	beq.n	800922c <_scanf_float+0x258>
 8009220:	0550      	lsls	r0, r2, #21
 8009222:	f57f af0a 	bpl.w	800903a <_scanf_float+0x66>
 8009226:	2f00      	cmp	r7, #0
 8009228:	f000 80db 	beq.w	80093e2 <_scanf_float+0x40e>
 800922c:	0591      	lsls	r1, r2, #22
 800922e:	bf58      	it	pl
 8009230:	9902      	ldrpl	r1, [sp, #8]
 8009232:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 8009236:	bf58      	it	pl
 8009238:	1a79      	subpl	r1, r7, r1
 800923a:	f442 72c0 	orr.w	r2, r2, #384	@ 0x180
 800923e:	bf58      	it	pl
 8009240:	e9cd 1604 	strdpl	r1, r6, [sp, #16]
 8009244:	6022      	str	r2, [r4, #0]
 8009246:	2700      	movs	r7, #0
 8009248:	e790      	b.n	800916c <_scanf_float+0x198>
 800924a:	f04f 0a03 	mov.w	sl, #3
 800924e:	e78d      	b.n	800916c <_scanf_float+0x198>
 8009250:	f8d4 3180 	ldr.w	r3, [r4, #384]	@ 0x180
 8009254:	4649      	mov	r1, r9
 8009256:	4640      	mov	r0, r8
 8009258:	4798      	blx	r3
 800925a:	2800      	cmp	r0, #0
 800925c:	f43f aedf 	beq.w	800901e <_scanf_float+0x4a>
 8009260:	e6eb      	b.n	800903a <_scanf_float+0x66>
 8009262:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 8009266:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 800926a:	464a      	mov	r2, r9
 800926c:	4640      	mov	r0, r8
 800926e:	4798      	blx	r3
 8009270:	6923      	ldr	r3, [r4, #16]
 8009272:	3b01      	subs	r3, #1
 8009274:	6123      	str	r3, [r4, #16]
 8009276:	e6eb      	b.n	8009050 <_scanf_float+0x7c>
 8009278:	1e6b      	subs	r3, r5, #1
 800927a:	2b06      	cmp	r3, #6
 800927c:	d824      	bhi.n	80092c8 <_scanf_float+0x2f4>
 800927e:	2d02      	cmp	r5, #2
 8009280:	d836      	bhi.n	80092f0 <_scanf_float+0x31c>
 8009282:	9b01      	ldr	r3, [sp, #4]
 8009284:	429e      	cmp	r6, r3
 8009286:	f67f aee7 	bls.w	8009058 <_scanf_float+0x84>
 800928a:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 800928e:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 8009292:	464a      	mov	r2, r9
 8009294:	4640      	mov	r0, r8
 8009296:	4798      	blx	r3
 8009298:	6923      	ldr	r3, [r4, #16]
 800929a:	3b01      	subs	r3, #1
 800929c:	6123      	str	r3, [r4, #16]
 800929e:	e7f0      	b.n	8009282 <_scanf_float+0x2ae>
 80092a0:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 80092a4:	f81b 1d01 	ldrb.w	r1, [fp, #-1]!
 80092a8:	464a      	mov	r2, r9
 80092aa:	4640      	mov	r0, r8
 80092ac:	4798      	blx	r3
 80092ae:	6923      	ldr	r3, [r4, #16]
 80092b0:	3b01      	subs	r3, #1
 80092b2:	6123      	str	r3, [r4, #16]
 80092b4:	f10a 3aff 	add.w	sl, sl, #4294967295
 80092b8:	fa5f fa8a 	uxtb.w	sl, sl
 80092bc:	f1ba 0f02 	cmp.w	sl, #2
 80092c0:	d1ee      	bne.n	80092a0 <_scanf_float+0x2cc>
 80092c2:	3d03      	subs	r5, #3
 80092c4:	b2ed      	uxtb	r5, r5
 80092c6:	1b76      	subs	r6, r6, r5
 80092c8:	6823      	ldr	r3, [r4, #0]
 80092ca:	05da      	lsls	r2, r3, #23
 80092cc:	d530      	bpl.n	8009330 <_scanf_float+0x35c>
 80092ce:	055b      	lsls	r3, r3, #21
 80092d0:	d511      	bpl.n	80092f6 <_scanf_float+0x322>
 80092d2:	9b01      	ldr	r3, [sp, #4]
 80092d4:	429e      	cmp	r6, r3
 80092d6:	f67f aebf 	bls.w	8009058 <_scanf_float+0x84>
 80092da:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 80092de:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 80092e2:	464a      	mov	r2, r9
 80092e4:	4640      	mov	r0, r8
 80092e6:	4798      	blx	r3
 80092e8:	6923      	ldr	r3, [r4, #16]
 80092ea:	3b01      	subs	r3, #1
 80092ec:	6123      	str	r3, [r4, #16]
 80092ee:	e7f0      	b.n	80092d2 <_scanf_float+0x2fe>
 80092f0:	46aa      	mov	sl, r5
 80092f2:	46b3      	mov	fp, r6
 80092f4:	e7de      	b.n	80092b4 <_scanf_float+0x2e0>
 80092f6:	f816 1c01 	ldrb.w	r1, [r6, #-1]
 80092fa:	6923      	ldr	r3, [r4, #16]
 80092fc:	2965      	cmp	r1, #101	@ 0x65
 80092fe:	f103 33ff 	add.w	r3, r3, #4294967295
 8009302:	f106 35ff 	add.w	r5, r6, #4294967295
 8009306:	6123      	str	r3, [r4, #16]
 8009308:	d00c      	beq.n	8009324 <_scanf_float+0x350>
 800930a:	2945      	cmp	r1, #69	@ 0x45
 800930c:	d00a      	beq.n	8009324 <_scanf_float+0x350>
 800930e:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 8009312:	464a      	mov	r2, r9
 8009314:	4640      	mov	r0, r8
 8009316:	4798      	blx	r3
 8009318:	6923      	ldr	r3, [r4, #16]
 800931a:	f816 1c02 	ldrb.w	r1, [r6, #-2]
 800931e:	3b01      	subs	r3, #1
 8009320:	1eb5      	subs	r5, r6, #2
 8009322:	6123      	str	r3, [r4, #16]
 8009324:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 8009328:	464a      	mov	r2, r9
 800932a:	4640      	mov	r0, r8
 800932c:	4798      	blx	r3
 800932e:	462e      	mov	r6, r5
 8009330:	6822      	ldr	r2, [r4, #0]
 8009332:	f012 0210 	ands.w	r2, r2, #16
 8009336:	d001      	beq.n	800933c <_scanf_float+0x368>
 8009338:	2000      	movs	r0, #0
 800933a:	e68e      	b.n	800905a <_scanf_float+0x86>
 800933c:	7032      	strb	r2, [r6, #0]
 800933e:	6823      	ldr	r3, [r4, #0]
 8009340:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8009344:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8009348:	d125      	bne.n	8009396 <_scanf_float+0x3c2>
 800934a:	9b02      	ldr	r3, [sp, #8]
 800934c:	429f      	cmp	r7, r3
 800934e:	d00a      	beq.n	8009366 <_scanf_float+0x392>
 8009350:	1bda      	subs	r2, r3, r7
 8009352:	f204 136f 	addw	r3, r4, #367	@ 0x16f
 8009356:	429e      	cmp	r6, r3
 8009358:	bf28      	it	cs
 800935a:	f504 76b7 	addcs.w	r6, r4, #366	@ 0x16e
 800935e:	4922      	ldr	r1, [pc, #136]	@ (80093e8 <_scanf_float+0x414>)
 8009360:	4630      	mov	r0, r6
 8009362:	f000 f93d 	bl	80095e0 <siprintf>
 8009366:	9901      	ldr	r1, [sp, #4]
 8009368:	2200      	movs	r2, #0
 800936a:	4640      	mov	r0, r8
 800936c:	f002 fc38 	bl	800bbe0 <_strtod_r>
 8009370:	9b03      	ldr	r3, [sp, #12]
 8009372:	6821      	ldr	r1, [r4, #0]
 8009374:	681b      	ldr	r3, [r3, #0]
 8009376:	f011 0f02 	tst.w	r1, #2
 800937a:	ec57 6b10 	vmov	r6, r7, d0
 800937e:	f103 0204 	add.w	r2, r3, #4
 8009382:	d015      	beq.n	80093b0 <_scanf_float+0x3dc>
 8009384:	9903      	ldr	r1, [sp, #12]
 8009386:	600a      	str	r2, [r1, #0]
 8009388:	681b      	ldr	r3, [r3, #0]
 800938a:	e9c3 6700 	strd	r6, r7, [r3]
 800938e:	68e3      	ldr	r3, [r4, #12]
 8009390:	3301      	adds	r3, #1
 8009392:	60e3      	str	r3, [r4, #12]
 8009394:	e7d0      	b.n	8009338 <_scanf_float+0x364>
 8009396:	9b04      	ldr	r3, [sp, #16]
 8009398:	2b00      	cmp	r3, #0
 800939a:	d0e4      	beq.n	8009366 <_scanf_float+0x392>
 800939c:	9905      	ldr	r1, [sp, #20]
 800939e:	230a      	movs	r3, #10
 80093a0:	3101      	adds	r1, #1
 80093a2:	4640      	mov	r0, r8
 80093a4:	f002 fc9c 	bl	800bce0 <_strtol_r>
 80093a8:	9b04      	ldr	r3, [sp, #16]
 80093aa:	9e05      	ldr	r6, [sp, #20]
 80093ac:	1ac2      	subs	r2, r0, r3
 80093ae:	e7d0      	b.n	8009352 <_scanf_float+0x37e>
 80093b0:	f011 0f04 	tst.w	r1, #4
 80093b4:	9903      	ldr	r1, [sp, #12]
 80093b6:	600a      	str	r2, [r1, #0]
 80093b8:	d1e6      	bne.n	8009388 <_scanf_float+0x3b4>
 80093ba:	681d      	ldr	r5, [r3, #0]
 80093bc:	4632      	mov	r2, r6
 80093be:	463b      	mov	r3, r7
 80093c0:	4630      	mov	r0, r6
 80093c2:	4639      	mov	r1, r7
 80093c4:	f7f7 fbba 	bl	8000b3c <__aeabi_dcmpun>
 80093c8:	b128      	cbz	r0, 80093d6 <_scanf_float+0x402>
 80093ca:	4808      	ldr	r0, [pc, #32]	@ (80093ec <_scanf_float+0x418>)
 80093cc:	f000 f9fc 	bl	80097c8 <nanf>
 80093d0:	ed85 0a00 	vstr	s0, [r5]
 80093d4:	e7db      	b.n	800938e <_scanf_float+0x3ba>
 80093d6:	4630      	mov	r0, r6
 80093d8:	4639      	mov	r1, r7
 80093da:	f7f7 fc0d 	bl	8000bf8 <__aeabi_d2f>
 80093de:	6028      	str	r0, [r5, #0]
 80093e0:	e7d5      	b.n	800938e <_scanf_float+0x3ba>
 80093e2:	2700      	movs	r7, #0
 80093e4:	e62e      	b.n	8009044 <_scanf_float+0x70>
 80093e6:	bf00      	nop
 80093e8:	0800d924 	.word	0x0800d924
 80093ec:	0800da65 	.word	0x0800da65

080093f0 <std>:
 80093f0:	2300      	movs	r3, #0
 80093f2:	b510      	push	{r4, lr}
 80093f4:	4604      	mov	r4, r0
 80093f6:	e9c0 3300 	strd	r3, r3, [r0]
 80093fa:	e9c0 3304 	strd	r3, r3, [r0, #16]
 80093fe:	6083      	str	r3, [r0, #8]
 8009400:	8181      	strh	r1, [r0, #12]
 8009402:	6643      	str	r3, [r0, #100]	@ 0x64
 8009404:	81c2      	strh	r2, [r0, #14]
 8009406:	6183      	str	r3, [r0, #24]
 8009408:	4619      	mov	r1, r3
 800940a:	2208      	movs	r2, #8
 800940c:	305c      	adds	r0, #92	@ 0x5c
 800940e:	f000 f94c 	bl	80096aa <memset>
 8009412:	4b0d      	ldr	r3, [pc, #52]	@ (8009448 <std+0x58>)
 8009414:	6263      	str	r3, [r4, #36]	@ 0x24
 8009416:	4b0d      	ldr	r3, [pc, #52]	@ (800944c <std+0x5c>)
 8009418:	62a3      	str	r3, [r4, #40]	@ 0x28
 800941a:	4b0d      	ldr	r3, [pc, #52]	@ (8009450 <std+0x60>)
 800941c:	62e3      	str	r3, [r4, #44]	@ 0x2c
 800941e:	4b0d      	ldr	r3, [pc, #52]	@ (8009454 <std+0x64>)
 8009420:	6323      	str	r3, [r4, #48]	@ 0x30
 8009422:	4b0d      	ldr	r3, [pc, #52]	@ (8009458 <std+0x68>)
 8009424:	6224      	str	r4, [r4, #32]
 8009426:	429c      	cmp	r4, r3
 8009428:	d006      	beq.n	8009438 <std+0x48>
 800942a:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 800942e:	4294      	cmp	r4, r2
 8009430:	d002      	beq.n	8009438 <std+0x48>
 8009432:	33d0      	adds	r3, #208	@ 0xd0
 8009434:	429c      	cmp	r4, r3
 8009436:	d105      	bne.n	8009444 <std+0x54>
 8009438:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 800943c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8009440:	f000 b9b0 	b.w	80097a4 <__retarget_lock_init_recursive>
 8009444:	bd10      	pop	{r4, pc}
 8009446:	bf00      	nop
 8009448:	08009625 	.word	0x08009625
 800944c:	08009647 	.word	0x08009647
 8009450:	0800967f 	.word	0x0800967f
 8009454:	080096a3 	.word	0x080096a3
 8009458:	20000ae8 	.word	0x20000ae8

0800945c <stdio_exit_handler>:
 800945c:	4a02      	ldr	r2, [pc, #8]	@ (8009468 <stdio_exit_handler+0xc>)
 800945e:	4903      	ldr	r1, [pc, #12]	@ (800946c <stdio_exit_handler+0x10>)
 8009460:	4803      	ldr	r0, [pc, #12]	@ (8009470 <stdio_exit_handler+0x14>)
 8009462:	f000 b869 	b.w	8009538 <_fwalk_sglue>
 8009466:	bf00      	nop
 8009468:	20000090 	.word	0x20000090
 800946c:	0800c09d 	.word	0x0800c09d
 8009470:	200000a0 	.word	0x200000a0

08009474 <cleanup_stdio>:
 8009474:	6841      	ldr	r1, [r0, #4]
 8009476:	4b0c      	ldr	r3, [pc, #48]	@ (80094a8 <cleanup_stdio+0x34>)
 8009478:	4299      	cmp	r1, r3
 800947a:	b510      	push	{r4, lr}
 800947c:	4604      	mov	r4, r0
 800947e:	d001      	beq.n	8009484 <cleanup_stdio+0x10>
 8009480:	f002 fe0c 	bl	800c09c <_fflush_r>
 8009484:	68a1      	ldr	r1, [r4, #8]
 8009486:	4b09      	ldr	r3, [pc, #36]	@ (80094ac <cleanup_stdio+0x38>)
 8009488:	4299      	cmp	r1, r3
 800948a:	d002      	beq.n	8009492 <cleanup_stdio+0x1e>
 800948c:	4620      	mov	r0, r4
 800948e:	f002 fe05 	bl	800c09c <_fflush_r>
 8009492:	68e1      	ldr	r1, [r4, #12]
 8009494:	4b06      	ldr	r3, [pc, #24]	@ (80094b0 <cleanup_stdio+0x3c>)
 8009496:	4299      	cmp	r1, r3
 8009498:	d004      	beq.n	80094a4 <cleanup_stdio+0x30>
 800949a:	4620      	mov	r0, r4
 800949c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80094a0:	f002 bdfc 	b.w	800c09c <_fflush_r>
 80094a4:	bd10      	pop	{r4, pc}
 80094a6:	bf00      	nop
 80094a8:	20000ae8 	.word	0x20000ae8
 80094ac:	20000b50 	.word	0x20000b50
 80094b0:	20000bb8 	.word	0x20000bb8

080094b4 <global_stdio_init.part.0>:
 80094b4:	b510      	push	{r4, lr}
 80094b6:	4b0b      	ldr	r3, [pc, #44]	@ (80094e4 <global_stdio_init.part.0+0x30>)
 80094b8:	4c0b      	ldr	r4, [pc, #44]	@ (80094e8 <global_stdio_init.part.0+0x34>)
 80094ba:	4a0c      	ldr	r2, [pc, #48]	@ (80094ec <global_stdio_init.part.0+0x38>)
 80094bc:	601a      	str	r2, [r3, #0]
 80094be:	4620      	mov	r0, r4
 80094c0:	2200      	movs	r2, #0
 80094c2:	2104      	movs	r1, #4
 80094c4:	f7ff ff94 	bl	80093f0 <std>
 80094c8:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 80094cc:	2201      	movs	r2, #1
 80094ce:	2109      	movs	r1, #9
 80094d0:	f7ff ff8e 	bl	80093f0 <std>
 80094d4:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 80094d8:	2202      	movs	r2, #2
 80094da:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80094de:	2112      	movs	r1, #18
 80094e0:	f7ff bf86 	b.w	80093f0 <std>
 80094e4:	20000c20 	.word	0x20000c20
 80094e8:	20000ae8 	.word	0x20000ae8
 80094ec:	0800945d 	.word	0x0800945d

080094f0 <__sfp_lock_acquire>:
 80094f0:	4801      	ldr	r0, [pc, #4]	@ (80094f8 <__sfp_lock_acquire+0x8>)
 80094f2:	f000 b958 	b.w	80097a6 <__retarget_lock_acquire_recursive>
 80094f6:	bf00      	nop
 80094f8:	20000c29 	.word	0x20000c29

080094fc <__sfp_lock_release>:
 80094fc:	4801      	ldr	r0, [pc, #4]	@ (8009504 <__sfp_lock_release+0x8>)
 80094fe:	f000 b953 	b.w	80097a8 <__retarget_lock_release_recursive>
 8009502:	bf00      	nop
 8009504:	20000c29 	.word	0x20000c29

08009508 <__sinit>:
 8009508:	b510      	push	{r4, lr}
 800950a:	4604      	mov	r4, r0
 800950c:	f7ff fff0 	bl	80094f0 <__sfp_lock_acquire>
 8009510:	6a23      	ldr	r3, [r4, #32]
 8009512:	b11b      	cbz	r3, 800951c <__sinit+0x14>
 8009514:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8009518:	f7ff bff0 	b.w	80094fc <__sfp_lock_release>
 800951c:	4b04      	ldr	r3, [pc, #16]	@ (8009530 <__sinit+0x28>)
 800951e:	6223      	str	r3, [r4, #32]
 8009520:	4b04      	ldr	r3, [pc, #16]	@ (8009534 <__sinit+0x2c>)
 8009522:	681b      	ldr	r3, [r3, #0]
 8009524:	2b00      	cmp	r3, #0
 8009526:	d1f5      	bne.n	8009514 <__sinit+0xc>
 8009528:	f7ff ffc4 	bl	80094b4 <global_stdio_init.part.0>
 800952c:	e7f2      	b.n	8009514 <__sinit+0xc>
 800952e:	bf00      	nop
 8009530:	08009475 	.word	0x08009475
 8009534:	20000c20 	.word	0x20000c20

08009538 <_fwalk_sglue>:
 8009538:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800953c:	4607      	mov	r7, r0
 800953e:	4688      	mov	r8, r1
 8009540:	4614      	mov	r4, r2
 8009542:	2600      	movs	r6, #0
 8009544:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8009548:	f1b9 0901 	subs.w	r9, r9, #1
 800954c:	d505      	bpl.n	800955a <_fwalk_sglue+0x22>
 800954e:	6824      	ldr	r4, [r4, #0]
 8009550:	2c00      	cmp	r4, #0
 8009552:	d1f7      	bne.n	8009544 <_fwalk_sglue+0xc>
 8009554:	4630      	mov	r0, r6
 8009556:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800955a:	89ab      	ldrh	r3, [r5, #12]
 800955c:	2b01      	cmp	r3, #1
 800955e:	d907      	bls.n	8009570 <_fwalk_sglue+0x38>
 8009560:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8009564:	3301      	adds	r3, #1
 8009566:	d003      	beq.n	8009570 <_fwalk_sglue+0x38>
 8009568:	4629      	mov	r1, r5
 800956a:	4638      	mov	r0, r7
 800956c:	47c0      	blx	r8
 800956e:	4306      	orrs	r6, r0
 8009570:	3568      	adds	r5, #104	@ 0x68
 8009572:	e7e9      	b.n	8009548 <_fwalk_sglue+0x10>

08009574 <sniprintf>:
 8009574:	b40c      	push	{r2, r3}
 8009576:	b530      	push	{r4, r5, lr}
 8009578:	4b18      	ldr	r3, [pc, #96]	@ (80095dc <sniprintf+0x68>)
 800957a:	1e0c      	subs	r4, r1, #0
 800957c:	681d      	ldr	r5, [r3, #0]
 800957e:	b09d      	sub	sp, #116	@ 0x74
 8009580:	da08      	bge.n	8009594 <sniprintf+0x20>
 8009582:	238b      	movs	r3, #139	@ 0x8b
 8009584:	602b      	str	r3, [r5, #0]
 8009586:	f04f 30ff 	mov.w	r0, #4294967295
 800958a:	b01d      	add	sp, #116	@ 0x74
 800958c:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8009590:	b002      	add	sp, #8
 8009592:	4770      	bx	lr
 8009594:	f44f 7302 	mov.w	r3, #520	@ 0x208
 8009598:	f8ad 3014 	strh.w	r3, [sp, #20]
 800959c:	f04f 0300 	mov.w	r3, #0
 80095a0:	931b      	str	r3, [sp, #108]	@ 0x6c
 80095a2:	bf14      	ite	ne
 80095a4:	f104 33ff 	addne.w	r3, r4, #4294967295
 80095a8:	4623      	moveq	r3, r4
 80095aa:	9304      	str	r3, [sp, #16]
 80095ac:	9307      	str	r3, [sp, #28]
 80095ae:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 80095b2:	9002      	str	r0, [sp, #8]
 80095b4:	9006      	str	r0, [sp, #24]
 80095b6:	f8ad 3016 	strh.w	r3, [sp, #22]
 80095ba:	9a20      	ldr	r2, [sp, #128]	@ 0x80
 80095bc:	ab21      	add	r3, sp, #132	@ 0x84
 80095be:	a902      	add	r1, sp, #8
 80095c0:	4628      	mov	r0, r5
 80095c2:	9301      	str	r3, [sp, #4]
 80095c4:	f002 fbea 	bl	800bd9c <_svfiprintf_r>
 80095c8:	1c43      	adds	r3, r0, #1
 80095ca:	bfbc      	itt	lt
 80095cc:	238b      	movlt	r3, #139	@ 0x8b
 80095ce:	602b      	strlt	r3, [r5, #0]
 80095d0:	2c00      	cmp	r4, #0
 80095d2:	d0da      	beq.n	800958a <sniprintf+0x16>
 80095d4:	9b02      	ldr	r3, [sp, #8]
 80095d6:	2200      	movs	r2, #0
 80095d8:	701a      	strb	r2, [r3, #0]
 80095da:	e7d6      	b.n	800958a <sniprintf+0x16>
 80095dc:	2000009c 	.word	0x2000009c

080095e0 <siprintf>:
 80095e0:	b40e      	push	{r1, r2, r3}
 80095e2:	b510      	push	{r4, lr}
 80095e4:	b09d      	sub	sp, #116	@ 0x74
 80095e6:	ab1f      	add	r3, sp, #124	@ 0x7c
 80095e8:	9002      	str	r0, [sp, #8]
 80095ea:	9006      	str	r0, [sp, #24]
 80095ec:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 80095f0:	480a      	ldr	r0, [pc, #40]	@ (800961c <siprintf+0x3c>)
 80095f2:	9107      	str	r1, [sp, #28]
 80095f4:	9104      	str	r1, [sp, #16]
 80095f6:	490a      	ldr	r1, [pc, #40]	@ (8009620 <siprintf+0x40>)
 80095f8:	f853 2b04 	ldr.w	r2, [r3], #4
 80095fc:	9105      	str	r1, [sp, #20]
 80095fe:	2400      	movs	r4, #0
 8009600:	a902      	add	r1, sp, #8
 8009602:	6800      	ldr	r0, [r0, #0]
 8009604:	9301      	str	r3, [sp, #4]
 8009606:	941b      	str	r4, [sp, #108]	@ 0x6c
 8009608:	f002 fbc8 	bl	800bd9c <_svfiprintf_r>
 800960c:	9b02      	ldr	r3, [sp, #8]
 800960e:	701c      	strb	r4, [r3, #0]
 8009610:	b01d      	add	sp, #116	@ 0x74
 8009612:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8009616:	b003      	add	sp, #12
 8009618:	4770      	bx	lr
 800961a:	bf00      	nop
 800961c:	2000009c 	.word	0x2000009c
 8009620:	ffff0208 	.word	0xffff0208

08009624 <__sread>:
 8009624:	b510      	push	{r4, lr}
 8009626:	460c      	mov	r4, r1
 8009628:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800962c:	f000 f86c 	bl	8009708 <_read_r>
 8009630:	2800      	cmp	r0, #0
 8009632:	bfab      	itete	ge
 8009634:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 8009636:	89a3      	ldrhlt	r3, [r4, #12]
 8009638:	181b      	addge	r3, r3, r0
 800963a:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 800963e:	bfac      	ite	ge
 8009640:	6563      	strge	r3, [r4, #84]	@ 0x54
 8009642:	81a3      	strhlt	r3, [r4, #12]
 8009644:	bd10      	pop	{r4, pc}

08009646 <__swrite>:
 8009646:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800964a:	461f      	mov	r7, r3
 800964c:	898b      	ldrh	r3, [r1, #12]
 800964e:	05db      	lsls	r3, r3, #23
 8009650:	4605      	mov	r5, r0
 8009652:	460c      	mov	r4, r1
 8009654:	4616      	mov	r6, r2
 8009656:	d505      	bpl.n	8009664 <__swrite+0x1e>
 8009658:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800965c:	2302      	movs	r3, #2
 800965e:	2200      	movs	r2, #0
 8009660:	f000 f840 	bl	80096e4 <_lseek_r>
 8009664:	89a3      	ldrh	r3, [r4, #12]
 8009666:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800966a:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800966e:	81a3      	strh	r3, [r4, #12]
 8009670:	4632      	mov	r2, r6
 8009672:	463b      	mov	r3, r7
 8009674:	4628      	mov	r0, r5
 8009676:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800967a:	f000 b857 	b.w	800972c <_write_r>

0800967e <__sseek>:
 800967e:	b510      	push	{r4, lr}
 8009680:	460c      	mov	r4, r1
 8009682:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8009686:	f000 f82d 	bl	80096e4 <_lseek_r>
 800968a:	1c43      	adds	r3, r0, #1
 800968c:	89a3      	ldrh	r3, [r4, #12]
 800968e:	bf15      	itete	ne
 8009690:	6560      	strne	r0, [r4, #84]	@ 0x54
 8009692:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 8009696:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 800969a:	81a3      	strheq	r3, [r4, #12]
 800969c:	bf18      	it	ne
 800969e:	81a3      	strhne	r3, [r4, #12]
 80096a0:	bd10      	pop	{r4, pc}

080096a2 <__sclose>:
 80096a2:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80096a6:	f000 b80d 	b.w	80096c4 <_close_r>

080096aa <memset>:
 80096aa:	4402      	add	r2, r0
 80096ac:	4603      	mov	r3, r0
 80096ae:	4293      	cmp	r3, r2
 80096b0:	d100      	bne.n	80096b4 <memset+0xa>
 80096b2:	4770      	bx	lr
 80096b4:	f803 1b01 	strb.w	r1, [r3], #1
 80096b8:	e7f9      	b.n	80096ae <memset+0x4>
	...

080096bc <_localeconv_r>:
 80096bc:	4800      	ldr	r0, [pc, #0]	@ (80096c0 <_localeconv_r+0x4>)
 80096be:	4770      	bx	lr
 80096c0:	200001dc 	.word	0x200001dc

080096c4 <_close_r>:
 80096c4:	b538      	push	{r3, r4, r5, lr}
 80096c6:	4d06      	ldr	r5, [pc, #24]	@ (80096e0 <_close_r+0x1c>)
 80096c8:	2300      	movs	r3, #0
 80096ca:	4604      	mov	r4, r0
 80096cc:	4608      	mov	r0, r1
 80096ce:	602b      	str	r3, [r5, #0]
 80096d0:	f7f9 fbca 	bl	8002e68 <_close>
 80096d4:	1c43      	adds	r3, r0, #1
 80096d6:	d102      	bne.n	80096de <_close_r+0x1a>
 80096d8:	682b      	ldr	r3, [r5, #0]
 80096da:	b103      	cbz	r3, 80096de <_close_r+0x1a>
 80096dc:	6023      	str	r3, [r4, #0]
 80096de:	bd38      	pop	{r3, r4, r5, pc}
 80096e0:	20000c24 	.word	0x20000c24

080096e4 <_lseek_r>:
 80096e4:	b538      	push	{r3, r4, r5, lr}
 80096e6:	4d07      	ldr	r5, [pc, #28]	@ (8009704 <_lseek_r+0x20>)
 80096e8:	4604      	mov	r4, r0
 80096ea:	4608      	mov	r0, r1
 80096ec:	4611      	mov	r1, r2
 80096ee:	2200      	movs	r2, #0
 80096f0:	602a      	str	r2, [r5, #0]
 80096f2:	461a      	mov	r2, r3
 80096f4:	f7f9 fbdf 	bl	8002eb6 <_lseek>
 80096f8:	1c43      	adds	r3, r0, #1
 80096fa:	d102      	bne.n	8009702 <_lseek_r+0x1e>
 80096fc:	682b      	ldr	r3, [r5, #0]
 80096fe:	b103      	cbz	r3, 8009702 <_lseek_r+0x1e>
 8009700:	6023      	str	r3, [r4, #0]
 8009702:	bd38      	pop	{r3, r4, r5, pc}
 8009704:	20000c24 	.word	0x20000c24

08009708 <_read_r>:
 8009708:	b538      	push	{r3, r4, r5, lr}
 800970a:	4d07      	ldr	r5, [pc, #28]	@ (8009728 <_read_r+0x20>)
 800970c:	4604      	mov	r4, r0
 800970e:	4608      	mov	r0, r1
 8009710:	4611      	mov	r1, r2
 8009712:	2200      	movs	r2, #0
 8009714:	602a      	str	r2, [r5, #0]
 8009716:	461a      	mov	r2, r3
 8009718:	f7f9 fb6d 	bl	8002df6 <_read>
 800971c:	1c43      	adds	r3, r0, #1
 800971e:	d102      	bne.n	8009726 <_read_r+0x1e>
 8009720:	682b      	ldr	r3, [r5, #0]
 8009722:	b103      	cbz	r3, 8009726 <_read_r+0x1e>
 8009724:	6023      	str	r3, [r4, #0]
 8009726:	bd38      	pop	{r3, r4, r5, pc}
 8009728:	20000c24 	.word	0x20000c24

0800972c <_write_r>:
 800972c:	b538      	push	{r3, r4, r5, lr}
 800972e:	4d07      	ldr	r5, [pc, #28]	@ (800974c <_write_r+0x20>)
 8009730:	4604      	mov	r4, r0
 8009732:	4608      	mov	r0, r1
 8009734:	4611      	mov	r1, r2
 8009736:	2200      	movs	r2, #0
 8009738:	602a      	str	r2, [r5, #0]
 800973a:	461a      	mov	r2, r3
 800973c:	f7f9 fb78 	bl	8002e30 <_write>
 8009740:	1c43      	adds	r3, r0, #1
 8009742:	d102      	bne.n	800974a <_write_r+0x1e>
 8009744:	682b      	ldr	r3, [r5, #0]
 8009746:	b103      	cbz	r3, 800974a <_write_r+0x1e>
 8009748:	6023      	str	r3, [r4, #0]
 800974a:	bd38      	pop	{r3, r4, r5, pc}
 800974c:	20000c24 	.word	0x20000c24

08009750 <__errno>:
 8009750:	4b01      	ldr	r3, [pc, #4]	@ (8009758 <__errno+0x8>)
 8009752:	6818      	ldr	r0, [r3, #0]
 8009754:	4770      	bx	lr
 8009756:	bf00      	nop
 8009758:	2000009c 	.word	0x2000009c

0800975c <__libc_init_array>:
 800975c:	b570      	push	{r4, r5, r6, lr}
 800975e:	4d0d      	ldr	r5, [pc, #52]	@ (8009794 <__libc_init_array+0x38>)
 8009760:	4c0d      	ldr	r4, [pc, #52]	@ (8009798 <__libc_init_array+0x3c>)
 8009762:	1b64      	subs	r4, r4, r5
 8009764:	10a4      	asrs	r4, r4, #2
 8009766:	2600      	movs	r6, #0
 8009768:	42a6      	cmp	r6, r4
 800976a:	d109      	bne.n	8009780 <__libc_init_array+0x24>
 800976c:	4d0b      	ldr	r5, [pc, #44]	@ (800979c <__libc_init_array+0x40>)
 800976e:	4c0c      	ldr	r4, [pc, #48]	@ (80097a0 <__libc_init_array+0x44>)
 8009770:	f003 fcae 	bl	800d0d0 <_init>
 8009774:	1b64      	subs	r4, r4, r5
 8009776:	10a4      	asrs	r4, r4, #2
 8009778:	2600      	movs	r6, #0
 800977a:	42a6      	cmp	r6, r4
 800977c:	d105      	bne.n	800978a <__libc_init_array+0x2e>
 800977e:	bd70      	pop	{r4, r5, r6, pc}
 8009780:	f855 3b04 	ldr.w	r3, [r5], #4
 8009784:	4798      	blx	r3
 8009786:	3601      	adds	r6, #1
 8009788:	e7ee      	b.n	8009768 <__libc_init_array+0xc>
 800978a:	f855 3b04 	ldr.w	r3, [r5], #4
 800978e:	4798      	blx	r3
 8009790:	3601      	adds	r6, #1
 8009792:	e7f2      	b.n	800977a <__libc_init_array+0x1e>
 8009794:	0800dd38 	.word	0x0800dd38
 8009798:	0800dd38 	.word	0x0800dd38
 800979c:	0800dd38 	.word	0x0800dd38
 80097a0:	0800dd3c 	.word	0x0800dd3c

080097a4 <__retarget_lock_init_recursive>:
 80097a4:	4770      	bx	lr

080097a6 <__retarget_lock_acquire_recursive>:
 80097a6:	4770      	bx	lr

080097a8 <__retarget_lock_release_recursive>:
 80097a8:	4770      	bx	lr

080097aa <memcpy>:
 80097aa:	440a      	add	r2, r1
 80097ac:	4291      	cmp	r1, r2
 80097ae:	f100 33ff 	add.w	r3, r0, #4294967295
 80097b2:	d100      	bne.n	80097b6 <memcpy+0xc>
 80097b4:	4770      	bx	lr
 80097b6:	b510      	push	{r4, lr}
 80097b8:	f811 4b01 	ldrb.w	r4, [r1], #1
 80097bc:	f803 4f01 	strb.w	r4, [r3, #1]!
 80097c0:	4291      	cmp	r1, r2
 80097c2:	d1f9      	bne.n	80097b8 <memcpy+0xe>
 80097c4:	bd10      	pop	{r4, pc}
	...

080097c8 <nanf>:
 80097c8:	ed9f 0a01 	vldr	s0, [pc, #4]	@ 80097d0 <nanf+0x8>
 80097cc:	4770      	bx	lr
 80097ce:	bf00      	nop
 80097d0:	7fc00000 	.word	0x7fc00000

080097d4 <quorem>:
 80097d4:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80097d8:	6903      	ldr	r3, [r0, #16]
 80097da:	690c      	ldr	r4, [r1, #16]
 80097dc:	42a3      	cmp	r3, r4
 80097de:	4607      	mov	r7, r0
 80097e0:	db7e      	blt.n	80098e0 <quorem+0x10c>
 80097e2:	3c01      	subs	r4, #1
 80097e4:	f101 0814 	add.w	r8, r1, #20
 80097e8:	00a3      	lsls	r3, r4, #2
 80097ea:	f100 0514 	add.w	r5, r0, #20
 80097ee:	9300      	str	r3, [sp, #0]
 80097f0:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 80097f4:	9301      	str	r3, [sp, #4]
 80097f6:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 80097fa:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 80097fe:	3301      	adds	r3, #1
 8009800:	429a      	cmp	r2, r3
 8009802:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 8009806:	fbb2 f6f3 	udiv	r6, r2, r3
 800980a:	d32e      	bcc.n	800986a <quorem+0x96>
 800980c:	f04f 0a00 	mov.w	sl, #0
 8009810:	46c4      	mov	ip, r8
 8009812:	46ae      	mov	lr, r5
 8009814:	46d3      	mov	fp, sl
 8009816:	f85c 3b04 	ldr.w	r3, [ip], #4
 800981a:	b298      	uxth	r0, r3
 800981c:	fb06 a000 	mla	r0, r6, r0, sl
 8009820:	0c02      	lsrs	r2, r0, #16
 8009822:	0c1b      	lsrs	r3, r3, #16
 8009824:	fb06 2303 	mla	r3, r6, r3, r2
 8009828:	f8de 2000 	ldr.w	r2, [lr]
 800982c:	b280      	uxth	r0, r0
 800982e:	b292      	uxth	r2, r2
 8009830:	1a12      	subs	r2, r2, r0
 8009832:	445a      	add	r2, fp
 8009834:	f8de 0000 	ldr.w	r0, [lr]
 8009838:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800983c:	b29b      	uxth	r3, r3
 800983e:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 8009842:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 8009846:	b292      	uxth	r2, r2
 8009848:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 800984c:	45e1      	cmp	r9, ip
 800984e:	f84e 2b04 	str.w	r2, [lr], #4
 8009852:	ea4f 4b23 	mov.w	fp, r3, asr #16
 8009856:	d2de      	bcs.n	8009816 <quorem+0x42>
 8009858:	9b00      	ldr	r3, [sp, #0]
 800985a:	58eb      	ldr	r3, [r5, r3]
 800985c:	b92b      	cbnz	r3, 800986a <quorem+0x96>
 800985e:	9b01      	ldr	r3, [sp, #4]
 8009860:	3b04      	subs	r3, #4
 8009862:	429d      	cmp	r5, r3
 8009864:	461a      	mov	r2, r3
 8009866:	d32f      	bcc.n	80098c8 <quorem+0xf4>
 8009868:	613c      	str	r4, [r7, #16]
 800986a:	4638      	mov	r0, r7
 800986c:	f001 f9c8 	bl	800ac00 <__mcmp>
 8009870:	2800      	cmp	r0, #0
 8009872:	db25      	blt.n	80098c0 <quorem+0xec>
 8009874:	4629      	mov	r1, r5
 8009876:	2000      	movs	r0, #0
 8009878:	f858 2b04 	ldr.w	r2, [r8], #4
 800987c:	f8d1 c000 	ldr.w	ip, [r1]
 8009880:	fa1f fe82 	uxth.w	lr, r2
 8009884:	fa1f f38c 	uxth.w	r3, ip
 8009888:	eba3 030e 	sub.w	r3, r3, lr
 800988c:	4403      	add	r3, r0
 800988e:	0c12      	lsrs	r2, r2, #16
 8009890:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 8009894:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 8009898:	b29b      	uxth	r3, r3
 800989a:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800989e:	45c1      	cmp	r9, r8
 80098a0:	f841 3b04 	str.w	r3, [r1], #4
 80098a4:	ea4f 4022 	mov.w	r0, r2, asr #16
 80098a8:	d2e6      	bcs.n	8009878 <quorem+0xa4>
 80098aa:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 80098ae:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 80098b2:	b922      	cbnz	r2, 80098be <quorem+0xea>
 80098b4:	3b04      	subs	r3, #4
 80098b6:	429d      	cmp	r5, r3
 80098b8:	461a      	mov	r2, r3
 80098ba:	d30b      	bcc.n	80098d4 <quorem+0x100>
 80098bc:	613c      	str	r4, [r7, #16]
 80098be:	3601      	adds	r6, #1
 80098c0:	4630      	mov	r0, r6
 80098c2:	b003      	add	sp, #12
 80098c4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80098c8:	6812      	ldr	r2, [r2, #0]
 80098ca:	3b04      	subs	r3, #4
 80098cc:	2a00      	cmp	r2, #0
 80098ce:	d1cb      	bne.n	8009868 <quorem+0x94>
 80098d0:	3c01      	subs	r4, #1
 80098d2:	e7c6      	b.n	8009862 <quorem+0x8e>
 80098d4:	6812      	ldr	r2, [r2, #0]
 80098d6:	3b04      	subs	r3, #4
 80098d8:	2a00      	cmp	r2, #0
 80098da:	d1ef      	bne.n	80098bc <quorem+0xe8>
 80098dc:	3c01      	subs	r4, #1
 80098de:	e7ea      	b.n	80098b6 <quorem+0xe2>
 80098e0:	2000      	movs	r0, #0
 80098e2:	e7ee      	b.n	80098c2 <quorem+0xee>
 80098e4:	0000      	movs	r0, r0
	...

080098e8 <_dtoa_r>:
 80098e8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80098ec:	69c7      	ldr	r7, [r0, #28]
 80098ee:	b097      	sub	sp, #92	@ 0x5c
 80098f0:	ed8d 0b04 	vstr	d0, [sp, #16]
 80098f4:	ec55 4b10 	vmov	r4, r5, d0
 80098f8:	9e20      	ldr	r6, [sp, #128]	@ 0x80
 80098fa:	9107      	str	r1, [sp, #28]
 80098fc:	4681      	mov	r9, r0
 80098fe:	920c      	str	r2, [sp, #48]	@ 0x30
 8009900:	9311      	str	r3, [sp, #68]	@ 0x44
 8009902:	b97f      	cbnz	r7, 8009924 <_dtoa_r+0x3c>
 8009904:	2010      	movs	r0, #16
 8009906:	f000 fe09 	bl	800a51c <malloc>
 800990a:	4602      	mov	r2, r0
 800990c:	f8c9 001c 	str.w	r0, [r9, #28]
 8009910:	b920      	cbnz	r0, 800991c <_dtoa_r+0x34>
 8009912:	4ba9      	ldr	r3, [pc, #676]	@ (8009bb8 <_dtoa_r+0x2d0>)
 8009914:	21ef      	movs	r1, #239	@ 0xef
 8009916:	48a9      	ldr	r0, [pc, #676]	@ (8009bbc <_dtoa_r+0x2d4>)
 8009918:	f002 fc2e 	bl	800c178 <__assert_func>
 800991c:	e9c0 7701 	strd	r7, r7, [r0, #4]
 8009920:	6007      	str	r7, [r0, #0]
 8009922:	60c7      	str	r7, [r0, #12]
 8009924:	f8d9 301c 	ldr.w	r3, [r9, #28]
 8009928:	6819      	ldr	r1, [r3, #0]
 800992a:	b159      	cbz	r1, 8009944 <_dtoa_r+0x5c>
 800992c:	685a      	ldr	r2, [r3, #4]
 800992e:	604a      	str	r2, [r1, #4]
 8009930:	2301      	movs	r3, #1
 8009932:	4093      	lsls	r3, r2
 8009934:	608b      	str	r3, [r1, #8]
 8009936:	4648      	mov	r0, r9
 8009938:	f000 fee6 	bl	800a708 <_Bfree>
 800993c:	f8d9 301c 	ldr.w	r3, [r9, #28]
 8009940:	2200      	movs	r2, #0
 8009942:	601a      	str	r2, [r3, #0]
 8009944:	1e2b      	subs	r3, r5, #0
 8009946:	bfb9      	ittee	lt
 8009948:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 800994c:	9305      	strlt	r3, [sp, #20]
 800994e:	2300      	movge	r3, #0
 8009950:	6033      	strge	r3, [r6, #0]
 8009952:	9f05      	ldr	r7, [sp, #20]
 8009954:	4b9a      	ldr	r3, [pc, #616]	@ (8009bc0 <_dtoa_r+0x2d8>)
 8009956:	bfbc      	itt	lt
 8009958:	2201      	movlt	r2, #1
 800995a:	6032      	strlt	r2, [r6, #0]
 800995c:	43bb      	bics	r3, r7
 800995e:	d112      	bne.n	8009986 <_dtoa_r+0x9e>
 8009960:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 8009962:	f242 730f 	movw	r3, #9999	@ 0x270f
 8009966:	6013      	str	r3, [r2, #0]
 8009968:	f3c7 0313 	ubfx	r3, r7, #0, #20
 800996c:	4323      	orrs	r3, r4
 800996e:	f000 855a 	beq.w	800a426 <_dtoa_r+0xb3e>
 8009972:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8009974:	f8df a25c 	ldr.w	sl, [pc, #604]	@ 8009bd4 <_dtoa_r+0x2ec>
 8009978:	2b00      	cmp	r3, #0
 800997a:	f000 855c 	beq.w	800a436 <_dtoa_r+0xb4e>
 800997e:	f10a 0303 	add.w	r3, sl, #3
 8009982:	f000 bd56 	b.w	800a432 <_dtoa_r+0xb4a>
 8009986:	ed9d 7b04 	vldr	d7, [sp, #16]
 800998a:	2200      	movs	r2, #0
 800998c:	ec51 0b17 	vmov	r0, r1, d7
 8009990:	2300      	movs	r3, #0
 8009992:	ed8d 7b0a 	vstr	d7, [sp, #40]	@ 0x28
 8009996:	f7f7 f89f 	bl	8000ad8 <__aeabi_dcmpeq>
 800999a:	4680      	mov	r8, r0
 800999c:	b158      	cbz	r0, 80099b6 <_dtoa_r+0xce>
 800999e:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 80099a0:	2301      	movs	r3, #1
 80099a2:	6013      	str	r3, [r2, #0]
 80099a4:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 80099a6:	b113      	cbz	r3, 80099ae <_dtoa_r+0xc6>
 80099a8:	9a21      	ldr	r2, [sp, #132]	@ 0x84
 80099aa:	4b86      	ldr	r3, [pc, #536]	@ (8009bc4 <_dtoa_r+0x2dc>)
 80099ac:	6013      	str	r3, [r2, #0]
 80099ae:	f8df a228 	ldr.w	sl, [pc, #552]	@ 8009bd8 <_dtoa_r+0x2f0>
 80099b2:	f000 bd40 	b.w	800a436 <_dtoa_r+0xb4e>
 80099b6:	ed9d 0b0a 	vldr	d0, [sp, #40]	@ 0x28
 80099ba:	aa14      	add	r2, sp, #80	@ 0x50
 80099bc:	a915      	add	r1, sp, #84	@ 0x54
 80099be:	4648      	mov	r0, r9
 80099c0:	f001 fa3e 	bl	800ae40 <__d2b>
 80099c4:	f3c7 560a 	ubfx	r6, r7, #20, #11
 80099c8:	9002      	str	r0, [sp, #8]
 80099ca:	2e00      	cmp	r6, #0
 80099cc:	d078      	beq.n	8009ac0 <_dtoa_r+0x1d8>
 80099ce:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 80099d0:	f8cd 8048 	str.w	r8, [sp, #72]	@ 0x48
 80099d4:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80099d8:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 80099dc:	f043 537f 	orr.w	r3, r3, #1069547520	@ 0x3fc00000
 80099e0:	f443 1340 	orr.w	r3, r3, #3145728	@ 0x300000
 80099e4:	f2a6 36ff 	subw	r6, r6, #1023	@ 0x3ff
 80099e8:	4619      	mov	r1, r3
 80099ea:	2200      	movs	r2, #0
 80099ec:	4b76      	ldr	r3, [pc, #472]	@ (8009bc8 <_dtoa_r+0x2e0>)
 80099ee:	f7f6 fc53 	bl	8000298 <__aeabi_dsub>
 80099f2:	a36b      	add	r3, pc, #428	@ (adr r3, 8009ba0 <_dtoa_r+0x2b8>)
 80099f4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80099f8:	f7f6 fe06 	bl	8000608 <__aeabi_dmul>
 80099fc:	a36a      	add	r3, pc, #424	@ (adr r3, 8009ba8 <_dtoa_r+0x2c0>)
 80099fe:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009a02:	f7f6 fc4b 	bl	800029c <__adddf3>
 8009a06:	4604      	mov	r4, r0
 8009a08:	4630      	mov	r0, r6
 8009a0a:	460d      	mov	r5, r1
 8009a0c:	f7f6 fd92 	bl	8000534 <__aeabi_i2d>
 8009a10:	a367      	add	r3, pc, #412	@ (adr r3, 8009bb0 <_dtoa_r+0x2c8>)
 8009a12:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009a16:	f7f6 fdf7 	bl	8000608 <__aeabi_dmul>
 8009a1a:	4602      	mov	r2, r0
 8009a1c:	460b      	mov	r3, r1
 8009a1e:	4620      	mov	r0, r4
 8009a20:	4629      	mov	r1, r5
 8009a22:	f7f6 fc3b 	bl	800029c <__adddf3>
 8009a26:	4604      	mov	r4, r0
 8009a28:	460d      	mov	r5, r1
 8009a2a:	f7f7 f89d 	bl	8000b68 <__aeabi_d2iz>
 8009a2e:	2200      	movs	r2, #0
 8009a30:	4607      	mov	r7, r0
 8009a32:	2300      	movs	r3, #0
 8009a34:	4620      	mov	r0, r4
 8009a36:	4629      	mov	r1, r5
 8009a38:	f7f7 f858 	bl	8000aec <__aeabi_dcmplt>
 8009a3c:	b140      	cbz	r0, 8009a50 <_dtoa_r+0x168>
 8009a3e:	4638      	mov	r0, r7
 8009a40:	f7f6 fd78 	bl	8000534 <__aeabi_i2d>
 8009a44:	4622      	mov	r2, r4
 8009a46:	462b      	mov	r3, r5
 8009a48:	f7f7 f846 	bl	8000ad8 <__aeabi_dcmpeq>
 8009a4c:	b900      	cbnz	r0, 8009a50 <_dtoa_r+0x168>
 8009a4e:	3f01      	subs	r7, #1
 8009a50:	2f16      	cmp	r7, #22
 8009a52:	d852      	bhi.n	8009afa <_dtoa_r+0x212>
 8009a54:	4b5d      	ldr	r3, [pc, #372]	@ (8009bcc <_dtoa_r+0x2e4>)
 8009a56:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 8009a5a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009a5e:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 8009a62:	f7f7 f843 	bl	8000aec <__aeabi_dcmplt>
 8009a66:	2800      	cmp	r0, #0
 8009a68:	d049      	beq.n	8009afe <_dtoa_r+0x216>
 8009a6a:	3f01      	subs	r7, #1
 8009a6c:	2300      	movs	r3, #0
 8009a6e:	9310      	str	r3, [sp, #64]	@ 0x40
 8009a70:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 8009a72:	1b9b      	subs	r3, r3, r6
 8009a74:	1e5a      	subs	r2, r3, #1
 8009a76:	bf45      	ittet	mi
 8009a78:	f1c3 0301 	rsbmi	r3, r3, #1
 8009a7c:	9300      	strmi	r3, [sp, #0]
 8009a7e:	2300      	movpl	r3, #0
 8009a80:	2300      	movmi	r3, #0
 8009a82:	9206      	str	r2, [sp, #24]
 8009a84:	bf54      	ite	pl
 8009a86:	9300      	strpl	r3, [sp, #0]
 8009a88:	9306      	strmi	r3, [sp, #24]
 8009a8a:	2f00      	cmp	r7, #0
 8009a8c:	db39      	blt.n	8009b02 <_dtoa_r+0x21a>
 8009a8e:	9b06      	ldr	r3, [sp, #24]
 8009a90:	970d      	str	r7, [sp, #52]	@ 0x34
 8009a92:	443b      	add	r3, r7
 8009a94:	9306      	str	r3, [sp, #24]
 8009a96:	2300      	movs	r3, #0
 8009a98:	9308      	str	r3, [sp, #32]
 8009a9a:	9b07      	ldr	r3, [sp, #28]
 8009a9c:	2b09      	cmp	r3, #9
 8009a9e:	d863      	bhi.n	8009b68 <_dtoa_r+0x280>
 8009aa0:	2b05      	cmp	r3, #5
 8009aa2:	bfc4      	itt	gt
 8009aa4:	3b04      	subgt	r3, #4
 8009aa6:	9307      	strgt	r3, [sp, #28]
 8009aa8:	9b07      	ldr	r3, [sp, #28]
 8009aaa:	f1a3 0302 	sub.w	r3, r3, #2
 8009aae:	bfcc      	ite	gt
 8009ab0:	2400      	movgt	r4, #0
 8009ab2:	2401      	movle	r4, #1
 8009ab4:	2b03      	cmp	r3, #3
 8009ab6:	d863      	bhi.n	8009b80 <_dtoa_r+0x298>
 8009ab8:	e8df f003 	tbb	[pc, r3]
 8009abc:	2b375452 	.word	0x2b375452
 8009ac0:	e9dd 6314 	ldrd	r6, r3, [sp, #80]	@ 0x50
 8009ac4:	441e      	add	r6, r3
 8009ac6:	f206 4332 	addw	r3, r6, #1074	@ 0x432
 8009aca:	2b20      	cmp	r3, #32
 8009acc:	bfc1      	itttt	gt
 8009ace:	f1c3 0340 	rsbgt	r3, r3, #64	@ 0x40
 8009ad2:	409f      	lslgt	r7, r3
 8009ad4:	f206 4312 	addwgt	r3, r6, #1042	@ 0x412
 8009ad8:	fa24 f303 	lsrgt.w	r3, r4, r3
 8009adc:	bfd6      	itet	le
 8009ade:	f1c3 0320 	rsble	r3, r3, #32
 8009ae2:	ea47 0003 	orrgt.w	r0, r7, r3
 8009ae6:	fa04 f003 	lslle.w	r0, r4, r3
 8009aea:	f7f6 fd13 	bl	8000514 <__aeabi_ui2d>
 8009aee:	2201      	movs	r2, #1
 8009af0:	f1a1 73f8 	sub.w	r3, r1, #32505856	@ 0x1f00000
 8009af4:	3e01      	subs	r6, #1
 8009af6:	9212      	str	r2, [sp, #72]	@ 0x48
 8009af8:	e776      	b.n	80099e8 <_dtoa_r+0x100>
 8009afa:	2301      	movs	r3, #1
 8009afc:	e7b7      	b.n	8009a6e <_dtoa_r+0x186>
 8009afe:	9010      	str	r0, [sp, #64]	@ 0x40
 8009b00:	e7b6      	b.n	8009a70 <_dtoa_r+0x188>
 8009b02:	9b00      	ldr	r3, [sp, #0]
 8009b04:	1bdb      	subs	r3, r3, r7
 8009b06:	9300      	str	r3, [sp, #0]
 8009b08:	427b      	negs	r3, r7
 8009b0a:	9308      	str	r3, [sp, #32]
 8009b0c:	2300      	movs	r3, #0
 8009b0e:	930d      	str	r3, [sp, #52]	@ 0x34
 8009b10:	e7c3      	b.n	8009a9a <_dtoa_r+0x1b2>
 8009b12:	2301      	movs	r3, #1
 8009b14:	9309      	str	r3, [sp, #36]	@ 0x24
 8009b16:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8009b18:	eb07 0b03 	add.w	fp, r7, r3
 8009b1c:	f10b 0301 	add.w	r3, fp, #1
 8009b20:	2b01      	cmp	r3, #1
 8009b22:	9303      	str	r3, [sp, #12]
 8009b24:	bfb8      	it	lt
 8009b26:	2301      	movlt	r3, #1
 8009b28:	e006      	b.n	8009b38 <_dtoa_r+0x250>
 8009b2a:	2301      	movs	r3, #1
 8009b2c:	9309      	str	r3, [sp, #36]	@ 0x24
 8009b2e:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8009b30:	2b00      	cmp	r3, #0
 8009b32:	dd28      	ble.n	8009b86 <_dtoa_r+0x29e>
 8009b34:	469b      	mov	fp, r3
 8009b36:	9303      	str	r3, [sp, #12]
 8009b38:	f8d9 001c 	ldr.w	r0, [r9, #28]
 8009b3c:	2100      	movs	r1, #0
 8009b3e:	2204      	movs	r2, #4
 8009b40:	f102 0514 	add.w	r5, r2, #20
 8009b44:	429d      	cmp	r5, r3
 8009b46:	d926      	bls.n	8009b96 <_dtoa_r+0x2ae>
 8009b48:	6041      	str	r1, [r0, #4]
 8009b4a:	4648      	mov	r0, r9
 8009b4c:	f000 fd9c 	bl	800a688 <_Balloc>
 8009b50:	4682      	mov	sl, r0
 8009b52:	2800      	cmp	r0, #0
 8009b54:	d142      	bne.n	8009bdc <_dtoa_r+0x2f4>
 8009b56:	4b1e      	ldr	r3, [pc, #120]	@ (8009bd0 <_dtoa_r+0x2e8>)
 8009b58:	4602      	mov	r2, r0
 8009b5a:	f240 11af 	movw	r1, #431	@ 0x1af
 8009b5e:	e6da      	b.n	8009916 <_dtoa_r+0x2e>
 8009b60:	2300      	movs	r3, #0
 8009b62:	e7e3      	b.n	8009b2c <_dtoa_r+0x244>
 8009b64:	2300      	movs	r3, #0
 8009b66:	e7d5      	b.n	8009b14 <_dtoa_r+0x22c>
 8009b68:	2401      	movs	r4, #1
 8009b6a:	2300      	movs	r3, #0
 8009b6c:	9307      	str	r3, [sp, #28]
 8009b6e:	9409      	str	r4, [sp, #36]	@ 0x24
 8009b70:	f04f 3bff 	mov.w	fp, #4294967295
 8009b74:	2200      	movs	r2, #0
 8009b76:	f8cd b00c 	str.w	fp, [sp, #12]
 8009b7a:	2312      	movs	r3, #18
 8009b7c:	920c      	str	r2, [sp, #48]	@ 0x30
 8009b7e:	e7db      	b.n	8009b38 <_dtoa_r+0x250>
 8009b80:	2301      	movs	r3, #1
 8009b82:	9309      	str	r3, [sp, #36]	@ 0x24
 8009b84:	e7f4      	b.n	8009b70 <_dtoa_r+0x288>
 8009b86:	f04f 0b01 	mov.w	fp, #1
 8009b8a:	f8cd b00c 	str.w	fp, [sp, #12]
 8009b8e:	465b      	mov	r3, fp
 8009b90:	f8cd b030 	str.w	fp, [sp, #48]	@ 0x30
 8009b94:	e7d0      	b.n	8009b38 <_dtoa_r+0x250>
 8009b96:	3101      	adds	r1, #1
 8009b98:	0052      	lsls	r2, r2, #1
 8009b9a:	e7d1      	b.n	8009b40 <_dtoa_r+0x258>
 8009b9c:	f3af 8000 	nop.w
 8009ba0:	636f4361 	.word	0x636f4361
 8009ba4:	3fd287a7 	.word	0x3fd287a7
 8009ba8:	8b60c8b3 	.word	0x8b60c8b3
 8009bac:	3fc68a28 	.word	0x3fc68a28
 8009bb0:	509f79fb 	.word	0x509f79fb
 8009bb4:	3fd34413 	.word	0x3fd34413
 8009bb8:	0800d936 	.word	0x0800d936
 8009bbc:	0800d94d 	.word	0x0800d94d
 8009bc0:	7ff00000 	.word	0x7ff00000
 8009bc4:	0800d901 	.word	0x0800d901
 8009bc8:	3ff80000 	.word	0x3ff80000
 8009bcc:	0800db00 	.word	0x0800db00
 8009bd0:	0800d9a5 	.word	0x0800d9a5
 8009bd4:	0800d932 	.word	0x0800d932
 8009bd8:	0800d900 	.word	0x0800d900
 8009bdc:	f8d9 301c 	ldr.w	r3, [r9, #28]
 8009be0:	6018      	str	r0, [r3, #0]
 8009be2:	9b03      	ldr	r3, [sp, #12]
 8009be4:	2b0e      	cmp	r3, #14
 8009be6:	f200 80a1 	bhi.w	8009d2c <_dtoa_r+0x444>
 8009bea:	2c00      	cmp	r4, #0
 8009bec:	f000 809e 	beq.w	8009d2c <_dtoa_r+0x444>
 8009bf0:	2f00      	cmp	r7, #0
 8009bf2:	dd33      	ble.n	8009c5c <_dtoa_r+0x374>
 8009bf4:	4b9c      	ldr	r3, [pc, #624]	@ (8009e68 <_dtoa_r+0x580>)
 8009bf6:	f007 020f 	and.w	r2, r7, #15
 8009bfa:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8009bfe:	ed93 7b00 	vldr	d7, [r3]
 8009c02:	05f8      	lsls	r0, r7, #23
 8009c04:	ed8d 7b0e 	vstr	d7, [sp, #56]	@ 0x38
 8009c08:	ea4f 1427 	mov.w	r4, r7, asr #4
 8009c0c:	d516      	bpl.n	8009c3c <_dtoa_r+0x354>
 8009c0e:	4b97      	ldr	r3, [pc, #604]	@ (8009e6c <_dtoa_r+0x584>)
 8009c10:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 8009c14:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8009c18:	f7f6 fe20 	bl	800085c <__aeabi_ddiv>
 8009c1c:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8009c20:	f004 040f 	and.w	r4, r4, #15
 8009c24:	2603      	movs	r6, #3
 8009c26:	4d91      	ldr	r5, [pc, #580]	@ (8009e6c <_dtoa_r+0x584>)
 8009c28:	b954      	cbnz	r4, 8009c40 <_dtoa_r+0x358>
 8009c2a:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 8009c2e:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8009c32:	f7f6 fe13 	bl	800085c <__aeabi_ddiv>
 8009c36:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8009c3a:	e028      	b.n	8009c8e <_dtoa_r+0x3a6>
 8009c3c:	2602      	movs	r6, #2
 8009c3e:	e7f2      	b.n	8009c26 <_dtoa_r+0x33e>
 8009c40:	07e1      	lsls	r1, r4, #31
 8009c42:	d508      	bpl.n	8009c56 <_dtoa_r+0x36e>
 8009c44:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 8009c48:	e9d5 2300 	ldrd	r2, r3, [r5]
 8009c4c:	f7f6 fcdc 	bl	8000608 <__aeabi_dmul>
 8009c50:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 8009c54:	3601      	adds	r6, #1
 8009c56:	1064      	asrs	r4, r4, #1
 8009c58:	3508      	adds	r5, #8
 8009c5a:	e7e5      	b.n	8009c28 <_dtoa_r+0x340>
 8009c5c:	f000 80af 	beq.w	8009dbe <_dtoa_r+0x4d6>
 8009c60:	427c      	negs	r4, r7
 8009c62:	4b81      	ldr	r3, [pc, #516]	@ (8009e68 <_dtoa_r+0x580>)
 8009c64:	4d81      	ldr	r5, [pc, #516]	@ (8009e6c <_dtoa_r+0x584>)
 8009c66:	f004 020f 	and.w	r2, r4, #15
 8009c6a:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8009c6e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009c72:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 8009c76:	f7f6 fcc7 	bl	8000608 <__aeabi_dmul>
 8009c7a:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8009c7e:	1124      	asrs	r4, r4, #4
 8009c80:	2300      	movs	r3, #0
 8009c82:	2602      	movs	r6, #2
 8009c84:	2c00      	cmp	r4, #0
 8009c86:	f040 808f 	bne.w	8009da8 <_dtoa_r+0x4c0>
 8009c8a:	2b00      	cmp	r3, #0
 8009c8c:	d1d3      	bne.n	8009c36 <_dtoa_r+0x34e>
 8009c8e:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 8009c90:	e9dd 4504 	ldrd	r4, r5, [sp, #16]
 8009c94:	2b00      	cmp	r3, #0
 8009c96:	f000 8094 	beq.w	8009dc2 <_dtoa_r+0x4da>
 8009c9a:	4b75      	ldr	r3, [pc, #468]	@ (8009e70 <_dtoa_r+0x588>)
 8009c9c:	2200      	movs	r2, #0
 8009c9e:	4620      	mov	r0, r4
 8009ca0:	4629      	mov	r1, r5
 8009ca2:	f7f6 ff23 	bl	8000aec <__aeabi_dcmplt>
 8009ca6:	2800      	cmp	r0, #0
 8009ca8:	f000 808b 	beq.w	8009dc2 <_dtoa_r+0x4da>
 8009cac:	9b03      	ldr	r3, [sp, #12]
 8009cae:	2b00      	cmp	r3, #0
 8009cb0:	f000 8087 	beq.w	8009dc2 <_dtoa_r+0x4da>
 8009cb4:	f1bb 0f00 	cmp.w	fp, #0
 8009cb8:	dd34      	ble.n	8009d24 <_dtoa_r+0x43c>
 8009cba:	4620      	mov	r0, r4
 8009cbc:	4b6d      	ldr	r3, [pc, #436]	@ (8009e74 <_dtoa_r+0x58c>)
 8009cbe:	2200      	movs	r2, #0
 8009cc0:	4629      	mov	r1, r5
 8009cc2:	f7f6 fca1 	bl	8000608 <__aeabi_dmul>
 8009cc6:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8009cca:	f107 38ff 	add.w	r8, r7, #4294967295
 8009cce:	3601      	adds	r6, #1
 8009cd0:	465c      	mov	r4, fp
 8009cd2:	4630      	mov	r0, r6
 8009cd4:	f7f6 fc2e 	bl	8000534 <__aeabi_i2d>
 8009cd8:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8009cdc:	f7f6 fc94 	bl	8000608 <__aeabi_dmul>
 8009ce0:	4b65      	ldr	r3, [pc, #404]	@ (8009e78 <_dtoa_r+0x590>)
 8009ce2:	2200      	movs	r2, #0
 8009ce4:	f7f6 fada 	bl	800029c <__adddf3>
 8009ce8:	4605      	mov	r5, r0
 8009cea:	f1a1 7650 	sub.w	r6, r1, #54525952	@ 0x3400000
 8009cee:	2c00      	cmp	r4, #0
 8009cf0:	d16a      	bne.n	8009dc8 <_dtoa_r+0x4e0>
 8009cf2:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8009cf6:	4b61      	ldr	r3, [pc, #388]	@ (8009e7c <_dtoa_r+0x594>)
 8009cf8:	2200      	movs	r2, #0
 8009cfa:	f7f6 facd 	bl	8000298 <__aeabi_dsub>
 8009cfe:	4602      	mov	r2, r0
 8009d00:	460b      	mov	r3, r1
 8009d02:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8009d06:	462a      	mov	r2, r5
 8009d08:	4633      	mov	r3, r6
 8009d0a:	f7f6 ff0d 	bl	8000b28 <__aeabi_dcmpgt>
 8009d0e:	2800      	cmp	r0, #0
 8009d10:	f040 8298 	bne.w	800a244 <_dtoa_r+0x95c>
 8009d14:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8009d18:	462a      	mov	r2, r5
 8009d1a:	f106 4300 	add.w	r3, r6, #2147483648	@ 0x80000000
 8009d1e:	f7f6 fee5 	bl	8000aec <__aeabi_dcmplt>
 8009d22:	bb38      	cbnz	r0, 8009d74 <_dtoa_r+0x48c>
 8009d24:	e9dd 340a 	ldrd	r3, r4, [sp, #40]	@ 0x28
 8009d28:	e9cd 3404 	strd	r3, r4, [sp, #16]
 8009d2c:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 8009d2e:	2b00      	cmp	r3, #0
 8009d30:	f2c0 8157 	blt.w	8009fe2 <_dtoa_r+0x6fa>
 8009d34:	2f0e      	cmp	r7, #14
 8009d36:	f300 8154 	bgt.w	8009fe2 <_dtoa_r+0x6fa>
 8009d3a:	4b4b      	ldr	r3, [pc, #300]	@ (8009e68 <_dtoa_r+0x580>)
 8009d3c:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 8009d40:	ed93 7b00 	vldr	d7, [r3]
 8009d44:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8009d46:	2b00      	cmp	r3, #0
 8009d48:	ed8d 7b00 	vstr	d7, [sp]
 8009d4c:	f280 80e5 	bge.w	8009f1a <_dtoa_r+0x632>
 8009d50:	9b03      	ldr	r3, [sp, #12]
 8009d52:	2b00      	cmp	r3, #0
 8009d54:	f300 80e1 	bgt.w	8009f1a <_dtoa_r+0x632>
 8009d58:	d10c      	bne.n	8009d74 <_dtoa_r+0x48c>
 8009d5a:	4b48      	ldr	r3, [pc, #288]	@ (8009e7c <_dtoa_r+0x594>)
 8009d5c:	2200      	movs	r2, #0
 8009d5e:	ec51 0b17 	vmov	r0, r1, d7
 8009d62:	f7f6 fc51 	bl	8000608 <__aeabi_dmul>
 8009d66:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8009d6a:	f7f6 fed3 	bl	8000b14 <__aeabi_dcmpge>
 8009d6e:	2800      	cmp	r0, #0
 8009d70:	f000 8266 	beq.w	800a240 <_dtoa_r+0x958>
 8009d74:	2400      	movs	r4, #0
 8009d76:	4625      	mov	r5, r4
 8009d78:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8009d7a:	4656      	mov	r6, sl
 8009d7c:	ea6f 0803 	mvn.w	r8, r3
 8009d80:	2700      	movs	r7, #0
 8009d82:	4621      	mov	r1, r4
 8009d84:	4648      	mov	r0, r9
 8009d86:	f000 fcbf 	bl	800a708 <_Bfree>
 8009d8a:	2d00      	cmp	r5, #0
 8009d8c:	f000 80bd 	beq.w	8009f0a <_dtoa_r+0x622>
 8009d90:	b12f      	cbz	r7, 8009d9e <_dtoa_r+0x4b6>
 8009d92:	42af      	cmp	r7, r5
 8009d94:	d003      	beq.n	8009d9e <_dtoa_r+0x4b6>
 8009d96:	4639      	mov	r1, r7
 8009d98:	4648      	mov	r0, r9
 8009d9a:	f000 fcb5 	bl	800a708 <_Bfree>
 8009d9e:	4629      	mov	r1, r5
 8009da0:	4648      	mov	r0, r9
 8009da2:	f000 fcb1 	bl	800a708 <_Bfree>
 8009da6:	e0b0      	b.n	8009f0a <_dtoa_r+0x622>
 8009da8:	07e2      	lsls	r2, r4, #31
 8009daa:	d505      	bpl.n	8009db8 <_dtoa_r+0x4d0>
 8009dac:	e9d5 2300 	ldrd	r2, r3, [r5]
 8009db0:	f7f6 fc2a 	bl	8000608 <__aeabi_dmul>
 8009db4:	3601      	adds	r6, #1
 8009db6:	2301      	movs	r3, #1
 8009db8:	1064      	asrs	r4, r4, #1
 8009dba:	3508      	adds	r5, #8
 8009dbc:	e762      	b.n	8009c84 <_dtoa_r+0x39c>
 8009dbe:	2602      	movs	r6, #2
 8009dc0:	e765      	b.n	8009c8e <_dtoa_r+0x3a6>
 8009dc2:	9c03      	ldr	r4, [sp, #12]
 8009dc4:	46b8      	mov	r8, r7
 8009dc6:	e784      	b.n	8009cd2 <_dtoa_r+0x3ea>
 8009dc8:	4b27      	ldr	r3, [pc, #156]	@ (8009e68 <_dtoa_r+0x580>)
 8009dca:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8009dcc:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 8009dd0:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 8009dd4:	4454      	add	r4, sl
 8009dd6:	2900      	cmp	r1, #0
 8009dd8:	d054      	beq.n	8009e84 <_dtoa_r+0x59c>
 8009dda:	4929      	ldr	r1, [pc, #164]	@ (8009e80 <_dtoa_r+0x598>)
 8009ddc:	2000      	movs	r0, #0
 8009dde:	f7f6 fd3d 	bl	800085c <__aeabi_ddiv>
 8009de2:	4633      	mov	r3, r6
 8009de4:	462a      	mov	r2, r5
 8009de6:	f7f6 fa57 	bl	8000298 <__aeabi_dsub>
 8009dea:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 8009dee:	4656      	mov	r6, sl
 8009df0:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8009df4:	f7f6 feb8 	bl	8000b68 <__aeabi_d2iz>
 8009df8:	4605      	mov	r5, r0
 8009dfa:	f7f6 fb9b 	bl	8000534 <__aeabi_i2d>
 8009dfe:	4602      	mov	r2, r0
 8009e00:	460b      	mov	r3, r1
 8009e02:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8009e06:	f7f6 fa47 	bl	8000298 <__aeabi_dsub>
 8009e0a:	3530      	adds	r5, #48	@ 0x30
 8009e0c:	4602      	mov	r2, r0
 8009e0e:	460b      	mov	r3, r1
 8009e10:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8009e14:	f806 5b01 	strb.w	r5, [r6], #1
 8009e18:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 8009e1c:	f7f6 fe66 	bl	8000aec <__aeabi_dcmplt>
 8009e20:	2800      	cmp	r0, #0
 8009e22:	d172      	bne.n	8009f0a <_dtoa_r+0x622>
 8009e24:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8009e28:	4911      	ldr	r1, [pc, #68]	@ (8009e70 <_dtoa_r+0x588>)
 8009e2a:	2000      	movs	r0, #0
 8009e2c:	f7f6 fa34 	bl	8000298 <__aeabi_dsub>
 8009e30:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 8009e34:	f7f6 fe5a 	bl	8000aec <__aeabi_dcmplt>
 8009e38:	2800      	cmp	r0, #0
 8009e3a:	f040 80b4 	bne.w	8009fa6 <_dtoa_r+0x6be>
 8009e3e:	42a6      	cmp	r6, r4
 8009e40:	f43f af70 	beq.w	8009d24 <_dtoa_r+0x43c>
 8009e44:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 8009e48:	4b0a      	ldr	r3, [pc, #40]	@ (8009e74 <_dtoa_r+0x58c>)
 8009e4a:	2200      	movs	r2, #0
 8009e4c:	f7f6 fbdc 	bl	8000608 <__aeabi_dmul>
 8009e50:	4b08      	ldr	r3, [pc, #32]	@ (8009e74 <_dtoa_r+0x58c>)
 8009e52:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 8009e56:	2200      	movs	r2, #0
 8009e58:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8009e5c:	f7f6 fbd4 	bl	8000608 <__aeabi_dmul>
 8009e60:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8009e64:	e7c4      	b.n	8009df0 <_dtoa_r+0x508>
 8009e66:	bf00      	nop
 8009e68:	0800db00 	.word	0x0800db00
 8009e6c:	0800dad8 	.word	0x0800dad8
 8009e70:	3ff00000 	.word	0x3ff00000
 8009e74:	40240000 	.word	0x40240000
 8009e78:	401c0000 	.word	0x401c0000
 8009e7c:	40140000 	.word	0x40140000
 8009e80:	3fe00000 	.word	0x3fe00000
 8009e84:	4631      	mov	r1, r6
 8009e86:	4628      	mov	r0, r5
 8009e88:	f7f6 fbbe 	bl	8000608 <__aeabi_dmul>
 8009e8c:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 8009e90:	9413      	str	r4, [sp, #76]	@ 0x4c
 8009e92:	4656      	mov	r6, sl
 8009e94:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8009e98:	f7f6 fe66 	bl	8000b68 <__aeabi_d2iz>
 8009e9c:	4605      	mov	r5, r0
 8009e9e:	f7f6 fb49 	bl	8000534 <__aeabi_i2d>
 8009ea2:	4602      	mov	r2, r0
 8009ea4:	460b      	mov	r3, r1
 8009ea6:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8009eaa:	f7f6 f9f5 	bl	8000298 <__aeabi_dsub>
 8009eae:	3530      	adds	r5, #48	@ 0x30
 8009eb0:	f806 5b01 	strb.w	r5, [r6], #1
 8009eb4:	4602      	mov	r2, r0
 8009eb6:	460b      	mov	r3, r1
 8009eb8:	42a6      	cmp	r6, r4
 8009eba:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8009ebe:	f04f 0200 	mov.w	r2, #0
 8009ec2:	d124      	bne.n	8009f0e <_dtoa_r+0x626>
 8009ec4:	4baf      	ldr	r3, [pc, #700]	@ (800a184 <_dtoa_r+0x89c>)
 8009ec6:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 8009eca:	f7f6 f9e7 	bl	800029c <__adddf3>
 8009ece:	4602      	mov	r2, r0
 8009ed0:	460b      	mov	r3, r1
 8009ed2:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8009ed6:	f7f6 fe27 	bl	8000b28 <__aeabi_dcmpgt>
 8009eda:	2800      	cmp	r0, #0
 8009edc:	d163      	bne.n	8009fa6 <_dtoa_r+0x6be>
 8009ede:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 8009ee2:	49a8      	ldr	r1, [pc, #672]	@ (800a184 <_dtoa_r+0x89c>)
 8009ee4:	2000      	movs	r0, #0
 8009ee6:	f7f6 f9d7 	bl	8000298 <__aeabi_dsub>
 8009eea:	4602      	mov	r2, r0
 8009eec:	460b      	mov	r3, r1
 8009eee:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8009ef2:	f7f6 fdfb 	bl	8000aec <__aeabi_dcmplt>
 8009ef6:	2800      	cmp	r0, #0
 8009ef8:	f43f af14 	beq.w	8009d24 <_dtoa_r+0x43c>
 8009efc:	9e13      	ldr	r6, [sp, #76]	@ 0x4c
 8009efe:	1e73      	subs	r3, r6, #1
 8009f00:	9313      	str	r3, [sp, #76]	@ 0x4c
 8009f02:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 8009f06:	2b30      	cmp	r3, #48	@ 0x30
 8009f08:	d0f8      	beq.n	8009efc <_dtoa_r+0x614>
 8009f0a:	4647      	mov	r7, r8
 8009f0c:	e03b      	b.n	8009f86 <_dtoa_r+0x69e>
 8009f0e:	4b9e      	ldr	r3, [pc, #632]	@ (800a188 <_dtoa_r+0x8a0>)
 8009f10:	f7f6 fb7a 	bl	8000608 <__aeabi_dmul>
 8009f14:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8009f18:	e7bc      	b.n	8009e94 <_dtoa_r+0x5ac>
 8009f1a:	e9dd 4504 	ldrd	r4, r5, [sp, #16]
 8009f1e:	4656      	mov	r6, sl
 8009f20:	e9dd 2300 	ldrd	r2, r3, [sp]
 8009f24:	4620      	mov	r0, r4
 8009f26:	4629      	mov	r1, r5
 8009f28:	f7f6 fc98 	bl	800085c <__aeabi_ddiv>
 8009f2c:	f7f6 fe1c 	bl	8000b68 <__aeabi_d2iz>
 8009f30:	4680      	mov	r8, r0
 8009f32:	f7f6 faff 	bl	8000534 <__aeabi_i2d>
 8009f36:	e9dd 2300 	ldrd	r2, r3, [sp]
 8009f3a:	f7f6 fb65 	bl	8000608 <__aeabi_dmul>
 8009f3e:	4602      	mov	r2, r0
 8009f40:	460b      	mov	r3, r1
 8009f42:	4620      	mov	r0, r4
 8009f44:	4629      	mov	r1, r5
 8009f46:	f108 0430 	add.w	r4, r8, #48	@ 0x30
 8009f4a:	f7f6 f9a5 	bl	8000298 <__aeabi_dsub>
 8009f4e:	f806 4b01 	strb.w	r4, [r6], #1
 8009f52:	9d03      	ldr	r5, [sp, #12]
 8009f54:	eba6 040a 	sub.w	r4, r6, sl
 8009f58:	42a5      	cmp	r5, r4
 8009f5a:	4602      	mov	r2, r0
 8009f5c:	460b      	mov	r3, r1
 8009f5e:	d133      	bne.n	8009fc8 <_dtoa_r+0x6e0>
 8009f60:	f7f6 f99c 	bl	800029c <__adddf3>
 8009f64:	e9dd 2300 	ldrd	r2, r3, [sp]
 8009f68:	4604      	mov	r4, r0
 8009f6a:	460d      	mov	r5, r1
 8009f6c:	f7f6 fddc 	bl	8000b28 <__aeabi_dcmpgt>
 8009f70:	b9c0      	cbnz	r0, 8009fa4 <_dtoa_r+0x6bc>
 8009f72:	e9dd 2300 	ldrd	r2, r3, [sp]
 8009f76:	4620      	mov	r0, r4
 8009f78:	4629      	mov	r1, r5
 8009f7a:	f7f6 fdad 	bl	8000ad8 <__aeabi_dcmpeq>
 8009f7e:	b110      	cbz	r0, 8009f86 <_dtoa_r+0x69e>
 8009f80:	f018 0f01 	tst.w	r8, #1
 8009f84:	d10e      	bne.n	8009fa4 <_dtoa_r+0x6bc>
 8009f86:	9902      	ldr	r1, [sp, #8]
 8009f88:	4648      	mov	r0, r9
 8009f8a:	f000 fbbd 	bl	800a708 <_Bfree>
 8009f8e:	2300      	movs	r3, #0
 8009f90:	7033      	strb	r3, [r6, #0]
 8009f92:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 8009f94:	3701      	adds	r7, #1
 8009f96:	601f      	str	r7, [r3, #0]
 8009f98:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8009f9a:	2b00      	cmp	r3, #0
 8009f9c:	f000 824b 	beq.w	800a436 <_dtoa_r+0xb4e>
 8009fa0:	601e      	str	r6, [r3, #0]
 8009fa2:	e248      	b.n	800a436 <_dtoa_r+0xb4e>
 8009fa4:	46b8      	mov	r8, r7
 8009fa6:	4633      	mov	r3, r6
 8009fa8:	461e      	mov	r6, r3
 8009faa:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8009fae:	2a39      	cmp	r2, #57	@ 0x39
 8009fb0:	d106      	bne.n	8009fc0 <_dtoa_r+0x6d8>
 8009fb2:	459a      	cmp	sl, r3
 8009fb4:	d1f8      	bne.n	8009fa8 <_dtoa_r+0x6c0>
 8009fb6:	2230      	movs	r2, #48	@ 0x30
 8009fb8:	f108 0801 	add.w	r8, r8, #1
 8009fbc:	f88a 2000 	strb.w	r2, [sl]
 8009fc0:	781a      	ldrb	r2, [r3, #0]
 8009fc2:	3201      	adds	r2, #1
 8009fc4:	701a      	strb	r2, [r3, #0]
 8009fc6:	e7a0      	b.n	8009f0a <_dtoa_r+0x622>
 8009fc8:	4b6f      	ldr	r3, [pc, #444]	@ (800a188 <_dtoa_r+0x8a0>)
 8009fca:	2200      	movs	r2, #0
 8009fcc:	f7f6 fb1c 	bl	8000608 <__aeabi_dmul>
 8009fd0:	2200      	movs	r2, #0
 8009fd2:	2300      	movs	r3, #0
 8009fd4:	4604      	mov	r4, r0
 8009fd6:	460d      	mov	r5, r1
 8009fd8:	f7f6 fd7e 	bl	8000ad8 <__aeabi_dcmpeq>
 8009fdc:	2800      	cmp	r0, #0
 8009fde:	d09f      	beq.n	8009f20 <_dtoa_r+0x638>
 8009fe0:	e7d1      	b.n	8009f86 <_dtoa_r+0x69e>
 8009fe2:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8009fe4:	2a00      	cmp	r2, #0
 8009fe6:	f000 80ea 	beq.w	800a1be <_dtoa_r+0x8d6>
 8009fea:	9a07      	ldr	r2, [sp, #28]
 8009fec:	2a01      	cmp	r2, #1
 8009fee:	f300 80cd 	bgt.w	800a18c <_dtoa_r+0x8a4>
 8009ff2:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 8009ff4:	2a00      	cmp	r2, #0
 8009ff6:	f000 80c1 	beq.w	800a17c <_dtoa_r+0x894>
 8009ffa:	f203 4333 	addw	r3, r3, #1075	@ 0x433
 8009ffe:	9c08      	ldr	r4, [sp, #32]
 800a000:	9e00      	ldr	r6, [sp, #0]
 800a002:	9a00      	ldr	r2, [sp, #0]
 800a004:	441a      	add	r2, r3
 800a006:	9200      	str	r2, [sp, #0]
 800a008:	9a06      	ldr	r2, [sp, #24]
 800a00a:	2101      	movs	r1, #1
 800a00c:	441a      	add	r2, r3
 800a00e:	4648      	mov	r0, r9
 800a010:	9206      	str	r2, [sp, #24]
 800a012:	f000 fc77 	bl	800a904 <__i2b>
 800a016:	4605      	mov	r5, r0
 800a018:	b166      	cbz	r6, 800a034 <_dtoa_r+0x74c>
 800a01a:	9b06      	ldr	r3, [sp, #24]
 800a01c:	2b00      	cmp	r3, #0
 800a01e:	dd09      	ble.n	800a034 <_dtoa_r+0x74c>
 800a020:	42b3      	cmp	r3, r6
 800a022:	9a00      	ldr	r2, [sp, #0]
 800a024:	bfa8      	it	ge
 800a026:	4633      	movge	r3, r6
 800a028:	1ad2      	subs	r2, r2, r3
 800a02a:	9200      	str	r2, [sp, #0]
 800a02c:	9a06      	ldr	r2, [sp, #24]
 800a02e:	1af6      	subs	r6, r6, r3
 800a030:	1ad3      	subs	r3, r2, r3
 800a032:	9306      	str	r3, [sp, #24]
 800a034:	9b08      	ldr	r3, [sp, #32]
 800a036:	b30b      	cbz	r3, 800a07c <_dtoa_r+0x794>
 800a038:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800a03a:	2b00      	cmp	r3, #0
 800a03c:	f000 80c6 	beq.w	800a1cc <_dtoa_r+0x8e4>
 800a040:	2c00      	cmp	r4, #0
 800a042:	f000 80c0 	beq.w	800a1c6 <_dtoa_r+0x8de>
 800a046:	4629      	mov	r1, r5
 800a048:	4622      	mov	r2, r4
 800a04a:	4648      	mov	r0, r9
 800a04c:	f000 fd12 	bl	800aa74 <__pow5mult>
 800a050:	9a02      	ldr	r2, [sp, #8]
 800a052:	4601      	mov	r1, r0
 800a054:	4605      	mov	r5, r0
 800a056:	4648      	mov	r0, r9
 800a058:	f000 fc6a 	bl	800a930 <__multiply>
 800a05c:	9902      	ldr	r1, [sp, #8]
 800a05e:	4680      	mov	r8, r0
 800a060:	4648      	mov	r0, r9
 800a062:	f000 fb51 	bl	800a708 <_Bfree>
 800a066:	9b08      	ldr	r3, [sp, #32]
 800a068:	1b1b      	subs	r3, r3, r4
 800a06a:	9308      	str	r3, [sp, #32]
 800a06c:	f000 80b1 	beq.w	800a1d2 <_dtoa_r+0x8ea>
 800a070:	9a08      	ldr	r2, [sp, #32]
 800a072:	4641      	mov	r1, r8
 800a074:	4648      	mov	r0, r9
 800a076:	f000 fcfd 	bl	800aa74 <__pow5mult>
 800a07a:	9002      	str	r0, [sp, #8]
 800a07c:	2101      	movs	r1, #1
 800a07e:	4648      	mov	r0, r9
 800a080:	f000 fc40 	bl	800a904 <__i2b>
 800a084:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800a086:	4604      	mov	r4, r0
 800a088:	2b00      	cmp	r3, #0
 800a08a:	f000 81d8 	beq.w	800a43e <_dtoa_r+0xb56>
 800a08e:	461a      	mov	r2, r3
 800a090:	4601      	mov	r1, r0
 800a092:	4648      	mov	r0, r9
 800a094:	f000 fcee 	bl	800aa74 <__pow5mult>
 800a098:	9b07      	ldr	r3, [sp, #28]
 800a09a:	2b01      	cmp	r3, #1
 800a09c:	4604      	mov	r4, r0
 800a09e:	f300 809f 	bgt.w	800a1e0 <_dtoa_r+0x8f8>
 800a0a2:	9b04      	ldr	r3, [sp, #16]
 800a0a4:	2b00      	cmp	r3, #0
 800a0a6:	f040 8097 	bne.w	800a1d8 <_dtoa_r+0x8f0>
 800a0aa:	9b05      	ldr	r3, [sp, #20]
 800a0ac:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800a0b0:	2b00      	cmp	r3, #0
 800a0b2:	f040 8093 	bne.w	800a1dc <_dtoa_r+0x8f4>
 800a0b6:	9b05      	ldr	r3, [sp, #20]
 800a0b8:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800a0bc:	0d1b      	lsrs	r3, r3, #20
 800a0be:	051b      	lsls	r3, r3, #20
 800a0c0:	b133      	cbz	r3, 800a0d0 <_dtoa_r+0x7e8>
 800a0c2:	9b00      	ldr	r3, [sp, #0]
 800a0c4:	3301      	adds	r3, #1
 800a0c6:	9300      	str	r3, [sp, #0]
 800a0c8:	9b06      	ldr	r3, [sp, #24]
 800a0ca:	3301      	adds	r3, #1
 800a0cc:	9306      	str	r3, [sp, #24]
 800a0ce:	2301      	movs	r3, #1
 800a0d0:	9308      	str	r3, [sp, #32]
 800a0d2:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800a0d4:	2b00      	cmp	r3, #0
 800a0d6:	f000 81b8 	beq.w	800a44a <_dtoa_r+0xb62>
 800a0da:	6923      	ldr	r3, [r4, #16]
 800a0dc:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 800a0e0:	6918      	ldr	r0, [r3, #16]
 800a0e2:	f000 fbc3 	bl	800a86c <__hi0bits>
 800a0e6:	f1c0 0020 	rsb	r0, r0, #32
 800a0ea:	9b06      	ldr	r3, [sp, #24]
 800a0ec:	4418      	add	r0, r3
 800a0ee:	f010 001f 	ands.w	r0, r0, #31
 800a0f2:	f000 8082 	beq.w	800a1fa <_dtoa_r+0x912>
 800a0f6:	f1c0 0320 	rsb	r3, r0, #32
 800a0fa:	2b04      	cmp	r3, #4
 800a0fc:	dd73      	ble.n	800a1e6 <_dtoa_r+0x8fe>
 800a0fe:	9b00      	ldr	r3, [sp, #0]
 800a100:	f1c0 001c 	rsb	r0, r0, #28
 800a104:	4403      	add	r3, r0
 800a106:	9300      	str	r3, [sp, #0]
 800a108:	9b06      	ldr	r3, [sp, #24]
 800a10a:	4403      	add	r3, r0
 800a10c:	4406      	add	r6, r0
 800a10e:	9306      	str	r3, [sp, #24]
 800a110:	9b00      	ldr	r3, [sp, #0]
 800a112:	2b00      	cmp	r3, #0
 800a114:	dd05      	ble.n	800a122 <_dtoa_r+0x83a>
 800a116:	9902      	ldr	r1, [sp, #8]
 800a118:	461a      	mov	r2, r3
 800a11a:	4648      	mov	r0, r9
 800a11c:	f000 fd04 	bl	800ab28 <__lshift>
 800a120:	9002      	str	r0, [sp, #8]
 800a122:	9b06      	ldr	r3, [sp, #24]
 800a124:	2b00      	cmp	r3, #0
 800a126:	dd05      	ble.n	800a134 <_dtoa_r+0x84c>
 800a128:	4621      	mov	r1, r4
 800a12a:	461a      	mov	r2, r3
 800a12c:	4648      	mov	r0, r9
 800a12e:	f000 fcfb 	bl	800ab28 <__lshift>
 800a132:	4604      	mov	r4, r0
 800a134:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 800a136:	2b00      	cmp	r3, #0
 800a138:	d061      	beq.n	800a1fe <_dtoa_r+0x916>
 800a13a:	9802      	ldr	r0, [sp, #8]
 800a13c:	4621      	mov	r1, r4
 800a13e:	f000 fd5f 	bl	800ac00 <__mcmp>
 800a142:	2800      	cmp	r0, #0
 800a144:	da5b      	bge.n	800a1fe <_dtoa_r+0x916>
 800a146:	2300      	movs	r3, #0
 800a148:	9902      	ldr	r1, [sp, #8]
 800a14a:	220a      	movs	r2, #10
 800a14c:	4648      	mov	r0, r9
 800a14e:	f000 fafd 	bl	800a74c <__multadd>
 800a152:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800a154:	9002      	str	r0, [sp, #8]
 800a156:	f107 38ff 	add.w	r8, r7, #4294967295
 800a15a:	2b00      	cmp	r3, #0
 800a15c:	f000 8177 	beq.w	800a44e <_dtoa_r+0xb66>
 800a160:	4629      	mov	r1, r5
 800a162:	2300      	movs	r3, #0
 800a164:	220a      	movs	r2, #10
 800a166:	4648      	mov	r0, r9
 800a168:	f000 faf0 	bl	800a74c <__multadd>
 800a16c:	f1bb 0f00 	cmp.w	fp, #0
 800a170:	4605      	mov	r5, r0
 800a172:	dc6f      	bgt.n	800a254 <_dtoa_r+0x96c>
 800a174:	9b07      	ldr	r3, [sp, #28]
 800a176:	2b02      	cmp	r3, #2
 800a178:	dc49      	bgt.n	800a20e <_dtoa_r+0x926>
 800a17a:	e06b      	b.n	800a254 <_dtoa_r+0x96c>
 800a17c:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 800a17e:	f1c3 0336 	rsb	r3, r3, #54	@ 0x36
 800a182:	e73c      	b.n	8009ffe <_dtoa_r+0x716>
 800a184:	3fe00000 	.word	0x3fe00000
 800a188:	40240000 	.word	0x40240000
 800a18c:	9b03      	ldr	r3, [sp, #12]
 800a18e:	1e5c      	subs	r4, r3, #1
 800a190:	9b08      	ldr	r3, [sp, #32]
 800a192:	42a3      	cmp	r3, r4
 800a194:	db09      	blt.n	800a1aa <_dtoa_r+0x8c2>
 800a196:	1b1c      	subs	r4, r3, r4
 800a198:	9b03      	ldr	r3, [sp, #12]
 800a19a:	2b00      	cmp	r3, #0
 800a19c:	f6bf af30 	bge.w	800a000 <_dtoa_r+0x718>
 800a1a0:	9b00      	ldr	r3, [sp, #0]
 800a1a2:	9a03      	ldr	r2, [sp, #12]
 800a1a4:	1a9e      	subs	r6, r3, r2
 800a1a6:	2300      	movs	r3, #0
 800a1a8:	e72b      	b.n	800a002 <_dtoa_r+0x71a>
 800a1aa:	9b08      	ldr	r3, [sp, #32]
 800a1ac:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 800a1ae:	9408      	str	r4, [sp, #32]
 800a1b0:	1ae3      	subs	r3, r4, r3
 800a1b2:	441a      	add	r2, r3
 800a1b4:	9e00      	ldr	r6, [sp, #0]
 800a1b6:	9b03      	ldr	r3, [sp, #12]
 800a1b8:	920d      	str	r2, [sp, #52]	@ 0x34
 800a1ba:	2400      	movs	r4, #0
 800a1bc:	e721      	b.n	800a002 <_dtoa_r+0x71a>
 800a1be:	9c08      	ldr	r4, [sp, #32]
 800a1c0:	9e00      	ldr	r6, [sp, #0]
 800a1c2:	9d09      	ldr	r5, [sp, #36]	@ 0x24
 800a1c4:	e728      	b.n	800a018 <_dtoa_r+0x730>
 800a1c6:	f8dd 8008 	ldr.w	r8, [sp, #8]
 800a1ca:	e751      	b.n	800a070 <_dtoa_r+0x788>
 800a1cc:	9a08      	ldr	r2, [sp, #32]
 800a1ce:	9902      	ldr	r1, [sp, #8]
 800a1d0:	e750      	b.n	800a074 <_dtoa_r+0x78c>
 800a1d2:	f8cd 8008 	str.w	r8, [sp, #8]
 800a1d6:	e751      	b.n	800a07c <_dtoa_r+0x794>
 800a1d8:	2300      	movs	r3, #0
 800a1da:	e779      	b.n	800a0d0 <_dtoa_r+0x7e8>
 800a1dc:	9b04      	ldr	r3, [sp, #16]
 800a1de:	e777      	b.n	800a0d0 <_dtoa_r+0x7e8>
 800a1e0:	2300      	movs	r3, #0
 800a1e2:	9308      	str	r3, [sp, #32]
 800a1e4:	e779      	b.n	800a0da <_dtoa_r+0x7f2>
 800a1e6:	d093      	beq.n	800a110 <_dtoa_r+0x828>
 800a1e8:	9a00      	ldr	r2, [sp, #0]
 800a1ea:	331c      	adds	r3, #28
 800a1ec:	441a      	add	r2, r3
 800a1ee:	9200      	str	r2, [sp, #0]
 800a1f0:	9a06      	ldr	r2, [sp, #24]
 800a1f2:	441a      	add	r2, r3
 800a1f4:	441e      	add	r6, r3
 800a1f6:	9206      	str	r2, [sp, #24]
 800a1f8:	e78a      	b.n	800a110 <_dtoa_r+0x828>
 800a1fa:	4603      	mov	r3, r0
 800a1fc:	e7f4      	b.n	800a1e8 <_dtoa_r+0x900>
 800a1fe:	9b03      	ldr	r3, [sp, #12]
 800a200:	2b00      	cmp	r3, #0
 800a202:	46b8      	mov	r8, r7
 800a204:	dc20      	bgt.n	800a248 <_dtoa_r+0x960>
 800a206:	469b      	mov	fp, r3
 800a208:	9b07      	ldr	r3, [sp, #28]
 800a20a:	2b02      	cmp	r3, #2
 800a20c:	dd1e      	ble.n	800a24c <_dtoa_r+0x964>
 800a20e:	f1bb 0f00 	cmp.w	fp, #0
 800a212:	f47f adb1 	bne.w	8009d78 <_dtoa_r+0x490>
 800a216:	4621      	mov	r1, r4
 800a218:	465b      	mov	r3, fp
 800a21a:	2205      	movs	r2, #5
 800a21c:	4648      	mov	r0, r9
 800a21e:	f000 fa95 	bl	800a74c <__multadd>
 800a222:	4601      	mov	r1, r0
 800a224:	4604      	mov	r4, r0
 800a226:	9802      	ldr	r0, [sp, #8]
 800a228:	f000 fcea 	bl	800ac00 <__mcmp>
 800a22c:	2800      	cmp	r0, #0
 800a22e:	f77f ada3 	ble.w	8009d78 <_dtoa_r+0x490>
 800a232:	4656      	mov	r6, sl
 800a234:	2331      	movs	r3, #49	@ 0x31
 800a236:	f806 3b01 	strb.w	r3, [r6], #1
 800a23a:	f108 0801 	add.w	r8, r8, #1
 800a23e:	e59f      	b.n	8009d80 <_dtoa_r+0x498>
 800a240:	9c03      	ldr	r4, [sp, #12]
 800a242:	46b8      	mov	r8, r7
 800a244:	4625      	mov	r5, r4
 800a246:	e7f4      	b.n	800a232 <_dtoa_r+0x94a>
 800a248:	f8dd b00c 	ldr.w	fp, [sp, #12]
 800a24c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800a24e:	2b00      	cmp	r3, #0
 800a250:	f000 8101 	beq.w	800a456 <_dtoa_r+0xb6e>
 800a254:	2e00      	cmp	r6, #0
 800a256:	dd05      	ble.n	800a264 <_dtoa_r+0x97c>
 800a258:	4629      	mov	r1, r5
 800a25a:	4632      	mov	r2, r6
 800a25c:	4648      	mov	r0, r9
 800a25e:	f000 fc63 	bl	800ab28 <__lshift>
 800a262:	4605      	mov	r5, r0
 800a264:	9b08      	ldr	r3, [sp, #32]
 800a266:	2b00      	cmp	r3, #0
 800a268:	d05c      	beq.n	800a324 <_dtoa_r+0xa3c>
 800a26a:	6869      	ldr	r1, [r5, #4]
 800a26c:	4648      	mov	r0, r9
 800a26e:	f000 fa0b 	bl	800a688 <_Balloc>
 800a272:	4606      	mov	r6, r0
 800a274:	b928      	cbnz	r0, 800a282 <_dtoa_r+0x99a>
 800a276:	4b82      	ldr	r3, [pc, #520]	@ (800a480 <_dtoa_r+0xb98>)
 800a278:	4602      	mov	r2, r0
 800a27a:	f240 21ef 	movw	r1, #751	@ 0x2ef
 800a27e:	f7ff bb4a 	b.w	8009916 <_dtoa_r+0x2e>
 800a282:	692a      	ldr	r2, [r5, #16]
 800a284:	3202      	adds	r2, #2
 800a286:	0092      	lsls	r2, r2, #2
 800a288:	f105 010c 	add.w	r1, r5, #12
 800a28c:	300c      	adds	r0, #12
 800a28e:	f7ff fa8c 	bl	80097aa <memcpy>
 800a292:	2201      	movs	r2, #1
 800a294:	4631      	mov	r1, r6
 800a296:	4648      	mov	r0, r9
 800a298:	f000 fc46 	bl	800ab28 <__lshift>
 800a29c:	f10a 0301 	add.w	r3, sl, #1
 800a2a0:	9300      	str	r3, [sp, #0]
 800a2a2:	eb0a 030b 	add.w	r3, sl, fp
 800a2a6:	9308      	str	r3, [sp, #32]
 800a2a8:	9b04      	ldr	r3, [sp, #16]
 800a2aa:	f003 0301 	and.w	r3, r3, #1
 800a2ae:	462f      	mov	r7, r5
 800a2b0:	9306      	str	r3, [sp, #24]
 800a2b2:	4605      	mov	r5, r0
 800a2b4:	9b00      	ldr	r3, [sp, #0]
 800a2b6:	9802      	ldr	r0, [sp, #8]
 800a2b8:	4621      	mov	r1, r4
 800a2ba:	f103 3bff 	add.w	fp, r3, #4294967295
 800a2be:	f7ff fa89 	bl	80097d4 <quorem>
 800a2c2:	4603      	mov	r3, r0
 800a2c4:	3330      	adds	r3, #48	@ 0x30
 800a2c6:	9003      	str	r0, [sp, #12]
 800a2c8:	4639      	mov	r1, r7
 800a2ca:	9802      	ldr	r0, [sp, #8]
 800a2cc:	9309      	str	r3, [sp, #36]	@ 0x24
 800a2ce:	f000 fc97 	bl	800ac00 <__mcmp>
 800a2d2:	462a      	mov	r2, r5
 800a2d4:	9004      	str	r0, [sp, #16]
 800a2d6:	4621      	mov	r1, r4
 800a2d8:	4648      	mov	r0, r9
 800a2da:	f000 fcad 	bl	800ac38 <__mdiff>
 800a2de:	68c2      	ldr	r2, [r0, #12]
 800a2e0:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800a2e2:	4606      	mov	r6, r0
 800a2e4:	bb02      	cbnz	r2, 800a328 <_dtoa_r+0xa40>
 800a2e6:	4601      	mov	r1, r0
 800a2e8:	9802      	ldr	r0, [sp, #8]
 800a2ea:	f000 fc89 	bl	800ac00 <__mcmp>
 800a2ee:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800a2f0:	4602      	mov	r2, r0
 800a2f2:	4631      	mov	r1, r6
 800a2f4:	4648      	mov	r0, r9
 800a2f6:	920c      	str	r2, [sp, #48]	@ 0x30
 800a2f8:	9309      	str	r3, [sp, #36]	@ 0x24
 800a2fa:	f000 fa05 	bl	800a708 <_Bfree>
 800a2fe:	9b07      	ldr	r3, [sp, #28]
 800a300:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 800a302:	9e00      	ldr	r6, [sp, #0]
 800a304:	ea42 0103 	orr.w	r1, r2, r3
 800a308:	9b06      	ldr	r3, [sp, #24]
 800a30a:	4319      	orrs	r1, r3
 800a30c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800a30e:	d10d      	bne.n	800a32c <_dtoa_r+0xa44>
 800a310:	2b39      	cmp	r3, #57	@ 0x39
 800a312:	d027      	beq.n	800a364 <_dtoa_r+0xa7c>
 800a314:	9a04      	ldr	r2, [sp, #16]
 800a316:	2a00      	cmp	r2, #0
 800a318:	dd01      	ble.n	800a31e <_dtoa_r+0xa36>
 800a31a:	9b03      	ldr	r3, [sp, #12]
 800a31c:	3331      	adds	r3, #49	@ 0x31
 800a31e:	f88b 3000 	strb.w	r3, [fp]
 800a322:	e52e      	b.n	8009d82 <_dtoa_r+0x49a>
 800a324:	4628      	mov	r0, r5
 800a326:	e7b9      	b.n	800a29c <_dtoa_r+0x9b4>
 800a328:	2201      	movs	r2, #1
 800a32a:	e7e2      	b.n	800a2f2 <_dtoa_r+0xa0a>
 800a32c:	9904      	ldr	r1, [sp, #16]
 800a32e:	2900      	cmp	r1, #0
 800a330:	db04      	blt.n	800a33c <_dtoa_r+0xa54>
 800a332:	9807      	ldr	r0, [sp, #28]
 800a334:	4301      	orrs	r1, r0
 800a336:	9806      	ldr	r0, [sp, #24]
 800a338:	4301      	orrs	r1, r0
 800a33a:	d120      	bne.n	800a37e <_dtoa_r+0xa96>
 800a33c:	2a00      	cmp	r2, #0
 800a33e:	ddee      	ble.n	800a31e <_dtoa_r+0xa36>
 800a340:	9902      	ldr	r1, [sp, #8]
 800a342:	9300      	str	r3, [sp, #0]
 800a344:	2201      	movs	r2, #1
 800a346:	4648      	mov	r0, r9
 800a348:	f000 fbee 	bl	800ab28 <__lshift>
 800a34c:	4621      	mov	r1, r4
 800a34e:	9002      	str	r0, [sp, #8]
 800a350:	f000 fc56 	bl	800ac00 <__mcmp>
 800a354:	2800      	cmp	r0, #0
 800a356:	9b00      	ldr	r3, [sp, #0]
 800a358:	dc02      	bgt.n	800a360 <_dtoa_r+0xa78>
 800a35a:	d1e0      	bne.n	800a31e <_dtoa_r+0xa36>
 800a35c:	07da      	lsls	r2, r3, #31
 800a35e:	d5de      	bpl.n	800a31e <_dtoa_r+0xa36>
 800a360:	2b39      	cmp	r3, #57	@ 0x39
 800a362:	d1da      	bne.n	800a31a <_dtoa_r+0xa32>
 800a364:	2339      	movs	r3, #57	@ 0x39
 800a366:	f88b 3000 	strb.w	r3, [fp]
 800a36a:	4633      	mov	r3, r6
 800a36c:	461e      	mov	r6, r3
 800a36e:	3b01      	subs	r3, #1
 800a370:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 800a374:	2a39      	cmp	r2, #57	@ 0x39
 800a376:	d04e      	beq.n	800a416 <_dtoa_r+0xb2e>
 800a378:	3201      	adds	r2, #1
 800a37a:	701a      	strb	r2, [r3, #0]
 800a37c:	e501      	b.n	8009d82 <_dtoa_r+0x49a>
 800a37e:	2a00      	cmp	r2, #0
 800a380:	dd03      	ble.n	800a38a <_dtoa_r+0xaa2>
 800a382:	2b39      	cmp	r3, #57	@ 0x39
 800a384:	d0ee      	beq.n	800a364 <_dtoa_r+0xa7c>
 800a386:	3301      	adds	r3, #1
 800a388:	e7c9      	b.n	800a31e <_dtoa_r+0xa36>
 800a38a:	9a00      	ldr	r2, [sp, #0]
 800a38c:	9908      	ldr	r1, [sp, #32]
 800a38e:	f802 3c01 	strb.w	r3, [r2, #-1]
 800a392:	428a      	cmp	r2, r1
 800a394:	d028      	beq.n	800a3e8 <_dtoa_r+0xb00>
 800a396:	9902      	ldr	r1, [sp, #8]
 800a398:	2300      	movs	r3, #0
 800a39a:	220a      	movs	r2, #10
 800a39c:	4648      	mov	r0, r9
 800a39e:	f000 f9d5 	bl	800a74c <__multadd>
 800a3a2:	42af      	cmp	r7, r5
 800a3a4:	9002      	str	r0, [sp, #8]
 800a3a6:	f04f 0300 	mov.w	r3, #0
 800a3aa:	f04f 020a 	mov.w	r2, #10
 800a3ae:	4639      	mov	r1, r7
 800a3b0:	4648      	mov	r0, r9
 800a3b2:	d107      	bne.n	800a3c4 <_dtoa_r+0xadc>
 800a3b4:	f000 f9ca 	bl	800a74c <__multadd>
 800a3b8:	4607      	mov	r7, r0
 800a3ba:	4605      	mov	r5, r0
 800a3bc:	9b00      	ldr	r3, [sp, #0]
 800a3be:	3301      	adds	r3, #1
 800a3c0:	9300      	str	r3, [sp, #0]
 800a3c2:	e777      	b.n	800a2b4 <_dtoa_r+0x9cc>
 800a3c4:	f000 f9c2 	bl	800a74c <__multadd>
 800a3c8:	4629      	mov	r1, r5
 800a3ca:	4607      	mov	r7, r0
 800a3cc:	2300      	movs	r3, #0
 800a3ce:	220a      	movs	r2, #10
 800a3d0:	4648      	mov	r0, r9
 800a3d2:	f000 f9bb 	bl	800a74c <__multadd>
 800a3d6:	4605      	mov	r5, r0
 800a3d8:	e7f0      	b.n	800a3bc <_dtoa_r+0xad4>
 800a3da:	f1bb 0f00 	cmp.w	fp, #0
 800a3de:	bfcc      	ite	gt
 800a3e0:	465e      	movgt	r6, fp
 800a3e2:	2601      	movle	r6, #1
 800a3e4:	4456      	add	r6, sl
 800a3e6:	2700      	movs	r7, #0
 800a3e8:	9902      	ldr	r1, [sp, #8]
 800a3ea:	9300      	str	r3, [sp, #0]
 800a3ec:	2201      	movs	r2, #1
 800a3ee:	4648      	mov	r0, r9
 800a3f0:	f000 fb9a 	bl	800ab28 <__lshift>
 800a3f4:	4621      	mov	r1, r4
 800a3f6:	9002      	str	r0, [sp, #8]
 800a3f8:	f000 fc02 	bl	800ac00 <__mcmp>
 800a3fc:	2800      	cmp	r0, #0
 800a3fe:	dcb4      	bgt.n	800a36a <_dtoa_r+0xa82>
 800a400:	d102      	bne.n	800a408 <_dtoa_r+0xb20>
 800a402:	9b00      	ldr	r3, [sp, #0]
 800a404:	07db      	lsls	r3, r3, #31
 800a406:	d4b0      	bmi.n	800a36a <_dtoa_r+0xa82>
 800a408:	4633      	mov	r3, r6
 800a40a:	461e      	mov	r6, r3
 800a40c:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800a410:	2a30      	cmp	r2, #48	@ 0x30
 800a412:	d0fa      	beq.n	800a40a <_dtoa_r+0xb22>
 800a414:	e4b5      	b.n	8009d82 <_dtoa_r+0x49a>
 800a416:	459a      	cmp	sl, r3
 800a418:	d1a8      	bne.n	800a36c <_dtoa_r+0xa84>
 800a41a:	2331      	movs	r3, #49	@ 0x31
 800a41c:	f108 0801 	add.w	r8, r8, #1
 800a420:	f88a 3000 	strb.w	r3, [sl]
 800a424:	e4ad      	b.n	8009d82 <_dtoa_r+0x49a>
 800a426:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800a428:	f8df a058 	ldr.w	sl, [pc, #88]	@ 800a484 <_dtoa_r+0xb9c>
 800a42c:	b11b      	cbz	r3, 800a436 <_dtoa_r+0xb4e>
 800a42e:	f10a 0308 	add.w	r3, sl, #8
 800a432:	9a21      	ldr	r2, [sp, #132]	@ 0x84
 800a434:	6013      	str	r3, [r2, #0]
 800a436:	4650      	mov	r0, sl
 800a438:	b017      	add	sp, #92	@ 0x5c
 800a43a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a43e:	9b07      	ldr	r3, [sp, #28]
 800a440:	2b01      	cmp	r3, #1
 800a442:	f77f ae2e 	ble.w	800a0a2 <_dtoa_r+0x7ba>
 800a446:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800a448:	9308      	str	r3, [sp, #32]
 800a44a:	2001      	movs	r0, #1
 800a44c:	e64d      	b.n	800a0ea <_dtoa_r+0x802>
 800a44e:	f1bb 0f00 	cmp.w	fp, #0
 800a452:	f77f aed9 	ble.w	800a208 <_dtoa_r+0x920>
 800a456:	4656      	mov	r6, sl
 800a458:	9802      	ldr	r0, [sp, #8]
 800a45a:	4621      	mov	r1, r4
 800a45c:	f7ff f9ba 	bl	80097d4 <quorem>
 800a460:	f100 0330 	add.w	r3, r0, #48	@ 0x30
 800a464:	f806 3b01 	strb.w	r3, [r6], #1
 800a468:	eba6 020a 	sub.w	r2, r6, sl
 800a46c:	4593      	cmp	fp, r2
 800a46e:	ddb4      	ble.n	800a3da <_dtoa_r+0xaf2>
 800a470:	9902      	ldr	r1, [sp, #8]
 800a472:	2300      	movs	r3, #0
 800a474:	220a      	movs	r2, #10
 800a476:	4648      	mov	r0, r9
 800a478:	f000 f968 	bl	800a74c <__multadd>
 800a47c:	9002      	str	r0, [sp, #8]
 800a47e:	e7eb      	b.n	800a458 <_dtoa_r+0xb70>
 800a480:	0800d9a5 	.word	0x0800d9a5
 800a484:	0800d929 	.word	0x0800d929

0800a488 <_free_r>:
 800a488:	b538      	push	{r3, r4, r5, lr}
 800a48a:	4605      	mov	r5, r0
 800a48c:	2900      	cmp	r1, #0
 800a48e:	d041      	beq.n	800a514 <_free_r+0x8c>
 800a490:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800a494:	1f0c      	subs	r4, r1, #4
 800a496:	2b00      	cmp	r3, #0
 800a498:	bfb8      	it	lt
 800a49a:	18e4      	addlt	r4, r4, r3
 800a49c:	f000 f8e8 	bl	800a670 <__malloc_lock>
 800a4a0:	4a1d      	ldr	r2, [pc, #116]	@ (800a518 <_free_r+0x90>)
 800a4a2:	6813      	ldr	r3, [r2, #0]
 800a4a4:	b933      	cbnz	r3, 800a4b4 <_free_r+0x2c>
 800a4a6:	6063      	str	r3, [r4, #4]
 800a4a8:	6014      	str	r4, [r2, #0]
 800a4aa:	4628      	mov	r0, r5
 800a4ac:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800a4b0:	f000 b8e4 	b.w	800a67c <__malloc_unlock>
 800a4b4:	42a3      	cmp	r3, r4
 800a4b6:	d908      	bls.n	800a4ca <_free_r+0x42>
 800a4b8:	6820      	ldr	r0, [r4, #0]
 800a4ba:	1821      	adds	r1, r4, r0
 800a4bc:	428b      	cmp	r3, r1
 800a4be:	bf01      	itttt	eq
 800a4c0:	6819      	ldreq	r1, [r3, #0]
 800a4c2:	685b      	ldreq	r3, [r3, #4]
 800a4c4:	1809      	addeq	r1, r1, r0
 800a4c6:	6021      	streq	r1, [r4, #0]
 800a4c8:	e7ed      	b.n	800a4a6 <_free_r+0x1e>
 800a4ca:	461a      	mov	r2, r3
 800a4cc:	685b      	ldr	r3, [r3, #4]
 800a4ce:	b10b      	cbz	r3, 800a4d4 <_free_r+0x4c>
 800a4d0:	42a3      	cmp	r3, r4
 800a4d2:	d9fa      	bls.n	800a4ca <_free_r+0x42>
 800a4d4:	6811      	ldr	r1, [r2, #0]
 800a4d6:	1850      	adds	r0, r2, r1
 800a4d8:	42a0      	cmp	r0, r4
 800a4da:	d10b      	bne.n	800a4f4 <_free_r+0x6c>
 800a4dc:	6820      	ldr	r0, [r4, #0]
 800a4de:	4401      	add	r1, r0
 800a4e0:	1850      	adds	r0, r2, r1
 800a4e2:	4283      	cmp	r3, r0
 800a4e4:	6011      	str	r1, [r2, #0]
 800a4e6:	d1e0      	bne.n	800a4aa <_free_r+0x22>
 800a4e8:	6818      	ldr	r0, [r3, #0]
 800a4ea:	685b      	ldr	r3, [r3, #4]
 800a4ec:	6053      	str	r3, [r2, #4]
 800a4ee:	4408      	add	r0, r1
 800a4f0:	6010      	str	r0, [r2, #0]
 800a4f2:	e7da      	b.n	800a4aa <_free_r+0x22>
 800a4f4:	d902      	bls.n	800a4fc <_free_r+0x74>
 800a4f6:	230c      	movs	r3, #12
 800a4f8:	602b      	str	r3, [r5, #0]
 800a4fa:	e7d6      	b.n	800a4aa <_free_r+0x22>
 800a4fc:	6820      	ldr	r0, [r4, #0]
 800a4fe:	1821      	adds	r1, r4, r0
 800a500:	428b      	cmp	r3, r1
 800a502:	bf04      	itt	eq
 800a504:	6819      	ldreq	r1, [r3, #0]
 800a506:	685b      	ldreq	r3, [r3, #4]
 800a508:	6063      	str	r3, [r4, #4]
 800a50a:	bf04      	itt	eq
 800a50c:	1809      	addeq	r1, r1, r0
 800a50e:	6021      	streq	r1, [r4, #0]
 800a510:	6054      	str	r4, [r2, #4]
 800a512:	e7ca      	b.n	800a4aa <_free_r+0x22>
 800a514:	bd38      	pop	{r3, r4, r5, pc}
 800a516:	bf00      	nop
 800a518:	20000c30 	.word	0x20000c30

0800a51c <malloc>:
 800a51c:	4b02      	ldr	r3, [pc, #8]	@ (800a528 <malloc+0xc>)
 800a51e:	4601      	mov	r1, r0
 800a520:	6818      	ldr	r0, [r3, #0]
 800a522:	f000 b825 	b.w	800a570 <_malloc_r>
 800a526:	bf00      	nop
 800a528:	2000009c 	.word	0x2000009c

0800a52c <sbrk_aligned>:
 800a52c:	b570      	push	{r4, r5, r6, lr}
 800a52e:	4e0f      	ldr	r6, [pc, #60]	@ (800a56c <sbrk_aligned+0x40>)
 800a530:	460c      	mov	r4, r1
 800a532:	6831      	ldr	r1, [r6, #0]
 800a534:	4605      	mov	r5, r0
 800a536:	b911      	cbnz	r1, 800a53e <sbrk_aligned+0x12>
 800a538:	f001 fe04 	bl	800c144 <_sbrk_r>
 800a53c:	6030      	str	r0, [r6, #0]
 800a53e:	4621      	mov	r1, r4
 800a540:	4628      	mov	r0, r5
 800a542:	f001 fdff 	bl	800c144 <_sbrk_r>
 800a546:	1c43      	adds	r3, r0, #1
 800a548:	d103      	bne.n	800a552 <sbrk_aligned+0x26>
 800a54a:	f04f 34ff 	mov.w	r4, #4294967295
 800a54e:	4620      	mov	r0, r4
 800a550:	bd70      	pop	{r4, r5, r6, pc}
 800a552:	1cc4      	adds	r4, r0, #3
 800a554:	f024 0403 	bic.w	r4, r4, #3
 800a558:	42a0      	cmp	r0, r4
 800a55a:	d0f8      	beq.n	800a54e <sbrk_aligned+0x22>
 800a55c:	1a21      	subs	r1, r4, r0
 800a55e:	4628      	mov	r0, r5
 800a560:	f001 fdf0 	bl	800c144 <_sbrk_r>
 800a564:	3001      	adds	r0, #1
 800a566:	d1f2      	bne.n	800a54e <sbrk_aligned+0x22>
 800a568:	e7ef      	b.n	800a54a <sbrk_aligned+0x1e>
 800a56a:	bf00      	nop
 800a56c:	20000c2c 	.word	0x20000c2c

0800a570 <_malloc_r>:
 800a570:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800a574:	1ccd      	adds	r5, r1, #3
 800a576:	f025 0503 	bic.w	r5, r5, #3
 800a57a:	3508      	adds	r5, #8
 800a57c:	2d0c      	cmp	r5, #12
 800a57e:	bf38      	it	cc
 800a580:	250c      	movcc	r5, #12
 800a582:	2d00      	cmp	r5, #0
 800a584:	4606      	mov	r6, r0
 800a586:	db01      	blt.n	800a58c <_malloc_r+0x1c>
 800a588:	42a9      	cmp	r1, r5
 800a58a:	d904      	bls.n	800a596 <_malloc_r+0x26>
 800a58c:	230c      	movs	r3, #12
 800a58e:	6033      	str	r3, [r6, #0]
 800a590:	2000      	movs	r0, #0
 800a592:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800a596:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 800a66c <_malloc_r+0xfc>
 800a59a:	f000 f869 	bl	800a670 <__malloc_lock>
 800a59e:	f8d8 3000 	ldr.w	r3, [r8]
 800a5a2:	461c      	mov	r4, r3
 800a5a4:	bb44      	cbnz	r4, 800a5f8 <_malloc_r+0x88>
 800a5a6:	4629      	mov	r1, r5
 800a5a8:	4630      	mov	r0, r6
 800a5aa:	f7ff ffbf 	bl	800a52c <sbrk_aligned>
 800a5ae:	1c43      	adds	r3, r0, #1
 800a5b0:	4604      	mov	r4, r0
 800a5b2:	d158      	bne.n	800a666 <_malloc_r+0xf6>
 800a5b4:	f8d8 4000 	ldr.w	r4, [r8]
 800a5b8:	4627      	mov	r7, r4
 800a5ba:	2f00      	cmp	r7, #0
 800a5bc:	d143      	bne.n	800a646 <_malloc_r+0xd6>
 800a5be:	2c00      	cmp	r4, #0
 800a5c0:	d04b      	beq.n	800a65a <_malloc_r+0xea>
 800a5c2:	6823      	ldr	r3, [r4, #0]
 800a5c4:	4639      	mov	r1, r7
 800a5c6:	4630      	mov	r0, r6
 800a5c8:	eb04 0903 	add.w	r9, r4, r3
 800a5cc:	f001 fdba 	bl	800c144 <_sbrk_r>
 800a5d0:	4581      	cmp	r9, r0
 800a5d2:	d142      	bne.n	800a65a <_malloc_r+0xea>
 800a5d4:	6821      	ldr	r1, [r4, #0]
 800a5d6:	1a6d      	subs	r5, r5, r1
 800a5d8:	4629      	mov	r1, r5
 800a5da:	4630      	mov	r0, r6
 800a5dc:	f7ff ffa6 	bl	800a52c <sbrk_aligned>
 800a5e0:	3001      	adds	r0, #1
 800a5e2:	d03a      	beq.n	800a65a <_malloc_r+0xea>
 800a5e4:	6823      	ldr	r3, [r4, #0]
 800a5e6:	442b      	add	r3, r5
 800a5e8:	6023      	str	r3, [r4, #0]
 800a5ea:	f8d8 3000 	ldr.w	r3, [r8]
 800a5ee:	685a      	ldr	r2, [r3, #4]
 800a5f0:	bb62      	cbnz	r2, 800a64c <_malloc_r+0xdc>
 800a5f2:	f8c8 7000 	str.w	r7, [r8]
 800a5f6:	e00f      	b.n	800a618 <_malloc_r+0xa8>
 800a5f8:	6822      	ldr	r2, [r4, #0]
 800a5fa:	1b52      	subs	r2, r2, r5
 800a5fc:	d420      	bmi.n	800a640 <_malloc_r+0xd0>
 800a5fe:	2a0b      	cmp	r2, #11
 800a600:	d917      	bls.n	800a632 <_malloc_r+0xc2>
 800a602:	1961      	adds	r1, r4, r5
 800a604:	42a3      	cmp	r3, r4
 800a606:	6025      	str	r5, [r4, #0]
 800a608:	bf18      	it	ne
 800a60a:	6059      	strne	r1, [r3, #4]
 800a60c:	6863      	ldr	r3, [r4, #4]
 800a60e:	bf08      	it	eq
 800a610:	f8c8 1000 	streq.w	r1, [r8]
 800a614:	5162      	str	r2, [r4, r5]
 800a616:	604b      	str	r3, [r1, #4]
 800a618:	4630      	mov	r0, r6
 800a61a:	f000 f82f 	bl	800a67c <__malloc_unlock>
 800a61e:	f104 000b 	add.w	r0, r4, #11
 800a622:	1d23      	adds	r3, r4, #4
 800a624:	f020 0007 	bic.w	r0, r0, #7
 800a628:	1ac2      	subs	r2, r0, r3
 800a62a:	bf1c      	itt	ne
 800a62c:	1a1b      	subne	r3, r3, r0
 800a62e:	50a3      	strne	r3, [r4, r2]
 800a630:	e7af      	b.n	800a592 <_malloc_r+0x22>
 800a632:	6862      	ldr	r2, [r4, #4]
 800a634:	42a3      	cmp	r3, r4
 800a636:	bf0c      	ite	eq
 800a638:	f8c8 2000 	streq.w	r2, [r8]
 800a63c:	605a      	strne	r2, [r3, #4]
 800a63e:	e7eb      	b.n	800a618 <_malloc_r+0xa8>
 800a640:	4623      	mov	r3, r4
 800a642:	6864      	ldr	r4, [r4, #4]
 800a644:	e7ae      	b.n	800a5a4 <_malloc_r+0x34>
 800a646:	463c      	mov	r4, r7
 800a648:	687f      	ldr	r7, [r7, #4]
 800a64a:	e7b6      	b.n	800a5ba <_malloc_r+0x4a>
 800a64c:	461a      	mov	r2, r3
 800a64e:	685b      	ldr	r3, [r3, #4]
 800a650:	42a3      	cmp	r3, r4
 800a652:	d1fb      	bne.n	800a64c <_malloc_r+0xdc>
 800a654:	2300      	movs	r3, #0
 800a656:	6053      	str	r3, [r2, #4]
 800a658:	e7de      	b.n	800a618 <_malloc_r+0xa8>
 800a65a:	230c      	movs	r3, #12
 800a65c:	6033      	str	r3, [r6, #0]
 800a65e:	4630      	mov	r0, r6
 800a660:	f000 f80c 	bl	800a67c <__malloc_unlock>
 800a664:	e794      	b.n	800a590 <_malloc_r+0x20>
 800a666:	6005      	str	r5, [r0, #0]
 800a668:	e7d6      	b.n	800a618 <_malloc_r+0xa8>
 800a66a:	bf00      	nop
 800a66c:	20000c30 	.word	0x20000c30

0800a670 <__malloc_lock>:
 800a670:	4801      	ldr	r0, [pc, #4]	@ (800a678 <__malloc_lock+0x8>)
 800a672:	f7ff b898 	b.w	80097a6 <__retarget_lock_acquire_recursive>
 800a676:	bf00      	nop
 800a678:	20000c28 	.word	0x20000c28

0800a67c <__malloc_unlock>:
 800a67c:	4801      	ldr	r0, [pc, #4]	@ (800a684 <__malloc_unlock+0x8>)
 800a67e:	f7ff b893 	b.w	80097a8 <__retarget_lock_release_recursive>
 800a682:	bf00      	nop
 800a684:	20000c28 	.word	0x20000c28

0800a688 <_Balloc>:
 800a688:	b570      	push	{r4, r5, r6, lr}
 800a68a:	69c6      	ldr	r6, [r0, #28]
 800a68c:	4604      	mov	r4, r0
 800a68e:	460d      	mov	r5, r1
 800a690:	b976      	cbnz	r6, 800a6b0 <_Balloc+0x28>
 800a692:	2010      	movs	r0, #16
 800a694:	f7ff ff42 	bl	800a51c <malloc>
 800a698:	4602      	mov	r2, r0
 800a69a:	61e0      	str	r0, [r4, #28]
 800a69c:	b920      	cbnz	r0, 800a6a8 <_Balloc+0x20>
 800a69e:	4b18      	ldr	r3, [pc, #96]	@ (800a700 <_Balloc+0x78>)
 800a6a0:	4818      	ldr	r0, [pc, #96]	@ (800a704 <_Balloc+0x7c>)
 800a6a2:	216b      	movs	r1, #107	@ 0x6b
 800a6a4:	f001 fd68 	bl	800c178 <__assert_func>
 800a6a8:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800a6ac:	6006      	str	r6, [r0, #0]
 800a6ae:	60c6      	str	r6, [r0, #12]
 800a6b0:	69e6      	ldr	r6, [r4, #28]
 800a6b2:	68f3      	ldr	r3, [r6, #12]
 800a6b4:	b183      	cbz	r3, 800a6d8 <_Balloc+0x50>
 800a6b6:	69e3      	ldr	r3, [r4, #28]
 800a6b8:	68db      	ldr	r3, [r3, #12]
 800a6ba:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 800a6be:	b9b8      	cbnz	r0, 800a6f0 <_Balloc+0x68>
 800a6c0:	2101      	movs	r1, #1
 800a6c2:	fa01 f605 	lsl.w	r6, r1, r5
 800a6c6:	1d72      	adds	r2, r6, #5
 800a6c8:	0092      	lsls	r2, r2, #2
 800a6ca:	4620      	mov	r0, r4
 800a6cc:	f001 fd72 	bl	800c1b4 <_calloc_r>
 800a6d0:	b160      	cbz	r0, 800a6ec <_Balloc+0x64>
 800a6d2:	e9c0 5601 	strd	r5, r6, [r0, #4]
 800a6d6:	e00e      	b.n	800a6f6 <_Balloc+0x6e>
 800a6d8:	2221      	movs	r2, #33	@ 0x21
 800a6da:	2104      	movs	r1, #4
 800a6dc:	4620      	mov	r0, r4
 800a6de:	f001 fd69 	bl	800c1b4 <_calloc_r>
 800a6e2:	69e3      	ldr	r3, [r4, #28]
 800a6e4:	60f0      	str	r0, [r6, #12]
 800a6e6:	68db      	ldr	r3, [r3, #12]
 800a6e8:	2b00      	cmp	r3, #0
 800a6ea:	d1e4      	bne.n	800a6b6 <_Balloc+0x2e>
 800a6ec:	2000      	movs	r0, #0
 800a6ee:	bd70      	pop	{r4, r5, r6, pc}
 800a6f0:	6802      	ldr	r2, [r0, #0]
 800a6f2:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 800a6f6:	2300      	movs	r3, #0
 800a6f8:	e9c0 3303 	strd	r3, r3, [r0, #12]
 800a6fc:	e7f7      	b.n	800a6ee <_Balloc+0x66>
 800a6fe:	bf00      	nop
 800a700:	0800d936 	.word	0x0800d936
 800a704:	0800d9b6 	.word	0x0800d9b6

0800a708 <_Bfree>:
 800a708:	b570      	push	{r4, r5, r6, lr}
 800a70a:	69c6      	ldr	r6, [r0, #28]
 800a70c:	4605      	mov	r5, r0
 800a70e:	460c      	mov	r4, r1
 800a710:	b976      	cbnz	r6, 800a730 <_Bfree+0x28>
 800a712:	2010      	movs	r0, #16
 800a714:	f7ff ff02 	bl	800a51c <malloc>
 800a718:	4602      	mov	r2, r0
 800a71a:	61e8      	str	r0, [r5, #28]
 800a71c:	b920      	cbnz	r0, 800a728 <_Bfree+0x20>
 800a71e:	4b09      	ldr	r3, [pc, #36]	@ (800a744 <_Bfree+0x3c>)
 800a720:	4809      	ldr	r0, [pc, #36]	@ (800a748 <_Bfree+0x40>)
 800a722:	218f      	movs	r1, #143	@ 0x8f
 800a724:	f001 fd28 	bl	800c178 <__assert_func>
 800a728:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800a72c:	6006      	str	r6, [r0, #0]
 800a72e:	60c6      	str	r6, [r0, #12]
 800a730:	b13c      	cbz	r4, 800a742 <_Bfree+0x3a>
 800a732:	69eb      	ldr	r3, [r5, #28]
 800a734:	6862      	ldr	r2, [r4, #4]
 800a736:	68db      	ldr	r3, [r3, #12]
 800a738:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800a73c:	6021      	str	r1, [r4, #0]
 800a73e:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 800a742:	bd70      	pop	{r4, r5, r6, pc}
 800a744:	0800d936 	.word	0x0800d936
 800a748:	0800d9b6 	.word	0x0800d9b6

0800a74c <__multadd>:
 800a74c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800a750:	690d      	ldr	r5, [r1, #16]
 800a752:	4607      	mov	r7, r0
 800a754:	460c      	mov	r4, r1
 800a756:	461e      	mov	r6, r3
 800a758:	f101 0c14 	add.w	ip, r1, #20
 800a75c:	2000      	movs	r0, #0
 800a75e:	f8dc 3000 	ldr.w	r3, [ip]
 800a762:	b299      	uxth	r1, r3
 800a764:	fb02 6101 	mla	r1, r2, r1, r6
 800a768:	0c1e      	lsrs	r6, r3, #16
 800a76a:	0c0b      	lsrs	r3, r1, #16
 800a76c:	fb02 3306 	mla	r3, r2, r6, r3
 800a770:	b289      	uxth	r1, r1
 800a772:	3001      	adds	r0, #1
 800a774:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 800a778:	4285      	cmp	r5, r0
 800a77a:	f84c 1b04 	str.w	r1, [ip], #4
 800a77e:	ea4f 4613 	mov.w	r6, r3, lsr #16
 800a782:	dcec      	bgt.n	800a75e <__multadd+0x12>
 800a784:	b30e      	cbz	r6, 800a7ca <__multadd+0x7e>
 800a786:	68a3      	ldr	r3, [r4, #8]
 800a788:	42ab      	cmp	r3, r5
 800a78a:	dc19      	bgt.n	800a7c0 <__multadd+0x74>
 800a78c:	6861      	ldr	r1, [r4, #4]
 800a78e:	4638      	mov	r0, r7
 800a790:	3101      	adds	r1, #1
 800a792:	f7ff ff79 	bl	800a688 <_Balloc>
 800a796:	4680      	mov	r8, r0
 800a798:	b928      	cbnz	r0, 800a7a6 <__multadd+0x5a>
 800a79a:	4602      	mov	r2, r0
 800a79c:	4b0c      	ldr	r3, [pc, #48]	@ (800a7d0 <__multadd+0x84>)
 800a79e:	480d      	ldr	r0, [pc, #52]	@ (800a7d4 <__multadd+0x88>)
 800a7a0:	21ba      	movs	r1, #186	@ 0xba
 800a7a2:	f001 fce9 	bl	800c178 <__assert_func>
 800a7a6:	6922      	ldr	r2, [r4, #16]
 800a7a8:	3202      	adds	r2, #2
 800a7aa:	f104 010c 	add.w	r1, r4, #12
 800a7ae:	0092      	lsls	r2, r2, #2
 800a7b0:	300c      	adds	r0, #12
 800a7b2:	f7fe fffa 	bl	80097aa <memcpy>
 800a7b6:	4621      	mov	r1, r4
 800a7b8:	4638      	mov	r0, r7
 800a7ba:	f7ff ffa5 	bl	800a708 <_Bfree>
 800a7be:	4644      	mov	r4, r8
 800a7c0:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 800a7c4:	3501      	adds	r5, #1
 800a7c6:	615e      	str	r6, [r3, #20]
 800a7c8:	6125      	str	r5, [r4, #16]
 800a7ca:	4620      	mov	r0, r4
 800a7cc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800a7d0:	0800d9a5 	.word	0x0800d9a5
 800a7d4:	0800d9b6 	.word	0x0800d9b6

0800a7d8 <__s2b>:
 800a7d8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800a7dc:	460c      	mov	r4, r1
 800a7de:	4615      	mov	r5, r2
 800a7e0:	461f      	mov	r7, r3
 800a7e2:	2209      	movs	r2, #9
 800a7e4:	3308      	adds	r3, #8
 800a7e6:	4606      	mov	r6, r0
 800a7e8:	fb93 f3f2 	sdiv	r3, r3, r2
 800a7ec:	2100      	movs	r1, #0
 800a7ee:	2201      	movs	r2, #1
 800a7f0:	429a      	cmp	r2, r3
 800a7f2:	db09      	blt.n	800a808 <__s2b+0x30>
 800a7f4:	4630      	mov	r0, r6
 800a7f6:	f7ff ff47 	bl	800a688 <_Balloc>
 800a7fa:	b940      	cbnz	r0, 800a80e <__s2b+0x36>
 800a7fc:	4602      	mov	r2, r0
 800a7fe:	4b19      	ldr	r3, [pc, #100]	@ (800a864 <__s2b+0x8c>)
 800a800:	4819      	ldr	r0, [pc, #100]	@ (800a868 <__s2b+0x90>)
 800a802:	21d3      	movs	r1, #211	@ 0xd3
 800a804:	f001 fcb8 	bl	800c178 <__assert_func>
 800a808:	0052      	lsls	r2, r2, #1
 800a80a:	3101      	adds	r1, #1
 800a80c:	e7f0      	b.n	800a7f0 <__s2b+0x18>
 800a80e:	9b08      	ldr	r3, [sp, #32]
 800a810:	6143      	str	r3, [r0, #20]
 800a812:	2d09      	cmp	r5, #9
 800a814:	f04f 0301 	mov.w	r3, #1
 800a818:	6103      	str	r3, [r0, #16]
 800a81a:	dd16      	ble.n	800a84a <__s2b+0x72>
 800a81c:	f104 0909 	add.w	r9, r4, #9
 800a820:	46c8      	mov	r8, r9
 800a822:	442c      	add	r4, r5
 800a824:	f818 3b01 	ldrb.w	r3, [r8], #1
 800a828:	4601      	mov	r1, r0
 800a82a:	3b30      	subs	r3, #48	@ 0x30
 800a82c:	220a      	movs	r2, #10
 800a82e:	4630      	mov	r0, r6
 800a830:	f7ff ff8c 	bl	800a74c <__multadd>
 800a834:	45a0      	cmp	r8, r4
 800a836:	d1f5      	bne.n	800a824 <__s2b+0x4c>
 800a838:	f1a5 0408 	sub.w	r4, r5, #8
 800a83c:	444c      	add	r4, r9
 800a83e:	1b2d      	subs	r5, r5, r4
 800a840:	1963      	adds	r3, r4, r5
 800a842:	42bb      	cmp	r3, r7
 800a844:	db04      	blt.n	800a850 <__s2b+0x78>
 800a846:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800a84a:	340a      	adds	r4, #10
 800a84c:	2509      	movs	r5, #9
 800a84e:	e7f6      	b.n	800a83e <__s2b+0x66>
 800a850:	f814 3b01 	ldrb.w	r3, [r4], #1
 800a854:	4601      	mov	r1, r0
 800a856:	3b30      	subs	r3, #48	@ 0x30
 800a858:	220a      	movs	r2, #10
 800a85a:	4630      	mov	r0, r6
 800a85c:	f7ff ff76 	bl	800a74c <__multadd>
 800a860:	e7ee      	b.n	800a840 <__s2b+0x68>
 800a862:	bf00      	nop
 800a864:	0800d9a5 	.word	0x0800d9a5
 800a868:	0800d9b6 	.word	0x0800d9b6

0800a86c <__hi0bits>:
 800a86c:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 800a870:	4603      	mov	r3, r0
 800a872:	bf36      	itet	cc
 800a874:	0403      	lslcc	r3, r0, #16
 800a876:	2000      	movcs	r0, #0
 800a878:	2010      	movcc	r0, #16
 800a87a:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800a87e:	bf3c      	itt	cc
 800a880:	021b      	lslcc	r3, r3, #8
 800a882:	3008      	addcc	r0, #8
 800a884:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800a888:	bf3c      	itt	cc
 800a88a:	011b      	lslcc	r3, r3, #4
 800a88c:	3004      	addcc	r0, #4
 800a88e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800a892:	bf3c      	itt	cc
 800a894:	009b      	lslcc	r3, r3, #2
 800a896:	3002      	addcc	r0, #2
 800a898:	2b00      	cmp	r3, #0
 800a89a:	db05      	blt.n	800a8a8 <__hi0bits+0x3c>
 800a89c:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 800a8a0:	f100 0001 	add.w	r0, r0, #1
 800a8a4:	bf08      	it	eq
 800a8a6:	2020      	moveq	r0, #32
 800a8a8:	4770      	bx	lr

0800a8aa <__lo0bits>:
 800a8aa:	6803      	ldr	r3, [r0, #0]
 800a8ac:	4602      	mov	r2, r0
 800a8ae:	f013 0007 	ands.w	r0, r3, #7
 800a8b2:	d00b      	beq.n	800a8cc <__lo0bits+0x22>
 800a8b4:	07d9      	lsls	r1, r3, #31
 800a8b6:	d421      	bmi.n	800a8fc <__lo0bits+0x52>
 800a8b8:	0798      	lsls	r0, r3, #30
 800a8ba:	bf49      	itett	mi
 800a8bc:	085b      	lsrmi	r3, r3, #1
 800a8be:	089b      	lsrpl	r3, r3, #2
 800a8c0:	2001      	movmi	r0, #1
 800a8c2:	6013      	strmi	r3, [r2, #0]
 800a8c4:	bf5c      	itt	pl
 800a8c6:	6013      	strpl	r3, [r2, #0]
 800a8c8:	2002      	movpl	r0, #2
 800a8ca:	4770      	bx	lr
 800a8cc:	b299      	uxth	r1, r3
 800a8ce:	b909      	cbnz	r1, 800a8d4 <__lo0bits+0x2a>
 800a8d0:	0c1b      	lsrs	r3, r3, #16
 800a8d2:	2010      	movs	r0, #16
 800a8d4:	b2d9      	uxtb	r1, r3
 800a8d6:	b909      	cbnz	r1, 800a8dc <__lo0bits+0x32>
 800a8d8:	3008      	adds	r0, #8
 800a8da:	0a1b      	lsrs	r3, r3, #8
 800a8dc:	0719      	lsls	r1, r3, #28
 800a8de:	bf04      	itt	eq
 800a8e0:	091b      	lsreq	r3, r3, #4
 800a8e2:	3004      	addeq	r0, #4
 800a8e4:	0799      	lsls	r1, r3, #30
 800a8e6:	bf04      	itt	eq
 800a8e8:	089b      	lsreq	r3, r3, #2
 800a8ea:	3002      	addeq	r0, #2
 800a8ec:	07d9      	lsls	r1, r3, #31
 800a8ee:	d403      	bmi.n	800a8f8 <__lo0bits+0x4e>
 800a8f0:	085b      	lsrs	r3, r3, #1
 800a8f2:	f100 0001 	add.w	r0, r0, #1
 800a8f6:	d003      	beq.n	800a900 <__lo0bits+0x56>
 800a8f8:	6013      	str	r3, [r2, #0]
 800a8fa:	4770      	bx	lr
 800a8fc:	2000      	movs	r0, #0
 800a8fe:	4770      	bx	lr
 800a900:	2020      	movs	r0, #32
 800a902:	4770      	bx	lr

0800a904 <__i2b>:
 800a904:	b510      	push	{r4, lr}
 800a906:	460c      	mov	r4, r1
 800a908:	2101      	movs	r1, #1
 800a90a:	f7ff febd 	bl	800a688 <_Balloc>
 800a90e:	4602      	mov	r2, r0
 800a910:	b928      	cbnz	r0, 800a91e <__i2b+0x1a>
 800a912:	4b05      	ldr	r3, [pc, #20]	@ (800a928 <__i2b+0x24>)
 800a914:	4805      	ldr	r0, [pc, #20]	@ (800a92c <__i2b+0x28>)
 800a916:	f240 1145 	movw	r1, #325	@ 0x145
 800a91a:	f001 fc2d 	bl	800c178 <__assert_func>
 800a91e:	2301      	movs	r3, #1
 800a920:	6144      	str	r4, [r0, #20]
 800a922:	6103      	str	r3, [r0, #16]
 800a924:	bd10      	pop	{r4, pc}
 800a926:	bf00      	nop
 800a928:	0800d9a5 	.word	0x0800d9a5
 800a92c:	0800d9b6 	.word	0x0800d9b6

0800a930 <__multiply>:
 800a930:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a934:	4617      	mov	r7, r2
 800a936:	690a      	ldr	r2, [r1, #16]
 800a938:	693b      	ldr	r3, [r7, #16]
 800a93a:	429a      	cmp	r2, r3
 800a93c:	bfa8      	it	ge
 800a93e:	463b      	movge	r3, r7
 800a940:	4689      	mov	r9, r1
 800a942:	bfa4      	itt	ge
 800a944:	460f      	movge	r7, r1
 800a946:	4699      	movge	r9, r3
 800a948:	693d      	ldr	r5, [r7, #16]
 800a94a:	f8d9 a010 	ldr.w	sl, [r9, #16]
 800a94e:	68bb      	ldr	r3, [r7, #8]
 800a950:	6879      	ldr	r1, [r7, #4]
 800a952:	eb05 060a 	add.w	r6, r5, sl
 800a956:	42b3      	cmp	r3, r6
 800a958:	b085      	sub	sp, #20
 800a95a:	bfb8      	it	lt
 800a95c:	3101      	addlt	r1, #1
 800a95e:	f7ff fe93 	bl	800a688 <_Balloc>
 800a962:	b930      	cbnz	r0, 800a972 <__multiply+0x42>
 800a964:	4602      	mov	r2, r0
 800a966:	4b41      	ldr	r3, [pc, #260]	@ (800aa6c <__multiply+0x13c>)
 800a968:	4841      	ldr	r0, [pc, #260]	@ (800aa70 <__multiply+0x140>)
 800a96a:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 800a96e:	f001 fc03 	bl	800c178 <__assert_func>
 800a972:	f100 0414 	add.w	r4, r0, #20
 800a976:	eb04 0e86 	add.w	lr, r4, r6, lsl #2
 800a97a:	4623      	mov	r3, r4
 800a97c:	2200      	movs	r2, #0
 800a97e:	4573      	cmp	r3, lr
 800a980:	d320      	bcc.n	800a9c4 <__multiply+0x94>
 800a982:	f107 0814 	add.w	r8, r7, #20
 800a986:	f109 0114 	add.w	r1, r9, #20
 800a98a:	eb08 0585 	add.w	r5, r8, r5, lsl #2
 800a98e:	eb01 038a 	add.w	r3, r1, sl, lsl #2
 800a992:	9302      	str	r3, [sp, #8]
 800a994:	1beb      	subs	r3, r5, r7
 800a996:	3b15      	subs	r3, #21
 800a998:	f023 0303 	bic.w	r3, r3, #3
 800a99c:	3304      	adds	r3, #4
 800a99e:	3715      	adds	r7, #21
 800a9a0:	42bd      	cmp	r5, r7
 800a9a2:	bf38      	it	cc
 800a9a4:	2304      	movcc	r3, #4
 800a9a6:	9301      	str	r3, [sp, #4]
 800a9a8:	9b02      	ldr	r3, [sp, #8]
 800a9aa:	9103      	str	r1, [sp, #12]
 800a9ac:	428b      	cmp	r3, r1
 800a9ae:	d80c      	bhi.n	800a9ca <__multiply+0x9a>
 800a9b0:	2e00      	cmp	r6, #0
 800a9b2:	dd03      	ble.n	800a9bc <__multiply+0x8c>
 800a9b4:	f85e 3d04 	ldr.w	r3, [lr, #-4]!
 800a9b8:	2b00      	cmp	r3, #0
 800a9ba:	d055      	beq.n	800aa68 <__multiply+0x138>
 800a9bc:	6106      	str	r6, [r0, #16]
 800a9be:	b005      	add	sp, #20
 800a9c0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a9c4:	f843 2b04 	str.w	r2, [r3], #4
 800a9c8:	e7d9      	b.n	800a97e <__multiply+0x4e>
 800a9ca:	f8b1 a000 	ldrh.w	sl, [r1]
 800a9ce:	f1ba 0f00 	cmp.w	sl, #0
 800a9d2:	d01f      	beq.n	800aa14 <__multiply+0xe4>
 800a9d4:	46c4      	mov	ip, r8
 800a9d6:	46a1      	mov	r9, r4
 800a9d8:	2700      	movs	r7, #0
 800a9da:	f85c 2b04 	ldr.w	r2, [ip], #4
 800a9de:	f8d9 3000 	ldr.w	r3, [r9]
 800a9e2:	fa1f fb82 	uxth.w	fp, r2
 800a9e6:	b29b      	uxth	r3, r3
 800a9e8:	fb0a 330b 	mla	r3, sl, fp, r3
 800a9ec:	443b      	add	r3, r7
 800a9ee:	f8d9 7000 	ldr.w	r7, [r9]
 800a9f2:	0c12      	lsrs	r2, r2, #16
 800a9f4:	0c3f      	lsrs	r7, r7, #16
 800a9f6:	fb0a 7202 	mla	r2, sl, r2, r7
 800a9fa:	eb02 4213 	add.w	r2, r2, r3, lsr #16
 800a9fe:	b29b      	uxth	r3, r3
 800aa00:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800aa04:	4565      	cmp	r5, ip
 800aa06:	f849 3b04 	str.w	r3, [r9], #4
 800aa0a:	ea4f 4712 	mov.w	r7, r2, lsr #16
 800aa0e:	d8e4      	bhi.n	800a9da <__multiply+0xaa>
 800aa10:	9b01      	ldr	r3, [sp, #4]
 800aa12:	50e7      	str	r7, [r4, r3]
 800aa14:	9b03      	ldr	r3, [sp, #12]
 800aa16:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 800aa1a:	3104      	adds	r1, #4
 800aa1c:	f1b9 0f00 	cmp.w	r9, #0
 800aa20:	d020      	beq.n	800aa64 <__multiply+0x134>
 800aa22:	6823      	ldr	r3, [r4, #0]
 800aa24:	4647      	mov	r7, r8
 800aa26:	46a4      	mov	ip, r4
 800aa28:	f04f 0a00 	mov.w	sl, #0
 800aa2c:	f8b7 b000 	ldrh.w	fp, [r7]
 800aa30:	f8bc 2002 	ldrh.w	r2, [ip, #2]
 800aa34:	fb09 220b 	mla	r2, r9, fp, r2
 800aa38:	4452      	add	r2, sl
 800aa3a:	b29b      	uxth	r3, r3
 800aa3c:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800aa40:	f84c 3b04 	str.w	r3, [ip], #4
 800aa44:	f857 3b04 	ldr.w	r3, [r7], #4
 800aa48:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800aa4c:	f8bc 3000 	ldrh.w	r3, [ip]
 800aa50:	fb09 330a 	mla	r3, r9, sl, r3
 800aa54:	eb03 4312 	add.w	r3, r3, r2, lsr #16
 800aa58:	42bd      	cmp	r5, r7
 800aa5a:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800aa5e:	d8e5      	bhi.n	800aa2c <__multiply+0xfc>
 800aa60:	9a01      	ldr	r2, [sp, #4]
 800aa62:	50a3      	str	r3, [r4, r2]
 800aa64:	3404      	adds	r4, #4
 800aa66:	e79f      	b.n	800a9a8 <__multiply+0x78>
 800aa68:	3e01      	subs	r6, #1
 800aa6a:	e7a1      	b.n	800a9b0 <__multiply+0x80>
 800aa6c:	0800d9a5 	.word	0x0800d9a5
 800aa70:	0800d9b6 	.word	0x0800d9b6

0800aa74 <__pow5mult>:
 800aa74:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800aa78:	4615      	mov	r5, r2
 800aa7a:	f012 0203 	ands.w	r2, r2, #3
 800aa7e:	4607      	mov	r7, r0
 800aa80:	460e      	mov	r6, r1
 800aa82:	d007      	beq.n	800aa94 <__pow5mult+0x20>
 800aa84:	4c25      	ldr	r4, [pc, #148]	@ (800ab1c <__pow5mult+0xa8>)
 800aa86:	3a01      	subs	r2, #1
 800aa88:	2300      	movs	r3, #0
 800aa8a:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800aa8e:	f7ff fe5d 	bl	800a74c <__multadd>
 800aa92:	4606      	mov	r6, r0
 800aa94:	10ad      	asrs	r5, r5, #2
 800aa96:	d03d      	beq.n	800ab14 <__pow5mult+0xa0>
 800aa98:	69fc      	ldr	r4, [r7, #28]
 800aa9a:	b97c      	cbnz	r4, 800aabc <__pow5mult+0x48>
 800aa9c:	2010      	movs	r0, #16
 800aa9e:	f7ff fd3d 	bl	800a51c <malloc>
 800aaa2:	4602      	mov	r2, r0
 800aaa4:	61f8      	str	r0, [r7, #28]
 800aaa6:	b928      	cbnz	r0, 800aab4 <__pow5mult+0x40>
 800aaa8:	4b1d      	ldr	r3, [pc, #116]	@ (800ab20 <__pow5mult+0xac>)
 800aaaa:	481e      	ldr	r0, [pc, #120]	@ (800ab24 <__pow5mult+0xb0>)
 800aaac:	f240 11b3 	movw	r1, #435	@ 0x1b3
 800aab0:	f001 fb62 	bl	800c178 <__assert_func>
 800aab4:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800aab8:	6004      	str	r4, [r0, #0]
 800aaba:	60c4      	str	r4, [r0, #12]
 800aabc:	f8d7 801c 	ldr.w	r8, [r7, #28]
 800aac0:	f8d8 4008 	ldr.w	r4, [r8, #8]
 800aac4:	b94c      	cbnz	r4, 800aada <__pow5mult+0x66>
 800aac6:	f240 2171 	movw	r1, #625	@ 0x271
 800aaca:	4638      	mov	r0, r7
 800aacc:	f7ff ff1a 	bl	800a904 <__i2b>
 800aad0:	2300      	movs	r3, #0
 800aad2:	f8c8 0008 	str.w	r0, [r8, #8]
 800aad6:	4604      	mov	r4, r0
 800aad8:	6003      	str	r3, [r0, #0]
 800aada:	f04f 0900 	mov.w	r9, #0
 800aade:	07eb      	lsls	r3, r5, #31
 800aae0:	d50a      	bpl.n	800aaf8 <__pow5mult+0x84>
 800aae2:	4631      	mov	r1, r6
 800aae4:	4622      	mov	r2, r4
 800aae6:	4638      	mov	r0, r7
 800aae8:	f7ff ff22 	bl	800a930 <__multiply>
 800aaec:	4631      	mov	r1, r6
 800aaee:	4680      	mov	r8, r0
 800aaf0:	4638      	mov	r0, r7
 800aaf2:	f7ff fe09 	bl	800a708 <_Bfree>
 800aaf6:	4646      	mov	r6, r8
 800aaf8:	106d      	asrs	r5, r5, #1
 800aafa:	d00b      	beq.n	800ab14 <__pow5mult+0xa0>
 800aafc:	6820      	ldr	r0, [r4, #0]
 800aafe:	b938      	cbnz	r0, 800ab10 <__pow5mult+0x9c>
 800ab00:	4622      	mov	r2, r4
 800ab02:	4621      	mov	r1, r4
 800ab04:	4638      	mov	r0, r7
 800ab06:	f7ff ff13 	bl	800a930 <__multiply>
 800ab0a:	6020      	str	r0, [r4, #0]
 800ab0c:	f8c0 9000 	str.w	r9, [r0]
 800ab10:	4604      	mov	r4, r0
 800ab12:	e7e4      	b.n	800aade <__pow5mult+0x6a>
 800ab14:	4630      	mov	r0, r6
 800ab16:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800ab1a:	bf00      	nop
 800ab1c:	0800dac8 	.word	0x0800dac8
 800ab20:	0800d936 	.word	0x0800d936
 800ab24:	0800d9b6 	.word	0x0800d9b6

0800ab28 <__lshift>:
 800ab28:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800ab2c:	460c      	mov	r4, r1
 800ab2e:	6849      	ldr	r1, [r1, #4]
 800ab30:	6923      	ldr	r3, [r4, #16]
 800ab32:	eb03 1862 	add.w	r8, r3, r2, asr #5
 800ab36:	68a3      	ldr	r3, [r4, #8]
 800ab38:	4607      	mov	r7, r0
 800ab3a:	4691      	mov	r9, r2
 800ab3c:	ea4f 1a62 	mov.w	sl, r2, asr #5
 800ab40:	f108 0601 	add.w	r6, r8, #1
 800ab44:	42b3      	cmp	r3, r6
 800ab46:	db0b      	blt.n	800ab60 <__lshift+0x38>
 800ab48:	4638      	mov	r0, r7
 800ab4a:	f7ff fd9d 	bl	800a688 <_Balloc>
 800ab4e:	4605      	mov	r5, r0
 800ab50:	b948      	cbnz	r0, 800ab66 <__lshift+0x3e>
 800ab52:	4602      	mov	r2, r0
 800ab54:	4b28      	ldr	r3, [pc, #160]	@ (800abf8 <__lshift+0xd0>)
 800ab56:	4829      	ldr	r0, [pc, #164]	@ (800abfc <__lshift+0xd4>)
 800ab58:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 800ab5c:	f001 fb0c 	bl	800c178 <__assert_func>
 800ab60:	3101      	adds	r1, #1
 800ab62:	005b      	lsls	r3, r3, #1
 800ab64:	e7ee      	b.n	800ab44 <__lshift+0x1c>
 800ab66:	2300      	movs	r3, #0
 800ab68:	f100 0114 	add.w	r1, r0, #20
 800ab6c:	f100 0210 	add.w	r2, r0, #16
 800ab70:	4618      	mov	r0, r3
 800ab72:	4553      	cmp	r3, sl
 800ab74:	db33      	blt.n	800abde <__lshift+0xb6>
 800ab76:	6920      	ldr	r0, [r4, #16]
 800ab78:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800ab7c:	f104 0314 	add.w	r3, r4, #20
 800ab80:	f019 091f 	ands.w	r9, r9, #31
 800ab84:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 800ab88:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 800ab8c:	d02b      	beq.n	800abe6 <__lshift+0xbe>
 800ab8e:	f1c9 0e20 	rsb	lr, r9, #32
 800ab92:	468a      	mov	sl, r1
 800ab94:	2200      	movs	r2, #0
 800ab96:	6818      	ldr	r0, [r3, #0]
 800ab98:	fa00 f009 	lsl.w	r0, r0, r9
 800ab9c:	4310      	orrs	r0, r2
 800ab9e:	f84a 0b04 	str.w	r0, [sl], #4
 800aba2:	f853 2b04 	ldr.w	r2, [r3], #4
 800aba6:	459c      	cmp	ip, r3
 800aba8:	fa22 f20e 	lsr.w	r2, r2, lr
 800abac:	d8f3      	bhi.n	800ab96 <__lshift+0x6e>
 800abae:	ebac 0304 	sub.w	r3, ip, r4
 800abb2:	3b15      	subs	r3, #21
 800abb4:	f023 0303 	bic.w	r3, r3, #3
 800abb8:	3304      	adds	r3, #4
 800abba:	f104 0015 	add.w	r0, r4, #21
 800abbe:	4560      	cmp	r0, ip
 800abc0:	bf88      	it	hi
 800abc2:	2304      	movhi	r3, #4
 800abc4:	50ca      	str	r2, [r1, r3]
 800abc6:	b10a      	cbz	r2, 800abcc <__lshift+0xa4>
 800abc8:	f108 0602 	add.w	r6, r8, #2
 800abcc:	3e01      	subs	r6, #1
 800abce:	4638      	mov	r0, r7
 800abd0:	612e      	str	r6, [r5, #16]
 800abd2:	4621      	mov	r1, r4
 800abd4:	f7ff fd98 	bl	800a708 <_Bfree>
 800abd8:	4628      	mov	r0, r5
 800abda:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800abde:	f842 0f04 	str.w	r0, [r2, #4]!
 800abe2:	3301      	adds	r3, #1
 800abe4:	e7c5      	b.n	800ab72 <__lshift+0x4a>
 800abe6:	3904      	subs	r1, #4
 800abe8:	f853 2b04 	ldr.w	r2, [r3], #4
 800abec:	f841 2f04 	str.w	r2, [r1, #4]!
 800abf0:	459c      	cmp	ip, r3
 800abf2:	d8f9      	bhi.n	800abe8 <__lshift+0xc0>
 800abf4:	e7ea      	b.n	800abcc <__lshift+0xa4>
 800abf6:	bf00      	nop
 800abf8:	0800d9a5 	.word	0x0800d9a5
 800abfc:	0800d9b6 	.word	0x0800d9b6

0800ac00 <__mcmp>:
 800ac00:	690a      	ldr	r2, [r1, #16]
 800ac02:	4603      	mov	r3, r0
 800ac04:	6900      	ldr	r0, [r0, #16]
 800ac06:	1a80      	subs	r0, r0, r2
 800ac08:	b530      	push	{r4, r5, lr}
 800ac0a:	d10e      	bne.n	800ac2a <__mcmp+0x2a>
 800ac0c:	3314      	adds	r3, #20
 800ac0e:	3114      	adds	r1, #20
 800ac10:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 800ac14:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 800ac18:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 800ac1c:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 800ac20:	4295      	cmp	r5, r2
 800ac22:	d003      	beq.n	800ac2c <__mcmp+0x2c>
 800ac24:	d205      	bcs.n	800ac32 <__mcmp+0x32>
 800ac26:	f04f 30ff 	mov.w	r0, #4294967295
 800ac2a:	bd30      	pop	{r4, r5, pc}
 800ac2c:	42a3      	cmp	r3, r4
 800ac2e:	d3f3      	bcc.n	800ac18 <__mcmp+0x18>
 800ac30:	e7fb      	b.n	800ac2a <__mcmp+0x2a>
 800ac32:	2001      	movs	r0, #1
 800ac34:	e7f9      	b.n	800ac2a <__mcmp+0x2a>
	...

0800ac38 <__mdiff>:
 800ac38:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ac3c:	4689      	mov	r9, r1
 800ac3e:	4606      	mov	r6, r0
 800ac40:	4611      	mov	r1, r2
 800ac42:	4648      	mov	r0, r9
 800ac44:	4614      	mov	r4, r2
 800ac46:	f7ff ffdb 	bl	800ac00 <__mcmp>
 800ac4a:	1e05      	subs	r5, r0, #0
 800ac4c:	d112      	bne.n	800ac74 <__mdiff+0x3c>
 800ac4e:	4629      	mov	r1, r5
 800ac50:	4630      	mov	r0, r6
 800ac52:	f7ff fd19 	bl	800a688 <_Balloc>
 800ac56:	4602      	mov	r2, r0
 800ac58:	b928      	cbnz	r0, 800ac66 <__mdiff+0x2e>
 800ac5a:	4b3f      	ldr	r3, [pc, #252]	@ (800ad58 <__mdiff+0x120>)
 800ac5c:	f240 2137 	movw	r1, #567	@ 0x237
 800ac60:	483e      	ldr	r0, [pc, #248]	@ (800ad5c <__mdiff+0x124>)
 800ac62:	f001 fa89 	bl	800c178 <__assert_func>
 800ac66:	2301      	movs	r3, #1
 800ac68:	e9c0 3504 	strd	r3, r5, [r0, #16]
 800ac6c:	4610      	mov	r0, r2
 800ac6e:	b003      	add	sp, #12
 800ac70:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800ac74:	bfbc      	itt	lt
 800ac76:	464b      	movlt	r3, r9
 800ac78:	46a1      	movlt	r9, r4
 800ac7a:	4630      	mov	r0, r6
 800ac7c:	f8d9 1004 	ldr.w	r1, [r9, #4]
 800ac80:	bfba      	itte	lt
 800ac82:	461c      	movlt	r4, r3
 800ac84:	2501      	movlt	r5, #1
 800ac86:	2500      	movge	r5, #0
 800ac88:	f7ff fcfe 	bl	800a688 <_Balloc>
 800ac8c:	4602      	mov	r2, r0
 800ac8e:	b918      	cbnz	r0, 800ac98 <__mdiff+0x60>
 800ac90:	4b31      	ldr	r3, [pc, #196]	@ (800ad58 <__mdiff+0x120>)
 800ac92:	f240 2145 	movw	r1, #581	@ 0x245
 800ac96:	e7e3      	b.n	800ac60 <__mdiff+0x28>
 800ac98:	f8d9 7010 	ldr.w	r7, [r9, #16]
 800ac9c:	6926      	ldr	r6, [r4, #16]
 800ac9e:	60c5      	str	r5, [r0, #12]
 800aca0:	f109 0310 	add.w	r3, r9, #16
 800aca4:	f109 0514 	add.w	r5, r9, #20
 800aca8:	f104 0e14 	add.w	lr, r4, #20
 800acac:	f100 0b14 	add.w	fp, r0, #20
 800acb0:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 800acb4:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 800acb8:	9301      	str	r3, [sp, #4]
 800acba:	46d9      	mov	r9, fp
 800acbc:	f04f 0c00 	mov.w	ip, #0
 800acc0:	9b01      	ldr	r3, [sp, #4]
 800acc2:	f85e 0b04 	ldr.w	r0, [lr], #4
 800acc6:	f853 af04 	ldr.w	sl, [r3, #4]!
 800acca:	9301      	str	r3, [sp, #4]
 800accc:	fa1f f38a 	uxth.w	r3, sl
 800acd0:	4619      	mov	r1, r3
 800acd2:	b283      	uxth	r3, r0
 800acd4:	1acb      	subs	r3, r1, r3
 800acd6:	0c00      	lsrs	r0, r0, #16
 800acd8:	4463      	add	r3, ip
 800acda:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 800acde:	eb00 4023 	add.w	r0, r0, r3, asr #16
 800ace2:	b29b      	uxth	r3, r3
 800ace4:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 800ace8:	4576      	cmp	r6, lr
 800acea:	f849 3b04 	str.w	r3, [r9], #4
 800acee:	ea4f 4c20 	mov.w	ip, r0, asr #16
 800acf2:	d8e5      	bhi.n	800acc0 <__mdiff+0x88>
 800acf4:	1b33      	subs	r3, r6, r4
 800acf6:	3b15      	subs	r3, #21
 800acf8:	f023 0303 	bic.w	r3, r3, #3
 800acfc:	3415      	adds	r4, #21
 800acfe:	3304      	adds	r3, #4
 800ad00:	42a6      	cmp	r6, r4
 800ad02:	bf38      	it	cc
 800ad04:	2304      	movcc	r3, #4
 800ad06:	441d      	add	r5, r3
 800ad08:	445b      	add	r3, fp
 800ad0a:	461e      	mov	r6, r3
 800ad0c:	462c      	mov	r4, r5
 800ad0e:	4544      	cmp	r4, r8
 800ad10:	d30e      	bcc.n	800ad30 <__mdiff+0xf8>
 800ad12:	f108 0103 	add.w	r1, r8, #3
 800ad16:	1b49      	subs	r1, r1, r5
 800ad18:	f021 0103 	bic.w	r1, r1, #3
 800ad1c:	3d03      	subs	r5, #3
 800ad1e:	45a8      	cmp	r8, r5
 800ad20:	bf38      	it	cc
 800ad22:	2100      	movcc	r1, #0
 800ad24:	440b      	add	r3, r1
 800ad26:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 800ad2a:	b191      	cbz	r1, 800ad52 <__mdiff+0x11a>
 800ad2c:	6117      	str	r7, [r2, #16]
 800ad2e:	e79d      	b.n	800ac6c <__mdiff+0x34>
 800ad30:	f854 1b04 	ldr.w	r1, [r4], #4
 800ad34:	46e6      	mov	lr, ip
 800ad36:	0c08      	lsrs	r0, r1, #16
 800ad38:	fa1c fc81 	uxtah	ip, ip, r1
 800ad3c:	4471      	add	r1, lr
 800ad3e:	eb00 402c 	add.w	r0, r0, ip, asr #16
 800ad42:	b289      	uxth	r1, r1
 800ad44:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 800ad48:	f846 1b04 	str.w	r1, [r6], #4
 800ad4c:	ea4f 4c20 	mov.w	ip, r0, asr #16
 800ad50:	e7dd      	b.n	800ad0e <__mdiff+0xd6>
 800ad52:	3f01      	subs	r7, #1
 800ad54:	e7e7      	b.n	800ad26 <__mdiff+0xee>
 800ad56:	bf00      	nop
 800ad58:	0800d9a5 	.word	0x0800d9a5
 800ad5c:	0800d9b6 	.word	0x0800d9b6

0800ad60 <__ulp>:
 800ad60:	b082      	sub	sp, #8
 800ad62:	ed8d 0b00 	vstr	d0, [sp]
 800ad66:	9a01      	ldr	r2, [sp, #4]
 800ad68:	4b0f      	ldr	r3, [pc, #60]	@ (800ada8 <__ulp+0x48>)
 800ad6a:	4013      	ands	r3, r2
 800ad6c:	f1a3 7350 	sub.w	r3, r3, #54525952	@ 0x3400000
 800ad70:	2b00      	cmp	r3, #0
 800ad72:	dc08      	bgt.n	800ad86 <__ulp+0x26>
 800ad74:	425b      	negs	r3, r3
 800ad76:	f1b3 7fa0 	cmp.w	r3, #20971520	@ 0x1400000
 800ad7a:	ea4f 5223 	mov.w	r2, r3, asr #20
 800ad7e:	da04      	bge.n	800ad8a <__ulp+0x2a>
 800ad80:	f44f 2300 	mov.w	r3, #524288	@ 0x80000
 800ad84:	4113      	asrs	r3, r2
 800ad86:	2200      	movs	r2, #0
 800ad88:	e008      	b.n	800ad9c <__ulp+0x3c>
 800ad8a:	f1a2 0314 	sub.w	r3, r2, #20
 800ad8e:	2b1e      	cmp	r3, #30
 800ad90:	bfda      	itte	le
 800ad92:	f04f 4200 	movle.w	r2, #2147483648	@ 0x80000000
 800ad96:	40da      	lsrle	r2, r3
 800ad98:	2201      	movgt	r2, #1
 800ad9a:	2300      	movs	r3, #0
 800ad9c:	4619      	mov	r1, r3
 800ad9e:	4610      	mov	r0, r2
 800ada0:	ec41 0b10 	vmov	d0, r0, r1
 800ada4:	b002      	add	sp, #8
 800ada6:	4770      	bx	lr
 800ada8:	7ff00000 	.word	0x7ff00000

0800adac <__b2d>:
 800adac:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800adb0:	6906      	ldr	r6, [r0, #16]
 800adb2:	f100 0814 	add.w	r8, r0, #20
 800adb6:	eb08 0686 	add.w	r6, r8, r6, lsl #2
 800adba:	1f37      	subs	r7, r6, #4
 800adbc:	f856 2c04 	ldr.w	r2, [r6, #-4]
 800adc0:	4610      	mov	r0, r2
 800adc2:	f7ff fd53 	bl	800a86c <__hi0bits>
 800adc6:	f1c0 0320 	rsb	r3, r0, #32
 800adca:	280a      	cmp	r0, #10
 800adcc:	600b      	str	r3, [r1, #0]
 800adce:	491b      	ldr	r1, [pc, #108]	@ (800ae3c <__b2d+0x90>)
 800add0:	dc15      	bgt.n	800adfe <__b2d+0x52>
 800add2:	f1c0 0c0b 	rsb	ip, r0, #11
 800add6:	fa22 f30c 	lsr.w	r3, r2, ip
 800adda:	45b8      	cmp	r8, r7
 800addc:	ea43 0501 	orr.w	r5, r3, r1
 800ade0:	bf34      	ite	cc
 800ade2:	f856 3c08 	ldrcc.w	r3, [r6, #-8]
 800ade6:	2300      	movcs	r3, #0
 800ade8:	3015      	adds	r0, #21
 800adea:	fa02 f000 	lsl.w	r0, r2, r0
 800adee:	fa23 f30c 	lsr.w	r3, r3, ip
 800adf2:	4303      	orrs	r3, r0
 800adf4:	461c      	mov	r4, r3
 800adf6:	ec45 4b10 	vmov	d0, r4, r5
 800adfa:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800adfe:	45b8      	cmp	r8, r7
 800ae00:	bf3a      	itte	cc
 800ae02:	f856 3c08 	ldrcc.w	r3, [r6, #-8]
 800ae06:	f1a6 0708 	subcc.w	r7, r6, #8
 800ae0a:	2300      	movcs	r3, #0
 800ae0c:	380b      	subs	r0, #11
 800ae0e:	d012      	beq.n	800ae36 <__b2d+0x8a>
 800ae10:	f1c0 0120 	rsb	r1, r0, #32
 800ae14:	fa23 f401 	lsr.w	r4, r3, r1
 800ae18:	4082      	lsls	r2, r0
 800ae1a:	4322      	orrs	r2, r4
 800ae1c:	4547      	cmp	r7, r8
 800ae1e:	f042 557f 	orr.w	r5, r2, #1069547520	@ 0x3fc00000
 800ae22:	bf8c      	ite	hi
 800ae24:	f857 2c04 	ldrhi.w	r2, [r7, #-4]
 800ae28:	2200      	movls	r2, #0
 800ae2a:	4083      	lsls	r3, r0
 800ae2c:	40ca      	lsrs	r2, r1
 800ae2e:	f445 1540 	orr.w	r5, r5, #3145728	@ 0x300000
 800ae32:	4313      	orrs	r3, r2
 800ae34:	e7de      	b.n	800adf4 <__b2d+0x48>
 800ae36:	ea42 0501 	orr.w	r5, r2, r1
 800ae3a:	e7db      	b.n	800adf4 <__b2d+0x48>
 800ae3c:	3ff00000 	.word	0x3ff00000

0800ae40 <__d2b>:
 800ae40:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 800ae44:	460f      	mov	r7, r1
 800ae46:	2101      	movs	r1, #1
 800ae48:	ec59 8b10 	vmov	r8, r9, d0
 800ae4c:	4616      	mov	r6, r2
 800ae4e:	f7ff fc1b 	bl	800a688 <_Balloc>
 800ae52:	4604      	mov	r4, r0
 800ae54:	b930      	cbnz	r0, 800ae64 <__d2b+0x24>
 800ae56:	4602      	mov	r2, r0
 800ae58:	4b23      	ldr	r3, [pc, #140]	@ (800aee8 <__d2b+0xa8>)
 800ae5a:	4824      	ldr	r0, [pc, #144]	@ (800aeec <__d2b+0xac>)
 800ae5c:	f240 310f 	movw	r1, #783	@ 0x30f
 800ae60:	f001 f98a 	bl	800c178 <__assert_func>
 800ae64:	f3c9 550a 	ubfx	r5, r9, #20, #11
 800ae68:	f3c9 0313 	ubfx	r3, r9, #0, #20
 800ae6c:	b10d      	cbz	r5, 800ae72 <__d2b+0x32>
 800ae6e:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800ae72:	9301      	str	r3, [sp, #4]
 800ae74:	f1b8 0300 	subs.w	r3, r8, #0
 800ae78:	d023      	beq.n	800aec2 <__d2b+0x82>
 800ae7a:	4668      	mov	r0, sp
 800ae7c:	9300      	str	r3, [sp, #0]
 800ae7e:	f7ff fd14 	bl	800a8aa <__lo0bits>
 800ae82:	e9dd 1200 	ldrd	r1, r2, [sp]
 800ae86:	b1d0      	cbz	r0, 800aebe <__d2b+0x7e>
 800ae88:	f1c0 0320 	rsb	r3, r0, #32
 800ae8c:	fa02 f303 	lsl.w	r3, r2, r3
 800ae90:	430b      	orrs	r3, r1
 800ae92:	40c2      	lsrs	r2, r0
 800ae94:	6163      	str	r3, [r4, #20]
 800ae96:	9201      	str	r2, [sp, #4]
 800ae98:	9b01      	ldr	r3, [sp, #4]
 800ae9a:	61a3      	str	r3, [r4, #24]
 800ae9c:	2b00      	cmp	r3, #0
 800ae9e:	bf0c      	ite	eq
 800aea0:	2201      	moveq	r2, #1
 800aea2:	2202      	movne	r2, #2
 800aea4:	6122      	str	r2, [r4, #16]
 800aea6:	b1a5      	cbz	r5, 800aed2 <__d2b+0x92>
 800aea8:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 800aeac:	4405      	add	r5, r0
 800aeae:	603d      	str	r5, [r7, #0]
 800aeb0:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 800aeb4:	6030      	str	r0, [r6, #0]
 800aeb6:	4620      	mov	r0, r4
 800aeb8:	b003      	add	sp, #12
 800aeba:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800aebe:	6161      	str	r1, [r4, #20]
 800aec0:	e7ea      	b.n	800ae98 <__d2b+0x58>
 800aec2:	a801      	add	r0, sp, #4
 800aec4:	f7ff fcf1 	bl	800a8aa <__lo0bits>
 800aec8:	9b01      	ldr	r3, [sp, #4]
 800aeca:	6163      	str	r3, [r4, #20]
 800aecc:	3020      	adds	r0, #32
 800aece:	2201      	movs	r2, #1
 800aed0:	e7e8      	b.n	800aea4 <__d2b+0x64>
 800aed2:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 800aed6:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 800aeda:	6038      	str	r0, [r7, #0]
 800aedc:	6918      	ldr	r0, [r3, #16]
 800aede:	f7ff fcc5 	bl	800a86c <__hi0bits>
 800aee2:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 800aee6:	e7e5      	b.n	800aeb4 <__d2b+0x74>
 800aee8:	0800d9a5 	.word	0x0800d9a5
 800aeec:	0800d9b6 	.word	0x0800d9b6

0800aef0 <__ratio>:
 800aef0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800aef4:	b085      	sub	sp, #20
 800aef6:	e9cd 1000 	strd	r1, r0, [sp]
 800aefa:	a902      	add	r1, sp, #8
 800aefc:	f7ff ff56 	bl	800adac <__b2d>
 800af00:	9800      	ldr	r0, [sp, #0]
 800af02:	a903      	add	r1, sp, #12
 800af04:	ec55 4b10 	vmov	r4, r5, d0
 800af08:	f7ff ff50 	bl	800adac <__b2d>
 800af0c:	9b01      	ldr	r3, [sp, #4]
 800af0e:	6919      	ldr	r1, [r3, #16]
 800af10:	9b00      	ldr	r3, [sp, #0]
 800af12:	691b      	ldr	r3, [r3, #16]
 800af14:	1ac9      	subs	r1, r1, r3
 800af16:	e9dd 3202 	ldrd	r3, r2, [sp, #8]
 800af1a:	1a9b      	subs	r3, r3, r2
 800af1c:	ec5b ab10 	vmov	sl, fp, d0
 800af20:	eb03 1341 	add.w	r3, r3, r1, lsl #5
 800af24:	2b00      	cmp	r3, #0
 800af26:	bfce      	itee	gt
 800af28:	462a      	movgt	r2, r5
 800af2a:	ebc3 3303 	rsble	r3, r3, r3, lsl #12
 800af2e:	465a      	movle	r2, fp
 800af30:	462f      	mov	r7, r5
 800af32:	46d9      	mov	r9, fp
 800af34:	bfcc      	ite	gt
 800af36:	eb02 5703 	addgt.w	r7, r2, r3, lsl #20
 800af3a:	eb02 5903 	addle.w	r9, r2, r3, lsl #20
 800af3e:	464b      	mov	r3, r9
 800af40:	4652      	mov	r2, sl
 800af42:	4620      	mov	r0, r4
 800af44:	4639      	mov	r1, r7
 800af46:	f7f5 fc89 	bl	800085c <__aeabi_ddiv>
 800af4a:	ec41 0b10 	vmov	d0, r0, r1
 800af4e:	b005      	add	sp, #20
 800af50:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

0800af54 <__copybits>:
 800af54:	3901      	subs	r1, #1
 800af56:	b570      	push	{r4, r5, r6, lr}
 800af58:	1149      	asrs	r1, r1, #5
 800af5a:	6914      	ldr	r4, [r2, #16]
 800af5c:	3101      	adds	r1, #1
 800af5e:	f102 0314 	add.w	r3, r2, #20
 800af62:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 800af66:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 800af6a:	1f05      	subs	r5, r0, #4
 800af6c:	42a3      	cmp	r3, r4
 800af6e:	d30c      	bcc.n	800af8a <__copybits+0x36>
 800af70:	1aa3      	subs	r3, r4, r2
 800af72:	3b11      	subs	r3, #17
 800af74:	f023 0303 	bic.w	r3, r3, #3
 800af78:	3211      	adds	r2, #17
 800af7a:	42a2      	cmp	r2, r4
 800af7c:	bf88      	it	hi
 800af7e:	2300      	movhi	r3, #0
 800af80:	4418      	add	r0, r3
 800af82:	2300      	movs	r3, #0
 800af84:	4288      	cmp	r0, r1
 800af86:	d305      	bcc.n	800af94 <__copybits+0x40>
 800af88:	bd70      	pop	{r4, r5, r6, pc}
 800af8a:	f853 6b04 	ldr.w	r6, [r3], #4
 800af8e:	f845 6f04 	str.w	r6, [r5, #4]!
 800af92:	e7eb      	b.n	800af6c <__copybits+0x18>
 800af94:	f840 3b04 	str.w	r3, [r0], #4
 800af98:	e7f4      	b.n	800af84 <__copybits+0x30>

0800af9a <__any_on>:
 800af9a:	f100 0214 	add.w	r2, r0, #20
 800af9e:	6900      	ldr	r0, [r0, #16]
 800afa0:	114b      	asrs	r3, r1, #5
 800afa2:	4298      	cmp	r0, r3
 800afa4:	b510      	push	{r4, lr}
 800afa6:	db11      	blt.n	800afcc <__any_on+0x32>
 800afa8:	dd0a      	ble.n	800afc0 <__any_on+0x26>
 800afaa:	f011 011f 	ands.w	r1, r1, #31
 800afae:	d007      	beq.n	800afc0 <__any_on+0x26>
 800afb0:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 800afb4:	fa24 f001 	lsr.w	r0, r4, r1
 800afb8:	fa00 f101 	lsl.w	r1, r0, r1
 800afbc:	428c      	cmp	r4, r1
 800afbe:	d10b      	bne.n	800afd8 <__any_on+0x3e>
 800afc0:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 800afc4:	4293      	cmp	r3, r2
 800afc6:	d803      	bhi.n	800afd0 <__any_on+0x36>
 800afc8:	2000      	movs	r0, #0
 800afca:	bd10      	pop	{r4, pc}
 800afcc:	4603      	mov	r3, r0
 800afce:	e7f7      	b.n	800afc0 <__any_on+0x26>
 800afd0:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 800afd4:	2900      	cmp	r1, #0
 800afd6:	d0f5      	beq.n	800afc4 <__any_on+0x2a>
 800afd8:	2001      	movs	r0, #1
 800afda:	e7f6      	b.n	800afca <__any_on+0x30>

0800afdc <sulp>:
 800afdc:	b570      	push	{r4, r5, r6, lr}
 800afde:	4604      	mov	r4, r0
 800afe0:	460d      	mov	r5, r1
 800afe2:	ec45 4b10 	vmov	d0, r4, r5
 800afe6:	4616      	mov	r6, r2
 800afe8:	f7ff feba 	bl	800ad60 <__ulp>
 800afec:	ec51 0b10 	vmov	r0, r1, d0
 800aff0:	b17e      	cbz	r6, 800b012 <sulp+0x36>
 800aff2:	f3c5 530a 	ubfx	r3, r5, #20, #11
 800aff6:	f1c3 036b 	rsb	r3, r3, #107	@ 0x6b
 800affa:	2b00      	cmp	r3, #0
 800affc:	dd09      	ble.n	800b012 <sulp+0x36>
 800affe:	051b      	lsls	r3, r3, #20
 800b000:	f103 557f 	add.w	r5, r3, #1069547520	@ 0x3fc00000
 800b004:	2400      	movs	r4, #0
 800b006:	f505 1540 	add.w	r5, r5, #3145728	@ 0x300000
 800b00a:	4622      	mov	r2, r4
 800b00c:	462b      	mov	r3, r5
 800b00e:	f7f5 fafb 	bl	8000608 <__aeabi_dmul>
 800b012:	ec41 0b10 	vmov	d0, r0, r1
 800b016:	bd70      	pop	{r4, r5, r6, pc}

0800b018 <_strtod_l>:
 800b018:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b01c:	b09f      	sub	sp, #124	@ 0x7c
 800b01e:	460c      	mov	r4, r1
 800b020:	9217      	str	r2, [sp, #92]	@ 0x5c
 800b022:	2200      	movs	r2, #0
 800b024:	921a      	str	r2, [sp, #104]	@ 0x68
 800b026:	9005      	str	r0, [sp, #20]
 800b028:	f04f 0a00 	mov.w	sl, #0
 800b02c:	f04f 0b00 	mov.w	fp, #0
 800b030:	460a      	mov	r2, r1
 800b032:	9219      	str	r2, [sp, #100]	@ 0x64
 800b034:	7811      	ldrb	r1, [r2, #0]
 800b036:	292b      	cmp	r1, #43	@ 0x2b
 800b038:	d04a      	beq.n	800b0d0 <_strtod_l+0xb8>
 800b03a:	d838      	bhi.n	800b0ae <_strtod_l+0x96>
 800b03c:	290d      	cmp	r1, #13
 800b03e:	d832      	bhi.n	800b0a6 <_strtod_l+0x8e>
 800b040:	2908      	cmp	r1, #8
 800b042:	d832      	bhi.n	800b0aa <_strtod_l+0x92>
 800b044:	2900      	cmp	r1, #0
 800b046:	d03b      	beq.n	800b0c0 <_strtod_l+0xa8>
 800b048:	2200      	movs	r2, #0
 800b04a:	920e      	str	r2, [sp, #56]	@ 0x38
 800b04c:	9d19      	ldr	r5, [sp, #100]	@ 0x64
 800b04e:	782a      	ldrb	r2, [r5, #0]
 800b050:	2a30      	cmp	r2, #48	@ 0x30
 800b052:	f040 80b2 	bne.w	800b1ba <_strtod_l+0x1a2>
 800b056:	786a      	ldrb	r2, [r5, #1]
 800b058:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 800b05c:	2a58      	cmp	r2, #88	@ 0x58
 800b05e:	d16e      	bne.n	800b13e <_strtod_l+0x126>
 800b060:	9302      	str	r3, [sp, #8]
 800b062:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800b064:	9301      	str	r3, [sp, #4]
 800b066:	ab1a      	add	r3, sp, #104	@ 0x68
 800b068:	9300      	str	r3, [sp, #0]
 800b06a:	4a8f      	ldr	r2, [pc, #572]	@ (800b2a8 <_strtod_l+0x290>)
 800b06c:	9805      	ldr	r0, [sp, #20]
 800b06e:	ab1b      	add	r3, sp, #108	@ 0x6c
 800b070:	a919      	add	r1, sp, #100	@ 0x64
 800b072:	f001 f91b 	bl	800c2ac <__gethex>
 800b076:	f010 060f 	ands.w	r6, r0, #15
 800b07a:	4604      	mov	r4, r0
 800b07c:	d005      	beq.n	800b08a <_strtod_l+0x72>
 800b07e:	2e06      	cmp	r6, #6
 800b080:	d128      	bne.n	800b0d4 <_strtod_l+0xbc>
 800b082:	3501      	adds	r5, #1
 800b084:	2300      	movs	r3, #0
 800b086:	9519      	str	r5, [sp, #100]	@ 0x64
 800b088:	930e      	str	r3, [sp, #56]	@ 0x38
 800b08a:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 800b08c:	2b00      	cmp	r3, #0
 800b08e:	f040 858e 	bne.w	800bbae <_strtod_l+0xb96>
 800b092:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800b094:	b1cb      	cbz	r3, 800b0ca <_strtod_l+0xb2>
 800b096:	4652      	mov	r2, sl
 800b098:	f10b 4300 	add.w	r3, fp, #2147483648	@ 0x80000000
 800b09c:	ec43 2b10 	vmov	d0, r2, r3
 800b0a0:	b01f      	add	sp, #124	@ 0x7c
 800b0a2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b0a6:	2920      	cmp	r1, #32
 800b0a8:	d1ce      	bne.n	800b048 <_strtod_l+0x30>
 800b0aa:	3201      	adds	r2, #1
 800b0ac:	e7c1      	b.n	800b032 <_strtod_l+0x1a>
 800b0ae:	292d      	cmp	r1, #45	@ 0x2d
 800b0b0:	d1ca      	bne.n	800b048 <_strtod_l+0x30>
 800b0b2:	2101      	movs	r1, #1
 800b0b4:	910e      	str	r1, [sp, #56]	@ 0x38
 800b0b6:	1c51      	adds	r1, r2, #1
 800b0b8:	9119      	str	r1, [sp, #100]	@ 0x64
 800b0ba:	7852      	ldrb	r2, [r2, #1]
 800b0bc:	2a00      	cmp	r2, #0
 800b0be:	d1c5      	bne.n	800b04c <_strtod_l+0x34>
 800b0c0:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 800b0c2:	9419      	str	r4, [sp, #100]	@ 0x64
 800b0c4:	2b00      	cmp	r3, #0
 800b0c6:	f040 8570 	bne.w	800bbaa <_strtod_l+0xb92>
 800b0ca:	4652      	mov	r2, sl
 800b0cc:	465b      	mov	r3, fp
 800b0ce:	e7e5      	b.n	800b09c <_strtod_l+0x84>
 800b0d0:	2100      	movs	r1, #0
 800b0d2:	e7ef      	b.n	800b0b4 <_strtod_l+0x9c>
 800b0d4:	9a1a      	ldr	r2, [sp, #104]	@ 0x68
 800b0d6:	b13a      	cbz	r2, 800b0e8 <_strtod_l+0xd0>
 800b0d8:	2135      	movs	r1, #53	@ 0x35
 800b0da:	a81c      	add	r0, sp, #112	@ 0x70
 800b0dc:	f7ff ff3a 	bl	800af54 <__copybits>
 800b0e0:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800b0e2:	9805      	ldr	r0, [sp, #20]
 800b0e4:	f7ff fb10 	bl	800a708 <_Bfree>
 800b0e8:	3e01      	subs	r6, #1
 800b0ea:	9a1b      	ldr	r2, [sp, #108]	@ 0x6c
 800b0ec:	2e04      	cmp	r6, #4
 800b0ee:	d806      	bhi.n	800b0fe <_strtod_l+0xe6>
 800b0f0:	e8df f006 	tbb	[pc, r6]
 800b0f4:	201d0314 	.word	0x201d0314
 800b0f8:	14          	.byte	0x14
 800b0f9:	00          	.byte	0x00
 800b0fa:	e9dd ab1c 	ldrd	sl, fp, [sp, #112]	@ 0x70
 800b0fe:	05e1      	lsls	r1, r4, #23
 800b100:	bf48      	it	mi
 800b102:	f04b 4b00 	orrmi.w	fp, fp, #2147483648	@ 0x80000000
 800b106:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 800b10a:	0d1b      	lsrs	r3, r3, #20
 800b10c:	051b      	lsls	r3, r3, #20
 800b10e:	2b00      	cmp	r3, #0
 800b110:	d1bb      	bne.n	800b08a <_strtod_l+0x72>
 800b112:	f7fe fb1d 	bl	8009750 <__errno>
 800b116:	2322      	movs	r3, #34	@ 0x22
 800b118:	6003      	str	r3, [r0, #0]
 800b11a:	e7b6      	b.n	800b08a <_strtod_l+0x72>
 800b11c:	e9dd a31c 	ldrd	sl, r3, [sp, #112]	@ 0x70
 800b120:	f202 4233 	addw	r2, r2, #1075	@ 0x433
 800b124:	f423 1380 	bic.w	r3, r3, #1048576	@ 0x100000
 800b128:	ea43 5b02 	orr.w	fp, r3, r2, lsl #20
 800b12c:	e7e7      	b.n	800b0fe <_strtod_l+0xe6>
 800b12e:	f8df b180 	ldr.w	fp, [pc, #384]	@ 800b2b0 <_strtod_l+0x298>
 800b132:	e7e4      	b.n	800b0fe <_strtod_l+0xe6>
 800b134:	f06f 4b00 	mvn.w	fp, #2147483648	@ 0x80000000
 800b138:	f04f 3aff 	mov.w	sl, #4294967295
 800b13c:	e7df      	b.n	800b0fe <_strtod_l+0xe6>
 800b13e:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800b140:	1c5a      	adds	r2, r3, #1
 800b142:	9219      	str	r2, [sp, #100]	@ 0x64
 800b144:	785b      	ldrb	r3, [r3, #1]
 800b146:	2b30      	cmp	r3, #48	@ 0x30
 800b148:	d0f9      	beq.n	800b13e <_strtod_l+0x126>
 800b14a:	2b00      	cmp	r3, #0
 800b14c:	d09d      	beq.n	800b08a <_strtod_l+0x72>
 800b14e:	2301      	movs	r3, #1
 800b150:	2700      	movs	r7, #0
 800b152:	9308      	str	r3, [sp, #32]
 800b154:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800b156:	930c      	str	r3, [sp, #48]	@ 0x30
 800b158:	970b      	str	r7, [sp, #44]	@ 0x2c
 800b15a:	46b9      	mov	r9, r7
 800b15c:	220a      	movs	r2, #10
 800b15e:	9819      	ldr	r0, [sp, #100]	@ 0x64
 800b160:	7805      	ldrb	r5, [r0, #0]
 800b162:	f1a5 0330 	sub.w	r3, r5, #48	@ 0x30
 800b166:	b2d9      	uxtb	r1, r3
 800b168:	2909      	cmp	r1, #9
 800b16a:	d928      	bls.n	800b1be <_strtod_l+0x1a6>
 800b16c:	494f      	ldr	r1, [pc, #316]	@ (800b2ac <_strtod_l+0x294>)
 800b16e:	2201      	movs	r2, #1
 800b170:	f000 ffd6 	bl	800c120 <strncmp>
 800b174:	2800      	cmp	r0, #0
 800b176:	d032      	beq.n	800b1de <_strtod_l+0x1c6>
 800b178:	2000      	movs	r0, #0
 800b17a:	462a      	mov	r2, r5
 800b17c:	900a      	str	r0, [sp, #40]	@ 0x28
 800b17e:	464d      	mov	r5, r9
 800b180:	4603      	mov	r3, r0
 800b182:	2a65      	cmp	r2, #101	@ 0x65
 800b184:	d001      	beq.n	800b18a <_strtod_l+0x172>
 800b186:	2a45      	cmp	r2, #69	@ 0x45
 800b188:	d114      	bne.n	800b1b4 <_strtod_l+0x19c>
 800b18a:	b91d      	cbnz	r5, 800b194 <_strtod_l+0x17c>
 800b18c:	9a08      	ldr	r2, [sp, #32]
 800b18e:	4302      	orrs	r2, r0
 800b190:	d096      	beq.n	800b0c0 <_strtod_l+0xa8>
 800b192:	2500      	movs	r5, #0
 800b194:	9c19      	ldr	r4, [sp, #100]	@ 0x64
 800b196:	1c62      	adds	r2, r4, #1
 800b198:	9219      	str	r2, [sp, #100]	@ 0x64
 800b19a:	7862      	ldrb	r2, [r4, #1]
 800b19c:	2a2b      	cmp	r2, #43	@ 0x2b
 800b19e:	d07a      	beq.n	800b296 <_strtod_l+0x27e>
 800b1a0:	2a2d      	cmp	r2, #45	@ 0x2d
 800b1a2:	d07e      	beq.n	800b2a2 <_strtod_l+0x28a>
 800b1a4:	f04f 0c00 	mov.w	ip, #0
 800b1a8:	f1a2 0130 	sub.w	r1, r2, #48	@ 0x30
 800b1ac:	2909      	cmp	r1, #9
 800b1ae:	f240 8085 	bls.w	800b2bc <_strtod_l+0x2a4>
 800b1b2:	9419      	str	r4, [sp, #100]	@ 0x64
 800b1b4:	f04f 0800 	mov.w	r8, #0
 800b1b8:	e0a5      	b.n	800b306 <_strtod_l+0x2ee>
 800b1ba:	2300      	movs	r3, #0
 800b1bc:	e7c8      	b.n	800b150 <_strtod_l+0x138>
 800b1be:	f1b9 0f08 	cmp.w	r9, #8
 800b1c2:	bfd8      	it	le
 800b1c4:	990b      	ldrle	r1, [sp, #44]	@ 0x2c
 800b1c6:	f100 0001 	add.w	r0, r0, #1
 800b1ca:	bfda      	itte	le
 800b1cc:	fb02 3301 	mlale	r3, r2, r1, r3
 800b1d0:	930b      	strle	r3, [sp, #44]	@ 0x2c
 800b1d2:	fb02 3707 	mlagt	r7, r2, r7, r3
 800b1d6:	f109 0901 	add.w	r9, r9, #1
 800b1da:	9019      	str	r0, [sp, #100]	@ 0x64
 800b1dc:	e7bf      	b.n	800b15e <_strtod_l+0x146>
 800b1de:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800b1e0:	1c5a      	adds	r2, r3, #1
 800b1e2:	9219      	str	r2, [sp, #100]	@ 0x64
 800b1e4:	785a      	ldrb	r2, [r3, #1]
 800b1e6:	f1b9 0f00 	cmp.w	r9, #0
 800b1ea:	d03b      	beq.n	800b264 <_strtod_l+0x24c>
 800b1ec:	900a      	str	r0, [sp, #40]	@ 0x28
 800b1ee:	464d      	mov	r5, r9
 800b1f0:	f1a2 0330 	sub.w	r3, r2, #48	@ 0x30
 800b1f4:	2b09      	cmp	r3, #9
 800b1f6:	d912      	bls.n	800b21e <_strtod_l+0x206>
 800b1f8:	2301      	movs	r3, #1
 800b1fa:	e7c2      	b.n	800b182 <_strtod_l+0x16a>
 800b1fc:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800b1fe:	1c5a      	adds	r2, r3, #1
 800b200:	9219      	str	r2, [sp, #100]	@ 0x64
 800b202:	785a      	ldrb	r2, [r3, #1]
 800b204:	3001      	adds	r0, #1
 800b206:	2a30      	cmp	r2, #48	@ 0x30
 800b208:	d0f8      	beq.n	800b1fc <_strtod_l+0x1e4>
 800b20a:	f1a2 0331 	sub.w	r3, r2, #49	@ 0x31
 800b20e:	2b08      	cmp	r3, #8
 800b210:	f200 84d2 	bhi.w	800bbb8 <_strtod_l+0xba0>
 800b214:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800b216:	900a      	str	r0, [sp, #40]	@ 0x28
 800b218:	2000      	movs	r0, #0
 800b21a:	930c      	str	r3, [sp, #48]	@ 0x30
 800b21c:	4605      	mov	r5, r0
 800b21e:	3a30      	subs	r2, #48	@ 0x30
 800b220:	f100 0301 	add.w	r3, r0, #1
 800b224:	d018      	beq.n	800b258 <_strtod_l+0x240>
 800b226:	990a      	ldr	r1, [sp, #40]	@ 0x28
 800b228:	4419      	add	r1, r3
 800b22a:	910a      	str	r1, [sp, #40]	@ 0x28
 800b22c:	462e      	mov	r6, r5
 800b22e:	f04f 0e0a 	mov.w	lr, #10
 800b232:	1c71      	adds	r1, r6, #1
 800b234:	eba1 0c05 	sub.w	ip, r1, r5
 800b238:	4563      	cmp	r3, ip
 800b23a:	dc15      	bgt.n	800b268 <_strtod_l+0x250>
 800b23c:	ea20 70e0 	bic.w	r0, r0, r0, asr #31
 800b240:	182b      	adds	r3, r5, r0
 800b242:	2b08      	cmp	r3, #8
 800b244:	f105 0501 	add.w	r5, r5, #1
 800b248:	4405      	add	r5, r0
 800b24a:	dc1a      	bgt.n	800b282 <_strtod_l+0x26a>
 800b24c:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 800b24e:	230a      	movs	r3, #10
 800b250:	fb03 2301 	mla	r3, r3, r1, r2
 800b254:	930b      	str	r3, [sp, #44]	@ 0x2c
 800b256:	2300      	movs	r3, #0
 800b258:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 800b25a:	1c51      	adds	r1, r2, #1
 800b25c:	9119      	str	r1, [sp, #100]	@ 0x64
 800b25e:	7852      	ldrb	r2, [r2, #1]
 800b260:	4618      	mov	r0, r3
 800b262:	e7c5      	b.n	800b1f0 <_strtod_l+0x1d8>
 800b264:	4648      	mov	r0, r9
 800b266:	e7ce      	b.n	800b206 <_strtod_l+0x1ee>
 800b268:	2e08      	cmp	r6, #8
 800b26a:	dc05      	bgt.n	800b278 <_strtod_l+0x260>
 800b26c:	9e0b      	ldr	r6, [sp, #44]	@ 0x2c
 800b26e:	fb0e f606 	mul.w	r6, lr, r6
 800b272:	960b      	str	r6, [sp, #44]	@ 0x2c
 800b274:	460e      	mov	r6, r1
 800b276:	e7dc      	b.n	800b232 <_strtod_l+0x21a>
 800b278:	2910      	cmp	r1, #16
 800b27a:	bfd8      	it	le
 800b27c:	fb0e f707 	mulle.w	r7, lr, r7
 800b280:	e7f8      	b.n	800b274 <_strtod_l+0x25c>
 800b282:	2b0f      	cmp	r3, #15
 800b284:	bfdc      	itt	le
 800b286:	230a      	movle	r3, #10
 800b288:	fb03 2707 	mlale	r7, r3, r7, r2
 800b28c:	e7e3      	b.n	800b256 <_strtod_l+0x23e>
 800b28e:	2300      	movs	r3, #0
 800b290:	930a      	str	r3, [sp, #40]	@ 0x28
 800b292:	2301      	movs	r3, #1
 800b294:	e77a      	b.n	800b18c <_strtod_l+0x174>
 800b296:	f04f 0c00 	mov.w	ip, #0
 800b29a:	1ca2      	adds	r2, r4, #2
 800b29c:	9219      	str	r2, [sp, #100]	@ 0x64
 800b29e:	78a2      	ldrb	r2, [r4, #2]
 800b2a0:	e782      	b.n	800b1a8 <_strtod_l+0x190>
 800b2a2:	f04f 0c01 	mov.w	ip, #1
 800b2a6:	e7f8      	b.n	800b29a <_strtod_l+0x282>
 800b2a8:	0800dbdc 	.word	0x0800dbdc
 800b2ac:	0800da0f 	.word	0x0800da0f
 800b2b0:	7ff00000 	.word	0x7ff00000
 800b2b4:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 800b2b6:	1c51      	adds	r1, r2, #1
 800b2b8:	9119      	str	r1, [sp, #100]	@ 0x64
 800b2ba:	7852      	ldrb	r2, [r2, #1]
 800b2bc:	2a30      	cmp	r2, #48	@ 0x30
 800b2be:	d0f9      	beq.n	800b2b4 <_strtod_l+0x29c>
 800b2c0:	f1a2 0131 	sub.w	r1, r2, #49	@ 0x31
 800b2c4:	2908      	cmp	r1, #8
 800b2c6:	f63f af75 	bhi.w	800b1b4 <_strtod_l+0x19c>
 800b2ca:	3a30      	subs	r2, #48	@ 0x30
 800b2cc:	9209      	str	r2, [sp, #36]	@ 0x24
 800b2ce:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 800b2d0:	920f      	str	r2, [sp, #60]	@ 0x3c
 800b2d2:	f04f 080a 	mov.w	r8, #10
 800b2d6:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 800b2d8:	1c56      	adds	r6, r2, #1
 800b2da:	9619      	str	r6, [sp, #100]	@ 0x64
 800b2dc:	7852      	ldrb	r2, [r2, #1]
 800b2de:	f1a2 0e30 	sub.w	lr, r2, #48	@ 0x30
 800b2e2:	f1be 0f09 	cmp.w	lr, #9
 800b2e6:	d939      	bls.n	800b35c <_strtod_l+0x344>
 800b2e8:	990f      	ldr	r1, [sp, #60]	@ 0x3c
 800b2ea:	1a76      	subs	r6, r6, r1
 800b2ec:	2e08      	cmp	r6, #8
 800b2ee:	f644 681f 	movw	r8, #19999	@ 0x4e1f
 800b2f2:	dc03      	bgt.n	800b2fc <_strtod_l+0x2e4>
 800b2f4:	9909      	ldr	r1, [sp, #36]	@ 0x24
 800b2f6:	4588      	cmp	r8, r1
 800b2f8:	bfa8      	it	ge
 800b2fa:	4688      	movge	r8, r1
 800b2fc:	f1bc 0f00 	cmp.w	ip, #0
 800b300:	d001      	beq.n	800b306 <_strtod_l+0x2ee>
 800b302:	f1c8 0800 	rsb	r8, r8, #0
 800b306:	2d00      	cmp	r5, #0
 800b308:	d14e      	bne.n	800b3a8 <_strtod_l+0x390>
 800b30a:	9908      	ldr	r1, [sp, #32]
 800b30c:	4308      	orrs	r0, r1
 800b30e:	f47f aebc 	bne.w	800b08a <_strtod_l+0x72>
 800b312:	2b00      	cmp	r3, #0
 800b314:	f47f aed4 	bne.w	800b0c0 <_strtod_l+0xa8>
 800b318:	2a69      	cmp	r2, #105	@ 0x69
 800b31a:	d028      	beq.n	800b36e <_strtod_l+0x356>
 800b31c:	dc25      	bgt.n	800b36a <_strtod_l+0x352>
 800b31e:	2a49      	cmp	r2, #73	@ 0x49
 800b320:	d025      	beq.n	800b36e <_strtod_l+0x356>
 800b322:	2a4e      	cmp	r2, #78	@ 0x4e
 800b324:	f47f aecc 	bne.w	800b0c0 <_strtod_l+0xa8>
 800b328:	499a      	ldr	r1, [pc, #616]	@ (800b594 <_strtod_l+0x57c>)
 800b32a:	a819      	add	r0, sp, #100	@ 0x64
 800b32c:	f001 f9e0 	bl	800c6f0 <__match>
 800b330:	2800      	cmp	r0, #0
 800b332:	f43f aec5 	beq.w	800b0c0 <_strtod_l+0xa8>
 800b336:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800b338:	781b      	ldrb	r3, [r3, #0]
 800b33a:	2b28      	cmp	r3, #40	@ 0x28
 800b33c:	d12e      	bne.n	800b39c <_strtod_l+0x384>
 800b33e:	4996      	ldr	r1, [pc, #600]	@ (800b598 <_strtod_l+0x580>)
 800b340:	aa1c      	add	r2, sp, #112	@ 0x70
 800b342:	a819      	add	r0, sp, #100	@ 0x64
 800b344:	f001 f9e8 	bl	800c718 <__hexnan>
 800b348:	2805      	cmp	r0, #5
 800b34a:	d127      	bne.n	800b39c <_strtod_l+0x384>
 800b34c:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 800b34e:	f8dd a070 	ldr.w	sl, [sp, #112]	@ 0x70
 800b352:	f043 4bff 	orr.w	fp, r3, #2139095040	@ 0x7f800000
 800b356:	f44b 0be0 	orr.w	fp, fp, #7340032	@ 0x700000
 800b35a:	e696      	b.n	800b08a <_strtod_l+0x72>
 800b35c:	9909      	ldr	r1, [sp, #36]	@ 0x24
 800b35e:	fb08 2101 	mla	r1, r8, r1, r2
 800b362:	f1a1 0230 	sub.w	r2, r1, #48	@ 0x30
 800b366:	9209      	str	r2, [sp, #36]	@ 0x24
 800b368:	e7b5      	b.n	800b2d6 <_strtod_l+0x2be>
 800b36a:	2a6e      	cmp	r2, #110	@ 0x6e
 800b36c:	e7da      	b.n	800b324 <_strtod_l+0x30c>
 800b36e:	498b      	ldr	r1, [pc, #556]	@ (800b59c <_strtod_l+0x584>)
 800b370:	a819      	add	r0, sp, #100	@ 0x64
 800b372:	f001 f9bd 	bl	800c6f0 <__match>
 800b376:	2800      	cmp	r0, #0
 800b378:	f43f aea2 	beq.w	800b0c0 <_strtod_l+0xa8>
 800b37c:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800b37e:	4988      	ldr	r1, [pc, #544]	@ (800b5a0 <_strtod_l+0x588>)
 800b380:	3b01      	subs	r3, #1
 800b382:	a819      	add	r0, sp, #100	@ 0x64
 800b384:	9319      	str	r3, [sp, #100]	@ 0x64
 800b386:	f001 f9b3 	bl	800c6f0 <__match>
 800b38a:	b910      	cbnz	r0, 800b392 <_strtod_l+0x37a>
 800b38c:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800b38e:	3301      	adds	r3, #1
 800b390:	9319      	str	r3, [sp, #100]	@ 0x64
 800b392:	f8df b21c 	ldr.w	fp, [pc, #540]	@ 800b5b0 <_strtod_l+0x598>
 800b396:	f04f 0a00 	mov.w	sl, #0
 800b39a:	e676      	b.n	800b08a <_strtod_l+0x72>
 800b39c:	4881      	ldr	r0, [pc, #516]	@ (800b5a4 <_strtod_l+0x58c>)
 800b39e:	f000 fee3 	bl	800c168 <nan>
 800b3a2:	ec5b ab10 	vmov	sl, fp, d0
 800b3a6:	e670      	b.n	800b08a <_strtod_l+0x72>
 800b3a8:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800b3aa:	980b      	ldr	r0, [sp, #44]	@ 0x2c
 800b3ac:	eba8 0303 	sub.w	r3, r8, r3
 800b3b0:	f1b9 0f00 	cmp.w	r9, #0
 800b3b4:	bf08      	it	eq
 800b3b6:	46a9      	moveq	r9, r5
 800b3b8:	2d10      	cmp	r5, #16
 800b3ba:	9309      	str	r3, [sp, #36]	@ 0x24
 800b3bc:	462c      	mov	r4, r5
 800b3be:	bfa8      	it	ge
 800b3c0:	2410      	movge	r4, #16
 800b3c2:	f7f5 f8a7 	bl	8000514 <__aeabi_ui2d>
 800b3c6:	2d09      	cmp	r5, #9
 800b3c8:	4682      	mov	sl, r0
 800b3ca:	468b      	mov	fp, r1
 800b3cc:	dc13      	bgt.n	800b3f6 <_strtod_l+0x3de>
 800b3ce:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800b3d0:	2b00      	cmp	r3, #0
 800b3d2:	f43f ae5a 	beq.w	800b08a <_strtod_l+0x72>
 800b3d6:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800b3d8:	dd78      	ble.n	800b4cc <_strtod_l+0x4b4>
 800b3da:	2b16      	cmp	r3, #22
 800b3dc:	dc5f      	bgt.n	800b49e <_strtod_l+0x486>
 800b3de:	4972      	ldr	r1, [pc, #456]	@ (800b5a8 <_strtod_l+0x590>)
 800b3e0:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 800b3e4:	e9d1 0100 	ldrd	r0, r1, [r1]
 800b3e8:	4652      	mov	r2, sl
 800b3ea:	465b      	mov	r3, fp
 800b3ec:	f7f5 f90c 	bl	8000608 <__aeabi_dmul>
 800b3f0:	4682      	mov	sl, r0
 800b3f2:	468b      	mov	fp, r1
 800b3f4:	e649      	b.n	800b08a <_strtod_l+0x72>
 800b3f6:	4b6c      	ldr	r3, [pc, #432]	@ (800b5a8 <_strtod_l+0x590>)
 800b3f8:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 800b3fc:	e953 2312 	ldrd	r2, r3, [r3, #-72]	@ 0x48
 800b400:	f7f5 f902 	bl	8000608 <__aeabi_dmul>
 800b404:	4682      	mov	sl, r0
 800b406:	4638      	mov	r0, r7
 800b408:	468b      	mov	fp, r1
 800b40a:	f7f5 f883 	bl	8000514 <__aeabi_ui2d>
 800b40e:	4602      	mov	r2, r0
 800b410:	460b      	mov	r3, r1
 800b412:	4650      	mov	r0, sl
 800b414:	4659      	mov	r1, fp
 800b416:	f7f4 ff41 	bl	800029c <__adddf3>
 800b41a:	2d0f      	cmp	r5, #15
 800b41c:	4682      	mov	sl, r0
 800b41e:	468b      	mov	fp, r1
 800b420:	ddd5      	ble.n	800b3ce <_strtod_l+0x3b6>
 800b422:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800b424:	1b2c      	subs	r4, r5, r4
 800b426:	441c      	add	r4, r3
 800b428:	2c00      	cmp	r4, #0
 800b42a:	f340 8093 	ble.w	800b554 <_strtod_l+0x53c>
 800b42e:	f014 030f 	ands.w	r3, r4, #15
 800b432:	d00a      	beq.n	800b44a <_strtod_l+0x432>
 800b434:	495c      	ldr	r1, [pc, #368]	@ (800b5a8 <_strtod_l+0x590>)
 800b436:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 800b43a:	4652      	mov	r2, sl
 800b43c:	465b      	mov	r3, fp
 800b43e:	e9d1 0100 	ldrd	r0, r1, [r1]
 800b442:	f7f5 f8e1 	bl	8000608 <__aeabi_dmul>
 800b446:	4682      	mov	sl, r0
 800b448:	468b      	mov	fp, r1
 800b44a:	f034 040f 	bics.w	r4, r4, #15
 800b44e:	d073      	beq.n	800b538 <_strtod_l+0x520>
 800b450:	f5b4 7f9a 	cmp.w	r4, #308	@ 0x134
 800b454:	dd49      	ble.n	800b4ea <_strtod_l+0x4d2>
 800b456:	2400      	movs	r4, #0
 800b458:	46a0      	mov	r8, r4
 800b45a:	940b      	str	r4, [sp, #44]	@ 0x2c
 800b45c:	46a1      	mov	r9, r4
 800b45e:	9a05      	ldr	r2, [sp, #20]
 800b460:	f8df b14c 	ldr.w	fp, [pc, #332]	@ 800b5b0 <_strtod_l+0x598>
 800b464:	2322      	movs	r3, #34	@ 0x22
 800b466:	6013      	str	r3, [r2, #0]
 800b468:	f04f 0a00 	mov.w	sl, #0
 800b46c:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800b46e:	2b00      	cmp	r3, #0
 800b470:	f43f ae0b 	beq.w	800b08a <_strtod_l+0x72>
 800b474:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800b476:	9805      	ldr	r0, [sp, #20]
 800b478:	f7ff f946 	bl	800a708 <_Bfree>
 800b47c:	9805      	ldr	r0, [sp, #20]
 800b47e:	4649      	mov	r1, r9
 800b480:	f7ff f942 	bl	800a708 <_Bfree>
 800b484:	9805      	ldr	r0, [sp, #20]
 800b486:	4641      	mov	r1, r8
 800b488:	f7ff f93e 	bl	800a708 <_Bfree>
 800b48c:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 800b48e:	9805      	ldr	r0, [sp, #20]
 800b490:	f7ff f93a 	bl	800a708 <_Bfree>
 800b494:	9805      	ldr	r0, [sp, #20]
 800b496:	4621      	mov	r1, r4
 800b498:	f7ff f936 	bl	800a708 <_Bfree>
 800b49c:	e5f5      	b.n	800b08a <_strtod_l+0x72>
 800b49e:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800b4a0:	f1c5 0325 	rsb	r3, r5, #37	@ 0x25
 800b4a4:	4293      	cmp	r3, r2
 800b4a6:	dbbc      	blt.n	800b422 <_strtod_l+0x40a>
 800b4a8:	4c3f      	ldr	r4, [pc, #252]	@ (800b5a8 <_strtod_l+0x590>)
 800b4aa:	f1c5 050f 	rsb	r5, r5, #15
 800b4ae:	eb04 01c5 	add.w	r1, r4, r5, lsl #3
 800b4b2:	4652      	mov	r2, sl
 800b4b4:	465b      	mov	r3, fp
 800b4b6:	e9d1 0100 	ldrd	r0, r1, [r1]
 800b4ba:	f7f5 f8a5 	bl	8000608 <__aeabi_dmul>
 800b4be:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800b4c0:	1b5d      	subs	r5, r3, r5
 800b4c2:	eb04 04c5 	add.w	r4, r4, r5, lsl #3
 800b4c6:	e9d4 2300 	ldrd	r2, r3, [r4]
 800b4ca:	e78f      	b.n	800b3ec <_strtod_l+0x3d4>
 800b4cc:	3316      	adds	r3, #22
 800b4ce:	dba8      	blt.n	800b422 <_strtod_l+0x40a>
 800b4d0:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800b4d2:	eba3 0808 	sub.w	r8, r3, r8
 800b4d6:	4b34      	ldr	r3, [pc, #208]	@ (800b5a8 <_strtod_l+0x590>)
 800b4d8:	eb03 08c8 	add.w	r8, r3, r8, lsl #3
 800b4dc:	e9d8 2300 	ldrd	r2, r3, [r8]
 800b4e0:	4650      	mov	r0, sl
 800b4e2:	4659      	mov	r1, fp
 800b4e4:	f7f5 f9ba 	bl	800085c <__aeabi_ddiv>
 800b4e8:	e782      	b.n	800b3f0 <_strtod_l+0x3d8>
 800b4ea:	2300      	movs	r3, #0
 800b4ec:	4f2f      	ldr	r7, [pc, #188]	@ (800b5ac <_strtod_l+0x594>)
 800b4ee:	1124      	asrs	r4, r4, #4
 800b4f0:	4650      	mov	r0, sl
 800b4f2:	4659      	mov	r1, fp
 800b4f4:	461e      	mov	r6, r3
 800b4f6:	2c01      	cmp	r4, #1
 800b4f8:	dc21      	bgt.n	800b53e <_strtod_l+0x526>
 800b4fa:	b10b      	cbz	r3, 800b500 <_strtod_l+0x4e8>
 800b4fc:	4682      	mov	sl, r0
 800b4fe:	468b      	mov	fp, r1
 800b500:	492a      	ldr	r1, [pc, #168]	@ (800b5ac <_strtod_l+0x594>)
 800b502:	f1ab 7b54 	sub.w	fp, fp, #55574528	@ 0x3500000
 800b506:	eb01 01c6 	add.w	r1, r1, r6, lsl #3
 800b50a:	4652      	mov	r2, sl
 800b50c:	465b      	mov	r3, fp
 800b50e:	e9d1 0100 	ldrd	r0, r1, [r1]
 800b512:	f7f5 f879 	bl	8000608 <__aeabi_dmul>
 800b516:	4b26      	ldr	r3, [pc, #152]	@ (800b5b0 <_strtod_l+0x598>)
 800b518:	460a      	mov	r2, r1
 800b51a:	400b      	ands	r3, r1
 800b51c:	4925      	ldr	r1, [pc, #148]	@ (800b5b4 <_strtod_l+0x59c>)
 800b51e:	428b      	cmp	r3, r1
 800b520:	4682      	mov	sl, r0
 800b522:	d898      	bhi.n	800b456 <_strtod_l+0x43e>
 800b524:	f5a1 1180 	sub.w	r1, r1, #1048576	@ 0x100000
 800b528:	428b      	cmp	r3, r1
 800b52a:	bf86      	itte	hi
 800b52c:	f8df b088 	ldrhi.w	fp, [pc, #136]	@ 800b5b8 <_strtod_l+0x5a0>
 800b530:	f04f 3aff 	movhi.w	sl, #4294967295
 800b534:	f102 7b54 	addls.w	fp, r2, #55574528	@ 0x3500000
 800b538:	2300      	movs	r3, #0
 800b53a:	9308      	str	r3, [sp, #32]
 800b53c:	e076      	b.n	800b62c <_strtod_l+0x614>
 800b53e:	07e2      	lsls	r2, r4, #31
 800b540:	d504      	bpl.n	800b54c <_strtod_l+0x534>
 800b542:	e9d7 2300 	ldrd	r2, r3, [r7]
 800b546:	f7f5 f85f 	bl	8000608 <__aeabi_dmul>
 800b54a:	2301      	movs	r3, #1
 800b54c:	3601      	adds	r6, #1
 800b54e:	1064      	asrs	r4, r4, #1
 800b550:	3708      	adds	r7, #8
 800b552:	e7d0      	b.n	800b4f6 <_strtod_l+0x4de>
 800b554:	d0f0      	beq.n	800b538 <_strtod_l+0x520>
 800b556:	4264      	negs	r4, r4
 800b558:	f014 020f 	ands.w	r2, r4, #15
 800b55c:	d00a      	beq.n	800b574 <_strtod_l+0x55c>
 800b55e:	4b12      	ldr	r3, [pc, #72]	@ (800b5a8 <_strtod_l+0x590>)
 800b560:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800b564:	4650      	mov	r0, sl
 800b566:	4659      	mov	r1, fp
 800b568:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b56c:	f7f5 f976 	bl	800085c <__aeabi_ddiv>
 800b570:	4682      	mov	sl, r0
 800b572:	468b      	mov	fp, r1
 800b574:	1124      	asrs	r4, r4, #4
 800b576:	d0df      	beq.n	800b538 <_strtod_l+0x520>
 800b578:	2c1f      	cmp	r4, #31
 800b57a:	dd1f      	ble.n	800b5bc <_strtod_l+0x5a4>
 800b57c:	2400      	movs	r4, #0
 800b57e:	46a0      	mov	r8, r4
 800b580:	940b      	str	r4, [sp, #44]	@ 0x2c
 800b582:	46a1      	mov	r9, r4
 800b584:	9a05      	ldr	r2, [sp, #20]
 800b586:	2322      	movs	r3, #34	@ 0x22
 800b588:	f04f 0a00 	mov.w	sl, #0
 800b58c:	f04f 0b00 	mov.w	fp, #0
 800b590:	6013      	str	r3, [r2, #0]
 800b592:	e76b      	b.n	800b46c <_strtod_l+0x454>
 800b594:	0800d8fd 	.word	0x0800d8fd
 800b598:	0800dbc8 	.word	0x0800dbc8
 800b59c:	0800d8f5 	.word	0x0800d8f5
 800b5a0:	0800d92c 	.word	0x0800d92c
 800b5a4:	0800da65 	.word	0x0800da65
 800b5a8:	0800db00 	.word	0x0800db00
 800b5ac:	0800dad8 	.word	0x0800dad8
 800b5b0:	7ff00000 	.word	0x7ff00000
 800b5b4:	7ca00000 	.word	0x7ca00000
 800b5b8:	7fefffff 	.word	0x7fefffff
 800b5bc:	f014 0310 	ands.w	r3, r4, #16
 800b5c0:	bf18      	it	ne
 800b5c2:	236a      	movne	r3, #106	@ 0x6a
 800b5c4:	4ea9      	ldr	r6, [pc, #676]	@ (800b86c <_strtod_l+0x854>)
 800b5c6:	9308      	str	r3, [sp, #32]
 800b5c8:	4650      	mov	r0, sl
 800b5ca:	4659      	mov	r1, fp
 800b5cc:	2300      	movs	r3, #0
 800b5ce:	07e7      	lsls	r7, r4, #31
 800b5d0:	d504      	bpl.n	800b5dc <_strtod_l+0x5c4>
 800b5d2:	e9d6 2300 	ldrd	r2, r3, [r6]
 800b5d6:	f7f5 f817 	bl	8000608 <__aeabi_dmul>
 800b5da:	2301      	movs	r3, #1
 800b5dc:	1064      	asrs	r4, r4, #1
 800b5de:	f106 0608 	add.w	r6, r6, #8
 800b5e2:	d1f4      	bne.n	800b5ce <_strtod_l+0x5b6>
 800b5e4:	b10b      	cbz	r3, 800b5ea <_strtod_l+0x5d2>
 800b5e6:	4682      	mov	sl, r0
 800b5e8:	468b      	mov	fp, r1
 800b5ea:	9b08      	ldr	r3, [sp, #32]
 800b5ec:	b1b3      	cbz	r3, 800b61c <_strtod_l+0x604>
 800b5ee:	f3cb 520a 	ubfx	r2, fp, #20, #11
 800b5f2:	f1c2 036b 	rsb	r3, r2, #107	@ 0x6b
 800b5f6:	2b00      	cmp	r3, #0
 800b5f8:	4659      	mov	r1, fp
 800b5fa:	dd0f      	ble.n	800b61c <_strtod_l+0x604>
 800b5fc:	2b1f      	cmp	r3, #31
 800b5fe:	dd56      	ble.n	800b6ae <_strtod_l+0x696>
 800b600:	2b34      	cmp	r3, #52	@ 0x34
 800b602:	bfde      	ittt	le
 800b604:	f04f 33ff 	movle.w	r3, #4294967295
 800b608:	f1c2 024b 	rsble	r2, r2, #75	@ 0x4b
 800b60c:	4093      	lslle	r3, r2
 800b60e:	f04f 0a00 	mov.w	sl, #0
 800b612:	bfcc      	ite	gt
 800b614:	f04f 7b5c 	movgt.w	fp, #57671680	@ 0x3700000
 800b618:	ea03 0b01 	andle.w	fp, r3, r1
 800b61c:	2200      	movs	r2, #0
 800b61e:	2300      	movs	r3, #0
 800b620:	4650      	mov	r0, sl
 800b622:	4659      	mov	r1, fp
 800b624:	f7f5 fa58 	bl	8000ad8 <__aeabi_dcmpeq>
 800b628:	2800      	cmp	r0, #0
 800b62a:	d1a7      	bne.n	800b57c <_strtod_l+0x564>
 800b62c:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800b62e:	9300      	str	r3, [sp, #0]
 800b630:	990c      	ldr	r1, [sp, #48]	@ 0x30
 800b632:	9805      	ldr	r0, [sp, #20]
 800b634:	462b      	mov	r3, r5
 800b636:	464a      	mov	r2, r9
 800b638:	f7ff f8ce 	bl	800a7d8 <__s2b>
 800b63c:	900b      	str	r0, [sp, #44]	@ 0x2c
 800b63e:	2800      	cmp	r0, #0
 800b640:	f43f af09 	beq.w	800b456 <_strtod_l+0x43e>
 800b644:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800b646:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800b648:	2a00      	cmp	r2, #0
 800b64a:	eba3 0308 	sub.w	r3, r3, r8
 800b64e:	bfa8      	it	ge
 800b650:	2300      	movge	r3, #0
 800b652:	9312      	str	r3, [sp, #72]	@ 0x48
 800b654:	2400      	movs	r4, #0
 800b656:	ea22 73e2 	bic.w	r3, r2, r2, asr #31
 800b65a:	9316      	str	r3, [sp, #88]	@ 0x58
 800b65c:	46a0      	mov	r8, r4
 800b65e:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800b660:	9805      	ldr	r0, [sp, #20]
 800b662:	6859      	ldr	r1, [r3, #4]
 800b664:	f7ff f810 	bl	800a688 <_Balloc>
 800b668:	4681      	mov	r9, r0
 800b66a:	2800      	cmp	r0, #0
 800b66c:	f43f aef7 	beq.w	800b45e <_strtod_l+0x446>
 800b670:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800b672:	691a      	ldr	r2, [r3, #16]
 800b674:	3202      	adds	r2, #2
 800b676:	f103 010c 	add.w	r1, r3, #12
 800b67a:	0092      	lsls	r2, r2, #2
 800b67c:	300c      	adds	r0, #12
 800b67e:	f7fe f894 	bl	80097aa <memcpy>
 800b682:	ec4b ab10 	vmov	d0, sl, fp
 800b686:	9805      	ldr	r0, [sp, #20]
 800b688:	aa1c      	add	r2, sp, #112	@ 0x70
 800b68a:	a91b      	add	r1, sp, #108	@ 0x6c
 800b68c:	e9cd ab0c 	strd	sl, fp, [sp, #48]	@ 0x30
 800b690:	f7ff fbd6 	bl	800ae40 <__d2b>
 800b694:	901a      	str	r0, [sp, #104]	@ 0x68
 800b696:	2800      	cmp	r0, #0
 800b698:	f43f aee1 	beq.w	800b45e <_strtod_l+0x446>
 800b69c:	9805      	ldr	r0, [sp, #20]
 800b69e:	2101      	movs	r1, #1
 800b6a0:	f7ff f930 	bl	800a904 <__i2b>
 800b6a4:	4680      	mov	r8, r0
 800b6a6:	b948      	cbnz	r0, 800b6bc <_strtod_l+0x6a4>
 800b6a8:	f04f 0800 	mov.w	r8, #0
 800b6ac:	e6d7      	b.n	800b45e <_strtod_l+0x446>
 800b6ae:	f04f 32ff 	mov.w	r2, #4294967295
 800b6b2:	fa02 f303 	lsl.w	r3, r2, r3
 800b6b6:	ea03 0a0a 	and.w	sl, r3, sl
 800b6ba:	e7af      	b.n	800b61c <_strtod_l+0x604>
 800b6bc:	9d1b      	ldr	r5, [sp, #108]	@ 0x6c
 800b6be:	9a1c      	ldr	r2, [sp, #112]	@ 0x70
 800b6c0:	2d00      	cmp	r5, #0
 800b6c2:	bfab      	itete	ge
 800b6c4:	9b12      	ldrge	r3, [sp, #72]	@ 0x48
 800b6c6:	9b16      	ldrlt	r3, [sp, #88]	@ 0x58
 800b6c8:	9e16      	ldrge	r6, [sp, #88]	@ 0x58
 800b6ca:	9f12      	ldrlt	r7, [sp, #72]	@ 0x48
 800b6cc:	bfac      	ite	ge
 800b6ce:	18ef      	addge	r7, r5, r3
 800b6d0:	1b5e      	sublt	r6, r3, r5
 800b6d2:	9b08      	ldr	r3, [sp, #32]
 800b6d4:	1aed      	subs	r5, r5, r3
 800b6d6:	4415      	add	r5, r2
 800b6d8:	4b65      	ldr	r3, [pc, #404]	@ (800b870 <_strtod_l+0x858>)
 800b6da:	3d01      	subs	r5, #1
 800b6dc:	429d      	cmp	r5, r3
 800b6de:	f1c2 0236 	rsb	r2, r2, #54	@ 0x36
 800b6e2:	da50      	bge.n	800b786 <_strtod_l+0x76e>
 800b6e4:	1b5b      	subs	r3, r3, r5
 800b6e6:	2b1f      	cmp	r3, #31
 800b6e8:	eba2 0203 	sub.w	r2, r2, r3
 800b6ec:	f04f 0101 	mov.w	r1, #1
 800b6f0:	dc3d      	bgt.n	800b76e <_strtod_l+0x756>
 800b6f2:	fa01 f303 	lsl.w	r3, r1, r3
 800b6f6:	9313      	str	r3, [sp, #76]	@ 0x4c
 800b6f8:	2300      	movs	r3, #0
 800b6fa:	9310      	str	r3, [sp, #64]	@ 0x40
 800b6fc:	18bd      	adds	r5, r7, r2
 800b6fe:	9b08      	ldr	r3, [sp, #32]
 800b700:	42af      	cmp	r7, r5
 800b702:	4416      	add	r6, r2
 800b704:	441e      	add	r6, r3
 800b706:	463b      	mov	r3, r7
 800b708:	bfa8      	it	ge
 800b70a:	462b      	movge	r3, r5
 800b70c:	42b3      	cmp	r3, r6
 800b70e:	bfa8      	it	ge
 800b710:	4633      	movge	r3, r6
 800b712:	2b00      	cmp	r3, #0
 800b714:	bfc2      	ittt	gt
 800b716:	1aed      	subgt	r5, r5, r3
 800b718:	1af6      	subgt	r6, r6, r3
 800b71a:	1aff      	subgt	r7, r7, r3
 800b71c:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 800b71e:	2b00      	cmp	r3, #0
 800b720:	dd16      	ble.n	800b750 <_strtod_l+0x738>
 800b722:	4641      	mov	r1, r8
 800b724:	9805      	ldr	r0, [sp, #20]
 800b726:	461a      	mov	r2, r3
 800b728:	f7ff f9a4 	bl	800aa74 <__pow5mult>
 800b72c:	4680      	mov	r8, r0
 800b72e:	2800      	cmp	r0, #0
 800b730:	d0ba      	beq.n	800b6a8 <_strtod_l+0x690>
 800b732:	4601      	mov	r1, r0
 800b734:	9a1a      	ldr	r2, [sp, #104]	@ 0x68
 800b736:	9805      	ldr	r0, [sp, #20]
 800b738:	f7ff f8fa 	bl	800a930 <__multiply>
 800b73c:	900a      	str	r0, [sp, #40]	@ 0x28
 800b73e:	2800      	cmp	r0, #0
 800b740:	f43f ae8d 	beq.w	800b45e <_strtod_l+0x446>
 800b744:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800b746:	9805      	ldr	r0, [sp, #20]
 800b748:	f7fe ffde 	bl	800a708 <_Bfree>
 800b74c:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800b74e:	931a      	str	r3, [sp, #104]	@ 0x68
 800b750:	2d00      	cmp	r5, #0
 800b752:	dc1d      	bgt.n	800b790 <_strtod_l+0x778>
 800b754:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800b756:	2b00      	cmp	r3, #0
 800b758:	dd23      	ble.n	800b7a2 <_strtod_l+0x78a>
 800b75a:	4649      	mov	r1, r9
 800b75c:	9a16      	ldr	r2, [sp, #88]	@ 0x58
 800b75e:	9805      	ldr	r0, [sp, #20]
 800b760:	f7ff f988 	bl	800aa74 <__pow5mult>
 800b764:	4681      	mov	r9, r0
 800b766:	b9e0      	cbnz	r0, 800b7a2 <_strtod_l+0x78a>
 800b768:	f04f 0900 	mov.w	r9, #0
 800b76c:	e677      	b.n	800b45e <_strtod_l+0x446>
 800b76e:	f1c5 457f 	rsb	r5, r5, #4278190080	@ 0xff000000
 800b772:	f505 057f 	add.w	r5, r5, #16711680	@ 0xff0000
 800b776:	f505 457b 	add.w	r5, r5, #64256	@ 0xfb00
 800b77a:	35e2      	adds	r5, #226	@ 0xe2
 800b77c:	fa01 f305 	lsl.w	r3, r1, r5
 800b780:	9310      	str	r3, [sp, #64]	@ 0x40
 800b782:	9113      	str	r1, [sp, #76]	@ 0x4c
 800b784:	e7ba      	b.n	800b6fc <_strtod_l+0x6e4>
 800b786:	2300      	movs	r3, #0
 800b788:	9310      	str	r3, [sp, #64]	@ 0x40
 800b78a:	2301      	movs	r3, #1
 800b78c:	9313      	str	r3, [sp, #76]	@ 0x4c
 800b78e:	e7b5      	b.n	800b6fc <_strtod_l+0x6e4>
 800b790:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800b792:	9805      	ldr	r0, [sp, #20]
 800b794:	462a      	mov	r2, r5
 800b796:	f7ff f9c7 	bl	800ab28 <__lshift>
 800b79a:	901a      	str	r0, [sp, #104]	@ 0x68
 800b79c:	2800      	cmp	r0, #0
 800b79e:	d1d9      	bne.n	800b754 <_strtod_l+0x73c>
 800b7a0:	e65d      	b.n	800b45e <_strtod_l+0x446>
 800b7a2:	2e00      	cmp	r6, #0
 800b7a4:	dd07      	ble.n	800b7b6 <_strtod_l+0x79e>
 800b7a6:	4649      	mov	r1, r9
 800b7a8:	9805      	ldr	r0, [sp, #20]
 800b7aa:	4632      	mov	r2, r6
 800b7ac:	f7ff f9bc 	bl	800ab28 <__lshift>
 800b7b0:	4681      	mov	r9, r0
 800b7b2:	2800      	cmp	r0, #0
 800b7b4:	d0d8      	beq.n	800b768 <_strtod_l+0x750>
 800b7b6:	2f00      	cmp	r7, #0
 800b7b8:	dd08      	ble.n	800b7cc <_strtod_l+0x7b4>
 800b7ba:	4641      	mov	r1, r8
 800b7bc:	9805      	ldr	r0, [sp, #20]
 800b7be:	463a      	mov	r2, r7
 800b7c0:	f7ff f9b2 	bl	800ab28 <__lshift>
 800b7c4:	4680      	mov	r8, r0
 800b7c6:	2800      	cmp	r0, #0
 800b7c8:	f43f ae49 	beq.w	800b45e <_strtod_l+0x446>
 800b7cc:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800b7ce:	9805      	ldr	r0, [sp, #20]
 800b7d0:	464a      	mov	r2, r9
 800b7d2:	f7ff fa31 	bl	800ac38 <__mdiff>
 800b7d6:	4604      	mov	r4, r0
 800b7d8:	2800      	cmp	r0, #0
 800b7da:	f43f ae40 	beq.w	800b45e <_strtod_l+0x446>
 800b7de:	68c3      	ldr	r3, [r0, #12]
 800b7e0:	930f      	str	r3, [sp, #60]	@ 0x3c
 800b7e2:	2300      	movs	r3, #0
 800b7e4:	60c3      	str	r3, [r0, #12]
 800b7e6:	4641      	mov	r1, r8
 800b7e8:	f7ff fa0a 	bl	800ac00 <__mcmp>
 800b7ec:	2800      	cmp	r0, #0
 800b7ee:	da45      	bge.n	800b87c <_strtod_l+0x864>
 800b7f0:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800b7f2:	ea53 030a 	orrs.w	r3, r3, sl
 800b7f6:	d16b      	bne.n	800b8d0 <_strtod_l+0x8b8>
 800b7f8:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800b7fc:	2b00      	cmp	r3, #0
 800b7fe:	d167      	bne.n	800b8d0 <_strtod_l+0x8b8>
 800b800:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 800b804:	0d1b      	lsrs	r3, r3, #20
 800b806:	051b      	lsls	r3, r3, #20
 800b808:	f1b3 6fd6 	cmp.w	r3, #112197632	@ 0x6b00000
 800b80c:	d960      	bls.n	800b8d0 <_strtod_l+0x8b8>
 800b80e:	6963      	ldr	r3, [r4, #20]
 800b810:	b913      	cbnz	r3, 800b818 <_strtod_l+0x800>
 800b812:	6923      	ldr	r3, [r4, #16]
 800b814:	2b01      	cmp	r3, #1
 800b816:	dd5b      	ble.n	800b8d0 <_strtod_l+0x8b8>
 800b818:	4621      	mov	r1, r4
 800b81a:	2201      	movs	r2, #1
 800b81c:	9805      	ldr	r0, [sp, #20]
 800b81e:	f7ff f983 	bl	800ab28 <__lshift>
 800b822:	4641      	mov	r1, r8
 800b824:	4604      	mov	r4, r0
 800b826:	f7ff f9eb 	bl	800ac00 <__mcmp>
 800b82a:	2800      	cmp	r0, #0
 800b82c:	dd50      	ble.n	800b8d0 <_strtod_l+0x8b8>
 800b82e:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 800b832:	9a08      	ldr	r2, [sp, #32]
 800b834:	0d1b      	lsrs	r3, r3, #20
 800b836:	051b      	lsls	r3, r3, #20
 800b838:	2a00      	cmp	r2, #0
 800b83a:	d06a      	beq.n	800b912 <_strtod_l+0x8fa>
 800b83c:	f1b3 6fd6 	cmp.w	r3, #112197632	@ 0x6b00000
 800b840:	d867      	bhi.n	800b912 <_strtod_l+0x8fa>
 800b842:	f1b3 7f5c 	cmp.w	r3, #57671680	@ 0x3700000
 800b846:	f67f ae9d 	bls.w	800b584 <_strtod_l+0x56c>
 800b84a:	4b0a      	ldr	r3, [pc, #40]	@ (800b874 <_strtod_l+0x85c>)
 800b84c:	4650      	mov	r0, sl
 800b84e:	4659      	mov	r1, fp
 800b850:	2200      	movs	r2, #0
 800b852:	f7f4 fed9 	bl	8000608 <__aeabi_dmul>
 800b856:	4b08      	ldr	r3, [pc, #32]	@ (800b878 <_strtod_l+0x860>)
 800b858:	400b      	ands	r3, r1
 800b85a:	4682      	mov	sl, r0
 800b85c:	468b      	mov	fp, r1
 800b85e:	2b00      	cmp	r3, #0
 800b860:	f47f ae08 	bne.w	800b474 <_strtod_l+0x45c>
 800b864:	9a05      	ldr	r2, [sp, #20]
 800b866:	2322      	movs	r3, #34	@ 0x22
 800b868:	6013      	str	r3, [r2, #0]
 800b86a:	e603      	b.n	800b474 <_strtod_l+0x45c>
 800b86c:	0800dbf0 	.word	0x0800dbf0
 800b870:	fffffc02 	.word	0xfffffc02
 800b874:	39500000 	.word	0x39500000
 800b878:	7ff00000 	.word	0x7ff00000
 800b87c:	f8cd b028 	str.w	fp, [sp, #40]	@ 0x28
 800b880:	d165      	bne.n	800b94e <_strtod_l+0x936>
 800b882:	9a0f      	ldr	r2, [sp, #60]	@ 0x3c
 800b884:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800b888:	b35a      	cbz	r2, 800b8e2 <_strtod_l+0x8ca>
 800b88a:	4a9f      	ldr	r2, [pc, #636]	@ (800bb08 <_strtod_l+0xaf0>)
 800b88c:	4293      	cmp	r3, r2
 800b88e:	d12b      	bne.n	800b8e8 <_strtod_l+0x8d0>
 800b890:	9b08      	ldr	r3, [sp, #32]
 800b892:	4651      	mov	r1, sl
 800b894:	b303      	cbz	r3, 800b8d8 <_strtod_l+0x8c0>
 800b896:	4b9d      	ldr	r3, [pc, #628]	@ (800bb0c <_strtod_l+0xaf4>)
 800b898:	465a      	mov	r2, fp
 800b89a:	4013      	ands	r3, r2
 800b89c:	f1b3 6fd4 	cmp.w	r3, #111149056	@ 0x6a00000
 800b8a0:	f04f 32ff 	mov.w	r2, #4294967295
 800b8a4:	d81b      	bhi.n	800b8de <_strtod_l+0x8c6>
 800b8a6:	0d1b      	lsrs	r3, r3, #20
 800b8a8:	f1c3 036b 	rsb	r3, r3, #107	@ 0x6b
 800b8ac:	fa02 f303 	lsl.w	r3, r2, r3
 800b8b0:	4299      	cmp	r1, r3
 800b8b2:	d119      	bne.n	800b8e8 <_strtod_l+0x8d0>
 800b8b4:	4b96      	ldr	r3, [pc, #600]	@ (800bb10 <_strtod_l+0xaf8>)
 800b8b6:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800b8b8:	429a      	cmp	r2, r3
 800b8ba:	d102      	bne.n	800b8c2 <_strtod_l+0x8aa>
 800b8bc:	3101      	adds	r1, #1
 800b8be:	f43f adce 	beq.w	800b45e <_strtod_l+0x446>
 800b8c2:	4b92      	ldr	r3, [pc, #584]	@ (800bb0c <_strtod_l+0xaf4>)
 800b8c4:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800b8c6:	401a      	ands	r2, r3
 800b8c8:	f502 1b80 	add.w	fp, r2, #1048576	@ 0x100000
 800b8cc:	f04f 0a00 	mov.w	sl, #0
 800b8d0:	9b08      	ldr	r3, [sp, #32]
 800b8d2:	2b00      	cmp	r3, #0
 800b8d4:	d1b9      	bne.n	800b84a <_strtod_l+0x832>
 800b8d6:	e5cd      	b.n	800b474 <_strtod_l+0x45c>
 800b8d8:	f04f 33ff 	mov.w	r3, #4294967295
 800b8dc:	e7e8      	b.n	800b8b0 <_strtod_l+0x898>
 800b8de:	4613      	mov	r3, r2
 800b8e0:	e7e6      	b.n	800b8b0 <_strtod_l+0x898>
 800b8e2:	ea53 030a 	orrs.w	r3, r3, sl
 800b8e6:	d0a2      	beq.n	800b82e <_strtod_l+0x816>
 800b8e8:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 800b8ea:	b1db      	cbz	r3, 800b924 <_strtod_l+0x90c>
 800b8ec:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800b8ee:	4213      	tst	r3, r2
 800b8f0:	d0ee      	beq.n	800b8d0 <_strtod_l+0x8b8>
 800b8f2:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800b8f4:	9a08      	ldr	r2, [sp, #32]
 800b8f6:	4650      	mov	r0, sl
 800b8f8:	4659      	mov	r1, fp
 800b8fa:	b1bb      	cbz	r3, 800b92c <_strtod_l+0x914>
 800b8fc:	f7ff fb6e 	bl	800afdc <sulp>
 800b900:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800b904:	ec53 2b10 	vmov	r2, r3, d0
 800b908:	f7f4 fcc8 	bl	800029c <__adddf3>
 800b90c:	4682      	mov	sl, r0
 800b90e:	468b      	mov	fp, r1
 800b910:	e7de      	b.n	800b8d0 <_strtod_l+0x8b8>
 800b912:	f5a3 1380 	sub.w	r3, r3, #1048576	@ 0x100000
 800b916:	ea6f 5b13 	mvn.w	fp, r3, lsr #20
 800b91a:	ea6f 5b0b 	mvn.w	fp, fp, lsl #20
 800b91e:	f04f 3aff 	mov.w	sl, #4294967295
 800b922:	e7d5      	b.n	800b8d0 <_strtod_l+0x8b8>
 800b924:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 800b926:	ea13 0f0a 	tst.w	r3, sl
 800b92a:	e7e1      	b.n	800b8f0 <_strtod_l+0x8d8>
 800b92c:	f7ff fb56 	bl	800afdc <sulp>
 800b930:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800b934:	ec53 2b10 	vmov	r2, r3, d0
 800b938:	f7f4 fcae 	bl	8000298 <__aeabi_dsub>
 800b93c:	2200      	movs	r2, #0
 800b93e:	2300      	movs	r3, #0
 800b940:	4682      	mov	sl, r0
 800b942:	468b      	mov	fp, r1
 800b944:	f7f5 f8c8 	bl	8000ad8 <__aeabi_dcmpeq>
 800b948:	2800      	cmp	r0, #0
 800b94a:	d0c1      	beq.n	800b8d0 <_strtod_l+0x8b8>
 800b94c:	e61a      	b.n	800b584 <_strtod_l+0x56c>
 800b94e:	4641      	mov	r1, r8
 800b950:	4620      	mov	r0, r4
 800b952:	f7ff facd 	bl	800aef0 <__ratio>
 800b956:	ec57 6b10 	vmov	r6, r7, d0
 800b95a:	2200      	movs	r2, #0
 800b95c:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 800b960:	4630      	mov	r0, r6
 800b962:	4639      	mov	r1, r7
 800b964:	f7f5 f8cc 	bl	8000b00 <__aeabi_dcmple>
 800b968:	2800      	cmp	r0, #0
 800b96a:	d06f      	beq.n	800ba4c <_strtod_l+0xa34>
 800b96c:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800b96e:	2b00      	cmp	r3, #0
 800b970:	d17a      	bne.n	800ba68 <_strtod_l+0xa50>
 800b972:	f1ba 0f00 	cmp.w	sl, #0
 800b976:	d158      	bne.n	800ba2a <_strtod_l+0xa12>
 800b978:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800b97a:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800b97e:	2b00      	cmp	r3, #0
 800b980:	d15a      	bne.n	800ba38 <_strtod_l+0xa20>
 800b982:	4b64      	ldr	r3, [pc, #400]	@ (800bb14 <_strtod_l+0xafc>)
 800b984:	2200      	movs	r2, #0
 800b986:	4630      	mov	r0, r6
 800b988:	4639      	mov	r1, r7
 800b98a:	f7f5 f8af 	bl	8000aec <__aeabi_dcmplt>
 800b98e:	2800      	cmp	r0, #0
 800b990:	d159      	bne.n	800ba46 <_strtod_l+0xa2e>
 800b992:	4630      	mov	r0, r6
 800b994:	4639      	mov	r1, r7
 800b996:	4b60      	ldr	r3, [pc, #384]	@ (800bb18 <_strtod_l+0xb00>)
 800b998:	2200      	movs	r2, #0
 800b99a:	f7f4 fe35 	bl	8000608 <__aeabi_dmul>
 800b99e:	4606      	mov	r6, r0
 800b9a0:	460f      	mov	r7, r1
 800b9a2:	f107 4300 	add.w	r3, r7, #2147483648	@ 0x80000000
 800b9a6:	9606      	str	r6, [sp, #24]
 800b9a8:	9307      	str	r3, [sp, #28]
 800b9aa:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800b9ae:	4d57      	ldr	r5, [pc, #348]	@ (800bb0c <_strtod_l+0xaf4>)
 800b9b0:	e9cd 2310 	strd	r2, r3, [sp, #64]	@ 0x40
 800b9b4:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800b9b6:	401d      	ands	r5, r3
 800b9b8:	4b58      	ldr	r3, [pc, #352]	@ (800bb1c <_strtod_l+0xb04>)
 800b9ba:	429d      	cmp	r5, r3
 800b9bc:	f040 80b2 	bne.w	800bb24 <_strtod_l+0xb0c>
 800b9c0:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800b9c2:	f1a3 7b54 	sub.w	fp, r3, #55574528	@ 0x3500000
 800b9c6:	ec4b ab10 	vmov	d0, sl, fp
 800b9ca:	f7ff f9c9 	bl	800ad60 <__ulp>
 800b9ce:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800b9d2:	ec51 0b10 	vmov	r0, r1, d0
 800b9d6:	f7f4 fe17 	bl	8000608 <__aeabi_dmul>
 800b9da:	4652      	mov	r2, sl
 800b9dc:	465b      	mov	r3, fp
 800b9de:	f7f4 fc5d 	bl	800029c <__adddf3>
 800b9e2:	460b      	mov	r3, r1
 800b9e4:	4949      	ldr	r1, [pc, #292]	@ (800bb0c <_strtod_l+0xaf4>)
 800b9e6:	4a4e      	ldr	r2, [pc, #312]	@ (800bb20 <_strtod_l+0xb08>)
 800b9e8:	4019      	ands	r1, r3
 800b9ea:	4291      	cmp	r1, r2
 800b9ec:	4682      	mov	sl, r0
 800b9ee:	d942      	bls.n	800ba76 <_strtod_l+0xa5e>
 800b9f0:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 800b9f2:	4b47      	ldr	r3, [pc, #284]	@ (800bb10 <_strtod_l+0xaf8>)
 800b9f4:	429a      	cmp	r2, r3
 800b9f6:	d103      	bne.n	800ba00 <_strtod_l+0x9e8>
 800b9f8:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800b9fa:	3301      	adds	r3, #1
 800b9fc:	f43f ad2f 	beq.w	800b45e <_strtod_l+0x446>
 800ba00:	f8df b10c 	ldr.w	fp, [pc, #268]	@ 800bb10 <_strtod_l+0xaf8>
 800ba04:	f04f 3aff 	mov.w	sl, #4294967295
 800ba08:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800ba0a:	9805      	ldr	r0, [sp, #20]
 800ba0c:	f7fe fe7c 	bl	800a708 <_Bfree>
 800ba10:	9805      	ldr	r0, [sp, #20]
 800ba12:	4649      	mov	r1, r9
 800ba14:	f7fe fe78 	bl	800a708 <_Bfree>
 800ba18:	9805      	ldr	r0, [sp, #20]
 800ba1a:	4641      	mov	r1, r8
 800ba1c:	f7fe fe74 	bl	800a708 <_Bfree>
 800ba20:	9805      	ldr	r0, [sp, #20]
 800ba22:	4621      	mov	r1, r4
 800ba24:	f7fe fe70 	bl	800a708 <_Bfree>
 800ba28:	e619      	b.n	800b65e <_strtod_l+0x646>
 800ba2a:	f1ba 0f01 	cmp.w	sl, #1
 800ba2e:	d103      	bne.n	800ba38 <_strtod_l+0xa20>
 800ba30:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800ba32:	2b00      	cmp	r3, #0
 800ba34:	f43f ada6 	beq.w	800b584 <_strtod_l+0x56c>
 800ba38:	ed9f 7b2b 	vldr	d7, [pc, #172]	@ 800bae8 <_strtod_l+0xad0>
 800ba3c:	4f35      	ldr	r7, [pc, #212]	@ (800bb14 <_strtod_l+0xafc>)
 800ba3e:	ed8d 7b06 	vstr	d7, [sp, #24]
 800ba42:	2600      	movs	r6, #0
 800ba44:	e7b1      	b.n	800b9aa <_strtod_l+0x992>
 800ba46:	4f34      	ldr	r7, [pc, #208]	@ (800bb18 <_strtod_l+0xb00>)
 800ba48:	2600      	movs	r6, #0
 800ba4a:	e7aa      	b.n	800b9a2 <_strtod_l+0x98a>
 800ba4c:	4b32      	ldr	r3, [pc, #200]	@ (800bb18 <_strtod_l+0xb00>)
 800ba4e:	4630      	mov	r0, r6
 800ba50:	4639      	mov	r1, r7
 800ba52:	2200      	movs	r2, #0
 800ba54:	f7f4 fdd8 	bl	8000608 <__aeabi_dmul>
 800ba58:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800ba5a:	4606      	mov	r6, r0
 800ba5c:	460f      	mov	r7, r1
 800ba5e:	2b00      	cmp	r3, #0
 800ba60:	d09f      	beq.n	800b9a2 <_strtod_l+0x98a>
 800ba62:	e9cd 6706 	strd	r6, r7, [sp, #24]
 800ba66:	e7a0      	b.n	800b9aa <_strtod_l+0x992>
 800ba68:	ed9f 7b21 	vldr	d7, [pc, #132]	@ 800baf0 <_strtod_l+0xad8>
 800ba6c:	ed8d 7b06 	vstr	d7, [sp, #24]
 800ba70:	ec57 6b17 	vmov	r6, r7, d7
 800ba74:	e799      	b.n	800b9aa <_strtod_l+0x992>
 800ba76:	f103 7b54 	add.w	fp, r3, #55574528	@ 0x3500000
 800ba7a:	9b08      	ldr	r3, [sp, #32]
 800ba7c:	f8cd b028 	str.w	fp, [sp, #40]	@ 0x28
 800ba80:	2b00      	cmp	r3, #0
 800ba82:	d1c1      	bne.n	800ba08 <_strtod_l+0x9f0>
 800ba84:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 800ba88:	0d1b      	lsrs	r3, r3, #20
 800ba8a:	051b      	lsls	r3, r3, #20
 800ba8c:	429d      	cmp	r5, r3
 800ba8e:	d1bb      	bne.n	800ba08 <_strtod_l+0x9f0>
 800ba90:	4630      	mov	r0, r6
 800ba92:	4639      	mov	r1, r7
 800ba94:	f7f5 f918 	bl	8000cc8 <__aeabi_d2lz>
 800ba98:	f7f4 fd88 	bl	80005ac <__aeabi_l2d>
 800ba9c:	4602      	mov	r2, r0
 800ba9e:	460b      	mov	r3, r1
 800baa0:	4630      	mov	r0, r6
 800baa2:	4639      	mov	r1, r7
 800baa4:	f7f4 fbf8 	bl	8000298 <__aeabi_dsub>
 800baa8:	460b      	mov	r3, r1
 800baaa:	4602      	mov	r2, r0
 800baac:	e9cd 230c 	strd	r2, r3, [sp, #48]	@ 0x30
 800bab0:	f3cb 0613 	ubfx	r6, fp, #0, #20
 800bab4:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800bab6:	ea46 060a 	orr.w	r6, r6, sl
 800baba:	431e      	orrs	r6, r3
 800babc:	d06f      	beq.n	800bb9e <_strtod_l+0xb86>
 800babe:	a30e      	add	r3, pc, #56	@ (adr r3, 800baf8 <_strtod_l+0xae0>)
 800bac0:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bac4:	f7f5 f812 	bl	8000aec <__aeabi_dcmplt>
 800bac8:	2800      	cmp	r0, #0
 800baca:	f47f acd3 	bne.w	800b474 <_strtod_l+0x45c>
 800bace:	a30c      	add	r3, pc, #48	@ (adr r3, 800bb00 <_strtod_l+0xae8>)
 800bad0:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bad4:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800bad8:	f7f5 f826 	bl	8000b28 <__aeabi_dcmpgt>
 800badc:	2800      	cmp	r0, #0
 800bade:	d093      	beq.n	800ba08 <_strtod_l+0x9f0>
 800bae0:	e4c8      	b.n	800b474 <_strtod_l+0x45c>
 800bae2:	bf00      	nop
 800bae4:	f3af 8000 	nop.w
 800bae8:	00000000 	.word	0x00000000
 800baec:	bff00000 	.word	0xbff00000
 800baf0:	00000000 	.word	0x00000000
 800baf4:	3ff00000 	.word	0x3ff00000
 800baf8:	94a03595 	.word	0x94a03595
 800bafc:	3fdfffff 	.word	0x3fdfffff
 800bb00:	35afe535 	.word	0x35afe535
 800bb04:	3fe00000 	.word	0x3fe00000
 800bb08:	000fffff 	.word	0x000fffff
 800bb0c:	7ff00000 	.word	0x7ff00000
 800bb10:	7fefffff 	.word	0x7fefffff
 800bb14:	3ff00000 	.word	0x3ff00000
 800bb18:	3fe00000 	.word	0x3fe00000
 800bb1c:	7fe00000 	.word	0x7fe00000
 800bb20:	7c9fffff 	.word	0x7c9fffff
 800bb24:	9b08      	ldr	r3, [sp, #32]
 800bb26:	b323      	cbz	r3, 800bb72 <_strtod_l+0xb5a>
 800bb28:	f1b5 6fd4 	cmp.w	r5, #111149056	@ 0x6a00000
 800bb2c:	d821      	bhi.n	800bb72 <_strtod_l+0xb5a>
 800bb2e:	a328      	add	r3, pc, #160	@ (adr r3, 800bbd0 <_strtod_l+0xbb8>)
 800bb30:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bb34:	4630      	mov	r0, r6
 800bb36:	4639      	mov	r1, r7
 800bb38:	f7f4 ffe2 	bl	8000b00 <__aeabi_dcmple>
 800bb3c:	b1a0      	cbz	r0, 800bb68 <_strtod_l+0xb50>
 800bb3e:	4639      	mov	r1, r7
 800bb40:	4630      	mov	r0, r6
 800bb42:	f7f5 f839 	bl	8000bb8 <__aeabi_d2uiz>
 800bb46:	2801      	cmp	r0, #1
 800bb48:	bf38      	it	cc
 800bb4a:	2001      	movcc	r0, #1
 800bb4c:	f7f4 fce2 	bl	8000514 <__aeabi_ui2d>
 800bb50:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800bb52:	4606      	mov	r6, r0
 800bb54:	460f      	mov	r7, r1
 800bb56:	b9fb      	cbnz	r3, 800bb98 <_strtod_l+0xb80>
 800bb58:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 800bb5c:	9014      	str	r0, [sp, #80]	@ 0x50
 800bb5e:	9315      	str	r3, [sp, #84]	@ 0x54
 800bb60:	e9dd 2314 	ldrd	r2, r3, [sp, #80]	@ 0x50
 800bb64:	e9cd 2310 	strd	r2, r3, [sp, #64]	@ 0x40
 800bb68:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 800bb6a:	f103 63d6 	add.w	r3, r3, #112197632	@ 0x6b00000
 800bb6e:	1b5b      	subs	r3, r3, r5
 800bb70:	9311      	str	r3, [sp, #68]	@ 0x44
 800bb72:	ed9d 0b0c 	vldr	d0, [sp, #48]	@ 0x30
 800bb76:	e9dd ab10 	ldrd	sl, fp, [sp, #64]	@ 0x40
 800bb7a:	f7ff f8f1 	bl	800ad60 <__ulp>
 800bb7e:	4650      	mov	r0, sl
 800bb80:	ec53 2b10 	vmov	r2, r3, d0
 800bb84:	4659      	mov	r1, fp
 800bb86:	f7f4 fd3f 	bl	8000608 <__aeabi_dmul>
 800bb8a:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	@ 0x30
 800bb8e:	f7f4 fb85 	bl	800029c <__adddf3>
 800bb92:	4682      	mov	sl, r0
 800bb94:	468b      	mov	fp, r1
 800bb96:	e770      	b.n	800ba7a <_strtod_l+0xa62>
 800bb98:	e9cd 6714 	strd	r6, r7, [sp, #80]	@ 0x50
 800bb9c:	e7e0      	b.n	800bb60 <_strtod_l+0xb48>
 800bb9e:	a30e      	add	r3, pc, #56	@ (adr r3, 800bbd8 <_strtod_l+0xbc0>)
 800bba0:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bba4:	f7f4 ffa2 	bl	8000aec <__aeabi_dcmplt>
 800bba8:	e798      	b.n	800badc <_strtod_l+0xac4>
 800bbaa:	2300      	movs	r3, #0
 800bbac:	930e      	str	r3, [sp, #56]	@ 0x38
 800bbae:	9a17      	ldr	r2, [sp, #92]	@ 0x5c
 800bbb0:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800bbb2:	6013      	str	r3, [r2, #0]
 800bbb4:	f7ff ba6d 	b.w	800b092 <_strtod_l+0x7a>
 800bbb8:	2a65      	cmp	r2, #101	@ 0x65
 800bbba:	f43f ab68 	beq.w	800b28e <_strtod_l+0x276>
 800bbbe:	2a45      	cmp	r2, #69	@ 0x45
 800bbc0:	f43f ab65 	beq.w	800b28e <_strtod_l+0x276>
 800bbc4:	2301      	movs	r3, #1
 800bbc6:	f7ff bba0 	b.w	800b30a <_strtod_l+0x2f2>
 800bbca:	bf00      	nop
 800bbcc:	f3af 8000 	nop.w
 800bbd0:	ffc00000 	.word	0xffc00000
 800bbd4:	41dfffff 	.word	0x41dfffff
 800bbd8:	94a03595 	.word	0x94a03595
 800bbdc:	3fcfffff 	.word	0x3fcfffff

0800bbe0 <_strtod_r>:
 800bbe0:	4b01      	ldr	r3, [pc, #4]	@ (800bbe8 <_strtod_r+0x8>)
 800bbe2:	f7ff ba19 	b.w	800b018 <_strtod_l>
 800bbe6:	bf00      	nop
 800bbe8:	200000ec 	.word	0x200000ec

0800bbec <_strtol_l.isra.0>:
 800bbec:	2b24      	cmp	r3, #36	@ 0x24
 800bbee:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800bbf2:	4686      	mov	lr, r0
 800bbf4:	4690      	mov	r8, r2
 800bbf6:	d801      	bhi.n	800bbfc <_strtol_l.isra.0+0x10>
 800bbf8:	2b01      	cmp	r3, #1
 800bbfa:	d106      	bne.n	800bc0a <_strtol_l.isra.0+0x1e>
 800bbfc:	f7fd fda8 	bl	8009750 <__errno>
 800bc00:	2316      	movs	r3, #22
 800bc02:	6003      	str	r3, [r0, #0]
 800bc04:	2000      	movs	r0, #0
 800bc06:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800bc0a:	4834      	ldr	r0, [pc, #208]	@ (800bcdc <_strtol_l.isra.0+0xf0>)
 800bc0c:	460d      	mov	r5, r1
 800bc0e:	462a      	mov	r2, r5
 800bc10:	f815 4b01 	ldrb.w	r4, [r5], #1
 800bc14:	5d06      	ldrb	r6, [r0, r4]
 800bc16:	f016 0608 	ands.w	r6, r6, #8
 800bc1a:	d1f8      	bne.n	800bc0e <_strtol_l.isra.0+0x22>
 800bc1c:	2c2d      	cmp	r4, #45	@ 0x2d
 800bc1e:	d110      	bne.n	800bc42 <_strtol_l.isra.0+0x56>
 800bc20:	782c      	ldrb	r4, [r5, #0]
 800bc22:	2601      	movs	r6, #1
 800bc24:	1c95      	adds	r5, r2, #2
 800bc26:	f033 0210 	bics.w	r2, r3, #16
 800bc2a:	d115      	bne.n	800bc58 <_strtol_l.isra.0+0x6c>
 800bc2c:	2c30      	cmp	r4, #48	@ 0x30
 800bc2e:	d10d      	bne.n	800bc4c <_strtol_l.isra.0+0x60>
 800bc30:	782a      	ldrb	r2, [r5, #0]
 800bc32:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 800bc36:	2a58      	cmp	r2, #88	@ 0x58
 800bc38:	d108      	bne.n	800bc4c <_strtol_l.isra.0+0x60>
 800bc3a:	786c      	ldrb	r4, [r5, #1]
 800bc3c:	3502      	adds	r5, #2
 800bc3e:	2310      	movs	r3, #16
 800bc40:	e00a      	b.n	800bc58 <_strtol_l.isra.0+0x6c>
 800bc42:	2c2b      	cmp	r4, #43	@ 0x2b
 800bc44:	bf04      	itt	eq
 800bc46:	782c      	ldrbeq	r4, [r5, #0]
 800bc48:	1c95      	addeq	r5, r2, #2
 800bc4a:	e7ec      	b.n	800bc26 <_strtol_l.isra.0+0x3a>
 800bc4c:	2b00      	cmp	r3, #0
 800bc4e:	d1f6      	bne.n	800bc3e <_strtol_l.isra.0+0x52>
 800bc50:	2c30      	cmp	r4, #48	@ 0x30
 800bc52:	bf14      	ite	ne
 800bc54:	230a      	movne	r3, #10
 800bc56:	2308      	moveq	r3, #8
 800bc58:	f106 4c00 	add.w	ip, r6, #2147483648	@ 0x80000000
 800bc5c:	f10c 3cff 	add.w	ip, ip, #4294967295
 800bc60:	2200      	movs	r2, #0
 800bc62:	fbbc f9f3 	udiv	r9, ip, r3
 800bc66:	4610      	mov	r0, r2
 800bc68:	fb03 ca19 	mls	sl, r3, r9, ip
 800bc6c:	f1a4 0730 	sub.w	r7, r4, #48	@ 0x30
 800bc70:	2f09      	cmp	r7, #9
 800bc72:	d80f      	bhi.n	800bc94 <_strtol_l.isra.0+0xa8>
 800bc74:	463c      	mov	r4, r7
 800bc76:	42a3      	cmp	r3, r4
 800bc78:	dd1b      	ble.n	800bcb2 <_strtol_l.isra.0+0xc6>
 800bc7a:	1c57      	adds	r7, r2, #1
 800bc7c:	d007      	beq.n	800bc8e <_strtol_l.isra.0+0xa2>
 800bc7e:	4581      	cmp	r9, r0
 800bc80:	d314      	bcc.n	800bcac <_strtol_l.isra.0+0xc0>
 800bc82:	d101      	bne.n	800bc88 <_strtol_l.isra.0+0x9c>
 800bc84:	45a2      	cmp	sl, r4
 800bc86:	db11      	blt.n	800bcac <_strtol_l.isra.0+0xc0>
 800bc88:	fb00 4003 	mla	r0, r0, r3, r4
 800bc8c:	2201      	movs	r2, #1
 800bc8e:	f815 4b01 	ldrb.w	r4, [r5], #1
 800bc92:	e7eb      	b.n	800bc6c <_strtol_l.isra.0+0x80>
 800bc94:	f1a4 0741 	sub.w	r7, r4, #65	@ 0x41
 800bc98:	2f19      	cmp	r7, #25
 800bc9a:	d801      	bhi.n	800bca0 <_strtol_l.isra.0+0xb4>
 800bc9c:	3c37      	subs	r4, #55	@ 0x37
 800bc9e:	e7ea      	b.n	800bc76 <_strtol_l.isra.0+0x8a>
 800bca0:	f1a4 0761 	sub.w	r7, r4, #97	@ 0x61
 800bca4:	2f19      	cmp	r7, #25
 800bca6:	d804      	bhi.n	800bcb2 <_strtol_l.isra.0+0xc6>
 800bca8:	3c57      	subs	r4, #87	@ 0x57
 800bcaa:	e7e4      	b.n	800bc76 <_strtol_l.isra.0+0x8a>
 800bcac:	f04f 32ff 	mov.w	r2, #4294967295
 800bcb0:	e7ed      	b.n	800bc8e <_strtol_l.isra.0+0xa2>
 800bcb2:	1c53      	adds	r3, r2, #1
 800bcb4:	d108      	bne.n	800bcc8 <_strtol_l.isra.0+0xdc>
 800bcb6:	2322      	movs	r3, #34	@ 0x22
 800bcb8:	f8ce 3000 	str.w	r3, [lr]
 800bcbc:	4660      	mov	r0, ip
 800bcbe:	f1b8 0f00 	cmp.w	r8, #0
 800bcc2:	d0a0      	beq.n	800bc06 <_strtol_l.isra.0+0x1a>
 800bcc4:	1e69      	subs	r1, r5, #1
 800bcc6:	e006      	b.n	800bcd6 <_strtol_l.isra.0+0xea>
 800bcc8:	b106      	cbz	r6, 800bccc <_strtol_l.isra.0+0xe0>
 800bcca:	4240      	negs	r0, r0
 800bccc:	f1b8 0f00 	cmp.w	r8, #0
 800bcd0:	d099      	beq.n	800bc06 <_strtol_l.isra.0+0x1a>
 800bcd2:	2a00      	cmp	r2, #0
 800bcd4:	d1f6      	bne.n	800bcc4 <_strtol_l.isra.0+0xd8>
 800bcd6:	f8c8 1000 	str.w	r1, [r8]
 800bcda:	e794      	b.n	800bc06 <_strtol_l.isra.0+0x1a>
 800bcdc:	0800dc19 	.word	0x0800dc19

0800bce0 <_strtol_r>:
 800bce0:	f7ff bf84 	b.w	800bbec <_strtol_l.isra.0>

0800bce4 <__ssputs_r>:
 800bce4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800bce8:	688e      	ldr	r6, [r1, #8]
 800bcea:	461f      	mov	r7, r3
 800bcec:	42be      	cmp	r6, r7
 800bcee:	680b      	ldr	r3, [r1, #0]
 800bcf0:	4682      	mov	sl, r0
 800bcf2:	460c      	mov	r4, r1
 800bcf4:	4690      	mov	r8, r2
 800bcf6:	d82d      	bhi.n	800bd54 <__ssputs_r+0x70>
 800bcf8:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800bcfc:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 800bd00:	d026      	beq.n	800bd50 <__ssputs_r+0x6c>
 800bd02:	6965      	ldr	r5, [r4, #20]
 800bd04:	6909      	ldr	r1, [r1, #16]
 800bd06:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800bd0a:	eba3 0901 	sub.w	r9, r3, r1
 800bd0e:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800bd12:	1c7b      	adds	r3, r7, #1
 800bd14:	444b      	add	r3, r9
 800bd16:	106d      	asrs	r5, r5, #1
 800bd18:	429d      	cmp	r5, r3
 800bd1a:	bf38      	it	cc
 800bd1c:	461d      	movcc	r5, r3
 800bd1e:	0553      	lsls	r3, r2, #21
 800bd20:	d527      	bpl.n	800bd72 <__ssputs_r+0x8e>
 800bd22:	4629      	mov	r1, r5
 800bd24:	f7fe fc24 	bl	800a570 <_malloc_r>
 800bd28:	4606      	mov	r6, r0
 800bd2a:	b360      	cbz	r0, 800bd86 <__ssputs_r+0xa2>
 800bd2c:	6921      	ldr	r1, [r4, #16]
 800bd2e:	464a      	mov	r2, r9
 800bd30:	f7fd fd3b 	bl	80097aa <memcpy>
 800bd34:	89a3      	ldrh	r3, [r4, #12]
 800bd36:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 800bd3a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800bd3e:	81a3      	strh	r3, [r4, #12]
 800bd40:	6126      	str	r6, [r4, #16]
 800bd42:	6165      	str	r5, [r4, #20]
 800bd44:	444e      	add	r6, r9
 800bd46:	eba5 0509 	sub.w	r5, r5, r9
 800bd4a:	6026      	str	r6, [r4, #0]
 800bd4c:	60a5      	str	r5, [r4, #8]
 800bd4e:	463e      	mov	r6, r7
 800bd50:	42be      	cmp	r6, r7
 800bd52:	d900      	bls.n	800bd56 <__ssputs_r+0x72>
 800bd54:	463e      	mov	r6, r7
 800bd56:	6820      	ldr	r0, [r4, #0]
 800bd58:	4632      	mov	r2, r6
 800bd5a:	4641      	mov	r1, r8
 800bd5c:	f000 f9c6 	bl	800c0ec <memmove>
 800bd60:	68a3      	ldr	r3, [r4, #8]
 800bd62:	1b9b      	subs	r3, r3, r6
 800bd64:	60a3      	str	r3, [r4, #8]
 800bd66:	6823      	ldr	r3, [r4, #0]
 800bd68:	4433      	add	r3, r6
 800bd6a:	6023      	str	r3, [r4, #0]
 800bd6c:	2000      	movs	r0, #0
 800bd6e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800bd72:	462a      	mov	r2, r5
 800bd74:	f000 fd7d 	bl	800c872 <_realloc_r>
 800bd78:	4606      	mov	r6, r0
 800bd7a:	2800      	cmp	r0, #0
 800bd7c:	d1e0      	bne.n	800bd40 <__ssputs_r+0x5c>
 800bd7e:	6921      	ldr	r1, [r4, #16]
 800bd80:	4650      	mov	r0, sl
 800bd82:	f7fe fb81 	bl	800a488 <_free_r>
 800bd86:	230c      	movs	r3, #12
 800bd88:	f8ca 3000 	str.w	r3, [sl]
 800bd8c:	89a3      	ldrh	r3, [r4, #12]
 800bd8e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800bd92:	81a3      	strh	r3, [r4, #12]
 800bd94:	f04f 30ff 	mov.w	r0, #4294967295
 800bd98:	e7e9      	b.n	800bd6e <__ssputs_r+0x8a>
	...

0800bd9c <_svfiprintf_r>:
 800bd9c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800bda0:	4698      	mov	r8, r3
 800bda2:	898b      	ldrh	r3, [r1, #12]
 800bda4:	061b      	lsls	r3, r3, #24
 800bda6:	b09d      	sub	sp, #116	@ 0x74
 800bda8:	4607      	mov	r7, r0
 800bdaa:	460d      	mov	r5, r1
 800bdac:	4614      	mov	r4, r2
 800bdae:	d510      	bpl.n	800bdd2 <_svfiprintf_r+0x36>
 800bdb0:	690b      	ldr	r3, [r1, #16]
 800bdb2:	b973      	cbnz	r3, 800bdd2 <_svfiprintf_r+0x36>
 800bdb4:	2140      	movs	r1, #64	@ 0x40
 800bdb6:	f7fe fbdb 	bl	800a570 <_malloc_r>
 800bdba:	6028      	str	r0, [r5, #0]
 800bdbc:	6128      	str	r0, [r5, #16]
 800bdbe:	b930      	cbnz	r0, 800bdce <_svfiprintf_r+0x32>
 800bdc0:	230c      	movs	r3, #12
 800bdc2:	603b      	str	r3, [r7, #0]
 800bdc4:	f04f 30ff 	mov.w	r0, #4294967295
 800bdc8:	b01d      	add	sp, #116	@ 0x74
 800bdca:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800bdce:	2340      	movs	r3, #64	@ 0x40
 800bdd0:	616b      	str	r3, [r5, #20]
 800bdd2:	2300      	movs	r3, #0
 800bdd4:	9309      	str	r3, [sp, #36]	@ 0x24
 800bdd6:	2320      	movs	r3, #32
 800bdd8:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800bddc:	f8cd 800c 	str.w	r8, [sp, #12]
 800bde0:	2330      	movs	r3, #48	@ 0x30
 800bde2:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 800bf80 <_svfiprintf_r+0x1e4>
 800bde6:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800bdea:	f04f 0901 	mov.w	r9, #1
 800bdee:	4623      	mov	r3, r4
 800bdf0:	469a      	mov	sl, r3
 800bdf2:	f813 2b01 	ldrb.w	r2, [r3], #1
 800bdf6:	b10a      	cbz	r2, 800bdfc <_svfiprintf_r+0x60>
 800bdf8:	2a25      	cmp	r2, #37	@ 0x25
 800bdfa:	d1f9      	bne.n	800bdf0 <_svfiprintf_r+0x54>
 800bdfc:	ebba 0b04 	subs.w	fp, sl, r4
 800be00:	d00b      	beq.n	800be1a <_svfiprintf_r+0x7e>
 800be02:	465b      	mov	r3, fp
 800be04:	4622      	mov	r2, r4
 800be06:	4629      	mov	r1, r5
 800be08:	4638      	mov	r0, r7
 800be0a:	f7ff ff6b 	bl	800bce4 <__ssputs_r>
 800be0e:	3001      	adds	r0, #1
 800be10:	f000 80a7 	beq.w	800bf62 <_svfiprintf_r+0x1c6>
 800be14:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800be16:	445a      	add	r2, fp
 800be18:	9209      	str	r2, [sp, #36]	@ 0x24
 800be1a:	f89a 3000 	ldrb.w	r3, [sl]
 800be1e:	2b00      	cmp	r3, #0
 800be20:	f000 809f 	beq.w	800bf62 <_svfiprintf_r+0x1c6>
 800be24:	2300      	movs	r3, #0
 800be26:	f04f 32ff 	mov.w	r2, #4294967295
 800be2a:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800be2e:	f10a 0a01 	add.w	sl, sl, #1
 800be32:	9304      	str	r3, [sp, #16]
 800be34:	9307      	str	r3, [sp, #28]
 800be36:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800be3a:	931a      	str	r3, [sp, #104]	@ 0x68
 800be3c:	4654      	mov	r4, sl
 800be3e:	2205      	movs	r2, #5
 800be40:	f814 1b01 	ldrb.w	r1, [r4], #1
 800be44:	484e      	ldr	r0, [pc, #312]	@ (800bf80 <_svfiprintf_r+0x1e4>)
 800be46:	f7f4 f9cb 	bl	80001e0 <memchr>
 800be4a:	9a04      	ldr	r2, [sp, #16]
 800be4c:	b9d8      	cbnz	r0, 800be86 <_svfiprintf_r+0xea>
 800be4e:	06d0      	lsls	r0, r2, #27
 800be50:	bf44      	itt	mi
 800be52:	2320      	movmi	r3, #32
 800be54:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800be58:	0711      	lsls	r1, r2, #28
 800be5a:	bf44      	itt	mi
 800be5c:	232b      	movmi	r3, #43	@ 0x2b
 800be5e:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800be62:	f89a 3000 	ldrb.w	r3, [sl]
 800be66:	2b2a      	cmp	r3, #42	@ 0x2a
 800be68:	d015      	beq.n	800be96 <_svfiprintf_r+0xfa>
 800be6a:	9a07      	ldr	r2, [sp, #28]
 800be6c:	4654      	mov	r4, sl
 800be6e:	2000      	movs	r0, #0
 800be70:	f04f 0c0a 	mov.w	ip, #10
 800be74:	4621      	mov	r1, r4
 800be76:	f811 3b01 	ldrb.w	r3, [r1], #1
 800be7a:	3b30      	subs	r3, #48	@ 0x30
 800be7c:	2b09      	cmp	r3, #9
 800be7e:	d94b      	bls.n	800bf18 <_svfiprintf_r+0x17c>
 800be80:	b1b0      	cbz	r0, 800beb0 <_svfiprintf_r+0x114>
 800be82:	9207      	str	r2, [sp, #28]
 800be84:	e014      	b.n	800beb0 <_svfiprintf_r+0x114>
 800be86:	eba0 0308 	sub.w	r3, r0, r8
 800be8a:	fa09 f303 	lsl.w	r3, r9, r3
 800be8e:	4313      	orrs	r3, r2
 800be90:	9304      	str	r3, [sp, #16]
 800be92:	46a2      	mov	sl, r4
 800be94:	e7d2      	b.n	800be3c <_svfiprintf_r+0xa0>
 800be96:	9b03      	ldr	r3, [sp, #12]
 800be98:	1d19      	adds	r1, r3, #4
 800be9a:	681b      	ldr	r3, [r3, #0]
 800be9c:	9103      	str	r1, [sp, #12]
 800be9e:	2b00      	cmp	r3, #0
 800bea0:	bfbb      	ittet	lt
 800bea2:	425b      	neglt	r3, r3
 800bea4:	f042 0202 	orrlt.w	r2, r2, #2
 800bea8:	9307      	strge	r3, [sp, #28]
 800beaa:	9307      	strlt	r3, [sp, #28]
 800beac:	bfb8      	it	lt
 800beae:	9204      	strlt	r2, [sp, #16]
 800beb0:	7823      	ldrb	r3, [r4, #0]
 800beb2:	2b2e      	cmp	r3, #46	@ 0x2e
 800beb4:	d10a      	bne.n	800becc <_svfiprintf_r+0x130>
 800beb6:	7863      	ldrb	r3, [r4, #1]
 800beb8:	2b2a      	cmp	r3, #42	@ 0x2a
 800beba:	d132      	bne.n	800bf22 <_svfiprintf_r+0x186>
 800bebc:	9b03      	ldr	r3, [sp, #12]
 800bebe:	1d1a      	adds	r2, r3, #4
 800bec0:	681b      	ldr	r3, [r3, #0]
 800bec2:	9203      	str	r2, [sp, #12]
 800bec4:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800bec8:	3402      	adds	r4, #2
 800beca:	9305      	str	r3, [sp, #20]
 800becc:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 800bf90 <_svfiprintf_r+0x1f4>
 800bed0:	7821      	ldrb	r1, [r4, #0]
 800bed2:	2203      	movs	r2, #3
 800bed4:	4650      	mov	r0, sl
 800bed6:	f7f4 f983 	bl	80001e0 <memchr>
 800beda:	b138      	cbz	r0, 800beec <_svfiprintf_r+0x150>
 800bedc:	9b04      	ldr	r3, [sp, #16]
 800bede:	eba0 000a 	sub.w	r0, r0, sl
 800bee2:	2240      	movs	r2, #64	@ 0x40
 800bee4:	4082      	lsls	r2, r0
 800bee6:	4313      	orrs	r3, r2
 800bee8:	3401      	adds	r4, #1
 800beea:	9304      	str	r3, [sp, #16]
 800beec:	f814 1b01 	ldrb.w	r1, [r4], #1
 800bef0:	4824      	ldr	r0, [pc, #144]	@ (800bf84 <_svfiprintf_r+0x1e8>)
 800bef2:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800bef6:	2206      	movs	r2, #6
 800bef8:	f7f4 f972 	bl	80001e0 <memchr>
 800befc:	2800      	cmp	r0, #0
 800befe:	d036      	beq.n	800bf6e <_svfiprintf_r+0x1d2>
 800bf00:	4b21      	ldr	r3, [pc, #132]	@ (800bf88 <_svfiprintf_r+0x1ec>)
 800bf02:	bb1b      	cbnz	r3, 800bf4c <_svfiprintf_r+0x1b0>
 800bf04:	9b03      	ldr	r3, [sp, #12]
 800bf06:	3307      	adds	r3, #7
 800bf08:	f023 0307 	bic.w	r3, r3, #7
 800bf0c:	3308      	adds	r3, #8
 800bf0e:	9303      	str	r3, [sp, #12]
 800bf10:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800bf12:	4433      	add	r3, r6
 800bf14:	9309      	str	r3, [sp, #36]	@ 0x24
 800bf16:	e76a      	b.n	800bdee <_svfiprintf_r+0x52>
 800bf18:	fb0c 3202 	mla	r2, ip, r2, r3
 800bf1c:	460c      	mov	r4, r1
 800bf1e:	2001      	movs	r0, #1
 800bf20:	e7a8      	b.n	800be74 <_svfiprintf_r+0xd8>
 800bf22:	2300      	movs	r3, #0
 800bf24:	3401      	adds	r4, #1
 800bf26:	9305      	str	r3, [sp, #20]
 800bf28:	4619      	mov	r1, r3
 800bf2a:	f04f 0c0a 	mov.w	ip, #10
 800bf2e:	4620      	mov	r0, r4
 800bf30:	f810 2b01 	ldrb.w	r2, [r0], #1
 800bf34:	3a30      	subs	r2, #48	@ 0x30
 800bf36:	2a09      	cmp	r2, #9
 800bf38:	d903      	bls.n	800bf42 <_svfiprintf_r+0x1a6>
 800bf3a:	2b00      	cmp	r3, #0
 800bf3c:	d0c6      	beq.n	800becc <_svfiprintf_r+0x130>
 800bf3e:	9105      	str	r1, [sp, #20]
 800bf40:	e7c4      	b.n	800becc <_svfiprintf_r+0x130>
 800bf42:	fb0c 2101 	mla	r1, ip, r1, r2
 800bf46:	4604      	mov	r4, r0
 800bf48:	2301      	movs	r3, #1
 800bf4a:	e7f0      	b.n	800bf2e <_svfiprintf_r+0x192>
 800bf4c:	ab03      	add	r3, sp, #12
 800bf4e:	9300      	str	r3, [sp, #0]
 800bf50:	462a      	mov	r2, r5
 800bf52:	4b0e      	ldr	r3, [pc, #56]	@ (800bf8c <_svfiprintf_r+0x1f0>)
 800bf54:	a904      	add	r1, sp, #16
 800bf56:	4638      	mov	r0, r7
 800bf58:	f7fc fc86 	bl	8008868 <_printf_float>
 800bf5c:	1c42      	adds	r2, r0, #1
 800bf5e:	4606      	mov	r6, r0
 800bf60:	d1d6      	bne.n	800bf10 <_svfiprintf_r+0x174>
 800bf62:	89ab      	ldrh	r3, [r5, #12]
 800bf64:	065b      	lsls	r3, r3, #25
 800bf66:	f53f af2d 	bmi.w	800bdc4 <_svfiprintf_r+0x28>
 800bf6a:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800bf6c:	e72c      	b.n	800bdc8 <_svfiprintf_r+0x2c>
 800bf6e:	ab03      	add	r3, sp, #12
 800bf70:	9300      	str	r3, [sp, #0]
 800bf72:	462a      	mov	r2, r5
 800bf74:	4b05      	ldr	r3, [pc, #20]	@ (800bf8c <_svfiprintf_r+0x1f0>)
 800bf76:	a904      	add	r1, sp, #16
 800bf78:	4638      	mov	r0, r7
 800bf7a:	f7fc ff0d 	bl	8008d98 <_printf_i>
 800bf7e:	e7ed      	b.n	800bf5c <_svfiprintf_r+0x1c0>
 800bf80:	0800da11 	.word	0x0800da11
 800bf84:	0800da1b 	.word	0x0800da1b
 800bf88:	08008869 	.word	0x08008869
 800bf8c:	0800bce5 	.word	0x0800bce5
 800bf90:	0800da17 	.word	0x0800da17

0800bf94 <__sflush_r>:
 800bf94:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800bf98:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800bf9c:	0716      	lsls	r6, r2, #28
 800bf9e:	4605      	mov	r5, r0
 800bfa0:	460c      	mov	r4, r1
 800bfa2:	d454      	bmi.n	800c04e <__sflush_r+0xba>
 800bfa4:	684b      	ldr	r3, [r1, #4]
 800bfa6:	2b00      	cmp	r3, #0
 800bfa8:	dc02      	bgt.n	800bfb0 <__sflush_r+0x1c>
 800bfaa:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 800bfac:	2b00      	cmp	r3, #0
 800bfae:	dd48      	ble.n	800c042 <__sflush_r+0xae>
 800bfb0:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800bfb2:	2e00      	cmp	r6, #0
 800bfb4:	d045      	beq.n	800c042 <__sflush_r+0xae>
 800bfb6:	2300      	movs	r3, #0
 800bfb8:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 800bfbc:	682f      	ldr	r7, [r5, #0]
 800bfbe:	6a21      	ldr	r1, [r4, #32]
 800bfc0:	602b      	str	r3, [r5, #0]
 800bfc2:	d030      	beq.n	800c026 <__sflush_r+0x92>
 800bfc4:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 800bfc6:	89a3      	ldrh	r3, [r4, #12]
 800bfc8:	0759      	lsls	r1, r3, #29
 800bfca:	d505      	bpl.n	800bfd8 <__sflush_r+0x44>
 800bfcc:	6863      	ldr	r3, [r4, #4]
 800bfce:	1ad2      	subs	r2, r2, r3
 800bfd0:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 800bfd2:	b10b      	cbz	r3, 800bfd8 <__sflush_r+0x44>
 800bfd4:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 800bfd6:	1ad2      	subs	r2, r2, r3
 800bfd8:	2300      	movs	r3, #0
 800bfda:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800bfdc:	6a21      	ldr	r1, [r4, #32]
 800bfde:	4628      	mov	r0, r5
 800bfe0:	47b0      	blx	r6
 800bfe2:	1c43      	adds	r3, r0, #1
 800bfe4:	89a3      	ldrh	r3, [r4, #12]
 800bfe6:	d106      	bne.n	800bff6 <__sflush_r+0x62>
 800bfe8:	6829      	ldr	r1, [r5, #0]
 800bfea:	291d      	cmp	r1, #29
 800bfec:	d82b      	bhi.n	800c046 <__sflush_r+0xb2>
 800bfee:	4a2a      	ldr	r2, [pc, #168]	@ (800c098 <__sflush_r+0x104>)
 800bff0:	40ca      	lsrs	r2, r1
 800bff2:	07d6      	lsls	r6, r2, #31
 800bff4:	d527      	bpl.n	800c046 <__sflush_r+0xb2>
 800bff6:	2200      	movs	r2, #0
 800bff8:	6062      	str	r2, [r4, #4]
 800bffa:	04d9      	lsls	r1, r3, #19
 800bffc:	6922      	ldr	r2, [r4, #16]
 800bffe:	6022      	str	r2, [r4, #0]
 800c000:	d504      	bpl.n	800c00c <__sflush_r+0x78>
 800c002:	1c42      	adds	r2, r0, #1
 800c004:	d101      	bne.n	800c00a <__sflush_r+0x76>
 800c006:	682b      	ldr	r3, [r5, #0]
 800c008:	b903      	cbnz	r3, 800c00c <__sflush_r+0x78>
 800c00a:	6560      	str	r0, [r4, #84]	@ 0x54
 800c00c:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800c00e:	602f      	str	r7, [r5, #0]
 800c010:	b1b9      	cbz	r1, 800c042 <__sflush_r+0xae>
 800c012:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800c016:	4299      	cmp	r1, r3
 800c018:	d002      	beq.n	800c020 <__sflush_r+0x8c>
 800c01a:	4628      	mov	r0, r5
 800c01c:	f7fe fa34 	bl	800a488 <_free_r>
 800c020:	2300      	movs	r3, #0
 800c022:	6363      	str	r3, [r4, #52]	@ 0x34
 800c024:	e00d      	b.n	800c042 <__sflush_r+0xae>
 800c026:	2301      	movs	r3, #1
 800c028:	4628      	mov	r0, r5
 800c02a:	47b0      	blx	r6
 800c02c:	4602      	mov	r2, r0
 800c02e:	1c50      	adds	r0, r2, #1
 800c030:	d1c9      	bne.n	800bfc6 <__sflush_r+0x32>
 800c032:	682b      	ldr	r3, [r5, #0]
 800c034:	2b00      	cmp	r3, #0
 800c036:	d0c6      	beq.n	800bfc6 <__sflush_r+0x32>
 800c038:	2b1d      	cmp	r3, #29
 800c03a:	d001      	beq.n	800c040 <__sflush_r+0xac>
 800c03c:	2b16      	cmp	r3, #22
 800c03e:	d11e      	bne.n	800c07e <__sflush_r+0xea>
 800c040:	602f      	str	r7, [r5, #0]
 800c042:	2000      	movs	r0, #0
 800c044:	e022      	b.n	800c08c <__sflush_r+0xf8>
 800c046:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800c04a:	b21b      	sxth	r3, r3
 800c04c:	e01b      	b.n	800c086 <__sflush_r+0xf2>
 800c04e:	690f      	ldr	r7, [r1, #16]
 800c050:	2f00      	cmp	r7, #0
 800c052:	d0f6      	beq.n	800c042 <__sflush_r+0xae>
 800c054:	0793      	lsls	r3, r2, #30
 800c056:	680e      	ldr	r6, [r1, #0]
 800c058:	bf08      	it	eq
 800c05a:	694b      	ldreq	r3, [r1, #20]
 800c05c:	600f      	str	r7, [r1, #0]
 800c05e:	bf18      	it	ne
 800c060:	2300      	movne	r3, #0
 800c062:	eba6 0807 	sub.w	r8, r6, r7
 800c066:	608b      	str	r3, [r1, #8]
 800c068:	f1b8 0f00 	cmp.w	r8, #0
 800c06c:	dde9      	ble.n	800c042 <__sflush_r+0xae>
 800c06e:	6a21      	ldr	r1, [r4, #32]
 800c070:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 800c072:	4643      	mov	r3, r8
 800c074:	463a      	mov	r2, r7
 800c076:	4628      	mov	r0, r5
 800c078:	47b0      	blx	r6
 800c07a:	2800      	cmp	r0, #0
 800c07c:	dc08      	bgt.n	800c090 <__sflush_r+0xfc>
 800c07e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800c082:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800c086:	81a3      	strh	r3, [r4, #12]
 800c088:	f04f 30ff 	mov.w	r0, #4294967295
 800c08c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800c090:	4407      	add	r7, r0
 800c092:	eba8 0800 	sub.w	r8, r8, r0
 800c096:	e7e7      	b.n	800c068 <__sflush_r+0xd4>
 800c098:	20400001 	.word	0x20400001

0800c09c <_fflush_r>:
 800c09c:	b538      	push	{r3, r4, r5, lr}
 800c09e:	690b      	ldr	r3, [r1, #16]
 800c0a0:	4605      	mov	r5, r0
 800c0a2:	460c      	mov	r4, r1
 800c0a4:	b913      	cbnz	r3, 800c0ac <_fflush_r+0x10>
 800c0a6:	2500      	movs	r5, #0
 800c0a8:	4628      	mov	r0, r5
 800c0aa:	bd38      	pop	{r3, r4, r5, pc}
 800c0ac:	b118      	cbz	r0, 800c0b6 <_fflush_r+0x1a>
 800c0ae:	6a03      	ldr	r3, [r0, #32]
 800c0b0:	b90b      	cbnz	r3, 800c0b6 <_fflush_r+0x1a>
 800c0b2:	f7fd fa29 	bl	8009508 <__sinit>
 800c0b6:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800c0ba:	2b00      	cmp	r3, #0
 800c0bc:	d0f3      	beq.n	800c0a6 <_fflush_r+0xa>
 800c0be:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 800c0c0:	07d0      	lsls	r0, r2, #31
 800c0c2:	d404      	bmi.n	800c0ce <_fflush_r+0x32>
 800c0c4:	0599      	lsls	r1, r3, #22
 800c0c6:	d402      	bmi.n	800c0ce <_fflush_r+0x32>
 800c0c8:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800c0ca:	f7fd fb6c 	bl	80097a6 <__retarget_lock_acquire_recursive>
 800c0ce:	4628      	mov	r0, r5
 800c0d0:	4621      	mov	r1, r4
 800c0d2:	f7ff ff5f 	bl	800bf94 <__sflush_r>
 800c0d6:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800c0d8:	07da      	lsls	r2, r3, #31
 800c0da:	4605      	mov	r5, r0
 800c0dc:	d4e4      	bmi.n	800c0a8 <_fflush_r+0xc>
 800c0de:	89a3      	ldrh	r3, [r4, #12]
 800c0e0:	059b      	lsls	r3, r3, #22
 800c0e2:	d4e1      	bmi.n	800c0a8 <_fflush_r+0xc>
 800c0e4:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800c0e6:	f7fd fb5f 	bl	80097a8 <__retarget_lock_release_recursive>
 800c0ea:	e7dd      	b.n	800c0a8 <_fflush_r+0xc>

0800c0ec <memmove>:
 800c0ec:	4288      	cmp	r0, r1
 800c0ee:	b510      	push	{r4, lr}
 800c0f0:	eb01 0402 	add.w	r4, r1, r2
 800c0f4:	d902      	bls.n	800c0fc <memmove+0x10>
 800c0f6:	4284      	cmp	r4, r0
 800c0f8:	4623      	mov	r3, r4
 800c0fa:	d807      	bhi.n	800c10c <memmove+0x20>
 800c0fc:	1e43      	subs	r3, r0, #1
 800c0fe:	42a1      	cmp	r1, r4
 800c100:	d008      	beq.n	800c114 <memmove+0x28>
 800c102:	f811 2b01 	ldrb.w	r2, [r1], #1
 800c106:	f803 2f01 	strb.w	r2, [r3, #1]!
 800c10a:	e7f8      	b.n	800c0fe <memmove+0x12>
 800c10c:	4402      	add	r2, r0
 800c10e:	4601      	mov	r1, r0
 800c110:	428a      	cmp	r2, r1
 800c112:	d100      	bne.n	800c116 <memmove+0x2a>
 800c114:	bd10      	pop	{r4, pc}
 800c116:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800c11a:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800c11e:	e7f7      	b.n	800c110 <memmove+0x24>

0800c120 <strncmp>:
 800c120:	b510      	push	{r4, lr}
 800c122:	b16a      	cbz	r2, 800c140 <strncmp+0x20>
 800c124:	3901      	subs	r1, #1
 800c126:	1884      	adds	r4, r0, r2
 800c128:	f810 2b01 	ldrb.w	r2, [r0], #1
 800c12c:	f811 3f01 	ldrb.w	r3, [r1, #1]!
 800c130:	429a      	cmp	r2, r3
 800c132:	d103      	bne.n	800c13c <strncmp+0x1c>
 800c134:	42a0      	cmp	r0, r4
 800c136:	d001      	beq.n	800c13c <strncmp+0x1c>
 800c138:	2a00      	cmp	r2, #0
 800c13a:	d1f5      	bne.n	800c128 <strncmp+0x8>
 800c13c:	1ad0      	subs	r0, r2, r3
 800c13e:	bd10      	pop	{r4, pc}
 800c140:	4610      	mov	r0, r2
 800c142:	e7fc      	b.n	800c13e <strncmp+0x1e>

0800c144 <_sbrk_r>:
 800c144:	b538      	push	{r3, r4, r5, lr}
 800c146:	4d06      	ldr	r5, [pc, #24]	@ (800c160 <_sbrk_r+0x1c>)
 800c148:	2300      	movs	r3, #0
 800c14a:	4604      	mov	r4, r0
 800c14c:	4608      	mov	r0, r1
 800c14e:	602b      	str	r3, [r5, #0]
 800c150:	f7f6 febe 	bl	8002ed0 <_sbrk>
 800c154:	1c43      	adds	r3, r0, #1
 800c156:	d102      	bne.n	800c15e <_sbrk_r+0x1a>
 800c158:	682b      	ldr	r3, [r5, #0]
 800c15a:	b103      	cbz	r3, 800c15e <_sbrk_r+0x1a>
 800c15c:	6023      	str	r3, [r4, #0]
 800c15e:	bd38      	pop	{r3, r4, r5, pc}
 800c160:	20000c24 	.word	0x20000c24
 800c164:	00000000 	.word	0x00000000

0800c168 <nan>:
 800c168:	ed9f 0b01 	vldr	d0, [pc, #4]	@ 800c170 <nan+0x8>
 800c16c:	4770      	bx	lr
 800c16e:	bf00      	nop
 800c170:	00000000 	.word	0x00000000
 800c174:	7ff80000 	.word	0x7ff80000

0800c178 <__assert_func>:
 800c178:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800c17a:	4614      	mov	r4, r2
 800c17c:	461a      	mov	r2, r3
 800c17e:	4b09      	ldr	r3, [pc, #36]	@ (800c1a4 <__assert_func+0x2c>)
 800c180:	681b      	ldr	r3, [r3, #0]
 800c182:	4605      	mov	r5, r0
 800c184:	68d8      	ldr	r0, [r3, #12]
 800c186:	b14c      	cbz	r4, 800c19c <__assert_func+0x24>
 800c188:	4b07      	ldr	r3, [pc, #28]	@ (800c1a8 <__assert_func+0x30>)
 800c18a:	9100      	str	r1, [sp, #0]
 800c18c:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800c190:	4906      	ldr	r1, [pc, #24]	@ (800c1ac <__assert_func+0x34>)
 800c192:	462b      	mov	r3, r5
 800c194:	f000 fba8 	bl	800c8e8 <fiprintf>
 800c198:	f000 fbb8 	bl	800c90c <abort>
 800c19c:	4b04      	ldr	r3, [pc, #16]	@ (800c1b0 <__assert_func+0x38>)
 800c19e:	461c      	mov	r4, r3
 800c1a0:	e7f3      	b.n	800c18a <__assert_func+0x12>
 800c1a2:	bf00      	nop
 800c1a4:	2000009c 	.word	0x2000009c
 800c1a8:	0800da2a 	.word	0x0800da2a
 800c1ac:	0800da37 	.word	0x0800da37
 800c1b0:	0800da65 	.word	0x0800da65

0800c1b4 <_calloc_r>:
 800c1b4:	b570      	push	{r4, r5, r6, lr}
 800c1b6:	fba1 5402 	umull	r5, r4, r1, r2
 800c1ba:	b934      	cbnz	r4, 800c1ca <_calloc_r+0x16>
 800c1bc:	4629      	mov	r1, r5
 800c1be:	f7fe f9d7 	bl	800a570 <_malloc_r>
 800c1c2:	4606      	mov	r6, r0
 800c1c4:	b928      	cbnz	r0, 800c1d2 <_calloc_r+0x1e>
 800c1c6:	4630      	mov	r0, r6
 800c1c8:	bd70      	pop	{r4, r5, r6, pc}
 800c1ca:	220c      	movs	r2, #12
 800c1cc:	6002      	str	r2, [r0, #0]
 800c1ce:	2600      	movs	r6, #0
 800c1d0:	e7f9      	b.n	800c1c6 <_calloc_r+0x12>
 800c1d2:	462a      	mov	r2, r5
 800c1d4:	4621      	mov	r1, r4
 800c1d6:	f7fd fa68 	bl	80096aa <memset>
 800c1da:	e7f4      	b.n	800c1c6 <_calloc_r+0x12>

0800c1dc <rshift>:
 800c1dc:	6903      	ldr	r3, [r0, #16]
 800c1de:	ebb3 1f61 	cmp.w	r3, r1, asr #5
 800c1e2:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800c1e6:	ea4f 1261 	mov.w	r2, r1, asr #5
 800c1ea:	f100 0414 	add.w	r4, r0, #20
 800c1ee:	dd45      	ble.n	800c27c <rshift+0xa0>
 800c1f0:	f011 011f 	ands.w	r1, r1, #31
 800c1f4:	eb04 0683 	add.w	r6, r4, r3, lsl #2
 800c1f8:	eb04 0582 	add.w	r5, r4, r2, lsl #2
 800c1fc:	d10c      	bne.n	800c218 <rshift+0x3c>
 800c1fe:	f100 0710 	add.w	r7, r0, #16
 800c202:	4629      	mov	r1, r5
 800c204:	42b1      	cmp	r1, r6
 800c206:	d334      	bcc.n	800c272 <rshift+0x96>
 800c208:	1a9b      	subs	r3, r3, r2
 800c20a:	009b      	lsls	r3, r3, #2
 800c20c:	1eea      	subs	r2, r5, #3
 800c20e:	4296      	cmp	r6, r2
 800c210:	bf38      	it	cc
 800c212:	2300      	movcc	r3, #0
 800c214:	4423      	add	r3, r4
 800c216:	e015      	b.n	800c244 <rshift+0x68>
 800c218:	f854 7022 	ldr.w	r7, [r4, r2, lsl #2]
 800c21c:	f1c1 0820 	rsb	r8, r1, #32
 800c220:	40cf      	lsrs	r7, r1
 800c222:	f105 0e04 	add.w	lr, r5, #4
 800c226:	46a1      	mov	r9, r4
 800c228:	4576      	cmp	r6, lr
 800c22a:	46f4      	mov	ip, lr
 800c22c:	d815      	bhi.n	800c25a <rshift+0x7e>
 800c22e:	1a9a      	subs	r2, r3, r2
 800c230:	0092      	lsls	r2, r2, #2
 800c232:	3a04      	subs	r2, #4
 800c234:	3501      	adds	r5, #1
 800c236:	42ae      	cmp	r6, r5
 800c238:	bf38      	it	cc
 800c23a:	2200      	movcc	r2, #0
 800c23c:	18a3      	adds	r3, r4, r2
 800c23e:	50a7      	str	r7, [r4, r2]
 800c240:	b107      	cbz	r7, 800c244 <rshift+0x68>
 800c242:	3304      	adds	r3, #4
 800c244:	1b1a      	subs	r2, r3, r4
 800c246:	42a3      	cmp	r3, r4
 800c248:	ea4f 02a2 	mov.w	r2, r2, asr #2
 800c24c:	bf08      	it	eq
 800c24e:	2300      	moveq	r3, #0
 800c250:	6102      	str	r2, [r0, #16]
 800c252:	bf08      	it	eq
 800c254:	6143      	streq	r3, [r0, #20]
 800c256:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800c25a:	f8dc c000 	ldr.w	ip, [ip]
 800c25e:	fa0c fc08 	lsl.w	ip, ip, r8
 800c262:	ea4c 0707 	orr.w	r7, ip, r7
 800c266:	f849 7b04 	str.w	r7, [r9], #4
 800c26a:	f85e 7b04 	ldr.w	r7, [lr], #4
 800c26e:	40cf      	lsrs	r7, r1
 800c270:	e7da      	b.n	800c228 <rshift+0x4c>
 800c272:	f851 cb04 	ldr.w	ip, [r1], #4
 800c276:	f847 cf04 	str.w	ip, [r7, #4]!
 800c27a:	e7c3      	b.n	800c204 <rshift+0x28>
 800c27c:	4623      	mov	r3, r4
 800c27e:	e7e1      	b.n	800c244 <rshift+0x68>

0800c280 <__hexdig_fun>:
 800c280:	f1a0 0330 	sub.w	r3, r0, #48	@ 0x30
 800c284:	2b09      	cmp	r3, #9
 800c286:	d802      	bhi.n	800c28e <__hexdig_fun+0xe>
 800c288:	3820      	subs	r0, #32
 800c28a:	b2c0      	uxtb	r0, r0
 800c28c:	4770      	bx	lr
 800c28e:	f1a0 0361 	sub.w	r3, r0, #97	@ 0x61
 800c292:	2b05      	cmp	r3, #5
 800c294:	d801      	bhi.n	800c29a <__hexdig_fun+0x1a>
 800c296:	3847      	subs	r0, #71	@ 0x47
 800c298:	e7f7      	b.n	800c28a <__hexdig_fun+0xa>
 800c29a:	f1a0 0341 	sub.w	r3, r0, #65	@ 0x41
 800c29e:	2b05      	cmp	r3, #5
 800c2a0:	d801      	bhi.n	800c2a6 <__hexdig_fun+0x26>
 800c2a2:	3827      	subs	r0, #39	@ 0x27
 800c2a4:	e7f1      	b.n	800c28a <__hexdig_fun+0xa>
 800c2a6:	2000      	movs	r0, #0
 800c2a8:	4770      	bx	lr
	...

0800c2ac <__gethex>:
 800c2ac:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c2b0:	b085      	sub	sp, #20
 800c2b2:	468a      	mov	sl, r1
 800c2b4:	9302      	str	r3, [sp, #8]
 800c2b6:	680b      	ldr	r3, [r1, #0]
 800c2b8:	9001      	str	r0, [sp, #4]
 800c2ba:	4690      	mov	r8, r2
 800c2bc:	1c9c      	adds	r4, r3, #2
 800c2be:	46a1      	mov	r9, r4
 800c2c0:	f814 0b01 	ldrb.w	r0, [r4], #1
 800c2c4:	2830      	cmp	r0, #48	@ 0x30
 800c2c6:	d0fa      	beq.n	800c2be <__gethex+0x12>
 800c2c8:	eba9 0303 	sub.w	r3, r9, r3
 800c2cc:	f1a3 0b02 	sub.w	fp, r3, #2
 800c2d0:	f7ff ffd6 	bl	800c280 <__hexdig_fun>
 800c2d4:	4605      	mov	r5, r0
 800c2d6:	2800      	cmp	r0, #0
 800c2d8:	d168      	bne.n	800c3ac <__gethex+0x100>
 800c2da:	49a0      	ldr	r1, [pc, #640]	@ (800c55c <__gethex+0x2b0>)
 800c2dc:	2201      	movs	r2, #1
 800c2de:	4648      	mov	r0, r9
 800c2e0:	f7ff ff1e 	bl	800c120 <strncmp>
 800c2e4:	4607      	mov	r7, r0
 800c2e6:	2800      	cmp	r0, #0
 800c2e8:	d167      	bne.n	800c3ba <__gethex+0x10e>
 800c2ea:	f899 0001 	ldrb.w	r0, [r9, #1]
 800c2ee:	4626      	mov	r6, r4
 800c2f0:	f7ff ffc6 	bl	800c280 <__hexdig_fun>
 800c2f4:	2800      	cmp	r0, #0
 800c2f6:	d062      	beq.n	800c3be <__gethex+0x112>
 800c2f8:	4623      	mov	r3, r4
 800c2fa:	7818      	ldrb	r0, [r3, #0]
 800c2fc:	2830      	cmp	r0, #48	@ 0x30
 800c2fe:	4699      	mov	r9, r3
 800c300:	f103 0301 	add.w	r3, r3, #1
 800c304:	d0f9      	beq.n	800c2fa <__gethex+0x4e>
 800c306:	f7ff ffbb 	bl	800c280 <__hexdig_fun>
 800c30a:	fab0 f580 	clz	r5, r0
 800c30e:	096d      	lsrs	r5, r5, #5
 800c310:	f04f 0b01 	mov.w	fp, #1
 800c314:	464a      	mov	r2, r9
 800c316:	4616      	mov	r6, r2
 800c318:	3201      	adds	r2, #1
 800c31a:	7830      	ldrb	r0, [r6, #0]
 800c31c:	f7ff ffb0 	bl	800c280 <__hexdig_fun>
 800c320:	2800      	cmp	r0, #0
 800c322:	d1f8      	bne.n	800c316 <__gethex+0x6a>
 800c324:	498d      	ldr	r1, [pc, #564]	@ (800c55c <__gethex+0x2b0>)
 800c326:	2201      	movs	r2, #1
 800c328:	4630      	mov	r0, r6
 800c32a:	f7ff fef9 	bl	800c120 <strncmp>
 800c32e:	2800      	cmp	r0, #0
 800c330:	d13f      	bne.n	800c3b2 <__gethex+0x106>
 800c332:	b944      	cbnz	r4, 800c346 <__gethex+0x9a>
 800c334:	1c74      	adds	r4, r6, #1
 800c336:	4622      	mov	r2, r4
 800c338:	4616      	mov	r6, r2
 800c33a:	3201      	adds	r2, #1
 800c33c:	7830      	ldrb	r0, [r6, #0]
 800c33e:	f7ff ff9f 	bl	800c280 <__hexdig_fun>
 800c342:	2800      	cmp	r0, #0
 800c344:	d1f8      	bne.n	800c338 <__gethex+0x8c>
 800c346:	1ba4      	subs	r4, r4, r6
 800c348:	00a7      	lsls	r7, r4, #2
 800c34a:	7833      	ldrb	r3, [r6, #0]
 800c34c:	f003 03df 	and.w	r3, r3, #223	@ 0xdf
 800c350:	2b50      	cmp	r3, #80	@ 0x50
 800c352:	d13e      	bne.n	800c3d2 <__gethex+0x126>
 800c354:	7873      	ldrb	r3, [r6, #1]
 800c356:	2b2b      	cmp	r3, #43	@ 0x2b
 800c358:	d033      	beq.n	800c3c2 <__gethex+0x116>
 800c35a:	2b2d      	cmp	r3, #45	@ 0x2d
 800c35c:	d034      	beq.n	800c3c8 <__gethex+0x11c>
 800c35e:	1c71      	adds	r1, r6, #1
 800c360:	2400      	movs	r4, #0
 800c362:	7808      	ldrb	r0, [r1, #0]
 800c364:	f7ff ff8c 	bl	800c280 <__hexdig_fun>
 800c368:	1e43      	subs	r3, r0, #1
 800c36a:	b2db      	uxtb	r3, r3
 800c36c:	2b18      	cmp	r3, #24
 800c36e:	d830      	bhi.n	800c3d2 <__gethex+0x126>
 800c370:	f1a0 0210 	sub.w	r2, r0, #16
 800c374:	f811 0f01 	ldrb.w	r0, [r1, #1]!
 800c378:	f7ff ff82 	bl	800c280 <__hexdig_fun>
 800c37c:	f100 3cff 	add.w	ip, r0, #4294967295
 800c380:	fa5f fc8c 	uxtb.w	ip, ip
 800c384:	f1bc 0f18 	cmp.w	ip, #24
 800c388:	f04f 030a 	mov.w	r3, #10
 800c38c:	d91e      	bls.n	800c3cc <__gethex+0x120>
 800c38e:	b104      	cbz	r4, 800c392 <__gethex+0xe6>
 800c390:	4252      	negs	r2, r2
 800c392:	4417      	add	r7, r2
 800c394:	f8ca 1000 	str.w	r1, [sl]
 800c398:	b1ed      	cbz	r5, 800c3d6 <__gethex+0x12a>
 800c39a:	f1bb 0f00 	cmp.w	fp, #0
 800c39e:	bf0c      	ite	eq
 800c3a0:	2506      	moveq	r5, #6
 800c3a2:	2500      	movne	r5, #0
 800c3a4:	4628      	mov	r0, r5
 800c3a6:	b005      	add	sp, #20
 800c3a8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c3ac:	2500      	movs	r5, #0
 800c3ae:	462c      	mov	r4, r5
 800c3b0:	e7b0      	b.n	800c314 <__gethex+0x68>
 800c3b2:	2c00      	cmp	r4, #0
 800c3b4:	d1c7      	bne.n	800c346 <__gethex+0x9a>
 800c3b6:	4627      	mov	r7, r4
 800c3b8:	e7c7      	b.n	800c34a <__gethex+0x9e>
 800c3ba:	464e      	mov	r6, r9
 800c3bc:	462f      	mov	r7, r5
 800c3be:	2501      	movs	r5, #1
 800c3c0:	e7c3      	b.n	800c34a <__gethex+0x9e>
 800c3c2:	2400      	movs	r4, #0
 800c3c4:	1cb1      	adds	r1, r6, #2
 800c3c6:	e7cc      	b.n	800c362 <__gethex+0xb6>
 800c3c8:	2401      	movs	r4, #1
 800c3ca:	e7fb      	b.n	800c3c4 <__gethex+0x118>
 800c3cc:	fb03 0002 	mla	r0, r3, r2, r0
 800c3d0:	e7ce      	b.n	800c370 <__gethex+0xc4>
 800c3d2:	4631      	mov	r1, r6
 800c3d4:	e7de      	b.n	800c394 <__gethex+0xe8>
 800c3d6:	eba6 0309 	sub.w	r3, r6, r9
 800c3da:	3b01      	subs	r3, #1
 800c3dc:	4629      	mov	r1, r5
 800c3de:	2b07      	cmp	r3, #7
 800c3e0:	dc0a      	bgt.n	800c3f8 <__gethex+0x14c>
 800c3e2:	9801      	ldr	r0, [sp, #4]
 800c3e4:	f7fe f950 	bl	800a688 <_Balloc>
 800c3e8:	4604      	mov	r4, r0
 800c3ea:	b940      	cbnz	r0, 800c3fe <__gethex+0x152>
 800c3ec:	4b5c      	ldr	r3, [pc, #368]	@ (800c560 <__gethex+0x2b4>)
 800c3ee:	4602      	mov	r2, r0
 800c3f0:	21e4      	movs	r1, #228	@ 0xe4
 800c3f2:	485c      	ldr	r0, [pc, #368]	@ (800c564 <__gethex+0x2b8>)
 800c3f4:	f7ff fec0 	bl	800c178 <__assert_func>
 800c3f8:	3101      	adds	r1, #1
 800c3fa:	105b      	asrs	r3, r3, #1
 800c3fc:	e7ef      	b.n	800c3de <__gethex+0x132>
 800c3fe:	f100 0a14 	add.w	sl, r0, #20
 800c402:	2300      	movs	r3, #0
 800c404:	4655      	mov	r5, sl
 800c406:	469b      	mov	fp, r3
 800c408:	45b1      	cmp	r9, r6
 800c40a:	d337      	bcc.n	800c47c <__gethex+0x1d0>
 800c40c:	f845 bb04 	str.w	fp, [r5], #4
 800c410:	eba5 050a 	sub.w	r5, r5, sl
 800c414:	10ad      	asrs	r5, r5, #2
 800c416:	6125      	str	r5, [r4, #16]
 800c418:	4658      	mov	r0, fp
 800c41a:	f7fe fa27 	bl	800a86c <__hi0bits>
 800c41e:	016d      	lsls	r5, r5, #5
 800c420:	f8d8 6000 	ldr.w	r6, [r8]
 800c424:	1a2d      	subs	r5, r5, r0
 800c426:	42b5      	cmp	r5, r6
 800c428:	dd54      	ble.n	800c4d4 <__gethex+0x228>
 800c42a:	1bad      	subs	r5, r5, r6
 800c42c:	4629      	mov	r1, r5
 800c42e:	4620      	mov	r0, r4
 800c430:	f7fe fdb3 	bl	800af9a <__any_on>
 800c434:	4681      	mov	r9, r0
 800c436:	b178      	cbz	r0, 800c458 <__gethex+0x1ac>
 800c438:	1e6b      	subs	r3, r5, #1
 800c43a:	1159      	asrs	r1, r3, #5
 800c43c:	f003 021f 	and.w	r2, r3, #31
 800c440:	f85a 1021 	ldr.w	r1, [sl, r1, lsl #2]
 800c444:	f04f 0901 	mov.w	r9, #1
 800c448:	fa09 f202 	lsl.w	r2, r9, r2
 800c44c:	420a      	tst	r2, r1
 800c44e:	d003      	beq.n	800c458 <__gethex+0x1ac>
 800c450:	454b      	cmp	r3, r9
 800c452:	dc36      	bgt.n	800c4c2 <__gethex+0x216>
 800c454:	f04f 0902 	mov.w	r9, #2
 800c458:	4629      	mov	r1, r5
 800c45a:	4620      	mov	r0, r4
 800c45c:	f7ff febe 	bl	800c1dc <rshift>
 800c460:	442f      	add	r7, r5
 800c462:	f8d8 3008 	ldr.w	r3, [r8, #8]
 800c466:	42bb      	cmp	r3, r7
 800c468:	da42      	bge.n	800c4f0 <__gethex+0x244>
 800c46a:	9801      	ldr	r0, [sp, #4]
 800c46c:	4621      	mov	r1, r4
 800c46e:	f7fe f94b 	bl	800a708 <_Bfree>
 800c472:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800c474:	2300      	movs	r3, #0
 800c476:	6013      	str	r3, [r2, #0]
 800c478:	25a3      	movs	r5, #163	@ 0xa3
 800c47a:	e793      	b.n	800c3a4 <__gethex+0xf8>
 800c47c:	f816 2d01 	ldrb.w	r2, [r6, #-1]!
 800c480:	2a2e      	cmp	r2, #46	@ 0x2e
 800c482:	d012      	beq.n	800c4aa <__gethex+0x1fe>
 800c484:	2b20      	cmp	r3, #32
 800c486:	d104      	bne.n	800c492 <__gethex+0x1e6>
 800c488:	f845 bb04 	str.w	fp, [r5], #4
 800c48c:	f04f 0b00 	mov.w	fp, #0
 800c490:	465b      	mov	r3, fp
 800c492:	7830      	ldrb	r0, [r6, #0]
 800c494:	9303      	str	r3, [sp, #12]
 800c496:	f7ff fef3 	bl	800c280 <__hexdig_fun>
 800c49a:	9b03      	ldr	r3, [sp, #12]
 800c49c:	f000 000f 	and.w	r0, r0, #15
 800c4a0:	4098      	lsls	r0, r3
 800c4a2:	ea4b 0b00 	orr.w	fp, fp, r0
 800c4a6:	3304      	adds	r3, #4
 800c4a8:	e7ae      	b.n	800c408 <__gethex+0x15c>
 800c4aa:	45b1      	cmp	r9, r6
 800c4ac:	d8ea      	bhi.n	800c484 <__gethex+0x1d8>
 800c4ae:	492b      	ldr	r1, [pc, #172]	@ (800c55c <__gethex+0x2b0>)
 800c4b0:	9303      	str	r3, [sp, #12]
 800c4b2:	2201      	movs	r2, #1
 800c4b4:	4630      	mov	r0, r6
 800c4b6:	f7ff fe33 	bl	800c120 <strncmp>
 800c4ba:	9b03      	ldr	r3, [sp, #12]
 800c4bc:	2800      	cmp	r0, #0
 800c4be:	d1e1      	bne.n	800c484 <__gethex+0x1d8>
 800c4c0:	e7a2      	b.n	800c408 <__gethex+0x15c>
 800c4c2:	1ea9      	subs	r1, r5, #2
 800c4c4:	4620      	mov	r0, r4
 800c4c6:	f7fe fd68 	bl	800af9a <__any_on>
 800c4ca:	2800      	cmp	r0, #0
 800c4cc:	d0c2      	beq.n	800c454 <__gethex+0x1a8>
 800c4ce:	f04f 0903 	mov.w	r9, #3
 800c4d2:	e7c1      	b.n	800c458 <__gethex+0x1ac>
 800c4d4:	da09      	bge.n	800c4ea <__gethex+0x23e>
 800c4d6:	1b75      	subs	r5, r6, r5
 800c4d8:	4621      	mov	r1, r4
 800c4da:	9801      	ldr	r0, [sp, #4]
 800c4dc:	462a      	mov	r2, r5
 800c4de:	f7fe fb23 	bl	800ab28 <__lshift>
 800c4e2:	1b7f      	subs	r7, r7, r5
 800c4e4:	4604      	mov	r4, r0
 800c4e6:	f100 0a14 	add.w	sl, r0, #20
 800c4ea:	f04f 0900 	mov.w	r9, #0
 800c4ee:	e7b8      	b.n	800c462 <__gethex+0x1b6>
 800c4f0:	f8d8 5004 	ldr.w	r5, [r8, #4]
 800c4f4:	42bd      	cmp	r5, r7
 800c4f6:	dd6f      	ble.n	800c5d8 <__gethex+0x32c>
 800c4f8:	1bed      	subs	r5, r5, r7
 800c4fa:	42ae      	cmp	r6, r5
 800c4fc:	dc34      	bgt.n	800c568 <__gethex+0x2bc>
 800c4fe:	f8d8 300c 	ldr.w	r3, [r8, #12]
 800c502:	2b02      	cmp	r3, #2
 800c504:	d022      	beq.n	800c54c <__gethex+0x2a0>
 800c506:	2b03      	cmp	r3, #3
 800c508:	d024      	beq.n	800c554 <__gethex+0x2a8>
 800c50a:	2b01      	cmp	r3, #1
 800c50c:	d115      	bne.n	800c53a <__gethex+0x28e>
 800c50e:	42ae      	cmp	r6, r5
 800c510:	d113      	bne.n	800c53a <__gethex+0x28e>
 800c512:	2e01      	cmp	r6, #1
 800c514:	d10b      	bne.n	800c52e <__gethex+0x282>
 800c516:	9a02      	ldr	r2, [sp, #8]
 800c518:	f8d8 3004 	ldr.w	r3, [r8, #4]
 800c51c:	6013      	str	r3, [r2, #0]
 800c51e:	2301      	movs	r3, #1
 800c520:	6123      	str	r3, [r4, #16]
 800c522:	f8ca 3000 	str.w	r3, [sl]
 800c526:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800c528:	2562      	movs	r5, #98	@ 0x62
 800c52a:	601c      	str	r4, [r3, #0]
 800c52c:	e73a      	b.n	800c3a4 <__gethex+0xf8>
 800c52e:	1e71      	subs	r1, r6, #1
 800c530:	4620      	mov	r0, r4
 800c532:	f7fe fd32 	bl	800af9a <__any_on>
 800c536:	2800      	cmp	r0, #0
 800c538:	d1ed      	bne.n	800c516 <__gethex+0x26a>
 800c53a:	9801      	ldr	r0, [sp, #4]
 800c53c:	4621      	mov	r1, r4
 800c53e:	f7fe f8e3 	bl	800a708 <_Bfree>
 800c542:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800c544:	2300      	movs	r3, #0
 800c546:	6013      	str	r3, [r2, #0]
 800c548:	2550      	movs	r5, #80	@ 0x50
 800c54a:	e72b      	b.n	800c3a4 <__gethex+0xf8>
 800c54c:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800c54e:	2b00      	cmp	r3, #0
 800c550:	d1f3      	bne.n	800c53a <__gethex+0x28e>
 800c552:	e7e0      	b.n	800c516 <__gethex+0x26a>
 800c554:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800c556:	2b00      	cmp	r3, #0
 800c558:	d1dd      	bne.n	800c516 <__gethex+0x26a>
 800c55a:	e7ee      	b.n	800c53a <__gethex+0x28e>
 800c55c:	0800da0f 	.word	0x0800da0f
 800c560:	0800d9a5 	.word	0x0800d9a5
 800c564:	0800da66 	.word	0x0800da66
 800c568:	1e6f      	subs	r7, r5, #1
 800c56a:	f1b9 0f00 	cmp.w	r9, #0
 800c56e:	d130      	bne.n	800c5d2 <__gethex+0x326>
 800c570:	b127      	cbz	r7, 800c57c <__gethex+0x2d0>
 800c572:	4639      	mov	r1, r7
 800c574:	4620      	mov	r0, r4
 800c576:	f7fe fd10 	bl	800af9a <__any_on>
 800c57a:	4681      	mov	r9, r0
 800c57c:	117a      	asrs	r2, r7, #5
 800c57e:	2301      	movs	r3, #1
 800c580:	f85a 2022 	ldr.w	r2, [sl, r2, lsl #2]
 800c584:	f007 071f 	and.w	r7, r7, #31
 800c588:	40bb      	lsls	r3, r7
 800c58a:	4213      	tst	r3, r2
 800c58c:	4629      	mov	r1, r5
 800c58e:	4620      	mov	r0, r4
 800c590:	bf18      	it	ne
 800c592:	f049 0902 	orrne.w	r9, r9, #2
 800c596:	f7ff fe21 	bl	800c1dc <rshift>
 800c59a:	f8d8 7004 	ldr.w	r7, [r8, #4]
 800c59e:	1b76      	subs	r6, r6, r5
 800c5a0:	2502      	movs	r5, #2
 800c5a2:	f1b9 0f00 	cmp.w	r9, #0
 800c5a6:	d047      	beq.n	800c638 <__gethex+0x38c>
 800c5a8:	f8d8 300c 	ldr.w	r3, [r8, #12]
 800c5ac:	2b02      	cmp	r3, #2
 800c5ae:	d015      	beq.n	800c5dc <__gethex+0x330>
 800c5b0:	2b03      	cmp	r3, #3
 800c5b2:	d017      	beq.n	800c5e4 <__gethex+0x338>
 800c5b4:	2b01      	cmp	r3, #1
 800c5b6:	d109      	bne.n	800c5cc <__gethex+0x320>
 800c5b8:	f019 0f02 	tst.w	r9, #2
 800c5bc:	d006      	beq.n	800c5cc <__gethex+0x320>
 800c5be:	f8da 3000 	ldr.w	r3, [sl]
 800c5c2:	ea49 0903 	orr.w	r9, r9, r3
 800c5c6:	f019 0f01 	tst.w	r9, #1
 800c5ca:	d10e      	bne.n	800c5ea <__gethex+0x33e>
 800c5cc:	f045 0510 	orr.w	r5, r5, #16
 800c5d0:	e032      	b.n	800c638 <__gethex+0x38c>
 800c5d2:	f04f 0901 	mov.w	r9, #1
 800c5d6:	e7d1      	b.n	800c57c <__gethex+0x2d0>
 800c5d8:	2501      	movs	r5, #1
 800c5da:	e7e2      	b.n	800c5a2 <__gethex+0x2f6>
 800c5dc:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800c5de:	f1c3 0301 	rsb	r3, r3, #1
 800c5e2:	930f      	str	r3, [sp, #60]	@ 0x3c
 800c5e4:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800c5e6:	2b00      	cmp	r3, #0
 800c5e8:	d0f0      	beq.n	800c5cc <__gethex+0x320>
 800c5ea:	f8d4 b010 	ldr.w	fp, [r4, #16]
 800c5ee:	f104 0314 	add.w	r3, r4, #20
 800c5f2:	ea4f 0a8b 	mov.w	sl, fp, lsl #2
 800c5f6:	eb03 018b 	add.w	r1, r3, fp, lsl #2
 800c5fa:	f04f 0c00 	mov.w	ip, #0
 800c5fe:	4618      	mov	r0, r3
 800c600:	f853 2b04 	ldr.w	r2, [r3], #4
 800c604:	f1b2 3fff 	cmp.w	r2, #4294967295
 800c608:	d01b      	beq.n	800c642 <__gethex+0x396>
 800c60a:	3201      	adds	r2, #1
 800c60c:	6002      	str	r2, [r0, #0]
 800c60e:	2d02      	cmp	r5, #2
 800c610:	f104 0314 	add.w	r3, r4, #20
 800c614:	d13c      	bne.n	800c690 <__gethex+0x3e4>
 800c616:	f8d8 2000 	ldr.w	r2, [r8]
 800c61a:	3a01      	subs	r2, #1
 800c61c:	42b2      	cmp	r2, r6
 800c61e:	d109      	bne.n	800c634 <__gethex+0x388>
 800c620:	1171      	asrs	r1, r6, #5
 800c622:	2201      	movs	r2, #1
 800c624:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 800c628:	f006 061f 	and.w	r6, r6, #31
 800c62c:	fa02 f606 	lsl.w	r6, r2, r6
 800c630:	421e      	tst	r6, r3
 800c632:	d13a      	bne.n	800c6aa <__gethex+0x3fe>
 800c634:	f045 0520 	orr.w	r5, r5, #32
 800c638:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800c63a:	601c      	str	r4, [r3, #0]
 800c63c:	9b02      	ldr	r3, [sp, #8]
 800c63e:	601f      	str	r7, [r3, #0]
 800c640:	e6b0      	b.n	800c3a4 <__gethex+0xf8>
 800c642:	4299      	cmp	r1, r3
 800c644:	f843 cc04 	str.w	ip, [r3, #-4]
 800c648:	d8d9      	bhi.n	800c5fe <__gethex+0x352>
 800c64a:	68a3      	ldr	r3, [r4, #8]
 800c64c:	459b      	cmp	fp, r3
 800c64e:	db17      	blt.n	800c680 <__gethex+0x3d4>
 800c650:	6861      	ldr	r1, [r4, #4]
 800c652:	9801      	ldr	r0, [sp, #4]
 800c654:	3101      	adds	r1, #1
 800c656:	f7fe f817 	bl	800a688 <_Balloc>
 800c65a:	4681      	mov	r9, r0
 800c65c:	b918      	cbnz	r0, 800c666 <__gethex+0x3ba>
 800c65e:	4b1a      	ldr	r3, [pc, #104]	@ (800c6c8 <__gethex+0x41c>)
 800c660:	4602      	mov	r2, r0
 800c662:	2184      	movs	r1, #132	@ 0x84
 800c664:	e6c5      	b.n	800c3f2 <__gethex+0x146>
 800c666:	6922      	ldr	r2, [r4, #16]
 800c668:	3202      	adds	r2, #2
 800c66a:	f104 010c 	add.w	r1, r4, #12
 800c66e:	0092      	lsls	r2, r2, #2
 800c670:	300c      	adds	r0, #12
 800c672:	f7fd f89a 	bl	80097aa <memcpy>
 800c676:	4621      	mov	r1, r4
 800c678:	9801      	ldr	r0, [sp, #4]
 800c67a:	f7fe f845 	bl	800a708 <_Bfree>
 800c67e:	464c      	mov	r4, r9
 800c680:	6923      	ldr	r3, [r4, #16]
 800c682:	1c5a      	adds	r2, r3, #1
 800c684:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 800c688:	6122      	str	r2, [r4, #16]
 800c68a:	2201      	movs	r2, #1
 800c68c:	615a      	str	r2, [r3, #20]
 800c68e:	e7be      	b.n	800c60e <__gethex+0x362>
 800c690:	6922      	ldr	r2, [r4, #16]
 800c692:	455a      	cmp	r2, fp
 800c694:	dd0b      	ble.n	800c6ae <__gethex+0x402>
 800c696:	2101      	movs	r1, #1
 800c698:	4620      	mov	r0, r4
 800c69a:	f7ff fd9f 	bl	800c1dc <rshift>
 800c69e:	f8d8 3008 	ldr.w	r3, [r8, #8]
 800c6a2:	3701      	adds	r7, #1
 800c6a4:	42bb      	cmp	r3, r7
 800c6a6:	f6ff aee0 	blt.w	800c46a <__gethex+0x1be>
 800c6aa:	2501      	movs	r5, #1
 800c6ac:	e7c2      	b.n	800c634 <__gethex+0x388>
 800c6ae:	f016 061f 	ands.w	r6, r6, #31
 800c6b2:	d0fa      	beq.n	800c6aa <__gethex+0x3fe>
 800c6b4:	4453      	add	r3, sl
 800c6b6:	f1c6 0620 	rsb	r6, r6, #32
 800c6ba:	f853 0c04 	ldr.w	r0, [r3, #-4]
 800c6be:	f7fe f8d5 	bl	800a86c <__hi0bits>
 800c6c2:	42b0      	cmp	r0, r6
 800c6c4:	dbe7      	blt.n	800c696 <__gethex+0x3ea>
 800c6c6:	e7f0      	b.n	800c6aa <__gethex+0x3fe>
 800c6c8:	0800d9a5 	.word	0x0800d9a5

0800c6cc <L_shift>:
 800c6cc:	f1c2 0208 	rsb	r2, r2, #8
 800c6d0:	0092      	lsls	r2, r2, #2
 800c6d2:	b570      	push	{r4, r5, r6, lr}
 800c6d4:	f1c2 0620 	rsb	r6, r2, #32
 800c6d8:	6843      	ldr	r3, [r0, #4]
 800c6da:	6804      	ldr	r4, [r0, #0]
 800c6dc:	fa03 f506 	lsl.w	r5, r3, r6
 800c6e0:	432c      	orrs	r4, r5
 800c6e2:	40d3      	lsrs	r3, r2
 800c6e4:	6004      	str	r4, [r0, #0]
 800c6e6:	f840 3f04 	str.w	r3, [r0, #4]!
 800c6ea:	4288      	cmp	r0, r1
 800c6ec:	d3f4      	bcc.n	800c6d8 <L_shift+0xc>
 800c6ee:	bd70      	pop	{r4, r5, r6, pc}

0800c6f0 <__match>:
 800c6f0:	b530      	push	{r4, r5, lr}
 800c6f2:	6803      	ldr	r3, [r0, #0]
 800c6f4:	3301      	adds	r3, #1
 800c6f6:	f811 4b01 	ldrb.w	r4, [r1], #1
 800c6fa:	b914      	cbnz	r4, 800c702 <__match+0x12>
 800c6fc:	6003      	str	r3, [r0, #0]
 800c6fe:	2001      	movs	r0, #1
 800c700:	bd30      	pop	{r4, r5, pc}
 800c702:	f813 2b01 	ldrb.w	r2, [r3], #1
 800c706:	f1a2 0541 	sub.w	r5, r2, #65	@ 0x41
 800c70a:	2d19      	cmp	r5, #25
 800c70c:	bf98      	it	ls
 800c70e:	3220      	addls	r2, #32
 800c710:	42a2      	cmp	r2, r4
 800c712:	d0f0      	beq.n	800c6f6 <__match+0x6>
 800c714:	2000      	movs	r0, #0
 800c716:	e7f3      	b.n	800c700 <__match+0x10>

0800c718 <__hexnan>:
 800c718:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c71c:	680b      	ldr	r3, [r1, #0]
 800c71e:	6801      	ldr	r1, [r0, #0]
 800c720:	115e      	asrs	r6, r3, #5
 800c722:	eb02 0686 	add.w	r6, r2, r6, lsl #2
 800c726:	f013 031f 	ands.w	r3, r3, #31
 800c72a:	b087      	sub	sp, #28
 800c72c:	bf18      	it	ne
 800c72e:	3604      	addne	r6, #4
 800c730:	2500      	movs	r5, #0
 800c732:	1f37      	subs	r7, r6, #4
 800c734:	4682      	mov	sl, r0
 800c736:	4690      	mov	r8, r2
 800c738:	9301      	str	r3, [sp, #4]
 800c73a:	f846 5c04 	str.w	r5, [r6, #-4]
 800c73e:	46b9      	mov	r9, r7
 800c740:	463c      	mov	r4, r7
 800c742:	9502      	str	r5, [sp, #8]
 800c744:	46ab      	mov	fp, r5
 800c746:	784a      	ldrb	r2, [r1, #1]
 800c748:	1c4b      	adds	r3, r1, #1
 800c74a:	9303      	str	r3, [sp, #12]
 800c74c:	b342      	cbz	r2, 800c7a0 <__hexnan+0x88>
 800c74e:	4610      	mov	r0, r2
 800c750:	9105      	str	r1, [sp, #20]
 800c752:	9204      	str	r2, [sp, #16]
 800c754:	f7ff fd94 	bl	800c280 <__hexdig_fun>
 800c758:	2800      	cmp	r0, #0
 800c75a:	d151      	bne.n	800c800 <__hexnan+0xe8>
 800c75c:	9a04      	ldr	r2, [sp, #16]
 800c75e:	9905      	ldr	r1, [sp, #20]
 800c760:	2a20      	cmp	r2, #32
 800c762:	d818      	bhi.n	800c796 <__hexnan+0x7e>
 800c764:	9b02      	ldr	r3, [sp, #8]
 800c766:	459b      	cmp	fp, r3
 800c768:	dd13      	ble.n	800c792 <__hexnan+0x7a>
 800c76a:	454c      	cmp	r4, r9
 800c76c:	d206      	bcs.n	800c77c <__hexnan+0x64>
 800c76e:	2d07      	cmp	r5, #7
 800c770:	dc04      	bgt.n	800c77c <__hexnan+0x64>
 800c772:	462a      	mov	r2, r5
 800c774:	4649      	mov	r1, r9
 800c776:	4620      	mov	r0, r4
 800c778:	f7ff ffa8 	bl	800c6cc <L_shift>
 800c77c:	4544      	cmp	r4, r8
 800c77e:	d952      	bls.n	800c826 <__hexnan+0x10e>
 800c780:	2300      	movs	r3, #0
 800c782:	f1a4 0904 	sub.w	r9, r4, #4
 800c786:	f844 3c04 	str.w	r3, [r4, #-4]
 800c78a:	f8cd b008 	str.w	fp, [sp, #8]
 800c78e:	464c      	mov	r4, r9
 800c790:	461d      	mov	r5, r3
 800c792:	9903      	ldr	r1, [sp, #12]
 800c794:	e7d7      	b.n	800c746 <__hexnan+0x2e>
 800c796:	2a29      	cmp	r2, #41	@ 0x29
 800c798:	d157      	bne.n	800c84a <__hexnan+0x132>
 800c79a:	3102      	adds	r1, #2
 800c79c:	f8ca 1000 	str.w	r1, [sl]
 800c7a0:	f1bb 0f00 	cmp.w	fp, #0
 800c7a4:	d051      	beq.n	800c84a <__hexnan+0x132>
 800c7a6:	454c      	cmp	r4, r9
 800c7a8:	d206      	bcs.n	800c7b8 <__hexnan+0xa0>
 800c7aa:	2d07      	cmp	r5, #7
 800c7ac:	dc04      	bgt.n	800c7b8 <__hexnan+0xa0>
 800c7ae:	462a      	mov	r2, r5
 800c7b0:	4649      	mov	r1, r9
 800c7b2:	4620      	mov	r0, r4
 800c7b4:	f7ff ff8a 	bl	800c6cc <L_shift>
 800c7b8:	4544      	cmp	r4, r8
 800c7ba:	d936      	bls.n	800c82a <__hexnan+0x112>
 800c7bc:	f1a8 0204 	sub.w	r2, r8, #4
 800c7c0:	4623      	mov	r3, r4
 800c7c2:	f853 1b04 	ldr.w	r1, [r3], #4
 800c7c6:	f842 1f04 	str.w	r1, [r2, #4]!
 800c7ca:	429f      	cmp	r7, r3
 800c7cc:	d2f9      	bcs.n	800c7c2 <__hexnan+0xaa>
 800c7ce:	1b3b      	subs	r3, r7, r4
 800c7d0:	f023 0303 	bic.w	r3, r3, #3
 800c7d4:	3304      	adds	r3, #4
 800c7d6:	3401      	adds	r4, #1
 800c7d8:	3e03      	subs	r6, #3
 800c7da:	42b4      	cmp	r4, r6
 800c7dc:	bf88      	it	hi
 800c7de:	2304      	movhi	r3, #4
 800c7e0:	4443      	add	r3, r8
 800c7e2:	2200      	movs	r2, #0
 800c7e4:	f843 2b04 	str.w	r2, [r3], #4
 800c7e8:	429f      	cmp	r7, r3
 800c7ea:	d2fb      	bcs.n	800c7e4 <__hexnan+0xcc>
 800c7ec:	683b      	ldr	r3, [r7, #0]
 800c7ee:	b91b      	cbnz	r3, 800c7f8 <__hexnan+0xe0>
 800c7f0:	4547      	cmp	r7, r8
 800c7f2:	d128      	bne.n	800c846 <__hexnan+0x12e>
 800c7f4:	2301      	movs	r3, #1
 800c7f6:	603b      	str	r3, [r7, #0]
 800c7f8:	2005      	movs	r0, #5
 800c7fa:	b007      	add	sp, #28
 800c7fc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c800:	3501      	adds	r5, #1
 800c802:	2d08      	cmp	r5, #8
 800c804:	f10b 0b01 	add.w	fp, fp, #1
 800c808:	dd06      	ble.n	800c818 <__hexnan+0x100>
 800c80a:	4544      	cmp	r4, r8
 800c80c:	d9c1      	bls.n	800c792 <__hexnan+0x7a>
 800c80e:	2300      	movs	r3, #0
 800c810:	f844 3c04 	str.w	r3, [r4, #-4]
 800c814:	2501      	movs	r5, #1
 800c816:	3c04      	subs	r4, #4
 800c818:	6822      	ldr	r2, [r4, #0]
 800c81a:	f000 000f 	and.w	r0, r0, #15
 800c81e:	ea40 1002 	orr.w	r0, r0, r2, lsl #4
 800c822:	6020      	str	r0, [r4, #0]
 800c824:	e7b5      	b.n	800c792 <__hexnan+0x7a>
 800c826:	2508      	movs	r5, #8
 800c828:	e7b3      	b.n	800c792 <__hexnan+0x7a>
 800c82a:	9b01      	ldr	r3, [sp, #4]
 800c82c:	2b00      	cmp	r3, #0
 800c82e:	d0dd      	beq.n	800c7ec <__hexnan+0xd4>
 800c830:	f1c3 0320 	rsb	r3, r3, #32
 800c834:	f04f 32ff 	mov.w	r2, #4294967295
 800c838:	40da      	lsrs	r2, r3
 800c83a:	f856 3c04 	ldr.w	r3, [r6, #-4]
 800c83e:	4013      	ands	r3, r2
 800c840:	f846 3c04 	str.w	r3, [r6, #-4]
 800c844:	e7d2      	b.n	800c7ec <__hexnan+0xd4>
 800c846:	3f04      	subs	r7, #4
 800c848:	e7d0      	b.n	800c7ec <__hexnan+0xd4>
 800c84a:	2004      	movs	r0, #4
 800c84c:	e7d5      	b.n	800c7fa <__hexnan+0xe2>

0800c84e <__ascii_mbtowc>:
 800c84e:	b082      	sub	sp, #8
 800c850:	b901      	cbnz	r1, 800c854 <__ascii_mbtowc+0x6>
 800c852:	a901      	add	r1, sp, #4
 800c854:	b142      	cbz	r2, 800c868 <__ascii_mbtowc+0x1a>
 800c856:	b14b      	cbz	r3, 800c86c <__ascii_mbtowc+0x1e>
 800c858:	7813      	ldrb	r3, [r2, #0]
 800c85a:	600b      	str	r3, [r1, #0]
 800c85c:	7812      	ldrb	r2, [r2, #0]
 800c85e:	1e10      	subs	r0, r2, #0
 800c860:	bf18      	it	ne
 800c862:	2001      	movne	r0, #1
 800c864:	b002      	add	sp, #8
 800c866:	4770      	bx	lr
 800c868:	4610      	mov	r0, r2
 800c86a:	e7fb      	b.n	800c864 <__ascii_mbtowc+0x16>
 800c86c:	f06f 0001 	mvn.w	r0, #1
 800c870:	e7f8      	b.n	800c864 <__ascii_mbtowc+0x16>

0800c872 <_realloc_r>:
 800c872:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800c876:	4607      	mov	r7, r0
 800c878:	4614      	mov	r4, r2
 800c87a:	460d      	mov	r5, r1
 800c87c:	b921      	cbnz	r1, 800c888 <_realloc_r+0x16>
 800c87e:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800c882:	4611      	mov	r1, r2
 800c884:	f7fd be74 	b.w	800a570 <_malloc_r>
 800c888:	b92a      	cbnz	r2, 800c896 <_realloc_r+0x24>
 800c88a:	f7fd fdfd 	bl	800a488 <_free_r>
 800c88e:	4625      	mov	r5, r4
 800c890:	4628      	mov	r0, r5
 800c892:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800c896:	f000 f840 	bl	800c91a <_malloc_usable_size_r>
 800c89a:	4284      	cmp	r4, r0
 800c89c:	4606      	mov	r6, r0
 800c89e:	d802      	bhi.n	800c8a6 <_realloc_r+0x34>
 800c8a0:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 800c8a4:	d8f4      	bhi.n	800c890 <_realloc_r+0x1e>
 800c8a6:	4621      	mov	r1, r4
 800c8a8:	4638      	mov	r0, r7
 800c8aa:	f7fd fe61 	bl	800a570 <_malloc_r>
 800c8ae:	4680      	mov	r8, r0
 800c8b0:	b908      	cbnz	r0, 800c8b6 <_realloc_r+0x44>
 800c8b2:	4645      	mov	r5, r8
 800c8b4:	e7ec      	b.n	800c890 <_realloc_r+0x1e>
 800c8b6:	42b4      	cmp	r4, r6
 800c8b8:	4622      	mov	r2, r4
 800c8ba:	4629      	mov	r1, r5
 800c8bc:	bf28      	it	cs
 800c8be:	4632      	movcs	r2, r6
 800c8c0:	f7fc ff73 	bl	80097aa <memcpy>
 800c8c4:	4629      	mov	r1, r5
 800c8c6:	4638      	mov	r0, r7
 800c8c8:	f7fd fdde 	bl	800a488 <_free_r>
 800c8cc:	e7f1      	b.n	800c8b2 <_realloc_r+0x40>

0800c8ce <__ascii_wctomb>:
 800c8ce:	4603      	mov	r3, r0
 800c8d0:	4608      	mov	r0, r1
 800c8d2:	b141      	cbz	r1, 800c8e6 <__ascii_wctomb+0x18>
 800c8d4:	2aff      	cmp	r2, #255	@ 0xff
 800c8d6:	d904      	bls.n	800c8e2 <__ascii_wctomb+0x14>
 800c8d8:	228a      	movs	r2, #138	@ 0x8a
 800c8da:	601a      	str	r2, [r3, #0]
 800c8dc:	f04f 30ff 	mov.w	r0, #4294967295
 800c8e0:	4770      	bx	lr
 800c8e2:	700a      	strb	r2, [r1, #0]
 800c8e4:	2001      	movs	r0, #1
 800c8e6:	4770      	bx	lr

0800c8e8 <fiprintf>:
 800c8e8:	b40e      	push	{r1, r2, r3}
 800c8ea:	b503      	push	{r0, r1, lr}
 800c8ec:	4601      	mov	r1, r0
 800c8ee:	ab03      	add	r3, sp, #12
 800c8f0:	4805      	ldr	r0, [pc, #20]	@ (800c908 <fiprintf+0x20>)
 800c8f2:	f853 2b04 	ldr.w	r2, [r3], #4
 800c8f6:	6800      	ldr	r0, [r0, #0]
 800c8f8:	9301      	str	r3, [sp, #4]
 800c8fa:	f000 f83f 	bl	800c97c <_vfiprintf_r>
 800c8fe:	b002      	add	sp, #8
 800c900:	f85d eb04 	ldr.w	lr, [sp], #4
 800c904:	b003      	add	sp, #12
 800c906:	4770      	bx	lr
 800c908:	2000009c 	.word	0x2000009c

0800c90c <abort>:
 800c90c:	b508      	push	{r3, lr}
 800c90e:	2006      	movs	r0, #6
 800c910:	f000 fa08 	bl	800cd24 <raise>
 800c914:	2001      	movs	r0, #1
 800c916:	f7f6 fa63 	bl	8002de0 <_exit>

0800c91a <_malloc_usable_size_r>:
 800c91a:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800c91e:	1f18      	subs	r0, r3, #4
 800c920:	2b00      	cmp	r3, #0
 800c922:	bfbc      	itt	lt
 800c924:	580b      	ldrlt	r3, [r1, r0]
 800c926:	18c0      	addlt	r0, r0, r3
 800c928:	4770      	bx	lr

0800c92a <__sfputc_r>:
 800c92a:	6893      	ldr	r3, [r2, #8]
 800c92c:	3b01      	subs	r3, #1
 800c92e:	2b00      	cmp	r3, #0
 800c930:	b410      	push	{r4}
 800c932:	6093      	str	r3, [r2, #8]
 800c934:	da08      	bge.n	800c948 <__sfputc_r+0x1e>
 800c936:	6994      	ldr	r4, [r2, #24]
 800c938:	42a3      	cmp	r3, r4
 800c93a:	db01      	blt.n	800c940 <__sfputc_r+0x16>
 800c93c:	290a      	cmp	r1, #10
 800c93e:	d103      	bne.n	800c948 <__sfputc_r+0x1e>
 800c940:	f85d 4b04 	ldr.w	r4, [sp], #4
 800c944:	f000 b932 	b.w	800cbac <__swbuf_r>
 800c948:	6813      	ldr	r3, [r2, #0]
 800c94a:	1c58      	adds	r0, r3, #1
 800c94c:	6010      	str	r0, [r2, #0]
 800c94e:	7019      	strb	r1, [r3, #0]
 800c950:	4608      	mov	r0, r1
 800c952:	f85d 4b04 	ldr.w	r4, [sp], #4
 800c956:	4770      	bx	lr

0800c958 <__sfputs_r>:
 800c958:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800c95a:	4606      	mov	r6, r0
 800c95c:	460f      	mov	r7, r1
 800c95e:	4614      	mov	r4, r2
 800c960:	18d5      	adds	r5, r2, r3
 800c962:	42ac      	cmp	r4, r5
 800c964:	d101      	bne.n	800c96a <__sfputs_r+0x12>
 800c966:	2000      	movs	r0, #0
 800c968:	e007      	b.n	800c97a <__sfputs_r+0x22>
 800c96a:	f814 1b01 	ldrb.w	r1, [r4], #1
 800c96e:	463a      	mov	r2, r7
 800c970:	4630      	mov	r0, r6
 800c972:	f7ff ffda 	bl	800c92a <__sfputc_r>
 800c976:	1c43      	adds	r3, r0, #1
 800c978:	d1f3      	bne.n	800c962 <__sfputs_r+0xa>
 800c97a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

0800c97c <_vfiprintf_r>:
 800c97c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c980:	460d      	mov	r5, r1
 800c982:	b09d      	sub	sp, #116	@ 0x74
 800c984:	4614      	mov	r4, r2
 800c986:	4698      	mov	r8, r3
 800c988:	4606      	mov	r6, r0
 800c98a:	b118      	cbz	r0, 800c994 <_vfiprintf_r+0x18>
 800c98c:	6a03      	ldr	r3, [r0, #32]
 800c98e:	b90b      	cbnz	r3, 800c994 <_vfiprintf_r+0x18>
 800c990:	f7fc fdba 	bl	8009508 <__sinit>
 800c994:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800c996:	07d9      	lsls	r1, r3, #31
 800c998:	d405      	bmi.n	800c9a6 <_vfiprintf_r+0x2a>
 800c99a:	89ab      	ldrh	r3, [r5, #12]
 800c99c:	059a      	lsls	r2, r3, #22
 800c99e:	d402      	bmi.n	800c9a6 <_vfiprintf_r+0x2a>
 800c9a0:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800c9a2:	f7fc ff00 	bl	80097a6 <__retarget_lock_acquire_recursive>
 800c9a6:	89ab      	ldrh	r3, [r5, #12]
 800c9a8:	071b      	lsls	r3, r3, #28
 800c9aa:	d501      	bpl.n	800c9b0 <_vfiprintf_r+0x34>
 800c9ac:	692b      	ldr	r3, [r5, #16]
 800c9ae:	b99b      	cbnz	r3, 800c9d8 <_vfiprintf_r+0x5c>
 800c9b0:	4629      	mov	r1, r5
 800c9b2:	4630      	mov	r0, r6
 800c9b4:	f000 f938 	bl	800cc28 <__swsetup_r>
 800c9b8:	b170      	cbz	r0, 800c9d8 <_vfiprintf_r+0x5c>
 800c9ba:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800c9bc:	07dc      	lsls	r4, r3, #31
 800c9be:	d504      	bpl.n	800c9ca <_vfiprintf_r+0x4e>
 800c9c0:	f04f 30ff 	mov.w	r0, #4294967295
 800c9c4:	b01d      	add	sp, #116	@ 0x74
 800c9c6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c9ca:	89ab      	ldrh	r3, [r5, #12]
 800c9cc:	0598      	lsls	r0, r3, #22
 800c9ce:	d4f7      	bmi.n	800c9c0 <_vfiprintf_r+0x44>
 800c9d0:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800c9d2:	f7fc fee9 	bl	80097a8 <__retarget_lock_release_recursive>
 800c9d6:	e7f3      	b.n	800c9c0 <_vfiprintf_r+0x44>
 800c9d8:	2300      	movs	r3, #0
 800c9da:	9309      	str	r3, [sp, #36]	@ 0x24
 800c9dc:	2320      	movs	r3, #32
 800c9de:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800c9e2:	f8cd 800c 	str.w	r8, [sp, #12]
 800c9e6:	2330      	movs	r3, #48	@ 0x30
 800c9e8:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 800cb98 <_vfiprintf_r+0x21c>
 800c9ec:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800c9f0:	f04f 0901 	mov.w	r9, #1
 800c9f4:	4623      	mov	r3, r4
 800c9f6:	469a      	mov	sl, r3
 800c9f8:	f813 2b01 	ldrb.w	r2, [r3], #1
 800c9fc:	b10a      	cbz	r2, 800ca02 <_vfiprintf_r+0x86>
 800c9fe:	2a25      	cmp	r2, #37	@ 0x25
 800ca00:	d1f9      	bne.n	800c9f6 <_vfiprintf_r+0x7a>
 800ca02:	ebba 0b04 	subs.w	fp, sl, r4
 800ca06:	d00b      	beq.n	800ca20 <_vfiprintf_r+0xa4>
 800ca08:	465b      	mov	r3, fp
 800ca0a:	4622      	mov	r2, r4
 800ca0c:	4629      	mov	r1, r5
 800ca0e:	4630      	mov	r0, r6
 800ca10:	f7ff ffa2 	bl	800c958 <__sfputs_r>
 800ca14:	3001      	adds	r0, #1
 800ca16:	f000 80a7 	beq.w	800cb68 <_vfiprintf_r+0x1ec>
 800ca1a:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800ca1c:	445a      	add	r2, fp
 800ca1e:	9209      	str	r2, [sp, #36]	@ 0x24
 800ca20:	f89a 3000 	ldrb.w	r3, [sl]
 800ca24:	2b00      	cmp	r3, #0
 800ca26:	f000 809f 	beq.w	800cb68 <_vfiprintf_r+0x1ec>
 800ca2a:	2300      	movs	r3, #0
 800ca2c:	f04f 32ff 	mov.w	r2, #4294967295
 800ca30:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800ca34:	f10a 0a01 	add.w	sl, sl, #1
 800ca38:	9304      	str	r3, [sp, #16]
 800ca3a:	9307      	str	r3, [sp, #28]
 800ca3c:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800ca40:	931a      	str	r3, [sp, #104]	@ 0x68
 800ca42:	4654      	mov	r4, sl
 800ca44:	2205      	movs	r2, #5
 800ca46:	f814 1b01 	ldrb.w	r1, [r4], #1
 800ca4a:	4853      	ldr	r0, [pc, #332]	@ (800cb98 <_vfiprintf_r+0x21c>)
 800ca4c:	f7f3 fbc8 	bl	80001e0 <memchr>
 800ca50:	9a04      	ldr	r2, [sp, #16]
 800ca52:	b9d8      	cbnz	r0, 800ca8c <_vfiprintf_r+0x110>
 800ca54:	06d1      	lsls	r1, r2, #27
 800ca56:	bf44      	itt	mi
 800ca58:	2320      	movmi	r3, #32
 800ca5a:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800ca5e:	0713      	lsls	r3, r2, #28
 800ca60:	bf44      	itt	mi
 800ca62:	232b      	movmi	r3, #43	@ 0x2b
 800ca64:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800ca68:	f89a 3000 	ldrb.w	r3, [sl]
 800ca6c:	2b2a      	cmp	r3, #42	@ 0x2a
 800ca6e:	d015      	beq.n	800ca9c <_vfiprintf_r+0x120>
 800ca70:	9a07      	ldr	r2, [sp, #28]
 800ca72:	4654      	mov	r4, sl
 800ca74:	2000      	movs	r0, #0
 800ca76:	f04f 0c0a 	mov.w	ip, #10
 800ca7a:	4621      	mov	r1, r4
 800ca7c:	f811 3b01 	ldrb.w	r3, [r1], #1
 800ca80:	3b30      	subs	r3, #48	@ 0x30
 800ca82:	2b09      	cmp	r3, #9
 800ca84:	d94b      	bls.n	800cb1e <_vfiprintf_r+0x1a2>
 800ca86:	b1b0      	cbz	r0, 800cab6 <_vfiprintf_r+0x13a>
 800ca88:	9207      	str	r2, [sp, #28]
 800ca8a:	e014      	b.n	800cab6 <_vfiprintf_r+0x13a>
 800ca8c:	eba0 0308 	sub.w	r3, r0, r8
 800ca90:	fa09 f303 	lsl.w	r3, r9, r3
 800ca94:	4313      	orrs	r3, r2
 800ca96:	9304      	str	r3, [sp, #16]
 800ca98:	46a2      	mov	sl, r4
 800ca9a:	e7d2      	b.n	800ca42 <_vfiprintf_r+0xc6>
 800ca9c:	9b03      	ldr	r3, [sp, #12]
 800ca9e:	1d19      	adds	r1, r3, #4
 800caa0:	681b      	ldr	r3, [r3, #0]
 800caa2:	9103      	str	r1, [sp, #12]
 800caa4:	2b00      	cmp	r3, #0
 800caa6:	bfbb      	ittet	lt
 800caa8:	425b      	neglt	r3, r3
 800caaa:	f042 0202 	orrlt.w	r2, r2, #2
 800caae:	9307      	strge	r3, [sp, #28]
 800cab0:	9307      	strlt	r3, [sp, #28]
 800cab2:	bfb8      	it	lt
 800cab4:	9204      	strlt	r2, [sp, #16]
 800cab6:	7823      	ldrb	r3, [r4, #0]
 800cab8:	2b2e      	cmp	r3, #46	@ 0x2e
 800caba:	d10a      	bne.n	800cad2 <_vfiprintf_r+0x156>
 800cabc:	7863      	ldrb	r3, [r4, #1]
 800cabe:	2b2a      	cmp	r3, #42	@ 0x2a
 800cac0:	d132      	bne.n	800cb28 <_vfiprintf_r+0x1ac>
 800cac2:	9b03      	ldr	r3, [sp, #12]
 800cac4:	1d1a      	adds	r2, r3, #4
 800cac6:	681b      	ldr	r3, [r3, #0]
 800cac8:	9203      	str	r2, [sp, #12]
 800caca:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800cace:	3402      	adds	r4, #2
 800cad0:	9305      	str	r3, [sp, #20]
 800cad2:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 800cba8 <_vfiprintf_r+0x22c>
 800cad6:	7821      	ldrb	r1, [r4, #0]
 800cad8:	2203      	movs	r2, #3
 800cada:	4650      	mov	r0, sl
 800cadc:	f7f3 fb80 	bl	80001e0 <memchr>
 800cae0:	b138      	cbz	r0, 800caf2 <_vfiprintf_r+0x176>
 800cae2:	9b04      	ldr	r3, [sp, #16]
 800cae4:	eba0 000a 	sub.w	r0, r0, sl
 800cae8:	2240      	movs	r2, #64	@ 0x40
 800caea:	4082      	lsls	r2, r0
 800caec:	4313      	orrs	r3, r2
 800caee:	3401      	adds	r4, #1
 800caf0:	9304      	str	r3, [sp, #16]
 800caf2:	f814 1b01 	ldrb.w	r1, [r4], #1
 800caf6:	4829      	ldr	r0, [pc, #164]	@ (800cb9c <_vfiprintf_r+0x220>)
 800caf8:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800cafc:	2206      	movs	r2, #6
 800cafe:	f7f3 fb6f 	bl	80001e0 <memchr>
 800cb02:	2800      	cmp	r0, #0
 800cb04:	d03f      	beq.n	800cb86 <_vfiprintf_r+0x20a>
 800cb06:	4b26      	ldr	r3, [pc, #152]	@ (800cba0 <_vfiprintf_r+0x224>)
 800cb08:	bb1b      	cbnz	r3, 800cb52 <_vfiprintf_r+0x1d6>
 800cb0a:	9b03      	ldr	r3, [sp, #12]
 800cb0c:	3307      	adds	r3, #7
 800cb0e:	f023 0307 	bic.w	r3, r3, #7
 800cb12:	3308      	adds	r3, #8
 800cb14:	9303      	str	r3, [sp, #12]
 800cb16:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800cb18:	443b      	add	r3, r7
 800cb1a:	9309      	str	r3, [sp, #36]	@ 0x24
 800cb1c:	e76a      	b.n	800c9f4 <_vfiprintf_r+0x78>
 800cb1e:	fb0c 3202 	mla	r2, ip, r2, r3
 800cb22:	460c      	mov	r4, r1
 800cb24:	2001      	movs	r0, #1
 800cb26:	e7a8      	b.n	800ca7a <_vfiprintf_r+0xfe>
 800cb28:	2300      	movs	r3, #0
 800cb2a:	3401      	adds	r4, #1
 800cb2c:	9305      	str	r3, [sp, #20]
 800cb2e:	4619      	mov	r1, r3
 800cb30:	f04f 0c0a 	mov.w	ip, #10
 800cb34:	4620      	mov	r0, r4
 800cb36:	f810 2b01 	ldrb.w	r2, [r0], #1
 800cb3a:	3a30      	subs	r2, #48	@ 0x30
 800cb3c:	2a09      	cmp	r2, #9
 800cb3e:	d903      	bls.n	800cb48 <_vfiprintf_r+0x1cc>
 800cb40:	2b00      	cmp	r3, #0
 800cb42:	d0c6      	beq.n	800cad2 <_vfiprintf_r+0x156>
 800cb44:	9105      	str	r1, [sp, #20]
 800cb46:	e7c4      	b.n	800cad2 <_vfiprintf_r+0x156>
 800cb48:	fb0c 2101 	mla	r1, ip, r1, r2
 800cb4c:	4604      	mov	r4, r0
 800cb4e:	2301      	movs	r3, #1
 800cb50:	e7f0      	b.n	800cb34 <_vfiprintf_r+0x1b8>
 800cb52:	ab03      	add	r3, sp, #12
 800cb54:	9300      	str	r3, [sp, #0]
 800cb56:	462a      	mov	r2, r5
 800cb58:	4b12      	ldr	r3, [pc, #72]	@ (800cba4 <_vfiprintf_r+0x228>)
 800cb5a:	a904      	add	r1, sp, #16
 800cb5c:	4630      	mov	r0, r6
 800cb5e:	f7fb fe83 	bl	8008868 <_printf_float>
 800cb62:	4607      	mov	r7, r0
 800cb64:	1c78      	adds	r0, r7, #1
 800cb66:	d1d6      	bne.n	800cb16 <_vfiprintf_r+0x19a>
 800cb68:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800cb6a:	07d9      	lsls	r1, r3, #31
 800cb6c:	d405      	bmi.n	800cb7a <_vfiprintf_r+0x1fe>
 800cb6e:	89ab      	ldrh	r3, [r5, #12]
 800cb70:	059a      	lsls	r2, r3, #22
 800cb72:	d402      	bmi.n	800cb7a <_vfiprintf_r+0x1fe>
 800cb74:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800cb76:	f7fc fe17 	bl	80097a8 <__retarget_lock_release_recursive>
 800cb7a:	89ab      	ldrh	r3, [r5, #12]
 800cb7c:	065b      	lsls	r3, r3, #25
 800cb7e:	f53f af1f 	bmi.w	800c9c0 <_vfiprintf_r+0x44>
 800cb82:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800cb84:	e71e      	b.n	800c9c4 <_vfiprintf_r+0x48>
 800cb86:	ab03      	add	r3, sp, #12
 800cb88:	9300      	str	r3, [sp, #0]
 800cb8a:	462a      	mov	r2, r5
 800cb8c:	4b05      	ldr	r3, [pc, #20]	@ (800cba4 <_vfiprintf_r+0x228>)
 800cb8e:	a904      	add	r1, sp, #16
 800cb90:	4630      	mov	r0, r6
 800cb92:	f7fc f901 	bl	8008d98 <_printf_i>
 800cb96:	e7e4      	b.n	800cb62 <_vfiprintf_r+0x1e6>
 800cb98:	0800da11 	.word	0x0800da11
 800cb9c:	0800da1b 	.word	0x0800da1b
 800cba0:	08008869 	.word	0x08008869
 800cba4:	0800c959 	.word	0x0800c959
 800cba8:	0800da17 	.word	0x0800da17

0800cbac <__swbuf_r>:
 800cbac:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800cbae:	460e      	mov	r6, r1
 800cbb0:	4614      	mov	r4, r2
 800cbb2:	4605      	mov	r5, r0
 800cbb4:	b118      	cbz	r0, 800cbbe <__swbuf_r+0x12>
 800cbb6:	6a03      	ldr	r3, [r0, #32]
 800cbb8:	b90b      	cbnz	r3, 800cbbe <__swbuf_r+0x12>
 800cbba:	f7fc fca5 	bl	8009508 <__sinit>
 800cbbe:	69a3      	ldr	r3, [r4, #24]
 800cbc0:	60a3      	str	r3, [r4, #8]
 800cbc2:	89a3      	ldrh	r3, [r4, #12]
 800cbc4:	071a      	lsls	r2, r3, #28
 800cbc6:	d501      	bpl.n	800cbcc <__swbuf_r+0x20>
 800cbc8:	6923      	ldr	r3, [r4, #16]
 800cbca:	b943      	cbnz	r3, 800cbde <__swbuf_r+0x32>
 800cbcc:	4621      	mov	r1, r4
 800cbce:	4628      	mov	r0, r5
 800cbd0:	f000 f82a 	bl	800cc28 <__swsetup_r>
 800cbd4:	b118      	cbz	r0, 800cbde <__swbuf_r+0x32>
 800cbd6:	f04f 37ff 	mov.w	r7, #4294967295
 800cbda:	4638      	mov	r0, r7
 800cbdc:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800cbde:	6823      	ldr	r3, [r4, #0]
 800cbe0:	6922      	ldr	r2, [r4, #16]
 800cbe2:	1a98      	subs	r0, r3, r2
 800cbe4:	6963      	ldr	r3, [r4, #20]
 800cbe6:	b2f6      	uxtb	r6, r6
 800cbe8:	4283      	cmp	r3, r0
 800cbea:	4637      	mov	r7, r6
 800cbec:	dc05      	bgt.n	800cbfa <__swbuf_r+0x4e>
 800cbee:	4621      	mov	r1, r4
 800cbf0:	4628      	mov	r0, r5
 800cbf2:	f7ff fa53 	bl	800c09c <_fflush_r>
 800cbf6:	2800      	cmp	r0, #0
 800cbf8:	d1ed      	bne.n	800cbd6 <__swbuf_r+0x2a>
 800cbfa:	68a3      	ldr	r3, [r4, #8]
 800cbfc:	3b01      	subs	r3, #1
 800cbfe:	60a3      	str	r3, [r4, #8]
 800cc00:	6823      	ldr	r3, [r4, #0]
 800cc02:	1c5a      	adds	r2, r3, #1
 800cc04:	6022      	str	r2, [r4, #0]
 800cc06:	701e      	strb	r6, [r3, #0]
 800cc08:	6962      	ldr	r2, [r4, #20]
 800cc0a:	1c43      	adds	r3, r0, #1
 800cc0c:	429a      	cmp	r2, r3
 800cc0e:	d004      	beq.n	800cc1a <__swbuf_r+0x6e>
 800cc10:	89a3      	ldrh	r3, [r4, #12]
 800cc12:	07db      	lsls	r3, r3, #31
 800cc14:	d5e1      	bpl.n	800cbda <__swbuf_r+0x2e>
 800cc16:	2e0a      	cmp	r6, #10
 800cc18:	d1df      	bne.n	800cbda <__swbuf_r+0x2e>
 800cc1a:	4621      	mov	r1, r4
 800cc1c:	4628      	mov	r0, r5
 800cc1e:	f7ff fa3d 	bl	800c09c <_fflush_r>
 800cc22:	2800      	cmp	r0, #0
 800cc24:	d0d9      	beq.n	800cbda <__swbuf_r+0x2e>
 800cc26:	e7d6      	b.n	800cbd6 <__swbuf_r+0x2a>

0800cc28 <__swsetup_r>:
 800cc28:	b538      	push	{r3, r4, r5, lr}
 800cc2a:	4b29      	ldr	r3, [pc, #164]	@ (800ccd0 <__swsetup_r+0xa8>)
 800cc2c:	4605      	mov	r5, r0
 800cc2e:	6818      	ldr	r0, [r3, #0]
 800cc30:	460c      	mov	r4, r1
 800cc32:	b118      	cbz	r0, 800cc3c <__swsetup_r+0x14>
 800cc34:	6a03      	ldr	r3, [r0, #32]
 800cc36:	b90b      	cbnz	r3, 800cc3c <__swsetup_r+0x14>
 800cc38:	f7fc fc66 	bl	8009508 <__sinit>
 800cc3c:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800cc40:	0719      	lsls	r1, r3, #28
 800cc42:	d422      	bmi.n	800cc8a <__swsetup_r+0x62>
 800cc44:	06da      	lsls	r2, r3, #27
 800cc46:	d407      	bmi.n	800cc58 <__swsetup_r+0x30>
 800cc48:	2209      	movs	r2, #9
 800cc4a:	602a      	str	r2, [r5, #0]
 800cc4c:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800cc50:	81a3      	strh	r3, [r4, #12]
 800cc52:	f04f 30ff 	mov.w	r0, #4294967295
 800cc56:	e033      	b.n	800ccc0 <__swsetup_r+0x98>
 800cc58:	0758      	lsls	r0, r3, #29
 800cc5a:	d512      	bpl.n	800cc82 <__swsetup_r+0x5a>
 800cc5c:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800cc5e:	b141      	cbz	r1, 800cc72 <__swsetup_r+0x4a>
 800cc60:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800cc64:	4299      	cmp	r1, r3
 800cc66:	d002      	beq.n	800cc6e <__swsetup_r+0x46>
 800cc68:	4628      	mov	r0, r5
 800cc6a:	f7fd fc0d 	bl	800a488 <_free_r>
 800cc6e:	2300      	movs	r3, #0
 800cc70:	6363      	str	r3, [r4, #52]	@ 0x34
 800cc72:	89a3      	ldrh	r3, [r4, #12]
 800cc74:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 800cc78:	81a3      	strh	r3, [r4, #12]
 800cc7a:	2300      	movs	r3, #0
 800cc7c:	6063      	str	r3, [r4, #4]
 800cc7e:	6923      	ldr	r3, [r4, #16]
 800cc80:	6023      	str	r3, [r4, #0]
 800cc82:	89a3      	ldrh	r3, [r4, #12]
 800cc84:	f043 0308 	orr.w	r3, r3, #8
 800cc88:	81a3      	strh	r3, [r4, #12]
 800cc8a:	6923      	ldr	r3, [r4, #16]
 800cc8c:	b94b      	cbnz	r3, 800cca2 <__swsetup_r+0x7a>
 800cc8e:	89a3      	ldrh	r3, [r4, #12]
 800cc90:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 800cc94:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800cc98:	d003      	beq.n	800cca2 <__swsetup_r+0x7a>
 800cc9a:	4621      	mov	r1, r4
 800cc9c:	4628      	mov	r0, r5
 800cc9e:	f000 f883 	bl	800cda8 <__smakebuf_r>
 800cca2:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800cca6:	f013 0201 	ands.w	r2, r3, #1
 800ccaa:	d00a      	beq.n	800ccc2 <__swsetup_r+0x9a>
 800ccac:	2200      	movs	r2, #0
 800ccae:	60a2      	str	r2, [r4, #8]
 800ccb0:	6962      	ldr	r2, [r4, #20]
 800ccb2:	4252      	negs	r2, r2
 800ccb4:	61a2      	str	r2, [r4, #24]
 800ccb6:	6922      	ldr	r2, [r4, #16]
 800ccb8:	b942      	cbnz	r2, 800cccc <__swsetup_r+0xa4>
 800ccba:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 800ccbe:	d1c5      	bne.n	800cc4c <__swsetup_r+0x24>
 800ccc0:	bd38      	pop	{r3, r4, r5, pc}
 800ccc2:	0799      	lsls	r1, r3, #30
 800ccc4:	bf58      	it	pl
 800ccc6:	6962      	ldrpl	r2, [r4, #20]
 800ccc8:	60a2      	str	r2, [r4, #8]
 800ccca:	e7f4      	b.n	800ccb6 <__swsetup_r+0x8e>
 800cccc:	2000      	movs	r0, #0
 800ccce:	e7f7      	b.n	800ccc0 <__swsetup_r+0x98>
 800ccd0:	2000009c 	.word	0x2000009c

0800ccd4 <_raise_r>:
 800ccd4:	291f      	cmp	r1, #31
 800ccd6:	b538      	push	{r3, r4, r5, lr}
 800ccd8:	4605      	mov	r5, r0
 800ccda:	460c      	mov	r4, r1
 800ccdc:	d904      	bls.n	800cce8 <_raise_r+0x14>
 800ccde:	2316      	movs	r3, #22
 800cce0:	6003      	str	r3, [r0, #0]
 800cce2:	f04f 30ff 	mov.w	r0, #4294967295
 800cce6:	bd38      	pop	{r3, r4, r5, pc}
 800cce8:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 800ccea:	b112      	cbz	r2, 800ccf2 <_raise_r+0x1e>
 800ccec:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800ccf0:	b94b      	cbnz	r3, 800cd06 <_raise_r+0x32>
 800ccf2:	4628      	mov	r0, r5
 800ccf4:	f000 f830 	bl	800cd58 <_getpid_r>
 800ccf8:	4622      	mov	r2, r4
 800ccfa:	4601      	mov	r1, r0
 800ccfc:	4628      	mov	r0, r5
 800ccfe:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800cd02:	f000 b817 	b.w	800cd34 <_kill_r>
 800cd06:	2b01      	cmp	r3, #1
 800cd08:	d00a      	beq.n	800cd20 <_raise_r+0x4c>
 800cd0a:	1c59      	adds	r1, r3, #1
 800cd0c:	d103      	bne.n	800cd16 <_raise_r+0x42>
 800cd0e:	2316      	movs	r3, #22
 800cd10:	6003      	str	r3, [r0, #0]
 800cd12:	2001      	movs	r0, #1
 800cd14:	e7e7      	b.n	800cce6 <_raise_r+0x12>
 800cd16:	2100      	movs	r1, #0
 800cd18:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 800cd1c:	4620      	mov	r0, r4
 800cd1e:	4798      	blx	r3
 800cd20:	2000      	movs	r0, #0
 800cd22:	e7e0      	b.n	800cce6 <_raise_r+0x12>

0800cd24 <raise>:
 800cd24:	4b02      	ldr	r3, [pc, #8]	@ (800cd30 <raise+0xc>)
 800cd26:	4601      	mov	r1, r0
 800cd28:	6818      	ldr	r0, [r3, #0]
 800cd2a:	f7ff bfd3 	b.w	800ccd4 <_raise_r>
 800cd2e:	bf00      	nop
 800cd30:	2000009c 	.word	0x2000009c

0800cd34 <_kill_r>:
 800cd34:	b538      	push	{r3, r4, r5, lr}
 800cd36:	4d07      	ldr	r5, [pc, #28]	@ (800cd54 <_kill_r+0x20>)
 800cd38:	2300      	movs	r3, #0
 800cd3a:	4604      	mov	r4, r0
 800cd3c:	4608      	mov	r0, r1
 800cd3e:	4611      	mov	r1, r2
 800cd40:	602b      	str	r3, [r5, #0]
 800cd42:	f7f6 f83d 	bl	8002dc0 <_kill>
 800cd46:	1c43      	adds	r3, r0, #1
 800cd48:	d102      	bne.n	800cd50 <_kill_r+0x1c>
 800cd4a:	682b      	ldr	r3, [r5, #0]
 800cd4c:	b103      	cbz	r3, 800cd50 <_kill_r+0x1c>
 800cd4e:	6023      	str	r3, [r4, #0]
 800cd50:	bd38      	pop	{r3, r4, r5, pc}
 800cd52:	bf00      	nop
 800cd54:	20000c24 	.word	0x20000c24

0800cd58 <_getpid_r>:
 800cd58:	f7f6 b82a 	b.w	8002db0 <_getpid>

0800cd5c <__swhatbuf_r>:
 800cd5c:	b570      	push	{r4, r5, r6, lr}
 800cd5e:	460c      	mov	r4, r1
 800cd60:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800cd64:	2900      	cmp	r1, #0
 800cd66:	b096      	sub	sp, #88	@ 0x58
 800cd68:	4615      	mov	r5, r2
 800cd6a:	461e      	mov	r6, r3
 800cd6c:	da0d      	bge.n	800cd8a <__swhatbuf_r+0x2e>
 800cd6e:	89a3      	ldrh	r3, [r4, #12]
 800cd70:	f013 0f80 	tst.w	r3, #128	@ 0x80
 800cd74:	f04f 0100 	mov.w	r1, #0
 800cd78:	bf14      	ite	ne
 800cd7a:	2340      	movne	r3, #64	@ 0x40
 800cd7c:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 800cd80:	2000      	movs	r0, #0
 800cd82:	6031      	str	r1, [r6, #0]
 800cd84:	602b      	str	r3, [r5, #0]
 800cd86:	b016      	add	sp, #88	@ 0x58
 800cd88:	bd70      	pop	{r4, r5, r6, pc}
 800cd8a:	466a      	mov	r2, sp
 800cd8c:	f000 f848 	bl	800ce20 <_fstat_r>
 800cd90:	2800      	cmp	r0, #0
 800cd92:	dbec      	blt.n	800cd6e <__swhatbuf_r+0x12>
 800cd94:	9901      	ldr	r1, [sp, #4]
 800cd96:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 800cd9a:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 800cd9e:	4259      	negs	r1, r3
 800cda0:	4159      	adcs	r1, r3
 800cda2:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800cda6:	e7eb      	b.n	800cd80 <__swhatbuf_r+0x24>

0800cda8 <__smakebuf_r>:
 800cda8:	898b      	ldrh	r3, [r1, #12]
 800cdaa:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800cdac:	079d      	lsls	r5, r3, #30
 800cdae:	4606      	mov	r6, r0
 800cdb0:	460c      	mov	r4, r1
 800cdb2:	d507      	bpl.n	800cdc4 <__smakebuf_r+0x1c>
 800cdb4:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 800cdb8:	6023      	str	r3, [r4, #0]
 800cdba:	6123      	str	r3, [r4, #16]
 800cdbc:	2301      	movs	r3, #1
 800cdbe:	6163      	str	r3, [r4, #20]
 800cdc0:	b003      	add	sp, #12
 800cdc2:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800cdc4:	ab01      	add	r3, sp, #4
 800cdc6:	466a      	mov	r2, sp
 800cdc8:	f7ff ffc8 	bl	800cd5c <__swhatbuf_r>
 800cdcc:	9f00      	ldr	r7, [sp, #0]
 800cdce:	4605      	mov	r5, r0
 800cdd0:	4639      	mov	r1, r7
 800cdd2:	4630      	mov	r0, r6
 800cdd4:	f7fd fbcc 	bl	800a570 <_malloc_r>
 800cdd8:	b948      	cbnz	r0, 800cdee <__smakebuf_r+0x46>
 800cdda:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800cdde:	059a      	lsls	r2, r3, #22
 800cde0:	d4ee      	bmi.n	800cdc0 <__smakebuf_r+0x18>
 800cde2:	f023 0303 	bic.w	r3, r3, #3
 800cde6:	f043 0302 	orr.w	r3, r3, #2
 800cdea:	81a3      	strh	r3, [r4, #12]
 800cdec:	e7e2      	b.n	800cdb4 <__smakebuf_r+0xc>
 800cdee:	89a3      	ldrh	r3, [r4, #12]
 800cdf0:	6020      	str	r0, [r4, #0]
 800cdf2:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800cdf6:	81a3      	strh	r3, [r4, #12]
 800cdf8:	9b01      	ldr	r3, [sp, #4]
 800cdfa:	e9c4 0704 	strd	r0, r7, [r4, #16]
 800cdfe:	b15b      	cbz	r3, 800ce18 <__smakebuf_r+0x70>
 800ce00:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800ce04:	4630      	mov	r0, r6
 800ce06:	f000 f81d 	bl	800ce44 <_isatty_r>
 800ce0a:	b128      	cbz	r0, 800ce18 <__smakebuf_r+0x70>
 800ce0c:	89a3      	ldrh	r3, [r4, #12]
 800ce0e:	f023 0303 	bic.w	r3, r3, #3
 800ce12:	f043 0301 	orr.w	r3, r3, #1
 800ce16:	81a3      	strh	r3, [r4, #12]
 800ce18:	89a3      	ldrh	r3, [r4, #12]
 800ce1a:	431d      	orrs	r5, r3
 800ce1c:	81a5      	strh	r5, [r4, #12]
 800ce1e:	e7cf      	b.n	800cdc0 <__smakebuf_r+0x18>

0800ce20 <_fstat_r>:
 800ce20:	b538      	push	{r3, r4, r5, lr}
 800ce22:	4d07      	ldr	r5, [pc, #28]	@ (800ce40 <_fstat_r+0x20>)
 800ce24:	2300      	movs	r3, #0
 800ce26:	4604      	mov	r4, r0
 800ce28:	4608      	mov	r0, r1
 800ce2a:	4611      	mov	r1, r2
 800ce2c:	602b      	str	r3, [r5, #0]
 800ce2e:	f7f6 f827 	bl	8002e80 <_fstat>
 800ce32:	1c43      	adds	r3, r0, #1
 800ce34:	d102      	bne.n	800ce3c <_fstat_r+0x1c>
 800ce36:	682b      	ldr	r3, [r5, #0]
 800ce38:	b103      	cbz	r3, 800ce3c <_fstat_r+0x1c>
 800ce3a:	6023      	str	r3, [r4, #0]
 800ce3c:	bd38      	pop	{r3, r4, r5, pc}
 800ce3e:	bf00      	nop
 800ce40:	20000c24 	.word	0x20000c24

0800ce44 <_isatty_r>:
 800ce44:	b538      	push	{r3, r4, r5, lr}
 800ce46:	4d06      	ldr	r5, [pc, #24]	@ (800ce60 <_isatty_r+0x1c>)
 800ce48:	2300      	movs	r3, #0
 800ce4a:	4604      	mov	r4, r0
 800ce4c:	4608      	mov	r0, r1
 800ce4e:	602b      	str	r3, [r5, #0]
 800ce50:	f7f6 f826 	bl	8002ea0 <_isatty>
 800ce54:	1c43      	adds	r3, r0, #1
 800ce56:	d102      	bne.n	800ce5e <_isatty_r+0x1a>
 800ce58:	682b      	ldr	r3, [r5, #0]
 800ce5a:	b103      	cbz	r3, 800ce5e <_isatty_r+0x1a>
 800ce5c:	6023      	str	r3, [r4, #0]
 800ce5e:	bd38      	pop	{r3, r4, r5, pc}
 800ce60:	20000c24 	.word	0x20000c24

0800ce64 <fmod>:
 800ce64:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800ce66:	ed2d 8b02 	vpush	{d8}
 800ce6a:	ec57 6b10 	vmov	r6, r7, d0
 800ce6e:	ec55 4b11 	vmov	r4, r5, d1
 800ce72:	f000 f825 	bl	800cec0 <__ieee754_fmod>
 800ce76:	4622      	mov	r2, r4
 800ce78:	462b      	mov	r3, r5
 800ce7a:	4630      	mov	r0, r6
 800ce7c:	4639      	mov	r1, r7
 800ce7e:	eeb0 8a40 	vmov.f32	s16, s0
 800ce82:	eef0 8a60 	vmov.f32	s17, s1
 800ce86:	f7f3 fe59 	bl	8000b3c <__aeabi_dcmpun>
 800ce8a:	b990      	cbnz	r0, 800ceb2 <fmod+0x4e>
 800ce8c:	2200      	movs	r2, #0
 800ce8e:	2300      	movs	r3, #0
 800ce90:	4620      	mov	r0, r4
 800ce92:	4629      	mov	r1, r5
 800ce94:	f7f3 fe20 	bl	8000ad8 <__aeabi_dcmpeq>
 800ce98:	b158      	cbz	r0, 800ceb2 <fmod+0x4e>
 800ce9a:	f7fc fc59 	bl	8009750 <__errno>
 800ce9e:	2321      	movs	r3, #33	@ 0x21
 800cea0:	6003      	str	r3, [r0, #0]
 800cea2:	2200      	movs	r2, #0
 800cea4:	2300      	movs	r3, #0
 800cea6:	4610      	mov	r0, r2
 800cea8:	4619      	mov	r1, r3
 800ceaa:	f7f3 fcd7 	bl	800085c <__aeabi_ddiv>
 800ceae:	ec41 0b18 	vmov	d8, r0, r1
 800ceb2:	eeb0 0a48 	vmov.f32	s0, s16
 800ceb6:	eef0 0a68 	vmov.f32	s1, s17
 800ceba:	ecbd 8b02 	vpop	{d8}
 800cebe:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

0800cec0 <__ieee754_fmod>:
 800cec0:	ec53 2b11 	vmov	r2, r3, d1
 800cec4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800cec8:	f023 4800 	bic.w	r8, r3, #2147483648	@ 0x80000000
 800cecc:	ea52 0408 	orrs.w	r4, r2, r8
 800ced0:	ec51 0b10 	vmov	r0, r1, d0
 800ced4:	461e      	mov	r6, r3
 800ced6:	4696      	mov	lr, r2
 800ced8:	4694      	mov	ip, r2
 800ceda:	d00c      	beq.n	800cef6 <__ieee754_fmod+0x36>
 800cedc:	4d76      	ldr	r5, [pc, #472]	@ (800d0b8 <__ieee754_fmod+0x1f8>)
 800cede:	f021 4900 	bic.w	r9, r1, #2147483648	@ 0x80000000
 800cee2:	45a9      	cmp	r9, r5
 800cee4:	460c      	mov	r4, r1
 800cee6:	d806      	bhi.n	800cef6 <__ieee754_fmod+0x36>
 800cee8:	4255      	negs	r5, r2
 800ceea:	4f74      	ldr	r7, [pc, #464]	@ (800d0bc <__ieee754_fmod+0x1fc>)
 800ceec:	4315      	orrs	r5, r2
 800ceee:	ea48 75d5 	orr.w	r5, r8, r5, lsr #31
 800cef2:	42bd      	cmp	r5, r7
 800cef4:	d909      	bls.n	800cf0a <__ieee754_fmod+0x4a>
 800cef6:	f7f3 fb87 	bl	8000608 <__aeabi_dmul>
 800cefa:	4602      	mov	r2, r0
 800cefc:	460b      	mov	r3, r1
 800cefe:	f7f3 fcad 	bl	800085c <__aeabi_ddiv>
 800cf02:	ec41 0b10 	vmov	d0, r0, r1
 800cf06:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800cf0a:	45c1      	cmp	r9, r8
 800cf0c:	4682      	mov	sl, r0
 800cf0e:	4607      	mov	r7, r0
 800cf10:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 800cf14:	dc09      	bgt.n	800cf2a <__ieee754_fmod+0x6a>
 800cf16:	dbf4      	blt.n	800cf02 <__ieee754_fmod+0x42>
 800cf18:	4282      	cmp	r2, r0
 800cf1a:	d8f2      	bhi.n	800cf02 <__ieee754_fmod+0x42>
 800cf1c:	d105      	bne.n	800cf2a <__ieee754_fmod+0x6a>
 800cf1e:	4b68      	ldr	r3, [pc, #416]	@ (800d0c0 <__ieee754_fmod+0x200>)
 800cf20:	eb03 7315 	add.w	r3, r3, r5, lsr #28
 800cf24:	e9d3 0100 	ldrd	r0, r1, [r3]
 800cf28:	e7eb      	b.n	800cf02 <__ieee754_fmod+0x42>
 800cf2a:	4964      	ldr	r1, [pc, #400]	@ (800d0bc <__ieee754_fmod+0x1fc>)
 800cf2c:	420c      	tst	r4, r1
 800cf2e:	d148      	bne.n	800cfc2 <__ieee754_fmod+0x102>
 800cf30:	f1b9 0f00 	cmp.w	r9, #0
 800cf34:	d13d      	bne.n	800cfb2 <__ieee754_fmod+0xf2>
 800cf36:	4a63      	ldr	r2, [pc, #396]	@ (800d0c4 <__ieee754_fmod+0x204>)
 800cf38:	4653      	mov	r3, sl
 800cf3a:	2b00      	cmp	r3, #0
 800cf3c:	dc36      	bgt.n	800cfac <__ieee754_fmod+0xec>
 800cf3e:	420e      	tst	r6, r1
 800cf40:	d14f      	bne.n	800cfe2 <__ieee754_fmod+0x122>
 800cf42:	f1b8 0f00 	cmp.w	r8, #0
 800cf46:	d144      	bne.n	800cfd2 <__ieee754_fmod+0x112>
 800cf48:	4b5e      	ldr	r3, [pc, #376]	@ (800d0c4 <__ieee754_fmod+0x204>)
 800cf4a:	4671      	mov	r1, lr
 800cf4c:	2900      	cmp	r1, #0
 800cf4e:	dc3d      	bgt.n	800cfcc <__ieee754_fmod+0x10c>
 800cf50:	485d      	ldr	r0, [pc, #372]	@ (800d0c8 <__ieee754_fmod+0x208>)
 800cf52:	4282      	cmp	r2, r0
 800cf54:	db4a      	blt.n	800cfec <__ieee754_fmod+0x12c>
 800cf56:	f3c4 0113 	ubfx	r1, r4, #0, #20
 800cf5a:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 800cf5e:	485a      	ldr	r0, [pc, #360]	@ (800d0c8 <__ieee754_fmod+0x208>)
 800cf60:	4283      	cmp	r3, r0
 800cf62:	db57      	blt.n	800d014 <__ieee754_fmod+0x154>
 800cf64:	f3c6 0613 	ubfx	r6, r6, #0, #20
 800cf68:	f446 1680 	orr.w	r6, r6, #1048576	@ 0x100000
 800cf6c:	1ad0      	subs	r0, r2, r3
 800cf6e:	1b8a      	subs	r2, r1, r6
 800cf70:	eba7 040c 	sub.w	r4, r7, ip
 800cf74:	2800      	cmp	r0, #0
 800cf76:	d162      	bne.n	800d03e <__ieee754_fmod+0x17e>
 800cf78:	4567      	cmp	r7, ip
 800cf7a:	bf38      	it	cc
 800cf7c:	f102 32ff 	addcc.w	r2, r2, #4294967295
 800cf80:	2a00      	cmp	r2, #0
 800cf82:	bfbc      	itt	lt
 800cf84:	463c      	movlt	r4, r7
 800cf86:	460a      	movlt	r2, r1
 800cf88:	ea52 0104 	orrs.w	r1, r2, r4
 800cf8c:	d0c7      	beq.n	800cf1e <__ieee754_fmod+0x5e>
 800cf8e:	f5b2 1f80 	cmp.w	r2, #1048576	@ 0x100000
 800cf92:	db69      	blt.n	800d068 <__ieee754_fmod+0x1a8>
 800cf94:	494c      	ldr	r1, [pc, #304]	@ (800d0c8 <__ieee754_fmod+0x208>)
 800cf96:	428b      	cmp	r3, r1
 800cf98:	db6c      	blt.n	800d074 <__ieee754_fmod+0x1b4>
 800cf9a:	f5a2 1280 	sub.w	r2, r2, #1048576	@ 0x100000
 800cf9e:	432a      	orrs	r2, r5
 800cfa0:	f203 33ff 	addw	r3, r3, #1023	@ 0x3ff
 800cfa4:	ea42 5103 	orr.w	r1, r2, r3, lsl #20
 800cfa8:	4620      	mov	r0, r4
 800cfaa:	e7aa      	b.n	800cf02 <__ieee754_fmod+0x42>
 800cfac:	3a01      	subs	r2, #1
 800cfae:	005b      	lsls	r3, r3, #1
 800cfb0:	e7c3      	b.n	800cf3a <__ieee754_fmod+0x7a>
 800cfb2:	4a45      	ldr	r2, [pc, #276]	@ (800d0c8 <__ieee754_fmod+0x208>)
 800cfb4:	ea4f 23c9 	mov.w	r3, r9, lsl #11
 800cfb8:	2b00      	cmp	r3, #0
 800cfba:	ddc0      	ble.n	800cf3e <__ieee754_fmod+0x7e>
 800cfbc:	3a01      	subs	r2, #1
 800cfbe:	005b      	lsls	r3, r3, #1
 800cfc0:	e7fa      	b.n	800cfb8 <__ieee754_fmod+0xf8>
 800cfc2:	ea4f 5229 	mov.w	r2, r9, asr #20
 800cfc6:	f2a2 32ff 	subw	r2, r2, #1023	@ 0x3ff
 800cfca:	e7b8      	b.n	800cf3e <__ieee754_fmod+0x7e>
 800cfcc:	3b01      	subs	r3, #1
 800cfce:	0049      	lsls	r1, r1, #1
 800cfd0:	e7bc      	b.n	800cf4c <__ieee754_fmod+0x8c>
 800cfd2:	4b3d      	ldr	r3, [pc, #244]	@ (800d0c8 <__ieee754_fmod+0x208>)
 800cfd4:	ea4f 21c8 	mov.w	r1, r8, lsl #11
 800cfd8:	2900      	cmp	r1, #0
 800cfda:	ddb9      	ble.n	800cf50 <__ieee754_fmod+0x90>
 800cfdc:	3b01      	subs	r3, #1
 800cfde:	0049      	lsls	r1, r1, #1
 800cfe0:	e7fa      	b.n	800cfd8 <__ieee754_fmod+0x118>
 800cfe2:	ea4f 5328 	mov.w	r3, r8, asr #20
 800cfe6:	f2a3 33ff 	subw	r3, r3, #1023	@ 0x3ff
 800cfea:	e7b1      	b.n	800cf50 <__ieee754_fmod+0x90>
 800cfec:	1a80      	subs	r0, r0, r2
 800cfee:	281f      	cmp	r0, #31
 800cff0:	dc0a      	bgt.n	800d008 <__ieee754_fmod+0x148>
 800cff2:	f202 411e 	addw	r1, r2, #1054	@ 0x41e
 800cff6:	fa09 f900 	lsl.w	r9, r9, r0
 800cffa:	fa2a f101 	lsr.w	r1, sl, r1
 800cffe:	ea41 0109 	orr.w	r1, r1, r9
 800d002:	fa0a f700 	lsl.w	r7, sl, r0
 800d006:	e7aa      	b.n	800cf5e <__ieee754_fmod+0x9e>
 800d008:	4930      	ldr	r1, [pc, #192]	@ (800d0cc <__ieee754_fmod+0x20c>)
 800d00a:	1a89      	subs	r1, r1, r2
 800d00c:	fa0a f101 	lsl.w	r1, sl, r1
 800d010:	2700      	movs	r7, #0
 800d012:	e7a4      	b.n	800cf5e <__ieee754_fmod+0x9e>
 800d014:	1ac0      	subs	r0, r0, r3
 800d016:	281f      	cmp	r0, #31
 800d018:	dc0a      	bgt.n	800d030 <__ieee754_fmod+0x170>
 800d01a:	f203 461e 	addw	r6, r3, #1054	@ 0x41e
 800d01e:	fa08 f800 	lsl.w	r8, r8, r0
 800d022:	fa2e f606 	lsr.w	r6, lr, r6
 800d026:	ea46 0608 	orr.w	r6, r6, r8
 800d02a:	fa0e fc00 	lsl.w	ip, lr, r0
 800d02e:	e79d      	b.n	800cf6c <__ieee754_fmod+0xac>
 800d030:	4e26      	ldr	r6, [pc, #152]	@ (800d0cc <__ieee754_fmod+0x20c>)
 800d032:	1af6      	subs	r6, r6, r3
 800d034:	fa0e f606 	lsl.w	r6, lr, r6
 800d038:	f04f 0c00 	mov.w	ip, #0
 800d03c:	e796      	b.n	800cf6c <__ieee754_fmod+0xac>
 800d03e:	4567      	cmp	r7, ip
 800d040:	bf38      	it	cc
 800d042:	f102 32ff 	addcc.w	r2, r2, #4294967295
 800d046:	2a00      	cmp	r2, #0
 800d048:	da05      	bge.n	800d056 <__ieee754_fmod+0x196>
 800d04a:	0ffa      	lsrs	r2, r7, #31
 800d04c:	eb02 0141 	add.w	r1, r2, r1, lsl #1
 800d050:	007f      	lsls	r7, r7, #1
 800d052:	3801      	subs	r0, #1
 800d054:	e78b      	b.n	800cf6e <__ieee754_fmod+0xae>
 800d056:	ea52 0104 	orrs.w	r1, r2, r4
 800d05a:	f43f af60 	beq.w	800cf1e <__ieee754_fmod+0x5e>
 800d05e:	0fe1      	lsrs	r1, r4, #31
 800d060:	eb01 0142 	add.w	r1, r1, r2, lsl #1
 800d064:	0067      	lsls	r7, r4, #1
 800d066:	e7f4      	b.n	800d052 <__ieee754_fmod+0x192>
 800d068:	0fe1      	lsrs	r1, r4, #31
 800d06a:	eb01 0242 	add.w	r2, r1, r2, lsl #1
 800d06e:	0064      	lsls	r4, r4, #1
 800d070:	3b01      	subs	r3, #1
 800d072:	e78c      	b.n	800cf8e <__ieee754_fmod+0xce>
 800d074:	1ac9      	subs	r1, r1, r3
 800d076:	2914      	cmp	r1, #20
 800d078:	dc0a      	bgt.n	800d090 <__ieee754_fmod+0x1d0>
 800d07a:	f203 431e 	addw	r3, r3, #1054	@ 0x41e
 800d07e:	fa02 f303 	lsl.w	r3, r2, r3
 800d082:	40cc      	lsrs	r4, r1
 800d084:	4323      	orrs	r3, r4
 800d086:	410a      	asrs	r2, r1
 800d088:	ea42 0105 	orr.w	r1, r2, r5
 800d08c:	4618      	mov	r0, r3
 800d08e:	e738      	b.n	800cf02 <__ieee754_fmod+0x42>
 800d090:	291f      	cmp	r1, #31
 800d092:	dc07      	bgt.n	800d0a4 <__ieee754_fmod+0x1e4>
 800d094:	f203 431e 	addw	r3, r3, #1054	@ 0x41e
 800d098:	40cc      	lsrs	r4, r1
 800d09a:	fa02 f303 	lsl.w	r3, r2, r3
 800d09e:	4323      	orrs	r3, r4
 800d0a0:	462a      	mov	r2, r5
 800d0a2:	e7f1      	b.n	800d088 <__ieee754_fmod+0x1c8>
 800d0a4:	f1c3 437f 	rsb	r3, r3, #4278190080	@ 0xff000000
 800d0a8:	f503 037f 	add.w	r3, r3, #16711680	@ 0xff0000
 800d0ac:	f503 437b 	add.w	r3, r3, #64256	@ 0xfb00
 800d0b0:	33e2      	adds	r3, #226	@ 0xe2
 800d0b2:	fa42 f303 	asr.w	r3, r2, r3
 800d0b6:	e7f3      	b.n	800d0a0 <__ieee754_fmod+0x1e0>
 800d0b8:	7fefffff 	.word	0x7fefffff
 800d0bc:	7ff00000 	.word	0x7ff00000
 800d0c0:	0800dd20 	.word	0x0800dd20
 800d0c4:	fffffbed 	.word	0xfffffbed
 800d0c8:	fffffc02 	.word	0xfffffc02
 800d0cc:	fffffbe2 	.word	0xfffffbe2

0800d0d0 <_init>:
 800d0d0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800d0d2:	bf00      	nop
 800d0d4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800d0d6:	bc08      	pop	{r3}
 800d0d8:	469e      	mov	lr, r3
 800d0da:	4770      	bx	lr

0800d0dc <_fini>:
 800d0dc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800d0de:	bf00      	nop
 800d0e0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800d0e2:	bc08      	pop	{r3}
 800d0e4:	469e      	mov	lr, r3
 800d0e6:	4770      	bx	lr
