Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Sun Sep 28 10:16:43 2025
| Host         : LAPTOP-1SQM85NC running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file testwith1speed_wrapper_timing_summary_routed.rpt -pb testwith1speed_wrapper_timing_summary_routed.pb -rpx testwith1speed_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : testwith1speed_wrapper
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                     Violations  
---------  ----------------  ------------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell     1000        
LUTAR-1    Warning           LUT drives async reset alert    2           
TIMING-20  Warning           Non-clocked latch               1           
LATCH-1    Advisory          Existing latches in the design  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (18931)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (51338)
5. checking no_input_delay (21)
6. checking no_output_delay (50)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (18931)
----------------------------
 There are 18929 register/latch pins with no clock driven by root clock pin: sysclk (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: testwith1speed_i/Switchmod_0/U0/o_signal_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: testwith1speed_i/UART_RX_100MHZ_1/U0/r_RX_DV_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (51338)
----------------------------------------------------
 There are 51338 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (21)
-------------------------------
 There are 21 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (50)
--------------------------------
 There are 50 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                51388          inf        0.000                      0                51388           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay         51388 Endpoints
Min Delay         51388 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 testwith1speed_i/RAD_formatter_0/U0/RAD_bit_cnt_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            testwith1speed_i/RAD_formatter_0/U0/RAD_data_i_reg[1800]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        37.672ns  (logic 1.899ns (5.041%)  route 35.773ns (94.959%))
  Logic Levels:           7  (CARRY4=2 FDRE=1 LUT1=1 LUT2=1 LUT5=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y56         FDRE                         0.000     0.000 r  testwith1speed_i/RAD_formatter_0/U0/RAD_bit_cnt_reg[3]/C
    SLICE_X10Y56         FDRE (Prop_fdre_C_Q)         0.518     0.518 f  testwith1speed_i/RAD_formatter_0/U0/RAD_bit_cnt_reg[3]/Q
                         net (fo=5, routed)           0.718     1.236    testwith1speed_i/RAD_formatter_0/U0/RAD_bit_cnt_reg_n_0_[3]
    SLICE_X12Y56         LUT1 (Prop_lut1_I0_O)        0.124     1.360 r  testwith1speed_i/RAD_formatter_0/U0/RAD_data_i[4974]_i_9/O
                         net (fo=1, routed)           0.000     1.360    testwith1speed_i/RAD_formatter_0/U0/RAD_data_i[4974]_i_9_n_0
    SLICE_X12Y56         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     1.740 r  testwith1speed_i/RAD_formatter_0/U0/RAD_data_i_reg[4974]_i_4/CO[3]
                         net (fo=1, routed)           0.000     1.740    testwith1speed_i/RAD_formatter_0/U0/RAD_data_i_reg[4974]_i_4_n_0
    SLICE_X12Y57         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     2.063 f  testwith1speed_i/RAD_formatter_0/U0/RAD_data_i_reg[4983]_i_5/O[1]
                         net (fo=1496, routed)       18.943    21.006    testwith1speed_i/RAD_formatter_0/U0/RAD_data_i_reg[4983]_i_5_n_6
    SLICE_X76Y31         LUT2 (Prop_lut2_I1_O)        0.306    21.312 f  testwith1speed_i/RAD_formatter_0/U0/RAD_data_i[4926]_i_4/O
                         net (fo=820, routed)        15.073    36.386    testwith1speed_i/RAD_formatter_0/U0/RAD_data_i[4926]_i_4_n_0
    SLICE_X30Y56         LUT6 (Prop_lut6_I1_O)        0.124    36.510 r  testwith1speed_i/RAD_formatter_0/U0/RAD_data_i[1800]_i_2/O
                         net (fo=1, routed)           1.038    37.548    testwith1speed_i/RAD_formatter_0/U0/RAD_data_i[1800]_i_2_n_0
    SLICE_X30Y55         LUT5 (Prop_lut5_I0_O)        0.124    37.672 r  testwith1speed_i/RAD_formatter_0/U0/RAD_data_i[1800]_i_1/O
                         net (fo=1, routed)           0.000    37.672    testwith1speed_i/RAD_formatter_0/U0/RAD_data_i[1800]_i_1_n_0
    SLICE_X30Y55         FDRE                                         r  testwith1speed_i/RAD_formatter_0/U0/RAD_data_i_reg[1800]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 testwith1speed_i/RAD_formatter_0/U0/RAD_bit_cnt_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            testwith1speed_i/RAD_formatter_0/U0/RAD_data_i_reg[1825]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        37.391ns  (logic 1.899ns (5.079%)  route 35.492ns (94.921%))
  Logic Levels:           7  (CARRY4=2 FDRE=1 LUT1=1 LUT2=1 LUT5=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y56         FDRE                         0.000     0.000 r  testwith1speed_i/RAD_formatter_0/U0/RAD_bit_cnt_reg[3]/C
    SLICE_X10Y56         FDRE (Prop_fdre_C_Q)         0.518     0.518 f  testwith1speed_i/RAD_formatter_0/U0/RAD_bit_cnt_reg[3]/Q
                         net (fo=5, routed)           0.718     1.236    testwith1speed_i/RAD_formatter_0/U0/RAD_bit_cnt_reg_n_0_[3]
    SLICE_X12Y56         LUT1 (Prop_lut1_I0_O)        0.124     1.360 r  testwith1speed_i/RAD_formatter_0/U0/RAD_data_i[4974]_i_9/O
                         net (fo=1, routed)           0.000     1.360    testwith1speed_i/RAD_formatter_0/U0/RAD_data_i[4974]_i_9_n_0
    SLICE_X12Y56         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     1.740 r  testwith1speed_i/RAD_formatter_0/U0/RAD_data_i_reg[4974]_i_4/CO[3]
                         net (fo=1, routed)           0.000     1.740    testwith1speed_i/RAD_formatter_0/U0/RAD_data_i_reg[4974]_i_4_n_0
    SLICE_X12Y57         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     2.063 f  testwith1speed_i/RAD_formatter_0/U0/RAD_data_i_reg[4983]_i_5/O[1]
                         net (fo=1496, routed)       18.943    21.006    testwith1speed_i/RAD_formatter_0/U0/RAD_data_i_reg[4983]_i_5_n_6
    SLICE_X76Y31         LUT2 (Prop_lut2_I1_O)        0.306    21.312 f  testwith1speed_i/RAD_formatter_0/U0/RAD_data_i[4926]_i_4/O
                         net (fo=820, routed)        14.934    36.246    testwith1speed_i/RAD_formatter_0/U0/RAD_data_i[4926]_i_4_n_0
    SLICE_X42Y57         LUT6 (Prop_lut6_I2_O)        0.124    36.370 r  testwith1speed_i/RAD_formatter_0/U0/RAD_data_i[1825]_i_2/O
                         net (fo=1, routed)           0.897    37.267    testwith1speed_i/RAD_formatter_0/U0/RAD_data_i[1825]_i_2_n_0
    SLICE_X42Y57         LUT5 (Prop_lut5_I0_O)        0.124    37.391 r  testwith1speed_i/RAD_formatter_0/U0/RAD_data_i[1825]_i_1/O
                         net (fo=1, routed)           0.000    37.391    testwith1speed_i/RAD_formatter_0/U0/RAD_data_i[1825]_i_1_n_0
    SLICE_X42Y57         FDRE                                         r  testwith1speed_i/RAD_formatter_0/U0/RAD_data_i_reg[1825]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 testwith1speed_i/RAD_formatter_0/U0/RAD_bit_cnt_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            testwith1speed_i/RAD_formatter_0/U0/RAD_data_i_reg[1070]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        37.091ns  (logic 1.899ns (5.120%)  route 35.192ns (94.880%))
  Logic Levels:           7  (CARRY4=2 FDRE=1 LUT1=1 LUT2=1 LUT5=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y56         FDRE                         0.000     0.000 r  testwith1speed_i/RAD_formatter_0/U0/RAD_bit_cnt_reg[3]/C
    SLICE_X10Y56         FDRE (Prop_fdre_C_Q)         0.518     0.518 f  testwith1speed_i/RAD_formatter_0/U0/RAD_bit_cnt_reg[3]/Q
                         net (fo=5, routed)           0.718     1.236    testwith1speed_i/RAD_formatter_0/U0/RAD_bit_cnt_reg_n_0_[3]
    SLICE_X12Y56         LUT1 (Prop_lut1_I0_O)        0.124     1.360 r  testwith1speed_i/RAD_formatter_0/U0/RAD_data_i[4974]_i_9/O
                         net (fo=1, routed)           0.000     1.360    testwith1speed_i/RAD_formatter_0/U0/RAD_data_i[4974]_i_9_n_0
    SLICE_X12Y56         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     1.740 r  testwith1speed_i/RAD_formatter_0/U0/RAD_data_i_reg[4974]_i_4/CO[3]
                         net (fo=1, routed)           0.000     1.740    testwith1speed_i/RAD_formatter_0/U0/RAD_data_i_reg[4974]_i_4_n_0
    SLICE_X12Y57         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     2.063 f  testwith1speed_i/RAD_formatter_0/U0/RAD_data_i_reg[4983]_i_5/O[1]
                         net (fo=1496, routed)       18.943    21.006    testwith1speed_i/RAD_formatter_0/U0/RAD_data_i_reg[4983]_i_5_n_6
    SLICE_X76Y31         LUT2 (Prop_lut2_I1_O)        0.306    21.312 f  testwith1speed_i/RAD_formatter_0/U0/RAD_data_i[4926]_i_4/O
                         net (fo=820, routed)        15.098    36.410    testwith1speed_i/RAD_formatter_0/U0/RAD_data_i[4926]_i_4_n_0
    SLICE_X47Y75         LUT6 (Prop_lut6_I1_O)        0.124    36.534 r  testwith1speed_i/RAD_formatter_0/U0/RAD_data_i[1070]_i_2/O
                         net (fo=1, routed)           0.433    36.967    testwith1speed_i/RAD_formatter_0/U0/RAD_data_i[1070]_i_2_n_0
    SLICE_X47Y75         LUT5 (Prop_lut5_I0_O)        0.124    37.091 r  testwith1speed_i/RAD_formatter_0/U0/RAD_data_i[1070]_i_1/O
                         net (fo=1, routed)           0.000    37.091    testwith1speed_i/RAD_formatter_0/U0/RAD_data_i[1070]_i_1_n_0
    SLICE_X47Y75         FDRE                                         r  testwith1speed_i/RAD_formatter_0/U0/RAD_data_i_reg[1070]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 testwith1speed_i/RAD_formatter_0/U0/RAD_bit_cnt_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            testwith1speed_i/RAD_formatter_0/U0/RAD_data_i_reg[2332]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        37.089ns  (logic 1.899ns (5.120%)  route 35.190ns (94.880%))
  Logic Levels:           7  (CARRY4=2 FDRE=1 LUT1=1 LUT2=1 LUT5=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y56         FDRE                         0.000     0.000 r  testwith1speed_i/RAD_formatter_0/U0/RAD_bit_cnt_reg[3]/C
    SLICE_X10Y56         FDRE (Prop_fdre_C_Q)         0.518     0.518 f  testwith1speed_i/RAD_formatter_0/U0/RAD_bit_cnt_reg[3]/Q
                         net (fo=5, routed)           0.718     1.236    testwith1speed_i/RAD_formatter_0/U0/RAD_bit_cnt_reg_n_0_[3]
    SLICE_X12Y56         LUT1 (Prop_lut1_I0_O)        0.124     1.360 r  testwith1speed_i/RAD_formatter_0/U0/RAD_data_i[4974]_i_9/O
                         net (fo=1, routed)           0.000     1.360    testwith1speed_i/RAD_formatter_0/U0/RAD_data_i[4974]_i_9_n_0
    SLICE_X12Y56         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     1.740 r  testwith1speed_i/RAD_formatter_0/U0/RAD_data_i_reg[4974]_i_4/CO[3]
                         net (fo=1, routed)           0.000     1.740    testwith1speed_i/RAD_formatter_0/U0/RAD_data_i_reg[4974]_i_4_n_0
    SLICE_X12Y57         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     2.063 f  testwith1speed_i/RAD_formatter_0/U0/RAD_data_i_reg[4983]_i_5/O[1]
                         net (fo=1496, routed)       18.943    21.006    testwith1speed_i/RAD_formatter_0/U0/RAD_data_i_reg[4983]_i_5_n_6
    SLICE_X76Y31         LUT2 (Prop_lut2_I1_O)        0.306    21.312 f  testwith1speed_i/RAD_formatter_0/U0/RAD_data_i[4926]_i_4/O
                         net (fo=820, routed)        14.519    35.831    testwith1speed_i/RAD_formatter_0/U0/RAD_data_i[4926]_i_4_n_0
    SLICE_X3Y0           LUT6 (Prop_lut6_I1_O)        0.124    35.955 r  testwith1speed_i/RAD_formatter_0/U0/RAD_data_i[2332]_i_2/O
                         net (fo=1, routed)           1.010    36.965    testwith1speed_i/RAD_formatter_0/U0/RAD_data_i[2332]_i_2_n_0
    SLICE_X3Y1           LUT5 (Prop_lut5_I0_O)        0.124    37.089 r  testwith1speed_i/RAD_formatter_0/U0/RAD_data_i[2332]_i_1/O
                         net (fo=1, routed)           0.000    37.089    testwith1speed_i/RAD_formatter_0/U0/RAD_data_i[2332]_i_1_n_0
    SLICE_X3Y1           FDRE                                         r  testwith1speed_i/RAD_formatter_0/U0/RAD_data_i_reg[2332]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 testwith1speed_i/RAD_formatter_0/U0/RAD_bit_cnt_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            testwith1speed_i/RAD_formatter_0/U0/RAD_data_i_reg[4426]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        37.011ns  (logic 1.784ns (4.820%)  route 35.227ns (95.180%))
  Logic Levels:           7  (CARRY4=2 FDRE=1 LUT1=1 LUT2=1 LUT5=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y56         FDRE                         0.000     0.000 r  testwith1speed_i/RAD_formatter_0/U0/RAD_bit_cnt_reg[3]/C
    SLICE_X10Y56         FDRE (Prop_fdre_C_Q)         0.518     0.518 f  testwith1speed_i/RAD_formatter_0/U0/RAD_bit_cnt_reg[3]/Q
                         net (fo=5, routed)           0.718     1.236    testwith1speed_i/RAD_formatter_0/U0/RAD_bit_cnt_reg_n_0_[3]
    SLICE_X12Y56         LUT1 (Prop_lut1_I0_O)        0.124     1.360 r  testwith1speed_i/RAD_formatter_0/U0/RAD_data_i[4974]_i_9/O
                         net (fo=1, routed)           0.000     1.360    testwith1speed_i/RAD_formatter_0/U0/RAD_data_i[4974]_i_9_n_0
    SLICE_X12Y56         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     1.740 r  testwith1speed_i/RAD_formatter_0/U0/RAD_data_i_reg[4974]_i_4/CO[3]
                         net (fo=1, routed)           0.000     1.740    testwith1speed_i/RAD_formatter_0/U0/RAD_data_i_reg[4974]_i_4_n_0
    SLICE_X12Y57         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     1.959 f  testwith1speed_i/RAD_formatter_0/U0/RAD_data_i_reg[4983]_i_5/O[0]
                         net (fo=2745, routed)       20.221    22.180    testwith1speed_i/RAD_formatter_0/U0/RAD_data_i_reg[4983]_i_5_n_7
    SLICE_X78Y35         LUT2 (Prop_lut2_I0_O)        0.295    22.475 f  testwith1speed_i/RAD_formatter_0/U0/RAD_data_i[4943]_i_4/O
                         net (fo=317, routed)        13.835    36.311    testwith1speed_i/RAD_formatter_0/U0/RAD_data_i[4943]_i_4_n_0
    SLICE_X2Y40          LUT6 (Prop_lut6_I3_O)        0.124    36.435 r  testwith1speed_i/RAD_formatter_0/U0/RAD_data_i[4426]_i_2/O
                         net (fo=1, routed)           0.452    36.887    testwith1speed_i/RAD_formatter_0/U0/RAD_data_i[4426]_i_2_n_0
    SLICE_X2Y40          LUT5 (Prop_lut5_I0_O)        0.124    37.011 r  testwith1speed_i/RAD_formatter_0/U0/RAD_data_i[4426]_i_1/O
                         net (fo=1, routed)           0.000    37.011    testwith1speed_i/RAD_formatter_0/U0/RAD_data_i[4426]_i_1_n_0
    SLICE_X2Y40          FDRE                                         r  testwith1speed_i/RAD_formatter_0/U0/RAD_data_i_reg[4426]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 testwith1speed_i/RAD_formatter_0/U0/RAD_bit_cnt_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            testwith1speed_i/RAD_formatter_0/U0/RAD_data_i_reg[2234]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        36.973ns  (logic 1.784ns (4.825%)  route 35.189ns (95.175%))
  Logic Levels:           7  (CARRY4=2 FDRE=1 LUT1=1 LUT2=1 LUT5=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y56         FDRE                         0.000     0.000 r  testwith1speed_i/RAD_formatter_0/U0/RAD_bit_cnt_reg[3]/C
    SLICE_X10Y56         FDRE (Prop_fdre_C_Q)         0.518     0.518 f  testwith1speed_i/RAD_formatter_0/U0/RAD_bit_cnt_reg[3]/Q
                         net (fo=5, routed)           0.718     1.236    testwith1speed_i/RAD_formatter_0/U0/RAD_bit_cnt_reg_n_0_[3]
    SLICE_X12Y56         LUT1 (Prop_lut1_I0_O)        0.124     1.360 r  testwith1speed_i/RAD_formatter_0/U0/RAD_data_i[4974]_i_9/O
                         net (fo=1, routed)           0.000     1.360    testwith1speed_i/RAD_formatter_0/U0/RAD_data_i[4974]_i_9_n_0
    SLICE_X12Y56         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     1.740 r  testwith1speed_i/RAD_formatter_0/U0/RAD_data_i_reg[4974]_i_4/CO[3]
                         net (fo=1, routed)           0.000     1.740    testwith1speed_i/RAD_formatter_0/U0/RAD_data_i_reg[4974]_i_4_n_0
    SLICE_X12Y57         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     1.959 r  testwith1speed_i/RAD_formatter_0/U0/RAD_data_i_reg[4983]_i_5/O[0]
                         net (fo=2745, routed)       21.270    23.229    testwith1speed_i/RAD_formatter_0/U0/RAD_data_i_reg[4983]_i_5_n_7
    SLICE_X79Y43         LUT2 (Prop_lut2_I0_O)        0.295    23.524 f  testwith1speed_i/RAD_formatter_0/U0/RAD_data_i[4983]_i_6/O
                         net (fo=308, routed)        12.556    36.080    testwith1speed_i/RAD_formatter_0/U0/RAD_data_i[4983]_i_6_n_0
    SLICE_X33Y9          LUT6 (Prop_lut6_I3_O)        0.124    36.204 r  testwith1speed_i/RAD_formatter_0/U0/RAD_data_i[2234]_i_2/O
                         net (fo=1, routed)           0.645    36.849    testwith1speed_i/RAD_formatter_0/U0/RAD_data_i[2234]_i_2_n_0
    SLICE_X33Y9          LUT5 (Prop_lut5_I0_O)        0.124    36.973 r  testwith1speed_i/RAD_formatter_0/U0/RAD_data_i[2234]_i_1/O
                         net (fo=1, routed)           0.000    36.973    testwith1speed_i/RAD_formatter_0/U0/RAD_data_i[2234]_i_1_n_0
    SLICE_X33Y9          FDRE                                         r  testwith1speed_i/RAD_formatter_0/U0/RAD_data_i_reg[2234]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 testwith1speed_i/RAD_formatter_0/U0/RAD_bit_cnt_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            testwith1speed_i/RAD_formatter_0/U0/RAD_data_i_reg[1547]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        36.948ns  (logic 1.899ns (5.140%)  route 35.049ns (94.860%))
  Logic Levels:           7  (CARRY4=2 FDRE=1 LUT1=1 LUT2=1 LUT5=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y56         FDRE                         0.000     0.000 r  testwith1speed_i/RAD_formatter_0/U0/RAD_bit_cnt_reg[3]/C
    SLICE_X10Y56         FDRE (Prop_fdre_C_Q)         0.518     0.518 f  testwith1speed_i/RAD_formatter_0/U0/RAD_bit_cnt_reg[3]/Q
                         net (fo=5, routed)           0.718     1.236    testwith1speed_i/RAD_formatter_0/U0/RAD_bit_cnt_reg_n_0_[3]
    SLICE_X12Y56         LUT1 (Prop_lut1_I0_O)        0.124     1.360 r  testwith1speed_i/RAD_formatter_0/U0/RAD_data_i[4974]_i_9/O
                         net (fo=1, routed)           0.000     1.360    testwith1speed_i/RAD_formatter_0/U0/RAD_data_i[4974]_i_9_n_0
    SLICE_X12Y56         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     1.740 r  testwith1speed_i/RAD_formatter_0/U0/RAD_data_i_reg[4974]_i_4/CO[3]
                         net (fo=1, routed)           0.000     1.740    testwith1speed_i/RAD_formatter_0/U0/RAD_data_i_reg[4974]_i_4_n_0
    SLICE_X12Y57         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     2.063 f  testwith1speed_i/RAD_formatter_0/U0/RAD_data_i_reg[4983]_i_5/O[1]
                         net (fo=1496, routed)       18.943    21.006    testwith1speed_i/RAD_formatter_0/U0/RAD_data_i_reg[4983]_i_5_n_6
    SLICE_X76Y31         LUT2 (Prop_lut2_I1_O)        0.306    21.312 f  testwith1speed_i/RAD_formatter_0/U0/RAD_data_i[4926]_i_4/O
                         net (fo=820, routed)        14.462    35.774    testwith1speed_i/RAD_formatter_0/U0/RAD_data_i[4926]_i_4_n_0
    SLICE_X46Y77         LUT6 (Prop_lut6_I1_O)        0.124    35.898 r  testwith1speed_i/RAD_formatter_0/U0/RAD_data_i[1547]_i_2/O
                         net (fo=1, routed)           0.926    36.824    testwith1speed_i/RAD_formatter_0/U0/RAD_data_i[1547]_i_2_n_0
    SLICE_X46Y77         LUT5 (Prop_lut5_I0_O)        0.124    36.948 r  testwith1speed_i/RAD_formatter_0/U0/RAD_data_i[1547]_i_1/O
                         net (fo=1, routed)           0.000    36.948    testwith1speed_i/RAD_formatter_0/U0/RAD_data_i[1547]_i_1_n_0
    SLICE_X46Y77         FDRE                                         r  testwith1speed_i/RAD_formatter_0/U0/RAD_data_i_reg[1547]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 testwith1speed_i/RAD_formatter_0/U0/RAD_bit_cnt_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            testwith1speed_i/RAD_formatter_0/U0/RAD_data_i_reg[3118]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        36.904ns  (logic 1.899ns (5.146%)  route 35.005ns (94.854%))
  Logic Levels:           7  (CARRY4=2 FDRE=1 LUT1=1 LUT2=1 LUT5=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y56         FDRE                         0.000     0.000 r  testwith1speed_i/RAD_formatter_0/U0/RAD_bit_cnt_reg[3]/C
    SLICE_X10Y56         FDRE (Prop_fdre_C_Q)         0.518     0.518 f  testwith1speed_i/RAD_formatter_0/U0/RAD_bit_cnt_reg[3]/Q
                         net (fo=5, routed)           0.718     1.236    testwith1speed_i/RAD_formatter_0/U0/RAD_bit_cnt_reg_n_0_[3]
    SLICE_X12Y56         LUT1 (Prop_lut1_I0_O)        0.124     1.360 r  testwith1speed_i/RAD_formatter_0/U0/RAD_data_i[4974]_i_9/O
                         net (fo=1, routed)           0.000     1.360    testwith1speed_i/RAD_formatter_0/U0/RAD_data_i[4974]_i_9_n_0
    SLICE_X12Y56         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     1.740 r  testwith1speed_i/RAD_formatter_0/U0/RAD_data_i_reg[4974]_i_4/CO[3]
                         net (fo=1, routed)           0.000     1.740    testwith1speed_i/RAD_formatter_0/U0/RAD_data_i_reg[4974]_i_4_n_0
    SLICE_X12Y57         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     2.063 f  testwith1speed_i/RAD_formatter_0/U0/RAD_data_i_reg[4983]_i_5/O[1]
                         net (fo=1496, routed)       18.943    21.006    testwith1speed_i/RAD_formatter_0/U0/RAD_data_i_reg[4983]_i_5_n_6
    SLICE_X76Y31         LUT2 (Prop_lut2_I1_O)        0.306    21.312 f  testwith1speed_i/RAD_formatter_0/U0/RAD_data_i[4926]_i_4/O
                         net (fo=820, routed)        14.892    36.204    testwith1speed_i/RAD_formatter_0/U0/RAD_data_i[4926]_i_4_n_0
    SLICE_X46Y75         LUT6 (Prop_lut6_I1_O)        0.124    36.328 r  testwith1speed_i/RAD_formatter_0/U0/RAD_data_i[3118]_i_2/O
                         net (fo=1, routed)           0.452    36.780    testwith1speed_i/RAD_formatter_0/U0/RAD_data_i[3118]_i_2_n_0
    SLICE_X46Y75         LUT5 (Prop_lut5_I0_O)        0.124    36.904 r  testwith1speed_i/RAD_formatter_0/U0/RAD_data_i[3118]_i_1/O
                         net (fo=1, routed)           0.000    36.904    testwith1speed_i/RAD_formatter_0/U0/RAD_data_i[3118]_i_1_n_0
    SLICE_X46Y75         FDRE                                         r  testwith1speed_i/RAD_formatter_0/U0/RAD_data_i_reg[3118]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 testwith1speed_i/RAD_formatter_0/U0/RAD_bit_cnt_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            testwith1speed_i/RAD_formatter_0/U0/RAD_data_i_reg[4282]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        36.896ns  (logic 1.784ns (4.835%)  route 35.112ns (95.165%))
  Logic Levels:           7  (CARRY4=2 FDRE=1 LUT1=1 LUT2=1 LUT5=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y56         FDRE                         0.000     0.000 r  testwith1speed_i/RAD_formatter_0/U0/RAD_bit_cnt_reg[3]/C
    SLICE_X10Y56         FDRE (Prop_fdre_C_Q)         0.518     0.518 f  testwith1speed_i/RAD_formatter_0/U0/RAD_bit_cnt_reg[3]/Q
                         net (fo=5, routed)           0.718     1.236    testwith1speed_i/RAD_formatter_0/U0/RAD_bit_cnt_reg_n_0_[3]
    SLICE_X12Y56         LUT1 (Prop_lut1_I0_O)        0.124     1.360 r  testwith1speed_i/RAD_formatter_0/U0/RAD_data_i[4974]_i_9/O
                         net (fo=1, routed)           0.000     1.360    testwith1speed_i/RAD_formatter_0/U0/RAD_data_i[4974]_i_9_n_0
    SLICE_X12Y56         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     1.740 r  testwith1speed_i/RAD_formatter_0/U0/RAD_data_i_reg[4974]_i_4/CO[3]
                         net (fo=1, routed)           0.000     1.740    testwith1speed_i/RAD_formatter_0/U0/RAD_data_i_reg[4974]_i_4_n_0
    SLICE_X12Y57         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     1.959 r  testwith1speed_i/RAD_formatter_0/U0/RAD_data_i_reg[4983]_i_5/O[0]
                         net (fo=2745, routed)       21.270    23.229    testwith1speed_i/RAD_formatter_0/U0/RAD_data_i_reg[4983]_i_5_n_7
    SLICE_X79Y43         LUT2 (Prop_lut2_I0_O)        0.295    23.524 f  testwith1speed_i/RAD_formatter_0/U0/RAD_data_i[4983]_i_6/O
                         net (fo=308, routed)        12.691    36.215    testwith1speed_i/RAD_formatter_0/U0/RAD_data_i[4983]_i_6_n_0
    SLICE_X33Y8          LUT6 (Prop_lut6_I3_O)        0.124    36.339 r  testwith1speed_i/RAD_formatter_0/U0/RAD_data_i[4282]_i_2/O
                         net (fo=1, routed)           0.433    36.772    testwith1speed_i/RAD_formatter_0/U0/RAD_data_i[4282]_i_2_n_0
    SLICE_X33Y8          LUT5 (Prop_lut5_I0_O)        0.124    36.896 r  testwith1speed_i/RAD_formatter_0/U0/RAD_data_i[4282]_i_1/O
                         net (fo=1, routed)           0.000    36.896    testwith1speed_i/RAD_formatter_0/U0/RAD_data_i[4282]_i_1_n_0
    SLICE_X33Y8          FDRE                                         r  testwith1speed_i/RAD_formatter_0/U0/RAD_data_i_reg[4282]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 testwith1speed_i/RAD_formatter_0/U0/RAD_bit_cnt_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            testwith1speed_i/RAD_formatter_0/U0/RAD_data_i_reg[588]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        36.871ns  (logic 1.784ns (4.838%)  route 35.087ns (95.162%))
  Logic Levels:           7  (CARRY4=2 FDRE=1 LUT1=1 LUT2=1 LUT5=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y56         FDRE                         0.000     0.000 r  testwith1speed_i/RAD_formatter_0/U0/RAD_bit_cnt_reg[3]/C
    SLICE_X10Y56         FDRE (Prop_fdre_C_Q)         0.518     0.518 f  testwith1speed_i/RAD_formatter_0/U0/RAD_bit_cnt_reg[3]/Q
                         net (fo=5, routed)           0.718     1.236    testwith1speed_i/RAD_formatter_0/U0/RAD_bit_cnt_reg_n_0_[3]
    SLICE_X12Y56         LUT1 (Prop_lut1_I0_O)        0.124     1.360 r  testwith1speed_i/RAD_formatter_0/U0/RAD_data_i[4974]_i_9/O
                         net (fo=1, routed)           0.000     1.360    testwith1speed_i/RAD_formatter_0/U0/RAD_data_i[4974]_i_9_n_0
    SLICE_X12Y56         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     1.740 r  testwith1speed_i/RAD_formatter_0/U0/RAD_data_i_reg[4974]_i_4/CO[3]
                         net (fo=1, routed)           0.000     1.740    testwith1speed_i/RAD_formatter_0/U0/RAD_data_i_reg[4974]_i_4_n_0
    SLICE_X12Y57         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     1.959 f  testwith1speed_i/RAD_formatter_0/U0/RAD_data_i_reg[4983]_i_5/O[0]
                         net (fo=2745, routed)       20.221    22.180    testwith1speed_i/RAD_formatter_0/U0/RAD_data_i_reg[4983]_i_5_n_7
    SLICE_X78Y35         LUT2 (Prop_lut2_I0_O)        0.295    22.475 f  testwith1speed_i/RAD_formatter_0/U0/RAD_data_i[4943]_i_4/O
                         net (fo=317, routed)        13.715    36.190    testwith1speed_i/RAD_formatter_0/U0/RAD_data_i[4943]_i_4_n_0
    SLICE_X3Y33          LUT6 (Prop_lut6_I3_O)        0.124    36.314 r  testwith1speed_i/RAD_formatter_0/U0/RAD_data_i[588]_i_2/O
                         net (fo=1, routed)           0.433    36.747    testwith1speed_i/RAD_formatter_0/U0/RAD_data_i[588]_i_2_n_0
    SLICE_X3Y33          LUT5 (Prop_lut5_I0_O)        0.124    36.871 r  testwith1speed_i/RAD_formatter_0/U0/RAD_data_i[588]_i_1/O
                         net (fo=1, routed)           0.000    36.871    testwith1speed_i/RAD_formatter_0/U0/RAD_data_i[588]_i_1_n_0
    SLICE_X3Y33          FDRE                                         r  testwith1speed_i/RAD_formatter_0/U0/RAD_data_i_reg[588]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 testwith1speed_i/Read1_100MHZ_0/U0/A_buf_reg[7]/C
                            (rising edge-triggered cell FDCE)
  Destination:            testwith1speed_i/Read1_100MHZ_0/U0/BF_data_buf_reg[32]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.187ns  (logic 0.128ns (68.470%)  route 0.059ns (31.530%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y63          FDCE                         0.000     0.000 r  testwith1speed_i/Read1_100MHZ_0/U0/A_buf_reg[7]/C
    SLICE_X4Y63          FDCE (Prop_fdce_C_Q)         0.128     0.128 r  testwith1speed_i/Read1_100MHZ_0/U0/A_buf_reg[7]/Q
                         net (fo=1, routed)           0.059     0.187    testwith1speed_i/Read1_100MHZ_0/U0/in22[32]
    SLICE_X5Y63          FDRE                                         r  testwith1speed_i/Read1_100MHZ_0/U0/BF_data_buf_reg[32]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 testwith1speed_i/GNSS_Fetcher_mod_0/U0/gnss_data_buf_reg[5]/C
                            (rising edge-triggered cell FDCE)
  Destination:            testwith1speed_i/GNSS_Sender_0/U0/gnss_data_buf_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.187ns  (logic 0.128ns (68.397%)  route 0.059ns (31.603%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y94         FDCE                         0.000     0.000 r  testwith1speed_i/GNSS_Fetcher_mod_0/U0/gnss_data_buf_reg[5]/C
    SLICE_X31Y94         FDCE (Prop_fdce_C_Q)         0.128     0.128 r  testwith1speed_i/GNSS_Fetcher_mod_0/U0/gnss_data_buf_reg[5]/Q
                         net (fo=1, routed)           0.059     0.187    testwith1speed_i/GNSS_Sender_0/U0/i_gnss_data[5]
    SLICE_X30Y94         FDCE                                         r  testwith1speed_i/GNSS_Sender_0/U0/gnss_data_buf_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 testwith1speed_i/GNSS_Fetcher_mod_0/U0/gnss_data_buf_reg[6]/C
                            (rising edge-triggered cell FDCE)
  Destination:            testwith1speed_i/GNSS_Sender_0/U0/gnss_data_buf_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.187ns  (logic 0.128ns (68.352%)  route 0.059ns (31.648%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y94         FDCE                         0.000     0.000 r  testwith1speed_i/GNSS_Fetcher_mod_0/U0/gnss_data_buf_reg[6]/C
    SLICE_X31Y94         FDCE (Prop_fdce_C_Q)         0.128     0.128 r  testwith1speed_i/GNSS_Fetcher_mod_0/U0/gnss_data_buf_reg[6]/Q
                         net (fo=1, routed)           0.059     0.187    testwith1speed_i/GNSS_Sender_0/U0/i_gnss_data[6]
    SLICE_X30Y94         FDCE                                         r  testwith1speed_i/GNSS_Sender_0/U0/gnss_data_buf_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 testwith1speed_i/GNSS_Fetcher_mod_0/U0/gnss_data_buf_reg[189]/C
                            (rising edge-triggered cell FDCE)
  Destination:            testwith1speed_i/GNSS_Sender_0/U0/gnss_data_buf_reg[189]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.192ns  (logic 0.141ns (73.465%)  route 0.051ns (26.535%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y99         FDCE                         0.000     0.000 r  testwith1speed_i/GNSS_Fetcher_mod_0/U0/gnss_data_buf_reg[189]/C
    SLICE_X28Y99         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  testwith1speed_i/GNSS_Fetcher_mod_0/U0/gnss_data_buf_reg[189]/Q
                         net (fo=1, routed)           0.051     0.192    testwith1speed_i/GNSS_Sender_0/U0/i_gnss_data[189]
    SLICE_X29Y99         FDCE                                         r  testwith1speed_i/GNSS_Sender_0/U0/gnss_data_buf_reg[189]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 testwith1speed_i/GNSS_Fetcher_mod_0/U0/gnss_data_buf_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            testwith1speed_i/GNSS_Sender_0/U0/gnss_data_buf_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.193ns  (logic 0.141ns (73.018%)  route 0.052ns (26.982%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y94         FDCE                         0.000     0.000 r  testwith1speed_i/GNSS_Fetcher_mod_0/U0/gnss_data_buf_reg[2]/C
    SLICE_X31Y94         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  testwith1speed_i/GNSS_Fetcher_mod_0/U0/gnss_data_buf_reg[2]/Q
                         net (fo=1, routed)           0.052     0.193    testwith1speed_i/GNSS_Sender_0/U0/i_gnss_data[2]
    SLICE_X30Y94         FDCE                                         r  testwith1speed_i/GNSS_Sender_0/U0/gnss_data_buf_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 testwith1speed_i/GNSS_Fetcher_mod_0/U0/gnss_data_buf_reg[114]/C
                            (rising edge-triggered cell FDCE)
  Destination:            testwith1speed_i/GNSS_Sender_0/U0/gnss_data_buf_reg[114]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.215ns  (logic 0.164ns (76.242%)  route 0.051ns (23.758%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y89          FDCE                         0.000     0.000 r  testwith1speed_i/GNSS_Fetcher_mod_0/U0/gnss_data_buf_reg[114]/C
    SLICE_X2Y89          FDCE (Prop_fdce_C_Q)         0.164     0.164 r  testwith1speed_i/GNSS_Fetcher_mod_0/U0/gnss_data_buf_reg[114]/Q
                         net (fo=1, routed)           0.051     0.215    testwith1speed_i/GNSS_Sender_0/U0/i_gnss_data[114]
    SLICE_X3Y89          FDCE                                         r  testwith1speed_i/GNSS_Sender_0/U0/gnss_data_buf_reg[114]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 testwith1speed_i/Pulse_Per_Second_100_0/U0/state_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            testwith1speed_i/Pulse_Per_Second_100_0/U0/o_pulse_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.220ns  (logic 0.141ns (64.051%)  route 0.079ns (35.949%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y76          FDCE                         0.000     0.000 r  testwith1speed_i/Pulse_Per_Second_100_0/U0/state_reg/C
    SLICE_X5Y76          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  testwith1speed_i/Pulse_Per_Second_100_0/U0/state_reg/Q
                         net (fo=3, routed)           0.079     0.220    testwith1speed_i/Pulse_Per_Second_100_0/U0/state
    SLICE_X5Y76          FDCE                                         r  testwith1speed_i/Pulse_Per_Second_100_0/U0/o_pulse_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 testwith1speed_i/Read1_100MHZ_0/U0/A_buf_reg[9]/C
                            (rising edge-triggered cell FDCE)
  Destination:            testwith1speed_i/Read1_100MHZ_0/U0/BF_data_buf_reg[34]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.235ns  (logic 0.128ns (54.475%)  route 0.107ns (45.525%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y63          FDCE                         0.000     0.000 r  testwith1speed_i/Read1_100MHZ_0/U0/A_buf_reg[9]/C
    SLICE_X4Y63          FDCE (Prop_fdce_C_Q)         0.128     0.128 r  testwith1speed_i/Read1_100MHZ_0/U0/A_buf_reg[9]/Q
                         net (fo=1, routed)           0.107     0.235    testwith1speed_i/Read1_100MHZ_0/U0/in22[34]
    SLICE_X7Y63          FDRE                                         r  testwith1speed_i/Read1_100MHZ_0/U0/BF_data_buf_reg[34]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 testwith1speed_i/GNSS_Fetcher_mod_0/U0/gnss_data_buf_reg[35]/C
                            (rising edge-triggered cell FDCE)
  Destination:            testwith1speed_i/GNSS_Sender_0/U0/gnss_data_buf_reg[35]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.236ns  (logic 0.141ns (59.702%)  route 0.095ns (40.298%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y85          FDCE                         0.000     0.000 r  testwith1speed_i/GNSS_Fetcher_mod_0/U0/gnss_data_buf_reg[35]/C
    SLICE_X7Y85          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  testwith1speed_i/GNSS_Fetcher_mod_0/U0/gnss_data_buf_reg[35]/Q
                         net (fo=1, routed)           0.095     0.236    testwith1speed_i/GNSS_Sender_0/U0/i_gnss_data[35]
    SLICE_X5Y85          FDCE                                         r  testwith1speed_i/GNSS_Sender_0/U0/gnss_data_buf_reg[35]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 testwith1speed_i/Read1_100MHZ_0/U0/data_buf_reg[13]/C
                            (rising edge-triggered cell FDRE)
  Destination:            testwith1speed_i/Read1_100MHZ_0/U0/data_prev_reg[13]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.237ns  (logic 0.164ns (69.140%)  route 0.073ns (30.860%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y72          FDRE                         0.000     0.000 r  testwith1speed_i/Read1_100MHZ_0/U0/data_buf_reg[13]/C
    SLICE_X2Y72          FDRE (Prop_fdre_C_Q)         0.164     0.164 r  testwith1speed_i/Read1_100MHZ_0/U0/data_buf_reg[13]/Q
                         net (fo=6, routed)           0.073     0.237    testwith1speed_i/Read1_100MHZ_0/U0/in22[22]
    SLICE_X3Y72          FDCE                                         r  testwith1speed_i/Read1_100MHZ_0/U0/data_prev_reg[13]/D
  -------------------------------------------------------------------    -------------------





