#!/usr/bin/env python3
"""
çœŸå®ç”µè·¯è®¾è®¡åä½œæµ‹è¯•

Real Circuit Design Collaboration Test

è¿™ä¸ªæµ‹è¯•æ¡ˆä¾‹è®¾è®¡ä¸€ä¸ªå®Œæ•´çš„32ä½ALUï¼ˆç®—æœ¯é€»è¾‘å•å…ƒï¼‰ï¼ŒåŒ…æ‹¬ï¼š
1. éœ€æ±‚åˆ†æå’Œæ¨¡å—åˆ†è§£
2. å­æ¨¡å—è®¾è®¡ï¼ˆåŠ æ³•å™¨ã€é€»è¾‘è¿ç®—å•å…ƒç­‰ï¼‰
3. é¡¶å±‚é›†æˆ
4. å®Œæ•´çš„æµ‹è¯•å°ç”Ÿæˆ
5. ä»¿çœŸéªŒè¯
6. ä»£ç è´¨é‡åˆ†æå’Œä¼˜åŒ–å»ºè®®

æµ‹è¯•å°†éªŒè¯ï¼š
- CentralizedCoordinatorçš„æ™ºèƒ½ä½“è°ƒåº¦èƒ½åŠ›
- RealVerilogDesignAgentçš„è®¾è®¡èƒ½åŠ›
- RealCodeReviewAgentçš„éªŒè¯èƒ½åŠ›
- å¤šæ™ºèƒ½ä½“åä½œæµç¨‹
- Function Callingå·¥å…·è°ƒç”¨èƒ½åŠ›
"""

import asyncio
import time
from pathlib import Path

from config.config import FrameworkConfig
from core.centralized_coordinator import CentralizedCoordinator
from agents.real_verilog_agent import RealVerilogDesignAgent
from agents.real_code_reviewer import RealCodeReviewAgent

# å¯¼å…¥å¢å¼ºæ—¥å¿—ç³»ç»Ÿ
from core.enhanced_logging_config import (
    setup_enhanced_logging, 
    get_test_logger, 
    get_artifacts_dir,
    get_coordinator_logger
)


class RealCircuitDesignTester:
    """çœŸå®ç”µè·¯è®¾è®¡åä½œæµ‹è¯•å™¨"""
    
    def __init__(self):
        # åˆå§‹åŒ–å¢å¼ºæ—¥å¿—ç³»ç»Ÿ
        self.logger_manager = setup_enhanced_logging()
        self.logger = get_test_logger()
        self.coordinator_logger = get_coordinator_logger()
        
        self.config = FrameworkConfig.from_env()
        self.artifacts_dir = get_artifacts_dir()
        self.session_dir = self.logger_manager.get_session_dir()
        
        self.logger.info("ğŸš€ åˆå§‹åŒ–çœŸå®ç”µè·¯è®¾è®¡åä½œæµ‹è¯•å™¨")
        print("ğŸš€ åˆå§‹åŒ–çœŸå®ç”µè·¯è®¾è®¡åä½œæµ‹è¯•å™¨")
        print(f"ğŸ“ å®éªŒç›®å½•: {self.session_dir}")
        print(f"ğŸ› ï¸ å·¥ä»¶ç›®å½•: {self.artifacts_dir}")
        
        # æµ‹è¯•ç»“æœè®°å½•
        self.test_results = {}
        self.start_time = time.time()
    
    async def test_32bit_alu_design(self):
        """æµ‹è¯•32ä½ALUå®Œæ•´è®¾è®¡æµç¨‹"""
        self.logger.info("å¼€å§‹32ä½ALUå®Œæ•´è®¾è®¡æµç¨‹æµ‹è¯•")
        print("\n" + "="*80)
        print("ğŸ”¬ 32ä½ALUå®Œæ•´è®¾è®¡æµç¨‹æµ‹è¯•")
        print("="*80)
        
        # å®šä¹‰å¤æ‚çš„è®¾è®¡éœ€æ±‚
        alu_requirements = """
è¯·è®¾è®¡ä¸€ä¸ªå®Œæ•´çš„32ä½ç®—æœ¯é€»è¾‘å•å…ƒ(ALU)ï¼Œå…·ä½“è¦æ±‚å¦‚ä¸‹ï¼š

**åŠŸèƒ½éœ€æ±‚ï¼š**
1. ç®—æœ¯è¿ç®—ï¼š32ä½åŠ æ³•ã€å‡æ³•ï¼ˆæ”¯æŒæœ‰ç¬¦å·å’Œæ— ç¬¦å·ï¼‰
2. é€»è¾‘è¿ç®—ï¼šANDã€ORã€XORã€NOT
3. ç§»ä½è¿ç®—ï¼šå·¦ç§»ã€å³ç§»ï¼ˆé€»è¾‘å’Œç®—æœ¯ï¼‰
4. æ¯”è¾ƒè¿ç®—ï¼šç­‰äºã€å°äºã€å¤§äºï¼ˆæœ‰ç¬¦å·å’Œæ— ç¬¦å·ï¼‰

**æ¥å£è§„èŒƒï¼š**
- è¾“å…¥ï¼šä¸¤ä¸ª32ä½æ“ä½œæ•° A å’Œ B
- æ§åˆ¶ï¼š4ä½æ“ä½œç é€‰æ‹©åŠŸèƒ½
- è¾“å‡ºï¼š32ä½ç»“æœ
- çŠ¶æ€æ ‡å¿—ï¼šé›¶æ ‡å¿—(Zero)ã€è´Ÿæ ‡å¿—(Negative)ã€æº¢å‡ºæ ‡å¿—(Overflow)ã€è¿›ä½æ ‡å¿—(Carry)

**æ€§èƒ½è¦æ±‚ï¼š**
- ç»„åˆé€»è¾‘å®ç°ï¼Œæ— æ—¶é’Ÿå»¶è¿Ÿ
- å…³é”®è·¯å¾„å»¶è¿Ÿ < 10nsï¼ˆå‡è®¾æ ‡å‡†å·¥è‰ºï¼‰
- é¢ç§¯ä¼˜åŒ–ï¼Œå°½é‡å¤ç”¨é€»è¾‘

**è®¾è®¡æµç¨‹ï¼š**
1. éœ€æ±‚åˆ†æå’Œæ¶æ„è®¾è®¡
2. å­æ¨¡å—è®¾è®¡ï¼ˆåŠ æ³•å™¨ã€é€»è¾‘å•å…ƒã€ç§»ä½å™¨ã€æ¯”è¾ƒå™¨ï¼‰
3. é¡¶å±‚ALUé›†æˆ
4. å®Œæ•´æµ‹è¯•å°è®¾è®¡
5. åŠŸèƒ½ä»¿çœŸéªŒè¯
6. æ—¶åºå’Œé¢ç§¯åˆ†æ
7. ä¼˜åŒ–å»ºè®®

è¯·æŒ‰ç…§å¤šæ™ºèƒ½ä½“åä½œçš„æ–¹å¼å®Œæˆè¿™ä¸ªè®¾è®¡ã€‚
"""
        
        try:
            # åˆ›å»ºæ™ºèƒ½ä½“
            self.logger.info("åˆ›å»ºæ™ºèƒ½ä½“å®ä¾‹")
            verilog_agent = RealVerilogDesignAgent(self.config)
            review_agent = RealCodeReviewAgent(self.config)
            
            print("\nğŸ“‹ Phase 1: Verilogè®¾è®¡æ™ºèƒ½ä½“ - éœ€æ±‚åˆ†æå’Œåˆæ­¥è®¾è®¡")
            print("-" * 60)
            
            # Phase 1: è®¾è®¡æ™ºèƒ½ä½“è¿›è¡Œéœ€æ±‚åˆ†æå’Œåˆæ­¥è®¾è®¡
            design_response = await verilog_agent.process_with_function_calling(
                user_request=alu_requirements,
                max_iterations=10
            )
            
            self.logger.info(f"è®¾è®¡é˜¶æ®µå®Œæˆï¼Œå“åº”é•¿åº¦: {len(design_response)}")
            print(f"ğŸ”§ è®¾è®¡é˜¶æ®µå®Œæˆï¼Œå“åº”é•¿åº¦: {len(design_response)} å­—ç¬¦")
            
            # æ£€æŸ¥ç”Ÿæˆçš„è®¾è®¡æ–‡ä»¶
            design_files = list(self.artifacts_dir.glob("*.v"))
            design_files.extend(list(Path("./output").glob("*.v")) if Path("./output").exists() else [])
            
            if design_files:
                print(f"ğŸ“ è®¾è®¡é˜¶æ®µç”Ÿæˆæ–‡ä»¶: {[f.name for f in design_files]}")
                self.logger.info(f"è®¾è®¡é˜¶æ®µç”Ÿæˆæ–‡ä»¶: {[f.name for f in design_files]}")
            else:
                print("âš ï¸ è®¾è®¡é˜¶æ®µæœªç”Ÿæˆé¢„æœŸçš„Verilogæ–‡ä»¶")
                self.logger.warning("è®¾è®¡é˜¶æ®µæœªç”Ÿæˆé¢„æœŸçš„Verilogæ–‡ä»¶")
            
            print("\nğŸ“‹ Phase 2: ä»£ç å®¡æŸ¥æ™ºèƒ½ä½“ - éªŒè¯å’Œæµ‹è¯•")
            print("-" * 60)
            
            # Phase 2: å®¡æŸ¥æ™ºèƒ½ä½“è¿›è¡ŒéªŒè¯å’Œæµ‹è¯•
            if design_files:
                # æ‰¾åˆ°ä¸»è¦çš„ALUæ–‡ä»¶
                alu_file = None
                for f in design_files:
                    if "alu" in f.name.lower() and "tb" not in f.name.lower():
                        alu_file = f
                        break
                
                if alu_file:
                    review_request = f"""
è¯·å¯¹è®¾è®¡çš„32ä½ALUè¿›è¡Œå®Œæ•´çš„éªŒè¯å’Œæµ‹è¯•ï¼š

ä¸»è¦è®¾è®¡æ–‡ä»¶ï¼š{alu_file.name}

éªŒè¯ä»»åŠ¡ï¼š
1. è¯»å–å¹¶åˆ†æALUè®¾è®¡æ–‡ä»¶
2. æ£€æŸ¥æ¥å£è§„èŒƒæ˜¯å¦ç¬¦åˆè¦æ±‚
3. ç”Ÿæˆå…¨é¢çš„æµ‹è¯•å°ï¼Œè¦†ç›–æ‰€æœ‰åŠŸèƒ½
4. è¿è¡Œä»¿çœŸéªŒè¯æ­£ç¡®æ€§
5. åˆ†æä»£ç è´¨é‡å’Œæ€§èƒ½
6. æä¾›ä¼˜åŒ–å»ºè®®

è¯·ç‰¹åˆ«å…³æ³¨ï¼š
- æ‰€æœ‰ç®—æœ¯è¿ç®—çš„æ­£ç¡®æ€§ï¼ˆåŒ…æ‹¬è¾¹ç•Œæƒ…å†µï¼‰
- é€»è¾‘è¿ç®—çš„å®Œæ•´æ€§
- çŠ¶æ€æ ‡å¿—çš„å‡†ç¡®æ€§
- æ—¶åºå…³é”®è·¯å¾„åˆ†æ
"""
                    
                    review_response = await review_agent.process_with_function_calling(
                        user_request=review_request,
                        max_iterations=10
                    )
                    
                    self.logger.info(f"éªŒè¯é˜¶æ®µå®Œæˆï¼Œå“åº”é•¿åº¦: {len(review_response)}")
                    print(f"ğŸ” éªŒè¯é˜¶æ®µå®Œæˆï¼Œå“åº”é•¿åº¦: {len(review_response)} å­—ç¬¦")
                else:
                    print("âš ï¸ æœªæ‰¾åˆ°ä¸»è¦çš„ALUè®¾è®¡æ–‡ä»¶ï¼Œè·³è¿‡éªŒè¯é˜¶æ®µ")
                    self.logger.warning("æœªæ‰¾åˆ°ä¸»è¦çš„ALUè®¾è®¡æ–‡ä»¶")
            else:
                print("âš ï¸ æ— è®¾è®¡æ–‡ä»¶å¯ä¾›éªŒè¯ï¼Œæ‰§è¡ŒåŸºç¡€éªŒè¯æµç¨‹")
                basic_review_request = """
32ä½ALUè®¾è®¡é¡¹ç›®éªŒè¯æ€»ç»“ï¼š

è™½ç„¶æœªæ‰¾åˆ°å…·ä½“çš„è®¾è®¡æ–‡ä»¶ï¼Œä½†è¯·ï¼š
1. æ€»ç»“32ä½ALUçš„å…³é”®è®¾è®¡è¦ç‚¹
2. åˆ—å‡ºå¿…è¦çš„æµ‹è¯•ç”¨ä¾‹ç±»å‹
3. æä¾›è®¾è®¡è´¨é‡è¯„ä¼°æ ‡å‡†
4. ç»™å‡ºåç»­ä¼˜åŒ–æ–¹å‘å»ºè®®
"""
                
                review_response = await review_agent.process_with_function_calling(
                    user_request=basic_review_request,
                    max_iterations=5
                )
                
                self.logger.info(f"åŸºç¡€éªŒè¯å®Œæˆï¼Œå“åº”é•¿åº¦: {len(review_response)}")
                print(f"ğŸ” åŸºç¡€éªŒè¯å®Œæˆï¼Œå“åº”é•¿åº¦: {len(review_response)} å­—ç¬¦")
            
            # ç»Ÿè®¡æœ€ç»ˆç»“æœ
            all_files = list(self.artifacts_dir.glob("*"))
            output_files = list(Path("./output").glob("*")) if Path("./output").exists() else []
            all_files.extend(output_files)
            
            print(f"\nğŸ“Š 32ä½ALUè®¾è®¡é¡¹ç›®å®Œæˆæ€»ç»“:")
            print(f"  ğŸ“ æ€»æ–‡ä»¶æ•°: {len(all_files)}")
            print(f"  ğŸ”§ Verilogæ–‡ä»¶: {len([f for f in all_files if f.suffix == '.v'])}")
            print(f"  ğŸ§ª æµ‹è¯•ç›¸å…³æ–‡ä»¶: {len([f for f in all_files if 'test' in f.name.lower() or 'tb' in f.name.lower()])}")
            print(f"  ğŸ“‹ æ–‡æ¡£æ–‡ä»¶: {len([f for f in all_files if f.suffix in ['.md', '.txt', '.json']])}")
            
            # æ˜¾ç¤ºç”Ÿæˆçš„æ–‡ä»¶åˆ—è¡¨
            if all_files:
                print(f"\nğŸ“ ç”Ÿæˆçš„æ–‡ä»¶åˆ—è¡¨:")
                for f in sorted(all_files, key=lambda x: x.name):
                    size = f.stat().st_size if f.exists() else 0
                    print(f"  - {f.name}: {size} bytes")
            
            return True
            
        except Exception as e:
            self.logger.error(f"32ä½ALUè®¾è®¡æµ‹è¯•å¤±è´¥: {str(e)}")
            print(f"âŒ 32ä½ALUè®¾è®¡æµ‹è¯•å¤±è´¥: {str(e)}")
            import traceback
            traceback.print_exc()
            return False
    
    async def test_simple_collaboration(self):
        """æµ‹è¯•ç®€å•çš„å¤šæ™ºèƒ½ä½“åä½œ"""
        self.logger.info("å¼€å§‹ç®€å•å¤šæ™ºèƒ½ä½“åä½œæµ‹è¯•")
        print("\n" + "="*60)
        print("ğŸ¤ ç®€å•å¤šæ™ºèƒ½ä½“åä½œæµ‹è¯•")
        print("="*60)
        
        try:
            # åˆ›å»ºæ™ºèƒ½ä½“
            verilog_agent = RealVerilogDesignAgent(self.config)
            review_agent = RealCodeReviewAgent(self.config)
            
            # ç®€å•åä½œä»»åŠ¡ï¼šè®¾è®¡å’ŒéªŒè¯ä¸€ä¸ª8ä½è®¡æ•°å™¨
            counter_request = """
è®¾è®¡ä¸€ä¸ª8ä½åŒæ­¥äºŒè¿›åˆ¶è®¡æ•°å™¨ï¼Œè¦æ±‚ï¼š
1. 8ä½è¾“å‡º (count[7:0])
2. æ—¶é’Ÿè¾“å…¥ (clk)
3. åŒæ­¥å¤ä½ (rst)
4. ä½¿èƒ½ä¿¡å· (en)
5. è®¡æ•°åˆ°255åå›åˆ°0
6. ä¿å­˜åˆ°æ–‡ä»¶ counter_8bit.v
"""
            
            print("ğŸ“ Step 1: è®¾è®¡8ä½è®¡æ•°å™¨")
            design_result = await verilog_agent.process_with_function_calling(
                user_request=counter_request,
                max_iterations=5
            )
            
            print("ğŸ§ª Step 2: éªŒè¯8ä½è®¡æ•°å™¨")
            verification_request = """
å¯¹8ä½è®¡æ•°å™¨ counter_8bit.v è¿›è¡ŒéªŒè¯ï¼š
1. è¯»å–è®¾è®¡æ–‡ä»¶
2. ç”Ÿæˆå®Œæ•´æµ‹è¯•å°
3. è¿è¡Œä»¿çœŸæµ‹è¯•
4. æ£€æŸ¥åŠŸèƒ½æ­£ç¡®æ€§
"""
            
            verify_result = await review_agent.process_with_function_calling(
                user_request=verification_request,
                max_iterations=6
            )
            
            # æ£€æŸ¥åä½œç»“æœ
            counter_files = [f for f in self.artifacts_dir.glob("*counter*") if f.suffix == '.v']
            output_counter_files = []
            if Path("./output").exists():
                output_counter_files = [f for f in Path("./output").glob("*counter*") if f.suffix == '.v']
            
            all_counter_files = counter_files + output_counter_files
            
            if all_counter_files:
                print(f"âœ… åä½œæˆåŠŸï¼šç”Ÿæˆäº† {len(all_counter_files)} ä¸ªè®¡æ•°å™¨ç›¸å…³æ–‡ä»¶")
                for f in all_counter_files:
                    print(f"  - {f.name}")
                return True
            else:
                print("âš ï¸ åä½œéƒ¨åˆ†æˆåŠŸï¼šæœªç”Ÿæˆé¢„æœŸæ–‡ä»¶ï¼Œä½†æµç¨‹æ­£å¸¸")
                return True
                
        except Exception as e:
            self.logger.error(f"ç®€å•åä½œæµ‹è¯•å¤±è´¥: {str(e)}")
            print(f"âŒ ç®€å•åä½œæµ‹è¯•å¤±è´¥: {str(e)}")
            return False
    
    async def test_function_calling_capabilities(self):
        """æµ‹è¯•å„æ™ºèƒ½ä½“çš„Function Callingèƒ½åŠ›"""
        self.logger.info("å¼€å§‹Function Callingèƒ½åŠ›æµ‹è¯•")
        print("\n" + "="*60)
        print("ğŸ”§ Function Callingèƒ½åŠ›æµ‹è¯•")
        print("="*60)
        
        try:
            # æµ‹è¯•Verilogè®¾è®¡æ™ºèƒ½ä½“çš„å·¥å…·è°ƒç”¨
            print("ğŸ“ æµ‹è¯•Verilogè®¾è®¡æ™ºèƒ½ä½“å·¥å…·è°ƒç”¨")
            verilog_agent = RealVerilogDesignAgent(self.config)
            
            print(f"  ğŸ”§ æ³¨å†Œçš„å·¥å…·: {list(verilog_agent.function_calling_registry.keys())}")
            
            # æµ‹è¯•éœ€æ±‚åˆ†æå·¥å…·
            req_result = await verilog_agent._tool_analyze_design_requirements(
                "è®¾è®¡ä¸€ä¸ª4ä½å…¨åŠ å™¨ï¼ŒåŒ…å«è¿›ä½è¾“å…¥å’Œè¾“å‡º"
            )
            if req_result.get('success'):
                print("  âœ… éœ€æ±‚åˆ†æå·¥å…·æµ‹è¯•é€šè¿‡")
            else:
                print("  âŒ éœ€æ±‚åˆ†æå·¥å…·æµ‹è¯•å¤±è´¥")
            
            # æµ‹è¯•ä»£ç ç”Ÿæˆå·¥å…·
            gen_result = await verilog_agent._tool_generate_verilog_code(
                "è®¾è®¡ä¸€ä¸ªç®€å•çš„ä¸é—¨",
                {"module_name": "and_gate", "complexity": 1}
            )
            if gen_result.get('success'):
                print("  âœ… ä»£ç ç”Ÿæˆå·¥å…·æµ‹è¯•é€šè¿‡")
            else:
                print("  âŒ ä»£ç ç”Ÿæˆå·¥å…·æµ‹è¯•å¤±è´¥")
            
            # æµ‹è¯•ä»£ç å®¡æŸ¥æ™ºèƒ½ä½“çš„å·¥å…·è°ƒç”¨
            print("\nğŸ” æµ‹è¯•ä»£ç å®¡æŸ¥æ™ºèƒ½ä½“å·¥å…·è°ƒç”¨")
            review_agent = RealCodeReviewAgent(self.config)
            
            print(f"  ğŸ”§ æ³¨å†Œçš„å·¥å…·: {list(review_agent.function_calling_registry.keys())}")
            
            # æµ‹è¯•æµ‹è¯•å°ç”Ÿæˆå·¥å…·
            test_verilog = """
module simple_and(
    input a,
    input b,
    output y
);
    assign y = a & b;
endmodule
"""
            
            tb_result = await review_agent._tool_generate_testbench(
                verilog_code=test_verilog,
                module_name="simple_and"
            )
            if tb_result.get('success'):
                print("  âœ… æµ‹è¯•å°ç”Ÿæˆå·¥å…·æµ‹è¯•é€šè¿‡")
            else:
                print("  âŒ æµ‹è¯•å°ç”Ÿæˆå·¥å…·æµ‹è¯•å¤±è´¥")
            
            # æµ‹è¯•ä»£ç è´¨é‡åˆ†æå·¥å…·
            quality_result = await review_agent._tool_analyze_code_quality(test_verilog)
            if quality_result.get('success'):
                print("  âœ… ä»£ç è´¨é‡åˆ†æå·¥å…·æµ‹è¯•é€šè¿‡")
            else:
                print("  âŒ ä»£ç è´¨é‡åˆ†æå·¥å…·æµ‹è¯•å¤±è´¥")
            
            return True
            
        except Exception as e:
            self.logger.error(f"Function Callingèƒ½åŠ›æµ‹è¯•å¤±è´¥: {str(e)}")
            print(f"âŒ Function Callingèƒ½åŠ›æµ‹è¯•å¤±è´¥: {str(e)}")
            return False
    
    async def generate_test_report(self):
        """ç”Ÿæˆæµ‹è¯•æŠ¥å‘Š"""
        total_time = time.time() - self.start_time
        
        # ç»Ÿè®¡æ–‡ä»¶
        artifacts_count = len(list(self.artifacts_dir.glob("*")))
        output_count = len(list(Path("./output").glob("*"))) if Path("./output").exists() else 0
        total_files = artifacts_count + output_count
        
        print("\n" + "="*80)
        print("ğŸ“Š çœŸå®ç”µè·¯è®¾è®¡åä½œæµ‹è¯•æŠ¥å‘Š")
        print("="*80)
        
        print(f"â±ï¸ æ€»æµ‹è¯•æ—¶é—´: {total_time:.2f}ç§’")
        print(f"ğŸ“ ç”Ÿæˆæ–‡ä»¶æ€»æ•°: {total_files}")
        print(f"ğŸ› ï¸ å·¥ä»¶ç›®å½•æ–‡ä»¶: {artifacts_count}")
        print(f"ğŸ“‹ è¾“å‡ºç›®å½•æ–‡ä»¶: {output_count}")
        
        # ä¿å­˜è¯¦ç»†æŠ¥å‘Š
        report = {
            "test_type": "real_circuit_design_collaboration",
            "timestamp": time.time(),
            "duration": total_time,
            "files_generated": total_files,
            "artifacts_count": artifacts_count,
            "output_count": output_count,
            "session_dir": str(self.session_dir),
            "artifacts_dir": str(self.artifacts_dir)
        }
        
        import json
        report_file = self.session_dir / f"circuit_design_test_report_{int(time.time())}.json"
        with open(report_file, 'w', encoding='utf-8') as f:
            json.dump(report, f, indent=2, ensure_ascii=False)
        
        print(f"ğŸ“„ è¯¦ç»†æŠ¥å‘Šå·²ä¿å­˜: {report_file}")
        
        # åˆ›å»ºä¼šè¯æ‘˜è¦
        self.logger_manager.create_session_summary()
        
        self.logger.info("çœŸå®ç”µè·¯è®¾è®¡åä½œæµ‹è¯•å®Œæˆ")
        print("âœ… çœŸå®ç”µè·¯è®¾è®¡åä½œæµ‹è¯•å®Œæˆ")


async def main():
    """ä¸»æµ‹è¯•å‡½æ•°"""
    tester = RealCircuitDesignTester()
    
    # è¿è¡Œæµ‹è¯•åºåˆ—
    print("ğŸš€ å¼€å§‹çœŸå®ç”µè·¯è®¾è®¡å¤šæ™ºèƒ½ä½“åä½œæµ‹è¯•")
    
    # Test 1: å¤æ‚çš„32ä½ALUè®¾è®¡
    await tester.test_32bit_alu_design()
    
    # Test 2: ç®€å•åä½œæµ‹è¯•
    await tester.test_simple_collaboration()
    
    # Test 3: Function Callingèƒ½åŠ›æµ‹è¯•
    await tester.test_function_calling_capabilities()
    
    # ç”Ÿæˆæœ€ç»ˆæŠ¥å‘Š
    await tester.generate_test_report()


if __name__ == "__main__":
    asyncio.run(main())