#-----------------------------------------------------------
# PlanAhead v14.2 (64-bit)
# Build 194362 by xbuild on Fri Jul 20 18:52:11 MDT 2012
# Start of session at: Wed Dec 14 19:15:32 2016
# Process ID: 7784
# Log file: D:/FPGA/IEEE/Lab18/planAhead_run_1/planAhead.log
# Journal file: D:/FPGA/IEEE/Lab18/planAhead_run_1/planAhead.jou
#-----------------------------------------------------------
INFO: [Common 17-78] Attempting to get a license: PlanAhead
INFO: [Common 17-290] Got license for PlanAhead
INFO: [Device 21-36] Loading parts and site information from D:/ISE/14.2/ISE_DS/PlanAhead/data/parts/arch.xml
Parsing RTL primitives file [D:/ISE/14.2/ISE_DS/PlanAhead/data/parts/xilinx/rtl/prims/rtl_prims.xml]
Finished parsing RTL primitives file [D:/ISE/14.2/ISE_DS/PlanAhead/data/parts/xilinx/rtl/prims/rtl_prims.xml]
start_gui
source D:/FPGA/IEEE/Lab18/pa.fromHdl.tcl
# create_project -name Lab18 -dir "D:/FPGA/IEEE/Lab18/planAhead_run_1" -part xc3s100ecp132-5
Parsing template File [D:/ISE/14.2/ISE_DS/ISE/data/projnav/templates/verilog.xml].
Finished parsing template File [D:/ISE/14.2/ISE_DS/ISE/data/projnav/templates/verilog.xml].
Parsing template File [D:/ISE/14.2/ISE_DS/ISE/data/projnav/templates/vhdl.xml].
Finished parsing template File [D:/ISE/14.2/ISE_DS/ISE/data/projnav/templates/vhdl.xml].
Parsing template File [D:/ISE/14.2/ISE_DS/ISE/data/projnav/templates/ucf.xml].
Finished parsing template File [D:/ISE/14.2/ISE_DS/ISE/data/projnav/templates/ucf.xml].
# set_param project.pinAheadLayout yes
# set srcset [get_property srcset [current_run -impl]]
# set_property target_constrs_file "binary2.ucf" [current_fileset -constrset]
Adding file 'D:/FPGA/IEEE/Lab18/binary2.ucf' to fileset 'constrs_1'
# set hdlfile [add_files [list {binary2.v}]]
# set_property file_type Verilog $hdlfile
# set_property library work $hdlfile
# set_property top binary2 $srcset
# add_files [list {binary2.ucf}] -fileset [get_property constrset [current_run]]
# open_rtl_design -part xc3s100ecp132-5
Using Verific elaboration
Parsing VHDL file "D:/ISE/14.2/ISE_DS/PlanAhead/data/parts/xilinx/rtl/lib/synplify/synattr.vhd" into library synplify
Analyzing Verilog file "D:/FPGA/IEEE/Lab18/binary2.v" into library work
INFO: [Designutils 20-910] Reading macro library D:/ISE/14.2/ISE_DS/PlanAhead/data\./parts/xilinx/spartan3e/spartan3e/hd_int_macros.edn
Parsing EDIF File [D:/ISE/14.2/ISE_DS/PlanAhead/data\./parts/xilinx/spartan3e/spartan3e/hd_int_macros.edn]
Finished Parsing EDIF File [D:/ISE/14.2/ISE_DS/PlanAhead/data\./parts/xilinx/spartan3e/spartan3e/hd_int_macros.edn]
Loading clock regions from D:/ISE/14.2/ISE_DS/PlanAhead/data\parts/xilinx/spartan3e/spartan3e/xc3s100e/ClockRegion.xml
Loading clock buffers from D:/ISE/14.2/ISE_DS/PlanAhead/data\parts/xilinx/spartan3e/spartan3e/xc3s100e/ClockBuffers.xml
Loading package from D:/ISE/14.2/ISE_DS/PlanAhead/data\parts/xilinx/spartan3e/spartan3e/xc3s100e/cp132/Package.xml
Loading io standards from D:/ISE/14.2/ISE_DS/PlanAhead/data\./parts/xilinx/spartan3e/IOStandards.xml
INFO: [Device 21-19] Loading pkg sso from D:/ISE/14.2/ISE_DS/PlanAhead/data\parts/xilinx/spartan3e/spartan3e/xc3s100e/cp132/SSORules.xml
Loading list of drcs for the architecture : D:/ISE/14.2/ISE_DS/PlanAhead/data\./parts/xilinx/spartan3e/spartan3e/drc.xml
INFO: [Timing 38-77] Reading timing library D:/ISE/14.2/ISE_DS/PlanAhead/data\parts/xilinx/spartan3e/spartan3e/spartan3e-5.lib.
INFO: [Timing 38-34] Done reading timing library D:/ISE/14.2/ISE_DS/PlanAhead/data\parts/xilinx/spartan3e/spartan3e/spartan3e-5.lib.
Parsing UCF File [D:/FPGA/IEEE/Lab18/binary2.ucf]
Finished Parsing UCF File [D:/FPGA/IEEE/Lab18/binary2.ucf]
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Phase 0 | Netlist Checksum: e523db13
open_rtl_design: Time (s): elapsed = 00:00:09 . Memory (MB): peak = 522.027 ; gain = 112.973
startgroup
set_property package_pin G12 [get_ports {BTN[0]}]
endgroup
set_property package_pin "" [get_ports [list  {BTN[2]}]]
startgroup
set_property package_pin C11 [get_ports {BTN[1]}]
endgroup
startgroup
set_property package_pin C11 [get_ports {BTN[1]}]
endgroup
startgroup
set_property package_pin M4 [get_ports {BTN[2]}]
endgroup
startgroup
set_property package_pin A7 [get_ports {BTN[3]}]
endgroup
save_design
