// Seed: 2896255872
module module_0 (
    output supply1 id_0,
    output supply1 id_1
);
  assign id_0 = 1'b0;
  logic id_3;
  ;
  wire id_4;
  ;
  assign id_3[1] = id_3;
  logic id_5;
  ;
endmodule
module module_1 (
    output wire id_0,
    input tri1 id_1,
    output supply0 id_2,
    output supply0 id_3,
    output supply0 id_4,
    input wire id_5
);
  wire id_7;
  ;
  module_0 modCall_1 (
      id_3,
      id_2
  );
endmodule
module module_2 (
    input supply0 id_0,
    output tri0 id_1,
    input tri id_2,
    output wor id_3,
    input uwire id_4,
    output tri0 id_5,
    input wor id_6,
    input supply0 id_7,
    input uwire id_8,
    input tri0 id_9,
    output tri id_10
    , id_16,
    input tri0 id_11,
    input tri0 id_12,
    input tri0 id_13,
    output tri id_14
);
  assign id_10 = id_11;
  module_0 modCall_1 (
      id_14,
      id_10
  );
endmodule
