{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1489517202169 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 14.1.0 Build 186 12/03/2014 SJ Full Version " "Version 14.1.0 Build 186 12/03/2014 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1489517202169 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Mar 14 11:46:41 2017 " "Processing started: Tue Mar 14 11:46:41 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1489517202169 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1489517202169 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off DE1_SoC -c DE1_SoC " "Command: quartus_map --read_settings_files=on --write_settings_files=off DE1_SoC -c DE1_SoC" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1489517202169 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Quartus II" 0 -1 1489517203139 ""}
{ "Warning" "WVRFX_L2_VERI_ID_IS_SV_KEYWORD" "bit WriteEnGates.v(21) " "Verilog HDL Declaration warning at WriteEnGates.v(21): \"bit\" is SystemVerilog-2005 keyword" {  } { { "WriteEnGates.v" "" { Text "C:/Users/MORSUCCI/Documents/initData1/WriteEnGates.v" 21 0 0 } }  } 0 10463 "Verilog HDL Declaration warning at %2!s!: \"%1!s!\" is SystemVerilog-2005 keyword" 0 0 "Quartus II" 0 -1 1489517211990 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "writeengates.v 1 1 " "Found 1 design units, including 1 entities, in source file writeengates.v" { { "Info" "ISGN_ENTITY_NAME" "1 WriteEnGates " "Found entity 1: WriteEnGates" {  } { { "WriteEnGates.v" "" { Text "C:/Users/MORSUCCI/Documents/initData1/WriteEnGates.v" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1489517211990 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1489517211990 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "thirtytwomux.v 3 3 " "Found 3 design units, including 3 entities, in source file thirtytwomux.v" { { "Info" "ISGN_ENTITY_NAME" "1 ThirtyTwoMux " "Found entity 1: ThirtyTwoMux" {  } { { "ThirtyTwoMux.v" "" { Text "C:/Users/MORSUCCI/Documents/initData1/ThirtyTwoMux.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1489517211990 ""} { "Info" "ISGN_ENTITY_NAME" "2 SixteenMux " "Found entity 2: SixteenMux" {  } { { "ThirtyTwoMux.v" "" { Text "C:/Users/MORSUCCI/Documents/initData1/ThirtyTwoMux.v" 41 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1489517211990 ""} { "Info" "ISGN_ENTITY_NAME" "3 FourMux " "Found entity 3: FourMux" {  } { { "ThirtyTwoMux.v" "" { Text "C:/Users/MORSUCCI/Documents/initData1/ThirtyTwoMux.v" 69 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1489517211990 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1489517211990 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "statecounter.v 1 1 " "Found 1 design units, including 1 entities, in source file statecounter.v" { { "Info" "ISGN_ENTITY_NAME" "1 StateCounter " "Found entity 1: StateCounter" {  } { { "StateCounter.v" "" { Text "C:/Users/MORSUCCI/Documents/initData1/StateCounter.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1489517211990 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1489517211990 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "SRAM.v(43) " "Verilog HDL warning at SRAM.v(43): extended using \"x\" or \"z\"" {  } { { "SRAM.v" "" { Text "C:/Users/MORSUCCI/Documents/initData1/SRAM.v" 43 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1489517211990 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sram.v 1 1 " "Found 1 design units, including 1 entities, in source file sram.v" { { "Info" "ISGN_ENTITY_NAME" "1 SRAM " "Found entity 1: SRAM" {  } { { "SRAM.v" "" { Text "C:/Users/MORSUCCI/Documents/initData1/SRAM.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1489517211990 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1489517211990 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registerrow.v 1 1 " "Found 1 design units, including 1 entities, in source file registerrow.v" { { "Info" "ISGN_ENTITY_NAME" "1 RegisterRow " "Found entity 1: RegisterRow" {  } { { "RegisterRow.v" "" { Text "C:/Users/MORSUCCI/Documents/initData1/RegisterRow.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1489517212000 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1489517212000 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registerfile.v 1 1 " "Found 1 design units, including 1 entities, in source file registerfile.v" { { "Info" "ISGN_ENTITY_NAME" "1 RegisterFile " "Found entity 1: RegisterFile" {  } { { "RegisterFile.v" "" { Text "C:/Users/MORSUCCI/Documents/initData1/RegisterFile.v" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1489517212000 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1489517212000 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "PilelinedCPU.sv(130) " "Verilog HDL warning at PilelinedCPU.sv(130): extended using \"x\" or \"z\"" {  } { { "PilelinedCPU.sv" "" { Text "C:/Users/MORSUCCI/Documents/initData1/PilelinedCPU.sv" 130 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1489517212000 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "PilelinedCPU.sv(131) " "Verilog HDL warning at PilelinedCPU.sv(131): extended using \"x\" or \"z\"" {  } { { "PilelinedCPU.sv" "" { Text "C:/Users/MORSUCCI/Documents/initData1/PilelinedCPU.sv" 131 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1489517212000 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "PilelinedCPU.sv(143) " "Verilog HDL Module Instantiation warning at PilelinedCPU.sv(143): ignored dangling comma in List of Port Connections" {  } { { "PilelinedCPU.sv" "" { Text "C:/Users/MORSUCCI/Documents/initData1/PilelinedCPU.sv" 143 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Quartus II" 0 -1 1489517212000 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pilelinedcpu.sv 1 1 " "Found 1 design units, including 1 entities, in source file pilelinedcpu.sv" { { "Info" "ISGN_ENTITY_NAME" "1 PilelinedCPU " "Found entity 1: PilelinedCPU" {  } { { "PilelinedCPU.sv" "" { Text "C:/Users/MORSUCCI/Documents/initData1/PilelinedCPU.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1489517212000 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1489517212000 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "instxmem.v 1 1 " "Found 1 design units, including 1 entities, in source file instxmem.v" { { "Info" "ISGN_ENTITY_NAME" "1 InstxMem " "Found entity 1: InstxMem" {  } { { "InstxMem.v" "" { Text "C:/Users/MORSUCCI/Documents/initData1/InstxMem.v" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1489517212000 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1489517212000 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hex.v 1 1 " "Found 1 design units, including 1 entities, in source file hex.v" { { "Info" "ISGN_ENTITY_NAME" "1 hex " "Found entity 1: hex" {  } { { "hex.v" "" { Text "C:/Users/MORSUCCI/Documents/initData1/hex.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1489517212000 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1489517212000 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fourbitcarrylookaheadadder.sv 1 1 " "Found 1 design units, including 1 entities, in source file fourbitcarrylookaheadadder.sv" { { "Info" "ISGN_ENTITY_NAME" "1 fourbitcarrylookaheadadder " "Found entity 1: fourbitcarrylookaheadadder" {  } { { "fourbitcarrylookaheadadder.sv" "" { Text "C:/Users/MORSUCCI/Documents/initData1/fourbitcarrylookaheadadder.sv" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1489517212000 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1489517212000 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fivephaseclock.v 1 1 " "Found 1 design units, including 1 entities, in source file fivephaseclock.v" { { "Info" "ISGN_ENTITY_NAME" "1 FivePhaseClock " "Found entity 1: FivePhaseClock" {  } { { "FivePhaseClock.v" "" { Text "C:/Users/MORSUCCI/Documents/initData1/FivePhaseClock.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1489517212000 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1489517212000 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "five_32decoder.v 4 4 " "Found 4 design units, including 4 entities, in source file five_32decoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 Five_32Decoder " "Found entity 1: Five_32Decoder" {  } { { "Five_32Decoder.v" "" { Text "C:/Users/MORSUCCI/Documents/initData1/Five_32Decoder.v" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1489517212010 ""} { "Info" "ISGN_ENTITY_NAME" "2 Three_EightEnableDecoder " "Found entity 2: Three_EightEnableDecoder" {  } { { "Five_32Decoder.v" "" { Text "C:/Users/MORSUCCI/Documents/initData1/Five_32Decoder.v" 46 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1489517212010 ""} { "Info" "ISGN_ENTITY_NAME" "3 Two_FourDecoderNoEn " "Found entity 3: Two_FourDecoderNoEn" {  } { { "Five_32Decoder.v" "" { Text "C:/Users/MORSUCCI/Documents/initData1/Five_32Decoder.v" 75 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1489517212010 ""} { "Info" "ISGN_ENTITY_NAME" "4 Two_FourEnableDecoder " "Found entity 4: Two_FourEnableDecoder" {  } { { "Five_32Decoder.v" "" { Text "C:/Users/MORSUCCI/Documents/initData1/Five_32Decoder.v" 99 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1489517212010 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1489517212010 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "fastadder.sv(24) " "Verilog HDL Module Instantiation warning at fastadder.sv(24): ignored dangling comma in List of Port Connections" {  } { { "fastadder.sv" "" { Text "C:/Users/MORSUCCI/Documents/initData1/fastadder.sv" 24 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Quartus II" 0 -1 1489517212010 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "fastadder.sv(25) " "Verilog HDL Module Instantiation warning at fastadder.sv(25): ignored dangling comma in List of Port Connections" {  } { { "fastadder.sv" "" { Text "C:/Users/MORSUCCI/Documents/initData1/fastadder.sv" 25 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Quartus II" 0 -1 1489517212010 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "fastadder.sv(26) " "Verilog HDL Module Instantiation warning at fastadder.sv(26): ignored dangling comma in List of Port Connections" {  } { { "fastadder.sv" "" { Text "C:/Users/MORSUCCI/Documents/initData1/fastadder.sv" 26 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Quartus II" 0 -1 1489517212010 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fastadder.sv 1 1 " "Found 1 design units, including 1 entities, in source file fastadder.sv" { { "Info" "ISGN_ENTITY_NAME" "1 fastadder " "Found entity 1: fastadder" {  } { { "fastadder.sv" "" { Text "C:/Users/MORSUCCI/Documents/initData1/fastadder.sv" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1489517212010 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1489517212010 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "eightbitfastadder.sv(9) " "Verilog HDL Module Instantiation warning at eightbitfastadder.sv(9): ignored dangling comma in List of Port Connections" {  } { { "eightbitfastadder.sv" "" { Text "C:/Users/MORSUCCI/Documents/initData1/eightbitfastadder.sv" 9 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Quartus II" 0 -1 1489517212010 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "eightbitfastadder.sv(10) " "Verilog HDL Module Instantiation warning at eightbitfastadder.sv(10): ignored dangling comma in List of Port Connections" {  } { { "eightbitfastadder.sv" "" { Text "C:/Users/MORSUCCI/Documents/initData1/eightbitfastadder.sv" 10 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Quartus II" 0 -1 1489517212010 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "eightbitfastadder.sv 1 1 " "Found 1 design units, including 1 entities, in source file eightbitfastadder.sv" { { "Info" "ISGN_ENTITY_NAME" "1 eightbitfastadder " "Found entity 1: eightbitfastadder" {  } { { "eightbitfastadder.sv" "" { Text "C:/Users/MORSUCCI/Documents/initData1/eightbitfastadder.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1489517212010 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1489517212010 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "d_ff.v 1 1 " "Found 1 design units, including 1 entities, in source file d_ff.v" { { "Info" "ISGN_ENTITY_NAME" "1 D_FF " "Found entity 1: D_FF" {  } { { "D_FF.v" "" { Text "C:/Users/MORSUCCI/Documents/initData1/D_FF.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1489517212010 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1489517212010 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "control.v 1 1 " "Found 1 design units, including 1 entities, in source file control.v" { { "Info" "ISGN_ENTITY_NAME" "1 Control " "Found entity 1: Control" {  } { { "Control.v" "" { Text "C:/Users/MORSUCCI/Documents/initData1/Control.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1489517212010 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1489517212010 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "barrelshifter.v 1 1 " "Found 1 design units, including 1 entities, in source file barrelshifter.v" { { "Info" "ISGN_ENTITY_NAME" "1 BarrelShifter " "Found entity 1: BarrelShifter" {  } { { "BarrelShifter.v" "" { Text "C:/Users/MORSUCCI/Documents/initData1/BarrelShifter.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1489517212010 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1489517212010 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.sv 1 1 " "Found 1 design units, including 1 entities, in source file alu.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "alu.sv" "" { Text "C:/Users/MORSUCCI/Documents/initData1/alu.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1489517212020 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1489517212020 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux2_1.sv 1 1 " "Found 1 design units, including 1 entities, in source file mux2_1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mux2_1 " "Found entity 1: mux2_1" {  } { { "mux2_1.sv" "" { Text "C:/Users/MORSUCCI/Documents/initData1/mux2_1.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1489517212020 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1489517212020 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1toplevel.v 3 3 " "Found 3 design units, including 3 entities, in source file de1toplevel.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE1TopLevel " "Found entity 1: DE1TopLevel" {  } { { "DE1TopLevel.v" "" { Text "C:/Users/MORSUCCI/Documents/initData1/DE1TopLevel.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1489517212020 ""} { "Info" "ISGN_ENTITY_NAME" "2 QuadHexDriver " "Found entity 2: QuadHexDriver" {  } { { "DE1TopLevel.v" "" { Text "C:/Users/MORSUCCI/Documents/initData1/DE1TopLevel.v" 36 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1489517212020 ""} { "Info" "ISGN_ENTITY_NAME" "3 LEDcontrol " "Found entity 3: LEDcontrol" {  } { { "DE1TopLevel.v" "" { Text "C:/Users/MORSUCCI/Documents/initData1/DE1TopLevel.v" 131 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1489517212020 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1489517212020 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "PHReset DE1TopLevel.v(12) " "Verilog HDL Implicit Net warning at DE1TopLevel.v(12): created implicit net for \"PHReset\"" {  } { { "DE1TopLevel.v" "" { Text "C:/Users/MORSUCCI/Documents/initData1/DE1TopLevel.v" 12 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1489517212020 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "SysRST DE1TopLevel.v(23) " "Verilog HDL Implicit Net warning at DE1TopLevel.v(23): created implicit net for \"SysRST\"" {  } { { "DE1TopLevel.v" "" { Text "C:/Users/MORSUCCI/Documents/initData1/DE1TopLevel.v" 23 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1489517212020 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "RST DE1TopLevel.v(24) " "Verilog HDL Implicit Net warning at DE1TopLevel.v(24): created implicit net for \"RST\"" {  } { { "DE1TopLevel.v" "" { Text "C:/Users/MORSUCCI/Documents/initData1/DE1TopLevel.v" 24 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1489517212020 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "SySCLK DE1TopLevel.v(25) " "Verilog HDL Implicit Net warning at DE1TopLevel.v(25): created implicit net for \"SySCLK\"" {  } { { "DE1TopLevel.v" "" { Text "C:/Users/MORSUCCI/Documents/initData1/DE1TopLevel.v" 25 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1489517212020 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "DE1TopLevel " "Elaborating entity \"DE1TopLevel\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1489517212100 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "SysRST DE1TopLevel.v(23) " "Verilog HDL or VHDL warning at DE1TopLevel.v(23): object \"SysRST\" assigned a value but never read" {  } { { "DE1TopLevel.v" "" { Text "C:/Users/MORSUCCI/Documents/initData1/DE1TopLevel.v" 23 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1489517212100 "|DE1TopLevel"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "RST DE1TopLevel.v(24) " "Verilog HDL or VHDL warning at DE1TopLevel.v(24): object \"RST\" assigned a value but never read" {  } { { "DE1TopLevel.v" "" { Text "C:/Users/MORSUCCI/Documents/initData1/DE1TopLevel.v" 24 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1489517212100 "|DE1TopLevel"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "SySCLK DE1TopLevel.v(25) " "Verilog HDL or VHDL warning at DE1TopLevel.v(25): object \"SySCLK\" assigned a value but never read" {  } { { "DE1TopLevel.v" "" { Text "C:/Users/MORSUCCI/Documents/initData1/DE1TopLevel.v" 25 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1489517212100 "|DE1TopLevel"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FivePhaseClock FivePhaseClock:FPC " "Elaborating entity \"FivePhaseClock\" for hierarchy \"FivePhaseClock:FPC\"" {  } { { "DE1TopLevel.v" "FPC" { Text "C:/Users/MORSUCCI/Documents/initData1/DE1TopLevel.v" 14 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1489517212110 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "StateCounter StateCounter:SC " "Elaborating entity \"StateCounter\" for hierarchy \"StateCounter:SC\"" {  } { { "DE1TopLevel.v" "SC" { Text "C:/Users/MORSUCCI/Documents/initData1/DE1TopLevel.v" 15 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1489517212120 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PilelinedCPU PilelinedCPU:CPU " "Elaborating entity \"PilelinedCPU\" for hierarchy \"PilelinedCPU:CPU\"" {  } { { "DE1TopLevel.v" "CPU" { Text "C:/Users/MORSUCCI/Documents/initData1/DE1TopLevel.v" 27 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1489517212130 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "InstxMem PilelinedCPU:CPU\|InstxMem:IM " "Elaborating entity \"InstxMem\" for hierarchy \"PilelinedCPU:CPU\|InstxMem:IM\"" {  } { { "PilelinedCPU.sv" "IM" { Text "C:/Users/MORSUCCI/Documents/initData1/PilelinedCPU.sv" 31 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1489517212170 ""}
{ "Warning" "WVRFX_VERI_2111_UNCONVERTED" "127 0 127 InstxMem.v(36) " "Verilog HDL warning at InstxMem.v(36): number of words (127) in memory file does not match the number of elements in the address range \[0:127\]" {  } { { "InstxMem.v" "" { Text "C:/Users/MORSUCCI/Documents/initData1/InstxMem.v" 36 0 0 } }  } 0 10850 "Verilog HDL warning at %4!s!: number of words (%1!d!) in memory file does not match the number of elements in the address range \[%2!d!:%3!d!\]" 0 0 "Quartus II" 0 -1 1489517212170 "|DE1TopLevel|PilelinedCPU:CPU|InstxMem:IM"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "IM.data_a 0 InstxMem.v(18) " "Net \"IM.data_a\" at InstxMem.v(18) has no driver or initial value, using a default initial value '0'" {  } { { "InstxMem.v" "" { Text "C:/Users/MORSUCCI/Documents/initData1/InstxMem.v" 18 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1489517212180 "|DE1TopLevel|PilelinedCPU:CPU|InstxMem:IM"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "IM.waddr_a 0 InstxMem.v(18) " "Net \"IM.waddr_a\" at InstxMem.v(18) has no driver or initial value, using a default initial value '0'" {  } { { "InstxMem.v" "" { Text "C:/Users/MORSUCCI/Documents/initData1/InstxMem.v" 18 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1489517212180 "|DE1TopLevel|PilelinedCPU:CPU|InstxMem:IM"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "IM.we_a 0 InstxMem.v(18) " "Net \"IM.we_a\" at InstxMem.v(18) has no driver or initial value, using a default initial value '0'" {  } { { "InstxMem.v" "" { Text "C:/Users/MORSUCCI/Documents/initData1/InstxMem.v" 18 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1489517212180 "|DE1TopLevel|PilelinedCPU:CPU|InstxMem:IM"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Control PilelinedCPU:CPU\|Control:CNTRL " "Elaborating entity \"Control\" for hierarchy \"PilelinedCPU:CPU\|Control:CNTRL\"" {  } { { "PilelinedCPU.sv" "CNTRL" { Text "C:/Users/MORSUCCI/Documents/initData1/PilelinedCPU.sv" 32 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1489517212190 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RegisterFile PilelinedCPU:CPU\|RegisterFile:RF " "Elaborating entity \"RegisterFile\" for hierarchy \"PilelinedCPU:CPU\|RegisterFile:RF\"" {  } { { "PilelinedCPU.sv" "RF" { Text "C:/Users/MORSUCCI/Documents/initData1/PilelinedCPU.sv" 84 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1489517212200 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Five_32Decoder PilelinedCPU:CPU\|RegisterFile:RF\|Five_32Decoder:WriteSelect " "Elaborating entity \"Five_32Decoder\" for hierarchy \"PilelinedCPU:CPU\|RegisterFile:RF\|Five_32Decoder:WriteSelect\"" {  } { { "RegisterFile.v" "WriteSelect" { Text "C:/Users/MORSUCCI/Documents/initData1/RegisterFile.v" 36 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1489517212260 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Two_FourDecoderNoEn PilelinedCPU:CPU\|RegisterFile:RF\|Five_32Decoder:WriteSelect\|Two_FourDecoderNoEn:MSB " "Elaborating entity \"Two_FourDecoderNoEn\" for hierarchy \"PilelinedCPU:CPU\|RegisterFile:RF\|Five_32Decoder:WriteSelect\|Two_FourDecoderNoEn:MSB\"" {  } { { "Five_32Decoder.v" "MSB" { Text "C:/Users/MORSUCCI/Documents/initData1/Five_32Decoder.v" 23 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1489517212270 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Three_EightEnableDecoder PilelinedCPU:CPU\|RegisterFile:RF\|Five_32Decoder:WriteSelect\|Three_EightEnableDecoder:ZeroThrough7 " "Elaborating entity \"Three_EightEnableDecoder\" for hierarchy \"PilelinedCPU:CPU\|RegisterFile:RF\|Five_32Decoder:WriteSelect\|Three_EightEnableDecoder:ZeroThrough7\"" {  } { { "Five_32Decoder.v" "ZeroThrough7" { Text "C:/Users/MORSUCCI/Documents/initData1/Five_32Decoder.v" 28 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1489517212280 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Two_FourEnableDecoder PilelinedCPU:CPU\|RegisterFile:RF\|Five_32Decoder:WriteSelect\|Three_EightEnableDecoder:ZeroThrough7\|Two_FourEnableDecoder:LS4 " "Elaborating entity \"Two_FourEnableDecoder\" for hierarchy \"PilelinedCPU:CPU\|RegisterFile:RF\|Five_32Decoder:WriteSelect\|Three_EightEnableDecoder:ZeroThrough7\|Two_FourEnableDecoder:LS4\"" {  } { { "Five_32Decoder.v" "LS4" { Text "C:/Users/MORSUCCI/Documents/initData1/Five_32Decoder.v" 64 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1489517212290 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RegisterRow PilelinedCPU:CPU\|RegisterFile:RF\|RegisterRow:Register\[0\].RR " "Elaborating entity \"RegisterRow\" for hierarchy \"PilelinedCPU:CPU\|RegisterFile:RF\|RegisterRow:Register\[0\].RR\"" {  } { { "RegisterFile.v" "Register\[0\].RR" { Text "C:/Users/MORSUCCI/Documents/initData1/RegisterFile.v" 48 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1489517212310 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2_1 PilelinedCPU:CPU\|RegisterFile:RF\|RegisterRow:Register\[0\].RR\|mux2_1:Mux\[0\].m2 " "Elaborating entity \"mux2_1\" for hierarchy \"PilelinedCPU:CPU\|RegisterFile:RF\|RegisterRow:Register\[0\].RR\|mux2_1:Mux\[0\].m2\"" {  } { { "RegisterRow.v" "Mux\[0\].m2" { Text "C:/Users/MORSUCCI/Documents/initData1/RegisterRow.v" 20 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1489517212340 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "D_FF PilelinedCPU:CPU\|RegisterFile:RF\|RegisterRow:Register\[0\].RR\|D_FF:Column\[0\].flipflop " "Elaborating entity \"D_FF\" for hierarchy \"PilelinedCPU:CPU\|RegisterFile:RF\|RegisterRow:Register\[0\].RR\|D_FF:Column\[0\].flipflop\"" {  } { { "RegisterRow.v" "Column\[0\].flipflop" { Text "C:/Users/MORSUCCI/Documents/initData1/RegisterRow.v" 27 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1489517212350 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ThirtyTwoMux PilelinedCPU:CPU\|RegisterFile:RF\|ThirtyTwoMux:ReadMux1\[0\].bitRS1 " "Elaborating entity \"ThirtyTwoMux\" for hierarchy \"PilelinedCPU:CPU\|RegisterFile:RF\|ThirtyTwoMux:ReadMux1\[0\].bitRS1\"" {  } { { "RegisterFile.v" "ReadMux1\[0\].bitRS1" { Text "C:/Users/MORSUCCI/Documents/initData1/RegisterFile.v" 70 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1489517213200 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SixteenMux PilelinedCPU:CPU\|RegisterFile:RF\|ThirtyTwoMux:ReadMux1\[0\].bitRS1\|SixteenMux:Zeroto15 " "Elaborating entity \"SixteenMux\" for hierarchy \"PilelinedCPU:CPU\|RegisterFile:RF\|ThirtyTwoMux:ReadMux1\[0\].bitRS1\|SixteenMux:Zeroto15\"" {  } { { "ThirtyTwoMux.v" "Zeroto15" { Text "C:/Users/MORSUCCI/Documents/initData1/ThirtyTwoMux.v" 16 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1489517213210 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FourMux PilelinedCPU:CPU\|RegisterFile:RF\|ThirtyTwoMux:ReadMux1\[0\].bitRS1\|SixteenMux:Zeroto15\|FourMux:bits0to3 " "Elaborating entity \"FourMux\" for hierarchy \"PilelinedCPU:CPU\|RegisterFile:RF\|ThirtyTwoMux:ReadMux1\[0\].bitRS1\|SixteenMux:Zeroto15\|FourMux:bits0to3\"" {  } { { "ThirtyTwoMux.v" "bits0to3" { Text "C:/Users/MORSUCCI/Documents/initData1/ThirtyTwoMux.v" 50 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1489517213220 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu PilelinedCPU:CPU\|alu:ALU " "Elaborating entity \"alu\" for hierarchy \"PilelinedCPU:CPU\|alu:ALU\"" {  } { { "PilelinedCPU.sv" "ALU" { Text "C:/Users/MORSUCCI/Documents/initData1/PilelinedCPU.sv" 118 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1489517213560 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "busOut alu.sv(31) " "Verilog HDL Always Construct warning at alu.sv(31): inferring latch(es) for variable \"busOut\", which holds its previous value in one or more paths through the always construct" {  } { { "alu.sv" "" { Text "C:/Users/MORSUCCI/Documents/initData1/alu.sv" 31 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1489517213560 "|DE1TopLevel|PilelinedCPU:CPU|alu:ALU"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "operand alu.sv(31) " "Verilog HDL Always Construct warning at alu.sv(31): inferring latch(es) for variable \"operand\", which holds its previous value in one or more paths through the always construct" {  } { { "alu.sv" "" { Text "C:/Users/MORSUCCI/Documents/initData1/alu.sv" 31 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1489517213560 "|DE1TopLevel|PilelinedCPU:CPU|alu:ALU"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "shiftsel alu.sv(31) " "Verilog HDL Always Construct warning at alu.sv(31): inferring latch(es) for variable \"shiftsel\", which holds its previous value in one or more paths through the always construct" {  } { { "alu.sv" "" { Text "C:/Users/MORSUCCI/Documents/initData1/alu.sv" 31 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1489517213560 "|DE1TopLevel|PilelinedCPU:CPU|alu:ALU"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "addend alu.sv(31) " "Verilog HDL Always Construct warning at alu.sv(31): inferring latch(es) for variable \"addend\", which holds its previous value in one or more paths through the always construct" {  } { { "alu.sv" "" { Text "C:/Users/MORSUCCI/Documents/initData1/alu.sv" 31 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1489517213560 "|DE1TopLevel|PilelinedCPU:CPU|alu:ALU"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "augend alu.sv(31) " "Verilog HDL Always Construct warning at alu.sv(31): inferring latch(es) for variable \"augend\", which holds its previous value in one or more paths through the always construct" {  } { { "alu.sv" "" { Text "C:/Users/MORSUCCI/Documents/initData1/alu.sv" 31 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1489517213560 "|DE1TopLevel|PilelinedCPU:CPU|alu:ALU"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "carryin alu.sv(31) " "Verilog HDL Always Construct warning at alu.sv(31): inferring latch(es) for variable \"carryin\", which holds its previous value in one or more paths through the always construct" {  } { { "alu.sv" "" { Text "C:/Users/MORSUCCI/Documents/initData1/alu.sv" 31 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1489517213560 "|DE1TopLevel|PilelinedCPU:CPU|alu:ALU"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "c alu.sv(31) " "Verilog HDL Always Construct warning at alu.sv(31): inferring latch(es) for variable \"c\", which holds its previous value in one or more paths through the always construct" {  } { { "alu.sv" "" { Text "C:/Users/MORSUCCI/Documents/initData1/alu.sv" 31 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1489517213560 "|DE1TopLevel|PilelinedCPU:CPU|alu:ALU"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "v alu.sv(31) " "Verilog HDL Always Construct warning at alu.sv(31): inferring latch(es) for variable \"v\", which holds its previous value in one or more paths through the always construct" {  } { { "alu.sv" "" { Text "C:/Users/MORSUCCI/Documents/initData1/alu.sv" 31 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1489517213560 "|DE1TopLevel|PilelinedCPU:CPU|alu:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v alu.sv(31) " "Inferred latch for \"v\" at alu.sv(31)" {  } { { "alu.sv" "" { Text "C:/Users/MORSUCCI/Documents/initData1/alu.sv" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1489517213560 "|DE1TopLevel|PilelinedCPU:CPU|alu:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "c alu.sv(31) " "Inferred latch for \"c\" at alu.sv(31)" {  } { { "alu.sv" "" { Text "C:/Users/MORSUCCI/Documents/initData1/alu.sv" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1489517213560 "|DE1TopLevel|PilelinedCPU:CPU|alu:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "carryin alu.sv(31) " "Inferred latch for \"carryin\" at alu.sv(31)" {  } { { "alu.sv" "" { Text "C:/Users/MORSUCCI/Documents/initData1/alu.sv" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1489517213560 "|DE1TopLevel|PilelinedCPU:CPU|alu:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "augend\[0\] alu.sv(31) " "Inferred latch for \"augend\[0\]\" at alu.sv(31)" {  } { { "alu.sv" "" { Text "C:/Users/MORSUCCI/Documents/initData1/alu.sv" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1489517213560 "|DE1TopLevel|PilelinedCPU:CPU|alu:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "augend\[1\] alu.sv(31) " "Inferred latch for \"augend\[1\]\" at alu.sv(31)" {  } { { "alu.sv" "" { Text "C:/Users/MORSUCCI/Documents/initData1/alu.sv" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1489517213560 "|DE1TopLevel|PilelinedCPU:CPU|alu:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "augend\[2\] alu.sv(31) " "Inferred latch for \"augend\[2\]\" at alu.sv(31)" {  } { { "alu.sv" "" { Text "C:/Users/MORSUCCI/Documents/initData1/alu.sv" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1489517213560 "|DE1TopLevel|PilelinedCPU:CPU|alu:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "augend\[3\] alu.sv(31) " "Inferred latch for \"augend\[3\]\" at alu.sv(31)" {  } { { "alu.sv" "" { Text "C:/Users/MORSUCCI/Documents/initData1/alu.sv" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1489517213560 "|DE1TopLevel|PilelinedCPU:CPU|alu:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "augend\[4\] alu.sv(31) " "Inferred latch for \"augend\[4\]\" at alu.sv(31)" {  } { { "alu.sv" "" { Text "C:/Users/MORSUCCI/Documents/initData1/alu.sv" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1489517213560 "|DE1TopLevel|PilelinedCPU:CPU|alu:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "augend\[5\] alu.sv(31) " "Inferred latch for \"augend\[5\]\" at alu.sv(31)" {  } { { "alu.sv" "" { Text "C:/Users/MORSUCCI/Documents/initData1/alu.sv" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1489517213560 "|DE1TopLevel|PilelinedCPU:CPU|alu:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "augend\[6\] alu.sv(31) " "Inferred latch for \"augend\[6\]\" at alu.sv(31)" {  } { { "alu.sv" "" { Text "C:/Users/MORSUCCI/Documents/initData1/alu.sv" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1489517213560 "|DE1TopLevel|PilelinedCPU:CPU|alu:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "augend\[7\] alu.sv(31) " "Inferred latch for \"augend\[7\]\" at alu.sv(31)" {  } { { "alu.sv" "" { Text "C:/Users/MORSUCCI/Documents/initData1/alu.sv" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1489517213560 "|DE1TopLevel|PilelinedCPU:CPU|alu:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "augend\[8\] alu.sv(31) " "Inferred latch for \"augend\[8\]\" at alu.sv(31)" {  } { { "alu.sv" "" { Text "C:/Users/MORSUCCI/Documents/initData1/alu.sv" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1489517213560 "|DE1TopLevel|PilelinedCPU:CPU|alu:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "augend\[9\] alu.sv(31) " "Inferred latch for \"augend\[9\]\" at alu.sv(31)" {  } { { "alu.sv" "" { Text "C:/Users/MORSUCCI/Documents/initData1/alu.sv" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1489517213560 "|DE1TopLevel|PilelinedCPU:CPU|alu:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "augend\[10\] alu.sv(31) " "Inferred latch for \"augend\[10\]\" at alu.sv(31)" {  } { { "alu.sv" "" { Text "C:/Users/MORSUCCI/Documents/initData1/alu.sv" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1489517213560 "|DE1TopLevel|PilelinedCPU:CPU|alu:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "augend\[11\] alu.sv(31) " "Inferred latch for \"augend\[11\]\" at alu.sv(31)" {  } { { "alu.sv" "" { Text "C:/Users/MORSUCCI/Documents/initData1/alu.sv" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1489517213560 "|DE1TopLevel|PilelinedCPU:CPU|alu:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "augend\[12\] alu.sv(31) " "Inferred latch for \"augend\[12\]\" at alu.sv(31)" {  } { { "alu.sv" "" { Text "C:/Users/MORSUCCI/Documents/initData1/alu.sv" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1489517213560 "|DE1TopLevel|PilelinedCPU:CPU|alu:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "augend\[13\] alu.sv(31) " "Inferred latch for \"augend\[13\]\" at alu.sv(31)" {  } { { "alu.sv" "" { Text "C:/Users/MORSUCCI/Documents/initData1/alu.sv" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1489517213560 "|DE1TopLevel|PilelinedCPU:CPU|alu:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "augend\[14\] alu.sv(31) " "Inferred latch for \"augend\[14\]\" at alu.sv(31)" {  } { { "alu.sv" "" { Text "C:/Users/MORSUCCI/Documents/initData1/alu.sv" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1489517213560 "|DE1TopLevel|PilelinedCPU:CPU|alu:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "augend\[15\] alu.sv(31) " "Inferred latch for \"augend\[15\]\" at alu.sv(31)" {  } { { "alu.sv" "" { Text "C:/Users/MORSUCCI/Documents/initData1/alu.sv" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1489517213560 "|DE1TopLevel|PilelinedCPU:CPU|alu:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addend\[0\] alu.sv(31) " "Inferred latch for \"addend\[0\]\" at alu.sv(31)" {  } { { "alu.sv" "" { Text "C:/Users/MORSUCCI/Documents/initData1/alu.sv" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1489517213560 "|DE1TopLevel|PilelinedCPU:CPU|alu:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addend\[1\] alu.sv(31) " "Inferred latch for \"addend\[1\]\" at alu.sv(31)" {  } { { "alu.sv" "" { Text "C:/Users/MORSUCCI/Documents/initData1/alu.sv" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1489517213560 "|DE1TopLevel|PilelinedCPU:CPU|alu:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addend\[2\] alu.sv(31) " "Inferred latch for \"addend\[2\]\" at alu.sv(31)" {  } { { "alu.sv" "" { Text "C:/Users/MORSUCCI/Documents/initData1/alu.sv" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1489517213560 "|DE1TopLevel|PilelinedCPU:CPU|alu:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addend\[3\] alu.sv(31) " "Inferred latch for \"addend\[3\]\" at alu.sv(31)" {  } { { "alu.sv" "" { Text "C:/Users/MORSUCCI/Documents/initData1/alu.sv" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1489517213560 "|DE1TopLevel|PilelinedCPU:CPU|alu:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addend\[4\] alu.sv(31) " "Inferred latch for \"addend\[4\]\" at alu.sv(31)" {  } { { "alu.sv" "" { Text "C:/Users/MORSUCCI/Documents/initData1/alu.sv" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1489517213560 "|DE1TopLevel|PilelinedCPU:CPU|alu:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addend\[5\] alu.sv(31) " "Inferred latch for \"addend\[5\]\" at alu.sv(31)" {  } { { "alu.sv" "" { Text "C:/Users/MORSUCCI/Documents/initData1/alu.sv" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1489517213560 "|DE1TopLevel|PilelinedCPU:CPU|alu:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addend\[6\] alu.sv(31) " "Inferred latch for \"addend\[6\]\" at alu.sv(31)" {  } { { "alu.sv" "" { Text "C:/Users/MORSUCCI/Documents/initData1/alu.sv" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1489517213560 "|DE1TopLevel|PilelinedCPU:CPU|alu:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addend\[7\] alu.sv(31) " "Inferred latch for \"addend\[7\]\" at alu.sv(31)" {  } { { "alu.sv" "" { Text "C:/Users/MORSUCCI/Documents/initData1/alu.sv" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1489517213560 "|DE1TopLevel|PilelinedCPU:CPU|alu:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addend\[8\] alu.sv(31) " "Inferred latch for \"addend\[8\]\" at alu.sv(31)" {  } { { "alu.sv" "" { Text "C:/Users/MORSUCCI/Documents/initData1/alu.sv" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1489517213560 "|DE1TopLevel|PilelinedCPU:CPU|alu:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addend\[9\] alu.sv(31) " "Inferred latch for \"addend\[9\]\" at alu.sv(31)" {  } { { "alu.sv" "" { Text "C:/Users/MORSUCCI/Documents/initData1/alu.sv" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1489517213560 "|DE1TopLevel|PilelinedCPU:CPU|alu:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addend\[10\] alu.sv(31) " "Inferred latch for \"addend\[10\]\" at alu.sv(31)" {  } { { "alu.sv" "" { Text "C:/Users/MORSUCCI/Documents/initData1/alu.sv" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1489517213560 "|DE1TopLevel|PilelinedCPU:CPU|alu:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addend\[11\] alu.sv(31) " "Inferred latch for \"addend\[11\]\" at alu.sv(31)" {  } { { "alu.sv" "" { Text "C:/Users/MORSUCCI/Documents/initData1/alu.sv" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1489517213560 "|DE1TopLevel|PilelinedCPU:CPU|alu:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addend\[12\] alu.sv(31) " "Inferred latch for \"addend\[12\]\" at alu.sv(31)" {  } { { "alu.sv" "" { Text "C:/Users/MORSUCCI/Documents/initData1/alu.sv" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1489517213560 "|DE1TopLevel|PilelinedCPU:CPU|alu:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addend\[13\] alu.sv(31) " "Inferred latch for \"addend\[13\]\" at alu.sv(31)" {  } { { "alu.sv" "" { Text "C:/Users/MORSUCCI/Documents/initData1/alu.sv" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1489517213560 "|DE1TopLevel|PilelinedCPU:CPU|alu:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addend\[14\] alu.sv(31) " "Inferred latch for \"addend\[14\]\" at alu.sv(31)" {  } { { "alu.sv" "" { Text "C:/Users/MORSUCCI/Documents/initData1/alu.sv" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1489517213560 "|DE1TopLevel|PilelinedCPU:CPU|alu:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addend\[15\] alu.sv(31) " "Inferred latch for \"addend\[15\]\" at alu.sv(31)" {  } { { "alu.sv" "" { Text "C:/Users/MORSUCCI/Documents/initData1/alu.sv" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1489517213560 "|DE1TopLevel|PilelinedCPU:CPU|alu:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "shiftsel\[0\] alu.sv(31) " "Inferred latch for \"shiftsel\[0\]\" at alu.sv(31)" {  } { { "alu.sv" "" { Text "C:/Users/MORSUCCI/Documents/initData1/alu.sv" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1489517213560 "|DE1TopLevel|PilelinedCPU:CPU|alu:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "shiftsel\[1\] alu.sv(31) " "Inferred latch for \"shiftsel\[1\]\" at alu.sv(31)" {  } { { "alu.sv" "" { Text "C:/Users/MORSUCCI/Documents/initData1/alu.sv" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1489517213560 "|DE1TopLevel|PilelinedCPU:CPU|alu:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "operand\[0\] alu.sv(31) " "Inferred latch for \"operand\[0\]\" at alu.sv(31)" {  } { { "alu.sv" "" { Text "C:/Users/MORSUCCI/Documents/initData1/alu.sv" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1489517213560 "|DE1TopLevel|PilelinedCPU:CPU|alu:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "operand\[1\] alu.sv(31) " "Inferred latch for \"operand\[1\]\" at alu.sv(31)" {  } { { "alu.sv" "" { Text "C:/Users/MORSUCCI/Documents/initData1/alu.sv" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1489517213560 "|DE1TopLevel|PilelinedCPU:CPU|alu:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "operand\[2\] alu.sv(31) " "Inferred latch for \"operand\[2\]\" at alu.sv(31)" {  } { { "alu.sv" "" { Text "C:/Users/MORSUCCI/Documents/initData1/alu.sv" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1489517213560 "|DE1TopLevel|PilelinedCPU:CPU|alu:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "operand\[3\] alu.sv(31) " "Inferred latch for \"operand\[3\]\" at alu.sv(31)" {  } { { "alu.sv" "" { Text "C:/Users/MORSUCCI/Documents/initData1/alu.sv" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1489517213560 "|DE1TopLevel|PilelinedCPU:CPU|alu:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "operand\[4\] alu.sv(31) " "Inferred latch for \"operand\[4\]\" at alu.sv(31)" {  } { { "alu.sv" "" { Text "C:/Users/MORSUCCI/Documents/initData1/alu.sv" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1489517213560 "|DE1TopLevel|PilelinedCPU:CPU|alu:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "operand\[5\] alu.sv(31) " "Inferred latch for \"operand\[5\]\" at alu.sv(31)" {  } { { "alu.sv" "" { Text "C:/Users/MORSUCCI/Documents/initData1/alu.sv" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1489517213560 "|DE1TopLevel|PilelinedCPU:CPU|alu:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "operand\[6\] alu.sv(31) " "Inferred latch for \"operand\[6\]\" at alu.sv(31)" {  } { { "alu.sv" "" { Text "C:/Users/MORSUCCI/Documents/initData1/alu.sv" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1489517213560 "|DE1TopLevel|PilelinedCPU:CPU|alu:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "operand\[7\] alu.sv(31) " "Inferred latch for \"operand\[7\]\" at alu.sv(31)" {  } { { "alu.sv" "" { Text "C:/Users/MORSUCCI/Documents/initData1/alu.sv" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1489517213560 "|DE1TopLevel|PilelinedCPU:CPU|alu:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "operand\[8\] alu.sv(31) " "Inferred latch for \"operand\[8\]\" at alu.sv(31)" {  } { { "alu.sv" "" { Text "C:/Users/MORSUCCI/Documents/initData1/alu.sv" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1489517213560 "|DE1TopLevel|PilelinedCPU:CPU|alu:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "operand\[9\] alu.sv(31) " "Inferred latch for \"operand\[9\]\" at alu.sv(31)" {  } { { "alu.sv" "" { Text "C:/Users/MORSUCCI/Documents/initData1/alu.sv" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1489517213560 "|DE1TopLevel|PilelinedCPU:CPU|alu:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "operand\[10\] alu.sv(31) " "Inferred latch for \"operand\[10\]\" at alu.sv(31)" {  } { { "alu.sv" "" { Text "C:/Users/MORSUCCI/Documents/initData1/alu.sv" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1489517213560 "|DE1TopLevel|PilelinedCPU:CPU|alu:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "operand\[11\] alu.sv(31) " "Inferred latch for \"operand\[11\]\" at alu.sv(31)" {  } { { "alu.sv" "" { Text "C:/Users/MORSUCCI/Documents/initData1/alu.sv" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1489517213560 "|DE1TopLevel|PilelinedCPU:CPU|alu:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "operand\[12\] alu.sv(31) " "Inferred latch for \"operand\[12\]\" at alu.sv(31)" {  } { { "alu.sv" "" { Text "C:/Users/MORSUCCI/Documents/initData1/alu.sv" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1489517213560 "|DE1TopLevel|PilelinedCPU:CPU|alu:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "operand\[13\] alu.sv(31) " "Inferred latch for \"operand\[13\]\" at alu.sv(31)" {  } { { "alu.sv" "" { Text "C:/Users/MORSUCCI/Documents/initData1/alu.sv" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1489517213570 "|DE1TopLevel|PilelinedCPU:CPU|alu:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "operand\[14\] alu.sv(31) " "Inferred latch for \"operand\[14\]\" at alu.sv(31)" {  } { { "alu.sv" "" { Text "C:/Users/MORSUCCI/Documents/initData1/alu.sv" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1489517213570 "|DE1TopLevel|PilelinedCPU:CPU|alu:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "operand\[15\] alu.sv(31) " "Inferred latch for \"operand\[15\]\" at alu.sv(31)" {  } { { "alu.sv" "" { Text "C:/Users/MORSUCCI/Documents/initData1/alu.sv" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1489517213570 "|DE1TopLevel|PilelinedCPU:CPU|alu:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "busOut\[0\] alu.sv(31) " "Inferred latch for \"busOut\[0\]\" at alu.sv(31)" {  } { { "alu.sv" "" { Text "C:/Users/MORSUCCI/Documents/initData1/alu.sv" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1489517213570 "|DE1TopLevel|PilelinedCPU:CPU|alu:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "busOut\[1\] alu.sv(31) " "Inferred latch for \"busOut\[1\]\" at alu.sv(31)" {  } { { "alu.sv" "" { Text "C:/Users/MORSUCCI/Documents/initData1/alu.sv" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1489517213570 "|DE1TopLevel|PilelinedCPU:CPU|alu:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "busOut\[2\] alu.sv(31) " "Inferred latch for \"busOut\[2\]\" at alu.sv(31)" {  } { { "alu.sv" "" { Text "C:/Users/MORSUCCI/Documents/initData1/alu.sv" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1489517213570 "|DE1TopLevel|PilelinedCPU:CPU|alu:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "busOut\[3\] alu.sv(31) " "Inferred latch for \"busOut\[3\]\" at alu.sv(31)" {  } { { "alu.sv" "" { Text "C:/Users/MORSUCCI/Documents/initData1/alu.sv" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1489517213570 "|DE1TopLevel|PilelinedCPU:CPU|alu:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "busOut\[4\] alu.sv(31) " "Inferred latch for \"busOut\[4\]\" at alu.sv(31)" {  } { { "alu.sv" "" { Text "C:/Users/MORSUCCI/Documents/initData1/alu.sv" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1489517213570 "|DE1TopLevel|PilelinedCPU:CPU|alu:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "busOut\[5\] alu.sv(31) " "Inferred latch for \"busOut\[5\]\" at alu.sv(31)" {  } { { "alu.sv" "" { Text "C:/Users/MORSUCCI/Documents/initData1/alu.sv" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1489517213570 "|DE1TopLevel|PilelinedCPU:CPU|alu:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "busOut\[6\] alu.sv(31) " "Inferred latch for \"busOut\[6\]\" at alu.sv(31)" {  } { { "alu.sv" "" { Text "C:/Users/MORSUCCI/Documents/initData1/alu.sv" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1489517213570 "|DE1TopLevel|PilelinedCPU:CPU|alu:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "busOut\[7\] alu.sv(31) " "Inferred latch for \"busOut\[7\]\" at alu.sv(31)" {  } { { "alu.sv" "" { Text "C:/Users/MORSUCCI/Documents/initData1/alu.sv" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1489517213570 "|DE1TopLevel|PilelinedCPU:CPU|alu:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "busOut\[8\] alu.sv(31) " "Inferred latch for \"busOut\[8\]\" at alu.sv(31)" {  } { { "alu.sv" "" { Text "C:/Users/MORSUCCI/Documents/initData1/alu.sv" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1489517213570 "|DE1TopLevel|PilelinedCPU:CPU|alu:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "busOut\[9\] alu.sv(31) " "Inferred latch for \"busOut\[9\]\" at alu.sv(31)" {  } { { "alu.sv" "" { Text "C:/Users/MORSUCCI/Documents/initData1/alu.sv" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1489517213570 "|DE1TopLevel|PilelinedCPU:CPU|alu:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "busOut\[10\] alu.sv(31) " "Inferred latch for \"busOut\[10\]\" at alu.sv(31)" {  } { { "alu.sv" "" { Text "C:/Users/MORSUCCI/Documents/initData1/alu.sv" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1489517213570 "|DE1TopLevel|PilelinedCPU:CPU|alu:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "busOut\[11\] alu.sv(31) " "Inferred latch for \"busOut\[11\]\" at alu.sv(31)" {  } { { "alu.sv" "" { Text "C:/Users/MORSUCCI/Documents/initData1/alu.sv" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1489517213570 "|DE1TopLevel|PilelinedCPU:CPU|alu:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "busOut\[12\] alu.sv(31) " "Inferred latch for \"busOut\[12\]\" at alu.sv(31)" {  } { { "alu.sv" "" { Text "C:/Users/MORSUCCI/Documents/initData1/alu.sv" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1489517213570 "|DE1TopLevel|PilelinedCPU:CPU|alu:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "busOut\[13\] alu.sv(31) " "Inferred latch for \"busOut\[13\]\" at alu.sv(31)" {  } { { "alu.sv" "" { Text "C:/Users/MORSUCCI/Documents/initData1/alu.sv" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1489517213570 "|DE1TopLevel|PilelinedCPU:CPU|alu:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "busOut\[14\] alu.sv(31) " "Inferred latch for \"busOut\[14\]\" at alu.sv(31)" {  } { { "alu.sv" "" { Text "C:/Users/MORSUCCI/Documents/initData1/alu.sv" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1489517213570 "|DE1TopLevel|PilelinedCPU:CPU|alu:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "busOut\[15\] alu.sv(31) " "Inferred latch for \"busOut\[15\]\" at alu.sv(31)" {  } { { "alu.sv" "" { Text "C:/Users/MORSUCCI/Documents/initData1/alu.sv" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1489517213570 "|DE1TopLevel|PilelinedCPU:CPU|alu:ALU"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fastadder PilelinedCPU:CPU\|alu:ALU\|fastadder:adder " "Elaborating entity \"fastadder\" for hierarchy \"PilelinedCPU:CPU\|alu:ALU\|fastadder:adder\"" {  } { { "alu.sv" "adder" { Text "C:/Users/MORSUCCI/Documents/initData1/alu.sv" 22 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1489517213580 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fourbitcarrylookaheadadder PilelinedCPU:CPU\|alu:ALU\|fastadder:adder\|fourbitcarrylookaheadadder:adder1 " "Elaborating entity \"fourbitcarrylookaheadadder\" for hierarchy \"PilelinedCPU:CPU\|alu:ALU\|fastadder:adder\|fourbitcarrylookaheadadder:adder1\"" {  } { { "fastadder.sv" "adder1" { Text "C:/Users/MORSUCCI/Documents/initData1/fastadder.sv" 24 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1489517213590 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BarrelShifter PilelinedCPU:CPU\|alu:ALU\|BarrelShifter:shifter " "Elaborating entity \"BarrelShifter\" for hierarchy \"PilelinedCPU:CPU\|alu:ALU\|BarrelShifter:shifter\"" {  } { { "alu.sv" "shifter" { Text "C:/Users/MORSUCCI/Documents/initData1/alu.sv" 28 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1489517213600 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SRAM PilelinedCPU:CPU\|SRAM:Cache " "Elaborating entity \"SRAM\" for hierarchy \"PilelinedCPU:CPU\|SRAM:Cache\"" {  } { { "PilelinedCPU.sv" "Cache" { Text "C:/Users/MORSUCCI/Documents/initData1/PilelinedCPU.sv" 132 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1489517213620 ""}
{ "Warning" "WVRFX_L2_HDL_INDEX_EXPR_NOT_WIDE_ENOUGH" "SRAM.v(38) " "Verilog HDL or VHDL warning at the SRAM.v(38): index expression is not wide enough to address all of the elements in the array" {  } { { "SRAM.v" "" { Text "C:/Users/MORSUCCI/Documents/initData1/SRAM.v" 38 0 0 } }  } 0 10027 "Verilog HDL or VHDL warning at the %1!s!: index expression is not wide enough to address all of the elements in the array" 0 0 "Quartus II" 0 -1 1489517213650 "|DE1TopLevel|PilelinedCPU:CPU|SRAM:Cache"}
{ "Warning" "WVRFX_VERI_2116_UNCONVERTED" "Memory SRAM.v(55) " "Verilog HDL warning at SRAM.v(55): initial value for variable Memory should be constant" {  } { { "SRAM.v" "" { Text "C:/Users/MORSUCCI/Documents/initData1/SRAM.v" 55 0 0 } }  } 0 10855 "Verilog HDL warning at %2!s!: initial value for variable %1!s! should be constant" 0 0 "Quartus II" 0 -1 1489517213950 "|DE1TopLevel|PilelinedCPU:CPU|SRAM:Cache"}
{ "Warning" "WINFER_RAM_FUNCTIONALITY_CHANGE_ALTSYNCRAM_DUAL_CLOCK" "PilelinedCPU:CPU\|SRAM:Cache\|altsyncram:Memory\[0\]\[15\]__1 " "Inferred dual-clock RAM node \"PilelinedCPU:CPU\|SRAM:Cache\|altsyncram:Memory\[0\]\[15\]__1\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." {  } {  } 0 276027 "Inferred dual-clock RAM node \"%1!s!\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." 0 0 "Quartus II" 0 -1 1489517217150 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "PilelinedCPU:CPU\|SRAM:Cache\|altsyncram:Memory\[0\]\[15\]__1 " "Inferred altsyncram megafunction from the following design logic: \"PilelinedCPU:CPU\|SRAM:Cache\|altsyncram:Memory\[0\]\[15\]__1\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1489517217150 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 16 " "Parameter WIDTH_A set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1489517217150 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 10 " "Parameter WIDTHAD_A set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1489517217150 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 1024 " "Parameter NUMWORDS_A set to 1024" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1489517217150 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 16 " "Parameter WIDTH_B set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1489517217150 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 10 " "Parameter WIDTHAD_B set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1489517217150 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 1024 " "Parameter NUMWORDS_B set to 1024" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1489517217150 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1489517217150 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1489517217150 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1489517217150 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1489517217150 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK1 " "Parameter ADDRESS_REG_B set to CLOCK1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1489517217150 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1489517217150 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1489517217150 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Quartus II" 0 -1 1489517217150 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Quartus II" 0 -1 1489517217150 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram PilelinedCPU:CPU\|SRAM:Cache\|altsyncram:Memory\[0\]\[15\]__1 " "Elaborating entity \"altsyncram\" for hierarchy \"PilelinedCPU:CPU\|SRAM:Cache\|altsyncram:Memory\[0\]\[15\]__1\"" {  } {  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1489517217560 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "PilelinedCPU:CPU\|SRAM:Cache\|altsyncram:Memory\[0\]\[15\]__1 " "Elaborated megafunction instantiation \"PilelinedCPU:CPU\|SRAM:Cache\|altsyncram:Memory\[0\]\[15\]__1\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1489517217570 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "PilelinedCPU:CPU\|SRAM:Cache\|altsyncram:Memory\[0\]\[15\]__1 " "Instantiated megafunction \"PilelinedCPU:CPU\|SRAM:Cache\|altsyncram:Memory\[0\]\[15\]__1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1489517217580 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 16 " "Parameter \"WIDTH_A\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1489517217580 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 10 " "Parameter \"WIDTHAD_A\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1489517217580 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 1024 " "Parameter \"NUMWORDS_A\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1489517217580 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 16 " "Parameter \"WIDTH_B\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1489517217580 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 10 " "Parameter \"WIDTHAD_B\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1489517217580 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 1024 " "Parameter \"NUMWORDS_B\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1489517217580 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1489517217580 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1489517217580 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1489517217580 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1489517217580 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK1 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1489517217580 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1489517217580 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1489517217580 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1489517217580 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_4fj1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_4fj1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_4fj1 " "Found entity 1: altsyncram_4fj1" {  } { { "db/altsyncram_4fj1.tdf" "" { Text "C:/Users/MORSUCCI/Documents/initData1/db/altsyncram_4fj1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1489517217620 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1489517217620 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_4fj1 PilelinedCPU:CPU\|SRAM:Cache\|altsyncram:Memory\[0\]\[15\]__1\|altsyncram_4fj1:auto_generated " "Elaborating entity \"altsyncram_4fj1\" for hierarchy \"PilelinedCPU:CPU\|SRAM:Cache\|altsyncram:Memory\[0\]\[15\]__1\|altsyncram_4fj1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/14.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1489517217620 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hex hex:h0 " "Elaborating entity \"hex\" for hierarchy \"hex:h0\"" {  } { { "DE1TopLevel.v" "h0" { Text "C:/Users/MORSUCCI/Documents/initData1/DE1TopLevel.v" 29 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1489517217650 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "QuadHexDriver QuadHexDriver:QHD " "Elaborating entity \"QuadHexDriver\" for hierarchy \"QuadHexDriver:QHD\"" {  } { { "DE1TopLevel.v" "QHD" { Text "C:/Users/MORSUCCI/Documents/initData1/DE1TopLevel.v" 31 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1489517217660 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LEDcontrol LEDcontrol:LEDc " "Elaborating entity \"LEDcontrol\" for hierarchy \"LEDcontrol:LEDc\"" {  } { { "DE1TopLevel.v" "LEDc" { Text "C:/Users/MORSUCCI/Documents/initData1/DE1TopLevel.v" 32 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1489517217670 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sld_ela_trigger_pko.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sld_ela_trigger_pko.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sld_ela_trigger_pko " "Found entity 1: sld_ela_trigger_pko" {  } { { "db/sld_ela_trigger_pko.tdf" "" { Text "C:/Users/MORSUCCI/Documents/initData1/db/sld_ela_trigger_pko.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1489517221260 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1489517221260 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sld_reserved_de1_soc_auto_signaltap_0_1_8655.v 1 1 " "Found 1 design units, including 1 entities, in source file db/sld_reserved_de1_soc_auto_signaltap_0_1_8655.v" { { "Info" "ISGN_ENTITY_NAME" "1 sld_reserved_DE1_SoC_auto_signaltap_0_1_8655 " "Found entity 1: sld_reserved_DE1_SoC_auto_signaltap_0_1_8655" {  } { { "db/sld_reserved_de1_soc_auto_signaltap_0_1_8655.v" "" { Text "C:/Users/MORSUCCI/Documents/initData1/db/sld_reserved_de1_soc_auto_signaltap_0_1_8655.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1489517221710 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1489517221710 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_gb84.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_gb84.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_gb84 " "Found entity 1: altsyncram_gb84" {  } { { "db/altsyncram_gb84.tdf" "" { Text "C:/Users/MORSUCCI/Documents/initData1/db/altsyncram_gb84.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1489517230552 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1489517230552 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_6nc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_6nc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_6nc " "Found entity 1: mux_6nc" {  } { { "db/mux_6nc.tdf" "" { Text "C:/Users/MORSUCCI/Documents/initData1/db/mux_6nc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1489517231652 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1489517231652 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_npf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_npf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_npf " "Found entity 1: decode_npf" {  } { { "db/decode_npf.tdf" "" { Text "C:/Users/MORSUCCI/Documents/initData1/db/decode_npf.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1489517231742 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1489517231742 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_cci.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_cci.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_cci " "Found entity 1: cntr_cci" {  } { { "db/cntr_cci.tdf" "" { Text "C:/Users/MORSUCCI/Documents/initData1/db/cntr_cci.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1489517231872 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1489517231872 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_pac.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_pac.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_pac " "Found entity 1: cmpr_pac" {  } { { "db/cmpr_pac.tdf" "" { Text "C:/Users/MORSUCCI/Documents/initData1/db/cmpr_pac.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1489517231922 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1489517231922 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_22j.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_22j.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_22j " "Found entity 1: cntr_22j" {  } { { "db/cntr_22j.tdf" "" { Text "C:/Users/MORSUCCI/Documents/initData1/db/cntr_22j.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1489517231992 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1489517231992 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_09i.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_09i.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_09i " "Found entity 1: cntr_09i" {  } { { "db/cntr_09i.tdf" "" { Text "C:/Users/MORSUCCI/Documents/initData1/db/cntr_09i.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1489517232142 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1489517232142 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_c9c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_c9c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_c9c " "Found entity 1: cmpr_c9c" {  } { { "db/cmpr_c9c.tdf" "" { Text "C:/Users/MORSUCCI/Documents/initData1/db/cmpr_c9c.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1489517232192 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1489517232192 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_dti.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_dti.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_dti " "Found entity 1: cntr_dti" {  } { { "db/cntr_dti.tdf" "" { Text "C:/Users/MORSUCCI/Documents/initData1/db/cntr_dti.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1489517232332 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1489517232332 ""}
{ "Info" "ISGN_AE_SUCCESSFUL" "auto_signaltap_0 " "Analysis and Synthesis generated SignalTap II or debug node instance \"auto_signaltap_0\"" {  } {  } 0 12033 "Analysis and Synthesis generated SignalTap II or debug node instance \"%1!s!\"" 0 0 "Quartus II" 0 -1 1489517233677 ""}
{ "Info" "ISCI_START_SUPER_FABRIC_GEN" "sld_hub " "Start IP generation for the debug fabric within sld_hub." {  } {  } 0 11170 "Start IP generation for the debug fabric within %1!s!." 0 0 "Quartus II" 0 -1 1489517234073 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG " "Alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG" {  } {  } 0 11172 "%1!s!" 0 0 "Quartus II" 0 -1 1489517240362 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH " "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH" {  } {  } 0 11172 "%1!s!" 0 0 "Quartus II" 0 -1 1489517240512 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\" " "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\"" {  } {  } 0 11172 "%1!s!" 0 0 "Quartus II" 0 -1 1489517241042 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\" " "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\"" {  } {  } 0 11172 "%1!s!" 0 0 "Quartus II" 0 -1 1489517241062 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\" " "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\"" {  } {  } 0 11172 "%1!s!" 0 0 "Quartus II" 0 -1 1489517241102 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\" " "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\"" {  } {  } 0 11172 "%1!s!" 0 0 "Quartus II" 0 -1 1489517241112 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Done \"alt_sld_fab\" with 5 modules, 5 files " "Alt_sld_fab: Done \"alt_sld_fab\" with 5 modules, 5 files" {  } {  } 0 11172 "%1!s!" 0 0 "Quartus II" 0 -1 1489517241122 ""}
{ "Info" "ISCI_END_SUPER_FABRIC_GEN" "sld_hub " "Finished IP generation for the debug fabric within sld_hub." {  } {  } 0 11171 "Finished IP generation for the debug fabric within %1!s!." 0 0 "Quartus II" 0 -1 1489517241852 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld5d2bcf66/alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld5d2bcf66/alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab " "Found entity 1: alt_sld_fab" {  } { { "db/ip/sld5d2bcf66/alt_sld_fab.v" "" { Text "C:/Users/MORSUCCI/Documents/initData1/db/ip/sld5d2bcf66/alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1489517241982 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1489517241982 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld5d2bcf66/submodules/alt_sld_fab_ident.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld5d2bcf66/submodules/alt_sld_fab_ident.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_ident " "Found entity 1: alt_sld_fab_ident" {  } { { "db/ip/sld5d2bcf66/submodules/alt_sld_fab_ident.sv" "" { Text "C:/Users/MORSUCCI/Documents/initData1/db/ip/sld5d2bcf66/submodules/alt_sld_fab_ident.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1489517241982 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1489517241982 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld5d2bcf66/submodules/alt_sld_fab_presplit.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld5d2bcf66/submodules/alt_sld_fab_presplit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_presplit " "Found entity 1: alt_sld_fab_presplit" {  } { { "db/ip/sld5d2bcf66/submodules/alt_sld_fab_presplit.sv" "" { Text "C:/Users/MORSUCCI/Documents/initData1/db/ip/sld5d2bcf66/submodules/alt_sld_fab_presplit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1489517241992 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1489517241992 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld5d2bcf66/submodules/alt_sld_fab_sldfabric.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/sld5d2bcf66/submodules/alt_sld_fab_sldfabric.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_sld_fab_sldfabric-rtl " "Found design unit 1: alt_sld_fab_sldfabric-rtl" {  } { { "db/ip/sld5d2bcf66/submodules/alt_sld_fab_sldfabric.vhd" "" { Text "C:/Users/MORSUCCI/Documents/initData1/db/ip/sld5d2bcf66/submodules/alt_sld_fab_sldfabric.vhd" 91 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1489517242032 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_sldfabric " "Found entity 1: alt_sld_fab_sldfabric" {  } { { "db/ip/sld5d2bcf66/submodules/alt_sld_fab_sldfabric.vhd" "" { Text "C:/Users/MORSUCCI/Documents/initData1/db/ip/sld5d2bcf66/submodules/alt_sld_fab_sldfabric.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1489517242032 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1489517242032 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld5d2bcf66/submodules/alt_sld_fab_splitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld5d2bcf66/submodules/alt_sld_fab_splitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_splitter " "Found entity 1: alt_sld_fab_splitter" {  } { { "db/ip/sld5d2bcf66/submodules/alt_sld_fab_splitter.sv" "" { Text "C:/Users/MORSUCCI/Documents/initData1/db/ip/sld5d2bcf66/submodules/alt_sld_fab_splitter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1489517242042 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1489517242042 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "1 " "Found 1 instances of uninferred RAM logic" { { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "PilelinedCPU:CPU\|InstxMem:IM\|IM " "RAM logic \"PilelinedCPU:CPU\|InstxMem:IM\|IM\" is uninferred due to inappropriate RAM size" {  } { { "InstxMem.v" "IM" { Text "C:/Users/MORSUCCI/Documents/initData1/InstxMem.v" 18 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Quartus II" 0 -1 1489517249655 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Quartus II" 0 -1 1489517249655 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "C:/Users/MORSUCCI/Documents/initData1/db/DE1_SoC.ram0_InstxMem_8f03b893.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"C:/Users/MORSUCCI/Documents/initData1/db/DE1_SoC.ram0_InstxMem_8f03b893.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } {  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "Quartus II" 0 -1 1489517249655 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "4 " "4 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Quartus II" 0 -1 1489517264061 ""}
{ "Warning" "WSMP_SMP_FLIPPED_BIT" "1 \|DE1TopLevel\|PilelinedCPU:CPU\|branchCnt " "Flipped 1 bits in user-encoded state machine \|DE1TopLevel\|PilelinedCPU:CPU\|branchCnt" {  } {  } 0 284006 "Flipped %1!d! bits in user-encoded state machine %2!s!" 0 0 "Quartus II" 0 -1 1489517264211 ""}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "PilelinedCPU:CPU\|SystemBus\[0\] PilelinedCPU:CPU\|WD\[0\] " "Converted the fan-out from the tri-state buffer \"PilelinedCPU:CPU\|SystemBus\[0\]\" to the node \"PilelinedCPU:CPU\|WD\[0\]\" into an OR gate" {  } { { "PilelinedCPU.sv" "" { Text "C:/Users/MORSUCCI/Documents/initData1/PilelinedCPU.sv" 127 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 3 1489517267441 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "PilelinedCPU:CPU\|SystemBus\[10\] PilelinedCPU:CPU\|WD\[10\] " "Converted the fan-out from the tri-state buffer \"PilelinedCPU:CPU\|SystemBus\[10\]\" to the node \"PilelinedCPU:CPU\|WD\[10\]\" into an OR gate" {  } { { "PilelinedCPU.sv" "" { Text "C:/Users/MORSUCCI/Documents/initData1/PilelinedCPU.sv" 127 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 3 1489517267441 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "PilelinedCPU:CPU\|SystemBus\[11\] PilelinedCPU:CPU\|WD\[11\] " "Converted the fan-out from the tri-state buffer \"PilelinedCPU:CPU\|SystemBus\[11\]\" to the node \"PilelinedCPU:CPU\|WD\[11\]\" into an OR gate" {  } { { "PilelinedCPU.sv" "" { Text "C:/Users/MORSUCCI/Documents/initData1/PilelinedCPU.sv" 127 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 3 1489517267441 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "PilelinedCPU:CPU\|SystemBus\[12\] PilelinedCPU:CPU\|WD\[12\] " "Converted the fan-out from the tri-state buffer \"PilelinedCPU:CPU\|SystemBus\[12\]\" to the node \"PilelinedCPU:CPU\|WD\[12\]\" into an OR gate" {  } { { "PilelinedCPU.sv" "" { Text "C:/Users/MORSUCCI/Documents/initData1/PilelinedCPU.sv" 127 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 3 1489517267441 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "PilelinedCPU:CPU\|SystemBus\[13\] PilelinedCPU:CPU\|WD\[13\] " "Converted the fan-out from the tri-state buffer \"PilelinedCPU:CPU\|SystemBus\[13\]\" to the node \"PilelinedCPU:CPU\|WD\[13\]\" into an OR gate" {  } { { "PilelinedCPU.sv" "" { Text "C:/Users/MORSUCCI/Documents/initData1/PilelinedCPU.sv" 127 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 3 1489517267441 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "PilelinedCPU:CPU\|SystemBus\[14\] PilelinedCPU:CPU\|WD\[14\] " "Converted the fan-out from the tri-state buffer \"PilelinedCPU:CPU\|SystemBus\[14\]\" to the node \"PilelinedCPU:CPU\|WD\[14\]\" into an OR gate" {  } { { "PilelinedCPU.sv" "" { Text "C:/Users/MORSUCCI/Documents/initData1/PilelinedCPU.sv" 127 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 3 1489517267441 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "PilelinedCPU:CPU\|SystemBus\[15\] PilelinedCPU:CPU\|WD\[15\] " "Converted the fan-out from the tri-state buffer \"PilelinedCPU:CPU\|SystemBus\[15\]\" to the node \"PilelinedCPU:CPU\|WD\[15\]\" into an OR gate" {  } { { "PilelinedCPU.sv" "" { Text "C:/Users/MORSUCCI/Documents/initData1/PilelinedCPU.sv" 127 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 3 1489517267441 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "PilelinedCPU:CPU\|SystemBus\[16\] PilelinedCPU:CPU\|WD\[16\] " "Converted the fan-out from the tri-state buffer \"PilelinedCPU:CPU\|SystemBus\[16\]\" to the node \"PilelinedCPU:CPU\|WD\[16\]\" into an OR gate" {  } { { "PilelinedCPU.sv" "" { Text "C:/Users/MORSUCCI/Documents/initData1/PilelinedCPU.sv" 127 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 3 1489517267441 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "PilelinedCPU:CPU\|SystemBus\[17\] PilelinedCPU:CPU\|WD\[17\] " "Converted the fan-out from the tri-state buffer \"PilelinedCPU:CPU\|SystemBus\[17\]\" to the node \"PilelinedCPU:CPU\|WD\[17\]\" into an OR gate" {  } { { "PilelinedCPU.sv" "" { Text "C:/Users/MORSUCCI/Documents/initData1/PilelinedCPU.sv" 127 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 3 1489517267441 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "PilelinedCPU:CPU\|SystemBus\[18\] PilelinedCPU:CPU\|WD\[18\] " "Converted the fan-out from the tri-state buffer \"PilelinedCPU:CPU\|SystemBus\[18\]\" to the node \"PilelinedCPU:CPU\|WD\[18\]\" into an OR gate" {  } { { "PilelinedCPU.sv" "" { Text "C:/Users/MORSUCCI/Documents/initData1/PilelinedCPU.sv" 127 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 3 1489517267441 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "PilelinedCPU:CPU\|SystemBus\[19\] PilelinedCPU:CPU\|WD\[19\] " "Converted the fan-out from the tri-state buffer \"PilelinedCPU:CPU\|SystemBus\[19\]\" to the node \"PilelinedCPU:CPU\|WD\[19\]\" into an OR gate" {  } { { "PilelinedCPU.sv" "" { Text "C:/Users/MORSUCCI/Documents/initData1/PilelinedCPU.sv" 127 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 3 1489517267441 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "PilelinedCPU:CPU\|SystemBus\[1\] PilelinedCPU:CPU\|WD\[1\] " "Converted the fan-out from the tri-state buffer \"PilelinedCPU:CPU\|SystemBus\[1\]\" to the node \"PilelinedCPU:CPU\|WD\[1\]\" into an OR gate" {  } { { "PilelinedCPU.sv" "" { Text "C:/Users/MORSUCCI/Documents/initData1/PilelinedCPU.sv" 127 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 3 1489517267441 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "PilelinedCPU:CPU\|SystemBus\[20\] PilelinedCPU:CPU\|WD\[20\] " "Converted the fan-out from the tri-state buffer \"PilelinedCPU:CPU\|SystemBus\[20\]\" to the node \"PilelinedCPU:CPU\|WD\[20\]\" into an OR gate" {  } { { "PilelinedCPU.sv" "" { Text "C:/Users/MORSUCCI/Documents/initData1/PilelinedCPU.sv" 127 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 3 1489517267441 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "PilelinedCPU:CPU\|SystemBus\[21\] PilelinedCPU:CPU\|WD\[21\] " "Converted the fan-out from the tri-state buffer \"PilelinedCPU:CPU\|SystemBus\[21\]\" to the node \"PilelinedCPU:CPU\|WD\[21\]\" into an OR gate" {  } { { "PilelinedCPU.sv" "" { Text "C:/Users/MORSUCCI/Documents/initData1/PilelinedCPU.sv" 127 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 3 1489517267441 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "PilelinedCPU:CPU\|SystemBus\[22\] PilelinedCPU:CPU\|WD\[22\] " "Converted the fan-out from the tri-state buffer \"PilelinedCPU:CPU\|SystemBus\[22\]\" to the node \"PilelinedCPU:CPU\|WD\[22\]\" into an OR gate" {  } { { "PilelinedCPU.sv" "" { Text "C:/Users/MORSUCCI/Documents/initData1/PilelinedCPU.sv" 127 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 3 1489517267441 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "PilelinedCPU:CPU\|SystemBus\[23\] PilelinedCPU:CPU\|WD\[23\] " "Converted the fan-out from the tri-state buffer \"PilelinedCPU:CPU\|SystemBus\[23\]\" to the node \"PilelinedCPU:CPU\|WD\[23\]\" into an OR gate" {  } { { "PilelinedCPU.sv" "" { Text "C:/Users/MORSUCCI/Documents/initData1/PilelinedCPU.sv" 127 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 3 1489517267441 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "PilelinedCPU:CPU\|SystemBus\[24\] PilelinedCPU:CPU\|WD\[24\] " "Converted the fan-out from the tri-state buffer \"PilelinedCPU:CPU\|SystemBus\[24\]\" to the node \"PilelinedCPU:CPU\|WD\[24\]\" into an OR gate" {  } { { "PilelinedCPU.sv" "" { Text "C:/Users/MORSUCCI/Documents/initData1/PilelinedCPU.sv" 127 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 3 1489517267441 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "PilelinedCPU:CPU\|SystemBus\[25\] PilelinedCPU:CPU\|WD\[25\] " "Converted the fan-out from the tri-state buffer \"PilelinedCPU:CPU\|SystemBus\[25\]\" to the node \"PilelinedCPU:CPU\|WD\[25\]\" into an OR gate" {  } { { "PilelinedCPU.sv" "" { Text "C:/Users/MORSUCCI/Documents/initData1/PilelinedCPU.sv" 127 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 3 1489517267441 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "PilelinedCPU:CPU\|SystemBus\[26\] PilelinedCPU:CPU\|WD\[26\] " "Converted the fan-out from the tri-state buffer \"PilelinedCPU:CPU\|SystemBus\[26\]\" to the node \"PilelinedCPU:CPU\|WD\[26\]\" into an OR gate" {  } { { "PilelinedCPU.sv" "" { Text "C:/Users/MORSUCCI/Documents/initData1/PilelinedCPU.sv" 127 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 3 1489517267441 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "PilelinedCPU:CPU\|SystemBus\[27\] PilelinedCPU:CPU\|WD\[27\] " "Converted the fan-out from the tri-state buffer \"PilelinedCPU:CPU\|SystemBus\[27\]\" to the node \"PilelinedCPU:CPU\|WD\[27\]\" into an OR gate" {  } { { "PilelinedCPU.sv" "" { Text "C:/Users/MORSUCCI/Documents/initData1/PilelinedCPU.sv" 127 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 3 1489517267441 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "PilelinedCPU:CPU\|SystemBus\[28\] PilelinedCPU:CPU\|WD\[28\] " "Converted the fan-out from the tri-state buffer \"PilelinedCPU:CPU\|SystemBus\[28\]\" to the node \"PilelinedCPU:CPU\|WD\[28\]\" into an OR gate" {  } { { "PilelinedCPU.sv" "" { Text "C:/Users/MORSUCCI/Documents/initData1/PilelinedCPU.sv" 127 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 3 1489517267441 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "PilelinedCPU:CPU\|SystemBus\[29\] PilelinedCPU:CPU\|WD\[29\] " "Converted the fan-out from the tri-state buffer \"PilelinedCPU:CPU\|SystemBus\[29\]\" to the node \"PilelinedCPU:CPU\|WD\[29\]\" into an OR gate" {  } { { "PilelinedCPU.sv" "" { Text "C:/Users/MORSUCCI/Documents/initData1/PilelinedCPU.sv" 127 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 3 1489517267441 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "PilelinedCPU:CPU\|SystemBus\[2\] PilelinedCPU:CPU\|WD\[2\] " "Converted the fan-out from the tri-state buffer \"PilelinedCPU:CPU\|SystemBus\[2\]\" to the node \"PilelinedCPU:CPU\|WD\[2\]\" into an OR gate" {  } { { "PilelinedCPU.sv" "" { Text "C:/Users/MORSUCCI/Documents/initData1/PilelinedCPU.sv" 127 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 3 1489517267441 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "PilelinedCPU:CPU\|SystemBus\[30\] PilelinedCPU:CPU\|WD\[30\] " "Converted the fan-out from the tri-state buffer \"PilelinedCPU:CPU\|SystemBus\[30\]\" to the node \"PilelinedCPU:CPU\|WD\[30\]\" into an OR gate" {  } { { "PilelinedCPU.sv" "" { Text "C:/Users/MORSUCCI/Documents/initData1/PilelinedCPU.sv" 127 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 3 1489517267441 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "PilelinedCPU:CPU\|SystemBus\[31\] PilelinedCPU:CPU\|WD\[31\] " "Converted the fan-out from the tri-state buffer \"PilelinedCPU:CPU\|SystemBus\[31\]\" to the node \"PilelinedCPU:CPU\|WD\[31\]\" into an OR gate" {  } { { "PilelinedCPU.sv" "" { Text "C:/Users/MORSUCCI/Documents/initData1/PilelinedCPU.sv" 127 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 3 1489517267441 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "PilelinedCPU:CPU\|SystemBus\[3\] PilelinedCPU:CPU\|WD\[3\] " "Converted the fan-out from the tri-state buffer \"PilelinedCPU:CPU\|SystemBus\[3\]\" to the node \"PilelinedCPU:CPU\|WD\[3\]\" into an OR gate" {  } { { "PilelinedCPU.sv" "" { Text "C:/Users/MORSUCCI/Documents/initData1/PilelinedCPU.sv" 127 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 3 1489517267441 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "PilelinedCPU:CPU\|SystemBus\[4\] PilelinedCPU:CPU\|WD\[4\] " "Converted the fan-out from the tri-state buffer \"PilelinedCPU:CPU\|SystemBus\[4\]\" to the node \"PilelinedCPU:CPU\|WD\[4\]\" into an OR gate" {  } { { "PilelinedCPU.sv" "" { Text "C:/Users/MORSUCCI/Documents/initData1/PilelinedCPU.sv" 127 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 3 1489517267441 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "PilelinedCPU:CPU\|SystemBus\[5\] PilelinedCPU:CPU\|WD\[5\] " "Converted the fan-out from the tri-state buffer \"PilelinedCPU:CPU\|SystemBus\[5\]\" to the node \"PilelinedCPU:CPU\|WD\[5\]\" into an OR gate" {  } { { "PilelinedCPU.sv" "" { Text "C:/Users/MORSUCCI/Documents/initData1/PilelinedCPU.sv" 127 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 3 1489517267441 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "PilelinedCPU:CPU\|SystemBus\[6\] PilelinedCPU:CPU\|WD\[6\] " "Converted the fan-out from the tri-state buffer \"PilelinedCPU:CPU\|SystemBus\[6\]\" to the node \"PilelinedCPU:CPU\|WD\[6\]\" into an OR gate" {  } { { "PilelinedCPU.sv" "" { Text "C:/Users/MORSUCCI/Documents/initData1/PilelinedCPU.sv" 127 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 3 1489517267441 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "PilelinedCPU:CPU\|SystemBus\[7\] PilelinedCPU:CPU\|WD\[7\] " "Converted the fan-out from the tri-state buffer \"PilelinedCPU:CPU\|SystemBus\[7\]\" to the node \"PilelinedCPU:CPU\|WD\[7\]\" into an OR gate" {  } { { "PilelinedCPU.sv" "" { Text "C:/Users/MORSUCCI/Documents/initData1/PilelinedCPU.sv" 127 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 3 1489517267441 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "PilelinedCPU:CPU\|SystemBus\[8\] PilelinedCPU:CPU\|WD\[8\] " "Converted the fan-out from the tri-state buffer \"PilelinedCPU:CPU\|SystemBus\[8\]\" to the node \"PilelinedCPU:CPU\|WD\[8\]\" into an OR gate" {  } { { "PilelinedCPU.sv" "" { Text "C:/Users/MORSUCCI/Documents/initData1/PilelinedCPU.sv" 127 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 3 1489517267441 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "PilelinedCPU:CPU\|SystemBus\[9\] PilelinedCPU:CPU\|WD\[9\] " "Converted the fan-out from the tri-state buffer \"PilelinedCPU:CPU\|SystemBus\[9\]\" to the node \"PilelinedCPU:CPU\|WD\[9\]\" into an OR gate" {  } { { "PilelinedCPU.sv" "" { Text "C:/Users/MORSUCCI/Documents/initData1/PilelinedCPU.sv" 127 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 3 1489517267441 ""}  } {  } 0 13046 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "Quartus II" 0 3 1489517267441 ""}
{ "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI_HDR" "" "Always-enabled tri-state buffer(s) removed" { { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "PilelinedCPU:CPU\|SRAMDataBus\[0\] pre_syn.bp.CPU_Cache_DataBus_0_ " "Converted the fanout from the always-enabled tri-state buffer \"PilelinedCPU:CPU\|SRAMDataBus\[0\]\" to the node \"pre_syn.bp.CPU_Cache_DataBus_0_\" into a wire" {  } { { "PilelinedCPU.sv" "" { Text "C:/Users/MORSUCCI/Documents/initData1/PilelinedCPU.sv" 126 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 3 1489517267571 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "PilelinedCPU:CPU\|SRAMDataBus\[10\] pre_syn.bp.CPU_Cache_DataBus_10_ " "Converted the fanout from the always-enabled tri-state buffer \"PilelinedCPU:CPU\|SRAMDataBus\[10\]\" to the node \"pre_syn.bp.CPU_Cache_DataBus_10_\" into a wire" {  } { { "PilelinedCPU.sv" "" { Text "C:/Users/MORSUCCI/Documents/initData1/PilelinedCPU.sv" 126 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 3 1489517267571 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "PilelinedCPU:CPU\|SRAMDataBus\[11\] pre_syn.bp.CPU_Cache_DataBus_11_ " "Converted the fanout from the always-enabled tri-state buffer \"PilelinedCPU:CPU\|SRAMDataBus\[11\]\" to the node \"pre_syn.bp.CPU_Cache_DataBus_11_\" into a wire" {  } { { "PilelinedCPU.sv" "" { Text "C:/Users/MORSUCCI/Documents/initData1/PilelinedCPU.sv" 126 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 3 1489517267571 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "PilelinedCPU:CPU\|SRAMDataBus\[12\] pre_syn.bp.CPU_Cache_DataBus_12_ " "Converted the fanout from the always-enabled tri-state buffer \"PilelinedCPU:CPU\|SRAMDataBus\[12\]\" to the node \"pre_syn.bp.CPU_Cache_DataBus_12_\" into a wire" {  } { { "PilelinedCPU.sv" "" { Text "C:/Users/MORSUCCI/Documents/initData1/PilelinedCPU.sv" 126 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 3 1489517267571 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "PilelinedCPU:CPU\|SRAMDataBus\[13\] pre_syn.bp.CPU_Cache_DataBus_13_ " "Converted the fanout from the always-enabled tri-state buffer \"PilelinedCPU:CPU\|SRAMDataBus\[13\]\" to the node \"pre_syn.bp.CPU_Cache_DataBus_13_\" into a wire" {  } { { "PilelinedCPU.sv" "" { Text "C:/Users/MORSUCCI/Documents/initData1/PilelinedCPU.sv" 126 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 3 1489517267571 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "PilelinedCPU:CPU\|SRAMDataBus\[14\] pre_syn.bp.CPU_Cache_DataBus_14_ " "Converted the fanout from the always-enabled tri-state buffer \"PilelinedCPU:CPU\|SRAMDataBus\[14\]\" to the node \"pre_syn.bp.CPU_Cache_DataBus_14_\" into a wire" {  } { { "PilelinedCPU.sv" "" { Text "C:/Users/MORSUCCI/Documents/initData1/PilelinedCPU.sv" 126 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 3 1489517267571 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "PilelinedCPU:CPU\|SRAMDataBus\[15\] pre_syn.bp.CPU_Cache_DataBus_15_ " "Converted the fanout from the always-enabled tri-state buffer \"PilelinedCPU:CPU\|SRAMDataBus\[15\]\" to the node \"pre_syn.bp.CPU_Cache_DataBus_15_\" into a wire" {  } { { "PilelinedCPU.sv" "" { Text "C:/Users/MORSUCCI/Documents/initData1/PilelinedCPU.sv" 126 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 3 1489517267571 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "PilelinedCPU:CPU\|SRAMDataBus\[16\] pre_syn.bp.CPU_Cache_DataBus_16_ " "Converted the fanout from the always-enabled tri-state buffer \"PilelinedCPU:CPU\|SRAMDataBus\[16\]\" to the node \"pre_syn.bp.CPU_Cache_DataBus_16_\" into a wire" {  } { { "PilelinedCPU.sv" "" { Text "C:/Users/MORSUCCI/Documents/initData1/PilelinedCPU.sv" 126 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 3 1489517267571 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "PilelinedCPU:CPU\|SRAMDataBus\[17\] pre_syn.bp.CPU_Cache_DataBus_17_ " "Converted the fanout from the always-enabled tri-state buffer \"PilelinedCPU:CPU\|SRAMDataBus\[17\]\" to the node \"pre_syn.bp.CPU_Cache_DataBus_17_\" into a wire" {  } { { "PilelinedCPU.sv" "" { Text "C:/Users/MORSUCCI/Documents/initData1/PilelinedCPU.sv" 126 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 3 1489517267571 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "PilelinedCPU:CPU\|SRAMDataBus\[18\] pre_syn.bp.CPU_Cache_DataBus_18_ " "Converted the fanout from the always-enabled tri-state buffer \"PilelinedCPU:CPU\|SRAMDataBus\[18\]\" to the node \"pre_syn.bp.CPU_Cache_DataBus_18_\" into a wire" {  } { { "PilelinedCPU.sv" "" { Text "C:/Users/MORSUCCI/Documents/initData1/PilelinedCPU.sv" 126 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 3 1489517267571 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "PilelinedCPU:CPU\|SRAMDataBus\[19\] pre_syn.bp.CPU_Cache_DataBus_19_ " "Converted the fanout from the always-enabled tri-state buffer \"PilelinedCPU:CPU\|SRAMDataBus\[19\]\" to the node \"pre_syn.bp.CPU_Cache_DataBus_19_\" into a wire" {  } { { "PilelinedCPU.sv" "" { Text "C:/Users/MORSUCCI/Documents/initData1/PilelinedCPU.sv" 126 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 3 1489517267571 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "PilelinedCPU:CPU\|SRAMDataBus\[1\] pre_syn.bp.CPU_Cache_DataBus_1_ " "Converted the fanout from the always-enabled tri-state buffer \"PilelinedCPU:CPU\|SRAMDataBus\[1\]\" to the node \"pre_syn.bp.CPU_Cache_DataBus_1_\" into a wire" {  } { { "PilelinedCPU.sv" "" { Text "C:/Users/MORSUCCI/Documents/initData1/PilelinedCPU.sv" 126 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 3 1489517267571 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "PilelinedCPU:CPU\|SRAMDataBus\[20\] pre_syn.bp.CPU_Cache_DataBus_20_ " "Converted the fanout from the always-enabled tri-state buffer \"PilelinedCPU:CPU\|SRAMDataBus\[20\]\" to the node \"pre_syn.bp.CPU_Cache_DataBus_20_\" into a wire" {  } { { "PilelinedCPU.sv" "" { Text "C:/Users/MORSUCCI/Documents/initData1/PilelinedCPU.sv" 126 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 3 1489517267571 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "PilelinedCPU:CPU\|SRAMDataBus\[21\] pre_syn.bp.CPU_Cache_DataBus_21_ " "Converted the fanout from the always-enabled tri-state buffer \"PilelinedCPU:CPU\|SRAMDataBus\[21\]\" to the node \"pre_syn.bp.CPU_Cache_DataBus_21_\" into a wire" {  } { { "PilelinedCPU.sv" "" { Text "C:/Users/MORSUCCI/Documents/initData1/PilelinedCPU.sv" 126 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 3 1489517267571 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "PilelinedCPU:CPU\|SRAMDataBus\[22\] pre_syn.bp.CPU_Cache_DataBus_22_ " "Converted the fanout from the always-enabled tri-state buffer \"PilelinedCPU:CPU\|SRAMDataBus\[22\]\" to the node \"pre_syn.bp.CPU_Cache_DataBus_22_\" into a wire" {  } { { "PilelinedCPU.sv" "" { Text "C:/Users/MORSUCCI/Documents/initData1/PilelinedCPU.sv" 126 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 3 1489517267571 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "PilelinedCPU:CPU\|SRAMDataBus\[23\] pre_syn.bp.CPU_Cache_DataBus_23_ " "Converted the fanout from the always-enabled tri-state buffer \"PilelinedCPU:CPU\|SRAMDataBus\[23\]\" to the node \"pre_syn.bp.CPU_Cache_DataBus_23_\" into a wire" {  } { { "PilelinedCPU.sv" "" { Text "C:/Users/MORSUCCI/Documents/initData1/PilelinedCPU.sv" 126 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 3 1489517267571 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "PilelinedCPU:CPU\|SRAMDataBus\[24\] pre_syn.bp.CPU_Cache_DataBus_24_ " "Converted the fanout from the always-enabled tri-state buffer \"PilelinedCPU:CPU\|SRAMDataBus\[24\]\" to the node \"pre_syn.bp.CPU_Cache_DataBus_24_\" into a wire" {  } { { "PilelinedCPU.sv" "" { Text "C:/Users/MORSUCCI/Documents/initData1/PilelinedCPU.sv" 126 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 3 1489517267571 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "PilelinedCPU:CPU\|SRAMDataBus\[25\] pre_syn.bp.CPU_Cache_DataBus_25_ " "Converted the fanout from the always-enabled tri-state buffer \"PilelinedCPU:CPU\|SRAMDataBus\[25\]\" to the node \"pre_syn.bp.CPU_Cache_DataBus_25_\" into a wire" {  } { { "PilelinedCPU.sv" "" { Text "C:/Users/MORSUCCI/Documents/initData1/PilelinedCPU.sv" 126 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 3 1489517267571 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "PilelinedCPU:CPU\|SRAMDataBus\[26\] pre_syn.bp.CPU_Cache_DataBus_26_ " "Converted the fanout from the always-enabled tri-state buffer \"PilelinedCPU:CPU\|SRAMDataBus\[26\]\" to the node \"pre_syn.bp.CPU_Cache_DataBus_26_\" into a wire" {  } { { "PilelinedCPU.sv" "" { Text "C:/Users/MORSUCCI/Documents/initData1/PilelinedCPU.sv" 126 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 3 1489517267571 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "PilelinedCPU:CPU\|SRAMDataBus\[27\] pre_syn.bp.CPU_Cache_DataBus_27_ " "Converted the fanout from the always-enabled tri-state buffer \"PilelinedCPU:CPU\|SRAMDataBus\[27\]\" to the node \"pre_syn.bp.CPU_Cache_DataBus_27_\" into a wire" {  } { { "PilelinedCPU.sv" "" { Text "C:/Users/MORSUCCI/Documents/initData1/PilelinedCPU.sv" 126 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 3 1489517267571 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "PilelinedCPU:CPU\|SRAMDataBus\[28\] pre_syn.bp.CPU_Cache_DataBus_28_ " "Converted the fanout from the always-enabled tri-state buffer \"PilelinedCPU:CPU\|SRAMDataBus\[28\]\" to the node \"pre_syn.bp.CPU_Cache_DataBus_28_\" into a wire" {  } { { "PilelinedCPU.sv" "" { Text "C:/Users/MORSUCCI/Documents/initData1/PilelinedCPU.sv" 126 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 3 1489517267571 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "PilelinedCPU:CPU\|SRAMDataBus\[29\] pre_syn.bp.CPU_Cache_DataBus_29_ " "Converted the fanout from the always-enabled tri-state buffer \"PilelinedCPU:CPU\|SRAMDataBus\[29\]\" to the node \"pre_syn.bp.CPU_Cache_DataBus_29_\" into a wire" {  } { { "PilelinedCPU.sv" "" { Text "C:/Users/MORSUCCI/Documents/initData1/PilelinedCPU.sv" 126 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 3 1489517267571 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "PilelinedCPU:CPU\|SRAMDataBus\[2\] pre_syn.bp.CPU_Cache_DataBus_2_ " "Converted the fanout from the always-enabled tri-state buffer \"PilelinedCPU:CPU\|SRAMDataBus\[2\]\" to the node \"pre_syn.bp.CPU_Cache_DataBus_2_\" into a wire" {  } { { "PilelinedCPU.sv" "" { Text "C:/Users/MORSUCCI/Documents/initData1/PilelinedCPU.sv" 126 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 3 1489517267571 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "PilelinedCPU:CPU\|SRAMDataBus\[30\] pre_syn.bp.CPU_Cache_DataBus_30_ " "Converted the fanout from the always-enabled tri-state buffer \"PilelinedCPU:CPU\|SRAMDataBus\[30\]\" to the node \"pre_syn.bp.CPU_Cache_DataBus_30_\" into a wire" {  } { { "PilelinedCPU.sv" "" { Text "C:/Users/MORSUCCI/Documents/initData1/PilelinedCPU.sv" 126 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 3 1489517267571 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "PilelinedCPU:CPU\|SRAMDataBus\[31\] pre_syn.bp.CPU_Cache_DataBus_31_ " "Converted the fanout from the always-enabled tri-state buffer \"PilelinedCPU:CPU\|SRAMDataBus\[31\]\" to the node \"pre_syn.bp.CPU_Cache_DataBus_31_\" into a wire" {  } { { "PilelinedCPU.sv" "" { Text "C:/Users/MORSUCCI/Documents/initData1/PilelinedCPU.sv" 126 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 3 1489517267571 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "PilelinedCPU:CPU\|SRAMDataBus\[3\] pre_syn.bp.CPU_Cache_DataBus_3_ " "Converted the fanout from the always-enabled tri-state buffer \"PilelinedCPU:CPU\|SRAMDataBus\[3\]\" to the node \"pre_syn.bp.CPU_Cache_DataBus_3_\" into a wire" {  } { { "PilelinedCPU.sv" "" { Text "C:/Users/MORSUCCI/Documents/initData1/PilelinedCPU.sv" 126 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 3 1489517267571 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "PilelinedCPU:CPU\|SRAMDataBus\[4\] pre_syn.bp.CPU_Cache_DataBus_4_ " "Converted the fanout from the always-enabled tri-state buffer \"PilelinedCPU:CPU\|SRAMDataBus\[4\]\" to the node \"pre_syn.bp.CPU_Cache_DataBus_4_\" into a wire" {  } { { "PilelinedCPU.sv" "" { Text "C:/Users/MORSUCCI/Documents/initData1/PilelinedCPU.sv" 126 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 3 1489517267571 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "PilelinedCPU:CPU\|SRAMDataBus\[5\] pre_syn.bp.CPU_Cache_DataBus_5_ " "Converted the fanout from the always-enabled tri-state buffer \"PilelinedCPU:CPU\|SRAMDataBus\[5\]\" to the node \"pre_syn.bp.CPU_Cache_DataBus_5_\" into a wire" {  } { { "PilelinedCPU.sv" "" { Text "C:/Users/MORSUCCI/Documents/initData1/PilelinedCPU.sv" 126 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 3 1489517267571 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "PilelinedCPU:CPU\|SRAMDataBus\[6\] pre_syn.bp.CPU_Cache_DataBus_6_ " "Converted the fanout from the always-enabled tri-state buffer \"PilelinedCPU:CPU\|SRAMDataBus\[6\]\" to the node \"pre_syn.bp.CPU_Cache_DataBus_6_\" into a wire" {  } { { "PilelinedCPU.sv" "" { Text "C:/Users/MORSUCCI/Documents/initData1/PilelinedCPU.sv" 126 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 3 1489517267571 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "PilelinedCPU:CPU\|SRAMDataBus\[7\] pre_syn.bp.CPU_Cache_DataBus_7_ " "Converted the fanout from the always-enabled tri-state buffer \"PilelinedCPU:CPU\|SRAMDataBus\[7\]\" to the node \"pre_syn.bp.CPU_Cache_DataBus_7_\" into a wire" {  } { { "PilelinedCPU.sv" "" { Text "C:/Users/MORSUCCI/Documents/initData1/PilelinedCPU.sv" 126 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 3 1489517267571 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "PilelinedCPU:CPU\|SRAMDataBus\[8\] pre_syn.bp.CPU_Cache_DataBus_8_ " "Converted the fanout from the always-enabled tri-state buffer \"PilelinedCPU:CPU\|SRAMDataBus\[8\]\" to the node \"pre_syn.bp.CPU_Cache_DataBus_8_\" into a wire" {  } { { "PilelinedCPU.sv" "" { Text "C:/Users/MORSUCCI/Documents/initData1/PilelinedCPU.sv" 126 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 3 1489517267571 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "PilelinedCPU:CPU\|SRAMDataBus\[9\] pre_syn.bp.CPU_Cache_DataBus_9_ " "Converted the fanout from the always-enabled tri-state buffer \"PilelinedCPU:CPU\|SRAMDataBus\[9\]\" to the node \"pre_syn.bp.CPU_Cache_DataBus_9_\" into a wire" {  } { { "PilelinedCPU.sv" "" { Text "C:/Users/MORSUCCI/Documents/initData1/PilelinedCPU.sv" 126 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 3 1489517267571 ""}  } {  } 0 13044 "Always-enabled tri-state buffer(s) removed" 0 0 "Quartus II" 0 3 1489517267571 ""}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "PilelinedCPU:CPU\|SRAMDataBus\[0\] PilelinedCPU:CPU\|SRAMDataBus\[0\] " "Converted the fan-out from the tri-state buffer \"PilelinedCPU:CPU\|SRAMDataBus\[0\]\" to the node \"PilelinedCPU:CPU\|SRAMDataBus\[0\]\" into an OR gate" {  } { { "PilelinedCPU.sv" "" { Text "C:/Users/MORSUCCI/Documents/initData1/PilelinedCPU.sv" 126 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 3 1489517267741 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "PilelinedCPU:CPU\|SRAMDataBus\[10\] PilelinedCPU:CPU\|SRAMDataBus\[10\] " "Converted the fan-out from the tri-state buffer \"PilelinedCPU:CPU\|SRAMDataBus\[10\]\" to the node \"PilelinedCPU:CPU\|SRAMDataBus\[10\]\" into an OR gate" {  } { { "PilelinedCPU.sv" "" { Text "C:/Users/MORSUCCI/Documents/initData1/PilelinedCPU.sv" 126 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 3 1489517267741 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "PilelinedCPU:CPU\|SRAMDataBus\[11\] PilelinedCPU:CPU\|SRAMDataBus\[11\] " "Converted the fan-out from the tri-state buffer \"PilelinedCPU:CPU\|SRAMDataBus\[11\]\" to the node \"PilelinedCPU:CPU\|SRAMDataBus\[11\]\" into an OR gate" {  } { { "PilelinedCPU.sv" "" { Text "C:/Users/MORSUCCI/Documents/initData1/PilelinedCPU.sv" 126 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 3 1489517267741 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "PilelinedCPU:CPU\|SRAMDataBus\[12\] PilelinedCPU:CPU\|SRAMDataBus\[12\] " "Converted the fan-out from the tri-state buffer \"PilelinedCPU:CPU\|SRAMDataBus\[12\]\" to the node \"PilelinedCPU:CPU\|SRAMDataBus\[12\]\" into an OR gate" {  } { { "PilelinedCPU.sv" "" { Text "C:/Users/MORSUCCI/Documents/initData1/PilelinedCPU.sv" 126 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 3 1489517267741 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "PilelinedCPU:CPU\|SRAMDataBus\[13\] PilelinedCPU:CPU\|SRAMDataBus\[13\] " "Converted the fan-out from the tri-state buffer \"PilelinedCPU:CPU\|SRAMDataBus\[13\]\" to the node \"PilelinedCPU:CPU\|SRAMDataBus\[13\]\" into an OR gate" {  } { { "PilelinedCPU.sv" "" { Text "C:/Users/MORSUCCI/Documents/initData1/PilelinedCPU.sv" 126 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 3 1489517267741 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "PilelinedCPU:CPU\|SRAMDataBus\[14\] PilelinedCPU:CPU\|SRAMDataBus\[14\] " "Converted the fan-out from the tri-state buffer \"PilelinedCPU:CPU\|SRAMDataBus\[14\]\" to the node \"PilelinedCPU:CPU\|SRAMDataBus\[14\]\" into an OR gate" {  } { { "PilelinedCPU.sv" "" { Text "C:/Users/MORSUCCI/Documents/initData1/PilelinedCPU.sv" 126 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 3 1489517267741 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "PilelinedCPU:CPU\|SRAMDataBus\[15\] PilelinedCPU:CPU\|SRAMDataBus\[15\] " "Converted the fan-out from the tri-state buffer \"PilelinedCPU:CPU\|SRAMDataBus\[15\]\" to the node \"PilelinedCPU:CPU\|SRAMDataBus\[15\]\" into an OR gate" {  } { { "PilelinedCPU.sv" "" { Text "C:/Users/MORSUCCI/Documents/initData1/PilelinedCPU.sv" 126 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 3 1489517267741 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "PilelinedCPU:CPU\|SRAMDataBus\[16\] PilelinedCPU:CPU\|SRAMDataBus\[16\] " "Converted the fan-out from the tri-state buffer \"PilelinedCPU:CPU\|SRAMDataBus\[16\]\" to the node \"PilelinedCPU:CPU\|SRAMDataBus\[16\]\" into an OR gate" {  } { { "PilelinedCPU.sv" "" { Text "C:/Users/MORSUCCI/Documents/initData1/PilelinedCPU.sv" 126 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 3 1489517267741 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "PilelinedCPU:CPU\|SRAMDataBus\[17\] PilelinedCPU:CPU\|SRAMDataBus\[17\] " "Converted the fan-out from the tri-state buffer \"PilelinedCPU:CPU\|SRAMDataBus\[17\]\" to the node \"PilelinedCPU:CPU\|SRAMDataBus\[17\]\" into an OR gate" {  } { { "PilelinedCPU.sv" "" { Text "C:/Users/MORSUCCI/Documents/initData1/PilelinedCPU.sv" 126 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 3 1489517267741 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "PilelinedCPU:CPU\|SRAMDataBus\[18\] PilelinedCPU:CPU\|SRAMDataBus\[18\] " "Converted the fan-out from the tri-state buffer \"PilelinedCPU:CPU\|SRAMDataBus\[18\]\" to the node \"PilelinedCPU:CPU\|SRAMDataBus\[18\]\" into an OR gate" {  } { { "PilelinedCPU.sv" "" { Text "C:/Users/MORSUCCI/Documents/initData1/PilelinedCPU.sv" 126 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 3 1489517267741 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "PilelinedCPU:CPU\|SRAMDataBus\[19\] PilelinedCPU:CPU\|SRAMDataBus\[19\] " "Converted the fan-out from the tri-state buffer \"PilelinedCPU:CPU\|SRAMDataBus\[19\]\" to the node \"PilelinedCPU:CPU\|SRAMDataBus\[19\]\" into an OR gate" {  } { { "PilelinedCPU.sv" "" { Text "C:/Users/MORSUCCI/Documents/initData1/PilelinedCPU.sv" 126 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 3 1489517267741 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "PilelinedCPU:CPU\|SRAMDataBus\[1\] PilelinedCPU:CPU\|SRAMDataBus\[1\] " "Converted the fan-out from the tri-state buffer \"PilelinedCPU:CPU\|SRAMDataBus\[1\]\" to the node \"PilelinedCPU:CPU\|SRAMDataBus\[1\]\" into an OR gate" {  } { { "PilelinedCPU.sv" "" { Text "C:/Users/MORSUCCI/Documents/initData1/PilelinedCPU.sv" 126 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 3 1489517267741 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "PilelinedCPU:CPU\|SRAMDataBus\[20\] PilelinedCPU:CPU\|SRAMDataBus\[20\] " "Converted the fan-out from the tri-state buffer \"PilelinedCPU:CPU\|SRAMDataBus\[20\]\" to the node \"PilelinedCPU:CPU\|SRAMDataBus\[20\]\" into an OR gate" {  } { { "PilelinedCPU.sv" "" { Text "C:/Users/MORSUCCI/Documents/initData1/PilelinedCPU.sv" 126 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 3 1489517267741 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "PilelinedCPU:CPU\|SRAMDataBus\[21\] PilelinedCPU:CPU\|SRAMDataBus\[21\] " "Converted the fan-out from the tri-state buffer \"PilelinedCPU:CPU\|SRAMDataBus\[21\]\" to the node \"PilelinedCPU:CPU\|SRAMDataBus\[21\]\" into an OR gate" {  } { { "PilelinedCPU.sv" "" { Text "C:/Users/MORSUCCI/Documents/initData1/PilelinedCPU.sv" 126 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 3 1489517267741 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "PilelinedCPU:CPU\|SRAMDataBus\[22\] PilelinedCPU:CPU\|SRAMDataBus\[22\] " "Converted the fan-out from the tri-state buffer \"PilelinedCPU:CPU\|SRAMDataBus\[22\]\" to the node \"PilelinedCPU:CPU\|SRAMDataBus\[22\]\" into an OR gate" {  } { { "PilelinedCPU.sv" "" { Text "C:/Users/MORSUCCI/Documents/initData1/PilelinedCPU.sv" 126 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 3 1489517267741 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "PilelinedCPU:CPU\|SRAMDataBus\[23\] PilelinedCPU:CPU\|SRAMDataBus\[23\] " "Converted the fan-out from the tri-state buffer \"PilelinedCPU:CPU\|SRAMDataBus\[23\]\" to the node \"PilelinedCPU:CPU\|SRAMDataBus\[23\]\" into an OR gate" {  } { { "PilelinedCPU.sv" "" { Text "C:/Users/MORSUCCI/Documents/initData1/PilelinedCPU.sv" 126 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 3 1489517267741 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "PilelinedCPU:CPU\|SRAMDataBus\[24\] PilelinedCPU:CPU\|SRAMDataBus\[24\] " "Converted the fan-out from the tri-state buffer \"PilelinedCPU:CPU\|SRAMDataBus\[24\]\" to the node \"PilelinedCPU:CPU\|SRAMDataBus\[24\]\" into an OR gate" {  } { { "PilelinedCPU.sv" "" { Text "C:/Users/MORSUCCI/Documents/initData1/PilelinedCPU.sv" 126 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 3 1489517267741 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "PilelinedCPU:CPU\|SRAMDataBus\[25\] PilelinedCPU:CPU\|SRAMDataBus\[25\] " "Converted the fan-out from the tri-state buffer \"PilelinedCPU:CPU\|SRAMDataBus\[25\]\" to the node \"PilelinedCPU:CPU\|SRAMDataBus\[25\]\" into an OR gate" {  } { { "PilelinedCPU.sv" "" { Text "C:/Users/MORSUCCI/Documents/initData1/PilelinedCPU.sv" 126 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 3 1489517267741 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "PilelinedCPU:CPU\|SRAMDataBus\[26\] PilelinedCPU:CPU\|SRAMDataBus\[26\] " "Converted the fan-out from the tri-state buffer \"PilelinedCPU:CPU\|SRAMDataBus\[26\]\" to the node \"PilelinedCPU:CPU\|SRAMDataBus\[26\]\" into an OR gate" {  } { { "PilelinedCPU.sv" "" { Text "C:/Users/MORSUCCI/Documents/initData1/PilelinedCPU.sv" 126 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 3 1489517267741 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "PilelinedCPU:CPU\|SRAMDataBus\[27\] PilelinedCPU:CPU\|SRAMDataBus\[27\] " "Converted the fan-out from the tri-state buffer \"PilelinedCPU:CPU\|SRAMDataBus\[27\]\" to the node \"PilelinedCPU:CPU\|SRAMDataBus\[27\]\" into an OR gate" {  } { { "PilelinedCPU.sv" "" { Text "C:/Users/MORSUCCI/Documents/initData1/PilelinedCPU.sv" 126 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 3 1489517267741 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "PilelinedCPU:CPU\|SRAMDataBus\[28\] PilelinedCPU:CPU\|SRAMDataBus\[28\] " "Converted the fan-out from the tri-state buffer \"PilelinedCPU:CPU\|SRAMDataBus\[28\]\" to the node \"PilelinedCPU:CPU\|SRAMDataBus\[28\]\" into an OR gate" {  } { { "PilelinedCPU.sv" "" { Text "C:/Users/MORSUCCI/Documents/initData1/PilelinedCPU.sv" 126 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 3 1489517267741 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "PilelinedCPU:CPU\|SRAMDataBus\[29\] PilelinedCPU:CPU\|SRAMDataBus\[29\] " "Converted the fan-out from the tri-state buffer \"PilelinedCPU:CPU\|SRAMDataBus\[29\]\" to the node \"PilelinedCPU:CPU\|SRAMDataBus\[29\]\" into an OR gate" {  } { { "PilelinedCPU.sv" "" { Text "C:/Users/MORSUCCI/Documents/initData1/PilelinedCPU.sv" 126 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 3 1489517267741 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "PilelinedCPU:CPU\|SRAMDataBus\[2\] PilelinedCPU:CPU\|SRAMDataBus\[2\] " "Converted the fan-out from the tri-state buffer \"PilelinedCPU:CPU\|SRAMDataBus\[2\]\" to the node \"PilelinedCPU:CPU\|SRAMDataBus\[2\]\" into an OR gate" {  } { { "PilelinedCPU.sv" "" { Text "C:/Users/MORSUCCI/Documents/initData1/PilelinedCPU.sv" 126 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 3 1489517267741 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "PilelinedCPU:CPU\|SRAMDataBus\[30\] PilelinedCPU:CPU\|SRAMDataBus\[30\] " "Converted the fan-out from the tri-state buffer \"PilelinedCPU:CPU\|SRAMDataBus\[30\]\" to the node \"PilelinedCPU:CPU\|SRAMDataBus\[30\]\" into an OR gate" {  } { { "PilelinedCPU.sv" "" { Text "C:/Users/MORSUCCI/Documents/initData1/PilelinedCPU.sv" 126 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 3 1489517267741 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "PilelinedCPU:CPU\|SRAMDataBus\[31\] PilelinedCPU:CPU\|SRAMDataBus\[31\] " "Converted the fan-out from the tri-state buffer \"PilelinedCPU:CPU\|SRAMDataBus\[31\]\" to the node \"PilelinedCPU:CPU\|SRAMDataBus\[31\]\" into an OR gate" {  } { { "PilelinedCPU.sv" "" { Text "C:/Users/MORSUCCI/Documents/initData1/PilelinedCPU.sv" 126 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 3 1489517267741 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "PilelinedCPU:CPU\|SRAMDataBus\[3\] PilelinedCPU:CPU\|SRAMDataBus\[3\] " "Converted the fan-out from the tri-state buffer \"PilelinedCPU:CPU\|SRAMDataBus\[3\]\" to the node \"PilelinedCPU:CPU\|SRAMDataBus\[3\]\" into an OR gate" {  } { { "PilelinedCPU.sv" "" { Text "C:/Users/MORSUCCI/Documents/initData1/PilelinedCPU.sv" 126 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 3 1489517267741 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "PilelinedCPU:CPU\|SRAMDataBus\[4\] PilelinedCPU:CPU\|SRAMDataBus\[4\] " "Converted the fan-out from the tri-state buffer \"PilelinedCPU:CPU\|SRAMDataBus\[4\]\" to the node \"PilelinedCPU:CPU\|SRAMDataBus\[4\]\" into an OR gate" {  } { { "PilelinedCPU.sv" "" { Text "C:/Users/MORSUCCI/Documents/initData1/PilelinedCPU.sv" 126 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 3 1489517267741 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "PilelinedCPU:CPU\|SRAMDataBus\[5\] PilelinedCPU:CPU\|SRAMDataBus\[5\] " "Converted the fan-out from the tri-state buffer \"PilelinedCPU:CPU\|SRAMDataBus\[5\]\" to the node \"PilelinedCPU:CPU\|SRAMDataBus\[5\]\" into an OR gate" {  } { { "PilelinedCPU.sv" "" { Text "C:/Users/MORSUCCI/Documents/initData1/PilelinedCPU.sv" 126 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 3 1489517267741 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "PilelinedCPU:CPU\|SRAMDataBus\[6\] PilelinedCPU:CPU\|SRAMDataBus\[6\] " "Converted the fan-out from the tri-state buffer \"PilelinedCPU:CPU\|SRAMDataBus\[6\]\" to the node \"PilelinedCPU:CPU\|SRAMDataBus\[6\]\" into an OR gate" {  } { { "PilelinedCPU.sv" "" { Text "C:/Users/MORSUCCI/Documents/initData1/PilelinedCPU.sv" 126 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 3 1489517267741 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "PilelinedCPU:CPU\|SRAMDataBus\[7\] PilelinedCPU:CPU\|SRAMDataBus\[7\] " "Converted the fan-out from the tri-state buffer \"PilelinedCPU:CPU\|SRAMDataBus\[7\]\" to the node \"PilelinedCPU:CPU\|SRAMDataBus\[7\]\" into an OR gate" {  } { { "PilelinedCPU.sv" "" { Text "C:/Users/MORSUCCI/Documents/initData1/PilelinedCPU.sv" 126 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 3 1489517267741 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "PilelinedCPU:CPU\|SRAMDataBus\[8\] PilelinedCPU:CPU\|SRAMDataBus\[8\] " "Converted the fan-out from the tri-state buffer \"PilelinedCPU:CPU\|SRAMDataBus\[8\]\" to the node \"PilelinedCPU:CPU\|SRAMDataBus\[8\]\" into an OR gate" {  } { { "PilelinedCPU.sv" "" { Text "C:/Users/MORSUCCI/Documents/initData1/PilelinedCPU.sv" 126 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 3 1489517267741 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "PilelinedCPU:CPU\|SRAMDataBus\[9\] PilelinedCPU:CPU\|SRAMDataBus\[9\] " "Converted the fan-out from the tri-state buffer \"PilelinedCPU:CPU\|SRAMDataBus\[9\]\" to the node \"PilelinedCPU:CPU\|SRAMDataBus\[9\]\" into an OR gate" {  } { { "PilelinedCPU.sv" "" { Text "C:/Users/MORSUCCI/Documents/initData1/PilelinedCPU.sv" 126 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 3 1489517267741 ""}  } {  } 0 13046 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "Quartus II" 0 3 1489517267741 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "PilelinedCPU:CPU\|alu:ALU\|carryin " "Latch PilelinedCPU:CPU\|alu:ALU\|carryin has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PilelinedCPU:CPU\|ExCntrl\[9\]~synth " "Ports D and ENA on the latch are fed by the same signal PilelinedCPU:CPU\|ExCntrl\[9\]~synth" {  } { { "PilelinedCPU.sv" "" { Text "C:/Users/MORSUCCI/Documents/initData1/PilelinedCPU.sv" 37 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 3 1489517268191 ""}  } { { "alu.sv" "" { Text "C:/Users/MORSUCCI/Documents/initData1/alu.sv" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 3 1489517268191 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "PilelinedCPU:CPU\|alu:ALU\|augend\[0\] " "Latch PilelinedCPU:CPU\|alu:ALU\|augend\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PilelinedCPU:CPU\|ExCntrl\[10\]~synth " "Ports D and ENA on the latch are fed by the same signal PilelinedCPU:CPU\|ExCntrl\[10\]~synth" {  } { { "PilelinedCPU.sv" "" { Text "C:/Users/MORSUCCI/Documents/initData1/PilelinedCPU.sv" 37 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 3 1489517268201 ""}  } { { "alu.sv" "" { Text "C:/Users/MORSUCCI/Documents/initData1/alu.sv" 31 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 3 1489517268201 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "PilelinedCPU:CPU\|alu:ALU\|augend\[10\] " "Latch PilelinedCPU:CPU\|alu:ALU\|augend\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PilelinedCPU:CPU\|ExCntrl\[10\]~synth " "Ports D and ENA on the latch are fed by the same signal PilelinedCPU:CPU\|ExCntrl\[10\]~synth" {  } { { "PilelinedCPU.sv" "" { Text "C:/Users/MORSUCCI/Documents/initData1/PilelinedCPU.sv" 37 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 3 1489517268201 ""}  } { { "alu.sv" "" { Text "C:/Users/MORSUCCI/Documents/initData1/alu.sv" 31 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 3 1489517268201 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "PilelinedCPU:CPU\|alu:ALU\|augend\[11\] " "Latch PilelinedCPU:CPU\|alu:ALU\|augend\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PilelinedCPU:CPU\|ExCntrl\[10\]~synth " "Ports D and ENA on the latch are fed by the same signal PilelinedCPU:CPU\|ExCntrl\[10\]~synth" {  } { { "PilelinedCPU.sv" "" { Text "C:/Users/MORSUCCI/Documents/initData1/PilelinedCPU.sv" 37 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 3 1489517268201 ""}  } { { "alu.sv" "" { Text "C:/Users/MORSUCCI/Documents/initData1/alu.sv" 31 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 3 1489517268201 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "PilelinedCPU:CPU\|alu:ALU\|augend\[12\] " "Latch PilelinedCPU:CPU\|alu:ALU\|augend\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PilelinedCPU:CPU\|ExCntrl\[10\]~synth " "Ports D and ENA on the latch are fed by the same signal PilelinedCPU:CPU\|ExCntrl\[10\]~synth" {  } { { "PilelinedCPU.sv" "" { Text "C:/Users/MORSUCCI/Documents/initData1/PilelinedCPU.sv" 37 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 3 1489517268201 ""}  } { { "alu.sv" "" { Text "C:/Users/MORSUCCI/Documents/initData1/alu.sv" 31 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 3 1489517268201 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "PilelinedCPU:CPU\|alu:ALU\|augend\[13\] " "Latch PilelinedCPU:CPU\|alu:ALU\|augend\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PilelinedCPU:CPU\|ExCntrl\[10\]~synth " "Ports D and ENA on the latch are fed by the same signal PilelinedCPU:CPU\|ExCntrl\[10\]~synth" {  } { { "PilelinedCPU.sv" "" { Text "C:/Users/MORSUCCI/Documents/initData1/PilelinedCPU.sv" 37 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 3 1489517268201 ""}  } { { "alu.sv" "" { Text "C:/Users/MORSUCCI/Documents/initData1/alu.sv" 31 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 3 1489517268201 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "PilelinedCPU:CPU\|alu:ALU\|augend\[14\] " "Latch PilelinedCPU:CPU\|alu:ALU\|augend\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PilelinedCPU:CPU\|ExCntrl\[10\]~synth " "Ports D and ENA on the latch are fed by the same signal PilelinedCPU:CPU\|ExCntrl\[10\]~synth" {  } { { "PilelinedCPU.sv" "" { Text "C:/Users/MORSUCCI/Documents/initData1/PilelinedCPU.sv" 37 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 3 1489517268211 ""}  } { { "alu.sv" "" { Text "C:/Users/MORSUCCI/Documents/initData1/alu.sv" 31 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 3 1489517268211 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "PilelinedCPU:CPU\|alu:ALU\|augend\[15\] " "Latch PilelinedCPU:CPU\|alu:ALU\|augend\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PilelinedCPU:CPU\|ExCntrl\[10\]~synth " "Ports D and ENA on the latch are fed by the same signal PilelinedCPU:CPU\|ExCntrl\[10\]~synth" {  } { { "PilelinedCPU.sv" "" { Text "C:/Users/MORSUCCI/Documents/initData1/PilelinedCPU.sv" 37 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 3 1489517268221 ""}  } { { "alu.sv" "" { Text "C:/Users/MORSUCCI/Documents/initData1/alu.sv" 31 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 3 1489517268221 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "PilelinedCPU:CPU\|alu:ALU\|augend\[1\] " "Latch PilelinedCPU:CPU\|alu:ALU\|augend\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PilelinedCPU:CPU\|ExCntrl\[10\]~synth " "Ports D and ENA on the latch are fed by the same signal PilelinedCPU:CPU\|ExCntrl\[10\]~synth" {  } { { "PilelinedCPU.sv" "" { Text "C:/Users/MORSUCCI/Documents/initData1/PilelinedCPU.sv" 37 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 3 1489517268221 ""}  } { { "alu.sv" "" { Text "C:/Users/MORSUCCI/Documents/initData1/alu.sv" 31 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 3 1489517268221 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "PilelinedCPU:CPU\|alu:ALU\|augend\[2\] " "Latch PilelinedCPU:CPU\|alu:ALU\|augend\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PilelinedCPU:CPU\|ExCntrl\[10\]~synth " "Ports D and ENA on the latch are fed by the same signal PilelinedCPU:CPU\|ExCntrl\[10\]~synth" {  } { { "PilelinedCPU.sv" "" { Text "C:/Users/MORSUCCI/Documents/initData1/PilelinedCPU.sv" 37 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 3 1489517268231 ""}  } { { "alu.sv" "" { Text "C:/Users/MORSUCCI/Documents/initData1/alu.sv" 31 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 3 1489517268231 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "PilelinedCPU:CPU\|alu:ALU\|augend\[3\] " "Latch PilelinedCPU:CPU\|alu:ALU\|augend\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PilelinedCPU:CPU\|ExCntrl\[10\]~synth " "Ports D and ENA on the latch are fed by the same signal PilelinedCPU:CPU\|ExCntrl\[10\]~synth" {  } { { "PilelinedCPU.sv" "" { Text "C:/Users/MORSUCCI/Documents/initData1/PilelinedCPU.sv" 37 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 3 1489517268241 ""}  } { { "alu.sv" "" { Text "C:/Users/MORSUCCI/Documents/initData1/alu.sv" 31 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 3 1489517268241 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "PilelinedCPU:CPU\|alu:ALU\|augend\[4\] " "Latch PilelinedCPU:CPU\|alu:ALU\|augend\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PilelinedCPU:CPU\|ExCntrl\[10\]~synth " "Ports D and ENA on the latch are fed by the same signal PilelinedCPU:CPU\|ExCntrl\[10\]~synth" {  } { { "PilelinedCPU.sv" "" { Text "C:/Users/MORSUCCI/Documents/initData1/PilelinedCPU.sv" 37 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 3 1489517268251 ""}  } { { "alu.sv" "" { Text "C:/Users/MORSUCCI/Documents/initData1/alu.sv" 31 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 3 1489517268251 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "PilelinedCPU:CPU\|alu:ALU\|augend\[5\] " "Latch PilelinedCPU:CPU\|alu:ALU\|augend\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PilelinedCPU:CPU\|ExCntrl\[10\]~synth " "Ports D and ENA on the latch are fed by the same signal PilelinedCPU:CPU\|ExCntrl\[10\]~synth" {  } { { "PilelinedCPU.sv" "" { Text "C:/Users/MORSUCCI/Documents/initData1/PilelinedCPU.sv" 37 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 3 1489517268251 ""}  } { { "alu.sv" "" { Text "C:/Users/MORSUCCI/Documents/initData1/alu.sv" 31 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 3 1489517268251 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "PilelinedCPU:CPU\|alu:ALU\|augend\[6\] " "Latch PilelinedCPU:CPU\|alu:ALU\|augend\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PilelinedCPU:CPU\|ExCntrl\[10\]~synth " "Ports D and ENA on the latch are fed by the same signal PilelinedCPU:CPU\|ExCntrl\[10\]~synth" {  } { { "PilelinedCPU.sv" "" { Text "C:/Users/MORSUCCI/Documents/initData1/PilelinedCPU.sv" 37 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 3 1489517268261 ""}  } { { "alu.sv" "" { Text "C:/Users/MORSUCCI/Documents/initData1/alu.sv" 31 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 3 1489517268261 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "PilelinedCPU:CPU\|alu:ALU\|augend\[7\] " "Latch PilelinedCPU:CPU\|alu:ALU\|augend\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PilelinedCPU:CPU\|ExCntrl\[10\]~synth " "Ports D and ENA on the latch are fed by the same signal PilelinedCPU:CPU\|ExCntrl\[10\]~synth" {  } { { "PilelinedCPU.sv" "" { Text "C:/Users/MORSUCCI/Documents/initData1/PilelinedCPU.sv" 37 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 3 1489517268271 ""}  } { { "alu.sv" "" { Text "C:/Users/MORSUCCI/Documents/initData1/alu.sv" 31 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 3 1489517268271 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "PilelinedCPU:CPU\|alu:ALU\|augend\[8\] " "Latch PilelinedCPU:CPU\|alu:ALU\|augend\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PilelinedCPU:CPU\|ExCntrl\[10\]~synth " "Ports D and ENA on the latch are fed by the same signal PilelinedCPU:CPU\|ExCntrl\[10\]~synth" {  } { { "PilelinedCPU.sv" "" { Text "C:/Users/MORSUCCI/Documents/initData1/PilelinedCPU.sv" 37 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 3 1489517268281 ""}  } { { "alu.sv" "" { Text "C:/Users/MORSUCCI/Documents/initData1/alu.sv" 31 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 3 1489517268281 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "PilelinedCPU:CPU\|alu:ALU\|augend\[9\] " "Latch PilelinedCPU:CPU\|alu:ALU\|augend\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PilelinedCPU:CPU\|ExCntrl\[10\]~synth " "Ports D and ENA on the latch are fed by the same signal PilelinedCPU:CPU\|ExCntrl\[10\]~synth" {  } { { "PilelinedCPU.sv" "" { Text "C:/Users/MORSUCCI/Documents/initData1/PilelinedCPU.sv" 37 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 3 1489517268281 ""}  } { { "alu.sv" "" { Text "C:/Users/MORSUCCI/Documents/initData1/alu.sv" 31 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 3 1489517268281 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1489517270271 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "8195 " "8195 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1489517272731 ""}
{ "Info" "ISCL_REMOVED_CONST_ADDR_LINES" "PilelinedCPU:CPU\|SRAM:Cache\|altsyncram:Memory\[0\]\[15\]__1\|altsyncram_4fj1:auto_generated\|ALTSYNCRAM 1 " "Removed 1 MSB VCC or GND address nodes from RAM block \"PilelinedCPU:CPU\|SRAM:Cache\|altsyncram:Memory\[0\]\[15\]__1\|altsyncram_4fj1:auto_generated\|ALTSYNCRAM\"" {  } { { "db/altsyncram_4fj1.tdf" "" { Text "C:/Users/MORSUCCI/Documents/initData1/db/altsyncram_4fj1.tdf" 35 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/14.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "PilelinedCPU.sv" "" { Text "C:/Users/MORSUCCI/Documents/initData1/PilelinedCPU.sv" 132 0 0 } } { "DE1TopLevel.v" "" { Text "C:/Users/MORSUCCI/Documents/initData1/DE1TopLevel.v" 27 0 0 } }  } 0 17036 "Removed %2!d! MSB VCC or GND address nodes from RAM block \"%1!s!\"" 0 0 "Quartus II" 0 -1 1489517272771 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "sld_signaltap:auto_signaltap_0 " "Timing-Driven Synthesis is running on partition \"sld_signaltap:auto_signaltap_0\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1489517279209 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "sld_hub:auto_hub " "Timing-Driven Synthesis is running on partition \"sld_hub:auto_hub\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1489517291349 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/MORSUCCI/Documents/initData1/output_files/DE1_SoC.map.smsg " "Generated suppressed messages file C:/Users/MORSUCCI/Documents/initData1/output_files/DE1_SoC.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1489517291909 ""}
{ "Critical Warning" "WAMERGE_SLD_INSTANCE_WITH_INVALID_CONNECTIONS" "auto_signaltap_0 1725 1749 0 0 24 " "Partially connected in-system debug instance \"auto_signaltap_0\" to 1725 of its 1749 required data inputs, trigger inputs, acquisition clocks, and dynamic pins.  There were 0 illegal, 0 inaccessible, and 24 missing sources or connections." {  } {  } 1 35025 "Partially connected in-system debug instance \"%1!s!\" to %2!d! of its %3!d! required data inputs, trigger inputs, acquisition clocks, and dynamic pins.  There were %4!d! illegal, %5!d! inaccessible, and %6!d! missing sources or connections." 0 0 "Quartus II" 0 -1 1489517296639 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "9 0 0 0 0 " "Adding 9 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1489517297639 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1489517297639 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "12 " "Design contains 12 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[0\] " "No output dependent on input pin \"SW\[0\]\"" {  } { { "DE1TopLevel.v" "" { Text "C:/Users/MORSUCCI/Documents/initData1/DE1TopLevel.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1489517300589 "|DE1TopLevel|SW[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[1\] " "No output dependent on input pin \"SW\[1\]\"" {  } { { "DE1TopLevel.v" "" { Text "C:/Users/MORSUCCI/Documents/initData1/DE1TopLevel.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1489517300589 "|DE1TopLevel|SW[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[2\] " "No output dependent on input pin \"SW\[2\]\"" {  } { { "DE1TopLevel.v" "" { Text "C:/Users/MORSUCCI/Documents/initData1/DE1TopLevel.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1489517300589 "|DE1TopLevel|SW[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[3\] " "No output dependent on input pin \"SW\[3\]\"" {  } { { "DE1TopLevel.v" "" { Text "C:/Users/MORSUCCI/Documents/initData1/DE1TopLevel.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1489517300589 "|DE1TopLevel|SW[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[4\] " "No output dependent on input pin \"SW\[4\]\"" {  } { { "DE1TopLevel.v" "" { Text "C:/Users/MORSUCCI/Documents/initData1/DE1TopLevel.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1489517300589 "|DE1TopLevel|SW[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[5\] " "No output dependent on input pin \"SW\[5\]\"" {  } { { "DE1TopLevel.v" "" { Text "C:/Users/MORSUCCI/Documents/initData1/DE1TopLevel.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1489517300589 "|DE1TopLevel|SW[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[6\] " "No output dependent on input pin \"SW\[6\]\"" {  } { { "DE1TopLevel.v" "" { Text "C:/Users/MORSUCCI/Documents/initData1/DE1TopLevel.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1489517300589 "|DE1TopLevel|SW[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[7\] " "No output dependent on input pin \"SW\[7\]\"" {  } { { "DE1TopLevel.v" "" { Text "C:/Users/MORSUCCI/Documents/initData1/DE1TopLevel.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1489517300589 "|DE1TopLevel|SW[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[8\] " "No output dependent on input pin \"SW\[8\]\"" {  } { { "DE1TopLevel.v" "" { Text "C:/Users/MORSUCCI/Documents/initData1/DE1TopLevel.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1489517300589 "|DE1TopLevel|SW[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[9\] " "No output dependent on input pin \"SW\[9\]\"" {  } { { "DE1TopLevel.v" "" { Text "C:/Users/MORSUCCI/Documents/initData1/DE1TopLevel.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1489517300589 "|DE1TopLevel|SW[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[0\] " "No output dependent on input pin \"KEY\[0\]\"" {  } { { "DE1TopLevel.v" "" { Text "C:/Users/MORSUCCI/Documents/initData1/DE1TopLevel.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1489517300589 "|DE1TopLevel|KEY[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[1\] " "No output dependent on input pin \"KEY\[1\]\"" {  } { { "DE1TopLevel.v" "" { Text "C:/Users/MORSUCCI/Documents/initData1/DE1TopLevel.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1489517300589 "|DE1TopLevel|KEY[1]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1489517300589 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "27669 " "Implemented 27669 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "18 " "Implemented 18 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1489517300649 ""} { "Info" "ICUT_CUT_TM_OPINS" "53 " "Implemented 53 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1489517300649 ""} { "Info" "ICUT_CUT_TM_LCELLS" "26623 " "Implemented 26623 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1489517300649 ""} { "Info" "ICUT_CUT_TM_RAMS" "874 " "Implemented 874 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Quartus II" 0 -1 1489517300649 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "100 " "Implemented 100 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Quartus II" 0 -1 1489517300649 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1489517300649 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 179 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 179 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1153 " "Peak virtual memory: 1153 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1489517300899 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Mar 14 11:48:20 2017 " "Processing ended: Tue Mar 14 11:48:20 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1489517300899 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:39 " "Elapsed time: 00:01:39" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1489517300899 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:02:36 " "Total CPU time (on all processors): 00:02:36" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1489517300899 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1489517300899 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1489517303409 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 64-Bit " "Running Quartus II 64-Bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 14.1.0 Build 186 12/03/2014 SJ Full Version " "Version 14.1.0 Build 186 12/03/2014 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1489517303409 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Mar 14 11:48:22 2017 " "Processing started: Tue Mar 14 11:48:22 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1489517303409 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1489517303409 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off DE1_SoC -c DE1_SoC " "Command: quartus_fit --read_settings_files=off --write_settings_files=off DE1_SoC -c DE1_SoC" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1489517303409 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1489517303509 ""}
{ "Info" "0" "" "Project  = DE1_SoC" {  } {  } 0 0 "Project  = DE1_SoC" 0 0 "Fitter" 0 0 1489517303509 ""}
{ "Info" "0" "" "Revision = DE1_SoC" {  } {  } 0 0 "Revision = DE1_SoC" 0 0 "Fitter" 0 0 1489517303509 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1489517304039 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "DE1_SoC 5CSEMA5F31C6 " "Selected device 5CSEMA5F31C6 for design \"DE1_SoC\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1489517304359 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1489517304419 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1489517304419 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1489517305280 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1489517306790 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1489517307369 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_START_INFO" "" "Starting Fitter periphery placement operations" {  } {  } 0 184020 "Starting Fitter periphery placement operations" 0 0 "Fitter" 0 -1 1489517319449 ""}
{ "Info" "ICCLK_CLOCKS_TOP_AUTO" "4 s (4 global) " "Automatically promoted 4 clocks (4 global)" { { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "FivePhaseClock:FPC\|Equal3~CLKENA0 9308 global CLKCTRL_G3 " "FivePhaseClock:FPC\|Equal3~CLKENA0 with 9308 fanout uses global clock CLKCTRL_G3" { { "Info" "ICCLK_UNLOCKED_FOR_VPR" "" "This signal is driven by core routing -- it may be moved during placement to reduce routing delays" {  } {  } 0 12525 "This signal is driven by core routing -- it may be moved during placement to reduce routing delays" 0 0 "Quartus II" 0 -1 1489517320330 ""}  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Quartus II" 0 -1 1489517320330 ""} { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "CLOCK_50~inputCLKENA0 7211 global CLKCTRL_G4 " "CLOCK_50~inputCLKENA0 with 7211 fanout uses global clock CLKCTRL_G4" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Quartus II" 0 -1 1489517320330 ""} { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "altera_internal_jtag~TCKUTAPCLKENA0 5569 global CLKCTRL_G2 " "altera_internal_jtag~TCKUTAPCLKENA0 with 5569 fanout uses global clock CLKCTRL_G2" { { "Info" "ICCLK_UNLOCKED_FOR_VPR" "" "This signal is driven by core routing -- it may be moved during placement to reduce routing delays" {  } {  } 0 12525 "This signal is driven by core routing -- it may be moved during placement to reduce routing delays" 0 0 "Quartus II" 0 -1 1489517320330 ""}  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Quartus II" 0 -1 1489517320330 ""} { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|reset_all~CLKENA0 4530 global CLKCTRL_G0 " "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|reset_all~CLKENA0 with 4530 fanout uses global clock CLKCTRL_G0" { { "Info" "ICCLK_UNLOCKED_FOR_VPR" "" "This signal is driven by core routing -- it may be moved during placement to reduce routing delays" {  } {  } 0 12525 "This signal is driven by core routing -- it may be moved during placement to reduce routing delays" 0 0 "Quartus II" 0 -1 1489517320330 ""}  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Quartus II" 0 -1 1489517320330 ""}  } {  } 0 11191 "Automatically promoted %1!d! clock%2!s! %3!s!" 0 0 "Fitter" 0 -1 1489517320330 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_END_INFO" "00:00:01 " "Fitter periphery placement operations ending: elapsed time is 00:00:01" {  } {  } 0 184021 "Fitter periphery placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1489517321140 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1489517321400 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1489517321429 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1489517321549 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1489517321620 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "68 " "TimeQuest Timing Analyzer is analyzing 68 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "Fitter" 0 -1 1489517323589 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_hub " "Entity sld_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 30MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 30MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1489517323639 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "if \{ \[string equal quartus_fit \$::TimeQuestInfo(nameofexecutable)\] \} \{ set_max_delay -to \[get_ports \{ altera_reserved_tdo \} \] 0 \} " "if \{ \[string equal quartus_fit \$::TimeQuestInfo(nameofexecutable)\] \} \{ set_max_delay -to \[get_ports \{ altera_reserved_tdo \} \] 0 \}" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1489517323639 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1489517323639 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1489517323639 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Fitter" 0 -1 1489517323639 ""}
{ "Info" "ISTA_SDC_FOUND" "DE1_SoC.sdc " "Reading SDC File: 'DE1_SoC.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1489517323830 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE1_SoC.sdc 10 CLOCK2_50 port " "Ignored filter at DE1_SoC.sdc(10): CLOCK2_50 could not be matched with a port" {  } { { "C:/Users/MORSUCCI/Documents/initData1/DE1_SoC.sdc" "" { Text "C:/Users/MORSUCCI/Documents/initData1/DE1_SoC.sdc" 10 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1489517323830 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock DE1_SoC.sdc 10 Argument <targets> is an empty collection " "Ignored create_clock at DE1_SoC.sdc(10): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_clock -period 20 \[get_ports CLOCK2_50\] " "create_clock -period 20 \[get_ports CLOCK2_50\]" {  } { { "C:/Users/MORSUCCI/Documents/initData1/DE1_SoC.sdc" "" { Text "C:/Users/MORSUCCI/Documents/initData1/DE1_SoC.sdc" 10 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1489517323830 ""}  } { { "C:/Users/MORSUCCI/Documents/initData1/DE1_SoC.sdc" "" { Text "C:/Users/MORSUCCI/Documents/initData1/DE1_SoC.sdc" 10 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1489517323830 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE1_SoC.sdc 11 CLOCK3_50 port " "Ignored filter at DE1_SoC.sdc(11): CLOCK3_50 could not be matched with a port" {  } { { "C:/Users/MORSUCCI/Documents/initData1/DE1_SoC.sdc" "" { Text "C:/Users/MORSUCCI/Documents/initData1/DE1_SoC.sdc" 11 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1489517323830 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock DE1_SoC.sdc 11 Argument <targets> is an empty collection " "Ignored create_clock at DE1_SoC.sdc(11): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_clock -period 20 \[get_ports CLOCK3_50\] " "create_clock -period 20 \[get_ports CLOCK3_50\]" {  } { { "C:/Users/MORSUCCI/Documents/initData1/DE1_SoC.sdc" "" { Text "C:/Users/MORSUCCI/Documents/initData1/DE1_SoC.sdc" 11 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1489517323840 ""}  } { { "C:/Users/MORSUCCI/Documents/initData1/DE1_SoC.sdc" "" { Text "C:/Users/MORSUCCI/Documents/initData1/DE1_SoC.sdc" 11 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1489517323840 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE1_SoC.sdc 12 CLOCK4_50 port " "Ignored filter at DE1_SoC.sdc(12): CLOCK4_50 could not be matched with a port" {  } { { "C:/Users/MORSUCCI/Documents/initData1/DE1_SoC.sdc" "" { Text "C:/Users/MORSUCCI/Documents/initData1/DE1_SoC.sdc" 12 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1489517323840 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock DE1_SoC.sdc 12 Argument <targets> is an empty collection " "Ignored create_clock at DE1_SoC.sdc(12): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_clock -period 20 \[get_ports CLOCK4_50\] " "create_clock -period 20 \[get_ports CLOCK4_50\]" {  } { { "C:/Users/MORSUCCI/Documents/initData1/DE1_SoC.sdc" "" { Text "C:/Users/MORSUCCI/Documents/initData1/DE1_SoC.sdc" 12 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1489517323840 ""}  } { { "C:/Users/MORSUCCI/Documents/initData1/DE1_SoC.sdc" "" { Text "C:/Users/MORSUCCI/Documents/initData1/DE1_SoC.sdc" 12 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1489517323840 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE1_SoC.sdc 14 TD_CLK27 port " "Ignored filter at DE1_SoC.sdc(14): TD_CLK27 could not be matched with a port" {  } { { "C:/Users/MORSUCCI/Documents/initData1/DE1_SoC.sdc" "" { Text "C:/Users/MORSUCCI/Documents/initData1/DE1_SoC.sdc" 14 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1489517323840 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock DE1_SoC.sdc 14 Argument <targets> is an empty collection " "Ignored create_clock at DE1_SoC.sdc(14): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_clock -period \"27 MHz\"  -name tv_27m \[get_ports TD_CLK27\] " "create_clock -period \"27 MHz\"  -name tv_27m \[get_ports TD_CLK27\]" {  } { { "C:/Users/MORSUCCI/Documents/initData1/DE1_SoC.sdc" "" { Text "C:/Users/MORSUCCI/Documents/initData1/DE1_SoC.sdc" 14 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1489517323840 ""}  } { { "C:/Users/MORSUCCI/Documents/initData1/DE1_SoC.sdc" "" { Text "C:/Users/MORSUCCI/Documents/initData1/DE1_SoC.sdc" 14 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1489517323840 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE1_SoC.sdc 15 DRAM_CLK port " "Ignored filter at DE1_SoC.sdc(15): DRAM_CLK could not be matched with a port" {  } { { "C:/Users/MORSUCCI/Documents/initData1/DE1_SoC.sdc" "" { Text "C:/Users/MORSUCCI/Documents/initData1/DE1_SoC.sdc" 15 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1489517323840 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock DE1_SoC.sdc 15 Argument <targets> is an empty collection " "Ignored create_clock at DE1_SoC.sdc(15): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_clock -period \"100 MHz\" -name clk_dram \[get_ports DRAM_CLK\] " "create_clock -period \"100 MHz\" -name clk_dram \[get_ports DRAM_CLK\]" {  } { { "C:/Users/MORSUCCI/Documents/initData1/DE1_SoC.sdc" "" { Text "C:/Users/MORSUCCI/Documents/initData1/DE1_SoC.sdc" 15 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1489517323840 ""}  } { { "C:/Users/MORSUCCI/Documents/initData1/DE1_SoC.sdc" "" { Text "C:/Users/MORSUCCI/Documents/initData1/DE1_SoC.sdc" 15 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1489517323840 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE1_SoC.sdc 20 VGA_CLK port " "Ignored filter at DE1_SoC.sdc(20): VGA_CLK could not be matched with a port" {  } { { "C:/Users/MORSUCCI/Documents/initData1/DE1_SoC.sdc" "" { Text "C:/Users/MORSUCCI/Documents/initData1/DE1_SoC.sdc" 20 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1489517323840 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock DE1_SoC.sdc 20 Argument <targets> is an empty collection " "Ignored create_clock at DE1_SoC.sdc(20): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_clock -period \"25.18 MHz\" -name clk_vga \[get_ports VGA_CLK\] " "create_clock -period \"25.18 MHz\" -name clk_vga \[get_ports VGA_CLK\]" {  } { { "C:/Users/MORSUCCI/Documents/initData1/DE1_SoC.sdc" "" { Text "C:/Users/MORSUCCI/Documents/initData1/DE1_SoC.sdc" 20 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1489517323840 ""}  } { { "C:/Users/MORSUCCI/Documents/initData1/DE1_SoC.sdc" "" { Text "C:/Users/MORSUCCI/Documents/initData1/DE1_SoC.sdc" 20 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1489517323840 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Fitter" 0 -1 1489517323840 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE1_SoC.sdc 53 DRAM_DQ* port " "Ignored filter at DE1_SoC.sdc(53): DRAM_DQ* could not be matched with a port" {  } { { "C:/Users/MORSUCCI/Documents/initData1/DE1_SoC.sdc" "" { Text "C:/Users/MORSUCCI/Documents/initData1/DE1_SoC.sdc" 53 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1489517323840 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE1_SoC.sdc 53 clk_dram clock " "Ignored filter at DE1_SoC.sdc(53): clk_dram could not be matched with a clock" {  } { { "C:/Users/MORSUCCI/Documents/initData1/DE1_SoC.sdc" "" { Text "C:/Users/MORSUCCI/Documents/initData1/DE1_SoC.sdc" 53 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1489517323840 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay DE1_SoC.sdc 53 Argument <targets> is an empty collection " "Ignored set_input_delay at DE1_SoC.sdc(53): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -max -clock clk_dram -0.048 \[get_ports DRAM_DQ*\] " "set_input_delay -max -clock clk_dram -0.048 \[get_ports DRAM_DQ*\]" {  } { { "C:/Users/MORSUCCI/Documents/initData1/DE1_SoC.sdc" "" { Text "C:/Users/MORSUCCI/Documents/initData1/DE1_SoC.sdc" 53 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1489517323840 ""}  } { { "C:/Users/MORSUCCI/Documents/initData1/DE1_SoC.sdc" "" { Text "C:/Users/MORSUCCI/Documents/initData1/DE1_SoC.sdc" 53 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1489517323840 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay DE1_SoC.sdc 53 Argument -clock is not an object ID " "Ignored set_input_delay at DE1_SoC.sdc(53): Argument -clock is not an object ID" {  } { { "C:/Users/MORSUCCI/Documents/initData1/DE1_SoC.sdc" "" { Text "C:/Users/MORSUCCI/Documents/initData1/DE1_SoC.sdc" 53 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1489517323840 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay DE1_SoC.sdc 54 Argument <targets> is an empty collection " "Ignored set_input_delay at DE1_SoC.sdc(54): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -min -clock clk_dram -0.057 \[get_ports DRAM_DQ*\] " "set_input_delay -min -clock clk_dram -0.057 \[get_ports DRAM_DQ*\]" {  } { { "C:/Users/MORSUCCI/Documents/initData1/DE1_SoC.sdc" "" { Text "C:/Users/MORSUCCI/Documents/initData1/DE1_SoC.sdc" 54 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1489517323840 ""}  } { { "C:/Users/MORSUCCI/Documents/initData1/DE1_SoC.sdc" "" { Text "C:/Users/MORSUCCI/Documents/initData1/DE1_SoC.sdc" 54 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1489517323840 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay DE1_SoC.sdc 54 Argument -clock is not an object ID " "Ignored set_input_delay at DE1_SoC.sdc(54): Argument -clock is not an object ID" {  } { { "C:/Users/MORSUCCI/Documents/initData1/DE1_SoC.sdc" "" { Text "C:/Users/MORSUCCI/Documents/initData1/DE1_SoC.sdc" 54 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1489517323840 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE1_SoC.sdc 56 TD_DATA* port " "Ignored filter at DE1_SoC.sdc(56): TD_DATA* could not be matched with a port" {  } { { "C:/Users/MORSUCCI/Documents/initData1/DE1_SoC.sdc" "" { Text "C:/Users/MORSUCCI/Documents/initData1/DE1_SoC.sdc" 56 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1489517323840 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE1_SoC.sdc 56 tv_27m clock " "Ignored filter at DE1_SoC.sdc(56): tv_27m could not be matched with a clock" {  } { { "C:/Users/MORSUCCI/Documents/initData1/DE1_SoC.sdc" "" { Text "C:/Users/MORSUCCI/Documents/initData1/DE1_SoC.sdc" 56 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1489517323840 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay DE1_SoC.sdc 56 Argument <targets> is an empty collection " "Ignored set_input_delay at DE1_SoC.sdc(56): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -max -clock tv_27m 3.692 \[get_ports TD_DATA*\] " "set_input_delay -max -clock tv_27m 3.692 \[get_ports TD_DATA*\]" {  } { { "C:/Users/MORSUCCI/Documents/initData1/DE1_SoC.sdc" "" { Text "C:/Users/MORSUCCI/Documents/initData1/DE1_SoC.sdc" 56 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1489517323840 ""}  } { { "C:/Users/MORSUCCI/Documents/initData1/DE1_SoC.sdc" "" { Text "C:/Users/MORSUCCI/Documents/initData1/DE1_SoC.sdc" 56 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1489517323840 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay DE1_SoC.sdc 56 Argument -clock is not an object ID " "Ignored set_input_delay at DE1_SoC.sdc(56): Argument -clock is not an object ID" {  } { { "C:/Users/MORSUCCI/Documents/initData1/DE1_SoC.sdc" "" { Text "C:/Users/MORSUCCI/Documents/initData1/DE1_SoC.sdc" 56 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1489517323840 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay DE1_SoC.sdc 57 Argument <targets> is an empty collection " "Ignored set_input_delay at DE1_SoC.sdc(57): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -min -clock tv_27m 2.492 \[get_ports TD_DATA*\] " "set_input_delay -min -clock tv_27m 2.492 \[get_ports TD_DATA*\]" {  } { { "C:/Users/MORSUCCI/Documents/initData1/DE1_SoC.sdc" "" { Text "C:/Users/MORSUCCI/Documents/initData1/DE1_SoC.sdc" 57 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1489517323840 ""}  } { { "C:/Users/MORSUCCI/Documents/initData1/DE1_SoC.sdc" "" { Text "C:/Users/MORSUCCI/Documents/initData1/DE1_SoC.sdc" 57 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1489517323840 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay DE1_SoC.sdc 57 Argument -clock is not an object ID " "Ignored set_input_delay at DE1_SoC.sdc(57): Argument -clock is not an object ID" {  } { { "C:/Users/MORSUCCI/Documents/initData1/DE1_SoC.sdc" "" { Text "C:/Users/MORSUCCI/Documents/initData1/DE1_SoC.sdc" 57 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1489517323840 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE1_SoC.sdc 58 TD_HS port " "Ignored filter at DE1_SoC.sdc(58): TD_HS could not be matched with a port" {  } { { "C:/Users/MORSUCCI/Documents/initData1/DE1_SoC.sdc" "" { Text "C:/Users/MORSUCCI/Documents/initData1/DE1_SoC.sdc" 58 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1489517323840 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay DE1_SoC.sdc 58 Argument <targets> is an empty collection " "Ignored set_input_delay at DE1_SoC.sdc(58): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -max -clock tv_27m 3.654 \[get_ports TD_HS\] " "set_input_delay -max -clock tv_27m 3.654 \[get_ports TD_HS\]" {  } { { "C:/Users/MORSUCCI/Documents/initData1/DE1_SoC.sdc" "" { Text "C:/Users/MORSUCCI/Documents/initData1/DE1_SoC.sdc" 58 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1489517323840 ""}  } { { "C:/Users/MORSUCCI/Documents/initData1/DE1_SoC.sdc" "" { Text "C:/Users/MORSUCCI/Documents/initData1/DE1_SoC.sdc" 58 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1489517323840 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay DE1_SoC.sdc 58 Argument -clock is not an object ID " "Ignored set_input_delay at DE1_SoC.sdc(58): Argument -clock is not an object ID" {  } { { "C:/Users/MORSUCCI/Documents/initData1/DE1_SoC.sdc" "" { Text "C:/Users/MORSUCCI/Documents/initData1/DE1_SoC.sdc" 58 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1489517323840 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay DE1_SoC.sdc 59 Argument <targets> is an empty collection " "Ignored set_input_delay at DE1_SoC.sdc(59): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -min -clock tv_27m 2.454 \[get_ports TD_HS\] " "set_input_delay -min -clock tv_27m 2.454 \[get_ports TD_HS\]" {  } { { "C:/Users/MORSUCCI/Documents/initData1/DE1_SoC.sdc" "" { Text "C:/Users/MORSUCCI/Documents/initData1/DE1_SoC.sdc" 59 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1489517323840 ""}  } { { "C:/Users/MORSUCCI/Documents/initData1/DE1_SoC.sdc" "" { Text "C:/Users/MORSUCCI/Documents/initData1/DE1_SoC.sdc" 59 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1489517323840 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay DE1_SoC.sdc 59 Argument -clock is not an object ID " "Ignored set_input_delay at DE1_SoC.sdc(59): Argument -clock is not an object ID" {  } { { "C:/Users/MORSUCCI/Documents/initData1/DE1_SoC.sdc" "" { Text "C:/Users/MORSUCCI/Documents/initData1/DE1_SoC.sdc" 59 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1489517323840 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE1_SoC.sdc 60 TD_VS port " "Ignored filter at DE1_SoC.sdc(60): TD_VS could not be matched with a port" {  } { { "C:/Users/MORSUCCI/Documents/initData1/DE1_SoC.sdc" "" { Text "C:/Users/MORSUCCI/Documents/initData1/DE1_SoC.sdc" 60 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1489517323840 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay DE1_SoC.sdc 60 Argument <targets> is an empty collection " "Ignored set_input_delay at DE1_SoC.sdc(60): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -max -clock tv_27m 3.656 \[get_ports TD_VS\] " "set_input_delay -max -clock tv_27m 3.656 \[get_ports TD_VS\]" {  } { { "C:/Users/MORSUCCI/Documents/initData1/DE1_SoC.sdc" "" { Text "C:/Users/MORSUCCI/Documents/initData1/DE1_SoC.sdc" 60 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1489517323840 ""}  } { { "C:/Users/MORSUCCI/Documents/initData1/DE1_SoC.sdc" "" { Text "C:/Users/MORSUCCI/Documents/initData1/DE1_SoC.sdc" 60 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1489517323840 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay DE1_SoC.sdc 60 Argument -clock is not an object ID " "Ignored set_input_delay at DE1_SoC.sdc(60): Argument -clock is not an object ID" {  } { { "C:/Users/MORSUCCI/Documents/initData1/DE1_SoC.sdc" "" { Text "C:/Users/MORSUCCI/Documents/initData1/DE1_SoC.sdc" 60 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1489517323840 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay DE1_SoC.sdc 61 Argument <targets> is an empty collection " "Ignored set_input_delay at DE1_SoC.sdc(61): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -min -clock tv_27m 2.456 \[get_ports TD_VS\] " "set_input_delay -min -clock tv_27m 2.456 \[get_ports TD_VS\]" {  } { { "C:/Users/MORSUCCI/Documents/initData1/DE1_SoC.sdc" "" { Text "C:/Users/MORSUCCI/Documents/initData1/DE1_SoC.sdc" 61 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1489517323840 ""}  } { { "C:/Users/MORSUCCI/Documents/initData1/DE1_SoC.sdc" "" { Text "C:/Users/MORSUCCI/Documents/initData1/DE1_SoC.sdc" 61 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1489517323840 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay DE1_SoC.sdc 61 Argument -clock is not an object ID " "Ignored set_input_delay at DE1_SoC.sdc(61): Argument -clock is not an object ID" {  } { { "C:/Users/MORSUCCI/Documents/initData1/DE1_SoC.sdc" "" { Text "C:/Users/MORSUCCI/Documents/initData1/DE1_SoC.sdc" 61 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1489517323840 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE1_SoC.sdc 68 Argument <targets> is an empty collection " "Ignored set_output_delay at DE1_SoC.sdc(68): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -max -clock clk_dram 1.452  \[get_ports DRAM_DQ*\] " "set_output_delay -max -clock clk_dram 1.452  \[get_ports DRAM_DQ*\]" {  } { { "C:/Users/MORSUCCI/Documents/initData1/DE1_SoC.sdc" "" { Text "C:/Users/MORSUCCI/Documents/initData1/DE1_SoC.sdc" 68 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1489517323840 ""}  } { { "C:/Users/MORSUCCI/Documents/initData1/DE1_SoC.sdc" "" { Text "C:/Users/MORSUCCI/Documents/initData1/DE1_SoC.sdc" 68 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1489517323840 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE1_SoC.sdc 68 Argument -clock is not an object ID " "Ignored set_output_delay at DE1_SoC.sdc(68): Argument -clock is not an object ID" {  } { { "C:/Users/MORSUCCI/Documents/initData1/DE1_SoC.sdc" "" { Text "C:/Users/MORSUCCI/Documents/initData1/DE1_SoC.sdc" 68 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1489517323840 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE1_SoC.sdc 69 Argument <targets> is an empty collection " "Ignored set_output_delay at DE1_SoC.sdc(69): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -min -clock clk_dram -0.857 \[get_ports DRAM_DQ*\] " "set_output_delay -min -clock clk_dram -0.857 \[get_ports DRAM_DQ*\]" {  } { { "C:/Users/MORSUCCI/Documents/initData1/DE1_SoC.sdc" "" { Text "C:/Users/MORSUCCI/Documents/initData1/DE1_SoC.sdc" 69 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1489517323840 ""}  } { { "C:/Users/MORSUCCI/Documents/initData1/DE1_SoC.sdc" "" { Text "C:/Users/MORSUCCI/Documents/initData1/DE1_SoC.sdc" 69 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1489517323840 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE1_SoC.sdc 69 Argument -clock is not an object ID " "Ignored set_output_delay at DE1_SoC.sdc(69): Argument -clock is not an object ID" {  } { { "C:/Users/MORSUCCI/Documents/initData1/DE1_SoC.sdc" "" { Text "C:/Users/MORSUCCI/Documents/initData1/DE1_SoC.sdc" 69 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1489517323840 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE1_SoC.sdc 70 DRAM_ADDR* port " "Ignored filter at DE1_SoC.sdc(70): DRAM_ADDR* could not be matched with a port" {  } { { "C:/Users/MORSUCCI/Documents/initData1/DE1_SoC.sdc" "" { Text "C:/Users/MORSUCCI/Documents/initData1/DE1_SoC.sdc" 70 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1489517323840 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE1_SoC.sdc 70 Argument <targets> is an empty collection " "Ignored set_output_delay at DE1_SoC.sdc(70): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -max -clock clk_dram 1.531 \[get_ports DRAM_ADDR*\] " "set_output_delay -max -clock clk_dram 1.531 \[get_ports DRAM_ADDR*\]" {  } { { "C:/Users/MORSUCCI/Documents/initData1/DE1_SoC.sdc" "" { Text "C:/Users/MORSUCCI/Documents/initData1/DE1_SoC.sdc" 70 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1489517323840 ""}  } { { "C:/Users/MORSUCCI/Documents/initData1/DE1_SoC.sdc" "" { Text "C:/Users/MORSUCCI/Documents/initData1/DE1_SoC.sdc" 70 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1489517323840 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE1_SoC.sdc 70 Argument -clock is not an object ID " "Ignored set_output_delay at DE1_SoC.sdc(70): Argument -clock is not an object ID" {  } { { "C:/Users/MORSUCCI/Documents/initData1/DE1_SoC.sdc" "" { Text "C:/Users/MORSUCCI/Documents/initData1/DE1_SoC.sdc" 70 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1489517323840 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE1_SoC.sdc 71 Argument <targets> is an empty collection " "Ignored set_output_delay at DE1_SoC.sdc(71): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -min -clock clk_dram -0.805 \[get_ports DRAM_ADDR*\] " "set_output_delay -min -clock clk_dram -0.805 \[get_ports DRAM_ADDR*\]" {  } { { "C:/Users/MORSUCCI/Documents/initData1/DE1_SoC.sdc" "" { Text "C:/Users/MORSUCCI/Documents/initData1/DE1_SoC.sdc" 71 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1489517323840 ""}  } { { "C:/Users/MORSUCCI/Documents/initData1/DE1_SoC.sdc" "" { Text "C:/Users/MORSUCCI/Documents/initData1/DE1_SoC.sdc" 71 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1489517323840 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE1_SoC.sdc 71 Argument -clock is not an object ID " "Ignored set_output_delay at DE1_SoC.sdc(71): Argument -clock is not an object ID" {  } { { "C:/Users/MORSUCCI/Documents/initData1/DE1_SoC.sdc" "" { Text "C:/Users/MORSUCCI/Documents/initData1/DE1_SoC.sdc" 71 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1489517323840 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE1_SoC.sdc 72 DRAM_*DQM port " "Ignored filter at DE1_SoC.sdc(72): DRAM_*DQM could not be matched with a port" {  } { { "C:/Users/MORSUCCI/Documents/initData1/DE1_SoC.sdc" "" { Text "C:/Users/MORSUCCI/Documents/initData1/DE1_SoC.sdc" 72 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1489517323840 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE1_SoC.sdc 72 Argument <targets> is an empty collection " "Ignored set_output_delay at DE1_SoC.sdc(72): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -max -clock clk_dram 1.533  \[get_ports DRAM_*DQM\] " "set_output_delay -max -clock clk_dram 1.533  \[get_ports DRAM_*DQM\]" {  } { { "C:/Users/MORSUCCI/Documents/initData1/DE1_SoC.sdc" "" { Text "C:/Users/MORSUCCI/Documents/initData1/DE1_SoC.sdc" 72 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1489517323840 ""}  } { { "C:/Users/MORSUCCI/Documents/initData1/DE1_SoC.sdc" "" { Text "C:/Users/MORSUCCI/Documents/initData1/DE1_SoC.sdc" 72 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1489517323840 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE1_SoC.sdc 72 Argument -clock is not an object ID " "Ignored set_output_delay at DE1_SoC.sdc(72): Argument -clock is not an object ID" {  } { { "C:/Users/MORSUCCI/Documents/initData1/DE1_SoC.sdc" "" { Text "C:/Users/MORSUCCI/Documents/initData1/DE1_SoC.sdc" 72 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1489517323840 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE1_SoC.sdc 73 Argument <targets> is an empty collection " "Ignored set_output_delay at DE1_SoC.sdc(73): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -min -clock clk_dram -0.805 \[get_ports DRAM_*DQM\] " "set_output_delay -min -clock clk_dram -0.805 \[get_ports DRAM_*DQM\]" {  } { { "C:/Users/MORSUCCI/Documents/initData1/DE1_SoC.sdc" "" { Text "C:/Users/MORSUCCI/Documents/initData1/DE1_SoC.sdc" 73 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1489517323840 ""}  } { { "C:/Users/MORSUCCI/Documents/initData1/DE1_SoC.sdc" "" { Text "C:/Users/MORSUCCI/Documents/initData1/DE1_SoC.sdc" 73 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1489517323840 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE1_SoC.sdc 73 Argument -clock is not an object ID " "Ignored set_output_delay at DE1_SoC.sdc(73): Argument -clock is not an object ID" {  } { { "C:/Users/MORSUCCI/Documents/initData1/DE1_SoC.sdc" "" { Text "C:/Users/MORSUCCI/Documents/initData1/DE1_SoC.sdc" 73 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1489517323840 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE1_SoC.sdc 74 DRAM_BA* port " "Ignored filter at DE1_SoC.sdc(74): DRAM_BA* could not be matched with a port" {  } { { "C:/Users/MORSUCCI/Documents/initData1/DE1_SoC.sdc" "" { Text "C:/Users/MORSUCCI/Documents/initData1/DE1_SoC.sdc" 74 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1489517323840 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE1_SoC.sdc 74 Argument <targets> is an empty collection " "Ignored set_output_delay at DE1_SoC.sdc(74): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -max -clock clk_dram 1.510  \[get_ports DRAM_BA*\] " "set_output_delay -max -clock clk_dram 1.510  \[get_ports DRAM_BA*\]" {  } { { "C:/Users/MORSUCCI/Documents/initData1/DE1_SoC.sdc" "" { Text "C:/Users/MORSUCCI/Documents/initData1/DE1_SoC.sdc" 74 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1489517323840 ""}  } { { "C:/Users/MORSUCCI/Documents/initData1/DE1_SoC.sdc" "" { Text "C:/Users/MORSUCCI/Documents/initData1/DE1_SoC.sdc" 74 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1489517323840 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE1_SoC.sdc 74 Argument -clock is not an object ID " "Ignored set_output_delay at DE1_SoC.sdc(74): Argument -clock is not an object ID" {  } { { "C:/Users/MORSUCCI/Documents/initData1/DE1_SoC.sdc" "" { Text "C:/Users/MORSUCCI/Documents/initData1/DE1_SoC.sdc" 74 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1489517323840 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE1_SoC.sdc 75 Argument <targets> is an empty collection " "Ignored set_output_delay at DE1_SoC.sdc(75): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -min -clock clk_dram -0.800 \[get_ports DRAM_BA*\] " "set_output_delay -min -clock clk_dram -0.800 \[get_ports DRAM_BA*\]" {  } { { "C:/Users/MORSUCCI/Documents/initData1/DE1_SoC.sdc" "" { Text "C:/Users/MORSUCCI/Documents/initData1/DE1_SoC.sdc" 75 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1489517323840 ""}  } { { "C:/Users/MORSUCCI/Documents/initData1/DE1_SoC.sdc" "" { Text "C:/Users/MORSUCCI/Documents/initData1/DE1_SoC.sdc" 75 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1489517323840 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE1_SoC.sdc 75 Argument -clock is not an object ID " "Ignored set_output_delay at DE1_SoC.sdc(75): Argument -clock is not an object ID" {  } { { "C:/Users/MORSUCCI/Documents/initData1/DE1_SoC.sdc" "" { Text "C:/Users/MORSUCCI/Documents/initData1/DE1_SoC.sdc" 75 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1489517323840 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE1_SoC.sdc 76 DRAM_RAS_N port " "Ignored filter at DE1_SoC.sdc(76): DRAM_RAS_N could not be matched with a port" {  } { { "C:/Users/MORSUCCI/Documents/initData1/DE1_SoC.sdc" "" { Text "C:/Users/MORSUCCI/Documents/initData1/DE1_SoC.sdc" 76 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1489517323840 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE1_SoC.sdc 76 Argument <targets> is an empty collection " "Ignored set_output_delay at DE1_SoC.sdc(76): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -max -clock clk_dram 1.520  \[get_ports DRAM_RAS_N\] " "set_output_delay -max -clock clk_dram 1.520  \[get_ports DRAM_RAS_N\]" {  } { { "C:/Users/MORSUCCI/Documents/initData1/DE1_SoC.sdc" "" { Text "C:/Users/MORSUCCI/Documents/initData1/DE1_SoC.sdc" 76 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1489517323840 ""}  } { { "C:/Users/MORSUCCI/Documents/initData1/DE1_SoC.sdc" "" { Text "C:/Users/MORSUCCI/Documents/initData1/DE1_SoC.sdc" 76 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1489517323840 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE1_SoC.sdc 76 Argument -clock is not an object ID " "Ignored set_output_delay at DE1_SoC.sdc(76): Argument -clock is not an object ID" {  } { { "C:/Users/MORSUCCI/Documents/initData1/DE1_SoC.sdc" "" { Text "C:/Users/MORSUCCI/Documents/initData1/DE1_SoC.sdc" 76 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1489517323840 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE1_SoC.sdc 77 Argument <targets> is an empty collection " "Ignored set_output_delay at DE1_SoC.sdc(77): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -min -clock clk_dram -0.780 \[get_ports DRAM_RAS_N\] " "set_output_delay -min -clock clk_dram -0.780 \[get_ports DRAM_RAS_N\]" {  } { { "C:/Users/MORSUCCI/Documents/initData1/DE1_SoC.sdc" "" { Text "C:/Users/MORSUCCI/Documents/initData1/DE1_SoC.sdc" 77 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1489517323840 ""}  } { { "C:/Users/MORSUCCI/Documents/initData1/DE1_SoC.sdc" "" { Text "C:/Users/MORSUCCI/Documents/initData1/DE1_SoC.sdc" 77 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1489517323840 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE1_SoC.sdc 77 Argument -clock is not an object ID " "Ignored set_output_delay at DE1_SoC.sdc(77): Argument -clock is not an object ID" {  } { { "C:/Users/MORSUCCI/Documents/initData1/DE1_SoC.sdc" "" { Text "C:/Users/MORSUCCI/Documents/initData1/DE1_SoC.sdc" 77 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1489517323849 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE1_SoC.sdc 78 DRAM_CAS_N port " "Ignored filter at DE1_SoC.sdc(78): DRAM_CAS_N could not be matched with a port" {  } { { "C:/Users/MORSUCCI/Documents/initData1/DE1_SoC.sdc" "" { Text "C:/Users/MORSUCCI/Documents/initData1/DE1_SoC.sdc" 78 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1489517323849 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE1_SoC.sdc 78 Argument <targets> is an empty collection " "Ignored set_output_delay at DE1_SoC.sdc(78): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -max -clock clk_dram 1.5000  \[get_ports DRAM_CAS_N\] " "set_output_delay -max -clock clk_dram 1.5000  \[get_ports DRAM_CAS_N\]" {  } { { "C:/Users/MORSUCCI/Documents/initData1/DE1_SoC.sdc" "" { Text "C:/Users/MORSUCCI/Documents/initData1/DE1_SoC.sdc" 78 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1489517323849 ""}  } { { "C:/Users/MORSUCCI/Documents/initData1/DE1_SoC.sdc" "" { Text "C:/Users/MORSUCCI/Documents/initData1/DE1_SoC.sdc" 78 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1489517323849 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE1_SoC.sdc 78 Argument -clock is not an object ID " "Ignored set_output_delay at DE1_SoC.sdc(78): Argument -clock is not an object ID" {  } { { "C:/Users/MORSUCCI/Documents/initData1/DE1_SoC.sdc" "" { Text "C:/Users/MORSUCCI/Documents/initData1/DE1_SoC.sdc" 78 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1489517323849 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE1_SoC.sdc 79 Argument <targets> is an empty collection " "Ignored set_output_delay at DE1_SoC.sdc(79): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -min -clock clk_dram -0.800 \[get_ports DRAM_CAS_N\] " "set_output_delay -min -clock clk_dram -0.800 \[get_ports DRAM_CAS_N\]" {  } { { "C:/Users/MORSUCCI/Documents/initData1/DE1_SoC.sdc" "" { Text "C:/Users/MORSUCCI/Documents/initData1/DE1_SoC.sdc" 79 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1489517323849 ""}  } { { "C:/Users/MORSUCCI/Documents/initData1/DE1_SoC.sdc" "" { Text "C:/Users/MORSUCCI/Documents/initData1/DE1_SoC.sdc" 79 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1489517323849 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE1_SoC.sdc 79 Argument -clock is not an object ID " "Ignored set_output_delay at DE1_SoC.sdc(79): Argument -clock is not an object ID" {  } { { "C:/Users/MORSUCCI/Documents/initData1/DE1_SoC.sdc" "" { Text "C:/Users/MORSUCCI/Documents/initData1/DE1_SoC.sdc" 79 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1489517323849 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE1_SoC.sdc 80 DRAM_WE_N port " "Ignored filter at DE1_SoC.sdc(80): DRAM_WE_N could not be matched with a port" {  } { { "C:/Users/MORSUCCI/Documents/initData1/DE1_SoC.sdc" "" { Text "C:/Users/MORSUCCI/Documents/initData1/DE1_SoC.sdc" 80 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1489517323849 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE1_SoC.sdc 80 Argument <targets> is an empty collection " "Ignored set_output_delay at DE1_SoC.sdc(80): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -max -clock clk_dram 1.545 \[get_ports DRAM_WE_N\] " "set_output_delay -max -clock clk_dram 1.545 \[get_ports DRAM_WE_N\]" {  } { { "C:/Users/MORSUCCI/Documents/initData1/DE1_SoC.sdc" "" { Text "C:/Users/MORSUCCI/Documents/initData1/DE1_SoC.sdc" 80 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1489517323849 ""}  } { { "C:/Users/MORSUCCI/Documents/initData1/DE1_SoC.sdc" "" { Text "C:/Users/MORSUCCI/Documents/initData1/DE1_SoC.sdc" 80 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1489517323849 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE1_SoC.sdc 80 Argument -clock is not an object ID " "Ignored set_output_delay at DE1_SoC.sdc(80): Argument -clock is not an object ID" {  } { { "C:/Users/MORSUCCI/Documents/initData1/DE1_SoC.sdc" "" { Text "C:/Users/MORSUCCI/Documents/initData1/DE1_SoC.sdc" 80 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1489517323849 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE1_SoC.sdc 81 Argument <targets> is an empty collection " "Ignored set_output_delay at DE1_SoC.sdc(81): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -min -clock clk_dram -0.755 \[get_ports DRAM_WE_N\] " "set_output_delay -min -clock clk_dram -0.755 \[get_ports DRAM_WE_N\]" {  } { { "C:/Users/MORSUCCI/Documents/initData1/DE1_SoC.sdc" "" { Text "C:/Users/MORSUCCI/Documents/initData1/DE1_SoC.sdc" 81 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1489517323849 ""}  } { { "C:/Users/MORSUCCI/Documents/initData1/DE1_SoC.sdc" "" { Text "C:/Users/MORSUCCI/Documents/initData1/DE1_SoC.sdc" 81 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1489517323849 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE1_SoC.sdc 81 Argument -clock is not an object ID " "Ignored set_output_delay at DE1_SoC.sdc(81): Argument -clock is not an object ID" {  } { { "C:/Users/MORSUCCI/Documents/initData1/DE1_SoC.sdc" "" { Text "C:/Users/MORSUCCI/Documents/initData1/DE1_SoC.sdc" 81 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1489517323849 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE1_SoC.sdc 82 DRAM_CKE port " "Ignored filter at DE1_SoC.sdc(82): DRAM_CKE could not be matched with a port" {  } { { "C:/Users/MORSUCCI/Documents/initData1/DE1_SoC.sdc" "" { Text "C:/Users/MORSUCCI/Documents/initData1/DE1_SoC.sdc" 82 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1489517323849 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE1_SoC.sdc 82 Argument <targets> is an empty collection " "Ignored set_output_delay at DE1_SoC.sdc(82): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -max -clock clk_dram 1.496  \[get_ports DRAM_CKE\] " "set_output_delay -max -clock clk_dram 1.496  \[get_ports DRAM_CKE\]" {  } { { "C:/Users/MORSUCCI/Documents/initData1/DE1_SoC.sdc" "" { Text "C:/Users/MORSUCCI/Documents/initData1/DE1_SoC.sdc" 82 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1489517323849 ""}  } { { "C:/Users/MORSUCCI/Documents/initData1/DE1_SoC.sdc" "" { Text "C:/Users/MORSUCCI/Documents/initData1/DE1_SoC.sdc" 82 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1489517323849 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE1_SoC.sdc 82 Argument -clock is not an object ID " "Ignored set_output_delay at DE1_SoC.sdc(82): Argument -clock is not an object ID" {  } { { "C:/Users/MORSUCCI/Documents/initData1/DE1_SoC.sdc" "" { Text "C:/Users/MORSUCCI/Documents/initData1/DE1_SoC.sdc" 82 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1489517323849 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE1_SoC.sdc 83 Argument <targets> is an empty collection " "Ignored set_output_delay at DE1_SoC.sdc(83): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -min -clock clk_dram -0.804 \[get_ports DRAM_CKE\] " "set_output_delay -min -clock clk_dram -0.804 \[get_ports DRAM_CKE\]" {  } { { "C:/Users/MORSUCCI/Documents/initData1/DE1_SoC.sdc" "" { Text "C:/Users/MORSUCCI/Documents/initData1/DE1_SoC.sdc" 83 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1489517323849 ""}  } { { "C:/Users/MORSUCCI/Documents/initData1/DE1_SoC.sdc" "" { Text "C:/Users/MORSUCCI/Documents/initData1/DE1_SoC.sdc" 83 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1489517323849 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE1_SoC.sdc 83 Argument -clock is not an object ID " "Ignored set_output_delay at DE1_SoC.sdc(83): Argument -clock is not an object ID" {  } { { "C:/Users/MORSUCCI/Documents/initData1/DE1_SoC.sdc" "" { Text "C:/Users/MORSUCCI/Documents/initData1/DE1_SoC.sdc" 83 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1489517323849 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE1_SoC.sdc 84 DRAM_CS_N port " "Ignored filter at DE1_SoC.sdc(84): DRAM_CS_N could not be matched with a port" {  } { { "C:/Users/MORSUCCI/Documents/initData1/DE1_SoC.sdc" "" { Text "C:/Users/MORSUCCI/Documents/initData1/DE1_SoC.sdc" 84 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1489517323849 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE1_SoC.sdc 84 Argument <targets> is an empty collection " "Ignored set_output_delay at DE1_SoC.sdc(84): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -max -clock clk_dram 1.508  \[get_ports DRAM_CS_N\] " "set_output_delay -max -clock clk_dram 1.508  \[get_ports DRAM_CS_N\]" {  } { { "C:/Users/MORSUCCI/Documents/initData1/DE1_SoC.sdc" "" { Text "C:/Users/MORSUCCI/Documents/initData1/DE1_SoC.sdc" 84 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1489517323849 ""}  } { { "C:/Users/MORSUCCI/Documents/initData1/DE1_SoC.sdc" "" { Text "C:/Users/MORSUCCI/Documents/initData1/DE1_SoC.sdc" 84 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1489517323849 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE1_SoC.sdc 84 Argument -clock is not an object ID " "Ignored set_output_delay at DE1_SoC.sdc(84): Argument -clock is not an object ID" {  } { { "C:/Users/MORSUCCI/Documents/initData1/DE1_SoC.sdc" "" { Text "C:/Users/MORSUCCI/Documents/initData1/DE1_SoC.sdc" 84 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1489517323849 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE1_SoC.sdc 85 Argument <targets> is an empty collection " "Ignored set_output_delay at DE1_SoC.sdc(85): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -min -clock clk_dram -0.792 \[get_ports DRAM_CS_N\] " "set_output_delay -min -clock clk_dram -0.792 \[get_ports DRAM_CS_N\]" {  } { { "C:/Users/MORSUCCI/Documents/initData1/DE1_SoC.sdc" "" { Text "C:/Users/MORSUCCI/Documents/initData1/DE1_SoC.sdc" 85 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1489517323849 ""}  } { { "C:/Users/MORSUCCI/Documents/initData1/DE1_SoC.sdc" "" { Text "C:/Users/MORSUCCI/Documents/initData1/DE1_SoC.sdc" 85 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1489517323849 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE1_SoC.sdc 85 Argument -clock is not an object ID " "Ignored set_output_delay at DE1_SoC.sdc(85): Argument -clock is not an object ID" {  } { { "C:/Users/MORSUCCI/Documents/initData1/DE1_SoC.sdc" "" { Text "C:/Users/MORSUCCI/Documents/initData1/DE1_SoC.sdc" 85 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1489517323849 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE1_SoC.sdc 87 VGA_R* port " "Ignored filter at DE1_SoC.sdc(87): VGA_R* could not be matched with a port" {  } { { "C:/Users/MORSUCCI/Documents/initData1/DE1_SoC.sdc" "" { Text "C:/Users/MORSUCCI/Documents/initData1/DE1_SoC.sdc" 87 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1489517323849 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE1_SoC.sdc 87 clk_vga clock " "Ignored filter at DE1_SoC.sdc(87): clk_vga could not be matched with a clock" {  } { { "C:/Users/MORSUCCI/Documents/initData1/DE1_SoC.sdc" "" { Text "C:/Users/MORSUCCI/Documents/initData1/DE1_SoC.sdc" 87 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1489517323849 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE1_SoC.sdc 87 Argument <targets> is an empty collection " "Ignored set_output_delay at DE1_SoC.sdc(87): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -max -clock clk_vga 0.220 \[get_ports VGA_R*\] " "set_output_delay -max -clock clk_vga 0.220 \[get_ports VGA_R*\]" {  } { { "C:/Users/MORSUCCI/Documents/initData1/DE1_SoC.sdc" "" { Text "C:/Users/MORSUCCI/Documents/initData1/DE1_SoC.sdc" 87 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1489517323849 ""}  } { { "C:/Users/MORSUCCI/Documents/initData1/DE1_SoC.sdc" "" { Text "C:/Users/MORSUCCI/Documents/initData1/DE1_SoC.sdc" 87 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1489517323849 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE1_SoC.sdc 87 Argument -clock is not an object ID " "Ignored set_output_delay at DE1_SoC.sdc(87): Argument -clock is not an object ID" {  } { { "C:/Users/MORSUCCI/Documents/initData1/DE1_SoC.sdc" "" { Text "C:/Users/MORSUCCI/Documents/initData1/DE1_SoC.sdc" 87 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1489517323849 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE1_SoC.sdc 88 Argument <targets> is an empty collection " "Ignored set_output_delay at DE1_SoC.sdc(88): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -min -clock clk_vga -1.506 \[get_ports VGA_R*\] " "set_output_delay -min -clock clk_vga -1.506 \[get_ports VGA_R*\]" {  } { { "C:/Users/MORSUCCI/Documents/initData1/DE1_SoC.sdc" "" { Text "C:/Users/MORSUCCI/Documents/initData1/DE1_SoC.sdc" 88 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1489517323849 ""}  } { { "C:/Users/MORSUCCI/Documents/initData1/DE1_SoC.sdc" "" { Text "C:/Users/MORSUCCI/Documents/initData1/DE1_SoC.sdc" 88 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1489517323849 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE1_SoC.sdc 88 Argument -clock is not an object ID " "Ignored set_output_delay at DE1_SoC.sdc(88): Argument -clock is not an object ID" {  } { { "C:/Users/MORSUCCI/Documents/initData1/DE1_SoC.sdc" "" { Text "C:/Users/MORSUCCI/Documents/initData1/DE1_SoC.sdc" 88 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1489517323849 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE1_SoC.sdc 89 VGA_G* port " "Ignored filter at DE1_SoC.sdc(89): VGA_G* could not be matched with a port" {  } { { "C:/Users/MORSUCCI/Documents/initData1/DE1_SoC.sdc" "" { Text "C:/Users/MORSUCCI/Documents/initData1/DE1_SoC.sdc" 89 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1489517323849 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE1_SoC.sdc 89 Argument <targets> is an empty collection " "Ignored set_output_delay at DE1_SoC.sdc(89): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -max -clock clk_vga 0.212 \[get_ports VGA_G*\] " "set_output_delay -max -clock clk_vga 0.212 \[get_ports VGA_G*\]" {  } { { "C:/Users/MORSUCCI/Documents/initData1/DE1_SoC.sdc" "" { Text "C:/Users/MORSUCCI/Documents/initData1/DE1_SoC.sdc" 89 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1489517323849 ""}  } { { "C:/Users/MORSUCCI/Documents/initData1/DE1_SoC.sdc" "" { Text "C:/Users/MORSUCCI/Documents/initData1/DE1_SoC.sdc" 89 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1489517323849 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE1_SoC.sdc 89 Argument -clock is not an object ID " "Ignored set_output_delay at DE1_SoC.sdc(89): Argument -clock is not an object ID" {  } { { "C:/Users/MORSUCCI/Documents/initData1/DE1_SoC.sdc" "" { Text "C:/Users/MORSUCCI/Documents/initData1/DE1_SoC.sdc" 89 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1489517323849 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE1_SoC.sdc 90 Argument <targets> is an empty collection " "Ignored set_output_delay at DE1_SoC.sdc(90): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -min -clock clk_vga -1.519 \[get_ports VGA_G*\] " "set_output_delay -min -clock clk_vga -1.519 \[get_ports VGA_G*\]" {  } { { "C:/Users/MORSUCCI/Documents/initData1/DE1_SoC.sdc" "" { Text "C:/Users/MORSUCCI/Documents/initData1/DE1_SoC.sdc" 90 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1489517323849 ""}  } { { "C:/Users/MORSUCCI/Documents/initData1/DE1_SoC.sdc" "" { Text "C:/Users/MORSUCCI/Documents/initData1/DE1_SoC.sdc" 90 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1489517323849 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE1_SoC.sdc 90 Argument -clock is not an object ID " "Ignored set_output_delay at DE1_SoC.sdc(90): Argument -clock is not an object ID" {  } { { "C:/Users/MORSUCCI/Documents/initData1/DE1_SoC.sdc" "" { Text "C:/Users/MORSUCCI/Documents/initData1/DE1_SoC.sdc" 90 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1489517323849 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE1_SoC.sdc 91 VGA_B* port " "Ignored filter at DE1_SoC.sdc(91): VGA_B* could not be matched with a port" {  } { { "C:/Users/MORSUCCI/Documents/initData1/DE1_SoC.sdc" "" { Text "C:/Users/MORSUCCI/Documents/initData1/DE1_SoC.sdc" 91 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1489517323849 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE1_SoC.sdc 91 Argument <targets> is an empty collection " "Ignored set_output_delay at DE1_SoC.sdc(91): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -max -clock clk_vga 0.264 \[get_ports VGA_B*\] " "set_output_delay -max -clock clk_vga 0.264 \[get_ports VGA_B*\]" {  } { { "C:/Users/MORSUCCI/Documents/initData1/DE1_SoC.sdc" "" { Text "C:/Users/MORSUCCI/Documents/initData1/DE1_SoC.sdc" 91 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1489517323849 ""}  } { { "C:/Users/MORSUCCI/Documents/initData1/DE1_SoC.sdc" "" { Text "C:/Users/MORSUCCI/Documents/initData1/DE1_SoC.sdc" 91 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1489517323849 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE1_SoC.sdc 91 Argument -clock is not an object ID " "Ignored set_output_delay at DE1_SoC.sdc(91): Argument -clock is not an object ID" {  } { { "C:/Users/MORSUCCI/Documents/initData1/DE1_SoC.sdc" "" { Text "C:/Users/MORSUCCI/Documents/initData1/DE1_SoC.sdc" 91 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1489517323849 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE1_SoC.sdc 92 Argument <targets> is an empty collection " "Ignored set_output_delay at DE1_SoC.sdc(92): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -min -clock clk_vga -1.519 \[get_ports VGA_B*\] " "set_output_delay -min -clock clk_vga -1.519 \[get_ports VGA_B*\]" {  } { { "C:/Users/MORSUCCI/Documents/initData1/DE1_SoC.sdc" "" { Text "C:/Users/MORSUCCI/Documents/initData1/DE1_SoC.sdc" 92 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1489517323849 ""}  } { { "C:/Users/MORSUCCI/Documents/initData1/DE1_SoC.sdc" "" { Text "C:/Users/MORSUCCI/Documents/initData1/DE1_SoC.sdc" 92 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1489517323849 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE1_SoC.sdc 92 Argument -clock is not an object ID " "Ignored set_output_delay at DE1_SoC.sdc(92): Argument -clock is not an object ID" {  } { { "C:/Users/MORSUCCI/Documents/initData1/DE1_SoC.sdc" "" { Text "C:/Users/MORSUCCI/Documents/initData1/DE1_SoC.sdc" 92 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1489517323849 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE1_SoC.sdc 93 VGA_BLANK port " "Ignored filter at DE1_SoC.sdc(93): VGA_BLANK could not be matched with a port" {  } { { "C:/Users/MORSUCCI/Documents/initData1/DE1_SoC.sdc" "" { Text "C:/Users/MORSUCCI/Documents/initData1/DE1_SoC.sdc" 93 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1489517323849 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE1_SoC.sdc 93 Argument <targets> is an empty collection " "Ignored set_output_delay at DE1_SoC.sdc(93): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -max -clock clk_vga 0.215 \[get_ports VGA_BLANK\] " "set_output_delay -max -clock clk_vga 0.215 \[get_ports VGA_BLANK\]" {  } { { "C:/Users/MORSUCCI/Documents/initData1/DE1_SoC.sdc" "" { Text "C:/Users/MORSUCCI/Documents/initData1/DE1_SoC.sdc" 93 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1489517323849 ""}  } { { "C:/Users/MORSUCCI/Documents/initData1/DE1_SoC.sdc" "" { Text "C:/Users/MORSUCCI/Documents/initData1/DE1_SoC.sdc" 93 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1489517323849 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE1_SoC.sdc 93 Argument -clock is not an object ID " "Ignored set_output_delay at DE1_SoC.sdc(93): Argument -clock is not an object ID" {  } { { "C:/Users/MORSUCCI/Documents/initData1/DE1_SoC.sdc" "" { Text "C:/Users/MORSUCCI/Documents/initData1/DE1_SoC.sdc" 93 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1489517323849 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE1_SoC.sdc 94 Argument <targets> is an empty collection " "Ignored set_output_delay at DE1_SoC.sdc(94): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -min -clock clk_vga -1.485 \[get_ports VGA_BLANK\] " "set_output_delay -min -clock clk_vga -1.485 \[get_ports VGA_BLANK\]" {  } { { "C:/Users/MORSUCCI/Documents/initData1/DE1_SoC.sdc" "" { Text "C:/Users/MORSUCCI/Documents/initData1/DE1_SoC.sdc" 94 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1489517323849 ""}  } { { "C:/Users/MORSUCCI/Documents/initData1/DE1_SoC.sdc" "" { Text "C:/Users/MORSUCCI/Documents/initData1/DE1_SoC.sdc" 94 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1489517323849 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE1_SoC.sdc 94 Argument -clock is not an object ID " "Ignored set_output_delay at DE1_SoC.sdc(94): Argument -clock is not an object ID" {  } { { "C:/Users/MORSUCCI/Documents/initData1/DE1_SoC.sdc" "" { Text "C:/Users/MORSUCCI/Documents/initData1/DE1_SoC.sdc" 94 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1489517323849 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "FivePhaseClock:FPC\|ps\[0\] " "Node: FivePhaseClock:FPC\|ps\[0\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register PilelinedCPU:CPU\|SRAM:Cache\|MDR\[16\] FivePhaseClock:FPC\|ps\[0\] " "Register PilelinedCPU:CPU\|SRAM:Cache\|MDR\[16\] is being clocked by FivePhaseClock:FPC\|ps\[0\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Quartus II" 0 -1 1489517323949 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1489517323949 "|DE1TopLevel|FivePhaseClock:FPC|ps[0]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "Count\[22\] " "Node: Count\[22\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register FivePhaseClock:FPC\|ps\[1\] Count\[22\] " "Register FivePhaseClock:FPC\|ps\[1\] is being clocked by Count\[22\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Quartus II" 0 -1 1489517323949 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1489517323949 "|DE1TopLevel|Count[22]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "PilelinedCPU:CPU\|ExCntrl\[10\] " "Node: PilelinedCPU:CPU\|ExCntrl\[10\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch PilelinedCPU:CPU\|alu:ALU\|busOut\[5\] PilelinedCPU:CPU\|ExCntrl\[10\] " "Latch PilelinedCPU:CPU\|alu:ALU\|busOut\[5\] is being clocked by PilelinedCPU:CPU\|ExCntrl\[10\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Quartus II" 0 -1 1489517323949 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1489517323949 "|DE1TopLevel|PilelinedCPU:CPU|ExCntrl[10]"}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1489517324200 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1489517324229 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 2 clocks " "Found 2 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1489517324229 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1489517324229 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  33.333 altera_reserved_tck " "  33.333 altera_reserved_tck" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1489517324229 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000     CLOCK_50 " "  20.000     CLOCK_50" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1489517324229 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1489517324229 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1489517324640 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 176246 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1489517324680 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 176247 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1489517324700 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1489517324730 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1489517324730 ""}
{ "Warning" "WCUT_CUT_UNATTACHED_ASGN" "" "Ignored locations or region assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ADC_CS_N " "Node \"ADC_CS_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ADC_CS_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1489517326280 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ADC_DIN " "Node \"ADC_DIN\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ADC_DIN" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1489517326280 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ADC_DOUT " "Node \"ADC_DOUT\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ADC_DOUT" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1489517326280 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ADC_SCLK " "Node \"ADC_SCLK\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ADC_SCLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1489517326280 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "AUD_ADCDAT " "Node \"AUD_ADCDAT\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AUD_ADCDAT" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1489517326280 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "AUD_ADCLRCK " "Node \"AUD_ADCLRCK\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AUD_ADCLRCK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1489517326280 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "AUD_BCLK " "Node \"AUD_BCLK\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AUD_BCLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1489517326280 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "AUD_DACDAT " "Node \"AUD_DACDAT\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AUD_DACDAT" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1489517326280 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "AUD_DACLRCK " "Node \"AUD_DACLRCK\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AUD_DACLRCK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1489517326280 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "AUD_XCK " "Node \"AUD_XCK\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AUD_XCK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1489517326280 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "CLOCK2_50 " "Node \"CLOCK2_50\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CLOCK2_50" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1489517326280 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "CLOCK3_50 " "Node \"CLOCK3_50\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CLOCK3_50" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1489517326280 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "CLOCK4_50 " "Node \"CLOCK4_50\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CLOCK4_50" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1489517326280 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[0\] " "Node \"DRAM_ADDR\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1489517326280 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[10\] " "Node \"DRAM_ADDR\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1489517326280 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[11\] " "Node \"DRAM_ADDR\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1489517326280 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[12\] " "Node \"DRAM_ADDR\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1489517326280 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[1\] " "Node \"DRAM_ADDR\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1489517326280 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[2\] " "Node \"DRAM_ADDR\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1489517326280 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[3\] " "Node \"DRAM_ADDR\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1489517326280 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[4\] " "Node \"DRAM_ADDR\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1489517326280 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[5\] " "Node \"DRAM_ADDR\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1489517326280 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[6\] " "Node \"DRAM_ADDR\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1489517326280 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[7\] " "Node \"DRAM_ADDR\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1489517326280 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[8\] " "Node \"DRAM_ADDR\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1489517326280 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[9\] " "Node \"DRAM_ADDR\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1489517326280 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_BA\[0\] " "Node \"DRAM_BA\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_BA\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1489517326280 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_BA\[1\] " "Node \"DRAM_BA\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_BA\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1489517326280 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_CAS_N " "Node \"DRAM_CAS_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_CAS_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1489517326280 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_CKE " "Node \"DRAM_CKE\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_CKE" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1489517326280 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_CLK " "Node \"DRAM_CLK\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_CLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1489517326280 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_CS_N " "Node \"DRAM_CS_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_CS_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1489517326280 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[0\] " "Node \"DRAM_DQ\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1489517326280 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[10\] " "Node \"DRAM_DQ\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1489517326280 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[11\] " "Node \"DRAM_DQ\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1489517326280 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[12\] " "Node \"DRAM_DQ\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1489517326280 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[13\] " "Node \"DRAM_DQ\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1489517326280 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[14\] " "Node \"DRAM_DQ\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1489517326280 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[15\] " "Node \"DRAM_DQ\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1489517326280 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[1\] " "Node \"DRAM_DQ\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1489517326280 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[2\] " "Node \"DRAM_DQ\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1489517326280 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[3\] " "Node \"DRAM_DQ\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1489517326280 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[4\] " "Node \"DRAM_DQ\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1489517326280 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[5\] " "Node \"DRAM_DQ\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1489517326280 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[6\] " "Node \"DRAM_DQ\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1489517326280 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[7\] " "Node \"DRAM_DQ\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1489517326280 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[8\] " "Node \"DRAM_DQ\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1489517326280 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[9\] " "Node \"DRAM_DQ\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1489517326280 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_LDQM " "Node \"DRAM_LDQM\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_LDQM" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1489517326280 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_RAS_N " "Node \"DRAM_RAS_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_RAS_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1489517326280 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_UDQM " "Node \"DRAM_UDQM\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_UDQM" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1489517326280 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_WE_N " "Node \"DRAM_WE_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_WE_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1489517326280 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FAN_CTRL " "Node \"FAN_CTRL\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FAN_CTRL" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1489517326280 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FPGA_I2C_SCLK " "Node \"FPGA_I2C_SCLK\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FPGA_I2C_SCLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1489517326280 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FPGA_I2C_SDAT " "Node \"FPGA_I2C_SDAT\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FPGA_I2C_SDAT" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1489517326280 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[0\] " "Node \"GPIO_0\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1489517326280 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[10\] " "Node \"GPIO_0\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1489517326280 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[11\] " "Node \"GPIO_0\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1489517326280 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[12\] " "Node \"GPIO_0\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1489517326280 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[13\] " "Node \"GPIO_0\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1489517326280 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[14\] " "Node \"GPIO_0\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1489517326280 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[15\] " "Node \"GPIO_0\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1489517326280 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[16\] " "Node \"GPIO_0\[16\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[16\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1489517326280 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[17\] " "Node \"GPIO_0\[17\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[17\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1489517326280 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[18\] " "Node \"GPIO_0\[18\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[18\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1489517326280 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[19\] " "Node \"GPIO_0\[19\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[19\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1489517326280 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[1\] " "Node \"GPIO_0\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1489517326280 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[20\] " "Node \"GPIO_0\[20\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[20\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1489517326280 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[21\] " "Node \"GPIO_0\[21\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[21\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1489517326280 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[22\] " "Node \"GPIO_0\[22\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[22\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1489517326280 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[23\] " "Node \"GPIO_0\[23\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[23\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1489517326280 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[24\] " "Node \"GPIO_0\[24\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[24\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1489517326280 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[25\] " "Node \"GPIO_0\[25\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[25\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1489517326280 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[26\] " "Node \"GPIO_0\[26\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[26\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1489517326280 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[27\] " "Node \"GPIO_0\[27\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[27\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1489517326280 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[28\] " "Node \"GPIO_0\[28\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[28\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1489517326280 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[29\] " "Node \"GPIO_0\[29\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[29\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1489517326280 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[2\] " "Node \"GPIO_0\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1489517326280 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[30\] " "Node \"GPIO_0\[30\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[30\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1489517326280 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[31\] " "Node \"GPIO_0\[31\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[31\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1489517326280 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[32\] " "Node \"GPIO_0\[32\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[32\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1489517326280 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[33\] " "Node \"GPIO_0\[33\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[33\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1489517326280 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[34\] " "Node \"GPIO_0\[34\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[34\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1489517326280 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[35\] " "Node \"GPIO_0\[35\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[35\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1489517326280 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[3\] " "Node \"GPIO_0\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1489517326280 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[4\] " "Node \"GPIO_0\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1489517326280 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[5\] " "Node \"GPIO_0\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1489517326280 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[6\] " "Node \"GPIO_0\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1489517326280 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[7\] " "Node \"GPIO_0\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1489517326280 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[8\] " "Node \"GPIO_0\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1489517326280 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[9\] " "Node \"GPIO_0\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1489517326280 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[0\] " "Node \"GPIO_1\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1489517326280 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[10\] " "Node \"GPIO_1\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1489517326280 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[11\] " "Node \"GPIO_1\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1489517326280 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[12\] " "Node \"GPIO_1\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1489517326280 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[13\] " "Node \"GPIO_1\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1489517326280 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[14\] " "Node \"GPIO_1\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1489517326280 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[15\] " "Node \"GPIO_1\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1489517326280 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[16\] " "Node \"GPIO_1\[16\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[16\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1489517326280 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[17\] " "Node \"GPIO_1\[17\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[17\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1489517326280 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[18\] " "Node \"GPIO_1\[18\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[18\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1489517326280 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[19\] " "Node \"GPIO_1\[19\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[19\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1489517326280 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[1\] " "Node \"GPIO_1\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1489517326280 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[20\] " "Node \"GPIO_1\[20\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[20\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1489517326280 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[21\] " "Node \"GPIO_1\[21\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[21\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1489517326280 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[22\] " "Node \"GPIO_1\[22\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[22\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1489517326280 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[23\] " "Node \"GPIO_1\[23\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[23\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1489517326280 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[24\] " "Node \"GPIO_1\[24\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[24\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1489517326280 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[25\] " "Node \"GPIO_1\[25\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[25\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1489517326280 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[26\] " "Node \"GPIO_1\[26\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[26\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1489517326280 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[27\] " "Node \"GPIO_1\[27\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[27\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1489517326280 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[28\] " "Node \"GPIO_1\[28\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[28\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1489517326280 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[29\] " "Node \"GPIO_1\[29\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[29\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1489517326280 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[2\] " "Node \"GPIO_1\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1489517326280 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[30\] " "Node \"GPIO_1\[30\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[30\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1489517326280 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[31\] " "Node \"GPIO_1\[31\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[31\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1489517326280 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[32\] " "Node \"GPIO_1\[32\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[32\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1489517326280 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[33\] " "Node \"GPIO_1\[33\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[33\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1489517326280 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[34\] " "Node \"GPIO_1\[34\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[34\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1489517326280 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[35\] " "Node \"GPIO_1\[35\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[35\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1489517326280 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[3\] " "Node \"GPIO_1\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1489517326280 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[4\] " "Node \"GPIO_1\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1489517326280 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[5\] " "Node \"GPIO_1\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1489517326280 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[6\] " "Node \"GPIO_1\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1489517326280 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[7\] " "Node \"GPIO_1\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1489517326280 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[8\] " "Node \"GPIO_1\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1489517326280 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[9\] " "Node \"GPIO_1\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1489517326280 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "IRDA_RXD " "Node \"IRDA_RXD\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "IRDA_RXD" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1489517326280 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "IRDA_TXD " "Node \"IRDA_TXD\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "IRDA_TXD" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1489517326280 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "PS2_CLK " "Node \"PS2_CLK\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PS2_CLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1489517326280 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "PS2_CLK2 " "Node \"PS2_CLK2\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PS2_CLK2" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1489517326280 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "PS2_DAT " "Node \"PS2_DAT\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PS2_DAT" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1489517326280 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "PS2_DAT2 " "Node \"PS2_DAT2\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PS2_DAT2" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1489517326280 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_CLK27 " "Node \"TD_CLK27\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_CLK27" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1489517326280 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[0\] " "Node \"TD_DATA\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1489517326280 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[1\] " "Node \"TD_DATA\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1489517326280 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[2\] " "Node \"TD_DATA\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1489517326280 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[3\] " "Node \"TD_DATA\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1489517326280 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[4\] " "Node \"TD_DATA\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1489517326280 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[5\] " "Node \"TD_DATA\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1489517326280 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[6\] " "Node \"TD_DATA\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1489517326280 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[7\] " "Node \"TD_DATA\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1489517326280 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_HS " "Node \"TD_HS\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_HS" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1489517326280 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_RESET_N " "Node \"TD_RESET_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_RESET_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1489517326280 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_VS " "Node \"TD_VS\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_VS" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1489517326280 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "USB_B2_CLK " "Node \"USB_B2_CLK\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "USB_B2_CLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1489517326280 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "USB_B2_DATA\[0\] " "Node \"USB_B2_DATA\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "USB_B2_DATA\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1489517326280 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "USB_B2_DATA\[1\] " "Node \"USB_B2_DATA\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "USB_B2_DATA\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1489517326280 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "USB_B2_DATA\[2\] " "Node \"USB_B2_DATA\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "USB_B2_DATA\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1489517326280 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "USB_B2_DATA\[3\] " "Node \"USB_B2_DATA\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "USB_B2_DATA\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1489517326280 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "USB_B2_DATA\[4\] " "Node \"USB_B2_DATA\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "USB_B2_DATA\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1489517326280 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "USB_B2_DATA\[5\] " "Node \"USB_B2_DATA\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "USB_B2_DATA\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1489517326280 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "USB_B2_DATA\[6\] " "Node \"USB_B2_DATA\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "USB_B2_DATA\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1489517326280 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "USB_B2_DATA\[7\] " "Node \"USB_B2_DATA\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "USB_B2_DATA\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1489517326280 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "USB_EMPTY " "Node \"USB_EMPTY\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "USB_EMPTY" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1489517326280 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "USB_FULL " "Node \"USB_FULL\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "USB_FULL" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1489517326280 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "USB_OE_N " "Node \"USB_OE_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "USB_OE_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1489517326280 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "USB_RD_N " "Node \"USB_RD_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "USB_RD_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1489517326280 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "USB_RESET_N " "Node \"USB_RESET_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "USB_RESET_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1489517326280 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "USB_SCL " "Node \"USB_SCL\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "USB_SCL" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1489517326280 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "USB_SDA " "Node \"USB_SDA\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "USB_SDA" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1489517326280 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "USB_WR_N " "Node \"USB_WR_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "USB_WR_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1489517326280 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_BLANK_N " "Node \"VGA_BLANK_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_BLANK_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1489517326280 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_B\[0\] " "Node \"VGA_B\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_B\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1489517326280 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_B\[1\] " "Node \"VGA_B\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_B\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1489517326280 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_B\[2\] " "Node \"VGA_B\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_B\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1489517326280 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_B\[3\] " "Node \"VGA_B\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_B\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1489517326280 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_B\[4\] " "Node \"VGA_B\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_B\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1489517326280 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_B\[5\] " "Node \"VGA_B\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_B\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1489517326280 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_B\[6\] " "Node \"VGA_B\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_B\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1489517326280 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_B\[7\] " "Node \"VGA_B\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_B\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1489517326280 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_CLK " "Node \"VGA_CLK\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_CLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1489517326280 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_G\[0\] " "Node \"VGA_G\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_G\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1489517326280 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_G\[1\] " "Node \"VGA_G\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_G\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1489517326280 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_G\[2\] " "Node \"VGA_G\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_G\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1489517326280 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_G\[3\] " "Node \"VGA_G\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_G\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1489517326280 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_G\[4\] " "Node \"VGA_G\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_G\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1489517326280 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_G\[5\] " "Node \"VGA_G\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_G\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1489517326280 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_G\[6\] " "Node \"VGA_G\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_G\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1489517326280 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_G\[7\] " "Node \"VGA_G\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_G\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1489517326280 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_HS " "Node \"VGA_HS\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_HS" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1489517326280 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_R\[0\] " "Node \"VGA_R\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_R\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1489517326280 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_R\[1\] " "Node \"VGA_R\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_R\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1489517326280 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_R\[2\] " "Node \"VGA_R\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_R\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1489517326280 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_R\[3\] " "Node \"VGA_R\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_R\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1489517326280 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_R\[4\] " "Node \"VGA_R\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_R\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1489517326280 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_R\[5\] " "Node \"VGA_R\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_R\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1489517326280 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_R\[6\] " "Node \"VGA_R\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_R\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1489517326280 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_R\[7\] " "Node \"VGA_R\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_R\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1489517326280 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_SYNC_N " "Node \"VGA_SYNC_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_SYNC_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1489517326280 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_VS " "Node \"VGA_VS\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_VS" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1489517326280 ""}  } {  } 0 15705 "Ignored locations or region assignments to the following nodes" 0 0 "Fitter" 0 -1 1489517326280 ""}
{ "Info" "IFSV_FITTER_PREPARATION_END" "00:00:21 " "Fitter preparation operations ending: elapsed time is 00:00:21" {  } {  } 0 11798 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1489517326280 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1489517332270 ""}
{ "Info" "IVPR20K_VPR_APL_ENABLED" "" "The Fitter is using Advanced Physical Optimization." {  } {  } 0 14951 "The Fitter is using Advanced Physical Optimization." 0 0 "Fitter" 0 -1 1489517336250 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:30 " "Fitter placement preparation operations ending: elapsed time is 00:00:30" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1489517363390 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1489517376040 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1489517392230 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:29 " "Fitter placement operations ending: elapsed time is 00:00:29" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1489517392240 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1489517396860 ""}
{ "Info" "IFITAPI_FITAPI_VPR_STATUS_DELAY_ADDED_FOR_HOLD" "3e+03 ns 1.6% " "3e+03 ns of routing delay (approximately 1.6% of available device routing delay) has been added to meet hold timing. For more information, refer to the Estimated Delay Added for Hold Timing section in the Fitter report." {  } {  } 0 170089 "%1!s! of routing delay (approximately %2!s! of available device routing delay) has been added to meet hold timing. For more information, refer to the Estimated Delay Added for Hold Timing section in the Fitter report." 0 0 "Fitter" 0 -1 1489517415280 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "8 " "Router estimated average interconnect usage is 8% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "28 X22_Y11 X32_Y22 " "Router estimated peak interconnect usage is 28% of the available device resources in the region that extends from location X22_Y11 to location X32_Y22" {  } { { "loc" "" { Generic "C:/Users/MORSUCCI/Documents/initData1/" { { 1 { 0 "Router estimated peak interconnect usage is 28% of the available device resources in the region that extends from location X22_Y11 to location X32_Y22"} { { 12 { 0 ""} 22 11 11 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1489517419330 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1489517419330 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:39 " "Fitter routing operations ending: elapsed time is 00:00:39" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1489517441324 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1489517441324 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1489517441324 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "20.50 " "Total time spent on timing analysis during the Fitter is 20.50 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1489517462324 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1489517462794 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1489517470858 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1489517471018 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1489517478762 ""}
{ "Info" "IFSV_FITTER_POST_OPERATION_END" "00:00:43 " "Fitter post-fit operations ending: elapsed time is 00:00:43" {  } {  } 0 11801 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1489517505465 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1489517506645 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/MORSUCCI/Documents/initData1/output_files/DE1_SoC.fit.smsg " "Generated suppressed messages file C:/Users/MORSUCCI/Documents/initData1/output_files/DE1_SoC.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1489517509775 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 297 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 297 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "3194 " "Peak virtual memory: 3194 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1489517519515 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Mar 14 11:51:59 2017 " "Processing ended: Tue Mar 14 11:51:59 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1489517519515 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:03:37 " "Elapsed time: 00:03:37" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1489517519515 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:06:36 " "Total CPU time (on all processors): 00:06:36" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1489517519515 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1489517519515 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1489517524857 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 64-Bit " "Running Quartus II 64-Bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 14.1.0 Build 186 12/03/2014 SJ Full Version " "Version 14.1.0 Build 186 12/03/2014 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1489517524857 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Mar 14 11:52:01 2017 " "Processing started: Tue Mar 14 11:52:01 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1489517524857 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1489517524857 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off DE1_SoC -c DE1_SoC " "Command: quartus_asm --read_settings_files=off --write_settings_files=off DE1_SoC -c DE1_SoC" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1489517524857 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1489517540945 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "949 " "Peak virtual memory: 949 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1489517545025 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Mar 14 11:52:25 2017 " "Processing ended: Tue Mar 14 11:52:25 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1489517545025 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:24 " "Elapsed time: 00:00:24" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1489517545025 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:20 " "Total CPU time (on all processors): 00:00:20" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1489517545025 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1489517545025 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1489517545835 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1489517547415 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 64-Bit " "Running Quartus II 64-Bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 14.1.0 Build 186 12/03/2014 SJ Full Version " "Version 14.1.0 Build 186 12/03/2014 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1489517547415 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Mar 14 11:52:27 2017 " "Processing started: Tue Mar 14 11:52:27 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1489517547415 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1489517547415 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta DE1_SoC -c DE1_SoC " "Command: quartus_sta DE1_SoC -c DE1_SoC" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1489517547415 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #3" {  } {  } 0 0 "qsta_default_script.tcl version: #3" 0 0 "Quartus II" 0 0 1489517547515 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Quartus II" 0 -1 1489517549835 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1489517549905 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1489517549905 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "68 " "TimeQuest Timing Analyzer is analyzing 68 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "Quartus II" 0 -1 1489517552415 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_hub " "Entity sld_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 30MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 30MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1489517552795 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "if \{ \[string equal quartus_fit \$::TimeQuestInfo(nameofexecutable)\] \} \{ set_max_delay -to \[get_ports \{ altera_reserved_tdo \} \] 0 \} " "if \{ \[string equal quartus_fit \$::TimeQuestInfo(nameofexecutable)\] \} \{ set_max_delay -to \[get_ports \{ altera_reserved_tdo \} \] 0 \}" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1489517552795 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1489517552795 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1489517552795 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Quartus II" 0 -1 1489517552795 ""}
{ "Info" "ISTA_SDC_FOUND" "DE1_SoC.sdc " "Reading SDC File: 'DE1_SoC.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Quartus II" 0 -1 1489517553039 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE1_SoC.sdc 10 CLOCK2_50 port " "Ignored filter at DE1_SoC.sdc(10): CLOCK2_50 could not be matched with a port" {  } { { "C:/Users/MORSUCCI/Documents/initData1/DE1_SoC.sdc" "" { Text "C:/Users/MORSUCCI/Documents/initData1/DE1_SoC.sdc" 10 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Quartus II" 0 -1 1489517553049 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock DE1_SoC.sdc 10 Argument <targets> is an empty collection " "Ignored create_clock at DE1_SoC.sdc(10): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_clock -period 20 \[get_ports CLOCK2_50\] " "create_clock -period 20 \[get_ports CLOCK2_50\]" {  } { { "C:/Users/MORSUCCI/Documents/initData1/DE1_SoC.sdc" "" { Text "C:/Users/MORSUCCI/Documents/initData1/DE1_SoC.sdc" 10 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1489517553049 ""}  } { { "C:/Users/MORSUCCI/Documents/initData1/DE1_SoC.sdc" "" { Text "C:/Users/MORSUCCI/Documents/initData1/DE1_SoC.sdc" 10 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1489517553049 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE1_SoC.sdc 11 CLOCK3_50 port " "Ignored filter at DE1_SoC.sdc(11): CLOCK3_50 could not be matched with a port" {  } { { "C:/Users/MORSUCCI/Documents/initData1/DE1_SoC.sdc" "" { Text "C:/Users/MORSUCCI/Documents/initData1/DE1_SoC.sdc" 11 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Quartus II" 0 -1 1489517553049 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock DE1_SoC.sdc 11 Argument <targets> is an empty collection " "Ignored create_clock at DE1_SoC.sdc(11): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_clock -period 20 \[get_ports CLOCK3_50\] " "create_clock -period 20 \[get_ports CLOCK3_50\]" {  } { { "C:/Users/MORSUCCI/Documents/initData1/DE1_SoC.sdc" "" { Text "C:/Users/MORSUCCI/Documents/initData1/DE1_SoC.sdc" 11 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1489517553049 ""}  } { { "C:/Users/MORSUCCI/Documents/initData1/DE1_SoC.sdc" "" { Text "C:/Users/MORSUCCI/Documents/initData1/DE1_SoC.sdc" 11 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1489517553049 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE1_SoC.sdc 12 CLOCK4_50 port " "Ignored filter at DE1_SoC.sdc(12): CLOCK4_50 could not be matched with a port" {  } { { "C:/Users/MORSUCCI/Documents/initData1/DE1_SoC.sdc" "" { Text "C:/Users/MORSUCCI/Documents/initData1/DE1_SoC.sdc" 12 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Quartus II" 0 -1 1489517553049 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock DE1_SoC.sdc 12 Argument <targets> is an empty collection " "Ignored create_clock at DE1_SoC.sdc(12): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_clock -period 20 \[get_ports CLOCK4_50\] " "create_clock -period 20 \[get_ports CLOCK4_50\]" {  } { { "C:/Users/MORSUCCI/Documents/initData1/DE1_SoC.sdc" "" { Text "C:/Users/MORSUCCI/Documents/initData1/DE1_SoC.sdc" 12 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1489517553049 ""}  } { { "C:/Users/MORSUCCI/Documents/initData1/DE1_SoC.sdc" "" { Text "C:/Users/MORSUCCI/Documents/initData1/DE1_SoC.sdc" 12 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1489517553049 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE1_SoC.sdc 14 TD_CLK27 port " "Ignored filter at DE1_SoC.sdc(14): TD_CLK27 could not be matched with a port" {  } { { "C:/Users/MORSUCCI/Documents/initData1/DE1_SoC.sdc" "" { Text "C:/Users/MORSUCCI/Documents/initData1/DE1_SoC.sdc" 14 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Quartus II" 0 -1 1489517553049 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock DE1_SoC.sdc 14 Argument <targets> is an empty collection " "Ignored create_clock at DE1_SoC.sdc(14): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_clock -period \"27 MHz\"  -name tv_27m \[get_ports TD_CLK27\] " "create_clock -period \"27 MHz\"  -name tv_27m \[get_ports TD_CLK27\]" {  } { { "C:/Users/MORSUCCI/Documents/initData1/DE1_SoC.sdc" "" { Text "C:/Users/MORSUCCI/Documents/initData1/DE1_SoC.sdc" 14 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1489517553049 ""}  } { { "C:/Users/MORSUCCI/Documents/initData1/DE1_SoC.sdc" "" { Text "C:/Users/MORSUCCI/Documents/initData1/DE1_SoC.sdc" 14 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1489517553049 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE1_SoC.sdc 15 DRAM_CLK port " "Ignored filter at DE1_SoC.sdc(15): DRAM_CLK could not be matched with a port" {  } { { "C:/Users/MORSUCCI/Documents/initData1/DE1_SoC.sdc" "" { Text "C:/Users/MORSUCCI/Documents/initData1/DE1_SoC.sdc" 15 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Quartus II" 0 -1 1489517553049 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock DE1_SoC.sdc 15 Argument <targets> is an empty collection " "Ignored create_clock at DE1_SoC.sdc(15): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_clock -period \"100 MHz\" -name clk_dram \[get_ports DRAM_CLK\] " "create_clock -period \"100 MHz\" -name clk_dram \[get_ports DRAM_CLK\]" {  } { { "C:/Users/MORSUCCI/Documents/initData1/DE1_SoC.sdc" "" { Text "C:/Users/MORSUCCI/Documents/initData1/DE1_SoC.sdc" 15 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1489517553049 ""}  } { { "C:/Users/MORSUCCI/Documents/initData1/DE1_SoC.sdc" "" { Text "C:/Users/MORSUCCI/Documents/initData1/DE1_SoC.sdc" 15 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1489517553049 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE1_SoC.sdc 20 VGA_CLK port " "Ignored filter at DE1_SoC.sdc(20): VGA_CLK could not be matched with a port" {  } { { "C:/Users/MORSUCCI/Documents/initData1/DE1_SoC.sdc" "" { Text "C:/Users/MORSUCCI/Documents/initData1/DE1_SoC.sdc" 20 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Quartus II" 0 -1 1489517553049 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock DE1_SoC.sdc 20 Argument <targets> is an empty collection " "Ignored create_clock at DE1_SoC.sdc(20): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_clock -period \"25.18 MHz\" -name clk_vga \[get_ports VGA_CLK\] " "create_clock -period \"25.18 MHz\" -name clk_vga \[get_ports VGA_CLK\]" {  } { { "C:/Users/MORSUCCI/Documents/initData1/DE1_SoC.sdc" "" { Text "C:/Users/MORSUCCI/Documents/initData1/DE1_SoC.sdc" 20 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1489517553049 ""}  } { { "C:/Users/MORSUCCI/Documents/initData1/DE1_SoC.sdc" "" { Text "C:/Users/MORSUCCI/Documents/initData1/DE1_SoC.sdc" 20 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1489517553049 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Quartus II" 0 -1 1489517553049 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE1_SoC.sdc 53 DRAM_DQ* port " "Ignored filter at DE1_SoC.sdc(53): DRAM_DQ* could not be matched with a port" {  } { { "C:/Users/MORSUCCI/Documents/initData1/DE1_SoC.sdc" "" { Text "C:/Users/MORSUCCI/Documents/initData1/DE1_SoC.sdc" 53 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Quartus II" 0 -1 1489517553049 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE1_SoC.sdc 53 clk_dram clock " "Ignored filter at DE1_SoC.sdc(53): clk_dram could not be matched with a clock" {  } { { "C:/Users/MORSUCCI/Documents/initData1/DE1_SoC.sdc" "" { Text "C:/Users/MORSUCCI/Documents/initData1/DE1_SoC.sdc" 53 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Quartus II" 0 -1 1489517553049 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay DE1_SoC.sdc 53 Argument <targets> is an empty collection " "Ignored set_input_delay at DE1_SoC.sdc(53): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -max -clock clk_dram -0.048 \[get_ports DRAM_DQ*\] " "set_input_delay -max -clock clk_dram -0.048 \[get_ports DRAM_DQ*\]" {  } { { "C:/Users/MORSUCCI/Documents/initData1/DE1_SoC.sdc" "" { Text "C:/Users/MORSUCCI/Documents/initData1/DE1_SoC.sdc" 53 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1489517553049 ""}  } { { "C:/Users/MORSUCCI/Documents/initData1/DE1_SoC.sdc" "" { Text "C:/Users/MORSUCCI/Documents/initData1/DE1_SoC.sdc" 53 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1489517553049 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay DE1_SoC.sdc 53 Argument -clock is not an object ID " "Ignored set_input_delay at DE1_SoC.sdc(53): Argument -clock is not an object ID" {  } { { "C:/Users/MORSUCCI/Documents/initData1/DE1_SoC.sdc" "" { Text "C:/Users/MORSUCCI/Documents/initData1/DE1_SoC.sdc" 53 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1489517553049 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay DE1_SoC.sdc 54 Argument <targets> is an empty collection " "Ignored set_input_delay at DE1_SoC.sdc(54): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -min -clock clk_dram -0.057 \[get_ports DRAM_DQ*\] " "set_input_delay -min -clock clk_dram -0.057 \[get_ports DRAM_DQ*\]" {  } { { "C:/Users/MORSUCCI/Documents/initData1/DE1_SoC.sdc" "" { Text "C:/Users/MORSUCCI/Documents/initData1/DE1_SoC.sdc" 54 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1489517553049 ""}  } { { "C:/Users/MORSUCCI/Documents/initData1/DE1_SoC.sdc" "" { Text "C:/Users/MORSUCCI/Documents/initData1/DE1_SoC.sdc" 54 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1489517553049 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay DE1_SoC.sdc 54 Argument -clock is not an object ID " "Ignored set_input_delay at DE1_SoC.sdc(54): Argument -clock is not an object ID" {  } { { "C:/Users/MORSUCCI/Documents/initData1/DE1_SoC.sdc" "" { Text "C:/Users/MORSUCCI/Documents/initData1/DE1_SoC.sdc" 54 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1489517553049 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE1_SoC.sdc 56 TD_DATA* port " "Ignored filter at DE1_SoC.sdc(56): TD_DATA* could not be matched with a port" {  } { { "C:/Users/MORSUCCI/Documents/initData1/DE1_SoC.sdc" "" { Text "C:/Users/MORSUCCI/Documents/initData1/DE1_SoC.sdc" 56 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Quartus II" 0 -1 1489517553049 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE1_SoC.sdc 56 tv_27m clock " "Ignored filter at DE1_SoC.sdc(56): tv_27m could not be matched with a clock" {  } { { "C:/Users/MORSUCCI/Documents/initData1/DE1_SoC.sdc" "" { Text "C:/Users/MORSUCCI/Documents/initData1/DE1_SoC.sdc" 56 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Quartus II" 0 -1 1489517553049 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay DE1_SoC.sdc 56 Argument <targets> is an empty collection " "Ignored set_input_delay at DE1_SoC.sdc(56): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -max -clock tv_27m 3.692 \[get_ports TD_DATA*\] " "set_input_delay -max -clock tv_27m 3.692 \[get_ports TD_DATA*\]" {  } { { "C:/Users/MORSUCCI/Documents/initData1/DE1_SoC.sdc" "" { Text "C:/Users/MORSUCCI/Documents/initData1/DE1_SoC.sdc" 56 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1489517553049 ""}  } { { "C:/Users/MORSUCCI/Documents/initData1/DE1_SoC.sdc" "" { Text "C:/Users/MORSUCCI/Documents/initData1/DE1_SoC.sdc" 56 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1489517553049 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay DE1_SoC.sdc 56 Argument -clock is not an object ID " "Ignored set_input_delay at DE1_SoC.sdc(56): Argument -clock is not an object ID" {  } { { "C:/Users/MORSUCCI/Documents/initData1/DE1_SoC.sdc" "" { Text "C:/Users/MORSUCCI/Documents/initData1/DE1_SoC.sdc" 56 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1489517553049 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay DE1_SoC.sdc 57 Argument <targets> is an empty collection " "Ignored set_input_delay at DE1_SoC.sdc(57): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -min -clock tv_27m 2.492 \[get_ports TD_DATA*\] " "set_input_delay -min -clock tv_27m 2.492 \[get_ports TD_DATA*\]" {  } { { "C:/Users/MORSUCCI/Documents/initData1/DE1_SoC.sdc" "" { Text "C:/Users/MORSUCCI/Documents/initData1/DE1_SoC.sdc" 57 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1489517553049 ""}  } { { "C:/Users/MORSUCCI/Documents/initData1/DE1_SoC.sdc" "" { Text "C:/Users/MORSUCCI/Documents/initData1/DE1_SoC.sdc" 57 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1489517553049 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay DE1_SoC.sdc 57 Argument -clock is not an object ID " "Ignored set_input_delay at DE1_SoC.sdc(57): Argument -clock is not an object ID" {  } { { "C:/Users/MORSUCCI/Documents/initData1/DE1_SoC.sdc" "" { Text "C:/Users/MORSUCCI/Documents/initData1/DE1_SoC.sdc" 57 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1489517553049 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE1_SoC.sdc 58 TD_HS port " "Ignored filter at DE1_SoC.sdc(58): TD_HS could not be matched with a port" {  } { { "C:/Users/MORSUCCI/Documents/initData1/DE1_SoC.sdc" "" { Text "C:/Users/MORSUCCI/Documents/initData1/DE1_SoC.sdc" 58 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Quartus II" 0 -1 1489517553049 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay DE1_SoC.sdc 58 Argument <targets> is an empty collection " "Ignored set_input_delay at DE1_SoC.sdc(58): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -max -clock tv_27m 3.654 \[get_ports TD_HS\] " "set_input_delay -max -clock tv_27m 3.654 \[get_ports TD_HS\]" {  } { { "C:/Users/MORSUCCI/Documents/initData1/DE1_SoC.sdc" "" { Text "C:/Users/MORSUCCI/Documents/initData1/DE1_SoC.sdc" 58 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1489517553049 ""}  } { { "C:/Users/MORSUCCI/Documents/initData1/DE1_SoC.sdc" "" { Text "C:/Users/MORSUCCI/Documents/initData1/DE1_SoC.sdc" 58 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1489517553049 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay DE1_SoC.sdc 58 Argument -clock is not an object ID " "Ignored set_input_delay at DE1_SoC.sdc(58): Argument -clock is not an object ID" {  } { { "C:/Users/MORSUCCI/Documents/initData1/DE1_SoC.sdc" "" { Text "C:/Users/MORSUCCI/Documents/initData1/DE1_SoC.sdc" 58 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1489517553049 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay DE1_SoC.sdc 59 Argument <targets> is an empty collection " "Ignored set_input_delay at DE1_SoC.sdc(59): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -min -clock tv_27m 2.454 \[get_ports TD_HS\] " "set_input_delay -min -clock tv_27m 2.454 \[get_ports TD_HS\]" {  } { { "C:/Users/MORSUCCI/Documents/initData1/DE1_SoC.sdc" "" { Text "C:/Users/MORSUCCI/Documents/initData1/DE1_SoC.sdc" 59 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1489517553049 ""}  } { { "C:/Users/MORSUCCI/Documents/initData1/DE1_SoC.sdc" "" { Text "C:/Users/MORSUCCI/Documents/initData1/DE1_SoC.sdc" 59 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1489517553049 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay DE1_SoC.sdc 59 Argument -clock is not an object ID " "Ignored set_input_delay at DE1_SoC.sdc(59): Argument -clock is not an object ID" {  } { { "C:/Users/MORSUCCI/Documents/initData1/DE1_SoC.sdc" "" { Text "C:/Users/MORSUCCI/Documents/initData1/DE1_SoC.sdc" 59 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1489517553049 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE1_SoC.sdc 60 TD_VS port " "Ignored filter at DE1_SoC.sdc(60): TD_VS could not be matched with a port" {  } { { "C:/Users/MORSUCCI/Documents/initData1/DE1_SoC.sdc" "" { Text "C:/Users/MORSUCCI/Documents/initData1/DE1_SoC.sdc" 60 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Quartus II" 0 -1 1489517553049 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay DE1_SoC.sdc 60 Argument <targets> is an empty collection " "Ignored set_input_delay at DE1_SoC.sdc(60): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -max -clock tv_27m 3.656 \[get_ports TD_VS\] " "set_input_delay -max -clock tv_27m 3.656 \[get_ports TD_VS\]" {  } { { "C:/Users/MORSUCCI/Documents/initData1/DE1_SoC.sdc" "" { Text "C:/Users/MORSUCCI/Documents/initData1/DE1_SoC.sdc" 60 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1489517553049 ""}  } { { "C:/Users/MORSUCCI/Documents/initData1/DE1_SoC.sdc" "" { Text "C:/Users/MORSUCCI/Documents/initData1/DE1_SoC.sdc" 60 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1489517553049 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay DE1_SoC.sdc 60 Argument -clock is not an object ID " "Ignored set_input_delay at DE1_SoC.sdc(60): Argument -clock is not an object ID" {  } { { "C:/Users/MORSUCCI/Documents/initData1/DE1_SoC.sdc" "" { Text "C:/Users/MORSUCCI/Documents/initData1/DE1_SoC.sdc" 60 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1489517553049 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay DE1_SoC.sdc 61 Argument <targets> is an empty collection " "Ignored set_input_delay at DE1_SoC.sdc(61): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -min -clock tv_27m 2.456 \[get_ports TD_VS\] " "set_input_delay -min -clock tv_27m 2.456 \[get_ports TD_VS\]" {  } { { "C:/Users/MORSUCCI/Documents/initData1/DE1_SoC.sdc" "" { Text "C:/Users/MORSUCCI/Documents/initData1/DE1_SoC.sdc" 61 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1489517553049 ""}  } { { "C:/Users/MORSUCCI/Documents/initData1/DE1_SoC.sdc" "" { Text "C:/Users/MORSUCCI/Documents/initData1/DE1_SoC.sdc" 61 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1489517553049 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay DE1_SoC.sdc 61 Argument -clock is not an object ID " "Ignored set_input_delay at DE1_SoC.sdc(61): Argument -clock is not an object ID" {  } { { "C:/Users/MORSUCCI/Documents/initData1/DE1_SoC.sdc" "" { Text "C:/Users/MORSUCCI/Documents/initData1/DE1_SoC.sdc" 61 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1489517553049 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE1_SoC.sdc 68 Argument <targets> is an empty collection " "Ignored set_output_delay at DE1_SoC.sdc(68): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -max -clock clk_dram 1.452  \[get_ports DRAM_DQ*\] " "set_output_delay -max -clock clk_dram 1.452  \[get_ports DRAM_DQ*\]" {  } { { "C:/Users/MORSUCCI/Documents/initData1/DE1_SoC.sdc" "" { Text "C:/Users/MORSUCCI/Documents/initData1/DE1_SoC.sdc" 68 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1489517553049 ""}  } { { "C:/Users/MORSUCCI/Documents/initData1/DE1_SoC.sdc" "" { Text "C:/Users/MORSUCCI/Documents/initData1/DE1_SoC.sdc" 68 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1489517553049 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE1_SoC.sdc 68 Argument -clock is not an object ID " "Ignored set_output_delay at DE1_SoC.sdc(68): Argument -clock is not an object ID" {  } { { "C:/Users/MORSUCCI/Documents/initData1/DE1_SoC.sdc" "" { Text "C:/Users/MORSUCCI/Documents/initData1/DE1_SoC.sdc" 68 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1489517553049 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE1_SoC.sdc 69 Argument <targets> is an empty collection " "Ignored set_output_delay at DE1_SoC.sdc(69): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -min -clock clk_dram -0.857 \[get_ports DRAM_DQ*\] " "set_output_delay -min -clock clk_dram -0.857 \[get_ports DRAM_DQ*\]" {  } { { "C:/Users/MORSUCCI/Documents/initData1/DE1_SoC.sdc" "" { Text "C:/Users/MORSUCCI/Documents/initData1/DE1_SoC.sdc" 69 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1489517553059 ""}  } { { "C:/Users/MORSUCCI/Documents/initData1/DE1_SoC.sdc" "" { Text "C:/Users/MORSUCCI/Documents/initData1/DE1_SoC.sdc" 69 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1489517553059 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE1_SoC.sdc 69 Argument -clock is not an object ID " "Ignored set_output_delay at DE1_SoC.sdc(69): Argument -clock is not an object ID" {  } { { "C:/Users/MORSUCCI/Documents/initData1/DE1_SoC.sdc" "" { Text "C:/Users/MORSUCCI/Documents/initData1/DE1_SoC.sdc" 69 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1489517553059 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE1_SoC.sdc 70 DRAM_ADDR* port " "Ignored filter at DE1_SoC.sdc(70): DRAM_ADDR* could not be matched with a port" {  } { { "C:/Users/MORSUCCI/Documents/initData1/DE1_SoC.sdc" "" { Text "C:/Users/MORSUCCI/Documents/initData1/DE1_SoC.sdc" 70 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Quartus II" 0 -1 1489517553059 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE1_SoC.sdc 70 Argument <targets> is an empty collection " "Ignored set_output_delay at DE1_SoC.sdc(70): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -max -clock clk_dram 1.531 \[get_ports DRAM_ADDR*\] " "set_output_delay -max -clock clk_dram 1.531 \[get_ports DRAM_ADDR*\]" {  } { { "C:/Users/MORSUCCI/Documents/initData1/DE1_SoC.sdc" "" { Text "C:/Users/MORSUCCI/Documents/initData1/DE1_SoC.sdc" 70 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1489517553059 ""}  } { { "C:/Users/MORSUCCI/Documents/initData1/DE1_SoC.sdc" "" { Text "C:/Users/MORSUCCI/Documents/initData1/DE1_SoC.sdc" 70 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1489517553059 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE1_SoC.sdc 70 Argument -clock is not an object ID " "Ignored set_output_delay at DE1_SoC.sdc(70): Argument -clock is not an object ID" {  } { { "C:/Users/MORSUCCI/Documents/initData1/DE1_SoC.sdc" "" { Text "C:/Users/MORSUCCI/Documents/initData1/DE1_SoC.sdc" 70 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1489517553059 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE1_SoC.sdc 71 Argument <targets> is an empty collection " "Ignored set_output_delay at DE1_SoC.sdc(71): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -min -clock clk_dram -0.805 \[get_ports DRAM_ADDR*\] " "set_output_delay -min -clock clk_dram -0.805 \[get_ports DRAM_ADDR*\]" {  } { { "C:/Users/MORSUCCI/Documents/initData1/DE1_SoC.sdc" "" { Text "C:/Users/MORSUCCI/Documents/initData1/DE1_SoC.sdc" 71 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1489517553059 ""}  } { { "C:/Users/MORSUCCI/Documents/initData1/DE1_SoC.sdc" "" { Text "C:/Users/MORSUCCI/Documents/initData1/DE1_SoC.sdc" 71 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1489517553059 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE1_SoC.sdc 71 Argument -clock is not an object ID " "Ignored set_output_delay at DE1_SoC.sdc(71): Argument -clock is not an object ID" {  } { { "C:/Users/MORSUCCI/Documents/initData1/DE1_SoC.sdc" "" { Text "C:/Users/MORSUCCI/Documents/initData1/DE1_SoC.sdc" 71 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1489517553059 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE1_SoC.sdc 72 DRAM_*DQM port " "Ignored filter at DE1_SoC.sdc(72): DRAM_*DQM could not be matched with a port" {  } { { "C:/Users/MORSUCCI/Documents/initData1/DE1_SoC.sdc" "" { Text "C:/Users/MORSUCCI/Documents/initData1/DE1_SoC.sdc" 72 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Quartus II" 0 -1 1489517553059 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE1_SoC.sdc 72 Argument <targets> is an empty collection " "Ignored set_output_delay at DE1_SoC.sdc(72): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -max -clock clk_dram 1.533  \[get_ports DRAM_*DQM\] " "set_output_delay -max -clock clk_dram 1.533  \[get_ports DRAM_*DQM\]" {  } { { "C:/Users/MORSUCCI/Documents/initData1/DE1_SoC.sdc" "" { Text "C:/Users/MORSUCCI/Documents/initData1/DE1_SoC.sdc" 72 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1489517553059 ""}  } { { "C:/Users/MORSUCCI/Documents/initData1/DE1_SoC.sdc" "" { Text "C:/Users/MORSUCCI/Documents/initData1/DE1_SoC.sdc" 72 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1489517553059 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE1_SoC.sdc 72 Argument -clock is not an object ID " "Ignored set_output_delay at DE1_SoC.sdc(72): Argument -clock is not an object ID" {  } { { "C:/Users/MORSUCCI/Documents/initData1/DE1_SoC.sdc" "" { Text "C:/Users/MORSUCCI/Documents/initData1/DE1_SoC.sdc" 72 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1489517553059 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE1_SoC.sdc 73 Argument <targets> is an empty collection " "Ignored set_output_delay at DE1_SoC.sdc(73): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -min -clock clk_dram -0.805 \[get_ports DRAM_*DQM\] " "set_output_delay -min -clock clk_dram -0.805 \[get_ports DRAM_*DQM\]" {  } { { "C:/Users/MORSUCCI/Documents/initData1/DE1_SoC.sdc" "" { Text "C:/Users/MORSUCCI/Documents/initData1/DE1_SoC.sdc" 73 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1489517553059 ""}  } { { "C:/Users/MORSUCCI/Documents/initData1/DE1_SoC.sdc" "" { Text "C:/Users/MORSUCCI/Documents/initData1/DE1_SoC.sdc" 73 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1489517553059 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE1_SoC.sdc 73 Argument -clock is not an object ID " "Ignored set_output_delay at DE1_SoC.sdc(73): Argument -clock is not an object ID" {  } { { "C:/Users/MORSUCCI/Documents/initData1/DE1_SoC.sdc" "" { Text "C:/Users/MORSUCCI/Documents/initData1/DE1_SoC.sdc" 73 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1489517553059 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE1_SoC.sdc 74 DRAM_BA* port " "Ignored filter at DE1_SoC.sdc(74): DRAM_BA* could not be matched with a port" {  } { { "C:/Users/MORSUCCI/Documents/initData1/DE1_SoC.sdc" "" { Text "C:/Users/MORSUCCI/Documents/initData1/DE1_SoC.sdc" 74 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Quartus II" 0 -1 1489517553059 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE1_SoC.sdc 74 Argument <targets> is an empty collection " "Ignored set_output_delay at DE1_SoC.sdc(74): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -max -clock clk_dram 1.510  \[get_ports DRAM_BA*\] " "set_output_delay -max -clock clk_dram 1.510  \[get_ports DRAM_BA*\]" {  } { { "C:/Users/MORSUCCI/Documents/initData1/DE1_SoC.sdc" "" { Text "C:/Users/MORSUCCI/Documents/initData1/DE1_SoC.sdc" 74 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1489517553059 ""}  } { { "C:/Users/MORSUCCI/Documents/initData1/DE1_SoC.sdc" "" { Text "C:/Users/MORSUCCI/Documents/initData1/DE1_SoC.sdc" 74 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1489517553059 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE1_SoC.sdc 74 Argument -clock is not an object ID " "Ignored set_output_delay at DE1_SoC.sdc(74): Argument -clock is not an object ID" {  } { { "C:/Users/MORSUCCI/Documents/initData1/DE1_SoC.sdc" "" { Text "C:/Users/MORSUCCI/Documents/initData1/DE1_SoC.sdc" 74 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1489517553059 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE1_SoC.sdc 75 Argument <targets> is an empty collection " "Ignored set_output_delay at DE1_SoC.sdc(75): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -min -clock clk_dram -0.800 \[get_ports DRAM_BA*\] " "set_output_delay -min -clock clk_dram -0.800 \[get_ports DRAM_BA*\]" {  } { { "C:/Users/MORSUCCI/Documents/initData1/DE1_SoC.sdc" "" { Text "C:/Users/MORSUCCI/Documents/initData1/DE1_SoC.sdc" 75 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1489517553059 ""}  } { { "C:/Users/MORSUCCI/Documents/initData1/DE1_SoC.sdc" "" { Text "C:/Users/MORSUCCI/Documents/initData1/DE1_SoC.sdc" 75 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1489517553059 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE1_SoC.sdc 75 Argument -clock is not an object ID " "Ignored set_output_delay at DE1_SoC.sdc(75): Argument -clock is not an object ID" {  } { { "C:/Users/MORSUCCI/Documents/initData1/DE1_SoC.sdc" "" { Text "C:/Users/MORSUCCI/Documents/initData1/DE1_SoC.sdc" 75 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1489517553059 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE1_SoC.sdc 76 DRAM_RAS_N port " "Ignored filter at DE1_SoC.sdc(76): DRAM_RAS_N could not be matched with a port" {  } { { "C:/Users/MORSUCCI/Documents/initData1/DE1_SoC.sdc" "" { Text "C:/Users/MORSUCCI/Documents/initData1/DE1_SoC.sdc" 76 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Quartus II" 0 -1 1489517553059 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE1_SoC.sdc 76 Argument <targets> is an empty collection " "Ignored set_output_delay at DE1_SoC.sdc(76): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -max -clock clk_dram 1.520  \[get_ports DRAM_RAS_N\] " "set_output_delay -max -clock clk_dram 1.520  \[get_ports DRAM_RAS_N\]" {  } { { "C:/Users/MORSUCCI/Documents/initData1/DE1_SoC.sdc" "" { Text "C:/Users/MORSUCCI/Documents/initData1/DE1_SoC.sdc" 76 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1489517553059 ""}  } { { "C:/Users/MORSUCCI/Documents/initData1/DE1_SoC.sdc" "" { Text "C:/Users/MORSUCCI/Documents/initData1/DE1_SoC.sdc" 76 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1489517553059 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE1_SoC.sdc 76 Argument -clock is not an object ID " "Ignored set_output_delay at DE1_SoC.sdc(76): Argument -clock is not an object ID" {  } { { "C:/Users/MORSUCCI/Documents/initData1/DE1_SoC.sdc" "" { Text "C:/Users/MORSUCCI/Documents/initData1/DE1_SoC.sdc" 76 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1489517553059 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE1_SoC.sdc 77 Argument <targets> is an empty collection " "Ignored set_output_delay at DE1_SoC.sdc(77): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -min -clock clk_dram -0.780 \[get_ports DRAM_RAS_N\] " "set_output_delay -min -clock clk_dram -0.780 \[get_ports DRAM_RAS_N\]" {  } { { "C:/Users/MORSUCCI/Documents/initData1/DE1_SoC.sdc" "" { Text "C:/Users/MORSUCCI/Documents/initData1/DE1_SoC.sdc" 77 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1489517553059 ""}  } { { "C:/Users/MORSUCCI/Documents/initData1/DE1_SoC.sdc" "" { Text "C:/Users/MORSUCCI/Documents/initData1/DE1_SoC.sdc" 77 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1489517553059 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE1_SoC.sdc 77 Argument -clock is not an object ID " "Ignored set_output_delay at DE1_SoC.sdc(77): Argument -clock is not an object ID" {  } { { "C:/Users/MORSUCCI/Documents/initData1/DE1_SoC.sdc" "" { Text "C:/Users/MORSUCCI/Documents/initData1/DE1_SoC.sdc" 77 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1489517553059 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE1_SoC.sdc 78 DRAM_CAS_N port " "Ignored filter at DE1_SoC.sdc(78): DRAM_CAS_N could not be matched with a port" {  } { { "C:/Users/MORSUCCI/Documents/initData1/DE1_SoC.sdc" "" { Text "C:/Users/MORSUCCI/Documents/initData1/DE1_SoC.sdc" 78 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Quartus II" 0 -1 1489517553059 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE1_SoC.sdc 78 Argument <targets> is an empty collection " "Ignored set_output_delay at DE1_SoC.sdc(78): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -max -clock clk_dram 1.5000  \[get_ports DRAM_CAS_N\] " "set_output_delay -max -clock clk_dram 1.5000  \[get_ports DRAM_CAS_N\]" {  } { { "C:/Users/MORSUCCI/Documents/initData1/DE1_SoC.sdc" "" { Text "C:/Users/MORSUCCI/Documents/initData1/DE1_SoC.sdc" 78 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1489517553059 ""}  } { { "C:/Users/MORSUCCI/Documents/initData1/DE1_SoC.sdc" "" { Text "C:/Users/MORSUCCI/Documents/initData1/DE1_SoC.sdc" 78 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1489517553059 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE1_SoC.sdc 78 Argument -clock is not an object ID " "Ignored set_output_delay at DE1_SoC.sdc(78): Argument -clock is not an object ID" {  } { { "C:/Users/MORSUCCI/Documents/initData1/DE1_SoC.sdc" "" { Text "C:/Users/MORSUCCI/Documents/initData1/DE1_SoC.sdc" 78 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1489517553059 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE1_SoC.sdc 79 Argument <targets> is an empty collection " "Ignored set_output_delay at DE1_SoC.sdc(79): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -min -clock clk_dram -0.800 \[get_ports DRAM_CAS_N\] " "set_output_delay -min -clock clk_dram -0.800 \[get_ports DRAM_CAS_N\]" {  } { { "C:/Users/MORSUCCI/Documents/initData1/DE1_SoC.sdc" "" { Text "C:/Users/MORSUCCI/Documents/initData1/DE1_SoC.sdc" 79 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1489517553059 ""}  } { { "C:/Users/MORSUCCI/Documents/initData1/DE1_SoC.sdc" "" { Text "C:/Users/MORSUCCI/Documents/initData1/DE1_SoC.sdc" 79 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1489517553059 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE1_SoC.sdc 79 Argument -clock is not an object ID " "Ignored set_output_delay at DE1_SoC.sdc(79): Argument -clock is not an object ID" {  } { { "C:/Users/MORSUCCI/Documents/initData1/DE1_SoC.sdc" "" { Text "C:/Users/MORSUCCI/Documents/initData1/DE1_SoC.sdc" 79 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1489517553059 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE1_SoC.sdc 80 DRAM_WE_N port " "Ignored filter at DE1_SoC.sdc(80): DRAM_WE_N could not be matched with a port" {  } { { "C:/Users/MORSUCCI/Documents/initData1/DE1_SoC.sdc" "" { Text "C:/Users/MORSUCCI/Documents/initData1/DE1_SoC.sdc" 80 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Quartus II" 0 -1 1489517553059 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE1_SoC.sdc 80 Argument <targets> is an empty collection " "Ignored set_output_delay at DE1_SoC.sdc(80): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -max -clock clk_dram 1.545 \[get_ports DRAM_WE_N\] " "set_output_delay -max -clock clk_dram 1.545 \[get_ports DRAM_WE_N\]" {  } { { "C:/Users/MORSUCCI/Documents/initData1/DE1_SoC.sdc" "" { Text "C:/Users/MORSUCCI/Documents/initData1/DE1_SoC.sdc" 80 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1489517553059 ""}  } { { "C:/Users/MORSUCCI/Documents/initData1/DE1_SoC.sdc" "" { Text "C:/Users/MORSUCCI/Documents/initData1/DE1_SoC.sdc" 80 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1489517553059 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE1_SoC.sdc 80 Argument -clock is not an object ID " "Ignored set_output_delay at DE1_SoC.sdc(80): Argument -clock is not an object ID" {  } { { "C:/Users/MORSUCCI/Documents/initData1/DE1_SoC.sdc" "" { Text "C:/Users/MORSUCCI/Documents/initData1/DE1_SoC.sdc" 80 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1489517553059 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE1_SoC.sdc 81 Argument <targets> is an empty collection " "Ignored set_output_delay at DE1_SoC.sdc(81): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -min -clock clk_dram -0.755 \[get_ports DRAM_WE_N\] " "set_output_delay -min -clock clk_dram -0.755 \[get_ports DRAM_WE_N\]" {  } { { "C:/Users/MORSUCCI/Documents/initData1/DE1_SoC.sdc" "" { Text "C:/Users/MORSUCCI/Documents/initData1/DE1_SoC.sdc" 81 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1489517553059 ""}  } { { "C:/Users/MORSUCCI/Documents/initData1/DE1_SoC.sdc" "" { Text "C:/Users/MORSUCCI/Documents/initData1/DE1_SoC.sdc" 81 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1489517553059 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE1_SoC.sdc 81 Argument -clock is not an object ID " "Ignored set_output_delay at DE1_SoC.sdc(81): Argument -clock is not an object ID" {  } { { "C:/Users/MORSUCCI/Documents/initData1/DE1_SoC.sdc" "" { Text "C:/Users/MORSUCCI/Documents/initData1/DE1_SoC.sdc" 81 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1489517553059 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE1_SoC.sdc 82 DRAM_CKE port " "Ignored filter at DE1_SoC.sdc(82): DRAM_CKE could not be matched with a port" {  } { { "C:/Users/MORSUCCI/Documents/initData1/DE1_SoC.sdc" "" { Text "C:/Users/MORSUCCI/Documents/initData1/DE1_SoC.sdc" 82 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Quartus II" 0 -1 1489517553059 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE1_SoC.sdc 82 Argument <targets> is an empty collection " "Ignored set_output_delay at DE1_SoC.sdc(82): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -max -clock clk_dram 1.496  \[get_ports DRAM_CKE\] " "set_output_delay -max -clock clk_dram 1.496  \[get_ports DRAM_CKE\]" {  } { { "C:/Users/MORSUCCI/Documents/initData1/DE1_SoC.sdc" "" { Text "C:/Users/MORSUCCI/Documents/initData1/DE1_SoC.sdc" 82 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1489517553059 ""}  } { { "C:/Users/MORSUCCI/Documents/initData1/DE1_SoC.sdc" "" { Text "C:/Users/MORSUCCI/Documents/initData1/DE1_SoC.sdc" 82 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1489517553059 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE1_SoC.sdc 82 Argument -clock is not an object ID " "Ignored set_output_delay at DE1_SoC.sdc(82): Argument -clock is not an object ID" {  } { { "C:/Users/MORSUCCI/Documents/initData1/DE1_SoC.sdc" "" { Text "C:/Users/MORSUCCI/Documents/initData1/DE1_SoC.sdc" 82 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1489517553059 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE1_SoC.sdc 83 Argument <targets> is an empty collection " "Ignored set_output_delay at DE1_SoC.sdc(83): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -min -clock clk_dram -0.804 \[get_ports DRAM_CKE\] " "set_output_delay -min -clock clk_dram -0.804 \[get_ports DRAM_CKE\]" {  } { { "C:/Users/MORSUCCI/Documents/initData1/DE1_SoC.sdc" "" { Text "C:/Users/MORSUCCI/Documents/initData1/DE1_SoC.sdc" 83 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1489517553059 ""}  } { { "C:/Users/MORSUCCI/Documents/initData1/DE1_SoC.sdc" "" { Text "C:/Users/MORSUCCI/Documents/initData1/DE1_SoC.sdc" 83 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1489517553059 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE1_SoC.sdc 83 Argument -clock is not an object ID " "Ignored set_output_delay at DE1_SoC.sdc(83): Argument -clock is not an object ID" {  } { { "C:/Users/MORSUCCI/Documents/initData1/DE1_SoC.sdc" "" { Text "C:/Users/MORSUCCI/Documents/initData1/DE1_SoC.sdc" 83 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1489517553059 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE1_SoC.sdc 84 DRAM_CS_N port " "Ignored filter at DE1_SoC.sdc(84): DRAM_CS_N could not be matched with a port" {  } { { "C:/Users/MORSUCCI/Documents/initData1/DE1_SoC.sdc" "" { Text "C:/Users/MORSUCCI/Documents/initData1/DE1_SoC.sdc" 84 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Quartus II" 0 -1 1489517553059 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE1_SoC.sdc 84 Argument <targets> is an empty collection " "Ignored set_output_delay at DE1_SoC.sdc(84): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -max -clock clk_dram 1.508  \[get_ports DRAM_CS_N\] " "set_output_delay -max -clock clk_dram 1.508  \[get_ports DRAM_CS_N\]" {  } { { "C:/Users/MORSUCCI/Documents/initData1/DE1_SoC.sdc" "" { Text "C:/Users/MORSUCCI/Documents/initData1/DE1_SoC.sdc" 84 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1489517553059 ""}  } { { "C:/Users/MORSUCCI/Documents/initData1/DE1_SoC.sdc" "" { Text "C:/Users/MORSUCCI/Documents/initData1/DE1_SoC.sdc" 84 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1489517553059 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE1_SoC.sdc 84 Argument -clock is not an object ID " "Ignored set_output_delay at DE1_SoC.sdc(84): Argument -clock is not an object ID" {  } { { "C:/Users/MORSUCCI/Documents/initData1/DE1_SoC.sdc" "" { Text "C:/Users/MORSUCCI/Documents/initData1/DE1_SoC.sdc" 84 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1489517553059 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE1_SoC.sdc 85 Argument <targets> is an empty collection " "Ignored set_output_delay at DE1_SoC.sdc(85): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -min -clock clk_dram -0.792 \[get_ports DRAM_CS_N\] " "set_output_delay -min -clock clk_dram -0.792 \[get_ports DRAM_CS_N\]" {  } { { "C:/Users/MORSUCCI/Documents/initData1/DE1_SoC.sdc" "" { Text "C:/Users/MORSUCCI/Documents/initData1/DE1_SoC.sdc" 85 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1489517553059 ""}  } { { "C:/Users/MORSUCCI/Documents/initData1/DE1_SoC.sdc" "" { Text "C:/Users/MORSUCCI/Documents/initData1/DE1_SoC.sdc" 85 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1489517553059 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE1_SoC.sdc 85 Argument -clock is not an object ID " "Ignored set_output_delay at DE1_SoC.sdc(85): Argument -clock is not an object ID" {  } { { "C:/Users/MORSUCCI/Documents/initData1/DE1_SoC.sdc" "" { Text "C:/Users/MORSUCCI/Documents/initData1/DE1_SoC.sdc" 85 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1489517553059 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE1_SoC.sdc 87 VGA_R* port " "Ignored filter at DE1_SoC.sdc(87): VGA_R* could not be matched with a port" {  } { { "C:/Users/MORSUCCI/Documents/initData1/DE1_SoC.sdc" "" { Text "C:/Users/MORSUCCI/Documents/initData1/DE1_SoC.sdc" 87 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Quartus II" 0 -1 1489517553059 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE1_SoC.sdc 87 clk_vga clock " "Ignored filter at DE1_SoC.sdc(87): clk_vga could not be matched with a clock" {  } { { "C:/Users/MORSUCCI/Documents/initData1/DE1_SoC.sdc" "" { Text "C:/Users/MORSUCCI/Documents/initData1/DE1_SoC.sdc" 87 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Quartus II" 0 -1 1489517553059 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE1_SoC.sdc 87 Argument <targets> is an empty collection " "Ignored set_output_delay at DE1_SoC.sdc(87): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -max -clock clk_vga 0.220 \[get_ports VGA_R*\] " "set_output_delay -max -clock clk_vga 0.220 \[get_ports VGA_R*\]" {  } { { "C:/Users/MORSUCCI/Documents/initData1/DE1_SoC.sdc" "" { Text "C:/Users/MORSUCCI/Documents/initData1/DE1_SoC.sdc" 87 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1489517553059 ""}  } { { "C:/Users/MORSUCCI/Documents/initData1/DE1_SoC.sdc" "" { Text "C:/Users/MORSUCCI/Documents/initData1/DE1_SoC.sdc" 87 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1489517553059 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE1_SoC.sdc 87 Argument -clock is not an object ID " "Ignored set_output_delay at DE1_SoC.sdc(87): Argument -clock is not an object ID" {  } { { "C:/Users/MORSUCCI/Documents/initData1/DE1_SoC.sdc" "" { Text "C:/Users/MORSUCCI/Documents/initData1/DE1_SoC.sdc" 87 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1489517553059 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE1_SoC.sdc 88 Argument <targets> is an empty collection " "Ignored set_output_delay at DE1_SoC.sdc(88): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -min -clock clk_vga -1.506 \[get_ports VGA_R*\] " "set_output_delay -min -clock clk_vga -1.506 \[get_ports VGA_R*\]" {  } { { "C:/Users/MORSUCCI/Documents/initData1/DE1_SoC.sdc" "" { Text "C:/Users/MORSUCCI/Documents/initData1/DE1_SoC.sdc" 88 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1489517553059 ""}  } { { "C:/Users/MORSUCCI/Documents/initData1/DE1_SoC.sdc" "" { Text "C:/Users/MORSUCCI/Documents/initData1/DE1_SoC.sdc" 88 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1489517553059 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE1_SoC.sdc 88 Argument -clock is not an object ID " "Ignored set_output_delay at DE1_SoC.sdc(88): Argument -clock is not an object ID" {  } { { "C:/Users/MORSUCCI/Documents/initData1/DE1_SoC.sdc" "" { Text "C:/Users/MORSUCCI/Documents/initData1/DE1_SoC.sdc" 88 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1489517553059 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE1_SoC.sdc 89 VGA_G* port " "Ignored filter at DE1_SoC.sdc(89): VGA_G* could not be matched with a port" {  } { { "C:/Users/MORSUCCI/Documents/initData1/DE1_SoC.sdc" "" { Text "C:/Users/MORSUCCI/Documents/initData1/DE1_SoC.sdc" 89 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Quartus II" 0 -1 1489517553059 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE1_SoC.sdc 89 Argument <targets> is an empty collection " "Ignored set_output_delay at DE1_SoC.sdc(89): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -max -clock clk_vga 0.212 \[get_ports VGA_G*\] " "set_output_delay -max -clock clk_vga 0.212 \[get_ports VGA_G*\]" {  } { { "C:/Users/MORSUCCI/Documents/initData1/DE1_SoC.sdc" "" { Text "C:/Users/MORSUCCI/Documents/initData1/DE1_SoC.sdc" 89 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1489517553059 ""}  } { { "C:/Users/MORSUCCI/Documents/initData1/DE1_SoC.sdc" "" { Text "C:/Users/MORSUCCI/Documents/initData1/DE1_SoC.sdc" 89 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1489517553059 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE1_SoC.sdc 89 Argument -clock is not an object ID " "Ignored set_output_delay at DE1_SoC.sdc(89): Argument -clock is not an object ID" {  } { { "C:/Users/MORSUCCI/Documents/initData1/DE1_SoC.sdc" "" { Text "C:/Users/MORSUCCI/Documents/initData1/DE1_SoC.sdc" 89 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1489517553059 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE1_SoC.sdc 90 Argument <targets> is an empty collection " "Ignored set_output_delay at DE1_SoC.sdc(90): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -min -clock clk_vga -1.519 \[get_ports VGA_G*\] " "set_output_delay -min -clock clk_vga -1.519 \[get_ports VGA_G*\]" {  } { { "C:/Users/MORSUCCI/Documents/initData1/DE1_SoC.sdc" "" { Text "C:/Users/MORSUCCI/Documents/initData1/DE1_SoC.sdc" 90 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1489517553059 ""}  } { { "C:/Users/MORSUCCI/Documents/initData1/DE1_SoC.sdc" "" { Text "C:/Users/MORSUCCI/Documents/initData1/DE1_SoC.sdc" 90 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1489517553059 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE1_SoC.sdc 90 Argument -clock is not an object ID " "Ignored set_output_delay at DE1_SoC.sdc(90): Argument -clock is not an object ID" {  } { { "C:/Users/MORSUCCI/Documents/initData1/DE1_SoC.sdc" "" { Text "C:/Users/MORSUCCI/Documents/initData1/DE1_SoC.sdc" 90 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1489517553059 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE1_SoC.sdc 91 VGA_B* port " "Ignored filter at DE1_SoC.sdc(91): VGA_B* could not be matched with a port" {  } { { "C:/Users/MORSUCCI/Documents/initData1/DE1_SoC.sdc" "" { Text "C:/Users/MORSUCCI/Documents/initData1/DE1_SoC.sdc" 91 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Quartus II" 0 -1 1489517553059 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE1_SoC.sdc 91 Argument <targets> is an empty collection " "Ignored set_output_delay at DE1_SoC.sdc(91): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -max -clock clk_vga 0.264 \[get_ports VGA_B*\] " "set_output_delay -max -clock clk_vga 0.264 \[get_ports VGA_B*\]" {  } { { "C:/Users/MORSUCCI/Documents/initData1/DE1_SoC.sdc" "" { Text "C:/Users/MORSUCCI/Documents/initData1/DE1_SoC.sdc" 91 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1489517553059 ""}  } { { "C:/Users/MORSUCCI/Documents/initData1/DE1_SoC.sdc" "" { Text "C:/Users/MORSUCCI/Documents/initData1/DE1_SoC.sdc" 91 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1489517553059 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE1_SoC.sdc 91 Argument -clock is not an object ID " "Ignored set_output_delay at DE1_SoC.sdc(91): Argument -clock is not an object ID" {  } { { "C:/Users/MORSUCCI/Documents/initData1/DE1_SoC.sdc" "" { Text "C:/Users/MORSUCCI/Documents/initData1/DE1_SoC.sdc" 91 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1489517553059 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE1_SoC.sdc 92 Argument <targets> is an empty collection " "Ignored set_output_delay at DE1_SoC.sdc(92): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -min -clock clk_vga -1.519 \[get_ports VGA_B*\] " "set_output_delay -min -clock clk_vga -1.519 \[get_ports VGA_B*\]" {  } { { "C:/Users/MORSUCCI/Documents/initData1/DE1_SoC.sdc" "" { Text "C:/Users/MORSUCCI/Documents/initData1/DE1_SoC.sdc" 92 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1489517553059 ""}  } { { "C:/Users/MORSUCCI/Documents/initData1/DE1_SoC.sdc" "" { Text "C:/Users/MORSUCCI/Documents/initData1/DE1_SoC.sdc" 92 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1489517553059 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE1_SoC.sdc 92 Argument -clock is not an object ID " "Ignored set_output_delay at DE1_SoC.sdc(92): Argument -clock is not an object ID" {  } { { "C:/Users/MORSUCCI/Documents/initData1/DE1_SoC.sdc" "" { Text "C:/Users/MORSUCCI/Documents/initData1/DE1_SoC.sdc" 92 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1489517553059 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE1_SoC.sdc 93 VGA_BLANK port " "Ignored filter at DE1_SoC.sdc(93): VGA_BLANK could not be matched with a port" {  } { { "C:/Users/MORSUCCI/Documents/initData1/DE1_SoC.sdc" "" { Text "C:/Users/MORSUCCI/Documents/initData1/DE1_SoC.sdc" 93 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Quartus II" 0 -1 1489517553069 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE1_SoC.sdc 93 Argument <targets> is an empty collection " "Ignored set_output_delay at DE1_SoC.sdc(93): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -max -clock clk_vga 0.215 \[get_ports VGA_BLANK\] " "set_output_delay -max -clock clk_vga 0.215 \[get_ports VGA_BLANK\]" {  } { { "C:/Users/MORSUCCI/Documents/initData1/DE1_SoC.sdc" "" { Text "C:/Users/MORSUCCI/Documents/initData1/DE1_SoC.sdc" 93 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1489517553069 ""}  } { { "C:/Users/MORSUCCI/Documents/initData1/DE1_SoC.sdc" "" { Text "C:/Users/MORSUCCI/Documents/initData1/DE1_SoC.sdc" 93 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1489517553069 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE1_SoC.sdc 93 Argument -clock is not an object ID " "Ignored set_output_delay at DE1_SoC.sdc(93): Argument -clock is not an object ID" {  } { { "C:/Users/MORSUCCI/Documents/initData1/DE1_SoC.sdc" "" { Text "C:/Users/MORSUCCI/Documents/initData1/DE1_SoC.sdc" 93 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1489517553069 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE1_SoC.sdc 94 Argument <targets> is an empty collection " "Ignored set_output_delay at DE1_SoC.sdc(94): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -min -clock clk_vga -1.485 \[get_ports VGA_BLANK\] " "set_output_delay -min -clock clk_vga -1.485 \[get_ports VGA_BLANK\]" {  } { { "C:/Users/MORSUCCI/Documents/initData1/DE1_SoC.sdc" "" { Text "C:/Users/MORSUCCI/Documents/initData1/DE1_SoC.sdc" 94 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1489517553069 ""}  } { { "C:/Users/MORSUCCI/Documents/initData1/DE1_SoC.sdc" "" { Text "C:/Users/MORSUCCI/Documents/initData1/DE1_SoC.sdc" 94 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1489517553069 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE1_SoC.sdc 94 Argument -clock is not an object ID " "Ignored set_output_delay at DE1_SoC.sdc(94): Argument -clock is not an object ID" {  } { { "C:/Users/MORSUCCI/Documents/initData1/DE1_SoC.sdc" "" { Text "C:/Users/MORSUCCI/Documents/initData1/DE1_SoC.sdc" 94 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1489517553069 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "FivePhaseClock:FPC\|ps\[0\] " "Node: FivePhaseClock:FPC\|ps\[0\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register PilelinedCPU:CPU\|SRAM:Cache\|MDR\[16\] FivePhaseClock:FPC\|ps\[0\] " "Register PilelinedCPU:CPU\|SRAM:Cache\|MDR\[16\] is being clocked by FivePhaseClock:FPC\|ps\[0\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Quartus II" 0 -1 1489517553169 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1489517553169 "|DE1TopLevel|FivePhaseClock:FPC|ps[0]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "Count\[22\] " "Node: Count\[22\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register FivePhaseClock:FPC\|ps\[2\] Count\[22\] " "Register FivePhaseClock:FPC\|ps\[2\] is being clocked by Count\[22\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Quartus II" 0 -1 1489517553169 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1489517553169 "|DE1TopLevel|Count[22]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "PilelinedCPU:CPU\|ExCntrl\[10\] " "Node: PilelinedCPU:CPU\|ExCntrl\[10\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch PilelinedCPU:CPU\|alu:ALU\|augend\[10\] PilelinedCPU:CPU\|ExCntrl\[10\] " "Latch PilelinedCPU:CPU\|alu:ALU\|augend\[10\] is being clocked by PilelinedCPU:CPU\|ExCntrl\[10\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Quartus II" 0 -1 1489517553169 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1489517553169 "|DE1TopLevel|PilelinedCPU:CPU|ExCntrl[10]"}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1489517553279 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Quartus II" 0 0 1489517553319 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 85C Model" 0 0 "Quartus II" 0 0 1489517553369 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 9.117 " "Worst-case setup slack is 9.117" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1489517553669 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1489517553669 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.117               0.000 CLOCK_50  " "    9.117               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1489517553669 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   10.709               0.000 altera_reserved_tck  " "   10.709               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1489517553669 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1489517553669 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.277 " "Worst-case hold slack is 0.277" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1489517553719 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1489517553719 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.277               0.000 CLOCK_50  " "    0.277               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1489517553719 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.355               0.000 altera_reserved_tck  " "    0.355               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1489517553719 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1489517553719 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 15.231 " "Worst-case recovery slack is 15.231" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1489517553749 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1489517553749 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   15.231               0.000 altera_reserved_tck  " "   15.231               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1489517553749 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1489517553749 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.798 " "Worst-case removal slack is 0.798" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1489517553779 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1489517553779 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.798               0.000 altera_reserved_tck  " "    0.798               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1489517553779 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1489517553779 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 8.852 " "Worst-case minimum pulse width slack is 8.852" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1489517553789 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1489517553789 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.852               0.000 CLOCK_50  " "    8.852               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1489517553789 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   15.271               0.000 altera_reserved_tck  " "   15.271               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1489517553789 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1489517553789 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 873 synchronizer chains. " "Report Metastability: Found 873 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "The design MTBF is not calculated because there are no specified synchronizers in the design. " "The design MTBF is not calculated because there are no specified synchronizers in the design." {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1489517554209 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 873 " "Number of Synchronizer Chains Found: 873" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1489517554209 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1489517554209 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1489517554209 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 43.531 ns " "Worst Case Available Settling Time: 43.531 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1489517554209 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1489517554209 ""}  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1489517554209 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 0C Model" 0 0 "Quartus II" 0 0 1489517554249 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Quartus II" 0 -1 1489517554339 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Quartus II" 0 -1 1489517563030 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "FivePhaseClock:FPC\|ps\[0\] " "Node: FivePhaseClock:FPC\|ps\[0\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register PilelinedCPU:CPU\|SRAM:Cache\|MDR\[16\] FivePhaseClock:FPC\|ps\[0\] " "Register PilelinedCPU:CPU\|SRAM:Cache\|MDR\[16\] is being clocked by FivePhaseClock:FPC\|ps\[0\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Quartus II" 0 -1 1489517564220 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1489517564220 "|DE1TopLevel|FivePhaseClock:FPC|ps[0]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "Count\[22\] " "Node: Count\[22\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register FivePhaseClock:FPC\|ps\[2\] Count\[22\] " "Register FivePhaseClock:FPC\|ps\[2\] is being clocked by Count\[22\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Quartus II" 0 -1 1489517564220 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1489517564220 "|DE1TopLevel|Count[22]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "PilelinedCPU:CPU\|ExCntrl\[10\] " "Node: PilelinedCPU:CPU\|ExCntrl\[10\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch PilelinedCPU:CPU\|alu:ALU\|augend\[10\] PilelinedCPU:CPU\|ExCntrl\[10\] " "Latch PilelinedCPU:CPU\|alu:ALU\|augend\[10\] is being clocked by PilelinedCPU:CPU\|ExCntrl\[10\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Quartus II" 0 -1 1489517564220 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1489517564220 "|DE1TopLevel|PilelinedCPU:CPU|ExCntrl[10]"}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1489517564260 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 9.262 " "Worst-case setup slack is 9.262" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1489517564560 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1489517564560 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.262               0.000 CLOCK_50  " "    9.262               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1489517564560 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   10.743               0.000 altera_reserved_tck  " "   10.743               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1489517564560 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1489517564560 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.251 " "Worst-case hold slack is 0.251" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1489517564640 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1489517564640 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.251               0.000 CLOCK_50  " "    0.251               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1489517564640 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.371               0.000 altera_reserved_tck  " "    0.371               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1489517564640 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1489517564640 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 15.271 " "Worst-case recovery slack is 15.271" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1489517564710 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1489517564710 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   15.271               0.000 altera_reserved_tck  " "   15.271               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1489517564710 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1489517564710 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.758 " "Worst-case removal slack is 0.758" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1489517564760 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1489517564760 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.758               0.000 altera_reserved_tck  " "    0.758               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1489517564760 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1489517564760 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 8.842 " "Worst-case minimum pulse width slack is 8.842" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1489517564810 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1489517564810 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.842               0.000 CLOCK_50  " "    8.842               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1489517564810 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   15.234               0.000 altera_reserved_tck  " "   15.234               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1489517564810 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1489517564810 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 873 synchronizer chains. " "Report Metastability: Found 873 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "The design MTBF is not calculated because there are no specified synchronizers in the design. " "The design MTBF is not calculated because there are no specified synchronizers in the design." {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1489517565090 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 873 " "Number of Synchronizer Chains Found: 873" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1489517565090 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1489517565090 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1489517565090 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 43.565 ns " "Worst Case Available Settling Time: 43.565 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1489517565090 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1489517565090 ""}  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1489517565090 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 85C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 85C Model" 0 0 "Quartus II" 0 0 1489517565160 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Quartus II" 0 -1 1489517565420 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Quartus II" 0 -1 1489517574310 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "FivePhaseClock:FPC\|ps\[0\] " "Node: FivePhaseClock:FPC\|ps\[0\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register PilelinedCPU:CPU\|SRAM:Cache\|MDR\[16\] FivePhaseClock:FPC\|ps\[0\] " "Register PilelinedCPU:CPU\|SRAM:Cache\|MDR\[16\] is being clocked by FivePhaseClock:FPC\|ps\[0\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Quartus II" 0 -1 1489517575480 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1489517575480 "|DE1TopLevel|FivePhaseClock:FPC|ps[0]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "Count\[22\] " "Node: Count\[22\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register FivePhaseClock:FPC\|ps\[2\] Count\[22\] " "Register FivePhaseClock:FPC\|ps\[2\] is being clocked by Count\[22\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Quartus II" 0 -1 1489517575480 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1489517575480 "|DE1TopLevel|Count[22]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "PilelinedCPU:CPU\|ExCntrl\[10\] " "Node: PilelinedCPU:CPU\|ExCntrl\[10\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch PilelinedCPU:CPU\|alu:ALU\|augend\[10\] PilelinedCPU:CPU\|ExCntrl\[10\] " "Latch PilelinedCPU:CPU\|alu:ALU\|augend\[10\] is being clocked by PilelinedCPU:CPU\|ExCntrl\[10\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Quartus II" 0 -1 1489517575480 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1489517575480 "|DE1TopLevel|PilelinedCPU:CPU|ExCntrl[10]"}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1489517575520 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 12.962 " "Worst-case setup slack is 12.962" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1489517575670 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1489517575670 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   12.962               0.000 CLOCK_50  " "   12.962               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1489517575670 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   13.648               0.000 altera_reserved_tck  " "   13.648               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1489517575670 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1489517575670 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.161 " "Worst-case hold slack is 0.161" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1489517575770 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1489517575770 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.161               0.000 CLOCK_50  " "    0.161               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1489517575770 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.176               0.000 altera_reserved_tck  " "    0.176               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1489517575770 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1489517575770 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 16.314 " "Worst-case recovery slack is 16.314" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1489517575850 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1489517575850 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   16.314               0.000 altera_reserved_tck  " "   16.314               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1489517575850 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1489517575850 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.430 " "Worst-case removal slack is 0.430" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1489517575930 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1489517575930 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.430               0.000 altera_reserved_tck  " "    0.430               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1489517575930 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1489517575930 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 8.477 " "Worst-case minimum pulse width slack is 8.477" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1489517576000 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1489517576000 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.477               0.000 CLOCK_50  " "    8.477               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1489517576000 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   14.857               0.000 altera_reserved_tck  " "   14.857               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1489517576000 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1489517576000 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 873 synchronizer chains. " "Report Metastability: Found 873 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "The design MTBF is not calculated because there are no specified synchronizers in the design. " "The design MTBF is not calculated because there are no specified synchronizers in the design." {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1489517576320 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 873 " "Number of Synchronizer Chains Found: 873" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1489517576320 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1489517576320 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1489517576320 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 46.619 ns " "Worst Case Available Settling Time: 46.619 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1489517576320 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1489517576320 ""}  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1489517576320 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 0C Model" 0 0 "Quartus II" 0 0 1489517576420 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "FivePhaseClock:FPC\|ps\[0\] " "Node: FivePhaseClock:FPC\|ps\[0\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register PilelinedCPU:CPU\|SRAM:Cache\|MDR\[16\] FivePhaseClock:FPC\|ps\[0\] " "Register PilelinedCPU:CPU\|SRAM:Cache\|MDR\[16\] is being clocked by FivePhaseClock:FPC\|ps\[0\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Quartus II" 0 -1 1489517577710 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1489517577710 "|DE1TopLevel|FivePhaseClock:FPC|ps[0]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "Count\[22\] " "Node: Count\[22\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register FivePhaseClock:FPC\|ps\[2\] Count\[22\] " "Register FivePhaseClock:FPC\|ps\[2\] is being clocked by Count\[22\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Quartus II" 0 -1 1489517577710 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1489517577710 "|DE1TopLevel|Count[22]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "PilelinedCPU:CPU\|ExCntrl\[10\] " "Node: PilelinedCPU:CPU\|ExCntrl\[10\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch PilelinedCPU:CPU\|alu:ALU\|augend\[10\] PilelinedCPU:CPU\|ExCntrl\[10\] " "Latch PilelinedCPU:CPU\|alu:ALU\|augend\[10\] is being clocked by PilelinedCPU:CPU\|ExCntrl\[10\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Quartus II" 0 -1 1489517577710 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1489517577710 "|DE1TopLevel|PilelinedCPU:CPU|ExCntrl[10]"}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1489517577750 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 13.691 " "Worst-case setup slack is 13.691" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1489517577910 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1489517577910 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   13.691               0.000 CLOCK_50  " "   13.691               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1489517577910 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   14.022               0.000 altera_reserved_tck  " "   14.022               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1489517577910 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1489517577910 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.122 " "Worst-case hold slack is 0.122" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1489517578040 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1489517578040 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.122               0.000 CLOCK_50  " "    0.122               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1489517578040 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.168               0.000 altera_reserved_tck  " "    0.168               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1489517578040 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1489517578040 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 16.467 " "Worst-case recovery slack is 16.467" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1489517578150 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1489517578150 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   16.467               0.000 altera_reserved_tck  " "   16.467               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1489517578150 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1489517578150 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.394 " "Worst-case removal slack is 0.394" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1489517578260 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1489517578260 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.394               0.000 altera_reserved_tck  " "    0.394               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1489517578260 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1489517578260 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 8.433 " "Worst-case minimum pulse width slack is 8.433" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1489517578360 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1489517578360 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.433               0.000 CLOCK_50  " "    8.433               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1489517578360 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   14.813               0.000 altera_reserved_tck  " "   14.813               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1489517578360 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1489517578360 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 873 synchronizer chains. " "Report Metastability: Found 873 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "The design MTBF is not calculated because there are no specified synchronizers in the design. " "The design MTBF is not calculated because there are no specified synchronizers in the design." {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1489517578690 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 873 " "Number of Synchronizer Chains Found: 873" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1489517578690 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1489517578690 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1489517578690 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 47.014 ns " "Worst Case Available Settling Time: 47.014 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1489517578690 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1489517578690 ""}  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1489517578690 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1489517581320 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1489517581320 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 112 s Quartus II 64-Bit " "Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 112 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1471 " "Peak virtual memory: 1471 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1489517583050 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Mar 14 11:53:03 2017 " "Processing ended: Tue Mar 14 11:53:03 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1489517583050 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:36 " "Elapsed time: 00:00:36" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1489517583050 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:19 " "Total CPU time (on all processors): 00:01:19" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1489517583050 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1489517583050 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1489517595842 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus II 64-Bit " "Running Quartus II 64-Bit EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 14.1.0 Build 186 12/03/2014 SJ Full Version " "Version 14.1.0 Build 186 12/03/2014 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1489517595842 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Mar 14 11:53:06 2017 " "Processing started: Tue Mar 14 11:53:06 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1489517595842 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1489517595842 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off DE1_SoC -c DE1_SoC " "Command: quartus_eda --read_settings_files=off --write_settings_files=off DE1_SoC -c DE1_SoC" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1489517595842 ""}
{ "Warning" "WQNETO_SWITCH_TO_FUNCTIONAL_SIMULATION" "" "Generated the EDA functional simulation files although EDA timing simulation option is chosen." {  } {  } 0 10905 "Generated the EDA functional simulation files although EDA timing simulation option is chosen." 0 0 "Quartus II" 0 -1 1489517598992 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "DE1_SoC.svo C:/Users/MORSUCCI/Documents/initData1/simulation/modelsim/ simulation " "Generated file DE1_SoC.svo in folder \"C:/Users/MORSUCCI/Documents/initData1/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1489517604023 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 1  Quartus II 64-Bit " "Quartus II 64-Bit EDA Netlist Writer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "989 " "Peak virtual memory: 989 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1489517604733 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Mar 14 11:53:24 2017 " "Processing ended: Tue Mar 14 11:53:24 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1489517604733 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:18 " "Elapsed time: 00:00:18" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1489517604733 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:09 " "Total CPU time (on all processors): 00:00:09" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1489517604733 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1489517604733 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 589 s " "Quartus II Full Compilation was successful. 0 errors, 589 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1489517605753 ""}
