@book{spear:svfe,
    title={SystemVerilog for Verification: A Guide to Learning the Testbench Language Features},
    edition= {3rd},
    author={Spear, C. and Tumbush, G.},
    isbn={9781461407140},
    year={2012},
    publisher={Springer US}
}
@book{salemi:uvmprimer,
    title={The UVM Primer: A Step-By-Step Introduction to the Universal Verification Methodology},
    author={R. Salemi},
    isbn={9780974164939},
    year={2013},
    publisher={Boston Light Press}
}
@article{IEEE:13642005,
  author   = {},
  journal  = {IEEE Std 1364-2005 (Revision of IEEE Std 1364-2001)},
  title    = {{IEEE} {S}tandard for {V}erilog {H}ardware {D}escription {L}anguage},
  year     = {2006},
  pages    = {1-590},
  doi      = {10.1109/IEEESTD.2006.99495}
}
@article{IEEE:18002005,
  author   = {},
  journal  = {IEEE Std 1800-2005},
  title    = {{IEEE} {S}tandard for {S}ystem{V}erilog: {U}nified {H}ardware {D}esign, {S}pecification and {V}erification {L}anguage},
  year     = {2005},
  pages    = {1-648},
  doi      = {10.1109/IEEESTD.2005.97972}
}
@article{IEEE:1800.22020,
  author   = {},
  journal  = {IEEE Std 1800.2-2020},
  title    = {{IEEE} {S}tandard for {U}niversal {V}erification {M}ethodology {L}anguage {R}eference {M}anual},
  year     = {2020},
  pages    = {1-458},
  doi      = {10.1109/IEEESTD.2020.9195920}
}
@book{SPARC:manv8,
  title={The SPARC Architecture Manual: Version 8},
  author={{SPARC International}},
  isbn={9780138250010},
  year={1992},
  publisher={Prentice Hall}
}
