// Seed: 1562438694
module module_0;
  assign id_1 = 1 ^ 1;
  assign id_1 = id_1;
  supply0 id_2 = id_2, id_3 = 1'b0 | 1;
  assign id_3 = id_3;
  wire id_4;
  wire id_5;
endmodule
module module_1 (
    input tri1 id_0,
    input supply0 id_1,
    output tri0 id_2,
    output tri0 id_3,
    output tri1 id_4,
    input wire id_5,
    input tri1 id_6,
    input tri0 id_7,
    output tri id_8,
    output tri0 id_9,
    input wand id_10,
    input wor id_11,
    input tri id_12,
    output wand id_13,
    input supply1 id_14,
    input uwire id_15
    , id_20,
    input tri1 id_16,
    output supply1 id_17,
    output wand id_18
);
  assign id_8 = id_1;
  module_0();
endmodule
