<HTML>
<HEAD><TITLE>Lattice Synthesis Timing Report</TITLE>
<STYLE TYPE="text/css">
<!--
 body,pre{    font-family:'Courier New', monospace;    color: #000000;    font-size:88%;    background-color: #ffffff;}h1 {    font-weight: bold;    margin-top: 24px;    margin-bottom: 10px;    border-bottom: 3px solid #000;    font-size: 1em;}h2 {    font-weight: bold;    margin-top: 18px;    margin-bottom: 5px;    font-size: 0.90em;}h3 {    font-weight: bold;    margin-top: 12px;    margin-bottom: 5px;    font-size: 0.80em;}p {    font-size:78%;}P.Table {    margin-top: 4px;    margin-bottom: 4px;    margin-right: 4px;    margin-left: 4px;}table{    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    border-collapse: collapse;}th {    font-weight:bold;    padding: 4px;    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    vertical-align:top;    text-align:left;    font-size:78%;}td {    padding: 4px;    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    vertical-align:top;    font-size:78%;}a {    color:#013C9A;    text-decoration:none;}a:visited {    color:#013C9A;}a:hover, a:active {    text-decoration:underline;    color:#5BAFD4;}.pass{background-color: #00ff00;}.fail{background-color: #ff0000;}.comment{    font-size: 90%;    font-style: italic;}
-->
</STYLE>
</HEAD>
<PRE><A name="Map_Twr"></A><B><U><big>Lattice Synthesis Timing Report</big></U></B>
--------------------------------------------------------------------------------
Lattice Synthesis Timing Report, Version  
Thu Jan 24 17:21:36 2019

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2017 Lattice Semiconductor Corporation,  All rights reserved.

<A name="mtw1_ri"></A><B><U><big>Report Information</big></U></B>
------------------
Design:     Amp_Adjust
Constraint file:  
Report level:    verbose report, limited to 3 items per constraint
--------------------------------------------------------------------------------



================================================================================
Constraint: create_clock -period 1000.000000 -name clk3 [get_nets \u1/A_state_N_49]
            0 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


================================================================================
Constraint: create_clock -period 1000.000000 -name clk2 [get_nets \u1/clk_500us]
            4 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed:  The following path meets requirements by 998.081ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1S3AX    CK             \u1/key_a_r1_63  (from \u1/clk_500us +)
   Destination:    FD1S3AX    D              \u1/key_a_r2_64  (to \u1/clk_500us +)

   Delay:                   1.759ns  (25.2% logic, 74.8% route), 1 logic levels.

 Constraint Details:

      1.759ns data_path \u1/key_a_r1_63 to \u1/key_a_r2_64 meets
    1000.000ns delay constraint less
      0.160ns L_S requirement (totaling 999.840ns) by 998.081ns

 Path Details: \u1/key_a_r1_63 to \u1/key_a_r2_64

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.444             CK to Q              \u1/key_a_r1_63 (from \u1/clk_500us)
Route         3   e 1.315                                  \u1/key_a_r1
                  --------
                    1.759  (25.2% logic, 74.8% route), 1 logic levels.


Passed:  The following path meets requirements by 998.081ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1S3AX    CK             \u1/key_b_r1_67  (from \u1/clk_500us +)
   Destination:    FD1S3AX    D              \u1/key_b_r2_68  (to \u1/clk_500us +)

   Delay:                   1.759ns  (25.2% logic, 74.8% route), 1 logic levels.

 Constraint Details:

      1.759ns data_path \u1/key_b_r1_67 to \u1/key_b_r2_68 meets
    1000.000ns delay constraint less
      0.160ns L_S requirement (totaling 999.840ns) by 998.081ns

 Path Details: \u1/key_b_r1_67 to \u1/key_b_r2_68

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.444             CK to Q              \u1/key_b_r1_67 (from \u1/clk_500us)
Route         3   e 1.315                                  \u1/key_b_r1
                  --------
                    1.759  (25.2% logic, 74.8% route), 1 logic levels.


Passed:  The following path meets requirements by 998.455ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1S3AX    CK             \u1/key_a_r_62  (from \u1/clk_500us +)
   Destination:    FD1S3AX    D              \u1/key_a_r1_63  (to \u1/clk_500us +)

   Delay:                   1.385ns  (32.1% logic, 67.9% route), 1 logic levels.

 Constraint Details:

      1.385ns data_path \u1/key_a_r_62 to \u1/key_a_r1_63 meets
    1000.000ns delay constraint less
      0.160ns L_S requirement (totaling 999.840ns) by 998.455ns

 Path Details: \u1/key_a_r_62 to \u1/key_a_r1_63

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.444             CK to Q              \u1/key_a_r_62 (from \u1/clk_500us)
Route         1   e 0.941                                  \u1/key_a_r
                  --------
                    1.385  (32.1% logic, 67.9% route), 1 logic levels.

Report: 1.919 ns is the maximum delay for this constraint.



================================================================================
Constraint: create_clock -period 1000.000000 -name clk1 [get_nets \u1/B_state_N_39]
            0 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


================================================================================
Constraint: create_clock -period 1000.000000 -name clk0 [get_nets clk_c]
            327 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed:  The following path meets requirements by 991.629ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1S3IX    CK             \u1/cnt_84_85__i4  (from clk_c +)
   Destination:    FD1S3IX    CD             \u1/cnt_84_85__i12  (to clk_c +)

   Delay:                   8.211ns  (29.4% logic, 70.6% route), 5 logic levels.

 Constraint Details:

      8.211ns data_path \u1/cnt_84_85__i4 to \u1/cnt_84_85__i12 meets
    1000.000ns delay constraint less
      0.160ns L_S requirement (totaling 999.840ns) by 991.629ns

 Path Details: \u1/cnt_84_85__i4 to \u1/cnt_84_85__i12

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.444             CK to Q              \u1/cnt_84_85__i4 (from clk_c)
Route         3   e 1.315                                  \u1/cnt[3]
LUT4        ---     0.493              B to Z              \u1/i94_4_lut
Route         1   e 0.941                                  \u1/n8
LUT4        ---     0.493              D to Z              \u1/i102_4_lut
Route         1   e 0.941                                  \u1/n14
LUT4        ---     0.493              A to Z              \u1/i3_4_lut
Route         1   e 0.941                                  \u1/n553
LUT4        ---     0.493              A to Z              \u1/i110_3_lut
Route        12   e 1.657                                  \u1/cnt_12__N_29
                  --------
                    8.211  (29.4% logic, 70.6% route), 5 logic levels.


Passed:  The following path meets requirements by 991.629ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1S3IX    CK             \u1/cnt_84_85__i4  (from clk_c +)
   Destination:    FD1S3IX    CD             \u1/cnt_84_85__i11  (to clk_c +)

   Delay:                   8.211ns  (29.4% logic, 70.6% route), 5 logic levels.

 Constraint Details:

      8.211ns data_path \u1/cnt_84_85__i4 to \u1/cnt_84_85__i11 meets
    1000.000ns delay constraint less
      0.160ns L_S requirement (totaling 999.840ns) by 991.629ns

 Path Details: \u1/cnt_84_85__i4 to \u1/cnt_84_85__i11

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.444             CK to Q              \u1/cnt_84_85__i4 (from clk_c)
Route         3   e 1.315                                  \u1/cnt[3]
LUT4        ---     0.493              B to Z              \u1/i94_4_lut
Route         1   e 0.941                                  \u1/n8
LUT4        ---     0.493              D to Z              \u1/i102_4_lut
Route         1   e 0.941                                  \u1/n14
LUT4        ---     0.493              A to Z              \u1/i3_4_lut
Route         1   e 0.941                                  \u1/n553
LUT4        ---     0.493              A to Z              \u1/i110_3_lut
Route        12   e 1.657                                  \u1/cnt_12__N_29
                  --------
                    8.211  (29.4% logic, 70.6% route), 5 logic levels.


Passed:  The following path meets requirements by 991.629ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1S3IX    CK             \u1/cnt_84_85__i4  (from clk_c +)
   Destination:    FD1S3IX    CD             \u1/cnt_84_85__i10  (to clk_c +)

   Delay:                   8.211ns  (29.4% logic, 70.6% route), 5 logic levels.

 Constraint Details:

      8.211ns data_path \u1/cnt_84_85__i4 to \u1/cnt_84_85__i10 meets
    1000.000ns delay constraint less
      0.160ns L_S requirement (totaling 999.840ns) by 991.629ns

 Path Details: \u1/cnt_84_85__i4 to \u1/cnt_84_85__i10

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.444             CK to Q              \u1/cnt_84_85__i4 (from clk_c)
Route         3   e 1.315                                  \u1/cnt[3]
LUT4        ---     0.493              B to Z              \u1/i94_4_lut
Route         1   e 0.941                                  \u1/n8
LUT4        ---     0.493              D to Z              \u1/i102_4_lut
Route         1   e 0.941                                  \u1/n14
LUT4        ---     0.493              A to Z              \u1/i3_4_lut
Route         1   e 0.941                                  \u1/n553
LUT4        ---     0.493              A to Z              \u1/i110_3_lut
Route        12   e 1.657                                  \u1/cnt_12__N_29
                  --------
                    8.211  (29.4% logic, 70.6% route), 5 logic levels.

Report: 8.371 ns is the maximum delay for this constraint.


<A name="mtw1_rs"></A><B><U><big>Timing Report Summary</big></U></B>
--------------
--------------------------------------------------------------------------------
Constraint                              |   Constraint|       Actual|Levels
--------------------------------------------------------------------------------
                                        |             |             |
create_clock -period 1000.000000 -name  |             |             |
clk3 [get_nets \u1/A_state_N_49]        |            -|            -|     0  
                                        |             |             |
create_clock -period 1000.000000 -name  |             |             |
clk2 [get_nets \u1/clk_500us]           |  1000.000 ns|     1.919 ns|     1  
                                        |             |             |
create_clock -period 1000.000000 -name  |             |             |
clk1 [get_nets \u1/B_state_N_39]        |            -|            -|     0  
                                        |             |             |
create_clock -period 1000.000000 -name  |             |             |
clk0 [get_nets clk_c]                   |  1000.000 ns|     8.371 ns|     5  
                                        |             |             |
--------------------------------------------------------------------------------


All constraints were met.



<A name="mtw1_ts"></A><B><U><big>Timing summary:</big></U></B>
---------------

Timing errors: 0  Score: 0

Constraints cover  331 paths, 82 nets, and 206 connections (70.5% coverage)


Peak memory: 59494400 bytes, TRCE: 1867776 bytes, DLYMAN: 0 bytes
CPU_TIME_REPORT: 0 secs 



<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
</PRE></FONT>
</BODY>
</HTML>
