// Seed: 3560840830
module module_0 ();
  bit id_1;
  always @(posedge id_1 or negedge 1) begin : LABEL_0
    #(id_1) begin : LABEL_1
      id_1 <= (1'd0);
    end
    `define pp_2 0
    `pp_2 <= (id_1);
  end
endmodule
module module_1 #(
    parameter id_3 = 32'd2
) (
    id_1,
    id_2,
    _id_3,
    id_4
);
  input wire id_4;
  input wire _id_3;
  inout wire id_2;
  output wire id_1;
  wire [id_3 : id_3] id_5;
  wire id_6;
  assign id_6 = id_6;
  module_0 modCall_1 ();
  assign modCall_1.id_1 = 0;
endmodule
