INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/david/OneDrive/Dokumenty/GitHub/digital-electronics-1/project/20220503/Simulation/Simulation.srcs/sim_1/imports/new/tb_alphabet_to_code.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb_alphabet_to_code'
