INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Carlos/Vivado-Workspace/DSED_LAB/DSED_LAB.srcs/sources_1/ip/clk_12MHz/clk_12MHz_sim_netlist.vhdl" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity clk_12MHz_clk_12MHz_clk_wiz
INFO: [VRFC 10-307] analyzing entity clk_12MHz
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Carlos/Vivado-Workspace/DSED_LAB/DSED_LAB.srcs/sources_1/new/package_dsed.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Carlos/Vivado-Workspace/DSED_LAB/DSED_LAB.srcs/sources_1/new/FSMD_microphone.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity FSMD_microphone
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Carlos/Vivado-Workspace/DSED_LAB/DSED_LAB.srcs/sources_1/new/audio_interface.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity audio_interface
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Carlos/Vivado-Workspace/DSED_LAB/DSED_LAB.srcs/sources_1/new/en_4_cycles.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity en_4_cycles
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Carlos/Vivado-Workspace/DSED_LAB/DSED_LAB.srcs/sources_1/new/pwm.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity pwm
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Carlos/Vivado-Workspace/DSED_LAB/DSED_LAB.srcs/sources_1/new/dsed_audio.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity dsed_audio
