<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml" lang="pt">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=11"/>
<meta name="generator" content="Doxygen 1.9.8"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>RP2040 OLED SSD1306: Código-Fonte de xip.h</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtreedata.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr id="projectrow">
  <td id="projectalign">
   <div id="projectname">RP2040 OLED SSD1306
   </div>
   <div id="projectbrief">Driver/Exemplos para display OLED SSD1306 no RP2040</div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Gerado por Doxygen 1.9.8 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
var searchBox = new SearchBox("searchBox", "search/",'.html');
/* @license-end */
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function() {
  initMenu('',true,false,'search.php','Localizar');
  $(document).ready(function() { init_search(); });
});
/* @license-end */
</script>
<div id="main-nav"></div>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(document).ready(function() { init_codefold(0); });
/* @license-end */
</script>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(document).ready(function(){initNavTree('rp2350_2hardware__regs_2include_2hardware_2regs_2xip_8h_source.html',''); initResizable(); });
/* @license-end */
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<div id="MSearchResults">
<div class="SRPage">
<div id="SRIndex">
<div id="SRResults"></div>
<div class="SRStatus" id="Loading">Carregando...</div>
<div class="SRStatus" id="Searching">Procurando...</div>
<div class="SRStatus" id="NoMatches">Nenhuma entrada encontrada</div>
</div>
</div>
</div>
</div>

<div class="header">
  <div class="headertitle"><div class="title">rp2350/hardware_regs/include/hardware/regs/xip.h</div></div>
</div><!--header-->
<div class="contents">
<a href="rp2350_2hardware__regs_2include_2hardware_2regs_2xip_8h.html">Ir para a documentação deste ficheiro.</a><div class="fragment"><div class="line"><a id="l00001" name="l00001"></a><span class="lineno">    1</span><span class="comment">// THIS HEADER FILE IS AUTOMATICALLY GENERATED -- DO NOT EDIT</span></div>
<div class="line"><a id="l00002" name="l00002"></a><span class="lineno">    2</span> </div>
<div class="line"><a id="l00008" name="l00008"></a><span class="lineno">    8</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l00009" name="l00009"></a><span class="lineno">    9</span><span class="comment">// Register block : XIP</span></div>
<div class="line"><a id="l00010" name="l00010"></a><span class="lineno">   10</span><span class="comment">// Version        : 1</span></div>
<div class="line"><a id="l00011" name="l00011"></a><span class="lineno">   11</span><span class="comment">// Bus type       : ahb</span></div>
<div class="line"><a id="l00012" name="l00012"></a><span class="lineno">   12</span><span class="comment">// Description    : QSPI flash execute-in-place block</span></div>
<div class="line"><a id="l00013" name="l00013"></a><span class="lineno">   13</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l00014" name="l00014"></a><span class="lineno">   14</span><span class="preprocessor">#ifndef _HARDWARE_REGS_XIP_H</span></div>
<div class="line"><a id="l00015" name="l00015"></a><span class="lineno">   15</span><span class="preprocessor">#define _HARDWARE_REGS_XIP_H</span></div>
<div class="line"><a id="l00016" name="l00016"></a><span class="lineno">   16</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l00017" name="l00017"></a><span class="lineno">   17</span><span class="comment">// Register    : XIP_CTRL</span></div>
<div class="line"><a id="l00018" name="l00018"></a><span class="lineno">   18</span><span class="comment">// Description : Cache control register. Read-only from a Non-secure context.</span></div>
<div class="line"><a id="l00019" name="l00019"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2xip_8h.html#a1194f39ae84577853d9f3fa9f2d24f37">   19</a></span><span class="preprocessor">#define XIP_CTRL_OFFSET _u(0x00000000)</span></div>
<div class="line"><a id="l00020" name="l00020"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2xip_8h.html#a9a67fe8be765b45eac94441da276e38b">   20</a></span><span class="preprocessor">#define XIP_CTRL_BITS   _u(0x00000ffb)</span></div>
<div class="line"><a id="l00021" name="l00021"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2xip_8h.html#ae5db146f4b3725e102f962b9ed887014">   21</a></span><span class="preprocessor">#define XIP_CTRL_RESET  _u(0x00000083)</span></div>
<div class="line"><a id="l00022" name="l00022"></a><span class="lineno">   22</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l00023" name="l00023"></a><span class="lineno">   23</span><span class="comment">// Field       : XIP_CTRL_WRITABLE_M1</span></div>
<div class="line"><a id="l00024" name="l00024"></a><span class="lineno">   24</span><span class="comment">// Description : If 1, enable writes to XIP memory window 1 (addresses</span></div>
<div class="line"><a id="l00025" name="l00025"></a><span class="lineno">   25</span><span class="comment">//               0x11000000 through 0x11ffffff, and their uncached mirrors). If</span></div>
<div class="line"><a id="l00026" name="l00026"></a><span class="lineno">   26</span><span class="comment">//               0, this region is read-only.</span></div>
<div class="line"><a id="l00027" name="l00027"></a><span class="lineno">   27</span><span class="comment">//</span></div>
<div class="line"><a id="l00028" name="l00028"></a><span class="lineno">   28</span><span class="comment">//               XIP memory is *read-only by default*. This bit must be set to</span></div>
<div class="line"><a id="l00029" name="l00029"></a><span class="lineno">   29</span><span class="comment">//               enable writes if a RAM device is attached on QSPI chip select</span></div>
<div class="line"><a id="l00030" name="l00030"></a><span class="lineno">   30</span><span class="comment">//               1.</span></div>
<div class="line"><a id="l00031" name="l00031"></a><span class="lineno">   31</span><span class="comment">//</span></div>
<div class="line"><a id="l00032" name="l00032"></a><span class="lineno">   32</span><span class="comment">//               The default read-only behaviour avoids two issues with writing</span></div>
<div class="line"><a id="l00033" name="l00033"></a><span class="lineno">   33</span><span class="comment">//               to a read-only QSPI device (e.g. flash). First, a write will</span></div>
<div class="line"><a id="l00034" name="l00034"></a><span class="lineno">   34</span><span class="comment">//               initially appear to succeed due to caching, but the data will</span></div>
<div class="line"><a id="l00035" name="l00035"></a><span class="lineno">   35</span><span class="comment">//               eventually be lost when the written line is evicted, causing</span></div>
<div class="line"><a id="l00036" name="l00036"></a><span class="lineno">   36</span><span class="comment">//               unpredictable behaviour.</span></div>
<div class="line"><a id="l00037" name="l00037"></a><span class="lineno">   37</span><span class="comment">//</span></div>
<div class="line"><a id="l00038" name="l00038"></a><span class="lineno">   38</span><span class="comment">//               Second, when a written line is evicted, it will cause a write</span></div>
<div class="line"><a id="l00039" name="l00039"></a><span class="lineno">   39</span><span class="comment">//               command to be issued to the flash, which can break the flash</span></div>
<div class="line"><a id="l00040" name="l00040"></a><span class="lineno">   40</span><span class="comment">//               out of its continuous read mode. After this point, flash reads</span></div>
<div class="line"><a id="l00041" name="l00041"></a><span class="lineno">   41</span><span class="comment">//               will return garbage. This is a security concern, as it allows</span></div>
<div class="line"><a id="l00042" name="l00042"></a><span class="lineno">   42</span><span class="comment">//               Non-secure software to break Secure flash reads if it has</span></div>
<div class="line"><a id="l00043" name="l00043"></a><span class="lineno">   43</span><span class="comment">//               permission to write to any flash address.</span></div>
<div class="line"><a id="l00044" name="l00044"></a><span class="lineno">   44</span><span class="comment">//</span></div>
<div class="line"><a id="l00045" name="l00045"></a><span class="lineno">   45</span><span class="comment">//               Note the read-only behaviour is implemented by downgrading</span></div>
<div class="line"><a id="l00046" name="l00046"></a><span class="lineno">   46</span><span class="comment">//               writes to reads, so writes will still cause allocation of an</span></div>
<div class="line"><a id="l00047" name="l00047"></a><span class="lineno">   47</span><span class="comment">//               address, but have no other effect.</span></div>
<div class="line"><a id="l00048" name="l00048"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2xip_8h.html#a40e6f92df9f3cc0faa5480bee27082d1">   48</a></span><span class="preprocessor">#define XIP_CTRL_WRITABLE_M1_RESET  _u(0x0)</span></div>
<div class="line"><a id="l00049" name="l00049"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2xip_8h.html#adba101ce143aa47cfef456f15e8c5d47">   49</a></span><span class="preprocessor">#define XIP_CTRL_WRITABLE_M1_BITS   _u(0x00000800)</span></div>
<div class="line"><a id="l00050" name="l00050"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2xip_8h.html#a63ebe98c30c57fa489ea5ea0a2f56055">   50</a></span><span class="preprocessor">#define XIP_CTRL_WRITABLE_M1_MSB    _u(11)</span></div>
<div class="line"><a id="l00051" name="l00051"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2xip_8h.html#aa94132e5de05bd15870c1643b13f92f6">   51</a></span><span class="preprocessor">#define XIP_CTRL_WRITABLE_M1_LSB    _u(11)</span></div>
<div class="line"><a id="l00052" name="l00052"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2xip_8h.html#ab0847c24a96fb9aa92f0c4f98b48f089">   52</a></span><span class="preprocessor">#define XIP_CTRL_WRITABLE_M1_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l00053" name="l00053"></a><span class="lineno">   53</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l00054" name="l00054"></a><span class="lineno">   54</span><span class="comment">// Field       : XIP_CTRL_WRITABLE_M0</span></div>
<div class="line"><a id="l00055" name="l00055"></a><span class="lineno">   55</span><span class="comment">// Description : If 1, enable writes to XIP memory window 0 (addresses</span></div>
<div class="line"><a id="l00056" name="l00056"></a><span class="lineno">   56</span><span class="comment">//               0x10000000 through 0x10ffffff, and their uncached mirrors). If</span></div>
<div class="line"><a id="l00057" name="l00057"></a><span class="lineno">   57</span><span class="comment">//               0, this region is read-only.</span></div>
<div class="line"><a id="l00058" name="l00058"></a><span class="lineno">   58</span><span class="comment">//</span></div>
<div class="line"><a id="l00059" name="l00059"></a><span class="lineno">   59</span><span class="comment">//               XIP memory is *read-only by default*. This bit must be set to</span></div>
<div class="line"><a id="l00060" name="l00060"></a><span class="lineno">   60</span><span class="comment">//               enable writes if a RAM device is attached on QSPI chip select</span></div>
<div class="line"><a id="l00061" name="l00061"></a><span class="lineno">   61</span><span class="comment">//               0.</span></div>
<div class="line"><a id="l00062" name="l00062"></a><span class="lineno">   62</span><span class="comment">//</span></div>
<div class="line"><a id="l00063" name="l00063"></a><span class="lineno">   63</span><span class="comment">//               The default read-only behaviour avoids two issues with writing</span></div>
<div class="line"><a id="l00064" name="l00064"></a><span class="lineno">   64</span><span class="comment">//               to a read-only QSPI device (e.g. flash). First, a write will</span></div>
<div class="line"><a id="l00065" name="l00065"></a><span class="lineno">   65</span><span class="comment">//               initially appear to succeed due to caching, but the data will</span></div>
<div class="line"><a id="l00066" name="l00066"></a><span class="lineno">   66</span><span class="comment">//               eventually be lost when the written line is evicted, causing</span></div>
<div class="line"><a id="l00067" name="l00067"></a><span class="lineno">   67</span><span class="comment">//               unpredictable behaviour.</span></div>
<div class="line"><a id="l00068" name="l00068"></a><span class="lineno">   68</span><span class="comment">//</span></div>
<div class="line"><a id="l00069" name="l00069"></a><span class="lineno">   69</span><span class="comment">//               Second, when a written line is evicted, it will cause a write</span></div>
<div class="line"><a id="l00070" name="l00070"></a><span class="lineno">   70</span><span class="comment">//               command to be issued to the flash, which can break the flash</span></div>
<div class="line"><a id="l00071" name="l00071"></a><span class="lineno">   71</span><span class="comment">//               out of its continuous read mode. After this point, flash reads</span></div>
<div class="line"><a id="l00072" name="l00072"></a><span class="lineno">   72</span><span class="comment">//               will return garbage. This is a security concern, as it allows</span></div>
<div class="line"><a id="l00073" name="l00073"></a><span class="lineno">   73</span><span class="comment">//               Non-secure software to break Secure flash reads if it has</span></div>
<div class="line"><a id="l00074" name="l00074"></a><span class="lineno">   74</span><span class="comment">//               permission to write to any flash address.</span></div>
<div class="line"><a id="l00075" name="l00075"></a><span class="lineno">   75</span><span class="comment">//</span></div>
<div class="line"><a id="l00076" name="l00076"></a><span class="lineno">   76</span><span class="comment">//               Note the read-only behaviour is implemented by downgrading</span></div>
<div class="line"><a id="l00077" name="l00077"></a><span class="lineno">   77</span><span class="comment">//               writes to reads, so writes will still cause allocation of an</span></div>
<div class="line"><a id="l00078" name="l00078"></a><span class="lineno">   78</span><span class="comment">//               address, but have no other effect.</span></div>
<div class="line"><a id="l00079" name="l00079"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2xip_8h.html#aa9b17fa9776df89f646b9ecbaaa93550">   79</a></span><span class="preprocessor">#define XIP_CTRL_WRITABLE_M0_RESET  _u(0x0)</span></div>
<div class="line"><a id="l00080" name="l00080"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2xip_8h.html#acefe6c4f5356743c4f3ad9999fe0a451">   80</a></span><span class="preprocessor">#define XIP_CTRL_WRITABLE_M0_BITS   _u(0x00000400)</span></div>
<div class="line"><a id="l00081" name="l00081"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2xip_8h.html#a309b7bd5217fd4fbc9397d2f0f77f626">   81</a></span><span class="preprocessor">#define XIP_CTRL_WRITABLE_M0_MSB    _u(10)</span></div>
<div class="line"><a id="l00082" name="l00082"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2xip_8h.html#a1d75841ed805ae537a108ce14e4f4a23">   82</a></span><span class="preprocessor">#define XIP_CTRL_WRITABLE_M0_LSB    _u(10)</span></div>
<div class="line"><a id="l00083" name="l00083"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2xip_8h.html#a8d98a5214f2d67214406028badd80ecf">   83</a></span><span class="preprocessor">#define XIP_CTRL_WRITABLE_M0_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l00084" name="l00084"></a><span class="lineno">   84</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l00085" name="l00085"></a><span class="lineno">   85</span><span class="comment">// Field       : XIP_CTRL_SPLIT_WAYS</span></div>
<div class="line"><a id="l00086" name="l00086"></a><span class="lineno">   86</span><span class="comment">// Description : When 1, route all cached+Secure accesses to way 0 of the cache,</span></div>
<div class="line"><a id="l00087" name="l00087"></a><span class="lineno">   87</span><span class="comment">//               and route all cached+Non-secure accesses to way 1 of the cache.</span></div>
<div class="line"><a id="l00088" name="l00088"></a><span class="lineno">   88</span><span class="comment">//</span></div>
<div class="line"><a id="l00089" name="l00089"></a><span class="lineno">   89</span><span class="comment">//               This partitions the cache into two half-sized direct-mapped</span></div>
<div class="line"><a id="l00090" name="l00090"></a><span class="lineno">   90</span><span class="comment">//               regions, such that Non-secure code can not observe cache line</span></div>
<div class="line"><a id="l00091" name="l00091"></a><span class="lineno">   91</span><span class="comment">//               state changes caused by Secure execution.</span></div>
<div class="line"><a id="l00092" name="l00092"></a><span class="lineno">   92</span><span class="comment">//</span></div>
<div class="line"><a id="l00093" name="l00093"></a><span class="lineno">   93</span><span class="comment">//               A full cache flush is required when changing the value of</span></div>
<div class="line"><a id="l00094" name="l00094"></a><span class="lineno">   94</span><span class="comment">//               SPLIT_WAYS. The flush should be performed whilst SPLIT_WAYS is</span></div>
<div class="line"><a id="l00095" name="l00095"></a><span class="lineno">   95</span><span class="comment">//               0, so that both cache ways are accessible for invalidation.</span></div>
<div class="line"><a id="l00096" name="l00096"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2xip_8h.html#afdc1ac10910358e5c2dd68c5c51eec03">   96</a></span><span class="preprocessor">#define XIP_CTRL_SPLIT_WAYS_RESET  _u(0x0)</span></div>
<div class="line"><a id="l00097" name="l00097"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2xip_8h.html#a31eaaef55f54ffdd58ca06b630dee797">   97</a></span><span class="preprocessor">#define XIP_CTRL_SPLIT_WAYS_BITS   _u(0x00000200)</span></div>
<div class="line"><a id="l00098" name="l00098"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2xip_8h.html#a0920423db12ec1b805b99d586a3bafdc">   98</a></span><span class="preprocessor">#define XIP_CTRL_SPLIT_WAYS_MSB    _u(9)</span></div>
<div class="line"><a id="l00099" name="l00099"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2xip_8h.html#a12cb61e38b10d6d7aed0310b41ff46ef">   99</a></span><span class="preprocessor">#define XIP_CTRL_SPLIT_WAYS_LSB    _u(9)</span></div>
<div class="line"><a id="l00100" name="l00100"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2xip_8h.html#a5eb413ba3862e68314d3db54837e00b9">  100</a></span><span class="preprocessor">#define XIP_CTRL_SPLIT_WAYS_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l00101" name="l00101"></a><span class="lineno">  101</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l00102" name="l00102"></a><span class="lineno">  102</span><span class="comment">// Field       : XIP_CTRL_MAINT_NONSEC</span></div>
<div class="line"><a id="l00103" name="l00103"></a><span class="lineno">  103</span><span class="comment">// Description : When 0, Non-secure accesses to the cache maintenance address</span></div>
<div class="line"><a id="l00104" name="l00104"></a><span class="lineno">  104</span><span class="comment">//               window (addr[27] == 1, addr[26] == 0) will generate a bus</span></div>
<div class="line"><a id="l00105" name="l00105"></a><span class="lineno">  105</span><span class="comment">//               error. When 1, Non-secure accesses can perform cache</span></div>
<div class="line"><a id="l00106" name="l00106"></a><span class="lineno">  106</span><span class="comment">//               maintenance operations by writing to the cache maintenance</span></div>
<div class="line"><a id="l00107" name="l00107"></a><span class="lineno">  107</span><span class="comment">//               address window.</span></div>
<div class="line"><a id="l00108" name="l00108"></a><span class="lineno">  108</span><span class="comment">//</span></div>
<div class="line"><a id="l00109" name="l00109"></a><span class="lineno">  109</span><span class="comment">//               Cache maintenance operations may be used to corrupt Secure data</span></div>
<div class="line"><a id="l00110" name="l00110"></a><span class="lineno">  110</span><span class="comment">//               by invalidating cache lines inappropriately, or map Secure</span></div>
<div class="line"><a id="l00111" name="l00111"></a><span class="lineno">  111</span><span class="comment">//               content into a Non-secure region by pinning cache lines.</span></div>
<div class="line"><a id="l00112" name="l00112"></a><span class="lineno">  112</span><span class="comment">//               Therefore this bit should generally be set to 0, unless Secure</span></div>
<div class="line"><a id="l00113" name="l00113"></a><span class="lineno">  113</span><span class="comment">//               code is not using the cache.</span></div>
<div class="line"><a id="l00114" name="l00114"></a><span class="lineno">  114</span><span class="comment">//</span></div>
<div class="line"><a id="l00115" name="l00115"></a><span class="lineno">  115</span><span class="comment">//               Care should also be taken to clear the cache data memory and</span></div>
<div class="line"><a id="l00116" name="l00116"></a><span class="lineno">  116</span><span class="comment">//               tag memory before granting maintenance operations to Non-secure</span></div>
<div class="line"><a id="l00117" name="l00117"></a><span class="lineno">  117</span><span class="comment">//               code.</span></div>
<div class="line"><a id="l00118" name="l00118"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2xip_8h.html#aa4a85e365944a739bfc721aeeb3607e3">  118</a></span><span class="preprocessor">#define XIP_CTRL_MAINT_NONSEC_RESET  _u(0x0)</span></div>
<div class="line"><a id="l00119" name="l00119"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2xip_8h.html#a331a1bca4b876a90d75637461a3e309e">  119</a></span><span class="preprocessor">#define XIP_CTRL_MAINT_NONSEC_BITS   _u(0x00000100)</span></div>
<div class="line"><a id="l00120" name="l00120"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2xip_8h.html#aea2e756ea29c5526d168b0621bb1b551">  120</a></span><span class="preprocessor">#define XIP_CTRL_MAINT_NONSEC_MSB    _u(8)</span></div>
<div class="line"><a id="l00121" name="l00121"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2xip_8h.html#a2b494ec016fb84a9afdf619a4f5f0abe">  121</a></span><span class="preprocessor">#define XIP_CTRL_MAINT_NONSEC_LSB    _u(8)</span></div>
<div class="line"><a id="l00122" name="l00122"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2xip_8h.html#a399a993881ec4ed3f86cb4e39b31a88a">  122</a></span><span class="preprocessor">#define XIP_CTRL_MAINT_NONSEC_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l00123" name="l00123"></a><span class="lineno">  123</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l00124" name="l00124"></a><span class="lineno">  124</span><span class="comment">// Field       : XIP_CTRL_NO_UNTRANSLATED_NONSEC</span></div>
<div class="line"><a id="l00125" name="l00125"></a><span class="lineno">  125</span><span class="comment">// Description : When 1, Non-secure accesses to the uncached, untranslated</span></div>
<div class="line"><a id="l00126" name="l00126"></a><span class="lineno">  126</span><span class="comment">//               window (addr[27:26] == 3) will generate a bus error.</span></div>
<div class="line"><a id="l00127" name="l00127"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2xip_8h.html#ab9f8b310df24bd253c47d296a5560dd7">  127</a></span><span class="preprocessor">#define XIP_CTRL_NO_UNTRANSLATED_NONSEC_RESET  _u(0x1)</span></div>
<div class="line"><a id="l00128" name="l00128"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2xip_8h.html#af825abd1a446dc83b0d94291b0d79caf">  128</a></span><span class="preprocessor">#define XIP_CTRL_NO_UNTRANSLATED_NONSEC_BITS   _u(0x00000080)</span></div>
<div class="line"><a id="l00129" name="l00129"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2xip_8h.html#a861d980792c06767303b252d84b8b12d">  129</a></span><span class="preprocessor">#define XIP_CTRL_NO_UNTRANSLATED_NONSEC_MSB    _u(7)</span></div>
<div class="line"><a id="l00130" name="l00130"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2xip_8h.html#a6e568dfbfe84cf2c763d5d4fc2f6d590">  130</a></span><span class="preprocessor">#define XIP_CTRL_NO_UNTRANSLATED_NONSEC_LSB    _u(7)</span></div>
<div class="line"><a id="l00131" name="l00131"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2xip_8h.html#a5c4f3aa3e744d8a588f4d78b559622be">  131</a></span><span class="preprocessor">#define XIP_CTRL_NO_UNTRANSLATED_NONSEC_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l00132" name="l00132"></a><span class="lineno">  132</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l00133" name="l00133"></a><span class="lineno">  133</span><span class="comment">// Field       : XIP_CTRL_NO_UNTRANSLATED_SEC</span></div>
<div class="line"><a id="l00134" name="l00134"></a><span class="lineno">  134</span><span class="comment">// Description : When 1, Secure accesses to the uncached, untranslated window</span></div>
<div class="line"><a id="l00135" name="l00135"></a><span class="lineno">  135</span><span class="comment">//               (addr[27:26] == 3) will generate a bus error.</span></div>
<div class="line"><a id="l00136" name="l00136"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2xip_8h.html#a2de34aae61505a579e086bda2363fc8f">  136</a></span><span class="preprocessor">#define XIP_CTRL_NO_UNTRANSLATED_SEC_RESET  _u(0x0)</span></div>
<div class="line"><a id="l00137" name="l00137"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2xip_8h.html#a903d1a0f8112beb622ef4fe3a851319e">  137</a></span><span class="preprocessor">#define XIP_CTRL_NO_UNTRANSLATED_SEC_BITS   _u(0x00000040)</span></div>
<div class="line"><a id="l00138" name="l00138"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2xip_8h.html#aba596bc34edd230c4dc3adc6eb33941f">  138</a></span><span class="preprocessor">#define XIP_CTRL_NO_UNTRANSLATED_SEC_MSB    _u(6)</span></div>
<div class="line"><a id="l00139" name="l00139"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2xip_8h.html#a1991381b14263e794ce798cb8b5929dd">  139</a></span><span class="preprocessor">#define XIP_CTRL_NO_UNTRANSLATED_SEC_LSB    _u(6)</span></div>
<div class="line"><a id="l00140" name="l00140"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2xip_8h.html#a1fb2780764811fda91fc25c258a9db2a">  140</a></span><span class="preprocessor">#define XIP_CTRL_NO_UNTRANSLATED_SEC_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l00141" name="l00141"></a><span class="lineno">  141</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l00142" name="l00142"></a><span class="lineno">  142</span><span class="comment">// Field       : XIP_CTRL_NO_UNCACHED_NONSEC</span></div>
<div class="line"><a id="l00143" name="l00143"></a><span class="lineno">  143</span><span class="comment">// Description : When 1, Non-secure accesses to the uncached window (addr[27:26]</span></div>
<div class="line"><a id="l00144" name="l00144"></a><span class="lineno">  144</span><span class="comment">//               == 1) will generate a bus error. This may reduce the number of</span></div>
<div class="line"><a id="l00145" name="l00145"></a><span class="lineno">  145</span><span class="comment">//               SAU/MPU/PMP regions required to protect flash contents.</span></div>
<div class="line"><a id="l00146" name="l00146"></a><span class="lineno">  146</span><span class="comment">//</span></div>
<div class="line"><a id="l00147" name="l00147"></a><span class="lineno">  147</span><span class="comment">//               Note this does not disable access to the uncached, untranslated</span></div>
<div class="line"><a id="l00148" name="l00148"></a><span class="lineno">  148</span><span class="comment">//               window -- see NO_UNTRANSLATED_SEC.</span></div>
<div class="line"><a id="l00149" name="l00149"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2xip_8h.html#a64e42607b4b877f9827b9c28a87a24d7">  149</a></span><span class="preprocessor">#define XIP_CTRL_NO_UNCACHED_NONSEC_RESET  _u(0x0)</span></div>
<div class="line"><a id="l00150" name="l00150"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2xip_8h.html#af81e158a0ce15a0a9a6f861d0850c6e8">  150</a></span><span class="preprocessor">#define XIP_CTRL_NO_UNCACHED_NONSEC_BITS   _u(0x00000020)</span></div>
<div class="line"><a id="l00151" name="l00151"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2xip_8h.html#a0ac35b91d42ed9317d4888fa02b21b82">  151</a></span><span class="preprocessor">#define XIP_CTRL_NO_UNCACHED_NONSEC_MSB    _u(5)</span></div>
<div class="line"><a id="l00152" name="l00152"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2xip_8h.html#abcd6962b6315822ac90d59e401491a83">  152</a></span><span class="preprocessor">#define XIP_CTRL_NO_UNCACHED_NONSEC_LSB    _u(5)</span></div>
<div class="line"><a id="l00153" name="l00153"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2xip_8h.html#ae73ba978bc223af99fd1e7fcf51f5ef0">  153</a></span><span class="preprocessor">#define XIP_CTRL_NO_UNCACHED_NONSEC_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l00154" name="l00154"></a><span class="lineno">  154</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l00155" name="l00155"></a><span class="lineno">  155</span><span class="comment">// Field       : XIP_CTRL_NO_UNCACHED_SEC</span></div>
<div class="line"><a id="l00156" name="l00156"></a><span class="lineno">  156</span><span class="comment">// Description : When 1, Secure accesses to the uncached window (addr[27:26] ==</span></div>
<div class="line"><a id="l00157" name="l00157"></a><span class="lineno">  157</span><span class="comment">//               1) will generate a bus error. This may reduce the number of</span></div>
<div class="line"><a id="l00158" name="l00158"></a><span class="lineno">  158</span><span class="comment">//               SAU/MPU/PMP regions required to protect flash contents.</span></div>
<div class="line"><a id="l00159" name="l00159"></a><span class="lineno">  159</span><span class="comment">//</span></div>
<div class="line"><a id="l00160" name="l00160"></a><span class="lineno">  160</span><span class="comment">//               Note this does not disable access to the uncached, untranslated</span></div>
<div class="line"><a id="l00161" name="l00161"></a><span class="lineno">  161</span><span class="comment">//               window -- see NO_UNTRANSLATED_SEC.</span></div>
<div class="line"><a id="l00162" name="l00162"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2xip_8h.html#ade38033308ff444549a6c2c73b7cd22b">  162</a></span><span class="preprocessor">#define XIP_CTRL_NO_UNCACHED_SEC_RESET  _u(0x0)</span></div>
<div class="line"><a id="l00163" name="l00163"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2xip_8h.html#a039857a8ef3de4c7581d2adaeec42cd2">  163</a></span><span class="preprocessor">#define XIP_CTRL_NO_UNCACHED_SEC_BITS   _u(0x00000010)</span></div>
<div class="line"><a id="l00164" name="l00164"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2xip_8h.html#aadbfdeff735694edcb75ba3a72049f5e">  164</a></span><span class="preprocessor">#define XIP_CTRL_NO_UNCACHED_SEC_MSB    _u(4)</span></div>
<div class="line"><a id="l00165" name="l00165"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2xip_8h.html#a12abb675c9f10e141c8f4dec37055145">  165</a></span><span class="preprocessor">#define XIP_CTRL_NO_UNCACHED_SEC_LSB    _u(4)</span></div>
<div class="line"><a id="l00166" name="l00166"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2xip_8h.html#a43ebe7c8c8f184e56b30b7b324429d37">  166</a></span><span class="preprocessor">#define XIP_CTRL_NO_UNCACHED_SEC_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l00167" name="l00167"></a><span class="lineno">  167</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l00168" name="l00168"></a><span class="lineno">  168</span><span class="comment">// Field       : XIP_CTRL_POWER_DOWN</span></div>
<div class="line"><a id="l00169" name="l00169"></a><span class="lineno">  169</span><span class="comment">// Description : When 1, the cache memories are powered down. They retain state,</span></div>
<div class="line"><a id="l00170" name="l00170"></a><span class="lineno">  170</span><span class="comment">//               but can not be accessed. This reduces static power dissipation.</span></div>
<div class="line"><a id="l00171" name="l00171"></a><span class="lineno">  171</span><span class="comment">//               Writing 1 to this bit forces CTRL_EN_SECURE and</span></div>
<div class="line"><a id="l00172" name="l00172"></a><span class="lineno">  172</span><span class="comment">//               CTRL_EN_NONSECURE to 0, i.e. the cache cannot be enabled when</span></div>
<div class="line"><a id="l00173" name="l00173"></a><span class="lineno">  173</span><span class="comment">//               powered down.</span></div>
<div class="line"><a id="l00174" name="l00174"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2xip_8h.html#ad3b6cef42e2a1ca289294367d47f2eb8">  174</a></span><span class="preprocessor">#define XIP_CTRL_POWER_DOWN_RESET  _u(0x0)</span></div>
<div class="line"><a id="l00175" name="l00175"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2xip_8h.html#a543d16f8bf314aa3f70be1882133f92b">  175</a></span><span class="preprocessor">#define XIP_CTRL_POWER_DOWN_BITS   _u(0x00000008)</span></div>
<div class="line"><a id="l00176" name="l00176"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2xip_8h.html#a6375acb67e4967617f361d4d03782a42">  176</a></span><span class="preprocessor">#define XIP_CTRL_POWER_DOWN_MSB    _u(3)</span></div>
<div class="line"><a id="l00177" name="l00177"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2xip_8h.html#ae0cbbf99d77bad2a3cae1cf24e848643">  177</a></span><span class="preprocessor">#define XIP_CTRL_POWER_DOWN_LSB    _u(3)</span></div>
<div class="line"><a id="l00178" name="l00178"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2xip_8h.html#aa3dd6b5e085887ee20a93a4d9e7e4fda">  178</a></span><span class="preprocessor">#define XIP_CTRL_POWER_DOWN_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l00179" name="l00179"></a><span class="lineno">  179</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l00180" name="l00180"></a><span class="lineno">  180</span><span class="comment">// Field       : XIP_CTRL_EN_NONSECURE</span></div>
<div class="line"><a id="l00181" name="l00181"></a><span class="lineno">  181</span><span class="comment">// Description : When 1, enable the cache for Non-secure accesses. When enabled,</span></div>
<div class="line"><a id="l00182" name="l00182"></a><span class="lineno">  182</span><span class="comment">//               Non-secure XIP accesses to the cached (addr[26] == 0) window</span></div>
<div class="line"><a id="l00183" name="l00183"></a><span class="lineno">  183</span><span class="comment">//               will query the cache, and QSPI accesses are performed only if</span></div>
<div class="line"><a id="l00184" name="l00184"></a><span class="lineno">  184</span><span class="comment">//               the requested data is not present. When disabled, Secure access</span></div>
<div class="line"><a id="l00185" name="l00185"></a><span class="lineno">  185</span><span class="comment">//               ignore the cache contents, and always access the QSPI</span></div>
<div class="line"><a id="l00186" name="l00186"></a><span class="lineno">  186</span><span class="comment">//               interface.</span></div>
<div class="line"><a id="l00187" name="l00187"></a><span class="lineno">  187</span><span class="comment">//</span></div>
<div class="line"><a id="l00188" name="l00188"></a><span class="lineno">  188</span><span class="comment">//               Accesses to the uncached (addr[26] == 1) window will never</span></div>
<div class="line"><a id="l00189" name="l00189"></a><span class="lineno">  189</span><span class="comment">//               query the cache, irrespective of this bit.</span></div>
<div class="line"><a id="l00190" name="l00190"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2xip_8h.html#ad1738cbe90f9884ab0554960469496df">  190</a></span><span class="preprocessor">#define XIP_CTRL_EN_NONSECURE_RESET  _u(0x1)</span></div>
<div class="line"><a id="l00191" name="l00191"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2xip_8h.html#a531da5c381afab1ce2a7c4523f9a171a">  191</a></span><span class="preprocessor">#define XIP_CTRL_EN_NONSECURE_BITS   _u(0x00000002)</span></div>
<div class="line"><a id="l00192" name="l00192"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2xip_8h.html#adcff2c773f0abb56ddd77cdf529c6f7c">  192</a></span><span class="preprocessor">#define XIP_CTRL_EN_NONSECURE_MSB    _u(1)</span></div>
<div class="line"><a id="l00193" name="l00193"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2xip_8h.html#a86481401e6006b85f3754bdc4420ee38">  193</a></span><span class="preprocessor">#define XIP_CTRL_EN_NONSECURE_LSB    _u(1)</span></div>
<div class="line"><a id="l00194" name="l00194"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2xip_8h.html#a0c9bb8ee7553f28a7f79d898cce8bd74">  194</a></span><span class="preprocessor">#define XIP_CTRL_EN_NONSECURE_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l00195" name="l00195"></a><span class="lineno">  195</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l00196" name="l00196"></a><span class="lineno">  196</span><span class="comment">// Field       : XIP_CTRL_EN_SECURE</span></div>
<div class="line"><a id="l00197" name="l00197"></a><span class="lineno">  197</span><span class="comment">// Description : When 1, enable the cache for Secure accesses. When enabled,</span></div>
<div class="line"><a id="l00198" name="l00198"></a><span class="lineno">  198</span><span class="comment">//               Secure XIP accesses to the cached (addr[26] == 0) window will</span></div>
<div class="line"><a id="l00199" name="l00199"></a><span class="lineno">  199</span><span class="comment">//               query the cache, and QSPI accesses are performed only if the</span></div>
<div class="line"><a id="l00200" name="l00200"></a><span class="lineno">  200</span><span class="comment">//               requested data is not present. When disabled, Secure access</span></div>
<div class="line"><a id="l00201" name="l00201"></a><span class="lineno">  201</span><span class="comment">//               ignore the cache contents, and always access the QSPI</span></div>
<div class="line"><a id="l00202" name="l00202"></a><span class="lineno">  202</span><span class="comment">//               interface.</span></div>
<div class="line"><a id="l00203" name="l00203"></a><span class="lineno">  203</span><span class="comment">//</span></div>
<div class="line"><a id="l00204" name="l00204"></a><span class="lineno">  204</span><span class="comment">//               Accesses to the uncached (addr[26] == 1) window will never</span></div>
<div class="line"><a id="l00205" name="l00205"></a><span class="lineno">  205</span><span class="comment">//               query the cache, irrespective of this bit.</span></div>
<div class="line"><a id="l00206" name="l00206"></a><span class="lineno">  206</span><span class="comment">//</span></div>
<div class="line"><a id="l00207" name="l00207"></a><span class="lineno">  207</span><span class="comment">//               There is no cache-as-SRAM address window. Cache lines are</span></div>
<div class="line"><a id="l00208" name="l00208"></a><span class="lineno">  208</span><span class="comment">//               allocated for SRAM-like use by individually pinning them, and</span></div>
<div class="line"><a id="l00209" name="l00209"></a><span class="lineno">  209</span><span class="comment">//               keeping the cache enabled.</span></div>
<div class="line"><a id="l00210" name="l00210"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2xip_8h.html#a1d307b934f88243fae2b0fa6fb39f0a0">  210</a></span><span class="preprocessor">#define XIP_CTRL_EN_SECURE_RESET  _u(0x1)</span></div>
<div class="line"><a id="l00211" name="l00211"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2xip_8h.html#a51fdb5b66daa6a5dec3f7f2881c38468">  211</a></span><span class="preprocessor">#define XIP_CTRL_EN_SECURE_BITS   _u(0x00000001)</span></div>
<div class="line"><a id="l00212" name="l00212"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2xip_8h.html#a8eaf580ab0551307fe54fb6655ba3e11">  212</a></span><span class="preprocessor">#define XIP_CTRL_EN_SECURE_MSB    _u(0)</span></div>
<div class="line"><a id="l00213" name="l00213"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2xip_8h.html#addb54d599a72cc2094187209a09a62ff">  213</a></span><span class="preprocessor">#define XIP_CTRL_EN_SECURE_LSB    _u(0)</span></div>
<div class="line"><a id="l00214" name="l00214"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2xip_8h.html#a702c4d50221bc8221b6f989d9700e362">  214</a></span><span class="preprocessor">#define XIP_CTRL_EN_SECURE_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l00215" name="l00215"></a><span class="lineno">  215</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l00216" name="l00216"></a><span class="lineno">  216</span><span class="comment">// Register    : XIP_STAT</span></div>
<div class="line"><a id="l00217" name="l00217"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2xip_8h.html#a8bd24919b3f7ccec16e5080fb5111762">  217</a></span><span class="preprocessor">#define XIP_STAT_OFFSET _u(0x00000008)</span></div>
<div class="line"><a id="l00218" name="l00218"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2xip_8h.html#add34c6c7312429ff255033b111a2ec6a">  218</a></span><span class="preprocessor">#define XIP_STAT_BITS   _u(0x00000006)</span></div>
<div class="line"><a id="l00219" name="l00219"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2xip_8h.html#af5eb677813d382d835d93bd9aef97089">  219</a></span><span class="preprocessor">#define XIP_STAT_RESET  _u(0x00000002)</span></div>
<div class="line"><a id="l00220" name="l00220"></a><span class="lineno">  220</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l00221" name="l00221"></a><span class="lineno">  221</span><span class="comment">// Field       : XIP_STAT_FIFO_FULL</span></div>
<div class="line"><a id="l00222" name="l00222"></a><span class="lineno">  222</span><span class="comment">// Description : When 1, indicates the XIP streaming FIFO is completely full.</span></div>
<div class="line"><a id="l00223" name="l00223"></a><span class="lineno">  223</span><span class="comment">//               The streaming FIFO is 2 entries deep, so the full and empty</span></div>
<div class="line"><a id="l00224" name="l00224"></a><span class="lineno">  224</span><span class="comment">//               flag allow its level to be ascertained.</span></div>
<div class="line"><a id="l00225" name="l00225"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2xip_8h.html#a0184263721cb7ba7aab563b9a2c30075">  225</a></span><span class="preprocessor">#define XIP_STAT_FIFO_FULL_RESET  _u(0x0)</span></div>
<div class="line"><a id="l00226" name="l00226"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2xip_8h.html#a32e1fd0370c98e13e5c6bace1b505909">  226</a></span><span class="preprocessor">#define XIP_STAT_FIFO_FULL_BITS   _u(0x00000004)</span></div>
<div class="line"><a id="l00227" name="l00227"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2xip_8h.html#a8cbc11fd60365ce23579a4288129dfd0">  227</a></span><span class="preprocessor">#define XIP_STAT_FIFO_FULL_MSB    _u(2)</span></div>
<div class="line"><a id="l00228" name="l00228"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2xip_8h.html#a037b31edb57c7e3236a21972058233fd">  228</a></span><span class="preprocessor">#define XIP_STAT_FIFO_FULL_LSB    _u(2)</span></div>
<div class="line"><a id="l00229" name="l00229"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2xip_8h.html#a7d5572128941c51fe708e2abcfec1c37">  229</a></span><span class="preprocessor">#define XIP_STAT_FIFO_FULL_ACCESS &quot;RO&quot;</span></div>
<div class="line"><a id="l00230" name="l00230"></a><span class="lineno">  230</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l00231" name="l00231"></a><span class="lineno">  231</span><span class="comment">// Field       : XIP_STAT_FIFO_EMPTY</span></div>
<div class="line"><a id="l00232" name="l00232"></a><span class="lineno">  232</span><span class="comment">// Description : When 1, indicates the XIP streaming FIFO is completely empty.</span></div>
<div class="line"><a id="l00233" name="l00233"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2xip_8h.html#a70496c10469f5e59d9897f2a242e9037">  233</a></span><span class="preprocessor">#define XIP_STAT_FIFO_EMPTY_RESET  _u(0x1)</span></div>
<div class="line"><a id="l00234" name="l00234"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2xip_8h.html#ac288d501d9c86768a6b6d4b0c033c4bb">  234</a></span><span class="preprocessor">#define XIP_STAT_FIFO_EMPTY_BITS   _u(0x00000002)</span></div>
<div class="line"><a id="l00235" name="l00235"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2xip_8h.html#aacc66ac676810b9bb10e4a4e9ba72e43">  235</a></span><span class="preprocessor">#define XIP_STAT_FIFO_EMPTY_MSB    _u(1)</span></div>
<div class="line"><a id="l00236" name="l00236"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2xip_8h.html#a78c82f72d92b028482ddcf7f0227b691">  236</a></span><span class="preprocessor">#define XIP_STAT_FIFO_EMPTY_LSB    _u(1)</span></div>
<div class="line"><a id="l00237" name="l00237"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2xip_8h.html#a0fbc8db862f34899c7ff3cc728d35cc1">  237</a></span><span class="preprocessor">#define XIP_STAT_FIFO_EMPTY_ACCESS &quot;RO&quot;</span></div>
<div class="line"><a id="l00238" name="l00238"></a><span class="lineno">  238</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l00239" name="l00239"></a><span class="lineno">  239</span><span class="comment">// Register    : XIP_CTR_HIT</span></div>
<div class="line"><a id="l00240" name="l00240"></a><span class="lineno">  240</span><span class="comment">// Description : Cache Hit counter</span></div>
<div class="line"><a id="l00241" name="l00241"></a><span class="lineno">  241</span><span class="comment">//               A 32 bit saturating counter that increments upon each cache</span></div>
<div class="line"><a id="l00242" name="l00242"></a><span class="lineno">  242</span><span class="comment">//               hit,</span></div>
<div class="line"><a id="l00243" name="l00243"></a><span class="lineno">  243</span><span class="comment">//               i.e. when an XIP access is serviced directly from cached data.</span></div>
<div class="line"><a id="l00244" name="l00244"></a><span class="lineno">  244</span><span class="comment">//               Write any value to clear.</span></div>
<div class="line"><a id="l00245" name="l00245"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2xip_8h.html#ae98af7edaaf063770c63d0262d645877">  245</a></span><span class="preprocessor">#define XIP_CTR_HIT_OFFSET _u(0x0000000c)</span></div>
<div class="line"><a id="l00246" name="l00246"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2xip_8h.html#a64635c9f2d86e809ab74dc26704bf874">  246</a></span><span class="preprocessor">#define XIP_CTR_HIT_BITS   _u(0xffffffff)</span></div>
<div class="line"><a id="l00247" name="l00247"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2xip_8h.html#ada6244f8eb6dc961163d98aed150712f">  247</a></span><span class="preprocessor">#define XIP_CTR_HIT_RESET  _u(0x00000000)</span></div>
<div class="line"><a id="l00248" name="l00248"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2xip_8h.html#a325be86b5cd1d0498b3a95e5e5118438">  248</a></span><span class="preprocessor">#define XIP_CTR_HIT_MSB    _u(31)</span></div>
<div class="line"><a id="l00249" name="l00249"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2xip_8h.html#aa64904c44c4cf1e2ee98d055163e8448">  249</a></span><span class="preprocessor">#define XIP_CTR_HIT_LSB    _u(0)</span></div>
<div class="line"><a id="l00250" name="l00250"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2xip_8h.html#a0f57dc576878aba11604697dcae8a801">  250</a></span><span class="preprocessor">#define XIP_CTR_HIT_ACCESS &quot;WC&quot;</span></div>
<div class="line"><a id="l00251" name="l00251"></a><span class="lineno">  251</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l00252" name="l00252"></a><span class="lineno">  252</span><span class="comment">// Register    : XIP_CTR_ACC</span></div>
<div class="line"><a id="l00253" name="l00253"></a><span class="lineno">  253</span><span class="comment">// Description : Cache Access counter</span></div>
<div class="line"><a id="l00254" name="l00254"></a><span class="lineno">  254</span><span class="comment">//               A 32 bit saturating counter that increments upon each XIP</span></div>
<div class="line"><a id="l00255" name="l00255"></a><span class="lineno">  255</span><span class="comment">//               access,</span></div>
<div class="line"><a id="l00256" name="l00256"></a><span class="lineno">  256</span><span class="comment">//               whether the cache is hit or not. This includes noncacheable</span></div>
<div class="line"><a id="l00257" name="l00257"></a><span class="lineno">  257</span><span class="comment">//               accesses.</span></div>
<div class="line"><a id="l00258" name="l00258"></a><span class="lineno">  258</span><span class="comment">//               Write any value to clear.</span></div>
<div class="line"><a id="l00259" name="l00259"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2xip_8h.html#a8d789e4c582fb5874eb7bdcf87af65f4">  259</a></span><span class="preprocessor">#define XIP_CTR_ACC_OFFSET _u(0x00000010)</span></div>
<div class="line"><a id="l00260" name="l00260"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2xip_8h.html#a47e251caaf8982d66d6817316f835483">  260</a></span><span class="preprocessor">#define XIP_CTR_ACC_BITS   _u(0xffffffff)</span></div>
<div class="line"><a id="l00261" name="l00261"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2xip_8h.html#ab4d71f627a2fe18389e6fbd2594b94de">  261</a></span><span class="preprocessor">#define XIP_CTR_ACC_RESET  _u(0x00000000)</span></div>
<div class="line"><a id="l00262" name="l00262"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2xip_8h.html#aaadc56fd97f1c62a543397e652b7e540">  262</a></span><span class="preprocessor">#define XIP_CTR_ACC_MSB    _u(31)</span></div>
<div class="line"><a id="l00263" name="l00263"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2xip_8h.html#aad7fa3c71df5e9b2a9f2721eb9ea7776">  263</a></span><span class="preprocessor">#define XIP_CTR_ACC_LSB    _u(0)</span></div>
<div class="line"><a id="l00264" name="l00264"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2xip_8h.html#aac8c52371e97cf43d7d5d6f45259bee2">  264</a></span><span class="preprocessor">#define XIP_CTR_ACC_ACCESS &quot;WC&quot;</span></div>
<div class="line"><a id="l00265" name="l00265"></a><span class="lineno">  265</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l00266" name="l00266"></a><span class="lineno">  266</span><span class="comment">// Register    : XIP_STREAM_ADDR</span></div>
<div class="line"><a id="l00267" name="l00267"></a><span class="lineno">  267</span><span class="comment">// Description : FIFO stream address</span></div>
<div class="line"><a id="l00268" name="l00268"></a><span class="lineno">  268</span><span class="comment">//               The address of the next word to be streamed from flash to the</span></div>
<div class="line"><a id="l00269" name="l00269"></a><span class="lineno">  269</span><span class="comment">//               streaming FIFO.</span></div>
<div class="line"><a id="l00270" name="l00270"></a><span class="lineno">  270</span><span class="comment">//               Increments automatically after each flash access.</span></div>
<div class="line"><a id="l00271" name="l00271"></a><span class="lineno">  271</span><span class="comment">//               Write the initial access address here before starting a</span></div>
<div class="line"><a id="l00272" name="l00272"></a><span class="lineno">  272</span><span class="comment">//               streaming read.</span></div>
<div class="line"><a id="l00273" name="l00273"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2xip_8h.html#aa2cb59ba184e5137cdf7155d8461ce2e">  273</a></span><span class="preprocessor">#define XIP_STREAM_ADDR_OFFSET _u(0x00000014)</span></div>
<div class="line"><a id="l00274" name="l00274"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2xip_8h.html#a339232f1e3fe7e616f02dc520f5a0d56">  274</a></span><span class="preprocessor">#define XIP_STREAM_ADDR_BITS   _u(0xfffffffc)</span></div>
<div class="line"><a id="l00275" name="l00275"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2xip_8h.html#a203d765e48aabb14820b188997ddf6c7">  275</a></span><span class="preprocessor">#define XIP_STREAM_ADDR_RESET  _u(0x00000000)</span></div>
<div class="line"><a id="l00276" name="l00276"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2xip_8h.html#aaaaba06631f8577bd6d13e619663496b">  276</a></span><span class="preprocessor">#define XIP_STREAM_ADDR_MSB    _u(31)</span></div>
<div class="line"><a id="l00277" name="l00277"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2xip_8h.html#a778fd34a5864da47b4ba6b9dceb260c7">  277</a></span><span class="preprocessor">#define XIP_STREAM_ADDR_LSB    _u(2)</span></div>
<div class="line"><a id="l00278" name="l00278"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2xip_8h.html#a24c1bcd318191dd9956d0fa24948a4d4">  278</a></span><span class="preprocessor">#define XIP_STREAM_ADDR_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l00279" name="l00279"></a><span class="lineno">  279</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l00280" name="l00280"></a><span class="lineno">  280</span><span class="comment">// Register    : XIP_STREAM_CTR</span></div>
<div class="line"><a id="l00281" name="l00281"></a><span class="lineno">  281</span><span class="comment">// Description : FIFO stream control</span></div>
<div class="line"><a id="l00282" name="l00282"></a><span class="lineno">  282</span><span class="comment">//               Write a nonzero value to start a streaming read. This will then</span></div>
<div class="line"><a id="l00283" name="l00283"></a><span class="lineno">  283</span><span class="comment">//               progress in the background, using flash idle cycles to transfer</span></div>
<div class="line"><a id="l00284" name="l00284"></a><span class="lineno">  284</span><span class="comment">//               a linear data block from flash to the streaming FIFO.</span></div>
<div class="line"><a id="l00285" name="l00285"></a><span class="lineno">  285</span><span class="comment">//               Decrements automatically (1 at a time) as the stream</span></div>
<div class="line"><a id="l00286" name="l00286"></a><span class="lineno">  286</span><span class="comment">//               progresses, and halts on reaching 0.</span></div>
<div class="line"><a id="l00287" name="l00287"></a><span class="lineno">  287</span><span class="comment">//               Write 0 to halt an in-progress stream, and discard any in-</span></div>
<div class="line"><a id="l00288" name="l00288"></a><span class="lineno">  288</span><span class="comment">//               flight</span></div>
<div class="line"><a id="l00289" name="l00289"></a><span class="lineno">  289</span><span class="comment">//               read, so that a new stream can immediately be started (after</span></div>
<div class="line"><a id="l00290" name="l00290"></a><span class="lineno">  290</span><span class="comment">//               draining the FIFO and reinitialising STREAM_ADDR)</span></div>
<div class="line"><a id="l00291" name="l00291"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2xip_8h.html#aa42e1ef6de164cca52960b069b430b15">  291</a></span><span class="preprocessor">#define XIP_STREAM_CTR_OFFSET _u(0x00000018)</span></div>
<div class="line"><a id="l00292" name="l00292"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2xip_8h.html#ac481161b929a0703a33392718c5419b2">  292</a></span><span class="preprocessor">#define XIP_STREAM_CTR_BITS   _u(0x003fffff)</span></div>
<div class="line"><a id="l00293" name="l00293"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2xip_8h.html#af3b73ccc5c1cb9056234e46e7dab632a">  293</a></span><span class="preprocessor">#define XIP_STREAM_CTR_RESET  _u(0x00000000)</span></div>
<div class="line"><a id="l00294" name="l00294"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2xip_8h.html#a4243302f2866686eaee266faa2f46845">  294</a></span><span class="preprocessor">#define XIP_STREAM_CTR_MSB    _u(21)</span></div>
<div class="line"><a id="l00295" name="l00295"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2xip_8h.html#adbba356779766f9ff2f686598462abce">  295</a></span><span class="preprocessor">#define XIP_STREAM_CTR_LSB    _u(0)</span></div>
<div class="line"><a id="l00296" name="l00296"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2xip_8h.html#a50ea3fe0ec223b877555e999439010ac">  296</a></span><span class="preprocessor">#define XIP_STREAM_CTR_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l00297" name="l00297"></a><span class="lineno">  297</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l00298" name="l00298"></a><span class="lineno">  298</span><span class="comment">// Register    : XIP_STREAM_FIFO</span></div>
<div class="line"><a id="l00299" name="l00299"></a><span class="lineno">  299</span><span class="comment">// Description : FIFO stream data</span></div>
<div class="line"><a id="l00300" name="l00300"></a><span class="lineno">  300</span><span class="comment">//               Streamed data is buffered here, for retrieval by the system</span></div>
<div class="line"><a id="l00301" name="l00301"></a><span class="lineno">  301</span><span class="comment">//               DMA.</span></div>
<div class="line"><a id="l00302" name="l00302"></a><span class="lineno">  302</span><span class="comment">//               This FIFO can also be accessed via the XIP_AUX slave, to avoid</span></div>
<div class="line"><a id="l00303" name="l00303"></a><span class="lineno">  303</span><span class="comment">//               exposing</span></div>
<div class="line"><a id="l00304" name="l00304"></a><span class="lineno">  304</span><span class="comment">//               the DMA to bus stalls caused by other XIP traffic.</span></div>
<div class="line"><a id="l00305" name="l00305"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2xip_8h.html#a317254572097b0a658bfcac86f634bde">  305</a></span><span class="preprocessor">#define XIP_STREAM_FIFO_OFFSET _u(0x0000001c)</span></div>
<div class="line"><a id="l00306" name="l00306"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2xip_8h.html#a17ec6ed05ded2859079b8152379d198d">  306</a></span><span class="preprocessor">#define XIP_STREAM_FIFO_BITS   _u(0xffffffff)</span></div>
<div class="line"><a id="l00307" name="l00307"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2xip_8h.html#a1c86af1479fcd79cfa198d1cdc75ed3c">  307</a></span><span class="preprocessor">#define XIP_STREAM_FIFO_RESET  _u(0x00000000)</span></div>
<div class="line"><a id="l00308" name="l00308"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2xip_8h.html#a8bce289aa0e3ea774097cd1c9095169b">  308</a></span><span class="preprocessor">#define XIP_STREAM_FIFO_MSB    _u(31)</span></div>
<div class="line"><a id="l00309" name="l00309"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2xip_8h.html#a17f328427e615907a72be40db96db221">  309</a></span><span class="preprocessor">#define XIP_STREAM_FIFO_LSB    _u(0)</span></div>
<div class="line"><a id="l00310" name="l00310"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2xip_8h.html#a16b8567aea58b22244cc6d5c3c03161b">  310</a></span><span class="preprocessor">#define XIP_STREAM_FIFO_ACCESS &quot;RF&quot;</span></div>
<div class="line"><a id="l00311" name="l00311"></a><span class="lineno">  311</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l00312" name="l00312"></a><span class="lineno">  312</span><span class="preprocessor">#endif </span><span class="comment">// _HARDWARE_REGS_XIP_H</span></div>
<div class="line"><a id="l00313" name="l00313"></a><span class="lineno">  313</span> </div>
</div><!-- fragment --></div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="navelem"><a class="el" href="dir_4fef79e7177ba769987a8da36c892c5f.html">build</a></li><li class="navelem"><a class="el" href="dir_a57a94e38c03835eed49274b75b0176d.html">_deps</a></li><li class="navelem"><a class="el" href="dir_94ca29bc8fee502b657b271c0f4d7b9f.html">pico_sdk-src</a></li><li class="navelem"><a class="el" href="dir_95c2d016205e82d1735adeeb1baa7b1e.html">src</a></li><li class="navelem"><a class="el" href="dir_c20cf07c74f8c11629d6d184d929685a.html">rp2350</a></li><li class="navelem"><a class="el" href="dir_7593c0a7689797976df9ac5167c06f9c.html">hardware_regs</a></li><li class="navelem"><a class="el" href="dir_df2b2bb0441eed18ad584d80d5bba470.html">include</a></li><li class="navelem"><a class="el" href="dir_2db4aeb58b3771a2be98660263d68c8b.html">hardware</a></li><li class="navelem"><a class="el" href="dir_ed155ad4b56137aea12b45f699429a2f.html">regs</a></li><li class="navelem"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2xip_8h.html">xip.h</a></li>
    <li class="footer">Gerado por <a href="https://www.doxygen.org/index.html"><img class="footer" src="doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.9.8 </li>
  </ul>
</div>
</body>
</html>
