

================================================================
== Vivado HLS Report for 'sigmoid_ap_fixed_ap_fixed_sigmoid_config17_s'
================================================================
* Date:           Mon Sep 26 10:32:08 2022

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        myproject_prj
* Solution:       solution1
* Product family: virtexuplus
* Target device:  xcvu9p-flga2104-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   5.00|     3.743|        0.62|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+----------+
    |  Latency  |  Interval | Pipeline |
    | min | max | min | max |   Type   |
    +-----+-----+-----+-----+----------+
    |    1|    1|    1|    1| function |
    +-----+-----+-----+-----+----------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 1 2 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.74>
ST_1 : Operation 3 [1/1] (0.00ns)   --->   "%tmp = call i15 @_ssdm_op_Read.ap_auto.i15(i15 %empty)" [firmware/myproject.cpp:120]   --->   Operation 3 'read' 'tmp' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%tmp_1 = call i25 @_ssdm_op_BitConcatenate.i25.i15.i10(i15 %tmp, i10 0)" [firmware/nnet_utils/nnet_activation.h:166->firmware/myproject.cpp:120]   --->   Operation 4 'bitconcatenate' 'tmp_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%tmp_2 = call i11 @_ssdm_op_PartSelect.i11.i15.i32.i32(i15 %tmp, i32 4, i32 14)" [firmware/nnet_utils/nnet_activation.h:166->firmware/myproject.cpp:120]   --->   Operation 5 'partselect' 'tmp_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%sext_ln835 = sext i11 %tmp_2 to i13" [firmware/nnet_utils/nnet_activation.h:166->firmware/myproject.cpp:120]   --->   Operation 6 'sext' 'sext_ln835' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.77ns)   --->   "%p_Result_s = icmp slt i25 %tmp_1, -15" [firmware/nnet_utils/nnet_activation.h:166->firmware/myproject.cpp:120]   --->   Operation 7 'icmp' 'p_Result_s' <Predicate = true> <Delay = 0.77> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%trunc_ln851 = trunc i15 %tmp to i4" [firmware/nnet_utils/nnet_activation.h:166->firmware/myproject.cpp:120]   --->   Operation 8 'trunc' 'trunc_ln851' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%p_Result_2_i = call i10 @_ssdm_op_BitConcatenate.i10.i4.i6(i4 %trunc_ln851, i6 0)" [firmware/nnet_utils/nnet_activation.h:166->firmware/myproject.cpp:120]   --->   Operation 9 'bitconcatenate' 'p_Result_2_i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.60ns)   --->   "%icmp_ln851 = icmp eq i10 %p_Result_2_i, 0" [firmware/nnet_utils/nnet_activation.h:166->firmware/myproject.cpp:120]   --->   Operation 10 'icmp' 'icmp_ln851' <Predicate = true> <Delay = 0.60> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 11 [1/1] (0.53ns)   --->   "%ret_V = add i13 1, %sext_ln835" [firmware/nnet_utils/nnet_activation.h:166->firmware/myproject.cpp:120]   --->   Operation 11 'add' 'ret_V' <Predicate = true> <Delay = 0.53> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 12 [1/1] (0.00ns) (grouped into LUT with out node select_ln850)   --->   "%select_ln851 = select i1 %icmp_ln851, i13 %sext_ln835, i13 %ret_V" [firmware/nnet_utils/nnet_activation.h:166->firmware/myproject.cpp:120]   --->   Operation 12 'select' 'select_ln851' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 13 [1/1] (0.32ns) (out node of the LUT)   --->   "%select_ln850 = select i1 %p_Result_s, i13 %select_ln851, i13 %sext_ln835" [firmware/nnet_utils/nnet_activation.h:166->firmware/myproject.cpp:120]   --->   Operation 13 'select' 'select_ln850' <Predicate = true> <Delay = 0.32> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%trunc_ln167 = trunc i13 %select_ln850 to i12" [firmware/nnet_utils/nnet_activation.h:167->firmware/myproject.cpp:120]   --->   Operation 14 'trunc' 'trunc_ln167' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.54ns)   --->   "%index = add i13 512, %select_ln850" [firmware/nnet_utils/nnet_activation.h:167->firmware/myproject.cpp:120]   --->   Operation 15 'add' 'index' <Predicate = true> <Delay = 0.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 16 [1/1] (0.52ns)   --->   "%add_ln167_1 = add i12 512, %trunc_ln167" [firmware/nnet_utils/nnet_activation.h:167->firmware/myproject.cpp:120]   --->   Operation 16 'add' 'add_ln167_1' <Predicate = true> <Delay = 0.52> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%tmp_3 = call i1 @_ssdm_op_BitSelect.i1.i13.i32(i13 %index, i32 12)" [firmware/nnet_utils/nnet_activation.h:168->firmware/myproject.cpp:120]   --->   Operation 17 'bitselect' 'tmp_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.29ns)   --->   "%select_ln168 = select i1 %tmp_3, i12 0, i12 %add_ln167_1" [firmware/nnet_utils/nnet_activation.h:168->firmware/myproject.cpp:120]   --->   Operation 18 'select' 'select_ln168' <Predicate = true> <Delay = 0.29> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%trunc_ln168 = trunc i12 %select_ln168 to i10" [firmware/nnet_utils/nnet_activation.h:168->firmware/myproject.cpp:120]   --->   Operation 19 'trunc' 'trunc_ln168' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%tmp_4 = call i2 @_ssdm_op_PartSelect.i2.i12.i32.i32(i12 %select_ln168, i32 10, i32 11)" [firmware/nnet_utils/nnet_activation.h:169->firmware/myproject.cpp:120]   --->   Operation 20 'partselect' 'tmp_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.34ns)   --->   "%icmp_ln169 = icmp ne i2 %tmp_4, 0" [firmware/nnet_utils/nnet_activation.h:169->firmware/myproject.cpp:120]   --->   Operation 21 'icmp' 'icmp_ln169' <Predicate = true> <Delay = 0.34> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 22 [1/1] (0.30ns)   --->   "%select_ln169 = select i1 %icmp_ln169, i10 -1, i10 %trunc_ln168" [firmware/nnet_utils/nnet_activation.h:169->firmware/myproject.cpp:120]   --->   Operation 22 'select' 'select_ln169' <Predicate = true> <Delay = 0.30> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%zext_ln700 = zext i10 %select_ln169 to i64" [firmware/nnet_utils/nnet_activation.h:170->firmware/myproject.cpp:120]   --->   Operation 23 'zext' 'zext_ln700' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%sigmoid_table21_addr = getelementptr [1024 x i10]* @sigmoid_table21, i64 0, i64 %zext_ln700" [firmware/nnet_utils/nnet_activation.h:170->firmware/myproject.cpp:120]   --->   Operation 24 'getelementptr' 'sigmoid_table21_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [2/2] (1.15ns)   --->   "%p_Val2_s = load i10* %sigmoid_table21_addr, align 2" [firmware/nnet_utils/nnet_activation.h:170->firmware/myproject.cpp:120]   --->   Operation 25 'load' 'p_Val2_s' <Predicate = true> <Delay = 1.15> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 10> <Depth = 1024> <ROM>

State 2 <SV = 1> <Delay = 1.15>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%tmp_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str15)" [firmware/nnet_utils/nnet_activation.h:155->firmware/myproject.cpp:120]   --->   Operation 26 'specregionbegin' 'tmp_i' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str13) nounwind" [firmware/nnet_utils/nnet_activation.h:156->firmware/myproject.cpp:120]   --->   Operation 27 'specpipeline' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%empty_24 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str15, i32 %tmp_i)" [firmware/nnet_utils/nnet_activation.h:157->firmware/myproject.cpp:120]   --->   Operation 28 'specregionend' 'empty_24' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 29 [1/2] (1.15ns)   --->   "%p_Val2_s = load i10* %sigmoid_table21_addr, align 2" [firmware/nnet_utils/nnet_activation.h:170->firmware/myproject.cpp:120]   --->   Operation 29 'load' 'p_Val2_s' <Predicate = true> <Delay = 1.15> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 10> <Depth = 1024> <ROM>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%zext_ln785 = zext i10 %p_Val2_s to i16" [firmware/nnet_utils/nnet_activation.h:170->firmware/myproject.cpp:120]   --->   Operation 30 'zext' 'zext_ln785' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_auto.i16P(i16* %layer17_out_0_V, i16 %zext_ln785)" [firmware/nnet_utils/nnet_activation.h:170->firmware/myproject.cpp:120]   --->   Operation 31 'write' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "ret void" [firmware/myproject.cpp:120]   --->   Operation 32 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 5ns, clock uncertainty: 0.625ns.

 <State 1>: 3.74ns
The critical path consists of the following:
	wire read on port 'empty' (firmware/myproject.cpp:120) [4]  (0 ns)
	'icmp' operation ('__Result__', firmware/nnet_utils/nnet_activation.h:166->firmware/myproject.cpp:120) [11]  (0.779 ns)
	'select' operation ('select_ln850', firmware/nnet_utils/nnet_activation.h:166->firmware/myproject.cpp:120) [17]  (0.321 ns)
	'add' operation ('index', firmware/nnet_utils/nnet_activation.h:167->firmware/myproject.cpp:120) [19]  (0.54 ns)
	'select' operation ('select_ln168', firmware/nnet_utils/nnet_activation.h:168->firmware/myproject.cpp:120) [22]  (0.299 ns)
	'icmp' operation ('icmp_ln169', firmware/nnet_utils/nnet_activation.h:169->firmware/myproject.cpp:120) [25]  (0.343 ns)
	'select' operation ('select_ln169', firmware/nnet_utils/nnet_activation.h:169->firmware/myproject.cpp:120) [26]  (0.303 ns)
	'getelementptr' operation ('sigmoid_table21_addr', firmware/nnet_utils/nnet_activation.h:170->firmware/myproject.cpp:120) [28]  (0 ns)
	'load' operation ('__Val2__', firmware/nnet_utils/nnet_activation.h:170->firmware/myproject.cpp:120) on array 'sigmoid_table21' [29]  (1.16 ns)

 <State 2>: 1.16ns
The critical path consists of the following:
	'load' operation ('__Val2__', firmware/nnet_utils/nnet_activation.h:170->firmware/myproject.cpp:120) on array 'sigmoid_table21' [29]  (1.16 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
