[INF:CM0023] Creating log file "${SURELOG_DIR}/build/regression/GenScopeFunc/slpp_all/surelog.log".
AST_DEBUG_BEGIN
Count: 110
LIB: work
FILE: ${SURELOG_DIR}/tests/GenScopeFunc/dut.sv
n<> u<109> t<Top_level_rule> c<1> l<1:1> el<17:1>
  n<> u<1> t<Null_rule> p<109> s<108> l<1:1>
  n<> u<108> t<Source_text> p<109> c<89> l<1:1> el<16:10>
    n<> u<89> t<Description> p<108> c<88> s<107> l<1:1> el<12:10>
      n<> u<88> t<Module_declaration> p<89> c<6> l<1:1> el<12:10>
        n<> u<6> t<Module_nonansi_header> p<88> c<2> s<64> l<1:1> el<1:15>
          n<module> u<2> t<Module_keyword> p<6> s<3> l<1:1> el<1:7>
          n<mod> u<3> t<STRING_CONST> p<6> s<4> l<1:8> el<1:11>
          n<> u<4> t<Package_import_declaration_list> p<6> s<5> l<1:12> el<1:12>
          n<> u<5> t<Port_list> p<6> l<1:12> el<1:14>
        n<> u<64> t<Module_item> p<88> c<63> s<86> l<3:3> el<9:14>
          n<> u<63> t<Non_port_module_item> p<64> c<62> l<3:3> el<9:14>
            n<> u<62> t<Generate_region> p<63> c<60> l<3:3> el<9:14>
              n<> u<60> t<Generate_item> p<62> c<59> s<61> l<4:5> el<8:8>
                n<> u<59> t<Module_or_generate_item> p<60> c<58> l<4:5> el<8:8>
                  n<> u<58> t<Module_common_item> p<59> c<57> l<4:5> el<8:8>
                    n<> u<57> t<Conditional_generate_construct> p<58> c<56> l<4:5> el<8:8>
                      n<> u<56> t<If_generate_construct> p<57> c<55> l<4:5> el<8:8>
                        n<> u<55> t<IF> p<56> s<10> l<4:5> el<4:7>
                        n<> u<10> t<Constant_expression> p<56> c<9> s<54> l<4:9> el<4:10>
                          n<> u<9> t<Constant_primary> p<10> c<8> l<4:9> el<4:10>
                            n<> u<8> t<Primary_literal> p<9> c<7> l<4:9> el<4:10>
                              n<1> u<7> t<INT_CONST> p<8> l<4:9> el<4:10>
                        n<> u<54> t<Generate_item> p<56> c<53> l<4:12> el<8:8>
                          n<> u<53> t<Generate_begin_end_block> p<54> c<11> l<4:12> el<8:8>
                            n<cscope> u<11> t<STRING_CONST> p<53> s<51> l<4:20> el<4:26>
                            n<> u<51> t<Generate_item> p<53> c<50> s<52> l<5:7> el<7:18>
                              n<> u<50> t<Module_or_generate_item> p<51> c<49> l<5:7> el<7:18>
                                n<> u<49> t<Module_common_item> p<50> c<48> l<5:7> el<7:18>
                                  n<> u<48> t<Module_or_generate_item_declaration> p<49> c<47> l<5:7> el<7:18>
                                    n<> u<47> t<Package_or_generate_item_declaration> p<48> c<46> l<5:7> el<7:18>
                                      n<> u<46> t<Function_declaration> p<47> c<12> l<5:7> el<7:18>
                                        n<> u<12> t<Lifetime_Automatic> p<46> s<45> l<5:16> el<5:25>
                                        n<> u<45> t<Function_body_declaration> p<46> c<16> l<5:26> el<7:18>
                                          n<> u<16> t<Function_data_type_or_implicit> p<45> c<15> s<17> l<5:26> el<5:31>
                                            n<> u<15> t<Function_data_type> p<16> c<14> l<5:26> el<5:31>
                                              n<> u<14> t<Data_type> p<15> c<13> l<5:26> el<5:31>
                                                n<> u<13> t<IntVec_TypeLogic> p<14> l<5:26> el<5:31>
                                          n<local_function> u<17> t<STRING_CONST> p<45> s<22> l<5:32> el<5:46>
                                          n<> u<22> t<Tf_port_list> p<45> c<21> s<43> l<5:47> el<5:55>
                                            n<> u<21> t<Tf_port_item> p<22> c<18> l<5:47> el<5:55>
                                              n<> u<18> t<TfPortDir_Inp> p<21> s<19> l<5:47> el<5:52>
                                              n<> u<19> t<Data_type_or_implicit> p<21> s<20> l<5:54> el<5:54>
                                              n<x> u<20> t<STRING_CONST> p<21> l<5:54> el<5:55>
                                          n<> u<43> t<Function_statement_or_null> p<45> c<42> s<44> l<6:9> el<6:32>
                                            n<> u<42> t<Statement> p<43> c<41> l<6:9> el<6:32>
                                              n<> u<41> t<Statement_item> p<42> c<40> l<6:9> el<6:32>
                                                n<> u<40> t<Blocking_assignment> p<41> c<39> l<6:9> el<6:31>
                                                  n<> u<39> t<Operator_assignment> p<40> c<27> l<6:9> el<6:31>
                                                    n<> u<27> t<Variable_lvalue> p<39> c<24> s<28> l<6:9> el<6:23>
                                                      n<> u<24> t<Ps_or_hierarchical_identifier> p<27> c<23> s<26> l<6:9> el<6:23>
                                                        n<local_function> u<23> t<STRING_CONST> p<24> l<6:9> el<6:23>
                                                      n<> u<26> t<Select> p<27> c<25> l<6:24> el<6:24>
                                                        n<> u<25> t<Bit_select> p<26> l<6:24> el<6:24>
                                                    n<> u<28> t<AssignOp_Assign> p<39> s<38> l<6:24> el<6:25>
                                                    n<> u<38> t<Expression> p<39> c<32> l<6:26> el<6:31>
                                                      n<> u<32> t<Expression> p<38> c<31> s<37> l<6:26> el<6:27>
                                                        n<> u<31> t<Primary> p<32> c<30> l<6:26> el<6:27>
                                                          n<> u<30> t<Primary_literal> p<31> c<29> l<6:26> el<6:27>
                                                            n<x> u<29> t<STRING_CONST> p<30> l<6:26> el<6:27>
                                                      n<> u<37> t<BinOp_Plus> p<38> s<36> l<6:28> el<6:29>
                                                      n<> u<36> t<Expression> p<38> c<35> l<6:30> el<6:31>
                                                        n<> u<35> t<Primary> p<36> c<34> l<6:30> el<6:31>
                                                          n<> u<34> t<Primary_literal> p<35> c<33> l<6:30> el<6:31>
                                                            n<1> u<33> t<INT_CONST> p<34> l<6:30> el<6:31>
                                          n<> u<44> t<ENDFUNCTION> p<45> l<7:7> el<7:18>
                            n<> u<52> t<END> p<53> l<8:5> el<8:8>
              n<> u<61> t<ENDGENERATE> p<62> l<9:3> el<9:14>
        n<> u<86> t<Module_item> p<88> c<85> s<87> l<11:3> el<11:47>
          n<> u<85> t<Non_port_module_item> p<86> c<84> l<11:3> el<11:47>
            n<> u<84> t<Module_or_generate_item> p<85> c<83> l<11:3> el<11:47>
              n<> u<83> t<Module_common_item> p<84> c<82> l<11:3> el<11:47>
                n<> u<82> t<Continuous_assign> p<83> c<81> l<11:3> el<11:47>
                  n<> u<81> t<Net_assignment_list> p<82> c<80> l<11:10> el<11:46>
                    n<> u<80> t<Net_assignment> p<81> c<69> l<11:10> el<11:46>
                      n<> u<69> t<Net_lvalue> p<80> c<66> s<79> l<11:10> el<11:13>
                        n<> u<66> t<Ps_or_hierarchical_identifier> p<69> c<65> s<68> l<11:10> el<11:13>
                          n<foo> u<65> t<STRING_CONST> p<66> l<11:10> el<11:13>
                        n<> u<68> t<Constant_select> p<69> c<67> l<11:14> el<11:14>
                          n<> u<67> t<Constant_bit_select> p<68> l<11:14> el<11:14>
                      n<> u<79> t<Expression> p<80> c<78> l<11:16> el<11:46>
                        n<> u<78> t<Primary> p<79> c<77> l<11:16> el<11:46>
                          n<> u<77> t<Complex_func_call> p<78> c<70> l<11:16> el<11:46>
                            n<cscope> u<70> t<STRING_CONST> p<77> s<71> l<11:16> el<11:22>
                            n<local_function> u<71> t<STRING_CONST> p<77> s<76> l<11:23> el<11:37>
                            n<> u<76> t<Argument_list> p<77> c<75> l<11:38> el<11:45>
                              n<> u<75> t<Expression> p<76> c<74> l<11:38> el<11:45>
                                n<> u<74> t<Primary> p<75> c<73> l<11:38> el<11:45>
                                  n<> u<73> t<Primary_literal> p<74> c<72> l<11:38> el<11:45>
                                    n<counter> u<72> t<STRING_CONST> p<73> l<11:38> el<11:45>
        n<> u<87> t<ENDMODULE> p<88> l<12:1> el<12:10>
    n<> u<107> t<Description> p<108> c<106> l<14:1> el<16:10>
      n<> u<106> t<Module_declaration> p<107> c<94> l<14:1> el<16:10>
        n<> u<94> t<Module_nonansi_header> p<106> c<90> s<104> l<14:1> el<14:15>
          n<module> u<90> t<Module_keyword> p<94> s<91> l<14:1> el<14:7>
          n<top> u<91> t<STRING_CONST> p<94> s<92> l<14:8> el<14:11>
          n<> u<92> t<Package_import_declaration_list> p<94> s<93> l<14:12> el<14:12>
          n<> u<93> t<Port_list> p<94> l<14:12> el<14:14>
        n<> u<104> t<Module_item> p<106> c<103> s<105> l<15:3> el<15:13>
          n<> u<103> t<Non_port_module_item> p<104> c<102> l<15:3> el<15:13>
            n<> u<102> t<Module_or_generate_item> p<103> c<101> l<15:3> el<15:13>
              n<> u<101> t<Module_instantiation> p<102> c<95> l<15:3> el<15:13>
                n<mod> u<95> t<STRING_CONST> p<101> s<100> l<15:3> el<15:6>
                n<> u<100> t<Hierarchical_instance> p<101> c<97> l<15:8> el<15:12>
                  n<> u<97> t<Name_of_instance> p<100> c<96> s<99> l<15:8> el<15:9>
                    n<c> u<96> t<STRING_CONST> p<97> l<15:8> el<15:9>
                  n<> u<99> t<Port_connection_list> p<100> c<98> l<15:11> el<15:11>
                    n<> u<98> t<Ordered_port_connection> p<99> l<15:11> el<15:11>
        n<> u<105> t<ENDMODULE> p<106> l<16:1> el<16:10>
AST_DEBUG_END
[WRN:PA0205] ${SURELOG_DIR}/tests/GenScopeFunc/dut.sv:1:1: No timescale set for "mod".
[WRN:PA0205] ${SURELOG_DIR}/tests/GenScopeFunc/dut.sv:14:1: No timescale set for "top".
[INF:CP0300] Compilation...
[INF:CP0303] ${SURELOG_DIR}/tests/GenScopeFunc/dut.sv:1:1: Compile module "work@mod".
[INF:CP0303] ${SURELOG_DIR}/tests/GenScopeFunc/dut.sv:14:1: Compile module "work@top".
[INF:UH0706] Creating UHDM Model...
=== UHDM Object Stats Begin (Non-Elaborated Model) ===
Begin                                                  2
Constant                                               1
ContAssign                                             1
Design                                                 1
GenIf                                                  1
GenRegion                                              1
HierPath                                               1
Identifier                                             4
MethodFuncCall                                         1
Module                                                 2
ModuleTypespec                                         2
RefModule                                              1
RefObj                                                 3
SourceFile                                             1
=== UHDM Object Stats End ===
[INF:UH0708] Writing UHDM DB: ${SURELOG_DIR}/build/regression/GenScopeFunc/slpp_all/surelog.uhdm ...
[INF:UH0711] Decompiling UHDM...
====== UHDM =======
Design: (unnamed)
|vpiName:unnamed
|vpiSourceFiles:
\_SourceFile: , file:${SURELOG_DIR}/tests/GenScopeFunc/dut.sv
  |vpiParent:
  \_Design: (unnamed)
|vpiAllModules:
\_Module: work@mod (work@mod), file:${SURELOG_DIR}/tests/GenScopeFunc/dut.sv, line:1:1, endln:12:10
  |vpiParent:
  \_Design: (unnamed)
  |vpiName:
  \_Identifier: (work@mod)
    |vpiParent:
    \_Module: work@mod (work@mod), file:${SURELOG_DIR}/tests/GenScopeFunc/dut.sv, line:1:1, endln:12:10
    |vpiName:work@mod
  |vpiInternalScope:
  \_GenRegion: (work@mod), line:3:3, endln:9:14
    |vpiParent:
    \_Module: work@mod (work@mod), file:${SURELOG_DIR}/tests/GenScopeFunc/dut.sv, line:1:1, endln:12:10
    |vpiFullName:work@mod
    |vpiInternalScope:
    \_Begin: (work@mod), line:4:5, endln:8:8
      |vpiParent:
      \_GenRegion: (work@mod), line:3:3, endln:9:14
      |vpiFullName:work@mod
      |vpiInternalScope:
      \_Begin: (work@mod.cscope), line:4:12, endln:8:8
        |vpiParent:
        \_Begin: (work@mod), line:4:5, endln:8:8
        |vpiName:
        \_Identifier: (cscope)
          |vpiParent:
          \_Begin: (work@mod.cscope), line:4:12, endln:8:8
          |vpiName:cscope
        |vpiFullName:work@mod.cscope
      |vpiStmt:
      \_GenIf: , line:4:5, endln:8:8
        |vpiParent:
        \_Begin: (work@mod), line:4:5, endln:8:8
        |vpiCondition:
        \_Constant: , line:4:9, endln:4:10
          |vpiParent:
          \_GenIf: , line:4:5, endln:8:8
          |vpiDecompile:1
          |vpiSize:64
          |UINT:1
          |vpiConstType:9
        |vpiStmt:
        \_Begin: (work@mod.cscope), line:4:12, endln:8:8
    |vpiStmt:
    \_Begin: (work@mod), line:4:5, endln:8:8
  |vpiImportTypespec:
  \_LogicNet: (work@mod.cscope), line:11:16, endln:11:22
    |vpiParent:
    \_Module: work@mod (work@mod), file:${SURELOG_DIR}/tests/GenScopeFunc/dut.sv, line:1:1, endln:12:10
    |vpiName:cscope
    |vpiFullName:work@mod.cscope
    |vpiNetType:1
  |vpiImportTypespec:
  \_LogicNet: (work@mod.counter), line:11:38, endln:11:45
    |vpiParent:
    \_Module: work@mod (work@mod), file:${SURELOG_DIR}/tests/GenScopeFunc/dut.sv, line:1:1, endln:12:10
    |vpiName:counter
    |vpiFullName:work@mod.counter
    |vpiNetType:1
  |vpiImportTypespec:
  \_LogicNet: (work@mod.foo), line:11:10, endln:11:13
    |vpiParent:
    \_Module: work@mod (work@mod), file:${SURELOG_DIR}/tests/GenScopeFunc/dut.sv, line:1:1, endln:12:10
    |vpiName:foo
    |vpiFullName:work@mod.foo
    |vpiNetType:1
  |vpiDefName:work@mod
  |vpiNet:
  \_LogicNet: (work@mod.cscope), line:11:16, endln:11:22
  |vpiNet:
  \_LogicNet: (work@mod.counter), line:11:38, endln:11:45
  |vpiNet:
  \_LogicNet: (work@mod.foo), line:11:10, endln:11:13
  |vpiContAssign:
  \_ContAssign: , line:11:10, endln:11:46
    |vpiParent:
    \_Module: work@mod (work@mod), file:${SURELOG_DIR}/tests/GenScopeFunc/dut.sv, line:1:1, endln:12:10
    |vpiRhs:
    \_HierPath: (cscope.local_function), line:11:16, endln:11:46
      |vpiParent:
      \_ContAssign: , line:11:10, endln:11:46
      |vpiActual:
      \_RefObj: (cscope), line:11:16, endln:11:22
        |vpiParent:
        \_HierPath: (cscope.local_function), line:11:16, endln:11:46
        |vpiName:cscope
        |vpiActual:
        \_LogicNet: (work@mod.cscope), line:11:16, endln:11:22
      |vpiActual:
      \_MethodFuncCall: (local_function), line:11:23, endln:11:46
        |vpiParent:
        \_HierPath: (cscope.local_function), line:11:16, endln:11:46
        |vpiArgument:
        \_RefObj: (work@mod.cscope.local_function.counter), line:11:38, endln:11:45
          |vpiParent:
          \_MethodFuncCall: (local_function), line:11:23, endln:11:46
          |vpiName:counter
          |vpiFullName:work@mod.cscope.local_function.counter
          |vpiActual:
          \_LogicNet: (work@mod.counter), line:11:38, endln:11:45
        |vpiName:
        \_Identifier: (local_function)
          |vpiParent:
          \_MethodFuncCall: (local_function), line:11:23, endln:11:46
          |vpiName:local_function
      |vpiName:cscope.local_function
    |vpiLhs:
    \_RefObj: (work@mod.foo), line:11:10, endln:11:13
      |vpiParent:
      \_ContAssign: , line:11:10, endln:11:46
      |vpiName:foo
      |vpiFullName:work@mod.foo
      |vpiActual:
      \_LogicNet: (work@mod.foo), line:11:10, endln:11:13
|vpiAllModules:
\_Module: work@top (work@top), file:${SURELOG_DIR}/tests/GenScopeFunc/dut.sv, line:14:1, endln:16:10
  |vpiParent:
  \_Design: (unnamed)
  |vpiName:
  \_Identifier: (work@top)
    |vpiParent:
    \_Module: work@top (work@top), file:${SURELOG_DIR}/tests/GenScopeFunc/dut.sv, line:14:1, endln:16:10
    |vpiName:work@top
  |vpiTypedef:
  \_ModuleTypespec: (mod)
    |vpiParent:
    \_Design: (unnamed)
    |vpiName:mod
    |vpiModule:
    \_Module: work@mod (work@mod), file:${SURELOG_DIR}/tests/GenScopeFunc/dut.sv, line:1:1, endln:12:10
  |vpiDefName:work@top
  |vpiRefModule:
  \_RefModule: work@mod (c), line:15:3, endln:15:6
    |vpiParent:
    \_Module: work@top (work@top), file:${SURELOG_DIR}/tests/GenScopeFunc/dut.sv, line:14:1, endln:16:10
    |vpiName:c
    |vpiDefName:work@mod
    |vpiActual:
    \_Module: work@mod (work@mod), file:${SURELOG_DIR}/tests/GenScopeFunc/dut.sv, line:1:1, endln:12:10
|vpiTypedef:
\_ModuleTypespec: (mod)
|vpiTypedef:
\_ModuleTypespec: (top)
  |vpiParent:
  \_Design: (unnamed)
  |vpiName:top
  |vpiModule:
  \_Module: work@top (work@top), file:${SURELOG_DIR}/tests/GenScopeFunc/dut.sv, line:14:1, endln:16:10
===================
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 2
[   NOTE] : 0
