

================================================================
== Vivado HLS Report for 'sample'
================================================================
* Date:           Tue Apr 23 22:39:12 2024

* Version:        2018.2 (Build 2258646 on Thu Jun 14 20:25:20 MDT 2018)
* Project:        Group_5
* Solution:       Latency_3
* Product family: artix7
* Target device:  xc7a200tfbg676-2


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   5.00|     4.442|        0.62|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    ?|    ?|    ?|    ?|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        +------------------------+-------------+-----+-----+-----+-----+---------+
        |                        |             |  Latency  |  Interval | Pipeline|
        |        Instance        |    Module   | min | max | min | max |   Type  |
        +------------------------+-------------+-----+-----+-----+-----+---------+
        |grp_k2c_dense_3_fu_272  |k2c_dense_3  |    ?|    ?|    ?|    ?|   none  |
        |grp_k2c_dense_2_fu_341  |k2c_dense_2  |    ?|    ?|    ?|    ?|   none  |
        |grp_k2c_dense_1_fu_409  |k2c_dense_1  |    ?|    ?|    ?|    ?|   none  |
        |grp_k2c_dense_fu_477    |k2c_dense    |    ?|    ?|    ?|    ?|   none  |
        +------------------------+-------------+-----+-----+-----+-----+---------+

        * Loop: 
        +-------------------------+-----+-----+----------+-----------+-----------+------+----------+
        |                         |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        |        Loop Name        | min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------------+-----+-----+----------+-----------+-----------+------+----------+
        |- memset_dense_16_fwork  |   31|   31|         1|          -|          -|    32|    no    |
        +-------------------------+-----+-----+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+--------+
|       Name      | BRAM_18K| DSP48E|   FF   |   LUT  |
+-----------------+---------+-------+--------+--------+
|DSP              |        -|      -|       -|       -|
|Expression       |        -|      -|       0|      26|
|FIFO             |        -|      -|       -|       -|
|Instance         |       94|    317|   82285|   90722|
|Memory           |        2|      -|    1536|      88|
|Multiplexer      |        -|      -|       -|    1061|
|Register         |        -|      -|      18|       -|
+-----------------+---------+-------+--------+--------+
|Total            |       96|    317|   83839|   91897|
+-----------------+---------+-------+--------+--------+
|Available        |      730|    740|  269200|  129000|
+-----------------+---------+-------+--------+--------+
|Utilization (%)  |       13|     42|      31|      71|
+-----------------+---------+-------+--------+--------+

+ Detail: 
    * Instance: 
    +------------------------+-------------+---------+-------+-------+-------+
    |        Instance        |    Module   | BRAM_18K| DSP48E|   FF  |  LUT  |
    +------------------------+-------------+---------+-------+-------+-------+
    |grp_k2c_dense_fu_477    |k2c_dense    |        4|     67|  19001|  20801|
    |grp_k2c_dense_1_fu_409  |k2c_dense_1  |       22|     78|  20810|  22393|
    |grp_k2c_dense_2_fu_341  |k2c_dense_2  |       38|     78|  20785|  22412|
    |grp_k2c_dense_3_fu_272  |k2c_dense_3  |       30|     94|  21689|  25116|
    +------------------------+-------------+---------+-------+-------+-------+
    |Total                   |             |       94|    317|  82285|  90722|
    +------------------------+-------------+---------+-------+-------+-------+

    * DSP48: 
    N/A

    * Memory: 
    +--------------------------+----------------------+---------+----+----+------+-----+------+-------------+
    |          Memory          |        Module        | BRAM_18K| FF | LUT| Words| Bits| Banks| W*Bits*Banks|
    +--------------------------+----------------------+---------+----+----+------+-----+------+-------------+
    |dense_13_output_arra_7_U  |sample_dense_13_obBo  |        0|  64|   8|    16|   32|     1|          512|
    |dense_13_output_arra_6_U  |sample_dense_13_obBo  |        0|  64|   8|    16|   32|     1|          512|
    |dense_13_output_arra_5_U  |sample_dense_13_obBo  |        0|  64|   8|    16|   32|     1|          512|
    |dense_13_output_arra_4_U  |sample_dense_13_obBo  |        0|  64|   8|    16|   32|     1|          512|
    |dense_13_output_arra_3_U  |sample_dense_13_obBo  |        0|  64|   8|    16|   32|     1|          512|
    |dense_13_output_arra_2_U  |sample_dense_13_obBo  |        0|  64|   8|    16|   32|     1|          512|
    |dense_13_output_arra_1_U  |sample_dense_13_obBo  |        0|  64|   8|    16|   32|     1|          512|
    |dense_13_output_arra_U    |sample_dense_13_obBo  |        0|  64|   8|    16|   32|     1|          512|
    |dense_14_output_arra_7_U  |sample_dense_14_obJp  |        0|  64|   2|     4|   32|     1|          128|
    |dense_14_output_arra_6_U  |sample_dense_14_obJp  |        0|  64|   2|     4|   32|     1|          128|
    |dense_14_output_arra_5_U  |sample_dense_14_obJp  |        0|  64|   2|     4|   32|     1|          128|
    |dense_14_output_arra_4_U  |sample_dense_14_obJp  |        0|  64|   2|     4|   32|     1|          128|
    |dense_14_output_arra_3_U  |sample_dense_14_obJp  |        0|  64|   2|     4|   32|     1|          128|
    |dense_14_output_arra_2_U  |sample_dense_14_obJp  |        0|  64|   2|     4|   32|     1|          128|
    |dense_14_output_arra_1_U  |sample_dense_14_obJp  |        0|  64|   2|     4|   32|     1|          128|
    |dense_14_output_arra_U    |sample_dense_14_obJp  |        0|  64|   2|     4|   32|     1|          128|
    |dense_15_output_arra_7_U  |sample_dense_15_obRq  |        0|  64|   1|     2|   32|     1|           64|
    |dense_15_output_arra_6_U  |sample_dense_15_obRq  |        0|  64|   1|     2|   32|     1|           64|
    |dense_15_output_arra_5_U  |sample_dense_15_obRq  |        0|  64|   1|     2|   32|     1|           64|
    |dense_15_output_arra_4_U  |sample_dense_15_obRq  |        0|  64|   1|     2|   32|     1|           64|
    |dense_15_output_arra_3_U  |sample_dense_15_obRq  |        0|  64|   1|     2|   32|     1|           64|
    |dense_15_output_arra_2_U  |sample_dense_15_obRq  |        0|  64|   1|     2|   32|     1|           64|
    |dense_15_output_arra_1_U  |sample_dense_15_obRq  |        0|  64|   1|     2|   32|     1|           64|
    |dense_15_output_arra_U    |sample_dense_15_obRq  |        0|  64|   1|     2|   32|     1|           64|
    |dense_16_fwork_U          |sample_dense_16_fbZs  |        2|   0|   0|    32|   32|     1|         1024|
    +--------------------------+----------------------+---------+----+----+------+-----+------+-------------+
    |Total                     |                      |        2|1536|  88|   208|  800|    25|         6656|
    +--------------------------+----------------------+---------+----+----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +---------------------+----------+-------+---+----+------------+------------+
    |    Variable Name    | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------+----------+-------+---+----+------------+------------+
    |indvarinc_fu_549_p2  |     +    |      0|  0|  15|           5|           1|
    |tmp_1_fu_560_p2      |   icmp   |      0|  0|  11|           5|           2|
    +---------------------+----------+-------+---+----+------------+------------+
    |Total                |          |      0|  0|  26|          10|           3|
    +---------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +---------------------------------+----+-----------+-----+-----------+
    |               Name              | LUT| Input Size| Bits| Total Bits|
    +---------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                        |  47|         10|    1|         10|
    |dense_13_output_arra_1_address0  |  15|          3|    4|         12|
    |dense_13_output_arra_1_ce0       |  15|          3|    1|          3|
    |dense_13_output_arra_1_we0       |   9|          2|    1|          2|
    |dense_13_output_arra_2_address0  |  15|          3|    4|         12|
    |dense_13_output_arra_2_ce0       |  15|          3|    1|          3|
    |dense_13_output_arra_2_we0       |   9|          2|    1|          2|
    |dense_13_output_arra_3_address0  |  15|          3|    4|         12|
    |dense_13_output_arra_3_ce0       |  15|          3|    1|          3|
    |dense_13_output_arra_3_we0       |   9|          2|    1|          2|
    |dense_13_output_arra_4_address0  |  15|          3|    4|         12|
    |dense_13_output_arra_4_ce0       |  15|          3|    1|          3|
    |dense_13_output_arra_4_we0       |   9|          2|    1|          2|
    |dense_13_output_arra_5_address0  |  15|          3|    4|         12|
    |dense_13_output_arra_5_ce0       |  15|          3|    1|          3|
    |dense_13_output_arra_5_we0       |   9|          2|    1|          2|
    |dense_13_output_arra_6_address0  |  15|          3|    4|         12|
    |dense_13_output_arra_6_ce0       |  15|          3|    1|          3|
    |dense_13_output_arra_6_we0       |   9|          2|    1|          2|
    |dense_13_output_arra_7_address0  |  15|          3|    4|         12|
    |dense_13_output_arra_7_ce0       |  15|          3|    1|          3|
    |dense_13_output_arra_7_we0       |   9|          2|    1|          2|
    |dense_13_output_arra_address0    |  15|          3|    4|         12|
    |dense_13_output_arra_ce0         |  15|          3|    1|          3|
    |dense_13_output_arra_we0         |   9|          2|    1|          2|
    |dense_14_output_arra_1_address0  |  15|          3|    2|          6|
    |dense_14_output_arra_1_ce0       |  15|          3|    1|          3|
    |dense_14_output_arra_1_we0       |   9|          2|    1|          2|
    |dense_14_output_arra_2_address0  |  15|          3|    2|          6|
    |dense_14_output_arra_2_ce0       |  15|          3|    1|          3|
    |dense_14_output_arra_2_we0       |   9|          2|    1|          2|
    |dense_14_output_arra_3_address0  |  15|          3|    2|          6|
    |dense_14_output_arra_3_ce0       |  15|          3|    1|          3|
    |dense_14_output_arra_3_we0       |   9|          2|    1|          2|
    |dense_14_output_arra_4_address0  |  15|          3|    2|          6|
    |dense_14_output_arra_4_ce0       |  15|          3|    1|          3|
    |dense_14_output_arra_4_we0       |   9|          2|    1|          2|
    |dense_14_output_arra_5_address0  |  15|          3|    2|          6|
    |dense_14_output_arra_5_ce0       |  15|          3|    1|          3|
    |dense_14_output_arra_5_we0       |   9|          2|    1|          2|
    |dense_14_output_arra_6_address0  |  15|          3|    2|          6|
    |dense_14_output_arra_6_ce0       |  15|          3|    1|          3|
    |dense_14_output_arra_6_we0       |   9|          2|    1|          2|
    |dense_14_output_arra_7_address0  |  15|          3|    2|          6|
    |dense_14_output_arra_7_ce0       |  15|          3|    1|          3|
    |dense_14_output_arra_7_we0       |   9|          2|    1|          2|
    |dense_14_output_arra_address0    |  15|          3|    2|          6|
    |dense_14_output_arra_ce0         |  15|          3|    1|          3|
    |dense_14_output_arra_we0         |   9|          2|    1|          2|
    |dense_15_output_arra_1_address0  |  15|          3|    1|          3|
    |dense_15_output_arra_1_ce0       |  15|          3|    1|          3|
    |dense_15_output_arra_1_we0       |   9|          2|    1|          2|
    |dense_15_output_arra_2_address0  |  15|          3|    1|          3|
    |dense_15_output_arra_2_ce0       |  15|          3|    1|          3|
    |dense_15_output_arra_2_we0       |   9|          2|    1|          2|
    |dense_15_output_arra_3_address0  |  15|          3|    1|          3|
    |dense_15_output_arra_3_ce0       |  15|          3|    1|          3|
    |dense_15_output_arra_3_we0       |   9|          2|    1|          2|
    |dense_15_output_arra_4_address0  |  15|          3|    1|          3|
    |dense_15_output_arra_4_ce0       |  15|          3|    1|          3|
    |dense_15_output_arra_4_we0       |   9|          2|    1|          2|
    |dense_15_output_arra_5_address0  |  15|          3|    1|          3|
    |dense_15_output_arra_5_ce0       |  15|          3|    1|          3|
    |dense_15_output_arra_5_we0       |   9|          2|    1|          2|
    |dense_15_output_arra_6_address0  |  15|          3|    1|          3|
    |dense_15_output_arra_6_ce0       |  15|          3|    1|          3|
    |dense_15_output_arra_6_we0       |   9|          2|    1|          2|
    |dense_15_output_arra_7_address0  |  15|          3|    1|          3|
    |dense_15_output_arra_7_ce0       |  15|          3|    1|          3|
    |dense_15_output_arra_7_we0       |   9|          2|    1|          2|
    |dense_15_output_arra_address0    |  15|          3|    1|          3|
    |dense_15_output_arra_ce0         |  15|          3|    1|          3|
    |dense_15_output_arra_we0         |   9|          2|    1|          2|
    |dense_16_fwork_address0          |  15|          3|    5|         15|
    |dense_16_fwork_ce0               |  15|          3|    1|          3|
    |dense_16_fwork_ce1               |   9|          2|    1|          2|
    |dense_16_fwork_d0                |  15|          3|   32|         96|
    |dense_16_fwork_we0               |  15|          3|    1|          3|
    |invdar_reg_261                   |   9|          2|    5|         10|
    +---------------------------------+----+-----------+-----+-----------+
    |Total                            |1061|        218|  150|        427|
    +---------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------------------+---+----+-----+-----------+
    |                 Name                | FF| LUT| Bits| Const Bits|
    +-------------------------------------+---+----+-----+-----------+
    |ap_CS_fsm                            |  9|   0|    9|          0|
    |dense_13_kernel_dim                  |  0|   0|   64|         64|
    |dense_13_output_dim                  |  0|   0|   64|         64|
    |dense_13_output_nume                 |  0|   0|   64|         64|
    |dense_14_kernel_dim                  |  0|   0|   64|         64|
    |dense_14_output_dim                  |  0|   0|   64|         64|
    |dense_14_output_nume                 |  0|   0|   64|         64|
    |dense_15_kernel_dim                  |  0|   0|   64|         64|
    |dense_15_output_dim                  |  0|   0|   64|         64|
    |dense_15_output_nume                 |  0|   0|   64|         64|
    |dense_16_kernel_dim                  |  0|   0|   64|         64|
    |grp_k2c_dense_1_fu_409_ap_start_reg  |  1|   0|    1|          0|
    |grp_k2c_dense_2_fu_341_ap_start_reg  |  1|   0|    1|          0|
    |grp_k2c_dense_3_fu_272_ap_start_reg  |  1|   0|    1|          0|
    |grp_k2c_dense_fu_477_ap_start_reg    |  1|   0|    1|          0|
    |invdar_reg_261                       |  5|   0|    5|          0|
    |reg_531                              |  0|   0|   64|         64|
    |reg_537                              |  0|   0|   64|         64|
    |reg_543                              |  0|   0|   64|         64|
    +-------------------------------------+---+----+-----+-----------+
    |Total                                | 18|   0|  850|        832|
    +-------------------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------------------------+-----+-----+------------+------------------------------+--------------+
|               RTL Ports               | Dir | Bits|  Protocol  |         Source Object        |    C Type    |
+---------------------------------------+-----+-----+------------+------------------------------+--------------+
|ap_clk                                 |  in |    1| ap_ctrl_hs |            sample            | return value |
|ap_rst                                 |  in |    1| ap_ctrl_hs |            sample            | return value |
|ap_start                               |  in |    1| ap_ctrl_hs |            sample            | return value |
|ap_done                                | out |    1| ap_ctrl_hs |            sample            | return value |
|ap_idle                                | out |    1| ap_ctrl_hs |            sample            | return value |
|ap_ready                               | out |    1| ap_ctrl_hs |            sample            | return value |
|dense_13_input_input_array_0_address0  | out |    4|  ap_memory | dense_13_input_input_array_0 |     array    |
|dense_13_input_input_array_0_ce0       | out |    1|  ap_memory | dense_13_input_input_array_0 |     array    |
|dense_13_input_input_array_0_q0        |  in |   32|  ap_memory | dense_13_input_input_array_0 |     array    |
|dense_13_input_input_array_1_address0  | out |    4|  ap_memory | dense_13_input_input_array_1 |     array    |
|dense_13_input_input_array_1_ce0       | out |    1|  ap_memory | dense_13_input_input_array_1 |     array    |
|dense_13_input_input_array_1_q0        |  in |   32|  ap_memory | dense_13_input_input_array_1 |     array    |
|dense_13_input_input_array_2_address0  | out |    4|  ap_memory | dense_13_input_input_array_2 |     array    |
|dense_13_input_input_array_2_ce0       | out |    1|  ap_memory | dense_13_input_input_array_2 |     array    |
|dense_13_input_input_array_2_q0        |  in |   32|  ap_memory | dense_13_input_input_array_2 |     array    |
|dense_13_input_input_array_3_address0  | out |    4|  ap_memory | dense_13_input_input_array_3 |     array    |
|dense_13_input_input_array_3_ce0       | out |    1|  ap_memory | dense_13_input_input_array_3 |     array    |
|dense_13_input_input_array_3_q0        |  in |   32|  ap_memory | dense_13_input_input_array_3 |     array    |
|dense_13_input_input_array_4_address0  | out |    4|  ap_memory | dense_13_input_input_array_4 |     array    |
|dense_13_input_input_array_4_ce0       | out |    1|  ap_memory | dense_13_input_input_array_4 |     array    |
|dense_13_input_input_array_4_q0        |  in |   32|  ap_memory | dense_13_input_input_array_4 |     array    |
|dense_13_input_input_array_5_address0  | out |    4|  ap_memory | dense_13_input_input_array_5 |     array    |
|dense_13_input_input_array_5_ce0       | out |    1|  ap_memory | dense_13_input_input_array_5 |     array    |
|dense_13_input_input_array_5_q0        |  in |   32|  ap_memory | dense_13_input_input_array_5 |     array    |
|dense_13_input_input_array_6_address0  | out |    4|  ap_memory | dense_13_input_input_array_6 |     array    |
|dense_13_input_input_array_6_ce0       | out |    1|  ap_memory | dense_13_input_input_array_6 |     array    |
|dense_13_input_input_array_6_q0        |  in |   32|  ap_memory | dense_13_input_input_array_6 |     array    |
|dense_13_input_input_array_7_address0  | out |    4|  ap_memory | dense_13_input_input_array_7 |     array    |
|dense_13_input_input_array_7_ce0       | out |    1|  ap_memory | dense_13_input_input_array_7 |     array    |
|dense_13_input_input_array_7_q0        |  in |   32|  ap_memory | dense_13_input_input_array_7 |     array    |
|dense_13_input_input_dim               |  in |   64|   ap_none  |   dense_13_input_input_dim   |    scalar    |
|dense_13_input_input_numel             |  in |   64|   ap_none  |  dense_13_input_input_numel  |    pointer   |
|dense_13_input_input_shape_address0    | out |    3|  ap_memory |  dense_13_input_input_shape  |     array    |
|dense_13_input_input_shape_ce0         | out |    1|  ap_memory |  dense_13_input_input_shape  |     array    |
|dense_13_input_input_shape_q0          |  in |   64|  ap_memory |  dense_13_input_input_shape  |     array    |
|dense_16_output_arrray_address0        | out |    1|  ap_memory |    dense_16_output_arrray    |     array    |
|dense_16_output_arrray_ce0             | out |    1|  ap_memory |    dense_16_output_arrray    |     array    |
|dense_16_output_arrray_we0             | out |    1|  ap_memory |    dense_16_output_arrray    |     array    |
|dense_16_output_arrray_d0              | out |   32|  ap_memory |    dense_16_output_arrray    |     array    |
|dense_16_output_arrray_q0              |  in |   32|  ap_memory |    dense_16_output_arrray    |     array    |
|dense_16_output_dim                    |  in |   64|   ap_none  |      dense_16_output_dim     |    scalar    |
|dense_16_output_numel                  |  in |   64|   ap_none  |     dense_16_output_numel    |    pointer   |
|dense_16_output_shape_address0         | out |    3|  ap_memory |     dense_16_output_shape    |     array    |
|dense_16_output_shape_ce0              | out |    1|  ap_memory |     dense_16_output_shape    |     array    |
|dense_16_output_shape_we0              | out |    1|  ap_memory |     dense_16_output_shape    |     array    |
|dense_16_output_shape_d0               | out |   64|  ap_memory |     dense_16_output_shape    |     array    |
|dense_16_output_shape_q0               |  in |   64|  ap_memory |     dense_16_output_shape    |     array    |
|dense_16_output_shape_address1         | out |    3|  ap_memory |     dense_16_output_shape    |     array    |
|dense_16_output_shape_ce1              | out |    1|  ap_memory |     dense_16_output_shape    |     array    |
|dense_16_output_shape_we1              | out |    1|  ap_memory |     dense_16_output_shape    |     array    |
|dense_16_output_shape_d1               | out |   64|  ap_memory |     dense_16_output_shape    |     array    |
|dense_16_output_shape_q1               |  in |   64|  ap_memory |     dense_16_output_shape    |     array    |
+---------------------------------------+-----+-----+------------+------------------------------+--------------+

