// Seed: 218163083
module module_0;
  logic id_1[1 : -1];
endmodule
module module_1 #(
    parameter id_3 = 32'd61
) (
    id_1,
    id_2,
    _id_3
);
  input wire _id_3;
  output logic [7:0] id_2;
  input wire id_1;
  module_0 modCall_1 ();
  always deassign id_2;
  assign id_2[id_3 : 1] = id_1 ^ id_3 > id_3;
  assign id_2 = id_3;
endmodule
module module_2 #(
    parameter id_6 = 32'd34
) (
    input  uwire   id_0,
    output uwire   id_1,
    output supply0 id_2,
    input  uwire   id_3,
    input  supply0 id_4
);
  assign id_2 = id_4 ^ -1;
  integer _id_6 = id_3, id_7;
  wire id_8;
  wire [-1 : -1  +  id_6] id_9;
  always @(posedge 1);
  wire id_10;
  module_0 modCall_1 ();
endmodule
