

        *** GPGPU-Sim Simulator Version 4.0.0  [build gpgpu-sim_git-commit-_modified_0.0] ***


GPGPU-Sim PTX: simulation mode 0 (can change with PTX_SIM_MODE_FUNC environment variable:
               1=functional simulation only, 0=detailed performance simulator)
GPGPU-Sim PTX: overriding embedded ptx with ptx file (PTX_SIM_USE_PTX_FILE is set)
GPGPU-Sim: Configuration options:

-save_embedded_ptx                      0 # saves ptx files embedded in binary as <n>.ptx
-keep                                   0 # keep intermediate files created by GPGPU-Sim when interfacing with external programs
-gpgpu_ptx_save_converted_ptxplus                    0 # Saved converted ptxplus to a file
-gpgpu_occupancy_sm_number                   70 # The SM number to pass to ptxas when getting register usage for computing GPU occupancy. This parameter is required in the config.
-ptx_opcode_latency_int      4,13,4,5,145,21 # Opcode latencies for integers <ADD,MAX,MUL,MAD,DIV,SHFL>Default 1,1,19,25,145,32
-ptx_opcode_latency_fp          4,13,4,5,39 # Opcode latencies for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,30
-ptx_opcode_latency_dp         8,19,8,8,330 # Opcode latencies for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,335
-ptx_opcode_latency_sfu                  100 # Opcode latencies for SFU instructionsDefault 8
-ptx_opcode_latency_tesnor                   64 # Opcode latencies for Tensor instructionsDefault 64
-ptx_opcode_initiation_int          2,2,2,2,8,4 # Opcode initiation intervals for integers <ADD,MAX,MUL,MAD,DIV,SHFL>Default 1,1,4,4,32,4
-ptx_opcode_initiation_fp            2,2,2,2,4 # Opcode initiation intervals for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,5
-ptx_opcode_initiation_dp          4,4,4,4,130 # Opcode initiation intervals for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,130
-ptx_opcode_initiation_sfu                    8 # Opcode initiation intervals for sfu instructionsDefault 8
-ptx_opcode_initiation_tensor                   64 # Opcode initiation intervals for tensor instructionsDefault 64
-cdp_latency         7200,8000,100,12000,1600 # CDP API latency <cudaStreamCreateWithFlags, cudaGetParameterBufferV2_init_perWarp, cudaGetParameterBufferV2_perKernel, cudaLaunchDeviceV2_init_perWarp, cudaLaunchDevicV2_perKernel>Default 7200,8000,100,12000,1600
-network_mode                           2 # Interconnection network mode
-inter_config_file                   mesh # Interconnection network config file
-icnt_in_buffer_limit                  512 # in_buffer_limit
-icnt_out_buffer_limit                  512 # out_buffer_limit
-icnt_subnets                           2 # subnets
-icnt_arbiter_algo                      1 # arbiter_algo
-icnt_verbose                           0 # inct_verbose
-icnt_grant_cycles                      1 # grant_cycles
-gpgpu_ptx_use_cuobjdump                    1 # Use cuobjdump to extract ptx and sass from binaries
-gpgpu_experimental_lib_support                    0 # Try to extract code from cuda libraries [Broken because of unknown cudaGetExportTable]
-checkpoint_option                      0 #  checkpointing flag (0 = no checkpoint)
-checkpoint_kernel                      1 #  checkpointing during execution of which kernel (1- 1st kernel)
-checkpoint_CTA                         0 #  checkpointing after # of CTA (< less than total CTA)
-resume_option                          0 #  resume flag (0 = no resume)
-resume_kernel                          0 #  Resume from which kernel (1= 1st kernel)
-resume_CTA                             0 #  resume from which CTA 
-checkpoint_CTA_t                       0 #  resume from which CTA 
-checkpoint_insn_Y                      0 #  resume from which CTA 
-gpgpu_ptx_convert_to_ptxplus                    0 # Convert SASS (native ISA) to ptxplus and run ptxplus
-gpgpu_ptx_force_max_capability                   70 # Force maximum compute capability
-gpgpu_ptx_inst_debug_to_file                    0 # Dump executed instructions' debug information to file
-gpgpu_ptx_inst_debug_file       inst_debug.txt # Executed instructions' debug output file
-gpgpu_ptx_inst_debug_thread_uid                    1 # Thread UID for executed instructions' debug output
-gpgpu_n_mem_for_l2wb_pcommit                   32 # number of memory modules (e.g. memory controllers) in gpu
-gpgpu_n_sub_partition_per_mchannel_for_l2wb_pcommit                    2 # number of memory subpartition in each memory module
-gpgpu_dl2_bsize_for_l2wb_pcommit                  128 # default 128 bytes
-gpgpu_simd_model                       1 # 1 = post-dominator
-gpgpu_shader_core_pipeline              2048:32 # shader core pipeline config, i.e., {<nthread>:<warpsize>}
-gpgpu_tex_cache:l1  N:4:128:256,L:R:m:N:L,T:512:8,128:2 # per-shader L1 texture cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>:<rf>}
-gpgpu_const_cache:l1 N:128:64:8,L:R:f:N:L,S:2:64,4 # per-shader L1 constant memory cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:il1     N:64:128:16,L:R:f:N:L,S:2:48,4 # shader L1 instruction cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:dl1     S:1:128:256,L:L:s:N:L,A:256:8,16:0,32 # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_l1_banks                         4 # The number of L1 cache banks
-gpgpu_l1_banks_byte_interleaving                   32 # l1 banks byte interleaving granularity
-gpgpu_l1_banks_hashing_function                    0 # l1 banks hashing function
-gpgpu_l1_latency                      20 # L1 Hit Latency
-gpgpu_smem_latency                    20 # smem Latency
-gpgpu_cache:dl1PrefL1                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PrefShared                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_gmem_skip_L1D                    0 # global memory access skip L1D cache (implements -Xptxas -dlcm=cg, default=no skip)
-gpgpu_perfect_mem                      0 # enable perfect memory mode (no cache miss)
-n_regfile_gating_group                    4 # group of lanes that should be read/written together)
-gpgpu_clock_gated_reg_file                    0 # enable clock gated reg file for power calculations
-gpgpu_clock_gated_lanes                    0 # enable clock gated lanes for power calculations
-gpgpu_shader_registers                65536 # Number of registers per shader core. Limits number of concurrent CTAs. (default 8192)
-gpgpu_registers_per_block                65536 # Maximum number of registers per CTA. (default 8192)
-gpgpu_ignore_resources_limitation                    0 # gpgpu_ignore_resources_limitation (default 0)
-gpgpu_shader_cta                      32 # Maximum number of concurrent CTAs in shader (default 8)
-gpgpu_num_cta_barriers                   16 # Maximum number of named barriers per CTA (default 16)
-gpgpu_n_clusters                      80 # number of processing clusters
-gpgpu_n_cores_per_cluster                    1 # number of simd cores per cluster
-gpgpu_n_cluster_ejection_buffer_size                   32 # number of packets in ejection buffer
-gpgpu_n_ldst_response_buffer_size                    2 # number of response packets in ld/st unit ejection buffer
-gpgpu_shmem_per_block                65536 # Size of shared memory per thread block or CTA (default 48kB)
-gpgpu_shmem_size                   98304 # Size of shared memory per shader core (default 16kB)
-gpgpu_adaptive_cache_config            536870913 # adaptive_cache_config
-gpgpu_shmem_sizeDefault                98304 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefL1                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefShared                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_num_banks                   32 # Number of banks in the shared memory in each shader core (default 16)
-gpgpu_shmem_limited_broadcast                    0 # Limit shared memory to do one broadcast per cycle (default on)
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_mem_unit_ports                    1 # The number of memory transactions allowed per core cycle
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_warpdistro_shader                   -1 # Specify which shader core to collect the warp size distribution from
-gpgpu_warp_issue_shader                    0 # Specify which shader core to collect the warp issue distribution from
-gpgpu_local_mem_map                    1 # Mapping from local memory space address to simulated GPU physical address space (default = enabled)
-gpgpu_num_reg_banks                   16 # Number of register banks (default = 8)
-gpgpu_reg_bank_use_warp_id                    0 # Use warp ID in mapping registers to banks (default = off)
-gpgpu_sub_core_model                    1 # Sub Core Volta/Pascal model (default = off)
-gpgpu_enable_specialized_operand_collector                    0 # enable_specialized_operand_collector
-gpgpu_operand_collector_num_units_sp                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_dp                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_units_sfu                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_int                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_units_tensor_core                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_mem                    2 # number of collector units (default = 2)
-gpgpu_operand_collector_num_units_gen                    8 # number of collector units (default = 0)
-gpgpu_operand_collector_num_in_ports_sp                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_dp                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_in_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_int                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_in_ports_tensor_core                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_gen                    8 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sp                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_dp                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_int                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_tensor_core                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_gen                    8 # number of collector unit in ports (default = 0)
-gpgpu_coalesce_arch                   60 # Coalescing arch (GT200 = 13, Fermi = 20)
-gpgpu_num_sched_per_core                    4 # Number of warp schedulers per core
-gpgpu_max_insn_issue_per_warp                    1 # Max number of instructions that can be issued per warp in one cycle by scheduler (either 1 or 2)
-gpgpu_dual_issue_diff_exec_units                    1 # should dual issue use two different execution unit resources (Default = 1)
-gpgpu_simt_core_sim_order                    1 # Select the simulation order of cores in a cluster (0=Fix, 1=Round-Robin)
-gpgpu_pipeline_widths 4,4,4,4,4,4,4,4,4,4,8,4,4 # Pipeline widths ID_OC_SP,ID_OC_DP,ID_OC_INT,ID_OC_SFU,ID_OC_MEM,OC_EX_SP,OC_EX_DP,OC_EX_INT,OC_EX_SFU,OC_EX_MEM,EX_WB,ID_OC_TENSOR_CORE,OC_EX_TENSOR_CORE
-gpgpu_tensor_core_avail                    1 # Tensor Core Available (default=0)
-gpgpu_num_sp_units                     4 # Number of SP units (default=1)
-gpgpu_num_dp_units                     4 # Number of DP units (default=0)
-gpgpu_num_int_units                    4 # Number of INT units (default=0)
-gpgpu_num_sfu_units                    4 # Number of SF units (default=1)
-gpgpu_num_tensor_core_units                    4 # Number of tensor_core units (default=1)
-gpgpu_num_mem_units                    1 # Number if ldst units (default=1) WARNING: not hooked up to anything
-gpgpu_scheduler                      gto # Scheduler configuration: < lrr | gto | two_level_active > If two_level_active:<num_active_warps>:<inner_prioritization>:<outer_prioritization>For complete list of prioritization values see shader.h enum scheduler_prioritization_typeDefault: gto
-gpgpu_concurrent_kernel_sm                    0 # Support concurrent kernels on a SM (default = disabled)
-gpgpu_perfect_inst_const_cache                    1 # perfect inst and const cache mode, so all inst and const hits in the cache(default = disabled)
-gpgpu_inst_fetch_throughput                    4 # the number of fetched intruction per warp each cycle
-gpgpu_reg_file_port_throughput                    2 # the number ports of the register file
-specialized_unit_1         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_2         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_3         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_4         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_5         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_6         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_7         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_8         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-gpgpu_perf_sim_memcpy                    1 # Fill the L2 cache on memcpy
-gpgpu_simple_dram_model                    0 # simple_dram_model with fixed latency and BW
-gpgpu_dram_scheduler                    1 # 0 = fifo, 1 = FR-FCFS (defaul)
-gpgpu_dram_partition_queues          64:64:64:64 # i2$:$2d:d2$:$2i
-l2_ideal                               0 # Use a ideal L2 cache that always hit
-gpgpu_cache:dl2     S:32:128:24,L:B:m:L:P,A:192:4,32:0,32 # unified banked L2 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>}
-gpgpu_cache:dl2_texture_only                    0 # L2 cache used for texture only
-gpgpu_n_mem                           32 # number of memory modules (e.g. memory controllers) in gpu
-gpgpu_n_sub_partition_per_mchannel                    2 # number of memory subpartition in each memory module
-gpgpu_n_mem_per_ctrlr                    1 # number of memory chips per memory controller
-gpgpu_memlatency_stat                   14 # track and display latency statistics 0x2 enables MC, 0x4 enables queue logs
-gpgpu_frfcfs_dram_sched_queue_size                   64 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_return_queue_size                  192 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_buswidth                   16 # default = 4 bytes (8 bytes per cycle at DDR)
-gpgpu_dram_burst_length                    2 # Burst length of each DRAM request (default = 4 data bus cycle)
-dram_data_command_freq_ratio                    2 # Frequency ratio between DRAM data bus and command bus (default = 2 times, i.e. DDR)
-gpgpu_dram_timing_opt nbk=16:CCD=1:RRD=3:RCD=12:RAS=28:RP=12:RC=40: CL=12:WL=2:CDLR=3:WR=10:nbkgrp=4:CCDL=2:RTPL=3 # DRAM timing parameters = {nbk:tCCD:tRRD:tRCD:tRAS:tRP:tRC:CL:WL:tCDLR:tWR:nbkgrp:tCCDL:tRTPL}
-gpgpu_l2_rop_latency                  160 # ROP queue latency (default 85)
-dram_latency                         200 # DRAM latency (default 30)
-dram_write_latency                   600 # DRAM write latency (default 100)
-dram_dual_bus_interface                    1 # dual_bus_interface (default = 0) 
-dram_bnk_indexing_policy                    0 # dram_bnk_indexing_policy (0 = normal indexing, 1 = Xoring with the higher bits) (Default = 0)
-dram_bnkgrp_indexing_policy                    1 # dram_bnkgrp_indexing_policy (0 = take higher bits, 1 = take lower bits) (Default = 0)
-dram_seperate_write_queue_enable                    0 # Seperate_Write_Queue_Enable
-dram_write_queue_size             32:28:16 # Write_Queue_Size
-dram_elimnate_rw_turnaround                    0 # elimnate_rw_turnaround i.e set tWTR and tRTW = 0
-icnt_flit_size                        40 # icnt_flit_size
-gpgpu_mem_addr_mapping dramid@8;00000000.00000000.00000000.00000000.0000RRRR.RRRRRRRR.RBBBCCCB.CCCSSSSS # mapping memory address to dram model {dramid@<start bit>;<memory address map>}
-gpgpu_mem_addr_test                    0 # run sweep test to check address mapping for aliased address
-gpgpu_mem_address_mask                    1 # 0 = old addressing mask, 1 = new addressing mask, 2 = new add. mask + flipped bank sel and chip sel bits
-gpgpu_memory_partition_indexing                    0 # 0 = no indexing, 1 = bitwise xoring, 2 = IPoly, 3 = custom indexing
-gpuwattch_xml_file         gpuwattch.xml # GPUWattch XML file
-power_simulation_enabled                    0 # Turn on power simulator (1=On, 0=Off)
-power_per_cycle_dump                    0 # Dump detailed power output each cycle
-power_trace_enabled                    0 # produce a file for the power trace (1=On, 0=Off)
-power_trace_zlevel                     6 # Compression level of the power trace output log (0=no comp, 9=highest)
-steady_power_levels_enabled                    0 # produce a file for the steady power levels (1=On, 0=Off)
-steady_state_definition                  8:4 # allowed deviation:number of samples
-gpgpu_max_cycle                        0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_insn                         0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_cta                          0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_completed_cta                    0 # terminates gpu simulation early (0 = no limit)
-gpgpu_runtime_stat                   500 # display runtime statistics such as dram utilization {<freq>:<flag>}
-liveness_message_freq                    1 # Minimum number of seconds between simulation liveness messages (0 = always print)
-gpgpu_compute_capability_major                    7 # Major compute capability version number
-gpgpu_compute_capability_minor                    0 # Minor compute capability version number
-gpgpu_flush_l1_cache                    1 # Flush L1 cache at the end of each kernel call
-gpgpu_flush_l2_cache                    0 # Flush L2 cache at the end of each kernel call
-gpgpu_deadlock_detect                    1 # Stop the simulation at deadlock (1=on (default), 0=off)
-gpgpu_ptx_instruction_classification                    0 # if enabled will classify ptx instruction types per kernel (Max 255 kernels now)
-gpgpu_ptx_sim_mode                     0 # Select between Performance (default) or Functional simulation (1)
-gpgpu_clock_domains 1132.0:1132.0:1132.0:850.0 # Clock Domain Frequencies in MhZ {<Core Clock>:<ICNT Clock>:<L2 Clock>:<DRAM Clock>}
-gpgpu_max_concurrent_kernel                    8 # maximum kernels that can run concurrently on GPU
-gpgpu_cflog_interval                    0 # Interval between each snapshot in control flow logger
-visualizer_enabled               d741e7682a77c833cedfb5121342e14a  /home/pli11/Desktop/re_test/ProgPow/ethash_calculate_dag_item/undo_c_wt/main
Extracting PTX file and ptxas options    1: main.1.sm_70.ptx -arch=sm_70
      0 # Turn on visualizer output (1=On, 0=Off)
-visualizer_outputfile                 NULL # Specifies the output log file for visualizer
-visualizer_zlevel                      6 # Compression level of the visualizer output log (0=no comp, 9=highest)
-gpgpu_stack_size_limit                 1024 # GPU thread stack size
-gpgpu_heap_size_limit              8388608 # GPU malloc heap size 
-gpgpu_runtime_sync_depth_limit                    2 # GPU device runtime synchronize depth
-gpgpu_runtime_pending_launch_count_limit                 2048 # GPU device runtime pending launch count
-trace_enabled                          0 # Turn on traces
-trace_components                    none # comma seperated list of traces to enable. Complete list found in trace_streams.tup. Default none
-trace_sampling_core                    0 # The core which is printed using CORE_DPRINTF. Default 0
-trace_sampling_memory_partition                   -1 # The memory partition which is printed using MEMPART_DPRINTF. Default -1 (i.e. all)
-enable_ptx_file_line_stats                    1 # Turn on PTX source line statistic profiling. (1 = On)
-ptx_line_stats_filename gpgpu_inst_stats.txt # Output file for PTX source line statistics.
-gpgpu_kernel_launch_latency                 5000 # Kernel launch latency in cycles. Default: 0
-gpgpu_cdp_enabled                      0 # Turn on CDP
-gpgpu_TB_launch_latency                    0 # thread block launch latency in cycles. Default: 0
DRAM Timing Options:
nbk                                    16 # number of banks
CCD                                     1 # column to column delay
RRD                                     3 # minimal delay between activation of rows in different banks
RCD                                    12 # row to column delay
RAS                                    28 # time needed to activate row
RP                                     12 # time needed to precharge (deactivate) row
RC                                     40 # row cycle time
CDLR                                    3 # switching from write to read (changes tWTR)
WR                                     10 # last data-in to row precharge
CL                                     12 # CAS latency
WL                                      2 # Write latency
nbkgrp                                  4 # number of bank groups
CCDL                                    2 # column to column delay between accesses to different bank groups
RTPL                                    3 # read to precharge delay between accesses to different bank groups
Total number of memory sub partition = 64
addr_dec_mask[CHIP]  = 0000000000001f00 	high:13 low:8
addr_dec_mask[BK]    = 00000000000e2000 	high:20 low:13
addr_dec_mask[ROW]   = 00000001fff00000 	high:33 low:20
addr_dec_mask[COL]   = 000000000001c0ff 	high:17 low:0
addr_dec_mask[BURST] = 000000000000001f 	high:5 low:0
sub_partition_id_mask = 0000000000002000
GPGPU-Sim uArch: clock freqs: 1132000000.000000:1132000000.000000:1132000000.000000:850000000.000000
GPGPU-Sim uArch: clock periods: 0.00000000088339222615:0.00000000088339222615:0.00000000088339222615:0.00000000117647058824
*** Initializing Memory Statistics ***
GPGPU-Sim uArch: performance model initialization complete.
self exe links to: /home/pli11/Desktop/re_test/ProgPow/ethash_calculate_dag_item/undo_c_wt/main
self exe links to: /home/pli11/Desktop/re_test/ProgPow/ethash_calculate_dag_item/undo_c_wt/main
10.1
GPGPU-Sim PTX: __cudaRegisterFatBinary, fat_cubin_handle = 1, filename=default
self exe links to: /home/pli11/Desktop/re_test/ProgPow/ethash_calculate_dag_item/undo_c_wt/main
Running md5sum using "md5sum /home/pli11/Desktop/re_test/ProgPow/ethash_calculate_dag_item/undo_c_wt/main "
self exe links to: /home/pli11/Desktop/re_test/ProgPow/ethash_calculate_dag_item/undo_c_wt/main
Extracting specific PTX file named main.1.sm_70.ptx 
GPGPU-Sim PTX: __cudaRegisterFunction _Z25ethash_calculate_dag_itemjP8hash64_tmS0_j : hostFun 0x0x4123e6, fat_cubin_handle = 1
GPGPU-Sim PTX: Parsing main.1.sm_70.ptx
GPGPU-Sim PTX: allocating constant region for "keccakf_rndc" from 0x100 to 0x1c0 (global memory space) 1
GPGPU-Sim PTX: allocating global region for "NVM_log" from 0x200 to 0x4000200 (global memory space)
GPGPU-Sim PTX: allocating global region for "NVM_flag" from 0x4000200 to 0x4400200 (global memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z25ethash_calculate_dag_itemjP8hash64_tmS0_j'...   done.
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file main.1.sm_70.ptx
GPGPU-Sim PTX: loading globals with explicit initializers... 
GPGPU-Sim PTX: finished loading globals (0 bytes total).
GPGPU-Sim PTX: loading constants with explicit initializers...  done.
GPGPU-Sim PTX: Loading PTXInfo from main.1.sm_70.ptx
GPGPU-Sim PTX: Binary info : gmem=71303168, cmem=192
GPGPU-Sim PTX: Kernel '_Z25ethash_calculate_dag_itemjP8hash64_tmS0_j' : regs=80, lmem=0, smem=0, cmem=388
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x41c4c0; deviceAddress = keccakf_rndc; deviceName = keccakf_rndc
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 192 bytes
GPGPU-Sim PTX registering constant keccakf_rndc (192 bytes) to name mapping
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x6bf9c0; deviceAddress = NVM_log; deviceName = NVM_log
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 67108864 bytes
GPGPU-Sim PTX registering global NVM_log hostVar to name mapping
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x46bf9c0; deviceAddress = NVM_flag; deviceName = NVM_flag
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 4194304 bytes
GPGPU-Sim PTX registering global NVM_flag hostVar to name mapping
Set Device to current
Resetting device
Allocating light with size: 16907456
Generating mining buffers
GPGPU-Sim PTX: cudaStreamCreate
GPGPU-Sim PTX: cudaStreamCreate
Generating DAG for GPU #0 with dagBytes: 1082130304 gridSize: 4
fullRuns=16512
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffcdbdccecc..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffcdbdccec0..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffcdbdcceb8..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffcdbdcceb0..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffcdbdccec8..

GPGPU-Sim PTX: cudaLaunch for 0x0x4123e6 (mode=performance simulation) on stream 1
GPGPU-Sim PTX: finding reconvergence points for '_Z25ethash_calculate_dag_itemjP8hash64_tmS0_j'...
GPGPU-Sim PTX: Finding dominators for '_Z25ethash_calculate_dag_itemjP8hash64_tmS0_j'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z25ethash_calculate_dag_itemjP8hash64_tmS0_j'...
GPGPU-Sim PTX: Finding postdominators for '_Z25ethash_calculate_dag_itemjP8hash64_tmS0_j'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z25ethash_calculate_dag_itemjP8hash64_tmS0_j'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z25ethash_calculate_dag_itemjP8hash64_tmS0_j'...
GPGPU-Sim PTX: reconvergence points for _Z25ethash_calculate_dag_itemjP8hash64_tmS0_j...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x088 (main.1.sm_70.ptx:48) @%p4102 bra BB0_2588;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2bc68 (main.1.sm_70.ptx:26793) ret;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x0a8 (main.1.sm_70.ptx:53) @%p4103 bra BB0_3;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x0e0 (main.1.sm_70.ptx:65) shl.b64 %rd6298, %rd7684, 6;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x0b8 (main.1.sm_70.ptx:56) bra.uni BB0_4;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x0e0 (main.1.sm_70.ptx:65) shl.b64 %rd6298, %rd7684, 6;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0xa70 (main.1.sm_70.ptx:576) @%p4104 bra BB0_5;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xa78 (main.1.sm_70.ptx:578) mov.u32 %r24723, %tid.x;
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0xb28 (main.1.sm_70.ptx:602) @%p4106 bra BB0_9;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xb90 (main.1.sm_70.ptx:618) shfl.sync.idx.b32 %r15|%p5, %r6069, %r6036, %r6066, %r6067;
GPGPU-Sim PTX:  6 (potential) branch divergence @  PC=0xbb0 (main.1.sm_70.ptx:622) @%p4106 bra BB0_11;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xc18 (main.1.sm_70.ptx:638) shfl.sync.idx.b32 %r19|%p9, %r6069, %r6046, %r6066, %r6067;
GPGPU-Sim PTX:  7 (potential) branch divergence @  PC=0xc38 (main.1.sm_70.ptx:642) @%p4106 bra BB0_13;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xca0 (main.1.sm_70.ptx:658) shfl.sync.idx.b32 %r23|%p13, %r6069, %r6037, %r6066, %r6067;
GPGPU-Sim PTX:  8 (potential) branch divergence @  PC=0xcc0 (main.1.sm_70.ptx:662) @%p4106 bra BB0_15;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xd28 (main.1.sm_70.ptx:678) add.s32 %r24750, %r24750, 1;
GPGPU-Sim PTX:  9 (potential) branch divergence @  PC=0xd38 (main.1.sm_70.ptx:680) @%p4110 bra BB0_7;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xd40 (main.1.sm_70.ptx:682) xor.b32 %r6132, %r6028, 1;
GPGPU-Sim PTX: 10 (potential) branch divergence @  PC=0xdc8 (main.1.sm_70.ptx:701) @%p4112 bra BB0_19;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xe30 (main.1.sm_70.ptx:717) shfl.sync.idx.b32 %r38|%p21, %r6141, %r6036, %r6066, %r6067;
GPGPU-Sim PTX: 11 (potential) branch divergence @  PC=0xe50 (main.1.sm_70.ptx:721) @%p4112 bra BB0_21;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xeb8 (main.1.sm_70.ptx:737) shfl.sync.idx.b32 %r42|%p25, %r6141, %r6046, %r6066, %r6067;
GPGPU-Sim PTX: 12 (potential) branch divergence @  PC=0xed8 (main.1.sm_70.ptx:741) @%p4112 bra BB0_23;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xf40 (main.1.sm_70.ptx:757) shfl.sync.idx.b32 %r46|%p29, %r6141, %r6037, %r6066, %r6067;
GPGPU-Sim PTX: 13 (potential) branch divergence @  PC=0xf60 (main.1.sm_70.ptx:761) @%p4112 bra BB0_25;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xfc8 (main.1.sm_70.ptx:777) add.s32 %r24751, %r24751, 1;
GPGPU-Sim PTX: 14 (potential) branch divergence @  PC=0xfd8 (main.1.sm_70.ptx:779) @%p4116 bra BB0_17;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xfe0 (main.1.sm_70.ptx:781) xor.b32 %r6204, %r6028, 2;
GPGPU-Sim PTX: 15 (potential) branch divergence @  PC=0x1068 (main.1.sm_70.ptx:800) @%p4118 bra BB0_29;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x10d0 (main.1.sm_70.ptx:816) shfl.sync.idx.b32 %r61|%p37, %r6213, %r6036, %r6066, %r6067;
GPGPU-Sim PTX: 16 (potential) branch divergence @  PC=0x10f0 (main.1.sm_70.ptx:820) @%p4118 bra BB0_31;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1158 (main.1.sm_70.ptx:836) shfl.sync.idx.b32 %r65|%p41, %r6213, %r6046, %r6066, %r6067;
GPGPU-Sim PTX: 17 (potential) branch divergence @  PC=0x1178 (main.1.sm_70.ptx:840) @%p4118 bra BB0_33;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x11e0 (main.1.sm_70.ptx:856) shfl.sync.idx.b32 %r69|%p45, %r6213, %r6037, %r6066, %r6067;
GPGPU-Sim PTX: 18 (potential) branch divergence @  PC=0x1200 (main.1.sm_70.ptx:860) @%p4118 bra BB0_35;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1268 (main.1.sm_70.ptx:876) add.s32 %r24752, %r24752, 1;
GPGPU-Sim PTX: 19 (potential) branch divergence @  PC=0x1278 (main.1.sm_70.ptx:878) @%p4122 bra BB0_27;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1280 (main.1.sm_70.ptx:880) xor.b32 %r6276, %r6028, 3;
GPGPU-Sim PTX: 20 (potential) branch divergence @  PC=0x1308 (main.1.sm_70.ptx:899) @%p4124 bra BB0_39;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1370 (main.1.sm_70.ptx:915) shfl.sync.idx.b32 %r84|%p53, %r6285, %r6036, %r6066, %r6067;
GPGPU-Sim PTX: 21 (potential) branch divergence @  PC=0x1390 (main.1.sm_70.ptx:919) @%p4124 bra BB0_41;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x13f8 (main.1.sm_70.ptx:935) shfl.sync.idx.b32 %r88|%p57, %r6285, %r6046, %r6066, %r6067;
GPGPU-Sim PTX: 22 (potential) branch divergence @  PC=0x1418 (main.1.sm_70.ptx:939) @%p4124 bra BB0_43;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1480 (main.1.sm_70.ptx:955) shfl.sync.idx.b32 %r92|%p61, %r6285, %r6037, %r6066, %r6067;
GPGPU-Sim PTX: 23 (potential) branch divergence @  PC=0x14a0 (main.1.sm_70.ptx:959) @%p4124 bra BB0_45;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1508 (main.1.sm_70.ptx:975) add.s32 %r24753, %r24753, 1;
GPGPU-Sim PTX: 24 (potential) branch divergence @  PC=0x1518 (main.1.sm_70.ptx:977) @%p4128 bra BB0_37;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1520 (main.1.sm_70.ptx:979) xor.b32 %r6348, %r6028, 4;
GPGPU-Sim PTX: 25 (potential) branch divergence @  PC=0x15a8 (main.1.sm_70.ptx:998) @%p4130 bra BB0_49;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1610 (main.1.sm_70.ptx:1014) shfl.sync.idx.b32 %r107|%p69, %r6357, %r6036, %r6066, %r6067;
GPGPU-Sim PTX: 26 (potential) branch divergence @  PC=0x1630 (main.1.sm_70.ptx:1018) @%p4130 bra BB0_51;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1698 (main.1.sm_70.ptx:1034) shfl.sync.idx.b32 %r111|%p73, %r6357, %r6046, %r6066, %r6067;
GPGPU-Sim PTX: 27 (potential) branch divergence @  PC=0x16b8 (main.1.sm_70.ptx:1038) @%p4130 bra BB0_53;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1720 (main.1.sm_70.ptx:1054) shfl.sync.idx.b32 %r115|%p77, %r6357, %r6037, %r6066, %r6067;
GPGPU-Sim PTX: 28 (potential) branch divergence @  PC=0x1740 (main.1.sm_70.ptx:1058) @%p4130 bra BB0_55;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x17a8 (main.1.sm_70.ptx:1074) add.s32 %r24754, %r24754, 1;
GPGPU-Sim PTX: 29 (potential) branch divergence @  PC=0x17b8 (main.1.sm_70.ptx:1076) @%p4134 bra BB0_47;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x17c0 (main.1.sm_70.ptx:1078) xor.b32 %r6420, %r6028, 5;
GPGPU-Sim PTX: 30 (potential) branch divergence @  PC=0x1848 (main.1.sm_70.ptx:1097) @%p4136 bra BB0_59;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x18b0 (main.1.sm_70.ptx:1113) shfl.sync.idx.b32 %r130|%p85, %r6429, %r6036, %r6066, %r6067;
GPGPU-Sim PTX: 31 (potential) branch divergence @  PC=0x18d0 (main.1.sm_70.ptx:1117) @%p4136 bra BB0_61;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1938 (main.1.sm_70.ptx:1133) shfl.sync.idx.b32 %r134|%p89, %r6429, %r6046, %r6066, %r6067;
GPGPU-Sim PTX: 32 (potential) branch divergence @  PC=0x1958 (main.1.sm_70.ptx:1137) @%p4136 bra BB0_63;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x19c0 (main.1.sm_70.ptx:1153) shfl.sync.idx.b32 %r138|%p93, %r6429, %r6037, %r6066, %r6067;
GPGPU-Sim PTX: 33 (potential) branch divergence @  PC=0x19e0 (main.1.sm_70.ptx:1157) @%p4136 bra BB0_65;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1a48 (main.1.sm_70.ptx:1173) add.s32 %r24755, %r24755, 1;
GPGPU-Sim PTX: 34 (potential) branch divergence @  PC=0x1a58 (main.1.sm_70.ptx:1175) @%p4140 bra BB0_57;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1a60 (main.1.sm_70.ptx:1177) xor.b32 %r6492, %r6028, 6;
GPGPU-Sim PTX: 35 (potential) branch divergence @  PC=0x1ae8 (main.1.sm_70.ptx:1196) @%p4142 bra BB0_69;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1b50 (main.1.sm_70.ptx:1212) shfl.sync.idx.b32 %r153|%p101, %r6501, %r6036, %r6066, %r6067;
GPGPU-Sim PTX: 36 (potential) branch divergence @  PC=0x1b70 (main.1.sm_70.ptx:1216) @%p4142 bra BB0_71;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1bd8 (main.1.sm_70.ptx:1232) shfl.sync.idx.b32 %r157|%p105, %r6501, %r6046, %r6066, %r6067;
GPGPU-Sim PTX: 37 (potential) branch divergence @  PC=0x1bf8 (main.1.sm_70.ptx:1236) @%p4142 bra BB0_73;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1c60 (main.1.sm_70.ptx:1252) shfl.sync.idx.b32 %r161|%p109, %r6501, %r6037, %r6066, %r6067;
GPGPU-Sim PTX: 38 (potential) branch divergence @  PC=0x1c80 (main.1.sm_70.ptx:1256) @%p4142 bra BB0_75;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1ce8 (main.1.sm_70.ptx:1272) add.s32 %r24756, %r24756, 1;
GPGPU-Sim PTX: 39 (potential) branch divergence @  PC=0x1cf8 (main.1.sm_70.ptx:1274) @%p4146 bra BB0_67;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1d00 (main.1.sm_70.ptx:1276) xor.b32 %r6564, %r6028, 7;
GPGPU-Sim PTX: 40 (potential) branch divergence @  PC=0x1d88 (main.1.sm_70.ptx:1295) @%p4148 bra BB0_79;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1df0 (main.1.sm_70.ptx:1311) shfl.sync.idx.b32 %r176|%p117, %r6573, %r6036, %r6066, %r6067;
GPGPU-Sim PTX: 41 (potential) branch divergence @  PC=0x1e10 (main.1.sm_70.ptx:1315) @%p4148 bra BB0_81;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1e78 (main.1.sm_70.ptx:1331) shfl.sync.idx.b32 %r180|%p121, %r6573, %r6046, %r6066, %r6067;
GPGPU-Sim PTX: 42 (potential) branch divergence @  PC=0x1e98 (main.1.sm_70.ptx:1335) @%p4148 bra BB0_83;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1f00 (main.1.sm_70.ptx:1351) shfl.sync.idx.b32 %r184|%p125, %r6573, %r6037, %r6066, %r6067;
GPGPU-Sim PTX: 43 (potential) branch divergence @  PC=0x1f20 (main.1.sm_70.ptx:1355) @%p4148 bra BB0_85;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1f88 (main.1.sm_70.ptx:1371) add.s32 %r24757, %r24757, 1;
GPGPU-Sim PTX: 44 (potential) branch divergence @  PC=0x1f98 (main.1.sm_70.ptx:1373) @%p4152 bra BB0_77;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1fa0 (main.1.sm_70.ptx:1375) xor.b32 %r6636, %r6028, 8;
GPGPU-Sim PTX: 45 (potential) branch divergence @  PC=0x2028 (main.1.sm_70.ptx:1394) @%p4154 bra BB0_89;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2090 (main.1.sm_70.ptx:1410) shfl.sync.idx.b32 %r199|%p133, %r6645, %r6036, %r6066, %r6067;
GPGPU-Sim PTX: 46 (potential) branch divergence @  PC=0x20b0 (main.1.sm_70.ptx:1414) @%p4154 bra BB0_91;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2118 (main.1.sm_70.ptx:1430) shfl.sync.idx.b32 %r203|%p137, %r6645, %r6046, %r6066, %r6067;
GPGPU-Sim PTX: 47 (potential) branch divergence @  PC=0x2138 (main.1.sm_70.ptx:1434) @%p4154 bra BB0_93;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x21a0 (main.1.sm_70.ptx:1450) shfl.sync.idx.b32 %r207|%p141, %r6645, %r6037, %r6066, %r6067;
GPGPU-Sim PTX: 48 (potential) branch divergence @  PC=0x21c0 (main.1.sm_70.ptx:1454) @%p4154 bra BB0_95;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2228 (main.1.sm_70.ptx:1470) add.s32 %r24758, %r24758, 1;
GPGPU-Sim PTX: 49 (potential) branch divergence @  PC=0x2238 (main.1.sm_70.ptx:1472) @%p4158 bra BB0_87;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2240 (main.1.sm_70.ptx:1474) xor.b32 %r6708, %r6028, 9;
GPGPU-Sim PTX: 50 (potential) branch divergence @  PC=0x22c8 (main.1.sm_70.ptx:1493) @%p4160 bra BB0_99;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2330 (main.1.sm_70.ptx:1509) shfl.sync.idx.b32 %r222|%p149, %r6717, %r6036, %r6066, %r6067;
GPGPU-Sim PTX: 51 (potential) branch divergence @  PC=0x2350 (main.1.sm_70.ptx:1513) @%p4160 bra BB0_101;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x23b8 (main.1.sm_70.ptx:1529) shfl.sync.idx.b32 %r226|%p153, %r6717, %r6046, %r6066, %r6067;
GPGPU-Sim PTX: 52 (potential) branch divergence @  PC=0x23d8 (main.1.sm_70.ptx:1533) @%p4160 bra BB0_103;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2440 (main.1.sm_70.ptx:1549) shfl.sync.idx.b32 %r230|%p157, %r6717, %r6037, %r6066, %r6067;
GPGPU-Sim PTX: 53 (potential) branch divergence @  PC=0x2460 (main.1.sm_70.ptx:1553) @%p4160 bra BB0_105;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x24c8 (main.1.sm_70.ptx:1569) add.s32 %r24759, %r24759, 1;
GPGPU-Sim PTX: 54 (potential) branch divergence @  PC=0x24d8 (main.1.sm_70.ptx:1571) @%p4164 bra BB0_97;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x24e0 (main.1.sm_70.ptx:1573) xor.b32 %r6780, %r6028, 10;
GPGPU-Sim PTX: 55 (potential) branch divergence @  PC=0x2568 (main.1.sm_70.ptx:1592) @%p4166 bra BB0_109;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x25d0 (main.1.sm_70.ptx:1608) shfl.sync.idx.b32 %r245|%p165, %r6789, %r6036, %r6066, %r6067;
GPGPU-Sim PTX: 56 (potential) branch divergence @  PC=0x25f0 (main.1.sm_70.ptx:1612) @%p4166 bra BB0_111;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2658 (main.1.sm_70.ptx:1628) shfl.sync.idx.b32 %r249|%p169, %r6789, %r6046, %r6066, %r6067;
GPGPU-Sim PTX: 57 (potential) branch divergence @  PC=0x2678 (main.1.sm_70.ptx:1632) @%p4166 bra BB0_113;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x26e0 (main.1.sm_70.ptx:1648) shfl.sync.idx.b32 %r253|%p173, %r6789, %r6037, %r6066, %r6067;
GPGPU-Sim PTX: 58 (potential) branch divergence @  PC=0x2700 (main.1.sm_70.ptx:1652) @%p4166 bra BB0_115;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2768 (main.1.sm_70.ptx:1668) add.s32 %r24760, %r24760, 1;
GPGPU-Sim PTX: 59 (potential) branch divergence @  PC=0x2778 (main.1.sm_70.ptx:1670) @%p4170 bra BB0_107;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2780 (main.1.sm_70.ptx:1672) xor.b32 %r6852, %r6028, 11;
GPGPU-Sim PTX: 60 (potential) branch divergence @  PC=0x2808 (main.1.sm_70.ptx:1691) @%p4172 bra BB0_119;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2870 (main.1.sm_70.ptx:1707) shfl.sync.idx.b32 %r268|%p181, %r6861, %r6036, %r6066, %r6067;
GPGPU-Sim PTX: 61 (potential) branch divergence @  PC=0x2890 (main.1.sm_70.ptx:1711) @%p4172 bra BB0_121;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x28f8 (main.1.sm_70.ptx:1727) shfl.sync.idx.b32 %r272|%p185, %r6861, %r6046, %r6066, %r6067;
GPGPU-Sim PTX: 62 (potential) branch divergence @  PC=0x2918 (main.1.sm_70.ptx:1731) @%p4172 bra BB0_123;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2980 (main.1.sm_70.ptx:1747) shfl.sync.idx.b32 %r276|%p189, %r6861, %r6037, %r6066, %r6067;
GPGPU-Sim PTX: 63 (potential) branch divergence @  PC=0x29a0 (main.1.sm_70.ptx:1751) @%p4172 bra BB0_125;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2a08 (main.1.sm_70.ptx:1767) add.s32 %r24761, %r24761, 1;
GPGPU-Sim PTX: 64 (potential) branch divergence @  PC=0x2a18 (main.1.sm_70.ptx:1769) @%p4176 bra BB0_117;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2a20 (main.1.sm_70.ptx:1771) xor.b32 %r6924, %r6028, 12;
GPGPU-Sim PTX: 65 (potential) branch divergence @  PC=0x2aa8 (main.1.sm_70.ptx:1790) @%p4178 bra BB0_129;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2b10 (main.1.sm_70.ptx:1806) shfl.sync.idx.b32 %r291|%p197, %r6933, %r6036, %r6066, %r6067;
GPGPU-Sim PTX: 66 (potential) branch divergence @  PC=0x2b30 (main.1.sm_70.ptx:1810) @%p4178 bra BB0_131;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2b98 (main.1.sm_70.ptx:1826) shfl.sync.idx.b32 %r295|%p201, %r6933, %r6046, %r6066, %r6067;
GPGPU-Sim PTX: 67 (potential) branch divergence @  PC=0x2bb8 (main.1.sm_70.ptx:1830) @%p4178 bra BB0_133;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2c20 (main.1.sm_70.ptx:1846) shfl.sync.idx.b32 %r299|%p205, %r6933, %r6037, %r6066, %r6067;
GPGPU-Sim PTX: 68 (potential) branch divergence @  PC=0x2c40 (main.1.sm_70.ptx:1850) @%p4178 bra BB0_135;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2ca8 (main.1.sm_70.ptx:1866) add.s32 %r24762, %r24762, 1;
GPGPU-Sim PTX: 69 (potential) branch divergence @  PC=0x2cb8 (main.1.sm_70.ptx:1868) @%p4182 bra BB0_127;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2cc0 (main.1.sm_70.ptx:1870) xor.b32 %r6996, %r6028, 13;
GPGPU-Sim PTX: 70 (potential) branch divergence @  PC=0x2d48 (main.1.sm_70.ptx:1889) @%p4184 bra BB0_139;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2db0 (main.1.sm_70.ptx:1905) shfl.sync.idx.b32 %r314|%p213, %r7005, %r6036, %r6066, %r6067;
GPGPU-Sim PTX: 71 (potential) branch divergence @  PC=0x2dd0 (main.1.sm_70.ptx:1909) @%p4184 bra BB0_141;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2e38 (main.1.sm_70.ptx:1925) shfl.sync.idx.b32 %r318|%p217, %r7005, %r6046, %r6066, %r6067;
GPGPU-Sim PTX: 72 (potential) branch divergence @  PC=0x2e58 (main.1.sm_70.ptx:1929) @%p4184 bra BB0_143;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2ec0 (main.1.sm_70.ptx:1945) shfl.sync.idx.b32 %r322|%p221, %r7005, %r6037, %r6066, %r6067;
GPGPU-Sim PTX: 73 (potential) branch divergence @  PC=0x2ee0 (main.1.sm_70.ptx:1949) @%p4184 bra BB0_145;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2f48 (main.1.sm_70.ptx:1965) add.s32 %r24763, %r24763, 1;
GPGPU-Sim PTX: 74 (potential) branch divergence @  PC=0x2f58 (main.1.sm_70.ptx:1967) @%p4188 bra BB0_137;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2f60 (main.1.sm_70.ptx:1969) xor.b32 %r7068, %r6028, 14;
GPGPU-Sim PTX: 75 (potential) branch divergence @  PC=0x2fe8 (main.1.sm_70.ptx:1988) @%p4190 bra BB0_149;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3050 (main.1.sm_70.ptx:2004) shfl.sync.idx.b32 %r337|%p229, %r7077, %r6036, %r6066, %r6067;
GPGPU-Sim PTX: 76 (potential) branch divergence @  PC=0x3070 (main.1.sm_70.ptx:2008) @%p4190 bra BB0_151;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x30d8 (main.1.sm_70.ptx:2024) shfl.sync.idx.b32 %r341|%p233, %r7077, %r6046, %r6066, %r6067;
GPGPU-Sim PTX: 77 (potential) branch divergence @  PC=0x30f8 (main.1.sm_70.ptx:2028) @%p4190 bra BB0_153;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3160 (main.1.sm_70.ptx:2044) shfl.sync.idx.b32 %r345|%p237, %r7077, %r6037, %r6066, %r6067;
GPGPU-Sim PTX: 78 (potential) branch divergence @  PC=0x3180 (main.1.sm_70.ptx:2048) @%p4190 bra BB0_155;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x31e8 (main.1.sm_70.ptx:2064) add.s32 %r24764, %r24764, 1;
GPGPU-Sim PTX: 79 (potential) branch divergence @  PC=0x31f8 (main.1.sm_70.ptx:2066) @%p4194 bra BB0_147;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3200 (main.1.sm_70.ptx:2068) xor.b32 %r7140, %r6028, 15;
GPGPU-Sim PTX: 80 (potential) branch divergence @  PC=0x3288 (main.1.sm_70.ptx:2087) @%p4196 bra BB0_159;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x32f0 (main.1.sm_70.ptx:2103) shfl.sync.idx.b32 %r360|%p245, %r7149, %r6036, %r6066, %r6067;
GPGPU-Sim PTX: 81 (potential) branch divergence @  PC=0x3310 (main.1.sm_70.ptx:2107) @%p4196 bra BB0_161;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3378 (main.1.sm_70.ptx:2123) shfl.sync.idx.b32 %r364|%p249, %r7149, %r6046, %r6066, %r6067;
GPGPU-Sim PTX: 82 (potential) branch divergence @  PC=0x3398 (main.1.sm_70.ptx:2127) @%p4196 bra BB0_163;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3400 (main.1.sm_70.ptx:2143) shfl.sync.idx.b32 %r368|%p253, %r7149, %r6037, %r6066, %r6067;
GPGPU-Sim PTX: 83 (potential) branch divergence @  PC=0x3420 (main.1.sm_70.ptx:2147) @%p4196 bra BB0_165;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3488 (main.1.sm_70.ptx:2163) add.s32 %r24765, %r24765, 1;
GPGPU-Sim PTX: 84 (potential) branch divergence @  PC=0x3498 (main.1.sm_70.ptx:2165) @%p4200 bra BB0_157;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x34a0 (main.1.sm_70.ptx:2167) xor.b32 %r7212, %r6028, 16;
GPGPU-Sim PTX: 85 (potential) branch divergence @  PC=0x3528 (main.1.sm_70.ptx:2186) @%p4202 bra BB0_169;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3590 (main.1.sm_70.ptx:2202) shfl.sync.idx.b32 %r383|%p261, %r7221, %r6036, %r6066, %r6067;
GPGPU-Sim PTX: 86 (potential) branch divergence @  PC=0x35b0 (main.1.sm_70.ptx:2206) @%p4202 bra BB0_171;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3618 (main.1.sm_70.ptx:2222) shfl.sync.idx.b32 %r387|%p265, %r7221, %r6046, %r6066, %r6067;
GPGPU-Sim PTX: 87 (potential) branch divergence @  PC=0x3638 (main.1.sm_70.ptx:2226) @%p4202 bra BB0_173;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x36a0 (main.1.sm_70.ptx:2242) shfl.sync.idx.b32 %r391|%p269, %r7221, %r6037, %r6066, %r6067;
GPGPU-Sim PTX: 88 (potential) branch divergence @  PC=0x36c0 (main.1.sm_70.ptx:2246) @%p4202 bra BB0_175;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3728 (main.1.sm_70.ptx:2262) add.s32 %r24766, %r24766, 1;
GPGPU-Sim PTX: 89 (potential) branch divergence @  PC=0x3738 (main.1.sm_70.ptx:2264) @%p4206 bra BB0_167;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3740 (main.1.sm_70.ptx:2266) xor.b32 %r7284, %r6028, 17;
GPGPU-Sim PTX: 90 (potential) branch divergence @  PC=0x37c8 (main.1.sm_70.ptx:2285) @%p4208 bra BB0_179;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3830 (main.1.sm_70.ptx:2301) shfl.sync.idx.b32 %r406|%p277, %r7293, %r6036, %r6066, %r6067;
GPGPU-Sim PTX: 91 (potential) branch divergence @  PC=0x3850 (main.1.sm_70.ptx:2305) @%p4208 bra BB0_181;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x38b8 (main.1.sm_70.ptx:2321) shfl.sync.idx.b32 %r410|%p281, %r7293, %r6046, %r6066, %r6067;
GPGPU-Sim PTX: 92 (potential) branch divergence @  PC=0x38d8 (main.1.sm_70.ptx:2325) @%p4208 bra BB0_183;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3940 (main.1.sm_70.ptx:2341) shfl.sync.idx.b32 %r414|%p285, %r7293, %r6037, %r6066, %r6067;
GPGPU-Sim PTX: 93 (potential) branch divergence @  PC=0x3960 (main.1.sm_70.ptx:2345) @%p4208 bra BB0_185;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x39c8 (main.1.sm_70.ptx:2361) add.s32 %r24767, %r24767, 1;
GPGPU-Sim PTX: 94 (potential) branch divergence @  PC=0x39d8 (main.1.sm_70.ptx:2363) @%p4212 bra BB0_177;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x39e0 (main.1.sm_70.ptx:2365) xor.b32 %r7356, %r6028, 18;
GPGPU-Sim PTX: 95 (potential) branch divergence @  PC=0x3a68 (main.1.sm_70.ptx:2384) @%p4214 bra BB0_189;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3ad0 (main.1.sm_70.ptx:2400) shfl.sync.idx.b32 %r429|%p293, %r7365, %r6036, %r6066, %r6067;
GPGPU-Sim PTX: 96 (potential) branch divergence @  PC=0x3af0 (main.1.sm_70.ptx:2404) @%p4214 bra BB0_191;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3b58 (main.1.sm_70.ptx:2420) shfl.sync.idx.b32 %r433|%p297, %r7365, %r6046, %r6066, %r6067;
GPGPU-Sim PTX: 97 (potential) branch divergence @  PC=0x3b78 (main.1.sm_70.ptx:2424) @%p4214 bra BB0_193;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3be0 (main.1.sm_70.ptx:2440) shfl.sync.idx.b32 %r437|%p301, %r7365, %r6037, %r6066, %r6067;
GPGPU-Sim PTX: 98 (potential) branch divergence @  PC=0x3c00 (main.1.sm_70.ptx:2444) @%p4214 bra BB0_195;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3c68 (main.1.sm_70.ptx:2460) add.s32 %r24768, %r24768, 1;
GPGPU-Sim PTX: 99 (potential) branch divergence @  PC=0x3c78 (main.1.sm_70.ptx:2462) @%p4218 bra BB0_187;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3c80 (main.1.sm_70.ptx:2464) xor.b32 %r7428, %r6028, 19;
GPGPU-Sim PTX: 100 (potential) branch divergence @  PC=0x3d08 (main.1.sm_70.ptx:2483) @%p4220 bra BB0_199;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3d70 (main.1.sm_70.ptx:2499) shfl.sync.idx.b32 %r452|%p309, %r7437, %r6036, %r6066, %r6067;
GPGPU-Sim PTX: 101 (potential) branch divergence @  PC=0x3d90 (main.1.sm_70.ptx:2503) @%p4220 bra BB0_201;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3df8 (main.1.sm_70.ptx:2519) shfl.sync.idx.b32 %r456|%p313, %r7437, %r6046, %r6066, %r6067;
GPGPU-Sim PTX: 102 (potential) branch divergence @  PC=0x3e18 (main.1.sm_70.ptx:2523) @%p4220 bra BB0_203;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3e80 (main.1.sm_70.ptx:2539) shfl.sync.idx.b32 %r460|%p317, %r7437, %r6037, %r6066, %r6067;
GPGPU-Sim PTX: 103 (potential) branch divergence @  PC=0x3ea0 (main.1.sm_70.ptx:2543) @%p4220 bra BB0_205;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3f08 (main.1.sm_70.ptx:2559) add.s32 %r24769, %r24769, 1;
GPGPU-Sim PTX: 104 (potential) branch divergence @  PC=0x3f18 (main.1.sm_70.ptx:2561) @%p4224 bra BB0_197;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3f20 (main.1.sm_70.ptx:2563) xor.b32 %r7500, %r6028, 20;
GPGPU-Sim PTX: 105 (potential) branch divergence @  PC=0x3fa8 (main.1.sm_70.ptx:2582) @%p4226 bra BB0_209;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4010 (main.1.sm_70.ptx:2598) shfl.sync.idx.b32 %r475|%p325, %r7509, %r6036, %r6066, %r6067;
GPGPU-Sim PTX: 106 (potential) branch divergence @  PC=0x4030 (main.1.sm_70.ptx:2602) @%p4226 bra BB0_211;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4098 (main.1.sm_70.ptx:2618) shfl.sync.idx.b32 %r479|%p329, %r7509, %r6046, %r6066, %r6067;
GPGPU-Sim PTX: 107 (potential) branch divergence @  PC=0x40b8 (main.1.sm_70.ptx:2622) @%p4226 bra BB0_213;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4120 (main.1.sm_70.ptx:2638) shfl.sync.idx.b32 %r483|%p333, %r7509, %r6037, %r6066, %r6067;
GPGPU-Sim PTX: 108 (potential) branch divergence @  PC=0x4140 (main.1.sm_70.ptx:2642) @%p4226 bra BB0_215;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x41a8 (main.1.sm_70.ptx:2658) add.s32 %r24770, %r24770, 1;
GPGPU-Sim PTX: 109 (potential) branch divergence @  PC=0x41b8 (main.1.sm_70.ptx:2660) @%p4230 bra BB0_207;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x41c0 (main.1.sm_70.ptx:2662) xor.b32 %r7572, %r6028, 21;
GPGPU-Sim PTX: 110 (potential) branch divergence @  PC=0x4248 (main.1.sm_70.ptx:2681) @%p4232 bra BB0_219;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x42b0 (main.1.sm_70.ptx:2697) shfl.sync.idx.b32 %r498|%p341, %r7581, %r6036, %r6066, %r6067;
GPGPU-Sim PTX: 111 (potential) branch divergence @  PC=0x42d0 (main.1.sm_70.ptx:2701) @%p4232 bra BB0_221;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4338 (main.1.sm_70.ptx:2717) shfl.sync.idx.b32 %r502|%p345, %r7581, %r6046, %r6066, %r6067;
GPGPU-Sim PTX: 112 (potential) branch divergence @  PC=0x4358 (main.1.sm_70.ptx:2721) @%p4232 bra BB0_223;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x43c0 (main.1.sm_70.ptx:2737) shfl.sync.idx.b32 %r506|%p349, %r7581, %r6037, %r6066, %r6067;
GPGPU-Sim PTX: 113 (potential) branch divergence @  PC=0x43e0 (main.1.sm_70.ptx:2741) @%p4232 bra BB0_225;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4448 (main.1.sm_70.ptx:2757) add.s32 %r24771, %r24771, 1;
GPGPU-Sim PTX: 114 (potential) branch divergence @  PC=0x4458 (main.1.sm_70.ptx:2759) @%p4236 bra BB0_217;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4460 (main.1.sm_70.ptx:2761) xor.b32 %r7644, %r6028, 22;
GPGPU-Sim PTX: 115 (potential) branch divergence @  PC=0x44e8 (main.1.sm_70.ptx:2780) @%p4238 bra BB0_229;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4550 (main.1.sm_70.ptx:2796) shfl.sync.idx.b32 %r521|%p357, %r7653, %r6036, %r6066, %r6067;
GPGPU-Sim PTX: 116 (potential) branch divergence @  PC=0x4570 (main.1.sm_70.ptx:2800) @%p4238 bra BB0_231;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x45d8 (main.1.sm_70.ptx:2816) shfl.sync.idx.b32 %r525|%p361, %r7653, %r6046, %r6066, %r6067;
GPGPU-Sim PTX: 117 (potential) branch divergence @  PC=0x45f8 (main.1.sm_70.ptx:2820) @%p4238 bra BB0_233;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4660 (main.1.sm_70.ptx:2836) shfl.sync.idx.b32 %r529|%p365, %r7653, %r6037, %r6066, %r6067;
GPGPU-Sim PTX: 118 (potential) branch divergence @  PC=0x4680 (main.1.sm_70.ptx:2840) @%p4238 bra BB0_235;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x46e8 (main.1.sm_70.ptx:2856) add.s32 %r24772, %r24772, 1;
GPGPU-Sim PTX: 119 (potential) branch divergence @  PC=0x46f8 (main.1.sm_70.ptx:2858) @%p4242 bra BB0_227;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4700 (main.1.sm_70.ptx:2860) xor.b32 %r7716, %r6028, 23;
GPGPU-Sim PTX: 120 (potential) branch divergence @  PC=0x4788 (main.1.sm_70.ptx:2879) @%p4244 bra BB0_239;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x47f0 (main.1.sm_70.ptx:2895) shfl.sync.idx.b32 %r544|%p373, %r7725, %r6036, %r6066, %r6067;
GPGPU-Sim PTX: 121 (potential) branch divergence @  PC=0x4810 (main.1.sm_70.ptx:2899) @%p4244 bra BB0_241;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4878 (main.1.sm_70.ptx:2915) shfl.sync.idx.b32 %r548|%p377, %r7725, %r6046, %r6066, %r6067;
GPGPU-Sim PTX: 122 (potential) branch divergence @  PC=0x4898 (main.1.sm_70.ptx:2919) @%p4244 bra BB0_243;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4900 (main.1.sm_70.ptx:2935) shfl.sync.idx.b32 %r552|%p381, %r7725, %r6037, %r6066, %r6067;
GPGPU-Sim PTX: 123 (potential) branch divergence @  PC=0x4920 (main.1.sm_70.ptx:2939) @%p4244 bra BB0_245;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4988 (main.1.sm_70.ptx:2955) add.s32 %r24773, %r24773, 1;
GPGPU-Sim PTX: 124 (potential) branch divergence @  PC=0x4998 (main.1.sm_70.ptx:2957) @%p4248 bra BB0_237;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x49a0 (main.1.sm_70.ptx:2959) xor.b32 %r7788, %r6028, 24;
GPGPU-Sim PTX: 125 (potential) branch divergence @  PC=0x4a28 (main.1.sm_70.ptx:2978) @%p4250 bra BB0_249;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4a90 (main.1.sm_70.ptx:2994) shfl.sync.idx.b32 %r567|%p389, %r7797, %r6036, %r6066, %r6067;
GPGPU-Sim PTX: 126 (potential) branch divergence @  PC=0x4ab0 (main.1.sm_70.ptx:2998) @%p4250 bra BB0_251;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4b18 (main.1.sm_70.ptx:3014) shfl.sync.idx.b32 %r571|%p393, %r7797, %r6046, %r6066, %r6067;
GPGPU-Sim PTX: 127 (potential) branch divergence @  PC=0x4b38 (main.1.sm_70.ptx:3018) @%p4250 bra BB0_253;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4ba0 (main.1.sm_70.ptx:3034) shfl.sync.idx.b32 %r575|%p397, %r7797, %r6037, %r6066, %r6067;
GPGPU-Sim PTX: 128 (potential) branch divergence @  PC=0x4bc0 (main.1.sm_70.ptx:3038) @%p4250 bra BB0_255;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4c28 (main.1.sm_70.ptx:3054) add.s32 %r24774, %r24774, 1;
GPGPU-Sim PTX: 129 (potential) branch divergence @  PC=0x4c38 (main.1.sm_70.ptx:3056) @%p4254 bra BB0_247;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4c40 (main.1.sm_70.ptx:3058) xor.b32 %r7860, %r6028, 25;
GPGPU-Sim PTX: 130 (potential) branch divergence @  PC=0x4cc8 (main.1.sm_70.ptx:3077) @%p4256 bra BB0_259;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4d30 (main.1.sm_70.ptx:3093) shfl.sync.idx.b32 %r590|%p405, %r7869, %r6036, %r6066, %r6067;
GPGPU-Sim PTX: 131 (potential) branch divergence @  PC=0x4d50 (main.1.sm_70.ptx:3097) @%p4256 bra BB0_261;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4db8 (main.1.sm_70.ptx:3113) shfl.sync.idx.b32 %r594|%p409, %r7869, %r6046, %r6066, %r6067;
GPGPU-Sim PTX: 132 (potential) branch divergence @  PC=0x4dd8 (main.1.sm_70.ptx:3117) @%p4256 bra BB0_263;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4e40 (main.1.sm_70.ptx:3133) shfl.sync.idx.b32 %r598|%p413, %r7869, %r6037, %r6066, %r6067;
GPGPU-Sim PTX: 133 (potential) branch divergence @  PC=0x4e60 (main.1.sm_70.ptx:3137) @%p4256 bra BB0_265;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4ec8 (main.1.sm_70.ptx:3153) add.s32 %r24775, %r24775, 1;
GPGPU-Sim PTX: 134 (potential) branch divergence @  PC=0x4ed8 (main.1.sm_70.ptx:3155) @%p4260 bra BB0_257;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4ee0 (main.1.sm_70.ptx:3157) xor.b32 %r7932, %r6028, 26;
GPGPU-Sim PTX: 135 (potential) branch divergence @  PC=0x4f68 (main.1.sm_70.ptx:3176) @%p4262 bra BB0_269;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4fd0 (main.1.sm_70.ptx:3192) shfl.sync.idx.b32 %r613|%p421, %r7941, %r6036, %r6066, %r6067;
GPGPU-Sim PTX: 136 (potential) branch divergence @  PC=0x4ff0 (main.1.sm_70.ptx:3196) @%p4262 bra BB0_271;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5058 (main.1.sm_70.ptx:3212) shfl.sync.idx.b32 %r617|%p425, %r7941, %r6046, %r6066, %r6067;
GPGPU-Sim PTX: 137 (potential) branch divergence @  PC=0x5078 (main.1.sm_70.ptx:3216) @%p4262 bra BB0_273;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x50e0 (main.1.sm_70.ptx:3232) shfl.sync.idx.b32 %r621|%p429, %r7941, %r6037, %r6066, %r6067;
GPGPU-Sim PTX: 138 (potential) branch divergence @  PC=0x5100 (main.1.sm_70.ptx:3236) @%p4262 bra BB0_275;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5168 (main.1.sm_70.ptx:3252) add.s32 %r24776, %r24776, 1;
GPGPU-Sim PTX: 139 (potential) branch divergence @  PC=0x5178 (main.1.sm_70.ptx:3254) @%p4266 bra BB0_267;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5180 (main.1.sm_70.ptx:3256) xor.b32 %r8004, %r6028, 27;
GPGPU-Sim PTX: 140 (potential) branch divergence @  PC=0x5208 (main.1.sm_70.ptx:3275) @%p4268 bra BB0_279;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5270 (main.1.sm_70.ptx:3291) shfl.sync.idx.b32 %r636|%p437, %r8013, %r6036, %r6066, %r6067;
GPGPU-Sim PTX: 141 (potential) branch divergence @  PC=0x5290 (main.1.sm_70.ptx:3295) @%p4268 bra BB0_281;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x52f8 (main.1.sm_70.ptx:3311) shfl.sync.idx.b32 %r640|%p441, %r8013, %r6046, %r6066, %r6067;
GPGPU-Sim PTX: 142 (potential) branch divergence @  PC=0x5318 (main.1.sm_70.ptx:3315) @%p4268 bra BB0_283;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5380 (main.1.sm_70.ptx:3331) shfl.sync.idx.b32 %r644|%p445, %r8013, %r6037, %r6066, %r6067;
GPGPU-Sim PTX: 143 (potential) branch divergence @  PC=0x53a0 (main.1.sm_70.ptx:3335) @%p4268 bra BB0_285;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5408 (main.1.sm_70.ptx:3351) add.s32 %r24777, %r24777, 1;
GPGPU-Sim PTX: 144 (potential) branch divergence @  PC=0x5418 (main.1.sm_70.ptx:3353) @%p4272 bra BB0_277;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5420 (main.1.sm_70.ptx:3355) xor.b32 %r8076, %r6028, 28;
GPGPU-Sim PTX: 145 (potential) branch divergence @  PC=0x54a8 (main.1.sm_70.ptx:3374) @%p4274 bra BB0_289;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5510 (main.1.sm_70.ptx:3390) shfl.sync.idx.b32 %r659|%p453, %r8085, %r6036, %r6066, %r6067;
GPGPU-Sim PTX: 146 (potential) branch divergence @  PC=0x5530 (main.1.sm_70.ptx:3394) @%p4274 bra BB0_291;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5598 (main.1.sm_70.ptx:3410) shfl.sync.idx.b32 %r663|%p457, %r8085, %r6046, %r6066, %r6067;
GPGPU-Sim PTX: 147 (potential) branch divergence @  PC=0x55b8 (main.1.sm_70.ptx:3414) @%p4274 bra BB0_293;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5620 (main.1.sm_70.ptx:3430) shfl.sync.idx.b32 %r667|%p461, %r8085, %r6037, %r6066, %r6067;
GPGPU-Sim PTX: 148 (potential) branch divergence @  PC=0x5640 (main.1.sm_70.ptx:3434) @%p4274 bra BB0_295;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x56a8 (main.1.sm_70.ptx:3450) add.s32 %r24778, %r24778, 1;
GPGPU-Sim PTX: 149 (potential) branch divergence @  PC=0x56b8 (main.1.sm_70.ptx:3452) @%p4278 bra BB0_287;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x56c0 (main.1.sm_70.ptx:3454) xor.b32 %r8148, %r6028, 29;
GPGPU-Sim PTX: 150 (potential) branch divergence @  PC=0x5748 (main.1.sm_70.ptx:3473) @%p4280 bra BB0_299;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x57b0 (main.1.sm_70.ptx:3489) shfl.sync.idx.b32 %r682|%p469, %r8157, %r6036, %r6066, %r6067;
GPGPU-Sim PTX: 151 (potential) branch divergence @  PC=0x57d0 (main.1.sm_70.ptx:3493) @%p4280 bra BB0_301;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5838 (main.1.sm_70.ptx:3509) shfl.sync.idx.b32 %r686|%p473, %r8157, %r6046, %r6066, %r6067;
GPGPU-Sim PTX: 152 (potential) branch divergence @  PC=0x5858 (main.1.sm_70.ptx:3513) @%p4280 bra BB0_303;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x58c0 (main.1.sm_70.ptx:3529) shfl.sync.idx.b32 %r690|%p477, %r8157, %r6037, %r6066, %r6067;
GPGPU-Sim PTX: 153 (potential) branch divergence @  PC=0x58e0 (main.1.sm_70.ptx:3533) @%p4280 bra BB0_305;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5948 (main.1.sm_70.ptx:3549) add.s32 %r24779, %r24779, 1;
GPGPU-Sim PTX: 154 (potential) branch divergence @  PC=0x5958 (main.1.sm_70.ptx:3551) @%p4284 bra BB0_297;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5960 (main.1.sm_70.ptx:3553) xor.b32 %r8220, %r6028, 30;
GPGPU-Sim PTX: 155 (potential) branch divergence @  PC=0x59e8 (main.1.sm_70.ptx:3572) @%p4286 bra BB0_309;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5a50 (main.1.sm_70.ptx:3588) shfl.sync.idx.b32 %r705|%p485, %r8229, %r6036, %r6066, %r6067;
GPGPU-Sim PTX: 156 (potential) branch divergence @  PC=0x5a70 (main.1.sm_70.ptx:3592) @%p4286 bra BB0_311;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5ad8 (main.1.sm_70.ptx:3608) shfl.sync.idx.b32 %r709|%p489, %r8229, %r6046, %r6066, %r6067;
GPGPU-Sim PTX: 157 (potential) branch divergence @  PC=0x5af8 (main.1.sm_70.ptx:3612) @%p4286 bra BB0_313;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5b60 (main.1.sm_70.ptx:3628) shfl.sync.idx.b32 %r713|%p493, %r8229, %r6037, %r6066, %r6067;
GPGPU-Sim PTX: 158 (potential) branch divergence @  PC=0x5b80 (main.1.sm_70.ptx:3632) @%p4286 bra BB0_315;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5be8 (main.1.sm_70.ptx:3648) add.s32 %r24780, %r24780, 1;
GPGPU-Sim PTX: 159 (potential) branch divergence @  PC=0x5bf8 (main.1.sm_70.ptx:3650) @%p4290 bra BB0_307;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5c00 (main.1.sm_70.ptx:3652) xor.b32 %r8292, %r6028, 31;
GPGPU-Sim PTX: 160 (potential) branch divergence @  PC=0x5c88 (main.1.sm_70.ptx:3671) @%p4292 bra BB0_319;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5cf0 (main.1.sm_70.ptx:3687) shfl.sync.idx.b32 %r728|%p501, %r8301, %r6036, %r6066, %r6067;
GPGPU-Sim PTX: 161 (potential) branch divergence @  PC=0x5d10 (main.1.sm_70.ptx:3691) @%p4292 bra BB0_321;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5d78 (main.1.sm_70.ptx:3707) shfl.sync.idx.b32 %r732|%p505, %r8301, %r6046, %r6066, %r6067;
GPGPU-Sim PTX: 162 (potential) branch divergence @  PC=0x5d98 (main.1.sm_70.ptx:3711) @%p4292 bra BB0_323;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5e00 (main.1.sm_70.ptx:3727) shfl.sync.idx.b32 %r736|%p509, %r8301, %r6037, %r6066, %r6067;
GPGPU-Sim PTX: 163 (potential) branch divergence @  PC=0x5e20 (main.1.sm_70.ptx:3731) @%p4292 bra BB0_325;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5e88 (main.1.sm_70.ptx:3747) add.s32 %r24781, %r24781, 1;
GPGPU-Sim PTX: 164 (potential) branch divergence @  PC=0x5e98 (main.1.sm_70.ptx:3749) @%p4296 bra BB0_317;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5ea0 (main.1.sm_70.ptx:3751) xor.b32 %r8364, %r6028, 32;
GPGPU-Sim PTX: 165 (potential) branch divergence @  PC=0x5f28 (main.1.sm_70.ptx:3770) @%p4298 bra BB0_329;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5f90 (main.1.sm_70.ptx:3786) shfl.sync.idx.b32 %r751|%p517, %r8373, %r6036, %r6066, %r6067;
GPGPU-Sim PTX: 166 (potential) branch divergence @  PC=0x5fb0 (main.1.sm_70.ptx:3790) @%p4298 bra BB0_331;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x6018 (main.1.sm_70.ptx:3806) shfl.sync.idx.b32 %r755|%p521, %r8373, %r6046, %r6066, %r6067;
GPGPU-Sim PTX: 167 (potential) branch divergence @  PC=0x6038 (main.1.sm_70.ptx:3810) @%p4298 bra BB0_333;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x60a0 (main.1.sm_70.ptx:3826) shfl.sync.idx.b32 %r759|%p525, %r8373, %r6037, %r6066, %r6067;
GPGPU-Sim PTX: 168 (potential) branch divergence @  PC=0x60c0 (main.1.sm_70.ptx:3830) @%p4298 bra BB0_335;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x6128 (main.1.sm_70.ptx:3846) add.s32 %r24782, %r24782, 1;
GPGPU-Sim PTX: 169 (potential) branch divergence @  PC=0x6138 (main.1.sm_70.ptx:3848) @%p4302 bra BB0_327;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x6140 (main.1.sm_70.ptx:3850) xor.b32 %r8436, %r6028, 33;
GPGPU-Sim PTX: 170 (potential) branch divergence @  PC=0x61c8 (main.1.sm_70.ptx:3869) @%p4304 bra BB0_339;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x6230 (main.1.sm_70.ptx:3885) shfl.sync.idx.b32 %r774|%p533, %r8445, %r6036, %r6066, %r6067;
GPGPU-Sim PTX: 171 (potential) branch divergence @  PC=0x6250 (main.1.sm_70.ptx:3889) @%p4304 bra BB0_341;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x62b8 (main.1.sm_70.ptx:3905) shfl.sync.idx.b32 %r778|%p537, %r8445, %r6046, %r6066, %r6067;
GPGPU-Sim PTX: 172 (potential) branch divergence @  PC=0x62d8 (main.1.sm_70.ptx:3909) @%p4304 bra BB0_343;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x6340 (main.1.sm_70.ptx:3925) shfl.sync.idx.b32 %r782|%p541, %r8445, %r6037, %r6066, %r6067;
GPGPU-Sim PTX: 173 (potential) branch divergence @  PC=0x6360 (main.1.sm_70.ptx:3929) @%p4304 bra BB0_345;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x63c8 (main.1.sm_70.ptx:3945) add.s32 %r24783, %r24783, 1;
GPGPU-Sim PTX: 174 (potential) branch divergence @  PC=0x63d8 (main.1.sm_70.ptx:3947) @%p4308 bra BB0_337;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x63e0 (main.1.sm_70.ptx:3949) xor.b32 %r8508, %r6028, 34;
GPGPU-Sim PTX: 175 (potential) branch divergence @  PC=0x6468 (main.1.sm_70.ptx:3968) @%p4310 bra BB0_349;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x64d0 (main.1.sm_70.ptx:3984) shfl.sync.idx.b32 %r797|%p549, %r8517, %r6036, %r6066, %r6067;
GPGPU-Sim PTX: 176 (potential) branch divergence @  PC=0x64f0 (main.1.sm_70.ptx:3988) @%p4310 bra BB0_351;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x6558 (main.1.sm_70.ptx:4004) shfl.sync.idx.b32 %r801|%p553, %r8517, %r6046, %r6066, %r6067;
GPGPU-Sim PTX: 177 (potential) branch divergence @  PC=0x6578 (main.1.sm_70.ptx:4008) @%p4310 bra BB0_353;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x65e0 (main.1.sm_70.ptx:4024) shfl.sync.idx.b32 %r805|%p557, %r8517, %r6037, %r6066, %r6067;
GPGPU-Sim PTX: 178 (potential) branch divergence @  PC=0x6600 (main.1.sm_70.ptx:4028) @%p4310 bra BB0_355;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x6668 (main.1.sm_70.ptx:4044) add.s32 %r24784, %r24784, 1;
GPGPU-Sim PTX: 179 (potential) branch divergence @  PC=0x6678 (main.1.sm_70.ptx:4046) @%p4314 bra BB0_347;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x6680 (main.1.sm_70.ptx:4048) xor.b32 %r8580, %r6028, 35;
GPGPU-Sim PTX: 180 (potential) branch divergence @  PC=0x6708 (main.1.sm_70.ptx:4067) @%p4316 bra BB0_359;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x6770 (main.1.sm_70.ptx:4083) shfl.sync.idx.b32 %r820|%p565, %r8589, %r6036, %r6066, %r6067;
GPGPU-Sim PTX: 181 (potential) branch divergence @  PC=0x6790 (main.1.sm_70.ptx:4087) @%p4316 bra BB0_361;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x67f8 (main.1.sm_70.ptx:4103) shfl.sync.idx.b32 %r824|%p569, %r8589, %r6046, %r6066, %r6067;
GPGPU-Sim PTX: 182 (potential) branch divergence @  PC=0x6818 (main.1.sm_70.ptx:4107) @%p4316 bra BB0_363;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x6880 (main.1.sm_70.ptx:4123) shfl.sync.idx.b32 %r828|%p573, %r8589, %r6037, %r6066, %r6067;
GPGPU-Sim PTX: 183 (potential) branch divergence @  PC=0x68a0 (main.1.sm_70.ptx:4127) @%p4316 bra BB0_365;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x6908 (main.1.sm_70.ptx:4143) add.s32 %r24785, %r24785, 1;
GPGPU-Sim PTX: 184 (potential) branch divergence @  PC=0x6918 (main.1.sm_70.ptx:4145) @%p4320 bra BB0_357;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x6920 (main.1.sm_70.ptx:4147) xor.b32 %r8652, %r6028, 36;
GPGPU-Sim PTX: 185 (potential) branch divergence @  PC=0x69a8 (main.1.sm_70.ptx:4166) @%p4322 bra BB0_369;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x6a10 (main.1.sm_70.ptx:4182) shfl.sync.idx.b32 %r843|%p581, %r8661, %r6036, %r6066, %r6067;
GPGPU-Sim PTX: 186 (potential) branch divergence @  PC=0x6a30 (main.1.sm_70.ptx:4186) @%p4322 bra BB0_371;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x6a98 (main.1.sm_70.ptx:4202) shfl.sync.idx.b32 %r847|%p585, %r8661, %r6046, %r6066, %r6067;
GPGPU-Sim PTX: 187 (potential) branch divergence @  PC=0x6ab8 (main.1.sm_70.ptx:4206) @%p4322 bra BB0_373;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x6b20 (main.1.sm_70.ptx:4222) shfl.sync.idx.b32 %r851|%p589, %r8661, %r6037, %r6066, %r6067;
GPGPU-Sim PTX: 188 (potential) branch divergence @  PC=0x6b40 (main.1.sm_70.ptx:4226) @%p4322 bra BB0_375;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x6ba8 (main.1.sm_70.ptx:4242) add.s32 %r24786, %r24786, 1;
GPGPU-Sim PTX: 189 (potential) branch divergence @  PC=0x6bb8 (main.1.sm_70.ptx:4244) @%p4326 bra BB0_367;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x6bc0 (main.1.sm_70.ptx:4246) xor.b32 %r8724, %r6028, 37;
GPGPU-Sim PTX: 190 (potential) branch divergence @  PC=0x6c48 (main.1.sm_70.ptx:4265) @%p4328 bra BB0_379;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x6cb0 (main.1.sm_70.ptx:4281) shfl.sync.idx.b32 %r866|%p597, %r8733, %r6036, %r6066, %r6067;
GPGPU-Sim PTX: 191 (potential) branch divergence @  PC=0x6cd0 (main.1.sm_70.ptx:4285) @%p4328 bra BB0_381;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x6d38 (main.1.sm_70.ptx:4301) shfl.sync.idx.b32 %r870|%p601, %r8733, %r6046, %r6066, %r6067;
GPGPU-Sim PTX: 192 (potential) branch divergence @  PC=0x6d58 (main.1.sm_70.ptx:4305) @%p4328 bra BB0_383;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x6dc0 (main.1.sm_70.ptx:4321) shfl.sync.idx.b32 %r874|%p605, %r8733, %r6037, %r6066, %r6067;
GPGPU-Sim PTX: 193 (potential) branch divergence @  PC=0x6de0 (main.1.sm_70.ptx:4325) @%p4328 bra BB0_385;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x6e48 (main.1.sm_70.ptx:4341) add.s32 %r24787, %r24787, 1;
GPGPU-Sim PTX: 194 (potential) branch divergence @  PC=0x6e58 (main.1.sm_70.ptx:4343) @%p4332 bra BB0_377;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x6e60 (main.1.sm_70.ptx:4345) xor.b32 %r8796, %r6028, 38;
GPGPU-Sim PTX: 195 (potential) branch divergence @  PC=0x6ee8 (main.1.sm_70.ptx:4364) @%p4334 bra BB0_389;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x6f50 (main.1.sm_70.ptx:4380) shfl.sync.idx.b32 %r889|%p613, %r8805, %r6036, %r6066, %r6067;
GPGPU-Sim PTX: 196 (potential) branch divergence @  PC=0x6f70 (main.1.sm_70.ptx:4384) @%p4334 bra BB0_391;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x6fd8 (main.1.sm_70.ptx:4400) shfl.sync.idx.b32 %r893|%p617, %r8805, %r6046, %r6066, %r6067;
GPGPU-Sim PTX: 197 (potential) branch divergence @  PC=0x6ff8 (main.1.sm_70.ptx:4404) @%p4334 bra BB0_393;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x7060 (main.1.sm_70.ptx:4420) shfl.sync.idx.b32 %r897|%p621, %r8805, %r6037, %r6066, %r6067;
GPGPU-Sim PTX: 198 (potential) branch divergence @  PC=0x7080 (main.1.sm_70.ptx:4424) @%p4334 bra BB0_395;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x70e8 (main.1.sm_70.ptx:4440) add.s32 %r24788, %r24788, 1;
GPGPU-Sim PTX: 199 (potential) branch divergence @  PC=0x70f8 (main.1.sm_70.ptx:4442) @%p4338 bra BB0_387;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x7100 (main.1.sm_70.ptx:4444) xor.b32 %r8868, %r6028, 39;
GPGPU-Sim PTX: 200 (potential) branch divergence @  PC=0x7188 (main.1.sm_70.ptx:4463) @%p4340 bra BB0_399;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x71f0 (main.1.sm_70.ptx:4479) shfl.sync.idx.b32 %r912|%p629, %r8877, %r6036, %r6066, %r6067;
GPGPU-Sim PTX: 201 (potential) branch divergence @  PC=0x7210 (main.1.sm_70.ptx:4483) @%p4340 bra BB0_401;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x7278 (main.1.sm_70.ptx:4499) shfl.sync.idx.b32 %r916|%p633, %r8877, %r6046, %r6066, %r6067;
GPGPU-Sim PTX: 202 (potential) branch divergence @  PC=0x7298 (main.1.sm_70.ptx:4503) @%p4340 bra BB0_403;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x7300 (main.1.sm_70.ptx:4519) shfl.sync.idx.b32 %r920|%p637, %r8877, %r6037, %r6066, %r6067;
GPGPU-Sim PTX: 203 (potential) branch divergence @  PC=0x7320 (main.1.sm_70.ptx:4523) @%p4340 bra BB0_405;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x7388 (main.1.sm_70.ptx:4539) add.s32 %r24789, %r24789, 1;
GPGPU-Sim PTX: 204 (potential) branch divergence @  PC=0x7398 (main.1.sm_70.ptx:4541) @%p4344 bra BB0_397;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x73a0 (main.1.sm_70.ptx:4543) xor.b32 %r8940, %r6028, 40;
GPGPU-Sim PTX: 205 (potential) branch divergence @  PC=0x7428 (main.1.sm_70.ptx:4562) @%p4346 bra BB0_409;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x7490 (main.1.sm_70.ptx:4578) shfl.sync.idx.b32 %r935|%p645, %r8949, %r6036, %r6066, %r6067;
GPGPU-Sim PTX: 206 (potential) branch divergence @  PC=0x74b0 (main.1.sm_70.ptx:4582) @%p4346 bra BB0_411;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x7518 (main.1.sm_70.ptx:4598) shfl.sync.idx.b32 %r939|%p649, %r8949, %r6046, %r6066, %r6067;
GPGPU-Sim PTX: 207 (potential) branch divergence @  PC=0x7538 (main.1.sm_70.ptx:4602) @%p4346 bra BB0_413;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x75a0 (main.1.sm_70.ptx:4618) shfl.sync.idx.b32 %r943|%p653, %r8949, %r6037, %r6066, %r6067;
GPGPU-Sim PTX: 208 (potential) branch divergence @  PC=0x75c0 (main.1.sm_70.ptx:4622) @%p4346 bra BB0_415;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x7628 (main.1.sm_70.ptx:4638) add.s32 %r24790, %r24790, 1;
GPGPU-Sim PTX: 209 (potential) branch divergence @  PC=0x7638 (main.1.sm_70.ptx:4640) @%p4350 bra BB0_407;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x7640 (main.1.sm_70.ptx:4642) xor.b32 %r9012, %r6028, 41;
GPGPU-Sim PTX: 210 (potential) branch divergence @  PC=0x76c8 (main.1.sm_70.ptx:4661) @%p4352 bra BB0_419;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x7730 (main.1.sm_70.ptx:4677) shfl.sync.idx.b32 %r958|%p661, %r9021, %r6036, %r6066, %r6067;
GPGPU-Sim PTX: 211 (potential) branch divergence @  PC=0x7750 (main.1.sm_70.ptx:4681) @%p4352 bra BB0_421;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x77b8 (main.1.sm_70.ptx:4697) shfl.sync.idx.b32 %r962|%p665, %r9021, %r6046, %r6066, %r6067;
GPGPU-Sim PTX: 212 (potential) branch divergence @  PC=0x77d8 (main.1.sm_70.ptx:4701) @%p4352 bra BB0_423;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x7840 (main.1.sm_70.ptx:4717) shfl.sync.idx.b32 %r966|%p669, %r9021, %r6037, %r6066, %r6067;
GPGPU-Sim PTX: 213 (potential) branch divergence @  PC=0x7860 (main.1.sm_70.ptx:4721) @%p4352 bra BB0_425;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x78c8 (main.1.sm_70.ptx:4737) add.s32 %r24791, %r24791, 1;
GPGPU-Sim PTX: 214 (potential) branch divergence @  PC=0x78d8 (main.1.sm_70.ptx:4739) @%p4356 bra BB0_417;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x78e0 (main.1.sm_70.ptx:4741) xor.b32 %r9084, %r6028, 42;
GPGPU-Sim PTX: 215 (potential) branch divergence @  PC=0x7968 (main.1.sm_70.ptx:4760) @%p4358 bra BB0_429;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x79d0 (main.1.sm_70.ptx:4776) shfl.sync.idx.b32 %r981|%p677, %r9093, %r6036, %r6066, %r6067;
GPGPU-Sim PTX: 216 (potential) branch divergence @  PC=0x79f0 (main.1.sm_70.ptx:4780) @%p4358 bra BB0_431;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x7a58 (main.1.sm_70.ptx:4796) shfl.sync.idx.b32 %r985|%p681, %r9093, %r6046, %r6066, %r6067;
GPGPU-Sim PTX: 217 (potential) branch divergence @  PC=0x7a78 (main.1.sm_70.ptx:4800) @%p4358 bra BB0_433;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x7ae0 (main.1.sm_70.ptx:4816) shfl.sync.idx.b32 %r989|%p685, %r9093, %r6037, %r6066, %r6067;
GPGPU-Sim PTX: 218 (potential) branch divergence @  PC=0x7b00 (main.1.sm_70.ptx:4820) @%p4358 bra BB0_435;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x7b68 (main.1.sm_70.ptx:4836) add.s32 %r24792, %r24792, 1;
GPGPU-Sim PTX: 219 (potential) branch divergence @  PC=0x7b78 (main.1.sm_70.ptx:4838) @%p4362 bra BB0_427;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x7b80 (main.1.sm_70.ptx:4840) xor.b32 %r9156, %r6028, 43;
GPGPU-Sim PTX: 220 (potential) branch divergence @  PC=0x7c08 (main.1.sm_70.ptx:4859) @%p4364 bra BB0_439;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x7c70 (main.1.sm_70.ptx:4875) shfl.sync.idx.b32 %r1004|%p693, %r9165, %r6036, %r6066, %r6067;
GPGPU-Sim PTX: 221 (potential) branch divergence @  PC=0x7c90 (main.1.sm_70.ptx:4879) @%p4364 bra BB0_441;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x7cf8 (main.1.sm_70.ptx:4895) shfl.sync.idx.b32 %r1008|%p697, %r9165, %r6046, %r6066, %r6067;
GPGPU-Sim PTX: 222 (potential) branch divergence @  PC=0x7d18 (main.1.sm_70.ptx:4899) @%p4364 bra BB0_443;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x7d80 (main.1.sm_70.ptx:4915) shfl.sync.idx.b32 %r1012|%p701, %r9165, %r6037, %r6066, %r6067;
GPGPU-Sim PTX: 223 (potential) branch divergence @  PC=0x7da0 (main.1.sm_70.ptx:4919) @%p4364 bra BB0_445;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x7e08 (main.1.sm_70.ptx:4935) add.s32 %r24793, %r24793, 1;
GPGPU-Sim PTX: 224 (potential) branch divergence @  PC=0x7e18 (main.1.sm_70.ptx:4937) @%p4368 bra BB0_437;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x7e20 (main.1.sm_70.ptx:4939) xor.b32 %r9228, %r6028, 44;
GPGPU-Sim PTX: 225 (potential) branch divergence @  PC=0x7ea8 (main.1.sm_70.ptx:4958) @%p4370 bra BB0_449;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x7f10 (main.1.sm_70.ptx:4974) shfl.sync.idx.b32 %r1027|%p709, %r9237, %r6036, %r6066, %r6067;
GPGPU-Sim PTX: 226 (potential) branch divergence @  PC=0x7f30 (main.1.sm_70.ptx:4978) @%p4370 bra BB0_451;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x7f98 (main.1.sm_70.ptx:4994) shfl.sync.idx.b32 %r1031|%p713, %r9237, %r6046, %r6066, %r6067;
GPGPU-Sim PTX: 227 (potential) branch divergence @  PC=0x7fb8 (main.1.sm_70.ptx:4998) @%p4370 bra BB0_453;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x8020 (main.1.sm_70.ptx:5014) shfl.sync.idx.b32 %r1035|%p717, %r9237, %r6037, %r6066, %r6067;
GPGPU-Sim PTX: 228 (potential) branch divergence @  PC=0x8040 (main.1.sm_70.ptx:5018) @%p4370 bra BB0_455;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x80a8 (main.1.sm_70.ptx:5034) add.s32 %r24794, %r24794, 1;
GPGPU-Sim PTX: 229 (potential) branch divergence @  PC=0x80b8 (main.1.sm_70.ptx:5036) @%p4374 bra BB0_447;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x80c0 (main.1.sm_70.ptx:5038) xor.b32 %r9300, %r6028, 45;
GPGPU-Sim PTX: 230 (potential) branch divergence @  PC=0x8148 (main.1.sm_70.ptx:5057) @%p4376 bra BB0_459;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x81b0 (main.1.sm_70.ptx:5073) shfl.sync.idx.b32 %r1050|%p725, %r9309, %r6036, %r6066, %r6067;
GPGPU-Sim PTX: 231 (potential) branch divergence @  PC=0x81d0 (main.1.sm_70.ptx:5077) @%p4376 bra BB0_461;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x8238 (main.1.sm_70.ptx:5093) shfl.sync.idx.b32 %r1054|%p729, %r9309, %r6046, %r6066, %r6067;
GPGPU-Sim PTX: 232 (potential) branch divergence @  PC=0x8258 (main.1.sm_70.ptx:5097) @%p4376 bra BB0_463;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x82c0 (main.1.sm_70.ptx:5113) shfl.sync.idx.b32 %r1058|%p733, %r9309, %r6037, %r6066, %r6067;
GPGPU-Sim PTX: 233 (potential) branch divergence @  PC=0x82e0 (main.1.sm_70.ptx:5117) @%p4376 bra BB0_465;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x8348 (main.1.sm_70.ptx:5133) add.s32 %r24795, %r24795, 1;
GPGPU-Sim PTX: 234 (potential) branch divergence @  PC=0x8358 (main.1.sm_70.ptx:5135) @%p4380 bra BB0_457;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x8360 (main.1.sm_70.ptx:5137) xor.b32 %r9372, %r6028, 46;
GPGPU-Sim PTX: 235 (potential) branch divergence @  PC=0x83e8 (main.1.sm_70.ptx:5156) @%p4382 bra BB0_469;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x8450 (main.1.sm_70.ptx:5172) shfl.sync.idx.b32 %r1073|%p741, %r9381, %r6036, %r6066, %r6067;
GPGPU-Sim PTX: 236 (potential) branch divergence @  PC=0x8470 (main.1.sm_70.ptx:5176) @%p4382 bra BB0_471;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x84d8 (main.1.sm_70.ptx:5192) shfl.sync.idx.b32 %r1077|%p745, %r9381, %r6046, %r6066, %r6067;
GPGPU-Sim PTX: 237 (potential) branch divergence @  PC=0x84f8 (main.1.sm_70.ptx:5196) @%p4382 bra BB0_473;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x8560 (main.1.sm_70.ptx:5212) shfl.sync.idx.b32 %r1081|%p749, %r9381, %r6037, %r6066, %r6067;
GPGPU-Sim PTX: 238 (potential) branch divergence @  PC=0x8580 (main.1.sm_70.ptx:5216) @%p4382 bra BB0_475;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x85e8 (main.1.sm_70.ptx:5232) add.s32 %r24796, %r24796, 1;
GPGPU-Sim PTX: 239 (potential) branch divergence @  PC=0x85f8 (main.1.sm_70.ptx:5234) @%p4386 bra BB0_467;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x8600 (main.1.sm_70.ptx:5236) xor.b32 %r9444, %r6028, 47;
GPGPU-Sim PTX: 240 (potential) branch divergence @  PC=0x8688 (main.1.sm_70.ptx:5255) @%p4388 bra BB0_479;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x86f0 (main.1.sm_70.ptx:5271) shfl.sync.idx.b32 %r1096|%p757, %r9453, %r6036, %r6066, %r6067;
GPGPU-Sim PTX: 241 (potential) branch divergence @  PC=0x8710 (main.1.sm_70.ptx:5275) @%p4388 bra BB0_481;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x8778 (main.1.sm_70.ptx:5291) shfl.sync.idx.b32 %r1100|%p761, %r9453, %r6046, %r6066, %r6067;
GPGPU-Sim PTX: 242 (potential) branch divergence @  PC=0x8798 (main.1.sm_70.ptx:5295) @%p4388 bra BB0_483;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x8800 (main.1.sm_70.ptx:5311) shfl.sync.idx.b32 %r1104|%p765, %r9453, %r6037, %r6066, %r6067;
GPGPU-Sim PTX: 243 (potential) branch divergence @  PC=0x8820 (main.1.sm_70.ptx:5315) @%p4388 bra BB0_485;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x8888 (main.1.sm_70.ptx:5331) add.s32 %r24797, %r24797, 1;
GPGPU-Sim PTX: 244 (potential) branch divergence @  PC=0x8898 (main.1.sm_70.ptx:5333) @%p4392 bra BB0_477;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x88a0 (main.1.sm_70.ptx:5335) xor.b32 %r9516, %r6028, 48;
GPGPU-Sim PTX: 245 (potential) branch divergence @  PC=0x8928 (main.1.sm_70.ptx:5354) @%p4394 bra BB0_489;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x8990 (main.1.sm_70.ptx:5370) shfl.sync.idx.b32 %r1119|%p773, %r9525, %r6036, %r6066, %r6067;
GPGPU-Sim PTX: 246 (potential) branch divergence @  PC=0x89b0 (main.1.sm_70.ptx:5374) @%p4394 bra BB0_491;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x8a18 (main.1.sm_70.ptx:5390) shfl.sync.idx.b32 %r1123|%p777, %r9525, %r6046, %r6066, %r6067;
GPGPU-Sim PTX: 247 (potential) branch divergence @  PC=0x8a38 (main.1.sm_70.ptx:5394) @%p4394 bra BB0_493;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x8aa0 (main.1.sm_70.ptx:5410) shfl.sync.idx.b32 %r1127|%p781, %r9525, %r6037, %r6066, %r6067;
GPGPU-Sim PTX: 248 (potential) branch divergence @  PC=0x8ac0 (main.1.sm_70.ptx:5414) @%p4394 bra BB0_495;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x8b28 (main.1.sm_70.ptx:5430) add.s32 %r24798, %r24798, 1;
GPGPU-Sim PTX: 249 (potential) branch divergence @  PC=0x8b38 (main.1.sm_70.ptx:5432) @%p4398 bra BB0_487;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x8b40 (main.1.sm_70.ptx:5434) xor.b32 %r9588, %r6028, 49;
GPGPU-Sim PTX: 250 (potential) branch divergence @  PC=0x8bc8 (main.1.sm_70.ptx:5453) @%p4400 bra BB0_499;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x8c30 (main.1.sm_70.ptx:5469) shfl.sync.idx.b32 %r1142|%p789, %r9597, %r6036, %r6066, %r6067;
GPGPU-Sim PTX: 251 (potential) branch divergence @  PC=0x8c50 (main.1.sm_70.ptx:5473) @%p4400 bra BB0_501;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x8cb8 (main.1.sm_70.ptx:5489) shfl.sync.idx.b32 %r1146|%p793, %r9597, %r6046, %r6066, %r6067;
GPGPU-Sim PTX: 252 (potential) branch divergence @  PC=0x8cd8 (main.1.sm_70.ptx:5493) @%p4400 bra BB0_503;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x8d40 (main.1.sm_70.ptx:5509) shfl.sync.idx.b32 %r1150|%p797, %r9597, %r6037, %r6066, %r6067;
GPGPU-Sim PTX: 253 (potential) branch divergence @  PC=0x8d60 (main.1.sm_70.ptx:5513) @%p4400 bra BB0_505;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x8dc8 (main.1.sm_70.ptx:5529) add.s32 %r24799, %r24799, 1;
GPGPU-Sim PTX: 254 (potential) branch divergence @  PC=0x8dd8 (main.1.sm_70.ptx:5531) @%p4404 bra BB0_497;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x8de0 (main.1.sm_70.ptx:5533) xor.b32 %r9660, %r6028, 50;
GPGPU-Sim PTX: 255 (potential) branch divergence @  PC=0x8e68 (main.1.sm_70.ptx:5552) @%p4406 bra BB0_509;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x8ed0 (main.1.sm_70.ptx:5568) shfl.sync.idx.b32 %r1165|%p805, %r9669, %r6036, %r6066, %r6067;
GPGPU-Sim PTX: 256 (potential) branch divergence @  PC=0x8ef0 (main.1.sm_70.ptx:5572) @%p4406 bra BB0_511;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x8f58 (main.1.sm_70.ptx:5588) shfl.sync.idx.b32 %r1169|%p809, %r9669, %r6046, %r6066, %r6067;
GPGPU-Sim PTX: 257 (potential) branch divergence @  PC=0x8f78 (main.1.sm_70.ptx:5592) @%p4406 bra BB0_513;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x8fe0 (main.1.sm_70.ptx:5608) shfl.sync.idx.b32 %r1173|%p813, %r9669, %r6037, %r6066, %r6067;
GPGPU-Sim PTX: 258 (potential) branch divergence @  PC=0x9000 (main.1.sm_70.ptx:5612) @%p4406 bra BB0_515;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x9068 (main.1.sm_70.ptx:5628) add.s32 %r24800, %r24800, 1;
GPGPU-Sim PTX: 259 (potential) branch divergence @  PC=0x9078 (main.1.sm_70.ptx:5630) @%p4410 bra BB0_507;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x9080 (main.1.sm_70.ptx:5632) xor.b32 %r9732, %r6028, 51;
GPGPU-Sim PTX: 260 (potential) branch divergence @  PC=0x9108 (main.1.sm_70.ptx:5651) @%p4412 bra BB0_519;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x9170 (main.1.sm_70.ptx:5667) shfl.sync.idx.b32 %r1188|%p821, %r9741, %r6036, %r6066, %r6067;
GPGPU-Sim PTX: 261 (potential) branch divergence @  PC=0x9190 (main.1.sm_70.ptx:5671) @%p4412 bra BB0_521;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x91f8 (main.1.sm_70.ptx:5687) shfl.sync.idx.b32 %r1192|%p825, %r9741, %r6046, %r6066, %r6067;
GPGPU-Sim PTX: 262 (potential) branch divergence @  PC=0x9218 (main.1.sm_70.ptx:5691) @%p4412 bra BB0_523;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x9280 (main.1.sm_70.ptx:5707) shfl.sync.idx.b32 %r1196|%p829, %r9741, %r6037, %r6066, %r6067;
GPGPU-Sim PTX: 263 (potential) branch divergence @  PC=0x92a0 (main.1.sm_70.ptx:5711) @%p4412 bra BB0_525;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x9308 (main.1.sm_70.ptx:5727) add.s32 %r24801, %r24801, 1;
GPGPU-Sim PTX: 264 (potential) branch divergence @  PC=0x9318 (main.1.sm_70.ptx:5729) @%p4416 bra BB0_517;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x9320 (main.1.sm_70.ptx:5731) xor.b32 %r9804, %r6028, 52;
GPGPU-Sim PTX: 265 (potential) branch divergence @  PC=0x93a8 (main.1.sm_70.ptx:5750) @%p4418 bra BB0_529;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x9410 (main.1.sm_70.ptx:5766) shfl.sync.idx.b32 %r1211|%p837, %r9813, %r6036, %r6066, %r6067;
GPGPU-Sim PTX: 266 (potential) branch divergence @  PC=0x9430 (main.1.sm_70.ptx:5770) @%p4418 bra BB0_531;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x9498 (main.1.sm_70.ptx:5786) shfl.sync.idx.b32 %r1215|%p841, %r9813, %r6046, %r6066, %r6067;
GPGPU-Sim PTX: 267 (potential) branch divergence @  PC=0x94b8 (main.1.sm_70.ptx:5790) @%p4418 bra BB0_533;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x9520 (main.1.sm_70.ptx:5806) shfl.sync.idx.b32 %r1219|%p845, %r9813, %r6037, %r6066, %r6067;
GPGPU-Sim PTX: 268 (potential) branch divergence @  PC=0x9540 (main.1.sm_70.ptx:5810) @%p4418 bra BB0_535;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x95a8 (main.1.sm_70.ptx:5826) add.s32 %r24802, %r24802, 1;
GPGPU-Sim PTX: 269 (potential) branch divergence @  PC=0x95b8 (main.1.sm_70.ptx:5828) @%p4422 bra BB0_527;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x95c0 (main.1.sm_70.ptx:5830) xor.b32 %r9876, %r6028, 53;
GPGPU-Sim PTX: 270 (potential) branch divergence @  PC=0x9648 (main.1.sm_70.ptx:5849) @%p4424 bra BB0_539;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x96b0 (main.1.sm_70.ptx:5865) shfl.sync.idx.b32 %r1234|%p853, %r9885, %r6036, %r6066, %r6067;
GPGPU-Sim PTX: 271 (potential) branch divergence @  PC=0x96d0 (main.1.sm_70.ptx:5869) @%p4424 bra BB0_541;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x9738 (main.1.sm_70.ptx:5885) shfl.sync.idx.b32 %r1238|%p857, %r9885, %r6046, %r6066, %r6067;
GPGPU-Sim PTX: 272 (potential) branch divergence @  PC=0x9758 (main.1.sm_70.ptx:5889) @%p4424 bra BB0_543;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x97c0 (main.1.sm_70.ptx:5905) shfl.sync.idx.b32 %r1242|%p861, %r9885, %r6037, %r6066, %r6067;
GPGPU-Sim PTX: 273 (potential) branch divergence @  PC=0x97e0 (main.1.sm_70.ptx:5909) @%p4424 bra BB0_545;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x9848 (main.1.sm_70.ptx:5925) add.s32 %r24803, %r24803, 1;
GPGPU-Sim PTX: 274 (potential) branch divergence @  PC=0x9858 (main.1.sm_70.ptx:5927) @%p4428 bra BB0_537;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x9860 (main.1.sm_70.ptx:5929) xor.b32 %r9948, %r6028, 54;
GPGPU-Sim PTX: 275 (potential) branch divergence @  PC=0x98e8 (main.1.sm_70.ptx:5948) @%p4430 bra BB0_549;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x9950 (main.1.sm_70.ptx:5964) shfl.sync.idx.b32 %r1257|%p869, %r9957, %r6036, %r6066, %r6067;
GPGPU-Sim PTX: 276 (potential) branch divergence @  PC=0x9970 (main.1.sm_70.ptx:5968) @%p4430 bra BB0_551;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x99d8 (main.1.sm_70.ptx:5984) shfl.sync.idx.b32 %r1261|%p873, %r9957, %r6046, %r6066, %r6067;
GPGPU-Sim PTX: 277 (potential) branch divergence @  PC=0x99f8 (main.1.sm_70.ptx:5988) @%p4430 bra BB0_553;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x9a60 (main.1.sm_70.ptx:6004) shfl.sync.idx.b32 %r1265|%p877, %r9957, %r6037, %r6066, %r6067;
GPGPU-Sim PTX: 278 (potential) branch divergence @  PC=0x9a80 (main.1.sm_70.ptx:6008) @%p4430 bra BB0_555;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x9ae8 (main.1.sm_70.ptx:6024) add.s32 %r24804, %r24804, 1;
GPGPU-Sim PTX: 279 (potential) branch divergence @  PC=0x9af8 (main.1.sm_70.ptx:6026) @%p4434 bra BB0_547;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x9b00 (main.1.sm_70.ptx:6028) xor.b32 %r10020, %r6028, 55;
GPGPU-Sim PTX: 280 (potential) branch divergence @  PC=0x9b88 (main.1.sm_70.ptx:6047) @%p4436 bra BB0_559;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x9bf0 (main.1.sm_70.ptx:6063) shfl.sync.idx.b32 %r1280|%p885, %r10029, %r6036, %r6066, %r6067;
GPGPU-Sim PTX: 281 (potential) branch divergence @  PC=0x9c10 (main.1.sm_70.ptx:6067) @%p4436 bra BB0_561;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x9c78 (main.1.sm_70.ptx:6083) shfl.sync.idx.b32 %r1284|%p889, %r10029, %r6046, %r6066, %r6067;
GPGPU-Sim PTX: 282 (potential) branch divergence @  PC=0x9c98 (main.1.sm_70.ptx:6087) @%p4436 bra BB0_563;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x9d00 (main.1.sm_70.ptx:6103) shfl.sync.idx.b32 %r1288|%p893, %r10029, %r6037, %r6066, %r6067;
GPGPU-Sim PTX: 283 (potential) branch divergence @  PC=0x9d20 (main.1.sm_70.ptx:6107) @%p4436 bra BB0_565;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x9d88 (main.1.sm_70.ptx:6123) add.s32 %r24805, %r24805, 1;
GPGPU-Sim PTX: 284 (potential) branch divergence @  PC=0x9d98 (main.1.sm_70.ptx:6125) @%p4440 bra BB0_557;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x9da0 (main.1.sm_70.ptx:6127) xor.b32 %r10092, %r6028, 56;
GPGPU-Sim PTX: 285 (potential) branch divergence @  PC=0x9e28 (main.1.sm_70.ptx:6146) @%p4442 bra BB0_569;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x9e90 (main.1.sm_70.ptx:6162) shfl.sync.idx.b32 %r1303|%p901, %r10101, %r6036, %r6066, %r6067;
GPGPU-Sim PTX: 286 (potential) branch divergence @  PC=0x9eb0 (main.1.sm_70.ptx:6166) @%p4442 bra BB0_571;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x9f18 (main.1.sm_70.ptx:6182) shfl.sync.idx.b32 %r1307|%p905, %r10101, %r6046, %r6066, %r6067;
GPGPU-Sim PTX: 287 (potential) branch divergence @  PC=0x9f38 (main.1.sm_70.ptx:6186) @%p4442 bra BB0_573;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x9fa0 (main.1.sm_70.ptx:6202) shfl.sync.idx.b32 %r1311|%p909, %r10101, %r6037, %r6066, %r6067;
GPGPU-Sim PTX: 288 (potential) branch divergence @  PC=0x9fc0 (main.1.sm_70.ptx:6206) @%p4442 bra BB0_575;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xa028 (main.1.sm_70.ptx:6222) add.s32 %r24806, %r24806, 1;
GPGPU-Sim PTX: 289 (potential) branch divergence @  PC=0xa038 (main.1.sm_70.ptx:6224) @%p4446 bra BB0_567;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xa040 (main.1.sm_70.ptx:6226) xor.b32 %r10164, %r6028, 57;
GPGPU-Sim PTX: 290 (potential) branch divergence @  PC=0xa0c8 (main.1.sm_70.ptx:6245) @%p4448 bra BB0_579;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xa130 (main.1.sm_70.ptx:6261) shfl.sync.idx.b32 %r1326|%p917, %r10173, %r6036, %r6066, %r6067;
GPGPU-Sim PTX: 291 (potential) branch divergence @  PC=0xa150 (main.1.sm_70.ptx:6265) @%p4448 bra BB0_581;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xa1b8 (main.1.sm_70.ptx:6281) shfl.sync.idx.b32 %r1330|%p921, %r10173, %r6046, %r6066, %r6067;
GPGPU-Sim PTX: 292 (potential) branch divergence @  PC=0xa1d8 (main.1.sm_70.ptx:6285) @%p4448 bra BB0_583;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xa240 (main.1.sm_70.ptx:6301) shfl.sync.idx.b32 %r1334|%p925, %r10173, %r6037, %r6066, %r6067;
GPGPU-Sim PTX: 293 (potential) branch divergence @  PC=0xa260 (main.1.sm_70.ptx:6305) @%p4448 bra BB0_585;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xa2c8 (main.1.sm_70.ptx:6321) add.s32 %r24807, %r24807, 1;
GPGPU-Sim PTX: 294 (potential) branch divergence @  PC=0xa2d8 (main.1.sm_70.ptx:6323) @%p4452 bra BB0_577;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xa2e0 (main.1.sm_70.ptx:6325) xor.b32 %r10236, %r6028, 58;
GPGPU-Sim PTX: 295 (potential) branch divergence @  PC=0xa368 (main.1.sm_70.ptx:6344) @%p4454 bra BB0_589;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xa3d0 (main.1.sm_70.ptx:6360) shfl.sync.idx.b32 %r1349|%p933, %r10245, %r6036, %r6066, %r6067;
GPGPU-Sim PTX: 296 (potential) branch divergence @  PC=0xa3f0 (main.1.sm_70.ptx:6364) @%p4454 bra BB0_591;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xa458 (main.1.sm_70.ptx:6380) shfl.sync.idx.b32 %r1353|%p937, %r10245, %r6046, %r6066, %r6067;
GPGPU-Sim PTX: 297 (potential) branch divergence @  PC=0xa478 (main.1.sm_70.ptx:6384) @%p4454 bra BB0_593;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xa4e0 (main.1.sm_70.ptx:6400) shfl.sync.idx.b32 %r1357|%p941, %r10245, %r6037, %r6066, %r6067;
GPGPU-Sim PTX: 298 (potential) branch divergence @  PC=0xa500 (main.1.sm_70.ptx:6404) @%p4454 bra BB0_595;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xa568 (main.1.sm_70.ptx:6420) add.s32 %r24808, %r24808, 1;
GPGPU-Sim PTX: 299 (potential) branch divergence @  PC=0xa578 (main.1.sm_70.ptx:6422) @%p4458 bra BB0_587;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xa580 (main.1.sm_70.ptx:6424) xor.b32 %r10308, %r6028, 59;
GPGPU-Sim PTX: 300 (potential) branch divergence @  PC=0xa608 (main.1.sm_70.ptx:6443) @%p4460 bra BB0_599;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xa670 (main.1.sm_70.ptx:6459) shfl.sync.idx.b32 %r1372|%p949, %r10317, %r6036, %r6066, %r6067;
GPGPU-Sim PTX: 301 (potential) branch divergence @  PC=0xa690 (main.1.sm_70.ptx:6463) @%p4460 bra BB0_601;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xa6f8 (main.1.sm_70.ptx:6479) shfl.sync.idx.b32 %r1376|%p953, %r10317, %r6046, %r6066, %r6067;
GPGPU-Sim PTX: 302 (potential) branch divergence @  PC=0xa718 (main.1.sm_70.ptx:6483) @%p4460 bra BB0_603;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xa780 (main.1.sm_70.ptx:6499) shfl.sync.idx.b32 %r1380|%p957, %r10317, %r6037, %r6066, %r6067;
GPGPU-Sim PTX: 303 (potential) branch divergence @  PC=0xa7a0 (main.1.sm_70.ptx:6503) @%p4460 bra BB0_605;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xa808 (main.1.sm_70.ptx:6519) add.s32 %r24809, %r24809, 1;
GPGPU-Sim PTX: 304 (potential) branch divergence @  PC=0xa818 (main.1.sm_70.ptx:6521) @%p4464 bra BB0_597;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xa820 (main.1.sm_70.ptx:6523) xor.b32 %r10380, %r6028, 60;
GPGPU-Sim PTX: 305 (potential) branch divergence @  PC=0xa8a8 (main.1.sm_70.ptx:6542) @%p4466 bra BB0_609;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xa910 (main.1.sm_70.ptx:6558) shfl.sync.idx.b32 %r1395|%p965, %r10389, %r6036, %r6066, %r6067;
GPGPU-Sim PTX: 306 (potential) branch divergence @  PC=0xa930 (main.1.sm_70.ptx:6562) @%p4466 bra BB0_611;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xa998 (main.1.sm_70.ptx:6578) shfl.sync.idx.b32 %r1399|%p969, %r10389, %r6046, %r6066, %r6067;
GPGPU-Sim PTX: 307 (potential) branch divergence @  PC=0xa9b8 (main.1.sm_70.ptx:6582) @%p4466 bra BB0_613;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xaa20 (main.1.sm_70.ptx:6598) shfl.sync.idx.b32 %r1403|%p973, %r10389, %r6037, %r6066, %r6067;
GPGPU-Sim PTX: 308 (potential) branch divergence @  PC=0xaa40 (main.1.sm_70.ptx:6602) @%p4466 bra BB0_615;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xaaa8 (main.1.sm_70.ptx:6618) add.s32 %r24810, %r24810, 1;
GPGPU-Sim PTX: 309 (potential) branch divergence @  PC=0xaab8 (main.1.sm_70.ptx:6620) @%p4470 bra BB0_607;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xaac0 (main.1.sm_70.ptx:6622) xor.b32 %r10452, %r6028, 61;
GPGPU-Sim PTX: 310 (potential) branch divergence @  PC=0xab48 (main.1.sm_70.ptx:6641) @%p4472 bra BB0_619;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xabb0 (main.1.sm_70.ptx:6657) shfl.sync.idx.b32 %r1418|%p981, %r10461, %r6036, %r6066, %r6067;
GPGPU-Sim PTX: 311 (potential) branch divergence @  PC=0xabd0 (main.1.sm_70.ptx:6661) @%p4472 bra BB0_621;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xac38 (main.1.sm_70.ptx:6677) shfl.sync.idx.b32 %r1422|%p985, %r10461, %r6046, %r6066, %r6067;
GPGPU-Sim PTX: 312 (potential) branch divergence @  PC=0xac58 (main.1.sm_70.ptx:6681) @%p4472 bra BB0_623;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xacc0 (main.1.sm_70.ptx:6697) shfl.sync.idx.b32 %r1426|%p989, %r10461, %r6037, %r6066, %r6067;
GPGPU-Sim PTX: 313 (potential) branch divergence @  PC=0xace0 (main.1.sm_70.ptx:6701) @%p4472 bra BB0_625;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xad48 (main.1.sm_70.ptx:6717) add.s32 %r24811, %r24811, 1;
GPGPU-Sim PTX: 314 (potential) branch divergence @  PC=0xad58 (main.1.sm_70.ptx:6719) @%p4476 bra BB0_617;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xad60 (main.1.sm_70.ptx:6721) xor.b32 %r10524, %r6028, 62;
GPGPU-Sim PTX: 315 (potential) branch divergence @  PC=0xade8 (main.1.sm_70.ptx:6740) @%p4478 bra BB0_629;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xae50 (main.1.sm_70.ptx:6756) shfl.sync.idx.b32 %r1441|%p997, %r10533, %r6036, %r6066, %r6067;
GPGPU-Sim PTX: 316 (potential) branch divergence @  PC=0xae70 (main.1.sm_70.ptx:6760) @%p4478 bra BB0_631;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xaed8 (main.1.sm_70.ptx:6776) shfl.sync.idx.b32 %r1445|%p1001, %r10533, %r6046, %r6066, %r6067;
GPGPU-Sim PTX: 317 (potential) branch divergence @  PC=0xaef8 (main.1.sm_70.ptx:6780) @%p4478 bra BB0_633;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xaf60 (main.1.sm_70.ptx:6796) shfl.sync.idx.b32 %r1449|%p1005, %r10533, %r6037, %r6066, %r6067;
GPGPU-Sim PTX: 318 (potential) branch divergence @  PC=0xaf80 (main.1.sm_70.ptx:6800) @%p4478 bra BB0_635;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xafe8 (main.1.sm_70.ptx:6816) add.s32 %r24812, %r24812, 1;
GPGPU-Sim PTX: 319 (potential) branch divergence @  PC=0xaff8 (main.1.sm_70.ptx:6818) @%p4482 bra BB0_627;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xb000 (main.1.sm_70.ptx:6820) xor.b32 %r10596, %r6028, 63;
GPGPU-Sim PTX: 320 (potential) branch divergence @  PC=0xb088 (main.1.sm_70.ptx:6839) @%p4484 bra BB0_639;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xb0f0 (main.1.sm_70.ptx:6855) shfl.sync.idx.b32 %r1464|%p1013, %r10605, %r6036, %r6066, %r6067;
GPGPU-Sim PTX: 321 (potential) branch divergence @  PC=0xb110 (main.1.sm_70.ptx:6859) @%p4484 bra BB0_641;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xb178 (main.1.sm_70.ptx:6875) shfl.sync.idx.b32 %r1468|%p1017, %r10605, %r6046, %r6066, %r6067;
GPGPU-Sim PTX: 322 (potential) branch divergence @  PC=0xb198 (main.1.sm_70.ptx:6879) @%p4484 bra BB0_643;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xb200 (main.1.sm_70.ptx:6895) shfl.sync.idx.b32 %r1472|%p1021, %r10605, %r6037, %r6066, %r6067;
GPGPU-Sim PTX: 323 (potential) branch divergence @  PC=0xb220 (main.1.sm_70.ptx:6899) @%p4484 bra BB0_645;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xb288 (main.1.sm_70.ptx:6915) add.s32 %r24813, %r24813, 1;
GPGPU-Sim PTX: 324 (potential) branch divergence @  PC=0xb298 (main.1.sm_70.ptx:6917) @%p4488 bra BB0_637;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xb2a0 (main.1.sm_70.ptx:6919) xor.b32 %r10668, %r6028, 64;
GPGPU-Sim PTX: 325 (potential) branch divergence @  PC=0xb328 (main.1.sm_70.ptx:6938) @%p4490 bra BB0_649;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xb390 (main.1.sm_70.ptx:6954) shfl.sync.idx.b32 %r1487|%p1029, %r10677, %r6036, %r6066, %r6067;
GPGPU-Sim PTX: 326 (potential) branch divergence @  PC=0xb3b0 (main.1.sm_70.ptx:6958) @%p4490 bra BB0_651;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xb418 (main.1.sm_70.ptx:6974) shfl.sync.idx.b32 %r1491|%p1033, %r10677, %r6046, %r6066, %r6067;
GPGPU-Sim PTX: 327 (potential) branch divergence @  PC=0xb438 (main.1.sm_70.ptx:6978) @%p4490 bra BB0_653;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xb4a0 (main.1.sm_70.ptx:6994) shfl.sync.idx.b32 %r1495|%p1037, %r10677, %r6037, %r6066, %r6067;
GPGPU-Sim PTX: 328 (potential) branch divergence @  PC=0xb4c0 (main.1.sm_70.ptx:6998) @%p4490 bra BB0_655;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xb528 (main.1.sm_70.ptx:7014) add.s32 %r24814, %r24814, 1;
GPGPU-Sim PTX: 329 (potential) branch divergence @  PC=0xb538 (main.1.sm_70.ptx:7016) @%p4494 bra BB0_647;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xb540 (main.1.sm_70.ptx:7018) xor.b32 %r10740, %r6028, 65;
GPGPU-Sim PTX: 330 (potential) branch divergence @  PC=0xb5c8 (main.1.sm_70.ptx:7037) @%p4496 bra BB0_659;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xb630 (main.1.sm_70.ptx:7053) shfl.sync.idx.b32 %r1510|%p1045, %r10749, %r6036, %r6066, %r6067;
GPGPU-Sim PTX: 331 (potential) branch divergence @  PC=0xb650 (main.1.sm_70.ptx:7057) @%p4496 bra BB0_661;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xb6b8 (main.1.sm_70.ptx:7073) shfl.sync.idx.b32 %r1514|%p1049, %r10749, %r6046, %r6066, %r6067;
GPGPU-Sim PTX: 332 (potential) branch divergence @  PC=0xb6d8 (main.1.sm_70.ptx:7077) @%p4496 bra BB0_663;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xb740 (main.1.sm_70.ptx:7093) shfl.sync.idx.b32 %r1518|%p1053, %r10749, %r6037, %r6066, %r6067;
GPGPU-Sim PTX: 333 (potential) branch divergence @  PC=0xb760 (main.1.sm_70.ptx:7097) @%p4496 bra BB0_665;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xb7c8 (main.1.sm_70.ptx:7113) add.s32 %r24815, %r24815, 1;
GPGPU-Sim PTX: 334 (potential) branch divergence @  PC=0xb7d8 (main.1.sm_70.ptx:7115) @%p4500 bra BB0_657;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xb7e0 (main.1.sm_70.ptx:7117) xor.b32 %r10812, %r6028, 66;
GPGPU-Sim PTX: 335 (potential) branch divergence @  PC=0xb868 (main.1.sm_70.ptx:7136) @%p4502 bra BB0_669;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xb8d0 (main.1.sm_70.ptx:7152) shfl.sync.idx.b32 %r1533|%p1061, %r10821, %r6036, %r6066, %r6067;
GPGPU-Sim PTX: 336 (potential) branch divergence @  PC=0xb8f0 (main.1.sm_70.ptx:7156) @%p4502 bra BB0_671;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xb958 (main.1.sm_70.ptx:7172) shfl.sync.idx.b32 %r1537|%p1065, %r10821, %r6046, %r6066, %r6067;
GPGPU-Sim PTX: 337 (potential) branch divergence @  PC=0xb978 (main.1.sm_70.ptx:7176) @%p4502 bra BB0_673;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xb9e0 (main.1.sm_70.ptx:7192) shfl.sync.idx.b32 %r1541|%p1069, %r10821, %r6037, %r6066, %r6067;
GPGPU-Sim PTX: 338 (potential) branch divergence @  PC=0xba00 (main.1.sm_70.ptx:7196) @%p4502 bra BB0_675;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xba68 (main.1.sm_70.ptx:7212) add.s32 %r24816, %r24816, 1;
GPGPU-Sim PTX: 339 (potential) branch divergence @  PC=0xba78 (main.1.sm_70.ptx:7214) @%p4506 bra BB0_667;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xba80 (main.1.sm_70.ptx:7216) xor.b32 %r10884, %r6028, 67;
GPGPU-Sim PTX: 340 (potential) branch divergence @  PC=0xbb08 (main.1.sm_70.ptx:7235) @%p4508 bra BB0_679;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xbb70 (main.1.sm_70.ptx:7251) shfl.sync.idx.b32 %r1556|%p1077, %r10893, %r6036, %r6066, %r6067;
GPGPU-Sim PTX: 341 (potential) branch divergence @  PC=0xbb90 (main.1.sm_70.ptx:7255) @%p4508 bra BB0_681;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xbbf8 (main.1.sm_70.ptx:7271) shfl.sync.idx.b32 %r1560|%p1081, %r10893, %r6046, %r6066, %r6067;
GPGPU-Sim PTX: 342 (potential) branch divergence @  PC=0xbc18 (main.1.sm_70.ptx:7275) @%p4508 bra BB0_683;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xbc80 (main.1.sm_70.ptx:7291) shfl.sync.idx.b32 %r1564|%p1085, %r10893, %r6037, %r6066, %r6067;
GPGPU-Sim PTX: 343 (potential) branch divergence @  PC=0xbca0 (main.1.sm_70.ptx:7295) @%p4508 bra BB0_685;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xbd08 (main.1.sm_70.ptx:7311) add.s32 %r24817, %r24817, 1;
GPGPU-Sim PTX: 344 (potential) branch divergence @  PC=0xbd18 (main.1.sm_70.ptx:7313) @%p4512 bra BB0_677;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xbd20 (main.1.sm_70.ptx:7315) xor.b32 %r10956, %r6028, 68;
GPGPU-Sim PTX: 345 (potential) branch divergence @  PC=0xbda8 (main.1.sm_70.ptx:7334) @%p4514 bra BB0_689;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xbe10 (main.1.sm_70.ptx:7350) shfl.sync.idx.b32 %r1579|%p1093, %r10965, %r6036, %r6066, %r6067;
GPGPU-Sim PTX: 346 (potential) branch divergence @  PC=0xbe30 (main.1.sm_70.ptx:7354) @%p4514 bra BB0_691;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xbe98 (main.1.sm_70.ptx:7370) shfl.sync.idx.b32 %r1583|%p1097, %r10965, %r6046, %r6066, %r6067;
GPGPU-Sim PTX: 347 (potential) branch divergence @  PC=0xbeb8 (main.1.sm_70.ptx:7374) @%p4514 bra BB0_693;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xbf20 (main.1.sm_70.ptx:7390) shfl.sync.idx.b32 %r1587|%p1101, %r10965, %r6037, %r6066, %r6067;
GPGPU-Sim PTX: 348 (potential) branch divergence @  PC=0xbf40 (main.1.sm_70.ptx:7394) @%p4514 bra BB0_695;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xbfa8 (main.1.sm_70.ptx:7410) add.s32 %r24818, %r24818, 1;
GPGPU-Sim PTX: 349 (potential) branch divergence @  PC=0xbfb8 (main.1.sm_70.ptx:7412) @%p4518 bra BB0_687;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xbfc0 (main.1.sm_70.ptx:7414) xor.b32 %r11028, %r6028, 69;
GPGPU-Sim PTX: 350 (potential) branch divergence @  PC=0xc048 (main.1.sm_70.ptx:7433) @%p4520 bra BB0_699;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xc0b0 (main.1.sm_70.ptx:7449) shfl.sync.idx.b32 %r1602|%p1109, %r11037, %r6036, %r6066, %r6067;
GPGPU-Sim PTX: 351 (potential) branch divergence @  PC=0xc0d0 (main.1.sm_70.ptx:7453) @%p4520 bra BB0_701;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xc138 (main.1.sm_70.ptx:7469) shfl.sync.idx.b32 %r1606|%p1113, %r11037, %r6046, %r6066, %r6067;
GPGPU-Sim PTX: 352 (potential) branch divergence @  PC=0xc158 (main.1.sm_70.ptx:7473) @%p4520 bra BB0_703;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xc1c0 (main.1.sm_70.ptx:7489) shfl.sync.idx.b32 %r1610|%p1117, %r11037, %r6037, %r6066, %r6067;
GPGPU-Sim PTX: 353 (potential) branch divergence @  PC=0xc1e0 (main.1.sm_70.ptx:7493) @%p4520 bra BB0_705;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xc248 (main.1.sm_70.ptx:7509) add.s32 %r24819, %r24819, 1;
GPGPU-Sim PTX: 354 (potential) branch divergence @  PC=0xc258 (main.1.sm_70.ptx:7511) @%p4524 bra BB0_697;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xc260 (main.1.sm_70.ptx:7513) xor.b32 %r11100, %r6028, 70;
GPGPU-Sim PTX: 355 (potential) branch divergence @  PC=0xc2e8 (main.1.sm_70.ptx:7532) @%p4526 bra BB0_709;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xc350 (main.1.sm_70.ptx:7548) shfl.sync.idx.b32 %r1625|%p1125, %r11109, %r6036, %r6066, %r6067;
GPGPU-Sim PTX: 356 (potential) branch divergence @  PC=0xc370 (main.1.sm_70.ptx:7552) @%p4526 bra BB0_711;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xc3d8 (main.1.sm_70.ptx:7568) shfl.sync.idx.b32 %r1629|%p1129, %r11109, %r6046, %r6066, %r6067;
GPGPU-Sim PTX: 357 (potential) branch divergence @  PC=0xc3f8 (main.1.sm_70.ptx:7572) @%p4526 bra BB0_713;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xc460 (main.1.sm_70.ptx:7588) shfl.sync.idx.b32 %r1633|%p1133, %r11109, %r6037, %r6066, %r6067;
GPGPU-Sim PTX: 358 (potential) branch divergence @  PC=0xc480 (main.1.sm_70.ptx:7592) @%p4526 bra BB0_715;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xc4e8 (main.1.sm_70.ptx:7608) add.s32 %r24820, %r24820, 1;
GPGPU-Sim PTX: 359 (potential) branch divergence @  PC=0xc4f8 (main.1.sm_70.ptx:7610) @%p4530 bra BB0_707;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xc500 (main.1.sm_70.ptx:7612) xor.b32 %r11172, %r6028, 71;
GPGPU-Sim PTX: 360 (potential) branch divergence @  PC=0xc588 (main.1.sm_70.ptx:7631) @%p4532 bra BB0_719;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xc5f0 (main.1.sm_70.ptx:7647) shfl.sync.idx.b32 %r1648|%p1141, %r11181, %r6036, %r6066, %r6067;
GPGPU-Sim PTX: 361 (potential) branch divergence @  PC=0xc610 (main.1.sm_70.ptx:7651) @%p4532 bra BB0_721;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xc678 (main.1.sm_70.ptx:7667) shfl.sync.idx.b32 %r1652|%p1145, %r11181, %r6046, %r6066, %r6067;
GPGPU-Sim PTX: 362 (potential) branch divergence @  PC=0xc698 (main.1.sm_70.ptx:7671) @%p4532 bra BB0_723;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xc700 (main.1.sm_70.ptx:7687) shfl.sync.idx.b32 %r1656|%p1149, %r11181, %r6037, %r6066, %r6067;
GPGPU-Sim PTX: 363 (potential) branch divergence @  PC=0xc720 (main.1.sm_70.ptx:7691) @%p4532 bra BB0_725;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xc788 (main.1.sm_70.ptx:7707) add.s32 %r24821, %r24821, 1;
GPGPU-Sim PTX: 364 (potential) branch divergence @  PC=0xc798 (main.1.sm_70.ptx:7709) @%p4536 bra BB0_717;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xc7a0 (main.1.sm_70.ptx:7711) xor.b32 %r11244, %r6028, 72;
GPGPU-Sim PTX: 365 (potential) branch divergence @  PC=0xc828 (main.1.sm_70.ptx:7730) @%p4538 bra BB0_729;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xc890 (main.1.sm_70.ptx:7746) shfl.sync.idx.b32 %r1671|%p1157, %r11253, %r6036, %r6066, %r6067;
GPGPU-Sim PTX: 366 (potential) branch divergence @  PC=0xc8b0 (main.1.sm_70.ptx:7750) @%p4538 bra BB0_731;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xc918 (main.1.sm_70.ptx:7766) shfl.sync.idx.b32 %r1675|%p1161, %r11253, %r6046, %r6066, %r6067;
GPGPU-Sim PTX: 367 (potential) branch divergence @  PC=0xc938 (main.1.sm_70.ptx:7770) @%p4538 bra BB0_733;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xc9a0 (main.1.sm_70.ptx:7786) shfl.sync.idx.b32 %r1679|%p1165, %r11253, %r6037, %r6066, %r6067;
GPGPU-Sim PTX: 368 (potential) branch divergence @  PC=0xc9c0 (main.1.sm_70.ptx:7790) @%p4538 bra BB0_735;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xca28 (main.1.sm_70.ptx:7806) add.s32 %r24822, %r24822, 1;
GPGPU-Sim PTX: 369 (potential) branch divergence @  PC=0xca38 (main.1.sm_70.ptx:7808) @%p4542 bra BB0_727;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xca40 (main.1.sm_70.ptx:7810) xor.b32 %r11316, %r6028, 73;
GPGPU-Sim PTX: 370 (potential) branch divergence @  PC=0xcac8 (main.1.sm_70.ptx:7829) @%p4544 bra BB0_739;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xcb30 (main.1.sm_70.ptx:7845) shfl.sync.idx.b32 %r1694|%p1173, %r11325, %r6036, %r6066, %r6067;
GPGPU-Sim PTX: 371 (potential) branch divergence @  PC=0xcb50 (main.1.sm_70.ptx:7849) @%p4544 bra BB0_741;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xcbb8 (main.1.sm_70.ptx:7865) shfl.sync.idx.b32 %r1698|%p1177, %r11325, %r6046, %r6066, %r6067;
GPGPU-Sim PTX: 372 (potential) branch divergence @  PC=0xcbd8 (main.1.sm_70.ptx:7869) @%p4544 bra BB0_743;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xcc40 (main.1.sm_70.ptx:7885) shfl.sync.idx.b32 %r1702|%p1181, %r11325, %r6037, %r6066, %r6067;
GPGPU-Sim PTX: 373 (potential) branch divergence @  PC=0xcc60 (main.1.sm_70.ptx:7889) @%p4544 bra BB0_745;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xccc8 (main.1.sm_70.ptx:7905) add.s32 %r24823, %r24823, 1;
GPGPU-Sim PTX: 374 (potential) branch divergence @  PC=0xccd8 (main.1.sm_70.ptx:7907) @%p4548 bra BB0_737;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xcce0 (main.1.sm_70.ptx:7909) xor.b32 %r11388, %r6028, 74;
GPGPU-Sim PTX: 375 (potential) branch divergence @  PC=0xcd68 (main.1.sm_70.ptx:7928) @%p4550 bra BB0_749;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xcdd0 (main.1.sm_70.ptx:7944) shfl.sync.idx.b32 %r1717|%p1189, %r11397, %r6036, %r6066, %r6067;
GPGPU-Sim PTX: 376 (potential) branch divergence @  PC=0xcdf0 (main.1.sm_70.ptx:7948) @%p4550 bra BB0_751;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xce58 (main.1.sm_70.ptx:7964) shfl.sync.idx.b32 %r1721|%p1193, %r11397, %r6046, %r6066, %r6067;
GPGPU-Sim PTX: 377 (potential) branch divergence @  PC=0xce78 (main.1.sm_70.ptx:7968) @%p4550 bra BB0_753;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xcee0 (main.1.sm_70.ptx:7984) shfl.sync.idx.b32 %r1725|%p1197, %r11397, %r6037, %r6066, %r6067;
GPGPU-Sim PTX: 378 (potential) branch divergence @  PC=0xcf00 (main.1.sm_70.ptx:7988) @%p4550 bra BB0_755;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xcf68 (main.1.sm_70.ptx:8004) add.s32 %r24824, %r24824, 1;
GPGPU-Sim PTX: 379 (potential) branch divergence @  PC=0xcf78 (main.1.sm_70.ptx:8006) @%p4554 bra BB0_747;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xcf80 (main.1.sm_70.ptx:8008) xor.b32 %r11460, %r6028, 75;
GPGPU-Sim PTX: 380 (potential) branch divergence @  PC=0xd008 (main.1.sm_70.ptx:8027) @%p4556 bra BB0_759;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xd070 (main.1.sm_70.ptx:8043) shfl.sync.idx.b32 %r1740|%p1205, %r11469, %r6036, %r6066, %r6067;
GPGPU-Sim PTX: 381 (potential) branch divergence @  PC=0xd090 (main.1.sm_70.ptx:8047) @%p4556 bra BB0_761;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xd0f8 (main.1.sm_70.ptx:8063) shfl.sync.idx.b32 %r1744|%p1209, %r11469, %r6046, %r6066, %r6067;
GPGPU-Sim PTX: 382 (potential) branch divergence @  PC=0xd118 (main.1.sm_70.ptx:8067) @%p4556 bra BB0_763;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xd180 (main.1.sm_70.ptx:8083) shfl.sync.idx.b32 %r1748|%p1213, %r11469, %r6037, %r6066, %r6067;
GPGPU-Sim PTX: 383 (potential) branch divergence @  PC=0xd1a0 (main.1.sm_70.ptx:8087) @%p4556 bra BB0_765;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xd208 (main.1.sm_70.ptx:8103) add.s32 %r24825, %r24825, 1;
GPGPU-Sim PTX: 384 (potential) branch divergence @  PC=0xd218 (main.1.sm_70.ptx:8105) @%p4560 bra BB0_757;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xd220 (main.1.sm_70.ptx:8107) xor.b32 %r11532, %r6028, 76;
GPGPU-Sim PTX: 385 (potential) branch divergence @  PC=0xd2a8 (main.1.sm_70.ptx:8126) @%p4562 bra BB0_769;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xd310 (main.1.sm_70.ptx:8142) shfl.sync.idx.b32 %r1763|%p1221, %r11541, %r6036, %r6066, %r6067;
GPGPU-Sim PTX: 386 (potential) branch divergence @  PC=0xd330 (main.1.sm_70.ptx:8146) @%p4562 bra BB0_771;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xd398 (main.1.sm_70.ptx:8162) shfl.sync.idx.b32 %r1767|%p1225, %r11541, %r6046, %r6066, %r6067;
GPGPU-Sim PTX: 387 (potential) branch divergence @  PC=0xd3b8 (main.1.sm_70.ptx:8166) @%p4562 bra BB0_773;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xd420 (main.1.sm_70.ptx:8182) shfl.sync.idx.b32 %r1771|%p1229, %r11541, %r6037, %r6066, %r6067;
GPGPU-Sim PTX: 388 (potential) branch divergence @  PC=0xd440 (main.1.sm_70.ptx:8186) @%p4562 bra BB0_775;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xd4a8 (main.1.sm_70.ptx:8202) add.s32 %r24826, %r24826, 1;
GPGPU-Sim PTX: 389 (potential) branch divergence @  PC=0xd4b8 (main.1.sm_70.ptx:8204) @%p4566 bra BB0_767;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xd4c0 (main.1.sm_70.ptx:8206) xor.b32 %r11604, %r6028, 77;
GPGPU-Sim PTX: 390 (potential) branch divergence @  PC=0xd548 (main.1.sm_70.ptx:8225) @%p4568 bra BB0_779;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xd5b0 (main.1.sm_70.ptx:8241) shfl.sync.idx.b32 %r1786|%p1237, %r11613, %r6036, %r6066, %r6067;
GPGPU-Sim PTX: 391 (potential) branch divergence @  PC=0xd5d0 (main.1.sm_70.ptx:8245) @%p4568 bra BB0_781;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xd638 (main.1.sm_70.ptx:8261) shfl.sync.idx.b32 %r1790|%p1241, %r11613, %r6046, %r6066, %r6067;
GPGPU-Sim PTX: 392 (potential) branch divergence @  PC=0xd658 (main.1.sm_70.ptx:8265) @%p4568 bra BB0_783;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xd6c0 (main.1.sm_70.ptx:8281) shfl.sync.idx.b32 %r1794|%p1245, %r11613, %r6037, %r6066, %r6067;
GPGPU-Sim PTX: 393 (potential) branch divergence @  PC=0xd6e0 (main.1.sm_70.ptx:8285) @%p4568 bra BB0_785;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xd748 (main.1.sm_70.ptx:8301) add.s32 %r24827, %r24827, 1;
GPGPU-Sim PTX: 394 (potential) branch divergence @  PC=0xd758 (main.1.sm_70.ptx:8303) @%p4572 bra BB0_777;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xd760 (main.1.sm_70.ptx:8305) xor.b32 %r11676, %r6028, 78;
GPGPU-Sim PTX: 395 (potential) branch divergence @  PC=0xd7e8 (main.1.sm_70.ptx:8324) @%p4574 bra BB0_789;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xd850 (main.1.sm_70.ptx:8340) shfl.sync.idx.b32 %r1809|%p1253, %r11685, %r6036, %r6066, %r6067;
GPGPU-Sim PTX: 396 (potential) branch divergence @  PC=0xd870 (main.1.sm_70.ptx:8344) @%p4574 bra BB0_791;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xd8d8 (main.1.sm_70.ptx:8360) shfl.sync.idx.b32 %r1813|%p1257, %r11685, %r6046, %r6066, %r6067;
GPGPU-Sim PTX: 397 (potential) branch divergence @  PC=0xd8f8 (main.1.sm_70.ptx:8364) @%p4574 bra BB0_793;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xd960 (main.1.sm_70.ptx:8380) shfl.sync.idx.b32 %r1817|%p1261, %r11685, %r6037, %r6066, %r6067;
GPGPU-Sim PTX: 398 (potential) branch divergence @  PC=0xd980 (main.1.sm_70.ptx:8384) @%p4574 bra BB0_795;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xd9e8 (main.1.sm_70.ptx:8400) add.s32 %r24828, %r24828, 1;
GPGPU-Sim PTX: 399 (potential) branch divergence @  PC=0xd9f8 (main.1.sm_70.ptx:8402) @%p4578 bra BB0_787;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xda00 (main.1.sm_70.ptx:8404) xor.b32 %r11748, %r6028, 79;
GPGPU-Sim PTX: 400 (potential) branch divergence @  PC=0xda88 (main.1.sm_70.ptx:8423) @%p4580 bra BB0_799;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xdaf0 (main.1.sm_70.ptx:8439) shfl.sync.idx.b32 %r1832|%p1269, %r11757, %r6036, %r6066, %r6067;
GPGPU-Sim PTX: 401 (potential) branch divergence @  PC=0xdb10 (main.1.sm_70.ptx:8443) @%p4580 bra BB0_801;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xdb78 (main.1.sm_70.ptx:8459) shfl.sync.idx.b32 %r1836|%p1273, %r11757, %r6046, %r6066, %r6067;
GPGPU-Sim PTX: 402 (potential) branch divergence @  PC=0xdb98 (main.1.sm_70.ptx:8463) @%p4580 bra BB0_803;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xdc00 (main.1.sm_70.ptx:8479) shfl.sync.idx.b32 %r1840|%p1277, %r11757, %r6037, %r6066, %r6067;
GPGPU-Sim PTX: 403 (potential) branch divergence @  PC=0xdc20 (main.1.sm_70.ptx:8483) @%p4580 bra BB0_805;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xdc88 (main.1.sm_70.ptx:8499) add.s32 %r24829, %r24829, 1;
GPGPU-Sim PTX: 404 (potential) branch divergence @  PC=0xdc98 (main.1.sm_70.ptx:8501) @%p4584 bra BB0_797;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xdca0 (main.1.sm_70.ptx:8503) xor.b32 %r11820, %r6028, 80;
GPGPU-Sim PTX: 405 (potential) branch divergence @  PC=0xdd28 (main.1.sm_70.ptx:8522) @%p4586 bra BB0_809;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xdd90 (main.1.sm_70.ptx:8538) shfl.sync.idx.b32 %r1855|%p1285, %r11829, %r6036, %r6066, %r6067;
GPGPU-Sim PTX: 406 (potential) branch divergence @  PC=0xddb0 (main.1.sm_70.ptx:8542) @%p4586 bra BB0_811;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xde18 (main.1.sm_70.ptx:8558) shfl.sync.idx.b32 %r1859|%p1289, %r11829, %r6046, %r6066, %r6067;
GPGPU-Sim PTX: 407 (potential) branch divergence @  PC=0xde38 (main.1.sm_70.ptx:8562) @%p4586 bra BB0_813;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xdea0 (main.1.sm_70.ptx:8578) shfl.sync.idx.b32 %r1863|%p1293, %r11829, %r6037, %r6066, %r6067;
GPGPU-Sim PTX: 408 (potential) branch divergence @  PC=0xdec0 (main.1.sm_70.ptx:8582) @%p4586 bra BB0_815;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xdf28 (main.1.sm_70.ptx:8598) add.s32 %r24830, %r24830, 1;
GPGPU-Sim PTX: 409 (potential) branch divergence @  PC=0xdf38 (main.1.sm_70.ptx:8600) @%p4590 bra BB0_807;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xdf40 (main.1.sm_70.ptx:8602) xor.b32 %r11892, %r6028, 81;
GPGPU-Sim PTX: 410 (potential) branch divergence @  PC=0xdfc8 (main.1.sm_70.ptx:8621) @%p4592 bra BB0_819;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xe030 (main.1.sm_70.ptx:8637) shfl.sync.idx.b32 %r1878|%p1301, %r11901, %r6036, %r6066, %r6067;
GPGPU-Sim PTX: 411 (potential) branch divergence @  PC=0xe050 (main.1.sm_70.ptx:8641) @%p4592 bra BB0_821;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xe0b8 (main.1.sm_70.ptx:8657) shfl.sync.idx.b32 %r1882|%p1305, %r11901, %r6046, %r6066, %r6067;
GPGPU-Sim PTX: 412 (potential) branch divergence @  PC=0xe0d8 (main.1.sm_70.ptx:8661) @%p4592 bra BB0_823;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xe140 (main.1.sm_70.ptx:8677) shfl.sync.idx.b32 %r1886|%p1309, %r11901, %r6037, %r6066, %r6067;
GPGPU-Sim PTX: 413 (potential) branch divergence @  PC=0xe160 (main.1.sm_70.ptx:8681) @%p4592 bra BB0_825;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xe1c8 (main.1.sm_70.ptx:8697) add.s32 %r24831, %r24831, 1;
GPGPU-Sim PTX: 414 (potential) branch divergence @  PC=0xe1d8 (main.1.sm_70.ptx:8699) @%p4596 bra BB0_817;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xe1e0 (main.1.sm_70.ptx:8701) xor.b32 %r11964, %r6028, 82;
GPGPU-Sim PTX: 415 (potential) branch divergence @  PC=0xe268 (main.1.sm_70.ptx:8720) @%p4598 bra BB0_829;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xe2d0 (main.1.sm_70.ptx:8736) shfl.sync.idx.b32 %r1901|%p1317, %r11973, %r6036, %r6066, %r6067;
GPGPU-Sim PTX: 416 (potential) branch divergence @  PC=0xe2f0 (main.1.sm_70.ptx:8740) @%p4598 bra BB0_831;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xe358 (main.1.sm_70.ptx:8756) shfl.sync.idx.b32 %r1905|%p1321, %r11973, %r6046, %r6066, %r6067;
GPGPU-Sim PTX: 417 (potential) branch divergence @  PC=0xe378 (main.1.sm_70.ptx:8760) @%p4598 bra BB0_833;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xe3e0 (main.1.sm_70.ptx:8776) shfl.sync.idx.b32 %r1909|%p1325, %r11973, %r6037, %r6066, %r6067;
GPGPU-Sim PTX: 418 (potential) branch divergence @  PC=0xe400 (main.1.sm_70.ptx:8780) @%p4598 bra BB0_835;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xe468 (main.1.sm_70.ptx:8796) add.s32 %r24832, %r24832, 1;
GPGPU-Sim PTX: 419 (potential) branch divergence @  PC=0xe478 (main.1.sm_70.ptx:8798) @%p4602 bra BB0_827;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xe480 (main.1.sm_70.ptx:8800) xor.b32 %r12036, %r6028, 83;
GPGPU-Sim PTX: 420 (potential) branch divergence @  PC=0xe508 (main.1.sm_70.ptx:8819) @%p4604 bra BB0_839;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xe570 (main.1.sm_70.ptx:8835) shfl.sync.idx.b32 %r1924|%p1333, %r12045, %r6036, %r6066, %r6067;
GPGPU-Sim PTX: 421 (potential) branch divergence @  PC=0xe590 (main.1.sm_70.ptx:8839) @%p4604 bra BB0_841;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xe5f8 (main.1.sm_70.ptx:8855) shfl.sync.idx.b32 %r1928|%p1337, %r12045, %r6046, %r6066, %r6067;
GPGPU-Sim PTX: 422 (potential) branch divergence @  PC=0xe618 (main.1.sm_70.ptx:8859) @%p4604 bra BB0_843;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xe680 (main.1.sm_70.ptx:8875) shfl.sync.idx.b32 %r1932|%p1341, %r12045, %r6037, %r6066, %r6067;
GPGPU-Sim PTX: 423 (potential) branch divergence @  PC=0xe6a0 (main.1.sm_70.ptx:8879) @%p4604 bra BB0_845;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xe708 (main.1.sm_70.ptx:8895) add.s32 %r24833, %r24833, 1;
GPGPU-Sim PTX: 424 (potential) branch divergence @  PC=0xe718 (main.1.sm_70.ptx:8897) @%p4608 bra BB0_837;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xe720 (main.1.sm_70.ptx:8899) xor.b32 %r12108, %r6028, 84;
GPGPU-Sim PTX: 425 (potential) branch divergence @  PC=0xe7a8 (main.1.sm_70.ptx:8918) @%p4610 bra BB0_849;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xe810 (main.1.sm_70.ptx:8934) shfl.sync.idx.b32 %r1947|%p1349, %r12117, %r6036, %r6066, %r6067;
GPGPU-Sim PTX: 426 (potential) branch divergence @  PC=0xe830 (main.1.sm_70.ptx:8938) @%p4610 bra BB0_851;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xe898 (main.1.sm_70.ptx:8954) shfl.sync.idx.b32 %r1951|%p1353, %r12117, %r6046, %r6066, %r6067;
GPGPU-Sim PTX: 427 (potential) branch divergence @  PC=0xe8b8 (main.1.sm_70.ptx:8958) @%p4610 bra BB0_853;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xe920 (main.1.sm_70.ptx:8974) shfl.sync.idx.b32 %r1955|%p1357, %r12117, %r6037, %r6066, %r6067;
GPGPU-Sim PTX: 428 (potential) branch divergence @  PC=0xe940 (main.1.sm_70.ptx:8978) @%p4610 bra BB0_855;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xe9a8 (main.1.sm_70.ptx:8994) add.s32 %r24834, %r24834, 1;
GPGPU-Sim PTX: 429 (potential) branch divergence @  PC=0xe9b8 (main.1.sm_70.ptx:8996) @%p4614 bra BB0_847;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xe9c0 (main.1.sm_70.ptx:8998) xor.b32 %r12180, %r6028, 85;
GPGPU-Sim PTX: 430 (potential) branch divergence @  PC=0xea48 (main.1.sm_70.ptx:9017) @%p4616 bra BB0_859;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xeab0 (main.1.sm_70.ptx:9033) shfl.sync.idx.b32 %r1970|%p1365, %r12189, %r6036, %r6066, %r6067;
GPGPU-Sim PTX: 431 (potential) branch divergence @  PC=0xead0 (main.1.sm_70.ptx:9037) @%p4616 bra BB0_861;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xeb38 (main.1.sm_70.ptx:9053) shfl.sync.idx.b32 %r1974|%p1369, %r12189, %r6046, %r6066, %r6067;
GPGPU-Sim PTX: 432 (potential) branch divergence @  PC=0xeb58 (main.1.sm_70.ptx:9057) @%p4616 bra BB0_863;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xebc0 (main.1.sm_70.ptx:9073) shfl.sync.idx.b32 %r1978|%p1373, %r12189, %r6037, %r6066, %r6067;
GPGPU-Sim PTX: 433 (potential) branch divergence @  PC=0xebe0 (main.1.sm_70.ptx:9077) @%p4616 bra BB0_865;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xec48 (main.1.sm_70.ptx:9093) add.s32 %r24835, %r24835, 1;
GPGPU-Sim PTX: 434 (potential) branch divergence @  PC=0xec58 (main.1.sm_70.ptx:9095) @%p4620 bra BB0_857;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xec60 (main.1.sm_70.ptx:9097) xor.b32 %r12252, %r6028, 86;
GPGPU-Sim PTX: 435 (potential) branch divergence @  PC=0xece8 (main.1.sm_70.ptx:9116) @%p4622 bra BB0_869;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xed50 (main.1.sm_70.ptx:9132) shfl.sync.idx.b32 %r1993|%p1381, %r12261, %r6036, %r6066, %r6067;
GPGPU-Sim PTX: 436 (potential) branch divergence @  PC=0xed70 (main.1.sm_70.ptx:9136) @%p4622 bra BB0_871;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xedd8 (main.1.sm_70.ptx:9152) shfl.sync.idx.b32 %r1997|%p1385, %r12261, %r6046, %r6066, %r6067;
GPGPU-Sim PTX: 437 (potential) branch divergence @  PC=0xedf8 (main.1.sm_70.ptx:9156) @%p4622 bra BB0_873;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xee60 (main.1.sm_70.ptx:9172) shfl.sync.idx.b32 %r2001|%p1389, %r12261, %r6037, %r6066, %r6067;
GPGPU-Sim PTX: 438 (potential) branch divergence @  PC=0xee80 (main.1.sm_70.ptx:9176) @%p4622 bra BB0_875;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xeee8 (main.1.sm_70.ptx:9192) add.s32 %r24836, %r24836, 1;
GPGPU-Sim PTX: 439 (potential) branch divergence @  PC=0xeef8 (main.1.sm_70.ptx:9194) @%p4626 bra BB0_867;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xef00 (main.1.sm_70.ptx:9196) xor.b32 %r12324, %r6028, 87;
GPGPU-Sim PTX: 440 (potential) branch divergence @  PC=0xef88 (main.1.sm_70.ptx:9215) @%p4628 bra BB0_879;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xeff0 (main.1.sm_70.ptx:9231) shfl.sync.idx.b32 %r2016|%p1397, %r12333, %r6036, %r6066, %r6067;
GPGPU-Sim PTX: 441 (potential) branch divergence @  PC=0xf010 (main.1.sm_70.ptx:9235) @%p4628 bra BB0_881;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xf078 (main.1.sm_70.ptx:9251) shfl.sync.idx.b32 %r2020|%p1401, %r12333, %r6046, %r6066, %r6067;
GPGPU-Sim PTX: 442 (potential) branch divergence @  PC=0xf098 (main.1.sm_70.ptx:9255) @%p4628 bra BB0_883;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xf100 (main.1.sm_70.ptx:9271) shfl.sync.idx.b32 %r2024|%p1405, %r12333, %r6037, %r6066, %r6067;
GPGPU-Sim PTX: 443 (potential) branch divergence @  PC=0xf120 (main.1.sm_70.ptx:9275) @%p4628 bra BB0_885;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xf188 (main.1.sm_70.ptx:9291) add.s32 %r24837, %r24837, 1;
GPGPU-Sim PTX: 444 (potential) branch divergence @  PC=0xf198 (main.1.sm_70.ptx:9293) @%p4632 bra BB0_877;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xf1a0 (main.1.sm_70.ptx:9295) xor.b32 %r12396, %r6028, 88;
GPGPU-Sim PTX: 445 (potential) branch divergence @  PC=0xf228 (main.1.sm_70.ptx:9314) @%p4634 bra BB0_889;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xf290 (main.1.sm_70.ptx:9330) shfl.sync.idx.b32 %r2039|%p1413, %r12405, %r6036, %r6066, %r6067;
GPGPU-Sim PTX: 446 (potential) branch divergence @  PC=0xf2b0 (main.1.sm_70.ptx:9334) @%p4634 bra BB0_891;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xf318 (main.1.sm_70.ptx:9350) shfl.sync.idx.b32 %r2043|%p1417, %r12405, %r6046, %r6066, %r6067;
GPGPU-Sim PTX: 447 (potential) branch divergence @  PC=0xf338 (main.1.sm_70.ptx:9354) @%p4634 bra BB0_893;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xf3a0 (main.1.sm_70.ptx:9370) shfl.sync.idx.b32 %r2047|%p1421, %r12405, %r6037, %r6066, %r6067;
GPGPU-Sim PTX: 448 (potential) branch divergence @  PC=0xf3c0 (main.1.sm_70.ptx:9374) @%p4634 bra BB0_895;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xf428 (main.1.sm_70.ptx:9390) add.s32 %r24838, %r24838, 1;
GPGPU-Sim PTX: 449 (potential) branch divergence @  PC=0xf438 (main.1.sm_70.ptx:9392) @%p4638 bra BB0_887;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xf440 (main.1.sm_70.ptx:9394) xor.b32 %r12468, %r6028, 89;
GPGPU-Sim PTX: 450 (potential) branch divergence @  PC=0xf4c8 (main.1.sm_70.ptx:9413) @%p4640 bra BB0_899;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xf530 (main.1.sm_70.ptx:9429) shfl.sync.idx.b32 %r2062|%p1429, %r12477, %r6036, %r6066, %r6067;
GPGPU-Sim PTX: 451 (potential) branch divergence @  PC=0xf550 (main.1.sm_70.ptx:9433) @%p4640 bra BB0_901;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xf5b8 (main.1.sm_70.ptx:9449) shfl.sync.idx.b32 %r2066|%p1433, %r12477, %r6046, %r6066, %r6067;
GPGPU-Sim PTX: 452 (potential) branch divergence @  PC=0xf5d8 (main.1.sm_70.ptx:9453) @%p4640 bra BB0_903;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xf640 (main.1.sm_70.ptx:9469) shfl.sync.idx.b32 %r2070|%p1437, %r12477, %r6037, %r6066, %r6067;
GPGPU-Sim PTX: 453 (potential) branch divergence @  PC=0xf660 (main.1.sm_70.ptx:9473) @%p4640 bra BB0_905;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xf6c8 (main.1.sm_70.ptx:9489) add.s32 %r24839, %r24839, 1;
GPGPU-Sim PTX: 454 (potential) branch divergence @  PC=0xf6d8 (main.1.sm_70.ptx:9491) @%p4644 bra BB0_897;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xf6e0 (main.1.sm_70.ptx:9493) xor.b32 %r12540, %r6028, 90;
GPGPU-Sim PTX: 455 (potential) branch divergence @  PC=0xf768 (main.1.sm_70.ptx:9512) @%p4646 bra BB0_909;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xf7d0 (main.1.sm_70.ptx:9528) shfl.sync.idx.b32 %r2085|%p1445, %r12549, %r6036, %r6066, %r6067;
GPGPU-Sim PTX: 456 (potential) branch divergence @  PC=0xf7f0 (main.1.sm_70.ptx:9532) @%p4646 bra BB0_911;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xf858 (main.1.sm_70.ptx:9548) shfl.sync.idx.b32 %r2089|%p1449, %r12549, %r6046, %r6066, %r6067;
GPGPU-Sim PTX: 457 (potential) branch divergence @  PC=0xf878 (main.1.sm_70.ptx:9552) @%p4646 bra BB0_913;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xf8e0 (main.1.sm_70.ptx:9568) shfl.sync.idx.b32 %r2093|%p1453, %r12549, %r6037, %r6066, %r6067;
GPGPU-Sim PTX: 458 (potential) branch divergence @  PC=0xf900 (main.1.sm_70.ptx:9572) @%p4646 bra BB0_915;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xf968 (main.1.sm_70.ptx:9588) add.s32 %r24840, %r24840, 1;
GPGPU-Sim PTX: 459 (potential) branch divergence @  PC=0xf978 (main.1.sm_70.ptx:9590) @%p4650 bra BB0_907;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xf980 (main.1.sm_70.ptx:9592) xor.b32 %r12612, %r6028, 91;
GPGPU-Sim PTX: 460 (potential) branch divergence @  PC=0xfa08 (main.1.sm_70.ptx:9611) @%p4652 bra BB0_919;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xfa70 (main.1.sm_70.ptx:9627) shfl.sync.idx.b32 %r2108|%p1461, %r12621, %r6036, %r6066, %r6067;
GPGPU-Sim PTX: 461 (potential) branch divergence @  PC=0xfa90 (main.1.sm_70.ptx:9631) @%p4652 bra BB0_921;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xfaf8 (main.1.sm_70.ptx:9647) shfl.sync.idx.b32 %r2112|%p1465, %r12621, %r6046, %r6066, %r6067;
GPGPU-Sim PTX: 462 (potential) branch divergence @  PC=0xfb18 (main.1.sm_70.ptx:9651) @%p4652 bra BB0_923;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xfb80 (main.1.sm_70.ptx:9667) shfl.sync.idx.b32 %r2116|%p1469, %r12621, %r6037, %r6066, %r6067;
GPGPU-Sim PTX: 463 (potential) branch divergence @  PC=0xfba0 (main.1.sm_70.ptx:9671) @%p4652 bra BB0_925;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xfc08 (main.1.sm_70.ptx:9687) add.s32 %r24841, %r24841, 1;
GPGPU-Sim PTX: 464 (potential) branch divergence @  PC=0xfc18 (main.1.sm_70.ptx:9689) @%p4656 bra BB0_917;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xfc20 (main.1.sm_70.ptx:9691) xor.b32 %r12684, %r6028, 92;
GPGPU-Sim PTX: 465 (potential) branch divergence @  PC=0xfca8 (main.1.sm_70.ptx:9710) @%p4658 bra BB0_929;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xfd10 (main.1.sm_70.ptx:9726) shfl.sync.idx.b32 %r2131|%p1477, %r12693, %r6036, %r6066, %r6067;
GPGPU-Sim PTX: 466 (potential) branch divergence @  PC=0xfd30 (main.1.sm_70.ptx:9730) @%p4658 bra BB0_931;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xfd98 (main.1.sm_70.ptx:9746) shfl.sync.idx.b32 %r2135|%p1481, %r12693, %r6046, %r6066, %r6067;
GPGPU-Sim PTX: 467 (potential) branch divergence @  PC=0xfdb8 (main.1.sm_70.ptx:9750) @%p4658 bra BB0_933;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xfe20 (main.1.sm_70.ptx:9766) shfl.sync.idx.b32 %r2139|%p1485, %r12693, %r6037, %r6066, %r6067;
GPGPU-Sim PTX: 468 (potential) branch divergence @  PC=0xfe40 (main.1.sm_70.ptx:9770) @%p4658 bra BB0_935;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xfea8 (main.1.sm_70.ptx:9786) add.s32 %r24842, %r24842, 1;
GPGPU-Sim PTX: 469 (potential) branch divergence @  PC=0xfeb8 (main.1.sm_70.ptx:9788) @%p4662 bra BB0_927;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xfec0 (main.1.sm_70.ptx:9790) xor.b32 %r12756, %r6028, 93;
GPGPU-Sim PTX: 470 (potential) branch divergence @  PC=0xff48 (main.1.sm_70.ptx:9809) @%p4664 bra BB0_939;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xffb0 (main.1.sm_70.ptx:9825) shfl.sync.idx.b32 %r2154|%p1493, %r12765, %r6036, %r6066, %r6067;
GPGPU-Sim PTX: 471 (potential) branch divergence @  PC=0xffd0 (main.1.sm_70.ptx:9829) @%p4664 bra BB0_941;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x10038 (main.1.sm_70.ptx:9845) shfl.sync.idx.b32 %r2158|%p1497, %r12765, %r6046, %r6066, %r6067;
GPGPU-Sim PTX: 472 (potential) branch divergence @  PC=0x10058 (main.1.sm_70.ptx:9849) @%p4664 bra BB0_943;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x100c0 (main.1.sm_70.ptx:9865) shfl.sync.idx.b32 %r2162|%p1501, %r12765, %r6037, %r6066, %r6067;
GPGPU-Sim PTX: 473 (potential) branch divergence @  PC=0x100e0 (main.1.sm_70.ptx:9869) @%p4664 bra BB0_945;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x10148 (main.1.sm_70.ptx:9885) add.s32 %r24843, %r24843, 1;
GPGPU-Sim PTX: 474 (potential) branch divergence @  PC=0x10158 (main.1.sm_70.ptx:9887) @%p4668 bra BB0_937;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x10160 (main.1.sm_70.ptx:9889) xor.b32 %r12828, %r6028, 94;
GPGPU-Sim PTX: 475 (potential) branch divergence @  PC=0x101e8 (main.1.sm_70.ptx:9908) @%p4670 bra BB0_949;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x10250 (main.1.sm_70.ptx:9924) shfl.sync.idx.b32 %r2177|%p1509, %r12837, %r6036, %r6066, %r6067;
GPGPU-Sim PTX: 476 (potential) branch divergence @  PC=0x10270 (main.1.sm_70.ptx:9928) @%p4670 bra BB0_951;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x102d8 (main.1.sm_70.ptx:9944) shfl.sync.idx.b32 %r2181|%p1513, %r12837, %r6046, %r6066, %r6067;
GPGPU-Sim PTX: 477 (potential) branch divergence @  PC=0x102f8 (main.1.sm_70.ptx:9948) @%p4670 bra BB0_953;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x10360 (main.1.sm_70.ptx:9964) shfl.sync.idx.b32 %r2185|%p1517, %r12837, %r6037, %r6066, %r6067;
GPGPU-Sim PTX: 478 (potential) branch divergence @  PC=0x10380 (main.1.sm_70.ptx:9968) @%p4670 bra BB0_955;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x103e8 (main.1.sm_70.ptx:9984) add.s32 %r24844, %r24844, 1;
GPGPU-Sim PTX: 479 (potential) branch divergence @  PC=0x103f8 (main.1.sm_70.ptx:9986) @%p4674 bra BB0_947;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x10400 (main.1.sm_70.ptx:9988) xor.b32 %r12900, %r6028, 95;
GPGPU-Sim PTX: 480 (potential) branch divergence @  PC=0x10488 (main.1.sm_70.ptx:10007) @%p4676 bra BB0_959;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x104f0 (main.1.sm_70.ptx:10023) shfl.sync.idx.b32 %r2200|%p1525, %r12909, %r6036, %r6066, %r6067;
GPGPU-Sim PTX: 481 (potential) branch divergence @  PC=0x10510 (main.1.sm_70.ptx:10027) @%p4676 bra BB0_961;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x10578 (main.1.sm_70.ptx:10043) shfl.sync.idx.b32 %r2204|%p1529, %r12909, %r6046, %r6066, %r6067;
GPGPU-Sim PTX: 482 (potential) branch divergence @  PC=0x10598 (main.1.sm_70.ptx:10047) @%p4676 bra BB0_963;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x10600 (main.1.sm_70.ptx:10063) shfl.sync.idx.b32 %r2208|%p1533, %r12909, %r6037, %r6066, %r6067;
GPGPU-Sim PTX: 483 (potential) branch divergence @  PC=0x10620 (main.1.sm_70.ptx:10067) @%p4676 bra BB0_965;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x10688 (main.1.sm_70.ptx:10083) add.s32 %r24845, %r24845, 1;
GPGPU-Sim PTX: 484 (potential) branch divergence @  PC=0x10698 (main.1.sm_70.ptx:10085) @%p4680 bra BB0_957;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x106a0 (main.1.sm_70.ptx:10087) xor.b32 %r12972, %r6028, 96;
GPGPU-Sim PTX: 485 (potential) branch divergence @  PC=0x10728 (main.1.sm_70.ptx:10106) @%p4682 bra BB0_969;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x10790 (main.1.sm_70.ptx:10122) shfl.sync.idx.b32 %r2223|%p1541, %r12981, %r6036, %r6066, %r6067;
GPGPU-Sim PTX: 486 (potential) branch divergence @  PC=0x107b0 (main.1.sm_70.ptx:10126) @%p4682 bra BB0_971;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x10818 (main.1.sm_70.ptx:10142) shfl.sync.idx.b32 %r2227|%p1545, %r12981, %r6046, %r6066, %r6067;
GPGPU-Sim PTX: 487 (potential) branch divergence @  PC=0x10838 (main.1.sm_70.ptx:10146) @%p4682 bra BB0_973;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x108a0 (main.1.sm_70.ptx:10162) shfl.sync.idx.b32 %r2231|%p1549, %r12981, %r6037, %r6066, %r6067;
GPGPU-Sim PTX: 488 (potential) branch divergence @  PC=0x108c0 (main.1.sm_70.ptx:10166) @%p4682 bra BB0_975;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x10928 (main.1.sm_70.ptx:10182) add.s32 %r24846, %r24846, 1;
GPGPU-Sim PTX: 489 (potential) branch divergence @  PC=0x10938 (main.1.sm_70.ptx:10184) @%p4686 bra BB0_967;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x10940 (main.1.sm_70.ptx:10186) xor.b32 %r13044, %r6028, 97;
GPGPU-Sim PTX: 490 (potential) branch divergence @  PC=0x109c8 (main.1.sm_70.ptx:10205) @%p4688 bra BB0_979;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x10a30 (main.1.sm_70.ptx:10221) shfl.sync.idx.b32 %r2246|%p1557, %r13053, %r6036, %r6066, %r6067;
GPGPU-Sim PTX: 491 (potential) branch divergence @  PC=0x10a50 (main.1.sm_70.ptx:10225) @%p4688 bra BB0_981;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x10ab8 (main.1.sm_70.ptx:10241) shfl.sync.idx.b32 %r2250|%p1561, %r13053, %r6046, %r6066, %r6067;
GPGPU-Sim PTX: 492 (potential) branch divergence @  PC=0x10ad8 (main.1.sm_70.ptx:10245) @%p4688 bra BB0_983;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x10b40 (main.1.sm_70.ptx:10261) shfl.sync.idx.b32 %r2254|%p1565, %r13053, %r6037, %r6066, %r6067;
GPGPU-Sim PTX: 493 (potential) branch divergence @  PC=0x10b60 (main.1.sm_70.ptx:10265) @%p4688 bra BB0_985;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x10bc8 (main.1.sm_70.ptx:10281) add.s32 %r24847, %r24847, 1;
GPGPU-Sim PTX: 494 (potential) branch divergence @  PC=0x10bd8 (main.1.sm_70.ptx:10283) @%p4692 bra BB0_977;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x10be0 (main.1.sm_70.ptx:10285) xor.b32 %r13116, %r6028, 98;
GPGPU-Sim PTX: 495 (potential) branch divergence @  PC=0x10c68 (main.1.sm_70.ptx:10304) @%p4694 bra BB0_989;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x10cd0 (main.1.sm_70.ptx:10320) shfl.sync.idx.b32 %r2269|%p1573, %r13125, %r6036, %r6066, %r6067;
GPGPU-Sim PTX: 496 (potential) branch divergence @  PC=0x10cf0 (main.1.sm_70.ptx:10324) @%p4694 bra BB0_991;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x10d58 (main.1.sm_70.ptx:10340) shfl.sync.idx.b32 %r2273|%p1577, %r13125, %r6046, %r6066, %r6067;
GPGPU-Sim PTX: 497 (potential) branch divergence @  PC=0x10d78 (main.1.sm_70.ptx:10344) @%p4694 bra BB0_993;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x10de0 (main.1.sm_70.ptx:10360) shfl.sync.idx.b32 %r2277|%p1581, %r13125, %r6037, %r6066, %r6067;
GPGPU-Sim PTX: 498 (potential) branch divergence @  PC=0x10e00 (main.1.sm_70.ptx:10364) @%p4694 bra BB0_995;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x10e68 (main.1.sm_70.ptx:10380) add.s32 %r24848, %r24848, 1;
GPGPU-Sim PTX: 499 (potential) branch divergence @  PC=0x10e78 (main.1.sm_70.ptx:10382) @%p4698 bra BB0_987;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x10e80 (main.1.sm_70.ptx:10384) xor.b32 %r13188, %r6028, 99;
GPGPU-Sim PTX: 500 (potential) branch divergence @  PC=0x10f08 (main.1.sm_70.ptx:10403) @%p4700 bra BB0_999;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x10f70 (main.1.sm_70.ptx:10419) shfl.sync.idx.b32 %r2292|%p1589, %r13197, %r6036, %r6066, %r6067;
GPGPU-Sim PTX: 501 (potential) branch divergence @  PC=0x10f90 (main.1.sm_70.ptx:10423) @%p4700 bra BB0_1001;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x10ff8 (main.1.sm_70.ptx:10439) shfl.sync.idx.b32 %r2296|%p1593, %r13197, %r6046, %r6066, %r6067;
GPGPU-Sim PTX: 502 (potential) branch divergence @  PC=0x11018 (main.1.sm_70.ptx:10443) @%p4700 bra BB0_1003;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x11080 (main.1.sm_70.ptx:10459) shfl.sync.idx.b32 %r2300|%p1597, %r13197, %r6037, %r6066, %r6067;
GPGPU-Sim PTX: 503 (potential) branch divergence @  PC=0x110a0 (main.1.sm_70.ptx:10463) @%p4700 bra BB0_1005;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x11108 (main.1.sm_70.ptx:10479) add.s32 %r24849, %r24849, 1;
GPGPU-Sim PTX: 504 (potential) branch divergence @  PC=0x11118 (main.1.sm_70.ptx:10481) @%p4704 bra BB0_997;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x11120 (main.1.sm_70.ptx:10483) xor.b32 %r13260, %r6028, 100;
GPGPU-Sim PTX: 505 (potential) branch divergence @  PC=0x111a8 (main.1.sm_70.ptx:10502) @%p4706 bra BB0_1009;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x11210 (main.1.sm_70.ptx:10518) shfl.sync.idx.b32 %r2315|%p1605, %r13269, %r6036, %r6066, %r6067;
GPGPU-Sim PTX: 506 (potential) branch divergence @  PC=0x11230 (main.1.sm_70.ptx:10522) @%p4706 bra BB0_1011;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x11298 (main.1.sm_70.ptx:10538) shfl.sync.idx.b32 %r2319|%p1609, %r13269, %r6046, %r6066, %r6067;
GPGPU-Sim PTX: 507 (potential) branch divergence @  PC=0x112b8 (main.1.sm_70.ptx:10542) @%p4706 bra BB0_1013;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x11320 (main.1.sm_70.ptx:10558) shfl.sync.idx.b32 %r2323|%p1613, %r13269, %r6037, %r6066, %r6067;
GPGPU-Sim PTX: 508 (potential) branch divergence @  PC=0x11340 (main.1.sm_70.ptx:10562) @%p4706 bra BB0_1015;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x113a8 (main.1.sm_70.ptx:10578) add.s32 %r24850, %r24850, 1;
GPGPU-Sim PTX: 509 (potential) branch divergence @  PC=0x113b8 (main.1.sm_70.ptx:10580) @%p4710 bra BB0_1007;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x113c0 (main.1.sm_70.ptx:10582) xor.b32 %r13332, %r6028, 101;
GPGPU-Sim PTX: 510 (potential) branch divergence @  PC=0x11448 (main.1.sm_70.ptx:10601) @%p4712 bra BB0_1019;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x114b0 (main.1.sm_70.ptx:10617) shfl.sync.idx.b32 %r2338|%p1621, %r13341, %r6036, %r6066, %r6067;
GPGPU-Sim PTX: 511 (potential) branch divergence @  PC=0x114d0 (main.1.sm_70.ptx:10621) @%p4712 bra BB0_1021;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x11538 (main.1.sm_70.ptx:10637) shfl.sync.idx.b32 %r2342|%p1625, %r13341, %r6046, %r6066, %r6067;
GPGPU-Sim PTX: 512 (potential) branch divergence @  PC=0x11558 (main.1.sm_70.ptx:10641) @%p4712 bra BB0_1023;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x115c0 (main.1.sm_70.ptx:10657) shfl.sync.idx.b32 %r2346|%p1629, %r13341, %r6037, %r6066, %r6067;
GPGPU-Sim PTX: 513 (potential) branch divergence @  PC=0x115e0 (main.1.sm_70.ptx:10661) @%p4712 bra BB0_1025;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x11648 (main.1.sm_70.ptx:10677) add.s32 %r24851, %r24851, 1;
GPGPU-Sim PTX: 514 (potential) branch divergence @  PC=0x11658 (main.1.sm_70.ptx:10679) @%p4716 bra BB0_1017;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x11660 (main.1.sm_70.ptx:10681) xor.b32 %r13404, %r6028, 102;
GPGPU-Sim PTX: 515 (potential) branch divergence @  PC=0x116e8 (main.1.sm_70.ptx:10700) @%p4718 bra BB0_1029;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x11750 (main.1.sm_70.ptx:10716) shfl.sync.idx.b32 %r2361|%p1637, %r13413, %r6036, %r6066, %r6067;
GPGPU-Sim PTX: 516 (potential) branch divergence @  PC=0x11770 (main.1.sm_70.ptx:10720) @%p4718 bra BB0_1031;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x117d8 (main.1.sm_70.ptx:10736) shfl.sync.idx.b32 %r2365|%p1641, %r13413, %r6046, %r6066, %r6067;
GPGPU-Sim PTX: 517 (potential) branch divergence @  PC=0x117f8 (main.1.sm_70.ptx:10740) @%p4718 bra BB0_1033;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x11860 (main.1.sm_70.ptx:10756) shfl.sync.idx.b32 %r2369|%p1645, %r13413, %r6037, %r6066, %r6067;
GPGPU-Sim PTX: 518 (potential) branch divergence @  PC=0x11880 (main.1.sm_70.ptx:10760) @%p4718 bra BB0_1035;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x118e8 (main.1.sm_70.ptx:10776) add.s32 %r24852, %r24852, 1;
GPGPU-Sim PTX: 519 (potential) branch divergence @  PC=0x118f8 (main.1.sm_70.ptx:10778) @%p4722 bra BB0_1027;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x11900 (main.1.sm_70.ptx:10780) xor.b32 %r13476, %r6028, 103;
GPGPU-Sim PTX: 520 (potential) branch divergence @  PC=0x11988 (main.1.sm_70.ptx:10799) @%p4724 bra BB0_1039;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x119f0 (main.1.sm_70.ptx:10815) shfl.sync.idx.b32 %r2384|%p1653, %r13485, %r6036, %r6066, %r6067;
GPGPU-Sim PTX: 521 (potential) branch divergence @  PC=0x11a10 (main.1.sm_70.ptx:10819) @%p4724 bra BB0_1041;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x11a78 (main.1.sm_70.ptx:10835) shfl.sync.idx.b32 %r2388|%p1657, %r13485, %r6046, %r6066, %r6067;
GPGPU-Sim PTX: 522 (potential) branch divergence @  PC=0x11a98 (main.1.sm_70.ptx:10839) @%p4724 bra BB0_1043;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x11b00 (main.1.sm_70.ptx:10855) shfl.sync.idx.b32 %r2392|%p1661, %r13485, %r6037, %r6066, %r6067;
GPGPU-Sim PTX: 523 (potential) branch divergence @  PC=0x11b20 (main.1.sm_70.ptx:10859) @%p4724 bra BB0_1045;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x11b88 (main.1.sm_70.ptx:10875) add.s32 %r24853, %r24853, 1;
GPGPU-Sim PTX: 524 (potential) branch divergence @  PC=0x11b98 (main.1.sm_70.ptx:10877) @%p4728 bra BB0_1037;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x11ba0 (main.1.sm_70.ptx:10879) xor.b32 %r13548, %r6028, 104;
GPGPU-Sim PTX: 525 (potential) branch divergence @  PC=0x11c28 (main.1.sm_70.ptx:10898) @%p4730 bra BB0_1049;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x11c90 (main.1.sm_70.ptx:10914) shfl.sync.idx.b32 %r2407|%p1669, %r13557, %r6036, %r6066, %r6067;
GPGPU-Sim PTX: 526 (potential) branch divergence @  PC=0x11cb0 (main.1.sm_70.ptx:10918) @%p4730 bra BB0_1051;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x11d18 (main.1.sm_70.ptx:10934) shfl.sync.idx.b32 %r2411|%p1673, %r13557, %r6046, %r6066, %r6067;
GPGPU-Sim PTX: 527 (potential) branch divergence @  PC=0x11d38 (main.1.sm_70.ptx:10938) @%p4730 bra BB0_1053;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x11da0 (main.1.sm_70.ptx:10954) shfl.sync.idx.b32 %r2415|%p1677, %r13557, %r6037, %r6066, %r6067;
GPGPU-Sim PTX: 528 (potential) branch divergence @  PC=0x11dc0 (main.1.sm_70.ptx:10958) @%p4730 bra BB0_1055;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x11e28 (main.1.sm_70.ptx:10974) add.s32 %r24854, %r24854, 1;
GPGPU-Sim PTX: 529 (potential) branch divergence @  PC=0x11e38 (main.1.sm_70.ptx:10976) @%p4734 bra BB0_1047;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x11e40 (main.1.sm_70.ptx:10978) xor.b32 %r13620, %r6028, 105;
GPGPU-Sim PTX: 530 (potential) branch divergence @  PC=0x11ec8 (main.1.sm_70.ptx:10997) @%p4736 bra BB0_1059;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x11f30 (main.1.sm_70.ptx:11013) shfl.sync.idx.b32 %r2430|%p1685, %r13629, %r6036, %r6066, %r6067;
GPGPU-Sim PTX: 531 (potential) branch divergence @  PC=0x11f50 (main.1.sm_70.ptx:11017) @%p4736 bra BB0_1061;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x11fb8 (main.1.sm_70.ptx:11033) shfl.sync.idx.b32 %r2434|%p1689, %r13629, %r6046, %r6066, %r6067;
GPGPU-Sim PTX: 532 (potential) branch divergence @  PC=0x11fd8 (main.1.sm_70.ptx:11037) @%p4736 bra BB0_1063;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x12040 (main.1.sm_70.ptx:11053) shfl.sync.idx.b32 %r2438|%p1693, %r13629, %r6037, %r6066, %r6067;
GPGPU-Sim PTX: 533 (potential) branch divergence @  PC=0x12060 (main.1.sm_70.ptx:11057) @%p4736 bra BB0_1065;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x120c8 (main.1.sm_70.ptx:11073) add.s32 %r24855, %r24855, 1;
GPGPU-Sim PTX: 534 (potential) branch divergence @  PC=0x120d8 (main.1.sm_70.ptx:11075) @%p4740 bra BB0_1057;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x120e0 (main.1.sm_70.ptx:11077) xor.b32 %r13692, %r6028, 106;
GPGPU-Sim PTX: 535 (potential) branch divergence @  PC=0x12168 (main.1.sm_70.ptx:11096) @%p4742 bra BB0_1069;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x121d0 (main.1.sm_70.ptx:11112) shfl.sync.idx.b32 %r2453|%p1701, %r13701, %r6036, %r6066, %r6067;
GPGPU-Sim PTX: 536 (potential) branch divergence @  PC=0x121f0 (main.1.sm_70.ptx:11116) @%p4742 bra BB0_1071;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x12258 (main.1.sm_70.ptx:11132) shfl.sync.idx.b32 %r2457|%p1705, %r13701, %r6046, %r6066, %r6067;
GPGPU-Sim PTX: 537 (potential) branch divergence @  PC=0x12278 (main.1.sm_70.ptx:11136) @%p4742 bra BB0_1073;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x122e0 (main.1.sm_70.ptx:11152) shfl.sync.idx.b32 %r2461|%p1709, %r13701, %r6037, %r6066, %r6067;
GPGPU-Sim PTX: 538 (potential) branch divergence @  PC=0x12300 (main.1.sm_70.ptx:11156) @%p4742 bra BB0_1075;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x12368 (main.1.sm_70.ptx:11172) add.s32 %r24856, %r24856, 1;
GPGPU-Sim PTX: 539 (potential) branch divergence @  PC=0x12378 (main.1.sm_70.ptx:11174) @%p4746 bra BB0_1067;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x12380 (main.1.sm_70.ptx:11176) xor.b32 %r13764, %r6028, 107;
GPGPU-Sim PTX: 540 (potential) branch divergence @  PC=0x12408 (main.1.sm_70.ptx:11195) @%p4748 bra BB0_1079;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x12470 (main.1.sm_70.ptx:11211) shfl.sync.idx.b32 %r2476|%p1717, %r13773, %r6036, %r6066, %r6067;
GPGPU-Sim PTX: 541 (potential) branch divergence @  PC=0x12490 (main.1.sm_70.ptx:11215) @%p4748 bra BB0_1081;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x124f8 (main.1.sm_70.ptx:11231) shfl.sync.idx.b32 %r2480|%p1721, %r13773, %r6046, %r6066, %r6067;
GPGPU-Sim PTX: 542 (potential) branch divergence @  PC=0x12518 (main.1.sm_70.ptx:11235) @%p4748 bra BB0_1083;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x12580 (main.1.sm_70.ptx:11251) shfl.sync.idx.b32 %r2484|%p1725, %r13773, %r6037, %r6066, %r6067;
GPGPU-Sim PTX: 543 (potential) branch divergence @  PC=0x125a0 (main.1.sm_70.ptx:11255) @%p4748 bra BB0_1085;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x12608 (main.1.sm_70.ptx:11271) add.s32 %r24857, %r24857, 1;
GPGPU-Sim PTX: 544 (potential) branch divergence @  PC=0x12618 (main.1.sm_70.ptx:11273) @%p4752 bra BB0_1077;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x12620 (main.1.sm_70.ptx:11275) xor.b32 %r13836, %r6028, 108;
GPGPU-Sim PTX: 545 (potential) branch divergence @  PC=0x126a8 (main.1.sm_70.ptx:11294) @%p4754 bra BB0_1089;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x12710 (main.1.sm_70.ptx:11310) shfl.sync.idx.b32 %r2499|%p1733, %r13845, %r6036, %r6066, %r6067;
GPGPU-Sim PTX: 546 (potential) branch divergence @  PC=0x12730 (main.1.sm_70.ptx:11314) @%p4754 bra BB0_1091;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x12798 (main.1.sm_70.ptx:11330) shfl.sync.idx.b32 %r2503|%p1737, %r13845, %r6046, %r6066, %r6067;
GPGPU-Sim PTX: 547 (potential) branch divergence @  PC=0x127b8 (main.1.sm_70.ptx:11334) @%p4754 bra BB0_1093;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x12820 (main.1.sm_70.ptx:11350) shfl.sync.idx.b32 %r2507|%p1741, %r13845, %r6037, %r6066, %r6067;
GPGPU-Sim PTX: 548 (potential) branch divergence @  PC=0x12840 (main.1.sm_70.ptx:11354) @%p4754 bra BB0_1095;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x128a8 (main.1.sm_70.ptx:11370) add.s32 %r24858, %r24858, 1;
GPGPU-Sim PTX: 549 (potential) branch divergence @  PC=0x128b8 (main.1.sm_70.ptx:11372) @%p4758 bra BB0_1087;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x128c0 (main.1.sm_70.ptx:11374) xor.b32 %r13908, %r6028, 109;
GPGPU-Sim PTX: 550 (potential) branch divergence @  PC=0x12948 (main.1.sm_70.ptx:11393) @%p4760 bra BB0_1099;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x129b0 (main.1.sm_70.ptx:11409) shfl.sync.idx.b32 %r2522|%p1749, %r13917, %r6036, %r6066, %r6067;
GPGPU-Sim PTX: 551 (potential) branch divergence @  PC=0x129d0 (main.1.sm_70.ptx:11413) @%p4760 bra BB0_1101;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x12a38 (main.1.sm_70.ptx:11429) shfl.sync.idx.b32 %r2526|%p1753, %r13917, %r6046, %r6066, %r6067;
GPGPU-Sim PTX: 552 (potential) branch divergence @  PC=0x12a58 (main.1.sm_70.ptx:11433) @%p4760 bra BB0_1103;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x12ac0 (main.1.sm_70.ptx:11449) shfl.sync.idx.b32 %r2530|%p1757, %r13917, %r6037, %r6066, %r6067;
GPGPU-Sim PTX: 553 (potential) branch divergence @  PC=0x12ae0 (main.1.sm_70.ptx:11453) @%p4760 bra BB0_1105;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x12b48 (main.1.sm_70.ptx:11469) add.s32 %r24859, %r24859, 1;
GPGPU-Sim PTX: 554 (potential) branch divergence @  PC=0x12b58 (main.1.sm_70.ptx:11471) @%p4764 bra BB0_1097;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x12b60 (main.1.sm_70.ptx:11473) xor.b32 %r13980, %r6028, 110;
GPGPU-Sim PTX: 555 (potential) branch divergence @  PC=0x12be8 (main.1.sm_70.ptx:11492) @%p4766 bra BB0_1109;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x12c50 (main.1.sm_70.ptx:11508) shfl.sync.idx.b32 %r2545|%p1765, %r13989, %r6036, %r6066, %r6067;
GPGPU-Sim PTX: 556 (potential) branch divergence @  PC=0x12c70 (main.1.sm_70.ptx:11512) @%p4766 bra BB0_1111;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x12cd8 (main.1.sm_70.ptx:11528) shfl.sync.idx.b32 %r2549|%p1769, %r13989, %r6046, %r6066, %r6067;
GPGPU-Sim PTX: 557 (potential) branch divergence @  PC=0x12cf8 (main.1.sm_70.ptx:11532) @%p4766 bra BB0_1113;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x12d60 (main.1.sm_70.ptx:11548) shfl.sync.idx.b32 %r2553|%p1773, %r13989, %r6037, %r6066, %r6067;
GPGPU-Sim PTX: 558 (potential) branch divergence @  PC=0x12d80 (main.1.sm_70.ptx:11552) @%p4766 bra BB0_1115;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x12de8 (main.1.sm_70.ptx:11568) add.s32 %r24860, %r24860, 1;
GPGPU-Sim PTX: 559 (potential) branch divergence @  PC=0x12df8 (main.1.sm_70.ptx:11570) @%p4770 bra BB0_1107;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x12e00 (main.1.sm_70.ptx:11572) xor.b32 %r14052, %r6028, 111;
GPGPU-Sim PTX: 560 (potential) branch divergence @  PC=0x12e88 (main.1.sm_70.ptx:11591) @%p4772 bra BB0_1119;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x12ef0 (main.1.sm_70.ptx:11607) shfl.sync.idx.b32 %r2568|%p1781, %r14061, %r6036, %r6066, %r6067;
GPGPU-Sim PTX: 561 (potential) branch divergence @  PC=0x12f10 (main.1.sm_70.ptx:11611) @%p4772 bra BB0_1121;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x12f78 (main.1.sm_70.ptx:11627) shfl.sync.idx.b32 %r2572|%p1785, %r14061, %r6046, %r6066, %r6067;
GPGPU-Sim PTX: 562 (potential) branch divergence @  PC=0x12f98 (main.1.sm_70.ptx:11631) @%p4772 bra BB0_1123;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x13000 (main.1.sm_70.ptx:11647) shfl.sync.idx.b32 %r2576|%p1789, %r14061, %r6037, %r6066, %r6067;
GPGPU-Sim PTX: 563 (potential) branch divergence @  PC=0x13020 (main.1.sm_70.ptx:11651) @%p4772 bra BB0_1125;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x13088 (main.1.sm_70.ptx:11667) add.s32 %r24861, %r24861, 1;
GPGPU-Sim PTX: 564 (potential) branch divergence @  PC=0x13098 (main.1.sm_70.ptx:11669) @%p4776 bra BB0_1117;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x130a0 (main.1.sm_70.ptx:11671) xor.b32 %r14124, %r6028, 112;
GPGPU-Sim PTX: 565 (potential) branch divergence @  PC=0x13128 (main.1.sm_70.ptx:11690) @%p4778 bra BB0_1129;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x13190 (main.1.sm_70.ptx:11706) shfl.sync.idx.b32 %r2591|%p1797, %r14133, %r6036, %r6066, %r6067;
GPGPU-Sim PTX: 566 (potential) branch divergence @  PC=0x131b0 (main.1.sm_70.ptx:11710) @%p4778 bra BB0_1131;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x13218 (main.1.sm_70.ptx:11726) shfl.sync.idx.b32 %r2595|%p1801, %r14133, %r6046, %r6066, %r6067;
GPGPU-Sim PTX: 567 (potential) branch divergence @  PC=0x13238 (main.1.sm_70.ptx:11730) @%p4778 bra BB0_1133;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x132a0 (main.1.sm_70.ptx:11746) shfl.sync.idx.b32 %r2599|%p1805, %r14133, %r6037, %r6066, %r6067;
GPGPU-Sim PTX: 568 (potential) branch divergence @  PC=0x132c0 (main.1.sm_70.ptx:11750) @%p4778 bra BB0_1135;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x13328 (main.1.sm_70.ptx:11766) add.s32 %r24862, %r24862, 1;
GPGPU-Sim PTX: 569 (potential) branch divergence @  PC=0x13338 (main.1.sm_70.ptx:11768) @%p4782 bra BB0_1127;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x13340 (main.1.sm_70.ptx:11770) xor.b32 %r14196, %r6028, 113;
GPGPU-Sim PTX: 570 (potential) branch divergence @  PC=0x133c8 (main.1.sm_70.ptx:11789) @%p4784 bra BB0_1139;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x13430 (main.1.sm_70.ptx:11805) shfl.sync.idx.b32 %r2614|%p1813, %r14205, %r6036, %r6066, %r6067;
GPGPU-Sim PTX: 571 (potential) branch divergence @  PC=0x13450 (main.1.sm_70.ptx:11809) @%p4784 bra BB0_1141;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x134b8 (main.1.sm_70.ptx:11825) shfl.sync.idx.b32 %r2618|%p1817, %r14205, %r6046, %r6066, %r6067;
GPGPU-Sim PTX: 572 (potential) branch divergence @  PC=0x134d8 (main.1.sm_70.ptx:11829) @%p4784 bra BB0_1143;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x13540 (main.1.sm_70.ptx:11845) shfl.sync.idx.b32 %r2622|%p1821, %r14205, %r6037, %r6066, %r6067;
GPGPU-Sim PTX: 573 (potential) branch divergence @  PC=0x13560 (main.1.sm_70.ptx:11849) @%p4784 bra BB0_1145;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x135c8 (main.1.sm_70.ptx:11865) add.s32 %r24863, %r24863, 1;
GPGPU-Sim PTX: 574 (potential) branch divergence @  PC=0x135d8 (main.1.sm_70.ptx:11867) @%p4788 bra BB0_1137;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x135e0 (main.1.sm_70.ptx:11869) xor.b32 %r14268, %r6028, 114;
GPGPU-Sim PTX: 575 (potential) branch divergence @  PC=0x13668 (main.1.sm_70.ptx:11888) @%p4790 bra BB0_1149;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x136d0 (main.1.sm_70.ptx:11904) shfl.sync.idx.b32 %r2637|%p1829, %r14277, %r6036, %r6066, %r6067;
GPGPU-Sim PTX: 576 (potential) branch divergence @  PC=0x136f0 (main.1.sm_70.ptx:11908) @%p4790 bra BB0_1151;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x13758 (main.1.sm_70.ptx:11924) shfl.sync.idx.b32 %r2641|%p1833, %r14277, %r6046, %r6066, %r6067;
GPGPU-Sim PTX: 577 (potential) branch divergence @  PC=0x13778 (main.1.sm_70.ptx:11928) @%p4790 bra BB0_1153;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x137e0 (main.1.sm_70.ptx:11944) shfl.sync.idx.b32 %r2645|%p1837, %r14277, %r6037, %r6066, %r6067;
GPGPU-Sim PTX: 578 (potential) branch divergence @  PC=0x13800 (main.1.sm_70.ptx:11948) @%p4790 bra BB0_1155;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x13868 (main.1.sm_70.ptx:11964) add.s32 %r24864, %r24864, 1;
GPGPU-Sim PTX: 579 (potential) branch divergence @  PC=0x13878 (main.1.sm_70.ptx:11966) @%p4794 bra BB0_1147;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x13880 (main.1.sm_70.ptx:11968) xor.b32 %r14340, %r6028, 115;
GPGPU-Sim PTX: 580 (potential) branch divergence @  PC=0x13908 (main.1.sm_70.ptx:11987) @%p4796 bra BB0_1159;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x13970 (main.1.sm_70.ptx:12003) shfl.sync.idx.b32 %r2660|%p1845, %r14349, %r6036, %r6066, %r6067;
GPGPU-Sim PTX: 581 (potential) branch divergence @  PC=0x13990 (main.1.sm_70.ptx:12007) @%p4796 bra BB0_1161;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x139f8 (main.1.sm_70.ptx:12023) shfl.sync.idx.b32 %r2664|%p1849, %r14349, %r6046, %r6066, %r6067;
GPGPU-Sim PTX: 582 (potential) branch divergence @  PC=0x13a18 (main.1.sm_70.ptx:12027) @%p4796 bra BB0_1163;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x13a80 (main.1.sm_70.ptx:12043) shfl.sync.idx.b32 %r2668|%p1853, %r14349, %r6037, %r6066, %r6067;
GPGPU-Sim PTX: 583 (potential) branch divergence @  PC=0x13aa0 (main.1.sm_70.ptx:12047) @%p4796 bra BB0_1165;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x13b08 (main.1.sm_70.ptx:12063) add.s32 %r24865, %r24865, 1;
GPGPU-Sim PTX: 584 (potential) branch divergence @  PC=0x13b18 (main.1.sm_70.ptx:12065) @%p4800 bra BB0_1157;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x13b20 (main.1.sm_70.ptx:12067) xor.b32 %r14412, %r6028, 116;
GPGPU-Sim PTX: 585 (potential) branch divergence @  PC=0x13ba8 (main.1.sm_70.ptx:12086) @%p4802 bra BB0_1169;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x13c10 (main.1.sm_70.ptx:12102) shfl.sync.idx.b32 %r2683|%p1861, %r14421, %r6036, %r6066, %r6067;
GPGPU-Sim PTX: 586 (potential) branch divergence @  PC=0x13c30 (main.1.sm_70.ptx:12106) @%p4802 bra BB0_1171;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x13c98 (main.1.sm_70.ptx:12122) shfl.sync.idx.b32 %r2687|%p1865, %r14421, %r6046, %r6066, %r6067;
GPGPU-Sim PTX: 587 (potential) branch divergence @  PC=0x13cb8 (main.1.sm_70.ptx:12126) @%p4802 bra BB0_1173;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x13d20 (main.1.sm_70.ptx:12142) shfl.sync.idx.b32 %r2691|%p1869, %r14421, %r6037, %r6066, %r6067;
GPGPU-Sim PTX: 588 (potential) branch divergence @  PC=0x13d40 (main.1.sm_70.ptx:12146) @%p4802 bra BB0_1175;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x13da8 (main.1.sm_70.ptx:12162) add.s32 %r24866, %r24866, 1;
GPGPU-Sim PTX: 589 (potential) branch divergence @  PC=0x13db8 (main.1.sm_70.ptx:12164) @%p4806 bra BB0_1167;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x13dc0 (main.1.sm_70.ptx:12166) xor.b32 %r14484, %r6028, 117;
GPGPU-Sim PTX: 590 (potential) branch divergence @  PC=0x13e48 (main.1.sm_70.ptx:12185) @%p4808 bra BB0_1179;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x13eb0 (main.1.sm_70.ptx:12201) shfl.sync.idx.b32 %r2706|%p1877, %r14493, %r6036, %r6066, %r6067;
GPGPU-Sim PTX: 591 (potential) branch divergence @  PC=0x13ed0 (main.1.sm_70.ptx:12205) @%p4808 bra BB0_1181;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x13f38 (main.1.sm_70.ptx:12221) shfl.sync.idx.b32 %r2710|%p1881, %r14493, %r6046, %r6066, %r6067;
GPGPU-Sim PTX: 592 (potential) branch divergence @  PC=0x13f58 (main.1.sm_70.ptx:12225) @%p4808 bra BB0_1183;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x13fc0 (main.1.sm_70.ptx:12241) shfl.sync.idx.b32 %r2714|%p1885, %r14493, %r6037, %r6066, %r6067;
GPGPU-Sim PTX: 593 (potential) branch divergence @  PC=0x13fe0 (main.1.sm_70.ptx:12245) @%p4808 bra BB0_1185;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x14048 (main.1.sm_70.ptx:12261) add.s32 %r24867, %r24867, 1;
GPGPU-Sim PTX: 594 (potential) branch divergence @  PC=0x14058 (main.1.sm_70.ptx:12263) @%p4812 bra BB0_1177;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x14060 (main.1.sm_70.ptx:12265) xor.b32 %r14556, %r6028, 118;
GPGPU-Sim PTX: 595 (potential) branch divergence @  PC=0x140e8 (main.1.sm_70.ptx:12284) @%p4814 bra BB0_1189;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x14150 (main.1.sm_70.ptx:12300) shfl.sync.idx.b32 %r2729|%p1893, %r14565, %r6036, %r6066, %r6067;
GPGPU-Sim PTX: 596 (potential) branch divergence @  PC=0x14170 (main.1.sm_70.ptx:12304) @%p4814 bra BB0_1191;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x141d8 (main.1.sm_70.ptx:12320) shfl.sync.idx.b32 %r2733|%p1897, %r14565, %r6046, %r6066, %r6067;
GPGPU-Sim PTX: 597 (potential) branch divergence @  PC=0x141f8 (main.1.sm_70.ptx:12324) @%p4814 bra BB0_1193;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x14260 (main.1.sm_70.ptx:12340) shfl.sync.idx.b32 %r2737|%p1901, %r14565, %r6037, %r6066, %r6067;
GPGPU-Sim PTX: 598 (potential) branch divergence @  PC=0x14280 (main.1.sm_70.ptx:12344) @%p4814 bra BB0_1195;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x142e8 (main.1.sm_70.ptx:12360) add.s32 %r24868, %r24868, 1;
GPGPU-Sim PTX: 599 (potential) branch divergence @  PC=0x142f8 (main.1.sm_70.ptx:12362) @%p4818 bra BB0_1187;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x14300 (main.1.sm_70.ptx:12364) xor.b32 %r14628, %r6028, 119;
GPGPU-Sim PTX: 600 (potential) branch divergence @  PC=0x14388 (main.1.sm_70.ptx:12383) @%p4820 bra BB0_1199;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x143f0 (main.1.sm_70.ptx:12399) shfl.sync.idx.b32 %r2752|%p1909, %r14637, %r6036, %r6066, %r6067;
GPGPU-Sim PTX: 601 (potential) branch divergence @  PC=0x14410 (main.1.sm_70.ptx:12403) @%p4820 bra BB0_1201;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x14478 (main.1.sm_70.ptx:12419) shfl.sync.idx.b32 %r2756|%p1913, %r14637, %r6046, %r6066, %r6067;
GPGPU-Sim PTX: 602 (potential) branch divergence @  PC=0x14498 (main.1.sm_70.ptx:12423) @%p4820 bra BB0_1203;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x14500 (main.1.sm_70.ptx:12439) shfl.sync.idx.b32 %r2760|%p1917, %r14637, %r6037, %r6066, %r6067;
GPGPU-Sim PTX: 603 (potential) branch divergence @  PC=0x14520 (main.1.sm_70.ptx:12443) @%p4820 bra BB0_1205;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x14588 (main.1.sm_70.ptx:12459) add.s32 %r24869, %r24869, 1;
GPGPU-Sim PTX: 604 (potential) branch divergence @  PC=0x14598 (main.1.sm_70.ptx:12461) @%p4824 bra BB0_1197;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x145a0 (main.1.sm_70.ptx:12463) xor.b32 %r14700, %r6028, 120;
GPGPU-Sim PTX: 605 (potential) branch divergence @  PC=0x14628 (main.1.sm_70.ptx:12482) @%p4826 bra BB0_1209;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x14690 (main.1.sm_70.ptx:12498) shfl.sync.idx.b32 %r2775|%p1925, %r14709, %r6036, %r6066, %r6067;
GPGPU-Sim PTX: 606 (potential) branch divergence @  PC=0x146b0 (main.1.sm_70.ptx:12502) @%p4826 bra BB0_1211;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x14718 (main.1.sm_70.ptx:12518) shfl.sync.idx.b32 %r2779|%p1929, %r14709, %r6046, %r6066, %r6067;
GPGPU-Sim PTX: 607 (potential) branch divergence @  PC=0x14738 (main.1.sm_70.ptx:12522) @%p4826 bra BB0_1213;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x147a0 (main.1.sm_70.ptx:12538) shfl.sync.idx.b32 %r2783|%p1933, %r14709, %r6037, %r6066, %r6067;
GPGPU-Sim PTX: 608 (potential) branch divergence @  PC=0x147c0 (main.1.sm_70.ptx:12542) @%p4826 bra BB0_1215;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x14828 (main.1.sm_70.ptx:12558) add.s32 %r24870, %r24870, 1;
GPGPU-Sim PTX: 609 (potential) branch divergence @  PC=0x14838 (main.1.sm_70.ptx:12560) @%p4830 bra BB0_1207;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x14840 (main.1.sm_70.ptx:12562) xor.b32 %r14772, %r6028, 121;
GPGPU-Sim PTX: 610 (potential) branch divergence @  PC=0x148c8 (main.1.sm_70.ptx:12581) @%p4832 bra BB0_1219;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x14930 (main.1.sm_70.ptx:12597) shfl.sync.idx.b32 %r2798|%p1941, %r14781, %r6036, %r6066, %r6067;
GPGPU-Sim PTX: 611 (potential) branch divergence @  PC=0x14950 (main.1.sm_70.ptx:12601) @%p4832 bra BB0_1221;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x149b8 (main.1.sm_70.ptx:12617) shfl.sync.idx.b32 %r2802|%p1945, %r14781, %r6046, %r6066, %r6067;
GPGPU-Sim PTX: 612 (potential) branch divergence @  PC=0x149d8 (main.1.sm_70.ptx:12621) @%p4832 bra BB0_1223;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x14a40 (main.1.sm_70.ptx:12637) shfl.sync.idx.b32 %r2806|%p1949, %r14781, %r6037, %r6066, %r6067;
GPGPU-Sim PTX: 613 (potential) branch divergence @  PC=0x14a60 (main.1.sm_70.ptx:12641) @%p4832 bra BB0_1225;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x14ac8 (main.1.sm_70.ptx:12657) add.s32 %r24871, %r24871, 1;
GPGPU-Sim PTX: 614 (potential) branch divergence @  PC=0x14ad8 (main.1.sm_70.ptx:12659) @%p4836 bra BB0_1217;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x14ae0 (main.1.sm_70.ptx:12661) xor.b32 %r14844, %r6028, 122;
GPGPU-Sim PTX: 615 (potential) branch divergence @  PC=0x14b68 (main.1.sm_70.ptx:12680) @%p4838 bra BB0_1229;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x14bd0 (main.1.sm_70.ptx:12696) shfl.sync.idx.b32 %r2821|%p1957, %r14853, %r6036, %r6066, %r6067;
GPGPU-Sim PTX: 616 (potential) branch divergence @  PC=0x14bf0 (main.1.sm_70.ptx:12700) @%p4838 bra BB0_1231;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x14c58 (main.1.sm_70.ptx:12716) shfl.sync.idx.b32 %r2825|%p1961, %r14853, %r6046, %r6066, %r6067;
GPGPU-Sim PTX: 617 (potential) branch divergence @  PC=0x14c78 (main.1.sm_70.ptx:12720) @%p4838 bra BB0_1233;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x14ce0 (main.1.sm_70.ptx:12736) shfl.sync.idx.b32 %r2829|%p1965, %r14853, %r6037, %r6066, %r6067;
GPGPU-Sim PTX: 618 (potential) branch divergence @  PC=0x14d00 (main.1.sm_70.ptx:12740) @%p4838 bra BB0_1235;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x14d68 (main.1.sm_70.ptx:12756) add.s32 %r24872, %r24872, 1;
GPGPU-Sim PTX: 619 (potential) branch divergence @  PC=0x14d78 (main.1.sm_70.ptx:12758) @%p4842 bra BB0_1227;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x14d80 (main.1.sm_70.ptx:12760) xor.b32 %r14916, %r6028, 123;
GPGPU-Sim PTX: 620 (potential) branch divergence @  PC=0x14e08 (main.1.sm_70.ptx:12779) @%p4844 bra BB0_1239;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x14e70 (main.1.sm_70.ptx:12795) shfl.sync.idx.b32 %r2844|%p1973, %r14925, %r6036, %r6066, %r6067;
GPGPU-Sim PTX: 621 (potential) branch divergence @  PC=0x14e90 (main.1.sm_70.ptx:12799) @%p4844 bra BB0_1241;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x14ef8 (main.1.sm_70.ptx:12815) shfl.sync.idx.b32 %r2848|%p1977, %r14925, %r6046, %r6066, %r6067;
GPGPU-Sim PTX: 622 (potential) branch divergence @  PC=0x14f18 (main.1.sm_70.ptx:12819) @%p4844 bra BB0_1243;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x14f80 (main.1.sm_70.ptx:12835) shfl.sync.idx.b32 %r2852|%p1981, %r14925, %r6037, %r6066, %r6067;
GPGPU-Sim PTX: 623 (potential) branch divergence @  PC=0x14fa0 (main.1.sm_70.ptx:12839) @%p4844 bra BB0_1245;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x15008 (main.1.sm_70.ptx:12855) add.s32 %r24873, %r24873, 1;
GPGPU-Sim PTX: 624 (potential) branch divergence @  PC=0x15018 (main.1.sm_70.ptx:12857) @%p4848 bra BB0_1237;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x15020 (main.1.sm_70.ptx:12859) xor.b32 %r14988, %r6028, 124;
GPGPU-Sim PTX: 625 (potential) branch divergence @  PC=0x150a8 (main.1.sm_70.ptx:12878) @%p4850 bra BB0_1249;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x15110 (main.1.sm_70.ptx:12894) shfl.sync.idx.b32 %r2867|%p1989, %r14997, %r6036, %r6066, %r6067;
GPGPU-Sim PTX: 626 (potential) branch divergence @  PC=0x15130 (main.1.sm_70.ptx:12898) @%p4850 bra BB0_1251;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x15198 (main.1.sm_70.ptx:12914) shfl.sync.idx.b32 %r2871|%p1993, %r14997, %r6046, %r6066, %r6067;
GPGPU-Sim PTX: 627 (potential) branch divergence @  PC=0x151b8 (main.1.sm_70.ptx:12918) @%p4850 bra BB0_1253;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x15220 (main.1.sm_70.ptx:12934) shfl.sync.idx.b32 %r2875|%p1997, %r14997, %r6037, %r6066, %r6067;
GPGPU-Sim PTX: 628 (potential) branch divergence @  PC=0x15240 (main.1.sm_70.ptx:12938) @%p4850 bra BB0_1255;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x152a8 (main.1.sm_70.ptx:12954) add.s32 %r24874, %r24874, 1;
GPGPU-Sim PTX: 629 (potential) branch divergence @  PC=0x152b8 (main.1.sm_70.ptx:12956) @%p4854 bra BB0_1247;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x152c0 (main.1.sm_70.ptx:12958) xor.b32 %r15060, %r6028, 125;
GPGPU-Sim PTX: 630 (potential) branch divergence @  PC=0x15348 (main.1.sm_70.ptx:12977) @%p4856 bra BB0_1259;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x153b0 (main.1.sm_70.ptx:12993) shfl.sync.idx.b32 %r2890|%p2005, %r15069, %r6036, %r6066, %r6067;
GPGPU-Sim PTX: 631 (potential) branch divergence @  PC=0x153d0 (main.1.sm_70.ptx:12997) @%p4856 bra BB0_1261;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x15438 (main.1.sm_70.ptx:13013) shfl.sync.idx.b32 %r2894|%p2009, %r15069, %r6046, %r6066, %r6067;
GPGPU-Sim PTX: 632 (potential) branch divergence @  PC=0x15458 (main.1.sm_70.ptx:13017) @%p4856 bra BB0_1263;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x154c0 (main.1.sm_70.ptx:13033) shfl.sync.idx.b32 %r2898|%p2013, %r15069, %r6037, %r6066, %r6067;
GPGPU-Sim PTX: 633 (potential) branch divergence @  PC=0x154e0 (main.1.sm_70.ptx:13037) @%p4856 bra BB0_1265;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x15548 (main.1.sm_70.ptx:13053) add.s32 %r24875, %r24875, 1;
GPGPU-Sim PTX: 634 (potential) branch divergence @  PC=0x15558 (main.1.sm_70.ptx:13055) @%p4860 bra BB0_1257;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x15560 (main.1.sm_70.ptx:13057) xor.b32 %r15132, %r6028, 126;
GPGPU-Sim PTX: 635 (potential) branch divergence @  PC=0x155e8 (main.1.sm_70.ptx:13076) @%p4862 bra BB0_1269;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x15650 (main.1.sm_70.ptx:13092) shfl.sync.idx.b32 %r2913|%p2021, %r15141, %r6036, %r6066, %r6067;
GPGPU-Sim PTX: 636 (potential) branch divergence @  PC=0x15670 (main.1.sm_70.ptx:13096) @%p4862 bra BB0_1271;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x156d8 (main.1.sm_70.ptx:13112) shfl.sync.idx.b32 %r2917|%p2025, %r15141, %r6046, %r6066, %r6067;
GPGPU-Sim PTX: 637 (potential) branch divergence @  PC=0x156f8 (main.1.sm_70.ptx:13116) @%p4862 bra BB0_1273;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x15760 (main.1.sm_70.ptx:13132) shfl.sync.idx.b32 %r2921|%p2029, %r15141, %r6037, %r6066, %r6067;
GPGPU-Sim PTX: 638 (potential) branch divergence @  PC=0x15780 (main.1.sm_70.ptx:13136) @%p4862 bra BB0_1275;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x157e8 (main.1.sm_70.ptx:13152) add.s32 %r24876, %r24876, 1;
GPGPU-Sim PTX: 639 (potential) branch divergence @  PC=0x157f8 (main.1.sm_70.ptx:13154) @%p4866 bra BB0_1267;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x15800 (main.1.sm_70.ptx:13156) xor.b32 %r15204, %r6028, 127;
GPGPU-Sim PTX: 640 (potential) branch divergence @  PC=0x15888 (main.1.sm_70.ptx:13175) @%p4868 bra BB0_1279;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x158f0 (main.1.sm_70.ptx:13191) shfl.sync.idx.b32 %r2936|%p2037, %r15213, %r6036, %r6066, %r6067;
GPGPU-Sim PTX: 641 (potential) branch divergence @  PC=0x15910 (main.1.sm_70.ptx:13195) @%p4868 bra BB0_1281;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x15978 (main.1.sm_70.ptx:13211) shfl.sync.idx.b32 %r2940|%p2041, %r15213, %r6046, %r6066, %r6067;
GPGPU-Sim PTX: 642 (potential) branch divergence @  PC=0x15998 (main.1.sm_70.ptx:13215) @%p4868 bra BB0_1283;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x15a00 (main.1.sm_70.ptx:13231) shfl.sync.idx.b32 %r2944|%p2045, %r15213, %r6037, %r6066, %r6067;
GPGPU-Sim PTX: 643 (potential) branch divergence @  PC=0x15a20 (main.1.sm_70.ptx:13235) @%p4868 bra BB0_1285;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x15a88 (main.1.sm_70.ptx:13251) add.s32 %r24877, %r24877, 1;
GPGPU-Sim PTX: 644 (potential) branch divergence @  PC=0x15a98 (main.1.sm_70.ptx:13253) @%p4872 bra BB0_1277;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x15aa0 (main.1.sm_70.ptx:13255) xor.b32 %r15276, %r6028, 128;
GPGPU-Sim PTX: 645 (potential) branch divergence @  PC=0x15b28 (main.1.sm_70.ptx:13274) @%p4874 bra BB0_1289;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x15b90 (main.1.sm_70.ptx:13290) shfl.sync.idx.b32 %r2959|%p2053, %r15285, %r6036, %r6066, %r6067;
GPGPU-Sim PTX: 646 (potential) branch divergence @  PC=0x15bb0 (main.1.sm_70.ptx:13294) @%p4874 bra BB0_1291;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x15c18 (main.1.sm_70.ptx:13310) shfl.sync.idx.b32 %r2963|%p2057, %r15285, %r6046, %r6066, %r6067;
GPGPU-Sim PTX: 647 (potential) branch divergence @  PC=0x15c38 (main.1.sm_70.ptx:13314) @%p4874 bra BB0_1293;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x15ca0 (main.1.sm_70.ptx:13330) shfl.sync.idx.b32 %r2967|%p2061, %r15285, %r6037, %r6066, %r6067;
GPGPU-Sim PTX: 648 (potential) branch divergence @  PC=0x15cc0 (main.1.sm_70.ptx:13334) @%p4874 bra BB0_1295;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x15d28 (main.1.sm_70.ptx:13350) add.s32 %r24878, %r24878, 1;
GPGPU-Sim PTX: 649 (potential) branch divergence @  PC=0x15d38 (main.1.sm_70.ptx:13352) @%p4878 bra BB0_1287;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x15d40 (main.1.sm_70.ptx:13354) xor.b32 %r15348, %r6028, 129;
GPGPU-Sim PTX: 650 (potential) branch divergence @  PC=0x15dc8 (main.1.sm_70.ptx:13373) @%p4880 bra BB0_1299;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x15e30 (main.1.sm_70.ptx:13389) shfl.sync.idx.b32 %r2982|%p2069, %r15357, %r6036, %r6066, %r6067;
GPGPU-Sim PTX: 651 (potential) branch divergence @  PC=0x15e50 (main.1.sm_70.ptx:13393) @%p4880 bra BB0_1301;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x15eb8 (main.1.sm_70.ptx:13409) shfl.sync.idx.b32 %r2986|%p2073, %r15357, %r6046, %r6066, %r6067;
GPGPU-Sim PTX: 652 (potential) branch divergence @  PC=0x15ed8 (main.1.sm_70.ptx:13413) @%p4880 bra BB0_1303;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x15f40 (main.1.sm_70.ptx:13429) shfl.sync.idx.b32 %r2990|%p2077, %r15357, %r6037, %r6066, %r6067;
GPGPU-Sim PTX: 653 (potential) branch divergence @  PC=0x15f60 (main.1.sm_70.ptx:13433) @%p4880 bra BB0_1305;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x15fc8 (main.1.sm_70.ptx:13449) add.s32 %r24879, %r24879, 1;
GPGPU-Sim PTX: 654 (potential) branch divergence @  PC=0x15fd8 (main.1.sm_70.ptx:13451) @%p4884 bra BB0_1297;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x15fe0 (main.1.sm_70.ptx:13453) xor.b32 %r15420, %r6028, 130;
GPGPU-Sim PTX: 655 (potential) branch divergence @  PC=0x16068 (main.1.sm_70.ptx:13472) @%p4886 bra BB0_1309;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x160d0 (main.1.sm_70.ptx:13488) shfl.sync.idx.b32 %r3005|%p2085, %r15429, %r6036, %r6066, %r6067;
GPGPU-Sim PTX: 656 (potential) branch divergence @  PC=0x160f0 (main.1.sm_70.ptx:13492) @%p4886 bra BB0_1311;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x16158 (main.1.sm_70.ptx:13508) shfl.sync.idx.b32 %r3009|%p2089, %r15429, %r6046, %r6066, %r6067;
GPGPU-Sim PTX: 657 (potential) branch divergence @  PC=0x16178 (main.1.sm_70.ptx:13512) @%p4886 bra BB0_1313;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x161e0 (main.1.sm_70.ptx:13528) shfl.sync.idx.b32 %r3013|%p2093, %r15429, %r6037, %r6066, %r6067;
GPGPU-Sim PTX: 658 (potential) branch divergence @  PC=0x16200 (main.1.sm_70.ptx:13532) @%p4886 bra BB0_1315;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x16268 (main.1.sm_70.ptx:13548) add.s32 %r24880, %r24880, 1;
GPGPU-Sim PTX: 659 (potential) branch divergence @  PC=0x16278 (main.1.sm_70.ptx:13550) @%p4890 bra BB0_1307;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x16280 (main.1.sm_70.ptx:13552) xor.b32 %r15492, %r6028, 131;
GPGPU-Sim PTX: 660 (potential) branch divergence @  PC=0x16308 (main.1.sm_70.ptx:13571) @%p4892 bra BB0_1319;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x16370 (main.1.sm_70.ptx:13587) shfl.sync.idx.b32 %r3028|%p2101, %r15501, %r6036, %r6066, %r6067;
GPGPU-Sim PTX: 661 (potential) branch divergence @  PC=0x16390 (main.1.sm_70.ptx:13591) @%p4892 bra BB0_1321;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x163f8 (main.1.sm_70.ptx:13607) shfl.sync.idx.b32 %r3032|%p2105, %r15501, %r6046, %r6066, %r6067;
GPGPU-Sim PTX: 662 (potential) branch divergence @  PC=0x16418 (main.1.sm_70.ptx:13611) @%p4892 bra BB0_1323;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x16480 (main.1.sm_70.ptx:13627) shfl.sync.idx.b32 %r3036|%p2109, %r15501, %r6037, %r6066, %r6067;
GPGPU-Sim PTX: 663 (potential) branch divergence @  PC=0x164a0 (main.1.sm_70.ptx:13631) @%p4892 bra BB0_1325;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x16508 (main.1.sm_70.ptx:13647) add.s32 %r24881, %r24881, 1;
GPGPU-Sim PTX: 664 (potential) branch divergence @  PC=0x16518 (main.1.sm_70.ptx:13649) @%p4896 bra BB0_1317;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x16520 (main.1.sm_70.ptx:13651) xor.b32 %r15564, %r6028, 132;
GPGPU-Sim PTX: 665 (potential) branch divergence @  PC=0x165a8 (main.1.sm_70.ptx:13670) @%p4898 bra BB0_1329;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x16610 (main.1.sm_70.ptx:13686) shfl.sync.idx.b32 %r3051|%p2117, %r15573, %r6036, %r6066, %r6067;
GPGPU-Sim PTX: 666 (potential) branch divergence @  PC=0x16630 (main.1.sm_70.ptx:13690) @%p4898 bra BB0_1331;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x16698 (main.1.sm_70.ptx:13706) shfl.sync.idx.b32 %r3055|%p2121, %r15573, %r6046, %r6066, %r6067;
GPGPU-Sim PTX: 667 (potential) branch divergence @  PC=0x166b8 (main.1.sm_70.ptx:13710) @%p4898 bra BB0_1333;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x16720 (main.1.sm_70.ptx:13726) shfl.sync.idx.b32 %r3059|%p2125, %r15573, %r6037, %r6066, %r6067;
GPGPU-Sim PTX: 668 (potential) branch divergence @  PC=0x16740 (main.1.sm_70.ptx:13730) @%p4898 bra BB0_1335;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x167a8 (main.1.sm_70.ptx:13746) add.s32 %r24882, %r24882, 1;
GPGPU-Sim PTX: 669 (potential) branch divergence @  PC=0x167b8 (main.1.sm_70.ptx:13748) @%p4902 bra BB0_1327;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x167c0 (main.1.sm_70.ptx:13750) xor.b32 %r15636, %r6028, 133;
GPGPU-Sim PTX: 670 (potential) branch divergence @  PC=0x16848 (main.1.sm_70.ptx:13769) @%p4904 bra BB0_1339;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x168b0 (main.1.sm_70.ptx:13785) shfl.sync.idx.b32 %r3074|%p2133, %r15645, %r6036, %r6066, %r6067;
GPGPU-Sim PTX: 671 (potential) branch divergence @  PC=0x168d0 (main.1.sm_70.ptx:13789) @%p4904 bra BB0_1341;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x16938 (main.1.sm_70.ptx:13805) shfl.sync.idx.b32 %r3078|%p2137, %r15645, %r6046, %r6066, %r6067;
GPGPU-Sim PTX: 672 (potential) branch divergence @  PC=0x16958 (main.1.sm_70.ptx:13809) @%p4904 bra BB0_1343;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x169c0 (main.1.sm_70.ptx:13825) shfl.sync.idx.b32 %r3082|%p2141, %r15645, %r6037, %r6066, %r6067;
GPGPU-Sim PTX: 673 (potential) branch divergence @  PC=0x169e0 (main.1.sm_70.ptx:13829) @%p4904 bra BB0_1345;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x16a48 (main.1.sm_70.ptx:13845) add.s32 %r24883, %r24883, 1;
GPGPU-Sim PTX: 674 (potential) branch divergence @  PC=0x16a58 (main.1.sm_70.ptx:13847) @%p4908 bra BB0_1337;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x16a60 (main.1.sm_70.ptx:13849) xor.b32 %r15708, %r6028, 134;
GPGPU-Sim PTX: 675 (potential) branch divergence @  PC=0x16ae8 (main.1.sm_70.ptx:13868) @%p4910 bra BB0_1349;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x16b50 (main.1.sm_70.ptx:13884) shfl.sync.idx.b32 %r3097|%p2149, %r15717, %r6036, %r6066, %r6067;
GPGPU-Sim PTX: 676 (potential) branch divergence @  PC=0x16b70 (main.1.sm_70.ptx:13888) @%p4910 bra BB0_1351;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x16bd8 (main.1.sm_70.ptx:13904) shfl.sync.idx.b32 %r3101|%p2153, %r15717, %r6046, %r6066, %r6067;
GPGPU-Sim PTX: 677 (potential) branch divergence @  PC=0x16bf8 (main.1.sm_70.ptx:13908) @%p4910 bra BB0_1353;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x16c60 (main.1.sm_70.ptx:13924) shfl.sync.idx.b32 %r3105|%p2157, %r15717, %r6037, %r6066, %r6067;
GPGPU-Sim PTX: 678 (potential) branch divergence @  PC=0x16c80 (main.1.sm_70.ptx:13928) @%p4910 bra BB0_1355;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x16ce8 (main.1.sm_70.ptx:13944) add.s32 %r24884, %r24884, 1;
GPGPU-Sim PTX: 679 (potential) branch divergence @  PC=0x16cf8 (main.1.sm_70.ptx:13946) @%p4914 bra BB0_1347;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x16d00 (main.1.sm_70.ptx:13948) xor.b32 %r15780, %r6028, 135;
GPGPU-Sim PTX: 680 (potential) branch divergence @  PC=0x16d88 (main.1.sm_70.ptx:13967) @%p4916 bra BB0_1359;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x16df0 (main.1.sm_70.ptx:13983) shfl.sync.idx.b32 %r3120|%p2165, %r15789, %r6036, %r6066, %r6067;
GPGPU-Sim PTX: 681 (potential) branch divergence @  PC=0x16e10 (main.1.sm_70.ptx:13987) @%p4916 bra BB0_1361;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x16e78 (main.1.sm_70.ptx:14003) shfl.sync.idx.b32 %r3124|%p2169, %r15789, %r6046, %r6066, %r6067;
GPGPU-Sim PTX: 682 (potential) branch divergence @  PC=0x16e98 (main.1.sm_70.ptx:14007) @%p4916 bra BB0_1363;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x16f00 (main.1.sm_70.ptx:14023) shfl.sync.idx.b32 %r3128|%p2173, %r15789, %r6037, %r6066, %r6067;
GPGPU-Sim PTX: 683 (potential) branch divergence @  PC=0x16f20 (main.1.sm_70.ptx:14027) @%p4916 bra BB0_1365;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x16f88 (main.1.sm_70.ptx:14043) add.s32 %r24885, %r24885, 1;
GPGPU-Sim PTX: 684 (potential) branch divergence @  PC=0x16f98 (main.1.sm_70.ptx:14045) @%p4920 bra BB0_1357;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x16fa0 (main.1.sm_70.ptx:14047) xor.b32 %r15852, %r6028, 136;
GPGPU-Sim PTX: 685 (potential) branch divergence @  PC=0x17028 (main.1.sm_70.ptx:14066) @%p4922 bra BB0_1369;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x17090 (main.1.sm_70.ptx:14082) shfl.sync.idx.b32 %r3143|%p2181, %r15861, %r6036, %r6066, %r6067;
GPGPU-Sim PTX: 686 (potential) branch divergence @  PC=0x170b0 (main.1.sm_70.ptx:14086) @%p4922 bra BB0_1371;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x17118 (main.1.sm_70.ptx:14102) shfl.sync.idx.b32 %r3147|%p2185, %r15861, %r6046, %r6066, %r6067;
GPGPU-Sim PTX: 687 (potential) branch divergence @  PC=0x17138 (main.1.sm_70.ptx:14106) @%p4922 bra BB0_1373;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x171a0 (main.1.sm_70.ptx:14122) shfl.sync.idx.b32 %r3151|%p2189, %r15861, %r6037, %r6066, %r6067;
GPGPU-Sim PTX: 688 (potential) branch divergence @  PC=0x171c0 (main.1.sm_70.ptx:14126) @%p4922 bra BB0_1375;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x17228 (main.1.sm_70.ptx:14142) add.s32 %r24886, %r24886, 1;
GPGPU-Sim PTX: 689 (potential) branch divergence @  PC=0x17238 (main.1.sm_70.ptx:14144) @%p4926 bra BB0_1367;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x17240 (main.1.sm_70.ptx:14146) xor.b32 %r15924, %r6028, 137;
GPGPU-Sim PTX: 690 (potential) branch divergence @  PC=0x172c8 (main.1.sm_70.ptx:14165) @%p4928 bra BB0_1379;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x17330 (main.1.sm_70.ptx:14181) shfl.sync.idx.b32 %r3166|%p2197, %r15933, %r6036, %r6066, %r6067;
GPGPU-Sim PTX: 691 (potential) branch divergence @  PC=0x17350 (main.1.sm_70.ptx:14185) @%p4928 bra BB0_1381;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x173b8 (main.1.sm_70.ptx:14201) shfl.sync.idx.b32 %r3170|%p2201, %r15933, %r6046, %r6066, %r6067;
GPGPU-Sim PTX: 692 (potential) branch divergence @  PC=0x173d8 (main.1.sm_70.ptx:14205) @%p4928 bra BB0_1383;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x17440 (main.1.sm_70.ptx:14221) shfl.sync.idx.b32 %r3174|%p2205, %r15933, %r6037, %r6066, %r6067;
GPGPU-Sim PTX: 693 (potential) branch divergence @  PC=0x17460 (main.1.sm_70.ptx:14225) @%p4928 bra BB0_1385;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x174c8 (main.1.sm_70.ptx:14241) add.s32 %r24887, %r24887, 1;
GPGPU-Sim PTX: 694 (potential) branch divergence @  PC=0x174d8 (main.1.sm_70.ptx:14243) @%p4932 bra BB0_1377;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x174e0 (main.1.sm_70.ptx:14245) xor.b32 %r15996, %r6028, 138;
GPGPU-Sim PTX: 695 (potential) branch divergence @  PC=0x17568 (main.1.sm_70.ptx:14264) @%p4934 bra BB0_1389;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x175d0 (main.1.sm_70.ptx:14280) shfl.sync.idx.b32 %r3189|%p2213, %r16005, %r6036, %r6066, %r6067;
GPGPU-Sim PTX: 696 (potential) branch divergence @  PC=0x175f0 (main.1.sm_70.ptx:14284) @%p4934 bra BB0_1391;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x17658 (main.1.sm_70.ptx:14300) shfl.sync.idx.b32 %r3193|%p2217, %r16005, %r6046, %r6066, %r6067;
GPGPU-Sim PTX: 697 (potential) branch divergence @  PC=0x17678 (main.1.sm_70.ptx:14304) @%p4934 bra BB0_1393;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x176e0 (main.1.sm_70.ptx:14320) shfl.sync.idx.b32 %r3197|%p2221, %r16005, %r6037, %r6066, %r6067;
GPGPU-Sim PTX: 698 (potential) branch divergence @  PC=0x17700 (main.1.sm_70.ptx:14324) @%p4934 bra BB0_1395;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x17768 (main.1.sm_70.ptx:14340) add.s32 %r24888, %r24888, 1;
GPGPU-Sim PTX: 699 (potential) branch divergence @  PC=0x17778 (main.1.sm_70.ptx:14342) @%p4938 bra BB0_1387;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x17780 (main.1.sm_70.ptx:14344) xor.b32 %r16068, %r6028, 139;
GPGPU-Sim PTX: 700 (potential) branch divergence @  PC=0x17808 (main.1.sm_70.ptx:14363) @%p4940 bra BB0_1399;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x17870 (main.1.sm_70.ptx:14379) shfl.sync.idx.b32 %r3212|%p2229, %r16077, %r6036, %r6066, %r6067;
GPGPU-Sim PTX: 701 (potential) branch divergence @  PC=0x17890 (main.1.sm_70.ptx:14383) @%p4940 bra BB0_1401;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x178f8 (main.1.sm_70.ptx:14399) shfl.sync.idx.b32 %r3216|%p2233, %r16077, %r6046, %r6066, %r6067;
GPGPU-Sim PTX: 702 (potential) branch divergence @  PC=0x17918 (main.1.sm_70.ptx:14403) @%p4940 bra BB0_1403;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x17980 (main.1.sm_70.ptx:14419) shfl.sync.idx.b32 %r3220|%p2237, %r16077, %r6037, %r6066, %r6067;
GPGPU-Sim PTX: 703 (potential) branch divergence @  PC=0x179a0 (main.1.sm_70.ptx:14423) @%p4940 bra BB0_1405;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x17a08 (main.1.sm_70.ptx:14439) add.s32 %r24889, %r24889, 1;
GPGPU-Sim PTX: 704 (potential) branch divergence @  PC=0x17a18 (main.1.sm_70.ptx:14441) @%p4944 bra BB0_1397;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x17a20 (main.1.sm_70.ptx:14443) xor.b32 %r16140, %r6028, 140;
GPGPU-Sim PTX: 705 (potential) branch divergence @  PC=0x17aa8 (main.1.sm_70.ptx:14462) @%p4946 bra BB0_1409;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x17b10 (main.1.sm_70.ptx:14478) shfl.sync.idx.b32 %r3235|%p2245, %r16149, %r6036, %r6066, %r6067;
GPGPU-Sim PTX: 706 (potential) branch divergence @  PC=0x17b30 (main.1.sm_70.ptx:14482) @%p4946 bra BB0_1411;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x17b98 (main.1.sm_70.ptx:14498) shfl.sync.idx.b32 %r3239|%p2249, %r16149, %r6046, %r6066, %r6067;
GPGPU-Sim PTX: 707 (potential) branch divergence @  PC=0x17bb8 (main.1.sm_70.ptx:14502) @%p4946 bra BB0_1413;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x17c20 (main.1.sm_70.ptx:14518) shfl.sync.idx.b32 %r3243|%p2253, %r16149, %r6037, %r6066, %r6067;
GPGPU-Sim PTX: 708 (potential) branch divergence @  PC=0x17c40 (main.1.sm_70.ptx:14522) @%p4946 bra BB0_1415;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x17ca8 (main.1.sm_70.ptx:14538) add.s32 %r24890, %r24890, 1;
GPGPU-Sim PTX: 709 (potential) branch divergence @  PC=0x17cb8 (main.1.sm_70.ptx:14540) @%p4950 bra BB0_1407;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x17cc0 (main.1.sm_70.ptx:14542) xor.b32 %r16212, %r6028, 141;
GPGPU-Sim PTX: 710 (potential) branch divergence @  PC=0x17d48 (main.1.sm_70.ptx:14561) @%p4952 bra BB0_1419;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x17db0 (main.1.sm_70.ptx:14577) shfl.sync.idx.b32 %r3258|%p2261, %r16221, %r6036, %r6066, %r6067;
GPGPU-Sim PTX: 711 (potential) branch divergence @  PC=0x17dd0 (main.1.sm_70.ptx:14581) @%p4952 bra BB0_1421;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x17e38 (main.1.sm_70.ptx:14597) shfl.sync.idx.b32 %r3262|%p2265, %r16221, %r6046, %r6066, %r6067;
GPGPU-Sim PTX: 712 (potential) branch divergence @  PC=0x17e58 (main.1.sm_70.ptx:14601) @%p4952 bra BB0_1423;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x17ec0 (main.1.sm_70.ptx:14617) shfl.sync.idx.b32 %r3266|%p2269, %r16221, %r6037, %r6066, %r6067;
GPGPU-Sim PTX: 713 (potential) branch divergence @  PC=0x17ee0 (main.1.sm_70.ptx:14621) @%p4952 bra BB0_1425;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x17f48 (main.1.sm_70.ptx:14637) add.s32 %r24891, %r24891, 1;
GPGPU-Sim PTX: 714 (potential) branch divergence @  PC=0x17f58 (main.1.sm_70.ptx:14639) @%p4956 bra BB0_1417;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x17f60 (main.1.sm_70.ptx:14641) xor.b32 %r16284, %r6028, 142;
GPGPU-Sim PTX: 715 (potential) branch divergence @  PC=0x17fe8 (main.1.sm_70.ptx:14660) @%p4958 bra BB0_1429;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x18050 (main.1.sm_70.ptx:14676) shfl.sync.idx.b32 %r3281|%p2277, %r16293, %r6036, %r6066, %r6067;
GPGPU-Sim PTX: 716 (potential) branch divergence @  PC=0x18070 (main.1.sm_70.ptx:14680) @%p4958 bra BB0_1431;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x180d8 (main.1.sm_70.ptx:14696) shfl.sync.idx.b32 %r3285|%p2281, %r16293, %r6046, %r6066, %r6067;
GPGPU-Sim PTX: 717 (potential) branch divergence @  PC=0x180f8 (main.1.sm_70.ptx:14700) @%p4958 bra BB0_1433;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x18160 (main.1.sm_70.ptx:14716) shfl.sync.idx.b32 %r3289|%p2285, %r16293, %r6037, %r6066, %r6067;
GPGPU-Sim PTX: 718 (potential) branch divergence @  PC=0x18180 (main.1.sm_70.ptx:14720) @%p4958 bra BB0_1435;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x181e8 (main.1.sm_70.ptx:14736) add.s32 %r24892, %r24892, 1;
GPGPU-Sim PTX: 719 (potential) branch divergence @  PC=0x181f8 (main.1.sm_70.ptx:14738) @%p4962 bra BB0_1427;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x18200 (main.1.sm_70.ptx:14740) xor.b32 %r16356, %r6028, 143;
GPGPU-Sim PTX: 720 (potential) branch divergence @  PC=0x18288 (main.1.sm_70.ptx:14759) @%p4964 bra BB0_1439;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x182f0 (main.1.sm_70.ptx:14775) shfl.sync.idx.b32 %r3304|%p2293, %r16365, %r6036, %r6066, %r6067;
GPGPU-Sim PTX: 721 (potential) branch divergence @  PC=0x18310 (main.1.sm_70.ptx:14779) @%p4964 bra BB0_1441;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x18378 (main.1.sm_70.ptx:14795) shfl.sync.idx.b32 %r3308|%p2297, %r16365, %r6046, %r6066, %r6067;
GPGPU-Sim PTX: 722 (potential) branch divergence @  PC=0x18398 (main.1.sm_70.ptx:14799) @%p4964 bra BB0_1443;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x18400 (main.1.sm_70.ptx:14815) shfl.sync.idx.b32 %r3312|%p2301, %r16365, %r6037, %r6066, %r6067;
GPGPU-Sim PTX: 723 (potential) branch divergence @  PC=0x18420 (main.1.sm_70.ptx:14819) @%p4964 bra BB0_1445;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x18488 (main.1.sm_70.ptx:14835) add.s32 %r24893, %r24893, 1;
GPGPU-Sim PTX: 724 (potential) branch divergence @  PC=0x18498 (main.1.sm_70.ptx:14837) @%p4968 bra BB0_1437;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x184a0 (main.1.sm_70.ptx:14839) xor.b32 %r16428, %r6028, 144;
GPGPU-Sim PTX: 725 (potential) branch divergence @  PC=0x18528 (main.1.sm_70.ptx:14858) @%p4970 bra BB0_1449;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x18590 (main.1.sm_70.ptx:14874) shfl.sync.idx.b32 %r3327|%p2309, %r16437, %r6036, %r6066, %r6067;
GPGPU-Sim PTX: 726 (potential) branch divergence @  PC=0x185b0 (main.1.sm_70.ptx:14878) @%p4970 bra BB0_1451;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x18618 (main.1.sm_70.ptx:14894) shfl.sync.idx.b32 %r3331|%p2313, %r16437, %r6046, %r6066, %r6067;
GPGPU-Sim PTX: 727 (potential) branch divergence @  PC=0x18638 (main.1.sm_70.ptx:14898) @%p4970 bra BB0_1453;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x186a0 (main.1.sm_70.ptx:14914) shfl.sync.idx.b32 %r3335|%p2317, %r16437, %r6037, %r6066, %r6067;
GPGPU-Sim PTX: 728 (potential) branch divergence @  PC=0x186c0 (main.1.sm_70.ptx:14918) @%p4970 bra BB0_1455;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x18728 (main.1.sm_70.ptx:14934) add.s32 %r24894, %r24894, 1;
GPGPU-Sim PTX: 729 (potential) branch divergence @  PC=0x18738 (main.1.sm_70.ptx:14936) @%p4974 bra BB0_1447;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x18740 (main.1.sm_70.ptx:14938) xor.b32 %r16500, %r6028, 145;
GPGPU-Sim PTX: 730 (potential) branch divergence @  PC=0x187c8 (main.1.sm_70.ptx:14957) @%p4976 bra BB0_1459;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x18830 (main.1.sm_70.ptx:14973) shfl.sync.idx.b32 %r3350|%p2325, %r16509, %r6036, %r6066, %r6067;
GPGPU-Sim PTX: 731 (potential) branch divergence @  PC=0x18850 (main.1.sm_70.ptx:14977) @%p4976 bra BB0_1461;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x188b8 (main.1.sm_70.ptx:14993) shfl.sync.idx.b32 %r3354|%p2329, %r16509, %r6046, %r6066, %r6067;
GPGPU-Sim PTX: 732 (potential) branch divergence @  PC=0x188d8 (main.1.sm_70.ptx:14997) @%p4976 bra BB0_1463;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x18940 (main.1.sm_70.ptx:15013) shfl.sync.idx.b32 %r3358|%p2333, %r16509, %r6037, %r6066, %r6067;
GPGPU-Sim PTX: 733 (potential) branch divergence @  PC=0x18960 (main.1.sm_70.ptx:15017) @%p4976 bra BB0_1465;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x189c8 (main.1.sm_70.ptx:15033) add.s32 %r24895, %r24895, 1;
GPGPU-Sim PTX: 734 (potential) branch divergence @  PC=0x189d8 (main.1.sm_70.ptx:15035) @%p4980 bra BB0_1457;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x189e0 (main.1.sm_70.ptx:15037) xor.b32 %r16572, %r6028, 146;
GPGPU-Sim PTX: 735 (potential) branch divergence @  PC=0x18a68 (main.1.sm_70.ptx:15056) @%p4982 bra BB0_1469;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x18ad0 (main.1.sm_70.ptx:15072) shfl.sync.idx.b32 %r3373|%p2341, %r16581, %r6036, %r6066, %r6067;
GPGPU-Sim PTX: 736 (potential) branch divergence @  PC=0x18af0 (main.1.sm_70.ptx:15076) @%p4982 bra BB0_1471;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x18b58 (main.1.sm_70.ptx:15092) shfl.sync.idx.b32 %r3377|%p2345, %r16581, %r6046, %r6066, %r6067;
GPGPU-Sim PTX: 737 (potential) branch divergence @  PC=0x18b78 (main.1.sm_70.ptx:15096) @%p4982 bra BB0_1473;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x18be0 (main.1.sm_70.ptx:15112) shfl.sync.idx.b32 %r3381|%p2349, %r16581, %r6037, %r6066, %r6067;
GPGPU-Sim PTX: 738 (potential) branch divergence @  PC=0x18c00 (main.1.sm_70.ptx:15116) @%p4982 bra BB0_1475;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x18c68 (main.1.sm_70.ptx:15132) add.s32 %r24896, %r24896, 1;
GPGPU-Sim PTX: 739 (potential) branch divergence @  PC=0x18c78 (main.1.sm_70.ptx:15134) @%p4986 bra BB0_1467;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x18c80 (main.1.sm_70.ptx:15136) xor.b32 %r16644, %r6028, 147;
GPGPU-Sim PTX: 740 (potential) branch divergence @  PC=0x18d08 (main.1.sm_70.ptx:15155) @%p4988 bra BB0_1479;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x18d70 (main.1.sm_70.ptx:15171) shfl.sync.idx.b32 %r3396|%p2357, %r16653, %r6036, %r6066, %r6067;
GPGPU-Sim PTX: 741 (potential) branch divergence @  PC=0x18d90 (main.1.sm_70.ptx:15175) @%p4988 bra BB0_1481;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x18df8 (main.1.sm_70.ptx:15191) shfl.sync.idx.b32 %r3400|%p2361, %r16653, %r6046, %r6066, %r6067;
GPGPU-Sim PTX: 742 (potential) branch divergence @  PC=0x18e18 (main.1.sm_70.ptx:15195) @%p4988 bra BB0_1483;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x18e80 (main.1.sm_70.ptx:15211) shfl.sync.idx.b32 %r3404|%p2365, %r16653, %r6037, %r6066, %r6067;
GPGPU-Sim PTX: 743 (potential) branch divergence @  PC=0x18ea0 (main.1.sm_70.ptx:15215) @%p4988 bra BB0_1485;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x18f08 (main.1.sm_70.ptx:15231) add.s32 %r24897, %r24897, 1;
GPGPU-Sim PTX: 744 (potential) branch divergence @  PC=0x18f18 (main.1.sm_70.ptx:15233) @%p4992 bra BB0_1477;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x18f20 (main.1.sm_70.ptx:15235) xor.b32 %r16716, %r6028, 148;
GPGPU-Sim PTX: 745 (potential) branch divergence @  PC=0x18fa8 (main.1.sm_70.ptx:15254) @%p4994 bra BB0_1489;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x19010 (main.1.sm_70.ptx:15270) shfl.sync.idx.b32 %r3419|%p2373, %r16725, %r6036, %r6066, %r6067;
GPGPU-Sim PTX: 746 (potential) branch divergence @  PC=0x19030 (main.1.sm_70.ptx:15274) @%p4994 bra BB0_1491;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x19098 (main.1.sm_70.ptx:15290) shfl.sync.idx.b32 %r3423|%p2377, %r16725, %r6046, %r6066, %r6067;
GPGPU-Sim PTX: 747 (potential) branch divergence @  PC=0x190b8 (main.1.sm_70.ptx:15294) @%p4994 bra BB0_1493;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x19120 (main.1.sm_70.ptx:15310) shfl.sync.idx.b32 %r3427|%p2381, %r16725, %r6037, %r6066, %r6067;
GPGPU-Sim PTX: 748 (potential) branch divergence @  PC=0x19140 (main.1.sm_70.ptx:15314) @%p4994 bra BB0_1495;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x191a8 (main.1.sm_70.ptx:15330) add.s32 %r24898, %r24898, 1;
GPGPU-Sim PTX: 749 (potential) branch divergence @  PC=0x191b8 (main.1.sm_70.ptx:15332) @%p4998 bra BB0_1487;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x191c0 (main.1.sm_70.ptx:15334) xor.b32 %r16788, %r6028, 149;
GPGPU-Sim PTX: 750 (potential) branch divergence @  PC=0x19248 (main.1.sm_70.ptx:15353) @%p5000 bra BB0_1499;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x192b0 (main.1.sm_70.ptx:15369) shfl.sync.idx.b32 %r3442|%p2389, %r16797, %r6036, %r6066, %r6067;
GPGPU-Sim PTX: 751 (potential) branch divergence @  PC=0x192d0 (main.1.sm_70.ptx:15373) @%p5000 bra BB0_1501;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x19338 (main.1.sm_70.ptx:15389) shfl.sync.idx.b32 %r3446|%p2393, %r16797, %r6046, %r6066, %r6067;
GPGPU-Sim PTX: 752 (potential) branch divergence @  PC=0x19358 (main.1.sm_70.ptx:15393) @%p5000 bra BB0_1503;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x193c0 (main.1.sm_70.ptx:15409) shfl.sync.idx.b32 %r3450|%p2397, %r16797, %r6037, %r6066, %r6067;
GPGPU-Sim PTX: 753 (potential) branch divergence @  PC=0x193e0 (main.1.sm_70.ptx:15413) @%p5000 bra BB0_1505;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x19448 (main.1.sm_70.ptx:15429) add.s32 %r24899, %r24899, 1;
GPGPU-Sim PTX: 754 (potential) branch divergence @  PC=0x19458 (main.1.sm_70.ptx:15431) @%p5004 bra BB0_1497;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x19460 (main.1.sm_70.ptx:15433) xor.b32 %r16860, %r6028, 150;
GPGPU-Sim PTX: 755 (potential) branch divergence @  PC=0x194e8 (main.1.sm_70.ptx:15452) @%p5006 bra BB0_1509;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x19550 (main.1.sm_70.ptx:15468) shfl.sync.idx.b32 %r3465|%p2405, %r16869, %r6036, %r6066, %r6067;
GPGPU-Sim PTX: 756 (potential) branch divergence @  PC=0x19570 (main.1.sm_70.ptx:15472) @%p5006 bra BB0_1511;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x195d8 (main.1.sm_70.ptx:15488) shfl.sync.idx.b32 %r3469|%p2409, %r16869, %r6046, %r6066, %r6067;
GPGPU-Sim PTX: 757 (potential) branch divergence @  PC=0x195f8 (main.1.sm_70.ptx:15492) @%p5006 bra BB0_1513;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x19660 (main.1.sm_70.ptx:15508) shfl.sync.idx.b32 %r3473|%p2413, %r16869, %r6037, %r6066, %r6067;
GPGPU-Sim PTX: 758 (potential) branch divergence @  PC=0x19680 (main.1.sm_70.ptx:15512) @%p5006 bra BB0_1515;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x196e8 (main.1.sm_70.ptx:15528) add.s32 %r24900, %r24900, 1;
GPGPU-Sim PTX: 759 (potential) branch divergence @  PC=0x196f8 (main.1.sm_70.ptx:15530) @%p5010 bra BB0_1507;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x19700 (main.1.sm_70.ptx:15532) xor.b32 %r16932, %r6028, 151;
GPGPU-Sim PTX: 760 (potential) branch divergence @  PC=0x19788 (main.1.sm_70.ptx:15551) @%p5012 bra BB0_1519;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x197f0 (main.1.sm_70.ptx:15567) shfl.sync.idx.b32 %r3488|%p2421, %r16941, %r6036, %r6066, %r6067;
GPGPU-Sim PTX: 761 (potential) branch divergence @  PC=0x19810 (main.1.sm_70.ptx:15571) @%p5012 bra BB0_1521;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x19878 (main.1.sm_70.ptx:15587) shfl.sync.idx.b32 %r3492|%p2425, %r16941, %r6046, %r6066, %r6067;
GPGPU-Sim PTX: 762 (potential) branch divergence @  PC=0x19898 (main.1.sm_70.ptx:15591) @%p5012 bra BB0_1523;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x19900 (main.1.sm_70.ptx:15607) shfl.sync.idx.b32 %r3496|%p2429, %r16941, %r6037, %r6066, %r6067;
GPGPU-Sim PTX: 763 (potential) branch divergence @  PC=0x19920 (main.1.sm_70.ptx:15611) @%p5012 bra BB0_1525;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x19988 (main.1.sm_70.ptx:15627) add.s32 %r24901, %r24901, 1;
GPGPU-Sim PTX: 764 (potential) branch divergence @  PC=0x19998 (main.1.sm_70.ptx:15629) @%p5016 bra BB0_1517;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x199a0 (main.1.sm_70.ptx:15631) xor.b32 %r17004, %r6028, 152;
GPGPU-Sim PTX: 765 (potential) branch divergence @  PC=0x19a28 (main.1.sm_70.ptx:15650) @%p5018 bra BB0_1529;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x19a90 (main.1.sm_70.ptx:15666) shfl.sync.idx.b32 %r3511|%p2437, %r17013, %r6036, %r6066, %r6067;
GPGPU-Sim PTX: 766 (potential) branch divergence @  PC=0x19ab0 (main.1.sm_70.ptx:15670) @%p5018 bra BB0_1531;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x19b18 (main.1.sm_70.ptx:15686) shfl.sync.idx.b32 %r3515|%p2441, %r17013, %r6046, %r6066, %r6067;
GPGPU-Sim PTX: 767 (potential) branch divergence @  PC=0x19b38 (main.1.sm_70.ptx:15690) @%p5018 bra BB0_1533;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x19ba0 (main.1.sm_70.ptx:15706) shfl.sync.idx.b32 %r3519|%p2445, %r17013, %r6037, %r6066, %r6067;
GPGPU-Sim PTX: 768 (potential) branch divergence @  PC=0x19bc0 (main.1.sm_70.ptx:15710) @%p5018 bra BB0_1535;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x19c28 (main.1.sm_70.ptx:15726) add.s32 %r24902, %r24902, 1;
GPGPU-Sim PTX: 769 (potential) branch divergence @  PC=0x19c38 (main.1.sm_70.ptx:15728) @%p5022 bra BB0_1527;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x19c40 (main.1.sm_70.ptx:15730) xor.b32 %r17076, %r6028, 153;
GPGPU-Sim PTX: 770 (potential) branch divergence @  PC=0x19cc8 (main.1.sm_70.ptx:15749) @%p5024 bra BB0_1539;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x19d30 (main.1.sm_70.ptx:15765) shfl.sync.idx.b32 %r3534|%p2453, %r17085, %r6036, %r6066, %r6067;
GPGPU-Sim PTX: 771 (potential) branch divergence @  PC=0x19d50 (main.1.sm_70.ptx:15769) @%p5024 bra BB0_1541;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x19db8 (main.1.sm_70.ptx:15785) shfl.sync.idx.b32 %r3538|%p2457, %r17085, %r6046, %r6066, %r6067;
GPGPU-Sim PTX: 772 (potential) branch divergence @  PC=0x19dd8 (main.1.sm_70.ptx:15789) @%p5024 bra BB0_1543;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x19e40 (main.1.sm_70.ptx:15805) shfl.sync.idx.b32 %r3542|%p2461, %r17085, %r6037, %r6066, %r6067;
GPGPU-Sim PTX: 773 (potential) branch divergence @  PC=0x19e60 (main.1.sm_70.ptx:15809) @%p5024 bra BB0_1545;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x19ec8 (main.1.sm_70.ptx:15825) add.s32 %r24903, %r24903, 1;
GPGPU-Sim PTX: 774 (potential) branch divergence @  PC=0x19ed8 (main.1.sm_70.ptx:15827) @%p5028 bra BB0_1537;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x19ee0 (main.1.sm_70.ptx:15829) xor.b32 %r17148, %r6028, 154;
GPGPU-Sim PTX: 775 (potential) branch divergence @  PC=0x19f68 (main.1.sm_70.ptx:15848) @%p5030 bra BB0_1549;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x19fd0 (main.1.sm_70.ptx:15864) shfl.sync.idx.b32 %r3557|%p2469, %r17157, %r6036, %r6066, %r6067;
GPGPU-Sim PTX: 776 (potential) branch divergence @  PC=0x19ff0 (main.1.sm_70.ptx:15868) @%p5030 bra BB0_1551;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1a058 (main.1.sm_70.ptx:15884) shfl.sync.idx.b32 %r3561|%p2473, %r17157, %r6046, %r6066, %r6067;
GPGPU-Sim PTX: 777 (potential) branch divergence @  PC=0x1a078 (main.1.sm_70.ptx:15888) @%p5030 bra BB0_1553;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1a0e0 (main.1.sm_70.ptx:15904) shfl.sync.idx.b32 %r3565|%p2477, %r17157, %r6037, %r6066, %r6067;
GPGPU-Sim PTX: 778 (potential) branch divergence @  PC=0x1a100 (main.1.sm_70.ptx:15908) @%p5030 bra BB0_1555;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1a168 (main.1.sm_70.ptx:15924) add.s32 %r24904, %r24904, 1;
GPGPU-Sim PTX: 779 (potential) branch divergence @  PC=0x1a178 (main.1.sm_70.ptx:15926) @%p5034 bra BB0_1547;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1a180 (main.1.sm_70.ptx:15928) xor.b32 %r17220, %r6028, 155;
GPGPU-Sim PTX: 780 (potential) branch divergence @  PC=0x1a208 (main.1.sm_70.ptx:15947) @%p5036 bra BB0_1559;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1a270 (main.1.sm_70.ptx:15963) shfl.sync.idx.b32 %r3580|%p2485, %r17229, %r6036, %r6066, %r6067;
GPGPU-Sim PTX: 781 (potential) branch divergence @  PC=0x1a290 (main.1.sm_70.ptx:15967) @%p5036 bra BB0_1561;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1a2f8 (main.1.sm_70.ptx:15983) shfl.sync.idx.b32 %r3584|%p2489, %r17229, %r6046, %r6066, %r6067;
GPGPU-Sim PTX: 782 (potential) branch divergence @  PC=0x1a318 (main.1.sm_70.ptx:15987) @%p5036 bra BB0_1563;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1a380 (main.1.sm_70.ptx:16003) shfl.sync.idx.b32 %r3588|%p2493, %r17229, %r6037, %r6066, %r6067;
GPGPU-Sim PTX: 783 (potential) branch divergence @  PC=0x1a3a0 (main.1.sm_70.ptx:16007) @%p5036 bra BB0_1565;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1a408 (main.1.sm_70.ptx:16023) add.s32 %r24905, %r24905, 1;
GPGPU-Sim PTX: 784 (potential) branch divergence @  PC=0x1a418 (main.1.sm_70.ptx:16025) @%p5040 bra BB0_1557;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1a420 (main.1.sm_70.ptx:16027) xor.b32 %r17292, %r6028, 156;
GPGPU-Sim PTX: 785 (potential) branch divergence @  PC=0x1a4a8 (main.1.sm_70.ptx:16046) @%p5042 bra BB0_1569;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1a510 (main.1.sm_70.ptx:16062) shfl.sync.idx.b32 %r3603|%p2501, %r17301, %r6036, %r6066, %r6067;
GPGPU-Sim PTX: 786 (potential) branch divergence @  PC=0x1a530 (main.1.sm_70.ptx:16066) @%p5042 bra BB0_1571;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1a598 (main.1.sm_70.ptx:16082) shfl.sync.idx.b32 %r3607|%p2505, %r17301, %r6046, %r6066, %r6067;
GPGPU-Sim PTX: 787 (potential) branch divergence @  PC=0x1a5b8 (main.1.sm_70.ptx:16086) @%p5042 bra BB0_1573;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1a620 (main.1.sm_70.ptx:16102) shfl.sync.idx.b32 %r3611|%p2509, %r17301, %r6037, %r6066, %r6067;
GPGPU-Sim PTX: 788 (potential) branch divergence @  PC=0x1a640 (main.1.sm_70.ptx:16106) @%p5042 bra BB0_1575;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1a6a8 (main.1.sm_70.ptx:16122) add.s32 %r24906, %r24906, 1;
GPGPU-Sim PTX: 789 (potential) branch divergence @  PC=0x1a6b8 (main.1.sm_70.ptx:16124) @%p5046 bra BB0_1567;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1a6c0 (main.1.sm_70.ptx:16126) xor.b32 %r17364, %r6028, 157;
GPGPU-Sim PTX: 790 (potential) branch divergence @  PC=0x1a748 (main.1.sm_70.ptx:16145) @%p5048 bra BB0_1579;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1a7b0 (main.1.sm_70.ptx:16161) shfl.sync.idx.b32 %r3626|%p2517, %r17373, %r6036, %r6066, %r6067;
GPGPU-Sim PTX: 791 (potential) branch divergence @  PC=0x1a7d0 (main.1.sm_70.ptx:16165) @%p5048 bra BB0_1581;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1a838 (main.1.sm_70.ptx:16181) shfl.sync.idx.b32 %r3630|%p2521, %r17373, %r6046, %r6066, %r6067;
GPGPU-Sim PTX: 792 (potential) branch divergence @  PC=0x1a858 (main.1.sm_70.ptx:16185) @%p5048 bra BB0_1583;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1a8c0 (main.1.sm_70.ptx:16201) shfl.sync.idx.b32 %r3634|%p2525, %r17373, %r6037, %r6066, %r6067;
GPGPU-Sim PTX: 793 (potential) branch divergence @  PC=0x1a8e0 (main.1.sm_70.ptx:16205) @%p5048 bra BB0_1585;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1a948 (main.1.sm_70.ptx:16221) add.s32 %r24907, %r24907, 1;
GPGPU-Sim PTX: 794 (potential) branch divergence @  PC=0x1a958 (main.1.sm_70.ptx:16223) @%p5052 bra BB0_1577;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1a960 (main.1.sm_70.ptx:16225) xor.b32 %r17436, %r6028, 158;
GPGPU-Sim PTX: 795 (potential) branch divergence @  PC=0x1a9e8 (main.1.sm_70.ptx:16244) @%p5054 bra BB0_1589;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1aa50 (main.1.sm_70.ptx:16260) shfl.sync.idx.b32 %r3649|%p2533, %r17445, %r6036, %r6066, %r6067;
GPGPU-Sim PTX: 796 (potential) branch divergence @  PC=0x1aa70 (main.1.sm_70.ptx:16264) @%p5054 bra BB0_1591;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1aad8 (main.1.sm_70.ptx:16280) shfl.sync.idx.b32 %r3653|%p2537, %r17445, %r6046, %r6066, %r6067;
GPGPU-Sim PTX: 797 (potential) branch divergence @  PC=0x1aaf8 (main.1.sm_70.ptx:16284) @%p5054 bra BB0_1593;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1ab60 (main.1.sm_70.ptx:16300) shfl.sync.idx.b32 %r3657|%p2541, %r17445, %r6037, %r6066, %r6067;
GPGPU-Sim PTX: 798 (potential) branch divergence @  PC=0x1ab80 (main.1.sm_70.ptx:16304) @%p5054 bra BB0_1595;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1abe8 (main.1.sm_70.ptx:16320) add.s32 %r24908, %r24908, 1;
GPGPU-Sim PTX: 799 (potential) branch divergence @  PC=0x1abf8 (main.1.sm_70.ptx:16322) @%p5058 bra BB0_1587;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1ac00 (main.1.sm_70.ptx:16324) xor.b32 %r17508, %r6028, 159;
GPGPU-Sim PTX: 800 (potential) branch divergence @  PC=0x1ac88 (main.1.sm_70.ptx:16343) @%p5060 bra BB0_1599;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1acf0 (main.1.sm_70.ptx:16359) shfl.sync.idx.b32 %r3672|%p2549, %r17517, %r6036, %r6066, %r6067;
GPGPU-Sim PTX: 801 (potential) branch divergence @  PC=0x1ad10 (main.1.sm_70.ptx:16363) @%p5060 bra BB0_1601;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1ad78 (main.1.sm_70.ptx:16379) shfl.sync.idx.b32 %r3676|%p2553, %r17517, %r6046, %r6066, %r6067;
GPGPU-Sim PTX: 802 (potential) branch divergence @  PC=0x1ad98 (main.1.sm_70.ptx:16383) @%p5060 bra BB0_1603;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1ae00 (main.1.sm_70.ptx:16399) shfl.sync.idx.b32 %r3680|%p2557, %r17517, %r6037, %r6066, %r6067;
GPGPU-Sim PTX: 803 (potential) branch divergence @  PC=0x1ae20 (main.1.sm_70.ptx:16403) @%p5060 bra BB0_1605;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1ae88 (main.1.sm_70.ptx:16419) add.s32 %r24909, %r24909, 1;
GPGPU-Sim PTX: 804 (potential) branch divergence @  PC=0x1ae98 (main.1.sm_70.ptx:16421) @%p5064 bra BB0_1597;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1aea0 (main.1.sm_70.ptx:16423) xor.b32 %r17580, %r6028, 160;
GPGPU-Sim PTX: 805 (potential) branch divergence @  PC=0x1af28 (main.1.sm_70.ptx:16442) @%p5066 bra BB0_1609;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1af90 (main.1.sm_70.ptx:16458) shfl.sync.idx.b32 %r3695|%p2565, %r17589, %r6036, %r6066, %r6067;
GPGPU-Sim PTX: 806 (potential) branch divergence @  PC=0x1afb0 (main.1.sm_70.ptx:16462) @%p5066 bra BB0_1611;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1b018 (main.1.sm_70.ptx:16478) shfl.sync.idx.b32 %r3699|%p2569, %r17589, %r6046, %r6066, %r6067;
GPGPU-Sim PTX: 807 (potential) branch divergence @  PC=0x1b038 (main.1.sm_70.ptx:16482) @%p5066 bra BB0_1613;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1b0a0 (main.1.sm_70.ptx:16498) shfl.sync.idx.b32 %r3703|%p2573, %r17589, %r6037, %r6066, %r6067;
GPGPU-Sim PTX: 808 (potential) branch divergence @  PC=0x1b0c0 (main.1.sm_70.ptx:16502) @%p5066 bra BB0_1615;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1b128 (main.1.sm_70.ptx:16518) add.s32 %r24910, %r24910, 1;
GPGPU-Sim PTX: 809 (potential) branch divergence @  PC=0x1b138 (main.1.sm_70.ptx:16520) @%p5070 bra BB0_1607;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1b140 (main.1.sm_70.ptx:16522) xor.b32 %r17652, %r6028, 161;
GPGPU-Sim PTX: 810 (potential) branch divergence @  PC=0x1b1c8 (main.1.sm_70.ptx:16541) @%p5072 bra BB0_1619;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1b230 (main.1.sm_70.ptx:16557) shfl.sync.idx.b32 %r3718|%p2581, %r17661, %r6036, %r6066, %r6067;
GPGPU-Sim PTX: 811 (potential) branch divergence @  PC=0x1b250 (main.1.sm_70.ptx:16561) @%p5072 bra BB0_1621;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1b2b8 (main.1.sm_70.ptx:16577) shfl.sync.idx.b32 %r3722|%p2585, %r17661, %r6046, %r6066, %r6067;
GPGPU-Sim PTX: 812 (potential) branch divergence @  PC=0x1b2d8 (main.1.sm_70.ptx:16581) @%p5072 bra BB0_1623;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1b340 (main.1.sm_70.ptx:16597) shfl.sync.idx.b32 %r3726|%p2589, %r17661, %r6037, %r6066, %r6067;
GPGPU-Sim PTX: 813 (potential) branch divergence @  PC=0x1b360 (main.1.sm_70.ptx:16601) @%p5072 bra BB0_1625;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1b3c8 (main.1.sm_70.ptx:16617) add.s32 %r24911, %r24911, 1;
GPGPU-Sim PTX: 814 (potential) branch divergence @  PC=0x1b3d8 (main.1.sm_70.ptx:16619) @%p5076 bra BB0_1617;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1b3e0 (main.1.sm_70.ptx:16621) xor.b32 %r17724, %r6028, 162;
GPGPU-Sim PTX: 815 (potential) branch divergence @  PC=0x1b468 (main.1.sm_70.ptx:16640) @%p5078 bra BB0_1629;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1b4d0 (main.1.sm_70.ptx:16656) shfl.sync.idx.b32 %r3741|%p2597, %r17733, %r6036, %r6066, %r6067;
GPGPU-Sim PTX: 816 (potential) branch divergence @  PC=0x1b4f0 (main.1.sm_70.ptx:16660) @%p5078 bra BB0_1631;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1b558 (main.1.sm_70.ptx:16676) shfl.sync.idx.b32 %r3745|%p2601, %r17733, %r6046, %r6066, %r6067;
GPGPU-Sim PTX: 817 (potential) branch divergence @  PC=0x1b578 (main.1.sm_70.ptx:16680) @%p5078 bra BB0_1633;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1b5e0 (main.1.sm_70.ptx:16696) shfl.sync.idx.b32 %r3749|%p2605, %r17733, %r6037, %r6066, %r6067;
GPGPU-Sim PTX: 818 (potential) branch divergence @  PC=0x1b600 (main.1.sm_70.ptx:16700) @%p5078 bra BB0_1635;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1b668 (main.1.sm_70.ptx:16716) add.s32 %r24912, %r24912, 1;
GPGPU-Sim PTX: 819 (potential) branch divergence @  PC=0x1b678 (main.1.sm_70.ptx:16718) @%p5082 bra BB0_1627;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1b680 (main.1.sm_70.ptx:16720) xor.b32 %r17796, %r6028, 163;
GPGPU-Sim PTX: 820 (potential) branch divergence @  PC=0x1b708 (main.1.sm_70.ptx:16739) @%p5084 bra BB0_1639;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1b770 (main.1.sm_70.ptx:16755) shfl.sync.idx.b32 %r3764|%p2613, %r17805, %r6036, %r6066, %r6067;
GPGPU-Sim PTX: 821 (potential) branch divergence @  PC=0x1b790 (main.1.sm_70.ptx:16759) @%p5084 bra BB0_1641;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1b7f8 (main.1.sm_70.ptx:16775) shfl.sync.idx.b32 %r3768|%p2617, %r17805, %r6046, %r6066, %r6067;
GPGPU-Sim PTX: 822 (potential) branch divergence @  PC=0x1b818 (main.1.sm_70.ptx:16779) @%p5084 bra BB0_1643;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1b880 (main.1.sm_70.ptx:16795) shfl.sync.idx.b32 %r3772|%p2621, %r17805, %r6037, %r6066, %r6067;
GPGPU-Sim PTX: 823 (potential) branch divergence @  PC=0x1b8a0 (main.1.sm_70.ptx:16799) @%p5084 bra BB0_1645;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1b908 (main.1.sm_70.ptx:16815) add.s32 %r24913, %r24913, 1;
GPGPU-Sim PTX: 824 (potential) branch divergence @  PC=0x1b918 (main.1.sm_70.ptx:16817) @%p5088 bra BB0_1637;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1b920 (main.1.sm_70.ptx:16819) xor.b32 %r17868, %r6028, 164;
GPGPU-Sim PTX: 825 (potential) branch divergence @  PC=0x1b9a8 (main.1.sm_70.ptx:16838) @%p5090 bra BB0_1649;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1ba10 (main.1.sm_70.ptx:16854) shfl.sync.idx.b32 %r3787|%p2629, %r17877, %r6036, %r6066, %r6067;
GPGPU-Sim PTX: 826 (potential) branch divergence @  PC=0x1ba30 (main.1.sm_70.ptx:16858) @%p5090 bra BB0_1651;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1ba98 (main.1.sm_70.ptx:16874) shfl.sync.idx.b32 %r3791|%p2633, %r17877, %r6046, %r6066, %r6067;
GPGPU-Sim PTX: 827 (potential) branch divergence @  PC=0x1bab8 (main.1.sm_70.ptx:16878) @%p5090 bra BB0_1653;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1bb20 (main.1.sm_70.ptx:16894) shfl.sync.idx.b32 %r3795|%p2637, %r17877, %r6037, %r6066, %r6067;
GPGPU-Sim PTX: 828 (potential) branch divergence @  PC=0x1bb40 (main.1.sm_70.ptx:16898) @%p5090 bra BB0_1655;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1bba8 (main.1.sm_70.ptx:16914) add.s32 %r24914, %r24914, 1;
GPGPU-Sim PTX: 829 (potential) branch divergence @  PC=0x1bbb8 (main.1.sm_70.ptx:16916) @%p5094 bra BB0_1647;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1bbc0 (main.1.sm_70.ptx:16918) xor.b32 %r17940, %r6028, 165;
GPGPU-Sim PTX: 830 (potential) branch divergence @  PC=0x1bc48 (main.1.sm_70.ptx:16937) @%p5096 bra BB0_1659;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1bcb0 (main.1.sm_70.ptx:16953) shfl.sync.idx.b32 %r3810|%p2645, %r17949, %r6036, %r6066, %r6067;
GPGPU-Sim PTX: 831 (potential) branch divergence @  PC=0x1bcd0 (main.1.sm_70.ptx:16957) @%p5096 bra BB0_1661;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1bd38 (main.1.sm_70.ptx:16973) shfl.sync.idx.b32 %r3814|%p2649, %r17949, %r6046, %r6066, %r6067;
GPGPU-Sim PTX: 832 (potential) branch divergence @  PC=0x1bd58 (main.1.sm_70.ptx:16977) @%p5096 bra BB0_1663;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1bdc0 (main.1.sm_70.ptx:16993) shfl.sync.idx.b32 %r3818|%p2653, %r17949, %r6037, %r6066, %r6067;
GPGPU-Sim PTX: 833 (potential) branch divergence @  PC=0x1bde0 (main.1.sm_70.ptx:16997) @%p5096 bra BB0_1665;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1be48 (main.1.sm_70.ptx:17013) add.s32 %r24915, %r24915, 1;
GPGPU-Sim PTX: 834 (potential) branch divergence @  PC=0x1be58 (main.1.sm_70.ptx:17015) @%p5100 bra BB0_1657;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1be60 (main.1.sm_70.ptx:17017) xor.b32 %r18012, %r6028, 166;
GPGPU-Sim PTX: 835 (potential) branch divergence @  PC=0x1bee8 (main.1.sm_70.ptx:17036) @%p5102 bra BB0_1669;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1bf50 (main.1.sm_70.ptx:17052) shfl.sync.idx.b32 %r3833|%p2661, %r18021, %r6036, %r6066, %r6067;
GPGPU-Sim PTX: 836 (potential) branch divergence @  PC=0x1bf70 (main.1.sm_70.ptx:17056) @%p5102 bra BB0_1671;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1bfd8 (main.1.sm_70.ptx:17072) shfl.sync.idx.b32 %r3837|%p2665, %r18021, %r6046, %r6066, %r6067;
GPGPU-Sim PTX: 837 (potential) branch divergence @  PC=0x1bff8 (main.1.sm_70.ptx:17076) @%p5102 bra BB0_1673;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1c060 (main.1.sm_70.ptx:17092) shfl.sync.idx.b32 %r3841|%p2669, %r18021, %r6037, %r6066, %r6067;
GPGPU-Sim PTX: 838 (potential) branch divergence @  PC=0x1c080 (main.1.sm_70.ptx:17096) @%p5102 bra BB0_1675;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1c0e8 (main.1.sm_70.ptx:17112) add.s32 %r24916, %r24916, 1;
GPGPU-Sim PTX: 839 (potential) branch divergence @  PC=0x1c0f8 (main.1.sm_70.ptx:17114) @%p5106 bra BB0_1667;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1c100 (main.1.sm_70.ptx:17116) xor.b32 %r18084, %r6028, 167;
GPGPU-Sim PTX: 840 (potential) branch divergence @  PC=0x1c188 (main.1.sm_70.ptx:17135) @%p5108 bra BB0_1679;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1c1f0 (main.1.sm_70.ptx:17151) shfl.sync.idx.b32 %r3856|%p2677, %r18093, %r6036, %r6066, %r6067;
GPGPU-Sim PTX: 841 (potential) branch divergence @  PC=0x1c210 (main.1.sm_70.ptx:17155) @%p5108 bra BB0_1681;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1c278 (main.1.sm_70.ptx:17171) shfl.sync.idx.b32 %r3860|%p2681, %r18093, %r6046, %r6066, %r6067;
GPGPU-Sim PTX: 842 (potential) branch divergence @  PC=0x1c298 (main.1.sm_70.ptx:17175) @%p5108 bra BB0_1683;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1c300 (main.1.sm_70.ptx:17191) shfl.sync.idx.b32 %r3864|%p2685, %r18093, %r6037, %r6066, %r6067;
GPGPU-Sim PTX: 843 (potential) branch divergence @  PC=0x1c320 (main.1.sm_70.ptx:17195) @%p5108 bra BB0_1685;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1c388 (main.1.sm_70.ptx:17211) add.s32 %r24917, %r24917, 1;
GPGPU-Sim PTX: 844 (potential) branch divergence @  PC=0x1c398 (main.1.sm_70.ptx:17213) @%p5112 bra BB0_1677;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1c3a0 (main.1.sm_70.ptx:17215) xor.b32 %r18156, %r6028, 168;
GPGPU-Sim PTX: 845 (potential) branch divergence @  PC=0x1c428 (main.1.sm_70.ptx:17234) @%p5114 bra BB0_1689;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1c490 (main.1.sm_70.ptx:17250) shfl.sync.idx.b32 %r3879|%p2693, %r18165, %r6036, %r6066, %r6067;
GPGPU-Sim PTX: 846 (potential) branch divergence @  PC=0x1c4b0 (main.1.sm_70.ptx:17254) @%p5114 bra BB0_1691;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1c518 (main.1.sm_70.ptx:17270) shfl.sync.idx.b32 %r3883|%p2697, %r18165, %r6046, %r6066, %r6067;
GPGPU-Sim PTX: 847 (potential) branch divergence @  PC=0x1c538 (main.1.sm_70.ptx:17274) @%p5114 bra BB0_1693;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1c5a0 (main.1.sm_70.ptx:17290) shfl.sync.idx.b32 %r3887|%p2701, %r18165, %r6037, %r6066, %r6067;
GPGPU-Sim PTX: 848 (potential) branch divergence @  PC=0x1c5c0 (main.1.sm_70.ptx:17294) @%p5114 bra BB0_1695;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1c628 (main.1.sm_70.ptx:17310) add.s32 %r24918, %r24918, 1;
GPGPU-Sim PTX: 849 (potential) branch divergence @  PC=0x1c638 (main.1.sm_70.ptx:17312) @%p5118 bra BB0_1687;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1c640 (main.1.sm_70.ptx:17314) xor.b32 %r18228, %r6028, 169;
GPGPU-Sim PTX: 850 (potential) branch divergence @  PC=0x1c6c8 (main.1.sm_70.ptx:17333) @%p5120 bra BB0_1699;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1c730 (main.1.sm_70.ptx:17349) shfl.sync.idx.b32 %r3902|%p2709, %r18237, %r6036, %r6066, %r6067;
GPGPU-Sim PTX: 851 (potential) branch divergence @  PC=0x1c750 (main.1.sm_70.ptx:17353) @%p5120 bra BB0_1701;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1c7b8 (main.1.sm_70.ptx:17369) shfl.sync.idx.b32 %r3906|%p2713, %r18237, %r6046, %r6066, %r6067;
GPGPU-Sim PTX: 852 (potential) branch divergence @  PC=0x1c7d8 (main.1.sm_70.ptx:17373) @%p5120 bra BB0_1703;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1c840 (main.1.sm_70.ptx:17389) shfl.sync.idx.b32 %r3910|%p2717, %r18237, %r6037, %r6066, %r6067;
GPGPU-Sim PTX: 853 (potential) branch divergence @  PC=0x1c860 (main.1.sm_70.ptx:17393) @%p5120 bra BB0_1705;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1c8c8 (main.1.sm_70.ptx:17409) add.s32 %r24919, %r24919, 1;
GPGPU-Sim PTX: 854 (potential) branch divergence @  PC=0x1c8d8 (main.1.sm_70.ptx:17411) @%p5124 bra BB0_1697;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1c8e0 (main.1.sm_70.ptx:17413) xor.b32 %r18300, %r6028, 170;
GPGPU-Sim PTX: 855 (potential) branch divergence @  PC=0x1c968 (main.1.sm_70.ptx:17432) @%p5126 bra BB0_1709;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1c9d0 (main.1.sm_70.ptx:17448) shfl.sync.idx.b32 %r3925|%p2725, %r18309, %r6036, %r6066, %r6067;
GPGPU-Sim PTX: 856 (potential) branch divergence @  PC=0x1c9f0 (main.1.sm_70.ptx:17452) @%p5126 bra BB0_1711;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1ca58 (main.1.sm_70.ptx:17468) shfl.sync.idx.b32 %r3929|%p2729, %r18309, %r6046, %r6066, %r6067;
GPGPU-Sim PTX: 857 (potential) branch divergence @  PC=0x1ca78 (main.1.sm_70.ptx:17472) @%p5126 bra BB0_1713;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1cae0 (main.1.sm_70.ptx:17488) shfl.sync.idx.b32 %r3933|%p2733, %r18309, %r6037, %r6066, %r6067;
GPGPU-Sim PTX: 858 (potential) branch divergence @  PC=0x1cb00 (main.1.sm_70.ptx:17492) @%p5126 bra BB0_1715;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1cb68 (main.1.sm_70.ptx:17508) add.s32 %r24920, %r24920, 1;
GPGPU-Sim PTX: 859 (potential) branch divergence @  PC=0x1cb78 (main.1.sm_70.ptx:17510) @%p5130 bra BB0_1707;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1cb80 (main.1.sm_70.ptx:17512) xor.b32 %r18372, %r6028, 171;
GPGPU-Sim PTX: 860 (potential) branch divergence @  PC=0x1cc08 (main.1.sm_70.ptx:17531) @%p5132 bra BB0_1719;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1cc70 (main.1.sm_70.ptx:17547) shfl.sync.idx.b32 %r3948|%p2741, %r18381, %r6036, %r6066, %r6067;
GPGPU-Sim PTX: 861 (potential) branch divergence @  PC=0x1cc90 (main.1.sm_70.ptx:17551) @%p5132 bra BB0_1721;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1ccf8 (main.1.sm_70.ptx:17567) shfl.sync.idx.b32 %r3952|%p2745, %r18381, %r6046, %r6066, %r6067;
GPGPU-Sim PTX: 862 (potential) branch divergence @  PC=0x1cd18 (main.1.sm_70.ptx:17571) @%p5132 bra BB0_1723;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1cd80 (main.1.sm_70.ptx:17587) shfl.sync.idx.b32 %r3956|%p2749, %r18381, %r6037, %r6066, %r6067;
GPGPU-Sim PTX: 863 (potential) branch divergence @  PC=0x1cda0 (main.1.sm_70.ptx:17591) @%p5132 bra BB0_1725;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1ce08 (main.1.sm_70.ptx:17607) add.s32 %r24921, %r24921, 1;
GPGPU-Sim PTX: 864 (potential) branch divergence @  PC=0x1ce18 (main.1.sm_70.ptx:17609) @%p5136 bra BB0_1717;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1ce20 (main.1.sm_70.ptx:17611) xor.b32 %r18444, %r6028, 172;
GPGPU-Sim PTX: 865 (potential) branch divergence @  PC=0x1cea8 (main.1.sm_70.ptx:17630) @%p5138 bra BB0_1729;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1cf10 (main.1.sm_70.ptx:17646) shfl.sync.idx.b32 %r3971|%p2757, %r18453, %r6036, %r6066, %r6067;
GPGPU-Sim PTX: 866 (potential) branch divergence @  PC=0x1cf30 (main.1.sm_70.ptx:17650) @%p5138 bra BB0_1731;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1cf98 (main.1.sm_70.ptx:17666) shfl.sync.idx.b32 %r3975|%p2761, %r18453, %r6046, %r6066, %r6067;
GPGPU-Sim PTX: 867 (potential) branch divergence @  PC=0x1cfb8 (main.1.sm_70.ptx:17670) @%p5138 bra BB0_1733;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1d020 (main.1.sm_70.ptx:17686) shfl.sync.idx.b32 %r3979|%p2765, %r18453, %r6037, %r6066, %r6067;
GPGPU-Sim PTX: 868 (potential) branch divergence @  PC=0x1d040 (main.1.sm_70.ptx:17690) @%p5138 bra BB0_1735;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1d0a8 (main.1.sm_70.ptx:17706) add.s32 %r24922, %r24922, 1;
GPGPU-Sim PTX: 869 (potential) branch divergence @  PC=0x1d0b8 (main.1.sm_70.ptx:17708) @%p5142 bra BB0_1727;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1d0c0 (main.1.sm_70.ptx:17710) xor.b32 %r18516, %r6028, 173;
GPGPU-Sim PTX: 870 (potential) branch divergence @  PC=0x1d148 (main.1.sm_70.ptx:17729) @%p5144 bra BB0_1739;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1d1b0 (main.1.sm_70.ptx:17745) shfl.sync.idx.b32 %r3994|%p2773, %r18525, %r6036, %r6066, %r6067;
GPGPU-Sim PTX: 871 (potential) branch divergence @  PC=0x1d1d0 (main.1.sm_70.ptx:17749) @%p5144 bra BB0_1741;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1d238 (main.1.sm_70.ptx:17765) shfl.sync.idx.b32 %r3998|%p2777, %r18525, %r6046, %r6066, %r6067;
GPGPU-Sim PTX: 872 (potential) branch divergence @  PC=0x1d258 (main.1.sm_70.ptx:17769) @%p5144 bra BB0_1743;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1d2c0 (main.1.sm_70.ptx:17785) shfl.sync.idx.b32 %r4002|%p2781, %r18525, %r6037, %r6066, %r6067;
GPGPU-Sim PTX: 873 (potential) branch divergence @  PC=0x1d2e0 (main.1.sm_70.ptx:17789) @%p5144 bra BB0_1745;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1d348 (main.1.sm_70.ptx:17805) add.s32 %r24923, %r24923, 1;
GPGPU-Sim PTX: 874 (potential) branch divergence @  PC=0x1d358 (main.1.sm_70.ptx:17807) @%p5148 bra BB0_1737;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1d360 (main.1.sm_70.ptx:17809) xor.b32 %r18588, %r6028, 174;
GPGPU-Sim PTX: 875 (potential) branch divergence @  PC=0x1d3e8 (main.1.sm_70.ptx:17828) @%p5150 bra BB0_1749;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1d450 (main.1.sm_70.ptx:17844) shfl.sync.idx.b32 %r4017|%p2789, %r18597, %r6036, %r6066, %r6067;
GPGPU-Sim PTX: 876 (potential) branch divergence @  PC=0x1d470 (main.1.sm_70.ptx:17848) @%p5150 bra BB0_1751;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1d4d8 (main.1.sm_70.ptx:17864) shfl.sync.idx.b32 %r4021|%p2793, %r18597, %r6046, %r6066, %r6067;
GPGPU-Sim PTX: 877 (potential) branch divergence @  PC=0x1d4f8 (main.1.sm_70.ptx:17868) @%p5150 bra BB0_1753;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1d560 (main.1.sm_70.ptx:17884) shfl.sync.idx.b32 %r4025|%p2797, %r18597, %r6037, %r6066, %r6067;
GPGPU-Sim PTX: 878 (potential) branch divergence @  PC=0x1d580 (main.1.sm_70.ptx:17888) @%p5150 bra BB0_1755;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1d5e8 (main.1.sm_70.ptx:17904) add.s32 %r24924, %r24924, 1;
GPGPU-Sim PTX: 879 (potential) branch divergence @  PC=0x1d5f8 (main.1.sm_70.ptx:17906) @%p5154 bra BB0_1747;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1d600 (main.1.sm_70.ptx:17908) xor.b32 %r18660, %r6028, 175;
GPGPU-Sim PTX: 880 (potential) branch divergence @  PC=0x1d688 (main.1.sm_70.ptx:17927) @%p5156 bra BB0_1759;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1d6f0 (main.1.sm_70.ptx:17943) shfl.sync.idx.b32 %r4040|%p2805, %r18669, %r6036, %r6066, %r6067;
GPGPU-Sim PTX: 881 (potential) branch divergence @  PC=0x1d710 (main.1.sm_70.ptx:17947) @%p5156 bra BB0_1761;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1d778 (main.1.sm_70.ptx:17963) shfl.sync.idx.b32 %r4044|%p2809, %r18669, %r6046, %r6066, %r6067;
GPGPU-Sim PTX: 882 (potential) branch divergence @  PC=0x1d798 (main.1.sm_70.ptx:17967) @%p5156 bra BB0_1763;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1d800 (main.1.sm_70.ptx:17983) shfl.sync.idx.b32 %r4048|%p2813, %r18669, %r6037, %r6066, %r6067;
GPGPU-Sim PTX: 883 (potential) branch divergence @  PC=0x1d820 (main.1.sm_70.ptx:17987) @%p5156 bra BB0_1765;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1d888 (main.1.sm_70.ptx:18003) add.s32 %r24925, %r24925, 1;
GPGPU-Sim PTX: 884 (potential) branch divergence @  PC=0x1d898 (main.1.sm_70.ptx:18005) @%p5160 bra BB0_1757;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1d8a0 (main.1.sm_70.ptx:18007) xor.b32 %r18732, %r6028, 176;
GPGPU-Sim PTX: 885 (potential) branch divergence @  PC=0x1d928 (main.1.sm_70.ptx:18026) @%p5162 bra BB0_1769;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1d990 (main.1.sm_70.ptx:18042) shfl.sync.idx.b32 %r4063|%p2821, %r18741, %r6036, %r6066, %r6067;
GPGPU-Sim PTX: 886 (potential) branch divergence @  PC=0x1d9b0 (main.1.sm_70.ptx:18046) @%p5162 bra BB0_1771;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1da18 (main.1.sm_70.ptx:18062) shfl.sync.idx.b32 %r4067|%p2825, %r18741, %r6046, %r6066, %r6067;
GPGPU-Sim PTX: 887 (potential) branch divergence @  PC=0x1da38 (main.1.sm_70.ptx:18066) @%p5162 bra BB0_1773;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1daa0 (main.1.sm_70.ptx:18082) shfl.sync.idx.b32 %r4071|%p2829, %r18741, %r6037, %r6066, %r6067;
GPGPU-Sim PTX: 888 (potential) branch divergence @  PC=0x1dac0 (main.1.sm_70.ptx:18086) @%p5162 bra BB0_1775;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1db28 (main.1.sm_70.ptx:18102) add.s32 %r24926, %r24926, 1;
GPGPU-Sim PTX: 889 (potential) branch divergence @  PC=0x1db38 (main.1.sm_70.ptx:18104) @%p5166 bra BB0_1767;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1db40 (main.1.sm_70.ptx:18106) xor.b32 %r18804, %r6028, 177;
GPGPU-Sim PTX: 890 (potential) branch divergence @  PC=0x1dbc8 (main.1.sm_70.ptx:18125) @%p5168 bra BB0_1779;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1dc30 (main.1.sm_70.ptx:18141) shfl.sync.idx.b32 %r4086|%p2837, %r18813, %r6036, %r6066, %r6067;
GPGPU-Sim PTX: 891 (potential) branch divergence @  PC=0x1dc50 (main.1.sm_70.ptx:18145) @%p5168 bra BB0_1781;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1dcb8 (main.1.sm_70.ptx:18161) shfl.sync.idx.b32 %r4090|%p2841, %r18813, %r6046, %r6066, %r6067;
GPGPU-Sim PTX: 892 (potential) branch divergence @  PC=0x1dcd8 (main.1.sm_70.ptx:18165) @%p5168 bra BB0_1783;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1dd40 (main.1.sm_70.ptx:18181) shfl.sync.idx.b32 %r4094|%p2845, %r18813, %r6037, %r6066, %r6067;
GPGPU-Sim PTX: 893 (potential) branch divergence @  PC=0x1dd60 (main.1.sm_70.ptx:18185) @%p5168 bra BB0_1785;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1ddc8 (main.1.sm_70.ptx:18201) add.s32 %r24927, %r24927, 1;
GPGPU-Sim PTX: 894 (potential) branch divergence @  PC=0x1ddd8 (main.1.sm_70.ptx:18203) @%p5172 bra BB0_1777;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1dde0 (main.1.sm_70.ptx:18205) xor.b32 %r18876, %r6028, 178;
GPGPU-Sim PTX: 895 (potential) branch divergence @  PC=0x1de68 (main.1.sm_70.ptx:18224) @%p5174 bra BB0_1789;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1ded0 (main.1.sm_70.ptx:18240) shfl.sync.idx.b32 %r4109|%p2853, %r18885, %r6036, %r6066, %r6067;
GPGPU-Sim PTX: 896 (potential) branch divergence @  PC=0x1def0 (main.1.sm_70.ptx:18244) @%p5174 bra BB0_1791;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1df58 (main.1.sm_70.ptx:18260) shfl.sync.idx.b32 %r4113|%p2857, %r18885, %r6046, %r6066, %r6067;
GPGPU-Sim PTX: 897 (potential) branch divergence @  PC=0x1df78 (main.1.sm_70.ptx:18264) @%p5174 bra BB0_1793;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1dfe0 (main.1.sm_70.ptx:18280) shfl.sync.idx.b32 %r4117|%p2861, %r18885, %r6037, %r6066, %r6067;
GPGPU-Sim PTX: 898 (potential) branch divergence @  PC=0x1e000 (main.1.sm_70.ptx:18284) @%p5174 bra BB0_1795;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1e068 (main.1.sm_70.ptx:18300) add.s32 %r24928, %r24928, 1;
GPGPU-Sim PTX: 899 (potential) branch divergence @  PC=0x1e078 (main.1.sm_70.ptx:18302) @%p5178 bra BB0_1787;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1e080 (main.1.sm_70.ptx:18304) xor.b32 %r18948, %r6028, 179;
GPGPU-Sim PTX: 900 (potential) branch divergence @  PC=0x1e108 (main.1.sm_70.ptx:18323) @%p5180 bra BB0_1799;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1e170 (main.1.sm_70.ptx:18339) shfl.sync.idx.b32 %r4132|%p2869, %r18957, %r6036, %r6066, %r6067;
GPGPU-Sim PTX: 901 (potential) branch divergence @  PC=0x1e190 (main.1.sm_70.ptx:18343) @%p5180 bra BB0_1801;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1e1f8 (main.1.sm_70.ptx:18359) shfl.sync.idx.b32 %r4136|%p2873, %r18957, %r6046, %r6066, %r6067;
GPGPU-Sim PTX: 902 (potential) branch divergence @  PC=0x1e218 (main.1.sm_70.ptx:18363) @%p5180 bra BB0_1803;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1e280 (main.1.sm_70.ptx:18379) shfl.sync.idx.b32 %r4140|%p2877, %r18957, %r6037, %r6066, %r6067;
GPGPU-Sim PTX: 903 (potential) branch divergence @  PC=0x1e2a0 (main.1.sm_70.ptx:18383) @%p5180 bra BB0_1805;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1e308 (main.1.sm_70.ptx:18399) add.s32 %r24929, %r24929, 1;
GPGPU-Sim PTX: 904 (potential) branch divergence @  PC=0x1e318 (main.1.sm_70.ptx:18401) @%p5184 bra BB0_1797;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1e320 (main.1.sm_70.ptx:18403) xor.b32 %r19020, %r6028, 180;
GPGPU-Sim PTX: 905 (potential) branch divergence @  PC=0x1e3a8 (main.1.sm_70.ptx:18422) @%p5186 bra BB0_1809;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1e410 (main.1.sm_70.ptx:18438) shfl.sync.idx.b32 %r4155|%p2885, %r19029, %r6036, %r6066, %r6067;
GPGPU-Sim PTX: 906 (potential) branch divergence @  PC=0x1e430 (main.1.sm_70.ptx:18442) @%p5186 bra BB0_1811;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1e498 (main.1.sm_70.ptx:18458) shfl.sync.idx.b32 %r4159|%p2889, %r19029, %r6046, %r6066, %r6067;
GPGPU-Sim PTX: 907 (potential) branch divergence @  PC=0x1e4b8 (main.1.sm_70.ptx:18462) @%p5186 bra BB0_1813;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1e520 (main.1.sm_70.ptx:18478) shfl.sync.idx.b32 %r4163|%p2893, %r19029, %r6037, %r6066, %r6067;
GPGPU-Sim PTX: 908 (potential) branch divergence @  PC=0x1e540 (main.1.sm_70.ptx:18482) @%p5186 bra BB0_1815;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1e5a8 (main.1.sm_70.ptx:18498) add.s32 %r24930, %r24930, 1;
GPGPU-Sim PTX: 909 (potential) branch divergence @  PC=0x1e5b8 (main.1.sm_70.ptx:18500) @%p5190 bra BB0_1807;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1e5c0 (main.1.sm_70.ptx:18502) xor.b32 %r19092, %r6028, 181;
GPGPU-Sim PTX: 910 (potential) branch divergence @  PC=0x1e648 (main.1.sm_70.ptx:18521) @%p5192 bra BB0_1819;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1e6b0 (main.1.sm_70.ptx:18537) shfl.sync.idx.b32 %r4178|%p2901, %r19101, %r6036, %r6066, %r6067;
GPGPU-Sim PTX: 911 (potential) branch divergence @  PC=0x1e6d0 (main.1.sm_70.ptx:18541) @%p5192 bra BB0_1821;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1e738 (main.1.sm_70.ptx:18557) shfl.sync.idx.b32 %r4182|%p2905, %r19101, %r6046, %r6066, %r6067;
GPGPU-Sim PTX: 912 (potential) branch divergence @  PC=0x1e758 (main.1.sm_70.ptx:18561) @%p5192 bra BB0_1823;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1e7c0 (main.1.sm_70.ptx:18577) shfl.sync.idx.b32 %r4186|%p2909, %r19101, %r6037, %r6066, %r6067;
GPGPU-Sim PTX: 913 (potential) branch divergence @  PC=0x1e7e0 (main.1.sm_70.ptx:18581) @%p5192 bra BB0_1825;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1e848 (main.1.sm_70.ptx:18597) add.s32 %r24931, %r24931, 1;
GPGPU-Sim PTX: 914 (potential) branch divergence @  PC=0x1e858 (main.1.sm_70.ptx:18599) @%p5196 bra BB0_1817;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1e860 (main.1.sm_70.ptx:18601) xor.b32 %r19164, %r6028, 182;
GPGPU-Sim PTX: 915 (potential) branch divergence @  PC=0x1e8e8 (main.1.sm_70.ptx:18620) @%p5198 bra BB0_1829;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1e950 (main.1.sm_70.ptx:18636) shfl.sync.idx.b32 %r4201|%p2917, %r19173, %r6036, %r6066, %r6067;
GPGPU-Sim PTX: 916 (potential) branch divergence @  PC=0x1e970 (main.1.sm_70.ptx:18640) @%p5198 bra BB0_1831;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1e9d8 (main.1.sm_70.ptx:18656) shfl.sync.idx.b32 %r4205|%p2921, %r19173, %r6046, %r6066, %r6067;
GPGPU-Sim PTX: 917 (potential) branch divergence @  PC=0x1e9f8 (main.1.sm_70.ptx:18660) @%p5198 bra BB0_1833;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1ea60 (main.1.sm_70.ptx:18676) shfl.sync.idx.b32 %r4209|%p2925, %r19173, %r6037, %r6066, %r6067;
GPGPU-Sim PTX: 918 (potential) branch divergence @  PC=0x1ea80 (main.1.sm_70.ptx:18680) @%p5198 bra BB0_1835;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1eae8 (main.1.sm_70.ptx:18696) add.s32 %r24932, %r24932, 1;
GPGPU-Sim PTX: 919 (potential) branch divergence @  PC=0x1eaf8 (main.1.sm_70.ptx:18698) @%p5202 bra BB0_1827;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1eb00 (main.1.sm_70.ptx:18700) xor.b32 %r19236, %r6028, 183;
GPGPU-Sim PTX: 920 (potential) branch divergence @  PC=0x1eb88 (main.1.sm_70.ptx:18719) @%p5204 bra BB0_1839;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1ebf0 (main.1.sm_70.ptx:18735) shfl.sync.idx.b32 %r4224|%p2933, %r19245, %r6036, %r6066, %r6067;
GPGPU-Sim PTX: 921 (potential) branch divergence @  PC=0x1ec10 (main.1.sm_70.ptx:18739) @%p5204 bra BB0_1841;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1ec78 (main.1.sm_70.ptx:18755) shfl.sync.idx.b32 %r4228|%p2937, %r19245, %r6046, %r6066, %r6067;
GPGPU-Sim PTX: 922 (potential) branch divergence @  PC=0x1ec98 (main.1.sm_70.ptx:18759) @%p5204 bra BB0_1843;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1ed00 (main.1.sm_70.ptx:18775) shfl.sync.idx.b32 %r4232|%p2941, %r19245, %r6037, %r6066, %r6067;
GPGPU-Sim PTX: 923 (potential) branch divergence @  PC=0x1ed20 (main.1.sm_70.ptx:18779) @%p5204 bra BB0_1845;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1ed88 (main.1.sm_70.ptx:18795) add.s32 %r24933, %r24933, 1;
GPGPU-Sim PTX: 924 (potential) branch divergence @  PC=0x1ed98 (main.1.sm_70.ptx:18797) @%p5208 bra BB0_1837;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1eda0 (main.1.sm_70.ptx:18799) xor.b32 %r19308, %r6028, 184;
GPGPU-Sim PTX: 925 (potential) branch divergence @  PC=0x1ee28 (main.1.sm_70.ptx:18818) @%p5210 bra BB0_1849;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1ee90 (main.1.sm_70.ptx:18834) shfl.sync.idx.b32 %r4247|%p2949, %r19317, %r6036, %r6066, %r6067;
GPGPU-Sim PTX: 926 (potential) branch divergence @  PC=0x1eeb0 (main.1.sm_70.ptx:18838) @%p5210 bra BB0_1851;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1ef18 (main.1.sm_70.ptx:18854) shfl.sync.idx.b32 %r4251|%p2953, %r19317, %r6046, %r6066, %r6067;
GPGPU-Sim PTX: 927 (potential) branch divergence @  PC=0x1ef38 (main.1.sm_70.ptx:18858) @%p5210 bra BB0_1853;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1efa0 (main.1.sm_70.ptx:18874) shfl.sync.idx.b32 %r4255|%p2957, %r19317, %r6037, %r6066, %r6067;
GPGPU-Sim PTX: 928 (potential) branch divergence @  PC=0x1efc0 (main.1.sm_70.ptx:18878) @%p5210 bra BB0_1855;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1f028 (main.1.sm_70.ptx:18894) add.s32 %r24934, %r24934, 1;
GPGPU-Sim PTX: 929 (potential) branch divergence @  PC=0x1f038 (main.1.sm_70.ptx:18896) @%p5214 bra BB0_1847;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1f040 (main.1.sm_70.ptx:18898) xor.b32 %r19380, %r6028, 185;
GPGPU-Sim PTX: 930 (potential) branch divergence @  PC=0x1f0c8 (main.1.sm_70.ptx:18917) @%p5216 bra BB0_1859;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1f130 (main.1.sm_70.ptx:18933) shfl.sync.idx.b32 %r4270|%p2965, %r19389, %r6036, %r6066, %r6067;
GPGPU-Sim PTX: 931 (potential) branch divergence @  PC=0x1f150 (main.1.sm_70.ptx:18937) @%p5216 bra BB0_1861;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1f1b8 (main.1.sm_70.ptx:18953) shfl.sync.idx.b32 %r4274|%p2969, %r19389, %r6046, %r6066, %r6067;
GPGPU-Sim PTX: 932 (potential) branch divergence @  PC=0x1f1d8 (main.1.sm_70.ptx:18957) @%p5216 bra BB0_1863;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1f240 (main.1.sm_70.ptx:18973) shfl.sync.idx.b32 %r4278|%p2973, %r19389, %r6037, %r6066, %r6067;
GPGPU-Sim PTX: 933 (potential) branch divergence @  PC=0x1f260 (main.1.sm_70.ptx:18977) @%p5216 bra BB0_1865;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1f2c8 (main.1.sm_70.ptx:18993) add.s32 %r24935, %r24935, 1;
GPGPU-Sim PTX: 934 (potential) branch divergence @  PC=0x1f2d8 (main.1.sm_70.ptx:18995) @%p5220 bra BB0_1857;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1f2e0 (main.1.sm_70.ptx:18997) xor.b32 %r19452, %r6028, 186;
GPGPU-Sim PTX: 935 (potential) branch divergence @  PC=0x1f368 (main.1.sm_70.ptx:19016) @%p5222 bra BB0_1869;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1f3d0 (main.1.sm_70.ptx:19032) shfl.sync.idx.b32 %r4293|%p2981, %r19461, %r6036, %r6066, %r6067;
GPGPU-Sim PTX: 936 (potential) branch divergence @  PC=0x1f3f0 (main.1.sm_70.ptx:19036) @%p5222 bra BB0_1871;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1f458 (main.1.sm_70.ptx:19052) shfl.sync.idx.b32 %r4297|%p2985, %r19461, %r6046, %r6066, %r6067;
GPGPU-Sim PTX: 937 (potential) branch divergence @  PC=0x1f478 (main.1.sm_70.ptx:19056) @%p5222 bra BB0_1873;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1f4e0 (main.1.sm_70.ptx:19072) shfl.sync.idx.b32 %r4301|%p2989, %r19461, %r6037, %r6066, %r6067;
GPGPU-Sim PTX: 938 (potential) branch divergence @  PC=0x1f500 (main.1.sm_70.ptx:19076) @%p5222 bra BB0_1875;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1f568 (main.1.sm_70.ptx:19092) add.s32 %r24936, %r24936, 1;
GPGPU-Sim PTX: 939 (potential) branch divergence @  PC=0x1f578 (main.1.sm_70.ptx:19094) @%p5226 bra BB0_1867;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1f580 (main.1.sm_70.ptx:19096) xor.b32 %r19524, %r6028, 187;
GPGPU-Sim PTX: 940 (potential) branch divergence @  PC=0x1f608 (main.1.sm_70.ptx:19115) @%p5228 bra BB0_1879;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1f670 (main.1.sm_70.ptx:19131) shfl.sync.idx.b32 %r4316|%p2997, %r19533, %r6036, %r6066, %r6067;
GPGPU-Sim PTX: 941 (potential) branch divergence @  PC=0x1f690 (main.1.sm_70.ptx:19135) @%p5228 bra BB0_1881;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1f6f8 (main.1.sm_70.ptx:19151) shfl.sync.idx.b32 %r4320|%p3001, %r19533, %r6046, %r6066, %r6067;
GPGPU-Sim PTX: 942 (potential) branch divergence @  PC=0x1f718 (main.1.sm_70.ptx:19155) @%p5228 bra BB0_1883;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1f780 (main.1.sm_70.ptx:19171) shfl.sync.idx.b32 %r4324|%p3005, %r19533, %r6037, %r6066, %r6067;
GPGPU-Sim PTX: 943 (potential) branch divergence @  PC=0x1f7a0 (main.1.sm_70.ptx:19175) @%p5228 bra BB0_1885;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1f808 (main.1.sm_70.ptx:19191) add.s32 %r24937, %r24937, 1;
GPGPU-Sim PTX: 944 (potential) branch divergence @  PC=0x1f818 (main.1.sm_70.ptx:19193) @%p5232 bra BB0_1877;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1f820 (main.1.sm_70.ptx:19195) xor.b32 %r19596, %r6028, 188;
GPGPU-Sim PTX: 945 (potential) branch divergence @  PC=0x1f8a8 (main.1.sm_70.ptx:19214) @%p5234 bra BB0_1889;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1f910 (main.1.sm_70.ptx:19230) shfl.sync.idx.b32 %r4339|%p3013, %r19605, %r6036, %r6066, %r6067;
GPGPU-Sim PTX: 946 (potential) branch divergence @  PC=0x1f930 (main.1.sm_70.ptx:19234) @%p5234 bra BB0_1891;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1f998 (main.1.sm_70.ptx:19250) shfl.sync.idx.b32 %r4343|%p3017, %r19605, %r6046, %r6066, %r6067;
GPGPU-Sim PTX: 947 (potential) branch divergence @  PC=0x1f9b8 (main.1.sm_70.ptx:19254) @%p5234 bra BB0_1893;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1fa20 (main.1.sm_70.ptx:19270) shfl.sync.idx.b32 %r4347|%p3021, %r19605, %r6037, %r6066, %r6067;
GPGPU-Sim PTX: 948 (potential) branch divergence @  PC=0x1fa40 (main.1.sm_70.ptx:19274) @%p5234 bra BB0_1895;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1faa8 (main.1.sm_70.ptx:19290) add.s32 %r24938, %r24938, 1;
GPGPU-Sim PTX: 949 (potential) branch divergence @  PC=0x1fab8 (main.1.sm_70.ptx:19292) @%p5238 bra BB0_1887;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1fac0 (main.1.sm_70.ptx:19294) xor.b32 %r19668, %r6028, 189;
GPGPU-Sim PTX: 950 (potential) branch divergence @  PC=0x1fb48 (main.1.sm_70.ptx:19313) @%p5240 bra BB0_1899;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1fbb0 (main.1.sm_70.ptx:19329) shfl.sync.idx.b32 %r4362|%p3029, %r19677, %r6036, %r6066, %r6067;
GPGPU-Sim PTX: 951 (potential) branch divergence @  PC=0x1fbd0 (main.1.sm_70.ptx:19333) @%p5240 bra BB0_1901;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1fc38 (main.1.sm_70.ptx:19349) shfl.sync.idx.b32 %r4366|%p3033, %r19677, %r6046, %r6066, %r6067;
GPGPU-Sim PTX: 952 (potential) branch divergence @  PC=0x1fc58 (main.1.sm_70.ptx:19353) @%p5240 bra BB0_1903;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1fcc0 (main.1.sm_70.ptx:19369) shfl.sync.idx.b32 %r4370|%p3037, %r19677, %r6037, %r6066, %r6067;
GPGPU-Sim PTX: 953 (potential) branch divergence @  PC=0x1fce0 (main.1.sm_70.ptx:19373) @%p5240 bra BB0_1905;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1fd48 (main.1.sm_70.ptx:19389) add.s32 %r24939, %r24939, 1;
GPGPU-Sim PTX: 954 (potential) branch divergence @  PC=0x1fd58 (main.1.sm_70.ptx:19391) @%p5244 bra BB0_1897;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1fd60 (main.1.sm_70.ptx:19393) xor.b32 %r19740, %r6028, 190;
GPGPU-Sim PTX: 955 (potential) branch divergence @  PC=0x1fde8 (main.1.sm_70.ptx:19412) @%p5246 bra BB0_1909;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1fe50 (main.1.sm_70.ptx:19428) shfl.sync.idx.b32 %r4385|%p3045, %r19749, %r6036, %r6066, %r6067;
GPGPU-Sim PTX: 956 (potential) branch divergence @  PC=0x1fe70 (main.1.sm_70.ptx:19432) @%p5246 bra BB0_1911;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1fed8 (main.1.sm_70.ptx:19448) shfl.sync.idx.b32 %r4389|%p3049, %r19749, %r6046, %r6066, %r6067;
GPGPU-Sim PTX: 957 (potential) branch divergence @  PC=0x1fef8 (main.1.sm_70.ptx:19452) @%p5246 bra BB0_1913;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1ff60 (main.1.sm_70.ptx:19468) shfl.sync.idx.b32 %r4393|%p3053, %r19749, %r6037, %r6066, %r6067;
GPGPU-Sim PTX: 958 (potential) branch divergence @  PC=0x1ff80 (main.1.sm_70.ptx:19472) @%p5246 bra BB0_1915;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1ffe8 (main.1.sm_70.ptx:19488) add.s32 %r24940, %r24940, 1;
GPGPU-Sim PTX: 959 (potential) branch divergence @  PC=0x1fff8 (main.1.sm_70.ptx:19490) @%p5250 bra BB0_1907;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x20000 (main.1.sm_70.ptx:19492) xor.b32 %r19812, %r6028, 191;
GPGPU-Sim PTX: 960 (potential) branch divergence @  PC=0x20088 (main.1.sm_70.ptx:19511) @%p5252 bra BB0_1919;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x200f0 (main.1.sm_70.ptx:19527) shfl.sync.idx.b32 %r4408|%p3061, %r19821, %r6036, %r6066, %r6067;
GPGPU-Sim PTX: 961 (potential) branch divergence @  PC=0x20110 (main.1.sm_70.ptx:19531) @%p5252 bra BB0_1921;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x20178 (main.1.sm_70.ptx:19547) shfl.sync.idx.b32 %r4412|%p3065, %r19821, %r6046, %r6066, %r6067;
GPGPU-Sim PTX: 962 (potential) branch divergence @  PC=0x20198 (main.1.sm_70.ptx:19551) @%p5252 bra BB0_1923;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x20200 (main.1.sm_70.ptx:19567) shfl.sync.idx.b32 %r4416|%p3069, %r19821, %r6037, %r6066, %r6067;
GPGPU-Sim PTX: 963 (potential) branch divergence @  PC=0x20220 (main.1.sm_70.ptx:19571) @%p5252 bra BB0_1925;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x20288 (main.1.sm_70.ptx:19587) add.s32 %r24941, %r24941, 1;
GPGPU-Sim PTX: 964 (potential) branch divergence @  PC=0x20298 (main.1.sm_70.ptx:19589) @%p5256 bra BB0_1917;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x202a0 (main.1.sm_70.ptx:19591) xor.b32 %r19884, %r6028, 192;
GPGPU-Sim PTX: 965 (potential) branch divergence @  PC=0x20328 (main.1.sm_70.ptx:19610) @%p5258 bra BB0_1929;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x20390 (main.1.sm_70.ptx:19626) shfl.sync.idx.b32 %r4431|%p3077, %r19893, %r6036, %r6066, %r6067;
GPGPU-Sim PTX: 966 (potential) branch divergence @  PC=0x203b0 (main.1.sm_70.ptx:19630) @%p5258 bra BB0_1931;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x20418 (main.1.sm_70.ptx:19646) shfl.sync.idx.b32 %r4435|%p3081, %r19893, %r6046, %r6066, %r6067;
GPGPU-Sim PTX: 967 (potential) branch divergence @  PC=0x20438 (main.1.sm_70.ptx:19650) @%p5258 bra BB0_1933;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x204a0 (main.1.sm_70.ptx:19666) shfl.sync.idx.b32 %r4439|%p3085, %r19893, %r6037, %r6066, %r6067;
GPGPU-Sim PTX: 968 (potential) branch divergence @  PC=0x204c0 (main.1.sm_70.ptx:19670) @%p5258 bra BB0_1935;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x20528 (main.1.sm_70.ptx:19686) add.s32 %r24942, %r24942, 1;
GPGPU-Sim PTX: 969 (potential) branch divergence @  PC=0x20538 (main.1.sm_70.ptx:19688) @%p5262 bra BB0_1927;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x20540 (main.1.sm_70.ptx:19690) xor.b32 %r19956, %r6028, 193;
GPGPU-Sim PTX: 970 (potential) branch divergence @  PC=0x205c8 (main.1.sm_70.ptx:19709) @%p5264 bra BB0_1939;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x20630 (main.1.sm_70.ptx:19725) shfl.sync.idx.b32 %r4454|%p3093, %r19965, %r6036, %r6066, %r6067;
GPGPU-Sim PTX: 971 (potential) branch divergence @  PC=0x20650 (main.1.sm_70.ptx:19729) @%p5264 bra BB0_1941;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x206b8 (main.1.sm_70.ptx:19745) shfl.sync.idx.b32 %r4458|%p3097, %r19965, %r6046, %r6066, %r6067;
GPGPU-Sim PTX: 972 (potential) branch divergence @  PC=0x206d8 (main.1.sm_70.ptx:19749) @%p5264 bra BB0_1943;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x20740 (main.1.sm_70.ptx:19765) shfl.sync.idx.b32 %r4462|%p3101, %r19965, %r6037, %r6066, %r6067;
GPGPU-Sim PTX: 973 (potential) branch divergence @  PC=0x20760 (main.1.sm_70.ptx:19769) @%p5264 bra BB0_1945;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x207c8 (main.1.sm_70.ptx:19785) add.s32 %r24943, %r24943, 1;
GPGPU-Sim PTX: 974 (potential) branch divergence @  PC=0x207d8 (main.1.sm_70.ptx:19787) @%p5268 bra BB0_1937;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x207e0 (main.1.sm_70.ptx:19789) xor.b32 %r20028, %r6028, 194;
GPGPU-Sim PTX: 975 (potential) branch divergence @  PC=0x20868 (main.1.sm_70.ptx:19808) @%p5270 bra BB0_1949;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x208d0 (main.1.sm_70.ptx:19824) shfl.sync.idx.b32 %r4477|%p3109, %r20037, %r6036, %r6066, %r6067;
GPGPU-Sim PTX: 976 (potential) branch divergence @  PC=0x208f0 (main.1.sm_70.ptx:19828) @%p5270 bra BB0_1951;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x20958 (main.1.sm_70.ptx:19844) shfl.sync.idx.b32 %r4481|%p3113, %r20037, %r6046, %r6066, %r6067;
GPGPU-Sim PTX: 977 (potential) branch divergence @  PC=0x20978 (main.1.sm_70.ptx:19848) @%p5270 bra BB0_1953;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x209e0 (main.1.sm_70.ptx:19864) shfl.sync.idx.b32 %r4485|%p3117, %r20037, %r6037, %r6066, %r6067;
GPGPU-Sim PTX: 978 (potential) branch divergence @  PC=0x20a00 (main.1.sm_70.ptx:19868) @%p5270 bra BB0_1955;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x20a68 (main.1.sm_70.ptx:19884) add.s32 %r24944, %r24944, 1;
GPGPU-Sim PTX: 979 (potential) branch divergence @  PC=0x20a78 (main.1.sm_70.ptx:19886) @%p5274 bra BB0_1947;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x20a80 (main.1.sm_70.ptx:19888) xor.b32 %r20100, %r6028, 195;
GPGPU-Sim PTX: 980 (potential) branch divergence @  PC=0x20b08 (main.1.sm_70.ptx:19907) @%p5276 bra BB0_1959;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x20b70 (main.1.sm_70.ptx:19923) shfl.sync.idx.b32 %r4500|%p3125, %r20109, %r6036, %r6066, %r6067;
GPGPU-Sim PTX: 981 (potential) branch divergence @  PC=0x20b90 (main.1.sm_70.ptx:19927) @%p5276 bra BB0_1961;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x20bf8 (main.1.sm_70.ptx:19943) shfl.sync.idx.b32 %r4504|%p3129, %r20109, %r6046, %r6066, %r6067;
GPGPU-Sim PTX: 982 (potential) branch divergence @  PC=0x20c18 (main.1.sm_70.ptx:19947) @%p5276 bra BB0_1963;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x20c80 (main.1.sm_70.ptx:19963) shfl.sync.idx.b32 %r4508|%p3133, %r20109, %r6037, %r6066, %r6067;
GPGPU-Sim PTX: 983 (potential) branch divergence @  PC=0x20ca0 (main.1.sm_70.ptx:19967) @%p5276 bra BB0_1965;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x20d08 (main.1.sm_70.ptx:19983) add.s32 %r24945, %r24945, 1;
GPGPU-Sim PTX: 984 (potential) branch divergence @  PC=0x20d18 (main.1.sm_70.ptx:19985) @%p5280 bra BB0_1957;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x20d20 (main.1.sm_70.ptx:19987) xor.b32 %r20172, %r6028, 196;
GPGPU-Sim PTX: 985 (potential) branch divergence @  PC=0x20da8 (main.1.sm_70.ptx:20006) @%p5282 bra BB0_1969;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x20e10 (main.1.sm_70.ptx:20022) shfl.sync.idx.b32 %r4523|%p3141, %r20181, %r6036, %r6066, %r6067;
GPGPU-Sim PTX: 986 (potential) branch divergence @  PC=0x20e30 (main.1.sm_70.ptx:20026) @%p5282 bra BB0_1971;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x20e98 (main.1.sm_70.ptx:20042) shfl.sync.idx.b32 %r4527|%p3145, %r20181, %r6046, %r6066, %r6067;
GPGPU-Sim PTX: 987 (potential) branch divergence @  PC=0x20eb8 (main.1.sm_70.ptx:20046) @%p5282 bra BB0_1973;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x20f20 (main.1.sm_70.ptx:20062) shfl.sync.idx.b32 %r4531|%p3149, %r20181, %r6037, %r6066, %r6067;
GPGPU-Sim PTX: 988 (potential) branch divergence @  PC=0x20f40 (main.1.sm_70.ptx:20066) @%p5282 bra BB0_1975;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x20fa8 (main.1.sm_70.ptx:20082) add.s32 %r24946, %r24946, 1;
GPGPU-Sim PTX: 989 (potential) branch divergence @  PC=0x20fb8 (main.1.sm_70.ptx:20084) @%p5286 bra BB0_1967;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x20fc0 (main.1.sm_70.ptx:20086) xor.b32 %r20244, %r6028, 197;
GPGPU-Sim PTX: 990 (potential) branch divergence @  PC=0x21048 (main.1.sm_70.ptx:20105) @%p5288 bra BB0_1979;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x210b0 (main.1.sm_70.ptx:20121) shfl.sync.idx.b32 %r4546|%p3157, %r20253, %r6036, %r6066, %r6067;
GPGPU-Sim PTX: 991 (potential) branch divergence @  PC=0x210d0 (main.1.sm_70.ptx:20125) @%p5288 bra BB0_1981;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x21138 (main.1.sm_70.ptx:20141) shfl.sync.idx.b32 %r4550|%p3161, %r20253, %r6046, %r6066, %r6067;
GPGPU-Sim PTX: 992 (potential) branch divergence @  PC=0x21158 (main.1.sm_70.ptx:20145) @%p5288 bra BB0_1983;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x211c0 (main.1.sm_70.ptx:20161) shfl.sync.idx.b32 %r4554|%p3165, %r20253, %r6037, %r6066, %r6067;
GPGPU-Sim PTX: 993 (potential) branch divergence @  PC=0x211e0 (main.1.sm_70.ptx:20165) @%p5288 bra BB0_1985;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x21248 (main.1.sm_70.ptx:20181) add.s32 %r24947, %r24947, 1;
GPGPU-Sim PTX: 994 (potential) branch divergence @  PC=0x21258 (main.1.sm_70.ptx:20183) @%p5292 bra BB0_1977;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x21260 (main.1.sm_70.ptx:20185) xor.b32 %r20316, %r6028, 198;
GPGPU-Sim PTX: 995 (potential) branch divergence @  PC=0x212e8 (main.1.sm_70.ptx:20204) @%p5294 bra BB0_1989;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x21350 (main.1.sm_70.ptx:20220) shfl.sync.idx.b32 %r4569|%p3173, %r20325, %r6036, %r6066, %r6067;
GPGPU-Sim PTX: 996 (potential) branch divergence @  PC=0x21370 (main.1.sm_70.ptx:20224) @%p5294 bra BB0_1991;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x213d8 (main.1.sm_70.ptx:20240) shfl.sync.idx.b32 %r4573|%p3177, %r20325, %r6046, %r6066, %r6067;
GPGPU-Sim PTX: 997 (potential) branch divergence @  PC=0x213f8 (main.1.sm_70.ptx:20244) @%p5294 bra BB0_1993;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x21460 (main.1.sm_70.ptx:20260) shfl.sync.idx.b32 %r4577|%p3181, %r20325, %r6037, %r6066, %r6067;
GPGPU-Sim PTX: 998 (potential) branch divergence @  PC=0x21480 (main.1.sm_70.ptx:20264) @%p5294 bra BB0_1995;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x214e8 (main.1.sm_70.ptx:20280) add.s32 %r24948, %r24948, 1;
GPGPU-Sim PTX: 999 (potential) branch divergence @  PC=0x214f8 (main.1.sm_70.ptx:20282) @%p5298 bra BB0_1987;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x21500 (main.1.sm_70.ptx:20284) xor.b32 %r20388, %r6028, 199;
GPGPU-Sim PTX: 1000 (potential) branch divergence @  PC=0x21588 (main.1.sm_70.ptx:20303) @%p5300 bra BB0_1999;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x215f0 (main.1.sm_70.ptx:20319) shfl.sync.idx.b32 %r4592|%p3189, %r20397, %r6036, %r6066, %r6067;
GPGPU-Sim PTX: 1001 (potential) branch divergence @  PC=0x21610 (main.1.sm_70.ptx:20323) @%p5300 bra BB0_2001;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x21678 (main.1.sm_70.ptx:20339) shfl.sync.idx.b32 %r4596|%p3193, %r20397, %r6046, %r6066, %r6067;
GPGPU-Sim PTX: 1002 (potential) branch divergence @  PC=0x21698 (main.1.sm_70.ptx:20343) @%p5300 bra BB0_2003;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x21700 (main.1.sm_70.ptx:20359) shfl.sync.idx.b32 %r4600|%p3197, %r20397, %r6037, %r6066, %r6067;
GPGPU-Sim PTX: 1003 (potential) branch divergence @  PC=0x21720 (main.1.sm_70.ptx:20363) @%p5300 bra BB0_2005;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x21788 (main.1.sm_70.ptx:20379) add.s32 %r24949, %r24949, 1;
GPGPU-Sim PTX: 1004 (potential) branch divergence @  PC=0x21798 (main.1.sm_70.ptx:20381) @%p5304 bra BB0_1997;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x217a0 (main.1.sm_70.ptx:20383) xor.b32 %r20460, %r6028, 200;
GPGPU-Sim PTX: 1005 (potential) branch divergence @  PC=0x21828 (main.1.sm_70.ptx:20402) @%p5306 bra BB0_2009;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x21890 (main.1.sm_70.ptx:20418) shfl.sync.idx.b32 %r4615|%p3205, %r20469, %r6036, %r6066, %r6067;
GPGPU-Sim PTX: 1006 (potential) branch divergence @  PC=0x218b0 (main.1.sm_70.ptx:20422) @%p5306 bra BB0_2011;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x21918 (main.1.sm_70.ptx:20438) shfl.sync.idx.b32 %r4619|%p3209, %r20469, %r6046, %r6066, %r6067;
GPGPU-Sim PTX: 1007 (potential) branch divergence @  PC=0x21938 (main.1.sm_70.ptx:20442) @%p5306 bra BB0_2013;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x219a0 (main.1.sm_70.ptx:20458) shfl.sync.idx.b32 %r4623|%p3213, %r20469, %r6037, %r6066, %r6067;
GPGPU-Sim PTX: 1008 (potential) branch divergence @  PC=0x219c0 (main.1.sm_70.ptx:20462) @%p5306 bra BB0_2015;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x21a28 (main.1.sm_70.ptx:20478) add.s32 %r24950, %r24950, 1;
GPGPU-Sim PTX: 1009 (potential) branch divergence @  PC=0x21a38 (main.1.sm_70.ptx:20480) @%p5310 bra BB0_2007;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x21a40 (main.1.sm_70.ptx:20482) xor.b32 %r20532, %r6028, 201;
GPGPU-Sim PTX: 1010 (potential) branch divergence @  PC=0x21ac8 (main.1.sm_70.ptx:20501) @%p5312 bra BB0_2019;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x21b30 (main.1.sm_70.ptx:20517) shfl.sync.idx.b32 %r4638|%p3221, %r20541, %r6036, %r6066, %r6067;
GPGPU-Sim PTX: 1011 (potential) branch divergence @  PC=0x21b50 (main.1.sm_70.ptx:20521) @%p5312 bra BB0_2021;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x21bb8 (main.1.sm_70.ptx:20537) shfl.sync.idx.b32 %r4642|%p3225, %r20541, %r6046, %r6066, %r6067;
GPGPU-Sim PTX: 1012 (potential) branch divergence @  PC=0x21bd8 (main.1.sm_70.ptx:20541) @%p5312 bra BB0_2023;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x21c40 (main.1.sm_70.ptx:20557) shfl.sync.idx.b32 %r4646|%p3229, %r20541, %r6037, %r6066, %r6067;
GPGPU-Sim PTX: 1013 (potential) branch divergence @  PC=0x21c60 (main.1.sm_70.ptx:20561) @%p5312 bra BB0_2025;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x21cc8 (main.1.sm_70.ptx:20577) add.s32 %r24951, %r24951, 1;
GPGPU-Sim PTX: 1014 (potential) branch divergence @  PC=0x21cd8 (main.1.sm_70.ptx:20579) @%p5316 bra BB0_2017;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x21ce0 (main.1.sm_70.ptx:20581) xor.b32 %r20604, %r6028, 202;
GPGPU-Sim PTX: 1015 (potential) branch divergence @  PC=0x21d68 (main.1.sm_70.ptx:20600) @%p5318 bra BB0_2029;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x21dd0 (main.1.sm_70.ptx:20616) shfl.sync.idx.b32 %r4661|%p3237, %r20613, %r6036, %r6066, %r6067;
GPGPU-Sim PTX: 1016 (potential) branch divergence @  PC=0x21df0 (main.1.sm_70.ptx:20620) @%p5318 bra BB0_2031;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x21e58 (main.1.sm_70.ptx:20636) shfl.sync.idx.b32 %r4665|%p3241, %r20613, %r6046, %r6066, %r6067;
GPGPU-Sim PTX: 1017 (potential) branch divergence @  PC=0x21e78 (main.1.sm_70.ptx:20640) @%p5318 bra BB0_2033;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x21ee0 (main.1.sm_70.ptx:20656) shfl.sync.idx.b32 %r4669|%p3245, %r20613, %r6037, %r6066, %r6067;
GPGPU-Sim PTX: 1018 (potential) branch divergence @  PC=0x21f00 (main.1.sm_70.ptx:20660) @%p5318 bra BB0_2035;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x21f68 (main.1.sm_70.ptx:20676) add.s32 %r24952, %r24952, 1;
GPGPU-Sim PTX: 1019 (potential) branch divergence @  PC=0x21f78 (main.1.sm_70.ptx:20678) @%p5322 bra BB0_2027;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x21f80 (main.1.sm_70.ptx:20680) xor.b32 %r20676, %r6028, 203;
GPGPU-Sim PTX: 1020 (potential) branch divergence @  PC=0x22008 (main.1.sm_70.ptx:20699) @%p5324 bra BB0_2039;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x22070 (main.1.sm_70.ptx:20715) shfl.sync.idx.b32 %r4684|%p3253, %r20685, %r6036, %r6066, %r6067;
GPGPU-Sim PTX: 1021 (potential) branch divergence @  PC=0x22090 (main.1.sm_70.ptx:20719) @%p5324 bra BB0_2041;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x220f8 (main.1.sm_70.ptx:20735) shfl.sync.idx.b32 %r4688|%p3257, %r20685, %r6046, %r6066, %r6067;
GPGPU-Sim PTX: 1022 (potential) branch divergence @  PC=0x22118 (main.1.sm_70.ptx:20739) @%p5324 bra BB0_2043;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x22180 (main.1.sm_70.ptx:20755) shfl.sync.idx.b32 %r4692|%p3261, %r20685, %r6037, %r6066, %r6067;
GPGPU-Sim PTX: 1023 (potential) branch divergence @  PC=0x221a0 (main.1.sm_70.ptx:20759) @%p5324 bra BB0_2045;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x22208 (main.1.sm_70.ptx:20775) add.s32 %r24953, %r24953, 1;
GPGPU-Sim PTX: 1024 (potential) branch divergence @  PC=0x22218 (main.1.sm_70.ptx:20777) @%p5328 bra BB0_2037;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x22220 (main.1.sm_70.ptx:20779) xor.b32 %r20748, %r6028, 204;
GPGPU-Sim PTX: 1025 (potential) branch divergence @  PC=0x222a8 (main.1.sm_70.ptx:20798) @%p5330 bra BB0_2049;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x22310 (main.1.sm_70.ptx:20814) shfl.sync.idx.b32 %r4707|%p3269, %r20757, %r6036, %r6066, %r6067;
GPGPU-Sim PTX: 1026 (potential) branch divergence @  PC=0x22330 (main.1.sm_70.ptx:20818) @%p5330 bra BB0_2051;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x22398 (main.1.sm_70.ptx:20834) shfl.sync.idx.b32 %r4711|%p3273, %r20757, %r6046, %r6066, %r6067;
GPGPU-Sim PTX: 1027 (potential) branch divergence @  PC=0x223b8 (main.1.sm_70.ptx:20838) @%p5330 bra BB0_2053;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x22420 (main.1.sm_70.ptx:20854) shfl.sync.idx.b32 %r4715|%p3277, %r20757, %r6037, %r6066, %r6067;
GPGPU-Sim PTX: 1028 (potential) branch divergence @  PC=0x22440 (main.1.sm_70.ptx:20858) @%p5330 bra BB0_2055;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x224a8 (main.1.sm_70.ptx:20874) add.s32 %r24954, %r24954, 1;
GPGPU-Sim PTX: 1029 (potential) branch divergence @  PC=0x224b8 (main.1.sm_70.ptx:20876) @%p5334 bra BB0_2047;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x224c0 (main.1.sm_70.ptx:20878) xor.b32 %r20820, %r6028, 205;
GPGPU-Sim PTX: 1030 (potential) branch divergence @  PC=0x22548 (main.1.sm_70.ptx:20897) @%p5336 bra BB0_2059;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x225b0 (main.1.sm_70.ptx:20913) shfl.sync.idx.b32 %r4730|%p3285, %r20829, %r6036, %r6066, %r6067;
GPGPU-Sim PTX: 1031 (potential) branch divergence @  PC=0x225d0 (main.1.sm_70.ptx:20917) @%p5336 bra BB0_2061;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x22638 (main.1.sm_70.ptx:20933) shfl.sync.idx.b32 %r4734|%p3289, %r20829, %r6046, %r6066, %r6067;
GPGPU-Sim PTX: 1032 (potential) branch divergence @  PC=0x22658 (main.1.sm_70.ptx:20937) @%p5336 bra BB0_2063;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x226c0 (main.1.sm_70.ptx:20953) shfl.sync.idx.b32 %r4738|%p3293, %r20829, %r6037, %r6066, %r6067;
GPGPU-Sim PTX: 1033 (potential) branch divergence @  PC=0x226e0 (main.1.sm_70.ptx:20957) @%p5336 bra BB0_2065;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x22748 (main.1.sm_70.ptx:20973) add.s32 %r24955, %r24955, 1;
GPGPU-Sim PTX: 1034 (potential) branch divergence @  PC=0x22758 (main.1.sm_70.ptx:20975) @%p5340 bra BB0_2057;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x22760 (main.1.sm_70.ptx:20977) xor.b32 %r20892, %r6028, 206;
GPGPU-Sim PTX: 1035 (potential) branch divergence @  PC=0x227e8 (main.1.sm_70.ptx:20996) @%p5342 bra BB0_2069;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x22850 (main.1.sm_70.ptx:21012) shfl.sync.idx.b32 %r4753|%p3301, %r20901, %r6036, %r6066, %r6067;
GPGPU-Sim PTX: 1036 (potential) branch divergence @  PC=0x22870 (main.1.sm_70.ptx:21016) @%p5342 bra BB0_2071;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x228d8 (main.1.sm_70.ptx:21032) shfl.sync.idx.b32 %r4757|%p3305, %r20901, %r6046, %r6066, %r6067;
GPGPU-Sim PTX: 1037 (potential) branch divergence @  PC=0x228f8 (main.1.sm_70.ptx:21036) @%p5342 bra BB0_2073;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x22960 (main.1.sm_70.ptx:21052) shfl.sync.idx.b32 %r4761|%p3309, %r20901, %r6037, %r6066, %r6067;
GPGPU-Sim PTX: 1038 (potential) branch divergence @  PC=0x22980 (main.1.sm_70.ptx:21056) @%p5342 bra BB0_2075;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x229e8 (main.1.sm_70.ptx:21072) add.s32 %r24956, %r24956, 1;
GPGPU-Sim PTX: 1039 (potential) branch divergence @  PC=0x229f8 (main.1.sm_70.ptx:21074) @%p5346 bra BB0_2067;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x22a00 (main.1.sm_70.ptx:21076) xor.b32 %r20964, %r6028, 207;
GPGPU-Sim PTX: 1040 (potential) branch divergence @  PC=0x22a88 (main.1.sm_70.ptx:21095) @%p5348 bra BB0_2079;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x22af0 (main.1.sm_70.ptx:21111) shfl.sync.idx.b32 %r4776|%p3317, %r20973, %r6036, %r6066, %r6067;
GPGPU-Sim PTX: 1041 (potential) branch divergence @  PC=0x22b10 (main.1.sm_70.ptx:21115) @%p5348 bra BB0_2081;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x22b78 (main.1.sm_70.ptx:21131) shfl.sync.idx.b32 %r4780|%p3321, %r20973, %r6046, %r6066, %r6067;
GPGPU-Sim PTX: 1042 (potential) branch divergence @  PC=0x22b98 (main.1.sm_70.ptx:21135) @%p5348 bra BB0_2083;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x22c00 (main.1.sm_70.ptx:21151) shfl.sync.idx.b32 %r4784|%p3325, %r20973, %r6037, %r6066, %r6067;
GPGPU-Sim PTX: 1043 (potential) branch divergence @  PC=0x22c20 (main.1.sm_70.ptx:21155) @%p5348 bra BB0_2085;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x22c88 (main.1.sm_70.ptx:21171) add.s32 %r24957, %r24957, 1;
GPGPU-Sim PTX: 1044 (potential) branch divergence @  PC=0x22c98 (main.1.sm_70.ptx:21173) @%p5352 bra BB0_2077;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x22ca0 (main.1.sm_70.ptx:21175) xor.b32 %r21036, %r6028, 208;
GPGPU-Sim PTX: 1045 (potential) branch divergence @  PC=0x22d28 (main.1.sm_70.ptx:21194) @%p5354 bra BB0_2089;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x22d90 (main.1.sm_70.ptx:21210) shfl.sync.idx.b32 %r4799|%p3333, %r21045, %r6036, %r6066, %r6067;
GPGPU-Sim PTX: 1046 (potential) branch divergence @  PC=0x22db0 (main.1.sm_70.ptx:21214) @%p5354 bra BB0_2091;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x22e18 (main.1.sm_70.ptx:21230) shfl.sync.idx.b32 %r4803|%p3337, %r21045, %r6046, %r6066, %r6067;
GPGPU-Sim PTX: 1047 (potential) branch divergence @  PC=0x22e38 (main.1.sm_70.ptx:21234) @%p5354 bra BB0_2093;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x22ea0 (main.1.sm_70.ptx:21250) shfl.sync.idx.b32 %r4807|%p3341, %r21045, %r6037, %r6066, %r6067;
GPGPU-Sim PTX: 1048 (potential) branch divergence @  PC=0x22ec0 (main.1.sm_70.ptx:21254) @%p5354 bra BB0_2095;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x22f28 (main.1.sm_70.ptx:21270) add.s32 %r24958, %r24958, 1;
GPGPU-Sim PTX: 1049 (potential) branch divergence @  PC=0x22f38 (main.1.sm_70.ptx:21272) @%p5358 bra BB0_2087;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x22f40 (main.1.sm_70.ptx:21274) xor.b32 %r21108, %r6028, 209;
GPGPU-Sim PTX: 1050 (potential) branch divergence @  PC=0x22fc8 (main.1.sm_70.ptx:21293) @%p5360 bra BB0_2099;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x23030 (main.1.sm_70.ptx:21309) shfl.sync.idx.b32 %r4822|%p3349, %r21117, %r6036, %r6066, %r6067;
GPGPU-Sim PTX: 1051 (potential) branch divergence @  PC=0x23050 (main.1.sm_70.ptx:21313) @%p5360 bra BB0_2101;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x230b8 (main.1.sm_70.ptx:21329) shfl.sync.idx.b32 %r4826|%p3353, %r21117, %r6046, %r6066, %r6067;
GPGPU-Sim PTX: 1052 (potential) branch divergence @  PC=0x230d8 (main.1.sm_70.ptx:21333) @%p5360 bra BB0_2103;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x23140 (main.1.sm_70.ptx:21349) shfl.sync.idx.b32 %r4830|%p3357, %r21117, %r6037, %r6066, %r6067;
GPGPU-Sim PTX: 1053 (potential) branch divergence @  PC=0x23160 (main.1.sm_70.ptx:21353) @%p5360 bra BB0_2105;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x231c8 (main.1.sm_70.ptx:21369) add.s32 %r24959, %r24959, 1;
GPGPU-Sim PTX: 1054 (potential) branch divergence @  PC=0x231d8 (main.1.sm_70.ptx:21371) @%p5364 bra BB0_2097;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x231e0 (main.1.sm_70.ptx:21373) xor.b32 %r21180, %r6028, 210;
GPGPU-Sim PTX: 1055 (potential) branch divergence @  PC=0x23268 (main.1.sm_70.ptx:21392) @%p5366 bra BB0_2109;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x232d0 (main.1.sm_70.ptx:21408) shfl.sync.idx.b32 %r4845|%p3365, %r21189, %r6036, %r6066, %r6067;
GPGPU-Sim PTX: 1056 (potential) branch divergence @  PC=0x232f0 (main.1.sm_70.ptx:21412) @%p5366 bra BB0_2111;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x23358 (main.1.sm_70.ptx:21428) shfl.sync.idx.b32 %r4849|%p3369, %r21189, %r6046, %r6066, %r6067;
GPGPU-Sim PTX: 1057 (potential) branch divergence @  PC=0x23378 (main.1.sm_70.ptx:21432) @%p5366 bra BB0_2113;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x233e0 (main.1.sm_70.ptx:21448) shfl.sync.idx.b32 %r4853|%p3373, %r21189, %r6037, %r6066, %r6067;
GPGPU-Sim PTX: 1058 (potential) branch divergence @  PC=0x23400 (main.1.sm_70.ptx:21452) @%p5366 bra BB0_2115;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x23468 (main.1.sm_70.ptx:21468) add.s32 %r24960, %r24960, 1;
GPGPU-Sim PTX: 1059 (potential) branch divergence @  PC=0x23478 (main.1.sm_70.ptx:21470) @%p5370 bra BB0_2107;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x23480 (main.1.sm_70.ptx:21472) xor.b32 %r21252, %r6028, 211;
GPGPU-Sim PTX: 1060 (potential) branch divergence @  PC=0x23508 (main.1.sm_70.ptx:21491) @%p5372 bra BB0_2119;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x23570 (main.1.sm_70.ptx:21507) shfl.sync.idx.b32 %r4868|%p3381, %r21261, %r6036, %r6066, %r6067;
GPGPU-Sim PTX: 1061 (potential) branch divergence @  PC=0x23590 (main.1.sm_70.ptx:21511) @%p5372 bra BB0_2121;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x235f8 (main.1.sm_70.ptx:21527) shfl.sync.idx.b32 %r4872|%p3385, %r21261, %r6046, %r6066, %r6067;
GPGPU-Sim PTX: 1062 (potential) branch divergence @  PC=0x23618 (main.1.sm_70.ptx:21531) @%p5372 bra BB0_2123;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x23680 (main.1.sm_70.ptx:21547) shfl.sync.idx.b32 %r4876|%p3389, %r21261, %r6037, %r6066, %r6067;
GPGPU-Sim PTX: 1063 (potential) branch divergence @  PC=0x236a0 (main.1.sm_70.ptx:21551) @%p5372 bra BB0_2125;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x23708 (main.1.sm_70.ptx:21567) add.s32 %r24961, %r24961, 1;
GPGPU-Sim PTX: 1064 (potential) branch divergence @  PC=0x23718 (main.1.sm_70.ptx:21569) @%p5376 bra BB0_2117;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x23720 (main.1.sm_70.ptx:21571) xor.b32 %r21324, %r6028, 212;
GPGPU-Sim PTX: 1065 (potential) branch divergence @  PC=0x237a8 (main.1.sm_70.ptx:21590) @%p5378 bra BB0_2129;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x23810 (main.1.sm_70.ptx:21606) shfl.sync.idx.b32 %r4891|%p3397, %r21333, %r6036, %r6066, %r6067;
GPGPU-Sim PTX: 1066 (potential) branch divergence @  PC=0x23830 (main.1.sm_70.ptx:21610) @%p5378 bra BB0_2131;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x23898 (main.1.sm_70.ptx:21626) shfl.sync.idx.b32 %r4895|%p3401, %r21333, %r6046, %r6066, %r6067;
GPGPU-Sim PTX: 1067 (potential) branch divergence @  PC=0x238b8 (main.1.sm_70.ptx:21630) @%p5378 bra BB0_2133;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x23920 (main.1.sm_70.ptx:21646) shfl.sync.idx.b32 %r4899|%p3405, %r21333, %r6037, %r6066, %r6067;
GPGPU-Sim PTX: 1068 (potential) branch divergence @  PC=0x23940 (main.1.sm_70.ptx:21650) @%p5378 bra BB0_2135;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x239a8 (main.1.sm_70.ptx:21666) add.s32 %r24962, %r24962, 1;
GPGPU-Sim PTX: 1069 (potential) branch divergence @  PC=0x239b8 (main.1.sm_70.ptx:21668) @%p5382 bra BB0_2127;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x239c0 (main.1.sm_70.ptx:21670) xor.b32 %r21396, %r6028, 213;
GPGPU-Sim PTX: 1070 (potential) branch divergence @  PC=0x23a48 (main.1.sm_70.ptx:21689) @%p5384 bra BB0_2139;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x23ab0 (main.1.sm_70.ptx:21705) shfl.sync.idx.b32 %r4914|%p3413, %r21405, %r6036, %r6066, %r6067;
GPGPU-Sim PTX: 1071 (potential) branch divergence @  PC=0x23ad0 (main.1.sm_70.ptx:21709) @%p5384 bra BB0_2141;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x23b38 (main.1.sm_70.ptx:21725) shfl.sync.idx.b32 %r4918|%p3417, %r21405, %r6046, %r6066, %r6067;
GPGPU-Sim PTX: 1072 (potential) branch divergence @  PC=0x23b58 (main.1.sm_70.ptx:21729) @%p5384 bra BB0_2143;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x23bc0 (main.1.sm_70.ptx:21745) shfl.sync.idx.b32 %r4922|%p3421, %r21405, %r6037, %r6066, %r6067;
GPGPU-Sim PTX: 1073 (potential) branch divergence @  PC=0x23be0 (main.1.sm_70.ptx:21749) @%p5384 bra BB0_2145;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x23c48 (main.1.sm_70.ptx:21765) add.s32 %r24963, %r24963, 1;
GPGPU-Sim PTX: 1074 (potential) branch divergence @  PC=0x23c58 (main.1.sm_70.ptx:21767) @%p5388 bra BB0_2137;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x23c60 (main.1.sm_70.ptx:21769) xor.b32 %r21468, %r6028, 214;
GPGPU-Sim PTX: 1075 (potential) branch divergence @  PC=0x23ce8 (main.1.sm_70.ptx:21788) @%p5390 bra BB0_2149;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x23d50 (main.1.sm_70.ptx:21804) shfl.sync.idx.b32 %r4937|%p3429, %r21477, %r6036, %r6066, %r6067;
GPGPU-Sim PTX: 1076 (potential) branch divergence @  PC=0x23d70 (main.1.sm_70.ptx:21808) @%p5390 bra BB0_2151;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x23dd8 (main.1.sm_70.ptx:21824) shfl.sync.idx.b32 %r4941|%p3433, %r21477, %r6046, %r6066, %r6067;
GPGPU-Sim PTX: 1077 (potential) branch divergence @  PC=0x23df8 (main.1.sm_70.ptx:21828) @%p5390 bra BB0_2153;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x23e60 (main.1.sm_70.ptx:21844) shfl.sync.idx.b32 %r4945|%p3437, %r21477, %r6037, %r6066, %r6067;
GPGPU-Sim PTX: 1078 (potential) branch divergence @  PC=0x23e80 (main.1.sm_70.ptx:21848) @%p5390 bra BB0_2155;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x23ee8 (main.1.sm_70.ptx:21864) add.s32 %r24964, %r24964, 1;
GPGPU-Sim PTX: 1079 (potential) branch divergence @  PC=0x23ef8 (main.1.sm_70.ptx:21866) @%p5394 bra BB0_2147;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x23f00 (main.1.sm_70.ptx:21868) xor.b32 %r21540, %r6028, 215;
GPGPU-Sim PTX: 1080 (potential) branch divergence @  PC=0x23f88 (main.1.sm_70.ptx:21887) @%p5396 bra BB0_2159;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x23ff0 (main.1.sm_70.ptx:21903) shfl.sync.idx.b32 %r4960|%p3445, %r21549, %r6036, %r6066, %r6067;
GPGPU-Sim PTX: 1081 (potential) branch divergence @  PC=0x24010 (main.1.sm_70.ptx:21907) @%p5396 bra BB0_2161;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x24078 (main.1.sm_70.ptx:21923) shfl.sync.idx.b32 %r4964|%p3449, %r21549, %r6046, %r6066, %r6067;
GPGPU-Sim PTX: 1082 (potential) branch divergence @  PC=0x24098 (main.1.sm_70.ptx:21927) @%p5396 bra BB0_2163;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x24100 (main.1.sm_70.ptx:21943) shfl.sync.idx.b32 %r4968|%p3453, %r21549, %r6037, %r6066, %r6067;
GPGPU-Sim PTX: 1083 (potential) branch divergence @  PC=0x24120 (main.1.sm_70.ptx:21947) @%p5396 bra BB0_2165;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x24188 (main.1.sm_70.ptx:21963) add.s32 %r24965, %r24965, 1;
GPGPU-Sim PTX: 1084 (potential) branch divergence @  PC=0x24198 (main.1.sm_70.ptx:21965) @%p5400 bra BB0_2157;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x241a0 (main.1.sm_70.ptx:21967) xor.b32 %r21612, %r6028, 216;
GPGPU-Sim PTX: 1085 (potential) branch divergence @  PC=0x24228 (main.1.sm_70.ptx:21986) @%p5402 bra BB0_2169;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x24290 (main.1.sm_70.ptx:22002) shfl.sync.idx.b32 %r4983|%p3461, %r21621, %r6036, %r6066, %r6067;
GPGPU-Sim PTX: 1086 (potential) branch divergence @  PC=0x242b0 (main.1.sm_70.ptx:22006) @%p5402 bra BB0_2171;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x24318 (main.1.sm_70.ptx:22022) shfl.sync.idx.b32 %r4987|%p3465, %r21621, %r6046, %r6066, %r6067;
GPGPU-Sim PTX: 1087 (potential) branch divergence @  PC=0x24338 (main.1.sm_70.ptx:22026) @%p5402 bra BB0_2173;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x243a0 (main.1.sm_70.ptx:22042) shfl.sync.idx.b32 %r4991|%p3469, %r21621, %r6037, %r6066, %r6067;
GPGPU-Sim PTX: 1088 (potential) branch divergence @  PC=0x243c0 (main.1.sm_70.ptx:22046) @%p5402 bra BB0_2175;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x24428 (main.1.sm_70.ptx:22062) add.s32 %r24966, %r24966, 1;
GPGPU-Sim PTX: 1089 (potential) branch divergence @  PC=0x24438 (main.1.sm_70.ptx:22064) @%p5406 bra BB0_2167;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x24440 (main.1.sm_70.ptx:22066) xor.b32 %r21684, %r6028, 217;
GPGPU-Sim PTX: 1090 (potential) branch divergence @  PC=0x244c8 (main.1.sm_70.ptx:22085) @%p5408 bra BB0_2179;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x24530 (main.1.sm_70.ptx:22101) shfl.sync.idx.b32 %r5006|%p3477, %r21693, %r6036, %r6066, %r6067;
GPGPU-Sim PTX: 1091 (potential) branch divergence @  PC=0x24550 (main.1.sm_70.ptx:22105) @%p5408 bra BB0_2181;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x245b8 (main.1.sm_70.ptx:22121) shfl.sync.idx.b32 %r5010|%p3481, %r21693, %r6046, %r6066, %r6067;
GPGPU-Sim PTX: 1092 (potential) branch divergence @  PC=0x245d8 (main.1.sm_70.ptx:22125) @%p5408 bra BB0_2183;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x24640 (main.1.sm_70.ptx:22141) shfl.sync.idx.b32 %r5014|%p3485, %r21693, %r6037, %r6066, %r6067;
GPGPU-Sim PTX: 1093 (potential) branch divergence @  PC=0x24660 (main.1.sm_70.ptx:22145) @%p5408 bra BB0_2185;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x246c8 (main.1.sm_70.ptx:22161) add.s32 %r24967, %r24967, 1;
GPGPU-Sim PTX: 1094 (potential) branch divergence @  PC=0x246d8 (main.1.sm_70.ptx:22163) @%p5412 bra BB0_2177;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x246e0 (main.1.sm_70.ptx:22165) xor.b32 %r21756, %r6028, 218;
GPGPU-Sim PTX: 1095 (potential) branch divergence @  PC=0x24768 (main.1.sm_70.ptx:22184) @%p5414 bra BB0_2189;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x247d0 (main.1.sm_70.ptx:22200) shfl.sync.idx.b32 %r5029|%p3493, %r21765, %r6036, %r6066, %r6067;
GPGPU-Sim PTX: 1096 (potential) branch divergence @  PC=0x247f0 (main.1.sm_70.ptx:22204) @%p5414 bra BB0_2191;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x24858 (main.1.sm_70.ptx:22220) shfl.sync.idx.b32 %r5033|%p3497, %r21765, %r6046, %r6066, %r6067;
GPGPU-Sim PTX: 1097 (potential) branch divergence @  PC=0x24878 (main.1.sm_70.ptx:22224) @%p5414 bra BB0_2193;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x248e0 (main.1.sm_70.ptx:22240) shfl.sync.idx.b32 %r5037|%p3501, %r21765, %r6037, %r6066, %r6067;
GPGPU-Sim PTX: 1098 (potential) branch divergence @  PC=0x24900 (main.1.sm_70.ptx:22244) @%p5414 bra BB0_2195;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x24968 (main.1.sm_70.ptx:22260) add.s32 %r24968, %r24968, 1;
GPGPU-Sim PTX: 1099 (potential) branch divergence @  PC=0x24978 (main.1.sm_70.ptx:22262) @%p5418 bra BB0_2187;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x24980 (main.1.sm_70.ptx:22264) xor.b32 %r21828, %r6028, 219;
GPGPU-Sim PTX: 1100 (potential) branch divergence @  PC=0x24a08 (main.1.sm_70.ptx:22283) @%p5420 bra BB0_2199;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x24a70 (main.1.sm_70.ptx:22299) shfl.sync.idx.b32 %r5052|%p3509, %r21837, %r6036, %r6066, %r6067;
GPGPU-Sim PTX: 1101 (potential) branch divergence @  PC=0x24a90 (main.1.sm_70.ptx:22303) @%p5420 bra BB0_2201;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x24af8 (main.1.sm_70.ptx:22319) shfl.sync.idx.b32 %r5056|%p3513, %r21837, %r6046, %r6066, %r6067;
GPGPU-Sim PTX: 1102 (potential) branch divergence @  PC=0x24b18 (main.1.sm_70.ptx:22323) @%p5420 bra BB0_2203;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x24b80 (main.1.sm_70.ptx:22339) shfl.sync.idx.b32 %r5060|%p3517, %r21837, %r6037, %r6066, %r6067;
GPGPU-Sim PTX: 1103 (potential) branch divergence @  PC=0x24ba0 (main.1.sm_70.ptx:22343) @%p5420 bra BB0_2205;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x24c08 (main.1.sm_70.ptx:22359) add.s32 %r24969, %r24969, 1;
GPGPU-Sim PTX: 1104 (potential) branch divergence @  PC=0x24c18 (main.1.sm_70.ptx:22361) @%p5424 bra BB0_2197;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x24c20 (main.1.sm_70.ptx:22363) xor.b32 %r21900, %r6028, 220;
GPGPU-Sim PTX: 1105 (potential) branch divergence @  PC=0x24ca8 (main.1.sm_70.ptx:22382) @%p5426 bra BB0_2209;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x24d10 (main.1.sm_70.ptx:22398) shfl.sync.idx.b32 %r5075|%p3525, %r21909, %r6036, %r6066, %r6067;
GPGPU-Sim PTX: 1106 (potential) branch divergence @  PC=0x24d30 (main.1.sm_70.ptx:22402) @%p5426 bra BB0_2211;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x24d98 (main.1.sm_70.ptx:22418) shfl.sync.idx.b32 %r5079|%p3529, %r21909, %r6046, %r6066, %r6067;
GPGPU-Sim PTX: 1107 (potential) branch divergence @  PC=0x24db8 (main.1.sm_70.ptx:22422) @%p5426 bra BB0_2213;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x24e20 (main.1.sm_70.ptx:22438) shfl.sync.idx.b32 %r5083|%p3533, %r21909, %r6037, %r6066, %r6067;
GPGPU-Sim PTX: 1108 (potential) branch divergence @  PC=0x24e40 (main.1.sm_70.ptx:22442) @%p5426 bra BB0_2215;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x24ea8 (main.1.sm_70.ptx:22458) add.s32 %r24970, %r24970, 1;
GPGPU-Sim PTX: 1109 (potential) branch divergence @  PC=0x24eb8 (main.1.sm_70.ptx:22460) @%p5430 bra BB0_2207;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x24ec0 (main.1.sm_70.ptx:22462) xor.b32 %r21972, %r6028, 221;
GPGPU-Sim PTX: 1110 (potential) branch divergence @  PC=0x24f48 (main.1.sm_70.ptx:22481) @%p5432 bra BB0_2219;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x24fb0 (main.1.sm_70.ptx:22497) shfl.sync.idx.b32 %r5098|%p3541, %r21981, %r6036, %r6066, %r6067;
GPGPU-Sim PTX: 1111 (potential) branch divergence @  PC=0x24fd0 (main.1.sm_70.ptx:22501) @%p5432 bra BB0_2221;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x25038 (main.1.sm_70.ptx:22517) shfl.sync.idx.b32 %r5102|%p3545, %r21981, %r6046, %r6066, %r6067;
GPGPU-Sim PTX: 1112 (potential) branch divergence @  PC=0x25058 (main.1.sm_70.ptx:22521) @%p5432 bra BB0_2223;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x250c0 (main.1.sm_70.ptx:22537) shfl.sync.idx.b32 %r5106|%p3549, %r21981, %r6037, %r6066, %r6067;
GPGPU-Sim PTX: 1113 (potential) branch divergence @  PC=0x250e0 (main.1.sm_70.ptx:22541) @%p5432 bra BB0_2225;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x25148 (main.1.sm_70.ptx:22557) add.s32 %r24971, %r24971, 1;
GPGPU-Sim PTX: 1114 (potential) branch divergence @  PC=0x25158 (main.1.sm_70.ptx:22559) @%p5436 bra BB0_2217;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x25160 (main.1.sm_70.ptx:22561) xor.b32 %r22044, %r6028, 222;
GPGPU-Sim PTX: 1115 (potential) branch divergence @  PC=0x251e8 (main.1.sm_70.ptx:22580) @%p5438 bra BB0_2229;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x25250 (main.1.sm_70.ptx:22596) shfl.sync.idx.b32 %r5121|%p3557, %r22053, %r6036, %r6066, %r6067;
GPGPU-Sim PTX: 1116 (potential) branch divergence @  PC=0x25270 (main.1.sm_70.ptx:22600) @%p5438 bra BB0_2231;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x252d8 (main.1.sm_70.ptx:22616) shfl.sync.idx.b32 %r5125|%p3561, %r22053, %r6046, %r6066, %r6067;
GPGPU-Sim PTX: 1117 (potential) branch divergence @  PC=0x252f8 (main.1.sm_70.ptx:22620) @%p5438 bra BB0_2233;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x25360 (main.1.sm_70.ptx:22636) shfl.sync.idx.b32 %r5129|%p3565, %r22053, %r6037, %r6066, %r6067;
GPGPU-Sim PTX: 1118 (potential) branch divergence @  PC=0x25380 (main.1.sm_70.ptx:22640) @%p5438 bra BB0_2235;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x253e8 (main.1.sm_70.ptx:22656) add.s32 %r24972, %r24972, 1;
GPGPU-Sim PTX: 1119 (potential) branch divergence @  PC=0x253f8 (main.1.sm_70.ptx:22658) @%p5442 bra BB0_2227;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x25400 (main.1.sm_70.ptx:22660) xor.b32 %r22116, %r6028, 223;
GPGPU-Sim PTX: 1120 (potential) branch divergence @  PC=0x25488 (main.1.sm_70.ptx:22679) @%p5444 bra BB0_2239;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x254f0 (main.1.sm_70.ptx:22695) shfl.sync.idx.b32 %r5144|%p3573, %r22125, %r6036, %r6066, %r6067;
GPGPU-Sim PTX: 1121 (potential) branch divergence @  PC=0x25510 (main.1.sm_70.ptx:22699) @%p5444 bra BB0_2241;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x25578 (main.1.sm_70.ptx:22715) shfl.sync.idx.b32 %r5148|%p3577, %r22125, %r6046, %r6066, %r6067;
GPGPU-Sim PTX: 1122 (potential) branch divergence @  PC=0x25598 (main.1.sm_70.ptx:22719) @%p5444 bra BB0_2243;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x25600 (main.1.sm_70.ptx:22735) shfl.sync.idx.b32 %r5152|%p3581, %r22125, %r6037, %r6066, %r6067;
GPGPU-Sim PTX: 1123 (potential) branch divergence @  PC=0x25620 (main.1.sm_70.ptx:22739) @%p5444 bra BB0_2245;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x25688 (main.1.sm_70.ptx:22755) add.s32 %r24973, %r24973, 1;
GPGPU-Sim PTX: 1124 (potential) branch divergence @  PC=0x25698 (main.1.sm_70.ptx:22757) @%p5448 bra BB0_2237;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x256a0 (main.1.sm_70.ptx:22759) xor.b32 %r22188, %r6028, 224;
GPGPU-Sim PTX: 1125 (potential) branch divergence @  PC=0x25728 (main.1.sm_70.ptx:22778) @%p5450 bra BB0_2249;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x25790 (main.1.sm_70.ptx:22794) shfl.sync.idx.b32 %r5167|%p3589, %r22197, %r6036, %r6066, %r6067;
GPGPU-Sim PTX: 1126 (potential) branch divergence @  PC=0x257b0 (main.1.sm_70.ptx:22798) @%p5450 bra BB0_2251;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x25818 (main.1.sm_70.ptx:22814) shfl.sync.idx.b32 %r5171|%p3593, %r22197, %r6046, %r6066, %r6067;
GPGPU-Sim PTX: 1127 (potential) branch divergence @  PC=0x25838 (main.1.sm_70.ptx:22818) @%p5450 bra BB0_2253;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x258a0 (main.1.sm_70.ptx:22834) shfl.sync.idx.b32 %r5175|%p3597, %r22197, %r6037, %r6066, %r6067;
GPGPU-Sim PTX: 1128 (potential) branch divergence @  PC=0x258c0 (main.1.sm_70.ptx:22838) @%p5450 bra BB0_2255;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x25928 (main.1.sm_70.ptx:22854) add.s32 %r24974, %r24974, 1;
GPGPU-Sim PTX: 1129 (potential) branch divergence @  PC=0x25938 (main.1.sm_70.ptx:22856) @%p5454 bra BB0_2247;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x25940 (main.1.sm_70.ptx:22858) xor.b32 %r22260, %r6028, 225;
GPGPU-Sim PTX: 1130 (potential) branch divergence @  PC=0x259c8 (main.1.sm_70.ptx:22877) @%p5456 bra BB0_2259;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x25a30 (main.1.sm_70.ptx:22893) shfl.sync.idx.b32 %r5190|%p3605, %r22269, %r6036, %r6066, %r6067;
GPGPU-Sim PTX: 1131 (potential) branch divergence @  PC=0x25a50 (main.1.sm_70.ptx:22897) @%p5456 bra BB0_2261;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x25ab8 (main.1.sm_70.ptx:22913) shfl.sync.idx.b32 %r5194|%p3609, %r22269, %r6046, %r6066, %r6067;
GPGPU-Sim PTX: 1132 (potential) branch divergence @  PC=0x25ad8 (main.1.sm_70.ptx:22917) @%p5456 bra BB0_2263;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x25b40 (main.1.sm_70.ptx:22933) shfl.sync.idx.b32 %r5198|%p3613, %r22269, %r6037, %r6066, %r6067;
GPGPU-Sim PTX: 1133 (potential) branch divergence @  PC=0x25b60 (main.1.sm_70.ptx:22937) @%p5456 bra BB0_2265;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x25bc8 (main.1.sm_70.ptx:22953) add.s32 %r24975, %r24975, 1;
GPGPU-Sim PTX: 1134 (potential) branch divergence @  PC=0x25bd8 (main.1.sm_70.ptx:22955) @%p5460 bra BB0_2257;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x25be0 (main.1.sm_70.ptx:22957) xor.b32 %r22332, %r6028, 226;
GPGPU-Sim PTX: 1135 (potential) branch divergence @  PC=0x25c68 (main.1.sm_70.ptx:22976) @%p5462 bra BB0_2269;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x25cd0 (main.1.sm_70.ptx:22992) shfl.sync.idx.b32 %r5213|%p3621, %r22341, %r6036, %r6066, %r6067;
GPGPU-Sim PTX: 1136 (potential) branch divergence @  PC=0x25cf0 (main.1.sm_70.ptx:22996) @%p5462 bra BB0_2271;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x25d58 (main.1.sm_70.ptx:23012) shfl.sync.idx.b32 %r5217|%p3625, %r22341, %r6046, %r6066, %r6067;
GPGPU-Sim PTX: 1137 (potential) branch divergence @  PC=0x25d78 (main.1.sm_70.ptx:23016) @%p5462 bra BB0_2273;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x25de0 (main.1.sm_70.ptx:23032) shfl.sync.idx.b32 %r5221|%p3629, %r22341, %r6037, %r6066, %r6067;
GPGPU-Sim PTX: 1138 (potential) branch divergence @  PC=0x25e00 (main.1.sm_70.ptx:23036) @%p5462 bra BB0_2275;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x25e68 (main.1.sm_70.ptx:23052) add.s32 %r24976, %r24976, 1;
GPGPU-Sim PTX: 1139 (potential) branch divergence @  PC=0x25e78 (main.1.sm_70.ptx:23054) @%p5466 bra BB0_2267;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x25e80 (main.1.sm_70.ptx:23056) xor.b32 %r22404, %r6028, 227;
GPGPU-Sim PTX: 1140 (potential) branch divergence @  PC=0x25f08 (main.1.sm_70.ptx:23075) @%p5468 bra BB0_2279;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x25f70 (main.1.sm_70.ptx:23091) shfl.sync.idx.b32 %r5236|%p3637, %r22413, %r6036, %r6066, %r6067;
GPGPU-Sim PTX: 1141 (potential) branch divergence @  PC=0x25f90 (main.1.sm_70.ptx:23095) @%p5468 bra BB0_2281;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x25ff8 (main.1.sm_70.ptx:23111) shfl.sync.idx.b32 %r5240|%p3641, %r22413, %r6046, %r6066, %r6067;
GPGPU-Sim PTX: 1142 (potential) branch divergence @  PC=0x26018 (main.1.sm_70.ptx:23115) @%p5468 bra BB0_2283;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x26080 (main.1.sm_70.ptx:23131) shfl.sync.idx.b32 %r5244|%p3645, %r22413, %r6037, %r6066, %r6067;
GPGPU-Sim PTX: 1143 (potential) branch divergence @  PC=0x260a0 (main.1.sm_70.ptx:23135) @%p5468 bra BB0_2285;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x26108 (main.1.sm_70.ptx:23151) add.s32 %r24977, %r24977, 1;
GPGPU-Sim PTX: 1144 (potential) branch divergence @  PC=0x26118 (main.1.sm_70.ptx:23153) @%p5472 bra BB0_2277;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x26120 (main.1.sm_70.ptx:23155) xor.b32 %r22476, %r6028, 228;
GPGPU-Sim PTX: 1145 (potential) branch divergence @  PC=0x261a8 (main.1.sm_70.ptx:23174) @%p5474 bra BB0_2289;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x26210 (main.1.sm_70.ptx:23190) shfl.sync.idx.b32 %r5259|%p3653, %r22485, %r6036, %r6066, %r6067;
GPGPU-Sim PTX: 1146 (potential) branch divergence @  PC=0x26230 (main.1.sm_70.ptx:23194) @%p5474 bra BB0_2291;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x26298 (main.1.sm_70.ptx:23210) shfl.sync.idx.b32 %r5263|%p3657, %r22485, %r6046, %r6066, %r6067;
GPGPU-Sim PTX: 1147 (potential) branch divergence @  PC=0x262b8 (main.1.sm_70.ptx:23214) @%p5474 bra BB0_2293;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x26320 (main.1.sm_70.ptx:23230) shfl.sync.idx.b32 %r5267|%p3661, %r22485, %r6037, %r6066, %r6067;
GPGPU-Sim PTX: 1148 (potential) branch divergence @  PC=0x26340 (main.1.sm_70.ptx:23234) @%p5474 bra BB0_2295;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x263a8 (main.1.sm_70.ptx:23250) add.s32 %r24978, %r24978, 1;
GPGPU-Sim PTX: 1149 (potential) branch divergence @  PC=0x263b8 (main.1.sm_70.ptx:23252) @%p5478 bra BB0_2287;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x263c0 (main.1.sm_70.ptx:23254) xor.b32 %r22548, %r6028, 229;
GPGPU-Sim PTX: 1150 (potential) branch divergence @  PC=0x26448 (main.1.sm_70.ptx:23273) @%p5480 bra BB0_2299;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x264b0 (main.1.sm_70.ptx:23289) shfl.sync.idx.b32 %r5282|%p3669, %r22557, %r6036, %r6066, %r6067;
GPGPU-Sim PTX: 1151 (potential) branch divergence @  PC=0x264d0 (main.1.sm_70.ptx:23293) @%p5480 bra BB0_2301;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x26538 (main.1.sm_70.ptx:23309) shfl.sync.idx.b32 %r5286|%p3673, %r22557, %r6046, %r6066, %r6067;
GPGPU-Sim PTX: 1152 (potential) branch divergence @  PC=0x26558 (main.1.sm_70.ptx:23313) @%p5480 bra BB0_2303;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x265c0 (main.1.sm_70.ptx:23329) shfl.sync.idx.b32 %r5290|%p3677, %r22557, %r6037, %r6066, %r6067;
GPGPU-Sim PTX: 1153 (potential) branch divergence @  PC=0x265e0 (main.1.sm_70.ptx:23333) @%p5480 bra BB0_2305;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x26648 (main.1.sm_70.ptx:23349) add.s32 %r24979, %r24979, 1;
GPGPU-Sim PTX: 1154 (potential) branch divergence @  PC=0x26658 (main.1.sm_70.ptx:23351) @%p5484 bra BB0_2297;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x26660 (main.1.sm_70.ptx:23353) xor.b32 %r22620, %r6028, 230;
GPGPU-Sim PTX: 1155 (potential) branch divergence @  PC=0x266e8 (main.1.sm_70.ptx:23372) @%p5486 bra BB0_2309;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x26750 (main.1.sm_70.ptx:23388) shfl.sync.idx.b32 %r5305|%p3685, %r22629, %r6036, %r6066, %r6067;
GPGPU-Sim PTX: 1156 (potential) branch divergence @  PC=0x26770 (main.1.sm_70.ptx:23392) @%p5486 bra BB0_2311;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x267d8 (main.1.sm_70.ptx:23408) shfl.sync.idx.b32 %r5309|%p3689, %r22629, %r6046, %r6066, %r6067;
GPGPU-Sim PTX: 1157 (potential) branch divergence @  PC=0x267f8 (main.1.sm_70.ptx:23412) @%p5486 bra BB0_2313;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x26860 (main.1.sm_70.ptx:23428) shfl.sync.idx.b32 %r5313|%p3693, %r22629, %r6037, %r6066, %r6067;
GPGPU-Sim PTX: 1158 (potential) branch divergence @  PC=0x26880 (main.1.sm_70.ptx:23432) @%p5486 bra BB0_2315;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x268e8 (main.1.sm_70.ptx:23448) add.s32 %r24980, %r24980, 1;
GPGPU-Sim PTX: 1159 (potential) branch divergence @  PC=0x268f8 (main.1.sm_70.ptx:23450) @%p5490 bra BB0_2307;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x26900 (main.1.sm_70.ptx:23452) xor.b32 %r22692, %r6028, 231;
GPGPU-Sim PTX: 1160 (potential) branch divergence @  PC=0x26990 (main.1.sm_70.ptx:23472) @%p5492 bra BB0_2319;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x269f8 (main.1.sm_70.ptx:23488) shfl.sync.idx.b32 %r5329|%p3701, %r22701, %r6036, %r6066, %r6067;
GPGPU-Sim PTX: 1161 (potential) branch divergence @  PC=0x26a18 (main.1.sm_70.ptx:23492) @%p5492 bra BB0_2321;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x26a80 (main.1.sm_70.ptx:23508) shfl.sync.idx.b32 %r5333|%p3705, %r22701, %r6046, %r6066, %r6067;
GPGPU-Sim PTX: 1162 (potential) branch divergence @  PC=0x26aa0 (main.1.sm_70.ptx:23512) @%p5492 bra BB0_2323;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x26b08 (main.1.sm_70.ptx:23528) shfl.sync.idx.b32 %r5337|%p3709, %r22701, %r6037, %r6066, %r6067;
GPGPU-Sim PTX: 1163 (potential) branch divergence @  PC=0x26b28 (main.1.sm_70.ptx:23532) @%p5492 bra BB0_2325;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x26b90 (main.1.sm_70.ptx:23548) add.s32 %r24981, %r24981, 1;
GPGPU-Sim PTX: 1164 (potential) branch divergence @  PC=0x26ba0 (main.1.sm_70.ptx:23550) @%p5496 bra BB0_2317;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x26ba8 (main.1.sm_70.ptx:23552) xor.b32 %r22764, %r6028, 232;
GPGPU-Sim PTX: 1165 (potential) branch divergence @  PC=0x26c38 (main.1.sm_70.ptx:23572) @%p5498 bra BB0_2329;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x26ca0 (main.1.sm_70.ptx:23588) shfl.sync.idx.b32 %r5354|%p3717, %r22775, %r6036, %r6066, %r6067;
GPGPU-Sim PTX: 1166 (potential) branch divergence @  PC=0x26cc0 (main.1.sm_70.ptx:23592) @%p5498 bra BB0_2331;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x26d28 (main.1.sm_70.ptx:23608) shfl.sync.idx.b32 %r5358|%p3721, %r22775, %r6046, %r6066, %r6067;
GPGPU-Sim PTX: 1167 (potential) branch divergence @  PC=0x26d48 (main.1.sm_70.ptx:23612) @%p5498 bra BB0_2333;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x26db0 (main.1.sm_70.ptx:23628) shfl.sync.idx.b32 %r5362|%p3725, %r22775, %r6037, %r6066, %r6067;
GPGPU-Sim PTX: 1168 (potential) branch divergence @  PC=0x26dd0 (main.1.sm_70.ptx:23632) @%p5498 bra BB0_2335;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x26e38 (main.1.sm_70.ptx:23648) add.s32 %r24982, %r24982, 1;
GPGPU-Sim PTX: 1169 (potential) branch divergence @  PC=0x26e50 (main.1.sm_70.ptx:23651) @%p5502 bra BB0_2327;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x26e58 (main.1.sm_70.ptx:23653) xor.b32 %r22838, %r6028, 233;
GPGPU-Sim PTX: 1170 (potential) branch divergence @  PC=0x26ee8 (main.1.sm_70.ptx:23673) @%p5504 bra BB0_2339;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x26f50 (main.1.sm_70.ptx:23689) shfl.sync.idx.b32 %r5380|%p3733, %r22849, %r6036, %r6066, %r6067;
GPGPU-Sim PTX: 1171 (potential) branch divergence @  PC=0x26f70 (main.1.sm_70.ptx:23693) @%p5504 bra BB0_2341;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x26fd8 (main.1.sm_70.ptx:23709) shfl.sync.idx.b32 %r5384|%p3737, %r22849, %r6046, %r6066, %r6067;
GPGPU-Sim PTX: 1172 (potential) branch divergence @  PC=0x26ff8 (main.1.sm_70.ptx:23713) @%p5504 bra BB0_2343;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x27060 (main.1.sm_70.ptx:23729) shfl.sync.idx.b32 %r5388|%p3741, %r22849, %r6037, %r6066, %r6067;
GPGPU-Sim PTX: 1173 (potential) branch divergence @  PC=0x27080 (main.1.sm_70.ptx:23733) @%p5504 bra BB0_2345;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x270e8 (main.1.sm_70.ptx:23749) add.s32 %r24984, %r24984, 1;
GPGPU-Sim PTX: 1174 (potential) branch divergence @  PC=0x27100 (main.1.sm_70.ptx:23752) @%p5508 bra BB0_2337;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x27108 (main.1.sm_70.ptx:23754) xor.b32 %r22912, %r6028, 234;
GPGPU-Sim PTX: 1175 (potential) branch divergence @  PC=0x27198 (main.1.sm_70.ptx:23774) @%p5510 bra BB0_2349;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x27200 (main.1.sm_70.ptx:23790) shfl.sync.idx.b32 %r5406|%p3749, %r22923, %r6036, %r6066, %r6067;
GPGPU-Sim PTX: 1176 (potential) branch divergence @  PC=0x27220 (main.1.sm_70.ptx:23794) @%p5510 bra BB0_2351;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x27288 (main.1.sm_70.ptx:23810) shfl.sync.idx.b32 %r5410|%p3753, %r22923, %r6046, %r6066, %r6067;
GPGPU-Sim PTX: 1177 (potential) branch divergence @  PC=0x272a8 (main.1.sm_70.ptx:23814) @%p5510 bra BB0_2353;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x27310 (main.1.sm_70.ptx:23830) shfl.sync.idx.b32 %r5414|%p3757, %r22923, %r6037, %r6066, %r6067;
GPGPU-Sim PTX: 1178 (potential) branch divergence @  PC=0x27330 (main.1.sm_70.ptx:23834) @%p5510 bra BB0_2355;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x27398 (main.1.sm_70.ptx:23850) add.s32 %r24986, %r24986, 1;
GPGPU-Sim PTX: 1179 (potential) branch divergence @  PC=0x273b0 (main.1.sm_70.ptx:23853) @%p5514 bra BB0_2347;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x273b8 (main.1.sm_70.ptx:23855) xor.b32 %r22986, %r6028, 235;
GPGPU-Sim PTX: 1180 (potential) branch divergence @  PC=0x27448 (main.1.sm_70.ptx:23875) @%p5516 bra BB0_2359;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x274b0 (main.1.sm_70.ptx:23891) shfl.sync.idx.b32 %r5432|%p3765, %r22997, %r6036, %r6066, %r6067;
GPGPU-Sim PTX: 1181 (potential) branch divergence @  PC=0x274d0 (main.1.sm_70.ptx:23895) @%p5516 bra BB0_2361;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x27538 (main.1.sm_70.ptx:23911) shfl.sync.idx.b32 %r5436|%p3769, %r22997, %r6046, %r6066, %r6067;
GPGPU-Sim PTX: 1182 (potential) branch divergence @  PC=0x27558 (main.1.sm_70.ptx:23915) @%p5516 bra BB0_2363;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x275c0 (main.1.sm_70.ptx:23931) shfl.sync.idx.b32 %r5440|%p3773, %r22997, %r6037, %r6066, %r6067;
GPGPU-Sim PTX: 1183 (potential) branch divergence @  PC=0x275e0 (main.1.sm_70.ptx:23935) @%p5516 bra BB0_2365;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x27648 (main.1.sm_70.ptx:23951) add.s32 %r24988, %r24988, 1;
GPGPU-Sim PTX: 1184 (potential) branch divergence @  PC=0x27660 (main.1.sm_70.ptx:23954) @%p5520 bra BB0_2357;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x27668 (main.1.sm_70.ptx:23956) xor.b32 %r23060, %r6028, 236;
GPGPU-Sim PTX: 1185 (potential) branch divergence @  PC=0x276f8 (main.1.sm_70.ptx:23976) @%p5522 bra BB0_2369;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x27760 (main.1.sm_70.ptx:23992) shfl.sync.idx.b32 %r5458|%p3781, %r23071, %r6036, %r6066, %r6067;
GPGPU-Sim PTX: 1186 (potential) branch divergence @  PC=0x27780 (main.1.sm_70.ptx:23996) @%p5522 bra BB0_2371;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x277e8 (main.1.sm_70.ptx:24012) shfl.sync.idx.b32 %r5462|%p3785, %r23071, %r6046, %r6066, %r6067;
GPGPU-Sim PTX: 1187 (potential) branch divergence @  PC=0x27808 (main.1.sm_70.ptx:24016) @%p5522 bra BB0_2373;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x27870 (main.1.sm_70.ptx:24032) shfl.sync.idx.b32 %r5466|%p3789, %r23071, %r6037, %r6066, %r6067;
GPGPU-Sim PTX: 1188 (potential) branch divergence @  PC=0x27890 (main.1.sm_70.ptx:24036) @%p5522 bra BB0_2375;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x278f8 (main.1.sm_70.ptx:24052) add.s32 %r24990, %r24990, 1;
GPGPU-Sim PTX: 1189 (potential) branch divergence @  PC=0x27910 (main.1.sm_70.ptx:24055) @%p5526 bra BB0_2367;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x27918 (main.1.sm_70.ptx:24057) xor.b32 %r23134, %r6028, 237;
GPGPU-Sim PTX: 1190 (potential) branch divergence @  PC=0x279a8 (main.1.sm_70.ptx:24077) @%p5528 bra BB0_2379;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x27a10 (main.1.sm_70.ptx:24093) shfl.sync.idx.b32 %r5484|%p3797, %r23145, %r6036, %r6066, %r6067;
GPGPU-Sim PTX: 1191 (potential) branch divergence @  PC=0x27a30 (main.1.sm_70.ptx:24097) @%p5528 bra BB0_2381;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x27a98 (main.1.sm_70.ptx:24113) shfl.sync.idx.b32 %r5488|%p3801, %r23145, %r6046, %r6066, %r6067;
GPGPU-Sim PTX: 1192 (potential) branch divergence @  PC=0x27ab8 (main.1.sm_70.ptx:24117) @%p5528 bra BB0_2383;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x27b20 (main.1.sm_70.ptx:24133) shfl.sync.idx.b32 %r5492|%p3805, %r23145, %r6037, %r6066, %r6067;
GPGPU-Sim PTX: 1193 (potential) branch divergence @  PC=0x27b40 (main.1.sm_70.ptx:24137) @%p5528 bra BB0_2385;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x27ba8 (main.1.sm_70.ptx:24153) add.s32 %r24992, %r24992, 1;
GPGPU-Sim PTX: 1194 (potential) branch divergence @  PC=0x27bc0 (main.1.sm_70.ptx:24156) @%p5532 bra BB0_2377;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x27bc8 (main.1.sm_70.ptx:24158) xor.b32 %r23208, %r6028, 238;
GPGPU-Sim PTX: 1195 (potential) branch divergence @  PC=0x27c58 (main.1.sm_70.ptx:24178) @%p5534 bra BB0_2389;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x27cc0 (main.1.sm_70.ptx:24194) shfl.sync.idx.b32 %r5510|%p3813, %r23219, %r6036, %r6066, %r6067;
GPGPU-Sim PTX: 1196 (potential) branch divergence @  PC=0x27ce0 (main.1.sm_70.ptx:24198) @%p5534 bra BB0_2391;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x27d48 (main.1.sm_70.ptx:24214) shfl.sync.idx.b32 %r5514|%p3817, %r23219, %r6046, %r6066, %r6067;
GPGPU-Sim PTX: 1197 (potential) branch divergence @  PC=0x27d68 (main.1.sm_70.ptx:24218) @%p5534 bra BB0_2393;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x27dd0 (main.1.sm_70.ptx:24234) shfl.sync.idx.b32 %r5518|%p3821, %r23219, %r6037, %r6066, %r6067;
GPGPU-Sim PTX: 1198 (potential) branch divergence @  PC=0x27df0 (main.1.sm_70.ptx:24238) @%p5534 bra BB0_2395;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x27e58 (main.1.sm_70.ptx:24254) add.s32 %r24994, %r24994, 1;
GPGPU-Sim PTX: 1199 (potential) branch divergence @  PC=0x27e70 (main.1.sm_70.ptx:24257) @%p5538 bra BB0_2387;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x27e78 (main.1.sm_70.ptx:24259) xor.b32 %r23282, %r6028, 239;
GPGPU-Sim PTX: 1200 (potential) branch divergence @  PC=0x27f08 (main.1.sm_70.ptx:24279) @%p5540 bra BB0_2399;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x27f70 (main.1.sm_70.ptx:24295) shfl.sync.idx.b32 %r5536|%p3829, %r23293, %r6036, %r6066, %r6067;
GPGPU-Sim PTX: 1201 (potential) branch divergence @  PC=0x27f90 (main.1.sm_70.ptx:24299) @%p5540 bra BB0_2401;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x27ff8 (main.1.sm_70.ptx:24315) shfl.sync.idx.b32 %r5540|%p3833, %r23293, %r6046, %r6066, %r6067;
GPGPU-Sim PTX: 1202 (potential) branch divergence @  PC=0x28018 (main.1.sm_70.ptx:24319) @%p5540 bra BB0_2403;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x28080 (main.1.sm_70.ptx:24335) shfl.sync.idx.b32 %r5544|%p3837, %r23293, %r6037, %r6066, %r6067;
GPGPU-Sim PTX: 1203 (potential) branch divergence @  PC=0x280a0 (main.1.sm_70.ptx:24339) @%p5540 bra BB0_2405;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x28108 (main.1.sm_70.ptx:24355) add.s32 %r24996, %r24996, 1;
GPGPU-Sim PTX: 1204 (potential) branch divergence @  PC=0x28120 (main.1.sm_70.ptx:24358) @%p5544 bra BB0_2397;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x28128 (main.1.sm_70.ptx:24360) xor.b32 %r23356, %r6028, 240;
GPGPU-Sim PTX: 1205 (potential) branch divergence @  PC=0x281b8 (main.1.sm_70.ptx:24380) @%p5546 bra BB0_2409;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x28220 (main.1.sm_70.ptx:24396) shfl.sync.idx.b32 %r5562|%p3845, %r23367, %r6036, %r6066, %r6067;
GPGPU-Sim PTX: 1206 (potential) branch divergence @  PC=0x28240 (main.1.sm_70.ptx:24400) @%p5546 bra BB0_2411;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x282a8 (main.1.sm_70.ptx:24416) shfl.sync.idx.b32 %r5566|%p3849, %r23367, %r6046, %r6066, %r6067;
GPGPU-Sim PTX: 1207 (potential) branch divergence @  PC=0x282c8 (main.1.sm_70.ptx:24420) @%p5546 bra BB0_2413;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x28330 (main.1.sm_70.ptx:24436) shfl.sync.idx.b32 %r5570|%p3853, %r23367, %r6037, %r6066, %r6067;
GPGPU-Sim PTX: 1208 (potential) branch divergence @  PC=0x28350 (main.1.sm_70.ptx:24440) @%p5546 bra BB0_2415;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x283b8 (main.1.sm_70.ptx:24456) add.s32 %r24998, %r24998, 1;
GPGPU-Sim PTX: 1209 (potential) branch divergence @  PC=0x283d0 (main.1.sm_70.ptx:24459) @%p5550 bra BB0_2407;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x283d8 (main.1.sm_70.ptx:24461) xor.b32 %r23430, %r6028, 241;
GPGPU-Sim PTX: 1210 (potential) branch divergence @  PC=0x28468 (main.1.sm_70.ptx:24481) @%p5552 bra BB0_2419;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x284d0 (main.1.sm_70.ptx:24497) shfl.sync.idx.b32 %r5588|%p3861, %r23441, %r6036, %r6066, %r6067;
GPGPU-Sim PTX: 1211 (potential) branch divergence @  PC=0x284f0 (main.1.sm_70.ptx:24501) @%p5552 bra BB0_2421;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x28558 (main.1.sm_70.ptx:24517) shfl.sync.idx.b32 %r5592|%p3865, %r23441, %r6046, %r6066, %r6067;
GPGPU-Sim PTX: 1212 (potential) branch divergence @  PC=0x28578 (main.1.sm_70.ptx:24521) @%p5552 bra BB0_2423;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x285e0 (main.1.sm_70.ptx:24537) shfl.sync.idx.b32 %r5596|%p3869, %r23441, %r6037, %r6066, %r6067;
GPGPU-Sim PTX: 1213 (potential) branch divergence @  PC=0x28600 (main.1.sm_70.ptx:24541) @%p5552 bra BB0_2425;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x28668 (main.1.sm_70.ptx:24557) add.s32 %r25000, %r25000, 1;
GPGPU-Sim PTX: 1214 (potential) branch divergence @  PC=0x28680 (main.1.sm_70.ptx:24560) @%p5556 bra BB0_2417;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x28688 (main.1.sm_70.ptx:24562) xor.b32 %r23504, %r6028, 242;
GPGPU-Sim PTX: 1215 (potential) branch divergence @  PC=0x28718 (main.1.sm_70.ptx:24582) @%p5558 bra BB0_2429;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x28780 (main.1.sm_70.ptx:24598) shfl.sync.idx.b32 %r5614|%p3877, %r23515, %r6036, %r6066, %r6067;
GPGPU-Sim PTX: 1216 (potential) branch divergence @  PC=0x287a0 (main.1.sm_70.ptx:24602) @%p5558 bra BB0_2431;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x28808 (main.1.sm_70.ptx:24618) shfl.sync.idx.b32 %r5618|%p3881, %r23515, %r6046, %r6066, %r6067;
GPGPU-Sim PTX: 1217 (potential) branch divergence @  PC=0x28828 (main.1.sm_70.ptx:24622) @%p5558 bra BB0_2433;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x28890 (main.1.sm_70.ptx:24638) shfl.sync.idx.b32 %r5622|%p3885, %r23515, %r6037, %r6066, %r6067;
GPGPU-Sim PTX: 1218 (potential) branch divergence @  PC=0x288b0 (main.1.sm_70.ptx:24642) @%p5558 bra BB0_2435;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x28918 (main.1.sm_70.ptx:24658) add.s32 %r25002, %r25002, 1;
GPGPU-Sim PTX: 1219 (potential) branch divergence @  PC=0x28930 (main.1.sm_70.ptx:24661) @%p5562 bra BB0_2427;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x28938 (main.1.sm_70.ptx:24663) xor.b32 %r23578, %r6028, 243;
GPGPU-Sim PTX: 1220 (potential) branch divergence @  PC=0x289c8 (main.1.sm_70.ptx:24683) @%p5564 bra BB0_2439;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x28a30 (main.1.sm_70.ptx:24699) shfl.sync.idx.b32 %r5640|%p3893, %r23589, %r6036, %r6066, %r6067;
GPGPU-Sim PTX: 1221 (potential) branch divergence @  PC=0x28a50 (main.1.sm_70.ptx:24703) @%p5564 bra BB0_2441;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x28ab8 (main.1.sm_70.ptx:24719) shfl.sync.idx.b32 %r5644|%p3897, %r23589, %r6046, %r6066, %r6067;
GPGPU-Sim PTX: 1222 (potential) branch divergence @  PC=0x28ad8 (main.1.sm_70.ptx:24723) @%p5564 bra BB0_2443;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x28b40 (main.1.sm_70.ptx:24739) shfl.sync.idx.b32 %r5648|%p3901, %r23589, %r6037, %r6066, %r6067;
GPGPU-Sim PTX: 1223 (potential) branch divergence @  PC=0x28b60 (main.1.sm_70.ptx:24743) @%p5564 bra BB0_2445;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x28bc8 (main.1.sm_70.ptx:24759) add.s32 %r25004, %r25004, 1;
GPGPU-Sim PTX: 1224 (potential) branch divergence @  PC=0x28be0 (main.1.sm_70.ptx:24762) @%p5568 bra BB0_2437;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x28be8 (main.1.sm_70.ptx:24764) xor.b32 %r23652, %r6028, 244;
GPGPU-Sim PTX: 1225 (potential) branch divergence @  PC=0x28c78 (main.1.sm_70.ptx:24784) @%p5570 bra BB0_2449;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x28ce0 (main.1.sm_70.ptx:24800) shfl.sync.idx.b32 %r5666|%p3909, %r23663, %r6036, %r6066, %r6067;
GPGPU-Sim PTX: 1226 (potential) branch divergence @  PC=0x28d00 (main.1.sm_70.ptx:24804) @%p5570 bra BB0_2451;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x28d68 (main.1.sm_70.ptx:24820) shfl.sync.idx.b32 %r5670|%p3913, %r23663, %r6046, %r6066, %r6067;
GPGPU-Sim PTX: 1227 (potential) branch divergence @  PC=0x28d88 (main.1.sm_70.ptx:24824) @%p5570 bra BB0_2453;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x28df0 (main.1.sm_70.ptx:24840) shfl.sync.idx.b32 %r5674|%p3917, %r23663, %r6037, %r6066, %r6067;
GPGPU-Sim PTX: 1228 (potential) branch divergence @  PC=0x28e10 (main.1.sm_70.ptx:24844) @%p5570 bra BB0_2455;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x28e78 (main.1.sm_70.ptx:24860) add.s32 %r25006, %r25006, 1;
GPGPU-Sim PTX: 1229 (potential) branch divergence @  PC=0x28e90 (main.1.sm_70.ptx:24863) @%p5574 bra BB0_2447;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x28e98 (main.1.sm_70.ptx:24865) xor.b32 %r23726, %r6028, 245;
GPGPU-Sim PTX: 1230 (potential) branch divergence @  PC=0x28f28 (main.1.sm_70.ptx:24885) @%p5576 bra BB0_2459;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x28f90 (main.1.sm_70.ptx:24901) shfl.sync.idx.b32 %r5692|%p3925, %r23737, %r6036, %r6066, %r6067;
GPGPU-Sim PTX: 1231 (potential) branch divergence @  PC=0x28fb0 (main.1.sm_70.ptx:24905) @%p5576 bra BB0_2461;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x29018 (main.1.sm_70.ptx:24921) shfl.sync.idx.b32 %r5696|%p3929, %r23737, %r6046, %r6066, %r6067;
GPGPU-Sim PTX: 1232 (potential) branch divergence @  PC=0x29038 (main.1.sm_70.ptx:24925) @%p5576 bra BB0_2463;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x290a0 (main.1.sm_70.ptx:24941) shfl.sync.idx.b32 %r5700|%p3933, %r23737, %r6037, %r6066, %r6067;
GPGPU-Sim PTX: 1233 (potential) branch divergence @  PC=0x290c0 (main.1.sm_70.ptx:24945) @%p5576 bra BB0_2465;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x29128 (main.1.sm_70.ptx:24961) add.s32 %r25008, %r25008, 1;
GPGPU-Sim PTX: 1234 (potential) branch divergence @  PC=0x29140 (main.1.sm_70.ptx:24964) @%p5580 bra BB0_2457;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x29148 (main.1.sm_70.ptx:24966) xor.b32 %r23800, %r6028, 246;
GPGPU-Sim PTX: 1235 (potential) branch divergence @  PC=0x291d8 (main.1.sm_70.ptx:24986) @%p5582 bra BB0_2469;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x29240 (main.1.sm_70.ptx:25002) shfl.sync.idx.b32 %r5718|%p3941, %r23811, %r6036, %r6066, %r6067;
GPGPU-Sim PTX: 1236 (potential) branch divergence @  PC=0x29260 (main.1.sm_70.ptx:25006) @%p5582 bra BB0_2471;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x292c8 (main.1.sm_70.ptx:25022) shfl.sync.idx.b32 %r5722|%p3945, %r23811, %r6046, %r6066, %r6067;
GPGPU-Sim PTX: 1237 (potential) branch divergence @  PC=0x292e8 (main.1.sm_70.ptx:25026) @%p5582 bra BB0_2473;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x29350 (main.1.sm_70.ptx:25042) shfl.sync.idx.b32 %r5726|%p3949, %r23811, %r6037, %r6066, %r6067;
GPGPU-Sim PTX: 1238 (potential) branch divergence @  PC=0x29370 (main.1.sm_70.ptx:25046) @%p5582 bra BB0_2475;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x293d8 (main.1.sm_70.ptx:25062) add.s32 %r25010, %r25010, 1;
GPGPU-Sim PTX: 1239 (potential) branch divergence @  PC=0x293f0 (main.1.sm_70.ptx:25065) @%p5586 bra BB0_2467;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x293f8 (main.1.sm_70.ptx:25067) xor.b32 %r23874, %r6028, 247;
GPGPU-Sim PTX: 1240 (potential) branch divergence @  PC=0x29488 (main.1.sm_70.ptx:25087) @%p5588 bra BB0_2479;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x294f0 (main.1.sm_70.ptx:25103) shfl.sync.idx.b32 %r5744|%p3957, %r23885, %r6036, %r6066, %r6067;
GPGPU-Sim PTX: 1241 (potential) branch divergence @  PC=0x29510 (main.1.sm_70.ptx:25107) @%p5588 bra BB0_2481;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x29578 (main.1.sm_70.ptx:25123) shfl.sync.idx.b32 %r5748|%p3961, %r23885, %r6046, %r6066, %r6067;
GPGPU-Sim PTX: 1242 (potential) branch divergence @  PC=0x29598 (main.1.sm_70.ptx:25127) @%p5588 bra BB0_2483;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x29600 (main.1.sm_70.ptx:25143) shfl.sync.idx.b32 %r5752|%p3965, %r23885, %r6037, %r6066, %r6067;
GPGPU-Sim PTX: 1243 (potential) branch divergence @  PC=0x29620 (main.1.sm_70.ptx:25147) @%p5588 bra BB0_2485;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x29688 (main.1.sm_70.ptx:25163) add.s32 %r25012, %r25012, 1;
GPGPU-Sim PTX: 1244 (potential) branch divergence @  PC=0x296a0 (main.1.sm_70.ptx:25166) @%p5592 bra BB0_2477;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x296a8 (main.1.sm_70.ptx:25168) xor.b32 %r23948, %r6028, 248;
GPGPU-Sim PTX: 1245 (potential) branch divergence @  PC=0x29738 (main.1.sm_70.ptx:25188) @%p5594 bra BB0_2489;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x297a0 (main.1.sm_70.ptx:25204) shfl.sync.idx.b32 %r5770|%p3973, %r23959, %r6036, %r6066, %r6067;
GPGPU-Sim PTX: 1246 (potential) branch divergence @  PC=0x297c0 (main.1.sm_70.ptx:25208) @%p5594 bra BB0_2491;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x29828 (main.1.sm_70.ptx:25224) shfl.sync.idx.b32 %r5774|%p3977, %r23959, %r6046, %r6066, %r6067;
GPGPU-Sim PTX: 1247 (potential) branch divergence @  PC=0x29848 (main.1.sm_70.ptx:25228) @%p5594 bra BB0_2493;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x298b0 (main.1.sm_70.ptx:25244) shfl.sync.idx.b32 %r5778|%p3981, %r23959, %r6037, %r6066, %r6067;
GPGPU-Sim PTX: 1248 (potential) branch divergence @  PC=0x298d0 (main.1.sm_70.ptx:25248) @%p5594 bra BB0_2495;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x29938 (main.1.sm_70.ptx:25264) add.s32 %r25014, %r25014, 1;
GPGPU-Sim PTX: 1249 (potential) branch divergence @  PC=0x29950 (main.1.sm_70.ptx:25267) @%p5598 bra BB0_2487;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x29958 (main.1.sm_70.ptx:25269) xor.b32 %r24022, %r6028, 249;
GPGPU-Sim PTX: 1250 (potential) branch divergence @  PC=0x299e8 (main.1.sm_70.ptx:25289) @%p5600 bra BB0_2499;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x29a50 (main.1.sm_70.ptx:25305) shfl.sync.idx.b32 %r5796|%p3989, %r24033, %r6036, %r6066, %r6067;
GPGPU-Sim PTX: 1251 (potential) branch divergence @  PC=0x29a70 (main.1.sm_70.ptx:25309) @%p5600 bra BB0_2501;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x29ad8 (main.1.sm_70.ptx:25325) shfl.sync.idx.b32 %r5800|%p3993, %r24033, %r6046, %r6066, %r6067;
GPGPU-Sim PTX: 1252 (potential) branch divergence @  PC=0x29af8 (main.1.sm_70.ptx:25329) @%p5600 bra BB0_2503;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x29b60 (main.1.sm_70.ptx:25345) shfl.sync.idx.b32 %r5804|%p3997, %r24033, %r6037, %r6066, %r6067;
GPGPU-Sim PTX: 1253 (potential) branch divergence @  PC=0x29b80 (main.1.sm_70.ptx:25349) @%p5600 bra BB0_2505;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x29be8 (main.1.sm_70.ptx:25365) add.s32 %r25016, %r25016, 1;
GPGPU-Sim PTX: 1254 (potential) branch divergence @  PC=0x29c00 (main.1.sm_70.ptx:25368) @%p5604 bra BB0_2497;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x29c08 (main.1.sm_70.ptx:25370) xor.b32 %r24096, %r6028, 250;
GPGPU-Sim PTX: 1255 (potential) branch divergence @  PC=0x29c98 (main.1.sm_70.ptx:25390) @%p5606 bra BB0_2509;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x29d00 (main.1.sm_70.ptx:25406) shfl.sync.idx.b32 %r5822|%p4005, %r24107, %r6036, %r6066, %r6067;
GPGPU-Sim PTX: 1256 (potential) branch divergence @  PC=0x29d20 (main.1.sm_70.ptx:25410) @%p5606 bra BB0_2511;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x29d88 (main.1.sm_70.ptx:25426) shfl.sync.idx.b32 %r5826|%p4009, %r24107, %r6046, %r6066, %r6067;
GPGPU-Sim PTX: 1257 (potential) branch divergence @  PC=0x29da8 (main.1.sm_70.ptx:25430) @%p5606 bra BB0_2513;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x29e10 (main.1.sm_70.ptx:25446) shfl.sync.idx.b32 %r5830|%p4013, %r24107, %r6037, %r6066, %r6067;
GPGPU-Sim PTX: 1258 (potential) branch divergence @  PC=0x29e30 (main.1.sm_70.ptx:25450) @%p5606 bra BB0_2515;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x29e98 (main.1.sm_70.ptx:25466) add.s32 %r25018, %r25018, 1;
GPGPU-Sim PTX: 1259 (potential) branch divergence @  PC=0x29eb0 (main.1.sm_70.ptx:25469) @%p5610 bra BB0_2507;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x29eb8 (main.1.sm_70.ptx:25471) xor.b32 %r24170, %r6028, 251;
GPGPU-Sim PTX: 1260 (potential) branch divergence @  PC=0x29f48 (main.1.sm_70.ptx:25491) @%p5612 bra BB0_2519;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x29fb0 (main.1.sm_70.ptx:25507) shfl.sync.idx.b32 %r5848|%p4021, %r24181, %r6036, %r6066, %r6067;
GPGPU-Sim PTX: 1261 (potential) branch divergence @  PC=0x29fd0 (main.1.sm_70.ptx:25511) @%p5612 bra BB0_2521;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2a038 (main.1.sm_70.ptx:25527) shfl.sync.idx.b32 %r5852|%p4025, %r24181, %r6046, %r6066, %r6067;
GPGPU-Sim PTX: 1262 (potential) branch divergence @  PC=0x2a058 (main.1.sm_70.ptx:25531) @%p5612 bra BB0_2523;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2a0c0 (main.1.sm_70.ptx:25547) shfl.sync.idx.b32 %r5856|%p4029, %r24181, %r6037, %r6066, %r6067;
GPGPU-Sim PTX: 1263 (potential) branch divergence @  PC=0x2a0e0 (main.1.sm_70.ptx:25551) @%p5612 bra BB0_2525;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2a148 (main.1.sm_70.ptx:25567) add.s32 %r25020, %r25020, 1;
GPGPU-Sim PTX: 1264 (potential) branch divergence @  PC=0x2a160 (main.1.sm_70.ptx:25570) @%p5616 bra BB0_2517;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2a168 (main.1.sm_70.ptx:25572) xor.b32 %r24244, %r6028, 252;
GPGPU-Sim PTX: 1265 (potential) branch divergence @  PC=0x2a1f8 (main.1.sm_70.ptx:25592) @%p5618 bra BB0_2529;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2a260 (main.1.sm_70.ptx:25608) shfl.sync.idx.b32 %r5874|%p4037, %r24255, %r6036, %r6066, %r6067;
GPGPU-Sim PTX: 1266 (potential) branch divergence @  PC=0x2a280 (main.1.sm_70.ptx:25612) @%p5618 bra BB0_2531;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2a2e8 (main.1.sm_70.ptx:25628) shfl.sync.idx.b32 %r5878|%p4041, %r24255, %r6046, %r6066, %r6067;
GPGPU-Sim PTX: 1267 (potential) branch divergence @  PC=0x2a308 (main.1.sm_70.ptx:25632) @%p5618 bra BB0_2533;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2a370 (main.1.sm_70.ptx:25648) shfl.sync.idx.b32 %r5882|%p4045, %r24255, %r6037, %r6066, %r6067;
GPGPU-Sim PTX: 1268 (potential) branch divergence @  PC=0x2a390 (main.1.sm_70.ptx:25652) @%p5618 bra BB0_2535;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2a3f8 (main.1.sm_70.ptx:25668) add.s32 %r25022, %r25022, 1;
GPGPU-Sim PTX: 1269 (potential) branch divergence @  PC=0x2a410 (main.1.sm_70.ptx:25671) @%p5622 bra BB0_2527;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2a418 (main.1.sm_70.ptx:25673) xor.b32 %r24318, %r6028, 253;
GPGPU-Sim PTX: 1270 (potential) branch divergence @  PC=0x2a4a8 (main.1.sm_70.ptx:25693) @%p5624 bra BB0_2539;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2a510 (main.1.sm_70.ptx:25709) shfl.sync.idx.b32 %r5900|%p4053, %r24329, %r6036, %r6066, %r6067;
GPGPU-Sim PTX: 1271 (potential) branch divergence @  PC=0x2a530 (main.1.sm_70.ptx:25713) @%p5624 bra BB0_2541;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2a598 (main.1.sm_70.ptx:25729) shfl.sync.idx.b32 %r5904|%p4057, %r24329, %r6046, %r6066, %r6067;
GPGPU-Sim PTX: 1272 (potential) branch divergence @  PC=0x2a5b8 (main.1.sm_70.ptx:25733) @%p5624 bra BB0_2543;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2a620 (main.1.sm_70.ptx:25749) shfl.sync.idx.b32 %r5908|%p4061, %r24329, %r6037, %r6066, %r6067;
GPGPU-Sim PTX: 1273 (potential) branch divergence @  PC=0x2a640 (main.1.sm_70.ptx:25753) @%p5624 bra BB0_2545;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2a6a8 (main.1.sm_70.ptx:25769) add.s32 %r25024, %r25024, 1;
GPGPU-Sim PTX: 1274 (potential) branch divergence @  PC=0x2a6c0 (main.1.sm_70.ptx:25772) @%p5628 bra BB0_2537;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2a6c8 (main.1.sm_70.ptx:25774) xor.b32 %r24392, %r6028, 254;
GPGPU-Sim PTX: 1275 (potential) branch divergence @  PC=0x2a758 (main.1.sm_70.ptx:25794) @%p5630 bra BB0_2549;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2a7c0 (main.1.sm_70.ptx:25810) shfl.sync.idx.b32 %r5926|%p4069, %r24403, %r6036, %r6066, %r6067;
GPGPU-Sim PTX: 1276 (potential) branch divergence @  PC=0x2a7e0 (main.1.sm_70.ptx:25814) @%p5630 bra BB0_2551;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2a848 (main.1.sm_70.ptx:25830) shfl.sync.idx.b32 %r5930|%p4073, %r24403, %r6046, %r6066, %r6067;
GPGPU-Sim PTX: 1277 (potential) branch divergence @  PC=0x2a868 (main.1.sm_70.ptx:25834) @%p5630 bra BB0_2553;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2a8d0 (main.1.sm_70.ptx:25850) shfl.sync.idx.b32 %r5934|%p4077, %r24403, %r6037, %r6066, %r6067;
GPGPU-Sim PTX: 1278 (potential) branch divergence @  PC=0x2a8f0 (main.1.sm_70.ptx:25854) @%p5630 bra BB0_2555;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2a958 (main.1.sm_70.ptx:25870) add.s32 %r25026, %r25026, 1;
GPGPU-Sim PTX: 1279 (potential) branch divergence @  PC=0x2a970 (main.1.sm_70.ptx:25873) @%p5634 bra BB0_2547;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2a978 (main.1.sm_70.ptx:25875) xor.b32 %r24466, %r6028, 255;
GPGPU-Sim PTX: 1280 (potential) branch divergence @  PC=0x2aa08 (main.1.sm_70.ptx:25895) @%p5636 bra BB0_2559;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2aa70 (main.1.sm_70.ptx:25911) shfl.sync.idx.b32 %r5952|%p4085, %r24477, %r6036, %r6066, %r6067;
GPGPU-Sim PTX: 1281 (potential) branch divergence @  PC=0x2aa90 (main.1.sm_70.ptx:25915) @%p5636 bra BB0_2561;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2aaf8 (main.1.sm_70.ptx:25931) shfl.sync.idx.b32 %r5956|%p4089, %r24477, %r6046, %r6066, %r6067;
GPGPU-Sim PTX: 1282 (potential) branch divergence @  PC=0x2ab18 (main.1.sm_70.ptx:25935) @%p5636 bra BB0_2563;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2ab80 (main.1.sm_70.ptx:25951) shfl.sync.idx.b32 %r5960|%p4093, %r24477, %r6037, %r6066, %r6067;
GPGPU-Sim PTX: 1283 (potential) branch divergence @  PC=0x2aba0 (main.1.sm_70.ptx:25955) @%p5636 bra BB0_2565;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2ac08 (main.1.sm_70.ptx:25971) add.s32 %r25028, %r25028, 1;
GPGPU-Sim PTX: 1284 (potential) branch divergence @  PC=0x2ac38 (main.1.sm_70.ptx:25977) @%p5640 bra BB0_2557;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2ac40 (main.1.sm_70.ptx:25979) mov.u64 %rd11806, keccakf_rndc;
GPGPU-Sim PTX: 1285 (potential) branch divergence @  PC=0x2b518 (main.1.sm_70.ptx:26467) @%p5641 bra BB0_2567;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2b520 (main.1.sm_70.ptx:26469) cvt.u32.u64%r5968, %rd7717;
GPGPU-Sim PTX: 1286 (potential) branch divergence @  PC=0x2b5a0 (main.1.sm_70.ptx:26489) @%p5644 bra BB0_2570;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2b5e8 (main.1.sm_70.ptx:26504) mov.b64 {%r24576,%r24577}, %rd2;
GPGPU-Sim PTX: 1287 (potential) branch divergence @  PC=0x2b620 (main.1.sm_70.ptx:26514) @%p5647 bra BB0_2572;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2b668 (main.1.sm_70.ptx:26529) mov.b64 {%r24584,%r24585}, %rd2;
GPGPU-Sim PTX: 1288 (potential) branch divergence @  PC=0x2b6a0 (main.1.sm_70.ptx:26539) @%p5650 bra BB0_2574;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2b6e8 (main.1.sm_70.ptx:26554) mov.b64 {%r24592,%r24593}, %rd2;
GPGPU-Sim PTX: 1289 (potential) branch divergence @  PC=0x2b720 (main.1.sm_70.ptx:26564) @%p5653 bra BB0_2576;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2b768 (main.1.sm_70.ptx:26579) membar.gl;
GPGPU-Sim PTX: 1290 (potential) branch divergence @  PC=0x2b7c8 (main.1.sm_70.ptx:26592) @%p5654 bra BB0_2578;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2b838 (main.1.sm_70.ptx:26614) mov.b64 {%r24615,%r24616}, %rd2;
GPGPU-Sim PTX: 1291 (potential) branch divergence @  PC=0x2b930 (main.1.sm_70.ptx:26648) @%p5672 bra BB0_2580;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2b950 (main.1.sm_70.ptx:26658) mov.b64 {%r24646,%r24647}, %rd2;
GPGPU-Sim PTX: 1292 (potential) branch divergence @  PC=0x2ba08 (main.1.sm_70.ptx:26684) @%p5690 bra BB0_2582;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2ba28 (main.1.sm_70.ptx:26694) mov.b64 {%r24669,%r24670}, %rd2;
GPGPU-Sim PTX: 1293 (potential) branch divergence @  PC=0x2bae0 (main.1.sm_70.ptx:26720) @%p5708 bra BB0_2584;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2bb00 (main.1.sm_70.ptx:26730) mov.b64 {%r24692,%r24693}, %rd2;
GPGPU-Sim PTX: 1294 (potential) branch divergence @  PC=0x2bbb8 (main.1.sm_70.ptx:26756) @%p5726 bra BB0_2586;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2bbd8 (main.1.sm_70.ptx:26765) setp.eq.s32%p4101, %r5976, %r5977;
GPGPU-Sim PTX: 1295 (potential) branch divergence @  PC=0x2bbf0 (main.1.sm_70.ptx:26770) @!%p4101 bra BB0_2588;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2bc68 (main.1.sm_70.ptx:26793) ret;
GPGPU-Sim PTX: 1296 (potential) branch divergence @  PC=0x2bbf8 (main.1.sm_70.ptx:26771) bra.uni BB0_2587;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2bc00 (main.1.sm_70.ptx:26774) mov.u32 %r24747, %ctaid.x;
GPGPU-Sim PTX: ... end of reconvergence points for _Z25ethash_calculate_dag_itemjP8hash64_tmS0_j
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z25ethash_calculate_dag_itemjP8hash64_tmS0_j'.
GPGPU-Sim PTX: pushing kernel '_Z25ethash_calculate_dag_itemjP8hash64_tmS0_j' to stream 1, gridDim= (4,1,1) blockDim = (256,1,1) 
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim API:    stream 1 has 1 operations
GPGPU-Sim API:       0 :  stream operation kernel
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z25ethash_calculate_dag_itemjP8hash64_tmS0_j'
GPGPU-Sim uArch: CTA/core = 3, limited by: regs
GPGPU-Sim: Reconfigure L1 cache to 128KB
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z25ethash_calculate_dag_itemjP8hash64_tmS0_j'
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z25ethash_calculate_dag_itemjP8hash64_tmS0_j'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z25ethash_calculate_dag_itemjP8hash64_tmS0_j'
Destroy streams for kernel 1: size 0
kernel_name = _Z25ethash_calculate_dag_itemjP8hash64_tmS0_j 
kernel_launch_uid = 1 
gpu_sim_cycle = 454910
gpu_sim_insn = 60357988
gpu_ipc =     132.6812
gpu_tot_sim_cycle = 454910
gpu_tot_sim_insn = 60357988
gpu_tot_ipc =     132.6812
gpu_tot_issued_cta = 4
gpu_occupancy = 12.4941% 
gpu_tot_occupancy = 12.4941% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       0.0045
partiton_level_parallism_total  =       0.0045
partiton_level_parallism_util =       1.2344
partiton_level_parallism_util_total  =       1.2344
L2_BW  =       0.1644 GB/Sec
L2_BW_total  =       0.1644 GB/Sec
gpu_total_sim_rate=122429

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 17410, Miss = 514, Miss_rate = 0.030, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 17410, Miss = 518, Miss_rate = 0.030, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 17410, Miss = 518, Miss_rate = 0.030, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 17412, Miss = 522, Miss_rate = 0.030, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[28]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[29]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[30]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[31]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[32]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[33]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[34]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[35]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[36]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[37]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[38]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[39]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[40]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[41]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[42]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[43]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[44]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[45]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[46]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[47]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[48]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[49]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[50]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[51]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[52]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[53]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[54]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[55]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[56]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[57]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[58]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[59]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[60]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[61]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[62]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[63]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[64]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[65]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[66]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[67]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[68]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[69]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[70]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[71]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[72]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[73]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[74]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[75]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[76]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[77]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[78]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[79]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 69642
	L1D_total_cache_misses = 2072
	L1D_total_cache_miss_rate = 0.0298
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.038
	L1D_cache_fill_port_util = 0.001
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 67570
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1030
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 1034
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 8
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 69634
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 8

Total_core_cache_fail_stats:
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 
distro:
94040, 94013, 94013, 94013, 94013, 94013, 94013, 94013, 
gpgpu_n_tot_thrd_icount = 99423872
gpgpu_n_tot_w_icount = 3106996
gpgpu_n_stall_shd_mem = 36738
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 2056
gpgpu_n_mem_write_global = 8
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 1052672
gpgpu_n_store_insn = 8
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 49152
gpgpu_n_param_mem_insn = 5120
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 36738
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:916230	W0_Idle:9734	W0_Scoreboard:3169960	W1:108	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:1572864	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:1435552
single_issue_nums: WS0:752212	WS1:752104	WS2:752104	WS3:752104	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 16448 {8:2056,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 320 {40:8,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 82240 {40:2056,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 64 {8:8,}
maxmflatency = 1024 
max_icnt2mem_latency = 597 
maxmrqlatency = 36 
max_icnt2sh_latency = 4 
averagemflatency = 693 
avg_icnt2mem_latency = 289 
avg_mrq_latency = 17 
avg_icnt2sh_latency = 2 
mrq_lat_table:198 	79 	193 	386 	963 	229 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	16 	130 	1917 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	27 	59 	115 	498 	1215 	150 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	2058 	6 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	9 	0 	4 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:      6334      5922         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:      6321      5908         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:      6309      5895         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:      6297      5883         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:      6282      5870         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:      6269      5856         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:      6257      5843         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:      6245      5831         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:      5611      6024         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:      5598      6012         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:      5586      6000         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:      5574      5985         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:      5559      5972         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:      5546      5960         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:      5534      5948         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:      5522      5934         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:      5715      6128         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:      5703      6116         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:      5688      6101         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:      5675      6088         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:      5663      6076         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:      5650      6064         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:      5637      6049         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:      5623      6036         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:      5819      6230         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:      5804      6217         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:      5791      6204         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:      5779      6192         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:      5767      6179         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:      5752      6165         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:      5739      6152         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:      5727      6140         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]: 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]: 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]: 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]: 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]: 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]: 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[6]: 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[7]: 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[8]: 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[9]: 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[10]: 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[11]: 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[12]: 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[13]: 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[14]: 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[15]: 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[16]: 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[17]: 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[18]: 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[19]: 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[20]: 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[21]: 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[22]: 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[23]: 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[24]: 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[25]: 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[26]: 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[27]: 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[28]: 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[29]: 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[30]: 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[31]: 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 2048/64 = 32.000000
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        32        32         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:        32        32         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:        32        32         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:        32        32         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:        32        32         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:        32        32         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:        32        32         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:        32        32         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:        32        32         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:        32        32         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:        32        32         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:        32        32         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:        32        32         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:        32        32         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:        32        32         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:        32        32         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:        32        32         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:        32        32         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:        32        32         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:        32        32         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:        32        32         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:        32        32         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:        32        32         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:        32        32         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:        32        32         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:        32        32         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:        32        32         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:        32        32         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:        32        32         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:        32        32         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:        32        32         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:        32        32         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 2048
min_bank_accesses = 0!
chip skew: 64/64 = 1.00
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:        900       711    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:        845       701    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:        883       693    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:        827       685    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:        817       675    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:        808       666    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[6]:        800       657    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[7]:        791       649    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[8]:        604       747    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[9]:        595       739    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[10]:        587       729    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[11]:        578       719    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[12]:        568       711    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[13]:        559       702    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[14]:        551       693    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[15]:        542       683    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[16]:        640       783    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[17]:        631       773    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[18]:        621       763    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[19]:        612       755    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[20]:        604       747    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[21]:        594       737    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[22]:        585       727    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[23]:        576       719    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[24]:        675       817    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[25]:        665       808    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[26]:        656       799    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[27]:        648       791    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[28]:        639       781    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[29]:        629       772    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[30]:        620       763    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[31]:        612       755    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:       1024       739         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[1]:       1014       729         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[2]:       1006       720         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[3]:        998       712         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[4]:        988       703         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[5]:        978       694         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[6]:        970       684         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[7]:        962       676         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[8]:        717       809         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[9]:        709       801         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[10]:        701       793         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[11]:        691       783         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[12]:        681       773         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[13]:        673       765         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[14]:        666       757         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[15]:        655       747         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[16]:        718       881         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[17]:        708       873         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[18]:        698       863         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[19]:        689       853         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[20]:        681       845         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[21]:        672       837         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[22]:        662       827         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[23]:        653       817         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[24]:        716       952         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[25]:        706       942         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[26]:        698       933         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[27]:        690       925         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[28]:        680       916         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[29]:        670       906         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[30]:        662       897         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[31]:        654       889         0         0         0         0         0         0         0         0         0         0         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=341584 n_nop=341518 n_act=2 n_pre=0 n_ref_event=0 n_req=64 n_rd=64 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001874
n_activity=196 dram_eff=0.3265
bk0: 32a 341542i bk1: 32a 341542i bk2: 0a 341584i bk3: 0a 341584i bk4: 0a 341584i bk5: 0a 341584i bk6: 0a 341584i bk7: 0a 341584i bk8: 0a 341584i bk9: 0a 341584i bk10: 0a 341584i bk11: 0a 341584i bk12: 0a 341584i bk13: 0a 341584i bk14: 0a 341584i bk15: 0a 341584i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.968750
Row_Buffer_Locality_read = 0.968750
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000187 
total_CMD = 341584 
util_bw = 64 
Wasted_Col = 84 
Wasted_Row = 0 
Idle = 341436 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 60 
rwq = 0 
CCDLc_limit_alone = 60 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 341584 
n_nop = 341518 
Read = 64 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 64 
total_req = 64 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 64 
Row_Bus_Util =  0.000006 
CoL_Bus_Util = 0.000187 
Either_Row_CoL_Bus_Util = 0.000193 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002199 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00219858
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=341584 n_nop=341518 n_act=2 n_pre=0 n_ref_event=0 n_req=64 n_rd=64 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001874
n_activity=196 dram_eff=0.3265
bk0: 32a 341542i bk1: 32a 341542i bk2: 0a 341584i bk3: 0a 341584i bk4: 0a 341584i bk5: 0a 341584i bk6: 0a 341584i bk7: 0a 341584i bk8: 0a 341584i bk9: 0a 341584i bk10: 0a 341584i bk11: 0a 341584i bk12: 0a 341584i bk13: 0a 341584i bk14: 0a 341584i bk15: 0a 341584i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.968750
Row_Buffer_Locality_read = 0.968750
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000187 
total_CMD = 341584 
util_bw = 64 
Wasted_Col = 84 
Wasted_Row = 0 
Idle = 341436 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 60 
rwq = 0 
CCDLc_limit_alone = 60 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 341584 
n_nop = 341518 
Read = 64 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 64 
total_req = 64 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 64 
Row_Bus_Util =  0.000006 
CoL_Bus_Util = 0.000187 
Either_Row_CoL_Bus_Util = 0.000193 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002242 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00224249
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=341584 n_nop=341518 n_act=2 n_pre=0 n_ref_event=0 n_req=64 n_rd=64 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001874
n_activity=196 dram_eff=0.3265
bk0: 32a 341542i bk1: 32a 341542i bk2: 0a 341584i bk3: 0a 341584i bk4: 0a 341584i bk5: 0a 341584i bk6: 0a 341584i bk7: 0a 341584i bk8: 0a 341584i bk9: 0a 341584i bk10: 0a 341584i bk11: 0a 341584i bk12: 0a 341584i bk13: 0a 341584i bk14: 0a 341584i bk15: 0a 341584i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.968750
Row_Buffer_Locality_read = 0.968750
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000187 
total_CMD = 341584 
util_bw = 64 
Wasted_Col = 84 
Wasted_Row = 0 
Idle = 341436 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 60 
rwq = 0 
CCDLc_limit_alone = 60 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 341584 
n_nop = 341518 
Read = 64 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 64 
total_req = 64 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 64 
Row_Bus_Util =  0.000006 
CoL_Bus_Util = 0.000187 
Either_Row_CoL_Bus_Util = 0.000193 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002283 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00228348
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=341584 n_nop=341518 n_act=2 n_pre=0 n_ref_event=0 n_req=64 n_rd=64 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001874
n_activity=196 dram_eff=0.3265
bk0: 32a 341543i bk1: 32a 341542i bk2: 0a 341584i bk3: 0a 341584i bk4: 0a 341584i bk5: 0a 341584i bk6: 0a 341584i bk7: 0a 341584i bk8: 0a 341584i bk9: 0a 341584i bk10: 0a 341584i bk11: 0a 341584i bk12: 0a 341584i bk13: 0a 341584i bk14: 0a 341584i bk15: 0a 341584i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.968750
Row_Buffer_Locality_read = 0.968750
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000187 
total_CMD = 341584 
util_bw = 64 
Wasted_Col = 83 
Wasted_Row = 0 
Idle = 341437 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 59 
rwq = 0 
CCDLc_limit_alone = 59 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 341584 
n_nop = 341518 
Read = 64 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 64 
total_req = 64 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 64 
Row_Bus_Util =  0.000006 
CoL_Bus_Util = 0.000187 
Either_Row_CoL_Bus_Util = 0.000193 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002242 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00224249
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=341584 n_nop=341518 n_act=2 n_pre=0 n_ref_event=0 n_req=64 n_rd=64 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001874
n_activity=196 dram_eff=0.3265
bk0: 32a 341542i bk1: 32a 341543i bk2: 0a 341584i bk3: 0a 341584i bk4: 0a 341584i bk5: 0a 341584i bk6: 0a 341584i bk7: 0a 341584i bk8: 0a 341584i bk9: 0a 341584i bk10: 0a 341584i bk11: 0a 341584i bk12: 0a 341584i bk13: 0a 341584i bk14: 0a 341584i bk15: 0a 341584i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.968750
Row_Buffer_Locality_read = 0.968750
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000187 
total_CMD = 341584 
util_bw = 64 
Wasted_Col = 83 
Wasted_Row = 0 
Idle = 341437 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 59 
rwq = 0 
CCDLc_limit_alone = 59 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 341584 
n_nop = 341518 
Read = 64 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 64 
total_req = 64 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 64 
Row_Bus_Util =  0.000006 
CoL_Bus_Util = 0.000187 
Either_Row_CoL_Bus_Util = 0.000193 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002158 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.0021576
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=341584 n_nop=341518 n_act=2 n_pre=0 n_ref_event=0 n_req=64 n_rd=64 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001874
n_activity=196 dram_eff=0.3265
bk0: 32a 341542i bk1: 32a 341542i bk2: 0a 341584i bk3: 0a 341584i bk4: 0a 341584i bk5: 0a 341584i bk6: 0a 341584i bk7: 0a 341584i bk8: 0a 341584i bk9: 0a 341584i bk10: 0a 341584i bk11: 0a 341584i bk12: 0a 341584i bk13: 0a 341584i bk14: 0a 341584i bk15: 0a 341584i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.968750
Row_Buffer_Locality_read = 0.968750
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000187 
total_CMD = 341584 
util_bw = 64 
Wasted_Col = 84 
Wasted_Row = 0 
Idle = 341436 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 60 
rwq = 0 
CCDLc_limit_alone = 60 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 341584 
n_nop = 341518 
Read = 64 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 64 
total_req = 64 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 64 
Row_Bus_Util =  0.000006 
CoL_Bus_Util = 0.000187 
Either_Row_CoL_Bus_Util = 0.000193 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002158 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.0021576
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=341584 n_nop=341518 n_act=2 n_pre=0 n_ref_event=0 n_req=64 n_rd=64 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001874
n_activity=196 dram_eff=0.3265
bk0: 32a 341542i bk1: 32a 341542i bk2: 0a 341584i bk3: 0a 341584i bk4: 0a 341584i bk5: 0a 341584i bk6: 0a 341584i bk7: 0a 341584i bk8: 0a 341584i bk9: 0a 341584i bk10: 0a 341584i bk11: 0a 341584i bk12: 0a 341584i bk13: 0a 341584i bk14: 0a 341584i bk15: 0a 341584i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.968750
Row_Buffer_Locality_read = 0.968750
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000187 
total_CMD = 341584 
util_bw = 64 
Wasted_Col = 84 
Wasted_Row = 0 
Idle = 341436 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 60 
rwq = 0 
CCDLc_limit_alone = 60 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 341584 
n_nop = 341518 
Read = 64 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 64 
total_req = 64 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 64 
Row_Bus_Util =  0.000006 
CoL_Bus_Util = 0.000187 
Either_Row_CoL_Bus_Util = 0.000193 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002242 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00224249
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=341584 n_nop=341518 n_act=2 n_pre=0 n_ref_event=0 n_req=64 n_rd=64 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001874
n_activity=196 dram_eff=0.3265
bk0: 32a 341542i bk1: 32a 341542i bk2: 0a 341584i bk3: 0a 341584i bk4: 0a 341584i bk5: 0a 341584i bk6: 0a 341584i bk7: 0a 341584i bk8: 0a 341584i bk9: 0a 341584i bk10: 0a 341584i bk11: 0a 341584i bk12: 0a 341584i bk13: 0a 341584i bk14: 0a 341584i bk15: 0a 341584i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.968750
Row_Buffer_Locality_read = 0.968750
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000187 
total_CMD = 341584 
util_bw = 64 
Wasted_Col = 84 
Wasted_Row = 0 
Idle = 341436 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 60 
rwq = 0 
CCDLc_limit_alone = 60 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 341584 
n_nop = 341518 
Read = 64 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 64 
total_req = 64 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 64 
Row_Bus_Util =  0.000006 
CoL_Bus_Util = 0.000187 
Either_Row_CoL_Bus_Util = 0.000193 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002257 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00225713
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=341584 n_nop=341518 n_act=2 n_pre=0 n_ref_event=0 n_req=64 n_rd=64 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001874
n_activity=196 dram_eff=0.3265
bk0: 32a 341542i bk1: 32a 341542i bk2: 0a 341584i bk3: 0a 341584i bk4: 0a 341584i bk5: 0a 341584i bk6: 0a 341584i bk7: 0a 341584i bk8: 0a 341584i bk9: 0a 341584i bk10: 0a 341584i bk11: 0a 341584i bk12: 0a 341584i bk13: 0a 341584i bk14: 0a 341584i bk15: 0a 341584i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.968750
Row_Buffer_Locality_read = 0.968750
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000187 
total_CMD = 341584 
util_bw = 64 
Wasted_Col = 84 
Wasted_Row = 0 
Idle = 341436 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 60 
rwq = 0 
CCDLc_limit_alone = 60 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 341584 
n_nop = 341518 
Read = 64 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 64 
total_req = 64 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 64 
Row_Bus_Util =  0.000006 
CoL_Bus_Util = 0.000187 
Either_Row_CoL_Bus_Util = 0.000193 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002242 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00224249
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=341584 n_nop=341518 n_act=2 n_pre=0 n_ref_event=0 n_req=64 n_rd=64 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001874
n_activity=196 dram_eff=0.3265
bk0: 32a 341542i bk1: 32a 341542i bk2: 0a 341584i bk3: 0a 341584i bk4: 0a 341584i bk5: 0a 341584i bk6: 0a 341584i bk7: 0a 341584i bk8: 0a 341584i bk9: 0a 341584i bk10: 0a 341584i bk11: 0a 341584i bk12: 0a 341584i bk13: 0a 341584i bk14: 0a 341584i bk15: 0a 341584i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.968750
Row_Buffer_Locality_read = 0.968750
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000187 
total_CMD = 341584 
util_bw = 64 
Wasted_Col = 84 
Wasted_Row = 0 
Idle = 341436 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 60 
rwq = 0 
CCDLc_limit_alone = 60 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 341584 
n_nop = 341518 
Read = 64 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 64 
total_req = 64 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 64 
Row_Bus_Util =  0.000006 
CoL_Bus_Util = 0.000187 
Either_Row_CoL_Bus_Util = 0.000193 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002283 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00228348
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=341584 n_nop=341518 n_act=2 n_pre=0 n_ref_event=0 n_req=64 n_rd=64 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001874
n_activity=196 dram_eff=0.3265
bk0: 32a 341542i bk1: 32a 341543i bk2: 0a 341584i bk3: 0a 341584i bk4: 0a 341584i bk5: 0a 341584i bk6: 0a 341584i bk7: 0a 341584i bk8: 0a 341584i bk9: 0a 341584i bk10: 0a 341584i bk11: 0a 341584i bk12: 0a 341584i bk13: 0a 341584i bk14: 0a 341584i bk15: 0a 341584i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.968750
Row_Buffer_Locality_read = 0.968750
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000187 
total_CMD = 341584 
util_bw = 64 
Wasted_Col = 83 
Wasted_Row = 0 
Idle = 341437 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 59 
rwq = 0 
CCDLc_limit_alone = 59 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 341584 
n_nop = 341518 
Read = 64 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 64 
total_req = 64 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 64 
Row_Bus_Util =  0.000006 
CoL_Bus_Util = 0.000187 
Either_Row_CoL_Bus_Util = 0.000193 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002242 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00224249
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=341584 n_nop=341518 n_act=2 n_pre=0 n_ref_event=0 n_req=64 n_rd=64 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001874
n_activity=196 dram_eff=0.3265
bk0: 32a 341543i bk1: 32a 341542i bk2: 0a 341584i bk3: 0a 341584i bk4: 0a 341584i bk5: 0a 341584i bk6: 0a 341584i bk7: 0a 341584i bk8: 0a 341584i bk9: 0a 341584i bk10: 0a 341584i bk11: 0a 341584i bk12: 0a 341584i bk13: 0a 341584i bk14: 0a 341584i bk15: 0a 341584i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.968750
Row_Buffer_Locality_read = 0.968750
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000187 
total_CMD = 341584 
util_bw = 64 
Wasted_Col = 83 
Wasted_Row = 0 
Idle = 341437 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 59 
rwq = 0 
CCDLc_limit_alone = 59 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 341584 
n_nop = 341518 
Read = 64 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 64 
total_req = 64 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 64 
Row_Bus_Util =  0.000006 
CoL_Bus_Util = 0.000187 
Either_Row_CoL_Bus_Util = 0.000193 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002158 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.0021576
Memory Partition 12: 
Cache L2_bank_024:
MSHR contents

Cache L2_bank_025:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=341584 n_nop=341518 n_act=2 n_pre=0 n_ref_event=0 n_req=64 n_rd=64 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001874
n_activity=196 dram_eff=0.3265
bk0: 32a 341542i bk1: 32a 341542i bk2: 0a 341584i bk3: 0a 341584i bk4: 0a 341584i bk5: 0a 341584i bk6: 0a 341584i bk7: 0a 341584i bk8: 0a 341584i bk9: 0a 341584i bk10: 0a 341584i bk11: 0a 341584i bk12: 0a 341584i bk13: 0a 341584i bk14: 0a 341584i bk15: 0a 341584i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.968750
Row_Buffer_Locality_read = 0.968750
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000187 
total_CMD = 341584 
util_bw = 64 
Wasted_Col = 84 
Wasted_Row = 0 
Idle = 341436 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 60 
rwq = 0 
CCDLc_limit_alone = 60 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 341584 
n_nop = 341518 
Read = 64 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 64 
total_req = 64 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 64 
Row_Bus_Util =  0.000006 
CoL_Bus_Util = 0.000187 
Either_Row_CoL_Bus_Util = 0.000193 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002158 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.0021576
Memory Partition 13: 
Cache L2_bank_026:
MSHR contents

Cache L2_bank_027:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=341584 n_nop=341518 n_act=2 n_pre=0 n_ref_event=0 n_req=64 n_rd=64 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001874
n_activity=196 dram_eff=0.3265
bk0: 32a 341542i bk1: 32a 341542i bk2: 0a 341584i bk3: 0a 341584i bk4: 0a 341584i bk5: 0a 341584i bk6: 0a 341584i bk7: 0a 341584i bk8: 0a 341584i bk9: 0a 341584i bk10: 0a 341584i bk11: 0a 341584i bk12: 0a 341584i bk13: 0a 341584i bk14: 0a 341584i bk15: 0a 341584i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.968750
Row_Buffer_Locality_read = 0.968750
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000187 
total_CMD = 341584 
util_bw = 64 
Wasted_Col = 84 
Wasted_Row = 0 
Idle = 341436 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 60 
rwq = 0 
CCDLc_limit_alone = 60 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 341584 
n_nop = 341518 
Read = 64 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 64 
total_req = 64 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 64 
Row_Bus_Util =  0.000006 
CoL_Bus_Util = 0.000187 
Either_Row_CoL_Bus_Util = 0.000193 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002213 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00221322
Memory Partition 14: 
Cache L2_bank_028:
MSHR contents

Cache L2_bank_029:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=341584 n_nop=341518 n_act=2 n_pre=0 n_ref_event=0 n_req=64 n_rd=64 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001874
n_activity=196 dram_eff=0.3265
bk0: 32a 341542i bk1: 32a 341542i bk2: 0a 341584i bk3: 0a 341584i bk4: 0a 341584i bk5: 0a 341584i bk6: 0a 341584i bk7: 0a 341584i bk8: 0a 341584i bk9: 0a 341584i bk10: 0a 341584i bk11: 0a 341584i bk12: 0a 341584i bk13: 0a 341584i bk14: 0a 341584i bk15: 0a 341584i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.968750
Row_Buffer_Locality_read = 0.968750
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000187 
total_CMD = 341584 
util_bw = 64 
Wasted_Col = 84 
Wasted_Row = 0 
Idle = 341436 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 60 
rwq = 0 
CCDLc_limit_alone = 60 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 341584 
n_nop = 341518 
Read = 64 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 64 
total_req = 64 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 64 
Row_Bus_Util =  0.000006 
CoL_Bus_Util = 0.000187 
Either_Row_CoL_Bus_Util = 0.000193 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002283 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00228348
Memory Partition 15: 
Cache L2_bank_030:
MSHR contents

Cache L2_bank_031:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=341584 n_nop=341518 n_act=2 n_pre=0 n_ref_event=0 n_req=64 n_rd=64 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001874
n_activity=196 dram_eff=0.3265
bk0: 32a 341543i bk1: 32a 341542i bk2: 0a 341584i bk3: 0a 341584i bk4: 0a 341584i bk5: 0a 341584i bk6: 0a 341584i bk7: 0a 341584i bk8: 0a 341584i bk9: 0a 341584i bk10: 0a 341584i bk11: 0a 341584i bk12: 0a 341584i bk13: 0a 341584i bk14: 0a 341584i bk15: 0a 341584i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.968750
Row_Buffer_Locality_read = 0.968750
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000187 
total_CMD = 341584 
util_bw = 64 
Wasted_Col = 83 
Wasted_Row = 0 
Idle = 341437 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 59 
rwq = 0 
CCDLc_limit_alone = 59 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 341584 
n_nop = 341518 
Read = 64 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 64 
total_req = 64 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 64 
Row_Bus_Util =  0.000006 
CoL_Bus_Util = 0.000187 
Either_Row_CoL_Bus_Util = 0.000193 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002225 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00222493
Memory Partition 16: 
Cache L2_bank_032:
MSHR contents

Cache L2_bank_033:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[16]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=341584 n_nop=341518 n_act=2 n_pre=0 n_ref_event=0 n_req=64 n_rd=64 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001874
n_activity=196 dram_eff=0.3265
bk0: 32a 341542i bk1: 32a 341542i bk2: 0a 341584i bk3: 0a 341584i bk4: 0a 341584i bk5: 0a 341584i bk6: 0a 341584i bk7: 0a 341584i bk8: 0a 341584i bk9: 0a 341584i bk10: 0a 341584i bk11: 0a 341584i bk12: 0a 341584i bk13: 0a 341584i bk14: 0a 341584i bk15: 0a 341584i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.968750
Row_Buffer_Locality_read = 0.968750
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000187 
total_CMD = 341584 
util_bw = 64 
Wasted_Col = 84 
Wasted_Row = 0 
Idle = 341436 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 60 
rwq = 0 
CCDLc_limit_alone = 60 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 341584 
n_nop = 341518 
Read = 64 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 64 
total_req = 64 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 64 
Row_Bus_Util =  0.000006 
CoL_Bus_Util = 0.000187 
Either_Row_CoL_Bus_Util = 0.000193 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002283 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00228348
Memory Partition 17: 
Cache L2_bank_034:
MSHR contents

Cache L2_bank_035:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[17]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=341584 n_nop=341518 n_act=2 n_pre=0 n_ref_event=0 n_req=64 n_rd=64 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001874
n_activity=196 dram_eff=0.3265
bk0: 32a 341543i bk1: 32a 341543i bk2: 0a 341584i bk3: 0a 341584i bk4: 0a 341584i bk5: 0a 341584i bk6: 0a 341584i bk7: 0a 341584i bk8: 0a 341584i bk9: 0a 341584i bk10: 0a 341584i bk11: 0a 341584i bk12: 0a 341584i bk13: 0a 341584i bk14: 0a 341584i bk15: 0a 341584i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.968750
Row_Buffer_Locality_read = 0.968750
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000187 
total_CMD = 341584 
util_bw = 64 
Wasted_Col = 82 
Wasted_Row = 0 
Idle = 341438 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 58 
rwq = 0 
CCDLc_limit_alone = 58 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 341584 
n_nop = 341518 
Read = 64 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 64 
total_req = 64 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 64 
Row_Bus_Util =  0.000006 
CoL_Bus_Util = 0.000187 
Either_Row_CoL_Bus_Util = 0.000193 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002202 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00220151
Memory Partition 18: 
Cache L2_bank_036:
MSHR contents

Cache L2_bank_037:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[18]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=341584 n_nop=341518 n_act=2 n_pre=0 n_ref_event=0 n_req=64 n_rd=64 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001874
n_activity=196 dram_eff=0.3265
bk0: 32a 341542i bk1: 32a 341542i bk2: 0a 341584i bk3: 0a 341584i bk4: 0a 341584i bk5: 0a 341584i bk6: 0a 341584i bk7: 0a 341584i bk8: 0a 341584i bk9: 0a 341584i bk10: 0a 341584i bk11: 0a 341584i bk12: 0a 341584i bk13: 0a 341584i bk14: 0a 341584i bk15: 0a 341584i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.968750
Row_Buffer_Locality_read = 0.968750
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000187 
total_CMD = 341584 
util_bw = 64 
Wasted_Col = 84 
Wasted_Row = 0 
Idle = 341436 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 60 
rwq = 0 
CCDLc_limit_alone = 60 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 341584 
n_nop = 341518 
Read = 64 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 64 
total_req = 64 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 64 
Row_Bus_Util =  0.000006 
CoL_Bus_Util = 0.000187 
Either_Row_CoL_Bus_Util = 0.000193 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002114 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00211368
Memory Partition 19: 
Cache L2_bank_038:
MSHR contents

Cache L2_bank_039:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[19]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=341584 n_nop=341518 n_act=2 n_pre=0 n_ref_event=0 n_req=64 n_rd=64 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001874
n_activity=196 dram_eff=0.3265
bk0: 32a 341542i bk1: 32a 341542i bk2: 0a 341584i bk3: 0a 341584i bk4: 0a 341584i bk5: 0a 341584i bk6: 0a 341584i bk7: 0a 341584i bk8: 0a 341584i bk9: 0a 341584i bk10: 0a 341584i bk11: 0a 341584i bk12: 0a 341584i bk13: 0a 341584i bk14: 0a 341584i bk15: 0a 341584i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.968750
Row_Buffer_Locality_read = 0.968750
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000187 
total_CMD = 341584 
util_bw = 64 
Wasted_Col = 84 
Wasted_Row = 0 
Idle = 341436 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 60 
rwq = 0 
CCDLc_limit_alone = 60 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 341584 
n_nop = 341518 
Read = 64 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 64 
total_req = 64 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 64 
Row_Bus_Util =  0.000006 
CoL_Bus_Util = 0.000187 
Either_Row_CoL_Bus_Util = 0.000193 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002181 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00218102
Memory Partition 20: 
Cache L2_bank_040:
MSHR contents

Cache L2_bank_041:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[20]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=341584 n_nop=341518 n_act=2 n_pre=0 n_ref_event=0 n_req=64 n_rd=64 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001874
n_activity=196 dram_eff=0.3265
bk0: 32a 341542i bk1: 32a 341542i bk2: 0a 341584i bk3: 0a 341584i bk4: 0a 341584i bk5: 0a 341584i bk6: 0a 341584i bk7: 0a 341584i bk8: 0a 341584i bk9: 0a 341584i bk10: 0a 341584i bk11: 0a 341584i bk12: 0a 341584i bk13: 0a 341584i bk14: 0a 341584i bk15: 0a 341584i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.968750
Row_Buffer_Locality_read = 0.968750
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000187 
total_CMD = 341584 
util_bw = 64 
Wasted_Col = 84 
Wasted_Row = 0 
Idle = 341436 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 60 
rwq = 0 
CCDLc_limit_alone = 60 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 341584 
n_nop = 341518 
Read = 64 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 64 
total_req = 64 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 64 
Row_Bus_Util =  0.000006 
CoL_Bus_Util = 0.000187 
Either_Row_CoL_Bus_Util = 0.000193 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002283 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00228348
Memory Partition 21: 
Cache L2_bank_042:
MSHR contents

Cache L2_bank_043:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[21]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=341584 n_nop=341518 n_act=2 n_pre=0 n_ref_event=0 n_req=64 n_rd=64 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001874
n_activity=196 dram_eff=0.3265
bk0: 32a 341542i bk1: 32a 341543i bk2: 0a 341584i bk3: 0a 341584i bk4: 0a 341584i bk5: 0a 341584i bk6: 0a 341584i bk7: 0a 341584i bk8: 0a 341584i bk9: 0a 341584i bk10: 0a 341584i bk11: 0a 341584i bk12: 0a 341584i bk13: 0a 341584i bk14: 0a 341584i bk15: 0a 341584i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.968750
Row_Buffer_Locality_read = 0.968750
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000187 
total_CMD = 341584 
util_bw = 64 
Wasted_Col = 83 
Wasted_Row = 0 
Idle = 341437 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 59 
rwq = 0 
CCDLc_limit_alone = 59 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 341584 
n_nop = 341518 
Read = 64 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 64 
total_req = 64 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 64 
Row_Bus_Util =  0.000006 
CoL_Bus_Util = 0.000187 
Either_Row_CoL_Bus_Util = 0.000193 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002222 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.002222
Memory Partition 22: 
Cache L2_bank_044:
MSHR contents

Cache L2_bank_045:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[22]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=341584 n_nop=341518 n_act=2 n_pre=0 n_ref_event=0 n_req=64 n_rd=64 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001874
n_activity=196 dram_eff=0.3265
bk0: 32a 341542i bk1: 32a 341542i bk2: 0a 341584i bk3: 0a 341584i bk4: 0a 341584i bk5: 0a 341584i bk6: 0a 341584i bk7: 0a 341584i bk8: 0a 341584i bk9: 0a 341584i bk10: 0a 341584i bk11: 0a 341584i bk12: 0a 341584i bk13: 0a 341584i bk14: 0a 341584i bk15: 0a 341584i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.968750
Row_Buffer_Locality_read = 0.968750
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000187 
total_CMD = 341584 
util_bw = 64 
Wasted_Col = 84 
Wasted_Row = 0 
Idle = 341436 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 60 
rwq = 0 
CCDLc_limit_alone = 60 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 341584 
n_nop = 341518 
Read = 64 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 64 
total_req = 64 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 64 
Row_Bus_Util =  0.000006 
CoL_Bus_Util = 0.000187 
Either_Row_CoL_Bus_Util = 0.000193 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002199 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00219858
Memory Partition 23: 
Cache L2_bank_046:
MSHR contents

Cache L2_bank_047:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[23]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=341584 n_nop=341518 n_act=2 n_pre=0 n_ref_event=0 n_req=64 n_rd=64 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001874
n_activity=196 dram_eff=0.3265
bk0: 32a 341542i bk1: 32a 341542i bk2: 0a 341584i bk3: 0a 341584i bk4: 0a 341584i bk5: 0a 341584i bk6: 0a 341584i bk7: 0a 341584i bk8: 0a 341584i bk9: 0a 341584i bk10: 0a 341584i bk11: 0a 341584i bk12: 0a 341584i bk13: 0a 341584i bk14: 0a 341584i bk15: 0a 341584i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.968750
Row_Buffer_Locality_read = 0.968750
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000187 
total_CMD = 341584 
util_bw = 64 
Wasted_Col = 84 
Wasted_Row = 0 
Idle = 341436 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 60 
rwq = 0 
CCDLc_limit_alone = 60 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 341584 
n_nop = 341518 
Read = 64 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 64 
total_req = 64 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 64 
Row_Bus_Util =  0.000006 
CoL_Bus_Util = 0.000187 
Either_Row_CoL_Bus_Util = 0.000193 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002242 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00224249
Memory Partition 24: 
Cache L2_bank_048:
MSHR contents

Cache L2_bank_049:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[24]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=341584 n_nop=341518 n_act=2 n_pre=0 n_ref_event=0 n_req=64 n_rd=64 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001874
n_activity=196 dram_eff=0.3265
bk0: 32a 341543i bk1: 32a 341542i bk2: 0a 341584i bk3: 0a 341584i bk4: 0a 341584i bk5: 0a 341584i bk6: 0a 341584i bk7: 0a 341584i bk8: 0a 341584i bk9: 0a 341584i bk10: 0a 341584i bk11: 0a 341584i bk12: 0a 341584i bk13: 0a 341584i bk14: 0a 341584i bk15: 0a 341584i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.968750
Row_Buffer_Locality_read = 0.968750
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000187 
total_CMD = 341584 
util_bw = 64 
Wasted_Col = 83 
Wasted_Row = 0 
Idle = 341437 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 59 
rwq = 0 
CCDLc_limit_alone = 59 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 341584 
n_nop = 341518 
Read = 64 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 64 
total_req = 64 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 64 
Row_Bus_Util =  0.000006 
CoL_Bus_Util = 0.000187 
Either_Row_CoL_Bus_Util = 0.000193 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002199 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00219858
Memory Partition 25: 
Cache L2_bank_050:
MSHR contents

Cache L2_bank_051:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[25]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=341584 n_nop=341518 n_act=2 n_pre=0 n_ref_event=0 n_req=64 n_rd=64 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001874
n_activity=196 dram_eff=0.3265
bk0: 32a 341542i bk1: 32a 341542i bk2: 0a 341584i bk3: 0a 341584i bk4: 0a 341584i bk5: 0a 341584i bk6: 0a 341584i bk7: 0a 341584i bk8: 0a 341584i bk9: 0a 341584i bk10: 0a 341584i bk11: 0a 341584i bk12: 0a 341584i bk13: 0a 341584i bk14: 0a 341584i bk15: 0a 341584i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.968750
Row_Buffer_Locality_read = 0.968750
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000187 
total_CMD = 341584 
util_bw = 64 
Wasted_Col = 84 
Wasted_Row = 0 
Idle = 341436 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 60 
rwq = 0 
CCDLc_limit_alone = 60 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 341584 
n_nop = 341518 
Read = 64 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 64 
total_req = 64 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 64 
Row_Bus_Util =  0.000006 
CoL_Bus_Util = 0.000187 
Either_Row_CoL_Bus_Util = 0.000193 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002175 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00217516
Memory Partition 26: 
Cache L2_bank_052:
MSHR contents

Cache L2_bank_053:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[26]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=341584 n_nop=341518 n_act=2 n_pre=0 n_ref_event=0 n_req=64 n_rd=64 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001874
n_activity=196 dram_eff=0.3265
bk0: 32a 341542i bk1: 32a 341542i bk2: 0a 341584i bk3: 0a 341584i bk4: 0a 341584i bk5: 0a 341584i bk6: 0a 341584i bk7: 0a 341584i bk8: 0a 341584i bk9: 0a 341584i bk10: 0a 341584i bk11: 0a 341584i bk12: 0a 341584i bk13: 0a 341584i bk14: 0a 341584i bk15: 0a 341584i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.968750
Row_Buffer_Locality_read = 0.968750
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000187 
total_CMD = 341584 
util_bw = 64 
Wasted_Col = 84 
Wasted_Row = 0 
Idle = 341436 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 60 
rwq = 0 
CCDLc_limit_alone = 60 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 341584 
n_nop = 341518 
Read = 64 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 64 
total_req = 64 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 64 
Row_Bus_Util =  0.000006 
CoL_Bus_Util = 0.000187 
Either_Row_CoL_Bus_Util = 0.000193 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002242 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00224249
Memory Partition 27: 
Cache L2_bank_054:
MSHR contents

Cache L2_bank_055:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[27]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=341584 n_nop=341518 n_act=2 n_pre=0 n_ref_event=0 n_req=64 n_rd=64 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001874
n_activity=196 dram_eff=0.3265
bk0: 32a 341542i bk1: 32a 341542i bk2: 0a 341584i bk3: 0a 341584i bk4: 0a 341584i bk5: 0a 341584i bk6: 0a 341584i bk7: 0a 341584i bk8: 0a 341584i bk9: 0a 341584i bk10: 0a 341584i bk11: 0a 341584i bk12: 0a 341584i bk13: 0a 341584i bk14: 0a 341584i bk15: 0a 341584i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.968750
Row_Buffer_Locality_read = 0.968750
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000187 
total_CMD = 341584 
util_bw = 64 
Wasted_Col = 84 
Wasted_Row = 0 
Idle = 341436 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 60 
rwq = 0 
CCDLc_limit_alone = 60 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 341584 
n_nop = 341518 
Read = 64 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 64 
total_req = 64 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 64 
Row_Bus_Util =  0.000006 
CoL_Bus_Util = 0.000187 
Either_Row_CoL_Bus_Util = 0.000193 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002283 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00228348
Memory Partition 28: 
Cache L2_bank_056:
MSHR contents

Cache L2_bank_057:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[28]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=341584 n_nop=341518 n_act=2 n_pre=0 n_ref_event=0 n_req=64 n_rd=64 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001874
n_activity=196 dram_eff=0.3265
bk0: 32a 341543i bk1: 32a 341542i bk2: 0a 341584i bk3: 0a 341584i bk4: 0a 341584i bk5: 0a 341584i bk6: 0a 341584i bk7: 0a 341584i bk8: 0a 341584i bk9: 0a 341584i bk10: 0a 341584i bk11: 0a 341584i bk12: 0a 341584i bk13: 0a 341584i bk14: 0a 341584i bk15: 0a 341584i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.968750
Row_Buffer_Locality_read = 0.968750
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000187 
total_CMD = 341584 
util_bw = 64 
Wasted_Col = 83 
Wasted_Row = 0 
Idle = 341437 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 59 
rwq = 0 
CCDLc_limit_alone = 59 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 341584 
n_nop = 341518 
Read = 64 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 64 
total_req = 64 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 64 
Row_Bus_Util =  0.000006 
CoL_Bus_Util = 0.000187 
Either_Row_CoL_Bus_Util = 0.000193 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002242 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00224249
Memory Partition 29: 
Cache L2_bank_058:
MSHR contents

Cache L2_bank_059:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[29]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=341584 n_nop=341518 n_act=2 n_pre=0 n_ref_event=0 n_req=64 n_rd=64 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001874
n_activity=196 dram_eff=0.3265
bk0: 32a 341542i bk1: 32a 341542i bk2: 0a 341584i bk3: 0a 341584i bk4: 0a 341584i bk5: 0a 341584i bk6: 0a 341584i bk7: 0a 341584i bk8: 0a 341584i bk9: 0a 341584i bk10: 0a 341584i bk11: 0a 341584i bk12: 0a 341584i bk13: 0a 341584i bk14: 0a 341584i bk15: 0a 341584i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.968750
Row_Buffer_Locality_read = 0.968750
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000187 
total_CMD = 341584 
util_bw = 64 
Wasted_Col = 84 
Wasted_Row = 0 
Idle = 341436 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 60 
rwq = 0 
CCDLc_limit_alone = 60 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 341584 
n_nop = 341518 
Read = 64 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 64 
total_req = 64 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 64 
Row_Bus_Util =  0.000006 
CoL_Bus_Util = 0.000187 
Either_Row_CoL_Bus_Util = 0.000193 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002199 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00219858
Memory Partition 30: 
Cache L2_bank_060:
MSHR contents

Cache L2_bank_061:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[30]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=341584 n_nop=341518 n_act=2 n_pre=0 n_ref_event=0 n_req=64 n_rd=64 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001874
n_activity=196 dram_eff=0.3265
bk0: 32a 341542i bk1: 32a 341542i bk2: 0a 341584i bk3: 0a 341584i bk4: 0a 341584i bk5: 0a 341584i bk6: 0a 341584i bk7: 0a 341584i bk8: 0a 341584i bk9: 0a 341584i bk10: 0a 341584i bk11: 0a 341584i bk12: 0a 341584i bk13: 0a 341584i bk14: 0a 341584i bk15: 0a 341584i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.968750
Row_Buffer_Locality_read = 0.968750
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000187 
total_CMD = 341584 
util_bw = 64 
Wasted_Col = 84 
Wasted_Row = 0 
Idle = 341436 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 60 
rwq = 0 
CCDLc_limit_alone = 60 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 341584 
n_nop = 341518 
Read = 64 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 64 
total_req = 64 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 64 
Row_Bus_Util =  0.000006 
CoL_Bus_Util = 0.000187 
Either_Row_CoL_Bus_Util = 0.000193 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002242 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00224249
Memory Partition 31: 
Cache L2_bank_062:
MSHR contents

Cache L2_bank_063:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[31]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=341584 n_nop=341518 n_act=2 n_pre=0 n_ref_event=0 n_req=64 n_rd=64 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001874
n_activity=196 dram_eff=0.3265
bk0: 32a 341542i bk1: 32a 341542i bk2: 0a 341584i bk3: 0a 341584i bk4: 0a 341584i bk5: 0a 341584i bk6: 0a 341584i bk7: 0a 341584i bk8: 0a 341584i bk9: 0a 341584i bk10: 0a 341584i bk11: 0a 341584i bk12: 0a 341584i bk13: 0a 341584i bk14: 0a 341584i bk15: 0a 341584i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.968750
Row_Buffer_Locality_read = 0.968750
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000187 
total_CMD = 341584 
util_bw = 64 
Wasted_Col = 84 
Wasted_Row = 0 
Idle = 341436 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 60 
rwq = 0 
CCDLc_limit_alone = 60 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 341584 
n_nop = 341518 
Read = 64 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 64 
total_req = 64 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 64 
Row_Bus_Util =  0.000006 
CoL_Bus_Util = 0.000187 
Either_Row_CoL_Bus_Util = 0.000193 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002283 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00228348

========= L2 cache stats =========
L2_cache_bank[0]: Access = 40, Miss = 32, Miss_rate = 0.800, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[1]: Access = 32, Miss = 32, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 32, Miss = 32, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 32, Miss = 32, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 40, Miss = 40, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 32, Miss = 32, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 32, Miss = 32, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 32, Miss = 32, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 32, Miss = 32, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 32, Miss = 32, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 32, Miss = 32, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 32, Miss = 32, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[12]: Access = 32, Miss = 32, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[13]: Access = 32, Miss = 32, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[14]: Access = 32, Miss = 32, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[15]: Access = 32, Miss = 32, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[16]: Access = 32, Miss = 32, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[17]: Access = 32, Miss = 32, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[18]: Access = 32, Miss = 32, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[19]: Access = 32, Miss = 32, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[20]: Access = 32, Miss = 32, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[21]: Access = 32, Miss = 32, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[22]: Access = 32, Miss = 32, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[23]: Access = 32, Miss = 32, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[24]: Access = 32, Miss = 32, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[25]: Access = 32, Miss = 32, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[26]: Access = 32, Miss = 32, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[27]: Access = 32, Miss = 32, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[28]: Access = 32, Miss = 32, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[29]: Access = 32, Miss = 32, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[30]: Access = 32, Miss = 32, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[31]: Access = 32, Miss = 32, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[32]: Access = 32, Miss = 32, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[33]: Access = 32, Miss = 32, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[34]: Access = 32, Miss = 32, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[35]: Access = 32, Miss = 32, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[36]: Access = 32, Miss = 32, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[37]: Access = 32, Miss = 32, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[38]: Access = 32, Miss = 32, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[39]: Access = 32, Miss = 32, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[40]: Access = 32, Miss = 32, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[41]: Access = 32, Miss = 32, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[42]: Access = 32, Miss = 32, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[43]: Access = 32, Miss = 32, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[44]: Access = 32, Miss = 32, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[45]: Access = 32, Miss = 32, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[46]: Access = 32, Miss = 32, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[47]: Access = 32, Miss = 32, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[48]: Access = 32, Miss = 32, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[49]: Access = 32, Miss = 32, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[50]: Access = 32, Miss = 32, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[51]: Access = 32, Miss = 32, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[52]: Access = 32, Miss = 32, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[53]: Access = 32, Miss = 32, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[54]: Access = 32, Miss = 32, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[55]: Access = 32, Miss = 32, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[56]: Access = 32, Miss = 32, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[57]: Access = 32, Miss = 32, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[58]: Access = 32, Miss = 32, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[59]: Access = 32, Miss = 32, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[60]: Access = 32, Miss = 32, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[61]: Access = 32, Miss = 32, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[62]: Access = 32, Miss = 32, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[63]: Access = 32, Miss = 32, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 2064
L2_total_cache_misses = 2056
L2_total_cache_miss_rate = 0.9961
L2_total_cache_pending_hits = 0
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 8
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 512
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 1536
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 7
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 2056
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 8
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.000
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=2064
icnt_total_pkts_simt_to_mem=2064
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 2064
Req_Network_cycles = 454910
Req_Network_injected_packets_per_cycle =       0.0045 
Req_Network_conflicts_per_cycle =       0.0101
Req_Network_conflicts_per_cycle_util =       2.7398
Req_Bank_Level_Parallism =       1.2344
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       0.0151
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.0001

Reply_Network_injected_packets_num = 2064
Reply_Network_cycles = 454910
Reply_Network_injected_packets_per_cycle =        0.0045
Reply_Network_conflicts_per_cycle =        0.0001
Reply_Network_conflicts_per_cycle_util =       0.0249
Reply_Bank_Level_Parallism =       1.7114
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.0000
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0001
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 8 min, 13 sec (493 sec)
gpgpu_simulation_rate = 122429 (inst/sec)
gpgpu_simulation_rate = 922 (cycle/sec)
gpgpu_silicon_slowdown = 1227765x
GPGPU-Sim: detected inactive GPU simulation thread
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffcdbdccecc..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffcdbdccec0..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffcdbdcceb8..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffcdbdcceb0..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffcdbdccec8..

GPGPU-Sim PTX: cudaLaunch for 0x0x4123e6 (mode=performance simulation) on stream 1
GPGPU-Sim PTX: PDOM analysis already done for _Z25ethash_calculate_dag_itemjP8hash64_tmS0_j 
GPGPU-Sim PTX: pushing kernel '_Z25ethash_calculate_dag_itemjP8hash64_tmS0_j' to stream 1, gridDim= (4,1,1) blockDim = (256,1,1) 
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim API:    stream 1 has 1 operations
GPGPU-Sim API:       0 :  stream operation kernel
GPGPU-Sim uArch: Shader 4 bind to kernel 2 '_Z25ethash_calculate_dag_itemjP8hash64_tmS0_j'
GPGPU-Sim: Reconfigure L1 cache to 128KB
GPGPU-Sim uArch: Shader 5 bind to kernel 2 '_Z25ethash_calculate_dag_itemjP8hash64_tmS0_j'
GPGPU-Sim uArch: Shader 6 bind to kernel 2 '_Z25ethash_calculate_dag_itemjP8hash64_tmS0_j'
GPGPU-Sim uArch: Shader 7 bind to kernel 2 '_Z25ethash_calculate_dag_itemjP8hash64_tmS0_j'
Destroy streams for kernel 2: size 0
kernel_name = _Z25ethash_calculate_dag_itemjP8hash64_tmS0_j 
kernel_launch_uid = 2 
gpu_sim_cycle = 454910
gpu_sim_insn = 60357700
gpu_ipc =     132.6805
gpu_tot_sim_cycle = 909820
gpu_tot_sim_insn = 120715688
gpu_tot_ipc =     132.6808
gpu_tot_issued_cta = 8
gpu_occupancy = 12.4941% 
gpu_tot_occupancy = 12.4941% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       0.0045
partiton_level_parallism_total  =       0.0045
partiton_level_parallism_util =       1.2342
partiton_level_parallism_util_total  =       1.2343
L2_BW  =       0.1645 GB/Sec
L2_BW_total  =       0.1644 GB/Sec
gpu_total_sim_rate=124706

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 17410, Miss = 514, Miss_rate = 0.030, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 17410, Miss = 518, Miss_rate = 0.030, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 17410, Miss = 518, Miss_rate = 0.030, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 17412, Miss = 522, Miss_rate = 0.030, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 17410, Miss = 520, Miss_rate = 0.030, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 17412, Miss = 520, Miss_rate = 0.030, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 17410, Miss = 518, Miss_rate = 0.030, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 17410, Miss = 520, Miss_rate = 0.030, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[28]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[29]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[30]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[31]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[32]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[33]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[34]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[35]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[36]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[37]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[38]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[39]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[40]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[41]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[42]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[43]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[44]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[45]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[46]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[47]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[48]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[49]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[50]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[51]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[52]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[53]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[54]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[55]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[56]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[57]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[58]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[59]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[60]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[61]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[62]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[63]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[64]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[65]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[66]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[67]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[68]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[69]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[70]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[71]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[72]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[73]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[74]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[75]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[76]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[77]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[78]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[79]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 139284
	L1D_total_cache_misses = 4150
	L1D_total_cache_miss_rate = 0.0298
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.038
	L1D_cache_fill_port_util = 0.001
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 135134
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 2062
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 2072
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 16
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 139268
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 16

Total_core_cache_fail_stats:
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 
distro:
94040, 94013, 94013, 94013, 94013, 94013, 94013, 94013, 
gpgpu_n_tot_thrd_icount = 198847456
gpgpu_n_tot_w_icount = 6213983
gpgpu_n_stall_shd_mem = 73476
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 4114
gpgpu_n_mem_write_global = 16
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 2105344
gpgpu_n_store_insn = 16
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 98304
gpgpu_n_param_mem_insn = 10240
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 73476
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1754810	W0_Idle:18254	W0_Scoreboard:6361932	W1:216	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:3145728	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:2871104
single_issue_nums: WS0:1504424	WS1:1504208	WS2:1504208	WS3:1504208	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 32912 {8:4114,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 640 {40:16,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 164560 {40:4114,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 128 {8:16,}
maxmflatency = 1024 
max_icnt2mem_latency = 597 
maxmrqlatency = 36 
max_icnt2sh_latency = 4 
averagemflatency = 693 
avg_icnt2mem_latency = 292 
avg_mrq_latency = 13 
avg_icnt2sh_latency = 2 
mrq_lat_table:477 	227 	579 	1159 	1425 	229 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	34 	290 	3805 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	56 	118 	230 	775 	2651 	300 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	4124 	6 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	16 	0 	8 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:      6334      5922         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:      6321      5908         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:      6309      5895         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:      6297      5883         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:      6282      5870         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:      6269      5856         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:      6257      5843         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:      6245      5831         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:      5611      6024         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:      5598      6012         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:      5586      6000         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:      5574      5985         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:      5559      5972         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:      5546      5960         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:      5534      5948         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:      5522      5934         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:      5715      6128         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:      5703      6116         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:      5688      6101         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:      5675      6088         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:      5663      6076         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:      5650      6064         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:      5637      6049         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:      5623      6036         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:      5819      6230         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:      5804      6217         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:      5791      6204         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:      5779      6192         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:      5767      6179         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:      5752      6165         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:      5739      6152         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:      5727      6140         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]: 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]: 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]: 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]: 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]: 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]: 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[6]: 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[7]: 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[8]: 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[9]: 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[10]: 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[11]: 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[12]: 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[13]: 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[14]: 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[15]: 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[16]: 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[17]: 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[18]: 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[19]: 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[20]: 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[21]: 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[22]: 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[23]: 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[24]: 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[25]: 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[26]: 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[27]: 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[28]: 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[29]: 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[30]: 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[31]: 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 4096/64 = 64.000000
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        64        64         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:        64        64         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:        64        64         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:        64        64         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:        64        64         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:        64        64         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:        64        64         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:        64        64         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:        64        64         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:        64        64         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:        64        64         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:        64        64         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:        64        64         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:        64        64         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:        64        64         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:        64        64         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:        64        64         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:        64        64         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:        64        64         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:        64        64         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:        64        64         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:        64        64         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:        64        64         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:        64        64         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:        64        64         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:        64        64         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:        64        64         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:        64        64         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:        64        64         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:        64        64         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:        64        64         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:        64        64         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 4096
min_bank_accesses = 0!
chip skew: 128/128 = 1.00
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:        906       711    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:        844       702    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:        883       693    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:        827       685    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:        817       675    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:        808       666    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[6]:        800       657    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[7]:        791       649    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[8]:        604       747    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[9]:        595       739    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[10]:        587       729    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[11]:        578       719    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[12]:        568       711    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[13]:        559       702    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[14]:        551       693    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[15]:        542       683    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[16]:        640       783    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[17]:        631       773    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[18]:        621       763    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[19]:        612       755    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[20]:        604       747    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[21]:        594       737    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[22]:        585       727    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[23]:        576       719    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[24]:        675       817    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[25]:        665       808    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[26]:        656       799    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[27]:        648       791    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[28]:        639       781    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[29]:        629       772    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[30]:        620       763    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[31]:        612       755    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:       1024       739         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[1]:       1014       729         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[2]:       1006       720         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[3]:        998       712         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[4]:        988       703         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[5]:        978       694         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[6]:        970       684         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[7]:        962       676         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[8]:        733       809         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[9]:        725       801         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[10]:        717       793         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[11]:        707       783         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[12]:        697       773         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[13]:        689       765         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[14]:        681       757         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[15]:        671       747         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[16]:        734       881         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[17]:        724       873         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[18]:        714       863         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[19]:        705       853         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[20]:        697       845         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[21]:        688       837         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[22]:        678       827         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[23]:        669       817         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[24]:        732       952         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[25]:        722       942         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[26]:        714       933         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[27]:        706       925         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[28]:        696       916         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[29]:        686       906         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[30]:        678       897         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[31]:        670       889         0         0         0         0         0         0         0         0         0         0         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=683168 n_nop=683038 n_act=2 n_pre=0 n_ref_event=0 n_req=128 n_rd=128 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001874
n_activity=368 dram_eff=0.3478
bk0: 64a 683097i bk1: 64a 683096i bk2: 0a 683168i bk3: 0a 683168i bk4: 0a 683168i bk5: 0a 683168i bk6: 0a 683168i bk7: 0a 683168i bk8: 0a 683168i bk9: 0a 683168i bk10: 0a 683168i bk11: 0a 683168i bk12: 0a 683168i bk13: 0a 683168i bk14: 0a 683168i bk15: 0a 683168i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000187 
total_CMD = 683168 
util_bw = 128 
Wasted_Col = 143 
Wasted_Row = 0 
Idle = 682897 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 119 
rwq = 0 
CCDLc_limit_alone = 119 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 683168 
n_nop = 683038 
Read = 128 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 128 
total_req = 128 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 128 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000187 
Either_Row_CoL_Bus_Util = 0.000190 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001673 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00167309
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=683168 n_nop=683038 n_act=2 n_pre=0 n_ref_event=0 n_req=128 n_rd=128 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001874
n_activity=368 dram_eff=0.3478
bk0: 64a 683096i bk1: 64a 683096i bk2: 0a 683168i bk3: 0a 683168i bk4: 0a 683168i bk5: 0a 683168i bk6: 0a 683168i bk7: 0a 683168i bk8: 0a 683168i bk9: 0a 683168i bk10: 0a 683168i bk11: 0a 683168i bk12: 0a 683168i bk13: 0a 683168i bk14: 0a 683168i bk15: 0a 683168i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000187 
total_CMD = 683168 
util_bw = 128 
Wasted_Col = 144 
Wasted_Row = 0 
Idle = 682896 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 120 
rwq = 0 
CCDLc_limit_alone = 120 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 683168 
n_nop = 683038 
Read = 128 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 128 
total_req = 128 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 128 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000187 
Either_Row_CoL_Bus_Util = 0.000190 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001716 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00171554
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=683168 n_nop=683038 n_act=2 n_pre=0 n_ref_event=0 n_req=128 n_rd=128 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001874
n_activity=368 dram_eff=0.3478
bk0: 64a 683096i bk1: 64a 683096i bk2: 0a 683168i bk3: 0a 683168i bk4: 0a 683168i bk5: 0a 683168i bk6: 0a 683168i bk7: 0a 683168i bk8: 0a 683168i bk9: 0a 683168i bk10: 0a 683168i bk11: 0a 683168i bk12: 0a 683168i bk13: 0a 683168i bk14: 0a 683168i bk15: 0a 683168i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000187 
total_CMD = 683168 
util_bw = 128 
Wasted_Col = 144 
Wasted_Row = 0 
Idle = 682896 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 120 
rwq = 0 
CCDLc_limit_alone = 120 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 683168 
n_nop = 683038 
Read = 128 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 128 
total_req = 128 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 128 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000187 
Either_Row_CoL_Bus_Util = 0.000190 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001757 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00175652
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=683168 n_nop=683038 n_act=2 n_pre=0 n_ref_event=0 n_req=128 n_rd=128 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001874
n_activity=368 dram_eff=0.3478
bk0: 64a 683098i bk1: 64a 683096i bk2: 0a 683168i bk3: 0a 683168i bk4: 0a 683168i bk5: 0a 683168i bk6: 0a 683168i bk7: 0a 683168i bk8: 0a 683168i bk9: 0a 683168i bk10: 0a 683168i bk11: 0a 683168i bk12: 0a 683168i bk13: 0a 683168i bk14: 0a 683168i bk15: 0a 683168i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000187 
total_CMD = 683168 
util_bw = 128 
Wasted_Col = 142 
Wasted_Row = 0 
Idle = 682898 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 118 
rwq = 0 
CCDLc_limit_alone = 118 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 683168 
n_nop = 683038 
Read = 128 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 128 
total_req = 128 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 128 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000187 
Either_Row_CoL_Bus_Util = 0.000190 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001716 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00171554
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=683168 n_nop=683038 n_act=2 n_pre=0 n_ref_event=0 n_req=128 n_rd=128 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001874
n_activity=368 dram_eff=0.3478
bk0: 64a 683097i bk1: 64a 683098i bk2: 0a 683168i bk3: 0a 683168i bk4: 0a 683168i bk5: 0a 683168i bk6: 0a 683168i bk7: 0a 683168i bk8: 0a 683168i bk9: 0a 683168i bk10: 0a 683168i bk11: 0a 683168i bk12: 0a 683168i bk13: 0a 683168i bk14: 0a 683168i bk15: 0a 683168i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000187 
total_CMD = 683168 
util_bw = 128 
Wasted_Col = 141 
Wasted_Row = 0 
Idle = 682899 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 117 
rwq = 0 
CCDLc_limit_alone = 117 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 683168 
n_nop = 683038 
Read = 128 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 128 
total_req = 128 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 128 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000187 
Either_Row_CoL_Bus_Util = 0.000190 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001632 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.0016321
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=683168 n_nop=683038 n_act=2 n_pre=0 n_ref_event=0 n_req=128 n_rd=128 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001874
n_activity=368 dram_eff=0.3478
bk0: 64a 683096i bk1: 64a 683097i bk2: 0a 683168i bk3: 0a 683168i bk4: 0a 683168i bk5: 0a 683168i bk6: 0a 683168i bk7: 0a 683168i bk8: 0a 683168i bk9: 0a 683168i bk10: 0a 683168i bk11: 0a 683168i bk12: 0a 683168i bk13: 0a 683168i bk14: 0a 683168i bk15: 0a 683168i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000187 
total_CMD = 683168 
util_bw = 128 
Wasted_Col = 143 
Wasted_Row = 0 
Idle = 682897 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 119 
rwq = 0 
CCDLc_limit_alone = 119 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 683168 
n_nop = 683038 
Read = 128 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 128 
total_req = 128 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 128 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000187 
Either_Row_CoL_Bus_Util = 0.000190 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001632 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.0016321
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=683168 n_nop=683038 n_act=2 n_pre=0 n_ref_event=0 n_req=128 n_rd=128 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001874
n_activity=368 dram_eff=0.3478
bk0: 64a 683096i bk1: 64a 683096i bk2: 0a 683168i bk3: 0a 683168i bk4: 0a 683168i bk5: 0a 683168i bk6: 0a 683168i bk7: 0a 683168i bk8: 0a 683168i bk9: 0a 683168i bk10: 0a 683168i bk11: 0a 683168i bk12: 0a 683168i bk13: 0a 683168i bk14: 0a 683168i bk15: 0a 683168i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000187 
total_CMD = 683168 
util_bw = 128 
Wasted_Col = 144 
Wasted_Row = 0 
Idle = 682896 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 120 
rwq = 0 
CCDLc_limit_alone = 120 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 683168 
n_nop = 683038 
Read = 128 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 128 
total_req = 128 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 128 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000187 
Either_Row_CoL_Bus_Util = 0.000190 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001716 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00171554
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=683168 n_nop=683038 n_act=2 n_pre=0 n_ref_event=0 n_req=128 n_rd=128 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001874
n_activity=368 dram_eff=0.3478
bk0: 64a 683096i bk1: 64a 683096i bk2: 0a 683168i bk3: 0a 683168i bk4: 0a 683168i bk5: 0a 683168i bk6: 0a 683168i bk7: 0a 683168i bk8: 0a 683168i bk9: 0a 683168i bk10: 0a 683168i bk11: 0a 683168i bk12: 0a 683168i bk13: 0a 683168i bk14: 0a 683168i bk15: 0a 683168i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000187 
total_CMD = 683168 
util_bw = 128 
Wasted_Col = 144 
Wasted_Row = 0 
Idle = 682896 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 120 
rwq = 0 
CCDLc_limit_alone = 120 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 683168 
n_nop = 683038 
Read = 128 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 128 
total_req = 128 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 128 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000187 
Either_Row_CoL_Bus_Util = 0.000190 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001730 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00173017
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=683168 n_nop=683038 n_act=2 n_pre=0 n_ref_event=0 n_req=128 n_rd=128 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001874
n_activity=368 dram_eff=0.3478
bk0: 64a 683096i bk1: 64a 683096i bk2: 0a 683168i bk3: 0a 683168i bk4: 0a 683168i bk5: 0a 683168i bk6: 0a 683168i bk7: 0a 683168i bk8: 0a 683168i bk9: 0a 683168i bk10: 0a 683168i bk11: 0a 683168i bk12: 0a 683168i bk13: 0a 683168i bk14: 0a 683168i bk15: 0a 683168i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000187 
total_CMD = 683168 
util_bw = 128 
Wasted_Col = 144 
Wasted_Row = 0 
Idle = 682896 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 120 
rwq = 0 
CCDLc_limit_alone = 120 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 683168 
n_nop = 683038 
Read = 128 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 128 
total_req = 128 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 128 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000187 
Either_Row_CoL_Bus_Util = 0.000190 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001716 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00171554
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=683168 n_nop=683038 n_act=2 n_pre=0 n_ref_event=0 n_req=128 n_rd=128 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001874
n_activity=368 dram_eff=0.3478
bk0: 64a 683096i bk1: 64a 683096i bk2: 0a 683168i bk3: 0a 683168i bk4: 0a 683168i bk5: 0a 683168i bk6: 0a 683168i bk7: 0a 683168i bk8: 0a 683168i bk9: 0a 683168i bk10: 0a 683168i bk11: 0a 683168i bk12: 0a 683168i bk13: 0a 683168i bk14: 0a 683168i bk15: 0a 683168i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000187 
total_CMD = 683168 
util_bw = 128 
Wasted_Col = 144 
Wasted_Row = 0 
Idle = 682896 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 120 
rwq = 0 
CCDLc_limit_alone = 120 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 683168 
n_nop = 683038 
Read = 128 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 128 
total_req = 128 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 128 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000187 
Either_Row_CoL_Bus_Util = 0.000190 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001757 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00175652
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=683168 n_nop=683038 n_act=2 n_pre=0 n_ref_event=0 n_req=128 n_rd=128 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001874
n_activity=368 dram_eff=0.3478
bk0: 64a 683096i bk1: 64a 683098i bk2: 0a 683168i bk3: 0a 683168i bk4: 0a 683168i bk5: 0a 683168i bk6: 0a 683168i bk7: 0a 683168i bk8: 0a 683168i bk9: 0a 683168i bk10: 0a 683168i bk11: 0a 683168i bk12: 0a 683168i bk13: 0a 683168i bk14: 0a 683168i bk15: 0a 683168i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000187 
total_CMD = 683168 
util_bw = 128 
Wasted_Col = 142 
Wasted_Row = 0 
Idle = 682898 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 118 
rwq = 0 
CCDLc_limit_alone = 118 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 683168 
n_nop = 683038 
Read = 128 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 128 
total_req = 128 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 128 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000187 
Either_Row_CoL_Bus_Util = 0.000190 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001716 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00171554
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=683168 n_nop=683038 n_act=2 n_pre=0 n_ref_event=0 n_req=128 n_rd=128 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001874
n_activity=368 dram_eff=0.3478
bk0: 64a 683098i bk1: 64a 683097i bk2: 0a 683168i bk3: 0a 683168i bk4: 0a 683168i bk5: 0a 683168i bk6: 0a 683168i bk7: 0a 683168i bk8: 0a 683168i bk9: 0a 683168i bk10: 0a 683168i bk11: 0a 683168i bk12: 0a 683168i bk13: 0a 683168i bk14: 0a 683168i bk15: 0a 683168i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000187 
total_CMD = 683168 
util_bw = 128 
Wasted_Col = 141 
Wasted_Row = 0 
Idle = 682899 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 117 
rwq = 0 
CCDLc_limit_alone = 117 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 683168 
n_nop = 683038 
Read = 128 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 128 
total_req = 128 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 128 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000187 
Either_Row_CoL_Bus_Util = 0.000190 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001632 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.0016321
Memory Partition 12: 
Cache L2_bank_024:
MSHR contents

Cache L2_bank_025:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=683168 n_nop=683038 n_act=2 n_pre=0 n_ref_event=0 n_req=128 n_rd=128 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001874
n_activity=368 dram_eff=0.3478
bk0: 64a 683097i bk1: 64a 683096i bk2: 0a 683168i bk3: 0a 683168i bk4: 0a 683168i bk5: 0a 683168i bk6: 0a 683168i bk7: 0a 683168i bk8: 0a 683168i bk9: 0a 683168i bk10: 0a 683168i bk11: 0a 683168i bk12: 0a 683168i bk13: 0a 683168i bk14: 0a 683168i bk15: 0a 683168i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000187 
total_CMD = 683168 
util_bw = 128 
Wasted_Col = 143 
Wasted_Row = 0 
Idle = 682897 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 119 
rwq = 0 
CCDLc_limit_alone = 119 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 683168 
n_nop = 683038 
Read = 128 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 128 
total_req = 128 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 128 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000187 
Either_Row_CoL_Bus_Util = 0.000190 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001632 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.0016321
Memory Partition 13: 
Cache L2_bank_026:
MSHR contents

Cache L2_bank_027:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=683168 n_nop=683038 n_act=2 n_pre=0 n_ref_event=0 n_req=128 n_rd=128 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001874
n_activity=368 dram_eff=0.3478
bk0: 64a 683096i bk1: 64a 683096i bk2: 0a 683168i bk3: 0a 683168i bk4: 0a 683168i bk5: 0a 683168i bk6: 0a 683168i bk7: 0a 683168i bk8: 0a 683168i bk9: 0a 683168i bk10: 0a 683168i bk11: 0a 683168i bk12: 0a 683168i bk13: 0a 683168i bk14: 0a 683168i bk15: 0a 683168i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000187 
total_CMD = 683168 
util_bw = 128 
Wasted_Col = 144 
Wasted_Row = 0 
Idle = 682896 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 120 
rwq = 0 
CCDLc_limit_alone = 120 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 683168 
n_nop = 683038 
Read = 128 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 128 
total_req = 128 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 128 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000187 
Either_Row_CoL_Bus_Util = 0.000190 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001686 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00168626
Memory Partition 14: 
Cache L2_bank_028:
MSHR contents

Cache L2_bank_029:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=683168 n_nop=683038 n_act=2 n_pre=0 n_ref_event=0 n_req=128 n_rd=128 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001874
n_activity=368 dram_eff=0.3478
bk0: 64a 683096i bk1: 64a 683096i bk2: 0a 683168i bk3: 0a 683168i bk4: 0a 683168i bk5: 0a 683168i bk6: 0a 683168i bk7: 0a 683168i bk8: 0a 683168i bk9: 0a 683168i bk10: 0a 683168i bk11: 0a 683168i bk12: 0a 683168i bk13: 0a 683168i bk14: 0a 683168i bk15: 0a 683168i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000187 
total_CMD = 683168 
util_bw = 128 
Wasted_Col = 144 
Wasted_Row = 0 
Idle = 682896 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 120 
rwq = 0 
CCDLc_limit_alone = 120 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 683168 
n_nop = 683038 
Read = 128 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 128 
total_req = 128 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 128 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000187 
Either_Row_CoL_Bus_Util = 0.000190 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001757 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00175652
Memory Partition 15: 
Cache L2_bank_030:
MSHR contents

Cache L2_bank_031:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=683168 n_nop=683038 n_act=2 n_pre=0 n_ref_event=0 n_req=128 n_rd=128 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001874
n_activity=368 dram_eff=0.3478
bk0: 64a 683098i bk1: 64a 683096i bk2: 0a 683168i bk3: 0a 683168i bk4: 0a 683168i bk5: 0a 683168i bk6: 0a 683168i bk7: 0a 683168i bk8: 0a 683168i bk9: 0a 683168i bk10: 0a 683168i bk11: 0a 683168i bk12: 0a 683168i bk13: 0a 683168i bk14: 0a 683168i bk15: 0a 683168i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000187 
total_CMD = 683168 
util_bw = 128 
Wasted_Col = 142 
Wasted_Row = 0 
Idle = 682898 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 118 
rwq = 0 
CCDLc_limit_alone = 118 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 683168 
n_nop = 683038 
Read = 128 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 128 
total_req = 128 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 128 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000187 
Either_Row_CoL_Bus_Util = 0.000190 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001698 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00169797
Memory Partition 16: 
Cache L2_bank_032:
MSHR contents

Cache L2_bank_033:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[16]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=683168 n_nop=683038 n_act=2 n_pre=0 n_ref_event=0 n_req=128 n_rd=128 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001874
n_activity=368 dram_eff=0.3478
bk0: 64a 683096i bk1: 64a 683096i bk2: 0a 683168i bk3: 0a 683168i bk4: 0a 683168i bk5: 0a 683168i bk6: 0a 683168i bk7: 0a 683168i bk8: 0a 683168i bk9: 0a 683168i bk10: 0a 683168i bk11: 0a 683168i bk12: 0a 683168i bk13: 0a 683168i bk14: 0a 683168i bk15: 0a 683168i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000187 
total_CMD = 683168 
util_bw = 128 
Wasted_Col = 144 
Wasted_Row = 0 
Idle = 682896 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 120 
rwq = 0 
CCDLc_limit_alone = 120 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 683168 
n_nop = 683038 
Read = 128 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 128 
total_req = 128 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 128 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000187 
Either_Row_CoL_Bus_Util = 0.000190 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001757 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00175652
Memory Partition 17: 
Cache L2_bank_034:
MSHR contents

Cache L2_bank_035:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[17]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=683168 n_nop=683038 n_act=2 n_pre=0 n_ref_event=0 n_req=128 n_rd=128 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001874
n_activity=368 dram_eff=0.3478
bk0: 64a 683098i bk1: 64a 683098i bk2: 0a 683168i bk3: 0a 683168i bk4: 0a 683168i bk5: 0a 683168i bk6: 0a 683168i bk7: 0a 683168i bk8: 0a 683168i bk9: 0a 683168i bk10: 0a 683168i bk11: 0a 683168i bk12: 0a 683168i bk13: 0a 683168i bk14: 0a 683168i bk15: 0a 683168i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000187 
total_CMD = 683168 
util_bw = 128 
Wasted_Col = 140 
Wasted_Row = 0 
Idle = 682900 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 116 
rwq = 0 
CCDLc_limit_alone = 116 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 683168 
n_nop = 683038 
Read = 128 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 128 
total_req = 128 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 128 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000187 
Either_Row_CoL_Bus_Util = 0.000190 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001675 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00167455
Memory Partition 18: 
Cache L2_bank_036:
MSHR contents

Cache L2_bank_037:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[18]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=683168 n_nop=683038 n_act=2 n_pre=0 n_ref_event=0 n_req=128 n_rd=128 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001874
n_activity=368 dram_eff=0.3478
bk0: 64a 683097i bk1: 64a 683097i bk2: 0a 683168i bk3: 0a 683168i bk4: 0a 683168i bk5: 0a 683168i bk6: 0a 683168i bk7: 0a 683168i bk8: 0a 683168i bk9: 0a 683168i bk10: 0a 683168i bk11: 0a 683168i bk12: 0a 683168i bk13: 0a 683168i bk14: 0a 683168i bk15: 0a 683168i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000187 
total_CMD = 683168 
util_bw = 128 
Wasted_Col = 142 
Wasted_Row = 0 
Idle = 682898 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 118 
rwq = 0 
CCDLc_limit_alone = 118 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 683168 
n_nop = 683038 
Read = 128 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 128 
total_req = 128 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 128 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000187 
Either_Row_CoL_Bus_Util = 0.000190 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001590 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00158965
Memory Partition 19: 
Cache L2_bank_038:
MSHR contents

Cache L2_bank_039:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[19]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=683168 n_nop=683038 n_act=2 n_pre=0 n_ref_event=0 n_req=128 n_rd=128 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001874
n_activity=368 dram_eff=0.3478
bk0: 64a 683096i bk1: 64a 683096i bk2: 0a 683168i bk3: 0a 683168i bk4: 0a 683168i bk5: 0a 683168i bk6: 0a 683168i bk7: 0a 683168i bk8: 0a 683168i bk9: 0a 683168i bk10: 0a 683168i bk11: 0a 683168i bk12: 0a 683168i bk13: 0a 683168i bk14: 0a 683168i bk15: 0a 683168i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000187 
total_CMD = 683168 
util_bw = 128 
Wasted_Col = 144 
Wasted_Row = 0 
Idle = 682896 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 120 
rwq = 0 
CCDLc_limit_alone = 120 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 683168 
n_nop = 683038 
Read = 128 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 128 
total_req = 128 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 128 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000187 
Either_Row_CoL_Bus_Util = 0.000190 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001654 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00165406
Memory Partition 20: 
Cache L2_bank_040:
MSHR contents

Cache L2_bank_041:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[20]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=683168 n_nop=683038 n_act=2 n_pre=0 n_ref_event=0 n_req=128 n_rd=128 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001874
n_activity=368 dram_eff=0.3478
bk0: 64a 683096i bk1: 64a 683096i bk2: 0a 683168i bk3: 0a 683168i bk4: 0a 683168i bk5: 0a 683168i bk6: 0a 683168i bk7: 0a 683168i bk8: 0a 683168i bk9: 0a 683168i bk10: 0a 683168i bk11: 0a 683168i bk12: 0a 683168i bk13: 0a 683168i bk14: 0a 683168i bk15: 0a 683168i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000187 
total_CMD = 683168 
util_bw = 128 
Wasted_Col = 144 
Wasted_Row = 0 
Idle = 682896 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 120 
rwq = 0 
CCDLc_limit_alone = 120 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 683168 
n_nop = 683038 
Read = 128 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 128 
total_req = 128 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 128 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000187 
Either_Row_CoL_Bus_Util = 0.000190 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001757 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00175652
Memory Partition 21: 
Cache L2_bank_042:
MSHR contents

Cache L2_bank_043:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[21]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=683168 n_nop=683038 n_act=2 n_pre=0 n_ref_event=0 n_req=128 n_rd=128 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001874
n_activity=368 dram_eff=0.3478
bk0: 64a 683096i bk1: 64a 683098i bk2: 0a 683168i bk3: 0a 683168i bk4: 0a 683168i bk5: 0a 683168i bk6: 0a 683168i bk7: 0a 683168i bk8: 0a 683168i bk9: 0a 683168i bk10: 0a 683168i bk11: 0a 683168i bk12: 0a 683168i bk13: 0a 683168i bk14: 0a 683168i bk15: 0a 683168i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000187 
total_CMD = 683168 
util_bw = 128 
Wasted_Col = 142 
Wasted_Row = 0 
Idle = 682898 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 118 
rwq = 0 
CCDLc_limit_alone = 118 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 683168 
n_nop = 683038 
Read = 128 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 128 
total_req = 128 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 128 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000187 
Either_Row_CoL_Bus_Util = 0.000190 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001695 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00169504
Memory Partition 22: 
Cache L2_bank_044:
MSHR contents

Cache L2_bank_045:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[22]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=683168 n_nop=683038 n_act=2 n_pre=0 n_ref_event=0 n_req=128 n_rd=128 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001874
n_activity=368 dram_eff=0.3478
bk0: 64a 683096i bk1: 64a 683097i bk2: 0a 683168i bk3: 0a 683168i bk4: 0a 683168i bk5: 0a 683168i bk6: 0a 683168i bk7: 0a 683168i bk8: 0a 683168i bk9: 0a 683168i bk10: 0a 683168i bk11: 0a 683168i bk12: 0a 683168i bk13: 0a 683168i bk14: 0a 683168i bk15: 0a 683168i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000187 
total_CMD = 683168 
util_bw = 128 
Wasted_Col = 143 
Wasted_Row = 0 
Idle = 682897 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 119 
rwq = 0 
CCDLc_limit_alone = 119 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 683168 
n_nop = 683038 
Read = 128 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 128 
total_req = 128 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 128 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000187 
Either_Row_CoL_Bus_Util = 0.000190 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001673 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00167309
Memory Partition 23: 
Cache L2_bank_046:
MSHR contents

Cache L2_bank_047:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[23]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=683168 n_nop=683038 n_act=2 n_pre=0 n_ref_event=0 n_req=128 n_rd=128 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001874
n_activity=368 dram_eff=0.3478
bk0: 64a 683096i bk1: 64a 683096i bk2: 0a 683168i bk3: 0a 683168i bk4: 0a 683168i bk5: 0a 683168i bk6: 0a 683168i bk7: 0a 683168i bk8: 0a 683168i bk9: 0a 683168i bk10: 0a 683168i bk11: 0a 683168i bk12: 0a 683168i bk13: 0a 683168i bk14: 0a 683168i bk15: 0a 683168i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000187 
total_CMD = 683168 
util_bw = 128 
Wasted_Col = 144 
Wasted_Row = 0 
Idle = 682896 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 120 
rwq = 0 
CCDLc_limit_alone = 120 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 683168 
n_nop = 683038 
Read = 128 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 128 
total_req = 128 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 128 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000187 
Either_Row_CoL_Bus_Util = 0.000190 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001716 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00171554
Memory Partition 24: 
Cache L2_bank_048:
MSHR contents

Cache L2_bank_049:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[24]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=683168 n_nop=683038 n_act=2 n_pre=0 n_ref_event=0 n_req=128 n_rd=128 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001874
n_activity=368 dram_eff=0.3478
bk0: 64a 683098i bk1: 64a 683097i bk2: 0a 683168i bk3: 0a 683168i bk4: 0a 683168i bk5: 0a 683168i bk6: 0a 683168i bk7: 0a 683168i bk8: 0a 683168i bk9: 0a 683168i bk10: 0a 683168i bk11: 0a 683168i bk12: 0a 683168i bk13: 0a 683168i bk14: 0a 683168i bk15: 0a 683168i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000187 
total_CMD = 683168 
util_bw = 128 
Wasted_Col = 141 
Wasted_Row = 0 
Idle = 682899 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 117 
rwq = 0 
CCDLc_limit_alone = 117 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 683168 
n_nop = 683038 
Read = 128 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 128 
total_req = 128 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 128 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000187 
Either_Row_CoL_Bus_Util = 0.000190 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001673 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00167309
Memory Partition 25: 
Cache L2_bank_050:
MSHR contents

Cache L2_bank_051:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[25]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=683168 n_nop=683038 n_act=2 n_pre=0 n_ref_event=0 n_req=128 n_rd=128 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001874
n_activity=368 dram_eff=0.3478
bk0: 64a 683097i bk1: 64a 683096i bk2: 0a 683168i bk3: 0a 683168i bk4: 0a 683168i bk5: 0a 683168i bk6: 0a 683168i bk7: 0a 683168i bk8: 0a 683168i bk9: 0a 683168i bk10: 0a 683168i bk11: 0a 683168i bk12: 0a 683168i bk13: 0a 683168i bk14: 0a 683168i bk15: 0a 683168i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000187 
total_CMD = 683168 
util_bw = 128 
Wasted_Col = 143 
Wasted_Row = 0 
Idle = 682897 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 119 
rwq = 0 
CCDLc_limit_alone = 119 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 683168 
n_nop = 683038 
Read = 128 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 128 
total_req = 128 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 128 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000187 
Either_Row_CoL_Bus_Util = 0.000190 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001650 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00164967
Memory Partition 26: 
Cache L2_bank_052:
MSHR contents

Cache L2_bank_053:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[26]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=683168 n_nop=683038 n_act=2 n_pre=0 n_ref_event=0 n_req=128 n_rd=128 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001874
n_activity=368 dram_eff=0.3478
bk0: 64a 683096i bk1: 64a 683096i bk2: 0a 683168i bk3: 0a 683168i bk4: 0a 683168i bk5: 0a 683168i bk6: 0a 683168i bk7: 0a 683168i bk8: 0a 683168i bk9: 0a 683168i bk10: 0a 683168i bk11: 0a 683168i bk12: 0a 683168i bk13: 0a 683168i bk14: 0a 683168i bk15: 0a 683168i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000187 
total_CMD = 683168 
util_bw = 128 
Wasted_Col = 144 
Wasted_Row = 0 
Idle = 682896 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 120 
rwq = 0 
CCDLc_limit_alone = 120 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 683168 
n_nop = 683038 
Read = 128 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 128 
total_req = 128 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 128 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000187 
Either_Row_CoL_Bus_Util = 0.000190 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001716 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00171554
Memory Partition 27: 
Cache L2_bank_054:
MSHR contents

Cache L2_bank_055:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[27]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=683168 n_nop=683038 n_act=2 n_pre=0 n_ref_event=0 n_req=128 n_rd=128 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001874
n_activity=368 dram_eff=0.3478
bk0: 64a 683096i bk1: 64a 683096i bk2: 0a 683168i bk3: 0a 683168i bk4: 0a 683168i bk5: 0a 683168i bk6: 0a 683168i bk7: 0a 683168i bk8: 0a 683168i bk9: 0a 683168i bk10: 0a 683168i bk11: 0a 683168i bk12: 0a 683168i bk13: 0a 683168i bk14: 0a 683168i bk15: 0a 683168i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000187 
total_CMD = 683168 
util_bw = 128 
Wasted_Col = 144 
Wasted_Row = 0 
Idle = 682896 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 120 
rwq = 0 
CCDLc_limit_alone = 120 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 683168 
n_nop = 683038 
Read = 128 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 128 
total_req = 128 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 128 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000187 
Either_Row_CoL_Bus_Util = 0.000190 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001757 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00175652
Memory Partition 28: 
Cache L2_bank_056:
MSHR contents

Cache L2_bank_057:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[28]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=683168 n_nop=683038 n_act=2 n_pre=0 n_ref_event=0 n_req=128 n_rd=128 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001874
n_activity=368 dram_eff=0.3478
bk0: 64a 683098i bk1: 64a 683096i bk2: 0a 683168i bk3: 0a 683168i bk4: 0a 683168i bk5: 0a 683168i bk6: 0a 683168i bk7: 0a 683168i bk8: 0a 683168i bk9: 0a 683168i bk10: 0a 683168i bk11: 0a 683168i bk12: 0a 683168i bk13: 0a 683168i bk14: 0a 683168i bk15: 0a 683168i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000187 
total_CMD = 683168 
util_bw = 128 
Wasted_Col = 142 
Wasted_Row = 0 
Idle = 682898 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 118 
rwq = 0 
CCDLc_limit_alone = 118 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 683168 
n_nop = 683038 
Read = 128 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 128 
total_req = 128 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 128 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000187 
Either_Row_CoL_Bus_Util = 0.000190 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001716 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00171554
Memory Partition 29: 
Cache L2_bank_058:
MSHR contents

Cache L2_bank_059:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[29]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=683168 n_nop=683038 n_act=2 n_pre=0 n_ref_event=0 n_req=128 n_rd=128 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001874
n_activity=368 dram_eff=0.3478
bk0: 64a 683097i bk1: 64a 683096i bk2: 0a 683168i bk3: 0a 683168i bk4: 0a 683168i bk5: 0a 683168i bk6: 0a 683168i bk7: 0a 683168i bk8: 0a 683168i bk9: 0a 683168i bk10: 0a 683168i bk11: 0a 683168i bk12: 0a 683168i bk13: 0a 683168i bk14: 0a 683168i bk15: 0a 683168i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000187 
total_CMD = 683168 
util_bw = 128 
Wasted_Col = 143 
Wasted_Row = 0 
Idle = 682897 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 119 
rwq = 0 
CCDLc_limit_alone = 119 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 683168 
n_nop = 683038 
Read = 128 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 128 
total_req = 128 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 128 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000187 
Either_Row_CoL_Bus_Util = 0.000190 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001673 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00167309
Memory Partition 30: 
Cache L2_bank_060:
MSHR contents

Cache L2_bank_061:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[30]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=683168 n_nop=683038 n_act=2 n_pre=0 n_ref_event=0 n_req=128 n_rd=128 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001874
n_activity=368 dram_eff=0.3478
bk0: 64a 683096i bk1: 64a 683096i bk2: 0a 683168i bk3: 0a 683168i bk4: 0a 683168i bk5: 0a 683168i bk6: 0a 683168i bk7: 0a 683168i bk8: 0a 683168i bk9: 0a 683168i bk10: 0a 683168i bk11: 0a 683168i bk12: 0a 683168i bk13: 0a 683168i bk14: 0a 683168i bk15: 0a 683168i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000187 
total_CMD = 683168 
util_bw = 128 
Wasted_Col = 144 
Wasted_Row = 0 
Idle = 682896 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 120 
rwq = 0 
CCDLc_limit_alone = 120 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 683168 
n_nop = 683038 
Read = 128 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 128 
total_req = 128 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 128 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000187 
Either_Row_CoL_Bus_Util = 0.000190 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001716 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00171554
Memory Partition 31: 
Cache L2_bank_062:
MSHR contents

Cache L2_bank_063:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[31]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=683168 n_nop=683038 n_act=2 n_pre=0 n_ref_event=0 n_req=128 n_rd=128 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001874
n_activity=368 dram_eff=0.3478
bk0: 64a 683096i bk1: 64a 683096i bk2: 0a 683168i bk3: 0a 683168i bk4: 0a 683168i bk5: 0a 683168i bk6: 0a 683168i bk7: 0a 683168i bk8: 0a 683168i bk9: 0a 683168i bk10: 0a 683168i bk11: 0a 683168i bk12: 0a 683168i bk13: 0a 683168i bk14: 0a 683168i bk15: 0a 683168i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000187 
total_CMD = 683168 
util_bw = 128 
Wasted_Col = 144 
Wasted_Row = 0 
Idle = 682896 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 120 
rwq = 0 
CCDLc_limit_alone = 120 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 683168 
n_nop = 683038 
Read = 128 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 128 
total_req = 128 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 128 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000187 
Either_Row_CoL_Bus_Util = 0.000190 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001757 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00175652

========= L2 cache stats =========
L2_cache_bank[0]: Access = 82, Miss = 64, Miss_rate = 0.780, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[1]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 80, Miss = 80, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[12]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[13]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[14]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[15]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[16]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[17]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[18]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[19]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[20]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[21]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[22]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[23]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[24]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[25]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[26]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[27]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[28]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[29]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[30]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[31]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[32]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[33]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[34]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[35]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[36]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[37]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[38]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[39]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[40]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[41]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[42]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[43]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[44]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[45]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[46]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[47]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[48]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[49]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[50]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[51]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[52]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[53]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[54]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[55]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[56]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[57]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[58]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[59]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[60]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[61]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[62]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[63]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 4130
L2_total_cache_misses = 4112
L2_total_cache_miss_rate = 0.9956
L2_total_cache_pending_hits = 0
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 18
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1024
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 3072
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 15
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 4114
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 16
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.000
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=4130
icnt_total_pkts_simt_to_mem=4130
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 4130
Req_Network_cycles = 909820
Req_Network_injected_packets_per_cycle =       0.0045 
Req_Network_conflicts_per_cycle =       0.0101
Req_Network_conflicts_per_cycle_util =       2.7382
Req_Bank_Level_Parallism =       1.2343
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       0.0153
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.0001

Reply_Network_injected_packets_num = 4130
Reply_Network_cycles = 909820
Reply_Network_injected_packets_per_cycle =        0.0045
Reply_Network_conflicts_per_cycle =        0.0000
Reply_Network_conflicts_per_cycle_util =       0.0124
Reply_Bank_Level_Parallism =       1.7109
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.0000
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0001
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 16 min, 8 sec (968 sec)
gpgpu_simulation_rate = 124706 (inst/sec)
gpgpu_simulation_rate = 939 (cycle/sec)
gpgpu_silicon_slowdown = 1205537x
GPGPU-Sim: detected inactive GPU simulation thread
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffcdbdccecc..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffcdbdccec0..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffcdbdcceb8..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffcdbdcceb0..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffcdbdccec8..

GPGPU-Sim PTX: cudaLaunch for 0x0x4123e6 (mode=performance simulation) on stream 1
GPGPU-Sim PTX: PDOM analysis already done for _Z25ethash_calculate_dag_itemjP8hash64_tmS0_j 
GPGPU-Sim PTX: pushing kernel '_Z25ethash_calculate_dag_itemjP8hash64_tmS0_j' to stream 1, gridDim= (4,1,1) blockDim = (256,1,1) 
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim API:    stream 1 has 1 operations
GPGPU-Sim API:       0 :  stream operation kernel
GPGPU-Sim uArch: Shader 8 bind to kernel 3 '_Z25ethash_calculate_dag_itemjP8hash64_tmS0_j'
GPGPU-Sim: Reconfigure L1 cache to 128KB
GPGPU-Sim uArch: Shader 9 bind to kernel 3 '_Z25ethash_calculate_dag_itemjP8hash64_tmS0_j'
GPGPU-Sim uArch: Shader 10 bind to kernel 3 '_Z25ethash_calculate_dag_itemjP8hash64_tmS0_j'
GPGPU-Sim uArch: Shader 11 bind to kernel 3 '_Z25ethash_calculate_dag_itemjP8hash64_tmS0_j'
Destroy streams for kernel 3: size 0
kernel_name = _Z25ethash_calculate_dag_itemjP8hash64_tmS0_j 
kernel_launch_uid = 3 
gpu_sim_cycle = 449381
gpu_sim_insn = 60357604
gpu_ipc =     134.3128
gpu_tot_sim_cycle = 1359201
gpu_tot_sim_insn = 181073292
gpu_tot_ipc =     133.2204
gpu_tot_issued_cta = 12
gpu_occupancy = 12.4941% 
gpu_tot_occupancy = 12.4941% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       0.0046
partiton_level_parallism_total  =       0.0046
partiton_level_parallism_util =       1.2339
partiton_level_parallism_util_total  =       1.2342
L2_BW  =       0.1667 GB/Sec
L2_BW_total  =       0.1652 GB/Sec
gpu_total_sim_rate=112398

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 17410, Miss = 514, Miss_rate = 0.030, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 17410, Miss = 518, Miss_rate = 0.030, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 17410, Miss = 518, Miss_rate = 0.030, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 17412, Miss = 522, Miss_rate = 0.030, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 17410, Miss = 520, Miss_rate = 0.030, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 17412, Miss = 520, Miss_rate = 0.030, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 17410, Miss = 518, Miss_rate = 0.030, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 17410, Miss = 520, Miss_rate = 0.030, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 17410, Miss = 520, Miss_rate = 0.030, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 17412, Miss = 520, Miss_rate = 0.030, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 17412, Miss = 520, Miss_rate = 0.030, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 17410, Miss = 520, Miss_rate = 0.030, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[28]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[29]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[30]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[31]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[32]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[33]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[34]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[35]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[36]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[37]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[38]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[39]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[40]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[41]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[42]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[43]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[44]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[45]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[46]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[47]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[48]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[49]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[50]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[51]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[52]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[53]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[54]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[55]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[56]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[57]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[58]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[59]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[60]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[61]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[62]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[63]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[64]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[65]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[66]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[67]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[68]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[69]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[70]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[71]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[72]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[73]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[74]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[75]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[76]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[77]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[78]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[79]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 208928
	L1D_total_cache_misses = 6230
	L1D_total_cache_miss_rate = 0.0298
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.038
	L1D_cache_fill_port_util = 0.001
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 202698
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 3094
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 3112
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 24
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 208904
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 24

Total_core_cache_fail_stats:
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 
distro:
94040, 94013, 94013, 94013, 94013, 94013, 94013, 94013, 
gpgpu_n_tot_thrd_icount = 298270944
gpgpu_n_tot_w_icount = 9320967
gpgpu_n_stall_shd_mem = 110216
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 6174
gpgpu_n_mem_write_global = 24
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 3158016
gpgpu_n_store_insn = 24
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 147456
gpgpu_n_param_mem_insn = 15360
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 110216
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:2588405	W0_Idle:26630	W0_Scoreboard:9555329	W1:324	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:4718592	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:4306656
single_issue_nums: WS0:2256636	WS1:2256312	WS2:2256312	WS3:2256312	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 49392 {8:6174,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 960 {40:24,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 246960 {40:6174,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 192 {8:24,}
maxmflatency = 1024 
max_icnt2mem_latency = 597 
maxmrqlatency = 36 
max_icnt2sh_latency = 4 
averagemflatency = 693 
avg_icnt2mem_latency = 291 
avg_mrq_latency = 14 
avg_icnt2sh_latency = 2 
mrq_lat_table:675 	306 	772 	1545 	2388 	458 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	54 	420 	5722 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	87 	177 	345 	1273 	3866 	450 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	6186 	12 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	25 	0 	12 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:      6334      5922      6334      5922         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:      6321      5908      6321      5908         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:      6309      5895      6309      5895         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:      6297      5883      6297      5883         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:      6282      5870      6282      5870         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:      6269      5856      6269      5856         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:      6257      5843      6257      5843         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:      6245      5831      6245      5831         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:      5611      6024      5611      6024         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:      5598      6012      5598      6012         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:      5586      6000      5586      6000         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:      5574      5985      5574      5985         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:      5559      5972      5559      5972         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:      5546      5960      5546      5960         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:      5534      5948      5534      5948         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:      5522      5934      5522      5934         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:      5715      6128      5715      6128         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:      5703      6116      5703      6116         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:      5688      6101      5688      6101         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:      5675      6088      5675      6088         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:      5663      6076      5663      6076         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:      5650      6064      5650      6064         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:      5637      6049      5637      6049         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:      5623      6036      5623      6036         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:      5819      6230      5819      6230         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:      5804      6217      5804      6217         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:      5791      6204      5791      6204         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:      5779      6192      5779      6192         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:      5767      6179      5767      6179         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:      5752      6165      5752      6165         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:      5739      6152      5739      6152         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:      5727      6140      5727      6140         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]: 64.000000 64.000000 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]: 64.000000 64.000000 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]: 64.000000 64.000000 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]: 64.000000 64.000000 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]: 64.000000 64.000000 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]: 64.000000 64.000000 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[6]: 64.000000 64.000000 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[7]: 64.000000 64.000000 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[8]: 64.000000 64.000000 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[9]: 64.000000 64.000000 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[10]: 64.000000 64.000000 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[11]: 64.000000 64.000000 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[12]: 64.000000 64.000000 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[13]: 64.000000 64.000000 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[14]: 64.000000 64.000000 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[15]: 64.000000 64.000000 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[16]: 64.000000 64.000000 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[17]: 64.000000 64.000000 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[18]: 64.000000 64.000000 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[19]: 64.000000 64.000000 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[20]: 64.000000 64.000000 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[21]: 64.000000 64.000000 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[22]: 64.000000 64.000000 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[23]: 64.000000 64.000000 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[24]: 64.000000 64.000000 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[25]: 64.000000 64.000000 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[26]: 64.000000 64.000000 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[27]: 64.000000 64.000000 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[28]: 64.000000 64.000000 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[29]: 64.000000 64.000000 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[30]: 64.000000 64.000000 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[31]: 64.000000 64.000000 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 6144/128 = 48.000000
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        64        64        32        32         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:        64        64        32        32         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:        64        64        32        32         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:        64        64        32        32         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:        64        64        32        32         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:        64        64        32        32         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:        64        64        32        32         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:        64        64        32        32         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:        64        64        32        32         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:        64        64        32        32         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:        64        64        32        32         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:        64        64        32        32         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:        64        64        32        32         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:        64        64        32        32         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:        64        64        32        32         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:        64        64        32        32         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:        64        64        32        32         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:        64        64        32        32         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:        64        64        32        32         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:        64        64        32        32         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:        64        64        32        32         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:        64        64        32        32         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:        64        64        32        32         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:        64        64        32        32         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:        64        64        32        32         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:        64        64        32        32         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:        64        64        32        32         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:        64        64        32        32         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:        64        64        32        32         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:        64        64        32        32         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:        64        64        32        32         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:        64        64        32        32         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 6144
min_bank_accesses = 0!
chip skew: 192/192 = 1.00
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:        941       711       853       711    none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:        844       702       845       701    none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:        907       693       837       693    none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:        827       685       827       685    none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:        817       675       817       675    none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:        808       666       808       666    none      none      none      none      none      none      none      none      none      none      none      none  
dram[6]:        800       657       800       657    none      none      none      none      none      none      none      none      none      none      none      none  
dram[7]:        791       649       791       649    none      none      none      none      none      none      none      none      none      none      none      none  
dram[8]:        604       747       604       747    none      none      none      none      none      none      none      none      none      none      none      none  
dram[9]:        595       739       595       739    none      none      none      none      none      none      none      none      none      none      none      none  
dram[10]:        587       729       587       729    none      none      none      none      none      none      none      none      none      none      none      none  
dram[11]:        578       719       578       719    none      none      none      none      none      none      none      none      none      none      none      none  
dram[12]:        568       711       568       711    none      none      none      none      none      none      none      none      none      none      none      none  
dram[13]:        559       702       559       702    none      none      none      none      none      none      none      none      none      none      none      none  
dram[14]:        551       693       551       693    none      none      none      none      none      none      none      none      none      none      none      none  
dram[15]:        542       683       542       683    none      none      none      none      none      none      none      none      none      none      none      none  
dram[16]:        640       783       640       783    none      none      none      none      none      none      none      none      none      none      none      none  
dram[17]:        631       773       631       773    none      none      none      none      none      none      none      none      none      none      none      none  
dram[18]:        621       763       621       763    none      none      none      none      none      none      none      none      none      none      none      none  
dram[19]:        612       755       612       755    none      none      none      none      none      none      none      none      none      none      none      none  
dram[20]:        604       747       604       747    none      none      none      none      none      none      none      none      none      none      none      none  
dram[21]:        594       737       594       737    none      none      none      none      none      none      none      none      none      none      none      none  
dram[22]:        585       727       585       727    none      none      none      none      none      none      none      none      none      none      none      none  
dram[23]:        576       719       576       719    none      none      none      none      none      none      none      none      none      none      none      none  
dram[24]:        675       817       675       817    none      none      none      none      none      none      none      none      none      none      none      none  
dram[25]:        665       808       665       808    none      none      none      none      none      none      none      none      none      none      none      none  
dram[26]:        656       799       656       799    none      none      none      none      none      none      none      none      none      none      none      none  
dram[27]:        648       791       648       791    none      none      none      none      none      none      none      none      none      none      none      none  
dram[28]:        639       781       639       781    none      none      none      none      none      none      none      none      none      none      none      none  
dram[29]:        629       772       629       772    none      none      none      none      none      none      none      none      none      none      none      none  
dram[30]:        620       763       620       763    none      none      none      none      none      none      none      none      none      none      none      none  
dram[31]:        612       755       612       755    none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:       1024       739      1024       739         0         0         0         0         0         0         0         0         0         0         0         0
dram[1]:       1014       729      1014       729         0         0         0         0         0         0         0         0         0         0         0         0
dram[2]:       1006       720      1006       720         0         0         0         0         0         0         0         0         0         0         0         0
dram[3]:        998       712       998       712         0         0         0         0         0         0         0         0         0         0         0         0
dram[4]:        988       703       988       703         0         0         0         0         0         0         0         0         0         0         0         0
dram[5]:        978       694       978       694         0         0         0         0         0         0         0         0         0         0         0         0
dram[6]:        970       684       970       684         0         0         0         0         0         0         0         0         0         0         0         0
dram[7]:        962       676       962       676         0         0         0         0         0         0         0         0         0         0         0         0
dram[8]:        733       809       717       809         0         0         0         0         0         0         0         0         0         0         0         0
dram[9]:        725       801       709       801         0         0         0         0         0         0         0         0         0         0         0         0
dram[10]:        717       793       701       793         0         0         0         0         0         0         0         0         0         0         0         0
dram[11]:        707       783       691       783         0         0         0         0         0         0         0         0         0         0         0         0
dram[12]:        697       773       681       773         0         0         0         0         0         0         0         0         0         0         0         0
dram[13]:        689       765       673       765         0         0         0         0         0         0         0         0         0         0         0         0
dram[14]:        681       757       666       757         0         0         0         0         0         0         0         0         0         0         0         0
dram[15]:        671       747       655       747         0         0         0         0         0         0         0         0         0         0         0         0
dram[16]:        734       881       718       881         0         0         0         0         0         0         0         0         0         0         0         0
dram[17]:        724       873       708       873         0         0         0         0         0         0         0         0         0         0         0         0
dram[18]:        714       863       698       863         0         0         0         0         0         0         0         0         0         0         0         0
dram[19]:        705       853       689       853         0         0         0         0         0         0         0         0         0         0         0         0
dram[20]:        697       845       681       845         0         0         0         0         0         0         0         0         0         0         0         0
dram[21]:        688       837       672       837         0         0         0         0         0         0         0         0         0         0         0         0
dram[22]:        678       827       662       827         0         0         0         0         0         0         0         0         0         0         0         0
dram[23]:        669       817       653       817         0         0         0         0         0         0         0         0         0         0         0         0
dram[24]:        732       952       716       952         0         0         0         0         0         0         0         0         0         0         0         0
dram[25]:        722       942       706       942         0         0         0         0         0         0         0         0         0         0         0         0
dram[26]:        714       933       698       933         0         0         0         0         0         0         0         0         0         0         0         0
dram[27]:        706       925       690       925         0         0         0         0         0         0         0         0         0         0         0         0
dram[28]:        696       916       680       916         0         0         0         0         0         0         0         0         0         0         0         0
dram[29]:        686       906       670       906         0         0         0         0         0         0         0         0         0         0         0         0
dram[30]:        678       897       662       897         0         0         0         0         0         0         0         0         0         0         0         0
dram[31]:        670       889       654       889         0         0         0         0         0         0         0         0         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1020600 n_nop=1020404 n_act=4 n_pre=0 n_ref_event=0 n_req=192 n_rd=192 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001881
n_activity=564 dram_eff=0.3404
bk0: 64a 1020529i bk1: 64a 1020528i bk2: 32a 1020558i bk3: 32a 1020558i bk4: 0a 1020600i bk5: 0a 1020600i bk6: 0a 1020600i bk7: 0a 1020600i bk8: 0a 1020600i bk9: 0a 1020600i bk10: 0a 1020600i bk11: 0a 1020600i bk12: 0a 1020600i bk13: 0a 1020600i bk14: 0a 1020600i bk15: 0a 1020600i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.979167
Row_Buffer_Locality_read = 0.979167
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000188 
total_CMD = 1020600 
util_bw = 192 
Wasted_Col = 227 
Wasted_Row = 0 
Idle = 1020181 

BW Util Bottlenecks: 
RCDc_limit = 48 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 179 
rwq = 0 
CCDLc_limit_alone = 179 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 1020600 
n_nop = 1020404 
Read = 192 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 192 
total_req = 192 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 192 
Row_Bus_Util =  0.000004 
CoL_Bus_Util = 0.000188 
Either_Row_CoL_Bus_Util = 0.000192 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001856 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00185577
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1020600 n_nop=1020404 n_act=4 n_pre=0 n_ref_event=0 n_req=192 n_rd=192 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001881
n_activity=564 dram_eff=0.3404
bk0: 64a 1020528i bk1: 64a 1020528i bk2: 32a 1020558i bk3: 32a 1020558i bk4: 0a 1020600i bk5: 0a 1020600i bk6: 0a 1020600i bk7: 0a 1020600i bk8: 0a 1020600i bk9: 0a 1020600i bk10: 0a 1020600i bk11: 0a 1020600i bk12: 0a 1020600i bk13: 0a 1020600i bk14: 0a 1020600i bk15: 0a 1020600i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.979167
Row_Buffer_Locality_read = 0.979167
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000188 
total_CMD = 1020600 
util_bw = 192 
Wasted_Col = 228 
Wasted_Row = 0 
Idle = 1020180 

BW Util Bottlenecks: 
RCDc_limit = 48 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 180 
rwq = 0 
CCDLc_limit_alone = 180 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 1020600 
n_nop = 1020404 
Read = 192 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 192 
total_req = 192 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 192 
Row_Bus_Util =  0.000004 
CoL_Bus_Util = 0.000188 
Either_Row_CoL_Bus_Util = 0.000192 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001899 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00189888
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1020600 n_nop=1020404 n_act=4 n_pre=0 n_ref_event=0 n_req=192 n_rd=192 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001881
n_activity=564 dram_eff=0.3404
bk0: 64a 1020528i bk1: 64a 1020528i bk2: 32a 1020558i bk3: 32a 1020558i bk4: 0a 1020600i bk5: 0a 1020600i bk6: 0a 1020600i bk7: 0a 1020600i bk8: 0a 1020600i bk9: 0a 1020600i bk10: 0a 1020600i bk11: 0a 1020600i bk12: 0a 1020600i bk13: 0a 1020600i bk14: 0a 1020600i bk15: 0a 1020600i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.979167
Row_Buffer_Locality_read = 0.979167
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000188 
total_CMD = 1020600 
util_bw = 192 
Wasted_Col = 228 
Wasted_Row = 0 
Idle = 1020180 

BW Util Bottlenecks: 
RCDc_limit = 48 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 180 
rwq = 0 
CCDLc_limit_alone = 180 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 1020600 
n_nop = 1020404 
Read = 192 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 192 
total_req = 192 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 192 
Row_Bus_Util =  0.000004 
CoL_Bus_Util = 0.000188 
Either_Row_CoL_Bus_Util = 0.000192 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001940 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00194004
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1020600 n_nop=1020404 n_act=4 n_pre=0 n_ref_event=0 n_req=192 n_rd=192 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001881
n_activity=564 dram_eff=0.3404
bk0: 64a 1020530i bk1: 64a 1020528i bk2: 32a 1020559i bk3: 32a 1020558i bk4: 0a 1020600i bk5: 0a 1020600i bk6: 0a 1020600i bk7: 0a 1020600i bk8: 0a 1020600i bk9: 0a 1020600i bk10: 0a 1020600i bk11: 0a 1020600i bk12: 0a 1020600i bk13: 0a 1020600i bk14: 0a 1020600i bk15: 0a 1020600i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.979167
Row_Buffer_Locality_read = 0.979167
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000188 
total_CMD = 1020600 
util_bw = 192 
Wasted_Col = 225 
Wasted_Row = 0 
Idle = 1020183 

BW Util Bottlenecks: 
RCDc_limit = 48 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 177 
rwq = 0 
CCDLc_limit_alone = 177 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 1020600 
n_nop = 1020404 
Read = 192 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 192 
total_req = 192 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 192 
Row_Bus_Util =  0.000004 
CoL_Bus_Util = 0.000188 
Either_Row_CoL_Bus_Util = 0.000192 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001899 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00189888
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1020600 n_nop=1020404 n_act=4 n_pre=0 n_ref_event=0 n_req=192 n_rd=192 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001881
n_activity=564 dram_eff=0.3404
bk0: 64a 1020529i bk1: 64a 1020530i bk2: 32a 1020558i bk3: 32a 1020559i bk4: 0a 1020600i bk5: 0a 1020600i bk6: 0a 1020600i bk7: 0a 1020600i bk8: 0a 1020600i bk9: 0a 1020600i bk10: 0a 1020600i bk11: 0a 1020600i bk12: 0a 1020600i bk13: 0a 1020600i bk14: 0a 1020600i bk15: 0a 1020600i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.979167
Row_Buffer_Locality_read = 0.979167
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000188 
total_CMD = 1020600 
util_bw = 192 
Wasted_Col = 224 
Wasted_Row = 0 
Idle = 1020184 

BW Util Bottlenecks: 
RCDc_limit = 48 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 176 
rwq = 0 
CCDLc_limit_alone = 176 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 1020600 
n_nop = 1020404 
Read = 192 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 192 
total_req = 192 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 192 
Row_Bus_Util =  0.000004 
CoL_Bus_Util = 0.000188 
Either_Row_CoL_Bus_Util = 0.000192 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001815 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00181462
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1020600 n_nop=1020404 n_act=4 n_pre=0 n_ref_event=0 n_req=192 n_rd=192 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001881
n_activity=564 dram_eff=0.3404
bk0: 64a 1020528i bk1: 64a 1020529i bk2: 32a 1020558i bk3: 32a 1020558i bk4: 0a 1020600i bk5: 0a 1020600i bk6: 0a 1020600i bk7: 0a 1020600i bk8: 0a 1020600i bk9: 0a 1020600i bk10: 0a 1020600i bk11: 0a 1020600i bk12: 0a 1020600i bk13: 0a 1020600i bk14: 0a 1020600i bk15: 0a 1020600i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.979167
Row_Buffer_Locality_read = 0.979167
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000188 
total_CMD = 1020600 
util_bw = 192 
Wasted_Col = 227 
Wasted_Row = 0 
Idle = 1020181 

BW Util Bottlenecks: 
RCDc_limit = 48 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 179 
rwq = 0 
CCDLc_limit_alone = 179 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 1020600 
n_nop = 1020404 
Read = 192 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 192 
total_req = 192 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 192 
Row_Bus_Util =  0.000004 
CoL_Bus_Util = 0.000188 
Either_Row_CoL_Bus_Util = 0.000192 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001815 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00181462
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1020600 n_nop=1020404 n_act=4 n_pre=0 n_ref_event=0 n_req=192 n_rd=192 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001881
n_activity=564 dram_eff=0.3404
bk0: 64a 1020528i bk1: 64a 1020528i bk2: 32a 1020558i bk3: 32a 1020558i bk4: 0a 1020600i bk5: 0a 1020600i bk6: 0a 1020600i bk7: 0a 1020600i bk8: 0a 1020600i bk9: 0a 1020600i bk10: 0a 1020600i bk11: 0a 1020600i bk12: 0a 1020600i bk13: 0a 1020600i bk14: 0a 1020600i bk15: 0a 1020600i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.979167
Row_Buffer_Locality_read = 0.979167
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000188 
total_CMD = 1020600 
util_bw = 192 
Wasted_Col = 228 
Wasted_Row = 0 
Idle = 1020180 

BW Util Bottlenecks: 
RCDc_limit = 48 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 180 
rwq = 0 
CCDLc_limit_alone = 180 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 1020600 
n_nop = 1020404 
Read = 192 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 192 
total_req = 192 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 192 
Row_Bus_Util =  0.000004 
CoL_Bus_Util = 0.000188 
Either_Row_CoL_Bus_Util = 0.000192 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001899 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00189888
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1020600 n_nop=1020404 n_act=4 n_pre=0 n_ref_event=0 n_req=192 n_rd=192 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001881
n_activity=564 dram_eff=0.3404
bk0: 64a 1020528i bk1: 64a 1020528i bk2: 32a 1020558i bk3: 32a 1020558i bk4: 0a 1020600i bk5: 0a 1020600i bk6: 0a 1020600i bk7: 0a 1020600i bk8: 0a 1020600i bk9: 0a 1020600i bk10: 0a 1020600i bk11: 0a 1020600i bk12: 0a 1020600i bk13: 0a 1020600i bk14: 0a 1020600i bk15: 0a 1020600i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.979167
Row_Buffer_Locality_read = 0.979167
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000188 
total_CMD = 1020600 
util_bw = 192 
Wasted_Col = 228 
Wasted_Row = 0 
Idle = 1020180 

BW Util Bottlenecks: 
RCDc_limit = 48 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 180 
rwq = 0 
CCDLc_limit_alone = 180 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 1020600 
n_nop = 1020404 
Read = 192 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 192 
total_req = 192 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 192 
Row_Bus_Util =  0.000004 
CoL_Bus_Util = 0.000188 
Either_Row_CoL_Bus_Util = 0.000192 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001914 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00191358
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1020600 n_nop=1020404 n_act=4 n_pre=0 n_ref_event=0 n_req=192 n_rd=192 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001881
n_activity=564 dram_eff=0.3404
bk0: 64a 1020528i bk1: 64a 1020528i bk2: 32a 1020558i bk3: 32a 1020558i bk4: 0a 1020600i bk5: 0a 1020600i bk6: 0a 1020600i bk7: 0a 1020600i bk8: 0a 1020600i bk9: 0a 1020600i bk10: 0a 1020600i bk11: 0a 1020600i bk12: 0a 1020600i bk13: 0a 1020600i bk14: 0a 1020600i bk15: 0a 1020600i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.979167
Row_Buffer_Locality_read = 0.979167
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000188 
total_CMD = 1020600 
util_bw = 192 
Wasted_Col = 228 
Wasted_Row = 0 
Idle = 1020180 

BW Util Bottlenecks: 
RCDc_limit = 48 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 180 
rwq = 0 
CCDLc_limit_alone = 180 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 1020600 
n_nop = 1020404 
Read = 192 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 192 
total_req = 192 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 192 
Row_Bus_Util =  0.000004 
CoL_Bus_Util = 0.000188 
Either_Row_CoL_Bus_Util = 0.000192 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001899 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00189888
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1020600 n_nop=1020404 n_act=4 n_pre=0 n_ref_event=0 n_req=192 n_rd=192 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001881
n_activity=564 dram_eff=0.3404
bk0: 64a 1020528i bk1: 64a 1020528i bk2: 32a 1020558i bk3: 32a 1020558i bk4: 0a 1020600i bk5: 0a 1020600i bk6: 0a 1020600i bk7: 0a 1020600i bk8: 0a 1020600i bk9: 0a 1020600i bk10: 0a 1020600i bk11: 0a 1020600i bk12: 0a 1020600i bk13: 0a 1020600i bk14: 0a 1020600i bk15: 0a 1020600i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.979167
Row_Buffer_Locality_read = 0.979167
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000188 
total_CMD = 1020600 
util_bw = 192 
Wasted_Col = 228 
Wasted_Row = 0 
Idle = 1020180 

BW Util Bottlenecks: 
RCDc_limit = 48 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 180 
rwq = 0 
CCDLc_limit_alone = 180 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 1020600 
n_nop = 1020404 
Read = 192 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 192 
total_req = 192 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 192 
Row_Bus_Util =  0.000004 
CoL_Bus_Util = 0.000188 
Either_Row_CoL_Bus_Util = 0.000192 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001940 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00194004
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1020600 n_nop=1020404 n_act=4 n_pre=0 n_ref_event=0 n_req=192 n_rd=192 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001881
n_activity=564 dram_eff=0.3404
bk0: 64a 1020528i bk1: 64a 1020530i bk2: 32a 1020558i bk3: 32a 1020559i bk4: 0a 1020600i bk5: 0a 1020600i bk6: 0a 1020600i bk7: 0a 1020600i bk8: 0a 1020600i bk9: 0a 1020600i bk10: 0a 1020600i bk11: 0a 1020600i bk12: 0a 1020600i bk13: 0a 1020600i bk14: 0a 1020600i bk15: 0a 1020600i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.979167
Row_Buffer_Locality_read = 0.979167
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000188 
total_CMD = 1020600 
util_bw = 192 
Wasted_Col = 225 
Wasted_Row = 0 
Idle = 1020183 

BW Util Bottlenecks: 
RCDc_limit = 48 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 177 
rwq = 0 
CCDLc_limit_alone = 177 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 1020600 
n_nop = 1020404 
Read = 192 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 192 
total_req = 192 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 192 
Row_Bus_Util =  0.000004 
CoL_Bus_Util = 0.000188 
Either_Row_CoL_Bus_Util = 0.000192 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001899 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00189888
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1020600 n_nop=1020404 n_act=4 n_pre=0 n_ref_event=0 n_req=192 n_rd=192 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001881
n_activity=564 dram_eff=0.3404
bk0: 64a 1020530i bk1: 64a 1020529i bk2: 32a 1020559i bk3: 32a 1020558i bk4: 0a 1020600i bk5: 0a 1020600i bk6: 0a 1020600i bk7: 0a 1020600i bk8: 0a 1020600i bk9: 0a 1020600i bk10: 0a 1020600i bk11: 0a 1020600i bk12: 0a 1020600i bk13: 0a 1020600i bk14: 0a 1020600i bk15: 0a 1020600i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.979167
Row_Buffer_Locality_read = 0.979167
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000188 
total_CMD = 1020600 
util_bw = 192 
Wasted_Col = 224 
Wasted_Row = 0 
Idle = 1020184 

BW Util Bottlenecks: 
RCDc_limit = 48 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 176 
rwq = 0 
CCDLc_limit_alone = 176 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 1020600 
n_nop = 1020404 
Read = 192 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 192 
total_req = 192 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 192 
Row_Bus_Util =  0.000004 
CoL_Bus_Util = 0.000188 
Either_Row_CoL_Bus_Util = 0.000192 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001815 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00181462
Memory Partition 12: 
Cache L2_bank_024:
MSHR contents

Cache L2_bank_025:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1020600 n_nop=1020404 n_act=4 n_pre=0 n_ref_event=0 n_req=192 n_rd=192 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001881
n_activity=564 dram_eff=0.3404
bk0: 64a 1020529i bk1: 64a 1020528i bk2: 32a 1020558i bk3: 32a 1020558i bk4: 0a 1020600i bk5: 0a 1020600i bk6: 0a 1020600i bk7: 0a 1020600i bk8: 0a 1020600i bk9: 0a 1020600i bk10: 0a 1020600i bk11: 0a 1020600i bk12: 0a 1020600i bk13: 0a 1020600i bk14: 0a 1020600i bk15: 0a 1020600i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.979167
Row_Buffer_Locality_read = 0.979167
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000188 
total_CMD = 1020600 
util_bw = 192 
Wasted_Col = 227 
Wasted_Row = 0 
Idle = 1020181 

BW Util Bottlenecks: 
RCDc_limit = 48 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 179 
rwq = 0 
CCDLc_limit_alone = 179 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 1020600 
n_nop = 1020404 
Read = 192 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 192 
total_req = 192 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 192 
Row_Bus_Util =  0.000004 
CoL_Bus_Util = 0.000188 
Either_Row_CoL_Bus_Util = 0.000192 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001815 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00181462
Memory Partition 13: 
Cache L2_bank_026:
MSHR contents

Cache L2_bank_027:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1020600 n_nop=1020404 n_act=4 n_pre=0 n_ref_event=0 n_req=192 n_rd=192 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001881
n_activity=564 dram_eff=0.3404
bk0: 64a 1020528i bk1: 64a 1020528i bk2: 32a 1020558i bk3: 32a 1020558i bk4: 0a 1020600i bk5: 0a 1020600i bk6: 0a 1020600i bk7: 0a 1020600i bk8: 0a 1020600i bk9: 0a 1020600i bk10: 0a 1020600i bk11: 0a 1020600i bk12: 0a 1020600i bk13: 0a 1020600i bk14: 0a 1020600i bk15: 0a 1020600i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.979167
Row_Buffer_Locality_read = 0.979167
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000188 
total_CMD = 1020600 
util_bw = 192 
Wasted_Col = 228 
Wasted_Row = 0 
Idle = 1020180 

BW Util Bottlenecks: 
RCDc_limit = 48 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 180 
rwq = 0 
CCDLc_limit_alone = 180 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 1020600 
n_nop = 1020404 
Read = 192 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 192 
total_req = 192 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 192 
Row_Bus_Util =  0.000004 
CoL_Bus_Util = 0.000188 
Either_Row_CoL_Bus_Util = 0.000192 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001869 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00186949
Memory Partition 14: 
Cache L2_bank_028:
MSHR contents

Cache L2_bank_029:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1020600 n_nop=1020404 n_act=4 n_pre=0 n_ref_event=0 n_req=192 n_rd=192 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001881
n_activity=564 dram_eff=0.3404
bk0: 64a 1020528i bk1: 64a 1020528i bk2: 32a 1020558i bk3: 32a 1020558i bk4: 0a 1020600i bk5: 0a 1020600i bk6: 0a 1020600i bk7: 0a 1020600i bk8: 0a 1020600i bk9: 0a 1020600i bk10: 0a 1020600i bk11: 0a 1020600i bk12: 0a 1020600i bk13: 0a 1020600i bk14: 0a 1020600i bk15: 0a 1020600i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.979167
Row_Buffer_Locality_read = 0.979167
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000188 
total_CMD = 1020600 
util_bw = 192 
Wasted_Col = 228 
Wasted_Row = 0 
Idle = 1020180 

BW Util Bottlenecks: 
RCDc_limit = 48 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 180 
rwq = 0 
CCDLc_limit_alone = 180 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 1020600 
n_nop = 1020404 
Read = 192 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 192 
total_req = 192 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 192 
Row_Bus_Util =  0.000004 
CoL_Bus_Util = 0.000188 
Either_Row_CoL_Bus_Util = 0.000192 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001940 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00194004
Memory Partition 15: 
Cache L2_bank_030:
MSHR contents

Cache L2_bank_031:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1020600 n_nop=1020404 n_act=4 n_pre=0 n_ref_event=0 n_req=192 n_rd=192 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001881
n_activity=564 dram_eff=0.3404
bk0: 64a 1020530i bk1: 64a 1020528i bk2: 32a 1020559i bk3: 32a 1020558i bk4: 0a 1020600i bk5: 0a 1020600i bk6: 0a 1020600i bk7: 0a 1020600i bk8: 0a 1020600i bk9: 0a 1020600i bk10: 0a 1020600i bk11: 0a 1020600i bk12: 0a 1020600i bk13: 0a 1020600i bk14: 0a 1020600i bk15: 0a 1020600i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.979167
Row_Buffer_Locality_read = 0.979167
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000188 
total_CMD = 1020600 
util_bw = 192 
Wasted_Col = 225 
Wasted_Row = 0 
Idle = 1020183 

BW Util Bottlenecks: 
RCDc_limit = 48 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 177 
rwq = 0 
CCDLc_limit_alone = 177 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 1020600 
n_nop = 1020404 
Read = 192 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 192 
total_req = 192 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 192 
Row_Bus_Util =  0.000004 
CoL_Bus_Util = 0.000188 
Either_Row_CoL_Bus_Util = 0.000192 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001881 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00188125
Memory Partition 16: 
Cache L2_bank_032:
MSHR contents

Cache L2_bank_033:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[16]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1020600 n_nop=1020404 n_act=4 n_pre=0 n_ref_event=0 n_req=192 n_rd=192 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001881
n_activity=564 dram_eff=0.3404
bk0: 64a 1020528i bk1: 64a 1020528i bk2: 32a 1020558i bk3: 32a 1020558i bk4: 0a 1020600i bk5: 0a 1020600i bk6: 0a 1020600i bk7: 0a 1020600i bk8: 0a 1020600i bk9: 0a 1020600i bk10: 0a 1020600i bk11: 0a 1020600i bk12: 0a 1020600i bk13: 0a 1020600i bk14: 0a 1020600i bk15: 0a 1020600i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.979167
Row_Buffer_Locality_read = 0.979167
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000188 
total_CMD = 1020600 
util_bw = 192 
Wasted_Col = 228 
Wasted_Row = 0 
Idle = 1020180 

BW Util Bottlenecks: 
RCDc_limit = 48 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 180 
rwq = 0 
CCDLc_limit_alone = 180 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 1020600 
n_nop = 1020404 
Read = 192 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 192 
total_req = 192 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 192 
Row_Bus_Util =  0.000004 
CoL_Bus_Util = 0.000188 
Either_Row_CoL_Bus_Util = 0.000192 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001940 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00194004
Memory Partition 17: 
Cache L2_bank_034:
MSHR contents

Cache L2_bank_035:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[17]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1020600 n_nop=1020404 n_act=4 n_pre=0 n_ref_event=0 n_req=192 n_rd=192 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001881
n_activity=564 dram_eff=0.3404
bk0: 64a 1020530i bk1: 64a 1020530i bk2: 32a 1020559i bk3: 32a 1020559i bk4: 0a 1020600i bk5: 0a 1020600i bk6: 0a 1020600i bk7: 0a 1020600i bk8: 0a 1020600i bk9: 0a 1020600i bk10: 0a 1020600i bk11: 0a 1020600i bk12: 0a 1020600i bk13: 0a 1020600i bk14: 0a 1020600i bk15: 0a 1020600i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.979167
Row_Buffer_Locality_read = 0.979167
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000188 
total_CMD = 1020600 
util_bw = 192 
Wasted_Col = 222 
Wasted_Row = 0 
Idle = 1020186 

BW Util Bottlenecks: 
RCDc_limit = 48 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 174 
rwq = 0 
CCDLc_limit_alone = 174 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 1020600 
n_nop = 1020404 
Read = 192 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 192 
total_req = 192 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 192 
Row_Bus_Util =  0.000004 
CoL_Bus_Util = 0.000188 
Either_Row_CoL_Bus_Util = 0.000192 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001858 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00185773
Memory Partition 18: 
Cache L2_bank_036:
MSHR contents

Cache L2_bank_037:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[18]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1020600 n_nop=1020404 n_act=4 n_pre=0 n_ref_event=0 n_req=192 n_rd=192 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001881
n_activity=564 dram_eff=0.3404
bk0: 64a 1020529i bk1: 64a 1020529i bk2: 32a 1020558i bk3: 32a 1020558i bk4: 0a 1020600i bk5: 0a 1020600i bk6: 0a 1020600i bk7: 0a 1020600i bk8: 0a 1020600i bk9: 0a 1020600i bk10: 0a 1020600i bk11: 0a 1020600i bk12: 0a 1020600i bk13: 0a 1020600i bk14: 0a 1020600i bk15: 0a 1020600i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.979167
Row_Buffer_Locality_read = 0.979167
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000188 
total_CMD = 1020600 
util_bw = 192 
Wasted_Col = 226 
Wasted_Row = 0 
Idle = 1020182 

BW Util Bottlenecks: 
RCDc_limit = 48 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 178 
rwq = 0 
CCDLc_limit_alone = 178 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 1020600 
n_nop = 1020404 
Read = 192 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 192 
total_req = 192 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 192 
Row_Bus_Util =  0.000004 
CoL_Bus_Util = 0.000188 
Either_Row_CoL_Bus_Util = 0.000192 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001772 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00177151
Memory Partition 19: 
Cache L2_bank_038:
MSHR contents

Cache L2_bank_039:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[19]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1020600 n_nop=1020404 n_act=4 n_pre=0 n_ref_event=0 n_req=192 n_rd=192 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001881
n_activity=564 dram_eff=0.3404
bk0: 64a 1020528i bk1: 64a 1020528i bk2: 32a 1020558i bk3: 32a 1020558i bk4: 0a 1020600i bk5: 0a 1020600i bk6: 0a 1020600i bk7: 0a 1020600i bk8: 0a 1020600i bk9: 0a 1020600i bk10: 0a 1020600i bk11: 0a 1020600i bk12: 0a 1020600i bk13: 0a 1020600i bk14: 0a 1020600i bk15: 0a 1020600i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.979167
Row_Buffer_Locality_read = 0.979167
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000188 
total_CMD = 1020600 
util_bw = 192 
Wasted_Col = 228 
Wasted_Row = 0 
Idle = 1020180 

BW Util Bottlenecks: 
RCDc_limit = 48 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 180 
rwq = 0 
CCDLc_limit_alone = 180 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 1020600 
n_nop = 1020404 
Read = 192 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 192 
total_req = 192 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 192 
Row_Bus_Util =  0.000004 
CoL_Bus_Util = 0.000188 
Either_Row_CoL_Bus_Util = 0.000192 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001837 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00183715
Memory Partition 20: 
Cache L2_bank_040:
MSHR contents

Cache L2_bank_041:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[20]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1020600 n_nop=1020404 n_act=4 n_pre=0 n_ref_event=0 n_req=192 n_rd=192 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001881
n_activity=564 dram_eff=0.3404
bk0: 64a 1020528i bk1: 64a 1020528i bk2: 32a 1020558i bk3: 32a 1020558i bk4: 0a 1020600i bk5: 0a 1020600i bk6: 0a 1020600i bk7: 0a 1020600i bk8: 0a 1020600i bk9: 0a 1020600i bk10: 0a 1020600i bk11: 0a 1020600i bk12: 0a 1020600i bk13: 0a 1020600i bk14: 0a 1020600i bk15: 0a 1020600i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.979167
Row_Buffer_Locality_read = 0.979167
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000188 
total_CMD = 1020600 
util_bw = 192 
Wasted_Col = 228 
Wasted_Row = 0 
Idle = 1020180 

BW Util Bottlenecks: 
RCDc_limit = 48 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 180 
rwq = 0 
CCDLc_limit_alone = 180 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 1020600 
n_nop = 1020404 
Read = 192 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 192 
total_req = 192 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 192 
Row_Bus_Util =  0.000004 
CoL_Bus_Util = 0.000188 
Either_Row_CoL_Bus_Util = 0.000192 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001940 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00194004
Memory Partition 21: 
Cache L2_bank_042:
MSHR contents

Cache L2_bank_043:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[21]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1020600 n_nop=1020404 n_act=4 n_pre=0 n_ref_event=0 n_req=192 n_rd=192 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001881
n_activity=564 dram_eff=0.3404
bk0: 64a 1020528i bk1: 64a 1020530i bk2: 32a 1020558i bk3: 32a 1020559i bk4: 0a 1020600i bk5: 0a 1020600i bk6: 0a 1020600i bk7: 0a 1020600i bk8: 0a 1020600i bk9: 0a 1020600i bk10: 0a 1020600i bk11: 0a 1020600i bk12: 0a 1020600i bk13: 0a 1020600i bk14: 0a 1020600i bk15: 0a 1020600i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.979167
Row_Buffer_Locality_read = 0.979167
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000188 
total_CMD = 1020600 
util_bw = 192 
Wasted_Col = 225 
Wasted_Row = 0 
Idle = 1020183 

BW Util Bottlenecks: 
RCDc_limit = 48 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 177 
rwq = 0 
CCDLc_limit_alone = 177 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 1020600 
n_nop = 1020404 
Read = 192 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 192 
total_req = 192 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 192 
Row_Bus_Util =  0.000004 
CoL_Bus_Util = 0.000188 
Either_Row_CoL_Bus_Util = 0.000192 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001878 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00187831
Memory Partition 22: 
Cache L2_bank_044:
MSHR contents

Cache L2_bank_045:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[22]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1020600 n_nop=1020404 n_act=4 n_pre=0 n_ref_event=0 n_req=192 n_rd=192 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001881
n_activity=564 dram_eff=0.3404
bk0: 64a 1020528i bk1: 64a 1020529i bk2: 32a 1020558i bk3: 32a 1020558i bk4: 0a 1020600i bk5: 0a 1020600i bk6: 0a 1020600i bk7: 0a 1020600i bk8: 0a 1020600i bk9: 0a 1020600i bk10: 0a 1020600i bk11: 0a 1020600i bk12: 0a 1020600i bk13: 0a 1020600i bk14: 0a 1020600i bk15: 0a 1020600i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.979167
Row_Buffer_Locality_read = 0.979167
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000188 
total_CMD = 1020600 
util_bw = 192 
Wasted_Col = 227 
Wasted_Row = 0 
Idle = 1020181 

BW Util Bottlenecks: 
RCDc_limit = 48 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 179 
rwq = 0 
CCDLc_limit_alone = 179 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 1020600 
n_nop = 1020404 
Read = 192 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 192 
total_req = 192 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 192 
Row_Bus_Util =  0.000004 
CoL_Bus_Util = 0.000188 
Either_Row_CoL_Bus_Util = 0.000192 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001856 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00185577
Memory Partition 23: 
Cache L2_bank_046:
MSHR contents

Cache L2_bank_047:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[23]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1020600 n_nop=1020404 n_act=4 n_pre=0 n_ref_event=0 n_req=192 n_rd=192 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001881
n_activity=564 dram_eff=0.3404
bk0: 64a 1020528i bk1: 64a 1020528i bk2: 32a 1020558i bk3: 32a 1020558i bk4: 0a 1020600i bk5: 0a 1020600i bk6: 0a 1020600i bk7: 0a 1020600i bk8: 0a 1020600i bk9: 0a 1020600i bk10: 0a 1020600i bk11: 0a 1020600i bk12: 0a 1020600i bk13: 0a 1020600i bk14: 0a 1020600i bk15: 0a 1020600i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.979167
Row_Buffer_Locality_read = 0.979167
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000188 
total_CMD = 1020600 
util_bw = 192 
Wasted_Col = 228 
Wasted_Row = 0 
Idle = 1020180 

BW Util Bottlenecks: 
RCDc_limit = 48 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 180 
rwq = 0 
CCDLc_limit_alone = 180 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 1020600 
n_nop = 1020404 
Read = 192 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 192 
total_req = 192 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 192 
Row_Bus_Util =  0.000004 
CoL_Bus_Util = 0.000188 
Either_Row_CoL_Bus_Util = 0.000192 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001899 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00189888
Memory Partition 24: 
Cache L2_bank_048:
MSHR contents

Cache L2_bank_049:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[24]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1020600 n_nop=1020404 n_act=4 n_pre=0 n_ref_event=0 n_req=192 n_rd=192 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001881
n_activity=564 dram_eff=0.3404
bk0: 64a 1020530i bk1: 64a 1020529i bk2: 32a 1020559i bk3: 32a 1020558i bk4: 0a 1020600i bk5: 0a 1020600i bk6: 0a 1020600i bk7: 0a 1020600i bk8: 0a 1020600i bk9: 0a 1020600i bk10: 0a 1020600i bk11: 0a 1020600i bk12: 0a 1020600i bk13: 0a 1020600i bk14: 0a 1020600i bk15: 0a 1020600i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.979167
Row_Buffer_Locality_read = 0.979167
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000188 
total_CMD = 1020600 
util_bw = 192 
Wasted_Col = 224 
Wasted_Row = 0 
Idle = 1020184 

BW Util Bottlenecks: 
RCDc_limit = 48 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 176 
rwq = 0 
CCDLc_limit_alone = 176 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 1020600 
n_nop = 1020404 
Read = 192 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 192 
total_req = 192 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 192 
Row_Bus_Util =  0.000004 
CoL_Bus_Util = 0.000188 
Either_Row_CoL_Bus_Util = 0.000192 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001856 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00185577
Memory Partition 25: 
Cache L2_bank_050:
MSHR contents

Cache L2_bank_051:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[25]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1020600 n_nop=1020404 n_act=4 n_pre=0 n_ref_event=0 n_req=192 n_rd=192 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001881
n_activity=564 dram_eff=0.3404
bk0: 64a 1020529i bk1: 64a 1020528i bk2: 32a 1020558i bk3: 32a 1020558i bk4: 0a 1020600i bk5: 0a 1020600i bk6: 0a 1020600i bk7: 0a 1020600i bk8: 0a 1020600i bk9: 0a 1020600i bk10: 0a 1020600i bk11: 0a 1020600i bk12: 0a 1020600i bk13: 0a 1020600i bk14: 0a 1020600i bk15: 0a 1020600i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.979167
Row_Buffer_Locality_read = 0.979167
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000188 
total_CMD = 1020600 
util_bw = 192 
Wasted_Col = 227 
Wasted_Row = 0 
Idle = 1020181 

BW Util Bottlenecks: 
RCDc_limit = 48 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 179 
rwq = 0 
CCDLc_limit_alone = 179 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 1020600 
n_nop = 1020404 
Read = 192 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 192 
total_req = 192 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 192 
Row_Bus_Util =  0.000004 
CoL_Bus_Util = 0.000188 
Either_Row_CoL_Bus_Util = 0.000192 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001832 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00183226
Memory Partition 26: 
Cache L2_bank_052:
MSHR contents

Cache L2_bank_053:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[26]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1020600 n_nop=1020404 n_act=4 n_pre=0 n_ref_event=0 n_req=192 n_rd=192 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001881
n_activity=564 dram_eff=0.3404
bk0: 64a 1020528i bk1: 64a 1020528i bk2: 32a 1020558i bk3: 32a 1020558i bk4: 0a 1020600i bk5: 0a 1020600i bk6: 0a 1020600i bk7: 0a 1020600i bk8: 0a 1020600i bk9: 0a 1020600i bk10: 0a 1020600i bk11: 0a 1020600i bk12: 0a 1020600i bk13: 0a 1020600i bk14: 0a 1020600i bk15: 0a 1020600i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.979167
Row_Buffer_Locality_read = 0.979167
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000188 
total_CMD = 1020600 
util_bw = 192 
Wasted_Col = 228 
Wasted_Row = 0 
Idle = 1020180 

BW Util Bottlenecks: 
RCDc_limit = 48 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 180 
rwq = 0 
CCDLc_limit_alone = 180 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 1020600 
n_nop = 1020404 
Read = 192 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 192 
total_req = 192 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 192 
Row_Bus_Util =  0.000004 
CoL_Bus_Util = 0.000188 
Either_Row_CoL_Bus_Util = 0.000192 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001899 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00189888
Memory Partition 27: 
Cache L2_bank_054:
MSHR contents

Cache L2_bank_055:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[27]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1020600 n_nop=1020404 n_act=4 n_pre=0 n_ref_event=0 n_req=192 n_rd=192 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001881
n_activity=564 dram_eff=0.3404
bk0: 64a 1020528i bk1: 64a 1020528i bk2: 32a 1020558i bk3: 32a 1020558i bk4: 0a 1020600i bk5: 0a 1020600i bk6: 0a 1020600i bk7: 0a 1020600i bk8: 0a 1020600i bk9: 0a 1020600i bk10: 0a 1020600i bk11: 0a 1020600i bk12: 0a 1020600i bk13: 0a 1020600i bk14: 0a 1020600i bk15: 0a 1020600i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.979167
Row_Buffer_Locality_read = 0.979167
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000188 
total_CMD = 1020600 
util_bw = 192 
Wasted_Col = 228 
Wasted_Row = 0 
Idle = 1020180 

BW Util Bottlenecks: 
RCDc_limit = 48 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 180 
rwq = 0 
CCDLc_limit_alone = 180 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 1020600 
n_nop = 1020404 
Read = 192 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 192 
total_req = 192 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 192 
Row_Bus_Util =  0.000004 
CoL_Bus_Util = 0.000188 
Either_Row_CoL_Bus_Util = 0.000192 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001940 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00194004
Memory Partition 28: 
Cache L2_bank_056:
MSHR contents

Cache L2_bank_057:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[28]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1020600 n_nop=1020404 n_act=4 n_pre=0 n_ref_event=0 n_req=192 n_rd=192 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001881
n_activity=564 dram_eff=0.3404
bk0: 64a 1020530i bk1: 64a 1020528i bk2: 32a 1020559i bk3: 32a 1020558i bk4: 0a 1020600i bk5: 0a 1020600i bk6: 0a 1020600i bk7: 0a 1020600i bk8: 0a 1020600i bk9: 0a 1020600i bk10: 0a 1020600i bk11: 0a 1020600i bk12: 0a 1020600i bk13: 0a 1020600i bk14: 0a 1020600i bk15: 0a 1020600i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.979167
Row_Buffer_Locality_read = 0.979167
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000188 
total_CMD = 1020600 
util_bw = 192 
Wasted_Col = 225 
Wasted_Row = 0 
Idle = 1020183 

BW Util Bottlenecks: 
RCDc_limit = 48 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 177 
rwq = 0 
CCDLc_limit_alone = 177 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 1020600 
n_nop = 1020404 
Read = 192 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 192 
total_req = 192 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 192 
Row_Bus_Util =  0.000004 
CoL_Bus_Util = 0.000188 
Either_Row_CoL_Bus_Util = 0.000192 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001899 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00189888
Memory Partition 29: 
Cache L2_bank_058:
MSHR contents

Cache L2_bank_059:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[29]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1020600 n_nop=1020404 n_act=4 n_pre=0 n_ref_event=0 n_req=192 n_rd=192 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001881
n_activity=564 dram_eff=0.3404
bk0: 64a 1020529i bk1: 64a 1020528i bk2: 32a 1020558i bk3: 32a 1020558i bk4: 0a 1020600i bk5: 0a 1020600i bk6: 0a 1020600i bk7: 0a 1020600i bk8: 0a 1020600i bk9: 0a 1020600i bk10: 0a 1020600i bk11: 0a 1020600i bk12: 0a 1020600i bk13: 0a 1020600i bk14: 0a 1020600i bk15: 0a 1020600i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.979167
Row_Buffer_Locality_read = 0.979167
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000188 
total_CMD = 1020600 
util_bw = 192 
Wasted_Col = 227 
Wasted_Row = 0 
Idle = 1020181 

BW Util Bottlenecks: 
RCDc_limit = 48 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 179 
rwq = 0 
CCDLc_limit_alone = 179 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 1020600 
n_nop = 1020404 
Read = 192 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 192 
total_req = 192 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 192 
Row_Bus_Util =  0.000004 
CoL_Bus_Util = 0.000188 
Either_Row_CoL_Bus_Util = 0.000192 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001856 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00185577
Memory Partition 30: 
Cache L2_bank_060:
MSHR contents

Cache L2_bank_061:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[30]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1020600 n_nop=1020404 n_act=4 n_pre=0 n_ref_event=0 n_req=192 n_rd=192 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001881
n_activity=564 dram_eff=0.3404
bk0: 64a 1020528i bk1: 64a 1020528i bk2: 32a 1020558i bk3: 32a 1020558i bk4: 0a 1020600i bk5: 0a 1020600i bk6: 0a 1020600i bk7: 0a 1020600i bk8: 0a 1020600i bk9: 0a 1020600i bk10: 0a 1020600i bk11: 0a 1020600i bk12: 0a 1020600i bk13: 0a 1020600i bk14: 0a 1020600i bk15: 0a 1020600i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.979167
Row_Buffer_Locality_read = 0.979167
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000188 
total_CMD = 1020600 
util_bw = 192 
Wasted_Col = 228 
Wasted_Row = 0 
Idle = 1020180 

BW Util Bottlenecks: 
RCDc_limit = 48 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 180 
rwq = 0 
CCDLc_limit_alone = 180 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 1020600 
n_nop = 1020404 
Read = 192 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 192 
total_req = 192 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 192 
Row_Bus_Util =  0.000004 
CoL_Bus_Util = 0.000188 
Either_Row_CoL_Bus_Util = 0.000192 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001899 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00189888
Memory Partition 31: 
Cache L2_bank_062:
MSHR contents

Cache L2_bank_063:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[31]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1020600 n_nop=1020404 n_act=4 n_pre=0 n_ref_event=0 n_req=192 n_rd=192 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001881
n_activity=564 dram_eff=0.3404
bk0: 64a 1020528i bk1: 64a 1020528i bk2: 32a 1020558i bk3: 32a 1020558i bk4: 0a 1020600i bk5: 0a 1020600i bk6: 0a 1020600i bk7: 0a 1020600i bk8: 0a 1020600i bk9: 0a 1020600i bk10: 0a 1020600i bk11: 0a 1020600i bk12: 0a 1020600i bk13: 0a 1020600i bk14: 0a 1020600i bk15: 0a 1020600i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.979167
Row_Buffer_Locality_read = 0.979167
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000188 
total_CMD = 1020600 
util_bw = 192 
Wasted_Col = 228 
Wasted_Row = 0 
Idle = 1020180 

BW Util Bottlenecks: 
RCDc_limit = 48 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 180 
rwq = 0 
CCDLc_limit_alone = 180 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 1020600 
n_nop = 1020404 
Read = 192 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 192 
total_req = 192 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 192 
Row_Bus_Util =  0.000004 
CoL_Bus_Util = 0.000188 
Either_Row_CoL_Bus_Util = 0.000192 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001940 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00194004

========= L2 cache stats =========
L2_cache_bank[0]: Access = 126, Miss = 96, Miss_rate = 0.762, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[1]: Access = 96, Miss = 96, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 96, Miss = 96, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 96, Miss = 96, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 120, Miss = 120, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 96, Miss = 96, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 96, Miss = 96, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 96, Miss = 96, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 96, Miss = 96, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 96, Miss = 96, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 96, Miss = 96, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 96, Miss = 96, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[12]: Access = 96, Miss = 96, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[13]: Access = 96, Miss = 96, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[14]: Access = 96, Miss = 96, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[15]: Access = 96, Miss = 96, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[16]: Access = 96, Miss = 96, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[17]: Access = 96, Miss = 96, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[18]: Access = 96, Miss = 96, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[19]: Access = 96, Miss = 96, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[20]: Access = 96, Miss = 96, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[21]: Access = 96, Miss = 96, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[22]: Access = 96, Miss = 96, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[23]: Access = 96, Miss = 96, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[24]: Access = 96, Miss = 96, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[25]: Access = 96, Miss = 96, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[26]: Access = 96, Miss = 96, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[27]: Access = 96, Miss = 96, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[28]: Access = 96, Miss = 96, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[29]: Access = 96, Miss = 96, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[30]: Access = 96, Miss = 96, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[31]: Access = 96, Miss = 96, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[32]: Access = 96, Miss = 96, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[33]: Access = 96, Miss = 96, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[34]: Access = 96, Miss = 96, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[35]: Access = 96, Miss = 96, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[36]: Access = 96, Miss = 96, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[37]: Access = 96, Miss = 96, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[38]: Access = 96, Miss = 96, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[39]: Access = 96, Miss = 96, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[40]: Access = 96, Miss = 96, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[41]: Access = 96, Miss = 96, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[42]: Access = 96, Miss = 96, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[43]: Access = 96, Miss = 96, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[44]: Access = 96, Miss = 96, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[45]: Access = 96, Miss = 96, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[46]: Access = 96, Miss = 96, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[47]: Access = 96, Miss = 96, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[48]: Access = 96, Miss = 96, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[49]: Access = 96, Miss = 96, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[50]: Access = 96, Miss = 96, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[51]: Access = 96, Miss = 96, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[52]: Access = 96, Miss = 96, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[53]: Access = 96, Miss = 96, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[54]: Access = 96, Miss = 96, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[55]: Access = 96, Miss = 96, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[56]: Access = 96, Miss = 96, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[57]: Access = 96, Miss = 96, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[58]: Access = 96, Miss = 96, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[59]: Access = 96, Miss = 96, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[60]: Access = 96, Miss = 96, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[61]: Access = 96, Miss = 96, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[62]: Access = 96, Miss = 96, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[63]: Access = 96, Miss = 96, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 6198
L2_total_cache_misses = 6168
L2_total_cache_miss_rate = 0.9952
L2_total_cache_pending_hits = 0
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 30
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1536
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 4608
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 23
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 6174
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 24
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.000
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=6198
icnt_total_pkts_simt_to_mem=6198
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 6198
Req_Network_cycles = 1359201
Req_Network_injected_packets_per_cycle =       0.0046 
Req_Network_conflicts_per_cycle =       0.0101
Req_Network_conflicts_per_cycle_util =       2.7366
Req_Bank_Level_Parallism =       1.2342
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       0.0153
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.0001

Reply_Network_injected_packets_num = 6198
Reply_Network_cycles = 1359201
Reply_Network_injected_packets_per_cycle =        0.0046
Reply_Network_conflicts_per_cycle =        0.0000
Reply_Network_conflicts_per_cycle_util =       0.0166
Reply_Bank_Level_Parallism =       1.7103
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.0000
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0001
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 26 min, 51 sec (1611 sec)
gpgpu_simulation_rate = 112398 (inst/sec)
gpgpu_simulation_rate = 843 (cycle/sec)
gpgpu_silicon_slowdown = 1342823x
GPGPU-Sim: detected inactive GPU simulation thread
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffcdbdccecc..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffcdbdccec0..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffcdbdcceb8..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffcdbdcceb0..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffcdbdccec8..

GPGPU-Sim PTX: cudaLaunch for 0x0x4123e6 (mode=performance simulation) on stream 1
GPGPU-Sim PTX: PDOM analysis already done for _Z25ethash_calculate_dag_itemjP8hash64_tmS0_j 
GPGPU-Sim PTX: pushing kernel '_Z25ethash_calculate_dag_itemjP8hash64_tmS0_j' to stream 1, gridDim= (4,1,1) blockDim = (256,1,1) 
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim API:    stream 1 has 1 operations
GPGPU-Sim API:       0 :  stream operation kernel
GPGPU-Sim uArch: Shader 12 bind to kernel 4 '_Z25ethash_calculate_dag_itemjP8hash64_tmS0_j'
GPGPU-Sim: Reconfigure L1 cache to 128KB
GPGPU-Sim uArch: Shader 13 bind to kernel 4 '_Z25ethash_calculate_dag_itemjP8hash64_tmS0_j'
GPGPU-Sim uArch: Shader 14 bind to kernel 4 '_Z25ethash_calculate_dag_itemjP8hash64_tmS0_j'
GPGPU-Sim uArch: Shader 15 bind to kernel 4 '_Z25ethash_calculate_dag_itemjP8hash64_tmS0_j'
Destroy streams for kernel 4: size 0
kernel_name = _Z25ethash_calculate_dag_itemjP8hash64_tmS0_j 
kernel_launch_uid = 4 
gpu_sim_cycle = 454910
gpu_sim_insn = 60357796
gpu_ipc =     132.6807
gpu_tot_sim_cycle = 1814111
gpu_tot_sim_insn = 241431088
gpu_tot_ipc =     133.0851
gpu_tot_issued_cta = 16
gpu_occupancy = 12.4941% 
gpu_tot_occupancy = 12.4941% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       0.0045
partiton_level_parallism_total  =       0.0046
partiton_level_parallism_util =       1.2344
partiton_level_parallism_util_total  =       1.2342
L2_BW  =       0.1644 GB/Sec
L2_BW_total  =       0.1650 GB/Sec
gpu_total_sim_rate=84981

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 17410, Miss = 514, Miss_rate = 0.030, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 17410, Miss = 518, Miss_rate = 0.030, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 17410, Miss = 518, Miss_rate = 0.030, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 17412, Miss = 522, Miss_rate = 0.030, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 17410, Miss = 520, Miss_rate = 0.030, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 17412, Miss = 520, Miss_rate = 0.030, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 17410, Miss = 518, Miss_rate = 0.030, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 17410, Miss = 520, Miss_rate = 0.030, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 17410, Miss = 520, Miss_rate = 0.030, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 17412, Miss = 520, Miss_rate = 0.030, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 17412, Miss = 520, Miss_rate = 0.030, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 17410, Miss = 520, Miss_rate = 0.030, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 17410, Miss = 520, Miss_rate = 0.030, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 17410, Miss = 518, Miss_rate = 0.030, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 17410, Miss = 518, Miss_rate = 0.030, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 17410, Miss = 520, Miss_rate = 0.030, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[28]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[29]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[30]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[31]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[32]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[33]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[34]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[35]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[36]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[37]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[38]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[39]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[40]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[41]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[42]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[43]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[44]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[45]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[46]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[47]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[48]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[49]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[50]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[51]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[52]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[53]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[54]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[55]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[56]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[57]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[58]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[59]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[60]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[61]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[62]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[63]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[64]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[65]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[66]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[67]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[68]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[69]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[70]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[71]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[72]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[73]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[74]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[75]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[76]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[77]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[78]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[79]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 278568
	L1D_total_cache_misses = 8306
	L1D_total_cache_miss_rate = 0.0298
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.038
	L1D_cache_fill_port_util = 0.001
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 270262
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 4126
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 4148
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 32
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 278536
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 32

Total_core_cache_fail_stats:
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 
distro:
94040, 94013, 94013, 94013, 94013, 94013, 94013, 94013, 
gpgpu_n_tot_thrd_icount = 397694624
gpgpu_n_tot_w_icount = 12427957
gpgpu_n_stall_shd_mem = 146952
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 8230
gpgpu_n_mem_write_global = 32
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 4210688
gpgpu_n_store_insn = 32
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 196608
gpgpu_n_param_mem_insn = 20480
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 146952
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:3438465	W0_Idle:35306	W0_Scoreboard:12744441	W1:432	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:6291456	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:5742208
single_issue_nums: WS0:3008848	WS1:3008416	WS2:3008416	WS3:3008416	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 65840 {8:8230,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 1280 {40:32,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 329200 {40:8230,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 256 {8:32,}
maxmflatency = 1024 
max_icnt2mem_latency = 597 
maxmrqlatency = 36 
max_icnt2sh_latency = 4 
averagemflatency = 693 
avg_icnt2mem_latency = 292 
avg_mrq_latency = 13 
avg_icnt2sh_latency = 2 
mrq_lat_table:954 	454 	1158 	2318 	2850 	458 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	70 	580 	7610 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	114 	236 	460 	1550 	5302 	600 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	8250 	12 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	32 	0 	16 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:      6334      5922      6334      5922         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:      6321      5908      6321      5908         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:      6309      5895      6309      5895         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:      6297      5883      6297      5883         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:      6282      5870      6282      5870         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:      6269      5856      6269      5856         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:      6257      5843      6257      5843         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:      6245      5831      6245      5831         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:      5611      6024      5611      6024         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:      5598      6012      5598      6012         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:      5586      6000      5586      6000         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:      5574      5985      5574      5985         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:      5559      5972      5559      5972         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:      5546      5960      5546      5960         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:      5534      5948      5534      5948         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:      5522      5934      5522      5934         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:      5715      6128      5715      6128         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:      5703      6116      5703      6116         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:      5688      6101      5688      6101         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:      5675      6088      5675      6088         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:      5663      6076      5663      6076         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:      5650      6064      5650      6064         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:      5637      6049      5637      6049         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:      5623      6036      5623      6036         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:      5819      6230      5819      6230         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:      5804      6217      5804      6217         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:      5791      6204      5791      6204         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:      5779      6192      5779      6192         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:      5767      6179      5767      6179         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:      5752      6165      5752      6165         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:      5739      6152      5739      6152         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:      5727      6140      5727      6140         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]: 64.000000 64.000000 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]: 64.000000 64.000000 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]: 64.000000 64.000000 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]: 64.000000 64.000000 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]: 64.000000 64.000000 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]: 64.000000 64.000000 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[6]: 64.000000 64.000000 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[7]: 64.000000 64.000000 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[8]: 64.000000 64.000000 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[9]: 64.000000 64.000000 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[10]: 64.000000 64.000000 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[11]: 64.000000 64.000000 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[12]: 64.000000 64.000000 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[13]: 64.000000 64.000000 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[14]: 64.000000 64.000000 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[15]: 64.000000 64.000000 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[16]: 64.000000 64.000000 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[17]: 64.000000 64.000000 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[18]: 64.000000 64.000000 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[19]: 64.000000 64.000000 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[20]: 64.000000 64.000000 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[21]: 64.000000 64.000000 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[22]: 64.000000 64.000000 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[23]: 64.000000 64.000000 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[24]: 64.000000 64.000000 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[25]: 64.000000 64.000000 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[26]: 64.000000 64.000000 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[27]: 64.000000 64.000000 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[28]: 64.000000 64.000000 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[29]: 64.000000 64.000000 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[30]: 64.000000 64.000000 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[31]: 64.000000 64.000000 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 8192/128 = 64.000000
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        64        64        64        64         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:        64        64        64        64         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:        64        64        64        64         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:        64        64        64        64         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:        64        64        64        64         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:        64        64        64        64         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:        64        64        64        64         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:        64        64        64        64         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:        64        64        64        64         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:        64        64        64        64         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:        64        64        64        64         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:        64        64        64        64         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:        64        64        64        64         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:        64        64        64        64         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:        64        64        64        64         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:        64        64        64        64         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:        64        64        64        64         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:        64        64        64        64         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:        64        64        64        64         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:        64        64        64        64         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:        64        64        64        64         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:        64        64        64        64         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:        64        64        64        64         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:        64        64        64        64         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:        64        64        64        64         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:        64        64        64        64         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:        64        64        64        64         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:        64        64        64        64         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:        64        64        64        64         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:        64        64        64        64         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:        64        64        64        64         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:        64        64        64        64         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 8192
min_bank_accesses = 0!
chip skew: 256/256 = 1.00
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:        964       711       853       711    none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:        844       702       844       702    none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:        930       693       837       693    none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:        827       685       827       685    none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:        817       675       817       675    none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:        808       666       808       666    none      none      none      none      none      none      none      none      none      none      none      none  
dram[6]:        800       657       800       657    none      none      none      none      none      none      none      none      none      none      none      none  
dram[7]:        791       649       791       649    none      none      none      none      none      none      none      none      none      none      none      none  
dram[8]:        604       747       604       747    none      none      none      none      none      none      none      none      none      none      none      none  
dram[9]:        595       739       595       739    none      none      none      none      none      none      none      none      none      none      none      none  
dram[10]:        587       729       587       729    none      none      none      none      none      none      none      none      none      none      none      none  
dram[11]:        578       719       578       719    none      none      none      none      none      none      none      none      none      none      none      none  
dram[12]:        568       711       568       711    none      none      none      none      none      none      none      none      none      none      none      none  
dram[13]:        559       702       559       702    none      none      none      none      none      none      none      none      none      none      none      none  
dram[14]:        551       693       551       693    none      none      none      none      none      none      none      none      none      none      none      none  
dram[15]:        542       683       542       683    none      none      none      none      none      none      none      none      none      none      none      none  
dram[16]:        640       783       640       783    none      none      none      none      none      none      none      none      none      none      none      none  
dram[17]:        631       773       631       773    none      none      none      none      none      none      none      none      none      none      none      none  
dram[18]:        621       763       621       763    none      none      none      none      none      none      none      none      none      none      none      none  
dram[19]:        612       755       612       755    none      none      none      none      none      none      none      none      none      none      none      none  
dram[20]:        604       747       604       747    none      none      none      none      none      none      none      none      none      none      none      none  
dram[21]:        594       737       594       737    none      none      none      none      none      none      none      none      none      none      none      none  
dram[22]:        585       727       585       727    none      none      none      none      none      none      none      none      none      none      none      none  
dram[23]:        576       719       576       719    none      none      none      none      none      none      none      none      none      none      none      none  
dram[24]:        675       817       675       817    none      none      none      none      none      none      none      none      none      none      none      none  
dram[25]:        665       808       665       808    none      none      none      none      none      none      none      none      none      none      none      none  
dram[26]:        656       799       656       799    none      none      none      none      none      none      none      none      none      none      none      none  
dram[27]:        648       791       648       791    none      none      none      none      none      none      none      none      none      none      none      none  
dram[28]:        639       781       639       781    none      none      none      none      none      none      none      none      none      none      none      none  
dram[29]:        629       772       629       772    none      none      none      none      none      none      none      none      none      none      none      none  
dram[30]:        620       763       620       763    none      none      none      none      none      none      none      none      none      none      none      none  
dram[31]:        612       755       612       755    none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:       1024       739      1024       739         0         0         0         0         0         0         0         0         0         0         0         0
dram[1]:       1014       729      1014       729         0         0         0         0         0         0         0         0         0         0         0         0
dram[2]:       1006       720      1006       720         0         0         0         0         0         0         0         0         0         0         0         0
dram[3]:        998       712       998       712         0         0         0         0         0         0         0         0         0         0         0         0
dram[4]:        988       703       988       703         0         0         0         0         0         0         0         0         0         0         0         0
dram[5]:        978       694       978       694         0         0         0         0         0         0         0         0         0         0         0         0
dram[6]:        970       684       970       684         0         0         0         0         0         0         0         0         0         0         0         0
dram[7]:        962       676       962       676         0         0         0         0         0         0         0         0         0         0         0         0
dram[8]:        733       809       733       809         0         0         0         0         0         0         0         0         0         0         0         0
dram[9]:        725       801       725       801         0         0         0         0         0         0         0         0         0         0         0         0
dram[10]:        717       793       717       793         0         0         0         0         0         0         0         0         0         0         0         0
dram[11]:        707       783       707       783         0         0         0         0         0         0         0         0         0         0         0         0
dram[12]:        697       773       697       773         0         0         0         0         0         0         0         0         0         0         0         0
dram[13]:        689       765       689       765         0         0         0         0         0         0         0         0         0         0         0         0
dram[14]:        681       757       681       757         0         0         0         0         0         0         0         0         0         0         0         0
dram[15]:        671       747       671       747         0         0         0         0         0         0         0         0         0         0         0         0
dram[16]:        734       881       734       881         0         0         0         0         0         0         0         0         0         0         0         0
dram[17]:        724       873       724       873         0         0         0         0         0         0         0         0         0         0         0         0
dram[18]:        714       863       714       863         0         0         0         0         0         0         0         0         0         0         0         0
dram[19]:        705       853       705       853         0         0         0         0         0         0         0         0         0         0         0         0
dram[20]:        697       845       697       845         0         0         0         0         0         0         0         0         0         0         0         0
dram[21]:        688       837       688       837         0         0         0         0         0         0         0         0         0         0         0         0
dram[22]:        678       827       678       827         0         0         0         0         0         0         0         0         0         0         0         0
dram[23]:        669       817       669       817         0         0         0         0         0         0         0         0         0         0         0         0
dram[24]:        732       952       732       952         0         0         0         0         0         0         0         0         0         0         0         0
dram[25]:        722       942       722       942         0         0         0         0         0         0         0         0         0         0         0         0
dram[26]:        714       933       714       933         0         0         0         0         0         0         0         0         0         0         0         0
dram[27]:        706       925       706       925         0         0         0         0         0         0         0         0         0         0         0         0
dram[28]:        696       916       696       916         0         0         0         0         0         0         0         0         0         0         0         0
dram[29]:        686       906       686       906         0         0         0         0         0         0         0         0         0         0         0         0
dram[30]:        678       897       678       897         0         0         0         0         0         0         0         0         0         0         0         0
dram[31]:        670       889       670       889         0         0         0         0         0         0         0         0         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1362184 n_nop=1361924 n_act=4 n_pre=0 n_ref_event=0 n_req=256 n_rd=256 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001879
n_activity=736 dram_eff=0.3478
bk0: 64a 1362113i bk1: 64a 1362112i bk2: 64a 1362113i bk3: 64a 1362112i bk4: 0a 1362184i bk5: 0a 1362184i bk6: 0a 1362184i bk7: 0a 1362184i bk8: 0a 1362184i bk9: 0a 1362184i bk10: 0a 1362184i bk11: 0a 1362184i bk12: 0a 1362184i bk13: 0a 1362184i bk14: 0a 1362184i bk15: 0a 1362184i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000188 
total_CMD = 1362184 
util_bw = 256 
Wasted_Col = 286 
Wasted_Row = 0 
Idle = 1361642 

BW Util Bottlenecks: 
RCDc_limit = 48 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 238 
rwq = 0 
CCDLc_limit_alone = 238 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 1362184 
n_nop = 1361924 
Read = 256 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 256 
total_req = 256 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 256 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000188 
Either_Row_CoL_Bus_Util = 0.000191 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001678 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00167819
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1362184 n_nop=1361924 n_act=4 n_pre=0 n_ref_event=0 n_req=256 n_rd=256 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001879
n_activity=736 dram_eff=0.3478
bk0: 64a 1362112i bk1: 64a 1362112i bk2: 64a 1362112i bk3: 64a 1362112i bk4: 0a 1362184i bk5: 0a 1362184i bk6: 0a 1362184i bk7: 0a 1362184i bk8: 0a 1362184i bk9: 0a 1362184i bk10: 0a 1362184i bk11: 0a 1362184i bk12: 0a 1362184i bk13: 0a 1362184i bk14: 0a 1362184i bk15: 0a 1362184i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000188 
total_CMD = 1362184 
util_bw = 256 
Wasted_Col = 288 
Wasted_Row = 0 
Idle = 1361640 

BW Util Bottlenecks: 
RCDc_limit = 48 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 240 
rwq = 0 
CCDLc_limit_alone = 240 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 1362184 
n_nop = 1361924 
Read = 256 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 256 
total_req = 256 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 256 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000188 
Either_Row_CoL_Bus_Util = 0.000191 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001721 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00172077
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1362184 n_nop=1361924 n_act=4 n_pre=0 n_ref_event=0 n_req=256 n_rd=256 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001879
n_activity=736 dram_eff=0.3478
bk0: 64a 1362112i bk1: 64a 1362112i bk2: 64a 1362112i bk3: 64a 1362112i bk4: 0a 1362184i bk5: 0a 1362184i bk6: 0a 1362184i bk7: 0a 1362184i bk8: 0a 1362184i bk9: 0a 1362184i bk10: 0a 1362184i bk11: 0a 1362184i bk12: 0a 1362184i bk13: 0a 1362184i bk14: 0a 1362184i bk15: 0a 1362184i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000188 
total_CMD = 1362184 
util_bw = 256 
Wasted_Col = 288 
Wasted_Row = 0 
Idle = 1361640 

BW Util Bottlenecks: 
RCDc_limit = 48 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 240 
rwq = 0 
CCDLc_limit_alone = 240 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 1362184 
n_nop = 1361924 
Read = 256 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 256 
total_req = 256 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 256 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000188 
Either_Row_CoL_Bus_Util = 0.000191 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001762 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00176188
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1362184 n_nop=1361924 n_act=4 n_pre=0 n_ref_event=0 n_req=256 n_rd=256 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001879
n_activity=736 dram_eff=0.3478
bk0: 64a 1362114i bk1: 64a 1362112i bk2: 64a 1362114i bk3: 64a 1362112i bk4: 0a 1362184i bk5: 0a 1362184i bk6: 0a 1362184i bk7: 0a 1362184i bk8: 0a 1362184i bk9: 0a 1362184i bk10: 0a 1362184i bk11: 0a 1362184i bk12: 0a 1362184i bk13: 0a 1362184i bk14: 0a 1362184i bk15: 0a 1362184i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000188 
total_CMD = 1362184 
util_bw = 256 
Wasted_Col = 284 
Wasted_Row = 0 
Idle = 1361644 

BW Util Bottlenecks: 
RCDc_limit = 48 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 236 
rwq = 0 
CCDLc_limit_alone = 236 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 1362184 
n_nop = 1361924 
Read = 256 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 256 
total_req = 256 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 256 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000188 
Either_Row_CoL_Bus_Util = 0.000191 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001721 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00172077
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1362184 n_nop=1361924 n_act=4 n_pre=0 n_ref_event=0 n_req=256 n_rd=256 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001879
n_activity=736 dram_eff=0.3478
bk0: 64a 1362113i bk1: 64a 1362114i bk2: 64a 1362113i bk3: 64a 1362114i bk4: 0a 1362184i bk5: 0a 1362184i bk6: 0a 1362184i bk7: 0a 1362184i bk8: 0a 1362184i bk9: 0a 1362184i bk10: 0a 1362184i bk11: 0a 1362184i bk12: 0a 1362184i bk13: 0a 1362184i bk14: 0a 1362184i bk15: 0a 1362184i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000188 
total_CMD = 1362184 
util_bw = 256 
Wasted_Col = 282 
Wasted_Row = 0 
Idle = 1361646 

BW Util Bottlenecks: 
RCDc_limit = 48 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 234 
rwq = 0 
CCDLc_limit_alone = 234 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 1362184 
n_nop = 1361924 
Read = 256 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 256 
total_req = 256 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 256 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000188 
Either_Row_CoL_Bus_Util = 0.000191 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001637 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00163708
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1362184 n_nop=1361924 n_act=4 n_pre=0 n_ref_event=0 n_req=256 n_rd=256 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001879
n_activity=736 dram_eff=0.3478
bk0: 64a 1362112i bk1: 64a 1362113i bk2: 64a 1362112i bk3: 64a 1362113i bk4: 0a 1362184i bk5: 0a 1362184i bk6: 0a 1362184i bk7: 0a 1362184i bk8: 0a 1362184i bk9: 0a 1362184i bk10: 0a 1362184i bk11: 0a 1362184i bk12: 0a 1362184i bk13: 0a 1362184i bk14: 0a 1362184i bk15: 0a 1362184i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000188 
total_CMD = 1362184 
util_bw = 256 
Wasted_Col = 286 
Wasted_Row = 0 
Idle = 1361642 

BW Util Bottlenecks: 
RCDc_limit = 48 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 238 
rwq = 0 
CCDLc_limit_alone = 238 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 1362184 
n_nop = 1361924 
Read = 256 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 256 
total_req = 256 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 256 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000188 
Either_Row_CoL_Bus_Util = 0.000191 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001637 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00163708
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1362184 n_nop=1361924 n_act=4 n_pre=0 n_ref_event=0 n_req=256 n_rd=256 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001879
n_activity=736 dram_eff=0.3478
bk0: 64a 1362112i bk1: 64a 1362112i bk2: 64a 1362112i bk3: 64a 1362112i bk4: 0a 1362184i bk5: 0a 1362184i bk6: 0a 1362184i bk7: 0a 1362184i bk8: 0a 1362184i bk9: 0a 1362184i bk10: 0a 1362184i bk11: 0a 1362184i bk12: 0a 1362184i bk13: 0a 1362184i bk14: 0a 1362184i bk15: 0a 1362184i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000188 
total_CMD = 1362184 
util_bw = 256 
Wasted_Col = 288 
Wasted_Row = 0 
Idle = 1361640 

BW Util Bottlenecks: 
RCDc_limit = 48 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 240 
rwq = 0 
CCDLc_limit_alone = 240 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 1362184 
n_nop = 1361924 
Read = 256 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 256 
total_req = 256 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 256 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000188 
Either_Row_CoL_Bus_Util = 0.000191 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001721 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00172077
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1362184 n_nop=1361924 n_act=4 n_pre=0 n_ref_event=0 n_req=256 n_rd=256 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001879
n_activity=736 dram_eff=0.3478
bk0: 64a 1362112i bk1: 64a 1362112i bk2: 64a 1362112i bk3: 64a 1362112i bk4: 0a 1362184i bk5: 0a 1362184i bk6: 0a 1362184i bk7: 0a 1362184i bk8: 0a 1362184i bk9: 0a 1362184i bk10: 0a 1362184i bk11: 0a 1362184i bk12: 0a 1362184i bk13: 0a 1362184i bk14: 0a 1362184i bk15: 0a 1362184i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000188 
total_CMD = 1362184 
util_bw = 256 
Wasted_Col = 288 
Wasted_Row = 0 
Idle = 1361640 

BW Util Bottlenecks: 
RCDc_limit = 48 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 240 
rwq = 0 
CCDLc_limit_alone = 240 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 1362184 
n_nop = 1361924 
Read = 256 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 256 
total_req = 256 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 256 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000188 
Either_Row_CoL_Bus_Util = 0.000191 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001735 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00173545
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1362184 n_nop=1361924 n_act=4 n_pre=0 n_ref_event=0 n_req=256 n_rd=256 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001879
n_activity=736 dram_eff=0.3478
bk0: 64a 1362112i bk1: 64a 1362112i bk2: 64a 1362112i bk3: 64a 1362112i bk4: 0a 1362184i bk5: 0a 1362184i bk6: 0a 1362184i bk7: 0a 1362184i bk8: 0a 1362184i bk9: 0a 1362184i bk10: 0a 1362184i bk11: 0a 1362184i bk12: 0a 1362184i bk13: 0a 1362184i bk14: 0a 1362184i bk15: 0a 1362184i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000188 
total_CMD = 1362184 
util_bw = 256 
Wasted_Col = 288 
Wasted_Row = 0 
Idle = 1361640 

BW Util Bottlenecks: 
RCDc_limit = 48 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 240 
rwq = 0 
CCDLc_limit_alone = 240 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 1362184 
n_nop = 1361924 
Read = 256 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 256 
total_req = 256 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 256 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000188 
Either_Row_CoL_Bus_Util = 0.000191 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001721 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00172077
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1362184 n_nop=1361924 n_act=4 n_pre=0 n_ref_event=0 n_req=256 n_rd=256 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001879
n_activity=736 dram_eff=0.3478
bk0: 64a 1362112i bk1: 64a 1362112i bk2: 64a 1362112i bk3: 64a 1362112i bk4: 0a 1362184i bk5: 0a 1362184i bk6: 0a 1362184i bk7: 0a 1362184i bk8: 0a 1362184i bk9: 0a 1362184i bk10: 0a 1362184i bk11: 0a 1362184i bk12: 0a 1362184i bk13: 0a 1362184i bk14: 0a 1362184i bk15: 0a 1362184i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000188 
total_CMD = 1362184 
util_bw = 256 
Wasted_Col = 288 
Wasted_Row = 0 
Idle = 1361640 

BW Util Bottlenecks: 
RCDc_limit = 48 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 240 
rwq = 0 
CCDLc_limit_alone = 240 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 1362184 
n_nop = 1361924 
Read = 256 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 256 
total_req = 256 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 256 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000188 
Either_Row_CoL_Bus_Util = 0.000191 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001762 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00176188
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1362184 n_nop=1361924 n_act=4 n_pre=0 n_ref_event=0 n_req=256 n_rd=256 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001879
n_activity=736 dram_eff=0.3478
bk0: 64a 1362112i bk1: 64a 1362114i bk2: 64a 1362112i bk3: 64a 1362114i bk4: 0a 1362184i bk5: 0a 1362184i bk6: 0a 1362184i bk7: 0a 1362184i bk8: 0a 1362184i bk9: 0a 1362184i bk10: 0a 1362184i bk11: 0a 1362184i bk12: 0a 1362184i bk13: 0a 1362184i bk14: 0a 1362184i bk15: 0a 1362184i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000188 
total_CMD = 1362184 
util_bw = 256 
Wasted_Col = 284 
Wasted_Row = 0 
Idle = 1361644 

BW Util Bottlenecks: 
RCDc_limit = 48 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 236 
rwq = 0 
CCDLc_limit_alone = 236 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 1362184 
n_nop = 1361924 
Read = 256 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 256 
total_req = 256 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 256 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000188 
Either_Row_CoL_Bus_Util = 0.000191 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001721 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00172077
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1362184 n_nop=1361924 n_act=4 n_pre=0 n_ref_event=0 n_req=256 n_rd=256 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001879
n_activity=736 dram_eff=0.3478
bk0: 64a 1362114i bk1: 64a 1362113i bk2: 64a 1362114i bk3: 64a 1362113i bk4: 0a 1362184i bk5: 0a 1362184i bk6: 0a 1362184i bk7: 0a 1362184i bk8: 0a 1362184i bk9: 0a 1362184i bk10: 0a 1362184i bk11: 0a 1362184i bk12: 0a 1362184i bk13: 0a 1362184i bk14: 0a 1362184i bk15: 0a 1362184i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000188 
total_CMD = 1362184 
util_bw = 256 
Wasted_Col = 282 
Wasted_Row = 0 
Idle = 1361646 

BW Util Bottlenecks: 
RCDc_limit = 48 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 234 
rwq = 0 
CCDLc_limit_alone = 234 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 1362184 
n_nop = 1361924 
Read = 256 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 256 
total_req = 256 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 256 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000188 
Either_Row_CoL_Bus_Util = 0.000191 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001637 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00163708
Memory Partition 12: 
Cache L2_bank_024:
MSHR contents

Cache L2_bank_025:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1362184 n_nop=1361924 n_act=4 n_pre=0 n_ref_event=0 n_req=256 n_rd=256 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001879
n_activity=736 dram_eff=0.3478
bk0: 64a 1362113i bk1: 64a 1362112i bk2: 64a 1362113i bk3: 64a 1362112i bk4: 0a 1362184i bk5: 0a 1362184i bk6: 0a 1362184i bk7: 0a 1362184i bk8: 0a 1362184i bk9: 0a 1362184i bk10: 0a 1362184i bk11: 0a 1362184i bk12: 0a 1362184i bk13: 0a 1362184i bk14: 0a 1362184i bk15: 0a 1362184i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000188 
total_CMD = 1362184 
util_bw = 256 
Wasted_Col = 286 
Wasted_Row = 0 
Idle = 1361642 

BW Util Bottlenecks: 
RCDc_limit = 48 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 238 
rwq = 0 
CCDLc_limit_alone = 238 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 1362184 
n_nop = 1361924 
Read = 256 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 256 
total_req = 256 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 256 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000188 
Either_Row_CoL_Bus_Util = 0.000191 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001637 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00163708
Memory Partition 13: 
Cache L2_bank_026:
MSHR contents

Cache L2_bank_027:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1362184 n_nop=1361924 n_act=4 n_pre=0 n_ref_event=0 n_req=256 n_rd=256 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001879
n_activity=736 dram_eff=0.3478
bk0: 64a 1362112i bk1: 64a 1362112i bk2: 64a 1362112i bk3: 64a 1362112i bk4: 0a 1362184i bk5: 0a 1362184i bk6: 0a 1362184i bk7: 0a 1362184i bk8: 0a 1362184i bk9: 0a 1362184i bk10: 0a 1362184i bk11: 0a 1362184i bk12: 0a 1362184i bk13: 0a 1362184i bk14: 0a 1362184i bk15: 0a 1362184i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000188 
total_CMD = 1362184 
util_bw = 256 
Wasted_Col = 288 
Wasted_Row = 0 
Idle = 1361640 

BW Util Bottlenecks: 
RCDc_limit = 48 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 240 
rwq = 0 
CCDLc_limit_alone = 240 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 1362184 
n_nop = 1361924 
Read = 256 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 256 
total_req = 256 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 256 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000188 
Either_Row_CoL_Bus_Util = 0.000191 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001691 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.0016914
Memory Partition 14: 
Cache L2_bank_028:
MSHR contents

Cache L2_bank_029:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1362184 n_nop=1361924 n_act=4 n_pre=0 n_ref_event=0 n_req=256 n_rd=256 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001879
n_activity=736 dram_eff=0.3478
bk0: 64a 1362112i bk1: 64a 1362112i bk2: 64a 1362112i bk3: 64a 1362112i bk4: 0a 1362184i bk5: 0a 1362184i bk6: 0a 1362184i bk7: 0a 1362184i bk8: 0a 1362184i bk9: 0a 1362184i bk10: 0a 1362184i bk11: 0a 1362184i bk12: 0a 1362184i bk13: 0a 1362184i bk14: 0a 1362184i bk15: 0a 1362184i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000188 
total_CMD = 1362184 
util_bw = 256 
Wasted_Col = 288 
Wasted_Row = 0 
Idle = 1361640 

BW Util Bottlenecks: 
RCDc_limit = 48 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 240 
rwq = 0 
CCDLc_limit_alone = 240 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 1362184 
n_nop = 1361924 
Read = 256 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 256 
total_req = 256 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 256 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000188 
Either_Row_CoL_Bus_Util = 0.000191 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001762 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00176188
Memory Partition 15: 
Cache L2_bank_030:
MSHR contents

Cache L2_bank_031:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1362184 n_nop=1361924 n_act=4 n_pre=0 n_ref_event=0 n_req=256 n_rd=256 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001879
n_activity=736 dram_eff=0.3478
bk0: 64a 1362114i bk1: 64a 1362112i bk2: 64a 1362114i bk3: 64a 1362112i bk4: 0a 1362184i bk5: 0a 1362184i bk6: 0a 1362184i bk7: 0a 1362184i bk8: 0a 1362184i bk9: 0a 1362184i bk10: 0a 1362184i bk11: 0a 1362184i bk12: 0a 1362184i bk13: 0a 1362184i bk14: 0a 1362184i bk15: 0a 1362184i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000188 
total_CMD = 1362184 
util_bw = 256 
Wasted_Col = 284 
Wasted_Row = 0 
Idle = 1361644 

BW Util Bottlenecks: 
RCDc_limit = 48 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 236 
rwq = 0 
CCDLc_limit_alone = 236 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 1362184 
n_nop = 1361924 
Read = 256 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 256 
total_req = 256 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 256 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000188 
Either_Row_CoL_Bus_Util = 0.000191 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001703 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00170315
Memory Partition 16: 
Cache L2_bank_032:
MSHR contents

Cache L2_bank_033:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[16]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1362184 n_nop=1361924 n_act=4 n_pre=0 n_ref_event=0 n_req=256 n_rd=256 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001879
n_activity=736 dram_eff=0.3478
bk0: 64a 1362112i bk1: 64a 1362112i bk2: 64a 1362112i bk3: 64a 1362112i bk4: 0a 1362184i bk5: 0a 1362184i bk6: 0a 1362184i bk7: 0a 1362184i bk8: 0a 1362184i bk9: 0a 1362184i bk10: 0a 1362184i bk11: 0a 1362184i bk12: 0a 1362184i bk13: 0a 1362184i bk14: 0a 1362184i bk15: 0a 1362184i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000188 
total_CMD = 1362184 
util_bw = 256 
Wasted_Col = 288 
Wasted_Row = 0 
Idle = 1361640 

BW Util Bottlenecks: 
RCDc_limit = 48 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 240 
rwq = 0 
CCDLc_limit_alone = 240 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 1362184 
n_nop = 1361924 
Read = 256 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 256 
total_req = 256 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 256 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000188 
Either_Row_CoL_Bus_Util = 0.000191 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001762 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00176188
Memory Partition 17: 
Cache L2_bank_034:
MSHR contents

Cache L2_bank_035:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[17]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1362184 n_nop=1361924 n_act=4 n_pre=0 n_ref_event=0 n_req=256 n_rd=256 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001879
n_activity=736 dram_eff=0.3478
bk0: 64a 1362114i bk1: 64a 1362114i bk2: 64a 1362114i bk3: 64a 1362114i bk4: 0a 1362184i bk5: 0a 1362184i bk6: 0a 1362184i bk7: 0a 1362184i bk8: 0a 1362184i bk9: 0a 1362184i bk10: 0a 1362184i bk11: 0a 1362184i bk12: 0a 1362184i bk13: 0a 1362184i bk14: 0a 1362184i bk15: 0a 1362184i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000188 
total_CMD = 1362184 
util_bw = 256 
Wasted_Col = 280 
Wasted_Row = 0 
Idle = 1361648 

BW Util Bottlenecks: 
RCDc_limit = 48 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 232 
rwq = 0 
CCDLc_limit_alone = 232 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 1362184 
n_nop = 1361924 
Read = 256 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 256 
total_req = 256 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 256 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000188 
Either_Row_CoL_Bus_Util = 0.000191 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001680 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00167966
Memory Partition 18: 
Cache L2_bank_036:
MSHR contents

Cache L2_bank_037:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[18]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1362184 n_nop=1361924 n_act=4 n_pre=0 n_ref_event=0 n_req=256 n_rd=256 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001879
n_activity=736 dram_eff=0.3478
bk0: 64a 1362113i bk1: 64a 1362113i bk2: 64a 1362113i bk3: 64a 1362113i bk4: 0a 1362184i bk5: 0a 1362184i bk6: 0a 1362184i bk7: 0a 1362184i bk8: 0a 1362184i bk9: 0a 1362184i bk10: 0a 1362184i bk11: 0a 1362184i bk12: 0a 1362184i bk13: 0a 1362184i bk14: 0a 1362184i bk15: 0a 1362184i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000188 
total_CMD = 1362184 
util_bw = 256 
Wasted_Col = 284 
Wasted_Row = 0 
Idle = 1361644 

BW Util Bottlenecks: 
RCDc_limit = 48 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 236 
rwq = 0 
CCDLc_limit_alone = 236 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 1362184 
n_nop = 1361924 
Read = 256 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 256 
total_req = 256 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 256 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000188 
Either_Row_CoL_Bus_Util = 0.000191 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001594 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.0015945
Memory Partition 19: 
Cache L2_bank_038:
MSHR contents

Cache L2_bank_039:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[19]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1362184 n_nop=1361924 n_act=4 n_pre=0 n_ref_event=0 n_req=256 n_rd=256 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001879
n_activity=736 dram_eff=0.3478
bk0: 64a 1362112i bk1: 64a 1362112i bk2: 64a 1362112i bk3: 64a 1362112i bk4: 0a 1362184i bk5: 0a 1362184i bk6: 0a 1362184i bk7: 0a 1362184i bk8: 0a 1362184i bk9: 0a 1362184i bk10: 0a 1362184i bk11: 0a 1362184i bk12: 0a 1362184i bk13: 0a 1362184i bk14: 0a 1362184i bk15: 0a 1362184i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000188 
total_CMD = 1362184 
util_bw = 256 
Wasted_Col = 288 
Wasted_Row = 0 
Idle = 1361640 

BW Util Bottlenecks: 
RCDc_limit = 48 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 240 
rwq = 0 
CCDLc_limit_alone = 240 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 1362184 
n_nop = 1361924 
Read = 256 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 256 
total_req = 256 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 256 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000188 
Either_Row_CoL_Bus_Util = 0.000191 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001659 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.0016591
Memory Partition 20: 
Cache L2_bank_040:
MSHR contents

Cache L2_bank_041:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[20]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1362184 n_nop=1361924 n_act=4 n_pre=0 n_ref_event=0 n_req=256 n_rd=256 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001879
n_activity=736 dram_eff=0.3478
bk0: 64a 1362112i bk1: 64a 1362112i bk2: 64a 1362112i bk3: 64a 1362112i bk4: 0a 1362184i bk5: 0a 1362184i bk6: 0a 1362184i bk7: 0a 1362184i bk8: 0a 1362184i bk9: 0a 1362184i bk10: 0a 1362184i bk11: 0a 1362184i bk12: 0a 1362184i bk13: 0a 1362184i bk14: 0a 1362184i bk15: 0a 1362184i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000188 
total_CMD = 1362184 
util_bw = 256 
Wasted_Col = 288 
Wasted_Row = 0 
Idle = 1361640 

BW Util Bottlenecks: 
RCDc_limit = 48 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 240 
rwq = 0 
CCDLc_limit_alone = 240 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 1362184 
n_nop = 1361924 
Read = 256 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 256 
total_req = 256 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 256 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000188 
Either_Row_CoL_Bus_Util = 0.000191 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001762 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00176188
Memory Partition 21: 
Cache L2_bank_042:
MSHR contents

Cache L2_bank_043:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[21]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1362184 n_nop=1361924 n_act=4 n_pre=0 n_ref_event=0 n_req=256 n_rd=256 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001879
n_activity=736 dram_eff=0.3478
bk0: 64a 1362112i bk1: 64a 1362114i bk2: 64a 1362112i bk3: 64a 1362114i bk4: 0a 1362184i bk5: 0a 1362184i bk6: 0a 1362184i bk7: 0a 1362184i bk8: 0a 1362184i bk9: 0a 1362184i bk10: 0a 1362184i bk11: 0a 1362184i bk12: 0a 1362184i bk13: 0a 1362184i bk14: 0a 1362184i bk15: 0a 1362184i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000188 
total_CMD = 1362184 
util_bw = 256 
Wasted_Col = 284 
Wasted_Row = 0 
Idle = 1361644 

BW Util Bottlenecks: 
RCDc_limit = 48 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 236 
rwq = 0 
CCDLc_limit_alone = 236 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 1362184 
n_nop = 1361924 
Read = 256 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 256 
total_req = 256 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 256 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000188 
Either_Row_CoL_Bus_Util = 0.000191 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001700 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00170021
Memory Partition 22: 
Cache L2_bank_044:
MSHR contents

Cache L2_bank_045:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[22]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1362184 n_nop=1361924 n_act=4 n_pre=0 n_ref_event=0 n_req=256 n_rd=256 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001879
n_activity=736 dram_eff=0.3478
bk0: 64a 1362112i bk1: 64a 1362113i bk2: 64a 1362112i bk3: 64a 1362113i bk4: 0a 1362184i bk5: 0a 1362184i bk6: 0a 1362184i bk7: 0a 1362184i bk8: 0a 1362184i bk9: 0a 1362184i bk10: 0a 1362184i bk11: 0a 1362184i bk12: 0a 1362184i bk13: 0a 1362184i bk14: 0a 1362184i bk15: 0a 1362184i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000188 
total_CMD = 1362184 
util_bw = 256 
Wasted_Col = 286 
Wasted_Row = 0 
Idle = 1361642 

BW Util Bottlenecks: 
RCDc_limit = 48 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 238 
rwq = 0 
CCDLc_limit_alone = 238 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 1362184 
n_nop = 1361924 
Read = 256 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 256 
total_req = 256 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 256 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000188 
Either_Row_CoL_Bus_Util = 0.000191 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001678 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00167819
Memory Partition 23: 
Cache L2_bank_046:
MSHR contents

Cache L2_bank_047:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[23]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1362184 n_nop=1361924 n_act=4 n_pre=0 n_ref_event=0 n_req=256 n_rd=256 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001879
n_activity=736 dram_eff=0.3478
bk0: 64a 1362112i bk1: 64a 1362112i bk2: 64a 1362112i bk3: 64a 1362112i bk4: 0a 1362184i bk5: 0a 1362184i bk6: 0a 1362184i bk7: 0a 1362184i bk8: 0a 1362184i bk9: 0a 1362184i bk10: 0a 1362184i bk11: 0a 1362184i bk12: 0a 1362184i bk13: 0a 1362184i bk14: 0a 1362184i bk15: 0a 1362184i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000188 
total_CMD = 1362184 
util_bw = 256 
Wasted_Col = 288 
Wasted_Row = 0 
Idle = 1361640 

BW Util Bottlenecks: 
RCDc_limit = 48 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 240 
rwq = 0 
CCDLc_limit_alone = 240 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 1362184 
n_nop = 1361924 
Read = 256 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 256 
total_req = 256 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 256 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000188 
Either_Row_CoL_Bus_Util = 0.000191 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001721 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00172077
Memory Partition 24: 
Cache L2_bank_048:
MSHR contents

Cache L2_bank_049:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[24]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1362184 n_nop=1361924 n_act=4 n_pre=0 n_ref_event=0 n_req=256 n_rd=256 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001879
n_activity=736 dram_eff=0.3478
bk0: 64a 1362114i bk1: 64a 1362113i bk2: 64a 1362114i bk3: 64a 1362113i bk4: 0a 1362184i bk5: 0a 1362184i bk6: 0a 1362184i bk7: 0a 1362184i bk8: 0a 1362184i bk9: 0a 1362184i bk10: 0a 1362184i bk11: 0a 1362184i bk12: 0a 1362184i bk13: 0a 1362184i bk14: 0a 1362184i bk15: 0a 1362184i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000188 
total_CMD = 1362184 
util_bw = 256 
Wasted_Col = 282 
Wasted_Row = 0 
Idle = 1361646 

BW Util Bottlenecks: 
RCDc_limit = 48 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 234 
rwq = 0 
CCDLc_limit_alone = 234 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 1362184 
n_nop = 1361924 
Read = 256 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 256 
total_req = 256 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 256 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000188 
Either_Row_CoL_Bus_Util = 0.000191 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001678 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00167819
Memory Partition 25: 
Cache L2_bank_050:
MSHR contents

Cache L2_bank_051:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[25]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1362184 n_nop=1361924 n_act=4 n_pre=0 n_ref_event=0 n_req=256 n_rd=256 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001879
n_activity=736 dram_eff=0.3478
bk0: 64a 1362113i bk1: 64a 1362112i bk2: 64a 1362113i bk3: 64a 1362112i bk4: 0a 1362184i bk5: 0a 1362184i bk6: 0a 1362184i bk7: 0a 1362184i bk8: 0a 1362184i bk9: 0a 1362184i bk10: 0a 1362184i bk11: 0a 1362184i bk12: 0a 1362184i bk13: 0a 1362184i bk14: 0a 1362184i bk15: 0a 1362184i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000188 
total_CMD = 1362184 
util_bw = 256 
Wasted_Col = 286 
Wasted_Row = 0 
Idle = 1361642 

BW Util Bottlenecks: 
RCDc_limit = 48 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 238 
rwq = 0 
CCDLc_limit_alone = 238 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 1362184 
n_nop = 1361924 
Read = 256 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 256 
total_req = 256 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 256 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000188 
Either_Row_CoL_Bus_Util = 0.000191 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001655 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.0016547
Memory Partition 26: 
Cache L2_bank_052:
MSHR contents

Cache L2_bank_053:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[26]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1362184 n_nop=1361924 n_act=4 n_pre=0 n_ref_event=0 n_req=256 n_rd=256 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001879
n_activity=736 dram_eff=0.3478
bk0: 64a 1362112i bk1: 64a 1362112i bk2: 64a 1362112i bk3: 64a 1362112i bk4: 0a 1362184i bk5: 0a 1362184i bk6: 0a 1362184i bk7: 0a 1362184i bk8: 0a 1362184i bk9: 0a 1362184i bk10: 0a 1362184i bk11: 0a 1362184i bk12: 0a 1362184i bk13: 0a 1362184i bk14: 0a 1362184i bk15: 0a 1362184i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000188 
total_CMD = 1362184 
util_bw = 256 
Wasted_Col = 288 
Wasted_Row = 0 
Idle = 1361640 

BW Util Bottlenecks: 
RCDc_limit = 48 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 240 
rwq = 0 
CCDLc_limit_alone = 240 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 1362184 
n_nop = 1361924 
Read = 256 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 256 
total_req = 256 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 256 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000188 
Either_Row_CoL_Bus_Util = 0.000191 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001721 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00172077
Memory Partition 27: 
Cache L2_bank_054:
MSHR contents

Cache L2_bank_055:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[27]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1362184 n_nop=1361924 n_act=4 n_pre=0 n_ref_event=0 n_req=256 n_rd=256 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001879
n_activity=736 dram_eff=0.3478
bk0: 64a 1362112i bk1: 64a 1362112i bk2: 64a 1362112i bk3: 64a 1362112i bk4: 0a 1362184i bk5: 0a 1362184i bk6: 0a 1362184i bk7: 0a 1362184i bk8: 0a 1362184i bk9: 0a 1362184i bk10: 0a 1362184i bk11: 0a 1362184i bk12: 0a 1362184i bk13: 0a 1362184i bk14: 0a 1362184i bk15: 0a 1362184i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000188 
total_CMD = 1362184 
util_bw = 256 
Wasted_Col = 288 
Wasted_Row = 0 
Idle = 1361640 

BW Util Bottlenecks: 
RCDc_limit = 48 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 240 
rwq = 0 
CCDLc_limit_alone = 240 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 1362184 
n_nop = 1361924 
Read = 256 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 256 
total_req = 256 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 256 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000188 
Either_Row_CoL_Bus_Util = 0.000191 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001762 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00176188
Memory Partition 28: 
Cache L2_bank_056:
MSHR contents

Cache L2_bank_057:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[28]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1362184 n_nop=1361924 n_act=4 n_pre=0 n_ref_event=0 n_req=256 n_rd=256 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001879
n_activity=736 dram_eff=0.3478
bk0: 64a 1362114i bk1: 64a 1362112i bk2: 64a 1362114i bk3: 64a 1362112i bk4: 0a 1362184i bk5: 0a 1362184i bk6: 0a 1362184i bk7: 0a 1362184i bk8: 0a 1362184i bk9: 0a 1362184i bk10: 0a 1362184i bk11: 0a 1362184i bk12: 0a 1362184i bk13: 0a 1362184i bk14: 0a 1362184i bk15: 0a 1362184i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000188 
total_CMD = 1362184 
util_bw = 256 
Wasted_Col = 284 
Wasted_Row = 0 
Idle = 1361644 

BW Util Bottlenecks: 
RCDc_limit = 48 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 236 
rwq = 0 
CCDLc_limit_alone = 236 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 1362184 
n_nop = 1361924 
Read = 256 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 256 
total_req = 256 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 256 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000188 
Either_Row_CoL_Bus_Util = 0.000191 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001721 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00172077
Memory Partition 29: 
Cache L2_bank_058:
MSHR contents

Cache L2_bank_059:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[29]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1362184 n_nop=1361924 n_act=4 n_pre=0 n_ref_event=0 n_req=256 n_rd=256 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001879
n_activity=736 dram_eff=0.3478
bk0: 64a 1362113i bk1: 64a 1362112i bk2: 64a 1362113i bk3: 64a 1362112i bk4: 0a 1362184i bk5: 0a 1362184i bk6: 0a 1362184i bk7: 0a 1362184i bk8: 0a 1362184i bk9: 0a 1362184i bk10: 0a 1362184i bk11: 0a 1362184i bk12: 0a 1362184i bk13: 0a 1362184i bk14: 0a 1362184i bk15: 0a 1362184i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000188 
total_CMD = 1362184 
util_bw = 256 
Wasted_Col = 286 
Wasted_Row = 0 
Idle = 1361642 

BW Util Bottlenecks: 
RCDc_limit = 48 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 238 
rwq = 0 
CCDLc_limit_alone = 238 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 1362184 
n_nop = 1361924 
Read = 256 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 256 
total_req = 256 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 256 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000188 
Either_Row_CoL_Bus_Util = 0.000191 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001678 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00167819
Memory Partition 30: 
Cache L2_bank_060:
MSHR contents

Cache L2_bank_061:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[30]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1362184 n_nop=1361924 n_act=4 n_pre=0 n_ref_event=0 n_req=256 n_rd=256 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001879
n_activity=736 dram_eff=0.3478
bk0: 64a 1362112i bk1: 64a 1362112i bk2: 64a 1362112i bk3: 64a 1362112i bk4: 0a 1362184i bk5: 0a 1362184i bk6: 0a 1362184i bk7: 0a 1362184i bk8: 0a 1362184i bk9: 0a 1362184i bk10: 0a 1362184i bk11: 0a 1362184i bk12: 0a 1362184i bk13: 0a 1362184i bk14: 0a 1362184i bk15: 0a 1362184i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000188 
total_CMD = 1362184 
util_bw = 256 
Wasted_Col = 288 
Wasted_Row = 0 
Idle = 1361640 

BW Util Bottlenecks: 
RCDc_limit = 48 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 240 
rwq = 0 
CCDLc_limit_alone = 240 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 1362184 
n_nop = 1361924 
Read = 256 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 256 
total_req = 256 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 256 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000188 
Either_Row_CoL_Bus_Util = 0.000191 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001721 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00172077
Memory Partition 31: 
Cache L2_bank_062:
MSHR contents

Cache L2_bank_063:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[31]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1362184 n_nop=1361924 n_act=4 n_pre=0 n_ref_event=0 n_req=256 n_rd=256 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001879
n_activity=736 dram_eff=0.3478
bk0: 64a 1362112i bk1: 64a 1362112i bk2: 64a 1362112i bk3: 64a 1362112i bk4: 0a 1362184i bk5: 0a 1362184i bk6: 0a 1362184i bk7: 0a 1362184i bk8: 0a 1362184i bk9: 0a 1362184i bk10: 0a 1362184i bk11: 0a 1362184i bk12: 0a 1362184i bk13: 0a 1362184i bk14: 0a 1362184i bk15: 0a 1362184i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000188 
total_CMD = 1362184 
util_bw = 256 
Wasted_Col = 288 
Wasted_Row = 0 
Idle = 1361640 

BW Util Bottlenecks: 
RCDc_limit = 48 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 240 
rwq = 0 
CCDLc_limit_alone = 240 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 1362184 
n_nop = 1361924 
Read = 256 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 256 
total_req = 256 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 256 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000188 
Either_Row_CoL_Bus_Util = 0.000191 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001762 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00176188

========= L2 cache stats =========
L2_cache_bank[0]: Access = 166, Miss = 128, Miss_rate = 0.771, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[1]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 160, Miss = 160, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[12]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[13]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[14]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[15]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[16]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[17]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[18]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[19]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[20]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[21]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[22]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[23]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[24]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[25]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[26]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[27]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[28]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[29]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[30]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[31]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[32]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[33]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[34]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[35]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[36]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[37]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[38]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[39]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[40]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[41]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[42]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[43]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[44]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[45]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[46]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[47]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[48]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[49]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[50]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[51]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[52]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[53]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[54]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[55]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[56]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[57]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[58]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[59]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[60]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[61]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[62]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[63]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 8262
L2_total_cache_misses = 8224
L2_total_cache_miss_rate = 0.9954
L2_total_cache_pending_hits = 0
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 38
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 2048
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 6144
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 31
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 8230
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 32
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.000
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=8262
icnt_total_pkts_simt_to_mem=8262
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 8262
Req_Network_cycles = 1814111
Req_Network_injected_packets_per_cycle =       0.0046 
Req_Network_conflicts_per_cycle =       0.0101
Req_Network_conflicts_per_cycle_util =       2.7374
Req_Bank_Level_Parallism =       1.2342
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       0.0154
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.0001

Reply_Network_injected_packets_num = 8262
Reply_Network_cycles = 1814111
Reply_Network_injected_packets_per_cycle =        0.0046
Reply_Network_conflicts_per_cycle =        0.0000
Reply_Network_conflicts_per_cycle_util =       0.0124
Reply_Bank_Level_Parallism =       1.7106
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.0000
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0001
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 47 min, 21 sec (2841 sec)
gpgpu_simulation_rate = 84981 (inst/sec)
gpgpu_simulation_rate = 638 (cycle/sec)
gpgpu_silicon_slowdown = 1774294x
GPGPU-Sim: detected inactive GPU simulation thread
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffcdbdccecc..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffcdbdccec0..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffcdbdcceb8..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffcdbdcceb0..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffcdbdccec8..

GPGPU-Sim PTX: cudaLaunch for 0x0x4123e6 (mode=performance simulation) on stream 1
GPGPU-Sim PTX: PDOM analysis already done for _Z25ethash_calculate_dag_itemjP8hash64_tmS0_j 
GPGPU-Sim PTX: pushing kernel '_Z25ethash_calculate_dag_itemjP8hash64_tmS0_j' to stream 1, gridDim= (4,1,1) blockDim = (256,1,1) 
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim API:    stream 1 has 1 operations
GPGPU-Sim API:       0 :  stream operation kernel
GPGPU-Sim uArch: Shader 16 bind to kernel 5 '_Z25ethash_calculate_dag_itemjP8hash64_tmS0_j'
GPGPU-Sim: Reconfigure L1 cache to 128KB
GPGPU-Sim uArch: Shader 17 bind to kernel 5 '_Z25ethash_calculate_dag_itemjP8hash64_tmS0_j'
GPGPU-Sim uArch: Shader 18 bind to kernel 5 '_Z25ethash_calculate_dag_itemjP8hash64_tmS0_j'
GPGPU-Sim uArch: Shader 19 bind to kernel 5 '_Z25ethash_calculate_dag_itemjP8hash64_tmS0_j'
Destroy streams for kernel 5: size 0
kernel_name = _Z25ethash_calculate_dag_itemjP8hash64_tmS0_j 
kernel_launch_uid = 5 
gpu_sim_cycle = 454910
gpu_sim_insn = 60357700
gpu_ipc =     132.6805
gpu_tot_sim_cycle = 2269021
gpu_tot_sim_insn = 301788788
gpu_tot_ipc =     133.0040
gpu_tot_issued_cta = 20
gpu_occupancy = 12.4941% 
gpu_tot_occupancy = 12.4941% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       0.0045
partiton_level_parallism_total  =       0.0046
partiton_level_parallism_util =       1.2342
partiton_level_parallism_util_total  =       1.2342
L2_BW  =       0.1645 GB/Sec
L2_BW_total  =       0.1649 GB/Sec
gpu_total_sim_rate=68854

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 17410, Miss = 514, Miss_rate = 0.030, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 17410, Miss = 518, Miss_rate = 0.030, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 17410, Miss = 518, Miss_rate = 0.030, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 17412, Miss = 522, Miss_rate = 0.030, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 17410, Miss = 520, Miss_rate = 0.030, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 17412, Miss = 520, Miss_rate = 0.030, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 17410, Miss = 518, Miss_rate = 0.030, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 17410, Miss = 520, Miss_rate = 0.030, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 17410, Miss = 520, Miss_rate = 0.030, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 17412, Miss = 520, Miss_rate = 0.030, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 17412, Miss = 520, Miss_rate = 0.030, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 17410, Miss = 520, Miss_rate = 0.030, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 17410, Miss = 520, Miss_rate = 0.030, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 17410, Miss = 518, Miss_rate = 0.030, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 17410, Miss = 518, Miss_rate = 0.030, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 17410, Miss = 520, Miss_rate = 0.030, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 17410, Miss = 520, Miss_rate = 0.030, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 17410, Miss = 518, Miss_rate = 0.030, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 17410, Miss = 518, Miss_rate = 0.030, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 17412, Miss = 522, Miss_rate = 0.030, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[28]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[29]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[30]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[31]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[32]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[33]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[34]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[35]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[36]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[37]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[38]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[39]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[40]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[41]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[42]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[43]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[44]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[45]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[46]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[47]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[48]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[49]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[50]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[51]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[52]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[53]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[54]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[55]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[56]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[57]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[58]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[59]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[60]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[61]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[62]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[63]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[64]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[65]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[66]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[67]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[68]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[69]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[70]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[71]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[72]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[73]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[74]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[75]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[76]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[77]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[78]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[79]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 348210
	L1D_total_cache_misses = 10384
	L1D_total_cache_miss_rate = 0.0298
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.038
	L1D_cache_fill_port_util = 0.001
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 337826
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 5158
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 5186
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 40
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 348170
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 40

Total_core_cache_fail_stats:
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 
distro:
94040, 94013, 94013, 94013, 94013, 94013, 94013, 94013, 
gpgpu_n_tot_thrd_icount = 497118208
gpgpu_n_tot_w_icount = 15534944
gpgpu_n_stall_shd_mem = 183690
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 10288
gpgpu_n_mem_write_global = 40
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 5263360
gpgpu_n_store_insn = 40
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 245760
gpgpu_n_param_mem_insn = 25600
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 183690
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:4263846	W0_Idle:44562	W0_Scoreboard:15942584	W1:540	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:7864320	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:7177760
single_issue_nums: WS0:3761060	WS1:3760520	WS2:3760520	WS3:3760520	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 82304 {8:10288,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 1600 {40:40,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 411520 {40:10288,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 320 {8:40,}
maxmflatency = 1024 
max_icnt2mem_latency = 597 
maxmrqlatency = 36 
max_icnt2sh_latency = 4 
averagemflatency = 693 
avg_icnt2mem_latency = 292 
avg_mrq_latency = 14 
avg_icnt2sh_latency = 2 
mrq_lat_table:1152 	533 	1351 	2704 	3813 	687 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	88 	710 	9527 	3 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	143 	295 	575 	2048 	6517 	750 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	10310 	18 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	42 	0 	20 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:      6334      5922      6334      5922      6334      5922         0         0         0         0         0         0         0         0         0         0 
dram[1]:      6321      5908      6321      5908      6321      5908         0         0         0         0         0         0         0         0         0         0 
dram[2]:      6309      5895      6309      5895      6309      5895         0         0         0         0         0         0         0         0         0         0 
dram[3]:      6297      5883      6297      5883      6297      5883         0         0         0         0         0         0         0         0         0         0 
dram[4]:      6282      5870      6282      5870      6282      5870         0         0         0         0         0         0         0         0         0         0 
dram[5]:      6269      5856      6269      5856      6269      5856         0         0         0         0         0         0         0         0         0         0 
dram[6]:      6257      5843      6257      5843      6257      5843         0         0         0         0         0         0         0         0         0         0 
dram[7]:      6245      5831      6245      5831      6245      5831         0         0         0         0         0         0         0         0         0         0 
dram[8]:      5611      6024      5611      6024      5611      6024         0         0         0         0         0         0         0         0         0         0 
dram[9]:      5598      6012      5598      6012      5598      6012         0         0         0         0         0         0         0         0         0         0 
dram[10]:      5586      6000      5586      6000      5586      6000         0         0         0         0         0         0         0         0         0         0 
dram[11]:      5574      5985      5574      5985      5574      5985         0         0         0         0         0         0         0         0         0         0 
dram[12]:      5559      5972      5559      5972      5559      5972         0         0         0         0         0         0         0         0         0         0 
dram[13]:      5546      5960      5546      5960      5546      5960         0         0         0         0         0         0         0         0         0         0 
dram[14]:      5534      5948      5534      5948      5534      5948         0         0         0         0         0         0         0         0         0         0 
dram[15]:      5522      5934      5522      5934      5522      5934         0         0         0         0         0         0         0         0         0         0 
dram[16]:      5715      6128      5715      6128      5715      6128         0         0         0         0         0         0         0         0         0         0 
dram[17]:      5703      6116      5703      6116      5703      6116         0         0         0         0         0         0         0         0         0         0 
dram[18]:      5688      6101      5688      6101      5688      6101         0         0         0         0         0         0         0         0         0         0 
dram[19]:      5675      6088      5675      6088      5675      6088         0         0         0         0         0         0         0         0         0         0 
dram[20]:      5663      6076      5663      6076      5663      6076         0         0         0         0         0         0         0         0         0         0 
dram[21]:      5650      6064      5650      6064      5650      6064         0         0         0         0         0         0         0         0         0         0 
dram[22]:      5637      6049      5637      6049      5637      6049         0         0         0         0         0         0         0         0         0         0 
dram[23]:      5623      6036      5623      6036      5623      6036         0         0         0         0         0         0         0         0         0         0 
dram[24]:      5819      6230      5819      6230      5819      6230         0         0         0         0         0         0         0         0         0         0 
dram[25]:      5804      6217      5804      6217      5804      6217         0         0         0         0         0         0         0         0         0         0 
dram[26]:      5791      6204      5791      6204      5791      6204         0         0         0         0         0         0         0         0         0         0 
dram[27]:      5779      6192      5779      6192      5779      6192         0         0         0         0         0         0         0         0         0         0 
dram[28]:      5767      6179      5767      6179      5767      6179         0         0         0         0         0         0         0         0         0         0 
dram[29]:      5752      6165      5752      6165      5752      6165         0         0         0         0         0         0         0         0         0         0 
dram[30]:      5739      6152      5739      6152      5739      6152         0         0         0         0         0         0         0         0         0         0 
dram[31]:      5727      6140      5727      6140      5727      6140         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]: 64.000000 64.000000 64.000000 64.000000 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]: 64.000000 64.000000 64.000000 64.000000 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]: 64.000000 64.000000 64.000000 64.000000 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]: 64.000000 64.000000 64.000000 64.000000 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]: 64.000000 64.000000 64.000000 64.000000 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]: 64.000000 64.000000 64.000000 64.000000 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[6]: 64.000000 64.000000 64.000000 64.000000 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[7]: 64.000000 64.000000 64.000000 64.000000 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[8]: 64.000000 64.000000 64.000000 64.000000 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[9]: 64.000000 64.000000 64.000000 64.000000 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[10]: 64.000000 64.000000 64.000000 64.000000 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[11]: 64.000000 64.000000 64.000000 64.000000 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[12]: 64.000000 64.000000 64.000000 64.000000 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[13]: 64.000000 64.000000 64.000000 64.000000 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[14]: 64.000000 64.000000 64.000000 64.000000 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[15]: 64.000000 64.000000 64.000000 64.000000 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[16]: 64.000000 64.000000 64.000000 64.000000 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[17]: 64.000000 64.000000 64.000000 64.000000 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[18]: 64.000000 64.000000 64.000000 64.000000 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[19]: 64.000000 64.000000 64.000000 64.000000 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[20]: 64.000000 64.000000 64.000000 64.000000 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[21]: 64.000000 64.000000 64.000000 64.000000 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[22]: 64.000000 64.000000 64.000000 64.000000 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[23]: 64.000000 64.000000 64.000000 64.000000 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[24]: 64.000000 64.000000 64.000000 64.000000 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[25]: 64.000000 64.000000 64.000000 64.000000 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[26]: 64.000000 64.000000 64.000000 64.000000 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[27]: 64.000000 64.000000 64.000000 64.000000 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[28]: 64.000000 64.000000 64.000000 64.000000 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[29]: 64.000000 64.000000 64.000000 64.000000 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[30]: 64.000000 64.000000 64.000000 64.000000 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[31]: 64.000000 64.000000 64.000000 64.000000 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 10240/192 = 53.333332
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        64        64        64        64        32        32         0         0         0         0         0         0         0         0         0         0 
dram[1]:        64        64        64        64        32        32         0         0         0         0         0         0         0         0         0         0 
dram[2]:        64        64        64        64        32        32         0         0         0         0         0         0         0         0         0         0 
dram[3]:        64        64        64        64        32        32         0         0         0         0         0         0         0         0         0         0 
dram[4]:        64        64        64        64        32        32         0         0         0         0         0         0         0         0         0         0 
dram[5]:        64        64        64        64        32        32         0         0         0         0         0         0         0         0         0         0 
dram[6]:        64        64        64        64        32        32         0         0         0         0         0         0         0         0         0         0 
dram[7]:        64        64        64        64        32        32         0         0         0         0         0         0         0         0         0         0 
dram[8]:        64        64        64        64        32        32         0         0         0         0         0         0         0         0         0         0 
dram[9]:        64        64        64        64        32        32         0         0         0         0         0         0         0         0         0         0 
dram[10]:        64        64        64        64        32        32         0         0         0         0         0         0         0         0         0         0 
dram[11]:        64        64        64        64        32        32         0         0         0         0         0         0         0         0         0         0 
dram[12]:        64        64        64        64        32        32         0         0         0         0         0         0         0         0         0         0 
dram[13]:        64        64        64        64        32        32         0         0         0         0         0         0         0         0         0         0 
dram[14]:        64        64        64        64        32        32         0         0         0         0         0         0         0         0         0         0 
dram[15]:        64        64        64        64        32        32         0         0         0         0         0         0         0         0         0         0 
dram[16]:        64        64        64        64        32        32         0         0         0         0         0         0         0         0         0         0 
dram[17]:        64        64        64        64        32        32         0         0         0         0         0         0         0         0         0         0 
dram[18]:        64        64        64        64        32        32         0         0         0         0         0         0         0         0         0         0 
dram[19]:        64        64        64        64        32        32         0         0         0         0         0         0         0         0         0         0 
dram[20]:        64        64        64        64        32        32         0         0         0         0         0         0         0         0         0         0 
dram[21]:        64        64        64        64        32        32         0         0         0         0         0         0         0         0         0         0 
dram[22]:        64        64        64        64        32        32         0         0         0         0         0         0         0         0         0         0 
dram[23]:        64        64        64        64        32        32         0         0         0         0         0         0         0         0         0         0 
dram[24]:        64        64        64        64        32        32         0         0         0         0         0         0         0         0         0         0 
dram[25]:        64        64        64        64        32        32         0         0         0         0         0         0         0         0         0         0 
dram[26]:        64        64        64        64        32        32         0         0         0         0         0         0         0         0         0         0 
dram[27]:        64        64        64        64        32        32         0         0         0         0         0         0         0         0         0         0 
dram[28]:        64        64        64        64        32        32         0         0         0         0         0         0         0         0         0         0 
dram[29]:        64        64        64        64        32        32         0         0         0         0         0         0         0         0         0         0 
dram[30]:        64        64        64        64        32        32         0         0         0         0         0         0         0         0         0         0 
dram[31]:        64        64        64        64        32        32         0         0         0         0         0         0         0         0         0         0 
total dram reads = 10240
min_bank_accesses = 0!
chip skew: 320/320 = 1.00
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:        994       711       853       711       853       711    none      none      none      none      none      none      none      none      none      none  
dram[1]:        844       702       844       702       845       701    none      none      none      none      none      none      none      none      none      none  
dram[2]:        953       693       837       693       837       693    none      none      none      none      none      none      none      none      none      none  
dram[3]:        827       685       827       685       827       685    none      none      none      none      none      none      none      none      none      none  
dram[4]:        817       675       817       675       817       675    none      none      none      none      none      none      none      none      none      none  
dram[5]:        808       666       808       666       808       666    none      none      none      none      none      none      none      none      none      none  
dram[6]:        800       657       800       657       800       657    none      none      none      none      none      none      none      none      none      none  
dram[7]:        791       649       791       649       791       649    none      none      none      none      none      none      none      none      none      none  
dram[8]:        604       747       604       747       604       747    none      none      none      none      none      none      none      none      none      none  
dram[9]:        595       739       595       739       595       739    none      none      none      none      none      none      none      none      none      none  
dram[10]:        587       729       587       729       587       729    none      none      none      none      none      none      none      none      none      none  
dram[11]:        578       719       578       719       578       719    none      none      none      none      none      none      none      none      none      none  
dram[12]:        568       711       568       711       568       711    none      none      none      none      none      none      none      none      none      none  
dram[13]:        559       702       559       702       559       702    none      none      none      none      none      none      none      none      none      none  
dram[14]:        551       693       551       693       551       693    none      none      none      none      none      none      none      none      none      none  
dram[15]:        542       683       542       683       542       683    none      none      none      none      none      none      none      none      none      none  
dram[16]:        640       783       640       783       640       783    none      none      none      none      none      none      none      none      none      none  
dram[17]:        631       773       631       773       631       773    none      none      none      none      none      none      none      none      none      none  
dram[18]:        621       763       621       763       621       763    none      none      none      none      none      none      none      none      none      none  
dram[19]:        612       755       612       755       612       755    none      none      none      none      none      none      none      none      none      none  
dram[20]:        604       747       604       747       604       747    none      none      none      none      none      none      none      none      none      none  
dram[21]:        594       737       594       737       594       737    none      none      none      none      none      none      none      none      none      none  
dram[22]:        585       727       585       727       585       727    none      none      none      none      none      none      none      none      none      none  
dram[23]:        576       719       576       719       576       719    none      none      none      none      none      none      none      none      none      none  
dram[24]:        675       817       675       817       675       817    none      none      none      none      none      none      none      none      none      none  
dram[25]:        665       808       665       808       665       808    none      none      none      none      none      none      none      none      none      none  
dram[26]:        656       799       656       799       656       799    none      none      none      none      none      none      none      none      none      none  
dram[27]:        648       791       648       791       648       791    none      none      none      none      none      none      none      none      none      none  
dram[28]:        639       781       639       781       639       781    none      none      none      none      none      none      none      none      none      none  
dram[29]:        629       772       629       772       629       772    none      none      none      none      none      none      none      none      none      none  
dram[30]:        620       763       620       763       620       763    none      none      none      none      none      none      none      none      none      none  
dram[31]:        612       755       612       755       612       755    none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:       1024       739      1024       739      1024       739         0         0         0         0         0         0         0         0         0         0
dram[1]:       1014       729      1014       729      1014       729         0         0         0         0         0         0         0         0         0         0
dram[2]:       1006       720      1006       720      1006       720         0         0         0         0         0         0         0         0         0         0
dram[3]:        998       712       998       712       998       712         0         0         0         0         0         0         0         0         0         0
dram[4]:        988       703       988       703       988       703         0         0         0         0         0         0         0         0         0         0
dram[5]:        978       694       978       694       978       694         0         0         0         0         0         0         0         0         0         0
dram[6]:        970       684       970       684       970       684         0         0         0         0         0         0         0         0         0         0
dram[7]:        962       676       962       676       962       676         0         0         0         0         0         0         0         0         0         0
dram[8]:        733       809       733       809       717       809         0         0         0         0         0         0         0         0         0         0
dram[9]:        725       801       725       801       709       801         0         0         0         0         0         0         0         0         0         0
dram[10]:        717       793       717       793       701       793         0         0         0         0         0         0         0         0         0         0
dram[11]:        707       783       707       783       691       783         0         0         0         0         0         0         0         0         0         0
dram[12]:        697       773       697       773       681       773         0         0         0         0         0         0         0         0         0         0
dram[13]:        689       765       689       765       673       765         0         0         0         0         0         0         0         0         0         0
dram[14]:        681       757       681       757       666       757         0         0         0         0         0         0         0         0         0         0
dram[15]:        671       747       671       747       655       747         0         0         0         0         0         0         0         0         0         0
dram[16]:        734       881       734       881       718       881         0         0         0         0         0         0         0         0         0         0
dram[17]:        724       873       724       873       708       873         0         0         0         0         0         0         0         0         0         0
dram[18]:        714       863       714       863       698       863         0         0         0         0         0         0         0         0         0         0
dram[19]:        705       853       705       853       689       853         0         0         0         0         0         0         0         0         0         0
dram[20]:        697       845       697       845       681       845         0         0         0         0         0         0         0         0         0         0
dram[21]:        688       837       688       837       672       837         0         0         0         0         0         0         0         0         0         0
dram[22]:        678       827       678       827       662       827         0         0         0         0         0         0         0         0         0         0
dram[23]:        669       817       669       817       653       817         0         0         0         0         0         0         0         0         0         0
dram[24]:        732       952       732       952       716       952         0         0         0         0         0         0         0         0         0         0
dram[25]:        722       942       722       942       706       942         0         0         0         0         0         0         0         0         0         0
dram[26]:        714       933       714       933       698       933         0         0         0         0         0         0         0         0         0         0
dram[27]:        706       925       706       925       690       925         0         0         0         0         0         0         0         0         0         0
dram[28]:        696       916       696       916       680       916         0         0         0         0         0         0         0         0         0         0
dram[29]:        686       906       686       906       670       906         0         0         0         0         0         0         0         0         0         0
dram[30]:        678       897       678       897       662       897         0         0         0         0         0         0         0         0         0         0
dram[31]:        670       889       670       889       654       889         0         0         0         0         0         0         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1703768 n_nop=1703442 n_act=6 n_pre=0 n_ref_event=0 n_req=320 n_rd=320 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001878
n_activity=932 dram_eff=0.3433
bk0: 64a 1703697i bk1: 64a 1703696i bk2: 64a 1703697i bk3: 64a 1703696i bk4: 32a 1703726i bk5: 32a 1703726i bk6: 0a 1703768i bk7: 0a 1703768i bk8: 0a 1703768i bk9: 0a 1703768i bk10: 0a 1703768i bk11: 0a 1703768i bk12: 0a 1703768i bk13: 0a 1703768i bk14: 0a 1703768i bk15: 0a 1703768i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.981250
Row_Buffer_Locality_read = 0.981250
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000188 
total_CMD = 1703768 
util_bw = 320 
Wasted_Col = 370 
Wasted_Row = 0 
Idle = 1703078 

BW Util Bottlenecks: 
RCDc_limit = 72 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 298 
rwq = 0 
CCDLc_limit_alone = 298 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 1703768 
n_nop = 1703442 
Read = 320 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 320 
total_req = 320 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 320 
Row_Bus_Util =  0.000004 
CoL_Bus_Util = 0.000188 
Either_Row_CoL_Bus_Util = 0.000191 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001783 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00178252
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1703768 n_nop=1703442 n_act=6 n_pre=0 n_ref_event=0 n_req=320 n_rd=320 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001878
n_activity=932 dram_eff=0.3433
bk0: 64a 1703696i bk1: 64a 1703696i bk2: 64a 1703696i bk3: 64a 1703696i bk4: 32a 1703726i bk5: 32a 1703726i bk6: 0a 1703768i bk7: 0a 1703768i bk8: 0a 1703768i bk9: 0a 1703768i bk10: 0a 1703768i bk11: 0a 1703768i bk12: 0a 1703768i bk13: 0a 1703768i bk14: 0a 1703768i bk15: 0a 1703768i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.981250
Row_Buffer_Locality_read = 0.981250
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000188 
total_CMD = 1703768 
util_bw = 320 
Wasted_Col = 372 
Wasted_Row = 0 
Idle = 1703076 

BW Util Bottlenecks: 
RCDc_limit = 72 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 300 
rwq = 0 
CCDLc_limit_alone = 300 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 1703768 
n_nop = 1703442 
Read = 320 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 320 
total_req = 320 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 320 
Row_Bus_Util =  0.000004 
CoL_Bus_Util = 0.000188 
Either_Row_CoL_Bus_Util = 0.000191 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001825 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00182537
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1703768 n_nop=1703442 n_act=6 n_pre=0 n_ref_event=0 n_req=320 n_rd=320 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001878
n_activity=932 dram_eff=0.3433
bk0: 64a 1703696i bk1: 64a 1703696i bk2: 64a 1703696i bk3: 64a 1703696i bk4: 32a 1703726i bk5: 32a 1703726i bk6: 0a 1703768i bk7: 0a 1703768i bk8: 0a 1703768i bk9: 0a 1703768i bk10: 0a 1703768i bk11: 0a 1703768i bk12: 0a 1703768i bk13: 0a 1703768i bk14: 0a 1703768i bk15: 0a 1703768i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.981250
Row_Buffer_Locality_read = 0.981250
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000188 
total_CMD = 1703768 
util_bw = 320 
Wasted_Col = 372 
Wasted_Row = 0 
Idle = 1703076 

BW Util Bottlenecks: 
RCDc_limit = 72 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 300 
rwq = 0 
CCDLc_limit_alone = 300 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 1703768 
n_nop = 1703442 
Read = 320 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 320 
total_req = 320 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 320 
Row_Bus_Util =  0.000004 
CoL_Bus_Util = 0.000188 
Either_Row_CoL_Bus_Util = 0.000191 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001866 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00186645
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1703768 n_nop=1703442 n_act=6 n_pre=0 n_ref_event=0 n_req=320 n_rd=320 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001878
n_activity=932 dram_eff=0.3433
bk0: 64a 1703698i bk1: 64a 1703696i bk2: 64a 1703698i bk3: 64a 1703696i bk4: 32a 1703727i bk5: 32a 1703726i bk6: 0a 1703768i bk7: 0a 1703768i bk8: 0a 1703768i bk9: 0a 1703768i bk10: 0a 1703768i bk11: 0a 1703768i bk12: 0a 1703768i bk13: 0a 1703768i bk14: 0a 1703768i bk15: 0a 1703768i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.981250
Row_Buffer_Locality_read = 0.981250
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000188 
total_CMD = 1703768 
util_bw = 320 
Wasted_Col = 367 
Wasted_Row = 0 
Idle = 1703081 

BW Util Bottlenecks: 
RCDc_limit = 72 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 295 
rwq = 0 
CCDLc_limit_alone = 295 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 1703768 
n_nop = 1703442 
Read = 320 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 320 
total_req = 320 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 320 
Row_Bus_Util =  0.000004 
CoL_Bus_Util = 0.000188 
Either_Row_CoL_Bus_Util = 0.000191 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001825 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00182537
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1703768 n_nop=1703442 n_act=6 n_pre=0 n_ref_event=0 n_req=320 n_rd=320 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001878
n_activity=932 dram_eff=0.3433
bk0: 64a 1703697i bk1: 64a 1703698i bk2: 64a 1703697i bk3: 64a 1703698i bk4: 32a 1703726i bk5: 32a 1703727i bk6: 0a 1703768i bk7: 0a 1703768i bk8: 0a 1703768i bk9: 0a 1703768i bk10: 0a 1703768i bk11: 0a 1703768i bk12: 0a 1703768i bk13: 0a 1703768i bk14: 0a 1703768i bk15: 0a 1703768i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.981250
Row_Buffer_Locality_read = 0.981250
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000188 
total_CMD = 1703768 
util_bw = 320 
Wasted_Col = 365 
Wasted_Row = 0 
Idle = 1703083 

BW Util Bottlenecks: 
RCDc_limit = 72 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 293 
rwq = 0 
CCDLc_limit_alone = 293 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 1703768 
n_nop = 1703442 
Read = 320 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 320 
total_req = 320 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 320 
Row_Bus_Util =  0.000004 
CoL_Bus_Util = 0.000188 
Either_Row_CoL_Bus_Util = 0.000191 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001741 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00174143
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1703768 n_nop=1703442 n_act=6 n_pre=0 n_ref_event=0 n_req=320 n_rd=320 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001878
n_activity=932 dram_eff=0.3433
bk0: 64a 1703696i bk1: 64a 1703697i bk2: 64a 1703696i bk3: 64a 1703697i bk4: 32a 1703726i bk5: 32a 1703726i bk6: 0a 1703768i bk7: 0a 1703768i bk8: 0a 1703768i bk9: 0a 1703768i bk10: 0a 1703768i bk11: 0a 1703768i bk12: 0a 1703768i bk13: 0a 1703768i bk14: 0a 1703768i bk15: 0a 1703768i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.981250
Row_Buffer_Locality_read = 0.981250
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000188 
total_CMD = 1703768 
util_bw = 320 
Wasted_Col = 370 
Wasted_Row = 0 
Idle = 1703078 

BW Util Bottlenecks: 
RCDc_limit = 72 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 298 
rwq = 0 
CCDLc_limit_alone = 298 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 1703768 
n_nop = 1703442 
Read = 320 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 320 
total_req = 320 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 320 
Row_Bus_Util =  0.000004 
CoL_Bus_Util = 0.000188 
Either_Row_CoL_Bus_Util = 0.000191 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001741 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00174143
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1703768 n_nop=1703442 n_act=6 n_pre=0 n_ref_event=0 n_req=320 n_rd=320 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001878
n_activity=932 dram_eff=0.3433
bk0: 64a 1703696i bk1: 64a 1703696i bk2: 64a 1703696i bk3: 64a 1703696i bk4: 32a 1703726i bk5: 32a 1703726i bk6: 0a 1703768i bk7: 0a 1703768i bk8: 0a 1703768i bk9: 0a 1703768i bk10: 0a 1703768i bk11: 0a 1703768i bk12: 0a 1703768i bk13: 0a 1703768i bk14: 0a 1703768i bk15: 0a 1703768i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.981250
Row_Buffer_Locality_read = 0.981250
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000188 
total_CMD = 1703768 
util_bw = 320 
Wasted_Col = 372 
Wasted_Row = 0 
Idle = 1703076 

BW Util Bottlenecks: 
RCDc_limit = 72 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 300 
rwq = 0 
CCDLc_limit_alone = 300 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 1703768 
n_nop = 1703442 
Read = 320 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 320 
total_req = 320 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 320 
Row_Bus_Util =  0.000004 
CoL_Bus_Util = 0.000188 
Either_Row_CoL_Bus_Util = 0.000191 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001825 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00182537
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1703768 n_nop=1703442 n_act=6 n_pre=0 n_ref_event=0 n_req=320 n_rd=320 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001878
n_activity=932 dram_eff=0.3433
bk0: 64a 1703696i bk1: 64a 1703696i bk2: 64a 1703696i bk3: 64a 1703696i bk4: 32a 1703726i bk5: 32a 1703726i bk6: 0a 1703768i bk7: 0a 1703768i bk8: 0a 1703768i bk9: 0a 1703768i bk10: 0a 1703768i bk11: 0a 1703768i bk12: 0a 1703768i bk13: 0a 1703768i bk14: 0a 1703768i bk15: 0a 1703768i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.981250
Row_Buffer_Locality_read = 0.981250
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000188 
total_CMD = 1703768 
util_bw = 320 
Wasted_Col = 372 
Wasted_Row = 0 
Idle = 1703076 

BW Util Bottlenecks: 
RCDc_limit = 72 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 300 
rwq = 0 
CCDLc_limit_alone = 300 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 1703768 
n_nop = 1703442 
Read = 320 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 320 
total_req = 320 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 320 
Row_Bus_Util =  0.000004 
CoL_Bus_Util = 0.000188 
Either_Row_CoL_Bus_Util = 0.000191 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001840 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00184004
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1703768 n_nop=1703442 n_act=6 n_pre=0 n_ref_event=0 n_req=320 n_rd=320 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001878
n_activity=932 dram_eff=0.3433
bk0: 64a 1703696i bk1: 64a 1703696i bk2: 64a 1703696i bk3: 64a 1703696i bk4: 32a 1703726i bk5: 32a 1703726i bk6: 0a 1703768i bk7: 0a 1703768i bk8: 0a 1703768i bk9: 0a 1703768i bk10: 0a 1703768i bk11: 0a 1703768i bk12: 0a 1703768i bk13: 0a 1703768i bk14: 0a 1703768i bk15: 0a 1703768i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.981250
Row_Buffer_Locality_read = 0.981250
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000188 
total_CMD = 1703768 
util_bw = 320 
Wasted_Col = 372 
Wasted_Row = 0 
Idle = 1703076 

BW Util Bottlenecks: 
RCDc_limit = 72 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 300 
rwq = 0 
CCDLc_limit_alone = 300 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 1703768 
n_nop = 1703442 
Read = 320 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 320 
total_req = 320 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 320 
Row_Bus_Util =  0.000004 
CoL_Bus_Util = 0.000188 
Either_Row_CoL_Bus_Util = 0.000191 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001825 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00182537
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1703768 n_nop=1703442 n_act=6 n_pre=0 n_ref_event=0 n_req=320 n_rd=320 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001878
n_activity=932 dram_eff=0.3433
bk0: 64a 1703696i bk1: 64a 1703696i bk2: 64a 1703696i bk3: 64a 1703696i bk4: 32a 1703726i bk5: 32a 1703726i bk6: 0a 1703768i bk7: 0a 1703768i bk8: 0a 1703768i bk9: 0a 1703768i bk10: 0a 1703768i bk11: 0a 1703768i bk12: 0a 1703768i bk13: 0a 1703768i bk14: 0a 1703768i bk15: 0a 1703768i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.981250
Row_Buffer_Locality_read = 0.981250
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000188 
total_CMD = 1703768 
util_bw = 320 
Wasted_Col = 372 
Wasted_Row = 0 
Idle = 1703076 

BW Util Bottlenecks: 
RCDc_limit = 72 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 300 
rwq = 0 
CCDLc_limit_alone = 300 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 1703768 
n_nop = 1703442 
Read = 320 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 320 
total_req = 320 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 320 
Row_Bus_Util =  0.000004 
CoL_Bus_Util = 0.000188 
Either_Row_CoL_Bus_Util = 0.000191 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001866 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00186645
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1703768 n_nop=1703442 n_act=6 n_pre=0 n_ref_event=0 n_req=320 n_rd=320 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001878
n_activity=932 dram_eff=0.3433
bk0: 64a 1703696i bk1: 64a 1703698i bk2: 64a 1703696i bk3: 64a 1703698i bk4: 32a 1703726i bk5: 32a 1703727i bk6: 0a 1703768i bk7: 0a 1703768i bk8: 0a 1703768i bk9: 0a 1703768i bk10: 0a 1703768i bk11: 0a 1703768i bk12: 0a 1703768i bk13: 0a 1703768i bk14: 0a 1703768i bk15: 0a 1703768i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.981250
Row_Buffer_Locality_read = 0.981250
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000188 
total_CMD = 1703768 
util_bw = 320 
Wasted_Col = 367 
Wasted_Row = 0 
Idle = 1703081 

BW Util Bottlenecks: 
RCDc_limit = 72 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 295 
rwq = 0 
CCDLc_limit_alone = 295 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 1703768 
n_nop = 1703442 
Read = 320 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 320 
total_req = 320 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 320 
Row_Bus_Util =  0.000004 
CoL_Bus_Util = 0.000188 
Either_Row_CoL_Bus_Util = 0.000191 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001825 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00182537
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1703768 n_nop=1703442 n_act=6 n_pre=0 n_ref_event=0 n_req=320 n_rd=320 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001878
n_activity=932 dram_eff=0.3433
bk0: 64a 1703698i bk1: 64a 1703697i bk2: 64a 1703698i bk3: 64a 1703697i bk4: 32a 1703727i bk5: 32a 1703726i bk6: 0a 1703768i bk7: 0a 1703768i bk8: 0a 1703768i bk9: 0a 1703768i bk10: 0a 1703768i bk11: 0a 1703768i bk12: 0a 1703768i bk13: 0a 1703768i bk14: 0a 1703768i bk15: 0a 1703768i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.981250
Row_Buffer_Locality_read = 0.981250
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000188 
total_CMD = 1703768 
util_bw = 320 
Wasted_Col = 365 
Wasted_Row = 0 
Idle = 1703083 

BW Util Bottlenecks: 
RCDc_limit = 72 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 293 
rwq = 0 
CCDLc_limit_alone = 293 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 1703768 
n_nop = 1703442 
Read = 320 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 320 
total_req = 320 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 320 
Row_Bus_Util =  0.000004 
CoL_Bus_Util = 0.000188 
Either_Row_CoL_Bus_Util = 0.000191 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001741 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00174143
Memory Partition 12: 
Cache L2_bank_024:
MSHR contents

Cache L2_bank_025:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1703768 n_nop=1703442 n_act=6 n_pre=0 n_ref_event=0 n_req=320 n_rd=320 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001878
n_activity=932 dram_eff=0.3433
bk0: 64a 1703697i bk1: 64a 1703696i bk2: 64a 1703697i bk3: 64a 1703696i bk4: 32a 1703726i bk5: 32a 1703726i bk6: 0a 1703768i bk7: 0a 1703768i bk8: 0a 1703768i bk9: 0a 1703768i bk10: 0a 1703768i bk11: 0a 1703768i bk12: 0a 1703768i bk13: 0a 1703768i bk14: 0a 1703768i bk15: 0a 1703768i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.981250
Row_Buffer_Locality_read = 0.981250
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000188 
total_CMD = 1703768 
util_bw = 320 
Wasted_Col = 370 
Wasted_Row = 0 
Idle = 1703078 

BW Util Bottlenecks: 
RCDc_limit = 72 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 298 
rwq = 0 
CCDLc_limit_alone = 298 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 1703768 
n_nop = 1703442 
Read = 320 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 320 
total_req = 320 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 320 
Row_Bus_Util =  0.000004 
CoL_Bus_Util = 0.000188 
Either_Row_CoL_Bus_Util = 0.000191 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001741 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00174143
Memory Partition 13: 
Cache L2_bank_026:
MSHR contents

Cache L2_bank_027:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1703768 n_nop=1703442 n_act=6 n_pre=0 n_ref_event=0 n_req=320 n_rd=320 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001878
n_activity=932 dram_eff=0.3433
bk0: 64a 1703696i bk1: 64a 1703696i bk2: 64a 1703696i bk3: 64a 1703696i bk4: 32a 1703726i bk5: 32a 1703726i bk6: 0a 1703768i bk7: 0a 1703768i bk8: 0a 1703768i bk9: 0a 1703768i bk10: 0a 1703768i bk11: 0a 1703768i bk12: 0a 1703768i bk13: 0a 1703768i bk14: 0a 1703768i bk15: 0a 1703768i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.981250
Row_Buffer_Locality_read = 0.981250
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000188 
total_CMD = 1703768 
util_bw = 320 
Wasted_Col = 372 
Wasted_Row = 0 
Idle = 1703076 

BW Util Bottlenecks: 
RCDc_limit = 72 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 300 
rwq = 0 
CCDLc_limit_alone = 300 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 1703768 
n_nop = 1703442 
Read = 320 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 320 
total_req = 320 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 320 
Row_Bus_Util =  0.000004 
CoL_Bus_Util = 0.000188 
Either_Row_CoL_Bus_Util = 0.000191 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001796 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00179602
Memory Partition 14: 
Cache L2_bank_028:
MSHR contents

Cache L2_bank_029:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1703768 n_nop=1703442 n_act=6 n_pre=0 n_ref_event=0 n_req=320 n_rd=320 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001878
n_activity=932 dram_eff=0.3433
bk0: 64a 1703696i bk1: 64a 1703696i bk2: 64a 1703696i bk3: 64a 1703696i bk4: 32a 1703726i bk5: 32a 1703726i bk6: 0a 1703768i bk7: 0a 1703768i bk8: 0a 1703768i bk9: 0a 1703768i bk10: 0a 1703768i bk11: 0a 1703768i bk12: 0a 1703768i bk13: 0a 1703768i bk14: 0a 1703768i bk15: 0a 1703768i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.981250
Row_Buffer_Locality_read = 0.981250
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000188 
total_CMD = 1703768 
util_bw = 320 
Wasted_Col = 372 
Wasted_Row = 0 
Idle = 1703076 

BW Util Bottlenecks: 
RCDc_limit = 72 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 300 
rwq = 0 
CCDLc_limit_alone = 300 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 1703768 
n_nop = 1703442 
Read = 320 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 320 
total_req = 320 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 320 
Row_Bus_Util =  0.000004 
CoL_Bus_Util = 0.000188 
Either_Row_CoL_Bus_Util = 0.000191 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001866 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00186645
Memory Partition 15: 
Cache L2_bank_030:
MSHR contents

Cache L2_bank_031:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1703768 n_nop=1703442 n_act=6 n_pre=0 n_ref_event=0 n_req=320 n_rd=320 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001878
n_activity=932 dram_eff=0.3433
bk0: 64a 1703698i bk1: 64a 1703696i bk2: 64a 1703698i bk3: 64a 1703696i bk4: 32a 1703727i bk5: 32a 1703726i bk6: 0a 1703768i bk7: 0a 1703768i bk8: 0a 1703768i bk9: 0a 1703768i bk10: 0a 1703768i bk11: 0a 1703768i bk12: 0a 1703768i bk13: 0a 1703768i bk14: 0a 1703768i bk15: 0a 1703768i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.981250
Row_Buffer_Locality_read = 0.981250
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000188 
total_CMD = 1703768 
util_bw = 320 
Wasted_Col = 367 
Wasted_Row = 0 
Idle = 1703081 

BW Util Bottlenecks: 
RCDc_limit = 72 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 295 
rwq = 0 
CCDLc_limit_alone = 295 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 1703768 
n_nop = 1703442 
Read = 320 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 320 
total_req = 320 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 320 
Row_Bus_Util =  0.000004 
CoL_Bus_Util = 0.000188 
Either_Row_CoL_Bus_Util = 0.000191 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001808 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00180776
Memory Partition 16: 
Cache L2_bank_032:
MSHR contents

Cache L2_bank_033:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[16]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1703768 n_nop=1703442 n_act=6 n_pre=0 n_ref_event=0 n_req=320 n_rd=320 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001878
n_activity=932 dram_eff=0.3433
bk0: 64a 1703696i bk1: 64a 1703696i bk2: 64a 1703696i bk3: 64a 1703696i bk4: 32a 1703726i bk5: 32a 1703726i bk6: 0a 1703768i bk7: 0a 1703768i bk8: 0a 1703768i bk9: 0a 1703768i bk10: 0a 1703768i bk11: 0a 1703768i bk12: 0a 1703768i bk13: 0a 1703768i bk14: 0a 1703768i bk15: 0a 1703768i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.981250
Row_Buffer_Locality_read = 0.981250
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000188 
total_CMD = 1703768 
util_bw = 320 
Wasted_Col = 372 
Wasted_Row = 0 
Idle = 1703076 

BW Util Bottlenecks: 
RCDc_limit = 72 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 300 
rwq = 0 
CCDLc_limit_alone = 300 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 1703768 
n_nop = 1703442 
Read = 320 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 320 
total_req = 320 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 320 
Row_Bus_Util =  0.000004 
CoL_Bus_Util = 0.000188 
Either_Row_CoL_Bus_Util = 0.000191 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001866 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00186645
Memory Partition 17: 
Cache L2_bank_034:
MSHR contents

Cache L2_bank_035:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[17]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1703768 n_nop=1703442 n_act=6 n_pre=0 n_ref_event=0 n_req=320 n_rd=320 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001878
n_activity=932 dram_eff=0.3433
bk0: 64a 1703698i bk1: 64a 1703698i bk2: 64a 1703698i bk3: 64a 1703698i bk4: 32a 1703727i bk5: 32a 1703727i bk6: 0a 1703768i bk7: 0a 1703768i bk8: 0a 1703768i bk9: 0a 1703768i bk10: 0a 1703768i bk11: 0a 1703768i bk12: 0a 1703768i bk13: 0a 1703768i bk14: 0a 1703768i bk15: 0a 1703768i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.981250
Row_Buffer_Locality_read = 0.981250
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000188 
total_CMD = 1703768 
util_bw = 320 
Wasted_Col = 362 
Wasted_Row = 0 
Idle = 1703086 

BW Util Bottlenecks: 
RCDc_limit = 72 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 290 
rwq = 0 
CCDLc_limit_alone = 290 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 1703768 
n_nop = 1703442 
Read = 320 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 320 
total_req = 320 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 320 
Row_Bus_Util =  0.000004 
CoL_Bus_Util = 0.000188 
Either_Row_CoL_Bus_Util = 0.000191 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001784 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00178428
Memory Partition 18: 
Cache L2_bank_036:
MSHR contents

Cache L2_bank_037:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[18]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1703768 n_nop=1703442 n_act=6 n_pre=0 n_ref_event=0 n_req=320 n_rd=320 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001878
n_activity=932 dram_eff=0.3433
bk0: 64a 1703697i bk1: 64a 1703697i bk2: 64a 1703697i bk3: 64a 1703697i bk4: 32a 1703726i bk5: 32a 1703726i bk6: 0a 1703768i bk7: 0a 1703768i bk8: 0a 1703768i bk9: 0a 1703768i bk10: 0a 1703768i bk11: 0a 1703768i bk12: 0a 1703768i bk13: 0a 1703768i bk14: 0a 1703768i bk15: 0a 1703768i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.981250
Row_Buffer_Locality_read = 0.981250
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000188 
total_CMD = 1703768 
util_bw = 320 
Wasted_Col = 368 
Wasted_Row = 0 
Idle = 1703080 

BW Util Bottlenecks: 
RCDc_limit = 72 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 296 
rwq = 0 
CCDLc_limit_alone = 296 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 1703768 
n_nop = 1703442 
Read = 320 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 320 
total_req = 320 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 320 
Row_Bus_Util =  0.000004 
CoL_Bus_Util = 0.000188 
Either_Row_CoL_Bus_Util = 0.000191 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001699 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00169859
Memory Partition 19: 
Cache L2_bank_038:
MSHR contents

Cache L2_bank_039:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[19]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1703768 n_nop=1703442 n_act=6 n_pre=0 n_ref_event=0 n_req=320 n_rd=320 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001878
n_activity=932 dram_eff=0.3433
bk0: 64a 1703696i bk1: 64a 1703696i bk2: 64a 1703696i bk3: 64a 1703696i bk4: 32a 1703726i bk5: 32a 1703726i bk6: 0a 1703768i bk7: 0a 1703768i bk8: 0a 1703768i bk9: 0a 1703768i bk10: 0a 1703768i bk11: 0a 1703768i bk12: 0a 1703768i bk13: 0a 1703768i bk14: 0a 1703768i bk15: 0a 1703768i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.981250
Row_Buffer_Locality_read = 0.981250
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000188 
total_CMD = 1703768 
util_bw = 320 
Wasted_Col = 372 
Wasted_Row = 0 
Idle = 1703076 

BW Util Bottlenecks: 
RCDc_limit = 72 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 300 
rwq = 0 
CCDLc_limit_alone = 300 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 1703768 
n_nop = 1703442 
Read = 320 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 320 
total_req = 320 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 320 
Row_Bus_Util =  0.000004 
CoL_Bus_Util = 0.000188 
Either_Row_CoL_Bus_Util = 0.000191 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001764 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00176374
Memory Partition 20: 
Cache L2_bank_040:
MSHR contents

Cache L2_bank_041:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[20]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1703768 n_nop=1703442 n_act=6 n_pre=0 n_ref_event=0 n_req=320 n_rd=320 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001878
n_activity=932 dram_eff=0.3433
bk0: 64a 1703696i bk1: 64a 1703696i bk2: 64a 1703696i bk3: 64a 1703696i bk4: 32a 1703726i bk5: 32a 1703726i bk6: 0a 1703768i bk7: 0a 1703768i bk8: 0a 1703768i bk9: 0a 1703768i bk10: 0a 1703768i bk11: 0a 1703768i bk12: 0a 1703768i bk13: 0a 1703768i bk14: 0a 1703768i bk15: 0a 1703768i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.981250
Row_Buffer_Locality_read = 0.981250
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000188 
total_CMD = 1703768 
util_bw = 320 
Wasted_Col = 372 
Wasted_Row = 0 
Idle = 1703076 

BW Util Bottlenecks: 
RCDc_limit = 72 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 300 
rwq = 0 
CCDLc_limit_alone = 300 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 1703768 
n_nop = 1703442 
Read = 320 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 320 
total_req = 320 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 320 
Row_Bus_Util =  0.000004 
CoL_Bus_Util = 0.000188 
Either_Row_CoL_Bus_Util = 0.000191 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001866 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00186645
Memory Partition 21: 
Cache L2_bank_042:
MSHR contents

Cache L2_bank_043:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[21]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1703768 n_nop=1703442 n_act=6 n_pre=0 n_ref_event=0 n_req=320 n_rd=320 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001878
n_activity=932 dram_eff=0.3433
bk0: 64a 1703696i bk1: 64a 1703698i bk2: 64a 1703696i bk3: 64a 1703698i bk4: 32a 1703726i bk5: 32a 1703727i bk6: 0a 1703768i bk7: 0a 1703768i bk8: 0a 1703768i bk9: 0a 1703768i bk10: 0a 1703768i bk11: 0a 1703768i bk12: 0a 1703768i bk13: 0a 1703768i bk14: 0a 1703768i bk15: 0a 1703768i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.981250
Row_Buffer_Locality_read = 0.981250
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000188 
total_CMD = 1703768 
util_bw = 320 
Wasted_Col = 367 
Wasted_Row = 0 
Idle = 1703081 

BW Util Bottlenecks: 
RCDc_limit = 72 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 295 
rwq = 0 
CCDLc_limit_alone = 295 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 1703768 
n_nop = 1703442 
Read = 320 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 320 
total_req = 320 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 320 
Row_Bus_Util =  0.000004 
CoL_Bus_Util = 0.000188 
Either_Row_CoL_Bus_Util = 0.000191 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001805 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00180482
Memory Partition 22: 
Cache L2_bank_044:
MSHR contents

Cache L2_bank_045:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[22]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1703768 n_nop=1703442 n_act=6 n_pre=0 n_ref_event=0 n_req=320 n_rd=320 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001878
n_activity=932 dram_eff=0.3433
bk0: 64a 1703696i bk1: 64a 1703697i bk2: 64a 1703696i bk3: 64a 1703697i bk4: 32a 1703726i bk5: 32a 1703726i bk6: 0a 1703768i bk7: 0a 1703768i bk8: 0a 1703768i bk9: 0a 1703768i bk10: 0a 1703768i bk11: 0a 1703768i bk12: 0a 1703768i bk13: 0a 1703768i bk14: 0a 1703768i bk15: 0a 1703768i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.981250
Row_Buffer_Locality_read = 0.981250
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000188 
total_CMD = 1703768 
util_bw = 320 
Wasted_Col = 370 
Wasted_Row = 0 
Idle = 1703078 

BW Util Bottlenecks: 
RCDc_limit = 72 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 298 
rwq = 0 
CCDLc_limit_alone = 298 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 1703768 
n_nop = 1703442 
Read = 320 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 320 
total_req = 320 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 320 
Row_Bus_Util =  0.000004 
CoL_Bus_Util = 0.000188 
Either_Row_CoL_Bus_Util = 0.000191 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001783 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00178252
Memory Partition 23: 
Cache L2_bank_046:
MSHR contents

Cache L2_bank_047:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[23]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1703768 n_nop=1703442 n_act=6 n_pre=0 n_ref_event=0 n_req=320 n_rd=320 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001878
n_activity=932 dram_eff=0.3433
bk0: 64a 1703696i bk1: 64a 1703696i bk2: 64a 1703696i bk3: 64a 1703696i bk4: 32a 1703726i bk5: 32a 1703726i bk6: 0a 1703768i bk7: 0a 1703768i bk8: 0a 1703768i bk9: 0a 1703768i bk10: 0a 1703768i bk11: 0a 1703768i bk12: 0a 1703768i bk13: 0a 1703768i bk14: 0a 1703768i bk15: 0a 1703768i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.981250
Row_Buffer_Locality_read = 0.981250
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000188 
total_CMD = 1703768 
util_bw = 320 
Wasted_Col = 372 
Wasted_Row = 0 
Idle = 1703076 

BW Util Bottlenecks: 
RCDc_limit = 72 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 300 
rwq = 0 
CCDLc_limit_alone = 300 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 1703768 
n_nop = 1703442 
Read = 320 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 320 
total_req = 320 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 320 
Row_Bus_Util =  0.000004 
CoL_Bus_Util = 0.000188 
Either_Row_CoL_Bus_Util = 0.000191 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001825 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00182537
Memory Partition 24: 
Cache L2_bank_048:
MSHR contents

Cache L2_bank_049:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[24]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1703768 n_nop=1703442 n_act=6 n_pre=0 n_ref_event=0 n_req=320 n_rd=320 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001878
n_activity=932 dram_eff=0.3433
bk0: 64a 1703698i bk1: 64a 1703697i bk2: 64a 1703698i bk3: 64a 1703697i bk4: 32a 1703727i bk5: 32a 1703726i bk6: 0a 1703768i bk7: 0a 1703768i bk8: 0a 1703768i bk9: 0a 1703768i bk10: 0a 1703768i bk11: 0a 1703768i bk12: 0a 1703768i bk13: 0a 1703768i bk14: 0a 1703768i bk15: 0a 1703768i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.981250
Row_Buffer_Locality_read = 0.981250
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000188 
total_CMD = 1703768 
util_bw = 320 
Wasted_Col = 365 
Wasted_Row = 0 
Idle = 1703083 

BW Util Bottlenecks: 
RCDc_limit = 72 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 293 
rwq = 0 
CCDLc_limit_alone = 293 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 1703768 
n_nop = 1703442 
Read = 320 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 320 
total_req = 320 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 320 
Row_Bus_Util =  0.000004 
CoL_Bus_Util = 0.000188 
Either_Row_CoL_Bus_Util = 0.000191 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001783 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00178252
Memory Partition 25: 
Cache L2_bank_050:
MSHR contents

Cache L2_bank_051:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[25]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1703768 n_nop=1703442 n_act=6 n_pre=0 n_ref_event=0 n_req=320 n_rd=320 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001878
n_activity=932 dram_eff=0.3433
bk0: 64a 1703697i bk1: 64a 1703696i bk2: 64a 1703697i bk3: 64a 1703696i bk4: 32a 1703726i bk5: 32a 1703726i bk6: 0a 1703768i bk7: 0a 1703768i bk8: 0a 1703768i bk9: 0a 1703768i bk10: 0a 1703768i bk11: 0a 1703768i bk12: 0a 1703768i bk13: 0a 1703768i bk14: 0a 1703768i bk15: 0a 1703768i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.981250
Row_Buffer_Locality_read = 0.981250
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000188 
total_CMD = 1703768 
util_bw = 320 
Wasted_Col = 370 
Wasted_Row = 0 
Idle = 1703078 

BW Util Bottlenecks: 
RCDc_limit = 72 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 298 
rwq = 0 
CCDLc_limit_alone = 298 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 1703768 
n_nop = 1703442 
Read = 320 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 320 
total_req = 320 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 320 
Row_Bus_Util =  0.000004 
CoL_Bus_Util = 0.000188 
Either_Row_CoL_Bus_Util = 0.000191 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001759 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00175904
Memory Partition 26: 
Cache L2_bank_052:
MSHR contents

Cache L2_bank_053:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[26]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1703768 n_nop=1703442 n_act=6 n_pre=0 n_ref_event=0 n_req=320 n_rd=320 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001878
n_activity=932 dram_eff=0.3433
bk0: 64a 1703696i bk1: 64a 1703696i bk2: 64a 1703696i bk3: 64a 1703696i bk4: 32a 1703726i bk5: 32a 1703726i bk6: 0a 1703768i bk7: 0a 1703768i bk8: 0a 1703768i bk9: 0a 1703768i bk10: 0a 1703768i bk11: 0a 1703768i bk12: 0a 1703768i bk13: 0a 1703768i bk14: 0a 1703768i bk15: 0a 1703768i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.981250
Row_Buffer_Locality_read = 0.981250
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000188 
total_CMD = 1703768 
util_bw = 320 
Wasted_Col = 372 
Wasted_Row = 0 
Idle = 1703076 

BW Util Bottlenecks: 
RCDc_limit = 72 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 300 
rwq = 0 
CCDLc_limit_alone = 300 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 1703768 
n_nop = 1703442 
Read = 320 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 320 
total_req = 320 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 320 
Row_Bus_Util =  0.000004 
CoL_Bus_Util = 0.000188 
Either_Row_CoL_Bus_Util = 0.000191 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001825 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00182537
Memory Partition 27: 
Cache L2_bank_054:
MSHR contents

Cache L2_bank_055:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[27]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1703768 n_nop=1703442 n_act=6 n_pre=0 n_ref_event=0 n_req=320 n_rd=320 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001878
n_activity=932 dram_eff=0.3433
bk0: 64a 1703696i bk1: 64a 1703696i bk2: 64a 1703696i bk3: 64a 1703696i bk4: 32a 1703726i bk5: 32a 1703726i bk6: 0a 1703768i bk7: 0a 1703768i bk8: 0a 1703768i bk9: 0a 1703768i bk10: 0a 1703768i bk11: 0a 1703768i bk12: 0a 1703768i bk13: 0a 1703768i bk14: 0a 1703768i bk15: 0a 1703768i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.981250
Row_Buffer_Locality_read = 0.981250
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000188 
total_CMD = 1703768 
util_bw = 320 
Wasted_Col = 372 
Wasted_Row = 0 
Idle = 1703076 

BW Util Bottlenecks: 
RCDc_limit = 72 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 300 
rwq = 0 
CCDLc_limit_alone = 300 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 1703768 
n_nop = 1703442 
Read = 320 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 320 
total_req = 320 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 320 
Row_Bus_Util =  0.000004 
CoL_Bus_Util = 0.000188 
Either_Row_CoL_Bus_Util = 0.000191 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001866 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00186645
Memory Partition 28: 
Cache L2_bank_056:
MSHR contents

Cache L2_bank_057:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[28]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1703768 n_nop=1703442 n_act=6 n_pre=0 n_ref_event=0 n_req=320 n_rd=320 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001878
n_activity=932 dram_eff=0.3433
bk0: 64a 1703698i bk1: 64a 1703696i bk2: 64a 1703698i bk3: 64a 1703696i bk4: 32a 1703727i bk5: 32a 1703726i bk6: 0a 1703768i bk7: 0a 1703768i bk8: 0a 1703768i bk9: 0a 1703768i bk10: 0a 1703768i bk11: 0a 1703768i bk12: 0a 1703768i bk13: 0a 1703768i bk14: 0a 1703768i bk15: 0a 1703768i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.981250
Row_Buffer_Locality_read = 0.981250
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000188 
total_CMD = 1703768 
util_bw = 320 
Wasted_Col = 367 
Wasted_Row = 0 
Idle = 1703081 

BW Util Bottlenecks: 
RCDc_limit = 72 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 295 
rwq = 0 
CCDLc_limit_alone = 295 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 1703768 
n_nop = 1703442 
Read = 320 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 320 
total_req = 320 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 320 
Row_Bus_Util =  0.000004 
CoL_Bus_Util = 0.000188 
Either_Row_CoL_Bus_Util = 0.000191 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001825 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00182537
Memory Partition 29: 
Cache L2_bank_058:
MSHR contents

Cache L2_bank_059:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[29]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1703768 n_nop=1703442 n_act=6 n_pre=0 n_ref_event=0 n_req=320 n_rd=320 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001878
n_activity=932 dram_eff=0.3433
bk0: 64a 1703697i bk1: 64a 1703696i bk2: 64a 1703697i bk3: 64a 1703696i bk4: 32a 1703726i bk5: 32a 1703726i bk6: 0a 1703768i bk7: 0a 1703768i bk8: 0a 1703768i bk9: 0a 1703768i bk10: 0a 1703768i bk11: 0a 1703768i bk12: 0a 1703768i bk13: 0a 1703768i bk14: 0a 1703768i bk15: 0a 1703768i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.981250
Row_Buffer_Locality_read = 0.981250
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000188 
total_CMD = 1703768 
util_bw = 320 
Wasted_Col = 370 
Wasted_Row = 0 
Idle = 1703078 

BW Util Bottlenecks: 
RCDc_limit = 72 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 298 
rwq = 0 
CCDLc_limit_alone = 298 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 1703768 
n_nop = 1703442 
Read = 320 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 320 
total_req = 320 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 320 
Row_Bus_Util =  0.000004 
CoL_Bus_Util = 0.000188 
Either_Row_CoL_Bus_Util = 0.000191 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001783 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00178252
Memory Partition 30: 
Cache L2_bank_060:
MSHR contents

Cache L2_bank_061:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[30]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1703768 n_nop=1703442 n_act=6 n_pre=0 n_ref_event=0 n_req=320 n_rd=320 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001878
n_activity=932 dram_eff=0.3433
bk0: 64a 1703696i bk1: 64a 1703696i bk2: 64a 1703696i bk3: 64a 1703696i bk4: 32a 1703726i bk5: 32a 1703726i bk6: 0a 1703768i bk7: 0a 1703768i bk8: 0a 1703768i bk9: 0a 1703768i bk10: 0a 1703768i bk11: 0a 1703768i bk12: 0a 1703768i bk13: 0a 1703768i bk14: 0a 1703768i bk15: 0a 1703768i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.981250
Row_Buffer_Locality_read = 0.981250
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000188 
total_CMD = 1703768 
util_bw = 320 
Wasted_Col = 372 
Wasted_Row = 0 
Idle = 1703076 

BW Util Bottlenecks: 
RCDc_limit = 72 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 300 
rwq = 0 
CCDLc_limit_alone = 300 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 1703768 
n_nop = 1703442 
Read = 320 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 320 
total_req = 320 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 320 
Row_Bus_Util =  0.000004 
CoL_Bus_Util = 0.000188 
Either_Row_CoL_Bus_Util = 0.000191 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001825 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00182537
Memory Partition 31: 
Cache L2_bank_062:
MSHR contents

Cache L2_bank_063:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[31]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1703768 n_nop=1703442 n_act=6 n_pre=0 n_ref_event=0 n_req=320 n_rd=320 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001878
n_activity=932 dram_eff=0.3433
bk0: 64a 1703696i bk1: 64a 1703696i bk2: 64a 1703696i bk3: 64a 1703696i bk4: 32a 1703726i bk5: 32a 1703726i bk6: 0a 1703768i bk7: 0a 1703768i bk8: 0a 1703768i bk9: 0a 1703768i bk10: 0a 1703768i bk11: 0a 1703768i bk12: 0a 1703768i bk13: 0a 1703768i bk14: 0a 1703768i bk15: 0a 1703768i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.981250
Row_Buffer_Locality_read = 0.981250
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000188 
total_CMD = 1703768 
util_bw = 320 
Wasted_Col = 372 
Wasted_Row = 0 
Idle = 1703076 

BW Util Bottlenecks: 
RCDc_limit = 72 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 300 
rwq = 0 
CCDLc_limit_alone = 300 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 1703768 
n_nop = 1703442 
Read = 320 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 320 
total_req = 320 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 320 
Row_Bus_Util =  0.000004 
CoL_Bus_Util = 0.000188 
Either_Row_CoL_Bus_Util = 0.000191 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001866 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00186645

========= L2 cache stats =========
L2_cache_bank[0]: Access = 208, Miss = 160, Miss_rate = 0.769, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[1]: Access = 160, Miss = 160, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 160, Miss = 160, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 160, Miss = 160, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 200, Miss = 200, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 160, Miss = 160, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 160, Miss = 160, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 160, Miss = 160, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 160, Miss = 160, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 160, Miss = 160, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 160, Miss = 160, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 160, Miss = 160, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[12]: Access = 160, Miss = 160, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[13]: Access = 160, Miss = 160, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[14]: Access = 160, Miss = 160, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[15]: Access = 160, Miss = 160, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[16]: Access = 160, Miss = 160, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[17]: Access = 160, Miss = 160, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[18]: Access = 160, Miss = 160, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[19]: Access = 160, Miss = 160, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[20]: Access = 160, Miss = 160, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[21]: Access = 160, Miss = 160, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[22]: Access = 160, Miss = 160, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[23]: Access = 160, Miss = 160, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[24]: Access = 160, Miss = 160, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[25]: Access = 160, Miss = 160, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[26]: Access = 160, Miss = 160, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[27]: Access = 160, Miss = 160, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[28]: Access = 160, Miss = 160, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[29]: Access = 160, Miss = 160, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[30]: Access = 160, Miss = 160, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[31]: Access = 160, Miss = 160, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[32]: Access = 160, Miss = 160, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[33]: Access = 160, Miss = 160, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[34]: Access = 160, Miss = 160, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[35]: Access = 160, Miss = 160, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[36]: Access = 160, Miss = 160, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[37]: Access = 160, Miss = 160, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[38]: Access = 160, Miss = 160, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[39]: Access = 160, Miss = 160, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[40]: Access = 160, Miss = 160, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[41]: Access = 160, Miss = 160, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[42]: Access = 160, Miss = 160, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[43]: Access = 160, Miss = 160, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[44]: Access = 160, Miss = 160, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[45]: Access = 160, Miss = 160, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[46]: Access = 160, Miss = 160, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[47]: Access = 160, Miss = 160, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[48]: Access = 160, Miss = 160, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[49]: Access = 160, Miss = 160, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[50]: Access = 160, Miss = 160, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[51]: Access = 160, Miss = 160, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[52]: Access = 160, Miss = 160, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[53]: Access = 160, Miss = 160, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[54]: Access = 160, Miss = 160, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[55]: Access = 160, Miss = 160, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[56]: Access = 160, Miss = 160, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[57]: Access = 160, Miss = 160, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[58]: Access = 160, Miss = 160, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[59]: Access = 160, Miss = 160, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[60]: Access = 160, Miss = 160, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[61]: Access = 160, Miss = 160, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[62]: Access = 160, Miss = 160, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[63]: Access = 160, Miss = 160, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 10328
L2_total_cache_misses = 10280
L2_total_cache_miss_rate = 0.9954
L2_total_cache_pending_hits = 0
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 48
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 2560
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 7680
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 39
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 10288
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 40
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.000
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=10328
icnt_total_pkts_simt_to_mem=10328
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 10328
Req_Network_cycles = 2269021
Req_Network_injected_packets_per_cycle =       0.0046 
Req_Network_conflicts_per_cycle =       0.0101
Req_Network_conflicts_per_cycle_util =       2.7372
Req_Bank_Level_Parallism =       1.2342
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       0.0153
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.0001

Reply_Network_injected_packets_num = 10328
Reply_Network_cycles = 2269021
Reply_Network_injected_packets_per_cycle =        0.0046
Reply_Network_conflicts_per_cycle =        0.0000
Reply_Network_conflicts_per_cycle_util =       0.0149
Reply_Bank_Level_Parallism =       1.7105
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.0000
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0001
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 1 hrs, 13 min, 3 sec (4383 sec)
gpgpu_simulation_rate = 68854 (inst/sec)
gpgpu_simulation_rate = 517 (cycle/sec)
gpgpu_silicon_slowdown = 2189555x
GPGPU-Sim: detected inactive GPU simulation thread
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffcdbdccecc..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffcdbdccec0..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffcdbdcceb8..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffcdbdcceb0..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffcdbdccec8..

GPGPU-Sim PTX: cudaLaunch for 0x0x4123e6 (mode=performance simulation) on stream 1
GPGPU-Sim PTX: PDOM analysis already done for _Z25ethash_calculate_dag_itemjP8hash64_tmS0_j 
GPGPU-Sim PTX: pushing kernel '_Z25ethash_calculate_dag_itemjP8hash64_tmS0_j' to stream 1, gridDim= (4,1,1) blockDim = (256,1,1) 
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim API:    stream 1 has 1 operations
GPGPU-Sim API:       0 :  stream operation kernel
GPGPU-Sim uArch: Shader 20 bind to kernel 6 '_Z25ethash_calculate_dag_itemjP8hash64_tmS0_j'
GPGPU-Sim: Reconfigure L1 cache to 128KB
GPGPU-Sim uArch: Shader 21 bind to kernel 6 '_Z25ethash_calculate_dag_itemjP8hash64_tmS0_j'
GPGPU-Sim uArch: Shader 22 bind to kernel 6 '_Z25ethash_calculate_dag_itemjP8hash64_tmS0_j'
GPGPU-Sim uArch: Shader 23 bind to kernel 6 '_Z25ethash_calculate_dag_itemjP8hash64_tmS0_j'
Destroy streams for kernel 6: size 0
kernel_name = _Z25ethash_calculate_dag_itemjP8hash64_tmS0_j 
kernel_launch_uid = 6 
gpu_sim_cycle = 454910
gpu_sim_insn = 60357700
gpu_ipc =     132.6805
gpu_tot_sim_cycle = 2723931
gpu_tot_sim_insn = 362146488
gpu_tot_ipc =     132.9500
gpu_tot_issued_cta = 24
gpu_occupancy = 12.4941% 
gpu_tot_occupancy = 12.4941% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       0.0045
partiton_level_parallism_total  =       0.0046
partiton_level_parallism_util =       1.2342
partiton_level_parallism_util_total  =       1.2342
L2_BW  =       0.1645 GB/Sec
L2_BW_total  =       0.1648 GB/Sec
gpu_total_sim_rate=61070

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 17410, Miss = 514, Miss_rate = 0.030, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 17410, Miss = 518, Miss_rate = 0.030, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 17410, Miss = 518, Miss_rate = 0.030, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 17412, Miss = 522, Miss_rate = 0.030, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 17410, Miss = 520, Miss_rate = 0.030, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 17412, Miss = 520, Miss_rate = 0.030, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 17410, Miss = 518, Miss_rate = 0.030, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 17410, Miss = 520, Miss_rate = 0.030, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 17410, Miss = 520, Miss_rate = 0.030, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 17412, Miss = 520, Miss_rate = 0.030, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 17412, Miss = 520, Miss_rate = 0.030, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 17410, Miss = 520, Miss_rate = 0.030, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 17410, Miss = 520, Miss_rate = 0.030, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 17410, Miss = 518, Miss_rate = 0.030, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 17410, Miss = 518, Miss_rate = 0.030, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 17410, Miss = 520, Miss_rate = 0.030, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 17410, Miss = 520, Miss_rate = 0.030, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 17410, Miss = 518, Miss_rate = 0.030, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 17410, Miss = 518, Miss_rate = 0.030, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 17412, Miss = 522, Miss_rate = 0.030, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 17410, Miss = 520, Miss_rate = 0.030, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 17412, Miss = 520, Miss_rate = 0.030, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 17410, Miss = 518, Miss_rate = 0.030, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 17410, Miss = 520, Miss_rate = 0.030, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[28]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[29]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[30]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[31]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[32]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[33]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[34]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[35]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[36]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[37]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[38]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[39]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[40]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[41]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[42]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[43]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[44]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[45]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[46]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[47]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[48]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[49]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[50]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[51]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[52]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[53]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[54]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[55]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[56]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[57]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[58]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[59]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[60]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[61]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[62]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[63]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[64]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[65]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[66]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[67]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[68]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[69]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[70]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[71]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[72]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[73]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[74]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[75]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[76]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[77]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[78]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[79]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 417852
	L1D_total_cache_misses = 12462
	L1D_total_cache_miss_rate = 0.0298
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.038
	L1D_cache_fill_port_util = 0.001
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 405390
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 6190
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 6224
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 48
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 417804
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 48

Total_core_cache_fail_stats:
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 
distro:
94040, 94013, 94013, 94013, 94013, 94013, 94013, 94013, 
gpgpu_n_tot_thrd_icount = 596541792
gpgpu_n_tot_w_icount = 18641931
gpgpu_n_stall_shd_mem = 220428
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 12346
gpgpu_n_mem_write_global = 48
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 6316032
gpgpu_n_store_insn = 48
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 294912
gpgpu_n_param_mem_insn = 30720
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 220428
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:5122684	W0_Idle:53327	W0_Scoreboard:19128689	W1:648	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:9437184	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:8613312
single_issue_nums: WS0:4513272	WS1:4512624	WS2:4512624	WS3:4512624	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 98768 {8:12346,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 1920 {40:48,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 493840 {40:12346,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 384 {8:48,}
maxmflatency = 1024 
max_icnt2mem_latency = 597 
maxmrqlatency = 36 
max_icnt2sh_latency = 4 
averagemflatency = 693 
avg_icnt2mem_latency = 292 
avg_mrq_latency = 13 
avg_icnt2sh_latency = 2 
mrq_lat_table:1431 	681 	1737 	3477 	4275 	687 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	106 	870 	11415 	3 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	172 	354 	690 	2325 	7953 	900 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	12376 	18 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	50 	0 	24 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:      6334      5922      6334      5922      6334      5922         0         0         0         0         0         0         0         0         0         0 
dram[1]:      6321      5908      6321      5908      6321      5908         0         0         0         0         0         0         0         0         0         0 
dram[2]:      6309      5895      6309      5895      6309      5895         0         0         0         0         0         0         0         0         0         0 
dram[3]:      6297      5883      6297      5883      6297      5883         0         0         0         0         0         0         0         0         0         0 
dram[4]:      6282      5870      6282      5870      6282      5870         0         0         0         0         0         0         0         0         0         0 
dram[5]:      6269      5856      6269      5856      6269      5856         0         0         0         0         0         0         0         0         0         0 
dram[6]:      6257      5843      6257      5843      6257      5843         0         0         0         0         0         0         0         0         0         0 
dram[7]:      6245      5831      6245      5831      6245      5831         0         0         0         0         0         0         0         0         0         0 
dram[8]:      5611      6024      5611      6024      5611      6024         0         0         0         0         0         0         0         0         0         0 
dram[9]:      5598      6012      5598      6012      5598      6012         0         0         0         0         0         0         0         0         0         0 
dram[10]:      5586      6000      5586      6000      5586      6000         0         0         0         0         0         0         0         0         0         0 
dram[11]:      5574      5985      5574      5985      5574      5985         0         0         0         0         0         0         0         0         0         0 
dram[12]:      5559      5972      5559      5972      5559      5972         0         0         0         0         0         0         0         0         0         0 
dram[13]:      5546      5960      5546      5960      5546      5960         0         0         0         0         0         0         0         0         0         0 
dram[14]:      5534      5948      5534      5948      5534      5948         0         0         0         0         0         0         0         0         0         0 
dram[15]:      5522      5934      5522      5934      5522      5934         0         0         0         0         0         0         0         0         0         0 
dram[16]:      5715      6128      5715      6128      5715      6128         0         0         0         0         0         0         0         0         0         0 
dram[17]:      5703      6116      5703      6116      5703      6116         0         0         0         0         0         0         0         0         0         0 
dram[18]:      5688      6101      5688      6101      5688      6101         0         0         0         0         0         0         0         0         0         0 
dram[19]:      5675      6088      5675      6088      5675      6088         0         0         0         0         0         0         0         0         0         0 
dram[20]:      5663      6076      5663      6076      5663      6076         0         0         0         0         0         0         0         0         0         0 
dram[21]:      5650      6064      5650      6064      5650      6064         0         0         0         0         0         0         0         0         0         0 
dram[22]:      5637      6049      5637      6049      5637      6049         0         0         0         0         0         0         0         0         0         0 
dram[23]:      5623      6036      5623      6036      5623      6036         0         0         0         0         0         0         0         0         0         0 
dram[24]:      5819      6230      5819      6230      5819      6230         0         0         0         0         0         0         0         0         0         0 
dram[25]:      5804      6217      5804      6217      5804      6217         0         0         0         0         0         0         0         0         0         0 
dram[26]:      5791      6204      5791      6204      5791      6204         0         0         0         0         0         0         0         0         0         0 
dram[27]:      5779      6192      5779      6192      5779      6192         0         0         0         0         0         0         0         0         0         0 
dram[28]:      5767      6179      5767      6179      5767      6179         0         0         0         0         0         0         0         0         0         0 
dram[29]:      5752      6165      5752      6165      5752      6165         0         0         0         0         0         0         0         0         0         0 
dram[30]:      5739      6152      5739      6152      5739      6152         0         0         0         0         0         0         0         0         0         0 
dram[31]:      5727      6140      5727      6140      5727      6140         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[6]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[7]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[8]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[9]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[10]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[11]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[12]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[13]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[14]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[15]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[16]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[17]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[18]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[19]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[20]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[21]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[22]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[23]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[24]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[25]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[26]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[27]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[28]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[29]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[30]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[31]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 12288/192 = 64.000000
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        64        64        64        64        64        64         0         0         0         0         0         0         0         0         0         0 
dram[1]:        64        64        64        64        64        64         0         0         0         0         0         0         0         0         0         0 
dram[2]:        64        64        64        64        64        64         0         0         0         0         0         0         0         0         0         0 
dram[3]:        64        64        64        64        64        64         0         0         0         0         0         0         0         0         0         0 
dram[4]:        64        64        64        64        64        64         0         0         0         0         0         0         0         0         0         0 
dram[5]:        64        64        64        64        64        64         0         0         0         0         0         0         0         0         0         0 
dram[6]:        64        64        64        64        64        64         0         0         0         0         0         0         0         0         0         0 
dram[7]:        64        64        64        64        64        64         0         0         0         0         0         0         0         0         0         0 
dram[8]:        64        64        64        64        64        64         0         0         0         0         0         0         0         0         0         0 
dram[9]:        64        64        64        64        64        64         0         0         0         0         0         0         0         0         0         0 
dram[10]:        64        64        64        64        64        64         0         0         0         0         0         0         0         0         0         0 
dram[11]:        64        64        64        64        64        64         0         0         0         0         0         0         0         0         0         0 
dram[12]:        64        64        64        64        64        64         0         0         0         0         0         0         0         0         0         0 
dram[13]:        64        64        64        64        64        64         0         0         0         0         0         0         0         0         0         0 
dram[14]:        64        64        64        64        64        64         0         0         0         0         0         0         0         0         0         0 
dram[15]:        64        64        64        64        64        64         0         0         0         0         0         0         0         0         0         0 
dram[16]:        64        64        64        64        64        64         0         0         0         0         0         0         0         0         0         0 
dram[17]:        64        64        64        64        64        64         0         0         0         0         0         0         0         0         0         0 
dram[18]:        64        64        64        64        64        64         0         0         0         0         0         0         0         0         0         0 
dram[19]:        64        64        64        64        64        64         0         0         0         0         0         0         0         0         0         0 
dram[20]:        64        64        64        64        64        64         0         0         0         0         0         0         0         0         0         0 
dram[21]:        64        64        64        64        64        64         0         0         0         0         0         0         0         0         0         0 
dram[22]:        64        64        64        64        64        64         0         0         0         0         0         0         0         0         0         0 
dram[23]:        64        64        64        64        64        64         0         0         0         0         0         0         0         0         0         0 
dram[24]:        64        64        64        64        64        64         0         0         0         0         0         0         0         0         0         0 
dram[25]:        64        64        64        64        64        64         0         0         0         0         0         0         0         0         0         0 
dram[26]:        64        64        64        64        64        64         0         0         0         0         0         0         0         0         0         0 
dram[27]:        64        64        64        64        64        64         0         0         0         0         0         0         0         0         0         0 
dram[28]:        64        64        64        64        64        64         0         0         0         0         0         0         0         0         0         0 
dram[29]:        64        64        64        64        64        64         0         0         0         0         0         0         0         0         0         0 
dram[30]:        64        64        64        64        64        64         0         0         0         0         0         0         0         0         0         0 
dram[31]:        64        64        64        64        64        64         0         0         0         0         0         0         0         0         0         0 
total dram reads = 12288
min_bank_accesses = 0!
chip skew: 384/384 = 1.00
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:       1023       711       853       711       853       711    none      none      none      none      none      none      none      none      none      none  
dram[1]:        844       702       844       702       844       702    none      none      none      none      none      none      none      none      none      none  
dram[2]:        977       693       837       693       837       693    none      none      none      none      none      none      none      none      none      none  
dram[3]:        827       685       827       685       827       685    none      none      none      none      none      none      none      none      none      none  
dram[4]:        817       675       817       675       817       675    none      none      none      none      none      none      none      none      none      none  
dram[5]:        808       666       808       666       808       666    none      none      none      none      none      none      none      none      none      none  
dram[6]:        800       657       800       657       800       657    none      none      none      none      none      none      none      none      none      none  
dram[7]:        791       649       791       649       791       649    none      none      none      none      none      none      none      none      none      none  
dram[8]:        604       747       604       747       604       747    none      none      none      none      none      none      none      none      none      none  
dram[9]:        595       739       595       739       595       739    none      none      none      none      none      none      none      none      none      none  
dram[10]:        587       729       587       729       587       729    none      none      none      none      none      none      none      none      none      none  
dram[11]:        578       719       578       719       578       719    none      none      none      none      none      none      none      none      none      none  
dram[12]:        568       711       568       711       568       711    none      none      none      none      none      none      none      none      none      none  
dram[13]:        559       702       559       702       559       702    none      none      none      none      none      none      none      none      none      none  
dram[14]:        551       693       551       693       551       693    none      none      none      none      none      none      none      none      none      none  
dram[15]:        542       683       542       683       542       683    none      none      none      none      none      none      none      none      none      none  
dram[16]:        640       783       640       783       640       783    none      none      none      none      none      none      none      none      none      none  
dram[17]:        631       773       631       773       631       773    none      none      none      none      none      none      none      none      none      none  
dram[18]:        621       763       621       763       621       763    none      none      none      none      none      none      none      none      none      none  
dram[19]:        612       755       612       755       612       755    none      none      none      none      none      none      none      none      none      none  
dram[20]:        604       747       604       747       604       747    none      none      none      none      none      none      none      none      none      none  
dram[21]:        594       737       594       737       594       737    none      none      none      none      none      none      none      none      none      none  
dram[22]:        585       727       585       727       585       727    none      none      none      none      none      none      none      none      none      none  
dram[23]:        576       719       576       719       576       719    none      none      none      none      none      none      none      none      none      none  
dram[24]:        675       817       675       817       675       817    none      none      none      none      none      none      none      none      none      none  
dram[25]:        665       808       665       808       665       808    none      none      none      none      none      none      none      none      none      none  
dram[26]:        656       799       656       799       656       799    none      none      none      none      none      none      none      none      none      none  
dram[27]:        648       791       648       791       648       791    none      none      none      none      none      none      none      none      none      none  
dram[28]:        639       781       639       781       639       781    none      none      none      none      none      none      none      none      none      none  
dram[29]:        629       772       629       772       629       772    none      none      none      none      none      none      none      none      none      none  
dram[30]:        620       763       620       763       620       763    none      none      none      none      none      none      none      none      none      none  
dram[31]:        612       755       612       755       612       755    none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:       1024       739      1024       739      1024       739         0         0         0         0         0         0         0         0         0         0
dram[1]:       1014       729      1014       729      1014       729         0         0         0         0         0         0         0         0         0         0
dram[2]:       1006       720      1006       720      1006       720         0         0         0         0         0         0         0         0         0         0
dram[3]:        998       712       998       712       998       712         0         0         0         0         0         0         0         0         0         0
dram[4]:        988       703       988       703       988       703         0         0         0         0         0         0         0         0         0         0
dram[5]:        978       694       978       694       978       694         0         0         0         0         0         0         0         0         0         0
dram[6]:        970       684       970       684       970       684         0         0         0         0         0         0         0         0         0         0
dram[7]:        962       676       962       676       962       676         0         0         0         0         0         0         0         0         0         0
dram[8]:        733       809       733       809       733       809         0         0         0         0         0         0         0         0         0         0
dram[9]:        725       801       725       801       725       801         0         0         0         0         0         0         0         0         0         0
dram[10]:        717       793       717       793       717       793         0         0         0         0         0         0         0         0         0         0
dram[11]:        707       783       707       783       707       783         0         0         0         0         0         0         0         0         0         0
dram[12]:        697       773       697       773       697       773         0         0         0         0         0         0         0         0         0         0
dram[13]:        689       765       689       765       689       765         0         0         0         0         0         0         0         0         0         0
dram[14]:        681       757       681       757       681       757         0         0         0         0         0         0         0         0         0         0
dram[15]:        671       747       671       747       671       747         0         0         0         0         0         0         0         0         0         0
dram[16]:        734       881       734       881       734       881         0         0         0         0         0         0         0         0         0         0
dram[17]:        724       873       724       873       724       873         0         0         0         0         0         0         0         0         0         0
dram[18]:        714       863       714       863       714       863         0         0         0         0         0         0         0         0         0         0
dram[19]:        705       853       705       853       705       853         0         0         0         0         0         0         0         0         0         0
dram[20]:        697       845       697       845       697       845         0         0         0         0         0         0         0         0         0         0
dram[21]:        688       837       688       837       688       837         0         0         0         0         0         0         0         0         0         0
dram[22]:        678       827       678       827       678       827         0         0         0         0         0         0         0         0         0         0
dram[23]:        669       817       669       817       669       817         0         0         0         0         0         0         0         0         0         0
dram[24]:        732       952       732       952       732       952         0         0         0         0         0         0         0         0         0         0
dram[25]:        722       942       722       942       722       942         0         0         0         0         0         0         0         0         0         0
dram[26]:        714       933       714       933       714       933         0         0         0         0         0         0         0         0         0         0
dram[27]:        706       925       706       925       706       925         0         0         0         0         0         0         0         0         0         0
dram[28]:        696       916       696       916       696       916         0         0         0         0         0         0         0         0         0         0
dram[29]:        686       906       686       906       686       906         0         0         0         0         0         0         0         0         0         0
dram[30]:        678       897       678       897       678       897         0         0         0         0         0         0         0         0         0         0
dram[31]:        670       889       670       889       670       889         0         0         0         0         0         0         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2045352 n_nop=2044962 n_act=6 n_pre=0 n_ref_event=0 n_req=384 n_rd=384 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001877
n_activity=1104 dram_eff=0.3478
bk0: 64a 2045281i bk1: 64a 2045280i bk2: 64a 2045281i bk3: 64a 2045280i bk4: 64a 2045281i bk5: 64a 2045280i bk6: 0a 2045352i bk7: 0a 2045352i bk8: 0a 2045352i bk9: 0a 2045352i bk10: 0a 2045352i bk11: 0a 2045352i bk12: 0a 2045352i bk13: 0a 2045352i bk14: 0a 2045352i bk15: 0a 2045352i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000188 
total_CMD = 2045352 
util_bw = 384 
Wasted_Col = 429 
Wasted_Row = 0 
Idle = 2044539 

BW Util Bottlenecks: 
RCDc_limit = 72 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 357 
rwq = 0 
CCDLc_limit_alone = 357 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 2045352 
n_nop = 2044962 
Read = 384 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 384 
total_req = 384 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 384 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000188 
Either_Row_CoL_Bus_Util = 0.000191 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001676 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00167648
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2045352 n_nop=2044962 n_act=6 n_pre=0 n_ref_event=0 n_req=384 n_rd=384 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001877
n_activity=1104 dram_eff=0.3478
bk0: 64a 2045280i bk1: 64a 2045280i bk2: 64a 2045280i bk3: 64a 2045280i bk4: 64a 2045280i bk5: 64a 2045280i bk6: 0a 2045352i bk7: 0a 2045352i bk8: 0a 2045352i bk9: 0a 2045352i bk10: 0a 2045352i bk11: 0a 2045352i bk12: 0a 2045352i bk13: 0a 2045352i bk14: 0a 2045352i bk15: 0a 2045352i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000188 
total_CMD = 2045352 
util_bw = 384 
Wasted_Col = 432 
Wasted_Row = 0 
Idle = 2044536 

BW Util Bottlenecks: 
RCDc_limit = 72 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 360 
rwq = 0 
CCDLc_limit_alone = 360 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 2045352 
n_nop = 2044962 
Read = 384 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 384 
total_req = 384 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 384 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000188 
Either_Row_CoL_Bus_Util = 0.000191 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001719 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00171902
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2045352 n_nop=2044962 n_act=6 n_pre=0 n_ref_event=0 n_req=384 n_rd=384 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001877
n_activity=1104 dram_eff=0.3478
bk0: 64a 2045280i bk1: 64a 2045280i bk2: 64a 2045280i bk3: 64a 2045280i bk4: 64a 2045280i bk5: 64a 2045280i bk6: 0a 2045352i bk7: 0a 2045352i bk8: 0a 2045352i bk9: 0a 2045352i bk10: 0a 2045352i bk11: 0a 2045352i bk12: 0a 2045352i bk13: 0a 2045352i bk14: 0a 2045352i bk15: 0a 2045352i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000188 
total_CMD = 2045352 
util_bw = 384 
Wasted_Col = 432 
Wasted_Row = 0 
Idle = 2044536 

BW Util Bottlenecks: 
RCDc_limit = 72 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 360 
rwq = 0 
CCDLc_limit_alone = 360 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 2045352 
n_nop = 2044962 
Read = 384 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 384 
total_req = 384 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 384 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000188 
Either_Row_CoL_Bus_Util = 0.000191 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001760 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00176009
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2045352 n_nop=2044962 n_act=6 n_pre=0 n_ref_event=0 n_req=384 n_rd=384 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001877
n_activity=1104 dram_eff=0.3478
bk0: 64a 2045282i bk1: 64a 2045280i bk2: 64a 2045282i bk3: 64a 2045280i bk4: 64a 2045282i bk5: 64a 2045280i bk6: 0a 2045352i bk7: 0a 2045352i bk8: 0a 2045352i bk9: 0a 2045352i bk10: 0a 2045352i bk11: 0a 2045352i bk12: 0a 2045352i bk13: 0a 2045352i bk14: 0a 2045352i bk15: 0a 2045352i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000188 
total_CMD = 2045352 
util_bw = 384 
Wasted_Col = 426 
Wasted_Row = 0 
Idle = 2044542 

BW Util Bottlenecks: 
RCDc_limit = 72 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 354 
rwq = 0 
CCDLc_limit_alone = 354 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 2045352 
n_nop = 2044962 
Read = 384 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 384 
total_req = 384 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 384 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000188 
Either_Row_CoL_Bus_Util = 0.000191 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001719 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00171902
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2045352 n_nop=2044962 n_act=6 n_pre=0 n_ref_event=0 n_req=384 n_rd=384 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001877
n_activity=1104 dram_eff=0.3478
bk0: 64a 2045281i bk1: 64a 2045282i bk2: 64a 2045281i bk3: 64a 2045282i bk4: 64a 2045281i bk5: 64a 2045282i bk6: 0a 2045352i bk7: 0a 2045352i bk8: 0a 2045352i bk9: 0a 2045352i bk10: 0a 2045352i bk11: 0a 2045352i bk12: 0a 2045352i bk13: 0a 2045352i bk14: 0a 2045352i bk15: 0a 2045352i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000188 
total_CMD = 2045352 
util_bw = 384 
Wasted_Col = 423 
Wasted_Row = 0 
Idle = 2044545 

BW Util Bottlenecks: 
RCDc_limit = 72 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 351 
rwq = 0 
CCDLc_limit_alone = 351 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 2045352 
n_nop = 2044962 
Read = 384 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 384 
total_req = 384 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 384 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000188 
Either_Row_CoL_Bus_Util = 0.000191 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001635 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00163542
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2045352 n_nop=2044962 n_act=6 n_pre=0 n_ref_event=0 n_req=384 n_rd=384 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001877
n_activity=1104 dram_eff=0.3478
bk0: 64a 2045280i bk1: 64a 2045281i bk2: 64a 2045280i bk3: 64a 2045281i bk4: 64a 2045280i bk5: 64a 2045281i bk6: 0a 2045352i bk7: 0a 2045352i bk8: 0a 2045352i bk9: 0a 2045352i bk10: 0a 2045352i bk11: 0a 2045352i bk12: 0a 2045352i bk13: 0a 2045352i bk14: 0a 2045352i bk15: 0a 2045352i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000188 
total_CMD = 2045352 
util_bw = 384 
Wasted_Col = 429 
Wasted_Row = 0 
Idle = 2044539 

BW Util Bottlenecks: 
RCDc_limit = 72 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 357 
rwq = 0 
CCDLc_limit_alone = 357 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 2045352 
n_nop = 2044962 
Read = 384 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 384 
total_req = 384 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 384 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000188 
Either_Row_CoL_Bus_Util = 0.000191 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001635 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00163542
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2045352 n_nop=2044962 n_act=6 n_pre=0 n_ref_event=0 n_req=384 n_rd=384 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001877
n_activity=1104 dram_eff=0.3478
bk0: 64a 2045280i bk1: 64a 2045280i bk2: 64a 2045280i bk3: 64a 2045280i bk4: 64a 2045280i bk5: 64a 2045280i bk6: 0a 2045352i bk7: 0a 2045352i bk8: 0a 2045352i bk9: 0a 2045352i bk10: 0a 2045352i bk11: 0a 2045352i bk12: 0a 2045352i bk13: 0a 2045352i bk14: 0a 2045352i bk15: 0a 2045352i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000188 
total_CMD = 2045352 
util_bw = 384 
Wasted_Col = 432 
Wasted_Row = 0 
Idle = 2044536 

BW Util Bottlenecks: 
RCDc_limit = 72 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 360 
rwq = 0 
CCDLc_limit_alone = 360 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 2045352 
n_nop = 2044962 
Read = 384 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 384 
total_req = 384 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 384 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000188 
Either_Row_CoL_Bus_Util = 0.000191 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001719 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00171902
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2045352 n_nop=2044962 n_act=6 n_pre=0 n_ref_event=0 n_req=384 n_rd=384 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001877
n_activity=1104 dram_eff=0.3478
bk0: 64a 2045280i bk1: 64a 2045280i bk2: 64a 2045280i bk3: 64a 2045280i bk4: 64a 2045280i bk5: 64a 2045280i bk6: 0a 2045352i bk7: 0a 2045352i bk8: 0a 2045352i bk9: 0a 2045352i bk10: 0a 2045352i bk11: 0a 2045352i bk12: 0a 2045352i bk13: 0a 2045352i bk14: 0a 2045352i bk15: 0a 2045352i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000188 
total_CMD = 2045352 
util_bw = 384 
Wasted_Col = 432 
Wasted_Row = 0 
Idle = 2044536 

BW Util Bottlenecks: 
RCDc_limit = 72 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 360 
rwq = 0 
CCDLc_limit_alone = 360 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 2045352 
n_nop = 2044962 
Read = 384 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 384 
total_req = 384 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 384 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000188 
Either_Row_CoL_Bus_Util = 0.000191 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001734 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00173369
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2045352 n_nop=2044962 n_act=6 n_pre=0 n_ref_event=0 n_req=384 n_rd=384 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001877
n_activity=1104 dram_eff=0.3478
bk0: 64a 2045280i bk1: 64a 2045280i bk2: 64a 2045280i bk3: 64a 2045280i bk4: 64a 2045280i bk5: 64a 2045280i bk6: 0a 2045352i bk7: 0a 2045352i bk8: 0a 2045352i bk9: 0a 2045352i bk10: 0a 2045352i bk11: 0a 2045352i bk12: 0a 2045352i bk13: 0a 2045352i bk14: 0a 2045352i bk15: 0a 2045352i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000188 
total_CMD = 2045352 
util_bw = 384 
Wasted_Col = 432 
Wasted_Row = 0 
Idle = 2044536 

BW Util Bottlenecks: 
RCDc_limit = 72 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 360 
rwq = 0 
CCDLc_limit_alone = 360 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 2045352 
n_nop = 2044962 
Read = 384 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 384 
total_req = 384 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 384 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000188 
Either_Row_CoL_Bus_Util = 0.000191 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001719 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00171902
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2045352 n_nop=2044962 n_act=6 n_pre=0 n_ref_event=0 n_req=384 n_rd=384 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001877
n_activity=1104 dram_eff=0.3478
bk0: 64a 2045280i bk1: 64a 2045280i bk2: 64a 2045280i bk3: 64a 2045280i bk4: 64a 2045280i bk5: 64a 2045280i bk6: 0a 2045352i bk7: 0a 2045352i bk8: 0a 2045352i bk9: 0a 2045352i bk10: 0a 2045352i bk11: 0a 2045352i bk12: 0a 2045352i bk13: 0a 2045352i bk14: 0a 2045352i bk15: 0a 2045352i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000188 
total_CMD = 2045352 
util_bw = 384 
Wasted_Col = 432 
Wasted_Row = 0 
Idle = 2044536 

BW Util Bottlenecks: 
RCDc_limit = 72 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 360 
rwq = 0 
CCDLc_limit_alone = 360 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 2045352 
n_nop = 2044962 
Read = 384 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 384 
total_req = 384 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 384 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000188 
Either_Row_CoL_Bus_Util = 0.000191 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001760 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00176009
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2045352 n_nop=2044962 n_act=6 n_pre=0 n_ref_event=0 n_req=384 n_rd=384 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001877
n_activity=1104 dram_eff=0.3478
bk0: 64a 2045280i bk1: 64a 2045282i bk2: 64a 2045280i bk3: 64a 2045282i bk4: 64a 2045280i bk5: 64a 2045282i bk6: 0a 2045352i bk7: 0a 2045352i bk8: 0a 2045352i bk9: 0a 2045352i bk10: 0a 2045352i bk11: 0a 2045352i bk12: 0a 2045352i bk13: 0a 2045352i bk14: 0a 2045352i bk15: 0a 2045352i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000188 
total_CMD = 2045352 
util_bw = 384 
Wasted_Col = 426 
Wasted_Row = 0 
Idle = 2044542 

BW Util Bottlenecks: 
RCDc_limit = 72 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 354 
rwq = 0 
CCDLc_limit_alone = 354 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 2045352 
n_nop = 2044962 
Read = 384 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 384 
total_req = 384 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 384 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000188 
Either_Row_CoL_Bus_Util = 0.000191 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001719 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00171902
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2045352 n_nop=2044962 n_act=6 n_pre=0 n_ref_event=0 n_req=384 n_rd=384 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001877
n_activity=1104 dram_eff=0.3478
bk0: 64a 2045282i bk1: 64a 2045281i bk2: 64a 2045282i bk3: 64a 2045281i bk4: 64a 2045282i bk5: 64a 2045281i bk6: 0a 2045352i bk7: 0a 2045352i bk8: 0a 2045352i bk9: 0a 2045352i bk10: 0a 2045352i bk11: 0a 2045352i bk12: 0a 2045352i bk13: 0a 2045352i bk14: 0a 2045352i bk15: 0a 2045352i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000188 
total_CMD = 2045352 
util_bw = 384 
Wasted_Col = 423 
Wasted_Row = 0 
Idle = 2044545 

BW Util Bottlenecks: 
RCDc_limit = 72 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 351 
rwq = 0 
CCDLc_limit_alone = 351 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 2045352 
n_nop = 2044962 
Read = 384 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 384 
total_req = 384 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 384 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000188 
Either_Row_CoL_Bus_Util = 0.000191 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001635 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00163542
Memory Partition 12: 
Cache L2_bank_024:
MSHR contents

Cache L2_bank_025:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2045352 n_nop=2044962 n_act=6 n_pre=0 n_ref_event=0 n_req=384 n_rd=384 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001877
n_activity=1104 dram_eff=0.3478
bk0: 64a 2045281i bk1: 64a 2045280i bk2: 64a 2045281i bk3: 64a 2045280i bk4: 64a 2045281i bk5: 64a 2045280i bk6: 0a 2045352i bk7: 0a 2045352i bk8: 0a 2045352i bk9: 0a 2045352i bk10: 0a 2045352i bk11: 0a 2045352i bk12: 0a 2045352i bk13: 0a 2045352i bk14: 0a 2045352i bk15: 0a 2045352i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000188 
total_CMD = 2045352 
util_bw = 384 
Wasted_Col = 429 
Wasted_Row = 0 
Idle = 2044539 

BW Util Bottlenecks: 
RCDc_limit = 72 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 357 
rwq = 0 
CCDLc_limit_alone = 357 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 2045352 
n_nop = 2044962 
Read = 384 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 384 
total_req = 384 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 384 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000188 
Either_Row_CoL_Bus_Util = 0.000191 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001635 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00163542
Memory Partition 13: 
Cache L2_bank_026:
MSHR contents

Cache L2_bank_027:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2045352 n_nop=2044962 n_act=6 n_pre=0 n_ref_event=0 n_req=384 n_rd=384 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001877
n_activity=1104 dram_eff=0.3478
bk0: 64a 2045280i bk1: 64a 2045280i bk2: 64a 2045280i bk3: 64a 2045280i bk4: 64a 2045280i bk5: 64a 2045280i bk6: 0a 2045352i bk7: 0a 2045352i bk8: 0a 2045352i bk9: 0a 2045352i bk10: 0a 2045352i bk11: 0a 2045352i bk12: 0a 2045352i bk13: 0a 2045352i bk14: 0a 2045352i bk15: 0a 2045352i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000188 
total_CMD = 2045352 
util_bw = 384 
Wasted_Col = 432 
Wasted_Row = 0 
Idle = 2044536 

BW Util Bottlenecks: 
RCDc_limit = 72 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 360 
rwq = 0 
CCDLc_limit_alone = 360 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 2045352 
n_nop = 2044962 
Read = 384 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 384 
total_req = 384 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 384 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000188 
Either_Row_CoL_Bus_Util = 0.000191 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001690 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00168968
Memory Partition 14: 
Cache L2_bank_028:
MSHR contents

Cache L2_bank_029:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2045352 n_nop=2044962 n_act=6 n_pre=0 n_ref_event=0 n_req=384 n_rd=384 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001877
n_activity=1104 dram_eff=0.3478
bk0: 64a 2045280i bk1: 64a 2045280i bk2: 64a 2045280i bk3: 64a 2045280i bk4: 64a 2045280i bk5: 64a 2045280i bk6: 0a 2045352i bk7: 0a 2045352i bk8: 0a 2045352i bk9: 0a 2045352i bk10: 0a 2045352i bk11: 0a 2045352i bk12: 0a 2045352i bk13: 0a 2045352i bk14: 0a 2045352i bk15: 0a 2045352i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000188 
total_CMD = 2045352 
util_bw = 384 
Wasted_Col = 432 
Wasted_Row = 0 
Idle = 2044536 

BW Util Bottlenecks: 
RCDc_limit = 72 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 360 
rwq = 0 
CCDLc_limit_alone = 360 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 2045352 
n_nop = 2044962 
Read = 384 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 384 
total_req = 384 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 384 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000188 
Either_Row_CoL_Bus_Util = 0.000191 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001760 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00176009
Memory Partition 15: 
Cache L2_bank_030:
MSHR contents

Cache L2_bank_031:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2045352 n_nop=2044962 n_act=6 n_pre=0 n_ref_event=0 n_req=384 n_rd=384 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001877
n_activity=1104 dram_eff=0.3478
bk0: 64a 2045282i bk1: 64a 2045280i bk2: 64a 2045282i bk3: 64a 2045280i bk4: 64a 2045282i bk5: 64a 2045280i bk6: 0a 2045352i bk7: 0a 2045352i bk8: 0a 2045352i bk9: 0a 2045352i bk10: 0a 2045352i bk11: 0a 2045352i bk12: 0a 2045352i bk13: 0a 2045352i bk14: 0a 2045352i bk15: 0a 2045352i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000188 
total_CMD = 2045352 
util_bw = 384 
Wasted_Col = 426 
Wasted_Row = 0 
Idle = 2044542 

BW Util Bottlenecks: 
RCDc_limit = 72 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 354 
rwq = 0 
CCDLc_limit_alone = 354 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 2045352 
n_nop = 2044962 
Read = 384 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 384 
total_req = 384 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 384 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000188 
Either_Row_CoL_Bus_Util = 0.000191 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001701 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00170142
Memory Partition 16: 
Cache L2_bank_032:
MSHR contents

Cache L2_bank_033:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[16]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2045352 n_nop=2044962 n_act=6 n_pre=0 n_ref_event=0 n_req=384 n_rd=384 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001877
n_activity=1104 dram_eff=0.3478
bk0: 64a 2045280i bk1: 64a 2045280i bk2: 64a 2045280i bk3: 64a 2045280i bk4: 64a 2045280i bk5: 64a 2045280i bk6: 0a 2045352i bk7: 0a 2045352i bk8: 0a 2045352i bk9: 0a 2045352i bk10: 0a 2045352i bk11: 0a 2045352i bk12: 0a 2045352i bk13: 0a 2045352i bk14: 0a 2045352i bk15: 0a 2045352i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000188 
total_CMD = 2045352 
util_bw = 384 
Wasted_Col = 432 
Wasted_Row = 0 
Idle = 2044536 

BW Util Bottlenecks: 
RCDc_limit = 72 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 360 
rwq = 0 
CCDLc_limit_alone = 360 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 2045352 
n_nop = 2044962 
Read = 384 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 384 
total_req = 384 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 384 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000188 
Either_Row_CoL_Bus_Util = 0.000191 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001760 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00176009
Memory Partition 17: 
Cache L2_bank_034:
MSHR contents

Cache L2_bank_035:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[17]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2045352 n_nop=2044962 n_act=6 n_pre=0 n_ref_event=0 n_req=384 n_rd=384 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001877
n_activity=1104 dram_eff=0.3478
bk0: 64a 2045282i bk1: 64a 2045282i bk2: 64a 2045282i bk3: 64a 2045282i bk4: 64a 2045282i bk5: 64a 2045282i bk6: 0a 2045352i bk7: 0a 2045352i bk8: 0a 2045352i bk9: 0a 2045352i bk10: 0a 2045352i bk11: 0a 2045352i bk12: 0a 2045352i bk13: 0a 2045352i bk14: 0a 2045352i bk15: 0a 2045352i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000188 
total_CMD = 2045352 
util_bw = 384 
Wasted_Col = 420 
Wasted_Row = 0 
Idle = 2044548 

BW Util Bottlenecks: 
RCDc_limit = 72 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 348 
rwq = 0 
CCDLc_limit_alone = 348 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 2045352 
n_nop = 2044962 
Read = 384 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 384 
total_req = 384 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 384 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000188 
Either_Row_CoL_Bus_Util = 0.000191 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001678 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00167795
Memory Partition 18: 
Cache L2_bank_036:
MSHR contents

Cache L2_bank_037:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[18]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2045352 n_nop=2044962 n_act=6 n_pre=0 n_ref_event=0 n_req=384 n_rd=384 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001877
n_activity=1104 dram_eff=0.3478
bk0: 64a 2045281i bk1: 64a 2045281i bk2: 64a 2045281i bk3: 64a 2045281i bk4: 64a 2045281i bk5: 64a 2045281i bk6: 0a 2045352i bk7: 0a 2045352i bk8: 0a 2045352i bk9: 0a 2045352i bk10: 0a 2045352i bk11: 0a 2045352i bk12: 0a 2045352i bk13: 0a 2045352i bk14: 0a 2045352i bk15: 0a 2045352i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000188 
total_CMD = 2045352 
util_bw = 384 
Wasted_Col = 426 
Wasted_Row = 0 
Idle = 2044542 

BW Util Bottlenecks: 
RCDc_limit = 72 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 354 
rwq = 0 
CCDLc_limit_alone = 354 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 2045352 
n_nop = 2044962 
Read = 384 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 384 
total_req = 384 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 384 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000188 
Either_Row_CoL_Bus_Util = 0.000191 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001593 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00159288
Memory Partition 19: 
Cache L2_bank_038:
MSHR contents

Cache L2_bank_039:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[19]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2045352 n_nop=2044962 n_act=6 n_pre=0 n_ref_event=0 n_req=384 n_rd=384 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001877
n_activity=1104 dram_eff=0.3478
bk0: 64a 2045280i bk1: 64a 2045280i bk2: 64a 2045280i bk3: 64a 2045280i bk4: 64a 2045280i bk5: 64a 2045280i bk6: 0a 2045352i bk7: 0a 2045352i bk8: 0a 2045352i bk9: 0a 2045352i bk10: 0a 2045352i bk11: 0a 2045352i bk12: 0a 2045352i bk13: 0a 2045352i bk14: 0a 2045352i bk15: 0a 2045352i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000188 
total_CMD = 2045352 
util_bw = 384 
Wasted_Col = 432 
Wasted_Row = 0 
Idle = 2044536 

BW Util Bottlenecks: 
RCDc_limit = 72 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 360 
rwq = 0 
CCDLc_limit_alone = 360 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 2045352 
n_nop = 2044962 
Read = 384 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 384 
total_req = 384 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 384 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000188 
Either_Row_CoL_Bus_Util = 0.000191 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001657 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00165742
Memory Partition 20: 
Cache L2_bank_040:
MSHR contents

Cache L2_bank_041:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[20]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2045352 n_nop=2044962 n_act=6 n_pre=0 n_ref_event=0 n_req=384 n_rd=384 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001877
n_activity=1104 dram_eff=0.3478
bk0: 64a 2045280i bk1: 64a 2045280i bk2: 64a 2045280i bk3: 64a 2045280i bk4: 64a 2045280i bk5: 64a 2045280i bk6: 0a 2045352i bk7: 0a 2045352i bk8: 0a 2045352i bk9: 0a 2045352i bk10: 0a 2045352i bk11: 0a 2045352i bk12: 0a 2045352i bk13: 0a 2045352i bk14: 0a 2045352i bk15: 0a 2045352i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000188 
total_CMD = 2045352 
util_bw = 384 
Wasted_Col = 432 
Wasted_Row = 0 
Idle = 2044536 

BW Util Bottlenecks: 
RCDc_limit = 72 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 360 
rwq = 0 
CCDLc_limit_alone = 360 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 2045352 
n_nop = 2044962 
Read = 384 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 384 
total_req = 384 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 384 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000188 
Either_Row_CoL_Bus_Util = 0.000191 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001760 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00176009
Memory Partition 21: 
Cache L2_bank_042:
MSHR contents

Cache L2_bank_043:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[21]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2045352 n_nop=2044962 n_act=6 n_pre=0 n_ref_event=0 n_req=384 n_rd=384 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001877
n_activity=1104 dram_eff=0.3478
bk0: 64a 2045280i bk1: 64a 2045282i bk2: 64a 2045280i bk3: 64a 2045282i bk4: 64a 2045280i bk5: 64a 2045282i bk6: 0a 2045352i bk7: 0a 2045352i bk8: 0a 2045352i bk9: 0a 2045352i bk10: 0a 2045352i bk11: 0a 2045352i bk12: 0a 2045352i bk13: 0a 2045352i bk14: 0a 2045352i bk15: 0a 2045352i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000188 
total_CMD = 2045352 
util_bw = 384 
Wasted_Col = 426 
Wasted_Row = 0 
Idle = 2044542 

BW Util Bottlenecks: 
RCDc_limit = 72 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 354 
rwq = 0 
CCDLc_limit_alone = 354 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 2045352 
n_nop = 2044962 
Read = 384 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 384 
total_req = 384 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 384 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000188 
Either_Row_CoL_Bus_Util = 0.000191 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001698 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00169849
Memory Partition 22: 
Cache L2_bank_044:
MSHR contents

Cache L2_bank_045:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[22]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2045352 n_nop=2044962 n_act=6 n_pre=0 n_ref_event=0 n_req=384 n_rd=384 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001877
n_activity=1104 dram_eff=0.3478
bk0: 64a 2045280i bk1: 64a 2045281i bk2: 64a 2045280i bk3: 64a 2045281i bk4: 64a 2045280i bk5: 64a 2045281i bk6: 0a 2045352i bk7: 0a 2045352i bk8: 0a 2045352i bk9: 0a 2045352i bk10: 0a 2045352i bk11: 0a 2045352i bk12: 0a 2045352i bk13: 0a 2045352i bk14: 0a 2045352i bk15: 0a 2045352i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000188 
total_CMD = 2045352 
util_bw = 384 
Wasted_Col = 429 
Wasted_Row = 0 
Idle = 2044539 

BW Util Bottlenecks: 
RCDc_limit = 72 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 357 
rwq = 0 
CCDLc_limit_alone = 357 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 2045352 
n_nop = 2044962 
Read = 384 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 384 
total_req = 384 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 384 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000188 
Either_Row_CoL_Bus_Util = 0.000191 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001676 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00167648
Memory Partition 23: 
Cache L2_bank_046:
MSHR contents

Cache L2_bank_047:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[23]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2045352 n_nop=2044962 n_act=6 n_pre=0 n_ref_event=0 n_req=384 n_rd=384 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001877
n_activity=1104 dram_eff=0.3478
bk0: 64a 2045280i bk1: 64a 2045280i bk2: 64a 2045280i bk3: 64a 2045280i bk4: 64a 2045280i bk5: 64a 2045280i bk6: 0a 2045352i bk7: 0a 2045352i bk8: 0a 2045352i bk9: 0a 2045352i bk10: 0a 2045352i bk11: 0a 2045352i bk12: 0a 2045352i bk13: 0a 2045352i bk14: 0a 2045352i bk15: 0a 2045352i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000188 
total_CMD = 2045352 
util_bw = 384 
Wasted_Col = 432 
Wasted_Row = 0 
Idle = 2044536 

BW Util Bottlenecks: 
RCDc_limit = 72 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 360 
rwq = 0 
CCDLc_limit_alone = 360 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 2045352 
n_nop = 2044962 
Read = 384 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 384 
total_req = 384 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 384 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000188 
Either_Row_CoL_Bus_Util = 0.000191 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001719 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00171902
Memory Partition 24: 
Cache L2_bank_048:
MSHR contents

Cache L2_bank_049:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[24]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2045352 n_nop=2044962 n_act=6 n_pre=0 n_ref_event=0 n_req=384 n_rd=384 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001877
n_activity=1104 dram_eff=0.3478
bk0: 64a 2045282i bk1: 64a 2045281i bk2: 64a 2045282i bk3: 64a 2045281i bk4: 64a 2045282i bk5: 64a 2045281i bk6: 0a 2045352i bk7: 0a 2045352i bk8: 0a 2045352i bk9: 0a 2045352i bk10: 0a 2045352i bk11: 0a 2045352i bk12: 0a 2045352i bk13: 0a 2045352i bk14: 0a 2045352i bk15: 0a 2045352i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000188 
total_CMD = 2045352 
util_bw = 384 
Wasted_Col = 423 
Wasted_Row = 0 
Idle = 2044545 

BW Util Bottlenecks: 
RCDc_limit = 72 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 351 
rwq = 0 
CCDLc_limit_alone = 351 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 2045352 
n_nop = 2044962 
Read = 384 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 384 
total_req = 384 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 384 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000188 
Either_Row_CoL_Bus_Util = 0.000191 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001676 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00167648
Memory Partition 25: 
Cache L2_bank_050:
MSHR contents

Cache L2_bank_051:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[25]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2045352 n_nop=2044962 n_act=6 n_pre=0 n_ref_event=0 n_req=384 n_rd=384 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001877
n_activity=1104 dram_eff=0.3478
bk0: 64a 2045281i bk1: 64a 2045280i bk2: 64a 2045281i bk3: 64a 2045280i bk4: 64a 2045281i bk5: 64a 2045280i bk6: 0a 2045352i bk7: 0a 2045352i bk8: 0a 2045352i bk9: 0a 2045352i bk10: 0a 2045352i bk11: 0a 2045352i bk12: 0a 2045352i bk13: 0a 2045352i bk14: 0a 2045352i bk15: 0a 2045352i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000188 
total_CMD = 2045352 
util_bw = 384 
Wasted_Col = 429 
Wasted_Row = 0 
Idle = 2044539 

BW Util Bottlenecks: 
RCDc_limit = 72 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 357 
rwq = 0 
CCDLc_limit_alone = 357 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 2045352 
n_nop = 2044962 
Read = 384 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 384 
total_req = 384 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 384 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000188 
Either_Row_CoL_Bus_Util = 0.000191 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001653 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00165302
Memory Partition 26: 
Cache L2_bank_052:
MSHR contents

Cache L2_bank_053:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[26]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2045352 n_nop=2044962 n_act=6 n_pre=0 n_ref_event=0 n_req=384 n_rd=384 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001877
n_activity=1104 dram_eff=0.3478
bk0: 64a 2045280i bk1: 64a 2045280i bk2: 64a 2045280i bk3: 64a 2045280i bk4: 64a 2045280i bk5: 64a 2045280i bk6: 0a 2045352i bk7: 0a 2045352i bk8: 0a 2045352i bk9: 0a 2045352i bk10: 0a 2045352i bk11: 0a 2045352i bk12: 0a 2045352i bk13: 0a 2045352i bk14: 0a 2045352i bk15: 0a 2045352i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000188 
total_CMD = 2045352 
util_bw = 384 
Wasted_Col = 432 
Wasted_Row = 0 
Idle = 2044536 

BW Util Bottlenecks: 
RCDc_limit = 72 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 360 
rwq = 0 
CCDLc_limit_alone = 360 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 2045352 
n_nop = 2044962 
Read = 384 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 384 
total_req = 384 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 384 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000188 
Either_Row_CoL_Bus_Util = 0.000191 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001719 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00171902
Memory Partition 27: 
Cache L2_bank_054:
MSHR contents

Cache L2_bank_055:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[27]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2045352 n_nop=2044962 n_act=6 n_pre=0 n_ref_event=0 n_req=384 n_rd=384 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001877
n_activity=1104 dram_eff=0.3478
bk0: 64a 2045280i bk1: 64a 2045280i bk2: 64a 2045280i bk3: 64a 2045280i bk4: 64a 2045280i bk5: 64a 2045280i bk6: 0a 2045352i bk7: 0a 2045352i bk8: 0a 2045352i bk9: 0a 2045352i bk10: 0a 2045352i bk11: 0a 2045352i bk12: 0a 2045352i bk13: 0a 2045352i bk14: 0a 2045352i bk15: 0a 2045352i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000188 
total_CMD = 2045352 
util_bw = 384 
Wasted_Col = 432 
Wasted_Row = 0 
Idle = 2044536 

BW Util Bottlenecks: 
RCDc_limit = 72 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 360 
rwq = 0 
CCDLc_limit_alone = 360 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 2045352 
n_nop = 2044962 
Read = 384 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 384 
total_req = 384 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 384 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000188 
Either_Row_CoL_Bus_Util = 0.000191 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001760 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00176009
Memory Partition 28: 
Cache L2_bank_056:
MSHR contents

Cache L2_bank_057:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[28]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2045352 n_nop=2044962 n_act=6 n_pre=0 n_ref_event=0 n_req=384 n_rd=384 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001877
n_activity=1104 dram_eff=0.3478
bk0: 64a 2045282i bk1: 64a 2045280i bk2: 64a 2045282i bk3: 64a 2045280i bk4: 64a 2045282i bk5: 64a 2045280i bk6: 0a 2045352i bk7: 0a 2045352i bk8: 0a 2045352i bk9: 0a 2045352i bk10: 0a 2045352i bk11: 0a 2045352i bk12: 0a 2045352i bk13: 0a 2045352i bk14: 0a 2045352i bk15: 0a 2045352i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000188 
total_CMD = 2045352 
util_bw = 384 
Wasted_Col = 426 
Wasted_Row = 0 
Idle = 2044542 

BW Util Bottlenecks: 
RCDc_limit = 72 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 354 
rwq = 0 
CCDLc_limit_alone = 354 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 2045352 
n_nop = 2044962 
Read = 384 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 384 
total_req = 384 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 384 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000188 
Either_Row_CoL_Bus_Util = 0.000191 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001719 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00171902
Memory Partition 29: 
Cache L2_bank_058:
MSHR contents

Cache L2_bank_059:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[29]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2045352 n_nop=2044962 n_act=6 n_pre=0 n_ref_event=0 n_req=384 n_rd=384 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001877
n_activity=1104 dram_eff=0.3478
bk0: 64a 2045281i bk1: 64a 2045280i bk2: 64a 2045281i bk3: 64a 2045280i bk4: 64a 2045281i bk5: 64a 2045280i bk6: 0a 2045352i bk7: 0a 2045352i bk8: 0a 2045352i bk9: 0a 2045352i bk10: 0a 2045352i bk11: 0a 2045352i bk12: 0a 2045352i bk13: 0a 2045352i bk14: 0a 2045352i bk15: 0a 2045352i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000188 
total_CMD = 2045352 
util_bw = 384 
Wasted_Col = 429 
Wasted_Row = 0 
Idle = 2044539 

BW Util Bottlenecks: 
RCDc_limit = 72 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 357 
rwq = 0 
CCDLc_limit_alone = 357 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 2045352 
n_nop = 2044962 
Read = 384 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 384 
total_req = 384 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 384 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000188 
Either_Row_CoL_Bus_Util = 0.000191 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001676 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00167648
Memory Partition 30: 
Cache L2_bank_060:
MSHR contents

Cache L2_bank_061:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[30]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2045352 n_nop=2044962 n_act=6 n_pre=0 n_ref_event=0 n_req=384 n_rd=384 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001877
n_activity=1104 dram_eff=0.3478
bk0: 64a 2045280i bk1: 64a 2045280i bk2: 64a 2045280i bk3: 64a 2045280i bk4: 64a 2045280i bk5: 64a 2045280i bk6: 0a 2045352i bk7: 0a 2045352i bk8: 0a 2045352i bk9: 0a 2045352i bk10: 0a 2045352i bk11: 0a 2045352i bk12: 0a 2045352i bk13: 0a 2045352i bk14: 0a 2045352i bk15: 0a 2045352i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000188 
total_CMD = 2045352 
util_bw = 384 
Wasted_Col = 432 
Wasted_Row = 0 
Idle = 2044536 

BW Util Bottlenecks: 
RCDc_limit = 72 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 360 
rwq = 0 
CCDLc_limit_alone = 360 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 2045352 
n_nop = 2044962 
Read = 384 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 384 
total_req = 384 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 384 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000188 
Either_Row_CoL_Bus_Util = 0.000191 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001719 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00171902
Memory Partition 31: 
Cache L2_bank_062:
MSHR contents

Cache L2_bank_063:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[31]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2045352 n_nop=2044962 n_act=6 n_pre=0 n_ref_event=0 n_req=384 n_rd=384 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001877
n_activity=1104 dram_eff=0.3478
bk0: 64a 2045280i bk1: 64a 2045280i bk2: 64a 2045280i bk3: 64a 2045280i bk4: 64a 2045280i bk5: 64a 2045280i bk6: 0a 2045352i bk7: 0a 2045352i bk8: 0a 2045352i bk9: 0a 2045352i bk10: 0a 2045352i bk11: 0a 2045352i bk12: 0a 2045352i bk13: 0a 2045352i bk14: 0a 2045352i bk15: 0a 2045352i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000188 
total_CMD = 2045352 
util_bw = 384 
Wasted_Col = 432 
Wasted_Row = 0 
Idle = 2044536 

BW Util Bottlenecks: 
RCDc_limit = 72 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 360 
rwq = 0 
CCDLc_limit_alone = 360 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 2045352 
n_nop = 2044962 
Read = 384 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 384 
total_req = 384 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 384 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000188 
Either_Row_CoL_Bus_Util = 0.000191 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001760 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00176009

========= L2 cache stats =========
L2_cache_bank[0]: Access = 250, Miss = 192, Miss_rate = 0.768, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[1]: Access = 192, Miss = 192, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 192, Miss = 192, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 192, Miss = 192, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 240, Miss = 240, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 192, Miss = 192, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 192, Miss = 192, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 192, Miss = 192, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 192, Miss = 192, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 192, Miss = 192, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 192, Miss = 192, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 192, Miss = 192, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[12]: Access = 192, Miss = 192, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[13]: Access = 192, Miss = 192, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[14]: Access = 192, Miss = 192, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[15]: Access = 192, Miss = 192, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[16]: Access = 192, Miss = 192, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[17]: Access = 192, Miss = 192, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[18]: Access = 192, Miss = 192, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[19]: Access = 192, Miss = 192, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[20]: Access = 192, Miss = 192, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[21]: Access = 192, Miss = 192, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[22]: Access = 192, Miss = 192, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[23]: Access = 192, Miss = 192, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[24]: Access = 192, Miss = 192, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[25]: Access = 192, Miss = 192, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[26]: Access = 192, Miss = 192, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[27]: Access = 192, Miss = 192, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[28]: Access = 192, Miss = 192, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[29]: Access = 192, Miss = 192, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[30]: Access = 192, Miss = 192, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[31]: Access = 192, Miss = 192, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[32]: Access = 192, Miss = 192, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[33]: Access = 192, Miss = 192, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[34]: Access = 192, Miss = 192, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[35]: Access = 192, Miss = 192, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[36]: Access = 192, Miss = 192, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[37]: Access = 192, Miss = 192, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[38]: Access = 192, Miss = 192, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[39]: Access = 192, Miss = 192, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[40]: Access = 192, Miss = 192, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[41]: Access = 192, Miss = 192, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[42]: Access = 192, Miss = 192, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[43]: Access = 192, Miss = 192, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[44]: Access = 192, Miss = 192, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[45]: Access = 192, Miss = 192, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[46]: Access = 192, Miss = 192, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[47]: Access = 192, Miss = 192, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[48]: Access = 192, Miss = 192, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[49]: Access = 192, Miss = 192, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[50]: Access = 192, Miss = 192, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[51]: Access = 192, Miss = 192, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[52]: Access = 192, Miss = 192, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[53]: Access = 192, Miss = 192, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[54]: Access = 192, Miss = 192, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[55]: Access = 192, Miss = 192, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[56]: Access = 192, Miss = 192, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[57]: Access = 192, Miss = 192, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[58]: Access = 192, Miss = 192, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[59]: Access = 192, Miss = 192, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[60]: Access = 192, Miss = 192, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[61]: Access = 192, Miss = 192, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[62]: Access = 192, Miss = 192, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[63]: Access = 192, Miss = 192, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 12394
L2_total_cache_misses = 12336
L2_total_cache_miss_rate = 0.9953
L2_total_cache_pending_hits = 0
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 58
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 3072
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 9216
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 47
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 12346
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 48
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.000
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=12394
icnt_total_pkts_simt_to_mem=12394
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 12394
Req_Network_cycles = 2723931
Req_Network_injected_packets_per_cycle =       0.0046 
Req_Network_conflicts_per_cycle =       0.0101
Req_Network_conflicts_per_cycle_util =       2.7371
Req_Bank_Level_Parallism =       1.2342
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       0.0153
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.0001

Reply_Network_injected_packets_num = 12394
Reply_Network_cycles = 2723931
Reply_Network_injected_packets_per_cycle =        0.0046
Reply_Network_conflicts_per_cycle =        0.0000
Reply_Network_conflicts_per_cycle_util =       0.0124
Reply_Bank_Level_Parallism =       1.7105
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.0000
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0001
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 1 hrs, 38 min, 50 sec (5930 sec)
gpgpu_simulation_rate = 61070 (inst/sec)
gpgpu_simulation_rate = 459 (cycle/sec)
gpgpu_silicon_slowdown = 2466230x
GPGPU-Sim: detected inactive GPU simulation thread
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffcdbdccecc..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffcdbdccec0..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffcdbdcceb8..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffcdbdcceb0..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffcdbdccec8..

GPGPU-Sim PTX: cudaLaunch for 0x0x4123e6 (mode=performance simulation) on stream 1
GPGPU-Sim PTX: PDOM analysis already done for _Z25ethash_calculate_dag_itemjP8hash64_tmS0_j 
GPGPU-Sim PTX: pushing kernel '_Z25ethash_calculate_dag_itemjP8hash64_tmS0_j' to stream 1, gridDim= (4,1,1) blockDim = (256,1,1) 
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim API:    stream 1 has 1 operations
GPGPU-Sim API:       0 :  stream operation kernel
GPGPU-Sim uArch: Shader 24 bind to kernel 7 '_Z25ethash_calculate_dag_itemjP8hash64_tmS0_j'
GPGPU-Sim: Reconfigure L1 cache to 128KB
GPGPU-Sim uArch: Shader 25 bind to kernel 7 '_Z25ethash_calculate_dag_itemjP8hash64_tmS0_j'
GPGPU-Sim uArch: Shader 26 bind to kernel 7 '_Z25ethash_calculate_dag_itemjP8hash64_tmS0_j'
GPGPU-Sim uArch: Shader 27 bind to kernel 7 '_Z25ethash_calculate_dag_itemjP8hash64_tmS0_j'
Destroy streams for kernel 7: size 0
kernel_name = _Z25ethash_calculate_dag_itemjP8hash64_tmS0_j 
kernel_launch_uid = 7 
gpu_sim_cycle = 452814
gpu_sim_insn = 60357604
gpu_ipc =     133.2945
gpu_tot_sim_cycle = 3176745
gpu_tot_sim_insn = 422504092
gpu_tot_ipc =     132.9991
gpu_tot_issued_cta = 28
gpu_occupancy = 12.4941% 
gpu_tot_occupancy = 12.4941% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       0.0046
partiton_level_parallism_total  =       0.0046
partiton_level_parallism_util =       1.2339
partiton_level_parallism_util_total  =       1.2342
L2_BW  =       0.1654 GB/Sec
L2_BW_total  =       0.1649 GB/Sec
gpu_total_sim_rate=56582

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 17410, Miss = 514, Miss_rate = 0.030, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 17410, Miss = 518, Miss_rate = 0.030, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 17410, Miss = 518, Miss_rate = 0.030, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 17412, Miss = 522, Miss_rate = 0.030, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 17410, Miss = 520, Miss_rate = 0.030, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 17412, Miss = 520, Miss_rate = 0.030, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 17410, Miss = 518, Miss_rate = 0.030, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 17410, Miss = 520, Miss_rate = 0.030, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 17410, Miss = 520, Miss_rate = 0.030, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 17412, Miss = 520, Miss_rate = 0.030, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 17412, Miss = 520, Miss_rate = 0.030, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 17410, Miss = 520, Miss_rate = 0.030, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 17410, Miss = 520, Miss_rate = 0.030, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 17410, Miss = 518, Miss_rate = 0.030, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 17410, Miss = 518, Miss_rate = 0.030, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 17410, Miss = 520, Miss_rate = 0.030, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 17410, Miss = 520, Miss_rate = 0.030, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 17410, Miss = 518, Miss_rate = 0.030, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 17410, Miss = 518, Miss_rate = 0.030, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 17412, Miss = 522, Miss_rate = 0.030, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 17410, Miss = 520, Miss_rate = 0.030, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 17412, Miss = 520, Miss_rate = 0.030, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 17410, Miss = 518, Miss_rate = 0.030, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 17410, Miss = 520, Miss_rate = 0.030, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 17410, Miss = 520, Miss_rate = 0.030, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 17410, Miss = 518, Miss_rate = 0.030, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 17412, Miss = 520, Miss_rate = 0.030, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 17414, Miss = 522, Miss_rate = 0.030, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[28]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[29]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[30]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[31]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[32]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[33]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[34]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[35]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[36]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[37]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[38]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[39]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[40]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[41]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[42]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[43]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[44]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[45]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[46]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[47]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[48]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[49]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[50]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[51]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[52]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[53]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[54]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[55]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[56]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[57]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[58]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[59]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[60]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[61]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[62]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[63]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[64]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[65]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[66]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[67]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[68]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[69]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[70]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[71]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[72]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[73]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[74]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[75]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[76]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[77]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[78]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[79]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 487498
	L1D_total_cache_misses = 14542
	L1D_total_cache_miss_rate = 0.0298
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.038
	L1D_cache_fill_port_util = 0.001
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 472956
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 7222
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 7264
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 56
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 487442
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 56

Total_core_cache_fail_stats:
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 
distro:
94040, 94013, 94013, 94013, 94013, 94013, 94013, 94013, 
gpgpu_n_tot_thrd_icount = 695965280
gpgpu_n_tot_w_icount = 21748915
gpgpu_n_stall_shd_mem = 257170
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 14406
gpgpu_n_mem_write_global = 56
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 7368704
gpgpu_n_store_insn = 56
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 344064
gpgpu_n_param_mem_insn = 35840
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 257170
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:5987654	W0_Idle:63317	W0_Scoreboard:22312641	W1:756	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:11010048	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:10048864
single_issue_nums: WS0:5265484	WS1:5264728	WS2:5264728	WS3:5264728	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 115248 {8:14406,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 2240 {40:56,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 576240 {40:14406,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 448 {8:56,}
maxmflatency = 1024 
max_icnt2mem_latency = 597 
maxmrqlatency = 36 
max_icnt2sh_latency = 4 
averagemflatency = 693 
avg_icnt2mem_latency = 292 
avg_mrq_latency = 13 
avg_icnt2sh_latency = 2 
mrq_lat_table:1629 	760 	1930 	3863 	5238 	916 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	126 	1000 	13332 	4 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	203 	413 	805 	2823 	9168 	1050 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	14438 	24 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	61 	0 	28 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:      6334      5922      6334      5922      6334      5922      6334      5922         0         0         0         0         0         0         0         0 
dram[1]:      6321      5908      6321      5908      6321      5908      6321      5908         0         0         0         0         0         0         0         0 
dram[2]:      6309      5895      6309      5895      6309      5895      6309      5895         0         0         0         0         0         0         0         0 
dram[3]:      6297      5883      6297      5883      6297      5883      6297      5883         0         0         0         0         0         0         0         0 
dram[4]:      6282      5870      6282      5870      6282      5870      6282      5870         0         0         0         0         0         0         0         0 
dram[5]:      6269      5856      6269      5856      6269      5856      6269      5856         0         0         0         0         0         0         0         0 
dram[6]:      6257      5843      6257      5843      6257      5843      6257      5843         0         0         0         0         0         0         0         0 
dram[7]:      6245      5831      6245      5831      6245      5831      6245      5831         0         0         0         0         0         0         0         0 
dram[8]:      5611      6024      5611      6024      5611      6024      5611      6024         0         0         0         0         0         0         0         0 
dram[9]:      5598      6012      5598      6012      5598      6012      5598      6012         0         0         0         0         0         0         0         0 
dram[10]:      5586      6000      5586      6000      5586      6000      5586      6000         0         0         0         0         0         0         0         0 
dram[11]:      5574      5985      5574      5985      5574      5985      5574      5985         0         0         0         0         0         0         0         0 
dram[12]:      5559      5972      5559      5972      5559      5972      5559      5972         0         0         0         0         0         0         0         0 
dram[13]:      5546      5960      5546      5960      5546      5960      5546      5960         0         0         0         0         0         0         0         0 
dram[14]:      5534      5948      5534      5948      5534      5948      5534      5948         0         0         0         0         0         0         0         0 
dram[15]:      5522      5934      5522      5934      5522      5934      5522      5934         0         0         0         0         0         0         0         0 
dram[16]:      5715      6128      5715      6128      5715      6128      5715      6128         0         0         0         0         0         0         0         0 
dram[17]:      5703      6116      5703      6116      5703      6116      5703      6116         0         0         0         0         0         0         0         0 
dram[18]:      5688      6101      5688      6101      5688      6101      5688      6101         0         0         0         0         0         0         0         0 
dram[19]:      5675      6088      5675      6088      5675      6088      5675      6088         0         0         0         0         0         0         0         0 
dram[20]:      5663      6076      5663      6076      5663      6076      5663      6076         0         0         0         0         0         0         0         0 
dram[21]:      5650      6064      5650      6064      5650      6064      5650      6064         0         0         0         0         0         0         0         0 
dram[22]:      5637      6049      5637      6049      5637      6049      5637      6049         0         0         0         0         0         0         0         0 
dram[23]:      5623      6036      5623      6036      5623      6036      5623      6036         0         0         0         0         0         0         0         0 
dram[24]:      5819      6230      5819      6230      5819      6230      5819      6230         0         0         0         0         0         0         0         0 
dram[25]:      5804      6217      5804      6217      5804      6217      5804      6217         0         0         0         0         0         0         0         0 
dram[26]:      5791      6204      5791      6204      5791      6204      5791      6204         0         0         0         0         0         0         0         0 
dram[27]:      5779      6192      5779      6192      5779      6192      5779      6192         0         0         0         0         0         0         0         0 
dram[28]:      5767      6179      5767      6179      5767      6179      5767      6179         0         0         0         0         0         0         0         0 
dram[29]:      5752      6165      5752      6165      5752      6165      5752      6165         0         0         0         0         0         0         0         0 
dram[30]:      5739      6152      5739      6152      5739      6152      5739      6152         0         0         0         0         0         0         0         0 
dram[31]:      5727      6140      5727      6140      5727      6140      5727      6140         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[6]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[7]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[8]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[9]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[10]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[11]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[12]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[13]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[14]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[15]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[16]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[17]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[18]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[19]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[20]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[21]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[22]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[23]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[24]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[25]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[26]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[27]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[28]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[29]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[30]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[31]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 14336/256 = 56.000000
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        64        64        64        64        64        64        32        32         0         0         0         0         0         0         0         0 
dram[1]:        64        64        64        64        64        64        32        32         0         0         0         0         0         0         0         0 
dram[2]:        64        64        64        64        64        64        32        32         0         0         0         0         0         0         0         0 
dram[3]:        64        64        64        64        64        64        32        32         0         0         0         0         0         0         0         0 
dram[4]:        64        64        64        64        64        64        32        32         0         0         0         0         0         0         0         0 
dram[5]:        64        64        64        64        64        64        32        32         0         0         0         0         0         0         0         0 
dram[6]:        64        64        64        64        64        64        32        32         0         0         0         0         0         0         0         0 
dram[7]:        64        64        64        64        64        64        32        32         0         0         0         0         0         0         0         0 
dram[8]:        64        64        64        64        64        64        32        32         0         0         0         0         0         0         0         0 
dram[9]:        64        64        64        64        64        64        32        32         0         0         0         0         0         0         0         0 
dram[10]:        64        64        64        64        64        64        32        32         0         0         0         0         0         0         0         0 
dram[11]:        64        64        64        64        64        64        32        32         0         0         0         0         0         0         0         0 
dram[12]:        64        64        64        64        64        64        32        32         0         0         0         0         0         0         0         0 
dram[13]:        64        64        64        64        64        64        32        32         0         0         0         0         0         0         0         0 
dram[14]:        64        64        64        64        64        64        32        32         0         0         0         0         0         0         0         0 
dram[15]:        64        64        64        64        64        64        32        32         0         0         0         0         0         0         0         0 
dram[16]:        64        64        64        64        64        64        32        32         0         0         0         0         0         0         0         0 
dram[17]:        64        64        64        64        64        64        32        32         0         0         0         0         0         0         0         0 
dram[18]:        64        64        64        64        64        64        32        32         0         0         0         0         0         0         0         0 
dram[19]:        64        64        64        64        64        64        32        32         0         0         0         0         0         0         0         0 
dram[20]:        64        64        64        64        64        64        32        32         0         0         0         0         0         0         0         0 
dram[21]:        64        64        64        64        64        64        32        32         0         0         0         0         0         0         0         0 
dram[22]:        64        64        64        64        64        64        32        32         0         0         0         0         0         0         0         0 
dram[23]:        64        64        64        64        64        64        32        32         0         0         0         0         0         0         0         0 
dram[24]:        64        64        64        64        64        64        32        32         0         0         0         0         0         0         0         0 
dram[25]:        64        64        64        64        64        64        32        32         0         0         0         0         0         0         0         0 
dram[26]:        64        64        64        64        64        64        32        32         0         0         0         0         0         0         0         0 
dram[27]:        64        64        64        64        64        64        32        32         0         0         0         0         0         0         0         0 
dram[28]:        64        64        64        64        64        64        32        32         0         0         0         0         0         0         0         0 
dram[29]:        64        64        64        64        64        64        32        32         0         0         0         0         0         0         0         0 
dram[30]:        64        64        64        64        64        64        32        32         0         0         0         0         0         0         0         0 
dram[31]:        64        64        64        64        64        64        32        32         0         0         0         0         0         0         0         0 
total dram reads = 14336
min_bank_accesses = 0!
chip skew: 448/448 = 1.00
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:       1058       711       853       711       853       711       853       711    none      none      none      none      none      none      none      none  
dram[1]:        844       702       844       702       844       702       845       701    none      none      none      none      none      none      none      none  
dram[2]:       1000       693       837       693       837       693       837       693    none      none      none      none      none      none      none      none  
dram[3]:        827       685       827       685       827       685       827       685    none      none      none      none      none      none      none      none  
dram[4]:        817       675       817       675       817       675       817       675    none      none      none      none      none      none      none      none  
dram[5]:        808       666       808       666       808       666       808       666    none      none      none      none      none      none      none      none  
dram[6]:        800       657       800       657       800       657       800       657    none      none      none      none      none      none      none      none  
dram[7]:        791       649       791       649       791       649       791       649    none      none      none      none      none      none      none      none  
dram[8]:        604       747       604       747       604       747       604       747    none      none      none      none      none      none      none      none  
dram[9]:        595       739       595       739       595       739       595       739    none      none      none      none      none      none      none      none  
dram[10]:        587       729       587       729       587       729       587       729    none      none      none      none      none      none      none      none  
dram[11]:        578       719       578       719       578       719       578       719    none      none      none      none      none      none      none      none  
dram[12]:        568       711       568       711       568       711       568       711    none      none      none      none      none      none      none      none  
dram[13]:        559       702       559       702       559       702       559       702    none      none      none      none      none      none      none      none  
dram[14]:        551       693       551       693       551       693       551       693    none      none      none      none      none      none      none      none  
dram[15]:        542       683       542       683       542       683       542       683    none      none      none      none      none      none      none      none  
dram[16]:        640       783       640       783       640       783       640       783    none      none      none      none      none      none      none      none  
dram[17]:        631       773       631       773       631       773       631       773    none      none      none      none      none      none      none      none  
dram[18]:        621       763       621       763       621       763       621       763    none      none      none      none      none      none      none      none  
dram[19]:        612       755       612       755       612       755       612       755    none      none      none      none      none      none      none      none  
dram[20]:        604       747       604       747       604       747       604       747    none      none      none      none      none      none      none      none  
dram[21]:        594       737       594       737       594       737       594       737    none      none      none      none      none      none      none      none  
dram[22]:        585       727       585       727       585       727       585       727    none      none      none      none      none      none      none      none  
dram[23]:        576       719       576       719       576       719       576       719    none      none      none      none      none      none      none      none  
dram[24]:        675       817       675       817       675       817       675       817    none      none      none      none      none      none      none      none  
dram[25]:        665       808       665       808       665       808       665       808    none      none      none      none      none      none      none      none  
dram[26]:        656       799       656       799       656       799       656       799    none      none      none      none      none      none      none      none  
dram[27]:        648       791       648       791       648       791       648       791    none      none      none      none      none      none      none      none  
dram[28]:        639       781       639       781       639       781       639       781    none      none      none      none      none      none      none      none  
dram[29]:        629       772       629       772       629       772       629       772    none      none      none      none      none      none      none      none  
dram[30]:        620       763       620       763       620       763       620       763    none      none      none      none      none      none      none      none  
dram[31]:        612       755       612       755       612       755       612       755    none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:       1024       739      1024       739      1024       739      1024       739         0         0         0         0         0         0         0         0
dram[1]:       1014       729      1014       729      1014       729      1014       729         0         0         0         0         0         0         0         0
dram[2]:       1006       720      1006       720      1006       720      1006       720         0         0         0         0         0         0         0         0
dram[3]:        998       712       998       712       998       712       998       712         0         0         0         0         0         0         0         0
dram[4]:        988       703       988       703       988       703       988       703         0         0         0         0         0         0         0         0
dram[5]:        978       694       978       694       978       694       978       694         0         0         0         0         0         0         0         0
dram[6]:        970       684       970       684       970       684       970       684         0         0         0         0         0         0         0         0
dram[7]:        962       676       962       676       962       676       962       676         0         0         0         0         0         0         0         0
dram[8]:        733       809       733       809       733       809       717       809         0         0         0         0         0         0         0         0
dram[9]:        725       801       725       801       725       801       709       801         0         0         0         0         0         0         0         0
dram[10]:        717       793       717       793       717       793       701       793         0         0         0         0         0         0         0         0
dram[11]:        707       783       707       783       707       783       691       783         0         0         0         0         0         0         0         0
dram[12]:        697       773       697       773       697       773       681       773         0         0         0         0         0         0         0         0
dram[13]:        689       765       689       765       689       765       673       765         0         0         0         0         0         0         0         0
dram[14]:        681       757       681       757       681       757       666       757         0         0         0         0         0         0         0         0
dram[15]:        671       747       671       747       671       747       655       747         0         0         0         0         0         0         0         0
dram[16]:        734       881       734       881       734       881       718       881         0         0         0         0         0         0         0         0
dram[17]:        724       873       724       873       724       873       708       873         0         0         0         0         0         0         0         0
dram[18]:        714       863       714       863       714       863       698       863         0         0         0         0         0         0         0         0
dram[19]:        705       853       705       853       705       853       689       853         0         0         0         0         0         0         0         0
dram[20]:        697       845       697       845       697       845       681       845         0         0         0         0         0         0         0         0
dram[21]:        688       837       688       837       688       837       672       837         0         0         0         0         0         0         0         0
dram[22]:        678       827       678       827       678       827       662       827         0         0         0         0         0         0         0         0
dram[23]:        669       817       669       817       669       817       653       817         0         0         0         0         0         0         0         0
dram[24]:        732       952       732       952       732       952       716       952         0         0         0         0         0         0         0         0
dram[25]:        722       942       722       942       722       942       706       942         0         0         0         0         0         0         0         0
dram[26]:        714       933       714       933       714       933       698       933         0         0         0         0         0         0         0         0
dram[27]:        706       925       706       925       706       925       690       925         0         0         0         0         0         0         0         0
dram[28]:        696       916       696       916       696       916       680       916         0         0         0         0         0         0         0         0
dram[29]:        686       906       686       906       686       906       670       906         0         0         0         0         0         0         0         0
dram[30]:        678       897       678       897       678       897       662       897         0         0         0         0         0         0         0         0
dram[31]:        670       889       670       889       670       889       654       889         0         0         0         0         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2385362 n_nop=2384906 n_act=8 n_pre=0 n_ref_event=0 n_req=448 n_rd=448 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001878
n_activity=1300 dram_eff=0.3446
bk0: 64a 2385291i bk1: 64a 2385290i bk2: 64a 2385291i bk3: 64a 2385290i bk4: 64a 2385291i bk5: 64a 2385290i bk6: 32a 2385320i bk7: 32a 2385320i bk8: 0a 2385362i bk9: 0a 2385362i bk10: 0a 2385362i bk11: 0a 2385362i bk12: 0a 2385362i bk13: 0a 2385362i bk14: 0a 2385362i bk15: 0a 2385362i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.982143
Row_Buffer_Locality_read = 0.982143
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000188 
total_CMD = 2385362 
util_bw = 448 
Wasted_Col = 513 
Wasted_Row = 0 
Idle = 2384401 

BW Util Bottlenecks: 
RCDc_limit = 96 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 417 
rwq = 0 
CCDLc_limit_alone = 417 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 2385362 
n_nop = 2384906 
Read = 448 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 8 
n_pre = 0 
n_ref = 0 
n_req = 448 
total_req = 448 

Dual Bus Interface Util: 
issued_total_row = 8 
issued_total_col = 448 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000188 
Either_Row_CoL_Bus_Util = 0.000191 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001752 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00175235
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2385362 n_nop=2384906 n_act=8 n_pre=0 n_ref_event=0 n_req=448 n_rd=448 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001878
n_activity=1300 dram_eff=0.3446
bk0: 64a 2385290i bk1: 64a 2385290i bk2: 64a 2385290i bk3: 64a 2385290i bk4: 64a 2385290i bk5: 64a 2385290i bk6: 32a 2385320i bk7: 32a 2385320i bk8: 0a 2385362i bk9: 0a 2385362i bk10: 0a 2385362i bk11: 0a 2385362i bk12: 0a 2385362i bk13: 0a 2385362i bk14: 0a 2385362i bk15: 0a 2385362i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.982143
Row_Buffer_Locality_read = 0.982143
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000188 
total_CMD = 2385362 
util_bw = 448 
Wasted_Col = 516 
Wasted_Row = 0 
Idle = 2384398 

BW Util Bottlenecks: 
RCDc_limit = 96 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 420 
rwq = 0 
CCDLc_limit_alone = 420 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 2385362 
n_nop = 2384906 
Read = 448 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 8 
n_pre = 0 
n_ref = 0 
n_req = 448 
total_req = 448 

Dual Bus Interface Util: 
issued_total_row = 8 
issued_total_col = 448 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000188 
Either_Row_CoL_Bus_Util = 0.000191 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001795 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00179512
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2385362 n_nop=2384906 n_act=8 n_pre=0 n_ref_event=0 n_req=448 n_rd=448 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001878
n_activity=1300 dram_eff=0.3446
bk0: 64a 2385290i bk1: 64a 2385290i bk2: 64a 2385290i bk3: 64a 2385290i bk4: 64a 2385290i bk5: 64a 2385290i bk6: 32a 2385320i bk7: 32a 2385320i bk8: 0a 2385362i bk9: 0a 2385362i bk10: 0a 2385362i bk11: 0a 2385362i bk12: 0a 2385362i bk13: 0a 2385362i bk14: 0a 2385362i bk15: 0a 2385362i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.982143
Row_Buffer_Locality_read = 0.982143
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000188 
total_CMD = 2385362 
util_bw = 448 
Wasted_Col = 516 
Wasted_Row = 0 
Idle = 2384398 

BW Util Bottlenecks: 
RCDc_limit = 96 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 420 
rwq = 0 
CCDLc_limit_alone = 420 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 2385362 
n_nop = 2384906 
Read = 448 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 8 
n_pre = 0 
n_ref = 0 
n_req = 448 
total_req = 448 

Dual Bus Interface Util: 
issued_total_row = 8 
issued_total_col = 448 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000188 
Either_Row_CoL_Bus_Util = 0.000191 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001836 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.0018362
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2385362 n_nop=2384906 n_act=8 n_pre=0 n_ref_event=0 n_req=448 n_rd=448 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001878
n_activity=1300 dram_eff=0.3446
bk0: 64a 2385292i bk1: 64a 2385290i bk2: 64a 2385292i bk3: 64a 2385290i bk4: 64a 2385292i bk5: 64a 2385290i bk6: 32a 2385321i bk7: 32a 2385320i bk8: 0a 2385362i bk9: 0a 2385362i bk10: 0a 2385362i bk11: 0a 2385362i bk12: 0a 2385362i bk13: 0a 2385362i bk14: 0a 2385362i bk15: 0a 2385362i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.982143
Row_Buffer_Locality_read = 0.982143
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000188 
total_CMD = 2385362 
util_bw = 448 
Wasted_Col = 509 
Wasted_Row = 0 
Idle = 2384405 

BW Util Bottlenecks: 
RCDc_limit = 96 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 413 
rwq = 0 
CCDLc_limit_alone = 413 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 2385362 
n_nop = 2384906 
Read = 448 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 8 
n_pre = 0 
n_ref = 0 
n_req = 448 
total_req = 448 

Dual Bus Interface Util: 
issued_total_row = 8 
issued_total_col = 448 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000188 
Either_Row_CoL_Bus_Util = 0.000191 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001795 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00179512
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2385362 n_nop=2384906 n_act=8 n_pre=0 n_ref_event=0 n_req=448 n_rd=448 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001878
n_activity=1300 dram_eff=0.3446
bk0: 64a 2385291i bk1: 64a 2385292i bk2: 64a 2385291i bk3: 64a 2385292i bk4: 64a 2385291i bk5: 64a 2385292i bk6: 32a 2385320i bk7: 32a 2385321i bk8: 0a 2385362i bk9: 0a 2385362i bk10: 0a 2385362i bk11: 0a 2385362i bk12: 0a 2385362i bk13: 0a 2385362i bk14: 0a 2385362i bk15: 0a 2385362i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.982143
Row_Buffer_Locality_read = 0.982143
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000188 
total_CMD = 2385362 
util_bw = 448 
Wasted_Col = 506 
Wasted_Row = 0 
Idle = 2384408 

BW Util Bottlenecks: 
RCDc_limit = 96 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 410 
rwq = 0 
CCDLc_limit_alone = 410 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 2385362 
n_nop = 2384906 
Read = 448 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 8 
n_pre = 0 
n_ref = 0 
n_req = 448 
total_req = 448 

Dual Bus Interface Util: 
issued_total_row = 8 
issued_total_col = 448 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000188 
Either_Row_CoL_Bus_Util = 0.000191 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001711 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00171127
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2385362 n_nop=2384906 n_act=8 n_pre=0 n_ref_event=0 n_req=448 n_rd=448 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001878
n_activity=1300 dram_eff=0.3446
bk0: 64a 2385290i bk1: 64a 2385291i bk2: 64a 2385290i bk3: 64a 2385291i bk4: 64a 2385290i bk5: 64a 2385291i bk6: 32a 2385320i bk7: 32a 2385320i bk8: 0a 2385362i bk9: 0a 2385362i bk10: 0a 2385362i bk11: 0a 2385362i bk12: 0a 2385362i bk13: 0a 2385362i bk14: 0a 2385362i bk15: 0a 2385362i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.982143
Row_Buffer_Locality_read = 0.982143
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000188 
total_CMD = 2385362 
util_bw = 448 
Wasted_Col = 513 
Wasted_Row = 0 
Idle = 2384401 

BW Util Bottlenecks: 
RCDc_limit = 96 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 417 
rwq = 0 
CCDLc_limit_alone = 417 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 2385362 
n_nop = 2384906 
Read = 448 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 8 
n_pre = 0 
n_ref = 0 
n_req = 448 
total_req = 448 

Dual Bus Interface Util: 
issued_total_row = 8 
issued_total_col = 448 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000188 
Either_Row_CoL_Bus_Util = 0.000191 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001711 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00171127
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2385362 n_nop=2384906 n_act=8 n_pre=0 n_ref_event=0 n_req=448 n_rd=448 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001878
n_activity=1300 dram_eff=0.3446
bk0: 64a 2385290i bk1: 64a 2385290i bk2: 64a 2385290i bk3: 64a 2385290i bk4: 64a 2385290i bk5: 64a 2385290i bk6: 32a 2385320i bk7: 32a 2385320i bk8: 0a 2385362i bk9: 0a 2385362i bk10: 0a 2385362i bk11: 0a 2385362i bk12: 0a 2385362i bk13: 0a 2385362i bk14: 0a 2385362i bk15: 0a 2385362i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.982143
Row_Buffer_Locality_read = 0.982143
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000188 
total_CMD = 2385362 
util_bw = 448 
Wasted_Col = 516 
Wasted_Row = 0 
Idle = 2384398 

BW Util Bottlenecks: 
RCDc_limit = 96 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 420 
rwq = 0 
CCDLc_limit_alone = 420 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 2385362 
n_nop = 2384906 
Read = 448 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 8 
n_pre = 0 
n_ref = 0 
n_req = 448 
total_req = 448 

Dual Bus Interface Util: 
issued_total_row = 8 
issued_total_col = 448 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000188 
Either_Row_CoL_Bus_Util = 0.000191 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001795 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00179512
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2385362 n_nop=2384906 n_act=8 n_pre=0 n_ref_event=0 n_req=448 n_rd=448 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001878
n_activity=1300 dram_eff=0.3446
bk0: 64a 2385290i bk1: 64a 2385290i bk2: 64a 2385290i bk3: 64a 2385290i bk4: 64a 2385290i bk5: 64a 2385290i bk6: 32a 2385320i bk7: 32a 2385320i bk8: 0a 2385362i bk9: 0a 2385362i bk10: 0a 2385362i bk11: 0a 2385362i bk12: 0a 2385362i bk13: 0a 2385362i bk14: 0a 2385362i bk15: 0a 2385362i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.982143
Row_Buffer_Locality_read = 0.982143
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000188 
total_CMD = 2385362 
util_bw = 448 
Wasted_Col = 516 
Wasted_Row = 0 
Idle = 2384398 

BW Util Bottlenecks: 
RCDc_limit = 96 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 420 
rwq = 0 
CCDLc_limit_alone = 420 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 2385362 
n_nop = 2384906 
Read = 448 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 8 
n_pre = 0 
n_ref = 0 
n_req = 448 
total_req = 448 

Dual Bus Interface Util: 
issued_total_row = 8 
issued_total_col = 448 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000188 
Either_Row_CoL_Bus_Util = 0.000191 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001810 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00180979
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2385362 n_nop=2384906 n_act=8 n_pre=0 n_ref_event=0 n_req=448 n_rd=448 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001878
n_activity=1300 dram_eff=0.3446
bk0: 64a 2385290i bk1: 64a 2385290i bk2: 64a 2385290i bk3: 64a 2385290i bk4: 64a 2385290i bk5: 64a 2385290i bk6: 32a 2385320i bk7: 32a 2385320i bk8: 0a 2385362i bk9: 0a 2385362i bk10: 0a 2385362i bk11: 0a 2385362i bk12: 0a 2385362i bk13: 0a 2385362i bk14: 0a 2385362i bk15: 0a 2385362i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.982143
Row_Buffer_Locality_read = 0.982143
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000188 
total_CMD = 2385362 
util_bw = 448 
Wasted_Col = 516 
Wasted_Row = 0 
Idle = 2384398 

BW Util Bottlenecks: 
RCDc_limit = 96 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 420 
rwq = 0 
CCDLc_limit_alone = 420 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 2385362 
n_nop = 2384906 
Read = 448 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 8 
n_pre = 0 
n_ref = 0 
n_req = 448 
total_req = 448 

Dual Bus Interface Util: 
issued_total_row = 8 
issued_total_col = 448 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000188 
Either_Row_CoL_Bus_Util = 0.000191 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001795 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00179512
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2385362 n_nop=2384906 n_act=8 n_pre=0 n_ref_event=0 n_req=448 n_rd=448 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001878
n_activity=1300 dram_eff=0.3446
bk0: 64a 2385290i bk1: 64a 2385290i bk2: 64a 2385290i bk3: 64a 2385290i bk4: 64a 2385290i bk5: 64a 2385290i bk6: 32a 2385320i bk7: 32a 2385320i bk8: 0a 2385362i bk9: 0a 2385362i bk10: 0a 2385362i bk11: 0a 2385362i bk12: 0a 2385362i bk13: 0a 2385362i bk14: 0a 2385362i bk15: 0a 2385362i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.982143
Row_Buffer_Locality_read = 0.982143
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000188 
total_CMD = 2385362 
util_bw = 448 
Wasted_Col = 516 
Wasted_Row = 0 
Idle = 2384398 

BW Util Bottlenecks: 
RCDc_limit = 96 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 420 
rwq = 0 
CCDLc_limit_alone = 420 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 2385362 
n_nop = 2384906 
Read = 448 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 8 
n_pre = 0 
n_ref = 0 
n_req = 448 
total_req = 448 

Dual Bus Interface Util: 
issued_total_row = 8 
issued_total_col = 448 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000188 
Either_Row_CoL_Bus_Util = 0.000191 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001836 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.0018362
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2385362 n_nop=2384906 n_act=8 n_pre=0 n_ref_event=0 n_req=448 n_rd=448 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001878
n_activity=1300 dram_eff=0.3446
bk0: 64a 2385290i bk1: 64a 2385292i bk2: 64a 2385290i bk3: 64a 2385292i bk4: 64a 2385290i bk5: 64a 2385292i bk6: 32a 2385320i bk7: 32a 2385321i bk8: 0a 2385362i bk9: 0a 2385362i bk10: 0a 2385362i bk11: 0a 2385362i bk12: 0a 2385362i bk13: 0a 2385362i bk14: 0a 2385362i bk15: 0a 2385362i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.982143
Row_Buffer_Locality_read = 0.982143
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000188 
total_CMD = 2385362 
util_bw = 448 
Wasted_Col = 509 
Wasted_Row = 0 
Idle = 2384405 

BW Util Bottlenecks: 
RCDc_limit = 96 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 413 
rwq = 0 
CCDLc_limit_alone = 413 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 2385362 
n_nop = 2384906 
Read = 448 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 8 
n_pre = 0 
n_ref = 0 
n_req = 448 
total_req = 448 

Dual Bus Interface Util: 
issued_total_row = 8 
issued_total_col = 448 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000188 
Either_Row_CoL_Bus_Util = 0.000191 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001795 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00179512
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2385362 n_nop=2384906 n_act=8 n_pre=0 n_ref_event=0 n_req=448 n_rd=448 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001878
n_activity=1300 dram_eff=0.3446
bk0: 64a 2385292i bk1: 64a 2385291i bk2: 64a 2385292i bk3: 64a 2385291i bk4: 64a 2385292i bk5: 64a 2385291i bk6: 32a 2385321i bk7: 32a 2385320i bk8: 0a 2385362i bk9: 0a 2385362i bk10: 0a 2385362i bk11: 0a 2385362i bk12: 0a 2385362i bk13: 0a 2385362i bk14: 0a 2385362i bk15: 0a 2385362i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.982143
Row_Buffer_Locality_read = 0.982143
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000188 
total_CMD = 2385362 
util_bw = 448 
Wasted_Col = 506 
Wasted_Row = 0 
Idle = 2384408 

BW Util Bottlenecks: 
RCDc_limit = 96 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 410 
rwq = 0 
CCDLc_limit_alone = 410 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 2385362 
n_nop = 2384906 
Read = 448 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 8 
n_pre = 0 
n_ref = 0 
n_req = 448 
total_req = 448 

Dual Bus Interface Util: 
issued_total_row = 8 
issued_total_col = 448 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000188 
Either_Row_CoL_Bus_Util = 0.000191 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001711 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00171127
Memory Partition 12: 
Cache L2_bank_024:
MSHR contents

Cache L2_bank_025:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2385362 n_nop=2384906 n_act=8 n_pre=0 n_ref_event=0 n_req=448 n_rd=448 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001878
n_activity=1300 dram_eff=0.3446
bk0: 64a 2385291i bk1: 64a 2385290i bk2: 64a 2385291i bk3: 64a 2385290i bk4: 64a 2385291i bk5: 64a 2385290i bk6: 32a 2385320i bk7: 32a 2385320i bk8: 0a 2385362i bk9: 0a 2385362i bk10: 0a 2385362i bk11: 0a 2385362i bk12: 0a 2385362i bk13: 0a 2385362i bk14: 0a 2385362i bk15: 0a 2385362i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.982143
Row_Buffer_Locality_read = 0.982143
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000188 
total_CMD = 2385362 
util_bw = 448 
Wasted_Col = 513 
Wasted_Row = 0 
Idle = 2384401 

BW Util Bottlenecks: 
RCDc_limit = 96 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 417 
rwq = 0 
CCDLc_limit_alone = 417 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 2385362 
n_nop = 2384906 
Read = 448 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 8 
n_pre = 0 
n_ref = 0 
n_req = 448 
total_req = 448 

Dual Bus Interface Util: 
issued_total_row = 8 
issued_total_col = 448 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000188 
Either_Row_CoL_Bus_Util = 0.000191 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001711 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00171127
Memory Partition 13: 
Cache L2_bank_026:
MSHR contents

Cache L2_bank_027:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2385362 n_nop=2384906 n_act=8 n_pre=0 n_ref_event=0 n_req=448 n_rd=448 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001878
n_activity=1300 dram_eff=0.3446
bk0: 64a 2385290i bk1: 64a 2385290i bk2: 64a 2385290i bk3: 64a 2385290i bk4: 64a 2385290i bk5: 64a 2385290i bk6: 32a 2385320i bk7: 32a 2385320i bk8: 0a 2385362i bk9: 0a 2385362i bk10: 0a 2385362i bk11: 0a 2385362i bk12: 0a 2385362i bk13: 0a 2385362i bk14: 0a 2385362i bk15: 0a 2385362i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.982143
Row_Buffer_Locality_read = 0.982143
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000188 
total_CMD = 2385362 
util_bw = 448 
Wasted_Col = 516 
Wasted_Row = 0 
Idle = 2384398 

BW Util Bottlenecks: 
RCDc_limit = 96 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 420 
rwq = 0 
CCDLc_limit_alone = 420 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 2385362 
n_nop = 2384906 
Read = 448 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 8 
n_pre = 0 
n_ref = 0 
n_req = 448 
total_req = 448 

Dual Bus Interface Util: 
issued_total_row = 8 
issued_total_col = 448 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000188 
Either_Row_CoL_Bus_Util = 0.000191 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001766 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00176577
Memory Partition 14: 
Cache L2_bank_028:
MSHR contents

Cache L2_bank_029:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2385362 n_nop=2384906 n_act=8 n_pre=0 n_ref_event=0 n_req=448 n_rd=448 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001878
n_activity=1300 dram_eff=0.3446
bk0: 64a 2385290i bk1: 64a 2385290i bk2: 64a 2385290i bk3: 64a 2385290i bk4: 64a 2385290i bk5: 64a 2385290i bk6: 32a 2385320i bk7: 32a 2385320i bk8: 0a 2385362i bk9: 0a 2385362i bk10: 0a 2385362i bk11: 0a 2385362i bk12: 0a 2385362i bk13: 0a 2385362i bk14: 0a 2385362i bk15: 0a 2385362i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.982143
Row_Buffer_Locality_read = 0.982143
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000188 
total_CMD = 2385362 
util_bw = 448 
Wasted_Col = 516 
Wasted_Row = 0 
Idle = 2384398 

BW Util Bottlenecks: 
RCDc_limit = 96 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 420 
rwq = 0 
CCDLc_limit_alone = 420 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 2385362 
n_nop = 2384906 
Read = 448 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 8 
n_pre = 0 
n_ref = 0 
n_req = 448 
total_req = 448 

Dual Bus Interface Util: 
issued_total_row = 8 
issued_total_col = 448 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000188 
Either_Row_CoL_Bus_Util = 0.000191 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001836 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.0018362
Memory Partition 15: 
Cache L2_bank_030:
MSHR contents

Cache L2_bank_031:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2385362 n_nop=2384906 n_act=8 n_pre=0 n_ref_event=0 n_req=448 n_rd=448 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001878
n_activity=1300 dram_eff=0.3446
bk0: 64a 2385292i bk1: 64a 2385290i bk2: 64a 2385292i bk3: 64a 2385290i bk4: 64a 2385292i bk5: 64a 2385290i bk6: 32a 2385321i bk7: 32a 2385320i bk8: 0a 2385362i bk9: 0a 2385362i bk10: 0a 2385362i bk11: 0a 2385362i bk12: 0a 2385362i bk13: 0a 2385362i bk14: 0a 2385362i bk15: 0a 2385362i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.982143
Row_Buffer_Locality_read = 0.982143
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000188 
total_CMD = 2385362 
util_bw = 448 
Wasted_Col = 509 
Wasted_Row = 0 
Idle = 2384405 

BW Util Bottlenecks: 
RCDc_limit = 96 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 413 
rwq = 0 
CCDLc_limit_alone = 413 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 2385362 
n_nop = 2384906 
Read = 448 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 8 
n_pre = 0 
n_ref = 0 
n_req = 448 
total_req = 448 

Dual Bus Interface Util: 
issued_total_row = 8 
issued_total_col = 448 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000188 
Either_Row_CoL_Bus_Util = 0.000191 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001778 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00177751
Memory Partition 16: 
Cache L2_bank_032:
MSHR contents

Cache L2_bank_033:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[16]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2385362 n_nop=2384906 n_act=8 n_pre=0 n_ref_event=0 n_req=448 n_rd=448 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001878
n_activity=1300 dram_eff=0.3446
bk0: 64a 2385290i bk1: 64a 2385290i bk2: 64a 2385290i bk3: 64a 2385290i bk4: 64a 2385290i bk5: 64a 2385290i bk6: 32a 2385320i bk7: 32a 2385320i bk8: 0a 2385362i bk9: 0a 2385362i bk10: 0a 2385362i bk11: 0a 2385362i bk12: 0a 2385362i bk13: 0a 2385362i bk14: 0a 2385362i bk15: 0a 2385362i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.982143
Row_Buffer_Locality_read = 0.982143
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000188 
total_CMD = 2385362 
util_bw = 448 
Wasted_Col = 516 
Wasted_Row = 0 
Idle = 2384398 

BW Util Bottlenecks: 
RCDc_limit = 96 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 420 
rwq = 0 
CCDLc_limit_alone = 420 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 2385362 
n_nop = 2384906 
Read = 448 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 8 
n_pre = 0 
n_ref = 0 
n_req = 448 
total_req = 448 

Dual Bus Interface Util: 
issued_total_row = 8 
issued_total_col = 448 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000188 
Either_Row_CoL_Bus_Util = 0.000191 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001836 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.0018362
Memory Partition 17: 
Cache L2_bank_034:
MSHR contents

Cache L2_bank_035:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[17]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2385362 n_nop=2384906 n_act=8 n_pre=0 n_ref_event=0 n_req=448 n_rd=448 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001878
n_activity=1300 dram_eff=0.3446
bk0: 64a 2385292i bk1: 64a 2385292i bk2: 64a 2385292i bk3: 64a 2385292i bk4: 64a 2385292i bk5: 64a 2385292i bk6: 32a 2385321i bk7: 32a 2385321i bk8: 0a 2385362i bk9: 0a 2385362i bk10: 0a 2385362i bk11: 0a 2385362i bk12: 0a 2385362i bk13: 0a 2385362i bk14: 0a 2385362i bk15: 0a 2385362i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.982143
Row_Buffer_Locality_read = 0.982143
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000188 
total_CMD = 2385362 
util_bw = 448 
Wasted_Col = 502 
Wasted_Row = 0 
Idle = 2384412 

BW Util Bottlenecks: 
RCDc_limit = 96 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 406 
rwq = 0 
CCDLc_limit_alone = 406 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 2385362 
n_nop = 2384906 
Read = 448 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 8 
n_pre = 0 
n_ref = 0 
n_req = 448 
total_req = 448 

Dual Bus Interface Util: 
issued_total_row = 8 
issued_total_col = 448 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000188 
Either_Row_CoL_Bus_Util = 0.000191 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001754 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00175403
Memory Partition 18: 
Cache L2_bank_036:
MSHR contents

Cache L2_bank_037:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[18]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2385362 n_nop=2384906 n_act=8 n_pre=0 n_ref_event=0 n_req=448 n_rd=448 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001878
n_activity=1300 dram_eff=0.3446
bk0: 64a 2385291i bk1: 64a 2385291i bk2: 64a 2385291i bk3: 64a 2385291i bk4: 64a 2385291i bk5: 64a 2385291i bk6: 32a 2385320i bk7: 32a 2385320i bk8: 0a 2385362i bk9: 0a 2385362i bk10: 0a 2385362i bk11: 0a 2385362i bk12: 0a 2385362i bk13: 0a 2385362i bk14: 0a 2385362i bk15: 0a 2385362i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.982143
Row_Buffer_Locality_read = 0.982143
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000188 
total_CMD = 2385362 
util_bw = 448 
Wasted_Col = 510 
Wasted_Row = 0 
Idle = 2384404 

BW Util Bottlenecks: 
RCDc_limit = 96 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 414 
rwq = 0 
CCDLc_limit_alone = 414 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 2385362 
n_nop = 2384906 
Read = 448 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 8 
n_pre = 0 
n_ref = 0 
n_req = 448 
total_req = 448 

Dual Bus Interface Util: 
issued_total_row = 8 
issued_total_col = 448 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000188 
Either_Row_CoL_Bus_Util = 0.000191 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001669 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00166851
Memory Partition 19: 
Cache L2_bank_038:
MSHR contents

Cache L2_bank_039:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[19]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2385362 n_nop=2384906 n_act=8 n_pre=0 n_ref_event=0 n_req=448 n_rd=448 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001878
n_activity=1300 dram_eff=0.3446
bk0: 64a 2385290i bk1: 64a 2385290i bk2: 64a 2385290i bk3: 64a 2385290i bk4: 64a 2385290i bk5: 64a 2385290i bk6: 32a 2385320i bk7: 32a 2385320i bk8: 0a 2385362i bk9: 0a 2385362i bk10: 0a 2385362i bk11: 0a 2385362i bk12: 0a 2385362i bk13: 0a 2385362i bk14: 0a 2385362i bk15: 0a 2385362i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.982143
Row_Buffer_Locality_read = 0.982143
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000188 
total_CMD = 2385362 
util_bw = 448 
Wasted_Col = 516 
Wasted_Row = 0 
Idle = 2384398 

BW Util Bottlenecks: 
RCDc_limit = 96 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 420 
rwq = 0 
CCDLc_limit_alone = 420 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 2385362 
n_nop = 2384906 
Read = 448 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 8 
n_pre = 0 
n_ref = 0 
n_req = 448 
total_req = 448 

Dual Bus Interface Util: 
issued_total_row = 8 
issued_total_col = 448 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000188 
Either_Row_CoL_Bus_Util = 0.000191 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001733 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00173349
Memory Partition 20: 
Cache L2_bank_040:
MSHR contents

Cache L2_bank_041:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[20]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2385362 n_nop=2384906 n_act=8 n_pre=0 n_ref_event=0 n_req=448 n_rd=448 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001878
n_activity=1300 dram_eff=0.3446
bk0: 64a 2385290i bk1: 64a 2385290i bk2: 64a 2385290i bk3: 64a 2385290i bk4: 64a 2385290i bk5: 64a 2385290i bk6: 32a 2385320i bk7: 32a 2385320i bk8: 0a 2385362i bk9: 0a 2385362i bk10: 0a 2385362i bk11: 0a 2385362i bk12: 0a 2385362i bk13: 0a 2385362i bk14: 0a 2385362i bk15: 0a 2385362i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.982143
Row_Buffer_Locality_read = 0.982143
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000188 
total_CMD = 2385362 
util_bw = 448 
Wasted_Col = 516 
Wasted_Row = 0 
Idle = 2384398 

BW Util Bottlenecks: 
RCDc_limit = 96 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 420 
rwq = 0 
CCDLc_limit_alone = 420 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 2385362 
n_nop = 2384906 
Read = 448 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 8 
n_pre = 0 
n_ref = 0 
n_req = 448 
total_req = 448 

Dual Bus Interface Util: 
issued_total_row = 8 
issued_total_col = 448 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000188 
Either_Row_CoL_Bus_Util = 0.000191 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001836 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.0018362
Memory Partition 21: 
Cache L2_bank_042:
MSHR contents

Cache L2_bank_043:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[21]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2385362 n_nop=2384906 n_act=8 n_pre=0 n_ref_event=0 n_req=448 n_rd=448 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001878
n_activity=1300 dram_eff=0.3446
bk0: 64a 2385290i bk1: 64a 2385292i bk2: 64a 2385290i bk3: 64a 2385292i bk4: 64a 2385290i bk5: 64a 2385292i bk6: 32a 2385320i bk7: 32a 2385321i bk8: 0a 2385362i bk9: 0a 2385362i bk10: 0a 2385362i bk11: 0a 2385362i bk12: 0a 2385362i bk13: 0a 2385362i bk14: 0a 2385362i bk15: 0a 2385362i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.982143
Row_Buffer_Locality_read = 0.982143
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000188 
total_CMD = 2385362 
util_bw = 448 
Wasted_Col = 509 
Wasted_Row = 0 
Idle = 2384405 

BW Util Bottlenecks: 
RCDc_limit = 96 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 413 
rwq = 0 
CCDLc_limit_alone = 413 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 2385362 
n_nop = 2384906 
Read = 448 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 8 
n_pre = 0 
n_ref = 0 
n_req = 448 
total_req = 448 

Dual Bus Interface Util: 
issued_total_row = 8 
issued_total_col = 448 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000188 
Either_Row_CoL_Bus_Util = 0.000191 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001775 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00177457
Memory Partition 22: 
Cache L2_bank_044:
MSHR contents

Cache L2_bank_045:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[22]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2385362 n_nop=2384906 n_act=8 n_pre=0 n_ref_event=0 n_req=448 n_rd=448 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001878
n_activity=1300 dram_eff=0.3446
bk0: 64a 2385290i bk1: 64a 2385291i bk2: 64a 2385290i bk3: 64a 2385291i bk4: 64a 2385290i bk5: 64a 2385291i bk6: 32a 2385320i bk7: 32a 2385320i bk8: 0a 2385362i bk9: 0a 2385362i bk10: 0a 2385362i bk11: 0a 2385362i bk12: 0a 2385362i bk13: 0a 2385362i bk14: 0a 2385362i bk15: 0a 2385362i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.982143
Row_Buffer_Locality_read = 0.982143
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000188 
total_CMD = 2385362 
util_bw = 448 
Wasted_Col = 513 
Wasted_Row = 0 
Idle = 2384401 

BW Util Bottlenecks: 
RCDc_limit = 96 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 417 
rwq = 0 
CCDLc_limit_alone = 417 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 2385362 
n_nop = 2384906 
Read = 448 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 8 
n_pre = 0 
n_ref = 0 
n_req = 448 
total_req = 448 

Dual Bus Interface Util: 
issued_total_row = 8 
issued_total_col = 448 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000188 
Either_Row_CoL_Bus_Util = 0.000191 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001752 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00175235
Memory Partition 23: 
Cache L2_bank_046:
MSHR contents

Cache L2_bank_047:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[23]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2385362 n_nop=2384906 n_act=8 n_pre=0 n_ref_event=0 n_req=448 n_rd=448 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001878
n_activity=1300 dram_eff=0.3446
bk0: 64a 2385290i bk1: 64a 2385290i bk2: 64a 2385290i bk3: 64a 2385290i bk4: 64a 2385290i bk5: 64a 2385290i bk6: 32a 2385320i bk7: 32a 2385320i bk8: 0a 2385362i bk9: 0a 2385362i bk10: 0a 2385362i bk11: 0a 2385362i bk12: 0a 2385362i bk13: 0a 2385362i bk14: 0a 2385362i bk15: 0a 2385362i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.982143
Row_Buffer_Locality_read = 0.982143
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000188 
total_CMD = 2385362 
util_bw = 448 
Wasted_Col = 516 
Wasted_Row = 0 
Idle = 2384398 

BW Util Bottlenecks: 
RCDc_limit = 96 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 420 
rwq = 0 
CCDLc_limit_alone = 420 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 2385362 
n_nop = 2384906 
Read = 448 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 8 
n_pre = 0 
n_ref = 0 
n_req = 448 
total_req = 448 

Dual Bus Interface Util: 
issued_total_row = 8 
issued_total_col = 448 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000188 
Either_Row_CoL_Bus_Util = 0.000191 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001795 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00179512
Memory Partition 24: 
Cache L2_bank_048:
MSHR contents

Cache L2_bank_049:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[24]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2385362 n_nop=2384906 n_act=8 n_pre=0 n_ref_event=0 n_req=448 n_rd=448 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001878
n_activity=1300 dram_eff=0.3446
bk0: 64a 2385292i bk1: 64a 2385291i bk2: 64a 2385292i bk3: 64a 2385291i bk4: 64a 2385292i bk5: 64a 2385291i bk6: 32a 2385321i bk7: 32a 2385320i bk8: 0a 2385362i bk9: 0a 2385362i bk10: 0a 2385362i bk11: 0a 2385362i bk12: 0a 2385362i bk13: 0a 2385362i bk14: 0a 2385362i bk15: 0a 2385362i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.982143
Row_Buffer_Locality_read = 0.982143
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000188 
total_CMD = 2385362 
util_bw = 448 
Wasted_Col = 506 
Wasted_Row = 0 
Idle = 2384408 

BW Util Bottlenecks: 
RCDc_limit = 96 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 410 
rwq = 0 
CCDLc_limit_alone = 410 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 2385362 
n_nop = 2384906 
Read = 448 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 8 
n_pre = 0 
n_ref = 0 
n_req = 448 
total_req = 448 

Dual Bus Interface Util: 
issued_total_row = 8 
issued_total_col = 448 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000188 
Either_Row_CoL_Bus_Util = 0.000191 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001752 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00175235
Memory Partition 25: 
Cache L2_bank_050:
MSHR contents

Cache L2_bank_051:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[25]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2385362 n_nop=2384906 n_act=8 n_pre=0 n_ref_event=0 n_req=448 n_rd=448 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001878
n_activity=1300 dram_eff=0.3446
bk0: 64a 2385291i bk1: 64a 2385290i bk2: 64a 2385291i bk3: 64a 2385290i bk4: 64a 2385291i bk5: 64a 2385290i bk6: 32a 2385320i bk7: 32a 2385320i bk8: 0a 2385362i bk9: 0a 2385362i bk10: 0a 2385362i bk11: 0a 2385362i bk12: 0a 2385362i bk13: 0a 2385362i bk14: 0a 2385362i bk15: 0a 2385362i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.982143
Row_Buffer_Locality_read = 0.982143
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000188 
total_CMD = 2385362 
util_bw = 448 
Wasted_Col = 513 
Wasted_Row = 0 
Idle = 2384401 

BW Util Bottlenecks: 
RCDc_limit = 96 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 417 
rwq = 0 
CCDLc_limit_alone = 417 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 2385362 
n_nop = 2384906 
Read = 448 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 8 
n_pre = 0 
n_ref = 0 
n_req = 448 
total_req = 448 

Dual Bus Interface Util: 
issued_total_row = 8 
issued_total_col = 448 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000188 
Either_Row_CoL_Bus_Util = 0.000191 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001729 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00172888
Memory Partition 26: 
Cache L2_bank_052:
MSHR contents

Cache L2_bank_053:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[26]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2385362 n_nop=2384906 n_act=8 n_pre=0 n_ref_event=0 n_req=448 n_rd=448 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001878
n_activity=1300 dram_eff=0.3446
bk0: 64a 2385290i bk1: 64a 2385290i bk2: 64a 2385290i bk3: 64a 2385290i bk4: 64a 2385290i bk5: 64a 2385290i bk6: 32a 2385320i bk7: 32a 2385320i bk8: 0a 2385362i bk9: 0a 2385362i bk10: 0a 2385362i bk11: 0a 2385362i bk12: 0a 2385362i bk13: 0a 2385362i bk14: 0a 2385362i bk15: 0a 2385362i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.982143
Row_Buffer_Locality_read = 0.982143
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000188 
total_CMD = 2385362 
util_bw = 448 
Wasted_Col = 516 
Wasted_Row = 0 
Idle = 2384398 

BW Util Bottlenecks: 
RCDc_limit = 96 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 420 
rwq = 0 
CCDLc_limit_alone = 420 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 2385362 
n_nop = 2384906 
Read = 448 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 8 
n_pre = 0 
n_ref = 0 
n_req = 448 
total_req = 448 

Dual Bus Interface Util: 
issued_total_row = 8 
issued_total_col = 448 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000188 
Either_Row_CoL_Bus_Util = 0.000191 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001795 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00179512
Memory Partition 27: 
Cache L2_bank_054:
MSHR contents

Cache L2_bank_055:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[27]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2385362 n_nop=2384906 n_act=8 n_pre=0 n_ref_event=0 n_req=448 n_rd=448 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001878
n_activity=1300 dram_eff=0.3446
bk0: 64a 2385290i bk1: 64a 2385290i bk2: 64a 2385290i bk3: 64a 2385290i bk4: 64a 2385290i bk5: 64a 2385290i bk6: 32a 2385320i bk7: 32a 2385320i bk8: 0a 2385362i bk9: 0a 2385362i bk10: 0a 2385362i bk11: 0a 2385362i bk12: 0a 2385362i bk13: 0a 2385362i bk14: 0a 2385362i bk15: 0a 2385362i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.982143
Row_Buffer_Locality_read = 0.982143
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000188 
total_CMD = 2385362 
util_bw = 448 
Wasted_Col = 516 
Wasted_Row = 0 
Idle = 2384398 

BW Util Bottlenecks: 
RCDc_limit = 96 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 420 
rwq = 0 
CCDLc_limit_alone = 420 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 2385362 
n_nop = 2384906 
Read = 448 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 8 
n_pre = 0 
n_ref = 0 
n_req = 448 
total_req = 448 

Dual Bus Interface Util: 
issued_total_row = 8 
issued_total_col = 448 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000188 
Either_Row_CoL_Bus_Util = 0.000191 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001836 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.0018362
Memory Partition 28: 
Cache L2_bank_056:
MSHR contents

Cache L2_bank_057:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[28]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2385362 n_nop=2384906 n_act=8 n_pre=0 n_ref_event=0 n_req=448 n_rd=448 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001878
n_activity=1300 dram_eff=0.3446
bk0: 64a 2385292i bk1: 64a 2385290i bk2: 64a 2385292i bk3: 64a 2385290i bk4: 64a 2385292i bk5: 64a 2385290i bk6: 32a 2385321i bk7: 32a 2385320i bk8: 0a 2385362i bk9: 0a 2385362i bk10: 0a 2385362i bk11: 0a 2385362i bk12: 0a 2385362i bk13: 0a 2385362i bk14: 0a 2385362i bk15: 0a 2385362i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.982143
Row_Buffer_Locality_read = 0.982143
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000188 
total_CMD = 2385362 
util_bw = 448 
Wasted_Col = 509 
Wasted_Row = 0 
Idle = 2384405 

BW Util Bottlenecks: 
RCDc_limit = 96 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 413 
rwq = 0 
CCDLc_limit_alone = 413 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 2385362 
n_nop = 2384906 
Read = 448 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 8 
n_pre = 0 
n_ref = 0 
n_req = 448 
total_req = 448 

Dual Bus Interface Util: 
issued_total_row = 8 
issued_total_col = 448 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000188 
Either_Row_CoL_Bus_Util = 0.000191 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001795 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00179512
Memory Partition 29: 
Cache L2_bank_058:
MSHR contents

Cache L2_bank_059:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[29]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2385362 n_nop=2384906 n_act=8 n_pre=0 n_ref_event=0 n_req=448 n_rd=448 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001878
n_activity=1300 dram_eff=0.3446
bk0: 64a 2385291i bk1: 64a 2385290i bk2: 64a 2385291i bk3: 64a 2385290i bk4: 64a 2385291i bk5: 64a 2385290i bk6: 32a 2385320i bk7: 32a 2385320i bk8: 0a 2385362i bk9: 0a 2385362i bk10: 0a 2385362i bk11: 0a 2385362i bk12: 0a 2385362i bk13: 0a 2385362i bk14: 0a 2385362i bk15: 0a 2385362i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.982143
Row_Buffer_Locality_read = 0.982143
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000188 
total_CMD = 2385362 
util_bw = 448 
Wasted_Col = 513 
Wasted_Row = 0 
Idle = 2384401 

BW Util Bottlenecks: 
RCDc_limit = 96 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 417 
rwq = 0 
CCDLc_limit_alone = 417 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 2385362 
n_nop = 2384906 
Read = 448 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 8 
n_pre = 0 
n_ref = 0 
n_req = 448 
total_req = 448 

Dual Bus Interface Util: 
issued_total_row = 8 
issued_total_col = 448 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000188 
Either_Row_CoL_Bus_Util = 0.000191 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001752 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00175235
Memory Partition 30: 
Cache L2_bank_060:
MSHR contents

Cache L2_bank_061:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[30]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2385362 n_nop=2384906 n_act=8 n_pre=0 n_ref_event=0 n_req=448 n_rd=448 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001878
n_activity=1300 dram_eff=0.3446
bk0: 64a 2385290i bk1: 64a 2385290i bk2: 64a 2385290i bk3: 64a 2385290i bk4: 64a 2385290i bk5: 64a 2385290i bk6: 32a 2385320i bk7: 32a 2385320i bk8: 0a 2385362i bk9: 0a 2385362i bk10: 0a 2385362i bk11: 0a 2385362i bk12: 0a 2385362i bk13: 0a 2385362i bk14: 0a 2385362i bk15: 0a 2385362i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.982143
Row_Buffer_Locality_read = 0.982143
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000188 
total_CMD = 2385362 
util_bw = 448 
Wasted_Col = 516 
Wasted_Row = 0 
Idle = 2384398 

BW Util Bottlenecks: 
RCDc_limit = 96 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 420 
rwq = 0 
CCDLc_limit_alone = 420 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 2385362 
n_nop = 2384906 
Read = 448 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 8 
n_pre = 0 
n_ref = 0 
n_req = 448 
total_req = 448 

Dual Bus Interface Util: 
issued_total_row = 8 
issued_total_col = 448 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000188 
Either_Row_CoL_Bus_Util = 0.000191 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001795 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00179512
Memory Partition 31: 
Cache L2_bank_062:
MSHR contents

Cache L2_bank_063:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[31]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2385362 n_nop=2384906 n_act=8 n_pre=0 n_ref_event=0 n_req=448 n_rd=448 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001878
n_activity=1300 dram_eff=0.3446
bk0: 64a 2385290i bk1: 64a 2385290i bk2: 64a 2385290i bk3: 64a 2385290i bk4: 64a 2385290i bk5: 64a 2385290i bk6: 32a 2385320i bk7: 32a 2385320i bk8: 0a 2385362i bk9: 0a 2385362i bk10: 0a 2385362i bk11: 0a 2385362i bk12: 0a 2385362i bk13: 0a 2385362i bk14: 0a 2385362i bk15: 0a 2385362i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.982143
Row_Buffer_Locality_read = 0.982143
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000188 
total_CMD = 2385362 
util_bw = 448 
Wasted_Col = 516 
Wasted_Row = 0 
Idle = 2384398 

BW Util Bottlenecks: 
RCDc_limit = 96 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 420 
rwq = 0 
CCDLc_limit_alone = 420 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 2385362 
n_nop = 2384906 
Read = 448 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 8 
n_pre = 0 
n_ref = 0 
n_req = 448 
total_req = 448 

Dual Bus Interface Util: 
issued_total_row = 8 
issued_total_col = 448 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000188 
Either_Row_CoL_Bus_Util = 0.000191 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001836 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.0018362

========= L2 cache stats =========
L2_cache_bank[0]: Access = 294, Miss = 224, Miss_rate = 0.762, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[1]: Access = 224, Miss = 224, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 224, Miss = 224, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 224, Miss = 224, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 280, Miss = 280, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 224, Miss = 224, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 224, Miss = 224, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 224, Miss = 224, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 224, Miss = 224, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 224, Miss = 224, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 224, Miss = 224, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 224, Miss = 224, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[12]: Access = 224, Miss = 224, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[13]: Access = 224, Miss = 224, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[14]: Access = 224, Miss = 224, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[15]: Access = 224, Miss = 224, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[16]: Access = 224, Miss = 224, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[17]: Access = 224, Miss = 224, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[18]: Access = 224, Miss = 224, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[19]: Access = 224, Miss = 224, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[20]: Access = 224, Miss = 224, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[21]: Access = 224, Miss = 224, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[22]: Access = 224, Miss = 224, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[23]: Access = 224, Miss = 224, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[24]: Access = 224, Miss = 224, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[25]: Access = 224, Miss = 224, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[26]: Access = 224, Miss = 224, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[27]: Access = 224, Miss = 224, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[28]: Access = 224, Miss = 224, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[29]: Access = 224, Miss = 224, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[30]: Access = 224, Miss = 224, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[31]: Access = 224, Miss = 224, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[32]: Access = 224, Miss = 224, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[33]: Access = 224, Miss = 224, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[34]: Access = 224, Miss = 224, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[35]: Access = 224, Miss = 224, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[36]: Access = 224, Miss = 224, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[37]: Access = 224, Miss = 224, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[38]: Access = 224, Miss = 224, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[39]: Access = 224, Miss = 224, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[40]: Access = 224, Miss = 224, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[41]: Access = 224, Miss = 224, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[42]: Access = 224, Miss = 224, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[43]: Access = 224, Miss = 224, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[44]: Access = 224, Miss = 224, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[45]: Access = 224, Miss = 224, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[46]: Access = 224, Miss = 224, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[47]: Access = 224, Miss = 224, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[48]: Access = 224, Miss = 224, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[49]: Access = 224, Miss = 224, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[50]: Access = 224, Miss = 224, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[51]: Access = 224, Miss = 224, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[52]: Access = 224, Miss = 224, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[53]: Access = 224, Miss = 224, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[54]: Access = 224, Miss = 224, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[55]: Access = 224, Miss = 224, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[56]: Access = 224, Miss = 224, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[57]: Access = 224, Miss = 224, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[58]: Access = 224, Miss = 224, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[59]: Access = 224, Miss = 224, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[60]: Access = 224, Miss = 224, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[61]: Access = 224, Miss = 224, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[62]: Access = 224, Miss = 224, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[63]: Access = 224, Miss = 224, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 14462
L2_total_cache_misses = 14392
L2_total_cache_miss_rate = 0.9952
L2_total_cache_pending_hits = 0
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 70
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 3584
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 10752
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 55
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 14406
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 56
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.000
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=14462
icnt_total_pkts_simt_to_mem=14462
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 14462
Req_Network_cycles = 3176745
Req_Network_injected_packets_per_cycle =       0.0046 
Req_Network_conflicts_per_cycle =       0.0101
Req_Network_conflicts_per_cycle_util =       2.7366
Req_Bank_Level_Parallism =       1.2342
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       0.0153
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.0001

Reply_Network_injected_packets_num = 14462
Reply_Network_cycles = 3176745
Reply_Network_injected_packets_per_cycle =        0.0046
Reply_Network_conflicts_per_cycle =        0.0000
Reply_Network_conflicts_per_cycle_util =       0.0142
Reply_Bank_Level_Parallism =       1.7103
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.0000
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0001
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 2 hrs, 4 min, 27 sec (7467 sec)
gpgpu_simulation_rate = 56582 (inst/sec)
gpgpu_simulation_rate = 425 (cycle/sec)
gpgpu_silicon_slowdown = 2663529x
GPGPU-Sim: detected inactive GPU simulation thread
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffcdbdccecc..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffcdbdccec0..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffcdbdcceb8..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffcdbdcceb0..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffcdbdccec8..

GPGPU-Sim PTX: cudaLaunch for 0x0x4123e6 (mode=performance simulation) on stream 1
GPGPU-Sim PTX: PDOM analysis already done for _Z25ethash_calculate_dag_itemjP8hash64_tmS0_j 
GPGPU-Sim PTX: pushing kernel '_Z25ethash_calculate_dag_itemjP8hash64_tmS0_j' to stream 1, gridDim= (4,1,1) blockDim = (256,1,1) 
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim API:    stream 1 has 1 operations
GPGPU-Sim API:       0 :  stream operation kernel
GPGPU-Sim uArch: Shader 28 bind to kernel 8 '_Z25ethash_calculate_dag_itemjP8hash64_tmS0_j'
GPGPU-Sim: Reconfigure L1 cache to 128KB
GPGPU-Sim uArch: Shader 29 bind to kernel 8 '_Z25ethash_calculate_dag_itemjP8hash64_tmS0_j'
GPGPU-Sim uArch: Shader 30 bind to kernel 8 '_Z25ethash_calculate_dag_itemjP8hash64_tmS0_j'
GPGPU-Sim uArch: Shader 31 bind to kernel 8 '_Z25ethash_calculate_dag_itemjP8hash64_tmS0_j'
Destroy streams for kernel 8: size 0
kernel_name = _Z25ethash_calculate_dag_itemjP8hash64_tmS0_j 
kernel_launch_uid = 8 
gpu_sim_cycle = 454910
gpu_sim_insn = 60357796
gpu_ipc =     132.6807
gpu_tot_sim_cycle = 3631655
gpu_tot_sim_insn = 482861888
gpu_tot_ipc =     132.9592
gpu_tot_issued_cta = 32
gpu_occupancy = 12.4941% 
gpu_tot_occupancy = 12.4941% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       0.0045
partiton_level_parallism_total  =       0.0046
partiton_level_parallism_util =       1.2344
partiton_level_parallism_util_total  =       1.2342
L2_BW  =       0.1644 GB/Sec
L2_BW_total  =       0.1648 GB/Sec
gpu_total_sim_rate=53514

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 17410, Miss = 514, Miss_rate = 0.030, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 17410, Miss = 518, Miss_rate = 0.030, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 17410, Miss = 518, Miss_rate = 0.030, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 17412, Miss = 522, Miss_rate = 0.030, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 17410, Miss = 520, Miss_rate = 0.030, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 17412, Miss = 520, Miss_rate = 0.030, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 17410, Miss = 518, Miss_rate = 0.030, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 17410, Miss = 520, Miss_rate = 0.030, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 17410, Miss = 520, Miss_rate = 0.030, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 17412, Miss = 520, Miss_rate = 0.030, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 17412, Miss = 520, Miss_rate = 0.030, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 17410, Miss = 520, Miss_rate = 0.030, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 17410, Miss = 520, Miss_rate = 0.030, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 17410, Miss = 518, Miss_rate = 0.030, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 17410, Miss = 518, Miss_rate = 0.030, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 17410, Miss = 520, Miss_rate = 0.030, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 17410, Miss = 520, Miss_rate = 0.030, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 17410, Miss = 518, Miss_rate = 0.030, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 17410, Miss = 518, Miss_rate = 0.030, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 17412, Miss = 522, Miss_rate = 0.030, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 17410, Miss = 520, Miss_rate = 0.030, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 17412, Miss = 520, Miss_rate = 0.030, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 17410, Miss = 518, Miss_rate = 0.030, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 17410, Miss = 520, Miss_rate = 0.030, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 17410, Miss = 520, Miss_rate = 0.030, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 17410, Miss = 518, Miss_rate = 0.030, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 17412, Miss = 520, Miss_rate = 0.030, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 17414, Miss = 522, Miss_rate = 0.030, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[28]: Access = 17410, Miss = 520, Miss_rate = 0.030, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[29]: Access = 17410, Miss = 518, Miss_rate = 0.030, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[30]: Access = 17410, Miss = 518, Miss_rate = 0.030, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[31]: Access = 17410, Miss = 520, Miss_rate = 0.030, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[32]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[33]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[34]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[35]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[36]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[37]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[38]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[39]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[40]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[41]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[42]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[43]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[44]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[45]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[46]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[47]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[48]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[49]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[50]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[51]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[52]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[53]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[54]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[55]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[56]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[57]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[58]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[59]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[60]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[61]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[62]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[63]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[64]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[65]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[66]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[67]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[68]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[69]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[70]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[71]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[72]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[73]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[74]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[75]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[76]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[77]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[78]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[79]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 557138
	L1D_total_cache_misses = 16618
	L1D_total_cache_miss_rate = 0.0298
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.038
	L1D_cache_fill_port_util = 0.001
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 540520
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 8254
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 8300
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 64
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 557074
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 64

Total_core_cache_fail_stats:
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 
distro:
94040, 94013, 94013, 94013, 94013, 94013, 94013, 94013, 
gpgpu_n_tot_thrd_icount = 795388960
gpgpu_n_tot_w_icount = 24855905
gpgpu_n_stall_shd_mem = 293906
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 16462
gpgpu_n_mem_write_global = 64
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 8421376
gpgpu_n_store_insn = 64
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 393216
gpgpu_n_param_mem_insn = 40960
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 293906
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:6837714	W0_Idle:71993	W0_Scoreboard:25501753	W1:864	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:12582912	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:11484416
single_issue_nums: WS0:6017696	WS1:6016832	WS2:6016832	WS3:6016832	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 131696 {8:16462,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 2560 {40:64,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 658480 {40:16462,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 512 {8:64,}
maxmflatency = 1024 
max_icnt2mem_latency = 597 
maxmrqlatency = 36 
max_icnt2sh_latency = 4 
averagemflatency = 693 
avg_icnt2mem_latency = 292 
avg_mrq_latency = 13 
avg_icnt2sh_latency = 2 
mrq_lat_table:1908 	908 	2316 	4636 	5700 	916 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	142 	1160 	15220 	4 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	230 	472 	920 	3100 	10604 	1200 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	16502 	24 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	68 	0 	32 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:      6334      5922      6334      5922      6334      5922      6334      5922         0         0         0         0         0         0         0         0 
dram[1]:      6321      5908      6321      5908      6321      5908      6321      5908         0         0         0         0         0         0         0         0 
dram[2]:      6309      5895      6309      5895      6309      5895      6309      5895         0         0         0         0         0         0         0         0 
dram[3]:      6297      5883      6297      5883      6297      5883      6297      5883         0         0         0         0         0         0         0         0 
dram[4]:      6282      5870      6282      5870      6282      5870      6282      5870         0         0         0         0         0         0         0         0 
dram[5]:      6269      5856      6269      5856      6269      5856      6269      5856         0         0         0         0         0         0         0         0 
dram[6]:      6257      5843      6257      5843      6257      5843      6257      5843         0         0         0         0         0         0         0         0 
dram[7]:      6245      5831      6245      5831      6245      5831      6245      5831         0         0         0         0         0         0         0         0 
dram[8]:      5611      6024      5611      6024      5611      6024      5611      6024         0         0         0         0         0         0         0         0 
dram[9]:      5598      6012      5598      6012      5598      6012      5598      6012         0         0         0         0         0         0         0         0 
dram[10]:      5586      6000      5586      6000      5586      6000      5586      6000         0         0         0         0         0         0         0         0 
dram[11]:      5574      5985      5574      5985      5574      5985      5574      5985         0         0         0         0         0         0         0         0 
dram[12]:      5559      5972      5559      5972      5559      5972      5559      5972         0         0         0         0         0         0         0         0 
dram[13]:      5546      5960      5546      5960      5546      5960      5546      5960         0         0         0         0         0         0         0         0 
dram[14]:      5534      5948      5534      5948      5534      5948      5534      5948         0         0         0         0         0         0         0         0 
dram[15]:      5522      5934      5522      5934      5522      5934      5522      5934         0         0         0         0         0         0         0         0 
dram[16]:      5715      6128      5715      6128      5715      6128      5715      6128         0         0         0         0         0         0         0         0 
dram[17]:      5703      6116      5703      6116      5703      6116      5703      6116         0         0         0         0         0         0         0         0 
dram[18]:      5688      6101      5688      6101      5688      6101      5688      6101         0         0         0         0         0         0         0         0 
dram[19]:      5675      6088      5675      6088      5675      6088      5675      6088         0         0         0         0         0         0         0         0 
dram[20]:      5663      6076      5663      6076      5663      6076      5663      6076         0         0         0         0         0         0         0         0 
dram[21]:      5650      6064      5650      6064      5650      6064      5650      6064         0         0         0         0         0         0         0         0 
dram[22]:      5637      6049      5637      6049      5637      6049      5637      6049         0         0         0         0         0         0         0         0 
dram[23]:      5623      6036      5623      6036      5623      6036      5623      6036         0         0         0         0         0         0         0         0 
dram[24]:      5819      6230      5819      6230      5819      6230      5819      6230         0         0         0         0         0         0         0         0 
dram[25]:      5804      6217      5804      6217      5804      6217      5804      6217         0         0         0         0         0         0         0         0 
dram[26]:      5791      6204      5791      6204      5791      6204      5791      6204         0         0         0         0         0         0         0         0 
dram[27]:      5779      6192      5779      6192      5779      6192      5779      6192         0         0         0         0         0         0         0         0 
dram[28]:      5767      6179      5767      6179      5767      6179      5767      6179         0         0         0         0         0         0         0         0 
dram[29]:      5752      6165      5752      6165      5752      6165      5752      6165         0         0         0         0         0         0         0         0 
dram[30]:      5739      6152      5739      6152      5739      6152      5739      6152         0         0         0         0         0         0         0         0 
dram[31]:      5727      6140      5727      6140      5727      6140      5727      6140         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[6]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[7]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[8]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[9]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[10]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[11]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[12]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[13]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[14]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[15]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[16]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[17]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[18]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[19]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[20]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[21]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[22]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[23]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[24]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[25]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[26]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[27]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[28]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[29]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[30]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[31]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 16384/256 = 64.000000
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        64        64        64        64        64        64        64        64         0         0         0         0         0         0         0         0 
dram[1]:        64        64        64        64        64        64        64        64         0         0         0         0         0         0         0         0 
dram[2]:        64        64        64        64        64        64        64        64         0         0         0         0         0         0         0         0 
dram[3]:        64        64        64        64        64        64        64        64         0         0         0         0         0         0         0         0 
dram[4]:        64        64        64        64        64        64        64        64         0         0         0         0         0         0         0         0 
dram[5]:        64        64        64        64        64        64        64        64         0         0         0         0         0         0         0         0 
dram[6]:        64        64        64        64        64        64        64        64         0         0         0         0         0         0         0         0 
dram[7]:        64        64        64        64        64        64        64        64         0         0         0         0         0         0         0         0 
dram[8]:        64        64        64        64        64        64        64        64         0         0         0         0         0         0         0         0 
dram[9]:        64        64        64        64        64        64        64        64         0         0         0         0         0         0         0         0 
dram[10]:        64        64        64        64        64        64        64        64         0         0         0         0         0         0         0         0 
dram[11]:        64        64        64        64        64        64        64        64         0         0         0         0         0         0         0         0 
dram[12]:        64        64        64        64        64        64        64        64         0         0         0         0         0         0         0         0 
dram[13]:        64        64        64        64        64        64        64        64         0         0         0         0         0         0         0         0 
dram[14]:        64        64        64        64        64        64        64        64         0         0         0         0         0         0         0         0 
dram[15]:        64        64        64        64        64        64        64        64         0         0         0         0         0         0         0         0 
dram[16]:        64        64        64        64        64        64        64        64         0         0         0         0         0         0         0         0 
dram[17]:        64        64        64        64        64        64        64        64         0         0         0         0         0         0         0         0 
dram[18]:        64        64        64        64        64        64        64        64         0         0         0         0         0         0         0         0 
dram[19]:        64        64        64        64        64        64        64        64         0         0         0         0         0         0         0         0 
dram[20]:        64        64        64        64        64        64        64        64         0         0         0         0         0         0         0         0 
dram[21]:        64        64        64        64        64        64        64        64         0         0         0         0         0         0         0         0 
dram[22]:        64        64        64        64        64        64        64        64         0         0         0         0         0         0         0         0 
dram[23]:        64        64        64        64        64        64        64        64         0         0         0         0         0         0         0         0 
dram[24]:        64        64        64        64        64        64        64        64         0         0         0         0         0         0         0         0 
dram[25]:        64        64        64        64        64        64        64        64         0         0         0         0         0         0         0         0 
dram[26]:        64        64        64        64        64        64        64        64         0         0         0         0         0         0         0         0 
dram[27]:        64        64        64        64        64        64        64        64         0         0         0         0         0         0         0         0 
dram[28]:        64        64        64        64        64        64        64        64         0         0         0         0         0         0         0         0 
dram[29]:        64        64        64        64        64        64        64        64         0         0         0         0         0         0         0         0 
dram[30]:        64        64        64        64        64        64        64        64         0         0         0         0         0         0         0         0 
dram[31]:        64        64        64        64        64        64        64        64         0         0         0         0         0         0         0         0 
total dram reads = 16384
min_bank_accesses = 0!
chip skew: 512/512 = 1.00
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:       1081       711       853       711       853       711       853       711    none      none      none      none      none      none      none      none  
dram[1]:        844       702       844       702       844       702       844       702    none      none      none      none      none      none      none      none  
dram[2]:       1024       693       837       693       837       693       837       693    none      none      none      none      none      none      none      none  
dram[3]:        827       685       827       685       827       685       827       685    none      none      none      none      none      none      none      none  
dram[4]:        817       675       817       675       817       675       817       675    none      none      none      none      none      none      none      none  
dram[5]:        808       666       808       666       808       666       808       666    none      none      none      none      none      none      none      none  
dram[6]:        800       657       800       657       800       657       800       657    none      none      none      none      none      none      none      none  
dram[7]:        791       649       791       649       791       649       791       649    none      none      none      none      none      none      none      none  
dram[8]:        604       747       604       747       604       747       604       747    none      none      none      none      none      none      none      none  
dram[9]:        595       739       595       739       595       739       595       739    none      none      none      none      none      none      none      none  
dram[10]:        587       729       587       729       587       729       587       729    none      none      none      none      none      none      none      none  
dram[11]:        578       719       578       719       578       719       578       719    none      none      none      none      none      none      none      none  
dram[12]:        568       711       568       711       568       711       568       711    none      none      none      none      none      none      none      none  
dram[13]:        559       702       559       702       559       702       559       702    none      none      none      none      none      none      none      none  
dram[14]:        551       693       551       693       551       693       551       693    none      none      none      none      none      none      none      none  
dram[15]:        542       683       542       683       542       683       542       683    none      none      none      none      none      none      none      none  
dram[16]:        640       783       640       783       640       783       640       783    none      none      none      none      none      none      none      none  
dram[17]:        631       773       631       773       631       773       631       773    none      none      none      none      none      none      none      none  
dram[18]:        621       763       621       763       621       763       621       763    none      none      none      none      none      none      none      none  
dram[19]:        612       755       612       755       612       755       612       755    none      none      none      none      none      none      none      none  
dram[20]:        604       747       604       747       604       747       604       747    none      none      none      none      none      none      none      none  
dram[21]:        594       737       594       737       594       737       594       737    none      none      none      none      none      none      none      none  
dram[22]:        585       727       585       727       585       727       585       727    none      none      none      none      none      none      none      none  
dram[23]:        576       719       576       719       576       719       576       719    none      none      none      none      none      none      none      none  
dram[24]:        675       817       675       817       675       817       675       817    none      none      none      none      none      none      none      none  
dram[25]:        665       808       665       808       665       808       665       808    none      none      none      none      none      none      none      none  
dram[26]:        656       799       656       799       656       799       656       799    none      none      none      none      none      none      none      none  
dram[27]:        648       791       648       791       648       791       648       791    none      none      none      none      none      none      none      none  
dram[28]:        639       781       639       781       639       781       639       781    none      none      none      none      none      none      none      none  
dram[29]:        629       772       629       772       629       772       629       772    none      none      none      none      none      none      none      none  
dram[30]:        620       763       620       763       620       763       620       763    none      none      none      none      none      none      none      none  
dram[31]:        612       755       612       755       612       755       612       755    none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:       1024       739      1024       739      1024       739      1024       739         0         0         0         0         0         0         0         0
dram[1]:       1014       729      1014       729      1014       729      1014       729         0         0         0         0         0         0         0         0
dram[2]:       1006       720      1006       720      1006       720      1006       720         0         0         0         0         0         0         0         0
dram[3]:        998       712       998       712       998       712       998       712         0         0         0         0         0         0         0         0
dram[4]:        988       703       988       703       988       703       988       703         0         0         0         0         0         0         0         0
dram[5]:        978       694       978       694       978       694       978       694         0         0         0         0         0         0         0         0
dram[6]:        970       684       970       684       970       684       970       684         0         0         0         0         0         0         0         0
dram[7]:        962       676       962       676       962       676       962       676         0         0         0         0         0         0         0         0
dram[8]:        733       809       733       809       733       809       733       809         0         0         0         0         0         0         0         0
dram[9]:        725       801       725       801       725       801       725       801         0         0         0         0         0         0         0         0
dram[10]:        717       793       717       793       717       793       717       793         0         0         0         0         0         0         0         0
dram[11]:        707       783       707       783       707       783       707       783         0         0         0         0         0         0         0         0
dram[12]:        697       773       697       773       697       773       697       773         0         0         0         0         0         0         0         0
dram[13]:        689       765       689       765       689       765       689       765         0         0         0         0         0         0         0         0
dram[14]:        681       757       681       757       681       757       681       757         0         0         0         0         0         0         0         0
dram[15]:        671       747       671       747       671       747       671       747         0         0         0         0         0         0         0         0
dram[16]:        734       881       734       881       734       881       734       881         0         0         0         0         0         0         0         0
dram[17]:        724       873       724       873       724       873       724       873         0         0         0         0         0         0         0         0
dram[18]:        714       863       714       863       714       863       714       863         0         0         0         0         0         0         0         0
dram[19]:        705       853       705       853       705       853       705       853         0         0         0         0         0         0         0         0
dram[20]:        697       845       697       845       697       845       697       845         0         0         0         0         0         0         0         0
dram[21]:        688       837       688       837       688       837       688       837         0         0         0         0         0         0         0         0
dram[22]:        678       827       678       827       678       827       678       827         0         0         0         0         0         0         0         0
dram[23]:        669       817       669       817       669       817       669       817         0         0         0         0         0         0         0         0
dram[24]:        732       952       732       952       732       952       732       952         0         0         0         0         0         0         0         0
dram[25]:        722       942       722       942       722       942       722       942         0         0         0         0         0         0         0         0
dram[26]:        714       933       714       933       714       933       714       933         0         0         0         0         0         0         0         0
dram[27]:        706       925       706       925       706       925       706       925         0         0         0         0         0         0         0         0
dram[28]:        696       916       696       916       696       916       696       916         0         0         0         0         0         0         0         0
dram[29]:        686       906       686       906       686       906       686       906         0         0         0         0         0         0         0         0
dram[30]:        678       897       678       897       678       897       678       897         0         0         0         0         0         0         0         0
dram[31]:        670       889       670       889       670       889       670       889         0         0         0         0         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2726946 n_nop=2726426 n_act=8 n_pre=0 n_ref_event=0 n_req=512 n_rd=512 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001878
n_activity=1472 dram_eff=0.3478
bk0: 64a 2726875i bk1: 64a 2726874i bk2: 64a 2726875i bk3: 64a 2726874i bk4: 64a 2726875i bk5: 64a 2726874i bk6: 64a 2726875i bk7: 64a 2726874i bk8: 0a 2726946i bk9: 0a 2726946i bk10: 0a 2726946i bk11: 0a 2726946i bk12: 0a 2726946i bk13: 0a 2726946i bk14: 0a 2726946i bk15: 0a 2726946i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000188 
total_CMD = 2726946 
util_bw = 512 
Wasted_Col = 572 
Wasted_Row = 0 
Idle = 2725862 

BW Util Bottlenecks: 
RCDc_limit = 96 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 476 
rwq = 0 
CCDLc_limit_alone = 476 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 2726946 
n_nop = 2726426 
Read = 512 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 8 
n_pre = 0 
n_ref = 0 
n_req = 512 
total_req = 512 

Dual Bus Interface Util: 
issued_total_row = 8 
issued_total_col = 512 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000188 
Either_Row_CoL_Bus_Util = 0.000191 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001677 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.0016766
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2726946 n_nop=2726426 n_act=8 n_pre=0 n_ref_event=0 n_req=512 n_rd=512 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001878
n_activity=1472 dram_eff=0.3478
bk0: 64a 2726874i bk1: 64a 2726874i bk2: 64a 2726874i bk3: 64a 2726874i bk4: 64a 2726874i bk5: 64a 2726874i bk6: 64a 2726874i bk7: 64a 2726874i bk8: 0a 2726946i bk9: 0a 2726946i bk10: 0a 2726946i bk11: 0a 2726946i bk12: 0a 2726946i bk13: 0a 2726946i bk14: 0a 2726946i bk15: 0a 2726946i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000188 
total_CMD = 2726946 
util_bw = 512 
Wasted_Col = 576 
Wasted_Row = 0 
Idle = 2725858 

BW Util Bottlenecks: 
RCDc_limit = 96 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 480 
rwq = 0 
CCDLc_limit_alone = 480 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 2726946 
n_nop = 2726426 
Read = 512 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 8 
n_pre = 0 
n_ref = 0 
n_req = 512 
total_req = 512 

Dual Bus Interface Util: 
issued_total_row = 8 
issued_total_col = 512 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000188 
Either_Row_CoL_Bus_Util = 0.000191 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001719 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00171914
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2726946 n_nop=2726426 n_act=8 n_pre=0 n_ref_event=0 n_req=512 n_rd=512 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001878
n_activity=1472 dram_eff=0.3478
bk0: 64a 2726874i bk1: 64a 2726874i bk2: 64a 2726874i bk3: 64a 2726874i bk4: 64a 2726874i bk5: 64a 2726874i bk6: 64a 2726874i bk7: 64a 2726874i bk8: 0a 2726946i bk9: 0a 2726946i bk10: 0a 2726946i bk11: 0a 2726946i bk12: 0a 2726946i bk13: 0a 2726946i bk14: 0a 2726946i bk15: 0a 2726946i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000188 
total_CMD = 2726946 
util_bw = 512 
Wasted_Col = 576 
Wasted_Row = 0 
Idle = 2725858 

BW Util Bottlenecks: 
RCDc_limit = 96 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 480 
rwq = 0 
CCDLc_limit_alone = 480 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 2726946 
n_nop = 2726426 
Read = 512 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 8 
n_pre = 0 
n_ref = 0 
n_req = 512 
total_req = 512 

Dual Bus Interface Util: 
issued_total_row = 8 
issued_total_col = 512 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000188 
Either_Row_CoL_Bus_Util = 0.000191 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001760 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00176021
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2726946 n_nop=2726426 n_act=8 n_pre=0 n_ref_event=0 n_req=512 n_rd=512 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001878
n_activity=1472 dram_eff=0.3478
bk0: 64a 2726876i bk1: 64a 2726874i bk2: 64a 2726876i bk3: 64a 2726874i bk4: 64a 2726876i bk5: 64a 2726874i bk6: 64a 2726876i bk7: 64a 2726874i bk8: 0a 2726946i bk9: 0a 2726946i bk10: 0a 2726946i bk11: 0a 2726946i bk12: 0a 2726946i bk13: 0a 2726946i bk14: 0a 2726946i bk15: 0a 2726946i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000188 
total_CMD = 2726946 
util_bw = 512 
Wasted_Col = 568 
Wasted_Row = 0 
Idle = 2725866 

BW Util Bottlenecks: 
RCDc_limit = 96 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 472 
rwq = 0 
CCDLc_limit_alone = 472 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 2726946 
n_nop = 2726426 
Read = 512 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 8 
n_pre = 0 
n_ref = 0 
n_req = 512 
total_req = 512 

Dual Bus Interface Util: 
issued_total_row = 8 
issued_total_col = 512 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000188 
Either_Row_CoL_Bus_Util = 0.000191 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001719 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00171914
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2726946 n_nop=2726426 n_act=8 n_pre=0 n_ref_event=0 n_req=512 n_rd=512 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001878
n_activity=1472 dram_eff=0.3478
bk0: 64a 2726875i bk1: 64a 2726876i bk2: 64a 2726875i bk3: 64a 2726876i bk4: 64a 2726875i bk5: 64a 2726876i bk6: 64a 2726875i bk7: 64a 2726876i bk8: 0a 2726946i bk9: 0a 2726946i bk10: 0a 2726946i bk11: 0a 2726946i bk12: 0a 2726946i bk13: 0a 2726946i bk14: 0a 2726946i bk15: 0a 2726946i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000188 
total_CMD = 2726946 
util_bw = 512 
Wasted_Col = 564 
Wasted_Row = 0 
Idle = 2725870 

BW Util Bottlenecks: 
RCDc_limit = 96 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 468 
rwq = 0 
CCDLc_limit_alone = 468 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 2726946 
n_nop = 2726426 
Read = 512 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 8 
n_pre = 0 
n_ref = 0 
n_req = 512 
total_req = 512 

Dual Bus Interface Util: 
issued_total_row = 8 
issued_total_col = 512 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000188 
Either_Row_CoL_Bus_Util = 0.000191 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001636 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00163553
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2726946 n_nop=2726426 n_act=8 n_pre=0 n_ref_event=0 n_req=512 n_rd=512 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001878
n_activity=1472 dram_eff=0.3478
bk0: 64a 2726874i bk1: 64a 2726875i bk2: 64a 2726874i bk3: 64a 2726875i bk4: 64a 2726874i bk5: 64a 2726875i bk6: 64a 2726874i bk7: 64a 2726875i bk8: 0a 2726946i bk9: 0a 2726946i bk10: 0a 2726946i bk11: 0a 2726946i bk12: 0a 2726946i bk13: 0a 2726946i bk14: 0a 2726946i bk15: 0a 2726946i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000188 
total_CMD = 2726946 
util_bw = 512 
Wasted_Col = 572 
Wasted_Row = 0 
Idle = 2725862 

BW Util Bottlenecks: 
RCDc_limit = 96 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 476 
rwq = 0 
CCDLc_limit_alone = 476 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 2726946 
n_nop = 2726426 
Read = 512 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 8 
n_pre = 0 
n_ref = 0 
n_req = 512 
total_req = 512 

Dual Bus Interface Util: 
issued_total_row = 8 
issued_total_col = 512 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000188 
Either_Row_CoL_Bus_Util = 0.000191 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001636 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00163553
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2726946 n_nop=2726426 n_act=8 n_pre=0 n_ref_event=0 n_req=512 n_rd=512 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001878
n_activity=1472 dram_eff=0.3478
bk0: 64a 2726874i bk1: 64a 2726874i bk2: 64a 2726874i bk3: 64a 2726874i bk4: 64a 2726874i bk5: 64a 2726874i bk6: 64a 2726874i bk7: 64a 2726874i bk8: 0a 2726946i bk9: 0a 2726946i bk10: 0a 2726946i bk11: 0a 2726946i bk12: 0a 2726946i bk13: 0a 2726946i bk14: 0a 2726946i bk15: 0a 2726946i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000188 
total_CMD = 2726946 
util_bw = 512 
Wasted_Col = 576 
Wasted_Row = 0 
Idle = 2725858 

BW Util Bottlenecks: 
RCDc_limit = 96 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 480 
rwq = 0 
CCDLc_limit_alone = 480 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 2726946 
n_nop = 2726426 
Read = 512 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 8 
n_pre = 0 
n_ref = 0 
n_req = 512 
total_req = 512 

Dual Bus Interface Util: 
issued_total_row = 8 
issued_total_col = 512 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000188 
Either_Row_CoL_Bus_Util = 0.000191 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001719 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00171914
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2726946 n_nop=2726426 n_act=8 n_pre=0 n_ref_event=0 n_req=512 n_rd=512 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001878
n_activity=1472 dram_eff=0.3478
bk0: 64a 2726874i bk1: 64a 2726874i bk2: 64a 2726874i bk3: 64a 2726874i bk4: 64a 2726874i bk5: 64a 2726874i bk6: 64a 2726874i bk7: 64a 2726874i bk8: 0a 2726946i bk9: 0a 2726946i bk10: 0a 2726946i bk11: 0a 2726946i bk12: 0a 2726946i bk13: 0a 2726946i bk14: 0a 2726946i bk15: 0a 2726946i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000188 
total_CMD = 2726946 
util_bw = 512 
Wasted_Col = 576 
Wasted_Row = 0 
Idle = 2725858 

BW Util Bottlenecks: 
RCDc_limit = 96 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 480 
rwq = 0 
CCDLc_limit_alone = 480 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 2726946 
n_nop = 2726426 
Read = 512 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 8 
n_pre = 0 
n_ref = 0 
n_req = 512 
total_req = 512 

Dual Bus Interface Util: 
issued_total_row = 8 
issued_total_col = 512 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000188 
Either_Row_CoL_Bus_Util = 0.000191 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001734 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00173381
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2726946 n_nop=2726426 n_act=8 n_pre=0 n_ref_event=0 n_req=512 n_rd=512 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001878
n_activity=1472 dram_eff=0.3478
bk0: 64a 2726874i bk1: 64a 2726874i bk2: 64a 2726874i bk3: 64a 2726874i bk4: 64a 2726874i bk5: 64a 2726874i bk6: 64a 2726874i bk7: 64a 2726874i bk8: 0a 2726946i bk9: 0a 2726946i bk10: 0a 2726946i bk11: 0a 2726946i bk12: 0a 2726946i bk13: 0a 2726946i bk14: 0a 2726946i bk15: 0a 2726946i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000188 
total_CMD = 2726946 
util_bw = 512 
Wasted_Col = 576 
Wasted_Row = 0 
Idle = 2725858 

BW Util Bottlenecks: 
RCDc_limit = 96 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 480 
rwq = 0 
CCDLc_limit_alone = 480 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 2726946 
n_nop = 2726426 
Read = 512 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 8 
n_pre = 0 
n_ref = 0 
n_req = 512 
total_req = 512 

Dual Bus Interface Util: 
issued_total_row = 8 
issued_total_col = 512 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000188 
Either_Row_CoL_Bus_Util = 0.000191 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001719 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00171914
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2726946 n_nop=2726426 n_act=8 n_pre=0 n_ref_event=0 n_req=512 n_rd=512 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001878
n_activity=1472 dram_eff=0.3478
bk0: 64a 2726874i bk1: 64a 2726874i bk2: 64a 2726874i bk3: 64a 2726874i bk4: 64a 2726874i bk5: 64a 2726874i bk6: 64a 2726874i bk7: 64a 2726874i bk8: 0a 2726946i bk9: 0a 2726946i bk10: 0a 2726946i bk11: 0a 2726946i bk12: 0a 2726946i bk13: 0a 2726946i bk14: 0a 2726946i bk15: 0a 2726946i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000188 
total_CMD = 2726946 
util_bw = 512 
Wasted_Col = 576 
Wasted_Row = 0 
Idle = 2725858 

BW Util Bottlenecks: 
RCDc_limit = 96 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 480 
rwq = 0 
CCDLc_limit_alone = 480 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 2726946 
n_nop = 2726426 
Read = 512 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 8 
n_pre = 0 
n_ref = 0 
n_req = 512 
total_req = 512 

Dual Bus Interface Util: 
issued_total_row = 8 
issued_total_col = 512 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000188 
Either_Row_CoL_Bus_Util = 0.000191 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001760 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00176021
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2726946 n_nop=2726426 n_act=8 n_pre=0 n_ref_event=0 n_req=512 n_rd=512 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001878
n_activity=1472 dram_eff=0.3478
bk0: 64a 2726874i bk1: 64a 2726876i bk2: 64a 2726874i bk3: 64a 2726876i bk4: 64a 2726874i bk5: 64a 2726876i bk6: 64a 2726874i bk7: 64a 2726876i bk8: 0a 2726946i bk9: 0a 2726946i bk10: 0a 2726946i bk11: 0a 2726946i bk12: 0a 2726946i bk13: 0a 2726946i bk14: 0a 2726946i bk15: 0a 2726946i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000188 
total_CMD = 2726946 
util_bw = 512 
Wasted_Col = 568 
Wasted_Row = 0 
Idle = 2725866 

BW Util Bottlenecks: 
RCDc_limit = 96 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 472 
rwq = 0 
CCDLc_limit_alone = 472 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 2726946 
n_nop = 2726426 
Read = 512 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 8 
n_pre = 0 
n_ref = 0 
n_req = 512 
total_req = 512 

Dual Bus Interface Util: 
issued_total_row = 8 
issued_total_col = 512 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000188 
Either_Row_CoL_Bus_Util = 0.000191 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001719 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00171914
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2726946 n_nop=2726426 n_act=8 n_pre=0 n_ref_event=0 n_req=512 n_rd=512 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001878
n_activity=1472 dram_eff=0.3478
bk0: 64a 2726876i bk1: 64a 2726875i bk2: 64a 2726876i bk3: 64a 2726875i bk4: 64a 2726876i bk5: 64a 2726875i bk6: 64a 2726876i bk7: 64a 2726875i bk8: 0a 2726946i bk9: 0a 2726946i bk10: 0a 2726946i bk11: 0a 2726946i bk12: 0a 2726946i bk13: 0a 2726946i bk14: 0a 2726946i bk15: 0a 2726946i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000188 
total_CMD = 2726946 
util_bw = 512 
Wasted_Col = 564 
Wasted_Row = 0 
Idle = 2725870 

BW Util Bottlenecks: 
RCDc_limit = 96 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 468 
rwq = 0 
CCDLc_limit_alone = 468 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 2726946 
n_nop = 2726426 
Read = 512 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 8 
n_pre = 0 
n_ref = 0 
n_req = 512 
total_req = 512 

Dual Bus Interface Util: 
issued_total_row = 8 
issued_total_col = 512 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000188 
Either_Row_CoL_Bus_Util = 0.000191 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001636 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00163553
Memory Partition 12: 
Cache L2_bank_024:
MSHR contents

Cache L2_bank_025:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2726946 n_nop=2726426 n_act=8 n_pre=0 n_ref_event=0 n_req=512 n_rd=512 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001878
n_activity=1472 dram_eff=0.3478
bk0: 64a 2726875i bk1: 64a 2726874i bk2: 64a 2726875i bk3: 64a 2726874i bk4: 64a 2726875i bk5: 64a 2726874i bk6: 64a 2726875i bk7: 64a 2726874i bk8: 0a 2726946i bk9: 0a 2726946i bk10: 0a 2726946i bk11: 0a 2726946i bk12: 0a 2726946i bk13: 0a 2726946i bk14: 0a 2726946i bk15: 0a 2726946i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000188 
total_CMD = 2726946 
util_bw = 512 
Wasted_Col = 572 
Wasted_Row = 0 
Idle = 2725862 

BW Util Bottlenecks: 
RCDc_limit = 96 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 476 
rwq = 0 
CCDLc_limit_alone = 476 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 2726946 
n_nop = 2726426 
Read = 512 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 8 
n_pre = 0 
n_ref = 0 
n_req = 512 
total_req = 512 

Dual Bus Interface Util: 
issued_total_row = 8 
issued_total_col = 512 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000188 
Either_Row_CoL_Bus_Util = 0.000191 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001636 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00163553
Memory Partition 13: 
Cache L2_bank_026:
MSHR contents

Cache L2_bank_027:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2726946 n_nop=2726426 n_act=8 n_pre=0 n_ref_event=0 n_req=512 n_rd=512 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001878
n_activity=1472 dram_eff=0.3478
bk0: 64a 2726874i bk1: 64a 2726874i bk2: 64a 2726874i bk3: 64a 2726874i bk4: 64a 2726874i bk5: 64a 2726874i bk6: 64a 2726874i bk7: 64a 2726874i bk8: 0a 2726946i bk9: 0a 2726946i bk10: 0a 2726946i bk11: 0a 2726946i bk12: 0a 2726946i bk13: 0a 2726946i bk14: 0a 2726946i bk15: 0a 2726946i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000188 
total_CMD = 2726946 
util_bw = 512 
Wasted_Col = 576 
Wasted_Row = 0 
Idle = 2725858 

BW Util Bottlenecks: 
RCDc_limit = 96 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 480 
rwq = 0 
CCDLc_limit_alone = 480 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 2726946 
n_nop = 2726426 
Read = 512 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 8 
n_pre = 0 
n_ref = 0 
n_req = 512 
total_req = 512 

Dual Bus Interface Util: 
issued_total_row = 8 
issued_total_col = 512 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000188 
Either_Row_CoL_Bus_Util = 0.000191 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001690 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.0016898
Memory Partition 14: 
Cache L2_bank_028:
MSHR contents

Cache L2_bank_029:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2726946 n_nop=2726426 n_act=8 n_pre=0 n_ref_event=0 n_req=512 n_rd=512 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001878
n_activity=1472 dram_eff=0.3478
bk0: 64a 2726874i bk1: 64a 2726874i bk2: 64a 2726874i bk3: 64a 2726874i bk4: 64a 2726874i bk5: 64a 2726874i bk6: 64a 2726874i bk7: 64a 2726874i bk8: 0a 2726946i bk9: 0a 2726946i bk10: 0a 2726946i bk11: 0a 2726946i bk12: 0a 2726946i bk13: 0a 2726946i bk14: 0a 2726946i bk15: 0a 2726946i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000188 
total_CMD = 2726946 
util_bw = 512 
Wasted_Col = 576 
Wasted_Row = 0 
Idle = 2725858 

BW Util Bottlenecks: 
RCDc_limit = 96 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 480 
rwq = 0 
CCDLc_limit_alone = 480 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 2726946 
n_nop = 2726426 
Read = 512 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 8 
n_pre = 0 
n_ref = 0 
n_req = 512 
total_req = 512 

Dual Bus Interface Util: 
issued_total_row = 8 
issued_total_col = 512 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000188 
Either_Row_CoL_Bus_Util = 0.000191 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001760 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00176021
Memory Partition 15: 
Cache L2_bank_030:
MSHR contents

Cache L2_bank_031:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2726946 n_nop=2726426 n_act=8 n_pre=0 n_ref_event=0 n_req=512 n_rd=512 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001878
n_activity=1472 dram_eff=0.3478
bk0: 64a 2726876i bk1: 64a 2726874i bk2: 64a 2726876i bk3: 64a 2726874i bk4: 64a 2726876i bk5: 64a 2726874i bk6: 64a 2726876i bk7: 64a 2726874i bk8: 0a 2726946i bk9: 0a 2726946i bk10: 0a 2726946i bk11: 0a 2726946i bk12: 0a 2726946i bk13: 0a 2726946i bk14: 0a 2726946i bk15: 0a 2726946i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000188 
total_CMD = 2726946 
util_bw = 512 
Wasted_Col = 568 
Wasted_Row = 0 
Idle = 2725866 

BW Util Bottlenecks: 
RCDc_limit = 96 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 472 
rwq = 0 
CCDLc_limit_alone = 472 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 2726946 
n_nop = 2726426 
Read = 512 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 8 
n_pre = 0 
n_ref = 0 
n_req = 512 
total_req = 512 

Dual Bus Interface Util: 
issued_total_row = 8 
issued_total_col = 512 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000188 
Either_Row_CoL_Bus_Util = 0.000191 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001702 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00170154
Memory Partition 16: 
Cache L2_bank_032:
MSHR contents

Cache L2_bank_033:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[16]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2726946 n_nop=2726426 n_act=8 n_pre=0 n_ref_event=0 n_req=512 n_rd=512 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001878
n_activity=1472 dram_eff=0.3478
bk0: 64a 2726874i bk1: 64a 2726874i bk2: 64a 2726874i bk3: 64a 2726874i bk4: 64a 2726874i bk5: 64a 2726874i bk6: 64a 2726874i bk7: 64a 2726874i bk8: 0a 2726946i bk9: 0a 2726946i bk10: 0a 2726946i bk11: 0a 2726946i bk12: 0a 2726946i bk13: 0a 2726946i bk14: 0a 2726946i bk15: 0a 2726946i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000188 
total_CMD = 2726946 
util_bw = 512 
Wasted_Col = 576 
Wasted_Row = 0 
Idle = 2725858 

BW Util Bottlenecks: 
RCDc_limit = 96 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 480 
rwq = 0 
CCDLc_limit_alone = 480 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 2726946 
n_nop = 2726426 
Read = 512 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 8 
n_pre = 0 
n_ref = 0 
n_req = 512 
total_req = 512 

Dual Bus Interface Util: 
issued_total_row = 8 
issued_total_col = 512 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000188 
Either_Row_CoL_Bus_Util = 0.000191 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001760 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00176021
Memory Partition 17: 
Cache L2_bank_034:
MSHR contents

Cache L2_bank_035:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[17]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2726946 n_nop=2726426 n_act=8 n_pre=0 n_ref_event=0 n_req=512 n_rd=512 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001878
n_activity=1472 dram_eff=0.3478
bk0: 64a 2726876i bk1: 64a 2726876i bk2: 64a 2726876i bk3: 64a 2726876i bk4: 64a 2726876i bk5: 64a 2726876i bk6: 64a 2726876i bk7: 64a 2726876i bk8: 0a 2726946i bk9: 0a 2726946i bk10: 0a 2726946i bk11: 0a 2726946i bk12: 0a 2726946i bk13: 0a 2726946i bk14: 0a 2726946i bk15: 0a 2726946i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000188 
total_CMD = 2726946 
util_bw = 512 
Wasted_Col = 560 
Wasted_Row = 0 
Idle = 2725874 

BW Util Bottlenecks: 
RCDc_limit = 96 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 464 
rwq = 0 
CCDLc_limit_alone = 464 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 2726946 
n_nop = 2726426 
Read = 512 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 8 
n_pre = 0 
n_ref = 0 
n_req = 512 
total_req = 512 

Dual Bus Interface Util: 
issued_total_row = 8 
issued_total_col = 512 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000188 
Either_Row_CoL_Bus_Util = 0.000191 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001678 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00167807
Memory Partition 18: 
Cache L2_bank_036:
MSHR contents

Cache L2_bank_037:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[18]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2726946 n_nop=2726426 n_act=8 n_pre=0 n_ref_event=0 n_req=512 n_rd=512 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001878
n_activity=1472 dram_eff=0.3478
bk0: 64a 2726875i bk1: 64a 2726875i bk2: 64a 2726875i bk3: 64a 2726875i bk4: 64a 2726875i bk5: 64a 2726875i bk6: 64a 2726875i bk7: 64a 2726875i bk8: 0a 2726946i bk9: 0a 2726946i bk10: 0a 2726946i bk11: 0a 2726946i bk12: 0a 2726946i bk13: 0a 2726946i bk14: 0a 2726946i bk15: 0a 2726946i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000188 
total_CMD = 2726946 
util_bw = 512 
Wasted_Col = 568 
Wasted_Row = 0 
Idle = 2725866 

BW Util Bottlenecks: 
RCDc_limit = 96 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 472 
rwq = 0 
CCDLc_limit_alone = 472 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 2726946 
n_nop = 2726426 
Read = 512 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 8 
n_pre = 0 
n_ref = 0 
n_req = 512 
total_req = 512 

Dual Bus Interface Util: 
issued_total_row = 8 
issued_total_col = 512 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000188 
Either_Row_CoL_Bus_Util = 0.000191 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001593 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00159299
Memory Partition 19: 
Cache L2_bank_038:
MSHR contents

Cache L2_bank_039:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[19]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2726946 n_nop=2726426 n_act=8 n_pre=0 n_ref_event=0 n_req=512 n_rd=512 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001878
n_activity=1472 dram_eff=0.3478
bk0: 64a 2726874i bk1: 64a 2726874i bk2: 64a 2726874i bk3: 64a 2726874i bk4: 64a 2726874i bk5: 64a 2726874i bk6: 64a 2726874i bk7: 64a 2726874i bk8: 0a 2726946i bk9: 0a 2726946i bk10: 0a 2726946i bk11: 0a 2726946i bk12: 0a 2726946i bk13: 0a 2726946i bk14: 0a 2726946i bk15: 0a 2726946i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000188 
total_CMD = 2726946 
util_bw = 512 
Wasted_Col = 576 
Wasted_Row = 0 
Idle = 2725858 

BW Util Bottlenecks: 
RCDc_limit = 96 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 480 
rwq = 0 
CCDLc_limit_alone = 480 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 2726946 
n_nop = 2726426 
Read = 512 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 8 
n_pre = 0 
n_ref = 0 
n_req = 512 
total_req = 512 

Dual Bus Interface Util: 
issued_total_row = 8 
issued_total_col = 512 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000188 
Either_Row_CoL_Bus_Util = 0.000191 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001658 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00165753
Memory Partition 20: 
Cache L2_bank_040:
MSHR contents

Cache L2_bank_041:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[20]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2726946 n_nop=2726426 n_act=8 n_pre=0 n_ref_event=0 n_req=512 n_rd=512 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001878
n_activity=1472 dram_eff=0.3478
bk0: 64a 2726874i bk1: 64a 2726874i bk2: 64a 2726874i bk3: 64a 2726874i bk4: 64a 2726874i bk5: 64a 2726874i bk6: 64a 2726874i bk7: 64a 2726874i bk8: 0a 2726946i bk9: 0a 2726946i bk10: 0a 2726946i bk11: 0a 2726946i bk12: 0a 2726946i bk13: 0a 2726946i bk14: 0a 2726946i bk15: 0a 2726946i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000188 
total_CMD = 2726946 
util_bw = 512 
Wasted_Col = 576 
Wasted_Row = 0 
Idle = 2725858 

BW Util Bottlenecks: 
RCDc_limit = 96 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 480 
rwq = 0 
CCDLc_limit_alone = 480 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 2726946 
n_nop = 2726426 
Read = 512 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 8 
n_pre = 0 
n_ref = 0 
n_req = 512 
total_req = 512 

Dual Bus Interface Util: 
issued_total_row = 8 
issued_total_col = 512 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000188 
Either_Row_CoL_Bus_Util = 0.000191 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001760 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00176021
Memory Partition 21: 
Cache L2_bank_042:
MSHR contents

Cache L2_bank_043:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[21]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2726946 n_nop=2726426 n_act=8 n_pre=0 n_ref_event=0 n_req=512 n_rd=512 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001878
n_activity=1472 dram_eff=0.3478
bk0: 64a 2726874i bk1: 64a 2726876i bk2: 64a 2726874i bk3: 64a 2726876i bk4: 64a 2726874i bk5: 64a 2726876i bk6: 64a 2726874i bk7: 64a 2726876i bk8: 0a 2726946i bk9: 0a 2726946i bk10: 0a 2726946i bk11: 0a 2726946i bk12: 0a 2726946i bk13: 0a 2726946i bk14: 0a 2726946i bk15: 0a 2726946i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000188 
total_CMD = 2726946 
util_bw = 512 
Wasted_Col = 568 
Wasted_Row = 0 
Idle = 2725866 

BW Util Bottlenecks: 
RCDc_limit = 96 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 472 
rwq = 0 
CCDLc_limit_alone = 472 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 2726946 
n_nop = 2726426 
Read = 512 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 8 
n_pre = 0 
n_ref = 0 
n_req = 512 
total_req = 512 

Dual Bus Interface Util: 
issued_total_row = 8 
issued_total_col = 512 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000188 
Either_Row_CoL_Bus_Util = 0.000191 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001699 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.0016986
Memory Partition 22: 
Cache L2_bank_044:
MSHR contents

Cache L2_bank_045:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[22]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2726946 n_nop=2726426 n_act=8 n_pre=0 n_ref_event=0 n_req=512 n_rd=512 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001878
n_activity=1472 dram_eff=0.3478
bk0: 64a 2726874i bk1: 64a 2726875i bk2: 64a 2726874i bk3: 64a 2726875i bk4: 64a 2726874i bk5: 64a 2726875i bk6: 64a 2726874i bk7: 64a 2726875i bk8: 0a 2726946i bk9: 0a 2726946i bk10: 0a 2726946i bk11: 0a 2726946i bk12: 0a 2726946i bk13: 0a 2726946i bk14: 0a 2726946i bk15: 0a 2726946i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000188 
total_CMD = 2726946 
util_bw = 512 
Wasted_Col = 572 
Wasted_Row = 0 
Idle = 2725862 

BW Util Bottlenecks: 
RCDc_limit = 96 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 476 
rwq = 0 
CCDLc_limit_alone = 476 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 2726946 
n_nop = 2726426 
Read = 512 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 8 
n_pre = 0 
n_ref = 0 
n_req = 512 
total_req = 512 

Dual Bus Interface Util: 
issued_total_row = 8 
issued_total_col = 512 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000188 
Either_Row_CoL_Bus_Util = 0.000191 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001677 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.0016766
Memory Partition 23: 
Cache L2_bank_046:
MSHR contents

Cache L2_bank_047:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[23]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2726946 n_nop=2726426 n_act=8 n_pre=0 n_ref_event=0 n_req=512 n_rd=512 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001878
n_activity=1472 dram_eff=0.3478
bk0: 64a 2726874i bk1: 64a 2726874i bk2: 64a 2726874i bk3: 64a 2726874i bk4: 64a 2726874i bk5: 64a 2726874i bk6: 64a 2726874i bk7: 64a 2726874i bk8: 0a 2726946i bk9: 0a 2726946i bk10: 0a 2726946i bk11: 0a 2726946i bk12: 0a 2726946i bk13: 0a 2726946i bk14: 0a 2726946i bk15: 0a 2726946i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000188 
total_CMD = 2726946 
util_bw = 512 
Wasted_Col = 576 
Wasted_Row = 0 
Idle = 2725858 

BW Util Bottlenecks: 
RCDc_limit = 96 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 480 
rwq = 0 
CCDLc_limit_alone = 480 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 2726946 
n_nop = 2726426 
Read = 512 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 8 
n_pre = 0 
n_ref = 0 
n_req = 512 
total_req = 512 

Dual Bus Interface Util: 
issued_total_row = 8 
issued_total_col = 512 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000188 
Either_Row_CoL_Bus_Util = 0.000191 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001719 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00171914
Memory Partition 24: 
Cache L2_bank_048:
MSHR contents

Cache L2_bank_049:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[24]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2726946 n_nop=2726426 n_act=8 n_pre=0 n_ref_event=0 n_req=512 n_rd=512 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001878
n_activity=1472 dram_eff=0.3478
bk0: 64a 2726876i bk1: 64a 2726875i bk2: 64a 2726876i bk3: 64a 2726875i bk4: 64a 2726876i bk5: 64a 2726875i bk6: 64a 2726876i bk7: 64a 2726875i bk8: 0a 2726946i bk9: 0a 2726946i bk10: 0a 2726946i bk11: 0a 2726946i bk12: 0a 2726946i bk13: 0a 2726946i bk14: 0a 2726946i bk15: 0a 2726946i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000188 
total_CMD = 2726946 
util_bw = 512 
Wasted_Col = 564 
Wasted_Row = 0 
Idle = 2725870 

BW Util Bottlenecks: 
RCDc_limit = 96 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 468 
rwq = 0 
CCDLc_limit_alone = 468 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 2726946 
n_nop = 2726426 
Read = 512 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 8 
n_pre = 0 
n_ref = 0 
n_req = 512 
total_req = 512 

Dual Bus Interface Util: 
issued_total_row = 8 
issued_total_col = 512 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000188 
Either_Row_CoL_Bus_Util = 0.000191 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001677 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.0016766
Memory Partition 25: 
Cache L2_bank_050:
MSHR contents

Cache L2_bank_051:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[25]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2726946 n_nop=2726426 n_act=8 n_pre=0 n_ref_event=0 n_req=512 n_rd=512 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001878
n_activity=1472 dram_eff=0.3478
bk0: 64a 2726875i bk1: 64a 2726874i bk2: 64a 2726875i bk3: 64a 2726874i bk4: 64a 2726875i bk5: 64a 2726874i bk6: 64a 2726875i bk7: 64a 2726874i bk8: 0a 2726946i bk9: 0a 2726946i bk10: 0a 2726946i bk11: 0a 2726946i bk12: 0a 2726946i bk13: 0a 2726946i bk14: 0a 2726946i bk15: 0a 2726946i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000188 
total_CMD = 2726946 
util_bw = 512 
Wasted_Col = 572 
Wasted_Row = 0 
Idle = 2725862 

BW Util Bottlenecks: 
RCDc_limit = 96 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 476 
rwq = 0 
CCDLc_limit_alone = 476 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 2726946 
n_nop = 2726426 
Read = 512 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 8 
n_pre = 0 
n_ref = 0 
n_req = 512 
total_req = 512 

Dual Bus Interface Util: 
issued_total_row = 8 
issued_total_col = 512 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000188 
Either_Row_CoL_Bus_Util = 0.000191 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001653 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00165313
Memory Partition 26: 
Cache L2_bank_052:
MSHR contents

Cache L2_bank_053:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[26]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2726946 n_nop=2726426 n_act=8 n_pre=0 n_ref_event=0 n_req=512 n_rd=512 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001878
n_activity=1472 dram_eff=0.3478
bk0: 64a 2726874i bk1: 64a 2726874i bk2: 64a 2726874i bk3: 64a 2726874i bk4: 64a 2726874i bk5: 64a 2726874i bk6: 64a 2726874i bk7: 64a 2726874i bk8: 0a 2726946i bk9: 0a 2726946i bk10: 0a 2726946i bk11: 0a 2726946i bk12: 0a 2726946i bk13: 0a 2726946i bk14: 0a 2726946i bk15: 0a 2726946i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000188 
total_CMD = 2726946 
util_bw = 512 
Wasted_Col = 576 
Wasted_Row = 0 
Idle = 2725858 

BW Util Bottlenecks: 
RCDc_limit = 96 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 480 
rwq = 0 
CCDLc_limit_alone = 480 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 2726946 
n_nop = 2726426 
Read = 512 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 8 
n_pre = 0 
n_ref = 0 
n_req = 512 
total_req = 512 

Dual Bus Interface Util: 
issued_total_row = 8 
issued_total_col = 512 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000188 
Either_Row_CoL_Bus_Util = 0.000191 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001719 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00171914
Memory Partition 27: 
Cache L2_bank_054:
MSHR contents

Cache L2_bank_055:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[27]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2726946 n_nop=2726426 n_act=8 n_pre=0 n_ref_event=0 n_req=512 n_rd=512 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001878
n_activity=1472 dram_eff=0.3478
bk0: 64a 2726874i bk1: 64a 2726874i bk2: 64a 2726874i bk3: 64a 2726874i bk4: 64a 2726874i bk5: 64a 2726874i bk6: 64a 2726874i bk7: 64a 2726874i bk8: 0a 2726946i bk9: 0a 2726946i bk10: 0a 2726946i bk11: 0a 2726946i bk12: 0a 2726946i bk13: 0a 2726946i bk14: 0a 2726946i bk15: 0a 2726946i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000188 
total_CMD = 2726946 
util_bw = 512 
Wasted_Col = 576 
Wasted_Row = 0 
Idle = 2725858 

BW Util Bottlenecks: 
RCDc_limit = 96 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 480 
rwq = 0 
CCDLc_limit_alone = 480 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 2726946 
n_nop = 2726426 
Read = 512 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 8 
n_pre = 0 
n_ref = 0 
n_req = 512 
total_req = 512 

Dual Bus Interface Util: 
issued_total_row = 8 
issued_total_col = 512 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000188 
Either_Row_CoL_Bus_Util = 0.000191 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001760 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00176021
Memory Partition 28: 
Cache L2_bank_056:
MSHR contents

Cache L2_bank_057:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[28]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2726946 n_nop=2726426 n_act=8 n_pre=0 n_ref_event=0 n_req=512 n_rd=512 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001878
n_activity=1472 dram_eff=0.3478
bk0: 64a 2726876i bk1: 64a 2726874i bk2: 64a 2726876i bk3: 64a 2726874i bk4: 64a 2726876i bk5: 64a 2726874i bk6: 64a 2726876i bk7: 64a 2726874i bk8: 0a 2726946i bk9: 0a 2726946i bk10: 0a 2726946i bk11: 0a 2726946i bk12: 0a 2726946i bk13: 0a 2726946i bk14: 0a 2726946i bk15: 0a 2726946i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000188 
total_CMD = 2726946 
util_bw = 512 
Wasted_Col = 568 
Wasted_Row = 0 
Idle = 2725866 

BW Util Bottlenecks: 
RCDc_limit = 96 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 472 
rwq = 0 
CCDLc_limit_alone = 472 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 2726946 
n_nop = 2726426 
Read = 512 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 8 
n_pre = 0 
n_ref = 0 
n_req = 512 
total_req = 512 

Dual Bus Interface Util: 
issued_total_row = 8 
issued_total_col = 512 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000188 
Either_Row_CoL_Bus_Util = 0.000191 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001719 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00171914
Memory Partition 29: 
Cache L2_bank_058:
MSHR contents

Cache L2_bank_059:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[29]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2726946 n_nop=2726426 n_act=8 n_pre=0 n_ref_event=0 n_req=512 n_rd=512 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001878
n_activity=1472 dram_eff=0.3478
bk0: 64a 2726875i bk1: 64a 2726874i bk2: 64a 2726875i bk3: 64a 2726874i bk4: 64a 2726875i bk5: 64a 2726874i bk6: 64a 2726875i bk7: 64a 2726874i bk8: 0a 2726946i bk9: 0a 2726946i bk10: 0a 2726946i bk11: 0a 2726946i bk12: 0a 2726946i bk13: 0a 2726946i bk14: 0a 2726946i bk15: 0a 2726946i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000188 
total_CMD = 2726946 
util_bw = 512 
Wasted_Col = 572 
Wasted_Row = 0 
Idle = 2725862 

BW Util Bottlenecks: 
RCDc_limit = 96 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 476 
rwq = 0 
CCDLc_limit_alone = 476 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 2726946 
n_nop = 2726426 
Read = 512 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 8 
n_pre = 0 
n_ref = 0 
n_req = 512 
total_req = 512 

Dual Bus Interface Util: 
issued_total_row = 8 
issued_total_col = 512 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000188 
Either_Row_CoL_Bus_Util = 0.000191 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001677 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.0016766
Memory Partition 30: 
Cache L2_bank_060:
MSHR contents

Cache L2_bank_061:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[30]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2726946 n_nop=2726426 n_act=8 n_pre=0 n_ref_event=0 n_req=512 n_rd=512 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001878
n_activity=1472 dram_eff=0.3478
bk0: 64a 2726874i bk1: 64a 2726874i bk2: 64a 2726874i bk3: 64a 2726874i bk4: 64a 2726874i bk5: 64a 2726874i bk6: 64a 2726874i bk7: 64a 2726874i bk8: 0a 2726946i bk9: 0a 2726946i bk10: 0a 2726946i bk11: 0a 2726946i bk12: 0a 2726946i bk13: 0a 2726946i bk14: 0a 2726946i bk15: 0a 2726946i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000188 
total_CMD = 2726946 
util_bw = 512 
Wasted_Col = 576 
Wasted_Row = 0 
Idle = 2725858 

BW Util Bottlenecks: 
RCDc_limit = 96 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 480 
rwq = 0 
CCDLc_limit_alone = 480 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 2726946 
n_nop = 2726426 
Read = 512 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 8 
n_pre = 0 
n_ref = 0 
n_req = 512 
total_req = 512 

Dual Bus Interface Util: 
issued_total_row = 8 
issued_total_col = 512 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000188 
Either_Row_CoL_Bus_Util = 0.000191 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001719 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00171914
Memory Partition 31: 
Cache L2_bank_062:
MSHR contents

Cache L2_bank_063:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[31]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2726946 n_nop=2726426 n_act=8 n_pre=0 n_ref_event=0 n_req=512 n_rd=512 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001878
n_activity=1472 dram_eff=0.3478
bk0: 64a 2726874i bk1: 64a 2726874i bk2: 64a 2726874i bk3: 64a 2726874i bk4: 64a 2726874i bk5: 64a 2726874i bk6: 64a 2726874i bk7: 64a 2726874i bk8: 0a 2726946i bk9: 0a 2726946i bk10: 0a 2726946i bk11: 0a 2726946i bk12: 0a 2726946i bk13: 0a 2726946i bk14: 0a 2726946i bk15: 0a 2726946i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000188 
total_CMD = 2726946 
util_bw = 512 
Wasted_Col = 576 
Wasted_Row = 0 
Idle = 2725858 

BW Util Bottlenecks: 
RCDc_limit = 96 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 480 
rwq = 0 
CCDLc_limit_alone = 480 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 2726946 
n_nop = 2726426 
Read = 512 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 8 
n_pre = 0 
n_ref = 0 
n_req = 512 
total_req = 512 

Dual Bus Interface Util: 
issued_total_row = 8 
issued_total_col = 512 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000188 
Either_Row_CoL_Bus_Util = 0.000191 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001760 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00176021

========= L2 cache stats =========
L2_cache_bank[0]: Access = 334, Miss = 256, Miss_rate = 0.766, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[1]: Access = 256, Miss = 256, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 256, Miss = 256, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 256, Miss = 256, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 320, Miss = 320, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 256, Miss = 256, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 256, Miss = 256, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 256, Miss = 256, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 256, Miss = 256, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 256, Miss = 256, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 256, Miss = 256, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 256, Miss = 256, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[12]: Access = 256, Miss = 256, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[13]: Access = 256, Miss = 256, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[14]: Access = 256, Miss = 256, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[15]: Access = 256, Miss = 256, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[16]: Access = 256, Miss = 256, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[17]: Access = 256, Miss = 256, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[18]: Access = 256, Miss = 256, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[19]: Access = 256, Miss = 256, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[20]: Access = 256, Miss = 256, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[21]: Access = 256, Miss = 256, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[22]: Access = 256, Miss = 256, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[23]: Access = 256, Miss = 256, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[24]: Access = 256, Miss = 256, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[25]: Access = 256, Miss = 256, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[26]: Access = 256, Miss = 256, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[27]: Access = 256, Miss = 256, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[28]: Access = 256, Miss = 256, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[29]: Access = 256, Miss = 256, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[30]: Access = 256, Miss = 256, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[31]: Access = 256, Miss = 256, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[32]: Access = 256, Miss = 256, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[33]: Access = 256, Miss = 256, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[34]: Access = 256, Miss = 256, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[35]: Access = 256, Miss = 256, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[36]: Access = 256, Miss = 256, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[37]: Access = 256, Miss = 256, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[38]: Access = 256, Miss = 256, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[39]: Access = 256, Miss = 256, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[40]: Access = 256, Miss = 256, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[41]: Access = 256, Miss = 256, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[42]: Access = 256, Miss = 256, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[43]: Access = 256, Miss = 256, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[44]: Access = 256, Miss = 256, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[45]: Access = 256, Miss = 256, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[46]: Access = 256, Miss = 256, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[47]: Access = 256, Miss = 256, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[48]: Access = 256, Miss = 256, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[49]: Access = 256, Miss = 256, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[50]: Access = 256, Miss = 256, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[51]: Access = 256, Miss = 256, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[52]: Access = 256, Miss = 256, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[53]: Access = 256, Miss = 256, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[54]: Access = 256, Miss = 256, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[55]: Access = 256, Miss = 256, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[56]: Access = 256, Miss = 256, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[57]: Access = 256, Miss = 256, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[58]: Access = 256, Miss = 256, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[59]: Access = 256, Miss = 256, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[60]: Access = 256, Miss = 256, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[61]: Access = 256, Miss = 256, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[62]: Access = 256, Miss = 256, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[63]: Access = 256, Miss = 256, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 16526
L2_total_cache_misses = 16448
L2_total_cache_miss_rate = 0.9953
L2_total_cache_pending_hits = 0
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 78
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 4096
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 12288
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 63
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 16462
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 64
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.000
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=16526
icnt_total_pkts_simt_to_mem=16526
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 16526
Req_Network_cycles = 3631655
Req_Network_injected_packets_per_cycle =       0.0046 
Req_Network_conflicts_per_cycle =       0.0101
Req_Network_conflicts_per_cycle_util =       2.7370
Req_Bank_Level_Parallism =       1.2342
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       0.0153
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.0001

Reply_Network_injected_packets_num = 16526
Reply_Network_cycles = 3631655
Reply_Network_injected_packets_per_cycle =        0.0046
Reply_Network_conflicts_per_cycle =        0.0000
Reply_Network_conflicts_per_cycle_util =       0.0124
Reply_Bank_Level_Parallism =       1.7104
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.0000
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0001
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 2 hrs, 30 min, 23 sec (9023 sec)
gpgpu_simulation_rate = 53514 (inst/sec)
gpgpu_simulation_rate = 402 (cycle/sec)
gpgpu_silicon_slowdown = 2815920x
GPGPU-Sim: detected inactive GPU simulation thread
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffcdbdccecc..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffcdbdccec0..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffcdbdcceb8..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffcdbdcceb0..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffcdbdccec8..

GPGPU-Sim PTX: cudaLaunch for 0x0x4123e6 (mode=performance simulation) on stream 1
GPGPU-Sim PTX: PDOM analysis already done for _Z25ethash_calculate_dag_itemjP8hash64_tmS0_j 
GPGPU-Sim PTX: pushing kernel '_Z25ethash_calculate_dag_itemjP8hash64_tmS0_j' to stream 1, gridDim= (4,1,1) blockDim = (256,1,1) 
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim API:    stream 1 has 1 operations
GPGPU-Sim API:       0 :  stream operation kernel
GPGPU-Sim uArch: Shader 32 bind to kernel 9 '_Z25ethash_calculate_dag_itemjP8hash64_tmS0_j'
GPGPU-Sim: Reconfigure L1 cache to 128KB
GPGPU-Sim uArch: Shader 33 bind to kernel 9 '_Z25ethash_calculate_dag_itemjP8hash64_tmS0_j'
GPGPU-Sim uArch: Shader 34 bind to kernel 9 '_Z25ethash_calculate_dag_itemjP8hash64_tmS0_j'
GPGPU-Sim uArch: Shader 35 bind to kernel 9 '_Z25ethash_calculate_dag_itemjP8hash64_tmS0_j'
Destroy streams for kernel 9: size 0
kernel_name = _Z25ethash_calculate_dag_itemjP8hash64_tmS0_j 
kernel_launch_uid = 9 
gpu_sim_cycle = 454910
gpu_sim_insn = 60357796
gpu_ipc =     132.6807
gpu_tot_sim_cycle = 4086565
gpu_tot_sim_insn = 543219684
gpu_tot_ipc =     132.9282
gpu_tot_issued_cta = 36
gpu_occupancy = 12.4941% 
gpu_tot_occupancy = 12.4941% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       0.0045
partiton_level_parallism_total  =       0.0045
partiton_level_parallism_util =       1.2344
partiton_level_parallism_util_total  =       1.2342
L2_BW  =       0.1644 GB/Sec
L2_BW_total  =       0.1648 GB/Sec
gpu_total_sim_rate=51416

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 17410, Miss = 514, Miss_rate = 0.030, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 17410, Miss = 518, Miss_rate = 0.030, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 17410, Miss = 518, Miss_rate = 0.030, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 17412, Miss = 522, Miss_rate = 0.030, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 17410, Miss = 520, Miss_rate = 0.030, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 17412, Miss = 520, Miss_rate = 0.030, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 17410, Miss = 518, Miss_rate = 0.030, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 17410, Miss = 520, Miss_rate = 0.030, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 17410, Miss = 520, Miss_rate = 0.030, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 17412, Miss = 520, Miss_rate = 0.030, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 17412, Miss = 520, Miss_rate = 0.030, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 17410, Miss = 520, Miss_rate = 0.030, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 17410, Miss = 520, Miss_rate = 0.030, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 17410, Miss = 518, Miss_rate = 0.030, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 17410, Miss = 518, Miss_rate = 0.030, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 17410, Miss = 520, Miss_rate = 0.030, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 17410, Miss = 520, Miss_rate = 0.030, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 17410, Miss = 518, Miss_rate = 0.030, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 17410, Miss = 518, Miss_rate = 0.030, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 17412, Miss = 522, Miss_rate = 0.030, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 17410, Miss = 520, Miss_rate = 0.030, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 17412, Miss = 520, Miss_rate = 0.030, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 17410, Miss = 518, Miss_rate = 0.030, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 17410, Miss = 520, Miss_rate = 0.030, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 17410, Miss = 520, Miss_rate = 0.030, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 17410, Miss = 518, Miss_rate = 0.030, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 17412, Miss = 520, Miss_rate = 0.030, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 17414, Miss = 522, Miss_rate = 0.030, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[28]: Access = 17410, Miss = 520, Miss_rate = 0.030, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[29]: Access = 17410, Miss = 518, Miss_rate = 0.030, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[30]: Access = 17410, Miss = 518, Miss_rate = 0.030, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[31]: Access = 17410, Miss = 520, Miss_rate = 0.030, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[32]: Access = 17410, Miss = 520, Miss_rate = 0.030, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[33]: Access = 17410, Miss = 518, Miss_rate = 0.030, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[34]: Access = 17410, Miss = 518, Miss_rate = 0.030, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[35]: Access = 17410, Miss = 520, Miss_rate = 0.030, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[36]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[37]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[38]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[39]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[40]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[41]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[42]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[43]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[44]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[45]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[46]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[47]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[48]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[49]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[50]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[51]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[52]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[53]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[54]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[55]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[56]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[57]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[58]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[59]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[60]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[61]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[62]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[63]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[64]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[65]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[66]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[67]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[68]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[69]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[70]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[71]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[72]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[73]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[74]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[75]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[76]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[77]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[78]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[79]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 626778
	L1D_total_cache_misses = 18694
	L1D_total_cache_miss_rate = 0.0298
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.038
	L1D_cache_fill_port_util = 0.001
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 608084
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 9286
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 9336
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 72
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 626706
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 72

Total_core_cache_fail_stats:
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 
distro:
94040, 94013, 94013, 94013, 94013, 94013, 94013, 94013, 
gpgpu_n_tot_thrd_icount = 894812640
gpgpu_n_tot_w_icount = 27962895
gpgpu_n_stall_shd_mem = 330642
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 18518
gpgpu_n_mem_write_global = 72
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 9474048
gpgpu_n_store_insn = 72
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 442368
gpgpu_n_param_mem_insn = 46080
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 330642
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:7687774	W0_Idle:80669	W0_Scoreboard:28690865	W1:972	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:14155776	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:12919968
single_issue_nums: WS0:6769908	WS1:6768936	WS2:6768936	WS3:6768936	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 148144 {8:18518,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 2880 {40:72,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 740720 {40:18518,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 576 {8:72,}
maxmflatency = 1024 
max_icnt2mem_latency = 597 
maxmrqlatency = 36 
max_icnt2sh_latency = 4 
averagemflatency = 693 
avg_icnt2mem_latency = 292 
avg_mrq_latency = 13 
avg_icnt2sh_latency = 2 
mrq_lat_table:2106 	987 	2509 	5022 	6663 	1145 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	158 	1290 	17137 	5 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	257 	531 	1035 	3598 	11819 	1350 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	18560 	30 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	75 	0 	36 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:      6334      5922      6334      5922      6334      5922      6334      5922      6334      5922         0         0         0         0         0         0 
dram[1]:      6321      5908      6321      5908      6321      5908      6321      5908      6321      5908         0         0         0         0         0         0 
dram[2]:      6309      5895      6309      5895      6309      5895      6309      5895      6309      5895         0         0         0         0         0         0 
dram[3]:      6297      5883      6297      5883      6297      5883      6297      5883      6297      5883         0         0         0         0         0         0 
dram[4]:      6282      5870      6282      5870      6282      5870      6282      5870      6282      5870         0         0         0         0         0         0 
dram[5]:      6269      5856      6269      5856      6269      5856      6269      5856      6269      5856         0         0         0         0         0         0 
dram[6]:      6257      5843      6257      5843      6257      5843      6257      5843      6257      5843         0         0         0         0         0         0 
dram[7]:      6245      5831      6245      5831      6245      5831      6245      5831      6245      5831         0         0         0         0         0         0 
dram[8]:      5611      6024      5611      6024      5611      6024      5611      6024      5611      6024         0         0         0         0         0         0 
dram[9]:      5598      6012      5598      6012      5598      6012      5598      6012      5598      6012         0         0         0         0         0         0 
dram[10]:      5586      6000      5586      6000      5586      6000      5586      6000      5586      6000         0         0         0         0         0         0 
dram[11]:      5574      5985      5574      5985      5574      5985      5574      5985      5574      5985         0         0         0         0         0         0 
dram[12]:      5559      5972      5559      5972      5559      5972      5559      5972      5559      5972         0         0         0         0         0         0 
dram[13]:      5546      5960      5546      5960      5546      5960      5546      5960      5546      5960         0         0         0         0         0         0 
dram[14]:      5534      5948      5534      5948      5534      5948      5534      5948      5534      5948         0         0         0         0         0         0 
dram[15]:      5522      5934      5522      5934      5522      5934      5522      5934      5522      5934         0         0         0         0         0         0 
dram[16]:      5715      6128      5715      6128      5715      6128      5715      6128      5715      6128         0         0         0         0         0         0 
dram[17]:      5703      6116      5703      6116      5703      6116      5703      6116      5703      6116         0         0         0         0         0         0 
dram[18]:      5688      6101      5688      6101      5688      6101      5688      6101      5688      6101         0         0         0         0         0         0 
dram[19]:      5675      6088      5675      6088      5675      6088      5675      6088      5675      6088         0         0         0         0         0         0 
dram[20]:      5663      6076      5663      6076      5663      6076      5663      6076      5663      6076         0         0         0         0         0         0 
dram[21]:      5650      6064      5650      6064      5650      6064      5650      6064      5650      6064         0         0         0         0         0         0 
dram[22]:      5637      6049      5637      6049      5637      6049      5637      6049      5637      6049         0         0         0         0         0         0 
dram[23]:      5623      6036      5623      6036      5623      6036      5623      6036      5623      6036         0         0         0         0         0         0 
dram[24]:      5819      6230      5819      6230      5819      6230      5819      6230      5819      6230         0         0         0         0         0         0 
dram[25]:      5804      6217      5804      6217      5804      6217      5804      6217      5804      6217         0         0         0         0         0         0 
dram[26]:      5791      6204      5791      6204      5791      6204      5791      6204      5791      6204         0         0         0         0         0         0 
dram[27]:      5779      6192      5779      6192      5779      6192      5779      6192      5779      6192         0         0         0         0         0         0 
dram[28]:      5767      6179      5767      6179      5767      6179      5767      6179      5767      6179         0         0         0         0         0         0 
dram[29]:      5752      6165      5752      6165      5752      6165      5752      6165      5752      6165         0         0         0         0         0         0 
dram[30]:      5739      6152      5739      6152      5739      6152      5739      6152      5739      6152         0         0         0         0         0         0 
dram[31]:      5727      6140      5727      6140      5727      6140      5727      6140      5727      6140         0         0         0         0         0         0 
average row accesses per activate:
dram[0]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan 
dram[6]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan 
dram[7]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan 
dram[8]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan 
dram[9]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan 
dram[10]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan 
dram[11]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan 
dram[12]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan 
dram[13]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan 
dram[14]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan 
dram[15]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan 
dram[16]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan 
dram[17]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan 
dram[18]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan 
dram[19]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan 
dram[20]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan 
dram[21]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan 
dram[22]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan 
dram[23]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan 
dram[24]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan 
dram[25]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan 
dram[26]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan 
dram[27]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan 
dram[28]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan 
dram[29]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan 
dram[30]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan 
dram[31]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 18432/320 = 57.599998
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        64        64        64        64        64        64        64        64        32        32         0         0         0         0         0         0 
dram[1]:        64        64        64        64        64        64        64        64        32        32         0         0         0         0         0         0 
dram[2]:        64        64        64        64        64        64        64        64        32        32         0         0         0         0         0         0 
dram[3]:        64        64        64        64        64        64        64        64        32        32         0         0         0         0         0         0 
dram[4]:        64        64        64        64        64        64        64        64        32        32         0         0         0         0         0         0 
dram[5]:        64        64        64        64        64        64        64        64        32        32         0         0         0         0         0         0 
dram[6]:        64        64        64        64        64        64        64        64        32        32         0         0         0         0         0         0 
dram[7]:        64        64        64        64        64        64        64        64        32        32         0         0         0         0         0         0 
dram[8]:        64        64        64        64        64        64        64        64        32        32         0         0         0         0         0         0 
dram[9]:        64        64        64        64        64        64        64        64        32        32         0         0         0         0         0         0 
dram[10]:        64        64        64        64        64        64        64        64        32        32         0         0         0         0         0         0 
dram[11]:        64        64        64        64        64        64        64        64        32        32         0         0         0         0         0         0 
dram[12]:        64        64        64        64        64        64        64        64        32        32         0         0         0         0         0         0 
dram[13]:        64        64        64        64        64        64        64        64        32        32         0         0         0         0         0         0 
dram[14]:        64        64        64        64        64        64        64        64        32        32         0         0         0         0         0         0 
dram[15]:        64        64        64        64        64        64        64        64        32        32         0         0         0         0         0         0 
dram[16]:        64        64        64        64        64        64        64        64        32        32         0         0         0         0         0         0 
dram[17]:        64        64        64        64        64        64        64        64        32        32         0         0         0         0         0         0 
dram[18]:        64        64        64        64        64        64        64        64        32        32         0         0         0         0         0         0 
dram[19]:        64        64        64        64        64        64        64        64        32        32         0         0         0         0         0         0 
dram[20]:        64        64        64        64        64        64        64        64        32        32         0         0         0         0         0         0 
dram[21]:        64        64        64        64        64        64        64        64        32        32         0         0         0         0         0         0 
dram[22]:        64        64        64        64        64        64        64        64        32        32         0         0         0         0         0         0 
dram[23]:        64        64        64        64        64        64        64        64        32        32         0         0         0         0         0         0 
dram[24]:        64        64        64        64        64        64        64        64        32        32         0         0         0         0         0         0 
dram[25]:        64        64        64        64        64        64        64        64        32        32         0         0         0         0         0         0 
dram[26]:        64        64        64        64        64        64        64        64        32        32         0         0         0         0         0         0 
dram[27]:        64        64        64        64        64        64        64        64        32        32         0         0         0         0         0         0 
dram[28]:        64        64        64        64        64        64        64        64        32        32         0         0         0         0         0         0 
dram[29]:        64        64        64        64        64        64        64        64        32        32         0         0         0         0         0         0 
dram[30]:        64        64        64        64        64        64        64        64        32        32         0         0         0         0         0         0 
dram[31]:        64        64        64        64        64        64        64        64        32        32         0         0         0         0         0         0 
total dram reads = 18432
min_bank_accesses = 0!
chip skew: 576/576 = 1.00
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:       1105       711       853       711       853       711       853       711       853       711    none      none      none      none      none      none  
dram[1]:        844       702       844       702       844       702       844       702       845       701    none      none      none      none      none      none  
dram[2]:       1047       693       837       693       837       693       837       693       837       693    none      none      none      none      none      none  
dram[3]:        827       685       827       685       827       685       827       685       827       685    none      none      none      none      none      none  
dram[4]:        817       675       817       675       817       675       817       675       817       675    none      none      none      none      none      none  
dram[5]:        808       666       808       666       808       666       808       666       808       666    none      none      none      none      none      none  
dram[6]:        800       657       800       657       800       657       800       657       800       657    none      none      none      none      none      none  
dram[7]:        791       649       791       649       791       649       791       649       791       649    none      none      none      none      none      none  
dram[8]:        604       747       604       747       604       747       604       747       604       747    none      none      none      none      none      none  
dram[9]:        595       739       595       739       595       739       595       739       595       739    none      none      none      none      none      none  
dram[10]:        587       729       587       729       587       729       587       729       587       729    none      none      none      none      none      none  
dram[11]:        578       719       578       719       578       719       578       719       578       719    none      none      none      none      none      none  
dram[12]:        568       711       568       711       568       711       568       711       568       711    none      none      none      none      none      none  
dram[13]:        559       702       559       702       559       702       559       702       559       702    none      none      none      none      none      none  
dram[14]:        551       693       551       693       551       693       551       693       551       693    none      none      none      none      none      none  
dram[15]:        542       683       542       683       542       683       542       683       542       683    none      none      none      none      none      none  
dram[16]:        640       783       640       783       640       783       640       783       640       783    none      none      none      none      none      none  
dram[17]:        631       773       631       773       631       773       631       773       631       773    none      none      none      none      none      none  
dram[18]:        621       763       621       763       621       763       621       763       621       763    none      none      none      none      none      none  
dram[19]:        612       755       612       755       612       755       612       755       612       755    none      none      none      none      none      none  
dram[20]:        604       747       604       747       604       747       604       747       604       747    none      none      none      none      none      none  
dram[21]:        594       737       594       737       594       737       594       737       594       737    none      none      none      none      none      none  
dram[22]:        585       727       585       727       585       727       585       727       585       727    none      none      none      none      none      none  
dram[23]:        576       719       576       719       576       719       576       719       576       719    none      none      none      none      none      none  
dram[24]:        675       817       675       817       675       817       675       817       675       817    none      none      none      none      none      none  
dram[25]:        665       808       665       808       665       808       665       808       665       808    none      none      none      none      none      none  
dram[26]:        656       799       656       799       656       799       656       799       656       799    none      none      none      none      none      none  
dram[27]:        648       791       648       791       648       791       648       791       648       791    none      none      none      none      none      none  
dram[28]:        639       781       639       781       639       781       639       781       639       781    none      none      none      none      none      none  
dram[29]:        629       772       629       772       629       772       629       772       629       772    none      none      none      none      none      none  
dram[30]:        620       763       620       763       620       763       620       763       620       763    none      none      none      none      none      none  
dram[31]:        612       755       612       755       612       755       612       755       612       755    none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:       1024       739      1024       739      1024       739      1024       739      1024       739         0         0         0         0         0         0
dram[1]:       1014       729      1014       729      1014       729      1014       729      1014       729         0         0         0         0         0         0
dram[2]:       1006       720      1006       720      1006       720      1006       720      1006       720         0         0         0         0         0         0
dram[3]:        998       712       998       712       998       712       998       712       998       712         0         0         0         0         0         0
dram[4]:        988       703       988       703       988       703       988       703       988       703         0         0         0         0         0         0
dram[5]:        978       694       978       694       978       694       978       694       978       694         0         0         0         0         0         0
dram[6]:        970       684       970       684       970       684       970       684       970       684         0         0         0         0         0         0
dram[7]:        962       676       962       676       962       676       962       676       962       676         0         0         0         0         0         0
dram[8]:        733       809       733       809       733       809       733       809       717       809         0         0         0         0         0         0
dram[9]:        725       801       725       801       725       801       725       801       709       801         0         0         0         0         0         0
dram[10]:        717       793       717       793       717       793       717       793       701       793         0         0         0         0         0         0
dram[11]:        707       783       707       783       707       783       707       783       691       783         0         0         0         0         0         0
dram[12]:        697       773       697       773       697       773       697       773       681       773         0         0         0         0         0         0
dram[13]:        689       765       689       765       689       765       689       765       673       765         0         0         0         0         0         0
dram[14]:        681       757       681       757       681       757       681       757       666       757         0         0         0         0         0         0
dram[15]:        671       747       671       747       671       747       671       747       655       747         0         0         0         0         0         0
dram[16]:        734       881       734       881       734       881       734       881       718       881         0         0         0         0         0         0
dram[17]:        724       873       724       873       724       873       724       873       708       873         0         0         0         0         0         0
dram[18]:        714       863       714       863       714       863       714       863       698       863         0         0         0         0         0         0
dram[19]:        705       853       705       853       705       853       705       853       689       853         0         0         0         0         0         0
dram[20]:        697       845       697       845       697       845       697       845       681       845         0         0         0         0         0         0
dram[21]:        688       837       688       837       688       837       688       837       672       837         0         0         0         0         0         0
dram[22]:        678       827       678       827       678       827       678       827       662       827         0         0         0         0         0         0
dram[23]:        669       817       669       817       669       817       669       817       653       817         0         0         0         0         0         0
dram[24]:        732       952       732       952       732       952       732       952       716       952         0         0         0         0         0         0
dram[25]:        722       942       722       942       722       942       722       942       706       942         0         0         0         0         0         0
dram[26]:        714       933       714       933       714       933       714       933       698       933         0         0         0         0         0         0
dram[27]:        706       925       706       925       706       925       706       925       690       925         0         0         0         0         0         0
dram[28]:        696       916       696       916       696       916       696       916       680       916         0         0         0         0         0         0
dram[29]:        686       906       686       906       686       906       686       906       670       906         0         0         0         0         0         0
dram[30]:        678       897       678       897       678       897       678       897       662       897         0         0         0         0         0         0
dram[31]:        670       889       670       889       670       889       670       889       654       889         0         0         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3068530 n_nop=3067944 n_act=10 n_pre=0 n_ref_event=0 n_req=576 n_rd=576 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001877
n_activity=1668 dram_eff=0.3453
bk0: 64a 3068459i bk1: 64a 3068458i bk2: 64a 3068459i bk3: 64a 3068458i bk4: 64a 3068459i bk5: 64a 3068458i bk6: 64a 3068459i bk7: 64a 3068458i bk8: 32a 3068488i bk9: 32a 3068488i bk10: 0a 3068530i bk11: 0a 3068530i bk12: 0a 3068530i bk13: 0a 3068530i bk14: 0a 3068530i bk15: 0a 3068530i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.982639
Row_Buffer_Locality_read = 0.982639
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000188 
total_CMD = 3068530 
util_bw = 576 
Wasted_Col = 656 
Wasted_Row = 0 
Idle = 3067298 

BW Util Bottlenecks: 
RCDc_limit = 120 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 536 
rwq = 0 
CCDLc_limit_alone = 536 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 3068530 
n_nop = 3067944 
Read = 576 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 10 
n_pre = 0 
n_ref = 0 
n_req = 576 
total_req = 576 

Dual Bus Interface Util: 
issued_total_row = 10 
issued_total_col = 576 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000188 
Either_Row_CoL_Bus_Util = 0.000191 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001735 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00173471
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3068530 n_nop=3067944 n_act=10 n_pre=0 n_ref_event=0 n_req=576 n_rd=576 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001877
n_activity=1668 dram_eff=0.3453
bk0: 64a 3068458i bk1: 64a 3068458i bk2: 64a 3068458i bk3: 64a 3068458i bk4: 64a 3068458i bk5: 64a 3068458i bk6: 64a 3068458i bk7: 64a 3068458i bk8: 32a 3068488i bk9: 32a 3068488i bk10: 0a 3068530i bk11: 0a 3068530i bk12: 0a 3068530i bk13: 0a 3068530i bk14: 0a 3068530i bk15: 0a 3068530i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.982639
Row_Buffer_Locality_read = 0.982639
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000188 
total_CMD = 3068530 
util_bw = 576 
Wasted_Col = 660 
Wasted_Row = 0 
Idle = 3067294 

BW Util Bottlenecks: 
RCDc_limit = 120 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 540 
rwq = 0 
CCDLc_limit_alone = 540 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 3068530 
n_nop = 3067944 
Read = 576 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 10 
n_pre = 0 
n_ref = 0 
n_req = 576 
total_req = 576 

Dual Bus Interface Util: 
issued_total_row = 10 
issued_total_col = 576 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000188 
Either_Row_CoL_Bus_Util = 0.000191 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001777 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.0017774
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3068530 n_nop=3067944 n_act=10 n_pre=0 n_ref_event=0 n_req=576 n_rd=576 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001877
n_activity=1668 dram_eff=0.3453
bk0: 64a 3068458i bk1: 64a 3068458i bk2: 64a 3068458i bk3: 64a 3068458i bk4: 64a 3068458i bk5: 64a 3068458i bk6: 64a 3068458i bk7: 64a 3068458i bk8: 32a 3068488i bk9: 32a 3068488i bk10: 0a 3068530i bk11: 0a 3068530i bk12: 0a 3068530i bk13: 0a 3068530i bk14: 0a 3068530i bk15: 0a 3068530i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.982639
Row_Buffer_Locality_read = 0.982639
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000188 
total_CMD = 3068530 
util_bw = 576 
Wasted_Col = 660 
Wasted_Row = 0 
Idle = 3067294 

BW Util Bottlenecks: 
RCDc_limit = 120 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 540 
rwq = 0 
CCDLc_limit_alone = 540 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 3068530 
n_nop = 3067944 
Read = 576 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 10 
n_pre = 0 
n_ref = 0 
n_req = 576 
total_req = 576 

Dual Bus Interface Util: 
issued_total_row = 10 
issued_total_col = 576 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000188 
Either_Row_CoL_Bus_Util = 0.000191 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001818 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00181846
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3068530 n_nop=3067944 n_act=10 n_pre=0 n_ref_event=0 n_req=576 n_rd=576 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001877
n_activity=1668 dram_eff=0.3453
bk0: 64a 3068460i bk1: 64a 3068458i bk2: 64a 3068460i bk3: 64a 3068458i bk4: 64a 3068460i bk5: 64a 3068458i bk6: 64a 3068460i bk7: 64a 3068458i bk8: 32a 3068489i bk9: 32a 3068488i bk10: 0a 3068530i bk11: 0a 3068530i bk12: 0a 3068530i bk13: 0a 3068530i bk14: 0a 3068530i bk15: 0a 3068530i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.982639
Row_Buffer_Locality_read = 0.982639
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000188 
total_CMD = 3068530 
util_bw = 576 
Wasted_Col = 651 
Wasted_Row = 0 
Idle = 3067303 

BW Util Bottlenecks: 
RCDc_limit = 120 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 531 
rwq = 0 
CCDLc_limit_alone = 531 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 3068530 
n_nop = 3067944 
Read = 576 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 10 
n_pre = 0 
n_ref = 0 
n_req = 576 
total_req = 576 

Dual Bus Interface Util: 
issued_total_row = 10 
issued_total_col = 576 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000188 
Either_Row_CoL_Bus_Util = 0.000191 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001777 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.0017774
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3068530 n_nop=3067944 n_act=10 n_pre=0 n_ref_event=0 n_req=576 n_rd=576 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001877
n_activity=1668 dram_eff=0.3453
bk0: 64a 3068459i bk1: 64a 3068460i bk2: 64a 3068459i bk3: 64a 3068460i bk4: 64a 3068459i bk5: 64a 3068460i bk6: 64a 3068459i bk7: 64a 3068460i bk8: 32a 3068488i bk9: 32a 3068489i bk10: 0a 3068530i bk11: 0a 3068530i bk12: 0a 3068530i bk13: 0a 3068530i bk14: 0a 3068530i bk15: 0a 3068530i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.982639
Row_Buffer_Locality_read = 0.982639
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000188 
total_CMD = 3068530 
util_bw = 576 
Wasted_Col = 647 
Wasted_Row = 0 
Idle = 3067307 

BW Util Bottlenecks: 
RCDc_limit = 120 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 527 
rwq = 0 
CCDLc_limit_alone = 527 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 3068530 
n_nop = 3067944 
Read = 576 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 10 
n_pre = 0 
n_ref = 0 
n_req = 576 
total_req = 576 

Dual Bus Interface Util: 
issued_total_row = 10 
issued_total_col = 576 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000188 
Either_Row_CoL_Bus_Util = 0.000191 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001694 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00169364
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3068530 n_nop=3067944 n_act=10 n_pre=0 n_ref_event=0 n_req=576 n_rd=576 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001877
n_activity=1668 dram_eff=0.3453
bk0: 64a 3068458i bk1: 64a 3068459i bk2: 64a 3068458i bk3: 64a 3068459i bk4: 64a 3068458i bk5: 64a 3068459i bk6: 64a 3068458i bk7: 64a 3068459i bk8: 32a 3068488i bk9: 32a 3068488i bk10: 0a 3068530i bk11: 0a 3068530i bk12: 0a 3068530i bk13: 0a 3068530i bk14: 0a 3068530i bk15: 0a 3068530i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.982639
Row_Buffer_Locality_read = 0.982639
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000188 
total_CMD = 3068530 
util_bw = 576 
Wasted_Col = 656 
Wasted_Row = 0 
Idle = 3067298 

BW Util Bottlenecks: 
RCDc_limit = 120 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 536 
rwq = 0 
CCDLc_limit_alone = 536 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 3068530 
n_nop = 3067944 
Read = 576 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 10 
n_pre = 0 
n_ref = 0 
n_req = 576 
total_req = 576 

Dual Bus Interface Util: 
issued_total_row = 10 
issued_total_col = 576 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000188 
Either_Row_CoL_Bus_Util = 0.000191 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001694 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00169364
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3068530 n_nop=3067944 n_act=10 n_pre=0 n_ref_event=0 n_req=576 n_rd=576 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001877
n_activity=1668 dram_eff=0.3453
bk0: 64a 3068458i bk1: 64a 3068458i bk2: 64a 3068458i bk3: 64a 3068458i bk4: 64a 3068458i bk5: 64a 3068458i bk6: 64a 3068458i bk7: 64a 3068458i bk8: 32a 3068488i bk9: 32a 3068488i bk10: 0a 3068530i bk11: 0a 3068530i bk12: 0a 3068530i bk13: 0a 3068530i bk14: 0a 3068530i bk15: 0a 3068530i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.982639
Row_Buffer_Locality_read = 0.982639
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000188 
total_CMD = 3068530 
util_bw = 576 
Wasted_Col = 660 
Wasted_Row = 0 
Idle = 3067294 

BW Util Bottlenecks: 
RCDc_limit = 120 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 540 
rwq = 0 
CCDLc_limit_alone = 540 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 3068530 
n_nop = 3067944 
Read = 576 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 10 
n_pre = 0 
n_ref = 0 
n_req = 576 
total_req = 576 

Dual Bus Interface Util: 
issued_total_row = 10 
issued_total_col = 576 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000188 
Either_Row_CoL_Bus_Util = 0.000191 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001777 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.0017774
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3068530 n_nop=3067944 n_act=10 n_pre=0 n_ref_event=0 n_req=576 n_rd=576 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001877
n_activity=1668 dram_eff=0.3453
bk0: 64a 3068458i bk1: 64a 3068458i bk2: 64a 3068458i bk3: 64a 3068458i bk4: 64a 3068458i bk5: 64a 3068458i bk6: 64a 3068458i bk7: 64a 3068458i bk8: 32a 3068488i bk9: 32a 3068488i bk10: 0a 3068530i bk11: 0a 3068530i bk12: 0a 3068530i bk13: 0a 3068530i bk14: 0a 3068530i bk15: 0a 3068530i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.982639
Row_Buffer_Locality_read = 0.982639
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000188 
total_CMD = 3068530 
util_bw = 576 
Wasted_Col = 660 
Wasted_Row = 0 
Idle = 3067294 

BW Util Bottlenecks: 
RCDc_limit = 120 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 540 
rwq = 0 
CCDLc_limit_alone = 540 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 3068530 
n_nop = 3067944 
Read = 576 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 10 
n_pre = 0 
n_ref = 0 
n_req = 576 
total_req = 576 

Dual Bus Interface Util: 
issued_total_row = 10 
issued_total_col = 576 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000188 
Either_Row_CoL_Bus_Util = 0.000191 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001792 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00179206
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3068530 n_nop=3067944 n_act=10 n_pre=0 n_ref_event=0 n_req=576 n_rd=576 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001877
n_activity=1668 dram_eff=0.3453
bk0: 64a 3068458i bk1: 64a 3068458i bk2: 64a 3068458i bk3: 64a 3068458i bk4: 64a 3068458i bk5: 64a 3068458i bk6: 64a 3068458i bk7: 64a 3068458i bk8: 32a 3068488i bk9: 32a 3068488i bk10: 0a 3068530i bk11: 0a 3068530i bk12: 0a 3068530i bk13: 0a 3068530i bk14: 0a 3068530i bk15: 0a 3068530i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.982639
Row_Buffer_Locality_read = 0.982639
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000188 
total_CMD = 3068530 
util_bw = 576 
Wasted_Col = 660 
Wasted_Row = 0 
Idle = 3067294 

BW Util Bottlenecks: 
RCDc_limit = 120 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 540 
rwq = 0 
CCDLc_limit_alone = 540 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 3068530 
n_nop = 3067944 
Read = 576 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 10 
n_pre = 0 
n_ref = 0 
n_req = 576 
total_req = 576 

Dual Bus Interface Util: 
issued_total_row = 10 
issued_total_col = 576 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000188 
Either_Row_CoL_Bus_Util = 0.000191 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001777 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.0017774
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3068530 n_nop=3067944 n_act=10 n_pre=0 n_ref_event=0 n_req=576 n_rd=576 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001877
n_activity=1668 dram_eff=0.3453
bk0: 64a 3068458i bk1: 64a 3068458i bk2: 64a 3068458i bk3: 64a 3068458i bk4: 64a 3068458i bk5: 64a 3068458i bk6: 64a 3068458i bk7: 64a 3068458i bk8: 32a 3068488i bk9: 32a 3068488i bk10: 0a 3068530i bk11: 0a 3068530i bk12: 0a 3068530i bk13: 0a 3068530i bk14: 0a 3068530i bk15: 0a 3068530i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.982639
Row_Buffer_Locality_read = 0.982639
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000188 
total_CMD = 3068530 
util_bw = 576 
Wasted_Col = 660 
Wasted_Row = 0 
Idle = 3067294 

BW Util Bottlenecks: 
RCDc_limit = 120 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 540 
rwq = 0 
CCDLc_limit_alone = 540 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 3068530 
n_nop = 3067944 
Read = 576 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 10 
n_pre = 0 
n_ref = 0 
n_req = 576 
total_req = 576 

Dual Bus Interface Util: 
issued_total_row = 10 
issued_total_col = 576 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000188 
Either_Row_CoL_Bus_Util = 0.000191 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001818 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00181846
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3068530 n_nop=3067944 n_act=10 n_pre=0 n_ref_event=0 n_req=576 n_rd=576 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001877
n_activity=1668 dram_eff=0.3453
bk0: 64a 3068458i bk1: 64a 3068460i bk2: 64a 3068458i bk3: 64a 3068460i bk4: 64a 3068458i bk5: 64a 3068460i bk6: 64a 3068458i bk7: 64a 3068460i bk8: 32a 3068488i bk9: 32a 3068489i bk10: 0a 3068530i bk11: 0a 3068530i bk12: 0a 3068530i bk13: 0a 3068530i bk14: 0a 3068530i bk15: 0a 3068530i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.982639
Row_Buffer_Locality_read = 0.982639
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000188 
total_CMD = 3068530 
util_bw = 576 
Wasted_Col = 651 
Wasted_Row = 0 
Idle = 3067303 

BW Util Bottlenecks: 
RCDc_limit = 120 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 531 
rwq = 0 
CCDLc_limit_alone = 531 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 3068530 
n_nop = 3067944 
Read = 576 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 10 
n_pre = 0 
n_ref = 0 
n_req = 576 
total_req = 576 

Dual Bus Interface Util: 
issued_total_row = 10 
issued_total_col = 576 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000188 
Either_Row_CoL_Bus_Util = 0.000191 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001777 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.0017774
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3068530 n_nop=3067944 n_act=10 n_pre=0 n_ref_event=0 n_req=576 n_rd=576 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001877
n_activity=1668 dram_eff=0.3453
bk0: 64a 3068460i bk1: 64a 3068459i bk2: 64a 3068460i bk3: 64a 3068459i bk4: 64a 3068460i bk5: 64a 3068459i bk6: 64a 3068460i bk7: 64a 3068459i bk8: 32a 3068489i bk9: 32a 3068488i bk10: 0a 3068530i bk11: 0a 3068530i bk12: 0a 3068530i bk13: 0a 3068530i bk14: 0a 3068530i bk15: 0a 3068530i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.982639
Row_Buffer_Locality_read = 0.982639
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000188 
total_CMD = 3068530 
util_bw = 576 
Wasted_Col = 647 
Wasted_Row = 0 
Idle = 3067307 

BW Util Bottlenecks: 
RCDc_limit = 120 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 527 
rwq = 0 
CCDLc_limit_alone = 527 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 3068530 
n_nop = 3067944 
Read = 576 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 10 
n_pre = 0 
n_ref = 0 
n_req = 576 
total_req = 576 

Dual Bus Interface Util: 
issued_total_row = 10 
issued_total_col = 576 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000188 
Either_Row_CoL_Bus_Util = 0.000191 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001694 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00169364
Memory Partition 12: 
Cache L2_bank_024:
MSHR contents

Cache L2_bank_025:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3068530 n_nop=3067944 n_act=10 n_pre=0 n_ref_event=0 n_req=576 n_rd=576 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001877
n_activity=1668 dram_eff=0.3453
bk0: 64a 3068459i bk1: 64a 3068458i bk2: 64a 3068459i bk3: 64a 3068458i bk4: 64a 3068459i bk5: 64a 3068458i bk6: 64a 3068459i bk7: 64a 3068458i bk8: 32a 3068488i bk9: 32a 3068488i bk10: 0a 3068530i bk11: 0a 3068530i bk12: 0a 3068530i bk13: 0a 3068530i bk14: 0a 3068530i bk15: 0a 3068530i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.982639
Row_Buffer_Locality_read = 0.982639
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000188 
total_CMD = 3068530 
util_bw = 576 
Wasted_Col = 656 
Wasted_Row = 0 
Idle = 3067298 

BW Util Bottlenecks: 
RCDc_limit = 120 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 536 
rwq = 0 
CCDLc_limit_alone = 536 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 3068530 
n_nop = 3067944 
Read = 576 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 10 
n_pre = 0 
n_ref = 0 
n_req = 576 
total_req = 576 

Dual Bus Interface Util: 
issued_total_row = 10 
issued_total_col = 576 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000188 
Either_Row_CoL_Bus_Util = 0.000191 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001694 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00169364
Memory Partition 13: 
Cache L2_bank_026:
MSHR contents

Cache L2_bank_027:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3068530 n_nop=3067944 n_act=10 n_pre=0 n_ref_event=0 n_req=576 n_rd=576 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001877
n_activity=1668 dram_eff=0.3453
bk0: 64a 3068458i bk1: 64a 3068458i bk2: 64a 3068458i bk3: 64a 3068458i bk4: 64a 3068458i bk5: 64a 3068458i bk6: 64a 3068458i bk7: 64a 3068458i bk8: 32a 3068488i bk9: 32a 3068488i bk10: 0a 3068530i bk11: 0a 3068530i bk12: 0a 3068530i bk13: 0a 3068530i bk14: 0a 3068530i bk15: 0a 3068530i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.982639
Row_Buffer_Locality_read = 0.982639
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000188 
total_CMD = 3068530 
util_bw = 576 
Wasted_Col = 660 
Wasted_Row = 0 
Idle = 3067294 

BW Util Bottlenecks: 
RCDc_limit = 120 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 540 
rwq = 0 
CCDLc_limit_alone = 540 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 3068530 
n_nop = 3067944 
Read = 576 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 10 
n_pre = 0 
n_ref = 0 
n_req = 576 
total_req = 576 

Dual Bus Interface Util: 
issued_total_row = 10 
issued_total_col = 576 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000188 
Either_Row_CoL_Bus_Util = 0.000191 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001748 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00174807
Memory Partition 14: 
Cache L2_bank_028:
MSHR contents

Cache L2_bank_029:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3068530 n_nop=3067944 n_act=10 n_pre=0 n_ref_event=0 n_req=576 n_rd=576 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001877
n_activity=1668 dram_eff=0.3453
bk0: 64a 3068458i bk1: 64a 3068458i bk2: 64a 3068458i bk3: 64a 3068458i bk4: 64a 3068458i bk5: 64a 3068458i bk6: 64a 3068458i bk7: 64a 3068458i bk8: 32a 3068488i bk9: 32a 3068488i bk10: 0a 3068530i bk11: 0a 3068530i bk12: 0a 3068530i bk13: 0a 3068530i bk14: 0a 3068530i bk15: 0a 3068530i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.982639
Row_Buffer_Locality_read = 0.982639
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000188 
total_CMD = 3068530 
util_bw = 576 
Wasted_Col = 660 
Wasted_Row = 0 
Idle = 3067294 

BW Util Bottlenecks: 
RCDc_limit = 120 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 540 
rwq = 0 
CCDLc_limit_alone = 540 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 3068530 
n_nop = 3067944 
Read = 576 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 10 
n_pre = 0 
n_ref = 0 
n_req = 576 
total_req = 576 

Dual Bus Interface Util: 
issued_total_row = 10 
issued_total_col = 576 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000188 
Either_Row_CoL_Bus_Util = 0.000191 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001818 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00181846
Memory Partition 15: 
Cache L2_bank_030:
MSHR contents

Cache L2_bank_031:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3068530 n_nop=3067944 n_act=10 n_pre=0 n_ref_event=0 n_req=576 n_rd=576 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001877
n_activity=1668 dram_eff=0.3453
bk0: 64a 3068460i bk1: 64a 3068458i bk2: 64a 3068460i bk3: 64a 3068458i bk4: 64a 3068460i bk5: 64a 3068458i bk6: 64a 3068460i bk7: 64a 3068458i bk8: 32a 3068489i bk9: 32a 3068488i bk10: 0a 3068530i bk11: 0a 3068530i bk12: 0a 3068530i bk13: 0a 3068530i bk14: 0a 3068530i bk15: 0a 3068530i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.982639
Row_Buffer_Locality_read = 0.982639
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000188 
total_CMD = 3068530 
util_bw = 576 
Wasted_Col = 651 
Wasted_Row = 0 
Idle = 3067303 

BW Util Bottlenecks: 
RCDc_limit = 120 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 531 
rwq = 0 
CCDLc_limit_alone = 531 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 3068530 
n_nop = 3067944 
Read = 576 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 10 
n_pre = 0 
n_ref = 0 
n_req = 576 
total_req = 576 

Dual Bus Interface Util: 
issued_total_row = 10 
issued_total_col = 576 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000188 
Either_Row_CoL_Bus_Util = 0.000191 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001760 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.0017598
Memory Partition 16: 
Cache L2_bank_032:
MSHR contents

Cache L2_bank_033:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[16]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3068530 n_nop=3067944 n_act=10 n_pre=0 n_ref_event=0 n_req=576 n_rd=576 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001877
n_activity=1668 dram_eff=0.3453
bk0: 64a 3068458i bk1: 64a 3068458i bk2: 64a 3068458i bk3: 64a 3068458i bk4: 64a 3068458i bk5: 64a 3068458i bk6: 64a 3068458i bk7: 64a 3068458i bk8: 32a 3068488i bk9: 32a 3068488i bk10: 0a 3068530i bk11: 0a 3068530i bk12: 0a 3068530i bk13: 0a 3068530i bk14: 0a 3068530i bk15: 0a 3068530i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.982639
Row_Buffer_Locality_read = 0.982639
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000188 
total_CMD = 3068530 
util_bw = 576 
Wasted_Col = 660 
Wasted_Row = 0 
Idle = 3067294 

BW Util Bottlenecks: 
RCDc_limit = 120 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 540 
rwq = 0 
CCDLc_limit_alone = 540 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 3068530 
n_nop = 3067944 
Read = 576 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 10 
n_pre = 0 
n_ref = 0 
n_req = 576 
total_req = 576 

Dual Bus Interface Util: 
issued_total_row = 10 
issued_total_col = 576 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000188 
Either_Row_CoL_Bus_Util = 0.000191 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001818 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00181846
Memory Partition 17: 
Cache L2_bank_034:
MSHR contents

Cache L2_bank_035:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[17]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3068530 n_nop=3067944 n_act=10 n_pre=0 n_ref_event=0 n_req=576 n_rd=576 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001877
n_activity=1668 dram_eff=0.3453
bk0: 64a 3068460i bk1: 64a 3068460i bk2: 64a 3068460i bk3: 64a 3068460i bk4: 64a 3068460i bk5: 64a 3068460i bk6: 64a 3068460i bk7: 64a 3068460i bk8: 32a 3068489i bk9: 32a 3068489i bk10: 0a 3068530i bk11: 0a 3068530i bk12: 0a 3068530i bk13: 0a 3068530i bk14: 0a 3068530i bk15: 0a 3068530i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.982639
Row_Buffer_Locality_read = 0.982639
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000188 
total_CMD = 3068530 
util_bw = 576 
Wasted_Col = 642 
Wasted_Row = 0 
Idle = 3067312 

BW Util Bottlenecks: 
RCDc_limit = 120 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 522 
rwq = 0 
CCDLc_limit_alone = 522 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 3068530 
n_nop = 3067944 
Read = 576 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 10 
n_pre = 0 
n_ref = 0 
n_req = 576 
total_req = 576 

Dual Bus Interface Util: 
issued_total_row = 10 
issued_total_col = 576 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000188 
Either_Row_CoL_Bus_Util = 0.000191 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001736 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00173634
Memory Partition 18: 
Cache L2_bank_036:
MSHR contents

Cache L2_bank_037:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[18]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3068530 n_nop=3067944 n_act=10 n_pre=0 n_ref_event=0 n_req=576 n_rd=576 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001877
n_activity=1668 dram_eff=0.3453
bk0: 64a 3068459i bk1: 64a 3068459i bk2: 64a 3068459i bk3: 64a 3068459i bk4: 64a 3068459i bk5: 64a 3068459i bk6: 64a 3068459i bk7: 64a 3068459i bk8: 32a 3068488i bk9: 32a 3068488i bk10: 0a 3068530i bk11: 0a 3068530i bk12: 0a 3068530i bk13: 0a 3068530i bk14: 0a 3068530i bk15: 0a 3068530i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.982639
Row_Buffer_Locality_read = 0.982639
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000188 
total_CMD = 3068530 
util_bw = 576 
Wasted_Col = 652 
Wasted_Row = 0 
Idle = 3067302 

BW Util Bottlenecks: 
RCDc_limit = 120 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 532 
rwq = 0 
CCDLc_limit_alone = 532 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 3068530 
n_nop = 3067944 
Read = 576 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 10 
n_pre = 0 
n_ref = 0 
n_req = 576 
total_req = 576 

Dual Bus Interface Util: 
issued_total_row = 10 
issued_total_col = 576 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000188 
Either_Row_CoL_Bus_Util = 0.000191 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001651 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00165095
Memory Partition 19: 
Cache L2_bank_038:
MSHR contents

Cache L2_bank_039:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[19]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3068530 n_nop=3067944 n_act=10 n_pre=0 n_ref_event=0 n_req=576 n_rd=576 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001877
n_activity=1668 dram_eff=0.3453
bk0: 64a 3068458i bk1: 64a 3068458i bk2: 64a 3068458i bk3: 64a 3068458i bk4: 64a 3068458i bk5: 64a 3068458i bk6: 64a 3068458i bk7: 64a 3068458i bk8: 32a 3068488i bk9: 32a 3068488i bk10: 0a 3068530i bk11: 0a 3068530i bk12: 0a 3068530i bk13: 0a 3068530i bk14: 0a 3068530i bk15: 0a 3068530i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.982639
Row_Buffer_Locality_read = 0.982639
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000188 
total_CMD = 3068530 
util_bw = 576 
Wasted_Col = 660 
Wasted_Row = 0 
Idle = 3067294 

BW Util Bottlenecks: 
RCDc_limit = 120 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 540 
rwq = 0 
CCDLc_limit_alone = 540 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 3068530 
n_nop = 3067944 
Read = 576 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 10 
n_pre = 0 
n_ref = 0 
n_req = 576 
total_req = 576 

Dual Bus Interface Util: 
issued_total_row = 10 
issued_total_col = 576 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000188 
Either_Row_CoL_Bus_Util = 0.000191 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001716 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00171581
Memory Partition 20: 
Cache L2_bank_040:
MSHR contents

Cache L2_bank_041:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[20]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3068530 n_nop=3067944 n_act=10 n_pre=0 n_ref_event=0 n_req=576 n_rd=576 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001877
n_activity=1668 dram_eff=0.3453
bk0: 64a 3068458i bk1: 64a 3068458i bk2: 64a 3068458i bk3: 64a 3068458i bk4: 64a 3068458i bk5: 64a 3068458i bk6: 64a 3068458i bk7: 64a 3068458i bk8: 32a 3068488i bk9: 32a 3068488i bk10: 0a 3068530i bk11: 0a 3068530i bk12: 0a 3068530i bk13: 0a 3068530i bk14: 0a 3068530i bk15: 0a 3068530i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.982639
Row_Buffer_Locality_read = 0.982639
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000188 
total_CMD = 3068530 
util_bw = 576 
Wasted_Col = 660 
Wasted_Row = 0 
Idle = 3067294 

BW Util Bottlenecks: 
RCDc_limit = 120 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 540 
rwq = 0 
CCDLc_limit_alone = 540 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 3068530 
n_nop = 3067944 
Read = 576 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 10 
n_pre = 0 
n_ref = 0 
n_req = 576 
total_req = 576 

Dual Bus Interface Util: 
issued_total_row = 10 
issued_total_col = 576 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000188 
Either_Row_CoL_Bus_Util = 0.000191 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001818 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00181846
Memory Partition 21: 
Cache L2_bank_042:
MSHR contents

Cache L2_bank_043:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[21]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3068530 n_nop=3067944 n_act=10 n_pre=0 n_ref_event=0 n_req=576 n_rd=576 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001877
n_activity=1668 dram_eff=0.3453
bk0: 64a 3068458i bk1: 64a 3068460i bk2: 64a 3068458i bk3: 64a 3068460i bk4: 64a 3068458i bk5: 64a 3068460i bk6: 64a 3068458i bk7: 64a 3068460i bk8: 32a 3068488i bk9: 32a 3068489i bk10: 0a 3068530i bk11: 0a 3068530i bk12: 0a 3068530i bk13: 0a 3068530i bk14: 0a 3068530i bk15: 0a 3068530i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.982639
Row_Buffer_Locality_read = 0.982639
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000188 
total_CMD = 3068530 
util_bw = 576 
Wasted_Col = 651 
Wasted_Row = 0 
Idle = 3067303 

BW Util Bottlenecks: 
RCDc_limit = 120 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 531 
rwq = 0 
CCDLc_limit_alone = 531 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 3068530 
n_nop = 3067944 
Read = 576 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 10 
n_pre = 0 
n_ref = 0 
n_req = 576 
total_req = 576 

Dual Bus Interface Util: 
issued_total_row = 10 
issued_total_col = 576 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000188 
Either_Row_CoL_Bus_Util = 0.000191 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001757 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00175687
Memory Partition 22: 
Cache L2_bank_044:
MSHR contents

Cache L2_bank_045:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[22]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3068530 n_nop=3067944 n_act=10 n_pre=0 n_ref_event=0 n_req=576 n_rd=576 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001877
n_activity=1668 dram_eff=0.3453
bk0: 64a 3068458i bk1: 64a 3068459i bk2: 64a 3068458i bk3: 64a 3068459i bk4: 64a 3068458i bk5: 64a 3068459i bk6: 64a 3068458i bk7: 64a 3068459i bk8: 32a 3068488i bk9: 32a 3068488i bk10: 0a 3068530i bk11: 0a 3068530i bk12: 0a 3068530i bk13: 0a 3068530i bk14: 0a 3068530i bk15: 0a 3068530i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.982639
Row_Buffer_Locality_read = 0.982639
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000188 
total_CMD = 3068530 
util_bw = 576 
Wasted_Col = 656 
Wasted_Row = 0 
Idle = 3067298 

BW Util Bottlenecks: 
RCDc_limit = 120 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 536 
rwq = 0 
CCDLc_limit_alone = 536 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 3068530 
n_nop = 3067944 
Read = 576 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 10 
n_pre = 0 
n_ref = 0 
n_req = 576 
total_req = 576 

Dual Bus Interface Util: 
issued_total_row = 10 
issued_total_col = 576 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000188 
Either_Row_CoL_Bus_Util = 0.000191 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001735 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00173471
Memory Partition 23: 
Cache L2_bank_046:
MSHR contents

Cache L2_bank_047:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[23]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3068530 n_nop=3067944 n_act=10 n_pre=0 n_ref_event=0 n_req=576 n_rd=576 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001877
n_activity=1668 dram_eff=0.3453
bk0: 64a 3068458i bk1: 64a 3068458i bk2: 64a 3068458i bk3: 64a 3068458i bk4: 64a 3068458i bk5: 64a 3068458i bk6: 64a 3068458i bk7: 64a 3068458i bk8: 32a 3068488i bk9: 32a 3068488i bk10: 0a 3068530i bk11: 0a 3068530i bk12: 0a 3068530i bk13: 0a 3068530i bk14: 0a 3068530i bk15: 0a 3068530i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.982639
Row_Buffer_Locality_read = 0.982639
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000188 
total_CMD = 3068530 
util_bw = 576 
Wasted_Col = 660 
Wasted_Row = 0 
Idle = 3067294 

BW Util Bottlenecks: 
RCDc_limit = 120 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 540 
rwq = 0 
CCDLc_limit_alone = 540 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 3068530 
n_nop = 3067944 
Read = 576 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 10 
n_pre = 0 
n_ref = 0 
n_req = 576 
total_req = 576 

Dual Bus Interface Util: 
issued_total_row = 10 
issued_total_col = 576 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000188 
Either_Row_CoL_Bus_Util = 0.000191 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001777 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.0017774
Memory Partition 24: 
Cache L2_bank_048:
MSHR contents

Cache L2_bank_049:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[24]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3068530 n_nop=3067944 n_act=10 n_pre=0 n_ref_event=0 n_req=576 n_rd=576 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001877
n_activity=1668 dram_eff=0.3453
bk0: 64a 3068460i bk1: 64a 3068459i bk2: 64a 3068460i bk3: 64a 3068459i bk4: 64a 3068460i bk5: 64a 3068459i bk6: 64a 3068460i bk7: 64a 3068459i bk8: 32a 3068489i bk9: 32a 3068488i bk10: 0a 3068530i bk11: 0a 3068530i bk12: 0a 3068530i bk13: 0a 3068530i bk14: 0a 3068530i bk15: 0a 3068530i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.982639
Row_Buffer_Locality_read = 0.982639
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000188 
total_CMD = 3068530 
util_bw = 576 
Wasted_Col = 647 
Wasted_Row = 0 
Idle = 3067307 

BW Util Bottlenecks: 
RCDc_limit = 120 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 527 
rwq = 0 
CCDLc_limit_alone = 527 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 3068530 
n_nop = 3067944 
Read = 576 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 10 
n_pre = 0 
n_ref = 0 
n_req = 576 
total_req = 576 

Dual Bus Interface Util: 
issued_total_row = 10 
issued_total_col = 576 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000188 
Either_Row_CoL_Bus_Util = 0.000191 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001735 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00173471
Memory Partition 25: 
Cache L2_bank_050:
MSHR contents

Cache L2_bank_051:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[25]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3068530 n_nop=3067944 n_act=10 n_pre=0 n_ref_event=0 n_req=576 n_rd=576 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001877
n_activity=1668 dram_eff=0.3453
bk0: 64a 3068459i bk1: 64a 3068458i bk2: 64a 3068459i bk3: 64a 3068458i bk4: 64a 3068459i bk5: 64a 3068458i bk6: 64a 3068459i bk7: 64a 3068458i bk8: 32a 3068488i bk9: 32a 3068488i bk10: 0a 3068530i bk11: 0a 3068530i bk12: 0a 3068530i bk13: 0a 3068530i bk14: 0a 3068530i bk15: 0a 3068530i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.982639
Row_Buffer_Locality_read = 0.982639
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000188 
total_CMD = 3068530 
util_bw = 576 
Wasted_Col = 656 
Wasted_Row = 0 
Idle = 3067298 

BW Util Bottlenecks: 
RCDc_limit = 120 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 536 
rwq = 0 
CCDLc_limit_alone = 536 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 3068530 
n_nop = 3067944 
Read = 576 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 10 
n_pre = 0 
n_ref = 0 
n_req = 576 
total_req = 576 

Dual Bus Interface Util: 
issued_total_row = 10 
issued_total_col = 576 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000188 
Either_Row_CoL_Bus_Util = 0.000191 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001711 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00171124
Memory Partition 26: 
Cache L2_bank_052:
MSHR contents

Cache L2_bank_053:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[26]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3068530 n_nop=3067944 n_act=10 n_pre=0 n_ref_event=0 n_req=576 n_rd=576 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001877
n_activity=1668 dram_eff=0.3453
bk0: 64a 3068458i bk1: 64a 3068458i bk2: 64a 3068458i bk3: 64a 3068458i bk4: 64a 3068458i bk5: 64a 3068458i bk6: 64a 3068458i bk7: 64a 3068458i bk8: 32a 3068488i bk9: 32a 3068488i bk10: 0a 3068530i bk11: 0a 3068530i bk12: 0a 3068530i bk13: 0a 3068530i bk14: 0a 3068530i bk15: 0a 3068530i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.982639
Row_Buffer_Locality_read = 0.982639
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000188 
total_CMD = 3068530 
util_bw = 576 
Wasted_Col = 660 
Wasted_Row = 0 
Idle = 3067294 

BW Util Bottlenecks: 
RCDc_limit = 120 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 540 
rwq = 0 
CCDLc_limit_alone = 540 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 3068530 
n_nop = 3067944 
Read = 576 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 10 
n_pre = 0 
n_ref = 0 
n_req = 576 
total_req = 576 

Dual Bus Interface Util: 
issued_total_row = 10 
issued_total_col = 576 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000188 
Either_Row_CoL_Bus_Util = 0.000191 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001777 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.0017774
Memory Partition 27: 
Cache L2_bank_054:
MSHR contents

Cache L2_bank_055:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[27]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3068530 n_nop=3067944 n_act=10 n_pre=0 n_ref_event=0 n_req=576 n_rd=576 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001877
n_activity=1668 dram_eff=0.3453
bk0: 64a 3068458i bk1: 64a 3068458i bk2: 64a 3068458i bk3: 64a 3068458i bk4: 64a 3068458i bk5: 64a 3068458i bk6: 64a 3068458i bk7: 64a 3068458i bk8: 32a 3068488i bk9: 32a 3068488i bk10: 0a 3068530i bk11: 0a 3068530i bk12: 0a 3068530i bk13: 0a 3068530i bk14: 0a 3068530i bk15: 0a 3068530i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.982639
Row_Buffer_Locality_read = 0.982639
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000188 
total_CMD = 3068530 
util_bw = 576 
Wasted_Col = 660 
Wasted_Row = 0 
Idle = 3067294 

BW Util Bottlenecks: 
RCDc_limit = 120 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 540 
rwq = 0 
CCDLc_limit_alone = 540 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 3068530 
n_nop = 3067944 
Read = 576 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 10 
n_pre = 0 
n_ref = 0 
n_req = 576 
total_req = 576 

Dual Bus Interface Util: 
issued_total_row = 10 
issued_total_col = 576 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000188 
Either_Row_CoL_Bus_Util = 0.000191 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001818 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00181846
Memory Partition 28: 
Cache L2_bank_056:
MSHR contents

Cache L2_bank_057:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[28]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3068530 n_nop=3067944 n_act=10 n_pre=0 n_ref_event=0 n_req=576 n_rd=576 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001877
n_activity=1668 dram_eff=0.3453
bk0: 64a 3068460i bk1: 64a 3068458i bk2: 64a 3068460i bk3: 64a 3068458i bk4: 64a 3068460i bk5: 64a 3068458i bk6: 64a 3068460i bk7: 64a 3068458i bk8: 32a 3068489i bk9: 32a 3068488i bk10: 0a 3068530i bk11: 0a 3068530i bk12: 0a 3068530i bk13: 0a 3068530i bk14: 0a 3068530i bk15: 0a 3068530i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.982639
Row_Buffer_Locality_read = 0.982639
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000188 
total_CMD = 3068530 
util_bw = 576 
Wasted_Col = 651 
Wasted_Row = 0 
Idle = 3067303 

BW Util Bottlenecks: 
RCDc_limit = 120 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 531 
rwq = 0 
CCDLc_limit_alone = 531 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 3068530 
n_nop = 3067944 
Read = 576 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 10 
n_pre = 0 
n_ref = 0 
n_req = 576 
total_req = 576 

Dual Bus Interface Util: 
issued_total_row = 10 
issued_total_col = 576 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000188 
Either_Row_CoL_Bus_Util = 0.000191 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001777 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.0017774
Memory Partition 29: 
Cache L2_bank_058:
MSHR contents

Cache L2_bank_059:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[29]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3068530 n_nop=3067944 n_act=10 n_pre=0 n_ref_event=0 n_req=576 n_rd=576 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001877
n_activity=1668 dram_eff=0.3453
bk0: 64a 3068459i bk1: 64a 3068458i bk2: 64a 3068459i bk3: 64a 3068458i bk4: 64a 3068459i bk5: 64a 3068458i bk6: 64a 3068459i bk7: 64a 3068458i bk8: 32a 3068488i bk9: 32a 3068488i bk10: 0a 3068530i bk11: 0a 3068530i bk12: 0a 3068530i bk13: 0a 3068530i bk14: 0a 3068530i bk15: 0a 3068530i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.982639
Row_Buffer_Locality_read = 0.982639
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000188 
total_CMD = 3068530 
util_bw = 576 
Wasted_Col = 656 
Wasted_Row = 0 
Idle = 3067298 

BW Util Bottlenecks: 
RCDc_limit = 120 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 536 
rwq = 0 
CCDLc_limit_alone = 536 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 3068530 
n_nop = 3067944 
Read = 576 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 10 
n_pre = 0 
n_ref = 0 
n_req = 576 
total_req = 576 

Dual Bus Interface Util: 
issued_total_row = 10 
issued_total_col = 576 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000188 
Either_Row_CoL_Bus_Util = 0.000191 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001735 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00173471
Memory Partition 30: 
Cache L2_bank_060:
MSHR contents

Cache L2_bank_061:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[30]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3068530 n_nop=3067944 n_act=10 n_pre=0 n_ref_event=0 n_req=576 n_rd=576 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001877
n_activity=1668 dram_eff=0.3453
bk0: 64a 3068458i bk1: 64a 3068458i bk2: 64a 3068458i bk3: 64a 3068458i bk4: 64a 3068458i bk5: 64a 3068458i bk6: 64a 3068458i bk7: 64a 3068458i bk8: 32a 3068488i bk9: 32a 3068488i bk10: 0a 3068530i bk11: 0a 3068530i bk12: 0a 3068530i bk13: 0a 3068530i bk14: 0a 3068530i bk15: 0a 3068530i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.982639
Row_Buffer_Locality_read = 0.982639
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000188 
total_CMD = 3068530 
util_bw = 576 
Wasted_Col = 660 
Wasted_Row = 0 
Idle = 3067294 

BW Util Bottlenecks: 
RCDc_limit = 120 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 540 
rwq = 0 
CCDLc_limit_alone = 540 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 3068530 
n_nop = 3067944 
Read = 576 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 10 
n_pre = 0 
n_ref = 0 
n_req = 576 
total_req = 576 

Dual Bus Interface Util: 
issued_total_row = 10 
issued_total_col = 576 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000188 
Either_Row_CoL_Bus_Util = 0.000191 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001777 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.0017774
Memory Partition 31: 
Cache L2_bank_062:
MSHR contents

Cache L2_bank_063:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[31]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3068530 n_nop=3067944 n_act=10 n_pre=0 n_ref_event=0 n_req=576 n_rd=576 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001877
n_activity=1668 dram_eff=0.3453
bk0: 64a 3068458i bk1: 64a 3068458i bk2: 64a 3068458i bk3: 64a 3068458i bk4: 64a 3068458i bk5: 64a 3068458i bk6: 64a 3068458i bk7: 64a 3068458i bk8: 32a 3068488i bk9: 32a 3068488i bk10: 0a 3068530i bk11: 0a 3068530i bk12: 0a 3068530i bk13: 0a 3068530i bk14: 0a 3068530i bk15: 0a 3068530i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.982639
Row_Buffer_Locality_read = 0.982639
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000188 
total_CMD = 3068530 
util_bw = 576 
Wasted_Col = 660 
Wasted_Row = 0 
Idle = 3067294 

BW Util Bottlenecks: 
RCDc_limit = 120 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 540 
rwq = 0 
CCDLc_limit_alone = 540 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 3068530 
n_nop = 3067944 
Read = 576 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 10 
n_pre = 0 
n_ref = 0 
n_req = 576 
total_req = 576 

Dual Bus Interface Util: 
issued_total_row = 10 
issued_total_col = 576 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000188 
Either_Row_CoL_Bus_Util = 0.000191 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001818 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00181846

========= L2 cache stats =========
L2_cache_bank[0]: Access = 374, Miss = 288, Miss_rate = 0.770, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[1]: Access = 288, Miss = 288, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 288, Miss = 288, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 288, Miss = 288, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 360, Miss = 360, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 288, Miss = 288, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 288, Miss = 288, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 288, Miss = 288, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 288, Miss = 288, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 288, Miss = 288, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 288, Miss = 288, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 288, Miss = 288, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[12]: Access = 288, Miss = 288, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[13]: Access = 288, Miss = 288, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[14]: Access = 288, Miss = 288, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[15]: Access = 288, Miss = 288, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[16]: Access = 288, Miss = 288, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[17]: Access = 288, Miss = 288, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[18]: Access = 288, Miss = 288, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[19]: Access = 288, Miss = 288, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[20]: Access = 288, Miss = 288, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[21]: Access = 288, Miss = 288, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[22]: Access = 288, Miss = 288, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[23]: Access = 288, Miss = 288, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[24]: Access = 288, Miss = 288, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[25]: Access = 288, Miss = 288, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[26]: Access = 288, Miss = 288, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[27]: Access = 288, Miss = 288, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[28]: Access = 288, Miss = 288, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[29]: Access = 288, Miss = 288, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[30]: Access = 288, Miss = 288, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[31]: Access = 288, Miss = 288, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[32]: Access = 288, Miss = 288, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[33]: Access = 288, Miss = 288, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[34]: Access = 288, Miss = 288, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[35]: Access = 288, Miss = 288, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[36]: Access = 288, Miss = 288, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[37]: Access = 288, Miss = 288, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[38]: Access = 288, Miss = 288, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[39]: Access = 288, Miss = 288, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[40]: Access = 288, Miss = 288, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[41]: Access = 288, Miss = 288, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[42]: Access = 288, Miss = 288, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[43]: Access = 288, Miss = 288, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[44]: Access = 288, Miss = 288, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[45]: Access = 288, Miss = 288, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[46]: Access = 288, Miss = 288, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[47]: Access = 288, Miss = 288, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[48]: Access = 288, Miss = 288, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[49]: Access = 288, Miss = 288, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[50]: Access = 288, Miss = 288, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[51]: Access = 288, Miss = 288, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[52]: Access = 288, Miss = 288, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[53]: Access = 288, Miss = 288, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[54]: Access = 288, Miss = 288, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[55]: Access = 288, Miss = 288, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[56]: Access = 288, Miss = 288, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[57]: Access = 288, Miss = 288, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[58]: Access = 288, Miss = 288, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[59]: Access = 288, Miss = 288, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[60]: Access = 288, Miss = 288, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[61]: Access = 288, Miss = 288, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[62]: Access = 288, Miss = 288, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[63]: Access = 288, Miss = 288, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 18590
L2_total_cache_misses = 18504
L2_total_cache_miss_rate = 0.9954
L2_total_cache_pending_hits = 0
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 86
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 4608
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 13824
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 71
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 18518
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 72
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.000
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=18590
icnt_total_pkts_simt_to_mem=18590
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 18590
Req_Network_cycles = 4086565
Req_Network_injected_packets_per_cycle =       0.0045 
Req_Network_conflicts_per_cycle =       0.0101
Req_Network_conflicts_per_cycle_util =       2.7373
Req_Bank_Level_Parallism =       1.2342
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       0.0153
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.0001

Reply_Network_injected_packets_num = 18590
Reply_Network_cycles = 4086565
Reply_Network_injected_packets_per_cycle =        0.0045
Reply_Network_conflicts_per_cycle =        0.0000
Reply_Network_conflicts_per_cycle_util =       0.0138
Reply_Bank_Level_Parallism =       1.7105
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.0000
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0001
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 2 hrs, 56 min, 5 sec (10565 sec)
gpgpu_simulation_rate = 51416 (inst/sec)
gpgpu_simulation_rate = 386 (cycle/sec)
gpgpu_silicon_slowdown = 2932642x
GPGPU-Sim: detected inactive GPU simulation thread
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffcdbdccecc..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffcdbdccec0..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffcdbdcceb8..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffcdbdcceb0..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffcdbdccec8..

GPGPU-Sim PTX: cudaLaunch for 0x0x4123e6 (mode=performance simulation) on stream 1
GPGPU-Sim PTX: PDOM analysis already done for _Z25ethash_calculate_dag_itemjP8hash64_tmS0_j 
GPGPU-Sim PTX: pushing kernel '_Z25ethash_calculate_dag_itemjP8hash64_tmS0_j' to stream 1, gridDim= (4,1,1) blockDim = (256,1,1) 
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim API:    stream 1 has 1 operations
GPGPU-Sim API:       0 :  stream operation kernel
GPGPU-Sim uArch: Shader 36 bind to kernel 10 '_Z25ethash_calculate_dag_itemjP8hash64_tmS0_j'
GPGPU-Sim: Reconfigure L1 cache to 128KB
GPGPU-Sim uArch: Shader 37 bind to kernel 10 '_Z25ethash_calculate_dag_itemjP8hash64_tmS0_j'
GPGPU-Sim uArch: Shader 38 bind to kernel 10 '_Z25ethash_calculate_dag_itemjP8hash64_tmS0_j'
GPGPU-Sim uArch: Shader 39 bind to kernel 10 '_Z25ethash_calculate_dag_itemjP8hash64_tmS0_j'
Destroy streams for kernel 10: size 0
kernel_name = _Z25ethash_calculate_dag_itemjP8hash64_tmS0_j 
kernel_launch_uid = 10 
gpu_sim_cycle = 451513
gpu_sim_insn = 60357700
gpu_ipc =     133.6788
gpu_tot_sim_cycle = 4538078
gpu_tot_sim_insn = 603577384
gpu_tot_ipc =     133.0029
gpu_tot_issued_cta = 40
gpu_occupancy = 12.4941% 
gpu_tot_occupancy = 12.4941% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       0.0046
partiton_level_parallism_total  =       0.0046
partiton_level_parallism_util =       1.2342
partiton_level_parallism_util_total  =       1.2342
L2_BW  =       0.1658 GB/Sec
L2_BW_total  =       0.1649 GB/Sec
gpu_total_sim_rate=49853

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 17410, Miss = 514, Miss_rate = 0.030, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 17410, Miss = 518, Miss_rate = 0.030, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 17410, Miss = 518, Miss_rate = 0.030, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 17412, Miss = 522, Miss_rate = 0.030, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 17410, Miss = 520, Miss_rate = 0.030, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 17412, Miss = 520, Miss_rate = 0.030, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 17410, Miss = 518, Miss_rate = 0.030, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 17410, Miss = 520, Miss_rate = 0.030, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 17410, Miss = 520, Miss_rate = 0.030, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 17412, Miss = 520, Miss_rate = 0.030, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 17412, Miss = 520, Miss_rate = 0.030, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 17410, Miss = 520, Miss_rate = 0.030, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 17410, Miss = 520, Miss_rate = 0.030, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 17410, Miss = 518, Miss_rate = 0.030, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 17410, Miss = 518, Miss_rate = 0.030, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 17410, Miss = 520, Miss_rate = 0.030, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 17410, Miss = 520, Miss_rate = 0.030, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 17410, Miss = 518, Miss_rate = 0.030, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 17410, Miss = 518, Miss_rate = 0.030, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 17412, Miss = 522, Miss_rate = 0.030, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 17410, Miss = 520, Miss_rate = 0.030, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 17412, Miss = 520, Miss_rate = 0.030, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 17410, Miss = 518, Miss_rate = 0.030, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 17410, Miss = 520, Miss_rate = 0.030, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 17410, Miss = 520, Miss_rate = 0.030, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 17410, Miss = 518, Miss_rate = 0.030, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 17412, Miss = 520, Miss_rate = 0.030, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 17414, Miss = 522, Miss_rate = 0.030, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[28]: Access = 17410, Miss = 520, Miss_rate = 0.030, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[29]: Access = 17410, Miss = 518, Miss_rate = 0.030, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[30]: Access = 17410, Miss = 518, Miss_rate = 0.030, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[31]: Access = 17410, Miss = 520, Miss_rate = 0.030, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[32]: Access = 17410, Miss = 520, Miss_rate = 0.030, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[33]: Access = 17410, Miss = 518, Miss_rate = 0.030, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[34]: Access = 17410, Miss = 518, Miss_rate = 0.030, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[35]: Access = 17410, Miss = 520, Miss_rate = 0.030, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[36]: Access = 17410, Miss = 520, Miss_rate = 0.030, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[37]: Access = 17410, Miss = 518, Miss_rate = 0.030, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[38]: Access = 17414, Miss = 520, Miss_rate = 0.030, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[39]: Access = 17410, Miss = 520, Miss_rate = 0.030, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[40]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[41]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[42]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[43]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[44]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[45]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[46]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[47]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[48]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[49]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[50]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[51]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[52]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[53]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[54]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[55]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[56]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[57]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[58]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[59]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[60]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[61]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[62]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[63]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[64]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[65]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[66]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[67]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[68]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[69]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[70]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[71]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[72]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[73]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[74]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[75]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[76]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[77]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[78]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[79]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 696422
	L1D_total_cache_misses = 20772
	L1D_total_cache_miss_rate = 0.0298
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.038
	L1D_cache_fill_port_util = 0.001
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 675650
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 10318
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 10374
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 80
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 696342
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 80

Total_core_cache_fail_stats:
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 
distro:
94040, 94013, 94013, 94013, 94013, 94013, 94013, 94013, 
gpgpu_n_tot_thrd_icount = 994236224
gpgpu_n_tot_w_icount = 31069882
gpgpu_n_stall_shd_mem = 367382
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 20576
gpgpu_n_mem_write_global = 80
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 10526720
gpgpu_n_store_insn = 80
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 491520
gpgpu_n_param_mem_insn = 51200
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 367382
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:8520719	W0_Idle:89233	W0_Scoreboard:31883616	W1:1080	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:15728640	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:14355520
single_issue_nums: WS0:7522120	WS1:7521040	WS2:7521040	WS3:7521040	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 164608 {8:20576,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 3200 {40:80,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 823040 {40:20576,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 640 {8:80,}
maxmflatency = 1024 
max_icnt2mem_latency = 597 
maxmrqlatency = 36 
max_icnt2sh_latency = 4 
averagemflatency = 693 
avg_icnt2mem_latency = 292 
avg_mrq_latency = 13 
avg_icnt2sh_latency = 2 
mrq_lat_table:2385 	1135 	2895 	5795 	7125 	1145 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	176 	1450 	19025 	5 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	286 	590 	1150 	3875 	13255 	1500 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	20626 	30 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	83 	0 	40 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:      6334      5922      6334      5922      6334      5922      6334      5922      6334      5922         0         0         0         0         0         0 
dram[1]:      6321      5908      6321      5908      6321      5908      6321      5908      6321      5908         0         0         0         0         0         0 
dram[2]:      6309      5895      6309      5895      6309      5895      6309      5895      6309      5895         0         0         0         0         0         0 
dram[3]:      6297      5883      6297      5883      6297      5883      6297      5883      6297      5883         0         0         0         0         0         0 
dram[4]:      6282      5870      6282      5870      6282      5870      6282      5870      6282      5870         0         0         0         0         0         0 
dram[5]:      6269      5856      6269      5856      6269      5856      6269      5856      6269      5856         0         0         0         0         0         0 
dram[6]:      6257      5843      6257      5843      6257      5843      6257      5843      6257      5843         0         0         0         0         0         0 
dram[7]:      6245      5831      6245      5831      6245      5831      6245      5831      6245      5831         0         0         0         0         0         0 
dram[8]:      5611      6024      5611      6024      5611      6024      5611      6024      5611      6024         0         0         0         0         0         0 
dram[9]:      5598      6012      5598      6012      5598      6012      5598      6012      5598      6012         0         0         0         0         0         0 
dram[10]:      5586      6000      5586      6000      5586      6000      5586      6000      5586      6000         0         0         0         0         0         0 
dram[11]:      5574      5985      5574      5985      5574      5985      5574      5985      5574      5985         0         0         0         0         0         0 
dram[12]:      5559      5972      5559      5972      5559      5972      5559      5972      5559      5972         0         0         0         0         0         0 
dram[13]:      5546      5960      5546      5960      5546      5960      5546      5960      5546      5960         0         0         0         0         0         0 
dram[14]:      5534      5948      5534      5948      5534      5948      5534      5948      5534      5948         0         0         0         0         0         0 
dram[15]:      5522      5934      5522      5934      5522      5934      5522      5934      5522      5934         0         0         0         0         0         0 
dram[16]:      5715      6128      5715      6128      5715      6128      5715      6128      5715      6128         0         0         0         0         0         0 
dram[17]:      5703      6116      5703      6116      5703      6116      5703      6116      5703      6116         0         0         0         0         0         0 
dram[18]:      5688      6101      5688      6101      5688      6101      5688      6101      5688      6101         0         0         0         0         0         0 
dram[19]:      5675      6088      5675      6088      5675      6088      5675      6088      5675      6088         0         0         0         0         0         0 
dram[20]:      5663      6076      5663      6076      5663      6076      5663      6076      5663      6076         0         0         0         0         0         0 
dram[21]:      5650      6064      5650      6064      5650      6064      5650      6064      5650      6064         0         0         0         0         0         0 
dram[22]:      5637      6049      5637      6049      5637      6049      5637      6049      5637      6049         0         0         0         0         0         0 
dram[23]:      5623      6036      5623      6036      5623      6036      5623      6036      5623      6036         0         0         0         0         0         0 
dram[24]:      5819      6230      5819      6230      5819      6230      5819      6230      5819      6230         0         0         0         0         0         0 
dram[25]:      5804      6217      5804      6217      5804      6217      5804      6217      5804      6217         0         0         0         0         0         0 
dram[26]:      5791      6204      5791      6204      5791      6204      5791      6204      5791      6204         0         0         0         0         0         0 
dram[27]:      5779      6192      5779      6192      5779      6192      5779      6192      5779      6192         0         0         0         0         0         0 
dram[28]:      5767      6179      5767      6179      5767      6179      5767      6179      5767      6179         0         0         0         0         0         0 
dram[29]:      5752      6165      5752      6165      5752      6165      5752      6165      5752      6165         0         0         0         0         0         0 
dram[30]:      5739      6152      5739      6152      5739      6152      5739      6152      5739      6152         0         0         0         0         0         0 
dram[31]:      5727      6140      5727      6140      5727      6140      5727      6140      5727      6140         0         0         0         0         0         0 
average row accesses per activate:
dram[0]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan 
dram[6]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan 
dram[7]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan 
dram[8]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan 
dram[9]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan 
dram[10]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan 
dram[11]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan 
dram[12]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan 
dram[13]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan 
dram[14]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan 
dram[15]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan 
dram[16]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan 
dram[17]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan 
dram[18]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan 
dram[19]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan 
dram[20]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan 
dram[21]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan 
dram[22]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan 
dram[23]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan 
dram[24]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan 
dram[25]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan 
dram[26]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan 
dram[27]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan 
dram[28]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan 
dram[29]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan 
dram[30]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan 
dram[31]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 20480/320 = 64.000000
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        64        64        64        64        64        64        64        64        64        64         0         0         0         0         0         0 
dram[1]:        64        64        64        64        64        64        64        64        64        64         0         0         0         0         0         0 
dram[2]:        64        64        64        64        64        64        64        64        64        64         0         0         0         0         0         0 
dram[3]:        64        64        64        64        64        64        64        64        64        64         0         0         0         0         0         0 
dram[4]:        64        64        64        64        64        64        64        64        64        64         0         0         0         0         0         0 
dram[5]:        64        64        64        64        64        64        64        64        64        64         0         0         0         0         0         0 
dram[6]:        64        64        64        64        64        64        64        64        64        64         0         0         0         0         0         0 
dram[7]:        64        64        64        64        64        64        64        64        64        64         0         0         0         0         0         0 
dram[8]:        64        64        64        64        64        64        64        64        64        64         0         0         0         0         0         0 
dram[9]:        64        64        64        64        64        64        64        64        64        64         0         0         0         0         0         0 
dram[10]:        64        64        64        64        64        64        64        64        64        64         0         0         0         0         0         0 
dram[11]:        64        64        64        64        64        64        64        64        64        64         0         0         0         0         0         0 
dram[12]:        64        64        64        64        64        64        64        64        64        64         0         0         0         0         0         0 
dram[13]:        64        64        64        64        64        64        64        64        64        64         0         0         0         0         0         0 
dram[14]:        64        64        64        64        64        64        64        64        64        64         0         0         0         0         0         0 
dram[15]:        64        64        64        64        64        64        64        64        64        64         0         0         0         0         0         0 
dram[16]:        64        64        64        64        64        64        64        64        64        64         0         0         0         0         0         0 
dram[17]:        64        64        64        64        64        64        64        64        64        64         0         0         0         0         0         0 
dram[18]:        64        64        64        64        64        64        64        64        64        64         0         0         0         0         0         0 
dram[19]:        64        64        64        64        64        64        64        64        64        64         0         0         0         0         0         0 
dram[20]:        64        64        64        64        64        64        64        64        64        64         0         0         0         0         0         0 
dram[21]:        64        64        64        64        64        64        64        64        64        64         0         0         0         0         0         0 
dram[22]:        64        64        64        64        64        64        64        64        64        64         0         0         0         0         0         0 
dram[23]:        64        64        64        64        64        64        64        64        64        64         0         0         0         0         0         0 
dram[24]:        64        64        64        64        64        64        64        64        64        64         0         0         0         0         0         0 
dram[25]:        64        64        64        64        64        64        64        64        64        64         0         0         0         0         0         0 
dram[26]:        64        64        64        64        64        64        64        64        64        64         0         0         0         0         0         0 
dram[27]:        64        64        64        64        64        64        64        64        64        64         0         0         0         0         0         0 
dram[28]:        64        64        64        64        64        64        64        64        64        64         0         0         0         0         0         0 
dram[29]:        64        64        64        64        64        64        64        64        64        64         0         0         0         0         0         0 
dram[30]:        64        64        64        64        64        64        64        64        64        64         0         0         0         0         0         0 
dram[31]:        64        64        64        64        64        64        64        64        64        64         0         0         0         0         0         0 
total dram reads = 20480
min_bank_accesses = 0!
chip skew: 640/640 = 1.00
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:       1134       711       853       711       853       711       853       711       853       711    none      none      none      none      none      none  
dram[1]:        844       702       844       702       844       702       844       702       844       702    none      none      none      none      none      none  
dram[2]:       1070       693       837       693       837       693       837       693       837       693    none      none      none      none      none      none  
dram[3]:        827       685       827       685       827       685       827       685       827       685    none      none      none      none      none      none  
dram[4]:        817       675       817       675       817       675       817       675       817       675    none      none      none      none      none      none  
dram[5]:        808       666       808       666       808       666       808       666       808       666    none      none      none      none      none      none  
dram[6]:        800       657       800       657       800       657       800       657       800       657    none      none      none      none      none      none  
dram[7]:        791       649       791       649       791       649       791       649       791       649    none      none      none      none      none      none  
dram[8]:        604       747       604       747       604       747       604       747       604       747    none      none      none      none      none      none  
dram[9]:        595       739       595       739       595       739       595       739       595       739    none      none      none      none      none      none  
dram[10]:        587       729       587       729       587       729       587       729       587       729    none      none      none      none      none      none  
dram[11]:        578       719       578       719       578       719       578       719       578       719    none      none      none      none      none      none  
dram[12]:        568       711       568       711       568       711       568       711       568       711    none      none      none      none      none      none  
dram[13]:        559       702       559       702       559       702       559       702       559       702    none      none      none      none      none      none  
dram[14]:        551       693       551       693       551       693       551       693       551       693    none      none      none      none      none      none  
dram[15]:        542       683       542       683       542       683       542       683       542       683    none      none      none      none      none      none  
dram[16]:        640       783       640       783       640       783       640       783       640       783    none      none      none      none      none      none  
dram[17]:        631       773       631       773       631       773       631       773       631       773    none      none      none      none      none      none  
dram[18]:        621       763       621       763       621       763       621       763       621       763    none      none      none      none      none      none  
dram[19]:        612       755       612       755       612       755       612       755       612       755    none      none      none      none      none      none  
dram[20]:        604       747       604       747       604       747       604       747       604       747    none      none      none      none      none      none  
dram[21]:        594       737       594       737       594       737       594       737       594       737    none      none      none      none      none      none  
dram[22]:        585       727       585       727       585       727       585       727       585       727    none      none      none      none      none      none  
dram[23]:        576       719       576       719       576       719       576       719       576       719    none      none      none      none      none      none  
dram[24]:        675       817       675       817       675       817       675       817       675       817    none      none      none      none      none      none  
dram[25]:        665       808       665       808       665       808       665       808       665       808    none      none      none      none      none      none  
dram[26]:        656       799       656       799       656       799       656       799       656       799    none      none      none      none      none      none  
dram[27]:        648       791       648       791       648       791       648       791       648       791    none      none      none      none      none      none  
dram[28]:        639       781       639       781       639       781       639       781       639       781    none      none      none      none      none      none  
dram[29]:        629       772       629       772       629       772       629       772       629       772    none      none      none      none      none      none  
dram[30]:        620       763       620       763       620       763       620       763       620       763    none      none      none      none      none      none  
dram[31]:        612       755       612       755       612       755       612       755       612       755    none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:       1024       739      1024       739      1024       739      1024       739      1024       739         0         0         0         0         0         0
dram[1]:       1014       729      1014       729      1014       729      1014       729      1014       729         0         0         0         0         0         0
dram[2]:       1006       720      1006       720      1006       720      1006       720      1006       720         0         0         0         0         0         0
dram[3]:        998       712       998       712       998       712       998       712       998       712         0         0         0         0         0         0
dram[4]:        988       703       988       703       988       703       988       703       988       703         0         0         0         0         0         0
dram[5]:        978       694       978       694       978       694       978       694       978       694         0         0         0         0         0         0
dram[6]:        970       684       970       684       970       684       970       684       970       684         0         0         0         0         0         0
dram[7]:        962       676       962       676       962       676       962       676       962       676         0         0         0         0         0         0
dram[8]:        733       809       733       809       733       809       733       809       733       809         0         0         0         0         0         0
dram[9]:        725       801       725       801       725       801       725       801       725       801         0         0         0         0         0         0
dram[10]:        717       793       717       793       717       793       717       793       717       793         0         0         0         0         0         0
dram[11]:        707       783       707       783       707       783       707       783       707       783         0         0         0         0         0         0
dram[12]:        697       773       697       773       697       773       697       773       697       773         0         0         0         0         0         0
dram[13]:        689       765       689       765       689       765       689       765       689       765         0         0         0         0         0         0
dram[14]:        681       757       681       757       681       757       681       757       681       757         0         0         0         0         0         0
dram[15]:        671       747       671       747       671       747       671       747       671       747         0         0         0         0         0         0
dram[16]:        734       881       734       881       734       881       734       881       734       881         0         0         0         0         0         0
dram[17]:        724       873       724       873       724       873       724       873       724       873         0         0         0         0         0         0
dram[18]:        714       863       714       863       714       863       714       863       714       863         0         0         0         0         0         0
dram[19]:        705       853       705       853       705       853       705       853       705       853         0         0         0         0         0         0
dram[20]:        697       845       697       845       697       845       697       845       697       845         0         0         0         0         0         0
dram[21]:        688       837       688       837       688       837       688       837       688       837         0         0         0         0         0         0
dram[22]:        678       827       678       827       678       827       678       827       678       827         0         0         0         0         0         0
dram[23]:        669       817       669       817       669       817       669       817       669       817         0         0         0         0         0         0
dram[24]:        732       952       732       952       732       952       732       952       732       952         0         0         0         0         0         0
dram[25]:        722       942       722       942       722       942       722       942       722       942         0         0         0         0         0         0
dram[26]:        714       933       714       933       714       933       714       933       714       933         0         0         0         0         0         0
dram[27]:        706       925       706       925       706       925       706       925       706       925         0         0         0         0         0         0
dram[28]:        696       916       696       916       696       916       696       916       696       916         0         0         0         0         0         0
dram[29]:        686       906       686       906       686       906       686       906       686       906         0         0         0         0         0         0
dram[30]:        678       897       678       897       678       897       678       897       678       897         0         0         0         0         0         0
dram[31]:        670       889       670       889       670       889       670       889       670       889         0         0         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3407563 n_nop=3406913 n_act=10 n_pre=0 n_ref_event=0 n_req=640 n_rd=640 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001878
n_activity=1840 dram_eff=0.3478
bk0: 64a 3407492i bk1: 64a 3407491i bk2: 64a 3407492i bk3: 64a 3407491i bk4: 64a 3407492i bk5: 64a 3407491i bk6: 64a 3407492i bk7: 64a 3407491i bk8: 64a 3407492i bk9: 64a 3407491i bk10: 0a 3407563i bk11: 0a 3407563i bk12: 0a 3407563i bk13: 0a 3407563i bk14: 0a 3407563i bk15: 0a 3407563i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000188 
total_CMD = 3407563 
util_bw = 640 
Wasted_Col = 715 
Wasted_Row = 0 
Idle = 3406208 

BW Util Bottlenecks: 
RCDc_limit = 120 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 595 
rwq = 0 
CCDLc_limit_alone = 595 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 3407563 
n_nop = 3406913 
Read = 640 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 10 
n_pre = 0 
n_ref = 0 
n_req = 640 
total_req = 640 

Dual Bus Interface Util: 
issued_total_row = 10 
issued_total_col = 640 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000188 
Either_Row_CoL_Bus_Util = 0.000191 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001677 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00167715
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3407563 n_nop=3406913 n_act=10 n_pre=0 n_ref_event=0 n_req=640 n_rd=640 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001878
n_activity=1840 dram_eff=0.3478
bk0: 64a 3407491i bk1: 64a 3407491i bk2: 64a 3407491i bk3: 64a 3407491i bk4: 64a 3407491i bk5: 64a 3407491i bk6: 64a 3407491i bk7: 64a 3407491i bk8: 64a 3407491i bk9: 64a 3407491i bk10: 0a 3407563i bk11: 0a 3407563i bk12: 0a 3407563i bk13: 0a 3407563i bk14: 0a 3407563i bk15: 0a 3407563i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000188 
total_CMD = 3407563 
util_bw = 640 
Wasted_Col = 720 
Wasted_Row = 0 
Idle = 3406203 

BW Util Bottlenecks: 
RCDc_limit = 120 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 600 
rwq = 0 
CCDLc_limit_alone = 600 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 3407563 
n_nop = 3406913 
Read = 640 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 10 
n_pre = 0 
n_ref = 0 
n_req = 640 
total_req = 640 

Dual Bus Interface Util: 
issued_total_row = 10 
issued_total_col = 640 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000188 
Either_Row_CoL_Bus_Util = 0.000191 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001720 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.0017197
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3407563 n_nop=3406913 n_act=10 n_pre=0 n_ref_event=0 n_req=640 n_rd=640 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001878
n_activity=1840 dram_eff=0.3478
bk0: 64a 3407491i bk1: 64a 3407491i bk2: 64a 3407491i bk3: 64a 3407491i bk4: 64a 3407491i bk5: 64a 3407491i bk6: 64a 3407491i bk7: 64a 3407491i bk8: 64a 3407491i bk9: 64a 3407491i bk10: 0a 3407563i bk11: 0a 3407563i bk12: 0a 3407563i bk13: 0a 3407563i bk14: 0a 3407563i bk15: 0a 3407563i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000188 
total_CMD = 3407563 
util_bw = 640 
Wasted_Col = 720 
Wasted_Row = 0 
Idle = 3406203 

BW Util Bottlenecks: 
RCDc_limit = 120 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 600 
rwq = 0 
CCDLc_limit_alone = 600 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 3407563 
n_nop = 3406913 
Read = 640 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 10 
n_pre = 0 
n_ref = 0 
n_req = 640 
total_req = 640 

Dual Bus Interface Util: 
issued_total_row = 10 
issued_total_col = 640 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000188 
Either_Row_CoL_Bus_Util = 0.000191 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001761 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00176079
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3407563 n_nop=3406913 n_act=10 n_pre=0 n_ref_event=0 n_req=640 n_rd=640 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001878
n_activity=1840 dram_eff=0.3478
bk0: 64a 3407493i bk1: 64a 3407491i bk2: 64a 3407493i bk3: 64a 3407491i bk4: 64a 3407493i bk5: 64a 3407491i bk6: 64a 3407493i bk7: 64a 3407491i bk8: 64a 3407493i bk9: 64a 3407491i bk10: 0a 3407563i bk11: 0a 3407563i bk12: 0a 3407563i bk13: 0a 3407563i bk14: 0a 3407563i bk15: 0a 3407563i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000188 
total_CMD = 3407563 
util_bw = 640 
Wasted_Col = 710 
Wasted_Row = 0 
Idle = 3406213 

BW Util Bottlenecks: 
RCDc_limit = 120 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 590 
rwq = 0 
CCDLc_limit_alone = 590 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 3407563 
n_nop = 3406913 
Read = 640 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 10 
n_pre = 0 
n_ref = 0 
n_req = 640 
total_req = 640 

Dual Bus Interface Util: 
issued_total_row = 10 
issued_total_col = 640 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000188 
Either_Row_CoL_Bus_Util = 0.000191 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001720 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.0017197
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3407563 n_nop=3406913 n_act=10 n_pre=0 n_ref_event=0 n_req=640 n_rd=640 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001878
n_activity=1840 dram_eff=0.3478
bk0: 64a 3407492i bk1: 64a 3407493i bk2: 64a 3407492i bk3: 64a 3407493i bk4: 64a 3407492i bk5: 64a 3407493i bk6: 64a 3407492i bk7: 64a 3407493i bk8: 64a 3407492i bk9: 64a 3407493i bk10: 0a 3407563i bk11: 0a 3407563i bk12: 0a 3407563i bk13: 0a 3407563i bk14: 0a 3407563i bk15: 0a 3407563i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000188 
total_CMD = 3407563 
util_bw = 640 
Wasted_Col = 705 
Wasted_Row = 0 
Idle = 3406218 

BW Util Bottlenecks: 
RCDc_limit = 120 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 585 
rwq = 0 
CCDLc_limit_alone = 585 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 3407563 
n_nop = 3406913 
Read = 640 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 10 
n_pre = 0 
n_ref = 0 
n_req = 640 
total_req = 640 

Dual Bus Interface Util: 
issued_total_row = 10 
issued_total_col = 640 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000188 
Either_Row_CoL_Bus_Util = 0.000191 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001636 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00163607
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3407563 n_nop=3406913 n_act=10 n_pre=0 n_ref_event=0 n_req=640 n_rd=640 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001878
n_activity=1840 dram_eff=0.3478
bk0: 64a 3407491i bk1: 64a 3407492i bk2: 64a 3407491i bk3: 64a 3407492i bk4: 64a 3407491i bk5: 64a 3407492i bk6: 64a 3407491i bk7: 64a 3407492i bk8: 64a 3407491i bk9: 64a 3407492i bk10: 0a 3407563i bk11: 0a 3407563i bk12: 0a 3407563i bk13: 0a 3407563i bk14: 0a 3407563i bk15: 0a 3407563i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000188 
total_CMD = 3407563 
util_bw = 640 
Wasted_Col = 715 
Wasted_Row = 0 
Idle = 3406208 

BW Util Bottlenecks: 
RCDc_limit = 120 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 595 
rwq = 0 
CCDLc_limit_alone = 595 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 3407563 
n_nop = 3406913 
Read = 640 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 10 
n_pre = 0 
n_ref = 0 
n_req = 640 
total_req = 640 

Dual Bus Interface Util: 
issued_total_row = 10 
issued_total_col = 640 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000188 
Either_Row_CoL_Bus_Util = 0.000191 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001636 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00163607
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3407563 n_nop=3406913 n_act=10 n_pre=0 n_ref_event=0 n_req=640 n_rd=640 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001878
n_activity=1840 dram_eff=0.3478
bk0: 64a 3407491i bk1: 64a 3407491i bk2: 64a 3407491i bk3: 64a 3407491i bk4: 64a 3407491i bk5: 64a 3407491i bk6: 64a 3407491i bk7: 64a 3407491i bk8: 64a 3407491i bk9: 64a 3407491i bk10: 0a 3407563i bk11: 0a 3407563i bk12: 0a 3407563i bk13: 0a 3407563i bk14: 0a 3407563i bk15: 0a 3407563i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000188 
total_CMD = 3407563 
util_bw = 640 
Wasted_Col = 720 
Wasted_Row = 0 
Idle = 3406203 

BW Util Bottlenecks: 
RCDc_limit = 120 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 600 
rwq = 0 
CCDLc_limit_alone = 600 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 3407563 
n_nop = 3406913 
Read = 640 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 10 
n_pre = 0 
n_ref = 0 
n_req = 640 
total_req = 640 

Dual Bus Interface Util: 
issued_total_row = 10 
issued_total_col = 640 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000188 
Either_Row_CoL_Bus_Util = 0.000191 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001720 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.0017197
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3407563 n_nop=3406913 n_act=10 n_pre=0 n_ref_event=0 n_req=640 n_rd=640 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001878
n_activity=1840 dram_eff=0.3478
bk0: 64a 3407491i bk1: 64a 3407491i bk2: 64a 3407491i bk3: 64a 3407491i bk4: 64a 3407491i bk5: 64a 3407491i bk6: 64a 3407491i bk7: 64a 3407491i bk8: 64a 3407491i bk9: 64a 3407491i bk10: 0a 3407563i bk11: 0a 3407563i bk12: 0a 3407563i bk13: 0a 3407563i bk14: 0a 3407563i bk15: 0a 3407563i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000188 
total_CMD = 3407563 
util_bw = 640 
Wasted_Col = 720 
Wasted_Row = 0 
Idle = 3406203 

BW Util Bottlenecks: 
RCDc_limit = 120 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 600 
rwq = 0 
CCDLc_limit_alone = 600 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 3407563 
n_nop = 3406913 
Read = 640 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 10 
n_pre = 0 
n_ref = 0 
n_req = 640 
total_req = 640 

Dual Bus Interface Util: 
issued_total_row = 10 
issued_total_col = 640 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000188 
Either_Row_CoL_Bus_Util = 0.000191 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001734 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00173438
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3407563 n_nop=3406913 n_act=10 n_pre=0 n_ref_event=0 n_req=640 n_rd=640 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001878
n_activity=1840 dram_eff=0.3478
bk0: 64a 3407491i bk1: 64a 3407491i bk2: 64a 3407491i bk3: 64a 3407491i bk4: 64a 3407491i bk5: 64a 3407491i bk6: 64a 3407491i bk7: 64a 3407491i bk8: 64a 3407491i bk9: 64a 3407491i bk10: 0a 3407563i bk11: 0a 3407563i bk12: 0a 3407563i bk13: 0a 3407563i bk14: 0a 3407563i bk15: 0a 3407563i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000188 
total_CMD = 3407563 
util_bw = 640 
Wasted_Col = 720 
Wasted_Row = 0 
Idle = 3406203 

BW Util Bottlenecks: 
RCDc_limit = 120 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 600 
rwq = 0 
CCDLc_limit_alone = 600 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 3407563 
n_nop = 3406913 
Read = 640 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 10 
n_pre = 0 
n_ref = 0 
n_req = 640 
total_req = 640 

Dual Bus Interface Util: 
issued_total_row = 10 
issued_total_col = 640 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000188 
Either_Row_CoL_Bus_Util = 0.000191 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001720 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.0017197
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3407563 n_nop=3406913 n_act=10 n_pre=0 n_ref_event=0 n_req=640 n_rd=640 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001878
n_activity=1840 dram_eff=0.3478
bk0: 64a 3407491i bk1: 64a 3407491i bk2: 64a 3407491i bk3: 64a 3407491i bk4: 64a 3407491i bk5: 64a 3407491i bk6: 64a 3407491i bk7: 64a 3407491i bk8: 64a 3407491i bk9: 64a 3407491i bk10: 0a 3407563i bk11: 0a 3407563i bk12: 0a 3407563i bk13: 0a 3407563i bk14: 0a 3407563i bk15: 0a 3407563i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000188 
total_CMD = 3407563 
util_bw = 640 
Wasted_Col = 720 
Wasted_Row = 0 
Idle = 3406203 

BW Util Bottlenecks: 
RCDc_limit = 120 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 600 
rwq = 0 
CCDLc_limit_alone = 600 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 3407563 
n_nop = 3406913 
Read = 640 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 10 
n_pre = 0 
n_ref = 0 
n_req = 640 
total_req = 640 

Dual Bus Interface Util: 
issued_total_row = 10 
issued_total_col = 640 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000188 
Either_Row_CoL_Bus_Util = 0.000191 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001761 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00176079
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3407563 n_nop=3406913 n_act=10 n_pre=0 n_ref_event=0 n_req=640 n_rd=640 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001878
n_activity=1840 dram_eff=0.3478
bk0: 64a 3407491i bk1: 64a 3407493i bk2: 64a 3407491i bk3: 64a 3407493i bk4: 64a 3407491i bk5: 64a 3407493i bk6: 64a 3407491i bk7: 64a 3407493i bk8: 64a 3407491i bk9: 64a 3407493i bk10: 0a 3407563i bk11: 0a 3407563i bk12: 0a 3407563i bk13: 0a 3407563i bk14: 0a 3407563i bk15: 0a 3407563i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000188 
total_CMD = 3407563 
util_bw = 640 
Wasted_Col = 710 
Wasted_Row = 0 
Idle = 3406213 

BW Util Bottlenecks: 
RCDc_limit = 120 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 590 
rwq = 0 
CCDLc_limit_alone = 590 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 3407563 
n_nop = 3406913 
Read = 640 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 10 
n_pre = 0 
n_ref = 0 
n_req = 640 
total_req = 640 

Dual Bus Interface Util: 
issued_total_row = 10 
issued_total_col = 640 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000188 
Either_Row_CoL_Bus_Util = 0.000191 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001720 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.0017197
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3407563 n_nop=3406913 n_act=10 n_pre=0 n_ref_event=0 n_req=640 n_rd=640 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001878
n_activity=1840 dram_eff=0.3478
bk0: 64a 3407493i bk1: 64a 3407492i bk2: 64a 3407493i bk3: 64a 3407492i bk4: 64a 3407493i bk5: 64a 3407492i bk6: 64a 3407493i bk7: 64a 3407492i bk8: 64a 3407493i bk9: 64a 3407492i bk10: 0a 3407563i bk11: 0a 3407563i bk12: 0a 3407563i bk13: 0a 3407563i bk14: 0a 3407563i bk15: 0a 3407563i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000188 
total_CMD = 3407563 
util_bw = 640 
Wasted_Col = 705 
Wasted_Row = 0 
Idle = 3406218 

BW Util Bottlenecks: 
RCDc_limit = 120 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 585 
rwq = 0 
CCDLc_limit_alone = 585 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 3407563 
n_nop = 3406913 
Read = 640 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 10 
n_pre = 0 
n_ref = 0 
n_req = 640 
total_req = 640 

Dual Bus Interface Util: 
issued_total_row = 10 
issued_total_col = 640 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000188 
Either_Row_CoL_Bus_Util = 0.000191 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001636 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00163607
Memory Partition 12: 
Cache L2_bank_024:
MSHR contents

Cache L2_bank_025:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3407563 n_nop=3406913 n_act=10 n_pre=0 n_ref_event=0 n_req=640 n_rd=640 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001878
n_activity=1840 dram_eff=0.3478
bk0: 64a 3407492i bk1: 64a 3407491i bk2: 64a 3407492i bk3: 64a 3407491i bk4: 64a 3407492i bk5: 64a 3407491i bk6: 64a 3407492i bk7: 64a 3407491i bk8: 64a 3407492i bk9: 64a 3407491i bk10: 0a 3407563i bk11: 0a 3407563i bk12: 0a 3407563i bk13: 0a 3407563i bk14: 0a 3407563i bk15: 0a 3407563i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000188 
total_CMD = 3407563 
util_bw = 640 
Wasted_Col = 715 
Wasted_Row = 0 
Idle = 3406208 

BW Util Bottlenecks: 
RCDc_limit = 120 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 595 
rwq = 0 
CCDLc_limit_alone = 595 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 3407563 
n_nop = 3406913 
Read = 640 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 10 
n_pre = 0 
n_ref = 0 
n_req = 640 
total_req = 640 

Dual Bus Interface Util: 
issued_total_row = 10 
issued_total_col = 640 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000188 
Either_Row_CoL_Bus_Util = 0.000191 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001636 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00163607
Memory Partition 13: 
Cache L2_bank_026:
MSHR contents

Cache L2_bank_027:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3407563 n_nop=3406913 n_act=10 n_pre=0 n_ref_event=0 n_req=640 n_rd=640 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001878
n_activity=1840 dram_eff=0.3478
bk0: 64a 3407491i bk1: 64a 3407491i bk2: 64a 3407491i bk3: 64a 3407491i bk4: 64a 3407491i bk5: 64a 3407491i bk6: 64a 3407491i bk7: 64a 3407491i bk8: 64a 3407491i bk9: 64a 3407491i bk10: 0a 3407563i bk11: 0a 3407563i bk12: 0a 3407563i bk13: 0a 3407563i bk14: 0a 3407563i bk15: 0a 3407563i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000188 
total_CMD = 3407563 
util_bw = 640 
Wasted_Col = 720 
Wasted_Row = 0 
Idle = 3406203 

BW Util Bottlenecks: 
RCDc_limit = 120 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 600 
rwq = 0 
CCDLc_limit_alone = 600 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 3407563 
n_nop = 3406913 
Read = 640 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 10 
n_pre = 0 
n_ref = 0 
n_req = 640 
total_req = 640 

Dual Bus Interface Util: 
issued_total_row = 10 
issued_total_col = 640 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000188 
Either_Row_CoL_Bus_Util = 0.000191 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001690 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00169036
Memory Partition 14: 
Cache L2_bank_028:
MSHR contents

Cache L2_bank_029:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3407563 n_nop=3406913 n_act=10 n_pre=0 n_ref_event=0 n_req=640 n_rd=640 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001878
n_activity=1840 dram_eff=0.3478
bk0: 64a 3407491i bk1: 64a 3407491i bk2: 64a 3407491i bk3: 64a 3407491i bk4: 64a 3407491i bk5: 64a 3407491i bk6: 64a 3407491i bk7: 64a 3407491i bk8: 64a 3407491i bk9: 64a 3407491i bk10: 0a 3407563i bk11: 0a 3407563i bk12: 0a 3407563i bk13: 0a 3407563i bk14: 0a 3407563i bk15: 0a 3407563i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000188 
total_CMD = 3407563 
util_bw = 640 
Wasted_Col = 720 
Wasted_Row = 0 
Idle = 3406203 

BW Util Bottlenecks: 
RCDc_limit = 120 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 600 
rwq = 0 
CCDLc_limit_alone = 600 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 3407563 
n_nop = 3406913 
Read = 640 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 10 
n_pre = 0 
n_ref = 0 
n_req = 640 
total_req = 640 

Dual Bus Interface Util: 
issued_total_row = 10 
issued_total_col = 640 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000188 
Either_Row_CoL_Bus_Util = 0.000191 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001761 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00176079
Memory Partition 15: 
Cache L2_bank_030:
MSHR contents

Cache L2_bank_031:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3407563 n_nop=3406913 n_act=10 n_pre=0 n_ref_event=0 n_req=640 n_rd=640 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001878
n_activity=1840 dram_eff=0.3478
bk0: 64a 3407493i bk1: 64a 3407491i bk2: 64a 3407493i bk3: 64a 3407491i bk4: 64a 3407493i bk5: 64a 3407491i bk6: 64a 3407493i bk7: 64a 3407491i bk8: 64a 3407493i bk9: 64a 3407491i bk10: 0a 3407563i bk11: 0a 3407563i bk12: 0a 3407563i bk13: 0a 3407563i bk14: 0a 3407563i bk15: 0a 3407563i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000188 
total_CMD = 3407563 
util_bw = 640 
Wasted_Col = 710 
Wasted_Row = 0 
Idle = 3406213 

BW Util Bottlenecks: 
RCDc_limit = 120 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 590 
rwq = 0 
CCDLc_limit_alone = 590 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 3407563 
n_nop = 3406913 
Read = 640 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 10 
n_pre = 0 
n_ref = 0 
n_req = 640 
total_req = 640 

Dual Bus Interface Util: 
issued_total_row = 10 
issued_total_col = 640 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000188 
Either_Row_CoL_Bus_Util = 0.000191 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001702 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.0017021
Memory Partition 16: 
Cache L2_bank_032:
MSHR contents

Cache L2_bank_033:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[16]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3407563 n_nop=3406913 n_act=10 n_pre=0 n_ref_event=0 n_req=640 n_rd=640 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001878
n_activity=1840 dram_eff=0.3478
bk0: 64a 3407491i bk1: 64a 3407491i bk2: 64a 3407491i bk3: 64a 3407491i bk4: 64a 3407491i bk5: 64a 3407491i bk6: 64a 3407491i bk7: 64a 3407491i bk8: 64a 3407491i bk9: 64a 3407491i bk10: 0a 3407563i bk11: 0a 3407563i bk12: 0a 3407563i bk13: 0a 3407563i bk14: 0a 3407563i bk15: 0a 3407563i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000188 
total_CMD = 3407563 
util_bw = 640 
Wasted_Col = 720 
Wasted_Row = 0 
Idle = 3406203 

BW Util Bottlenecks: 
RCDc_limit = 120 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 600 
rwq = 0 
CCDLc_limit_alone = 600 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 3407563 
n_nop = 3406913 
Read = 640 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 10 
n_pre = 0 
n_ref = 0 
n_req = 640 
total_req = 640 

Dual Bus Interface Util: 
issued_total_row = 10 
issued_total_col = 640 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000188 
Either_Row_CoL_Bus_Util = 0.000191 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001761 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00176079
Memory Partition 17: 
Cache L2_bank_034:
MSHR contents

Cache L2_bank_035:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[17]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3407563 n_nop=3406913 n_act=10 n_pre=0 n_ref_event=0 n_req=640 n_rd=640 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001878
n_activity=1840 dram_eff=0.3478
bk0: 64a 3407493i bk1: 64a 3407493i bk2: 64a 3407493i bk3: 64a 3407493i bk4: 64a 3407493i bk5: 64a 3407493i bk6: 64a 3407493i bk7: 64a 3407493i bk8: 64a 3407493i bk9: 64a 3407493i bk10: 0a 3407563i bk11: 0a 3407563i bk12: 0a 3407563i bk13: 0a 3407563i bk14: 0a 3407563i bk15: 0a 3407563i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000188 
total_CMD = 3407563 
util_bw = 640 
Wasted_Col = 700 
Wasted_Row = 0 
Idle = 3406223 

BW Util Bottlenecks: 
RCDc_limit = 120 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 580 
rwq = 0 
CCDLc_limit_alone = 580 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 3407563 
n_nop = 3406913 
Read = 640 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 10 
n_pre = 0 
n_ref = 0 
n_req = 640 
total_req = 640 

Dual Bus Interface Util: 
issued_total_row = 10 
issued_total_col = 640 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000188 
Either_Row_CoL_Bus_Util = 0.000191 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001679 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00167862
Memory Partition 18: 
Cache L2_bank_036:
MSHR contents

Cache L2_bank_037:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[18]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3407563 n_nop=3406913 n_act=10 n_pre=0 n_ref_event=0 n_req=640 n_rd=640 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001878
n_activity=1840 dram_eff=0.3478
bk0: 64a 3407492i bk1: 64a 3407492i bk2: 64a 3407492i bk3: 64a 3407492i bk4: 64a 3407492i bk5: 64a 3407492i bk6: 64a 3407492i bk7: 64a 3407492i bk8: 64a 3407492i bk9: 64a 3407492i bk10: 0a 3407563i bk11: 0a 3407563i bk12: 0a 3407563i bk13: 0a 3407563i bk14: 0a 3407563i bk15: 0a 3407563i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000188 
total_CMD = 3407563 
util_bw = 640 
Wasted_Col = 710 
Wasted_Row = 0 
Idle = 3406213 

BW Util Bottlenecks: 
RCDc_limit = 120 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 590 
rwq = 0 
CCDLc_limit_alone = 590 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 3407563 
n_nop = 3406913 
Read = 640 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 10 
n_pre = 0 
n_ref = 0 
n_req = 640 
total_req = 640 

Dual Bus Interface Util: 
issued_total_row = 10 
issued_total_col = 640 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000188 
Either_Row_CoL_Bus_Util = 0.000191 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001594 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00159351
Memory Partition 19: 
Cache L2_bank_038:
MSHR contents

Cache L2_bank_039:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[19]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3407563 n_nop=3406913 n_act=10 n_pre=0 n_ref_event=0 n_req=640 n_rd=640 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001878
n_activity=1840 dram_eff=0.3478
bk0: 64a 3407491i bk1: 64a 3407491i bk2: 64a 3407491i bk3: 64a 3407491i bk4: 64a 3407491i bk5: 64a 3407491i bk6: 64a 3407491i bk7: 64a 3407491i bk8: 64a 3407491i bk9: 64a 3407491i bk10: 0a 3407563i bk11: 0a 3407563i bk12: 0a 3407563i bk13: 0a 3407563i bk14: 0a 3407563i bk15: 0a 3407563i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000188 
total_CMD = 3407563 
util_bw = 640 
Wasted_Col = 720 
Wasted_Row = 0 
Idle = 3406203 

BW Util Bottlenecks: 
RCDc_limit = 120 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 600 
rwq = 0 
CCDLc_limit_alone = 600 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 3407563 
n_nop = 3406913 
Read = 640 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 10 
n_pre = 0 
n_ref = 0 
n_req = 640 
total_req = 640 

Dual Bus Interface Util: 
issued_total_row = 10 
issued_total_col = 640 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000188 
Either_Row_CoL_Bus_Util = 0.000191 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001658 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00165808
Memory Partition 20: 
Cache L2_bank_040:
MSHR contents

Cache L2_bank_041:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[20]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3407563 n_nop=3406913 n_act=10 n_pre=0 n_ref_event=0 n_req=640 n_rd=640 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001878
n_activity=1840 dram_eff=0.3478
bk0: 64a 3407491i bk1: 64a 3407491i bk2: 64a 3407491i bk3: 64a 3407491i bk4: 64a 3407491i bk5: 64a 3407491i bk6: 64a 3407491i bk7: 64a 3407491i bk8: 64a 3407491i bk9: 64a 3407491i bk10: 0a 3407563i bk11: 0a 3407563i bk12: 0a 3407563i bk13: 0a 3407563i bk14: 0a 3407563i bk15: 0a 3407563i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000188 
total_CMD = 3407563 
util_bw = 640 
Wasted_Col = 720 
Wasted_Row = 0 
Idle = 3406203 

BW Util Bottlenecks: 
RCDc_limit = 120 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 600 
rwq = 0 
CCDLc_limit_alone = 600 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 3407563 
n_nop = 3406913 
Read = 640 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 10 
n_pre = 0 
n_ref = 0 
n_req = 640 
total_req = 640 

Dual Bus Interface Util: 
issued_total_row = 10 
issued_total_col = 640 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000188 
Either_Row_CoL_Bus_Util = 0.000191 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001761 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00176079
Memory Partition 21: 
Cache L2_bank_042:
MSHR contents

Cache L2_bank_043:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[21]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3407563 n_nop=3406913 n_act=10 n_pre=0 n_ref_event=0 n_req=640 n_rd=640 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001878
n_activity=1840 dram_eff=0.3478
bk0: 64a 3407491i bk1: 64a 3407493i bk2: 64a 3407491i bk3: 64a 3407493i bk4: 64a 3407491i bk5: 64a 3407493i bk6: 64a 3407491i bk7: 64a 3407493i bk8: 64a 3407491i bk9: 64a 3407493i bk10: 0a 3407563i bk11: 0a 3407563i bk12: 0a 3407563i bk13: 0a 3407563i bk14: 0a 3407563i bk15: 0a 3407563i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000188 
total_CMD = 3407563 
util_bw = 640 
Wasted_Col = 710 
Wasted_Row = 0 
Idle = 3406213 

BW Util Bottlenecks: 
RCDc_limit = 120 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 590 
rwq = 0 
CCDLc_limit_alone = 590 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 3407563 
n_nop = 3406913 
Read = 640 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 10 
n_pre = 0 
n_ref = 0 
n_req = 640 
total_req = 640 

Dual Bus Interface Util: 
issued_total_row = 10 
issued_total_col = 640 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000188 
Either_Row_CoL_Bus_Util = 0.000191 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001699 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00169916
Memory Partition 22: 
Cache L2_bank_044:
MSHR contents

Cache L2_bank_045:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[22]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3407563 n_nop=3406913 n_act=10 n_pre=0 n_ref_event=0 n_req=640 n_rd=640 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001878
n_activity=1840 dram_eff=0.3478
bk0: 64a 3407491i bk1: 64a 3407492i bk2: 64a 3407491i bk3: 64a 3407492i bk4: 64a 3407491i bk5: 64a 3407492i bk6: 64a 3407491i bk7: 64a 3407492i bk8: 64a 3407491i bk9: 64a 3407492i bk10: 0a 3407563i bk11: 0a 3407563i bk12: 0a 3407563i bk13: 0a 3407563i bk14: 0a 3407563i bk15: 0a 3407563i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000188 
total_CMD = 3407563 
util_bw = 640 
Wasted_Col = 715 
Wasted_Row = 0 
Idle = 3406208 

BW Util Bottlenecks: 
RCDc_limit = 120 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 595 
rwq = 0 
CCDLc_limit_alone = 595 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 3407563 
n_nop = 3406913 
Read = 640 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 10 
n_pre = 0 
n_ref = 0 
n_req = 640 
total_req = 640 

Dual Bus Interface Util: 
issued_total_row = 10 
issued_total_col = 640 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000188 
Either_Row_CoL_Bus_Util = 0.000191 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001677 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00167715
Memory Partition 23: 
Cache L2_bank_046:
MSHR contents

Cache L2_bank_047:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[23]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3407563 n_nop=3406913 n_act=10 n_pre=0 n_ref_event=0 n_req=640 n_rd=640 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001878
n_activity=1840 dram_eff=0.3478
bk0: 64a 3407491i bk1: 64a 3407491i bk2: 64a 3407491i bk3: 64a 3407491i bk4: 64a 3407491i bk5: 64a 3407491i bk6: 64a 3407491i bk7: 64a 3407491i bk8: 64a 3407491i bk9: 64a 3407491i bk10: 0a 3407563i bk11: 0a 3407563i bk12: 0a 3407563i bk13: 0a 3407563i bk14: 0a 3407563i bk15: 0a 3407563i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000188 
total_CMD = 3407563 
util_bw = 640 
Wasted_Col = 720 
Wasted_Row = 0 
Idle = 3406203 

BW Util Bottlenecks: 
RCDc_limit = 120 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 600 
rwq = 0 
CCDLc_limit_alone = 600 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 3407563 
n_nop = 3406913 
Read = 640 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 10 
n_pre = 0 
n_ref = 0 
n_req = 640 
total_req = 640 

Dual Bus Interface Util: 
issued_total_row = 10 
issued_total_col = 640 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000188 
Either_Row_CoL_Bus_Util = 0.000191 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001720 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.0017197
Memory Partition 24: 
Cache L2_bank_048:
MSHR contents

Cache L2_bank_049:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[24]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3407563 n_nop=3406913 n_act=10 n_pre=0 n_ref_event=0 n_req=640 n_rd=640 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001878
n_activity=1840 dram_eff=0.3478
bk0: 64a 3407493i bk1: 64a 3407492i bk2: 64a 3407493i bk3: 64a 3407492i bk4: 64a 3407493i bk5: 64a 3407492i bk6: 64a 3407493i bk7: 64a 3407492i bk8: 64a 3407493i bk9: 64a 3407492i bk10: 0a 3407563i bk11: 0a 3407563i bk12: 0a 3407563i bk13: 0a 3407563i bk14: 0a 3407563i bk15: 0a 3407563i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000188 
total_CMD = 3407563 
util_bw = 640 
Wasted_Col = 705 
Wasted_Row = 0 
Idle = 3406218 

BW Util Bottlenecks: 
RCDc_limit = 120 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 585 
rwq = 0 
CCDLc_limit_alone = 585 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 3407563 
n_nop = 3406913 
Read = 640 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 10 
n_pre = 0 
n_ref = 0 
n_req = 640 
total_req = 640 

Dual Bus Interface Util: 
issued_total_row = 10 
issued_total_col = 640 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000188 
Either_Row_CoL_Bus_Util = 0.000191 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001677 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00167715
Memory Partition 25: 
Cache L2_bank_050:
MSHR contents

Cache L2_bank_051:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[25]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3407563 n_nop=3406913 n_act=10 n_pre=0 n_ref_event=0 n_req=640 n_rd=640 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001878
n_activity=1840 dram_eff=0.3478
bk0: 64a 3407492i bk1: 64a 3407491i bk2: 64a 3407492i bk3: 64a 3407491i bk4: 64a 3407492i bk5: 64a 3407491i bk6: 64a 3407492i bk7: 64a 3407491i bk8: 64a 3407492i bk9: 64a 3407491i bk10: 0a 3407563i bk11: 0a 3407563i bk12: 0a 3407563i bk13: 0a 3407563i bk14: 0a 3407563i bk15: 0a 3407563i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000188 
total_CMD = 3407563 
util_bw = 640 
Wasted_Col = 715 
Wasted_Row = 0 
Idle = 3406208 

BW Util Bottlenecks: 
RCDc_limit = 120 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 595 
rwq = 0 
CCDLc_limit_alone = 595 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 3407563 
n_nop = 3406913 
Read = 640 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 10 
n_pre = 0 
n_ref = 0 
n_req = 640 
total_req = 640 

Dual Bus Interface Util: 
issued_total_row = 10 
issued_total_col = 640 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000188 
Either_Row_CoL_Bus_Util = 0.000191 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001654 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00165367
Memory Partition 26: 
Cache L2_bank_052:
MSHR contents

Cache L2_bank_053:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[26]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3407563 n_nop=3406913 n_act=10 n_pre=0 n_ref_event=0 n_req=640 n_rd=640 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001878
n_activity=1840 dram_eff=0.3478
bk0: 64a 3407491i bk1: 64a 3407491i bk2: 64a 3407491i bk3: 64a 3407491i bk4: 64a 3407491i bk5: 64a 3407491i bk6: 64a 3407491i bk7: 64a 3407491i bk8: 64a 3407491i bk9: 64a 3407491i bk10: 0a 3407563i bk11: 0a 3407563i bk12: 0a 3407563i bk13: 0a 3407563i bk14: 0a 3407563i bk15: 0a 3407563i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000188 
total_CMD = 3407563 
util_bw = 640 
Wasted_Col = 720 
Wasted_Row = 0 
Idle = 3406203 

BW Util Bottlenecks: 
RCDc_limit = 120 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 600 
rwq = 0 
CCDLc_limit_alone = 600 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 3407563 
n_nop = 3406913 
Read = 640 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 10 
n_pre = 0 
n_ref = 0 
n_req = 640 
total_req = 640 

Dual Bus Interface Util: 
issued_total_row = 10 
issued_total_col = 640 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000188 
Either_Row_CoL_Bus_Util = 0.000191 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001720 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.0017197
Memory Partition 27: 
Cache L2_bank_054:
MSHR contents

Cache L2_bank_055:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[27]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3407563 n_nop=3406913 n_act=10 n_pre=0 n_ref_event=0 n_req=640 n_rd=640 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001878
n_activity=1840 dram_eff=0.3478
bk0: 64a 3407491i bk1: 64a 3407491i bk2: 64a 3407491i bk3: 64a 3407491i bk4: 64a 3407491i bk5: 64a 3407491i bk6: 64a 3407491i bk7: 64a 3407491i bk8: 64a 3407491i bk9: 64a 3407491i bk10: 0a 3407563i bk11: 0a 3407563i bk12: 0a 3407563i bk13: 0a 3407563i bk14: 0a 3407563i bk15: 0a 3407563i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000188 
total_CMD = 3407563 
util_bw = 640 
Wasted_Col = 720 
Wasted_Row = 0 
Idle = 3406203 

BW Util Bottlenecks: 
RCDc_limit = 120 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 600 
rwq = 0 
CCDLc_limit_alone = 600 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 3407563 
n_nop = 3406913 
Read = 640 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 10 
n_pre = 0 
n_ref = 0 
n_req = 640 
total_req = 640 

Dual Bus Interface Util: 
issued_total_row = 10 
issued_total_col = 640 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000188 
Either_Row_CoL_Bus_Util = 0.000191 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001761 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00176079
Memory Partition 28: 
Cache L2_bank_056:
MSHR contents

Cache L2_bank_057:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[28]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3407563 n_nop=3406913 n_act=10 n_pre=0 n_ref_event=0 n_req=640 n_rd=640 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001878
n_activity=1840 dram_eff=0.3478
bk0: 64a 3407493i bk1: 64a 3407491i bk2: 64a 3407493i bk3: 64a 3407491i bk4: 64a 3407493i bk5: 64a 3407491i bk6: 64a 3407493i bk7: 64a 3407491i bk8: 64a 3407493i bk9: 64a 3407491i bk10: 0a 3407563i bk11: 0a 3407563i bk12: 0a 3407563i bk13: 0a 3407563i bk14: 0a 3407563i bk15: 0a 3407563i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000188 
total_CMD = 3407563 
util_bw = 640 
Wasted_Col = 710 
Wasted_Row = 0 
Idle = 3406213 

BW Util Bottlenecks: 
RCDc_limit = 120 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 590 
rwq = 0 
CCDLc_limit_alone = 590 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 3407563 
n_nop = 3406913 
Read = 640 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 10 
n_pre = 0 
n_ref = 0 
n_req = 640 
total_req = 640 

Dual Bus Interface Util: 
issued_total_row = 10 
issued_total_col = 640 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000188 
Either_Row_CoL_Bus_Util = 0.000191 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001720 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.0017197
Memory Partition 29: 
Cache L2_bank_058:
MSHR contents

Cache L2_bank_059:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[29]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3407563 n_nop=3406913 n_act=10 n_pre=0 n_ref_event=0 n_req=640 n_rd=640 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001878
n_activity=1840 dram_eff=0.3478
bk0: 64a 3407492i bk1: 64a 3407491i bk2: 64a 3407492i bk3: 64a 3407491i bk4: 64a 3407492i bk5: 64a 3407491i bk6: 64a 3407492i bk7: 64a 3407491i bk8: 64a 3407492i bk9: 64a 3407491i bk10: 0a 3407563i bk11: 0a 3407563i bk12: 0a 3407563i bk13: 0a 3407563i bk14: 0a 3407563i bk15: 0a 3407563i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000188 
total_CMD = 3407563 
util_bw = 640 
Wasted_Col = 715 
Wasted_Row = 0 
Idle = 3406208 

BW Util Bottlenecks: 
RCDc_limit = 120 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 595 
rwq = 0 
CCDLc_limit_alone = 595 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 3407563 
n_nop = 3406913 
Read = 640 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 10 
n_pre = 0 
n_ref = 0 
n_req = 640 
total_req = 640 

Dual Bus Interface Util: 
issued_total_row = 10 
issued_total_col = 640 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000188 
Either_Row_CoL_Bus_Util = 0.000191 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001677 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00167715
Memory Partition 30: 
Cache L2_bank_060:
MSHR contents

Cache L2_bank_061:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[30]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3407563 n_nop=3406913 n_act=10 n_pre=0 n_ref_event=0 n_req=640 n_rd=640 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001878
n_activity=1840 dram_eff=0.3478
bk0: 64a 3407491i bk1: 64a 3407491i bk2: 64a 3407491i bk3: 64a 3407491i bk4: 64a 3407491i bk5: 64a 3407491i bk6: 64a 3407491i bk7: 64a 3407491i bk8: 64a 3407491i bk9: 64a 3407491i bk10: 0a 3407563i bk11: 0a 3407563i bk12: 0a 3407563i bk13: 0a 3407563i bk14: 0a 3407563i bk15: 0a 3407563i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000188 
total_CMD = 3407563 
util_bw = 640 
Wasted_Col = 720 
Wasted_Row = 0 
Idle = 3406203 

BW Util Bottlenecks: 
RCDc_limit = 120 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 600 
rwq = 0 
CCDLc_limit_alone = 600 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 3407563 
n_nop = 3406913 
Read = 640 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 10 
n_pre = 0 
n_ref = 0 
n_req = 640 
total_req = 640 

Dual Bus Interface Util: 
issued_total_row = 10 
issued_total_col = 640 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000188 
Either_Row_CoL_Bus_Util = 0.000191 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001720 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.0017197
Memory Partition 31: 
Cache L2_bank_062:
MSHR contents

Cache L2_bank_063:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[31]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3407563 n_nop=3406913 n_act=10 n_pre=0 n_ref_event=0 n_req=640 n_rd=640 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001878
n_activity=1840 dram_eff=0.3478
bk0: 64a 3407491i bk1: 64a 3407491i bk2: 64a 3407491i bk3: 64a 3407491i bk4: 64a 3407491i bk5: 64a 3407491i bk6: 64a 3407491i bk7: 64a 3407491i bk8: 64a 3407491i bk9: 64a 3407491i bk10: 0a 3407563i bk11: 0a 3407563i bk12: 0a 3407563i bk13: 0a 3407563i bk14: 0a 3407563i bk15: 0a 3407563i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000188 
total_CMD = 3407563 
util_bw = 640 
Wasted_Col = 720 
Wasted_Row = 0 
Idle = 3406203 

BW Util Bottlenecks: 
RCDc_limit = 120 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 600 
rwq = 0 
CCDLc_limit_alone = 600 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 3407563 
n_nop = 3406913 
Read = 640 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 10 
n_pre = 0 
n_ref = 0 
n_req = 640 
total_req = 640 

Dual Bus Interface Util: 
issued_total_row = 10 
issued_total_col = 640 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000188 
Either_Row_CoL_Bus_Util = 0.000191 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001761 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00176079

========= L2 cache stats =========
L2_cache_bank[0]: Access = 416, Miss = 320, Miss_rate = 0.769, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[1]: Access = 320, Miss = 320, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 320, Miss = 320, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 320, Miss = 320, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 400, Miss = 400, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 320, Miss = 320, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 320, Miss = 320, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 320, Miss = 320, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 320, Miss = 320, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 320, Miss = 320, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 320, Miss = 320, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 320, Miss = 320, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[12]: Access = 320, Miss = 320, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[13]: Access = 320, Miss = 320, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[14]: Access = 320, Miss = 320, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[15]: Access = 320, Miss = 320, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[16]: Access = 320, Miss = 320, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[17]: Access = 320, Miss = 320, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[18]: Access = 320, Miss = 320, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[19]: Access = 320, Miss = 320, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[20]: Access = 320, Miss = 320, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[21]: Access = 320, Miss = 320, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[22]: Access = 320, Miss = 320, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[23]: Access = 320, Miss = 320, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[24]: Access = 320, Miss = 320, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[25]: Access = 320, Miss = 320, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[26]: Access = 320, Miss = 320, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[27]: Access = 320, Miss = 320, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[28]: Access = 320, Miss = 320, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[29]: Access = 320, Miss = 320, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[30]: Access = 320, Miss = 320, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[31]: Access = 320, Miss = 320, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[32]: Access = 320, Miss = 320, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[33]: Access = 320, Miss = 320, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[34]: Access = 320, Miss = 320, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[35]: Access = 320, Miss = 320, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[36]: Access = 320, Miss = 320, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[37]: Access = 320, Miss = 320, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[38]: Access = 320, Miss = 320, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[39]: Access = 320, Miss = 320, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[40]: Access = 320, Miss = 320, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[41]: Access = 320, Miss = 320, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[42]: Access = 320, Miss = 320, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[43]: Access = 320, Miss = 320, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[44]: Access = 320, Miss = 320, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[45]: Access = 320, Miss = 320, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[46]: Access = 320, Miss = 320, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[47]: Access = 320, Miss = 320, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[48]: Access = 320, Miss = 320, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[49]: Access = 320, Miss = 320, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[50]: Access = 320, Miss = 320, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[51]: Access = 320, Miss = 320, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[52]: Access = 320, Miss = 320, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[53]: Access = 320, Miss = 320, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[54]: Access = 320, Miss = 320, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[55]: Access = 320, Miss = 320, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[56]: Access = 320, Miss = 320, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[57]: Access = 320, Miss = 320, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[58]: Access = 320, Miss = 320, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[59]: Access = 320, Miss = 320, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[60]: Access = 320, Miss = 320, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[61]: Access = 320, Miss = 320, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[62]: Access = 320, Miss = 320, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[63]: Access = 320, Miss = 320, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 20656
L2_total_cache_misses = 20560
L2_total_cache_miss_rate = 0.9954
L2_total_cache_pending_hits = 0
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 96
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 5120
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 15360
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 79
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 20576
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 80
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.000
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=20656
icnt_total_pkts_simt_to_mem=20656
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 20656
Req_Network_cycles = 4538078
Req_Network_injected_packets_per_cycle =       0.0046 
Req_Network_conflicts_per_cycle =       0.0101
Req_Network_conflicts_per_cycle_util =       2.7372
Req_Bank_Level_Parallism =       1.2342
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       0.0154
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.0001

Reply_Network_injected_packets_num = 20656
Reply_Network_cycles = 4538078
Reply_Network_injected_packets_per_cycle =        0.0046
Reply_Network_conflicts_per_cycle =        0.0000
Reply_Network_conflicts_per_cycle_util =       0.0124
Reply_Bank_Level_Parallism =       1.7105
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.0000
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0001
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 3 hrs, 21 min, 47 sec (12107 sec)
gpgpu_simulation_rate = 49853 (inst/sec)
gpgpu_simulation_rate = 374 (cycle/sec)
gpgpu_silicon_slowdown = 3026737x
GPGPU-Sim: detected inactive GPU simulation thread
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffcdbdccecc..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffcdbdccec0..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffcdbdcceb8..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffcdbdcceb0..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffcdbdccec8..

GPGPU-Sim PTX: cudaLaunch for 0x0x4123e6 (mode=performance simulation) on stream 1
GPGPU-Sim PTX: PDOM analysis already done for _Z25ethash_calculate_dag_itemjP8hash64_tmS0_j 
GPGPU-Sim PTX: pushing kernel '_Z25ethash_calculate_dag_itemjP8hash64_tmS0_j' to stream 1, gridDim= (4,1,1) blockDim = (256,1,1) 
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim API:    stream 1 has 1 operations
GPGPU-Sim API:       0 :  stream operation kernel
GPGPU-Sim uArch: Shader 40 bind to kernel 11 '_Z25ethash_calculate_dag_itemjP8hash64_tmS0_j'
GPGPU-Sim: Reconfigure L1 cache to 128KB
GPGPU-Sim uArch: Shader 41 bind to kernel 11 '_Z25ethash_calculate_dag_itemjP8hash64_tmS0_j'
GPGPU-Sim uArch: Shader 42 bind to kernel 11 '_Z25ethash_calculate_dag_itemjP8hash64_tmS0_j'
GPGPU-Sim uArch: Shader 43 bind to kernel 11 '_Z25ethash_calculate_dag_itemjP8hash64_tmS0_j'
