 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 10
Design : UART
Version: K-2015.06
Date   : Wed Aug 17 02:28:21 2022
****************************************

Operating Conditions: scmetro_tsmc_cl013g_rvt_ss_1p08v_125c   Library: scmetro_tsmc_cl013g_rvt_ss_1p08v_125c
Wire Load Model Mode: top

  Startpoint: u_UART_TX_Top1/u_FSM/Current_State_reg[0]
              (rising edge-triggered flip-flop clocked by CLK1)
  Endpoint: u_UART_TX_Top1/u_Serializer_Top/u_Serializer/Data_reg[7]
            (rising edge-triggered flip-flop clocked by CLK1)
  Path Group: CLK1
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  UART               tsmc13_wl10           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK1 (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_UART_TX_Top1/u_FSM/Current_State_reg[0]/CK (DFFRX1M)
                                                          0.00       0.00 r
  u_UART_TX_Top1/u_FSM/Current_State_reg[0]/QN (DFFRX1M)
                                                          0.54       0.54 r
  u_UART_TX_Top1/u_FSM/U7/Y (CLKXOR2X2M)                  0.30       0.84 r
  u_UART_TX_Top1/u_FSM/U8/Y (NAND2X2M)                    0.12       0.96 f
  u_UART_TX_Top1/u_FSM/U6/Y (INVX2M)                      0.14       1.10 r
  u_UART_TX_Top1/u_FSM/Ser_En (FSM)                       0.00       1.10 r
  u_UART_TX_Top1/u_Serializer_Top/Ser_En (Serializer_Top)
                                                          0.00       1.10 r
  u_UART_TX_Top1/u_Serializer_Top/u_Serializer/Ser_En (Serializer)
                                                          0.00       1.10 r
  u_UART_TX_Top1/u_Serializer_Top/u_Serializer/U3/Y (NOR2BX4M)
                                                          0.48       1.58 r
  u_UART_TX_Top1/u_Serializer_Top/u_Serializer/U4/Y (NOR2X4M)
                                                          0.23       1.81 f
  u_UART_TX_Top1/u_Serializer_Top/u_Serializer/U20/Y (AO22X1M)
                                                          0.31       2.12 f
  u_UART_TX_Top1/u_Serializer_Top/u_Serializer/Data_reg[7]/D (DFFRX1M)
                                                          0.00       2.12 f
  data arrival time                                                  2.12

  clock CLK1 (rise edge)                                100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.25      99.75
  u_UART_TX_Top1/u_Serializer_Top/u_Serializer/Data_reg[7]/CK (DFFRX1M)
                                                          0.00      99.75 r
  library setup time                                     -0.10      99.65
  data required time                                                99.65
  --------------------------------------------------------------------------
  data required time                                                99.65
  data arrival time                                                 -2.12
  --------------------------------------------------------------------------
  slack (MET)                                                       97.54


  Startpoint: u_UART_TX_Top1/u_FSM/Current_State_reg[0]
              (rising edge-triggered flip-flop clocked by CLK1)
  Endpoint: u_UART_TX_Top1/u_Serializer_Top/u_Serializer/Data_reg[6]
            (rising edge-triggered flip-flop clocked by CLK1)
  Path Group: CLK1
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  UART               tsmc13_wl10           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK1 (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_UART_TX_Top1/u_FSM/Current_State_reg[0]/CK (DFFRX1M)
                                                          0.00       0.00 r
  u_UART_TX_Top1/u_FSM/Current_State_reg[0]/QN (DFFRX1M)
                                                          0.54       0.54 r
  u_UART_TX_Top1/u_FSM/U7/Y (CLKXOR2X2M)                  0.30       0.84 r
  u_UART_TX_Top1/u_FSM/U8/Y (NAND2X2M)                    0.12       0.96 f
  u_UART_TX_Top1/u_FSM/U6/Y (INVX2M)                      0.14       1.10 r
  u_UART_TX_Top1/u_FSM/Ser_En (FSM)                       0.00       1.10 r
  u_UART_TX_Top1/u_Serializer_Top/Ser_En (Serializer_Top)
                                                          0.00       1.10 r
  u_UART_TX_Top1/u_Serializer_Top/u_Serializer/Ser_En (Serializer)
                                                          0.00       1.10 r
  u_UART_TX_Top1/u_Serializer_Top/u_Serializer/U3/Y (NOR2BX4M)
                                                          0.48       1.58 r
  u_UART_TX_Top1/u_Serializer_Top/u_Serializer/U4/Y (NOR2X4M)
                                                          0.23       1.81 f
  u_UART_TX_Top1/u_Serializer_Top/u_Serializer/U8/Y (OAI2BB1X2M)
                                                          0.20       2.01 f
  u_UART_TX_Top1/u_Serializer_Top/u_Serializer/Data_reg[6]/D (DFFRX1M)
                                                          0.00       2.01 f
  data arrival time                                                  2.01

  clock CLK1 (rise edge)                                100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.25      99.75
  u_UART_TX_Top1/u_Serializer_Top/u_Serializer/Data_reg[6]/CK (DFFRX1M)
                                                          0.00      99.75 r
  library setup time                                     -0.09      99.66
  data required time                                                99.66
  --------------------------------------------------------------------------
  data required time                                                99.66
  data arrival time                                                 -2.01
  --------------------------------------------------------------------------
  slack (MET)                                                       97.64


  Startpoint: u_UART_TX_Top1/u_FSM/Current_State_reg[0]
              (rising edge-triggered flip-flop clocked by CLK1)
  Endpoint: u_UART_TX_Top1/u_Serializer_Top/u_Serializer/Data_reg[5]
            (rising edge-triggered flip-flop clocked by CLK1)
  Path Group: CLK1
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  UART               tsmc13_wl10           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK1 (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_UART_TX_Top1/u_FSM/Current_State_reg[0]/CK (DFFRX1M)
                                                          0.00       0.00 r
  u_UART_TX_Top1/u_FSM/Current_State_reg[0]/QN (DFFRX1M)
                                                          0.54       0.54 r
  u_UART_TX_Top1/u_FSM/U7/Y (CLKXOR2X2M)                  0.30       0.84 r
  u_UART_TX_Top1/u_FSM/U8/Y (NAND2X2M)                    0.12       0.96 f
  u_UART_TX_Top1/u_FSM/U6/Y (INVX2M)                      0.14       1.10 r
  u_UART_TX_Top1/u_FSM/Ser_En (FSM)                       0.00       1.10 r
  u_UART_TX_Top1/u_Serializer_Top/Ser_En (Serializer_Top)
                                                          0.00       1.10 r
  u_UART_TX_Top1/u_Serializer_Top/u_Serializer/Ser_En (Serializer)
                                                          0.00       1.10 r
  u_UART_TX_Top1/u_Serializer_Top/u_Serializer/U3/Y (NOR2BX4M)
                                                          0.48       1.58 r
  u_UART_TX_Top1/u_Serializer_Top/u_Serializer/U4/Y (NOR2X4M)
                                                          0.23       1.81 f
  u_UART_TX_Top1/u_Serializer_Top/u_Serializer/U18/Y (OAI2BB1X2M)
                                                          0.20       2.01 f
  u_UART_TX_Top1/u_Serializer_Top/u_Serializer/Data_reg[5]/D (DFFRX1M)
                                                          0.00       2.01 f
  data arrival time                                                  2.01

  clock CLK1 (rise edge)                                100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.25      99.75
  u_UART_TX_Top1/u_Serializer_Top/u_Serializer/Data_reg[5]/CK (DFFRX1M)
                                                          0.00      99.75 r
  library setup time                                     -0.09      99.66
  data required time                                                99.66
  --------------------------------------------------------------------------
  data required time                                                99.66
  data arrival time                                                 -2.01
  --------------------------------------------------------------------------
  slack (MET)                                                       97.64


  Startpoint: u_UART_TX_Top1/u_FSM/Current_State_reg[0]
              (rising edge-triggered flip-flop clocked by CLK1)
  Endpoint: u_UART_TX_Top1/u_Serializer_Top/u_Serializer/Data_reg[4]
            (rising edge-triggered flip-flop clocked by CLK1)
  Path Group: CLK1
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  UART               tsmc13_wl10           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK1 (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_UART_TX_Top1/u_FSM/Current_State_reg[0]/CK (DFFRX1M)
                                                          0.00       0.00 r
  u_UART_TX_Top1/u_FSM/Current_State_reg[0]/QN (DFFRX1M)
                                                          0.54       0.54 r
  u_UART_TX_Top1/u_FSM/U7/Y (CLKXOR2X2M)                  0.30       0.84 r
  u_UART_TX_Top1/u_FSM/U8/Y (NAND2X2M)                    0.12       0.96 f
  u_UART_TX_Top1/u_FSM/U6/Y (INVX2M)                      0.14       1.10 r
  u_UART_TX_Top1/u_FSM/Ser_En (FSM)                       0.00       1.10 r
  u_UART_TX_Top1/u_Serializer_Top/Ser_En (Serializer_Top)
                                                          0.00       1.10 r
  u_UART_TX_Top1/u_Serializer_Top/u_Serializer/Ser_En (Serializer)
                                                          0.00       1.10 r
  u_UART_TX_Top1/u_Serializer_Top/u_Serializer/U3/Y (NOR2BX4M)
                                                          0.48       1.58 r
  u_UART_TX_Top1/u_Serializer_Top/u_Serializer/U4/Y (NOR2X4M)
                                                          0.23       1.81 f
  u_UART_TX_Top1/u_Serializer_Top/u_Serializer/U16/Y (OAI2BB1X2M)
                                                          0.20       2.01 f
  u_UART_TX_Top1/u_Serializer_Top/u_Serializer/Data_reg[4]/D (DFFRX1M)
                                                          0.00       2.01 f
  data arrival time                                                  2.01

  clock CLK1 (rise edge)                                100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.25      99.75
  u_UART_TX_Top1/u_Serializer_Top/u_Serializer/Data_reg[4]/CK (DFFRX1M)
                                                          0.00      99.75 r
  library setup time                                     -0.09      99.66
  data required time                                                99.66
  --------------------------------------------------------------------------
  data required time                                                99.66
  data arrival time                                                 -2.01
  --------------------------------------------------------------------------
  slack (MET)                                                       97.64


  Startpoint: u_UART_TX_Top1/u_FSM/Current_State_reg[0]
              (rising edge-triggered flip-flop clocked by CLK1)
  Endpoint: u_UART_TX_Top1/u_Serializer_Top/u_Serializer/Data_reg[3]
            (rising edge-triggered flip-flop clocked by CLK1)
  Path Group: CLK1
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  UART               tsmc13_wl10           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK1 (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_UART_TX_Top1/u_FSM/Current_State_reg[0]/CK (DFFRX1M)
                                                          0.00       0.00 r
  u_UART_TX_Top1/u_FSM/Current_State_reg[0]/QN (DFFRX1M)
                                                          0.54       0.54 r
  u_UART_TX_Top1/u_FSM/U7/Y (CLKXOR2X2M)                  0.30       0.84 r
  u_UART_TX_Top1/u_FSM/U8/Y (NAND2X2M)                    0.12       0.96 f
  u_UART_TX_Top1/u_FSM/U6/Y (INVX2M)                      0.14       1.10 r
  u_UART_TX_Top1/u_FSM/Ser_En (FSM)                       0.00       1.10 r
  u_UART_TX_Top1/u_Serializer_Top/Ser_En (Serializer_Top)
                                                          0.00       1.10 r
  u_UART_TX_Top1/u_Serializer_Top/u_Serializer/Ser_En (Serializer)
                                                          0.00       1.10 r
  u_UART_TX_Top1/u_Serializer_Top/u_Serializer/U3/Y (NOR2BX4M)
                                                          0.48       1.58 r
  u_UART_TX_Top1/u_Serializer_Top/u_Serializer/U4/Y (NOR2X4M)
                                                          0.23       1.81 f
  u_UART_TX_Top1/u_Serializer_Top/u_Serializer/U10/Y (OAI2BB1X2M)
                                                          0.20       2.01 f
  u_UART_TX_Top1/u_Serializer_Top/u_Serializer/Data_reg[3]/D (DFFRX1M)
                                                          0.00       2.01 f
  data arrival time                                                  2.01

  clock CLK1 (rise edge)                                100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.25      99.75
  u_UART_TX_Top1/u_Serializer_Top/u_Serializer/Data_reg[3]/CK (DFFRX1M)
                                                          0.00      99.75 r
  library setup time                                     -0.09      99.66
  data required time                                                99.66
  --------------------------------------------------------------------------
  data required time                                                99.66
  data arrival time                                                 -2.01
  --------------------------------------------------------------------------
  slack (MET)                                                       97.64


  Startpoint: u_UART_TX_Top1/u_FSM/Current_State_reg[0]
              (rising edge-triggered flip-flop clocked by CLK1)
  Endpoint: u_UART_TX_Top1/u_Serializer_Top/u_Serializer/Data_reg[2]
            (rising edge-triggered flip-flop clocked by CLK1)
  Path Group: CLK1
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  UART               tsmc13_wl10           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK1 (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_UART_TX_Top1/u_FSM/Current_State_reg[0]/CK (DFFRX1M)
                                                          0.00       0.00 r
  u_UART_TX_Top1/u_FSM/Current_State_reg[0]/QN (DFFRX1M)
                                                          0.54       0.54 r
  u_UART_TX_Top1/u_FSM/U7/Y (CLKXOR2X2M)                  0.30       0.84 r
  u_UART_TX_Top1/u_FSM/U8/Y (NAND2X2M)                    0.12       0.96 f
  u_UART_TX_Top1/u_FSM/U6/Y (INVX2M)                      0.14       1.10 r
  u_UART_TX_Top1/u_FSM/Ser_En (FSM)                       0.00       1.10 r
  u_UART_TX_Top1/u_Serializer_Top/Ser_En (Serializer_Top)
                                                          0.00       1.10 r
  u_UART_TX_Top1/u_Serializer_Top/u_Serializer/Ser_En (Serializer)
                                                          0.00       1.10 r
  u_UART_TX_Top1/u_Serializer_Top/u_Serializer/U3/Y (NOR2BX4M)
                                                          0.48       1.58 r
  u_UART_TX_Top1/u_Serializer_Top/u_Serializer/U4/Y (NOR2X4M)
                                                          0.23       1.81 f
  u_UART_TX_Top1/u_Serializer_Top/u_Serializer/U6/Y (OAI2BB1X2M)
                                                          0.20       2.01 f
  u_UART_TX_Top1/u_Serializer_Top/u_Serializer/Data_reg[2]/D (DFFRX1M)
                                                          0.00       2.01 f
  data arrival time                                                  2.01

  clock CLK1 (rise edge)                                100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.25      99.75
  u_UART_TX_Top1/u_Serializer_Top/u_Serializer/Data_reg[2]/CK (DFFRX1M)
                                                          0.00      99.75 r
  library setup time                                     -0.09      99.66
  data required time                                                99.66
  --------------------------------------------------------------------------
  data required time                                                99.66
  data arrival time                                                 -2.01
  --------------------------------------------------------------------------
  slack (MET)                                                       97.64


  Startpoint: u_UART_TX_Top1/u_FSM/Current_State_reg[0]
              (rising edge-triggered flip-flop clocked by CLK1)
  Endpoint: u_UART_TX_Top1/u_Serializer_Top/u_Serializer/Data_reg[1]
            (rising edge-triggered flip-flop clocked by CLK1)
  Path Group: CLK1
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  UART               tsmc13_wl10           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK1 (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_UART_TX_Top1/u_FSM/Current_State_reg[0]/CK (DFFRX1M)
                                                          0.00       0.00 r
  u_UART_TX_Top1/u_FSM/Current_State_reg[0]/QN (DFFRX1M)
                                                          0.54       0.54 r
  u_UART_TX_Top1/u_FSM/U7/Y (CLKXOR2X2M)                  0.30       0.84 r
  u_UART_TX_Top1/u_FSM/U8/Y (NAND2X2M)                    0.12       0.96 f
  u_UART_TX_Top1/u_FSM/U6/Y (INVX2M)                      0.14       1.10 r
  u_UART_TX_Top1/u_FSM/Ser_En (FSM)                       0.00       1.10 r
  u_UART_TX_Top1/u_Serializer_Top/Ser_En (Serializer_Top)
                                                          0.00       1.10 r
  u_UART_TX_Top1/u_Serializer_Top/u_Serializer/Ser_En (Serializer)
                                                          0.00       1.10 r
  u_UART_TX_Top1/u_Serializer_Top/u_Serializer/U3/Y (NOR2BX4M)
                                                          0.48       1.58 r
  u_UART_TX_Top1/u_Serializer_Top/u_Serializer/U4/Y (NOR2X4M)
                                                          0.23       1.81 f
  u_UART_TX_Top1/u_Serializer_Top/u_Serializer/U14/Y (OAI2BB1X2M)
                                                          0.19       2.00 f
  u_UART_TX_Top1/u_Serializer_Top/u_Serializer/Data_reg[1]/D (DFFRX1M)
                                                          0.00       2.00 f
  data arrival time                                                  2.00

  clock CLK1 (rise edge)                                100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.25      99.75
  u_UART_TX_Top1/u_Serializer_Top/u_Serializer/Data_reg[1]/CK (DFFRX1M)
                                                          0.00      99.75 r
  library setup time                                     -0.09      99.66
  data required time                                                99.66
  --------------------------------------------------------------------------
  data required time                                                99.66
  data arrival time                                                 -2.00
  --------------------------------------------------------------------------
  slack (MET)                                                       97.66


  Startpoint: u_UART_TX_Top1/u_FSM/Current_State_reg[0]
              (rising edge-triggered flip-flop clocked by CLK1)
  Endpoint: u_UART_TX_Top1/u_Serializer_Top/u_Serializer/Data_reg[0]
            (rising edge-triggered flip-flop clocked by CLK1)
  Path Group: CLK1
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  UART               tsmc13_wl10           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK1 (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_UART_TX_Top1/u_FSM/Current_State_reg[0]/CK (DFFRX1M)
                                                          0.00       0.00 r
  u_UART_TX_Top1/u_FSM/Current_State_reg[0]/QN (DFFRX1M)
                                                          0.54       0.54 r
  u_UART_TX_Top1/u_FSM/U7/Y (CLKXOR2X2M)                  0.30       0.84 r
  u_UART_TX_Top1/u_FSM/U8/Y (NAND2X2M)                    0.12       0.96 f
  u_UART_TX_Top1/u_FSM/U6/Y (INVX2M)                      0.14       1.10 r
  u_UART_TX_Top1/u_FSM/Ser_En (FSM)                       0.00       1.10 r
  u_UART_TX_Top1/u_Serializer_Top/Ser_En (Serializer_Top)
                                                          0.00       1.10 r
  u_UART_TX_Top1/u_Serializer_Top/u_Serializer/Ser_En (Serializer)
                                                          0.00       1.10 r
  u_UART_TX_Top1/u_Serializer_Top/u_Serializer/U3/Y (NOR2BX4M)
                                                          0.48       1.58 r
  u_UART_TX_Top1/u_Serializer_Top/u_Serializer/U4/Y (NOR2X4M)
                                                          0.23       1.81 f
  u_UART_TX_Top1/u_Serializer_Top/u_Serializer/U12/Y (OAI2BB1X2M)
                                                          0.19       2.00 f
  u_UART_TX_Top1/u_Serializer_Top/u_Serializer/Data_reg[0]/D (DFFRX1M)
                                                          0.00       2.00 f
  data arrival time                                                  2.00

  clock CLK1 (rise edge)                                100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.25      99.75
  u_UART_TX_Top1/u_Serializer_Top/u_Serializer/Data_reg[0]/CK (DFFRX1M)
                                                          0.00      99.75 r
  library setup time                                     -0.09      99.66
  data required time                                                99.66
  --------------------------------------------------------------------------
  data required time                                                99.66
  data arrival time                                                 -2.00
  --------------------------------------------------------------------------
  slack (MET)                                                       97.66


  Startpoint: u_UART_TX_Top1/u_Serializer_Top/u_Counter/Counter_reg[1]
              (rising edge-triggered flip-flop clocked by CLK1)
  Endpoint: u_UART_TX_Top1/u_FSM/Current_State_reg[0]
            (rising edge-triggered flip-flop clocked by CLK1)
  Path Group: CLK1
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  UART               tsmc13_wl10           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK1 (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_UART_TX_Top1/u_Serializer_Top/u_Counter/Counter_reg[1]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  u_UART_TX_Top1/u_Serializer_Top/u_Counter/Counter_reg[1]/Q (DFFRQX2M)
                                                          0.38       0.38 f
  u_UART_TX_Top1/u_Serializer_Top/u_Counter/U7/Y (AND3X2M)
                                                          0.19       0.56 f
  u_UART_TX_Top1/u_Serializer_Top/u_Counter/Finish (Counter)
                                                          0.00       0.56 f
  u_UART_TX_Top1/u_Serializer_Top/Ser_Done (Serializer_Top)
                                                          0.00       0.56 f
  u_UART_TX_Top1/u_FSM/Ser_done (FSM)                     0.00       0.56 f
  u_UART_TX_Top1/u_FSM/U11/Y (AND2X2M)                    0.14       0.71 f
  u_UART_TX_Top1/u_FSM/U9/Y (OAI2BB2X1M)                  0.21       0.92 r
  u_UART_TX_Top1/u_FSM/Current_State_reg[0]/D (DFFRX1M)
                                                          0.00       0.92 r
  data arrival time                                                  0.92

  clock CLK1 (rise edge)                                100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.25      99.75
  u_UART_TX_Top1/u_FSM/Current_State_reg[0]/CK (DFFRX1M)
                                                          0.00      99.75 r
  library setup time                                     -0.14      99.61
  data required time                                                99.61
  --------------------------------------------------------------------------
  data required time                                                99.61
  data arrival time                                                 -0.92
  --------------------------------------------------------------------------
  slack (MET)                                                       98.70


  Startpoint: u_UART_TX_Top1/u_Serializer_Top/u_Counter/Counter_reg[1]
              (rising edge-triggered flip-flop clocked by CLK1)
  Endpoint: u_UART_TX_Top1/u_FSM/Current_State_reg[1]
            (rising edge-triggered flip-flop clocked by CLK1)
  Path Group: CLK1
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  UART               tsmc13_wl10           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK1 (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_UART_TX_Top1/u_Serializer_Top/u_Counter/Counter_reg[1]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  u_UART_TX_Top1/u_Serializer_Top/u_Counter/Counter_reg[1]/Q (DFFRQX2M)
                                                          0.38       0.38 f
  u_UART_TX_Top1/u_Serializer_Top/u_Counter/U7/Y (AND3X2M)
                                                          0.19       0.56 f
  u_UART_TX_Top1/u_Serializer_Top/u_Counter/Finish (Counter)
                                                          0.00       0.56 f
  u_UART_TX_Top1/u_Serializer_Top/Ser_Done (Serializer_Top)
                                                          0.00       0.56 f
  u_UART_TX_Top1/u_FSM/Ser_done (FSM)                     0.00       0.56 f
  u_UART_TX_Top1/u_FSM/U11/Y (AND2X2M)                    0.14       0.71 f
  u_UART_TX_Top1/u_FSM/U10/Y (AOI2B1X1M)                  0.20       0.90 r
  u_UART_TX_Top1/u_FSM/Current_State_reg[1]/D (DFFRX1M)
                                                          0.00       0.90 r
  data arrival time                                                  0.90

  clock CLK1 (rise edge)                                100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.25      99.75
  u_UART_TX_Top1/u_FSM/Current_State_reg[1]/CK (DFFRX1M)
                                                          0.00      99.75 r
  library setup time                                     -0.14      99.61
  data required time                                                99.61
  --------------------------------------------------------------------------
  data required time                                                99.61
  data arrival time                                                 -0.90
  --------------------------------------------------------------------------
  slack (MET)                                                       98.71


  Startpoint: RX_IN_S (input port clocked by RXCLK)
  Endpoint: RX_OUT_V (output port clocked by RXCLK)
  Path Group: INOUT
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  UART               tsmc13_wl10           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock RXCLK (rise edge)                  0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                    20.00      20.00 r
  RX_IN_S (in)                             0.13      20.13 r
  u_RX1/RX_IN_Top (RX)                     0.00      20.13 r
  u_RX1/u_FSM/RX_IN (RX_FSM)               0.00      20.13 r
  u_RX1/u_FSM/U32/Y (OR4X1M)               0.17      20.29 r
  u_RX1/u_FSM/U31/Y (OAI221X1M)            0.24      20.53 f
  u_RX1/u_FSM/U6/Y (NOR4BXLM)              0.54      21.07 r
  u_RX1/u_FSM/data_valid (RX_FSM)          0.00      21.07 r
  u_RX1/Data_Valid_Top (RX)                0.00      21.07 r
  U3/Y (CLKINVX1M)                         0.47      21.55 f
  U4/Y (CLKINVX40M)                        9.79      31.34 r
  RX_OUT_V (out)                           0.00      31.34 r
  data arrival time                                  31.34

  clock RXCLK (rise edge)                100.00     100.00
  clock network delay (ideal)              0.00     100.00
  clock uncertainty                       -0.25      99.75
  output external delay                  -20.00      79.75
  data required time                                 79.75
  -----------------------------------------------------------
  data required time                                 79.75
  data arrival time                                 -31.34
  -----------------------------------------------------------
  slack (MET)                                        48.41


  Startpoint: Prescale[3]
              (input port clocked by RXCLK)
  Endpoint: u_RX1/u_Deserializer/Data_reg[1]
            (rising edge-triggered flip-flop clocked by RXCLK)
  Path Group: INREG
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  UART               tsmc13_wl10           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RXCLK (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   20.00      20.00 f
  Prescale[3] (in)                                        0.19      20.19 f
  u_RX1/Prescale_Top[3] (RX)                              0.00      20.19 f
  u_RX1/u_FSM/Prescale[0] (RX_FSM)                        0.00      20.19 f
  u_RX1/u_FSM/U16/Y (CLKINVX1M)                           0.18      20.37 r
  u_RX1/u_FSM/U15/Y (OAI211X1M)                           0.16      20.53 f
  u_RX1/u_FSM/U13/Y (OAI211X1M)                           0.16      20.69 r
  u_RX1/u_FSM/U12/Y (CLKINVX1M)                           0.35      21.05 f
  u_RX1/u_FSM/U11/Y (NOR2X1M)                             0.43      21.48 r
  u_RX1/u_FSM/deser_en (RX_FSM)                           0.00      21.48 r
  u_RX1/u_Deserializer/deser_en (Deserializer)            0.00      21.48 r
  u_RX1/u_Deserializer/U24/Y (NAND2BX2M)                  0.26      21.74 f
  u_RX1/u_Deserializer/U21/Y (NAND2BX2M)                  0.30      22.04 f
  u_RX1/u_Deserializer/U12/Y (OAI21BXLM)                  0.37      22.41 r
  u_RX1/u_Deserializer/Data_reg[1]/D (DFFRHQX1M)          0.00      22.41 r
  data arrival time                                                 22.41

  clock RXCLK (rise edge)                               100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.25      99.75
  u_RX1/u_Deserializer/Data_reg[1]/CK (DFFRHQX1M)         0.00      99.75 r
  library setup time                                     -0.14      99.61
  data required time                                                99.61
  --------------------------------------------------------------------------
  data required time                                                99.61
  data arrival time                                                -22.41
  --------------------------------------------------------------------------
  slack (MET)                                                       77.20


  Startpoint: Prescale[3]
              (input port clocked by RXCLK)
  Endpoint: u_RX1/u_Deserializer/Data_reg[2]
            (rising edge-triggered flip-flop clocked by RXCLK)
  Path Group: INREG
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  UART               tsmc13_wl10           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RXCLK (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   20.00      20.00 f
  Prescale[3] (in)                                        0.19      20.19 f
  u_RX1/Prescale_Top[3] (RX)                              0.00      20.19 f
  u_RX1/u_FSM/Prescale[0] (RX_FSM)                        0.00      20.19 f
  u_RX1/u_FSM/U16/Y (CLKINVX1M)                           0.18      20.37 r
  u_RX1/u_FSM/U15/Y (OAI211X1M)                           0.16      20.53 f
  u_RX1/u_FSM/U13/Y (OAI211X1M)                           0.16      20.69 r
  u_RX1/u_FSM/U12/Y (CLKINVX1M)                           0.35      21.05 f
  u_RX1/u_FSM/U11/Y (NOR2X1M)                             0.43      21.48 r
  u_RX1/u_FSM/deser_en (RX_FSM)                           0.00      21.48 r
  u_RX1/u_Deserializer/deser_en (Deserializer)            0.00      21.48 r
  u_RX1/u_Deserializer/U24/Y (NAND2BX2M)                  0.26      21.74 f
  u_RX1/u_Deserializer/U21/Y (NAND2BX2M)                  0.30      22.04 f
  u_RX1/u_Deserializer/U14/Y (OAI21BXLM)                  0.37      22.41 r
  u_RX1/u_Deserializer/Data_reg[2]/D (DFFRHQX1M)          0.00      22.41 r
  data arrival time                                                 22.41

  clock RXCLK (rise edge)                               100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.25      99.75
  u_RX1/u_Deserializer/Data_reg[2]/CK (DFFRHQX1M)         0.00      99.75 r
  library setup time                                     -0.14      99.61
  data required time                                                99.61
  --------------------------------------------------------------------------
  data required time                                                99.61
  data arrival time                                                -22.41
  --------------------------------------------------------------------------
  slack (MET)                                                       77.20


  Startpoint: Prescale[3]
              (input port clocked by RXCLK)
  Endpoint: u_RX1/u_Deserializer/Data_reg[5]
            (rising edge-triggered flip-flop clocked by RXCLK)
  Path Group: INREG
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  UART               tsmc13_wl10           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RXCLK (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   20.00      20.00 f
  Prescale[3] (in)                                        0.19      20.19 f
  u_RX1/Prescale_Top[3] (RX)                              0.00      20.19 f
  u_RX1/u_FSM/Prescale[0] (RX_FSM)                        0.00      20.19 f
  u_RX1/u_FSM/U16/Y (CLKINVX1M)                           0.18      20.37 r
  u_RX1/u_FSM/U15/Y (OAI211X1M)                           0.16      20.53 f
  u_RX1/u_FSM/U13/Y (OAI211X1M)                           0.16      20.69 r
  u_RX1/u_FSM/U12/Y (CLKINVX1M)                           0.35      21.05 f
  u_RX1/u_FSM/U11/Y (NOR2X1M)                             0.43      21.48 r
  u_RX1/u_FSM/deser_en (RX_FSM)                           0.00      21.48 r
  u_RX1/u_Deserializer/deser_en (Deserializer)            0.00      21.48 r
  u_RX1/u_Deserializer/U23/Y (NAND2X2M)                   0.26      21.74 f
  u_RX1/u_Deserializer/U20/Y (NAND2BX2M)                  0.30      22.04 f
  u_RX1/u_Deserializer/U8/Y (OAI21BXLM)                   0.35      22.39 r
  u_RX1/u_Deserializer/Data_reg[5]/D (DFFRHQX1M)          0.00      22.39 r
  data arrival time                                                 22.39

  clock RXCLK (rise edge)                               100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.25      99.75
  u_RX1/u_Deserializer/Data_reg[5]/CK (DFFRHQX1M)         0.00      99.75 r
  library setup time                                     -0.14      99.61
  data required time                                                99.61
  --------------------------------------------------------------------------
  data required time                                                99.61
  data arrival time                                                -22.39
  --------------------------------------------------------------------------
  slack (MET)                                                       77.22


  Startpoint: Prescale[3]
              (input port clocked by RXCLK)
  Endpoint: u_RX1/u_Deserializer/Data_reg[6]
            (rising edge-triggered flip-flop clocked by RXCLK)
  Path Group: INREG
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  UART               tsmc13_wl10           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RXCLK (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   20.00      20.00 f
  Prescale[3] (in)                                        0.19      20.19 f
  u_RX1/Prescale_Top[3] (RX)                              0.00      20.19 f
  u_RX1/u_FSM/Prescale[0] (RX_FSM)                        0.00      20.19 f
  u_RX1/u_FSM/U16/Y (CLKINVX1M)                           0.18      20.37 r
  u_RX1/u_FSM/U15/Y (OAI211X1M)                           0.16      20.53 f
  u_RX1/u_FSM/U13/Y (OAI211X1M)                           0.16      20.69 r
  u_RX1/u_FSM/U12/Y (CLKINVX1M)                           0.35      21.05 f
  u_RX1/u_FSM/U11/Y (NOR2X1M)                             0.43      21.48 r
  u_RX1/u_FSM/deser_en (RX_FSM)                           0.00      21.48 r
  u_RX1/u_Deserializer/deser_en (Deserializer)            0.00      21.48 r
  u_RX1/u_Deserializer/U23/Y (NAND2X2M)                   0.26      21.74 f
  u_RX1/u_Deserializer/U20/Y (NAND2BX2M)                  0.30      22.04 f
  u_RX1/u_Deserializer/U10/Y (OAI21BXLM)                  0.35      22.39 r
  u_RX1/u_Deserializer/Data_reg[6]/D (DFFRHQX1M)          0.00      22.39 r
  data arrival time                                                 22.39

  clock RXCLK (rise edge)                               100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.25      99.75
  u_RX1/u_Deserializer/Data_reg[6]/CK (DFFRHQX1M)         0.00      99.75 r
  library setup time                                     -0.14      99.61
  data required time                                                99.61
  --------------------------------------------------------------------------
  data required time                                                99.61
  data arrival time                                                -22.39
  --------------------------------------------------------------------------
  slack (MET)                                                       77.22


  Startpoint: Prescale[3]
              (input port clocked by RXCLK)
  Endpoint: u_RX1/u_Deserializer/Data_reg[3]
            (rising edge-triggered flip-flop clocked by RXCLK)
  Path Group: INREG
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  UART               tsmc13_wl10           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RXCLK (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   20.00      20.00 f
  Prescale[3] (in)                                        0.19      20.19 f
  u_RX1/Prescale_Top[3] (RX)                              0.00      20.19 f
  u_RX1/u_FSM/Prescale[0] (RX_FSM)                        0.00      20.19 f
  u_RX1/u_FSM/U16/Y (CLKINVX1M)                           0.18      20.37 r
  u_RX1/u_FSM/U15/Y (OAI211X1M)                           0.16      20.53 f
  u_RX1/u_FSM/U13/Y (OAI211X1M)                           0.16      20.69 r
  u_RX1/u_FSM/U12/Y (CLKINVX1M)                           0.35      21.05 f
  u_RX1/u_FSM/U11/Y (NOR2X1M)                             0.43      21.48 r
  u_RX1/u_FSM/deser_en (RX_FSM)                           0.00      21.48 r
  u_RX1/u_Deserializer/deser_en (Deserializer)            0.00      21.48 r
  u_RX1/u_Deserializer/U24/Y (NAND2BX2M)                  0.26      21.74 f
  u_RX1/u_Deserializer/U21/Y (NAND2BX2M)                  0.30      22.04 f
  u_RX1/u_Deserializer/U16/Y (OAI21BX1M)                  0.26      22.30 r
  u_RX1/u_Deserializer/Data_reg[3]/D (DFFRX1M)            0.00      22.30 r
  data arrival time                                                 22.30

  clock RXCLK (rise edge)                               100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.25      99.75
  u_RX1/u_Deserializer/Data_reg[3]/CK (DFFRX1M)           0.00      99.75 r
  library setup time                                     -0.14      99.61
  data required time                                                99.61
  --------------------------------------------------------------------------
  data required time                                                99.61
  data arrival time                                                -22.30
  --------------------------------------------------------------------------
  slack (MET)                                                       77.32


  Startpoint: Prescale[3]
              (input port clocked by RXCLK)
  Endpoint: u_RX1/u_Deserializer/Data_reg[0]
            (rising edge-triggered flip-flop clocked by RXCLK)
  Path Group: INREG
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  UART               tsmc13_wl10           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RXCLK (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   20.00      20.00 f
  Prescale[3] (in)                                        0.19      20.19 f
  u_RX1/Prescale_Top[3] (RX)                              0.00      20.19 f
  u_RX1/u_FSM/Prescale[0] (RX_FSM)                        0.00      20.19 f
  u_RX1/u_FSM/U16/Y (CLKINVX1M)                           0.18      20.37 r
  u_RX1/u_FSM/U15/Y (OAI211X1M)                           0.16      20.53 f
  u_RX1/u_FSM/U13/Y (OAI211X1M)                           0.16      20.69 r
  u_RX1/u_FSM/U12/Y (CLKINVX1M)                           0.35      21.05 f
  u_RX1/u_FSM/U11/Y (NOR2X1M)                             0.43      21.48 r
  u_RX1/u_FSM/deser_en (RX_FSM)                           0.00      21.48 r
  u_RX1/u_Deserializer/deser_en (Deserializer)            0.00      21.48 r
  u_RX1/u_Deserializer/U24/Y (NAND2BX2M)                  0.26      21.74 f
  u_RX1/u_Deserializer/U21/Y (NAND2BX2M)                  0.30      22.04 f
  u_RX1/u_Deserializer/U4/Y (OAI21BX1M)                   0.25      22.29 r
  u_RX1/u_Deserializer/Data_reg[0]/D (DFFRHQX1M)          0.00      22.29 r
  data arrival time                                                 22.29

  clock RXCLK (rise edge)                               100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.25      99.75
  u_RX1/u_Deserializer/Data_reg[0]/CK (DFFRHQX1M)         0.00      99.75 r
  library setup time                                     -0.13      99.62
  data required time                                                99.62
  --------------------------------------------------------------------------
  data required time                                                99.62
  data arrival time                                                -22.29
  --------------------------------------------------------------------------
  slack (MET)                                                       77.32


  Startpoint: Prescale[3]
              (input port clocked by RXCLK)
  Endpoint: u_RX1/u_Deserializer/Data_reg[4]
            (rising edge-triggered flip-flop clocked by RXCLK)
  Path Group: INREG
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  UART               tsmc13_wl10           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RXCLK (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   20.00      20.00 f
  Prescale[3] (in)                                        0.19      20.19 f
  u_RX1/Prescale_Top[3] (RX)                              0.00      20.19 f
  u_RX1/u_FSM/Prescale[0] (RX_FSM)                        0.00      20.19 f
  u_RX1/u_FSM/U16/Y (CLKINVX1M)                           0.18      20.37 r
  u_RX1/u_FSM/U15/Y (OAI211X1M)                           0.16      20.53 f
  u_RX1/u_FSM/U13/Y (OAI211X1M)                           0.16      20.69 r
  u_RX1/u_FSM/U12/Y (CLKINVX1M)                           0.35      21.05 f
  u_RX1/u_FSM/U11/Y (NOR2X1M)                             0.43      21.48 r
  u_RX1/u_FSM/deser_en (RX_FSM)                           0.00      21.48 r
  u_RX1/u_Deserializer/deser_en (Deserializer)            0.00      21.48 r
  u_RX1/u_Deserializer/U23/Y (NAND2X2M)                   0.26      21.74 f
  u_RX1/u_Deserializer/U20/Y (NAND2BX2M)                  0.30      22.04 f
  u_RX1/u_Deserializer/U5/Y (OAI21BX1M)                   0.25      22.29 r
  u_RX1/u_Deserializer/Data_reg[4]/D (DFFRHQX1M)          0.00      22.29 r
  data arrival time                                                 22.29

  clock RXCLK (rise edge)                               100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.25      99.75
  u_RX1/u_Deserializer/Data_reg[4]/CK (DFFRHQX1M)         0.00      99.75 r
  library setup time                                     -0.13      99.62
  data required time                                                99.62
  --------------------------------------------------------------------------
  data required time                                                99.62
  data arrival time                                                -22.29
  --------------------------------------------------------------------------
  slack (MET)                                                       77.33


  Startpoint: Prescale[3]
              (input port clocked by RXCLK)
  Endpoint: u_RX1/u_Deserializer/Data_reg[7]
            (rising edge-triggered flip-flop clocked by RXCLK)
  Path Group: INREG
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  UART               tsmc13_wl10           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RXCLK (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   20.00      20.00 f
  Prescale[3] (in)                                        0.19      20.19 f
  u_RX1/Prescale_Top[3] (RX)                              0.00      20.19 f
  u_RX1/u_FSM/Prescale[0] (RX_FSM)                        0.00      20.19 f
  u_RX1/u_FSM/U16/Y (CLKINVX1M)                           0.18      20.37 r
  u_RX1/u_FSM/U15/Y (OAI211X1M)                           0.16      20.53 f
  u_RX1/u_FSM/U13/Y (OAI211X1M)                           0.16      20.69 r
  u_RX1/u_FSM/U12/Y (CLKINVX1M)                           0.35      21.05 f
  u_RX1/u_FSM/U11/Y (NOR2X1M)                             0.43      21.48 r
  u_RX1/u_FSM/deser_en (RX_FSM)                           0.00      21.48 r
  u_RX1/u_Deserializer/deser_en (Deserializer)            0.00      21.48 r
  u_RX1/u_Deserializer/U23/Y (NAND2X2M)                   0.26      21.74 f
  u_RX1/u_Deserializer/U20/Y (NAND2BX2M)                  0.30      22.04 f
  u_RX1/u_Deserializer/U18/Y (OAI21BX1M)                  0.25      22.28 r
  u_RX1/u_Deserializer/Data_reg[7]/D (DFFRX1M)            0.00      22.28 r
  data arrival time                                                 22.28

  clock RXCLK (rise edge)                               100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.25      99.75
  u_RX1/u_Deserializer/Data_reg[7]/CK (DFFRX1M)           0.00      99.75 r
  library setup time                                     -0.14      99.61
  data required time                                                99.61
  --------------------------------------------------------------------------
  data required time                                                99.61
  data arrival time                                                -22.28
  --------------------------------------------------------------------------
  slack (MET)                                                       77.33


  Startpoint: Prescale[0]
              (input port clocked by RXCLK)
  Endpoint: u_RX1/u_Counter_Unit/u_Edge_Bit_Counter/finish_reg
            (rising edge-triggered flip-flop clocked by RXCLK)
  Path Group: INREG
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  UART               tsmc13_wl10           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RXCLK (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   20.00      20.00 f
  Prescale[0] (in)                                        0.09      20.09 f
  u_RX1/Prescale_Top[0] (RX)                              0.00      20.09 f
  u_RX1/u_Counter_Unit/Prescale[0] (Counter_Unit)         0.00      20.09 f
  u_RX1/u_Counter_Unit/u_Edge_Bit_Counter/Prescale[0] (Edge_Bit_Counter)
                                                          0.00      20.09 f
  u_RX1/u_Counter_Unit/u_Edge_Bit_Counter/U6/Y (INVX2M)
                                                          0.18      20.26 r
  u_RX1/u_Counter_Unit/u_Edge_Bit_Counter/U14/Y (NAND2BX1M)
                                                          0.23      20.50 f
  u_RX1/u_Counter_Unit/u_Edge_Bit_Counter/U16/Y (OR2X1M)
                                                          0.38      20.87 f
  u_RX1/u_Counter_Unit/u_Edge_Bit_Counter/U19/Y (NOR3X1M)
                                                          0.51      21.38 r
  u_RX1/u_Counter_Unit/u_Edge_Bit_Counter/U21/Y (NAND2BX1M)
                                                          0.15      21.53 r
  u_RX1/u_Counter_Unit/u_Edge_Bit_Counter/U27/Y (CLKXOR2X2M)
                                                          0.19      21.72 f
  u_RX1/u_Counter_Unit/u_Edge_Bit_Counter/U30/Y (NOR4X1M)
                                                          0.28      22.00 r
  u_RX1/u_Counter_Unit/u_Edge_Bit_Counter/finish_reg/D (DFFRQX1M)
                                                          0.00      22.00 r
  data arrival time                                                 22.00

  clock RXCLK (rise edge)                               100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.25      99.75
  u_RX1/u_Counter_Unit/u_Edge_Bit_Counter/finish_reg/CK (DFFRQX1M)
                                                          0.00      99.75 r
  library setup time                                     -0.19      99.56
  data required time                                                99.56
  --------------------------------------------------------------------------
  data required time                                                99.56
  data arrival time                                                -22.00
  --------------------------------------------------------------------------
  slack (MET)                                                       77.56


  Startpoint: Prescale[3]
              (input port clocked by RXCLK)
  Endpoint: u_RX1/u_Stop_Check/stop_err_reg
            (rising edge-triggered flip-flop clocked by RXCLK)
  Path Group: INREG
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  UART               tsmc13_wl10           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RXCLK (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   20.00      20.00 f
  Prescale[3] (in)                                        0.19      20.19 f
  u_RX1/Prescale_Top[3] (RX)                              0.00      20.19 f
  u_RX1/u_FSM/Prescale[0] (RX_FSM)                        0.00      20.19 f
  u_RX1/u_FSM/U16/Y (CLKINVX1M)                           0.18      20.37 r
  u_RX1/u_FSM/U15/Y (OAI211X1M)                           0.16      20.53 f
  u_RX1/u_FSM/U13/Y (OAI211X1M)                           0.16      20.69 r
  u_RX1/u_FSM/U12/Y (CLKINVX1M)                           0.35      21.05 f
  u_RX1/u_FSM/U5/Y (NOR3BX2M)                             0.46      21.51 r
  u_RX1/u_FSM/stop_check_en (RX_FSM)                      0.00      21.51 r
  u_RX1/u_Stop_Check/stop_check_en (Stop_Check)           0.00      21.51 r
  u_RX1/u_Stop_Check/U4/Y (INVXLM)                        0.16      21.66 f
  u_RX1/u_Stop_Check/U3/Y (AOI2B1X1M)                     0.22      21.88 r
  u_RX1/u_Stop_Check/stop_err_reg/D (DFFRQX1M)            0.00      21.88 r
  data arrival time                                                 21.88

  clock RXCLK (rise edge)                               100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.25      99.75
  u_RX1/u_Stop_Check/stop_err_reg/CK (DFFRQX1M)           0.00      99.75 r
  library setup time                                     -0.18      99.57
  data required time                                                99.57
  --------------------------------------------------------------------------
  data required time                                                99.57
  data arrival time                                                -21.88
  --------------------------------------------------------------------------
  slack (MET)                                                       77.69


  Startpoint: u_RX1/u_FSM/CurrentState_reg[0]
              (rising edge-triggered flip-flop clocked by RXCLK)
  Endpoint: RX_OUT_V (output port clocked by RXCLK)
  Path Group: REGOUT
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  UART               tsmc13_wl10           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RXCLK (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_RX1/u_FSM/CurrentState_reg[0]/CK (DFFRQX1M)           0.00       0.00 r
  u_RX1/u_FSM/CurrentState_reg[0]/Q (DFFRQX1M)            0.51       0.51 r
  u_RX1/u_FSM/U36/Y (NOR2BX1M)                            0.48       0.99 r
  u_RX1/u_FSM/U34/Y (CLKNAND2X2M)                         0.54       1.53 f
  u_RX1/u_FSM/U21/Y (CLKINVX1M)                           0.35       1.88 r
  u_RX1/u_FSM/bits_counter_en (RX_FSM)                    0.00       1.88 r
  u_RX1/u_Counter_Unit/Data_enable (Counter_Unit)         0.00       1.88 r
  u_RX1/u_Counter_Unit/U1/Y (AND2X2M)                     0.19       2.07 r
  u_RX1/u_Counter_Unit/u_Bits_Counter/enable (Bits_Counter)
                                                          0.00       2.07 r
  u_RX1/u_Counter_Unit/u_Bits_Counter/U4/Y (NAND2X2M)     0.17       2.24 f
  u_RX1/u_Counter_Unit/u_Bits_Counter/U3/Y (NOR3BX2M)     0.39       2.63 r
  u_RX1/u_Counter_Unit/u_Bits_Counter/finish (Bits_Counter)
                                                          0.00       2.63 r
  u_RX1/u_Counter_Unit/Finish_data (Counter_Unit)         0.00       2.63 r
  u_RX1/u_FSM/data_finish_flag (RX_FSM)                   0.00       2.63 r
  u_RX1/u_FSM/U31/Y (OAI221X1M)                           0.29       2.93 f
  u_RX1/u_FSM/U6/Y (NOR4BXLM)                             0.54       3.47 r
  u_RX1/u_FSM/data_valid (RX_FSM)                         0.00       3.47 r
  u_RX1/Data_Valid_Top (RX)                               0.00       3.47 r
  U3/Y (CLKINVX1M)                                        0.47       3.94 f
  U4/Y (CLKINVX40M)                                       9.79      13.73 r
  RX_OUT_V (out)                                          0.00      13.73 r
  data arrival time                                                 13.73

  clock RXCLK (rise edge)                               100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.25      99.75
  output external delay                                 -20.00      79.75
  data required time                                                79.75
  --------------------------------------------------------------------------
  data required time                                                79.75
  data arrival time                                                -13.73
  --------------------------------------------------------------------------
  slack (MET)                                                       66.02


  Startpoint: u_UART_TX_Top1/u_FSM/Current_State_reg[0]
              (rising edge-triggered flip-flop clocked by CLK1)
  Endpoint: TX_OUT_V (output port clocked by CLK1)
  Path Group: REGOUT
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  UART               tsmc13_wl10           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK1 (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_UART_TX_Top1/u_FSM/Current_State_reg[0]/CK (DFFRX1M)
                                                          0.00       0.00 r
  u_UART_TX_Top1/u_FSM/Current_State_reg[0]/QN (DFFRX1M)
                                                          0.54       0.54 r
  u_UART_TX_Top1/u_FSM/U7/Y (CLKXOR2X2M)                  0.30       0.84 r
  u_UART_TX_Top1/u_FSM/U8/Y (NAND2X2M)                    0.12       0.96 f
  u_UART_TX_Top1/u_FSM/U5/Y (NAND2XLM)                    0.17       1.13 r
  u_UART_TX_Top1/u_FSM/U3/Y (CLKINVX1M)                   0.36       1.48 f
  u_UART_TX_Top1/u_FSM/U4/Y (CLKINVX40M)                  9.78      11.27 r
  u_UART_TX_Top1/u_FSM/Busy (FSM)                         0.00      11.27 r
  u_UART_TX_Top1/Busy_UART (UART_TX_Top)                  0.00      11.27 r
  TX_OUT_V (out)                                          0.00      11.27 r
  data arrival time                                                 11.27

  clock CLK1 (rise edge)                                100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.25      99.75
  output external delay                                 -20.00      79.75
  data required time                                                79.75
  --------------------------------------------------------------------------
  data required time                                                79.75
  data arrival time                                                -11.27
  --------------------------------------------------------------------------
  slack (MET)                                                       68.48


  Startpoint: u_UART_TX_Top1/u_FSM/Current_State_reg[0]
              (rising edge-triggered flip-flop clocked by CLK1)
  Endpoint: TX_OUT_S (output port clocked by CLK1)
  Path Group: REGOUT
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  UART               tsmc13_wl10           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK1 (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_UART_TX_Top1/u_FSM/Current_State_reg[0]/CK (DFFRX1M)
                                                          0.00       0.00 r
  u_UART_TX_Top1/u_FSM/Current_State_reg[0]/QN (DFFRX1M)
                                                          0.54       0.54 r
  u_UART_TX_Top1/u_FSM/Mux_Sel[0] (FSM)                   0.00       0.54 r
  u_UART_TX_Top1/u_Mux_4/Mux_Sel[0] (Mux_4)               0.00       0.54 r
  u_UART_TX_Top1/u_Mux_4/U3/Y (INVX2M)                    0.14       0.68 f
  u_UART_TX_Top1/u_Mux_4/U6/Y (OAI21XLM)                  0.33       1.01 r
  u_UART_TX_Top1/u_Mux_4/TX_Out (Mux_4)                   0.00       1.01 r
  u_UART_TX_Top1/TX_Out_UART (UART_TX_Top)                0.00       1.01 r
  U1/Y (CLKINVX1M)                                        0.42       1.43 f
  U2/Y (CLKINVX40M)                                       9.79      11.21 r
  TX_OUT_S (out)                                          0.00      11.21 r
  data arrival time                                                 11.21

  clock CLK1 (rise edge)                                100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.25      99.75
  output external delay                                 -20.00      79.75
  data required time                                                79.75
  --------------------------------------------------------------------------
  data required time                                                79.75
  data arrival time                                                -11.21
  --------------------------------------------------------------------------
  slack (MET)                                                       68.54


  Startpoint: u_RX1/u_Deserializer/Data_reg[7]
              (rising edge-triggered flip-flop clocked by RXCLK)
  Endpoint: RX_OUT_P[7]
            (output port clocked by RXCLK)
  Path Group: REGOUT
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  UART               tsmc13_wl10           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RXCLK (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_RX1/u_Deserializer/Data_reg[7]/CK (DFFRX1M)           0.00       0.00 r
  u_RX1/u_Deserializer/Data_reg[7]/QN (DFFRX1M)           0.26       0.26 f
  u_RX1/u_Deserializer/U3/Y (INVX2M)                      0.09       0.35 r
  u_RX1/u_Deserializer/Data[7] (Deserializer)             0.00       0.35 r
  u_RX1/U16/Y (CLKINVX1M)                                 0.39       0.74 f
  u_RX1/U18/Y (CLKINVX40M)                                9.80      10.54 r
  u_RX1/P_Data_Top[7] (RX)                                0.00      10.54 r
  RX_OUT_P[7] (out)                                       0.00      10.54 r
  data arrival time                                                 10.54

  clock RXCLK (rise edge)                               100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.25      99.75
  output external delay                                 -20.00      79.75
  data required time                                                79.75
  --------------------------------------------------------------------------
  data required time                                                79.75
  data arrival time                                                -10.54
  --------------------------------------------------------------------------
  slack (MET)                                                       69.21


  Startpoint: u_RX1/u_Deserializer/Data_reg[3]
              (rising edge-triggered flip-flop clocked by RXCLK)
  Endpoint: RX_OUT_P[3]
            (output port clocked by RXCLK)
  Path Group: REGOUT
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  UART               tsmc13_wl10           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RXCLK (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_RX1/u_Deserializer/Data_reg[3]/CK (DFFRX1M)           0.00       0.00 r
  u_RX1/u_Deserializer/Data_reg[3]/QN (DFFRX1M)           0.26       0.26 f
  u_RX1/u_Deserializer/U2/Y (INVX2M)                      0.09       0.35 r
  u_RX1/u_Deserializer/Data[3] (Deserializer)             0.00       0.35 r
  u_RX1/U13/Y (CLKINVX1M)                                 0.39       0.74 f
  u_RX1/U15/Y (CLKINVX40M)                                9.80      10.54 r
  u_RX1/P_Data_Top[3] (RX)                                0.00      10.54 r
  RX_OUT_P[3] (out)                                       0.00      10.54 r
  data arrival time                                                 10.54

  clock RXCLK (rise edge)                               100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.25      99.75
  output external delay                                 -20.00      79.75
  data required time                                                79.75
  --------------------------------------------------------------------------
  data required time                                                79.75
  data arrival time                                                -10.54
  --------------------------------------------------------------------------
  slack (MET)                                                       69.21


  Startpoint: u_RX1/u_Deserializer/Data_reg[5]
              (rising edge-triggered flip-flop clocked by RXCLK)
  Endpoint: RX_OUT_P[5]
            (output port clocked by RXCLK)
  Path Group: REGOUT
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  UART               tsmc13_wl10           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RXCLK (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_RX1/u_Deserializer/Data_reg[5]/CK (DFFRHQX1M)         0.00       0.00 r
  u_RX1/u_Deserializer/Data_reg[5]/Q (DFFRHQX1M)          0.30       0.30 r
  u_RX1/u_Deserializer/Data[5] (Deserializer)             0.00       0.30 r
  u_RX1/U10/Y (CLKINVX1M)                                 0.42       0.72 f
  u_RX1/U12/Y (CLKINVX40M)                                9.80      10.52 r
  u_RX1/P_Data_Top[5] (RX)                                0.00      10.52 r
  RX_OUT_P[5] (out)                                       0.00      10.52 r
  data arrival time                                                 10.52

  clock RXCLK (rise edge)                               100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.25      99.75
  output external delay                                 -20.00      79.75
  data required time                                                79.75
  --------------------------------------------------------------------------
  data required time                                                79.75
  data arrival time                                                -10.52
  --------------------------------------------------------------------------
  slack (MET)                                                       69.23


  Startpoint: u_RX1/u_Deserializer/Data_reg[4]
              (rising edge-triggered flip-flop clocked by RXCLK)
  Endpoint: RX_OUT_P[4]
            (output port clocked by RXCLK)
  Path Group: REGOUT
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  UART               tsmc13_wl10           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RXCLK (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_RX1/u_Deserializer/Data_reg[4]/CK (DFFRHQX1M)         0.00       0.00 r
  u_RX1/u_Deserializer/Data_reg[4]/Q (DFFRHQX1M)          0.30       0.30 r
  u_RX1/u_Deserializer/Data[4] (Deserializer)             0.00       0.30 r
  u_RX1/U22/Y (CLKINVX1M)                                 0.42       0.72 f
  u_RX1/U24/Y (CLKINVX40M)                                9.80      10.52 r
  u_RX1/P_Data_Top[4] (RX)                                0.00      10.52 r
  RX_OUT_P[4] (out)                                       0.00      10.52 r
  data arrival time                                                 10.52

  clock RXCLK (rise edge)                               100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.25      99.75
  output external delay                                 -20.00      79.75
  data required time                                                79.75
  --------------------------------------------------------------------------
  data required time                                                79.75
  data arrival time                                                -10.52
  --------------------------------------------------------------------------
  slack (MET)                                                       69.23


  Startpoint: u_RX1/u_Deserializer/Data_reg[2]
              (rising edge-triggered flip-flop clocked by RXCLK)
  Endpoint: RX_OUT_P[2]
            (output port clocked by RXCLK)
  Path Group: REGOUT
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  UART               tsmc13_wl10           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RXCLK (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_RX1/u_Deserializer/Data_reg[2]/CK (DFFRHQX1M)         0.00       0.00 r
  u_RX1/u_Deserializer/Data_reg[2]/Q (DFFRHQX1M)          0.30       0.30 r
  u_RX1/u_Deserializer/Data[2] (Deserializer)             0.00       0.30 r
  u_RX1/U1/Y (CLKINVX1M)                                  0.42       0.72 f
  u_RX1/U3/Y (CLKINVX40M)                                 9.80      10.52 r
  u_RX1/P_Data_Top[2] (RX)                                0.00      10.52 r
  RX_OUT_P[2] (out)                                       0.00      10.52 r
  data arrival time                                                 10.52

  clock RXCLK (rise edge)                               100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.25      99.75
  output external delay                                 -20.00      79.75
  data required time                                                79.75
  --------------------------------------------------------------------------
  data required time                                                79.75
  data arrival time                                                -10.52
  --------------------------------------------------------------------------
  slack (MET)                                                       69.23


  Startpoint: u_RX1/u_Deserializer/Data_reg[1]
              (rising edge-triggered flip-flop clocked by RXCLK)
  Endpoint: RX_OUT_P[1]
            (output port clocked by RXCLK)
  Path Group: REGOUT
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  UART               tsmc13_wl10           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RXCLK (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_RX1/u_Deserializer/Data_reg[1]/CK (DFFRHQX1M)         0.00       0.00 r
  u_RX1/u_Deserializer/Data_reg[1]/Q (DFFRHQX1M)          0.30       0.30 r
  u_RX1/u_Deserializer/Data[1] (Deserializer)             0.00       0.30 r
  u_RX1/U7/Y (CLKINVX1M)                                  0.42       0.72 f
  u_RX1/U9/Y (CLKINVX40M)                                 9.80      10.52 r
  u_RX1/P_Data_Top[1] (RX)                                0.00      10.52 r
  RX_OUT_P[1] (out)                                       0.00      10.52 r
  data arrival time                                                 10.52

  clock RXCLK (rise edge)                               100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.25      99.75
  output external delay                                 -20.00      79.75
  data required time                                                79.75
  --------------------------------------------------------------------------
  data required time                                                79.75
  data arrival time                                                -10.52
  --------------------------------------------------------------------------
  slack (MET)                                                       69.23


  Startpoint: u_RX1/u_Deserializer/Data_reg[0]
              (rising edge-triggered flip-flop clocked by RXCLK)
  Endpoint: RX_OUT_P[0]
            (output port clocked by RXCLK)
  Path Group: REGOUT
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  UART               tsmc13_wl10           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RXCLK (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_RX1/u_Deserializer/Data_reg[0]/CK (DFFRHQX1M)         0.00       0.00 r
  u_RX1/u_Deserializer/Data_reg[0]/Q (DFFRHQX1M)          0.30       0.30 r
  u_RX1/u_Deserializer/Data[0] (Deserializer)             0.00       0.30 r
  u_RX1/U19/Y (CLKINVX1M)                                 0.42       0.72 f
  u_RX1/U21/Y (CLKINVX40M)                                9.80      10.52 r
  u_RX1/P_Data_Top[0] (RX)                                0.00      10.52 r
  RX_OUT_P[0] (out)                                       0.00      10.52 r
  data arrival time                                                 10.52

  clock RXCLK (rise edge)                               100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.25      99.75
  output external delay                                 -20.00      79.75
  data required time                                                79.75
  --------------------------------------------------------------------------
  data required time                                                79.75
  data arrival time                                                -10.52
  --------------------------------------------------------------------------
  slack (MET)                                                       69.23


  Startpoint: u_RX1/u_FSM/CurrentState_reg[0]
              (rising edge-triggered flip-flop clocked by RXCLK)
  Endpoint: u_RX1/u_Counter_Unit/u_Edge_Bit_Counter/edge_cnt_reg[1]
            (rising edge-triggered flip-flop clocked by RXCLK)
  Path Group: RXCLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  UART               tsmc13_wl10           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RXCLK (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_RX1/u_FSM/CurrentState_reg[0]/CK (DFFRQX1M)           0.00       0.00 r
  u_RX1/u_FSM/CurrentState_reg[0]/Q (DFFRQX1M)            0.51       0.51 r
  u_RX1/u_FSM/U36/Y (NOR2BX1M)                            0.48       0.99 r
  u_RX1/u_FSM/U34/Y (CLKNAND2X2M)                         0.54       1.53 f
  u_RX1/u_FSM/U21/Y (CLKINVX1M)                           0.35       1.88 r
  u_RX1/u_FSM/bits_counter_en (RX_FSM)                    0.00       1.88 r
  u_RX1/u_Counter_Unit/Data_enable (Counter_Unit)         0.00       1.88 r
  u_RX1/u_Counter_Unit/U1/Y (AND2X2M)                     0.19       2.07 r
  u_RX1/u_Counter_Unit/u_Bits_Counter/enable (Bits_Counter)
                                                          0.00       2.07 r
  u_RX1/u_Counter_Unit/u_Bits_Counter/U4/Y (NAND2X2M)     0.17       2.24 f
  u_RX1/u_Counter_Unit/u_Bits_Counter/U3/Y (NOR3BX2M)     0.39       2.63 r
  u_RX1/u_Counter_Unit/u_Bits_Counter/finish (Bits_Counter)
                                                          0.00       2.63 r
  u_RX1/u_Counter_Unit/Finish_data (Counter_Unit)         0.00       2.63 r
  u_RX1/u_FSM/data_finish_flag (RX_FSM)                   0.00       2.63 r
  u_RX1/u_FSM/U31/Y (OAI221X1M)                           0.29       2.93 f
  u_RX1/u_FSM/U23/Y (CLKINVX1M)                           0.27       3.20 r
  u_RX1/u_FSM/U17/Y (OAI211X1M)                           0.18       3.38 f
  u_RX1/u_FSM/counter_en (RX_FSM)                         0.00       3.38 f
  u_RX1/u_Counter_Unit/enable (Counter_Unit)              0.00       3.38 f
  u_RX1/u_Counter_Unit/u_Edge_Bit_Counter/enable (Edge_Bit_Counter)
                                                          0.00       3.38 f
  u_RX1/u_Counter_Unit/u_Edge_Bit_Counter/U7/Y (NAND2BX2M)
                                                          0.34       3.72 r
  u_RX1/u_Counter_Unit/u_Edge_Bit_Counter/U5/Y (NOR2BX2M)
                                                          0.09       3.81 f
  u_RX1/u_Counter_Unit/u_Edge_Bit_Counter/edge_cnt_reg[1]/D (DFFRHQX4M)
                                                          0.00       3.81 f
  data arrival time                                                  3.81

  clock RXCLK (rise edge)                               100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.25      99.75
  u_RX1/u_Counter_Unit/u_Edge_Bit_Counter/edge_cnt_reg[1]/CK (DFFRHQX4M)
                                                          0.00      99.75 r
  library setup time                                     -0.11      99.64
  data required time                                                99.64
  --------------------------------------------------------------------------
  data required time                                                99.64
  data arrival time                                                 -3.81
  --------------------------------------------------------------------------
  slack (MET)                                                       95.83


  Startpoint: u_RX1/u_FSM/CurrentState_reg[0]
              (rising edge-triggered flip-flop clocked by RXCLK)
  Endpoint: u_RX1/u_Counter_Unit/u_Edge_Bit_Counter/edge_cnt_reg[0]
            (rising edge-triggered flip-flop clocked by RXCLK)
  Path Group: RXCLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  UART               tsmc13_wl10           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RXCLK (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_RX1/u_FSM/CurrentState_reg[0]/CK (DFFRQX1M)           0.00       0.00 r
  u_RX1/u_FSM/CurrentState_reg[0]/Q (DFFRQX1M)            0.51       0.51 r
  u_RX1/u_FSM/U36/Y (NOR2BX1M)                            0.48       0.99 r
  u_RX1/u_FSM/U34/Y (CLKNAND2X2M)                         0.54       1.53 f
  u_RX1/u_FSM/U21/Y (CLKINVX1M)                           0.35       1.88 r
  u_RX1/u_FSM/bits_counter_en (RX_FSM)                    0.00       1.88 r
  u_RX1/u_Counter_Unit/Data_enable (Counter_Unit)         0.00       1.88 r
  u_RX1/u_Counter_Unit/U1/Y (AND2X2M)                     0.19       2.07 r
  u_RX1/u_Counter_Unit/u_Bits_Counter/enable (Bits_Counter)
                                                          0.00       2.07 r
  u_RX1/u_Counter_Unit/u_Bits_Counter/U4/Y (NAND2X2M)     0.17       2.24 f
  u_RX1/u_Counter_Unit/u_Bits_Counter/U3/Y (NOR3BX2M)     0.39       2.63 r
  u_RX1/u_Counter_Unit/u_Bits_Counter/finish (Bits_Counter)
                                                          0.00       2.63 r
  u_RX1/u_Counter_Unit/Finish_data (Counter_Unit)         0.00       2.63 r
  u_RX1/u_FSM/data_finish_flag (RX_FSM)                   0.00       2.63 r
  u_RX1/u_FSM/U31/Y (OAI221X1M)                           0.29       2.93 f
  u_RX1/u_FSM/U23/Y (CLKINVX1M)                           0.27       3.20 r
  u_RX1/u_FSM/U17/Y (OAI211X1M)                           0.18       3.38 f
  u_RX1/u_FSM/counter_en (RX_FSM)                         0.00       3.38 f
  u_RX1/u_Counter_Unit/enable (Counter_Unit)              0.00       3.38 f
  u_RX1/u_Counter_Unit/u_Edge_Bit_Counter/enable (Edge_Bit_Counter)
                                                          0.00       3.38 f
  u_RX1/u_Counter_Unit/u_Edge_Bit_Counter/U7/Y (NAND2BX2M)
                                                          0.34       3.72 r
  u_RX1/u_Counter_Unit/u_Edge_Bit_Counter/U10/Y (NOR2X2M)
                                                          0.09       3.81 f
  u_RX1/u_Counter_Unit/u_Edge_Bit_Counter/edge_cnt_reg[0]/D (DFFRQX2M)
                                                          0.00       3.81 f
  data arrival time                                                  3.81

  clock RXCLK (rise edge)                               100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.25      99.75
  u_RX1/u_Counter_Unit/u_Edge_Bit_Counter/edge_cnt_reg[0]/CK (DFFRQX2M)
                                                          0.00      99.75 r
  library setup time                                     -0.10      99.65
  data required time                                                99.65
  --------------------------------------------------------------------------
  data required time                                                99.65
  data arrival time                                                 -3.81
  --------------------------------------------------------------------------
  slack (MET)                                                       95.84


  Startpoint: u_RX1/u_FSM/CurrentState_reg[0]
              (rising edge-triggered flip-flop clocked by RXCLK)
  Endpoint: u_RX1/u_Counter_Unit/u_Edge_Bit_Counter/edge_cnt_reg[2]
            (rising edge-triggered flip-flop clocked by RXCLK)
  Path Group: RXCLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  UART               tsmc13_wl10           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RXCLK (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_RX1/u_FSM/CurrentState_reg[0]/CK (DFFRQX1M)           0.00       0.00 r
  u_RX1/u_FSM/CurrentState_reg[0]/Q (DFFRQX1M)            0.51       0.51 r
  u_RX1/u_FSM/U36/Y (NOR2BX1M)                            0.48       0.99 r
  u_RX1/u_FSM/U34/Y (CLKNAND2X2M)                         0.54       1.53 f
  u_RX1/u_FSM/U21/Y (CLKINVX1M)                           0.35       1.88 r
  u_RX1/u_FSM/bits_counter_en (RX_FSM)                    0.00       1.88 r
  u_RX1/u_Counter_Unit/Data_enable (Counter_Unit)         0.00       1.88 r
  u_RX1/u_Counter_Unit/U1/Y (AND2X2M)                     0.19       2.07 r
  u_RX1/u_Counter_Unit/u_Bits_Counter/enable (Bits_Counter)
                                                          0.00       2.07 r
  u_RX1/u_Counter_Unit/u_Bits_Counter/U4/Y (NAND2X2M)     0.17       2.24 f
  u_RX1/u_Counter_Unit/u_Bits_Counter/U3/Y (NOR3BX2M)     0.39       2.63 r
  u_RX1/u_Counter_Unit/u_Bits_Counter/finish (Bits_Counter)
                                                          0.00       2.63 r
  u_RX1/u_Counter_Unit/Finish_data (Counter_Unit)         0.00       2.63 r
  u_RX1/u_FSM/data_finish_flag (RX_FSM)                   0.00       2.63 r
  u_RX1/u_FSM/U31/Y (OAI221X1M)                           0.29       2.93 f
  u_RX1/u_FSM/U23/Y (CLKINVX1M)                           0.27       3.20 r
  u_RX1/u_FSM/U17/Y (OAI211X1M)                           0.18       3.38 f
  u_RX1/u_FSM/counter_en (RX_FSM)                         0.00       3.38 f
  u_RX1/u_Counter_Unit/enable (Counter_Unit)              0.00       3.38 f
  u_RX1/u_Counter_Unit/u_Edge_Bit_Counter/enable (Edge_Bit_Counter)
                                                          0.00       3.38 f
  u_RX1/u_Counter_Unit/u_Edge_Bit_Counter/U7/Y (NAND2BX2M)
                                                          0.34       3.72 r
  u_RX1/u_Counter_Unit/u_Edge_Bit_Counter/U4/Y (NOR2BX2M)
                                                          0.09       3.81 f
  u_RX1/u_Counter_Unit/u_Edge_Bit_Counter/edge_cnt_reg[2]/D (DFFRHQX1M)
                                                          0.00       3.81 f
  data arrival time                                                  3.81

  clock RXCLK (rise edge)                               100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.25      99.75
  u_RX1/u_Counter_Unit/u_Edge_Bit_Counter/edge_cnt_reg[2]/CK (DFFRHQX1M)
                                                          0.00      99.75 r
  library setup time                                     -0.09      99.66
  data required time                                                99.66
  --------------------------------------------------------------------------
  data required time                                                99.66
  data arrival time                                                 -3.81
  --------------------------------------------------------------------------
  slack (MET)                                                       95.85


  Startpoint: u_RX1/u_FSM/CurrentState_reg[0]
              (rising edge-triggered flip-flop clocked by RXCLK)
  Endpoint: u_RX1/u_Counter_Unit/u_Edge_Bit_Counter/edge_cnt_reg[4]
            (rising edge-triggered flip-flop clocked by RXCLK)
  Path Group: RXCLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  UART               tsmc13_wl10           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RXCLK (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_RX1/u_FSM/CurrentState_reg[0]/CK (DFFRQX1M)           0.00       0.00 r
  u_RX1/u_FSM/CurrentState_reg[0]/Q (DFFRQX1M)            0.51       0.51 r
  u_RX1/u_FSM/U36/Y (NOR2BX1M)                            0.48       0.99 r
  u_RX1/u_FSM/U34/Y (CLKNAND2X2M)                         0.54       1.53 f
  u_RX1/u_FSM/U21/Y (CLKINVX1M)                           0.35       1.88 r
  u_RX1/u_FSM/bits_counter_en (RX_FSM)                    0.00       1.88 r
  u_RX1/u_Counter_Unit/Data_enable (Counter_Unit)         0.00       1.88 r
  u_RX1/u_Counter_Unit/U1/Y (AND2X2M)                     0.19       2.07 r
  u_RX1/u_Counter_Unit/u_Bits_Counter/enable (Bits_Counter)
                                                          0.00       2.07 r
  u_RX1/u_Counter_Unit/u_Bits_Counter/U4/Y (NAND2X2M)     0.17       2.24 f
  u_RX1/u_Counter_Unit/u_Bits_Counter/U3/Y (NOR3BX2M)     0.39       2.63 r
  u_RX1/u_Counter_Unit/u_Bits_Counter/finish (Bits_Counter)
                                                          0.00       2.63 r
  u_RX1/u_Counter_Unit/Finish_data (Counter_Unit)         0.00       2.63 r
  u_RX1/u_FSM/data_finish_flag (RX_FSM)                   0.00       2.63 r
  u_RX1/u_FSM/U31/Y (OAI221X1M)                           0.29       2.93 f
  u_RX1/u_FSM/U23/Y (CLKINVX1M)                           0.27       3.20 r
  u_RX1/u_FSM/U17/Y (OAI211X1M)                           0.18       3.38 f
  u_RX1/u_FSM/counter_en (RX_FSM)                         0.00       3.38 f
  u_RX1/u_Counter_Unit/enable (Counter_Unit)              0.00       3.38 f
  u_RX1/u_Counter_Unit/u_Edge_Bit_Counter/enable (Edge_Bit_Counter)
                                                          0.00       3.38 f
  u_RX1/u_Counter_Unit/u_Edge_Bit_Counter/U7/Y (NAND2BX2M)
                                                          0.34       3.72 r
  u_RX1/u_Counter_Unit/u_Edge_Bit_Counter/U8/Y (NOR2X2M)
                                                          0.09       3.81 f
  u_RX1/u_Counter_Unit/u_Edge_Bit_Counter/edge_cnt_reg[4]/D (DFFRQX1M)
                                                          0.00       3.81 f
  data arrival time                                                  3.81

  clock RXCLK (rise edge)                               100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.25      99.75
  u_RX1/u_Counter_Unit/u_Edge_Bit_Counter/edge_cnt_reg[4]/CK (DFFRQX1M)
                                                          0.00      99.75 r
  library setup time                                     -0.08      99.67
  data required time                                                99.67
  --------------------------------------------------------------------------
  data required time                                                99.67
  data arrival time                                                 -3.81
  --------------------------------------------------------------------------
  slack (MET)                                                       95.86


  Startpoint: u_RX1/u_FSM/CurrentState_reg[0]
              (rising edge-triggered flip-flop clocked by RXCLK)
  Endpoint: u_RX1/u_Counter_Unit/u_Edge_Bit_Counter/edge_cnt_reg[3]
            (rising edge-triggered flip-flop clocked by RXCLK)
  Path Group: RXCLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  UART               tsmc13_wl10           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RXCLK (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_RX1/u_FSM/CurrentState_reg[0]/CK (DFFRQX1M)           0.00       0.00 r
  u_RX1/u_FSM/CurrentState_reg[0]/Q (DFFRQX1M)            0.51       0.51 r
  u_RX1/u_FSM/U36/Y (NOR2BX1M)                            0.48       0.99 r
  u_RX1/u_FSM/U34/Y (CLKNAND2X2M)                         0.54       1.53 f
  u_RX1/u_FSM/U21/Y (CLKINVX1M)                           0.35       1.88 r
  u_RX1/u_FSM/bits_counter_en (RX_FSM)                    0.00       1.88 r
  u_RX1/u_Counter_Unit/Data_enable (Counter_Unit)         0.00       1.88 r
  u_RX1/u_Counter_Unit/U1/Y (AND2X2M)                     0.19       2.07 r
  u_RX1/u_Counter_Unit/u_Bits_Counter/enable (Bits_Counter)
                                                          0.00       2.07 r
  u_RX1/u_Counter_Unit/u_Bits_Counter/U4/Y (NAND2X2M)     0.17       2.24 f
  u_RX1/u_Counter_Unit/u_Bits_Counter/U3/Y (NOR3BX2M)     0.39       2.63 r
  u_RX1/u_Counter_Unit/u_Bits_Counter/finish (Bits_Counter)
                                                          0.00       2.63 r
  u_RX1/u_Counter_Unit/Finish_data (Counter_Unit)         0.00       2.63 r
  u_RX1/u_FSM/data_finish_flag (RX_FSM)                   0.00       2.63 r
  u_RX1/u_FSM/U31/Y (OAI221X1M)                           0.29       2.93 f
  u_RX1/u_FSM/U23/Y (CLKINVX1M)                           0.27       3.20 r
  u_RX1/u_FSM/U17/Y (OAI211X1M)                           0.18       3.38 f
  u_RX1/u_FSM/counter_en (RX_FSM)                         0.00       3.38 f
  u_RX1/u_Counter_Unit/enable (Counter_Unit)              0.00       3.38 f
  u_RX1/u_Counter_Unit/u_Edge_Bit_Counter/enable (Edge_Bit_Counter)
                                                          0.00       3.38 f
  u_RX1/u_Counter_Unit/u_Edge_Bit_Counter/U7/Y (NAND2BX2M)
                                                          0.34       3.72 r
  u_RX1/u_Counter_Unit/u_Edge_Bit_Counter/U3/Y (NOR2BX2M)
                                                          0.09       3.81 f
  u_RX1/u_Counter_Unit/u_Edge_Bit_Counter/edge_cnt_reg[3]/D (DFFRQX1M)
                                                          0.00       3.81 f
  data arrival time                                                  3.81

  clock RXCLK (rise edge)                               100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.25      99.75
  u_RX1/u_Counter_Unit/u_Edge_Bit_Counter/edge_cnt_reg[3]/CK (DFFRQX1M)
                                                          0.00      99.75 r
  library setup time                                     -0.08      99.67
  data required time                                                99.67
  --------------------------------------------------------------------------
  data required time                                                99.67
  data arrival time                                                 -3.81
  --------------------------------------------------------------------------
  slack (MET)                                                       95.86


  Startpoint: u_RX1/u_FSM/CurrentState_reg[0]
              (rising edge-triggered flip-flop clocked by RXCLK)
  Endpoint: u_RX1/u_FSM/CurrentState_reg[0]
            (rising edge-triggered flip-flop clocked by RXCLK)
  Path Group: RXCLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  UART               tsmc13_wl10           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RXCLK (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_RX1/u_FSM/CurrentState_reg[0]/CK (DFFRQX1M)           0.00       0.00 r
  u_RX1/u_FSM/CurrentState_reg[0]/Q (DFFRQX1M)            0.51       0.51 r
  u_RX1/u_FSM/U36/Y (NOR2BX1M)                            0.48       0.99 r
  u_RX1/u_FSM/U34/Y (CLKNAND2X2M)                         0.54       1.53 f
  u_RX1/u_FSM/U21/Y (CLKINVX1M)                           0.35       1.88 r
  u_RX1/u_FSM/bits_counter_en (RX_FSM)                    0.00       1.88 r
  u_RX1/u_Counter_Unit/Data_enable (Counter_Unit)         0.00       1.88 r
  u_RX1/u_Counter_Unit/U1/Y (AND2X2M)                     0.19       2.07 r
  u_RX1/u_Counter_Unit/u_Bits_Counter/enable (Bits_Counter)
                                                          0.00       2.07 r
  u_RX1/u_Counter_Unit/u_Bits_Counter/U4/Y (NAND2X2M)     0.17       2.24 f
  u_RX1/u_Counter_Unit/u_Bits_Counter/U3/Y (NOR3BX2M)     0.39       2.63 r
  u_RX1/u_Counter_Unit/u_Bits_Counter/finish (Bits_Counter)
                                                          0.00       2.63 r
  u_RX1/u_Counter_Unit/Finish_data (Counter_Unit)         0.00       2.63 r
  u_RX1/u_FSM/data_finish_flag (RX_FSM)                   0.00       2.63 r
  u_RX1/u_FSM/U31/Y (OAI221X1M)                           0.29       2.93 f
  u_RX1/u_FSM/U23/Y (CLKINVX1M)                           0.27       3.20 r
  u_RX1/u_FSM/U22/Y (OAI2B11X1M)                          0.17       3.37 f
  u_RX1/u_FSM/CurrentState_reg[0]/D (DFFRQX1M)            0.00       3.37 f
  data arrival time                                                  3.37

  clock RXCLK (rise edge)                               100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.25      99.75
  u_RX1/u_FSM/CurrentState_reg[0]/CK (DFFRQX1M)           0.00      99.75 r
  library setup time                                     -0.10      99.65
  data required time                                                99.65
  --------------------------------------------------------------------------
  data required time                                                99.65
  data arrival time                                                 -3.37
  --------------------------------------------------------------------------
  slack (MET)                                                       96.28


  Startpoint: u_RX1/u_FSM/CurrentState_reg[0]
              (rising edge-triggered flip-flop clocked by RXCLK)
  Endpoint: u_RX1/u_Deserializer/Data_reg[1]
            (rising edge-triggered flip-flop clocked by RXCLK)
  Path Group: RXCLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  UART               tsmc13_wl10           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RXCLK (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_RX1/u_FSM/CurrentState_reg[0]/CK (DFFRQX1M)           0.00       0.00 r
  u_RX1/u_FSM/CurrentState_reg[0]/Q (DFFRQX1M)            0.51       0.51 r
  u_RX1/u_FSM/U36/Y (NOR2BX1M)                            0.48       0.99 r
  u_RX1/u_FSM/U34/Y (CLKNAND2X2M)                         0.54       1.53 f
  u_RX1/u_FSM/U11/Y (NOR2X1M)                             0.45       1.98 r
  u_RX1/u_FSM/deser_en (RX_FSM)                           0.00       1.98 r
  u_RX1/u_Deserializer/deser_en (Deserializer)            0.00       1.98 r
  u_RX1/u_Deserializer/U24/Y (NAND2BX2M)                  0.26       2.24 f
  u_RX1/u_Deserializer/U21/Y (NAND2BX2M)                  0.30       2.54 f
  u_RX1/u_Deserializer/U12/Y (OAI21BXLM)                  0.37       2.91 r
  u_RX1/u_Deserializer/Data_reg[1]/D (DFFRHQX1M)          0.00       2.91 r
  data arrival time                                                  2.91

  clock RXCLK (rise edge)                               100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.25      99.75
  u_RX1/u_Deserializer/Data_reg[1]/CK (DFFRHQX1M)         0.00      99.75 r
  library setup time                                     -0.14      99.61
  data required time                                                99.61
  --------------------------------------------------------------------------
  data required time                                                99.61
  data arrival time                                                 -2.91
  --------------------------------------------------------------------------
  slack (MET)                                                       96.71


  Startpoint: u_RX1/u_FSM/CurrentState_reg[0]
              (rising edge-triggered flip-flop clocked by RXCLK)
  Endpoint: u_RX1/u_Deserializer/Data_reg[2]
            (rising edge-triggered flip-flop clocked by RXCLK)
  Path Group: RXCLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  UART               tsmc13_wl10           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RXCLK (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_RX1/u_FSM/CurrentState_reg[0]/CK (DFFRQX1M)           0.00       0.00 r
  u_RX1/u_FSM/CurrentState_reg[0]/Q (DFFRQX1M)            0.51       0.51 r
  u_RX1/u_FSM/U36/Y (NOR2BX1M)                            0.48       0.99 r
  u_RX1/u_FSM/U34/Y (CLKNAND2X2M)                         0.54       1.53 f
  u_RX1/u_FSM/U11/Y (NOR2X1M)                             0.45       1.98 r
  u_RX1/u_FSM/deser_en (RX_FSM)                           0.00       1.98 r
  u_RX1/u_Deserializer/deser_en (Deserializer)            0.00       1.98 r
  u_RX1/u_Deserializer/U24/Y (NAND2BX2M)                  0.26       2.24 f
  u_RX1/u_Deserializer/U21/Y (NAND2BX2M)                  0.30       2.54 f
  u_RX1/u_Deserializer/U14/Y (OAI21BXLM)                  0.37       2.91 r
  u_RX1/u_Deserializer/Data_reg[2]/D (DFFRHQX1M)          0.00       2.91 r
  data arrival time                                                  2.91

  clock RXCLK (rise edge)                               100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.25      99.75
  u_RX1/u_Deserializer/Data_reg[2]/CK (DFFRHQX1M)         0.00      99.75 r
  library setup time                                     -0.14      99.61
  data required time                                                99.61
  --------------------------------------------------------------------------
  data required time                                                99.61
  data arrival time                                                 -2.91
  --------------------------------------------------------------------------
  slack (MET)                                                       96.71


  Startpoint: u_RX1/u_FSM/CurrentState_reg[0]
              (rising edge-triggered flip-flop clocked by RXCLK)
  Endpoint: u_RX1/u_Deserializer/Data_reg[5]
            (rising edge-triggered flip-flop clocked by RXCLK)
  Path Group: RXCLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  UART               tsmc13_wl10           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RXCLK (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_RX1/u_FSM/CurrentState_reg[0]/CK (DFFRQX1M)           0.00       0.00 r
  u_RX1/u_FSM/CurrentState_reg[0]/Q (DFFRQX1M)            0.51       0.51 r
  u_RX1/u_FSM/U36/Y (NOR2BX1M)                            0.48       0.99 r
  u_RX1/u_FSM/U34/Y (CLKNAND2X2M)                         0.54       1.53 f
  u_RX1/u_FSM/U11/Y (NOR2X1M)                             0.45       1.98 r
  u_RX1/u_FSM/deser_en (RX_FSM)                           0.00       1.98 r
  u_RX1/u_Deserializer/deser_en (Deserializer)            0.00       1.98 r
  u_RX1/u_Deserializer/U23/Y (NAND2X2M)                   0.26       2.24 f
  u_RX1/u_Deserializer/U20/Y (NAND2BX2M)                  0.30       2.53 f
  u_RX1/u_Deserializer/U8/Y (OAI21BXLM)                   0.35       2.89 r
  u_RX1/u_Deserializer/Data_reg[5]/D (DFFRHQX1M)          0.00       2.89 r
  data arrival time                                                  2.89

  clock RXCLK (rise edge)                               100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.25      99.75
  u_RX1/u_Deserializer/Data_reg[5]/CK (DFFRHQX1M)         0.00      99.75 r
  library setup time                                     -0.14      99.61
  data required time                                                99.61
  --------------------------------------------------------------------------
  data required time                                                99.61
  data arrival time                                                 -2.89
  --------------------------------------------------------------------------
  slack (MET)                                                       96.72


  Startpoint: u_RX1/u_FSM/CurrentState_reg[0]
              (rising edge-triggered flip-flop clocked by RXCLK)
  Endpoint: u_RX1/u_Deserializer/Data_reg[6]
            (rising edge-triggered flip-flop clocked by RXCLK)
  Path Group: RXCLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  UART               tsmc13_wl10           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RXCLK (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_RX1/u_FSM/CurrentState_reg[0]/CK (DFFRQX1M)           0.00       0.00 r
  u_RX1/u_FSM/CurrentState_reg[0]/Q (DFFRQX1M)            0.51       0.51 r
  u_RX1/u_FSM/U36/Y (NOR2BX1M)                            0.48       0.99 r
  u_RX1/u_FSM/U34/Y (CLKNAND2X2M)                         0.54       1.53 f
  u_RX1/u_FSM/U11/Y (NOR2X1M)                             0.45       1.98 r
  u_RX1/u_FSM/deser_en (RX_FSM)                           0.00       1.98 r
  u_RX1/u_Deserializer/deser_en (Deserializer)            0.00       1.98 r
  u_RX1/u_Deserializer/U23/Y (NAND2X2M)                   0.26       2.24 f
  u_RX1/u_Deserializer/U20/Y (NAND2BX2M)                  0.30       2.53 f
  u_RX1/u_Deserializer/U10/Y (OAI21BXLM)                  0.35       2.89 r
  u_RX1/u_Deserializer/Data_reg[6]/D (DFFRHQX1M)          0.00       2.89 r
  data arrival time                                                  2.89

  clock RXCLK (rise edge)                               100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.25      99.75
  u_RX1/u_Deserializer/Data_reg[6]/CK (DFFRHQX1M)         0.00      99.75 r
  library setup time                                     -0.14      99.61
  data required time                                                99.61
  --------------------------------------------------------------------------
  data required time                                                99.61
  data arrival time                                                 -2.89
  --------------------------------------------------------------------------
  slack (MET)                                                       96.72


1
