# Generated by Yosys 0.62+39 (git sha1 131911291-dirty, g++ 11.4.0-1ubuntu1~22.04.2 -Og -fPIC)
autoidx 72
attribute \top 1
attribute \src "dut.sv:1.1-34.10"
attribute \keep 1
module \top
  attribute \src "dut.sv:2.16-2.28"
  wire \wire_logic_0
  attribute \src "dut.sv:3.16-3.28"
  wire \wire_logic_1
  attribute \src "dut.sv:4.16-4.28"
  attribute \wand 1
  wire \wand_logic_0
  attribute \src "dut.sv:5.16-5.28"
  attribute \wand 1
  wire \wand_logic_1
  attribute \src "dut.sv:6.15-6.26"
  attribute \wor 1
  wire \wor_logic_0
  attribute \src "dut.sv:7.15-7.26"
  attribute \wor 1
  wire \wor_logic_1
  attribute \src "dut.sv:9.18-9.30"
  wire width 32 signed \wire_integer
  attribute \src "dut.sv:10.18-10.30"
  attribute \wand 1
  wire width 32 signed \wand_integer
  attribute \src "dut.sv:11.17-11.28"
  attribute \wor 1
  wire width 32 signed \wor_integer
  attribute \src "dut.sv:14.19-14.32"
  attribute \wiretype "\\typename"
  wire width 4 \wire_typename
  attribute \src "dut.sv:15.19-15.32"
  attribute \wiretype "\\typename"
  attribute \wand 1
  wire width 4 \wand_typename
  attribute \src "dut.sv:16.18-16.30"
  attribute \wiretype "\\typename"
  attribute \wor 1
  wire width 4 \wor_typename
  attribute \src "dut.sv:28.9-28.41"
  cell $check $auto$process.cpp:51:import_immediate_assert$47
    parameter \ARGS_WIDTH 0
    parameter \FLAVOR "assert"
    parameter \FORMAT ""
    parameter \PRIORITY 32'11111111111111111111111111111111
    parameter \TRG_ENABLE 0
    parameter \TRG_POLARITY 0'x
    parameter \TRG_WIDTH 0
    connect \A 1'1
    connect \ARGS { }
    connect \EN 1'1
    connect \TRG { }
  end
  connect \wor_typename 4'1011
  connect \wand_typename 4'1000
  connect \wire_typename 4'1001
  connect \wor_integer 11
  connect \wand_integer 8
  connect \wire_integer 9
  connect \wor_logic_1 1'1
  connect \wor_logic_0 1'0
  connect \wand_logic_1 1'1
  connect \wand_logic_0 1'0
  connect \wire_logic_1 1'1
  connect \wire_logic_0 1'0
end
