/* SPDX-License-Identifier: GPL-2.0-only
 * Copyright(c) 2016-2020 Intel Corporation
 */

#ifndef __DLB2_REGS_H
#define __DLB2_REGS_H

#include "dlb2_osdep_types.h"

enum dlb2_hw_ver {
	DLB2_HW_V2,
	DLB2_HW_V2_5,
};

#define PF_VF2PF_MAILBOX_BYTES 256
#define PF_VF2PF_MAILBOX(vf_id, x) \
	(0x1000 + 0x4 * (x) + (vf_id) * 0x10000)
#define PF_VF2PF_MAILBOX_RST 0x0

#define PF_VF2PF_MAILBOX_MSG	0xFFFFFFFF
#define PF_VF2PF_MAILBOX_MSG_LOC	0

#define PF_VF2PF_MAILBOX_ISR(vf_id) \
	(0x1f00 + (vf_id) * 0x10000)
#define PF_VF2PF_MAILBOX_ISR_RST 0x0

#define PF_VF2PF_MAILBOX_ISR_VF0_ISR	0x00000001
#define PF_VF2PF_MAILBOX_ISR_VF1_ISR	0x00000002
#define PF_VF2PF_MAILBOX_ISR_VF2_ISR	0x00000004
#define PF_VF2PF_MAILBOX_ISR_VF3_ISR	0x00000008
#define PF_VF2PF_MAILBOX_ISR_VF4_ISR	0x00000010
#define PF_VF2PF_MAILBOX_ISR_VF5_ISR	0x00000020
#define PF_VF2PF_MAILBOX_ISR_VF6_ISR	0x00000040
#define PF_VF2PF_MAILBOX_ISR_VF7_ISR	0x00000080
#define PF_VF2PF_MAILBOX_ISR_VF8_ISR	0x00000100
#define PF_VF2PF_MAILBOX_ISR_VF9_ISR	0x00000200
#define PF_VF2PF_MAILBOX_ISR_VF10_ISR	0x00000400
#define PF_VF2PF_MAILBOX_ISR_VF11_ISR	0x00000800
#define PF_VF2PF_MAILBOX_ISR_VF12_ISR	0x00001000
#define PF_VF2PF_MAILBOX_ISR_VF13_ISR	0x00002000
#define PF_VF2PF_MAILBOX_ISR_VF14_ISR	0x00004000
#define PF_VF2PF_MAILBOX_ISR_VF15_ISR	0x00008000
#define PF_VF2PF_MAILBOX_ISR_RSVD0	0xFFFF0000
#define PF_VF2PF_MAILBOX_ISR_VF0_ISR_LOC	0
#define PF_VF2PF_MAILBOX_ISR_VF1_ISR_LOC	1
#define PF_VF2PF_MAILBOX_ISR_VF2_ISR_LOC	2
#define PF_VF2PF_MAILBOX_ISR_VF3_ISR_LOC	3
#define PF_VF2PF_MAILBOX_ISR_VF4_ISR_LOC	4
#define PF_VF2PF_MAILBOX_ISR_VF5_ISR_LOC	5
#define PF_VF2PF_MAILBOX_ISR_VF6_ISR_LOC	6
#define PF_VF2PF_MAILBOX_ISR_VF7_ISR_LOC	7
#define PF_VF2PF_MAILBOX_ISR_VF8_ISR_LOC	8
#define PF_VF2PF_MAILBOX_ISR_VF9_ISR_LOC	9
#define PF_VF2PF_MAILBOX_ISR_VF10_ISR_LOC	10
#define PF_VF2PF_MAILBOX_ISR_VF11_ISR_LOC	11
#define PF_VF2PF_MAILBOX_ISR_VF12_ISR_LOC	12
#define PF_VF2PF_MAILBOX_ISR_VF13_ISR_LOC	13
#define PF_VF2PF_MAILBOX_ISR_VF14_ISR_LOC	14
#define PF_VF2PF_MAILBOX_ISR_VF15_ISR_LOC	15
#define PF_VF2PF_MAILBOX_ISR_RSVD0_LOC		16

#define PF_VF2PF_FLR_ISR(vf_id) \
	(0x1f04 + (vf_id) * 0x10000)
#define PF_VF2PF_FLR_ISR_RST 0x0

#define PF_VF2PF_FLR_ISR_VF0_ISR	0x00000001
#define PF_VF2PF_FLR_ISR_VF1_ISR	0x00000002
#define PF_VF2PF_FLR_ISR_VF2_ISR	0x00000004
#define PF_VF2PF_FLR_ISR_VF3_ISR	0x00000008
#define PF_VF2PF_FLR_ISR_VF4_ISR	0x00000010
#define PF_VF2PF_FLR_ISR_VF5_ISR	0x00000020
#define PF_VF2PF_FLR_ISR_VF6_ISR	0x00000040
#define PF_VF2PF_FLR_ISR_VF7_ISR	0x00000080
#define PF_VF2PF_FLR_ISR_VF8_ISR	0x00000100
#define PF_VF2PF_FLR_ISR_VF9_ISR	0x00000200
#define PF_VF2PF_FLR_ISR_VF10_ISR	0x00000400
#define PF_VF2PF_FLR_ISR_VF11_ISR	0x00000800
#define PF_VF2PF_FLR_ISR_VF12_ISR	0x00001000
#define PF_VF2PF_FLR_ISR_VF13_ISR	0x00002000
#define PF_VF2PF_FLR_ISR_VF14_ISR	0x00004000
#define PF_VF2PF_FLR_ISR_VF15_ISR	0x00008000
#define PF_VF2PF_FLR_ISR_RSVD0		0xFFFF0000
#define PF_VF2PF_FLR_ISR_VF0_ISR_LOC	0
#define PF_VF2PF_FLR_ISR_VF1_ISR_LOC	1
#define PF_VF2PF_FLR_ISR_VF2_ISR_LOC	2
#define PF_VF2PF_FLR_ISR_VF3_ISR_LOC	3
#define PF_VF2PF_FLR_ISR_VF4_ISR_LOC	4
#define PF_VF2PF_FLR_ISR_VF5_ISR_LOC	5
#define PF_VF2PF_FLR_ISR_VF6_ISR_LOC	6
#define PF_VF2PF_FLR_ISR_VF7_ISR_LOC	7
#define PF_VF2PF_FLR_ISR_VF8_ISR_LOC	8
#define PF_VF2PF_FLR_ISR_VF9_ISR_LOC	9
#define PF_VF2PF_FLR_ISR_VF10_ISR_LOC	10
#define PF_VF2PF_FLR_ISR_VF11_ISR_LOC	11
#define PF_VF2PF_FLR_ISR_VF12_ISR_LOC	12
#define PF_VF2PF_FLR_ISR_VF13_ISR_LOC	13
#define PF_VF2PF_FLR_ISR_VF14_ISR_LOC	14
#define PF_VF2PF_FLR_ISR_VF15_ISR_LOC	15
#define PF_VF2PF_FLR_ISR_RSVD0_LOC	16

#define PF_VF2PF_ISR_PEND(vf_id) \
	(0x1f10 + (vf_id) * 0x10000)
#define PF_VF2PF_ISR_PEND_RST 0x0

#define PF_VF2PF_ISR_PEND_ISR_PEND	0x00000001
#define PF_VF2PF_ISR_PEND_RSVD0		0xFFFFFFFE
#define PF_VF2PF_ISR_PEND_ISR_PEND_LOC	0
#define PF_VF2PF_ISR_PEND_RSVD0_LOC	1

#define PF_PF2VF_MAILBOX_BYTES 64
#define PF_PF2VF_MAILBOX(vf_id, x) \
	(0x2000 + 0x4 * (x) + (vf_id) * 0x10000)
#define PF_PF2VF_MAILBOX_RST 0x0

#define PF_PF2VF_MAILBOX_MSG	0xFFFFFFFF
#define PF_PF2VF_MAILBOX_MSG_LOC	0

#define PF_PF2VF_MAILBOX_ISR(vf_id) \
	(0x2f00 + (vf_id) * 0x10000)
#define PF_PF2VF_MAILBOX_ISR_RST 0x0

#define PF_PF2VF_MAILBOX_ISR_VF0_ISR	0x00000001
#define PF_PF2VF_MAILBOX_ISR_VF1_ISR	0x00000002
#define PF_PF2VF_MAILBOX_ISR_VF2_ISR	0x00000004
#define PF_PF2VF_MAILBOX_ISR_VF3_ISR	0x00000008
#define PF_PF2VF_MAILBOX_ISR_VF4_ISR	0x00000010
#define PF_PF2VF_MAILBOX_ISR_VF5_ISR	0x00000020
#define PF_PF2VF_MAILBOX_ISR_VF6_ISR	0x00000040
#define PF_PF2VF_MAILBOX_ISR_VF7_ISR	0x00000080
#define PF_PF2VF_MAILBOX_ISR_VF8_ISR	0x00000100
#define PF_PF2VF_MAILBOX_ISR_VF9_ISR	0x00000200
#define PF_PF2VF_MAILBOX_ISR_VF10_ISR	0x00000400
#define PF_PF2VF_MAILBOX_ISR_VF11_ISR	0x00000800
#define PF_PF2VF_MAILBOX_ISR_VF12_ISR	0x00001000
#define PF_PF2VF_MAILBOX_ISR_VF13_ISR	0x00002000
#define PF_PF2VF_MAILBOX_ISR_VF14_ISR	0x00004000
#define PF_PF2VF_MAILBOX_ISR_VF15_ISR	0x00008000
#define PF_PF2VF_MAILBOX_ISR_RSVD0	0xFFFF0000
#define PF_PF2VF_MAILBOX_ISR_VF0_ISR_LOC	0
#define PF_PF2VF_MAILBOX_ISR_VF1_ISR_LOC	1
#define PF_PF2VF_MAILBOX_ISR_VF2_ISR_LOC	2
#define PF_PF2VF_MAILBOX_ISR_VF3_ISR_LOC	3
#define PF_PF2VF_MAILBOX_ISR_VF4_ISR_LOC	4
#define PF_PF2VF_MAILBOX_ISR_VF5_ISR_LOC	5
#define PF_PF2VF_MAILBOX_ISR_VF6_ISR_LOC	6
#define PF_PF2VF_MAILBOX_ISR_VF7_ISR_LOC	7
#define PF_PF2VF_MAILBOX_ISR_VF8_ISR_LOC	8
#define PF_PF2VF_MAILBOX_ISR_VF9_ISR_LOC	9
#define PF_PF2VF_MAILBOX_ISR_VF10_ISR_LOC	10
#define PF_PF2VF_MAILBOX_ISR_VF11_ISR_LOC	11
#define PF_PF2VF_MAILBOX_ISR_VF12_ISR_LOC	12
#define PF_PF2VF_MAILBOX_ISR_VF13_ISR_LOC	13
#define PF_PF2VF_MAILBOX_ISR_VF14_ISR_LOC	14
#define PF_PF2VF_MAILBOX_ISR_VF15_ISR_LOC	15
#define PF_PF2VF_MAILBOX_ISR_RSVD0_LOC		16

#define PF_VF_RESET_IN_PROGRESS(vf_id) \
	(0x3000 + (vf_id) * 0x10000)
#define PF_VF_RESET_IN_PROGRESS_RST 0xffff

#define PF_VF_RESET_IN_PROGRESS_VF0_RESET_IN_PROGRESS	0x00000001
#define PF_VF_RESET_IN_PROGRESS_VF1_RESET_IN_PROGRESS	0x00000002
#define PF_VF_RESET_IN_PROGRESS_VF2_RESET_IN_PROGRESS	0x00000004
#define PF_VF_RESET_IN_PROGRESS_VF3_RESET_IN_PROGRESS	0x00000008
#define PF_VF_RESET_IN_PROGRESS_VF4_RESET_IN_PROGRESS	0x00000010
#define PF_VF_RESET_IN_PROGRESS_VF5_RESET_IN_PROGRESS	0x00000020
#define PF_VF_RESET_IN_PROGRESS_VF6_RESET_IN_PROGRESS	0x00000040
#define PF_VF_RESET_IN_PROGRESS_VF7_RESET_IN_PROGRESS	0x00000080
#define PF_VF_RESET_IN_PROGRESS_VF8_RESET_IN_PROGRESS	0x00000100
#define PF_VF_RESET_IN_PROGRESS_VF9_RESET_IN_PROGRESS	0x00000200
#define PF_VF_RESET_IN_PROGRESS_VF10_RESET_IN_PROGRESS	0x00000400
#define PF_VF_RESET_IN_PROGRESS_VF11_RESET_IN_PROGRESS	0x00000800
#define PF_VF_RESET_IN_PROGRESS_VF12_RESET_IN_PROGRESS	0x00001000
#define PF_VF_RESET_IN_PROGRESS_VF13_RESET_IN_PROGRESS	0x00002000
#define PF_VF_RESET_IN_PROGRESS_VF14_RESET_IN_PROGRESS	0x00004000
#define PF_VF_RESET_IN_PROGRESS_VF15_RESET_IN_PROGRESS	0x00008000
#define PF_VF_RESET_IN_PROGRESS_RSVD0			0xFFFF0000
#define PF_VF_RESET_IN_PROGRESS_VF0_RESET_IN_PROGRESS_LOC	0
#define PF_VF_RESET_IN_PROGRESS_VF1_RESET_IN_PROGRESS_LOC	1
#define PF_VF_RESET_IN_PROGRESS_VF2_RESET_IN_PROGRESS_LOC	2
#define PF_VF_RESET_IN_PROGRESS_VF3_RESET_IN_PROGRESS_LOC	3
#define PF_VF_RESET_IN_PROGRESS_VF4_RESET_IN_PROGRESS_LOC	4
#define PF_VF_RESET_IN_PROGRESS_VF5_RESET_IN_PROGRESS_LOC	5
#define PF_VF_RESET_IN_PROGRESS_VF6_RESET_IN_PROGRESS_LOC	6
#define PF_VF_RESET_IN_PROGRESS_VF7_RESET_IN_PROGRESS_LOC	7
#define PF_VF_RESET_IN_PROGRESS_VF8_RESET_IN_PROGRESS_LOC	8
#define PF_VF_RESET_IN_PROGRESS_VF9_RESET_IN_PROGRESS_LOC	9
#define PF_VF_RESET_IN_PROGRESS_VF10_RESET_IN_PROGRESS_LOC	10
#define PF_VF_RESET_IN_PROGRESS_VF11_RESET_IN_PROGRESS_LOC	11
#define PF_VF_RESET_IN_PROGRESS_VF12_RESET_IN_PROGRESS_LOC	12
#define PF_VF_RESET_IN_PROGRESS_VF13_RESET_IN_PROGRESS_LOC	13
#define PF_VF_RESET_IN_PROGRESS_VF14_RESET_IN_PROGRESS_LOC	14
#define PF_VF_RESET_IN_PROGRESS_VF15_RESET_IN_PROGRESS_LOC	15
#define PF_VF_RESET_IN_PROGRESS_RSVD0_LOC			16

#define MSIX_VECTOR_CTRL(x) \
	(0x100000c + (x) * 0x10)
#define MSIX_VECTOR_CTRL_RST 0x1

#define MSIX_VECTOR_CTRL_VEC_MASK	0x00000001
#define MSIX_VECTOR_CTRL_RSVD0		0xFFFFFFFE
#define MSIX_VECTOR_CTRL_VEC_MASK_LOC	0
#define MSIX_VECTOR_CTRL_RSVD0_LOC	1

#define IOSF_FUNC_VF_BAR_DSBL(x) \
	(0x20 + (x) * 0x4)
#define IOSF_FUNC_VF_BAR_DSBL_RST 0x0

#define IOSF_FUNC_VF_BAR_DSBL_FUNC_VF_BAR_DIS	0x00000001
#define IOSF_FUNC_VF_BAR_DSBL_RSVD0		0xFFFFFFFE
#define IOSF_FUNC_VF_BAR_DSBL_FUNC_VF_BAR_DIS_LOC	0
#define IOSF_FUNC_VF_BAR_DSBL_RSVD0_LOC			1

#define V2SYS_TOTAL_VAS 0x1000011c
#define V2_5SYS_TOTAL_VAS 0x10000114
#define SYS_TOTAL_VAS(ver) \
	(ver == DLB2_HW_V2 ? \
	 V2SYS_TOTAL_VAS : \
	 V2_5SYS_TOTAL_VAS)
#define SYS_TOTAL_VAS_RST 0x20

#define SYS_TOTAL_VAS_TOTAL_VAS	0xFFFFFFFF
#define SYS_TOTAL_VAS_TOTAL_VAS_LOC	0

#define SYS_TOTAL_DIR_CRDS 0x10000108
#define SYS_TOTAL_DIR_CRDS_RST 0x1000

#define SYS_TOTAL_DIR_CRDS_TOTAL_DIR_CREDITS	0xFFFFFFFF
#define SYS_TOTAL_DIR_CRDS_TOTAL_DIR_CREDITS_LOC	0

#define SYS_TOTAL_LDB_CRDS 0x10000104
#define SYS_TOTAL_LDB_CRDS_RST 0x2000

#define SYS_TOTAL_LDB_CRDS_TOTAL_LDB_CREDITS	0xFFFFFFFF
#define SYS_TOTAL_LDB_CRDS_TOTAL_LDB_CREDITS_LOC	0

#define SYS_ALARM_PF_SYND2 0x10000508
#define SYS_ALARM_PF_SYND2_RST 0x0

#define SYS_ALARM_PF_SYND2_LOCK_ID	0x0000FFFF
#define SYS_ALARM_PF_SYND2_MEAS		0x00010000
#define SYS_ALARM_PF_SYND2_DEBUG	0x00FE0000
#define SYS_ALARM_PF_SYND2_CQ_POP	0x01000000
#define SYS_ALARM_PF_SYND2_QE_UHL	0x02000000
#define SYS_ALARM_PF_SYND2_QE_ORSP	0x04000000
#define SYS_ALARM_PF_SYND2_QE_VALID	0x08000000
#define SYS_ALARM_PF_SYND2_CQ_INT_REARM	0x10000000
#define SYS_ALARM_PF_SYND2_DSI_ERROR	0x20000000
#define SYS_ALARM_PF_SYND2_RSVD0	0xC0000000
#define SYS_ALARM_PF_SYND2_LOCK_ID_LOC		0
#define SYS_ALARM_PF_SYND2_MEAS_LOC		16
#define SYS_ALARM_PF_SYND2_DEBUG_LOC		17
#define SYS_ALARM_PF_SYND2_CQ_POP_LOC		24
#define SYS_ALARM_PF_SYND2_QE_UHL_LOC		25
#define SYS_ALARM_PF_SYND2_QE_ORSP_LOC		26
#define SYS_ALARM_PF_SYND2_QE_VALID_LOC		27
#define SYS_ALARM_PF_SYND2_CQ_INT_REARM_LOC	28
#define SYS_ALARM_PF_SYND2_DSI_ERROR_LOC	29
#define SYS_ALARM_PF_SYND2_RSVD0_LOC		30

#define SYS_ALARM_PF_SYND1 0x10000504
#define SYS_ALARM_PF_SYND1_RST 0x0

#define SYS_ALARM_PF_SYND1_DSI		0x0000FFFF
#define SYS_ALARM_PF_SYND1_QID		0x00FF0000
#define SYS_ALARM_PF_SYND1_QTYPE	0x03000000
#define SYS_ALARM_PF_SYND1_QPRI		0x1C000000
#define SYS_ALARM_PF_SYND1_MSG_TYPE	0xE0000000
#define SYS_ALARM_PF_SYND1_DSI_LOC	0
#define SYS_ALARM_PF_SYND1_QID_LOC	16
#define SYS_ALARM_PF_SYND1_QTYPE_LOC	24
#define SYS_ALARM_PF_SYND1_QPRI_LOC	26
#define SYS_ALARM_PF_SYND1_MSG_TYPE_LOC	29

#define SYS_ALARM_PF_SYND0 0x10000500
#define SYS_ALARM_PF_SYND0_RST 0x0

#define SYS_ALARM_PF_SYND0_SYNDROME	0x000000FF
#define SYS_ALARM_PF_SYND0_RTYPE	0x00000300
#define SYS_ALARM_PF_SYND0_RSVD0	0x00001C00
#define SYS_ALARM_PF_SYND0_IS_LDB	0x00002000
#define SYS_ALARM_PF_SYND0_CLS		0x0000C000
#define SYS_ALARM_PF_SYND0_AID		0x003F0000
#define SYS_ALARM_PF_SYND0_UNIT		0x03C00000
#define SYS_ALARM_PF_SYND0_SOURCE	0x3C000000
#define SYS_ALARM_PF_SYND0_MORE		0x40000000
#define SYS_ALARM_PF_SYND0_VALID	0x80000000
#define SYS_ALARM_PF_SYND0_SYNDROME_LOC	0
#define SYS_ALARM_PF_SYND0_RTYPE_LOC	8
#define SYS_ALARM_PF_SYND0_RSVD0_LOC	10
#define SYS_ALARM_PF_SYND0_IS_LDB_LOC	13
#define SYS_ALARM_PF_SYND0_CLS_LOC	14
#define SYS_ALARM_PF_SYND0_AID_LOC	16
#define SYS_ALARM_PF_SYND0_UNIT_LOC	22
#define SYS_ALARM_PF_SYND0_SOURCE_LOC	26
#define SYS_ALARM_PF_SYND0_MORE_LOC	30
#define SYS_ALARM_PF_SYND0_VALID_LOC	31

#define SYS_VF_LDB_VPP_V(x) \
	(0x10000f00 + (x) * 0x1000)
#define SYS_VF_LDB_VPP_V_RST 0x0

#define SYS_VF_LDB_VPP_V_VPP_V	0x00000001
#define SYS_VF_LDB_VPP_V_RSVD0	0xFFFFFFFE
#define SYS_VF_LDB_VPP_V_VPP_V_LOC	0
#define SYS_VF_LDB_VPP_V_RSVD0_LOC	1

#define SYS_VF_LDB_VPP2PP(x) \
	(0x10000f04 + (x) * 0x1000)
#define SYS_VF_LDB_VPP2PP_RST 0x0

#define SYS_VF_LDB_VPP2PP_PP	0x0000003F
#define SYS_VF_LDB_VPP2PP_RSVD0	0xFFFFFFC0
#define SYS_VF_LDB_VPP2PP_PP_LOC	0
#define SYS_VF_LDB_VPP2PP_RSVD0_LOC	6

#define SYS_VF_DIR_VPP_V(x) \
	(0x10000f08 + (x) * 0x1000)
#define SYS_VF_DIR_VPP_V_RST 0x0

#define SYS_VF_DIR_VPP_V_VPP_V	0x00000001
#define SYS_VF_DIR_VPP_V_RSVD0	0xFFFFFFFE
#define SYS_VF_DIR_VPP_V_VPP_V_LOC	0
#define SYS_VF_DIR_VPP_V_RSVD0_LOC	1

#define SYS_VF_DIR_VPP2PP(x) \
	(0x10000f0c + (x) * 0x1000)
#define SYS_VF_DIR_VPP2PP_RST 0x0

#define SYS_VF_DIR_VPP2PP_PP(ver) \
	(ver == DLB2_HW_V2 ? \
	 SYS_VF_DIR_VPP2PP_PP_V2 : \
	 SYS_VF_DIR_VPP2PP_PP_V2_5)
#define SYS_VF_DIR_VPP2PP_RSVD0(ver) \
	(ver == DLB2_HW_V2 ? \
	 SYS_VF_DIR_VPP2PP_RSVD0_V2 : \
	 SYS_VF_DIR_VPP2PP_RSVD0_V2_5)

#define SYS_VF_DIR_VPP2PP_PP_V2	0x0000003F
#define SYS_VF_DIR_VPP2PP_RSVD0_V2	0xFFFFFFC0
#define SYS_VF_DIR_VPP2PP_PP_V2_LOC	0
#define SYS_VF_DIR_VPP2PP_RSVD0_V2_LOC	6

#define SYS_VF_DIR_VPP2PP_PP_V2_5	0x0000007F
#define SYS_VF_DIR_VPP2PP_RSVD0_V2_5	0xFFFFFF80
#define SYS_VF_DIR_VPP2PP_PP_V2_5_LOC		0
#define SYS_VF_DIR_VPP2PP_RSVD0_V2_5_LOC	7

#define SYS_VF_LDB_VQID_V(x) \
	(0x10000f10 + (x) * 0x1000)
#define SYS_VF_LDB_VQID_V_RST 0x0

#define SYS_VF_LDB_VQID_V_VQID_V	0x00000001
#define SYS_VF_LDB_VQID_V_RSVD0		0xFFFFFFFE
#define SYS_VF_LDB_VQID_V_VQID_V_LOC	0
#define SYS_VF_LDB_VQID_V_RSVD0_LOC	1

#define SYS_VF_LDB_VQID2QID(x) \
	(0x10000f14 + (x) * 0x1000)
#define SYS_VF_LDB_VQID2QID_RST 0x0

#define SYS_VF_LDB_VQID2QID_QID		0x0000001F
#define SYS_VF_LDB_VQID2QID_RSVD0	0xFFFFFFE0
#define SYS_VF_LDB_VQID2QID_QID_LOC	0
#define SYS_VF_LDB_VQID2QID_RSVD0_LOC	5

#define SYS_LDB_QID2VQID(x) \
	(0x10000f18 + (x) * 0x1000)
#define SYS_LDB_QID2VQID_RST 0x0

#define SYS_LDB_QID2VQID_VQID	0x0000001F
#define SYS_LDB_QID2VQID_RSVD0	0xFFFFFFE0
#define SYS_LDB_QID2VQID_VQID_LOC	0
#define SYS_LDB_QID2VQID_RSVD0_LOC	5

#define SYS_VF_DIR_VQID_V(x) \
	(0x10000f1c + (x) * 0x1000)
#define SYS_VF_DIR_VQID_V_RST 0x0

#define SYS_VF_DIR_VQID_V_VQID_V	0x00000001
#define SYS_VF_DIR_VQID_V_RSVD0		0xFFFFFFFE
#define SYS_VF_DIR_VQID_V_VQID_V_LOC	0
#define SYS_VF_DIR_VQID_V_RSVD0_LOC	1

#define SYS_VF_DIR_VQID2QID(x) \
	(0x10000f20 + (x) * 0x1000)
#define SYS_VF_DIR_VQID2QID_RST 0x0

#define SYS_VF_DIR_VQID2QID_QID(ver) \
	(ver == DLB2_HW_V2 ? \
	 SYS_VF_DIR_VQID2QID_QID_V2 : \
	 SYS_VF_DIR_VQID2QID_QID_V2_5)
#define SYS_VF_DIR_VQID2QID_RSVD0(ver) \
	(ver == DLB2_HW_V2 ? \
	 SYS_VF_DIR_VQID2QID_RSVD0_V2 : \
	 SYS_VF_DIR_VQID2QID_RSVD0_V2_5)

#define SYS_VF_DIR_VQID2QID_QID_V2	0x0000003F
#define SYS_VF_DIR_VQID2QID_RSVD0_V2	0xFFFFFFC0
#define SYS_VF_DIR_VQID2QID_QID_V2_LOC		0
#define SYS_VF_DIR_VQID2QID_RSVD0_V2_LOC	6

#define SYS_VF_DIR_VQID2QID_QID_V2_5	0x0000007F
#define SYS_VF_DIR_VQID2QID_RSVD0_V2_5	0xFFFFFF80
#define SYS_VF_DIR_VQID2QID_QID_V2_5_LOC	0
#define SYS_VF_DIR_VQID2QID_RSVD0_V2_5_LOC	7

#define SYS_LDB_VASQID_V(x) \
	(0x10000f24 + (x) * 0x1000)
#define SYS_LDB_VASQID_V_RST 0x0

#define SYS_LDB_VASQID_V_VASQID_V	0x00000001
#define SYS_LDB_VASQID_V_RSVD0		0xFFFFFFFE
#define SYS_LDB_VASQID_V_VASQID_V_LOC	0
#define SYS_LDB_VASQID_V_RSVD0_LOC	1

#define SYS_DIR_VASQID_V(x) \
	(0x10000f28 + (x) * 0x1000)
#define SYS_DIR_VASQID_V_RST 0x0

#define SYS_DIR_VASQID_V_VASQID_V	0x00000001
#define SYS_DIR_VASQID_V_RSVD0		0xFFFFFFFE
#define SYS_DIR_VASQID_V_VASQID_V_LOC	0
#define SYS_DIR_VASQID_V_RSVD0_LOC	1

#define SYS_ALARM_VF_SYND2(x) \
	(0x10000f48 + (x) * 0x1000)
#define SYS_ALARM_VF_SYND2_RST 0x0

#define SYS_ALARM_VF_SYND2_LOCK_ID	0x0000FFFF
#define SYS_ALARM_VF_SYND2_DEBUG	0x00FF0000
#define SYS_ALARM_VF_SYND2_CQ_POP	0x01000000
#define SYS_ALARM_VF_SYND2_QE_UHL	0x02000000
#define SYS_ALARM_VF_SYND2_QE_ORSP	0x04000000
#define SYS_ALARM_VF_SYND2_QE_VALID	0x08000000
#define SYS_ALARM_VF_SYND2_ISZ		0x10000000
#define SYS_ALARM_VF_SYND2_DSI_ERROR	0x20000000
#define SYS_ALARM_VF_SYND2_DLBRSVD	0xC0000000
#define SYS_ALARM_VF_SYND2_LOCK_ID_LOC		0
#define SYS_ALARM_VF_SYND2_DEBUG_LOC		16
#define SYS_ALARM_VF_SYND2_CQ_POP_LOC		24
#define SYS_ALARM_VF_SYND2_QE_UHL_LOC		25
#define SYS_ALARM_VF_SYND2_QE_ORSP_LOC		26
#define SYS_ALARM_VF_SYND2_QE_VALID_LOC		27
#define SYS_ALARM_VF_SYND2_ISZ_LOC		28
#define SYS_ALARM_VF_SYND2_DSI_ERROR_LOC	29
#define SYS_ALARM_VF_SYND2_DLBRSVD_LOC		30

#define SYS_ALARM_VF_SYND1(x) \
	(0x10000f44 + (x) * 0x1000)
#define SYS_ALARM_VF_SYND1_RST 0x0

#define SYS_ALARM_VF_SYND1_DSI		0x0000FFFF
#define SYS_ALARM_VF_SYND1_QID		0x00FF0000
#define SYS_ALARM_VF_SYND1_QTYPE	0x03000000
#define SYS_ALARM_VF_SYND1_QPRI		0x1C000000
#define SYS_ALARM_VF_SYND1_MSG_TYPE	0xE0000000
#define SYS_ALARM_VF_SYND1_DSI_LOC	0
#define SYS_ALARM_VF_SYND1_QID_LOC	16
#define SYS_ALARM_VF_SYND1_QTYPE_LOC	24
#define SYS_ALARM_VF_SYND1_QPRI_LOC	26
#define SYS_ALARM_VF_SYND1_MSG_TYPE_LOC	29

#define SYS_ALARM_VF_SYND0(x) \
	(0x10000f40 + (x) * 0x1000)
#define SYS_ALARM_VF_SYND0_RST 0x0

#define SYS_ALARM_VF_SYND0_SYNDROME		0x000000FF
#define SYS_ALARM_VF_SYND0_RTYPE		0x00000300
#define SYS_ALARM_VF_SYND0_VF_SYND0_PARITY	0x00000400
#define SYS_ALARM_VF_SYND0_VF_SYND1_PARITY	0x00000800
#define SYS_ALARM_VF_SYND0_VF_SYND2_PARITY	0x00001000
#define SYS_ALARM_VF_SYND0_IS_LDB		0x00002000
#define SYS_ALARM_VF_SYND0_CLS			0x0000C000
#define SYS_ALARM_VF_SYND0_AID			0x003F0000
#define SYS_ALARM_VF_SYND0_UNIT			0x03C00000
#define SYS_ALARM_VF_SYND0_SOURCE		0x3C000000
#define SYS_ALARM_VF_SYND0_MORE			0x40000000
#define SYS_ALARM_VF_SYND0_VALID		0x80000000
#define SYS_ALARM_VF_SYND0_SYNDROME_LOC		0
#define SYS_ALARM_VF_SYND0_RTYPE_LOC		8
#define SYS_ALARM_VF_SYND0_VF_SYND0_PARITY_LOC	10
#define SYS_ALARM_VF_SYND0_VF_SYND1_PARITY_LOC	11
#define SYS_ALARM_VF_SYND0_VF_SYND2_PARITY_LOC	12
#define SYS_ALARM_VF_SYND0_IS_LDB_LOC		13
#define SYS_ALARM_VF_SYND0_CLS_LOC		14
#define SYS_ALARM_VF_SYND0_AID_LOC		16
#define SYS_ALARM_VF_SYND0_UNIT_LOC		22
#define SYS_ALARM_VF_SYND0_SOURCE_LOC		26
#define SYS_ALARM_VF_SYND0_MORE_LOC		30
#define SYS_ALARM_VF_SYND0_VALID_LOC		31

#define SYS_LDB_QID_CFG_V(x) \
	(0x10000f58 + (x) * 0x1000)
#define SYS_LDB_QID_CFG_V_RST 0x0

#define SYS_LDB_QID_CFG_V_SN_CFG_V	0x00000001
#define SYS_LDB_QID_CFG_V_FID_CFG_V	0x00000002
#define SYS_LDB_QID_CFG_V_RSVD0		0xFFFFFFFC
#define SYS_LDB_QID_CFG_V_SN_CFG_V_LOC	0
#define SYS_LDB_QID_CFG_V_FID_CFG_V_LOC	1
#define SYS_LDB_QID_CFG_V_RSVD0_LOC	2

#define SYS_LDB_QID_ITS(x) \
	(0x10000f54 + (x) * 0x1000)
#define SYS_LDB_QID_ITS_RST 0x0

#define SYS_LDB_QID_ITS_QID_ITS	0x00000001
#define SYS_LDB_QID_ITS_RSVD0	0xFFFFFFFE
#define SYS_LDB_QID_ITS_QID_ITS_LOC	0
#define SYS_LDB_QID_ITS_RSVD0_LOC	1

#define SYS_LDB_QID_V(x) \
	(0x10000f50 + (x) * 0x1000)
#define SYS_LDB_QID_V_RST 0x0

#define SYS_LDB_QID_V_QID_V	0x00000001
#define SYS_LDB_QID_V_RSVD0	0xFFFFFFFE
#define SYS_LDB_QID_V_QID_V_LOC	0
#define SYS_LDB_QID_V_RSVD0_LOC	1

#define SYS_DIR_QID_ITS(x) \
	(0x10000f64 + (x) * 0x1000)
#define SYS_DIR_QID_ITS_RST 0x0

#define SYS_DIR_QID_ITS_QID_ITS	0x00000001
#define SYS_DIR_QID_ITS_RSVD0	0xFFFFFFFE
#define SYS_DIR_QID_ITS_QID_ITS_LOC	0
#define SYS_DIR_QID_ITS_RSVD0_LOC	1

#define SYS_DIR_QID_V(x) \
	(0x10000f60 + (x) * 0x1000)
#define SYS_DIR_QID_V_RST 0x0

#define SYS_DIR_QID_V_QID_V	0x00000001
#define SYS_DIR_QID_V_RSVD0	0xFFFFFFFE
#define SYS_DIR_QID_V_QID_V_LOC	0
#define SYS_DIR_QID_V_RSVD0_LOC	1

#define SYS_LDB_CQ_AI_DATA(x) \
	(0x10000fa8 + (x) * 0x1000)
#define SYS_LDB_CQ_AI_DATA_RST 0x0

#define SYS_LDB_CQ_AI_DATA_CQ_AI_DATA	0xFFFFFFFF
#define SYS_LDB_CQ_AI_DATA_CQ_AI_DATA_LOC	0

#define SYS_LDB_CQ_AI_ADDR(x) \
	(0x10000fa4 + (x) * 0x1000)
#define SYS_LDB_CQ_AI_ADDR_RST 0x0

#define SYS_LDB_CQ_AI_ADDR_RSVD1	0x00000003
#define SYS_LDB_CQ_AI_ADDR_CQ_AI_ADDR	0x000FFFFC
#define SYS_LDB_CQ_AI_ADDR_RSVD0	0xFFF00000
#define SYS_LDB_CQ_AI_ADDR_RSVD1_LOC		0
#define SYS_LDB_CQ_AI_ADDR_CQ_AI_ADDR_LOC	2
#define SYS_LDB_CQ_AI_ADDR_RSVD0_LOC		20

#define V2SYS_LDB_CQ_PASID(x) \
	(0x10000fa0 + (x) * 0x1000)
#define V2_5SYS_LDB_CQ_PASID(x) \
	(0x10000f9c + (x) * 0x1000)
#define SYS_LDB_CQ_PASID(ver, x) \
	(ver == DLB2_HW_V2 ? \
	 V2SYS_LDB_CQ_PASID(x) : \
	 V2_5SYS_LDB_CQ_PASID(x))
#define SYS_LDB_CQ_PASID_RST 0x0

#define SYS_LDB_CQ_PASID_PASID		0x000FFFFF
#define SYS_LDB_CQ_PASID_EXE_REQ	0x00100000
#define SYS_LDB_CQ_PASID_PRIV_REQ	0x00200000
#define SYS_LDB_CQ_PASID_FMT2		0x00400000
#define SYS_LDB_CQ_PASID_RSVD0		0xFF800000
#define SYS_LDB_CQ_PASID_PASID_LOC	0
#define SYS_LDB_CQ_PASID_EXE_REQ_LOC	20
#define SYS_LDB_CQ_PASID_PRIV_REQ_LOC	21
#define SYS_LDB_CQ_PASID_FMT2_LOC	22
#define SYS_LDB_CQ_PASID_RSVD0_LOC	23

#define SYS_LDB_CQ_AT(x) \
	(0x10000f9c + (x) * 0x1000)
#define SYS_LDB_CQ_AT_RST 0x0

#define SYS_LDB_CQ_AT_CQ_AT	0x00000003
#define SYS_LDB_CQ_AT_RSVD0	0xFFFFFFFC
#define SYS_LDB_CQ_AT_CQ_AT_LOC	0
#define SYS_LDB_CQ_AT_RSVD0_LOC	2

#define SYS_LDB_CQ_ISR(x) \
	(0x10000f98 + (x) * 0x1000)
#define SYS_LDB_CQ_ISR_RST 0x0
/* CQ Interrupt Modes */
#define DLB2_CQ_ISR_MODE_DIS  0
#define DLB2_CQ_ISR_MODE_MSI  1
#define DLB2_CQ_ISR_MODE_MSIX 2
#define DLB2_CQ_ISR_MODE_ADI  3

#define SYS_LDB_CQ_ISR_VECTOR	0x0000003F
#define SYS_LDB_CQ_ISR_VF	0x000003C0
#define SYS_LDB_CQ_ISR_EN_CODE	0x00000C00
#define SYS_LDB_CQ_ISR_RSVD0	0xFFFFF000
#define SYS_LDB_CQ_ISR_VECTOR_LOC	0
#define SYS_LDB_CQ_ISR_VF_LOC		6
#define SYS_LDB_CQ_ISR_EN_CODE_LOC	10
#define SYS_LDB_CQ_ISR_RSVD0_LOC	12

#define SYS_LDB_CQ2VF_PF_RO(x) \
	(0x10000f94 + (x) * 0x1000)
#define SYS_LDB_CQ2VF_PF_RO_RST 0x0

#define SYS_LDB_CQ2VF_PF_RO_VF		0x0000000F
#define SYS_LDB_CQ2VF_PF_RO_IS_PF	0x00000010
#define SYS_LDB_CQ2VF_PF_RO_RO		0x00000020
#define SYS_LDB_CQ2VF_PF_RO_RSVD0	0xFFFFFFC0
#define SYS_LDB_CQ2VF_PF_RO_VF_LOC	0
#define SYS_LDB_CQ2VF_PF_RO_IS_PF_LOC	4
#define SYS_LDB_CQ2VF_PF_RO_RO_LOC	5
#define SYS_LDB_CQ2VF_PF_RO_RSVD0_LOC	6

#define SYS_LDB_PP_V(x) \
	(0x10000f90 + (x) * 0x1000)
#define SYS_LDB_PP_V_RST 0x0

#define SYS_LDB_PP_V_PP_V	0x00000001
#define SYS_LDB_PP_V_RSVD0	0xFFFFFFFE
#define SYS_LDB_PP_V_PP_V_LOC	0
#define SYS_LDB_PP_V_RSVD0_LOC	1

#define SYS_LDB_PP2VDEV(x) \
	(0x10000f8c + (x) * 0x1000)
#define SYS_LDB_PP2VDEV_RST 0x0

#define SYS_LDB_PP2VDEV_VDEV	0x0000000F
#define SYS_LDB_PP2VDEV_RSVD0	0xFFFFFFF0
#define SYS_LDB_PP2VDEV_VDEV_LOC	0
#define SYS_LDB_PP2VDEV_RSVD0_LOC	4

#define SYS_LDB_PP2VAS(x) \
	(0x10000f88 + (x) * 0x1000)
#define SYS_LDB_PP2VAS_RST 0x0

#define SYS_LDB_PP2VAS_VAS	0x0000001F
#define SYS_LDB_PP2VAS_RSVD0	0xFFFFFFE0
#define SYS_LDB_PP2VAS_VAS_LOC		0
#define SYS_LDB_PP2VAS_RSVD0_LOC	5

#define SYS_LDB_CQ_ADDR_U(x) \
	(0x10000f84 + (x) * 0x1000)
#define SYS_LDB_CQ_ADDR_U_RST 0x0

#define SYS_LDB_CQ_ADDR_U_ADDR_U	0xFFFFFFFF
#define SYS_LDB_CQ_ADDR_U_ADDR_U_LOC	0

#define SYS_LDB_CQ_ADDR_L(x) \
	(0x10000f80 + (x) * 0x1000)
#define SYS_LDB_CQ_ADDR_L_RST 0x0

#define SYS_LDB_CQ_ADDR_L_RSVD0		0x0000003F
#define SYS_LDB_CQ_ADDR_L_ADDR_L	0xFFFFFFC0
#define SYS_LDB_CQ_ADDR_L_RSVD0_LOC	0
#define SYS_LDB_CQ_ADDR_L_ADDR_L_LOC	6

#define SYS_DIR_CQ_FMT(x) \
	(0x10000fec + (x) * 0x1000)
#define SYS_DIR_CQ_FMT_RST 0x0

#define SYS_DIR_CQ_FMT_KEEP_PF_PPID	0x00000001
#define SYS_DIR_CQ_FMT_RSVD0		0xFFFFFFFE
#define SYS_DIR_CQ_FMT_KEEP_PF_PPID_LOC	0
#define SYS_DIR_CQ_FMT_RSVD0_LOC	1

#define SYS_DIR_CQ_AI_DATA(x) \
	(0x10000fe8 + (x) * 0x1000)
#define SYS_DIR_CQ_AI_DATA_RST 0x0

#define SYS_DIR_CQ_AI_DATA_CQ_AI_DATA	0xFFFFFFFF
#define SYS_DIR_CQ_AI_DATA_CQ_AI_DATA_LOC	0

#define SYS_DIR_CQ_AI_ADDR(x) \
	(0x10000fe4 + (x) * 0x1000)
#define SYS_DIR_CQ_AI_ADDR_RST 0x0

#define SYS_DIR_CQ_AI_ADDR_RSVD1	0x00000003
#define SYS_DIR_CQ_AI_ADDR_CQ_AI_ADDR	0x000FFFFC
#define SYS_DIR_CQ_AI_ADDR_RSVD0	0xFFF00000
#define SYS_DIR_CQ_AI_ADDR_RSVD1_LOC		0
#define SYS_DIR_CQ_AI_ADDR_CQ_AI_ADDR_LOC	2
#define SYS_DIR_CQ_AI_ADDR_RSVD0_LOC		20

#define V2SYS_DIR_CQ_PASID(x) \
	(0x10000fe0 + (x) * 0x1000)
#define V2_5SYS_DIR_CQ_PASID(x) \
	(0x10000fdc + (x) * 0x1000)
#define SYS_DIR_CQ_PASID(ver, x) \
	(ver == DLB2_HW_V2 ? \
	 V2SYS_DIR_CQ_PASID(x) : \
	 V2_5SYS_DIR_CQ_PASID(x))
#define SYS_DIR_CQ_PASID_RST 0x0

#define SYS_DIR_CQ_PASID_PASID		0x000FFFFF
#define SYS_DIR_CQ_PASID_EXE_REQ	0x00100000
#define SYS_DIR_CQ_PASID_PRIV_REQ	0x00200000
#define SYS_DIR_CQ_PASID_FMT2		0x00400000
#define SYS_DIR_CQ_PASID_RSVD0		0xFF800000
#define SYS_DIR_CQ_PASID_PASID_LOC	0
#define SYS_DIR_CQ_PASID_EXE_REQ_LOC	20
#define SYS_DIR_CQ_PASID_PRIV_REQ_LOC	21
#define SYS_DIR_CQ_PASID_FMT2_LOC	22
#define SYS_DIR_CQ_PASID_RSVD0_LOC	23

#define SYS_DIR_CQ_AT(x) \
	(0x10000fdc + (x) * 0x1000)
#define SYS_DIR_CQ_AT_RST 0x0

#define SYS_DIR_CQ_AT_CQ_AT	0x00000003
#define SYS_DIR_CQ_AT_RSVD0	0xFFFFFFFC
#define SYS_DIR_CQ_AT_CQ_AT_LOC	0
#define SYS_DIR_CQ_AT_RSVD0_LOC	2

#define SYS_DIR_CQ_ISR(x) \
	(0x10000fd8 + (x) * 0x1000)
#define SYS_DIR_CQ_ISR_RST 0x0

#define SYS_DIR_CQ_ISR_VECTOR	0x0000003F
#define SYS_DIR_CQ_ISR_VF	0x000003C0
#define SYS_DIR_CQ_ISR_EN_CODE	0x00000C00
#define SYS_DIR_CQ_ISR_RSVD0	0xFFFFF000
#define SYS_DIR_CQ_ISR_VECTOR_LOC	0
#define SYS_DIR_CQ_ISR_VF_LOC		6
#define SYS_DIR_CQ_ISR_EN_CODE_LOC	10
#define SYS_DIR_CQ_ISR_RSVD0_LOC	12

#define SYS_DIR_CQ2VF_PF_RO(x) \
	(0x10000fd4 + (x) * 0x1000)
#define SYS_DIR_CQ2VF_PF_RO_RST 0x0

#define SYS_DIR_CQ2VF_PF_RO_VF		0x0000000F
#define SYS_DIR_CQ2VF_PF_RO_IS_PF	0x00000010
#define SYS_DIR_CQ2VF_PF_RO_RO		0x00000020
#define SYS_DIR_CQ2VF_PF_RO_RSVD0	0xFFFFFFC0
#define SYS_DIR_CQ2VF_PF_RO_VF_LOC	0
#define SYS_DIR_CQ2VF_PF_RO_IS_PF_LOC	4
#define SYS_DIR_CQ2VF_PF_RO_RO_LOC	5
#define SYS_DIR_CQ2VF_PF_RO_RSVD0_LOC	6

#define SYS_DIR_PP_V(x) \
	(0x10000fd0 + (x) * 0x1000)
#define SYS_DIR_PP_V_RST 0x0

#define SYS_DIR_PP_V_PP_V	0x00000001
#define SYS_DIR_PP_V_RSVD0	0xFFFFFFFE
#define SYS_DIR_PP_V_PP_V_LOC	0
#define SYS_DIR_PP_V_RSVD0_LOC	1

#define SYS_DIR_PP2VDEV(x) \
	(0x10000fcc + (x) * 0x1000)
#define SYS_DIR_PP2VDEV_RST 0x0

#define SYS_DIR_PP2VDEV_VDEV	0x0000000F
#define SYS_DIR_PP2VDEV_RSVD0	0xFFFFFFF0
#define SYS_DIR_PP2VDEV_VDEV_LOC	0
#define SYS_DIR_PP2VDEV_RSVD0_LOC	4

#define SYS_DIR_PP2VAS(x) \
	(0x10000fc8 + (x) * 0x1000)
#define SYS_DIR_PP2VAS_RST 0x0

#define SYS_DIR_PP2VAS_VAS	0x0000001F
#define SYS_DIR_PP2VAS_RSVD0	0xFFFFFFE0
#define SYS_DIR_PP2VAS_VAS_LOC		0
#define SYS_DIR_PP2VAS_RSVD0_LOC	5

#define SYS_DIR_CQ_ADDR_U(x) \
	(0x10000fc4 + (x) * 0x1000)
#define SYS_DIR_CQ_ADDR_U_RST 0x0

#define SYS_DIR_CQ_ADDR_U_ADDR_U	0xFFFFFFFF
#define SYS_DIR_CQ_ADDR_U_ADDR_U_LOC	0

#define SYS_DIR_CQ_ADDR_L(x) \
	(0x10000fc0 + (x) * 0x1000)
#define SYS_DIR_CQ_ADDR_L_RST 0x0

#define SYS_DIR_CQ_ADDR_L_RSVD0		0x0000003F
#define SYS_DIR_CQ_ADDR_L_ADDR_L	0xFFFFFFC0
#define SYS_DIR_CQ_ADDR_L_RSVD0_LOC	0
#define SYS_DIR_CQ_ADDR_L_ADDR_L_LOC	6

#define SYS_INGRESS_ALARM_ENBL 0x10000300
#define SYS_INGRESS_ALARM_ENBL_RST 0x0

#define SYS_INGRESS_ALARM_ENBL_ILLEGAL_HCW		0x00000001
#define SYS_INGRESS_ALARM_ENBL_ILLEGAL_PP		0x00000002
#define SYS_INGRESS_ALARM_ENBL_ILLEGAL_PASID		0x00000004
#define SYS_INGRESS_ALARM_ENBL_ILLEGAL_QID		0x00000008
#define SYS_INGRESS_ALARM_ENBL_DISABLED_QID		0x00000010
#define SYS_INGRESS_ALARM_ENBL_ILLEGAL_LDB_QID_CFG	0x00000020
#define SYS_INGRESS_ALARM_ENBL_RSVD0			0xFFFFFFC0
#define SYS_INGRESS_ALARM_ENBL_ILLEGAL_HCW_LOC		0
#define SYS_INGRESS_ALARM_ENBL_ILLEGAL_PP_LOC		1
#define SYS_INGRESS_ALARM_ENBL_ILLEGAL_PASID_LOC	2
#define SYS_INGRESS_ALARM_ENBL_ILLEGAL_QID_LOC		3
#define SYS_INGRESS_ALARM_ENBL_DISABLED_QID_LOC		4
#define SYS_INGRESS_ALARM_ENBL_ILLEGAL_LDB_QID_CFG_LOC	5
#define SYS_INGRESS_ALARM_ENBL_RSVD0_LOC		6

#define SYS_MSIX_ACK 0x10000400
#define SYS_MSIX_ACK_RST 0x0

#define SYS_MSIX_ACK_MSIX_0_ACK	0x00000001
#define SYS_MSIX_ACK_MSIX_1_ACK	0x00000002
#define SYS_MSIX_ACK_RSVD0	0xFFFFFFFC
#define SYS_MSIX_ACK_MSIX_0_ACK_LOC	0
#define SYS_MSIX_ACK_MSIX_1_ACK_LOC	1
#define SYS_MSIX_ACK_RSVD0_LOC		2

#define SYS_MSIX_PASSTHRU 0x10000404
#define SYS_MSIX_PASSTHRU_RST 0x0

#define SYS_MSIX_PASSTHRU_MSIX_0_PASSTHRU	0x00000001
#define SYS_MSIX_PASSTHRU_MSIX_1_PASSTHRU	0x00000002
#define SYS_MSIX_PASSTHRU_RSVD0			0xFFFFFFFC
#define SYS_MSIX_PASSTHRU_MSIX_0_PASSTHRU_LOC	0
#define SYS_MSIX_PASSTHRU_MSIX_1_PASSTHRU_LOC	1
#define SYS_MSIX_PASSTHRU_RSVD0_LOC		2

#define SYS_MSIX_MODE 0x10000408
#define SYS_MSIX_MODE_RST 0x0
/* MSI-X Modes */
#define DLB2_MSIX_MODE_PACKED     0
#define DLB2_MSIX_MODE_COMPRESSED 1

#define SYS_MSIX_MODE_MODE(ver) \
	(ver == DLB2_HW_V2 ? \
	 SYS_MSIX_MODE_MODE_V2 : \
	 SYS_MSIX_MODE_MODE_V2_5)
#define SYS_MSIX_MODE_POLL_MODE(ver) \
	(ver == DLB2_HW_V2 ? \
	 SYS_MSIX_MODE_POLL_MODE_V2 : \
	 SYS_MSIX_MODE_POLL_MODE_V2_5)
#define SYS_MSIX_MODE_POLL_MASK(ver) \
	(ver == DLB2_HW_V2 ? \
	 SYS_MSIX_MODE_POLL_MASK_V2 : \
	 SYS_MSIX_MODE_POLL_MASK_V2_5)
#define SYS_MSIX_MODE_POLL_LOCK(ver) \
	(ver == DLB2_HW_V2 ? \
	 SYS_MSIX_MODE_POLL_LOCK_V2 : \
	 SYS_MSIX_MODE_POLL_LOCK_V2_5)
#define SYS_MSIX_MODE_RSVD0(ver) \
	(ver == DLB2_HW_V2 ? \
	 SYS_MSIX_MODE_RSVD0_V2 : \
	 SYS_MSIX_MODE_RSVD0_V2_5)

#define SYS_MSIX_MODE_MODE_V2	0x00000001
#define SYS_MSIX_MODE_POLL_MODE_V2	0x00000002
#define SYS_MSIX_MODE_POLL_MASK_V2	0x00000004
#define SYS_MSIX_MODE_POLL_LOCK_V2	0x00000008
#define SYS_MSIX_MODE_RSVD0_V2	0xFFFFFFF0
#define SYS_MSIX_MODE_MODE_V2_LOC	0
#define SYS_MSIX_MODE_POLL_MODE_V2_LOC	1
#define SYS_MSIX_MODE_POLL_MASK_V2_LOC	2
#define SYS_MSIX_MODE_POLL_LOCK_V2_LOC	3
#define SYS_MSIX_MODE_RSVD0_V2_LOC	4

#define SYS_MSIX_MODE_MODE_V2_5	0x00000001
#define SYS_MSIX_MODE_IMS_POLLING_V2_5	0x00000002
#define SYS_MSIX_MODE_RSVD0_V2_5	0xFFFFFFFC
#define SYS_MSIX_MODE_MODE_V2_5_LOC		0
#define SYS_MSIX_MODE_IMS_POLLING_V2_5_LOC	1
#define SYS_MSIX_MODE_RSVD0_V2_5_LOC		2

#define SYS_DIR_CQ_31_0_OCC_INT_STS 0x10000440
#define SYS_DIR_CQ_31_0_OCC_INT_STS_RST 0x0

#define SYS_DIR_CQ_31_0_OCC_INT_STS_CQ_0_OCC_INT	0x00000001
#define SYS_DIR_CQ_31_0_OCC_INT_STS_CQ_1_OCC_INT	0x00000002
#define SYS_DIR_CQ_31_0_OCC_INT_STS_CQ_2_OCC_INT	0x00000004
#define SYS_DIR_CQ_31_0_OCC_INT_STS_CQ_3_OCC_INT	0x00000008
#define SYS_DIR_CQ_31_0_OCC_INT_STS_CQ_4_OCC_INT	0x00000010
#define SYS_DIR_CQ_31_0_OCC_INT_STS_CQ_5_OCC_INT	0x00000020
#define SYS_DIR_CQ_31_0_OCC_INT_STS_CQ_6_OCC_INT	0x00000040
#define SYS_DIR_CQ_31_0_OCC_INT_STS_CQ_7_OCC_INT	0x00000080
#define SYS_DIR_CQ_31_0_OCC_INT_STS_CQ_8_OCC_INT	0x00000100
#define SYS_DIR_CQ_31_0_OCC_INT_STS_CQ_9_OCC_INT	0x00000200
#define SYS_DIR_CQ_31_0_OCC_INT_STS_CQ_10_OCC_INT	0x00000400
#define SYS_DIR_CQ_31_0_OCC_INT_STS_CQ_11_OCC_INT	0x00000800
#define SYS_DIR_CQ_31_0_OCC_INT_STS_CQ_12_OCC_INT	0x00001000
#define SYS_DIR_CQ_31_0_OCC_INT_STS_CQ_13_OCC_INT	0x00002000
#define SYS_DIR_CQ_31_0_OCC_INT_STS_CQ_14_OCC_INT	0x00004000
#define SYS_DIR_CQ_31_0_OCC_INT_STS_CQ_15_OCC_INT	0x00008000
#define SYS_DIR_CQ_31_0_OCC_INT_STS_CQ_16_OCC_INT	0x00010000
#define SYS_DIR_CQ_31_0_OCC_INT_STS_CQ_17_OCC_INT	0x00020000
#define SYS_DIR_CQ_31_0_OCC_INT_STS_CQ_18_OCC_INT	0x00040000
#define SYS_DIR_CQ_31_0_OCC_INT_STS_CQ_19_OCC_INT	0x00080000
#define SYS_DIR_CQ_31_0_OCC_INT_STS_CQ_20_OCC_INT	0x00100000
#define SYS_DIR_CQ_31_0_OCC_INT_STS_CQ_21_OCC_INT	0x00200000
#define SYS_DIR_CQ_31_0_OCC_INT_STS_CQ_22_OCC_INT	0x00400000
#define SYS_DIR_CQ_31_0_OCC_INT_STS_CQ_23_OCC_INT	0x00800000
#define SYS_DIR_CQ_31_0_OCC_INT_STS_CQ_24_OCC_INT	0x01000000
#define SYS_DIR_CQ_31_0_OCC_INT_STS_CQ_25_OCC_INT	0x02000000
#define SYS_DIR_CQ_31_0_OCC_INT_STS_CQ_26_OCC_INT	0x04000000
#define SYS_DIR_CQ_31_0_OCC_INT_STS_CQ_27_OCC_INT	0x08000000
#define SYS_DIR_CQ_31_0_OCC_INT_STS_CQ_28_OCC_INT	0x10000000
#define SYS_DIR_CQ_31_0_OCC_INT_STS_CQ_29_OCC_INT	0x20000000
#define SYS_DIR_CQ_31_0_OCC_INT_STS_CQ_30_OCC_INT	0x40000000
#define SYS_DIR_CQ_31_0_OCC_INT_STS_CQ_31_OCC_INT	0x80000000
#define SYS_DIR_CQ_31_0_OCC_INT_STS_CQ_0_OCC_INT_LOC	0
#define SYS_DIR_CQ_31_0_OCC_INT_STS_CQ_1_OCC_INT_LOC	1
#define SYS_DIR_CQ_31_0_OCC_INT_STS_CQ_2_OCC_INT_LOC	2
#define SYS_DIR_CQ_31_0_OCC_INT_STS_CQ_3_OCC_INT_LOC	3
#define SYS_DIR_CQ_31_0_OCC_INT_STS_CQ_4_OCC_INT_LOC	4
#define SYS_DIR_CQ_31_0_OCC_INT_STS_CQ_5_OCC_INT_LOC	5
#define SYS_DIR_CQ_31_0_OCC_INT_STS_CQ_6_OCC_INT_LOC	6
#define SYS_DIR_CQ_31_0_OCC_INT_STS_CQ_7_OCC_INT_LOC	7
#define SYS_DIR_CQ_31_0_OCC_INT_STS_CQ_8_OCC_INT_LOC	8
#define SYS_DIR_CQ_31_0_OCC_INT_STS_CQ_9_OCC_INT_LOC	9
#define SYS_DIR_CQ_31_0_OCC_INT_STS_CQ_10_OCC_INT_LOC	10
#define SYS_DIR_CQ_31_0_OCC_INT_STS_CQ_11_OCC_INT_LOC	11
#define SYS_DIR_CQ_31_0_OCC_INT_STS_CQ_12_OCC_INT_LOC	12
#define SYS_DIR_CQ_31_0_OCC_INT_STS_CQ_13_OCC_INT_LOC	13
#define SYS_DIR_CQ_31_0_OCC_INT_STS_CQ_14_OCC_INT_LOC	14
#define SYS_DIR_CQ_31_0_OCC_INT_STS_CQ_15_OCC_INT_LOC	15
#define SYS_DIR_CQ_31_0_OCC_INT_STS_CQ_16_OCC_INT_LOC	16
#define SYS_DIR_CQ_31_0_OCC_INT_STS_CQ_17_OCC_INT_LOC	17
#define SYS_DIR_CQ_31_0_OCC_INT_STS_CQ_18_OCC_INT_LOC	18
#define SYS_DIR_CQ_31_0_OCC_INT_STS_CQ_19_OCC_INT_LOC	19
#define SYS_DIR_CQ_31_0_OCC_INT_STS_CQ_20_OCC_INT_LOC	20
#define SYS_DIR_CQ_31_0_OCC_INT_STS_CQ_21_OCC_INT_LOC	21
#define SYS_DIR_CQ_31_0_OCC_INT_STS_CQ_22_OCC_INT_LOC	22
#define SYS_DIR_CQ_31_0_OCC_INT_STS_CQ_23_OCC_INT_LOC	23
#define SYS_DIR_CQ_31_0_OCC_INT_STS_CQ_24_OCC_INT_LOC	24
#define SYS_DIR_CQ_31_0_OCC_INT_STS_CQ_25_OCC_INT_LOC	25
#define SYS_DIR_CQ_31_0_OCC_INT_STS_CQ_26_OCC_INT_LOC	26
#define SYS_DIR_CQ_31_0_OCC_INT_STS_CQ_27_OCC_INT_LOC	27
#define SYS_DIR_CQ_31_0_OCC_INT_STS_CQ_28_OCC_INT_LOC	28
#define SYS_DIR_CQ_31_0_OCC_INT_STS_CQ_29_OCC_INT_LOC	29
#define SYS_DIR_CQ_31_0_OCC_INT_STS_CQ_30_OCC_INT_LOC	30
#define SYS_DIR_CQ_31_0_OCC_INT_STS_CQ_31_OCC_INT_LOC	31

#define SYS_DIR_CQ_63_32_OCC_INT_STS 0x10000444
#define SYS_DIR_CQ_63_32_OCC_INT_STS_RST 0x0

#define SYS_DIR_CQ_63_32_OCC_INT_STS_CQ_32_OCC_INT	0x00000001
#define SYS_DIR_CQ_63_32_OCC_INT_STS_CQ_33_OCC_INT	0x00000002
#define SYS_DIR_CQ_63_32_OCC_INT_STS_CQ_34_OCC_INT	0x00000004
#define SYS_DIR_CQ_63_32_OCC_INT_STS_CQ_35_OCC_INT	0x00000008
#define SYS_DIR_CQ_63_32_OCC_INT_STS_CQ_36_OCC_INT	0x00000010
#define SYS_DIR_CQ_63_32_OCC_INT_STS_CQ_37_OCC_INT	0x00000020
#define SYS_DIR_CQ_63_32_OCC_INT_STS_CQ_38_OCC_INT	0x00000040
#define SYS_DIR_CQ_63_32_OCC_INT_STS_CQ_39_OCC_INT	0x00000080
#define SYS_DIR_CQ_63_32_OCC_INT_STS_CQ_40_OCC_INT	0x00000100
#define SYS_DIR_CQ_63_32_OCC_INT_STS_CQ_41_OCC_INT	0x00000200
#define SYS_DIR_CQ_63_32_OCC_INT_STS_CQ_42_OCC_INT	0x00000400
#define SYS_DIR_CQ_63_32_OCC_INT_STS_CQ_43_OCC_INT	0x00000800
#define SYS_DIR_CQ_63_32_OCC_INT_STS_CQ_44_OCC_INT	0x00001000
#define SYS_DIR_CQ_63_32_OCC_INT_STS_CQ_45_OCC_INT	0x00002000
#define SYS_DIR_CQ_63_32_OCC_INT_STS_CQ_46_OCC_INT	0x00004000
#define SYS_DIR_CQ_63_32_OCC_INT_STS_CQ_47_OCC_INT	0x00008000
#define SYS_DIR_CQ_63_32_OCC_INT_STS_CQ_48_OCC_INT	0x00010000
#define SYS_DIR_CQ_63_32_OCC_INT_STS_CQ_49_OCC_INT	0x00020000
#define SYS_DIR_CQ_63_32_OCC_INT_STS_CQ_50_OCC_INT	0x00040000
#define SYS_DIR_CQ_63_32_OCC_INT_STS_CQ_51_OCC_INT	0x00080000
#define SYS_DIR_CQ_63_32_OCC_INT_STS_CQ_52_OCC_INT	0x00100000
#define SYS_DIR_CQ_63_32_OCC_INT_STS_CQ_53_OCC_INT	0x00200000
#define SYS_DIR_CQ_63_32_OCC_INT_STS_CQ_54_OCC_INT	0x00400000
#define SYS_DIR_CQ_63_32_OCC_INT_STS_CQ_55_OCC_INT	0x00800000
#define SYS_DIR_CQ_63_32_OCC_INT_STS_CQ_56_OCC_INT	0x01000000
#define SYS_DIR_CQ_63_32_OCC_INT_STS_CQ_57_OCC_INT	0x02000000
#define SYS_DIR_CQ_63_32_OCC_INT_STS_CQ_58_OCC_INT	0x04000000
#define SYS_DIR_CQ_63_32_OCC_INT_STS_CQ_59_OCC_INT	0x08000000
#define SYS_DIR_CQ_63_32_OCC_INT_STS_CQ_60_OCC_INT	0x10000000
#define SYS_DIR_CQ_63_32_OCC_INT_STS_CQ_61_OCC_INT	0x20000000
#define SYS_DIR_CQ_63_32_OCC_INT_STS_CQ_62_OCC_INT	0x40000000
#define SYS_DIR_CQ_63_32_OCC_INT_STS_CQ_63_OCC_INT	0x80000000
#define SYS_DIR_CQ_63_32_OCC_INT_STS_CQ_32_OCC_INT_LOC	0
#define SYS_DIR_CQ_63_32_OCC_INT_STS_CQ_33_OCC_INT_LOC	1
#define SYS_DIR_CQ_63_32_OCC_INT_STS_CQ_34_OCC_INT_LOC	2
#define SYS_DIR_CQ_63_32_OCC_INT_STS_CQ_35_OCC_INT_LOC	3
#define SYS_DIR_CQ_63_32_OCC_INT_STS_CQ_36_OCC_INT_LOC	4
#define SYS_DIR_CQ_63_32_OCC_INT_STS_CQ_37_OCC_INT_LOC	5
#define SYS_DIR_CQ_63_32_OCC_INT_STS_CQ_38_OCC_INT_LOC	6
#define SYS_DIR_CQ_63_32_OCC_INT_STS_CQ_39_OCC_INT_LOC	7
#define SYS_DIR_CQ_63_32_OCC_INT_STS_CQ_40_OCC_INT_LOC	8
#define SYS_DIR_CQ_63_32_OCC_INT_STS_CQ_41_OCC_INT_LOC	9
#define SYS_DIR_CQ_63_32_OCC_INT_STS_CQ_42_OCC_INT_LOC	10
#define SYS_DIR_CQ_63_32_OCC_INT_STS_CQ_43_OCC_INT_LOC	11
#define SYS_DIR_CQ_63_32_OCC_INT_STS_CQ_44_OCC_INT_LOC	12
#define SYS_DIR_CQ_63_32_OCC_INT_STS_CQ_45_OCC_INT_LOC	13
#define SYS_DIR_CQ_63_32_OCC_INT_STS_CQ_46_OCC_INT_LOC	14
#define SYS_DIR_CQ_63_32_OCC_INT_STS_CQ_47_OCC_INT_LOC	15
#define SYS_DIR_CQ_63_32_OCC_INT_STS_CQ_48_OCC_INT_LOC	16
#define SYS_DIR_CQ_63_32_OCC_INT_STS_CQ_49_OCC_INT_LOC	17
#define SYS_DIR_CQ_63_32_OCC_INT_STS_CQ_50_OCC_INT_LOC	18
#define SYS_DIR_CQ_63_32_OCC_INT_STS_CQ_51_OCC_INT_LOC	19
#define SYS_DIR_CQ_63_32_OCC_INT_STS_CQ_52_OCC_INT_LOC	20
#define SYS_DIR_CQ_63_32_OCC_INT_STS_CQ_53_OCC_INT_LOC	21
#define SYS_DIR_CQ_63_32_OCC_INT_STS_CQ_54_OCC_INT_LOC	22
#define SYS_DIR_CQ_63_32_OCC_INT_STS_CQ_55_OCC_INT_LOC	23
#define SYS_DIR_CQ_63_32_OCC_INT_STS_CQ_56_OCC_INT_LOC	24
#define SYS_DIR_CQ_63_32_OCC_INT_STS_CQ_57_OCC_INT_LOC	25
#define SYS_DIR_CQ_63_32_OCC_INT_STS_CQ_58_OCC_INT_LOC	26
#define SYS_DIR_CQ_63_32_OCC_INT_STS_CQ_59_OCC_INT_LOC	27
#define SYS_DIR_CQ_63_32_OCC_INT_STS_CQ_60_OCC_INT_LOC	28
#define SYS_DIR_CQ_63_32_OCC_INT_STS_CQ_61_OCC_INT_LOC	29
#define SYS_DIR_CQ_63_32_OCC_INT_STS_CQ_62_OCC_INT_LOC	30
#define SYS_DIR_CQ_63_32_OCC_INT_STS_CQ_63_OCC_INT_LOC	31

#define SYS_LDB_CQ_31_0_OCC_INT_STS 0x10000460
#define SYS_LDB_CQ_31_0_OCC_INT_STS_RST 0x0

#define SYS_LDB_CQ_31_0_OCC_INT_STS_CQ_0_OCC_INT	0x00000001
#define SYS_LDB_CQ_31_0_OCC_INT_STS_CQ_1_OCC_INT	0x00000002
#define SYS_LDB_CQ_31_0_OCC_INT_STS_CQ_2_OCC_INT	0x00000004
#define SYS_LDB_CQ_31_0_OCC_INT_STS_CQ_3_OCC_INT	0x00000008
#define SYS_LDB_CQ_31_0_OCC_INT_STS_CQ_4_OCC_INT	0x00000010
#define SYS_LDB_CQ_31_0_OCC_INT_STS_CQ_5_OCC_INT	0x00000020
#define SYS_LDB_CQ_31_0_OCC_INT_STS_CQ_6_OCC_INT	0x00000040
#define SYS_LDB_CQ_31_0_OCC_INT_STS_CQ_7_OCC_INT	0x00000080
#define SYS_LDB_CQ_31_0_OCC_INT_STS_CQ_8_OCC_INT	0x00000100
#define SYS_LDB_CQ_31_0_OCC_INT_STS_CQ_9_OCC_INT	0x00000200
#define SYS_LDB_CQ_31_0_OCC_INT_STS_CQ_10_OCC_INT	0x00000400
#define SYS_LDB_CQ_31_0_OCC_INT_STS_CQ_11_OCC_INT	0x00000800
#define SYS_LDB_CQ_31_0_OCC_INT_STS_CQ_12_OCC_INT	0x00001000
#define SYS_LDB_CQ_31_0_OCC_INT_STS_CQ_13_OCC_INT	0x00002000
#define SYS_LDB_CQ_31_0_OCC_INT_STS_CQ_14_OCC_INT	0x00004000
#define SYS_LDB_CQ_31_0_OCC_INT_STS_CQ_15_OCC_INT	0x00008000
#define SYS_LDB_CQ_31_0_OCC_INT_STS_CQ_16_OCC_INT	0x00010000
#define SYS_LDB_CQ_31_0_OCC_INT_STS_CQ_17_OCC_INT	0x00020000
#define SYS_LDB_CQ_31_0_OCC_INT_STS_CQ_18_OCC_INT	0x00040000
#define SYS_LDB_CQ_31_0_OCC_INT_STS_CQ_19_OCC_INT	0x00080000
#define SYS_LDB_CQ_31_0_OCC_INT_STS_CQ_20_OCC_INT	0x00100000
#define SYS_LDB_CQ_31_0_OCC_INT_STS_CQ_21_OCC_INT	0x00200000
#define SYS_LDB_CQ_31_0_OCC_INT_STS_CQ_22_OCC_INT	0x00400000
#define SYS_LDB_CQ_31_0_OCC_INT_STS_CQ_23_OCC_INT	0x00800000
#define SYS_LDB_CQ_31_0_OCC_INT_STS_CQ_24_OCC_INT	0x01000000
#define SYS_LDB_CQ_31_0_OCC_INT_STS_CQ_25_OCC_INT	0x02000000
#define SYS_LDB_CQ_31_0_OCC_INT_STS_CQ_26_OCC_INT	0x04000000
#define SYS_LDB_CQ_31_0_OCC_INT_STS_CQ_27_OCC_INT	0x08000000
#define SYS_LDB_CQ_31_0_OCC_INT_STS_CQ_28_OCC_INT	0x10000000
#define SYS_LDB_CQ_31_0_OCC_INT_STS_CQ_29_OCC_INT	0x20000000
#define SYS_LDB_CQ_31_0_OCC_INT_STS_CQ_30_OCC_INT	0x40000000
#define SYS_LDB_CQ_31_0_OCC_INT_STS_CQ_31_OCC_INT	0x80000000
#define SYS_LDB_CQ_31_0_OCC_INT_STS_CQ_0_OCC_INT_LOC	0
#define SYS_LDB_CQ_31_0_OCC_INT_STS_CQ_1_OCC_INT_LOC	1
#define SYS_LDB_CQ_31_0_OCC_INT_STS_CQ_2_OCC_INT_LOC	2
#define SYS_LDB_CQ_31_0_OCC_INT_STS_CQ_3_OCC_INT_LOC	3
#define SYS_LDB_CQ_31_0_OCC_INT_STS_CQ_4_OCC_INT_LOC	4
#define SYS_LDB_CQ_31_0_OCC_INT_STS_CQ_5_OCC_INT_LOC	5
#define SYS_LDB_CQ_31_0_OCC_INT_STS_CQ_6_OCC_INT_LOC	6
#define SYS_LDB_CQ_31_0_OCC_INT_STS_CQ_7_OCC_INT_LOC	7
#define SYS_LDB_CQ_31_0_OCC_INT_STS_CQ_8_OCC_INT_LOC	8
#define SYS_LDB_CQ_31_0_OCC_INT_STS_CQ_9_OCC_INT_LOC	9
#define SYS_LDB_CQ_31_0_OCC_INT_STS_CQ_10_OCC_INT_LOC	10
#define SYS_LDB_CQ_31_0_OCC_INT_STS_CQ_11_OCC_INT_LOC	11
#define SYS_LDB_CQ_31_0_OCC_INT_STS_CQ_12_OCC_INT_LOC	12
#define SYS_LDB_CQ_31_0_OCC_INT_STS_CQ_13_OCC_INT_LOC	13
#define SYS_LDB_CQ_31_0_OCC_INT_STS_CQ_14_OCC_INT_LOC	14
#define SYS_LDB_CQ_31_0_OCC_INT_STS_CQ_15_OCC_INT_LOC	15
#define SYS_LDB_CQ_31_0_OCC_INT_STS_CQ_16_OCC_INT_LOC	16
#define SYS_LDB_CQ_31_0_OCC_INT_STS_CQ_17_OCC_INT_LOC	17
#define SYS_LDB_CQ_31_0_OCC_INT_STS_CQ_18_OCC_INT_LOC	18
#define SYS_LDB_CQ_31_0_OCC_INT_STS_CQ_19_OCC_INT_LOC	19
#define SYS_LDB_CQ_31_0_OCC_INT_STS_CQ_20_OCC_INT_LOC	20
#define SYS_LDB_CQ_31_0_OCC_INT_STS_CQ_21_OCC_INT_LOC	21
#define SYS_LDB_CQ_31_0_OCC_INT_STS_CQ_22_OCC_INT_LOC	22
#define SYS_LDB_CQ_31_0_OCC_INT_STS_CQ_23_OCC_INT_LOC	23
#define SYS_LDB_CQ_31_0_OCC_INT_STS_CQ_24_OCC_INT_LOC	24
#define SYS_LDB_CQ_31_0_OCC_INT_STS_CQ_25_OCC_INT_LOC	25
#define SYS_LDB_CQ_31_0_OCC_INT_STS_CQ_26_OCC_INT_LOC	26
#define SYS_LDB_CQ_31_0_OCC_INT_STS_CQ_27_OCC_INT_LOC	27
#define SYS_LDB_CQ_31_0_OCC_INT_STS_CQ_28_OCC_INT_LOC	28
#define SYS_LDB_CQ_31_0_OCC_INT_STS_CQ_29_OCC_INT_LOC	29
#define SYS_LDB_CQ_31_0_OCC_INT_STS_CQ_30_OCC_INT_LOC	30
#define SYS_LDB_CQ_31_0_OCC_INT_STS_CQ_31_OCC_INT_LOC	31

#define SYS_LDB_CQ_63_32_OCC_INT_STS 0x10000464
#define SYS_LDB_CQ_63_32_OCC_INT_STS_RST 0x0

#define SYS_LDB_CQ_63_32_OCC_INT_STS_CQ_32_OCC_INT	0x00000001
#define SYS_LDB_CQ_63_32_OCC_INT_STS_CQ_33_OCC_INT	0x00000002
#define SYS_LDB_CQ_63_32_OCC_INT_STS_CQ_34_OCC_INT	0x00000004
#define SYS_LDB_CQ_63_32_OCC_INT_STS_CQ_35_OCC_INT	0x00000008
#define SYS_LDB_CQ_63_32_OCC_INT_STS_CQ_36_OCC_INT	0x00000010
#define SYS_LDB_CQ_63_32_OCC_INT_STS_CQ_37_OCC_INT	0x00000020
#define SYS_LDB_CQ_63_32_OCC_INT_STS_CQ_38_OCC_INT	0x00000040
#define SYS_LDB_CQ_63_32_OCC_INT_STS_CQ_39_OCC_INT	0x00000080
#define SYS_LDB_CQ_63_32_OCC_INT_STS_CQ_40_OCC_INT	0x00000100
#define SYS_LDB_CQ_63_32_OCC_INT_STS_CQ_41_OCC_INT	0x00000200
#define SYS_LDB_CQ_63_32_OCC_INT_STS_CQ_42_OCC_INT	0x00000400
#define SYS_LDB_CQ_63_32_OCC_INT_STS_CQ_43_OCC_INT	0x00000800
#define SYS_LDB_CQ_63_32_OCC_INT_STS_CQ_44_OCC_INT	0x00001000
#define SYS_LDB_CQ_63_32_OCC_INT_STS_CQ_45_OCC_INT	0x00002000
#define SYS_LDB_CQ_63_32_OCC_INT_STS_CQ_46_OCC_INT	0x00004000
#define SYS_LDB_CQ_63_32_OCC_INT_STS_CQ_47_OCC_INT	0x00008000
#define SYS_LDB_CQ_63_32_OCC_INT_STS_CQ_48_OCC_INT	0x00010000
#define SYS_LDB_CQ_63_32_OCC_INT_STS_CQ_49_OCC_INT	0x00020000
#define SYS_LDB_CQ_63_32_OCC_INT_STS_CQ_50_OCC_INT	0x00040000
#define SYS_LDB_CQ_63_32_OCC_INT_STS_CQ_51_OCC_INT	0x00080000
#define SYS_LDB_CQ_63_32_OCC_INT_STS_CQ_52_OCC_INT	0x00100000
#define SYS_LDB_CQ_63_32_OCC_INT_STS_CQ_53_OCC_INT	0x00200000
#define SYS_LDB_CQ_63_32_OCC_INT_STS_CQ_54_OCC_INT	0x00400000
#define SYS_LDB_CQ_63_32_OCC_INT_STS_CQ_55_OCC_INT	0x00800000
#define SYS_LDB_CQ_63_32_OCC_INT_STS_CQ_56_OCC_INT	0x01000000
#define SYS_LDB_CQ_63_32_OCC_INT_STS_CQ_57_OCC_INT	0x02000000
#define SYS_LDB_CQ_63_32_OCC_INT_STS_CQ_58_OCC_INT	0x04000000
#define SYS_LDB_CQ_63_32_OCC_INT_STS_CQ_59_OCC_INT	0x08000000
#define SYS_LDB_CQ_63_32_OCC_INT_STS_CQ_60_OCC_INT	0x10000000
#define SYS_LDB_CQ_63_32_OCC_INT_STS_CQ_61_OCC_INT	0x20000000
#define SYS_LDB_CQ_63_32_OCC_INT_STS_CQ_62_OCC_INT	0x40000000
#define SYS_LDB_CQ_63_32_OCC_INT_STS_CQ_63_OCC_INT	0x80000000
#define SYS_LDB_CQ_63_32_OCC_INT_STS_CQ_32_OCC_INT_LOC	0
#define SYS_LDB_CQ_63_32_OCC_INT_STS_CQ_33_OCC_INT_LOC	1
#define SYS_LDB_CQ_63_32_OCC_INT_STS_CQ_34_OCC_INT_LOC	2
#define SYS_LDB_CQ_63_32_OCC_INT_STS_CQ_35_OCC_INT_LOC	3
#define SYS_LDB_CQ_63_32_OCC_INT_STS_CQ_36_OCC_INT_LOC	4
#define SYS_LDB_CQ_63_32_OCC_INT_STS_CQ_37_OCC_INT_LOC	5
#define SYS_LDB_CQ_63_32_OCC_INT_STS_CQ_38_OCC_INT_LOC	6
#define SYS_LDB_CQ_63_32_OCC_INT_STS_CQ_39_OCC_INT_LOC	7
#define SYS_LDB_CQ_63_32_OCC_INT_STS_CQ_40_OCC_INT_LOC	8
#define SYS_LDB_CQ_63_32_OCC_INT_STS_CQ_41_OCC_INT_LOC	9
#define SYS_LDB_CQ_63_32_OCC_INT_STS_CQ_42_OCC_INT_LOC	10
#define SYS_LDB_CQ_63_32_OCC_INT_STS_CQ_43_OCC_INT_LOC	11
#define SYS_LDB_CQ_63_32_OCC_INT_STS_CQ_44_OCC_INT_LOC	12
#define SYS_LDB_CQ_63_32_OCC_INT_STS_CQ_45_OCC_INT_LOC	13
#define SYS_LDB_CQ_63_32_OCC_INT_STS_CQ_46_OCC_INT_LOC	14
#define SYS_LDB_CQ_63_32_OCC_INT_STS_CQ_47_OCC_INT_LOC	15
#define SYS_LDB_CQ_63_32_OCC_INT_STS_CQ_48_OCC_INT_LOC	16
#define SYS_LDB_CQ_63_32_OCC_INT_STS_CQ_49_OCC_INT_LOC	17
#define SYS_LDB_CQ_63_32_OCC_INT_STS_CQ_50_OCC_INT_LOC	18
#define SYS_LDB_CQ_63_32_OCC_INT_STS_CQ_51_OCC_INT_LOC	19
#define SYS_LDB_CQ_63_32_OCC_INT_STS_CQ_52_OCC_INT_LOC	20
#define SYS_LDB_CQ_63_32_OCC_INT_STS_CQ_53_OCC_INT_LOC	21
#define SYS_LDB_CQ_63_32_OCC_INT_STS_CQ_54_OCC_INT_LOC	22
#define SYS_LDB_CQ_63_32_OCC_INT_STS_CQ_55_OCC_INT_LOC	23
#define SYS_LDB_CQ_63_32_OCC_INT_STS_CQ_56_OCC_INT_LOC	24
#define SYS_LDB_CQ_63_32_OCC_INT_STS_CQ_57_OCC_INT_LOC	25
#define SYS_LDB_CQ_63_32_OCC_INT_STS_CQ_58_OCC_INT_LOC	26
#define SYS_LDB_CQ_63_32_OCC_INT_STS_CQ_59_OCC_INT_LOC	27
#define SYS_LDB_CQ_63_32_OCC_INT_STS_CQ_60_OCC_INT_LOC	28
#define SYS_LDB_CQ_63_32_OCC_INT_STS_CQ_61_OCC_INT_LOC	29
#define SYS_LDB_CQ_63_32_OCC_INT_STS_CQ_62_OCC_INT_LOC	30
#define SYS_LDB_CQ_63_32_OCC_INT_STS_CQ_63_OCC_INT_LOC	31

#define SYS_DIR_CQ_OPT_CLR 0x100004c0
#define SYS_DIR_CQ_OPT_CLR_RST 0x0

#define SYS_DIR_CQ_OPT_CLR_CQ		0x0000003F
#define SYS_DIR_CQ_OPT_CLR_RSVD0	0xFFFFFFC0
#define SYS_DIR_CQ_OPT_CLR_CQ_LOC	0
#define SYS_DIR_CQ_OPT_CLR_RSVD0_LOC	6

#define SYS_ALARM_HW_SYND 0x1000050c
#define SYS_ALARM_HW_SYND_RST 0x0

#define SYS_ALARM_HW_SYND_SYNDROME	0x000000FF
#define SYS_ALARM_HW_SYND_RTYPE		0x00000300
#define SYS_ALARM_HW_SYND_ALARM		0x00000400
#define SYS_ALARM_HW_SYND_CWD		0x00000800
#define SYS_ALARM_HW_SYND_VF_PF_MB	0x00001000
#define SYS_ALARM_HW_SYND_RSVD0		0x00002000
#define SYS_ALARM_HW_SYND_CLS		0x0000C000
#define SYS_ALARM_HW_SYND_AID		0x003F0000
#define SYS_ALARM_HW_SYND_UNIT		0x03C00000
#define SYS_ALARM_HW_SYND_SOURCE	0x3C000000
#define SYS_ALARM_HW_SYND_MORE		0x40000000
#define SYS_ALARM_HW_SYND_VALID		0x80000000
#define SYS_ALARM_HW_SYND_SYNDROME_LOC	0
#define SYS_ALARM_HW_SYND_RTYPE_LOC	8
#define SYS_ALARM_HW_SYND_ALARM_LOC	10
#define SYS_ALARM_HW_SYND_CWD_LOC	11
#define SYS_ALARM_HW_SYND_VF_PF_MB_LOC	12
#define SYS_ALARM_HW_SYND_RSVD0_LOC	13
#define SYS_ALARM_HW_SYND_CLS_LOC	14
#define SYS_ALARM_HW_SYND_AID_LOC	16
#define SYS_ALARM_HW_SYND_UNIT_LOC	22
#define SYS_ALARM_HW_SYND_SOURCE_LOC	26
#define SYS_ALARM_HW_SYND_MORE_LOC	30
#define SYS_ALARM_HW_SYND_VALID_LOC	31

#define SYS_DLB_SYS_CNT_4 0x10001010
#define SYS_DLB_SYS_CNT_4_RST 0x0

#define SYS_DLB_SYS_CNT_4_CNT	0xFFFFFFFF
#define SYS_DLB_SYS_CNT_4_CNT_LOC	0

#define SYS_DLB_SYS_CNT_5 0x10001014
#define SYS_DLB_SYS_CNT_5_RST 0x0

#define SYS_DLB_SYS_CNT_5_CNT	0xFFFFFFFF
#define SYS_DLB_SYS_CNT_5_CNT_LOC	0

#define SYS_WRITE_BUFFER_CTL 0x18001040
#define SYS_WRITE_BUFFER_CTL_RST 0x0

#define SYS_WRITE_BUFFER_CTL_RSVD3(ver) \
	(ver == DLB2_HW_V2 ? \
	 SYS_WRITE_BUFFER_CTL_RSVD3_V2 : \
	 SYS_WRITE_BUFFER_CTL_RSVD3_V2_5)
#define SYS_WRITE_BUFFER_CTL_WRITE_SINGLE_BEATS(ver) \
	(ver == DLB2_HW_V2 ? \
	 SYS_WRITE_BUFFER_CTL_WRITE_SINGLE_BEATS_V2 : \
	 SYS_WRITE_BUFFER_CTL_WRITE_SINGLE_BEATS_V2_5)
#define SYS_WRITE_BUFFER_CTL_HOLD_SCH_SM(ver) \
	(ver == DLB2_HW_V2 ? \
	 SYS_WRITE_BUFFER_CTL_HOLD_SCH_SM_V2 : \
	 SYS_WRITE_BUFFER_CTL_HOLD_SCH_SM_V2_5)
#define SYS_WRITE_BUFFER_CTL_RSVD2(ver) \
	(ver == DLB2_HW_V2 ? \
	 SYS_WRITE_BUFFER_CTL_RSVD2_V2 : \
	 SYS_WRITE_BUFFER_CTL_RSVD2_V2_5)
#define SYS_WRITE_BUFFER_CTL_ARB_SCH_MASK(ver) \
	(ver == DLB2_HW_V2 ? \
	 SYS_WRITE_BUFFER_CTL_ARB_SCH_MASK_V2 : \
	 SYS_WRITE_BUFFER_CTL_ARB_SCH_MASK_V2_5)
#define SYS_WRITE_BUFFER_CTL_ARB_MSI_MASK(ver) \
	(ver == DLB2_HW_V2 ? \
	 SYS_WRITE_BUFFER_CTL_ARB_MSI_MASK_V2 : \
	 SYS_WRITE_BUFFER_CTL_ARB_MSI_MASK_V2_5)
#define SYS_WRITE_BUFFER_CTL_SINGLE_STEP_SCH(ver) \
	(ver == DLB2_HW_V2 ? \
	 SYS_WRITE_BUFFER_CTL_SINGLE_STEP_SCH_V2 : \
	 SYS_WRITE_BUFFER_CTL_SINGLE_STEP_SCH_V2_5)
#define SYS_WRITE_BUFFER_CTL_SINGLE_STEP_MSI(ver) \
	(ver == DLB2_HW_V2 ? \
	 SYS_WRITE_BUFFER_CTL_SINGLE_STEP_MSI_V2 : \
	 SYS_WRITE_BUFFER_CTL_SINGLE_STEP_MSI_V2_5)
#define SYS_WRITE_BUFFER_CTL_ENABLE_DEBUG(ver) \
	(ver == DLB2_HW_V2 ? \
	 SYS_WRITE_BUFFER_CTL_ENABLE_DEBUG_V2 : \
	 SYS_WRITE_BUFFER_CTL_ENABLE_DEBUG_V2_5)
#define SYS_WRITE_BUFFER_CTL_RSVD1(ver) \
	(ver == DLB2_HW_V2 ? \
	 SYS_WRITE_BUFFER_CTL_RSVD1_V2 : \
	 SYS_WRITE_BUFFER_CTL_RSVD1_V2_5)
#define SYS_WRITE_BUFFER_CTL_SCH_RATE_LIMIT(ver) \
	(ver == DLB2_HW_V2 ? \
	 SYS_WRITE_BUFFER_CTL_SCH_RATE_LIMIT_V2 : \
	 SYS_WRITE_BUFFER_CTL_SCH_RATE_LIMIT_V2_5)
#define SYS_WRITE_BUFFER_CTL_EARLY_DIR_INT(ver) \
	(ver == DLB2_HW_V2 ? \
	 SYS_WRITE_BUFFER_CTL_EARLY_DIR_INT_V2 : \
	 SYS_WRITE_BUFFER_CTL_EARLY_DIR_INT_V2_5)
#define SYS_WRITE_BUFFER_CTL_RSVD0(ver) \
	(ver == DLB2_HW_V2 ? \
	 SYS_WRITE_BUFFER_CTL_RSVD0_V2 : \
	 SYS_WRITE_BUFFER_CTL_RSVD0_V2_5)

#define SYS_WRITE_BUFFER_CTL_RSVD3_V2		0x00000001
#define SYS_WRITE_BUFFER_CTL_WRITE_SINGLE_BEATS_V2	0x00000002
#define SYS_WRITE_BUFFER_CTL_HOLD_SCH_SM_V2		0x00000004
#define SYS_WRITE_BUFFER_CTL_RSVD2_V2		0x00000008
#define SYS_WRITE_BUFFER_CTL_ARB_SCH_MASK_V2		0x00000010
#define SYS_WRITE_BUFFER_CTL_ARB_MSI_MASK_V2		0x00000020
#define SYS_WRITE_BUFFER_CTL_SINGLE_STEP_SCH_V2	0x00000040
#define SYS_WRITE_BUFFER_CTL_SINGLE_STEP_MSI_V2	0x00000080
#define SYS_WRITE_BUFFER_CTL_ENABLE_DEBUG_V2		0x00000100
#define SYS_WRITE_BUFFER_CTL_RSVD1_V2		0x0000FE00
#define SYS_WRITE_BUFFER_CTL_SCH_RATE_LIMIT_V2	0x00070000
#define SYS_WRITE_BUFFER_CTL_EARLY_DIR_INT_V2	0x00080000
#define SYS_WRITE_BUFFER_CTL_RSVD0_V2		0xFFF00000
#define SYS_WRITE_BUFFER_CTL_RSVD3_V2_LOC		0
#define SYS_WRITE_BUFFER_CTL_WRITE_SINGLE_BEATS_V2_LOC	1
#define SYS_WRITE_BUFFER_CTL_HOLD_SCH_SM_V2_LOC		2
#define SYS_WRITE_BUFFER_CTL_RSVD2_V2_LOC		3
#define SYS_WRITE_BUFFER_CTL_ARB_SCH_MASK_V2_LOC	4
#define SYS_WRITE_BUFFER_CTL_ARB_MSI_MASK_V2_LOC	5
#define SYS_WRITE_BUFFER_CTL_SINGLE_STEP_SCH_V2_LOC	6
#define SYS_WRITE_BUFFER_CTL_SINGLE_STEP_MSI_V2_LOC	7
#define SYS_WRITE_BUFFER_CTL_ENABLE_DEBUG_V2_LOC	8
#define SYS_WRITE_BUFFER_CTL_RSVD1_V2_LOC		9
#define SYS_WRITE_BUFFER_CTL_SCH_RATE_LIMIT_V2_LOC	16
#define SYS_WRITE_BUFFER_CTL_EARLY_DIR_INT_V2_LOC	19
#define SYS_WRITE_BUFFER_CTL_RSVD0_V2_LOC		20

#define SYS_WRITE_BUFFER_CTL_IGNORE_DIR_WB_V_V2_5	0x00000001
#define SYS_WRITE_BUFFER_CTL_WRITE_SINGLE_BEATS_V2_5	0x00000002
#define SYS_WRITE_BUFFER_CTL_HOLD_SCH_SM_V2_5	0x00000004
#define SYS_WRITE_BUFFER_CTL_IGNORE_LDB_WB_V_V2_5	0x00000008
#define SYS_WRITE_BUFFER_CTL_ARB_SCH_MASK_V2_5	0x00000010
#define SYS_WRITE_BUFFER_CTL_ARB_MSI_MASK_V2_5	0x00000020
#define SYS_WRITE_BUFFER_CTL_SINGLE_STEP_SCH_V2_5	0x00000040
#define SYS_WRITE_BUFFER_CTL_SINGLE_STEP_MSI_V2_5	0x00000080
#define SYS_WRITE_BUFFER_CTL_ENABLE_DEBUG_V2_5	0x00000100
#define SYS_WRITE_BUFFER_CTL_RSVD1_V2_5		0x0000FE00
#define SYS_WRITE_BUFFER_CTL_SCH_RATE_LIMIT_V2_5	0x00070000
#define SYS_WRITE_BUFFER_CTL_EARLY_DIR_INT_V2_5	0x00080000
#define SYS_WRITE_BUFFER_CTL_RSVD0_V2_5		0xFFF00000
#define SYS_WRITE_BUFFER_CTL_IGNORE_DIR_WB_V_V2_5_LOC		0
#define SYS_WRITE_BUFFER_CTL_WRITE_SINGLE_BEATS_V2_5_LOC	1
#define SYS_WRITE_BUFFER_CTL_HOLD_SCH_SM_V2_5_LOC		2
#define SYS_WRITE_BUFFER_CTL_IGNORE_LDB_WB_V_V2_5_LOC		3
#define SYS_WRITE_BUFFER_CTL_ARB_SCH_MASK_V2_5_LOC		4
#define SYS_WRITE_BUFFER_CTL_ARB_MSI_MASK_V2_5_LOC		5
#define SYS_WRITE_BUFFER_CTL_SINGLE_STEP_SCH_V2_5_LOC		6
#define SYS_WRITE_BUFFER_CTL_SINGLE_STEP_MSI_V2_5_LOC		7
#define SYS_WRITE_BUFFER_CTL_ENABLE_DEBUG_V2_5_LOC		8
#define SYS_WRITE_BUFFER_CTL_RSVD1_V2_5_LOC			9
#define SYS_WRITE_BUFFER_CTL_SCH_RATE_LIMIT_V2_5_LOC		16
#define SYS_WRITE_BUFFER_CTL_EARLY_DIR_INT_V2_5_LOC		19
#define SYS_WRITE_BUFFER_CTL_RSVD0_V2_5_LOC			20

#define AQED_QID_FID_LIM(x) \
	(0x20000000 + (x) * 0x1000)
#define AQED_QID_FID_LIM_RST 0x7ff

#define AQED_QID_FID_LIM_QID_FID_LIMIT	0x00001FFF
#define AQED_QID_FID_LIM_RSVD0		0xFFFFE000
#define AQED_QID_FID_LIM_QID_FID_LIMIT_LOC	0
#define AQED_QID_FID_LIM_RSVD0_LOC		13

#define AQED_QID_HID_WIDTH(x) \
	(0x20080000 + (x) * 0x1000)
#define AQED_QID_HID_WIDTH_RST 0x0

#define AQED_QID_HID_WIDTH_COMPRESS_CODE	0x00000007
#define AQED_QID_HID_WIDTH_RSVD0		0xFFFFFFF8
#define AQED_QID_HID_WIDTH_COMPRESS_CODE_LOC	0
#define AQED_QID_HID_WIDTH_RSVD0_LOC		3

#define AQED_CFG_ARB_WEIGHTS_TQPRI_ATM_0 0x24000004
#define AQED_CFG_ARB_WEIGHTS_TQPRI_ATM_0_RST 0xfefcfaf8

#define AQED_CFG_ARB_WEIGHTS_TQPRI_ATM_0_PRI0	0x000000FF
#define AQED_CFG_ARB_WEIGHTS_TQPRI_ATM_0_PRI1	0x0000FF00
#define AQED_CFG_ARB_WEIGHTS_TQPRI_ATM_0_PRI2	0x00FF0000
#define AQED_CFG_ARB_WEIGHTS_TQPRI_ATM_0_PRI3	0xFF000000
#define AQED_CFG_ARB_WEIGHTS_TQPRI_ATM_0_PRI0_LOC	0
#define AQED_CFG_ARB_WEIGHTS_TQPRI_ATM_0_PRI1_LOC	8
#define AQED_CFG_ARB_WEIGHTS_TQPRI_ATM_0_PRI2_LOC	16
#define AQED_CFG_ARB_WEIGHTS_TQPRI_ATM_0_PRI3_LOC	24

#define ATM_QID2CQIDIX_00(x) \
	(0x30080000 + (x) * 0x1000)
#define ATM_QID2CQIDIX_00_RST 0x0
#define ATM_QID2CQIDIX(x, y) \
	(ATM_QID2CQIDIX_00(x) + 0x80000 * (y))
#define ATM_QID2CQIDIX_NUM 16

#define ATM_QID2CQIDIX_00_CQ_P0	0x000000FF
#define ATM_QID2CQIDIX_00_CQ_P1	0x0000FF00
#define ATM_QID2CQIDIX_00_CQ_P2	0x00FF0000
#define ATM_QID2CQIDIX_00_CQ_P3	0xFF000000
#define ATM_QID2CQIDIX_00_CQ_P0_LOC	0
#define ATM_QID2CQIDIX_00_CQ_P1_LOC	8
#define ATM_QID2CQIDIX_00_CQ_P2_LOC	16
#define ATM_QID2CQIDIX_00_CQ_P3_LOC	24

#define ATM_CFG_ARB_WEIGHTS_RDY_BIN 0x34000004
#define ATM_CFG_ARB_WEIGHTS_RDY_BIN_RST 0xfffefdfc

#define ATM_CFG_ARB_WEIGHTS_RDY_BIN_BIN0	0x000000FF
#define ATM_CFG_ARB_WEIGHTS_RDY_BIN_BIN1	0x0000FF00
#define ATM_CFG_ARB_WEIGHTS_RDY_BIN_BIN2	0x00FF0000
#define ATM_CFG_ARB_WEIGHTS_RDY_BIN_BIN3	0xFF000000
#define ATM_CFG_ARB_WEIGHTS_RDY_BIN_BIN0_LOC	0
#define ATM_CFG_ARB_WEIGHTS_RDY_BIN_BIN1_LOC	8
#define ATM_CFG_ARB_WEIGHTS_RDY_BIN_BIN2_LOC	16
#define ATM_CFG_ARB_WEIGHTS_RDY_BIN_BIN3_LOC	24

#define ATM_CFG_ARB_WEIGHTS_SCHED_BIN 0x34000008
#define ATM_CFG_ARB_WEIGHTS_SCHED_BIN_RST 0xfffefdfc

#define ATM_CFG_ARB_WEIGHTS_SCHED_BIN_BIN0	0x000000FF
#define ATM_CFG_ARB_WEIGHTS_SCHED_BIN_BIN1	0x0000FF00
#define ATM_CFG_ARB_WEIGHTS_SCHED_BIN_BIN2	0x00FF0000
#define ATM_CFG_ARB_WEIGHTS_SCHED_BIN_BIN3	0xFF000000
#define ATM_CFG_ARB_WEIGHTS_SCHED_BIN_BIN0_LOC	0
#define ATM_CFG_ARB_WEIGHTS_SCHED_BIN_BIN1_LOC	8
#define ATM_CFG_ARB_WEIGHTS_SCHED_BIN_BIN2_LOC	16
#define ATM_CFG_ARB_WEIGHTS_SCHED_BIN_BIN3_LOC	24

#define CHP_CFG_DIR_VAS_CRD(x) \
	(0x40000000 + (x) * 0x1000)
#define CHP_CFG_DIR_VAS_CRD_RST 0x0

#define CHP_CFG_DIR_VAS_CRD_COUNT	0x00003FFF
#define CHP_CFG_DIR_VAS_CRD_RSVD0	0xFFFFC000
#define CHP_CFG_DIR_VAS_CRD_COUNT_LOC	0
#define CHP_CFG_DIR_VAS_CRD_RSVD0_LOC	14

#define CHP_CFG_LDB_VAS_CRD(x) \
	(0x40080000 + (x) * 0x1000)
#define CHP_CFG_LDB_VAS_CRD_RST 0x0

#define CHP_CFG_LDB_VAS_CRD_COUNT	0x00007FFF
#define CHP_CFG_LDB_VAS_CRD_RSVD0	0xFFFF8000
#define CHP_CFG_LDB_VAS_CRD_COUNT_LOC	0
#define CHP_CFG_LDB_VAS_CRD_RSVD0_LOC	15

#define V2CHP_ORD_QID_SN(x) \
	(0x40100000 + (x) * 0x1000)
#define V2_5CHP_ORD_QID_SN(x) \
	(0x40080000 + (x) * 0x1000)
#define CHP_ORD_QID_SN(ver, x) \
	(ver == DLB2_HW_V2 ? \
	 V2CHP_ORD_QID_SN(x) : \
	 V2_5CHP_ORD_QID_SN(x))
#define CHP_ORD_QID_SN_RST 0x0

#define CHP_ORD_QID_SN_SN	0x000003FF
#define CHP_ORD_QID_SN_RSVD0	0xFFFFFC00
#define CHP_ORD_QID_SN_SN_LOC		0
#define CHP_ORD_QID_SN_RSVD0_LOC	10

#define V2CHP_ORD_QID_SN_MAP(x) \
	(0x40180000 + (x) * 0x1000)
#define V2_5CHP_ORD_QID_SN_MAP(x) \
	(0x40100000 + (x) * 0x1000)
#define CHP_ORD_QID_SN_MAP(ver, x) \
	(ver == DLB2_HW_V2 ? \
	 V2CHP_ORD_QID_SN_MAP(x) : \
	 V2_5CHP_ORD_QID_SN_MAP(x))
#define CHP_ORD_QID_SN_MAP_RST 0x0

#define CHP_ORD_QID_SN_MAP_MODE		0x00000007
#define CHP_ORD_QID_SN_MAP_SLOT		0x00000078
#define CHP_ORD_QID_SN_MAP_RSVZ0	0x00000080
#define CHP_ORD_QID_SN_MAP_GRP		0x00000100
#define CHP_ORD_QID_SN_MAP_RSVZ1	0x00000200
#define CHP_ORD_QID_SN_MAP_RSVD0	0xFFFFFC00
#define CHP_ORD_QID_SN_MAP_MODE_LOC	0
#define CHP_ORD_QID_SN_MAP_SLOT_LOC	3
#define CHP_ORD_QID_SN_MAP_RSVZ0_LOC	7
#define CHP_ORD_QID_SN_MAP_GRP_LOC	8
#define CHP_ORD_QID_SN_MAP_RSVZ1_LOC	9
#define CHP_ORD_QID_SN_MAP_RSVD0_LOC	10

#define V2CHP_SN_CHK_ENBL(x) \
	(0x40200000 + (x) * 0x1000)
#define V2_5CHP_SN_CHK_ENBL(x) \
	(0x40180000 + (x) * 0x1000)
#define CHP_SN_CHK_ENBL(ver, x) \
	(ver == DLB2_HW_V2 ? \
	 V2CHP_SN_CHK_ENBL(x) : \
	 V2_5CHP_SN_CHK_ENBL(x))
#define CHP_SN_CHK_ENBL_RST 0x0

#define CHP_SN_CHK_ENBL_EN	0x00000001
#define CHP_SN_CHK_ENBL_RSVD0	0xFFFFFFFE
#define CHP_SN_CHK_ENBL_EN_LOC		0
#define CHP_SN_CHK_ENBL_RSVD0_LOC	1

#define V2CHP_DIR_CQ_DEPTH(x) \
	(0x40280000 + (x) * 0x1000)
#define V2_5CHP_DIR_CQ_DEPTH(x) \
	(0x40300000 + (x) * 0x1000)
#define CHP_DIR_CQ_DEPTH(ver, x) \
	(ver == DLB2_HW_V2 ? \
	 V2CHP_DIR_CQ_DEPTH(x) : \
	 V2_5CHP_DIR_CQ_DEPTH(x))
#define CHP_DIR_CQ_DEPTH_RST 0x0

#define CHP_DIR_CQ_DEPTH_DEPTH(ver) \
	(ver == DLB2_HW_V2 ? \
	 CHP_DIR_CQ_DEPTH_DEPTH_V2 : \
	 CHP_DIR_CQ_DEPTH_DEPTH_V2_5)
#define CHP_DIR_CQ_DEPTH_RSVD0(ver) \
	(ver == DLB2_HW_V2 ? \
	 CHP_DIR_CQ_DEPTH_RSVD0_V2 : \
	 CHP_DIR_CQ_DEPTH_RSVD0_V2_5)

#define CHP_DIR_CQ_DEPTH_DEPTH_V2	0x00001FFF
#define CHP_DIR_CQ_DEPTH_RSVD0_V2	0xFFFFE000
#define CHP_DIR_CQ_DEPTH_DEPTH_V2_LOC	0
#define CHP_DIR_CQ_DEPTH_RSVD0_V2_LOC	13

#define CHP_DIR_CQ_DEPTH_DEPTH_V2_5	0x000007FF
#define CHP_DIR_CQ_DEPTH_RSVD0_V2_5	0xFFFFF800
#define CHP_DIR_CQ_DEPTH_DEPTH_V2_5_LOC	0
#define CHP_DIR_CQ_DEPTH_RSVD0_V2_5_LOC	11

#define V2CHP_DIR_CQ_INT_DEPTH_THRSH(x) \
	(0x40300000 + (x) * 0x1000)
#define V2_5CHP_DIR_CQ_INT_DEPTH_THRSH(x) \
	(0x40380000 + (x) * 0x1000)
#define CHP_DIR_CQ_INT_DEPTH_THRSH(ver, x) \
	(ver == DLB2_HW_V2 ? \
	 V2CHP_DIR_CQ_INT_DEPTH_THRSH(x) : \
	 V2_5CHP_DIR_CQ_INT_DEPTH_THRSH(x))
#define CHP_DIR_CQ_INT_DEPTH_THRSH_RST 0x0

#define CHP_DIR_CQ_INT_DEPTH_THRSH_DEPTH_THRESHOLD	0x00001FFF
#define CHP_DIR_CQ_INT_DEPTH_THRSH_RSVD0		0xFFFFE000
#define CHP_DIR_CQ_INT_DEPTH_THRSH_DEPTH_THRESHOLD_LOC	0
#define CHP_DIR_CQ_INT_DEPTH_THRSH_RSVD0_LOC		13

#define V2CHP_DIR_CQ_INT_ENB(x) \
	(0x40380000 + (x) * 0x1000)
#define V2_5CHP_DIR_CQ_INT_ENB(x) \
	(0x40400000 + (x) * 0x1000)
#define CHP_DIR_CQ_INT_ENB(ver, x) \
	(ver == DLB2_HW_V2 ? \
	 V2CHP_DIR_CQ_INT_ENB(x) : \
	 V2_5CHP_DIR_CQ_INT_ENB(x))
#define CHP_DIR_CQ_INT_ENB_RST 0x0

#define CHP_DIR_CQ_INT_ENB_EN_TIM	0x00000001
#define CHP_DIR_CQ_INT_ENB_EN_DEPTH	0x00000002
#define CHP_DIR_CQ_INT_ENB_RSVD0	0xFFFFFFFC
#define CHP_DIR_CQ_INT_ENB_EN_TIM_LOC	0
#define CHP_DIR_CQ_INT_ENB_EN_DEPTH_LOC	1
#define CHP_DIR_CQ_INT_ENB_RSVD0_LOC	2

#define V2CHP_DIR_CQ_TMR_THRSH(x) \
	(0x40480000 + (x) * 0x1000)
#define V2_5CHP_DIR_CQ_TMR_THRSH(x) \
	(0x40500000 + (x) * 0x1000)
#define CHP_DIR_CQ_TMR_THRSH(ver, x) \
	(ver == DLB2_HW_V2 ? \
	 V2CHP_DIR_CQ_TMR_THRSH(x) : \
	 V2_5CHP_DIR_CQ_TMR_THRSH(x))
#define CHP_DIR_CQ_TMR_THRSH_RST 0x1

#define CHP_DIR_CQ_TMR_THRSH_THRSH_0	0x00000001
#define CHP_DIR_CQ_TMR_THRSH_THRSH_13_1	0x00003FFE
#define CHP_DIR_CQ_TMR_THRSH_RSVD0	0xFFFFC000
#define CHP_DIR_CQ_TMR_THRSH_THRSH_0_LOC	0
#define CHP_DIR_CQ_TMR_THRSH_THRSH_13_1_LOC	1
#define CHP_DIR_CQ_TMR_THRSH_RSVD0_LOC		14

#define V2CHP_DIR_CQ_TKN_DEPTH_SEL(x) \
	(0x40500000 + (x) * 0x1000)
#define V2_5CHP_DIR_CQ_TKN_DEPTH_SEL(x) \
	(0x40580000 + (x) * 0x1000)
#define CHP_DIR_CQ_TKN_DEPTH_SEL(ver, x) \
	(ver == DLB2_HW_V2 ? \
	 V2CHP_DIR_CQ_TKN_DEPTH_SEL(x) : \
	 V2_5CHP_DIR_CQ_TKN_DEPTH_SEL(x))
#define CHP_DIR_CQ_TKN_DEPTH_SEL_RST 0x0

#define CHP_DIR_CQ_TKN_DEPTH_SEL_TOKEN_DEPTH_SELECT	0x0000000F
#define CHP_DIR_CQ_TKN_DEPTH_SEL_RSVD0			0xFFFFFFF0
#define CHP_DIR_CQ_TKN_DEPTH_SEL_TOKEN_DEPTH_SELECT_LOC	0
#define CHP_DIR_CQ_TKN_DEPTH_SEL_RSVD0_LOC		4

#define V2CHP_DIR_CQ_WD_ENB(x) \
	(0x40580000 + (x) * 0x1000)
#define V2_5CHP_DIR_CQ_WD_ENB(x) \
	(0x40600000 + (x) * 0x1000)
#define CHP_DIR_CQ_WD_ENB(ver, x) \
	(ver == DLB2_HW_V2 ? \
	 V2CHP_DIR_CQ_WD_ENB(x) : \
	 V2_5CHP_DIR_CQ_WD_ENB(x))
#define CHP_DIR_CQ_WD_ENB_RST 0x0

#define CHP_DIR_CQ_WD_ENB_WD_ENABLE	0x00000001
#define CHP_DIR_CQ_WD_ENB_RSVD0		0xFFFFFFFE
#define CHP_DIR_CQ_WD_ENB_WD_ENABLE_LOC	0
#define CHP_DIR_CQ_WD_ENB_RSVD0_LOC	1

#define V2CHP_DIR_CQ_WPTR(x) \
	(0x40600000 + (x) * 0x1000)
#define V2_5CHP_DIR_CQ_WPTR(x) \
	(0x40680000 + (x) * 0x1000)
#define CHP_DIR_CQ_WPTR(ver, x) \
	(ver == DLB2_HW_V2 ? \
	 V2CHP_DIR_CQ_WPTR(x) : \
	 V2_5CHP_DIR_CQ_WPTR(x))
#define CHP_DIR_CQ_WPTR_RST 0x0

#define CHP_DIR_CQ_WPTR_WRITE_POINTER(ver) \
	(ver == DLB2_HW_V2 ? \
	 CHP_DIR_CQ_WPTR_WRITE_POINTER_V2 : \
	 CHP_DIR_CQ_WPTR_WRITE_POINTER_V2_5)
#define CHP_DIR_CQ_WPTR_RSVD0(ver) \
	(ver == DLB2_HW_V2 ? \
	 CHP_DIR_CQ_WPTR_RSVD0_V2 : \
	 CHP_DIR_CQ_WPTR_RSVD0_V2_5)

#define CHP_DIR_CQ_WPTR_WRITE_POINTER_V2	0x00001FFF
#define CHP_DIR_CQ_WPTR_RSVD0_V2		0xFFFFE000
#define CHP_DIR_CQ_WPTR_WRITE_POINTER_V2_LOC	0
#define CHP_DIR_CQ_WPTR_RSVD0_V2_LOC		13

#define CHP_DIR_CQ_WPTR_WRITE_POINTER_V2_5	0x000007FF
#define CHP_DIR_CQ_WPTR_RSVD0_V2_5		0xFFFFF800
#define CHP_DIR_CQ_WPTR_WRITE_POINTER_V2_5_LOC	0
#define CHP_DIR_CQ_WPTR_RSVD0_V2_5_LOC		11

#define V2CHP_DIR_CQ2VAS(x) \
	(0x40680000 + (x) * 0x1000)
#define V2_5CHP_DIR_CQ2VAS(x) \
	(0x40700000 + (x) * 0x1000)
#define CHP_DIR_CQ2VAS(ver, x) \
	(ver == DLB2_HW_V2 ? \
	 V2CHP_DIR_CQ2VAS(x) : \
	 V2_5CHP_DIR_CQ2VAS(x))
#define CHP_DIR_CQ2VAS_RST 0x0

#define CHP_DIR_CQ2VAS_CQ2VAS	0x0000001F
#define CHP_DIR_CQ2VAS_RSVD0	0xFFFFFFE0
#define CHP_DIR_CQ2VAS_CQ2VAS_LOC	0
#define CHP_DIR_CQ2VAS_RSVD0_LOC	5

#define V2CHP_HIST_LIST_BASE(x) \
	(0x40700000 + (x) * 0x1000)
#define V2_5CHP_HIST_LIST_BASE(x) \
	(0x40780000 + (x) * 0x1000)
#define CHP_HIST_LIST_BASE(ver, x) \
	(ver == DLB2_HW_V2 ? \
	 V2CHP_HIST_LIST_BASE(x) : \
	 V2_5CHP_HIST_LIST_BASE(x))
#define CHP_HIST_LIST_BASE_RST 0x0

#define CHP_HIST_LIST_BASE_BASE		0x00001FFF
#define CHP_HIST_LIST_BASE_RSVD0	0xFFFFE000
#define CHP_HIST_LIST_BASE_BASE_LOC	0
#define CHP_HIST_LIST_BASE_RSVD0_LOC	13

#define V2CHP_HIST_LIST_LIM(x) \
	(0x40780000 + (x) * 0x1000)
#define V2_5CHP_HIST_LIST_LIM(x) \
	(0x40800000 + (x) * 0x1000)
#define CHP_HIST_LIST_LIM(ver, x) \
	(ver == DLB2_HW_V2 ? \
	 V2CHP_HIST_LIST_LIM(x) : \
	 V2_5CHP_HIST_LIST_LIM(x))
#define CHP_HIST_LIST_LIM_RST 0x0

#define CHP_HIST_LIST_LIM_LIMIT	0x00001FFF
#define CHP_HIST_LIST_LIM_RSVD0	0xFFFFE000
#define CHP_HIST_LIST_LIM_LIMIT_LOC	0
#define CHP_HIST_LIST_LIM_RSVD0_LOC	13

#define V2CHP_HIST_LIST_POP_PTR(x) \
	(0x40800000 + (x) * 0x1000)
#define V2_5CHP_HIST_LIST_POP_PTR(x) \
	(0x40880000 + (x) * 0x1000)
#define CHP_HIST_LIST_POP_PTR(ver, x) \
	(ver == DLB2_HW_V2 ? \
	 V2CHP_HIST_LIST_POP_PTR(x) : \
	 V2_5CHP_HIST_LIST_POP_PTR(x))
#define CHP_HIST_LIST_POP_PTR_RST 0x0

#define CHP_HIST_LIST_POP_PTR_POP_PTR		0x00001FFF
#define CHP_HIST_LIST_POP_PTR_GENERATION	0x00002000
#define CHP_HIST_LIST_POP_PTR_RSVD0		0xFFFFC000
#define CHP_HIST_LIST_POP_PTR_POP_PTR_LOC	0
#define CHP_HIST_LIST_POP_PTR_GENERATION_LOC	13
#define CHP_HIST_LIST_POP_PTR_RSVD0_LOC		14

#define V2CHP_HIST_LIST_PUSH_PTR(x) \
	(0x40880000 + (x) * 0x1000)
#define V2_5CHP_HIST_LIST_PUSH_PTR(x) \
	(0x40900000 + (x) * 0x1000)
#define CHP_HIST_LIST_PUSH_PTR(ver, x) \
	(ver == DLB2_HW_V2 ? \
	 V2CHP_HIST_LIST_PUSH_PTR(x) : \
	 V2_5CHP_HIST_LIST_PUSH_PTR(x))
#define CHP_HIST_LIST_PUSH_PTR_RST 0x0

#define CHP_HIST_LIST_PUSH_PTR_PUSH_PTR		0x00001FFF
#define CHP_HIST_LIST_PUSH_PTR_GENERATION	0x00002000
#define CHP_HIST_LIST_PUSH_PTR_RSVD0		0xFFFFC000
#define CHP_HIST_LIST_PUSH_PTR_PUSH_PTR_LOC	0
#define CHP_HIST_LIST_PUSH_PTR_GENERATION_LOC	13
#define CHP_HIST_LIST_PUSH_PTR_RSVD0_LOC	14

#define V2CHP_LDB_CQ_DEPTH(x) \
	(0x40900000 + (x) * 0x1000)
#define V2_5CHP_LDB_CQ_DEPTH(x) \
	(0x40a80000 + (x) * 0x1000)
#define CHP_LDB_CQ_DEPTH(ver, x) \
	(ver == DLB2_HW_V2 ? \
	 V2CHP_LDB_CQ_DEPTH(x) : \
	 V2_5CHP_LDB_CQ_DEPTH(x))
#define CHP_LDB_CQ_DEPTH_RST 0x0

#define CHP_LDB_CQ_DEPTH_DEPTH	0x000007FF
#define CHP_LDB_CQ_DEPTH_RSVD0	0xFFFFF800
#define CHP_LDB_CQ_DEPTH_DEPTH_LOC	0
#define CHP_LDB_CQ_DEPTH_RSVD0_LOC	11

#define V2CHP_LDB_CQ_INT_DEPTH_THRSH(x) \
	(0x40980000 + (x) * 0x1000)
#define V2_5CHP_LDB_CQ_INT_DEPTH_THRSH(x) \
	(0x40b00000 + (x) * 0x1000)
#define CHP_LDB_CQ_INT_DEPTH_THRSH(ver, x) \
	(ver == DLB2_HW_V2 ? \
	 V2CHP_LDB_CQ_INT_DEPTH_THRSH(x) : \
	 V2_5CHP_LDB_CQ_INT_DEPTH_THRSH(x))
#define CHP_LDB_CQ_INT_DEPTH_THRSH_RST 0x0

#define CHP_LDB_CQ_INT_DEPTH_THRSH_DEPTH_THRESHOLD	0x000007FF
#define CHP_LDB_CQ_INT_DEPTH_THRSH_RSVD0		0xFFFFF800
#define CHP_LDB_CQ_INT_DEPTH_THRSH_DEPTH_THRESHOLD_LOC	0
#define CHP_LDB_CQ_INT_DEPTH_THRSH_RSVD0_LOC		11

#define V2CHP_LDB_CQ_INT_ENB(x) \
	(0x40a00000 + (x) * 0x1000)
#define V2_5CHP_LDB_CQ_INT_ENB(x) \
	(0x40b80000 + (x) * 0x1000)
#define CHP_LDB_CQ_INT_ENB(ver, x) \
	(ver == DLB2_HW_V2 ? \
	 V2CHP_LDB_CQ_INT_ENB(x) : \
	 V2_5CHP_LDB_CQ_INT_ENB(x))
#define CHP_LDB_CQ_INT_ENB_RST 0x0

#define CHP_LDB_CQ_INT_ENB_EN_TIM	0x00000001
#define CHP_LDB_CQ_INT_ENB_EN_DEPTH	0x00000002
#define CHP_LDB_CQ_INT_ENB_RSVD0	0xFFFFFFFC
#define CHP_LDB_CQ_INT_ENB_EN_TIM_LOC	0
#define CHP_LDB_CQ_INT_ENB_EN_DEPTH_LOC	1
#define CHP_LDB_CQ_INT_ENB_RSVD0_LOC	2

#define V2CHP_LDB_CQ_TMR_THRSH(x) \
	(0x40b00000 + (x) * 0x1000)
#define V2_5CHP_LDB_CQ_TMR_THRSH(x) \
	(0x40c80000 + (x) * 0x1000)
#define CHP_LDB_CQ_TMR_THRSH(ver, x) \
	(ver == DLB2_HW_V2 ? \
	 V2CHP_LDB_CQ_TMR_THRSH(x) : \
	 V2_5CHP_LDB_CQ_TMR_THRSH(x))
#define CHP_LDB_CQ_TMR_THRSH_RST 0x1

#define CHP_LDB_CQ_TMR_THRSH_THRSH_0	0x00000001
#define CHP_LDB_CQ_TMR_THRSH_THRSH_13_1	0x00003FFE
#define CHP_LDB_CQ_TMR_THRSH_RSVD0	0xFFFFC000
#define CHP_LDB_CQ_TMR_THRSH_THRSH_0_LOC	0
#define CHP_LDB_CQ_TMR_THRSH_THRSH_13_1_LOC	1
#define CHP_LDB_CQ_TMR_THRSH_RSVD0_LOC		14

#define V2CHP_LDB_CQ_TKN_DEPTH_SEL(x) \
	(0x40b80000 + (x) * 0x1000)
#define V2_5CHP_LDB_CQ_TKN_DEPTH_SEL(x) \
	(0x40d00000 + (x) * 0x1000)
#define CHP_LDB_CQ_TKN_DEPTH_SEL(ver, x) \
	(ver == DLB2_HW_V2 ? \
	 V2CHP_LDB_CQ_TKN_DEPTH_SEL(x) : \
	 V2_5CHP_LDB_CQ_TKN_DEPTH_SEL(x))
#define CHP_LDB_CQ_TKN_DEPTH_SEL_RST 0x0

#define CHP_LDB_CQ_TKN_DEPTH_SEL_TOKEN_DEPTH_SELECT	0x0000000F
#define CHP_LDB_CQ_TKN_DEPTH_SEL_RSVD0			0xFFFFFFF0
#define CHP_LDB_CQ_TKN_DEPTH_SEL_TOKEN_DEPTH_SELECT_LOC	0
#define CHP_LDB_CQ_TKN_DEPTH_SEL_RSVD0_LOC		4

#define V2CHP_LDB_CQ_WD_ENB(x) \
	(0x40c00000 + (x) * 0x1000)
#define V2_5CHP_LDB_CQ_WD_ENB(x) \
	(0x40d80000 + (x) * 0x1000)
#define CHP_LDB_CQ_WD_ENB(ver, x) \
	(ver == DLB2_HW_V2 ? \
	 V2CHP_LDB_CQ_WD_ENB(x) : \
	 V2_5CHP_LDB_CQ_WD_ENB(x))
#define CHP_LDB_CQ_WD_ENB_RST 0x0

#define CHP_LDB_CQ_WD_ENB_WD_ENABLE	0x00000001
#define CHP_LDB_CQ_WD_ENB_RSVD0		0xFFFFFFFE
#define CHP_LDB_CQ_WD_ENB_WD_ENABLE_LOC	0
#define CHP_LDB_CQ_WD_ENB_RSVD0_LOC	1

#define V2CHP_LDB_CQ_WPTR(x) \
	(0x40c80000 + (x) * 0x1000)
#define V2_5CHP_LDB_CQ_WPTR(x) \
	(0x40e00000 + (x) * 0x1000)
#define CHP_LDB_CQ_WPTR(ver, x) \
	(ver == DLB2_HW_V2 ? \
	 V2CHP_LDB_CQ_WPTR(x) : \
	 V2_5CHP_LDB_CQ_WPTR(x))
#define CHP_LDB_CQ_WPTR_RST 0x0

#define CHP_LDB_CQ_WPTR_WRITE_POINTER	0x000007FF
#define CHP_LDB_CQ_WPTR_RSVD0		0xFFFFF800
#define CHP_LDB_CQ_WPTR_WRITE_POINTER_LOC	0
#define CHP_LDB_CQ_WPTR_RSVD0_LOC		11

#define V2CHP_LDB_CQ2VAS(x) \
	(0x40d00000 + (x) * 0x1000)
#define V2_5CHP_LDB_CQ2VAS(x) \
	(0x40e80000 + (x) * 0x1000)
#define CHP_LDB_CQ2VAS(ver, x) \
	(ver == DLB2_HW_V2 ? \
	 V2CHP_LDB_CQ2VAS(x) : \
	 V2_5CHP_LDB_CQ2VAS(x))
#define CHP_LDB_CQ2VAS_RST 0x0

#define CHP_LDB_CQ2VAS_CQ2VAS	0x0000001F
#define CHP_LDB_CQ2VAS_RSVD0	0xFFFFFFE0
#define CHP_LDB_CQ2VAS_CQ2VAS_LOC	0
#define CHP_LDB_CQ2VAS_RSVD0_LOC	5

#define CHP_HIST_LIST_0(x) \
	(0x4e010000 + (x) * 0x4)
#define CHP_HIST_LIST_0_RST 0x0

#define CHP_HIST_LIST_0_SN_FID	0x00000FFF
#define CHP_HIST_LIST_0_SLOT	0x0001F000
#define CHP_HIST_LIST_0_MODE	0x000E0000
#define CHP_HIST_LIST_0_QIDIX	0x00700000
#define CHP_HIST_LIST_0_QID	0x3F800000
#define CHP_HIST_LIST_0_QPRIO	0xC0000000
#define CHP_HIST_LIST_0_SN_FID_LOC	0
#define CHP_HIST_LIST_0_SLOT_LOC	12
#define CHP_HIST_LIST_0_MODE_LOC	17
#define CHP_HIST_LIST_0_QIDIX_LOC	20
#define CHP_HIST_LIST_0_QID_LOC		23
#define CHP_HIST_LIST_0_QPRIO_LOC	30

#define CHP_HIST_LIST_1(x) \
	(0x4e020000 + (x) * 0x4)
#define CHP_HIST_LIST_1_RST 0x60000000

#define CHP_HIST_LIST_1_QPRIO_2	0x00000001
#define CHP_HIST_LIST_1_QTYPE	0x00000006
#define CHP_HIST_LIST_1_MEAS	0x00000008
#define CHP_HIST_LIST_1_CMP_ID	0x000000F0
#define CHP_HIST_LIST_1_HID	0x00FFFF00
#define CHP_HIST_LIST_1_ECC	0x7F000000
#define CHP_HIST_LIST_1_TLOW	0x80000000
#define CHP_HIST_LIST_1_QPRIO_2_LOC	0
#define CHP_HIST_LIST_1_QTYPE_LOC	1
#define CHP_HIST_LIST_1_MEAS_LOC	3
#define CHP_HIST_LIST_1_CMP_ID_LOC	4
#define CHP_HIST_LIST_1_HID_LOC		8
#define CHP_HIST_LIST_1_ECC_LOC		24
#define CHP_HIST_LIST_1_TLOW_LOC	31

#define CHP_CFG_CHP_CSR_CTRL 0x44000008
#define CHP_CFG_CHP_CSR_CTRL_RST 0x180002

#define CHP_CFG_CHP_CSR_CTRL_INT_COR_ALARM_DIS		0x00000001
#define CHP_CFG_CHP_CSR_CTRL_INT_COR_SYND_DIS		0x00000002
#define CHP_CFG_CHP_CSR_CTRL_INT_UNCR_ALARM_DIS		0x00000004
#define CHP_CFG_CHP_CSR_CTRL_INT_UNC_SYND_DIS		0x00000008
#define CHP_CFG_CHP_CSR_CTRL_INT_INF0_ALARM_DIS		0x00000010
#define CHP_CFG_CHP_CSR_CTRL_INT_INF0_SYND_DIS		0x00000020
#define CHP_CFG_CHP_CSR_CTRL_INT_INF1_ALARM_DIS		0x00000040
#define CHP_CFG_CHP_CSR_CTRL_INT_INF1_SYND_DIS		0x00000080
#define CHP_CFG_CHP_CSR_CTRL_INT_INF2_ALARM_DIS		0x00000100
#define CHP_CFG_CHP_CSR_CTRL_INT_INF2_SYND_DIS		0x00000200
#define CHP_CFG_CHP_CSR_CTRL_INT_INF3_ALARM_DIS		0x00000400
#define CHP_CFG_CHP_CSR_CTRL_INT_INF3_SYND_DIS		0x00000800
#define CHP_CFG_CHP_CSR_CTRL_INT_INF4_ALARM_DIS		0x00001000
#define CHP_CFG_CHP_CSR_CTRL_INT_INF4_SYND_DIS		0x00002000
#define CHP_CFG_CHP_CSR_CTRL_INT_INF5_ALARM_DIS		0x00004000
#define CHP_CFG_CHP_CSR_CTRL_INT_INF5_SYND_DIS		0x00008000
#define CHP_CFG_CHP_CSR_CTRL_DLB_COR_ALARM_ENABLE	0x00010000
#define CHP_CFG_CHP_CSR_CTRL_CFG_64BYTES_QE_LDB_CQ_MODE	0x00020000
#define CHP_CFG_CHP_CSR_CTRL_CFG_64BYTES_QE_DIR_CQ_MODE	0x00040000
#define CHP_CFG_CHP_CSR_CTRL_PAD_WRITE_LDB		0x00080000
#define CHP_CFG_CHP_CSR_CTRL_PAD_WRITE_DIR		0x00100000
#define CHP_CFG_CHP_CSR_CTRL_PAD_FIRST_WRITE_LDB	0x00200000
#define CHP_CFG_CHP_CSR_CTRL_PAD_FIRST_WRITE_DIR	0x00400000
#define CHP_CFG_CHP_CSR_CTRL_RSVZ0			0xFF800000
#define CHP_CFG_CHP_CSR_CTRL_INT_COR_ALARM_DIS_LOC		0
#define CHP_CFG_CHP_CSR_CTRL_INT_COR_SYND_DIS_LOC		1
#define CHP_CFG_CHP_CSR_CTRL_INT_UNCR_ALARM_DIS_LOC		2
#define CHP_CFG_CHP_CSR_CTRL_INT_UNC_SYND_DIS_LOC		3
#define CHP_CFG_CHP_CSR_CTRL_INT_INF0_ALARM_DIS_LOC		4
#define CHP_CFG_CHP_CSR_CTRL_INT_INF0_SYND_DIS_LOC		5
#define CHP_CFG_CHP_CSR_CTRL_INT_INF1_ALARM_DIS_LOC		6
#define CHP_CFG_CHP_CSR_CTRL_INT_INF1_SYND_DIS_LOC		7
#define CHP_CFG_CHP_CSR_CTRL_INT_INF2_ALARM_DIS_LOC		8
#define CHP_CFG_CHP_CSR_CTRL_INT_INF2_SYND_DIS_LOC		9
#define CHP_CFG_CHP_CSR_CTRL_INT_INF3_ALARM_DIS_LOC		10
#define CHP_CFG_CHP_CSR_CTRL_INT_INF3_SYND_DIS_LOC		11
#define CHP_CFG_CHP_CSR_CTRL_INT_INF4_ALARM_DIS_LOC		12
#define CHP_CFG_CHP_CSR_CTRL_INT_INF4_SYND_DIS_LOC		13
#define CHP_CFG_CHP_CSR_CTRL_INT_INF5_ALARM_DIS_LOC		14
#define CHP_CFG_CHP_CSR_CTRL_INT_INF5_SYND_DIS_LOC		15
#define CHP_CFG_CHP_CSR_CTRL_DLB_COR_ALARM_ENABLE_LOC		16
#define CHP_CFG_CHP_CSR_CTRL_CFG_64BYTES_QE_LDB_CQ_MODE_LOC	17
#define CHP_CFG_CHP_CSR_CTRL_CFG_64BYTES_QE_DIR_CQ_MODE_LOC	18
#define CHP_CFG_CHP_CSR_CTRL_PAD_WRITE_LDB_LOC			19
#define CHP_CFG_CHP_CSR_CTRL_PAD_WRITE_DIR_LOC			20
#define CHP_CFG_CHP_CSR_CTRL_PAD_FIRST_WRITE_LDB_LOC		21
#define CHP_CFG_CHP_CSR_CTRL_PAD_FIRST_WRITE_DIR_LOC		22
#define CHP_CFG_CHP_CSR_CTRL_RSVZ0_LOC				23

#define CHP_CFG_CNTR_CHP_ERR_DROP_L 0x4400000c
#define CHP_CFG_CNTR_CHP_ERR_DROP_L_RST 0x0

#define CHP_CFG_CNTR_CHP_ERR_DROP_L_COUNT	0xFFFFFFFF
#define CHP_CFG_CNTR_CHP_ERR_DROP_L_COUNT_LOC	0

#define CHP_CFG_CNTR_CHP_ERR_DROP_H 0x44000010
#define CHP_CFG_CNTR_CHP_ERR_DROP_H_RST 0x0

#define CHP_CFG_CNTR_CHP_ERR_DROP_H_COUNT	0xFFFFFFFF
#define CHP_CFG_CNTR_CHP_ERR_DROP_H_COUNT_LOC	0

#define V2CHP_DIR_CQ_INTR_ARMED0 0x4400005c
#define V2_5CHP_DIR_CQ_INTR_ARMED0 0x4400004c
#define CHP_DIR_CQ_INTR_ARMED0(ver) \
	(ver == DLB2_HW_V2 ? \
	 V2CHP_DIR_CQ_INTR_ARMED0 : \
	 V2_5CHP_DIR_CQ_INTR_ARMED0)
#define CHP_DIR_CQ_INTR_ARMED0_RST 0x0

#define CHP_DIR_CQ_INTR_ARMED0_ARMED	0xFFFFFFFF
#define CHP_DIR_CQ_INTR_ARMED0_ARMED_LOC	0

#define V2CHP_DIR_CQ_INTR_ARMED1 0x44000060
#define V2_5CHP_DIR_CQ_INTR_ARMED1 0x44000050
#define CHP_DIR_CQ_INTR_ARMED1(ver) \
	(ver == DLB2_HW_V2 ? \
	 V2CHP_DIR_CQ_INTR_ARMED1 : \
	 V2_5CHP_DIR_CQ_INTR_ARMED1)
#define CHP_DIR_CQ_INTR_ARMED1_RST 0x0

#define CHP_DIR_CQ_INTR_ARMED1_ARMED	0xFFFFFFFF
#define CHP_DIR_CQ_INTR_ARMED1_ARMED_LOC	0

#define V2CHP_CFG_DIR_CQ_TIMER_CTL 0x44000084
#define V2_5CHP_CFG_DIR_CQ_TIMER_CTL 0x44000088
#define CHP_CFG_DIR_CQ_TIMER_CTL(ver) \
	(ver == DLB2_HW_V2 ? \
	 V2CHP_CFG_DIR_CQ_TIMER_CTL : \
	 V2_5CHP_CFG_DIR_CQ_TIMER_CTL)
#define CHP_CFG_DIR_CQ_TIMER_CTL_RST 0x0

#define CHP_CFG_DIR_CQ_TIMER_CTL_SAMPLE_INTERVAL	0x000000FF
#define CHP_CFG_DIR_CQ_TIMER_CTL_ENB			0x00000100
#define CHP_CFG_DIR_CQ_TIMER_CTL_RSVZ0			0xFFFFFE00
#define CHP_CFG_DIR_CQ_TIMER_CTL_SAMPLE_INTERVAL_LOC	0
#define CHP_CFG_DIR_CQ_TIMER_CTL_ENB_LOC		8
#define CHP_CFG_DIR_CQ_TIMER_CTL_RSVZ0_LOC		9

#define V2CHP_CFG_DIR_WDTO_0 0x44000088
#define V2_5CHP_CFG_DIR_WDTO_0 0x4400008c
#define CHP_CFG_DIR_WDTO_0(ver) \
	(ver == DLB2_HW_V2 ? \
	 V2CHP_CFG_DIR_WDTO_0 : \
	 V2_5CHP_CFG_DIR_WDTO_0)
#define CHP_CFG_DIR_WDTO_0_RST 0x0

#define CHP_CFG_DIR_WDTO_0_WDTO	0xFFFFFFFF
#define CHP_CFG_DIR_WDTO_0_WDTO_LOC	0

#define V2CHP_CFG_DIR_WDTO_1 0x4400008c
#define V2_5CHP_CFG_DIR_WDTO_1 0x44000090
#define CHP_CFG_DIR_WDTO_1(ver) \
	(ver == DLB2_HW_V2 ? \
	 V2CHP_CFG_DIR_WDTO_1 : \
	 V2_5CHP_CFG_DIR_WDTO_1)
#define CHP_CFG_DIR_WDTO_1_RST 0x0

#define CHP_CFG_DIR_WDTO_1_WDTO	0xFFFFFFFF
#define CHP_CFG_DIR_WDTO_1_WDTO_LOC	0

#define V2CHP_CFG_DIR_WD_DISABLE0 0x44000098
#define V2_5CHP_CFG_DIR_WD_DISABLE0 0x440000a4
#define CHP_CFG_DIR_WD_DISABLE0(ver) \
	(ver == DLB2_HW_V2 ? \
	 V2CHP_CFG_DIR_WD_DISABLE0 : \
	 V2_5CHP_CFG_DIR_WD_DISABLE0)
#define CHP_CFG_DIR_WD_DISABLE0_RST 0xffffffff

#define CHP_CFG_DIR_WD_DISABLE0_WD_DISABLE	0xFFFFFFFF
#define CHP_CFG_DIR_WD_DISABLE0_WD_DISABLE_LOC	0

#define V2CHP_CFG_DIR_WD_DISABLE1 0x4400009c
#define V2_5CHP_CFG_DIR_WD_DISABLE1 0x440000a8
#define CHP_CFG_DIR_WD_DISABLE1(ver) \
	(ver == DLB2_HW_V2 ? \
	 V2CHP_CFG_DIR_WD_DISABLE1 : \
	 V2_5CHP_CFG_DIR_WD_DISABLE1)
#define CHP_CFG_DIR_WD_DISABLE1_RST 0xffffffff

#define CHP_CFG_DIR_WD_DISABLE1_WD_DISABLE	0xFFFFFFFF
#define CHP_CFG_DIR_WD_DISABLE1_WD_DISABLE_LOC	0

#define V2CHP_CFG_DIR_WD_ENB_INTERVAL 0x440000a0
#define V2_5CHP_CFG_DIR_WD_ENB_INTERVAL 0x440000b0
#define CHP_CFG_DIR_WD_ENB_INTERVAL(ver) \
	(ver == DLB2_HW_V2 ? \
	 V2CHP_CFG_DIR_WD_ENB_INTERVAL : \
	 V2_5CHP_CFG_DIR_WD_ENB_INTERVAL)
#define CHP_CFG_DIR_WD_ENB_INTERVAL_RST 0x0

#define CHP_CFG_DIR_WD_ENB_INTERVAL_SAMPLE_INTERVAL	0x0FFFFFFF
#define CHP_CFG_DIR_WD_ENB_INTERVAL_ENB			0x10000000
#define CHP_CFG_DIR_WD_ENB_INTERVAL_RSVZ0		0xE0000000
#define CHP_CFG_DIR_WD_ENB_INTERVAL_SAMPLE_INTERVAL_LOC	0
#define CHP_CFG_DIR_WD_ENB_INTERVAL_ENB_LOC		28
#define CHP_CFG_DIR_WD_ENB_INTERVAL_RSVZ0_LOC		29

#define V2CHP_CFG_DIR_WD_THRESHOLD 0x440000ac
#define V2_5CHP_CFG_DIR_WD_THRESHOLD 0x440000c0
#define CHP_CFG_DIR_WD_THRESHOLD(ver) \
	(ver == DLB2_HW_V2 ? \
	 V2CHP_CFG_DIR_WD_THRESHOLD : \
	 V2_5CHP_CFG_DIR_WD_THRESHOLD)
#define CHP_CFG_DIR_WD_THRESHOLD_RST 0x0

#define CHP_CFG_DIR_WD_THRESHOLD_WD_THRESHOLD	0x000000FF
#define CHP_CFG_DIR_WD_THRESHOLD_RSVZ0		0xFFFFFF00
#define CHP_CFG_DIR_WD_THRESHOLD_WD_THRESHOLD_LOC	0
#define CHP_CFG_DIR_WD_THRESHOLD_RSVZ0_LOC		8

#define V2CHP_LDB_CQ_INTR_ARMED0 0x440000b0
#define V2_5CHP_LDB_CQ_INTR_ARMED0 0x440000c4
#define CHP_LDB_CQ_INTR_ARMED0(ver) \
	(ver == DLB2_HW_V2 ? \
	 V2CHP_LDB_CQ_INTR_ARMED0 : \
	 V2_5CHP_LDB_CQ_INTR_ARMED0)
#define CHP_LDB_CQ_INTR_ARMED0_RST 0x0

#define CHP_LDB_CQ_INTR_ARMED0_ARMED	0xFFFFFFFF
#define CHP_LDB_CQ_INTR_ARMED0_ARMED_LOC	0

#define V2CHP_LDB_CQ_INTR_ARMED1 0x440000b4
#define V2_5CHP_LDB_CQ_INTR_ARMED1 0x440000c8
#define CHP_LDB_CQ_INTR_ARMED1(ver) \
	(ver == DLB2_HW_V2 ? \
	 V2CHP_LDB_CQ_INTR_ARMED1 : \
	 V2_5CHP_LDB_CQ_INTR_ARMED1)
#define CHP_LDB_CQ_INTR_ARMED1_RST 0x0

#define CHP_LDB_CQ_INTR_ARMED1_ARMED	0xFFFFFFFF
#define CHP_LDB_CQ_INTR_ARMED1_ARMED_LOC	0

#define V2CHP_CFG_LDB_CQ_TIMER_CTL 0x440000d8
#define V2_5CHP_CFG_LDB_CQ_TIMER_CTL 0x440000ec
#define CHP_CFG_LDB_CQ_TIMER_CTL(ver) \
	(ver == DLB2_HW_V2 ? \
	 V2CHP_CFG_LDB_CQ_TIMER_CTL : \
	 V2_5CHP_CFG_LDB_CQ_TIMER_CTL)
#define CHP_CFG_LDB_CQ_TIMER_CTL_RST 0x0

#define CHP_CFG_LDB_CQ_TIMER_CTL_SAMPLE_INTERVAL	0x000000FF
#define CHP_CFG_LDB_CQ_TIMER_CTL_ENB			0x00000100
#define CHP_CFG_LDB_CQ_TIMER_CTL_RSVZ0			0xFFFFFE00
#define CHP_CFG_LDB_CQ_TIMER_CTL_SAMPLE_INTERVAL_LOC	0
#define CHP_CFG_LDB_CQ_TIMER_CTL_ENB_LOC		8
#define CHP_CFG_LDB_CQ_TIMER_CTL_RSVZ0_LOC		9

#define V2CHP_CFG_LDB_WDTO_0 0x440000dc
#define V2_5CHP_CFG_LDB_WDTO_0 0x440000f0
#define CHP_CFG_LDB_WDTO_0(ver) \
	(ver == DLB2_HW_V2 ? \
	 V2CHP_CFG_LDB_WDTO_0 : \
	 V2_5CHP_CFG_LDB_WDTO_0)
#define CHP_CFG_LDB_WDTO_0_RST 0x0

#define CHP_CFG_LDB_WDTO_0_WDTO	0xFFFFFFFF
#define CHP_CFG_LDB_WDTO_0_WDTO_LOC	0

#define V2CHP_CFG_LDB_WDTO_1 0x440000e0
#define V2_5CHP_CFG_LDB_WDTO_1 0x440000f4
#define CHP_CFG_LDB_WDTO_1(ver) \
	(ver == DLB2_HW_V2 ? \
	 V2CHP_CFG_LDB_WDTO_1 : \
	 V2_5CHP_CFG_LDB_WDTO_1)
#define CHP_CFG_LDB_WDTO_1_RST 0x0

#define CHP_CFG_LDB_WDTO_1_WDTO	0xFFFFFFFF
#define CHP_CFG_LDB_WDTO_1_WDTO_LOC	0

#define V2CHP_CFG_LDB_WD_DISABLE0 0x440000ec
#define V2_5CHP_CFG_LDB_WD_DISABLE0 0x44000100
#define CHP_CFG_LDB_WD_DISABLE0(ver) \
	(ver == DLB2_HW_V2 ? \
	 V2CHP_CFG_LDB_WD_DISABLE0 : \
	 V2_5CHP_CFG_LDB_WD_DISABLE0)
#define CHP_CFG_LDB_WD_DISABLE0_RST 0xffffffff

#define CHP_CFG_LDB_WD_DISABLE0_WD_DISABLE	0xFFFFFFFF
#define CHP_CFG_LDB_WD_DISABLE0_WD_DISABLE_LOC	0

#define V2CHP_CFG_LDB_WD_DISABLE1 0x440000f0
#define V2_5CHP_CFG_LDB_WD_DISABLE1 0x44000104
#define CHP_CFG_LDB_WD_DISABLE1(ver) \
	(ver == DLB2_HW_V2 ? \
	 V2CHP_CFG_LDB_WD_DISABLE1 : \
	 V2_5CHP_CFG_LDB_WD_DISABLE1)
#define CHP_CFG_LDB_WD_DISABLE1_RST 0xffffffff

#define CHP_CFG_LDB_WD_DISABLE1_WD_DISABLE	0xFFFFFFFF
#define CHP_CFG_LDB_WD_DISABLE1_WD_DISABLE_LOC	0

#define V2CHP_CFG_LDB_WD_ENB_INTERVAL 0x440000f4
#define V2_5CHP_CFG_LDB_WD_ENB_INTERVAL 0x44000108
#define CHP_CFG_LDB_WD_ENB_INTERVAL(ver) \
	(ver == DLB2_HW_V2 ? \
	 V2CHP_CFG_LDB_WD_ENB_INTERVAL : \
	 V2_5CHP_CFG_LDB_WD_ENB_INTERVAL)
#define CHP_CFG_LDB_WD_ENB_INTERVAL_RST 0x0

#define CHP_CFG_LDB_WD_ENB_INTERVAL_SAMPLE_INTERVAL	0x0FFFFFFF
#define CHP_CFG_LDB_WD_ENB_INTERVAL_ENB			0x10000000
#define CHP_CFG_LDB_WD_ENB_INTERVAL_RSVZ0		0xE0000000
#define CHP_CFG_LDB_WD_ENB_INTERVAL_SAMPLE_INTERVAL_LOC	0
#define CHP_CFG_LDB_WD_ENB_INTERVAL_ENB_LOC		28
#define CHP_CFG_LDB_WD_ENB_INTERVAL_RSVZ0_LOC		29

#define V2CHP_CFG_LDB_WD_THRESHOLD 0x44000100
#define V2_5CHP_CFG_LDB_WD_THRESHOLD 0x44000114
#define CHP_CFG_LDB_WD_THRESHOLD(ver) \
	(ver == DLB2_HW_V2 ? \
	 V2CHP_CFG_LDB_WD_THRESHOLD : \
	 V2_5CHP_CFG_LDB_WD_THRESHOLD)
#define CHP_CFG_LDB_WD_THRESHOLD_RST 0x0

#define CHP_CFG_LDB_WD_THRESHOLD_WD_THRESHOLD	0x000000FF
#define CHP_CFG_LDB_WD_THRESHOLD_RSVZ0		0xFFFFFF00
#define CHP_CFG_LDB_WD_THRESHOLD_WD_THRESHOLD_LOC	0
#define CHP_CFG_LDB_WD_THRESHOLD_RSVZ0_LOC		8

#define CHP_CTRL_DIAG_02 0x4c000028
#define CHP_CTRL_DIAG_02_RST 0x1555

#define CHP_CTRL_DIAG_02_EGRESS_CREDIT_STATUS_EMPTY(ver) \
	(ver == DLB2_HW_V2 ? \
	 CHP_CTRL_DIAG_02_EGRESS_CREDIT_STATUS_EMPTY_V2 : \
	 CHP_CTRL_DIAG_02_EGRESS_CREDIT_STATUS_EMPTY_V2_5)
#define CHP_CTRL_DIAG_02_EGRESS_CREDIT_STATUS_AFULL(ver) \
	(ver == DLB2_HW_V2 ? \
	 CHP_CTRL_DIAG_02_EGRESS_CREDIT_STATUS_AFULL_V2 : \
	 CHP_CTRL_DIAG_02_EGRESS_CREDIT_STATUS_AFULL_V2_5)
#define CHP_CTRL_DIAG_02_CHP_OUTBOUND_HCW_PIPE_CREDIT_STATUS_EMPTY(ver) \
	(ver == DLB2_HW_V2 ? \
	 CHP_CTRL_DIAG_02_CHP_OUTBOUND_HCW_PIPE_CREDIT_STATUS_EMPTY_V2 : \
	 CHP_CTRL_DIAG_02_CHP_OUTBOUND_HCW_PIPE_CREDIT_STATUS_EMPTY_V2_5)
#define CHP_CTRL_DIAG_02_CHP_OUTBOUND_HCW_PIPE_CREDIT_STATUS_AFULL(ver) \
	(ver == DLB2_HW_V2 ? \
	 CHP_CTRL_DIAG_02_CHP_OUTBOUND_HCW_PIPE_CREDIT_STATUS_AFULL_V2 : \
	 CHP_CTRL_DIAG_02_CHP_OUTBOUND_HCW_PIPE_CREDIT_STATUS_AFULL_V2_5)
#define CHP_CTRL_DIAG_02_CHP_LSP_AP_CMP_PIPE_CREDIT_STATUS_EMPTY(ver) \
	(ver == DLB2_HW_V2 ? \
	 CHP_CTRL_DIAG_02_CHP_LSP_AP_CMP_PIPE_CREDIT_STATUS_EMPTY_V2 : \
	 CHP_CTRL_DIAG_02_CHP_LSP_AP_CMP_PIPE_CREDIT_STATUS_EMPTY_V2_5)
#define CHP_CTRL_DIAG_02_CHP_LSP_AP_CMP_PIPE_CREDIT_STATUS_AFULL(ver) \
	(ver == DLB2_HW_V2 ? \
	 CHP_CTRL_DIAG_02_CHP_LSP_AP_CMP_PIPE_CREDIT_STATUS_AFULL_V2 : \
	 CHP_CTRL_DIAG_02_CHP_LSP_AP_CMP_PIPE_CREDIT_STATUS_AFULL_V2_5)
#define CHP_CTRL_DIAG_02_CHP_LSP_TOK_PIPE_CREDIT_STATUS_EMPTY(ver) \
	(ver == DLB2_HW_V2 ? \
	 CHP_CTRL_DIAG_02_CHP_LSP_TOK_PIPE_CREDIT_STATUS_EMPTY_V2 : \
	 CHP_CTRL_DIAG_02_CHP_LSP_TOK_PIPE_CREDIT_STATUS_EMPTY_V2_5)
#define CHP_CTRL_DIAG_02_CHP_LSP_TOK_PIPE_CREDIT_STATUS_AFULL(ver) \
	(ver == DLB2_HW_V2 ? \
	 CHP_CTRL_DIAG_02_CHP_LSP_TOK_PIPE_CREDIT_STATUS_AFULL_V2 : \
	 CHP_CTRL_DIAG_02_CHP_LSP_TOK_PIPE_CREDIT_STATUS_AFULL_V2_5)
#define CHP_CTRL_DIAG_02_CHP_ROP_PIPE_CREDIT_STATUS_EMPTY(ver) \
	(ver == DLB2_HW_V2 ? \
	 CHP_CTRL_DIAG_02_CHP_ROP_PIPE_CREDIT_STATUS_EMPTY_V2 : \
	 CHP_CTRL_DIAG_02_CHP_ROP_PIPE_CREDIT_STATUS_EMPTY_V2_5)
#define CHP_CTRL_DIAG_02_CHP_ROP_PIPE_CREDIT_STATUS_AFULL(ver) \
	(ver == DLB2_HW_V2 ? \
	 CHP_CTRL_DIAG_02_CHP_ROP_PIPE_CREDIT_STATUS_AFULL_V2 : \
	 CHP_CTRL_DIAG_02_CHP_ROP_PIPE_CREDIT_STATUS_AFULL_V2_5)
#define CHP_CTRL_DIAG_02_QED_TO_CQ_PIPE_CREDIT_STATUS_EMPTY(ver) \
	(ver == DLB2_HW_V2 ? \
	 CHP_CTRL_DIAG_02_QED_TO_CQ_PIPE_CREDIT_STATUS_EMPTY_V2 : \
	 CHP_CTRL_DIAG_02_QED_TO_CQ_PIPE_CREDIT_STATUS_EMPTY_V2_5)
#define CHP_CTRL_DIAG_02_QED_TO_CQ_PIPE_CREDIT_STATUS_AFULL(ver) \
	(ver == DLB2_HW_V2 ? \
	 CHP_CTRL_DIAG_02_QED_TO_CQ_PIPE_CREDIT_STATUS_AFULL_V2 : \
	 CHP_CTRL_DIAG_02_QED_TO_CQ_PIPE_CREDIT_STATUS_AFULL_V2_5)
#define CHP_CTRL_DIAG_02_EGRESS_LSP_TOKEN_CREDIT_STATUS_EMPTY(ver) \
	(ver == DLB2_HW_V2 ? \
	 CHP_CTRL_DIAG_02_EGRESS_LSP_TOKEN_CREDIT_STATUS_EMPTY_V2 : \
	 CHP_CTRL_DIAG_02_EGRESS_LSP_TOKEN_CREDIT_STATUS_EMPTY_V2_5)
#define CHP_CTRL_DIAG_02_EGRESS_LSP_TOKEN_CREDIT_STATUS_AFULL(ver) \
	(ver == DLB2_HW_V2 ? \
	 CHP_CTRL_DIAG_02_EGRESS_LSP_TOKEN_CREDIT_STATUS_AFULL_V2 : \
	 CHP_CTRL_DIAG_02_EGRESS_LSP_TOKEN_CREDIT_STATUS_AFULL_V2_5)
#define CHP_CTRL_DIAG_02_RSVD0(ver) \
	(ver == DLB2_HW_V2 ? \
	 CHP_CTRL_DIAG_02_RSVD0_V2 : \
	 CHP_CTRL_DIAG_02_RSVD0_V2_5)

#define CHP_CTRL_DIAG_02_EGRESS_CREDIT_STATUS_EMPTY_V2		0x00000001
#define CHP_CTRL_DIAG_02_EGRESS_CREDIT_STATUS_AFULL_V2		0x00000002
#define CHP_CTRL_DIAG_02_CHP_OUTBOUND_HCW_PIPE_CREDIT_STATUS_EMPTY_V2	0x00000004
#define CHP_CTRL_DIAG_02_CHP_OUTBOUND_HCW_PIPE_CREDIT_STATUS_AFULL_V2	0x00000008
#define CHP_CTRL_DIAG_02_CHP_LSP_AP_CMP_PIPE_CREDIT_STATUS_EMPTY_V2	0x00000010
#define CHP_CTRL_DIAG_02_CHP_LSP_AP_CMP_PIPE_CREDIT_STATUS_AFULL_V2	0x00000020
#define CHP_CTRL_DIAG_02_CHP_LSP_TOK_PIPE_CREDIT_STATUS_EMPTY_V2	0x00000040
#define CHP_CTRL_DIAG_02_CHP_LSP_TOK_PIPE_CREDIT_STATUS_AFULL_V2	0x00000080
#define CHP_CTRL_DIAG_02_CHP_ROP_PIPE_CREDIT_STATUS_EMPTY_V2		0x00000100
#define CHP_CTRL_DIAG_02_CHP_ROP_PIPE_CREDIT_STATUS_AFULL_V2		0x00000200
#define CHP_CTRL_DIAG_02_QED_TO_CQ_PIPE_CREDIT_STATUS_EMPTY_V2	0x00000400
#define CHP_CTRL_DIAG_02_QED_TO_CQ_PIPE_CREDIT_STATUS_AFULL_V2	0x00000800
#define CHP_CTRL_DIAG_02_EGRESS_LSP_TOKEN_CREDIT_STATUS_EMPTY_V2	0x00001000
#define CHP_CTRL_DIAG_02_EGRESS_LSP_TOKEN_CREDIT_STATUS_AFULL_V2	0x00002000
#define CHP_CTRL_DIAG_02_RSVD0_V2					0xFFFFC000
#define CHP_CTRL_DIAG_02_EGRESS_CREDIT_STATUS_EMPTY_V2_LOC			0
#define CHP_CTRL_DIAG_02_EGRESS_CREDIT_STATUS_AFULL_V2_LOC			1
#define CHP_CTRL_DIAG_02_CHP_OUTBOUND_HCW_PIPE_CREDIT_STATUS_EMPTY_V2_LOC	2
#define CHP_CTRL_DIAG_02_CHP_OUTBOUND_HCW_PIPE_CREDIT_STATUS_AFULL_V2_LOC	3
#define CHP_CTRL_DIAG_02_CHP_LSP_AP_CMP_PIPE_CREDIT_STATUS_EMPTY_V2_LOC		4
#define CHP_CTRL_DIAG_02_CHP_LSP_AP_CMP_PIPE_CREDIT_STATUS_AFULL_V2_LOC		5
#define CHP_CTRL_DIAG_02_CHP_LSP_TOK_PIPE_CREDIT_STATUS_EMPTY_V2_LOC		6
#define CHP_CTRL_DIAG_02_CHP_LSP_TOK_PIPE_CREDIT_STATUS_AFULL_V2_LOC		7
#define CHP_CTRL_DIAG_02_CHP_ROP_PIPE_CREDIT_STATUS_EMPTY_V2_LOC		8
#define CHP_CTRL_DIAG_02_CHP_ROP_PIPE_CREDIT_STATUS_AFULL_V2_LOC		9
#define CHP_CTRL_DIAG_02_QED_TO_CQ_PIPE_CREDIT_STATUS_EMPTY_V2_LOC		10
#define CHP_CTRL_DIAG_02_QED_TO_CQ_PIPE_CREDIT_STATUS_AFULL_V2_LOC		11
#define CHP_CTRL_DIAG_02_EGRESS_LSP_TOKEN_CREDIT_STATUS_EMPTY_V2_LOC		12
#define CHP_CTRL_DIAG_02_EGRESS_LSP_TOKEN_CREDIT_STATUS_AFULL_V2_LOC		13
#define CHP_CTRL_DIAG_02_RSVD0_V2_LOC						14

#define CHP_CTRL_DIAG_02_EGRESS_CREDIT_STATUS_EMPTY_V2_5		0x00000001
#define CHP_CTRL_DIAG_02_EGRESS_CREDIT_STATUS_AFULL_V2_5		0x00000002
#define CHP_CTRL_DIAG_02_CHP_OUTBOUND_HCW_PIPE_CREDIT_STATUS_EMPTY_V2_5	0x00000004
#define CHP_CTRL_DIAG_02_CHP_OUTBOUND_HCW_PIPE_CREDIT_STATUS_AFULL_V2_5	0x00000008
#define CHP_CTRL_DIAG_02_CHP_LSP_AP_CMP_PIPE_CREDIT_STATUS_EMPTY_V2_5	0x00000010
#define CHP_CTRL_DIAG_02_CHP_LSP_AP_CMP_PIPE_CREDIT_STATUS_AFULL_V2_5	0x00000020
#define CHP_CTRL_DIAG_02_CHP_LSP_TOK_PIPE_CREDIT_STATUS_EMPTY_V2_5	0x00000040
#define CHP_CTRL_DIAG_02_CHP_LSP_TOK_PIPE_CREDIT_STATUS_AFULL_V2_5	0x00000080
#define CHP_CTRL_DIAG_02_CHP_ROP_PIPE_CREDIT_STATUS_EMPTY_V2_5	0x00000100
#define CHP_CTRL_DIAG_02_CHP_ROP_PIPE_CREDIT_STATUS_AFULL_V2_5	0x00000200
#define CHP_CTRL_DIAG_02_QED_TO_CQ_PIPE_CREDIT_STATUS_EMPTY_V2_5	0x00000400
#define CHP_CTRL_DIAG_02_QED_TO_CQ_PIPE_CREDIT_STATUS_AFULL_V2_5	0x00000800
#define CHP_CTRL_DIAG_02_EGRESS_LSP_TOKEN_CREDIT_STATUS_EMPTY_V2_5	0x00001000
#define CHP_CTRL_DIAG_02_EGRESS_LSP_TOKEN_CREDIT_STATUS_AFULL_V2_5	0x00002000
#define CHP_CTRL_DIAG_02_CHP_LSP_TOKEN_QB_STATUS_SIZE_V2_5		0x0001C000
#define CHP_CTRL_DIAG_02_FREELIST_SIZE_V2_5			0xFFFE0000
#define CHP_CTRL_DIAG_02_EGRESS_CREDIT_STATUS_EMPTY_V2_5_LOC			0
#define CHP_CTRL_DIAG_02_EGRESS_CREDIT_STATUS_AFULL_V2_5_LOC			1
#define CHP_CTRL_DIAG_02_CHP_OUTBOUND_HCW_PIPE_CREDIT_STATUS_EMPTY_V2_5_LOC	2
#define CHP_CTRL_DIAG_02_CHP_OUTBOUND_HCW_PIPE_CREDIT_STATUS_AFULL_V2_5_LOC	3
#define CHP_CTRL_DIAG_02_CHP_LSP_AP_CMP_PIPE_CREDIT_STATUS_EMPTY_V2_5_LOC	4
#define CHP_CTRL_DIAG_02_CHP_LSP_AP_CMP_PIPE_CREDIT_STATUS_AFULL_V2_5_LOC	5
#define CHP_CTRL_DIAG_02_CHP_LSP_TOK_PIPE_CREDIT_STATUS_EMPTY_V2_5_LOC		6
#define CHP_CTRL_DIAG_02_CHP_LSP_TOK_PIPE_CREDIT_STATUS_AFULL_V2_5_LOC		7
#define CHP_CTRL_DIAG_02_CHP_ROP_PIPE_CREDIT_STATUS_EMPTY_V2_5_LOC		8
#define CHP_CTRL_DIAG_02_CHP_ROP_PIPE_CREDIT_STATUS_AFULL_V2_5_LOC		9
#define CHP_CTRL_DIAG_02_QED_TO_CQ_PIPE_CREDIT_STATUS_EMPTY_V2_5_LOC		10
#define CHP_CTRL_DIAG_02_QED_TO_CQ_PIPE_CREDIT_STATUS_AFULL_V2_5_LOC		11
#define CHP_CTRL_DIAG_02_EGRESS_LSP_TOKEN_CREDIT_STATUS_EMPTY_V2_5_LOC		12
#define CHP_CTRL_DIAG_02_EGRESS_LSP_TOKEN_CREDIT_STATUS_AFULL_V2_5_LOC		13
#define CHP_CTRL_DIAG_02_CHP_LSP_TOKEN_QB_STATUS_SIZE_V2_5_LOC			14
#define CHP_CTRL_DIAG_02_FREELIST_SIZE_V2_5_LOC					17

#define DP_CFG_ARB_WEIGHTS_TQPRI_DIR_0 0x54000000
#define DP_CFG_ARB_WEIGHTS_TQPRI_DIR_0_RST 0xfefcfaf8

#define DP_CFG_ARB_WEIGHTS_TQPRI_DIR_0_PRI0	0x000000FF
#define DP_CFG_ARB_WEIGHTS_TQPRI_DIR_0_PRI1	0x0000FF00
#define DP_CFG_ARB_WEIGHTS_TQPRI_DIR_0_PRI2	0x00FF0000
#define DP_CFG_ARB_WEIGHTS_TQPRI_DIR_0_PRI3	0xFF000000
#define DP_CFG_ARB_WEIGHTS_TQPRI_DIR_0_PRI0_LOC	0
#define DP_CFG_ARB_WEIGHTS_TQPRI_DIR_0_PRI1_LOC	8
#define DP_CFG_ARB_WEIGHTS_TQPRI_DIR_0_PRI2_LOC	16
#define DP_CFG_ARB_WEIGHTS_TQPRI_DIR_0_PRI3_LOC	24

#define DP_CFG_ARB_WEIGHTS_TQPRI_DIR_1 0x54000004
#define DP_CFG_ARB_WEIGHTS_TQPRI_DIR_1_RST 0x0

#define DP_CFG_ARB_WEIGHTS_TQPRI_DIR_1_RSVZ0	0xFFFFFFFF
#define DP_CFG_ARB_WEIGHTS_TQPRI_DIR_1_RSVZ0_LOC	0

#define DP_CFG_ARB_WEIGHTS_TQPRI_REPLAY_0 0x54000008
#define DP_CFG_ARB_WEIGHTS_TQPRI_REPLAY_0_RST 0xfefcfaf8

#define DP_CFG_ARB_WEIGHTS_TQPRI_REPLAY_0_PRI0	0x000000FF
#define DP_CFG_ARB_WEIGHTS_TQPRI_REPLAY_0_PRI1	0x0000FF00
#define DP_CFG_ARB_WEIGHTS_TQPRI_REPLAY_0_PRI2	0x00FF0000
#define DP_CFG_ARB_WEIGHTS_TQPRI_REPLAY_0_PRI3	0xFF000000
#define DP_CFG_ARB_WEIGHTS_TQPRI_REPLAY_0_PRI0_LOC	0
#define DP_CFG_ARB_WEIGHTS_TQPRI_REPLAY_0_PRI1_LOC	8
#define DP_CFG_ARB_WEIGHTS_TQPRI_REPLAY_0_PRI2_LOC	16
#define DP_CFG_ARB_WEIGHTS_TQPRI_REPLAY_0_PRI3_LOC	24

#define DP_CFG_ARB_WEIGHTS_TQPRI_REPLAY_1 0x5400000c
#define DP_CFG_ARB_WEIGHTS_TQPRI_REPLAY_1_RST 0x0

#define DP_CFG_ARB_WEIGHTS_TQPRI_REPLAY_1_RSVZ0	0xFFFFFFFF
#define DP_CFG_ARB_WEIGHTS_TQPRI_REPLAY_1_RSVZ0_LOC	0

#define DP_DIR_CSR_CTRL 0x54000010
#define DP_DIR_CSR_CTRL_RST 0x0

#define DP_DIR_CSR_CTRL_INT_COR_ALARM_DIS	0x00000001
#define DP_DIR_CSR_CTRL_INT_COR_SYND_DIS	0x00000002
#define DP_DIR_CSR_CTRL_INT_UNCR_ALARM_DIS	0x00000004
#define DP_DIR_CSR_CTRL_INT_UNC_SYND_DIS	0x00000008
#define DP_DIR_CSR_CTRL_INT_INF0_ALARM_DIS	0x00000010
#define DP_DIR_CSR_CTRL_INT_INF0_SYND_DIS	0x00000020
#define DP_DIR_CSR_CTRL_INT_INF1_ALARM_DIS	0x00000040
#define DP_DIR_CSR_CTRL_INT_INF1_SYND_DIS	0x00000080
#define DP_DIR_CSR_CTRL_INT_INF2_ALARM_DIS	0x00000100
#define DP_DIR_CSR_CTRL_INT_INF2_SYND_DIS	0x00000200
#define DP_DIR_CSR_CTRL_INT_INF3_ALARM_DIS	0x00000400
#define DP_DIR_CSR_CTRL_INT_INF3_SYND_DIS	0x00000800
#define DP_DIR_CSR_CTRL_INT_INF4_ALARM_DIS	0x00001000
#define DP_DIR_CSR_CTRL_INT_INF4_SYND_DIS	0x00002000
#define DP_DIR_CSR_CTRL_INT_INF5_ALARM_DIS	0x00004000
#define DP_DIR_CSR_CTRL_INT_INF5_SYND_DIS	0x00008000
#define DP_DIR_CSR_CTRL_RSVZ0			0xFFFF0000
#define DP_DIR_CSR_CTRL_INT_COR_ALARM_DIS_LOC	0
#define DP_DIR_CSR_CTRL_INT_COR_SYND_DIS_LOC	1
#define DP_DIR_CSR_CTRL_INT_UNCR_ALARM_DIS_LOC	2
#define DP_DIR_CSR_CTRL_INT_UNC_SYND_DIS_LOC	3
#define DP_DIR_CSR_CTRL_INT_INF0_ALARM_DIS_LOC	4
#define DP_DIR_CSR_CTRL_INT_INF0_SYND_DIS_LOC	5
#define DP_DIR_CSR_CTRL_INT_INF1_ALARM_DIS_LOC	6
#define DP_DIR_CSR_CTRL_INT_INF1_SYND_DIS_LOC	7
#define DP_DIR_CSR_CTRL_INT_INF2_ALARM_DIS_LOC	8
#define DP_DIR_CSR_CTRL_INT_INF2_SYND_DIS_LOC	9
#define DP_DIR_CSR_CTRL_INT_INF3_ALARM_DIS_LOC	10
#define DP_DIR_CSR_CTRL_INT_INF3_SYND_DIS_LOC	11
#define DP_DIR_CSR_CTRL_INT_INF4_ALARM_DIS_LOC	12
#define DP_DIR_CSR_CTRL_INT_INF4_SYND_DIS_LOC	13
#define DP_DIR_CSR_CTRL_INT_INF5_ALARM_DIS_LOC	14
#define DP_DIR_CSR_CTRL_INT_INF5_SYND_DIS_LOC	15
#define DP_DIR_CSR_CTRL_RSVZ0_LOC		16

#define V2NALB_CFG_ARB_WEIGHTS_TQPRI_ATQ_0 0x84000000
#define V2_5NALB_CFG_ARB_WEIGHTS_TQPRI_ATQ_0 0x74000000
#define NALB_CFG_ARB_WEIGHTS_TQPRI_ATQ_0(ver) \
	(ver == DLB2_HW_V2 ? \
	 V2NALB_CFG_ARB_WEIGHTS_TQPRI_ATQ_0 : \
	 V2_5NALB_CFG_ARB_WEIGHTS_TQPRI_ATQ_0)
#define NALB_CFG_ARB_WEIGHTS_TQPRI_ATQ_0_RST 0xfefcfaf8

#define NALB_CFG_ARB_WEIGHTS_TQPRI_ATQ_0_PRI0	0x000000FF
#define NALB_CFG_ARB_WEIGHTS_TQPRI_ATQ_0_PRI1	0x0000FF00
#define NALB_CFG_ARB_WEIGHTS_TQPRI_ATQ_0_PRI2	0x00FF0000
#define NALB_CFG_ARB_WEIGHTS_TQPRI_ATQ_0_PRI3	0xFF000000
#define NALB_CFG_ARB_WEIGHTS_TQPRI_ATQ_0_PRI0_LOC	0
#define NALB_CFG_ARB_WEIGHTS_TQPRI_ATQ_0_PRI1_LOC	8
#define NALB_CFG_ARB_WEIGHTS_TQPRI_ATQ_0_PRI2_LOC	16
#define NALB_CFG_ARB_WEIGHTS_TQPRI_ATQ_0_PRI3_LOC	24

#define V2NALB_CFG_ARB_WEIGHTS_TQPRI_ATQ_1 0x84000004
#define V2_5NALB_CFG_ARB_WEIGHTS_TQPRI_ATQ_1 0x74000004
#define NALB_CFG_ARB_WEIGHTS_TQPRI_ATQ_1(ver) \
	(ver == DLB2_HW_V2 ? \
	 V2NALB_CFG_ARB_WEIGHTS_TQPRI_ATQ_1 : \
	 V2_5NALB_CFG_ARB_WEIGHTS_TQPRI_ATQ_1)
#define NALB_CFG_ARB_WEIGHTS_TQPRI_ATQ_1_RST 0x0

#define NALB_CFG_ARB_WEIGHTS_TQPRI_ATQ_1_RSVZ0	0xFFFFFFFF
#define NALB_CFG_ARB_WEIGHTS_TQPRI_ATQ_1_RSVZ0_LOC	0

#define V2NALB_CFG_ARB_WEIGHTS_TQPRI_NALB_0 0x84000008
#define V2_5NALB_CFG_ARB_WEIGHTS_TQPRI_NALB_0 0x74000008
#define NALB_CFG_ARB_WEIGHTS_TQPRI_NALB_0(ver) \
	(ver == DLB2_HW_V2 ? \
	 V2NALB_CFG_ARB_WEIGHTS_TQPRI_NALB_0 : \
	 V2_5NALB_CFG_ARB_WEIGHTS_TQPRI_NALB_0)
#define NALB_CFG_ARB_WEIGHTS_TQPRI_NALB_0_RST 0xfefcfaf8

#define NALB_CFG_ARB_WEIGHTS_TQPRI_NALB_0_PRI0	0x000000FF
#define NALB_CFG_ARB_WEIGHTS_TQPRI_NALB_0_PRI1	0x0000FF00
#define NALB_CFG_ARB_WEIGHTS_TQPRI_NALB_0_PRI2	0x00FF0000
#define NALB_CFG_ARB_WEIGHTS_TQPRI_NALB_0_PRI3	0xFF000000
#define NALB_CFG_ARB_WEIGHTS_TQPRI_NALB_0_PRI0_LOC	0
#define NALB_CFG_ARB_WEIGHTS_TQPRI_NALB_0_PRI1_LOC	8
#define NALB_CFG_ARB_WEIGHTS_TQPRI_NALB_0_PRI2_LOC	16
#define NALB_CFG_ARB_WEIGHTS_TQPRI_NALB_0_PRI3_LOC	24

#define V2NALB_CFG_ARB_WEIGHTS_TQPRI_NALB_1 0x8400000c
#define V2_5NALB_CFG_ARB_WEIGHTS_TQPRI_NALB_1 0x7400000c
#define NALB_CFG_ARB_WEIGHTS_TQPRI_NALB_1(ver) \
	(ver == DLB2_HW_V2 ? \
	 V2NALB_CFG_ARB_WEIGHTS_TQPRI_NALB_1 : \
	 V2_5NALB_CFG_ARB_WEIGHTS_TQPRI_NALB_1)
#define NALB_CFG_ARB_WEIGHTS_TQPRI_NALB_1_RST 0x0

#define NALB_CFG_ARB_WEIGHTS_TQPRI_NALB_1_RSVZ0	0xFFFFFFFF
#define NALB_CFG_ARB_WEIGHTS_TQPRI_NALB_1_RSVZ0_LOC	0

#define V2NALB_CFG_ARB_WEIGHTS_TQPRI_REPLAY_0 0x84000010
#define V2_5NALB_CFG_ARB_WEIGHTS_TQPRI_REPLAY_0 0x74000010
#define NALB_CFG_ARB_WEIGHTS_TQPRI_REPLAY_0(ver) \
	(ver == DLB2_HW_V2 ? \
	 V2NALB_CFG_ARB_WEIGHTS_TQPRI_REPLAY_0 : \
	 V2_5NALB_CFG_ARB_WEIGHTS_TQPRI_REPLAY_0)
#define NALB_CFG_ARB_WEIGHTS_TQPRI_REPLAY_0_RST 0xfefcfaf8

#define NALB_CFG_ARB_WEIGHTS_TQPRI_REPLAY_0_PRI0	0x000000FF
#define NALB_CFG_ARB_WEIGHTS_TQPRI_REPLAY_0_PRI1	0x0000FF00
#define NALB_CFG_ARB_WEIGHTS_TQPRI_REPLAY_0_PRI2	0x00FF0000
#define NALB_CFG_ARB_WEIGHTS_TQPRI_REPLAY_0_PRI3	0xFF000000
#define NALB_CFG_ARB_WEIGHTS_TQPRI_REPLAY_0_PRI0_LOC	0
#define NALB_CFG_ARB_WEIGHTS_TQPRI_REPLAY_0_PRI1_LOC	8
#define NALB_CFG_ARB_WEIGHTS_TQPRI_REPLAY_0_PRI2_LOC	16
#define NALB_CFG_ARB_WEIGHTS_TQPRI_REPLAY_0_PRI3_LOC	24

#define V2NALB_CFG_ARB_WEIGHTS_TQPRI_REPLAY_1 0x84000014
#define V2_5NALB_CFG_ARB_WEIGHTS_TQPRI_REPLAY_1 0x74000014
#define NALB_CFG_ARB_WEIGHTS_TQPRI_REPLAY_1(ver) \
	(ver == DLB2_HW_V2 ? \
	 V2NALB_CFG_ARB_WEIGHTS_TQPRI_REPLAY_1 : \
	 V2_5NALB_CFG_ARB_WEIGHTS_TQPRI_REPLAY_1)
#define NALB_CFG_ARB_WEIGHTS_TQPRI_REPLAY_1_RST 0x0

#define NALB_CFG_ARB_WEIGHTS_TQPRI_REPLAY_1_RSVZ0	0xFFFFFFFF
#define NALB_CFG_ARB_WEIGHTS_TQPRI_REPLAY_1_RSVZ0_LOC	0

#define V2RO_GRP_0_SLT_SHFT(x) \
	(0x96000000 + (x) * 0x4)
#define V2_5RO_GRP_0_SLT_SHFT(x) \
	(0x86000000 + (x) * 0x4)
#define RO_GRP_0_SLT_SHFT(ver, x) \
	(ver == DLB2_HW_V2 ? \
	 V2RO_GRP_0_SLT_SHFT(x) : \
	 V2_5RO_GRP_0_SLT_SHFT(x))
#define RO_GRP_0_SLT_SHFT_RST 0x0

#define RO_GRP_0_SLT_SHFT_CHANGE	0x000003FF
#define RO_GRP_0_SLT_SHFT_RSVD0		0xFFFFFC00
#define RO_GRP_0_SLT_SHFT_CHANGE_LOC	0
#define RO_GRP_0_SLT_SHFT_RSVD0_LOC	10

#define V2RO_GRP_1_SLT_SHFT(x) \
	(0x96010000 + (x) * 0x4)
#define V2_5RO_GRP_1_SLT_SHFT(x) \
	(0x86010000 + (x) * 0x4)
#define RO_GRP_1_SLT_SHFT(ver, x) \
	(ver == DLB2_HW_V2 ? \
	 V2RO_GRP_1_SLT_SHFT(x) : \
	 V2_5RO_GRP_1_SLT_SHFT(x))
#define RO_GRP_1_SLT_SHFT_RST 0x0

#define RO_GRP_1_SLT_SHFT_CHANGE	0x000003FF
#define RO_GRP_1_SLT_SHFT_RSVD0		0xFFFFFC00
#define RO_GRP_1_SLT_SHFT_CHANGE_LOC	0
#define RO_GRP_1_SLT_SHFT_RSVD0_LOC	10

#define RO_HEALTH_SEQNUM_STATE_GRP0(x) \
	(0x9e000000 + (x) * 0x4)
#define RO_HEALTH_SEQNUM_STATE_GRP0_RST 0x0

#define RO_HEALTH_SEQNUM_STATE_GRP0_SN_ACTIVE	0xFFFFFFFF
#define RO_HEALTH_SEQNUM_STATE_GRP0_SN_ACTIVE_LOC	0

#define RO_HEALTH_SEQNUM_STATE_GRP1(x) \
	(0x9e010000 + (x) * 0x4)
#define RO_HEALTH_SEQNUM_STATE_GRP1_RST 0x0

#define RO_HEALTH_SEQNUM_STATE_GRP1_SN_ACTIVE	0xFFFFFFFF
#define RO_HEALTH_SEQNUM_STATE_GRP1_SN_ACTIVE_LOC	0

#define RO_REORDER_STATE_QID_QIDIX_CQ(x) \
	(0x9e030000 + (x) * 0x4)
#define RO_REORDER_STATE_QID_QIDIX_CQ_RST 0x0

#define RO_REORDER_STATE_QID_QIDIX_CQ_CQ	0x000000FF
#define RO_REORDER_STATE_QID_QIDIX_CQ_QIDIX	0x00000700
#define RO_REORDER_STATE_QID_QIDIX_CQ_QID	0x0003F800
#define RO_REORDER_STATE_QID_QIDIX_CQ_QPRI	0x001C0000
#define RO_REORDER_STATE_QID_QIDIX_CQ_USER	0x00200000
#define RO_REORDER_STATE_QID_QIDIX_CQ_RSZV0	0x00400000
#define RO_REORDER_STATE_QID_QIDIX_CQ_VLD	0x00800000
#define RO_REORDER_STATE_QID_QIDIX_CQ_RSVD0	0xFF000000
#define RO_REORDER_STATE_QID_QIDIX_CQ_CQ_LOC	0
#define RO_REORDER_STATE_QID_QIDIX_CQ_QIDIX_LOC	8
#define RO_REORDER_STATE_QID_QIDIX_CQ_QID_LOC	11
#define RO_REORDER_STATE_QID_QIDIX_CQ_QPRI_LOC	18
#define RO_REORDER_STATE_QID_QIDIX_CQ_USER_LOC	21
#define RO_REORDER_STATE_QID_QIDIX_CQ_RSZV0_LOC	22
#define RO_REORDER_STATE_QID_QIDIX_CQ_VLD_LOC	23
#define RO_REORDER_STATE_QID_QIDIX_CQ_RSVD0_LOC	24

#define V2RO_GRP_SN_MODE 0x94000000
#define V2_5RO_GRP_SN_MODE 0x84000000
#define RO_GRP_SN_MODE(ver) \
	(ver == DLB2_HW_V2 ? \
	 V2RO_GRP_SN_MODE : \
	 V2_5RO_GRP_SN_MODE)
#define RO_GRP_SN_MODE_RST 0x0

#define RO_GRP_SN_MODE_SN_MODE_0	0x00000007
#define RO_GRP_SN_MODE_RSZV0		0x000000F8
#define RO_GRP_SN_MODE_SN_MODE_1	0x00000700
#define RO_GRP_SN_MODE_RSZV1		0xFFFFF800
#define RO_GRP_SN_MODE_SN_MODE_0_LOC	0
#define RO_GRP_SN_MODE_RSZV0_LOC	3
#define RO_GRP_SN_MODE_SN_MODE_1_LOC	8
#define RO_GRP_SN_MODE_RSZV1_LOC	11

#define V2RO_CFG_CTRL_GENERAL_0 0x9c000000
#define V2_5RO_CFG_CTRL_GENERAL_0 0x8c000000
#define RO_CFG_CTRL_GENERAL_0(ver) \
	(ver == DLB2_HW_V2 ? \
	 V2RO_CFG_CTRL_GENERAL_0 : \
	 V2_5RO_CFG_CTRL_GENERAL_0)
#define RO_CFG_CTRL_GENERAL_0_RST 0x0

#define RO_CFG_CTRL_GENERAL_0_UNIT_SINGLE_STEP_MODE	0x00000001
#define RO_CFG_CTRL_GENERAL_0_RR_EN			0x00000002
#define RO_CFG_CTRL_GENERAL_0_RSZV0			0xFFFFFFFC
#define RO_CFG_CTRL_GENERAL_0_UNIT_SINGLE_STEP_MODE_LOC	0
#define RO_CFG_CTRL_GENERAL_0_RR_EN_LOC			1
#define RO_CFG_CTRL_GENERAL_0_RSZV0_LOC			2

#define V2LSP_CQ2PRIOV(x) \
	(0xa0000000 + (x) * 0x1000)
#define V2_5LSP_CQ2PRIOV(x) \
	(0x90000000 + (x) * 0x1000)
#define LSP_CQ2PRIOV(ver, x) \
	(ver == DLB2_HW_V2 ? \
	 V2LSP_CQ2PRIOV(x) : \
	 V2_5LSP_CQ2PRIOV(x))
#define LSP_CQ2PRIOV_RST 0x0

#define LSP_CQ2PRIOV_PRIO	0x00FFFFFF
#define LSP_CQ2PRIOV_V		0xFF000000
#define LSP_CQ2PRIOV_PRIO_LOC	0
#define LSP_CQ2PRIOV_V_LOC	24

#define V2LSP_CQ2QID0(x) \
	(0xa0080000 + (x) * 0x1000)
#define V2_5LSP_CQ2QID0(x) \
	(0x90080000 + (x) * 0x1000)
#define LSP_CQ2QID0(ver, x) \
	(ver == DLB2_HW_V2 ? \
	 V2LSP_CQ2QID0(x) : \
	 V2_5LSP_CQ2QID0(x))
#define LSP_CQ2QID0_RST 0x0

#define LSP_CQ2QID0_QID_P0	0x0000007F
#define LSP_CQ2QID0_RSVD3	0x00000080
#define LSP_CQ2QID0_QID_P1	0x00007F00
#define LSP_CQ2QID0_RSVD2	0x00008000
#define LSP_CQ2QID0_QID_P2	0x007F0000
#define LSP_CQ2QID0_RSVD1	0x00800000
#define LSP_CQ2QID0_QID_P3	0x7F000000
#define LSP_CQ2QID0_RSVD0	0x80000000
#define LSP_CQ2QID0_QID_P0_LOC	0
#define LSP_CQ2QID0_RSVD3_LOC	7
#define LSP_CQ2QID0_QID_P1_LOC	8
#define LSP_CQ2QID0_RSVD2_LOC	15
#define LSP_CQ2QID0_QID_P2_LOC	16
#define LSP_CQ2QID0_RSVD1_LOC	23
#define LSP_CQ2QID0_QID_P3_LOC	24
#define LSP_CQ2QID0_RSVD0_LOC	31

#define V2LSP_CQ2QID1(x) \
	(0xa0100000 + (x) * 0x1000)
#define V2_5LSP_CQ2QID1(x) \
	(0x90100000 + (x) * 0x1000)
#define LSP_CQ2QID1(ver, x) \
	(ver == DLB2_HW_V2 ? \
	 V2LSP_CQ2QID1(x) : \
	 V2_5LSP_CQ2QID1(x))
#define LSP_CQ2QID1_RST 0x0

#define LSP_CQ2QID1_QID_P4	0x0000007F
#define LSP_CQ2QID1_RSVD3	0x00000080
#define LSP_CQ2QID1_QID_P5	0x00007F00
#define LSP_CQ2QID1_RSVD2	0x00008000
#define LSP_CQ2QID1_QID_P6	0x007F0000
#define LSP_CQ2QID1_RSVD1	0x00800000
#define LSP_CQ2QID1_QID_P7	0x7F000000
#define LSP_CQ2QID1_RSVD0	0x80000000
#define LSP_CQ2QID1_QID_P4_LOC	0
#define LSP_CQ2QID1_RSVD3_LOC	7
#define LSP_CQ2QID1_QID_P5_LOC	8
#define LSP_CQ2QID1_RSVD2_LOC	15
#define LSP_CQ2QID1_QID_P6_LOC	16
#define LSP_CQ2QID1_RSVD1_LOC	23
#define LSP_CQ2QID1_QID_P7_LOC	24
#define LSP_CQ2QID1_RSVD0_LOC	31

#define V2LSP_CQ_DIR_DSBL(x) \
	(0xa0180000 + (x) * 0x1000)
#define V2_5LSP_CQ_DIR_DSBL(x) \
	(0x90180000 + (x) * 0x1000)
#define LSP_CQ_DIR_DSBL(ver, x) \
	(ver == DLB2_HW_V2 ? \
	 V2LSP_CQ_DIR_DSBL(x) : \
	 V2_5LSP_CQ_DIR_DSBL(x))
#define LSP_CQ_DIR_DSBL_RST 0x1

#define LSP_CQ_DIR_DSBL_DISABLED	0x00000001
#define LSP_CQ_DIR_DSBL_RSVD0		0xFFFFFFFE
#define LSP_CQ_DIR_DSBL_DISABLED_LOC	0
#define LSP_CQ_DIR_DSBL_RSVD0_LOC	1

#define V2LSP_CQ_DIR_TKN_CNT(x) \
	(0xa0200000 + (x) * 0x1000)
#define V2_5LSP_CQ_DIR_TKN_CNT(x) \
	(0x90200000 + (x) * 0x1000)
#define LSP_CQ_DIR_TKN_CNT(ver, x) \
	(ver == DLB2_HW_V2 ? \
	 V2LSP_CQ_DIR_TKN_CNT(x) : \
	 V2_5LSP_CQ_DIR_TKN_CNT(x))
#define LSP_CQ_DIR_TKN_CNT_RST 0x0

#define LSP_CQ_DIR_TKN_CNT_COUNT(ver) \
	(ver == DLB2_HW_V2 ? \
	 LSP_CQ_DIR_TKN_CNT_COUNT_V2 : \
	 LSP_CQ_DIR_TKN_CNT_COUNT_V2_5)
#define LSP_CQ_DIR_TKN_CNT_RSVD0(ver) \
	(ver == DLB2_HW_V2 ? \
	 LSP_CQ_DIR_TKN_CNT_RSVD0_V2 : \
	 LSP_CQ_DIR_TKN_CNT_RSVD0_V2_5)

#define LSP_CQ_DIR_TKN_CNT_COUNT_V2	0x00001FFF
#define LSP_CQ_DIR_TKN_CNT_RSVD0_V2	0xFFFFE000
#define LSP_CQ_DIR_TKN_CNT_COUNT_V2_LOC	0
#define LSP_CQ_DIR_TKN_CNT_RSVD0_V2_LOC	13

#define LSP_CQ_DIR_TKN_CNT_COUNT_V2_5	0x000007FF
#define LSP_CQ_DIR_TKN_CNT_RSVD0_V2_5	0xFFFFF800
#define LSP_CQ_DIR_TKN_CNT_COUNT_V2_5_LOC	0
#define LSP_CQ_DIR_TKN_CNT_RSVD0_V2_5_LOC	11

#define V2LSP_CQ_DIR_TKN_DEPTH_SEL_DSI(x) \
	(0xa0280000 + (x) * 0x1000)
#define V2_5LSP_CQ_DIR_TKN_DEPTH_SEL_DSI(x) \
	(0x90280000 + (x) * 0x1000)
#define LSP_CQ_DIR_TKN_DEPTH_SEL_DSI(ver, x) \
	(ver == DLB2_HW_V2 ? \
	 V2LSP_CQ_DIR_TKN_DEPTH_SEL_DSI(x) : \
	 V2_5LSP_CQ_DIR_TKN_DEPTH_SEL_DSI(x))
#define LSP_CQ_DIR_TKN_DEPTH_SEL_DSI_RST 0x0

#define LSP_CQ_DIR_TKN_DEPTH_SEL_DSI_TOKEN_DEPTH_SELECT(ver) \
	(ver == DLB2_HW_V2 ? \
	 LSP_CQ_DIR_TKN_DEPTH_SEL_DSI_TOKEN_DEPTH_SELECT_V2 : \
	 LSP_CQ_DIR_TKN_DEPTH_SEL_DSI_TOKEN_DEPTH_SELECT_V2_5)
#define LSP_CQ_DIR_TKN_DEPTH_SEL_DSI_DISABLE_WB_OPT(ver) \
	(ver == DLB2_HW_V2 ? \
	 LSP_CQ_DIR_TKN_DEPTH_SEL_DSI_DISABLE_WB_OPT_V2 : \
	 LSP_CQ_DIR_TKN_DEPTH_SEL_DSI_DISABLE_WB_OPT_V2_5)
#define LSP_CQ_DIR_TKN_DEPTH_SEL_DSI_IGNORE_DEPTH(ver) \
	(ver == DLB2_HW_V2 ? \
	 LSP_CQ_DIR_TKN_DEPTH_SEL_DSI_IGNORE_DEPTH_V2 : \
	 LSP_CQ_DIR_TKN_DEPTH_SEL_DSI_IGNORE_DEPTH_V2_5)
#define LSP_CQ_DIR_TKN_DEPTH_SEL_DSI_RSVD0(ver) \
	(ver == DLB2_HW_V2 ? \
	 LSP_CQ_DIR_TKN_DEPTH_SEL_DSI_RSVD0_V2 : \
	 LSP_CQ_DIR_TKN_DEPTH_SEL_DSI_RSVD0_V2_5)

#define LSP_CQ_DIR_TKN_DEPTH_SEL_DSI_TOKEN_DEPTH_SELECT_V2	0x0000000F
#define LSP_CQ_DIR_TKN_DEPTH_SEL_DSI_DISABLE_WB_OPT_V2	0x00000010
#define LSP_CQ_DIR_TKN_DEPTH_SEL_DSI_IGNORE_DEPTH_V2		0x00000020
#define LSP_CQ_DIR_TKN_DEPTH_SEL_DSI_RSVD0_V2		0xFFFFFFC0
#define LSP_CQ_DIR_TKN_DEPTH_SEL_DSI_TOKEN_DEPTH_SELECT_V2_LOC	0
#define LSP_CQ_DIR_TKN_DEPTH_SEL_DSI_DISABLE_WB_OPT_V2_LOC	4
#define LSP_CQ_DIR_TKN_DEPTH_SEL_DSI_IGNORE_DEPTH_V2_LOC	5
#define LSP_CQ_DIR_TKN_DEPTH_SEL_DSI_RSVD0_V2_LOC		6

#define LSP_CQ_DIR_TKN_DEPTH_SEL_DSI_TOKEN_DEPTH_SELECT_V2_5	0x0000000F
#define LSP_CQ_DIR_TKN_DEPTH_SEL_DSI_DISABLE_WB_OPT_V2_5	0x00000010
#define LSP_CQ_DIR_TKN_DEPTH_SEL_DSI_RSVD0_V2_5		0xFFFFFFE0
#define LSP_CQ_DIR_TKN_DEPTH_SEL_DSI_TOKEN_DEPTH_SELECT_V2_5_LOC	0
#define LSP_CQ_DIR_TKN_DEPTH_SEL_DSI_DISABLE_WB_OPT_V2_5_LOC		4
#define LSP_CQ_DIR_TKN_DEPTH_SEL_DSI_RSVD0_V2_5_LOC			5

#define V2LSP_CQ_DIR_TOT_SCH_CNTL(x) \
	(0xa0300000 + (x) * 0x1000)
#define V2_5LSP_CQ_DIR_TOT_SCH_CNTL(x) \
	(0x90300000 + (x) * 0x1000)
#define LSP_CQ_DIR_TOT_SCH_CNTL(ver, x) \
	(ver == DLB2_HW_V2 ? \
	 V2LSP_CQ_DIR_TOT_SCH_CNTL(x) : \
	 V2_5LSP_CQ_DIR_TOT_SCH_CNTL(x))
#define LSP_CQ_DIR_TOT_SCH_CNTL_RST 0x0

#define LSP_CQ_DIR_TOT_SCH_CNTL_COUNT	0xFFFFFFFF
#define LSP_CQ_DIR_TOT_SCH_CNTL_COUNT_LOC	0

#define V2LSP_CQ_DIR_TOT_SCH_CNTH(x) \
	(0xa0380000 + (x) * 0x1000)
#define V2_5LSP_CQ_DIR_TOT_SCH_CNTH(x) \
	(0x90380000 + (x) * 0x1000)
#define LSP_CQ_DIR_TOT_SCH_CNTH(ver, x) \
	(ver == DLB2_HW_V2 ? \
	 V2LSP_CQ_DIR_TOT_SCH_CNTH(x) : \
	 V2_5LSP_CQ_DIR_TOT_SCH_CNTH(x))
#define LSP_CQ_DIR_TOT_SCH_CNTH_RST 0x0

#define LSP_CQ_DIR_TOT_SCH_CNTH_COUNT	0xFFFFFFFF
#define LSP_CQ_DIR_TOT_SCH_CNTH_COUNT_LOC	0

#define V2LSP_CQ_LDB_DSBL(x) \
	(0xa0400000 + (x) * 0x1000)
#define V2_5LSP_CQ_LDB_DSBL(x) \
	(0x90400000 + (x) * 0x1000)
#define LSP_CQ_LDB_DSBL(ver, x) \
	(ver == DLB2_HW_V2 ? \
	 V2LSP_CQ_LDB_DSBL(x) : \
	 V2_5LSP_CQ_LDB_DSBL(x))
#define LSP_CQ_LDB_DSBL_RST 0x1

#define LSP_CQ_LDB_DSBL_DISABLED	0x00000001
#define LSP_CQ_LDB_DSBL_RSVD0		0xFFFFFFFE
#define LSP_CQ_LDB_DSBL_DISABLED_LOC	0
#define LSP_CQ_LDB_DSBL_RSVD0_LOC	1

#define V2LSP_CQ_LDB_INFL_CNT(x) \
	(0xa0480000 + (x) * 0x1000)
#define V2_5LSP_CQ_LDB_INFL_CNT(x) \
	(0x90480000 + (x) * 0x1000)
#define LSP_CQ_LDB_INFL_CNT(ver, x) \
	(ver == DLB2_HW_V2 ? \
	 V2LSP_CQ_LDB_INFL_CNT(x) : \
	 V2_5LSP_CQ_LDB_INFL_CNT(x))
#define LSP_CQ_LDB_INFL_CNT_RST 0x0

#define LSP_CQ_LDB_INFL_CNT_COUNT	0x00000FFF
#define LSP_CQ_LDB_INFL_CNT_RSVD0	0xFFFFF000
#define LSP_CQ_LDB_INFL_CNT_COUNT_LOC	0
#define LSP_CQ_LDB_INFL_CNT_RSVD0_LOC	12

#define V2LSP_CQ_LDB_INFL_LIM(x) \
	(0xa0500000 + (x) * 0x1000)
#define V2_5LSP_CQ_LDB_INFL_LIM(x) \
	(0x90500000 + (x) * 0x1000)
#define LSP_CQ_LDB_INFL_LIM(ver, x) \
	(ver == DLB2_HW_V2 ? \
	 V2LSP_CQ_LDB_INFL_LIM(x) : \
	 V2_5LSP_CQ_LDB_INFL_LIM(x))
#define LSP_CQ_LDB_INFL_LIM_RST 0x0

#define LSP_CQ_LDB_INFL_LIM_LIMIT	0x00000FFF
#define LSP_CQ_LDB_INFL_LIM_RSVD0	0xFFFFF000
#define LSP_CQ_LDB_INFL_LIM_LIMIT_LOC	0
#define LSP_CQ_LDB_INFL_LIM_RSVD0_LOC	12

#define V2LSP_CQ_LDB_TKN_CNT(x) \
	(0xa0580000 + (x) * 0x1000)
#define V2_5LSP_CQ_LDB_TKN_CNT(x) \
	(0x90600000 + (x) * 0x1000)
#define LSP_CQ_LDB_TKN_CNT(ver, x) \
	(ver == DLB2_HW_V2 ? \
	 V2LSP_CQ_LDB_TKN_CNT(x) : \
	 V2_5LSP_CQ_LDB_TKN_CNT(x))
#define LSP_CQ_LDB_TKN_CNT_RST 0x0

#define LSP_CQ_LDB_TKN_CNT_TOKEN_COUNT	0x000007FF
#define LSP_CQ_LDB_TKN_CNT_RSVD0	0xFFFFF800
#define LSP_CQ_LDB_TKN_CNT_TOKEN_COUNT_LOC	0
#define LSP_CQ_LDB_TKN_CNT_RSVD0_LOC		11

#define V2LSP_CQ_LDB_TKN_DEPTH_SEL(x) \
	(0xa0600000 + (x) * 0x1000)
#define V2_5LSP_CQ_LDB_TKN_DEPTH_SEL(x) \
	(0x90680000 + (x) * 0x1000)
#define LSP_CQ_LDB_TKN_DEPTH_SEL(ver, x) \
	(ver == DLB2_HW_V2 ? \
	 V2LSP_CQ_LDB_TKN_DEPTH_SEL(x) : \
	 V2_5LSP_CQ_LDB_TKN_DEPTH_SEL(x))
#define LSP_CQ_LDB_TKN_DEPTH_SEL_RST 0x0

#define LSP_CQ_LDB_TKN_DEPTH_SEL_TOKEN_DEPTH_SELECT(ver) \
	(ver == DLB2_HW_V2 ? \
	 LSP_CQ_LDB_TKN_DEPTH_SEL_TOKEN_DEPTH_SELECT_V2 : \
	 LSP_CQ_LDB_TKN_DEPTH_SEL_TOKEN_DEPTH_SELECT_V2_5)
#define LSP_CQ_LDB_TKN_DEPTH_SEL_IGNORE_DEPTH(ver) \
	(ver == DLB2_HW_V2 ? \
	 LSP_CQ_LDB_TKN_DEPTH_SEL_IGNORE_DEPTH_V2 : \
	 LSP_CQ_LDB_TKN_DEPTH_SEL_IGNORE_DEPTH_V2_5)
#define LSP_CQ_LDB_TKN_DEPTH_SEL_RSVD0(ver) \
	(ver == DLB2_HW_V2 ? \
	 LSP_CQ_LDB_TKN_DEPTH_SEL_RSVD0_V2 : \
	 LSP_CQ_LDB_TKN_DEPTH_SEL_RSVD0_V2_5)

#define LSP_CQ_LDB_TKN_DEPTH_SEL_TOKEN_DEPTH_SELECT_V2	0x0000000F
#define LSP_CQ_LDB_TKN_DEPTH_SEL_IGNORE_DEPTH_V2	0x00000010
#define LSP_CQ_LDB_TKN_DEPTH_SEL_RSVD0_V2		0xFFFFFFE0
#define LSP_CQ_LDB_TKN_DEPTH_SEL_TOKEN_DEPTH_SELECT_V2_LOC	0
#define LSP_CQ_LDB_TKN_DEPTH_SEL_IGNORE_DEPTH_V2_LOC		4
#define LSP_CQ_LDB_TKN_DEPTH_SEL_RSVD0_V2_LOC			5

#define LSP_CQ_LDB_TKN_DEPTH_SEL_TOKEN_DEPTH_SELECT_V2_5	0x0000000F
#define LSP_CQ_LDB_TKN_DEPTH_SEL_RSVD0_V2_5		0xFFFFFFF0
#define LSP_CQ_LDB_TKN_DEPTH_SEL_TOKEN_DEPTH_SELECT_V2_5_LOC	0
#define LSP_CQ_LDB_TKN_DEPTH_SEL_RSVD0_V2_5_LOC			4

#define V2LSP_CQ_LDB_TOT_SCH_CNTL(x) \
	(0xa0680000 + (x) * 0x1000)
#define V2_5LSP_CQ_LDB_TOT_SCH_CNTL(x) \
	(0x90700000 + (x) * 0x1000)
#define LSP_CQ_LDB_TOT_SCH_CNTL(ver, x) \
	(ver == DLB2_HW_V2 ? \
	 V2LSP_CQ_LDB_TOT_SCH_CNTL(x) : \
	 V2_5LSP_CQ_LDB_TOT_SCH_CNTL(x))
#define LSP_CQ_LDB_TOT_SCH_CNTL_RST 0x0

#define LSP_CQ_LDB_TOT_SCH_CNTL_COUNT	0xFFFFFFFF
#define LSP_CQ_LDB_TOT_SCH_CNTL_COUNT_LOC	0

#define V2LSP_CQ_LDB_TOT_SCH_CNTH(x) \
	(0xa0700000 + (x) * 0x1000)
#define V2_5LSP_CQ_LDB_TOT_SCH_CNTH(x) \
	(0x90780000 + (x) * 0x1000)
#define LSP_CQ_LDB_TOT_SCH_CNTH(ver, x) \
	(ver == DLB2_HW_V2 ? \
	 V2LSP_CQ_LDB_TOT_SCH_CNTH(x) : \
	 V2_5LSP_CQ_LDB_TOT_SCH_CNTH(x))
#define LSP_CQ_LDB_TOT_SCH_CNTH_RST 0x0

#define LSP_CQ_LDB_TOT_SCH_CNTH_COUNT	0xFFFFFFFF
#define LSP_CQ_LDB_TOT_SCH_CNTH_COUNT_LOC	0

#define V2LSP_QID_DIR_MAX_DEPTH(x) \
	(0xa0780000 + (x) * 0x1000)
#define V2_5LSP_QID_DIR_MAX_DEPTH(x) \
	(0x90800000 + (x) * 0x1000)
#define LSP_QID_DIR_MAX_DEPTH(ver, x) \
	(ver == DLB2_HW_V2 ? \
	 V2LSP_QID_DIR_MAX_DEPTH(x) : \
	 V2_5LSP_QID_DIR_MAX_DEPTH(x))
#define LSP_QID_DIR_MAX_DEPTH_RST 0x0

#define LSP_QID_DIR_MAX_DEPTH_DEPTH	0x00001FFF
#define LSP_QID_DIR_MAX_DEPTH_RSVD0	0xFFFFE000
#define LSP_QID_DIR_MAX_DEPTH_DEPTH_LOC	0
#define LSP_QID_DIR_MAX_DEPTH_RSVD0_LOC	13

#define V2LSP_QID_DIR_TOT_ENQ_CNTL(x) \
	(0xa0800000 + (x) * 0x1000)
#define V2_5LSP_QID_DIR_TOT_ENQ_CNTL(x) \
	(0x90880000 + (x) * 0x1000)
#define LSP_QID_DIR_TOT_ENQ_CNTL(ver, x) \
	(ver == DLB2_HW_V2 ? \
	 V2LSP_QID_DIR_TOT_ENQ_CNTL(x) : \
	 V2_5LSP_QID_DIR_TOT_ENQ_CNTL(x))
#define LSP_QID_DIR_TOT_ENQ_CNTL_RST 0x0

#define LSP_QID_DIR_TOT_ENQ_CNTL_COUNT	0xFFFFFFFF
#define LSP_QID_DIR_TOT_ENQ_CNTL_COUNT_LOC	0

#define V2LSP_QID_DIR_TOT_ENQ_CNTH(x) \
	(0xa0880000 + (x) * 0x1000)
#define V2_5LSP_QID_DIR_TOT_ENQ_CNTH(x) \
	(0x90900000 + (x) * 0x1000)
#define LSP_QID_DIR_TOT_ENQ_CNTH(ver, x) \
	(ver == DLB2_HW_V2 ? \
	 V2LSP_QID_DIR_TOT_ENQ_CNTH(x) : \
	 V2_5LSP_QID_DIR_TOT_ENQ_CNTH(x))
#define LSP_QID_DIR_TOT_ENQ_CNTH_RST 0x0

#define LSP_QID_DIR_TOT_ENQ_CNTH_COUNT	0xFFFFFFFF
#define LSP_QID_DIR_TOT_ENQ_CNTH_COUNT_LOC	0

#define V2LSP_QID_DIR_ENQUEUE_CNT(x) \
	(0xa0900000 + (x) * 0x1000)
#define V2_5LSP_QID_DIR_ENQUEUE_CNT(x) \
	(0x90980000 + (x) * 0x1000)
#define LSP_QID_DIR_ENQUEUE_CNT(ver, x) \
	(ver == DLB2_HW_V2 ? \
	 V2LSP_QID_DIR_ENQUEUE_CNT(x) : \
	 V2_5LSP_QID_DIR_ENQUEUE_CNT(x))
#define LSP_QID_DIR_ENQUEUE_CNT_RST 0x0

#define LSP_QID_DIR_ENQUEUE_CNT_COUNT	0x00001FFF
#define LSP_QID_DIR_ENQUEUE_CNT_RSVD0	0xFFFFE000
#define LSP_QID_DIR_ENQUEUE_CNT_COUNT_LOC	0
#define LSP_QID_DIR_ENQUEUE_CNT_RSVD0_LOC	13

#define V2LSP_QID_DIR_DEPTH_THRSH(x) \
	(0xa0980000 + (x) * 0x1000)
#define V2_5LSP_QID_DIR_DEPTH_THRSH(x) \
	(0x90a00000 + (x) * 0x1000)
#define LSP_QID_DIR_DEPTH_THRSH(ver, x) \
	(ver == DLB2_HW_V2 ? \
	 V2LSP_QID_DIR_DEPTH_THRSH(x) : \
	 V2_5LSP_QID_DIR_DEPTH_THRSH(x))
#define LSP_QID_DIR_DEPTH_THRSH_RST 0x0

#define LSP_QID_DIR_DEPTH_THRSH_THRESH(ver) \
	(ver == DLB2_HW_V2 ? \
	 LSP_QID_DIR_DEPTH_THRSH_THRESH_V2 : \
	 LSP_QID_DIR_DEPTH_THRSH_THRESH_V2_5)
#define LSP_QID_DIR_DEPTH_THRSH_RSVD0(ver) \
	(ver == DLB2_HW_V2 ? \
	 LSP_QID_DIR_DEPTH_THRSH_RSVD0_V2 : \
	 LSP_QID_DIR_DEPTH_THRSH_RSVD0_V2_5)

#define LSP_QID_DIR_DEPTH_THRSH_THRESH_V2	0x00001FFF
#define LSP_QID_DIR_DEPTH_THRSH_RSVD0_V2	0xFFFFE000
#define LSP_QID_DIR_DEPTH_THRSH_THRESH_V2_LOC	0
#define LSP_QID_DIR_DEPTH_THRSH_RSVD0_V2_LOC	13

#define LSP_QID_DIR_DEPTH_THRSH_THRESH_V2_5	0x00007FFF
#define LSP_QID_DIR_DEPTH_THRSH_RSVD0_V2_5	0xFFFF8000
#define LSP_QID_DIR_DEPTH_THRSH_THRESH_V2_5_LOC	0
#define LSP_QID_DIR_DEPTH_THRSH_RSVD0_V2_5_LOC	15

#define V2LSP_QID_AQED_ACTIVE_CNT(x) \
	(0xa0a00000 + (x) * 0x1000)
#define V2_5LSP_QID_AQED_ACTIVE_CNT(x) \
	(0x90b80000 + (x) * 0x1000)
#define LSP_QID_AQED_ACTIVE_CNT(ver, x) \
	(ver == DLB2_HW_V2 ? \
	 V2LSP_QID_AQED_ACTIVE_CNT(x) : \
	 V2_5LSP_QID_AQED_ACTIVE_CNT(x))
#define LSP_QID_AQED_ACTIVE_CNT_RST 0x0

#define LSP_QID_AQED_ACTIVE_CNT_COUNT	0x00000FFF
#define LSP_QID_AQED_ACTIVE_CNT_RSVD0	0xFFFFF000
#define LSP_QID_AQED_ACTIVE_CNT_COUNT_LOC	0
#define LSP_QID_AQED_ACTIVE_CNT_RSVD0_LOC	12

#define V2LSP_QID_AQED_ACTIVE_LIM(x) \
	(0xa0a80000 + (x) * 0x1000)
#define V2_5LSP_QID_AQED_ACTIVE_LIM(x) \
	(0x90c00000 + (x) * 0x1000)
#define LSP_QID_AQED_ACTIVE_LIM(ver, x) \
	(ver == DLB2_HW_V2 ? \
	 V2LSP_QID_AQED_ACTIVE_LIM(x) : \
	 V2_5LSP_QID_AQED_ACTIVE_LIM(x))
#define LSP_QID_AQED_ACTIVE_LIM_RST 0x0

#define LSP_QID_AQED_ACTIVE_LIM_LIMIT	0x00000FFF
#define LSP_QID_AQED_ACTIVE_LIM_RSVD0	0xFFFFF000
#define LSP_QID_AQED_ACTIVE_LIM_LIMIT_LOC	0
#define LSP_QID_AQED_ACTIVE_LIM_RSVD0_LOC	12

#define V2LSP_QID_ATM_TOT_ENQ_CNTL(x) \
	(0xa0b00000 + (x) * 0x1000)
#define V2_5LSP_QID_ATM_TOT_ENQ_CNTL(x) \
	(0x90c80000 + (x) * 0x1000)
#define LSP_QID_ATM_TOT_ENQ_CNTL(ver, x) \
	(ver == DLB2_HW_V2 ? \
	 V2LSP_QID_ATM_TOT_ENQ_CNTL(x) : \
	 V2_5LSP_QID_ATM_TOT_ENQ_CNTL(x))
#define LSP_QID_ATM_TOT_ENQ_CNTL_RST 0x0

#define LSP_QID_ATM_TOT_ENQ_CNTL_COUNT	0xFFFFFFFF
#define LSP_QID_ATM_TOT_ENQ_CNTL_COUNT_LOC	0

#define V2LSP_QID_ATM_TOT_ENQ_CNTH(x) \
	(0xa0b80000 + (x) * 0x1000)
#define V2_5LSP_QID_ATM_TOT_ENQ_CNTH(x) \
	(0x90d00000 + (x) * 0x1000)
#define LSP_QID_ATM_TOT_ENQ_CNTH(ver, x) \
	(ver == DLB2_HW_V2 ? \
	 V2LSP_QID_ATM_TOT_ENQ_CNTH(x) : \
	 V2_5LSP_QID_ATM_TOT_ENQ_CNTH(x))
#define LSP_QID_ATM_TOT_ENQ_CNTH_RST 0x0

#define LSP_QID_ATM_TOT_ENQ_CNTH_COUNT	0xFFFFFFFF
#define LSP_QID_ATM_TOT_ENQ_CNTH_COUNT_LOC	0

#define V2LSP_QID_LDB_ENQUEUE_CNT(x) \
	(0xa0c80000 + (x) * 0x1000)
#define V2_5LSP_QID_LDB_ENQUEUE_CNT(x) \
	(0x90e00000 + (x) * 0x1000)
#define LSP_QID_LDB_ENQUEUE_CNT(ver, x) \
	(ver == DLB2_HW_V2 ? \
	 V2LSP_QID_LDB_ENQUEUE_CNT(x) : \
	 V2_5LSP_QID_LDB_ENQUEUE_CNT(x))
#define LSP_QID_LDB_ENQUEUE_CNT_RST 0x0

#define LSP_QID_LDB_ENQUEUE_CNT_COUNT	0x00003FFF
#define LSP_QID_LDB_ENQUEUE_CNT_RSVD0	0xFFFFC000
#define LSP_QID_LDB_ENQUEUE_CNT_COUNT_LOC	0
#define LSP_QID_LDB_ENQUEUE_CNT_RSVD0_LOC	14

#define V2LSP_QID_LDB_INFL_CNT(x) \
	(0xa0d00000 + (x) * 0x1000)
#define V2_5LSP_QID_LDB_INFL_CNT(x) \
	(0x90e80000 + (x) * 0x1000)
#define LSP_QID_LDB_INFL_CNT(ver, x) \
	(ver == DLB2_HW_V2 ? \
	 V2LSP_QID_LDB_INFL_CNT(x) : \
	 V2_5LSP_QID_LDB_INFL_CNT(x))
#define LSP_QID_LDB_INFL_CNT_RST 0x0

#define LSP_QID_LDB_INFL_CNT_COUNT	0x00000FFF
#define LSP_QID_LDB_INFL_CNT_RSVD0	0xFFFFF000
#define LSP_QID_LDB_INFL_CNT_COUNT_LOC	0
#define LSP_QID_LDB_INFL_CNT_RSVD0_LOC	12

#define V2LSP_QID_LDB_INFL_LIM(x) \
	(0xa0d80000 + (x) * 0x1000)
#define V2_5LSP_QID_LDB_INFL_LIM(x) \
	(0x90f00000 + (x) * 0x1000)
#define LSP_QID_LDB_INFL_LIM(ver, x) \
	(ver == DLB2_HW_V2 ? \
	 V2LSP_QID_LDB_INFL_LIM(x) : \
	 V2_5LSP_QID_LDB_INFL_LIM(x))
#define LSP_QID_LDB_INFL_LIM_RST 0x0

#define LSP_QID_LDB_INFL_LIM_LIMIT	0x00000FFF
#define LSP_QID_LDB_INFL_LIM_RSVD0	0xFFFFF000
#define LSP_QID_LDB_INFL_LIM_LIMIT_LOC	0
#define LSP_QID_LDB_INFL_LIM_RSVD0_LOC	12

#define V2LSP_QID2CQIDIX_00(x) \
	(0xa0e00000 + (x) * 0x1000)
#define V2_5LSP_QID2CQIDIX_00(x) \
	(0x90f80000 + (x) * 0x1000)
#define LSP_QID2CQIDIX_00(ver, x) \
	(ver == DLB2_HW_V2 ? \
	 V2LSP_QID2CQIDIX_00(x) : \
	 V2_5LSP_QID2CQIDIX_00(x))
#define LSP_QID2CQIDIX_00_RST 0x0
#define LSP_QID2CQIDIX(ver, x, y) \
	(LSP_QID2CQIDIX_00(ver, x) + 0x80000 * (y))
#define LSP_QID2CQIDIX_NUM 16

#define LSP_QID2CQIDIX_00_CQ_P0	0x000000FF
#define LSP_QID2CQIDIX_00_CQ_P1	0x0000FF00
#define LSP_QID2CQIDIX_00_CQ_P2	0x00FF0000
#define LSP_QID2CQIDIX_00_CQ_P3	0xFF000000
#define LSP_QID2CQIDIX_00_CQ_P0_LOC	0
#define LSP_QID2CQIDIX_00_CQ_P1_LOC	8
#define LSP_QID2CQIDIX_00_CQ_P2_LOC	16
#define LSP_QID2CQIDIX_00_CQ_P3_LOC	24

#define V2LSP_QID2CQIDIX2_00(x) \
	(0xa1600000 + (x) * 0x1000)
#define V2_5LSP_QID2CQIDIX2_00(x) \
	(0x91780000 + (x) * 0x1000)
#define LSP_QID2CQIDIX2_00(ver, x) \
	(ver == DLB2_HW_V2 ? \
	 V2LSP_QID2CQIDIX2_00(x) : \
	 V2_5LSP_QID2CQIDIX2_00(x))
#define LSP_QID2CQIDIX2_00_RST 0x0
#define LSP_QID2CQIDIX2(ver, x, y) \
	(LSP_QID2CQIDIX2_00(ver, x) + 0x80000 * (y))
#define LSP_QID2CQIDIX2_NUM 16

#define LSP_QID2CQIDIX2_00_CQ_P0	0x000000FF
#define LSP_QID2CQIDIX2_00_CQ_P1	0x0000FF00
#define LSP_QID2CQIDIX2_00_CQ_P2	0x00FF0000
#define LSP_QID2CQIDIX2_00_CQ_P3	0xFF000000
#define LSP_QID2CQIDIX2_00_CQ_P0_LOC	0
#define LSP_QID2CQIDIX2_00_CQ_P1_LOC	8
#define LSP_QID2CQIDIX2_00_CQ_P2_LOC	16
#define LSP_QID2CQIDIX2_00_CQ_P3_LOC	24

#define V2LSP_QID_NALDB_MAX_DEPTH(x) \
	(0xa1f00000 + (x) * 0x1000)
#define V2_5LSP_QID_NALDB_MAX_DEPTH(x) \
	(0x92080000 + (x) * 0x1000)
#define LSP_QID_NALDB_MAX_DEPTH(ver, x) \
	(ver == DLB2_HW_V2 ? \
	 V2LSP_QID_NALDB_MAX_DEPTH(x) : \
	 V2_5LSP_QID_NALDB_MAX_DEPTH(x))
#define LSP_QID_NALDB_MAX_DEPTH_RST 0x0

#define LSP_QID_NALDB_MAX_DEPTH_DEPTH	0x00003FFF
#define LSP_QID_NALDB_MAX_DEPTH_RSVD0	0xFFFFC000
#define LSP_QID_NALDB_MAX_DEPTH_DEPTH_LOC	0
#define LSP_QID_NALDB_MAX_DEPTH_RSVD0_LOC	14

#define V2LSP_QID_NALDB_TOT_ENQ_CNTL(x) \
	(0xa1f80000 + (x) * 0x1000)
#define V2_5LSP_QID_NALDB_TOT_ENQ_CNTL(x) \
	(0x92100000 + (x) * 0x1000)
#define LSP_QID_NALDB_TOT_ENQ_CNTL(ver, x) \
	(ver == DLB2_HW_V2 ? \
	 V2LSP_QID_NALDB_TOT_ENQ_CNTL(x) : \
	 V2_5LSP_QID_NALDB_TOT_ENQ_CNTL(x))
#define LSP_QID_NALDB_TOT_ENQ_CNTL_RST 0x0

#define LSP_QID_NALDB_TOT_ENQ_CNTL_COUNT	0xFFFFFFFF
#define LSP_QID_NALDB_TOT_ENQ_CNTL_COUNT_LOC	0

#define V2LSP_QID_NALDB_TOT_ENQ_CNTH(x) \
	(0xa2000000 + (x) * 0x1000)
#define V2_5LSP_QID_NALDB_TOT_ENQ_CNTH(x) \
	(0x92180000 + (x) * 0x1000)
#define LSP_QID_NALDB_TOT_ENQ_CNTH(ver, x) \
	(ver == DLB2_HW_V2 ? \
	 V2LSP_QID_NALDB_TOT_ENQ_CNTH(x) : \
	 V2_5LSP_QID_NALDB_TOT_ENQ_CNTH(x))
#define LSP_QID_NALDB_TOT_ENQ_CNTH_RST 0x0

#define LSP_QID_NALDB_TOT_ENQ_CNTH_COUNT	0xFFFFFFFF
#define LSP_QID_NALDB_TOT_ENQ_CNTH_COUNT_LOC	0

#define V2LSP_QID_ATM_DEPTH_THRSH(x) \
	(0xa2080000 + (x) * 0x1000)
#define V2_5LSP_QID_ATM_DEPTH_THRSH(x) \
	(0x92200000 + (x) * 0x1000)
#define LSP_QID_ATM_DEPTH_THRSH(ver, x) \
	(ver == DLB2_HW_V2 ? \
	 V2LSP_QID_ATM_DEPTH_THRSH(x) : \
	 V2_5LSP_QID_ATM_DEPTH_THRSH(x))
#define LSP_QID_ATM_DEPTH_THRSH_RST 0x0

#define LSP_QID_ATM_DEPTH_THRSH_THRESH(ver) \
	(ver == DLB2_HW_V2 ? \
	 LSP_QID_ATM_DEPTH_THRSH_THRESH_V2 : \
	 LSP_QID_ATM_DEPTH_THRSH_THRESH_V2_5)
#define LSP_QID_ATM_DEPTH_THRSH_RSVD0(ver) \
	(ver == DLB2_HW_V2 ? \
	 LSP_QID_ATM_DEPTH_THRSH_RSVD0_V2 : \
	 LSP_QID_ATM_DEPTH_THRSH_RSVD0_V2_5)

#define LSP_QID_ATM_DEPTH_THRSH_THRESH_V2	0x00003FFF
#define LSP_QID_ATM_DEPTH_THRSH_RSVD0_V2	0xFFFFC000
#define LSP_QID_ATM_DEPTH_THRSH_THRESH_V2_LOC	0
#define LSP_QID_ATM_DEPTH_THRSH_RSVD0_V2_LOC	14

#define LSP_QID_ATM_DEPTH_THRSH_THRESH_V2_5	0x00007FFF
#define LSP_QID_ATM_DEPTH_THRSH_RSVD0_V2_5	0xFFFF8000
#define LSP_QID_ATM_DEPTH_THRSH_THRESH_V2_5_LOC	0
#define LSP_QID_ATM_DEPTH_THRSH_RSVD0_V2_5_LOC	15

#define V2LSP_QID_NALDB_DEPTH_THRSH(x) \
	(0xa2100000 + (x) * 0x1000)
#define V2_5LSP_QID_NALDB_DEPTH_THRSH(x) \
	(0x92280000 + (x) * 0x1000)
#define LSP_QID_NALDB_DEPTH_THRSH(ver, x) \
	(ver == DLB2_HW_V2 ? \
	 V2LSP_QID_NALDB_DEPTH_THRSH(x) : \
	 V2_5LSP_QID_NALDB_DEPTH_THRSH(x))
#define LSP_QID_NALDB_DEPTH_THRSH_RST 0x0

#define LSP_QID_NALDB_DEPTH_THRSH_THRESH(ver) \
	(ver == DLB2_HW_V2 ? \
	 LSP_QID_NALDB_DEPTH_THRSH_THRESH_V2 : \
	 LSP_QID_NALDB_DEPTH_THRSH_THRESH_V2_5)
#define LSP_QID_NALDB_DEPTH_THRSH_RSVD0(ver) \
	(ver == DLB2_HW_V2 ? \
	 LSP_QID_NALDB_DEPTH_THRSH_RSVD0_V2 : \
	 LSP_QID_NALDB_DEPTH_THRSH_RSVD0_V2_5)

#define LSP_QID_NALDB_DEPTH_THRSH_THRESH_V2	0x00003FFF
#define LSP_QID_NALDB_DEPTH_THRSH_RSVD0_V2	0xFFFFC000
#define LSP_QID_NALDB_DEPTH_THRSH_THRESH_V2_LOC	0
#define LSP_QID_NALDB_DEPTH_THRSH_RSVD0_V2_LOC	14

#define LSP_QID_NALDB_DEPTH_THRSH_THRESH_V2_5	0x00007FFF
#define LSP_QID_NALDB_DEPTH_THRSH_RSVD0_V2_5	0xFFFF8000
#define LSP_QID_NALDB_DEPTH_THRSH_THRESH_V2_5_LOC	0
#define LSP_QID_NALDB_DEPTH_THRSH_RSVD0_V2_5_LOC	15

#define V2LSP_QID_ATM_ACTIVE(x) \
	(0xa2180000 + (x) * 0x1000)
#define V2_5LSP_QID_ATM_ACTIVE(x) \
	(0x92300000 + (x) * 0x1000)
#define LSP_QID_ATM_ACTIVE(ver, x) \
	(ver == DLB2_HW_V2 ? \
	 V2LSP_QID_ATM_ACTIVE(x) : \
	 V2_5LSP_QID_ATM_ACTIVE(x))
#define LSP_QID_ATM_ACTIVE_RST 0x0

#define LSP_QID_ATM_ACTIVE_COUNT(ver) \
	(ver == DLB2_HW_V2 ? \
	 LSP_QID_ATM_ACTIVE_COUNT_V2 : \
	 LSP_QID_ATM_ACTIVE_COUNT_V2_5)
#define LSP_QID_ATM_ACTIVE_RSVD0(ver) \
	(ver == DLB2_HW_V2 ? \
	 LSP_QID_ATM_ACTIVE_RSVD0_V2 : \
	 LSP_QID_ATM_ACTIVE_RSVD0_V2_5)

#define LSP_QID_ATM_ACTIVE_COUNT_V2	0x00003FFF
#define LSP_QID_ATM_ACTIVE_RSVD0_V2	0xFFFFC000
#define LSP_QID_ATM_ACTIVE_COUNT_V2_LOC	0
#define LSP_QID_ATM_ACTIVE_RSVD0_V2_LOC	14

#define LSP_QID_ATM_ACTIVE_COUNT_V2_5	0x00007FFF
#define LSP_QID_ATM_ACTIVE_RSVD0_V2_5	0xFFFF8000
#define LSP_QID_ATM_ACTIVE_COUNT_V2_5_LOC	0
#define LSP_QID_ATM_ACTIVE_RSVD0_V2_5_LOC	15

#define V2LSP_CFG_ARB_WEIGHT_ATM_NALB_QID_0 0xa4000008
#define V2_5LSP_CFG_ARB_WEIGHT_ATM_NALB_QID_0 0x94000008
#define LSP_CFG_ARB_WEIGHT_ATM_NALB_QID_0(ver) \
	(ver == DLB2_HW_V2 ? \
	 V2LSP_CFG_ARB_WEIGHT_ATM_NALB_QID_0 : \
	 V2_5LSP_CFG_ARB_WEIGHT_ATM_NALB_QID_0)
#define LSP_CFG_ARB_WEIGHT_ATM_NALB_QID_0_RST 0x0

#define LSP_CFG_ARB_WEIGHT_ATM_NALB_QID_0_PRI0_WEIGHT	0x000000FF
#define LSP_CFG_ARB_WEIGHT_ATM_NALB_QID_0_PRI1_WEIGHT	0x0000FF00
#define LSP_CFG_ARB_WEIGHT_ATM_NALB_QID_0_PRI2_WEIGHT	0x00FF0000
#define LSP_CFG_ARB_WEIGHT_ATM_NALB_QID_0_PRI3_WEIGHT	0xFF000000
#define LSP_CFG_ARB_WEIGHT_ATM_NALB_QID_0_PRI0_WEIGHT_LOC	0
#define LSP_CFG_ARB_WEIGHT_ATM_NALB_QID_0_PRI1_WEIGHT_LOC	8
#define LSP_CFG_ARB_WEIGHT_ATM_NALB_QID_0_PRI2_WEIGHT_LOC	16
#define LSP_CFG_ARB_WEIGHT_ATM_NALB_QID_0_PRI3_WEIGHT_LOC	24

#define V2LSP_CFG_ARB_WEIGHT_ATM_NALB_QID_1 0xa400000c
#define V2_5LSP_CFG_ARB_WEIGHT_ATM_NALB_QID_1 0x9400000c
#define LSP_CFG_ARB_WEIGHT_ATM_NALB_QID_1(ver) \
	(ver == DLB2_HW_V2 ? \
	 V2LSP_CFG_ARB_WEIGHT_ATM_NALB_QID_1 : \
	 V2_5LSP_CFG_ARB_WEIGHT_ATM_NALB_QID_1)
#define LSP_CFG_ARB_WEIGHT_ATM_NALB_QID_1_RST 0x0

#define LSP_CFG_ARB_WEIGHT_ATM_NALB_QID_1_RSVZ0(ver) \
	(ver == DLB2_HW_V2 ? \
	 LSP_CFG_ARB_WEIGHT_ATM_NALB_QID_1_RSVZ0_V2 : \
	 LSP_CFG_ARB_WEIGHT_ATM_NALB_QID_1_RSVZ0_V2_5)

#define LSP_CFG_ARB_WEIGHT_ATM_NALB_QID_1_RSVZ0_V2	0xFFFFFFFF
#define LSP_CFG_ARB_WEIGHT_ATM_NALB_QID_1_RSVZ0_V2_LOC	0

#define LSP_CFG_ARB_WEIGHT_ATM_NALB_QID_1_PRI4_WEIGHT_V2_5	0x000000FF
#define LSP_CFG_ARB_WEIGHT_ATM_NALB_QID_1_PRI5_WEIGHT_V2_5	0x0000FF00
#define LSP_CFG_ARB_WEIGHT_ATM_NALB_QID_1_PRI6_WEIGHT_V2_5	0x00FF0000
#define LSP_CFG_ARB_WEIGHT_ATM_NALB_QID_1_PRI7_WEIGHT_V2_5	0xFF000000
#define LSP_CFG_ARB_WEIGHT_ATM_NALB_QID_1_PRI4_WEIGHT_V2_5_LOC	0
#define LSP_CFG_ARB_WEIGHT_ATM_NALB_QID_1_PRI5_WEIGHT_V2_5_LOC	8
#define LSP_CFG_ARB_WEIGHT_ATM_NALB_QID_1_PRI6_WEIGHT_V2_5_LOC	16
#define LSP_CFG_ARB_WEIGHT_ATM_NALB_QID_1_PRI7_WEIGHT_V2_5_LOC	24

#define V2LSP_CFG_ARB_WEIGHT_LDB_QID_0 0xa4000014
#define V2_5LSP_CFG_ARB_WEIGHT_LDB_QID_0 0x94000014
#define LSP_CFG_ARB_WEIGHT_LDB_QID_0(ver) \
	(ver == DLB2_HW_V2 ? \
	 V2LSP_CFG_ARB_WEIGHT_LDB_QID_0 : \
	 V2_5LSP_CFG_ARB_WEIGHT_LDB_QID_0)
#define LSP_CFG_ARB_WEIGHT_LDB_QID_0_RST 0x0

#define LSP_CFG_ARB_WEIGHT_LDB_QID_0_PRI0_WEIGHT	0x000000FF
#define LSP_CFG_ARB_WEIGHT_LDB_QID_0_PRI1_WEIGHT	0x0000FF00
#define LSP_CFG_ARB_WEIGHT_LDB_QID_0_PRI2_WEIGHT	0x00FF0000
#define LSP_CFG_ARB_WEIGHT_LDB_QID_0_PRI3_WEIGHT	0xFF000000
#define LSP_CFG_ARB_WEIGHT_LDB_QID_0_PRI0_WEIGHT_LOC	0
#define LSP_CFG_ARB_WEIGHT_LDB_QID_0_PRI1_WEIGHT_LOC	8
#define LSP_CFG_ARB_WEIGHT_LDB_QID_0_PRI2_WEIGHT_LOC	16
#define LSP_CFG_ARB_WEIGHT_LDB_QID_0_PRI3_WEIGHT_LOC	24

#define V2LSP_CFG_ARB_WEIGHT_LDB_QID_1 0xa4000018
#define V2_5LSP_CFG_ARB_WEIGHT_LDB_QID_1 0x94000018
#define LSP_CFG_ARB_WEIGHT_LDB_QID_1(ver) \
	(ver == DLB2_HW_V2 ? \
	 V2LSP_CFG_ARB_WEIGHT_LDB_QID_1 : \
	 V2_5LSP_CFG_ARB_WEIGHT_LDB_QID_1)
#define LSP_CFG_ARB_WEIGHT_LDB_QID_1_RST 0x0

#define LSP_CFG_ARB_WEIGHT_LDB_QID_1_RSVZ0(ver) \
	(ver == DLB2_HW_V2 ? \
	 LSP_CFG_ARB_WEIGHT_LDB_QID_1_RSVZ0_V2 : \
	 LSP_CFG_ARB_WEIGHT_LDB_QID_1_RSVZ0_V2_5)

#define LSP_CFG_ARB_WEIGHT_LDB_QID_1_RSVZ0_V2	0xFFFFFFFF
#define LSP_CFG_ARB_WEIGHT_LDB_QID_1_RSVZ0_V2_LOC	0

#define LSP_CFG_ARB_WEIGHT_LDB_QID_1_PRI4_WEIGHT_V2_5	0x000000FF
#define LSP_CFG_ARB_WEIGHT_LDB_QID_1_PRI5_WEIGHT_V2_5	0x0000FF00
#define LSP_CFG_ARB_WEIGHT_LDB_QID_1_PRI6_WEIGHT_V2_5	0x00FF0000
#define LSP_CFG_ARB_WEIGHT_LDB_QID_1_PRI7_WEIGHT_V2_5	0xFF000000
#define LSP_CFG_ARB_WEIGHT_LDB_QID_1_PRI4_WEIGHT_V2_5_LOC	0
#define LSP_CFG_ARB_WEIGHT_LDB_QID_1_PRI5_WEIGHT_V2_5_LOC	8
#define LSP_CFG_ARB_WEIGHT_LDB_QID_1_PRI6_WEIGHT_V2_5_LOC	16
#define LSP_CFG_ARB_WEIGHT_LDB_QID_1_PRI7_WEIGHT_V2_5_LOC	24

#define V2LSP_LDB_SCHED_CTRL 0xa400002c
#define V2_5LSP_LDB_SCHED_CTRL 0x9400002c
#define LSP_LDB_SCHED_CTRL(ver) \
	(ver == DLB2_HW_V2 ? \
	 V2LSP_LDB_SCHED_CTRL : \
	 V2_5LSP_LDB_SCHED_CTRL)
#define LSP_LDB_SCHED_CTRL_RST 0x0

#define LSP_LDB_SCHED_CTRL_CQ			0x000000FF
#define LSP_LDB_SCHED_CTRL_QIDIX		0x00000700
#define LSP_LDB_SCHED_CTRL_VALUE		0x00000800
#define LSP_LDB_SCHED_CTRL_NALB_HASWORK_V	0x00001000
#define LSP_LDB_SCHED_CTRL_RLIST_HASWORK_V	0x00002000
#define LSP_LDB_SCHED_CTRL_SLIST_HASWORK_V	0x00004000
#define LSP_LDB_SCHED_CTRL_INFLIGHT_OK_V	0x00008000
#define LSP_LDB_SCHED_CTRL_AQED_NFULL_V		0x00010000
#define LSP_LDB_SCHED_CTRL_RSVZ0		0xFFFE0000
#define LSP_LDB_SCHED_CTRL_CQ_LOC		0
#define LSP_LDB_SCHED_CTRL_QIDIX_LOC		8
#define LSP_LDB_SCHED_CTRL_VALUE_LOC		11
#define LSP_LDB_SCHED_CTRL_NALB_HASWORK_V_LOC	12
#define LSP_LDB_SCHED_CTRL_RLIST_HASWORK_V_LOC	13
#define LSP_LDB_SCHED_CTRL_SLIST_HASWORK_V_LOC	14
#define LSP_LDB_SCHED_CTRL_INFLIGHT_OK_V_LOC	15
#define LSP_LDB_SCHED_CTRL_AQED_NFULL_V_LOC	16
#define LSP_LDB_SCHED_CTRL_RSVZ0_LOC		17

#define V2LSP_CFG_LSP_CSR_CONTROL 0xa4000030
#define V2_5LSP_CFG_LSP_CSR_CONTROL 0x94000030
#define LSP_CFG_LSP_CSR_CONTROL(ver) \
	(ver == DLB2_HW_V2 ? \
	 V2LSP_CFG_LSP_CSR_CONTROL : \
	 V2_5LSP_CFG_LSP_CSR_CONTROL)
#define LSP_CFG_LSP_CSR_CONTROL_RST 0x0

#define LSP_CFG_LSP_CSR_CONTROL_RSVZ0(ver) \
	(ver == DLB2_HW_V2 ? \
	 LSP_CFG_LSP_CSR_CONTROL_RSVZ0_V2 : \
	 LSP_CFG_LSP_CSR_CONTROL_RSVZ0_V2_5)
#define LSP_CFG_LSP_CSR_CONTROL_INT0_QID_IF_UF_ALARM_DIS(ver) \
	(ver == DLB2_HW_V2 ? \
	 LSP_CFG_LSP_CSR_CONTROL_INT0_QID_IF_UF_ALARM_DIS_V2 : \
	 LSP_CFG_LSP_CSR_CONTROL_INT0_QID_IF_UF_ALARM_DIS_V2_5)
#define LSP_CFG_LSP_CSR_CONTROL_INT0_QID_IF_UF_SYND_DIS(ver) \
	(ver == DLB2_HW_V2 ? \
	 LSP_CFG_LSP_CSR_CONTROL_INT0_QID_IF_UF_SYND_DIS_V2 : \
	 LSP_CFG_LSP_CSR_CONTROL_INT0_QID_IF_UF_SYND_DIS_V2_5)
#define LSP_CFG_LSP_CSR_CONTROL_INT1_CQ_IF_UF_ALARM_DIS(ver) \
	(ver == DLB2_HW_V2 ? \
	 LSP_CFG_LSP_CSR_CONTROL_INT1_CQ_IF_UF_ALARM_DIS_V2 : \
	 LSP_CFG_LSP_CSR_CONTROL_INT1_CQ_IF_UF_ALARM_DIS_V2_5)
#define LSP_CFG_LSP_CSR_CONTROL_INT1_CQ_IF_UF_SYND_DIS(ver) \
	(ver == DLB2_HW_V2 ? \
	 LSP_CFG_LSP_CSR_CONTROL_INT1_CQ_IF_UF_SYND_DIS_V2 : \
	 LSP_CFG_LSP_CSR_CONTROL_INT1_CQ_IF_UF_SYND_DIS_V2_5)
#define LSP_CFG_LSP_CSR_CONTROL_INT2_TOK_UF_ALARM_DIS(ver) \
	(ver == DLB2_HW_V2 ? \
	 LSP_CFG_LSP_CSR_CONTROL_INT2_TOK_UF_ALARM_DIS_V2 : \
	 LSP_CFG_LSP_CSR_CONTROL_INT2_TOK_UF_ALARM_DIS_V2_5)
#define LSP_CFG_LSP_CSR_CONTROL_INT2_TOK_UF_SYND_DIS(ver) \
	(ver == DLB2_HW_V2 ? \
	 LSP_CFG_LSP_CSR_CONTROL_INT2_TOK_UF_SYND_DIS_V2 : \
	 LSP_CFG_LSP_CSR_CONTROL_INT2_TOK_UF_SYND_DIS_V2_5)
#define LSP_CFG_LSP_CSR_CONTROL_INT3_HW_ERR_ALARM_DIS(ver) \
	(ver == DLB2_HW_V2 ? \
	 LSP_CFG_LSP_CSR_CONTROL_INT3_HW_ERR_ALARM_DIS_V2 : \
	 LSP_CFG_LSP_CSR_CONTROL_INT3_HW_ERR_ALARM_DIS_V2_5)
#define LSP_CFG_LSP_CSR_CONTROL_INT3_HW_ERR_SYND_DIS(ver) \
	(ver == DLB2_HW_V2 ? \
	 LSP_CFG_LSP_CSR_CONTROL_INT3_HW_ERR_SYND_DIS_V2 : \
	 LSP_CFG_LSP_CSR_CONTROL_INT3_HW_ERR_SYND_DIS_V2_5)
#define LSP_CFG_LSP_CSR_CONTROL_INT4_NON_MC_ALARM_DIS(ver) \
	(ver == DLB2_HW_V2 ? \
	 LSP_CFG_LSP_CSR_CONTROL_INT4_NON_MC_ALARM_DIS_V2 : \
	 LSP_CFG_LSP_CSR_CONTROL_INT4_NON_MC_ALARM_DIS_V2_5)
#define LSP_CFG_LSP_CSR_CONTROL_INT4_NON_MC_SYND_DIS(ver) \
	(ver == DLB2_HW_V2 ? \
	 LSP_CFG_LSP_CSR_CONTROL_INT4_NON_MC_SYND_DIS_V2 : \
	 LSP_CFG_LSP_CSR_CONTROL_INT4_NON_MC_SYND_DIS_V2_5)
#define LSP_CFG_LSP_CSR_CONTROL_RSVZ1(ver) \
	(ver == DLB2_HW_V2 ? \
	 LSP_CFG_LSP_CSR_CONTROL_RSVZ1_V2 : \
	 LSP_CFG_LSP_CSR_CONTROL_RSVZ1_V2_5)
#define LSP_CFG_LSP_CSR_CONTROL_ATM_CQ_QID_PRIORITY_PROT(ver) \
	(ver == DLB2_HW_V2 ? \
	 LSP_CFG_LSP_CSR_CONTROL_ATM_CQ_QID_PRIORITY_PROT_V2 : \
	 LSP_CFG_LSP_CSR_CONTROL_ATM_CQ_QID_PRIORITY_PROT_V2_5)

#define LSP_CFG_LSP_CSR_CONTROL_RSVZ0_V2			0x0000000F
#define LSP_CFG_LSP_CSR_CONTROL_INT0_QID_IF_UF_ALARM_DIS_V2	0x00000010
#define LSP_CFG_LSP_CSR_CONTROL_INT0_QID_IF_UF_SYND_DIS_V2	0x00000020
#define LSP_CFG_LSP_CSR_CONTROL_INT1_CQ_IF_UF_ALARM_DIS_V2	0x00000040
#define LSP_CFG_LSP_CSR_CONTROL_INT1_CQ_IF_UF_SYND_DIS_V2	0x00000080
#define LSP_CFG_LSP_CSR_CONTROL_INT2_TOK_UF_ALARM_DIS_V2	0x00000100
#define LSP_CFG_LSP_CSR_CONTROL_INT2_TOK_UF_SYND_DIS_V2	0x00000200
#define LSP_CFG_LSP_CSR_CONTROL_INT3_HW_ERR_ALARM_DIS_V2	0x00000400
#define LSP_CFG_LSP_CSR_CONTROL_INT3_HW_ERR_SYND_DIS_V2	0x00000800
#define LSP_CFG_LSP_CSR_CONTROL_INT4_NON_MC_ALARM_DIS_V2	0x00001000
#define LSP_CFG_LSP_CSR_CONTROL_INT4_NON_MC_SYND_DIS_V2	0x00002000
#define LSP_CFG_LSP_CSR_CONTROL_RSVZ1_V2			0x7FFFC000
#define LSP_CFG_LSP_CSR_CONTROL_ATM_CQ_QID_PRIORITY_PROT_V2	0x80000000
#define LSP_CFG_LSP_CSR_CONTROL_RSVZ0_V2_LOC			0
#define LSP_CFG_LSP_CSR_CONTROL_INT0_QID_IF_UF_ALARM_DIS_V2_LOC	4
#define LSP_CFG_LSP_CSR_CONTROL_INT0_QID_IF_UF_SYND_DIS_V2_LOC	5
#define LSP_CFG_LSP_CSR_CONTROL_INT1_CQ_IF_UF_ALARM_DIS_V2_LOC	6
#define LSP_CFG_LSP_CSR_CONTROL_INT1_CQ_IF_UF_SYND_DIS_V2_LOC	7
#define LSP_CFG_LSP_CSR_CONTROL_INT2_TOK_UF_ALARM_DIS_V2_LOC	8
#define LSP_CFG_LSP_CSR_CONTROL_INT2_TOK_UF_SYND_DIS_V2_LOC	9
#define LSP_CFG_LSP_CSR_CONTROL_INT3_HW_ERR_ALARM_DIS_V2_LOC	10
#define LSP_CFG_LSP_CSR_CONTROL_INT3_HW_ERR_SYND_DIS_V2_LOC	11
#define LSP_CFG_LSP_CSR_CONTROL_INT4_NON_MC_ALARM_DIS_V2_LOC	12
#define LSP_CFG_LSP_CSR_CONTROL_INT4_NON_MC_SYND_DIS_V2_LOC	13
#define LSP_CFG_LSP_CSR_CONTROL_RSVZ1_V2_LOC			14
#define LSP_CFG_LSP_CSR_CONTROL_ATM_CQ_QID_PRIORITY_PROT_V2_LOC	31

#define LSP_CFG_LSP_CSR_CONTROL_RSVZ0_V2_5			0x0000000F
#define LSP_CFG_LSP_CSR_CONTROL_INT0_QID_IF_UF_ALARM_DIS_V2_5	0x00000010
#define LSP_CFG_LSP_CSR_CONTROL_INT0_QID_IF_UF_SYND_DIS_V2_5	0x00000020
#define LSP_CFG_LSP_CSR_CONTROL_INT1_CQ_IF_UF_ALARM_DIS_V2_5	0x00000040
#define LSP_CFG_LSP_CSR_CONTROL_INT1_CQ_IF_UF_SYND_DIS_V2_5	0x00000080
#define LSP_CFG_LSP_CSR_CONTROL_INT2_TOK_UF_ALARM_DIS_V2_5	0x00000100
#define LSP_CFG_LSP_CSR_CONTROL_INT2_TOK_UF_SYND_DIS_V2_5	0x00000200
#define LSP_CFG_LSP_CSR_CONTROL_INT3_HW_ERR_ALARM_DIS_V2_5	0x00000400
#define LSP_CFG_LSP_CSR_CONTROL_INT3_HW_ERR_SYND_DIS_V2_5	0x00000800
#define LSP_CFG_LSP_CSR_CONTROL_INT4_NON_MC_ALARM_DIS_V2_5	0x00001000
#define LSP_CFG_LSP_CSR_CONTROL_INT4_NON_MC_SYND_DIS_V2_5	0x00002000
#define LSP_CFG_LSP_CSR_CONTROL_RSVZ1_V2_5			0x0FFFC000
#define LSP_CFG_LSP_CSR_CONTROL_LDB_WRR_COUNT_BASE_V2_5	0x70000000
#define LSP_CFG_LSP_CSR_CONTROL_ATM_CQ_QID_PRIORITY_PROT_V2_5	0x80000000
#define LSP_CFG_LSP_CSR_CONTROL_RSVZ0_V2_5_LOC				0
#define LSP_CFG_LSP_CSR_CONTROL_INT0_QID_IF_UF_ALARM_DIS_V2_5_LOC	4
#define LSP_CFG_LSP_CSR_CONTROL_INT0_QID_IF_UF_SYND_DIS_V2_5_LOC	5
#define LSP_CFG_LSP_CSR_CONTROL_INT1_CQ_IF_UF_ALARM_DIS_V2_5_LOC	6
#define LSP_CFG_LSP_CSR_CONTROL_INT1_CQ_IF_UF_SYND_DIS_V2_5_LOC		7
#define LSP_CFG_LSP_CSR_CONTROL_INT2_TOK_UF_ALARM_DIS_V2_5_LOC		8
#define LSP_CFG_LSP_CSR_CONTROL_INT2_TOK_UF_SYND_DIS_V2_5_LOC		9
#define LSP_CFG_LSP_CSR_CONTROL_INT3_HW_ERR_ALARM_DIS_V2_5_LOC		10
#define LSP_CFG_LSP_CSR_CONTROL_INT3_HW_ERR_SYND_DIS_V2_5_LOC		11
#define LSP_CFG_LSP_CSR_CONTROL_INT4_NON_MC_ALARM_DIS_V2_5_LOC		12
#define LSP_CFG_LSP_CSR_CONTROL_INT4_NON_MC_SYND_DIS_V2_5_LOC		13
#define LSP_CFG_LSP_CSR_CONTROL_RSVZ1_V2_5_LOC				14
#define LSP_CFG_LSP_CSR_CONTROL_LDB_WRR_COUNT_BASE_V2_5_LOC		28
#define LSP_CFG_LSP_CSR_CONTROL_ATM_CQ_QID_PRIORITY_PROT_V2_5_LOC	31

#define V2LSP_DIR_SCH_CNT_L 0xa4000034
#define V2_5LSP_DIR_SCH_CNT_L 0x94000034
#define LSP_DIR_SCH_CNT_L(ver) \
	(ver == DLB2_HW_V2 ? \
	 V2LSP_DIR_SCH_CNT_L : \
	 V2_5LSP_DIR_SCH_CNT_L)
#define LSP_DIR_SCH_CNT_L_RST 0x0

#define LSP_DIR_SCH_CNT_L_COUNT	0xFFFFFFFF
#define LSP_DIR_SCH_CNT_L_COUNT_LOC	0

#define V2LSP_DIR_SCH_CNT_H 0xa4000038
#define V2_5LSP_DIR_SCH_CNT_H 0x94000038
#define LSP_DIR_SCH_CNT_H(ver) \
	(ver == DLB2_HW_V2 ? \
	 V2LSP_DIR_SCH_CNT_H : \
	 V2_5LSP_DIR_SCH_CNT_H)
#define LSP_DIR_SCH_CNT_H_RST 0x0

#define LSP_DIR_SCH_CNT_H_COUNT	0xFFFFFFFF
#define LSP_DIR_SCH_CNT_H_COUNT_LOC	0

#define V2LSP_LDB_SCH_CNT_L 0xa400003c
#define V2_5LSP_LDB_SCH_CNT_L 0x9400003c
#define LSP_LDB_SCH_CNT_L(ver) \
	(ver == DLB2_HW_V2 ? \
	 V2LSP_LDB_SCH_CNT_L : \
	 V2_5LSP_LDB_SCH_CNT_L)
#define LSP_LDB_SCH_CNT_L_RST 0x0

#define LSP_LDB_SCH_CNT_L_COUNT	0xFFFFFFFF
#define LSP_LDB_SCH_CNT_L_COUNT_LOC	0

#define V2LSP_LDB_SCH_CNT_H 0xa4000040
#define V2_5LSP_LDB_SCH_CNT_H 0x94000040
#define LSP_LDB_SCH_CNT_H(ver) \
	(ver == DLB2_HW_V2 ? \
	 V2LSP_LDB_SCH_CNT_H : \
	 V2_5LSP_LDB_SCH_CNT_H)
#define LSP_LDB_SCH_CNT_H_RST 0x0

#define LSP_LDB_SCH_CNT_H_COUNT	0xFFFFFFFF
#define LSP_LDB_SCH_CNT_H_COUNT_LOC	0

#define V2LSP_CFG_SHDW_CTRL 0xa4000070
#define V2_5LSP_CFG_SHDW_CTRL 0x94000070
#define LSP_CFG_SHDW_CTRL(ver) \
	(ver == DLB2_HW_V2 ? \
	 V2LSP_CFG_SHDW_CTRL : \
	 V2_5LSP_CFG_SHDW_CTRL)
#define LSP_CFG_SHDW_CTRL_RST 0x0

#define LSP_CFG_SHDW_CTRL_TRANSFER	0x00000001
#define LSP_CFG_SHDW_CTRL_RSVD0		0xFFFFFFFE
#define LSP_CFG_SHDW_CTRL_TRANSFER_LOC	0
#define LSP_CFG_SHDW_CTRL_RSVD0_LOC	1

#define V2LSP_CFG_SHDW_RANGE_COS(x) \
	(0xa4000074 + (x) * 4)
#define V2_5LSP_CFG_SHDW_RANGE_COS(x) \
	(0x94000074 + (x) * 4)
#define LSP_CFG_SHDW_RANGE_COS(ver, x) \
	(ver == DLB2_HW_V2 ? \
	 V2LSP_CFG_SHDW_RANGE_COS(x) : \
	 V2_5LSP_CFG_SHDW_RANGE_COS(x))
#define LSP_CFG_SHDW_RANGE_COS_RST 0x40

#define LSP_CFG_SHDW_RANGE_COS_BW_RANGE		0x000001FF
#define LSP_CFG_SHDW_RANGE_COS_RSVZ0		0x7FFFFE00
#define LSP_CFG_SHDW_RANGE_COS_NO_EXTRA_CREDIT	0x80000000
#define LSP_CFG_SHDW_RANGE_COS_BW_RANGE_LOC		0
#define LSP_CFG_SHDW_RANGE_COS_RSVZ0_LOC		9
#define LSP_CFG_SHDW_RANGE_COS_NO_EXTRA_CREDIT_LOC	31

#define LSP_LDB_SCHED_PERF_0_L 0xa400010c
#define LSP_LDB_SCHED_PERF_0_L_RST 0x0

#define LSP_LDB_SCHED_PERF_0_L_COUNT	0xFFFFFFFF
#define LSP_LDB_SCHED_PERF_0_L_COUNT_LOC	0

#define LSP_LDB_SCHED_PERF_0_H 0xa4000110
#define LSP_LDB_SCHED_PERF_0_H_RST 0x0

#define LSP_LDB_SCHED_PERF_0_H_COUNT	0xFFFFFFFF
#define LSP_LDB_SCHED_PERF_0_H_COUNT_LOC	0

#define LSP_LDB_SCHED_PERF_1_L 0xa4000114
#define LSP_LDB_SCHED_PERF_1_L_RST 0x0

#define LSP_LDB_SCHED_PERF_1_L_COUNT	0xFFFFFFFF
#define LSP_LDB_SCHED_PERF_1_L_COUNT_LOC	0

#define LSP_LDB_SCHED_PERF_1_H 0xa4000118
#define LSP_LDB_SCHED_PERF_1_H_RST 0x0

#define LSP_LDB_SCHED_PERF_1_H_COUNT	0xFFFFFFFF
#define LSP_LDB_SCHED_PERF_1_H_COUNT_LOC	0

#define LSP_LDB_SCHED_PERF_2_L 0xa400011c
#define LSP_LDB_SCHED_PERF_2_L_RST 0x0

#define LSP_LDB_SCHED_PERF_2_L_COUNT	0xFFFFFFFF
#define LSP_LDB_SCHED_PERF_2_L_COUNT_LOC	0

#define LSP_LDB_SCHED_PERF_2_H 0xa4000120
#define LSP_LDB_SCHED_PERF_2_H_RST 0x0

#define LSP_LDB_SCHED_PERF_2_H_COUNT	0xFFFFFFFF
#define LSP_LDB_SCHED_PERF_2_H_COUNT_LOC	0

#define LSP_LDB_SCHED_PERF_3_L 0xa4000124
#define LSP_LDB_SCHED_PERF_3_L_RST 0x0

#define LSP_LDB_SCHED_PERF_3_L_COUNT	0xFFFFFFFF
#define LSP_LDB_SCHED_PERF_3_L_COUNT_LOC	0

#define LSP_LDB_SCHED_PERF_3_H 0xa4000128
#define LSP_LDB_SCHED_PERF_3_H_RST 0x0

#define LSP_LDB_SCHED_PERF_3_H_COUNT	0xFFFFFFFF
#define LSP_LDB_SCHED_PERF_3_H_COUNT_LOC	0

#define LSP_LDB_SCHED_PERF_4_L 0xa400012c
#define LSP_LDB_SCHED_PERF_4_L_RST 0x0

#define LSP_LDB_SCHED_PERF_4_L_COUNT	0xFFFFFFFF
#define LSP_LDB_SCHED_PERF_4_L_COUNT_LOC	0

#define LSP_LDB_SCHED_PERF_4_H 0xa4000130
#define LSP_LDB_SCHED_PERF_4_H_RST 0x0

#define LSP_LDB_SCHED_PERF_4_H_COUNT	0xFFFFFFFF
#define LSP_LDB_SCHED_PERF_4_H_COUNT_LOC	0

#define LSP_LDB_SCHED_PERF_5_L 0xa4000134
#define LSP_LDB_SCHED_PERF_5_L_RST 0x0

#define LSP_LDB_SCHED_PERF_5_L_COUNT	0xFFFFFFFF
#define LSP_LDB_SCHED_PERF_5_L_COUNT_LOC	0

#define LSP_LDB_SCHED_PERF_5_H 0xa4000138
#define LSP_LDB_SCHED_PERF_5_H_RST 0x0

#define LSP_LDB_SCHED_PERF_5_H_COUNT	0xFFFFFFFF
#define LSP_LDB_SCHED_PERF_5_H_COUNT_LOC	0

#define LSP_LDB_SCHED_PERF_6_L 0xa400013c
#define LSP_LDB_SCHED_PERF_6_L_RST 0x0

#define LSP_LDB_SCHED_PERF_6_L_COUNT	0xFFFFFFFF
#define LSP_LDB_SCHED_PERF_6_L_COUNT_LOC	0

#define LSP_LDB_SCHED_PERF_6_H 0xa4000140
#define LSP_LDB_SCHED_PERF_6_H_RST 0x0

#define LSP_LDB_SCHED_PERF_6_H_COUNT	0xFFFFFFFF
#define LSP_LDB_SCHED_PERF_6_H_COUNT_LOC	0

#define LSP_LDB_SCHED_PERF_CTRL 0xa4000144
#define LSP_LDB_SCHED_PERF_CTRL_RST 0x0

#define LSP_LDB_SCHED_PERF_CTRL_ENAB	0x00000001
#define LSP_LDB_SCHED_PERF_CTRL_CLR	0x00000002
#define LSP_LDB_SCHED_PERF_CTRL_RSVZ0	0xFFFFFFFC
#define LSP_LDB_SCHED_PERF_CTRL_ENAB_LOC	0
#define LSP_LDB_SCHED_PERF_CTRL_CLR_LOC		1
#define LSP_LDB_SCHED_PERF_CTRL_RSVZ0_LOC	2

#define V2LSP_CFG_CTRL_GENERAL_0 0xac000000
#define V2_5LSP_CFG_CTRL_GENERAL_0 0x9c000000
#define LSP_CFG_CTRL_GENERAL_0(ver) \
	(ver == DLB2_HW_V2 ? \
	 V2LSP_CFG_CTRL_GENERAL_0 : \
	 V2_5LSP_CFG_CTRL_GENERAL_0)
#define LSP_CFG_CTRL_GENERAL_0_RST 0x0

#define LSP_CFG_CTRL_GENERAL_0_DISAB_ATQ_EMPTY_ARB(ver) \
	(ver == DLB2_HW_V2 ? \
	 LSP_CFG_CTRL_GENERAL_0_DISAB_ATQ_EMPTY_ARB_V2 : \
	 LSP_CFG_CTRL_GENERAL_0_DISAB_ATQ_EMPTY_ARB_V2_5)
#define LSP_CFG_CTRL_GENERAL_0_INC_TOK_UNIT_IDLE(ver) \
	(ver == DLB2_HW_V2 ? \
	 LSP_CFG_CTRL_GENERAL_0_INC_TOK_UNIT_IDLE_V2 : \
	 LSP_CFG_CTRL_GENERAL_0_INC_TOK_UNIT_IDLE_V2_5)
#define LSP_CFG_CTRL_GENERAL_0_DISAB_RLIST_PRI(ver) \
	(ver == DLB2_HW_V2 ? \
	 LSP_CFG_CTRL_GENERAL_0_DISAB_RLIST_PRI_V2 : \
	 LSP_CFG_CTRL_GENERAL_0_DISAB_RLIST_PRI_V2_5)
#define LSP_CFG_CTRL_GENERAL_0_INC_CMP_UNIT_IDLE(ver) \
	(ver == DLB2_HW_V2 ? \
	 LSP_CFG_CTRL_GENERAL_0_INC_CMP_UNIT_IDLE_V2 : \
	 LSP_CFG_CTRL_GENERAL_0_INC_CMP_UNIT_IDLE_V2_5)
#define LSP_CFG_CTRL_GENERAL_0_RSVZ0(ver) \
	(ver == DLB2_HW_V2 ? \
	 LSP_CFG_CTRL_GENERAL_0_RSVZ0_V2 : \
	 LSP_CFG_CTRL_GENERAL_0_RSVZ0_V2_5)
#define LSP_CFG_CTRL_GENERAL_0_DIR_SINGLE_OP(ver) \
	(ver == DLB2_HW_V2 ? \
	 LSP_CFG_CTRL_GENERAL_0_DIR_SINGLE_OP_V2 : \
	 LSP_CFG_CTRL_GENERAL_0_DIR_SINGLE_OP_V2_5)
#define LSP_CFG_CTRL_GENERAL_0_DIR_HALF_BW(ver) \
	(ver == DLB2_HW_V2 ? \
	 LSP_CFG_CTRL_GENERAL_0_DIR_HALF_BW_V2 : \
	 LSP_CFG_CTRL_GENERAL_0_DIR_HALF_BW_V2_5)
#define LSP_CFG_CTRL_GENERAL_0_DIR_SINGLE_OUT(ver) \
	(ver == DLB2_HW_V2 ? \
	 LSP_CFG_CTRL_GENERAL_0_DIR_SINGLE_OUT_V2 : \
	 LSP_CFG_CTRL_GENERAL_0_DIR_SINGLE_OUT_V2_5)
#define LSP_CFG_CTRL_GENERAL_0_DIR_DISAB_MULTI(ver) \
	(ver == DLB2_HW_V2 ? \
	 LSP_CFG_CTRL_GENERAL_0_DIR_DISAB_MULTI_V2 : \
	 LSP_CFG_CTRL_GENERAL_0_DIR_DISAB_MULTI_V2_5)
#define LSP_CFG_CTRL_GENERAL_0_ATQ_SINGLE_OP(ver) \
	(ver == DLB2_HW_V2 ? \
	 LSP_CFG_CTRL_GENERAL_0_ATQ_SINGLE_OP_V2 : \
	 LSP_CFG_CTRL_GENERAL_0_ATQ_SINGLE_OP_V2_5)
#define LSP_CFG_CTRL_GENERAL_0_ATQ_HALF_BW(ver) \
	(ver == DLB2_HW_V2 ? \
	 LSP_CFG_CTRL_GENERAL_0_ATQ_HALF_BW_V2 : \
	 LSP_CFG_CTRL_GENERAL_0_ATQ_HALF_BW_V2_5)
#define LSP_CFG_CTRL_GENERAL_0_ATQ_SINGLE_OUT(ver) \
	(ver == DLB2_HW_V2 ? \
	 LSP_CFG_CTRL_GENERAL_0_ATQ_SINGLE_OUT_V2 : \
	 LSP_CFG_CTRL_GENERAL_0_ATQ_SINGLE_OUT_V2_5)
#define LSP_CFG_CTRL_GENERAL_0_ATQ_DISAB_MULTI(ver) \
	(ver == DLB2_HW_V2 ? \
	 LSP_CFG_CTRL_GENERAL_0_ATQ_DISAB_MULTI_V2 : \
	 LSP_CFG_CTRL_GENERAL_0_ATQ_DISAB_MULTI_V2_5)
#define LSP_CFG_CTRL_GENERAL_0_DIRRPL_SINGLE_OP(ver) \
	(ver == DLB2_HW_V2 ? \
	 LSP_CFG_CTRL_GENERAL_0_DIRRPL_SINGLE_OP_V2 : \
	 LSP_CFG_CTRL_GENERAL_0_DIRRPL_SINGLE_OP_V2_5)
#define LSP_CFG_CTRL_GENERAL_0_DIRRPL_HALF_BW(ver) \
	(ver == DLB2_HW_V2 ? \
	 LSP_CFG_CTRL_GENERAL_0_DIRRPL_HALF_BW_V2 : \
	 LSP_CFG_CTRL_GENERAL_0_DIRRPL_HALF_BW_V2_5)
#define LSP_CFG_CTRL_GENERAL_0_DIRRPL_SINGLE_OUT(ver) \
	(ver == DLB2_HW_V2 ? \
	 LSP_CFG_CTRL_GENERAL_0_DIRRPL_SINGLE_OUT_V2 : \
	 LSP_CFG_CTRL_GENERAL_0_DIRRPL_SINGLE_OUT_V2_5)
#define LSP_CFG_CTRL_GENERAL_0_LBRPL_SINGLE_OP(ver) \
	(ver == DLB2_HW_V2 ? \
	 LSP_CFG_CTRL_GENERAL_0_LBRPL_SINGLE_OP_V2 : \
	 LSP_CFG_CTRL_GENERAL_0_LBRPL_SINGLE_OP_V2_5)
#define LSP_CFG_CTRL_GENERAL_0_LBRPL_HALF_BW(ver) \
	(ver == DLB2_HW_V2 ? \
	 LSP_CFG_CTRL_GENERAL_0_LBRPL_HALF_BW_V2 : \
	 LSP_CFG_CTRL_GENERAL_0_LBRPL_HALF_BW_V2_5)
#define LSP_CFG_CTRL_GENERAL_0_LBRPL_SINGLE_OUT(ver) \
	(ver == DLB2_HW_V2 ? \
	 LSP_CFG_CTRL_GENERAL_0_LBRPL_SINGLE_OUT_V2 : \
	 LSP_CFG_CTRL_GENERAL_0_LBRPL_SINGLE_OUT_V2_5)
#define LSP_CFG_CTRL_GENERAL_0_LDB_SINGLE_OP(ver) \
	(ver == DLB2_HW_V2 ? \
	 LSP_CFG_CTRL_GENERAL_0_LDB_SINGLE_OP_V2 : \
	 LSP_CFG_CTRL_GENERAL_0_LDB_SINGLE_OP_V2_5)
#define LSP_CFG_CTRL_GENERAL_0_LDB_HALF_BW(ver) \
	(ver == DLB2_HW_V2 ? \
	 LSP_CFG_CTRL_GENERAL_0_LDB_HALF_BW_V2 : \
	 LSP_CFG_CTRL_GENERAL_0_LDB_HALF_BW_V2_5)
#define LSP_CFG_CTRL_GENERAL_0_LDB_DISAB_MULTI(ver) \
	(ver == DLB2_HW_V2 ? \
	 LSP_CFG_CTRL_GENERAL_0_LDB_DISAB_MULTI_V2 : \
	 LSP_CFG_CTRL_GENERAL_0_LDB_DISAB_MULTI_V2_5)
#define LSP_CFG_CTRL_GENERAL_0_ATM_SINGLE_SCH(ver) \
	(ver == DLB2_HW_V2 ? \
	 LSP_CFG_CTRL_GENERAL_0_ATM_SINGLE_SCH_V2 : \
	 LSP_CFG_CTRL_GENERAL_0_ATM_SINGLE_SCH_V2_5)
#define LSP_CFG_CTRL_GENERAL_0_ATM_SINGLE_CMP(ver) \
	(ver == DLB2_HW_V2 ? \
	 LSP_CFG_CTRL_GENERAL_0_ATM_SINGLE_CMP_V2 : \
	 LSP_CFG_CTRL_GENERAL_0_ATM_SINGLE_CMP_V2_5)
#define LSP_CFG_CTRL_GENERAL_0_LDB_CE_TOG_ARB(ver) \
	(ver == DLB2_HW_V2 ? \
	 LSP_CFG_CTRL_GENERAL_0_LDB_CE_TOG_ARB_V2 : \
	 LSP_CFG_CTRL_GENERAL_0_LDB_CE_TOG_ARB_V2_5)
#define LSP_CFG_CTRL_GENERAL_0_RSVZ1(ver) \
	(ver == DLB2_HW_V2 ? \
	 LSP_CFG_CTRL_GENERAL_0_RSVZ1_V2 : \
	 LSP_CFG_CTRL_GENERAL_0_RSVZ1_V2_5)
#define LSP_CFG_CTRL_GENERAL_0_SMON0_VALID_SEL(ver) \
	(ver == DLB2_HW_V2 ? \
	 LSP_CFG_CTRL_GENERAL_0_SMON0_VALID_SEL_V2 : \
	 LSP_CFG_CTRL_GENERAL_0_SMON0_VALID_SEL_V2_5)
#define LSP_CFG_CTRL_GENERAL_0_SMON0_VALUE_SEL(ver) \
	(ver == DLB2_HW_V2 ? \
	 LSP_CFG_CTRL_GENERAL_0_SMON0_VALUE_SEL_V2 : \
	 LSP_CFG_CTRL_GENERAL_0_SMON0_VALUE_SEL_V2_5)
#define LSP_CFG_CTRL_GENERAL_0_SMON0_COMPARE_SEL(ver) \
	(ver == DLB2_HW_V2 ? \
	 LSP_CFG_CTRL_GENERAL_0_SMON0_COMPARE_SEL_V2 : \
	 LSP_CFG_CTRL_GENERAL_0_SMON0_COMPARE_SEL_V2_5)

#define LSP_CFG_CTRL_GENERAL_0_DISAB_ATQ_EMPTY_ARB_V2	0x00000001
#define LSP_CFG_CTRL_GENERAL_0_INC_TOK_UNIT_IDLE_V2	0x00000002
#define LSP_CFG_CTRL_GENERAL_0_DISAB_RLIST_PRI_V2	0x00000004
#define LSP_CFG_CTRL_GENERAL_0_INC_CMP_UNIT_IDLE_V2	0x00000008
#define LSP_CFG_CTRL_GENERAL_0_RSVZ0_V2		0x00000030
#define LSP_CFG_CTRL_GENERAL_0_DIR_SINGLE_OP_V2	0x00000040
#define LSP_CFG_CTRL_GENERAL_0_DIR_HALF_BW_V2	0x00000080
#define LSP_CFG_CTRL_GENERAL_0_DIR_SINGLE_OUT_V2	0x00000100
#define LSP_CFG_CTRL_GENERAL_0_DIR_DISAB_MULTI_V2	0x00000200
#define LSP_CFG_CTRL_GENERAL_0_ATQ_SINGLE_OP_V2	0x00000400
#define LSP_CFG_CTRL_GENERAL_0_ATQ_HALF_BW_V2	0x00000800
#define LSP_CFG_CTRL_GENERAL_0_ATQ_SINGLE_OUT_V2	0x00001000
#define LSP_CFG_CTRL_GENERAL_0_ATQ_DISAB_MULTI_V2	0x00002000
#define LSP_CFG_CTRL_GENERAL_0_DIRRPL_SINGLE_OP_V2	0x00004000
#define LSP_CFG_CTRL_GENERAL_0_DIRRPL_HALF_BW_V2	0x00008000
#define LSP_CFG_CTRL_GENERAL_0_DIRRPL_SINGLE_OUT_V2	0x00010000
#define LSP_CFG_CTRL_GENERAL_0_LBRPL_SINGLE_OP_V2	0x00020000
#define LSP_CFG_CTRL_GENERAL_0_LBRPL_HALF_BW_V2	0x00040000
#define LSP_CFG_CTRL_GENERAL_0_LBRPL_SINGLE_OUT_V2	0x00080000
#define LSP_CFG_CTRL_GENERAL_0_LDB_SINGLE_OP_V2	0x00100000
#define LSP_CFG_CTRL_GENERAL_0_LDB_HALF_BW_V2	0x00200000
#define LSP_CFG_CTRL_GENERAL_0_LDB_DISAB_MULTI_V2	0x00400000
#define LSP_CFG_CTRL_GENERAL_0_ATM_SINGLE_SCH_V2	0x00800000
#define LSP_CFG_CTRL_GENERAL_0_ATM_SINGLE_CMP_V2	0x01000000
#define LSP_CFG_CTRL_GENERAL_0_LDB_CE_TOG_ARB_V2	0x02000000
#define LSP_CFG_CTRL_GENERAL_0_RSVZ1_V2		0x04000000
#define LSP_CFG_CTRL_GENERAL_0_SMON0_VALID_SEL_V2	0x18000000
#define LSP_CFG_CTRL_GENERAL_0_SMON0_VALUE_SEL_V2	0x20000000
#define LSP_CFG_CTRL_GENERAL_0_SMON0_COMPARE_SEL_V2	0xC0000000
#define LSP_CFG_CTRL_GENERAL_0_DISAB_ATQ_EMPTY_ARB_V2_LOC	0
#define LSP_CFG_CTRL_GENERAL_0_INC_TOK_UNIT_IDLE_V2_LOC		1
#define LSP_CFG_CTRL_GENERAL_0_DISAB_RLIST_PRI_V2_LOC		2
#define LSP_CFG_CTRL_GENERAL_0_INC_CMP_UNIT_IDLE_V2_LOC		3
#define LSP_CFG_CTRL_GENERAL_0_RSVZ0_V2_LOC			4
#define LSP_CFG_CTRL_GENERAL_0_DIR_SINGLE_OP_V2_LOC		6
#define LSP_CFG_CTRL_GENERAL_0_DIR_HALF_BW_V2_LOC		7
#define LSP_CFG_CTRL_GENERAL_0_DIR_SINGLE_OUT_V2_LOC		8
#define LSP_CFG_CTRL_GENERAL_0_DIR_DISAB_MULTI_V2_LOC		9
#define LSP_CFG_CTRL_GENERAL_0_ATQ_SINGLE_OP_V2_LOC		10
#define LSP_CFG_CTRL_GENERAL_0_ATQ_HALF_BW_V2_LOC		11
#define LSP_CFG_CTRL_GENERAL_0_ATQ_SINGLE_OUT_V2_LOC		12
#define LSP_CFG_CTRL_GENERAL_0_ATQ_DISAB_MULTI_V2_LOC		13
#define LSP_CFG_CTRL_GENERAL_0_DIRRPL_SINGLE_OP_V2_LOC		14
#define LSP_CFG_CTRL_GENERAL_0_DIRRPL_HALF_BW_V2_LOC		15
#define LSP_CFG_CTRL_GENERAL_0_DIRRPL_SINGLE_OUT_V2_LOC		16
#define LSP_CFG_CTRL_GENERAL_0_LBRPL_SINGLE_OP_V2_LOC		17
#define LSP_CFG_CTRL_GENERAL_0_LBRPL_HALF_BW_V2_LOC		18
#define LSP_CFG_CTRL_GENERAL_0_LBRPL_SINGLE_OUT_V2_LOC		19
#define LSP_CFG_CTRL_GENERAL_0_LDB_SINGLE_OP_V2_LOC		20
#define LSP_CFG_CTRL_GENERAL_0_LDB_HALF_BW_V2_LOC		21
#define LSP_CFG_CTRL_GENERAL_0_LDB_DISAB_MULTI_V2_LOC		22
#define LSP_CFG_CTRL_GENERAL_0_ATM_SINGLE_SCH_V2_LOC		23
#define LSP_CFG_CTRL_GENERAL_0_ATM_SINGLE_CMP_V2_LOC		24
#define LSP_CFG_CTRL_GENERAL_0_LDB_CE_TOG_ARB_V2_LOC		25
#define LSP_CFG_CTRL_GENERAL_0_RSVZ1_V2_LOC			26
#define LSP_CFG_CTRL_GENERAL_0_SMON0_VALID_SEL_V2_LOC		27
#define LSP_CFG_CTRL_GENERAL_0_SMON0_VALUE_SEL_V2_LOC		29
#define LSP_CFG_CTRL_GENERAL_0_SMON0_COMPARE_SEL_V2_LOC		30

#define LSP_CFG_CTRL_GENERAL_0_DISAB_ATQ_EMPTY_ARB_V2_5	0x00000001
#define LSP_CFG_CTRL_GENERAL_0_INC_TOK_UNIT_IDLE_V2_5	0x00000002
#define LSP_CFG_CTRL_GENERAL_0_DISAB_RLIST_PRI_V2_5	0x00000004
#define LSP_CFG_CTRL_GENERAL_0_INC_CMP_UNIT_IDLE_V2_5	0x00000008
#define LSP_CFG_CTRL_GENERAL_0_ENAB_IF_THRESH_V2_5	0x00000010
#define LSP_CFG_CTRL_GENERAL_0_RSVZ0_V2_5		0x00000020
#define LSP_CFG_CTRL_GENERAL_0_DIR_SINGLE_OP_V2_5	0x00000040
#define LSP_CFG_CTRL_GENERAL_0_DIR_HALF_BW_V2_5	0x00000080
#define LSP_CFG_CTRL_GENERAL_0_DIR_SINGLE_OUT_V2_5	0x00000100
#define LSP_CFG_CTRL_GENERAL_0_DIR_DISAB_MULTI_V2_5	0x00000200
#define LSP_CFG_CTRL_GENERAL_0_ATQ_SINGLE_OP_V2_5	0x00000400
#define LSP_CFG_CTRL_GENERAL_0_ATQ_HALF_BW_V2_5	0x00000800
#define LSP_CFG_CTRL_GENERAL_0_ATQ_SINGLE_OUT_V2_5	0x00001000
#define LSP_CFG_CTRL_GENERAL_0_ATQ_DISAB_MULTI_V2_5	0x00002000
#define LSP_CFG_CTRL_GENERAL_0_DIRRPL_SINGLE_OP_V2_5	0x00004000
#define LSP_CFG_CTRL_GENERAL_0_DIRRPL_HALF_BW_V2_5	0x00008000
#define LSP_CFG_CTRL_GENERAL_0_DIRRPL_SINGLE_OUT_V2_5	0x00010000
#define LSP_CFG_CTRL_GENERAL_0_LBRPL_SINGLE_OP_V2_5	0x00020000
#define LSP_CFG_CTRL_GENERAL_0_LBRPL_HALF_BW_V2_5	0x00040000
#define LSP_CFG_CTRL_GENERAL_0_LBRPL_SINGLE_OUT_V2_5	0x00080000
#define LSP_CFG_CTRL_GENERAL_0_LDB_SINGLE_OP_V2_5	0x00100000
#define LSP_CFG_CTRL_GENERAL_0_LDB_HALF_BW_V2_5	0x00200000
#define LSP_CFG_CTRL_GENERAL_0_LDB_DISAB_MULTI_V2_5	0x00400000
#define LSP_CFG_CTRL_GENERAL_0_ATM_SINGLE_SCH_V2_5	0x00800000
#define LSP_CFG_CTRL_GENERAL_0_ATM_SINGLE_CMP_V2_5	0x01000000
#define LSP_CFG_CTRL_GENERAL_0_LDB_CE_TOG_ARB_V2_5	0x02000000
#define LSP_CFG_CTRL_GENERAL_0_RSVZ1_V2_5		0x04000000
#define LSP_CFG_CTRL_GENERAL_0_SMON0_VALID_SEL_V2_5	0x18000000
#define LSP_CFG_CTRL_GENERAL_0_SMON0_VALUE_SEL_V2_5	0x20000000
#define LSP_CFG_CTRL_GENERAL_0_SMON0_COMPARE_SEL_V2_5	0xC0000000
#define LSP_CFG_CTRL_GENERAL_0_DISAB_ATQ_EMPTY_ARB_V2_5_LOC	0
#define LSP_CFG_CTRL_GENERAL_0_INC_TOK_UNIT_IDLE_V2_5_LOC	1
#define LSP_CFG_CTRL_GENERAL_0_DISAB_RLIST_PRI_V2_5_LOC		2
#define LSP_CFG_CTRL_GENERAL_0_INC_CMP_UNIT_IDLE_V2_5_LOC	3
#define LSP_CFG_CTRL_GENERAL_0_ENAB_IF_THRESH_V2_5_LOC		4
#define LSP_CFG_CTRL_GENERAL_0_RSVZ0_V2_5_LOC			5
#define LSP_CFG_CTRL_GENERAL_0_DIR_SINGLE_OP_V2_5_LOC		6
#define LSP_CFG_CTRL_GENERAL_0_DIR_HALF_BW_V2_5_LOC		7
#define LSP_CFG_CTRL_GENERAL_0_DIR_SINGLE_OUT_V2_5_LOC		8
#define LSP_CFG_CTRL_GENERAL_0_DIR_DISAB_MULTI_V2_5_LOC		9
#define LSP_CFG_CTRL_GENERAL_0_ATQ_SINGLE_OP_V2_5_LOC		10
#define LSP_CFG_CTRL_GENERAL_0_ATQ_HALF_BW_V2_5_LOC		11
#define LSP_CFG_CTRL_GENERAL_0_ATQ_SINGLE_OUT_V2_5_LOC		12
#define LSP_CFG_CTRL_GENERAL_0_ATQ_DISAB_MULTI_V2_5_LOC		13
#define LSP_CFG_CTRL_GENERAL_0_DIRRPL_SINGLE_OP_V2_5_LOC	14
#define LSP_CFG_CTRL_GENERAL_0_DIRRPL_HALF_BW_V2_5_LOC		15
#define LSP_CFG_CTRL_GENERAL_0_DIRRPL_SINGLE_OUT_V2_5_LOC	16
#define LSP_CFG_CTRL_GENERAL_0_LBRPL_SINGLE_OP_V2_5_LOC		17
#define LSP_CFG_CTRL_GENERAL_0_LBRPL_HALF_BW_V2_5_LOC		18
#define LSP_CFG_CTRL_GENERAL_0_LBRPL_SINGLE_OUT_V2_5_LOC	19
#define LSP_CFG_CTRL_GENERAL_0_LDB_SINGLE_OP_V2_5_LOC		20
#define LSP_CFG_CTRL_GENERAL_0_LDB_HALF_BW_V2_5_LOC		21
#define LSP_CFG_CTRL_GENERAL_0_LDB_DISAB_MULTI_V2_5_LOC		22
#define LSP_CFG_CTRL_GENERAL_0_ATM_SINGLE_SCH_V2_5_LOC		23
#define LSP_CFG_CTRL_GENERAL_0_ATM_SINGLE_CMP_V2_5_LOC		24
#define LSP_CFG_CTRL_GENERAL_0_LDB_CE_TOG_ARB_V2_5_LOC		25
#define LSP_CFG_CTRL_GENERAL_0_RSVZ1_V2_5_LOC			26
#define LSP_CFG_CTRL_GENERAL_0_SMON0_VALID_SEL_V2_5_LOC		27
#define LSP_CFG_CTRL_GENERAL_0_SMON0_VALUE_SEL_V2_5_LOC		29
#define LSP_CFG_CTRL_GENERAL_0_SMON0_COMPARE_SEL_V2_5_LOC	30

#define V2CM_DIAG_RESET_STS 0xb4000000
#define V2_5CM_DIAG_RESET_STS 0xa4000000
#define CM_DIAG_RESET_STS(ver) \
	(ver == DLB2_HW_V2 ? \
	 V2CM_DIAG_RESET_STS : \
	 V2_5CM_DIAG_RESET_STS)
#define CM_DIAG_RESET_STS_RST 0x80000bff

#define CM_DIAG_RESET_STS_CHP_PF_RESET_DONE	0x00000001
#define CM_DIAG_RESET_STS_ROP_PF_RESET_DONE	0x00000002
#define CM_DIAG_RESET_STS_LSP_PF_RESET_DONE	0x00000004
#define CM_DIAG_RESET_STS_NALB_PF_RESET_DONE	0x00000008
#define CM_DIAG_RESET_STS_AP_PF_RESET_DONE	0x00000010
#define CM_DIAG_RESET_STS_DP_PF_RESET_DONE	0x00000020
#define CM_DIAG_RESET_STS_QED_PF_RESET_DONE	0x00000040
#define CM_DIAG_RESET_STS_DQED_PF_RESET_DONE	0x00000080
#define CM_DIAG_RESET_STS_AQED_PF_RESET_DONE	0x00000100
#define CM_DIAG_RESET_STS_SYS_PF_RESET_DONE	0x00000200
#define CM_DIAG_RESET_STS_PF_RESET_ACTIVE	0x00000400
#define CM_DIAG_RESET_STS_FLRSM_STATE		0x0003F800
#define CM_DIAG_RESET_STS_RSVD0			0x7FFC0000
#define CM_DIAG_RESET_STS_DLB_PROC_RESET_DONE	0x80000000
#define CM_DIAG_RESET_STS_CHP_PF_RESET_DONE_LOC		0
#define CM_DIAG_RESET_STS_ROP_PF_RESET_DONE_LOC		1
#define CM_DIAG_RESET_STS_LSP_PF_RESET_DONE_LOC		2
#define CM_DIAG_RESET_STS_NALB_PF_RESET_DONE_LOC	3
#define CM_DIAG_RESET_STS_AP_PF_RESET_DONE_LOC		4
#define CM_DIAG_RESET_STS_DP_PF_RESET_DONE_LOC		5
#define CM_DIAG_RESET_STS_QED_PF_RESET_DONE_LOC		6
#define CM_DIAG_RESET_STS_DQED_PF_RESET_DONE_LOC	7
#define CM_DIAG_RESET_STS_AQED_PF_RESET_DONE_LOC	8
#define CM_DIAG_RESET_STS_SYS_PF_RESET_DONE_LOC		9
#define CM_DIAG_RESET_STS_PF_RESET_ACTIVE_LOC		10
#define CM_DIAG_RESET_STS_FLRSM_STATE_LOC		11
#define CM_DIAG_RESET_STS_RSVD0_LOC			18
#define CM_DIAG_RESET_STS_DLB_PROC_RESET_DONE_LOC	31

#define V2CM_CFG_DIAGNOSTIC_IDLE_STATUS 0xb4000004
#define V2_5CM_CFG_DIAGNOSTIC_IDLE_STATUS 0xa4000004
#define CM_CFG_DIAGNOSTIC_IDLE_STATUS(ver) \
	(ver == DLB2_HW_V2 ? \
	 V2CM_CFG_DIAGNOSTIC_IDLE_STATUS : \
	 V2_5CM_CFG_DIAGNOSTIC_IDLE_STATUS)
#define CM_CFG_DIAGNOSTIC_IDLE_STATUS_RST 0x9d0fffff

#define CM_CFG_DIAGNOSTIC_IDLE_STATUS_CHP_PIPEIDLE		0x00000001
#define CM_CFG_DIAGNOSTIC_IDLE_STATUS_ROP_PIPEIDLE		0x00000002
#define CM_CFG_DIAGNOSTIC_IDLE_STATUS_LSP_PIPEIDLE		0x00000004
#define CM_CFG_DIAGNOSTIC_IDLE_STATUS_NALB_PIPEIDLE		0x00000008
#define CM_CFG_DIAGNOSTIC_IDLE_STATUS_AP_PIPEIDLE		0x00000010
#define CM_CFG_DIAGNOSTIC_IDLE_STATUS_DP_PIPEIDLE		0x00000020
#define CM_CFG_DIAGNOSTIC_IDLE_STATUS_QED_PIPEIDLE		0x00000040
#define CM_CFG_DIAGNOSTIC_IDLE_STATUS_DQED_PIPEIDLE		0x00000080
#define CM_CFG_DIAGNOSTIC_IDLE_STATUS_AQED_PIPEIDLE		0x00000100
#define CM_CFG_DIAGNOSTIC_IDLE_STATUS_SYS_PIPEIDLE		0x00000200
#define CM_CFG_DIAGNOSTIC_IDLE_STATUS_CHP_UNIT_IDLE		0x00000400
#define CM_CFG_DIAGNOSTIC_IDLE_STATUS_ROP_UNIT_IDLE		0x00000800
#define CM_CFG_DIAGNOSTIC_IDLE_STATUS_LSP_UNIT_IDLE		0x00001000
#define CM_CFG_DIAGNOSTIC_IDLE_STATUS_NALB_UNIT_IDLE		0x00002000
#define CM_CFG_DIAGNOSTIC_IDLE_STATUS_AP_UNIT_IDLE		0x00004000
#define CM_CFG_DIAGNOSTIC_IDLE_STATUS_DP_UNIT_IDLE		0x00008000
#define CM_CFG_DIAGNOSTIC_IDLE_STATUS_QED_UNIT_IDLE		0x00010000
#define CM_CFG_DIAGNOSTIC_IDLE_STATUS_DQED_UNIT_IDLE		0x00020000
#define CM_CFG_DIAGNOSTIC_IDLE_STATUS_AQED_UNIT_IDLE		0x00040000
#define CM_CFG_DIAGNOSTIC_IDLE_STATUS_SYS_UNIT_IDLE		0x00080000
#define CM_CFG_DIAGNOSTIC_IDLE_STATUS_RSVD1			0x00F00000
#define CM_CFG_DIAGNOSTIC_IDLE_STATUS_MSTR_CFG_RING_IDLE	0x01000000
#define CM_CFG_DIAGNOSTIC_IDLE_STATUS_MSTR_CFG_MSTR_IDLE	0x02000000
#define CM_CFG_DIAGNOSTIC_IDLE_STATUS_MSTR_FLR_CLKREQ_B		0x04000000
#define CM_CFG_DIAGNOSTIC_IDLE_STATUS_MSTR_PROC_IDLE		0x08000000
#define CM_CFG_DIAGNOSTIC_IDLE_STATUS_MSTR_PROC_IDLE_MASKED	0x10000000
#define CM_CFG_DIAGNOSTIC_IDLE_STATUS_RSVD0			0x60000000
#define CM_CFG_DIAGNOSTIC_IDLE_STATUS_DLB_FUNC_IDLE		0x80000000
#define CM_CFG_DIAGNOSTIC_IDLE_STATUS_CHP_PIPEIDLE_LOC		0
#define CM_CFG_DIAGNOSTIC_IDLE_STATUS_ROP_PIPEIDLE_LOC		1
#define CM_CFG_DIAGNOSTIC_IDLE_STATUS_LSP_PIPEIDLE_LOC		2
#define CM_CFG_DIAGNOSTIC_IDLE_STATUS_NALB_PIPEIDLE_LOC		3
#define CM_CFG_DIAGNOSTIC_IDLE_STATUS_AP_PIPEIDLE_LOC		4
#define CM_CFG_DIAGNOSTIC_IDLE_STATUS_DP_PIPEIDLE_LOC		5
#define CM_CFG_DIAGNOSTIC_IDLE_STATUS_QED_PIPEIDLE_LOC		6
#define CM_CFG_DIAGNOSTIC_IDLE_STATUS_DQED_PIPEIDLE_LOC		7
#define CM_CFG_DIAGNOSTIC_IDLE_STATUS_AQED_PIPEIDLE_LOC		8
#define CM_CFG_DIAGNOSTIC_IDLE_STATUS_SYS_PIPEIDLE_LOC		9
#define CM_CFG_DIAGNOSTIC_IDLE_STATUS_CHP_UNIT_IDLE_LOC		10
#define CM_CFG_DIAGNOSTIC_IDLE_STATUS_ROP_UNIT_IDLE_LOC		11
#define CM_CFG_DIAGNOSTIC_IDLE_STATUS_LSP_UNIT_IDLE_LOC		12
#define CM_CFG_DIAGNOSTIC_IDLE_STATUS_NALB_UNIT_IDLE_LOC	13
#define CM_CFG_DIAGNOSTIC_IDLE_STATUS_AP_UNIT_IDLE_LOC		14
#define CM_CFG_DIAGNOSTIC_IDLE_STATUS_DP_UNIT_IDLE_LOC		15
#define CM_CFG_DIAGNOSTIC_IDLE_STATUS_QED_UNIT_IDLE_LOC		16
#define CM_CFG_DIAGNOSTIC_IDLE_STATUS_DQED_UNIT_IDLE_LOC	17
#define CM_CFG_DIAGNOSTIC_IDLE_STATUS_AQED_UNIT_IDLE_LOC	18
#define CM_CFG_DIAGNOSTIC_IDLE_STATUS_SYS_UNIT_IDLE_LOC		19
#define CM_CFG_DIAGNOSTIC_IDLE_STATUS_RSVD1_LOC			20
#define CM_CFG_DIAGNOSTIC_IDLE_STATUS_MSTR_CFG_RING_IDLE_LOC	24
#define CM_CFG_DIAGNOSTIC_IDLE_STATUS_MSTR_CFG_MSTR_IDLE_LOC	25
#define CM_CFG_DIAGNOSTIC_IDLE_STATUS_MSTR_FLR_CLKREQ_B_LOC	26
#define CM_CFG_DIAGNOSTIC_IDLE_STATUS_MSTR_PROC_IDLE_LOC	27
#define CM_CFG_DIAGNOSTIC_IDLE_STATUS_MSTR_PROC_IDLE_MASKED_LOC	28
#define CM_CFG_DIAGNOSTIC_IDLE_STATUS_RSVD0_LOC			29
#define CM_CFG_DIAGNOSTIC_IDLE_STATUS_DLB_FUNC_IDLE_LOC		31

#define V2CM_CFG_PM_STATUS 0xb4000014
#define V2_5CM_CFG_PM_STATUS 0xa4000014
#define CM_CFG_PM_STATUS(ver) \
	(ver == DLB2_HW_V2 ? \
	 V2CM_CFG_PM_STATUS : \
	 V2_5CM_CFG_PM_STATUS)
#define CM_CFG_PM_STATUS_RST 0x100403e

#define CM_CFG_PM_STATUS_PROCHOT		0x00000001
#define CM_CFG_PM_STATUS_PGCB_DLB_IDLE		0x00000002
#define CM_CFG_PM_STATUS_PGCB_DLB_PG_RDY_ACK_B	0x00000004
#define CM_CFG_PM_STATUS_PMSM_PGCB_REQ_B	0x00000008
#define CM_CFG_PM_STATUS_PGBC_PMC_PG_REQ_B	0x00000010
#define CM_CFG_PM_STATUS_PMC_PGCB_PG_ACK_B	0x00000020
#define CM_CFG_PM_STATUS_PMC_PGCB_FET_EN_B	0x00000040
#define CM_CFG_PM_STATUS_PGCB_FET_EN_B		0x00000080
#define CM_CFG_PM_STATUS_RSVZ0			0x00000100
#define CM_CFG_PM_STATUS_RSVZ1			0x00000200
#define CM_CFG_PM_STATUS_FUSE_FORCE_ON		0x00000400
#define CM_CFG_PM_STATUS_FUSE_PROC_DISABLE	0x00000800
#define CM_CFG_PM_STATUS_RSVZ2			0x00001000
#define CM_CFG_PM_STATUS_RSVZ3			0x00002000
#define CM_CFG_PM_STATUS_PM_FSM_D0TOD3_OK	0x00004000
#define CM_CFG_PM_STATUS_PM_FSM_D3TOD0_OK	0x00008000
#define CM_CFG_PM_STATUS_DLB_IN_D3		0x00010000
#define CM_CFG_PM_STATUS_RSVZ4			0x00FE0000
#define CM_CFG_PM_STATUS_PMSM			0xFF000000
#define CM_CFG_PM_STATUS_PROCHOT_LOC			0
#define CM_CFG_PM_STATUS_PGCB_DLB_IDLE_LOC		1
#define CM_CFG_PM_STATUS_PGCB_DLB_PG_RDY_ACK_B_LOC	2
#define CM_CFG_PM_STATUS_PMSM_PGCB_REQ_B_LOC		3
#define CM_CFG_PM_STATUS_PGBC_PMC_PG_REQ_B_LOC		4
#define CM_CFG_PM_STATUS_PMC_PGCB_PG_ACK_B_LOC		5
#define CM_CFG_PM_STATUS_PMC_PGCB_FET_EN_B_LOC		6
#define CM_CFG_PM_STATUS_PGCB_FET_EN_B_LOC		7
#define CM_CFG_PM_STATUS_RSVZ0_LOC			8
#define CM_CFG_PM_STATUS_RSVZ1_LOC			9
#define CM_CFG_PM_STATUS_FUSE_FORCE_ON_LOC		10
#define CM_CFG_PM_STATUS_FUSE_PROC_DISABLE_LOC		11
#define CM_CFG_PM_STATUS_RSVZ2_LOC			12
#define CM_CFG_PM_STATUS_RSVZ3_LOC			13
#define CM_CFG_PM_STATUS_PM_FSM_D0TOD3_OK_LOC		14
#define CM_CFG_PM_STATUS_PM_FSM_D3TOD0_OK_LOC		15
#define CM_CFG_PM_STATUS_DLB_IN_D3_LOC			16
#define CM_CFG_PM_STATUS_RSVZ4_LOC			17
#define CM_CFG_PM_STATUS_PMSM_LOC			24

#define V2CM_CFG_PM_PMCSR_DISABLE 0xb4000018
#define V2_5CM_CFG_PM_PMCSR_DISABLE 0xa4000018
#define CM_CFG_PM_PMCSR_DISABLE(ver) \
	(ver == DLB2_HW_V2 ? \
	 V2CM_CFG_PM_PMCSR_DISABLE : \
	 V2_5CM_CFG_PM_PMCSR_DISABLE)
#define CM_CFG_PM_PMCSR_DISABLE_RST 0x1

#define CM_CFG_PM_PMCSR_DISABLE_DISABLE	0x00000001
#define CM_CFG_PM_PMCSR_DISABLE_RSVZ0	0xFFFFFFFE
#define CM_CFG_PM_PMCSR_DISABLE_DISABLE_LOC	0
#define CM_CFG_PM_PMCSR_DISABLE_RSVZ0_LOC	1

#define CM_CLK_ON_CNT_L 0xb400001c
#define CM_CLK_ON_CNT_L_RST 0x0

#define CM_CLK_ON_CNT_L_COUNT	0xFFFFFFFF
#define CM_CLK_ON_CNT_L_COUNT_LOC	0

#define CM_CLK_ON_CNT_H 0xb4000020
#define CM_CLK_ON_CNT_H_RST 0x0

#define CM_CLK_ON_CNT_H_COUNT	0xFFFFFFFF
#define CM_CLK_ON_CNT_H_COUNT_LOC	0

#define CM_PROC_ON_CNT_L 0xb4000024
#define CM_PROC_ON_CNT_L_RST 0x0

#define CM_PROC_ON_CNT_L_COUNT	0xFFFFFFFF
#define CM_PROC_ON_CNT_L_COUNT_LOC	0

#define CM_PROC_ON_CNT_H 0xb4000028
#define CM_PROC_ON_CNT_H_RST 0x0

#define CM_PROC_ON_CNT_H_COUNT	0xFFFFFFFF
#define CM_PROC_ON_CNT_H_COUNT_LOC	0

#define VF_VF2PF_MAILBOX_BYTES 256
#define VF_VF2PF_MAILBOX(x) \
	(0x1000 + (x) * 0x4)
#define VF_VF2PF_MAILBOX_RST 0x0

#define VF_VF2PF_MAILBOX_MSG	0xFFFFFFFF
#define VF_VF2PF_MAILBOX_MSG_LOC	0

#define VF_VF2PF_MAILBOX_ISR 0x1f00
#define VF_VF2PF_MAILBOX_ISR_RST 0x0
#define VF_SIOV_MBOX_ISR_TRIGGER 0x8000

#define VF_VF2PF_MAILBOX_ISR_ISR	0x00000001
#define VF_VF2PF_MAILBOX_ISR_RSVD0	0xFFFFFFFE
#define VF_VF2PF_MAILBOX_ISR_ISR_LOC	0
#define VF_VF2PF_MAILBOX_ISR_RSVD0_LOC	1

#define VF_PF2VF_MAILBOX_BYTES 64
#define VF_PF2VF_MAILBOX(x) \
	(0x2000 + (x) * 0x4)
#define VF_PF2VF_MAILBOX_RST 0x0

#define VF_PF2VF_MAILBOX_MSG	0xFFFFFFFF
#define VF_PF2VF_MAILBOX_MSG_LOC	0

#define VF_PF2VF_MAILBOX_ISR 0x2f00
#define VF_PF2VF_MAILBOX_ISR_RST 0x0

#define VF_PF2VF_MAILBOX_ISR_PF_ISR	0x00000001
#define VF_PF2VF_MAILBOX_ISR_RSVD0	0xFFFFFFFE
#define VF_PF2VF_MAILBOX_ISR_PF_ISR_LOC	0
#define VF_PF2VF_MAILBOX_ISR_RSVD0_LOC	1

#define VF_VF_MSI_ISR_PEND 0x2f10
#define VF_VF_MSI_ISR_PEND_RST 0x0

#define VF_VF_MSI_ISR_PEND_ISR_PEND	0xFFFFFFFF
#define VF_VF_MSI_ISR_PEND_ISR_PEND_LOC	0

#define VF_VF_RESET_IN_PROGRESS 0x3000
#define VF_VF_RESET_IN_PROGRESS_RST 0x1

#define VF_VF_RESET_IN_PROGRESS_RESET_IN_PROGRESS	0x00000001
#define VF_VF_RESET_IN_PROGRESS_RSVD0			0xFFFFFFFE
#define VF_VF_RESET_IN_PROGRESS_RESET_IN_PROGRESS_LOC	0
#define VF_VF_RESET_IN_PROGRESS_RSVD0_LOC		1

#define VF_VF_MSI_ISR 0x4000
#define VF_VF_MSI_ISR_RST 0x0

#define VF_VF_MSI_ISR_VF_MSI_ISR	0xFFFFFFFF
#define VF_VF_MSI_ISR_VF_MSI_ISR_LOC	0

#define SYS_TOTAL_CREDITS 0x10000100
#define SYS_TOTAL_CREDITS_RST 0x4000

#define SYS_TOTAL_CREDITS_TOTAL_CREDITS	0xFFFFFFFF
#define SYS_TOTAL_CREDITS_TOTAL_CREDITS_LOC	0

#define SYS_WB_DIR_CQ_STATE(x) \
	(0x11c00000 + (x) * 0x1000)
#define SYS_WB_DIR_CQ_STATE_RST 0x0

#define SYS_WB_DIR_CQ_STATE_WB0_V	0x00000001
#define SYS_WB_DIR_CQ_STATE_WB1_V	0x00000002
#define SYS_WB_DIR_CQ_STATE_WB2_V	0x00000004
#define SYS_WB_DIR_CQ_STATE_DIR_OPT	0x00000008
#define SYS_WB_DIR_CQ_STATE_CQ_OPT_CLR	0x00000010
#define SYS_WB_DIR_CQ_STATE_RSVD0	0xFFFFFFE0
#define SYS_WB_DIR_CQ_STATE_WB0_V_LOC		0
#define SYS_WB_DIR_CQ_STATE_WB1_V_LOC		1
#define SYS_WB_DIR_CQ_STATE_WB2_V_LOC		2
#define SYS_WB_DIR_CQ_STATE_DIR_OPT_LOC		3
#define SYS_WB_DIR_CQ_STATE_CQ_OPT_CLR_LOC	4
#define SYS_WB_DIR_CQ_STATE_RSVD0_LOC		5

#define SYS_WB_LDB_CQ_STATE(x) \
	(0x11d00000 + (x) * 0x1000)
#define SYS_WB_LDB_CQ_STATE_RST 0x0

#define SYS_WB_LDB_CQ_STATE_WB0_V	0x00000001
#define SYS_WB_LDB_CQ_STATE_WB1_V	0x00000002
#define SYS_WB_LDB_CQ_STATE_WB2_V	0x00000004
#define SYS_WB_LDB_CQ_STATE_RSVD1	0x00000008
#define SYS_WB_LDB_CQ_STATE_CQ_OPT_CLR	0x00000010
#define SYS_WB_LDB_CQ_STATE_RSVD0	0xFFFFFFE0
#define SYS_WB_LDB_CQ_STATE_WB0_V_LOC		0
#define SYS_WB_LDB_CQ_STATE_WB1_V_LOC		1
#define SYS_WB_LDB_CQ_STATE_WB2_V_LOC		2
#define SYS_WB_LDB_CQ_STATE_RSVD1_LOC		3
#define SYS_WB_LDB_CQ_STATE_CQ_OPT_CLR_LOC	4
#define SYS_WB_LDB_CQ_STATE_RSVD0_LOC		5

#define SYS_AI_CTRL(x) \
	(0x11e0000c + (x) * 0x10)
#define SYS_AI_CTRL_RST 0x0

#define SYS_AI_CTRL_IMS_MASK	0x00000001
#define SYS_AI_CTRL_IMS_PEND	0x00000002
#define SYS_AI_CTRL_RSVD0	0xFFFFFFFC
#define SYS_AI_CTRL_IMS_MASK_LOC	0
#define SYS_AI_CTRL_IMS_PEND_LOC	1
#define SYS_AI_CTRL_RSVD0_LOC		2

#define SYS_AI_DATA(x) \
	(0x11e00008 + (x) * 0x10)
#define SYS_AI_DATA_RST 0x0

#define SYS_AI_DATA_IMS_DATA	0xFFFFFFFF
#define SYS_AI_DATA_IMS_DATA_LOC	0

#define SYS_AI_ADDR_U(x) \
	(0x11e00004 + (x) * 0x10)
#define SYS_AI_ADDR_U_RST 0x0

#define SYS_AI_ADDR_U_IMS_ADDR_U	0xFFFFFFFF
#define SYS_AI_ADDR_U_IMS_ADDR_U_LOC	0

#define SYS_AI_ADDR_L(x) \
	(0x11e00000 + (x) * 0x10)
#define SYS_AI_ADDR_L_RST 0x0

#define SYS_AI_ADDR_L_RSVD0		0x00000003
#define SYS_AI_ADDR_L_IMS_ADDR_L	0xFFFFFFFC
#define SYS_AI_ADDR_L_RSVD0_LOC		0
#define SYS_AI_ADDR_L_IMS_ADDR_L_LOC	2

#define SYS_DIR_CQ_95_64_OCC_INT_STS 0x10000448
#define SYS_DIR_CQ_95_64_OCC_INT_STS_RST 0x0

#define SYS_DIR_CQ_95_64_OCC_INT_STS_CQ_64_OCC_INT	0x00000001
#define SYS_DIR_CQ_95_64_OCC_INT_STS_CQ_65_OCC_INT	0x00000002
#define SYS_DIR_CQ_95_64_OCC_INT_STS_CQ_66_OCC_INT	0x00000004
#define SYS_DIR_CQ_95_64_OCC_INT_STS_CQ_67_OCC_INT	0x00000008
#define SYS_DIR_CQ_95_64_OCC_INT_STS_CQ_68_OCC_INT	0x00000010
#define SYS_DIR_CQ_95_64_OCC_INT_STS_CQ_69_OCC_INT	0x00000020
#define SYS_DIR_CQ_95_64_OCC_INT_STS_CQ_70_OCC_INT	0x00000040
#define SYS_DIR_CQ_95_64_OCC_INT_STS_CQ_71_OCC_INT	0x00000080
#define SYS_DIR_CQ_95_64_OCC_INT_STS_CQ_72_OCC_INT	0x00000100
#define SYS_DIR_CQ_95_64_OCC_INT_STS_CQ_73_OCC_INT	0x00000200
#define SYS_DIR_CQ_95_64_OCC_INT_STS_CQ_74_OCC_INT	0x00000400
#define SYS_DIR_CQ_95_64_OCC_INT_STS_CQ_75_OCC_INT	0x00000800
#define SYS_DIR_CQ_95_64_OCC_INT_STS_CQ_76_OCC_INT	0x00001000
#define SYS_DIR_CQ_95_64_OCC_INT_STS_CQ_77_OCC_INT	0x00002000
#define SYS_DIR_CQ_95_64_OCC_INT_STS_CQ_78_OCC_INT	0x00004000
#define SYS_DIR_CQ_95_64_OCC_INT_STS_CQ_79_OCC_INT	0x00008000
#define SYS_DIR_CQ_95_64_OCC_INT_STS_CQ_80_OCC_INT	0x00010000
#define SYS_DIR_CQ_95_64_OCC_INT_STS_CQ_81_OCC_INT	0x00020000
#define SYS_DIR_CQ_95_64_OCC_INT_STS_CQ_82_OCC_INT	0x00040000
#define SYS_DIR_CQ_95_64_OCC_INT_STS_CQ_83_OCC_INT	0x00080000
#define SYS_DIR_CQ_95_64_OCC_INT_STS_CQ_84_OCC_INT	0x00100000
#define SYS_DIR_CQ_95_64_OCC_INT_STS_CQ_85_OCC_INT	0x00200000
#define SYS_DIR_CQ_95_64_OCC_INT_STS_CQ_86_OCC_INT	0x00400000
#define SYS_DIR_CQ_95_64_OCC_INT_STS_CQ_87_OCC_INT	0x00800000
#define SYS_DIR_CQ_95_64_OCC_INT_STS_CQ_88_OCC_INT	0x01000000
#define SYS_DIR_CQ_95_64_OCC_INT_STS_CQ_89_OCC_INT	0x02000000
#define SYS_DIR_CQ_95_64_OCC_INT_STS_CQ_90_OCC_INT	0x04000000
#define SYS_DIR_CQ_95_64_OCC_INT_STS_CQ_91_OCC_INT	0x08000000
#define SYS_DIR_CQ_95_64_OCC_INT_STS_CQ_92_OCC_INT	0x10000000
#define SYS_DIR_CQ_95_64_OCC_INT_STS_CQ_93_OCC_INT	0x20000000
#define SYS_DIR_CQ_95_64_OCC_INT_STS_CQ_94_OCC_INT	0x40000000
#define SYS_DIR_CQ_95_64_OCC_INT_STS_CQ_95_OCC_INT	0x80000000
#define SYS_DIR_CQ_95_64_OCC_INT_STS_CQ_64_OCC_INT_LOC	0
#define SYS_DIR_CQ_95_64_OCC_INT_STS_CQ_65_OCC_INT_LOC	1
#define SYS_DIR_CQ_95_64_OCC_INT_STS_CQ_66_OCC_INT_LOC	2
#define SYS_DIR_CQ_95_64_OCC_INT_STS_CQ_67_OCC_INT_LOC	3
#define SYS_DIR_CQ_95_64_OCC_INT_STS_CQ_68_OCC_INT_LOC	4
#define SYS_DIR_CQ_95_64_OCC_INT_STS_CQ_69_OCC_INT_LOC	5
#define SYS_DIR_CQ_95_64_OCC_INT_STS_CQ_70_OCC_INT_LOC	6
#define SYS_DIR_CQ_95_64_OCC_INT_STS_CQ_71_OCC_INT_LOC	7
#define SYS_DIR_CQ_95_64_OCC_INT_STS_CQ_72_OCC_INT_LOC	8
#define SYS_DIR_CQ_95_64_OCC_INT_STS_CQ_73_OCC_INT_LOC	9
#define SYS_DIR_CQ_95_64_OCC_INT_STS_CQ_74_OCC_INT_LOC	10
#define SYS_DIR_CQ_95_64_OCC_INT_STS_CQ_75_OCC_INT_LOC	11
#define SYS_DIR_CQ_95_64_OCC_INT_STS_CQ_76_OCC_INT_LOC	12
#define SYS_DIR_CQ_95_64_OCC_INT_STS_CQ_77_OCC_INT_LOC	13
#define SYS_DIR_CQ_95_64_OCC_INT_STS_CQ_78_OCC_INT_LOC	14
#define SYS_DIR_CQ_95_64_OCC_INT_STS_CQ_79_OCC_INT_LOC	15
#define SYS_DIR_CQ_95_64_OCC_INT_STS_CQ_80_OCC_INT_LOC	16
#define SYS_DIR_CQ_95_64_OCC_INT_STS_CQ_81_OCC_INT_LOC	17
#define SYS_DIR_CQ_95_64_OCC_INT_STS_CQ_82_OCC_INT_LOC	18
#define SYS_DIR_CQ_95_64_OCC_INT_STS_CQ_83_OCC_INT_LOC	19
#define SYS_DIR_CQ_95_64_OCC_INT_STS_CQ_84_OCC_INT_LOC	20
#define SYS_DIR_CQ_95_64_OCC_INT_STS_CQ_85_OCC_INT_LOC	21
#define SYS_DIR_CQ_95_64_OCC_INT_STS_CQ_86_OCC_INT_LOC	22
#define SYS_DIR_CQ_95_64_OCC_INT_STS_CQ_87_OCC_INT_LOC	23
#define SYS_DIR_CQ_95_64_OCC_INT_STS_CQ_88_OCC_INT_LOC	24
#define SYS_DIR_CQ_95_64_OCC_INT_STS_CQ_89_OCC_INT_LOC	25
#define SYS_DIR_CQ_95_64_OCC_INT_STS_CQ_90_OCC_INT_LOC	26
#define SYS_DIR_CQ_95_64_OCC_INT_STS_CQ_91_OCC_INT_LOC	27
#define SYS_DIR_CQ_95_64_OCC_INT_STS_CQ_92_OCC_INT_LOC	28
#define SYS_DIR_CQ_95_64_OCC_INT_STS_CQ_93_OCC_INT_LOC	29
#define SYS_DIR_CQ_95_64_OCC_INT_STS_CQ_94_OCC_INT_LOC	30
#define SYS_DIR_CQ_95_64_OCC_INT_STS_CQ_95_OCC_INT_LOC	31

#define CHP_CFG_VAS_CRD(x) \
	(0x40000000 + (x) * 0x1000)
#define CHP_CFG_VAS_CRD_RST 0x0

#define CHP_CFG_VAS_CRD_COUNT	0x00007FFF
#define CHP_CFG_VAS_CRD_RSVD0	0xFFFF8000
#define CHP_CFG_VAS_CRD_COUNT_LOC	0
#define CHP_CFG_VAS_CRD_RSVD0_LOC	15

#define CHP_DIR_CQ_INTR_ARMED2 0x44000054
#define CHP_DIR_CQ_INTR_ARMED2_RST 0x0

#define CHP_DIR_CQ_INTR_ARMED2_ARMED	0xFFFFFFFF
#define CHP_DIR_CQ_INTR_ARMED2_ARMED_LOC	0

#define CHP_CFG_DIR_WDTO_2 0x44000094
#define CHP_CFG_DIR_WDTO_2_RST 0x0

#define CHP_CFG_DIR_WDTO_2_WDTO	0xFFFFFFFF
#define CHP_CFG_DIR_WDTO_2_WDTO_LOC	0

#define CHP_CFG_DIR_WD_DISABLE2 0x440000ac
#define CHP_CFG_DIR_WD_DISABLE2_RST 0xffffffff

#define CHP_CFG_DIR_WD_DISABLE2_WD_DISABLE	0xFFFFFFFF
#define CHP_CFG_DIR_WD_DISABLE2_WD_DISABLE_LOC	0

#define LSP_CQ_LDB_INFL_THRESH(x) \
	(0x90580000 + (x) * 0x1000)
#define LSP_CQ_LDB_INFL_THRESH_RST 0x0

#define LSP_CQ_LDB_INFL_THRESH_THRESH	0x00000FFF
#define LSP_CQ_LDB_INFL_THRESH_RSVD0	0xFFFFF000
#define LSP_CQ_LDB_INFL_THRESH_THRESH_LOC	0
#define LSP_CQ_LDB_INFL_THRESH_RSVD0_LOC	12

#define LSP_CFG_CQ_LDB_WU_LIMIT(x) \
	(0x90b00000 + (x) * 0x1000)
#define LSP_CFG_CQ_LDB_WU_LIMIT_RST 0x0

#define LSP_CFG_CQ_LDB_WU_LIMIT_LIMIT	0x00007FFF
#define LSP_CFG_CQ_LDB_WU_LIMIT_V	0x00008000
#define LSP_CFG_CQ_LDB_WU_LIMIT_RSVD0	0xFFFF0000
#define LSP_CFG_CQ_LDB_WU_LIMIT_LIMIT_LOC	0
#define LSP_CFG_CQ_LDB_WU_LIMIT_V_LOC		15
#define LSP_CFG_CQ_LDB_WU_LIMIT_RSVD0_LOC	16

#endif /* __DLB2_REGS_H */
