/* SPDX-License-Identifier:	GPL-2.0+ */

#ifndef _SYS_MMC_H_
#define _SYS_MMC_H_

#include <io.h>
#include <stdarg.h>
#include <stdbool.h>
#include <stddef.h>
#include <stdint.h>
#include <types.h>

#ifdef __cplusplus
extern "C" {
#endif// __cplusplus

enum {
    SD_VERSION_SD = 0x20000,
    SD_VERSION_3 = (SD_VERSION_SD | 0x300),
    SD_VERSION_2 = (SD_VERSION_SD | 0x200),
    SD_VERSION_1_0 = (SD_VERSION_SD | 0x100),
    SD_VERSION_1_10 = (SD_VERSION_SD | 0x10a),

    MMC_VERSION_MMC = 0x10000,
    MMC_VERSION_UNKNOWN = (MMC_VERSION_MMC),
    MMC_VERSION_1_2 = (MMC_VERSION_MMC | 0x102),
    MMC_VERSION_1_4 = (MMC_VERSION_MMC | 0x104),
    MMC_VERSION_2_2 = (MMC_VERSION_MMC | 0x202),
    MMC_VERSION_3 = (MMC_VERSION_MMC | 0x300),
    MMC_VERSION_4 = (MMC_VERSION_MMC | 0x400),
    MMC_VERSION_4_1 = (MMC_VERSION_MMC | 0x401),
    MMC_VERSION_4_2 = (MMC_VERSION_MMC | 0x402),
    MMC_VERSION_4_3 = (MMC_VERSION_MMC | 0x403),
    MMC_VERSION_4_41 = (MMC_VERSION_MMC | 0x429),
    MMC_VERSION_4_5 = (MMC_VERSION_MMC | 0x405),
    MMC_VERSION_5_0 = (MMC_VERSION_MMC | 0x500),
    MMC_VERSION_5_1 = (MMC_VERSION_MMC | 0x501),
};

#define MMC_MODE_HS (1 << 0)       /* can run at 26MHz -- DS26_SDR12 */
#define MMC_MODE_HS_52MHz (1 << 1) /* can run at 52MHz with SDR mode -- HSSDR52_SDR25 */
#define MMC_MODE_4BIT (1 << 2)
#define MMC_MODE_8BIT (1 << 3)
#define MMC_MODE_SPI (1 << 4)
#define MMC_MODE_HC (1 << 5)
#define MMC_MODE_DDR_52MHz (1 << 6) /* can run at 52Mhz with DDR mode -- HSDDR52_DDR50 */
#define MMC_MODE_HS200 (1 << 7)     /* can run at 200/208MHz with SDR mode -- HS200_SDR104 */
#define MMC_MODE_HS400 (1 << 8)     /* can run at 200MHz with DDR mode -- HS400 */

#define SD_DATA_4BIT 0x00040000

#define MMC_DATA_READ (1U << 0)
#define MMC_DATA_WRITE (1U << 1)

#define MMC_CMD_MANUAL 1//add by sunxi.not sent stop when read/write multi block,and sent stop when sent cmd12

#define NO_CARD_ERR -16  /* No SD/MMC card inserted */
#define UNUSABLE_ERR -17 /* Unusable Card */
#define COMM_ERR -18     /* Communications Error */
#define TIMEOUT -19

#define MMC_CMD_GO_IDLE_STATE 0
#define MMC_CMD_SEND_OP_COND 1
#define MMC_CMD_ALL_SEND_CID 2
#define MMC_CMD_SET_RELATIVE_ADDR 3
#define MMC_CMD_SET_DSR 4
#define MMC_CMD_SWITCH 6
#define MMC_CMD_SELECT_CARD 7
#define MMC_CMD_SEND_EXT_CSD 8
#define MMC_CMD_SEND_CSD 9
#define MMC_CMD_SEND_CID 10
#define MMC_CMD_STOP_TRANSMISSION 12
#define MMC_CMD_SEND_STATUS 13
#define MMC_CMD_SET_BLOCKLEN 16
#define MMC_CMD_READ_SINGLE_BLOCK 17
#define MMC_CMD_READ_MULTIPLE_BLOCK 18
#define MMC_CMD_WRITE_SINGLE_BLOCK 24
#define MMC_CMD_WRITE_MULTIPLE_BLOCK 25
#define MMC_CMD_ERASE_GROUP_START 35
#define MMC_CMD_ERASE_GROUP_END 36
#define MMC_CMD_ERASE 38
#define MMC_CMD_APP_CMD 55
#define MMC_CMD_SPI_READ_OCR 58
#define MMC_CMD_SPI_CRC_ON_OFF 59

#define SD_CMD_SEND_RELATIVE_ADDR 3
#define SD_CMD_SWITCH_FUNC 6
#define SD_CMD_SEND_IF_COND 8

#define SD_CMD_APP_SET_BUS_WIDTH 6
#define SD_CMD_ERASE_WR_BLK_START 32
#define SD_CMD_ERASE_WR_BLK_END 33
#define SD_CMD_APP_SEND_OP_COND 41
#define SD_CMD_APP_SEND_SCR 51

/* SCR definitions in different words */
#define SD_HIGHSPEED_BUSY 0x00020000
#define SD_HIGHSPEED_SUPPORTED 0x00020000

#define MMC_HS_TIMING 0x00000100
#define MMC_HS_52MHZ 0x2
#define MMC_DDR_52MHZ 0x4

#define OCR_BUSY 0x80000000
#define OCR_HCS 0x40000000
#define OCR_VOLTAGE_MASK 0x007FFF80
#define OCR_ACCESS_MODE 0x60000000

#define SECURE_ERASE 0x80000000

#define MMC_STATUS_MASK (~0x0206BF7F)
#define MMC_STATUS_RDY_FOR_DATA (1 << 8)
#define MMC_STATUS_CURR_STATE (0xf << 9)
#define MMC_STATUS_ERROR (1 << 19)

#define MMC_VDD_165_195 0x00000080 /* VDD voltage 1.65 - 1.95 */
#define MMC_VDD_20_21 0x00000100   /* VDD voltage 2.0 ~ 2.1 */
#define MMC_VDD_21_22 0x00000200   /* VDD voltage 2.1 ~ 2.2 */
#define MMC_VDD_22_23 0x00000400   /* VDD voltage 2.2 ~ 2.3 */
#define MMC_VDD_23_24 0x00000800   /* VDD voltage 2.3 ~ 2.4 */
#define MMC_VDD_24_25 0x00001000   /* VDD voltage 2.4 ~ 2.5 */
#define MMC_VDD_25_26 0x00002000   /* VDD voltage 2.5 ~ 2.6 */
#define MMC_VDD_26_27 0x00004000   /* VDD voltage 2.6 ~ 2.7 */
#define MMC_VDD_27_28 0x00008000   /* VDD voltage 2.7 ~ 2.8 */
#define MMC_VDD_28_29 0x00010000   /* VDD voltage 2.8 ~ 2.9 */
#define MMC_VDD_29_30 0x00020000   /* VDD voltage 2.9 ~ 3.0 */
#define MMC_VDD_30_31 0x00040000   /* VDD voltage 3.0 ~ 3.1 */
#define MMC_VDD_31_32 0x00080000   /* VDD voltage 3.1 ~ 3.2 */
#define MMC_VDD_32_33 0x00100000   /* VDD voltage 3.2 ~ 3.3 */
#define MMC_VDD_33_34 0x00200000   /* VDD voltage 3.3 ~ 3.4 */
#define MMC_VDD_34_35 0x00400000   /* VDD voltage 3.4 ~ 3.5 */
#define MMC_VDD_35_36 0x00800000   /* VDD voltage 3.5 ~ 3.6 */

#define MMC_SWITCH_MODE_CMD_SET 0x00    /* Change the command set */
#define MMC_SWITCH_MODE_SET_BITS 0x01   /* Set bits in EXT_CSD byte addressed by index which are 1 in value field */
#define MMC_SWITCH_MODE_CLEAR_BITS 0x02 /* Clear bits in EXT_CSD byte addressed by index, which are 1 in value field */
#define MMC_SWITCH_MODE_WRITE_BYTE 0x03 /* Set target byte to value */

#define SD_SWITCH_CHECK 0
#define SD_SWITCH_SWITCH 1

/*
 * EXT_CSD fields
 */
#define EXT_CSD_CMDQ_MODE_EN 15                 /* R/W */
#define EXT_CSD_FLUSH_CACHE 32                  /* W */
#define EXT_CSD_CACHE_CTRL 33                   /* R/W */
#define EXT_CSD_POWER_OFF_NOTIFICATION 34       /* R/W */
#define EXT_CSD_PACKED_FAILURE_INDEX 35         /* RO */
#define EXT_CSD_PACKED_CMD_STATUS 36            /* RO */
#define EXT_CSD_EXP_EVENTS_STATUS 54            /* RO, 2 bytes */
#define EXT_CSD_EXP_EVENTS_CTRL 56              /* R/W, 2 bytes */
#define EXT_CSD_DATA_SECTOR_SIZE 61             /* R */
#define EXT_CSD_GP_SIZE_MULT 143                /* R/W */
#define EXT_CSD_PARTITION_SETTING_COMPLETED 155 /* R/W */
#define EXT_CSD_PARTITION_ATTRIBUTE 156         /* R/W */
#define EXT_CSD_PARTITION_SUPPORT 160           /* RO */
#define EXT_CSD_HPI_MGMT 161                    /* R/W */
#define EXT_CSD_RST_N_FUNCTION 162              /* R/W */
#define EXT_CSD_BKOPS_EN 163                    /* R/W */
#define EXT_CSD_BKOPS_START 164                 /* W */
#define EXT_CSD_SANITIZE_START 165              /* W */
#define EXT_CSD_WR_REL_PARAM 166                /* RO */
#define EXT_CSD_RPMB_MULT 168                   /* RO */
#define EXT_CSD_FW_CONFIG 169                   /* R/W */
#define EXT_CSD_BOOT_WP 173                     /* R/W */
#define EXT_CSD_ERASE_GROUP_DEF 175             /* R/W */
#define EXT_CSD_PART_CONFIG 179                 /* R/W */
#define EXT_CSD_ERASED_MEM_CONT 181             /* RO */
#define EXT_CSD_BUS_WIDTH 183                   /* R/W */
#define EXT_CSD_STROBE_SUPPORT 184              /* RO */
#define EXT_CSD_HS_TIMING 185                   /* R/W */
#define EXT_CSD_POWER_CLASS 187                 /* R/W */
#define EXT_CSD_REV 192                         /* RO */
#define EXT_CSD_STRUCTURE 194                   /* RO */
#define EXT_CSD_CARD_TYPE 196                   /* RO */
#define EXT_CSD_DRIVER_STRENGTH 197             /* RO */
#define EXT_CSD_OUT_OF_INTERRUPT_TIME 198       /* RO */
#define EXT_CSD_PART_SWITCH_TIME 199            /* RO */
#define EXT_CSD_PWR_CL_52_195 200               /* RO */
#define EXT_CSD_PWR_CL_26_195 201               /* RO */
#define EXT_CSD_PWR_CL_52_360 202               /* RO */
#define EXT_CSD_PWR_CL_26_360 203               /* RO */
#define EXT_CSD_SEC_CNT 212                     /* RO, 4 bytes */
#define EXT_CSD_S_A_TIMEOUT 217                 /* RO */
#define EXT_CSD_REL_WR_SEC_C 222                /* RO */
#define EXT_CSD_HC_WP_GRP_SIZE 221              /* RO */
#define EXT_CSD_ERASE_TIMEOUT_MULT 223          /* RO */
#define EXT_CSD_HC_ERASE_GRP_SIZE 224           /* RO */
#define EXT_CSD_BOOT_MULT 226                   /* RO */
#define EXT_CSD_SEC_TRIM_MULT 229               /* RO */
#define EXT_CSD_SEC_ERASE_MULT 230              /* RO */
#define EXT_CSD_SEC_FEATURE_SUPPORT 231         /* RO */
#define EXT_CSD_TRIM_MULT 232                   /* RO */
#define EXT_CSD_PWR_CL_200_195 236              /* RO */
#define EXT_CSD_PWR_CL_200_360 237              /* RO */
#define EXT_CSD_PWR_CL_DDR_52_195 238           /* RO */
#define EXT_CSD_PWR_CL_DDR_52_360 239           /* RO */
#define EXT_CSD_BKOPS_STATUS 246                /* RO */
#define EXT_CSD_POWER_OFF_LONG_TIME 247         /* RO */
#define EXT_CSD_GENERIC_CMD6_TIME 248           /* RO */
#define EXT_CSD_CACHE_SIZE 249                  /* RO, 4 bytes */
#define EXT_CSD_PWR_CL_DDR_200_360 253          /* RO */
#define EXT_CSD_FIRMWARE_VERSION 254            /* RO, 8 bytes */
#define EXT_CSD_PRE_EOL_INFO 267                /* RO */
#define EXT_CSD_DEVICE_LIFE_TIME_EST_TYP_A 268  /* RO */
#define EXT_CSD_DEVICE_LIFE_TIME_EST_TYP_B 269  /* RO */
#define EXT_CSD_CMDQ_DEPTH 307                  /* RO */
#define EXT_CSD_CMDQ_SUPPORT 308                /* RO */
#define EXT_CSD_SUPPORTED_MODE 493              /* RO */
#define EXT_CSD_TAG_UNIT_SIZE 498               /* RO */
#define EXT_CSD_DATA_TAG_SUPPORT 499            /* RO */
#define EXT_CSD_MAX_PACKED_WRITES 500           /* RO */
#define EXT_CSD_MAX_PACKED_READS 501            /* RO */
#define EXT_CSD_BKOPS_SUPPORT 502               /* RO */
#define EXT_CSD_HPI_FEATURES 503

/*
 * EXT_CSD field definitions
 */
#define EXT_CSD_CMD_SET_NORMAL (1 << 0)
#define EXT_CSD_CMD_SET_SECURE (1 << 1)
#define EXT_CSD_CMD_SET_CPSECURE (1 << 2)

/* -- EXT_CSD[196] DEVICE_TYPE */
#define EXT_CSD_CARD_TYPE_HS_26 (1 << 0) /* Card can run at 26MHz */
#define EXT_CSD_CARD_TYPE_HS_52 (1 << 1) /* Card can run at 52MHz */
#define EXT_CSD_CARD_TYPE_HS (EXT_CSD_CARD_TYPE_HS_26 | EXT_CSD_CARD_TYPE_HS_52)
#define EXT_CSD_CARD_TYPE_DDR_1_8V (1 << 2) /* Card can run at 52MHz */ /* DDR mode @1.8V or 3V I/O */
#define EXT_CSD_CARD_TYPE_DDR_1_2V (1 << 3) /* Card can run at 52MHz */ /* DDR mode @1.2V I/O */
#define EXT_CSD_CARD_TYPE_DDR_52 (EXT_CSD_CARD_TYPE_DDR_1_8V | EXT_CSD_CARD_TYPE_DDR_1_2V)
#define EXT_CSD_CARD_TYPE_HS200_1_8V (1 << 4)                              /* Card can run at 200MHz */
#define EXT_CSD_CARD_TYPE_HS200_1_2V (1 << 5) /* Card can run at 200MHz */ /* SDR mode @1.2V I/O */
#define EXT_CSD_CARD_TYPE_HS200 (EXT_CSD_CARD_TYPE_HS200_1_8V | EXT_CSD_CARD_TYPE_HS200_1_2V)
#define EXT_CSD_CARD_TYPE_HS400_1_8V (1 << 6) /* Card can run at 200MHz DDR, 1.8V */
#define EXT_CSD_CARD_TYPE_HS400_1_2V (1 << 7) /* Card can run at 200MHz DDR, 1.2V */
#define EXT_CSD_CARD_TYPE_HS400 (EXT_CSD_CARD_TYPE_HS400_1_8V | EXT_CSD_CARD_TYPE_HS400_1_2V)

/* -- EXT_CSD[183] BUS_WIDTH */
#define EXT_CSD_BUS_WIDTH_1 0 /* Card is in 1 bit mode */
#define EXT_CSD_BUS_WIDTH_4 1 /* Card is in 4 bit mode */
#define EXT_CSD_BUS_WIDTH_8 2 /* Card is in 8 bit mode */
#define EXT_CSD_BUS_DDR_4 5   /* Card is in 4 bit ddr mode */
#define EXT_CSD_BUS_DDR_8 6   /* Card is in 8 bit ddr mode */

/* -- EXT_CSD[185] HS_TIMING */
#define EXT_CSD_TIMING_BC 0    /* Backwards compatibility */
#define EXT_CSD_TIMING_HS 1    /* High speed */
#define EXT_CSD_TIMING_HS200 2 /* HS200 */
#define EXT_CSD_TIMING_HS400 3 /* HS400 */

#define R1_ILLEGAL_COMMAND (1 << 22)
#define R1_APP_CMD (1 << 5)

#define MMC_RSP_PRESENT (1 << 0)
#define MMC_RSP_136 (1 << 1)    /* 136 bit response */
#define MMC_RSP_CRC (1 << 2)    /* expect valid crc */
#define MMC_RSP_BUSY (1 << 3)   /* card may send busy */
#define MMC_RSP_OPCODE (1 << 4) /* response contains opcode */

#define MMC_RSP_NONE (0)
#define MMC_RSP_R1 (MMC_RSP_PRESENT | MMC_RSP_CRC | MMC_RSP_OPCODE)
#define MMC_RSP_R1b (MMC_RSP_PRESENT | MMC_RSP_CRC | MMC_RSP_OPCODE | \
                     MMC_RSP_BUSY)
#define MMC_RSP_R2 (MMC_RSP_PRESENT | MMC_RSP_136 | MMC_RSP_CRC)
#define MMC_RSP_R3 (MMC_RSP_PRESENT)
#define MMC_RSP_R4 (MMC_RSP_PRESENT)
#define MMC_RSP_R5 (MMC_RSP_PRESENT | MMC_RSP_CRC | MMC_RSP_OPCODE)
#define MMC_RSP_R6 (MMC_RSP_PRESENT | MMC_RSP_CRC | MMC_RSP_OPCODE)
#define MMC_RSP_R7 (MMC_RSP_PRESENT | MMC_RSP_CRC | MMC_RSP_OPCODE)

#define MMCPART_NOAVAILABLE (0xff)
#define PART_ACCESS_MASK (0x7)
#define PART_SUPPORT (0x1)

#define be32_to_cpu(x) ((0x000000ff & ((x) >> 24)) | (0x0000ff00 & ((x) >> 8)) | (0x00ff0000 & ((x) << 8)) | (0xff000000 & ((x) << 24)))

typedef enum {
    MMC_DS26_SDR12 = 0,
    MMC_HSSDR52_SDR25 = 1,
    MMC_HSDDR52_DDR50 = 2,
    MMC_HS200_SDR104 = 3,
    MMC_HS400 = 4,
    MMC_MAX_SPD_MD_NUM = 5,
} sdhci_speed_mode_t;

typedef enum {
    MMC_CLK_400K = 0,
    MMC_CLK_25M = 1,
    MMC_CLK_50M = 2,
    MMC_CLK_100M = 3,
    MMC_CLK_150M = 4,
    MMC_CLK_200M = 5,
    MMC_MAX_CLK_FREQ_NUM = 8,
} sdhci_freq_point_t;

/*
 *	timing mode
 *	1: output and input are both based on phase
 *	3: output is based on phase, input is based on delay chain
 *	4: output is based on phase, input is based on delay chain.
 *	    it also support to use delay chain on data strobe signal.
 */
typedef enum {
    MMC_TIMING_MODE_1 = 1,
    MMC_TIMING_MODE_3 = 3,
    MMC_TIMING_MODE_4 = 4,
} sdhci_timing_mode;

#define SUNXI_MMC_1X_2X_MODE_CONTROL_REG (0x03000024)

typedef struct tune_sdly {
    uint32_t tm4_smx_fx[12];
} tune_sdly_t;

typedef struct mmc_cmd {
    uint32_t cmdidx;
    uint32_t resp_type;
    uint32_t cmdarg;
    uint32_t response[4];
    uint32_t flags;
} mmc_cmd_t;

typedef struct mmc_data {
    union {
        char *dest;
        const char *src;
    } b;
    uint32_t flags;
    uint32_t blocks;
    uint32_t blocksize;
} mmc_data_t;

typedef struct mmc {
    uint32_t voltages;
    uint32_t version;
    uint32_t bus_width;
    uint32_t f_min;
    uint32_t f_max;
    uint32_t f_max_ddr;
    int high_capacity;
    uint32_t clock;
    uint32_t card_caps;
    uint32_t host_caps;
    uint32_t ocr;
    uint32_t scr[2];
    uint32_t csd[4];
    uint32_t cid[4];
    uint32_t rca;
    uint32_t part_config;
    uint32_t part_num;
    uint32_t tran_speed;
    uint32_t read_bl_len;
    uint32_t write_bl_len;
    uint32_t erase_grp_size;
    uint64_t capacity;
    tune_sdly_t tune_sdly;
    uint32_t b_max;
    uint32_t lba;         /* number of blocks */
    uint32_t blksz;       /* block size */
    char revision[8 + 8]; /* CID:  PRV */
    uint32_t speed_mode;
} mmc_t;


/**
 * @brief Initializes the SD/MMC host controller and attached card.
 *
 * This function initializes the specified SD/MMC host controller and the
 * attached SD/MMC card. It initializes the host controller core, sets the
 * bus width and clock speed, resets the card, and initializes the card
 * based on its type (SD or eMMC). Finally, it probes the card to retrieve
 * card-specific data.
 *
 * @param sdhci_hdl Pointer to the SD/MMC host controller structure.
 * @return 0 on success, or an error code if an error occurred during initialization.
 */
int sunxi_mmc_init(void *sdhci_hdl);

/**
 * @brief Read blocks from the Sunxi MMC block device
 *
 * This function reads a specified number of blocks from the Sunxi MMC block device
 * and stores the data into the destination buffer.
 *
 * @param sdhci     Pointer to the Sunxi SD Host Controller instance
 * @param dst       Pointer to the destination buffer where the read data will be stored
 * @param start     The starting block number to read from
 * @param blkcnt    The number of blocks to read
 *
 * @return          Returns 0 on success, or an error code if the operation fails
 */
uint32_t sunxi_mmc_blk_read(void *sdhci, void *dst, uint32_t start, uint32_t blkcnt);

/**
 * @brief Writes blocks of data to the MMC device using the specified SDHCI instance.
 *
 * This function writes a specified number of blocks to the MMC (MultiMediaCard) device
 * associated with the given SDHCI (SD Host Controller Interface) instance. It serves as a
 * wrapper around the sunxi_mmc_write_blocks function, providing a simplified interface for
 * block data write operations.
 *
 * @param[in] sdhci A pointer to the SDHCI instance.
 * @param[in] dst A pointer to the destination buffer from which data will be written to the MMC.
 * @param[in] start The starting block number where the data writing begins.
 * @param[in] blkcnt The number of blocks to write.
 *
 * @return The number of blocks successfully written, or 0 if writing failed.
 */
uint32_t sunxi_mmc_blk_write(void *sdhci, void *dst, uint32_t start, uint32_t blkcnt);

#ifdef __cplusplus
}
#endif// __cplusplus

#endif// _SYS_MMC_H_