$date
	Sat Oct 22 20:12:54 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#422089
b10100 !
1"
#422090
b10100 &
b10100 %
1$
#422091
0"
#422094
b1010 &
b1010 %
#422098
b101 &
b101 %
#422102
b10000 &
b10000 %
#422106
b1000 &
b1000 %
#422110
b100 &
b100 %
#422114
b10 &
b10 %
#422118
b1 &
1#
b1 %
#422122
b0 &
b0 %
0#
0$
#1469253
b10110 !
1"
#1469254
b10110 &
b10110 %
1$
#1469255
0"
#1469258
b1011 &
b1011 %
#1469262
b100010 &
b100010 %
#1469266
b10001 &
b10001 %
#1469270
b110100 &
b110100 %
#1469274
b11010 &
b11010 %
#1469278
b1101 &
b1101 %
#1469282
b101000 &
b101000 %
#1469286
b10100 &
b10100 %
#1469290
b1010 &
b1010 %
#1469294
b101 &
b101 %
#1469298
b10000 &
b10000 %
#1469302
b1000 &
b1000 %
#1469306
b100 &
b100 %
#1469310
b10 &
b10 %
#1469314
b1 &
b1 %
1#
#1469318
b0 &
0#
b0 %
0$
#2446079
b1101 !
1"
#2446082
b1101 &
b1101 %
1$
#2446083
0"
#2446086
b101000 &
b101000 %
#2446090
b10100 &
b10100 %
#2446094
b1010 &
b1010 %
#2446098
b101 &
b101 %
#2446102
b10000 &
b10000 %
#2446106
b1000 &
b1000 %
#2446110
b100 &
b100 %
#2446114
b10 &
b10 %
#2446118
b1 &
1#
b1 %
#2446122
b0 &
b0 %
0#
0$
#4500012
