<!DOCTYPE html>
<html lang="en">
<head>
    <meta charset="UTF-8">
    <meta name="viewport" content="width=device-width, initial-scale=1.0">
    <title>LayerNorm: Memory Streaming & HPC Optimization</title>
    <style>
        :root {
            --c-blue: #3498db;
            --c-green: #2ecc71;
            --c-orange: #f39c12;
            --c-red: #e74c3c;
            --c-purple: #9b59b6;
            --c-dark: #2c3e50;
            --c-yellow: #f1c40f;
        }

        body {
            font-family: 'Segoe UI', Tahoma, Geneva, Verdana, sans-serif;
            background: linear-gradient(135deg, #1a1a1a 0%, #2d2d2d 100%);
            color: #fff;
            margin: 0;
            padding: 20px;
            line-height: 1.6;
        }

        .container {
            max-width: 1600px;
            margin: 0 auto;
        }

        h1 {
            text-align: center;
            color: var(--c-green);
            font-size: 2.5em;
            margin-bottom: 30px;
            text-shadow: 2px 2px 4px rgba(0,0,0,0.5);
        }

        h2 {
            color: var(--c-blue);
            font-size: 1.8em;
            margin: 40px 0 20px 0;
            text-align: center;
        }

        .section {
            background: rgba(255,255,255,0.05);
            border-radius: 15px;
            padding: 30px;
            margin: 30px 0;
            border: 1px solid rgba(255,255,255,0.1);
        }

        .svg-container {
            text-align: center;
            margin: 20px 0;
        }

        .viz-svg {
            width: 100%;
            max-width: 1400px;
            height: auto;
            border-radius: 10px;
            border: 2px solid rgba(255,255,255,0.1);
        }

        .svg-text {
            fill: #fff;
            text-anchor: middle;
            dominant-baseline: middle;
            font-family: 'Courier New', monospace;
            font-weight: bold;
        }

        .svg-label {
            fill: #fff;
            text-anchor: middle;
            dominant-baseline: middle;
            font-family: 'Segoe UI', sans-serif;
            font-weight: bold;
        }

        .svg-desc {
            fill: #ccc;
            text-anchor: middle;
            dominant-baseline: middle;
            font-family: 'Segoe UI', sans-serif;
        }

        .code-block {
            background: #1e1e1e;
            border-radius: 10px;
            padding: 20px;
            margin: 20px 0;
            font-family: 'Courier New', monospace;
            font-size: 0.9em;
            overflow-x: auto;
            border-left: 4px solid var(--c-green);
        }

        .highlight {
            color: var(--c-yellow);
            font-weight: bold;
        }

        .performance-box {
            background: rgba(46, 204, 113, 0.1);
            border: 2px solid var(--c-green);
            border-radius: 10px;
            padding: 20px;
            margin: 20px 0;
        }

        .trade-off-grid {
            display: grid;
            grid-template-columns: 1fr 1fr;
            gap: 20px;
            margin: 20px 0;
        }

        .trade-off-box {
            background: rgba(255,255,255,0.05);
            border-radius: 10px;
            padding: 20px;
            border: 2px solid;
        }

        .trade-off-store {
            border-color: var(--c-blue);
        }

        .trade-off-recompute {
            border-color: var(--c-orange);
        }
    </style>
</head>
<body>
    <div class="container">
        <h1>LayerNorm: Memory Streaming & HPC Optimization</h1>
        
        <div class="section">
            <h2>Simplified Streaming with B=1: Forward + Backward Pass</h2>
            <div class="svg-container">
                <svg class="viz-svg" viewBox="0 0 1600 800" style="background-color: #1a1a1a;">
                    <defs>
                        <marker id="arrowhead" markerWidth="8" markerHeight="6" refX="0" refY="3" orient="auto">
                            <polygon points="0 0, 8 3, 0 6" fill="#FFF"/>
                        </marker>
                        <marker id="arrowhead-blue" markerWidth="8" markerHeight="6" refX="0" refY="3" orient="auto">
                            <polygon points="0 0, 8 3, 0 6" fill="#3498db"/>
                        </marker>
                        <marker id="arrowhead-green" markerWidth="8" markerHeight="6" refX="0" refY="3" orient="auto">
                            <polygon points="0 0, 8 3, 0 6" fill="#2ecc71"/>
                        </marker>
                        <marker id="arrowhead-red" markerWidth="8" markerHeight="6" refX="0" refY="3" orient="auto">
                            <polygon points="0 0, 8 3, 0 6" fill="#e74c3c"/>
                        </marker>
                    </defs>
                    
                    <!-- Title -->
                    <text x="800" y="30" class="svg-label" font-size="18">LayerNorm B=1 Optimization: Simplified Memory Access</text>
                    
                    <!-- Memory Hierarchy -->
                    <rect x="50" y="70" width="1500" height="120" fill="none" stroke="#666" stroke-width="2" rx="10"/>
                    <text x="800" y="90" class="svg-label" font-size="14">Memory Hierarchy & Streaming</text>
                    
                    <!-- L3 Cache -->
                    <rect x="100" y="110" width="200" height="60" fill="var(--c-purple)" opacity="0.3" stroke="var(--c-purple)" stroke-width="2" rx="5"/>
                    <text x="200" y="135" class="svg-text" font-size="12">L3 Cache</text>
                    <text x="200" y="150" class="svg-desc" font-size="10">32MB Shared</text>
                    
                    <!-- L2 Cache -->
                    <rect x="350" y="110" width="150" height="60" fill="var(--c-blue)" opacity="0.3" stroke="var(--c-blue)" stroke-width="2" rx="5"/>
                    <text x="425" y="135" class="svg-text" font-size="12">L2 Cache</text>
                    <text x="425" y="150" class="svg-desc" font-size="10">1MB Private</text>
                    
                    <!-- L1 Cache -->
                    <rect x="550" y="110" width="120" height="60" fill="var(--c-green)" opacity="0.3" stroke="var(--c-green)" stroke-width="2" rx="5"/>
                    <text x="610" y="135" class="svg-text" font-size="12">L1 Cache</text>
                    <text x="610" y="150" class="svg-desc" font-size="10">32KB Private</text>
                    
                    <!-- Registers/SIMD -->
                    <rect x="720" y="110" width="150" height="60" fill="var(--c-orange)" opacity="0.3" stroke="var(--c-orange)" stroke-width="2" rx="5"/>
                    <text x="795" y="135" class="svg-text" font-size="12">AVX-512</text>
                    <text x="795" y="150" class="svg-desc" font-size="10">32 × 512-bit</text>
                    
                    <!-- FMA Units -->
                    <rect x="920" y="110" width="150" height="60" fill="var(--c-red)" opacity="0.3" stroke="var(--c-red)" stroke-width="2" rx="5"/>
                    <text x="995" y="135" class="svg-text" font-size="12">FMA Units</text>
                    <text x="995" y="150" class="svg-desc" font-size="10">2 × 16-wide</text>
                    
                    <!-- Prefetch Engines -->
                    <rect x="1120" y="110" width="150" height="60" fill="var(--c-yellow)" opacity="0.3" stroke="var(--c-yellow)" stroke-width="2" rx="5"/>
                    <text x="1195" y="135" class="svg-text" font-size="12">Prefetchers</text>
                    <text x="1195" y="150" class="svg-desc" font-size="10">6 Streams</text>
                    
                    <!-- DSA Engine -->
                    <rect x="1320" y="110" width="150" height="60" fill="#ff6b6b" opacity="0.3" stroke="#ff6b6b" stroke-width="2" rx="5"/>
                    <text x="1395" y="135" class="svg-text" font-size="12">DSA Engine</text>
                    <text x="1395" y="150" class="svg-desc" font-size="10">HW Offload</text>
                    
                    <!-- Stream Flows -->
                    
                    <!-- Stream 1: Input -->
                    <path d="M200 200 L200 220 L610 220 L610 200" stroke="var(--c-blue)" stroke-width="4" fill="none" marker-end="url(#arrowhead-blue)"/>
                    <text x="400" y="235" class="svg-desc" font-size="11" fill="var(--c-blue)">Stream 1: Input [T×C] - Sequential Read</text>
                    
                    <!-- Stream 2: Gamma -->
                    <path d="M200 250 L200 270 L610 270 L610 250" stroke="var(--c-green)" stroke-width="3" fill="none" marker-end="url(#arrowhead-green)"/>
                    <text x="400" y="285" class="svg-desc" font-size="11" fill="var(--c-green)">Stream 2: Gamma [C] - Single Read (No Batch Loop)</text>
                    
                    <!-- Stream 3: Beta -->
                    <path d="M200 300 L200 320 L610 320 L610 300" stroke="var(--c-green)" stroke-width="3" fill="none" marker-end="url(#arrowhead-green)"/>
                    <text x="400" y="335" class="svg-desc" font-size="11" fill="var(--c-green)">Stream 3: Beta [C] - Single Read (No Batch Loop)</text>
                    
                    <!-- Stream 4: Mean Storage -->
                    <path d="M800 200 L800 180 L1200 180 L1200 200" stroke="var(--c-orange)" stroke-width="4" fill="none" marker-end="url(#arrowhead)"/>
                    <text x="1000" y="195" class="svg-desc" font-size="11" fill="var(--c-orange)">Stream 4: Mean [T] - Sequential Write</text>
                    
                    <!-- Stream 5: Rstd Storage -->
                    <path d="M800 230 L800 210 L1200 210 L1200 230" stroke="var(--c-orange)" stroke-width="4" fill="none" marker-end="url(#arrowhead)"/>
                    <text x="1000" y="225" class="svg-desc" font-size="11" fill="var(--c-orange)">Stream 5: Rstd [T] - Sequential Write</text>
                    
                    <!-- Stream 6: Output -->
                    <path d="M800 260 L800 240 L1200 240 L1200 260" stroke="var(--c-red)" stroke-width="4" fill="none" marker-end="url(#arrowhead-red)"/>
                    <text x="1000" y="255" class="svg-desc" font-size="11" fill="var(--c-red)">Stream 6: Output [T×C] - Sequential Write</text>
                    
                    <!-- Bandwidth Analysis -->
                    <rect x="100" y="380" width="600" height="200" fill="rgba(231, 76, 60, 0.1)" stroke="var(--c-red)" stroke-width="2" rx="10"/>
                    <text x="400" y="405" class="svg-label" font-size="14" fill="var(--c-red)">Memory Bandwidth Analysis</text>
                    
                    <text x="120" y="430" class="svg-desc" font-size="12">Forward Pass Bandwidth (per token):</text>
                    <text x="120" y="450" class="svg-desc" font-size="11">• Input Read: T×C×4 bytes</text>
                    <text x="120" y="470" class="svg-desc" font-size="11">• Gamma/Beta Read: 2×C×4 bytes</text>
                    <text x="120" y="490" class="svg-desc" font-size="11">• Mean/Rstd Write: 2×T×4 bytes</text>
                    <text x="120" y="510" class="svg-desc" font-size="11">• Output Write: T×C×4 bytes</text>
                    <text x="120" y="530" class="svg-desc" font-size="12" fill="var(--c-red)">Total: ~2×T×C×4 + 2×T×4 bytes</text>
                    <text x="120" y="550" class="svg-desc" font-size="11">Example: T=512, C=4096 → ~16.8MB per forward</text>
                    
                    <!-- FMA Computation -->
                    <rect x="750" y="380" width="600" height="200" fill="rgba(46, 204, 113, 0.1)" stroke="var(--c-green)" stroke-width="2" rx="10"/>
                    <text x="1050" y="405" class="svg-label" font-size="14" fill="var(--c-green)">FMA Optimization Benefits</text>
                    
                    <text x="770" y="430" class="svg-desc" font-size="12">3-Pass Algorithm with FMA:</text>
                    <text x="770" y="450" class="svg-desc" font-size="11">• Pass 1: sum += x[i] (accumulation)</text>
                    <text x="770" y="470" class="svg-desc" font-size="11">• Pass 2: sum_sq += x[i] * x[i] (FMA: x*x+sum)</text>
                    <text x="770" y="490" class="svg-desc" font-size="11">• Pass 3: y[i] = gamma * norm + beta (FMA)</text>
                    <text x="770" y="510" class="svg-desc" font-size="12" fill="var(--c-green)">Performance: 1 FMA = 2 ops, 32 FLOPS/cycle</text>
                    <text x="770" y="530" class="svg-desc" font-size="11">Peak: ~2 TFLOPs/s on modern CPUs</text>
                    <text x="770" y="550" class="svg-desc" font-size="11">Reality: Memory-bound at ~200 GB/s</text>
                    
                    <!-- B=1 Optimization -->
                    <rect x="100" y="620" width="1250" height="80" fill="rgba(46, 204, 113, 0.1)" stroke="var(--c-green)" stroke-width="2" rx="10"/>
                    <text x="725" y="645" class="svg-label" font-size="16" fill="var(--c-green)">🚀 B=1 Optimization Advantage</text>
                    <text x="120" y="670" class="svg-desc" font-size="12">B=1 reduces memory by 32×! 16.8MB @ 200GB/s = 0.084ms vs compute ~0.5ms → Now compute-bound!</text>
                    <text x="120" y="690" class="svg-desc" font-size="12">Simplified streaming: Sequential access patterns, better cache utilization, reduced prefetch complexity</text>
                </svg>
            </div>
        </div>

        <div class="section">
            <h2>Trade-off Analysis: Store vs Recompute</h2>
            <div class="trade-off-grid">
                <div class="trade-off-box trade-off-store">
                    <h3 style="color: var(--c-blue);">Strategy 1: Store Mean/Rstd</h3>
                    <div class="code-block">
<span class="highlight">// Forward pass</span>
float mean = compute_mean(x);      // Store to memory
float rstd = compute_rstd(x, mean); // Store to memory
layernorm_forward(x, mean, rstd, gamma, beta, y);

<span class="highlight">// Backward pass</span>
float mean = load_stored_mean();   // Fast memory load
float rstd = load_stored_rstd();   // Fast memory load
layernorm_backward(dy, x, mean, rstd, gamma, ...);
                    </div>
                    <div class="performance-box">
                        <strong>Performance:</strong><br>
                        ✅ Fast backward pass<br>
                        ✅ No recomputation<br>
                        ❌ High memory bandwidth (2×B×T×4 bytes)<br>
                        ❌ Cache pollution<br>
                        ❌ 6 memory streams needed
                    </div>
                </div>

                <div class="trade-off-box trade-off-recompute">
                    <h3 style="color: var(--c-orange);">Strategy 2: Recompute Mean/Rstd</h3>
                    <div class="code-block">
<span class="highlight">// Forward pass</span>
float mean = compute_mean(x);      // Don't store
float rstd = compute_rstd(x, mean); // Don't store
layernorm_forward(x, mean, rstd, gamma, beta, y);

<span class="highlight">// Backward pass</span>
float mean = compute_mean(x);      // Recompute from x
float rstd = compute_rstd(x, mean); // Recompute from x
layernorm_backward(dy, x, mean, rstd, gamma, ...);
                    </div>
                    <div class="performance-box">
                        <strong>Performance:</strong><br>
                        ✅ Lower memory bandwidth<br>
                        ✅ Better cache utilization<br>
                        ✅ Only 4 memory streams<br>
                        ❌ 2× computation cost<br>
                        ❌ Slower backward pass
                    </div>
                </div>
            </div>
        </div>

        <div class="section">
            <h2>Hardware-Specific Optimization: Manual vs DSA</h2>
            <div class="svg-container">
                <svg class="viz-svg" viewBox="0 0 1600 600" style="background-color: #1a1a1a;">
                    <!-- Manual Prefetch Implementation -->
                    <rect x="50" y="50" width="750" height="250" fill="rgba(52, 152, 219, 0.1)" stroke="var(--c-blue)" stroke-width="2" rx="10"/>
                    <text x="425" y="80" class="svg-label" font-size="16" fill="var(--c-blue)">Manual Prefetch Streams (No DSA)</text>
                    
                    <text x="70" y="110" class="svg-desc" font-size="12">CPU manages all 6 streams manually:</text>
                    
                    <!-- Manual streams -->
                    <rect x="80" y="130" width="120" height="30" fill="var(--c-blue)" opacity="0.6" rx="5"/>
                    <text x="140" y="150" class="svg-text" font-size="10">__builtin_prefetch</text>
                    
                    <rect x="220" y="130" width="120" height="30" fill="var(--c-green)" opacity="0.6" rx="5"/>
                    <text x="280" y="150" class="svg-text" font-size="10">Stream Distance</text>
                    
                    <rect x="360" y="130" width="120" height="30" fill="var(--c-orange)" opacity="0.6" rx="5"/>
                    <text x="420" y="150" class="svg-text" font-size="10">Cache Management</text>
                    
                    <rect x="500" y="130" width="120" height="30" fill="var(--c-purple)" opacity="0.6" rx="5"/>
                    <text x="560" y="150" class="svg-text" font-size="10">Memory Ordering</text>
                    
                    <text x="70" y="190" class="svg-desc" font-size="11">Challenges:</text>
                    <text x="70" y="210" class="svg-desc" font-size="10">• Manual tuning for each microarchitecture</text>
                    <text x="70" y="225" class="svg-desc" font-size="10">• CPU cycles spent on memory management</text>
                    <text x="70" y="240" class="svg-desc" font-size="10">• Limited prefetch distance control</text>
                    <text x="70" y="255" class="svg-desc" font-size="10">• No guaranteed bandwidth reservation</text>
                    <text x="70" y="270" class="svg-desc" font-size="10">• Complex dependency tracking</text>
                    
                    <!-- DSA Implementation -->
                    <rect x="850" y="50" width="700" height="250" fill="rgba(255, 107, 107, 0.1)" stroke="#ff6b6b" stroke-width="2" rx="10"/>
                    <text x="1200" y="80" class="svg-label" font-size="16" fill="#ff6b6b">DSA (Data Streaming Accelerator)</text>
                    
                    <text x="870" y="110" class="svg-desc" font-size="12">Dedicated silicon for memory streaming:</text>
                    
                    <!-- DSA components -->
                    <rect x="880" y="130" width="100" height="30" fill="#ff6b6b" opacity="0.6" rx="5"/>
                    <text x="930" y="150" class="svg-text" font-size="10">DMA Engines</text>
                    
                    <rect x="1000" y="130" width="100" height="30" fill="#ff6b6b" opacity="0.6" rx="5"/>
                    <text x="1050" y="150" class="svg-text" font-size="10">Memory Copy</text>
                    
                    <rect x="1120" y="130" width="100" height="30" fill="#ff6b6b" opacity="0.6" rx="5"/>
                    <text x="1170" y="150" class="svg-text" font-size="10">Async Transfer</text>
                    
                    <rect x="1240" y="130" width="100" height="30" fill="#ff6b6b" opacity="0.6" rx="5"/>
                    <text x="1290" y="150" class="svg-text" font-size="10">Completion</text>
                    
                    <text x="870" y="190" class="svg-desc" font-size="11">Benefits:</text>
                    <text x="870" y="210" class="svg-desc" font-size="10">• Zero CPU overhead for memory movement</text>
                    <text x="870" y="225" class="svg-desc" font-size="10">• Guaranteed bandwidth reservation</text>
                    <text x="870" y="240" class="svg-desc" font-size="10">• Hardware-optimized prefetch patterns</text>
                    <text x="870" y="255" class="svg-desc" font-size="10">• Async completion notifications</text>
                    <text x="870" y="270" class="svg-desc" font-size="10">• Better cache hierarchy utilization</text>
                    
                    <!-- Code Comparison -->
                    <rect x="50" y="350" width="750" height="200" fill="rgba(52, 152, 219, 0.05)" stroke="var(--c-blue)" stroke-width="1" rx="5"/>
                    <text x="425" y="375" class="svg-label" font-size="14" fill="var(--c-blue)">Manual Prefetch Code</text>
                    <text x="70" y="395" class="svg-desc" font-size="10" font-family="Courier New">
                        // Prefetch next batch inputs
                    </text>
                    <text x="70" y="410" class="svg-desc" font-size="10" font-family="Courier New">
                        __builtin_prefetch(&input[next_batch], 0, 3);
                    </text>
                    <text x="70" y="425" class="svg-desc" font-size="10" font-family="Courier New">
                        __builtin_prefetch(&gamma[0], 0, 3);
                    </text>
                    <text x="70" y="440" class="svg-desc" font-size="10" font-family="Courier New">
                        __builtin_prefetch(&beta[0], 0, 3);
                    </text>
                    <text x="70" y="455" class="svg-desc" font-size="10" font-family="Courier New">
                        __builtin_prefetch(&mean[next_batch], 1, 3);
                    </text>
                    <text x="70" y="470" class="svg-desc" font-size="10" font-family="Courier New">
                        __builtin_prefetch(&rstd[next_batch], 1, 3);
                    </text>
                    <text x="70" y="485" class="svg-desc" font-size="10" font-family="Courier New">
                        __builtin_prefetch(&output[next_batch], 1, 3);
                    </text>
                    <text x="70" y="510" class="svg-desc" font-size="11" fill="var(--c-red)">
                        CPU overhead: ~10-15% for stream management
                    </text>
                    
                    <rect x="850" y="350" width="700" height="200" fill="rgba(255, 107, 107, 0.05)" stroke="#ff6b6b" stroke-width="1" rx="5"/>
                    <text x="1200" y="375" class="svg-label" font-size="14" fill="#ff6b6b">DSA Offloaded Code</text>
                    <text x="870" y="395" class="svg-desc" font-size="10" font-family="Courier New">
                        // Setup DSA descriptors once
                    </text>
                    <text x="870" y="410" class="svg-desc" font-size="10" font-family="Courier New">
                        dsa_setup_streams(input, gamma, beta, mean, rstd, output);
                    </text>
                    <text x="870" y="425" class="svg-desc" font-size="10" font-family="Courier New">
                        
                    </text>
                    <text x="870" y="440" class="svg-desc" font-size="10" font-family="Courier New">
                        // DSA handles all memory movement
                    </text>
                    <text x="870" y="455" class="svg-desc" font-size="10" font-family="Courier New">
                        dsa_submit_layernorm_batch(batch_id);
                    </text>
                    <text x="870" y="470" class="svg-desc" font-size="10" font-family="Courier New">
                        
                    </text>
                    <text x="870" y="485" class="svg-desc" font-size="10" font-family="Courier New">
                        // CPU free for computation
                    </text>
                    <text x="870" y="510" class="svg-desc" font-size="11" fill="var(--c-green)">
                        CPU overhead: ~0-2% for DSA setup only
                    </text>
                </svg>
            </div>
        </div>

        <div class="section">
            <h2>B=1 Specific Optimizations</h2>
            <div class="svg-container">
                <svg class="viz-svg" viewBox="0 0 1400 400" style="background-color: #1a1a1a;">
                    <text x="700" y="30" class="svg-label" font-size="18">B=1 Simplifications vs Batched Approach</text>
                    
                    <!-- B=1 Side -->
                    <rect x="50" y="60" width="600" height="300" fill="rgba(46, 204, 113, 0.1)" stroke="var(--c-green)" stroke-width="2" rx="10"/>
                    <text x="350" y="85" class="svg-label" font-size="16" fill="var(--c-green)">B=1 Optimized</text>
                    
                    <text x="70" y="110" class="svg-desc" font-size="12" fill="var(--c-green)">Memory Layout Simplifications:</text>
                    <text x="70" y="130" class="svg-desc" font-size="11">• Input: [T×C] - Single contiguous tensor</text>
                    <text x="70" y="150" class="svg-desc" font-size="11">• Mean: [T] - Simple vector (2KB for T=512)</text>
                    <text x="70" y="170" class="svg-desc" font-size="11">• Rstd: [T] - Simple vector (2KB for T=512)</text>
                    <text x="70" y="190" class="svg-desc" font-size="11">• No batch dimension complexity</text>
                    
                    <text x="70" y="220" class="svg-desc" font-size="12" fill="var(--c-green)">Access Pattern Benefits:</text>
                    <text x="70" y="240" class="svg-desc" font-size="11">• Pure sequential memory access</text>
                    <text x="70" y="260" class="svg-desc" font-size="11">• Perfect cache line utilization</text>
                    <text x="70" y="280" class="svg-desc" font-size="11">• Hardware prefetcher friendly</text>
                    <text x="70" y="300" class="svg-desc" font-size="11">• Single memory stream per tensor</text>
                    <text x="70" y="320" class="svg-desc" font-size="11">• No address arithmetic complexity</text>
                    <text x="70" y="340" class="svg-desc" font-size="11">• Gamma/Beta read once, broadcast in registers</text>
                    
                    <!-- Batched Side -->
                    <rect x="750" y="60" width="600" height="300" fill="rgba(231, 76, 60, 0.1)" stroke="var(--c-red)" stroke-width="2" rx="10"/>
                    <text x="1050" y="85" class="svg-label" font-size="16" fill="var(--c-red)">B>1 Batched</text>
                    
                    <text x="770" y="110" class="svg-desc" font-size="12" fill="var(--c-red)">Memory Layout Complexity:</text>
                    <text x="770" y="130" class="svg-desc" font-size="11">• Input: [B×T×C] - Strided access patterns</text>
                    <text x="770" y="150" class="svg-desc" font-size="11">• Mean: [B×T] - Multiple scatter writes</text>
                    <text x="770" y="170" class="svg-desc" font-size="11">• Rstd: [B×T] - Multiple scatter writes</text>
                    <text x="770" y="190" class="svg-desc" font-size="11">• Complex batch stride calculations</text>
                    
                    <text x="770" y="220" class="svg-desc" font-size="12" fill="var(--c-red)">Access Pattern Challenges:</text>
                    <text x="770" y="240" class="svg-desc" font-size="11">• Non-contiguous memory access</text>
                    <text x="770" y="260" class="svg-desc" font-size="11">• Cache line fragmentation</text>
                    <text x="770" y="280" class="svg-desc" font-size="11">• Hardware prefetcher confusion</text>
                    <text x="770" y="300" class="svg-desc" font-size="11">• Multiple concurrent streams needed</text>
                    <text x="770" y="320" class="svg-desc" font-size="11">• Complex address arithmetic per batch</text>
                    <text x="770" y="340" class="svg-desc" font-size="11">• Gamma/Beta re-read for each batch</text>
                </svg>
            </div>
            
            <div class="performance-box">
                <h3 style="color: var(--c-green);">🎯 B=1 Performance Advantages</h3>
                <div style="display: grid; grid-template-columns: 1fr 1fr; gap: 20px;">
                    <div>
                        <p><strong>Memory Efficiency:</strong></p>
                        <ul>
                            <li>32× less memory bandwidth (16.8MB vs 540MB)</li>
                            <li>Perfect cache utilization (100% hit rate achievable)</li>
                            <li>No memory fragmentation issues</li>
                            <li>Fits entirely in L3 cache for most models</li>
                        </ul>
                    </div>
                    <div>
                        <p><strong>Implementation Simplicity:</strong></p>
                        <ul>
                            <li>No complex batch indexing logic</li>
                            <li>Simple linear memory access patterns</li>
                            <li>Easier vectorization with SIMD</li>
                            <li>Reduced prefetch stream management</li>
                        </ul>
                    </div>
                </div>
                
                <p><strong>Key Insight:</strong> With B=1, LayerNorm transforms from memory-bound to compute-bound, allowing full utilization of FMA units!</p>
            </div>
        </div>

        <div class="section">
            <h2>Optimal Strategy Recommendation</h2>
            <div class="performance-box">
                <h3 style="color: var(--c-green);">🏆 Hybrid Approach for Maximum Performance</h3>
                <p><strong>For Systems WITH DSA:</strong></p>
                <ul>
                    <li>Store mean/rstd for fast backward pass</li>
                    <li>Use DSA to offload all 6 memory streams</li>
                    <li>CPU focuses 100% on FMA computation</li>
                    <li>Expected speedup: 2-3x over manual prefetch</li>
                </ul>
                
                <p><strong>For Systems WITHOUT DSA:</strong></p>
                <ul>
                    <li>Recompute mean/rstd to reduce memory pressure</li>
                    <li>Use manual prefetch for 4 streams (input, gamma, beta, output)</li>
                    <li>Accept 2x compute cost for better memory utilization</li>
                    <li>Expected speedup: 1.5-2x over naive implementation</li>
                </ul>
                
                <p><strong>Critical Implementation Details:</strong></p>
                <ul>
                    <li>FMA units operate at 32 FLOPS/cycle but memory bandwidth limits to ~8 FLOPS/cycle</li>
                    <li>Prefetch distance: 64-128 cache lines ahead for optimal latency hiding</li>
                    <li>Use non-temporal stores for mean/rstd to avoid cache pollution</li>
                    <li>Profile-guided optimization essential for each target microarchitecture</li>
                </ul>
            </div>
        </div>

        <div class="code-block">
            <span class="highlight">// Production-ready LayerNorm with streaming optimization</span>
void layernorm_optimized(float* output, const float* input, 
                        const float* gamma, const float* beta,
                        float* mean_storage, float* rstd_storage,
                        int B, int T, int C, bool use_dsa) {
    
    if (use_dsa) {
        // DSA path: Hardware-accelerated streaming
        dsa_setup_layernorm_streams(input, gamma, beta, mean_storage, 
                                   rstd_storage, output, B, T, C);
        
        for (int batch = 0; batch < B; batch++) {
            dsa_submit_batch(batch);  // Non-blocking
            
            // CPU computes while DSA streams data
            compute_layernorm_fma_optimized(batch);
            
            dsa_wait_completion(batch);  // Sync point
        }
    } else {
        // Manual prefetch path: CPU-managed streaming
        const int PREFETCH_DISTANCE = 64;
        
        for (int batch = 0; batch < B; batch++) {
            // Prefetch future batches
            if (batch + PREFETCH_DISTANCE < B) {
                prefetch_all_streams(batch + PREFETCH_DISTANCE);
            }
            
            // Process current batch with FMA
            compute_layernorm_fma_optimized(batch);
        }
    }
}
        </div>
    </div>
</body>
</html>