Protel Design System Design Rule Check
PCB File : C:\Users\Lorna\pcbs\payload\pay-ssm\pay-ssm-v4-4.PcbDoc
Date     : 8/29/2019
Time     : 10:09:05 PM

ERROR : More than 500 violations detected, DRC was stopped

Processing Rule : Clearance Constraint (Gap=10mil) (IsComponent),(IsComponent)
Rule Violations :0

Processing Rule : Clearance Constraint (Gap=6mil) (All),(All)
Rule Violations :0

Processing Rule : Short-Circuit Constraint (Allowed=No) (All),(All)
Rule Violations :0

Processing Rule : Un-Routed Net Constraint ( (All) )
Rule Violations :0

Processing Rule : Un-Connected Pin Constraint ( (All) )
Rule Violations :0

Processing Rule : Modified Polygon (Allow modified: No), (Allow shelved: No)
Rule Violations :0

Processing Rule : Width Constraint (Min=6mil) (Max=1000mil) (Preferred=7.874mil) (All)
Rule Violations :0

Processing Rule : Power Plane Connect Rule(Direct Connect )(Expansion=20mil) (Conductor Width=10mil) (Air Gap=10mil) (Entries=4) (All)
Rule Violations :0

Processing Rule : Minimum Annular Ring (Minimum=5.906mil) (All)
Rule Violations :0

Processing Rule : Hole Size Constraint (Min=11.811mil) (Max=248.031mil) (All)
Rule Violations :0

Processing Rule : Hole To Hole Clearance (Gap=7.874mil) (All),(All)
Rule Violations :0

Processing Rule : Minimum Solder Mask Sliver (Gap=3.937mil) (All),(All)
   Violation between Minimum Solder Mask Sliver Constraint: (1.86mil < 3.937mil) Between Pad ADC1-1(4030.866mil,2023.898mil) on Bottom Layer And Pad ADC1-32(4003.898mil,2050.866mil) on Bottom Layer [Bottom Solder] Mask Sliver [1.86mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.86mil < 3.937mil) Between Pad ADC1-16(3866.102mil,1859.134mil) on Bottom Layer And Pad ADC1-17(3839.134mil,1886.102mil) on Bottom Layer [Bottom Solder] Mask Sliver [1.86mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.86mil < 3.937mil) Between Pad ADC1-24(3839.134mil,2023.898mil) on Bottom Layer And Pad ADC1-25(3866.102mil,2050.866mil) on Bottom Layer [Bottom Solder] Mask Sliver [1.86mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.86mil < 3.937mil) Between Pad ADC1-8(4030.866mil,1886.102mil) on Bottom Layer And Pad ADC1-9(4003.898mil,1859.134mil) on Bottom Layer [Bottom Solder] Mask Sliver [1.86mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.86mil < 3.937mil) Between Pad ADC2-1(3510.866mil,1573.898mil) on Bottom Layer And Pad ADC2-32(3483.898mil,1600.866mil) on Bottom Layer [Bottom Solder] Mask Sliver [1.86mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.86mil < 3.937mil) Between Pad ADC2-16(3346.102mil,1409.134mil) on Bottom Layer And Pad ADC2-17(3319.134mil,1436.102mil) on Bottom Layer [Bottom Solder] Mask Sliver [1.86mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.86mil < 3.937mil) Between Pad ADC2-24(3319.134mil,1573.898mil) on Bottom Layer And Pad ADC2-25(3346.102mil,1600.866mil) on Bottom Layer [Bottom Solder] Mask Sliver [1.86mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.86mil < 3.937mil) Between Pad ADC2-8(3510.866mil,1436.102mil) on Bottom Layer And Pad ADC2-9(3483.898mil,1409.134mil) on Bottom Layer [Bottom Solder] Mask Sliver [1.86mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.874mil < 3.937mil) Between Pad BOOST-10V-1(5250.472mil,2326.024mil) on Top Layer And Pad BOOST-10V-21(5280mil,2240mil) on Top Layer [Top Solder] Mask Sliver [3.874mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.874mil < 3.937mil) Between Pad BOOST-10V-10(5250.472mil,2153.976mil) on Top Layer And Pad BOOST-10V-21(5280mil,2240mil) on Top Layer [Top Solder] Mask Sliver [3.874mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.874mil < 3.937mil) Between Pad BOOST-10V-11(5309.528mil,2153.976mil) on Top Layer And Pad BOOST-10V-21(5280mil,2240mil) on Top Layer [Top Solder] Mask Sliver [3.874mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.874mil < 3.937mil) Between Pad BOOST-10V-12(5346.339mil,2171.102mil) on Top Layer And Pad BOOST-10V-21(5280mil,2240mil) on Top Layer [Top Solder] Mask Sliver [3.874mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.874mil < 3.937mil) Between Pad BOOST-10V-13(5346.339mil,2190.787mil) on Top Layer And Pad BOOST-10V-21(5280mil,2240mil) on Top Layer [Top Solder] Mask Sliver [3.874mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.874mil < 3.937mil) Between Pad BOOST-10V-14(5346.339mil,2210.472mil) on Top Layer And Pad BOOST-10V-21(5280mil,2240mil) on Top Layer [Top Solder] Mask Sliver [3.874mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.874mil < 3.937mil) Between Pad BOOST-10V-15(5346.339mil,2230.157mil) on Top Layer And Pad BOOST-10V-21(5280mil,2240mil) on Top Layer [Top Solder] Mask Sliver [3.874mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.874mil < 3.937mil) Between Pad BOOST-10V-16(5346.339mil,2249.843mil) on Top Layer And Pad BOOST-10V-21(5280mil,2240mil) on Top Layer [Top Solder] Mask Sliver [3.874mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.874mil < 3.937mil) Between Pad BOOST-10V-17(5346.339mil,2269.528mil) on Top Layer And Pad BOOST-10V-21(5280mil,2240mil) on Top Layer [Top Solder] Mask Sliver [3.874mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.874mil < 3.937mil) Between Pad BOOST-10V-18(5346.339mil,2289.213mil) on Top Layer And Pad BOOST-10V-21(5280mil,2240mil) on Top Layer [Top Solder] Mask Sliver [3.874mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.874mil < 3.937mil) Between Pad BOOST-10V-19(5346.339mil,2308.898mil) on Top Layer And Pad BOOST-10V-21(5280mil,2240mil) on Top Layer [Top Solder] Mask Sliver [3.874mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.874mil < 3.937mil) Between Pad BOOST-10V-2(5213.661mil,2308.898mil) on Top Layer And Pad BOOST-10V-21(5280mil,2240mil) on Top Layer [Top Solder] Mask Sliver [3.874mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.874mil < 3.937mil) Between Pad BOOST-10V-20(5309.528mil,2326.024mil) on Top Layer And Pad BOOST-10V-21(5280mil,2240mil) on Top Layer [Top Solder] Mask Sliver [3.874mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.874mil < 3.937mil) Between Pad BOOST-10V-21(5280mil,2240mil) on Top Layer And Pad BOOST-10V-3(5213.661mil,2289.213mil) on Top Layer [Top Solder] Mask Sliver [3.874mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.874mil < 3.937mil) Between Pad BOOST-10V-21(5280mil,2240mil) on Top Layer And Pad BOOST-10V-4(5213.661mil,2269.528mil) on Top Layer [Top Solder] Mask Sliver [3.874mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.874mil < 3.937mil) Between Pad BOOST-10V-21(5280mil,2240mil) on Top Layer And Pad BOOST-10V-5(5213.661mil,2249.843mil) on Top Layer [Top Solder] Mask Sliver [3.874mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.874mil < 3.937mil) Between Pad BOOST-10V-21(5280mil,2240mil) on Top Layer And Pad BOOST-10V-6(5213.661mil,2230.157mil) on Top Layer [Top Solder] Mask Sliver [3.874mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.874mil < 3.937mil) Between Pad BOOST-10V-21(5280mil,2240mil) on Top Layer And Pad BOOST-10V-7(5213.661mil,2210.472mil) on Top Layer [Top Solder] Mask Sliver [3.874mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.874mil < 3.937mil) Between Pad BOOST-10V-21(5280mil,2240mil) on Top Layer And Pad BOOST-10V-8(5213.661mil,2190.787mil) on Top Layer [Top Solder] Mask Sliver [3.874mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.874mil < 3.937mil) Between Pad BOOST-10V-21(5280mil,2240mil) on Top Layer And Pad BOOST-10V-9(5213.661mil,2171.102mil) on Top Layer [Top Solder] Mask Sliver [3.874mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.874mil < 3.937mil) Between Pad BOOST-6V-1(5600.472mil,1836.024mil) on Top Layer And Pad BOOST-6V-21(5630mil,1750mil) on Top Layer [Top Solder] Mask Sliver [3.874mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.874mil < 3.937mil) Between Pad BOOST-6V-10(5600.472mil,1663.976mil) on Top Layer And Pad BOOST-6V-21(5630mil,1750mil) on Top Layer [Top Solder] Mask Sliver [3.874mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.874mil < 3.937mil) Between Pad BOOST-6V-11(5659.528mil,1663.976mil) on Top Layer And Pad BOOST-6V-21(5630mil,1750mil) on Top Layer [Top Solder] Mask Sliver [3.874mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.874mil < 3.937mil) Between Pad BOOST-6V-12(5696.339mil,1681.102mil) on Top Layer And Pad BOOST-6V-21(5630mil,1750mil) on Top Layer [Top Solder] Mask Sliver [3.874mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.874mil < 3.937mil) Between Pad BOOST-6V-13(5696.339mil,1700.787mil) on Top Layer And Pad BOOST-6V-21(5630mil,1750mil) on Top Layer [Top Solder] Mask Sliver [3.874mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.874mil < 3.937mil) Between Pad BOOST-6V-14(5696.339mil,1720.472mil) on Top Layer And Pad BOOST-6V-21(5630mil,1750mil) on Top Layer [Top Solder] Mask Sliver [3.874mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.874mil < 3.937mil) Between Pad BOOST-6V-15(5696.339mil,1740.158mil) on Top Layer And Pad BOOST-6V-21(5630mil,1750mil) on Top Layer [Top Solder] Mask Sliver [3.874mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.874mil < 3.937mil) Between Pad BOOST-6V-16(5696.339mil,1759.842mil) on Top Layer And Pad BOOST-6V-21(5630mil,1750mil) on Top Layer [Top Solder] Mask Sliver [3.874mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.874mil < 3.937mil) Between Pad BOOST-6V-17(5696.339mil,1779.528mil) on Top Layer And Pad BOOST-6V-21(5630mil,1750mil) on Top Layer [Top Solder] Mask Sliver [3.874mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.874mil < 3.937mil) Between Pad BOOST-6V-18(5696.339mil,1799.213mil) on Top Layer And Pad BOOST-6V-21(5630mil,1750mil) on Top Layer [Top Solder] Mask Sliver [3.874mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.874mil < 3.937mil) Between Pad BOOST-6V-19(5696.339mil,1818.898mil) on Top Layer And Pad BOOST-6V-21(5630mil,1750mil) on Top Layer [Top Solder] Mask Sliver [3.874mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.874mil < 3.937mil) Between Pad BOOST-6V-2(5563.661mil,1818.898mil) on Top Layer And Pad BOOST-6V-21(5630mil,1750mil) on Top Layer [Top Solder] Mask Sliver [3.874mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.874mil < 3.937mil) Between Pad BOOST-6V-20(5659.528mil,1836.024mil) on Top Layer And Pad BOOST-6V-21(5630mil,1750mil) on Top Layer [Top Solder] Mask Sliver [3.874mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.874mil < 3.937mil) Between Pad BOOST-6V-21(5630mil,1750mil) on Top Layer And Pad BOOST-6V-3(5563.661mil,1799.213mil) on Top Layer [Top Solder] Mask Sliver [3.874mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.874mil < 3.937mil) Between Pad BOOST-6V-21(5630mil,1750mil) on Top Layer And Pad BOOST-6V-4(5563.661mil,1779.528mil) on Top Layer [Top Solder] Mask Sliver [3.874mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.874mil < 3.937mil) Between Pad BOOST-6V-21(5630mil,1750mil) on Top Layer And Pad BOOST-6V-5(5563.661mil,1759.842mil) on Top Layer [Top Solder] Mask Sliver [3.874mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.874mil < 3.937mil) Between Pad BOOST-6V-21(5630mil,1750mil) on Top Layer And Pad BOOST-6V-6(5563.661mil,1740.158mil) on Top Layer [Top Solder] Mask Sliver [3.874mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.874mil < 3.937mil) Between Pad BOOST-6V-21(5630mil,1750mil) on Top Layer And Pad BOOST-6V-7(5563.661mil,1720.472mil) on Top Layer [Top Solder] Mask Sliver [3.874mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.874mil < 3.937mil) Between Pad BOOST-6V-21(5630mil,1750mil) on Top Layer And Pad BOOST-6V-8(5563.661mil,1700.787mil) on Top Layer [Top Solder] Mask Sliver [3.874mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.874mil < 3.937mil) Between Pad BOOST-6V-21(5630mil,1750mil) on Top Layer And Pad BOOST-6V-9(5563.661mil,1681.102mil) on Top Layer [Top Solder] Mask Sliver [3.874mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.378mil < 3.937mil) Between Pad R48-1(6432.717mil,1840mil) on Top Layer And Pad R51-1(6432.717mil,1865mil) on Top Layer [Top Solder] Mask Sliver [1.378mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.378mil < 3.937mil) Between Pad R48-2(6397.283mil,1840mil) on Top Layer And Pad R51-2(6397.283mil,1865mil) on Top Layer [Top Solder] Mask Sliver [1.378mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.378mil < 3.937mil) Between Pad R51-1(6432.717mil,1865mil) on Top Layer And Pad R52-2(6432.717mil,1890mil) on Top Layer [Top Solder] Mask Sliver [1.378mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.378mil < 3.937mil) Between Pad R51-2(6397.283mil,1865mil) on Top Layer And Pad R52-1(6397.283mil,1890mil) on Top Layer [Top Solder] Mask Sliver [1.378mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.087mil < 3.937mil) Between Pad U3-1(3649.291mil,1540.572mil) on Bottom Layer And Pad U3-2(3623.701mil,1540.572mil) on Bottom Layer [Bottom Solder] Mask Sliver [3.087mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.087mil < 3.937mil) Between Pad U3-1(4134.134mil,1940mil) on Bottom Layer And Pad U3-2(4134.134mil,1965.591mil) on Bottom Layer [Bottom Solder] Mask Sliver [3.087mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.087mil < 3.937mil) Between Pad U3-2(3623.701mil,1540.572mil) on Bottom Layer And Pad U3-3(3598.11mil,1540.572mil) on Bottom Layer [Bottom Solder] Mask Sliver [3.087mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.087mil < 3.937mil) Between Pad U3-2(4134.134mil,1965.591mil) on Bottom Layer And Pad U3-3(4134.134mil,1991.181mil) on Bottom Layer [Bottom Solder] Mask Sliver [3.087mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.874mil < 3.937mil) Between Pad U4-1(3755mil,1770.591mil) on Bottom Layer And Pad U4-2(3755mil,1745mil) on Bottom Layer [Bottom Solder] Mask Sliver [3.874mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.874mil < 3.937mil) Between Pad U4-1(4123.819mil,2105mil) on Bottom Layer And Pad U4-2(4149.409mil,2105mil) on Bottom Layer [Bottom Solder] Mask Sliver [3.874mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.874mil < 3.937mil) Between Pad U4-2(3755mil,1745mil) on Bottom Layer And Pad U4-3(3755mil,1719.409mil) on Bottom Layer [Bottom Solder] Mask Sliver [3.874mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.874mil < 3.937mil) Between Pad U4-2(4149.409mil,2105mil) on Bottom Layer And Pad U4-3(4175mil,2105mil) on Bottom Layer [Bottom Solder] Mask Sliver [3.874mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.874mil < 3.937mil) Between Pad U4-3(3755mil,1719.409mil) on Bottom Layer And Pad U4-4(3755mil,1693.819mil) on Bottom Layer [Bottom Solder] Mask Sliver [3.874mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.874mil < 3.937mil) Between Pad U4-3(4175mil,2105mil) on Bottom Layer And Pad U4-4(4200.591mil,2105mil) on Bottom Layer [Bottom Solder] Mask Sliver [3.874mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.874mil < 3.937mil) Between Pad U4-5(3599.488mil,1693.819mil) on Bottom Layer And Pad U4-6(3599.488mil,1719.409mil) on Bottom Layer [Bottom Solder] Mask Sliver [3.874mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.874mil < 3.937mil) Between Pad U4-5(4200.591mil,2260.512mil) on Bottom Layer And Pad U4-6(4175mil,2260.512mil) on Bottom Layer [Bottom Solder] Mask Sliver [3.874mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.874mil < 3.937mil) Between Pad U4-6(3599.488mil,1719.409mil) on Bottom Layer And Pad U4-7(3599.488mil,1745mil) on Bottom Layer [Bottom Solder] Mask Sliver [3.874mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.874mil < 3.937mil) Between Pad U4-6(4175mil,2260.512mil) on Bottom Layer And Pad U4-7(4149.409mil,2260.512mil) on Bottom Layer [Bottom Solder] Mask Sliver [3.874mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.874mil < 3.937mil) Between Pad U4-7(3599.488mil,1745mil) on Bottom Layer And Pad U4-8(3599.488mil,1770.591mil) on Bottom Layer [Bottom Solder] Mask Sliver [3.874mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.874mil < 3.937mil) Between Pad U4-7(4149.409mil,2260.512mil) on Bottom Layer And Pad U4-8(4123.819mil,2260.512mil) on Bottom Layer [Bottom Solder] Mask Sliver [3.874mil]
Rule Violations :68

Processing Rule : Silk To Solder Mask (Clearance=7.874mil) (IsPad),(All)
   Violation between Silk To Solder Mask Clearance Constraint: (7.541mil < 7.874mil) Between Arc (3472.953mil,2351.338mil) on Bottom Overlay And Pad Y1-1(3439.488mil,2310mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [7.541mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.751mil < 7.874mil) Between Arc (3674.291mil,1525.572mil) on Bottom Overlay And Pad C11-1(3695.315mil,1525mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [5.751mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.478mil < 7.874mil) Between Arc (4063.937mil,2034.134mil) on Bottom Overlay And Pad C11-1(4090mil,2044.685mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [6.478mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.112mil < 7.874mil) Between Arc (4119.134mil,1915mil) on Bottom Overlay And Pad R99-1(4102.283mil,1900mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [3.112mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.759mil < 7.874mil) Between Arc (4119.134mil,1915mil) on Bottom Overlay And Pad R99-2(4137.717mil,1900mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [4.759mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.89mil < 7.874mil) Between Arc (5249.095mil,2358.504mil) on Top Overlay And Pad BOOST-10V-1(5250.472mil,2326.024mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.89mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.89mil < 7.874mil) Between Arc (5599.095mil,1868.504mil) on Top Overlay And Pad BOOST-6V-1(5600.472mil,1836.024mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.89mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 7.874mil) Between Arc (5863.662mil,2365.591mil) on Top Overlay And Pad C45-1(5845mil,2359.685mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.598mil < 7.874mil) Between Pad ADC1-6(4030.866mil,1925.472mil) on Bottom Layer And Text "R21" (4060mil,1852.716mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [7.598mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.598mil < 7.874mil) Between Pad ADC1-7(4030.866mil,1905.787mil) on Bottom Layer And Text "R21" (4060mil,1852.716mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [7.598mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.598mil < 7.874mil) Between Pad ADC1-8(4030.866mil,1886.102mil) on Bottom Layer And Text "R21" (4060mil,1852.716mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [7.598mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 7.874mil) Between Pad ADC2-10(3464.213mil,1409.134mil) on Bottom Layer And Text "ADC2" (3470mil,1360mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 7.874mil) Between Pad ADC2-11(3444.528mil,1409.134mil) on Bottom Layer And Text "ADC2" (3470mil,1360mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 7.874mil) Between Pad ADC2-12(3424.843mil,1409.134mil) on Bottom Layer And Text "ADC2" (3470mil,1360mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.969mil < 7.874mil) Between Pad ADC2-13(3405.157mil,1409.134mil) on Bottom Layer And Text "ADC2" (3470mil,1360mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.969mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.304mil < 7.874mil) Between Pad ADC2-9(3483.898mil,1409.134mil) on Bottom Layer And Text "ADC2" (3470mil,1360mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.304mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.161mil < 7.874mil) Between Pad BOOST-10V-1(5250.472mil,2326.024mil) on Top Layer And Track (5211.102mil,2328.583mil)(5236.693mil,2328.583mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.161mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.161mil < 7.874mil) Between Pad BOOST-10V-10(5250.472mil,2153.976mil) on Top Layer And Track (5211.102mil,2151.417mil)(5236.693mil,2151.417mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.161mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.161mil < 7.874mil) Between Pad BOOST-10V-11(5309.528mil,2153.976mil) on Top Layer And Track (5323.307mil,2151.417mil)(5348.898mil,2151.417mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.161mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.162mil < 7.874mil) Between Pad BOOST-10V-12(5346.339mil,2171.102mil) on Top Layer And Track (5348.898mil,2151.417mil)(5348.898mil,2157.323mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.162mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.193mil < 7.874mil) Between Pad BOOST-10V-19(5346.339mil,2308.898mil) on Top Layer And Track (5348.898mil,2320.709mil)(5348.898mil,2328.583mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.193mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.193mil < 7.874mil) Between Pad BOOST-10V-2(5213.661mil,2308.898mil) on Top Layer And Track (5211.102mil,2320.709mil)(5211.102mil,2328.583mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.193mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.161mil < 7.874mil) Between Pad BOOST-10V-20(5309.528mil,2326.024mil) on Top Layer And Track (5323.307mil,2328.583mil)(5348.898mil,2328.583mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.161mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.193mil < 7.874mil) Between Pad BOOST-10V-9(5213.661mil,2171.102mil) on Top Layer And Track (5211.102mil,2151.417mil)(5211.102mil,2159.291mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.193mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.477mil < 7.874mil) Between Pad BOOST-6V-1(5600.472mil,1836.024mil) on Top Layer And Text "R88" (5590mil,1860mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.477mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.161mil < 7.874mil) Between Pad BOOST-6V-1(5600.472mil,1836.024mil) on Top Layer And Track (5561.102mil,1838.583mil)(5586.693mil,1838.583mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.161mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.161mil < 7.874mil) Between Pad BOOST-6V-10(5600.472mil,1663.976mil) on Top Layer And Track (5561.102mil,1661.417mil)(5586.693mil,1661.417mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.161mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.161mil < 7.874mil) Between Pad BOOST-6V-11(5659.528mil,1663.976mil) on Top Layer And Track (5673.307mil,1661.417mil)(5698.898mil,1661.417mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.161mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.162mil < 7.874mil) Between Pad BOOST-6V-12(5696.339mil,1681.102mil) on Top Layer And Track (5698.898mil,1661.417mil)(5698.898mil,1667.323mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.162mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.193mil < 7.874mil) Between Pad BOOST-6V-19(5696.339mil,1818.898mil) on Top Layer And Track (5698.898mil,1830.709mil)(5698.898mil,1838.583mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.193mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.193mil < 7.874mil) Between Pad BOOST-6V-2(5563.661mil,1818.898mil) on Top Layer And Track (5561.102mil,1830.709mil)(5561.102mil,1838.583mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.193mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.26mil < 7.874mil) Between Pad BOOST-6V-20(5659.528mil,1836.024mil) on Top Layer And Text "R88" (5590mil,1860mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.26mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.161mil < 7.874mil) Between Pad BOOST-6V-20(5659.528mil,1836.024mil) on Top Layer And Track (5673.307mil,1838.583mil)(5698.898mil,1838.583mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.161mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.193mil < 7.874mil) Between Pad BOOST-6V-9(5563.661mil,1681.102mil) on Top Layer And Track (5561.102mil,1661.417mil)(5561.102mil,1669.291mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.193mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 7.874mil) Between Pad C10-1(4194.685mil,2045mil) on Bottom Layer And Text "U3" (4198.778mil,2028.62mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 7.874mil) Between Pad C10-2(4155.315mil,2045mil) on Bottom Layer And Text "U3" (4198.778mil,2028.62mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.332mil < 7.874mil) Between Pad C14-2(3502.402mil,1790mil) on Bottom Layer And Text "C13" (3555mil,1785mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [2.332mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.055mil < 7.874mil) Between Pad C14-2(4065mil,2262.402mil) on Bottom Layer And Text "C14" (4080mil,2360mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [3.055mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 7.874mil) Between Pad C17-1(3862.441mil,2130mil) on Bottom Layer And Text "C17" (3910mil,2150mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 7.874mil) Between Pad C17-2(3917.559mil,2130mil) on Bottom Layer And Text "C17" (3910mil,2150mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.85mil < 7.874mil) Between Pad C18-1(3937.598mil,2205mil) on Bottom Layer And Text "C15" (3910mil,2195mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [6.85mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.79mil < 7.874mil) Between Pad C18-1(3937.598mil,2205mil) on Bottom Layer And Text "C17" (3910mil,2150mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [7.79mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.332mil < 7.874mil) Between Pad C18-2(3502.402mil,1725mil) on Bottom Layer And Text "C13" (3555mil,1785mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [2.332mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.789mil < 7.874mil) Between Pad C21-1(5500mil,2012.205mil) on Top Layer And Text "C24" (5305mil,1970mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.789mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.789mil < 7.874mil) Between Pad C21-1(5500mil,2012.205mil) on Top Layer And Text "C28" (5305mil,2010mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.789mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.197mil < 7.874mil) Between Pad C21-1(5500mil,2012.205mil) on Top Layer And Track (4575mil,1970mil)(6070mil,1970mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.197mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.197mil < 7.874mil) Between Pad C21-2(5500mil,2227.795mil) on Top Layer And Text "R30" (5510mil,2270mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.197mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.197mil < 7.874mil) Between Pad C21-2(5500mil,2227.795mil) on Top Layer And Text "R32" (5605mil,2270mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.197mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.742mil < 7.874mil) Between Pad C22-1(4635mil,2040.945mil) on Top Layer And Text "C22" (4585mil,1980mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.742mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.099mil < 7.874mil) Between Pad C22-2(4635mil,2159.055mil) on Top Layer And Track (4668.5mil,2184.5mil)(4668.5mil,2455.5mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.099mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.099mil < 7.874mil) Between Pad C22-2(4635mil,2159.055mil) on Top Layer And Track (4668.5mil,2184.5mil)(4748.5mil,2184.5mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.099mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.742mil < 7.874mil) Between Pad C23-1(4720mil,2040.945mil) on Top Layer And Text "C23" (4700mil,1980mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.742mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.76mil < 7.874mil) Between Pad C23-2(4720mil,2159.055mil) on Top Layer And Track (4668.5mil,2184.5mil)(4748.5mil,2184.5mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.76mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.965mil < 7.874mil) Between Pad C24-1(5985mil,2012.205mil) on Top Layer And Track (4575mil,1970mil)(6070mil,1970mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.965mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 7.874mil) Between Pad C24-1(5985mil,2012.205mil) on Top Layer And Track (6070mil,1970mil)(6135mil,2035mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.768mil < 7.874mil) Between Pad C25-2(5205mil,2347.598mil) on Top Layer And Track (5211.102mil,2320.709mil)(5211.102mil,2328.583mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.768mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.768mil < 7.874mil) Between Pad C25-2(5205mil,2347.598mil) on Top Layer And Track (5211.102mil,2328.583mil)(5236.693mil,2328.583mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.768mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.457mil < 7.874mil) Between Pad C26-1(5625mil,2449.685mil) on Top Layer And Text "C26" (5610mil,2470mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.457mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 7.874mil) Between Pad C26-1(5625mil,2449.685mil) on Top Layer And Text "C29" (5635mil,2395mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 7.874mil) Between Pad C26-2(5625mil,2410.315mil) on Top Layer And Text "C29" (5635mil,2395mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 7.874mil) Between Pad C26-2(5625mil,2410.315mil) on Top Layer And Text "R34" (5635mil,2410mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.197mil < 7.874mil) Between Pad C28-1(5745mil,2012.205mil) on Top Layer And Track (4575mil,1970mil)(6070mil,1970mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.197mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.197mil < 7.874mil) Between Pad C28-2(5745mil,2227.795mil) on Top Layer And Text "R32" (5605mil,2270mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.197mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.681mil < 7.874mil) Between Pad C29-1(5585mil,2449.685mil) on Top Layer And Text "C29" (5635mil,2395mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.681mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.671mil < 7.874mil) Between Pad C29-2(5585mil,2410.315mil) on Top Layer And Text "C29" (5635mil,2395mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.671mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.575mil < 7.874mil) Between Pad C3-2(3124.37mil,1915mil) on Bottom Layer And Text "C3" (3190mil,1890mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [2.575mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.205mil < 7.874mil) Between Pad C33-2(5230mil,1753.11mil) on Top Layer And Track (5204mil,1782mil)(5204mil,1827.054mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.205mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.205mil < 7.874mil) Between Pad C33-2(5230mil,1753.11mil) on Top Layer And Track (5204mil,1782mil)(5356mil,1782mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.205mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.85mil < 7.874mil) Between Pad C35-2(5820mil,1732.402mil) on Top Layer And Text "R40" (5745mil,1755mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.85mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.569mil < 7.874mil) Between Pad C35-2(5820mil,1732.402mil) on Top Layer And Track (5855.315mil,1752.126mil)(5855.315mil,1767.874mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.569mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.598mil < 7.874mil) Between Pad C36-2(6430mil,2205.315mil) on Top Layer And Text "C40" (6454.409mil,2205mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.598mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 7.874mil) Between Pad C37-2(6318.11mil,1835mil) on Top Layer And Text "R51" (6280mil,1850mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.252mil < 7.874mil) Between Pad C40-1(6420mil,1712.559mil) on Top Layer And Text "C40" (6445mil,1730mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.252mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.662mil < 7.874mil) Between Pad C40-1(6430mil,2162.559mil) on Top Layer And Text "C40" (6454.409mil,2205mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.662mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.252mil < 7.874mil) Between Pad C40-2(6420mil,1657.441mil) on Top Layer And Text "C40" (6445mil,1730mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.252mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.135mil < 7.874mil) Between Pad C41_Port_Expander1-2(5592.598mil,1980mil) on Bottom Layer And Text "R67" (5645mil,2080mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [2.135mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 7.874mil) Between Pad C41_Port_Expander2-2(5635mil,1837.598mil) on Bottom Layer And Text "C41" (5675mil,1835mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 7.874mil) Between Pad C41-1(5630.315mil,2035mil) on Bottom Layer And Text "R67" (5645mil,2080mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 7.874mil) Between Pad C43-1(4475mil,2319.685mil) on Bottom Layer And Text "U9" (4450.315mil,2310.591mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 7.874mil) Between Pad C43-2(4475mil,2280.315mil) on Bottom Layer And Text "U10" (4442.638mil,2280mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 7.874mil) Between Pad C43-2(4475mil,2280.315mil) on Bottom Layer And Text "U9" (4450.315mil,2310.591mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.449mil < 7.874mil) Between Pad C47-1(5500mil,1919.803mil) on Top Layer And Track (5110mil,1945mil)(6080mil,1945mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.449mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 7.874mil) Between Pad C48-1(5715mil,1890.315mil) on Top Layer And Text "R90" (5680mil,1860mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.457mil < 7.874mil) Between Pad C48-2(5715mil,1929.685mil) on Top Layer And Track (5110mil,1945mil)(6080mil,1945mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.457mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 7.874mil) Between Pad C49-1(5560.315mil,1610mil) on Top Layer And Text "C32" (5520mil,1605mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.85mil < 7.874mil) Between Pad C50-2(5760mil,1732.402mil) on Top Layer And Text "R40" (5745mil,1755mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.85mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.742mil < 7.874mil) Between Pad C51-1(5775.315mil,1875mil) on Top Layer And Text "R90" (5680mil,1860mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.742mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.691mil < 7.874mil) Between Pad C52-1(5905mil,1924.685mil) on Top Layer And Text "R92" (5855mil,1930mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.691mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.457mil < 7.874mil) Between Pad C52-1(5905mil,1924.685mil) on Top Layer And Track (5110mil,1945mil)(6080mil,1945mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.457mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.671mil < 7.874mil) Between Pad C52-2(5905mil,1885.315mil) on Top Layer And Text "R92" (5855mil,1930mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.671mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.85mil < 7.874mil) Between Pad C7-2(6770mil,2847.598mil) on Bottom Layer And Text "C7" (6810mil,2820mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [6.85mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.939mil < 7.874mil) Between Pad C9-1(6260mil,2860.315mil) on Bottom Layer And Text "R12" (6265mil,2810mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [6.939mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 7.874mil) Between Pad C9-1(6260mil,2860.315mil) on Bottom Layer And Text "R16" (6265mil,2870mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 7.874mil) Between Pad C9-2(6260mil,2899.685mil) on Bottom Layer And Text "R16" (6265mil,2870mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 7.874mil) Between Pad D2-1(2660mil,2165mil) on Bottom Layer And Track (2570.472mil,2138.425mil)(2682.638mil,2138.425mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 7.874mil) Between Pad D2-1(2660mil,2165mil) on Bottom Layer And Track (2570.472mil,2191.575mil)(2682.638mil,2191.575mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 7.874mil) Between Pad D2-1(2660mil,2165mil) on Bottom Layer And Track (2682.638mil,2138.425mil)(2682.638mil,2191.575mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 7.874mil) Between Pad D2-2(2600.945mil,2165mil) on Bottom Layer And Track (2570.472mil,2138.425mil)(2682.638mil,2138.425mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 7.874mil) Between Pad D2-2(2600.945mil,2165mil) on Bottom Layer And Track (2570.472mil,2191.575mil)(2682.638mil,2191.575mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.866mil < 7.874mil) Between Pad D2-2(2600.945mil,2165mil) on Bottom Layer And Track (2571.457mil,2144.409mil)(2571.457mil,2185.748mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.866mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 7.874mil) Between Pad D3-1(2660mil,2101.586mil) on Bottom Layer And Track (2570.472mil,2075.011mil)(2682.638mil,2075.011mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 7.874mil) Between Pad D3-1(2660mil,2101.586mil) on Bottom Layer And Track (2570.472mil,2128.16mil)(2682.638mil,2128.16mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 7.874mil) Between Pad D3-1(2660mil,2101.586mil) on Bottom Layer And Track (2682.638mil,2075.011mil)(2682.638mil,2128.16mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 7.874mil) Between Pad D3-2(2600.945mil,2101.586mil) on Bottom Layer And Track (2570.472mil,2075.011mil)(2682.638mil,2075.011mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 7.874mil) Between Pad D3-2(2600.945mil,2101.586mil) on Bottom Layer And Track (2570.472mil,2128.16mil)(2682.638mil,2128.16mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.866mil < 7.874mil) Between Pad D3-2(2600.945mil,2101.586mil) on Bottom Layer And Track (2571.457mil,2080.995mil)(2571.457mil,2122.334mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.866mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 7.874mil) Between Pad D4-1(2660mil,2038.171mil) on Bottom Layer And Track (2570.472mil,2011.596mil)(2682.638mil,2011.596mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 7.874mil) Between Pad D4-1(2660mil,2038.171mil) on Bottom Layer And Track (2570.472mil,2064.746mil)(2682.638mil,2064.746mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 7.874mil) Between Pad D4-1(2660mil,2038.171mil) on Bottom Layer And Track (2682.638mil,2011.596mil)(2682.638mil,2064.746mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 7.874mil) Between Pad D4-2(2600.945mil,2038.171mil) on Bottom Layer And Track (2570.472mil,2011.596mil)(2682.638mil,2011.596mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 7.874mil) Between Pad D4-2(2600.945mil,2038.171mil) on Bottom Layer And Track (2570.472mil,2064.746mil)(2682.638mil,2064.746mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.866mil < 7.874mil) Between Pad D4-2(2600.945mil,2038.171mil) on Bottom Layer And Track (2571.457mil,2017.581mil)(2571.457mil,2058.919mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.866mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 7.874mil) Between Pad D5-1(2660mil,1848.007mil) on Bottom Layer And Track (2570.472mil,1821.432mil)(2682.638mil,1821.432mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 7.874mil) Between Pad D5-1(2660mil,1848.007mil) on Bottom Layer And Track (2570.472mil,1874.581mil)(2682.638mil,1874.581mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 7.874mil) Between Pad D5-1(2660mil,1848.007mil) on Bottom Layer And Track (2682.638mil,1821.432mil)(2682.638mil,1874.581mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 7.874mil) Between Pad D5-2(2600.945mil,1848.007mil) on Bottom Layer And Track (2570.472mil,1821.432mil)(2682.638mil,1821.432mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 7.874mil) Between Pad D5-2(2600.945mil,1848.007mil) on Bottom Layer And Track (2570.472mil,1874.581mil)(2682.638mil,1874.581mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.866mil < 7.874mil) Between Pad D5-2(2600.945mil,1848.007mil) on Bottom Layer And Track (2571.457mil,1827.416mil)(2571.457mil,1868.755mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.866mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 7.874mil) Between Pad D6-1(2660mil,1911.421mil) on Bottom Layer And Track (2570.472mil,1884.846mil)(2682.638mil,1884.846mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 7.874mil) Between Pad D6-1(2660mil,1911.421mil) on Bottom Layer And Track (2570.472mil,1937.996mil)(2682.638mil,1937.996mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 7.874mil) Between Pad D6-1(2660mil,1911.421mil) on Bottom Layer And Track (2682.638mil,1884.846mil)(2682.638mil,1937.996mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 7.874mil) Between Pad D6-2(2600.945mil,1911.421mil) on Bottom Layer And Track (2570.472mil,1884.846mil)(2682.638mil,1884.846mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 7.874mil) Between Pad D6-2(2600.945mil,1911.421mil) on Bottom Layer And Track (2570.472mil,1937.996mil)(2682.638mil,1937.996mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.866mil < 7.874mil) Between Pad D6-2(2600.945mil,1911.421mil) on Bottom Layer And Track (2571.457mil,1890.83mil)(2571.457mil,1932.169mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.866mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 7.874mil) Between Pad D7-1(2660mil,1974.835mil) on Bottom Layer And Track (2570.472mil,1948.261mil)(2682.638mil,1948.261mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 7.874mil) Between Pad D7-1(2660mil,1974.835mil) on Bottom Layer And Track (2570.472mil,2001.41mil)(2682.638mil,2001.41mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 7.874mil) Between Pad D7-1(2660mil,1974.835mil) on Bottom Layer And Track (2682.638mil,1948.261mil)(2682.638mil,2001.41mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 7.874mil) Between Pad D7-2(2600.945mil,1974.835mil) on Bottom Layer And Track (2570.472mil,1948.261mil)(2682.638mil,1948.261mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 7.874mil) Between Pad D7-2(2600.945mil,1974.835mil) on Bottom Layer And Track (2570.472mil,2001.41mil)(2682.638mil,2001.41mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.866mil < 7.874mil) Between Pad D7-2(2600.945mil,1974.835mil) on Bottom Layer And Track (2571.457mil,1954.245mil)(2571.457mil,1995.583mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.866mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 7.874mil) Between Pad D8_HEATER1-1(6810mil,1364.527mil) on Bottom Layer And Track (6783.425mil,1275mil)(6783.425mil,1387.165mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 7.874mil) Between Pad D8_HEATER1-1(6810mil,1364.527mil) on Bottom Layer And Track (6783.425mil,1387.165mil)(6836.575mil,1387.165mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 7.874mil) Between Pad D8_HEATER1-1(6810mil,1364.527mil) on Bottom Layer And Track (6836.575mil,1275mil)(6836.575mil,1387.165mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 7.874mil) Between Pad D8_HEATER1-2(6810mil,1305.472mil) on Bottom Layer And Track (6783.425mil,1275mil)(6783.425mil,1387.165mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.866mil < 7.874mil) Between Pad D8_HEATER1-2(6810mil,1305.472mil) on Bottom Layer And Track (6789.252mil,1275.984mil)(6830.591mil,1275.984mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.866mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 7.874mil) Between Pad D8_HEATER1-2(6810mil,1305.472mil) on Bottom Layer And Track (6836.575mil,1275mil)(6836.575mil,1387.165mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.284mil < 7.874mil) Between Pad D8_HEATER2-1(6165mil,1059.055mil) on Bottom Layer And Text "D8_HEATER3" (6140mil,1050mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [2.284mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 7.874mil) Between Pad D8_HEATER2-1(6165mil,1059.055mil) on Bottom Layer And Track (6138.425mil,1081.693mil)(6191.575mil,1081.693mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 7.874mil) Between Pad D8_HEATER2-1(6165mil,1059.055mil) on Bottom Layer And Track (6138.425mil,969.528mil)(6138.425mil,1081.693mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 7.874mil) Between Pad D8_HEATER2-1(6165mil,1059.055mil) on Bottom Layer And Track (6191.575mil,969.528mil)(6191.575mil,1081.693mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 7.874mil) Between Pad D8_HEATER2-2(6165mil,1000mil) on Bottom Layer And Track (6138.425mil,969.528mil)(6138.425mil,1081.693mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.866mil < 7.874mil) Between Pad D8_HEATER2-2(6165mil,1000mil) on Bottom Layer And Track (6144.252mil,970.512mil)(6185.591mil,970.512mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.866mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 7.874mil) Between Pad D8_HEATER2-2(6165mil,1000mil) on Bottom Layer And Track (6191.575mil,969.528mil)(6191.575mil,1081.693mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 7.874mil) Between Pad D8_HEATER3-1(5820mil,1064.527mil) on Bottom Layer And Track (5793.425mil,1087.165mil)(5846.575mil,1087.165mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 7.874mil) Between Pad D8_HEATER3-1(5820mil,1064.527mil) on Bottom Layer And Track (5793.425mil,975mil)(5793.425mil,1087.165mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 7.874mil) Between Pad D8_HEATER3-1(5820mil,1064.527mil) on Bottom Layer And Track (5846.575mil,975mil)(5846.575mil,1087.165mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 7.874mil) Between Pad D8_HEATER3-2(5820mil,1005.472mil) on Bottom Layer And Track (5793.425mil,975mil)(5793.425mil,1087.165mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.866mil < 7.874mil) Between Pad D8_HEATER3-2(5820mil,1005.472mil) on Bottom Layer And Track (5799.252mil,975.984mil)(5840.591mil,975.984mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.866mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 7.874mil) Between Pad D8_HEATER3-2(5820mil,1005.472mil) on Bottom Layer And Track (5846.575mil,975mil)(5846.575mil,1087.165mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 7.874mil) Between Pad D8_HEATER4-1(5455mil,1069.527mil) on Bottom Layer And Track (5428.425mil,1092.165mil)(5481.575mil,1092.165mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 7.874mil) Between Pad D8_HEATER4-1(5455mil,1069.527mil) on Bottom Layer And Track (5428.425mil,980mil)(5428.425mil,1092.165mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 7.874mil) Between Pad D8_HEATER4-1(5455mil,1069.527mil) on Bottom Layer And Track (5481.575mil,980mil)(5481.575mil,1092.165mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 7.874mil) Between Pad D8_HEATER4-2(5455mil,1010.472mil) on Bottom Layer And Track (5428.425mil,980mil)(5428.425mil,1092.165mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.866mil < 7.874mil) Between Pad D8_HEATER4-2(5455mil,1010.472mil) on Bottom Layer And Track (5434.252mil,980.984mil)(5475.591mil,980.984mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.866mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 7.874mil) Between Pad D8_HEATER4-2(5455mil,1010.472mil) on Bottom Layer And Track (5481.575mil,980mil)(5481.575mil,1092.165mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 7.874mil) Between Pad D8_HEATER5-1(5095mil,1064.527mil) on Bottom Layer And Track (5068.425mil,1087.165mil)(5121.575mil,1087.165mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 7.874mil) Between Pad D8_HEATER5-1(5095mil,1064.527mil) on Bottom Layer And Track (5068.425mil,975mil)(5068.425mil,1087.165mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 7.874mil) Between Pad D8_HEATER5-1(5095mil,1064.527mil) on Bottom Layer And Track (5121.575mil,975mil)(5121.575mil,1087.165mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 7.874mil) Between Pad D8_HEATER5-2(5095mil,1005.472mil) on Bottom Layer And Track (5068.425mil,975mil)(5068.425mil,1087.165mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.866mil < 7.874mil) Between Pad D8_HEATER5-2(5095mil,1005.472mil) on Bottom Layer And Track (5074.252mil,975.984mil)(5115.591mil,975.984mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.866mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 7.874mil) Between Pad D8_HEATER5-2(5095mil,1005.472mil) on Bottom Layer And Track (5121.575mil,975mil)(5121.575mil,1087.165mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 7.874mil) Between Pad J10-1(3059.213mil,2820mil) on Bottom Layer And Text "J10" (3150mil,2760mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 7.874mil) Between Pad J11-(6520.748mil,1080mil) on Bottom Layer And Text "D8_HEATER2" (6485mil,1050mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 7.874mil) Between Pad J11-2(6662.48mil,1209.921mil) on Bottom Layer And Text "J11" (6730mil,1250mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 7.874mil) Between Pad L1-2(3144.213mil,1870mil) on Bottom Layer And Text "C3" (3190mil,1890mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.507mil < 7.874mil) Between Pad L1-2(3144.213mil,1870mil) on Bottom Layer And Text "L1" (3195mil,1845mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [1.507mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.906mil < 7.874mil) Between Pad MCU-1(2960.472mil,2302.047mil) on Bottom Layer And Track (2936.85mil,2266.614mil)(3204.567mil,2266.614mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [2.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.906mil < 7.874mil) Between Pad MCU-10(3240mil,2211.496mil) on Bottom Layer And Track (3204.567mil,1998.897mil)(3204.567mil,2266.614mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [2.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.906mil < 7.874mil) Between Pad MCU-11(3240mil,2180mil) on Bottom Layer And Track (3204.567mil,1998.897mil)(3204.567mil,2266.614mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [2.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.906mil < 7.874mil) Between Pad MCU-12(3240mil,2148.504mil) on Bottom Layer And Track (3204.567mil,1998.897mil)(3204.567mil,2266.614mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [2.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.906mil < 7.874mil) Between Pad MCU-13(3240mil,2117.008mil) on Bottom Layer And Track (3204.567mil,1998.897mil)(3204.567mil,2266.614mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [2.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.906mil < 7.874mil) Between Pad MCU-14(3240mil,2085.512mil) on Bottom Layer And Track (3204.567mil,1998.897mil)(3204.567mil,2266.614mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [2.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.906mil < 7.874mil) Between Pad MCU-15(3240mil,2054.015mil) on Bottom Layer And Track (3204.567mil,1998.897mil)(3204.567mil,2266.614mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [2.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.906mil < 7.874mil) Between Pad MCU-16(3240mil,2022.52mil) on Bottom Layer And Track (3204.567mil,1998.897mil)(3204.567mil,2266.614mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [2.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.906mil < 7.874mil) Between Pad MCU-17(3180.945mil,1963.464mil) on Bottom Layer And Track (2936.85mil,1998.897mil)(3204.567mil,1998.897mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [2.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.906mil < 7.874mil) Between Pad MCU-18(3149.449mil,1963.464mil) on Bottom Layer And Track (2936.85mil,1998.897mil)(3204.567mil,1998.897mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [2.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.906mil < 7.874mil) Between Pad MCU-19(3117.953mil,1963.464mil) on Bottom Layer And Track (2936.85mil,1998.897mil)(3204.567mil,1998.897mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [2.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.906mil < 7.874mil) Between Pad MCU-2(2991.968mil,2302.047mil) on Bottom Layer And Track (2936.85mil,2266.614mil)(3204.567mil,2266.614mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [2.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.906mil < 7.874mil) Between Pad MCU-20(3086.457mil,1963.464mil) on Bottom Layer And Track (2936.85mil,1998.897mil)(3204.567mil,1998.897mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [2.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.906mil < 7.874mil) Between Pad MCU-21(3054.961mil,1963.464mil) on Bottom Layer And Track (2936.85mil,1998.897mil)(3204.567mil,1998.897mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [2.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.906mil < 7.874mil) Between Pad MCU-22(3023.465mil,1963.464mil) on Bottom Layer And Track (2936.85mil,1998.897mil)(3204.567mil,1998.897mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [2.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.906mil < 7.874mil) Between Pad MCU-23(2991.968mil,1963.464mil) on Bottom Layer And Track (2936.85mil,1998.897mil)(3204.567mil,1998.897mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [2.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.906mil < 7.874mil) Between Pad MCU-24(2960.472mil,1963.464mil) on Bottom Layer And Track (2936.85mil,1998.897mil)(3204.567mil,1998.897mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [2.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.906mil < 7.874mil) Between Pad MCU-25(2901.417mil,2022.52mil) on Bottom Layer And Track (2936.85mil,1998.897mil)(2936.85mil,2266.614mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [2.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.906mil < 7.874mil) Between Pad MCU-26(2901.417mil,2054.015mil) on Bottom Layer And Track (2936.85mil,1998.897mil)(2936.85mil,2266.614mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [2.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.89mil < 7.874mil) Between Pad MCU-27(2901.417mil,2085.512mil) on Bottom Layer And Text "D3" (2860mil,2090mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [6.89mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.906mil < 7.874mil) Between Pad MCU-27(2901.417mil,2085.512mil) on Bottom Layer And Track (2936.85mil,1998.897mil)(2936.85mil,2266.614mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [2.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.89mil < 7.874mil) Between Pad MCU-28(2901.417mil,2117.008mil) on Bottom Layer And Text "D3" (2860mil,2090mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [6.89mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.906mil < 7.874mil) Between Pad MCU-28(2901.417mil,2117.008mil) on Bottom Layer And Track (2936.85mil,1998.897mil)(2936.85mil,2266.614mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [2.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.906mil < 7.874mil) Between Pad MCU-29(2901.417mil,2148.504mil) on Bottom Layer And Track (2936.85mil,1998.897mil)(2936.85mil,2266.614mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [2.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.906mil < 7.874mil) Between Pad MCU-3(3023.465mil,2302.047mil) on Bottom Layer And Track (2936.85mil,2266.614mil)(3204.567mil,2266.614mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [2.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.906mil < 7.874mil) Between Pad MCU-30(2901.417mil,2180mil) on Bottom Layer And Track (2936.85mil,1998.897mil)(2936.85mil,2266.614mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [2.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.906mil < 7.874mil) Between Pad MCU-31(2901.417mil,2211.496mil) on Bottom Layer And Track (2936.85mil,1998.897mil)(2936.85mil,2266.614mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [2.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.906mil < 7.874mil) Between Pad MCU-32(2901.417mil,2242.992mil) on Bottom Layer And Track (2936.85mil,1998.897mil)(2936.85mil,2266.614mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [2.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.906mil < 7.874mil) Between Pad MCU-4(3054.961mil,2302.047mil) on Bottom Layer And Track (2936.85mil,2266.614mil)(3204.567mil,2266.614mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [2.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.906mil < 7.874mil) Between Pad MCU-5(3086.457mil,2302.047mil) on Bottom Layer And Track (2936.85mil,2266.614mil)(3204.567mil,2266.614mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [2.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.814mil < 7.874mil) Between Pad MCU-6(3117.953mil,2302.047mil) on Bottom Layer And Text "C2" (3185mil,2335mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [2.814mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.906mil < 7.874mil) Between Pad MCU-6(3117.953mil,2302.047mil) on Bottom Layer And Track (2936.85mil,2266.614mil)(3204.567mil,2266.614mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [2.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 7.874mil) Between Pad MCU-7(3149.449mil,2302.047mil) on Bottom Layer And Text "C2" (3185mil,2335mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.906mil < 7.874mil) Between Pad MCU-7(3149.449mil,2302.047mil) on Bottom Layer And Track (2936.85mil,2266.614mil)(3204.567mil,2266.614mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [2.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 7.874mil) Between Pad MCU-8(3180.945mil,2302.047mil) on Bottom Layer And Text "C2" (3185mil,2335mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.906mil < 7.874mil) Between Pad MCU-8(3180.945mil,2302.047mil) on Bottom Layer And Track (2936.85mil,2266.614mil)(3204.567mil,2266.614mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [2.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.906mil < 7.874mil) Between Pad MCU-9(3240mil,2242.992mil) on Bottom Layer And Track (3204.567mil,1998.897mil)(3204.567mil,2266.614mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [2.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.224mil < 7.874mil) Between Pad MOTOR_DRV1-1(6712.992mil,1619.252mil) on Top Layer And Track (6513.386mil,1606.457mil)(6686.614mil,1606.457mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.224mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.224mil < 7.874mil) Between Pad MOTOR_DRV1-12(6712.992mil,1900.748mil) on Top Layer And Track (6513.386mil,1913.543mil)(6686.614mil,1913.543mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.224mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.224mil < 7.874mil) Between Pad MOTOR_DRV1-13(6487.008mil,1900.748mil) on Top Layer And Track (6513.386mil,1913.543mil)(6686.614mil,1913.543mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.224mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.221mil < 7.874mil) Between Pad MOTOR_DRV1-16(6487.008mil,1823.976mil) on Top Layer And Text "C36" (6450mil,1809.685mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.221mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 7.874mil) Between Pad MOTOR_DRV1-17(6487.008mil,1798.386mil) on Top Layer And Text "C36" (6450mil,1809.685mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 7.874mil) Between Pad MOTOR_DRV1-18(6487.008mil,1772.795mil) on Top Layer And Text "C36" (6450mil,1809.685mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 7.874mil) Between Pad MOTOR_DRV1-19(6487.008mil,1747.205mil) on Top Layer And Text "C36" (6450mil,1809.685mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.134mil < 7.874mil) Between Pad MOTOR_DRV1-19(6487.008mil,1747.205mil) on Top Layer And Text "C40" (6445mil,1730mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.134mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 7.874mil) Between Pad MOTOR_DRV1-20(6487.008mil,1721.614mil) on Top Layer And Text "C36" (6450mil,1809.685mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 7.874mil) Between Pad MOTOR_DRV1-20(6487.008mil,1721.614mil) on Top Layer And Text "C40" (6445mil,1730mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 7.874mil) Between Pad MOTOR_DRV1-21(6487.008mil,1696.024mil) on Top Layer And Text "C40" (6445mil,1730mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 7.874mil) Between Pad MOTOR_DRV1-22(6487.008mil,1670.433mil) on Top Layer And Text "C40" (6445mil,1730mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 7.874mil) Between Pad MOTOR_DRV1-22(6487.008mil,1670.433mil) on Top Layer And Text "R63" (6552.283mil,1660mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 7.874mil) Between Pad MOTOR_DRV1-23(6487.008mil,1644.842mil) on Top Layer And Text "C40" (6445mil,1730mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 7.874mil) Between Pad MOTOR_DRV1-23(6487.008mil,1644.842mil) on Top Layer And Text "R63" (6552.283mil,1660mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 7.874mil) Between Pad MOTOR_DRV1-24(6487.008mil,1619.252mil) on Top Layer And Text "R63" (6552.283mil,1660mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.224mil < 7.874mil) Between Pad MOTOR_DRV1-24(6487.008mil,1619.252mil) on Top Layer And Track (6513.386mil,1606.457mil)(6686.614mil,1606.457mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.224mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.224mil < 7.874mil) Between Pad MOTOR_DRV2-1(6717.559mil,2062.52mil) on Top Layer And Track (6517.953mil,2049.724mil)(6691.181mil,2049.724mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.224mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.224mil < 7.874mil) Between Pad MOTOR_DRV2-12(6717.559mil,2344.016mil) on Top Layer And Track (6517.953mil,2356.811mil)(6691.181mil,2356.811mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.224mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.224mil < 7.874mil) Between Pad MOTOR_DRV2-13(6491.575mil,2344.016mil) on Top Layer And Track (6517.953mil,2356.811mil)(6691.181mil,2356.811mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.224mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 7.874mil) Between Pad MOTOR_DRV2-18(6491.575mil,2216.063mil) on Top Layer And Text "C40" (6454.409mil,2205mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 7.874mil) Between Pad MOTOR_DRV2-19(6491.575mil,2190.472mil) on Top Layer And Text "C40" (6454.409mil,2205mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 7.874mil) Between Pad MOTOR_DRV2-20(6491.575mil,2164.882mil) on Top Layer And Text "C40" (6454.409mil,2205mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 7.874mil) Between Pad MOTOR_DRV2-21(6491.575mil,2139.291mil) on Top Layer And Text "C40" (6454.409mil,2205mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 7.874mil) Between Pad MOTOR_DRV2-22(6491.575mil,2113.701mil) on Top Layer And Text "C40" (6454.409mil,2205mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.224mil < 7.874mil) Between Pad MOTOR_DRV2-24(6491.575mil,2062.52mil) on Top Layer And Track (6517.953mil,2049.724mil)(6691.181mil,2049.724mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.224mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 7.874mil) Between Pad nSLEEP-1(6454.528mil,1540mil) on Top Layer And Track (6365mil,1513.425mil)(6477.165mil,1513.425mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 7.874mil) Between Pad nSLEEP-1(6454.528mil,1540mil) on Top Layer And Track (6365mil,1566.575mil)(6477.165mil,1566.575mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 7.874mil) Between Pad nSLEEP-1(6454.528mil,1540mil) on Top Layer And Track (6477.165mil,1513.425mil)(6477.165mil,1566.575mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 7.874mil) Between Pad nSLEEP-1(6559.528mil,2000mil) on Top Layer And Track (6470mil,1973.425mil)(6582.165mil,1973.425mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 7.874mil) Between Pad nSLEEP-1(6559.528mil,2000mil) on Top Layer And Track (6470mil,2026.575mil)(6582.165mil,2026.575mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 7.874mil) Between Pad nSLEEP-1(6559.528mil,2000mil) on Top Layer And Track (6582.165mil,1973.425mil)(6582.165mil,2026.575mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.866mil < 7.874mil) Between Pad nSLEEP-2(6395.472mil,1540mil) on Top Layer And Track (6365.984mil,1519.252mil)(6365.984mil,1560.591mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.866mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 7.874mil) Between Pad nSLEEP-2(6395.472mil,1540mil) on Top Layer And Track (6365mil,1513.425mil)(6477.165mil,1513.425mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 7.874mil) Between Pad nSLEEP-2(6395.472mil,1540mil) on Top Layer And Track (6365mil,1566.575mil)(6477.165mil,1566.575mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.978mil < 7.874mil) Between Pad nSLEEP-2(6500.472mil,2000mil) on Top Layer And Text "R49" (6400mil,1990mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.978mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.866mil < 7.874mil) Between Pad nSLEEP-2(6500.472mil,2000mil) on Top Layer And Track (6470.984mil,1979.252mil)(6470.984mil,2020.591mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.866mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 7.874mil) Between Pad nSLEEP-2(6500.472mil,2000mil) on Top Layer And Track (6470mil,1973.425mil)(6582.165mil,1973.425mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 7.874mil) Between Pad nSLEEP-2(6500.472mil,2000mil) on Top Layer And Track (6470mil,2026.575mil)(6582.165mil,2026.575mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5mil < 7.874mil) Between Pad PROG <-> RUN-1(3325mil,3010mil) on Multi-Layer And Track (3248mil,3050mil)(3605mil,3050mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.63mil < 7.874mil) Between Pad PROG <-> RUN-2(3425mil,3010mil) on Multi-Layer And Track (3248mil,3050mil)(3605mil,3050mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [7.63mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.63mil < 7.874mil) Between Pad PROG <-> RUN-3(3525mil,3010mil) on Multi-Layer And Track (3248mil,3050mil)(3605mil,3050mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [7.63mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.478mil < 7.874mil) Between Pad PROG <-> RUN-4(3325mil,2880mil) on Multi-Layer And Track (3248mil,2840mil)(3605mil,2840mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.478mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.478mil < 7.874mil) Between Pad PROG <-> RUN-5(3425mil,2880mil) on Multi-Layer And Track (3248mil,2840mil)(3605mil,2840mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.478mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.478mil < 7.874mil) Between Pad PROG <-> RUN-6(3525mil,2880mil) on Multi-Layer And Track (3248mil,2840mil)(3605mil,2840mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.478mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 7.874mil) Between Pad Q1_HEATER1-3(6781mil,1282mil) on Top Layer And Text "Q2_HEATER1" (6781mil,1282mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.961mil < 7.874mil) Between Pad Q1_HEATER2-4(6291mil,1133mil) on Top Layer And Text "R65_HEATER2" (6326.917mil,1091.494mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.961mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.961mil < 7.874mil) Between Pad Q1_HEATER3-4(5931mil,1133mil) on Top Layer And Text "R65_HEATER3" (5966.917mil,1091.494mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.961mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7mil < 7.874mil) Between Pad Q1_HEATER3-6(5931mil,1207mil) on Top Layer And Text "Q1_HEATER3" (5925mil,1230mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7mil < 7.874mil) Between Pad Q1_HEATER4-6(5583.717mil,1207mil) on Top Layer And Text "Q1_HEATER4" (5570mil,1230mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7mil < 7.874mil) Between Pad Q1_HEATER5-6(5228.283mil,1212mil) on Top Layer And Text "Q1_HEATER5" (5215mil,1235mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2mil < 7.874mil) Between Pad Q2_HEATER1-3(6781mil,1417mil) on Top Layer And Text "R53" (6770mil,1435mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.84mil < 7.874mil) Between Pad Q2_HEATER2-1(6189mil,1067mil) on Top Layer And Text "R66_HEATER2" (6098.51mil,1018.642mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.84mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 7.874mil) Between Pad Q2_HEATER2-2(6189mil,1030mil) on Top Layer And Text "R66_HEATER2" (6098.51mil,1018.642mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5mil < 7.874mil) Between Pad Q2_HEATER2-4(6291mil,993mil) on Top Layer And Text "Q2_HEATER2" (6326mil,998mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5mil < 7.874mil) Between Pad Q2_HEATER2-5(6291mil,1030mil) on Top Layer And Text "Q2_HEATER2" (6326mil,998mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 7.874mil) Between Pad Q2_HEATER3-2(5829mil,1030mil) on Top Layer And Text "R66_HEATER3" (5734.211mil,1012.811mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.811mil < 7.874mil) Between Pad Q2_HEATER3-3(5829mil,993mil) on Top Layer And Text "R66_HEATER3" (5734.211mil,1012.811mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.811mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5mil < 7.874mil) Between Pad Q2_HEATER3-5(5931mil,1030mil) on Top Layer And Text "Q2_HEATER3" (5966mil,1008.506mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 7.874mil) Between Pad Q2_HEATER4-2(5481.717mil,1030mil) on Top Layer And Text "R66_HEATER4" (5386.126mil,1012.811mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.811mil < 7.874mil) Between Pad Q2_HEATER4-3(5481.717mil,993mil) on Top Layer And Text "R66_HEATER4" (5386.126mil,1012.811mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.811mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.482mil < 7.874mil) Between Pad Q2_HEATER5-1(5126.283mil,1072mil) on Top Layer And Text "R66_HEATER5" (5025mil,1020mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.482mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 7.874mil) Between Pad Q2_HEATER5-2(5126.283mil,1035mil) on Top Layer And Text "R66_HEATER5" (5025mil,1020mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.278mil < 7.874mil) Between Pad Q2_HEATER5-3(5126.283mil,998mil) on Top Layer And Text "R66_HEATER5" (5025mil,1020mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.278mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.403mil < 7.874mil) Between Pad R100-1(4105mil,1837.284mil) on Bottom Layer And Text "R21" (4060mil,1852.716mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [3.403mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 7.874mil) Between Pad R100-2(4105mil,1872.716mil) on Bottom Layer And Text "R21" (4060mil,1852.716mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 7.874mil) Between Pad R1-2(5227.283mil,2990mil) on Bottom Layer And Text "C53" (5220mil,2975mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 7.874mil) Between Pad R15-2(6292.283mil,2805mil) on Bottom Layer And Text "C9" (6280mil,2830mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 7.874mil) Between Pad R20-1(3305mil,1702.716mil) on Bottom Layer And Text "C15" (3390mil,1705mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 7.874mil) Between Pad R20-1(3825mil,2172.716mil) on Bottom Layer And Text "C17" (3910mil,2150mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 7.874mil) Between Pad R21-1(4090mil,1945mil) on Bottom Layer And Text "R100" (4207mil,1911mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.695mil < 7.874mil) Between Pad R26-1(5075mil,2347.402mil) on Top Layer And Text "R25" (4960mil,2315mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.695mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.221mil < 7.874mil) Between Pad R28-2(6060mil,2360mil) on Top Layer And Text "R28" (6040mil,2385mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.221mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 7.874mil) Between Pad R30-2(5700mil,2282.284mil) on Top Layer And Text "R32" (5605mil,2270mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.765mil < 7.874mil) Between Pad R38-1(5380.472mil,1765mil) on Top Layer And Text "R38" (5360mil,1705mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.765mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.074mil < 7.874mil) Between Pad R38-2(5439.528mil,1765mil) on Top Layer And Text "C31" (5455mil,1745mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.074mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.765mil < 7.874mil) Between Pad R38-2(5439.528mil,1765mil) on Top Layer And Text "R38" (5360mil,1705mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.765mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.511mil < 7.874mil) Between Pad R39-2(5430mil,1800mil) on Top Layer And Track (5402.126mil,1784.685mil)(5417.874mil,1784.685mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.511mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.671mil < 7.874mil) Between Pad R40-1(5812.717mil,1805mil) on Top Layer And Text "R40" (5745mil,1755mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.671mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.6mil < 7.874mil) Between Pad R40-2(5777.283mil,1805mil) on Top Layer And Text "R40" (5745mil,1755mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 7.874mil) Between Pad R41-1(5225.433mil,1975mil) on Top Layer And Track (4575mil,1970mil)(6070mil,1970mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 7.874mil) Between Pad R41-2(5190mil,1975mil) on Top Layer And Track (4575mil,1970mil)(6070mil,1970mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 7.874mil) Between Pad R43-1(6605mil,2112.716mil) on Bottom Layer And Text "R78_MOT_DRV2" (6627.678mil,2116.109mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 7.874mil) Between Pad R43-2(6605mil,2077.284mil) on Bottom Layer And Text "R78_MOT_DRV2" (6627.678mil,2116.109mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.732mil < 7.874mil) Between Pad R48-1(6432.717mil,1840mil) on Top Layer And Text "R48" (6360.359mil,1858.543mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.732mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.732mil < 7.874mil) Between Pad R48-2(6397.283mil,1840mil) on Top Layer And Text "R48" (6360.359mil,1858.543mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.732mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.677mil < 7.874mil) Between Pad R49-1(6427.717mil,1590mil) on Top Layer And Track (6365mil,1566.575mil)(6477.165mil,1566.575mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.677mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.677mil < 7.874mil) Between Pad R49-2(6392.283mil,1590mil) on Top Layer And Track (6365mil,1566.575mil)(6477.165mil,1566.575mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.677mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 7.874mil) Between Pad R51-1(6432.717mil,1865mil) on Top Layer And Text "R48" (6360.359mil,1858.543mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 7.874mil) Between Pad R51-2(6397.283mil,1865mil) on Top Layer And Text "R48" (6360.359mil,1858.543mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 7.874mil) Between Pad R52-1(6397.283mil,1890mil) on Top Layer And Text "R48" (6360.359mil,1858.543mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 7.874mil) Between Pad R52-2(6432.717mil,1890mil) on Top Layer And Text "R48" (6360.359mil,1858.543mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.806mil < 7.874mil) Between Pad R58-1(6560mil,2417.716mil) on Top Layer And Text "MOTOR_DRV2" (6575mil,2370mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.806mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 7.874mil) Between Pad R58-1(6580mil,1965.433mil) on Top Layer And Track (6470mil,1973.425mil)(6582.165mil,1973.425mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 7.874mil) Between Pad R58-1(6580mil,1965.433mil) on Top Layer And Track (6582.165mil,1973.425mil)(6582.165mil,2026.575mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 7.874mil) Between Pad R58-2(6560mil,2382.284mil) on Top Layer And Text "MOTOR_DRV2" (6575mil,2370mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.083mil < 7.874mil) Between Pad R58-2(6580mil,1930mil) on Top Layer And Track (6513.386mil,1913.543mil)(6686.614mil,1913.543mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.083mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.324mil < 7.874mil) Between Pad R59-1(6625mil,2417.716mil) on Top Layer And Text "MOTOR_DRV2" (6575mil,2370mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.324mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 7.874mil) Between Pad R59-2(6625mil,2382.284mil) on Top Layer And Text "MOTOR_DRV2" (6575mil,2370mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.083mil < 7.874mil) Between Pad R59-2(6640mil,1930mil) on Top Layer And Track (6513.386mil,1913.543mil)(6686.614mil,1913.543mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.083mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.189mil < 7.874mil) Between Pad R60-1(6397.283mil,1970mil) on Top Layer And Text "R49" (6400mil,1990mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.189mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.981mil < 7.874mil) Between Pad R60-2(6432.717mil,1970mil) on Top Layer And Text "R49" (6400mil,1990mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.981mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.574mil < 7.874mil) Between Pad R61-2(6700mil,1927.284mil) on Top Layer And Track (6513.386mil,1913.543mil)(6686.614mil,1913.543mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.574mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.866mil < 7.874mil) Between Pad R62-1(6802.717mil,2035mil) on Top Layer And Track (6820.394mil,2027.126mil)(6820.394mil,2042.874mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.866mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 7.874mil) Between Pad R63-1(6569.567mil,1570mil) on Top Layer And Text "MOTOR_DRV1" (6570mil,1565mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 7.874mil) Between Pad R63-2(6605mil,1570mil) on Top Layer And Text "MOTOR_DRV1" (6570mil,1565mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.081mil < 7.874mil) Between Pad R64-2(6487.283mil,1545mil) on Top Layer And Track (6365mil,1566.575mil)(6477.165mil,1566.575mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.081mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 7.874mil) Between Pad R64-2(6487.283mil,1545mil) on Top Layer And Track (6477.165mil,1513.425mil)(6477.165mil,1566.575mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.081mil < 7.874mil) Between Pad R64-2(6592.283mil,1995mil) on Top Layer And Track (6470mil,1973.425mil)(6582.165mil,1973.425mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.081mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 7.874mil) Between Pad R64-2(6592.283mil,1995mil) on Top Layer And Track (6582.165mil,1973.425mil)(6582.165mil,2026.575mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.671mil < 7.874mil) Between Pad R65_HEATER4-1(5627.717mil,1065mil) on Top Layer And Text "Q2_HEATER4" (5622.717mil,1015mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.671mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 7.874mil) Between Pad R65_HEATER4-1(5627.717mil,1065mil) on Top Layer And Text "R65_HEATER4" (5625mil,1080mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.671mil < 7.874mil) Between Pad R65_HEATER4-2(5663.15mil,1065mil) on Top Layer And Text "Q2_HEATER4" (5622.717mil,1015mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.671mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 7.874mil) Between Pad R65_HEATER4-2(5663.15mil,1065mil) on Top Layer And Text "R65_HEATER4" (5625mil,1080mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 7.874mil) Between Pad R65_HEATER5-1(5272.283mil,1070mil) on Top Layer And Text "R65_HEATER5" (5270mil,1085mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 7.874mil) Between Pad R65_HEATER5-2(5307.717mil,1070mil) on Top Layer And Text "R65_HEATER5" (5270mil,1085mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 7.874mil) Between Pad R66_HEATER1-1(6837.283mil,1420mil) on Top Layer And Text "R53" (6770mil,1435mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.831mil < 7.874mil) Between Pad R66_HEATER2-1(6142.717mil,995mil) on Top Layer And Text "R66_HEATER2" (6098.51mil,1018.642mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.831mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.865mil < 7.874mil) Between Pad R66_HEATER2-2(6107.283mil,995mil) on Top Layer And Text "R66_HEATER2" (6098.51mil,1018.642mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.865mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1mil < 7.874mil) Between Pad R66_HEATER3-1(5782.717mil,995mil) on Top Layer And Text "R66_HEATER3" (5734.211mil,1012.811mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1mil < 7.874mil) Between Pad R66_HEATER3-2(5747.283mil,995mil) on Top Layer And Text "R66_HEATER3" (5734.211mil,1012.811mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1mil < 7.874mil) Between Pad R66_HEATER4-1(5435.433mil,995mil) on Top Layer And Text "R66_HEATER4" (5386.126mil,1012.811mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1mil < 7.874mil) Between Pad R66_HEATER4-2(5400mil,995mil) on Top Layer And Text "R66_HEATER4" (5386.126mil,1012.811mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.26mil < 7.874mil) Between Pad R66_HEATER5-1(5080mil,1000mil) on Top Layer And Text "R66_HEATER5" (5025mil,1020mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.26mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.189mil < 7.874mil) Between Pad R66_HEATER5-2(5044.567mil,1000mil) on Top Layer And Text "R66_HEATER5" (5025mil,1020mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.189mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 7.874mil) Between Pad R67-1(5600mil,2057.716mil) on Bottom Layer And Text "R67" (5645mil,2080mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 7.874mil) Between Pad R67-2(5600mil,2022.284mil) on Bottom Layer And Text "R67" (5645mil,2080mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 7.874mil) Between Pad R68-1(5232.717mil,1905mil) on Bottom Layer And Text "PEX2_ADDR" (5235mil,1910mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.671mil < 7.874mil) Between Pad R68-1(5522.717mil,2370mil) on Bottom Layer And Text "R68" (5535mil,2320mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [3.671mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 7.874mil) Between Pad R68-2(5197.283mil,1905mil) on Bottom Layer And Text "PEX2_ADDR" (5235mil,1910mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.939mil < 7.874mil) Between Pad R68-2(5487.283mil,2370mil) on Bottom Layer And Text "R68" (5535mil,2320mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [6.939mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 7.874mil) Between Pad R69-1(5427.283mil,2320mil) on Bottom Layer And Track (5440mil,2155mil)(5440mil,2350mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.891mil < 7.874mil) Between Pad R69-2(5285mil,2002.284mil) on Bottom Layer And Text "0" (5305mil,1955mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.891mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 7.874mil) Between Pad R69-2(5462.717mil,2320mil) on Bottom Layer And Text "R68" (5535mil,2320mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 7.874mil) Between Pad R70-1(5427.283mil,2265mil) on Bottom Layer And Track (5440mil,2155mil)(5440mil,2350mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.126mil < 7.874mil) Between Pad R71-1(5425mil,2205mil) on Bottom Layer And Track (5440mil,2155mil)(5440mil,2350mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [2.126mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.559mil < 7.874mil) Between Pad R71-2(5460.433mil,2205mil) on Bottom Layer And Track (5440mil,2155mil)(5440mil,2350mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [7.559mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 7.874mil) Between Pad R72-2(5382.717mil,2320mil) on Bottom Layer And Text "1" (5380mil,2305mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.41mil < 7.874mil) Between Pad R78_BST6V-1(5287.717mil,1975mil) on Top Layer And Text "C24" (5305mil,1970mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.41mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 7.874mil) Between Pad R78_BST6V-1(5287.717mil,1975mil) on Top Layer And Track (4575mil,1970mil)(6070mil,1970mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 7.874mil) Between Pad R78_BST6V-2(5252.283mil,1975mil) on Top Layer And Track (4575mil,1970mil)(6070mil,1970mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 7.874mil) Between Pad R87-1(5952.598mil,1740mil) on Top Layer And Text "R91" (5905mil,1730mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 7.874mil) Between Pad R88-1(5745mil,1857.716mil) on Top Layer And Text "R90" (5680mil,1860mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.284mil < 7.874mil) Between Pad R89-2(5875mil,1730.472mil) on Top Layer And Text "R91" (5905mil,1730mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.284mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 7.874mil) Between Pad R91-1(5915mil,1787.716mil) on Top Layer And Text "R93" (5910mil,1860mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.567mil < 7.874mil) Between Pad R91-2(5915mil,1752.284mil) on Top Layer And Track (5894.685mil,1752.126mil)(5894.685mil,1767.874mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.567mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.189mil < 7.874mil) Between Pad R92-1(5772.283mil,1925mil) on Top Layer And Track (5110mil,1945mil)(6080mil,1945mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.189mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.189mil < 7.874mil) Between Pad R92-2(5807.717mil,1925mil) on Top Layer And Track (5110mil,1945mil)(6080mil,1945mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.189mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 7.874mil) Between Pad R93-1(5875mil,1852.716mil) on Top Layer And Text "R92" (5855mil,1930mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.71mil < 7.874mil) Between Pad R94-1(5940.786mil,1925.416mil) on Top Layer And Track (5110mil,1945mil)(6080mil,1945mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.71mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.677mil < 7.874mil) Between Pad R96_HEATER1-1(6765mil,1317.284mil) on Bottom Layer And Track (6783.425mil,1275mil)(6783.425mil,1387.165mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [2.677mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.677mil < 7.874mil) Between Pad R96_HEATER1-2(6765mil,1352.716mil) on Bottom Layer And Track (6783.425mil,1275mil)(6783.425mil,1387.165mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [2.677mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 7.874mil) Between Pad R99-1(4102.283mil,1900mil) on Bottom Layer And Text "R100" (4207mil,1911mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 7.874mil) Between Pad R99-1(4102.283mil,1900mil) on Bottom Layer And Text "R21" (4060mil,1852.716mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 7.874mil) Between Pad R99-2(4137.717mil,1900mil) on Bottom Layer And Text "R100" (4207mil,1911mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 7.874mil) Between Pad R99-2(4137.717mil,1900mil) on Bottom Layer And Track (4139.134mil,1915mil)(4199.134mil,1915mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.89mil < 7.874mil) Between Pad RST-2(3677.008mil,2992.48mil) on Bottom Layer And Track (3664.213mil,2954.095mil)(3664.213mil,2966.89mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [6.89mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.934mil < 7.874mil) Between Pad RST-2(3802.992mil,2992.48mil) on Bottom Layer And Track (3815.787mil,2954.095mil)(3815.787mil,2966.89mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [6.934mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.628mil < 7.874mil) Between Pad U10-1(4765mil,2465mil) on Bottom Layer And Track (4587.835mil,2484.488mil)(4717.756mil,2484.488mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.628mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.677mil < 7.874mil) Between Pad U10-1(4765mil,2465mil) on Bottom Layer And Track (4717.756mil,2484.488mil)(4737.441mil,2484.488mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [3.677mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.628mil < 7.874mil) Between Pad U10-4(4765mil,2315mil) on Bottom Layer And Track (4587.835mil,2295.512mil)(4717.756mil,2295.512mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.628mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.677mil < 7.874mil) Between Pad U10-4(4765mil,2315mil) on Bottom Layer And Track (4717.756mil,2295.512mil)(4737.441mil,2295.512mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [3.677mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 7.874mil) Between Pad U10-5(4560.276mil,2315mil) on Bottom Layer And Text "C43" (4530mil,2325mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.677mil < 7.874mil) Between Pad U10-5(4560.276mil,2315mil) on Bottom Layer And Track (4587.835mil,2295.512mil)(4717.756mil,2295.512mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [3.677mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.677mil < 7.874mil) Between Pad U10-8(4560.276mil,2465mil) on Bottom Layer And Track (4587.835mil,2484.488mil)(4717.756mil,2484.488mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [3.677mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.628mil < 7.874mil) Between Pad U2-1(6602.362mil,2955mil) on Bottom Layer And Track (6425.197mil,2974.488mil)(6555.118mil,2974.488mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.628mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.677mil < 7.874mil) Between Pad U2-1(6602.362mil,2955mil) on Bottom Layer And Track (6555.118mil,2974.488mil)(6574.803mil,2974.488mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [3.677mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.628mil < 7.874mil) Between Pad U2-4(6602.362mil,2805mil) on Bottom Layer And Track (6425.197mil,2785.512mil)(6555.118mil,2785.512mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.628mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.677mil < 7.874mil) Between Pad U2-4(6602.362mil,2805mil) on Bottom Layer And Track (6555.118mil,2785.512mil)(6574.803mil,2785.512mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [3.677mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.677mil < 7.874mil) Between Pad U2-5(6397.638mil,2805mil) on Bottom Layer And Track (6425.197mil,2785.512mil)(6555.118mil,2785.512mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [3.677mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.677mil < 7.874mil) Between Pad U2-8(6397.638mil,2955mil) on Bottom Layer And Track (6425.197mil,2974.488mil)(6555.118mil,2974.488mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [3.677mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 7.874mil) Between Pad U3-1(4134.134mil,1940mil) on Bottom Layer And Text "R100" (4207mil,1911mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 7.874mil) Between Pad U3-3(4134.134mil,1991.181mil) on Bottom Layer And Text "C10" (4150mil,2020mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 7.874mil) Between Pad U3-4(4205mil,1991.181mil) on Bottom Layer And Text "C10" (4150mil,2020mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 7.874mil) Between Pad U3-5(4205mil,1940mil) on Bottom Layer And Text "R100" (4207mil,1911mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 7.874mil) Between Pad U4-1(4123.819mil,2105mil) on Bottom Layer And Text "C11" (4110mil,2130mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.784mil < 7.874mil) Between Pad U6-1(5486.614mil,1703.228mil) on Bottom Layer And Track (5493.11mil,1661.89mil)(5493.11mil,1689.449mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.784mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.784mil < 7.874mil) Between Pad U6-1(5756.772mil,2138.386mil) on Bottom Layer And Track (5770.551mil,2131.89mil)(5798.11mil,2131.89mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.784mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 7.874mil) Between Pad U6-10(5400.591mil,1891.614mil) on Bottom Layer And Track (5260mil,1915mil)(5425mil,1915mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 7.874mil) Between Pad U6-11(5375mil,1891.614mil) on Bottom Layer And Track (5260mil,1915mil)(5425mil,1915mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 7.874mil) Between Pad U6-12(5349.409mil,1891.614mil) on Bottom Layer And Track (5260mil,1915mil)(5425mil,1915mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 7.874mil) Between Pad U6-13(5323.819mil,1891.614mil) on Bottom Layer And Track (5260mil,1915mil)(5425mil,1915mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.784mil < 7.874mil) Between Pad U6-14(5298.228mil,1891.614mil) on Bottom Layer And Track (5256.89mil,1898.11mil)(5284.449mil,1898.11mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.784mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 7.874mil) Between Pad U6-14(5298.228mil,1891.614mil) on Bottom Layer And Track (5260mil,1915mil)(5425mil,1915mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.784mil < 7.874mil) Between Pad U6-14(5568.386mil,2326.772mil) on Bottom Layer And Track (5561.89mil,2340.551mil)(5561.89mil,2368.11mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.784mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 7.874mil) Between Pad U6-15(5263.386mil,1856.772mil) on Bottom Layer And Text "R97" (5242mil,1846mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.784mil < 7.874mil) Between Pad U6-15(5263.386mil,1856.772mil) on Bottom Layer And Track (5256.89mil,1870.551mil)(5256.89mil,1898.11mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.784mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.784mil < 7.874mil) Between Pad U6-15(5603.228mil,2361.614mil) on Bottom Layer And Track (5561.89mil,2368.11mil)(5589.449mil,2368.11mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.784mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.373mil < 7.874mil) Between Pad U6-16(5263.386mil,1831.181mil) on Bottom Layer And Text "R97" (5242mil,1846mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [3.373mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.784mil < 7.874mil) Between Pad U6-21(5263.386mil,1703.228mil) on Bottom Layer And Track (5256.89mil,1661.89mil)(5256.89mil,1689.449mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.784mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.784mil < 7.874mil) Between Pad U6-21(5756.772mil,2361.614mil) on Bottom Layer And Track (5770.551mil,2368.11mil)(5798.11mil,2368.11mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.784mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.784mil < 7.874mil) Between Pad U6-22(5298.228mil,1668.386mil) on Bottom Layer And Track (5256.89mil,1661.89mil)(5284.449mil,1661.89mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.784mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.784mil < 7.874mil) Between Pad U6-22(5791.614mil,2326.772mil) on Bottom Layer And Track (5798.11mil,2340.551mil)(5798.11mil,2368.11mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.784mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.532mil < 7.874mil) Between Pad U6-23(5323.819mil,1668.386mil) on Bottom Layer And Text "U6" (5365mil,1610mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [3.532mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.395mil < 7.874mil) Between Pad U6-24(5349.409mil,1668.386mil) on Bottom Layer And Text "U6" (5365mil,1610mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [3.395mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.097mil < 7.874mil) Between Pad U6-25(5375mil,1668.386mil) on Bottom Layer And Text "U6" (5365mil,1610mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.097mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.784mil < 7.874mil) Between Pad U6-28(5451.772mil,1668.386mil) on Bottom Layer And Track (5465.551mil,1661.89mil)(5493.11mil,1661.89mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.784mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.784mil < 7.874mil) Between Pad U6-28(5791.614mil,2173.228mil) on Bottom Layer And Track (5798.11mil,2131.89mil)(5798.11mil,2159.449mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.784mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 7.874mil) Between Pad U6-4(5486.614mil,1780mil) on Bottom Layer And Text "R98" (5504mil,1857mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 7.874mil) Between Pad U6-5(5486.614mil,1805.591mil) on Bottom Layer And Text "R98" (5504mil,1857mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 7.874mil) Between Pad U6-6(5486.614mil,1831.181mil) on Bottom Layer And Text "R98" (5504mil,1857mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 7.874mil) Between Pad U6-7(5486.614mil,1856.772mil) on Bottom Layer And Text "R98" (5504mil,1857mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.784mil < 7.874mil) Between Pad U6-7(5486.614mil,1856.772mil) on Bottom Layer And Track (5493.11mil,1870.551mil)(5493.11mil,1898.11mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.784mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.784mil < 7.874mil) Between Pad U6-7(5603.228mil,2138.386mil) on Bottom Layer And Track (5561.89mil,2131.89mil)(5589.449mil,2131.89mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.784mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.784mil < 7.874mil) Between Pad U6-8(5451.772mil,1891.614mil) on Bottom Layer And Track (5465.551mil,1898.11mil)(5493.11mil,1898.11mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.784mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.784mil < 7.874mil) Between Pad U6-8(5568.386mil,2173.228mil) on Bottom Layer And Track (5561.89mil,2131.89mil)(5561.89mil,2159.449mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.784mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 7.874mil) Between Pad U6-9(5426.181mil,1891.614mil) on Bottom Layer And Track (5260mil,1915mil)(5425mil,1915mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 7.874mil) Between Pad U6-9(5426.181mil,1891.614mil) on Bottom Layer And Track (5425mil,1915mil)(5440mil,1930mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.48mil < 7.874mil) Between Pad U9-1(4770.315mil,2209.803mil) on Bottom Layer And Track (4813mil,2240mil)(4813mil,2250mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [7.48mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.48mil < 7.874mil) Between Pad U9-8(4559.685mil,2209.803mil) on Bottom Layer And Track (4518mil,2240mil)(4518mil,2250mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [7.48mil]
Rule Violations :413

Processing Rule : Silk to Silk (Clearance=0mil) (All),(All)
Rule Violations :0

Processing Rule : Net Antennae (Tolerance=0mil) (All)
Rule Violations :0

Processing Rule : Board Clearance Constraint (Gap=0mil) (All)
   Violation between Board Outline Clearance(Outline Edge): (5mil < 19.685mil) Between Arc (3325mil,3080mil) on Bottom Overlay And Board Edge 
   Violation between Board Outline Clearance(Cutout Edge): (19.41mil < 19.685mil) Between Board Cutout (Multi-Layer)Region (0 hole(s)) Multi-Layer And Pad R54-1(6905mil,1942.402mil) on Top Layer 
   Violation between Board Outline Clearance(Cutout Edge): (19.41mil < 19.685mil) Between Board Cutout (Multi-Layer)Region (0 hole(s)) Multi-Layer And Pad R54-2(6905mil,1867.598mil) on Top Layer 
   Violation between Board Outline Clearance(Cutout Edge): (19.41mil < 19.685mil) Between Board Cutout (Multi-Layer)Region (0 hole(s)) Multi-Layer And Pad R57-1(6905mil,1997.598mil) on Top Layer 
   Violation between Board Outline Clearance(Cutout Edge): (19.41mil < 19.685mil) Between Board Cutout (Multi-Layer)Region (0 hole(s)) Multi-Layer And Pad R57-2(6905mil,2072.402mil) on Top Layer 
   Violation between Board Outline Clearance(Cutout Edge): (Collision < 19.685mil) Between Board Cutout (Multi-Layer)Region (0 hole(s)) Multi-Layer And Text "R54" (6980mil,1860mil) on Top Overlay 
   Violation between Board Outline Clearance(Cutout Edge): (Collision < 19.685mil) Between Board Cutout (Multi-Layer)Region (0 hole(s)) Multi-Layer And Text "R57" (6980mil,1935mil) on Top Overlay 
   Violation between Board Outline Clearance(Cutout Edge): (16.457mil < 19.685mil) Between Board Cutout (Multi-Layer)Region (0 hole(s)) Multi-Layer And Track (6929.606mil,1897.126mil)(6929.606mil,1912.874mil) on Top Overlay 
   Violation between Board Outline Clearance(Cutout Edge): (16.457mil < 19.685mil) Between Board Cutout (Multi-Layer)Region (0 hole(s)) Multi-Layer And Track (6929.606mil,2027.126mil)(6929.606mil,2042.874mil) on Top Overlay 
   Violation between Board Outline Clearance(Cutout Edge): (18.189mil < 19.685mil) Between Board Cutout (Multi-Layer)Region (0 hole(s)) Multi-Layer And Via (6920mil,1970mil) from Top Layer to Bottom Layer 
   Violation between Board Outline Clearance(Outline Edge): (Collision < 19.685mil) Between Board Edge And Text "C55" (5505mil,3535mil) on Bottom Overlay 
   Violation between Board Outline Clearance(Outline Edge): (9.98mil < 19.685mil) Between Board Edge And Text "R66_HEATER1" (6875mil,1360mil) on Top Overlay 
   Violation between Board Outline Clearance(Outline Edge): (Collision < 19.685mil) Between Board Edge And Text "R95" (5715mil,3530mil) on Bottom Overlay 
   Violation between Board Outline Clearance(Outline Edge): (18.189mil < 19.685mil) Between Board Edge And Via (5895mil,965mil) from Top Layer to Bottom Layer 
   Violation between Board Outline Clearance(Outline Edge): (18.189mil < 19.685mil) Between Board Edge And Via (5930mil,965mil) from Top Layer to Bottom Layer 
   Violation between Board Outline Clearance(Outline Edge): (18.189mil < 19.685mil) Between Board Edge And Via (5965mil,965mil) from Top Layer to Bottom Layer 
   Violation between Board Outline Clearance(Outline Edge): (18.189mil < 19.685mil) Between Board Edge And Via (6260mil,965mil) from Top Layer to Bottom Layer 
   Violation between Board Outline Clearance(Outline Edge): (18.189mil < 19.685mil) Between Board Edge And Via (6293.779mil,965mil) from Top Layer to Bottom Layer 
   Violation between Board Outline Clearance(Outline Edge): (18.189mil < 19.685mil) Between Board Edge And Via (6330mil,965mil) from Top Layer to Bottom Layer 
Rule Violations :19

Processing Rule : Height Constraint (Min=0mil) (Max=1000mil) (Prefered=500mil) (All)
Rule Violations :0


Violations Detected : 500
Waived Violations : 0
Time Elapsed        : 00:00:03