
--library IEEE;
--use IEEE.STD_LOGIC_1164.ALL;


--entity testbench_FF_D is
----  Port ( );
--end testbench_FF_D;

--architecture Behavioral of testbench_FF_D is
--    component FF_D is
--        Port ( d : in STD_LOGIC;
--               en : in std_logic;
--               q : out STD_LOGIC;
--               r : in STD_LOGIC;
--               clk : in STD_LOGIC);
--    end testbench_FF_D;
    
--    signal tb_reset : std_logic :='0';
--    signal tb_clock : std_logic :='0';
--    signal tb_debounce_input : std_logic :='0';
--    signal tb_debounce_output : std_logic;
--    constant clk_period: time :=  30 ns; 
    
--begin

--    tb_clock <= not(tb_clock) after clk_period; --T=100uS

--    process
    
--    begin
    
    
--    end process;

--end Behavioral;
