{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1701026657507 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1701026657507 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Nov 26 22:24:17 2023 " "Processing started: Sun Nov 26 22:24:17 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1701026657507 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701026657507 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off hw4 -c hw4 " "Command: quartus_map --read_settings_files=on --write_settings_files=off hw4 -c hw4" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701026657507 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1701026657709 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1701026657709 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/lfsr_gen.sv 1 1 " "Found 1 design units, including 1 entities, in source file src/lfsr_gen.sv" { { "Info" "ISGN_ENTITY_NAME" "1 LFSR_gen " "Found entity 1: LFSR_gen" {  } { { "src/LFSR_gen.sv" "" { Text "E:/lr4/hw4/src/LFSR_gen.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701026663988 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701026663988 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/lfsr_gal.sv 1 1 " "Found 1 design units, including 1 entities, in source file src/lfsr_gal.sv" { { "Info" "ISGN_ENTITY_NAME" "1 LFSR_GAL " "Found entity 1: LFSR_GAL" {  } { { "src/LFSR_GAL.sv" "" { Text "E:/lr4/hw4/src/LFSR_GAL.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701026663989 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701026663989 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/moore_overlapped.sv 1 1 " "Found 1 design units, including 1 entities, in source file src/moore_overlapped.sv" { { "Info" "ISGN_ENTITY_NAME" "1 moore_overlapped " "Found entity 1: moore_overlapped" {  } { { "src/moore_overlapped.sv" "" { Text "E:/lr4/hw4/src/moore_overlapped.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701026663989 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701026663989 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/mealy_overlapped.sv 1 1 " "Found 1 design units, including 1 entities, in source file src/mealy_overlapped.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mealy_overlapped " "Found entity 1: mealy_overlapped" {  } { { "src/mealy_overlapped.sv" "" { Text "E:/lr4/hw4/src/mealy_overlapped.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701026663990 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701026663990 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/moore_unique.sv 1 1 " "Found 1 design units, including 1 entities, in source file src/moore_unique.sv" { { "Info" "ISGN_ENTITY_NAME" "1 moore_unique " "Found entity 1: moore_unique" {  } { { "src/moore_unique.sv" "" { Text "E:/lr4/hw4/src/moore_unique.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701026663991 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701026663991 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/top_overlapped.sv 1 1 " "Found 1 design units, including 1 entities, in source file src/top_overlapped.sv" { { "Info" "ISGN_ENTITY_NAME" "1 top_overlapped " "Found entity 1: top_overlapped" {  } { { "src/top_overlapped.sv" "" { Text "E:/lr4/hw4/src/top_overlapped.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701026663992 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701026663992 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/top_unique.sv 1 1 " "Found 1 design units, including 1 entities, in source file src/top_unique.sv" { { "Info" "ISGN_ENTITY_NAME" "1 top_unique " "Found entity 1: top_unique" {  } { { "src/top_unique.sv" "" { Text "E:/lr4/hw4/src/top_unique.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701026663993 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701026663993 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/mealy_unique.sv 1 1 " "Found 1 design units, including 1 entities, in source file src/mealy_unique.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mealy_unique " "Found entity 1: mealy_unique" {  } { { "src/mealy_unique.sv" "" { Text "E:/lr4/hw4/src/mealy_unique.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701026663994 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701026663994 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/gen_overlapped.sv 1 1 " "Found 1 design units, including 1 entities, in source file src/gen_overlapped.sv" { { "Info" "ISGN_ENTITY_NAME" "1 gen_overlapped " "Found entity 1: gen_overlapped" {  } { { "src/gen_overlapped.sv" "" { Text "E:/lr4/hw4/src/gen_overlapped.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701026663995 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701026663995 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/top_gen_overlapped.sv 1 1 " "Found 1 design units, including 1 entities, in source file src/top_gen_overlapped.sv" { { "Info" "ISGN_ENTITY_NAME" "1 top_gen_overlapped " "Found entity 1: top_gen_overlapped" {  } { { "src/top_gen_overlapped.sv" "" { Text "E:/lr4/hw4/src/top_gen_overlapped.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701026663995 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701026663995 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/gen_unique.sv 1 1 " "Found 1 design units, including 1 entities, in source file src/gen_unique.sv" { { "Info" "ISGN_ENTITY_NAME" "1 gen_unique " "Found entity 1: gen_unique" {  } { { "src/gen_unique.sv" "" { Text "E:/lr4/hw4/src/gen_unique.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701026663996 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701026663996 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/top_gen_unique.sv 1 1 " "Found 1 design units, including 1 entities, in source file src/top_gen_unique.sv" { { "Info" "ISGN_ENTITY_NAME" "1 top_gen_unique " "Found entity 1: top_gen_unique" {  } { { "src/top_gen_unique.sv" "" { Text "E:/lr4/hw4/src/top_gen_unique.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701026663997 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701026663997 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "top_gen_overlapped " "Elaborating entity \"top_gen_overlapped\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1701026664016 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "gen_overlapped gen_overlapped:UUT " "Elaborating entity \"gen_overlapped\" for hierarchy \"gen_overlapped:UUT\"" {  } { { "src/top_gen_overlapped.sv" "UUT" { Text "E:/lr4/hw4/src/top_gen_overlapped.sv" 7 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701026664018 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LFSR_GAL gen_overlapped:UUT\|LFSR_GAL:U1 " "Elaborating entity \"LFSR_GAL\" for hierarchy \"gen_overlapped:UUT\|LFSR_GAL:U1\"" {  } { { "src/gen_overlapped.sv" "U1" { Text "E:/lr4/hw4/src/gen_overlapped.sv" 11 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701026664018 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "reg_gal LFSR_GAL.sv(12) " "Verilog HDL Always Construct warning at LFSR_GAL.sv(12): inferring latch(es) for variable \"reg_gal\", which holds its previous value in one or more paths through the always construct" {  } { { "src/LFSR_GAL.sv" "" { Text "E:/lr4/hw4/src/LFSR_GAL.sv" 12 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1701026664029 "|top_gen_overlapped|gen_overlapped:UUT|LFSR_GAL:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_gal\[6\] LFSR_GAL.sv(12) " "Inferred latch for \"reg_gal\[6\]\" at LFSR_GAL.sv(12)" {  } { { "src/LFSR_GAL.sv" "" { Text "E:/lr4/hw4/src/LFSR_GAL.sv" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701026664029 "|top_gen_overlapped|gen_overlapped:UUT|LFSR_GAL:U1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "moore_overlapped gen_overlapped:UUT\|moore_overlapped:U4 " "Elaborating entity \"moore_overlapped\" for hierarchy \"gen_overlapped:UUT\|moore_overlapped:U4\"" {  } { { "src/gen_overlapped.sv" "U4" { Text "E:/lr4/hw4/src/gen_overlapped.sv" 15 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701026664057 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "textstate moore_overlapped.sv(35) " "Verilog HDL or VHDL warning at moore_overlapped.sv(35): object \"textstate\" assigned a value but never read" {  } { { "src/moore_overlapped.sv" "" { Text "E:/lr4/hw4/src/moore_overlapped.sv" 35 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1701026664057 "|top_gen_overlapped|gen_overlapped:UUT|moore_overlapped:U4"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "3 1 moore_overlapped.sv(32) " "Verilog HDL assignment warning at moore_overlapped.sv(32): truncated value with size 3 to match size of target (1)" {  } { { "src/moore_overlapped.sv" "" { Text "E:/lr4/hw4/src/moore_overlapped.sv" 32 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701026664058 "|top_gen_overlapped|gen_overlapped:UUT|moore_overlapped:U4"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mealy_overlapped gen_overlapped:UUT\|mealy_overlapped:U5 " "Elaborating entity \"mealy_overlapped\" for hierarchy \"gen_overlapped:UUT\|mealy_overlapped:U5\"" {  } { { "src/gen_overlapped.sv" "U5" { Text "E:/lr4/hw4/src/gen_overlapped.sv" 16 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701026664063 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "3 " "3 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1701026664299 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "F0 GND " "Pin \"F0\" is stuck at GND" {  } { { "src/top_gen_overlapped.sv" "" { Text "E:/lr4/hw4/src/top_gen_overlapped.sv" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701026664307 "|top_gen_overlapped|F0"} { "Warning" "WMLS_MLS_STUCK_PIN" "F1 GND " "Pin \"F1\" is stuck at GND" {  } { { "src/top_gen_overlapped.sv" "" { Text "E:/lr4/hw4/src/top_gen_overlapped.sv" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701026664307 "|top_gen_overlapped|F1"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1701026664307 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "11 " "11 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1701026664310 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1701026664397 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701026664397 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "50 " "Design contains 50 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "D1\[0\] " "No output dependent on input pin \"D1\[0\]\"" {  } { { "src/top_gen_overlapped.sv" "" { Text "E:/lr4/hw4/src/top_gen_overlapped.sv" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1701026664417 "|top_gen_overlapped|D1[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "D1\[1\] " "No output dependent on input pin \"D1\[1\]\"" {  } { { "src/top_gen_overlapped.sv" "" { Text "E:/lr4/hw4/src/top_gen_overlapped.sv" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1701026664417 "|top_gen_overlapped|D1[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "D1\[2\] " "No output dependent on input pin \"D1\[2\]\"" {  } { { "src/top_gen_overlapped.sv" "" { Text "E:/lr4/hw4/src/top_gen_overlapped.sv" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1701026664417 "|top_gen_overlapped|D1[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "D1\[3\] " "No output dependent on input pin \"D1\[3\]\"" {  } { { "src/top_gen_overlapped.sv" "" { Text "E:/lr4/hw4/src/top_gen_overlapped.sv" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1701026664417 "|top_gen_overlapped|D1[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "D1\[4\] " "No output dependent on input pin \"D1\[4\]\"" {  } { { "src/top_gen_overlapped.sv" "" { Text "E:/lr4/hw4/src/top_gen_overlapped.sv" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1701026664417 "|top_gen_overlapped|D1[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "D1\[5\] " "No output dependent on input pin \"D1\[5\]\"" {  } { { "src/top_gen_overlapped.sv" "" { Text "E:/lr4/hw4/src/top_gen_overlapped.sv" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1701026664417 "|top_gen_overlapped|D1[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "D1\[6\] " "No output dependent on input pin \"D1\[6\]\"" {  } { { "src/top_gen_overlapped.sv" "" { Text "E:/lr4/hw4/src/top_gen_overlapped.sv" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1701026664417 "|top_gen_overlapped|D1[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "D1\[7\] " "No output dependent on input pin \"D1\[7\]\"" {  } { { "src/top_gen_overlapped.sv" "" { Text "E:/lr4/hw4/src/top_gen_overlapped.sv" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1701026664417 "|top_gen_overlapped|D1[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "D1\[8\] " "No output dependent on input pin \"D1\[8\]\"" {  } { { "src/top_gen_overlapped.sv" "" { Text "E:/lr4/hw4/src/top_gen_overlapped.sv" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1701026664417 "|top_gen_overlapped|D1[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "D1\[9\] " "No output dependent on input pin \"D1\[9\]\"" {  } { { "src/top_gen_overlapped.sv" "" { Text "E:/lr4/hw4/src/top_gen_overlapped.sv" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1701026664417 "|top_gen_overlapped|D1[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "D1\[10\] " "No output dependent on input pin \"D1\[10\]\"" {  } { { "src/top_gen_overlapped.sv" "" { Text "E:/lr4/hw4/src/top_gen_overlapped.sv" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1701026664417 "|top_gen_overlapped|D1[10]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "D1\[11\] " "No output dependent on input pin \"D1\[11\]\"" {  } { { "src/top_gen_overlapped.sv" "" { Text "E:/lr4/hw4/src/top_gen_overlapped.sv" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1701026664417 "|top_gen_overlapped|D1[11]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "D1\[12\] " "No output dependent on input pin \"D1\[12\]\"" {  } { { "src/top_gen_overlapped.sv" "" { Text "E:/lr4/hw4/src/top_gen_overlapped.sv" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1701026664417 "|top_gen_overlapped|D1[12]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "D1\[13\] " "No output dependent on input pin \"D1\[13\]\"" {  } { { "src/top_gen_overlapped.sv" "" { Text "E:/lr4/hw4/src/top_gen_overlapped.sv" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1701026664417 "|top_gen_overlapped|D1[13]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "D1\[14\] " "No output dependent on input pin \"D1\[14\]\"" {  } { { "src/top_gen_overlapped.sv" "" { Text "E:/lr4/hw4/src/top_gen_overlapped.sv" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1701026664417 "|top_gen_overlapped|D1[14]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "D1\[15\] " "No output dependent on input pin \"D1\[15\]\"" {  } { { "src/top_gen_overlapped.sv" "" { Text "E:/lr4/hw4/src/top_gen_overlapped.sv" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1701026664417 "|top_gen_overlapped|D1[15]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "D2\[0\] " "No output dependent on input pin \"D2\[0\]\"" {  } { { "src/top_gen_overlapped.sv" "" { Text "E:/lr4/hw4/src/top_gen_overlapped.sv" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1701026664417 "|top_gen_overlapped|D2[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "D2\[1\] " "No output dependent on input pin \"D2\[1\]\"" {  } { { "src/top_gen_overlapped.sv" "" { Text "E:/lr4/hw4/src/top_gen_overlapped.sv" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1701026664417 "|top_gen_overlapped|D2[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "D2\[2\] " "No output dependent on input pin \"D2\[2\]\"" {  } { { "src/top_gen_overlapped.sv" "" { Text "E:/lr4/hw4/src/top_gen_overlapped.sv" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1701026664417 "|top_gen_overlapped|D2[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "D2\[3\] " "No output dependent on input pin \"D2\[3\]\"" {  } { { "src/top_gen_overlapped.sv" "" { Text "E:/lr4/hw4/src/top_gen_overlapped.sv" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1701026664417 "|top_gen_overlapped|D2[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "D2\[4\] " "No output dependent on input pin \"D2\[4\]\"" {  } { { "src/top_gen_overlapped.sv" "" { Text "E:/lr4/hw4/src/top_gen_overlapped.sv" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1701026664417 "|top_gen_overlapped|D2[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "D2\[5\] " "No output dependent on input pin \"D2\[5\]\"" {  } { { "src/top_gen_overlapped.sv" "" { Text "E:/lr4/hw4/src/top_gen_overlapped.sv" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1701026664417 "|top_gen_overlapped|D2[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "D2\[6\] " "No output dependent on input pin \"D2\[6\]\"" {  } { { "src/top_gen_overlapped.sv" "" { Text "E:/lr4/hw4/src/top_gen_overlapped.sv" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1701026664417 "|top_gen_overlapped|D2[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "D2\[7\] " "No output dependent on input pin \"D2\[7\]\"" {  } { { "src/top_gen_overlapped.sv" "" { Text "E:/lr4/hw4/src/top_gen_overlapped.sv" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1701026664417 "|top_gen_overlapped|D2[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "D2\[8\] " "No output dependent on input pin \"D2\[8\]\"" {  } { { "src/top_gen_overlapped.sv" "" { Text "E:/lr4/hw4/src/top_gen_overlapped.sv" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1701026664417 "|top_gen_overlapped|D2[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "D2\[9\] " "No output dependent on input pin \"D2\[9\]\"" {  } { { "src/top_gen_overlapped.sv" "" { Text "E:/lr4/hw4/src/top_gen_overlapped.sv" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1701026664417 "|top_gen_overlapped|D2[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "D2\[10\] " "No output dependent on input pin \"D2\[10\]\"" {  } { { "src/top_gen_overlapped.sv" "" { Text "E:/lr4/hw4/src/top_gen_overlapped.sv" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1701026664417 "|top_gen_overlapped|D2[10]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "D2\[11\] " "No output dependent on input pin \"D2\[11\]\"" {  } { { "src/top_gen_overlapped.sv" "" { Text "E:/lr4/hw4/src/top_gen_overlapped.sv" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1701026664417 "|top_gen_overlapped|D2[11]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "D2\[12\] " "No output dependent on input pin \"D2\[12\]\"" {  } { { "src/top_gen_overlapped.sv" "" { Text "E:/lr4/hw4/src/top_gen_overlapped.sv" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1701026664417 "|top_gen_overlapped|D2[12]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "D2\[13\] " "No output dependent on input pin \"D2\[13\]\"" {  } { { "src/top_gen_overlapped.sv" "" { Text "E:/lr4/hw4/src/top_gen_overlapped.sv" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1701026664417 "|top_gen_overlapped|D2[13]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "D2\[14\] " "No output dependent on input pin \"D2\[14\]\"" {  } { { "src/top_gen_overlapped.sv" "" { Text "E:/lr4/hw4/src/top_gen_overlapped.sv" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1701026664417 "|top_gen_overlapped|D2[14]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "D2\[15\] " "No output dependent on input pin \"D2\[15\]\"" {  } { { "src/top_gen_overlapped.sv" "" { Text "E:/lr4/hw4/src/top_gen_overlapped.sv" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1701026664417 "|top_gen_overlapped|D2[15]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "D3\[0\] " "No output dependent on input pin \"D3\[0\]\"" {  } { { "src/top_gen_overlapped.sv" "" { Text "E:/lr4/hw4/src/top_gen_overlapped.sv" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1701026664417 "|top_gen_overlapped|D3[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "D3\[1\] " "No output dependent on input pin \"D3\[1\]\"" {  } { { "src/top_gen_overlapped.sv" "" { Text "E:/lr4/hw4/src/top_gen_overlapped.sv" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1701026664417 "|top_gen_overlapped|D3[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "D3\[2\] " "No output dependent on input pin \"D3\[2\]\"" {  } { { "src/top_gen_overlapped.sv" "" { Text "E:/lr4/hw4/src/top_gen_overlapped.sv" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1701026664417 "|top_gen_overlapped|D3[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "D3\[3\] " "No output dependent on input pin \"D3\[3\]\"" {  } { { "src/top_gen_overlapped.sv" "" { Text "E:/lr4/hw4/src/top_gen_overlapped.sv" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1701026664417 "|top_gen_overlapped|D3[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "D3\[4\] " "No output dependent on input pin \"D3\[4\]\"" {  } { { "src/top_gen_overlapped.sv" "" { Text "E:/lr4/hw4/src/top_gen_overlapped.sv" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1701026664417 "|top_gen_overlapped|D3[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "D3\[5\] " "No output dependent on input pin \"D3\[5\]\"" {  } { { "src/top_gen_overlapped.sv" "" { Text "E:/lr4/hw4/src/top_gen_overlapped.sv" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1701026664417 "|top_gen_overlapped|D3[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "D3\[6\] " "No output dependent on input pin \"D3\[6\]\"" {  } { { "src/top_gen_overlapped.sv" "" { Text "E:/lr4/hw4/src/top_gen_overlapped.sv" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1701026664417 "|top_gen_overlapped|D3[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "D3\[7\] " "No output dependent on input pin \"D3\[7\]\"" {  } { { "src/top_gen_overlapped.sv" "" { Text "E:/lr4/hw4/src/top_gen_overlapped.sv" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1701026664417 "|top_gen_overlapped|D3[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "D3\[8\] " "No output dependent on input pin \"D3\[8\]\"" {  } { { "src/top_gen_overlapped.sv" "" { Text "E:/lr4/hw4/src/top_gen_overlapped.sv" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1701026664417 "|top_gen_overlapped|D3[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "D3\[9\] " "No output dependent on input pin \"D3\[9\]\"" {  } { { "src/top_gen_overlapped.sv" "" { Text "E:/lr4/hw4/src/top_gen_overlapped.sv" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1701026664417 "|top_gen_overlapped|D3[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "D3\[10\] " "No output dependent on input pin \"D3\[10\]\"" {  } { { "src/top_gen_overlapped.sv" "" { Text "E:/lr4/hw4/src/top_gen_overlapped.sv" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1701026664417 "|top_gen_overlapped|D3[10]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "D3\[11\] " "No output dependent on input pin \"D3\[11\]\"" {  } { { "src/top_gen_overlapped.sv" "" { Text "E:/lr4/hw4/src/top_gen_overlapped.sv" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1701026664417 "|top_gen_overlapped|D3[11]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "D3\[12\] " "No output dependent on input pin \"D3\[12\]\"" {  } { { "src/top_gen_overlapped.sv" "" { Text "E:/lr4/hw4/src/top_gen_overlapped.sv" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1701026664417 "|top_gen_overlapped|D3[12]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "D3\[13\] " "No output dependent on input pin \"D3\[13\]\"" {  } { { "src/top_gen_overlapped.sv" "" { Text "E:/lr4/hw4/src/top_gen_overlapped.sv" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1701026664417 "|top_gen_overlapped|D3[13]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "D3\[14\] " "No output dependent on input pin \"D3\[14\]\"" {  } { { "src/top_gen_overlapped.sv" "" { Text "E:/lr4/hw4/src/top_gen_overlapped.sv" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1701026664417 "|top_gen_overlapped|D3[14]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "D3\[15\] " "No output dependent on input pin \"D3\[15\]\"" {  } { { "src/top_gen_overlapped.sv" "" { Text "E:/lr4/hw4/src/top_gen_overlapped.sv" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1701026664417 "|top_gen_overlapped|D3[15]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "clk " "No output dependent on input pin \"clk\"" {  } { { "src/top_gen_overlapped.sv" "" { Text "E:/lr4/hw4/src/top_gen_overlapped.sv" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1701026664417 "|top_gen_overlapped|clk"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "res_n " "No output dependent on input pin \"res_n\"" {  } { { "src/top_gen_overlapped.sv" "" { Text "E:/lr4/hw4/src/top_gen_overlapped.sv" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1701026664417 "|top_gen_overlapped|res_n"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1701026664417 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "52 " "Implemented 52 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "50 " "Implemented 50 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1701026664419 ""} { "Info" "ICUT_CUT_TM_OPINS" "2 " "Implemented 2 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1701026664419 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1701026664419 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 59 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 59 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4726 " "Peak virtual memory: 4726 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1701026664435 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Nov 26 22:24:24 2023 " "Processing ended: Sun Nov 26 22:24:24 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1701026664435 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1701026664435 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:16 " "Total CPU time (on all processors): 00:00:16" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1701026664435 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1701026664435 ""}
