// Seed: 2467279079
module module_0 (
    output supply1 id_0,
    output tri id_1,
    output supply1 id_2,
    input supply0 id_3,
    output wor id_4,
    input wire id_5,
    input supply0 id_6,
    input wor id_7,
    input wor id_8,
    output tri id_9,
    id_11
);
  uwire id_12 = -1'b0;
endmodule
module module_1 (
    input wand id_0,
    input tri id_1,
    output supply0 id_2,
    output tri id_3,
    input uwire id_4,
    output tri0 id_5,
    output uwire id_6,
    output wire id_7,
    input uwire id_8,
    input supply1 id_9,
    output tri id_10,
    output supply1 id_11,
    input supply1 id_12,
    input wor id_13,
    inout wor id_14
);
  generate
    integer id_16;
  endgenerate
  tri0 id_17;
  module_0 modCall_1 (
      id_6,
      id_11,
      id_3,
      id_17,
      id_11,
      id_4,
      id_8,
      id_12,
      id_17,
      id_7
  );
  assign modCall_1.id_9 = 0;
  wire id_18;
  id_19(
      id_17, -1'b0, 1, 1'b0, id_7
  );
endmodule
