
pcb.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001c4  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00008fd0  080001d0  080001d0  000101d0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000200  080091a0  080091a0  000191a0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080093a0  080093a0  000200b0  2**0
                  CONTENTS
  4 .ARM          00000008  080093a0  080093a0  000193a0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  080093a8  080093a8  000200b0  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080093a8  080093a8  000193a8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  080093ac  080093ac  000193ac  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000000b0  20000000  080093b0  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00004bf4  200000b0  08009460  000200b0  2**3
                  ALLOC
 10 ._user_heap_stack 00000604  20004ca4  08009460  00024ca4  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  000200b0  2**0
                  CONTENTS, READONLY
 12 .debug_info   00014fab  00000000  00000000  000200e0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00002b14  00000000  00000000  0003508b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001288  00000000  00000000  00037ba0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00001178  00000000  00000000  00038e28  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00023b75  00000000  00000000  00039fa0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00016158  00000000  00000000  0005db15  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000d7796  00000000  00000000  00073c6d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000050  00000000  00000000  0014b403  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00005298  00000000  00000000  0014b454  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001d0 <__do_global_dtors_aux>:
 80001d0:	b510      	push	{r4, lr}
 80001d2:	4c05      	ldr	r4, [pc, #20]	; (80001e8 <__do_global_dtors_aux+0x18>)
 80001d4:	7823      	ldrb	r3, [r4, #0]
 80001d6:	b933      	cbnz	r3, 80001e6 <__do_global_dtors_aux+0x16>
 80001d8:	4b04      	ldr	r3, [pc, #16]	; (80001ec <__do_global_dtors_aux+0x1c>)
 80001da:	b113      	cbz	r3, 80001e2 <__do_global_dtors_aux+0x12>
 80001dc:	4804      	ldr	r0, [pc, #16]	; (80001f0 <__do_global_dtors_aux+0x20>)
 80001de:	f3af 8000 	nop.w
 80001e2:	2301      	movs	r3, #1
 80001e4:	7023      	strb	r3, [r4, #0]
 80001e6:	bd10      	pop	{r4, pc}
 80001e8:	200000b0 	.word	0x200000b0
 80001ec:	00000000 	.word	0x00000000
 80001f0:	08009188 	.word	0x08009188

080001f4 <frame_dummy>:
 80001f4:	b508      	push	{r3, lr}
 80001f6:	4b03      	ldr	r3, [pc, #12]	; (8000204 <frame_dummy+0x10>)
 80001f8:	b11b      	cbz	r3, 8000202 <frame_dummy+0xe>
 80001fa:	4903      	ldr	r1, [pc, #12]	; (8000208 <frame_dummy+0x14>)
 80001fc:	4803      	ldr	r0, [pc, #12]	; (800020c <frame_dummy+0x18>)
 80001fe:	f3af 8000 	nop.w
 8000202:	bd08      	pop	{r3, pc}
 8000204:	00000000 	.word	0x00000000
 8000208:	200000b4 	.word	0x200000b4
 800020c:	08009188 	.word	0x08009188

08000210 <strlen>:
 8000210:	4603      	mov	r3, r0
 8000212:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000216:	2a00      	cmp	r2, #0
 8000218:	d1fb      	bne.n	8000212 <strlen+0x2>
 800021a:	1a18      	subs	r0, r3, r0
 800021c:	3801      	subs	r0, #1
 800021e:	4770      	bx	lr

08000220 <memchr>:
 8000220:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 8000224:	2a10      	cmp	r2, #16
 8000226:	db2b      	blt.n	8000280 <memchr+0x60>
 8000228:	f010 0f07 	tst.w	r0, #7
 800022c:	d008      	beq.n	8000240 <memchr+0x20>
 800022e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000232:	3a01      	subs	r2, #1
 8000234:	428b      	cmp	r3, r1
 8000236:	d02d      	beq.n	8000294 <memchr+0x74>
 8000238:	f010 0f07 	tst.w	r0, #7
 800023c:	b342      	cbz	r2, 8000290 <memchr+0x70>
 800023e:	d1f6      	bne.n	800022e <memchr+0xe>
 8000240:	b4f0      	push	{r4, r5, r6, r7}
 8000242:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000246:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800024a:	f022 0407 	bic.w	r4, r2, #7
 800024e:	f07f 0700 	mvns.w	r7, #0
 8000252:	2300      	movs	r3, #0
 8000254:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000258:	3c08      	subs	r4, #8
 800025a:	ea85 0501 	eor.w	r5, r5, r1
 800025e:	ea86 0601 	eor.w	r6, r6, r1
 8000262:	fa85 f547 	uadd8	r5, r5, r7
 8000266:	faa3 f587 	sel	r5, r3, r7
 800026a:	fa86 f647 	uadd8	r6, r6, r7
 800026e:	faa5 f687 	sel	r6, r5, r7
 8000272:	b98e      	cbnz	r6, 8000298 <memchr+0x78>
 8000274:	d1ee      	bne.n	8000254 <memchr+0x34>
 8000276:	bcf0      	pop	{r4, r5, r6, r7}
 8000278:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800027c:	f002 0207 	and.w	r2, r2, #7
 8000280:	b132      	cbz	r2, 8000290 <memchr+0x70>
 8000282:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000286:	3a01      	subs	r2, #1
 8000288:	ea83 0301 	eor.w	r3, r3, r1
 800028c:	b113      	cbz	r3, 8000294 <memchr+0x74>
 800028e:	d1f8      	bne.n	8000282 <memchr+0x62>
 8000290:	2000      	movs	r0, #0
 8000292:	4770      	bx	lr
 8000294:	3801      	subs	r0, #1
 8000296:	4770      	bx	lr
 8000298:	2d00      	cmp	r5, #0
 800029a:	bf06      	itte	eq
 800029c:	4635      	moveq	r5, r6
 800029e:	3803      	subeq	r0, #3
 80002a0:	3807      	subne	r0, #7
 80002a2:	f015 0f01 	tst.w	r5, #1
 80002a6:	d107      	bne.n	80002b8 <memchr+0x98>
 80002a8:	3001      	adds	r0, #1
 80002aa:	f415 7f80 	tst.w	r5, #256	; 0x100
 80002ae:	bf02      	ittt	eq
 80002b0:	3001      	addeq	r0, #1
 80002b2:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 80002b6:	3001      	addeq	r0, #1
 80002b8:	bcf0      	pop	{r4, r5, r6, r7}
 80002ba:	3801      	subs	r0, #1
 80002bc:	4770      	bx	lr
 80002be:	bf00      	nop

080002c0 <__aeabi_uldivmod>:
 80002c0:	b953      	cbnz	r3, 80002d8 <__aeabi_uldivmod+0x18>
 80002c2:	b94a      	cbnz	r2, 80002d8 <__aeabi_uldivmod+0x18>
 80002c4:	2900      	cmp	r1, #0
 80002c6:	bf08      	it	eq
 80002c8:	2800      	cmpeq	r0, #0
 80002ca:	bf1c      	itt	ne
 80002cc:	f04f 31ff 	movne.w	r1, #4294967295	; 0xffffffff
 80002d0:	f04f 30ff 	movne.w	r0, #4294967295	; 0xffffffff
 80002d4:	f000 b974 	b.w	80005c0 <__aeabi_idiv0>
 80002d8:	f1ad 0c08 	sub.w	ip, sp, #8
 80002dc:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80002e0:	f000 f806 	bl	80002f0 <__udivmoddi4>
 80002e4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80002e8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80002ec:	b004      	add	sp, #16
 80002ee:	4770      	bx	lr

080002f0 <__udivmoddi4>:
 80002f0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002f4:	9d08      	ldr	r5, [sp, #32]
 80002f6:	4604      	mov	r4, r0
 80002f8:	468e      	mov	lr, r1
 80002fa:	2b00      	cmp	r3, #0
 80002fc:	d14d      	bne.n	800039a <__udivmoddi4+0xaa>
 80002fe:	428a      	cmp	r2, r1
 8000300:	4694      	mov	ip, r2
 8000302:	d969      	bls.n	80003d8 <__udivmoddi4+0xe8>
 8000304:	fab2 f282 	clz	r2, r2
 8000308:	b152      	cbz	r2, 8000320 <__udivmoddi4+0x30>
 800030a:	fa01 f302 	lsl.w	r3, r1, r2
 800030e:	f1c2 0120 	rsb	r1, r2, #32
 8000312:	fa20 f101 	lsr.w	r1, r0, r1
 8000316:	fa0c fc02 	lsl.w	ip, ip, r2
 800031a:	ea41 0e03 	orr.w	lr, r1, r3
 800031e:	4094      	lsls	r4, r2
 8000320:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000324:	0c21      	lsrs	r1, r4, #16
 8000326:	fbbe f6f8 	udiv	r6, lr, r8
 800032a:	fa1f f78c 	uxth.w	r7, ip
 800032e:	fb08 e316 	mls	r3, r8, r6, lr
 8000332:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 8000336:	fb06 f107 	mul.w	r1, r6, r7
 800033a:	4299      	cmp	r1, r3
 800033c:	d90a      	bls.n	8000354 <__udivmoddi4+0x64>
 800033e:	eb1c 0303 	adds.w	r3, ip, r3
 8000342:	f106 30ff 	add.w	r0, r6, #4294967295	; 0xffffffff
 8000346:	f080 811f 	bcs.w	8000588 <__udivmoddi4+0x298>
 800034a:	4299      	cmp	r1, r3
 800034c:	f240 811c 	bls.w	8000588 <__udivmoddi4+0x298>
 8000350:	3e02      	subs	r6, #2
 8000352:	4463      	add	r3, ip
 8000354:	1a5b      	subs	r3, r3, r1
 8000356:	b2a4      	uxth	r4, r4
 8000358:	fbb3 f0f8 	udiv	r0, r3, r8
 800035c:	fb08 3310 	mls	r3, r8, r0, r3
 8000360:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000364:	fb00 f707 	mul.w	r7, r0, r7
 8000368:	42a7      	cmp	r7, r4
 800036a:	d90a      	bls.n	8000382 <__udivmoddi4+0x92>
 800036c:	eb1c 0404 	adds.w	r4, ip, r4
 8000370:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 8000374:	f080 810a 	bcs.w	800058c <__udivmoddi4+0x29c>
 8000378:	42a7      	cmp	r7, r4
 800037a:	f240 8107 	bls.w	800058c <__udivmoddi4+0x29c>
 800037e:	4464      	add	r4, ip
 8000380:	3802      	subs	r0, #2
 8000382:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000386:	1be4      	subs	r4, r4, r7
 8000388:	2600      	movs	r6, #0
 800038a:	b11d      	cbz	r5, 8000394 <__udivmoddi4+0xa4>
 800038c:	40d4      	lsrs	r4, r2
 800038e:	2300      	movs	r3, #0
 8000390:	e9c5 4300 	strd	r4, r3, [r5]
 8000394:	4631      	mov	r1, r6
 8000396:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800039a:	428b      	cmp	r3, r1
 800039c:	d909      	bls.n	80003b2 <__udivmoddi4+0xc2>
 800039e:	2d00      	cmp	r5, #0
 80003a0:	f000 80ef 	beq.w	8000582 <__udivmoddi4+0x292>
 80003a4:	2600      	movs	r6, #0
 80003a6:	e9c5 0100 	strd	r0, r1, [r5]
 80003aa:	4630      	mov	r0, r6
 80003ac:	4631      	mov	r1, r6
 80003ae:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80003b2:	fab3 f683 	clz	r6, r3
 80003b6:	2e00      	cmp	r6, #0
 80003b8:	d14a      	bne.n	8000450 <__udivmoddi4+0x160>
 80003ba:	428b      	cmp	r3, r1
 80003bc:	d302      	bcc.n	80003c4 <__udivmoddi4+0xd4>
 80003be:	4282      	cmp	r2, r0
 80003c0:	f200 80f9 	bhi.w	80005b6 <__udivmoddi4+0x2c6>
 80003c4:	1a84      	subs	r4, r0, r2
 80003c6:	eb61 0303 	sbc.w	r3, r1, r3
 80003ca:	2001      	movs	r0, #1
 80003cc:	469e      	mov	lr, r3
 80003ce:	2d00      	cmp	r5, #0
 80003d0:	d0e0      	beq.n	8000394 <__udivmoddi4+0xa4>
 80003d2:	e9c5 4e00 	strd	r4, lr, [r5]
 80003d6:	e7dd      	b.n	8000394 <__udivmoddi4+0xa4>
 80003d8:	b902      	cbnz	r2, 80003dc <__udivmoddi4+0xec>
 80003da:	deff      	udf	#255	; 0xff
 80003dc:	fab2 f282 	clz	r2, r2
 80003e0:	2a00      	cmp	r2, #0
 80003e2:	f040 8092 	bne.w	800050a <__udivmoddi4+0x21a>
 80003e6:	eba1 010c 	sub.w	r1, r1, ip
 80003ea:	ea4f 471c 	mov.w	r7, ip, lsr #16
 80003ee:	fa1f fe8c 	uxth.w	lr, ip
 80003f2:	2601      	movs	r6, #1
 80003f4:	0c20      	lsrs	r0, r4, #16
 80003f6:	fbb1 f3f7 	udiv	r3, r1, r7
 80003fa:	fb07 1113 	mls	r1, r7, r3, r1
 80003fe:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000402:	fb0e f003 	mul.w	r0, lr, r3
 8000406:	4288      	cmp	r0, r1
 8000408:	d908      	bls.n	800041c <__udivmoddi4+0x12c>
 800040a:	eb1c 0101 	adds.w	r1, ip, r1
 800040e:	f103 38ff 	add.w	r8, r3, #4294967295	; 0xffffffff
 8000412:	d202      	bcs.n	800041a <__udivmoddi4+0x12a>
 8000414:	4288      	cmp	r0, r1
 8000416:	f200 80cb 	bhi.w	80005b0 <__udivmoddi4+0x2c0>
 800041a:	4643      	mov	r3, r8
 800041c:	1a09      	subs	r1, r1, r0
 800041e:	b2a4      	uxth	r4, r4
 8000420:	fbb1 f0f7 	udiv	r0, r1, r7
 8000424:	fb07 1110 	mls	r1, r7, r0, r1
 8000428:	ea44 4401 	orr.w	r4, r4, r1, lsl #16
 800042c:	fb0e fe00 	mul.w	lr, lr, r0
 8000430:	45a6      	cmp	lr, r4
 8000432:	d908      	bls.n	8000446 <__udivmoddi4+0x156>
 8000434:	eb1c 0404 	adds.w	r4, ip, r4
 8000438:	f100 31ff 	add.w	r1, r0, #4294967295	; 0xffffffff
 800043c:	d202      	bcs.n	8000444 <__udivmoddi4+0x154>
 800043e:	45a6      	cmp	lr, r4
 8000440:	f200 80bb 	bhi.w	80005ba <__udivmoddi4+0x2ca>
 8000444:	4608      	mov	r0, r1
 8000446:	eba4 040e 	sub.w	r4, r4, lr
 800044a:	ea40 4003 	orr.w	r0, r0, r3, lsl #16
 800044e:	e79c      	b.n	800038a <__udivmoddi4+0x9a>
 8000450:	f1c6 0720 	rsb	r7, r6, #32
 8000454:	40b3      	lsls	r3, r6
 8000456:	fa22 fc07 	lsr.w	ip, r2, r7
 800045a:	ea4c 0c03 	orr.w	ip, ip, r3
 800045e:	fa20 f407 	lsr.w	r4, r0, r7
 8000462:	fa01 f306 	lsl.w	r3, r1, r6
 8000466:	431c      	orrs	r4, r3
 8000468:	40f9      	lsrs	r1, r7
 800046a:	ea4f 491c 	mov.w	r9, ip, lsr #16
 800046e:	fa00 f306 	lsl.w	r3, r0, r6
 8000472:	fbb1 f8f9 	udiv	r8, r1, r9
 8000476:	0c20      	lsrs	r0, r4, #16
 8000478:	fa1f fe8c 	uxth.w	lr, ip
 800047c:	fb09 1118 	mls	r1, r9, r8, r1
 8000480:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000484:	fb08 f00e 	mul.w	r0, r8, lr
 8000488:	4288      	cmp	r0, r1
 800048a:	fa02 f206 	lsl.w	r2, r2, r6
 800048e:	d90b      	bls.n	80004a8 <__udivmoddi4+0x1b8>
 8000490:	eb1c 0101 	adds.w	r1, ip, r1
 8000494:	f108 3aff 	add.w	sl, r8, #4294967295	; 0xffffffff
 8000498:	f080 8088 	bcs.w	80005ac <__udivmoddi4+0x2bc>
 800049c:	4288      	cmp	r0, r1
 800049e:	f240 8085 	bls.w	80005ac <__udivmoddi4+0x2bc>
 80004a2:	f1a8 0802 	sub.w	r8, r8, #2
 80004a6:	4461      	add	r1, ip
 80004a8:	1a09      	subs	r1, r1, r0
 80004aa:	b2a4      	uxth	r4, r4
 80004ac:	fbb1 f0f9 	udiv	r0, r1, r9
 80004b0:	fb09 1110 	mls	r1, r9, r0, r1
 80004b4:	ea44 4101 	orr.w	r1, r4, r1, lsl #16
 80004b8:	fb00 fe0e 	mul.w	lr, r0, lr
 80004bc:	458e      	cmp	lr, r1
 80004be:	d908      	bls.n	80004d2 <__udivmoddi4+0x1e2>
 80004c0:	eb1c 0101 	adds.w	r1, ip, r1
 80004c4:	f100 34ff 	add.w	r4, r0, #4294967295	; 0xffffffff
 80004c8:	d26c      	bcs.n	80005a4 <__udivmoddi4+0x2b4>
 80004ca:	458e      	cmp	lr, r1
 80004cc:	d96a      	bls.n	80005a4 <__udivmoddi4+0x2b4>
 80004ce:	3802      	subs	r0, #2
 80004d0:	4461      	add	r1, ip
 80004d2:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 80004d6:	fba0 9402 	umull	r9, r4, r0, r2
 80004da:	eba1 010e 	sub.w	r1, r1, lr
 80004de:	42a1      	cmp	r1, r4
 80004e0:	46c8      	mov	r8, r9
 80004e2:	46a6      	mov	lr, r4
 80004e4:	d356      	bcc.n	8000594 <__udivmoddi4+0x2a4>
 80004e6:	d053      	beq.n	8000590 <__udivmoddi4+0x2a0>
 80004e8:	b15d      	cbz	r5, 8000502 <__udivmoddi4+0x212>
 80004ea:	ebb3 0208 	subs.w	r2, r3, r8
 80004ee:	eb61 010e 	sbc.w	r1, r1, lr
 80004f2:	fa01 f707 	lsl.w	r7, r1, r7
 80004f6:	fa22 f306 	lsr.w	r3, r2, r6
 80004fa:	40f1      	lsrs	r1, r6
 80004fc:	431f      	orrs	r7, r3
 80004fe:	e9c5 7100 	strd	r7, r1, [r5]
 8000502:	2600      	movs	r6, #0
 8000504:	4631      	mov	r1, r6
 8000506:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800050a:	f1c2 0320 	rsb	r3, r2, #32
 800050e:	40d8      	lsrs	r0, r3
 8000510:	fa0c fc02 	lsl.w	ip, ip, r2
 8000514:	fa21 f303 	lsr.w	r3, r1, r3
 8000518:	4091      	lsls	r1, r2
 800051a:	4301      	orrs	r1, r0
 800051c:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000520:	fa1f fe8c 	uxth.w	lr, ip
 8000524:	fbb3 f0f7 	udiv	r0, r3, r7
 8000528:	fb07 3610 	mls	r6, r7, r0, r3
 800052c:	0c0b      	lsrs	r3, r1, #16
 800052e:	ea43 4306 	orr.w	r3, r3, r6, lsl #16
 8000532:	fb00 f60e 	mul.w	r6, r0, lr
 8000536:	429e      	cmp	r6, r3
 8000538:	fa04 f402 	lsl.w	r4, r4, r2
 800053c:	d908      	bls.n	8000550 <__udivmoddi4+0x260>
 800053e:	eb1c 0303 	adds.w	r3, ip, r3
 8000542:	f100 38ff 	add.w	r8, r0, #4294967295	; 0xffffffff
 8000546:	d22f      	bcs.n	80005a8 <__udivmoddi4+0x2b8>
 8000548:	429e      	cmp	r6, r3
 800054a:	d92d      	bls.n	80005a8 <__udivmoddi4+0x2b8>
 800054c:	3802      	subs	r0, #2
 800054e:	4463      	add	r3, ip
 8000550:	1b9b      	subs	r3, r3, r6
 8000552:	b289      	uxth	r1, r1
 8000554:	fbb3 f6f7 	udiv	r6, r3, r7
 8000558:	fb07 3316 	mls	r3, r7, r6, r3
 800055c:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000560:	fb06 f30e 	mul.w	r3, r6, lr
 8000564:	428b      	cmp	r3, r1
 8000566:	d908      	bls.n	800057a <__udivmoddi4+0x28a>
 8000568:	eb1c 0101 	adds.w	r1, ip, r1
 800056c:	f106 38ff 	add.w	r8, r6, #4294967295	; 0xffffffff
 8000570:	d216      	bcs.n	80005a0 <__udivmoddi4+0x2b0>
 8000572:	428b      	cmp	r3, r1
 8000574:	d914      	bls.n	80005a0 <__udivmoddi4+0x2b0>
 8000576:	3e02      	subs	r6, #2
 8000578:	4461      	add	r1, ip
 800057a:	1ac9      	subs	r1, r1, r3
 800057c:	ea46 4600 	orr.w	r6, r6, r0, lsl #16
 8000580:	e738      	b.n	80003f4 <__udivmoddi4+0x104>
 8000582:	462e      	mov	r6, r5
 8000584:	4628      	mov	r0, r5
 8000586:	e705      	b.n	8000394 <__udivmoddi4+0xa4>
 8000588:	4606      	mov	r6, r0
 800058a:	e6e3      	b.n	8000354 <__udivmoddi4+0x64>
 800058c:	4618      	mov	r0, r3
 800058e:	e6f8      	b.n	8000382 <__udivmoddi4+0x92>
 8000590:	454b      	cmp	r3, r9
 8000592:	d2a9      	bcs.n	80004e8 <__udivmoddi4+0x1f8>
 8000594:	ebb9 0802 	subs.w	r8, r9, r2
 8000598:	eb64 0e0c 	sbc.w	lr, r4, ip
 800059c:	3801      	subs	r0, #1
 800059e:	e7a3      	b.n	80004e8 <__udivmoddi4+0x1f8>
 80005a0:	4646      	mov	r6, r8
 80005a2:	e7ea      	b.n	800057a <__udivmoddi4+0x28a>
 80005a4:	4620      	mov	r0, r4
 80005a6:	e794      	b.n	80004d2 <__udivmoddi4+0x1e2>
 80005a8:	4640      	mov	r0, r8
 80005aa:	e7d1      	b.n	8000550 <__udivmoddi4+0x260>
 80005ac:	46d0      	mov	r8, sl
 80005ae:	e77b      	b.n	80004a8 <__udivmoddi4+0x1b8>
 80005b0:	3b02      	subs	r3, #2
 80005b2:	4461      	add	r1, ip
 80005b4:	e732      	b.n	800041c <__udivmoddi4+0x12c>
 80005b6:	4630      	mov	r0, r6
 80005b8:	e709      	b.n	80003ce <__udivmoddi4+0xde>
 80005ba:	4464      	add	r4, ip
 80005bc:	3802      	subs	r0, #2
 80005be:	e742      	b.n	8000446 <__udivmoddi4+0x156>

080005c0 <__aeabi_idiv0>:
 80005c0:	4770      	bx	lr
 80005c2:	bf00      	nop

080005c4 <arm_fir_f32>:
void arm_fir_f32(
const arm_fir_instance_f32 * S,
float32_t * pSrc,
float32_t * pDst,
uint32_t blockSize)
{
 80005c4:	b480      	push	{r7}
 80005c6:	b09f      	sub	sp, #124	; 0x7c
 80005c8:	af00      	add	r7, sp, #0
 80005ca:	60f8      	str	r0, [r7, #12]
 80005cc:	60b9      	str	r1, [r7, #8]
 80005ce:	607a      	str	r2, [r7, #4]
 80005d0:	603b      	str	r3, [r7, #0]
   float32_t *pState = S->pState;                 /* State pointer */
 80005d2:	68fb      	ldr	r3, [r7, #12]
 80005d4:	685b      	ldr	r3, [r3, #4]
 80005d6:	677b      	str	r3, [r7, #116]	; 0x74
   float32_t *pCoeffs = S->pCoeffs;               /* Coefficient pointer */
 80005d8:	68fb      	ldr	r3, [r7, #12]
 80005da:	689b      	ldr	r3, [r3, #8]
 80005dc:	61fb      	str	r3, [r7, #28]
   float32_t *pStateCurnt;                        /* Points to the current sample of the state */
   float32_t *px, *pb;                            /* Temporary pointers for state and coefficient buffers */
   float32_t acc0, acc1, acc2, acc3, acc4, acc5, acc6, acc7;     /* Accumulators */
   float32_t x0, x1, x2, x3, x4, x5, x6, x7, c0;  /* Temporary variables to hold state and coefficient values */
   uint32_t numTaps = S->numTaps;                 /* Number of filter coefficients in the filter */
 80005de:	68fb      	ldr	r3, [r7, #12]
 80005e0:	881b      	ldrh	r3, [r3, #0]
 80005e2:	61bb      	str	r3, [r7, #24]
   uint32_t i, tapCnt, blkCnt;                    /* Loop counters */

   /* S->pState points to state array which contains previous frame (numTaps - 1) samples */
   /* pStateCurnt points to the location where the new input data should be written */
   pStateCurnt = &(S->pState[(numTaps - 1u)]);
 80005e4:	68fb      	ldr	r3, [r7, #12]
 80005e6:	685a      	ldr	r2, [r3, #4]
 80005e8:	69bb      	ldr	r3, [r7, #24]
 80005ea:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 80005ee:	3b01      	subs	r3, #1
 80005f0:	009b      	lsls	r3, r3, #2
 80005f2:	4413      	add	r3, r2
 80005f4:	673b      	str	r3, [r7, #112]	; 0x70
    *    acc0 =  b[numTaps-1] * x[n-numTaps-1] + b[numTaps-2] * x[n-numTaps-2] + b[numTaps-3] * x[n-numTaps-3] +...+ b[0] * x[0]  
    *    acc1 =  b[numTaps-1] * x[n-numTaps] +   b[numTaps-2] * x[n-numTaps-1] + b[numTaps-3] * x[n-numTaps-2] +...+ b[0] * x[1]  
    *    acc2 =  b[numTaps-1] * x[n-numTaps+1] + b[numTaps-2] * x[n-numTaps] +   b[numTaps-3] * x[n-numTaps-1] +...+ b[0] * x[2]  
    *    acc3 =  b[numTaps-1] * x[n-numTaps+2] + b[numTaps-2] * x[n-numTaps+1] + b[numTaps-3] * x[n-numTaps]   +...+ b[0] * x[3]  
    */
   blkCnt = blockSize >> 3;
 80005f6:	683b      	ldr	r3, [r7, #0]
 80005f8:	08db      	lsrs	r3, r3, #3
 80005fa:	623b      	str	r3, [r7, #32]

   /* First part of the processing with loop unrolling.  Compute 8 outputs at a time.  
   ** a second loop below computes the remaining 1 to 7 samples. */
   while(blkCnt > 0u)
 80005fc:	f000 bc8b 	b.w	8000f16 <arm_fir_f32+0x952>
   {
      /* Copy four new input samples into the state buffer */
      *pStateCurnt++ = *pSrc++;
 8000600:	68ba      	ldr	r2, [r7, #8]
 8000602:	1d13      	adds	r3, r2, #4
 8000604:	60bb      	str	r3, [r7, #8]
 8000606:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8000608:	1d19      	adds	r1, r3, #4
 800060a:	6739      	str	r1, [r7, #112]	; 0x70
 800060c:	6812      	ldr	r2, [r2, #0]
 800060e:	601a      	str	r2, [r3, #0]
      *pStateCurnt++ = *pSrc++;
 8000610:	68ba      	ldr	r2, [r7, #8]
 8000612:	1d13      	adds	r3, r2, #4
 8000614:	60bb      	str	r3, [r7, #8]
 8000616:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8000618:	1d19      	adds	r1, r3, #4
 800061a:	6739      	str	r1, [r7, #112]	; 0x70
 800061c:	6812      	ldr	r2, [r2, #0]
 800061e:	601a      	str	r2, [r3, #0]
      *pStateCurnt++ = *pSrc++;
 8000620:	68ba      	ldr	r2, [r7, #8]
 8000622:	1d13      	adds	r3, r2, #4
 8000624:	60bb      	str	r3, [r7, #8]
 8000626:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8000628:	1d19      	adds	r1, r3, #4
 800062a:	6739      	str	r1, [r7, #112]	; 0x70
 800062c:	6812      	ldr	r2, [r2, #0]
 800062e:	601a      	str	r2, [r3, #0]
      *pStateCurnt++ = *pSrc++;
 8000630:	68ba      	ldr	r2, [r7, #8]
 8000632:	1d13      	adds	r3, r2, #4
 8000634:	60bb      	str	r3, [r7, #8]
 8000636:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8000638:	1d19      	adds	r1, r3, #4
 800063a:	6739      	str	r1, [r7, #112]	; 0x70
 800063c:	6812      	ldr	r2, [r2, #0]
 800063e:	601a      	str	r2, [r3, #0]

      /* Set all accumulators to zero */
      acc0 = 0.0f;
 8000640:	f04f 0300 	mov.w	r3, #0
 8000644:	667b      	str	r3, [r7, #100]	; 0x64
      acc1 = 0.0f;
 8000646:	f04f 0300 	mov.w	r3, #0
 800064a:	663b      	str	r3, [r7, #96]	; 0x60
      acc2 = 0.0f;
 800064c:	f04f 0300 	mov.w	r3, #0
 8000650:	65fb      	str	r3, [r7, #92]	; 0x5c
      acc3 = 0.0f;
 8000652:	f04f 0300 	mov.w	r3, #0
 8000656:	65bb      	str	r3, [r7, #88]	; 0x58
      acc4 = 0.0f;
 8000658:	f04f 0300 	mov.w	r3, #0
 800065c:	657b      	str	r3, [r7, #84]	; 0x54
      acc5 = 0.0f;
 800065e:	f04f 0300 	mov.w	r3, #0
 8000662:	653b      	str	r3, [r7, #80]	; 0x50
      acc6 = 0.0f;
 8000664:	f04f 0300 	mov.w	r3, #0
 8000668:	64fb      	str	r3, [r7, #76]	; 0x4c
      acc7 = 0.0f;		
 800066a:	f04f 0300 	mov.w	r3, #0
 800066e:	64bb      	str	r3, [r7, #72]	; 0x48

      /* Initialize state pointer */
      px = pState;
 8000670:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8000672:	66fb      	str	r3, [r7, #108]	; 0x6c

      /* Initialize coeff pointer */
      pb = (pCoeffs);		
 8000674:	69fb      	ldr	r3, [r7, #28]
 8000676:	66bb      	str	r3, [r7, #104]	; 0x68
   
      /* This is separated from the others to avoid 
       * a call to __aeabi_memmove which would be slower
       */
      *pStateCurnt++ = *pSrc++;
 8000678:	68ba      	ldr	r2, [r7, #8]
 800067a:	1d13      	adds	r3, r2, #4
 800067c:	60bb      	str	r3, [r7, #8]
 800067e:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8000680:	1d19      	adds	r1, r3, #4
 8000682:	6739      	str	r1, [r7, #112]	; 0x70
 8000684:	6812      	ldr	r2, [r2, #0]
 8000686:	601a      	str	r2, [r3, #0]
      *pStateCurnt++ = *pSrc++;
 8000688:	68ba      	ldr	r2, [r7, #8]
 800068a:	1d13      	adds	r3, r2, #4
 800068c:	60bb      	str	r3, [r7, #8]
 800068e:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8000690:	1d19      	adds	r1, r3, #4
 8000692:	6739      	str	r1, [r7, #112]	; 0x70
 8000694:	6812      	ldr	r2, [r2, #0]
 8000696:	601a      	str	r2, [r3, #0]
      *pStateCurnt++ = *pSrc++;
 8000698:	68ba      	ldr	r2, [r7, #8]
 800069a:	1d13      	adds	r3, r2, #4
 800069c:	60bb      	str	r3, [r7, #8]
 800069e:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 80006a0:	1d19      	adds	r1, r3, #4
 80006a2:	6739      	str	r1, [r7, #112]	; 0x70
 80006a4:	6812      	ldr	r2, [r2, #0]
 80006a6:	601a      	str	r2, [r3, #0]
      *pStateCurnt++ = *pSrc++;
 80006a8:	68ba      	ldr	r2, [r7, #8]
 80006aa:	1d13      	adds	r3, r2, #4
 80006ac:	60bb      	str	r3, [r7, #8]
 80006ae:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 80006b0:	1d19      	adds	r1, r3, #4
 80006b2:	6739      	str	r1, [r7, #112]	; 0x70
 80006b4:	6812      	ldr	r2, [r2, #0]
 80006b6:	601a      	str	r2, [r3, #0]

      /* Read the first seven samples from the state buffer:  x[n-numTaps], x[n-numTaps-1], x[n-numTaps-2] */
      x0 = *px++;
 80006b8:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80006ba:	1d1a      	adds	r2, r3, #4
 80006bc:	66fa      	str	r2, [r7, #108]	; 0x6c
 80006be:	681b      	ldr	r3, [r3, #0]
 80006c0:	647b      	str	r3, [r7, #68]	; 0x44
      x1 = *px++;
 80006c2:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80006c4:	1d1a      	adds	r2, r3, #4
 80006c6:	66fa      	str	r2, [r7, #108]	; 0x6c
 80006c8:	681b      	ldr	r3, [r3, #0]
 80006ca:	643b      	str	r3, [r7, #64]	; 0x40
      x2 = *px++;
 80006cc:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80006ce:	1d1a      	adds	r2, r3, #4
 80006d0:	66fa      	str	r2, [r7, #108]	; 0x6c
 80006d2:	681b      	ldr	r3, [r3, #0]
 80006d4:	63fb      	str	r3, [r7, #60]	; 0x3c
      x3 = *px++;
 80006d6:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80006d8:	1d1a      	adds	r2, r3, #4
 80006da:	66fa      	str	r2, [r7, #108]	; 0x6c
 80006dc:	681b      	ldr	r3, [r3, #0]
 80006de:	63bb      	str	r3, [r7, #56]	; 0x38
      x4 = *px++;
 80006e0:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80006e2:	1d1a      	adds	r2, r3, #4
 80006e4:	66fa      	str	r2, [r7, #108]	; 0x6c
 80006e6:	681b      	ldr	r3, [r3, #0]
 80006e8:	637b      	str	r3, [r7, #52]	; 0x34
      x5 = *px++;
 80006ea:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80006ec:	1d1a      	adds	r2, r3, #4
 80006ee:	66fa      	str	r2, [r7, #108]	; 0x6c
 80006f0:	681b      	ldr	r3, [r3, #0]
 80006f2:	633b      	str	r3, [r7, #48]	; 0x30
      x6 = *px++;
 80006f4:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80006f6:	1d1a      	adds	r2, r3, #4
 80006f8:	66fa      	str	r2, [r7, #108]	; 0x6c
 80006fa:	681b      	ldr	r3, [r3, #0]
 80006fc:	62fb      	str	r3, [r7, #44]	; 0x2c

      /* Loop unrolling.  Process 8 taps at a time. */
      tapCnt = numTaps >> 3u;
 80006fe:	69bb      	ldr	r3, [r7, #24]
 8000700:	08db      	lsrs	r3, r3, #3
 8000702:	627b      	str	r3, [r7, #36]	; 0x24
      
      /* Loop over the number of taps.  Unroll by a factor of 8.  
       ** Repeat until we've computed numTaps-8 coefficients. */
      while(tapCnt > 0u)
 8000704:	e352      	b.n	8000dac <arm_fir_f32+0x7e8>
      {
         /* Read the b[numTaps-1] coefficient */
         c0 = *(pb++);
 8000706:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8000708:	1d1a      	adds	r2, r3, #4
 800070a:	66ba      	str	r2, [r7, #104]	; 0x68
 800070c:	681b      	ldr	r3, [r3, #0]
 800070e:	617b      	str	r3, [r7, #20]

         /* Read x[n-numTaps-3] sample */
         x7 = *(px++);
 8000710:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8000712:	1d1a      	adds	r2, r3, #4
 8000714:	66fa      	str	r2, [r7, #108]	; 0x6c
 8000716:	681b      	ldr	r3, [r3, #0]
 8000718:	613b      	str	r3, [r7, #16]

         /* acc0 +=  b[numTaps-1] * x[n-numTaps] */
         acc0 += x0 * c0;
 800071a:	ed97 7a11 	vldr	s14, [r7, #68]	; 0x44
 800071e:	edd7 7a05 	vldr	s15, [r7, #20]
 8000722:	ee67 7a27 	vmul.f32	s15, s14, s15
 8000726:	ed97 7a19 	vldr	s14, [r7, #100]	; 0x64
 800072a:	ee77 7a27 	vadd.f32	s15, s14, s15
 800072e:	edc7 7a19 	vstr	s15, [r7, #100]	; 0x64

         /* acc1 +=  b[numTaps-1] * x[n-numTaps-1] */
         acc1 += x1 * c0;
 8000732:	ed97 7a10 	vldr	s14, [r7, #64]	; 0x40
 8000736:	edd7 7a05 	vldr	s15, [r7, #20]
 800073a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800073e:	ed97 7a18 	vldr	s14, [r7, #96]	; 0x60
 8000742:	ee77 7a27 	vadd.f32	s15, s14, s15
 8000746:	edc7 7a18 	vstr	s15, [r7, #96]	; 0x60

         /* acc2 +=  b[numTaps-1] * x[n-numTaps-2] */
         acc2 += x2 * c0;
 800074a:	ed97 7a0f 	vldr	s14, [r7, #60]	; 0x3c
 800074e:	edd7 7a05 	vldr	s15, [r7, #20]
 8000752:	ee67 7a27 	vmul.f32	s15, s14, s15
 8000756:	ed97 7a17 	vldr	s14, [r7, #92]	; 0x5c
 800075a:	ee77 7a27 	vadd.f32	s15, s14, s15
 800075e:	edc7 7a17 	vstr	s15, [r7, #92]	; 0x5c

         /* acc3 +=  b[numTaps-1] * x[n-numTaps-3] */
         acc3 += x3 * c0;
 8000762:	ed97 7a0e 	vldr	s14, [r7, #56]	; 0x38
 8000766:	edd7 7a05 	vldr	s15, [r7, #20]
 800076a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800076e:	ed97 7a16 	vldr	s14, [r7, #88]	; 0x58
 8000772:	ee77 7a27 	vadd.f32	s15, s14, s15
 8000776:	edc7 7a16 	vstr	s15, [r7, #88]	; 0x58

         /* acc4 +=  b[numTaps-1] * x[n-numTaps-4] */
         acc4 += x4 * c0;
 800077a:	ed97 7a0d 	vldr	s14, [r7, #52]	; 0x34
 800077e:	edd7 7a05 	vldr	s15, [r7, #20]
 8000782:	ee67 7a27 	vmul.f32	s15, s14, s15
 8000786:	ed97 7a15 	vldr	s14, [r7, #84]	; 0x54
 800078a:	ee77 7a27 	vadd.f32	s15, s14, s15
 800078e:	edc7 7a15 	vstr	s15, [r7, #84]	; 0x54

         /* acc1 +=  b[numTaps-1] * x[n-numTaps-5] */
         acc5 += x5 * c0;
 8000792:	ed97 7a0c 	vldr	s14, [r7, #48]	; 0x30
 8000796:	edd7 7a05 	vldr	s15, [r7, #20]
 800079a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800079e:	ed97 7a14 	vldr	s14, [r7, #80]	; 0x50
 80007a2:	ee77 7a27 	vadd.f32	s15, s14, s15
 80007a6:	edc7 7a14 	vstr	s15, [r7, #80]	; 0x50

         /* acc2 +=  b[numTaps-1] * x[n-numTaps-6] */
         acc6 += x6 * c0;
 80007aa:	ed97 7a0b 	vldr	s14, [r7, #44]	; 0x2c
 80007ae:	edd7 7a05 	vldr	s15, [r7, #20]
 80007b2:	ee67 7a27 	vmul.f32	s15, s14, s15
 80007b6:	ed97 7a13 	vldr	s14, [r7, #76]	; 0x4c
 80007ba:	ee77 7a27 	vadd.f32	s15, s14, s15
 80007be:	edc7 7a13 	vstr	s15, [r7, #76]	; 0x4c

         /* acc3 +=  b[numTaps-1] * x[n-numTaps-7] */
         acc7 += x7 * c0;
 80007c2:	ed97 7a04 	vldr	s14, [r7, #16]
 80007c6:	edd7 7a05 	vldr	s15, [r7, #20]
 80007ca:	ee67 7a27 	vmul.f32	s15, s14, s15
 80007ce:	ed97 7a12 	vldr	s14, [r7, #72]	; 0x48
 80007d2:	ee77 7a27 	vadd.f32	s15, s14, s15
 80007d6:	edc7 7a12 	vstr	s15, [r7, #72]	; 0x48
         
         /* Read the b[numTaps-2] coefficient */
         c0 = *(pb++);
 80007da:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 80007dc:	1d1a      	adds	r2, r3, #4
 80007de:	66ba      	str	r2, [r7, #104]	; 0x68
 80007e0:	681b      	ldr	r3, [r3, #0]
 80007e2:	617b      	str	r3, [r7, #20]

         /* Read x[n-numTaps-4] sample */
         x0 = *(px++);
 80007e4:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80007e6:	1d1a      	adds	r2, r3, #4
 80007e8:	66fa      	str	r2, [r7, #108]	; 0x6c
 80007ea:	681b      	ldr	r3, [r3, #0]
 80007ec:	647b      	str	r3, [r7, #68]	; 0x44

         /* Perform the multiply-accumulate */
         acc0 += x1 * c0;
 80007ee:	ed97 7a10 	vldr	s14, [r7, #64]	; 0x40
 80007f2:	edd7 7a05 	vldr	s15, [r7, #20]
 80007f6:	ee67 7a27 	vmul.f32	s15, s14, s15
 80007fa:	ed97 7a19 	vldr	s14, [r7, #100]	; 0x64
 80007fe:	ee77 7a27 	vadd.f32	s15, s14, s15
 8000802:	edc7 7a19 	vstr	s15, [r7, #100]	; 0x64
         acc1 += x2 * c0;   
 8000806:	ed97 7a0f 	vldr	s14, [r7, #60]	; 0x3c
 800080a:	edd7 7a05 	vldr	s15, [r7, #20]
 800080e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8000812:	ed97 7a18 	vldr	s14, [r7, #96]	; 0x60
 8000816:	ee77 7a27 	vadd.f32	s15, s14, s15
 800081a:	edc7 7a18 	vstr	s15, [r7, #96]	; 0x60
         acc2 += x3 * c0;   
 800081e:	ed97 7a0e 	vldr	s14, [r7, #56]	; 0x38
 8000822:	edd7 7a05 	vldr	s15, [r7, #20]
 8000826:	ee67 7a27 	vmul.f32	s15, s14, s15
 800082a:	ed97 7a17 	vldr	s14, [r7, #92]	; 0x5c
 800082e:	ee77 7a27 	vadd.f32	s15, s14, s15
 8000832:	edc7 7a17 	vstr	s15, [r7, #92]	; 0x5c
         acc3 += x4 * c0;   
 8000836:	ed97 7a0d 	vldr	s14, [r7, #52]	; 0x34
 800083a:	edd7 7a05 	vldr	s15, [r7, #20]
 800083e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8000842:	ed97 7a16 	vldr	s14, [r7, #88]	; 0x58
 8000846:	ee77 7a27 	vadd.f32	s15, s14, s15
 800084a:	edc7 7a16 	vstr	s15, [r7, #88]	; 0x58
         acc4 += x5 * c0;   
 800084e:	ed97 7a0c 	vldr	s14, [r7, #48]	; 0x30
 8000852:	edd7 7a05 	vldr	s15, [r7, #20]
 8000856:	ee67 7a27 	vmul.f32	s15, s14, s15
 800085a:	ed97 7a15 	vldr	s14, [r7, #84]	; 0x54
 800085e:	ee77 7a27 	vadd.f32	s15, s14, s15
 8000862:	edc7 7a15 	vstr	s15, [r7, #84]	; 0x54
         acc5 += x6 * c0;   
 8000866:	ed97 7a0b 	vldr	s14, [r7, #44]	; 0x2c
 800086a:	edd7 7a05 	vldr	s15, [r7, #20]
 800086e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8000872:	ed97 7a14 	vldr	s14, [r7, #80]	; 0x50
 8000876:	ee77 7a27 	vadd.f32	s15, s14, s15
 800087a:	edc7 7a14 	vstr	s15, [r7, #80]	; 0x50
         acc6 += x7 * c0;   
 800087e:	ed97 7a04 	vldr	s14, [r7, #16]
 8000882:	edd7 7a05 	vldr	s15, [r7, #20]
 8000886:	ee67 7a27 	vmul.f32	s15, s14, s15
 800088a:	ed97 7a13 	vldr	s14, [r7, #76]	; 0x4c
 800088e:	ee77 7a27 	vadd.f32	s15, s14, s15
 8000892:	edc7 7a13 	vstr	s15, [r7, #76]	; 0x4c
         acc7 += x0 * c0;   
 8000896:	ed97 7a11 	vldr	s14, [r7, #68]	; 0x44
 800089a:	edd7 7a05 	vldr	s15, [r7, #20]
 800089e:	ee67 7a27 	vmul.f32	s15, s14, s15
 80008a2:	ed97 7a12 	vldr	s14, [r7, #72]	; 0x48
 80008a6:	ee77 7a27 	vadd.f32	s15, s14, s15
 80008aa:	edc7 7a12 	vstr	s15, [r7, #72]	; 0x48
         
         /* Read the b[numTaps-3] coefficient */
         c0 = *(pb++);
 80008ae:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 80008b0:	1d1a      	adds	r2, r3, #4
 80008b2:	66ba      	str	r2, [r7, #104]	; 0x68
 80008b4:	681b      	ldr	r3, [r3, #0]
 80008b6:	617b      	str	r3, [r7, #20]

         /* Read x[n-numTaps-5] sample */
         x1 = *(px++);
 80008b8:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80008ba:	1d1a      	adds	r2, r3, #4
 80008bc:	66fa      	str	r2, [r7, #108]	; 0x6c
 80008be:	681b      	ldr	r3, [r3, #0]
 80008c0:	643b      	str	r3, [r7, #64]	; 0x40

         /* Perform the multiply-accumulates */      
         acc0 += x2 * c0;
 80008c2:	ed97 7a0f 	vldr	s14, [r7, #60]	; 0x3c
 80008c6:	edd7 7a05 	vldr	s15, [r7, #20]
 80008ca:	ee67 7a27 	vmul.f32	s15, s14, s15
 80008ce:	ed97 7a19 	vldr	s14, [r7, #100]	; 0x64
 80008d2:	ee77 7a27 	vadd.f32	s15, s14, s15
 80008d6:	edc7 7a19 	vstr	s15, [r7, #100]	; 0x64
         acc1 += x3 * c0;   
 80008da:	ed97 7a0e 	vldr	s14, [r7, #56]	; 0x38
 80008de:	edd7 7a05 	vldr	s15, [r7, #20]
 80008e2:	ee67 7a27 	vmul.f32	s15, s14, s15
 80008e6:	ed97 7a18 	vldr	s14, [r7, #96]	; 0x60
 80008ea:	ee77 7a27 	vadd.f32	s15, s14, s15
 80008ee:	edc7 7a18 	vstr	s15, [r7, #96]	; 0x60
         acc2 += x4 * c0;   
 80008f2:	ed97 7a0d 	vldr	s14, [r7, #52]	; 0x34
 80008f6:	edd7 7a05 	vldr	s15, [r7, #20]
 80008fa:	ee67 7a27 	vmul.f32	s15, s14, s15
 80008fe:	ed97 7a17 	vldr	s14, [r7, #92]	; 0x5c
 8000902:	ee77 7a27 	vadd.f32	s15, s14, s15
 8000906:	edc7 7a17 	vstr	s15, [r7, #92]	; 0x5c
         acc3 += x5 * c0;   
 800090a:	ed97 7a0c 	vldr	s14, [r7, #48]	; 0x30
 800090e:	edd7 7a05 	vldr	s15, [r7, #20]
 8000912:	ee67 7a27 	vmul.f32	s15, s14, s15
 8000916:	ed97 7a16 	vldr	s14, [r7, #88]	; 0x58
 800091a:	ee77 7a27 	vadd.f32	s15, s14, s15
 800091e:	edc7 7a16 	vstr	s15, [r7, #88]	; 0x58
         acc4 += x6 * c0;   
 8000922:	ed97 7a0b 	vldr	s14, [r7, #44]	; 0x2c
 8000926:	edd7 7a05 	vldr	s15, [r7, #20]
 800092a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800092e:	ed97 7a15 	vldr	s14, [r7, #84]	; 0x54
 8000932:	ee77 7a27 	vadd.f32	s15, s14, s15
 8000936:	edc7 7a15 	vstr	s15, [r7, #84]	; 0x54
         acc5 += x7 * c0;   
 800093a:	ed97 7a04 	vldr	s14, [r7, #16]
 800093e:	edd7 7a05 	vldr	s15, [r7, #20]
 8000942:	ee67 7a27 	vmul.f32	s15, s14, s15
 8000946:	ed97 7a14 	vldr	s14, [r7, #80]	; 0x50
 800094a:	ee77 7a27 	vadd.f32	s15, s14, s15
 800094e:	edc7 7a14 	vstr	s15, [r7, #80]	; 0x50
         acc6 += x0 * c0;   
 8000952:	ed97 7a11 	vldr	s14, [r7, #68]	; 0x44
 8000956:	edd7 7a05 	vldr	s15, [r7, #20]
 800095a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800095e:	ed97 7a13 	vldr	s14, [r7, #76]	; 0x4c
 8000962:	ee77 7a27 	vadd.f32	s15, s14, s15
 8000966:	edc7 7a13 	vstr	s15, [r7, #76]	; 0x4c
         acc7 += x1 * c0;   
 800096a:	ed97 7a10 	vldr	s14, [r7, #64]	; 0x40
 800096e:	edd7 7a05 	vldr	s15, [r7, #20]
 8000972:	ee67 7a27 	vmul.f32	s15, s14, s15
 8000976:	ed97 7a12 	vldr	s14, [r7, #72]	; 0x48
 800097a:	ee77 7a27 	vadd.f32	s15, s14, s15
 800097e:	edc7 7a12 	vstr	s15, [r7, #72]	; 0x48

         /* Read the b[numTaps-4] coefficient */
         c0 = *(pb++);
 8000982:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8000984:	1d1a      	adds	r2, r3, #4
 8000986:	66ba      	str	r2, [r7, #104]	; 0x68
 8000988:	681b      	ldr	r3, [r3, #0]
 800098a:	617b      	str	r3, [r7, #20]

         /* Read x[n-numTaps-6] sample */
         x2 = *(px++);
 800098c:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800098e:	1d1a      	adds	r2, r3, #4
 8000990:	66fa      	str	r2, [r7, #108]	; 0x6c
 8000992:	681b      	ldr	r3, [r3, #0]
 8000994:	63fb      	str	r3, [r7, #60]	; 0x3c

         /* Perform the multiply-accumulates */      
         acc0 += x3 * c0;
 8000996:	ed97 7a0e 	vldr	s14, [r7, #56]	; 0x38
 800099a:	edd7 7a05 	vldr	s15, [r7, #20]
 800099e:	ee67 7a27 	vmul.f32	s15, s14, s15
 80009a2:	ed97 7a19 	vldr	s14, [r7, #100]	; 0x64
 80009a6:	ee77 7a27 	vadd.f32	s15, s14, s15
 80009aa:	edc7 7a19 	vstr	s15, [r7, #100]	; 0x64
         acc1 += x4 * c0;   
 80009ae:	ed97 7a0d 	vldr	s14, [r7, #52]	; 0x34
 80009b2:	edd7 7a05 	vldr	s15, [r7, #20]
 80009b6:	ee67 7a27 	vmul.f32	s15, s14, s15
 80009ba:	ed97 7a18 	vldr	s14, [r7, #96]	; 0x60
 80009be:	ee77 7a27 	vadd.f32	s15, s14, s15
 80009c2:	edc7 7a18 	vstr	s15, [r7, #96]	; 0x60
         acc2 += x5 * c0;   
 80009c6:	ed97 7a0c 	vldr	s14, [r7, #48]	; 0x30
 80009ca:	edd7 7a05 	vldr	s15, [r7, #20]
 80009ce:	ee67 7a27 	vmul.f32	s15, s14, s15
 80009d2:	ed97 7a17 	vldr	s14, [r7, #92]	; 0x5c
 80009d6:	ee77 7a27 	vadd.f32	s15, s14, s15
 80009da:	edc7 7a17 	vstr	s15, [r7, #92]	; 0x5c
         acc3 += x6 * c0;   
 80009de:	ed97 7a0b 	vldr	s14, [r7, #44]	; 0x2c
 80009e2:	edd7 7a05 	vldr	s15, [r7, #20]
 80009e6:	ee67 7a27 	vmul.f32	s15, s14, s15
 80009ea:	ed97 7a16 	vldr	s14, [r7, #88]	; 0x58
 80009ee:	ee77 7a27 	vadd.f32	s15, s14, s15
 80009f2:	edc7 7a16 	vstr	s15, [r7, #88]	; 0x58
         acc4 += x7 * c0;   
 80009f6:	ed97 7a04 	vldr	s14, [r7, #16]
 80009fa:	edd7 7a05 	vldr	s15, [r7, #20]
 80009fe:	ee67 7a27 	vmul.f32	s15, s14, s15
 8000a02:	ed97 7a15 	vldr	s14, [r7, #84]	; 0x54
 8000a06:	ee77 7a27 	vadd.f32	s15, s14, s15
 8000a0a:	edc7 7a15 	vstr	s15, [r7, #84]	; 0x54
         acc5 += x0 * c0;   
 8000a0e:	ed97 7a11 	vldr	s14, [r7, #68]	; 0x44
 8000a12:	edd7 7a05 	vldr	s15, [r7, #20]
 8000a16:	ee67 7a27 	vmul.f32	s15, s14, s15
 8000a1a:	ed97 7a14 	vldr	s14, [r7, #80]	; 0x50
 8000a1e:	ee77 7a27 	vadd.f32	s15, s14, s15
 8000a22:	edc7 7a14 	vstr	s15, [r7, #80]	; 0x50
         acc6 += x1 * c0;   
 8000a26:	ed97 7a10 	vldr	s14, [r7, #64]	; 0x40
 8000a2a:	edd7 7a05 	vldr	s15, [r7, #20]
 8000a2e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8000a32:	ed97 7a13 	vldr	s14, [r7, #76]	; 0x4c
 8000a36:	ee77 7a27 	vadd.f32	s15, s14, s15
 8000a3a:	edc7 7a13 	vstr	s15, [r7, #76]	; 0x4c
         acc7 += x2 * c0;   
 8000a3e:	ed97 7a0f 	vldr	s14, [r7, #60]	; 0x3c
 8000a42:	edd7 7a05 	vldr	s15, [r7, #20]
 8000a46:	ee67 7a27 	vmul.f32	s15, s14, s15
 8000a4a:	ed97 7a12 	vldr	s14, [r7, #72]	; 0x48
 8000a4e:	ee77 7a27 	vadd.f32	s15, s14, s15
 8000a52:	edc7 7a12 	vstr	s15, [r7, #72]	; 0x48

         /* Read the b[numTaps-4] coefficient */
         c0 = *(pb++);
 8000a56:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8000a58:	1d1a      	adds	r2, r3, #4
 8000a5a:	66ba      	str	r2, [r7, #104]	; 0x68
 8000a5c:	681b      	ldr	r3, [r3, #0]
 8000a5e:	617b      	str	r3, [r7, #20]

         /* Read x[n-numTaps-6] sample */
         x3 = *(px++);
 8000a60:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8000a62:	1d1a      	adds	r2, r3, #4
 8000a64:	66fa      	str	r2, [r7, #108]	; 0x6c
 8000a66:	681b      	ldr	r3, [r3, #0]
 8000a68:	63bb      	str	r3, [r7, #56]	; 0x38
         /* Perform the multiply-accumulates */      
         acc0 += x4 * c0;
 8000a6a:	ed97 7a0d 	vldr	s14, [r7, #52]	; 0x34
 8000a6e:	edd7 7a05 	vldr	s15, [r7, #20]
 8000a72:	ee67 7a27 	vmul.f32	s15, s14, s15
 8000a76:	ed97 7a19 	vldr	s14, [r7, #100]	; 0x64
 8000a7a:	ee77 7a27 	vadd.f32	s15, s14, s15
 8000a7e:	edc7 7a19 	vstr	s15, [r7, #100]	; 0x64
         acc1 += x5 * c0;   
 8000a82:	ed97 7a0c 	vldr	s14, [r7, #48]	; 0x30
 8000a86:	edd7 7a05 	vldr	s15, [r7, #20]
 8000a8a:	ee67 7a27 	vmul.f32	s15, s14, s15
 8000a8e:	ed97 7a18 	vldr	s14, [r7, #96]	; 0x60
 8000a92:	ee77 7a27 	vadd.f32	s15, s14, s15
 8000a96:	edc7 7a18 	vstr	s15, [r7, #96]	; 0x60
         acc2 += x6 * c0;   
 8000a9a:	ed97 7a0b 	vldr	s14, [r7, #44]	; 0x2c
 8000a9e:	edd7 7a05 	vldr	s15, [r7, #20]
 8000aa2:	ee67 7a27 	vmul.f32	s15, s14, s15
 8000aa6:	ed97 7a17 	vldr	s14, [r7, #92]	; 0x5c
 8000aaa:	ee77 7a27 	vadd.f32	s15, s14, s15
 8000aae:	edc7 7a17 	vstr	s15, [r7, #92]	; 0x5c
         acc3 += x7 * c0;   
 8000ab2:	ed97 7a04 	vldr	s14, [r7, #16]
 8000ab6:	edd7 7a05 	vldr	s15, [r7, #20]
 8000aba:	ee67 7a27 	vmul.f32	s15, s14, s15
 8000abe:	ed97 7a16 	vldr	s14, [r7, #88]	; 0x58
 8000ac2:	ee77 7a27 	vadd.f32	s15, s14, s15
 8000ac6:	edc7 7a16 	vstr	s15, [r7, #88]	; 0x58
         acc4 += x0 * c0;   
 8000aca:	ed97 7a11 	vldr	s14, [r7, #68]	; 0x44
 8000ace:	edd7 7a05 	vldr	s15, [r7, #20]
 8000ad2:	ee67 7a27 	vmul.f32	s15, s14, s15
 8000ad6:	ed97 7a15 	vldr	s14, [r7, #84]	; 0x54
 8000ada:	ee77 7a27 	vadd.f32	s15, s14, s15
 8000ade:	edc7 7a15 	vstr	s15, [r7, #84]	; 0x54
         acc5 += x1 * c0;   
 8000ae2:	ed97 7a10 	vldr	s14, [r7, #64]	; 0x40
 8000ae6:	edd7 7a05 	vldr	s15, [r7, #20]
 8000aea:	ee67 7a27 	vmul.f32	s15, s14, s15
 8000aee:	ed97 7a14 	vldr	s14, [r7, #80]	; 0x50
 8000af2:	ee77 7a27 	vadd.f32	s15, s14, s15
 8000af6:	edc7 7a14 	vstr	s15, [r7, #80]	; 0x50
         acc6 += x2 * c0;   
 8000afa:	ed97 7a0f 	vldr	s14, [r7, #60]	; 0x3c
 8000afe:	edd7 7a05 	vldr	s15, [r7, #20]
 8000b02:	ee67 7a27 	vmul.f32	s15, s14, s15
 8000b06:	ed97 7a13 	vldr	s14, [r7, #76]	; 0x4c
 8000b0a:	ee77 7a27 	vadd.f32	s15, s14, s15
 8000b0e:	edc7 7a13 	vstr	s15, [r7, #76]	; 0x4c
         acc7 += x3 * c0;   
 8000b12:	ed97 7a0e 	vldr	s14, [r7, #56]	; 0x38
 8000b16:	edd7 7a05 	vldr	s15, [r7, #20]
 8000b1a:	ee67 7a27 	vmul.f32	s15, s14, s15
 8000b1e:	ed97 7a12 	vldr	s14, [r7, #72]	; 0x48
 8000b22:	ee77 7a27 	vadd.f32	s15, s14, s15
 8000b26:	edc7 7a12 	vstr	s15, [r7, #72]	; 0x48

         /* Read the b[numTaps-4] coefficient */
         c0 = *(pb++);
 8000b2a:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8000b2c:	1d1a      	adds	r2, r3, #4
 8000b2e:	66ba      	str	r2, [r7, #104]	; 0x68
 8000b30:	681b      	ldr	r3, [r3, #0]
 8000b32:	617b      	str	r3, [r7, #20]

         /* Read x[n-numTaps-6] sample */
         x4 = *(px++);
 8000b34:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8000b36:	1d1a      	adds	r2, r3, #4
 8000b38:	66fa      	str	r2, [r7, #108]	; 0x6c
 8000b3a:	681b      	ldr	r3, [r3, #0]
 8000b3c:	637b      	str	r3, [r7, #52]	; 0x34

         /* Perform the multiply-accumulates */      
         acc0 += x5 * c0;
 8000b3e:	ed97 7a0c 	vldr	s14, [r7, #48]	; 0x30
 8000b42:	edd7 7a05 	vldr	s15, [r7, #20]
 8000b46:	ee67 7a27 	vmul.f32	s15, s14, s15
 8000b4a:	ed97 7a19 	vldr	s14, [r7, #100]	; 0x64
 8000b4e:	ee77 7a27 	vadd.f32	s15, s14, s15
 8000b52:	edc7 7a19 	vstr	s15, [r7, #100]	; 0x64
         acc1 += x6 * c0;   
 8000b56:	ed97 7a0b 	vldr	s14, [r7, #44]	; 0x2c
 8000b5a:	edd7 7a05 	vldr	s15, [r7, #20]
 8000b5e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8000b62:	ed97 7a18 	vldr	s14, [r7, #96]	; 0x60
 8000b66:	ee77 7a27 	vadd.f32	s15, s14, s15
 8000b6a:	edc7 7a18 	vstr	s15, [r7, #96]	; 0x60
         acc2 += x7 * c0;   
 8000b6e:	ed97 7a04 	vldr	s14, [r7, #16]
 8000b72:	edd7 7a05 	vldr	s15, [r7, #20]
 8000b76:	ee67 7a27 	vmul.f32	s15, s14, s15
 8000b7a:	ed97 7a17 	vldr	s14, [r7, #92]	; 0x5c
 8000b7e:	ee77 7a27 	vadd.f32	s15, s14, s15
 8000b82:	edc7 7a17 	vstr	s15, [r7, #92]	; 0x5c
         acc3 += x0 * c0;   
 8000b86:	ed97 7a11 	vldr	s14, [r7, #68]	; 0x44
 8000b8a:	edd7 7a05 	vldr	s15, [r7, #20]
 8000b8e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8000b92:	ed97 7a16 	vldr	s14, [r7, #88]	; 0x58
 8000b96:	ee77 7a27 	vadd.f32	s15, s14, s15
 8000b9a:	edc7 7a16 	vstr	s15, [r7, #88]	; 0x58
         acc4 += x1 * c0;   
 8000b9e:	ed97 7a10 	vldr	s14, [r7, #64]	; 0x40
 8000ba2:	edd7 7a05 	vldr	s15, [r7, #20]
 8000ba6:	ee67 7a27 	vmul.f32	s15, s14, s15
 8000baa:	ed97 7a15 	vldr	s14, [r7, #84]	; 0x54
 8000bae:	ee77 7a27 	vadd.f32	s15, s14, s15
 8000bb2:	edc7 7a15 	vstr	s15, [r7, #84]	; 0x54
         acc5 += x2 * c0;   
 8000bb6:	ed97 7a0f 	vldr	s14, [r7, #60]	; 0x3c
 8000bba:	edd7 7a05 	vldr	s15, [r7, #20]
 8000bbe:	ee67 7a27 	vmul.f32	s15, s14, s15
 8000bc2:	ed97 7a14 	vldr	s14, [r7, #80]	; 0x50
 8000bc6:	ee77 7a27 	vadd.f32	s15, s14, s15
 8000bca:	edc7 7a14 	vstr	s15, [r7, #80]	; 0x50
         acc6 += x3 * c0;   
 8000bce:	ed97 7a0e 	vldr	s14, [r7, #56]	; 0x38
 8000bd2:	edd7 7a05 	vldr	s15, [r7, #20]
 8000bd6:	ee67 7a27 	vmul.f32	s15, s14, s15
 8000bda:	ed97 7a13 	vldr	s14, [r7, #76]	; 0x4c
 8000bde:	ee77 7a27 	vadd.f32	s15, s14, s15
 8000be2:	edc7 7a13 	vstr	s15, [r7, #76]	; 0x4c
         acc7 += x4 * c0;   
 8000be6:	ed97 7a0d 	vldr	s14, [r7, #52]	; 0x34
 8000bea:	edd7 7a05 	vldr	s15, [r7, #20]
 8000bee:	ee67 7a27 	vmul.f32	s15, s14, s15
 8000bf2:	ed97 7a12 	vldr	s14, [r7, #72]	; 0x48
 8000bf6:	ee77 7a27 	vadd.f32	s15, s14, s15
 8000bfa:	edc7 7a12 	vstr	s15, [r7, #72]	; 0x48

         /* Read the b[numTaps-4] coefficient */
         c0 = *(pb++);
 8000bfe:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8000c00:	1d1a      	adds	r2, r3, #4
 8000c02:	66ba      	str	r2, [r7, #104]	; 0x68
 8000c04:	681b      	ldr	r3, [r3, #0]
 8000c06:	617b      	str	r3, [r7, #20]

         /* Read x[n-numTaps-6] sample */
         x5 = *(px++);
 8000c08:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8000c0a:	1d1a      	adds	r2, r3, #4
 8000c0c:	66fa      	str	r2, [r7, #108]	; 0x6c
 8000c0e:	681b      	ldr	r3, [r3, #0]
 8000c10:	633b      	str	r3, [r7, #48]	; 0x30

         /* Perform the multiply-accumulates */      
         acc0 += x6 * c0;
 8000c12:	ed97 7a0b 	vldr	s14, [r7, #44]	; 0x2c
 8000c16:	edd7 7a05 	vldr	s15, [r7, #20]
 8000c1a:	ee67 7a27 	vmul.f32	s15, s14, s15
 8000c1e:	ed97 7a19 	vldr	s14, [r7, #100]	; 0x64
 8000c22:	ee77 7a27 	vadd.f32	s15, s14, s15
 8000c26:	edc7 7a19 	vstr	s15, [r7, #100]	; 0x64
         acc1 += x7 * c0;   
 8000c2a:	ed97 7a04 	vldr	s14, [r7, #16]
 8000c2e:	edd7 7a05 	vldr	s15, [r7, #20]
 8000c32:	ee67 7a27 	vmul.f32	s15, s14, s15
 8000c36:	ed97 7a18 	vldr	s14, [r7, #96]	; 0x60
 8000c3a:	ee77 7a27 	vadd.f32	s15, s14, s15
 8000c3e:	edc7 7a18 	vstr	s15, [r7, #96]	; 0x60
         acc2 += x0 * c0;   
 8000c42:	ed97 7a11 	vldr	s14, [r7, #68]	; 0x44
 8000c46:	edd7 7a05 	vldr	s15, [r7, #20]
 8000c4a:	ee67 7a27 	vmul.f32	s15, s14, s15
 8000c4e:	ed97 7a17 	vldr	s14, [r7, #92]	; 0x5c
 8000c52:	ee77 7a27 	vadd.f32	s15, s14, s15
 8000c56:	edc7 7a17 	vstr	s15, [r7, #92]	; 0x5c
         acc3 += x1 * c0;   
 8000c5a:	ed97 7a10 	vldr	s14, [r7, #64]	; 0x40
 8000c5e:	edd7 7a05 	vldr	s15, [r7, #20]
 8000c62:	ee67 7a27 	vmul.f32	s15, s14, s15
 8000c66:	ed97 7a16 	vldr	s14, [r7, #88]	; 0x58
 8000c6a:	ee77 7a27 	vadd.f32	s15, s14, s15
 8000c6e:	edc7 7a16 	vstr	s15, [r7, #88]	; 0x58
         acc4 += x2 * c0;   
 8000c72:	ed97 7a0f 	vldr	s14, [r7, #60]	; 0x3c
 8000c76:	edd7 7a05 	vldr	s15, [r7, #20]
 8000c7a:	ee67 7a27 	vmul.f32	s15, s14, s15
 8000c7e:	ed97 7a15 	vldr	s14, [r7, #84]	; 0x54
 8000c82:	ee77 7a27 	vadd.f32	s15, s14, s15
 8000c86:	edc7 7a15 	vstr	s15, [r7, #84]	; 0x54
         acc5 += x3 * c0;   
 8000c8a:	ed97 7a0e 	vldr	s14, [r7, #56]	; 0x38
 8000c8e:	edd7 7a05 	vldr	s15, [r7, #20]
 8000c92:	ee67 7a27 	vmul.f32	s15, s14, s15
 8000c96:	ed97 7a14 	vldr	s14, [r7, #80]	; 0x50
 8000c9a:	ee77 7a27 	vadd.f32	s15, s14, s15
 8000c9e:	edc7 7a14 	vstr	s15, [r7, #80]	; 0x50
         acc6 += x4 * c0;   
 8000ca2:	ed97 7a0d 	vldr	s14, [r7, #52]	; 0x34
 8000ca6:	edd7 7a05 	vldr	s15, [r7, #20]
 8000caa:	ee67 7a27 	vmul.f32	s15, s14, s15
 8000cae:	ed97 7a13 	vldr	s14, [r7, #76]	; 0x4c
 8000cb2:	ee77 7a27 	vadd.f32	s15, s14, s15
 8000cb6:	edc7 7a13 	vstr	s15, [r7, #76]	; 0x4c
         acc7 += x5 * c0;   
 8000cba:	ed97 7a0c 	vldr	s14, [r7, #48]	; 0x30
 8000cbe:	edd7 7a05 	vldr	s15, [r7, #20]
 8000cc2:	ee67 7a27 	vmul.f32	s15, s14, s15
 8000cc6:	ed97 7a12 	vldr	s14, [r7, #72]	; 0x48
 8000cca:	ee77 7a27 	vadd.f32	s15, s14, s15
 8000cce:	edc7 7a12 	vstr	s15, [r7, #72]	; 0x48

         /* Read the b[numTaps-4] coefficient */
         c0 = *(pb++);
 8000cd2:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8000cd4:	1d1a      	adds	r2, r3, #4
 8000cd6:	66ba      	str	r2, [r7, #104]	; 0x68
 8000cd8:	681b      	ldr	r3, [r3, #0]
 8000cda:	617b      	str	r3, [r7, #20]

         /* Read x[n-numTaps-6] sample */
         x6 = *(px++);
 8000cdc:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8000cde:	1d1a      	adds	r2, r3, #4
 8000ce0:	66fa      	str	r2, [r7, #108]	; 0x6c
 8000ce2:	681b      	ldr	r3, [r3, #0]
 8000ce4:	62fb      	str	r3, [r7, #44]	; 0x2c

         /* Perform the multiply-accumulates */      
         acc0 += x7 * c0;
 8000ce6:	ed97 7a04 	vldr	s14, [r7, #16]
 8000cea:	edd7 7a05 	vldr	s15, [r7, #20]
 8000cee:	ee67 7a27 	vmul.f32	s15, s14, s15
 8000cf2:	ed97 7a19 	vldr	s14, [r7, #100]	; 0x64
 8000cf6:	ee77 7a27 	vadd.f32	s15, s14, s15
 8000cfa:	edc7 7a19 	vstr	s15, [r7, #100]	; 0x64
         acc1 += x0 * c0;   
 8000cfe:	ed97 7a11 	vldr	s14, [r7, #68]	; 0x44
 8000d02:	edd7 7a05 	vldr	s15, [r7, #20]
 8000d06:	ee67 7a27 	vmul.f32	s15, s14, s15
 8000d0a:	ed97 7a18 	vldr	s14, [r7, #96]	; 0x60
 8000d0e:	ee77 7a27 	vadd.f32	s15, s14, s15
 8000d12:	edc7 7a18 	vstr	s15, [r7, #96]	; 0x60
         acc2 += x1 * c0;   
 8000d16:	ed97 7a10 	vldr	s14, [r7, #64]	; 0x40
 8000d1a:	edd7 7a05 	vldr	s15, [r7, #20]
 8000d1e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8000d22:	ed97 7a17 	vldr	s14, [r7, #92]	; 0x5c
 8000d26:	ee77 7a27 	vadd.f32	s15, s14, s15
 8000d2a:	edc7 7a17 	vstr	s15, [r7, #92]	; 0x5c
         acc3 += x2 * c0;   
 8000d2e:	ed97 7a0f 	vldr	s14, [r7, #60]	; 0x3c
 8000d32:	edd7 7a05 	vldr	s15, [r7, #20]
 8000d36:	ee67 7a27 	vmul.f32	s15, s14, s15
 8000d3a:	ed97 7a16 	vldr	s14, [r7, #88]	; 0x58
 8000d3e:	ee77 7a27 	vadd.f32	s15, s14, s15
 8000d42:	edc7 7a16 	vstr	s15, [r7, #88]	; 0x58
         acc4 += x3 * c0;   
 8000d46:	ed97 7a0e 	vldr	s14, [r7, #56]	; 0x38
 8000d4a:	edd7 7a05 	vldr	s15, [r7, #20]
 8000d4e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8000d52:	ed97 7a15 	vldr	s14, [r7, #84]	; 0x54
 8000d56:	ee77 7a27 	vadd.f32	s15, s14, s15
 8000d5a:	edc7 7a15 	vstr	s15, [r7, #84]	; 0x54
         acc5 += x4 * c0;   
 8000d5e:	ed97 7a0d 	vldr	s14, [r7, #52]	; 0x34
 8000d62:	edd7 7a05 	vldr	s15, [r7, #20]
 8000d66:	ee67 7a27 	vmul.f32	s15, s14, s15
 8000d6a:	ed97 7a14 	vldr	s14, [r7, #80]	; 0x50
 8000d6e:	ee77 7a27 	vadd.f32	s15, s14, s15
 8000d72:	edc7 7a14 	vstr	s15, [r7, #80]	; 0x50
         acc6 += x5 * c0;   
 8000d76:	ed97 7a0c 	vldr	s14, [r7, #48]	; 0x30
 8000d7a:	edd7 7a05 	vldr	s15, [r7, #20]
 8000d7e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8000d82:	ed97 7a13 	vldr	s14, [r7, #76]	; 0x4c
 8000d86:	ee77 7a27 	vadd.f32	s15, s14, s15
 8000d8a:	edc7 7a13 	vstr	s15, [r7, #76]	; 0x4c
         acc7 += x6 * c0;   
 8000d8e:	ed97 7a0b 	vldr	s14, [r7, #44]	; 0x2c
 8000d92:	edd7 7a05 	vldr	s15, [r7, #20]
 8000d96:	ee67 7a27 	vmul.f32	s15, s14, s15
 8000d9a:	ed97 7a12 	vldr	s14, [r7, #72]	; 0x48
 8000d9e:	ee77 7a27 	vadd.f32	s15, s14, s15
 8000da2:	edc7 7a12 	vstr	s15, [r7, #72]	; 0x48

         tapCnt--;
 8000da6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000da8:	3b01      	subs	r3, #1
 8000daa:	627b      	str	r3, [r7, #36]	; 0x24
      while(tapCnt > 0u)
 8000dac:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000dae:	2b00      	cmp	r3, #0
 8000db0:	f47f aca9 	bne.w	8000706 <arm_fir_f32+0x142>
      }

      /* If the filter length is not a multiple of 8, compute the remaining filter taps */
      tapCnt = numTaps % 0x8u;
 8000db4:	69bb      	ldr	r3, [r7, #24]
 8000db6:	f003 0307 	and.w	r3, r3, #7
 8000dba:	627b      	str	r3, [r7, #36]	; 0x24

      while(tapCnt > 0u)
 8000dbc:	e07a      	b.n	8000eb4 <arm_fir_f32+0x8f0>
      {
         /* Read coefficients */
         c0 = *(pb++);
 8000dbe:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8000dc0:	1d1a      	adds	r2, r3, #4
 8000dc2:	66ba      	str	r2, [r7, #104]	; 0x68
 8000dc4:	681b      	ldr	r3, [r3, #0]
 8000dc6:	617b      	str	r3, [r7, #20]

         /* Fetch 1 state variable */
         x7 = *(px++);
 8000dc8:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8000dca:	1d1a      	adds	r2, r3, #4
 8000dcc:	66fa      	str	r2, [r7, #108]	; 0x6c
 8000dce:	681b      	ldr	r3, [r3, #0]
 8000dd0:	613b      	str	r3, [r7, #16]

         /* Perform the multiply-accumulates */      
         acc0 += x0 * c0;
 8000dd2:	ed97 7a11 	vldr	s14, [r7, #68]	; 0x44
 8000dd6:	edd7 7a05 	vldr	s15, [r7, #20]
 8000dda:	ee67 7a27 	vmul.f32	s15, s14, s15
 8000dde:	ed97 7a19 	vldr	s14, [r7, #100]	; 0x64
 8000de2:	ee77 7a27 	vadd.f32	s15, s14, s15
 8000de6:	edc7 7a19 	vstr	s15, [r7, #100]	; 0x64
         acc1 += x1 * c0;   
 8000dea:	ed97 7a10 	vldr	s14, [r7, #64]	; 0x40
 8000dee:	edd7 7a05 	vldr	s15, [r7, #20]
 8000df2:	ee67 7a27 	vmul.f32	s15, s14, s15
 8000df6:	ed97 7a18 	vldr	s14, [r7, #96]	; 0x60
 8000dfa:	ee77 7a27 	vadd.f32	s15, s14, s15
 8000dfe:	edc7 7a18 	vstr	s15, [r7, #96]	; 0x60
         acc2 += x2 * c0;   
 8000e02:	ed97 7a0f 	vldr	s14, [r7, #60]	; 0x3c
 8000e06:	edd7 7a05 	vldr	s15, [r7, #20]
 8000e0a:	ee67 7a27 	vmul.f32	s15, s14, s15
 8000e0e:	ed97 7a17 	vldr	s14, [r7, #92]	; 0x5c
 8000e12:	ee77 7a27 	vadd.f32	s15, s14, s15
 8000e16:	edc7 7a17 	vstr	s15, [r7, #92]	; 0x5c
         acc3 += x3 * c0;   
 8000e1a:	ed97 7a0e 	vldr	s14, [r7, #56]	; 0x38
 8000e1e:	edd7 7a05 	vldr	s15, [r7, #20]
 8000e22:	ee67 7a27 	vmul.f32	s15, s14, s15
 8000e26:	ed97 7a16 	vldr	s14, [r7, #88]	; 0x58
 8000e2a:	ee77 7a27 	vadd.f32	s15, s14, s15
 8000e2e:	edc7 7a16 	vstr	s15, [r7, #88]	; 0x58
         acc4 += x4 * c0;   
 8000e32:	ed97 7a0d 	vldr	s14, [r7, #52]	; 0x34
 8000e36:	edd7 7a05 	vldr	s15, [r7, #20]
 8000e3a:	ee67 7a27 	vmul.f32	s15, s14, s15
 8000e3e:	ed97 7a15 	vldr	s14, [r7, #84]	; 0x54
 8000e42:	ee77 7a27 	vadd.f32	s15, s14, s15
 8000e46:	edc7 7a15 	vstr	s15, [r7, #84]	; 0x54
         acc5 += x5 * c0;   
 8000e4a:	ed97 7a0c 	vldr	s14, [r7, #48]	; 0x30
 8000e4e:	edd7 7a05 	vldr	s15, [r7, #20]
 8000e52:	ee67 7a27 	vmul.f32	s15, s14, s15
 8000e56:	ed97 7a14 	vldr	s14, [r7, #80]	; 0x50
 8000e5a:	ee77 7a27 	vadd.f32	s15, s14, s15
 8000e5e:	edc7 7a14 	vstr	s15, [r7, #80]	; 0x50
         acc6 += x6 * c0;   
 8000e62:	ed97 7a0b 	vldr	s14, [r7, #44]	; 0x2c
 8000e66:	edd7 7a05 	vldr	s15, [r7, #20]
 8000e6a:	ee67 7a27 	vmul.f32	s15, s14, s15
 8000e6e:	ed97 7a13 	vldr	s14, [r7, #76]	; 0x4c
 8000e72:	ee77 7a27 	vadd.f32	s15, s14, s15
 8000e76:	edc7 7a13 	vstr	s15, [r7, #76]	; 0x4c
         acc7 += x7 * c0;   
 8000e7a:	ed97 7a04 	vldr	s14, [r7, #16]
 8000e7e:	edd7 7a05 	vldr	s15, [r7, #20]
 8000e82:	ee67 7a27 	vmul.f32	s15, s14, s15
 8000e86:	ed97 7a12 	vldr	s14, [r7, #72]	; 0x48
 8000e8a:	ee77 7a27 	vadd.f32	s15, s14, s15
 8000e8e:	edc7 7a12 	vstr	s15, [r7, #72]	; 0x48

         /* Reuse the present sample states for next sample */
         x0 = x1;
 8000e92:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8000e94:	647b      	str	r3, [r7, #68]	; 0x44
         x1 = x2;
 8000e96:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8000e98:	643b      	str	r3, [r7, #64]	; 0x40
         x2 = x3;
 8000e9a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8000e9c:	63fb      	str	r3, [r7, #60]	; 0x3c
         x3 = x4;
 8000e9e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8000ea0:	63bb      	str	r3, [r7, #56]	; 0x38
         x4 = x5;
 8000ea2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8000ea4:	637b      	str	r3, [r7, #52]	; 0x34
         x5 = x6;
 8000ea6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8000ea8:	633b      	str	r3, [r7, #48]	; 0x30
         x6 = x7;
 8000eaa:	693b      	ldr	r3, [r7, #16]
 8000eac:	62fb      	str	r3, [r7, #44]	; 0x2c

         /* Decrement the loop counter */
         tapCnt--;
 8000eae:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000eb0:	3b01      	subs	r3, #1
 8000eb2:	627b      	str	r3, [r7, #36]	; 0x24
      while(tapCnt > 0u)
 8000eb4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000eb6:	2b00      	cmp	r3, #0
 8000eb8:	d181      	bne.n	8000dbe <arm_fir_f32+0x7fa>
      }

      /* Advance the state pointer by 8 to process the next group of 8 samples */
      pState = pState + 8;
 8000eba:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8000ebc:	3320      	adds	r3, #32
 8000ebe:	677b      	str	r3, [r7, #116]	; 0x74

      /* The results in the 8 accumulators, store in the destination buffer. */
      *pDst++ = acc0;
 8000ec0:	687b      	ldr	r3, [r7, #4]
 8000ec2:	1d1a      	adds	r2, r3, #4
 8000ec4:	607a      	str	r2, [r7, #4]
 8000ec6:	6e7a      	ldr	r2, [r7, #100]	; 0x64
 8000ec8:	601a      	str	r2, [r3, #0]
      *pDst++ = acc1;
 8000eca:	687b      	ldr	r3, [r7, #4]
 8000ecc:	1d1a      	adds	r2, r3, #4
 8000ece:	607a      	str	r2, [r7, #4]
 8000ed0:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 8000ed2:	601a      	str	r2, [r3, #0]
      *pDst++ = acc2;
 8000ed4:	687b      	ldr	r3, [r7, #4]
 8000ed6:	1d1a      	adds	r2, r3, #4
 8000ed8:	607a      	str	r2, [r7, #4]
 8000eda:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 8000edc:	601a      	str	r2, [r3, #0]
      *pDst++ = acc3;
 8000ede:	687b      	ldr	r3, [r7, #4]
 8000ee0:	1d1a      	adds	r2, r3, #4
 8000ee2:	607a      	str	r2, [r7, #4]
 8000ee4:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8000ee6:	601a      	str	r2, [r3, #0]
      *pDst++ = acc4;
 8000ee8:	687b      	ldr	r3, [r7, #4]
 8000eea:	1d1a      	adds	r2, r3, #4
 8000eec:	607a      	str	r2, [r7, #4]
 8000eee:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 8000ef0:	601a      	str	r2, [r3, #0]
      *pDst++ = acc5;
 8000ef2:	687b      	ldr	r3, [r7, #4]
 8000ef4:	1d1a      	adds	r2, r3, #4
 8000ef6:	607a      	str	r2, [r7, #4]
 8000ef8:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 8000efa:	601a      	str	r2, [r3, #0]
      *pDst++ = acc6;
 8000efc:	687b      	ldr	r3, [r7, #4]
 8000efe:	1d1a      	adds	r2, r3, #4
 8000f00:	607a      	str	r2, [r7, #4]
 8000f02:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8000f04:	601a      	str	r2, [r3, #0]
      *pDst++ = acc7;
 8000f06:	687b      	ldr	r3, [r7, #4]
 8000f08:	1d1a      	adds	r2, r3, #4
 8000f0a:	607a      	str	r2, [r7, #4]
 8000f0c:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8000f0e:	601a      	str	r2, [r3, #0]

      blkCnt--;
 8000f10:	6a3b      	ldr	r3, [r7, #32]
 8000f12:	3b01      	subs	r3, #1
 8000f14:	623b      	str	r3, [r7, #32]
   while(blkCnt > 0u)
 8000f16:	6a3b      	ldr	r3, [r7, #32]
 8000f18:	2b00      	cmp	r3, #0
 8000f1a:	f47f ab71 	bne.w	8000600 <arm_fir_f32+0x3c>
   }

   /* If the blockSize is not a multiple of 8, compute any remaining output samples here.  
   ** No loop unrolling is used. */
   blkCnt = blockSize % 0x8u;
 8000f1e:	683b      	ldr	r3, [r7, #0]
 8000f20:	f003 0307 	and.w	r3, r3, #7
 8000f24:	623b      	str	r3, [r7, #32]

   while(blkCnt > 0u)
 8000f26:	e033      	b.n	8000f90 <arm_fir_f32+0x9cc>
   {
      /* Copy one sample at a time into state buffer */
      *pStateCurnt++ = *pSrc++;
 8000f28:	68ba      	ldr	r2, [r7, #8]
 8000f2a:	1d13      	adds	r3, r2, #4
 8000f2c:	60bb      	str	r3, [r7, #8]
 8000f2e:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8000f30:	1d19      	adds	r1, r3, #4
 8000f32:	6739      	str	r1, [r7, #112]	; 0x70
 8000f34:	6812      	ldr	r2, [r2, #0]
 8000f36:	601a      	str	r2, [r3, #0]

      /* Set the accumulator to zero */
      acc0 = 0.0f;
 8000f38:	f04f 0300 	mov.w	r3, #0
 8000f3c:	667b      	str	r3, [r7, #100]	; 0x64

      /* Initialize state pointer */
      px = pState;
 8000f3e:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8000f40:	66fb      	str	r3, [r7, #108]	; 0x6c

      /* Initialize Coefficient pointer */
      pb = (pCoeffs);
 8000f42:	69fb      	ldr	r3, [r7, #28]
 8000f44:	66bb      	str	r3, [r7, #104]	; 0x68

      i = numTaps;
 8000f46:	69bb      	ldr	r3, [r7, #24]
 8000f48:	62bb      	str	r3, [r7, #40]	; 0x28

      /* Perform the multiply-accumulates */
      do
      {
         acc0 += *px++ * *pb++;
 8000f4a:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8000f4c:	1d1a      	adds	r2, r3, #4
 8000f4e:	66fa      	str	r2, [r7, #108]	; 0x6c
 8000f50:	ed93 7a00 	vldr	s14, [r3]
 8000f54:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8000f56:	1d1a      	adds	r2, r3, #4
 8000f58:	66ba      	str	r2, [r7, #104]	; 0x68
 8000f5a:	edd3 7a00 	vldr	s15, [r3]
 8000f5e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8000f62:	ed97 7a19 	vldr	s14, [r7, #100]	; 0x64
 8000f66:	ee77 7a27 	vadd.f32	s15, s14, s15
 8000f6a:	edc7 7a19 	vstr	s15, [r7, #100]	; 0x64
         i--;
 8000f6e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8000f70:	3b01      	subs	r3, #1
 8000f72:	62bb      	str	r3, [r7, #40]	; 0x28

      } while(i > 0u);
 8000f74:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8000f76:	2b00      	cmp	r3, #0
 8000f78:	d1e7      	bne.n	8000f4a <arm_fir_f32+0x986>

      /* The result is store in the destination buffer. */
      *pDst++ = acc0;
 8000f7a:	687b      	ldr	r3, [r7, #4]
 8000f7c:	1d1a      	adds	r2, r3, #4
 8000f7e:	607a      	str	r2, [r7, #4]
 8000f80:	6e7a      	ldr	r2, [r7, #100]	; 0x64
 8000f82:	601a      	str	r2, [r3, #0]

      /* Advance state pointer by 1 for the next sample */
      pState = pState + 1;
 8000f84:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8000f86:	3304      	adds	r3, #4
 8000f88:	677b      	str	r3, [r7, #116]	; 0x74

      blkCnt--;
 8000f8a:	6a3b      	ldr	r3, [r7, #32]
 8000f8c:	3b01      	subs	r3, #1
 8000f8e:	623b      	str	r3, [r7, #32]
   while(blkCnt > 0u)
 8000f90:	6a3b      	ldr	r3, [r7, #32]
 8000f92:	2b00      	cmp	r3, #0
 8000f94:	d1c8      	bne.n	8000f28 <arm_fir_f32+0x964>
   /* Processing is complete.  
   ** Now copy the last numTaps - 1 samples to the start of the state buffer.  
   ** This prepares the state buffer for the next function call. */

   /* Points to the start of the state buffer */
   pStateCurnt = S->pState;
 8000f96:	68fb      	ldr	r3, [r7, #12]
 8000f98:	685b      	ldr	r3, [r3, #4]
 8000f9a:	673b      	str	r3, [r7, #112]	; 0x70

   tapCnt = (numTaps - 1u) >> 2u;
 8000f9c:	69bb      	ldr	r3, [r7, #24]
 8000f9e:	3b01      	subs	r3, #1
 8000fa0:	089b      	lsrs	r3, r3, #2
 8000fa2:	627b      	str	r3, [r7, #36]	; 0x24

   /* copy data */
   while(tapCnt > 0u)
 8000fa4:	e022      	b.n	8000fec <arm_fir_f32+0xa28>
   {
      *pStateCurnt++ = *pState++;
 8000fa6:	6f7a      	ldr	r2, [r7, #116]	; 0x74
 8000fa8:	1d13      	adds	r3, r2, #4
 8000faa:	677b      	str	r3, [r7, #116]	; 0x74
 8000fac:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8000fae:	1d19      	adds	r1, r3, #4
 8000fb0:	6739      	str	r1, [r7, #112]	; 0x70
 8000fb2:	6812      	ldr	r2, [r2, #0]
 8000fb4:	601a      	str	r2, [r3, #0]
      *pStateCurnt++ = *pState++;
 8000fb6:	6f7a      	ldr	r2, [r7, #116]	; 0x74
 8000fb8:	1d13      	adds	r3, r2, #4
 8000fba:	677b      	str	r3, [r7, #116]	; 0x74
 8000fbc:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8000fbe:	1d19      	adds	r1, r3, #4
 8000fc0:	6739      	str	r1, [r7, #112]	; 0x70
 8000fc2:	6812      	ldr	r2, [r2, #0]
 8000fc4:	601a      	str	r2, [r3, #0]
      *pStateCurnt++ = *pState++;
 8000fc6:	6f7a      	ldr	r2, [r7, #116]	; 0x74
 8000fc8:	1d13      	adds	r3, r2, #4
 8000fca:	677b      	str	r3, [r7, #116]	; 0x74
 8000fcc:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8000fce:	1d19      	adds	r1, r3, #4
 8000fd0:	6739      	str	r1, [r7, #112]	; 0x70
 8000fd2:	6812      	ldr	r2, [r2, #0]
 8000fd4:	601a      	str	r2, [r3, #0]
      *pStateCurnt++ = *pState++;
 8000fd6:	6f7a      	ldr	r2, [r7, #116]	; 0x74
 8000fd8:	1d13      	adds	r3, r2, #4
 8000fda:	677b      	str	r3, [r7, #116]	; 0x74
 8000fdc:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8000fde:	1d19      	adds	r1, r3, #4
 8000fe0:	6739      	str	r1, [r7, #112]	; 0x70
 8000fe2:	6812      	ldr	r2, [r2, #0]
 8000fe4:	601a      	str	r2, [r3, #0]

      /* Decrement the loop counter */
      tapCnt--;
 8000fe6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000fe8:	3b01      	subs	r3, #1
 8000fea:	627b      	str	r3, [r7, #36]	; 0x24
   while(tapCnt > 0u)
 8000fec:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000fee:	2b00      	cmp	r3, #0
 8000ff0:	d1d9      	bne.n	8000fa6 <arm_fir_f32+0x9e2>
   }

   /* Calculate remaining number of copies */
   tapCnt = (numTaps - 1u) % 0x4u;
 8000ff2:	69bb      	ldr	r3, [r7, #24]
 8000ff4:	3b01      	subs	r3, #1
 8000ff6:	f003 0303 	and.w	r3, r3, #3
 8000ffa:	627b      	str	r3, [r7, #36]	; 0x24

   /* Copy the remaining q31_t data */
   while(tapCnt > 0u)
 8000ffc:	e00a      	b.n	8001014 <arm_fir_f32+0xa50>
   {
      *pStateCurnt++ = *pState++;
 8000ffe:	6f7a      	ldr	r2, [r7, #116]	; 0x74
 8001000:	1d13      	adds	r3, r2, #4
 8001002:	677b      	str	r3, [r7, #116]	; 0x74
 8001004:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8001006:	1d19      	adds	r1, r3, #4
 8001008:	6739      	str	r1, [r7, #112]	; 0x70
 800100a:	6812      	ldr	r2, [r2, #0]
 800100c:	601a      	str	r2, [r3, #0]

      /* Decrement the loop counter */
      tapCnt--;
 800100e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001010:	3b01      	subs	r3, #1
 8001012:	627b      	str	r3, [r7, #36]	; 0x24
   while(tapCnt > 0u)
 8001014:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001016:	2b00      	cmp	r3, #0
 8001018:	d1f1      	bne.n	8000ffe <arm_fir_f32+0xa3a>
   }
}
 800101a:	bf00      	nop
 800101c:	bf00      	nop
 800101e:	377c      	adds	r7, #124	; 0x7c
 8001020:	46bd      	mov	sp, r7
 8001022:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001026:	4770      	bx	lr

08001028 <arm_fir_init_f32>:
  arm_fir_instance_f32 * S,
  uint16_t numTaps,
  float32_t * pCoeffs,
  float32_t * pState,
  uint32_t blockSize)
{
 8001028:	b580      	push	{r7, lr}
 800102a:	b084      	sub	sp, #16
 800102c:	af00      	add	r7, sp, #0
 800102e:	60f8      	str	r0, [r7, #12]
 8001030:	607a      	str	r2, [r7, #4]
 8001032:	603b      	str	r3, [r7, #0]
 8001034:	460b      	mov	r3, r1
 8001036:	817b      	strh	r3, [r7, #10]
  /* Assign filter taps */
  S->numTaps = numTaps;
 8001038:	68fb      	ldr	r3, [r7, #12]
 800103a:	897a      	ldrh	r2, [r7, #10]
 800103c:	801a      	strh	r2, [r3, #0]

  /* Assign coefficient pointer */
  S->pCoeffs = pCoeffs;
 800103e:	68fb      	ldr	r3, [r7, #12]
 8001040:	687a      	ldr	r2, [r7, #4]
 8001042:	609a      	str	r2, [r3, #8]

  /* Clear state buffer and the size of state buffer is (blockSize + numTaps - 1) */
  memset(pState, 0, (numTaps + (blockSize - 1u)) * sizeof(float32_t));
 8001044:	897a      	ldrh	r2, [r7, #10]
 8001046:	69bb      	ldr	r3, [r7, #24]
 8001048:	4413      	add	r3, r2
 800104a:	3b01      	subs	r3, #1
 800104c:	009b      	lsls	r3, r3, #2
 800104e:	461a      	mov	r2, r3
 8001050:	2100      	movs	r1, #0
 8001052:	6838      	ldr	r0, [r7, #0]
 8001054:	f007 fbd0 	bl	80087f8 <memset>

  /* Assign state pointer */
  S->pState = pState;
 8001058:	68fb      	ldr	r3, [r7, #12]
 800105a:	683a      	ldr	r2, [r7, #0]
 800105c:	605a      	str	r2, [r3, #4]

}
 800105e:	bf00      	nop
 8001060:	3710      	adds	r7, #16
 8001062:	46bd      	mov	sp, r7
 8001064:	bd80      	pop	{r7, pc}

08001066 <read_register>:

// SPI helpers //

// Reads single register
static uint8_t read_register(lora_sx1276 *lora, uint8_t address)
{
 8001066:	b580      	push	{r7, lr}
 8001068:	b086      	sub	sp, #24
 800106a:	af00      	add	r7, sp, #0
 800106c:	6078      	str	r0, [r7, #4]
 800106e:	460b      	mov	r3, r1
 8001070:	70fb      	strb	r3, [r7, #3]
  uint8_t value = 0;
 8001072:	2300      	movs	r3, #0
 8001074:	73fb      	strb	r3, [r7, #15]

  // 7bit controls read/write mode
  CLEAR_BIT(address, BIT_7);
 8001076:	78fb      	ldrb	r3, [r7, #3]
 8001078:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800107c:	b2db      	uxtb	r3, r3
 800107e:	70fb      	strb	r3, [r7, #3]

  // Start SPI transaction
  HAL_GPIO_WritePin(lora->nss_port, lora->nss_pin, GPIO_PIN_RESET);
 8001080:	687b      	ldr	r3, [r7, #4]
 8001082:	6858      	ldr	r0, [r3, #4]
 8001084:	687b      	ldr	r3, [r7, #4]
 8001086:	8adb      	ldrh	r3, [r3, #22]
 8001088:	2200      	movs	r2, #0
 800108a:	4619      	mov	r1, r3
 800108c:	f002 fcfc 	bl	8003a88 <HAL_GPIO_WritePin>
  // Transmit reg address, then receive it value
  uint32_t res1 = HAL_SPI_Transmit(lora->spi, &address, 1, lora->spi_timeout);
 8001090:	687b      	ldr	r3, [r7, #4]
 8001092:	6818      	ldr	r0, [r3, #0]
 8001094:	687b      	ldr	r3, [r7, #4]
 8001096:	689b      	ldr	r3, [r3, #8]
 8001098:	1cf9      	adds	r1, r7, #3
 800109a:	2201      	movs	r2, #1
 800109c:	f004 fd3d 	bl	8005b1a <HAL_SPI_Transmit>
 80010a0:	4603      	mov	r3, r0
 80010a2:	617b      	str	r3, [r7, #20]
  uint32_t res2 = HAL_SPI_Receive(lora->spi, &value, 1, lora->spi_timeout);
 80010a4:	687b      	ldr	r3, [r7, #4]
 80010a6:	6818      	ldr	r0, [r3, #0]
 80010a8:	687b      	ldr	r3, [r7, #4]
 80010aa:	689b      	ldr	r3, [r3, #8]
 80010ac:	f107 010f 	add.w	r1, r7, #15
 80010b0:	2201      	movs	r2, #1
 80010b2:	f004 fe6e 	bl	8005d92 <HAL_SPI_Receive>
 80010b6:	4603      	mov	r3, r0
 80010b8:	613b      	str	r3, [r7, #16]
  // End SPI transaction
  HAL_GPIO_WritePin(lora->nss_port, lora->nss_pin, GPIO_PIN_SET);
 80010ba:	687b      	ldr	r3, [r7, #4]
 80010bc:	6858      	ldr	r0, [r3, #4]
 80010be:	687b      	ldr	r3, [r7, #4]
 80010c0:	8adb      	ldrh	r3, [r3, #22]
 80010c2:	2201      	movs	r2, #1
 80010c4:	4619      	mov	r1, r3
 80010c6:	f002 fcdf 	bl	8003a88 <HAL_GPIO_WritePin>

  if (res1 != HAL_OK || res2 != HAL_OK) {
    DEBUGF("SPI transmit/receive failed (%d %d)", res1, res2);
  }

  return value;
 80010ca:	7bfb      	ldrb	r3, [r7, #15]
}
 80010cc:	4618      	mov	r0, r3
 80010ce:	3718      	adds	r7, #24
 80010d0:	46bd      	mov	sp, r7
 80010d2:	bd80      	pop	{r7, pc}

080010d4 <write_register>:

// Writes single register
static void write_register(lora_sx1276 *lora, uint8_t address, uint8_t value)
{
 80010d4:	b580      	push	{r7, lr}
 80010d6:	b084      	sub	sp, #16
 80010d8:	af00      	add	r7, sp, #0
 80010da:	6078      	str	r0, [r7, #4]
 80010dc:	460b      	mov	r3, r1
 80010de:	70fb      	strb	r3, [r7, #3]
 80010e0:	4613      	mov	r3, r2
 80010e2:	70bb      	strb	r3, [r7, #2]
  // 7bit controls read/write mode
  SET_BIT(address, BIT_7);
 80010e4:	78fb      	ldrb	r3, [r7, #3]
 80010e6:	f063 037f 	orn	r3, r3, #127	; 0x7f
 80010ea:	70fb      	strb	r3, [r7, #3]

  // Reg address + its new value
  uint16_t payload = (value << 8) | address;
 80010ec:	78bb      	ldrb	r3, [r7, #2]
 80010ee:	021b      	lsls	r3, r3, #8
 80010f0:	b21a      	sxth	r2, r3
 80010f2:	78fb      	ldrb	r3, [r7, #3]
 80010f4:	b21b      	sxth	r3, r3
 80010f6:	4313      	orrs	r3, r2
 80010f8:	b21b      	sxth	r3, r3
 80010fa:	b29b      	uxth	r3, r3
 80010fc:	817b      	strh	r3, [r7, #10]

  // Start SPI transaction, send address + value
  HAL_GPIO_WritePin(lora->nss_port, lora->nss_pin, GPIO_PIN_RESET);
 80010fe:	687b      	ldr	r3, [r7, #4]
 8001100:	6858      	ldr	r0, [r3, #4]
 8001102:	687b      	ldr	r3, [r7, #4]
 8001104:	8adb      	ldrh	r3, [r3, #22]
 8001106:	2200      	movs	r2, #0
 8001108:	4619      	mov	r1, r3
 800110a:	f002 fcbd 	bl	8003a88 <HAL_GPIO_WritePin>
  uint32_t res = HAL_SPI_Transmit(lora->spi, (uint8_t*)&payload, 2, lora->spi_timeout);
 800110e:	687b      	ldr	r3, [r7, #4]
 8001110:	6818      	ldr	r0, [r3, #0]
 8001112:	687b      	ldr	r3, [r7, #4]
 8001114:	689b      	ldr	r3, [r3, #8]
 8001116:	f107 010a 	add.w	r1, r7, #10
 800111a:	2202      	movs	r2, #2
 800111c:	f004 fcfd 	bl	8005b1a <HAL_SPI_Transmit>
 8001120:	4603      	mov	r3, r0
 8001122:	60fb      	str	r3, [r7, #12]
  // End SPI transaction
  HAL_GPIO_WritePin(lora->nss_port, lora->nss_pin, GPIO_PIN_SET);
 8001124:	687b      	ldr	r3, [r7, #4]
 8001126:	6858      	ldr	r0, [r3, #4]
 8001128:	687b      	ldr	r3, [r7, #4]
 800112a:	8adb      	ldrh	r3, [r3, #22]
 800112c:	2201      	movs	r2, #1
 800112e:	4619      	mov	r1, r3
 8001130:	f002 fcaa 	bl	8003a88 <HAL_GPIO_WritePin>

  if (res != HAL_OK) {
    DEBUGF("SPI transmit failed: %d", res);
  }
}
 8001134:	bf00      	nop
 8001136:	3710      	adds	r7, #16
 8001138:	46bd      	mov	sp, r7
 800113a:	bd80      	pop	{r7, pc}

0800113c <write_fifo>:

// Copies bytes from buffer into radio FIFO given len length
static void write_fifo(lora_sx1276 *lora, uint8_t *buffer, uint8_t len, uint8_t mode)
{
 800113c:	b580      	push	{r7, lr}
 800113e:	b088      	sub	sp, #32
 8001140:	af00      	add	r7, sp, #0
 8001142:	60f8      	str	r0, [r7, #12]
 8001144:	60b9      	str	r1, [r7, #8]
 8001146:	4611      	mov	r1, r2
 8001148:	461a      	mov	r2, r3
 800114a:	460b      	mov	r3, r1
 800114c:	71fb      	strb	r3, [r7, #7]
 800114e:	4613      	mov	r3, r2
 8001150:	71bb      	strb	r3, [r7, #6]
  uint8_t address = REG_FIFO | BIT_7;
 8001152:	2380      	movs	r3, #128	; 0x80
 8001154:	75fb      	strb	r3, [r7, #23]

  // Start SPI transaction, send address
  HAL_GPIO_WritePin(lora->nss_port, lora->nss_pin, GPIO_PIN_RESET);
 8001156:	68fb      	ldr	r3, [r7, #12]
 8001158:	6858      	ldr	r0, [r3, #4]
 800115a:	68fb      	ldr	r3, [r7, #12]
 800115c:	8adb      	ldrh	r3, [r3, #22]
 800115e:	2200      	movs	r2, #0
 8001160:	4619      	mov	r1, r3
 8001162:	f002 fc91 	bl	8003a88 <HAL_GPIO_WritePin>
  uint32_t res1 = HAL_SPI_Transmit(lora->spi, &address, 1, lora->spi_timeout);
 8001166:	68fb      	ldr	r3, [r7, #12]
 8001168:	6818      	ldr	r0, [r3, #0]
 800116a:	68fb      	ldr	r3, [r7, #12]
 800116c:	689b      	ldr	r3, [r3, #8]
 800116e:	f107 0117 	add.w	r1, r7, #23
 8001172:	2201      	movs	r2, #1
 8001174:	f004 fcd1 	bl	8005b1a <HAL_SPI_Transmit>
 8001178:	4603      	mov	r3, r0
 800117a:	61fb      	str	r3, [r7, #28]
  if (mode == TRANSFER_MODE_DMA) {
 800117c:	79bb      	ldrb	r3, [r7, #6]
 800117e:	2b01      	cmp	r3, #1
 8001180:	d108      	bne.n	8001194 <write_fifo+0x58>
    HAL_SPI_Transmit_DMA(lora->spi, buffer, len);
 8001182:	68fb      	ldr	r3, [r7, #12]
 8001184:	681b      	ldr	r3, [r3, #0]
 8001186:	79fa      	ldrb	r2, [r7, #7]
 8001188:	b292      	uxth	r2, r2
 800118a:	68b9      	ldr	r1, [r7, #8]
 800118c:	4618      	mov	r0, r3
 800118e:	f005 f8b3 	bl	80062f8 <HAL_SPI_Transmit_DMA>
 8001192:	e012      	b.n	80011ba <write_fifo+0x7e>
    // Intentionally leave SPI active - let DMA finish transfer
    return;
  }
  uint32_t res2 = HAL_SPI_Transmit(lora->spi, buffer, len, lora->spi_timeout);
 8001194:	68fb      	ldr	r3, [r7, #12]
 8001196:	6818      	ldr	r0, [r3, #0]
 8001198:	79fb      	ldrb	r3, [r7, #7]
 800119a:	b29a      	uxth	r2, r3
 800119c:	68fb      	ldr	r3, [r7, #12]
 800119e:	689b      	ldr	r3, [r3, #8]
 80011a0:	68b9      	ldr	r1, [r7, #8]
 80011a2:	f004 fcba 	bl	8005b1a <HAL_SPI_Transmit>
 80011a6:	4603      	mov	r3, r0
 80011a8:	61bb      	str	r3, [r7, #24]
  // End SPI transaction
  HAL_GPIO_WritePin(lora->nss_port, lora->nss_pin, GPIO_PIN_SET);
 80011aa:	68fb      	ldr	r3, [r7, #12]
 80011ac:	6858      	ldr	r0, [r3, #4]
 80011ae:	68fb      	ldr	r3, [r7, #12]
 80011b0:	8adb      	ldrh	r3, [r3, #22]
 80011b2:	2201      	movs	r2, #1
 80011b4:	4619      	mov	r1, r3
 80011b6:	f002 fc67 	bl	8003a88 <HAL_GPIO_WritePin>

  if (res1 != HAL_OK || res2 != HAL_OK) {
    DEBUGF("SPI transmit failed");
  }
}
 80011ba:	3720      	adds	r7, #32
 80011bc:	46bd      	mov	sp, r7
 80011be:	bd80      	pop	{r7, pc}

080011c0 <set_mode>:
    DEBUGF("SPI receive/transmit failed");
  }
}

static void set_mode(lora_sx1276 *lora, uint8_t mode)
{
 80011c0:	b580      	push	{r7, lr}
 80011c2:	b082      	sub	sp, #8
 80011c4:	af00      	add	r7, sp, #0
 80011c6:	6078      	str	r0, [r7, #4]
 80011c8:	460b      	mov	r3, r1
 80011ca:	70fb      	strb	r3, [r7, #3]
  write_register(lora, REG_OP_MODE, OPMODE_LONG_RANGE_MODE | mode);
 80011cc:	78fb      	ldrb	r3, [r7, #3]
 80011ce:	f063 037f 	orn	r3, r3, #127	; 0x7f
 80011d2:	b2db      	uxtb	r3, r3
 80011d4:	461a      	mov	r2, r3
 80011d6:	2101      	movs	r1, #1
 80011d8:	6878      	ldr	r0, [r7, #4]
 80011da:	f7ff ff7b 	bl	80010d4 <write_register>
}
 80011de:	bf00      	nop
 80011e0:	3708      	adds	r7, #8
 80011e2:	46bd      	mov	sp, r7
 80011e4:	bd80      	pop	{r7, pc}
	...

080011e8 <set_OCP>:

// Set Overload Current Protection
static void set_OCP(lora_sx1276 *lora, uint8_t imax)
{
 80011e8:	b580      	push	{r7, lr}
 80011ea:	b084      	sub	sp, #16
 80011ec:	af00      	add	r7, sp, #0
 80011ee:	6078      	str	r0, [r7, #4]
 80011f0:	460b      	mov	r3, r1
 80011f2:	70fb      	strb	r3, [r7, #3]
  uint8_t value;

  // Minimum available current is 45mA, maximum 240mA
  // As per page 80 of datasheet
  if (imax < 45) {
 80011f4:	78fb      	ldrb	r3, [r7, #3]
 80011f6:	2b2c      	cmp	r3, #44	; 0x2c
 80011f8:	d801      	bhi.n	80011fe <set_OCP+0x16>
    imax = 45;
 80011fa:	232d      	movs	r3, #45	; 0x2d
 80011fc:	70fb      	strb	r3, [r7, #3]
  }
  if (imax > 240) {
 80011fe:	78fb      	ldrb	r3, [r7, #3]
 8001200:	2bf0      	cmp	r3, #240	; 0xf0
 8001202:	d901      	bls.n	8001208 <set_OCP+0x20>
    imax = 240;
 8001204:	23f0      	movs	r3, #240	; 0xf0
 8001206:	70fb      	strb	r3, [r7, #3]
  }

  if (imax < 130) {
 8001208:	78fb      	ldrb	r3, [r7, #3]
 800120a:	2b81      	cmp	r3, #129	; 0x81
 800120c:	d809      	bhi.n	8001222 <set_OCP+0x3a>
    value = (imax - 45) / 5;
 800120e:	78fb      	ldrb	r3, [r7, #3]
 8001210:	3b2d      	subs	r3, #45	; 0x2d
 8001212:	4a0f      	ldr	r2, [pc, #60]	; (8001250 <set_OCP+0x68>)
 8001214:	fb82 1203 	smull	r1, r2, r2, r3
 8001218:	1052      	asrs	r2, r2, #1
 800121a:	17db      	asrs	r3, r3, #31
 800121c:	1ad3      	subs	r3, r2, r3
 800121e:	73fb      	strb	r3, [r7, #15]
 8001220:	e008      	b.n	8001234 <set_OCP+0x4c>
  } else {
    value = (imax + 30) / 10;
 8001222:	78fb      	ldrb	r3, [r7, #3]
 8001224:	331e      	adds	r3, #30
 8001226:	4a0a      	ldr	r2, [pc, #40]	; (8001250 <set_OCP+0x68>)
 8001228:	fb82 1203 	smull	r1, r2, r2, r3
 800122c:	1092      	asrs	r2, r2, #2
 800122e:	17db      	asrs	r3, r3, #31
 8001230:	1ad3      	subs	r3, r2, r3
 8001232:	73fb      	strb	r3, [r7, #15]
  }

  write_register(lora, REG_OCP, OCP_ON | value);
 8001234:	7bfb      	ldrb	r3, [r7, #15]
 8001236:	f043 0320 	orr.w	r3, r3, #32
 800123a:	b2db      	uxtb	r3, r3
 800123c:	461a      	mov	r2, r3
 800123e:	210b      	movs	r1, #11
 8001240:	6878      	ldr	r0, [r7, #4]
 8001242:	f7ff ff47 	bl	80010d4 <write_register>
}
 8001246:	bf00      	nop
 8001248:	3710      	adds	r7, #16
 800124a:	46bd      	mov	sp, r7
 800124c:	bd80      	pop	{r7, pc}
 800124e:	bf00      	nop
 8001250:	66666667 	.word	0x66666667

08001254 <set_low_data_rate_optimization>:

static void set_low_data_rate_optimization(lora_sx1276 *lora)
{
 8001254:	b5b0      	push	{r4, r5, r7, lr}
 8001256:	b088      	sub	sp, #32
 8001258:	af00      	add	r7, sp, #0
 800125a:	6078      	str	r0, [r7, #4]
  assert_param(lora);

  // Read current signal bandwidth
  uint64_t bandwidth = read_register(lora, REG_MODEM_CONFIG_1) >> 4;
 800125c:	211d      	movs	r1, #29
 800125e:	6878      	ldr	r0, [r7, #4]
 8001260:	f7ff ff01 	bl	8001066 <read_register>
 8001264:	4603      	mov	r3, r0
 8001266:	091b      	lsrs	r3, r3, #4
 8001268:	b2db      	uxtb	r3, r3
 800126a:	b2db      	uxtb	r3, r3
 800126c:	2200      	movs	r2, #0
 800126e:	461c      	mov	r4, r3
 8001270:	4615      	mov	r5, r2
 8001272:	e9c7 4504 	strd	r4, r5, [r7, #16]
  // Read current spreading factor
  uint8_t  sf = read_register(lora, REG_MODEM_CONFIG_2) >> 4;
 8001276:	211e      	movs	r1, #30
 8001278:	6878      	ldr	r0, [r7, #4]
 800127a:	f7ff fef4 	bl	8001066 <read_register>
 800127e:	4603      	mov	r3, r0
 8001280:	091b      	lsrs	r3, r3, #4
 8001282:	73fb      	strb	r3, [r7, #15]

  uint8_t  mc3 = MC3_AGCAUTO;
 8001284:	2304      	movs	r3, #4
 8001286:	77fb      	strb	r3, [r7, #31]

  if (sf >= 11 && bandwidth == LORA_BANDWIDTH_125_KHZ) {
 8001288:	7bfb      	ldrb	r3, [r7, #15]
 800128a:	2b0a      	cmp	r3, #10
 800128c:	d908      	bls.n	80012a0 <set_low_data_rate_optimization+0x4c>
 800128e:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 8001292:	1fd1      	subs	r1, r2, #7
 8001294:	430b      	orrs	r3, r1
 8001296:	d103      	bne.n	80012a0 <set_low_data_rate_optimization+0x4c>
    mc3 |= MC3_MOBILE_NODE;
 8001298:	7ffb      	ldrb	r3, [r7, #31]
 800129a:	f043 0308 	orr.w	r3, r3, #8
 800129e:	77fb      	strb	r3, [r7, #31]
  }

  write_register(lora, REG_MODEM_CONFIG_3, mc3);
 80012a0:	7ffb      	ldrb	r3, [r7, #31]
 80012a2:	461a      	mov	r2, r3
 80012a4:	2126      	movs	r1, #38	; 0x26
 80012a6:	6878      	ldr	r0, [r7, #4]
 80012a8:	f7ff ff14 	bl	80010d4 <write_register>
}
 80012ac:	bf00      	nop
 80012ae:	3720      	adds	r7, #32
 80012b0:	46bd      	mov	sp, r7
 80012b2:	bdb0      	pop	{r4, r5, r7, pc}

080012b4 <lora_mode_sleep>:

void lora_mode_sleep(lora_sx1276 *lora)
{
 80012b4:	b580      	push	{r7, lr}
 80012b6:	b082      	sub	sp, #8
 80012b8:	af00      	add	r7, sp, #0
 80012ba:	6078      	str	r0, [r7, #4]
  assert_param(lora);

  set_mode(lora, OPMODE_SLEEP);
 80012bc:	2100      	movs	r1, #0
 80012be:	6878      	ldr	r0, [r7, #4]
 80012c0:	f7ff ff7e 	bl	80011c0 <set_mode>
}
 80012c4:	bf00      	nop
 80012c6:	3708      	adds	r7, #8
 80012c8:	46bd      	mov	sp, r7
 80012ca:	bd80      	pop	{r7, pc}

080012cc <lora_mode_standby>:

  set_mode(lora, OPMODE_RX_SINGLE);
}

void lora_mode_standby(lora_sx1276 *lora)
{
 80012cc:	b580      	push	{r7, lr}
 80012ce:	b082      	sub	sp, #8
 80012d0:	af00      	add	r7, sp, #0
 80012d2:	6078      	str	r0, [r7, #4]
  assert_param(lora);

  set_mode(lora, OPMODE_STDBY);
 80012d4:	2101      	movs	r1, #1
 80012d6:	6878      	ldr	r0, [r7, #4]
 80012d8:	f7ff ff72 	bl	80011c0 <set_mode>
}
 80012dc:	bf00      	nop
 80012de:	3708      	adds	r7, #8
 80012e0:	46bd      	mov	sp, r7
 80012e2:	bd80      	pop	{r7, pc}

080012e4 <lora_set_explicit_header_mode>:
  mc1 |= MC1_IMPLICIT_HEADER_MODE;
  write_register(lora, REG_MODEM_CONFIG_1, mc1);
}

void lora_set_explicit_header_mode(lora_sx1276 *lora)
{
 80012e4:	b580      	push	{r7, lr}
 80012e6:	b084      	sub	sp, #16
 80012e8:	af00      	add	r7, sp, #0
 80012ea:	6078      	str	r0, [r7, #4]
  assert_param(lora);

  uint8_t mc1 = read_register(lora, REG_MODEM_CONFIG_1);
 80012ec:	211d      	movs	r1, #29
 80012ee:	6878      	ldr	r0, [r7, #4]
 80012f0:	f7ff feb9 	bl	8001066 <read_register>
 80012f4:	4603      	mov	r3, r0
 80012f6:	73fb      	strb	r3, [r7, #15]
  mc1 &= ~MC1_IMPLICIT_HEADER_MODE;
 80012f8:	7bfb      	ldrb	r3, [r7, #15]
 80012fa:	f023 0301 	bic.w	r3, r3, #1
 80012fe:	73fb      	strb	r3, [r7, #15]
  write_register(lora, REG_MODEM_CONFIG_1, mc1);
 8001300:	7bfb      	ldrb	r3, [r7, #15]
 8001302:	461a      	mov	r2, r3
 8001304:	211d      	movs	r1, #29
 8001306:	6878      	ldr	r0, [r7, #4]
 8001308:	f7ff fee4 	bl	80010d4 <write_register>
}
 800130c:	bf00      	nop
 800130e:	3710      	adds	r7, #16
 8001310:	46bd      	mov	sp, r7
 8001312:	bd80      	pop	{r7, pc}

08001314 <lora_set_tx_power>:

void lora_set_tx_power(lora_sx1276 *lora, uint8_t level)
{
 8001314:	b580      	push	{r7, lr}
 8001316:	b082      	sub	sp, #8
 8001318:	af00      	add	r7, sp, #0
 800131a:	6078      	str	r0, [r7, #4]
 800131c:	460b      	mov	r3, r1
 800131e:	70fb      	strb	r3, [r7, #3]
  assert_param(lora);

  if (lora->pa_mode == LORA_PA_OUTPUT_RFO) {
 8001320:	687b      	ldr	r3, [r7, #4]
 8001322:	691b      	ldr	r3, [r3, #16]
 8001324:	2b00      	cmp	r3, #0
 8001326:	d10e      	bne.n	8001346 <lora_set_tx_power+0x32>
    // RFO pin
    assert_param(level <= 15);
    if (level > 15) {
 8001328:	78fb      	ldrb	r3, [r7, #3]
 800132a:	2b0f      	cmp	r3, #15
 800132c:	d901      	bls.n	8001332 <lora_set_tx_power+0x1e>
      level = 15;
 800132e:	230f      	movs	r3, #15
 8001330:	70fb      	strb	r3, [r7, #3]
    }
    // 7 bit -> PaSelect: 0 for RFO    --- = 0x70
    // 6-4 bits -> MaxPower (select all) --^
    // 3-0 bits -> Output power, dB (max 15)
    write_register(lora, REG_PA_CONFIG, 0x70 | level);
 8001332:	78fb      	ldrb	r3, [r7, #3]
 8001334:	f043 0370 	orr.w	r3, r3, #112	; 0x70
 8001338:	b2db      	uxtb	r3, r3
 800133a:	461a      	mov	r2, r3
 800133c:	2109      	movs	r1, #9
 800133e:	6878      	ldr	r0, [r7, #4]
 8001340:	f7ff fec8 	bl	80010d4 <write_register>
    // Minimum power level is 2 which is 0 for chip
    level -= 2;
    // 7 bit -> PaSelect: 1 for PA_BOOST
    write_register(lora, REG_PA_CONFIG, BIT_7 | level);
  }
}
 8001344:	e02e      	b.n	80013a4 <lora_set_tx_power+0x90>
    if (level > 20) {
 8001346:	78fb      	ldrb	r3, [r7, #3]
 8001348:	2b14      	cmp	r3, #20
 800134a:	d901      	bls.n	8001350 <lora_set_tx_power+0x3c>
      level = 20;
 800134c:	2314      	movs	r3, #20
 800134e:	70fb      	strb	r3, [r7, #3]
    if (level < 2) {
 8001350:	78fb      	ldrb	r3, [r7, #3]
 8001352:	2b01      	cmp	r3, #1
 8001354:	d801      	bhi.n	800135a <lora_set_tx_power+0x46>
      level = 2;
 8001356:	2302      	movs	r3, #2
 8001358:	70fb      	strb	r3, [r7, #3]
    if (level > 17) {
 800135a:	78fb      	ldrb	r3, [r7, #3]
 800135c:	2b11      	cmp	r3, #17
 800135e:	d90c      	bls.n	800137a <lora_set_tx_power+0x66>
      level -= 3;
 8001360:	78fb      	ldrb	r3, [r7, #3]
 8001362:	3b03      	subs	r3, #3
 8001364:	70fb      	strb	r3, [r7, #3]
      write_register(lora, REG_PA_DAC, PA_DAC_HIGH_POWER);
 8001366:	2287      	movs	r2, #135	; 0x87
 8001368:	214d      	movs	r1, #77	; 0x4d
 800136a:	6878      	ldr	r0, [r7, #4]
 800136c:	f7ff feb2 	bl	80010d4 <write_register>
      set_OCP(lora, 140);
 8001370:	218c      	movs	r1, #140	; 0x8c
 8001372:	6878      	ldr	r0, [r7, #4]
 8001374:	f7ff ff38 	bl	80011e8 <set_OCP>
 8001378:	e008      	b.n	800138c <lora_set_tx_power+0x78>
      write_register(lora, REG_PA_DAC, PA_DAC_HALF_POWER);
 800137a:	2284      	movs	r2, #132	; 0x84
 800137c:	214d      	movs	r1, #77	; 0x4d
 800137e:	6878      	ldr	r0, [r7, #4]
 8001380:	f7ff fea8 	bl	80010d4 <write_register>
      set_OCP(lora, 97);
 8001384:	2161      	movs	r1, #97	; 0x61
 8001386:	6878      	ldr	r0, [r7, #4]
 8001388:	f7ff ff2e 	bl	80011e8 <set_OCP>
    level -= 2;
 800138c:	78fb      	ldrb	r3, [r7, #3]
 800138e:	3b02      	subs	r3, #2
 8001390:	70fb      	strb	r3, [r7, #3]
    write_register(lora, REG_PA_CONFIG, BIT_7 | level);
 8001392:	78fb      	ldrb	r3, [r7, #3]
 8001394:	f063 037f 	orn	r3, r3, #127	; 0x7f
 8001398:	b2db      	uxtb	r3, r3
 800139a:	461a      	mov	r2, r3
 800139c:	2109      	movs	r1, #9
 800139e:	6878      	ldr	r0, [r7, #4]
 80013a0:	f7ff fe98 	bl	80010d4 <write_register>
}
 80013a4:	bf00      	nop
 80013a6:	3708      	adds	r7, #8
 80013a8:	46bd      	mov	sp, r7
 80013aa:	bd80      	pop	{r7, pc}

080013ac <lora_set_frequency>:

void lora_set_frequency(lora_sx1276 *lora, uint64_t freq)
{
 80013ac:	b580      	push	{r7, lr}
 80013ae:	b086      	sub	sp, #24
 80013b0:	af00      	add	r7, sp, #0
 80013b2:	60f8      	str	r0, [r7, #12]
 80013b4:	e9c7 2300 	strd	r2, r3, [r7]
  assert_param(lora);

  // From datasheet: FREQ = (FRF * 32 Mhz) / (2 ^ 19)
  uint64_t frf = (freq << 19) / (32 * MHZ);
 80013b8:	e9d7 2300 	ldrd	r2, r3, [r7]
 80013bc:	f04f 0000 	mov.w	r0, #0
 80013c0:	f04f 0100 	mov.w	r1, #0
 80013c4:	04d9      	lsls	r1, r3, #19
 80013c6:	ea41 3152 	orr.w	r1, r1, r2, lsr #13
 80013ca:	04d0      	lsls	r0, r2, #19
 80013cc:	4a19      	ldr	r2, [pc, #100]	; (8001434 <lora_set_frequency+0x88>)
 80013ce:	f04f 0300 	mov.w	r3, #0
 80013d2:	f7fe ff75 	bl	80002c0 <__aeabi_uldivmod>
 80013d6:	4602      	mov	r2, r0
 80013d8:	460b      	mov	r3, r1
 80013da:	e9c7 2304 	strd	r2, r3, [r7, #16]

  write_register(lora, REG_FRF_MSB, frf >> 16);
 80013de:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 80013e2:	f04f 0200 	mov.w	r2, #0
 80013e6:	f04f 0300 	mov.w	r3, #0
 80013ea:	0c02      	lsrs	r2, r0, #16
 80013ec:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 80013f0:	0c0b      	lsrs	r3, r1, #16
 80013f2:	b2d3      	uxtb	r3, r2
 80013f4:	461a      	mov	r2, r3
 80013f6:	2106      	movs	r1, #6
 80013f8:	68f8      	ldr	r0, [r7, #12]
 80013fa:	f7ff fe6b 	bl	80010d4 <write_register>
  write_register(lora, REG_FRF_MID, (frf & 0xff00) >> 8);
 80013fe:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 8001402:	f04f 0200 	mov.w	r2, #0
 8001406:	f04f 0300 	mov.w	r3, #0
 800140a:	0a02      	lsrs	r2, r0, #8
 800140c:	ea42 6201 	orr.w	r2, r2, r1, lsl #24
 8001410:	0a0b      	lsrs	r3, r1, #8
 8001412:	b2d3      	uxtb	r3, r2
 8001414:	461a      	mov	r2, r3
 8001416:	2107      	movs	r1, #7
 8001418:	68f8      	ldr	r0, [r7, #12]
 800141a:	f7ff fe5b 	bl	80010d4 <write_register>
  write_register(lora, REG_FRF_LSB, frf & 0xff);
 800141e:	7c3b      	ldrb	r3, [r7, #16]
 8001420:	461a      	mov	r2, r3
 8001422:	2108      	movs	r1, #8
 8001424:	68f8      	ldr	r0, [r7, #12]
 8001426:	f7ff fe55 	bl	80010d4 <write_register>
}
 800142a:	bf00      	nop
 800142c:	3718      	adds	r7, #24
 800142e:	46bd      	mov	sp, r7
 8001430:	bd80      	pop	{r7, pc}
 8001432:	bf00      	nop
 8001434:	01e84800 	.word	0x01e84800

08001438 <lora_set_spreading_factor>:

  set_low_data_rate_optimization(lora);
}

void lora_set_spreading_factor(lora_sx1276 *lora, uint8_t sf)
{
 8001438:	b580      	push	{r7, lr}
 800143a:	b084      	sub	sp, #16
 800143c:	af00      	add	r7, sp, #0
 800143e:	6078      	str	r0, [r7, #4]
 8001440:	460b      	mov	r3, r1
 8001442:	70fb      	strb	r3, [r7, #3]
  assert_param(lora && sf <= 12 && sf >=6);

  if (sf < 6) {
 8001444:	78fb      	ldrb	r3, [r7, #3]
 8001446:	2b05      	cmp	r3, #5
 8001448:	d802      	bhi.n	8001450 <lora_set_spreading_factor+0x18>
    sf = 6;
 800144a:	2306      	movs	r3, #6
 800144c:	70fb      	strb	r3, [r7, #3]
 800144e:	e004      	b.n	800145a <lora_set_spreading_factor+0x22>
  } else if (sf > 12) {
 8001450:	78fb      	ldrb	r3, [r7, #3]
 8001452:	2b0c      	cmp	r3, #12
 8001454:	d901      	bls.n	800145a <lora_set_spreading_factor+0x22>
    sf = 12;
 8001456:	230c      	movs	r3, #12
 8001458:	70fb      	strb	r3, [r7, #3]
  }

  if (sf == 6) {
 800145a:	78fb      	ldrb	r3, [r7, #3]
 800145c:	2b06      	cmp	r3, #6
 800145e:	d10a      	bne.n	8001476 <lora_set_spreading_factor+0x3e>
    write_register(lora, REG_DETECTION_OPTIMIZE, 0xc5);
 8001460:	22c5      	movs	r2, #197	; 0xc5
 8001462:	2131      	movs	r1, #49	; 0x31
 8001464:	6878      	ldr	r0, [r7, #4]
 8001466:	f7ff fe35 	bl	80010d4 <write_register>
    write_register(lora, REG_DETECTION_THRESHOLD, 0x0c);
 800146a:	220c      	movs	r2, #12
 800146c:	2137      	movs	r1, #55	; 0x37
 800146e:	6878      	ldr	r0, [r7, #4]
 8001470:	f7ff fe30 	bl	80010d4 <write_register>
 8001474:	e009      	b.n	800148a <lora_set_spreading_factor+0x52>
  } else {
    write_register(lora, REG_DETECTION_OPTIMIZE, 0xc3);
 8001476:	22c3      	movs	r2, #195	; 0xc3
 8001478:	2131      	movs	r1, #49	; 0x31
 800147a:	6878      	ldr	r0, [r7, #4]
 800147c:	f7ff fe2a 	bl	80010d4 <write_register>
    write_register(lora, REG_DETECTION_THRESHOLD, 0x0a);
 8001480:	220a      	movs	r2, #10
 8001482:	2137      	movs	r1, #55	; 0x37
 8001484:	6878      	ldr	r0, [r7, #4]
 8001486:	f7ff fe25 	bl	80010d4 <write_register>
  }
  // Set new spread factor
  uint8_t mc2 = read_register(lora, REG_MODEM_CONFIG_2);
 800148a:	211e      	movs	r1, #30
 800148c:	6878      	ldr	r0, [r7, #4]
 800148e:	f7ff fdea 	bl	8001066 <read_register>
 8001492:	4603      	mov	r3, r0
 8001494:	73fb      	strb	r3, [r7, #15]
  mc2 |= sf << 4;
 8001496:	78fb      	ldrb	r3, [r7, #3]
 8001498:	011b      	lsls	r3, r3, #4
 800149a:	b25a      	sxtb	r2, r3
 800149c:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80014a0:	4313      	orrs	r3, r2
 80014a2:	b25b      	sxtb	r3, r3
 80014a4:	73fb      	strb	r3, [r7, #15]
  // uint8_t new_config = (current_config & 0x0f) | ((sf << 4) & 0xf0);
  write_register(lora, REG_MODEM_CONFIG_2, mc2);
 80014a6:	7bfb      	ldrb	r3, [r7, #15]
 80014a8:	461a      	mov	r2, r3
 80014aa:	211e      	movs	r1, #30
 80014ac:	6878      	ldr	r0, [r7, #4]
 80014ae:	f7ff fe11 	bl	80010d4 <write_register>

  set_low_data_rate_optimization(lora);
 80014b2:	6878      	ldr	r0, [r7, #4]
 80014b4:	f7ff fece 	bl	8001254 <set_low_data_rate_optimization>
}
 80014b8:	bf00      	nop
 80014ba:	3710      	adds	r7, #16
 80014bc:	46bd      	mov	sp, r7
 80014be:	bd80      	pop	{r7, pc}

080014c0 <lora_set_preamble_length>:
  mc1 |= rate << 1;
  write_register(lora, REG_MODEM_CONFIG_1, mc1);
}

void lora_set_preamble_length(lora_sx1276 *lora, uint16_t len)
{
 80014c0:	b580      	push	{r7, lr}
 80014c2:	b082      	sub	sp, #8
 80014c4:	af00      	add	r7, sp, #0
 80014c6:	6078      	str	r0, [r7, #4]
 80014c8:	460b      	mov	r3, r1
 80014ca:	807b      	strh	r3, [r7, #2]
  assert_param(lora);

  write_register(lora, REG_PREAMBLE_MSB, len >> 8);
 80014cc:	887b      	ldrh	r3, [r7, #2]
 80014ce:	0a1b      	lsrs	r3, r3, #8
 80014d0:	b29b      	uxth	r3, r3
 80014d2:	b2db      	uxtb	r3, r3
 80014d4:	461a      	mov	r2, r3
 80014d6:	2120      	movs	r1, #32
 80014d8:	6878      	ldr	r0, [r7, #4]
 80014da:	f7ff fdfb 	bl	80010d4 <write_register>
  write_register(lora, REG_PREAMBLE_LSB, len & 0xf);
 80014de:	887b      	ldrh	r3, [r7, #2]
 80014e0:	b2db      	uxtb	r3, r3
 80014e2:	f003 030f 	and.w	r3, r3, #15
 80014e6:	b2db      	uxtb	r3, r3
 80014e8:	461a      	mov	r2, r3
 80014ea:	2121      	movs	r1, #33	; 0x21
 80014ec:	6878      	ldr	r0, [r7, #4]
 80014ee:	f7ff fdf1 	bl	80010d4 <write_register>
}
 80014f2:	bf00      	nop
 80014f4:	3708      	adds	r7, #8
 80014f6:	46bd      	mov	sp, r7
 80014f8:	bd80      	pop	{r7, pc}

080014fa <lora_is_transmitting>:

  return read_register(lora, REG_VERSION);
}

uint8_t lora_is_transmitting(lora_sx1276 *lora)
{
 80014fa:	b580      	push	{r7, lr}
 80014fc:	b084      	sub	sp, #16
 80014fe:	af00      	add	r7, sp, #0
 8001500:	6078      	str	r0, [r7, #4]
  assert_param(lora);

  uint8_t opmode = read_register(lora, REG_OP_MODE);
 8001502:	2101      	movs	r1, #1
 8001504:	6878      	ldr	r0, [r7, #4]
 8001506:	f7ff fdae 	bl	8001066 <read_register>
 800150a:	4603      	mov	r3, r0
 800150c:	73fb      	strb	r3, [r7, #15]

  return (opmode & OPMODE_TX) == OPMODE_TX ? LORA_BUSY : LORA_OK;
 800150e:	7bfb      	ldrb	r3, [r7, #15]
 8001510:	f003 0303 	and.w	r3, r3, #3
 8001514:	2b03      	cmp	r3, #3
 8001516:	d101      	bne.n	800151c <lora_is_transmitting+0x22>
 8001518:	2305      	movs	r3, #5
 800151a:	e000      	b.n	800151e <lora_is_transmitting+0x24>
 800151c:	2300      	movs	r3, #0
}
 800151e:	4618      	mov	r0, r3
 8001520:	3710      	adds	r7, #16
 8001522:	46bd      	mov	sp, r7
 8001524:	bd80      	pop	{r7, pc}

08001526 <lora_send_packet_base>:

static uint8_t lora_send_packet_base(lora_sx1276 *lora, uint8_t *data, uint8_t data_len, uint8_t mode)
{
 8001526:	b580      	push	{r7, lr}
 8001528:	b084      	sub	sp, #16
 800152a:	af00      	add	r7, sp, #0
 800152c:	60f8      	str	r0, [r7, #12]
 800152e:	60b9      	str	r1, [r7, #8]
 8001530:	4611      	mov	r1, r2
 8001532:	461a      	mov	r2, r3
 8001534:	460b      	mov	r3, r1
 8001536:	71fb      	strb	r3, [r7, #7]
 8001538:	4613      	mov	r3, r2
 800153a:	71bb      	strb	r3, [r7, #6]
  assert_param(lora && data && data_len > 0);

  if (lora_is_transmitting(lora)) {
 800153c:	68f8      	ldr	r0, [r7, #12]
 800153e:	f7ff ffdc 	bl	80014fa <lora_is_transmitting>
 8001542:	4603      	mov	r3, r0
 8001544:	2b00      	cmp	r3, #0
 8001546:	d001      	beq.n	800154c <lora_send_packet_base+0x26>
    return LORA_BUSY;
 8001548:	2305      	movs	r3, #5
 800154a:	e02a      	b.n	80015a2 <lora_send_packet_base+0x7c>
  }

  // Wakeup radio because of FIFO is only available in STANDBY mode
  set_mode(lora, OPMODE_STDBY);
 800154c:	2101      	movs	r1, #1
 800154e:	68f8      	ldr	r0, [r7, #12]
 8001550:	f7ff fe36 	bl	80011c0 <set_mode>

  // Clear TX IRQ flag, to be sure
  lora_clear_interrupt_tx_done(lora);
 8001554:	68f8      	ldr	r0, [r7, #12]
 8001556:	f000 f83a 	bl	80015ce <lora_clear_interrupt_tx_done>

  // Set FIFO pointer to the beginning of the buffer
  write_register(lora, REG_FIFO_ADDR_PTR, lora->tx_base_addr);
 800155a:	68fb      	ldr	r3, [r7, #12]
 800155c:	7d1b      	ldrb	r3, [r3, #20]
 800155e:	461a      	mov	r2, r3
 8001560:	210d      	movs	r1, #13
 8001562:	68f8      	ldr	r0, [r7, #12]
 8001564:	f7ff fdb6 	bl	80010d4 <write_register>
  write_register(lora, REG_FIFO_TX_BASE_ADDR, lora->tx_base_addr);
 8001568:	68fb      	ldr	r3, [r7, #12]
 800156a:	7d1b      	ldrb	r3, [r3, #20]
 800156c:	461a      	mov	r2, r3
 800156e:	210e      	movs	r1, #14
 8001570:	68f8      	ldr	r0, [r7, #12]
 8001572:	f7ff fdaf 	bl	80010d4 <write_register>
  write_register(lora, REG_PAYLOAD_LENGTH, data_len);
 8001576:	79fb      	ldrb	r3, [r7, #7]
 8001578:	461a      	mov	r2, r3
 800157a:	2122      	movs	r1, #34	; 0x22
 800157c:	68f8      	ldr	r0, [r7, #12]
 800157e:	f7ff fda9 	bl	80010d4 <write_register>

  // Copy packet into radio FIFO
  write_fifo(lora, data, data_len, mode);
 8001582:	79bb      	ldrb	r3, [r7, #6]
 8001584:	79fa      	ldrb	r2, [r7, #7]
 8001586:	68b9      	ldr	r1, [r7, #8]
 8001588:	68f8      	ldr	r0, [r7, #12]
 800158a:	f7ff fdd7 	bl	800113c <write_fifo>
  if (mode == TRANSFER_MODE_DMA) {
 800158e:	79bb      	ldrb	r3, [r7, #6]
 8001590:	2b01      	cmp	r3, #1
 8001592:	d101      	bne.n	8001598 <lora_send_packet_base+0x72>
    return LORA_OK;
 8001594:	2300      	movs	r3, #0
 8001596:	e004      	b.n	80015a2 <lora_send_packet_base+0x7c>
  }

  // Put radio in TX mode - packet will be transmitted ASAP
  set_mode(lora, OPMODE_TX);
 8001598:	2103      	movs	r1, #3
 800159a:	68f8      	ldr	r0, [r7, #12]
 800159c:	f7ff fe10 	bl	80011c0 <set_mode>
  return LORA_OK;
 80015a0:	2300      	movs	r3, #0
}
 80015a2:	4618      	mov	r0, r3
 80015a4:	3710      	adds	r7, #16
 80015a6:	46bd      	mov	sp, r7
 80015a8:	bd80      	pop	{r7, pc}

080015aa <lora_send_packet>:

uint8_t lora_send_packet(lora_sx1276 *lora, uint8_t *data, uint8_t data_len)
{
 80015aa:	b580      	push	{r7, lr}
 80015ac:	b084      	sub	sp, #16
 80015ae:	af00      	add	r7, sp, #0
 80015b0:	60f8      	str	r0, [r7, #12]
 80015b2:	60b9      	str	r1, [r7, #8]
 80015b4:	4613      	mov	r3, r2
 80015b6:	71fb      	strb	r3, [r7, #7]
  return lora_send_packet_base(lora, data, data_len, TRANSFER_MODE_BLOCKING);
 80015b8:	79fa      	ldrb	r2, [r7, #7]
 80015ba:	2302      	movs	r3, #2
 80015bc:	68b9      	ldr	r1, [r7, #8]
 80015be:	68f8      	ldr	r0, [r7, #12]
 80015c0:	f7ff ffb1 	bl	8001526 <lora_send_packet_base>
 80015c4:	4603      	mov	r3, r0
}
 80015c6:	4618      	mov	r0, r3
 80015c8:	3710      	adds	r7, #16
 80015ca:	46bd      	mov	sp, r7
 80015cc:	bd80      	pop	{r7, pc}

080015ce <lora_clear_interrupt_tx_done>:
  // DIO0 uses 6-7 bits of DIO_MAPPING_1
  write_register(lora, REG_DIO_MAPPING_1, 0x40);
}

void lora_clear_interrupt_tx_done(lora_sx1276 *lora)
{
 80015ce:	b580      	push	{r7, lr}
 80015d0:	b082      	sub	sp, #8
 80015d2:	af00      	add	r7, sp, #0
 80015d4:	6078      	str	r0, [r7, #4]
  write_register(lora, REG_IRQ_FLAGS, IRQ_FLAGS_TX_DONE);
 80015d6:	2208      	movs	r2, #8
 80015d8:	2112      	movs	r1, #18
 80015da:	6878      	ldr	r0, [r7, #4]
 80015dc:	f7ff fd7a 	bl	80010d4 <write_register>
}
 80015e0:	bf00      	nop
 80015e2:	3708      	adds	r7, #8
 80015e4:	46bd      	mov	sp, r7
 80015e6:	bd80      	pop	{r7, pc}

080015e8 <lora_init>:
}


uint8_t lora_init(lora_sx1276 *lora, SPI_HandleTypeDef *spi, GPIO_TypeDef *nss_port,
    uint16_t nss_pin, uint64_t freq)
{
 80015e8:	b580      	push	{r7, lr}
 80015ea:	b086      	sub	sp, #24
 80015ec:	af00      	add	r7, sp, #0
 80015ee:	60f8      	str	r0, [r7, #12]
 80015f0:	60b9      	str	r1, [r7, #8]
 80015f2:	607a      	str	r2, [r7, #4]
 80015f4:	807b      	strh	r3, [r7, #2]

  assert_param(lora && spi);

  // Init params with default values
  lora->spi = spi;
 80015f6:	68fb      	ldr	r3, [r7, #12]
 80015f8:	68ba      	ldr	r2, [r7, #8]
 80015fa:	601a      	str	r2, [r3, #0]
  lora->nss_port = nss_port;
 80015fc:	68fb      	ldr	r3, [r7, #12]
 80015fe:	687a      	ldr	r2, [r7, #4]
 8001600:	605a      	str	r2, [r3, #4]
  lora->nss_pin = nss_pin;
 8001602:	68fb      	ldr	r3, [r7, #12]
 8001604:	887a      	ldrh	r2, [r7, #2]
 8001606:	82da      	strh	r2, [r3, #22]
  lora->frequency = freq;
 8001608:	6a3a      	ldr	r2, [r7, #32]
 800160a:	68fb      	ldr	r3, [r7, #12]
 800160c:	60da      	str	r2, [r3, #12]
  lora->pa_mode = LORA_PA_OUTPUT_PA_BOOST;
 800160e:	68fb      	ldr	r3, [r7, #12]
 8001610:	2201      	movs	r2, #1
 8001612:	611a      	str	r2, [r3, #16]
  lora->tx_base_addr = LORA_DEFAULT_TX_ADDR;
 8001614:	68fb      	ldr	r3, [r7, #12]
 8001616:	2200      	movs	r2, #0
 8001618:	751a      	strb	r2, [r3, #20]
  lora->rx_base_addr = LORA_DEFAULT_RX_ADDR;
 800161a:	68fb      	ldr	r3, [r7, #12]
 800161c:	2200      	movs	r2, #0
 800161e:	755a      	strb	r2, [r3, #21]
  lora->spi_timeout = LORA_DEFAULT_SPI_TIMEOUT;
 8001620:	68fb      	ldr	r3, [r7, #12]
 8001622:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8001626:	609a      	str	r2, [r3, #8]
    return LORA_ERROR;
  }
#endif

  // Modem parameters (freq, mode, etc) must be done in SLEEP mode.
  lora_mode_sleep(lora);
 8001628:	68f8      	ldr	r0, [r7, #12]
 800162a:	f7ff fe43 	bl	80012b4 <lora_mode_sleep>
  // Enable LoRa mode (since it can be switched on only in sleep)
  lora_mode_sleep(lora);
 800162e:	68f8      	ldr	r0, [r7, #12]
 8001630:	f7ff fe40 	bl	80012b4 <lora_mode_sleep>

  // Set frequency
  lora_set_frequency(lora, freq);
 8001634:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8001638:	68f8      	ldr	r0, [r7, #12]
 800163a:	f7ff feb7 	bl	80013ac <lora_set_frequency>
  lora_set_spreading_factor(lora, LORA_DEFAULT_SF);
 800163e:	2107      	movs	r1, #7
 8001640:	68f8      	ldr	r0, [r7, #12]
 8001642:	f7ff fef9 	bl	8001438 <lora_set_spreading_factor>
  lora_set_preamble_length(lora, LORA_DEFAULT_PREAMBLE_LEN);
 8001646:	210a      	movs	r1, #10
 8001648:	68f8      	ldr	r0, [r7, #12]
 800164a:	f7ff ff39 	bl	80014c0 <lora_set_preamble_length>
  // By default - explicit header mode
  lora_set_explicit_header_mode(lora);
 800164e:	68f8      	ldr	r0, [r7, #12]
 8001650:	f7ff fe48 	bl	80012e4 <lora_set_explicit_header_mode>
  // Set LNA boost
  uint8_t current_lna = read_register(lora, REG_LNA);
 8001654:	210c      	movs	r1, #12
 8001656:	68f8      	ldr	r0, [r7, #12]
 8001658:	f7ff fd05 	bl	8001066 <read_register>
 800165c:	4603      	mov	r3, r0
 800165e:	75fb      	strb	r3, [r7, #23]
  write_register(lora, REG_LNA,  current_lna | 0x03);
 8001660:	7dfb      	ldrb	r3, [r7, #23]
 8001662:	f043 0303 	orr.w	r3, r3, #3
 8001666:	b2db      	uxtb	r3, r3
 8001668:	461a      	mov	r2, r3
 800166a:	210c      	movs	r1, #12
 800166c:	68f8      	ldr	r0, [r7, #12]
 800166e:	f7ff fd31 	bl	80010d4 <write_register>
  // Set auto AGC
  write_register(lora, REG_MODEM_CONFIG_3, 0x04);
 8001672:	2204      	movs	r2, #4
 8001674:	2126      	movs	r1, #38	; 0x26
 8001676:	68f8      	ldr	r0, [r7, #12]
 8001678:	f7ff fd2c 	bl	80010d4 <write_register>
  // Set default output power
  lora_set_tx_power(lora, LORA_DEFAULT_TX_POWER);
 800167c:	2111      	movs	r1, #17
 800167e:	68f8      	ldr	r0, [r7, #12]
 8001680:	f7ff fe48 	bl	8001314 <lora_set_tx_power>
  // Set default mode
  lora_mode_standby(lora);
 8001684:	68f8      	ldr	r0, [r7, #12]
 8001686:	f7ff fe21 	bl	80012cc <lora_mode_standby>

  return LORA_OK;
 800168a:	2300      	movs	r3, #0

}
 800168c:	4618      	mov	r0, r3
 800168e:	3718      	adds	r7, #24
 8001690:	46bd      	mov	sp, r7
 8001692:	bd80      	pop	{r7, pc}

08001694 <HAL_TIM_IC_CaptureCallback>:

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */
uint32_t timerVal;

void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim) {
 8001694:	b480      	push	{r7}
 8001696:	b083      	sub	sp, #12
 8001698:	af00      	add	r7, sp, #0
 800169a:	6078      	str	r0, [r7, #4]
	// uint32_t test = TIM2->CNT;
	// HAL_UART_Transmit(&huart1, (uint8_t*)&test, 4, 70);
	__HAL_TIM_SET_COUNTER(htim,0);
 800169c:	687b      	ldr	r3, [r7, #4]
 800169e:	681b      	ldr	r3, [r3, #0]
 80016a0:	2200      	movs	r2, #0
 80016a2:	625a      	str	r2, [r3, #36]	; 0x24
}
 80016a4:	bf00      	nop
 80016a6:	370c      	adds	r7, #12
 80016a8:	46bd      	mov	sp, r7
 80016aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016ae:	4770      	bx	lr

080016b0 <HAL_UART_RxCpltCallback>:

void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 80016b0:	b580      	push	{r7, lr}
 80016b2:	b084      	sub	sp, #16
 80016b4:	af00      	add	r7, sp, #0
 80016b6:	6078      	str	r0, [r7, #4]
	if (huart == &huart2){
 80016b8:	687b      	ldr	r3, [r7, #4]
 80016ba:	4a2b      	ldr	r2, [pc, #172]	; (8001768 <HAL_UART_RxCpltCallback+0xb8>)
 80016bc:	4293      	cmp	r3, r2
 80016be:	d14f      	bne.n	8001760 <HAL_UART_RxCpltCallback+0xb0>
		HAL_GPIO_TogglePin(GPIOF, GPIO_PIN_4);
 80016c0:	2110      	movs	r1, #16
 80016c2:	482a      	ldr	r0, [pc, #168]	; (800176c <HAL_UART_RxCpltCallback+0xbc>)
 80016c4:	f002 f9f9 	bl	8003aba <HAL_GPIO_TogglePin>
		char *string;
		memset(buffStr, 0, 2048);
 80016c8:	f44f 6200 	mov.w	r2, #2048	; 0x800
 80016cc:	2100      	movs	r1, #0
 80016ce:	4828      	ldr	r0, [pc, #160]	; (8001770 <HAL_UART_RxCpltCallback+0xc0>)
 80016d0:	f007 f892 	bl	80087f8 <memset>
		sprintf(buffStr, "%s", GPS_buffer);
 80016d4:	4a27      	ldr	r2, [pc, #156]	; (8001774 <HAL_UART_RxCpltCallback+0xc4>)
 80016d6:	4928      	ldr	r1, [pc, #160]	; (8001778 <HAL_UART_RxCpltCallback+0xc8>)
 80016d8:	4825      	ldr	r0, [pc, #148]	; (8001770 <HAL_UART_RxCpltCallback+0xc0>)
 80016da:	f007 f895 	bl	8008808 <siprintf>
		string = strdup(buffStr);
 80016de:	4824      	ldr	r0, [pc, #144]	; (8001770 <HAL_UART_RxCpltCallback+0xc0>)
 80016e0:	f007 f8b2 	bl	8008848 <strdup>
 80016e4:	4603      	mov	r3, r0
 80016e6:	60bb      	str	r3, [r7, #8]

		char* token;
		while ((token = strsep(&string, "\n")) != NULL) {
 80016e8:	e02a      	b.n	8001740 <HAL_UART_RxCpltCallback+0x90>
			memset(nmeaSnt, 0, 80);
 80016ea:	2250      	movs	r2, #80	; 0x50
 80016ec:	2100      	movs	r1, #0
 80016ee:	4823      	ldr	r0, [pc, #140]	; (800177c <HAL_UART_RxCpltCallback+0xcc>)
 80016f0:	f007 f882 	bl	80087f8 <memset>
			sprintf(nmeaSnt, "%s\n\r", token);
 80016f4:	68fa      	ldr	r2, [r7, #12]
 80016f6:	4922      	ldr	r1, [pc, #136]	; (8001780 <HAL_UART_RxCpltCallback+0xd0>)
 80016f8:	4820      	ldr	r0, [pc, #128]	; (800177c <HAL_UART_RxCpltCallback+0xcc>)
 80016fa:	f007 f885 	bl	8008808 <siprintf>
			if ((strstr(nmeaSnt, "$GPGLL") != 0) && strlen(nmeaSnt) > 48 && strlen(nmeaSnt) < 65) {
 80016fe:	4921      	ldr	r1, [pc, #132]	; (8001784 <HAL_UART_RxCpltCallback+0xd4>)
 8001700:	481e      	ldr	r0, [pc, #120]	; (800177c <HAL_UART_RxCpltCallback+0xcc>)
 8001702:	f007 f8c3 	bl	800888c <strstr>
 8001706:	4603      	mov	r3, r0
 8001708:	2b00      	cmp	r3, #0
 800170a:	d019      	beq.n	8001740 <HAL_UART_RxCpltCallback+0x90>
 800170c:	481b      	ldr	r0, [pc, #108]	; (800177c <HAL_UART_RxCpltCallback+0xcc>)
 800170e:	f7fe fd7f 	bl	8000210 <strlen>
 8001712:	4603      	mov	r3, r0
 8001714:	2b30      	cmp	r3, #48	; 0x30
 8001716:	d913      	bls.n	8001740 <HAL_UART_RxCpltCallback+0x90>
 8001718:	4818      	ldr	r0, [pc, #96]	; (800177c <HAL_UART_RxCpltCallback+0xcc>)
 800171a:	f7fe fd79 	bl	8000210 <strlen>
 800171e:	4603      	mov	r3, r0
 8001720:	2b40      	cmp	r3, #64	; 0x40
 8001722:	d80d      	bhi.n	8001740 <HAL_UART_RxCpltCallback+0x90>
				//Raw Data
				memset(GPS_latest_data, 0, 65);
 8001724:	2241      	movs	r2, #65	; 0x41
 8001726:	2100      	movs	r1, #0
 8001728:	4817      	ldr	r0, [pc, #92]	; (8001788 <HAL_UART_RxCpltCallback+0xd8>)
 800172a:	f007 f865 	bl	80087f8 <memset>
				memcpy(GPS_latest_data, nmeaSnt, strlen(nmeaSnt));
 800172e:	4813      	ldr	r0, [pc, #76]	; (800177c <HAL_UART_RxCpltCallback+0xcc>)
 8001730:	f7fe fd6e 	bl	8000210 <strlen>
 8001734:	4603      	mov	r3, r0
 8001736:	461a      	mov	r2, r3
 8001738:	4910      	ldr	r1, [pc, #64]	; (800177c <HAL_UART_RxCpltCallback+0xcc>)
 800173a:	4813      	ldr	r0, [pc, #76]	; (8001788 <HAL_UART_RxCpltCallback+0xd8>)
 800173c:	f007 f84e 	bl	80087dc <memcpy>
		while ((token = strsep(&string, "\n")) != NULL) {
 8001740:	f107 0308 	add.w	r3, r7, #8
 8001744:	4911      	ldr	r1, [pc, #68]	; (800178c <HAL_UART_RxCpltCallback+0xdc>)
 8001746:	4618      	mov	r0, r3
 8001748:	f007 f89b 	bl	8008882 <strsep>
 800174c:	60f8      	str	r0, [r7, #12]
 800174e:	68fb      	ldr	r3, [r7, #12]
 8001750:	2b00      	cmp	r3, #0
 8001752:	d1ca      	bne.n	80016ea <HAL_UART_RxCpltCallback+0x3a>
				// HAL_UART_Transmit(&huart1, (uint8_t*)GPS_latest_data, strlen(GPS_latest_data), 70);
			}
		}
		HAL_UART_Receive_DMA(&huart2, GPS_buffer, 2048);
 8001754:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8001758:	4906      	ldr	r1, [pc, #24]	; (8001774 <HAL_UART_RxCpltCallback+0xc4>)
 800175a:	4803      	ldr	r0, [pc, #12]	; (8001768 <HAL_UART_RxCpltCallback+0xb8>)
 800175c:	f005 fef5 	bl	800754a <HAL_UART_Receive_DMA>
	}
}
 8001760:	bf00      	nop
 8001762:	3710      	adds	r7, #16
 8001764:	46bd      	mov	sp, r7
 8001766:	bd80      	pop	{r7, pc}
 8001768:	20000298 	.word	0x20000298
 800176c:	40021400 	.word	0x40021400
 8001770:	20003b74 	.word	0x20003b74
 8001774:	20003374 	.word	0x20003374
 8001778:	080091a0 	.word	0x080091a0
 800177c:	20004374 	.word	0x20004374
 8001780:	080091a4 	.word	0x080091a4
 8001784:	080091ac 	.word	0x080091ac
 8001788:	200043c4 	.word	0x200043c4
 800178c:	080091b4 	.word	0x080091b4

08001790 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001790:	b580      	push	{r7, lr}
 8001792:	b084      	sub	sp, #16
 8001794:	af02      	add	r7, sp, #8
  /* USER CODE BEGIN 1 */
  _running = false;
 8001796:	4b56      	ldr	r3, [pc, #344]	; (80018f0 <main+0x160>)
 8001798:	2200      	movs	r2, #0
 800179a:	701a      	strb	r2, [r3, #0]
  head_mov = 0;
 800179c:	4b55      	ldr	r3, [pc, #340]	; (80018f4 <main+0x164>)
 800179e:	2200      	movs	r2, #0
 80017a0:	601a      	str	r2, [r3, #0]
  tail_mov = 1;
 80017a2:	4b55      	ldr	r3, [pc, #340]	; (80018f8 <main+0x168>)
 80017a4:	2201      	movs	r2, #1
 80017a6:	601a      	str	r2, [r3, #0]
  head_full = 0;
 80017a8:	4b54      	ldr	r3, [pc, #336]	; (80018fc <main+0x16c>)
 80017aa:	2200      	movs	r2, #0
 80017ac:	601a      	str	r2, [r3, #0]
  tail_full = 1;
 80017ae:	4b54      	ldr	r3, [pc, #336]	; (8001900 <main+0x170>)
 80017b0:	2201      	movs	r2, #1
 80017b2:	601a      	str	r2, [r3, #0]
  moving_sum = 0;
 80017b4:	4b53      	ldr	r3, [pc, #332]	; (8001904 <main+0x174>)
 80017b6:	f04f 0200 	mov.w	r2, #0
 80017ba:	601a      	str	r2, [r3, #0]
  moving_avg = 0;
 80017bc:	4b52      	ldr	r3, [pc, #328]	; (8001908 <main+0x178>)
 80017be:	f04f 0200 	mov.w	r2, #0
 80017c2:	601a      	str	r2, [r3, #0]
  moving_sum_left = 0;
 80017c4:	4951      	ldr	r1, [pc, #324]	; (800190c <main+0x17c>)
 80017c6:	f04f 0200 	mov.w	r2, #0
 80017ca:	f04f 0300 	mov.w	r3, #0
 80017ce:	e9c1 2300 	strd	r2, r3, [r1]
  moving_avg_left = 0;
 80017d2:	4b4f      	ldr	r3, [pc, #316]	; (8001910 <main+0x180>)
 80017d4:	f04f 0200 	mov.w	r2, #0
 80017d8:	601a      	str	r2, [r3, #0]
  moving_sum_right = 0;
 80017da:	494e      	ldr	r1, [pc, #312]	; (8001914 <main+0x184>)
 80017dc:	f04f 0200 	mov.w	r2, #0
 80017e0:	f04f 0300 	mov.w	r3, #0
 80017e4:	e9c1 2300 	strd	r2, r3, [r1]
  moving_avg_right = 0;
 80017e8:	4b4b      	ldr	r3, [pc, #300]	; (8001918 <main+0x188>)
 80017ea:	f04f 0200 	mov.w	r2, #0
 80017ee:	601a      	str	r2, [r3, #0]
  counter = 0;
 80017f0:	4b4a      	ldr	r3, [pc, #296]	; (800191c <main+0x18c>)
 80017f2:	2200      	movs	r2, #0
 80017f4:	801a      	strh	r2, [r3, #0]
  done = 0;
 80017f6:	4b4a      	ldr	r3, [pc, #296]	; (8001920 <main+0x190>)
 80017f8:	2200      	movs	r2, #0
 80017fa:	601a      	str	r2, [r3, #0]
  memset(circular_buf_mov, 0, MOVING_AVG_LEN*sizeof(int16_t));
 80017fc:	220a      	movs	r2, #10
 80017fe:	2100      	movs	r1, #0
 8001800:	4848      	ldr	r0, [pc, #288]	; (8001924 <main+0x194>)
 8001802:	f006 fff9 	bl	80087f8 <memset>
  memset(circular_buf_mov_right, 0, MOVING_AVG_LEN*sizeof(int16_t));
 8001806:	220a      	movs	r2, #10
 8001808:	2100      	movs	r1, #0
 800180a:	4847      	ldr	r0, [pc, #284]	; (8001928 <main+0x198>)
 800180c:	f006 fff4 	bl	80087f8 <memset>
  memset(circular_buf_full, 0, SEND_LEN*sizeof(int16_t));
 8001810:	f241 32ec 	movw	r2, #5100	; 0x13ec
 8001814:	2100      	movs	r1, #0
 8001816:	4845      	ldr	r0, [pc, #276]	; (800192c <main+0x19c>)
 8001818:	f006 ffee 	bl	80087f8 <memset>
  memset(_sampleBuffer, 0, MIC_SAMPLES_PER_PACKET*2*sizeof(int32_t));
 800181c:	f44f 52dc 	mov.w	r2, #7040	; 0x1b80
 8001820:	2100      	movs	r1, #0
 8001822:	4843      	ldr	r0, [pc, #268]	; (8001930 <main+0x1a0>)
 8001824:	f006 ffe8 	bl	80087f8 <memset>
  arm_fir_init_f32(&S, FILTER_LEN, (float *) coeffs, buffer, blockSize);
 8001828:	4b42      	ldr	r3, [pc, #264]	; (8001934 <main+0x1a4>)
 800182a:	681b      	ldr	r3, [r3, #0]
 800182c:	9300      	str	r3, [sp, #0]
 800182e:	4b42      	ldr	r3, [pc, #264]	; (8001938 <main+0x1a8>)
 8001830:	4a42      	ldr	r2, [pc, #264]	; (800193c <main+0x1ac>)
 8001832:	2165      	movs	r1, #101	; 0x65
 8001834:	4842      	ldr	r0, [pc, #264]	; (8001940 <main+0x1b0>)
 8001836:	f7ff fbf7 	bl	8001028 <arm_fir_init_f32>
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800183a:	f001 f9e7 	bl	8002c0c <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800183e:	f000 f897 	bl	8001970 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001842:	f000 fa6d 	bl	8001d20 <MX_GPIO_Init>
  MX_SPI1_Init();
 8001846:	f000 f951 	bl	8001aec <MX_SPI1_Init>
  MX_TIM2_Init();
 800184a:	f000 f985 	bl	8001b58 <MX_TIM2_Init>
  MX_DMA_Init();
 800184e:	f000 fa29 	bl	8001ca4 <MX_DMA_Init>
  MX_SAI1_Init();
 8001852:	f000 f901 	bl	8001a58 <MX_SAI1_Init>
  MX_USART2_UART_Init();
 8001856:	f000 f9fb 	bl	8001c50 <MX_USART2_UART_Init>
  MX_USART1_UART_Init();
 800185a:	f000 f9cf 	bl	8001bfc <MX_USART1_UART_Init>
  /* USER CODE BEGIN 2 */
  HAL_TIM_IC_Start_IT(&htim2, TIM_CHANNEL_3);
 800185e:	2108      	movs	r1, #8
 8001860:	4838      	ldr	r0, [pc, #224]	; (8001944 <main+0x1b4>)
 8001862:	f005 f81f 	bl	80068a4 <HAL_TIM_IC_Start_IT>
  HAL_GPIO_WritePin(GPIOF, GPIO_PIN_4, GPIO_PIN_RESET);
 8001866:	2200      	movs	r2, #0
 8001868:	2110      	movs	r1, #16
 800186a:	4837      	ldr	r0, [pc, #220]	; (8001948 <main+0x1b8>)
 800186c:	f002 f90c 	bl	8003a88 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(GPIOF, GPIO_PIN_3, GPIO_PIN_SET);
 8001870:	2201      	movs	r2, #1
 8001872:	2108      	movs	r1, #8
 8001874:	4834      	ldr	r0, [pc, #208]	; (8001948 <main+0x1b8>)
 8001876:	f002 f907 	bl	8003a88 <HAL_GPIO_WritePin>

  HAL_GPIO_WritePin(GPIOF, GPIO_PIN_5, GPIO_PIN_RESET);
 800187a:	2200      	movs	r2, #0
 800187c:	2120      	movs	r1, #32
 800187e:	4832      	ldr	r0, [pc, #200]	; (8001948 <main+0x1b8>)
 8001880:	f002 f902 	bl	8003a88 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(GPIOG, GPIO_PIN_5, GPIO_PIN_SET);
 8001884:	2201      	movs	r2, #1
 8001886:	2120      	movs	r1, #32
 8001888:	4830      	ldr	r0, [pc, #192]	; (800194c <main+0x1bc>)
 800188a:	f002 f8fd 	bl	8003a88 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(RST_GPIO_Port, RST_Pin, GPIO_PIN_RESET);
 800188e:	2200      	movs	r2, #0
 8001890:	f44f 7100 	mov.w	r1, #512	; 0x200
 8001894:	482e      	ldr	r0, [pc, #184]	; (8001950 <main+0x1c0>)
 8001896:	f002 f8f7 	bl	8003a88 <HAL_GPIO_WritePin>
  HAL_Delay(100);
 800189a:	2064      	movs	r0, #100	; 0x64
 800189c:	f001 fa28 	bl	8002cf0 <HAL_Delay>
  HAL_GPIO_WritePin(RST_GPIO_Port, RST_Pin, GPIO_PIN_SET);
 80018a0:	2201      	movs	r2, #1
 80018a2:	f44f 7100 	mov.w	r1, #512	; 0x200
 80018a6:	482a      	ldr	r0, [pc, #168]	; (8001950 <main+0x1c0>)
 80018a8:	f002 f8ee 	bl	8003a88 <HAL_GPIO_WritePin>
  HAL_UART_Receive_DMA(&huart2, GPS_buffer, 2048);
 80018ac:	f44f 6200 	mov.w	r2, #2048	; 0x800
 80018b0:	4928      	ldr	r1, [pc, #160]	; (8001954 <main+0x1c4>)
 80018b2:	4829      	ldr	r0, [pc, #164]	; (8001958 <main+0x1c8>)
 80018b4:	f005 fe49 	bl	800754a <HAL_UART_Receive_DMA>

#if LORA_TRANSMIT
  uint8_t res = lora_init(&lora, &hspi1, NSS_GPIO_Port, NSS_Pin, LORA_BASE_FREQUENCY_US);
 80018b8:	a30b      	add	r3, pc, #44	; (adr r3, 80018e8 <main+0x158>)
 80018ba:	e9d3 2300 	ldrd	r2, r3, [r3]
 80018be:	e9cd 2300 	strd	r2, r3, [sp]
 80018c2:	2310      	movs	r3, #16
 80018c4:	4a25      	ldr	r2, [pc, #148]	; (800195c <main+0x1cc>)
 80018c6:	4926      	ldr	r1, [pc, #152]	; (8001960 <main+0x1d0>)
 80018c8:	4826      	ldr	r0, [pc, #152]	; (8001964 <main+0x1d4>)
 80018ca:	f7ff fe8d 	bl	80015e8 <lora_init>
 80018ce:	4603      	mov	r3, r0
 80018d0:	71fb      	strb	r3, [r7, #7]
  if (res != LORA_OK) {
 80018d2:	79fb      	ldrb	r3, [r7, #7]
 80018d4:	2b00      	cmp	r3, #0
 80018d6:	d006      	beq.n	80018e6 <main+0x156>
	  HAL_UART_Transmit(&huart1, iterfacing_failed, sizeof(iterfacing_failed), 1000);
 80018d8:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80018dc:	2213      	movs	r2, #19
 80018de:	4922      	ldr	r1, [pc, #136]	; (8001968 <main+0x1d8>)
 80018e0:	4822      	ldr	r0, [pc, #136]	; (800196c <main+0x1dc>)
 80018e2:	f005 fda0 	bl	8007426 <HAL_UART_Transmit>
  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */

  while (1)
 80018e6:	e7fe      	b.n	80018e6 <main+0x156>
 80018e8:	3689cac0 	.word	0x3689cac0
 80018ec:	00000000 	.word	0x00000000
 80018f0:	20003354 	.word	0x20003354
 80018f4:	20001f34 	.word	0x20001f34
 80018f8:	20001f38 	.word	0x20001f38
 80018fc:	20003328 	.word	0x20003328
 8001900:	2000332c 	.word	0x2000332c
 8001904:	20003330 	.word	0x20003330
 8001908:	20003334 	.word	0x20003334
 800190c:	20003338 	.word	0x20003338
 8001910:	20003340 	.word	0x20003340
 8001914:	20003348 	.word	0x20003348
 8001918:	20003350 	.word	0x20003350
 800191c:	20003356 	.word	0x20003356
 8001920:	20003358 	.word	0x20003358
 8001924:	20001f1c 	.word	0x20001f1c
 8001928:	20001f28 	.word	0x20001f28
 800192c:	20001f3c 	.word	0x20001f3c
 8001930:	2000039c 	.word	0x2000039c
 8001934:	2000003c 	.word	0x2000003c
 8001938:	20004414 	.word	0x20004414
 800193c:	080091b8 	.word	0x080091b8
 8001940:	20004408 	.word	0x20004408
 8001944:	2000020c 	.word	0x2000020c
 8001948:	40021400 	.word	0x40021400
 800194c:	40021800 	.word	0x40021800
 8001950:	40020c00 	.word	0x40020c00
 8001954:	20003374 	.word	0x20003374
 8001958:	20000298 	.word	0x20000298
 800195c:	40020000 	.word	0x40020000
 8001960:	200001b4 	.word	0x200001b4
 8001964:	2000335c 	.word	0x2000335c
 8001968:	20000010 	.word	0x20000010
 800196c:	20000254 	.word	0x20000254

08001970 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001970:	b580      	push	{r7, lr}
 8001972:	b094      	sub	sp, #80	; 0x50
 8001974:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001976:	f107 031c 	add.w	r3, r7, #28
 800197a:	2234      	movs	r2, #52	; 0x34
 800197c:	2100      	movs	r1, #0
 800197e:	4618      	mov	r0, r3
 8001980:	f006 ff3a 	bl	80087f8 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001984:	f107 0308 	add.w	r3, r7, #8
 8001988:	2200      	movs	r2, #0
 800198a:	601a      	str	r2, [r3, #0]
 800198c:	605a      	str	r2, [r3, #4]
 800198e:	609a      	str	r2, [r3, #8]
 8001990:	60da      	str	r2, [r3, #12]
 8001992:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8001994:	2300      	movs	r3, #0
 8001996:	607b      	str	r3, [r7, #4]
 8001998:	4b2d      	ldr	r3, [pc, #180]	; (8001a50 <SystemClock_Config+0xe0>)
 800199a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800199c:	4a2c      	ldr	r2, [pc, #176]	; (8001a50 <SystemClock_Config+0xe0>)
 800199e:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80019a2:	6413      	str	r3, [r2, #64]	; 0x40
 80019a4:	4b2a      	ldr	r3, [pc, #168]	; (8001a50 <SystemClock_Config+0xe0>)
 80019a6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80019a8:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80019ac:	607b      	str	r3, [r7, #4]
 80019ae:	687b      	ldr	r3, [r7, #4]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 80019b0:	2300      	movs	r3, #0
 80019b2:	603b      	str	r3, [r7, #0]
 80019b4:	4b27      	ldr	r3, [pc, #156]	; (8001a54 <SystemClock_Config+0xe4>)
 80019b6:	681b      	ldr	r3, [r3, #0]
 80019b8:	4a26      	ldr	r2, [pc, #152]	; (8001a54 <SystemClock_Config+0xe4>)
 80019ba:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 80019be:	6013      	str	r3, [r2, #0]
 80019c0:	4b24      	ldr	r3, [pc, #144]	; (8001a54 <SystemClock_Config+0xe4>)
 80019c2:	681b      	ldr	r3, [r3, #0]
 80019c4:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 80019c8:	603b      	str	r3, [r7, #0]
 80019ca:	683b      	ldr	r3, [r7, #0]
  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 80019cc:	2302      	movs	r3, #2
 80019ce:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80019d0:	2301      	movs	r3, #1
 80019d2:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80019d4:	2310      	movs	r3, #16
 80019d6:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80019d8:	2302      	movs	r3, #2
 80019da:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 80019dc:	2300      	movs	r3, #0
 80019de:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLM = 16;
 80019e0:	2310      	movs	r3, #16
 80019e2:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLN = 360;
 80019e4:	f44f 73b4 	mov.w	r3, #360	; 0x168
 80019e8:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV4;
 80019ea:	2304      	movs	r3, #4
 80019ec:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLQ = 2;
 80019ee:	2302      	movs	r3, #2
 80019f0:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLR = 2;
 80019f2:	2302      	movs	r3, #2
 80019f4:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80019f6:	f107 031c 	add.w	r3, r7, #28
 80019fa:	4618      	mov	r0, r3
 80019fc:	f003 f8fe 	bl	8004bfc <HAL_RCC_OscConfig>
 8001a00:	4603      	mov	r3, r0
 8001a02:	2b00      	cmp	r3, #0
 8001a04:	d001      	beq.n	8001a0a <SystemClock_Config+0x9a>
  {
    Error_Handler();
 8001a06:	f000 fdb1 	bl	800256c <Error_Handler>
  }
  /** Activate the Over-Drive mode
  */
  if (HAL_PWREx_EnableOverDrive() != HAL_OK)
 8001a0a:	f002 f871 	bl	8003af0 <HAL_PWREx_EnableOverDrive>
 8001a0e:	4603      	mov	r3, r0
 8001a10:	2b00      	cmp	r3, #0
 8001a12:	d001      	beq.n	8001a18 <SystemClock_Config+0xa8>
  {
    Error_Handler();
 8001a14:	f000 fdaa 	bl	800256c <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001a18:	230f      	movs	r3, #15
 8001a1a:	60bb      	str	r3, [r7, #8]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLRCLK;
 8001a1c:	2303      	movs	r3, #3
 8001a1e:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001a20:	2300      	movs	r3, #0
 8001a22:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 8001a24:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 8001a28:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 8001a2a:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001a2e:	61bb      	str	r3, [r7, #24]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 8001a30:	f107 0308 	add.w	r3, r7, #8
 8001a34:	2105      	movs	r1, #5
 8001a36:	4618      	mov	r0, r3
 8001a38:	f002 f8aa 	bl	8003b90 <HAL_RCC_ClockConfig>
 8001a3c:	4603      	mov	r3, r0
 8001a3e:	2b00      	cmp	r3, #0
 8001a40:	d001      	beq.n	8001a46 <SystemClock_Config+0xd6>
  {
    Error_Handler();
 8001a42:	f000 fd93 	bl	800256c <Error_Handler>
  }
}
 8001a46:	bf00      	nop
 8001a48:	3750      	adds	r7, #80	; 0x50
 8001a4a:	46bd      	mov	sp, r7
 8001a4c:	bd80      	pop	{r7, pc}
 8001a4e:	bf00      	nop
 8001a50:	40023800 	.word	0x40023800
 8001a54:	40007000 	.word	0x40007000

08001a58 <MX_SAI1_Init>:
  * @brief SAI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SAI1_Init(void)
{
 8001a58:	b580      	push	{r7, lr}
 8001a5a:	af00      	add	r7, sp, #0
  /* USER CODE END SAI1_Init 0 */

  /* USER CODE BEGIN SAI1_Init 1 */

  /* USER CODE END SAI1_Init 1 */
  hsai_BlockB1.Instance = SAI1_Block_B;
 8001a5c:	4b1f      	ldr	r3, [pc, #124]	; (8001adc <MX_SAI1_Init+0x84>)
 8001a5e:	4a20      	ldr	r2, [pc, #128]	; (8001ae0 <MX_SAI1_Init+0x88>)
 8001a60:	601a      	str	r2, [r3, #0]
  hsai_BlockB1.Init.AudioMode = SAI_MODEMASTER_RX;
 8001a62:	4b1e      	ldr	r3, [pc, #120]	; (8001adc <MX_SAI1_Init+0x84>)
 8001a64:	2201      	movs	r2, #1
 8001a66:	605a      	str	r2, [r3, #4]
  hsai_BlockB1.Init.Synchro = SAI_ASYNCHRONOUS;
 8001a68:	4b1c      	ldr	r3, [pc, #112]	; (8001adc <MX_SAI1_Init+0x84>)
 8001a6a:	2200      	movs	r2, #0
 8001a6c:	609a      	str	r2, [r3, #8]
  hsai_BlockB1.Init.OutputDrive = SAI_OUTPUTDRIVE_DISABLE;
 8001a6e:	4b1b      	ldr	r3, [pc, #108]	; (8001adc <MX_SAI1_Init+0x84>)
 8001a70:	2200      	movs	r2, #0
 8001a72:	611a      	str	r2, [r3, #16]
  hsai_BlockB1.Init.NoDivider = SAI_MASTERDIVIDER_ENABLE;
 8001a74:	4b19      	ldr	r3, [pc, #100]	; (8001adc <MX_SAI1_Init+0x84>)
 8001a76:	2200      	movs	r2, #0
 8001a78:	615a      	str	r2, [r3, #20]
  hsai_BlockB1.Init.FIFOThreshold = SAI_FIFOTHRESHOLD_EMPTY;
 8001a7a:	4b18      	ldr	r3, [pc, #96]	; (8001adc <MX_SAI1_Init+0x84>)
 8001a7c:	2200      	movs	r2, #0
 8001a7e:	619a      	str	r2, [r3, #24]
  hsai_BlockB1.Init.ClockSource = SAI_CLKSOURCE_NA;
 8001a80:	4b16      	ldr	r3, [pc, #88]	; (8001adc <MX_SAI1_Init+0x84>)
 8001a82:	f44f 0280 	mov.w	r2, #4194304	; 0x400000
 8001a86:	61da      	str	r2, [r3, #28]
  hsai_BlockB1.Init.AudioFrequency = SAI_AUDIO_FREQUENCY_44K;
 8001a88:	4b14      	ldr	r3, [pc, #80]	; (8001adc <MX_SAI1_Init+0x84>)
 8001a8a:	f64a 4244 	movw	r2, #44100	; 0xac44
 8001a8e:	621a      	str	r2, [r3, #32]
  hsai_BlockB1.Init.SynchroExt = SAI_SYNCEXT_DISABLE;
 8001a90:	4b12      	ldr	r3, [pc, #72]	; (8001adc <MX_SAI1_Init+0x84>)
 8001a92:	2200      	movs	r2, #0
 8001a94:	60da      	str	r2, [r3, #12]
  hsai_BlockB1.Init.MonoStereoMode = SAI_STEREOMODE;
 8001a96:	4b11      	ldr	r3, [pc, #68]	; (8001adc <MX_SAI1_Init+0x84>)
 8001a98:	2200      	movs	r2, #0
 8001a9a:	629a      	str	r2, [r3, #40]	; 0x28
  hsai_BlockB1.Init.CompandingMode = SAI_NOCOMPANDING;
 8001a9c:	4b0f      	ldr	r3, [pc, #60]	; (8001adc <MX_SAI1_Init+0x84>)
 8001a9e:	2200      	movs	r2, #0
 8001aa0:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_SAI_InitProtocol(&hsai_BlockB1, SAI_I2S_STANDARD, SAI_PROTOCOL_DATASIZE_24BIT, 2) != HAL_OK)
 8001aa2:	2302      	movs	r3, #2
 8001aa4:	2202      	movs	r2, #2
 8001aa6:	2100      	movs	r1, #0
 8001aa8:	480c      	ldr	r0, [pc, #48]	; (8001adc <MX_SAI1_Init+0x84>)
 8001aaa:	f003 fb45 	bl	8005138 <HAL_SAI_InitProtocol>
 8001aae:	4603      	mov	r3, r0
 8001ab0:	2b00      	cmp	r3, #0
 8001ab2:	d001      	beq.n	8001ab8 <MX_SAI1_Init+0x60>
  {
    Error_Handler();
 8001ab4:	f000 fd5a 	bl	800256c <Error_Handler>
  }
  /* USER CODE BEGIN SAI1_Init 2 */
  if ((HAL_SAI_Receive_DMA(&hsai_BlockB1, (uint8_t*) _sampleBuffer, MIC_SAMPLES_PER_PACKET * 2)) == HAL_OK) {
 8001ab8:	f44f 62dc 	mov.w	r2, #1760	; 0x6e0
 8001abc:	4909      	ldr	r1, [pc, #36]	; (8001ae4 <MX_SAI1_Init+0x8c>)
 8001abe:	4807      	ldr	r0, [pc, #28]	; (8001adc <MX_SAI1_Init+0x84>)
 8001ac0:	f003 fc96 	bl	80053f0 <HAL_SAI_Receive_DMA>
 8001ac4:	4603      	mov	r3, r0
 8001ac6:	2b00      	cmp	r3, #0
 8001ac8:	d106      	bne.n	8001ad8 <MX_SAI1_Init+0x80>
	  HAL_Delay(1000);
 8001aca:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8001ace:	f001 f90f 	bl	8002cf0 <HAL_Delay>
	  _running = true;
 8001ad2:	4b05      	ldr	r3, [pc, #20]	; (8001ae8 <MX_SAI1_Init+0x90>)
 8001ad4:	2201      	movs	r2, #1
 8001ad6:	701a      	strb	r2, [r3, #0]
  }
  /* USER CODE END SAI1_Init 2 */

}
 8001ad8:	bf00      	nop
 8001ada:	bd80      	pop	{r7, pc}
 8001adc:	200000cc 	.word	0x200000cc
 8001ae0:	40015824 	.word	0x40015824
 8001ae4:	2000039c 	.word	0x2000039c
 8001ae8:	20003354 	.word	0x20003354

08001aec <MX_SPI1_Init>:
  * @brief SPI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI1_Init(void)
{
 8001aec:	b580      	push	{r7, lr}
 8001aee:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  /* SPI1 parameter configuration*/
  hspi1.Instance = SPI1;
 8001af0:	4b17      	ldr	r3, [pc, #92]	; (8001b50 <MX_SPI1_Init+0x64>)
 8001af2:	4a18      	ldr	r2, [pc, #96]	; (8001b54 <MX_SPI1_Init+0x68>)
 8001af4:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 8001af6:	4b16      	ldr	r3, [pc, #88]	; (8001b50 <MX_SPI1_Init+0x64>)
 8001af8:	f44f 7282 	mov.w	r2, #260	; 0x104
 8001afc:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 8001afe:	4b14      	ldr	r3, [pc, #80]	; (8001b50 <MX_SPI1_Init+0x64>)
 8001b00:	2200      	movs	r2, #0
 8001b02:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 8001b04:	4b12      	ldr	r3, [pc, #72]	; (8001b50 <MX_SPI1_Init+0x64>)
 8001b06:	2200      	movs	r2, #0
 8001b08:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 8001b0a:	4b11      	ldr	r3, [pc, #68]	; (8001b50 <MX_SPI1_Init+0x64>)
 8001b0c:	2200      	movs	r2, #0
 8001b0e:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 8001b10:	4b0f      	ldr	r3, [pc, #60]	; (8001b50 <MX_SPI1_Init+0x64>)
 8001b12:	2200      	movs	r2, #0
 8001b14:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 8001b16:	4b0e      	ldr	r3, [pc, #56]	; (8001b50 <MX_SPI1_Init+0x64>)
 8001b18:	f44f 7200 	mov.w	r2, #512	; 0x200
 8001b1c:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_256;
 8001b1e:	4b0c      	ldr	r3, [pc, #48]	; (8001b50 <MX_SPI1_Init+0x64>)
 8001b20:	2238      	movs	r2, #56	; 0x38
 8001b22:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8001b24:	4b0a      	ldr	r3, [pc, #40]	; (8001b50 <MX_SPI1_Init+0x64>)
 8001b26:	2200      	movs	r2, #0
 8001b28:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 8001b2a:	4b09      	ldr	r3, [pc, #36]	; (8001b50 <MX_SPI1_Init+0x64>)
 8001b2c:	2200      	movs	r2, #0
 8001b2e:	625a      	str	r2, [r3, #36]	; 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8001b30:	4b07      	ldr	r3, [pc, #28]	; (8001b50 <MX_SPI1_Init+0x64>)
 8001b32:	2200      	movs	r2, #0
 8001b34:	629a      	str	r2, [r3, #40]	; 0x28
  hspi1.Init.CRCPolynomial = 10;
 8001b36:	4b06      	ldr	r3, [pc, #24]	; (8001b50 <MX_SPI1_Init+0x64>)
 8001b38:	220a      	movs	r2, #10
 8001b3a:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 8001b3c:	4804      	ldr	r0, [pc, #16]	; (8001b50 <MX_SPI1_Init+0x64>)
 8001b3e:	f003 ff63 	bl	8005a08 <HAL_SPI_Init>
 8001b42:	4603      	mov	r3, r0
 8001b44:	2b00      	cmp	r3, #0
 8001b46:	d001      	beq.n	8001b4c <MX_SPI1_Init+0x60>
  {
    Error_Handler();
 8001b48:	f000 fd10 	bl	800256c <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 8001b4c:	bf00      	nop
 8001b4e:	bd80      	pop	{r7, pc}
 8001b50:	200001b4 	.word	0x200001b4
 8001b54:	40013000 	.word	0x40013000

08001b58 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 8001b58:	b580      	push	{r7, lr}
 8001b5a:	b086      	sub	sp, #24
 8001b5c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001b5e:	f107 0310 	add.w	r3, r7, #16
 8001b62:	2200      	movs	r2, #0
 8001b64:	601a      	str	r2, [r3, #0]
 8001b66:	605a      	str	r2, [r3, #4]
  TIM_IC_InitTypeDef sConfigIC = {0};
 8001b68:	463b      	mov	r3, r7
 8001b6a:	2200      	movs	r2, #0
 8001b6c:	601a      	str	r2, [r3, #0]
 8001b6e:	605a      	str	r2, [r3, #4]
 8001b70:	609a      	str	r2, [r3, #8]
 8001b72:	60da      	str	r2, [r3, #12]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8001b74:	4b20      	ldr	r3, [pc, #128]	; (8001bf8 <MX_TIM2_Init+0xa0>)
 8001b76:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8001b7a:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 0;
 8001b7c:	4b1e      	ldr	r3, [pc, #120]	; (8001bf8 <MX_TIM2_Init+0xa0>)
 8001b7e:	2200      	movs	r2, #0
 8001b80:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001b82:	4b1d      	ldr	r3, [pc, #116]	; (8001bf8 <MX_TIM2_Init+0xa0>)
 8001b84:	2200      	movs	r2, #0
 8001b86:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 4294967295;
 8001b88:	4b1b      	ldr	r3, [pc, #108]	; (8001bf8 <MX_TIM2_Init+0xa0>)
 8001b8a:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8001b8e:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001b90:	4b19      	ldr	r3, [pc, #100]	; (8001bf8 <MX_TIM2_Init+0xa0>)
 8001b92:	2200      	movs	r2, #0
 8001b94:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001b96:	4b18      	ldr	r3, [pc, #96]	; (8001bf8 <MX_TIM2_Init+0xa0>)
 8001b98:	2200      	movs	r2, #0
 8001b9a:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_IC_Init(&htim2) != HAL_OK)
 8001b9c:	4816      	ldr	r0, [pc, #88]	; (8001bf8 <MX_TIM2_Init+0xa0>)
 8001b9e:	f004 fe31 	bl	8006804 <HAL_TIM_IC_Init>
 8001ba2:	4603      	mov	r3, r0
 8001ba4:	2b00      	cmp	r3, #0
 8001ba6:	d001      	beq.n	8001bac <MX_TIM2_Init+0x54>
  {
    Error_Handler();
 8001ba8:	f000 fce0 	bl	800256c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001bac:	2300      	movs	r3, #0
 8001bae:	613b      	str	r3, [r7, #16]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001bb0:	2300      	movs	r3, #0
 8001bb2:	617b      	str	r3, [r7, #20]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8001bb4:	f107 0310 	add.w	r3, r7, #16
 8001bb8:	4619      	mov	r1, r3
 8001bba:	480f      	ldr	r0, [pc, #60]	; (8001bf8 <MX_TIM2_Init+0xa0>)
 8001bbc:	f005 fb56 	bl	800726c <HAL_TIMEx_MasterConfigSynchronization>
 8001bc0:	4603      	mov	r3, r0
 8001bc2:	2b00      	cmp	r3, #0
 8001bc4:	d001      	beq.n	8001bca <MX_TIM2_Init+0x72>
  {
    Error_Handler();
 8001bc6:	f000 fcd1 	bl	800256c <Error_Handler>
  }
  sConfigIC.ICPolarity = TIM_INPUTCHANNELPOLARITY_RISING;
 8001bca:	2300      	movs	r3, #0
 8001bcc:	603b      	str	r3, [r7, #0]
  sConfigIC.ICSelection = TIM_ICSELECTION_DIRECTTI;
 8001bce:	2301      	movs	r3, #1
 8001bd0:	607b      	str	r3, [r7, #4]
  sConfigIC.ICPrescaler = TIM_ICPSC_DIV1;
 8001bd2:	2300      	movs	r3, #0
 8001bd4:	60bb      	str	r3, [r7, #8]
  sConfigIC.ICFilter = 0;
 8001bd6:	2300      	movs	r3, #0
 8001bd8:	60fb      	str	r3, [r7, #12]
  if (HAL_TIM_IC_ConfigChannel(&htim2, &sConfigIC, TIM_CHANNEL_3) != HAL_OK)
 8001bda:	463b      	mov	r3, r7
 8001bdc:	2208      	movs	r2, #8
 8001bde:	4619      	mov	r1, r3
 8001be0:	4805      	ldr	r0, [pc, #20]	; (8001bf8 <MX_TIM2_Init+0xa0>)
 8001be2:	f005 f88f 	bl	8006d04 <HAL_TIM_IC_ConfigChannel>
 8001be6:	4603      	mov	r3, r0
 8001be8:	2b00      	cmp	r3, #0
 8001bea:	d001      	beq.n	8001bf0 <MX_TIM2_Init+0x98>
  {
    Error_Handler();
 8001bec:	f000 fcbe 	bl	800256c <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 8001bf0:	bf00      	nop
 8001bf2:	3718      	adds	r7, #24
 8001bf4:	46bd      	mov	sp, r7
 8001bf6:	bd80      	pop	{r7, pc}
 8001bf8:	2000020c 	.word	0x2000020c

08001bfc <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 8001bfc:	b580      	push	{r7, lr}
 8001bfe:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8001c00:	4b11      	ldr	r3, [pc, #68]	; (8001c48 <MX_USART1_UART_Init+0x4c>)
 8001c02:	4a12      	ldr	r2, [pc, #72]	; (8001c4c <MX_USART1_UART_Init+0x50>)
 8001c04:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 8001c06:	4b10      	ldr	r3, [pc, #64]	; (8001c48 <MX_USART1_UART_Init+0x4c>)
 8001c08:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8001c0c:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8001c0e:	4b0e      	ldr	r3, [pc, #56]	; (8001c48 <MX_USART1_UART_Init+0x4c>)
 8001c10:	2200      	movs	r2, #0
 8001c12:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8001c14:	4b0c      	ldr	r3, [pc, #48]	; (8001c48 <MX_USART1_UART_Init+0x4c>)
 8001c16:	2200      	movs	r2, #0
 8001c18:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8001c1a:	4b0b      	ldr	r3, [pc, #44]	; (8001c48 <MX_USART1_UART_Init+0x4c>)
 8001c1c:	2200      	movs	r2, #0
 8001c1e:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8001c20:	4b09      	ldr	r3, [pc, #36]	; (8001c48 <MX_USART1_UART_Init+0x4c>)
 8001c22:	220c      	movs	r2, #12
 8001c24:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001c26:	4b08      	ldr	r3, [pc, #32]	; (8001c48 <MX_USART1_UART_Init+0x4c>)
 8001c28:	2200      	movs	r2, #0
 8001c2a:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8001c2c:	4b06      	ldr	r3, [pc, #24]	; (8001c48 <MX_USART1_UART_Init+0x4c>)
 8001c2e:	2200      	movs	r2, #0
 8001c30:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8001c32:	4805      	ldr	r0, [pc, #20]	; (8001c48 <MX_USART1_UART_Init+0x4c>)
 8001c34:	f005 fbaa 	bl	800738c <HAL_UART_Init>
 8001c38:	4603      	mov	r3, r0
 8001c3a:	2b00      	cmp	r3, #0
 8001c3c:	d001      	beq.n	8001c42 <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 8001c3e:	f000 fc95 	bl	800256c <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8001c42:	bf00      	nop
 8001c44:	bd80      	pop	{r7, pc}
 8001c46:	bf00      	nop
 8001c48:	20000254 	.word	0x20000254
 8001c4c:	40011000 	.word	0x40011000

08001c50 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8001c50:	b580      	push	{r7, lr}
 8001c52:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8001c54:	4b11      	ldr	r3, [pc, #68]	; (8001c9c <MX_USART2_UART_Init+0x4c>)
 8001c56:	4a12      	ldr	r2, [pc, #72]	; (8001ca0 <MX_USART2_UART_Init+0x50>)
 8001c58:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 9600;
 8001c5a:	4b10      	ldr	r3, [pc, #64]	; (8001c9c <MX_USART2_UART_Init+0x4c>)
 8001c5c:	f44f 5216 	mov.w	r2, #9600	; 0x2580
 8001c60:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8001c62:	4b0e      	ldr	r3, [pc, #56]	; (8001c9c <MX_USART2_UART_Init+0x4c>)
 8001c64:	2200      	movs	r2, #0
 8001c66:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8001c68:	4b0c      	ldr	r3, [pc, #48]	; (8001c9c <MX_USART2_UART_Init+0x4c>)
 8001c6a:	2200      	movs	r2, #0
 8001c6c:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8001c6e:	4b0b      	ldr	r3, [pc, #44]	; (8001c9c <MX_USART2_UART_Init+0x4c>)
 8001c70:	2200      	movs	r2, #0
 8001c72:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8001c74:	4b09      	ldr	r3, [pc, #36]	; (8001c9c <MX_USART2_UART_Init+0x4c>)
 8001c76:	220c      	movs	r2, #12
 8001c78:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001c7a:	4b08      	ldr	r3, [pc, #32]	; (8001c9c <MX_USART2_UART_Init+0x4c>)
 8001c7c:	2200      	movs	r2, #0
 8001c7e:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8001c80:	4b06      	ldr	r3, [pc, #24]	; (8001c9c <MX_USART2_UART_Init+0x4c>)
 8001c82:	2200      	movs	r2, #0
 8001c84:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8001c86:	4805      	ldr	r0, [pc, #20]	; (8001c9c <MX_USART2_UART_Init+0x4c>)
 8001c88:	f005 fb80 	bl	800738c <HAL_UART_Init>
 8001c8c:	4603      	mov	r3, r0
 8001c8e:	2b00      	cmp	r3, #0
 8001c90:	d001      	beq.n	8001c96 <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 8001c92:	f000 fc6b 	bl	800256c <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8001c96:	bf00      	nop
 8001c98:	bd80      	pop	{r7, pc}
 8001c9a:	bf00      	nop
 8001c9c:	20000298 	.word	0x20000298
 8001ca0:	40004400 	.word	0x40004400

08001ca4 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 8001ca4:	b580      	push	{r7, lr}
 8001ca6:	b082      	sub	sp, #8
 8001ca8:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA2_CLK_ENABLE();
 8001caa:	2300      	movs	r3, #0
 8001cac:	607b      	str	r3, [r7, #4]
 8001cae:	4b1b      	ldr	r3, [pc, #108]	; (8001d1c <MX_DMA_Init+0x78>)
 8001cb0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001cb2:	4a1a      	ldr	r2, [pc, #104]	; (8001d1c <MX_DMA_Init+0x78>)
 8001cb4:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8001cb8:	6313      	str	r3, [r2, #48]	; 0x30
 8001cba:	4b18      	ldr	r3, [pc, #96]	; (8001d1c <MX_DMA_Init+0x78>)
 8001cbc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001cbe:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8001cc2:	607b      	str	r3, [r7, #4]
 8001cc4:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_DMA1_CLK_ENABLE();
 8001cc6:	2300      	movs	r3, #0
 8001cc8:	603b      	str	r3, [r7, #0]
 8001cca:	4b14      	ldr	r3, [pc, #80]	; (8001d1c <MX_DMA_Init+0x78>)
 8001ccc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001cce:	4a13      	ldr	r2, [pc, #76]	; (8001d1c <MX_DMA_Init+0x78>)
 8001cd0:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8001cd4:	6313      	str	r3, [r2, #48]	; 0x30
 8001cd6:	4b11      	ldr	r3, [pc, #68]	; (8001d1c <MX_DMA_Init+0x78>)
 8001cd8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001cda:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001cde:	603b      	str	r3, [r7, #0]
 8001ce0:	683b      	ldr	r3, [r7, #0]

  /* DMA interrupt init */
  /* DMA1_Stream5_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream5_IRQn, 0, 0);
 8001ce2:	2200      	movs	r2, #0
 8001ce4:	2100      	movs	r1, #0
 8001ce6:	2010      	movs	r0, #16
 8001ce8:	f001 f901 	bl	8002eee <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream5_IRQn);
 8001cec:	2010      	movs	r0, #16
 8001cee:	f001 f91a 	bl	8002f26 <HAL_NVIC_EnableIRQ>
  /* DMA2_Stream4_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream4_IRQn, 0, 0);
 8001cf2:	2200      	movs	r2, #0
 8001cf4:	2100      	movs	r1, #0
 8001cf6:	203c      	movs	r0, #60	; 0x3c
 8001cf8:	f001 f8f9 	bl	8002eee <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream4_IRQn);
 8001cfc:	203c      	movs	r0, #60	; 0x3c
 8001cfe:	f001 f912 	bl	8002f26 <HAL_NVIC_EnableIRQ>
  /* DMA2_Stream7_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream7_IRQn, 0, 0);
 8001d02:	2200      	movs	r2, #0
 8001d04:	2100      	movs	r1, #0
 8001d06:	2046      	movs	r0, #70	; 0x46
 8001d08:	f001 f8f1 	bl	8002eee <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream7_IRQn);
 8001d0c:	2046      	movs	r0, #70	; 0x46
 8001d0e:	f001 f90a 	bl	8002f26 <HAL_NVIC_EnableIRQ>

}
 8001d12:	bf00      	nop
 8001d14:	3708      	adds	r7, #8
 8001d16:	46bd      	mov	sp, r7
 8001d18:	bd80      	pop	{r7, pc}
 8001d1a:	bf00      	nop
 8001d1c:	40023800 	.word	0x40023800

08001d20 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8001d20:	b580      	push	{r7, lr}
 8001d22:	b08c      	sub	sp, #48	; 0x30
 8001d24:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001d26:	f107 031c 	add.w	r3, r7, #28
 8001d2a:	2200      	movs	r2, #0
 8001d2c:	601a      	str	r2, [r3, #0]
 8001d2e:	605a      	str	r2, [r3, #4]
 8001d30:	609a      	str	r2, [r3, #8]
 8001d32:	60da      	str	r2, [r3, #12]
 8001d34:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8001d36:	2300      	movs	r3, #0
 8001d38:	61bb      	str	r3, [r7, #24]
 8001d3a:	4b59      	ldr	r3, [pc, #356]	; (8001ea0 <MX_GPIO_Init+0x180>)
 8001d3c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001d3e:	4a58      	ldr	r2, [pc, #352]	; (8001ea0 <MX_GPIO_Init+0x180>)
 8001d40:	f043 0310 	orr.w	r3, r3, #16
 8001d44:	6313      	str	r3, [r2, #48]	; 0x30
 8001d46:	4b56      	ldr	r3, [pc, #344]	; (8001ea0 <MX_GPIO_Init+0x180>)
 8001d48:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001d4a:	f003 0310 	and.w	r3, r3, #16
 8001d4e:	61bb      	str	r3, [r7, #24]
 8001d50:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001d52:	2300      	movs	r3, #0
 8001d54:	617b      	str	r3, [r7, #20]
 8001d56:	4b52      	ldr	r3, [pc, #328]	; (8001ea0 <MX_GPIO_Init+0x180>)
 8001d58:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001d5a:	4a51      	ldr	r2, [pc, #324]	; (8001ea0 <MX_GPIO_Init+0x180>)
 8001d5c:	f043 0304 	orr.w	r3, r3, #4
 8001d60:	6313      	str	r3, [r2, #48]	; 0x30
 8001d62:	4b4f      	ldr	r3, [pc, #316]	; (8001ea0 <MX_GPIO_Init+0x180>)
 8001d64:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001d66:	f003 0304 	and.w	r3, r3, #4
 8001d6a:	617b      	str	r3, [r7, #20]
 8001d6c:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 8001d6e:	2300      	movs	r3, #0
 8001d70:	613b      	str	r3, [r7, #16]
 8001d72:	4b4b      	ldr	r3, [pc, #300]	; (8001ea0 <MX_GPIO_Init+0x180>)
 8001d74:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001d76:	4a4a      	ldr	r2, [pc, #296]	; (8001ea0 <MX_GPIO_Init+0x180>)
 8001d78:	f043 0320 	orr.w	r3, r3, #32
 8001d7c:	6313      	str	r3, [r2, #48]	; 0x30
 8001d7e:	4b48      	ldr	r3, [pc, #288]	; (8001ea0 <MX_GPIO_Init+0x180>)
 8001d80:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001d82:	f003 0320 	and.w	r3, r3, #32
 8001d86:	613b      	str	r3, [r7, #16]
 8001d88:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8001d8a:	2300      	movs	r3, #0
 8001d8c:	60fb      	str	r3, [r7, #12]
 8001d8e:	4b44      	ldr	r3, [pc, #272]	; (8001ea0 <MX_GPIO_Init+0x180>)
 8001d90:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001d92:	4a43      	ldr	r2, [pc, #268]	; (8001ea0 <MX_GPIO_Init+0x180>)
 8001d94:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8001d98:	6313      	str	r3, [r2, #48]	; 0x30
 8001d9a:	4b41      	ldr	r3, [pc, #260]	; (8001ea0 <MX_GPIO_Init+0x180>)
 8001d9c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001d9e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8001da2:	60fb      	str	r3, [r7, #12]
 8001da4:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001da6:	2300      	movs	r3, #0
 8001da8:	60bb      	str	r3, [r7, #8]
 8001daa:	4b3d      	ldr	r3, [pc, #244]	; (8001ea0 <MX_GPIO_Init+0x180>)
 8001dac:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001dae:	4a3c      	ldr	r2, [pc, #240]	; (8001ea0 <MX_GPIO_Init+0x180>)
 8001db0:	f043 0301 	orr.w	r3, r3, #1
 8001db4:	6313      	str	r3, [r2, #48]	; 0x30
 8001db6:	4b3a      	ldr	r3, [pc, #232]	; (8001ea0 <MX_GPIO_Init+0x180>)
 8001db8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001dba:	f003 0301 	and.w	r3, r3, #1
 8001dbe:	60bb      	str	r3, [r7, #8]
 8001dc0:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8001dc2:	2300      	movs	r3, #0
 8001dc4:	607b      	str	r3, [r7, #4]
 8001dc6:	4b36      	ldr	r3, [pc, #216]	; (8001ea0 <MX_GPIO_Init+0x180>)
 8001dc8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001dca:	4a35      	ldr	r2, [pc, #212]	; (8001ea0 <MX_GPIO_Init+0x180>)
 8001dcc:	f043 0308 	orr.w	r3, r3, #8
 8001dd0:	6313      	str	r3, [r2, #48]	; 0x30
 8001dd2:	4b33      	ldr	r3, [pc, #204]	; (8001ea0 <MX_GPIO_Init+0x180>)
 8001dd4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001dd6:	f003 0308 	and.w	r3, r3, #8
 8001dda:	607b      	str	r3, [r7, #4]
 8001ddc:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOG_CLK_ENABLE();
 8001dde:	2300      	movs	r3, #0
 8001de0:	603b      	str	r3, [r7, #0]
 8001de2:	4b2f      	ldr	r3, [pc, #188]	; (8001ea0 <MX_GPIO_Init+0x180>)
 8001de4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001de6:	4a2e      	ldr	r2, [pc, #184]	; (8001ea0 <MX_GPIO_Init+0x180>)
 8001de8:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8001dec:	6313      	str	r3, [r2, #48]	; 0x30
 8001dee:	4b2c      	ldr	r3, [pc, #176]	; (8001ea0 <MX_GPIO_Init+0x180>)
 8001df0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001df2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8001df6:	603b      	str	r3, [r7, #0]
 8001df8:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOF, GPIO_PIN_3|GPIO_PIN_4|GPIO_PIN_5, GPIO_PIN_RESET);
 8001dfa:	2200      	movs	r2, #0
 8001dfc:	2138      	movs	r1, #56	; 0x38
 8001dfe:	4829      	ldr	r0, [pc, #164]	; (8001ea4 <MX_GPIO_Init+0x184>)
 8001e00:	f001 fe42 	bl	8003a88 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(NSS_GPIO_Port, NSS_Pin, GPIO_PIN_RESET);
 8001e04:	2200      	movs	r2, #0
 8001e06:	2110      	movs	r1, #16
 8001e08:	4827      	ldr	r0, [pc, #156]	; (8001ea8 <MX_GPIO_Init+0x188>)
 8001e0a:	f001 fe3d 	bl	8003a88 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(RST_GPIO_Port, RST_Pin, GPIO_PIN_RESET);
 8001e0e:	2200      	movs	r2, #0
 8001e10:	f44f 7100 	mov.w	r1, #512	; 0x200
 8001e14:	4825      	ldr	r0, [pc, #148]	; (8001eac <MX_GPIO_Init+0x18c>)
 8001e16:	f001 fe37 	bl	8003a88 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOG, GPIO_PIN_5, GPIO_PIN_RESET);
 8001e1a:	2200      	movs	r2, #0
 8001e1c:	2120      	movs	r1, #32
 8001e1e:	4824      	ldr	r0, [pc, #144]	; (8001eb0 <MX_GPIO_Init+0x190>)
 8001e20:	f001 fe32 	bl	8003a88 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : PF3 PF4 PF5 */
  GPIO_InitStruct.Pin = GPIO_PIN_3|GPIO_PIN_4|GPIO_PIN_5;
 8001e24:	2338      	movs	r3, #56	; 0x38
 8001e26:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001e28:	2301      	movs	r3, #1
 8001e2a:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001e2c:	2300      	movs	r3, #0
 8001e2e:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001e30:	2300      	movs	r3, #0
 8001e32:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 8001e34:	f107 031c 	add.w	r3, r7, #28
 8001e38:	4619      	mov	r1, r3
 8001e3a:	481a      	ldr	r0, [pc, #104]	; (8001ea4 <MX_GPIO_Init+0x184>)
 8001e3c:	f001 fc90 	bl	8003760 <HAL_GPIO_Init>

  /*Configure GPIO pin : NSS_Pin */
  GPIO_InitStruct.Pin = NSS_Pin;
 8001e40:	2310      	movs	r3, #16
 8001e42:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001e44:	2301      	movs	r3, #1
 8001e46:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001e48:	2300      	movs	r3, #0
 8001e4a:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001e4c:	2300      	movs	r3, #0
 8001e4e:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(NSS_GPIO_Port, &GPIO_InitStruct);
 8001e50:	f107 031c 	add.w	r3, r7, #28
 8001e54:	4619      	mov	r1, r3
 8001e56:	4814      	ldr	r0, [pc, #80]	; (8001ea8 <MX_GPIO_Init+0x188>)
 8001e58:	f001 fc82 	bl	8003760 <HAL_GPIO_Init>

  /*Configure GPIO pin : RST_Pin */
  GPIO_InitStruct.Pin = RST_Pin;
 8001e5c:	f44f 7300 	mov.w	r3, #512	; 0x200
 8001e60:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001e62:	2301      	movs	r3, #1
 8001e64:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001e66:	2300      	movs	r3, #0
 8001e68:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001e6a:	2300      	movs	r3, #0
 8001e6c:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(RST_GPIO_Port, &GPIO_InitStruct);
 8001e6e:	f107 031c 	add.w	r3, r7, #28
 8001e72:	4619      	mov	r1, r3
 8001e74:	480d      	ldr	r0, [pc, #52]	; (8001eac <MX_GPIO_Init+0x18c>)
 8001e76:	f001 fc73 	bl	8003760 <HAL_GPIO_Init>

  /*Configure GPIO pin : PG5 */
  GPIO_InitStruct.Pin = GPIO_PIN_5;
 8001e7a:	2320      	movs	r3, #32
 8001e7c:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001e7e:	2301      	movs	r3, #1
 8001e80:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001e82:	2300      	movs	r3, #0
 8001e84:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001e86:	2300      	movs	r3, #0
 8001e88:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8001e8a:	f107 031c 	add.w	r3, r7, #28
 8001e8e:	4619      	mov	r1, r3
 8001e90:	4807      	ldr	r0, [pc, #28]	; (8001eb0 <MX_GPIO_Init+0x190>)
 8001e92:	f001 fc65 	bl	8003760 <HAL_GPIO_Init>

}
 8001e96:	bf00      	nop
 8001e98:	3730      	adds	r7, #48	; 0x30
 8001e9a:	46bd      	mov	sp, r7
 8001e9c:	bd80      	pop	{r7, pc}
 8001e9e:	bf00      	nop
 8001ea0:	40023800 	.word	0x40023800
 8001ea4:	40021400 	.word	0x40021400
 8001ea8:	40020000 	.word	0x40020000
 8001eac:	40020c00 	.word	0x40020c00
 8001eb0:	40021800 	.word	0x40021800

08001eb4 <HAL_SAI_RxHalfCpltCallback>:

/* USER CODE BEGIN 4 */
void HAL_SAI_RxHalfCpltCallback(SAI_HandleTypeDef *hsai) {
 8001eb4:	b580      	push	{r7, lr}
 8001eb6:	b082      	sub	sp, #8
 8001eb8:	af00      	add	r7, sp, #0
 8001eba:	6078      	str	r0, [r7, #4]
	sendData(_sampleBuffer);
 8001ebc:	4803      	ldr	r0, [pc, #12]	; (8001ecc <HAL_SAI_RxHalfCpltCallback+0x18>)
 8001ebe:	f000 f815 	bl	8001eec <sendData>
}
 8001ec2:	bf00      	nop
 8001ec4:	3708      	adds	r7, #8
 8001ec6:	46bd      	mov	sp, r7
 8001ec8:	bd80      	pop	{r7, pc}
 8001eca:	bf00      	nop
 8001ecc:	2000039c 	.word	0x2000039c

08001ed0 <HAL_SAI_RxCpltCallback>:

void HAL_SAI_RxCpltCallback(SAI_HandleTypeDef *hsai) {
 8001ed0:	b580      	push	{r7, lr}
 8001ed2:	b082      	sub	sp, #8
 8001ed4:	af00      	add	r7, sp, #0
 8001ed6:	6078      	str	r0, [r7, #4]
	sendData(&_sampleBuffer[MIC_SAMPLES_PER_PACKET]);
 8001ed8:	4803      	ldr	r0, [pc, #12]	; (8001ee8 <HAL_SAI_RxCpltCallback+0x18>)
 8001eda:	f000 f807 	bl	8001eec <sendData>
}
 8001ede:	bf00      	nop
 8001ee0:	3708      	adds	r7, #8
 8001ee2:	46bd      	mov	sp, r7
 8001ee4:	bd80      	pop	{r7, pc}
 8001ee6:	bf00      	nop
 8001ee8:	2000115c 	.word	0x2000115c

08001eec <sendData>:

void sendData(volatile int32_t *data_in) {
 8001eec:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8001ef0:	f5ad 5d07 	sub.w	sp, sp, #8640	; 0x21c0
 8001ef4:	b087      	sub	sp, #28
 8001ef6:	af00      	add	r7, sp, #0
 8001ef8:	f507 73ec 	add.w	r3, r7, #472	; 0x1d8
 8001efc:	f5a3 73ea 	sub.w	r3, r3, #468	; 0x1d4
 8001f00:	6018      	str	r0, [r3, #0]

	float data_in_float[MIC_SAMPLES_PER_PACKET / 2];
	float filt[MIC_SAMPLES_PER_PACKET / 2];
	volatile int32_t *data_in_tmp = data_in;
 8001f02:	f507 73ec 	add.w	r3, r7, #472	; 0x1d8
 8001f06:	f5a3 73ea 	sub.w	r3, r3, #468	; 0x1d4
 8001f0a:	681b      	ldr	r3, [r3, #0]
 8001f0c:	f507 5207 	add.w	r2, r7, #8640	; 0x21c0
 8001f10:	f102 020c 	add.w	r2, r2, #12
 8001f14:	6013      	str	r3, [r2, #0]
	for (uint16_t i = 0; i < MIC_SAMPLES_PER_PACKET / 2; i++) {
 8001f16:	2300      	movs	r3, #0
 8001f18:	f507 5207 	add.w	r2, r7, #8640	; 0x21c0
 8001f1c:	f102 0210 	add.w	r2, r2, #16
 8001f20:	8013      	strh	r3, [r2, #0]
 8001f22:	e03a      	b.n	8001f9a <sendData+0xae>
		int16_t tmp = (int16_t) ((data_in_tmp[0]>>8) & 0xffff);
 8001f24:	f507 5307 	add.w	r3, r7, #8640	; 0x21c0
 8001f28:	f103 030c 	add.w	r3, r3, #12
 8001f2c:	681b      	ldr	r3, [r3, #0]
 8001f2e:	681b      	ldr	r3, [r3, #0]
 8001f30:	121b      	asrs	r3, r3, #8
 8001f32:	f507 5206 	add.w	r2, r7, #8576	; 0x2180
 8001f36:	f102 023a 	add.w	r2, r2, #58	; 0x3a
 8001f3a:	8013      	strh	r3, [r2, #0]
		data_in_float[i] = (float) tmp;
 8001f3c:	f507 5307 	add.w	r3, r7, #8640	; 0x21c0
 8001f40:	f103 0310 	add.w	r3, r3, #16
 8001f44:	881b      	ldrh	r3, [r3, #0]
 8001f46:	f507 5206 	add.w	r2, r7, #8576	; 0x2180
 8001f4a:	f102 023a 	add.w	r2, r2, #58	; 0x3a
 8001f4e:	f9b2 2000 	ldrsh.w	r2, [r2]
 8001f52:	ee07 2a90 	vmov	s15, r2
 8001f56:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001f5a:	f507 5207 	add.w	r2, r7, #8640	; 0x21c0
 8001f5e:	f102 0218 	add.w	r2, r2, #24
 8001f62:	f5a2 62e0 	sub.w	r2, r2, #1792	; 0x700
 8001f66:	009b      	lsls	r3, r3, #2
 8001f68:	4413      	add	r3, r2
 8001f6a:	edc3 7a00 	vstr	s15, [r3]
		data_in_tmp += 2;
 8001f6e:	f507 5307 	add.w	r3, r7, #8640	; 0x21c0
 8001f72:	f103 030c 	add.w	r3, r3, #12
 8001f76:	681b      	ldr	r3, [r3, #0]
 8001f78:	3308      	adds	r3, #8
 8001f7a:	f507 5207 	add.w	r2, r7, #8640	; 0x21c0
 8001f7e:	f102 020c 	add.w	r2, r2, #12
 8001f82:	6013      	str	r3, [r2, #0]
	for (uint16_t i = 0; i < MIC_SAMPLES_PER_PACKET / 2; i++) {
 8001f84:	f507 5307 	add.w	r3, r7, #8640	; 0x21c0
 8001f88:	f103 0310 	add.w	r3, r3, #16
 8001f8c:	881b      	ldrh	r3, [r3, #0]
 8001f8e:	3301      	adds	r3, #1
 8001f90:	f507 5207 	add.w	r2, r7, #8640	; 0x21c0
 8001f94:	f102 0210 	add.w	r2, r2, #16
 8001f98:	8013      	strh	r3, [r2, #0]
 8001f9a:	f507 5307 	add.w	r3, r7, #8640	; 0x21c0
 8001f9e:	f103 0310 	add.w	r3, r3, #16
 8001fa2:	881b      	ldrh	r3, [r3, #0]
 8001fa4:	f5b3 7fdc 	cmp.w	r3, #440	; 0x1b8
 8001fa8:	d3bc      	bcc.n	8001f24 <sendData+0x38>
	}
	arm_fir_f32(&S, data_in_float, filt, blockSize);
 8001faa:	4bcb      	ldr	r3, [pc, #812]	; (80022d8 <sendData+0x3ec>)
 8001fac:	681b      	ldr	r3, [r3, #0]
 8001fae:	f507 529f 	add.w	r2, r7, #5088	; 0x13e0
 8001fb2:	f102 0218 	add.w	r2, r2, #24
 8001fb6:	f507 51d6 	add.w	r1, r7, #6848	; 0x1ac0
 8001fba:	f101 0118 	add.w	r1, r1, #24
 8001fbe:	48c7      	ldr	r0, [pc, #796]	; (80022dc <sendData+0x3f0>)
 8001fc0:	f7fe fb00 	bl	80005c4 <arm_fir_f32>


	if (_running) {
 8001fc4:	4bc6      	ldr	r3, [pc, #792]	; (80022e0 <sendData+0x3f4>)
 8001fc6:	781b      	ldrb	r3, [r3, #0]
 8001fc8:	2b00      	cmp	r3, #0
 8001fca:	f000 82a8 	beq.w	800251e <sendData+0x632>
		for (uint16_t i = 0; i < MIC_SAMPLES_PER_PACKET / 2; i++) {
 8001fce:	2300      	movs	r3, #0
 8001fd0:	f507 5207 	add.w	r2, r7, #8640	; 0x21c0
 8001fd4:	f102 0212 	add.w	r2, r2, #18
 8001fd8:	8013      	strh	r3, [r2, #0]
 8001fda:	e297      	b.n	800250c <sendData+0x620>

			moving_sum += (int16_t) fabsf(filt[i]); // * abs(sample_right);
 8001fdc:	f507 5307 	add.w	r3, r7, #8640	; 0x21c0
 8001fe0:	f103 0312 	add.w	r3, r3, #18
 8001fe4:	881b      	ldrh	r3, [r3, #0]
 8001fe6:	f507 5207 	add.w	r2, r7, #8640	; 0x21c0
 8001fea:	f102 0218 	add.w	r2, r2, #24
 8001fee:	f5a2 625e 	sub.w	r2, r2, #3552	; 0xde0
 8001ff2:	009b      	lsls	r3, r3, #2
 8001ff4:	4413      	add	r3, r2
 8001ff6:	edd3 7a00 	vldr	s15, [r3]
 8001ffa:	eef0 7ae7 	vabs.f32	s15, s15
 8001ffe:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8002002:	ee17 3a90 	vmov	r3, s15
 8002006:	b21b      	sxth	r3, r3
 8002008:	ee07 3a90 	vmov	s15, r3
 800200c:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8002010:	4bb4      	ldr	r3, [pc, #720]	; (80022e4 <sendData+0x3f8>)
 8002012:	edd3 7a00 	vldr	s15, [r3]
 8002016:	ee77 7a27 	vadd.f32	s15, s14, s15
 800201a:	4bb2      	ldr	r3, [pc, #712]	; (80022e4 <sendData+0x3f8>)
 800201c:	edc3 7a00 	vstr	s15, [r3]
			moving_sum -= (int16_t) abs(circular_buf_mov[tail_mov]); // * abs(circular_buf_mov_right[tail_mov]);
 8002020:	4bb0      	ldr	r3, [pc, #704]	; (80022e4 <sendData+0x3f8>)
 8002022:	ed93 7a00 	vldr	s14, [r3]
 8002026:	4bb0      	ldr	r3, [pc, #704]	; (80022e8 <sendData+0x3fc>)
 8002028:	681b      	ldr	r3, [r3, #0]
 800202a:	4ab0      	ldr	r2, [pc, #704]	; (80022ec <sendData+0x400>)
 800202c:	f932 3013 	ldrsh.w	r3, [r2, r3, lsl #1]
 8002030:	2b00      	cmp	r3, #0
 8002032:	bfb8      	it	lt
 8002034:	425b      	neglt	r3, r3
 8002036:	b29b      	uxth	r3, r3
 8002038:	b21b      	sxth	r3, r3
 800203a:	ee07 3a90 	vmov	s15, r3
 800203e:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8002042:	ee77 7a67 	vsub.f32	s15, s14, s15
 8002046:	4ba7      	ldr	r3, [pc, #668]	; (80022e4 <sendData+0x3f8>)
 8002048:	edc3 7a00 	vstr	s15, [r3]
			circular_buf_mov[tail_mov] = (int16_t) filt[i];
 800204c:	f507 5307 	add.w	r3, r7, #8640	; 0x21c0
 8002050:	f103 0312 	add.w	r3, r3, #18
 8002054:	881b      	ldrh	r3, [r3, #0]
 8002056:	f507 5207 	add.w	r2, r7, #8640	; 0x21c0
 800205a:	f102 0218 	add.w	r2, r2, #24
 800205e:	f5a2 625e 	sub.w	r2, r2, #3552	; 0xde0
 8002062:	009b      	lsls	r3, r3, #2
 8002064:	4413      	add	r3, r2
 8002066:	edd3 7a00 	vldr	s15, [r3]
 800206a:	4b9f      	ldr	r3, [pc, #636]	; (80022e8 <sendData+0x3fc>)
 800206c:	681b      	ldr	r3, [r3, #0]
 800206e:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8002072:	ee17 2a90 	vmov	r2, s15
 8002076:	b211      	sxth	r1, r2
 8002078:	4a9c      	ldr	r2, [pc, #624]	; (80022ec <sendData+0x400>)
 800207a:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
			circular_buf_full[tail_full] = (int16_t) filt[i];
 800207e:	f507 5307 	add.w	r3, r7, #8640	; 0x21c0
 8002082:	f103 0312 	add.w	r3, r3, #18
 8002086:	881b      	ldrh	r3, [r3, #0]
 8002088:	f507 5207 	add.w	r2, r7, #8640	; 0x21c0
 800208c:	f102 0218 	add.w	r2, r2, #24
 8002090:	f5a2 625e 	sub.w	r2, r2, #3552	; 0xde0
 8002094:	009b      	lsls	r3, r3, #2
 8002096:	4413      	add	r3, r2
 8002098:	edd3 7a00 	vldr	s15, [r3]
 800209c:	4b94      	ldr	r3, [pc, #592]	; (80022f0 <sendData+0x404>)
 800209e:	681b      	ldr	r3, [r3, #0]
 80020a0:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80020a4:	ee17 2a90 	vmov	r2, s15
 80020a8:	b211      	sxth	r1, r2
 80020aa:	4a92      	ldr	r2, [pc, #584]	; (80022f4 <sendData+0x408>)
 80020ac:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
			moving_avg = moving_sum / MOVING_AVG_LEN;
 80020b0:	4b8c      	ldr	r3, [pc, #560]	; (80022e4 <sendData+0x3f8>)
 80020b2:	ed93 7a00 	vldr	s14, [r3]
 80020b6:	eef1 6a04 	vmov.f32	s13, #20	; 0x40a00000  5.0
 80020ba:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80020be:	4b8e      	ldr	r3, [pc, #568]	; (80022f8 <sendData+0x40c>)
 80020c0:	edc3 7a00 	vstr	s15, [r3]

			if ((counter > 0) && (!done)){
 80020c4:	4b8d      	ldr	r3, [pc, #564]	; (80022fc <sendData+0x410>)
 80020c6:	881b      	ldrh	r3, [r3, #0]
 80020c8:	2b00      	cmp	r3, #0
 80020ca:	f000 81b0 	beq.w	800242e <sendData+0x542>
 80020ce:	4b8c      	ldr	r3, [pc, #560]	; (8002300 <sendData+0x414>)
 80020d0:	681b      	ldr	r3, [r3, #0]
 80020d2:	2b00      	cmp	r3, #0
 80020d4:	f040 81ab 	bne.w	800242e <sendData+0x542>
				counter++;
 80020d8:	4b88      	ldr	r3, [pc, #544]	; (80022fc <sendData+0x410>)
 80020da:	881b      	ldrh	r3, [r3, #0]
 80020dc:	3301      	adds	r3, #1
 80020de:	b29a      	uxth	r2, r3
 80020e0:	4b86      	ldr	r3, [pc, #536]	; (80022fc <sendData+0x410>)
 80020e2:	801a      	strh	r2, [r3, #0]
				if (counter == (SEND_LEN/2)){ // TODO: need to change this to SEND_LEN-100;
 80020e4:	4b85      	ldr	r3, [pc, #532]	; (80022fc <sendData+0x410>)
 80020e6:	881b      	ldrh	r3, [r3, #0]
 80020e8:	f240 42fb 	movw	r2, #1275	; 0x4fb
 80020ec:	4293      	cmp	r3, r2
 80020ee:	f040 819e 	bne.w	800242e <sendData+0x542>

					for(int delay = 0; delay < NODE_DELAY; delay++); // non-blocking delay used to offset the transmissions of each node to prevent garbled transmissions
 80020f2:	2300      	movs	r3, #0
 80020f4:	f507 5207 	add.w	r2, r7, #8640	; 0x21c0
 80020f8:	f102 0214 	add.w	r2, r2, #20
 80020fc:	6013      	str	r3, [r2, #0]
 80020fe:	e00a      	b.n	8002116 <sendData+0x22a>
 8002100:	f507 5307 	add.w	r3, r7, #8640	; 0x21c0
 8002104:	f103 0314 	add.w	r3, r3, #20
 8002108:	681b      	ldr	r3, [r3, #0]
 800210a:	3301      	adds	r3, #1
 800210c:	f507 5207 	add.w	r2, r7, #8640	; 0x21c0
 8002110:	f102 0214 	add.w	r2, r2, #20
 8002114:	6013      	str	r3, [r2, #0]
 8002116:	f507 5307 	add.w	r3, r7, #8640	; 0x21c0
 800211a:	f103 0314 	add.w	r3, r3, #20
 800211e:	681b      	ldr	r3, [r3, #0]
 8002120:	2b00      	cmp	r3, #0
 8002122:	dbed      	blt.n	8002100 <sendData+0x214>

					uint8_t GPS_data_len = (uint8_t) strlen((char *) GPS_latest_data);
 8002124:	4877      	ldr	r0, [pc, #476]	; (8002304 <sendData+0x418>)
 8002126:	f7fe f873 	bl	8000210 <strlen>
 800212a:	4603      	mov	r3, r0
 800212c:	f507 5207 	add.w	r2, r7, #8640	; 0x21c0
 8002130:	f102 0207 	add.w	r2, r2, #7
 8002134:	7013      	strb	r3, [r2, #0]
					uint8_t metaData[16+GPS_data_len];
 8002136:	f507 5307 	add.w	r3, r7, #8640	; 0x21c0
 800213a:	f103 0307 	add.w	r3, r3, #7
 800213e:	781b      	ldrb	r3, [r3, #0]
 8002140:	f103 0110 	add.w	r1, r3, #16
 8002144:	466b      	mov	r3, sp
 8002146:	461e      	mov	r6, r3
 8002148:	1e4b      	subs	r3, r1, #1
 800214a:	f507 5207 	add.w	r2, r7, #8640	; 0x21c0
 800214e:	6013      	str	r3, [r2, #0]
 8002150:	460a      	mov	r2, r1
 8002152:	2300      	movs	r3, #0
 8002154:	4614      	mov	r4, r2
 8002156:	461d      	mov	r5, r3
 8002158:	f04f 0200 	mov.w	r2, #0
 800215c:	f04f 0300 	mov.w	r3, #0
 8002160:	00eb      	lsls	r3, r5, #3
 8002162:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8002166:	00e2      	lsls	r2, r4, #3
 8002168:	460a      	mov	r2, r1
 800216a:	2300      	movs	r3, #0
 800216c:	4690      	mov	r8, r2
 800216e:	4699      	mov	r9, r3
 8002170:	f04f 0200 	mov.w	r2, #0
 8002174:	f04f 0300 	mov.w	r3, #0
 8002178:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 800217c:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8002180:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8002184:	460b      	mov	r3, r1
 8002186:	3307      	adds	r3, #7
 8002188:	08db      	lsrs	r3, r3, #3
 800218a:	00db      	lsls	r3, r3, #3
 800218c:	ebad 0d03 	sub.w	sp, sp, r3
 8002190:	466b      	mov	r3, sp
 8002192:	3300      	adds	r3, #0
 8002194:	f507 5206 	add.w	r2, r7, #8576	; 0x2180
 8002198:	f102 023c 	add.w	r2, r2, #60	; 0x3c
 800219c:	6013      	str	r3, [r2, #0]
 800219e:	4b5a      	ldr	r3, [pc, #360]	; (8002308 <sendData+0x41c>)
 80021a0:	681a      	ldr	r2, [r3, #0]
					memcpy(metaData, &startPadding, 4);
 80021a2:	f507 5306 	add.w	r3, r7, #8576	; 0x2180
 80021a6:	f103 033c 	add.w	r3, r3, #60	; 0x3c
 80021aa:	681b      	ldr	r3, [r3, #0]
 80021ac:	601a      	str	r2, [r3, #0]
					memcpy(metaData+4, &timerVal, 4);
 80021ae:	f507 5306 	add.w	r3, r7, #8576	; 0x2180
 80021b2:	f103 033c 	add.w	r3, r3, #60	; 0x3c
 80021b6:	681b      	ldr	r3, [r3, #0]
 80021b8:	3304      	adds	r3, #4
 80021ba:	4a54      	ldr	r2, [pc, #336]	; (800230c <sendData+0x420>)
 80021bc:	6812      	ldr	r2, [r2, #0]
 80021be:	601a      	str	r2, [r3, #0]
					memcpy(metaData+8, &devID, 4);
 80021c0:	f507 5306 	add.w	r3, r7, #8576	; 0x2180
 80021c4:	f103 033c 	add.w	r3, r3, #60	; 0x3c
 80021c8:	681b      	ldr	r3, [r3, #0]
 80021ca:	3308      	adds	r3, #8
 80021cc:	4a50      	ldr	r2, [pc, #320]	; (8002310 <sendData+0x424>)
 80021ce:	6812      	ldr	r2, [r2, #0]
 80021d0:	601a      	str	r2, [r3, #0]
					memcpy(metaData+12, GPS_latest_data, GPS_data_len);
 80021d2:	f507 5306 	add.w	r3, r7, #8576	; 0x2180
 80021d6:	f103 033c 	add.w	r3, r3, #60	; 0x3c
 80021da:	681b      	ldr	r3, [r3, #0]
 80021dc:	330c      	adds	r3, #12
 80021de:	f507 5207 	add.w	r2, r7, #8640	; 0x21c0
 80021e2:	f102 0207 	add.w	r2, r2, #7
 80021e6:	7812      	ldrb	r2, [r2, #0]
 80021e8:	4946      	ldr	r1, [pc, #280]	; (8002304 <sendData+0x418>)
 80021ea:	4618      	mov	r0, r3
 80021ec:	f006 faf6 	bl	80087dc <memcpy>
					memcpy(metaData+12+GPS_data_len, &endMetaPadding, 4);
 80021f0:	f507 5307 	add.w	r3, r7, #8640	; 0x21c0
 80021f4:	f103 0307 	add.w	r3, r3, #7
 80021f8:	781b      	ldrb	r3, [r3, #0]
 80021fa:	330c      	adds	r3, #12
 80021fc:	f507 5206 	add.w	r2, r7, #8576	; 0x2180
 8002200:	f102 023c 	add.w	r2, r2, #60	; 0x3c
 8002204:	6812      	ldr	r2, [r2, #0]
 8002206:	4413      	add	r3, r2
 8002208:	4a42      	ldr	r2, [pc, #264]	; (8002314 <sendData+0x428>)
 800220a:	6812      	ldr	r2, [r2, #0]
 800220c:	601a      	str	r2, [r3, #0]

					uint8_t sendBuf[SEND_LEN*2];
					memcpy(sendBuf, &circular_buf_full[tail_full], ((SEND_LEN)-tail_full)*2);
 800220e:	4b38      	ldr	r3, [pc, #224]	; (80022f0 <sendData+0x404>)
 8002210:	681b      	ldr	r3, [r3, #0]
 8002212:	005b      	lsls	r3, r3, #1
 8002214:	4a37      	ldr	r2, [pc, #220]	; (80022f4 <sendData+0x408>)
 8002216:	1899      	adds	r1, r3, r2
 8002218:	4b35      	ldr	r3, [pc, #212]	; (80022f0 <sendData+0x404>)
 800221a:	681b      	ldr	r3, [r3, #0]
 800221c:	f5c3 631f 	rsb	r3, r3, #2544	; 0x9f0
 8002220:	3306      	adds	r3, #6
 8002222:	005a      	lsls	r2, r3, #1
 8002224:	f107 0318 	add.w	r3, r7, #24
 8002228:	3b10      	subs	r3, #16
 800222a:	4618      	mov	r0, r3
 800222c:	f006 fad6 	bl	80087dc <memcpy>
					memcpy(&sendBuf[(SEND_LEN-tail_full)*2], circular_buf_full, tail_full*2);
 8002230:	4b2f      	ldr	r3, [pc, #188]	; (80022f0 <sendData+0x404>)
 8002232:	681b      	ldr	r3, [r3, #0]
 8002234:	f5c3 631f 	rsb	r3, r3, #2544	; 0x9f0
 8002238:	3306      	adds	r3, #6
 800223a:	005a      	lsls	r2, r3, #1
 800223c:	f107 0318 	add.w	r3, r7, #24
 8002240:	3b10      	subs	r3, #16
 8002242:	1898      	adds	r0, r3, r2
 8002244:	4b2a      	ldr	r3, [pc, #168]	; (80022f0 <sendData+0x404>)
 8002246:	681b      	ldr	r3, [r3, #0]
 8002248:	005b      	lsls	r3, r3, #1
 800224a:	461a      	mov	r2, r3
 800224c:	4929      	ldr	r1, [pc, #164]	; (80022f4 <sendData+0x408>)
 800224e:	f006 fac5 	bl	80087dc <memcpy>

#if LORA_TRANSMIT
					uint8_t packet_res = lora_send_packet(&lora, metaData, 16+GPS_data_len);
 8002252:	f507 5307 	add.w	r3, r7, #8640	; 0x21c0
 8002256:	f103 0307 	add.w	r3, r3, #7
 800225a:	781b      	ldrb	r3, [r3, #0]
 800225c:	3310      	adds	r3, #16
 800225e:	b2db      	uxtb	r3, r3
 8002260:	461a      	mov	r2, r3
 8002262:	f507 5306 	add.w	r3, r7, #8576	; 0x2180
 8002266:	f103 033c 	add.w	r3, r3, #60	; 0x3c
 800226a:	6819      	ldr	r1, [r3, #0]
 800226c:	482a      	ldr	r0, [pc, #168]	; (8002318 <sendData+0x42c>)
 800226e:	f7ff f99c 	bl	80015aa <lora_send_packet>
 8002272:	4603      	mov	r3, r0
 8002274:	461a      	mov	r2, r3
 8002276:	f507 5307 	add.w	r3, r7, #8640	; 0x21c0
 800227a:	f103 0318 	add.w	r3, r3, #24
 800227e:	f6a3 53e1 	subw	r3, r3, #3553	; 0xde1
 8002282:	701a      	strb	r2, [r3, #0]

					if (packet_res != LORA_OK) {
 8002284:	f507 5307 	add.w	r3, r7, #8640	; 0x21c0
 8002288:	f103 0318 	add.w	r3, r3, #24
 800228c:	f6a3 53e1 	subw	r3, r3, #3553	; 0xde1
 8002290:	781b      	ldrb	r3, [r3, #0]
 8002292:	2b00      	cmp	r3, #0
 8002294:	d00a      	beq.n	80022ac <sendData+0x3c0>
						HAL_UART_Transmit(&huart1, &packet_res, sizeof(packet_res), 1000);
 8002296:	f507 519f 	add.w	r1, r7, #5088	; 0x13e0
 800229a:	f101 0117 	add.w	r1, r1, #23
 800229e:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80022a2:	2201      	movs	r2, #1
 80022a4:	481d      	ldr	r0, [pc, #116]	; (800231c <sendData+0x430>)
 80022a6:	f005 f8be 	bl	8007426 <HAL_UART_Transmit>
 80022aa:	e006      	b.n	80022ba <sendData+0x3ce>
					}
					else {
						HAL_UART_Transmit(&huart1, transmission_success, sizeof(transmission_success), 1000);
 80022ac:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80022b0:	2215      	movs	r2, #21
 80022b2:	491b      	ldr	r1, [pc, #108]	; (8002320 <sendData+0x434>)
 80022b4:	4819      	ldr	r0, [pc, #100]	; (800231c <sendData+0x430>)
 80022b6:	f005 f8b6 	bl	8007426 <HAL_UART_Transmit>
					}

					while(lora_is_transmitting(&lora)); // non-blocking delay
 80022ba:	bf00      	nop
 80022bc:	4816      	ldr	r0, [pc, #88]	; (8002318 <sendData+0x42c>)
 80022be:	f7ff f91c 	bl	80014fa <lora_is_transmitting>
 80022c2:	4603      	mov	r3, r0
 80022c4:	2b00      	cmp	r3, #0
 80022c6:	d1f9      	bne.n	80022bc <sendData+0x3d0>
					HAL_UART_Transmit(&huart1, (uint8_t*) sendBuf, SEND_LEN*2, 1000);
#endif

#if LORA_TRANSMIT

					for(int send_loop_cnt = 0; send_loop_cnt < ((SEND_LEN*2)/255 + ((SEND_LEN*2) % 255 != 0)); send_loop_cnt++){
 80022c8:	2300      	movs	r3, #0
 80022ca:	f507 5207 	add.w	r2, r7, #8640	; 0x21c0
 80022ce:	f102 0208 	add.w	r2, r2, #8
 80022d2:	6013      	str	r3, [r2, #0]
 80022d4:	e072      	b.n	80023bc <sendData+0x4d0>
 80022d6:	bf00      	nop
 80022d8:	2000003c 	.word	0x2000003c
 80022dc:	20004408 	.word	0x20004408
 80022e0:	20003354 	.word	0x20003354
 80022e4:	20003330 	.word	0x20003330
 80022e8:	20001f38 	.word	0x20001f38
 80022ec:	20001f1c 	.word	0x20001f1c
 80022f0:	2000332c 	.word	0x2000332c
 80022f4:	20001f3c 	.word	0x20001f3c
 80022f8:	20003334 	.word	0x20003334
 80022fc:	20003356 	.word	0x20003356
 8002300:	20003358 	.word	0x20003358
 8002304:	200043c4 	.word	0x200043c4
 8002308:	20000004 	.word	0x20000004
 800230c:	20004c84 	.word	0x20004c84
 8002310:	20000000 	.word	0x20000000
 8002314:	20000008 	.word	0x20000008
 8002318:	2000335c 	.word	0x2000335c
 800231c:	20000254 	.word	0x20000254
 8002320:	20000024 	.word	0x20000024
						packet_res = lora_send_packet(&lora, sendBuf+(255*send_loop_cnt), 255);
 8002324:	f507 5307 	add.w	r3, r7, #8640	; 0x21c0
 8002328:	f103 0308 	add.w	r3, r3, #8
 800232c:	681a      	ldr	r2, [r3, #0]
 800232e:	4613      	mov	r3, r2
 8002330:	021b      	lsls	r3, r3, #8
 8002332:	1a9b      	subs	r3, r3, r2
 8002334:	461a      	mov	r2, r3
 8002336:	f107 0318 	add.w	r3, r7, #24
 800233a:	3b10      	subs	r3, #16
 800233c:	4413      	add	r3, r2
 800233e:	22ff      	movs	r2, #255	; 0xff
 8002340:	4619      	mov	r1, r3
 8002342:	487a      	ldr	r0, [pc, #488]	; (800252c <sendData+0x640>)
 8002344:	f7ff f931 	bl	80015aa <lora_send_packet>
 8002348:	4603      	mov	r3, r0
 800234a:	461a      	mov	r2, r3
 800234c:	f507 5307 	add.w	r3, r7, #8640	; 0x21c0
 8002350:	f103 0318 	add.w	r3, r3, #24
 8002354:	f6a3 53e1 	subw	r3, r3, #3553	; 0xde1
 8002358:	701a      	strb	r2, [r3, #0]
						if (packet_res != LORA_OK) {
 800235a:	f507 5307 	add.w	r3, r7, #8640	; 0x21c0
 800235e:	f103 0318 	add.w	r3, r3, #24
 8002362:	f6a3 53e1 	subw	r3, r3, #3553	; 0xde1
 8002366:	781b      	ldrb	r3, [r3, #0]
 8002368:	2b00      	cmp	r3, #0
 800236a:	d00a      	beq.n	8002382 <sendData+0x496>
							HAL_UART_Transmit(&huart1, &packet_res, sizeof(packet_res), 1000);
 800236c:	f507 519f 	add.w	r1, r7, #5088	; 0x13e0
 8002370:	f101 0117 	add.w	r1, r1, #23
 8002374:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8002378:	2201      	movs	r2, #1
 800237a:	486d      	ldr	r0, [pc, #436]	; (8002530 <sendData+0x644>)
 800237c:	f005 f853 	bl	8007426 <HAL_UART_Transmit>
 8002380:	e006      	b.n	8002390 <sendData+0x4a4>
						}
						else {
							HAL_UART_Transmit(&huart1, transmission_success, sizeof(transmission_success), 1000);
 8002382:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8002386:	2215      	movs	r2, #21
 8002388:	496a      	ldr	r1, [pc, #424]	; (8002534 <sendData+0x648>)
 800238a:	4869      	ldr	r0, [pc, #420]	; (8002530 <sendData+0x644>)
 800238c:	f005 f84b 	bl	8007426 <HAL_UART_Transmit>
						}
						HAL_GPIO_TogglePin(GPIOF, GPIO_PIN_3);
 8002390:	2108      	movs	r1, #8
 8002392:	4869      	ldr	r0, [pc, #420]	; (8002538 <sendData+0x64c>)
 8002394:	f001 fb91 	bl	8003aba <HAL_GPIO_TogglePin>
						while(lora_is_transmitting(&lora)); // non-blocking delay
 8002398:	bf00      	nop
 800239a:	4864      	ldr	r0, [pc, #400]	; (800252c <sendData+0x640>)
 800239c:	f7ff f8ad 	bl	80014fa <lora_is_transmitting>
 80023a0:	4603      	mov	r3, r0
 80023a2:	2b00      	cmp	r3, #0
 80023a4:	d1f9      	bne.n	800239a <sendData+0x4ae>
					for(int send_loop_cnt = 0; send_loop_cnt < ((SEND_LEN*2)/255 + ((SEND_LEN*2) % 255 != 0)); send_loop_cnt++){
 80023a6:	f507 5307 	add.w	r3, r7, #8640	; 0x21c0
 80023aa:	f103 0308 	add.w	r3, r3, #8
 80023ae:	681b      	ldr	r3, [r3, #0]
 80023b0:	3301      	adds	r3, #1
 80023b2:	f507 5207 	add.w	r2, r7, #8640	; 0x21c0
 80023b6:	f102 0208 	add.w	r2, r2, #8
 80023ba:	6013      	str	r3, [r2, #0]
 80023bc:	f507 5307 	add.w	r3, r7, #8640	; 0x21c0
 80023c0:	f103 0308 	add.w	r3, r3, #8
 80023c4:	681b      	ldr	r3, [r3, #0]
 80023c6:	2b13      	cmp	r3, #19
 80023c8:	ddac      	ble.n	8002324 <sendData+0x438>
					}

					packet_res = lora_send_packet(&lora, (uint8_t *) &endPadding, 4);
 80023ca:	2204      	movs	r2, #4
 80023cc:	495b      	ldr	r1, [pc, #364]	; (800253c <sendData+0x650>)
 80023ce:	4857      	ldr	r0, [pc, #348]	; (800252c <sendData+0x640>)
 80023d0:	f7ff f8eb 	bl	80015aa <lora_send_packet>
 80023d4:	4603      	mov	r3, r0
 80023d6:	461a      	mov	r2, r3
 80023d8:	f507 5307 	add.w	r3, r7, #8640	; 0x21c0
 80023dc:	f103 0318 	add.w	r3, r3, #24
 80023e0:	f6a3 53e1 	subw	r3, r3, #3553	; 0xde1
 80023e4:	701a      	strb	r2, [r3, #0]
					if (packet_res != LORA_OK) {
 80023e6:	f507 5307 	add.w	r3, r7, #8640	; 0x21c0
 80023ea:	f103 0318 	add.w	r3, r3, #24
 80023ee:	f6a3 53e1 	subw	r3, r3, #3553	; 0xde1
 80023f2:	781b      	ldrb	r3, [r3, #0]
 80023f4:	2b00      	cmp	r3, #0
 80023f6:	d00a      	beq.n	800240e <sendData+0x522>
						HAL_UART_Transmit(&huart1, &packet_res, sizeof(packet_res), 1000);
 80023f8:	f507 519f 	add.w	r1, r7, #5088	; 0x13e0
 80023fc:	f101 0117 	add.w	r1, r1, #23
 8002400:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8002404:	2201      	movs	r2, #1
 8002406:	484a      	ldr	r0, [pc, #296]	; (8002530 <sendData+0x644>)
 8002408:	f005 f80d 	bl	8007426 <HAL_UART_Transmit>
 800240c:	e006      	b.n	800241c <sendData+0x530>
					}
					else {
						HAL_UART_Transmit(&huart1, transmission_success, sizeof(transmission_success), 1000);
 800240e:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8002412:	2215      	movs	r2, #21
 8002414:	4947      	ldr	r1, [pc, #284]	; (8002534 <sendData+0x648>)
 8002416:	4846      	ldr	r0, [pc, #280]	; (8002530 <sendData+0x644>)
 8002418:	f005 f805 	bl	8007426 <HAL_UART_Transmit>
					}
#endif

					HAL_GPIO_WritePin(GPIOF, GPIO_PIN_3, GPIO_PIN_RESET);
 800241c:	2200      	movs	r2, #0
 800241e:	2108      	movs	r1, #8
 8002420:	4845      	ldr	r0, [pc, #276]	; (8002538 <sendData+0x64c>)
 8002422:	f001 fb31 	bl	8003a88 <HAL_GPIO_WritePin>
					done = 1;
 8002426:	4b46      	ldr	r3, [pc, #280]	; (8002540 <sendData+0x654>)
 8002428:	2201      	movs	r2, #1
 800242a:	601a      	str	r2, [r3, #0]
 800242c:	46b5      	mov	sp, r6
				}
			}

			if ((moving_avg >= MOVING_AVG_THRESHOLD) && (counter == 0)){
 800242e:	4b45      	ldr	r3, [pc, #276]	; (8002544 <sendData+0x658>)
 8002430:	edd3 7a00 	vldr	s15, [r3]
 8002434:	ed9f 7a44 	vldr	s14, [pc, #272]	; 8002548 <sendData+0x65c>
 8002438:	eef4 7ac7 	vcmpe.f32	s15, s14
 800243c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002440:	db16      	blt.n	8002470 <sendData+0x584>
 8002442:	4b42      	ldr	r3, [pc, #264]	; (800254c <sendData+0x660>)
 8002444:	881b      	ldrh	r3, [r3, #0]
 8002446:	2b00      	cmp	r3, #0
 8002448:	d112      	bne.n	8002470 <sendData+0x584>
				timerVal = TIM2->CNT;
 800244a:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 800244e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002450:	4a3f      	ldr	r2, [pc, #252]	; (8002550 <sendData+0x664>)
 8002452:	6013      	str	r3, [r2, #0]
				HAL_GPIO_WritePin(GPIOF, GPIO_PIN_3, GPIO_PIN_RESET);
 8002454:	2200      	movs	r2, #0
 8002456:	2108      	movs	r1, #8
 8002458:	4837      	ldr	r0, [pc, #220]	; (8002538 <sendData+0x64c>)
 800245a:	f001 fb15 	bl	8003a88 <HAL_GPIO_WritePin>
				counter += 1;
 800245e:	4b3b      	ldr	r3, [pc, #236]	; (800254c <sendData+0x660>)
 8002460:	881b      	ldrh	r3, [r3, #0]
 8002462:	3301      	adds	r3, #1
 8002464:	b29a      	uxth	r2, r3
 8002466:	4b39      	ldr	r3, [pc, #228]	; (800254c <sendData+0x660>)
 8002468:	801a      	strh	r2, [r3, #0]
				done = 0;
 800246a:	4b35      	ldr	r3, [pc, #212]	; (8002540 <sendData+0x654>)
 800246c:	2200      	movs	r2, #0
 800246e:	601a      	str	r2, [r3, #0]
			}

			tail_mov = (tail_mov + 1) % (MOVING_AVG_LEN);
 8002470:	4b38      	ldr	r3, [pc, #224]	; (8002554 <sendData+0x668>)
 8002472:	681b      	ldr	r3, [r3, #0]
 8002474:	1c59      	adds	r1, r3, #1
 8002476:	4b38      	ldr	r3, [pc, #224]	; (8002558 <sendData+0x66c>)
 8002478:	fba3 2301 	umull	r2, r3, r3, r1
 800247c:	089a      	lsrs	r2, r3, #2
 800247e:	4613      	mov	r3, r2
 8002480:	009b      	lsls	r3, r3, #2
 8002482:	4413      	add	r3, r2
 8002484:	1aca      	subs	r2, r1, r3
 8002486:	4b33      	ldr	r3, [pc, #204]	; (8002554 <sendData+0x668>)
 8002488:	601a      	str	r2, [r3, #0]
			head_mov = (head_mov + 1) % (MOVING_AVG_LEN);
 800248a:	4b34      	ldr	r3, [pc, #208]	; (800255c <sendData+0x670>)
 800248c:	681b      	ldr	r3, [r3, #0]
 800248e:	1c59      	adds	r1, r3, #1
 8002490:	4b31      	ldr	r3, [pc, #196]	; (8002558 <sendData+0x66c>)
 8002492:	fba3 2301 	umull	r2, r3, r3, r1
 8002496:	089a      	lsrs	r2, r3, #2
 8002498:	4613      	mov	r3, r2
 800249a:	009b      	lsls	r3, r3, #2
 800249c:	4413      	add	r3, r2
 800249e:	1aca      	subs	r2, r1, r3
 80024a0:	4b2e      	ldr	r3, [pc, #184]	; (800255c <sendData+0x670>)
 80024a2:	601a      	str	r2, [r3, #0]

			tail_full = (tail_full + 1) % (SEND_LEN);
 80024a4:	4b2e      	ldr	r3, [pc, #184]	; (8002560 <sendData+0x674>)
 80024a6:	681b      	ldr	r3, [r3, #0]
 80024a8:	1c5a      	adds	r2, r3, #1
 80024aa:	0853      	lsrs	r3, r2, #1
 80024ac:	492d      	ldr	r1, [pc, #180]	; (8002564 <sendData+0x678>)
 80024ae:	fba1 1303 	umull	r1, r3, r1, r3
 80024b2:	0a9b      	lsrs	r3, r3, #10
 80024b4:	f640 11f6 	movw	r1, #2550	; 0x9f6
 80024b8:	fb01 f303 	mul.w	r3, r1, r3
 80024bc:	1ad3      	subs	r3, r2, r3
 80024be:	4a28      	ldr	r2, [pc, #160]	; (8002560 <sendData+0x674>)
 80024c0:	6013      	str	r3, [r2, #0]
			head_full = (head_full + 1) % (SEND_LEN);
 80024c2:	4b29      	ldr	r3, [pc, #164]	; (8002568 <sendData+0x67c>)
 80024c4:	681b      	ldr	r3, [r3, #0]
 80024c6:	1c5a      	adds	r2, r3, #1
 80024c8:	0853      	lsrs	r3, r2, #1
 80024ca:	4926      	ldr	r1, [pc, #152]	; (8002564 <sendData+0x678>)
 80024cc:	fba1 1303 	umull	r1, r3, r1, r3
 80024d0:	0a9b      	lsrs	r3, r3, #10
 80024d2:	f640 11f6 	movw	r1, #2550	; 0x9f6
 80024d6:	fb01 f303 	mul.w	r3, r1, r3
 80024da:	1ad3      	subs	r3, r2, r3
 80024dc:	4a22      	ldr	r2, [pc, #136]	; (8002568 <sendData+0x67c>)
 80024de:	6013      	str	r3, [r2, #0]

			data_in += 2;
 80024e0:	f507 73ec 	add.w	r3, r7, #472	; 0x1d8
 80024e4:	f5a3 73ea 	sub.w	r3, r3, #468	; 0x1d4
 80024e8:	f507 72ec 	add.w	r2, r7, #472	; 0x1d8
 80024ec:	f5a2 72ea 	sub.w	r2, r2, #468	; 0x1d4
 80024f0:	6812      	ldr	r2, [r2, #0]
 80024f2:	3208      	adds	r2, #8
 80024f4:	601a      	str	r2, [r3, #0]
		for (uint16_t i = 0; i < MIC_SAMPLES_PER_PACKET / 2; i++) {
 80024f6:	f507 5307 	add.w	r3, r7, #8640	; 0x21c0
 80024fa:	f103 0312 	add.w	r3, r3, #18
 80024fe:	881b      	ldrh	r3, [r3, #0]
 8002500:	3301      	adds	r3, #1
 8002502:	f507 5207 	add.w	r2, r7, #8640	; 0x21c0
 8002506:	f102 0212 	add.w	r2, r2, #18
 800250a:	8013      	strh	r3, [r2, #0]
 800250c:	f507 5307 	add.w	r3, r7, #8640	; 0x21c0
 8002510:	f103 0312 	add.w	r3, r3, #18
 8002514:	881b      	ldrh	r3, [r3, #0]
 8002516:	f5b3 7fdc 	cmp.w	r3, #440	; 0x1b8
 800251a:	f4ff ad5f 	bcc.w	8001fdc <sendData+0xf0>
		}


	}
}
 800251e:	bf00      	nop
 8002520:	f507 5707 	add.w	r7, r7, #8640	; 0x21c0
 8002524:	371c      	adds	r7, #28
 8002526:	46bd      	mov	sp, r7
 8002528:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800252c:	2000335c 	.word	0x2000335c
 8002530:	20000254 	.word	0x20000254
 8002534:	20000024 	.word	0x20000024
 8002538:	40021400 	.word	0x40021400
 800253c:	2000000c 	.word	0x2000000c
 8002540:	20003358 	.word	0x20003358
 8002544:	20003334 	.word	0x20003334
 8002548:	42c80000 	.word	0x42c80000
 800254c:	20003356 	.word	0x20003356
 8002550:	20004c84 	.word	0x20004c84
 8002554:	20001f38 	.word	0x20001f38
 8002558:	cccccccd 	.word	0xcccccccd
 800255c:	20001f34 	.word	0x20001f34
 8002560:	2000332c 	.word	0x2000332c
 8002564:	cd9a6735 	.word	0xcd9a6735
 8002568:	20003328 	.word	0x20003328

0800256c <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 800256c:	b480      	push	{r7}
 800256e:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8002570:	b672      	cpsid	i
}
 8002572:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8002574:	e7fe      	b.n	8002574 <Error_Handler+0x8>
	...

08002578 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8002578:	b480      	push	{r7}
 800257a:	b083      	sub	sp, #12
 800257c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800257e:	2300      	movs	r3, #0
 8002580:	607b      	str	r3, [r7, #4]
 8002582:	4b10      	ldr	r3, [pc, #64]	; (80025c4 <HAL_MspInit+0x4c>)
 8002584:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002586:	4a0f      	ldr	r2, [pc, #60]	; (80025c4 <HAL_MspInit+0x4c>)
 8002588:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800258c:	6453      	str	r3, [r2, #68]	; 0x44
 800258e:	4b0d      	ldr	r3, [pc, #52]	; (80025c4 <HAL_MspInit+0x4c>)
 8002590:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002592:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8002596:	607b      	str	r3, [r7, #4]
 8002598:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 800259a:	2300      	movs	r3, #0
 800259c:	603b      	str	r3, [r7, #0]
 800259e:	4b09      	ldr	r3, [pc, #36]	; (80025c4 <HAL_MspInit+0x4c>)
 80025a0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80025a2:	4a08      	ldr	r2, [pc, #32]	; (80025c4 <HAL_MspInit+0x4c>)
 80025a4:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80025a8:	6413      	str	r3, [r2, #64]	; 0x40
 80025aa:	4b06      	ldr	r3, [pc, #24]	; (80025c4 <HAL_MspInit+0x4c>)
 80025ac:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80025ae:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80025b2:	603b      	str	r3, [r7, #0]
 80025b4:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80025b6:	bf00      	nop
 80025b8:	370c      	adds	r7, #12
 80025ba:	46bd      	mov	sp, r7
 80025bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025c0:	4770      	bx	lr
 80025c2:	bf00      	nop
 80025c4:	40023800 	.word	0x40023800

080025c8 <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 80025c8:	b580      	push	{r7, lr}
 80025ca:	b08a      	sub	sp, #40	; 0x28
 80025cc:	af00      	add	r7, sp, #0
 80025ce:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80025d0:	f107 0314 	add.w	r3, r7, #20
 80025d4:	2200      	movs	r2, #0
 80025d6:	601a      	str	r2, [r3, #0]
 80025d8:	605a      	str	r2, [r3, #4]
 80025da:	609a      	str	r2, [r3, #8]
 80025dc:	60da      	str	r2, [r3, #12]
 80025de:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI1)
 80025e0:	687b      	ldr	r3, [r7, #4]
 80025e2:	681b      	ldr	r3, [r3, #0]
 80025e4:	4a19      	ldr	r2, [pc, #100]	; (800264c <HAL_SPI_MspInit+0x84>)
 80025e6:	4293      	cmp	r3, r2
 80025e8:	d12b      	bne.n	8002642 <HAL_SPI_MspInit+0x7a>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 80025ea:	2300      	movs	r3, #0
 80025ec:	613b      	str	r3, [r7, #16]
 80025ee:	4b18      	ldr	r3, [pc, #96]	; (8002650 <HAL_SPI_MspInit+0x88>)
 80025f0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80025f2:	4a17      	ldr	r2, [pc, #92]	; (8002650 <HAL_SPI_MspInit+0x88>)
 80025f4:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 80025f8:	6453      	str	r3, [r2, #68]	; 0x44
 80025fa:	4b15      	ldr	r3, [pc, #84]	; (8002650 <HAL_SPI_MspInit+0x88>)
 80025fc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80025fe:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8002602:	613b      	str	r3, [r7, #16]
 8002604:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002606:	2300      	movs	r3, #0
 8002608:	60fb      	str	r3, [r7, #12]
 800260a:	4b11      	ldr	r3, [pc, #68]	; (8002650 <HAL_SPI_MspInit+0x88>)
 800260c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800260e:	4a10      	ldr	r2, [pc, #64]	; (8002650 <HAL_SPI_MspInit+0x88>)
 8002610:	f043 0301 	orr.w	r3, r3, #1
 8002614:	6313      	str	r3, [r2, #48]	; 0x30
 8002616:	4b0e      	ldr	r3, [pc, #56]	; (8002650 <HAL_SPI_MspInit+0x88>)
 8002618:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800261a:	f003 0301 	and.w	r3, r3, #1
 800261e:	60fb      	str	r3, [r7, #12]
 8002620:	68fb      	ldr	r3, [r7, #12]
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7;
 8002622:	23e0      	movs	r3, #224	; 0xe0
 8002624:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002626:	2302      	movs	r3, #2
 8002628:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800262a:	2300      	movs	r3, #0
 800262c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800262e:	2303      	movs	r3, #3
 8002630:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8002632:	2305      	movs	r3, #5
 8002634:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002636:	f107 0314 	add.w	r3, r7, #20
 800263a:	4619      	mov	r1, r3
 800263c:	4805      	ldr	r0, [pc, #20]	; (8002654 <HAL_SPI_MspInit+0x8c>)
 800263e:	f001 f88f 	bl	8003760 <HAL_GPIO_Init>
  /* USER CODE BEGIN SPI1_MspInit 1 */

  /* USER CODE END SPI1_MspInit 1 */
  }

}
 8002642:	bf00      	nop
 8002644:	3728      	adds	r7, #40	; 0x28
 8002646:	46bd      	mov	sp, r7
 8002648:	bd80      	pop	{r7, pc}
 800264a:	bf00      	nop
 800264c:	40013000 	.word	0x40013000
 8002650:	40023800 	.word	0x40023800
 8002654:	40020000 	.word	0x40020000

08002658 <HAL_TIM_IC_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_ic: TIM_IC handle pointer
* @retval None
*/
void HAL_TIM_IC_MspInit(TIM_HandleTypeDef* htim_ic)
{
 8002658:	b580      	push	{r7, lr}
 800265a:	b08a      	sub	sp, #40	; 0x28
 800265c:	af00      	add	r7, sp, #0
 800265e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002660:	f107 0314 	add.w	r3, r7, #20
 8002664:	2200      	movs	r2, #0
 8002666:	601a      	str	r2, [r3, #0]
 8002668:	605a      	str	r2, [r3, #4]
 800266a:	609a      	str	r2, [r3, #8]
 800266c:	60da      	str	r2, [r3, #12]
 800266e:	611a      	str	r2, [r3, #16]
  if(htim_ic->Instance==TIM2)
 8002670:	687b      	ldr	r3, [r7, #4]
 8002672:	681b      	ldr	r3, [r3, #0]
 8002674:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002678:	d133      	bne.n	80026e2 <HAL_TIM_IC_MspInit+0x8a>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 800267a:	2300      	movs	r3, #0
 800267c:	613b      	str	r3, [r7, #16]
 800267e:	4b1b      	ldr	r3, [pc, #108]	; (80026ec <HAL_TIM_IC_MspInit+0x94>)
 8002680:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002682:	4a1a      	ldr	r2, [pc, #104]	; (80026ec <HAL_TIM_IC_MspInit+0x94>)
 8002684:	f043 0301 	orr.w	r3, r3, #1
 8002688:	6413      	str	r3, [r2, #64]	; 0x40
 800268a:	4b18      	ldr	r3, [pc, #96]	; (80026ec <HAL_TIM_IC_MspInit+0x94>)
 800268c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800268e:	f003 0301 	and.w	r3, r3, #1
 8002692:	613b      	str	r3, [r7, #16]
 8002694:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002696:	2300      	movs	r3, #0
 8002698:	60fb      	str	r3, [r7, #12]
 800269a:	4b14      	ldr	r3, [pc, #80]	; (80026ec <HAL_TIM_IC_MspInit+0x94>)
 800269c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800269e:	4a13      	ldr	r2, [pc, #76]	; (80026ec <HAL_TIM_IC_MspInit+0x94>)
 80026a0:	f043 0301 	orr.w	r3, r3, #1
 80026a4:	6313      	str	r3, [r2, #48]	; 0x30
 80026a6:	4b11      	ldr	r3, [pc, #68]	; (80026ec <HAL_TIM_IC_MspInit+0x94>)
 80026a8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80026aa:	f003 0301 	and.w	r3, r3, #1
 80026ae:	60fb      	str	r3, [r7, #12]
 80026b0:	68fb      	ldr	r3, [r7, #12]
    /**TIM2 GPIO Configuration
    PA2     ------> TIM2_CH3
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2;
 80026b2:	2304      	movs	r3, #4
 80026b4:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80026b6:	2302      	movs	r3, #2
 80026b8:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80026ba:	2300      	movs	r3, #0
 80026bc:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80026be:	2300      	movs	r3, #0
 80026c0:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 80026c2:	2301      	movs	r3, #1
 80026c4:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80026c6:	f107 0314 	add.w	r3, r7, #20
 80026ca:	4619      	mov	r1, r3
 80026cc:	4808      	ldr	r0, [pc, #32]	; (80026f0 <HAL_TIM_IC_MspInit+0x98>)
 80026ce:	f001 f847 	bl	8003760 <HAL_GPIO_Init>

    /* TIM2 interrupt Init */
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 80026d2:	2200      	movs	r2, #0
 80026d4:	2100      	movs	r1, #0
 80026d6:	201c      	movs	r0, #28
 80026d8:	f000 fc09 	bl	8002eee <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 80026dc:	201c      	movs	r0, #28
 80026de:	f000 fc22 	bl	8002f26 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM2_MspInit 1 */

  /* USER CODE END TIM2_MspInit 1 */
  }

}
 80026e2:	bf00      	nop
 80026e4:	3728      	adds	r7, #40	; 0x28
 80026e6:	46bd      	mov	sp, r7
 80026e8:	bd80      	pop	{r7, pc}
 80026ea:	bf00      	nop
 80026ec:	40023800 	.word	0x40023800
 80026f0:	40020000 	.word	0x40020000

080026f4 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 80026f4:	b580      	push	{r7, lr}
 80026f6:	b08c      	sub	sp, #48	; 0x30
 80026f8:	af00      	add	r7, sp, #0
 80026fa:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80026fc:	f107 031c 	add.w	r3, r7, #28
 8002700:	2200      	movs	r2, #0
 8002702:	601a      	str	r2, [r3, #0]
 8002704:	605a      	str	r2, [r3, #4]
 8002706:	609a      	str	r2, [r3, #8]
 8002708:	60da      	str	r2, [r3, #12]
 800270a:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART1)
 800270c:	687b      	ldr	r3, [r7, #4]
 800270e:	681b      	ldr	r3, [r3, #0]
 8002710:	4a74      	ldr	r2, [pc, #464]	; (80028e4 <HAL_UART_MspInit+0x1f0>)
 8002712:	4293      	cmp	r3, r2
 8002714:	d15b      	bne.n	80027ce <HAL_UART_MspInit+0xda>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8002716:	2300      	movs	r3, #0
 8002718:	61bb      	str	r3, [r7, #24]
 800271a:	4b73      	ldr	r3, [pc, #460]	; (80028e8 <HAL_UART_MspInit+0x1f4>)
 800271c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800271e:	4a72      	ldr	r2, [pc, #456]	; (80028e8 <HAL_UART_MspInit+0x1f4>)
 8002720:	f043 0310 	orr.w	r3, r3, #16
 8002724:	6453      	str	r3, [r2, #68]	; 0x44
 8002726:	4b70      	ldr	r3, [pc, #448]	; (80028e8 <HAL_UART_MspInit+0x1f4>)
 8002728:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800272a:	f003 0310 	and.w	r3, r3, #16
 800272e:	61bb      	str	r3, [r7, #24]
 8002730:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002732:	2300      	movs	r3, #0
 8002734:	617b      	str	r3, [r7, #20]
 8002736:	4b6c      	ldr	r3, [pc, #432]	; (80028e8 <HAL_UART_MspInit+0x1f4>)
 8002738:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800273a:	4a6b      	ldr	r2, [pc, #428]	; (80028e8 <HAL_UART_MspInit+0x1f4>)
 800273c:	f043 0301 	orr.w	r3, r3, #1
 8002740:	6313      	str	r3, [r2, #48]	; 0x30
 8002742:	4b69      	ldr	r3, [pc, #420]	; (80028e8 <HAL_UART_MspInit+0x1f4>)
 8002744:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002746:	f003 0301 	and.w	r3, r3, #1
 800274a:	617b      	str	r3, [r7, #20]
 800274c:	697b      	ldr	r3, [r7, #20]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
 800274e:	f44f 63c0 	mov.w	r3, #1536	; 0x600
 8002752:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002754:	2302      	movs	r3, #2
 8002756:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002758:	2300      	movs	r3, #0
 800275a:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800275c:	2303      	movs	r3, #3
 800275e:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8002760:	2307      	movs	r3, #7
 8002762:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002764:	f107 031c 	add.w	r3, r7, #28
 8002768:	4619      	mov	r1, r3
 800276a:	4860      	ldr	r0, [pc, #384]	; (80028ec <HAL_UART_MspInit+0x1f8>)
 800276c:	f000 fff8 	bl	8003760 <HAL_GPIO_Init>

    /* USART1 DMA Init */
    /* USART1_TX Init */
    hdma_usart1_tx.Instance = DMA2_Stream7;
 8002770:	4b5f      	ldr	r3, [pc, #380]	; (80028f0 <HAL_UART_MspInit+0x1fc>)
 8002772:	4a60      	ldr	r2, [pc, #384]	; (80028f4 <HAL_UART_MspInit+0x200>)
 8002774:	601a      	str	r2, [r3, #0]
    hdma_usart1_tx.Init.Channel = DMA_CHANNEL_4;
 8002776:	4b5e      	ldr	r3, [pc, #376]	; (80028f0 <HAL_UART_MspInit+0x1fc>)
 8002778:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 800277c:	605a      	str	r2, [r3, #4]
    hdma_usart1_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 800277e:	4b5c      	ldr	r3, [pc, #368]	; (80028f0 <HAL_UART_MspInit+0x1fc>)
 8002780:	2240      	movs	r2, #64	; 0x40
 8002782:	609a      	str	r2, [r3, #8]
    hdma_usart1_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8002784:	4b5a      	ldr	r3, [pc, #360]	; (80028f0 <HAL_UART_MspInit+0x1fc>)
 8002786:	2200      	movs	r2, #0
 8002788:	60da      	str	r2, [r3, #12]
    hdma_usart1_tx.Init.MemInc = DMA_MINC_ENABLE;
 800278a:	4b59      	ldr	r3, [pc, #356]	; (80028f0 <HAL_UART_MspInit+0x1fc>)
 800278c:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8002790:	611a      	str	r2, [r3, #16]
    hdma_usart1_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8002792:	4b57      	ldr	r3, [pc, #348]	; (80028f0 <HAL_UART_MspInit+0x1fc>)
 8002794:	2200      	movs	r2, #0
 8002796:	615a      	str	r2, [r3, #20]
    hdma_usart1_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8002798:	4b55      	ldr	r3, [pc, #340]	; (80028f0 <HAL_UART_MspInit+0x1fc>)
 800279a:	2200      	movs	r2, #0
 800279c:	619a      	str	r2, [r3, #24]
    hdma_usart1_tx.Init.Mode = DMA_NORMAL;
 800279e:	4b54      	ldr	r3, [pc, #336]	; (80028f0 <HAL_UART_MspInit+0x1fc>)
 80027a0:	2200      	movs	r2, #0
 80027a2:	61da      	str	r2, [r3, #28]
    hdma_usart1_tx.Init.Priority = DMA_PRIORITY_LOW;
 80027a4:	4b52      	ldr	r3, [pc, #328]	; (80028f0 <HAL_UART_MspInit+0x1fc>)
 80027a6:	2200      	movs	r2, #0
 80027a8:	621a      	str	r2, [r3, #32]
    hdma_usart1_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 80027aa:	4b51      	ldr	r3, [pc, #324]	; (80028f0 <HAL_UART_MspInit+0x1fc>)
 80027ac:	2200      	movs	r2, #0
 80027ae:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_usart1_tx) != HAL_OK)
 80027b0:	484f      	ldr	r0, [pc, #316]	; (80028f0 <HAL_UART_MspInit+0x1fc>)
 80027b2:	f000 fbd3 	bl	8002f5c <HAL_DMA_Init>
 80027b6:	4603      	mov	r3, r0
 80027b8:	2b00      	cmp	r3, #0
 80027ba:	d001      	beq.n	80027c0 <HAL_UART_MspInit+0xcc>
    {
      Error_Handler();
 80027bc:	f7ff fed6 	bl	800256c <Error_Handler>
    }

    __HAL_LINKDMA(huart,hdmatx,hdma_usart1_tx);
 80027c0:	687b      	ldr	r3, [r7, #4]
 80027c2:	4a4b      	ldr	r2, [pc, #300]	; (80028f0 <HAL_UART_MspInit+0x1fc>)
 80027c4:	635a      	str	r2, [r3, #52]	; 0x34
 80027c6:	4a4a      	ldr	r2, [pc, #296]	; (80028f0 <HAL_UART_MspInit+0x1fc>)
 80027c8:	687b      	ldr	r3, [r7, #4]
 80027ca:	6393      	str	r3, [r2, #56]	; 0x38
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 80027cc:	e086      	b.n	80028dc <HAL_UART_MspInit+0x1e8>
  else if(huart->Instance==USART2)
 80027ce:	687b      	ldr	r3, [r7, #4]
 80027d0:	681b      	ldr	r3, [r3, #0]
 80027d2:	4a49      	ldr	r2, [pc, #292]	; (80028f8 <HAL_UART_MspInit+0x204>)
 80027d4:	4293      	cmp	r3, r2
 80027d6:	f040 8081 	bne.w	80028dc <HAL_UART_MspInit+0x1e8>
    __HAL_RCC_USART2_CLK_ENABLE();
 80027da:	2300      	movs	r3, #0
 80027dc:	613b      	str	r3, [r7, #16]
 80027de:	4b42      	ldr	r3, [pc, #264]	; (80028e8 <HAL_UART_MspInit+0x1f4>)
 80027e0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80027e2:	4a41      	ldr	r2, [pc, #260]	; (80028e8 <HAL_UART_MspInit+0x1f4>)
 80027e4:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80027e8:	6413      	str	r3, [r2, #64]	; 0x40
 80027ea:	4b3f      	ldr	r3, [pc, #252]	; (80028e8 <HAL_UART_MspInit+0x1f4>)
 80027ec:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80027ee:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80027f2:	613b      	str	r3, [r7, #16]
 80027f4:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80027f6:	2300      	movs	r3, #0
 80027f8:	60fb      	str	r3, [r7, #12]
 80027fa:	4b3b      	ldr	r3, [pc, #236]	; (80028e8 <HAL_UART_MspInit+0x1f4>)
 80027fc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80027fe:	4a3a      	ldr	r2, [pc, #232]	; (80028e8 <HAL_UART_MspInit+0x1f4>)
 8002800:	f043 0301 	orr.w	r3, r3, #1
 8002804:	6313      	str	r3, [r2, #48]	; 0x30
 8002806:	4b38      	ldr	r3, [pc, #224]	; (80028e8 <HAL_UART_MspInit+0x1f4>)
 8002808:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800280a:	f003 0301 	and.w	r3, r3, #1
 800280e:	60fb      	str	r3, [r7, #12]
 8002810:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 8002812:	2300      	movs	r3, #0
 8002814:	60bb      	str	r3, [r7, #8]
 8002816:	4b34      	ldr	r3, [pc, #208]	; (80028e8 <HAL_UART_MspInit+0x1f4>)
 8002818:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800281a:	4a33      	ldr	r2, [pc, #204]	; (80028e8 <HAL_UART_MspInit+0x1f4>)
 800281c:	f043 0308 	orr.w	r3, r3, #8
 8002820:	6313      	str	r3, [r2, #48]	; 0x30
 8002822:	4b31      	ldr	r3, [pc, #196]	; (80028e8 <HAL_UART_MspInit+0x1f4>)
 8002824:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002826:	f003 0308 	and.w	r3, r3, #8
 800282a:	60bb      	str	r3, [r7, #8]
 800282c:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_3;
 800282e:	2308      	movs	r3, #8
 8002830:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002832:	2302      	movs	r3, #2
 8002834:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002836:	2300      	movs	r3, #0
 8002838:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800283a:	2303      	movs	r3, #3
 800283c:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 800283e:	2307      	movs	r3, #7
 8002840:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002842:	f107 031c 	add.w	r3, r7, #28
 8002846:	4619      	mov	r1, r3
 8002848:	4828      	ldr	r0, [pc, #160]	; (80028ec <HAL_UART_MspInit+0x1f8>)
 800284a:	f000 ff89 	bl	8003760 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_5;
 800284e:	2320      	movs	r3, #32
 8002850:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002852:	2302      	movs	r3, #2
 8002854:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002856:	2300      	movs	r3, #0
 8002858:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800285a:	2303      	movs	r3, #3
 800285c:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 800285e:	2307      	movs	r3, #7
 8002860:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8002862:	f107 031c 	add.w	r3, r7, #28
 8002866:	4619      	mov	r1, r3
 8002868:	4824      	ldr	r0, [pc, #144]	; (80028fc <HAL_UART_MspInit+0x208>)
 800286a:	f000 ff79 	bl	8003760 <HAL_GPIO_Init>
    hdma_usart2_rx.Instance = DMA1_Stream5;
 800286e:	4b24      	ldr	r3, [pc, #144]	; (8002900 <HAL_UART_MspInit+0x20c>)
 8002870:	4a24      	ldr	r2, [pc, #144]	; (8002904 <HAL_UART_MspInit+0x210>)
 8002872:	601a      	str	r2, [r3, #0]
    hdma_usart2_rx.Init.Channel = DMA_CHANNEL_4;
 8002874:	4b22      	ldr	r3, [pc, #136]	; (8002900 <HAL_UART_MspInit+0x20c>)
 8002876:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 800287a:	605a      	str	r2, [r3, #4]
    hdma_usart2_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 800287c:	4b20      	ldr	r3, [pc, #128]	; (8002900 <HAL_UART_MspInit+0x20c>)
 800287e:	2200      	movs	r2, #0
 8002880:	609a      	str	r2, [r3, #8]
    hdma_usart2_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8002882:	4b1f      	ldr	r3, [pc, #124]	; (8002900 <HAL_UART_MspInit+0x20c>)
 8002884:	2200      	movs	r2, #0
 8002886:	60da      	str	r2, [r3, #12]
    hdma_usart2_rx.Init.MemInc = DMA_MINC_ENABLE;
 8002888:	4b1d      	ldr	r3, [pc, #116]	; (8002900 <HAL_UART_MspInit+0x20c>)
 800288a:	f44f 6280 	mov.w	r2, #1024	; 0x400
 800288e:	611a      	str	r2, [r3, #16]
    hdma_usart2_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8002890:	4b1b      	ldr	r3, [pc, #108]	; (8002900 <HAL_UART_MspInit+0x20c>)
 8002892:	2200      	movs	r2, #0
 8002894:	615a      	str	r2, [r3, #20]
    hdma_usart2_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8002896:	4b1a      	ldr	r3, [pc, #104]	; (8002900 <HAL_UART_MspInit+0x20c>)
 8002898:	2200      	movs	r2, #0
 800289a:	619a      	str	r2, [r3, #24]
    hdma_usart2_rx.Init.Mode = DMA_NORMAL;
 800289c:	4b18      	ldr	r3, [pc, #96]	; (8002900 <HAL_UART_MspInit+0x20c>)
 800289e:	2200      	movs	r2, #0
 80028a0:	61da      	str	r2, [r3, #28]
    hdma_usart2_rx.Init.Priority = DMA_PRIORITY_HIGH;
 80028a2:	4b17      	ldr	r3, [pc, #92]	; (8002900 <HAL_UART_MspInit+0x20c>)
 80028a4:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 80028a8:	621a      	str	r2, [r3, #32]
    hdma_usart2_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 80028aa:	4b15      	ldr	r3, [pc, #84]	; (8002900 <HAL_UART_MspInit+0x20c>)
 80028ac:	2200      	movs	r2, #0
 80028ae:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_usart2_rx) != HAL_OK)
 80028b0:	4813      	ldr	r0, [pc, #76]	; (8002900 <HAL_UART_MspInit+0x20c>)
 80028b2:	f000 fb53 	bl	8002f5c <HAL_DMA_Init>
 80028b6:	4603      	mov	r3, r0
 80028b8:	2b00      	cmp	r3, #0
 80028ba:	d001      	beq.n	80028c0 <HAL_UART_MspInit+0x1cc>
      Error_Handler();
 80028bc:	f7ff fe56 	bl	800256c <Error_Handler>
    __HAL_LINKDMA(huart,hdmarx,hdma_usart2_rx);
 80028c0:	687b      	ldr	r3, [r7, #4]
 80028c2:	4a0f      	ldr	r2, [pc, #60]	; (8002900 <HAL_UART_MspInit+0x20c>)
 80028c4:	639a      	str	r2, [r3, #56]	; 0x38
 80028c6:	4a0e      	ldr	r2, [pc, #56]	; (8002900 <HAL_UART_MspInit+0x20c>)
 80028c8:	687b      	ldr	r3, [r7, #4]
 80028ca:	6393      	str	r3, [r2, #56]	; 0x38
    HAL_NVIC_SetPriority(USART2_IRQn, 0, 0);
 80028cc:	2200      	movs	r2, #0
 80028ce:	2100      	movs	r1, #0
 80028d0:	2026      	movs	r0, #38	; 0x26
 80028d2:	f000 fb0c 	bl	8002eee <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 80028d6:	2026      	movs	r0, #38	; 0x26
 80028d8:	f000 fb25 	bl	8002f26 <HAL_NVIC_EnableIRQ>
}
 80028dc:	bf00      	nop
 80028de:	3730      	adds	r7, #48	; 0x30
 80028e0:	46bd      	mov	sp, r7
 80028e2:	bd80      	pop	{r7, pc}
 80028e4:	40011000 	.word	0x40011000
 80028e8:	40023800 	.word	0x40023800
 80028ec:	40020000 	.word	0x40020000
 80028f0:	200002dc 	.word	0x200002dc
 80028f4:	400264b8 	.word	0x400264b8
 80028f8:	40004400 	.word	0x40004400
 80028fc:	40020c00 	.word	0x40020c00
 8002900:	2000033c 	.word	0x2000033c
 8002904:	40026088 	.word	0x40026088

08002908 <HAL_SAI_MspInit>:
extern DMA_HandleTypeDef hdma_sai1_b;

static uint32_t SAI1_client =0;

void HAL_SAI_MspInit(SAI_HandleTypeDef* hsai)
{
 8002908:	b580      	push	{r7, lr}
 800290a:	b0a0      	sub	sp, #128	; 0x80
 800290c:	af00      	add	r7, sp, #0
 800290e:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct;
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8002910:	f107 0310 	add.w	r3, r7, #16
 8002914:	225c      	movs	r2, #92	; 0x5c
 8002916:	2100      	movs	r1, #0
 8002918:	4618      	mov	r0, r3
 800291a:	f005 ff6d 	bl	80087f8 <memset>
/* SAI1 */
    if(hsai->Instance==SAI1_Block_B)
 800291e:	687b      	ldr	r3, [r7, #4]
 8002920:	681b      	ldr	r3, [r3, #0]
 8002922:	4a4c      	ldr	r2, [pc, #304]	; (8002a54 <HAL_SAI_MspInit+0x14c>)
 8002924:	4293      	cmp	r3, r2
 8002926:	f040 8090 	bne.w	8002a4a <HAL_SAI_MspInit+0x142>
    {
      /* Peripheral clock enable */
  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_SAI1;
 800292a:	2304      	movs	r3, #4
 800292c:	613b      	str	r3, [r7, #16]
    PeriphClkInitStruct.PLLSAI.PLLSAIM = 16;
 800292e:	2310      	movs	r3, #16
 8002930:	62bb      	str	r3, [r7, #40]	; 0x28
    PeriphClkInitStruct.PLLSAI.PLLSAIN = 192;
 8002932:	23c0      	movs	r3, #192	; 0xc0
 8002934:	62fb      	str	r3, [r7, #44]	; 0x2c
    PeriphClkInitStruct.PLLSAI.PLLSAIQ = 2;
 8002936:	2302      	movs	r3, #2
 8002938:	637b      	str	r3, [r7, #52]	; 0x34
    PeriphClkInitStruct.PLLSAI.PLLSAIP = RCC_PLLSAIP_DIV2;
 800293a:	2302      	movs	r3, #2
 800293c:	633b      	str	r3, [r7, #48]	; 0x30
    PeriphClkInitStruct.PLLSAIDivQ = 1;
 800293e:	2301      	movs	r3, #1
 8002940:	63fb      	str	r3, [r7, #60]	; 0x3c
    PeriphClkInitStruct.Sai1ClockSelection = RCC_SAI1CLKSOURCE_PLLSAI;
 8002942:	2300      	movs	r3, #0
 8002944:	643b      	str	r3, [r7, #64]	; 0x40
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8002946:	f107 0310 	add.w	r3, r7, #16
 800294a:	4618      	mov	r0, r3
 800294c:	f001 fa3a 	bl	8003dc4 <HAL_RCCEx_PeriphCLKConfig>
 8002950:	4603      	mov	r3, r0
 8002952:	2b00      	cmp	r3, #0
 8002954:	d001      	beq.n	800295a <HAL_SAI_MspInit+0x52>
    {
      Error_Handler();
 8002956:	f7ff fe09 	bl	800256c <Error_Handler>
    }

      if (SAI1_client == 0)
 800295a:	4b3f      	ldr	r3, [pc, #252]	; (8002a58 <HAL_SAI_MspInit+0x150>)
 800295c:	681b      	ldr	r3, [r3, #0]
 800295e:	2b00      	cmp	r3, #0
 8002960:	d10d      	bne.n	800297e <HAL_SAI_MspInit+0x76>
      {
       __HAL_RCC_SAI1_CLK_ENABLE();
 8002962:	2300      	movs	r3, #0
 8002964:	60fb      	str	r3, [r7, #12]
 8002966:	4b3d      	ldr	r3, [pc, #244]	; (8002a5c <HAL_SAI_MspInit+0x154>)
 8002968:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800296a:	4a3c      	ldr	r2, [pc, #240]	; (8002a5c <HAL_SAI_MspInit+0x154>)
 800296c:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8002970:	6453      	str	r3, [r2, #68]	; 0x44
 8002972:	4b3a      	ldr	r3, [pc, #232]	; (8002a5c <HAL_SAI_MspInit+0x154>)
 8002974:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002976:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800297a:	60fb      	str	r3, [r7, #12]
 800297c:	68fb      	ldr	r3, [r7, #12]
      }
    SAI1_client ++;
 800297e:	4b36      	ldr	r3, [pc, #216]	; (8002a58 <HAL_SAI_MspInit+0x150>)
 8002980:	681b      	ldr	r3, [r3, #0]
 8002982:	3301      	adds	r3, #1
 8002984:	4a34      	ldr	r2, [pc, #208]	; (8002a58 <HAL_SAI_MspInit+0x150>)
 8002986:	6013      	str	r3, [r2, #0]
    /**SAI1_B_Block_B GPIO Configuration
    PE3     ------> SAI1_SD_B
    PF8     ------> SAI1_SCK_B
    PF9     ------> SAI1_FS_B
    */
    GPIO_InitStruct.Pin = GPIO_PIN_3;
 8002988:	2308      	movs	r3, #8
 800298a:	66fb      	str	r3, [r7, #108]	; 0x6c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800298c:	2302      	movs	r3, #2
 800298e:	673b      	str	r3, [r7, #112]	; 0x70
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002990:	2300      	movs	r3, #0
 8002992:	677b      	str	r3, [r7, #116]	; 0x74
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002994:	2300      	movs	r3, #0
 8002996:	67bb      	str	r3, [r7, #120]	; 0x78
    GPIO_InitStruct.Alternate = GPIO_AF6_SAI1;
 8002998:	2306      	movs	r3, #6
 800299a:	67fb      	str	r3, [r7, #124]	; 0x7c
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 800299c:	f107 036c 	add.w	r3, r7, #108	; 0x6c
 80029a0:	4619      	mov	r1, r3
 80029a2:	482f      	ldr	r0, [pc, #188]	; (8002a60 <HAL_SAI_MspInit+0x158>)
 80029a4:	f000 fedc 	bl	8003760 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 80029a8:	f44f 7340 	mov.w	r3, #768	; 0x300
 80029ac:	66fb      	str	r3, [r7, #108]	; 0x6c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80029ae:	2302      	movs	r3, #2
 80029b0:	673b      	str	r3, [r7, #112]	; 0x70
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80029b2:	2300      	movs	r3, #0
 80029b4:	677b      	str	r3, [r7, #116]	; 0x74
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80029b6:	2300      	movs	r3, #0
 80029b8:	67bb      	str	r3, [r7, #120]	; 0x78
    GPIO_InitStruct.Alternate = GPIO_AF6_SAI1;
 80029ba:	2306      	movs	r3, #6
 80029bc:	67fb      	str	r3, [r7, #124]	; 0x7c
    HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 80029be:	f107 036c 	add.w	r3, r7, #108	; 0x6c
 80029c2:	4619      	mov	r1, r3
 80029c4:	4827      	ldr	r0, [pc, #156]	; (8002a64 <HAL_SAI_MspInit+0x15c>)
 80029c6:	f000 fecb 	bl	8003760 <HAL_GPIO_Init>

      /* Peripheral DMA init*/

    hdma_sai1_b.Instance = DMA2_Stream4;
 80029ca:	4b27      	ldr	r3, [pc, #156]	; (8002a68 <HAL_SAI_MspInit+0x160>)
 80029cc:	4a27      	ldr	r2, [pc, #156]	; (8002a6c <HAL_SAI_MspInit+0x164>)
 80029ce:	601a      	str	r2, [r3, #0]
    hdma_sai1_b.Init.Channel = DMA_CHANNEL_1;
 80029d0:	4b25      	ldr	r3, [pc, #148]	; (8002a68 <HAL_SAI_MspInit+0x160>)
 80029d2:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 80029d6:	605a      	str	r2, [r3, #4]
    hdma_sai1_b.Init.Direction = DMA_PERIPH_TO_MEMORY;
 80029d8:	4b23      	ldr	r3, [pc, #140]	; (8002a68 <HAL_SAI_MspInit+0x160>)
 80029da:	2200      	movs	r2, #0
 80029dc:	609a      	str	r2, [r3, #8]
    hdma_sai1_b.Init.PeriphInc = DMA_PINC_DISABLE;
 80029de:	4b22      	ldr	r3, [pc, #136]	; (8002a68 <HAL_SAI_MspInit+0x160>)
 80029e0:	2200      	movs	r2, #0
 80029e2:	60da      	str	r2, [r3, #12]
    hdma_sai1_b.Init.MemInc = DMA_MINC_ENABLE;
 80029e4:	4b20      	ldr	r3, [pc, #128]	; (8002a68 <HAL_SAI_MspInit+0x160>)
 80029e6:	f44f 6280 	mov.w	r2, #1024	; 0x400
 80029ea:	611a      	str	r2, [r3, #16]
    hdma_sai1_b.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 80029ec:	4b1e      	ldr	r3, [pc, #120]	; (8002a68 <HAL_SAI_MspInit+0x160>)
 80029ee:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 80029f2:	615a      	str	r2, [r3, #20]
    hdma_sai1_b.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 80029f4:	4b1c      	ldr	r3, [pc, #112]	; (8002a68 <HAL_SAI_MspInit+0x160>)
 80029f6:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 80029fa:	619a      	str	r2, [r3, #24]
    hdma_sai1_b.Init.Mode = DMA_CIRCULAR;
 80029fc:	4b1a      	ldr	r3, [pc, #104]	; (8002a68 <HAL_SAI_MspInit+0x160>)
 80029fe:	f44f 7280 	mov.w	r2, #256	; 0x100
 8002a02:	61da      	str	r2, [r3, #28]
    hdma_sai1_b.Init.Priority = DMA_PRIORITY_LOW;
 8002a04:	4b18      	ldr	r3, [pc, #96]	; (8002a68 <HAL_SAI_MspInit+0x160>)
 8002a06:	2200      	movs	r2, #0
 8002a08:	621a      	str	r2, [r3, #32]
    hdma_sai1_b.Init.FIFOMode = DMA_FIFOMODE_ENABLE;
 8002a0a:	4b17      	ldr	r3, [pc, #92]	; (8002a68 <HAL_SAI_MspInit+0x160>)
 8002a0c:	2204      	movs	r2, #4
 8002a0e:	625a      	str	r2, [r3, #36]	; 0x24
    hdma_sai1_b.Init.FIFOThreshold = DMA_FIFO_THRESHOLD_FULL;
 8002a10:	4b15      	ldr	r3, [pc, #84]	; (8002a68 <HAL_SAI_MspInit+0x160>)
 8002a12:	2203      	movs	r2, #3
 8002a14:	629a      	str	r2, [r3, #40]	; 0x28
    hdma_sai1_b.Init.MemBurst = DMA_MBURST_SINGLE;
 8002a16:	4b14      	ldr	r3, [pc, #80]	; (8002a68 <HAL_SAI_MspInit+0x160>)
 8002a18:	2200      	movs	r2, #0
 8002a1a:	62da      	str	r2, [r3, #44]	; 0x2c
    hdma_sai1_b.Init.PeriphBurst = DMA_PBURST_SINGLE;
 8002a1c:	4b12      	ldr	r3, [pc, #72]	; (8002a68 <HAL_SAI_MspInit+0x160>)
 8002a1e:	2200      	movs	r2, #0
 8002a20:	631a      	str	r2, [r3, #48]	; 0x30
    if (HAL_DMA_Init(&hdma_sai1_b) != HAL_OK)
 8002a22:	4811      	ldr	r0, [pc, #68]	; (8002a68 <HAL_SAI_MspInit+0x160>)
 8002a24:	f000 fa9a 	bl	8002f5c <HAL_DMA_Init>
 8002a28:	4603      	mov	r3, r0
 8002a2a:	2b00      	cmp	r3, #0
 8002a2c:	d001      	beq.n	8002a32 <HAL_SAI_MspInit+0x12a>
    {
      Error_Handler();
 8002a2e:	f7ff fd9d 	bl	800256c <Error_Handler>
    }

    /* Several peripheral DMA handle pointers point to the same DMA handle.
     Be aware that there is only one stream to perform all the requested DMAs. */
    __HAL_LINKDMA(hsai,hdmarx,hdma_sai1_b);
 8002a32:	687b      	ldr	r3, [r7, #4]
 8002a34:	4a0c      	ldr	r2, [pc, #48]	; (8002a68 <HAL_SAI_MspInit+0x160>)
 8002a36:	675a      	str	r2, [r3, #116]	; 0x74
 8002a38:	4a0b      	ldr	r2, [pc, #44]	; (8002a68 <HAL_SAI_MspInit+0x160>)
 8002a3a:	687b      	ldr	r3, [r7, #4]
 8002a3c:	6393      	str	r3, [r2, #56]	; 0x38
    __HAL_LINKDMA(hsai,hdmatx,hdma_sai1_b);
 8002a3e:	687b      	ldr	r3, [r7, #4]
 8002a40:	4a09      	ldr	r2, [pc, #36]	; (8002a68 <HAL_SAI_MspInit+0x160>)
 8002a42:	671a      	str	r2, [r3, #112]	; 0x70
 8002a44:	4a08      	ldr	r2, [pc, #32]	; (8002a68 <HAL_SAI_MspInit+0x160>)
 8002a46:	687b      	ldr	r3, [r7, #4]
 8002a48:	6393      	str	r3, [r2, #56]	; 0x38
    }
}
 8002a4a:	bf00      	nop
 8002a4c:	3780      	adds	r7, #128	; 0x80
 8002a4e:	46bd      	mov	sp, r7
 8002a50:	bd80      	pop	{r7, pc}
 8002a52:	bf00      	nop
 8002a54:	40015824 	.word	0x40015824
 8002a58:	20004c88 	.word	0x20004c88
 8002a5c:	40023800 	.word	0x40023800
 8002a60:	40021000 	.word	0x40021000
 8002a64:	40021400 	.word	0x40021400
 8002a68:	20000154 	.word	0x20000154
 8002a6c:	40026470 	.word	0x40026470

08002a70 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8002a70:	b480      	push	{r7}
 8002a72:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8002a74:	e7fe      	b.n	8002a74 <NMI_Handler+0x4>

08002a76 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8002a76:	b480      	push	{r7}
 8002a78:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8002a7a:	e7fe      	b.n	8002a7a <HardFault_Handler+0x4>

08002a7c <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8002a7c:	b480      	push	{r7}
 8002a7e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8002a80:	e7fe      	b.n	8002a80 <MemManage_Handler+0x4>

08002a82 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8002a82:	b480      	push	{r7}
 8002a84:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8002a86:	e7fe      	b.n	8002a86 <BusFault_Handler+0x4>

08002a88 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8002a88:	b480      	push	{r7}
 8002a8a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8002a8c:	e7fe      	b.n	8002a8c <UsageFault_Handler+0x4>

08002a8e <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8002a8e:	b480      	push	{r7}
 8002a90:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8002a92:	bf00      	nop
 8002a94:	46bd      	mov	sp, r7
 8002a96:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a9a:	4770      	bx	lr

08002a9c <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8002a9c:	b480      	push	{r7}
 8002a9e:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8002aa0:	bf00      	nop
 8002aa2:	46bd      	mov	sp, r7
 8002aa4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002aa8:	4770      	bx	lr

08002aaa <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8002aaa:	b480      	push	{r7}
 8002aac:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8002aae:	bf00      	nop
 8002ab0:	46bd      	mov	sp, r7
 8002ab2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ab6:	4770      	bx	lr

08002ab8 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8002ab8:	b580      	push	{r7, lr}
 8002aba:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8002abc:	f000 f8f8 	bl	8002cb0 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8002ac0:	bf00      	nop
 8002ac2:	bd80      	pop	{r7, pc}

08002ac4 <DMA1_Stream5_IRQHandler>:

/**
  * @brief This function handles DMA1 stream5 global interrupt.
  */
void DMA1_Stream5_IRQHandler(void)
{
 8002ac4:	b580      	push	{r7, lr}
 8002ac6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream5_IRQn 0 */

  /* USER CODE END DMA1_Stream5_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart2_rx);
 8002ac8:	4802      	ldr	r0, [pc, #8]	; (8002ad4 <DMA1_Stream5_IRQHandler+0x10>)
 8002aca:	f000 fbdf 	bl	800328c <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream5_IRQn 1 */

  /* USER CODE END DMA1_Stream5_IRQn 1 */
}
 8002ace:	bf00      	nop
 8002ad0:	bd80      	pop	{r7, pc}
 8002ad2:	bf00      	nop
 8002ad4:	2000033c 	.word	0x2000033c

08002ad8 <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 8002ad8:	b580      	push	{r7, lr}
 8002ada:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 8002adc:	4802      	ldr	r0, [pc, #8]	; (8002ae8 <TIM2_IRQHandler+0x10>)
 8002ade:	f004 f809 	bl	8006af4 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 8002ae2:	bf00      	nop
 8002ae4:	bd80      	pop	{r7, pc}
 8002ae6:	bf00      	nop
 8002ae8:	2000020c 	.word	0x2000020c

08002aec <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt.
  */
void USART2_IRQHandler(void)
{
 8002aec:	b580      	push	{r7, lr}
 8002aee:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 8002af0:	4802      	ldr	r0, [pc, #8]	; (8002afc <USART2_IRQHandler+0x10>)
 8002af2:	f004 fd5b 	bl	80075ac <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 8002af6:	bf00      	nop
 8002af8:	bd80      	pop	{r7, pc}
 8002afa:	bf00      	nop
 8002afc:	20000298 	.word	0x20000298

08002b00 <DMA2_Stream4_IRQHandler>:

/**
  * @brief This function handles DMA2 stream4 global interrupt.
  */
void DMA2_Stream4_IRQHandler(void)
{
 8002b00:	b580      	push	{r7, lr}
 8002b02:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream4_IRQn 0 */

  /* USER CODE END DMA2_Stream4_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_sai1_b);
 8002b04:	4802      	ldr	r0, [pc, #8]	; (8002b10 <DMA2_Stream4_IRQHandler+0x10>)
 8002b06:	f000 fbc1 	bl	800328c <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream4_IRQn 1 */

  /* USER CODE END DMA2_Stream4_IRQn 1 */
}
 8002b0a:	bf00      	nop
 8002b0c:	bd80      	pop	{r7, pc}
 8002b0e:	bf00      	nop
 8002b10:	20000154 	.word	0x20000154

08002b14 <DMA2_Stream7_IRQHandler>:

/**
  * @brief This function handles DMA2 stream7 global interrupt.
  */
void DMA2_Stream7_IRQHandler(void)
{
 8002b14:	b580      	push	{r7, lr}
 8002b16:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream7_IRQn 0 */

  /* USER CODE END DMA2_Stream7_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart1_tx);
 8002b18:	4802      	ldr	r0, [pc, #8]	; (8002b24 <DMA2_Stream7_IRQHandler+0x10>)
 8002b1a:	f000 fbb7 	bl	800328c <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream7_IRQn 1 */

  /* USER CODE END DMA2_Stream7_IRQn 1 */
}
 8002b1e:	bf00      	nop
 8002b20:	bd80      	pop	{r7, pc}
 8002b22:	bf00      	nop
 8002b24:	200002dc 	.word	0x200002dc

08002b28 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8002b28:	b580      	push	{r7, lr}
 8002b2a:	b086      	sub	sp, #24
 8002b2c:	af00      	add	r7, sp, #0
 8002b2e:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8002b30:	4a14      	ldr	r2, [pc, #80]	; (8002b84 <_sbrk+0x5c>)
 8002b32:	4b15      	ldr	r3, [pc, #84]	; (8002b88 <_sbrk+0x60>)
 8002b34:	1ad3      	subs	r3, r2, r3
 8002b36:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8002b38:	697b      	ldr	r3, [r7, #20]
 8002b3a:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8002b3c:	4b13      	ldr	r3, [pc, #76]	; (8002b8c <_sbrk+0x64>)
 8002b3e:	681b      	ldr	r3, [r3, #0]
 8002b40:	2b00      	cmp	r3, #0
 8002b42:	d102      	bne.n	8002b4a <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8002b44:	4b11      	ldr	r3, [pc, #68]	; (8002b8c <_sbrk+0x64>)
 8002b46:	4a12      	ldr	r2, [pc, #72]	; (8002b90 <_sbrk+0x68>)
 8002b48:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8002b4a:	4b10      	ldr	r3, [pc, #64]	; (8002b8c <_sbrk+0x64>)
 8002b4c:	681a      	ldr	r2, [r3, #0]
 8002b4e:	687b      	ldr	r3, [r7, #4]
 8002b50:	4413      	add	r3, r2
 8002b52:	693a      	ldr	r2, [r7, #16]
 8002b54:	429a      	cmp	r2, r3
 8002b56:	d207      	bcs.n	8002b68 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8002b58:	f005 fe16 	bl	8008788 <__errno>
 8002b5c:	4603      	mov	r3, r0
 8002b5e:	220c      	movs	r2, #12
 8002b60:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8002b62:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8002b66:	e009      	b.n	8002b7c <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8002b68:	4b08      	ldr	r3, [pc, #32]	; (8002b8c <_sbrk+0x64>)
 8002b6a:	681b      	ldr	r3, [r3, #0]
 8002b6c:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8002b6e:	4b07      	ldr	r3, [pc, #28]	; (8002b8c <_sbrk+0x64>)
 8002b70:	681a      	ldr	r2, [r3, #0]
 8002b72:	687b      	ldr	r3, [r7, #4]
 8002b74:	4413      	add	r3, r2
 8002b76:	4a05      	ldr	r2, [pc, #20]	; (8002b8c <_sbrk+0x64>)
 8002b78:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8002b7a:	68fb      	ldr	r3, [r7, #12]
}
 8002b7c:	4618      	mov	r0, r3
 8002b7e:	3718      	adds	r7, #24
 8002b80:	46bd      	mov	sp, r7
 8002b82:	bd80      	pop	{r7, pc}
 8002b84:	20020000 	.word	0x20020000
 8002b88:	00000400 	.word	0x00000400
 8002b8c:	20004c8c 	.word	0x20004c8c
 8002b90:	20004ca8 	.word	0x20004ca8

08002b94 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8002b94:	b480      	push	{r7}
 8002b96:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8002b98:	4b06      	ldr	r3, [pc, #24]	; (8002bb4 <SystemInit+0x20>)
 8002b9a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002b9e:	4a05      	ldr	r2, [pc, #20]	; (8002bb4 <SystemInit+0x20>)
 8002ba0:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8002ba4:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8002ba8:	bf00      	nop
 8002baa:	46bd      	mov	sp, r7
 8002bac:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002bb0:	4770      	bx	lr
 8002bb2:	bf00      	nop
 8002bb4:	e000ed00 	.word	0xe000ed00

08002bb8 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 8002bb8:	f8df d034 	ldr.w	sp, [pc, #52]	; 8002bf0 <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8002bbc:	480d      	ldr	r0, [pc, #52]	; (8002bf4 <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 8002bbe:	490e      	ldr	r1, [pc, #56]	; (8002bf8 <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 8002bc0:	4a0e      	ldr	r2, [pc, #56]	; (8002bfc <LoopFillZerobss+0x1e>)
  movs r3, #0
 8002bc2:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8002bc4:	e002      	b.n	8002bcc <LoopCopyDataInit>

08002bc6 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8002bc6:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8002bc8:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8002bca:	3304      	adds	r3, #4

08002bcc <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8002bcc:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8002bce:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8002bd0:	d3f9      	bcc.n	8002bc6 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8002bd2:	4a0b      	ldr	r2, [pc, #44]	; (8002c00 <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 8002bd4:	4c0b      	ldr	r4, [pc, #44]	; (8002c04 <LoopFillZerobss+0x26>)
  movs r3, #0
 8002bd6:	2300      	movs	r3, #0
  b LoopFillZerobss
 8002bd8:	e001      	b.n	8002bde <LoopFillZerobss>

08002bda <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8002bda:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8002bdc:	3204      	adds	r2, #4

08002bde <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8002bde:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8002be0:	d3fb      	bcc.n	8002bda <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 8002be2:	f7ff ffd7 	bl	8002b94 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8002be6:	f005 fdd5 	bl	8008794 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8002bea:	f7fe fdd1 	bl	8001790 <main>
  bx  lr    
 8002bee:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 8002bf0:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8002bf4:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8002bf8:	200000b0 	.word	0x200000b0
  ldr r2, =_sidata
 8002bfc:	080093b0 	.word	0x080093b0
  ldr r2, =_sbss
 8002c00:	200000b0 	.word	0x200000b0
  ldr r4, =_ebss
 8002c04:	20004ca4 	.word	0x20004ca4

08002c08 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8002c08:	e7fe      	b.n	8002c08 <ADC_IRQHandler>
	...

08002c0c <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8002c0c:	b580      	push	{r7, lr}
 8002c0e:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8002c10:	4b0e      	ldr	r3, [pc, #56]	; (8002c4c <HAL_Init+0x40>)
 8002c12:	681b      	ldr	r3, [r3, #0]
 8002c14:	4a0d      	ldr	r2, [pc, #52]	; (8002c4c <HAL_Init+0x40>)
 8002c16:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8002c1a:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8002c1c:	4b0b      	ldr	r3, [pc, #44]	; (8002c4c <HAL_Init+0x40>)
 8002c1e:	681b      	ldr	r3, [r3, #0]
 8002c20:	4a0a      	ldr	r2, [pc, #40]	; (8002c4c <HAL_Init+0x40>)
 8002c22:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8002c26:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8002c28:	4b08      	ldr	r3, [pc, #32]	; (8002c4c <HAL_Init+0x40>)
 8002c2a:	681b      	ldr	r3, [r3, #0]
 8002c2c:	4a07      	ldr	r2, [pc, #28]	; (8002c4c <HAL_Init+0x40>)
 8002c2e:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002c32:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8002c34:	2003      	movs	r0, #3
 8002c36:	f000 f94f 	bl	8002ed8 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8002c3a:	200f      	movs	r0, #15
 8002c3c:	f000 f808 	bl	8002c50 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8002c40:	f7ff fc9a 	bl	8002578 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8002c44:	2300      	movs	r3, #0
}
 8002c46:	4618      	mov	r0, r3
 8002c48:	bd80      	pop	{r7, pc}
 8002c4a:	bf00      	nop
 8002c4c:	40023c00 	.word	0x40023c00

08002c50 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8002c50:	b580      	push	{r7, lr}
 8002c52:	b082      	sub	sp, #8
 8002c54:	af00      	add	r7, sp, #0
 8002c56:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8002c58:	4b12      	ldr	r3, [pc, #72]	; (8002ca4 <HAL_InitTick+0x54>)
 8002c5a:	681a      	ldr	r2, [r3, #0]
 8002c5c:	4b12      	ldr	r3, [pc, #72]	; (8002ca8 <HAL_InitTick+0x58>)
 8002c5e:	781b      	ldrb	r3, [r3, #0]
 8002c60:	4619      	mov	r1, r3
 8002c62:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8002c66:	fbb3 f3f1 	udiv	r3, r3, r1
 8002c6a:	fbb2 f3f3 	udiv	r3, r2, r3
 8002c6e:	4618      	mov	r0, r3
 8002c70:	f000 f967 	bl	8002f42 <HAL_SYSTICK_Config>
 8002c74:	4603      	mov	r3, r0
 8002c76:	2b00      	cmp	r3, #0
 8002c78:	d001      	beq.n	8002c7e <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8002c7a:	2301      	movs	r3, #1
 8002c7c:	e00e      	b.n	8002c9c <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8002c7e:	687b      	ldr	r3, [r7, #4]
 8002c80:	2b0f      	cmp	r3, #15
 8002c82:	d80a      	bhi.n	8002c9a <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8002c84:	2200      	movs	r2, #0
 8002c86:	6879      	ldr	r1, [r7, #4]
 8002c88:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8002c8c:	f000 f92f 	bl	8002eee <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8002c90:	4a06      	ldr	r2, [pc, #24]	; (8002cac <HAL_InitTick+0x5c>)
 8002c92:	687b      	ldr	r3, [r7, #4]
 8002c94:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8002c96:	2300      	movs	r3, #0
 8002c98:	e000      	b.n	8002c9c <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8002c9a:	2301      	movs	r3, #1
}
 8002c9c:	4618      	mov	r0, r3
 8002c9e:	3708      	adds	r7, #8
 8002ca0:	46bd      	mov	sp, r7
 8002ca2:	bd80      	pop	{r7, pc}
 8002ca4:	20000040 	.word	0x20000040
 8002ca8:	20000048 	.word	0x20000048
 8002cac:	20000044 	.word	0x20000044

08002cb0 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8002cb0:	b480      	push	{r7}
 8002cb2:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8002cb4:	4b06      	ldr	r3, [pc, #24]	; (8002cd0 <HAL_IncTick+0x20>)
 8002cb6:	781b      	ldrb	r3, [r3, #0]
 8002cb8:	461a      	mov	r2, r3
 8002cba:	4b06      	ldr	r3, [pc, #24]	; (8002cd4 <HAL_IncTick+0x24>)
 8002cbc:	681b      	ldr	r3, [r3, #0]
 8002cbe:	4413      	add	r3, r2
 8002cc0:	4a04      	ldr	r2, [pc, #16]	; (8002cd4 <HAL_IncTick+0x24>)
 8002cc2:	6013      	str	r3, [r2, #0]
}
 8002cc4:	bf00      	nop
 8002cc6:	46bd      	mov	sp, r7
 8002cc8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ccc:	4770      	bx	lr
 8002cce:	bf00      	nop
 8002cd0:	20000048 	.word	0x20000048
 8002cd4:	20004c90 	.word	0x20004c90

08002cd8 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8002cd8:	b480      	push	{r7}
 8002cda:	af00      	add	r7, sp, #0
  return uwTick;
 8002cdc:	4b03      	ldr	r3, [pc, #12]	; (8002cec <HAL_GetTick+0x14>)
 8002cde:	681b      	ldr	r3, [r3, #0]
}
 8002ce0:	4618      	mov	r0, r3
 8002ce2:	46bd      	mov	sp, r7
 8002ce4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ce8:	4770      	bx	lr
 8002cea:	bf00      	nop
 8002cec:	20004c90 	.word	0x20004c90

08002cf0 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8002cf0:	b580      	push	{r7, lr}
 8002cf2:	b084      	sub	sp, #16
 8002cf4:	af00      	add	r7, sp, #0
 8002cf6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8002cf8:	f7ff ffee 	bl	8002cd8 <HAL_GetTick>
 8002cfc:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8002cfe:	687b      	ldr	r3, [r7, #4]
 8002d00:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8002d02:	68fb      	ldr	r3, [r7, #12]
 8002d04:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8002d08:	d005      	beq.n	8002d16 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8002d0a:	4b0a      	ldr	r3, [pc, #40]	; (8002d34 <HAL_Delay+0x44>)
 8002d0c:	781b      	ldrb	r3, [r3, #0]
 8002d0e:	461a      	mov	r2, r3
 8002d10:	68fb      	ldr	r3, [r7, #12]
 8002d12:	4413      	add	r3, r2
 8002d14:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8002d16:	bf00      	nop
 8002d18:	f7ff ffde 	bl	8002cd8 <HAL_GetTick>
 8002d1c:	4602      	mov	r2, r0
 8002d1e:	68bb      	ldr	r3, [r7, #8]
 8002d20:	1ad3      	subs	r3, r2, r3
 8002d22:	68fa      	ldr	r2, [r7, #12]
 8002d24:	429a      	cmp	r2, r3
 8002d26:	d8f7      	bhi.n	8002d18 <HAL_Delay+0x28>
  {
  }
}
 8002d28:	bf00      	nop
 8002d2a:	bf00      	nop
 8002d2c:	3710      	adds	r7, #16
 8002d2e:	46bd      	mov	sp, r7
 8002d30:	bd80      	pop	{r7, pc}
 8002d32:	bf00      	nop
 8002d34:	20000048 	.word	0x20000048

08002d38 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002d38:	b480      	push	{r7}
 8002d3a:	b085      	sub	sp, #20
 8002d3c:	af00      	add	r7, sp, #0
 8002d3e:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8002d40:	687b      	ldr	r3, [r7, #4]
 8002d42:	f003 0307 	and.w	r3, r3, #7
 8002d46:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002d48:	4b0c      	ldr	r3, [pc, #48]	; (8002d7c <__NVIC_SetPriorityGrouping+0x44>)
 8002d4a:	68db      	ldr	r3, [r3, #12]
 8002d4c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8002d4e:	68ba      	ldr	r2, [r7, #8]
 8002d50:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8002d54:	4013      	ands	r3, r2
 8002d56:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8002d58:	68fb      	ldr	r3, [r7, #12]
 8002d5a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002d5c:	68bb      	ldr	r3, [r7, #8]
 8002d5e:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8002d60:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8002d64:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8002d68:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8002d6a:	4a04      	ldr	r2, [pc, #16]	; (8002d7c <__NVIC_SetPriorityGrouping+0x44>)
 8002d6c:	68bb      	ldr	r3, [r7, #8]
 8002d6e:	60d3      	str	r3, [r2, #12]
}
 8002d70:	bf00      	nop
 8002d72:	3714      	adds	r7, #20
 8002d74:	46bd      	mov	sp, r7
 8002d76:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d7a:	4770      	bx	lr
 8002d7c:	e000ed00 	.word	0xe000ed00

08002d80 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8002d80:	b480      	push	{r7}
 8002d82:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002d84:	4b04      	ldr	r3, [pc, #16]	; (8002d98 <__NVIC_GetPriorityGrouping+0x18>)
 8002d86:	68db      	ldr	r3, [r3, #12]
 8002d88:	0a1b      	lsrs	r3, r3, #8
 8002d8a:	f003 0307 	and.w	r3, r3, #7
}
 8002d8e:	4618      	mov	r0, r3
 8002d90:	46bd      	mov	sp, r7
 8002d92:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d96:	4770      	bx	lr
 8002d98:	e000ed00 	.word	0xe000ed00

08002d9c <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002d9c:	b480      	push	{r7}
 8002d9e:	b083      	sub	sp, #12
 8002da0:	af00      	add	r7, sp, #0
 8002da2:	4603      	mov	r3, r0
 8002da4:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002da6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002daa:	2b00      	cmp	r3, #0
 8002dac:	db0b      	blt.n	8002dc6 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8002dae:	79fb      	ldrb	r3, [r7, #7]
 8002db0:	f003 021f 	and.w	r2, r3, #31
 8002db4:	4907      	ldr	r1, [pc, #28]	; (8002dd4 <__NVIC_EnableIRQ+0x38>)
 8002db6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002dba:	095b      	lsrs	r3, r3, #5
 8002dbc:	2001      	movs	r0, #1
 8002dbe:	fa00 f202 	lsl.w	r2, r0, r2
 8002dc2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8002dc6:	bf00      	nop
 8002dc8:	370c      	adds	r7, #12
 8002dca:	46bd      	mov	sp, r7
 8002dcc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002dd0:	4770      	bx	lr
 8002dd2:	bf00      	nop
 8002dd4:	e000e100 	.word	0xe000e100

08002dd8 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8002dd8:	b480      	push	{r7}
 8002dda:	b083      	sub	sp, #12
 8002ddc:	af00      	add	r7, sp, #0
 8002dde:	4603      	mov	r3, r0
 8002de0:	6039      	str	r1, [r7, #0]
 8002de2:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002de4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002de8:	2b00      	cmp	r3, #0
 8002dea:	db0a      	blt.n	8002e02 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002dec:	683b      	ldr	r3, [r7, #0]
 8002dee:	b2da      	uxtb	r2, r3
 8002df0:	490c      	ldr	r1, [pc, #48]	; (8002e24 <__NVIC_SetPriority+0x4c>)
 8002df2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002df6:	0112      	lsls	r2, r2, #4
 8002df8:	b2d2      	uxtb	r2, r2
 8002dfa:	440b      	add	r3, r1
 8002dfc:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8002e00:	e00a      	b.n	8002e18 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002e02:	683b      	ldr	r3, [r7, #0]
 8002e04:	b2da      	uxtb	r2, r3
 8002e06:	4908      	ldr	r1, [pc, #32]	; (8002e28 <__NVIC_SetPriority+0x50>)
 8002e08:	79fb      	ldrb	r3, [r7, #7]
 8002e0a:	f003 030f 	and.w	r3, r3, #15
 8002e0e:	3b04      	subs	r3, #4
 8002e10:	0112      	lsls	r2, r2, #4
 8002e12:	b2d2      	uxtb	r2, r2
 8002e14:	440b      	add	r3, r1
 8002e16:	761a      	strb	r2, [r3, #24]
}
 8002e18:	bf00      	nop
 8002e1a:	370c      	adds	r7, #12
 8002e1c:	46bd      	mov	sp, r7
 8002e1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e22:	4770      	bx	lr
 8002e24:	e000e100 	.word	0xe000e100
 8002e28:	e000ed00 	.word	0xe000ed00

08002e2c <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002e2c:	b480      	push	{r7}
 8002e2e:	b089      	sub	sp, #36	; 0x24
 8002e30:	af00      	add	r7, sp, #0
 8002e32:	60f8      	str	r0, [r7, #12]
 8002e34:	60b9      	str	r1, [r7, #8]
 8002e36:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002e38:	68fb      	ldr	r3, [r7, #12]
 8002e3a:	f003 0307 	and.w	r3, r3, #7
 8002e3e:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002e40:	69fb      	ldr	r3, [r7, #28]
 8002e42:	f1c3 0307 	rsb	r3, r3, #7
 8002e46:	2b04      	cmp	r3, #4
 8002e48:	bf28      	it	cs
 8002e4a:	2304      	movcs	r3, #4
 8002e4c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8002e4e:	69fb      	ldr	r3, [r7, #28]
 8002e50:	3304      	adds	r3, #4
 8002e52:	2b06      	cmp	r3, #6
 8002e54:	d902      	bls.n	8002e5c <NVIC_EncodePriority+0x30>
 8002e56:	69fb      	ldr	r3, [r7, #28]
 8002e58:	3b03      	subs	r3, #3
 8002e5a:	e000      	b.n	8002e5e <NVIC_EncodePriority+0x32>
 8002e5c:	2300      	movs	r3, #0
 8002e5e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002e60:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8002e64:	69bb      	ldr	r3, [r7, #24]
 8002e66:	fa02 f303 	lsl.w	r3, r2, r3
 8002e6a:	43da      	mvns	r2, r3
 8002e6c:	68bb      	ldr	r3, [r7, #8]
 8002e6e:	401a      	ands	r2, r3
 8002e70:	697b      	ldr	r3, [r7, #20]
 8002e72:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002e74:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 8002e78:	697b      	ldr	r3, [r7, #20]
 8002e7a:	fa01 f303 	lsl.w	r3, r1, r3
 8002e7e:	43d9      	mvns	r1, r3
 8002e80:	687b      	ldr	r3, [r7, #4]
 8002e82:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002e84:	4313      	orrs	r3, r2
         );
}
 8002e86:	4618      	mov	r0, r3
 8002e88:	3724      	adds	r7, #36	; 0x24
 8002e8a:	46bd      	mov	sp, r7
 8002e8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e90:	4770      	bx	lr
	...

08002e94 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8002e94:	b580      	push	{r7, lr}
 8002e96:	b082      	sub	sp, #8
 8002e98:	af00      	add	r7, sp, #0
 8002e9a:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8002e9c:	687b      	ldr	r3, [r7, #4]
 8002e9e:	3b01      	subs	r3, #1
 8002ea0:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8002ea4:	d301      	bcc.n	8002eaa <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8002ea6:	2301      	movs	r3, #1
 8002ea8:	e00f      	b.n	8002eca <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8002eaa:	4a0a      	ldr	r2, [pc, #40]	; (8002ed4 <SysTick_Config+0x40>)
 8002eac:	687b      	ldr	r3, [r7, #4]
 8002eae:	3b01      	subs	r3, #1
 8002eb0:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8002eb2:	210f      	movs	r1, #15
 8002eb4:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8002eb8:	f7ff ff8e 	bl	8002dd8 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8002ebc:	4b05      	ldr	r3, [pc, #20]	; (8002ed4 <SysTick_Config+0x40>)
 8002ebe:	2200      	movs	r2, #0
 8002ec0:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8002ec2:	4b04      	ldr	r3, [pc, #16]	; (8002ed4 <SysTick_Config+0x40>)
 8002ec4:	2207      	movs	r2, #7
 8002ec6:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8002ec8:	2300      	movs	r3, #0
}
 8002eca:	4618      	mov	r0, r3
 8002ecc:	3708      	adds	r7, #8
 8002ece:	46bd      	mov	sp, r7
 8002ed0:	bd80      	pop	{r7, pc}
 8002ed2:	bf00      	nop
 8002ed4:	e000e010 	.word	0xe000e010

08002ed8 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002ed8:	b580      	push	{r7, lr}
 8002eda:	b082      	sub	sp, #8
 8002edc:	af00      	add	r7, sp, #0
 8002ede:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8002ee0:	6878      	ldr	r0, [r7, #4]
 8002ee2:	f7ff ff29 	bl	8002d38 <__NVIC_SetPriorityGrouping>
}
 8002ee6:	bf00      	nop
 8002ee8:	3708      	adds	r7, #8
 8002eea:	46bd      	mov	sp, r7
 8002eec:	bd80      	pop	{r7, pc}

08002eee <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8002eee:	b580      	push	{r7, lr}
 8002ef0:	b086      	sub	sp, #24
 8002ef2:	af00      	add	r7, sp, #0
 8002ef4:	4603      	mov	r3, r0
 8002ef6:	60b9      	str	r1, [r7, #8]
 8002ef8:	607a      	str	r2, [r7, #4]
 8002efa:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8002efc:	2300      	movs	r3, #0
 8002efe:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8002f00:	f7ff ff3e 	bl	8002d80 <__NVIC_GetPriorityGrouping>
 8002f04:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8002f06:	687a      	ldr	r2, [r7, #4]
 8002f08:	68b9      	ldr	r1, [r7, #8]
 8002f0a:	6978      	ldr	r0, [r7, #20]
 8002f0c:	f7ff ff8e 	bl	8002e2c <NVIC_EncodePriority>
 8002f10:	4602      	mov	r2, r0
 8002f12:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002f16:	4611      	mov	r1, r2
 8002f18:	4618      	mov	r0, r3
 8002f1a:	f7ff ff5d 	bl	8002dd8 <__NVIC_SetPriority>
}
 8002f1e:	bf00      	nop
 8002f20:	3718      	adds	r7, #24
 8002f22:	46bd      	mov	sp, r7
 8002f24:	bd80      	pop	{r7, pc}

08002f26 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002f26:	b580      	push	{r7, lr}
 8002f28:	b082      	sub	sp, #8
 8002f2a:	af00      	add	r7, sp, #0
 8002f2c:	4603      	mov	r3, r0
 8002f2e:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8002f30:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002f34:	4618      	mov	r0, r3
 8002f36:	f7ff ff31 	bl	8002d9c <__NVIC_EnableIRQ>
}
 8002f3a:	bf00      	nop
 8002f3c:	3708      	adds	r7, #8
 8002f3e:	46bd      	mov	sp, r7
 8002f40:	bd80      	pop	{r7, pc}

08002f42 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8002f42:	b580      	push	{r7, lr}
 8002f44:	b082      	sub	sp, #8
 8002f46:	af00      	add	r7, sp, #0
 8002f48:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8002f4a:	6878      	ldr	r0, [r7, #4]
 8002f4c:	f7ff ffa2 	bl	8002e94 <SysTick_Config>
 8002f50:	4603      	mov	r3, r0
}
 8002f52:	4618      	mov	r0, r3
 8002f54:	3708      	adds	r7, #8
 8002f56:	46bd      	mov	sp, r7
 8002f58:	bd80      	pop	{r7, pc}
	...

08002f5c <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8002f5c:	b580      	push	{r7, lr}
 8002f5e:	b086      	sub	sp, #24
 8002f60:	af00      	add	r7, sp, #0
 8002f62:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8002f64:	2300      	movs	r3, #0
 8002f66:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 8002f68:	f7ff feb6 	bl	8002cd8 <HAL_GetTick>
 8002f6c:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 8002f6e:	687b      	ldr	r3, [r7, #4]
 8002f70:	2b00      	cmp	r3, #0
 8002f72:	d101      	bne.n	8002f78 <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 8002f74:	2301      	movs	r3, #1
 8002f76:	e099      	b.n	80030ac <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8002f78:	687b      	ldr	r3, [r7, #4]
 8002f7a:	2202      	movs	r2, #2
 8002f7c:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 8002f80:	687b      	ldr	r3, [r7, #4]
 8002f82:	2200      	movs	r2, #0
 8002f84:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 8002f88:	687b      	ldr	r3, [r7, #4]
 8002f8a:	681b      	ldr	r3, [r3, #0]
 8002f8c:	681a      	ldr	r2, [r3, #0]
 8002f8e:	687b      	ldr	r3, [r7, #4]
 8002f90:	681b      	ldr	r3, [r3, #0]
 8002f92:	f022 0201 	bic.w	r2, r2, #1
 8002f96:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8002f98:	e00f      	b.n	8002fba <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8002f9a:	f7ff fe9d 	bl	8002cd8 <HAL_GetTick>
 8002f9e:	4602      	mov	r2, r0
 8002fa0:	693b      	ldr	r3, [r7, #16]
 8002fa2:	1ad3      	subs	r3, r2, r3
 8002fa4:	2b05      	cmp	r3, #5
 8002fa6:	d908      	bls.n	8002fba <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8002fa8:	687b      	ldr	r3, [r7, #4]
 8002faa:	2220      	movs	r2, #32
 8002fac:	655a      	str	r2, [r3, #84]	; 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 8002fae:	687b      	ldr	r3, [r7, #4]
 8002fb0:	2203      	movs	r2, #3
 8002fb2:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
      
      return HAL_TIMEOUT;
 8002fb6:	2303      	movs	r3, #3
 8002fb8:	e078      	b.n	80030ac <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8002fba:	687b      	ldr	r3, [r7, #4]
 8002fbc:	681b      	ldr	r3, [r3, #0]
 8002fbe:	681b      	ldr	r3, [r3, #0]
 8002fc0:	f003 0301 	and.w	r3, r3, #1
 8002fc4:	2b00      	cmp	r3, #0
 8002fc6:	d1e8      	bne.n	8002f9a <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 8002fc8:	687b      	ldr	r3, [r7, #4]
 8002fca:	681b      	ldr	r3, [r3, #0]
 8002fcc:	681b      	ldr	r3, [r3, #0]
 8002fce:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 8002fd0:	697a      	ldr	r2, [r7, #20]
 8002fd2:	4b38      	ldr	r3, [pc, #224]	; (80030b4 <HAL_DMA_Init+0x158>)
 8002fd4:	4013      	ands	r3, r2
 8002fd6:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8002fd8:	687b      	ldr	r3, [r7, #4]
 8002fda:	685a      	ldr	r2, [r3, #4]
 8002fdc:	687b      	ldr	r3, [r7, #4]
 8002fde:	689b      	ldr	r3, [r3, #8]
 8002fe0:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002fe2:	687b      	ldr	r3, [r7, #4]
 8002fe4:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8002fe6:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002fe8:	687b      	ldr	r3, [r7, #4]
 8002fea:	691b      	ldr	r3, [r3, #16]
 8002fec:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002fee:	687b      	ldr	r3, [r7, #4]
 8002ff0:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002ff2:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002ff4:	687b      	ldr	r3, [r7, #4]
 8002ff6:	699b      	ldr	r3, [r3, #24]
 8002ff8:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8002ffa:	687b      	ldr	r3, [r7, #4]
 8002ffc:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002ffe:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8003000:	687b      	ldr	r3, [r7, #4]
 8003002:	6a1b      	ldr	r3, [r3, #32]
 8003004:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8003006:	697a      	ldr	r2, [r7, #20]
 8003008:	4313      	orrs	r3, r2
 800300a:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 800300c:	687b      	ldr	r3, [r7, #4]
 800300e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003010:	2b04      	cmp	r3, #4
 8003012:	d107      	bne.n	8003024 <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 8003014:	687b      	ldr	r3, [r7, #4]
 8003016:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003018:	687b      	ldr	r3, [r7, #4]
 800301a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800301c:	4313      	orrs	r3, r2
 800301e:	697a      	ldr	r2, [r7, #20]
 8003020:	4313      	orrs	r3, r2
 8003022:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 8003024:	687b      	ldr	r3, [r7, #4]
 8003026:	681b      	ldr	r3, [r3, #0]
 8003028:	697a      	ldr	r2, [r7, #20]
 800302a:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 800302c:	687b      	ldr	r3, [r7, #4]
 800302e:	681b      	ldr	r3, [r3, #0]
 8003030:	695b      	ldr	r3, [r3, #20]
 8003032:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8003034:	697b      	ldr	r3, [r7, #20]
 8003036:	f023 0307 	bic.w	r3, r3, #7
 800303a:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 800303c:	687b      	ldr	r3, [r7, #4]
 800303e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003040:	697a      	ldr	r2, [r7, #20]
 8003042:	4313      	orrs	r3, r2
 8003044:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8003046:	687b      	ldr	r3, [r7, #4]
 8003048:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800304a:	2b04      	cmp	r3, #4
 800304c:	d117      	bne.n	800307e <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 800304e:	687b      	ldr	r3, [r7, #4]
 8003050:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003052:	697a      	ldr	r2, [r7, #20]
 8003054:	4313      	orrs	r3, r2
 8003056:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 8003058:	687b      	ldr	r3, [r7, #4]
 800305a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800305c:	2b00      	cmp	r3, #0
 800305e:	d00e      	beq.n	800307e <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 8003060:	6878      	ldr	r0, [r7, #4]
 8003062:	f000 fb01 	bl	8003668 <DMA_CheckFifoParam>
 8003066:	4603      	mov	r3, r0
 8003068:	2b00      	cmp	r3, #0
 800306a:	d008      	beq.n	800307e <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 800306c:	687b      	ldr	r3, [r7, #4]
 800306e:	2240      	movs	r2, #64	; 0x40
 8003070:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8003072:	687b      	ldr	r3, [r7, #4]
 8003074:	2201      	movs	r2, #1
 8003076:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        return HAL_ERROR; 
 800307a:	2301      	movs	r3, #1
 800307c:	e016      	b.n	80030ac <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 800307e:	687b      	ldr	r3, [r7, #4]
 8003080:	681b      	ldr	r3, [r3, #0]
 8003082:	697a      	ldr	r2, [r7, #20]
 8003084:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8003086:	6878      	ldr	r0, [r7, #4]
 8003088:	f000 fab8 	bl	80035fc <DMA_CalcBaseAndBitshift>
 800308c:	4603      	mov	r3, r0
 800308e:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 8003090:	687b      	ldr	r3, [r7, #4]
 8003092:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003094:	223f      	movs	r2, #63	; 0x3f
 8003096:	409a      	lsls	r2, r3
 8003098:	68fb      	ldr	r3, [r7, #12]
 800309a:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 800309c:	687b      	ldr	r3, [r7, #4]
 800309e:	2200      	movs	r2, #0
 80030a0:	655a      	str	r2, [r3, #84]	; 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 80030a2:	687b      	ldr	r3, [r7, #4]
 80030a4:	2201      	movs	r2, #1
 80030a6:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  return HAL_OK;
 80030aa:	2300      	movs	r3, #0
}
 80030ac:	4618      	mov	r0, r3
 80030ae:	3718      	adds	r7, #24
 80030b0:	46bd      	mov	sp, r7
 80030b2:	bd80      	pop	{r7, pc}
 80030b4:	f010803f 	.word	0xf010803f

080030b8 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 80030b8:	b580      	push	{r7, lr}
 80030ba:	b086      	sub	sp, #24
 80030bc:	af00      	add	r7, sp, #0
 80030be:	60f8      	str	r0, [r7, #12]
 80030c0:	60b9      	str	r1, [r7, #8]
 80030c2:	607a      	str	r2, [r7, #4]
 80030c4:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80030c6:	2300      	movs	r3, #0
 80030c8:	75fb      	strb	r3, [r7, #23]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 80030ca:	68fb      	ldr	r3, [r7, #12]
 80030cc:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80030ce:	613b      	str	r3, [r7, #16]
  
  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 
  /* Process locked */
  __HAL_LOCK(hdma);
 80030d0:	68fb      	ldr	r3, [r7, #12]
 80030d2:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 80030d6:	2b01      	cmp	r3, #1
 80030d8:	d101      	bne.n	80030de <HAL_DMA_Start_IT+0x26>
 80030da:	2302      	movs	r3, #2
 80030dc:	e040      	b.n	8003160 <HAL_DMA_Start_IT+0xa8>
 80030de:	68fb      	ldr	r3, [r7, #12]
 80030e0:	2201      	movs	r2, #1
 80030e2:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  
  if(HAL_DMA_STATE_READY == hdma->State)
 80030e6:	68fb      	ldr	r3, [r7, #12]
 80030e8:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 80030ec:	b2db      	uxtb	r3, r3
 80030ee:	2b01      	cmp	r3, #1
 80030f0:	d12f      	bne.n	8003152 <HAL_DMA_Start_IT+0x9a>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 80030f2:	68fb      	ldr	r3, [r7, #12]
 80030f4:	2202      	movs	r2, #2
 80030f6:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80030fa:	68fb      	ldr	r3, [r7, #12]
 80030fc:	2200      	movs	r2, #0
 80030fe:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8003100:	683b      	ldr	r3, [r7, #0]
 8003102:	687a      	ldr	r2, [r7, #4]
 8003104:	68b9      	ldr	r1, [r7, #8]
 8003106:	68f8      	ldr	r0, [r7, #12]
 8003108:	f000 fa4a 	bl	80035a0 <DMA_SetConfig>
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 800310c:	68fb      	ldr	r3, [r7, #12]
 800310e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003110:	223f      	movs	r2, #63	; 0x3f
 8003112:	409a      	lsls	r2, r3
 8003114:	693b      	ldr	r3, [r7, #16]
 8003116:	609a      	str	r2, [r3, #8]
    
    /* Enable Common interrupts*/
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 8003118:	68fb      	ldr	r3, [r7, #12]
 800311a:	681b      	ldr	r3, [r3, #0]
 800311c:	681a      	ldr	r2, [r3, #0]
 800311e:	68fb      	ldr	r3, [r7, #12]
 8003120:	681b      	ldr	r3, [r3, #0]
 8003122:	f042 0216 	orr.w	r2, r2, #22
 8003126:	601a      	str	r2, [r3, #0]
    
    if(hdma->XferHalfCpltCallback != NULL)
 8003128:	68fb      	ldr	r3, [r7, #12]
 800312a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800312c:	2b00      	cmp	r3, #0
 800312e:	d007      	beq.n	8003140 <HAL_DMA_Start_IT+0x88>
    {
      hdma->Instance->CR  |= DMA_IT_HT;
 8003130:	68fb      	ldr	r3, [r7, #12]
 8003132:	681b      	ldr	r3, [r3, #0]
 8003134:	681a      	ldr	r2, [r3, #0]
 8003136:	68fb      	ldr	r3, [r7, #12]
 8003138:	681b      	ldr	r3, [r3, #0]
 800313a:	f042 0208 	orr.w	r2, r2, #8
 800313e:	601a      	str	r2, [r3, #0]
    }
    
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8003140:	68fb      	ldr	r3, [r7, #12]
 8003142:	681b      	ldr	r3, [r3, #0]
 8003144:	681a      	ldr	r2, [r3, #0]
 8003146:	68fb      	ldr	r3, [r7, #12]
 8003148:	681b      	ldr	r3, [r3, #0]
 800314a:	f042 0201 	orr.w	r2, r2, #1
 800314e:	601a      	str	r2, [r3, #0]
 8003150:	e005      	b.n	800315e <HAL_DMA_Start_IT+0xa6>
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hdma);	  
 8003152:	68fb      	ldr	r3, [r7, #12]
 8003154:	2200      	movs	r2, #0
 8003156:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    /* Return error status */
    status = HAL_BUSY;
 800315a:	2302      	movs	r3, #2
 800315c:	75fb      	strb	r3, [r7, #23]
  }
  
  return status;
 800315e:	7dfb      	ldrb	r3, [r7, #23]
}
 8003160:	4618      	mov	r0, r3
 8003162:	3718      	adds	r7, #24
 8003164:	46bd      	mov	sp, r7
 8003166:	bd80      	pop	{r7, pc}

08003168 <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8003168:	b580      	push	{r7, lr}
 800316a:	b084      	sub	sp, #16
 800316c:	af00      	add	r7, sp, #0
 800316e:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8003170:	687b      	ldr	r3, [r7, #4]
 8003172:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003174:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 8003176:	f7ff fdaf 	bl	8002cd8 <HAL_GetTick>
 800317a:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 800317c:	687b      	ldr	r3, [r7, #4]
 800317e:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8003182:	b2db      	uxtb	r3, r3
 8003184:	2b02      	cmp	r3, #2
 8003186:	d008      	beq.n	800319a <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8003188:	687b      	ldr	r3, [r7, #4]
 800318a:	2280      	movs	r2, #128	; 0x80
 800318c:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800318e:	687b      	ldr	r3, [r7, #4]
 8003190:	2200      	movs	r2, #0
 8003192:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    return HAL_ERROR;
 8003196:	2301      	movs	r3, #1
 8003198:	e052      	b.n	8003240 <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 800319a:	687b      	ldr	r3, [r7, #4]
 800319c:	681b      	ldr	r3, [r3, #0]
 800319e:	681a      	ldr	r2, [r3, #0]
 80031a0:	687b      	ldr	r3, [r7, #4]
 80031a2:	681b      	ldr	r3, [r3, #0]
 80031a4:	f022 0216 	bic.w	r2, r2, #22
 80031a8:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 80031aa:	687b      	ldr	r3, [r7, #4]
 80031ac:	681b      	ldr	r3, [r3, #0]
 80031ae:	695a      	ldr	r2, [r3, #20]
 80031b0:	687b      	ldr	r3, [r7, #4]
 80031b2:	681b      	ldr	r3, [r3, #0]
 80031b4:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 80031b8:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 80031ba:	687b      	ldr	r3, [r7, #4]
 80031bc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80031be:	2b00      	cmp	r3, #0
 80031c0:	d103      	bne.n	80031ca <HAL_DMA_Abort+0x62>
 80031c2:	687b      	ldr	r3, [r7, #4]
 80031c4:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80031c6:	2b00      	cmp	r3, #0
 80031c8:	d007      	beq.n	80031da <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 80031ca:	687b      	ldr	r3, [r7, #4]
 80031cc:	681b      	ldr	r3, [r3, #0]
 80031ce:	681a      	ldr	r2, [r3, #0]
 80031d0:	687b      	ldr	r3, [r7, #4]
 80031d2:	681b      	ldr	r3, [r3, #0]
 80031d4:	f022 0208 	bic.w	r2, r2, #8
 80031d8:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 80031da:	687b      	ldr	r3, [r7, #4]
 80031dc:	681b      	ldr	r3, [r3, #0]
 80031de:	681a      	ldr	r2, [r3, #0]
 80031e0:	687b      	ldr	r3, [r7, #4]
 80031e2:	681b      	ldr	r3, [r3, #0]
 80031e4:	f022 0201 	bic.w	r2, r2, #1
 80031e8:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80031ea:	e013      	b.n	8003214 <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 80031ec:	f7ff fd74 	bl	8002cd8 <HAL_GetTick>
 80031f0:	4602      	mov	r2, r0
 80031f2:	68bb      	ldr	r3, [r7, #8]
 80031f4:	1ad3      	subs	r3, r2, r3
 80031f6:	2b05      	cmp	r3, #5
 80031f8:	d90c      	bls.n	8003214 <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 80031fa:	687b      	ldr	r3, [r7, #4]
 80031fc:	2220      	movs	r2, #32
 80031fe:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 8003200:	687b      	ldr	r3, [r7, #4]
 8003202:	2203      	movs	r2, #3
 8003204:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8003208:	687b      	ldr	r3, [r7, #4]
 800320a:	2200      	movs	r2, #0
 800320c:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        
        return HAL_TIMEOUT;
 8003210:	2303      	movs	r3, #3
 8003212:	e015      	b.n	8003240 <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8003214:	687b      	ldr	r3, [r7, #4]
 8003216:	681b      	ldr	r3, [r3, #0]
 8003218:	681b      	ldr	r3, [r3, #0]
 800321a:	f003 0301 	and.w	r3, r3, #1
 800321e:	2b00      	cmp	r3, #0
 8003220:	d1e4      	bne.n	80031ec <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8003222:	687b      	ldr	r3, [r7, #4]
 8003224:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003226:	223f      	movs	r2, #63	; 0x3f
 8003228:	409a      	lsls	r2, r3
 800322a:	68fb      	ldr	r3, [r7, #12]
 800322c:	609a      	str	r2, [r3, #8]
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 800322e:	687b      	ldr	r3, [r7, #4]
 8003230:	2201      	movs	r2, #1
 8003232:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8003236:	687b      	ldr	r3, [r7, #4]
 8003238:	2200      	movs	r2, #0
 800323a:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  }
  return HAL_OK;
 800323e:	2300      	movs	r3, #0
}
 8003240:	4618      	mov	r0, r3
 8003242:	3710      	adds	r7, #16
 8003244:	46bd      	mov	sp, r7
 8003246:	bd80      	pop	{r7, pc}

08003248 <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8003248:	b480      	push	{r7}
 800324a:	b083      	sub	sp, #12
 800324c:	af00      	add	r7, sp, #0
 800324e:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8003250:	687b      	ldr	r3, [r7, #4]
 8003252:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8003256:	b2db      	uxtb	r3, r3
 8003258:	2b02      	cmp	r3, #2
 800325a:	d004      	beq.n	8003266 <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 800325c:	687b      	ldr	r3, [r7, #4]
 800325e:	2280      	movs	r2, #128	; 0x80
 8003260:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_ERROR;
 8003262:	2301      	movs	r3, #1
 8003264:	e00c      	b.n	8003280 <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 8003266:	687b      	ldr	r3, [r7, #4]
 8003268:	2205      	movs	r2, #5
 800326a:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 800326e:	687b      	ldr	r3, [r7, #4]
 8003270:	681b      	ldr	r3, [r3, #0]
 8003272:	681a      	ldr	r2, [r3, #0]
 8003274:	687b      	ldr	r3, [r7, #4]
 8003276:	681b      	ldr	r3, [r3, #0]
 8003278:	f022 0201 	bic.w	r2, r2, #1
 800327c:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 800327e:	2300      	movs	r3, #0
}
 8003280:	4618      	mov	r0, r3
 8003282:	370c      	adds	r7, #12
 8003284:	46bd      	mov	sp, r7
 8003286:	f85d 7b04 	ldr.w	r7, [sp], #4
 800328a:	4770      	bx	lr

0800328c <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 800328c:	b580      	push	{r7, lr}
 800328e:	b086      	sub	sp, #24
 8003290:	af00      	add	r7, sp, #0
 8003292:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0U;
 8003294:	2300      	movs	r3, #0
 8003296:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600U;
 8003298:	4b8e      	ldr	r3, [pc, #568]	; (80034d4 <HAL_DMA_IRQHandler+0x248>)
 800329a:	681b      	ldr	r3, [r3, #0]
 800329c:	4a8e      	ldr	r2, [pc, #568]	; (80034d8 <HAL_DMA_IRQHandler+0x24c>)
 800329e:	fba2 2303 	umull	r2, r3, r2, r3
 80032a2:	0a9b      	lsrs	r3, r3, #10
 80032a4:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 80032a6:	687b      	ldr	r3, [r7, #4]
 80032a8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80032aa:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 80032ac:	693b      	ldr	r3, [r7, #16]
 80032ae:	681b      	ldr	r3, [r3, #0]
 80032b0:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 80032b2:	687b      	ldr	r3, [r7, #4]
 80032b4:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80032b6:	2208      	movs	r2, #8
 80032b8:	409a      	lsls	r2, r3
 80032ba:	68fb      	ldr	r3, [r7, #12]
 80032bc:	4013      	ands	r3, r2
 80032be:	2b00      	cmp	r3, #0
 80032c0:	d01a      	beq.n	80032f8 <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 80032c2:	687b      	ldr	r3, [r7, #4]
 80032c4:	681b      	ldr	r3, [r3, #0]
 80032c6:	681b      	ldr	r3, [r3, #0]
 80032c8:	f003 0304 	and.w	r3, r3, #4
 80032cc:	2b00      	cmp	r3, #0
 80032ce:	d013      	beq.n	80032f8 <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 80032d0:	687b      	ldr	r3, [r7, #4]
 80032d2:	681b      	ldr	r3, [r3, #0]
 80032d4:	681a      	ldr	r2, [r3, #0]
 80032d6:	687b      	ldr	r3, [r7, #4]
 80032d8:	681b      	ldr	r3, [r3, #0]
 80032da:	f022 0204 	bic.w	r2, r2, #4
 80032de:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 80032e0:	687b      	ldr	r3, [r7, #4]
 80032e2:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80032e4:	2208      	movs	r2, #8
 80032e6:	409a      	lsls	r2, r3
 80032e8:	693b      	ldr	r3, [r7, #16]
 80032ea:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 80032ec:	687b      	ldr	r3, [r7, #4]
 80032ee:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80032f0:	f043 0201 	orr.w	r2, r3, #1
 80032f4:	687b      	ldr	r3, [r7, #4]
 80032f6:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 80032f8:	687b      	ldr	r3, [r7, #4]
 80032fa:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80032fc:	2201      	movs	r2, #1
 80032fe:	409a      	lsls	r2, r3
 8003300:	68fb      	ldr	r3, [r7, #12]
 8003302:	4013      	ands	r3, r2
 8003304:	2b00      	cmp	r3, #0
 8003306:	d012      	beq.n	800332e <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 8003308:	687b      	ldr	r3, [r7, #4]
 800330a:	681b      	ldr	r3, [r3, #0]
 800330c:	695b      	ldr	r3, [r3, #20]
 800330e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003312:	2b00      	cmp	r3, #0
 8003314:	d00b      	beq.n	800332e <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 8003316:	687b      	ldr	r3, [r7, #4]
 8003318:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800331a:	2201      	movs	r2, #1
 800331c:	409a      	lsls	r2, r3
 800331e:	693b      	ldr	r3, [r7, #16]
 8003320:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 8003322:	687b      	ldr	r3, [r7, #4]
 8003324:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003326:	f043 0202 	orr.w	r2, r3, #2
 800332a:	687b      	ldr	r3, [r7, #4]
 800332c:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 800332e:	687b      	ldr	r3, [r7, #4]
 8003330:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003332:	2204      	movs	r2, #4
 8003334:	409a      	lsls	r2, r3
 8003336:	68fb      	ldr	r3, [r7, #12]
 8003338:	4013      	ands	r3, r2
 800333a:	2b00      	cmp	r3, #0
 800333c:	d012      	beq.n	8003364 <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 800333e:	687b      	ldr	r3, [r7, #4]
 8003340:	681b      	ldr	r3, [r3, #0]
 8003342:	681b      	ldr	r3, [r3, #0]
 8003344:	f003 0302 	and.w	r3, r3, #2
 8003348:	2b00      	cmp	r3, #0
 800334a:	d00b      	beq.n	8003364 <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 800334c:	687b      	ldr	r3, [r7, #4]
 800334e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003350:	2204      	movs	r2, #4
 8003352:	409a      	lsls	r2, r3
 8003354:	693b      	ldr	r3, [r7, #16]
 8003356:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 8003358:	687b      	ldr	r3, [r7, #4]
 800335a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800335c:	f043 0204 	orr.w	r2, r3, #4
 8003360:	687b      	ldr	r3, [r7, #4]
 8003362:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 8003364:	687b      	ldr	r3, [r7, #4]
 8003366:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003368:	2210      	movs	r2, #16
 800336a:	409a      	lsls	r2, r3
 800336c:	68fb      	ldr	r3, [r7, #12]
 800336e:	4013      	ands	r3, r2
 8003370:	2b00      	cmp	r3, #0
 8003372:	d043      	beq.n	80033fc <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 8003374:	687b      	ldr	r3, [r7, #4]
 8003376:	681b      	ldr	r3, [r3, #0]
 8003378:	681b      	ldr	r3, [r3, #0]
 800337a:	f003 0308 	and.w	r3, r3, #8
 800337e:	2b00      	cmp	r3, #0
 8003380:	d03c      	beq.n	80033fc <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 8003382:	687b      	ldr	r3, [r7, #4]
 8003384:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003386:	2210      	movs	r2, #16
 8003388:	409a      	lsls	r2, r3
 800338a:	693b      	ldr	r3, [r7, #16]
 800338c:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 800338e:	687b      	ldr	r3, [r7, #4]
 8003390:	681b      	ldr	r3, [r3, #0]
 8003392:	681b      	ldr	r3, [r3, #0]
 8003394:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8003398:	2b00      	cmp	r3, #0
 800339a:	d018      	beq.n	80033ce <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 800339c:	687b      	ldr	r3, [r7, #4]
 800339e:	681b      	ldr	r3, [r3, #0]
 80033a0:	681b      	ldr	r3, [r3, #0]
 80033a2:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 80033a6:	2b00      	cmp	r3, #0
 80033a8:	d108      	bne.n	80033bc <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 80033aa:	687b      	ldr	r3, [r7, #4]
 80033ac:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80033ae:	2b00      	cmp	r3, #0
 80033b0:	d024      	beq.n	80033fc <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 80033b2:	687b      	ldr	r3, [r7, #4]
 80033b4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80033b6:	6878      	ldr	r0, [r7, #4]
 80033b8:	4798      	blx	r3
 80033ba:	e01f      	b.n	80033fc <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 80033bc:	687b      	ldr	r3, [r7, #4]
 80033be:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80033c0:	2b00      	cmp	r3, #0
 80033c2:	d01b      	beq.n	80033fc <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 80033c4:	687b      	ldr	r3, [r7, #4]
 80033c6:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80033c8:	6878      	ldr	r0, [r7, #4]
 80033ca:	4798      	blx	r3
 80033cc:	e016      	b.n	80033fc <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 80033ce:	687b      	ldr	r3, [r7, #4]
 80033d0:	681b      	ldr	r3, [r3, #0]
 80033d2:	681b      	ldr	r3, [r3, #0]
 80033d4:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80033d8:	2b00      	cmp	r3, #0
 80033da:	d107      	bne.n	80033ec <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 80033dc:	687b      	ldr	r3, [r7, #4]
 80033de:	681b      	ldr	r3, [r3, #0]
 80033e0:	681a      	ldr	r2, [r3, #0]
 80033e2:	687b      	ldr	r3, [r7, #4]
 80033e4:	681b      	ldr	r3, [r3, #0]
 80033e6:	f022 0208 	bic.w	r2, r2, #8
 80033ea:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 80033ec:	687b      	ldr	r3, [r7, #4]
 80033ee:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80033f0:	2b00      	cmp	r3, #0
 80033f2:	d003      	beq.n	80033fc <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 80033f4:	687b      	ldr	r3, [r7, #4]
 80033f6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80033f8:	6878      	ldr	r0, [r7, #4]
 80033fa:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 80033fc:	687b      	ldr	r3, [r7, #4]
 80033fe:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003400:	2220      	movs	r2, #32
 8003402:	409a      	lsls	r2, r3
 8003404:	68fb      	ldr	r3, [r7, #12]
 8003406:	4013      	ands	r3, r2
 8003408:	2b00      	cmp	r3, #0
 800340a:	f000 808f 	beq.w	800352c <HAL_DMA_IRQHandler+0x2a0>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 800340e:	687b      	ldr	r3, [r7, #4]
 8003410:	681b      	ldr	r3, [r3, #0]
 8003412:	681b      	ldr	r3, [r3, #0]
 8003414:	f003 0310 	and.w	r3, r3, #16
 8003418:	2b00      	cmp	r3, #0
 800341a:	f000 8087 	beq.w	800352c <HAL_DMA_IRQHandler+0x2a0>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 800341e:	687b      	ldr	r3, [r7, #4]
 8003420:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003422:	2220      	movs	r2, #32
 8003424:	409a      	lsls	r2, r3
 8003426:	693b      	ldr	r3, [r7, #16]
 8003428:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 800342a:	687b      	ldr	r3, [r7, #4]
 800342c:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8003430:	b2db      	uxtb	r3, r3
 8003432:	2b05      	cmp	r3, #5
 8003434:	d136      	bne.n	80034a4 <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8003436:	687b      	ldr	r3, [r7, #4]
 8003438:	681b      	ldr	r3, [r3, #0]
 800343a:	681a      	ldr	r2, [r3, #0]
 800343c:	687b      	ldr	r3, [r7, #4]
 800343e:	681b      	ldr	r3, [r3, #0]
 8003440:	f022 0216 	bic.w	r2, r2, #22
 8003444:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 8003446:	687b      	ldr	r3, [r7, #4]
 8003448:	681b      	ldr	r3, [r3, #0]
 800344a:	695a      	ldr	r2, [r3, #20]
 800344c:	687b      	ldr	r3, [r7, #4]
 800344e:	681b      	ldr	r3, [r3, #0]
 8003450:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8003454:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8003456:	687b      	ldr	r3, [r7, #4]
 8003458:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800345a:	2b00      	cmp	r3, #0
 800345c:	d103      	bne.n	8003466 <HAL_DMA_IRQHandler+0x1da>
 800345e:	687b      	ldr	r3, [r7, #4]
 8003460:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8003462:	2b00      	cmp	r3, #0
 8003464:	d007      	beq.n	8003476 <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8003466:	687b      	ldr	r3, [r7, #4]
 8003468:	681b      	ldr	r3, [r3, #0]
 800346a:	681a      	ldr	r2, [r3, #0]
 800346c:	687b      	ldr	r3, [r7, #4]
 800346e:	681b      	ldr	r3, [r3, #0]
 8003470:	f022 0208 	bic.w	r2, r2, #8
 8003474:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 8003476:	687b      	ldr	r3, [r7, #4]
 8003478:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800347a:	223f      	movs	r2, #63	; 0x3f
 800347c:	409a      	lsls	r2, r3
 800347e:	693b      	ldr	r3, [r7, #16]
 8003480:	609a      	str	r2, [r3, #8]

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8003482:	687b      	ldr	r3, [r7, #4]
 8003484:	2201      	movs	r2, #1
 8003486:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 800348a:	687b      	ldr	r3, [r7, #4]
 800348c:	2200      	movs	r2, #0
 800348e:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

        if(hdma->XferAbortCallback != NULL)
 8003492:	687b      	ldr	r3, [r7, #4]
 8003494:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8003496:	2b00      	cmp	r3, #0
 8003498:	d07e      	beq.n	8003598 <HAL_DMA_IRQHandler+0x30c>
        {
          hdma->XferAbortCallback(hdma);
 800349a:	687b      	ldr	r3, [r7, #4]
 800349c:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800349e:	6878      	ldr	r0, [r7, #4]
 80034a0:	4798      	blx	r3
        }
        return;
 80034a2:	e079      	b.n	8003598 <HAL_DMA_IRQHandler+0x30c>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 80034a4:	687b      	ldr	r3, [r7, #4]
 80034a6:	681b      	ldr	r3, [r3, #0]
 80034a8:	681b      	ldr	r3, [r3, #0]
 80034aa:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80034ae:	2b00      	cmp	r3, #0
 80034b0:	d01d      	beq.n	80034ee <HAL_DMA_IRQHandler+0x262>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 80034b2:	687b      	ldr	r3, [r7, #4]
 80034b4:	681b      	ldr	r3, [r3, #0]
 80034b6:	681b      	ldr	r3, [r3, #0]
 80034b8:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 80034bc:	2b00      	cmp	r3, #0
 80034be:	d10d      	bne.n	80034dc <HAL_DMA_IRQHandler+0x250>
        {
          if(hdma->XferM1CpltCallback != NULL)
 80034c0:	687b      	ldr	r3, [r7, #4]
 80034c2:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80034c4:	2b00      	cmp	r3, #0
 80034c6:	d031      	beq.n	800352c <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 80034c8:	687b      	ldr	r3, [r7, #4]
 80034ca:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80034cc:	6878      	ldr	r0, [r7, #4]
 80034ce:	4798      	blx	r3
 80034d0:	e02c      	b.n	800352c <HAL_DMA_IRQHandler+0x2a0>
 80034d2:	bf00      	nop
 80034d4:	20000040 	.word	0x20000040
 80034d8:	1b4e81b5 	.word	0x1b4e81b5
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 80034dc:	687b      	ldr	r3, [r7, #4]
 80034de:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80034e0:	2b00      	cmp	r3, #0
 80034e2:	d023      	beq.n	800352c <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 80034e4:	687b      	ldr	r3, [r7, #4]
 80034e6:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80034e8:	6878      	ldr	r0, [r7, #4]
 80034ea:	4798      	blx	r3
 80034ec:	e01e      	b.n	800352c <HAL_DMA_IRQHandler+0x2a0>
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 80034ee:	687b      	ldr	r3, [r7, #4]
 80034f0:	681b      	ldr	r3, [r3, #0]
 80034f2:	681b      	ldr	r3, [r3, #0]
 80034f4:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80034f8:	2b00      	cmp	r3, #0
 80034fa:	d10f      	bne.n	800351c <HAL_DMA_IRQHandler+0x290>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 80034fc:	687b      	ldr	r3, [r7, #4]
 80034fe:	681b      	ldr	r3, [r3, #0]
 8003500:	681a      	ldr	r2, [r3, #0]
 8003502:	687b      	ldr	r3, [r7, #4]
 8003504:	681b      	ldr	r3, [r3, #0]
 8003506:	f022 0210 	bic.w	r2, r2, #16
 800350a:	601a      	str	r2, [r3, #0]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 800350c:	687b      	ldr	r3, [r7, #4]
 800350e:	2201      	movs	r2, #1
 8003510:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 8003514:	687b      	ldr	r3, [r7, #4]
 8003516:	2200      	movs	r2, #0
 8003518:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        }

        if(hdma->XferCpltCallback != NULL)
 800351c:	687b      	ldr	r3, [r7, #4]
 800351e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003520:	2b00      	cmp	r3, #0
 8003522:	d003      	beq.n	800352c <HAL_DMA_IRQHandler+0x2a0>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 8003524:	687b      	ldr	r3, [r7, #4]
 8003526:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003528:	6878      	ldr	r0, [r7, #4]
 800352a:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 800352c:	687b      	ldr	r3, [r7, #4]
 800352e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003530:	2b00      	cmp	r3, #0
 8003532:	d032      	beq.n	800359a <HAL_DMA_IRQHandler+0x30e>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 8003534:	687b      	ldr	r3, [r7, #4]
 8003536:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003538:	f003 0301 	and.w	r3, r3, #1
 800353c:	2b00      	cmp	r3, #0
 800353e:	d022      	beq.n	8003586 <HAL_DMA_IRQHandler+0x2fa>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 8003540:	687b      	ldr	r3, [r7, #4]
 8003542:	2205      	movs	r2, #5
 8003544:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 8003548:	687b      	ldr	r3, [r7, #4]
 800354a:	681b      	ldr	r3, [r3, #0]
 800354c:	681a      	ldr	r2, [r3, #0]
 800354e:	687b      	ldr	r3, [r7, #4]
 8003550:	681b      	ldr	r3, [r3, #0]
 8003552:	f022 0201 	bic.w	r2, r2, #1
 8003556:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 8003558:	68bb      	ldr	r3, [r7, #8]
 800355a:	3301      	adds	r3, #1
 800355c:	60bb      	str	r3, [r7, #8]
 800355e:	697a      	ldr	r2, [r7, #20]
 8003560:	429a      	cmp	r2, r3
 8003562:	d307      	bcc.n	8003574 <HAL_DMA_IRQHandler+0x2e8>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 8003564:	687b      	ldr	r3, [r7, #4]
 8003566:	681b      	ldr	r3, [r3, #0]
 8003568:	681b      	ldr	r3, [r3, #0]
 800356a:	f003 0301 	and.w	r3, r3, #1
 800356e:	2b00      	cmp	r3, #0
 8003570:	d1f2      	bne.n	8003558 <HAL_DMA_IRQHandler+0x2cc>
 8003572:	e000      	b.n	8003576 <HAL_DMA_IRQHandler+0x2ea>
          break;
 8003574:	bf00      	nop

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8003576:	687b      	ldr	r3, [r7, #4]
 8003578:	2201      	movs	r2, #1
 800357a:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 800357e:	687b      	ldr	r3, [r7, #4]
 8003580:	2200      	movs	r2, #0
 8003582:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    }

    if(hdma->XferErrorCallback != NULL)
 8003586:	687b      	ldr	r3, [r7, #4]
 8003588:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800358a:	2b00      	cmp	r3, #0
 800358c:	d005      	beq.n	800359a <HAL_DMA_IRQHandler+0x30e>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 800358e:	687b      	ldr	r3, [r7, #4]
 8003590:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003592:	6878      	ldr	r0, [r7, #4]
 8003594:	4798      	blx	r3
 8003596:	e000      	b.n	800359a <HAL_DMA_IRQHandler+0x30e>
        return;
 8003598:	bf00      	nop
    }
  }
}
 800359a:	3718      	adds	r7, #24
 800359c:	46bd      	mov	sp, r7
 800359e:	bd80      	pop	{r7, pc}

080035a0 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 80035a0:	b480      	push	{r7}
 80035a2:	b085      	sub	sp, #20
 80035a4:	af00      	add	r7, sp, #0
 80035a6:	60f8      	str	r0, [r7, #12]
 80035a8:	60b9      	str	r1, [r7, #8]
 80035aa:	607a      	str	r2, [r7, #4]
 80035ac:	603b      	str	r3, [r7, #0]
  /* Clear DBM bit */
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 80035ae:	68fb      	ldr	r3, [r7, #12]
 80035b0:	681b      	ldr	r3, [r3, #0]
 80035b2:	681a      	ldr	r2, [r3, #0]
 80035b4:	68fb      	ldr	r3, [r7, #12]
 80035b6:	681b      	ldr	r3, [r3, #0]
 80035b8:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 80035bc:	601a      	str	r2, [r3, #0]

  /* Configure DMA Stream data length */
  hdma->Instance->NDTR = DataLength;
 80035be:	68fb      	ldr	r3, [r7, #12]
 80035c0:	681b      	ldr	r3, [r3, #0]
 80035c2:	683a      	ldr	r2, [r7, #0]
 80035c4:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 80035c6:	68fb      	ldr	r3, [r7, #12]
 80035c8:	689b      	ldr	r3, [r3, #8]
 80035ca:	2b40      	cmp	r3, #64	; 0x40
 80035cc:	d108      	bne.n	80035e0 <DMA_SetConfig+0x40>
  {
    /* Configure DMA Stream destination address */
    hdma->Instance->PAR = DstAddress;
 80035ce:	68fb      	ldr	r3, [r7, #12]
 80035d0:	681b      	ldr	r3, [r3, #0]
 80035d2:	687a      	ldr	r2, [r7, #4]
 80035d4:	609a      	str	r2, [r3, #8]

    /* Configure DMA Stream source address */
    hdma->Instance->M0AR = SrcAddress;
 80035d6:	68fb      	ldr	r3, [r7, #12]
 80035d8:	681b      	ldr	r3, [r3, #0]
 80035da:	68ba      	ldr	r2, [r7, #8]
 80035dc:	60da      	str	r2, [r3, #12]
    hdma->Instance->PAR = SrcAddress;

    /* Configure DMA Stream destination address */
    hdma->Instance->M0AR = DstAddress;
  }
}
 80035de:	e007      	b.n	80035f0 <DMA_SetConfig+0x50>
    hdma->Instance->PAR = SrcAddress;
 80035e0:	68fb      	ldr	r3, [r7, #12]
 80035e2:	681b      	ldr	r3, [r3, #0]
 80035e4:	68ba      	ldr	r2, [r7, #8]
 80035e6:	609a      	str	r2, [r3, #8]
    hdma->Instance->M0AR = DstAddress;
 80035e8:	68fb      	ldr	r3, [r7, #12]
 80035ea:	681b      	ldr	r3, [r3, #0]
 80035ec:	687a      	ldr	r2, [r7, #4]
 80035ee:	60da      	str	r2, [r3, #12]
}
 80035f0:	bf00      	nop
 80035f2:	3714      	adds	r7, #20
 80035f4:	46bd      	mov	sp, r7
 80035f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80035fa:	4770      	bx	lr

080035fc <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 80035fc:	b480      	push	{r7}
 80035fe:	b085      	sub	sp, #20
 8003600:	af00      	add	r7, sp, #0
 8003602:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 8003604:	687b      	ldr	r3, [r7, #4]
 8003606:	681b      	ldr	r3, [r3, #0]
 8003608:	b2db      	uxtb	r3, r3
 800360a:	3b10      	subs	r3, #16
 800360c:	4a14      	ldr	r2, [pc, #80]	; (8003660 <DMA_CalcBaseAndBitshift+0x64>)
 800360e:	fba2 2303 	umull	r2, r3, r2, r3
 8003612:	091b      	lsrs	r3, r3, #4
 8003614:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 8003616:	4a13      	ldr	r2, [pc, #76]	; (8003664 <DMA_CalcBaseAndBitshift+0x68>)
 8003618:	68fb      	ldr	r3, [r7, #12]
 800361a:	4413      	add	r3, r2
 800361c:	781b      	ldrb	r3, [r3, #0]
 800361e:	461a      	mov	r2, r3
 8003620:	687b      	ldr	r3, [r7, #4]
 8003622:	65da      	str	r2, [r3, #92]	; 0x5c
  
  if (stream_number > 3U)
 8003624:	68fb      	ldr	r3, [r7, #12]
 8003626:	2b03      	cmp	r3, #3
 8003628:	d909      	bls.n	800363e <DMA_CalcBaseAndBitshift+0x42>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 800362a:	687b      	ldr	r3, [r7, #4]
 800362c:	681b      	ldr	r3, [r3, #0]
 800362e:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 8003632:	f023 0303 	bic.w	r3, r3, #3
 8003636:	1d1a      	adds	r2, r3, #4
 8003638:	687b      	ldr	r3, [r7, #4]
 800363a:	659a      	str	r2, [r3, #88]	; 0x58
 800363c:	e007      	b.n	800364e <DMA_CalcBaseAndBitshift+0x52>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 800363e:	687b      	ldr	r3, [r7, #4]
 8003640:	681b      	ldr	r3, [r3, #0]
 8003642:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 8003646:	f023 0303 	bic.w	r3, r3, #3
 800364a:	687a      	ldr	r2, [r7, #4]
 800364c:	6593      	str	r3, [r2, #88]	; 0x58
  }
  
  return hdma->StreamBaseAddress;
 800364e:	687b      	ldr	r3, [r7, #4]
 8003650:	6d9b      	ldr	r3, [r3, #88]	; 0x58
}
 8003652:	4618      	mov	r0, r3
 8003654:	3714      	adds	r7, #20
 8003656:	46bd      	mov	sp, r7
 8003658:	f85d 7b04 	ldr.w	r7, [sp], #4
 800365c:	4770      	bx	lr
 800365e:	bf00      	nop
 8003660:	aaaaaaab 	.word	0xaaaaaaab
 8003664:	08009364 	.word	0x08009364

08003668 <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 8003668:	b480      	push	{r7}
 800366a:	b085      	sub	sp, #20
 800366c:	af00      	add	r7, sp, #0
 800366e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8003670:	2300      	movs	r3, #0
 8003672:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 8003674:	687b      	ldr	r3, [r7, #4]
 8003676:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003678:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 800367a:	687b      	ldr	r3, [r7, #4]
 800367c:	699b      	ldr	r3, [r3, #24]
 800367e:	2b00      	cmp	r3, #0
 8003680:	d11f      	bne.n	80036c2 <DMA_CheckFifoParam+0x5a>
  {
    switch (tmp)
 8003682:	68bb      	ldr	r3, [r7, #8]
 8003684:	2b03      	cmp	r3, #3
 8003686:	d856      	bhi.n	8003736 <DMA_CheckFifoParam+0xce>
 8003688:	a201      	add	r2, pc, #4	; (adr r2, 8003690 <DMA_CheckFifoParam+0x28>)
 800368a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800368e:	bf00      	nop
 8003690:	080036a1 	.word	0x080036a1
 8003694:	080036b3 	.word	0x080036b3
 8003698:	080036a1 	.word	0x080036a1
 800369c:	08003737 	.word	0x08003737
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 80036a0:	687b      	ldr	r3, [r7, #4]
 80036a2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80036a4:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 80036a8:	2b00      	cmp	r3, #0
 80036aa:	d046      	beq.n	800373a <DMA_CheckFifoParam+0xd2>
      {
        status = HAL_ERROR;
 80036ac:	2301      	movs	r3, #1
 80036ae:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80036b0:	e043      	b.n	800373a <DMA_CheckFifoParam+0xd2>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 80036b2:	687b      	ldr	r3, [r7, #4]
 80036b4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80036b6:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 80036ba:	d140      	bne.n	800373e <DMA_CheckFifoParam+0xd6>
      {
        status = HAL_ERROR;
 80036bc:	2301      	movs	r3, #1
 80036be:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80036c0:	e03d      	b.n	800373e <DMA_CheckFifoParam+0xd6>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 80036c2:	687b      	ldr	r3, [r7, #4]
 80036c4:	699b      	ldr	r3, [r3, #24]
 80036c6:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80036ca:	d121      	bne.n	8003710 <DMA_CheckFifoParam+0xa8>
  {
    switch (tmp)
 80036cc:	68bb      	ldr	r3, [r7, #8]
 80036ce:	2b03      	cmp	r3, #3
 80036d0:	d837      	bhi.n	8003742 <DMA_CheckFifoParam+0xda>
 80036d2:	a201      	add	r2, pc, #4	; (adr r2, 80036d8 <DMA_CheckFifoParam+0x70>)
 80036d4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80036d8:	080036e9 	.word	0x080036e9
 80036dc:	080036ef 	.word	0x080036ef
 80036e0:	080036e9 	.word	0x080036e9
 80036e4:	08003701 	.word	0x08003701
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 80036e8:	2301      	movs	r3, #1
 80036ea:	73fb      	strb	r3, [r7, #15]
      break;
 80036ec:	e030      	b.n	8003750 <DMA_CheckFifoParam+0xe8>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 80036ee:	687b      	ldr	r3, [r7, #4]
 80036f0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80036f2:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 80036f6:	2b00      	cmp	r3, #0
 80036f8:	d025      	beq.n	8003746 <DMA_CheckFifoParam+0xde>
      {
        status = HAL_ERROR;
 80036fa:	2301      	movs	r3, #1
 80036fc:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80036fe:	e022      	b.n	8003746 <DMA_CheckFifoParam+0xde>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8003700:	687b      	ldr	r3, [r7, #4]
 8003702:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003704:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 8003708:	d11f      	bne.n	800374a <DMA_CheckFifoParam+0xe2>
      {
        status = HAL_ERROR;
 800370a:	2301      	movs	r3, #1
 800370c:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 800370e:	e01c      	b.n	800374a <DMA_CheckFifoParam+0xe2>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 8003710:	68bb      	ldr	r3, [r7, #8]
 8003712:	2b02      	cmp	r3, #2
 8003714:	d903      	bls.n	800371e <DMA_CheckFifoParam+0xb6>
 8003716:	68bb      	ldr	r3, [r7, #8]
 8003718:	2b03      	cmp	r3, #3
 800371a:	d003      	beq.n	8003724 <DMA_CheckFifoParam+0xbc>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 800371c:	e018      	b.n	8003750 <DMA_CheckFifoParam+0xe8>
      status = HAL_ERROR;
 800371e:	2301      	movs	r3, #1
 8003720:	73fb      	strb	r3, [r7, #15]
      break;
 8003722:	e015      	b.n	8003750 <DMA_CheckFifoParam+0xe8>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8003724:	687b      	ldr	r3, [r7, #4]
 8003726:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003728:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 800372c:	2b00      	cmp	r3, #0
 800372e:	d00e      	beq.n	800374e <DMA_CheckFifoParam+0xe6>
        status = HAL_ERROR;
 8003730:	2301      	movs	r3, #1
 8003732:	73fb      	strb	r3, [r7, #15]
      break;
 8003734:	e00b      	b.n	800374e <DMA_CheckFifoParam+0xe6>
      break;
 8003736:	bf00      	nop
 8003738:	e00a      	b.n	8003750 <DMA_CheckFifoParam+0xe8>
      break;
 800373a:	bf00      	nop
 800373c:	e008      	b.n	8003750 <DMA_CheckFifoParam+0xe8>
      break;
 800373e:	bf00      	nop
 8003740:	e006      	b.n	8003750 <DMA_CheckFifoParam+0xe8>
      break;
 8003742:	bf00      	nop
 8003744:	e004      	b.n	8003750 <DMA_CheckFifoParam+0xe8>
      break;
 8003746:	bf00      	nop
 8003748:	e002      	b.n	8003750 <DMA_CheckFifoParam+0xe8>
      break;   
 800374a:	bf00      	nop
 800374c:	e000      	b.n	8003750 <DMA_CheckFifoParam+0xe8>
      break;
 800374e:	bf00      	nop
    }
  } 
  
  return status; 
 8003750:	7bfb      	ldrb	r3, [r7, #15]
}
 8003752:	4618      	mov	r0, r3
 8003754:	3714      	adds	r7, #20
 8003756:	46bd      	mov	sp, r7
 8003758:	f85d 7b04 	ldr.w	r7, [sp], #4
 800375c:	4770      	bx	lr
 800375e:	bf00      	nop

08003760 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8003760:	b480      	push	{r7}
 8003762:	b089      	sub	sp, #36	; 0x24
 8003764:	af00      	add	r7, sp, #0
 8003766:	6078      	str	r0, [r7, #4]
 8003768:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 800376a:	2300      	movs	r3, #0
 800376c:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 800376e:	2300      	movs	r3, #0
 8003770:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8003772:	2300      	movs	r3, #0
 8003774:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8003776:	2300      	movs	r3, #0
 8003778:	61fb      	str	r3, [r7, #28]
 800377a:	e165      	b.n	8003a48 <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 800377c:	2201      	movs	r2, #1
 800377e:	69fb      	ldr	r3, [r7, #28]
 8003780:	fa02 f303 	lsl.w	r3, r2, r3
 8003784:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8003786:	683b      	ldr	r3, [r7, #0]
 8003788:	681b      	ldr	r3, [r3, #0]
 800378a:	697a      	ldr	r2, [r7, #20]
 800378c:	4013      	ands	r3, r2
 800378e:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8003790:	693a      	ldr	r2, [r7, #16]
 8003792:	697b      	ldr	r3, [r7, #20]
 8003794:	429a      	cmp	r2, r3
 8003796:	f040 8154 	bne.w	8003a42 <HAL_GPIO_Init+0x2e2>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 800379a:	683b      	ldr	r3, [r7, #0]
 800379c:	685b      	ldr	r3, [r3, #4]
 800379e:	f003 0303 	and.w	r3, r3, #3
 80037a2:	2b01      	cmp	r3, #1
 80037a4:	d005      	beq.n	80037b2 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80037a6:	683b      	ldr	r3, [r7, #0]
 80037a8:	685b      	ldr	r3, [r3, #4]
 80037aa:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 80037ae:	2b02      	cmp	r3, #2
 80037b0:	d130      	bne.n	8003814 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 80037b2:	687b      	ldr	r3, [r7, #4]
 80037b4:	689b      	ldr	r3, [r3, #8]
 80037b6:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 80037b8:	69fb      	ldr	r3, [r7, #28]
 80037ba:	005b      	lsls	r3, r3, #1
 80037bc:	2203      	movs	r2, #3
 80037be:	fa02 f303 	lsl.w	r3, r2, r3
 80037c2:	43db      	mvns	r3, r3
 80037c4:	69ba      	ldr	r2, [r7, #24]
 80037c6:	4013      	ands	r3, r2
 80037c8:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 80037ca:	683b      	ldr	r3, [r7, #0]
 80037cc:	68da      	ldr	r2, [r3, #12]
 80037ce:	69fb      	ldr	r3, [r7, #28]
 80037d0:	005b      	lsls	r3, r3, #1
 80037d2:	fa02 f303 	lsl.w	r3, r2, r3
 80037d6:	69ba      	ldr	r2, [r7, #24]
 80037d8:	4313      	orrs	r3, r2
 80037da:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 80037dc:	687b      	ldr	r3, [r7, #4]
 80037de:	69ba      	ldr	r2, [r7, #24]
 80037e0:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80037e2:	687b      	ldr	r3, [r7, #4]
 80037e4:	685b      	ldr	r3, [r3, #4]
 80037e6:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 80037e8:	2201      	movs	r2, #1
 80037ea:	69fb      	ldr	r3, [r7, #28]
 80037ec:	fa02 f303 	lsl.w	r3, r2, r3
 80037f0:	43db      	mvns	r3, r3
 80037f2:	69ba      	ldr	r2, [r7, #24]
 80037f4:	4013      	ands	r3, r2
 80037f6:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80037f8:	683b      	ldr	r3, [r7, #0]
 80037fa:	685b      	ldr	r3, [r3, #4]
 80037fc:	091b      	lsrs	r3, r3, #4
 80037fe:	f003 0201 	and.w	r2, r3, #1
 8003802:	69fb      	ldr	r3, [r7, #28]
 8003804:	fa02 f303 	lsl.w	r3, r2, r3
 8003808:	69ba      	ldr	r2, [r7, #24]
 800380a:	4313      	orrs	r3, r2
 800380c:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 800380e:	687b      	ldr	r3, [r7, #4]
 8003810:	69ba      	ldr	r2, [r7, #24]
 8003812:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8003814:	683b      	ldr	r3, [r7, #0]
 8003816:	685b      	ldr	r3, [r3, #4]
 8003818:	f003 0303 	and.w	r3, r3, #3
 800381c:	2b03      	cmp	r3, #3
 800381e:	d017      	beq.n	8003850 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8003820:	687b      	ldr	r3, [r7, #4]
 8003822:	68db      	ldr	r3, [r3, #12]
 8003824:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8003826:	69fb      	ldr	r3, [r7, #28]
 8003828:	005b      	lsls	r3, r3, #1
 800382a:	2203      	movs	r2, #3
 800382c:	fa02 f303 	lsl.w	r3, r2, r3
 8003830:	43db      	mvns	r3, r3
 8003832:	69ba      	ldr	r2, [r7, #24]
 8003834:	4013      	ands	r3, r2
 8003836:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8003838:	683b      	ldr	r3, [r7, #0]
 800383a:	689a      	ldr	r2, [r3, #8]
 800383c:	69fb      	ldr	r3, [r7, #28]
 800383e:	005b      	lsls	r3, r3, #1
 8003840:	fa02 f303 	lsl.w	r3, r2, r3
 8003844:	69ba      	ldr	r2, [r7, #24]
 8003846:	4313      	orrs	r3, r2
 8003848:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 800384a:	687b      	ldr	r3, [r7, #4]
 800384c:	69ba      	ldr	r2, [r7, #24]
 800384e:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8003850:	683b      	ldr	r3, [r7, #0]
 8003852:	685b      	ldr	r3, [r3, #4]
 8003854:	f003 0303 	and.w	r3, r3, #3
 8003858:	2b02      	cmp	r3, #2
 800385a:	d123      	bne.n	80038a4 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 800385c:	69fb      	ldr	r3, [r7, #28]
 800385e:	08da      	lsrs	r2, r3, #3
 8003860:	687b      	ldr	r3, [r7, #4]
 8003862:	3208      	adds	r2, #8
 8003864:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8003868:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 800386a:	69fb      	ldr	r3, [r7, #28]
 800386c:	f003 0307 	and.w	r3, r3, #7
 8003870:	009b      	lsls	r3, r3, #2
 8003872:	220f      	movs	r2, #15
 8003874:	fa02 f303 	lsl.w	r3, r2, r3
 8003878:	43db      	mvns	r3, r3
 800387a:	69ba      	ldr	r2, [r7, #24]
 800387c:	4013      	ands	r3, r2
 800387e:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8003880:	683b      	ldr	r3, [r7, #0]
 8003882:	691a      	ldr	r2, [r3, #16]
 8003884:	69fb      	ldr	r3, [r7, #28]
 8003886:	f003 0307 	and.w	r3, r3, #7
 800388a:	009b      	lsls	r3, r3, #2
 800388c:	fa02 f303 	lsl.w	r3, r2, r3
 8003890:	69ba      	ldr	r2, [r7, #24]
 8003892:	4313      	orrs	r3, r2
 8003894:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8003896:	69fb      	ldr	r3, [r7, #28]
 8003898:	08da      	lsrs	r2, r3, #3
 800389a:	687b      	ldr	r3, [r7, #4]
 800389c:	3208      	adds	r2, #8
 800389e:	69b9      	ldr	r1, [r7, #24]
 80038a0:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80038a4:	687b      	ldr	r3, [r7, #4]
 80038a6:	681b      	ldr	r3, [r3, #0]
 80038a8:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 80038aa:	69fb      	ldr	r3, [r7, #28]
 80038ac:	005b      	lsls	r3, r3, #1
 80038ae:	2203      	movs	r2, #3
 80038b0:	fa02 f303 	lsl.w	r3, r2, r3
 80038b4:	43db      	mvns	r3, r3
 80038b6:	69ba      	ldr	r2, [r7, #24]
 80038b8:	4013      	ands	r3, r2
 80038ba:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80038bc:	683b      	ldr	r3, [r7, #0]
 80038be:	685b      	ldr	r3, [r3, #4]
 80038c0:	f003 0203 	and.w	r2, r3, #3
 80038c4:	69fb      	ldr	r3, [r7, #28]
 80038c6:	005b      	lsls	r3, r3, #1
 80038c8:	fa02 f303 	lsl.w	r3, r2, r3
 80038cc:	69ba      	ldr	r2, [r7, #24]
 80038ce:	4313      	orrs	r3, r2
 80038d0:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 80038d2:	687b      	ldr	r3, [r7, #4]
 80038d4:	69ba      	ldr	r2, [r7, #24]
 80038d6:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 80038d8:	683b      	ldr	r3, [r7, #0]
 80038da:	685b      	ldr	r3, [r3, #4]
 80038dc:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 80038e0:	2b00      	cmp	r3, #0
 80038e2:	f000 80ae 	beq.w	8003a42 <HAL_GPIO_Init+0x2e2>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80038e6:	2300      	movs	r3, #0
 80038e8:	60fb      	str	r3, [r7, #12]
 80038ea:	4b5d      	ldr	r3, [pc, #372]	; (8003a60 <HAL_GPIO_Init+0x300>)
 80038ec:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80038ee:	4a5c      	ldr	r2, [pc, #368]	; (8003a60 <HAL_GPIO_Init+0x300>)
 80038f0:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80038f4:	6453      	str	r3, [r2, #68]	; 0x44
 80038f6:	4b5a      	ldr	r3, [pc, #360]	; (8003a60 <HAL_GPIO_Init+0x300>)
 80038f8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80038fa:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80038fe:	60fb      	str	r3, [r7, #12]
 8003900:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8003902:	4a58      	ldr	r2, [pc, #352]	; (8003a64 <HAL_GPIO_Init+0x304>)
 8003904:	69fb      	ldr	r3, [r7, #28]
 8003906:	089b      	lsrs	r3, r3, #2
 8003908:	3302      	adds	r3, #2
 800390a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800390e:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8003910:	69fb      	ldr	r3, [r7, #28]
 8003912:	f003 0303 	and.w	r3, r3, #3
 8003916:	009b      	lsls	r3, r3, #2
 8003918:	220f      	movs	r2, #15
 800391a:	fa02 f303 	lsl.w	r3, r2, r3
 800391e:	43db      	mvns	r3, r3
 8003920:	69ba      	ldr	r2, [r7, #24]
 8003922:	4013      	ands	r3, r2
 8003924:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8003926:	687b      	ldr	r3, [r7, #4]
 8003928:	4a4f      	ldr	r2, [pc, #316]	; (8003a68 <HAL_GPIO_Init+0x308>)
 800392a:	4293      	cmp	r3, r2
 800392c:	d025      	beq.n	800397a <HAL_GPIO_Init+0x21a>
 800392e:	687b      	ldr	r3, [r7, #4]
 8003930:	4a4e      	ldr	r2, [pc, #312]	; (8003a6c <HAL_GPIO_Init+0x30c>)
 8003932:	4293      	cmp	r3, r2
 8003934:	d01f      	beq.n	8003976 <HAL_GPIO_Init+0x216>
 8003936:	687b      	ldr	r3, [r7, #4]
 8003938:	4a4d      	ldr	r2, [pc, #308]	; (8003a70 <HAL_GPIO_Init+0x310>)
 800393a:	4293      	cmp	r3, r2
 800393c:	d019      	beq.n	8003972 <HAL_GPIO_Init+0x212>
 800393e:	687b      	ldr	r3, [r7, #4]
 8003940:	4a4c      	ldr	r2, [pc, #304]	; (8003a74 <HAL_GPIO_Init+0x314>)
 8003942:	4293      	cmp	r3, r2
 8003944:	d013      	beq.n	800396e <HAL_GPIO_Init+0x20e>
 8003946:	687b      	ldr	r3, [r7, #4]
 8003948:	4a4b      	ldr	r2, [pc, #300]	; (8003a78 <HAL_GPIO_Init+0x318>)
 800394a:	4293      	cmp	r3, r2
 800394c:	d00d      	beq.n	800396a <HAL_GPIO_Init+0x20a>
 800394e:	687b      	ldr	r3, [r7, #4]
 8003950:	4a4a      	ldr	r2, [pc, #296]	; (8003a7c <HAL_GPIO_Init+0x31c>)
 8003952:	4293      	cmp	r3, r2
 8003954:	d007      	beq.n	8003966 <HAL_GPIO_Init+0x206>
 8003956:	687b      	ldr	r3, [r7, #4]
 8003958:	4a49      	ldr	r2, [pc, #292]	; (8003a80 <HAL_GPIO_Init+0x320>)
 800395a:	4293      	cmp	r3, r2
 800395c:	d101      	bne.n	8003962 <HAL_GPIO_Init+0x202>
 800395e:	2306      	movs	r3, #6
 8003960:	e00c      	b.n	800397c <HAL_GPIO_Init+0x21c>
 8003962:	2307      	movs	r3, #7
 8003964:	e00a      	b.n	800397c <HAL_GPIO_Init+0x21c>
 8003966:	2305      	movs	r3, #5
 8003968:	e008      	b.n	800397c <HAL_GPIO_Init+0x21c>
 800396a:	2304      	movs	r3, #4
 800396c:	e006      	b.n	800397c <HAL_GPIO_Init+0x21c>
 800396e:	2303      	movs	r3, #3
 8003970:	e004      	b.n	800397c <HAL_GPIO_Init+0x21c>
 8003972:	2302      	movs	r3, #2
 8003974:	e002      	b.n	800397c <HAL_GPIO_Init+0x21c>
 8003976:	2301      	movs	r3, #1
 8003978:	e000      	b.n	800397c <HAL_GPIO_Init+0x21c>
 800397a:	2300      	movs	r3, #0
 800397c:	69fa      	ldr	r2, [r7, #28]
 800397e:	f002 0203 	and.w	r2, r2, #3
 8003982:	0092      	lsls	r2, r2, #2
 8003984:	4093      	lsls	r3, r2
 8003986:	69ba      	ldr	r2, [r7, #24]
 8003988:	4313      	orrs	r3, r2
 800398a:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 800398c:	4935      	ldr	r1, [pc, #212]	; (8003a64 <HAL_GPIO_Init+0x304>)
 800398e:	69fb      	ldr	r3, [r7, #28]
 8003990:	089b      	lsrs	r3, r3, #2
 8003992:	3302      	adds	r3, #2
 8003994:	69ba      	ldr	r2, [r7, #24]
 8003996:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 800399a:	4b3a      	ldr	r3, [pc, #232]	; (8003a84 <HAL_GPIO_Init+0x324>)
 800399c:	681b      	ldr	r3, [r3, #0]
 800399e:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80039a0:	693b      	ldr	r3, [r7, #16]
 80039a2:	43db      	mvns	r3, r3
 80039a4:	69ba      	ldr	r2, [r7, #24]
 80039a6:	4013      	ands	r3, r2
 80039a8:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 80039aa:	683b      	ldr	r3, [r7, #0]
 80039ac:	685b      	ldr	r3, [r3, #4]
 80039ae:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80039b2:	2b00      	cmp	r3, #0
 80039b4:	d003      	beq.n	80039be <HAL_GPIO_Init+0x25e>
        {
          temp |= iocurrent;
 80039b6:	69ba      	ldr	r2, [r7, #24]
 80039b8:	693b      	ldr	r3, [r7, #16]
 80039ba:	4313      	orrs	r3, r2
 80039bc:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 80039be:	4a31      	ldr	r2, [pc, #196]	; (8003a84 <HAL_GPIO_Init+0x324>)
 80039c0:	69bb      	ldr	r3, [r7, #24]
 80039c2:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR;
 80039c4:	4b2f      	ldr	r3, [pc, #188]	; (8003a84 <HAL_GPIO_Init+0x324>)
 80039c6:	685b      	ldr	r3, [r3, #4]
 80039c8:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80039ca:	693b      	ldr	r3, [r7, #16]
 80039cc:	43db      	mvns	r3, r3
 80039ce:	69ba      	ldr	r2, [r7, #24]
 80039d0:	4013      	ands	r3, r2
 80039d2:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 80039d4:	683b      	ldr	r3, [r7, #0]
 80039d6:	685b      	ldr	r3, [r3, #4]
 80039d8:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80039dc:	2b00      	cmp	r3, #0
 80039de:	d003      	beq.n	80039e8 <HAL_GPIO_Init+0x288>
        {
          temp |= iocurrent;
 80039e0:	69ba      	ldr	r2, [r7, #24]
 80039e2:	693b      	ldr	r3, [r7, #16]
 80039e4:	4313      	orrs	r3, r2
 80039e6:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 80039e8:	4a26      	ldr	r2, [pc, #152]	; (8003a84 <HAL_GPIO_Init+0x324>)
 80039ea:	69bb      	ldr	r3, [r7, #24]
 80039ec:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 80039ee:	4b25      	ldr	r3, [pc, #148]	; (8003a84 <HAL_GPIO_Init+0x324>)
 80039f0:	689b      	ldr	r3, [r3, #8]
 80039f2:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80039f4:	693b      	ldr	r3, [r7, #16]
 80039f6:	43db      	mvns	r3, r3
 80039f8:	69ba      	ldr	r2, [r7, #24]
 80039fa:	4013      	ands	r3, r2
 80039fc:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 80039fe:	683b      	ldr	r3, [r7, #0]
 8003a00:	685b      	ldr	r3, [r3, #4]
 8003a02:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8003a06:	2b00      	cmp	r3, #0
 8003a08:	d003      	beq.n	8003a12 <HAL_GPIO_Init+0x2b2>
        {
          temp |= iocurrent;
 8003a0a:	69ba      	ldr	r2, [r7, #24]
 8003a0c:	693b      	ldr	r3, [r7, #16]
 8003a0e:	4313      	orrs	r3, r2
 8003a10:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8003a12:	4a1c      	ldr	r2, [pc, #112]	; (8003a84 <HAL_GPIO_Init+0x324>)
 8003a14:	69bb      	ldr	r3, [r7, #24]
 8003a16:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8003a18:	4b1a      	ldr	r3, [pc, #104]	; (8003a84 <HAL_GPIO_Init+0x324>)
 8003a1a:	68db      	ldr	r3, [r3, #12]
 8003a1c:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003a1e:	693b      	ldr	r3, [r7, #16]
 8003a20:	43db      	mvns	r3, r3
 8003a22:	69ba      	ldr	r2, [r7, #24]
 8003a24:	4013      	ands	r3, r2
 8003a26:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8003a28:	683b      	ldr	r3, [r7, #0]
 8003a2a:	685b      	ldr	r3, [r3, #4]
 8003a2c:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8003a30:	2b00      	cmp	r3, #0
 8003a32:	d003      	beq.n	8003a3c <HAL_GPIO_Init+0x2dc>
        {
          temp |= iocurrent;
 8003a34:	69ba      	ldr	r2, [r7, #24]
 8003a36:	693b      	ldr	r3, [r7, #16]
 8003a38:	4313      	orrs	r3, r2
 8003a3a:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8003a3c:	4a11      	ldr	r2, [pc, #68]	; (8003a84 <HAL_GPIO_Init+0x324>)
 8003a3e:	69bb      	ldr	r3, [r7, #24]
 8003a40:	60d3      	str	r3, [r2, #12]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8003a42:	69fb      	ldr	r3, [r7, #28]
 8003a44:	3301      	adds	r3, #1
 8003a46:	61fb      	str	r3, [r7, #28]
 8003a48:	69fb      	ldr	r3, [r7, #28]
 8003a4a:	2b0f      	cmp	r3, #15
 8003a4c:	f67f ae96 	bls.w	800377c <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8003a50:	bf00      	nop
 8003a52:	bf00      	nop
 8003a54:	3724      	adds	r7, #36	; 0x24
 8003a56:	46bd      	mov	sp, r7
 8003a58:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a5c:	4770      	bx	lr
 8003a5e:	bf00      	nop
 8003a60:	40023800 	.word	0x40023800
 8003a64:	40013800 	.word	0x40013800
 8003a68:	40020000 	.word	0x40020000
 8003a6c:	40020400 	.word	0x40020400
 8003a70:	40020800 	.word	0x40020800
 8003a74:	40020c00 	.word	0x40020c00
 8003a78:	40021000 	.word	0x40021000
 8003a7c:	40021400 	.word	0x40021400
 8003a80:	40021800 	.word	0x40021800
 8003a84:	40013c00 	.word	0x40013c00

08003a88 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8003a88:	b480      	push	{r7}
 8003a8a:	b083      	sub	sp, #12
 8003a8c:	af00      	add	r7, sp, #0
 8003a8e:	6078      	str	r0, [r7, #4]
 8003a90:	460b      	mov	r3, r1
 8003a92:	807b      	strh	r3, [r7, #2]
 8003a94:	4613      	mov	r3, r2
 8003a96:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8003a98:	787b      	ldrb	r3, [r7, #1]
 8003a9a:	2b00      	cmp	r3, #0
 8003a9c:	d003      	beq.n	8003aa6 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8003a9e:	887a      	ldrh	r2, [r7, #2]
 8003aa0:	687b      	ldr	r3, [r7, #4]
 8003aa2:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8003aa4:	e003      	b.n	8003aae <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8003aa6:	887b      	ldrh	r3, [r7, #2]
 8003aa8:	041a      	lsls	r2, r3, #16
 8003aaa:	687b      	ldr	r3, [r7, #4]
 8003aac:	619a      	str	r2, [r3, #24]
}
 8003aae:	bf00      	nop
 8003ab0:	370c      	adds	r7, #12
 8003ab2:	46bd      	mov	sp, r7
 8003ab4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ab8:	4770      	bx	lr

08003aba <HAL_GPIO_TogglePin>:
  *                      x can be (A..I) to select the GPIO peripheral for STM32F40XX and STM32F427X devices.
  * @param  GPIO_Pin Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8003aba:	b480      	push	{r7}
 8003abc:	b085      	sub	sp, #20
 8003abe:	af00      	add	r7, sp, #0
 8003ac0:	6078      	str	r0, [r7, #4]
 8003ac2:	460b      	mov	r3, r1
 8003ac4:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Ouput Data Register value */
  odr = GPIOx->ODR;
 8003ac6:	687b      	ldr	r3, [r7, #4]
 8003ac8:	695b      	ldr	r3, [r3, #20]
 8003aca:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8003acc:	887a      	ldrh	r2, [r7, #2]
 8003ace:	68fb      	ldr	r3, [r7, #12]
 8003ad0:	4013      	ands	r3, r2
 8003ad2:	041a      	lsls	r2, r3, #16
 8003ad4:	68fb      	ldr	r3, [r7, #12]
 8003ad6:	43d9      	mvns	r1, r3
 8003ad8:	887b      	ldrh	r3, [r7, #2]
 8003ada:	400b      	ands	r3, r1
 8003adc:	431a      	orrs	r2, r3
 8003ade:	687b      	ldr	r3, [r7, #4]
 8003ae0:	619a      	str	r2, [r3, #24]
}
 8003ae2:	bf00      	nop
 8003ae4:	3714      	adds	r7, #20
 8003ae6:	46bd      	mov	sp, r7
 8003ae8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003aec:	4770      	bx	lr
	...

08003af0 <HAL_PWREx_EnableOverDrive>:
  *         During the Over-drive switch activation, no peripheral clocks should be enabled.   
  *         The peripheral clocks must be enabled once the Over-drive mode is activated.   
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PWREx_EnableOverDrive(void)
{
 8003af0:	b580      	push	{r7, lr}
 8003af2:	b082      	sub	sp, #8
 8003af4:	af00      	add	r7, sp, #0
  uint32_t tickstart = 0U;
 8003af6:	2300      	movs	r3, #0
 8003af8:	607b      	str	r3, [r7, #4]

  __HAL_RCC_PWR_CLK_ENABLE();
 8003afa:	2300      	movs	r3, #0
 8003afc:	603b      	str	r3, [r7, #0]
 8003afe:	4b20      	ldr	r3, [pc, #128]	; (8003b80 <HAL_PWREx_EnableOverDrive+0x90>)
 8003b00:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003b02:	4a1f      	ldr	r2, [pc, #124]	; (8003b80 <HAL_PWREx_EnableOverDrive+0x90>)
 8003b04:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8003b08:	6413      	str	r3, [r2, #64]	; 0x40
 8003b0a:	4b1d      	ldr	r3, [pc, #116]	; (8003b80 <HAL_PWREx_EnableOverDrive+0x90>)
 8003b0c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003b0e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003b12:	603b      	str	r3, [r7, #0]
 8003b14:	683b      	ldr	r3, [r7, #0]
  
  /* Enable the Over-drive to extend the clock frequency to 180 Mhz */
  __HAL_PWR_OVERDRIVE_ENABLE();
 8003b16:	4b1b      	ldr	r3, [pc, #108]	; (8003b84 <HAL_PWREx_EnableOverDrive+0x94>)
 8003b18:	2201      	movs	r2, #1
 8003b1a:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8003b1c:	f7ff f8dc 	bl	8002cd8 <HAL_GetTick>
 8003b20:	6078      	str	r0, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 8003b22:	e009      	b.n	8003b38 <HAL_PWREx_EnableOverDrive+0x48>
  {
    if((HAL_GetTick() - tickstart) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 8003b24:	f7ff f8d8 	bl	8002cd8 <HAL_GetTick>
 8003b28:	4602      	mov	r2, r0
 8003b2a:	687b      	ldr	r3, [r7, #4]
 8003b2c:	1ad3      	subs	r3, r2, r3
 8003b2e:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8003b32:	d901      	bls.n	8003b38 <HAL_PWREx_EnableOverDrive+0x48>
    {
      return HAL_TIMEOUT;
 8003b34:	2303      	movs	r3, #3
 8003b36:	e01f      	b.n	8003b78 <HAL_PWREx_EnableOverDrive+0x88>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 8003b38:	4b13      	ldr	r3, [pc, #76]	; (8003b88 <HAL_PWREx_EnableOverDrive+0x98>)
 8003b3a:	685b      	ldr	r3, [r3, #4]
 8003b3c:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003b40:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8003b44:	d1ee      	bne.n	8003b24 <HAL_PWREx_EnableOverDrive+0x34>
    }
  }
  
  /* Enable the Over-drive switch */
  __HAL_PWR_OVERDRIVESWITCHING_ENABLE();
 8003b46:	4b11      	ldr	r3, [pc, #68]	; (8003b8c <HAL_PWREx_EnableOverDrive+0x9c>)
 8003b48:	2201      	movs	r2, #1
 8003b4a:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8003b4c:	f7ff f8c4 	bl	8002cd8 <HAL_GetTick>
 8003b50:	6078      	str	r0, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 8003b52:	e009      	b.n	8003b68 <HAL_PWREx_EnableOverDrive+0x78>
  {
    if((HAL_GetTick() - tickstart ) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 8003b54:	f7ff f8c0 	bl	8002cd8 <HAL_GetTick>
 8003b58:	4602      	mov	r2, r0
 8003b5a:	687b      	ldr	r3, [r7, #4]
 8003b5c:	1ad3      	subs	r3, r2, r3
 8003b5e:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8003b62:	d901      	bls.n	8003b68 <HAL_PWREx_EnableOverDrive+0x78>
    {
      return HAL_TIMEOUT;
 8003b64:	2303      	movs	r3, #3
 8003b66:	e007      	b.n	8003b78 <HAL_PWREx_EnableOverDrive+0x88>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 8003b68:	4b07      	ldr	r3, [pc, #28]	; (8003b88 <HAL_PWREx_EnableOverDrive+0x98>)
 8003b6a:	685b      	ldr	r3, [r3, #4]
 8003b6c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003b70:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8003b74:	d1ee      	bne.n	8003b54 <HAL_PWREx_EnableOverDrive+0x64>
    }
  } 
  return HAL_OK;
 8003b76:	2300      	movs	r3, #0
}
 8003b78:	4618      	mov	r0, r3
 8003b7a:	3708      	adds	r7, #8
 8003b7c:	46bd      	mov	sp, r7
 8003b7e:	bd80      	pop	{r7, pc}
 8003b80:	40023800 	.word	0x40023800
 8003b84:	420e0040 	.word	0x420e0040
 8003b88:	40007000 	.word	0x40007000
 8003b8c:	420e0044 	.word	0x420e0044

08003b90 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8003b90:	b580      	push	{r7, lr}
 8003b92:	b084      	sub	sp, #16
 8003b94:	af00      	add	r7, sp, #0
 8003b96:	6078      	str	r0, [r7, #4]
 8003b98:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8003b9a:	687b      	ldr	r3, [r7, #4]
 8003b9c:	2b00      	cmp	r3, #0
 8003b9e:	d101      	bne.n	8003ba4 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8003ba0:	2301      	movs	r3, #1
 8003ba2:	e0cc      	b.n	8003d3e <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8003ba4:	4b68      	ldr	r3, [pc, #416]	; (8003d48 <HAL_RCC_ClockConfig+0x1b8>)
 8003ba6:	681b      	ldr	r3, [r3, #0]
 8003ba8:	f003 030f 	and.w	r3, r3, #15
 8003bac:	683a      	ldr	r2, [r7, #0]
 8003bae:	429a      	cmp	r2, r3
 8003bb0:	d90c      	bls.n	8003bcc <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003bb2:	4b65      	ldr	r3, [pc, #404]	; (8003d48 <HAL_RCC_ClockConfig+0x1b8>)
 8003bb4:	683a      	ldr	r2, [r7, #0]
 8003bb6:	b2d2      	uxtb	r2, r2
 8003bb8:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8003bba:	4b63      	ldr	r3, [pc, #396]	; (8003d48 <HAL_RCC_ClockConfig+0x1b8>)
 8003bbc:	681b      	ldr	r3, [r3, #0]
 8003bbe:	f003 030f 	and.w	r3, r3, #15
 8003bc2:	683a      	ldr	r2, [r7, #0]
 8003bc4:	429a      	cmp	r2, r3
 8003bc6:	d001      	beq.n	8003bcc <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8003bc8:	2301      	movs	r3, #1
 8003bca:	e0b8      	b.n	8003d3e <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003bcc:	687b      	ldr	r3, [r7, #4]
 8003bce:	681b      	ldr	r3, [r3, #0]
 8003bd0:	f003 0302 	and.w	r3, r3, #2
 8003bd4:	2b00      	cmp	r3, #0
 8003bd6:	d020      	beq.n	8003c1a <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003bd8:	687b      	ldr	r3, [r7, #4]
 8003bda:	681b      	ldr	r3, [r3, #0]
 8003bdc:	f003 0304 	and.w	r3, r3, #4
 8003be0:	2b00      	cmp	r3, #0
 8003be2:	d005      	beq.n	8003bf0 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8003be4:	4b59      	ldr	r3, [pc, #356]	; (8003d4c <HAL_RCC_ClockConfig+0x1bc>)
 8003be6:	689b      	ldr	r3, [r3, #8]
 8003be8:	4a58      	ldr	r2, [pc, #352]	; (8003d4c <HAL_RCC_ClockConfig+0x1bc>)
 8003bea:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 8003bee:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003bf0:	687b      	ldr	r3, [r7, #4]
 8003bf2:	681b      	ldr	r3, [r3, #0]
 8003bf4:	f003 0308 	and.w	r3, r3, #8
 8003bf8:	2b00      	cmp	r3, #0
 8003bfa:	d005      	beq.n	8003c08 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8003bfc:	4b53      	ldr	r3, [pc, #332]	; (8003d4c <HAL_RCC_ClockConfig+0x1bc>)
 8003bfe:	689b      	ldr	r3, [r3, #8]
 8003c00:	4a52      	ldr	r2, [pc, #328]	; (8003d4c <HAL_RCC_ClockConfig+0x1bc>)
 8003c02:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 8003c06:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003c08:	4b50      	ldr	r3, [pc, #320]	; (8003d4c <HAL_RCC_ClockConfig+0x1bc>)
 8003c0a:	689b      	ldr	r3, [r3, #8]
 8003c0c:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8003c10:	687b      	ldr	r3, [r7, #4]
 8003c12:	689b      	ldr	r3, [r3, #8]
 8003c14:	494d      	ldr	r1, [pc, #308]	; (8003d4c <HAL_RCC_ClockConfig+0x1bc>)
 8003c16:	4313      	orrs	r3, r2
 8003c18:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8003c1a:	687b      	ldr	r3, [r7, #4]
 8003c1c:	681b      	ldr	r3, [r3, #0]
 8003c1e:	f003 0301 	and.w	r3, r3, #1
 8003c22:	2b00      	cmp	r3, #0
 8003c24:	d044      	beq.n	8003cb0 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8003c26:	687b      	ldr	r3, [r7, #4]
 8003c28:	685b      	ldr	r3, [r3, #4]
 8003c2a:	2b01      	cmp	r3, #1
 8003c2c:	d107      	bne.n	8003c3e <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003c2e:	4b47      	ldr	r3, [pc, #284]	; (8003d4c <HAL_RCC_ClockConfig+0x1bc>)
 8003c30:	681b      	ldr	r3, [r3, #0]
 8003c32:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003c36:	2b00      	cmp	r3, #0
 8003c38:	d119      	bne.n	8003c6e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003c3a:	2301      	movs	r3, #1
 8003c3c:	e07f      	b.n	8003d3e <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8003c3e:	687b      	ldr	r3, [r7, #4]
 8003c40:	685b      	ldr	r3, [r3, #4]
 8003c42:	2b02      	cmp	r3, #2
 8003c44:	d003      	beq.n	8003c4e <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8003c46:	687b      	ldr	r3, [r7, #4]
 8003c48:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8003c4a:	2b03      	cmp	r3, #3
 8003c4c:	d107      	bne.n	8003c5e <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003c4e:	4b3f      	ldr	r3, [pc, #252]	; (8003d4c <HAL_RCC_ClockConfig+0x1bc>)
 8003c50:	681b      	ldr	r3, [r3, #0]
 8003c52:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003c56:	2b00      	cmp	r3, #0
 8003c58:	d109      	bne.n	8003c6e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003c5a:	2301      	movs	r3, #1
 8003c5c:	e06f      	b.n	8003d3e <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003c5e:	4b3b      	ldr	r3, [pc, #236]	; (8003d4c <HAL_RCC_ClockConfig+0x1bc>)
 8003c60:	681b      	ldr	r3, [r3, #0]
 8003c62:	f003 0302 	and.w	r3, r3, #2
 8003c66:	2b00      	cmp	r3, #0
 8003c68:	d101      	bne.n	8003c6e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003c6a:	2301      	movs	r3, #1
 8003c6c:	e067      	b.n	8003d3e <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8003c6e:	4b37      	ldr	r3, [pc, #220]	; (8003d4c <HAL_RCC_ClockConfig+0x1bc>)
 8003c70:	689b      	ldr	r3, [r3, #8]
 8003c72:	f023 0203 	bic.w	r2, r3, #3
 8003c76:	687b      	ldr	r3, [r7, #4]
 8003c78:	685b      	ldr	r3, [r3, #4]
 8003c7a:	4934      	ldr	r1, [pc, #208]	; (8003d4c <HAL_RCC_ClockConfig+0x1bc>)
 8003c7c:	4313      	orrs	r3, r2
 8003c7e:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8003c80:	f7ff f82a 	bl	8002cd8 <HAL_GetTick>
 8003c84:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003c86:	e00a      	b.n	8003c9e <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003c88:	f7ff f826 	bl	8002cd8 <HAL_GetTick>
 8003c8c:	4602      	mov	r2, r0
 8003c8e:	68fb      	ldr	r3, [r7, #12]
 8003c90:	1ad3      	subs	r3, r2, r3
 8003c92:	f241 3288 	movw	r2, #5000	; 0x1388
 8003c96:	4293      	cmp	r3, r2
 8003c98:	d901      	bls.n	8003c9e <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8003c9a:	2303      	movs	r3, #3
 8003c9c:	e04f      	b.n	8003d3e <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003c9e:	4b2b      	ldr	r3, [pc, #172]	; (8003d4c <HAL_RCC_ClockConfig+0x1bc>)
 8003ca0:	689b      	ldr	r3, [r3, #8]
 8003ca2:	f003 020c 	and.w	r2, r3, #12
 8003ca6:	687b      	ldr	r3, [r7, #4]
 8003ca8:	685b      	ldr	r3, [r3, #4]
 8003caa:	009b      	lsls	r3, r3, #2
 8003cac:	429a      	cmp	r2, r3
 8003cae:	d1eb      	bne.n	8003c88 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8003cb0:	4b25      	ldr	r3, [pc, #148]	; (8003d48 <HAL_RCC_ClockConfig+0x1b8>)
 8003cb2:	681b      	ldr	r3, [r3, #0]
 8003cb4:	f003 030f 	and.w	r3, r3, #15
 8003cb8:	683a      	ldr	r2, [r7, #0]
 8003cba:	429a      	cmp	r2, r3
 8003cbc:	d20c      	bcs.n	8003cd8 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003cbe:	4b22      	ldr	r3, [pc, #136]	; (8003d48 <HAL_RCC_ClockConfig+0x1b8>)
 8003cc0:	683a      	ldr	r2, [r7, #0]
 8003cc2:	b2d2      	uxtb	r2, r2
 8003cc4:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8003cc6:	4b20      	ldr	r3, [pc, #128]	; (8003d48 <HAL_RCC_ClockConfig+0x1b8>)
 8003cc8:	681b      	ldr	r3, [r3, #0]
 8003cca:	f003 030f 	and.w	r3, r3, #15
 8003cce:	683a      	ldr	r2, [r7, #0]
 8003cd0:	429a      	cmp	r2, r3
 8003cd2:	d001      	beq.n	8003cd8 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8003cd4:	2301      	movs	r3, #1
 8003cd6:	e032      	b.n	8003d3e <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003cd8:	687b      	ldr	r3, [r7, #4]
 8003cda:	681b      	ldr	r3, [r3, #0]
 8003cdc:	f003 0304 	and.w	r3, r3, #4
 8003ce0:	2b00      	cmp	r3, #0
 8003ce2:	d008      	beq.n	8003cf6 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8003ce4:	4b19      	ldr	r3, [pc, #100]	; (8003d4c <HAL_RCC_ClockConfig+0x1bc>)
 8003ce6:	689b      	ldr	r3, [r3, #8]
 8003ce8:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8003cec:	687b      	ldr	r3, [r7, #4]
 8003cee:	68db      	ldr	r3, [r3, #12]
 8003cf0:	4916      	ldr	r1, [pc, #88]	; (8003d4c <HAL_RCC_ClockConfig+0x1bc>)
 8003cf2:	4313      	orrs	r3, r2
 8003cf4:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003cf6:	687b      	ldr	r3, [r7, #4]
 8003cf8:	681b      	ldr	r3, [r3, #0]
 8003cfa:	f003 0308 	and.w	r3, r3, #8
 8003cfe:	2b00      	cmp	r3, #0
 8003d00:	d009      	beq.n	8003d16 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8003d02:	4b12      	ldr	r3, [pc, #72]	; (8003d4c <HAL_RCC_ClockConfig+0x1bc>)
 8003d04:	689b      	ldr	r3, [r3, #8]
 8003d06:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8003d0a:	687b      	ldr	r3, [r7, #4]
 8003d0c:	691b      	ldr	r3, [r3, #16]
 8003d0e:	00db      	lsls	r3, r3, #3
 8003d10:	490e      	ldr	r1, [pc, #56]	; (8003d4c <HAL_RCC_ClockConfig+0x1bc>)
 8003d12:	4313      	orrs	r3, r2
 8003d14:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8003d16:	f000 fdc7 	bl	80048a8 <HAL_RCC_GetSysClockFreq>
 8003d1a:	4602      	mov	r2, r0
 8003d1c:	4b0b      	ldr	r3, [pc, #44]	; (8003d4c <HAL_RCC_ClockConfig+0x1bc>)
 8003d1e:	689b      	ldr	r3, [r3, #8]
 8003d20:	091b      	lsrs	r3, r3, #4
 8003d22:	f003 030f 	and.w	r3, r3, #15
 8003d26:	490a      	ldr	r1, [pc, #40]	; (8003d50 <HAL_RCC_ClockConfig+0x1c0>)
 8003d28:	5ccb      	ldrb	r3, [r1, r3]
 8003d2a:	fa22 f303 	lsr.w	r3, r2, r3
 8003d2e:	4a09      	ldr	r2, [pc, #36]	; (8003d54 <HAL_RCC_ClockConfig+0x1c4>)
 8003d30:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 8003d32:	4b09      	ldr	r3, [pc, #36]	; (8003d58 <HAL_RCC_ClockConfig+0x1c8>)
 8003d34:	681b      	ldr	r3, [r3, #0]
 8003d36:	4618      	mov	r0, r3
 8003d38:	f7fe ff8a 	bl	8002c50 <HAL_InitTick>

  return HAL_OK;
 8003d3c:	2300      	movs	r3, #0
}
 8003d3e:	4618      	mov	r0, r3
 8003d40:	3710      	adds	r7, #16
 8003d42:	46bd      	mov	sp, r7
 8003d44:	bd80      	pop	{r7, pc}
 8003d46:	bf00      	nop
 8003d48:	40023c00 	.word	0x40023c00
 8003d4c:	40023800 	.word	0x40023800
 8003d50:	0800934c 	.word	0x0800934c
 8003d54:	20000040 	.word	0x20000040
 8003d58:	20000044 	.word	0x20000044

08003d5c <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8003d5c:	b480      	push	{r7}
 8003d5e:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8003d60:	4b03      	ldr	r3, [pc, #12]	; (8003d70 <HAL_RCC_GetHCLKFreq+0x14>)
 8003d62:	681b      	ldr	r3, [r3, #0]
}
 8003d64:	4618      	mov	r0, r3
 8003d66:	46bd      	mov	sp, r7
 8003d68:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d6c:	4770      	bx	lr
 8003d6e:	bf00      	nop
 8003d70:	20000040 	.word	0x20000040

08003d74 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8003d74:	b580      	push	{r7, lr}
 8003d76:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 8003d78:	f7ff fff0 	bl	8003d5c <HAL_RCC_GetHCLKFreq>
 8003d7c:	4602      	mov	r2, r0
 8003d7e:	4b05      	ldr	r3, [pc, #20]	; (8003d94 <HAL_RCC_GetPCLK1Freq+0x20>)
 8003d80:	689b      	ldr	r3, [r3, #8]
 8003d82:	0a9b      	lsrs	r3, r3, #10
 8003d84:	f003 0307 	and.w	r3, r3, #7
 8003d88:	4903      	ldr	r1, [pc, #12]	; (8003d98 <HAL_RCC_GetPCLK1Freq+0x24>)
 8003d8a:	5ccb      	ldrb	r3, [r1, r3]
 8003d8c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003d90:	4618      	mov	r0, r3
 8003d92:	bd80      	pop	{r7, pc}
 8003d94:	40023800 	.word	0x40023800
 8003d98:	0800935c 	.word	0x0800935c

08003d9c <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8003d9c:	b580      	push	{r7, lr}
 8003d9e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 8003da0:	f7ff ffdc 	bl	8003d5c <HAL_RCC_GetHCLKFreq>
 8003da4:	4602      	mov	r2, r0
 8003da6:	4b05      	ldr	r3, [pc, #20]	; (8003dbc <HAL_RCC_GetPCLK2Freq+0x20>)
 8003da8:	689b      	ldr	r3, [r3, #8]
 8003daa:	0b5b      	lsrs	r3, r3, #13
 8003dac:	f003 0307 	and.w	r3, r3, #7
 8003db0:	4903      	ldr	r1, [pc, #12]	; (8003dc0 <HAL_RCC_GetPCLK2Freq+0x24>)
 8003db2:	5ccb      	ldrb	r3, [r1, r3]
 8003db4:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003db8:	4618      	mov	r0, r3
 8003dba:	bd80      	pop	{r7, pc}
 8003dbc:	40023800 	.word	0x40023800
 8003dc0:	0800935c 	.word	0x0800935c

08003dc4 <HAL_RCCEx_PeriphCLKConfig>:
  *         the backup registers) and RCC_BDCR register are set to their reset values.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8003dc4:	b580      	push	{r7, lr}
 8003dc6:	b08c      	sub	sp, #48	; 0x30
 8003dc8:	af00      	add	r7, sp, #0
 8003dca:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8003dcc:	2300      	movs	r3, #0
 8003dce:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t tmpreg1 = 0U;
 8003dd0:	2300      	movs	r3, #0
 8003dd2:	623b      	str	r3, [r7, #32]
  uint32_t plli2sp = 0U;
 8003dd4:	2300      	movs	r3, #0
 8003dd6:	61fb      	str	r3, [r7, #28]
  uint32_t plli2sq = 0U;
 8003dd8:	2300      	movs	r3, #0
 8003dda:	61bb      	str	r3, [r7, #24]
  uint32_t plli2sr = 0U;
 8003ddc:	2300      	movs	r3, #0
 8003dde:	617b      	str	r3, [r7, #20]
  uint32_t pllsaip = 0U;
 8003de0:	2300      	movs	r3, #0
 8003de2:	613b      	str	r3, [r7, #16]
  uint32_t pllsaiq = 0U;
 8003de4:	2300      	movs	r3, #0
 8003de6:	60fb      	str	r3, [r7, #12]
  uint32_t plli2sused = 0U;
 8003de8:	2300      	movs	r3, #0
 8003dea:	62fb      	str	r3, [r7, #44]	; 0x2c
  uint32_t pllsaiused = 0U;
 8003dec:	2300      	movs	r3, #0
 8003dee:	62bb      	str	r3, [r7, #40]	; 0x28

  /* Check the peripheral clock selection parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*------------------------ I2S APB1 configuration --------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S_APB1) == (RCC_PERIPHCLK_I2S_APB1))
 8003df0:	687b      	ldr	r3, [r7, #4]
 8003df2:	681b      	ldr	r3, [r3, #0]
 8003df4:	f003 0301 	and.w	r3, r3, #1
 8003df8:	2b00      	cmp	r3, #0
 8003dfa:	d010      	beq.n	8003e1e <HAL_RCCEx_PeriphCLKConfig+0x5a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SAPB1CLKSOURCE(PeriphClkInit->I2sApb1ClockSelection));

    /* Configure I2S Clock source */
    __HAL_RCC_I2S_APB1_CONFIG(PeriphClkInit->I2sApb1ClockSelection);
 8003dfc:	4b6f      	ldr	r3, [pc, #444]	; (8003fbc <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 8003dfe:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8003e02:	f023 62c0 	bic.w	r2, r3, #100663296	; 0x6000000
 8003e06:	687b      	ldr	r3, [r7, #4]
 8003e08:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003e0a:	496c      	ldr	r1, [pc, #432]	; (8003fbc <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 8003e0c:	4313      	orrs	r3, r2
 8003e0e:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    /* Enable the PLLI2S when it's used as clock source for I2S */
    if(PeriphClkInit->I2sApb1ClockSelection == RCC_I2SAPB1CLKSOURCE_PLLI2S)
 8003e12:	687b      	ldr	r3, [r7, #4]
 8003e14:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003e16:	2b00      	cmp	r3, #0
 8003e18:	d101      	bne.n	8003e1e <HAL_RCCEx_PeriphCLKConfig+0x5a>
    {
      plli2sused = 1U;
 8003e1a:	2301      	movs	r3, #1
 8003e1c:	62fb      	str	r3, [r7, #44]	; 0x2c
    }
  }
  /*--------------------------------------------------------------------------*/

  /*---------------------------- I2S APB2 configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S_APB2) == (RCC_PERIPHCLK_I2S_APB2))
 8003e1e:	687b      	ldr	r3, [r7, #4]
 8003e20:	681b      	ldr	r3, [r3, #0]
 8003e22:	f003 0302 	and.w	r3, r3, #2
 8003e26:	2b00      	cmp	r3, #0
 8003e28:	d010      	beq.n	8003e4c <HAL_RCCEx_PeriphCLKConfig+0x88>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SAPB2CLKSOURCE(PeriphClkInit->I2sApb2ClockSelection));

    /* Configure I2S Clock source */
    __HAL_RCC_I2S_APB2_CONFIG(PeriphClkInit->I2sApb2ClockSelection);
 8003e2a:	4b64      	ldr	r3, [pc, #400]	; (8003fbc <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 8003e2c:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8003e30:	f023 52c0 	bic.w	r2, r3, #402653184	; 0x18000000
 8003e34:	687b      	ldr	r3, [r7, #4]
 8003e36:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003e38:	4960      	ldr	r1, [pc, #384]	; (8003fbc <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 8003e3a:	4313      	orrs	r3, r2
 8003e3c:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    /* Enable the PLLI2S when it's used as clock source for I2S */
    if(PeriphClkInit->I2sApb2ClockSelection == RCC_I2SAPB2CLKSOURCE_PLLI2S)
 8003e40:	687b      	ldr	r3, [r7, #4]
 8003e42:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003e44:	2b00      	cmp	r3, #0
 8003e46:	d101      	bne.n	8003e4c <HAL_RCCEx_PeriphCLKConfig+0x88>
    {
      plli2sused = 1U;
 8003e48:	2301      	movs	r3, #1
 8003e4a:	62fb      	str	r3, [r7, #44]	; 0x2c
    }
  }
  /*--------------------------------------------------------------------------*/

  /*--------------------------- SAI1 configuration ---------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == (RCC_PERIPHCLK_SAI1))
 8003e4c:	687b      	ldr	r3, [r7, #4]
 8003e4e:	681b      	ldr	r3, [r3, #0]
 8003e50:	f003 0304 	and.w	r3, r3, #4
 8003e54:	2b00      	cmp	r3, #0
 8003e56:	d017      	beq.n	8003e88 <HAL_RCCEx_PeriphCLKConfig+0xc4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLKSOURCE(PeriphClkInit->Sai1ClockSelection));

    /* Configure SAI1 Clock source */
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8003e58:	4b58      	ldr	r3, [pc, #352]	; (8003fbc <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 8003e5a:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8003e5e:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8003e62:	687b      	ldr	r3, [r7, #4]
 8003e64:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003e66:	4955      	ldr	r1, [pc, #340]	; (8003fbc <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 8003e68:	4313      	orrs	r3, r2
 8003e6a:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    /* Enable the PLLI2S when it's used as clock source for SAI */
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)
 8003e6e:	687b      	ldr	r3, [r7, #4]
 8003e70:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003e72:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8003e76:	d101      	bne.n	8003e7c <HAL_RCCEx_PeriphCLKConfig+0xb8>
    {
      plli2sused = 1U;
 8003e78:	2301      	movs	r3, #1
 8003e7a:	62fb      	str	r3, [r7, #44]	; 0x2c
    }
    /* Enable the PLLSAI when it's used as clock source for SAI */
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)
 8003e7c:	687b      	ldr	r3, [r7, #4]
 8003e7e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003e80:	2b00      	cmp	r3, #0
 8003e82:	d101      	bne.n	8003e88 <HAL_RCCEx_PeriphCLKConfig+0xc4>
    {
      pllsaiused = 1U;
 8003e84:	2301      	movs	r3, #1
 8003e86:	62bb      	str	r3, [r7, #40]	; 0x28
    }
  }
  /*--------------------------------------------------------------------------*/

  /*-------------------------- SAI2 configuration ----------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == (RCC_PERIPHCLK_SAI2))
 8003e88:	687b      	ldr	r3, [r7, #4]
 8003e8a:	681b      	ldr	r3, [r3, #0]
 8003e8c:	f003 0308 	and.w	r3, r3, #8
 8003e90:	2b00      	cmp	r3, #0
 8003e92:	d017      	beq.n	8003ec4 <HAL_RCCEx_PeriphCLKConfig+0x100>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLKSOURCE(PeriphClkInit->Sai2ClockSelection));

    /* Configure SAI2 Clock source */
    __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 8003e94:	4b49      	ldr	r3, [pc, #292]	; (8003fbc <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 8003e96:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8003e9a:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 8003e9e:	687b      	ldr	r3, [r7, #4]
 8003ea0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003ea2:	4946      	ldr	r1, [pc, #280]	; (8003fbc <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 8003ea4:	4313      	orrs	r3, r2
 8003ea6:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c

    /* Enable the PLLI2S when it's used as clock source for SAI */
    if(PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)
 8003eaa:	687b      	ldr	r3, [r7, #4]
 8003eac:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003eae:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8003eb2:	d101      	bne.n	8003eb8 <HAL_RCCEx_PeriphCLKConfig+0xf4>
    {
      plli2sused = 1U;
 8003eb4:	2301      	movs	r3, #1
 8003eb6:	62fb      	str	r3, [r7, #44]	; 0x2c
    }
    /* Enable the PLLSAI when it's used as clock source for SAI */
    if(PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)
 8003eb8:	687b      	ldr	r3, [r7, #4]
 8003eba:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003ebc:	2b00      	cmp	r3, #0
 8003ebe:	d101      	bne.n	8003ec4 <HAL_RCCEx_PeriphCLKConfig+0x100>
    {
      pllsaiused = 1U;
 8003ec0:	2301      	movs	r3, #1
 8003ec2:	62bb      	str	r3, [r7, #40]	; 0x28
    }
  }
  /*--------------------------------------------------------------------------*/

  /*----------------------------- RTC configuration --------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 8003ec4:	687b      	ldr	r3, [r7, #4]
 8003ec6:	681b      	ldr	r3, [r3, #0]
 8003ec8:	f003 0320 	and.w	r3, r3, #32
 8003ecc:	2b00      	cmp	r3, #0
 8003ece:	f000 808a 	beq.w	8003fe6 <HAL_RCCEx_PeriphCLKConfig+0x222>
  {
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock*/
    __HAL_RCC_PWR_CLK_ENABLE();
 8003ed2:	2300      	movs	r3, #0
 8003ed4:	60bb      	str	r3, [r7, #8]
 8003ed6:	4b39      	ldr	r3, [pc, #228]	; (8003fbc <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 8003ed8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003eda:	4a38      	ldr	r2, [pc, #224]	; (8003fbc <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 8003edc:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8003ee0:	6413      	str	r3, [r2, #64]	; 0x40
 8003ee2:	4b36      	ldr	r3, [pc, #216]	; (8003fbc <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 8003ee4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003ee6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003eea:	60bb      	str	r3, [r7, #8]
 8003eec:	68bb      	ldr	r3, [r7, #8]

    /* Enable write access to Backup domain */
    PWR->CR |= PWR_CR_DBP;
 8003eee:	4b34      	ldr	r3, [pc, #208]	; (8003fc0 <HAL_RCCEx_PeriphCLKConfig+0x1fc>)
 8003ef0:	681b      	ldr	r3, [r3, #0]
 8003ef2:	4a33      	ldr	r2, [pc, #204]	; (8003fc0 <HAL_RCCEx_PeriphCLKConfig+0x1fc>)
 8003ef4:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003ef8:	6013      	str	r3, [r2, #0]

    /* Get tick */
    tickstart = HAL_GetTick();
 8003efa:	f7fe feed 	bl	8002cd8 <HAL_GetTick>
 8003efe:	6278      	str	r0, [r7, #36]	; 0x24

    while((PWR->CR & PWR_CR_DBP) == RESET)
 8003f00:	e008      	b.n	8003f14 <HAL_RCCEx_PeriphCLKConfig+0x150>
    {
      if((HAL_GetTick() - tickstart ) > RCC_DBP_TIMEOUT_VALUE)
 8003f02:	f7fe fee9 	bl	8002cd8 <HAL_GetTick>
 8003f06:	4602      	mov	r2, r0
 8003f08:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003f0a:	1ad3      	subs	r3, r2, r3
 8003f0c:	2b02      	cmp	r3, #2
 8003f0e:	d901      	bls.n	8003f14 <HAL_RCCEx_PeriphCLKConfig+0x150>
      {
        return HAL_TIMEOUT;
 8003f10:	2303      	movs	r3, #3
 8003f12:	e278      	b.n	8004406 <HAL_RCCEx_PeriphCLKConfig+0x642>
    while((PWR->CR & PWR_CR_DBP) == RESET)
 8003f14:	4b2a      	ldr	r3, [pc, #168]	; (8003fc0 <HAL_RCCEx_PeriphCLKConfig+0x1fc>)
 8003f16:	681b      	ldr	r3, [r3, #0]
 8003f18:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003f1c:	2b00      	cmp	r3, #0
 8003f1e:	d0f0      	beq.n	8003f02 <HAL_RCCEx_PeriphCLKConfig+0x13e>
      }
    }
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    tmpreg1 = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8003f20:	4b26      	ldr	r3, [pc, #152]	; (8003fbc <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 8003f22:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003f24:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8003f28:	623b      	str	r3, [r7, #32]
    if((tmpreg1 != 0x00000000U) && ((tmpreg1) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8003f2a:	6a3b      	ldr	r3, [r7, #32]
 8003f2c:	2b00      	cmp	r3, #0
 8003f2e:	d02f      	beq.n	8003f90 <HAL_RCCEx_PeriphCLKConfig+0x1cc>
 8003f30:	687b      	ldr	r3, [r7, #4]
 8003f32:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003f34:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8003f38:	6a3a      	ldr	r2, [r7, #32]
 8003f3a:	429a      	cmp	r2, r3
 8003f3c:	d028      	beq.n	8003f90 <HAL_RCCEx_PeriphCLKConfig+0x1cc>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      tmpreg1 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8003f3e:	4b1f      	ldr	r3, [pc, #124]	; (8003fbc <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 8003f40:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003f42:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8003f46:	623b      	str	r3, [r7, #32]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8003f48:	4b1e      	ldr	r3, [pc, #120]	; (8003fc4 <HAL_RCCEx_PeriphCLKConfig+0x200>)
 8003f4a:	2201      	movs	r2, #1
 8003f4c:	601a      	str	r2, [r3, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 8003f4e:	4b1d      	ldr	r3, [pc, #116]	; (8003fc4 <HAL_RCCEx_PeriphCLKConfig+0x200>)
 8003f50:	2200      	movs	r2, #0
 8003f52:	601a      	str	r2, [r3, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = tmpreg1;
 8003f54:	4a19      	ldr	r2, [pc, #100]	; (8003fbc <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 8003f56:	6a3b      	ldr	r3, [r7, #32]
 8003f58:	6713      	str	r3, [r2, #112]	; 0x70

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSEON))
 8003f5a:	4b18      	ldr	r3, [pc, #96]	; (8003fbc <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 8003f5c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003f5e:	f003 0301 	and.w	r3, r3, #1
 8003f62:	2b01      	cmp	r3, #1
 8003f64:	d114      	bne.n	8003f90 <HAL_RCCEx_PeriphCLKConfig+0x1cc>
      {
        /* Get tick */
        tickstart = HAL_GetTick();
 8003f66:	f7fe feb7 	bl	8002cd8 <HAL_GetTick>
 8003f6a:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till LSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003f6c:	e00a      	b.n	8003f84 <HAL_RCCEx_PeriphCLKConfig+0x1c0>
        {
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8003f6e:	f7fe feb3 	bl	8002cd8 <HAL_GetTick>
 8003f72:	4602      	mov	r2, r0
 8003f74:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003f76:	1ad3      	subs	r3, r2, r3
 8003f78:	f241 3288 	movw	r2, #5000	; 0x1388
 8003f7c:	4293      	cmp	r3, r2
 8003f7e:	d901      	bls.n	8003f84 <HAL_RCCEx_PeriphCLKConfig+0x1c0>
          {
            return HAL_TIMEOUT;
 8003f80:	2303      	movs	r3, #3
 8003f82:	e240      	b.n	8004406 <HAL_RCCEx_PeriphCLKConfig+0x642>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003f84:	4b0d      	ldr	r3, [pc, #52]	; (8003fbc <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 8003f86:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003f88:	f003 0302 	and.w	r3, r3, #2
 8003f8c:	2b00      	cmp	r3, #0
 8003f8e:	d0ee      	beq.n	8003f6e <HAL_RCCEx_PeriphCLKConfig+0x1aa>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8003f90:	687b      	ldr	r3, [r7, #4]
 8003f92:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003f94:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8003f98:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8003f9c:	d114      	bne.n	8003fc8 <HAL_RCCEx_PeriphCLKConfig+0x204>
 8003f9e:	4b07      	ldr	r3, [pc, #28]	; (8003fbc <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 8003fa0:	689b      	ldr	r3, [r3, #8]
 8003fa2:	f423 12f8 	bic.w	r2, r3, #2031616	; 0x1f0000
 8003fa6:	687b      	ldr	r3, [r7, #4]
 8003fa8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003faa:	f023 4370 	bic.w	r3, r3, #4026531840	; 0xf0000000
 8003fae:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8003fb2:	4902      	ldr	r1, [pc, #8]	; (8003fbc <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 8003fb4:	4313      	orrs	r3, r2
 8003fb6:	608b      	str	r3, [r1, #8]
 8003fb8:	e00c      	b.n	8003fd4 <HAL_RCCEx_PeriphCLKConfig+0x210>
 8003fba:	bf00      	nop
 8003fbc:	40023800 	.word	0x40023800
 8003fc0:	40007000 	.word	0x40007000
 8003fc4:	42470e40 	.word	0x42470e40
 8003fc8:	4b4a      	ldr	r3, [pc, #296]	; (80040f4 <HAL_RCCEx_PeriphCLKConfig+0x330>)
 8003fca:	689b      	ldr	r3, [r3, #8]
 8003fcc:	4a49      	ldr	r2, [pc, #292]	; (80040f4 <HAL_RCCEx_PeriphCLKConfig+0x330>)
 8003fce:	f423 13f8 	bic.w	r3, r3, #2031616	; 0x1f0000
 8003fd2:	6093      	str	r3, [r2, #8]
 8003fd4:	4b47      	ldr	r3, [pc, #284]	; (80040f4 <HAL_RCCEx_PeriphCLKConfig+0x330>)
 8003fd6:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 8003fd8:	687b      	ldr	r3, [r7, #4]
 8003fda:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003fdc:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003fe0:	4944      	ldr	r1, [pc, #272]	; (80040f4 <HAL_RCCEx_PeriphCLKConfig+0x330>)
 8003fe2:	4313      	orrs	r3, r2
 8003fe4:	670b      	str	r3, [r1, #112]	; 0x70
  }
  /*--------------------------------------------------------------------------*/

  /*---------------------------- TIM configuration ---------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == (RCC_PERIPHCLK_TIM))
 8003fe6:	687b      	ldr	r3, [r7, #4]
 8003fe8:	681b      	ldr	r3, [r3, #0]
 8003fea:	f003 0310 	and.w	r3, r3, #16
 8003fee:	2b00      	cmp	r3, #0
 8003ff0:	d004      	beq.n	8003ffc <HAL_RCCEx_PeriphCLKConfig+0x238>
  {
    /* Configure Timer Prescaler */
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 8003ff2:	687b      	ldr	r3, [r7, #4]
 8003ff4:	f893 2058 	ldrb.w	r2, [r3, #88]	; 0x58
 8003ff8:	4b3f      	ldr	r3, [pc, #252]	; (80040f8 <HAL_RCCEx_PeriphCLKConfig+0x334>)
 8003ffa:	601a      	str	r2, [r3, #0]
  }
  /*--------------------------------------------------------------------------*/

  /*---------------------------- FMPI2C1 Configuration -----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FMPI2C1) == RCC_PERIPHCLK_FMPI2C1)
 8003ffc:	687b      	ldr	r3, [r7, #4]
 8003ffe:	681b      	ldr	r3, [r3, #0]
 8004000:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004004:	2b00      	cmp	r3, #0
 8004006:	d00a      	beq.n	800401e <HAL_RCCEx_PeriphCLKConfig+0x25a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_FMPI2C1CLKSOURCE(PeriphClkInit->Fmpi2c1ClockSelection));

    /* Configure the FMPI2C1 clock source */
    __HAL_RCC_FMPI2C1_CONFIG(PeriphClkInit->Fmpi2c1ClockSelection);
 8004008:	4b3a      	ldr	r3, [pc, #232]	; (80040f4 <HAL_RCCEx_PeriphCLKConfig+0x330>)
 800400a:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800400e:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 8004012:	687b      	ldr	r3, [r7, #4]
 8004014:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004016:	4937      	ldr	r1, [pc, #220]	; (80040f4 <HAL_RCCEx_PeriphCLKConfig+0x330>)
 8004018:	4313      	orrs	r3, r2
 800401a:	f8c1 3094 	str.w	r3, [r1, #148]	; 0x94
  }
  /*--------------------------------------------------------------------------*/

  /*------------------------------ CEC Configuration -------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 800401e:	687b      	ldr	r3, [r7, #4]
 8004020:	681b      	ldr	r3, [r3, #0]
 8004022:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004026:	2b00      	cmp	r3, #0
 8004028:	d00a      	beq.n	8004040 <HAL_RCCEx_PeriphCLKConfig+0x27c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));

    /* Configure the CEC clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 800402a:	4b32      	ldr	r3, [pc, #200]	; (80040f4 <HAL_RCCEx_PeriphCLKConfig+0x330>)
 800402c:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8004030:	f023 6280 	bic.w	r2, r3, #67108864	; 0x4000000
 8004034:	687b      	ldr	r3, [r7, #4]
 8004036:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8004038:	492e      	ldr	r1, [pc, #184]	; (80040f4 <HAL_RCCEx_PeriphCLKConfig+0x330>)
 800403a:	4313      	orrs	r3, r2
 800403c:	f8c1 3094 	str.w	r3, [r1, #148]	; 0x94
  }
  /*--------------------------------------------------------------------------*/

  /*----------------------------- CLK48 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48)
 8004040:	687b      	ldr	r3, [r7, #4]
 8004042:	681b      	ldr	r3, [r3, #0]
 8004044:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004048:	2b00      	cmp	r3, #0
 800404a:	d011      	beq.n	8004070 <HAL_RCCEx_PeriphCLKConfig+0x2ac>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CLK48CLKSOURCE(PeriphClkInit->Clk48ClockSelection));

    /* Configure the CLK48 clock source */
    __HAL_RCC_CLK48_CONFIG(PeriphClkInit->Clk48ClockSelection);
 800404c:	4b29      	ldr	r3, [pc, #164]	; (80040f4 <HAL_RCCEx_PeriphCLKConfig+0x330>)
 800404e:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8004052:	f023 6200 	bic.w	r2, r3, #134217728	; 0x8000000
 8004056:	687b      	ldr	r3, [r7, #4]
 8004058:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800405a:	4926      	ldr	r1, [pc, #152]	; (80040f4 <HAL_RCCEx_PeriphCLKConfig+0x330>)
 800405c:	4313      	orrs	r3, r2
 800405e:	f8c1 3094 	str.w	r3, [r1, #148]	; 0x94

    /* Enable the PLLSAI when it's used as clock source for CLK48 */
    if(PeriphClkInit->Clk48ClockSelection == RCC_CLK48CLKSOURCE_PLLSAIP)
 8004062:	687b      	ldr	r3, [r7, #4]
 8004064:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004066:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 800406a:	d101      	bne.n	8004070 <HAL_RCCEx_PeriphCLKConfig+0x2ac>
    {
      pllsaiused = 1U;
 800406c:	2301      	movs	r3, #1
 800406e:	62bb      	str	r3, [r7, #40]	; 0x28
    }
  }
  /*--------------------------------------------------------------------------*/

  /*----------------------------- SDIO Configuration -------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDIO) == RCC_PERIPHCLK_SDIO)
 8004070:	687b      	ldr	r3, [r7, #4]
 8004072:	681b      	ldr	r3, [r3, #0]
 8004074:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8004078:	2b00      	cmp	r3, #0
 800407a:	d00a      	beq.n	8004092 <HAL_RCCEx_PeriphCLKConfig+0x2ce>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDIOCLKSOURCE(PeriphClkInit->SdioClockSelection));

    /* Configure the SDIO clock source */
    __HAL_RCC_SDIO_CONFIG(PeriphClkInit->SdioClockSelection);
 800407c:	4b1d      	ldr	r3, [pc, #116]	; (80040f4 <HAL_RCCEx_PeriphCLKConfig+0x330>)
 800407e:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8004082:	f023 5280 	bic.w	r2, r3, #268435456	; 0x10000000
 8004086:	687b      	ldr	r3, [r7, #4]
 8004088:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800408a:	491a      	ldr	r1, [pc, #104]	; (80040f4 <HAL_RCCEx_PeriphCLKConfig+0x330>)
 800408c:	4313      	orrs	r3, r2
 800408e:	f8c1 3094 	str.w	r3, [r1, #148]	; 0x94
  }
  /*--------------------------------------------------------------------------*/

  /*------------------------------ SPDIFRX Configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 8004092:	687b      	ldr	r3, [r7, #4]
 8004094:	681b      	ldr	r3, [r3, #0]
 8004096:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800409a:	2b00      	cmp	r3, #0
 800409c:	d011      	beq.n	80040c2 <HAL_RCCEx_PeriphCLKConfig+0x2fe>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SPDIFRXCLKSOURCE(PeriphClkInit->SpdifClockSelection));

    /* Configure the SPDIFRX clock source */
    __HAL_RCC_SPDIFRX_CONFIG(PeriphClkInit->SpdifClockSelection);
 800409e:	4b15      	ldr	r3, [pc, #84]	; (80040f4 <HAL_RCCEx_PeriphCLKConfig+0x330>)
 80040a0:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80040a4:	f023 5200 	bic.w	r2, r3, #536870912	; 0x20000000
 80040a8:	687b      	ldr	r3, [r7, #4]
 80040aa:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80040ac:	4911      	ldr	r1, [pc, #68]	; (80040f4 <HAL_RCCEx_PeriphCLKConfig+0x330>)
 80040ae:	4313      	orrs	r3, r2
 80040b0:	f8c1 3094 	str.w	r3, [r1, #148]	; 0x94
    /* Enable the PLLI2S when it's used as clock source for SPDIFRX */
    if(PeriphClkInit->SpdifClockSelection == RCC_SPDIFRXCLKSOURCE_PLLI2SP)
 80040b4:	687b      	ldr	r3, [r7, #4]
 80040b6:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80040b8:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 80040bc:	d101      	bne.n	80040c2 <HAL_RCCEx_PeriphCLKConfig+0x2fe>
    {
      plli2sused = 1U;
 80040be:	2301      	movs	r3, #1
 80040c0:	62fb      	str	r3, [r7, #44]	; 0x2c
  /*--------------------------------------------------------------------------*/

  /*---------------------------- PLLI2S Configuration ------------------------*/
  /* PLLI2S is configured when a peripheral will use it as source clock : SAI1, SAI2, I2S on APB1,
     I2S on APB2 or SPDIFRX */
  if((plli2sused == 1U) || (PeriphClkInit->PeriphClockSelection == RCC_PERIPHCLK_PLLI2S))
 80040c2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80040c4:	2b01      	cmp	r3, #1
 80040c6:	d005      	beq.n	80040d4 <HAL_RCCEx_PeriphCLKConfig+0x310>
 80040c8:	687b      	ldr	r3, [r7, #4]
 80040ca:	681b      	ldr	r3, [r3, #0]
 80040cc:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80040d0:	f040 80ff 	bne.w	80042d2 <HAL_RCCEx_PeriphCLKConfig+0x50e>
  {
    /* Disable the PLLI2S */
    __HAL_RCC_PLLI2S_DISABLE();
 80040d4:	4b09      	ldr	r3, [pc, #36]	; (80040fc <HAL_RCCEx_PeriphCLKConfig+0x338>)
 80040d6:	2200      	movs	r2, #0
 80040d8:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 80040da:	f7fe fdfd 	bl	8002cd8 <HAL_GetTick>
 80040de:	6278      	str	r0, [r7, #36]	; 0x24
    /* Wait till PLLI2S is disabled */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 80040e0:	e00e      	b.n	8004100 <HAL_RCCEx_PeriphCLKConfig+0x33c>
    {
      if((HAL_GetTick() - tickstart ) > PLLI2S_TIMEOUT_VALUE)
 80040e2:	f7fe fdf9 	bl	8002cd8 <HAL_GetTick>
 80040e6:	4602      	mov	r2, r0
 80040e8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80040ea:	1ad3      	subs	r3, r2, r3
 80040ec:	2b02      	cmp	r3, #2
 80040ee:	d907      	bls.n	8004100 <HAL_RCCEx_PeriphCLKConfig+0x33c>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 80040f0:	2303      	movs	r3, #3
 80040f2:	e188      	b.n	8004406 <HAL_RCCEx_PeriphCLKConfig+0x642>
 80040f4:	40023800 	.word	0x40023800
 80040f8:	424711e0 	.word	0x424711e0
 80040fc:	42470068 	.word	0x42470068
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8004100:	4b7e      	ldr	r3, [pc, #504]	; (80042fc <HAL_RCCEx_PeriphCLKConfig+0x538>)
 8004102:	681b      	ldr	r3, [r3, #0]
 8004104:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8004108:	2b00      	cmp	r3, #0
 800410a:	d1ea      	bne.n	80040e2 <HAL_RCCEx_PeriphCLKConfig+0x31e>
    /* check for common PLLI2S Parameters */
    assert_param(IS_RCC_PLLI2SM_VALUE(PeriphClkInit->PLLI2S.PLLI2SM));
    assert_param(IS_RCC_PLLI2SN_VALUE(PeriphClkInit->PLLI2S.PLLI2SN));

    /*------ In Case of PLLI2S is selected as source clock for I2S -----------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S_APB1) == RCC_PERIPHCLK_I2S_APB1) && (PeriphClkInit->I2sApb1ClockSelection == RCC_I2SAPB1CLKSOURCE_PLLI2S)) ||
 800410c:	687b      	ldr	r3, [r7, #4]
 800410e:	681b      	ldr	r3, [r3, #0]
 8004110:	f003 0301 	and.w	r3, r3, #1
 8004114:	2b00      	cmp	r3, #0
 8004116:	d003      	beq.n	8004120 <HAL_RCCEx_PeriphCLKConfig+0x35c>
 8004118:	687b      	ldr	r3, [r7, #4]
 800411a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800411c:	2b00      	cmp	r3, #0
 800411e:	d009      	beq.n	8004134 <HAL_RCCEx_PeriphCLKConfig+0x370>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S_APB2) == RCC_PERIPHCLK_I2S_APB2) && (PeriphClkInit->I2sApb2ClockSelection == RCC_I2SAPB2CLKSOURCE_PLLI2S)))
 8004120:	687b      	ldr	r3, [r7, #4]
 8004122:	681b      	ldr	r3, [r3, #0]
 8004124:	f003 0302 	and.w	r3, r3, #2
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S_APB1) == RCC_PERIPHCLK_I2S_APB1) && (PeriphClkInit->I2sApb1ClockSelection == RCC_I2SAPB1CLKSOURCE_PLLI2S)) ||
 8004128:	2b00      	cmp	r3, #0
 800412a:	d028      	beq.n	800417e <HAL_RCCEx_PeriphCLKConfig+0x3ba>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S_APB2) == RCC_PERIPHCLK_I2S_APB2) && (PeriphClkInit->I2sApb2ClockSelection == RCC_I2SAPB2CLKSOURCE_PLLI2S)))
 800412c:	687b      	ldr	r3, [r7, #4]
 800412e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004130:	2b00      	cmp	r3, #0
 8004132:	d124      	bne.n	800417e <HAL_RCCEx_PeriphCLKConfig+0x3ba>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SR_VALUE(PeriphClkInit->PLLI2S.PLLI2SR));

      /* Read PLLI2SP/PLLI2SQ value from PLLI2SCFGR register (this value is not needed for I2S configuration) */
      plli2sp = ((((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos) + 1U) << 1U);
 8004134:	4b71      	ldr	r3, [pc, #452]	; (80042fc <HAL_RCCEx_PeriphCLKConfig+0x538>)
 8004136:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800413a:	0c1b      	lsrs	r3, r3, #16
 800413c:	f003 0303 	and.w	r3, r3, #3
 8004140:	3301      	adds	r3, #1
 8004142:	005b      	lsls	r3, r3, #1
 8004144:	61fb      	str	r3, [r7, #28]
      plli2sq = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SQ) >> RCC_PLLI2SCFGR_PLLI2SQ_Pos);
 8004146:	4b6d      	ldr	r3, [pc, #436]	; (80042fc <HAL_RCCEx_PeriphCLKConfig+0x538>)
 8004148:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800414c:	0e1b      	lsrs	r3, r3, #24
 800414e:	f003 030f 	and.w	r3, r3, #15
 8004152:	61bb      	str	r3, [r7, #24]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) * (PLLI2SN/PLLI2SM) */
      /* I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SM, PeriphClkInit->PLLI2S.PLLI2SN , plli2sp, plli2sq, PeriphClkInit->PLLI2S.PLLI2SR);
 8004154:	687b      	ldr	r3, [r7, #4]
 8004156:	685a      	ldr	r2, [r3, #4]
 8004158:	687b      	ldr	r3, [r7, #4]
 800415a:	689b      	ldr	r3, [r3, #8]
 800415c:	019b      	lsls	r3, r3, #6
 800415e:	431a      	orrs	r2, r3
 8004160:	69fb      	ldr	r3, [r7, #28]
 8004162:	085b      	lsrs	r3, r3, #1
 8004164:	3b01      	subs	r3, #1
 8004166:	041b      	lsls	r3, r3, #16
 8004168:	431a      	orrs	r2, r3
 800416a:	69bb      	ldr	r3, [r7, #24]
 800416c:	061b      	lsls	r3, r3, #24
 800416e:	431a      	orrs	r2, r3
 8004170:	687b      	ldr	r3, [r7, #4]
 8004172:	695b      	ldr	r3, [r3, #20]
 8004174:	071b      	lsls	r3, r3, #28
 8004176:	4961      	ldr	r1, [pc, #388]	; (80042fc <HAL_RCCEx_PeriphCLKConfig+0x538>)
 8004178:	4313      	orrs	r3, r2
 800417a:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
    }

    /*------- In Case of PLLI2S is selected as source clock for SAI ----------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)) ||
 800417e:	687b      	ldr	r3, [r7, #4]
 8004180:	681b      	ldr	r3, [r3, #0]
 8004182:	f003 0304 	and.w	r3, r3, #4
 8004186:	2b00      	cmp	r3, #0
 8004188:	d004      	beq.n	8004194 <HAL_RCCEx_PeriphCLKConfig+0x3d0>
 800418a:	687b      	ldr	r3, [r7, #4]
 800418c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800418e:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8004192:	d00a      	beq.n	80041aa <HAL_RCCEx_PeriphCLKConfig+0x3e6>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)))
 8004194:	687b      	ldr	r3, [r7, #4]
 8004196:	681b      	ldr	r3, [r3, #0]
 8004198:	f003 0308 	and.w	r3, r3, #8
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)) ||
 800419c:	2b00      	cmp	r3, #0
 800419e:	d035      	beq.n	800420c <HAL_RCCEx_PeriphCLKConfig+0x448>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)))
 80041a0:	687b      	ldr	r3, [r7, #4]
 80041a2:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80041a4:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 80041a8:	d130      	bne.n	800420c <HAL_RCCEx_PeriphCLKConfig+0x448>
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));
      /* Check for PLLI2S/DIVQ parameters */
      assert_param(IS_RCC_PLLI2S_DIVQ_VALUE(PeriphClkInit->PLLI2SDivQ));

      /* Read PLLI2SP/PLLI2SR value from PLLI2SCFGR register (this value is not needed for SAI configuration) */
      plli2sp = ((((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos) + 1U) << 1U);
 80041aa:	4b54      	ldr	r3, [pc, #336]	; (80042fc <HAL_RCCEx_PeriphCLKConfig+0x538>)
 80041ac:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80041b0:	0c1b      	lsrs	r3, r3, #16
 80041b2:	f003 0303 	and.w	r3, r3, #3
 80041b6:	3301      	adds	r3, #1
 80041b8:	005b      	lsls	r3, r3, #1
 80041ba:	61fb      	str	r3, [r7, #28]
      plli2sr = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 80041bc:	4b4f      	ldr	r3, [pc, #316]	; (80042fc <HAL_RCCEx_PeriphCLKConfig+0x538>)
 80041be:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80041c2:	0f1b      	lsrs	r3, r3, #28
 80041c4:	f003 0307 	and.w	r3, r3, #7
 80041c8:	617b      	str	r3, [r7, #20]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO Input  = PLL_SOURCE/PLLI2SM */
      /* PLLI2S_VCO Output = PLLI2S_VCO Input * PLLI2SN */
      /* SAI_CLK(first level) = PLLI2S_VCO Output/PLLI2SQ */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SM, PeriphClkInit->PLLI2S.PLLI2SN , plli2sp, PeriphClkInit->PLLI2S.PLLI2SQ, plli2sr);
 80041ca:	687b      	ldr	r3, [r7, #4]
 80041cc:	685a      	ldr	r2, [r3, #4]
 80041ce:	687b      	ldr	r3, [r7, #4]
 80041d0:	689b      	ldr	r3, [r3, #8]
 80041d2:	019b      	lsls	r3, r3, #6
 80041d4:	431a      	orrs	r2, r3
 80041d6:	69fb      	ldr	r3, [r7, #28]
 80041d8:	085b      	lsrs	r3, r3, #1
 80041da:	3b01      	subs	r3, #1
 80041dc:	041b      	lsls	r3, r3, #16
 80041de:	431a      	orrs	r2, r3
 80041e0:	687b      	ldr	r3, [r7, #4]
 80041e2:	691b      	ldr	r3, [r3, #16]
 80041e4:	061b      	lsls	r3, r3, #24
 80041e6:	431a      	orrs	r2, r3
 80041e8:	697b      	ldr	r3, [r7, #20]
 80041ea:	071b      	lsls	r3, r3, #28
 80041ec:	4943      	ldr	r1, [pc, #268]	; (80042fc <HAL_RCCEx_PeriphCLKConfig+0x538>)
 80041ee:	4313      	orrs	r3, r2
 80041f0:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84

      /* SAI_CLK_x = SAI_CLK(first level)/PLLI2SDIVQ */
      __HAL_RCC_PLLI2S_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLI2SDivQ);
 80041f4:	4b41      	ldr	r3, [pc, #260]	; (80042fc <HAL_RCCEx_PeriphCLKConfig+0x538>)
 80041f6:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 80041fa:	f023 021f 	bic.w	r2, r3, #31
 80041fe:	687b      	ldr	r3, [r7, #4]
 8004200:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004202:	3b01      	subs	r3, #1
 8004204:	493d      	ldr	r1, [pc, #244]	; (80042fc <HAL_RCCEx_PeriphCLKConfig+0x538>)
 8004206:	4313      	orrs	r3, r2
 8004208:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    }

    /*------ In Case of PLLI2S is selected as source clock for SPDIFRX -------*/
    if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX) && (PeriphClkInit->SpdifClockSelection == RCC_SPDIFRXCLKSOURCE_PLLI2SP))
 800420c:	687b      	ldr	r3, [r7, #4]
 800420e:	681b      	ldr	r3, [r3, #0]
 8004210:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8004214:	2b00      	cmp	r3, #0
 8004216:	d029      	beq.n	800426c <HAL_RCCEx_PeriphCLKConfig+0x4a8>
 8004218:	687b      	ldr	r3, [r7, #4]
 800421a:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800421c:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8004220:	d124      	bne.n	800426c <HAL_RCCEx_PeriphCLKConfig+0x4a8>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SP_VALUE(PeriphClkInit->PLLI2S.PLLI2SP));
      /* Read PLLI2SR value from PLLI2SCFGR register (this value is not need for SAI configuration) */
      plli2sq = ((((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos) + 1U) << 1U);
 8004222:	4b36      	ldr	r3, [pc, #216]	; (80042fc <HAL_RCCEx_PeriphCLKConfig+0x538>)
 8004224:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8004228:	0c1b      	lsrs	r3, r3, #16
 800422a:	f003 0303 	and.w	r3, r3, #3
 800422e:	3301      	adds	r3, #1
 8004230:	005b      	lsls	r3, r3, #1
 8004232:	61bb      	str	r3, [r7, #24]
      plli2sr = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 8004234:	4b31      	ldr	r3, [pc, #196]	; (80042fc <HAL_RCCEx_PeriphCLKConfig+0x538>)
 8004236:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800423a:	0f1b      	lsrs	r3, r3, #28
 800423c:	f003 0307 	and.w	r3, r3, #7
 8004240:	617b      	str	r3, [r7, #20]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) * (PLLI2SN/PLLI2SM) */
      /* SPDIFRXCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SP */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SM, PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SP, plli2sq, plli2sr);
 8004242:	687b      	ldr	r3, [r7, #4]
 8004244:	685a      	ldr	r2, [r3, #4]
 8004246:	687b      	ldr	r3, [r7, #4]
 8004248:	689b      	ldr	r3, [r3, #8]
 800424a:	019b      	lsls	r3, r3, #6
 800424c:	431a      	orrs	r2, r3
 800424e:	687b      	ldr	r3, [r7, #4]
 8004250:	68db      	ldr	r3, [r3, #12]
 8004252:	085b      	lsrs	r3, r3, #1
 8004254:	3b01      	subs	r3, #1
 8004256:	041b      	lsls	r3, r3, #16
 8004258:	431a      	orrs	r2, r3
 800425a:	69bb      	ldr	r3, [r7, #24]
 800425c:	061b      	lsls	r3, r3, #24
 800425e:	431a      	orrs	r2, r3
 8004260:	697b      	ldr	r3, [r7, #20]
 8004262:	071b      	lsls	r3, r3, #28
 8004264:	4925      	ldr	r1, [pc, #148]	; (80042fc <HAL_RCCEx_PeriphCLKConfig+0x538>)
 8004266:	4313      	orrs	r3, r2
 8004268:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
    }

     /*----------------- In Case of PLLI2S is just selected  -----------------*/
    if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S)
 800426c:	687b      	ldr	r3, [r7, #4]
 800426e:	681b      	ldr	r3, [r3, #0]
 8004270:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8004274:	2b00      	cmp	r3, #0
 8004276:	d016      	beq.n	80042a6 <HAL_RCCEx_PeriphCLKConfig+0x4e2>
      assert_param(IS_RCC_PLLI2SR_VALUE(PeriphClkInit->PLLI2S.PLLI2SR));
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));

      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) * (PLLI2SN/PLLI2SM) */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SM, PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SP, PeriphClkInit->PLLI2S.PLLI2SQ, PeriphClkInit->PLLI2S.PLLI2SR);
 8004278:	687b      	ldr	r3, [r7, #4]
 800427a:	685a      	ldr	r2, [r3, #4]
 800427c:	687b      	ldr	r3, [r7, #4]
 800427e:	689b      	ldr	r3, [r3, #8]
 8004280:	019b      	lsls	r3, r3, #6
 8004282:	431a      	orrs	r2, r3
 8004284:	687b      	ldr	r3, [r7, #4]
 8004286:	68db      	ldr	r3, [r3, #12]
 8004288:	085b      	lsrs	r3, r3, #1
 800428a:	3b01      	subs	r3, #1
 800428c:	041b      	lsls	r3, r3, #16
 800428e:	431a      	orrs	r2, r3
 8004290:	687b      	ldr	r3, [r7, #4]
 8004292:	691b      	ldr	r3, [r3, #16]
 8004294:	061b      	lsls	r3, r3, #24
 8004296:	431a      	orrs	r2, r3
 8004298:	687b      	ldr	r3, [r7, #4]
 800429a:	695b      	ldr	r3, [r3, #20]
 800429c:	071b      	lsls	r3, r3, #28
 800429e:	4917      	ldr	r1, [pc, #92]	; (80042fc <HAL_RCCEx_PeriphCLKConfig+0x538>)
 80042a0:	4313      	orrs	r3, r2
 80042a2:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
    }

    /* Enable the PLLI2S */
    __HAL_RCC_PLLI2S_ENABLE();
 80042a6:	4b16      	ldr	r3, [pc, #88]	; (8004300 <HAL_RCCEx_PeriphCLKConfig+0x53c>)
 80042a8:	2201      	movs	r2, #1
 80042aa:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 80042ac:	f7fe fd14 	bl	8002cd8 <HAL_GetTick>
 80042b0:	6278      	str	r0, [r7, #36]	; 0x24
    /* Wait till PLLI2S is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 80042b2:	e008      	b.n	80042c6 <HAL_RCCEx_PeriphCLKConfig+0x502>
    {
      if((HAL_GetTick() - tickstart ) > PLLI2S_TIMEOUT_VALUE)
 80042b4:	f7fe fd10 	bl	8002cd8 <HAL_GetTick>
 80042b8:	4602      	mov	r2, r0
 80042ba:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80042bc:	1ad3      	subs	r3, r2, r3
 80042be:	2b02      	cmp	r3, #2
 80042c0:	d901      	bls.n	80042c6 <HAL_RCCEx_PeriphCLKConfig+0x502>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 80042c2:	2303      	movs	r3, #3
 80042c4:	e09f      	b.n	8004406 <HAL_RCCEx_PeriphCLKConfig+0x642>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 80042c6:	4b0d      	ldr	r3, [pc, #52]	; (80042fc <HAL_RCCEx_PeriphCLKConfig+0x538>)
 80042c8:	681b      	ldr	r3, [r3, #0]
 80042ca:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 80042ce:	2b00      	cmp	r3, #0
 80042d0:	d0f0      	beq.n	80042b4 <HAL_RCCEx_PeriphCLKConfig+0x4f0>
  }
  /*--------------------------------------------------------------------------*/

  /*----------------------------- PLLSAI Configuration -----------------------*/
  /* PLLSAI is configured when a peripheral will use it as source clock : SAI1, SAI2, CLK48 or SDIO */
  if(pllsaiused == 1U)
 80042d2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80042d4:	2b01      	cmp	r3, #1
 80042d6:	f040 8095 	bne.w	8004404 <HAL_RCCEx_PeriphCLKConfig+0x640>
  {
    /* Disable PLLSAI Clock */
    __HAL_RCC_PLLSAI_DISABLE();
 80042da:	4b0a      	ldr	r3, [pc, #40]	; (8004304 <HAL_RCCEx_PeriphCLKConfig+0x540>)
 80042dc:	2200      	movs	r2, #0
 80042de:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 80042e0:	f7fe fcfa 	bl	8002cd8 <HAL_GetTick>
 80042e4:	6278      	str	r0, [r7, #36]	; 0x24
    /* Wait till PLLSAI is disabled */
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 80042e6:	e00f      	b.n	8004308 <HAL_RCCEx_PeriphCLKConfig+0x544>
    {
      if((HAL_GetTick() - tickstart ) > PLLSAI_TIMEOUT_VALUE)
 80042e8:	f7fe fcf6 	bl	8002cd8 <HAL_GetTick>
 80042ec:	4602      	mov	r2, r0
 80042ee:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80042f0:	1ad3      	subs	r3, r2, r3
 80042f2:	2b02      	cmp	r3, #2
 80042f4:	d908      	bls.n	8004308 <HAL_RCCEx_PeriphCLKConfig+0x544>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 80042f6:	2303      	movs	r3, #3
 80042f8:	e085      	b.n	8004406 <HAL_RCCEx_PeriphCLKConfig+0x642>
 80042fa:	bf00      	nop
 80042fc:	40023800 	.word	0x40023800
 8004300:	42470068 	.word	0x42470068
 8004304:	42470070 	.word	0x42470070
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 8004308:	4b41      	ldr	r3, [pc, #260]	; (8004410 <HAL_RCCEx_PeriphCLKConfig+0x64c>)
 800430a:	681b      	ldr	r3, [r3, #0]
 800430c:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8004310:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8004314:	d0e8      	beq.n	80042e8 <HAL_RCCEx_PeriphCLKConfig+0x524>
    /* Check the PLLSAI division factors */
    assert_param(IS_RCC_PLLSAIM_VALUE(PeriphClkInit->PLLSAI.PLLSAIM));
    assert_param(IS_RCC_PLLSAIN_VALUE(PeriphClkInit->PLLSAI.PLLSAIN));

    /*------ In Case of PLLSAI is selected as source clock for SAI -----------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)) ||
 8004316:	687b      	ldr	r3, [r7, #4]
 8004318:	681b      	ldr	r3, [r3, #0]
 800431a:	f003 0304 	and.w	r3, r3, #4
 800431e:	2b00      	cmp	r3, #0
 8004320:	d003      	beq.n	800432a <HAL_RCCEx_PeriphCLKConfig+0x566>
 8004322:	687b      	ldr	r3, [r7, #4]
 8004324:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004326:	2b00      	cmp	r3, #0
 8004328:	d009      	beq.n	800433e <HAL_RCCEx_PeriphCLKConfig+0x57a>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)))
 800432a:	687b      	ldr	r3, [r7, #4]
 800432c:	681b      	ldr	r3, [r3, #0]
 800432e:	f003 0308 	and.w	r3, r3, #8
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)) ||
 8004332:	2b00      	cmp	r3, #0
 8004334:	d02b      	beq.n	800438e <HAL_RCCEx_PeriphCLKConfig+0x5ca>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)))
 8004336:	687b      	ldr	r3, [r7, #4]
 8004338:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800433a:	2b00      	cmp	r3, #0
 800433c:	d127      	bne.n	800438e <HAL_RCCEx_PeriphCLKConfig+0x5ca>
      assert_param(IS_RCC_PLLSAIQ_VALUE(PeriphClkInit->PLLSAI.PLLSAIQ));
      /* check for PLLSAI/DIVQ Parameter */
      assert_param(IS_RCC_PLLSAI_DIVQ_VALUE(PeriphClkInit->PLLSAIDivQ));

      /* Read PLLSAIP value from PLLSAICFGR register (this value is not needed for SAI configuration) */
      pllsaip = ((((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIP) >> RCC_PLLSAICFGR_PLLSAIP_Pos) + 1U) << 1U);
 800433e:	4b34      	ldr	r3, [pc, #208]	; (8004410 <HAL_RCCEx_PeriphCLKConfig+0x64c>)
 8004340:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004344:	0c1b      	lsrs	r3, r3, #16
 8004346:	f003 0303 	and.w	r3, r3, #3
 800434a:	3301      	adds	r3, #1
 800434c:	005b      	lsls	r3, r3, #1
 800434e:	613b      	str	r3, [r7, #16]
      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* SAI_CLK(first level) = PLLSAI_VCO Output/PLLSAIQ */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIM, PeriphClkInit->PLLSAI.PLLSAIN , pllsaip, PeriphClkInit->PLLSAI.PLLSAIQ, 0U);
 8004350:	687b      	ldr	r3, [r7, #4]
 8004352:	699a      	ldr	r2, [r3, #24]
 8004354:	687b      	ldr	r3, [r7, #4]
 8004356:	69db      	ldr	r3, [r3, #28]
 8004358:	019b      	lsls	r3, r3, #6
 800435a:	431a      	orrs	r2, r3
 800435c:	693b      	ldr	r3, [r7, #16]
 800435e:	085b      	lsrs	r3, r3, #1
 8004360:	3b01      	subs	r3, #1
 8004362:	041b      	lsls	r3, r3, #16
 8004364:	431a      	orrs	r2, r3
 8004366:	687b      	ldr	r3, [r7, #4]
 8004368:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800436a:	061b      	lsls	r3, r3, #24
 800436c:	4928      	ldr	r1, [pc, #160]	; (8004410 <HAL_RCCEx_PeriphCLKConfig+0x64c>)
 800436e:	4313      	orrs	r3, r2
 8004370:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

      /* SAI_CLK_x = SAI_CLK(first level)/PLLSAIDIVQ */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLSAIDivQ);
 8004374:	4b26      	ldr	r3, [pc, #152]	; (8004410 <HAL_RCCEx_PeriphCLKConfig+0x64c>)
 8004376:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800437a:	f423 52f8 	bic.w	r2, r3, #7936	; 0x1f00
 800437e:	687b      	ldr	r3, [r7, #4]
 8004380:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004382:	3b01      	subs	r3, #1
 8004384:	021b      	lsls	r3, r3, #8
 8004386:	4922      	ldr	r1, [pc, #136]	; (8004410 <HAL_RCCEx_PeriphCLKConfig+0x64c>)
 8004388:	4313      	orrs	r3, r2
 800438a:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    }

    /*------ In Case of PLLSAI is selected as source clock for CLK48 ---------*/
    /* In Case of PLLI2S is selected as source clock for CLK48 */
    if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48) && (PeriphClkInit->Clk48ClockSelection == RCC_CLK48CLKSOURCE_PLLSAIP))
 800438e:	687b      	ldr	r3, [r7, #4]
 8004390:	681b      	ldr	r3, [r3, #0]
 8004392:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004396:	2b00      	cmp	r3, #0
 8004398:	d01d      	beq.n	80043d6 <HAL_RCCEx_PeriphCLKConfig+0x612>
 800439a:	687b      	ldr	r3, [r7, #4]
 800439c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800439e:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 80043a2:	d118      	bne.n	80043d6 <HAL_RCCEx_PeriphCLKConfig+0x612>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLSAIP_VALUE(PeriphClkInit->PLLSAI.PLLSAIP));
      /* Read PLLSAIQ value from PLLI2SCFGR register (this value is not need for SAI configuration) */
      pllsaiq = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 80043a4:	4b1a      	ldr	r3, [pc, #104]	; (8004410 <HAL_RCCEx_PeriphCLKConfig+0x64c>)
 80043a6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80043aa:	0e1b      	lsrs	r3, r3, #24
 80043ac:	f003 030f 	and.w	r3, r3, #15
 80043b0:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLSAI division factors */
      /* PLLSAI_VCO = f(VCO clock) = f(PLLSAI clock input) * (PLLI2SN/PLLSAIM) */
      /* 48CLK = f(PLLSAI clock output) = f(VCO clock) / PLLSAIP */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIM, PeriphClkInit->PLLSAI.PLLSAIN , PeriphClkInit->PLLSAI.PLLSAIP, pllsaiq, 0U);
 80043b2:	687b      	ldr	r3, [r7, #4]
 80043b4:	699a      	ldr	r2, [r3, #24]
 80043b6:	687b      	ldr	r3, [r7, #4]
 80043b8:	69db      	ldr	r3, [r3, #28]
 80043ba:	019b      	lsls	r3, r3, #6
 80043bc:	431a      	orrs	r2, r3
 80043be:	687b      	ldr	r3, [r7, #4]
 80043c0:	6a1b      	ldr	r3, [r3, #32]
 80043c2:	085b      	lsrs	r3, r3, #1
 80043c4:	3b01      	subs	r3, #1
 80043c6:	041b      	lsls	r3, r3, #16
 80043c8:	431a      	orrs	r2, r3
 80043ca:	68fb      	ldr	r3, [r7, #12]
 80043cc:	061b      	lsls	r3, r3, #24
 80043ce:	4910      	ldr	r1, [pc, #64]	; (8004410 <HAL_RCCEx_PeriphCLKConfig+0x64c>)
 80043d0:	4313      	orrs	r3, r2
 80043d2:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    }

    /* Enable PLLSAI Clock */
    __HAL_RCC_PLLSAI_ENABLE();
 80043d6:	4b0f      	ldr	r3, [pc, #60]	; (8004414 <HAL_RCCEx_PeriphCLKConfig+0x650>)
 80043d8:	2201      	movs	r2, #1
 80043da:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 80043dc:	f7fe fc7c 	bl	8002cd8 <HAL_GetTick>
 80043e0:	6278      	str	r0, [r7, #36]	; 0x24
    /* Wait till PLLSAI is ready */
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 80043e2:	e008      	b.n	80043f6 <HAL_RCCEx_PeriphCLKConfig+0x632>
    {
      if((HAL_GetTick() - tickstart ) > PLLSAI_TIMEOUT_VALUE)
 80043e4:	f7fe fc78 	bl	8002cd8 <HAL_GetTick>
 80043e8:	4602      	mov	r2, r0
 80043ea:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80043ec:	1ad3      	subs	r3, r2, r3
 80043ee:	2b02      	cmp	r3, #2
 80043f0:	d901      	bls.n	80043f6 <HAL_RCCEx_PeriphCLKConfig+0x632>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 80043f2:	2303      	movs	r3, #3
 80043f4:	e007      	b.n	8004406 <HAL_RCCEx_PeriphCLKConfig+0x642>
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 80043f6:	4b06      	ldr	r3, [pc, #24]	; (8004410 <HAL_RCCEx_PeriphCLKConfig+0x64c>)
 80043f8:	681b      	ldr	r3, [r3, #0]
 80043fa:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 80043fe:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8004402:	d1ef      	bne.n	80043e4 <HAL_RCCEx_PeriphCLKConfig+0x620>
      }
    }
  }
  return HAL_OK;
 8004404:	2300      	movs	r3, #0
}
 8004406:	4618      	mov	r0, r3
 8004408:	3730      	adds	r7, #48	; 0x30
 800440a:	46bd      	mov	sp, r7
 800440c:	bd80      	pop	{r7, pc}
 800440e:	bf00      	nop
 8004410:	40023800 	.word	0x40023800
 8004414:	42470070 	.word	0x42470070

08004418 <HAL_RCCEx_GetPeriphCLKFreq>:
  *            @arg RCC_PERIPHCLK_I2S_APB1: I2S APB1 peripheral clock
  *            @arg RCC_PERIPHCLK_I2S_APB2: I2S APB2 peripheral clock
  * @retval Frequency in KHz
  */
uint32_t HAL_RCCEx_GetPeriphCLKFreq(uint32_t PeriphClk)
{
 8004418:	b480      	push	{r7}
 800441a:	b089      	sub	sp, #36	; 0x24
 800441c:	af00      	add	r7, sp, #0
 800441e:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg1 = 0U;
 8004420:	2300      	movs	r3, #0
 8004422:	617b      	str	r3, [r7, #20]
  /* This variable used to store the SAI clock frequency (value in Hz) */
  uint32_t frequency = 0U;
 8004424:	2300      	movs	r3, #0
 8004426:	61fb      	str	r3, [r7, #28]
  /* This variable used to store the VCO Input (value in Hz) */
  uint32_t vcoinput = 0U;
 8004428:	2300      	movs	r3, #0
 800442a:	61bb      	str	r3, [r7, #24]
  /* This variable used to store the SAI clock source */
  uint32_t saiclocksource = 0U;
 800442c:	2300      	movs	r3, #0
 800442e:	613b      	str	r3, [r7, #16]
  uint32_t srcclk = 0U;
 8004430:	2300      	movs	r3, #0
 8004432:	60fb      	str	r3, [r7, #12]
  /* This variable used to store the VCO Output (value in Hz) */
  uint32_t vcooutput = 0U;
 8004434:	2300      	movs	r3, #0
 8004436:	60bb      	str	r3, [r7, #8]
  switch (PeriphClk)
 8004438:	687b      	ldr	r3, [r7, #4]
 800443a:	3b01      	subs	r3, #1
 800443c:	2b07      	cmp	r3, #7
 800443e:	f200 8224 	bhi.w	800488a <HAL_RCCEx_GetPeriphCLKFreq+0x472>
 8004442:	a201      	add	r2, pc, #4	; (adr r2, 8004448 <HAL_RCCEx_GetPeriphCLKFreq+0x30>)
 8004444:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004448:	0800464b 	.word	0x0800464b
 800444c:	08004775 	.word	0x08004775
 8004450:	0800488b 	.word	0x0800488b
 8004454:	08004469 	.word	0x08004469
 8004458:	0800488b 	.word	0x0800488b
 800445c:	0800488b 	.word	0x0800488b
 8004460:	0800488b 	.word	0x0800488b
 8004464:	08004469 	.word	0x08004469
  {
  case RCC_PERIPHCLK_SAI1:
  case RCC_PERIPHCLK_SAI2:
    {
      saiclocksource = RCC->DCKCFGR;
 8004468:	4ba8      	ldr	r3, [pc, #672]	; (800470c <HAL_RCCEx_GetPeriphCLKFreq+0x2f4>)
 800446a:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800446e:	613b      	str	r3, [r7, #16]
      saiclocksource &= (RCC_DCKCFGR_SAI1SRC | RCC_DCKCFGR_SAI2SRC);
 8004470:	693b      	ldr	r3, [r7, #16]
 8004472:	f403 0370 	and.w	r3, r3, #15728640	; 0xf00000
 8004476:	613b      	str	r3, [r7, #16]
 8004478:	693b      	ldr	r3, [r7, #16]
 800447a:	f5b3 0f40 	cmp.w	r3, #12582912	; 0xc00000
 800447e:	f000 80d6 	beq.w	800462e <HAL_RCCEx_GetPeriphCLKFreq+0x216>
 8004482:	693b      	ldr	r3, [r7, #16]
 8004484:	f5b3 0f40 	cmp.w	r3, #12582912	; 0xc00000
 8004488:	f200 80dd 	bhi.w	8004646 <HAL_RCCEx_GetPeriphCLKFreq+0x22e>
 800448c:	693b      	ldr	r3, [r7, #16]
 800448e:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 8004492:	f000 809f 	beq.w	80045d4 <HAL_RCCEx_GetPeriphCLKFreq+0x1bc>
 8004496:	693b      	ldr	r3, [r7, #16]
 8004498:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 800449c:	f200 80d3 	bhi.w	8004646 <HAL_RCCEx_GetPeriphCLKFreq+0x22e>
 80044a0:	693b      	ldr	r3, [r7, #16]
 80044a2:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 80044a6:	d05b      	beq.n	8004560 <HAL_RCCEx_GetPeriphCLKFreq+0x148>
 80044a8:	693b      	ldr	r3, [r7, #16]
 80044aa:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 80044ae:	f200 80ca 	bhi.w	8004646 <HAL_RCCEx_GetPeriphCLKFreq+0x22e>
 80044b2:	693b      	ldr	r3, [r7, #16]
 80044b4:	f5b3 1f40 	cmp.w	r3, #3145728	; 0x300000
 80044b8:	f000 80b6 	beq.w	8004628 <HAL_RCCEx_GetPeriphCLKFreq+0x210>
 80044bc:	693b      	ldr	r3, [r7, #16]
 80044be:	f5b3 1f40 	cmp.w	r3, #3145728	; 0x300000
 80044c2:	f200 80c0 	bhi.w	8004646 <HAL_RCCEx_GetPeriphCLKFreq+0x22e>
 80044c6:	693b      	ldr	r3, [r7, #16]
 80044c8:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 80044cc:	f000 8082 	beq.w	80045d4 <HAL_RCCEx_GetPeriphCLKFreq+0x1bc>
 80044d0:	693b      	ldr	r3, [r7, #16]
 80044d2:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 80044d6:	f200 80b6 	bhi.w	8004646 <HAL_RCCEx_GetPeriphCLKFreq+0x22e>
 80044da:	693b      	ldr	r3, [r7, #16]
 80044dc:	2b00      	cmp	r3, #0
 80044de:	d004      	beq.n	80044ea <HAL_RCCEx_GetPeriphCLKFreq+0xd2>
 80044e0:	693b      	ldr	r3, [r7, #16]
 80044e2:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 80044e6:	d03b      	beq.n	8004560 <HAL_RCCEx_GetPeriphCLKFreq+0x148>
          }
          break;
        }
      default :
        {
          break;
 80044e8:	e0ad      	b.n	8004646 <HAL_RCCEx_GetPeriphCLKFreq+0x22e>
          if((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLSOURCE_HSI)
 80044ea:	4b88      	ldr	r3, [pc, #544]	; (800470c <HAL_RCCEx_GetPeriphCLKFreq+0x2f4>)
 80044ec:	685b      	ldr	r3, [r3, #4]
 80044ee:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80044f2:	2b00      	cmp	r3, #0
 80044f4:	d109      	bne.n	800450a <HAL_RCCEx_GetPeriphCLKFreq+0xf2>
            vcoinput = (HSI_VALUE / (uint32_t)(RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIM));
 80044f6:	4b85      	ldr	r3, [pc, #532]	; (800470c <HAL_RCCEx_GetPeriphCLKFreq+0x2f4>)
 80044f8:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80044fc:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8004500:	4a83      	ldr	r2, [pc, #524]	; (8004710 <HAL_RCCEx_GetPeriphCLKFreq+0x2f8>)
 8004502:	fbb2 f3f3 	udiv	r3, r2, r3
 8004506:	61bb      	str	r3, [r7, #24]
 8004508:	e008      	b.n	800451c <HAL_RCCEx_GetPeriphCLKFreq+0x104>
            vcoinput = ((HSE_VALUE / (uint32_t)(RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIM)));
 800450a:	4b80      	ldr	r3, [pc, #512]	; (800470c <HAL_RCCEx_GetPeriphCLKFreq+0x2f4>)
 800450c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004510:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8004514:	4a7f      	ldr	r2, [pc, #508]	; (8004714 <HAL_RCCEx_GetPeriphCLKFreq+0x2fc>)
 8004516:	fbb2 f3f3 	udiv	r3, r2, r3
 800451a:	61bb      	str	r3, [r7, #24]
          tmpreg1 = (RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> 24U;
 800451c:	4b7b      	ldr	r3, [pc, #492]	; (800470c <HAL_RCCEx_GetPeriphCLKFreq+0x2f4>)
 800451e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004522:	0e1b      	lsrs	r3, r3, #24
 8004524:	f003 030f 	and.w	r3, r3, #15
 8004528:	617b      	str	r3, [r7, #20]
          frequency = (vcoinput * ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIN) >> 6U))/(tmpreg1);
 800452a:	4b78      	ldr	r3, [pc, #480]	; (800470c <HAL_RCCEx_GetPeriphCLKFreq+0x2f4>)
 800452c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004530:	099b      	lsrs	r3, r3, #6
 8004532:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004536:	69ba      	ldr	r2, [r7, #24]
 8004538:	fb03 f202 	mul.w	r2, r3, r2
 800453c:	697b      	ldr	r3, [r7, #20]
 800453e:	fbb2 f3f3 	udiv	r3, r2, r3
 8004542:	61fb      	str	r3, [r7, #28]
          tmpreg1 = (((RCC->DCKCFGR & RCC_DCKCFGR_PLLSAIDIVQ) >> 8U) + 1U);
 8004544:	4b71      	ldr	r3, [pc, #452]	; (800470c <HAL_RCCEx_GetPeriphCLKFreq+0x2f4>)
 8004546:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800454a:	0a1b      	lsrs	r3, r3, #8
 800454c:	f003 031f 	and.w	r3, r3, #31
 8004550:	3301      	adds	r3, #1
 8004552:	617b      	str	r3, [r7, #20]
          frequency = frequency/(tmpreg1);
 8004554:	69fa      	ldr	r2, [r7, #28]
 8004556:	697b      	ldr	r3, [r7, #20]
 8004558:	fbb2 f3f3 	udiv	r3, r2, r3
 800455c:	61fb      	str	r3, [r7, #28]
          break;
 800455e:	e073      	b.n	8004648 <HAL_RCCEx_GetPeriphCLKFreq+0x230>
          if((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLSOURCE_HSI)
 8004560:	4b6a      	ldr	r3, [pc, #424]	; (800470c <HAL_RCCEx_GetPeriphCLKFreq+0x2f4>)
 8004562:	685b      	ldr	r3, [r3, #4]
 8004564:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8004568:	2b00      	cmp	r3, #0
 800456a:	d109      	bne.n	8004580 <HAL_RCCEx_GetPeriphCLKFreq+0x168>
            vcoinput = (HSI_VALUE / (uint32_t)(RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SM));
 800456c:	4b67      	ldr	r3, [pc, #412]	; (800470c <HAL_RCCEx_GetPeriphCLKFreq+0x2f4>)
 800456e:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8004572:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8004576:	4a66      	ldr	r2, [pc, #408]	; (8004710 <HAL_RCCEx_GetPeriphCLKFreq+0x2f8>)
 8004578:	fbb2 f3f3 	udiv	r3, r2, r3
 800457c:	61bb      	str	r3, [r7, #24]
 800457e:	e008      	b.n	8004592 <HAL_RCCEx_GetPeriphCLKFreq+0x17a>
            vcoinput = ((HSE_VALUE / (uint32_t)(RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SM)));
 8004580:	4b62      	ldr	r3, [pc, #392]	; (800470c <HAL_RCCEx_GetPeriphCLKFreq+0x2f4>)
 8004582:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8004586:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 800458a:	4a62      	ldr	r2, [pc, #392]	; (8004714 <HAL_RCCEx_GetPeriphCLKFreq+0x2fc>)
 800458c:	fbb2 f3f3 	udiv	r3, r2, r3
 8004590:	61bb      	str	r3, [r7, #24]
          tmpreg1 = (RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SQ) >> 24U;
 8004592:	4b5e      	ldr	r3, [pc, #376]	; (800470c <HAL_RCCEx_GetPeriphCLKFreq+0x2f4>)
 8004594:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8004598:	0e1b      	lsrs	r3, r3, #24
 800459a:	f003 030f 	and.w	r3, r3, #15
 800459e:	617b      	str	r3, [r7, #20]
          frequency = (vcoinput * ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SN) >> 6U))/(tmpreg1);
 80045a0:	4b5a      	ldr	r3, [pc, #360]	; (800470c <HAL_RCCEx_GetPeriphCLKFreq+0x2f4>)
 80045a2:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80045a6:	099b      	lsrs	r3, r3, #6
 80045a8:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80045ac:	69ba      	ldr	r2, [r7, #24]
 80045ae:	fb03 f202 	mul.w	r2, r3, r2
 80045b2:	697b      	ldr	r3, [r7, #20]
 80045b4:	fbb2 f3f3 	udiv	r3, r2, r3
 80045b8:	61fb      	str	r3, [r7, #28]
          tmpreg1 = ((RCC->DCKCFGR & RCC_DCKCFGR_PLLI2SDIVQ) + 1U);
 80045ba:	4b54      	ldr	r3, [pc, #336]	; (800470c <HAL_RCCEx_GetPeriphCLKFreq+0x2f4>)
 80045bc:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 80045c0:	f003 031f 	and.w	r3, r3, #31
 80045c4:	3301      	adds	r3, #1
 80045c6:	617b      	str	r3, [r7, #20]
          frequency = frequency/(tmpreg1);
 80045c8:	69fa      	ldr	r2, [r7, #28]
 80045ca:	697b      	ldr	r3, [r7, #20]
 80045cc:	fbb2 f3f3 	udiv	r3, r2, r3
 80045d0:	61fb      	str	r3, [r7, #28]
          break;
 80045d2:	e039      	b.n	8004648 <HAL_RCCEx_GetPeriphCLKFreq+0x230>
          if((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLSOURCE_HSI)
 80045d4:	4b4d      	ldr	r3, [pc, #308]	; (800470c <HAL_RCCEx_GetPeriphCLKFreq+0x2f4>)
 80045d6:	685b      	ldr	r3, [r3, #4]
 80045d8:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80045dc:	2b00      	cmp	r3, #0
 80045de:	d108      	bne.n	80045f2 <HAL_RCCEx_GetPeriphCLKFreq+0x1da>
            vcoinput = (HSI_VALUE / (uint32_t)(RCC->PLLCFGR & RCC_PLLCFGR_PLLM));
 80045e0:	4b4a      	ldr	r3, [pc, #296]	; (800470c <HAL_RCCEx_GetPeriphCLKFreq+0x2f4>)
 80045e2:	685b      	ldr	r3, [r3, #4]
 80045e4:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 80045e8:	4a49      	ldr	r2, [pc, #292]	; (8004710 <HAL_RCCEx_GetPeriphCLKFreq+0x2f8>)
 80045ea:	fbb2 f3f3 	udiv	r3, r2, r3
 80045ee:	61bb      	str	r3, [r7, #24]
 80045f0:	e007      	b.n	8004602 <HAL_RCCEx_GetPeriphCLKFreq+0x1ea>
            vcoinput = ((HSE_VALUE / (uint32_t)(RCC->PLLCFGR & RCC_PLLCFGR_PLLM)));
 80045f2:	4b46      	ldr	r3, [pc, #280]	; (800470c <HAL_RCCEx_GetPeriphCLKFreq+0x2f4>)
 80045f4:	685b      	ldr	r3, [r3, #4]
 80045f6:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 80045fa:	4a46      	ldr	r2, [pc, #280]	; (8004714 <HAL_RCCEx_GetPeriphCLKFreq+0x2fc>)
 80045fc:	fbb2 f3f3 	udiv	r3, r2, r3
 8004600:	61bb      	str	r3, [r7, #24]
          tmpreg1 = (RCC->PLLCFGR & RCC_PLLCFGR_PLLR) >> 28U;
 8004602:	4b42      	ldr	r3, [pc, #264]	; (800470c <HAL_RCCEx_GetPeriphCLKFreq+0x2f4>)
 8004604:	685b      	ldr	r3, [r3, #4]
 8004606:	0f1b      	lsrs	r3, r3, #28
 8004608:	f003 0307 	and.w	r3, r3, #7
 800460c:	617b      	str	r3, [r7, #20]
          frequency = (vcoinput * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> 6U))/(tmpreg1);
 800460e:	4b3f      	ldr	r3, [pc, #252]	; (800470c <HAL_RCCEx_GetPeriphCLKFreq+0x2f4>)
 8004610:	685b      	ldr	r3, [r3, #4]
 8004612:	099b      	lsrs	r3, r3, #6
 8004614:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004618:	69ba      	ldr	r2, [r7, #24]
 800461a:	fb03 f202 	mul.w	r2, r3, r2
 800461e:	697b      	ldr	r3, [r7, #20]
 8004620:	fbb2 f3f3 	udiv	r3, r2, r3
 8004624:	61fb      	str	r3, [r7, #28]
          break;
 8004626:	e00f      	b.n	8004648 <HAL_RCCEx_GetPeriphCLKFreq+0x230>
          frequency = EXTERNAL_CLOCK_VALUE;
 8004628:	4b3b      	ldr	r3, [pc, #236]	; (8004718 <HAL_RCCEx_GetPeriphCLKFreq+0x300>)
 800462a:	61fb      	str	r3, [r7, #28]
          break;
 800462c:	e00c      	b.n	8004648 <HAL_RCCEx_GetPeriphCLKFreq+0x230>
          if((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLSOURCE_HSI)
 800462e:	4b37      	ldr	r3, [pc, #220]	; (800470c <HAL_RCCEx_GetPeriphCLKFreq+0x2f4>)
 8004630:	685b      	ldr	r3, [r3, #4]
 8004632:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8004636:	2b00      	cmp	r3, #0
 8004638:	d102      	bne.n	8004640 <HAL_RCCEx_GetPeriphCLKFreq+0x228>
            frequency = (uint32_t)(HSI_VALUE);
 800463a:	4b35      	ldr	r3, [pc, #212]	; (8004710 <HAL_RCCEx_GetPeriphCLKFreq+0x2f8>)
 800463c:	61fb      	str	r3, [r7, #28]
          break;
 800463e:	e003      	b.n	8004648 <HAL_RCCEx_GetPeriphCLKFreq+0x230>
            frequency = (uint32_t)(HSE_VALUE);
 8004640:	4b34      	ldr	r3, [pc, #208]	; (8004714 <HAL_RCCEx_GetPeriphCLKFreq+0x2fc>)
 8004642:	61fb      	str	r3, [r7, #28]
          break;
 8004644:	e000      	b.n	8004648 <HAL_RCCEx_GetPeriphCLKFreq+0x230>
          break;
 8004646:	bf00      	nop
        }
      }
      break;
 8004648:	e11f      	b.n	800488a <HAL_RCCEx_GetPeriphCLKFreq+0x472>
    }
  case RCC_PERIPHCLK_I2S_APB1:
    {
      /* Get the current I2S source */
      srcclk = __HAL_RCC_GET_I2S_APB1_SOURCE();
 800464a:	4b30      	ldr	r3, [pc, #192]	; (800470c <HAL_RCCEx_GetPeriphCLKFreq+0x2f4>)
 800464c:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8004650:	f003 63c0 	and.w	r3, r3, #100663296	; 0x6000000
 8004654:	60fb      	str	r3, [r7, #12]
 8004656:	68fb      	ldr	r3, [r7, #12]
 8004658:	f1b3 6fc0 	cmp.w	r3, #100663296	; 0x6000000
 800465c:	d079      	beq.n	8004752 <HAL_RCCEx_GetPeriphCLKFreq+0x33a>
 800465e:	68fb      	ldr	r3, [r7, #12]
 8004660:	f1b3 6fc0 	cmp.w	r3, #100663296	; 0x6000000
 8004664:	f200 8082 	bhi.w	800476c <HAL_RCCEx_GetPeriphCLKFreq+0x354>
 8004668:	68fb      	ldr	r3, [r7, #12]
 800466a:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 800466e:	d03c      	beq.n	80046ea <HAL_RCCEx_GetPeriphCLKFreq+0x2d2>
 8004670:	68fb      	ldr	r3, [r7, #12]
 8004672:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8004676:	d879      	bhi.n	800476c <HAL_RCCEx_GetPeriphCLKFreq+0x354>
 8004678:	68fb      	ldr	r3, [r7, #12]
 800467a:	2b00      	cmp	r3, #0
 800467c:	d006      	beq.n	800468c <HAL_RCCEx_GetPeriphCLKFreq+0x274>
 800467e:	68fb      	ldr	r3, [r7, #12]
 8004680:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8004684:	d172      	bne.n	800476c <HAL_RCCEx_GetPeriphCLKFreq+0x354>
      {
      /* Check if I2S clock selection is External clock mapped on the I2S_CKIN pin used as I2S clock */
      case RCC_I2SAPB1CLKSOURCE_EXT:
        {
          /* Set the I2S clock to the external clock  value */
          frequency = EXTERNAL_CLOCK_VALUE;
 8004686:	4b24      	ldr	r3, [pc, #144]	; (8004718 <HAL_RCCEx_GetPeriphCLKFreq+0x300>)
 8004688:	61fb      	str	r3, [r7, #28]
          break;
 800468a:	e072      	b.n	8004772 <HAL_RCCEx_GetPeriphCLKFreq+0x35a>
      /* Check if I2S clock selection is PLLI2S VCO output clock divided by PLLI2SR used as I2S clock */
      case RCC_I2SAPB1CLKSOURCE_PLLI2S:
        {
          /* Configure the PLLI2S division factor */
          /* PLLI2S_VCO Input  = PLL_SOURCE/PLLI2SM */
          if((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLSOURCE_HSE)
 800468c:	4b1f      	ldr	r3, [pc, #124]	; (800470c <HAL_RCCEx_GetPeriphCLKFreq+0x2f4>)
 800468e:	685b      	ldr	r3, [r3, #4]
 8004690:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8004694:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8004698:	d109      	bne.n	80046ae <HAL_RCCEx_GetPeriphCLKFreq+0x296>
          {
            /* Get the I2S source clock value */
            vcoinput = (uint32_t)(HSE_VALUE / (uint32_t)(RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SM));
 800469a:	4b1c      	ldr	r3, [pc, #112]	; (800470c <HAL_RCCEx_GetPeriphCLKFreq+0x2f4>)
 800469c:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80046a0:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 80046a4:	4a1b      	ldr	r2, [pc, #108]	; (8004714 <HAL_RCCEx_GetPeriphCLKFreq+0x2fc>)
 80046a6:	fbb2 f3f3 	udiv	r3, r2, r3
 80046aa:	61bb      	str	r3, [r7, #24]
 80046ac:	e008      	b.n	80046c0 <HAL_RCCEx_GetPeriphCLKFreq+0x2a8>
          }
          else
          {
            /* Get the I2S source clock value */
            vcoinput = (uint32_t)(HSI_VALUE / (uint32_t)(RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SM));
 80046ae:	4b17      	ldr	r3, [pc, #92]	; (800470c <HAL_RCCEx_GetPeriphCLKFreq+0x2f4>)
 80046b0:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80046b4:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 80046b8:	4a15      	ldr	r2, [pc, #84]	; (8004710 <HAL_RCCEx_GetPeriphCLKFreq+0x2f8>)
 80046ba:	fbb2 f3f3 	udiv	r3, r2, r3
 80046be:	61bb      	str	r3, [r7, #24]
          }

          /* PLLI2S_VCO Output = PLLI2S_VCO Input * PLLI2SN */
          vcooutput = (uint32_t)(vcoinput * (((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SN) >> 6U) & (RCC_PLLI2SCFGR_PLLI2SN >> 6U)));
 80046c0:	4b12      	ldr	r3, [pc, #72]	; (800470c <HAL_RCCEx_GetPeriphCLKFreq+0x2f4>)
 80046c2:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80046c6:	099b      	lsrs	r3, r3, #6
 80046c8:	f3c3 0208 	ubfx	r2, r3, #0, #9
 80046cc:	69bb      	ldr	r3, [r7, #24]
 80046ce:	fb02 f303 	mul.w	r3, r2, r3
 80046d2:	60bb      	str	r3, [r7, #8]
          /* I2S_CLK = PLLI2S_VCO Output/PLLI2SR */
          frequency = (uint32_t)(vcooutput /(((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> 28U) & (RCC_PLLI2SCFGR_PLLI2SR >> 28U)));
 80046d4:	4b0d      	ldr	r3, [pc, #52]	; (800470c <HAL_RCCEx_GetPeriphCLKFreq+0x2f4>)
 80046d6:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80046da:	0f1b      	lsrs	r3, r3, #28
 80046dc:	f003 0307 	and.w	r3, r3, #7
 80046e0:	68ba      	ldr	r2, [r7, #8]
 80046e2:	fbb2 f3f3 	udiv	r3, r2, r3
 80046e6:	61fb      	str	r3, [r7, #28]
          break;
 80046e8:	e043      	b.n	8004772 <HAL_RCCEx_GetPeriphCLKFreq+0x35a>
      /* Check if I2S clock selection is PLL VCO Output divided by PLLR used as I2S clock */
      case RCC_I2SAPB1CLKSOURCE_PLLR:
        {
          /* Configure the PLL division factor R */
          /* PLL_VCO Input  = PLL_SOURCE/PLLM */
          if((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLSOURCE_HSE)
 80046ea:	4b08      	ldr	r3, [pc, #32]	; (800470c <HAL_RCCEx_GetPeriphCLKFreq+0x2f4>)
 80046ec:	685b      	ldr	r3, [r3, #4]
 80046ee:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80046f2:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 80046f6:	d111      	bne.n	800471c <HAL_RCCEx_GetPeriphCLKFreq+0x304>
          {
            /* Get the I2S source clock value */
            vcoinput = (uint32_t)(HSE_VALUE / (uint32_t)(RCC->PLLCFGR & RCC_PLLCFGR_PLLM));
 80046f8:	4b04      	ldr	r3, [pc, #16]	; (800470c <HAL_RCCEx_GetPeriphCLKFreq+0x2f4>)
 80046fa:	685b      	ldr	r3, [r3, #4]
 80046fc:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8004700:	4a04      	ldr	r2, [pc, #16]	; (8004714 <HAL_RCCEx_GetPeriphCLKFreq+0x2fc>)
 8004702:	fbb2 f3f3 	udiv	r3, r2, r3
 8004706:	61bb      	str	r3, [r7, #24]
 8004708:	e010      	b.n	800472c <HAL_RCCEx_GetPeriphCLKFreq+0x314>
 800470a:	bf00      	nop
 800470c:	40023800 	.word	0x40023800
 8004710:	00f42400 	.word	0x00f42400
 8004714:	017d7840 	.word	0x017d7840
 8004718:	00bb8000 	.word	0x00bb8000
          }
          else
          {
            /* Get the I2S source clock value */
            vcoinput = (uint32_t)(HSI_VALUE / (uint32_t)(RCC->PLLCFGR & RCC_PLLCFGR_PLLM));
 800471c:	4b5e      	ldr	r3, [pc, #376]	; (8004898 <HAL_RCCEx_GetPeriphCLKFreq+0x480>)
 800471e:	685b      	ldr	r3, [r3, #4]
 8004720:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8004724:	4a5d      	ldr	r2, [pc, #372]	; (800489c <HAL_RCCEx_GetPeriphCLKFreq+0x484>)
 8004726:	fbb2 f3f3 	udiv	r3, r2, r3
 800472a:	61bb      	str	r3, [r7, #24]
          }

          /* PLL_VCO Output = PLL_VCO Input * PLLN */
          vcooutput = (uint32_t)(vcoinput * (((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> 6U) & (RCC_PLLCFGR_PLLN >> 6U)));
 800472c:	4b5a      	ldr	r3, [pc, #360]	; (8004898 <HAL_RCCEx_GetPeriphCLKFreq+0x480>)
 800472e:	685b      	ldr	r3, [r3, #4]
 8004730:	099b      	lsrs	r3, r3, #6
 8004732:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8004736:	69bb      	ldr	r3, [r7, #24]
 8004738:	fb02 f303 	mul.w	r3, r2, r3
 800473c:	60bb      	str	r3, [r7, #8]
          /* I2S_CLK = PLL_VCO Output/PLLR */
          frequency = (uint32_t)(vcooutput /(((RCC->PLLCFGR & RCC_PLLCFGR_PLLR) >> 28U) & (RCC_PLLCFGR_PLLR >> 28U)));
 800473e:	4b56      	ldr	r3, [pc, #344]	; (8004898 <HAL_RCCEx_GetPeriphCLKFreq+0x480>)
 8004740:	685b      	ldr	r3, [r3, #4]
 8004742:	0f1b      	lsrs	r3, r3, #28
 8004744:	f003 0307 	and.w	r3, r3, #7
 8004748:	68ba      	ldr	r2, [r7, #8]
 800474a:	fbb2 f3f3 	udiv	r3, r2, r3
 800474e:	61fb      	str	r3, [r7, #28]
          break;
 8004750:	e00f      	b.n	8004772 <HAL_RCCEx_GetPeriphCLKFreq+0x35a>
        }
      /* Check if I2S clock selection is HSI or HSE depending from PLL source Clock */
      case RCC_I2SAPB1CLKSOURCE_PLLSRC:
        {
          if((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLSOURCE_HSE)
 8004752:	4b51      	ldr	r3, [pc, #324]	; (8004898 <HAL_RCCEx_GetPeriphCLKFreq+0x480>)
 8004754:	685b      	ldr	r3, [r3, #4]
 8004756:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800475a:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 800475e:	d102      	bne.n	8004766 <HAL_RCCEx_GetPeriphCLKFreq+0x34e>
          {
            frequency = HSE_VALUE;
 8004760:	4b4f      	ldr	r3, [pc, #316]	; (80048a0 <HAL_RCCEx_GetPeriphCLKFreq+0x488>)
 8004762:	61fb      	str	r3, [r7, #28]
          }
          else
          {
            frequency = HSI_VALUE;
          }
          break;
 8004764:	e005      	b.n	8004772 <HAL_RCCEx_GetPeriphCLKFreq+0x35a>
            frequency = HSI_VALUE;
 8004766:	4b4d      	ldr	r3, [pc, #308]	; (800489c <HAL_RCCEx_GetPeriphCLKFreq+0x484>)
 8004768:	61fb      	str	r3, [r7, #28]
          break;
 800476a:	e002      	b.n	8004772 <HAL_RCCEx_GetPeriphCLKFreq+0x35a>
        }
        /* Clock not enabled for I2S*/
      default:
        {
          frequency = 0U;
 800476c:	2300      	movs	r3, #0
 800476e:	61fb      	str	r3, [r7, #28]
          break;
 8004770:	bf00      	nop
        }
      }
      break;
 8004772:	e08a      	b.n	800488a <HAL_RCCEx_GetPeriphCLKFreq+0x472>
    }
  case RCC_PERIPHCLK_I2S_APB2:
    {
      /* Get the current I2S source */
      srcclk = __HAL_RCC_GET_I2S_APB2_SOURCE();
 8004774:	4b48      	ldr	r3, [pc, #288]	; (8004898 <HAL_RCCEx_GetPeriphCLKFreq+0x480>)
 8004776:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800477a:	f003 53c0 	and.w	r3, r3, #402653184	; 0x18000000
 800477e:	60fb      	str	r3, [r7, #12]
 8004780:	68fb      	ldr	r3, [r7, #12]
 8004782:	f1b3 5fc0 	cmp.w	r3, #402653184	; 0x18000000
 8004786:	d06f      	beq.n	8004868 <HAL_RCCEx_GetPeriphCLKFreq+0x450>
 8004788:	68fb      	ldr	r3, [r7, #12]
 800478a:	f1b3 5fc0 	cmp.w	r3, #402653184	; 0x18000000
 800478e:	d878      	bhi.n	8004882 <HAL_RCCEx_GetPeriphCLKFreq+0x46a>
 8004790:	68fb      	ldr	r3, [r7, #12]
 8004792:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8004796:	d03c      	beq.n	8004812 <HAL_RCCEx_GetPeriphCLKFreq+0x3fa>
 8004798:	68fb      	ldr	r3, [r7, #12]
 800479a:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 800479e:	d870      	bhi.n	8004882 <HAL_RCCEx_GetPeriphCLKFreq+0x46a>
 80047a0:	68fb      	ldr	r3, [r7, #12]
 80047a2:	2b00      	cmp	r3, #0
 80047a4:	d006      	beq.n	80047b4 <HAL_RCCEx_GetPeriphCLKFreq+0x39c>
 80047a6:	68fb      	ldr	r3, [r7, #12]
 80047a8:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 80047ac:	d169      	bne.n	8004882 <HAL_RCCEx_GetPeriphCLKFreq+0x46a>
      {
        /* Check if I2S clock selection is External clock mapped on the I2S_CKIN pin used as I2S clock */
      case RCC_I2SAPB2CLKSOURCE_EXT:
        {
          /* Set the I2S clock to the external clock  value */
          frequency = EXTERNAL_CLOCK_VALUE;
 80047ae:	4b3d      	ldr	r3, [pc, #244]	; (80048a4 <HAL_RCCEx_GetPeriphCLKFreq+0x48c>)
 80047b0:	61fb      	str	r3, [r7, #28]
          break;
 80047b2:	e069      	b.n	8004888 <HAL_RCCEx_GetPeriphCLKFreq+0x470>
        /* Check if I2S clock selection is PLLI2S VCO output clock divided by PLLI2SR used as I2S clock */
      case RCC_I2SAPB2CLKSOURCE_PLLI2S:
        {
          /* Configure the PLLI2S division factor */
          /* PLLI2S_VCO Input  = PLL_SOURCE/PLLI2SM */
          if((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLSOURCE_HSE)
 80047b4:	4b38      	ldr	r3, [pc, #224]	; (8004898 <HAL_RCCEx_GetPeriphCLKFreq+0x480>)
 80047b6:	685b      	ldr	r3, [r3, #4]
 80047b8:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80047bc:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 80047c0:	d109      	bne.n	80047d6 <HAL_RCCEx_GetPeriphCLKFreq+0x3be>
          {
            /* Get the I2S source clock value */
            vcoinput = (uint32_t)(HSE_VALUE / (uint32_t)(RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SM));
 80047c2:	4b35      	ldr	r3, [pc, #212]	; (8004898 <HAL_RCCEx_GetPeriphCLKFreq+0x480>)
 80047c4:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80047c8:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 80047cc:	4a34      	ldr	r2, [pc, #208]	; (80048a0 <HAL_RCCEx_GetPeriphCLKFreq+0x488>)
 80047ce:	fbb2 f3f3 	udiv	r3, r2, r3
 80047d2:	61bb      	str	r3, [r7, #24]
 80047d4:	e008      	b.n	80047e8 <HAL_RCCEx_GetPeriphCLKFreq+0x3d0>
          }
          else
          {
            /* Get the I2S source clock value */
            vcoinput = (uint32_t)(HSI_VALUE / (uint32_t)(RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SM));
 80047d6:	4b30      	ldr	r3, [pc, #192]	; (8004898 <HAL_RCCEx_GetPeriphCLKFreq+0x480>)
 80047d8:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80047dc:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 80047e0:	4a2e      	ldr	r2, [pc, #184]	; (800489c <HAL_RCCEx_GetPeriphCLKFreq+0x484>)
 80047e2:	fbb2 f3f3 	udiv	r3, r2, r3
 80047e6:	61bb      	str	r3, [r7, #24]
          }

          /* PLLI2S_VCO Output = PLLI2S_VCO Input * PLLI2SN */
          vcooutput = (uint32_t)(vcoinput * (((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SN) >> 6U) & (RCC_PLLI2SCFGR_PLLI2SN >> 6U)));
 80047e8:	4b2b      	ldr	r3, [pc, #172]	; (8004898 <HAL_RCCEx_GetPeriphCLKFreq+0x480>)
 80047ea:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80047ee:	099b      	lsrs	r3, r3, #6
 80047f0:	f3c3 0208 	ubfx	r2, r3, #0, #9
 80047f4:	69bb      	ldr	r3, [r7, #24]
 80047f6:	fb02 f303 	mul.w	r3, r2, r3
 80047fa:	60bb      	str	r3, [r7, #8]
          /* I2S_CLK = PLLI2S_VCO Output/PLLI2SR */
          frequency = (uint32_t)(vcooutput /(((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> 28U) & (RCC_PLLI2SCFGR_PLLI2SR >> 28U)));
 80047fc:	4b26      	ldr	r3, [pc, #152]	; (8004898 <HAL_RCCEx_GetPeriphCLKFreq+0x480>)
 80047fe:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8004802:	0f1b      	lsrs	r3, r3, #28
 8004804:	f003 0307 	and.w	r3, r3, #7
 8004808:	68ba      	ldr	r2, [r7, #8]
 800480a:	fbb2 f3f3 	udiv	r3, r2, r3
 800480e:	61fb      	str	r3, [r7, #28]
          break;
 8004810:	e03a      	b.n	8004888 <HAL_RCCEx_GetPeriphCLKFreq+0x470>
        /* Check if I2S clock selection is PLL VCO Output divided by PLLR used as I2S clock */
      case RCC_I2SAPB2CLKSOURCE_PLLR:
        {
          /* Configure the PLL division factor R */
          /* PLL_VCO Input  = PLL_SOURCE/PLLM */
          if((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLSOURCE_HSE)
 8004812:	4b21      	ldr	r3, [pc, #132]	; (8004898 <HAL_RCCEx_GetPeriphCLKFreq+0x480>)
 8004814:	685b      	ldr	r3, [r3, #4]
 8004816:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800481a:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 800481e:	d108      	bne.n	8004832 <HAL_RCCEx_GetPeriphCLKFreq+0x41a>
          {
            /* Get the I2S source clock value */
            vcoinput = (uint32_t)(HSE_VALUE / (uint32_t)(RCC->PLLCFGR & RCC_PLLCFGR_PLLM));
 8004820:	4b1d      	ldr	r3, [pc, #116]	; (8004898 <HAL_RCCEx_GetPeriphCLKFreq+0x480>)
 8004822:	685b      	ldr	r3, [r3, #4]
 8004824:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8004828:	4a1d      	ldr	r2, [pc, #116]	; (80048a0 <HAL_RCCEx_GetPeriphCLKFreq+0x488>)
 800482a:	fbb2 f3f3 	udiv	r3, r2, r3
 800482e:	61bb      	str	r3, [r7, #24]
 8004830:	e007      	b.n	8004842 <HAL_RCCEx_GetPeriphCLKFreq+0x42a>
          }
          else
          {
            /* Get the I2S source clock value */
            vcoinput = (uint32_t)(HSI_VALUE / (uint32_t)(RCC->PLLCFGR & RCC_PLLCFGR_PLLM));
 8004832:	4b19      	ldr	r3, [pc, #100]	; (8004898 <HAL_RCCEx_GetPeriphCLKFreq+0x480>)
 8004834:	685b      	ldr	r3, [r3, #4]
 8004836:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 800483a:	4a18      	ldr	r2, [pc, #96]	; (800489c <HAL_RCCEx_GetPeriphCLKFreq+0x484>)
 800483c:	fbb2 f3f3 	udiv	r3, r2, r3
 8004840:	61bb      	str	r3, [r7, #24]
          }

          /* PLL_VCO Output = PLL_VCO Input * PLLN */
          vcooutput = (uint32_t)(vcoinput * (((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> 6U) & (RCC_PLLCFGR_PLLN >> 6U)));
 8004842:	4b15      	ldr	r3, [pc, #84]	; (8004898 <HAL_RCCEx_GetPeriphCLKFreq+0x480>)
 8004844:	685b      	ldr	r3, [r3, #4]
 8004846:	099b      	lsrs	r3, r3, #6
 8004848:	f3c3 0208 	ubfx	r2, r3, #0, #9
 800484c:	69bb      	ldr	r3, [r7, #24]
 800484e:	fb02 f303 	mul.w	r3, r2, r3
 8004852:	60bb      	str	r3, [r7, #8]
          /* I2S_CLK = PLL_VCO Output/PLLR */
          frequency = (uint32_t)(vcooutput /(((RCC->PLLCFGR & RCC_PLLCFGR_PLLR) >> 28U) & (RCC_PLLCFGR_PLLR >> 28U)));
 8004854:	4b10      	ldr	r3, [pc, #64]	; (8004898 <HAL_RCCEx_GetPeriphCLKFreq+0x480>)
 8004856:	685b      	ldr	r3, [r3, #4]
 8004858:	0f1b      	lsrs	r3, r3, #28
 800485a:	f003 0307 	and.w	r3, r3, #7
 800485e:	68ba      	ldr	r2, [r7, #8]
 8004860:	fbb2 f3f3 	udiv	r3, r2, r3
 8004864:	61fb      	str	r3, [r7, #28]
          break;
 8004866:	e00f      	b.n	8004888 <HAL_RCCEx_GetPeriphCLKFreq+0x470>
        }
        /* Check if I2S clock selection is HSI or HSE depending from PLL source Clock */
      case RCC_I2SAPB2CLKSOURCE_PLLSRC:
        {
          if((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLSOURCE_HSE)
 8004868:	4b0b      	ldr	r3, [pc, #44]	; (8004898 <HAL_RCCEx_GetPeriphCLKFreq+0x480>)
 800486a:	685b      	ldr	r3, [r3, #4]
 800486c:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8004870:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8004874:	d102      	bne.n	800487c <HAL_RCCEx_GetPeriphCLKFreq+0x464>
          {
            frequency = HSE_VALUE;
 8004876:	4b0a      	ldr	r3, [pc, #40]	; (80048a0 <HAL_RCCEx_GetPeriphCLKFreq+0x488>)
 8004878:	61fb      	str	r3, [r7, #28]
          }
          else
          {
            frequency = HSI_VALUE;
          }
          break;
 800487a:	e005      	b.n	8004888 <HAL_RCCEx_GetPeriphCLKFreq+0x470>
            frequency = HSI_VALUE;
 800487c:	4b07      	ldr	r3, [pc, #28]	; (800489c <HAL_RCCEx_GetPeriphCLKFreq+0x484>)
 800487e:	61fb      	str	r3, [r7, #28]
          break;
 8004880:	e002      	b.n	8004888 <HAL_RCCEx_GetPeriphCLKFreq+0x470>
        }
        /* Clock not enabled for I2S*/
      default:
        {
          frequency = 0U;
 8004882:	2300      	movs	r3, #0
 8004884:	61fb      	str	r3, [r7, #28]
          break;
 8004886:	bf00      	nop
        }
      }
      break;
 8004888:	bf00      	nop
    }
  }
  return frequency;
 800488a:	69fb      	ldr	r3, [r7, #28]
}
 800488c:	4618      	mov	r0, r3
 800488e:	3724      	adds	r7, #36	; 0x24
 8004890:	46bd      	mov	sp, r7
 8004892:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004896:	4770      	bx	lr
 8004898:	40023800 	.word	0x40023800
 800489c:	00f42400 	.word	0x00f42400
 80048a0:	017d7840 	.word	0x017d7840
 80048a4:	00bb8000 	.word	0x00bb8000

080048a8 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80048a8:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80048ac:	b0a6      	sub	sp, #152	; 0x98
 80048ae:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 80048b0:	2300      	movs	r3, #0
 80048b2:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
  uint32_t pllvco = 0U;
 80048b6:	2300      	movs	r3, #0
 80048b8:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
  uint32_t pllp = 0U;
 80048bc:	2300      	movs	r3, #0
 80048be:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
  uint32_t pllr = 0U;
 80048c2:	2300      	movs	r3, #0
 80048c4:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
  uint32_t sysclockfreq = 0U;
 80048c8:	2300      	movs	r3, #0
 80048ca:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 80048ce:	4bc8      	ldr	r3, [pc, #800]	; (8004bf0 <HAL_RCC_GetSysClockFreq+0x348>)
 80048d0:	689b      	ldr	r3, [r3, #8]
 80048d2:	f003 030c 	and.w	r3, r3, #12
 80048d6:	2b0c      	cmp	r3, #12
 80048d8:	f200 817e 	bhi.w	8004bd8 <HAL_RCC_GetSysClockFreq+0x330>
 80048dc:	a201      	add	r2, pc, #4	; (adr r2, 80048e4 <HAL_RCC_GetSysClockFreq+0x3c>)
 80048de:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80048e2:	bf00      	nop
 80048e4:	08004919 	.word	0x08004919
 80048e8:	08004bd9 	.word	0x08004bd9
 80048ec:	08004bd9 	.word	0x08004bd9
 80048f0:	08004bd9 	.word	0x08004bd9
 80048f4:	08004921 	.word	0x08004921
 80048f8:	08004bd9 	.word	0x08004bd9
 80048fc:	08004bd9 	.word	0x08004bd9
 8004900:	08004bd9 	.word	0x08004bd9
 8004904:	08004929 	.word	0x08004929
 8004908:	08004bd9 	.word	0x08004bd9
 800490c:	08004bd9 	.word	0x08004bd9
 8004910:	08004bd9 	.word	0x08004bd9
 8004914:	08004a93 	.word	0x08004a93
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8004918:	4bb6      	ldr	r3, [pc, #728]	; (8004bf4 <HAL_RCC_GetSysClockFreq+0x34c>)
 800491a:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
       break;
 800491e:	e15f      	b.n	8004be0 <HAL_RCC_GetSysClockFreq+0x338>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8004920:	4bb5      	ldr	r3, [pc, #724]	; (8004bf8 <HAL_RCC_GetSysClockFreq+0x350>)
 8004922:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
      break;
 8004926:	e15b      	b.n	8004be0 <HAL_RCC_GetSysClockFreq+0x338>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL/PLLP used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8004928:	4bb1      	ldr	r3, [pc, #708]	; (8004bf0 <HAL_RCC_GetSysClockFreq+0x348>)
 800492a:	685b      	ldr	r3, [r3, #4]
 800492c:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8004930:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8004934:	4bae      	ldr	r3, [pc, #696]	; (8004bf0 <HAL_RCC_GetSysClockFreq+0x348>)
 8004936:	685b      	ldr	r3, [r3, #4]
 8004938:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800493c:	2b00      	cmp	r3, #0
 800493e:	d031      	beq.n	80049a4 <HAL_RCC_GetSysClockFreq+0xfc>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8004940:	4bab      	ldr	r3, [pc, #684]	; (8004bf0 <HAL_RCC_GetSysClockFreq+0x348>)
 8004942:	685b      	ldr	r3, [r3, #4]
 8004944:	099b      	lsrs	r3, r3, #6
 8004946:	2200      	movs	r2, #0
 8004948:	66bb      	str	r3, [r7, #104]	; 0x68
 800494a:	66fa      	str	r2, [r7, #108]	; 0x6c
 800494c:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 800494e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004952:	663b      	str	r3, [r7, #96]	; 0x60
 8004954:	2300      	movs	r3, #0
 8004956:	667b      	str	r3, [r7, #100]	; 0x64
 8004958:	4ba7      	ldr	r3, [pc, #668]	; (8004bf8 <HAL_RCC_GetSysClockFreq+0x350>)
 800495a:	e9d7 4518 	ldrd	r4, r5, [r7, #96]	; 0x60
 800495e:	462a      	mov	r2, r5
 8004960:	fb03 f202 	mul.w	r2, r3, r2
 8004964:	2300      	movs	r3, #0
 8004966:	4621      	mov	r1, r4
 8004968:	fb01 f303 	mul.w	r3, r1, r3
 800496c:	4413      	add	r3, r2
 800496e:	4aa2      	ldr	r2, [pc, #648]	; (8004bf8 <HAL_RCC_GetSysClockFreq+0x350>)
 8004970:	4621      	mov	r1, r4
 8004972:	fba1 1202 	umull	r1, r2, r1, r2
 8004976:	67fa      	str	r2, [r7, #124]	; 0x7c
 8004978:	460a      	mov	r2, r1
 800497a:	67ba      	str	r2, [r7, #120]	; 0x78
 800497c:	6ffa      	ldr	r2, [r7, #124]	; 0x7c
 800497e:	4413      	add	r3, r2
 8004980:	67fb      	str	r3, [r7, #124]	; 0x7c
 8004982:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8004986:	2200      	movs	r2, #0
 8004988:	65bb      	str	r3, [r7, #88]	; 0x58
 800498a:	65fa      	str	r2, [r7, #92]	; 0x5c
 800498c:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	; 0x58
 8004990:	e9d7 011e 	ldrd	r0, r1, [r7, #120]	; 0x78
 8004994:	f7fb fc94 	bl	80002c0 <__aeabi_uldivmod>
 8004998:	4602      	mov	r2, r0
 800499a:	460b      	mov	r3, r1
 800499c:	4613      	mov	r3, r2
 800499e:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
 80049a2:	e064      	b.n	8004a6e <HAL_RCC_GetSysClockFreq+0x1c6>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80049a4:	4b92      	ldr	r3, [pc, #584]	; (8004bf0 <HAL_RCC_GetSysClockFreq+0x348>)
 80049a6:	685b      	ldr	r3, [r3, #4]
 80049a8:	099b      	lsrs	r3, r3, #6
 80049aa:	2200      	movs	r2, #0
 80049ac:	653b      	str	r3, [r7, #80]	; 0x50
 80049ae:	657a      	str	r2, [r7, #84]	; 0x54
 80049b0:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80049b2:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80049b6:	64bb      	str	r3, [r7, #72]	; 0x48
 80049b8:	2300      	movs	r3, #0
 80049ba:	64fb      	str	r3, [r7, #76]	; 0x4c
 80049bc:	e9d7 4512 	ldrd	r4, r5, [r7, #72]	; 0x48
 80049c0:	4622      	mov	r2, r4
 80049c2:	462b      	mov	r3, r5
 80049c4:	f04f 0000 	mov.w	r0, #0
 80049c8:	f04f 0100 	mov.w	r1, #0
 80049cc:	0159      	lsls	r1, r3, #5
 80049ce:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80049d2:	0150      	lsls	r0, r2, #5
 80049d4:	4602      	mov	r2, r0
 80049d6:	460b      	mov	r3, r1
 80049d8:	4621      	mov	r1, r4
 80049da:	1a51      	subs	r1, r2, r1
 80049dc:	6139      	str	r1, [r7, #16]
 80049de:	4629      	mov	r1, r5
 80049e0:	eb63 0301 	sbc.w	r3, r3, r1
 80049e4:	617b      	str	r3, [r7, #20]
 80049e6:	f04f 0200 	mov.w	r2, #0
 80049ea:	f04f 0300 	mov.w	r3, #0
 80049ee:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 80049f2:	4659      	mov	r1, fp
 80049f4:	018b      	lsls	r3, r1, #6
 80049f6:	4651      	mov	r1, sl
 80049f8:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 80049fc:	4651      	mov	r1, sl
 80049fe:	018a      	lsls	r2, r1, #6
 8004a00:	4651      	mov	r1, sl
 8004a02:	ebb2 0801 	subs.w	r8, r2, r1
 8004a06:	4659      	mov	r1, fp
 8004a08:	eb63 0901 	sbc.w	r9, r3, r1
 8004a0c:	f04f 0200 	mov.w	r2, #0
 8004a10:	f04f 0300 	mov.w	r3, #0
 8004a14:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8004a18:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8004a1c:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8004a20:	4690      	mov	r8, r2
 8004a22:	4699      	mov	r9, r3
 8004a24:	4623      	mov	r3, r4
 8004a26:	eb18 0303 	adds.w	r3, r8, r3
 8004a2a:	60bb      	str	r3, [r7, #8]
 8004a2c:	462b      	mov	r3, r5
 8004a2e:	eb49 0303 	adc.w	r3, r9, r3
 8004a32:	60fb      	str	r3, [r7, #12]
 8004a34:	f04f 0200 	mov.w	r2, #0
 8004a38:	f04f 0300 	mov.w	r3, #0
 8004a3c:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 8004a40:	4629      	mov	r1, r5
 8004a42:	028b      	lsls	r3, r1, #10
 8004a44:	4621      	mov	r1, r4
 8004a46:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8004a4a:	4621      	mov	r1, r4
 8004a4c:	028a      	lsls	r2, r1, #10
 8004a4e:	4610      	mov	r0, r2
 8004a50:	4619      	mov	r1, r3
 8004a52:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8004a56:	2200      	movs	r2, #0
 8004a58:	643b      	str	r3, [r7, #64]	; 0x40
 8004a5a:	647a      	str	r2, [r7, #68]	; 0x44
 8004a5c:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 8004a60:	f7fb fc2e 	bl	80002c0 <__aeabi_uldivmod>
 8004a64:	4602      	mov	r2, r0
 8004a66:	460b      	mov	r3, r1
 8004a68:	4613      	mov	r3, r2
 8004a6a:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8004a6e:	4b60      	ldr	r3, [pc, #384]	; (8004bf0 <HAL_RCC_GetSysClockFreq+0x348>)
 8004a70:	685b      	ldr	r3, [r3, #4]
 8004a72:	0c1b      	lsrs	r3, r3, #16
 8004a74:	f003 0303 	and.w	r3, r3, #3
 8004a78:	3301      	adds	r3, #1
 8004a7a:	005b      	lsls	r3, r3, #1
 8004a7c:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88

      sysclockfreq = pllvco/pllp;
 8004a80:	f8d7 2094 	ldr.w	r2, [r7, #148]	; 0x94
 8004a84:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8004a88:	fbb2 f3f3 	udiv	r3, r2, r3
 8004a8c:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
      break;
 8004a90:	e0a6      	b.n	8004be0 <HAL_RCC_GetSysClockFreq+0x338>
    }
    case RCC_CFGR_SWS_PLLR:  /* PLL/PLLR used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLR */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8004a92:	4b57      	ldr	r3, [pc, #348]	; (8004bf0 <HAL_RCC_GetSysClockFreq+0x348>)
 8004a94:	685b      	ldr	r3, [r3, #4]
 8004a96:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8004a9a:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8004a9e:	4b54      	ldr	r3, [pc, #336]	; (8004bf0 <HAL_RCC_GetSysClockFreq+0x348>)
 8004aa0:	685b      	ldr	r3, [r3, #4]
 8004aa2:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8004aa6:	2b00      	cmp	r3, #0
 8004aa8:	d02a      	beq.n	8004b00 <HAL_RCC_GetSysClockFreq+0x258>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8004aaa:	4b51      	ldr	r3, [pc, #324]	; (8004bf0 <HAL_RCC_GetSysClockFreq+0x348>)
 8004aac:	685b      	ldr	r3, [r3, #4]
 8004aae:	099b      	lsrs	r3, r3, #6
 8004ab0:	2200      	movs	r2, #0
 8004ab2:	63bb      	str	r3, [r7, #56]	; 0x38
 8004ab4:	63fa      	str	r2, [r7, #60]	; 0x3c
 8004ab6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004ab8:	f3c3 0008 	ubfx	r0, r3, #0, #9
 8004abc:	2100      	movs	r1, #0
 8004abe:	4b4e      	ldr	r3, [pc, #312]	; (8004bf8 <HAL_RCC_GetSysClockFreq+0x350>)
 8004ac0:	fb03 f201 	mul.w	r2, r3, r1
 8004ac4:	2300      	movs	r3, #0
 8004ac6:	fb00 f303 	mul.w	r3, r0, r3
 8004aca:	4413      	add	r3, r2
 8004acc:	4a4a      	ldr	r2, [pc, #296]	; (8004bf8 <HAL_RCC_GetSysClockFreq+0x350>)
 8004ace:	fba0 1202 	umull	r1, r2, r0, r2
 8004ad2:	677a      	str	r2, [r7, #116]	; 0x74
 8004ad4:	460a      	mov	r2, r1
 8004ad6:	673a      	str	r2, [r7, #112]	; 0x70
 8004ad8:	6f7a      	ldr	r2, [r7, #116]	; 0x74
 8004ada:	4413      	add	r3, r2
 8004adc:	677b      	str	r3, [r7, #116]	; 0x74
 8004ade:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8004ae2:	2200      	movs	r2, #0
 8004ae4:	633b      	str	r3, [r7, #48]	; 0x30
 8004ae6:	637a      	str	r2, [r7, #52]	; 0x34
 8004ae8:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	; 0x30
 8004aec:	e9d7 011c 	ldrd	r0, r1, [r7, #112]	; 0x70
 8004af0:	f7fb fbe6 	bl	80002c0 <__aeabi_uldivmod>
 8004af4:	4602      	mov	r2, r0
 8004af6:	460b      	mov	r3, r1
 8004af8:	4613      	mov	r3, r2
 8004afa:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
 8004afe:	e05b      	b.n	8004bb8 <HAL_RCC_GetSysClockFreq+0x310>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8004b00:	4b3b      	ldr	r3, [pc, #236]	; (8004bf0 <HAL_RCC_GetSysClockFreq+0x348>)
 8004b02:	685b      	ldr	r3, [r3, #4]
 8004b04:	099b      	lsrs	r3, r3, #6
 8004b06:	2200      	movs	r2, #0
 8004b08:	62bb      	str	r3, [r7, #40]	; 0x28
 8004b0a:	62fa      	str	r2, [r7, #44]	; 0x2c
 8004b0c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004b0e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004b12:	623b      	str	r3, [r7, #32]
 8004b14:	2300      	movs	r3, #0
 8004b16:	627b      	str	r3, [r7, #36]	; 0x24
 8004b18:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 8004b1c:	4642      	mov	r2, r8
 8004b1e:	464b      	mov	r3, r9
 8004b20:	f04f 0000 	mov.w	r0, #0
 8004b24:	f04f 0100 	mov.w	r1, #0
 8004b28:	0159      	lsls	r1, r3, #5
 8004b2a:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8004b2e:	0150      	lsls	r0, r2, #5
 8004b30:	4602      	mov	r2, r0
 8004b32:	460b      	mov	r3, r1
 8004b34:	4641      	mov	r1, r8
 8004b36:	ebb2 0a01 	subs.w	sl, r2, r1
 8004b3a:	4649      	mov	r1, r9
 8004b3c:	eb63 0b01 	sbc.w	fp, r3, r1
 8004b40:	f04f 0200 	mov.w	r2, #0
 8004b44:	f04f 0300 	mov.w	r3, #0
 8004b48:	ea4f 138b 	mov.w	r3, fp, lsl #6
 8004b4c:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 8004b50:	ea4f 128a 	mov.w	r2, sl, lsl #6
 8004b54:	ebb2 040a 	subs.w	r4, r2, sl
 8004b58:	eb63 050b 	sbc.w	r5, r3, fp
 8004b5c:	f04f 0200 	mov.w	r2, #0
 8004b60:	f04f 0300 	mov.w	r3, #0
 8004b64:	00eb      	lsls	r3, r5, #3
 8004b66:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8004b6a:	00e2      	lsls	r2, r4, #3
 8004b6c:	4614      	mov	r4, r2
 8004b6e:	461d      	mov	r5, r3
 8004b70:	4643      	mov	r3, r8
 8004b72:	18e3      	adds	r3, r4, r3
 8004b74:	603b      	str	r3, [r7, #0]
 8004b76:	464b      	mov	r3, r9
 8004b78:	eb45 0303 	adc.w	r3, r5, r3
 8004b7c:	607b      	str	r3, [r7, #4]
 8004b7e:	f04f 0200 	mov.w	r2, #0
 8004b82:	f04f 0300 	mov.w	r3, #0
 8004b86:	e9d7 4500 	ldrd	r4, r5, [r7]
 8004b8a:	4629      	mov	r1, r5
 8004b8c:	028b      	lsls	r3, r1, #10
 8004b8e:	4621      	mov	r1, r4
 8004b90:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8004b94:	4621      	mov	r1, r4
 8004b96:	028a      	lsls	r2, r1, #10
 8004b98:	4610      	mov	r0, r2
 8004b9a:	4619      	mov	r1, r3
 8004b9c:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8004ba0:	2200      	movs	r2, #0
 8004ba2:	61bb      	str	r3, [r7, #24]
 8004ba4:	61fa      	str	r2, [r7, #28]
 8004ba6:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8004baa:	f7fb fb89 	bl	80002c0 <__aeabi_uldivmod>
 8004bae:	4602      	mov	r2, r0
 8004bb0:	460b      	mov	r3, r1
 8004bb2:	4613      	mov	r3, r2
 8004bb4:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
      }
      pllr = ((RCC->PLLCFGR & RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos);
 8004bb8:	4b0d      	ldr	r3, [pc, #52]	; (8004bf0 <HAL_RCC_GetSysClockFreq+0x348>)
 8004bba:	685b      	ldr	r3, [r3, #4]
 8004bbc:	0f1b      	lsrs	r3, r3, #28
 8004bbe:	f003 0307 	and.w	r3, r3, #7
 8004bc2:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84

      sysclockfreq = pllvco/pllr;
 8004bc6:	f8d7 2094 	ldr.w	r2, [r7, #148]	; 0x94
 8004bca:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8004bce:	fbb2 f3f3 	udiv	r3, r2, r3
 8004bd2:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
      break;
 8004bd6:	e003      	b.n	8004be0 <HAL_RCC_GetSysClockFreq+0x338>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8004bd8:	4b06      	ldr	r3, [pc, #24]	; (8004bf4 <HAL_RCC_GetSysClockFreq+0x34c>)
 8004bda:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
      break;
 8004bde:	bf00      	nop
    }
  }
  return sysclockfreq;
 8004be0:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
}
 8004be4:	4618      	mov	r0, r3
 8004be6:	3798      	adds	r7, #152	; 0x98
 8004be8:	46bd      	mov	sp, r7
 8004bea:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8004bee:	bf00      	nop
 8004bf0:	40023800 	.word	0x40023800
 8004bf4:	00f42400 	.word	0x00f42400
 8004bf8:	017d7840 	.word	0x017d7840

08004bfc <HAL_RCC_OscConfig>:
  * @note   This function add the PLL/PLLR factor management during PLL configuration this feature
  *         is only available in STM32F410xx/STM32F446xx/STM32F469xx/STM32F479xx/STM32F412Zx/STM32F412Vx/STM32F412Rx/STM32F412Cx devices
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8004bfc:	b580      	push	{r7, lr}
 8004bfe:	b086      	sub	sp, #24
 8004c00:	af00      	add	r7, sp, #0
 8004c02:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8004c04:	687b      	ldr	r3, [r7, #4]
 8004c06:	2b00      	cmp	r3, #0
 8004c08:	d101      	bne.n	8004c0e <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8004c0a:	2301      	movs	r3, #1
 8004c0c:	e28d      	b.n	800512a <HAL_RCC_OscConfig+0x52e>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8004c0e:	687b      	ldr	r3, [r7, #4]
 8004c10:	681b      	ldr	r3, [r3, #0]
 8004c12:	f003 0301 	and.w	r3, r3, #1
 8004c16:	2b00      	cmp	r3, #0
 8004c18:	f000 8083 	beq.w	8004d22 <HAL_RCC_OscConfig+0x126>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
#if defined(STM32F446xx)
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)                                                                     ||\
 8004c1c:	4b94      	ldr	r3, [pc, #592]	; (8004e70 <HAL_RCC_OscConfig+0x274>)
 8004c1e:	689b      	ldr	r3, [r3, #8]
 8004c20:	f003 030c 	and.w	r3, r3, #12
 8004c24:	2b04      	cmp	r3, #4
 8004c26:	d019      	beq.n	8004c5c <HAL_RCC_OscConfig+0x60>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) ||\
 8004c28:	4b91      	ldr	r3, [pc, #580]	; (8004e70 <HAL_RCC_OscConfig+0x274>)
 8004c2a:	689b      	ldr	r3, [r3, #8]
 8004c2c:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)                                                                     ||\
 8004c30:	2b08      	cmp	r3, #8
 8004c32:	d106      	bne.n	8004c42 <HAL_RCC_OscConfig+0x46>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) ||\
 8004c34:	4b8e      	ldr	r3, [pc, #568]	; (8004e70 <HAL_RCC_OscConfig+0x274>)
 8004c36:	685b      	ldr	r3, [r3, #4]
 8004c38:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8004c3c:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8004c40:	d00c      	beq.n	8004c5c <HAL_RCC_OscConfig+0x60>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8004c42:	4b8b      	ldr	r3, [pc, #556]	; (8004e70 <HAL_RCC_OscConfig+0x274>)
 8004c44:	689b      	ldr	r3, [r3, #8]
 8004c46:	f003 030c 	and.w	r3, r3, #12
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) ||\
 8004c4a:	2b0c      	cmp	r3, #12
 8004c4c:	d112      	bne.n	8004c74 <HAL_RCC_OscConfig+0x78>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8004c4e:	4b88      	ldr	r3, [pc, #544]	; (8004e70 <HAL_RCC_OscConfig+0x274>)
 8004c50:	685b      	ldr	r3, [r3, #4]
 8004c52:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8004c56:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8004c5a:	d10b      	bne.n	8004c74 <HAL_RCC_OscConfig+0x78>
#else
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)                                                                     ||\
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
#endif /* STM32F446xx */
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004c5c:	4b84      	ldr	r3, [pc, #528]	; (8004e70 <HAL_RCC_OscConfig+0x274>)
 8004c5e:	681b      	ldr	r3, [r3, #0]
 8004c60:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004c64:	2b00      	cmp	r3, #0
 8004c66:	d05b      	beq.n	8004d20 <HAL_RCC_OscConfig+0x124>
 8004c68:	687b      	ldr	r3, [r7, #4]
 8004c6a:	685b      	ldr	r3, [r3, #4]
 8004c6c:	2b00      	cmp	r3, #0
 8004c6e:	d157      	bne.n	8004d20 <HAL_RCC_OscConfig+0x124>
      {
        return HAL_ERROR;
 8004c70:	2301      	movs	r3, #1
 8004c72:	e25a      	b.n	800512a <HAL_RCC_OscConfig+0x52e>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8004c74:	687b      	ldr	r3, [r7, #4]
 8004c76:	685b      	ldr	r3, [r3, #4]
 8004c78:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8004c7c:	d106      	bne.n	8004c8c <HAL_RCC_OscConfig+0x90>
 8004c7e:	4b7c      	ldr	r3, [pc, #496]	; (8004e70 <HAL_RCC_OscConfig+0x274>)
 8004c80:	681b      	ldr	r3, [r3, #0]
 8004c82:	4a7b      	ldr	r2, [pc, #492]	; (8004e70 <HAL_RCC_OscConfig+0x274>)
 8004c84:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8004c88:	6013      	str	r3, [r2, #0]
 8004c8a:	e01d      	b.n	8004cc8 <HAL_RCC_OscConfig+0xcc>
 8004c8c:	687b      	ldr	r3, [r7, #4]
 8004c8e:	685b      	ldr	r3, [r3, #4]
 8004c90:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8004c94:	d10c      	bne.n	8004cb0 <HAL_RCC_OscConfig+0xb4>
 8004c96:	4b76      	ldr	r3, [pc, #472]	; (8004e70 <HAL_RCC_OscConfig+0x274>)
 8004c98:	681b      	ldr	r3, [r3, #0]
 8004c9a:	4a75      	ldr	r2, [pc, #468]	; (8004e70 <HAL_RCC_OscConfig+0x274>)
 8004c9c:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8004ca0:	6013      	str	r3, [r2, #0]
 8004ca2:	4b73      	ldr	r3, [pc, #460]	; (8004e70 <HAL_RCC_OscConfig+0x274>)
 8004ca4:	681b      	ldr	r3, [r3, #0]
 8004ca6:	4a72      	ldr	r2, [pc, #456]	; (8004e70 <HAL_RCC_OscConfig+0x274>)
 8004ca8:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8004cac:	6013      	str	r3, [r2, #0]
 8004cae:	e00b      	b.n	8004cc8 <HAL_RCC_OscConfig+0xcc>
 8004cb0:	4b6f      	ldr	r3, [pc, #444]	; (8004e70 <HAL_RCC_OscConfig+0x274>)
 8004cb2:	681b      	ldr	r3, [r3, #0]
 8004cb4:	4a6e      	ldr	r2, [pc, #440]	; (8004e70 <HAL_RCC_OscConfig+0x274>)
 8004cb6:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8004cba:	6013      	str	r3, [r2, #0]
 8004cbc:	4b6c      	ldr	r3, [pc, #432]	; (8004e70 <HAL_RCC_OscConfig+0x274>)
 8004cbe:	681b      	ldr	r3, [r3, #0]
 8004cc0:	4a6b      	ldr	r2, [pc, #428]	; (8004e70 <HAL_RCC_OscConfig+0x274>)
 8004cc2:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8004cc6:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8004cc8:	687b      	ldr	r3, [r7, #4]
 8004cca:	685b      	ldr	r3, [r3, #4]
 8004ccc:	2b00      	cmp	r3, #0
 8004cce:	d013      	beq.n	8004cf8 <HAL_RCC_OscConfig+0xfc>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004cd0:	f7fe f802 	bl	8002cd8 <HAL_GetTick>
 8004cd4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004cd6:	e008      	b.n	8004cea <HAL_RCC_OscConfig+0xee>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8004cd8:	f7fd fffe 	bl	8002cd8 <HAL_GetTick>
 8004cdc:	4602      	mov	r2, r0
 8004cde:	693b      	ldr	r3, [r7, #16]
 8004ce0:	1ad3      	subs	r3, r2, r3
 8004ce2:	2b64      	cmp	r3, #100	; 0x64
 8004ce4:	d901      	bls.n	8004cea <HAL_RCC_OscConfig+0xee>
          {
            return HAL_TIMEOUT;
 8004ce6:	2303      	movs	r3, #3
 8004ce8:	e21f      	b.n	800512a <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004cea:	4b61      	ldr	r3, [pc, #388]	; (8004e70 <HAL_RCC_OscConfig+0x274>)
 8004cec:	681b      	ldr	r3, [r3, #0]
 8004cee:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004cf2:	2b00      	cmp	r3, #0
 8004cf4:	d0f0      	beq.n	8004cd8 <HAL_RCC_OscConfig+0xdc>
 8004cf6:	e014      	b.n	8004d22 <HAL_RCC_OscConfig+0x126>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004cf8:	f7fd ffee 	bl	8002cd8 <HAL_GetTick>
 8004cfc:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8004cfe:	e008      	b.n	8004d12 <HAL_RCC_OscConfig+0x116>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8004d00:	f7fd ffea 	bl	8002cd8 <HAL_GetTick>
 8004d04:	4602      	mov	r2, r0
 8004d06:	693b      	ldr	r3, [r7, #16]
 8004d08:	1ad3      	subs	r3, r2, r3
 8004d0a:	2b64      	cmp	r3, #100	; 0x64
 8004d0c:	d901      	bls.n	8004d12 <HAL_RCC_OscConfig+0x116>
          {
            return HAL_TIMEOUT;
 8004d0e:	2303      	movs	r3, #3
 8004d10:	e20b      	b.n	800512a <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8004d12:	4b57      	ldr	r3, [pc, #348]	; (8004e70 <HAL_RCC_OscConfig+0x274>)
 8004d14:	681b      	ldr	r3, [r3, #0]
 8004d16:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004d1a:	2b00      	cmp	r3, #0
 8004d1c:	d1f0      	bne.n	8004d00 <HAL_RCC_OscConfig+0x104>
 8004d1e:	e000      	b.n	8004d22 <HAL_RCC_OscConfig+0x126>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004d20:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8004d22:	687b      	ldr	r3, [r7, #4]
 8004d24:	681b      	ldr	r3, [r3, #0]
 8004d26:	f003 0302 	and.w	r3, r3, #2
 8004d2a:	2b00      	cmp	r3, #0
 8004d2c:	d06f      	beq.n	8004e0e <HAL_RCC_OscConfig+0x212>
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
#if defined(STM32F446xx)
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)                                                                     ||\
 8004d2e:	4b50      	ldr	r3, [pc, #320]	; (8004e70 <HAL_RCC_OscConfig+0x274>)
 8004d30:	689b      	ldr	r3, [r3, #8]
 8004d32:	f003 030c 	and.w	r3, r3, #12
 8004d36:	2b00      	cmp	r3, #0
 8004d38:	d017      	beq.n	8004d6a <HAL_RCC_OscConfig+0x16e>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) ||\
 8004d3a:	4b4d      	ldr	r3, [pc, #308]	; (8004e70 <HAL_RCC_OscConfig+0x274>)
 8004d3c:	689b      	ldr	r3, [r3, #8]
 8004d3e:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)                                                                     ||\
 8004d42:	2b08      	cmp	r3, #8
 8004d44:	d105      	bne.n	8004d52 <HAL_RCC_OscConfig+0x156>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) ||\
 8004d46:	4b4a      	ldr	r3, [pc, #296]	; (8004e70 <HAL_RCC_OscConfig+0x274>)
 8004d48:	685b      	ldr	r3, [r3, #4]
 8004d4a:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8004d4e:	2b00      	cmp	r3, #0
 8004d50:	d00b      	beq.n	8004d6a <HAL_RCC_OscConfig+0x16e>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8004d52:	4b47      	ldr	r3, [pc, #284]	; (8004e70 <HAL_RCC_OscConfig+0x274>)
 8004d54:	689b      	ldr	r3, [r3, #8]
 8004d56:	f003 030c 	and.w	r3, r3, #12
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) ||\
 8004d5a:	2b0c      	cmp	r3, #12
 8004d5c:	d11c      	bne.n	8004d98 <HAL_RCC_OscConfig+0x19c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8004d5e:	4b44      	ldr	r3, [pc, #272]	; (8004e70 <HAL_RCC_OscConfig+0x274>)
 8004d60:	685b      	ldr	r3, [r3, #4]
 8004d62:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8004d66:	2b00      	cmp	r3, #0
 8004d68:	d116      	bne.n	8004d98 <HAL_RCC_OscConfig+0x19c>
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)                                                                     ||\
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
#endif /* STM32F446xx */
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8004d6a:	4b41      	ldr	r3, [pc, #260]	; (8004e70 <HAL_RCC_OscConfig+0x274>)
 8004d6c:	681b      	ldr	r3, [r3, #0]
 8004d6e:	f003 0302 	and.w	r3, r3, #2
 8004d72:	2b00      	cmp	r3, #0
 8004d74:	d005      	beq.n	8004d82 <HAL_RCC_OscConfig+0x186>
 8004d76:	687b      	ldr	r3, [r7, #4]
 8004d78:	68db      	ldr	r3, [r3, #12]
 8004d7a:	2b01      	cmp	r3, #1
 8004d7c:	d001      	beq.n	8004d82 <HAL_RCC_OscConfig+0x186>
      {
        return HAL_ERROR;
 8004d7e:	2301      	movs	r3, #1
 8004d80:	e1d3      	b.n	800512a <HAL_RCC_OscConfig+0x52e>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004d82:	4b3b      	ldr	r3, [pc, #236]	; (8004e70 <HAL_RCC_OscConfig+0x274>)
 8004d84:	681b      	ldr	r3, [r3, #0]
 8004d86:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8004d8a:	687b      	ldr	r3, [r7, #4]
 8004d8c:	691b      	ldr	r3, [r3, #16]
 8004d8e:	00db      	lsls	r3, r3, #3
 8004d90:	4937      	ldr	r1, [pc, #220]	; (8004e70 <HAL_RCC_OscConfig+0x274>)
 8004d92:	4313      	orrs	r3, r2
 8004d94:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8004d96:	e03a      	b.n	8004e0e <HAL_RCC_OscConfig+0x212>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8004d98:	687b      	ldr	r3, [r7, #4]
 8004d9a:	68db      	ldr	r3, [r3, #12]
 8004d9c:	2b00      	cmp	r3, #0
 8004d9e:	d020      	beq.n	8004de2 <HAL_RCC_OscConfig+0x1e6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8004da0:	4b34      	ldr	r3, [pc, #208]	; (8004e74 <HAL_RCC_OscConfig+0x278>)
 8004da2:	2201      	movs	r2, #1
 8004da4:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004da6:	f7fd ff97 	bl	8002cd8 <HAL_GetTick>
 8004daa:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004dac:	e008      	b.n	8004dc0 <HAL_RCC_OscConfig+0x1c4>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8004dae:	f7fd ff93 	bl	8002cd8 <HAL_GetTick>
 8004db2:	4602      	mov	r2, r0
 8004db4:	693b      	ldr	r3, [r7, #16]
 8004db6:	1ad3      	subs	r3, r2, r3
 8004db8:	2b02      	cmp	r3, #2
 8004dba:	d901      	bls.n	8004dc0 <HAL_RCC_OscConfig+0x1c4>
          {
            return HAL_TIMEOUT;
 8004dbc:	2303      	movs	r3, #3
 8004dbe:	e1b4      	b.n	800512a <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004dc0:	4b2b      	ldr	r3, [pc, #172]	; (8004e70 <HAL_RCC_OscConfig+0x274>)
 8004dc2:	681b      	ldr	r3, [r3, #0]
 8004dc4:	f003 0302 	and.w	r3, r3, #2
 8004dc8:	2b00      	cmp	r3, #0
 8004dca:	d0f0      	beq.n	8004dae <HAL_RCC_OscConfig+0x1b2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004dcc:	4b28      	ldr	r3, [pc, #160]	; (8004e70 <HAL_RCC_OscConfig+0x274>)
 8004dce:	681b      	ldr	r3, [r3, #0]
 8004dd0:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8004dd4:	687b      	ldr	r3, [r7, #4]
 8004dd6:	691b      	ldr	r3, [r3, #16]
 8004dd8:	00db      	lsls	r3, r3, #3
 8004dda:	4925      	ldr	r1, [pc, #148]	; (8004e70 <HAL_RCC_OscConfig+0x274>)
 8004ddc:	4313      	orrs	r3, r2
 8004dde:	600b      	str	r3, [r1, #0]
 8004de0:	e015      	b.n	8004e0e <HAL_RCC_OscConfig+0x212>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8004de2:	4b24      	ldr	r3, [pc, #144]	; (8004e74 <HAL_RCC_OscConfig+0x278>)
 8004de4:	2200      	movs	r2, #0
 8004de6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004de8:	f7fd ff76 	bl	8002cd8 <HAL_GetTick>
 8004dec:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8004dee:	e008      	b.n	8004e02 <HAL_RCC_OscConfig+0x206>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8004df0:	f7fd ff72 	bl	8002cd8 <HAL_GetTick>
 8004df4:	4602      	mov	r2, r0
 8004df6:	693b      	ldr	r3, [r7, #16]
 8004df8:	1ad3      	subs	r3, r2, r3
 8004dfa:	2b02      	cmp	r3, #2
 8004dfc:	d901      	bls.n	8004e02 <HAL_RCC_OscConfig+0x206>
          {
            return HAL_TIMEOUT;
 8004dfe:	2303      	movs	r3, #3
 8004e00:	e193      	b.n	800512a <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8004e02:	4b1b      	ldr	r3, [pc, #108]	; (8004e70 <HAL_RCC_OscConfig+0x274>)
 8004e04:	681b      	ldr	r3, [r3, #0]
 8004e06:	f003 0302 	and.w	r3, r3, #2
 8004e0a:	2b00      	cmp	r3, #0
 8004e0c:	d1f0      	bne.n	8004df0 <HAL_RCC_OscConfig+0x1f4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8004e0e:	687b      	ldr	r3, [r7, #4]
 8004e10:	681b      	ldr	r3, [r3, #0]
 8004e12:	f003 0308 	and.w	r3, r3, #8
 8004e16:	2b00      	cmp	r3, #0
 8004e18:	d036      	beq.n	8004e88 <HAL_RCC_OscConfig+0x28c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8004e1a:	687b      	ldr	r3, [r7, #4]
 8004e1c:	695b      	ldr	r3, [r3, #20]
 8004e1e:	2b00      	cmp	r3, #0
 8004e20:	d016      	beq.n	8004e50 <HAL_RCC_OscConfig+0x254>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8004e22:	4b15      	ldr	r3, [pc, #84]	; (8004e78 <HAL_RCC_OscConfig+0x27c>)
 8004e24:	2201      	movs	r2, #1
 8004e26:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004e28:	f7fd ff56 	bl	8002cd8 <HAL_GetTick>
 8004e2c:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8004e2e:	e008      	b.n	8004e42 <HAL_RCC_OscConfig+0x246>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8004e30:	f7fd ff52 	bl	8002cd8 <HAL_GetTick>
 8004e34:	4602      	mov	r2, r0
 8004e36:	693b      	ldr	r3, [r7, #16]
 8004e38:	1ad3      	subs	r3, r2, r3
 8004e3a:	2b02      	cmp	r3, #2
 8004e3c:	d901      	bls.n	8004e42 <HAL_RCC_OscConfig+0x246>
        {
          return HAL_TIMEOUT;
 8004e3e:	2303      	movs	r3, #3
 8004e40:	e173      	b.n	800512a <HAL_RCC_OscConfig+0x52e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8004e42:	4b0b      	ldr	r3, [pc, #44]	; (8004e70 <HAL_RCC_OscConfig+0x274>)
 8004e44:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8004e46:	f003 0302 	and.w	r3, r3, #2
 8004e4a:	2b00      	cmp	r3, #0
 8004e4c:	d0f0      	beq.n	8004e30 <HAL_RCC_OscConfig+0x234>
 8004e4e:	e01b      	b.n	8004e88 <HAL_RCC_OscConfig+0x28c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8004e50:	4b09      	ldr	r3, [pc, #36]	; (8004e78 <HAL_RCC_OscConfig+0x27c>)
 8004e52:	2200      	movs	r2, #0
 8004e54:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004e56:	f7fd ff3f 	bl	8002cd8 <HAL_GetTick>
 8004e5a:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8004e5c:	e00e      	b.n	8004e7c <HAL_RCC_OscConfig+0x280>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8004e5e:	f7fd ff3b 	bl	8002cd8 <HAL_GetTick>
 8004e62:	4602      	mov	r2, r0
 8004e64:	693b      	ldr	r3, [r7, #16]
 8004e66:	1ad3      	subs	r3, r2, r3
 8004e68:	2b02      	cmp	r3, #2
 8004e6a:	d907      	bls.n	8004e7c <HAL_RCC_OscConfig+0x280>
        {
          return HAL_TIMEOUT;
 8004e6c:	2303      	movs	r3, #3
 8004e6e:	e15c      	b.n	800512a <HAL_RCC_OscConfig+0x52e>
 8004e70:	40023800 	.word	0x40023800
 8004e74:	42470000 	.word	0x42470000
 8004e78:	42470e80 	.word	0x42470e80
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8004e7c:	4b8a      	ldr	r3, [pc, #552]	; (80050a8 <HAL_RCC_OscConfig+0x4ac>)
 8004e7e:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8004e80:	f003 0302 	and.w	r3, r3, #2
 8004e84:	2b00      	cmp	r3, #0
 8004e86:	d1ea      	bne.n	8004e5e <HAL_RCC_OscConfig+0x262>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8004e88:	687b      	ldr	r3, [r7, #4]
 8004e8a:	681b      	ldr	r3, [r3, #0]
 8004e8c:	f003 0304 	and.w	r3, r3, #4
 8004e90:	2b00      	cmp	r3, #0
 8004e92:	f000 8097 	beq.w	8004fc4 <HAL_RCC_OscConfig+0x3c8>
  {
    FlagStatus       pwrclkchanged = RESET;
 8004e96:	2300      	movs	r3, #0
 8004e98:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8004e9a:	4b83      	ldr	r3, [pc, #524]	; (80050a8 <HAL_RCC_OscConfig+0x4ac>)
 8004e9c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004e9e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004ea2:	2b00      	cmp	r3, #0
 8004ea4:	d10f      	bne.n	8004ec6 <HAL_RCC_OscConfig+0x2ca>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8004ea6:	2300      	movs	r3, #0
 8004ea8:	60bb      	str	r3, [r7, #8]
 8004eaa:	4b7f      	ldr	r3, [pc, #508]	; (80050a8 <HAL_RCC_OscConfig+0x4ac>)
 8004eac:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004eae:	4a7e      	ldr	r2, [pc, #504]	; (80050a8 <HAL_RCC_OscConfig+0x4ac>)
 8004eb0:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8004eb4:	6413      	str	r3, [r2, #64]	; 0x40
 8004eb6:	4b7c      	ldr	r3, [pc, #496]	; (80050a8 <HAL_RCC_OscConfig+0x4ac>)
 8004eb8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004eba:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004ebe:	60bb      	str	r3, [r7, #8]
 8004ec0:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8004ec2:	2301      	movs	r3, #1
 8004ec4:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004ec6:	4b79      	ldr	r3, [pc, #484]	; (80050ac <HAL_RCC_OscConfig+0x4b0>)
 8004ec8:	681b      	ldr	r3, [r3, #0]
 8004eca:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004ece:	2b00      	cmp	r3, #0
 8004ed0:	d118      	bne.n	8004f04 <HAL_RCC_OscConfig+0x308>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8004ed2:	4b76      	ldr	r3, [pc, #472]	; (80050ac <HAL_RCC_OscConfig+0x4b0>)
 8004ed4:	681b      	ldr	r3, [r3, #0]
 8004ed6:	4a75      	ldr	r2, [pc, #468]	; (80050ac <HAL_RCC_OscConfig+0x4b0>)
 8004ed8:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8004edc:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8004ede:	f7fd fefb 	bl	8002cd8 <HAL_GetTick>
 8004ee2:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004ee4:	e008      	b.n	8004ef8 <HAL_RCC_OscConfig+0x2fc>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004ee6:	f7fd fef7 	bl	8002cd8 <HAL_GetTick>
 8004eea:	4602      	mov	r2, r0
 8004eec:	693b      	ldr	r3, [r7, #16]
 8004eee:	1ad3      	subs	r3, r2, r3
 8004ef0:	2b02      	cmp	r3, #2
 8004ef2:	d901      	bls.n	8004ef8 <HAL_RCC_OscConfig+0x2fc>
        {
          return HAL_TIMEOUT;
 8004ef4:	2303      	movs	r3, #3
 8004ef6:	e118      	b.n	800512a <HAL_RCC_OscConfig+0x52e>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004ef8:	4b6c      	ldr	r3, [pc, #432]	; (80050ac <HAL_RCC_OscConfig+0x4b0>)
 8004efa:	681b      	ldr	r3, [r3, #0]
 8004efc:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004f00:	2b00      	cmp	r3, #0
 8004f02:	d0f0      	beq.n	8004ee6 <HAL_RCC_OscConfig+0x2ea>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8004f04:	687b      	ldr	r3, [r7, #4]
 8004f06:	689b      	ldr	r3, [r3, #8]
 8004f08:	2b01      	cmp	r3, #1
 8004f0a:	d106      	bne.n	8004f1a <HAL_RCC_OscConfig+0x31e>
 8004f0c:	4b66      	ldr	r3, [pc, #408]	; (80050a8 <HAL_RCC_OscConfig+0x4ac>)
 8004f0e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004f10:	4a65      	ldr	r2, [pc, #404]	; (80050a8 <HAL_RCC_OscConfig+0x4ac>)
 8004f12:	f043 0301 	orr.w	r3, r3, #1
 8004f16:	6713      	str	r3, [r2, #112]	; 0x70
 8004f18:	e01c      	b.n	8004f54 <HAL_RCC_OscConfig+0x358>
 8004f1a:	687b      	ldr	r3, [r7, #4]
 8004f1c:	689b      	ldr	r3, [r3, #8]
 8004f1e:	2b05      	cmp	r3, #5
 8004f20:	d10c      	bne.n	8004f3c <HAL_RCC_OscConfig+0x340>
 8004f22:	4b61      	ldr	r3, [pc, #388]	; (80050a8 <HAL_RCC_OscConfig+0x4ac>)
 8004f24:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004f26:	4a60      	ldr	r2, [pc, #384]	; (80050a8 <HAL_RCC_OscConfig+0x4ac>)
 8004f28:	f043 0304 	orr.w	r3, r3, #4
 8004f2c:	6713      	str	r3, [r2, #112]	; 0x70
 8004f2e:	4b5e      	ldr	r3, [pc, #376]	; (80050a8 <HAL_RCC_OscConfig+0x4ac>)
 8004f30:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004f32:	4a5d      	ldr	r2, [pc, #372]	; (80050a8 <HAL_RCC_OscConfig+0x4ac>)
 8004f34:	f043 0301 	orr.w	r3, r3, #1
 8004f38:	6713      	str	r3, [r2, #112]	; 0x70
 8004f3a:	e00b      	b.n	8004f54 <HAL_RCC_OscConfig+0x358>
 8004f3c:	4b5a      	ldr	r3, [pc, #360]	; (80050a8 <HAL_RCC_OscConfig+0x4ac>)
 8004f3e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004f40:	4a59      	ldr	r2, [pc, #356]	; (80050a8 <HAL_RCC_OscConfig+0x4ac>)
 8004f42:	f023 0301 	bic.w	r3, r3, #1
 8004f46:	6713      	str	r3, [r2, #112]	; 0x70
 8004f48:	4b57      	ldr	r3, [pc, #348]	; (80050a8 <HAL_RCC_OscConfig+0x4ac>)
 8004f4a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004f4c:	4a56      	ldr	r2, [pc, #344]	; (80050a8 <HAL_RCC_OscConfig+0x4ac>)
 8004f4e:	f023 0304 	bic.w	r3, r3, #4
 8004f52:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8004f54:	687b      	ldr	r3, [r7, #4]
 8004f56:	689b      	ldr	r3, [r3, #8]
 8004f58:	2b00      	cmp	r3, #0
 8004f5a:	d015      	beq.n	8004f88 <HAL_RCC_OscConfig+0x38c>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004f5c:	f7fd febc 	bl	8002cd8 <HAL_GetTick>
 8004f60:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004f62:	e00a      	b.n	8004f7a <HAL_RCC_OscConfig+0x37e>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8004f64:	f7fd feb8 	bl	8002cd8 <HAL_GetTick>
 8004f68:	4602      	mov	r2, r0
 8004f6a:	693b      	ldr	r3, [r7, #16]
 8004f6c:	1ad3      	subs	r3, r2, r3
 8004f6e:	f241 3288 	movw	r2, #5000	; 0x1388
 8004f72:	4293      	cmp	r3, r2
 8004f74:	d901      	bls.n	8004f7a <HAL_RCC_OscConfig+0x37e>
        {
          return HAL_TIMEOUT;
 8004f76:	2303      	movs	r3, #3
 8004f78:	e0d7      	b.n	800512a <HAL_RCC_OscConfig+0x52e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004f7a:	4b4b      	ldr	r3, [pc, #300]	; (80050a8 <HAL_RCC_OscConfig+0x4ac>)
 8004f7c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004f7e:	f003 0302 	and.w	r3, r3, #2
 8004f82:	2b00      	cmp	r3, #0
 8004f84:	d0ee      	beq.n	8004f64 <HAL_RCC_OscConfig+0x368>
 8004f86:	e014      	b.n	8004fb2 <HAL_RCC_OscConfig+0x3b6>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004f88:	f7fd fea6 	bl	8002cd8 <HAL_GetTick>
 8004f8c:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8004f8e:	e00a      	b.n	8004fa6 <HAL_RCC_OscConfig+0x3aa>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8004f90:	f7fd fea2 	bl	8002cd8 <HAL_GetTick>
 8004f94:	4602      	mov	r2, r0
 8004f96:	693b      	ldr	r3, [r7, #16]
 8004f98:	1ad3      	subs	r3, r2, r3
 8004f9a:	f241 3288 	movw	r2, #5000	; 0x1388
 8004f9e:	4293      	cmp	r3, r2
 8004fa0:	d901      	bls.n	8004fa6 <HAL_RCC_OscConfig+0x3aa>
        {
          return HAL_TIMEOUT;
 8004fa2:	2303      	movs	r3, #3
 8004fa4:	e0c1      	b.n	800512a <HAL_RCC_OscConfig+0x52e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8004fa6:	4b40      	ldr	r3, [pc, #256]	; (80050a8 <HAL_RCC_OscConfig+0x4ac>)
 8004fa8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004faa:	f003 0302 	and.w	r3, r3, #2
 8004fae:	2b00      	cmp	r3, #0
 8004fb0:	d1ee      	bne.n	8004f90 <HAL_RCC_OscConfig+0x394>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8004fb2:	7dfb      	ldrb	r3, [r7, #23]
 8004fb4:	2b01      	cmp	r3, #1
 8004fb6:	d105      	bne.n	8004fc4 <HAL_RCC_OscConfig+0x3c8>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8004fb8:	4b3b      	ldr	r3, [pc, #236]	; (80050a8 <HAL_RCC_OscConfig+0x4ac>)
 8004fba:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004fbc:	4a3a      	ldr	r2, [pc, #232]	; (80050a8 <HAL_RCC_OscConfig+0x4ac>)
 8004fbe:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8004fc2:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8004fc4:	687b      	ldr	r3, [r7, #4]
 8004fc6:	699b      	ldr	r3, [r3, #24]
 8004fc8:	2b00      	cmp	r3, #0
 8004fca:	f000 80ad 	beq.w	8005128 <HAL_RCC_OscConfig+0x52c>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8004fce:	4b36      	ldr	r3, [pc, #216]	; (80050a8 <HAL_RCC_OscConfig+0x4ac>)
 8004fd0:	689b      	ldr	r3, [r3, #8]
 8004fd2:	f003 030c 	and.w	r3, r3, #12
 8004fd6:	2b08      	cmp	r3, #8
 8004fd8:	d060      	beq.n	800509c <HAL_RCC_OscConfig+0x4a0>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8004fda:	687b      	ldr	r3, [r7, #4]
 8004fdc:	699b      	ldr	r3, [r3, #24]
 8004fde:	2b02      	cmp	r3, #2
 8004fe0:	d145      	bne.n	800506e <HAL_RCC_OscConfig+0x472>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004fe2:	4b33      	ldr	r3, [pc, #204]	; (80050b0 <HAL_RCC_OscConfig+0x4b4>)
 8004fe4:	2200      	movs	r2, #0
 8004fe6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004fe8:	f7fd fe76 	bl	8002cd8 <HAL_GetTick>
 8004fec:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004fee:	e008      	b.n	8005002 <HAL_RCC_OscConfig+0x406>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8004ff0:	f7fd fe72 	bl	8002cd8 <HAL_GetTick>
 8004ff4:	4602      	mov	r2, r0
 8004ff6:	693b      	ldr	r3, [r7, #16]
 8004ff8:	1ad3      	subs	r3, r2, r3
 8004ffa:	2b02      	cmp	r3, #2
 8004ffc:	d901      	bls.n	8005002 <HAL_RCC_OscConfig+0x406>
          {
            return HAL_TIMEOUT;
 8004ffe:	2303      	movs	r3, #3
 8005000:	e093      	b.n	800512a <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8005002:	4b29      	ldr	r3, [pc, #164]	; (80050a8 <HAL_RCC_OscConfig+0x4ac>)
 8005004:	681b      	ldr	r3, [r3, #0]
 8005006:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800500a:	2b00      	cmp	r3, #0
 800500c:	d1f0      	bne.n	8004ff0 <HAL_RCC_OscConfig+0x3f4>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 800500e:	687b      	ldr	r3, [r7, #4]
 8005010:	69da      	ldr	r2, [r3, #28]
 8005012:	687b      	ldr	r3, [r7, #4]
 8005014:	6a1b      	ldr	r3, [r3, #32]
 8005016:	431a      	orrs	r2, r3
 8005018:	687b      	ldr	r3, [r7, #4]
 800501a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800501c:	019b      	lsls	r3, r3, #6
 800501e:	431a      	orrs	r2, r3
 8005020:	687b      	ldr	r3, [r7, #4]
 8005022:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005024:	085b      	lsrs	r3, r3, #1
 8005026:	3b01      	subs	r3, #1
 8005028:	041b      	lsls	r3, r3, #16
 800502a:	431a      	orrs	r2, r3
 800502c:	687b      	ldr	r3, [r7, #4]
 800502e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005030:	061b      	lsls	r3, r3, #24
 8005032:	431a      	orrs	r2, r3
 8005034:	687b      	ldr	r3, [r7, #4]
 8005036:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005038:	071b      	lsls	r3, r3, #28
 800503a:	491b      	ldr	r1, [pc, #108]	; (80050a8 <HAL_RCC_OscConfig+0x4ac>)
 800503c:	4313      	orrs	r3, r2
 800503e:	604b      	str	r3, [r1, #4]
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)                       | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)        | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)                       | \
                                 (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8005040:	4b1b      	ldr	r3, [pc, #108]	; (80050b0 <HAL_RCC_OscConfig+0x4b4>)
 8005042:	2201      	movs	r2, #1
 8005044:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005046:	f7fd fe47 	bl	8002cd8 <HAL_GetTick>
 800504a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800504c:	e008      	b.n	8005060 <HAL_RCC_OscConfig+0x464>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800504e:	f7fd fe43 	bl	8002cd8 <HAL_GetTick>
 8005052:	4602      	mov	r2, r0
 8005054:	693b      	ldr	r3, [r7, #16]
 8005056:	1ad3      	subs	r3, r2, r3
 8005058:	2b02      	cmp	r3, #2
 800505a:	d901      	bls.n	8005060 <HAL_RCC_OscConfig+0x464>
          {
            return HAL_TIMEOUT;
 800505c:	2303      	movs	r3, #3
 800505e:	e064      	b.n	800512a <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8005060:	4b11      	ldr	r3, [pc, #68]	; (80050a8 <HAL_RCC_OscConfig+0x4ac>)
 8005062:	681b      	ldr	r3, [r3, #0]
 8005064:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8005068:	2b00      	cmp	r3, #0
 800506a:	d0f0      	beq.n	800504e <HAL_RCC_OscConfig+0x452>
 800506c:	e05c      	b.n	8005128 <HAL_RCC_OscConfig+0x52c>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800506e:	4b10      	ldr	r3, [pc, #64]	; (80050b0 <HAL_RCC_OscConfig+0x4b4>)
 8005070:	2200      	movs	r2, #0
 8005072:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005074:	f7fd fe30 	bl	8002cd8 <HAL_GetTick>
 8005078:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800507a:	e008      	b.n	800508e <HAL_RCC_OscConfig+0x492>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800507c:	f7fd fe2c 	bl	8002cd8 <HAL_GetTick>
 8005080:	4602      	mov	r2, r0
 8005082:	693b      	ldr	r3, [r7, #16]
 8005084:	1ad3      	subs	r3, r2, r3
 8005086:	2b02      	cmp	r3, #2
 8005088:	d901      	bls.n	800508e <HAL_RCC_OscConfig+0x492>
          {
            return HAL_TIMEOUT;
 800508a:	2303      	movs	r3, #3
 800508c:	e04d      	b.n	800512a <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800508e:	4b06      	ldr	r3, [pc, #24]	; (80050a8 <HAL_RCC_OscConfig+0x4ac>)
 8005090:	681b      	ldr	r3, [r3, #0]
 8005092:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8005096:	2b00      	cmp	r3, #0
 8005098:	d1f0      	bne.n	800507c <HAL_RCC_OscConfig+0x480>
 800509a:	e045      	b.n	8005128 <HAL_RCC_OscConfig+0x52c>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 800509c:	687b      	ldr	r3, [r7, #4]
 800509e:	699b      	ldr	r3, [r3, #24]
 80050a0:	2b01      	cmp	r3, #1
 80050a2:	d107      	bne.n	80050b4 <HAL_RCC_OscConfig+0x4b8>
      {
        return HAL_ERROR;
 80050a4:	2301      	movs	r3, #1
 80050a6:	e040      	b.n	800512a <HAL_RCC_OscConfig+0x52e>
 80050a8:	40023800 	.word	0x40023800
 80050ac:	40007000 	.word	0x40007000
 80050b0:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 80050b4:	4b1f      	ldr	r3, [pc, #124]	; (8005134 <HAL_RCC_OscConfig+0x538>)
 80050b6:	685b      	ldr	r3, [r3, #4]
 80050b8:	60fb      	str	r3, [r7, #12]
#if defined (RCC_PLLCFGR_PLLR)
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80050ba:	687b      	ldr	r3, [r7, #4]
 80050bc:	699b      	ldr	r3, [r3, #24]
 80050be:	2b01      	cmp	r3, #1
 80050c0:	d030      	beq.n	8005124 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80050c2:	68fb      	ldr	r3, [r7, #12]
 80050c4:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 80050c8:	687b      	ldr	r3, [r7, #4]
 80050ca:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80050cc:	429a      	cmp	r2, r3
 80050ce:	d129      	bne.n	8005124 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 80050d0:	68fb      	ldr	r3, [r7, #12]
 80050d2:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 80050d6:	687b      	ldr	r3, [r7, #4]
 80050d8:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80050da:	429a      	cmp	r2, r3
 80050dc:	d122      	bne.n	8005124 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 80050de:	68fa      	ldr	r2, [r7, #12]
 80050e0:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 80050e4:	4013      	ands	r3, r2
 80050e6:	687a      	ldr	r2, [r7, #4]
 80050e8:	6a52      	ldr	r2, [r2, #36]	; 0x24
 80050ea:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 80050ec:	4293      	cmp	r3, r2
 80050ee:	d119      	bne.n	8005124 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 80050f0:	68fb      	ldr	r3, [r7, #12]
 80050f2:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 80050f6:	687b      	ldr	r3, [r7, #4]
 80050f8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80050fa:	085b      	lsrs	r3, r3, #1
 80050fc:	3b01      	subs	r3, #1
 80050fe:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8005100:	429a      	cmp	r2, r3
 8005102:	d10f      	bne.n	8005124 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 8005104:	68fb      	ldr	r3, [r7, #12]
 8005106:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 800510a:	687b      	ldr	r3, [r7, #4]
 800510c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800510e:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8005110:	429a      	cmp	r2, r3
 8005112:	d107      	bne.n	8005124 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
 8005114:	68fb      	ldr	r3, [r7, #12]
 8005116:	f003 42e0 	and.w	r2, r3, #1879048192	; 0x70000000
 800511a:	687b      	ldr	r3, [r7, #4]
 800511c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800511e:	071b      	lsls	r3, r3, #28
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 8005120:	429a      	cmp	r2, r3
 8005122:	d001      	beq.n	8005128 <HAL_RCC_OscConfig+0x52c>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
#endif
        {
          return HAL_ERROR;
 8005124:	2301      	movs	r3, #1
 8005126:	e000      	b.n	800512a <HAL_RCC_OscConfig+0x52e>
        }
      }
    }
  }
  return HAL_OK;
 8005128:	2300      	movs	r3, #0
}
 800512a:	4618      	mov	r0, r3
 800512c:	3718      	adds	r7, #24
 800512e:	46bd      	mov	sp, r7
 8005130:	bd80      	pop	{r7, pc}
 8005132:	bf00      	nop
 8005134:	40023800 	.word	0x40023800

08005138 <HAL_SAI_InitProtocol>:
  *                   the configuration information for SAI module.
  * @param  nbslot Number of slot.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SAI_InitProtocol(SAI_HandleTypeDef *hsai, uint32_t protocol, uint32_t datasize, uint32_t nbslot)
{
 8005138:	b580      	push	{r7, lr}
 800513a:	b086      	sub	sp, #24
 800513c:	af00      	add	r7, sp, #0
 800513e:	60f8      	str	r0, [r7, #12]
 8005140:	60b9      	str	r1, [r7, #8]
 8005142:	607a      	str	r2, [r7, #4]
 8005144:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8005146:	2300      	movs	r3, #0
 8005148:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_SAI_SUPPORTED_PROTOCOL(protocol));
  assert_param(IS_SAI_PROTOCOL_DATASIZE(datasize));

  switch (protocol)
 800514a:	68bb      	ldr	r3, [r7, #8]
 800514c:	2b02      	cmp	r3, #2
 800514e:	d904      	bls.n	800515a <HAL_SAI_InitProtocol+0x22>
 8005150:	68bb      	ldr	r3, [r7, #8]
 8005152:	3b03      	subs	r3, #3
 8005154:	2b01      	cmp	r3, #1
 8005156:	d812      	bhi.n	800517e <HAL_SAI_InitProtocol+0x46>
 8005158:	e008      	b.n	800516c <HAL_SAI_InitProtocol+0x34>
  {
    case SAI_I2S_STANDARD :
    case SAI_I2S_MSBJUSTIFIED :
    case SAI_I2S_LSBJUSTIFIED :
      status = SAI_InitI2S(hsai, protocol, datasize, nbslot);
 800515a:	683b      	ldr	r3, [r7, #0]
 800515c:	687a      	ldr	r2, [r7, #4]
 800515e:	68b9      	ldr	r1, [r7, #8]
 8005160:	68f8      	ldr	r0, [r7, #12]
 8005162:	f000 f9dd 	bl	8005520 <SAI_InitI2S>
 8005166:	4603      	mov	r3, r0
 8005168:	75fb      	strb	r3, [r7, #23]
      break;
 800516a:	e00b      	b.n	8005184 <HAL_SAI_InitProtocol+0x4c>
    case SAI_PCM_LONG :
    case SAI_PCM_SHORT :
      status = SAI_InitPCM(hsai, protocol, datasize, nbslot);
 800516c:	683b      	ldr	r3, [r7, #0]
 800516e:	687a      	ldr	r2, [r7, #4]
 8005170:	68b9      	ldr	r1, [r7, #8]
 8005172:	68f8      	ldr	r0, [r7, #12]
 8005174:	f000 fa82 	bl	800567c <SAI_InitPCM>
 8005178:	4603      	mov	r3, r0
 800517a:	75fb      	strb	r3, [r7, #23]
      break;
 800517c:	e002      	b.n	8005184 <HAL_SAI_InitProtocol+0x4c>
    default :
      status = HAL_ERROR;
 800517e:	2301      	movs	r3, #1
 8005180:	75fb      	strb	r3, [r7, #23]
      break;
 8005182:	bf00      	nop
  }

  if (status == HAL_OK)
 8005184:	7dfb      	ldrb	r3, [r7, #23]
 8005186:	2b00      	cmp	r3, #0
 8005188:	d104      	bne.n	8005194 <HAL_SAI_InitProtocol+0x5c>
  {
    status = HAL_SAI_Init(hsai);
 800518a:	68f8      	ldr	r0, [r7, #12]
 800518c:	f000 f808 	bl	80051a0 <HAL_SAI_Init>
 8005190:	4603      	mov	r3, r0
 8005192:	75fb      	strb	r3, [r7, #23]
  }

  return status;
 8005194:	7dfb      	ldrb	r3, [r7, #23]
}
 8005196:	4618      	mov	r0, r3
 8005198:	3718      	adds	r7, #24
 800519a:	46bd      	mov	sp, r7
 800519c:	bd80      	pop	{r7, pc}
	...

080051a0 <HAL_SAI_Init>:
  * @param  hsai pointer to a SAI_HandleTypeDef structure that contains
  *               the configuration information for SAI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SAI_Init(SAI_HandleTypeDef *hsai)
{
 80051a0:	b580      	push	{r7, lr}
 80051a2:	b086      	sub	sp, #24
 80051a4:	af00      	add	r7, sp, #0
 80051a6:	6078      	str	r0, [r7, #4]
  uint32_t tmpregisterGCR = 0U;
 80051a8:	2300      	movs	r3, #0
 80051aa:	60fb      	str	r3, [r7, #12]

  /* This variable used to store the SAI_CK_x (value in Hz) */
  uint32_t freq = 0U;
 80051ac:	2300      	movs	r3, #0
 80051ae:	60bb      	str	r3, [r7, #8]

  /* This variable is used to compute CKSTR bits of SAI CR1 according to
     ClockStrobing and AudioMode fields */
  uint32_t ckstr_bits = 0U;
 80051b0:	2300      	movs	r3, #0
 80051b2:	617b      	str	r3, [r7, #20]
  uint32_t syncen_bits = 0U;
 80051b4:	2300      	movs	r3, #0
 80051b6:	613b      	str	r3, [r7, #16]

  /* Check the SAI handle allocation */
  if (hsai == NULL)
 80051b8:	687b      	ldr	r3, [r7, #4]
 80051ba:	2b00      	cmp	r3, #0
 80051bc:	d101      	bne.n	80051c2 <HAL_SAI_Init+0x22>
  {
    return HAL_ERROR;
 80051be:	2301      	movs	r3, #1
 80051c0:	e10c      	b.n	80053dc <HAL_SAI_Init+0x23c>
  assert_param(IS_SAI_BLOCK_FIRSTBIT_OFFSET(hsai->SlotInit.FirstBitOffset));
  assert_param(IS_SAI_BLOCK_SLOT_SIZE(hsai->SlotInit.SlotSize));
  assert_param(IS_SAI_BLOCK_SLOT_NUMBER(hsai->SlotInit.SlotNumber));
  assert_param(IS_SAI_SLOT_ACTIVE(hsai->SlotInit.SlotActive));

  if (hsai->State == HAL_SAI_STATE_RESET)
 80051c2:	687b      	ldr	r3, [r7, #4]
 80051c4:	f893 3081 	ldrb.w	r3, [r3, #129]	; 0x81
 80051c8:	b2db      	uxtb	r3, r3
 80051ca:	2b00      	cmp	r3, #0
 80051cc:	d106      	bne.n	80051dc <HAL_SAI_Init+0x3c>
  {
    /* Allocate lock resource and initialize it */
    hsai->Lock = HAL_UNLOCKED;
 80051ce:	687b      	ldr	r3, [r7, #4]
 80051d0:	2200      	movs	r2, #0
 80051d2:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80
      hsai->MspInitCallback = HAL_SAI_MspInit;
    }
    hsai->MspInitCallback(hsai);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_SAI_MspInit(hsai);
 80051d6:	6878      	ldr	r0, [r7, #4]
 80051d8:	f7fd fb96 	bl	8002908 <HAL_SAI_MspInit>
#endif /* USE_HAL_SAI_REGISTER_CALLBACKS */
  }

  hsai->State = HAL_SAI_STATE_BUSY;
 80051dc:	687b      	ldr	r3, [r7, #4]
 80051de:	2202      	movs	r2, #2
 80051e0:	f883 2081 	strb.w	r2, [r3, #129]	; 0x81

  /* Disable the selected SAI peripheral */
  SAI_Disable(hsai);
 80051e4:	6878      	ldr	r0, [r7, #4]
 80051e6:	f000 faff 	bl	80057e8 <SAI_Disable>

  /* SAI Block Synchro Configuration -----------------------------------------*/
  SAI_BlockSynchroConfig(hsai);
 80051ea:	6878      	ldr	r0, [r7, #4]
 80051ec:	f000 fba6 	bl	800593c <SAI_BlockSynchroConfig>

  /* Configure Master Clock using the following formula :
     MCLK_x = SAI_CK_x / (MCKDIV[3:0] * 2) with MCLK_x = 256 * FS
     FS = SAI_CK_x / (MCKDIV[3:0] * 2) * 256
     MCKDIV[3:0] = SAI_CK_x / FS * 512 */
  if (hsai->Init.AudioFrequency != SAI_AUDIO_FREQUENCY_MCKDIV)
 80051f0:	687b      	ldr	r3, [r7, #4]
 80051f2:	6a1b      	ldr	r3, [r3, #32]
 80051f4:	2b00      	cmp	r3, #0
 80051f6:	d030      	beq.n	800525a <HAL_SAI_Init+0xba>
  {
    /* Get SAI clock source based on Source clock selection from RCC */
    freq = SAI_GetInputClock(hsai);
 80051f8:	6878      	ldr	r0, [r7, #4]
 80051fa:	f000 fbe3 	bl	80059c4 <SAI_GetInputClock>
 80051fe:	60b8      	str	r0, [r7, #8]

    /* (saiclocksource x 10) to keep Significant digits */
    tmpregisterGCR = (((freq * 10U) / ((hsai->Init.AudioFrequency) * 512U)));
 8005200:	68ba      	ldr	r2, [r7, #8]
 8005202:	4613      	mov	r3, r2
 8005204:	009b      	lsls	r3, r3, #2
 8005206:	4413      	add	r3, r2
 8005208:	005b      	lsls	r3, r3, #1
 800520a:	461a      	mov	r2, r3
 800520c:	687b      	ldr	r3, [r7, #4]
 800520e:	6a1b      	ldr	r3, [r3, #32]
 8005210:	025b      	lsls	r3, r3, #9
 8005212:	fbb2 f3f3 	udiv	r3, r2, r3
 8005216:	60fb      	str	r3, [r7, #12]

    hsai->Init.Mckdiv = tmpregisterGCR / 10U;
 8005218:	68fb      	ldr	r3, [r7, #12]
 800521a:	4a72      	ldr	r2, [pc, #456]	; (80053e4 <HAL_SAI_Init+0x244>)
 800521c:	fba2 2303 	umull	r2, r3, r2, r3
 8005220:	08da      	lsrs	r2, r3, #3
 8005222:	687b      	ldr	r3, [r7, #4]
 8005224:	625a      	str	r2, [r3, #36]	; 0x24

    /* Round result to the nearest integer */
    if ((tmpregisterGCR % 10U) > 8U)
 8005226:	68f9      	ldr	r1, [r7, #12]
 8005228:	4b6e      	ldr	r3, [pc, #440]	; (80053e4 <HAL_SAI_Init+0x244>)
 800522a:	fba3 2301 	umull	r2, r3, r3, r1
 800522e:	08da      	lsrs	r2, r3, #3
 8005230:	4613      	mov	r3, r2
 8005232:	009b      	lsls	r3, r3, #2
 8005234:	4413      	add	r3, r2
 8005236:	005b      	lsls	r3, r3, #1
 8005238:	1aca      	subs	r2, r1, r3
 800523a:	2a08      	cmp	r2, #8
 800523c:	d904      	bls.n	8005248 <HAL_SAI_Init+0xa8>
    {
      hsai->Init.Mckdiv += 1U;
 800523e:	687b      	ldr	r3, [r7, #4]
 8005240:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005242:	1c5a      	adds	r2, r3, #1
 8005244:	687b      	ldr	r3, [r7, #4]
 8005246:	625a      	str	r2, [r3, #36]	; 0x24
    }

    /* For SPDIF protocol, SAI shall provide a bit clock twice faster the symbol-rate */
    if (hsai->Init.Protocol == SAI_SPDIF_PROTOCOL)
 8005248:	687b      	ldr	r3, [r7, #4]
 800524a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800524c:	2b04      	cmp	r3, #4
 800524e:	d104      	bne.n	800525a <HAL_SAI_Init+0xba>
    {
      hsai->Init.Mckdiv = hsai->Init.Mckdiv >> 1;
 8005250:	687b      	ldr	r3, [r7, #4]
 8005252:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005254:	085a      	lsrs	r2, r3, #1
 8005256:	687b      	ldr	r3, [r7, #4]
 8005258:	625a      	str	r2, [r3, #36]	; 0x24

  /* Check the SAI Block master clock divider parameter */
  assert_param(IS_SAI_BLOCK_MASTER_DIVIDER(hsai->Init.Mckdiv));

  /* Compute CKSTR bits of SAI CR1 according to ClockStrobing and AudioMode */
  if ((hsai->Init.AudioMode == SAI_MODEMASTER_TX) || (hsai->Init.AudioMode == SAI_MODESLAVE_TX))
 800525a:	687b      	ldr	r3, [r7, #4]
 800525c:	685b      	ldr	r3, [r3, #4]
 800525e:	2b00      	cmp	r3, #0
 8005260:	d003      	beq.n	800526a <HAL_SAI_Init+0xca>
 8005262:	687b      	ldr	r3, [r7, #4]
 8005264:	685b      	ldr	r3, [r3, #4]
 8005266:	2b02      	cmp	r3, #2
 8005268:	d109      	bne.n	800527e <HAL_SAI_Init+0xde>
  {
    ckstr_bits = (hsai->Init.ClockStrobing == SAI_CLOCKSTROBING_RISINGEDGE) ? 0U : SAI_xCR1_CKSTR;
 800526a:	687b      	ldr	r3, [r7, #4]
 800526c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800526e:	2b01      	cmp	r3, #1
 8005270:	d101      	bne.n	8005276 <HAL_SAI_Init+0xd6>
 8005272:	2300      	movs	r3, #0
 8005274:	e001      	b.n	800527a <HAL_SAI_Init+0xda>
 8005276:	f44f 7300 	mov.w	r3, #512	; 0x200
 800527a:	617b      	str	r3, [r7, #20]
 800527c:	e008      	b.n	8005290 <HAL_SAI_Init+0xf0>
  }
  else
  {
    ckstr_bits = (hsai->Init.ClockStrobing == SAI_CLOCKSTROBING_RISINGEDGE) ? SAI_xCR1_CKSTR : 0U;
 800527e:	687b      	ldr	r3, [r7, #4]
 8005280:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005282:	2b01      	cmp	r3, #1
 8005284:	d102      	bne.n	800528c <HAL_SAI_Init+0xec>
 8005286:	f44f 7300 	mov.w	r3, #512	; 0x200
 800528a:	e000      	b.n	800528e <HAL_SAI_Init+0xee>
 800528c:	2300      	movs	r3, #0
 800528e:	617b      	str	r3, [r7, #20]
  }

  /* SAI Block Configuration -------------------------------------------------*/
  switch (hsai->Init.Synchro)
 8005290:	687b      	ldr	r3, [r7, #4]
 8005292:	689b      	ldr	r3, [r3, #8]
 8005294:	2b03      	cmp	r3, #3
 8005296:	d811      	bhi.n	80052bc <HAL_SAI_Init+0x11c>
 8005298:	2b02      	cmp	r3, #2
 800529a:	d20b      	bcs.n	80052b4 <HAL_SAI_Init+0x114>
 800529c:	2b00      	cmp	r3, #0
 800529e:	d002      	beq.n	80052a6 <HAL_SAI_Init+0x106>
 80052a0:	2b01      	cmp	r3, #1
 80052a2:	d003      	beq.n	80052ac <HAL_SAI_Init+0x10c>
    {
      syncen_bits = SAI_xCR1_SYNCEN_1;
    }
    break;
    default:
      break;
 80052a4:	e00a      	b.n	80052bc <HAL_SAI_Init+0x11c>
      syncen_bits = 0U;
 80052a6:	2300      	movs	r3, #0
 80052a8:	613b      	str	r3, [r7, #16]
    break;
 80052aa:	e008      	b.n	80052be <HAL_SAI_Init+0x11e>
      syncen_bits = SAI_xCR1_SYNCEN_0;
 80052ac:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80052b0:	613b      	str	r3, [r7, #16]
    break;
 80052b2:	e004      	b.n	80052be <HAL_SAI_Init+0x11e>
      syncen_bits = SAI_xCR1_SYNCEN_1;
 80052b4:	f44f 6300 	mov.w	r3, #2048	; 0x800
 80052b8:	613b      	str	r3, [r7, #16]
    break;
 80052ba:	e000      	b.n	80052be <HAL_SAI_Init+0x11e>
      break;
 80052bc:	bf00      	nop
  }

  /* SAI CR1 Configuration */
  hsai->Instance->CR1 &= ~(SAI_xCR1_MODE | SAI_xCR1_PRTCFG |  SAI_xCR1_DS |      \
 80052be:	687b      	ldr	r3, [r7, #4]
 80052c0:	681b      	ldr	r3, [r3, #0]
 80052c2:	6819      	ldr	r1, [r3, #0]
 80052c4:	687b      	ldr	r3, [r7, #4]
 80052c6:	681a      	ldr	r2, [r3, #0]
 80052c8:	4b47      	ldr	r3, [pc, #284]	; (80053e8 <HAL_SAI_Init+0x248>)
 80052ca:	400b      	ands	r3, r1
 80052cc:	6013      	str	r3, [r2, #0]
                           SAI_xCR1_LSBFIRST | SAI_xCR1_CKSTR | SAI_xCR1_SYNCEN | \
                           SAI_xCR1_MONO | SAI_xCR1_OUTDRIV  | SAI_xCR1_DMAEN |  \
                           SAI_xCR1_NODIV | SAI_xCR1_MCKDIV);

  hsai->Instance->CR1 |= (hsai->Init.AudioMode | hsai->Init.Protocol |           \
 80052ce:	687b      	ldr	r3, [r7, #4]
 80052d0:	681b      	ldr	r3, [r3, #0]
 80052d2:	6819      	ldr	r1, [r3, #0]
 80052d4:	687b      	ldr	r3, [r7, #4]
 80052d6:	685a      	ldr	r2, [r3, #4]
 80052d8:	687b      	ldr	r3, [r7, #4]
 80052da:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80052dc:	431a      	orrs	r2, r3
                          hsai->Init.DataSize | hsai->Init.FirstBit  |           \
 80052de:	687b      	ldr	r3, [r7, #4]
 80052e0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
  hsai->Instance->CR1 |= (hsai->Init.AudioMode | hsai->Init.Protocol |           \
 80052e2:	431a      	orrs	r2, r3
                          hsai->Init.DataSize | hsai->Init.FirstBit  |           \
 80052e4:	687b      	ldr	r3, [r7, #4]
 80052e6:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80052e8:	431a      	orrs	r2, r3
 80052ea:	697b      	ldr	r3, [r7, #20]
 80052ec:	431a      	orrs	r2, r3
                          ckstr_bits | syncen_bits |                             \
 80052ee:	693b      	ldr	r3, [r7, #16]
 80052f0:	431a      	orrs	r2, r3
                          hsai->Init.MonoStereoMode | hsai->Init.OutputDrive |   \
 80052f2:	687b      	ldr	r3, [r7, #4]
 80052f4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
                          ckstr_bits | syncen_bits |                             \
 80052f6:	431a      	orrs	r2, r3
                          hsai->Init.MonoStereoMode | hsai->Init.OutputDrive |   \
 80052f8:	687b      	ldr	r3, [r7, #4]
 80052fa:	691b      	ldr	r3, [r3, #16]
 80052fc:	431a      	orrs	r2, r3
                          hsai->Init.NoDivider | (hsai->Init.Mckdiv << 20U));
 80052fe:	687b      	ldr	r3, [r7, #4]
 8005300:	695b      	ldr	r3, [r3, #20]
                          hsai->Init.MonoStereoMode | hsai->Init.OutputDrive |   \
 8005302:	431a      	orrs	r2, r3
                          hsai->Init.NoDivider | (hsai->Init.Mckdiv << 20U));
 8005304:	687b      	ldr	r3, [r7, #4]
 8005306:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005308:	051b      	lsls	r3, r3, #20
 800530a:	431a      	orrs	r2, r3
  hsai->Instance->CR1 |= (hsai->Init.AudioMode | hsai->Init.Protocol |           \
 800530c:	687b      	ldr	r3, [r7, #4]
 800530e:	681b      	ldr	r3, [r3, #0]
 8005310:	430a      	orrs	r2, r1
 8005312:	601a      	str	r2, [r3, #0]

  /* SAI CR2 Configuration */
  hsai->Instance->CR2 &= ~(SAI_xCR2_FTH | SAI_xCR2_FFLUSH | SAI_xCR2_COMP | SAI_xCR2_CPL);
 8005314:	687b      	ldr	r3, [r7, #4]
 8005316:	681b      	ldr	r3, [r3, #0]
 8005318:	685b      	ldr	r3, [r3, #4]
 800531a:	687a      	ldr	r2, [r7, #4]
 800531c:	6812      	ldr	r2, [r2, #0]
 800531e:	f423 4360 	bic.w	r3, r3, #57344	; 0xe000
 8005322:	f023 030f 	bic.w	r3, r3, #15
 8005326:	6053      	str	r3, [r2, #4]
  hsai->Instance->CR2 |= (hsai->Init.FIFOThreshold | hsai->Init.CompandingMode | hsai->Init.TriState);
 8005328:	687b      	ldr	r3, [r7, #4]
 800532a:	681b      	ldr	r3, [r3, #0]
 800532c:	6859      	ldr	r1, [r3, #4]
 800532e:	687b      	ldr	r3, [r7, #4]
 8005330:	699a      	ldr	r2, [r3, #24]
 8005332:	687b      	ldr	r3, [r7, #4]
 8005334:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005336:	431a      	orrs	r2, r3
 8005338:	687b      	ldr	r3, [r7, #4]
 800533a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800533c:	431a      	orrs	r2, r3
 800533e:	687b      	ldr	r3, [r7, #4]
 8005340:	681b      	ldr	r3, [r3, #0]
 8005342:	430a      	orrs	r2, r1
 8005344:	605a      	str	r2, [r3, #4]

  /* SAI Frame Configuration -----------------------------------------*/
  hsai->Instance->FRCR &= (~(SAI_xFRCR_FRL | SAI_xFRCR_FSALL | SAI_xFRCR_FSDEF | \
 8005346:	687b      	ldr	r3, [r7, #4]
 8005348:	681b      	ldr	r3, [r3, #0]
 800534a:	6899      	ldr	r1, [r3, #8]
 800534c:	687b      	ldr	r3, [r7, #4]
 800534e:	681a      	ldr	r2, [r3, #0]
 8005350:	4b26      	ldr	r3, [pc, #152]	; (80053ec <HAL_SAI_Init+0x24c>)
 8005352:	400b      	ands	r3, r1
 8005354:	6093      	str	r3, [r2, #8]
                             SAI_xFRCR_FSPOL | SAI_xFRCR_FSOFF));
  hsai->Instance->FRCR |= ((hsai->FrameInit.FrameLength - 1U) |
 8005356:	687b      	ldr	r3, [r7, #4]
 8005358:	681b      	ldr	r3, [r3, #0]
 800535a:	6899      	ldr	r1, [r3, #8]
 800535c:	687b      	ldr	r3, [r7, #4]
 800535e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005360:	1e5a      	subs	r2, r3, #1
                           hsai->FrameInit.FSOffset     |
 8005362:	687b      	ldr	r3, [r7, #4]
 8005364:	6d5b      	ldr	r3, [r3, #84]	; 0x54
  hsai->Instance->FRCR |= ((hsai->FrameInit.FrameLength - 1U) |
 8005366:	431a      	orrs	r2, r3
                           hsai->FrameInit.FSDefinition |
 8005368:	687b      	ldr	r3, [r7, #4]
 800536a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
                           hsai->FrameInit.FSOffset     |
 800536c:	431a      	orrs	r2, r3
                           hsai->FrameInit.FSPolarity   |
 800536e:	687b      	ldr	r3, [r7, #4]
 8005370:	6d1b      	ldr	r3, [r3, #80]	; 0x50
                           hsai->FrameInit.FSDefinition |
 8005372:	431a      	orrs	r2, r3
                           ((hsai->FrameInit.ActiveFrameLength - 1U) << 8U));
 8005374:	687b      	ldr	r3, [r7, #4]
 8005376:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8005378:	3b01      	subs	r3, #1
 800537a:	021b      	lsls	r3, r3, #8
                           hsai->FrameInit.FSPolarity   |
 800537c:	431a      	orrs	r2, r3
  hsai->Instance->FRCR |= ((hsai->FrameInit.FrameLength - 1U) |
 800537e:	687b      	ldr	r3, [r7, #4]
 8005380:	681b      	ldr	r3, [r3, #0]
 8005382:	430a      	orrs	r2, r1
 8005384:	609a      	str	r2, [r3, #8]

  /* SAI Block_x SLOT Configuration ------------------------------------------*/
  /* This register has no meaning in AC 97 and SPDIF audio protocol */
  hsai->Instance->SLOTR &= ~(SAI_xSLOTR_FBOFF | SAI_xSLOTR_SLOTSZ | \
 8005386:	687b      	ldr	r3, [r7, #4]
 8005388:	681b      	ldr	r3, [r3, #0]
 800538a:	68d9      	ldr	r1, [r3, #12]
 800538c:	687b      	ldr	r3, [r7, #4]
 800538e:	681a      	ldr	r2, [r3, #0]
 8005390:	f24f 0320 	movw	r3, #61472	; 0xf020
 8005394:	400b      	ands	r3, r1
 8005396:	60d3      	str	r3, [r2, #12]
                             SAI_xSLOTR_NBSLOT | SAI_xSLOTR_SLOTEN);

  hsai->Instance->SLOTR |=  hsai->SlotInit.FirstBitOffset |  hsai->SlotInit.SlotSize  | \
 8005398:	687b      	ldr	r3, [r7, #4]
 800539a:	681b      	ldr	r3, [r3, #0]
 800539c:	68d9      	ldr	r1, [r3, #12]
 800539e:	687b      	ldr	r3, [r7, #4]
 80053a0:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 80053a2:	687b      	ldr	r3, [r7, #4]
 80053a4:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80053a6:	431a      	orrs	r2, r3
                            (hsai->SlotInit.SlotActive << 16U) | ((hsai->SlotInit.SlotNumber - 1U) <<  8U);
 80053a8:	687b      	ldr	r3, [r7, #4]
 80053aa:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 80053ac:	041b      	lsls	r3, r3, #16
  hsai->Instance->SLOTR |=  hsai->SlotInit.FirstBitOffset |  hsai->SlotInit.SlotSize  | \
 80053ae:	431a      	orrs	r2, r3
                            (hsai->SlotInit.SlotActive << 16U) | ((hsai->SlotInit.SlotNumber - 1U) <<  8U);
 80053b0:	687b      	ldr	r3, [r7, #4]
 80053b2:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80053b4:	3b01      	subs	r3, #1
 80053b6:	021b      	lsls	r3, r3, #8
 80053b8:	431a      	orrs	r2, r3
  hsai->Instance->SLOTR |=  hsai->SlotInit.FirstBitOffset |  hsai->SlotInit.SlotSize  | \
 80053ba:	687b      	ldr	r3, [r7, #4]
 80053bc:	681b      	ldr	r3, [r3, #0]
 80053be:	430a      	orrs	r2, r1
 80053c0:	60da      	str	r2, [r3, #12]

  /* Initialize the error code */
  hsai->ErrorCode = HAL_SAI_ERROR_NONE;
 80053c2:	687b      	ldr	r3, [r7, #4]
 80053c4:	2200      	movs	r2, #0
 80053c6:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Initialize the SAI state */
  hsai->State = HAL_SAI_STATE_READY;
 80053ca:	687b      	ldr	r3, [r7, #4]
 80053cc:	2201      	movs	r2, #1
 80053ce:	f883 2081 	strb.w	r2, [r3, #129]	; 0x81

  /* Release Lock */
  __HAL_UNLOCK(hsai);
 80053d2:	687b      	ldr	r3, [r7, #4]
 80053d4:	2200      	movs	r2, #0
 80053d6:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  return HAL_OK;
 80053da:	2300      	movs	r3, #0
}
 80053dc:	4618      	mov	r0, r3
 80053de:	3718      	adds	r7, #24
 80053e0:	46bd      	mov	sp, r7
 80053e2:	bd80      	pop	{r7, pc}
 80053e4:	cccccccd 	.word	0xcccccccd
 80053e8:	ff05c010 	.word	0xff05c010
 80053ec:	fff88000 	.word	0xfff88000

080053f0 <HAL_SAI_Receive_DMA>:
  * @param  pData Pointer to data buffer
  * @param  Size Amount of data to be received
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SAI_Receive_DMA(SAI_HandleTypeDef *hsai, uint8_t *pData, uint16_t Size)
{
 80053f0:	b580      	push	{r7, lr}
 80053f2:	b084      	sub	sp, #16
 80053f4:	af00      	add	r7, sp, #0
 80053f6:	60f8      	str	r0, [r7, #12]
 80053f8:	60b9      	str	r1, [r7, #8]
 80053fa:	4613      	mov	r3, r2
 80053fc:	80fb      	strh	r3, [r7, #6]
  if ((pData == NULL) || (Size == 0))
 80053fe:	68bb      	ldr	r3, [r7, #8]
 8005400:	2b00      	cmp	r3, #0
 8005402:	d002      	beq.n	800540a <HAL_SAI_Receive_DMA+0x1a>
 8005404:	88fb      	ldrh	r3, [r7, #6]
 8005406:	2b00      	cmp	r3, #0
 8005408:	d101      	bne.n	800540e <HAL_SAI_Receive_DMA+0x1e>
  {
    return  HAL_ERROR;
 800540a:	2301      	movs	r3, #1
 800540c:	e074      	b.n	80054f8 <HAL_SAI_Receive_DMA+0x108>
  }

  if (hsai->State == HAL_SAI_STATE_READY)
 800540e:	68fb      	ldr	r3, [r7, #12]
 8005410:	f893 3081 	ldrb.w	r3, [r3, #129]	; 0x81
 8005414:	b2db      	uxtb	r3, r3
 8005416:	2b01      	cmp	r3, #1
 8005418:	d16d      	bne.n	80054f6 <HAL_SAI_Receive_DMA+0x106>
  {
    /* Process Locked */
    __HAL_LOCK(hsai);
 800541a:	68fb      	ldr	r3, [r7, #12]
 800541c:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 8005420:	2b01      	cmp	r3, #1
 8005422:	d101      	bne.n	8005428 <HAL_SAI_Receive_DMA+0x38>
 8005424:	2302      	movs	r3, #2
 8005426:	e067      	b.n	80054f8 <HAL_SAI_Receive_DMA+0x108>
 8005428:	68fb      	ldr	r3, [r7, #12]
 800542a:	2201      	movs	r2, #1
 800542c:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

    hsai->pBuffPtr = pData;
 8005430:	68fb      	ldr	r3, [r7, #12]
 8005432:	68ba      	ldr	r2, [r7, #8]
 8005434:	669a      	str	r2, [r3, #104]	; 0x68
    hsai->XferSize = Size;
 8005436:	68fb      	ldr	r3, [r7, #12]
 8005438:	88fa      	ldrh	r2, [r7, #6]
 800543a:	f8a3 206c 	strh.w	r2, [r3, #108]	; 0x6c
    hsai->XferCount = Size;
 800543e:	68fb      	ldr	r3, [r7, #12]
 8005440:	88fa      	ldrh	r2, [r7, #6]
 8005442:	f8a3 206e 	strh.w	r2, [r3, #110]	; 0x6e
    hsai->ErrorCode = HAL_SAI_ERROR_NONE;
 8005446:	68fb      	ldr	r3, [r7, #12]
 8005448:	2200      	movs	r2, #0
 800544a:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
    hsai->State = HAL_SAI_STATE_BUSY_RX;
 800544e:	68fb      	ldr	r3, [r7, #12]
 8005450:	2222      	movs	r2, #34	; 0x22
 8005452:	f883 2081 	strb.w	r2, [r3, #129]	; 0x81

    /* Set the SAI Rx DMA Half transfer complete callback */
    hsai->hdmarx->XferHalfCpltCallback = SAI_DMARxHalfCplt;
 8005456:	68fb      	ldr	r3, [r7, #12]
 8005458:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800545a:	4a29      	ldr	r2, [pc, #164]	; (8005500 <HAL_SAI_Receive_DMA+0x110>)
 800545c:	641a      	str	r2, [r3, #64]	; 0x40

    /* Set the SAI Rx DMA transfer complete callback */
    hsai->hdmarx->XferCpltCallback = SAI_DMARxCplt;
 800545e:	68fb      	ldr	r3, [r7, #12]
 8005460:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8005462:	4a28      	ldr	r2, [pc, #160]	; (8005504 <HAL_SAI_Receive_DMA+0x114>)
 8005464:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Set the DMA error callback */
    hsai->hdmarx->XferErrorCallback = SAI_DMAError;
 8005466:	68fb      	ldr	r3, [r7, #12]
 8005468:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800546a:	4a27      	ldr	r2, [pc, #156]	; (8005508 <HAL_SAI_Receive_DMA+0x118>)
 800546c:	64da      	str	r2, [r3, #76]	; 0x4c

    /* Set the DMA Rx abort callback */
    hsai->hdmarx->XferAbortCallback = NULL;
 800546e:	68fb      	ldr	r3, [r7, #12]
 8005470:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8005472:	2200      	movs	r2, #0
 8005474:	651a      	str	r2, [r3, #80]	; 0x50

    /* Enable the Rx DMA Stream */
    if (HAL_DMA_Start_IT(hsai->hdmarx, (uint32_t)&hsai->Instance->DR, (uint32_t)hsai->pBuffPtr, hsai->XferSize) != HAL_OK)
 8005476:	68fb      	ldr	r3, [r7, #12]
 8005478:	6f58      	ldr	r0, [r3, #116]	; 0x74
 800547a:	68fb      	ldr	r3, [r7, #12]
 800547c:	681b      	ldr	r3, [r3, #0]
 800547e:	331c      	adds	r3, #28
 8005480:	4619      	mov	r1, r3
 8005482:	68fb      	ldr	r3, [r7, #12]
 8005484:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8005486:	461a      	mov	r2, r3
 8005488:	68fb      	ldr	r3, [r7, #12]
 800548a:	f8b3 306c 	ldrh.w	r3, [r3, #108]	; 0x6c
 800548e:	f7fd fe13 	bl	80030b8 <HAL_DMA_Start_IT>
 8005492:	4603      	mov	r3, r0
 8005494:	2b00      	cmp	r3, #0
 8005496:	d005      	beq.n	80054a4 <HAL_SAI_Receive_DMA+0xb4>
    {
      __HAL_UNLOCK(hsai);
 8005498:	68fb      	ldr	r3, [r7, #12]
 800549a:	2200      	movs	r2, #0
 800549c:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80
      return  HAL_ERROR;
 80054a0:	2301      	movs	r3, #1
 80054a2:	e029      	b.n	80054f8 <HAL_SAI_Receive_DMA+0x108>
    }

    /* Enable the interrupts for error handling */
    __HAL_SAI_ENABLE_IT(hsai, SAI_InterruptFlag(hsai, SAI_MODE_DMA));
 80054a4:	2100      	movs	r1, #0
 80054a6:	68f8      	ldr	r0, [r7, #12]
 80054a8:	f000 f968 	bl	800577c <SAI_InterruptFlag>
 80054ac:	4601      	mov	r1, r0
 80054ae:	68fb      	ldr	r3, [r7, #12]
 80054b0:	681b      	ldr	r3, [r3, #0]
 80054b2:	691a      	ldr	r2, [r3, #16]
 80054b4:	68fb      	ldr	r3, [r7, #12]
 80054b6:	681b      	ldr	r3, [r3, #0]
 80054b8:	430a      	orrs	r2, r1
 80054ba:	611a      	str	r2, [r3, #16]

    /* Enable SAI Rx DMA Request */
    hsai->Instance->CR1 |= SAI_xCR1_DMAEN;
 80054bc:	68fb      	ldr	r3, [r7, #12]
 80054be:	681b      	ldr	r3, [r3, #0]
 80054c0:	681a      	ldr	r2, [r3, #0]
 80054c2:	68fb      	ldr	r3, [r7, #12]
 80054c4:	681b      	ldr	r3, [r3, #0]
 80054c6:	f442 3200 	orr.w	r2, r2, #131072	; 0x20000
 80054ca:	601a      	str	r2, [r3, #0]

    /* Check if the SAI is already enabled */
    if ((hsai->Instance->CR1 & SAI_xCR1_SAIEN) == RESET)
 80054cc:	68fb      	ldr	r3, [r7, #12]
 80054ce:	681b      	ldr	r3, [r3, #0]
 80054d0:	681b      	ldr	r3, [r3, #0]
 80054d2:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80054d6:	2b00      	cmp	r3, #0
 80054d8:	d107      	bne.n	80054ea <HAL_SAI_Receive_DMA+0xfa>
    {
      /* Enable SAI peripheral */
      __HAL_SAI_ENABLE(hsai);
 80054da:	68fb      	ldr	r3, [r7, #12]
 80054dc:	681b      	ldr	r3, [r3, #0]
 80054de:	681a      	ldr	r2, [r3, #0]
 80054e0:	68fb      	ldr	r3, [r7, #12]
 80054e2:	681b      	ldr	r3, [r3, #0]
 80054e4:	f442 3280 	orr.w	r2, r2, #65536	; 0x10000
 80054e8:	601a      	str	r2, [r3, #0]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(hsai);
 80054ea:	68fb      	ldr	r3, [r7, #12]
 80054ec:	2200      	movs	r2, #0
 80054ee:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

    return HAL_OK;
 80054f2:	2300      	movs	r3, #0
 80054f4:	e000      	b.n	80054f8 <HAL_SAI_Receive_DMA+0x108>
  }
  else
  {
    return HAL_BUSY;
 80054f6:	2302      	movs	r3, #2
  }
}
 80054f8:	4618      	mov	r0, r3
 80054fa:	3710      	adds	r7, #16
 80054fc:	46bd      	mov	sp, r7
 80054fe:	bd80      	pop	{r7, pc}
 8005500:	080058b9 	.word	0x080058b9
 8005504:	08005859 	.word	0x08005859
 8005508:	080058d5 	.word	0x080058d5

0800550c <HAL_SAI_ErrorCallback>:
  * @param  hsai pointer to a SAI_HandleTypeDef structure that contains
  *               the configuration information for SAI module.
  * @retval None
  */
__weak void HAL_SAI_ErrorCallback(SAI_HandleTypeDef *hsai)
{
 800550c:	b480      	push	{r7}
 800550e:	b083      	sub	sp, #12
 8005510:	af00      	add	r7, sp, #0
 8005512:	6078      	str	r0, [r7, #4]
  UNUSED(hsai);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SAI_ErrorCallback could be implemented in the user file
   */
}
 8005514:	bf00      	nop
 8005516:	370c      	adds	r7, #12
 8005518:	46bd      	mov	sp, r7
 800551a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800551e:	4770      	bx	lr

08005520 <SAI_InitI2S>:
  * @param  nbslot number of slot minimum value is 2 and max is 16.
  *                    the value must be a multiple of 2.
  * @retval HAL status
  */
static HAL_StatusTypeDef SAI_InitI2S(SAI_HandleTypeDef *hsai, uint32_t protocol, uint32_t datasize, uint32_t nbslot)
{
 8005520:	b480      	push	{r7}
 8005522:	b085      	sub	sp, #20
 8005524:	af00      	add	r7, sp, #0
 8005526:	60f8      	str	r0, [r7, #12]
 8005528:	60b9      	str	r1, [r7, #8]
 800552a:	607a      	str	r2, [r7, #4]
 800552c:	603b      	str	r3, [r7, #0]
  hsai->Init.Protocol            = SAI_FREE_PROTOCOL;
 800552e:	68fb      	ldr	r3, [r7, #12]
 8005530:	2200      	movs	r2, #0
 8005532:	635a      	str	r2, [r3, #52]	; 0x34
  hsai->Init.FirstBit            = SAI_FIRSTBIT_MSB;
 8005534:	68fb      	ldr	r3, [r7, #12]
 8005536:	2200      	movs	r2, #0
 8005538:	63da      	str	r2, [r3, #60]	; 0x3c
  /* Compute ClockStrobing according AudioMode */
  if ((hsai->Init.AudioMode == SAI_MODEMASTER_TX) || (hsai->Init.AudioMode == SAI_MODESLAVE_TX))
 800553a:	68fb      	ldr	r3, [r7, #12]
 800553c:	685b      	ldr	r3, [r3, #4]
 800553e:	2b00      	cmp	r3, #0
 8005540:	d003      	beq.n	800554a <SAI_InitI2S+0x2a>
 8005542:	68fb      	ldr	r3, [r7, #12]
 8005544:	685b      	ldr	r3, [r3, #4]
 8005546:	2b02      	cmp	r3, #2
 8005548:	d103      	bne.n	8005552 <SAI_InitI2S+0x32>
  {
    /* Transmit */
    hsai->Init.ClockStrobing     = SAI_CLOCKSTROBING_FALLINGEDGE;
 800554a:	68fb      	ldr	r3, [r7, #12]
 800554c:	2200      	movs	r2, #0
 800554e:	641a      	str	r2, [r3, #64]	; 0x40
 8005550:	e002      	b.n	8005558 <SAI_InitI2S+0x38>
  }
  else
  {
    /* Receive */
    hsai->Init.ClockStrobing     = SAI_CLOCKSTROBING_RISINGEDGE;
 8005552:	68fb      	ldr	r3, [r7, #12]
 8005554:	2201      	movs	r2, #1
 8005556:	641a      	str	r2, [r3, #64]	; 0x40
  }
  hsai->FrameInit.FSDefinition   = SAI_FS_CHANNEL_IDENTIFICATION;
 8005558:	68fb      	ldr	r3, [r7, #12]
 800555a:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 800555e:	64da      	str	r2, [r3, #76]	; 0x4c
  hsai->SlotInit.SlotActive      = SAI_SLOTACTIVE_ALL;
 8005560:	68fb      	ldr	r3, [r7, #12]
 8005562:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8005566:	665a      	str	r2, [r3, #100]	; 0x64
  hsai->SlotInit.FirstBitOffset  = 0U;
 8005568:	68fb      	ldr	r3, [r7, #12]
 800556a:	2200      	movs	r2, #0
 800556c:	659a      	str	r2, [r3, #88]	; 0x58
  hsai->SlotInit.SlotNumber      = nbslot;
 800556e:	68fb      	ldr	r3, [r7, #12]
 8005570:	683a      	ldr	r2, [r7, #0]
 8005572:	661a      	str	r2, [r3, #96]	; 0x60

  /* in IS2 the number of slot must be even */
  if ((nbslot & 0x1U) != 0U)
 8005574:	683b      	ldr	r3, [r7, #0]
 8005576:	f003 0301 	and.w	r3, r3, #1
 800557a:	2b00      	cmp	r3, #0
 800557c:	d001      	beq.n	8005582 <SAI_InitI2S+0x62>
  {
    return HAL_ERROR;
 800557e:	2301      	movs	r3, #1
 8005580:	e076      	b.n	8005670 <SAI_InitI2S+0x150>
  }

  if (protocol == SAI_I2S_STANDARD)
 8005582:	68bb      	ldr	r3, [r7, #8]
 8005584:	2b00      	cmp	r3, #0
 8005586:	d107      	bne.n	8005598 <SAI_InitI2S+0x78>
  {
    hsai->FrameInit.FSPolarity = SAI_FS_ACTIVE_LOW;
 8005588:	68fb      	ldr	r3, [r7, #12]
 800558a:	2200      	movs	r2, #0
 800558c:	651a      	str	r2, [r3, #80]	; 0x50
    hsai->FrameInit.FSOffset   = SAI_FS_BEFOREFIRSTBIT;
 800558e:	68fb      	ldr	r3, [r7, #12]
 8005590:	f44f 2280 	mov.w	r2, #262144	; 0x40000
 8005594:	655a      	str	r2, [r3, #84]	; 0x54
 8005596:	e006      	b.n	80055a6 <SAI_InitI2S+0x86>
  }
  else
  {
    /* SAI_I2S_MSBJUSTIFIED or SAI_I2S_LSBJUSTIFIED */
    hsai->FrameInit.FSPolarity = SAI_FS_ACTIVE_HIGH;
 8005598:	68fb      	ldr	r3, [r7, #12]
 800559a:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 800559e:	651a      	str	r2, [r3, #80]	; 0x50
    hsai->FrameInit.FSOffset   = SAI_FS_FIRSTBIT;
 80055a0:	68fb      	ldr	r3, [r7, #12]
 80055a2:	2200      	movs	r2, #0
 80055a4:	655a      	str	r2, [r3, #84]	; 0x54
  }

  /* Frame definition */
  switch (datasize)
 80055a6:	687b      	ldr	r3, [r7, #4]
 80055a8:	2b03      	cmp	r3, #3
 80055aa:	d84f      	bhi.n	800564c <SAI_InitI2S+0x12c>
 80055ac:	a201      	add	r2, pc, #4	; (adr r2, 80055b4 <SAI_InitI2S+0x94>)
 80055ae:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80055b2:	bf00      	nop
 80055b4:	080055c5 	.word	0x080055c5
 80055b8:	080055e7 	.word	0x080055e7
 80055bc:	08005609 	.word	0x08005609
 80055c0:	0800562b 	.word	0x0800562b
  {
    case SAI_PROTOCOL_DATASIZE_16BIT:
      hsai->Init.DataSize = SAI_DATASIZE_16;
 80055c4:	68fb      	ldr	r3, [r7, #12]
 80055c6:	2280      	movs	r2, #128	; 0x80
 80055c8:	639a      	str	r2, [r3, #56]	; 0x38
      hsai->FrameInit.FrameLength = 32U * (nbslot / 2U);
 80055ca:	683b      	ldr	r3, [r7, #0]
 80055cc:	085b      	lsrs	r3, r3, #1
 80055ce:	015a      	lsls	r2, r3, #5
 80055d0:	68fb      	ldr	r3, [r7, #12]
 80055d2:	645a      	str	r2, [r3, #68]	; 0x44
      hsai->FrameInit.ActiveFrameLength = 16U * (nbslot / 2U);
 80055d4:	683b      	ldr	r3, [r7, #0]
 80055d6:	085b      	lsrs	r3, r3, #1
 80055d8:	011a      	lsls	r2, r3, #4
 80055da:	68fb      	ldr	r3, [r7, #12]
 80055dc:	649a      	str	r2, [r3, #72]	; 0x48
      hsai->SlotInit.SlotSize = SAI_SLOTSIZE_16B;
 80055de:	68fb      	ldr	r3, [r7, #12]
 80055e0:	2240      	movs	r2, #64	; 0x40
 80055e2:	65da      	str	r2, [r3, #92]	; 0x5c
      break;
 80055e4:	e034      	b.n	8005650 <SAI_InitI2S+0x130>
    case SAI_PROTOCOL_DATASIZE_16BITEXTENDED :
      hsai->Init.DataSize = SAI_DATASIZE_16;
 80055e6:	68fb      	ldr	r3, [r7, #12]
 80055e8:	2280      	movs	r2, #128	; 0x80
 80055ea:	639a      	str	r2, [r3, #56]	; 0x38
      hsai->FrameInit.FrameLength = 64U * (nbslot / 2U);
 80055ec:	683b      	ldr	r3, [r7, #0]
 80055ee:	085b      	lsrs	r3, r3, #1
 80055f0:	019a      	lsls	r2, r3, #6
 80055f2:	68fb      	ldr	r3, [r7, #12]
 80055f4:	645a      	str	r2, [r3, #68]	; 0x44
      hsai->FrameInit.ActiveFrameLength = 32U * (nbslot / 2U);
 80055f6:	683b      	ldr	r3, [r7, #0]
 80055f8:	085b      	lsrs	r3, r3, #1
 80055fa:	015a      	lsls	r2, r3, #5
 80055fc:	68fb      	ldr	r3, [r7, #12]
 80055fe:	649a      	str	r2, [r3, #72]	; 0x48
      hsai->SlotInit.SlotSize = SAI_SLOTSIZE_32B;
 8005600:	68fb      	ldr	r3, [r7, #12]
 8005602:	2280      	movs	r2, #128	; 0x80
 8005604:	65da      	str	r2, [r3, #92]	; 0x5c
      break;
 8005606:	e023      	b.n	8005650 <SAI_InitI2S+0x130>
    case SAI_PROTOCOL_DATASIZE_24BIT:
      hsai->Init.DataSize = SAI_DATASIZE_24;
 8005608:	68fb      	ldr	r3, [r7, #12]
 800560a:	22c0      	movs	r2, #192	; 0xc0
 800560c:	639a      	str	r2, [r3, #56]	; 0x38
      hsai->FrameInit.FrameLength = 64U * (nbslot / 2U);
 800560e:	683b      	ldr	r3, [r7, #0]
 8005610:	085b      	lsrs	r3, r3, #1
 8005612:	019a      	lsls	r2, r3, #6
 8005614:	68fb      	ldr	r3, [r7, #12]
 8005616:	645a      	str	r2, [r3, #68]	; 0x44
      hsai->FrameInit.ActiveFrameLength = 32U * (nbslot / 2U);
 8005618:	683b      	ldr	r3, [r7, #0]
 800561a:	085b      	lsrs	r3, r3, #1
 800561c:	015a      	lsls	r2, r3, #5
 800561e:	68fb      	ldr	r3, [r7, #12]
 8005620:	649a      	str	r2, [r3, #72]	; 0x48
      hsai->SlotInit.SlotSize = SAI_SLOTSIZE_32B;
 8005622:	68fb      	ldr	r3, [r7, #12]
 8005624:	2280      	movs	r2, #128	; 0x80
 8005626:	65da      	str	r2, [r3, #92]	; 0x5c
      break;
 8005628:	e012      	b.n	8005650 <SAI_InitI2S+0x130>
    case SAI_PROTOCOL_DATASIZE_32BIT:
      hsai->Init.DataSize = SAI_DATASIZE_32;
 800562a:	68fb      	ldr	r3, [r7, #12]
 800562c:	22e0      	movs	r2, #224	; 0xe0
 800562e:	639a      	str	r2, [r3, #56]	; 0x38
      hsai->FrameInit.FrameLength = 64U * (nbslot / 2U);
 8005630:	683b      	ldr	r3, [r7, #0]
 8005632:	085b      	lsrs	r3, r3, #1
 8005634:	019a      	lsls	r2, r3, #6
 8005636:	68fb      	ldr	r3, [r7, #12]
 8005638:	645a      	str	r2, [r3, #68]	; 0x44
      hsai->FrameInit.ActiveFrameLength = 32U * (nbslot / 2U);
 800563a:	683b      	ldr	r3, [r7, #0]
 800563c:	085b      	lsrs	r3, r3, #1
 800563e:	015a      	lsls	r2, r3, #5
 8005640:	68fb      	ldr	r3, [r7, #12]
 8005642:	649a      	str	r2, [r3, #72]	; 0x48
      hsai->SlotInit.SlotSize = SAI_SLOTSIZE_32B;
 8005644:	68fb      	ldr	r3, [r7, #12]
 8005646:	2280      	movs	r2, #128	; 0x80
 8005648:	65da      	str	r2, [r3, #92]	; 0x5c
      break;
 800564a:	e001      	b.n	8005650 <SAI_InitI2S+0x130>
    default :
      return HAL_ERROR;
 800564c:	2301      	movs	r3, #1
 800564e:	e00f      	b.n	8005670 <SAI_InitI2S+0x150>
  }
  if (protocol == SAI_I2S_LSBJUSTIFIED)
 8005650:	68bb      	ldr	r3, [r7, #8]
 8005652:	2b02      	cmp	r3, #2
 8005654:	d10b      	bne.n	800566e <SAI_InitI2S+0x14e>
  {
    if (datasize == SAI_PROTOCOL_DATASIZE_16BITEXTENDED)
 8005656:	687b      	ldr	r3, [r7, #4]
 8005658:	2b01      	cmp	r3, #1
 800565a:	d102      	bne.n	8005662 <SAI_InitI2S+0x142>
    {
      hsai->SlotInit.FirstBitOffset = 16U;
 800565c:	68fb      	ldr	r3, [r7, #12]
 800565e:	2210      	movs	r2, #16
 8005660:	659a      	str	r2, [r3, #88]	; 0x58
    }
    if (datasize == SAI_PROTOCOL_DATASIZE_24BIT)
 8005662:	687b      	ldr	r3, [r7, #4]
 8005664:	2b02      	cmp	r3, #2
 8005666:	d102      	bne.n	800566e <SAI_InitI2S+0x14e>
    {
      hsai->SlotInit.FirstBitOffset = 8U;
 8005668:	68fb      	ldr	r3, [r7, #12]
 800566a:	2208      	movs	r2, #8
 800566c:	659a      	str	r2, [r3, #88]	; 0x58
    }
  }
  return HAL_OK;
 800566e:	2300      	movs	r3, #0
}
 8005670:	4618      	mov	r0, r3
 8005672:	3714      	adds	r7, #20
 8005674:	46bd      	mov	sp, r7
 8005676:	f85d 7b04 	ldr.w	r7, [sp], #4
 800567a:	4770      	bx	lr

0800567c <SAI_InitPCM>:
  * @param  datasize one of the supported datasize @ref SAI_Protocol_DataSize
  * @param  nbslot number of slot minimum value is 1 and the max is 16.
  * @retval HAL status
  */
static HAL_StatusTypeDef SAI_InitPCM(SAI_HandleTypeDef *hsai, uint32_t protocol, uint32_t datasize, uint32_t nbslot)
{
 800567c:	b480      	push	{r7}
 800567e:	b085      	sub	sp, #20
 8005680:	af00      	add	r7, sp, #0
 8005682:	60f8      	str	r0, [r7, #12]
 8005684:	60b9      	str	r1, [r7, #8]
 8005686:	607a      	str	r2, [r7, #4]
 8005688:	603b      	str	r3, [r7, #0]
  hsai->Init.Protocol            = SAI_FREE_PROTOCOL;
 800568a:	68fb      	ldr	r3, [r7, #12]
 800568c:	2200      	movs	r2, #0
 800568e:	635a      	str	r2, [r3, #52]	; 0x34
  hsai->Init.FirstBit            = SAI_FIRSTBIT_MSB;
 8005690:	68fb      	ldr	r3, [r7, #12]
 8005692:	2200      	movs	r2, #0
 8005694:	63da      	str	r2, [r3, #60]	; 0x3c
  /* Compute ClockStrobing according AudioMode */
  if ((hsai->Init.AudioMode == SAI_MODEMASTER_TX) || (hsai->Init.AudioMode == SAI_MODESLAVE_TX))
 8005696:	68fb      	ldr	r3, [r7, #12]
 8005698:	685b      	ldr	r3, [r3, #4]
 800569a:	2b00      	cmp	r3, #0
 800569c:	d003      	beq.n	80056a6 <SAI_InitPCM+0x2a>
 800569e:	68fb      	ldr	r3, [r7, #12]
 80056a0:	685b      	ldr	r3, [r3, #4]
 80056a2:	2b02      	cmp	r3, #2
 80056a4:	d103      	bne.n	80056ae <SAI_InitPCM+0x32>
  {
    /* Transmit */
    hsai->Init.ClockStrobing     = SAI_CLOCKSTROBING_RISINGEDGE;
 80056a6:	68fb      	ldr	r3, [r7, #12]
 80056a8:	2201      	movs	r2, #1
 80056aa:	641a      	str	r2, [r3, #64]	; 0x40
 80056ac:	e002      	b.n	80056b4 <SAI_InitPCM+0x38>
  }
  else
  {
    /* Receive */
    hsai->Init.ClockStrobing     = SAI_CLOCKSTROBING_FALLINGEDGE;
 80056ae:	68fb      	ldr	r3, [r7, #12]
 80056b0:	2200      	movs	r2, #0
 80056b2:	641a      	str	r2, [r3, #64]	; 0x40
  }
  hsai->FrameInit.FSDefinition   = SAI_FS_STARTFRAME;
 80056b4:	68fb      	ldr	r3, [r7, #12]
 80056b6:	2200      	movs	r2, #0
 80056b8:	64da      	str	r2, [r3, #76]	; 0x4c
  hsai->FrameInit.FSPolarity     = SAI_FS_ACTIVE_HIGH;
 80056ba:	68fb      	ldr	r3, [r7, #12]
 80056bc:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 80056c0:	651a      	str	r2, [r3, #80]	; 0x50
  hsai->FrameInit.FSOffset       = SAI_FS_BEFOREFIRSTBIT;
 80056c2:	68fb      	ldr	r3, [r7, #12]
 80056c4:	f44f 2280 	mov.w	r2, #262144	; 0x40000
 80056c8:	655a      	str	r2, [r3, #84]	; 0x54
  hsai->SlotInit.FirstBitOffset  = 0U;
 80056ca:	68fb      	ldr	r3, [r7, #12]
 80056cc:	2200      	movs	r2, #0
 80056ce:	659a      	str	r2, [r3, #88]	; 0x58
  hsai->SlotInit.SlotNumber      = nbslot;
 80056d0:	68fb      	ldr	r3, [r7, #12]
 80056d2:	683a      	ldr	r2, [r7, #0]
 80056d4:	661a      	str	r2, [r3, #96]	; 0x60
  hsai->SlotInit.SlotActive      = SAI_SLOTACTIVE_ALL;
 80056d6:	68fb      	ldr	r3, [r7, #12]
 80056d8:	f64f 72ff 	movw	r2, #65535	; 0xffff
 80056dc:	665a      	str	r2, [r3, #100]	; 0x64

  if (protocol == SAI_PCM_SHORT)
 80056de:	68bb      	ldr	r3, [r7, #8]
 80056e0:	2b04      	cmp	r3, #4
 80056e2:	d103      	bne.n	80056ec <SAI_InitPCM+0x70>
  {
    hsai->FrameInit.ActiveFrameLength = 1;
 80056e4:	68fb      	ldr	r3, [r7, #12]
 80056e6:	2201      	movs	r2, #1
 80056e8:	649a      	str	r2, [r3, #72]	; 0x48
 80056ea:	e002      	b.n	80056f2 <SAI_InitPCM+0x76>
  }
  else
  {
    /* SAI_PCM_LONG */
    hsai->FrameInit.ActiveFrameLength = 13;
 80056ec:	68fb      	ldr	r3, [r7, #12]
 80056ee:	220d      	movs	r2, #13
 80056f0:	649a      	str	r2, [r3, #72]	; 0x48
  }

  switch (datasize)
 80056f2:	687b      	ldr	r3, [r7, #4]
 80056f4:	2b03      	cmp	r3, #3
 80056f6:	d837      	bhi.n	8005768 <SAI_InitPCM+0xec>
 80056f8:	a201      	add	r2, pc, #4	; (adr r2, 8005700 <SAI_InitPCM+0x84>)
 80056fa:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80056fe:	bf00      	nop
 8005700:	08005711 	.word	0x08005711
 8005704:	08005727 	.word	0x08005727
 8005708:	0800573d 	.word	0x0800573d
 800570c:	08005753 	.word	0x08005753
  {
    case SAI_PROTOCOL_DATASIZE_16BIT:
      hsai->Init.DataSize = SAI_DATASIZE_16;
 8005710:	68fb      	ldr	r3, [r7, #12]
 8005712:	2280      	movs	r2, #128	; 0x80
 8005714:	639a      	str	r2, [r3, #56]	; 0x38
      hsai->FrameInit.FrameLength = 16U * nbslot;
 8005716:	683b      	ldr	r3, [r7, #0]
 8005718:	011a      	lsls	r2, r3, #4
 800571a:	68fb      	ldr	r3, [r7, #12]
 800571c:	645a      	str	r2, [r3, #68]	; 0x44
      hsai->SlotInit.SlotSize = SAI_SLOTSIZE_16B;
 800571e:	68fb      	ldr	r3, [r7, #12]
 8005720:	2240      	movs	r2, #64	; 0x40
 8005722:	65da      	str	r2, [r3, #92]	; 0x5c
      break;
 8005724:	e022      	b.n	800576c <SAI_InitPCM+0xf0>
    case SAI_PROTOCOL_DATASIZE_16BITEXTENDED :
      hsai->Init.DataSize = SAI_DATASIZE_16;
 8005726:	68fb      	ldr	r3, [r7, #12]
 8005728:	2280      	movs	r2, #128	; 0x80
 800572a:	639a      	str	r2, [r3, #56]	; 0x38
      hsai->FrameInit.FrameLength = 32U * nbslot;
 800572c:	683b      	ldr	r3, [r7, #0]
 800572e:	015a      	lsls	r2, r3, #5
 8005730:	68fb      	ldr	r3, [r7, #12]
 8005732:	645a      	str	r2, [r3, #68]	; 0x44
      hsai->SlotInit.SlotSize = SAI_SLOTSIZE_32B;
 8005734:	68fb      	ldr	r3, [r7, #12]
 8005736:	2280      	movs	r2, #128	; 0x80
 8005738:	65da      	str	r2, [r3, #92]	; 0x5c
      break;
 800573a:	e017      	b.n	800576c <SAI_InitPCM+0xf0>
    case SAI_PROTOCOL_DATASIZE_24BIT :
      hsai->Init.DataSize = SAI_DATASIZE_24;
 800573c:	68fb      	ldr	r3, [r7, #12]
 800573e:	22c0      	movs	r2, #192	; 0xc0
 8005740:	639a      	str	r2, [r3, #56]	; 0x38
      hsai->FrameInit.FrameLength = 32U * nbslot;
 8005742:	683b      	ldr	r3, [r7, #0]
 8005744:	015a      	lsls	r2, r3, #5
 8005746:	68fb      	ldr	r3, [r7, #12]
 8005748:	645a      	str	r2, [r3, #68]	; 0x44
      hsai->SlotInit.SlotSize = SAI_SLOTSIZE_32B;
 800574a:	68fb      	ldr	r3, [r7, #12]
 800574c:	2280      	movs	r2, #128	; 0x80
 800574e:	65da      	str	r2, [r3, #92]	; 0x5c
      break;
 8005750:	e00c      	b.n	800576c <SAI_InitPCM+0xf0>
    case SAI_PROTOCOL_DATASIZE_32BIT:
      hsai->Init.DataSize = SAI_DATASIZE_32;
 8005752:	68fb      	ldr	r3, [r7, #12]
 8005754:	22e0      	movs	r2, #224	; 0xe0
 8005756:	639a      	str	r2, [r3, #56]	; 0x38
      hsai->FrameInit.FrameLength = 32U * nbslot;
 8005758:	683b      	ldr	r3, [r7, #0]
 800575a:	015a      	lsls	r2, r3, #5
 800575c:	68fb      	ldr	r3, [r7, #12]
 800575e:	645a      	str	r2, [r3, #68]	; 0x44
      hsai->SlotInit.SlotSize = SAI_SLOTSIZE_32B;
 8005760:	68fb      	ldr	r3, [r7, #12]
 8005762:	2280      	movs	r2, #128	; 0x80
 8005764:	65da      	str	r2, [r3, #92]	; 0x5c
      break;
 8005766:	e001      	b.n	800576c <SAI_InitPCM+0xf0>
    default :
      return HAL_ERROR;
 8005768:	2301      	movs	r3, #1
 800576a:	e000      	b.n	800576e <SAI_InitPCM+0xf2>
  }

  return HAL_OK;
 800576c:	2300      	movs	r3, #0
}
 800576e:	4618      	mov	r0, r3
 8005770:	3714      	adds	r7, #20
 8005772:	46bd      	mov	sp, r7
 8005774:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005778:	4770      	bx	lr
 800577a:	bf00      	nop

0800577c <SAI_InterruptFlag>:
  *               the configuration information for SAI module.
  * @param  mode SAI_MODE_DMA or SAI_MODE_IT
  * @retval the list of the IT flag to enable
 */
static uint32_t SAI_InterruptFlag(SAI_HandleTypeDef *hsai, uint32_t mode)
{
 800577c:	b480      	push	{r7}
 800577e:	b085      	sub	sp, #20
 8005780:	af00      	add	r7, sp, #0
 8005782:	6078      	str	r0, [r7, #4]
 8005784:	6039      	str	r1, [r7, #0]
  uint32_t tmpIT = SAI_IT_OVRUDR;
 8005786:	2301      	movs	r3, #1
 8005788:	60fb      	str	r3, [r7, #12]

  if (mode == SAI_MODE_IT)
 800578a:	683b      	ldr	r3, [r7, #0]
 800578c:	2b01      	cmp	r3, #1
 800578e:	d103      	bne.n	8005798 <SAI_InterruptFlag+0x1c>
  {
    tmpIT |= SAI_IT_FREQ;
 8005790:	68fb      	ldr	r3, [r7, #12]
 8005792:	f043 0308 	orr.w	r3, r3, #8
 8005796:	60fb      	str	r3, [r7, #12]
  }

  if ((hsai->Init.Protocol == SAI_AC97_PROTOCOL) &&
 8005798:	687b      	ldr	r3, [r7, #4]
 800579a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800579c:	2b08      	cmp	r3, #8
 800579e:	d10b      	bne.n	80057b8 <SAI_InterruptFlag+0x3c>
      ((hsai->Init.AudioMode == SAI_MODESLAVE_RX) || (hsai->Init.AudioMode == SAI_MODEMASTER_RX)))
 80057a0:	687b      	ldr	r3, [r7, #4]
 80057a2:	685b      	ldr	r3, [r3, #4]
  if ((hsai->Init.Protocol == SAI_AC97_PROTOCOL) &&
 80057a4:	2b03      	cmp	r3, #3
 80057a6:	d003      	beq.n	80057b0 <SAI_InterruptFlag+0x34>
      ((hsai->Init.AudioMode == SAI_MODESLAVE_RX) || (hsai->Init.AudioMode == SAI_MODEMASTER_RX)))
 80057a8:	687b      	ldr	r3, [r7, #4]
 80057aa:	685b      	ldr	r3, [r3, #4]
 80057ac:	2b01      	cmp	r3, #1
 80057ae:	d103      	bne.n	80057b8 <SAI_InterruptFlag+0x3c>
  {
    tmpIT |= SAI_IT_CNRDY;
 80057b0:	68fb      	ldr	r3, [r7, #12]
 80057b2:	f043 0310 	orr.w	r3, r3, #16
 80057b6:	60fb      	str	r3, [r7, #12]
  }

  if ((hsai->Init.AudioMode == SAI_MODESLAVE_RX) || (hsai->Init.AudioMode == SAI_MODESLAVE_TX))
 80057b8:	687b      	ldr	r3, [r7, #4]
 80057ba:	685b      	ldr	r3, [r3, #4]
 80057bc:	2b03      	cmp	r3, #3
 80057be:	d003      	beq.n	80057c8 <SAI_InterruptFlag+0x4c>
 80057c0:	687b      	ldr	r3, [r7, #4]
 80057c2:	685b      	ldr	r3, [r3, #4]
 80057c4:	2b02      	cmp	r3, #2
 80057c6:	d104      	bne.n	80057d2 <SAI_InterruptFlag+0x56>
  {
    tmpIT |= SAI_IT_AFSDET | SAI_IT_LFSDET;
 80057c8:	68fb      	ldr	r3, [r7, #12]
 80057ca:	f043 0360 	orr.w	r3, r3, #96	; 0x60
 80057ce:	60fb      	str	r3, [r7, #12]
 80057d0:	e003      	b.n	80057da <SAI_InterruptFlag+0x5e>
  }
  else
  {
    /* hsai has been configured in master mode */
    tmpIT |= SAI_IT_WCKCFG;
 80057d2:	68fb      	ldr	r3, [r7, #12]
 80057d4:	f043 0304 	orr.w	r3, r3, #4
 80057d8:	60fb      	str	r3, [r7, #12]
  }
  return tmpIT;
 80057da:	68fb      	ldr	r3, [r7, #12]
}
 80057dc:	4618      	mov	r0, r3
 80057de:	3714      	adds	r7, #20
 80057e0:	46bd      	mov	sp, r7
 80057e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80057e6:	4770      	bx	lr

080057e8 <SAI_Disable>:
  * @param  hsai  pointer to a SAI_HandleTypeDef structure that contains
  *               the configuration information for SAI module.
  * @retval None
  */
static HAL_StatusTypeDef SAI_Disable(SAI_HandleTypeDef *hsai)
{
 80057e8:	b480      	push	{r7}
 80057ea:	b085      	sub	sp, #20
 80057ec:	af00      	add	r7, sp, #0
 80057ee:	6078      	str	r0, [r7, #4]
  uint32_t count = SAI_DEFAULT_TIMEOUT * (SystemCoreClock / 7U / 1000U);
 80057f0:	4b17      	ldr	r3, [pc, #92]	; (8005850 <SAI_Disable+0x68>)
 80057f2:	681b      	ldr	r3, [r3, #0]
 80057f4:	4a17      	ldr	r2, [pc, #92]	; (8005854 <SAI_Disable+0x6c>)
 80057f6:	fba2 2303 	umull	r2, r3, r2, r3
 80057fa:	0b1b      	lsrs	r3, r3, #12
 80057fc:	009b      	lsls	r3, r3, #2
 80057fe:	60fb      	str	r3, [r7, #12]
  HAL_StatusTypeDef status = HAL_OK;
 8005800:	2300      	movs	r3, #0
 8005802:	72fb      	strb	r3, [r7, #11]

  /* Disable the SAI instance */
  __HAL_SAI_DISABLE(hsai);
 8005804:	687b      	ldr	r3, [r7, #4]
 8005806:	681b      	ldr	r3, [r3, #0]
 8005808:	681a      	ldr	r2, [r3, #0]
 800580a:	687b      	ldr	r3, [r7, #4]
 800580c:	681b      	ldr	r3, [r3, #0]
 800580e:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 8005812:	601a      	str	r2, [r3, #0]

  do
  {
    /* Check for the Timeout */
    if (count-- == 0U)
 8005814:	68fb      	ldr	r3, [r7, #12]
 8005816:	1e5a      	subs	r2, r3, #1
 8005818:	60fa      	str	r2, [r7, #12]
 800581a:	2b00      	cmp	r3, #0
 800581c:	d10a      	bne.n	8005834 <SAI_Disable+0x4c>
    {
      /* Update error code */
      hsai->ErrorCode |= HAL_SAI_ERROR_TIMEOUT;
 800581e:	687b      	ldr	r3, [r7, #4]
 8005820:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8005824:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 8005828:	687b      	ldr	r3, [r7, #4]
 800582a:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
      status = HAL_TIMEOUT;
 800582e:	2303      	movs	r3, #3
 8005830:	72fb      	strb	r3, [r7, #11]
      break;
 8005832:	e006      	b.n	8005842 <SAI_Disable+0x5a>
    }
  }
  while ((hsai->Instance->CR1 & SAI_xCR1_SAIEN) != RESET);
 8005834:	687b      	ldr	r3, [r7, #4]
 8005836:	681b      	ldr	r3, [r3, #0]
 8005838:	681b      	ldr	r3, [r3, #0]
 800583a:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800583e:	2b00      	cmp	r3, #0
 8005840:	d1e8      	bne.n	8005814 <SAI_Disable+0x2c>

  return status;
 8005842:	7afb      	ldrb	r3, [r7, #11]
}
 8005844:	4618      	mov	r0, r3
 8005846:	3714      	adds	r7, #20
 8005848:	46bd      	mov	sp, r7
 800584a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800584e:	4770      	bx	lr
 8005850:	20000040 	.word	0x20000040
 8005854:	95cbec1b 	.word	0x95cbec1b

08005858 <SAI_DMARxCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SAI_DMARxCplt(DMA_HandleTypeDef *hdma)
{
 8005858:	b580      	push	{r7, lr}
 800585a:	b084      	sub	sp, #16
 800585c:	af00      	add	r7, sp, #0
 800585e:	6078      	str	r0, [r7, #4]
  SAI_HandleTypeDef *hsai = (SAI_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8005860:	687b      	ldr	r3, [r7, #4]
 8005862:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005864:	60fb      	str	r3, [r7, #12]

  if (hdma->Init.Mode != DMA_CIRCULAR)
 8005866:	687b      	ldr	r3, [r7, #4]
 8005868:	69db      	ldr	r3, [r3, #28]
 800586a:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800586e:	d01c      	beq.n	80058aa <SAI_DMARxCplt+0x52>
  {
    /* Disable Rx DMA Request */
    hsai->Instance->CR1 &= (uint32_t)(~SAI_xCR1_DMAEN);
 8005870:	68fb      	ldr	r3, [r7, #12]
 8005872:	681b      	ldr	r3, [r3, #0]
 8005874:	681a      	ldr	r2, [r3, #0]
 8005876:	68fb      	ldr	r3, [r7, #12]
 8005878:	681b      	ldr	r3, [r3, #0]
 800587a:	f422 3200 	bic.w	r2, r2, #131072	; 0x20000
 800587e:	601a      	str	r2, [r3, #0]
    hsai->XferCount = 0U;
 8005880:	68fb      	ldr	r3, [r7, #12]
 8005882:	2200      	movs	r2, #0
 8005884:	f8a3 206e 	strh.w	r2, [r3, #110]	; 0x6e

    /* Stop the interrupts error handling */
    __HAL_SAI_DISABLE_IT(hsai, SAI_InterruptFlag(hsai, SAI_MODE_DMA));
 8005888:	2100      	movs	r1, #0
 800588a:	68f8      	ldr	r0, [r7, #12]
 800588c:	f7ff ff76 	bl	800577c <SAI_InterruptFlag>
 8005890:	4603      	mov	r3, r0
 8005892:	43d9      	mvns	r1, r3
 8005894:	68fb      	ldr	r3, [r7, #12]
 8005896:	681b      	ldr	r3, [r3, #0]
 8005898:	691a      	ldr	r2, [r3, #16]
 800589a:	68fb      	ldr	r3, [r7, #12]
 800589c:	681b      	ldr	r3, [r3, #0]
 800589e:	400a      	ands	r2, r1
 80058a0:	611a      	str	r2, [r3, #16]

    hsai->State = HAL_SAI_STATE_READY;
 80058a2:	68fb      	ldr	r3, [r7, #12]
 80058a4:	2201      	movs	r2, #1
 80058a6:	f883 2081 	strb.w	r2, [r3, #129]	; 0x81
  }
#if (USE_HAL_SAI_REGISTER_CALLBACKS == 1)
  hsai->RxCpltCallback(hsai);
#else
  HAL_SAI_RxCpltCallback(hsai);
 80058aa:	68f8      	ldr	r0, [r7, #12]
 80058ac:	f7fc fb10 	bl	8001ed0 <HAL_SAI_RxCpltCallback>
#endif /* USE_HAL_SAI_REGISTER_CALLBACKS */
}
 80058b0:	bf00      	nop
 80058b2:	3710      	adds	r7, #16
 80058b4:	46bd      	mov	sp, r7
 80058b6:	bd80      	pop	{r7, pc}

080058b8 <SAI_DMARxHalfCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SAI_DMARxHalfCplt(DMA_HandleTypeDef *hdma)
{
 80058b8:	b580      	push	{r7, lr}
 80058ba:	b084      	sub	sp, #16
 80058bc:	af00      	add	r7, sp, #0
 80058be:	6078      	str	r0, [r7, #4]
  SAI_HandleTypeDef *hsai = (SAI_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80058c0:	687b      	ldr	r3, [r7, #4]
 80058c2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80058c4:	60fb      	str	r3, [r7, #12]

#if (USE_HAL_SAI_REGISTER_CALLBACKS == 1)
  hsai->RxHalfCpltCallback(hsai);
#else
  HAL_SAI_RxHalfCpltCallback(hsai);
 80058c6:	68f8      	ldr	r0, [r7, #12]
 80058c8:	f7fc faf4 	bl	8001eb4 <HAL_SAI_RxHalfCpltCallback>
#endif /* USE_HAL_SAI_REGISTER_CALLBACKS */
}
 80058cc:	bf00      	nop
 80058ce:	3710      	adds	r7, #16
 80058d0:	46bd      	mov	sp, r7
 80058d2:	bd80      	pop	{r7, pc}

080058d4 <SAI_DMAError>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SAI_DMAError(DMA_HandleTypeDef *hdma)
{
 80058d4:	b580      	push	{r7, lr}
 80058d6:	b084      	sub	sp, #16
 80058d8:	af00      	add	r7, sp, #0
 80058da:	6078      	str	r0, [r7, #4]
  SAI_HandleTypeDef *hsai = (SAI_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80058dc:	687b      	ldr	r3, [r7, #4]
 80058de:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80058e0:	60fb      	str	r3, [r7, #12]

  /* Set SAI error code */
  hsai->ErrorCode |= HAL_SAI_ERROR_DMA;
 80058e2:	68fb      	ldr	r3, [r7, #12]
 80058e4:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80058e8:	f043 0280 	orr.w	r2, r3, #128	; 0x80
 80058ec:	68fb      	ldr	r3, [r7, #12]
 80058ee:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  if ((hsai->hdmatx->ErrorCode == HAL_DMA_ERROR_TE) || (hsai->hdmarx->ErrorCode == HAL_DMA_ERROR_TE))
 80058f2:	68fb      	ldr	r3, [r7, #12]
 80058f4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80058f6:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80058f8:	2b01      	cmp	r3, #1
 80058fa:	d004      	beq.n	8005906 <SAI_DMAError+0x32>
 80058fc:	68fb      	ldr	r3, [r7, #12]
 80058fe:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8005900:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005902:	2b01      	cmp	r3, #1
 8005904:	d112      	bne.n	800592c <SAI_DMAError+0x58>
  {
    /* Disable the SAI DMA request */
    hsai->Instance->CR1 &= ~SAI_xCR1_DMAEN;
 8005906:	68fb      	ldr	r3, [r7, #12]
 8005908:	681b      	ldr	r3, [r3, #0]
 800590a:	681a      	ldr	r2, [r3, #0]
 800590c:	68fb      	ldr	r3, [r7, #12]
 800590e:	681b      	ldr	r3, [r3, #0]
 8005910:	f422 3200 	bic.w	r2, r2, #131072	; 0x20000
 8005914:	601a      	str	r2, [r3, #0]

    /* Disable SAI peripheral */
    SAI_Disable(hsai);
 8005916:	68f8      	ldr	r0, [r7, #12]
 8005918:	f7ff ff66 	bl	80057e8 <SAI_Disable>

    /* Set the SAI state ready to be able to start again the process */
    hsai->State = HAL_SAI_STATE_READY;
 800591c:	68fb      	ldr	r3, [r7, #12]
 800591e:	2201      	movs	r2, #1
 8005920:	f883 2081 	strb.w	r2, [r3, #129]	; 0x81

    /* Initialize XferCount */
    hsai->XferCount = 0U;
 8005924:	68fb      	ldr	r3, [r7, #12]
 8005926:	2200      	movs	r2, #0
 8005928:	f8a3 206e 	strh.w	r2, [r3, #110]	; 0x6e
  }
  /* SAI error Callback */
#if (USE_HAL_SAI_REGISTER_CALLBACKS == 1)
  hsai->ErrorCallback(hsai);
#else
  HAL_SAI_ErrorCallback(hsai);
 800592c:	68f8      	ldr	r0, [r7, #12]
 800592e:	f7ff fded 	bl	800550c <HAL_SAI_ErrorCallback>
#endif /* USE_HAL_SAI_REGISTER_CALLBACKS */
}
 8005932:	bf00      	nop
 8005934:	3710      	adds	r7, #16
 8005936:	46bd      	mov	sp, r7
 8005938:	bd80      	pop	{r7, pc}
	...

0800593c <SAI_BlockSynchroConfig>:
  * @param  hsai pointer to a SAI_HandleTypeDef structure that contains
  *               the configuration information for SAI module.
  * @retval SAI Clock Input
  */
void SAI_BlockSynchroConfig(SAI_HandleTypeDef *hsai)
{
 800593c:	b480      	push	{r7}
 800593e:	b085      	sub	sp, #20
 8005940:	af00      	add	r7, sp, #0
 8005942:	6078      	str	r0, [r7, #4]
  uint32_t tmpregisterGCR;

#if defined(STM32F446xx)
  /* This setting must be done with both audio block (A & B) disabled         */
  switch (hsai->Init.SynchroExt)
 8005944:	687b      	ldr	r3, [r7, #4]
 8005946:	68db      	ldr	r3, [r3, #12]
 8005948:	2b02      	cmp	r3, #2
 800594a:	d00c      	beq.n	8005966 <SAI_BlockSynchroConfig+0x2a>
 800594c:	2b02      	cmp	r3, #2
 800594e:	d80d      	bhi.n	800596c <SAI_BlockSynchroConfig+0x30>
 8005950:	2b00      	cmp	r3, #0
 8005952:	d002      	beq.n	800595a <SAI_BlockSynchroConfig+0x1e>
 8005954:	2b01      	cmp	r3, #1
 8005956:	d003      	beq.n	8005960 <SAI_BlockSynchroConfig+0x24>
 8005958:	e008      	b.n	800596c <SAI_BlockSynchroConfig+0x30>
  {
    case SAI_SYNCEXT_DISABLE :
      tmpregisterGCR = 0U;
 800595a:	2300      	movs	r3, #0
 800595c:	60fb      	str	r3, [r7, #12]
      break;
 800595e:	e008      	b.n	8005972 <SAI_BlockSynchroConfig+0x36>
    case SAI_SYNCEXT_OUTBLOCKA_ENABLE :
      tmpregisterGCR = SAI_GCR_SYNCOUT_0;
 8005960:	2310      	movs	r3, #16
 8005962:	60fb      	str	r3, [r7, #12]
      break;
 8005964:	e005      	b.n	8005972 <SAI_BlockSynchroConfig+0x36>
    case SAI_SYNCEXT_OUTBLOCKB_ENABLE :
      tmpregisterGCR = SAI_GCR_SYNCOUT_1;
 8005966:	2320      	movs	r3, #32
 8005968:	60fb      	str	r3, [r7, #12]
      break;
 800596a:	e002      	b.n	8005972 <SAI_BlockSynchroConfig+0x36>
    default:
      tmpregisterGCR = 0U;
 800596c:	2300      	movs	r3, #0
 800596e:	60fb      	str	r3, [r7, #12]
      break;
 8005970:	bf00      	nop
  }

  if ((hsai->Init.Synchro) == SAI_SYNCHRONOUS_EXT_SAI2)
 8005972:	687b      	ldr	r3, [r7, #4]
 8005974:	689b      	ldr	r3, [r3, #8]
 8005976:	2b03      	cmp	r3, #3
 8005978:	d103      	bne.n	8005982 <SAI_BlockSynchroConfig+0x46>
  {
    tmpregisterGCR |= SAI_GCR_SYNCIN_0;
 800597a:	68fb      	ldr	r3, [r7, #12]
 800597c:	f043 0301 	orr.w	r3, r3, #1
 8005980:	60fb      	str	r3, [r7, #12]
  }

  if ((hsai->Instance == SAI1_Block_A) || (hsai->Instance == SAI1_Block_B))
 8005982:	687b      	ldr	r3, [r7, #4]
 8005984:	681b      	ldr	r3, [r3, #0]
 8005986:	4a0b      	ldr	r2, [pc, #44]	; (80059b4 <SAI_BlockSynchroConfig+0x78>)
 8005988:	4293      	cmp	r3, r2
 800598a:	d004      	beq.n	8005996 <SAI_BlockSynchroConfig+0x5a>
 800598c:	687b      	ldr	r3, [r7, #4]
 800598e:	681b      	ldr	r3, [r3, #0]
 8005990:	4a09      	ldr	r2, [pc, #36]	; (80059b8 <SAI_BlockSynchroConfig+0x7c>)
 8005992:	4293      	cmp	r3, r2
 8005994:	d103      	bne.n	800599e <SAI_BlockSynchroConfig+0x62>
  {
    SAI1->GCR = tmpregisterGCR;
 8005996:	4a09      	ldr	r2, [pc, #36]	; (80059bc <SAI_BlockSynchroConfig+0x80>)
 8005998:	68fb      	ldr	r3, [r7, #12]
 800599a:	6013      	str	r3, [r2, #0]
 800599c:	e003      	b.n	80059a6 <SAI_BlockSynchroConfig+0x6a>
  }
  else
  {
    SAI2->GCR = tmpregisterGCR;
 800599e:	4a08      	ldr	r2, [pc, #32]	; (80059c0 <SAI_BlockSynchroConfig+0x84>)
 80059a0:	68fb      	ldr	r3, [r7, #12]
 80059a2:	6013      	str	r3, [r2, #0]
      tmpregisterGCR = 0U;
      break;
  }
  SAI1->GCR = tmpregisterGCR;
#endif /* STM32F427xx || STM32F437xx || STM32F429xx || STM32F439xx || STM32F469xx || STM32F479xx || STM32F413xx || STM32F423xx */
}
 80059a4:	bf00      	nop
 80059a6:	bf00      	nop
 80059a8:	3714      	adds	r7, #20
 80059aa:	46bd      	mov	sp, r7
 80059ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80059b0:	4770      	bx	lr
 80059b2:	bf00      	nop
 80059b4:	40015804 	.word	0x40015804
 80059b8:	40015824 	.word	0x40015824
 80059bc:	40015800 	.word	0x40015800
 80059c0:	40015c00 	.word	0x40015c00

080059c4 <SAI_GetInputClock>:
* @param  hsai pointer to a SAI_HandleTypeDef structure that contains
*               the configuration information for SAI module.
* @retval SAI Clock Input
*/
uint32_t SAI_GetInputClock(SAI_HandleTypeDef *hsai)
{
 80059c4:	b580      	push	{r7, lr}
 80059c6:	b084      	sub	sp, #16
 80059c8:	af00      	add	r7, sp, #0
 80059ca:	6078      	str	r0, [r7, #4]
  /* This variable used to store the SAI_CK_x (value in Hz) */
  uint32_t saiclocksource = 0U;
 80059cc:	2300      	movs	r3, #0
 80059ce:	60fb      	str	r3, [r7, #12]

#if defined(STM32F446xx)
  if ((hsai->Instance == SAI1_Block_A) || (hsai->Instance == SAI1_Block_B))
 80059d0:	687b      	ldr	r3, [r7, #4]
 80059d2:	681b      	ldr	r3, [r3, #0]
 80059d4:	4a0a      	ldr	r2, [pc, #40]	; (8005a00 <SAI_GetInputClock+0x3c>)
 80059d6:	4293      	cmp	r3, r2
 80059d8:	d004      	beq.n	80059e4 <SAI_GetInputClock+0x20>
 80059da:	687b      	ldr	r3, [r7, #4]
 80059dc:	681b      	ldr	r3, [r3, #0]
 80059de:	4a09      	ldr	r2, [pc, #36]	; (8005a04 <SAI_GetInputClock+0x40>)
 80059e0:	4293      	cmp	r3, r2
 80059e2:	d104      	bne.n	80059ee <SAI_GetInputClock+0x2a>
  {
    saiclocksource = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_SAI1);
 80059e4:	2004      	movs	r0, #4
 80059e6:	f7fe fd17 	bl	8004418 <HAL_RCCEx_GetPeriphCLKFreq>
 80059ea:	60f8      	str	r0, [r7, #12]
 80059ec:	e003      	b.n	80059f6 <SAI_GetInputClock+0x32>
  }
  else /* SAI2_Block_A || SAI2_Block_B*/
  {
    saiclocksource = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_SAI2);
 80059ee:	2008      	movs	r0, #8
 80059f0:	f7fe fd12 	bl	8004418 <HAL_RCCEx_GetPeriphCLKFreq>
 80059f4:	60f8      	str	r0, [r7, #12]
    saiclocksource = EXTERNAL_CLOCK_VALUE;
  }
#endif /* STM32F413xx || STM32F423xx */
#endif /* STM32F427xx || STM32F437xx || STM32F429xx || STM32F439xx || STM32F469xx || STM32F479xx || STM32F413xx || STM32F423xx */
  /* the return result is the value of SAI clock */
  return saiclocksource;
 80059f6:	68fb      	ldr	r3, [r7, #12]
}
 80059f8:	4618      	mov	r0, r3
 80059fa:	3710      	adds	r7, #16
 80059fc:	46bd      	mov	sp, r7
 80059fe:	bd80      	pop	{r7, pc}
 8005a00:	40015804 	.word	0x40015804
 8005a04:	40015824 	.word	0x40015824

08005a08 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8005a08:	b580      	push	{r7, lr}
 8005a0a:	b082      	sub	sp, #8
 8005a0c:	af00      	add	r7, sp, #0
 8005a0e:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8005a10:	687b      	ldr	r3, [r7, #4]
 8005a12:	2b00      	cmp	r3, #0
 8005a14:	d101      	bne.n	8005a1a <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8005a16:	2301      	movs	r3, #1
 8005a18:	e07b      	b.n	8005b12 <HAL_SPI_Init+0x10a>
  assert_param(IS_SPI_DATASIZE(hspi->Init.DataSize));
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8005a1a:	687b      	ldr	r3, [r7, #4]
 8005a1c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005a1e:	2b00      	cmp	r3, #0
 8005a20:	d108      	bne.n	8005a34 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8005a22:	687b      	ldr	r3, [r7, #4]
 8005a24:	685b      	ldr	r3, [r3, #4]
 8005a26:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8005a2a:	d009      	beq.n	8005a40 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8005a2c:	687b      	ldr	r3, [r7, #4]
 8005a2e:	2200      	movs	r2, #0
 8005a30:	61da      	str	r2, [r3, #28]
 8005a32:	e005      	b.n	8005a40 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8005a34:	687b      	ldr	r3, [r7, #4]
 8005a36:	2200      	movs	r2, #0
 8005a38:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8005a3a:	687b      	ldr	r3, [r7, #4]
 8005a3c:	2200      	movs	r2, #0
 8005a3e:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8005a40:	687b      	ldr	r3, [r7, #4]
 8005a42:	2200      	movs	r2, #0
 8005a44:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8005a46:	687b      	ldr	r3, [r7, #4]
 8005a48:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8005a4c:	b2db      	uxtb	r3, r3
 8005a4e:	2b00      	cmp	r3, #0
 8005a50:	d106      	bne.n	8005a60 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8005a52:	687b      	ldr	r3, [r7, #4]
 8005a54:	2200      	movs	r2, #0
 8005a56:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8005a5a:	6878      	ldr	r0, [r7, #4]
 8005a5c:	f7fc fdb4 	bl	80025c8 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8005a60:	687b      	ldr	r3, [r7, #4]
 8005a62:	2202      	movs	r2, #2
 8005a64:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8005a68:	687b      	ldr	r3, [r7, #4]
 8005a6a:	681b      	ldr	r3, [r3, #0]
 8005a6c:	681a      	ldr	r2, [r3, #0]
 8005a6e:	687b      	ldr	r3, [r7, #4]
 8005a70:	681b      	ldr	r3, [r3, #0]
 8005a72:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8005a76:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8005a78:	687b      	ldr	r3, [r7, #4]
 8005a7a:	685b      	ldr	r3, [r3, #4]
 8005a7c:	f403 7282 	and.w	r2, r3, #260	; 0x104
 8005a80:	687b      	ldr	r3, [r7, #4]
 8005a82:	689b      	ldr	r3, [r3, #8]
 8005a84:	f403 4304 	and.w	r3, r3, #33792	; 0x8400
 8005a88:	431a      	orrs	r2, r3
 8005a8a:	687b      	ldr	r3, [r7, #4]
 8005a8c:	68db      	ldr	r3, [r3, #12]
 8005a8e:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8005a92:	431a      	orrs	r2, r3
 8005a94:	687b      	ldr	r3, [r7, #4]
 8005a96:	691b      	ldr	r3, [r3, #16]
 8005a98:	f003 0302 	and.w	r3, r3, #2
 8005a9c:	431a      	orrs	r2, r3
 8005a9e:	687b      	ldr	r3, [r7, #4]
 8005aa0:	695b      	ldr	r3, [r3, #20]
 8005aa2:	f003 0301 	and.w	r3, r3, #1
 8005aa6:	431a      	orrs	r2, r3
 8005aa8:	687b      	ldr	r3, [r7, #4]
 8005aaa:	699b      	ldr	r3, [r3, #24]
 8005aac:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8005ab0:	431a      	orrs	r2, r3
 8005ab2:	687b      	ldr	r3, [r7, #4]
 8005ab4:	69db      	ldr	r3, [r3, #28]
 8005ab6:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8005aba:	431a      	orrs	r2, r3
 8005abc:	687b      	ldr	r3, [r7, #4]
 8005abe:	6a1b      	ldr	r3, [r3, #32]
 8005ac0:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005ac4:	ea42 0103 	orr.w	r1, r2, r3
 8005ac8:	687b      	ldr	r3, [r7, #4]
 8005aca:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005acc:	f403 5200 	and.w	r2, r3, #8192	; 0x2000
 8005ad0:	687b      	ldr	r3, [r7, #4]
 8005ad2:	681b      	ldr	r3, [r3, #0]
 8005ad4:	430a      	orrs	r2, r1
 8005ad6:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | (hspi->Init.TIMode & SPI_CR2_FRF)));
 8005ad8:	687b      	ldr	r3, [r7, #4]
 8005ada:	699b      	ldr	r3, [r3, #24]
 8005adc:	0c1b      	lsrs	r3, r3, #16
 8005ade:	f003 0104 	and.w	r1, r3, #4
 8005ae2:	687b      	ldr	r3, [r7, #4]
 8005ae4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005ae6:	f003 0210 	and.w	r2, r3, #16
 8005aea:	687b      	ldr	r3, [r7, #4]
 8005aec:	681b      	ldr	r3, [r3, #0]
 8005aee:	430a      	orrs	r2, r1
 8005af0:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8005af2:	687b      	ldr	r3, [r7, #4]
 8005af4:	681b      	ldr	r3, [r3, #0]
 8005af6:	69da      	ldr	r2, [r3, #28]
 8005af8:	687b      	ldr	r3, [r7, #4]
 8005afa:	681b      	ldr	r3, [r3, #0]
 8005afc:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8005b00:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8005b02:	687b      	ldr	r3, [r7, #4]
 8005b04:	2200      	movs	r2, #0
 8005b06:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 8005b08:	687b      	ldr	r3, [r7, #4]
 8005b0a:	2201      	movs	r2, #1
 8005b0c:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  return HAL_OK;
 8005b10:	2300      	movs	r3, #0
}
 8005b12:	4618      	mov	r0, r3
 8005b14:	3708      	adds	r7, #8
 8005b16:	46bd      	mov	sp, r7
 8005b18:	bd80      	pop	{r7, pc}

08005b1a <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8005b1a:	b580      	push	{r7, lr}
 8005b1c:	b088      	sub	sp, #32
 8005b1e:	af00      	add	r7, sp, #0
 8005b20:	60f8      	str	r0, [r7, #12]
 8005b22:	60b9      	str	r1, [r7, #8]
 8005b24:	603b      	str	r3, [r7, #0]
 8005b26:	4613      	mov	r3, r2
 8005b28:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 8005b2a:	2300      	movs	r3, #0
 8005b2c:	77fb      	strb	r3, [r7, #31]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 8005b2e:	68fb      	ldr	r3, [r7, #12]
 8005b30:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8005b34:	2b01      	cmp	r3, #1
 8005b36:	d101      	bne.n	8005b3c <HAL_SPI_Transmit+0x22>
 8005b38:	2302      	movs	r3, #2
 8005b3a:	e126      	b.n	8005d8a <HAL_SPI_Transmit+0x270>
 8005b3c:	68fb      	ldr	r3, [r7, #12]
 8005b3e:	2201      	movs	r2, #1
 8005b40:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8005b44:	f7fd f8c8 	bl	8002cd8 <HAL_GetTick>
 8005b48:	61b8      	str	r0, [r7, #24]
  initial_TxXferCount = Size;
 8005b4a:	88fb      	ldrh	r3, [r7, #6]
 8005b4c:	82fb      	strh	r3, [r7, #22]

  if (hspi->State != HAL_SPI_STATE_READY)
 8005b4e:	68fb      	ldr	r3, [r7, #12]
 8005b50:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8005b54:	b2db      	uxtb	r3, r3
 8005b56:	2b01      	cmp	r3, #1
 8005b58:	d002      	beq.n	8005b60 <HAL_SPI_Transmit+0x46>
  {
    errorcode = HAL_BUSY;
 8005b5a:	2302      	movs	r3, #2
 8005b5c:	77fb      	strb	r3, [r7, #31]
    goto error;
 8005b5e:	e10b      	b.n	8005d78 <HAL_SPI_Transmit+0x25e>
  }

  if ((pData == NULL) || (Size == 0U))
 8005b60:	68bb      	ldr	r3, [r7, #8]
 8005b62:	2b00      	cmp	r3, #0
 8005b64:	d002      	beq.n	8005b6c <HAL_SPI_Transmit+0x52>
 8005b66:	88fb      	ldrh	r3, [r7, #6]
 8005b68:	2b00      	cmp	r3, #0
 8005b6a:	d102      	bne.n	8005b72 <HAL_SPI_Transmit+0x58>
  {
    errorcode = HAL_ERROR;
 8005b6c:	2301      	movs	r3, #1
 8005b6e:	77fb      	strb	r3, [r7, #31]
    goto error;
 8005b70:	e102      	b.n	8005d78 <HAL_SPI_Transmit+0x25e>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 8005b72:	68fb      	ldr	r3, [r7, #12]
 8005b74:	2203      	movs	r2, #3
 8005b76:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8005b7a:	68fb      	ldr	r3, [r7, #12]
 8005b7c:	2200      	movs	r2, #0
 8005b7e:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 8005b80:	68fb      	ldr	r3, [r7, #12]
 8005b82:	68ba      	ldr	r2, [r7, #8]
 8005b84:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferSize  = Size;
 8005b86:	68fb      	ldr	r3, [r7, #12]
 8005b88:	88fa      	ldrh	r2, [r7, #6]
 8005b8a:	869a      	strh	r2, [r3, #52]	; 0x34
  hspi->TxXferCount = Size;
 8005b8c:	68fb      	ldr	r3, [r7, #12]
 8005b8e:	88fa      	ldrh	r2, [r7, #6]
 8005b90:	86da      	strh	r2, [r3, #54]	; 0x36

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 8005b92:	68fb      	ldr	r3, [r7, #12]
 8005b94:	2200      	movs	r2, #0
 8005b96:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferSize  = 0U;
 8005b98:	68fb      	ldr	r3, [r7, #12]
 8005b9a:	2200      	movs	r2, #0
 8005b9c:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->RxXferCount = 0U;
 8005b9e:	68fb      	ldr	r3, [r7, #12]
 8005ba0:	2200      	movs	r2, #0
 8005ba2:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->TxISR       = NULL;
 8005ba4:	68fb      	ldr	r3, [r7, #12]
 8005ba6:	2200      	movs	r2, #0
 8005ba8:	645a      	str	r2, [r3, #68]	; 0x44
  hspi->RxISR       = NULL;
 8005baa:	68fb      	ldr	r3, [r7, #12]
 8005bac:	2200      	movs	r2, #0
 8005bae:	641a      	str	r2, [r3, #64]	; 0x40

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8005bb0:	68fb      	ldr	r3, [r7, #12]
 8005bb2:	689b      	ldr	r3, [r3, #8]
 8005bb4:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8005bb8:	d10f      	bne.n	8005bda <HAL_SPI_Transmit+0xc0>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8005bba:	68fb      	ldr	r3, [r7, #12]
 8005bbc:	681b      	ldr	r3, [r3, #0]
 8005bbe:	681a      	ldr	r2, [r3, #0]
 8005bc0:	68fb      	ldr	r3, [r7, #12]
 8005bc2:	681b      	ldr	r3, [r3, #0]
 8005bc4:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8005bc8:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 8005bca:	68fb      	ldr	r3, [r7, #12]
 8005bcc:	681b      	ldr	r3, [r3, #0]
 8005bce:	681a      	ldr	r2, [r3, #0]
 8005bd0:	68fb      	ldr	r3, [r7, #12]
 8005bd2:	681b      	ldr	r3, [r3, #0]
 8005bd4:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8005bd8:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8005bda:	68fb      	ldr	r3, [r7, #12]
 8005bdc:	681b      	ldr	r3, [r3, #0]
 8005bde:	681b      	ldr	r3, [r3, #0]
 8005be0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005be4:	2b40      	cmp	r3, #64	; 0x40
 8005be6:	d007      	beq.n	8005bf8 <HAL_SPI_Transmit+0xde>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8005be8:	68fb      	ldr	r3, [r7, #12]
 8005bea:	681b      	ldr	r3, [r3, #0]
 8005bec:	681a      	ldr	r2, [r3, #0]
 8005bee:	68fb      	ldr	r3, [r7, #12]
 8005bf0:	681b      	ldr	r3, [r3, #0]
 8005bf2:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8005bf6:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8005bf8:	68fb      	ldr	r3, [r7, #12]
 8005bfa:	68db      	ldr	r3, [r3, #12]
 8005bfc:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8005c00:	d14b      	bne.n	8005c9a <HAL_SPI_Transmit+0x180>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8005c02:	68fb      	ldr	r3, [r7, #12]
 8005c04:	685b      	ldr	r3, [r3, #4]
 8005c06:	2b00      	cmp	r3, #0
 8005c08:	d002      	beq.n	8005c10 <HAL_SPI_Transmit+0xf6>
 8005c0a:	8afb      	ldrh	r3, [r7, #22]
 8005c0c:	2b01      	cmp	r3, #1
 8005c0e:	d13e      	bne.n	8005c8e <HAL_SPI_Transmit+0x174>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8005c10:	68fb      	ldr	r3, [r7, #12]
 8005c12:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005c14:	881a      	ldrh	r2, [r3, #0]
 8005c16:	68fb      	ldr	r3, [r7, #12]
 8005c18:	681b      	ldr	r3, [r3, #0]
 8005c1a:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8005c1c:	68fb      	ldr	r3, [r7, #12]
 8005c1e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005c20:	1c9a      	adds	r2, r3, #2
 8005c22:	68fb      	ldr	r3, [r7, #12]
 8005c24:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 8005c26:	68fb      	ldr	r3, [r7, #12]
 8005c28:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8005c2a:	b29b      	uxth	r3, r3
 8005c2c:	3b01      	subs	r3, #1
 8005c2e:	b29a      	uxth	r2, r3
 8005c30:	68fb      	ldr	r3, [r7, #12]
 8005c32:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 8005c34:	e02b      	b.n	8005c8e <HAL_SPI_Transmit+0x174>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8005c36:	68fb      	ldr	r3, [r7, #12]
 8005c38:	681b      	ldr	r3, [r3, #0]
 8005c3a:	689b      	ldr	r3, [r3, #8]
 8005c3c:	f003 0302 	and.w	r3, r3, #2
 8005c40:	2b02      	cmp	r3, #2
 8005c42:	d112      	bne.n	8005c6a <HAL_SPI_Transmit+0x150>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8005c44:	68fb      	ldr	r3, [r7, #12]
 8005c46:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005c48:	881a      	ldrh	r2, [r3, #0]
 8005c4a:	68fb      	ldr	r3, [r7, #12]
 8005c4c:	681b      	ldr	r3, [r3, #0]
 8005c4e:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8005c50:	68fb      	ldr	r3, [r7, #12]
 8005c52:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005c54:	1c9a      	adds	r2, r3, #2
 8005c56:	68fb      	ldr	r3, [r7, #12]
 8005c58:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 8005c5a:	68fb      	ldr	r3, [r7, #12]
 8005c5c:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8005c5e:	b29b      	uxth	r3, r3
 8005c60:	3b01      	subs	r3, #1
 8005c62:	b29a      	uxth	r2, r3
 8005c64:	68fb      	ldr	r3, [r7, #12]
 8005c66:	86da      	strh	r2, [r3, #54]	; 0x36
 8005c68:	e011      	b.n	8005c8e <HAL_SPI_Transmit+0x174>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8005c6a:	f7fd f835 	bl	8002cd8 <HAL_GetTick>
 8005c6e:	4602      	mov	r2, r0
 8005c70:	69bb      	ldr	r3, [r7, #24]
 8005c72:	1ad3      	subs	r3, r2, r3
 8005c74:	683a      	ldr	r2, [r7, #0]
 8005c76:	429a      	cmp	r2, r3
 8005c78:	d803      	bhi.n	8005c82 <HAL_SPI_Transmit+0x168>
 8005c7a:	683b      	ldr	r3, [r7, #0]
 8005c7c:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8005c80:	d102      	bne.n	8005c88 <HAL_SPI_Transmit+0x16e>
 8005c82:	683b      	ldr	r3, [r7, #0]
 8005c84:	2b00      	cmp	r3, #0
 8005c86:	d102      	bne.n	8005c8e <HAL_SPI_Transmit+0x174>
        {
          errorcode = HAL_TIMEOUT;
 8005c88:	2303      	movs	r3, #3
 8005c8a:	77fb      	strb	r3, [r7, #31]
          goto error;
 8005c8c:	e074      	b.n	8005d78 <HAL_SPI_Transmit+0x25e>
    while (hspi->TxXferCount > 0U)
 8005c8e:	68fb      	ldr	r3, [r7, #12]
 8005c90:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8005c92:	b29b      	uxth	r3, r3
 8005c94:	2b00      	cmp	r3, #0
 8005c96:	d1ce      	bne.n	8005c36 <HAL_SPI_Transmit+0x11c>
 8005c98:	e04c      	b.n	8005d34 <HAL_SPI_Transmit+0x21a>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8005c9a:	68fb      	ldr	r3, [r7, #12]
 8005c9c:	685b      	ldr	r3, [r3, #4]
 8005c9e:	2b00      	cmp	r3, #0
 8005ca0:	d002      	beq.n	8005ca8 <HAL_SPI_Transmit+0x18e>
 8005ca2:	8afb      	ldrh	r3, [r7, #22]
 8005ca4:	2b01      	cmp	r3, #1
 8005ca6:	d140      	bne.n	8005d2a <HAL_SPI_Transmit+0x210>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8005ca8:	68fb      	ldr	r3, [r7, #12]
 8005caa:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8005cac:	68fb      	ldr	r3, [r7, #12]
 8005cae:	681b      	ldr	r3, [r3, #0]
 8005cb0:	330c      	adds	r3, #12
 8005cb2:	7812      	ldrb	r2, [r2, #0]
 8005cb4:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8005cb6:	68fb      	ldr	r3, [r7, #12]
 8005cb8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005cba:	1c5a      	adds	r2, r3, #1
 8005cbc:	68fb      	ldr	r3, [r7, #12]
 8005cbe:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 8005cc0:	68fb      	ldr	r3, [r7, #12]
 8005cc2:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8005cc4:	b29b      	uxth	r3, r3
 8005cc6:	3b01      	subs	r3, #1
 8005cc8:	b29a      	uxth	r2, r3
 8005cca:	68fb      	ldr	r3, [r7, #12]
 8005ccc:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while (hspi->TxXferCount > 0U)
 8005cce:	e02c      	b.n	8005d2a <HAL_SPI_Transmit+0x210>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8005cd0:	68fb      	ldr	r3, [r7, #12]
 8005cd2:	681b      	ldr	r3, [r3, #0]
 8005cd4:	689b      	ldr	r3, [r3, #8]
 8005cd6:	f003 0302 	and.w	r3, r3, #2
 8005cda:	2b02      	cmp	r3, #2
 8005cdc:	d113      	bne.n	8005d06 <HAL_SPI_Transmit+0x1ec>
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8005cde:	68fb      	ldr	r3, [r7, #12]
 8005ce0:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8005ce2:	68fb      	ldr	r3, [r7, #12]
 8005ce4:	681b      	ldr	r3, [r3, #0]
 8005ce6:	330c      	adds	r3, #12
 8005ce8:	7812      	ldrb	r2, [r2, #0]
 8005cea:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr += sizeof(uint8_t);
 8005cec:	68fb      	ldr	r3, [r7, #12]
 8005cee:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005cf0:	1c5a      	adds	r2, r3, #1
 8005cf2:	68fb      	ldr	r3, [r7, #12]
 8005cf4:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 8005cf6:	68fb      	ldr	r3, [r7, #12]
 8005cf8:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8005cfa:	b29b      	uxth	r3, r3
 8005cfc:	3b01      	subs	r3, #1
 8005cfe:	b29a      	uxth	r2, r3
 8005d00:	68fb      	ldr	r3, [r7, #12]
 8005d02:	86da      	strh	r2, [r3, #54]	; 0x36
 8005d04:	e011      	b.n	8005d2a <HAL_SPI_Transmit+0x210>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8005d06:	f7fc ffe7 	bl	8002cd8 <HAL_GetTick>
 8005d0a:	4602      	mov	r2, r0
 8005d0c:	69bb      	ldr	r3, [r7, #24]
 8005d0e:	1ad3      	subs	r3, r2, r3
 8005d10:	683a      	ldr	r2, [r7, #0]
 8005d12:	429a      	cmp	r2, r3
 8005d14:	d803      	bhi.n	8005d1e <HAL_SPI_Transmit+0x204>
 8005d16:	683b      	ldr	r3, [r7, #0]
 8005d18:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8005d1c:	d102      	bne.n	8005d24 <HAL_SPI_Transmit+0x20a>
 8005d1e:	683b      	ldr	r3, [r7, #0]
 8005d20:	2b00      	cmp	r3, #0
 8005d22:	d102      	bne.n	8005d2a <HAL_SPI_Transmit+0x210>
        {
          errorcode = HAL_TIMEOUT;
 8005d24:	2303      	movs	r3, #3
 8005d26:	77fb      	strb	r3, [r7, #31]
          goto error;
 8005d28:	e026      	b.n	8005d78 <HAL_SPI_Transmit+0x25e>
    while (hspi->TxXferCount > 0U)
 8005d2a:	68fb      	ldr	r3, [r7, #12]
 8005d2c:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8005d2e:	b29b      	uxth	r3, r3
 8005d30:	2b00      	cmp	r3, #0
 8005d32:	d1cd      	bne.n	8005cd0 <HAL_SPI_Transmit+0x1b6>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8005d34:	69ba      	ldr	r2, [r7, #24]
 8005d36:	6839      	ldr	r1, [r7, #0]
 8005d38:	68f8      	ldr	r0, [r7, #12]
 8005d3a:	f000 fd21 	bl	8006780 <SPI_EndRxTxTransaction>
 8005d3e:	4603      	mov	r3, r0
 8005d40:	2b00      	cmp	r3, #0
 8005d42:	d002      	beq.n	8005d4a <HAL_SPI_Transmit+0x230>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8005d44:	68fb      	ldr	r3, [r7, #12]
 8005d46:	2220      	movs	r2, #32
 8005d48:	655a      	str	r2, [r3, #84]	; 0x54
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8005d4a:	68fb      	ldr	r3, [r7, #12]
 8005d4c:	689b      	ldr	r3, [r3, #8]
 8005d4e:	2b00      	cmp	r3, #0
 8005d50:	d10a      	bne.n	8005d68 <HAL_SPI_Transmit+0x24e>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8005d52:	2300      	movs	r3, #0
 8005d54:	613b      	str	r3, [r7, #16]
 8005d56:	68fb      	ldr	r3, [r7, #12]
 8005d58:	681b      	ldr	r3, [r3, #0]
 8005d5a:	68db      	ldr	r3, [r3, #12]
 8005d5c:	613b      	str	r3, [r7, #16]
 8005d5e:	68fb      	ldr	r3, [r7, #12]
 8005d60:	681b      	ldr	r3, [r3, #0]
 8005d62:	689b      	ldr	r3, [r3, #8]
 8005d64:	613b      	str	r3, [r7, #16]
 8005d66:	693b      	ldr	r3, [r7, #16]
  }

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8005d68:	68fb      	ldr	r3, [r7, #12]
 8005d6a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005d6c:	2b00      	cmp	r3, #0
 8005d6e:	d002      	beq.n	8005d76 <HAL_SPI_Transmit+0x25c>
  {
    errorcode = HAL_ERROR;
 8005d70:	2301      	movs	r3, #1
 8005d72:	77fb      	strb	r3, [r7, #31]
 8005d74:	e000      	b.n	8005d78 <HAL_SPI_Transmit+0x25e>
  }

error:
 8005d76:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 8005d78:	68fb      	ldr	r3, [r7, #12]
 8005d7a:	2201      	movs	r2, #1
 8005d7c:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8005d80:	68fb      	ldr	r3, [r7, #12]
 8005d82:	2200      	movs	r2, #0
 8005d84:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 8005d88:	7ffb      	ldrb	r3, [r7, #31]
}
 8005d8a:	4618      	mov	r0, r3
 8005d8c:	3720      	adds	r7, #32
 8005d8e:	46bd      	mov	sp, r7
 8005d90:	bd80      	pop	{r7, pc}

08005d92 <HAL_SPI_Receive>:
  * @param  Size amount of data to be received
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Receive(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8005d92:	b580      	push	{r7, lr}
 8005d94:	b088      	sub	sp, #32
 8005d96:	af02      	add	r7, sp, #8
 8005d98:	60f8      	str	r0, [r7, #12]
 8005d9a:	60b9      	str	r1, [r7, #8]
 8005d9c:	603b      	str	r3, [r7, #0]
 8005d9e:	4613      	mov	r3, r2
 8005da0:	80fb      	strh	r3, [r7, #6]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 8005da2:	2300      	movs	r3, #0
 8005da4:	75fb      	strb	r3, [r7, #23]

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES))
 8005da6:	68fb      	ldr	r3, [r7, #12]
 8005da8:	685b      	ldr	r3, [r3, #4]
 8005daa:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8005dae:	d112      	bne.n	8005dd6 <HAL_SPI_Receive+0x44>
 8005db0:	68fb      	ldr	r3, [r7, #12]
 8005db2:	689b      	ldr	r3, [r3, #8]
 8005db4:	2b00      	cmp	r3, #0
 8005db6:	d10e      	bne.n	8005dd6 <HAL_SPI_Receive+0x44>
  {
    hspi->State = HAL_SPI_STATE_BUSY_RX;
 8005db8:	68fb      	ldr	r3, [r7, #12]
 8005dba:	2204      	movs	r2, #4
 8005dbc:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
    /* Call transmit-receive function to send Dummy data on Tx line and generate clock on CLK line */
    return HAL_SPI_TransmitReceive(hspi, pData, pData, Size, Timeout);
 8005dc0:	88fa      	ldrh	r2, [r7, #6]
 8005dc2:	683b      	ldr	r3, [r7, #0]
 8005dc4:	9300      	str	r3, [sp, #0]
 8005dc6:	4613      	mov	r3, r2
 8005dc8:	68ba      	ldr	r2, [r7, #8]
 8005dca:	68b9      	ldr	r1, [r7, #8]
 8005dcc:	68f8      	ldr	r0, [r7, #12]
 8005dce:	f000 f8f1 	bl	8005fb4 <HAL_SPI_TransmitReceive>
 8005dd2:	4603      	mov	r3, r0
 8005dd4:	e0ea      	b.n	8005fac <HAL_SPI_Receive+0x21a>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 8005dd6:	68fb      	ldr	r3, [r7, #12]
 8005dd8:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8005ddc:	2b01      	cmp	r3, #1
 8005dde:	d101      	bne.n	8005de4 <HAL_SPI_Receive+0x52>
 8005de0:	2302      	movs	r3, #2
 8005de2:	e0e3      	b.n	8005fac <HAL_SPI_Receive+0x21a>
 8005de4:	68fb      	ldr	r3, [r7, #12]
 8005de6:	2201      	movs	r2, #1
 8005de8:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8005dec:	f7fc ff74 	bl	8002cd8 <HAL_GetTick>
 8005df0:	6138      	str	r0, [r7, #16]

  if (hspi->State != HAL_SPI_STATE_READY)
 8005df2:	68fb      	ldr	r3, [r7, #12]
 8005df4:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8005df8:	b2db      	uxtb	r3, r3
 8005dfa:	2b01      	cmp	r3, #1
 8005dfc:	d002      	beq.n	8005e04 <HAL_SPI_Receive+0x72>
  {
    errorcode = HAL_BUSY;
 8005dfe:	2302      	movs	r3, #2
 8005e00:	75fb      	strb	r3, [r7, #23]
    goto error;
 8005e02:	e0ca      	b.n	8005f9a <HAL_SPI_Receive+0x208>
  }

  if ((pData == NULL) || (Size == 0U))
 8005e04:	68bb      	ldr	r3, [r7, #8]
 8005e06:	2b00      	cmp	r3, #0
 8005e08:	d002      	beq.n	8005e10 <HAL_SPI_Receive+0x7e>
 8005e0a:	88fb      	ldrh	r3, [r7, #6]
 8005e0c:	2b00      	cmp	r3, #0
 8005e0e:	d102      	bne.n	8005e16 <HAL_SPI_Receive+0x84>
  {
    errorcode = HAL_ERROR;
 8005e10:	2301      	movs	r3, #1
 8005e12:	75fb      	strb	r3, [r7, #23]
    goto error;
 8005e14:	e0c1      	b.n	8005f9a <HAL_SPI_Receive+0x208>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_RX;
 8005e16:	68fb      	ldr	r3, [r7, #12]
 8005e18:	2204      	movs	r2, #4
 8005e1a:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8005e1e:	68fb      	ldr	r3, [r7, #12]
 8005e20:	2200      	movs	r2, #0
 8005e22:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pData;
 8005e24:	68fb      	ldr	r3, [r7, #12]
 8005e26:	68ba      	ldr	r2, [r7, #8]
 8005e28:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferSize  = Size;
 8005e2a:	68fb      	ldr	r3, [r7, #12]
 8005e2c:	88fa      	ldrh	r2, [r7, #6]
 8005e2e:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->RxXferCount = Size;
 8005e30:	68fb      	ldr	r3, [r7, #12]
 8005e32:	88fa      	ldrh	r2, [r7, #6]
 8005e34:	87da      	strh	r2, [r3, #62]	; 0x3e

  /*Init field not used in handle to zero */
  hspi->pTxBuffPtr  = (uint8_t *)NULL;
 8005e36:	68fb      	ldr	r3, [r7, #12]
 8005e38:	2200      	movs	r2, #0
 8005e3a:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferSize  = 0U;
 8005e3c:	68fb      	ldr	r3, [r7, #12]
 8005e3e:	2200      	movs	r2, #0
 8005e40:	869a      	strh	r2, [r3, #52]	; 0x34
  hspi->TxXferCount = 0U;
 8005e42:	68fb      	ldr	r3, [r7, #12]
 8005e44:	2200      	movs	r2, #0
 8005e46:	86da      	strh	r2, [r3, #54]	; 0x36
  hspi->RxISR       = NULL;
 8005e48:	68fb      	ldr	r3, [r7, #12]
 8005e4a:	2200      	movs	r2, #0
 8005e4c:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->TxISR       = NULL;
 8005e4e:	68fb      	ldr	r3, [r7, #12]
 8005e50:	2200      	movs	r2, #0
 8005e52:	645a      	str	r2, [r3, #68]	; 0x44
    hspi->RxXferCount--;
  }
#endif /* USE_SPI_CRC */

  /* Configure communication direction: 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8005e54:	68fb      	ldr	r3, [r7, #12]
 8005e56:	689b      	ldr	r3, [r3, #8]
 8005e58:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8005e5c:	d10f      	bne.n	8005e7e <HAL_SPI_Receive+0xec>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8005e5e:	68fb      	ldr	r3, [r7, #12]
 8005e60:	681b      	ldr	r3, [r3, #0]
 8005e62:	681a      	ldr	r2, [r3, #0]
 8005e64:	68fb      	ldr	r3, [r7, #12]
 8005e66:	681b      	ldr	r3, [r3, #0]
 8005e68:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8005e6c:	601a      	str	r2, [r3, #0]
    SPI_1LINE_RX(hspi);
 8005e6e:	68fb      	ldr	r3, [r7, #12]
 8005e70:	681b      	ldr	r3, [r3, #0]
 8005e72:	681a      	ldr	r2, [r3, #0]
 8005e74:	68fb      	ldr	r3, [r7, #12]
 8005e76:	681b      	ldr	r3, [r3, #0]
 8005e78:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 8005e7c:	601a      	str	r2, [r3, #0]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8005e7e:	68fb      	ldr	r3, [r7, #12]
 8005e80:	681b      	ldr	r3, [r3, #0]
 8005e82:	681b      	ldr	r3, [r3, #0]
 8005e84:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005e88:	2b40      	cmp	r3, #64	; 0x40
 8005e8a:	d007      	beq.n	8005e9c <HAL_SPI_Receive+0x10a>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8005e8c:	68fb      	ldr	r3, [r7, #12]
 8005e8e:	681b      	ldr	r3, [r3, #0]
 8005e90:	681a      	ldr	r2, [r3, #0]
 8005e92:	68fb      	ldr	r3, [r7, #12]
 8005e94:	681b      	ldr	r3, [r3, #0]
 8005e96:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8005e9a:	601a      	str	r2, [r3, #0]
  }

  /* Receive data in 8 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_8BIT)
 8005e9c:	68fb      	ldr	r3, [r7, #12]
 8005e9e:	68db      	ldr	r3, [r3, #12]
 8005ea0:	2b00      	cmp	r3, #0
 8005ea2:	d162      	bne.n	8005f6a <HAL_SPI_Receive+0x1d8>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
 8005ea4:	e02e      	b.n	8005f04 <HAL_SPI_Receive+0x172>
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 8005ea6:	68fb      	ldr	r3, [r7, #12]
 8005ea8:	681b      	ldr	r3, [r3, #0]
 8005eaa:	689b      	ldr	r3, [r3, #8]
 8005eac:	f003 0301 	and.w	r3, r3, #1
 8005eb0:	2b01      	cmp	r3, #1
 8005eb2:	d115      	bne.n	8005ee0 <HAL_SPI_Receive+0x14e>
      {
        /* read the received data */
        (* (uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 8005eb4:	68fb      	ldr	r3, [r7, #12]
 8005eb6:	681b      	ldr	r3, [r3, #0]
 8005eb8:	f103 020c 	add.w	r2, r3, #12
 8005ebc:	68fb      	ldr	r3, [r7, #12]
 8005ebe:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005ec0:	7812      	ldrb	r2, [r2, #0]
 8005ec2:	b2d2      	uxtb	r2, r2
 8005ec4:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint8_t);
 8005ec6:	68fb      	ldr	r3, [r7, #12]
 8005ec8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005eca:	1c5a      	adds	r2, r3, #1
 8005ecc:	68fb      	ldr	r3, [r7, #12]
 8005ece:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 8005ed0:	68fb      	ldr	r3, [r7, #12]
 8005ed2:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8005ed4:	b29b      	uxth	r3, r3
 8005ed6:	3b01      	subs	r3, #1
 8005ed8:	b29a      	uxth	r2, r3
 8005eda:	68fb      	ldr	r3, [r7, #12]
 8005edc:	87da      	strh	r2, [r3, #62]	; 0x3e
 8005ede:	e011      	b.n	8005f04 <HAL_SPI_Receive+0x172>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8005ee0:	f7fc fefa 	bl	8002cd8 <HAL_GetTick>
 8005ee4:	4602      	mov	r2, r0
 8005ee6:	693b      	ldr	r3, [r7, #16]
 8005ee8:	1ad3      	subs	r3, r2, r3
 8005eea:	683a      	ldr	r2, [r7, #0]
 8005eec:	429a      	cmp	r2, r3
 8005eee:	d803      	bhi.n	8005ef8 <HAL_SPI_Receive+0x166>
 8005ef0:	683b      	ldr	r3, [r7, #0]
 8005ef2:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8005ef6:	d102      	bne.n	8005efe <HAL_SPI_Receive+0x16c>
 8005ef8:	683b      	ldr	r3, [r7, #0]
 8005efa:	2b00      	cmp	r3, #0
 8005efc:	d102      	bne.n	8005f04 <HAL_SPI_Receive+0x172>
        {
          errorcode = HAL_TIMEOUT;
 8005efe:	2303      	movs	r3, #3
 8005f00:	75fb      	strb	r3, [r7, #23]
          goto error;
 8005f02:	e04a      	b.n	8005f9a <HAL_SPI_Receive+0x208>
    while (hspi->RxXferCount > 0U)
 8005f04:	68fb      	ldr	r3, [r7, #12]
 8005f06:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8005f08:	b29b      	uxth	r3, r3
 8005f0a:	2b00      	cmp	r3, #0
 8005f0c:	d1cb      	bne.n	8005ea6 <HAL_SPI_Receive+0x114>
 8005f0e:	e031      	b.n	8005f74 <HAL_SPI_Receive+0x1e2>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 8005f10:	68fb      	ldr	r3, [r7, #12]
 8005f12:	681b      	ldr	r3, [r3, #0]
 8005f14:	689b      	ldr	r3, [r3, #8]
 8005f16:	f003 0301 	and.w	r3, r3, #1
 8005f1a:	2b01      	cmp	r3, #1
 8005f1c:	d113      	bne.n	8005f46 <HAL_SPI_Receive+0x1b4>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8005f1e:	68fb      	ldr	r3, [r7, #12]
 8005f20:	681b      	ldr	r3, [r3, #0]
 8005f22:	68da      	ldr	r2, [r3, #12]
 8005f24:	68fb      	ldr	r3, [r7, #12]
 8005f26:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005f28:	b292      	uxth	r2, r2
 8005f2a:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8005f2c:	68fb      	ldr	r3, [r7, #12]
 8005f2e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005f30:	1c9a      	adds	r2, r3, #2
 8005f32:	68fb      	ldr	r3, [r7, #12]
 8005f34:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 8005f36:	68fb      	ldr	r3, [r7, #12]
 8005f38:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8005f3a:	b29b      	uxth	r3, r3
 8005f3c:	3b01      	subs	r3, #1
 8005f3e:	b29a      	uxth	r2, r3
 8005f40:	68fb      	ldr	r3, [r7, #12]
 8005f42:	87da      	strh	r2, [r3, #62]	; 0x3e
 8005f44:	e011      	b.n	8005f6a <HAL_SPI_Receive+0x1d8>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8005f46:	f7fc fec7 	bl	8002cd8 <HAL_GetTick>
 8005f4a:	4602      	mov	r2, r0
 8005f4c:	693b      	ldr	r3, [r7, #16]
 8005f4e:	1ad3      	subs	r3, r2, r3
 8005f50:	683a      	ldr	r2, [r7, #0]
 8005f52:	429a      	cmp	r2, r3
 8005f54:	d803      	bhi.n	8005f5e <HAL_SPI_Receive+0x1cc>
 8005f56:	683b      	ldr	r3, [r7, #0]
 8005f58:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8005f5c:	d102      	bne.n	8005f64 <HAL_SPI_Receive+0x1d2>
 8005f5e:	683b      	ldr	r3, [r7, #0]
 8005f60:	2b00      	cmp	r3, #0
 8005f62:	d102      	bne.n	8005f6a <HAL_SPI_Receive+0x1d8>
        {
          errorcode = HAL_TIMEOUT;
 8005f64:	2303      	movs	r3, #3
 8005f66:	75fb      	strb	r3, [r7, #23]
          goto error;
 8005f68:	e017      	b.n	8005f9a <HAL_SPI_Receive+0x208>
    while (hspi->RxXferCount > 0U)
 8005f6a:	68fb      	ldr	r3, [r7, #12]
 8005f6c:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8005f6e:	b29b      	uxth	r3, r3
 8005f70:	2b00      	cmp	r3, #0
 8005f72:	d1cd      	bne.n	8005f10 <HAL_SPI_Receive+0x17e>
    UNUSED(tmpreg);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8005f74:	693a      	ldr	r2, [r7, #16]
 8005f76:	6839      	ldr	r1, [r7, #0]
 8005f78:	68f8      	ldr	r0, [r7, #12]
 8005f7a:	f000 fb9b 	bl	80066b4 <SPI_EndRxTransaction>
 8005f7e:	4603      	mov	r3, r0
 8005f80:	2b00      	cmp	r3, #0
 8005f82:	d002      	beq.n	8005f8a <HAL_SPI_Receive+0x1f8>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8005f84:	68fb      	ldr	r3, [r7, #12]
 8005f86:	2220      	movs	r2, #32
 8005f88:	655a      	str	r2, [r3, #84]	; 0x54
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_CRC);
    __HAL_SPI_CLEAR_CRCERRFLAG(hspi);
  }
#endif /* USE_SPI_CRC */

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8005f8a:	68fb      	ldr	r3, [r7, #12]
 8005f8c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005f8e:	2b00      	cmp	r3, #0
 8005f90:	d002      	beq.n	8005f98 <HAL_SPI_Receive+0x206>
  {
    errorcode = HAL_ERROR;
 8005f92:	2301      	movs	r3, #1
 8005f94:	75fb      	strb	r3, [r7, #23]
 8005f96:	e000      	b.n	8005f9a <HAL_SPI_Receive+0x208>
  }

error :
 8005f98:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 8005f9a:	68fb      	ldr	r3, [r7, #12]
 8005f9c:	2201      	movs	r2, #1
 8005f9e:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  __HAL_UNLOCK(hspi);
 8005fa2:	68fb      	ldr	r3, [r7, #12]
 8005fa4:	2200      	movs	r2, #0
 8005fa6:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 8005faa:	7dfb      	ldrb	r3, [r7, #23]
}
 8005fac:	4618      	mov	r0, r3
 8005fae:	3718      	adds	r7, #24
 8005fb0:	46bd      	mov	sp, r7
 8005fb2:	bd80      	pop	{r7, pc}

08005fb4 <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, uint8_t *pTxData, uint8_t *pRxData, uint16_t Size,
                                          uint32_t Timeout)
{
 8005fb4:	b580      	push	{r7, lr}
 8005fb6:	b08c      	sub	sp, #48	; 0x30
 8005fb8:	af00      	add	r7, sp, #0
 8005fba:	60f8      	str	r0, [r7, #12]
 8005fbc:	60b9      	str	r1, [r7, #8]
 8005fbe:	607a      	str	r2, [r7, #4]
 8005fc0:	807b      	strh	r3, [r7, #2]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 8005fc2:	2301      	movs	r3, #1
 8005fc4:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_StatusTypeDef    errorcode = HAL_OK;
 8005fc6:	2300      	movs	r3, #0
 8005fc8:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 8005fcc:	68fb      	ldr	r3, [r7, #12]
 8005fce:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8005fd2:	2b01      	cmp	r3, #1
 8005fd4:	d101      	bne.n	8005fda <HAL_SPI_TransmitReceive+0x26>
 8005fd6:	2302      	movs	r3, #2
 8005fd8:	e18a      	b.n	80062f0 <HAL_SPI_TransmitReceive+0x33c>
 8005fda:	68fb      	ldr	r3, [r7, #12]
 8005fdc:	2201      	movs	r2, #1
 8005fde:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8005fe2:	f7fc fe79 	bl	8002cd8 <HAL_GetTick>
 8005fe6:	6278      	str	r0, [r7, #36]	; 0x24

  /* Init temporary variables */
  tmp_state           = hspi->State;
 8005fe8:	68fb      	ldr	r3, [r7, #12]
 8005fea:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8005fee:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
  tmp_mode            = hspi->Init.Mode;
 8005ff2:	68fb      	ldr	r3, [r7, #12]
 8005ff4:	685b      	ldr	r3, [r3, #4]
 8005ff6:	61fb      	str	r3, [r7, #28]
  initial_TxXferCount = Size;
 8005ff8:	887b      	ldrh	r3, [r7, #2]
 8005ffa:	837b      	strh	r3, [r7, #26]

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 8005ffc:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8006000:	2b01      	cmp	r3, #1
 8006002:	d00f      	beq.n	8006024 <HAL_SPI_TransmitReceive+0x70>
 8006004:	69fb      	ldr	r3, [r7, #28]
 8006006:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800600a:	d107      	bne.n	800601c <HAL_SPI_TransmitReceive+0x68>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 800600c:	68fb      	ldr	r3, [r7, #12]
 800600e:	689b      	ldr	r3, [r3, #8]
 8006010:	2b00      	cmp	r3, #0
 8006012:	d103      	bne.n	800601c <HAL_SPI_TransmitReceive+0x68>
 8006014:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8006018:	2b04      	cmp	r3, #4
 800601a:	d003      	beq.n	8006024 <HAL_SPI_TransmitReceive+0x70>
  {
    errorcode = HAL_BUSY;
 800601c:	2302      	movs	r3, #2
 800601e:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    goto error;
 8006022:	e15b      	b.n	80062dc <HAL_SPI_TransmitReceive+0x328>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 8006024:	68bb      	ldr	r3, [r7, #8]
 8006026:	2b00      	cmp	r3, #0
 8006028:	d005      	beq.n	8006036 <HAL_SPI_TransmitReceive+0x82>
 800602a:	687b      	ldr	r3, [r7, #4]
 800602c:	2b00      	cmp	r3, #0
 800602e:	d002      	beq.n	8006036 <HAL_SPI_TransmitReceive+0x82>
 8006030:	887b      	ldrh	r3, [r7, #2]
 8006032:	2b00      	cmp	r3, #0
 8006034:	d103      	bne.n	800603e <HAL_SPI_TransmitReceive+0x8a>
  {
    errorcode = HAL_ERROR;
 8006036:	2301      	movs	r3, #1
 8006038:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    goto error;
 800603c:	e14e      	b.n	80062dc <HAL_SPI_TransmitReceive+0x328>
  }

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 800603e:	68fb      	ldr	r3, [r7, #12]
 8006040:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8006044:	b2db      	uxtb	r3, r3
 8006046:	2b04      	cmp	r3, #4
 8006048:	d003      	beq.n	8006052 <HAL_SPI_TransmitReceive+0x9e>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 800604a:	68fb      	ldr	r3, [r7, #12]
 800604c:	2205      	movs	r2, #5
 800604e:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8006052:	68fb      	ldr	r3, [r7, #12]
 8006054:	2200      	movs	r2, #0
 8006056:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 8006058:	68fb      	ldr	r3, [r7, #12]
 800605a:	687a      	ldr	r2, [r7, #4]
 800605c:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferCount = Size;
 800605e:	68fb      	ldr	r3, [r7, #12]
 8006060:	887a      	ldrh	r2, [r7, #2]
 8006062:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->RxXferSize  = Size;
 8006064:	68fb      	ldr	r3, [r7, #12]
 8006066:	887a      	ldrh	r2, [r7, #2]
 8006068:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 800606a:	68fb      	ldr	r3, [r7, #12]
 800606c:	68ba      	ldr	r2, [r7, #8]
 800606e:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferCount = Size;
 8006070:	68fb      	ldr	r3, [r7, #12]
 8006072:	887a      	ldrh	r2, [r7, #2]
 8006074:	86da      	strh	r2, [r3, #54]	; 0x36
  hspi->TxXferSize  = Size;
 8006076:	68fb      	ldr	r3, [r7, #12]
 8006078:	887a      	ldrh	r2, [r7, #2]
 800607a:	869a      	strh	r2, [r3, #52]	; 0x34

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 800607c:	68fb      	ldr	r3, [r7, #12]
 800607e:	2200      	movs	r2, #0
 8006080:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->TxISR       = NULL;
 8006082:	68fb      	ldr	r3, [r7, #12]
 8006084:	2200      	movs	r2, #0
 8006086:	645a      	str	r2, [r3, #68]	; 0x44
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8006088:	68fb      	ldr	r3, [r7, #12]
 800608a:	681b      	ldr	r3, [r3, #0]
 800608c:	681b      	ldr	r3, [r3, #0]
 800608e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006092:	2b40      	cmp	r3, #64	; 0x40
 8006094:	d007      	beq.n	80060a6 <HAL_SPI_TransmitReceive+0xf2>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8006096:	68fb      	ldr	r3, [r7, #12]
 8006098:	681b      	ldr	r3, [r3, #0]
 800609a:	681a      	ldr	r2, [r3, #0]
 800609c:	68fb      	ldr	r3, [r7, #12]
 800609e:	681b      	ldr	r3, [r3, #0]
 80060a0:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80060a4:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 80060a6:	68fb      	ldr	r3, [r7, #12]
 80060a8:	68db      	ldr	r3, [r3, #12]
 80060aa:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80060ae:	d178      	bne.n	80061a2 <HAL_SPI_TransmitReceive+0x1ee>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80060b0:	68fb      	ldr	r3, [r7, #12]
 80060b2:	685b      	ldr	r3, [r3, #4]
 80060b4:	2b00      	cmp	r3, #0
 80060b6:	d002      	beq.n	80060be <HAL_SPI_TransmitReceive+0x10a>
 80060b8:	8b7b      	ldrh	r3, [r7, #26]
 80060ba:	2b01      	cmp	r3, #1
 80060bc:	d166      	bne.n	800618c <HAL_SPI_TransmitReceive+0x1d8>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 80060be:	68fb      	ldr	r3, [r7, #12]
 80060c0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80060c2:	881a      	ldrh	r2, [r3, #0]
 80060c4:	68fb      	ldr	r3, [r7, #12]
 80060c6:	681b      	ldr	r3, [r3, #0]
 80060c8:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 80060ca:	68fb      	ldr	r3, [r7, #12]
 80060cc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80060ce:	1c9a      	adds	r2, r3, #2
 80060d0:	68fb      	ldr	r3, [r7, #12]
 80060d2:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 80060d4:	68fb      	ldr	r3, [r7, #12]
 80060d6:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80060d8:	b29b      	uxth	r3, r3
 80060da:	3b01      	subs	r3, #1
 80060dc:	b29a      	uxth	r2, r3
 80060de:	68fb      	ldr	r3, [r7, #12]
 80060e0:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80060e2:	e053      	b.n	800618c <HAL_SPI_TransmitReceive+0x1d8>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 80060e4:	68fb      	ldr	r3, [r7, #12]
 80060e6:	681b      	ldr	r3, [r3, #0]
 80060e8:	689b      	ldr	r3, [r3, #8]
 80060ea:	f003 0302 	and.w	r3, r3, #2
 80060ee:	2b02      	cmp	r3, #2
 80060f0:	d11b      	bne.n	800612a <HAL_SPI_TransmitReceive+0x176>
 80060f2:	68fb      	ldr	r3, [r7, #12]
 80060f4:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80060f6:	b29b      	uxth	r3, r3
 80060f8:	2b00      	cmp	r3, #0
 80060fa:	d016      	beq.n	800612a <HAL_SPI_TransmitReceive+0x176>
 80060fc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80060fe:	2b01      	cmp	r3, #1
 8006100:	d113      	bne.n	800612a <HAL_SPI_TransmitReceive+0x176>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8006102:	68fb      	ldr	r3, [r7, #12]
 8006104:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006106:	881a      	ldrh	r2, [r3, #0]
 8006108:	68fb      	ldr	r3, [r7, #12]
 800610a:	681b      	ldr	r3, [r3, #0]
 800610c:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 800610e:	68fb      	ldr	r3, [r7, #12]
 8006110:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006112:	1c9a      	adds	r2, r3, #2
 8006114:	68fb      	ldr	r3, [r7, #12]
 8006116:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 8006118:	68fb      	ldr	r3, [r7, #12]
 800611a:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800611c:	b29b      	uxth	r3, r3
 800611e:	3b01      	subs	r3, #1
 8006120:	b29a      	uxth	r2, r3
 8006122:	68fb      	ldr	r3, [r7, #12]
 8006124:	86da      	strh	r2, [r3, #54]	; 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8006126:	2300      	movs	r3, #0
 8006128:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 800612a:	68fb      	ldr	r3, [r7, #12]
 800612c:	681b      	ldr	r3, [r3, #0]
 800612e:	689b      	ldr	r3, [r3, #8]
 8006130:	f003 0301 	and.w	r3, r3, #1
 8006134:	2b01      	cmp	r3, #1
 8006136:	d119      	bne.n	800616c <HAL_SPI_TransmitReceive+0x1b8>
 8006138:	68fb      	ldr	r3, [r7, #12]
 800613a:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800613c:	b29b      	uxth	r3, r3
 800613e:	2b00      	cmp	r3, #0
 8006140:	d014      	beq.n	800616c <HAL_SPI_TransmitReceive+0x1b8>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8006142:	68fb      	ldr	r3, [r7, #12]
 8006144:	681b      	ldr	r3, [r3, #0]
 8006146:	68da      	ldr	r2, [r3, #12]
 8006148:	68fb      	ldr	r3, [r7, #12]
 800614a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800614c:	b292      	uxth	r2, r2
 800614e:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8006150:	68fb      	ldr	r3, [r7, #12]
 8006152:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006154:	1c9a      	adds	r2, r3, #2
 8006156:	68fb      	ldr	r3, [r7, #12]
 8006158:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 800615a:	68fb      	ldr	r3, [r7, #12]
 800615c:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800615e:	b29b      	uxth	r3, r3
 8006160:	3b01      	subs	r3, #1
 8006162:	b29a      	uxth	r2, r3
 8006164:	68fb      	ldr	r3, [r7, #12]
 8006166:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8006168:	2301      	movs	r3, #1
 800616a:	62fb      	str	r3, [r7, #44]	; 0x2c
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 800616c:	f7fc fdb4 	bl	8002cd8 <HAL_GetTick>
 8006170:	4602      	mov	r2, r0
 8006172:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006174:	1ad3      	subs	r3, r2, r3
 8006176:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8006178:	429a      	cmp	r2, r3
 800617a:	d807      	bhi.n	800618c <HAL_SPI_TransmitReceive+0x1d8>
 800617c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800617e:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8006182:	d003      	beq.n	800618c <HAL_SPI_TransmitReceive+0x1d8>
      {
        errorcode = HAL_TIMEOUT;
 8006184:	2303      	movs	r3, #3
 8006186:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
        goto error;
 800618a:	e0a7      	b.n	80062dc <HAL_SPI_TransmitReceive+0x328>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800618c:	68fb      	ldr	r3, [r7, #12]
 800618e:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8006190:	b29b      	uxth	r3, r3
 8006192:	2b00      	cmp	r3, #0
 8006194:	d1a6      	bne.n	80060e4 <HAL_SPI_TransmitReceive+0x130>
 8006196:	68fb      	ldr	r3, [r7, #12]
 8006198:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800619a:	b29b      	uxth	r3, r3
 800619c:	2b00      	cmp	r3, #0
 800619e:	d1a1      	bne.n	80060e4 <HAL_SPI_TransmitReceive+0x130>
 80061a0:	e07c      	b.n	800629c <HAL_SPI_TransmitReceive+0x2e8>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80061a2:	68fb      	ldr	r3, [r7, #12]
 80061a4:	685b      	ldr	r3, [r3, #4]
 80061a6:	2b00      	cmp	r3, #0
 80061a8:	d002      	beq.n	80061b0 <HAL_SPI_TransmitReceive+0x1fc>
 80061aa:	8b7b      	ldrh	r3, [r7, #26]
 80061ac:	2b01      	cmp	r3, #1
 80061ae:	d16b      	bne.n	8006288 <HAL_SPI_TransmitReceive+0x2d4>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 80061b0:	68fb      	ldr	r3, [r7, #12]
 80061b2:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80061b4:	68fb      	ldr	r3, [r7, #12]
 80061b6:	681b      	ldr	r3, [r3, #0]
 80061b8:	330c      	adds	r3, #12
 80061ba:	7812      	ldrb	r2, [r2, #0]
 80061bc:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 80061be:	68fb      	ldr	r3, [r7, #12]
 80061c0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80061c2:	1c5a      	adds	r2, r3, #1
 80061c4:	68fb      	ldr	r3, [r7, #12]
 80061c6:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 80061c8:	68fb      	ldr	r3, [r7, #12]
 80061ca:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80061cc:	b29b      	uxth	r3, r3
 80061ce:	3b01      	subs	r3, #1
 80061d0:	b29a      	uxth	r2, r3
 80061d2:	68fb      	ldr	r3, [r7, #12]
 80061d4:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80061d6:	e057      	b.n	8006288 <HAL_SPI_TransmitReceive+0x2d4>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 80061d8:	68fb      	ldr	r3, [r7, #12]
 80061da:	681b      	ldr	r3, [r3, #0]
 80061dc:	689b      	ldr	r3, [r3, #8]
 80061de:	f003 0302 	and.w	r3, r3, #2
 80061e2:	2b02      	cmp	r3, #2
 80061e4:	d11c      	bne.n	8006220 <HAL_SPI_TransmitReceive+0x26c>
 80061e6:	68fb      	ldr	r3, [r7, #12]
 80061e8:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80061ea:	b29b      	uxth	r3, r3
 80061ec:	2b00      	cmp	r3, #0
 80061ee:	d017      	beq.n	8006220 <HAL_SPI_TransmitReceive+0x26c>
 80061f0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80061f2:	2b01      	cmp	r3, #1
 80061f4:	d114      	bne.n	8006220 <HAL_SPI_TransmitReceive+0x26c>
      {
        *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 80061f6:	68fb      	ldr	r3, [r7, #12]
 80061f8:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80061fa:	68fb      	ldr	r3, [r7, #12]
 80061fc:	681b      	ldr	r3, [r3, #0]
 80061fe:	330c      	adds	r3, #12
 8006200:	7812      	ldrb	r2, [r2, #0]
 8006202:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 8006204:	68fb      	ldr	r3, [r7, #12]
 8006206:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006208:	1c5a      	adds	r2, r3, #1
 800620a:	68fb      	ldr	r3, [r7, #12]
 800620c:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 800620e:	68fb      	ldr	r3, [r7, #12]
 8006210:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8006212:	b29b      	uxth	r3, r3
 8006214:	3b01      	subs	r3, #1
 8006216:	b29a      	uxth	r2, r3
 8006218:	68fb      	ldr	r3, [r7, #12]
 800621a:	86da      	strh	r2, [r3, #54]	; 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 800621c:	2300      	movs	r3, #0
 800621e:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8006220:	68fb      	ldr	r3, [r7, #12]
 8006222:	681b      	ldr	r3, [r3, #0]
 8006224:	689b      	ldr	r3, [r3, #8]
 8006226:	f003 0301 	and.w	r3, r3, #1
 800622a:	2b01      	cmp	r3, #1
 800622c:	d119      	bne.n	8006262 <HAL_SPI_TransmitReceive+0x2ae>
 800622e:	68fb      	ldr	r3, [r7, #12]
 8006230:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8006232:	b29b      	uxth	r3, r3
 8006234:	2b00      	cmp	r3, #0
 8006236:	d014      	beq.n	8006262 <HAL_SPI_TransmitReceive+0x2ae>
      {
        (*(uint8_t *)hspi->pRxBuffPtr) = hspi->Instance->DR;
 8006238:	68fb      	ldr	r3, [r7, #12]
 800623a:	681b      	ldr	r3, [r3, #0]
 800623c:	68da      	ldr	r2, [r3, #12]
 800623e:	68fb      	ldr	r3, [r7, #12]
 8006240:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006242:	b2d2      	uxtb	r2, r2
 8006244:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr++;
 8006246:	68fb      	ldr	r3, [r7, #12]
 8006248:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800624a:	1c5a      	adds	r2, r3, #1
 800624c:	68fb      	ldr	r3, [r7, #12]
 800624e:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 8006250:	68fb      	ldr	r3, [r7, #12]
 8006252:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8006254:	b29b      	uxth	r3, r3
 8006256:	3b01      	subs	r3, #1
 8006258:	b29a      	uxth	r2, r3
 800625a:	68fb      	ldr	r3, [r7, #12]
 800625c:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 800625e:	2301      	movs	r3, #1
 8006260:	62fb      	str	r3, [r7, #44]	; 0x2c
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 8006262:	f7fc fd39 	bl	8002cd8 <HAL_GetTick>
 8006266:	4602      	mov	r2, r0
 8006268:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800626a:	1ad3      	subs	r3, r2, r3
 800626c:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800626e:	429a      	cmp	r2, r3
 8006270:	d803      	bhi.n	800627a <HAL_SPI_TransmitReceive+0x2c6>
 8006272:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006274:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8006278:	d102      	bne.n	8006280 <HAL_SPI_TransmitReceive+0x2cc>
 800627a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800627c:	2b00      	cmp	r3, #0
 800627e:	d103      	bne.n	8006288 <HAL_SPI_TransmitReceive+0x2d4>
      {
        errorcode = HAL_TIMEOUT;
 8006280:	2303      	movs	r3, #3
 8006282:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
        goto error;
 8006286:	e029      	b.n	80062dc <HAL_SPI_TransmitReceive+0x328>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8006288:	68fb      	ldr	r3, [r7, #12]
 800628a:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800628c:	b29b      	uxth	r3, r3
 800628e:	2b00      	cmp	r3, #0
 8006290:	d1a2      	bne.n	80061d8 <HAL_SPI_TransmitReceive+0x224>
 8006292:	68fb      	ldr	r3, [r7, #12]
 8006294:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8006296:	b29b      	uxth	r3, r3
 8006298:	2b00      	cmp	r3, #0
 800629a:	d19d      	bne.n	80061d8 <HAL_SPI_TransmitReceive+0x224>
    errorcode = HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 800629c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800629e:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 80062a0:	68f8      	ldr	r0, [r7, #12]
 80062a2:	f000 fa6d 	bl	8006780 <SPI_EndRxTxTransaction>
 80062a6:	4603      	mov	r3, r0
 80062a8:	2b00      	cmp	r3, #0
 80062aa:	d006      	beq.n	80062ba <HAL_SPI_TransmitReceive+0x306>
  {
    errorcode = HAL_ERROR;
 80062ac:	2301      	movs	r3, #1
 80062ae:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 80062b2:	68fb      	ldr	r3, [r7, #12]
 80062b4:	2220      	movs	r2, #32
 80062b6:	655a      	str	r2, [r3, #84]	; 0x54
    goto error;
 80062b8:	e010      	b.n	80062dc <HAL_SPI_TransmitReceive+0x328>
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 80062ba:	68fb      	ldr	r3, [r7, #12]
 80062bc:	689b      	ldr	r3, [r3, #8]
 80062be:	2b00      	cmp	r3, #0
 80062c0:	d10b      	bne.n	80062da <HAL_SPI_TransmitReceive+0x326>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 80062c2:	2300      	movs	r3, #0
 80062c4:	617b      	str	r3, [r7, #20]
 80062c6:	68fb      	ldr	r3, [r7, #12]
 80062c8:	681b      	ldr	r3, [r3, #0]
 80062ca:	68db      	ldr	r3, [r3, #12]
 80062cc:	617b      	str	r3, [r7, #20]
 80062ce:	68fb      	ldr	r3, [r7, #12]
 80062d0:	681b      	ldr	r3, [r3, #0]
 80062d2:	689b      	ldr	r3, [r3, #8]
 80062d4:	617b      	str	r3, [r7, #20]
 80062d6:	697b      	ldr	r3, [r7, #20]
 80062d8:	e000      	b.n	80062dc <HAL_SPI_TransmitReceive+0x328>
  }

error :
 80062da:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 80062dc:	68fb      	ldr	r3, [r7, #12]
 80062de:	2201      	movs	r2, #1
 80062e0:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  __HAL_UNLOCK(hspi);
 80062e4:	68fb      	ldr	r3, [r7, #12]
 80062e6:	2200      	movs	r2, #0
 80062e8:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 80062ec:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
}
 80062f0:	4618      	mov	r0, r3
 80062f2:	3730      	adds	r7, #48	; 0x30
 80062f4:	46bd      	mov	sp, r7
 80062f6:	bd80      	pop	{r7, pc}

080062f8 <HAL_SPI_Transmit_DMA>:
  * @param  pData pointer to data buffer
  * @param  Size amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit_DMA(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size)
{
 80062f8:	b580      	push	{r7, lr}
 80062fa:	b086      	sub	sp, #24
 80062fc:	af00      	add	r7, sp, #0
 80062fe:	60f8      	str	r0, [r7, #12]
 8006300:	60b9      	str	r1, [r7, #8]
 8006302:	4613      	mov	r3, r2
 8006304:	80fb      	strh	r3, [r7, #6]
  HAL_StatusTypeDef errorcode = HAL_OK;
 8006306:	2300      	movs	r3, #0
 8006308:	75fb      	strb	r3, [r7, #23]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 800630a:	68fb      	ldr	r3, [r7, #12]
 800630c:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8006310:	2b01      	cmp	r3, #1
 8006312:	d101      	bne.n	8006318 <HAL_SPI_Transmit_DMA+0x20>
 8006314:	2302      	movs	r3, #2
 8006316:	e09b      	b.n	8006450 <HAL_SPI_Transmit_DMA+0x158>
 8006318:	68fb      	ldr	r3, [r7, #12]
 800631a:	2201      	movs	r2, #1
 800631c:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  if (hspi->State != HAL_SPI_STATE_READY)
 8006320:	68fb      	ldr	r3, [r7, #12]
 8006322:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8006326:	b2db      	uxtb	r3, r3
 8006328:	2b01      	cmp	r3, #1
 800632a:	d002      	beq.n	8006332 <HAL_SPI_Transmit_DMA+0x3a>
  {
    errorcode = HAL_BUSY;
 800632c:	2302      	movs	r3, #2
 800632e:	75fb      	strb	r3, [r7, #23]
    goto error;
 8006330:	e089      	b.n	8006446 <HAL_SPI_Transmit_DMA+0x14e>
  }

  if ((pData == NULL) || (Size == 0U))
 8006332:	68bb      	ldr	r3, [r7, #8]
 8006334:	2b00      	cmp	r3, #0
 8006336:	d002      	beq.n	800633e <HAL_SPI_Transmit_DMA+0x46>
 8006338:	88fb      	ldrh	r3, [r7, #6]
 800633a:	2b00      	cmp	r3, #0
 800633c:	d102      	bne.n	8006344 <HAL_SPI_Transmit_DMA+0x4c>
  {
    errorcode = HAL_ERROR;
 800633e:	2301      	movs	r3, #1
 8006340:	75fb      	strb	r3, [r7, #23]
    goto error;
 8006342:	e080      	b.n	8006446 <HAL_SPI_Transmit_DMA+0x14e>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 8006344:	68fb      	ldr	r3, [r7, #12]
 8006346:	2203      	movs	r2, #3
 8006348:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800634c:	68fb      	ldr	r3, [r7, #12]
 800634e:	2200      	movs	r2, #0
 8006350:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 8006352:	68fb      	ldr	r3, [r7, #12]
 8006354:	68ba      	ldr	r2, [r7, #8]
 8006356:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferSize  = Size;
 8006358:	68fb      	ldr	r3, [r7, #12]
 800635a:	88fa      	ldrh	r2, [r7, #6]
 800635c:	869a      	strh	r2, [r3, #52]	; 0x34
  hspi->TxXferCount = Size;
 800635e:	68fb      	ldr	r3, [r7, #12]
 8006360:	88fa      	ldrh	r2, [r7, #6]
 8006362:	86da      	strh	r2, [r3, #54]	; 0x36

  /* Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 8006364:	68fb      	ldr	r3, [r7, #12]
 8006366:	2200      	movs	r2, #0
 8006368:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->TxISR       = NULL;
 800636a:	68fb      	ldr	r3, [r7, #12]
 800636c:	2200      	movs	r2, #0
 800636e:	645a      	str	r2, [r3, #68]	; 0x44
  hspi->RxISR       = NULL;
 8006370:	68fb      	ldr	r3, [r7, #12]
 8006372:	2200      	movs	r2, #0
 8006374:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->RxXferSize  = 0U;
 8006376:	68fb      	ldr	r3, [r7, #12]
 8006378:	2200      	movs	r2, #0
 800637a:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->RxXferCount = 0U;
 800637c:	68fb      	ldr	r3, [r7, #12]
 800637e:	2200      	movs	r2, #0
 8006380:	87da      	strh	r2, [r3, #62]	; 0x3e

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8006382:	68fb      	ldr	r3, [r7, #12]
 8006384:	689b      	ldr	r3, [r3, #8]
 8006386:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800638a:	d10f      	bne.n	80063ac <HAL_SPI_Transmit_DMA+0xb4>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 800638c:	68fb      	ldr	r3, [r7, #12]
 800638e:	681b      	ldr	r3, [r3, #0]
 8006390:	681a      	ldr	r2, [r3, #0]
 8006392:	68fb      	ldr	r3, [r7, #12]
 8006394:	681b      	ldr	r3, [r3, #0]
 8006396:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800639a:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 800639c:	68fb      	ldr	r3, [r7, #12]
 800639e:	681b      	ldr	r3, [r3, #0]
 80063a0:	681a      	ldr	r2, [r3, #0]
 80063a2:	68fb      	ldr	r3, [r7, #12]
 80063a4:	681b      	ldr	r3, [r3, #0]
 80063a6:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 80063aa:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Set the SPI TxDMA Half transfer complete callback */
  hspi->hdmatx->XferHalfCpltCallback = SPI_DMAHalfTransmitCplt;
 80063ac:	68fb      	ldr	r3, [r7, #12]
 80063ae:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80063b0:	4a29      	ldr	r2, [pc, #164]	; (8006458 <HAL_SPI_Transmit_DMA+0x160>)
 80063b2:	641a      	str	r2, [r3, #64]	; 0x40

  /* Set the SPI TxDMA transfer complete callback */
  hspi->hdmatx->XferCpltCallback = SPI_DMATransmitCplt;
 80063b4:	68fb      	ldr	r3, [r7, #12]
 80063b6:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80063b8:	4a28      	ldr	r2, [pc, #160]	; (800645c <HAL_SPI_Transmit_DMA+0x164>)
 80063ba:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Set the DMA error callback */
  hspi->hdmatx->XferErrorCallback = SPI_DMAError;
 80063bc:	68fb      	ldr	r3, [r7, #12]
 80063be:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80063c0:	4a27      	ldr	r2, [pc, #156]	; (8006460 <HAL_SPI_Transmit_DMA+0x168>)
 80063c2:	64da      	str	r2, [r3, #76]	; 0x4c

  /* Set the DMA AbortCpltCallback */
  hspi->hdmatx->XferAbortCallback = NULL;
 80063c4:	68fb      	ldr	r3, [r7, #12]
 80063c6:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80063c8:	2200      	movs	r2, #0
 80063ca:	651a      	str	r2, [r3, #80]	; 0x50

  /* Enable the Tx DMA Stream/Channel */
  if (HAL_OK != HAL_DMA_Start_IT(hspi->hdmatx, (uint32_t)hspi->pTxBuffPtr, (uint32_t)&hspi->Instance->DR,
 80063cc:	68fb      	ldr	r3, [r7, #12]
 80063ce:	6c98      	ldr	r0, [r3, #72]	; 0x48
 80063d0:	68fb      	ldr	r3, [r7, #12]
 80063d2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80063d4:	4619      	mov	r1, r3
 80063d6:	68fb      	ldr	r3, [r7, #12]
 80063d8:	681b      	ldr	r3, [r3, #0]
 80063da:	330c      	adds	r3, #12
 80063dc:	461a      	mov	r2, r3
                                 hspi->TxXferCount))
 80063de:	68fb      	ldr	r3, [r7, #12]
 80063e0:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80063e2:	b29b      	uxth	r3, r3
  if (HAL_OK != HAL_DMA_Start_IT(hspi->hdmatx, (uint32_t)hspi->pTxBuffPtr, (uint32_t)&hspi->Instance->DR,
 80063e4:	f7fc fe68 	bl	80030b8 <HAL_DMA_Start_IT>
 80063e8:	4603      	mov	r3, r0
 80063ea:	2b00      	cmp	r3, #0
 80063ec:	d00c      	beq.n	8006408 <HAL_SPI_Transmit_DMA+0x110>
  {
    /* Update SPI error code */
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_DMA);
 80063ee:	68fb      	ldr	r3, [r7, #12]
 80063f0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80063f2:	f043 0210 	orr.w	r2, r3, #16
 80063f6:	68fb      	ldr	r3, [r7, #12]
 80063f8:	655a      	str	r2, [r3, #84]	; 0x54
    errorcode = HAL_ERROR;
 80063fa:	2301      	movs	r3, #1
 80063fc:	75fb      	strb	r3, [r7, #23]

    hspi->State = HAL_SPI_STATE_READY;
 80063fe:	68fb      	ldr	r3, [r7, #12]
 8006400:	2201      	movs	r2, #1
 8006402:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
    goto error;
 8006406:	e01e      	b.n	8006446 <HAL_SPI_Transmit_DMA+0x14e>
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8006408:	68fb      	ldr	r3, [r7, #12]
 800640a:	681b      	ldr	r3, [r3, #0]
 800640c:	681b      	ldr	r3, [r3, #0]
 800640e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006412:	2b40      	cmp	r3, #64	; 0x40
 8006414:	d007      	beq.n	8006426 <HAL_SPI_Transmit_DMA+0x12e>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8006416:	68fb      	ldr	r3, [r7, #12]
 8006418:	681b      	ldr	r3, [r3, #0]
 800641a:	681a      	ldr	r2, [r3, #0]
 800641c:	68fb      	ldr	r3, [r7, #12]
 800641e:	681b      	ldr	r3, [r3, #0]
 8006420:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8006424:	601a      	str	r2, [r3, #0]
  }

  /* Enable the SPI Error Interrupt Bit */
  __HAL_SPI_ENABLE_IT(hspi, (SPI_IT_ERR));
 8006426:	68fb      	ldr	r3, [r7, #12]
 8006428:	681b      	ldr	r3, [r3, #0]
 800642a:	685a      	ldr	r2, [r3, #4]
 800642c:	68fb      	ldr	r3, [r7, #12]
 800642e:	681b      	ldr	r3, [r3, #0]
 8006430:	f042 0220 	orr.w	r2, r2, #32
 8006434:	605a      	str	r2, [r3, #4]

  /* Enable Tx DMA Request */
  SET_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN);
 8006436:	68fb      	ldr	r3, [r7, #12]
 8006438:	681b      	ldr	r3, [r3, #0]
 800643a:	685a      	ldr	r2, [r3, #4]
 800643c:	68fb      	ldr	r3, [r7, #12]
 800643e:	681b      	ldr	r3, [r3, #0]
 8006440:	f042 0202 	orr.w	r2, r2, #2
 8006444:	605a      	str	r2, [r3, #4]

error :
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8006446:	68fb      	ldr	r3, [r7, #12]
 8006448:	2200      	movs	r2, #0
 800644a:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 800644e:	7dfb      	ldrb	r3, [r7, #23]
}
 8006450:	4618      	mov	r0, r3
 8006452:	3718      	adds	r7, #24
 8006454:	46bd      	mov	sp, r7
 8006456:	bd80      	pop	{r7, pc}
 8006458:	08006549 	.word	0x08006549
 800645c:	080064a1 	.word	0x080064a1
 8006460:	08006565 	.word	0x08006565

08006464 <HAL_SPI_TxCpltCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_TxCpltCallback(SPI_HandleTypeDef *hspi)
{
 8006464:	b480      	push	{r7}
 8006466:	b083      	sub	sp, #12
 8006468:	af00      	add	r7, sp, #0
 800646a:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_TxCpltCallback should be implemented in the user file
   */
}
 800646c:	bf00      	nop
 800646e:	370c      	adds	r7, #12
 8006470:	46bd      	mov	sp, r7
 8006472:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006476:	4770      	bx	lr

08006478 <HAL_SPI_TxHalfCpltCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_TxHalfCpltCallback(SPI_HandleTypeDef *hspi)
{
 8006478:	b480      	push	{r7}
 800647a:	b083      	sub	sp, #12
 800647c:	af00      	add	r7, sp, #0
 800647e:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_TxHalfCpltCallback should be implemented in the user file
   */
}
 8006480:	bf00      	nop
 8006482:	370c      	adds	r7, #12
 8006484:	46bd      	mov	sp, r7
 8006486:	f85d 7b04 	ldr.w	r7, [sp], #4
 800648a:	4770      	bx	lr

0800648c <HAL_SPI_ErrorCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_ErrorCallback(SPI_HandleTypeDef *hspi)
{
 800648c:	b480      	push	{r7}
 800648e:	b083      	sub	sp, #12
 8006490:	af00      	add	r7, sp, #0
 8006492:	6078      	str	r0, [r7, #4]
            the HAL_SPI_ErrorCallback should be implemented in the user file
   */
  /* NOTE : The ErrorCode parameter in the hspi handle is updated by the SPI processes
            and user can use HAL_SPI_GetError() API to check the latest error occurred
   */
}
 8006494:	bf00      	nop
 8006496:	370c      	adds	r7, #12
 8006498:	46bd      	mov	sp, r7
 800649a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800649e:	4770      	bx	lr

080064a0 <SPI_DMATransmitCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMATransmitCplt(DMA_HandleTypeDef *hdma)
{
 80064a0:	b580      	push	{r7, lr}
 80064a2:	b086      	sub	sp, #24
 80064a4:	af00      	add	r7, sp, #0
 80064a6:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent); /* Derogation MISRAC2012-Rule-11.5 */
 80064a8:	687b      	ldr	r3, [r7, #4]
 80064aa:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80064ac:	617b      	str	r3, [r7, #20]
  uint32_t tickstart;

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 80064ae:	f7fc fc13 	bl	8002cd8 <HAL_GetTick>
 80064b2:	6138      	str	r0, [r7, #16]

  /* DMA Normal Mode */
  if ((hdma->Instance->CR & DMA_SxCR_CIRC) != DMA_SxCR_CIRC)
 80064b4:	687b      	ldr	r3, [r7, #4]
 80064b6:	681b      	ldr	r3, [r3, #0]
 80064b8:	681b      	ldr	r3, [r3, #0]
 80064ba:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80064be:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80064c2:	d03b      	beq.n	800653c <SPI_DMATransmitCplt+0x9c>
  {
    /* Disable ERR interrupt */
    __HAL_SPI_DISABLE_IT(hspi, SPI_IT_ERR);
 80064c4:	697b      	ldr	r3, [r7, #20]
 80064c6:	681b      	ldr	r3, [r3, #0]
 80064c8:	685a      	ldr	r2, [r3, #4]
 80064ca:	697b      	ldr	r3, [r7, #20]
 80064cc:	681b      	ldr	r3, [r3, #0]
 80064ce:	f022 0220 	bic.w	r2, r2, #32
 80064d2:	605a      	str	r2, [r3, #4]

    /* Disable Tx DMA Request */
    CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN);
 80064d4:	697b      	ldr	r3, [r7, #20]
 80064d6:	681b      	ldr	r3, [r3, #0]
 80064d8:	685a      	ldr	r2, [r3, #4]
 80064da:	697b      	ldr	r3, [r7, #20]
 80064dc:	681b      	ldr	r3, [r3, #0]
 80064de:	f022 0202 	bic.w	r2, r2, #2
 80064e2:	605a      	str	r2, [r3, #4]

    /* Check the end of the transaction */
    if (SPI_EndRxTxTransaction(hspi, SPI_DEFAULT_TIMEOUT, tickstart) != HAL_OK)
 80064e4:	693a      	ldr	r2, [r7, #16]
 80064e6:	2164      	movs	r1, #100	; 0x64
 80064e8:	6978      	ldr	r0, [r7, #20]
 80064ea:	f000 f949 	bl	8006780 <SPI_EndRxTxTransaction>
 80064ee:	4603      	mov	r3, r0
 80064f0:	2b00      	cmp	r3, #0
 80064f2:	d005      	beq.n	8006500 <SPI_DMATransmitCplt+0x60>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80064f4:	697b      	ldr	r3, [r7, #20]
 80064f6:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80064f8:	f043 0220 	orr.w	r2, r3, #32
 80064fc:	697b      	ldr	r3, [r7, #20]
 80064fe:	655a      	str	r2, [r3, #84]	; 0x54
    }

    /* Clear overrun flag in 2 Lines communication mode because received data is not read */
    if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8006500:	697b      	ldr	r3, [r7, #20]
 8006502:	689b      	ldr	r3, [r3, #8]
 8006504:	2b00      	cmp	r3, #0
 8006506:	d10a      	bne.n	800651e <SPI_DMATransmitCplt+0x7e>
    {
      __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8006508:	2300      	movs	r3, #0
 800650a:	60fb      	str	r3, [r7, #12]
 800650c:	697b      	ldr	r3, [r7, #20]
 800650e:	681b      	ldr	r3, [r3, #0]
 8006510:	68db      	ldr	r3, [r3, #12]
 8006512:	60fb      	str	r3, [r7, #12]
 8006514:	697b      	ldr	r3, [r7, #20]
 8006516:	681b      	ldr	r3, [r3, #0]
 8006518:	689b      	ldr	r3, [r3, #8]
 800651a:	60fb      	str	r3, [r7, #12]
 800651c:	68fb      	ldr	r3, [r7, #12]
    }

    hspi->TxXferCount = 0U;
 800651e:	697b      	ldr	r3, [r7, #20]
 8006520:	2200      	movs	r2, #0
 8006522:	86da      	strh	r2, [r3, #54]	; 0x36
    hspi->State = HAL_SPI_STATE_READY;
 8006524:	697b      	ldr	r3, [r7, #20]
 8006526:	2201      	movs	r2, #1
 8006528:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

    if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800652c:	697b      	ldr	r3, [r7, #20]
 800652e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8006530:	2b00      	cmp	r3, #0
 8006532:	d003      	beq.n	800653c <SPI_DMATransmitCplt+0x9c>
    {
      /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
      hspi->ErrorCallback(hspi);
#else
      HAL_SPI_ErrorCallback(hspi);
 8006534:	6978      	ldr	r0, [r7, #20]
 8006536:	f7ff ffa9 	bl	800648c <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
      return;
 800653a:	e002      	b.n	8006542 <SPI_DMATransmitCplt+0xa2>
  }
  /* Call user Tx complete callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->TxCpltCallback(hspi);
#else
  HAL_SPI_TxCpltCallback(hspi);
 800653c:	6978      	ldr	r0, [r7, #20]
 800653e:	f7ff ff91 	bl	8006464 <HAL_SPI_TxCpltCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 8006542:	3718      	adds	r7, #24
 8006544:	46bd      	mov	sp, r7
 8006546:	bd80      	pop	{r7, pc}

08006548 <SPI_DMAHalfTransmitCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMAHalfTransmitCplt(DMA_HandleTypeDef *hdma)
{
 8006548:	b580      	push	{r7, lr}
 800654a:	b084      	sub	sp, #16
 800654c:	af00      	add	r7, sp, #0
 800654e:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent); /* Derogation MISRAC2012-Rule-11.5 */
 8006550:	687b      	ldr	r3, [r7, #4]
 8006552:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006554:	60fb      	str	r3, [r7, #12]

  /* Call user Tx half complete callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->TxHalfCpltCallback(hspi);
#else
  HAL_SPI_TxHalfCpltCallback(hspi);
 8006556:	68f8      	ldr	r0, [r7, #12]
 8006558:	f7ff ff8e 	bl	8006478 <HAL_SPI_TxHalfCpltCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 800655c:	bf00      	nop
 800655e:	3710      	adds	r7, #16
 8006560:	46bd      	mov	sp, r7
 8006562:	bd80      	pop	{r7, pc}

08006564 <SPI_DMAError>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMAError(DMA_HandleTypeDef *hdma)
{
 8006564:	b580      	push	{r7, lr}
 8006566:	b084      	sub	sp, #16
 8006568:	af00      	add	r7, sp, #0
 800656a:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent); /* Derogation MISRAC2012-Rule-11.5 */
 800656c:	687b      	ldr	r3, [r7, #4]
 800656e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006570:	60fb      	str	r3, [r7, #12]

  /* Stop the disable DMA transfer on SPI side */
  CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN);
 8006572:	68fb      	ldr	r3, [r7, #12]
 8006574:	681b      	ldr	r3, [r3, #0]
 8006576:	685a      	ldr	r2, [r3, #4]
 8006578:	68fb      	ldr	r3, [r7, #12]
 800657a:	681b      	ldr	r3, [r3, #0]
 800657c:	f022 0203 	bic.w	r2, r2, #3
 8006580:	605a      	str	r2, [r3, #4]

  SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_DMA);
 8006582:	68fb      	ldr	r3, [r7, #12]
 8006584:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8006586:	f043 0210 	orr.w	r2, r3, #16
 800658a:	68fb      	ldr	r3, [r7, #12]
 800658c:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->State = HAL_SPI_STATE_READY;
 800658e:	68fb      	ldr	r3, [r7, #12]
 8006590:	2201      	movs	r2, #1
 8006592:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->ErrorCallback(hspi);
#else
  HAL_SPI_ErrorCallback(hspi);
 8006596:	68f8      	ldr	r0, [r7, #12]
 8006598:	f7ff ff78 	bl	800648c <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 800659c:	bf00      	nop
 800659e:	3710      	adds	r7, #16
 80065a0:	46bd      	mov	sp, r7
 80065a2:	bd80      	pop	{r7, pc}

080065a4 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 80065a4:	b580      	push	{r7, lr}
 80065a6:	b088      	sub	sp, #32
 80065a8:	af00      	add	r7, sp, #0
 80065aa:	60f8      	str	r0, [r7, #12]
 80065ac:	60b9      	str	r1, [r7, #8]
 80065ae:	603b      	str	r3, [r7, #0]
 80065b0:	4613      	mov	r3, r2
 80065b2:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 80065b4:	f7fc fb90 	bl	8002cd8 <HAL_GetTick>
 80065b8:	4602      	mov	r2, r0
 80065ba:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80065bc:	1a9b      	subs	r3, r3, r2
 80065be:	683a      	ldr	r2, [r7, #0]
 80065c0:	4413      	add	r3, r2
 80065c2:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 80065c4:	f7fc fb88 	bl	8002cd8 <HAL_GetTick>
 80065c8:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 80065ca:	4b39      	ldr	r3, [pc, #228]	; (80066b0 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 80065cc:	681b      	ldr	r3, [r3, #0]
 80065ce:	015b      	lsls	r3, r3, #5
 80065d0:	0d1b      	lsrs	r3, r3, #20
 80065d2:	69fa      	ldr	r2, [r7, #28]
 80065d4:	fb02 f303 	mul.w	r3, r2, r3
 80065d8:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 80065da:	e054      	b.n	8006686 <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 80065dc:	683b      	ldr	r3, [r7, #0]
 80065de:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80065e2:	d050      	beq.n	8006686 <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 80065e4:	f7fc fb78 	bl	8002cd8 <HAL_GetTick>
 80065e8:	4602      	mov	r2, r0
 80065ea:	69bb      	ldr	r3, [r7, #24]
 80065ec:	1ad3      	subs	r3, r2, r3
 80065ee:	69fa      	ldr	r2, [r7, #28]
 80065f0:	429a      	cmp	r2, r3
 80065f2:	d902      	bls.n	80065fa <SPI_WaitFlagStateUntilTimeout+0x56>
 80065f4:	69fb      	ldr	r3, [r7, #28]
 80065f6:	2b00      	cmp	r3, #0
 80065f8:	d13d      	bne.n	8006676 <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 80065fa:	68fb      	ldr	r3, [r7, #12]
 80065fc:	681b      	ldr	r3, [r3, #0]
 80065fe:	685a      	ldr	r2, [r3, #4]
 8006600:	68fb      	ldr	r3, [r7, #12]
 8006602:	681b      	ldr	r3, [r3, #0]
 8006604:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 8006608:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800660a:	68fb      	ldr	r3, [r7, #12]
 800660c:	685b      	ldr	r3, [r3, #4]
 800660e:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8006612:	d111      	bne.n	8006638 <SPI_WaitFlagStateUntilTimeout+0x94>
 8006614:	68fb      	ldr	r3, [r7, #12]
 8006616:	689b      	ldr	r3, [r3, #8]
 8006618:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800661c:	d004      	beq.n	8006628 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 800661e:	68fb      	ldr	r3, [r7, #12]
 8006620:	689b      	ldr	r3, [r3, #8]
 8006622:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8006626:	d107      	bne.n	8006638 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8006628:	68fb      	ldr	r3, [r7, #12]
 800662a:	681b      	ldr	r3, [r3, #0]
 800662c:	681a      	ldr	r2, [r3, #0]
 800662e:	68fb      	ldr	r3, [r7, #12]
 8006630:	681b      	ldr	r3, [r3, #0]
 8006632:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8006636:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8006638:	68fb      	ldr	r3, [r7, #12]
 800663a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800663c:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8006640:	d10f      	bne.n	8006662 <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 8006642:	68fb      	ldr	r3, [r7, #12]
 8006644:	681b      	ldr	r3, [r3, #0]
 8006646:	681a      	ldr	r2, [r3, #0]
 8006648:	68fb      	ldr	r3, [r7, #12]
 800664a:	681b      	ldr	r3, [r3, #0]
 800664c:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8006650:	601a      	str	r2, [r3, #0]
 8006652:	68fb      	ldr	r3, [r7, #12]
 8006654:	681b      	ldr	r3, [r3, #0]
 8006656:	681a      	ldr	r2, [r3, #0]
 8006658:	68fb      	ldr	r3, [r7, #12]
 800665a:	681b      	ldr	r3, [r3, #0]
 800665c:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8006660:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8006662:	68fb      	ldr	r3, [r7, #12]
 8006664:	2201      	movs	r2, #1
 8006666:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 800666a:	68fb      	ldr	r3, [r7, #12]
 800666c:	2200      	movs	r2, #0
 800666e:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

        return HAL_TIMEOUT;
 8006672:	2303      	movs	r3, #3
 8006674:	e017      	b.n	80066a6 <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if(count == 0U)
 8006676:	697b      	ldr	r3, [r7, #20]
 8006678:	2b00      	cmp	r3, #0
 800667a:	d101      	bne.n	8006680 <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 800667c:	2300      	movs	r3, #0
 800667e:	61fb      	str	r3, [r7, #28]
      }
      count--;
 8006680:	697b      	ldr	r3, [r7, #20]
 8006682:	3b01      	subs	r3, #1
 8006684:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8006686:	68fb      	ldr	r3, [r7, #12]
 8006688:	681b      	ldr	r3, [r3, #0]
 800668a:	689a      	ldr	r2, [r3, #8]
 800668c:	68bb      	ldr	r3, [r7, #8]
 800668e:	4013      	ands	r3, r2
 8006690:	68ba      	ldr	r2, [r7, #8]
 8006692:	429a      	cmp	r2, r3
 8006694:	bf0c      	ite	eq
 8006696:	2301      	moveq	r3, #1
 8006698:	2300      	movne	r3, #0
 800669a:	b2db      	uxtb	r3, r3
 800669c:	461a      	mov	r2, r3
 800669e:	79fb      	ldrb	r3, [r7, #7]
 80066a0:	429a      	cmp	r2, r3
 80066a2:	d19b      	bne.n	80065dc <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 80066a4:	2300      	movs	r3, #0
}
 80066a6:	4618      	mov	r0, r3
 80066a8:	3720      	adds	r7, #32
 80066aa:	46bd      	mov	sp, r7
 80066ac:	bd80      	pop	{r7, pc}
 80066ae:	bf00      	nop
 80066b0:	20000040 	.word	0x20000040

080066b4 <SPI_EndRxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTransaction(SPI_HandleTypeDef *hspi,  uint32_t Timeout, uint32_t Tickstart)
{
 80066b4:	b580      	push	{r7, lr}
 80066b6:	b086      	sub	sp, #24
 80066b8:	af02      	add	r7, sp, #8
 80066ba:	60f8      	str	r0, [r7, #12]
 80066bc:	60b9      	str	r1, [r7, #8]
 80066be:	607a      	str	r2, [r7, #4]
  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80066c0:	68fb      	ldr	r3, [r7, #12]
 80066c2:	685b      	ldr	r3, [r3, #4]
 80066c4:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 80066c8:	d111      	bne.n	80066ee <SPI_EndRxTransaction+0x3a>
 80066ca:	68fb      	ldr	r3, [r7, #12]
 80066cc:	689b      	ldr	r3, [r3, #8]
 80066ce:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80066d2:	d004      	beq.n	80066de <SPI_EndRxTransaction+0x2a>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 80066d4:	68fb      	ldr	r3, [r7, #12]
 80066d6:	689b      	ldr	r3, [r3, #8]
 80066d8:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80066dc:	d107      	bne.n	80066ee <SPI_EndRxTransaction+0x3a>
  {
    /* Disable SPI peripheral */
    __HAL_SPI_DISABLE(hspi);
 80066de:	68fb      	ldr	r3, [r7, #12]
 80066e0:	681b      	ldr	r3, [r3, #0]
 80066e2:	681a      	ldr	r2, [r3, #0]
 80066e4:	68fb      	ldr	r3, [r7, #12]
 80066e6:	681b      	ldr	r3, [r3, #0]
 80066e8:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80066ec:	601a      	str	r2, [r3, #0]
  }

  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 80066ee:	68fb      	ldr	r3, [r7, #12]
 80066f0:	685b      	ldr	r3, [r3, #4]
 80066f2:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 80066f6:	d12a      	bne.n	800674e <SPI_EndRxTransaction+0x9a>
  {
    if (hspi->Init.Direction != SPI_DIRECTION_2LINES_RXONLY)
 80066f8:	68fb      	ldr	r3, [r7, #12]
 80066fa:	689b      	ldr	r3, [r3, #8]
 80066fc:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8006700:	d012      	beq.n	8006728 <SPI_EndRxTransaction+0x74>
    {
      /* Control the BSY flag */
      if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8006702:	687b      	ldr	r3, [r7, #4]
 8006704:	9300      	str	r3, [sp, #0]
 8006706:	68bb      	ldr	r3, [r7, #8]
 8006708:	2200      	movs	r2, #0
 800670a:	2180      	movs	r1, #128	; 0x80
 800670c:	68f8      	ldr	r0, [r7, #12]
 800670e:	f7ff ff49 	bl	80065a4 <SPI_WaitFlagStateUntilTimeout>
 8006712:	4603      	mov	r3, r0
 8006714:	2b00      	cmp	r3, #0
 8006716:	d02d      	beq.n	8006774 <SPI_EndRxTransaction+0xc0>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8006718:	68fb      	ldr	r3, [r7, #12]
 800671a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800671c:	f043 0220 	orr.w	r2, r3, #32
 8006720:	68fb      	ldr	r3, [r7, #12]
 8006722:	655a      	str	r2, [r3, #84]	; 0x54
        return HAL_TIMEOUT;
 8006724:	2303      	movs	r3, #3
 8006726:	e026      	b.n	8006776 <SPI_EndRxTransaction+0xc2>
      }
    }
    else
    {
      /* Wait the RXNE reset */
      if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, RESET, Timeout, Tickstart) != HAL_OK)
 8006728:	687b      	ldr	r3, [r7, #4]
 800672a:	9300      	str	r3, [sp, #0]
 800672c:	68bb      	ldr	r3, [r7, #8]
 800672e:	2200      	movs	r2, #0
 8006730:	2101      	movs	r1, #1
 8006732:	68f8      	ldr	r0, [r7, #12]
 8006734:	f7ff ff36 	bl	80065a4 <SPI_WaitFlagStateUntilTimeout>
 8006738:	4603      	mov	r3, r0
 800673a:	2b00      	cmp	r3, #0
 800673c:	d01a      	beq.n	8006774 <SPI_EndRxTransaction+0xc0>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800673e:	68fb      	ldr	r3, [r7, #12]
 8006740:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8006742:	f043 0220 	orr.w	r2, r3, #32
 8006746:	68fb      	ldr	r3, [r7, #12]
 8006748:	655a      	str	r2, [r3, #84]	; 0x54
        return HAL_TIMEOUT;
 800674a:	2303      	movs	r3, #3
 800674c:	e013      	b.n	8006776 <SPI_EndRxTransaction+0xc2>
    }
  }
  else
  {
    /* Wait the RXNE reset */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, RESET, Timeout, Tickstart) != HAL_OK)
 800674e:	687b      	ldr	r3, [r7, #4]
 8006750:	9300      	str	r3, [sp, #0]
 8006752:	68bb      	ldr	r3, [r7, #8]
 8006754:	2200      	movs	r2, #0
 8006756:	2101      	movs	r1, #1
 8006758:	68f8      	ldr	r0, [r7, #12]
 800675a:	f7ff ff23 	bl	80065a4 <SPI_WaitFlagStateUntilTimeout>
 800675e:	4603      	mov	r3, r0
 8006760:	2b00      	cmp	r3, #0
 8006762:	d007      	beq.n	8006774 <SPI_EndRxTransaction+0xc0>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8006764:	68fb      	ldr	r3, [r7, #12]
 8006766:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8006768:	f043 0220 	orr.w	r2, r3, #32
 800676c:	68fb      	ldr	r3, [r7, #12]
 800676e:	655a      	str	r2, [r3, #84]	; 0x54
      return HAL_TIMEOUT;
 8006770:	2303      	movs	r3, #3
 8006772:	e000      	b.n	8006776 <SPI_EndRxTransaction+0xc2>
    }
  }
  return HAL_OK;
 8006774:	2300      	movs	r3, #0
}
 8006776:	4618      	mov	r0, r3
 8006778:	3710      	adds	r7, #16
 800677a:	46bd      	mov	sp, r7
 800677c:	bd80      	pop	{r7, pc}
	...

08006780 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8006780:	b580      	push	{r7, lr}
 8006782:	b088      	sub	sp, #32
 8006784:	af02      	add	r7, sp, #8
 8006786:	60f8      	str	r0, [r7, #12]
 8006788:	60b9      	str	r1, [r7, #8]
 800678a:	607a      	str	r2, [r7, #4]
  /* Timeout in s */
  __IO uint32_t count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 800678c:	4b1b      	ldr	r3, [pc, #108]	; (80067fc <SPI_EndRxTxTransaction+0x7c>)
 800678e:	681b      	ldr	r3, [r3, #0]
 8006790:	4a1b      	ldr	r2, [pc, #108]	; (8006800 <SPI_EndRxTxTransaction+0x80>)
 8006792:	fba2 2303 	umull	r2, r3, r2, r3
 8006796:	0d5b      	lsrs	r3, r3, #21
 8006798:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 800679c:	fb02 f303 	mul.w	r3, r2, r3
 80067a0:	617b      	str	r3, [r7, #20]
  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 80067a2:	68fb      	ldr	r3, [r7, #12]
 80067a4:	685b      	ldr	r3, [r3, #4]
 80067a6:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 80067aa:	d112      	bne.n	80067d2 <SPI_EndRxTxTransaction+0x52>
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 80067ac:	687b      	ldr	r3, [r7, #4]
 80067ae:	9300      	str	r3, [sp, #0]
 80067b0:	68bb      	ldr	r3, [r7, #8]
 80067b2:	2200      	movs	r2, #0
 80067b4:	2180      	movs	r1, #128	; 0x80
 80067b6:	68f8      	ldr	r0, [r7, #12]
 80067b8:	f7ff fef4 	bl	80065a4 <SPI_WaitFlagStateUntilTimeout>
 80067bc:	4603      	mov	r3, r0
 80067be:	2b00      	cmp	r3, #0
 80067c0:	d016      	beq.n	80067f0 <SPI_EndRxTxTransaction+0x70>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80067c2:	68fb      	ldr	r3, [r7, #12]
 80067c4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80067c6:	f043 0220 	orr.w	r2, r3, #32
 80067ca:	68fb      	ldr	r3, [r7, #12]
 80067cc:	655a      	str	r2, [r3, #84]	; 0x54
      return HAL_TIMEOUT;
 80067ce:	2303      	movs	r3, #3
 80067d0:	e00f      	b.n	80067f2 <SPI_EndRxTxTransaction+0x72>
    * User have to calculate the timeout value to fit with the time of 1 byte transfer.
    * This time is directly link with the SPI clock from Master device.
    */
    do
    {
      if (count == 0U)
 80067d2:	697b      	ldr	r3, [r7, #20]
 80067d4:	2b00      	cmp	r3, #0
 80067d6:	d00a      	beq.n	80067ee <SPI_EndRxTxTransaction+0x6e>
      {
        break;
      }
      count--;
 80067d8:	697b      	ldr	r3, [r7, #20]
 80067da:	3b01      	subs	r3, #1
 80067dc:	617b      	str	r3, [r7, #20]
    } while (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_BSY) != RESET);
 80067de:	68fb      	ldr	r3, [r7, #12]
 80067e0:	681b      	ldr	r3, [r3, #0]
 80067e2:	689b      	ldr	r3, [r3, #8]
 80067e4:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80067e8:	2b80      	cmp	r3, #128	; 0x80
 80067ea:	d0f2      	beq.n	80067d2 <SPI_EndRxTxTransaction+0x52>
 80067ec:	e000      	b.n	80067f0 <SPI_EndRxTxTransaction+0x70>
        break;
 80067ee:	bf00      	nop
  }

  return HAL_OK;
 80067f0:	2300      	movs	r3, #0
}
 80067f2:	4618      	mov	r0, r3
 80067f4:	3718      	adds	r7, #24
 80067f6:	46bd      	mov	sp, r7
 80067f8:	bd80      	pop	{r7, pc}
 80067fa:	bf00      	nop
 80067fc:	20000040 	.word	0x20000040
 8006800:	165e9f81 	.word	0x165e9f81

08006804 <HAL_TIM_IC_Init>:
  *         Ex: call @ref HAL_TIM_IC_DeInit() before HAL_TIM_IC_Init()
  * @param  htim TIM Input Capture handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_Init(TIM_HandleTypeDef *htim)
{
 8006804:	b580      	push	{r7, lr}
 8006806:	b082      	sub	sp, #8
 8006808:	af00      	add	r7, sp, #0
 800680a:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800680c:	687b      	ldr	r3, [r7, #4]
 800680e:	2b00      	cmp	r3, #0
 8006810:	d101      	bne.n	8006816 <HAL_TIM_IC_Init+0x12>
  {
    return HAL_ERROR;
 8006812:	2301      	movs	r3, #1
 8006814:	e041      	b.n	800689a <HAL_TIM_IC_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8006816:	687b      	ldr	r3, [r7, #4]
 8006818:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800681c:	b2db      	uxtb	r3, r3
 800681e:	2b00      	cmp	r3, #0
 8006820:	d106      	bne.n	8006830 <HAL_TIM_IC_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8006822:	687b      	ldr	r3, [r7, #4]
 8006824:	2200      	movs	r2, #0
 8006826:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->IC_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_IC_MspInit(htim);
 800682a:	6878      	ldr	r0, [r7, #4]
 800682c:	f7fb ff14 	bl	8002658 <HAL_TIM_IC_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006830:	687b      	ldr	r3, [r7, #4]
 8006832:	2202      	movs	r2, #2
 8006834:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the input capture */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8006838:	687b      	ldr	r3, [r7, #4]
 800683a:	681a      	ldr	r2, [r3, #0]
 800683c:	687b      	ldr	r3, [r7, #4]
 800683e:	3304      	adds	r3, #4
 8006840:	4619      	mov	r1, r3
 8006842:	4610      	mov	r0, r2
 8006844:	f000 fb22 	bl	8006e8c <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8006848:	687b      	ldr	r3, [r7, #4]
 800684a:	2201      	movs	r2, #1
 800684c:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8006850:	687b      	ldr	r3, [r7, #4]
 8006852:	2201      	movs	r2, #1
 8006854:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8006858:	687b      	ldr	r3, [r7, #4]
 800685a:	2201      	movs	r2, #1
 800685c:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8006860:	687b      	ldr	r3, [r7, #4]
 8006862:	2201      	movs	r2, #1
 8006864:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8006868:	687b      	ldr	r3, [r7, #4]
 800686a:	2201      	movs	r2, #1
 800686c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8006870:	687b      	ldr	r3, [r7, #4]
 8006872:	2201      	movs	r2, #1
 8006874:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8006878:	687b      	ldr	r3, [r7, #4]
 800687a:	2201      	movs	r2, #1
 800687c:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8006880:	687b      	ldr	r3, [r7, #4]
 8006882:	2201      	movs	r2, #1
 8006884:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8006888:	687b      	ldr	r3, [r7, #4]
 800688a:	2201      	movs	r2, #1
 800688c:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8006890:	687b      	ldr	r3, [r7, #4]
 8006892:	2201      	movs	r2, #1
 8006894:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8006898:	2300      	movs	r3, #0
}
 800689a:	4618      	mov	r0, r3
 800689c:	3708      	adds	r7, #8
 800689e:	46bd      	mov	sp, r7
 80068a0:	bd80      	pop	{r7, pc}
	...

080068a4 <HAL_TIM_IC_Start_IT>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_Start_IT(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 80068a4:	b580      	push	{r7, lr}
 80068a6:	b084      	sub	sp, #16
 80068a8:	af00      	add	r7, sp, #0
 80068aa:	6078      	str	r0, [r7, #4]
 80068ac:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80068ae:	2300      	movs	r3, #0
 80068b0:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  HAL_TIM_ChannelStateTypeDef channel_state = TIM_CHANNEL_STATE_GET(htim, Channel);
 80068b2:	683b      	ldr	r3, [r7, #0]
 80068b4:	2b00      	cmp	r3, #0
 80068b6:	d104      	bne.n	80068c2 <HAL_TIM_IC_Start_IT+0x1e>
 80068b8:	687b      	ldr	r3, [r7, #4]
 80068ba:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 80068be:	b2db      	uxtb	r3, r3
 80068c0:	e013      	b.n	80068ea <HAL_TIM_IC_Start_IT+0x46>
 80068c2:	683b      	ldr	r3, [r7, #0]
 80068c4:	2b04      	cmp	r3, #4
 80068c6:	d104      	bne.n	80068d2 <HAL_TIM_IC_Start_IT+0x2e>
 80068c8:	687b      	ldr	r3, [r7, #4]
 80068ca:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 80068ce:	b2db      	uxtb	r3, r3
 80068d0:	e00b      	b.n	80068ea <HAL_TIM_IC_Start_IT+0x46>
 80068d2:	683b      	ldr	r3, [r7, #0]
 80068d4:	2b08      	cmp	r3, #8
 80068d6:	d104      	bne.n	80068e2 <HAL_TIM_IC_Start_IT+0x3e>
 80068d8:	687b      	ldr	r3, [r7, #4]
 80068da:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 80068de:	b2db      	uxtb	r3, r3
 80068e0:	e003      	b.n	80068ea <HAL_TIM_IC_Start_IT+0x46>
 80068e2:	687b      	ldr	r3, [r7, #4]
 80068e4:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80068e8:	b2db      	uxtb	r3, r3
 80068ea:	73bb      	strb	r3, [r7, #14]
  HAL_TIM_ChannelStateTypeDef complementary_channel_state = TIM_CHANNEL_N_STATE_GET(htim, Channel);
 80068ec:	683b      	ldr	r3, [r7, #0]
 80068ee:	2b00      	cmp	r3, #0
 80068f0:	d104      	bne.n	80068fc <HAL_TIM_IC_Start_IT+0x58>
 80068f2:	687b      	ldr	r3, [r7, #4]
 80068f4:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 80068f8:	b2db      	uxtb	r3, r3
 80068fa:	e013      	b.n	8006924 <HAL_TIM_IC_Start_IT+0x80>
 80068fc:	683b      	ldr	r3, [r7, #0]
 80068fe:	2b04      	cmp	r3, #4
 8006900:	d104      	bne.n	800690c <HAL_TIM_IC_Start_IT+0x68>
 8006902:	687b      	ldr	r3, [r7, #4]
 8006904:	f893 3043 	ldrb.w	r3, [r3, #67]	; 0x43
 8006908:	b2db      	uxtb	r3, r3
 800690a:	e00b      	b.n	8006924 <HAL_TIM_IC_Start_IT+0x80>
 800690c:	683b      	ldr	r3, [r7, #0]
 800690e:	2b08      	cmp	r3, #8
 8006910:	d104      	bne.n	800691c <HAL_TIM_IC_Start_IT+0x78>
 8006912:	687b      	ldr	r3, [r7, #4]
 8006914:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8006918:	b2db      	uxtb	r3, r3
 800691a:	e003      	b.n	8006924 <HAL_TIM_IC_Start_IT+0x80>
 800691c:	687b      	ldr	r3, [r7, #4]
 800691e:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8006922:	b2db      	uxtb	r3, r3
 8006924:	737b      	strb	r3, [r7, #13]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if ((channel_state != HAL_TIM_CHANNEL_STATE_READY)
 8006926:	7bbb      	ldrb	r3, [r7, #14]
 8006928:	2b01      	cmp	r3, #1
 800692a:	d102      	bne.n	8006932 <HAL_TIM_IC_Start_IT+0x8e>
      || (complementary_channel_state != HAL_TIM_CHANNEL_STATE_READY))
 800692c:	7b7b      	ldrb	r3, [r7, #13]
 800692e:	2b01      	cmp	r3, #1
 8006930:	d001      	beq.n	8006936 <HAL_TIM_IC_Start_IT+0x92>
  {
    return HAL_ERROR;
 8006932:	2301      	movs	r3, #1
 8006934:	e0cc      	b.n	8006ad0 <HAL_TIM_IC_Start_IT+0x22c>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8006936:	683b      	ldr	r3, [r7, #0]
 8006938:	2b00      	cmp	r3, #0
 800693a:	d104      	bne.n	8006946 <HAL_TIM_IC_Start_IT+0xa2>
 800693c:	687b      	ldr	r3, [r7, #4]
 800693e:	2202      	movs	r2, #2
 8006940:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8006944:	e013      	b.n	800696e <HAL_TIM_IC_Start_IT+0xca>
 8006946:	683b      	ldr	r3, [r7, #0]
 8006948:	2b04      	cmp	r3, #4
 800694a:	d104      	bne.n	8006956 <HAL_TIM_IC_Start_IT+0xb2>
 800694c:	687b      	ldr	r3, [r7, #4]
 800694e:	2202      	movs	r2, #2
 8006950:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8006954:	e00b      	b.n	800696e <HAL_TIM_IC_Start_IT+0xca>
 8006956:	683b      	ldr	r3, [r7, #0]
 8006958:	2b08      	cmp	r3, #8
 800695a:	d104      	bne.n	8006966 <HAL_TIM_IC_Start_IT+0xc2>
 800695c:	687b      	ldr	r3, [r7, #4]
 800695e:	2202      	movs	r2, #2
 8006960:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8006964:	e003      	b.n	800696e <HAL_TIM_IC_Start_IT+0xca>
 8006966:	687b      	ldr	r3, [r7, #4]
 8006968:	2202      	movs	r2, #2
 800696a:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 800696e:	683b      	ldr	r3, [r7, #0]
 8006970:	2b00      	cmp	r3, #0
 8006972:	d104      	bne.n	800697e <HAL_TIM_IC_Start_IT+0xda>
 8006974:	687b      	ldr	r3, [r7, #4]
 8006976:	2202      	movs	r2, #2
 8006978:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 800697c:	e013      	b.n	80069a6 <HAL_TIM_IC_Start_IT+0x102>
 800697e:	683b      	ldr	r3, [r7, #0]
 8006980:	2b04      	cmp	r3, #4
 8006982:	d104      	bne.n	800698e <HAL_TIM_IC_Start_IT+0xea>
 8006984:	687b      	ldr	r3, [r7, #4]
 8006986:	2202      	movs	r2, #2
 8006988:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 800698c:	e00b      	b.n	80069a6 <HAL_TIM_IC_Start_IT+0x102>
 800698e:	683b      	ldr	r3, [r7, #0]
 8006990:	2b08      	cmp	r3, #8
 8006992:	d104      	bne.n	800699e <HAL_TIM_IC_Start_IT+0xfa>
 8006994:	687b      	ldr	r3, [r7, #4]
 8006996:	2202      	movs	r2, #2
 8006998:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800699c:	e003      	b.n	80069a6 <HAL_TIM_IC_Start_IT+0x102>
 800699e:	687b      	ldr	r3, [r7, #4]
 80069a0:	2202      	movs	r2, #2
 80069a2:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  switch (Channel)
 80069a6:	683b      	ldr	r3, [r7, #0]
 80069a8:	2b0c      	cmp	r3, #12
 80069aa:	d841      	bhi.n	8006a30 <HAL_TIM_IC_Start_IT+0x18c>
 80069ac:	a201      	add	r2, pc, #4	; (adr r2, 80069b4 <HAL_TIM_IC_Start_IT+0x110>)
 80069ae:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80069b2:	bf00      	nop
 80069b4:	080069e9 	.word	0x080069e9
 80069b8:	08006a31 	.word	0x08006a31
 80069bc:	08006a31 	.word	0x08006a31
 80069c0:	08006a31 	.word	0x08006a31
 80069c4:	080069fb 	.word	0x080069fb
 80069c8:	08006a31 	.word	0x08006a31
 80069cc:	08006a31 	.word	0x08006a31
 80069d0:	08006a31 	.word	0x08006a31
 80069d4:	08006a0d 	.word	0x08006a0d
 80069d8:	08006a31 	.word	0x08006a31
 80069dc:	08006a31 	.word	0x08006a31
 80069e0:	08006a31 	.word	0x08006a31
 80069e4:	08006a1f 	.word	0x08006a1f
  {
    case TIM_CHANNEL_1:
    {
      /* Enable the TIM Capture/Compare 1 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC1);
 80069e8:	687b      	ldr	r3, [r7, #4]
 80069ea:	681b      	ldr	r3, [r3, #0]
 80069ec:	68da      	ldr	r2, [r3, #12]
 80069ee:	687b      	ldr	r3, [r7, #4]
 80069f0:	681b      	ldr	r3, [r3, #0]
 80069f2:	f042 0202 	orr.w	r2, r2, #2
 80069f6:	60da      	str	r2, [r3, #12]
      break;
 80069f8:	e01d      	b.n	8006a36 <HAL_TIM_IC_Start_IT+0x192>
    }

    case TIM_CHANNEL_2:
    {
      /* Enable the TIM Capture/Compare 2 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC2);
 80069fa:	687b      	ldr	r3, [r7, #4]
 80069fc:	681b      	ldr	r3, [r3, #0]
 80069fe:	68da      	ldr	r2, [r3, #12]
 8006a00:	687b      	ldr	r3, [r7, #4]
 8006a02:	681b      	ldr	r3, [r3, #0]
 8006a04:	f042 0204 	orr.w	r2, r2, #4
 8006a08:	60da      	str	r2, [r3, #12]
      break;
 8006a0a:	e014      	b.n	8006a36 <HAL_TIM_IC_Start_IT+0x192>
    }

    case TIM_CHANNEL_3:
    {
      /* Enable the TIM Capture/Compare 3 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC3);
 8006a0c:	687b      	ldr	r3, [r7, #4]
 8006a0e:	681b      	ldr	r3, [r3, #0]
 8006a10:	68da      	ldr	r2, [r3, #12]
 8006a12:	687b      	ldr	r3, [r7, #4]
 8006a14:	681b      	ldr	r3, [r3, #0]
 8006a16:	f042 0208 	orr.w	r2, r2, #8
 8006a1a:	60da      	str	r2, [r3, #12]
      break;
 8006a1c:	e00b      	b.n	8006a36 <HAL_TIM_IC_Start_IT+0x192>
    }

    case TIM_CHANNEL_4:
    {
      /* Enable the TIM Capture/Compare 4 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC4);
 8006a1e:	687b      	ldr	r3, [r7, #4]
 8006a20:	681b      	ldr	r3, [r3, #0]
 8006a22:	68da      	ldr	r2, [r3, #12]
 8006a24:	687b      	ldr	r3, [r7, #4]
 8006a26:	681b      	ldr	r3, [r3, #0]
 8006a28:	f042 0210 	orr.w	r2, r2, #16
 8006a2c:	60da      	str	r2, [r3, #12]
      break;
 8006a2e:	e002      	b.n	8006a36 <HAL_TIM_IC_Start_IT+0x192>
    }

    default:
      status = HAL_ERROR;
 8006a30:	2301      	movs	r3, #1
 8006a32:	73fb      	strb	r3, [r7, #15]
      break;
 8006a34:	bf00      	nop
  }

  if (status == HAL_OK)
 8006a36:	7bfb      	ldrb	r3, [r7, #15]
 8006a38:	2b00      	cmp	r3, #0
 8006a3a:	d148      	bne.n	8006ace <HAL_TIM_IC_Start_IT+0x22a>
  {
    /* Enable the Input Capture channel */
    TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8006a3c:	687b      	ldr	r3, [r7, #4]
 8006a3e:	681b      	ldr	r3, [r3, #0]
 8006a40:	2201      	movs	r2, #1
 8006a42:	6839      	ldr	r1, [r7, #0]
 8006a44:	4618      	mov	r0, r3
 8006a46:	f000 fbeb 	bl	8007220 <TIM_CCxChannelCmd>

    /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
    if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8006a4a:	687b      	ldr	r3, [r7, #4]
 8006a4c:	681b      	ldr	r3, [r3, #0]
 8006a4e:	4a22      	ldr	r2, [pc, #136]	; (8006ad8 <HAL_TIM_IC_Start_IT+0x234>)
 8006a50:	4293      	cmp	r3, r2
 8006a52:	d022      	beq.n	8006a9a <HAL_TIM_IC_Start_IT+0x1f6>
 8006a54:	687b      	ldr	r3, [r7, #4]
 8006a56:	681b      	ldr	r3, [r3, #0]
 8006a58:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8006a5c:	d01d      	beq.n	8006a9a <HAL_TIM_IC_Start_IT+0x1f6>
 8006a5e:	687b      	ldr	r3, [r7, #4]
 8006a60:	681b      	ldr	r3, [r3, #0]
 8006a62:	4a1e      	ldr	r2, [pc, #120]	; (8006adc <HAL_TIM_IC_Start_IT+0x238>)
 8006a64:	4293      	cmp	r3, r2
 8006a66:	d018      	beq.n	8006a9a <HAL_TIM_IC_Start_IT+0x1f6>
 8006a68:	687b      	ldr	r3, [r7, #4]
 8006a6a:	681b      	ldr	r3, [r3, #0]
 8006a6c:	4a1c      	ldr	r2, [pc, #112]	; (8006ae0 <HAL_TIM_IC_Start_IT+0x23c>)
 8006a6e:	4293      	cmp	r3, r2
 8006a70:	d013      	beq.n	8006a9a <HAL_TIM_IC_Start_IT+0x1f6>
 8006a72:	687b      	ldr	r3, [r7, #4]
 8006a74:	681b      	ldr	r3, [r3, #0]
 8006a76:	4a1b      	ldr	r2, [pc, #108]	; (8006ae4 <HAL_TIM_IC_Start_IT+0x240>)
 8006a78:	4293      	cmp	r3, r2
 8006a7a:	d00e      	beq.n	8006a9a <HAL_TIM_IC_Start_IT+0x1f6>
 8006a7c:	687b      	ldr	r3, [r7, #4]
 8006a7e:	681b      	ldr	r3, [r3, #0]
 8006a80:	4a19      	ldr	r2, [pc, #100]	; (8006ae8 <HAL_TIM_IC_Start_IT+0x244>)
 8006a82:	4293      	cmp	r3, r2
 8006a84:	d009      	beq.n	8006a9a <HAL_TIM_IC_Start_IT+0x1f6>
 8006a86:	687b      	ldr	r3, [r7, #4]
 8006a88:	681b      	ldr	r3, [r3, #0]
 8006a8a:	4a18      	ldr	r2, [pc, #96]	; (8006aec <HAL_TIM_IC_Start_IT+0x248>)
 8006a8c:	4293      	cmp	r3, r2
 8006a8e:	d004      	beq.n	8006a9a <HAL_TIM_IC_Start_IT+0x1f6>
 8006a90:	687b      	ldr	r3, [r7, #4]
 8006a92:	681b      	ldr	r3, [r3, #0]
 8006a94:	4a16      	ldr	r2, [pc, #88]	; (8006af0 <HAL_TIM_IC_Start_IT+0x24c>)
 8006a96:	4293      	cmp	r3, r2
 8006a98:	d111      	bne.n	8006abe <HAL_TIM_IC_Start_IT+0x21a>
    {
      tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8006a9a:	687b      	ldr	r3, [r7, #4]
 8006a9c:	681b      	ldr	r3, [r3, #0]
 8006a9e:	689b      	ldr	r3, [r3, #8]
 8006aa0:	f003 0307 	and.w	r3, r3, #7
 8006aa4:	60bb      	str	r3, [r7, #8]
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006aa6:	68bb      	ldr	r3, [r7, #8]
 8006aa8:	2b06      	cmp	r3, #6
 8006aaa:	d010      	beq.n	8006ace <HAL_TIM_IC_Start_IT+0x22a>
      {
        __HAL_TIM_ENABLE(htim);
 8006aac:	687b      	ldr	r3, [r7, #4]
 8006aae:	681b      	ldr	r3, [r3, #0]
 8006ab0:	681a      	ldr	r2, [r3, #0]
 8006ab2:	687b      	ldr	r3, [r7, #4]
 8006ab4:	681b      	ldr	r3, [r3, #0]
 8006ab6:	f042 0201 	orr.w	r2, r2, #1
 8006aba:	601a      	str	r2, [r3, #0]
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006abc:	e007      	b.n	8006ace <HAL_TIM_IC_Start_IT+0x22a>
      }
    }
    else
    {
      __HAL_TIM_ENABLE(htim);
 8006abe:	687b      	ldr	r3, [r7, #4]
 8006ac0:	681b      	ldr	r3, [r3, #0]
 8006ac2:	681a      	ldr	r2, [r3, #0]
 8006ac4:	687b      	ldr	r3, [r7, #4]
 8006ac6:	681b      	ldr	r3, [r3, #0]
 8006ac8:	f042 0201 	orr.w	r2, r2, #1
 8006acc:	601a      	str	r2, [r3, #0]
    }
  }

  /* Return function status */
  return status;
 8006ace:	7bfb      	ldrb	r3, [r7, #15]
}
 8006ad0:	4618      	mov	r0, r3
 8006ad2:	3710      	adds	r7, #16
 8006ad4:	46bd      	mov	sp, r7
 8006ad6:	bd80      	pop	{r7, pc}
 8006ad8:	40010000 	.word	0x40010000
 8006adc:	40000400 	.word	0x40000400
 8006ae0:	40000800 	.word	0x40000800
 8006ae4:	40000c00 	.word	0x40000c00
 8006ae8:	40010400 	.word	0x40010400
 8006aec:	40014000 	.word	0x40014000
 8006af0:	40001800 	.word	0x40001800

08006af4 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8006af4:	b580      	push	{r7, lr}
 8006af6:	b082      	sub	sp, #8
 8006af8:	af00      	add	r7, sp, #0
 8006afa:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8006afc:	687b      	ldr	r3, [r7, #4]
 8006afe:	681b      	ldr	r3, [r3, #0]
 8006b00:	691b      	ldr	r3, [r3, #16]
 8006b02:	f003 0302 	and.w	r3, r3, #2
 8006b06:	2b02      	cmp	r3, #2
 8006b08:	d122      	bne.n	8006b50 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8006b0a:	687b      	ldr	r3, [r7, #4]
 8006b0c:	681b      	ldr	r3, [r3, #0]
 8006b0e:	68db      	ldr	r3, [r3, #12]
 8006b10:	f003 0302 	and.w	r3, r3, #2
 8006b14:	2b02      	cmp	r3, #2
 8006b16:	d11b      	bne.n	8006b50 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8006b18:	687b      	ldr	r3, [r7, #4]
 8006b1a:	681b      	ldr	r3, [r3, #0]
 8006b1c:	f06f 0202 	mvn.w	r2, #2
 8006b20:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8006b22:	687b      	ldr	r3, [r7, #4]
 8006b24:	2201      	movs	r2, #1
 8006b26:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8006b28:	687b      	ldr	r3, [r7, #4]
 8006b2a:	681b      	ldr	r3, [r3, #0]
 8006b2c:	699b      	ldr	r3, [r3, #24]
 8006b2e:	f003 0303 	and.w	r3, r3, #3
 8006b32:	2b00      	cmp	r3, #0
 8006b34:	d003      	beq.n	8006b3e <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8006b36:	6878      	ldr	r0, [r7, #4]
 8006b38:	f7fa fdac 	bl	8001694 <HAL_TIM_IC_CaptureCallback>
 8006b3c:	e005      	b.n	8006b4a <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8006b3e:	6878      	ldr	r0, [r7, #4]
 8006b40:	f000 f986 	bl	8006e50 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8006b44:	6878      	ldr	r0, [r7, #4]
 8006b46:	f000 f98d 	bl	8006e64 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8006b4a:	687b      	ldr	r3, [r7, #4]
 8006b4c:	2200      	movs	r2, #0
 8006b4e:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8006b50:	687b      	ldr	r3, [r7, #4]
 8006b52:	681b      	ldr	r3, [r3, #0]
 8006b54:	691b      	ldr	r3, [r3, #16]
 8006b56:	f003 0304 	and.w	r3, r3, #4
 8006b5a:	2b04      	cmp	r3, #4
 8006b5c:	d122      	bne.n	8006ba4 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8006b5e:	687b      	ldr	r3, [r7, #4]
 8006b60:	681b      	ldr	r3, [r3, #0]
 8006b62:	68db      	ldr	r3, [r3, #12]
 8006b64:	f003 0304 	and.w	r3, r3, #4
 8006b68:	2b04      	cmp	r3, #4
 8006b6a:	d11b      	bne.n	8006ba4 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8006b6c:	687b      	ldr	r3, [r7, #4]
 8006b6e:	681b      	ldr	r3, [r3, #0]
 8006b70:	f06f 0204 	mvn.w	r2, #4
 8006b74:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8006b76:	687b      	ldr	r3, [r7, #4]
 8006b78:	2202      	movs	r2, #2
 8006b7a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8006b7c:	687b      	ldr	r3, [r7, #4]
 8006b7e:	681b      	ldr	r3, [r3, #0]
 8006b80:	699b      	ldr	r3, [r3, #24]
 8006b82:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8006b86:	2b00      	cmp	r3, #0
 8006b88:	d003      	beq.n	8006b92 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8006b8a:	6878      	ldr	r0, [r7, #4]
 8006b8c:	f7fa fd82 	bl	8001694 <HAL_TIM_IC_CaptureCallback>
 8006b90:	e005      	b.n	8006b9e <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8006b92:	6878      	ldr	r0, [r7, #4]
 8006b94:	f000 f95c 	bl	8006e50 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8006b98:	6878      	ldr	r0, [r7, #4]
 8006b9a:	f000 f963 	bl	8006e64 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8006b9e:	687b      	ldr	r3, [r7, #4]
 8006ba0:	2200      	movs	r2, #0
 8006ba2:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8006ba4:	687b      	ldr	r3, [r7, #4]
 8006ba6:	681b      	ldr	r3, [r3, #0]
 8006ba8:	691b      	ldr	r3, [r3, #16]
 8006baa:	f003 0308 	and.w	r3, r3, #8
 8006bae:	2b08      	cmp	r3, #8
 8006bb0:	d122      	bne.n	8006bf8 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8006bb2:	687b      	ldr	r3, [r7, #4]
 8006bb4:	681b      	ldr	r3, [r3, #0]
 8006bb6:	68db      	ldr	r3, [r3, #12]
 8006bb8:	f003 0308 	and.w	r3, r3, #8
 8006bbc:	2b08      	cmp	r3, #8
 8006bbe:	d11b      	bne.n	8006bf8 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8006bc0:	687b      	ldr	r3, [r7, #4]
 8006bc2:	681b      	ldr	r3, [r3, #0]
 8006bc4:	f06f 0208 	mvn.w	r2, #8
 8006bc8:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8006bca:	687b      	ldr	r3, [r7, #4]
 8006bcc:	2204      	movs	r2, #4
 8006bce:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8006bd0:	687b      	ldr	r3, [r7, #4]
 8006bd2:	681b      	ldr	r3, [r3, #0]
 8006bd4:	69db      	ldr	r3, [r3, #28]
 8006bd6:	f003 0303 	and.w	r3, r3, #3
 8006bda:	2b00      	cmp	r3, #0
 8006bdc:	d003      	beq.n	8006be6 <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8006bde:	6878      	ldr	r0, [r7, #4]
 8006be0:	f7fa fd58 	bl	8001694 <HAL_TIM_IC_CaptureCallback>
 8006be4:	e005      	b.n	8006bf2 <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8006be6:	6878      	ldr	r0, [r7, #4]
 8006be8:	f000 f932 	bl	8006e50 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8006bec:	6878      	ldr	r0, [r7, #4]
 8006bee:	f000 f939 	bl	8006e64 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8006bf2:	687b      	ldr	r3, [r7, #4]
 8006bf4:	2200      	movs	r2, #0
 8006bf6:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8006bf8:	687b      	ldr	r3, [r7, #4]
 8006bfa:	681b      	ldr	r3, [r3, #0]
 8006bfc:	691b      	ldr	r3, [r3, #16]
 8006bfe:	f003 0310 	and.w	r3, r3, #16
 8006c02:	2b10      	cmp	r3, #16
 8006c04:	d122      	bne.n	8006c4c <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8006c06:	687b      	ldr	r3, [r7, #4]
 8006c08:	681b      	ldr	r3, [r3, #0]
 8006c0a:	68db      	ldr	r3, [r3, #12]
 8006c0c:	f003 0310 	and.w	r3, r3, #16
 8006c10:	2b10      	cmp	r3, #16
 8006c12:	d11b      	bne.n	8006c4c <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8006c14:	687b      	ldr	r3, [r7, #4]
 8006c16:	681b      	ldr	r3, [r3, #0]
 8006c18:	f06f 0210 	mvn.w	r2, #16
 8006c1c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8006c1e:	687b      	ldr	r3, [r7, #4]
 8006c20:	2208      	movs	r2, #8
 8006c22:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8006c24:	687b      	ldr	r3, [r7, #4]
 8006c26:	681b      	ldr	r3, [r3, #0]
 8006c28:	69db      	ldr	r3, [r3, #28]
 8006c2a:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8006c2e:	2b00      	cmp	r3, #0
 8006c30:	d003      	beq.n	8006c3a <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8006c32:	6878      	ldr	r0, [r7, #4]
 8006c34:	f7fa fd2e 	bl	8001694 <HAL_TIM_IC_CaptureCallback>
 8006c38:	e005      	b.n	8006c46 <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8006c3a:	6878      	ldr	r0, [r7, #4]
 8006c3c:	f000 f908 	bl	8006e50 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8006c40:	6878      	ldr	r0, [r7, #4]
 8006c42:	f000 f90f 	bl	8006e64 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8006c46:	687b      	ldr	r3, [r7, #4]
 8006c48:	2200      	movs	r2, #0
 8006c4a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8006c4c:	687b      	ldr	r3, [r7, #4]
 8006c4e:	681b      	ldr	r3, [r3, #0]
 8006c50:	691b      	ldr	r3, [r3, #16]
 8006c52:	f003 0301 	and.w	r3, r3, #1
 8006c56:	2b01      	cmp	r3, #1
 8006c58:	d10e      	bne.n	8006c78 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8006c5a:	687b      	ldr	r3, [r7, #4]
 8006c5c:	681b      	ldr	r3, [r3, #0]
 8006c5e:	68db      	ldr	r3, [r3, #12]
 8006c60:	f003 0301 	and.w	r3, r3, #1
 8006c64:	2b01      	cmp	r3, #1
 8006c66:	d107      	bne.n	8006c78 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8006c68:	687b      	ldr	r3, [r7, #4]
 8006c6a:	681b      	ldr	r3, [r3, #0]
 8006c6c:	f06f 0201 	mvn.w	r2, #1
 8006c70:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8006c72:	6878      	ldr	r0, [r7, #4]
 8006c74:	f000 f8e2 	bl	8006e3c <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8006c78:	687b      	ldr	r3, [r7, #4]
 8006c7a:	681b      	ldr	r3, [r3, #0]
 8006c7c:	691b      	ldr	r3, [r3, #16]
 8006c7e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006c82:	2b80      	cmp	r3, #128	; 0x80
 8006c84:	d10e      	bne.n	8006ca4 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8006c86:	687b      	ldr	r3, [r7, #4]
 8006c88:	681b      	ldr	r3, [r3, #0]
 8006c8a:	68db      	ldr	r3, [r3, #12]
 8006c8c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006c90:	2b80      	cmp	r3, #128	; 0x80
 8006c92:	d107      	bne.n	8006ca4 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8006c94:	687b      	ldr	r3, [r7, #4]
 8006c96:	681b      	ldr	r3, [r3, #0]
 8006c98:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8006c9c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8006c9e:	6878      	ldr	r0, [r7, #4]
 8006ca0:	f000 fb6a 	bl	8007378 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8006ca4:	687b      	ldr	r3, [r7, #4]
 8006ca6:	681b      	ldr	r3, [r3, #0]
 8006ca8:	691b      	ldr	r3, [r3, #16]
 8006caa:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006cae:	2b40      	cmp	r3, #64	; 0x40
 8006cb0:	d10e      	bne.n	8006cd0 <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8006cb2:	687b      	ldr	r3, [r7, #4]
 8006cb4:	681b      	ldr	r3, [r3, #0]
 8006cb6:	68db      	ldr	r3, [r3, #12]
 8006cb8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006cbc:	2b40      	cmp	r3, #64	; 0x40
 8006cbe:	d107      	bne.n	8006cd0 <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8006cc0:	687b      	ldr	r3, [r7, #4]
 8006cc2:	681b      	ldr	r3, [r3, #0]
 8006cc4:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8006cc8:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8006cca:	6878      	ldr	r0, [r7, #4]
 8006ccc:	f000 f8d4 	bl	8006e78 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8006cd0:	687b      	ldr	r3, [r7, #4]
 8006cd2:	681b      	ldr	r3, [r3, #0]
 8006cd4:	691b      	ldr	r3, [r3, #16]
 8006cd6:	f003 0320 	and.w	r3, r3, #32
 8006cda:	2b20      	cmp	r3, #32
 8006cdc:	d10e      	bne.n	8006cfc <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8006cde:	687b      	ldr	r3, [r7, #4]
 8006ce0:	681b      	ldr	r3, [r3, #0]
 8006ce2:	68db      	ldr	r3, [r3, #12]
 8006ce4:	f003 0320 	and.w	r3, r3, #32
 8006ce8:	2b20      	cmp	r3, #32
 8006cea:	d107      	bne.n	8006cfc <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8006cec:	687b      	ldr	r3, [r7, #4]
 8006cee:	681b      	ldr	r3, [r3, #0]
 8006cf0:	f06f 0220 	mvn.w	r2, #32
 8006cf4:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8006cf6:	6878      	ldr	r0, [r7, #4]
 8006cf8:	f000 fb34 	bl	8007364 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8006cfc:	bf00      	nop
 8006cfe:	3708      	adds	r7, #8
 8006d00:	46bd      	mov	sp, r7
 8006d02:	bd80      	pop	{r7, pc}

08006d04 <HAL_TIM_IC_ConfigChannel>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_ConfigChannel(TIM_HandleTypeDef *htim, TIM_IC_InitTypeDef *sConfig, uint32_t Channel)
{
 8006d04:	b580      	push	{r7, lr}
 8006d06:	b086      	sub	sp, #24
 8006d08:	af00      	add	r7, sp, #0
 8006d0a:	60f8      	str	r0, [r7, #12]
 8006d0c:	60b9      	str	r1, [r7, #8]
 8006d0e:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8006d10:	2300      	movs	r3, #0
 8006d12:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_IC_SELECTION(sConfig->ICSelection));
  assert_param(IS_TIM_IC_PRESCALER(sConfig->ICPrescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->ICFilter));

  /* Process Locked */
  __HAL_LOCK(htim);
 8006d14:	68fb      	ldr	r3, [r7, #12]
 8006d16:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8006d1a:	2b01      	cmp	r3, #1
 8006d1c:	d101      	bne.n	8006d22 <HAL_TIM_IC_ConfigChannel+0x1e>
 8006d1e:	2302      	movs	r3, #2
 8006d20:	e088      	b.n	8006e34 <HAL_TIM_IC_ConfigChannel+0x130>
 8006d22:	68fb      	ldr	r3, [r7, #12]
 8006d24:	2201      	movs	r2, #1
 8006d26:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  if (Channel == TIM_CHANNEL_1)
 8006d2a:	687b      	ldr	r3, [r7, #4]
 8006d2c:	2b00      	cmp	r3, #0
 8006d2e:	d11b      	bne.n	8006d68 <HAL_TIM_IC_ConfigChannel+0x64>
  {
    /* TI1 Configuration */
    TIM_TI1_SetConfig(htim->Instance,
 8006d30:	68fb      	ldr	r3, [r7, #12]
 8006d32:	6818      	ldr	r0, [r3, #0]
 8006d34:	68bb      	ldr	r3, [r7, #8]
 8006d36:	6819      	ldr	r1, [r3, #0]
 8006d38:	68bb      	ldr	r3, [r7, #8]
 8006d3a:	685a      	ldr	r2, [r3, #4]
 8006d3c:	68bb      	ldr	r3, [r7, #8]
 8006d3e:	68db      	ldr	r3, [r3, #12]
 8006d40:	f000 f944 	bl	8006fcc <TIM_TI1_SetConfig>
                      sConfig->ICPolarity,
                      sConfig->ICSelection,
                      sConfig->ICFilter);

    /* Reset the IC1PSC Bits */
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC1PSC;
 8006d44:	68fb      	ldr	r3, [r7, #12]
 8006d46:	681b      	ldr	r3, [r3, #0]
 8006d48:	699a      	ldr	r2, [r3, #24]
 8006d4a:	68fb      	ldr	r3, [r7, #12]
 8006d4c:	681b      	ldr	r3, [r3, #0]
 8006d4e:	f022 020c 	bic.w	r2, r2, #12
 8006d52:	619a      	str	r2, [r3, #24]

    /* Set the IC1PSC value */
    htim->Instance->CCMR1 |= sConfig->ICPrescaler;
 8006d54:	68fb      	ldr	r3, [r7, #12]
 8006d56:	681b      	ldr	r3, [r3, #0]
 8006d58:	6999      	ldr	r1, [r3, #24]
 8006d5a:	68bb      	ldr	r3, [r7, #8]
 8006d5c:	689a      	ldr	r2, [r3, #8]
 8006d5e:	68fb      	ldr	r3, [r7, #12]
 8006d60:	681b      	ldr	r3, [r3, #0]
 8006d62:	430a      	orrs	r2, r1
 8006d64:	619a      	str	r2, [r3, #24]
 8006d66:	e060      	b.n	8006e2a <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else if (Channel == TIM_CHANNEL_2)
 8006d68:	687b      	ldr	r3, [r7, #4]
 8006d6a:	2b04      	cmp	r3, #4
 8006d6c:	d11c      	bne.n	8006da8 <HAL_TIM_IC_ConfigChannel+0xa4>
  {
    /* TI2 Configuration */
    assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

    TIM_TI2_SetConfig(htim->Instance,
 8006d6e:	68fb      	ldr	r3, [r7, #12]
 8006d70:	6818      	ldr	r0, [r3, #0]
 8006d72:	68bb      	ldr	r3, [r7, #8]
 8006d74:	6819      	ldr	r1, [r3, #0]
 8006d76:	68bb      	ldr	r3, [r7, #8]
 8006d78:	685a      	ldr	r2, [r3, #4]
 8006d7a:	68bb      	ldr	r3, [r7, #8]
 8006d7c:	68db      	ldr	r3, [r3, #12]
 8006d7e:	f000 f999 	bl	80070b4 <TIM_TI2_SetConfig>
                      sConfig->ICPolarity,
                      sConfig->ICSelection,
                      sConfig->ICFilter);

    /* Reset the IC2PSC Bits */
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC2PSC;
 8006d82:	68fb      	ldr	r3, [r7, #12]
 8006d84:	681b      	ldr	r3, [r3, #0]
 8006d86:	699a      	ldr	r2, [r3, #24]
 8006d88:	68fb      	ldr	r3, [r7, #12]
 8006d8a:	681b      	ldr	r3, [r3, #0]
 8006d8c:	f422 6240 	bic.w	r2, r2, #3072	; 0xc00
 8006d90:	619a      	str	r2, [r3, #24]

    /* Set the IC2PSC value */
    htim->Instance->CCMR1 |= (sConfig->ICPrescaler << 8U);
 8006d92:	68fb      	ldr	r3, [r7, #12]
 8006d94:	681b      	ldr	r3, [r3, #0]
 8006d96:	6999      	ldr	r1, [r3, #24]
 8006d98:	68bb      	ldr	r3, [r7, #8]
 8006d9a:	689b      	ldr	r3, [r3, #8]
 8006d9c:	021a      	lsls	r2, r3, #8
 8006d9e:	68fb      	ldr	r3, [r7, #12]
 8006da0:	681b      	ldr	r3, [r3, #0]
 8006da2:	430a      	orrs	r2, r1
 8006da4:	619a      	str	r2, [r3, #24]
 8006da6:	e040      	b.n	8006e2a <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else if (Channel == TIM_CHANNEL_3)
 8006da8:	687b      	ldr	r3, [r7, #4]
 8006daa:	2b08      	cmp	r3, #8
 8006dac:	d11b      	bne.n	8006de6 <HAL_TIM_IC_ConfigChannel+0xe2>
  {
    /* TI3 Configuration */
    assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

    TIM_TI3_SetConfig(htim->Instance,
 8006dae:	68fb      	ldr	r3, [r7, #12]
 8006db0:	6818      	ldr	r0, [r3, #0]
 8006db2:	68bb      	ldr	r3, [r7, #8]
 8006db4:	6819      	ldr	r1, [r3, #0]
 8006db6:	68bb      	ldr	r3, [r7, #8]
 8006db8:	685a      	ldr	r2, [r3, #4]
 8006dba:	68bb      	ldr	r3, [r7, #8]
 8006dbc:	68db      	ldr	r3, [r3, #12]
 8006dbe:	f000 f9b6 	bl	800712e <TIM_TI3_SetConfig>
                      sConfig->ICPolarity,
                      sConfig->ICSelection,
                      sConfig->ICFilter);

    /* Reset the IC3PSC Bits */
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC3PSC;
 8006dc2:	68fb      	ldr	r3, [r7, #12]
 8006dc4:	681b      	ldr	r3, [r3, #0]
 8006dc6:	69da      	ldr	r2, [r3, #28]
 8006dc8:	68fb      	ldr	r3, [r7, #12]
 8006dca:	681b      	ldr	r3, [r3, #0]
 8006dcc:	f022 020c 	bic.w	r2, r2, #12
 8006dd0:	61da      	str	r2, [r3, #28]

    /* Set the IC3PSC value */
    htim->Instance->CCMR2 |= sConfig->ICPrescaler;
 8006dd2:	68fb      	ldr	r3, [r7, #12]
 8006dd4:	681b      	ldr	r3, [r3, #0]
 8006dd6:	69d9      	ldr	r1, [r3, #28]
 8006dd8:	68bb      	ldr	r3, [r7, #8]
 8006dda:	689a      	ldr	r2, [r3, #8]
 8006ddc:	68fb      	ldr	r3, [r7, #12]
 8006dde:	681b      	ldr	r3, [r3, #0]
 8006de0:	430a      	orrs	r2, r1
 8006de2:	61da      	str	r2, [r3, #28]
 8006de4:	e021      	b.n	8006e2a <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else if (Channel == TIM_CHANNEL_4)
 8006de6:	687b      	ldr	r3, [r7, #4]
 8006de8:	2b0c      	cmp	r3, #12
 8006dea:	d11c      	bne.n	8006e26 <HAL_TIM_IC_ConfigChannel+0x122>
  {
    /* TI4 Configuration */
    assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

    TIM_TI4_SetConfig(htim->Instance,
 8006dec:	68fb      	ldr	r3, [r7, #12]
 8006dee:	6818      	ldr	r0, [r3, #0]
 8006df0:	68bb      	ldr	r3, [r7, #8]
 8006df2:	6819      	ldr	r1, [r3, #0]
 8006df4:	68bb      	ldr	r3, [r7, #8]
 8006df6:	685a      	ldr	r2, [r3, #4]
 8006df8:	68bb      	ldr	r3, [r7, #8]
 8006dfa:	68db      	ldr	r3, [r3, #12]
 8006dfc:	f000 f9d3 	bl	80071a6 <TIM_TI4_SetConfig>
                      sConfig->ICPolarity,
                      sConfig->ICSelection,
                      sConfig->ICFilter);

    /* Reset the IC4PSC Bits */
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC4PSC;
 8006e00:	68fb      	ldr	r3, [r7, #12]
 8006e02:	681b      	ldr	r3, [r3, #0]
 8006e04:	69da      	ldr	r2, [r3, #28]
 8006e06:	68fb      	ldr	r3, [r7, #12]
 8006e08:	681b      	ldr	r3, [r3, #0]
 8006e0a:	f422 6240 	bic.w	r2, r2, #3072	; 0xc00
 8006e0e:	61da      	str	r2, [r3, #28]

    /* Set the IC4PSC value */
    htim->Instance->CCMR2 |= (sConfig->ICPrescaler << 8U);
 8006e10:	68fb      	ldr	r3, [r7, #12]
 8006e12:	681b      	ldr	r3, [r3, #0]
 8006e14:	69d9      	ldr	r1, [r3, #28]
 8006e16:	68bb      	ldr	r3, [r7, #8]
 8006e18:	689b      	ldr	r3, [r3, #8]
 8006e1a:	021a      	lsls	r2, r3, #8
 8006e1c:	68fb      	ldr	r3, [r7, #12]
 8006e1e:	681b      	ldr	r3, [r3, #0]
 8006e20:	430a      	orrs	r2, r1
 8006e22:	61da      	str	r2, [r3, #28]
 8006e24:	e001      	b.n	8006e2a <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else
  {
    status = HAL_ERROR;
 8006e26:	2301      	movs	r3, #1
 8006e28:	75fb      	strb	r3, [r7, #23]
  }

  __HAL_UNLOCK(htim);
 8006e2a:	68fb      	ldr	r3, [r7, #12]
 8006e2c:	2200      	movs	r2, #0
 8006e2e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8006e32:	7dfb      	ldrb	r3, [r7, #23]
}
 8006e34:	4618      	mov	r0, r3
 8006e36:	3718      	adds	r7, #24
 8006e38:	46bd      	mov	sp, r7
 8006e3a:	bd80      	pop	{r7, pc}

08006e3c <HAL_TIM_PeriodElapsedCallback>:
  * @brief  Period elapsed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8006e3c:	b480      	push	{r7}
 8006e3e:	b083      	sub	sp, #12
 8006e40:	af00      	add	r7, sp, #0
 8006e42:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PeriodElapsedCallback could be implemented in the user file
   */
}
 8006e44:	bf00      	nop
 8006e46:	370c      	adds	r7, #12
 8006e48:	46bd      	mov	sp, r7
 8006e4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006e4e:	4770      	bx	lr

08006e50 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8006e50:	b480      	push	{r7}
 8006e52:	b083      	sub	sp, #12
 8006e54:	af00      	add	r7, sp, #0
 8006e56:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8006e58:	bf00      	nop
 8006e5a:	370c      	adds	r7, #12
 8006e5c:	46bd      	mov	sp, r7
 8006e5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006e62:	4770      	bx	lr

08006e64 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8006e64:	b480      	push	{r7}
 8006e66:	b083      	sub	sp, #12
 8006e68:	af00      	add	r7, sp, #0
 8006e6a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8006e6c:	bf00      	nop
 8006e6e:	370c      	adds	r7, #12
 8006e70:	46bd      	mov	sp, r7
 8006e72:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006e76:	4770      	bx	lr

08006e78 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8006e78:	b480      	push	{r7}
 8006e7a:	b083      	sub	sp, #12
 8006e7c:	af00      	add	r7, sp, #0
 8006e7e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8006e80:	bf00      	nop
 8006e82:	370c      	adds	r7, #12
 8006e84:	46bd      	mov	sp, r7
 8006e86:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006e8a:	4770      	bx	lr

08006e8c <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8006e8c:	b480      	push	{r7}
 8006e8e:	b085      	sub	sp, #20
 8006e90:	af00      	add	r7, sp, #0
 8006e92:	6078      	str	r0, [r7, #4]
 8006e94:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8006e96:	687b      	ldr	r3, [r7, #4]
 8006e98:	681b      	ldr	r3, [r3, #0]
 8006e9a:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8006e9c:	687b      	ldr	r3, [r7, #4]
 8006e9e:	4a40      	ldr	r2, [pc, #256]	; (8006fa0 <TIM_Base_SetConfig+0x114>)
 8006ea0:	4293      	cmp	r3, r2
 8006ea2:	d013      	beq.n	8006ecc <TIM_Base_SetConfig+0x40>
 8006ea4:	687b      	ldr	r3, [r7, #4]
 8006ea6:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8006eaa:	d00f      	beq.n	8006ecc <TIM_Base_SetConfig+0x40>
 8006eac:	687b      	ldr	r3, [r7, #4]
 8006eae:	4a3d      	ldr	r2, [pc, #244]	; (8006fa4 <TIM_Base_SetConfig+0x118>)
 8006eb0:	4293      	cmp	r3, r2
 8006eb2:	d00b      	beq.n	8006ecc <TIM_Base_SetConfig+0x40>
 8006eb4:	687b      	ldr	r3, [r7, #4]
 8006eb6:	4a3c      	ldr	r2, [pc, #240]	; (8006fa8 <TIM_Base_SetConfig+0x11c>)
 8006eb8:	4293      	cmp	r3, r2
 8006eba:	d007      	beq.n	8006ecc <TIM_Base_SetConfig+0x40>
 8006ebc:	687b      	ldr	r3, [r7, #4]
 8006ebe:	4a3b      	ldr	r2, [pc, #236]	; (8006fac <TIM_Base_SetConfig+0x120>)
 8006ec0:	4293      	cmp	r3, r2
 8006ec2:	d003      	beq.n	8006ecc <TIM_Base_SetConfig+0x40>
 8006ec4:	687b      	ldr	r3, [r7, #4]
 8006ec6:	4a3a      	ldr	r2, [pc, #232]	; (8006fb0 <TIM_Base_SetConfig+0x124>)
 8006ec8:	4293      	cmp	r3, r2
 8006eca:	d108      	bne.n	8006ede <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8006ecc:	68fb      	ldr	r3, [r7, #12]
 8006ece:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8006ed2:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8006ed4:	683b      	ldr	r3, [r7, #0]
 8006ed6:	685b      	ldr	r3, [r3, #4]
 8006ed8:	68fa      	ldr	r2, [r7, #12]
 8006eda:	4313      	orrs	r3, r2
 8006edc:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8006ede:	687b      	ldr	r3, [r7, #4]
 8006ee0:	4a2f      	ldr	r2, [pc, #188]	; (8006fa0 <TIM_Base_SetConfig+0x114>)
 8006ee2:	4293      	cmp	r3, r2
 8006ee4:	d02b      	beq.n	8006f3e <TIM_Base_SetConfig+0xb2>
 8006ee6:	687b      	ldr	r3, [r7, #4]
 8006ee8:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8006eec:	d027      	beq.n	8006f3e <TIM_Base_SetConfig+0xb2>
 8006eee:	687b      	ldr	r3, [r7, #4]
 8006ef0:	4a2c      	ldr	r2, [pc, #176]	; (8006fa4 <TIM_Base_SetConfig+0x118>)
 8006ef2:	4293      	cmp	r3, r2
 8006ef4:	d023      	beq.n	8006f3e <TIM_Base_SetConfig+0xb2>
 8006ef6:	687b      	ldr	r3, [r7, #4]
 8006ef8:	4a2b      	ldr	r2, [pc, #172]	; (8006fa8 <TIM_Base_SetConfig+0x11c>)
 8006efa:	4293      	cmp	r3, r2
 8006efc:	d01f      	beq.n	8006f3e <TIM_Base_SetConfig+0xb2>
 8006efe:	687b      	ldr	r3, [r7, #4]
 8006f00:	4a2a      	ldr	r2, [pc, #168]	; (8006fac <TIM_Base_SetConfig+0x120>)
 8006f02:	4293      	cmp	r3, r2
 8006f04:	d01b      	beq.n	8006f3e <TIM_Base_SetConfig+0xb2>
 8006f06:	687b      	ldr	r3, [r7, #4]
 8006f08:	4a29      	ldr	r2, [pc, #164]	; (8006fb0 <TIM_Base_SetConfig+0x124>)
 8006f0a:	4293      	cmp	r3, r2
 8006f0c:	d017      	beq.n	8006f3e <TIM_Base_SetConfig+0xb2>
 8006f0e:	687b      	ldr	r3, [r7, #4]
 8006f10:	4a28      	ldr	r2, [pc, #160]	; (8006fb4 <TIM_Base_SetConfig+0x128>)
 8006f12:	4293      	cmp	r3, r2
 8006f14:	d013      	beq.n	8006f3e <TIM_Base_SetConfig+0xb2>
 8006f16:	687b      	ldr	r3, [r7, #4]
 8006f18:	4a27      	ldr	r2, [pc, #156]	; (8006fb8 <TIM_Base_SetConfig+0x12c>)
 8006f1a:	4293      	cmp	r3, r2
 8006f1c:	d00f      	beq.n	8006f3e <TIM_Base_SetConfig+0xb2>
 8006f1e:	687b      	ldr	r3, [r7, #4]
 8006f20:	4a26      	ldr	r2, [pc, #152]	; (8006fbc <TIM_Base_SetConfig+0x130>)
 8006f22:	4293      	cmp	r3, r2
 8006f24:	d00b      	beq.n	8006f3e <TIM_Base_SetConfig+0xb2>
 8006f26:	687b      	ldr	r3, [r7, #4]
 8006f28:	4a25      	ldr	r2, [pc, #148]	; (8006fc0 <TIM_Base_SetConfig+0x134>)
 8006f2a:	4293      	cmp	r3, r2
 8006f2c:	d007      	beq.n	8006f3e <TIM_Base_SetConfig+0xb2>
 8006f2e:	687b      	ldr	r3, [r7, #4]
 8006f30:	4a24      	ldr	r2, [pc, #144]	; (8006fc4 <TIM_Base_SetConfig+0x138>)
 8006f32:	4293      	cmp	r3, r2
 8006f34:	d003      	beq.n	8006f3e <TIM_Base_SetConfig+0xb2>
 8006f36:	687b      	ldr	r3, [r7, #4]
 8006f38:	4a23      	ldr	r2, [pc, #140]	; (8006fc8 <TIM_Base_SetConfig+0x13c>)
 8006f3a:	4293      	cmp	r3, r2
 8006f3c:	d108      	bne.n	8006f50 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8006f3e:	68fb      	ldr	r3, [r7, #12]
 8006f40:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8006f44:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8006f46:	683b      	ldr	r3, [r7, #0]
 8006f48:	68db      	ldr	r3, [r3, #12]
 8006f4a:	68fa      	ldr	r2, [r7, #12]
 8006f4c:	4313      	orrs	r3, r2
 8006f4e:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8006f50:	68fb      	ldr	r3, [r7, #12]
 8006f52:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8006f56:	683b      	ldr	r3, [r7, #0]
 8006f58:	695b      	ldr	r3, [r3, #20]
 8006f5a:	4313      	orrs	r3, r2
 8006f5c:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8006f5e:	687b      	ldr	r3, [r7, #4]
 8006f60:	68fa      	ldr	r2, [r7, #12]
 8006f62:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8006f64:	683b      	ldr	r3, [r7, #0]
 8006f66:	689a      	ldr	r2, [r3, #8]
 8006f68:	687b      	ldr	r3, [r7, #4]
 8006f6a:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8006f6c:	683b      	ldr	r3, [r7, #0]
 8006f6e:	681a      	ldr	r2, [r3, #0]
 8006f70:	687b      	ldr	r3, [r7, #4]
 8006f72:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8006f74:	687b      	ldr	r3, [r7, #4]
 8006f76:	4a0a      	ldr	r2, [pc, #40]	; (8006fa0 <TIM_Base_SetConfig+0x114>)
 8006f78:	4293      	cmp	r3, r2
 8006f7a:	d003      	beq.n	8006f84 <TIM_Base_SetConfig+0xf8>
 8006f7c:	687b      	ldr	r3, [r7, #4]
 8006f7e:	4a0c      	ldr	r2, [pc, #48]	; (8006fb0 <TIM_Base_SetConfig+0x124>)
 8006f80:	4293      	cmp	r3, r2
 8006f82:	d103      	bne.n	8006f8c <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8006f84:	683b      	ldr	r3, [r7, #0]
 8006f86:	691a      	ldr	r2, [r3, #16]
 8006f88:	687b      	ldr	r3, [r7, #4]
 8006f8a:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8006f8c:	687b      	ldr	r3, [r7, #4]
 8006f8e:	2201      	movs	r2, #1
 8006f90:	615a      	str	r2, [r3, #20]
}
 8006f92:	bf00      	nop
 8006f94:	3714      	adds	r7, #20
 8006f96:	46bd      	mov	sp, r7
 8006f98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006f9c:	4770      	bx	lr
 8006f9e:	bf00      	nop
 8006fa0:	40010000 	.word	0x40010000
 8006fa4:	40000400 	.word	0x40000400
 8006fa8:	40000800 	.word	0x40000800
 8006fac:	40000c00 	.word	0x40000c00
 8006fb0:	40010400 	.word	0x40010400
 8006fb4:	40014000 	.word	0x40014000
 8006fb8:	40014400 	.word	0x40014400
 8006fbc:	40014800 	.word	0x40014800
 8006fc0:	40001800 	.word	0x40001800
 8006fc4:	40001c00 	.word	0x40001c00
 8006fc8:	40002000 	.word	0x40002000

08006fcc <TIM_TI1_SetConfig>:
  *       (on channel2 path) is used as the input signal. Therefore CCMR1 must be
  *        protected against un-initialized filter and polarity values.
  */
void TIM_TI1_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                       uint32_t TIM_ICFilter)
{
 8006fcc:	b480      	push	{r7}
 8006fce:	b087      	sub	sp, #28
 8006fd0:	af00      	add	r7, sp, #0
 8006fd2:	60f8      	str	r0, [r7, #12]
 8006fd4:	60b9      	str	r1, [r7, #8]
 8006fd6:	607a      	str	r2, [r7, #4]
 8006fd8:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8006fda:	68fb      	ldr	r3, [r7, #12]
 8006fdc:	6a1b      	ldr	r3, [r3, #32]
 8006fde:	f023 0201 	bic.w	r2, r3, #1
 8006fe2:	68fb      	ldr	r3, [r7, #12]
 8006fe4:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8006fe6:	68fb      	ldr	r3, [r7, #12]
 8006fe8:	699b      	ldr	r3, [r3, #24]
 8006fea:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8006fec:	68fb      	ldr	r3, [r7, #12]
 8006fee:	6a1b      	ldr	r3, [r3, #32]
 8006ff0:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  if (IS_TIM_CC2_INSTANCE(TIMx) != RESET)
 8006ff2:	68fb      	ldr	r3, [r7, #12]
 8006ff4:	4a28      	ldr	r2, [pc, #160]	; (8007098 <TIM_TI1_SetConfig+0xcc>)
 8006ff6:	4293      	cmp	r3, r2
 8006ff8:	d01b      	beq.n	8007032 <TIM_TI1_SetConfig+0x66>
 8006ffa:	68fb      	ldr	r3, [r7, #12]
 8006ffc:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8007000:	d017      	beq.n	8007032 <TIM_TI1_SetConfig+0x66>
 8007002:	68fb      	ldr	r3, [r7, #12]
 8007004:	4a25      	ldr	r2, [pc, #148]	; (800709c <TIM_TI1_SetConfig+0xd0>)
 8007006:	4293      	cmp	r3, r2
 8007008:	d013      	beq.n	8007032 <TIM_TI1_SetConfig+0x66>
 800700a:	68fb      	ldr	r3, [r7, #12]
 800700c:	4a24      	ldr	r2, [pc, #144]	; (80070a0 <TIM_TI1_SetConfig+0xd4>)
 800700e:	4293      	cmp	r3, r2
 8007010:	d00f      	beq.n	8007032 <TIM_TI1_SetConfig+0x66>
 8007012:	68fb      	ldr	r3, [r7, #12]
 8007014:	4a23      	ldr	r2, [pc, #140]	; (80070a4 <TIM_TI1_SetConfig+0xd8>)
 8007016:	4293      	cmp	r3, r2
 8007018:	d00b      	beq.n	8007032 <TIM_TI1_SetConfig+0x66>
 800701a:	68fb      	ldr	r3, [r7, #12]
 800701c:	4a22      	ldr	r2, [pc, #136]	; (80070a8 <TIM_TI1_SetConfig+0xdc>)
 800701e:	4293      	cmp	r3, r2
 8007020:	d007      	beq.n	8007032 <TIM_TI1_SetConfig+0x66>
 8007022:	68fb      	ldr	r3, [r7, #12]
 8007024:	4a21      	ldr	r2, [pc, #132]	; (80070ac <TIM_TI1_SetConfig+0xe0>)
 8007026:	4293      	cmp	r3, r2
 8007028:	d003      	beq.n	8007032 <TIM_TI1_SetConfig+0x66>
 800702a:	68fb      	ldr	r3, [r7, #12]
 800702c:	4a20      	ldr	r2, [pc, #128]	; (80070b0 <TIM_TI1_SetConfig+0xe4>)
 800702e:	4293      	cmp	r3, r2
 8007030:	d101      	bne.n	8007036 <TIM_TI1_SetConfig+0x6a>
 8007032:	2301      	movs	r3, #1
 8007034:	e000      	b.n	8007038 <TIM_TI1_SetConfig+0x6c>
 8007036:	2300      	movs	r3, #0
 8007038:	2b00      	cmp	r3, #0
 800703a:	d008      	beq.n	800704e <TIM_TI1_SetConfig+0x82>
  {
    tmpccmr1 &= ~TIM_CCMR1_CC1S;
 800703c:	697b      	ldr	r3, [r7, #20]
 800703e:	f023 0303 	bic.w	r3, r3, #3
 8007042:	617b      	str	r3, [r7, #20]
    tmpccmr1 |= TIM_ICSelection;
 8007044:	697a      	ldr	r2, [r7, #20]
 8007046:	687b      	ldr	r3, [r7, #4]
 8007048:	4313      	orrs	r3, r2
 800704a:	617b      	str	r3, [r7, #20]
 800704c:	e003      	b.n	8007056 <TIM_TI1_SetConfig+0x8a>
  }
  else
  {
    tmpccmr1 |= TIM_CCMR1_CC1S_0;
 800704e:	697b      	ldr	r3, [r7, #20]
 8007050:	f043 0301 	orr.w	r3, r3, #1
 8007054:	617b      	str	r3, [r7, #20]
  }

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8007056:	697b      	ldr	r3, [r7, #20]
 8007058:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 800705c:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= ((TIM_ICFilter << 4U) & TIM_CCMR1_IC1F);
 800705e:	683b      	ldr	r3, [r7, #0]
 8007060:	011b      	lsls	r3, r3, #4
 8007062:	b2db      	uxtb	r3, r3
 8007064:	697a      	ldr	r2, [r7, #20]
 8007066:	4313      	orrs	r3, r2
 8007068:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800706a:	693b      	ldr	r3, [r7, #16]
 800706c:	f023 030a 	bic.w	r3, r3, #10
 8007070:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity & (TIM_CCER_CC1P | TIM_CCER_CC1NP));
 8007072:	68bb      	ldr	r3, [r7, #8]
 8007074:	f003 030a 	and.w	r3, r3, #10
 8007078:	693a      	ldr	r2, [r7, #16]
 800707a:	4313      	orrs	r3, r2
 800707c:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 800707e:	68fb      	ldr	r3, [r7, #12]
 8007080:	697a      	ldr	r2, [r7, #20]
 8007082:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8007084:	68fb      	ldr	r3, [r7, #12]
 8007086:	693a      	ldr	r2, [r7, #16]
 8007088:	621a      	str	r2, [r3, #32]
}
 800708a:	bf00      	nop
 800708c:	371c      	adds	r7, #28
 800708e:	46bd      	mov	sp, r7
 8007090:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007094:	4770      	bx	lr
 8007096:	bf00      	nop
 8007098:	40010000 	.word	0x40010000
 800709c:	40000400 	.word	0x40000400
 80070a0:	40000800 	.word	0x40000800
 80070a4:	40000c00 	.word	0x40000c00
 80070a8:	40010400 	.word	0x40010400
 80070ac:	40014000 	.word	0x40014000
 80070b0:	40001800 	.word	0x40001800

080070b4 <TIM_TI2_SetConfig>:
  *       (on channel1 path) is used as the input signal. Therefore CCMR1 must be
  *        protected against un-initialized filter and polarity values.
  */
static void TIM_TI2_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 80070b4:	b480      	push	{r7}
 80070b6:	b087      	sub	sp, #28
 80070b8:	af00      	add	r7, sp, #0
 80070ba:	60f8      	str	r0, [r7, #12]
 80070bc:	60b9      	str	r1, [r7, #8]
 80070be:	607a      	str	r2, [r7, #4]
 80070c0:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80070c2:	68fb      	ldr	r3, [r7, #12]
 80070c4:	6a1b      	ldr	r3, [r3, #32]
 80070c6:	f023 0210 	bic.w	r2, r3, #16
 80070ca:	68fb      	ldr	r3, [r7, #12]
 80070cc:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80070ce:	68fb      	ldr	r3, [r7, #12]
 80070d0:	699b      	ldr	r3, [r3, #24]
 80070d2:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 80070d4:	68fb      	ldr	r3, [r7, #12]
 80070d6:	6a1b      	ldr	r3, [r3, #32]
 80070d8:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr1 &= ~TIM_CCMR1_CC2S;
 80070da:	697b      	ldr	r3, [r7, #20]
 80070dc:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80070e0:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICSelection << 8U);
 80070e2:	687b      	ldr	r3, [r7, #4]
 80070e4:	021b      	lsls	r3, r3, #8
 80070e6:	697a      	ldr	r2, [r7, #20]
 80070e8:	4313      	orrs	r3, r2
 80070ea:	617b      	str	r3, [r7, #20]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 80070ec:	697b      	ldr	r3, [r7, #20]
 80070ee:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 80070f2:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= ((TIM_ICFilter << 12U) & TIM_CCMR1_IC2F);
 80070f4:	683b      	ldr	r3, [r7, #0]
 80070f6:	031b      	lsls	r3, r3, #12
 80070f8:	b29b      	uxth	r3, r3
 80070fa:	697a      	ldr	r2, [r7, #20]
 80070fc:	4313      	orrs	r3, r2
 80070fe:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8007100:	693b      	ldr	r3, [r7, #16]
 8007102:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8007106:	613b      	str	r3, [r7, #16]
  tmpccer |= ((TIM_ICPolarity << 4U) & (TIM_CCER_CC2P | TIM_CCER_CC2NP));
 8007108:	68bb      	ldr	r3, [r7, #8]
 800710a:	011b      	lsls	r3, r3, #4
 800710c:	f003 03a0 	and.w	r3, r3, #160	; 0xa0
 8007110:	693a      	ldr	r2, [r7, #16]
 8007112:	4313      	orrs	r3, r2
 8007114:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8007116:	68fb      	ldr	r3, [r7, #12]
 8007118:	697a      	ldr	r2, [r7, #20]
 800711a:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800711c:	68fb      	ldr	r3, [r7, #12]
 800711e:	693a      	ldr	r2, [r7, #16]
 8007120:	621a      	str	r2, [r3, #32]
}
 8007122:	bf00      	nop
 8007124:	371c      	adds	r7, #28
 8007126:	46bd      	mov	sp, r7
 8007128:	f85d 7b04 	ldr.w	r7, [sp], #4
 800712c:	4770      	bx	lr

0800712e <TIM_TI3_SetConfig>:
  *       (on channel1 path) is used as the input signal. Therefore CCMR2 must be
  *        protected against un-initialized filter and polarity values.
  */
static void TIM_TI3_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 800712e:	b480      	push	{r7}
 8007130:	b087      	sub	sp, #28
 8007132:	af00      	add	r7, sp, #0
 8007134:	60f8      	str	r0, [r7, #12]
 8007136:	60b9      	str	r1, [r7, #8]
 8007138:	607a      	str	r2, [r7, #4]
 800713a:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr2;
  uint32_t tmpccer;

  /* Disable the Channel 3: Reset the CC3E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 800713c:	68fb      	ldr	r3, [r7, #12]
 800713e:	6a1b      	ldr	r3, [r3, #32]
 8007140:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8007144:	68fb      	ldr	r3, [r7, #12]
 8007146:	621a      	str	r2, [r3, #32]
  tmpccmr2 = TIMx->CCMR2;
 8007148:	68fb      	ldr	r3, [r7, #12]
 800714a:	69db      	ldr	r3, [r3, #28]
 800714c:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 800714e:	68fb      	ldr	r3, [r7, #12]
 8007150:	6a1b      	ldr	r3, [r3, #32]
 8007152:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr2 &= ~TIM_CCMR2_CC3S;
 8007154:	697b      	ldr	r3, [r7, #20]
 8007156:	f023 0303 	bic.w	r3, r3, #3
 800715a:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= TIM_ICSelection;
 800715c:	697a      	ldr	r2, [r7, #20]
 800715e:	687b      	ldr	r3, [r7, #4]
 8007160:	4313      	orrs	r3, r2
 8007162:	617b      	str	r3, [r7, #20]

  /* Set the filter */
  tmpccmr2 &= ~TIM_CCMR2_IC3F;
 8007164:	697b      	ldr	r3, [r7, #20]
 8007166:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 800716a:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= ((TIM_ICFilter << 4U) & TIM_CCMR2_IC3F);
 800716c:	683b      	ldr	r3, [r7, #0]
 800716e:	011b      	lsls	r3, r3, #4
 8007170:	b2db      	uxtb	r3, r3
 8007172:	697a      	ldr	r2, [r7, #20]
 8007174:	4313      	orrs	r3, r2
 8007176:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC3E Bit */
  tmpccer &= ~(TIM_CCER_CC3P | TIM_CCER_CC3NP);
 8007178:	693b      	ldr	r3, [r7, #16]
 800717a:	f423 6320 	bic.w	r3, r3, #2560	; 0xa00
 800717e:	613b      	str	r3, [r7, #16]
  tmpccer |= ((TIM_ICPolarity << 8U) & (TIM_CCER_CC3P | TIM_CCER_CC3NP));
 8007180:	68bb      	ldr	r3, [r7, #8]
 8007182:	021b      	lsls	r3, r3, #8
 8007184:	f403 6320 	and.w	r3, r3, #2560	; 0xa00
 8007188:	693a      	ldr	r2, [r7, #16]
 800718a:	4313      	orrs	r3, r2
 800718c:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 800718e:	68fb      	ldr	r3, [r7, #12]
 8007190:	697a      	ldr	r2, [r7, #20]
 8007192:	61da      	str	r2, [r3, #28]
  TIMx->CCER = tmpccer;
 8007194:	68fb      	ldr	r3, [r7, #12]
 8007196:	693a      	ldr	r2, [r7, #16]
 8007198:	621a      	str	r2, [r3, #32]
}
 800719a:	bf00      	nop
 800719c:	371c      	adds	r7, #28
 800719e:	46bd      	mov	sp, r7
 80071a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80071a4:	4770      	bx	lr

080071a6 <TIM_TI4_SetConfig>:
  *        protected against un-initialized filter and polarity values.
  * @retval None
  */
static void TIM_TI4_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 80071a6:	b480      	push	{r7}
 80071a8:	b087      	sub	sp, #28
 80071aa:	af00      	add	r7, sp, #0
 80071ac:	60f8      	str	r0, [r7, #12]
 80071ae:	60b9      	str	r1, [r7, #8]
 80071b0:	607a      	str	r2, [r7, #4]
 80071b2:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr2;
  uint32_t tmpccer;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 80071b4:	68fb      	ldr	r3, [r7, #12]
 80071b6:	6a1b      	ldr	r3, [r3, #32]
 80071b8:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 80071bc:	68fb      	ldr	r3, [r7, #12]
 80071be:	621a      	str	r2, [r3, #32]
  tmpccmr2 = TIMx->CCMR2;
 80071c0:	68fb      	ldr	r3, [r7, #12]
 80071c2:	69db      	ldr	r3, [r3, #28]
 80071c4:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 80071c6:	68fb      	ldr	r3, [r7, #12]
 80071c8:	6a1b      	ldr	r3, [r3, #32]
 80071ca:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr2 &= ~TIM_CCMR2_CC4S;
 80071cc:	697b      	ldr	r3, [r7, #20]
 80071ce:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80071d2:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= (TIM_ICSelection << 8U);
 80071d4:	687b      	ldr	r3, [r7, #4]
 80071d6:	021b      	lsls	r3, r3, #8
 80071d8:	697a      	ldr	r2, [r7, #20]
 80071da:	4313      	orrs	r3, r2
 80071dc:	617b      	str	r3, [r7, #20]

  /* Set the filter */
  tmpccmr2 &= ~TIM_CCMR2_IC4F;
 80071de:	697b      	ldr	r3, [r7, #20]
 80071e0:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 80071e4:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= ((TIM_ICFilter << 12U) & TIM_CCMR2_IC4F);
 80071e6:	683b      	ldr	r3, [r7, #0]
 80071e8:	031b      	lsls	r3, r3, #12
 80071ea:	b29b      	uxth	r3, r3
 80071ec:	697a      	ldr	r2, [r7, #20]
 80071ee:	4313      	orrs	r3, r2
 80071f0:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC4E Bit */
  tmpccer &= ~(TIM_CCER_CC4P | TIM_CCER_CC4NP);
 80071f2:	693b      	ldr	r3, [r7, #16]
 80071f4:	f423 4320 	bic.w	r3, r3, #40960	; 0xa000
 80071f8:	613b      	str	r3, [r7, #16]
  tmpccer |= ((TIM_ICPolarity << 12U) & (TIM_CCER_CC4P | TIM_CCER_CC4NP));
 80071fa:	68bb      	ldr	r3, [r7, #8]
 80071fc:	031b      	lsls	r3, r3, #12
 80071fe:	f403 4320 	and.w	r3, r3, #40960	; 0xa000
 8007202:	693a      	ldr	r2, [r7, #16]
 8007204:	4313      	orrs	r3, r2
 8007206:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 8007208:	68fb      	ldr	r3, [r7, #12]
 800720a:	697a      	ldr	r2, [r7, #20]
 800720c:	61da      	str	r2, [r3, #28]
  TIMx->CCER = tmpccer ;
 800720e:	68fb      	ldr	r3, [r7, #12]
 8007210:	693a      	ldr	r2, [r7, #16]
 8007212:	621a      	str	r2, [r3, #32]
}
 8007214:	bf00      	nop
 8007216:	371c      	adds	r7, #28
 8007218:	46bd      	mov	sp, r7
 800721a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800721e:	4770      	bx	lr

08007220 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8007220:	b480      	push	{r7}
 8007222:	b087      	sub	sp, #28
 8007224:	af00      	add	r7, sp, #0
 8007226:	60f8      	str	r0, [r7, #12]
 8007228:	60b9      	str	r1, [r7, #8]
 800722a:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 800722c:	68bb      	ldr	r3, [r7, #8]
 800722e:	f003 031f 	and.w	r3, r3, #31
 8007232:	2201      	movs	r2, #1
 8007234:	fa02 f303 	lsl.w	r3, r2, r3
 8007238:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 800723a:	68fb      	ldr	r3, [r7, #12]
 800723c:	6a1a      	ldr	r2, [r3, #32]
 800723e:	697b      	ldr	r3, [r7, #20]
 8007240:	43db      	mvns	r3, r3
 8007242:	401a      	ands	r2, r3
 8007244:	68fb      	ldr	r3, [r7, #12]
 8007246:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8007248:	68fb      	ldr	r3, [r7, #12]
 800724a:	6a1a      	ldr	r2, [r3, #32]
 800724c:	68bb      	ldr	r3, [r7, #8]
 800724e:	f003 031f 	and.w	r3, r3, #31
 8007252:	6879      	ldr	r1, [r7, #4]
 8007254:	fa01 f303 	lsl.w	r3, r1, r3
 8007258:	431a      	orrs	r2, r3
 800725a:	68fb      	ldr	r3, [r7, #12]
 800725c:	621a      	str	r2, [r3, #32]
}
 800725e:	bf00      	nop
 8007260:	371c      	adds	r7, #28
 8007262:	46bd      	mov	sp, r7
 8007264:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007268:	4770      	bx	lr
	...

0800726c <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 800726c:	b480      	push	{r7}
 800726e:	b085      	sub	sp, #20
 8007270:	af00      	add	r7, sp, #0
 8007272:	6078      	str	r0, [r7, #4]
 8007274:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8007276:	687b      	ldr	r3, [r7, #4]
 8007278:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800727c:	2b01      	cmp	r3, #1
 800727e:	d101      	bne.n	8007284 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8007280:	2302      	movs	r3, #2
 8007282:	e05a      	b.n	800733a <HAL_TIMEx_MasterConfigSynchronization+0xce>
 8007284:	687b      	ldr	r3, [r7, #4]
 8007286:	2201      	movs	r2, #1
 8007288:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 800728c:	687b      	ldr	r3, [r7, #4]
 800728e:	2202      	movs	r2, #2
 8007290:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8007294:	687b      	ldr	r3, [r7, #4]
 8007296:	681b      	ldr	r3, [r3, #0]
 8007298:	685b      	ldr	r3, [r3, #4]
 800729a:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800729c:	687b      	ldr	r3, [r7, #4]
 800729e:	681b      	ldr	r3, [r3, #0]
 80072a0:	689b      	ldr	r3, [r3, #8]
 80072a2:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 80072a4:	68fb      	ldr	r3, [r7, #12]
 80072a6:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80072aa:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 80072ac:	683b      	ldr	r3, [r7, #0]
 80072ae:	681b      	ldr	r3, [r3, #0]
 80072b0:	68fa      	ldr	r2, [r7, #12]
 80072b2:	4313      	orrs	r3, r2
 80072b4:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 80072b6:	687b      	ldr	r3, [r7, #4]
 80072b8:	681b      	ldr	r3, [r3, #0]
 80072ba:	68fa      	ldr	r2, [r7, #12]
 80072bc:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80072be:	687b      	ldr	r3, [r7, #4]
 80072c0:	681b      	ldr	r3, [r3, #0]
 80072c2:	4a21      	ldr	r2, [pc, #132]	; (8007348 <HAL_TIMEx_MasterConfigSynchronization+0xdc>)
 80072c4:	4293      	cmp	r3, r2
 80072c6:	d022      	beq.n	800730e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80072c8:	687b      	ldr	r3, [r7, #4]
 80072ca:	681b      	ldr	r3, [r3, #0]
 80072cc:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80072d0:	d01d      	beq.n	800730e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80072d2:	687b      	ldr	r3, [r7, #4]
 80072d4:	681b      	ldr	r3, [r3, #0]
 80072d6:	4a1d      	ldr	r2, [pc, #116]	; (800734c <HAL_TIMEx_MasterConfigSynchronization+0xe0>)
 80072d8:	4293      	cmp	r3, r2
 80072da:	d018      	beq.n	800730e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80072dc:	687b      	ldr	r3, [r7, #4]
 80072de:	681b      	ldr	r3, [r3, #0]
 80072e0:	4a1b      	ldr	r2, [pc, #108]	; (8007350 <HAL_TIMEx_MasterConfigSynchronization+0xe4>)
 80072e2:	4293      	cmp	r3, r2
 80072e4:	d013      	beq.n	800730e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80072e6:	687b      	ldr	r3, [r7, #4]
 80072e8:	681b      	ldr	r3, [r3, #0]
 80072ea:	4a1a      	ldr	r2, [pc, #104]	; (8007354 <HAL_TIMEx_MasterConfigSynchronization+0xe8>)
 80072ec:	4293      	cmp	r3, r2
 80072ee:	d00e      	beq.n	800730e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80072f0:	687b      	ldr	r3, [r7, #4]
 80072f2:	681b      	ldr	r3, [r3, #0]
 80072f4:	4a18      	ldr	r2, [pc, #96]	; (8007358 <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 80072f6:	4293      	cmp	r3, r2
 80072f8:	d009      	beq.n	800730e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80072fa:	687b      	ldr	r3, [r7, #4]
 80072fc:	681b      	ldr	r3, [r3, #0]
 80072fe:	4a17      	ldr	r2, [pc, #92]	; (800735c <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 8007300:	4293      	cmp	r3, r2
 8007302:	d004      	beq.n	800730e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8007304:	687b      	ldr	r3, [r7, #4]
 8007306:	681b      	ldr	r3, [r3, #0]
 8007308:	4a15      	ldr	r2, [pc, #84]	; (8007360 <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 800730a:	4293      	cmp	r3, r2
 800730c:	d10c      	bne.n	8007328 <HAL_TIMEx_MasterConfigSynchronization+0xbc>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 800730e:	68bb      	ldr	r3, [r7, #8]
 8007310:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8007314:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8007316:	683b      	ldr	r3, [r7, #0]
 8007318:	685b      	ldr	r3, [r3, #4]
 800731a:	68ba      	ldr	r2, [r7, #8]
 800731c:	4313      	orrs	r3, r2
 800731e:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8007320:	687b      	ldr	r3, [r7, #4]
 8007322:	681b      	ldr	r3, [r3, #0]
 8007324:	68ba      	ldr	r2, [r7, #8]
 8007326:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8007328:	687b      	ldr	r3, [r7, #4]
 800732a:	2201      	movs	r2, #1
 800732c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8007330:	687b      	ldr	r3, [r7, #4]
 8007332:	2200      	movs	r2, #0
 8007334:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8007338:	2300      	movs	r3, #0
}
 800733a:	4618      	mov	r0, r3
 800733c:	3714      	adds	r7, #20
 800733e:	46bd      	mov	sp, r7
 8007340:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007344:	4770      	bx	lr
 8007346:	bf00      	nop
 8007348:	40010000 	.word	0x40010000
 800734c:	40000400 	.word	0x40000400
 8007350:	40000800 	.word	0x40000800
 8007354:	40000c00 	.word	0x40000c00
 8007358:	40010400 	.word	0x40010400
 800735c:	40014000 	.word	0x40014000
 8007360:	40001800 	.word	0x40001800

08007364 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8007364:	b480      	push	{r7}
 8007366:	b083      	sub	sp, #12
 8007368:	af00      	add	r7, sp, #0
 800736a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 800736c:	bf00      	nop
 800736e:	370c      	adds	r7, #12
 8007370:	46bd      	mov	sp, r7
 8007372:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007376:	4770      	bx	lr

08007378 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8007378:	b480      	push	{r7}
 800737a:	b083      	sub	sp, #12
 800737c:	af00      	add	r7, sp, #0
 800737e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8007380:	bf00      	nop
 8007382:	370c      	adds	r7, #12
 8007384:	46bd      	mov	sp, r7
 8007386:	f85d 7b04 	ldr.w	r7, [sp], #4
 800738a:	4770      	bx	lr

0800738c <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800738c:	b580      	push	{r7, lr}
 800738e:	b082      	sub	sp, #8
 8007390:	af00      	add	r7, sp, #0
 8007392:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8007394:	687b      	ldr	r3, [r7, #4]
 8007396:	2b00      	cmp	r3, #0
 8007398:	d101      	bne.n	800739e <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800739a:	2301      	movs	r3, #1
 800739c:	e03f      	b.n	800741e <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 800739e:	687b      	ldr	r3, [r7, #4]
 80073a0:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80073a4:	b2db      	uxtb	r3, r3
 80073a6:	2b00      	cmp	r3, #0
 80073a8:	d106      	bne.n	80073b8 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80073aa:	687b      	ldr	r3, [r7, #4]
 80073ac:	2200      	movs	r2, #0
 80073ae:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80073b2:	6878      	ldr	r0, [r7, #4]
 80073b4:	f7fb f99e 	bl	80026f4 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80073b8:	687b      	ldr	r3, [r7, #4]
 80073ba:	2224      	movs	r2, #36	; 0x24
 80073bc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 80073c0:	687b      	ldr	r3, [r7, #4]
 80073c2:	681b      	ldr	r3, [r3, #0]
 80073c4:	68da      	ldr	r2, [r3, #12]
 80073c6:	687b      	ldr	r3, [r7, #4]
 80073c8:	681b      	ldr	r3, [r3, #0]
 80073ca:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 80073ce:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 80073d0:	6878      	ldr	r0, [r7, #4]
 80073d2:	f000 ff65 	bl	80082a0 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80073d6:	687b      	ldr	r3, [r7, #4]
 80073d8:	681b      	ldr	r3, [r3, #0]
 80073da:	691a      	ldr	r2, [r3, #16]
 80073dc:	687b      	ldr	r3, [r7, #4]
 80073de:	681b      	ldr	r3, [r3, #0]
 80073e0:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 80073e4:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80073e6:	687b      	ldr	r3, [r7, #4]
 80073e8:	681b      	ldr	r3, [r3, #0]
 80073ea:	695a      	ldr	r2, [r3, #20]
 80073ec:	687b      	ldr	r3, [r7, #4]
 80073ee:	681b      	ldr	r3, [r3, #0]
 80073f0:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 80073f4:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 80073f6:	687b      	ldr	r3, [r7, #4]
 80073f8:	681b      	ldr	r3, [r3, #0]
 80073fa:	68da      	ldr	r2, [r3, #12]
 80073fc:	687b      	ldr	r3, [r7, #4]
 80073fe:	681b      	ldr	r3, [r3, #0]
 8007400:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8007404:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8007406:	687b      	ldr	r3, [r7, #4]
 8007408:	2200      	movs	r2, #0
 800740a:	641a      	str	r2, [r3, #64]	; 0x40
  huart->gState = HAL_UART_STATE_READY;
 800740c:	687b      	ldr	r3, [r7, #4]
 800740e:	2220      	movs	r2, #32
 8007410:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  huart->RxState = HAL_UART_STATE_READY;
 8007414:	687b      	ldr	r3, [r7, #4]
 8007416:	2220      	movs	r2, #32
 8007418:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 800741c:	2300      	movs	r3, #0
}
 800741e:	4618      	mov	r0, r3
 8007420:	3708      	adds	r7, #8
 8007422:	46bd      	mov	sp, r7
 8007424:	bd80      	pop	{r7, pc}

08007426 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8007426:	b580      	push	{r7, lr}
 8007428:	b08a      	sub	sp, #40	; 0x28
 800742a:	af02      	add	r7, sp, #8
 800742c:	60f8      	str	r0, [r7, #12]
 800742e:	60b9      	str	r1, [r7, #8]
 8007430:	603b      	str	r3, [r7, #0]
 8007432:	4613      	mov	r3, r2
 8007434:	80fb      	strh	r3, [r7, #6]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8007436:	2300      	movs	r3, #0
 8007438:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 800743a:	68fb      	ldr	r3, [r7, #12]
 800743c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8007440:	b2db      	uxtb	r3, r3
 8007442:	2b20      	cmp	r3, #32
 8007444:	d17c      	bne.n	8007540 <HAL_UART_Transmit+0x11a>
  {
    if ((pData == NULL) || (Size == 0U))
 8007446:	68bb      	ldr	r3, [r7, #8]
 8007448:	2b00      	cmp	r3, #0
 800744a:	d002      	beq.n	8007452 <HAL_UART_Transmit+0x2c>
 800744c:	88fb      	ldrh	r3, [r7, #6]
 800744e:	2b00      	cmp	r3, #0
 8007450:	d101      	bne.n	8007456 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 8007452:	2301      	movs	r3, #1
 8007454:	e075      	b.n	8007542 <HAL_UART_Transmit+0x11c>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8007456:	68fb      	ldr	r3, [r7, #12]
 8007458:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800745c:	2b01      	cmp	r3, #1
 800745e:	d101      	bne.n	8007464 <HAL_UART_Transmit+0x3e>
 8007460:	2302      	movs	r3, #2
 8007462:	e06e      	b.n	8007542 <HAL_UART_Transmit+0x11c>
 8007464:	68fb      	ldr	r3, [r7, #12]
 8007466:	2201      	movs	r2, #1
 8007468:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800746c:	68fb      	ldr	r3, [r7, #12]
 800746e:	2200      	movs	r2, #0
 8007470:	641a      	str	r2, [r3, #64]	; 0x40
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8007472:	68fb      	ldr	r3, [r7, #12]
 8007474:	2221      	movs	r2, #33	; 0x21
 8007476:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 800747a:	f7fb fc2d 	bl	8002cd8 <HAL_GetTick>
 800747e:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8007480:	68fb      	ldr	r3, [r7, #12]
 8007482:	88fa      	ldrh	r2, [r7, #6]
 8007484:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 8007486:	68fb      	ldr	r3, [r7, #12]
 8007488:	88fa      	ldrh	r2, [r7, #6]
 800748a:	84da      	strh	r2, [r3, #38]	; 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800748c:	68fb      	ldr	r3, [r7, #12]
 800748e:	689b      	ldr	r3, [r3, #8]
 8007490:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8007494:	d108      	bne.n	80074a8 <HAL_UART_Transmit+0x82>
 8007496:	68fb      	ldr	r3, [r7, #12]
 8007498:	691b      	ldr	r3, [r3, #16]
 800749a:	2b00      	cmp	r3, #0
 800749c:	d104      	bne.n	80074a8 <HAL_UART_Transmit+0x82>
    {
      pdata8bits  = NULL;
 800749e:	2300      	movs	r3, #0
 80074a0:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 80074a2:	68bb      	ldr	r3, [r7, #8]
 80074a4:	61bb      	str	r3, [r7, #24]
 80074a6:	e003      	b.n	80074b0 <HAL_UART_Transmit+0x8a>
    }
    else
    {
      pdata8bits  = pData;
 80074a8:	68bb      	ldr	r3, [r7, #8]
 80074aa:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 80074ac:	2300      	movs	r3, #0
 80074ae:	61bb      	str	r3, [r7, #24]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 80074b0:	68fb      	ldr	r3, [r7, #12]
 80074b2:	2200      	movs	r2, #0
 80074b4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    while (huart->TxXferCount > 0U)
 80074b8:	e02a      	b.n	8007510 <HAL_UART_Transmit+0xea>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 80074ba:	683b      	ldr	r3, [r7, #0]
 80074bc:	9300      	str	r3, [sp, #0]
 80074be:	697b      	ldr	r3, [r7, #20]
 80074c0:	2200      	movs	r2, #0
 80074c2:	2180      	movs	r1, #128	; 0x80
 80074c4:	68f8      	ldr	r0, [r7, #12]
 80074c6:	f000 fc21 	bl	8007d0c <UART_WaitOnFlagUntilTimeout>
 80074ca:	4603      	mov	r3, r0
 80074cc:	2b00      	cmp	r3, #0
 80074ce:	d001      	beq.n	80074d4 <HAL_UART_Transmit+0xae>
      {
        return HAL_TIMEOUT;
 80074d0:	2303      	movs	r3, #3
 80074d2:	e036      	b.n	8007542 <HAL_UART_Transmit+0x11c>
      }
      if (pdata8bits == NULL)
 80074d4:	69fb      	ldr	r3, [r7, #28]
 80074d6:	2b00      	cmp	r3, #0
 80074d8:	d10b      	bne.n	80074f2 <HAL_UART_Transmit+0xcc>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 80074da:	69bb      	ldr	r3, [r7, #24]
 80074dc:	881b      	ldrh	r3, [r3, #0]
 80074de:	461a      	mov	r2, r3
 80074e0:	68fb      	ldr	r3, [r7, #12]
 80074e2:	681b      	ldr	r3, [r3, #0]
 80074e4:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80074e8:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 80074ea:	69bb      	ldr	r3, [r7, #24]
 80074ec:	3302      	adds	r3, #2
 80074ee:	61bb      	str	r3, [r7, #24]
 80074f0:	e007      	b.n	8007502 <HAL_UART_Transmit+0xdc>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 80074f2:	69fb      	ldr	r3, [r7, #28]
 80074f4:	781a      	ldrb	r2, [r3, #0]
 80074f6:	68fb      	ldr	r3, [r7, #12]
 80074f8:	681b      	ldr	r3, [r3, #0]
 80074fa:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 80074fc:	69fb      	ldr	r3, [r7, #28]
 80074fe:	3301      	adds	r3, #1
 8007500:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8007502:	68fb      	ldr	r3, [r7, #12]
 8007504:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8007506:	b29b      	uxth	r3, r3
 8007508:	3b01      	subs	r3, #1
 800750a:	b29a      	uxth	r2, r3
 800750c:	68fb      	ldr	r3, [r7, #12]
 800750e:	84da      	strh	r2, [r3, #38]	; 0x26
    while (huart->TxXferCount > 0U)
 8007510:	68fb      	ldr	r3, [r7, #12]
 8007512:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8007514:	b29b      	uxth	r3, r3
 8007516:	2b00      	cmp	r3, #0
 8007518:	d1cf      	bne.n	80074ba <HAL_UART_Transmit+0x94>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 800751a:	683b      	ldr	r3, [r7, #0]
 800751c:	9300      	str	r3, [sp, #0]
 800751e:	697b      	ldr	r3, [r7, #20]
 8007520:	2200      	movs	r2, #0
 8007522:	2140      	movs	r1, #64	; 0x40
 8007524:	68f8      	ldr	r0, [r7, #12]
 8007526:	f000 fbf1 	bl	8007d0c <UART_WaitOnFlagUntilTimeout>
 800752a:	4603      	mov	r3, r0
 800752c:	2b00      	cmp	r3, #0
 800752e:	d001      	beq.n	8007534 <HAL_UART_Transmit+0x10e>
    {
      return HAL_TIMEOUT;
 8007530:	2303      	movs	r3, #3
 8007532:	e006      	b.n	8007542 <HAL_UART_Transmit+0x11c>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8007534:	68fb      	ldr	r3, [r7, #12]
 8007536:	2220      	movs	r2, #32
 8007538:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    return HAL_OK;
 800753c:	2300      	movs	r3, #0
 800753e:	e000      	b.n	8007542 <HAL_UART_Transmit+0x11c>
  }
  else
  {
    return HAL_BUSY;
 8007540:	2302      	movs	r3, #2
  }
}
 8007542:	4618      	mov	r0, r3
 8007544:	3720      	adds	r7, #32
 8007546:	46bd      	mov	sp, r7
 8007548:	bd80      	pop	{r7, pc}

0800754a <HAL_UART_Receive_DMA>:
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @note   When the UART parity is enabled (PCE = 1) the received data contains the parity bit.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800754a:	b580      	push	{r7, lr}
 800754c:	b084      	sub	sp, #16
 800754e:	af00      	add	r7, sp, #0
 8007550:	60f8      	str	r0, [r7, #12]
 8007552:	60b9      	str	r1, [r7, #8]
 8007554:	4613      	mov	r3, r2
 8007556:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8007558:	68fb      	ldr	r3, [r7, #12]
 800755a:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 800755e:	b2db      	uxtb	r3, r3
 8007560:	2b20      	cmp	r3, #32
 8007562:	d11d      	bne.n	80075a0 <HAL_UART_Receive_DMA+0x56>
  {
    if ((pData == NULL) || (Size == 0U))
 8007564:	68bb      	ldr	r3, [r7, #8]
 8007566:	2b00      	cmp	r3, #0
 8007568:	d002      	beq.n	8007570 <HAL_UART_Receive_DMA+0x26>
 800756a:	88fb      	ldrh	r3, [r7, #6]
 800756c:	2b00      	cmp	r3, #0
 800756e:	d101      	bne.n	8007574 <HAL_UART_Receive_DMA+0x2a>
    {
      return HAL_ERROR;
 8007570:	2301      	movs	r3, #1
 8007572:	e016      	b.n	80075a2 <HAL_UART_Receive_DMA+0x58>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8007574:	68fb      	ldr	r3, [r7, #12]
 8007576:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800757a:	2b01      	cmp	r3, #1
 800757c:	d101      	bne.n	8007582 <HAL_UART_Receive_DMA+0x38>
 800757e:	2302      	movs	r3, #2
 8007580:	e00f      	b.n	80075a2 <HAL_UART_Receive_DMA+0x58>
 8007582:	68fb      	ldr	r3, [r7, #12]
 8007584:	2201      	movs	r2, #1
 8007586:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800758a:	68fb      	ldr	r3, [r7, #12]
 800758c:	2200      	movs	r2, #0
 800758e:	631a      	str	r2, [r3, #48]	; 0x30

    return (UART_Start_Receive_DMA(huart, pData, Size));
 8007590:	88fb      	ldrh	r3, [r7, #6]
 8007592:	461a      	mov	r2, r3
 8007594:	68b9      	ldr	r1, [r7, #8]
 8007596:	68f8      	ldr	r0, [r7, #12]
 8007598:	f000 fc26 	bl	8007de8 <UART_Start_Receive_DMA>
 800759c:	4603      	mov	r3, r0
 800759e:	e000      	b.n	80075a2 <HAL_UART_Receive_DMA+0x58>
  }
  else
  {
    return HAL_BUSY;
 80075a0:	2302      	movs	r3, #2
  }
}
 80075a2:	4618      	mov	r0, r3
 80075a4:	3710      	adds	r7, #16
 80075a6:	46bd      	mov	sp, r7
 80075a8:	bd80      	pop	{r7, pc}
	...

080075ac <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 80075ac:	b580      	push	{r7, lr}
 80075ae:	b0ba      	sub	sp, #232	; 0xe8
 80075b0:	af00      	add	r7, sp, #0
 80075b2:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 80075b4:	687b      	ldr	r3, [r7, #4]
 80075b6:	681b      	ldr	r3, [r3, #0]
 80075b8:	681b      	ldr	r3, [r3, #0]
 80075ba:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 80075be:	687b      	ldr	r3, [r7, #4]
 80075c0:	681b      	ldr	r3, [r3, #0]
 80075c2:	68db      	ldr	r3, [r3, #12]
 80075c4:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 80075c8:	687b      	ldr	r3, [r7, #4]
 80075ca:	681b      	ldr	r3, [r3, #0]
 80075cc:	695b      	ldr	r3, [r3, #20]
 80075ce:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
  uint32_t errorflags = 0x00U;
 80075d2:	2300      	movs	r3, #0
 80075d4:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  uint32_t dmarequest = 0x00U;
 80075d8:	2300      	movs	r3, #0
 80075da:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 80075de:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80075e2:	f003 030f 	and.w	r3, r3, #15
 80075e6:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  if (errorflags == RESET)
 80075ea:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 80075ee:	2b00      	cmp	r3, #0
 80075f0:	d10f      	bne.n	8007612 <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 80075f2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80075f6:	f003 0320 	and.w	r3, r3, #32
 80075fa:	2b00      	cmp	r3, #0
 80075fc:	d009      	beq.n	8007612 <HAL_UART_IRQHandler+0x66>
 80075fe:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8007602:	f003 0320 	and.w	r3, r3, #32
 8007606:	2b00      	cmp	r3, #0
 8007608:	d003      	beq.n	8007612 <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 800760a:	6878      	ldr	r0, [r7, #4]
 800760c:	f000 fd8d 	bl	800812a <UART_Receive_IT>
      return;
 8007610:	e256      	b.n	8007ac0 <HAL_UART_IRQHandler+0x514>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 8007612:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 8007616:	2b00      	cmp	r3, #0
 8007618:	f000 80de 	beq.w	80077d8 <HAL_UART_IRQHandler+0x22c>
 800761c:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8007620:	f003 0301 	and.w	r3, r3, #1
 8007624:	2b00      	cmp	r3, #0
 8007626:	d106      	bne.n	8007636 <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 8007628:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800762c:	f403 7390 	and.w	r3, r3, #288	; 0x120
 8007630:	2b00      	cmp	r3, #0
 8007632:	f000 80d1 	beq.w	80077d8 <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 8007636:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800763a:	f003 0301 	and.w	r3, r3, #1
 800763e:	2b00      	cmp	r3, #0
 8007640:	d00b      	beq.n	800765a <HAL_UART_IRQHandler+0xae>
 8007642:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8007646:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800764a:	2b00      	cmp	r3, #0
 800764c:	d005      	beq.n	800765a <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 800764e:	687b      	ldr	r3, [r7, #4]
 8007650:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007652:	f043 0201 	orr.w	r2, r3, #1
 8007656:	687b      	ldr	r3, [r7, #4]
 8007658:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 800765a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800765e:	f003 0304 	and.w	r3, r3, #4
 8007662:	2b00      	cmp	r3, #0
 8007664:	d00b      	beq.n	800767e <HAL_UART_IRQHandler+0xd2>
 8007666:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 800766a:	f003 0301 	and.w	r3, r3, #1
 800766e:	2b00      	cmp	r3, #0
 8007670:	d005      	beq.n	800767e <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8007672:	687b      	ldr	r3, [r7, #4]
 8007674:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007676:	f043 0202 	orr.w	r2, r3, #2
 800767a:	687b      	ldr	r3, [r7, #4]
 800767c:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 800767e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8007682:	f003 0302 	and.w	r3, r3, #2
 8007686:	2b00      	cmp	r3, #0
 8007688:	d00b      	beq.n	80076a2 <HAL_UART_IRQHandler+0xf6>
 800768a:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 800768e:	f003 0301 	and.w	r3, r3, #1
 8007692:	2b00      	cmp	r3, #0
 8007694:	d005      	beq.n	80076a2 <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8007696:	687b      	ldr	r3, [r7, #4]
 8007698:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800769a:	f043 0204 	orr.w	r2, r3, #4
 800769e:	687b      	ldr	r3, [r7, #4]
 80076a0:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 80076a2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80076a6:	f003 0308 	and.w	r3, r3, #8
 80076aa:	2b00      	cmp	r3, #0
 80076ac:	d011      	beq.n	80076d2 <HAL_UART_IRQHandler+0x126>
 80076ae:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80076b2:	f003 0320 	and.w	r3, r3, #32
 80076b6:	2b00      	cmp	r3, #0
 80076b8:	d105      	bne.n	80076c6 <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 80076ba:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 80076be:	f003 0301 	and.w	r3, r3, #1
 80076c2:	2b00      	cmp	r3, #0
 80076c4:	d005      	beq.n	80076d2 <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 80076c6:	687b      	ldr	r3, [r7, #4]
 80076c8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80076ca:	f043 0208 	orr.w	r2, r3, #8
 80076ce:	687b      	ldr	r3, [r7, #4]
 80076d0:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 80076d2:	687b      	ldr	r3, [r7, #4]
 80076d4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80076d6:	2b00      	cmp	r3, #0
 80076d8:	f000 81ed 	beq.w	8007ab6 <HAL_UART_IRQHandler+0x50a>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 80076dc:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80076e0:	f003 0320 	and.w	r3, r3, #32
 80076e4:	2b00      	cmp	r3, #0
 80076e6:	d008      	beq.n	80076fa <HAL_UART_IRQHandler+0x14e>
 80076e8:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80076ec:	f003 0320 	and.w	r3, r3, #32
 80076f0:	2b00      	cmp	r3, #0
 80076f2:	d002      	beq.n	80076fa <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 80076f4:	6878      	ldr	r0, [r7, #4]
 80076f6:	f000 fd18 	bl	800812a <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 80076fa:	687b      	ldr	r3, [r7, #4]
 80076fc:	681b      	ldr	r3, [r3, #0]
 80076fe:	695b      	ldr	r3, [r3, #20]
 8007700:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007704:	2b40      	cmp	r3, #64	; 0x40
 8007706:	bf0c      	ite	eq
 8007708:	2301      	moveq	r3, #1
 800770a:	2300      	movne	r3, #0
 800770c:	b2db      	uxtb	r3, r3
 800770e:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 8007712:	687b      	ldr	r3, [r7, #4]
 8007714:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007716:	f003 0308 	and.w	r3, r3, #8
 800771a:	2b00      	cmp	r3, #0
 800771c:	d103      	bne.n	8007726 <HAL_UART_IRQHandler+0x17a>
 800771e:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 8007722:	2b00      	cmp	r3, #0
 8007724:	d04f      	beq.n	80077c6 <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8007726:	6878      	ldr	r0, [r7, #4]
 8007728:	f000 fc20 	bl	8007f6c <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800772c:	687b      	ldr	r3, [r7, #4]
 800772e:	681b      	ldr	r3, [r3, #0]
 8007730:	695b      	ldr	r3, [r3, #20]
 8007732:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007736:	2b40      	cmp	r3, #64	; 0x40
 8007738:	d141      	bne.n	80077be <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800773a:	687b      	ldr	r3, [r7, #4]
 800773c:	681b      	ldr	r3, [r3, #0]
 800773e:	3314      	adds	r3, #20
 8007740:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007744:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 8007748:	e853 3f00 	ldrex	r3, [r3]
 800774c:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
   return(result);
 8007750:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 8007754:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8007758:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 800775c:	687b      	ldr	r3, [r7, #4]
 800775e:	681b      	ldr	r3, [r3, #0]
 8007760:	3314      	adds	r3, #20
 8007762:	f8d7 20d0 	ldr.w	r2, [r7, #208]	; 0xd0
 8007766:	f8c7 20a8 	str.w	r2, [r7, #168]	; 0xa8
 800776a:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800776e:	f8d7 10a4 	ldr.w	r1, [r7, #164]	; 0xa4
 8007772:	f8d7 20a8 	ldr.w	r2, [r7, #168]	; 0xa8
 8007776:	e841 2300 	strex	r3, r2, [r1]
 800777a:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
   return(result);
 800777e:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 8007782:	2b00      	cmp	r3, #0
 8007784:	d1d9      	bne.n	800773a <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx stream */
          if (huart->hdmarx != NULL)
 8007786:	687b      	ldr	r3, [r7, #4]
 8007788:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800778a:	2b00      	cmp	r3, #0
 800778c:	d013      	beq.n	80077b6 <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 800778e:	687b      	ldr	r3, [r7, #4]
 8007790:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007792:	4a7d      	ldr	r2, [pc, #500]	; (8007988 <HAL_UART_IRQHandler+0x3dc>)
 8007794:	651a      	str	r2, [r3, #80]	; 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8007796:	687b      	ldr	r3, [r7, #4]
 8007798:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800779a:	4618      	mov	r0, r3
 800779c:	f7fb fd54 	bl	8003248 <HAL_DMA_Abort_IT>
 80077a0:	4603      	mov	r3, r0
 80077a2:	2b00      	cmp	r3, #0
 80077a4:	d016      	beq.n	80077d4 <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 80077a6:	687b      	ldr	r3, [r7, #4]
 80077a8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80077aa:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80077ac:	687a      	ldr	r2, [r7, #4]
 80077ae:	6b92      	ldr	r2, [r2, #56]	; 0x38
 80077b0:	4610      	mov	r0, r2
 80077b2:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80077b4:	e00e      	b.n	80077d4 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 80077b6:	6878      	ldr	r0, [r7, #4]
 80077b8:	f000 f99a 	bl	8007af0 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80077bc:	e00a      	b.n	80077d4 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 80077be:	6878      	ldr	r0, [r7, #4]
 80077c0:	f000 f996 	bl	8007af0 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80077c4:	e006      	b.n	80077d4 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 80077c6:	6878      	ldr	r0, [r7, #4]
 80077c8:	f000 f992 	bl	8007af0 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 80077cc:	687b      	ldr	r3, [r7, #4]
 80077ce:	2200      	movs	r2, #0
 80077d0:	641a      	str	r2, [r3, #64]	; 0x40
      }
    }
    return;
 80077d2:	e170      	b.n	8007ab6 <HAL_UART_IRQHandler+0x50a>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80077d4:	bf00      	nop
    return;
 80077d6:	e16e      	b.n	8007ab6 <HAL_UART_IRQHandler+0x50a>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80077d8:	687b      	ldr	r3, [r7, #4]
 80077da:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80077dc:	2b01      	cmp	r3, #1
 80077de:	f040 814a 	bne.w	8007a76 <HAL_UART_IRQHandler+0x4ca>
      && ((isrflags & USART_SR_IDLE) != 0U)
 80077e2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80077e6:	f003 0310 	and.w	r3, r3, #16
 80077ea:	2b00      	cmp	r3, #0
 80077ec:	f000 8143 	beq.w	8007a76 <HAL_UART_IRQHandler+0x4ca>
      && ((cr1its & USART_SR_IDLE) != 0U))
 80077f0:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80077f4:	f003 0310 	and.w	r3, r3, #16
 80077f8:	2b00      	cmp	r3, #0
 80077fa:	f000 813c 	beq.w	8007a76 <HAL_UART_IRQHandler+0x4ca>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 80077fe:	2300      	movs	r3, #0
 8007800:	60bb      	str	r3, [r7, #8]
 8007802:	687b      	ldr	r3, [r7, #4]
 8007804:	681b      	ldr	r3, [r3, #0]
 8007806:	681b      	ldr	r3, [r3, #0]
 8007808:	60bb      	str	r3, [r7, #8]
 800780a:	687b      	ldr	r3, [r7, #4]
 800780c:	681b      	ldr	r3, [r3, #0]
 800780e:	685b      	ldr	r3, [r3, #4]
 8007810:	60bb      	str	r3, [r7, #8]
 8007812:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8007814:	687b      	ldr	r3, [r7, #4]
 8007816:	681b      	ldr	r3, [r3, #0]
 8007818:	695b      	ldr	r3, [r3, #20]
 800781a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800781e:	2b40      	cmp	r3, #64	; 0x40
 8007820:	f040 80b4 	bne.w	800798c <HAL_UART_IRQHandler+0x3e0>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8007824:	687b      	ldr	r3, [r7, #4]
 8007826:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007828:	681b      	ldr	r3, [r3, #0]
 800782a:	685b      	ldr	r3, [r3, #4]
 800782c:	f8a7 30be 	strh.w	r3, [r7, #190]	; 0xbe
      if ((nb_remaining_rx_data > 0U)
 8007830:	f8b7 30be 	ldrh.w	r3, [r7, #190]	; 0xbe
 8007834:	2b00      	cmp	r3, #0
 8007836:	f000 8140 	beq.w	8007aba <HAL_UART_IRQHandler+0x50e>
          && (nb_remaining_rx_data < huart->RxXferSize))
 800783a:	687b      	ldr	r3, [r7, #4]
 800783c:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 800783e:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 8007842:	429a      	cmp	r2, r3
 8007844:	f080 8139 	bcs.w	8007aba <HAL_UART_IRQHandler+0x50e>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8007848:	687b      	ldr	r3, [r7, #4]
 800784a:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 800784e:	85da      	strh	r2, [r3, #46]	; 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 8007850:	687b      	ldr	r3, [r7, #4]
 8007852:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007854:	69db      	ldr	r3, [r3, #28]
 8007856:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800785a:	f000 8088 	beq.w	800796e <HAL_UART_IRQHandler+0x3c2>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800785e:	687b      	ldr	r3, [r7, #4]
 8007860:	681b      	ldr	r3, [r3, #0]
 8007862:	330c      	adds	r3, #12
 8007864:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007868:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 800786c:	e853 3f00 	ldrex	r3, [r3]
 8007870:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
   return(result);
 8007874:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8007878:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800787c:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 8007880:	687b      	ldr	r3, [r7, #4]
 8007882:	681b      	ldr	r3, [r3, #0]
 8007884:	330c      	adds	r3, #12
 8007886:	f8d7 20b8 	ldr.w	r2, [r7, #184]	; 0xb8
 800788a:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 800788e:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007892:	f8d7 1090 	ldr.w	r1, [r7, #144]	; 0x90
 8007896:	f8d7 2094 	ldr.w	r2, [r7, #148]	; 0x94
 800789a:	e841 2300 	strex	r3, r2, [r1]
 800789e:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
   return(result);
 80078a2:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 80078a6:	2b00      	cmp	r3, #0
 80078a8:	d1d9      	bne.n	800785e <HAL_UART_IRQHandler+0x2b2>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80078aa:	687b      	ldr	r3, [r7, #4]
 80078ac:	681b      	ldr	r3, [r3, #0]
 80078ae:	3314      	adds	r3, #20
 80078b0:	677b      	str	r3, [r7, #116]	; 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80078b2:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 80078b4:	e853 3f00 	ldrex	r3, [r3]
 80078b8:	673b      	str	r3, [r7, #112]	; 0x70
   return(result);
 80078ba:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 80078bc:	f023 0301 	bic.w	r3, r3, #1
 80078c0:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 80078c4:	687b      	ldr	r3, [r7, #4]
 80078c6:	681b      	ldr	r3, [r3, #0]
 80078c8:	3314      	adds	r3, #20
 80078ca:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
 80078ce:	f8c7 2080 	str.w	r2, [r7, #128]	; 0x80
 80078d2:	67fb      	str	r3, [r7, #124]	; 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80078d4:	6ff9      	ldr	r1, [r7, #124]	; 0x7c
 80078d6:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
 80078da:	e841 2300 	strex	r3, r2, [r1]
 80078de:	67bb      	str	r3, [r7, #120]	; 0x78
   return(result);
 80078e0:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 80078e2:	2b00      	cmp	r3, #0
 80078e4:	d1e1      	bne.n	80078aa <HAL_UART_IRQHandler+0x2fe>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80078e6:	687b      	ldr	r3, [r7, #4]
 80078e8:	681b      	ldr	r3, [r3, #0]
 80078ea:	3314      	adds	r3, #20
 80078ec:	663b      	str	r3, [r7, #96]	; 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80078ee:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 80078f0:	e853 3f00 	ldrex	r3, [r3]
 80078f4:	65fb      	str	r3, [r7, #92]	; 0x5c
   return(result);
 80078f6:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80078f8:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80078fc:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 8007900:	687b      	ldr	r3, [r7, #4]
 8007902:	681b      	ldr	r3, [r3, #0]
 8007904:	3314      	adds	r3, #20
 8007906:	f8d7 20b0 	ldr.w	r2, [r7, #176]	; 0xb0
 800790a:	66fa      	str	r2, [r7, #108]	; 0x6c
 800790c:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800790e:	6eb9      	ldr	r1, [r7, #104]	; 0x68
 8007910:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 8007912:	e841 2300 	strex	r3, r2, [r1]
 8007916:	667b      	str	r3, [r7, #100]	; 0x64
   return(result);
 8007918:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 800791a:	2b00      	cmp	r3, #0
 800791c:	d1e3      	bne.n	80078e6 <HAL_UART_IRQHandler+0x33a>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 800791e:	687b      	ldr	r3, [r7, #4]
 8007920:	2220      	movs	r2, #32
 8007922:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007926:	687b      	ldr	r3, [r7, #4]
 8007928:	2200      	movs	r2, #0
 800792a:	631a      	str	r2, [r3, #48]	; 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800792c:	687b      	ldr	r3, [r7, #4]
 800792e:	681b      	ldr	r3, [r3, #0]
 8007930:	330c      	adds	r3, #12
 8007932:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007934:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8007936:	e853 3f00 	ldrex	r3, [r3]
 800793a:	64bb      	str	r3, [r7, #72]	; 0x48
   return(result);
 800793c:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800793e:	f023 0310 	bic.w	r3, r3, #16
 8007942:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
 8007946:	687b      	ldr	r3, [r7, #4]
 8007948:	681b      	ldr	r3, [r3, #0]
 800794a:	330c      	adds	r3, #12
 800794c:	f8d7 20ac 	ldr.w	r2, [r7, #172]	; 0xac
 8007950:	65ba      	str	r2, [r7, #88]	; 0x58
 8007952:	657b      	str	r3, [r7, #84]	; 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007954:	6d79      	ldr	r1, [r7, #84]	; 0x54
 8007956:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8007958:	e841 2300 	strex	r3, r2, [r1]
 800795c:	653b      	str	r3, [r7, #80]	; 0x50
   return(result);
 800795e:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8007960:	2b00      	cmp	r3, #0
 8007962:	d1e3      	bne.n	800792c <HAL_UART_IRQHandler+0x380>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8007964:	687b      	ldr	r3, [r7, #4]
 8007966:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007968:	4618      	mov	r0, r3
 800796a:	f7fb fbfd 	bl	8003168 <HAL_DMA_Abort>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 800796e:	687b      	ldr	r3, [r7, #4]
 8007970:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 8007972:	687b      	ldr	r3, [r7, #4]
 8007974:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8007976:	b29b      	uxth	r3, r3
 8007978:	1ad3      	subs	r3, r2, r3
 800797a:	b29b      	uxth	r3, r3
 800797c:	4619      	mov	r1, r3
 800797e:	6878      	ldr	r0, [r7, #4]
 8007980:	f000 f8c0 	bl	8007b04 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8007984:	e099      	b.n	8007aba <HAL_UART_IRQHandler+0x50e>
 8007986:	bf00      	nop
 8007988:	08008033 	.word	0x08008033
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 800798c:	687b      	ldr	r3, [r7, #4]
 800798e:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 8007990:	687b      	ldr	r3, [r7, #4]
 8007992:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8007994:	b29b      	uxth	r3, r3
 8007996:	1ad3      	subs	r3, r2, r3
 8007998:	f8a7 30ce 	strh.w	r3, [r7, #206]	; 0xce
      if ((huart->RxXferCount > 0U)
 800799c:	687b      	ldr	r3, [r7, #4]
 800799e:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 80079a0:	b29b      	uxth	r3, r3
 80079a2:	2b00      	cmp	r3, #0
 80079a4:	f000 808b 	beq.w	8007abe <HAL_UART_IRQHandler+0x512>
          && (nb_rx_data > 0U))
 80079a8:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 80079ac:	2b00      	cmp	r3, #0
 80079ae:	f000 8086 	beq.w	8007abe <HAL_UART_IRQHandler+0x512>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80079b2:	687b      	ldr	r3, [r7, #4]
 80079b4:	681b      	ldr	r3, [r3, #0]
 80079b6:	330c      	adds	r3, #12
 80079b8:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80079ba:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80079bc:	e853 3f00 	ldrex	r3, [r3]
 80079c0:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 80079c2:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80079c4:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 80079c8:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 80079cc:	687b      	ldr	r3, [r7, #4]
 80079ce:	681b      	ldr	r3, [r3, #0]
 80079d0:	330c      	adds	r3, #12
 80079d2:	f8d7 20c8 	ldr.w	r2, [r7, #200]	; 0xc8
 80079d6:	647a      	str	r2, [r7, #68]	; 0x44
 80079d8:	643b      	str	r3, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80079da:	6c39      	ldr	r1, [r7, #64]	; 0x40
 80079dc:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 80079de:	e841 2300 	strex	r3, r2, [r1]
 80079e2:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 80079e4:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80079e6:	2b00      	cmp	r3, #0
 80079e8:	d1e3      	bne.n	80079b2 <HAL_UART_IRQHandler+0x406>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80079ea:	687b      	ldr	r3, [r7, #4]
 80079ec:	681b      	ldr	r3, [r3, #0]
 80079ee:	3314      	adds	r3, #20
 80079f0:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80079f2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80079f4:	e853 3f00 	ldrex	r3, [r3]
 80079f8:	623b      	str	r3, [r7, #32]
   return(result);
 80079fa:	6a3b      	ldr	r3, [r7, #32]
 80079fc:	f023 0301 	bic.w	r3, r3, #1
 8007a00:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
 8007a04:	687b      	ldr	r3, [r7, #4]
 8007a06:	681b      	ldr	r3, [r3, #0]
 8007a08:	3314      	adds	r3, #20
 8007a0a:	f8d7 20c4 	ldr.w	r2, [r7, #196]	; 0xc4
 8007a0e:	633a      	str	r2, [r7, #48]	; 0x30
 8007a10:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007a12:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8007a14:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8007a16:	e841 2300 	strex	r3, r2, [r1]
 8007a1a:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 8007a1c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007a1e:	2b00      	cmp	r3, #0
 8007a20:	d1e3      	bne.n	80079ea <HAL_UART_IRQHandler+0x43e>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8007a22:	687b      	ldr	r3, [r7, #4]
 8007a24:	2220      	movs	r2, #32
 8007a26:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007a2a:	687b      	ldr	r3, [r7, #4]
 8007a2c:	2200      	movs	r2, #0
 8007a2e:	631a      	str	r2, [r3, #48]	; 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8007a30:	687b      	ldr	r3, [r7, #4]
 8007a32:	681b      	ldr	r3, [r3, #0]
 8007a34:	330c      	adds	r3, #12
 8007a36:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007a38:	693b      	ldr	r3, [r7, #16]
 8007a3a:	e853 3f00 	ldrex	r3, [r3]
 8007a3e:	60fb      	str	r3, [r7, #12]
   return(result);
 8007a40:	68fb      	ldr	r3, [r7, #12]
 8007a42:	f023 0310 	bic.w	r3, r3, #16
 8007a46:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 8007a4a:	687b      	ldr	r3, [r7, #4]
 8007a4c:	681b      	ldr	r3, [r3, #0]
 8007a4e:	330c      	adds	r3, #12
 8007a50:	f8d7 20c0 	ldr.w	r2, [r7, #192]	; 0xc0
 8007a54:	61fa      	str	r2, [r7, #28]
 8007a56:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007a58:	69b9      	ldr	r1, [r7, #24]
 8007a5a:	69fa      	ldr	r2, [r7, #28]
 8007a5c:	e841 2300 	strex	r3, r2, [r1]
 8007a60:	617b      	str	r3, [r7, #20]
   return(result);
 8007a62:	697b      	ldr	r3, [r7, #20]
 8007a64:	2b00      	cmp	r3, #0
 8007a66:	d1e3      	bne.n	8007a30 <HAL_UART_IRQHandler+0x484>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8007a68:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 8007a6c:	4619      	mov	r1, r3
 8007a6e:	6878      	ldr	r0, [r7, #4]
 8007a70:	f000 f848 	bl	8007b04 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8007a74:	e023      	b.n	8007abe <HAL_UART_IRQHandler+0x512>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 8007a76:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8007a7a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8007a7e:	2b00      	cmp	r3, #0
 8007a80:	d009      	beq.n	8007a96 <HAL_UART_IRQHandler+0x4ea>
 8007a82:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8007a86:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8007a8a:	2b00      	cmp	r3, #0
 8007a8c:	d003      	beq.n	8007a96 <HAL_UART_IRQHandler+0x4ea>
  {
    UART_Transmit_IT(huart);
 8007a8e:	6878      	ldr	r0, [r7, #4]
 8007a90:	f000 fae3 	bl	800805a <UART_Transmit_IT>
    return;
 8007a94:	e014      	b.n	8007ac0 <HAL_UART_IRQHandler+0x514>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 8007a96:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8007a9a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007a9e:	2b00      	cmp	r3, #0
 8007aa0:	d00e      	beq.n	8007ac0 <HAL_UART_IRQHandler+0x514>
 8007aa2:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8007aa6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007aaa:	2b00      	cmp	r3, #0
 8007aac:	d008      	beq.n	8007ac0 <HAL_UART_IRQHandler+0x514>
  {
    UART_EndTransmit_IT(huart);
 8007aae:	6878      	ldr	r0, [r7, #4]
 8007ab0:	f000 fb23 	bl	80080fa <UART_EndTransmit_IT>
    return;
 8007ab4:	e004      	b.n	8007ac0 <HAL_UART_IRQHandler+0x514>
    return;
 8007ab6:	bf00      	nop
 8007ab8:	e002      	b.n	8007ac0 <HAL_UART_IRQHandler+0x514>
      return;
 8007aba:	bf00      	nop
 8007abc:	e000      	b.n	8007ac0 <HAL_UART_IRQHandler+0x514>
      return;
 8007abe:	bf00      	nop
  }
}
 8007ac0:	37e8      	adds	r7, #232	; 0xe8
 8007ac2:	46bd      	mov	sp, r7
 8007ac4:	bd80      	pop	{r7, pc}
 8007ac6:	bf00      	nop

08007ac8 <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8007ac8:	b480      	push	{r7}
 8007aca:	b083      	sub	sp, #12
 8007acc:	af00      	add	r7, sp, #0
 8007ace:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 8007ad0:	bf00      	nop
 8007ad2:	370c      	adds	r7, #12
 8007ad4:	46bd      	mov	sp, r7
 8007ad6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007ada:	4770      	bx	lr

08007adc <HAL_UART_RxHalfCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 8007adc:	b480      	push	{r7}
 8007ade:	b083      	sub	sp, #12
 8007ae0:	af00      	add	r7, sp, #0
 8007ae2:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxHalfCpltCallback could be implemented in the user file
   */
}
 8007ae4:	bf00      	nop
 8007ae6:	370c      	adds	r7, #12
 8007ae8:	46bd      	mov	sp, r7
 8007aea:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007aee:	4770      	bx	lr

08007af0 <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8007af0:	b480      	push	{r7}
 8007af2:	b083      	sub	sp, #12
 8007af4:	af00      	add	r7, sp, #0
 8007af6:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 8007af8:	bf00      	nop
 8007afa:	370c      	adds	r7, #12
 8007afc:	46bd      	mov	sp, r7
 8007afe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007b02:	4770      	bx	lr

08007b04 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8007b04:	b480      	push	{r7}
 8007b06:	b083      	sub	sp, #12
 8007b08:	af00      	add	r7, sp, #0
 8007b0a:	6078      	str	r0, [r7, #4]
 8007b0c:	460b      	mov	r3, r1
 8007b0e:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8007b10:	bf00      	nop
 8007b12:	370c      	adds	r7, #12
 8007b14:	46bd      	mov	sp, r7
 8007b16:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007b1a:	4770      	bx	lr

08007b1c <UART_DMAReceiveCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAReceiveCplt(DMA_HandleTypeDef *hdma)
{
 8007b1c:	b580      	push	{r7, lr}
 8007b1e:	b09c      	sub	sp, #112	; 0x70
 8007b20:	af00      	add	r7, sp, #0
 8007b22:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8007b24:	687b      	ldr	r3, [r7, #4]
 8007b26:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007b28:	66fb      	str	r3, [r7, #108]	; 0x6c
  /* DMA Normal mode*/
  if ((hdma->Instance->CR & DMA_SxCR_CIRC) == 0U)
 8007b2a:	687b      	ldr	r3, [r7, #4]
 8007b2c:	681b      	ldr	r3, [r3, #0]
 8007b2e:	681b      	ldr	r3, [r3, #0]
 8007b30:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8007b34:	2b00      	cmp	r3, #0
 8007b36:	d172      	bne.n	8007c1e <UART_DMAReceiveCplt+0x102>
  {
    huart->RxXferCount = 0U;
 8007b38:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8007b3a:	2200      	movs	r2, #0
 8007b3c:	85da      	strh	r2, [r3, #46]	; 0x2e

    /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8007b3e:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8007b40:	681b      	ldr	r3, [r3, #0]
 8007b42:	330c      	adds	r3, #12
 8007b44:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007b46:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8007b48:	e853 3f00 	ldrex	r3, [r3]
 8007b4c:	64bb      	str	r3, [r7, #72]	; 0x48
   return(result);
 8007b4e:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8007b50:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8007b54:	66bb      	str	r3, [r7, #104]	; 0x68
 8007b56:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8007b58:	681b      	ldr	r3, [r3, #0]
 8007b5a:	330c      	adds	r3, #12
 8007b5c:	6eba      	ldr	r2, [r7, #104]	; 0x68
 8007b5e:	65ba      	str	r2, [r7, #88]	; 0x58
 8007b60:	657b      	str	r3, [r7, #84]	; 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007b62:	6d79      	ldr	r1, [r7, #84]	; 0x54
 8007b64:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8007b66:	e841 2300 	strex	r3, r2, [r1]
 8007b6a:	653b      	str	r3, [r7, #80]	; 0x50
   return(result);
 8007b6c:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8007b6e:	2b00      	cmp	r3, #0
 8007b70:	d1e5      	bne.n	8007b3e <UART_DMAReceiveCplt+0x22>
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8007b72:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8007b74:	681b      	ldr	r3, [r3, #0]
 8007b76:	3314      	adds	r3, #20
 8007b78:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007b7a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007b7c:	e853 3f00 	ldrex	r3, [r3]
 8007b80:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 8007b82:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8007b84:	f023 0301 	bic.w	r3, r3, #1
 8007b88:	667b      	str	r3, [r7, #100]	; 0x64
 8007b8a:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8007b8c:	681b      	ldr	r3, [r3, #0]
 8007b8e:	3314      	adds	r3, #20
 8007b90:	6e7a      	ldr	r2, [r7, #100]	; 0x64
 8007b92:	647a      	str	r2, [r7, #68]	; 0x44
 8007b94:	643b      	str	r3, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007b96:	6c39      	ldr	r1, [r7, #64]	; 0x40
 8007b98:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8007b9a:	e841 2300 	strex	r3, r2, [r1]
 8007b9e:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 8007ba0:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8007ba2:	2b00      	cmp	r3, #0
 8007ba4:	d1e5      	bne.n	8007b72 <UART_DMAReceiveCplt+0x56>

    /* Disable the DMA transfer for the receiver request by setting the DMAR bit
       in the UART CR3 register */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8007ba6:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8007ba8:	681b      	ldr	r3, [r3, #0]
 8007baa:	3314      	adds	r3, #20
 8007bac:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007bae:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007bb0:	e853 3f00 	ldrex	r3, [r3]
 8007bb4:	623b      	str	r3, [r7, #32]
   return(result);
 8007bb6:	6a3b      	ldr	r3, [r7, #32]
 8007bb8:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8007bbc:	663b      	str	r3, [r7, #96]	; 0x60
 8007bbe:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8007bc0:	681b      	ldr	r3, [r3, #0]
 8007bc2:	3314      	adds	r3, #20
 8007bc4:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 8007bc6:	633a      	str	r2, [r7, #48]	; 0x30
 8007bc8:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007bca:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8007bcc:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8007bce:	e841 2300 	strex	r3, r2, [r1]
 8007bd2:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 8007bd4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007bd6:	2b00      	cmp	r3, #0
 8007bd8:	d1e5      	bne.n	8007ba6 <UART_DMAReceiveCplt+0x8a>

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 8007bda:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8007bdc:	2220      	movs	r2, #32
 8007bde:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* If Reception till IDLE event has been selected, Disable IDLE Interrupt */
    if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8007be2:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8007be4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007be6:	2b01      	cmp	r3, #1
 8007be8:	d119      	bne.n	8007c1e <UART_DMAReceiveCplt+0x102>
    {
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8007bea:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8007bec:	681b      	ldr	r3, [r3, #0]
 8007bee:	330c      	adds	r3, #12
 8007bf0:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007bf2:	693b      	ldr	r3, [r7, #16]
 8007bf4:	e853 3f00 	ldrex	r3, [r3]
 8007bf8:	60fb      	str	r3, [r7, #12]
   return(result);
 8007bfa:	68fb      	ldr	r3, [r7, #12]
 8007bfc:	f023 0310 	bic.w	r3, r3, #16
 8007c00:	65fb      	str	r3, [r7, #92]	; 0x5c
 8007c02:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8007c04:	681b      	ldr	r3, [r3, #0]
 8007c06:	330c      	adds	r3, #12
 8007c08:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 8007c0a:	61fa      	str	r2, [r7, #28]
 8007c0c:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007c0e:	69b9      	ldr	r1, [r7, #24]
 8007c10:	69fa      	ldr	r2, [r7, #28]
 8007c12:	e841 2300 	strex	r3, r2, [r1]
 8007c16:	617b      	str	r3, [r7, #20]
   return(result);
 8007c18:	697b      	ldr	r3, [r7, #20]
 8007c1a:	2b00      	cmp	r3, #0
 8007c1c:	d1e5      	bne.n	8007bea <UART_DMAReceiveCplt+0xce>
    }
  }

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8007c1e:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8007c20:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007c22:	2b01      	cmp	r3, #1
 8007c24:	d106      	bne.n	8007c34 <UART_DMAReceiveCplt+0x118>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8007c26:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8007c28:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 8007c2a:	4619      	mov	r1, r3
 8007c2c:	6ef8      	ldr	r0, [r7, #108]	; 0x6c
 8007c2e:	f7ff ff69 	bl	8007b04 <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx complete callback*/
    HAL_UART_RxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 8007c32:	e002      	b.n	8007c3a <UART_DMAReceiveCplt+0x11e>
    HAL_UART_RxCpltCallback(huart);
 8007c34:	6ef8      	ldr	r0, [r7, #108]	; 0x6c
 8007c36:	f7f9 fd3b 	bl	80016b0 <HAL_UART_RxCpltCallback>
}
 8007c3a:	bf00      	nop
 8007c3c:	3770      	adds	r7, #112	; 0x70
 8007c3e:	46bd      	mov	sp, r7
 8007c40:	bd80      	pop	{r7, pc}

08007c42 <UART_DMARxHalfCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMARxHalfCplt(DMA_HandleTypeDef *hdma)
{
 8007c42:	b580      	push	{r7, lr}
 8007c44:	b084      	sub	sp, #16
 8007c46:	af00      	add	r7, sp, #0
 8007c48:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8007c4a:	687b      	ldr	r3, [r7, #4]
 8007c4c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007c4e:	60fb      	str	r3, [r7, #12]

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8007c50:	68fb      	ldr	r3, [r7, #12]
 8007c52:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007c54:	2b01      	cmp	r3, #1
 8007c56:	d108      	bne.n	8007c6a <UART_DMARxHalfCplt+0x28>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize / 2U);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize / 2U);
 8007c58:	68fb      	ldr	r3, [r7, #12]
 8007c5a:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 8007c5c:	085b      	lsrs	r3, r3, #1
 8007c5e:	b29b      	uxth	r3, r3
 8007c60:	4619      	mov	r1, r3
 8007c62:	68f8      	ldr	r0, [r7, #12]
 8007c64:	f7ff ff4e 	bl	8007b04 <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx Half complete callback*/
    HAL_UART_RxHalfCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 8007c68:	e002      	b.n	8007c70 <UART_DMARxHalfCplt+0x2e>
    HAL_UART_RxHalfCpltCallback(huart);
 8007c6a:	68f8      	ldr	r0, [r7, #12]
 8007c6c:	f7ff ff36 	bl	8007adc <HAL_UART_RxHalfCpltCallback>
}
 8007c70:	bf00      	nop
 8007c72:	3710      	adds	r7, #16
 8007c74:	46bd      	mov	sp, r7
 8007c76:	bd80      	pop	{r7, pc}

08007c78 <UART_DMAError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAError(DMA_HandleTypeDef *hdma)
{
 8007c78:	b580      	push	{r7, lr}
 8007c7a:	b084      	sub	sp, #16
 8007c7c:	af00      	add	r7, sp, #0
 8007c7e:	6078      	str	r0, [r7, #4]
  uint32_t dmarequest = 0x00U;
 8007c80:	2300      	movs	r3, #0
 8007c82:	60fb      	str	r3, [r7, #12]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8007c84:	687b      	ldr	r3, [r7, #4]
 8007c86:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007c88:	60bb      	str	r3, [r7, #8]

  /* Stop UART DMA Tx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT);
 8007c8a:	68bb      	ldr	r3, [r7, #8]
 8007c8c:	681b      	ldr	r3, [r3, #0]
 8007c8e:	695b      	ldr	r3, [r3, #20]
 8007c90:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8007c94:	2b80      	cmp	r3, #128	; 0x80
 8007c96:	bf0c      	ite	eq
 8007c98:	2301      	moveq	r3, #1
 8007c9a:	2300      	movne	r3, #0
 8007c9c:	b2db      	uxtb	r3, r3
 8007c9e:	60fb      	str	r3, [r7, #12]
  if ((huart->gState == HAL_UART_STATE_BUSY_TX) && dmarequest)
 8007ca0:	68bb      	ldr	r3, [r7, #8]
 8007ca2:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8007ca6:	b2db      	uxtb	r3, r3
 8007ca8:	2b21      	cmp	r3, #33	; 0x21
 8007caa:	d108      	bne.n	8007cbe <UART_DMAError+0x46>
 8007cac:	68fb      	ldr	r3, [r7, #12]
 8007cae:	2b00      	cmp	r3, #0
 8007cb0:	d005      	beq.n	8007cbe <UART_DMAError+0x46>
  {
    huart->TxXferCount = 0x00U;
 8007cb2:	68bb      	ldr	r3, [r7, #8]
 8007cb4:	2200      	movs	r2, #0
 8007cb6:	84da      	strh	r2, [r3, #38]	; 0x26
    UART_EndTxTransfer(huart);
 8007cb8:	68b8      	ldr	r0, [r7, #8]
 8007cba:	f000 f92f 	bl	8007f1c <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8007cbe:	68bb      	ldr	r3, [r7, #8]
 8007cc0:	681b      	ldr	r3, [r3, #0]
 8007cc2:	695b      	ldr	r3, [r3, #20]
 8007cc4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007cc8:	2b40      	cmp	r3, #64	; 0x40
 8007cca:	bf0c      	ite	eq
 8007ccc:	2301      	moveq	r3, #1
 8007cce:	2300      	movne	r3, #0
 8007cd0:	b2db      	uxtb	r3, r3
 8007cd2:	60fb      	str	r3, [r7, #12]
  if ((huart->RxState == HAL_UART_STATE_BUSY_RX) && dmarequest)
 8007cd4:	68bb      	ldr	r3, [r7, #8]
 8007cd6:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8007cda:	b2db      	uxtb	r3, r3
 8007cdc:	2b22      	cmp	r3, #34	; 0x22
 8007cde:	d108      	bne.n	8007cf2 <UART_DMAError+0x7a>
 8007ce0:	68fb      	ldr	r3, [r7, #12]
 8007ce2:	2b00      	cmp	r3, #0
 8007ce4:	d005      	beq.n	8007cf2 <UART_DMAError+0x7a>
  {
    huart->RxXferCount = 0x00U;
 8007ce6:	68bb      	ldr	r3, [r7, #8]
 8007ce8:	2200      	movs	r2, #0
 8007cea:	85da      	strh	r2, [r3, #46]	; 0x2e
    UART_EndRxTransfer(huart);
 8007cec:	68b8      	ldr	r0, [r7, #8]
 8007cee:	f000 f93d 	bl	8007f6c <UART_EndRxTransfer>
  }

  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 8007cf2:	68bb      	ldr	r3, [r7, #8]
 8007cf4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007cf6:	f043 0210 	orr.w	r2, r3, #16
 8007cfa:	68bb      	ldr	r3, [r7, #8]
 8007cfc:	641a      	str	r2, [r3, #64]	; 0x40
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8007cfe:	68b8      	ldr	r0, [r7, #8]
 8007d00:	f7ff fef6 	bl	8007af0 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8007d04:	bf00      	nop
 8007d06:	3710      	adds	r7, #16
 8007d08:	46bd      	mov	sp, r7
 8007d0a:	bd80      	pop	{r7, pc}

08007d0c <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 8007d0c:	b580      	push	{r7, lr}
 8007d0e:	b090      	sub	sp, #64	; 0x40
 8007d10:	af00      	add	r7, sp, #0
 8007d12:	60f8      	str	r0, [r7, #12]
 8007d14:	60b9      	str	r1, [r7, #8]
 8007d16:	603b      	str	r3, [r7, #0]
 8007d18:	4613      	mov	r3, r2
 8007d1a:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8007d1c:	e050      	b.n	8007dc0 <UART_WaitOnFlagUntilTimeout+0xb4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8007d1e:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8007d20:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8007d24:	d04c      	beq.n	8007dc0 <UART_WaitOnFlagUntilTimeout+0xb4>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 8007d26:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8007d28:	2b00      	cmp	r3, #0
 8007d2a:	d007      	beq.n	8007d3c <UART_WaitOnFlagUntilTimeout+0x30>
 8007d2c:	f7fa ffd4 	bl	8002cd8 <HAL_GetTick>
 8007d30:	4602      	mov	r2, r0
 8007d32:	683b      	ldr	r3, [r7, #0]
 8007d34:	1ad3      	subs	r3, r2, r3
 8007d36:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8007d38:	429a      	cmp	r2, r3
 8007d3a:	d241      	bcs.n	8007dc0 <UART_WaitOnFlagUntilTimeout+0xb4>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8007d3c:	68fb      	ldr	r3, [r7, #12]
 8007d3e:	681b      	ldr	r3, [r3, #0]
 8007d40:	330c      	adds	r3, #12
 8007d42:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007d44:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007d46:	e853 3f00 	ldrex	r3, [r3]
 8007d4a:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8007d4c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007d4e:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 8007d52:	63fb      	str	r3, [r7, #60]	; 0x3c
 8007d54:	68fb      	ldr	r3, [r7, #12]
 8007d56:	681b      	ldr	r3, [r3, #0]
 8007d58:	330c      	adds	r3, #12
 8007d5a:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8007d5c:	637a      	str	r2, [r7, #52]	; 0x34
 8007d5e:	633b      	str	r3, [r7, #48]	; 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007d60:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8007d62:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8007d64:	e841 2300 	strex	r3, r2, [r1]
 8007d68:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 8007d6a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007d6c:	2b00      	cmp	r3, #0
 8007d6e:	d1e5      	bne.n	8007d3c <UART_WaitOnFlagUntilTimeout+0x30>
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8007d70:	68fb      	ldr	r3, [r7, #12]
 8007d72:	681b      	ldr	r3, [r3, #0]
 8007d74:	3314      	adds	r3, #20
 8007d76:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007d78:	697b      	ldr	r3, [r7, #20]
 8007d7a:	e853 3f00 	ldrex	r3, [r3]
 8007d7e:	613b      	str	r3, [r7, #16]
   return(result);
 8007d80:	693b      	ldr	r3, [r7, #16]
 8007d82:	f023 0301 	bic.w	r3, r3, #1
 8007d86:	63bb      	str	r3, [r7, #56]	; 0x38
 8007d88:	68fb      	ldr	r3, [r7, #12]
 8007d8a:	681b      	ldr	r3, [r3, #0]
 8007d8c:	3314      	adds	r3, #20
 8007d8e:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8007d90:	623a      	str	r2, [r7, #32]
 8007d92:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007d94:	69f9      	ldr	r1, [r7, #28]
 8007d96:	6a3a      	ldr	r2, [r7, #32]
 8007d98:	e841 2300 	strex	r3, r2, [r1]
 8007d9c:	61bb      	str	r3, [r7, #24]
   return(result);
 8007d9e:	69bb      	ldr	r3, [r7, #24]
 8007da0:	2b00      	cmp	r3, #0
 8007da2:	d1e5      	bne.n	8007d70 <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState  = HAL_UART_STATE_READY;
 8007da4:	68fb      	ldr	r3, [r7, #12]
 8007da6:	2220      	movs	r2, #32
 8007da8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        huart->RxState = HAL_UART_STATE_READY;
 8007dac:	68fb      	ldr	r3, [r7, #12]
 8007dae:	2220      	movs	r2, #32
 8007db0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 8007db4:	68fb      	ldr	r3, [r7, #12]
 8007db6:	2200      	movs	r2, #0
 8007db8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_TIMEOUT;
 8007dbc:	2303      	movs	r3, #3
 8007dbe:	e00f      	b.n	8007de0 <UART_WaitOnFlagUntilTimeout+0xd4>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8007dc0:	68fb      	ldr	r3, [r7, #12]
 8007dc2:	681b      	ldr	r3, [r3, #0]
 8007dc4:	681a      	ldr	r2, [r3, #0]
 8007dc6:	68bb      	ldr	r3, [r7, #8]
 8007dc8:	4013      	ands	r3, r2
 8007dca:	68ba      	ldr	r2, [r7, #8]
 8007dcc:	429a      	cmp	r2, r3
 8007dce:	bf0c      	ite	eq
 8007dd0:	2301      	moveq	r3, #1
 8007dd2:	2300      	movne	r3, #0
 8007dd4:	b2db      	uxtb	r3, r3
 8007dd6:	461a      	mov	r2, r3
 8007dd8:	79fb      	ldrb	r3, [r7, #7]
 8007dda:	429a      	cmp	r2, r3
 8007ddc:	d09f      	beq.n	8007d1e <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8007dde:	2300      	movs	r3, #0
}
 8007de0:	4618      	mov	r0, r3
 8007de2:	3740      	adds	r7, #64	; 0x40
 8007de4:	46bd      	mov	sp, r7
 8007de6:	bd80      	pop	{r7, pc}

08007de8 <UART_Start_Receive_DMA>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8007de8:	b580      	push	{r7, lr}
 8007dea:	b098      	sub	sp, #96	; 0x60
 8007dec:	af00      	add	r7, sp, #0
 8007dee:	60f8      	str	r0, [r7, #12]
 8007df0:	60b9      	str	r1, [r7, #8]
 8007df2:	4613      	mov	r3, r2
 8007df4:	80fb      	strh	r3, [r7, #6]
  uint32_t *tmp;

  huart->pRxBuffPtr = pData;
 8007df6:	68ba      	ldr	r2, [r7, #8]
 8007df8:	68fb      	ldr	r3, [r7, #12]
 8007dfa:	629a      	str	r2, [r3, #40]	; 0x28
  huart->RxXferSize = Size;
 8007dfc:	68fb      	ldr	r3, [r7, #12]
 8007dfe:	88fa      	ldrh	r2, [r7, #6]
 8007e00:	859a      	strh	r2, [r3, #44]	; 0x2c

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8007e02:	68fb      	ldr	r3, [r7, #12]
 8007e04:	2200      	movs	r2, #0
 8007e06:	641a      	str	r2, [r3, #64]	; 0x40
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8007e08:	68fb      	ldr	r3, [r7, #12]
 8007e0a:	2222      	movs	r2, #34	; 0x22
 8007e0c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  /* Set the UART DMA transfer complete callback */
  huart->hdmarx->XferCpltCallback = UART_DMAReceiveCplt;
 8007e10:	68fb      	ldr	r3, [r7, #12]
 8007e12:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007e14:	4a3e      	ldr	r2, [pc, #248]	; (8007f10 <UART_Start_Receive_DMA+0x128>)
 8007e16:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Set the UART DMA Half transfer complete callback */
  huart->hdmarx->XferHalfCpltCallback = UART_DMARxHalfCplt;
 8007e18:	68fb      	ldr	r3, [r7, #12]
 8007e1a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007e1c:	4a3d      	ldr	r2, [pc, #244]	; (8007f14 <UART_Start_Receive_DMA+0x12c>)
 8007e1e:	641a      	str	r2, [r3, #64]	; 0x40

  /* Set the DMA error callback */
  huart->hdmarx->XferErrorCallback = UART_DMAError;
 8007e20:	68fb      	ldr	r3, [r7, #12]
 8007e22:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007e24:	4a3c      	ldr	r2, [pc, #240]	; (8007f18 <UART_Start_Receive_DMA+0x130>)
 8007e26:	64da      	str	r2, [r3, #76]	; 0x4c

  /* Set the DMA abort callback */
  huart->hdmarx->XferAbortCallback = NULL;
 8007e28:	68fb      	ldr	r3, [r7, #12]
 8007e2a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007e2c:	2200      	movs	r2, #0
 8007e2e:	651a      	str	r2, [r3, #80]	; 0x50

  /* Enable the DMA stream */
  tmp = (uint32_t *)&pData;
 8007e30:	f107 0308 	add.w	r3, r7, #8
 8007e34:	65fb      	str	r3, [r7, #92]	; 0x5c
  HAL_DMA_Start_IT(huart->hdmarx, (uint32_t)&huart->Instance->DR, *(uint32_t *)tmp, Size);
 8007e36:	68fb      	ldr	r3, [r7, #12]
 8007e38:	6b98      	ldr	r0, [r3, #56]	; 0x38
 8007e3a:	68fb      	ldr	r3, [r7, #12]
 8007e3c:	681b      	ldr	r3, [r3, #0]
 8007e3e:	3304      	adds	r3, #4
 8007e40:	4619      	mov	r1, r3
 8007e42:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8007e44:	681a      	ldr	r2, [r3, #0]
 8007e46:	88fb      	ldrh	r3, [r7, #6]
 8007e48:	f7fb f936 	bl	80030b8 <HAL_DMA_Start_IT>

  /* Clear the Overrun flag just before enabling the DMA Rx request: can be mandatory for the second transfer */
  __HAL_UART_CLEAR_OREFLAG(huart);
 8007e4c:	2300      	movs	r3, #0
 8007e4e:	613b      	str	r3, [r7, #16]
 8007e50:	68fb      	ldr	r3, [r7, #12]
 8007e52:	681b      	ldr	r3, [r3, #0]
 8007e54:	681b      	ldr	r3, [r3, #0]
 8007e56:	613b      	str	r3, [r7, #16]
 8007e58:	68fb      	ldr	r3, [r7, #12]
 8007e5a:	681b      	ldr	r3, [r3, #0]
 8007e5c:	685b      	ldr	r3, [r3, #4]
 8007e5e:	613b      	str	r3, [r7, #16]
 8007e60:	693b      	ldr	r3, [r7, #16]

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8007e62:	68fb      	ldr	r3, [r7, #12]
 8007e64:	2200      	movs	r2, #0
 8007e66:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Enable the UART Parity Error Interrupt */
  ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8007e6a:	68fb      	ldr	r3, [r7, #12]
 8007e6c:	681b      	ldr	r3, [r3, #0]
 8007e6e:	330c      	adds	r3, #12
 8007e70:	643b      	str	r3, [r7, #64]	; 0x40
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007e72:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8007e74:	e853 3f00 	ldrex	r3, [r3]
 8007e78:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 8007e7a:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8007e7c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8007e80:	65bb      	str	r3, [r7, #88]	; 0x58
 8007e82:	68fb      	ldr	r3, [r7, #12]
 8007e84:	681b      	ldr	r3, [r3, #0]
 8007e86:	330c      	adds	r3, #12
 8007e88:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8007e8a:	64fa      	str	r2, [r7, #76]	; 0x4c
 8007e8c:	64bb      	str	r3, [r7, #72]	; 0x48
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007e8e:	6cb9      	ldr	r1, [r7, #72]	; 0x48
 8007e90:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8007e92:	e841 2300 	strex	r3, r2, [r1]
 8007e96:	647b      	str	r3, [r7, #68]	; 0x44
   return(result);
 8007e98:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8007e9a:	2b00      	cmp	r3, #0
 8007e9c:	d1e5      	bne.n	8007e6a <UART_Start_Receive_DMA+0x82>

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8007e9e:	68fb      	ldr	r3, [r7, #12]
 8007ea0:	681b      	ldr	r3, [r3, #0]
 8007ea2:	3314      	adds	r3, #20
 8007ea4:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007ea6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007ea8:	e853 3f00 	ldrex	r3, [r3]
 8007eac:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 8007eae:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007eb0:	f043 0301 	orr.w	r3, r3, #1
 8007eb4:	657b      	str	r3, [r7, #84]	; 0x54
 8007eb6:	68fb      	ldr	r3, [r7, #12]
 8007eb8:	681b      	ldr	r3, [r3, #0]
 8007eba:	3314      	adds	r3, #20
 8007ebc:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 8007ebe:	63ba      	str	r2, [r7, #56]	; 0x38
 8007ec0:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007ec2:	6b79      	ldr	r1, [r7, #52]	; 0x34
 8007ec4:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8007ec6:	e841 2300 	strex	r3, r2, [r1]
 8007eca:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 8007ecc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007ece:	2b00      	cmp	r3, #0
 8007ed0:	d1e5      	bne.n	8007e9e <UART_Start_Receive_DMA+0xb6>

  /* Enable the DMA transfer for the receiver request by setting the DMAR bit
  in the UART CR3 register */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8007ed2:	68fb      	ldr	r3, [r7, #12]
 8007ed4:	681b      	ldr	r3, [r3, #0]
 8007ed6:	3314      	adds	r3, #20
 8007ed8:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007eda:	69bb      	ldr	r3, [r7, #24]
 8007edc:	e853 3f00 	ldrex	r3, [r3]
 8007ee0:	617b      	str	r3, [r7, #20]
   return(result);
 8007ee2:	697b      	ldr	r3, [r7, #20]
 8007ee4:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8007ee8:	653b      	str	r3, [r7, #80]	; 0x50
 8007eea:	68fb      	ldr	r3, [r7, #12]
 8007eec:	681b      	ldr	r3, [r3, #0]
 8007eee:	3314      	adds	r3, #20
 8007ef0:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 8007ef2:	627a      	str	r2, [r7, #36]	; 0x24
 8007ef4:	623b      	str	r3, [r7, #32]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007ef6:	6a39      	ldr	r1, [r7, #32]
 8007ef8:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8007efa:	e841 2300 	strex	r3, r2, [r1]
 8007efe:	61fb      	str	r3, [r7, #28]
   return(result);
 8007f00:	69fb      	ldr	r3, [r7, #28]
 8007f02:	2b00      	cmp	r3, #0
 8007f04:	d1e5      	bne.n	8007ed2 <UART_Start_Receive_DMA+0xea>

  return HAL_OK;
 8007f06:	2300      	movs	r3, #0
}
 8007f08:	4618      	mov	r0, r3
 8007f0a:	3760      	adds	r7, #96	; 0x60
 8007f0c:	46bd      	mov	sp, r7
 8007f0e:	bd80      	pop	{r7, pc}
 8007f10:	08007b1d 	.word	0x08007b1d
 8007f14:	08007c43 	.word	0x08007c43
 8007f18:	08007c79 	.word	0x08007c79

08007f1c <UART_EndTxTransfer>:
  * @brief  End ongoing Tx transfer on UART peripheral (following error detection or Transmit completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndTxTransfer(UART_HandleTypeDef *huart)
{
 8007f1c:	b480      	push	{r7}
 8007f1e:	b089      	sub	sp, #36	; 0x24
 8007f20:	af00      	add	r7, sp, #0
 8007f22:	6078      	str	r0, [r7, #4]
  /* Disable TXEIE and TCIE interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE | USART_CR1_TCIE));
 8007f24:	687b      	ldr	r3, [r7, #4]
 8007f26:	681b      	ldr	r3, [r3, #0]
 8007f28:	330c      	adds	r3, #12
 8007f2a:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007f2c:	68fb      	ldr	r3, [r7, #12]
 8007f2e:	e853 3f00 	ldrex	r3, [r3]
 8007f32:	60bb      	str	r3, [r7, #8]
   return(result);
 8007f34:	68bb      	ldr	r3, [r7, #8]
 8007f36:	f023 03c0 	bic.w	r3, r3, #192	; 0xc0
 8007f3a:	61fb      	str	r3, [r7, #28]
 8007f3c:	687b      	ldr	r3, [r7, #4]
 8007f3e:	681b      	ldr	r3, [r3, #0]
 8007f40:	330c      	adds	r3, #12
 8007f42:	69fa      	ldr	r2, [r7, #28]
 8007f44:	61ba      	str	r2, [r7, #24]
 8007f46:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007f48:	6979      	ldr	r1, [r7, #20]
 8007f4a:	69ba      	ldr	r2, [r7, #24]
 8007f4c:	e841 2300 	strex	r3, r2, [r1]
 8007f50:	613b      	str	r3, [r7, #16]
   return(result);
 8007f52:	693b      	ldr	r3, [r7, #16]
 8007f54:	2b00      	cmp	r3, #0
 8007f56:	d1e5      	bne.n	8007f24 <UART_EndTxTransfer+0x8>

  /* At end of Tx process, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8007f58:	687b      	ldr	r3, [r7, #4]
 8007f5a:	2220      	movs	r2, #32
 8007f5c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
}
 8007f60:	bf00      	nop
 8007f62:	3724      	adds	r7, #36	; 0x24
 8007f64:	46bd      	mov	sp, r7
 8007f66:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007f6a:	4770      	bx	lr

08007f6c <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8007f6c:	b480      	push	{r7}
 8007f6e:	b095      	sub	sp, #84	; 0x54
 8007f70:	af00      	add	r7, sp, #0
 8007f72:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8007f74:	687b      	ldr	r3, [r7, #4]
 8007f76:	681b      	ldr	r3, [r3, #0]
 8007f78:	330c      	adds	r3, #12
 8007f7a:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007f7c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8007f7e:	e853 3f00 	ldrex	r3, [r3]
 8007f82:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 8007f84:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007f86:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8007f8a:	64fb      	str	r3, [r7, #76]	; 0x4c
 8007f8c:	687b      	ldr	r3, [r7, #4]
 8007f8e:	681b      	ldr	r3, [r3, #0]
 8007f90:	330c      	adds	r3, #12
 8007f92:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8007f94:	643a      	str	r2, [r7, #64]	; 0x40
 8007f96:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007f98:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 8007f9a:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8007f9c:	e841 2300 	strex	r3, r2, [r1]
 8007fa0:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 8007fa2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007fa4:	2b00      	cmp	r3, #0
 8007fa6:	d1e5      	bne.n	8007f74 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8007fa8:	687b      	ldr	r3, [r7, #4]
 8007faa:	681b      	ldr	r3, [r3, #0]
 8007fac:	3314      	adds	r3, #20
 8007fae:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007fb0:	6a3b      	ldr	r3, [r7, #32]
 8007fb2:	e853 3f00 	ldrex	r3, [r3]
 8007fb6:	61fb      	str	r3, [r7, #28]
   return(result);
 8007fb8:	69fb      	ldr	r3, [r7, #28]
 8007fba:	f023 0301 	bic.w	r3, r3, #1
 8007fbe:	64bb      	str	r3, [r7, #72]	; 0x48
 8007fc0:	687b      	ldr	r3, [r7, #4]
 8007fc2:	681b      	ldr	r3, [r3, #0]
 8007fc4:	3314      	adds	r3, #20
 8007fc6:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8007fc8:	62fa      	str	r2, [r7, #44]	; 0x2c
 8007fca:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007fcc:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8007fce:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8007fd0:	e841 2300 	strex	r3, r2, [r1]
 8007fd4:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8007fd6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007fd8:	2b00      	cmp	r3, #0
 8007fda:	d1e5      	bne.n	8007fa8 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8007fdc:	687b      	ldr	r3, [r7, #4]
 8007fde:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007fe0:	2b01      	cmp	r3, #1
 8007fe2:	d119      	bne.n	8008018 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8007fe4:	687b      	ldr	r3, [r7, #4]
 8007fe6:	681b      	ldr	r3, [r3, #0]
 8007fe8:	330c      	adds	r3, #12
 8007fea:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007fec:	68fb      	ldr	r3, [r7, #12]
 8007fee:	e853 3f00 	ldrex	r3, [r3]
 8007ff2:	60bb      	str	r3, [r7, #8]
   return(result);
 8007ff4:	68bb      	ldr	r3, [r7, #8]
 8007ff6:	f023 0310 	bic.w	r3, r3, #16
 8007ffa:	647b      	str	r3, [r7, #68]	; 0x44
 8007ffc:	687b      	ldr	r3, [r7, #4]
 8007ffe:	681b      	ldr	r3, [r3, #0]
 8008000:	330c      	adds	r3, #12
 8008002:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8008004:	61ba      	str	r2, [r7, #24]
 8008006:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008008:	6979      	ldr	r1, [r7, #20]
 800800a:	69ba      	ldr	r2, [r7, #24]
 800800c:	e841 2300 	strex	r3, r2, [r1]
 8008010:	613b      	str	r3, [r7, #16]
   return(result);
 8008012:	693b      	ldr	r3, [r7, #16]
 8008014:	2b00      	cmp	r3, #0
 8008016:	d1e5      	bne.n	8007fe4 <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8008018:	687b      	ldr	r3, [r7, #4]
 800801a:	2220      	movs	r2, #32
 800801c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8008020:	687b      	ldr	r3, [r7, #4]
 8008022:	2200      	movs	r2, #0
 8008024:	631a      	str	r2, [r3, #48]	; 0x30
}
 8008026:	bf00      	nop
 8008028:	3754      	adds	r7, #84	; 0x54
 800802a:	46bd      	mov	sp, r7
 800802c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008030:	4770      	bx	lr

08008032 <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8008032:	b580      	push	{r7, lr}
 8008034:	b084      	sub	sp, #16
 8008036:	af00      	add	r7, sp, #0
 8008038:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800803a:	687b      	ldr	r3, [r7, #4]
 800803c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800803e:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 8008040:	68fb      	ldr	r3, [r7, #12]
 8008042:	2200      	movs	r2, #0
 8008044:	85da      	strh	r2, [r3, #46]	; 0x2e
  huart->TxXferCount = 0x00U;
 8008046:	68fb      	ldr	r3, [r7, #12]
 8008048:	2200      	movs	r2, #0
 800804a:	84da      	strh	r2, [r3, #38]	; 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 800804c:	68f8      	ldr	r0, [r7, #12]
 800804e:	f7ff fd4f 	bl	8007af0 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8008052:	bf00      	nop
 8008054:	3710      	adds	r7, #16
 8008056:	46bd      	mov	sp, r7
 8008058:	bd80      	pop	{r7, pc}

0800805a <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 800805a:	b480      	push	{r7}
 800805c:	b085      	sub	sp, #20
 800805e:	af00      	add	r7, sp, #0
 8008060:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8008062:	687b      	ldr	r3, [r7, #4]
 8008064:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8008068:	b2db      	uxtb	r3, r3
 800806a:	2b21      	cmp	r3, #33	; 0x21
 800806c:	d13e      	bne.n	80080ec <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800806e:	687b      	ldr	r3, [r7, #4]
 8008070:	689b      	ldr	r3, [r3, #8]
 8008072:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8008076:	d114      	bne.n	80080a2 <UART_Transmit_IT+0x48>
 8008078:	687b      	ldr	r3, [r7, #4]
 800807a:	691b      	ldr	r3, [r3, #16]
 800807c:	2b00      	cmp	r3, #0
 800807e:	d110      	bne.n	80080a2 <UART_Transmit_IT+0x48>
    {
      tmp = (uint16_t *) huart->pTxBuffPtr;
 8008080:	687b      	ldr	r3, [r7, #4]
 8008082:	6a1b      	ldr	r3, [r3, #32]
 8008084:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 8008086:	68fb      	ldr	r3, [r7, #12]
 8008088:	881b      	ldrh	r3, [r3, #0]
 800808a:	461a      	mov	r2, r3
 800808c:	687b      	ldr	r3, [r7, #4]
 800808e:	681b      	ldr	r3, [r3, #0]
 8008090:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8008094:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 8008096:	687b      	ldr	r3, [r7, #4]
 8008098:	6a1b      	ldr	r3, [r3, #32]
 800809a:	1c9a      	adds	r2, r3, #2
 800809c:	687b      	ldr	r3, [r7, #4]
 800809e:	621a      	str	r2, [r3, #32]
 80080a0:	e008      	b.n	80080b4 <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 80080a2:	687b      	ldr	r3, [r7, #4]
 80080a4:	6a1b      	ldr	r3, [r3, #32]
 80080a6:	1c59      	adds	r1, r3, #1
 80080a8:	687a      	ldr	r2, [r7, #4]
 80080aa:	6211      	str	r1, [r2, #32]
 80080ac:	781a      	ldrb	r2, [r3, #0]
 80080ae:	687b      	ldr	r3, [r7, #4]
 80080b0:	681b      	ldr	r3, [r3, #0]
 80080b2:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 80080b4:	687b      	ldr	r3, [r7, #4]
 80080b6:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 80080b8:	b29b      	uxth	r3, r3
 80080ba:	3b01      	subs	r3, #1
 80080bc:	b29b      	uxth	r3, r3
 80080be:	687a      	ldr	r2, [r7, #4]
 80080c0:	4619      	mov	r1, r3
 80080c2:	84d1      	strh	r1, [r2, #38]	; 0x26
 80080c4:	2b00      	cmp	r3, #0
 80080c6:	d10f      	bne.n	80080e8 <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Complete Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 80080c8:	687b      	ldr	r3, [r7, #4]
 80080ca:	681b      	ldr	r3, [r3, #0]
 80080cc:	68da      	ldr	r2, [r3, #12]
 80080ce:	687b      	ldr	r3, [r7, #4]
 80080d0:	681b      	ldr	r3, [r3, #0]
 80080d2:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 80080d6:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 80080d8:	687b      	ldr	r3, [r7, #4]
 80080da:	681b      	ldr	r3, [r3, #0]
 80080dc:	68da      	ldr	r2, [r3, #12]
 80080de:	687b      	ldr	r3, [r7, #4]
 80080e0:	681b      	ldr	r3, [r3, #0]
 80080e2:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80080e6:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 80080e8:	2300      	movs	r3, #0
 80080ea:	e000      	b.n	80080ee <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 80080ec:	2302      	movs	r3, #2
  }
}
 80080ee:	4618      	mov	r0, r3
 80080f0:	3714      	adds	r7, #20
 80080f2:	46bd      	mov	sp, r7
 80080f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80080f8:	4770      	bx	lr

080080fa <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 80080fa:	b580      	push	{r7, lr}
 80080fc:	b082      	sub	sp, #8
 80080fe:	af00      	add	r7, sp, #0
 8008100:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 8008102:	687b      	ldr	r3, [r7, #4]
 8008104:	681b      	ldr	r3, [r3, #0]
 8008106:	68da      	ldr	r2, [r3, #12]
 8008108:	687b      	ldr	r3, [r7, #4]
 800810a:	681b      	ldr	r3, [r3, #0]
 800810c:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8008110:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8008112:	687b      	ldr	r3, [r7, #4]
 8008114:	2220      	movs	r2, #32
 8008116:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 800811a:	6878      	ldr	r0, [r7, #4]
 800811c:	f7ff fcd4 	bl	8007ac8 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 8008120:	2300      	movs	r3, #0
}
 8008122:	4618      	mov	r0, r3
 8008124:	3708      	adds	r7, #8
 8008126:	46bd      	mov	sp, r7
 8008128:	bd80      	pop	{r7, pc}

0800812a <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 800812a:	b580      	push	{r7, lr}
 800812c:	b08c      	sub	sp, #48	; 0x30
 800812e:	af00      	add	r7, sp, #0
 8008130:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8008132:	687b      	ldr	r3, [r7, #4]
 8008134:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8008138:	b2db      	uxtb	r3, r3
 800813a:	2b22      	cmp	r3, #34	; 0x22
 800813c:	f040 80ab 	bne.w	8008296 <UART_Receive_IT+0x16c>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8008140:	687b      	ldr	r3, [r7, #4]
 8008142:	689b      	ldr	r3, [r3, #8]
 8008144:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8008148:	d117      	bne.n	800817a <UART_Receive_IT+0x50>
 800814a:	687b      	ldr	r3, [r7, #4]
 800814c:	691b      	ldr	r3, [r3, #16]
 800814e:	2b00      	cmp	r3, #0
 8008150:	d113      	bne.n	800817a <UART_Receive_IT+0x50>
    {
      pdata8bits  = NULL;
 8008152:	2300      	movs	r3, #0
 8008154:	62fb      	str	r3, [r7, #44]	; 0x2c
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 8008156:	687b      	ldr	r3, [r7, #4]
 8008158:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800815a:	62bb      	str	r3, [r7, #40]	; 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 800815c:	687b      	ldr	r3, [r7, #4]
 800815e:	681b      	ldr	r3, [r3, #0]
 8008160:	685b      	ldr	r3, [r3, #4]
 8008162:	b29b      	uxth	r3, r3
 8008164:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8008168:	b29a      	uxth	r2, r3
 800816a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800816c:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 800816e:	687b      	ldr	r3, [r7, #4]
 8008170:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008172:	1c9a      	adds	r2, r3, #2
 8008174:	687b      	ldr	r3, [r7, #4]
 8008176:	629a      	str	r2, [r3, #40]	; 0x28
 8008178:	e026      	b.n	80081c8 <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 800817a:	687b      	ldr	r3, [r7, #4]
 800817c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800817e:	62fb      	str	r3, [r7, #44]	; 0x2c
      pdata16bits  = NULL;
 8008180:	2300      	movs	r3, #0
 8008182:	62bb      	str	r3, [r7, #40]	; 0x28

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 8008184:	687b      	ldr	r3, [r7, #4]
 8008186:	689b      	ldr	r3, [r3, #8]
 8008188:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800818c:	d007      	beq.n	800819e <UART_Receive_IT+0x74>
 800818e:	687b      	ldr	r3, [r7, #4]
 8008190:	689b      	ldr	r3, [r3, #8]
 8008192:	2b00      	cmp	r3, #0
 8008194:	d10a      	bne.n	80081ac <UART_Receive_IT+0x82>
 8008196:	687b      	ldr	r3, [r7, #4]
 8008198:	691b      	ldr	r3, [r3, #16]
 800819a:	2b00      	cmp	r3, #0
 800819c:	d106      	bne.n	80081ac <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 800819e:	687b      	ldr	r3, [r7, #4]
 80081a0:	681b      	ldr	r3, [r3, #0]
 80081a2:	685b      	ldr	r3, [r3, #4]
 80081a4:	b2da      	uxtb	r2, r3
 80081a6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80081a8:	701a      	strb	r2, [r3, #0]
 80081aa:	e008      	b.n	80081be <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 80081ac:	687b      	ldr	r3, [r7, #4]
 80081ae:	681b      	ldr	r3, [r3, #0]
 80081b0:	685b      	ldr	r3, [r3, #4]
 80081b2:	b2db      	uxtb	r3, r3
 80081b4:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80081b8:	b2da      	uxtb	r2, r3
 80081ba:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80081bc:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 80081be:	687b      	ldr	r3, [r7, #4]
 80081c0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80081c2:	1c5a      	adds	r2, r3, #1
 80081c4:	687b      	ldr	r3, [r7, #4]
 80081c6:	629a      	str	r2, [r3, #40]	; 0x28
    }

    if (--huart->RxXferCount == 0U)
 80081c8:	687b      	ldr	r3, [r7, #4]
 80081ca:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 80081cc:	b29b      	uxth	r3, r3
 80081ce:	3b01      	subs	r3, #1
 80081d0:	b29b      	uxth	r3, r3
 80081d2:	687a      	ldr	r2, [r7, #4]
 80081d4:	4619      	mov	r1, r3
 80081d6:	85d1      	strh	r1, [r2, #46]	; 0x2e
 80081d8:	2b00      	cmp	r3, #0
 80081da:	d15a      	bne.n	8008292 <UART_Receive_IT+0x168>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 80081dc:	687b      	ldr	r3, [r7, #4]
 80081de:	681b      	ldr	r3, [r3, #0]
 80081e0:	68da      	ldr	r2, [r3, #12]
 80081e2:	687b      	ldr	r3, [r7, #4]
 80081e4:	681b      	ldr	r3, [r3, #0]
 80081e6:	f022 0220 	bic.w	r2, r2, #32
 80081ea:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 80081ec:	687b      	ldr	r3, [r7, #4]
 80081ee:	681b      	ldr	r3, [r3, #0]
 80081f0:	68da      	ldr	r2, [r3, #12]
 80081f2:	687b      	ldr	r3, [r7, #4]
 80081f4:	681b      	ldr	r3, [r3, #0]
 80081f6:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 80081fa:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 80081fc:	687b      	ldr	r3, [r7, #4]
 80081fe:	681b      	ldr	r3, [r3, #0]
 8008200:	695a      	ldr	r2, [r3, #20]
 8008202:	687b      	ldr	r3, [r7, #4]
 8008204:	681b      	ldr	r3, [r3, #0]
 8008206:	f022 0201 	bic.w	r2, r2, #1
 800820a:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 800820c:	687b      	ldr	r3, [r7, #4]
 800820e:	2220      	movs	r2, #32
 8008210:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8008214:	687b      	ldr	r3, [r7, #4]
 8008216:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008218:	2b01      	cmp	r3, #1
 800821a:	d135      	bne.n	8008288 <UART_Receive_IT+0x15e>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800821c:	687b      	ldr	r3, [r7, #4]
 800821e:	2200      	movs	r2, #0
 8008220:	631a      	str	r2, [r3, #48]	; 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8008222:	687b      	ldr	r3, [r7, #4]
 8008224:	681b      	ldr	r3, [r3, #0]
 8008226:	330c      	adds	r3, #12
 8008228:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800822a:	697b      	ldr	r3, [r7, #20]
 800822c:	e853 3f00 	ldrex	r3, [r3]
 8008230:	613b      	str	r3, [r7, #16]
   return(result);
 8008232:	693b      	ldr	r3, [r7, #16]
 8008234:	f023 0310 	bic.w	r3, r3, #16
 8008238:	627b      	str	r3, [r7, #36]	; 0x24
 800823a:	687b      	ldr	r3, [r7, #4]
 800823c:	681b      	ldr	r3, [r3, #0]
 800823e:	330c      	adds	r3, #12
 8008240:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8008242:	623a      	str	r2, [r7, #32]
 8008244:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008246:	69f9      	ldr	r1, [r7, #28]
 8008248:	6a3a      	ldr	r2, [r7, #32]
 800824a:	e841 2300 	strex	r3, r2, [r1]
 800824e:	61bb      	str	r3, [r7, #24]
   return(result);
 8008250:	69bb      	ldr	r3, [r7, #24]
 8008252:	2b00      	cmp	r3, #0
 8008254:	d1e5      	bne.n	8008222 <UART_Receive_IT+0xf8>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 8008256:	687b      	ldr	r3, [r7, #4]
 8008258:	681b      	ldr	r3, [r3, #0]
 800825a:	681b      	ldr	r3, [r3, #0]
 800825c:	f003 0310 	and.w	r3, r3, #16
 8008260:	2b10      	cmp	r3, #16
 8008262:	d10a      	bne.n	800827a <UART_Receive_IT+0x150>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 8008264:	2300      	movs	r3, #0
 8008266:	60fb      	str	r3, [r7, #12]
 8008268:	687b      	ldr	r3, [r7, #4]
 800826a:	681b      	ldr	r3, [r3, #0]
 800826c:	681b      	ldr	r3, [r3, #0]
 800826e:	60fb      	str	r3, [r7, #12]
 8008270:	687b      	ldr	r3, [r7, #4]
 8008272:	681b      	ldr	r3, [r3, #0]
 8008274:	685b      	ldr	r3, [r3, #4]
 8008276:	60fb      	str	r3, [r7, #12]
 8008278:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800827a:	687b      	ldr	r3, [r7, #4]
 800827c:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 800827e:	4619      	mov	r1, r3
 8008280:	6878      	ldr	r0, [r7, #4]
 8008282:	f7ff fc3f 	bl	8007b04 <HAL_UARTEx_RxEventCallback>
 8008286:	e002      	b.n	800828e <UART_Receive_IT+0x164>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 8008288:	6878      	ldr	r0, [r7, #4]
 800828a:	f7f9 fa11 	bl	80016b0 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 800828e:	2300      	movs	r3, #0
 8008290:	e002      	b.n	8008298 <UART_Receive_IT+0x16e>
    }
    return HAL_OK;
 8008292:	2300      	movs	r3, #0
 8008294:	e000      	b.n	8008298 <UART_Receive_IT+0x16e>
  }
  else
  {
    return HAL_BUSY;
 8008296:	2302      	movs	r3, #2
  }
}
 8008298:	4618      	mov	r0, r3
 800829a:	3730      	adds	r7, #48	; 0x30
 800829c:	46bd      	mov	sp, r7
 800829e:	bd80      	pop	{r7, pc}

080082a0 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 80082a0:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80082a4:	b0c0      	sub	sp, #256	; 0x100
 80082a6:	af00      	add	r7, sp, #0
 80082a8:	f8c7 00f4 	str.w	r0, [r7, #244]	; 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80082ac:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80082b0:	681b      	ldr	r3, [r3, #0]
 80082b2:	691b      	ldr	r3, [r3, #16]
 80082b4:	f423 5040 	bic.w	r0, r3, #12288	; 0x3000
 80082b8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80082bc:	68d9      	ldr	r1, [r3, #12]
 80082be:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80082c2:	681a      	ldr	r2, [r3, #0]
 80082c4:	ea40 0301 	orr.w	r3, r0, r1
 80082c8:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 80082ca:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80082ce:	689a      	ldr	r2, [r3, #8]
 80082d0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80082d4:	691b      	ldr	r3, [r3, #16]
 80082d6:	431a      	orrs	r2, r3
 80082d8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80082dc:	695b      	ldr	r3, [r3, #20]
 80082de:	431a      	orrs	r2, r3
 80082e0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80082e4:	69db      	ldr	r3, [r3, #28]
 80082e6:	4313      	orrs	r3, r2
 80082e8:	f8c7 30f8 	str.w	r3, [r7, #248]	; 0xf8
  MODIFY_REG(huart->Instance->CR1,
 80082ec:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80082f0:	681b      	ldr	r3, [r3, #0]
 80082f2:	68db      	ldr	r3, [r3, #12]
 80082f4:	f423 4116 	bic.w	r1, r3, #38400	; 0x9600
 80082f8:	f021 010c 	bic.w	r1, r1, #12
 80082fc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8008300:	681a      	ldr	r2, [r3, #0]
 8008302:	f8d7 30f8 	ldr.w	r3, [r7, #248]	; 0xf8
 8008306:	430b      	orrs	r3, r1
 8008308:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 800830a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800830e:	681b      	ldr	r3, [r3, #0]
 8008310:	695b      	ldr	r3, [r3, #20]
 8008312:	f423 7040 	bic.w	r0, r3, #768	; 0x300
 8008316:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800831a:	6999      	ldr	r1, [r3, #24]
 800831c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8008320:	681a      	ldr	r2, [r3, #0]
 8008322:	ea40 0301 	orr.w	r3, r0, r1
 8008326:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8008328:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800832c:	681a      	ldr	r2, [r3, #0]
 800832e:	4b8f      	ldr	r3, [pc, #572]	; (800856c <UART_SetConfig+0x2cc>)
 8008330:	429a      	cmp	r2, r3
 8008332:	d005      	beq.n	8008340 <UART_SetConfig+0xa0>
 8008334:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8008338:	681a      	ldr	r2, [r3, #0]
 800833a:	4b8d      	ldr	r3, [pc, #564]	; (8008570 <UART_SetConfig+0x2d0>)
 800833c:	429a      	cmp	r2, r3
 800833e:	d104      	bne.n	800834a <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8008340:	f7fb fd2c 	bl	8003d9c <HAL_RCC_GetPCLK2Freq>
 8008344:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
 8008348:	e003      	b.n	8008352 <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 800834a:	f7fb fd13 	bl	8003d74 <HAL_RCC_GetPCLK1Freq>
 800834e:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8008352:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8008356:	69db      	ldr	r3, [r3, #28]
 8008358:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800835c:	f040 810c 	bne.w	8008578 <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8008360:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8008364:	2200      	movs	r2, #0
 8008366:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
 800836a:	f8c7 20ec 	str.w	r2, [r7, #236]	; 0xec
 800836e:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	; 0xe8
 8008372:	4622      	mov	r2, r4
 8008374:	462b      	mov	r3, r5
 8008376:	1891      	adds	r1, r2, r2
 8008378:	65b9      	str	r1, [r7, #88]	; 0x58
 800837a:	415b      	adcs	r3, r3
 800837c:	65fb      	str	r3, [r7, #92]	; 0x5c
 800837e:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	; 0x58
 8008382:	4621      	mov	r1, r4
 8008384:	eb12 0801 	adds.w	r8, r2, r1
 8008388:	4629      	mov	r1, r5
 800838a:	eb43 0901 	adc.w	r9, r3, r1
 800838e:	f04f 0200 	mov.w	r2, #0
 8008392:	f04f 0300 	mov.w	r3, #0
 8008396:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 800839a:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 800839e:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 80083a2:	4690      	mov	r8, r2
 80083a4:	4699      	mov	r9, r3
 80083a6:	4623      	mov	r3, r4
 80083a8:	eb18 0303 	adds.w	r3, r8, r3
 80083ac:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
 80083b0:	462b      	mov	r3, r5
 80083b2:	eb49 0303 	adc.w	r3, r9, r3
 80083b6:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
 80083ba:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80083be:	685b      	ldr	r3, [r3, #4]
 80083c0:	2200      	movs	r2, #0
 80083c2:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
 80083c6:	f8c7 20dc 	str.w	r2, [r7, #220]	; 0xdc
 80083ca:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	; 0xd8
 80083ce:	460b      	mov	r3, r1
 80083d0:	18db      	adds	r3, r3, r3
 80083d2:	653b      	str	r3, [r7, #80]	; 0x50
 80083d4:	4613      	mov	r3, r2
 80083d6:	eb42 0303 	adc.w	r3, r2, r3
 80083da:	657b      	str	r3, [r7, #84]	; 0x54
 80083dc:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	; 0x50
 80083e0:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	; 0xe0
 80083e4:	f7f7 ff6c 	bl	80002c0 <__aeabi_uldivmod>
 80083e8:	4602      	mov	r2, r0
 80083ea:	460b      	mov	r3, r1
 80083ec:	4b61      	ldr	r3, [pc, #388]	; (8008574 <UART_SetConfig+0x2d4>)
 80083ee:	fba3 2302 	umull	r2, r3, r3, r2
 80083f2:	095b      	lsrs	r3, r3, #5
 80083f4:	011c      	lsls	r4, r3, #4
 80083f6:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 80083fa:	2200      	movs	r2, #0
 80083fc:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 8008400:	f8c7 20d4 	str.w	r2, [r7, #212]	; 0xd4
 8008404:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	; 0xd0
 8008408:	4642      	mov	r2, r8
 800840a:	464b      	mov	r3, r9
 800840c:	1891      	adds	r1, r2, r2
 800840e:	64b9      	str	r1, [r7, #72]	; 0x48
 8008410:	415b      	adcs	r3, r3
 8008412:	64fb      	str	r3, [r7, #76]	; 0x4c
 8008414:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	; 0x48
 8008418:	4641      	mov	r1, r8
 800841a:	eb12 0a01 	adds.w	sl, r2, r1
 800841e:	4649      	mov	r1, r9
 8008420:	eb43 0b01 	adc.w	fp, r3, r1
 8008424:	f04f 0200 	mov.w	r2, #0
 8008428:	f04f 0300 	mov.w	r3, #0
 800842c:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8008430:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8008434:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8008438:	4692      	mov	sl, r2
 800843a:	469b      	mov	fp, r3
 800843c:	4643      	mov	r3, r8
 800843e:	eb1a 0303 	adds.w	r3, sl, r3
 8008442:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 8008446:	464b      	mov	r3, r9
 8008448:	eb4b 0303 	adc.w	r3, fp, r3
 800844c:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
 8008450:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8008454:	685b      	ldr	r3, [r3, #4]
 8008456:	2200      	movs	r2, #0
 8008458:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 800845c:	f8c7 20c4 	str.w	r2, [r7, #196]	; 0xc4
 8008460:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	; 0xc0
 8008464:	460b      	mov	r3, r1
 8008466:	18db      	adds	r3, r3, r3
 8008468:	643b      	str	r3, [r7, #64]	; 0x40
 800846a:	4613      	mov	r3, r2
 800846c:	eb42 0303 	adc.w	r3, r2, r3
 8008470:	647b      	str	r3, [r7, #68]	; 0x44
 8008472:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 8008476:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	; 0xc8
 800847a:	f7f7 ff21 	bl	80002c0 <__aeabi_uldivmod>
 800847e:	4602      	mov	r2, r0
 8008480:	460b      	mov	r3, r1
 8008482:	4611      	mov	r1, r2
 8008484:	4b3b      	ldr	r3, [pc, #236]	; (8008574 <UART_SetConfig+0x2d4>)
 8008486:	fba3 2301 	umull	r2, r3, r3, r1
 800848a:	095b      	lsrs	r3, r3, #5
 800848c:	2264      	movs	r2, #100	; 0x64
 800848e:	fb02 f303 	mul.w	r3, r2, r3
 8008492:	1acb      	subs	r3, r1, r3
 8008494:	00db      	lsls	r3, r3, #3
 8008496:	f103 0232 	add.w	r2, r3, #50	; 0x32
 800849a:	4b36      	ldr	r3, [pc, #216]	; (8008574 <UART_SetConfig+0x2d4>)
 800849c:	fba3 2302 	umull	r2, r3, r3, r2
 80084a0:	095b      	lsrs	r3, r3, #5
 80084a2:	005b      	lsls	r3, r3, #1
 80084a4:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 80084a8:	441c      	add	r4, r3
 80084aa:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 80084ae:	2200      	movs	r2, #0
 80084b0:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 80084b4:	f8c7 20bc 	str.w	r2, [r7, #188]	; 0xbc
 80084b8:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	; 0xb8
 80084bc:	4642      	mov	r2, r8
 80084be:	464b      	mov	r3, r9
 80084c0:	1891      	adds	r1, r2, r2
 80084c2:	63b9      	str	r1, [r7, #56]	; 0x38
 80084c4:	415b      	adcs	r3, r3
 80084c6:	63fb      	str	r3, [r7, #60]	; 0x3c
 80084c8:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 80084cc:	4641      	mov	r1, r8
 80084ce:	1851      	adds	r1, r2, r1
 80084d0:	6339      	str	r1, [r7, #48]	; 0x30
 80084d2:	4649      	mov	r1, r9
 80084d4:	414b      	adcs	r3, r1
 80084d6:	637b      	str	r3, [r7, #52]	; 0x34
 80084d8:	f04f 0200 	mov.w	r2, #0
 80084dc:	f04f 0300 	mov.w	r3, #0
 80084e0:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	; 0x30
 80084e4:	4659      	mov	r1, fp
 80084e6:	00cb      	lsls	r3, r1, #3
 80084e8:	4651      	mov	r1, sl
 80084ea:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80084ee:	4651      	mov	r1, sl
 80084f0:	00ca      	lsls	r2, r1, #3
 80084f2:	4610      	mov	r0, r2
 80084f4:	4619      	mov	r1, r3
 80084f6:	4603      	mov	r3, r0
 80084f8:	4642      	mov	r2, r8
 80084fa:	189b      	adds	r3, r3, r2
 80084fc:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 8008500:	464b      	mov	r3, r9
 8008502:	460a      	mov	r2, r1
 8008504:	eb42 0303 	adc.w	r3, r2, r3
 8008508:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 800850c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8008510:	685b      	ldr	r3, [r3, #4]
 8008512:	2200      	movs	r2, #0
 8008514:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
 8008518:	f8c7 20ac 	str.w	r2, [r7, #172]	; 0xac
 800851c:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	; 0xa8
 8008520:	460b      	mov	r3, r1
 8008522:	18db      	adds	r3, r3, r3
 8008524:	62bb      	str	r3, [r7, #40]	; 0x28
 8008526:	4613      	mov	r3, r2
 8008528:	eb42 0303 	adc.w	r3, r2, r3
 800852c:	62fb      	str	r3, [r7, #44]	; 0x2c
 800852e:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8008532:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	; 0xb0
 8008536:	f7f7 fec3 	bl	80002c0 <__aeabi_uldivmod>
 800853a:	4602      	mov	r2, r0
 800853c:	460b      	mov	r3, r1
 800853e:	4b0d      	ldr	r3, [pc, #52]	; (8008574 <UART_SetConfig+0x2d4>)
 8008540:	fba3 1302 	umull	r1, r3, r3, r2
 8008544:	095b      	lsrs	r3, r3, #5
 8008546:	2164      	movs	r1, #100	; 0x64
 8008548:	fb01 f303 	mul.w	r3, r1, r3
 800854c:	1ad3      	subs	r3, r2, r3
 800854e:	00db      	lsls	r3, r3, #3
 8008550:	3332      	adds	r3, #50	; 0x32
 8008552:	4a08      	ldr	r2, [pc, #32]	; (8008574 <UART_SetConfig+0x2d4>)
 8008554:	fba2 2303 	umull	r2, r3, r2, r3
 8008558:	095b      	lsrs	r3, r3, #5
 800855a:	f003 0207 	and.w	r2, r3, #7
 800855e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8008562:	681b      	ldr	r3, [r3, #0]
 8008564:	4422      	add	r2, r4
 8008566:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 8008568:	e105      	b.n	8008776 <UART_SetConfig+0x4d6>
 800856a:	bf00      	nop
 800856c:	40011000 	.word	0x40011000
 8008570:	40011400 	.word	0x40011400
 8008574:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8008578:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 800857c:	2200      	movs	r2, #0
 800857e:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
 8008582:	f8c7 20a4 	str.w	r2, [r7, #164]	; 0xa4
 8008586:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	; 0xa0
 800858a:	4642      	mov	r2, r8
 800858c:	464b      	mov	r3, r9
 800858e:	1891      	adds	r1, r2, r2
 8008590:	6239      	str	r1, [r7, #32]
 8008592:	415b      	adcs	r3, r3
 8008594:	627b      	str	r3, [r7, #36]	; 0x24
 8008596:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 800859a:	4641      	mov	r1, r8
 800859c:	1854      	adds	r4, r2, r1
 800859e:	4649      	mov	r1, r9
 80085a0:	eb43 0501 	adc.w	r5, r3, r1
 80085a4:	f04f 0200 	mov.w	r2, #0
 80085a8:	f04f 0300 	mov.w	r3, #0
 80085ac:	00eb      	lsls	r3, r5, #3
 80085ae:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 80085b2:	00e2      	lsls	r2, r4, #3
 80085b4:	4614      	mov	r4, r2
 80085b6:	461d      	mov	r5, r3
 80085b8:	4643      	mov	r3, r8
 80085ba:	18e3      	adds	r3, r4, r3
 80085bc:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
 80085c0:	464b      	mov	r3, r9
 80085c2:	eb45 0303 	adc.w	r3, r5, r3
 80085c6:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 80085ca:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80085ce:	685b      	ldr	r3, [r3, #4]
 80085d0:	2200      	movs	r2, #0
 80085d2:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 80085d6:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 80085da:	f04f 0200 	mov.w	r2, #0
 80085de:	f04f 0300 	mov.w	r3, #0
 80085e2:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	; 0x90
 80085e6:	4629      	mov	r1, r5
 80085e8:	008b      	lsls	r3, r1, #2
 80085ea:	4621      	mov	r1, r4
 80085ec:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 80085f0:	4621      	mov	r1, r4
 80085f2:	008a      	lsls	r2, r1, #2
 80085f4:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	; 0x98
 80085f8:	f7f7 fe62 	bl	80002c0 <__aeabi_uldivmod>
 80085fc:	4602      	mov	r2, r0
 80085fe:	460b      	mov	r3, r1
 8008600:	4b60      	ldr	r3, [pc, #384]	; (8008784 <UART_SetConfig+0x4e4>)
 8008602:	fba3 2302 	umull	r2, r3, r3, r2
 8008606:	095b      	lsrs	r3, r3, #5
 8008608:	011c      	lsls	r4, r3, #4
 800860a:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 800860e:	2200      	movs	r2, #0
 8008610:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
 8008614:	f8c7 208c 	str.w	r2, [r7, #140]	; 0x8c
 8008618:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	; 0x88
 800861c:	4642      	mov	r2, r8
 800861e:	464b      	mov	r3, r9
 8008620:	1891      	adds	r1, r2, r2
 8008622:	61b9      	str	r1, [r7, #24]
 8008624:	415b      	adcs	r3, r3
 8008626:	61fb      	str	r3, [r7, #28]
 8008628:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 800862c:	4641      	mov	r1, r8
 800862e:	1851      	adds	r1, r2, r1
 8008630:	6139      	str	r1, [r7, #16]
 8008632:	4649      	mov	r1, r9
 8008634:	414b      	adcs	r3, r1
 8008636:	617b      	str	r3, [r7, #20]
 8008638:	f04f 0200 	mov.w	r2, #0
 800863c:	f04f 0300 	mov.w	r3, #0
 8008640:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8008644:	4659      	mov	r1, fp
 8008646:	00cb      	lsls	r3, r1, #3
 8008648:	4651      	mov	r1, sl
 800864a:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800864e:	4651      	mov	r1, sl
 8008650:	00ca      	lsls	r2, r1, #3
 8008652:	4610      	mov	r0, r2
 8008654:	4619      	mov	r1, r3
 8008656:	4603      	mov	r3, r0
 8008658:	4642      	mov	r2, r8
 800865a:	189b      	adds	r3, r3, r2
 800865c:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 8008660:	464b      	mov	r3, r9
 8008662:	460a      	mov	r2, r1
 8008664:	eb42 0303 	adc.w	r3, r2, r3
 8008668:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 800866c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8008670:	685b      	ldr	r3, [r3, #4]
 8008672:	2200      	movs	r2, #0
 8008674:	67bb      	str	r3, [r7, #120]	; 0x78
 8008676:	67fa      	str	r2, [r7, #124]	; 0x7c
 8008678:	f04f 0200 	mov.w	r2, #0
 800867c:	f04f 0300 	mov.w	r3, #0
 8008680:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	; 0x78
 8008684:	4649      	mov	r1, r9
 8008686:	008b      	lsls	r3, r1, #2
 8008688:	4641      	mov	r1, r8
 800868a:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800868e:	4641      	mov	r1, r8
 8008690:	008a      	lsls	r2, r1, #2
 8008692:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	; 0x80
 8008696:	f7f7 fe13 	bl	80002c0 <__aeabi_uldivmod>
 800869a:	4602      	mov	r2, r0
 800869c:	460b      	mov	r3, r1
 800869e:	4b39      	ldr	r3, [pc, #228]	; (8008784 <UART_SetConfig+0x4e4>)
 80086a0:	fba3 1302 	umull	r1, r3, r3, r2
 80086a4:	095b      	lsrs	r3, r3, #5
 80086a6:	2164      	movs	r1, #100	; 0x64
 80086a8:	fb01 f303 	mul.w	r3, r1, r3
 80086ac:	1ad3      	subs	r3, r2, r3
 80086ae:	011b      	lsls	r3, r3, #4
 80086b0:	3332      	adds	r3, #50	; 0x32
 80086b2:	4a34      	ldr	r2, [pc, #208]	; (8008784 <UART_SetConfig+0x4e4>)
 80086b4:	fba2 2303 	umull	r2, r3, r2, r3
 80086b8:	095b      	lsrs	r3, r3, #5
 80086ba:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 80086be:	441c      	add	r4, r3
 80086c0:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 80086c4:	2200      	movs	r2, #0
 80086c6:	673b      	str	r3, [r7, #112]	; 0x70
 80086c8:	677a      	str	r2, [r7, #116]	; 0x74
 80086ca:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	; 0x70
 80086ce:	4642      	mov	r2, r8
 80086d0:	464b      	mov	r3, r9
 80086d2:	1891      	adds	r1, r2, r2
 80086d4:	60b9      	str	r1, [r7, #8]
 80086d6:	415b      	adcs	r3, r3
 80086d8:	60fb      	str	r3, [r7, #12]
 80086da:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 80086de:	4641      	mov	r1, r8
 80086e0:	1851      	adds	r1, r2, r1
 80086e2:	6039      	str	r1, [r7, #0]
 80086e4:	4649      	mov	r1, r9
 80086e6:	414b      	adcs	r3, r1
 80086e8:	607b      	str	r3, [r7, #4]
 80086ea:	f04f 0200 	mov.w	r2, #0
 80086ee:	f04f 0300 	mov.w	r3, #0
 80086f2:	e9d7 ab00 	ldrd	sl, fp, [r7]
 80086f6:	4659      	mov	r1, fp
 80086f8:	00cb      	lsls	r3, r1, #3
 80086fa:	4651      	mov	r1, sl
 80086fc:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8008700:	4651      	mov	r1, sl
 8008702:	00ca      	lsls	r2, r1, #3
 8008704:	4610      	mov	r0, r2
 8008706:	4619      	mov	r1, r3
 8008708:	4603      	mov	r3, r0
 800870a:	4642      	mov	r2, r8
 800870c:	189b      	adds	r3, r3, r2
 800870e:	66bb      	str	r3, [r7, #104]	; 0x68
 8008710:	464b      	mov	r3, r9
 8008712:	460a      	mov	r2, r1
 8008714:	eb42 0303 	adc.w	r3, r2, r3
 8008718:	66fb      	str	r3, [r7, #108]	; 0x6c
 800871a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800871e:	685b      	ldr	r3, [r3, #4]
 8008720:	2200      	movs	r2, #0
 8008722:	663b      	str	r3, [r7, #96]	; 0x60
 8008724:	667a      	str	r2, [r7, #100]	; 0x64
 8008726:	f04f 0200 	mov.w	r2, #0
 800872a:	f04f 0300 	mov.w	r3, #0
 800872e:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	; 0x60
 8008732:	4649      	mov	r1, r9
 8008734:	008b      	lsls	r3, r1, #2
 8008736:	4641      	mov	r1, r8
 8008738:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800873c:	4641      	mov	r1, r8
 800873e:	008a      	lsls	r2, r1, #2
 8008740:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	; 0x68
 8008744:	f7f7 fdbc 	bl	80002c0 <__aeabi_uldivmod>
 8008748:	4602      	mov	r2, r0
 800874a:	460b      	mov	r3, r1
 800874c:	4b0d      	ldr	r3, [pc, #52]	; (8008784 <UART_SetConfig+0x4e4>)
 800874e:	fba3 1302 	umull	r1, r3, r3, r2
 8008752:	095b      	lsrs	r3, r3, #5
 8008754:	2164      	movs	r1, #100	; 0x64
 8008756:	fb01 f303 	mul.w	r3, r1, r3
 800875a:	1ad3      	subs	r3, r2, r3
 800875c:	011b      	lsls	r3, r3, #4
 800875e:	3332      	adds	r3, #50	; 0x32
 8008760:	4a08      	ldr	r2, [pc, #32]	; (8008784 <UART_SetConfig+0x4e4>)
 8008762:	fba2 2303 	umull	r2, r3, r2, r3
 8008766:	095b      	lsrs	r3, r3, #5
 8008768:	f003 020f 	and.w	r2, r3, #15
 800876c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8008770:	681b      	ldr	r3, [r3, #0]
 8008772:	4422      	add	r2, r4
 8008774:	609a      	str	r2, [r3, #8]
}
 8008776:	bf00      	nop
 8008778:	f507 7780 	add.w	r7, r7, #256	; 0x100
 800877c:	46bd      	mov	sp, r7
 800877e:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8008782:	bf00      	nop
 8008784:	51eb851f 	.word	0x51eb851f

08008788 <__errno>:
 8008788:	4b01      	ldr	r3, [pc, #4]	; (8008790 <__errno+0x8>)
 800878a:	6818      	ldr	r0, [r3, #0]
 800878c:	4770      	bx	lr
 800878e:	bf00      	nop
 8008790:	2000004c 	.word	0x2000004c

08008794 <__libc_init_array>:
 8008794:	b570      	push	{r4, r5, r6, lr}
 8008796:	4d0d      	ldr	r5, [pc, #52]	; (80087cc <__libc_init_array+0x38>)
 8008798:	4c0d      	ldr	r4, [pc, #52]	; (80087d0 <__libc_init_array+0x3c>)
 800879a:	1b64      	subs	r4, r4, r5
 800879c:	10a4      	asrs	r4, r4, #2
 800879e:	2600      	movs	r6, #0
 80087a0:	42a6      	cmp	r6, r4
 80087a2:	d109      	bne.n	80087b8 <__libc_init_array+0x24>
 80087a4:	4d0b      	ldr	r5, [pc, #44]	; (80087d4 <__libc_init_array+0x40>)
 80087a6:	4c0c      	ldr	r4, [pc, #48]	; (80087d8 <__libc_init_array+0x44>)
 80087a8:	f000 fcee 	bl	8009188 <_init>
 80087ac:	1b64      	subs	r4, r4, r5
 80087ae:	10a4      	asrs	r4, r4, #2
 80087b0:	2600      	movs	r6, #0
 80087b2:	42a6      	cmp	r6, r4
 80087b4:	d105      	bne.n	80087c2 <__libc_init_array+0x2e>
 80087b6:	bd70      	pop	{r4, r5, r6, pc}
 80087b8:	f855 3b04 	ldr.w	r3, [r5], #4
 80087bc:	4798      	blx	r3
 80087be:	3601      	adds	r6, #1
 80087c0:	e7ee      	b.n	80087a0 <__libc_init_array+0xc>
 80087c2:	f855 3b04 	ldr.w	r3, [r5], #4
 80087c6:	4798      	blx	r3
 80087c8:	3601      	adds	r6, #1
 80087ca:	e7f2      	b.n	80087b2 <__libc_init_array+0x1e>
 80087cc:	080093a8 	.word	0x080093a8
 80087d0:	080093a8 	.word	0x080093a8
 80087d4:	080093a8 	.word	0x080093a8
 80087d8:	080093ac 	.word	0x080093ac

080087dc <memcpy>:
 80087dc:	440a      	add	r2, r1
 80087de:	4291      	cmp	r1, r2
 80087e0:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 80087e4:	d100      	bne.n	80087e8 <memcpy+0xc>
 80087e6:	4770      	bx	lr
 80087e8:	b510      	push	{r4, lr}
 80087ea:	f811 4b01 	ldrb.w	r4, [r1], #1
 80087ee:	f803 4f01 	strb.w	r4, [r3, #1]!
 80087f2:	4291      	cmp	r1, r2
 80087f4:	d1f9      	bne.n	80087ea <memcpy+0xe>
 80087f6:	bd10      	pop	{r4, pc}

080087f8 <memset>:
 80087f8:	4402      	add	r2, r0
 80087fa:	4603      	mov	r3, r0
 80087fc:	4293      	cmp	r3, r2
 80087fe:	d100      	bne.n	8008802 <memset+0xa>
 8008800:	4770      	bx	lr
 8008802:	f803 1b01 	strb.w	r1, [r3], #1
 8008806:	e7f9      	b.n	80087fc <memset+0x4>

08008808 <siprintf>:
 8008808:	b40e      	push	{r1, r2, r3}
 800880a:	b500      	push	{lr}
 800880c:	b09c      	sub	sp, #112	; 0x70
 800880e:	ab1d      	add	r3, sp, #116	; 0x74
 8008810:	9002      	str	r0, [sp, #8]
 8008812:	9006      	str	r0, [sp, #24]
 8008814:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 8008818:	4809      	ldr	r0, [pc, #36]	; (8008840 <siprintf+0x38>)
 800881a:	9107      	str	r1, [sp, #28]
 800881c:	9104      	str	r1, [sp, #16]
 800881e:	4909      	ldr	r1, [pc, #36]	; (8008844 <siprintf+0x3c>)
 8008820:	f853 2b04 	ldr.w	r2, [r3], #4
 8008824:	9105      	str	r1, [sp, #20]
 8008826:	6800      	ldr	r0, [r0, #0]
 8008828:	9301      	str	r3, [sp, #4]
 800882a:	a902      	add	r1, sp, #8
 800882c:	f000 f95c 	bl	8008ae8 <_svfiprintf_r>
 8008830:	9b02      	ldr	r3, [sp, #8]
 8008832:	2200      	movs	r2, #0
 8008834:	701a      	strb	r2, [r3, #0]
 8008836:	b01c      	add	sp, #112	; 0x70
 8008838:	f85d eb04 	ldr.w	lr, [sp], #4
 800883c:	b003      	add	sp, #12
 800883e:	4770      	bx	lr
 8008840:	2000004c 	.word	0x2000004c
 8008844:	ffff0208 	.word	0xffff0208

08008848 <strdup>:
 8008848:	4b02      	ldr	r3, [pc, #8]	; (8008854 <strdup+0xc>)
 800884a:	4601      	mov	r1, r0
 800884c:	6818      	ldr	r0, [r3, #0]
 800884e:	f000 b803 	b.w	8008858 <_strdup_r>
 8008852:	bf00      	nop
 8008854:	2000004c 	.word	0x2000004c

08008858 <_strdup_r>:
 8008858:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800885a:	4604      	mov	r4, r0
 800885c:	4608      	mov	r0, r1
 800885e:	460d      	mov	r5, r1
 8008860:	f7f7 fcd6 	bl	8000210 <strlen>
 8008864:	1c42      	adds	r2, r0, #1
 8008866:	4611      	mov	r1, r2
 8008868:	4620      	mov	r0, r4
 800886a:	9201      	str	r2, [sp, #4]
 800886c:	f000 f86c 	bl	8008948 <_malloc_r>
 8008870:	4604      	mov	r4, r0
 8008872:	b118      	cbz	r0, 800887c <_strdup_r+0x24>
 8008874:	9a01      	ldr	r2, [sp, #4]
 8008876:	4629      	mov	r1, r5
 8008878:	f7ff ffb0 	bl	80087dc <memcpy>
 800887c:	4620      	mov	r0, r4
 800887e:	b003      	add	sp, #12
 8008880:	bd30      	pop	{r4, r5, pc}

08008882 <strsep>:
 8008882:	4602      	mov	r2, r0
 8008884:	2300      	movs	r3, #0
 8008886:	6800      	ldr	r0, [r0, #0]
 8008888:	f000 b816 	b.w	80088b8 <__strtok_r>

0800888c <strstr>:
 800888c:	780a      	ldrb	r2, [r1, #0]
 800888e:	b570      	push	{r4, r5, r6, lr}
 8008890:	b96a      	cbnz	r2, 80088ae <strstr+0x22>
 8008892:	bd70      	pop	{r4, r5, r6, pc}
 8008894:	429a      	cmp	r2, r3
 8008896:	d109      	bne.n	80088ac <strstr+0x20>
 8008898:	460c      	mov	r4, r1
 800889a:	4605      	mov	r5, r0
 800889c:	f814 3f01 	ldrb.w	r3, [r4, #1]!
 80088a0:	2b00      	cmp	r3, #0
 80088a2:	d0f6      	beq.n	8008892 <strstr+0x6>
 80088a4:	f815 6f01 	ldrb.w	r6, [r5, #1]!
 80088a8:	429e      	cmp	r6, r3
 80088aa:	d0f7      	beq.n	800889c <strstr+0x10>
 80088ac:	3001      	adds	r0, #1
 80088ae:	7803      	ldrb	r3, [r0, #0]
 80088b0:	2b00      	cmp	r3, #0
 80088b2:	d1ef      	bne.n	8008894 <strstr+0x8>
 80088b4:	4618      	mov	r0, r3
 80088b6:	e7ec      	b.n	8008892 <strstr+0x6>

080088b8 <__strtok_r>:
 80088b8:	b5f0      	push	{r4, r5, r6, r7, lr}
 80088ba:	b908      	cbnz	r0, 80088c0 <__strtok_r+0x8>
 80088bc:	6810      	ldr	r0, [r2, #0]
 80088be:	b188      	cbz	r0, 80088e4 <__strtok_r+0x2c>
 80088c0:	4604      	mov	r4, r0
 80088c2:	4620      	mov	r0, r4
 80088c4:	f814 5b01 	ldrb.w	r5, [r4], #1
 80088c8:	460f      	mov	r7, r1
 80088ca:	f817 6b01 	ldrb.w	r6, [r7], #1
 80088ce:	b91e      	cbnz	r6, 80088d8 <__strtok_r+0x20>
 80088d0:	b965      	cbnz	r5, 80088ec <__strtok_r+0x34>
 80088d2:	6015      	str	r5, [r2, #0]
 80088d4:	4628      	mov	r0, r5
 80088d6:	e005      	b.n	80088e4 <__strtok_r+0x2c>
 80088d8:	42b5      	cmp	r5, r6
 80088da:	d1f6      	bne.n	80088ca <__strtok_r+0x12>
 80088dc:	2b00      	cmp	r3, #0
 80088de:	d1f0      	bne.n	80088c2 <__strtok_r+0xa>
 80088e0:	6014      	str	r4, [r2, #0]
 80088e2:	7003      	strb	r3, [r0, #0]
 80088e4:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80088e6:	461c      	mov	r4, r3
 80088e8:	e00c      	b.n	8008904 <__strtok_r+0x4c>
 80088ea:	b915      	cbnz	r5, 80088f2 <__strtok_r+0x3a>
 80088ec:	f814 3b01 	ldrb.w	r3, [r4], #1
 80088f0:	460e      	mov	r6, r1
 80088f2:	f816 5b01 	ldrb.w	r5, [r6], #1
 80088f6:	42ab      	cmp	r3, r5
 80088f8:	d1f7      	bne.n	80088ea <__strtok_r+0x32>
 80088fa:	2b00      	cmp	r3, #0
 80088fc:	d0f3      	beq.n	80088e6 <__strtok_r+0x2e>
 80088fe:	2300      	movs	r3, #0
 8008900:	f804 3c01 	strb.w	r3, [r4, #-1]
 8008904:	6014      	str	r4, [r2, #0]
 8008906:	e7ed      	b.n	80088e4 <__strtok_r+0x2c>

08008908 <sbrk_aligned>:
 8008908:	b570      	push	{r4, r5, r6, lr}
 800890a:	4e0e      	ldr	r6, [pc, #56]	; (8008944 <sbrk_aligned+0x3c>)
 800890c:	460c      	mov	r4, r1
 800890e:	6831      	ldr	r1, [r6, #0]
 8008910:	4605      	mov	r5, r0
 8008912:	b911      	cbnz	r1, 800891a <sbrk_aligned+0x12>
 8008914:	f000 fb7c 	bl	8009010 <_sbrk_r>
 8008918:	6030      	str	r0, [r6, #0]
 800891a:	4621      	mov	r1, r4
 800891c:	4628      	mov	r0, r5
 800891e:	f000 fb77 	bl	8009010 <_sbrk_r>
 8008922:	1c43      	adds	r3, r0, #1
 8008924:	d00a      	beq.n	800893c <sbrk_aligned+0x34>
 8008926:	1cc4      	adds	r4, r0, #3
 8008928:	f024 0403 	bic.w	r4, r4, #3
 800892c:	42a0      	cmp	r0, r4
 800892e:	d007      	beq.n	8008940 <sbrk_aligned+0x38>
 8008930:	1a21      	subs	r1, r4, r0
 8008932:	4628      	mov	r0, r5
 8008934:	f000 fb6c 	bl	8009010 <_sbrk_r>
 8008938:	3001      	adds	r0, #1
 800893a:	d101      	bne.n	8008940 <sbrk_aligned+0x38>
 800893c:	f04f 34ff 	mov.w	r4, #4294967295	; 0xffffffff
 8008940:	4620      	mov	r0, r4
 8008942:	bd70      	pop	{r4, r5, r6, pc}
 8008944:	20004c98 	.word	0x20004c98

08008948 <_malloc_r>:
 8008948:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800894c:	1ccd      	adds	r5, r1, #3
 800894e:	f025 0503 	bic.w	r5, r5, #3
 8008952:	3508      	adds	r5, #8
 8008954:	2d0c      	cmp	r5, #12
 8008956:	bf38      	it	cc
 8008958:	250c      	movcc	r5, #12
 800895a:	2d00      	cmp	r5, #0
 800895c:	4607      	mov	r7, r0
 800895e:	db01      	blt.n	8008964 <_malloc_r+0x1c>
 8008960:	42a9      	cmp	r1, r5
 8008962:	d905      	bls.n	8008970 <_malloc_r+0x28>
 8008964:	230c      	movs	r3, #12
 8008966:	603b      	str	r3, [r7, #0]
 8008968:	2600      	movs	r6, #0
 800896a:	4630      	mov	r0, r6
 800896c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8008970:	4e2e      	ldr	r6, [pc, #184]	; (8008a2c <_malloc_r+0xe4>)
 8008972:	f000 fb77 	bl	8009064 <__malloc_lock>
 8008976:	6833      	ldr	r3, [r6, #0]
 8008978:	461c      	mov	r4, r3
 800897a:	bb34      	cbnz	r4, 80089ca <_malloc_r+0x82>
 800897c:	4629      	mov	r1, r5
 800897e:	4638      	mov	r0, r7
 8008980:	f7ff ffc2 	bl	8008908 <sbrk_aligned>
 8008984:	1c43      	adds	r3, r0, #1
 8008986:	4604      	mov	r4, r0
 8008988:	d14d      	bne.n	8008a26 <_malloc_r+0xde>
 800898a:	6834      	ldr	r4, [r6, #0]
 800898c:	4626      	mov	r6, r4
 800898e:	2e00      	cmp	r6, #0
 8008990:	d140      	bne.n	8008a14 <_malloc_r+0xcc>
 8008992:	6823      	ldr	r3, [r4, #0]
 8008994:	4631      	mov	r1, r6
 8008996:	4638      	mov	r0, r7
 8008998:	eb04 0803 	add.w	r8, r4, r3
 800899c:	f000 fb38 	bl	8009010 <_sbrk_r>
 80089a0:	4580      	cmp	r8, r0
 80089a2:	d13a      	bne.n	8008a1a <_malloc_r+0xd2>
 80089a4:	6821      	ldr	r1, [r4, #0]
 80089a6:	3503      	adds	r5, #3
 80089a8:	1a6d      	subs	r5, r5, r1
 80089aa:	f025 0503 	bic.w	r5, r5, #3
 80089ae:	3508      	adds	r5, #8
 80089b0:	2d0c      	cmp	r5, #12
 80089b2:	bf38      	it	cc
 80089b4:	250c      	movcc	r5, #12
 80089b6:	4629      	mov	r1, r5
 80089b8:	4638      	mov	r0, r7
 80089ba:	f7ff ffa5 	bl	8008908 <sbrk_aligned>
 80089be:	3001      	adds	r0, #1
 80089c0:	d02b      	beq.n	8008a1a <_malloc_r+0xd2>
 80089c2:	6823      	ldr	r3, [r4, #0]
 80089c4:	442b      	add	r3, r5
 80089c6:	6023      	str	r3, [r4, #0]
 80089c8:	e00e      	b.n	80089e8 <_malloc_r+0xa0>
 80089ca:	6822      	ldr	r2, [r4, #0]
 80089cc:	1b52      	subs	r2, r2, r5
 80089ce:	d41e      	bmi.n	8008a0e <_malloc_r+0xc6>
 80089d0:	2a0b      	cmp	r2, #11
 80089d2:	d916      	bls.n	8008a02 <_malloc_r+0xba>
 80089d4:	1961      	adds	r1, r4, r5
 80089d6:	42a3      	cmp	r3, r4
 80089d8:	6025      	str	r5, [r4, #0]
 80089da:	bf18      	it	ne
 80089dc:	6059      	strne	r1, [r3, #4]
 80089de:	6863      	ldr	r3, [r4, #4]
 80089e0:	bf08      	it	eq
 80089e2:	6031      	streq	r1, [r6, #0]
 80089e4:	5162      	str	r2, [r4, r5]
 80089e6:	604b      	str	r3, [r1, #4]
 80089e8:	4638      	mov	r0, r7
 80089ea:	f104 060b 	add.w	r6, r4, #11
 80089ee:	f000 fb3f 	bl	8009070 <__malloc_unlock>
 80089f2:	f026 0607 	bic.w	r6, r6, #7
 80089f6:	1d23      	adds	r3, r4, #4
 80089f8:	1af2      	subs	r2, r6, r3
 80089fa:	d0b6      	beq.n	800896a <_malloc_r+0x22>
 80089fc:	1b9b      	subs	r3, r3, r6
 80089fe:	50a3      	str	r3, [r4, r2]
 8008a00:	e7b3      	b.n	800896a <_malloc_r+0x22>
 8008a02:	6862      	ldr	r2, [r4, #4]
 8008a04:	42a3      	cmp	r3, r4
 8008a06:	bf0c      	ite	eq
 8008a08:	6032      	streq	r2, [r6, #0]
 8008a0a:	605a      	strne	r2, [r3, #4]
 8008a0c:	e7ec      	b.n	80089e8 <_malloc_r+0xa0>
 8008a0e:	4623      	mov	r3, r4
 8008a10:	6864      	ldr	r4, [r4, #4]
 8008a12:	e7b2      	b.n	800897a <_malloc_r+0x32>
 8008a14:	4634      	mov	r4, r6
 8008a16:	6876      	ldr	r6, [r6, #4]
 8008a18:	e7b9      	b.n	800898e <_malloc_r+0x46>
 8008a1a:	230c      	movs	r3, #12
 8008a1c:	603b      	str	r3, [r7, #0]
 8008a1e:	4638      	mov	r0, r7
 8008a20:	f000 fb26 	bl	8009070 <__malloc_unlock>
 8008a24:	e7a1      	b.n	800896a <_malloc_r+0x22>
 8008a26:	6025      	str	r5, [r4, #0]
 8008a28:	e7de      	b.n	80089e8 <_malloc_r+0xa0>
 8008a2a:	bf00      	nop
 8008a2c:	20004c94 	.word	0x20004c94

08008a30 <__ssputs_r>:
 8008a30:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8008a34:	688e      	ldr	r6, [r1, #8]
 8008a36:	429e      	cmp	r6, r3
 8008a38:	4682      	mov	sl, r0
 8008a3a:	460c      	mov	r4, r1
 8008a3c:	4690      	mov	r8, r2
 8008a3e:	461f      	mov	r7, r3
 8008a40:	d838      	bhi.n	8008ab4 <__ssputs_r+0x84>
 8008a42:	898a      	ldrh	r2, [r1, #12]
 8008a44:	f412 6f90 	tst.w	r2, #1152	; 0x480
 8008a48:	d032      	beq.n	8008ab0 <__ssputs_r+0x80>
 8008a4a:	6825      	ldr	r5, [r4, #0]
 8008a4c:	6909      	ldr	r1, [r1, #16]
 8008a4e:	eba5 0901 	sub.w	r9, r5, r1
 8008a52:	6965      	ldr	r5, [r4, #20]
 8008a54:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8008a58:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8008a5c:	3301      	adds	r3, #1
 8008a5e:	444b      	add	r3, r9
 8008a60:	106d      	asrs	r5, r5, #1
 8008a62:	429d      	cmp	r5, r3
 8008a64:	bf38      	it	cc
 8008a66:	461d      	movcc	r5, r3
 8008a68:	0553      	lsls	r3, r2, #21
 8008a6a:	d531      	bpl.n	8008ad0 <__ssputs_r+0xa0>
 8008a6c:	4629      	mov	r1, r5
 8008a6e:	f7ff ff6b 	bl	8008948 <_malloc_r>
 8008a72:	4606      	mov	r6, r0
 8008a74:	b950      	cbnz	r0, 8008a8c <__ssputs_r+0x5c>
 8008a76:	230c      	movs	r3, #12
 8008a78:	f8ca 3000 	str.w	r3, [sl]
 8008a7c:	89a3      	ldrh	r3, [r4, #12]
 8008a7e:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8008a82:	81a3      	strh	r3, [r4, #12]
 8008a84:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8008a88:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008a8c:	6921      	ldr	r1, [r4, #16]
 8008a8e:	464a      	mov	r2, r9
 8008a90:	f7ff fea4 	bl	80087dc <memcpy>
 8008a94:	89a3      	ldrh	r3, [r4, #12]
 8008a96:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 8008a9a:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8008a9e:	81a3      	strh	r3, [r4, #12]
 8008aa0:	6126      	str	r6, [r4, #16]
 8008aa2:	6165      	str	r5, [r4, #20]
 8008aa4:	444e      	add	r6, r9
 8008aa6:	eba5 0509 	sub.w	r5, r5, r9
 8008aaa:	6026      	str	r6, [r4, #0]
 8008aac:	60a5      	str	r5, [r4, #8]
 8008aae:	463e      	mov	r6, r7
 8008ab0:	42be      	cmp	r6, r7
 8008ab2:	d900      	bls.n	8008ab6 <__ssputs_r+0x86>
 8008ab4:	463e      	mov	r6, r7
 8008ab6:	6820      	ldr	r0, [r4, #0]
 8008ab8:	4632      	mov	r2, r6
 8008aba:	4641      	mov	r1, r8
 8008abc:	f000 fab8 	bl	8009030 <memmove>
 8008ac0:	68a3      	ldr	r3, [r4, #8]
 8008ac2:	1b9b      	subs	r3, r3, r6
 8008ac4:	60a3      	str	r3, [r4, #8]
 8008ac6:	6823      	ldr	r3, [r4, #0]
 8008ac8:	4433      	add	r3, r6
 8008aca:	6023      	str	r3, [r4, #0]
 8008acc:	2000      	movs	r0, #0
 8008ace:	e7db      	b.n	8008a88 <__ssputs_r+0x58>
 8008ad0:	462a      	mov	r2, r5
 8008ad2:	f000 fb1f 	bl	8009114 <_realloc_r>
 8008ad6:	4606      	mov	r6, r0
 8008ad8:	2800      	cmp	r0, #0
 8008ada:	d1e1      	bne.n	8008aa0 <__ssputs_r+0x70>
 8008adc:	6921      	ldr	r1, [r4, #16]
 8008ade:	4650      	mov	r0, sl
 8008ae0:	f000 facc 	bl	800907c <_free_r>
 8008ae4:	e7c7      	b.n	8008a76 <__ssputs_r+0x46>
	...

08008ae8 <_svfiprintf_r>:
 8008ae8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008aec:	4698      	mov	r8, r3
 8008aee:	898b      	ldrh	r3, [r1, #12]
 8008af0:	061b      	lsls	r3, r3, #24
 8008af2:	b09d      	sub	sp, #116	; 0x74
 8008af4:	4607      	mov	r7, r0
 8008af6:	460d      	mov	r5, r1
 8008af8:	4614      	mov	r4, r2
 8008afa:	d50e      	bpl.n	8008b1a <_svfiprintf_r+0x32>
 8008afc:	690b      	ldr	r3, [r1, #16]
 8008afe:	b963      	cbnz	r3, 8008b1a <_svfiprintf_r+0x32>
 8008b00:	2140      	movs	r1, #64	; 0x40
 8008b02:	f7ff ff21 	bl	8008948 <_malloc_r>
 8008b06:	6028      	str	r0, [r5, #0]
 8008b08:	6128      	str	r0, [r5, #16]
 8008b0a:	b920      	cbnz	r0, 8008b16 <_svfiprintf_r+0x2e>
 8008b0c:	230c      	movs	r3, #12
 8008b0e:	603b      	str	r3, [r7, #0]
 8008b10:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8008b14:	e0d1      	b.n	8008cba <_svfiprintf_r+0x1d2>
 8008b16:	2340      	movs	r3, #64	; 0x40
 8008b18:	616b      	str	r3, [r5, #20]
 8008b1a:	2300      	movs	r3, #0
 8008b1c:	9309      	str	r3, [sp, #36]	; 0x24
 8008b1e:	2320      	movs	r3, #32
 8008b20:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8008b24:	f8cd 800c 	str.w	r8, [sp, #12]
 8008b28:	2330      	movs	r3, #48	; 0x30
 8008b2a:	f8df 81a8 	ldr.w	r8, [pc, #424]	; 8008cd4 <_svfiprintf_r+0x1ec>
 8008b2e:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8008b32:	f04f 0901 	mov.w	r9, #1
 8008b36:	4623      	mov	r3, r4
 8008b38:	469a      	mov	sl, r3
 8008b3a:	f813 2b01 	ldrb.w	r2, [r3], #1
 8008b3e:	b10a      	cbz	r2, 8008b44 <_svfiprintf_r+0x5c>
 8008b40:	2a25      	cmp	r2, #37	; 0x25
 8008b42:	d1f9      	bne.n	8008b38 <_svfiprintf_r+0x50>
 8008b44:	ebba 0b04 	subs.w	fp, sl, r4
 8008b48:	d00b      	beq.n	8008b62 <_svfiprintf_r+0x7a>
 8008b4a:	465b      	mov	r3, fp
 8008b4c:	4622      	mov	r2, r4
 8008b4e:	4629      	mov	r1, r5
 8008b50:	4638      	mov	r0, r7
 8008b52:	f7ff ff6d 	bl	8008a30 <__ssputs_r>
 8008b56:	3001      	adds	r0, #1
 8008b58:	f000 80aa 	beq.w	8008cb0 <_svfiprintf_r+0x1c8>
 8008b5c:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8008b5e:	445a      	add	r2, fp
 8008b60:	9209      	str	r2, [sp, #36]	; 0x24
 8008b62:	f89a 3000 	ldrb.w	r3, [sl]
 8008b66:	2b00      	cmp	r3, #0
 8008b68:	f000 80a2 	beq.w	8008cb0 <_svfiprintf_r+0x1c8>
 8008b6c:	2300      	movs	r3, #0
 8008b6e:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8008b72:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8008b76:	f10a 0a01 	add.w	sl, sl, #1
 8008b7a:	9304      	str	r3, [sp, #16]
 8008b7c:	9307      	str	r3, [sp, #28]
 8008b7e:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8008b82:	931a      	str	r3, [sp, #104]	; 0x68
 8008b84:	4654      	mov	r4, sl
 8008b86:	2205      	movs	r2, #5
 8008b88:	f814 1b01 	ldrb.w	r1, [r4], #1
 8008b8c:	4851      	ldr	r0, [pc, #324]	; (8008cd4 <_svfiprintf_r+0x1ec>)
 8008b8e:	f7f7 fb47 	bl	8000220 <memchr>
 8008b92:	9a04      	ldr	r2, [sp, #16]
 8008b94:	b9d8      	cbnz	r0, 8008bce <_svfiprintf_r+0xe6>
 8008b96:	06d0      	lsls	r0, r2, #27
 8008b98:	bf44      	itt	mi
 8008b9a:	2320      	movmi	r3, #32
 8008b9c:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8008ba0:	0711      	lsls	r1, r2, #28
 8008ba2:	bf44      	itt	mi
 8008ba4:	232b      	movmi	r3, #43	; 0x2b
 8008ba6:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8008baa:	f89a 3000 	ldrb.w	r3, [sl]
 8008bae:	2b2a      	cmp	r3, #42	; 0x2a
 8008bb0:	d015      	beq.n	8008bde <_svfiprintf_r+0xf6>
 8008bb2:	9a07      	ldr	r2, [sp, #28]
 8008bb4:	4654      	mov	r4, sl
 8008bb6:	2000      	movs	r0, #0
 8008bb8:	f04f 0c0a 	mov.w	ip, #10
 8008bbc:	4621      	mov	r1, r4
 8008bbe:	f811 3b01 	ldrb.w	r3, [r1], #1
 8008bc2:	3b30      	subs	r3, #48	; 0x30
 8008bc4:	2b09      	cmp	r3, #9
 8008bc6:	d94e      	bls.n	8008c66 <_svfiprintf_r+0x17e>
 8008bc8:	b1b0      	cbz	r0, 8008bf8 <_svfiprintf_r+0x110>
 8008bca:	9207      	str	r2, [sp, #28]
 8008bcc:	e014      	b.n	8008bf8 <_svfiprintf_r+0x110>
 8008bce:	eba0 0308 	sub.w	r3, r0, r8
 8008bd2:	fa09 f303 	lsl.w	r3, r9, r3
 8008bd6:	4313      	orrs	r3, r2
 8008bd8:	9304      	str	r3, [sp, #16]
 8008bda:	46a2      	mov	sl, r4
 8008bdc:	e7d2      	b.n	8008b84 <_svfiprintf_r+0x9c>
 8008bde:	9b03      	ldr	r3, [sp, #12]
 8008be0:	1d19      	adds	r1, r3, #4
 8008be2:	681b      	ldr	r3, [r3, #0]
 8008be4:	9103      	str	r1, [sp, #12]
 8008be6:	2b00      	cmp	r3, #0
 8008be8:	bfbb      	ittet	lt
 8008bea:	425b      	neglt	r3, r3
 8008bec:	f042 0202 	orrlt.w	r2, r2, #2
 8008bf0:	9307      	strge	r3, [sp, #28]
 8008bf2:	9307      	strlt	r3, [sp, #28]
 8008bf4:	bfb8      	it	lt
 8008bf6:	9204      	strlt	r2, [sp, #16]
 8008bf8:	7823      	ldrb	r3, [r4, #0]
 8008bfa:	2b2e      	cmp	r3, #46	; 0x2e
 8008bfc:	d10c      	bne.n	8008c18 <_svfiprintf_r+0x130>
 8008bfe:	7863      	ldrb	r3, [r4, #1]
 8008c00:	2b2a      	cmp	r3, #42	; 0x2a
 8008c02:	d135      	bne.n	8008c70 <_svfiprintf_r+0x188>
 8008c04:	9b03      	ldr	r3, [sp, #12]
 8008c06:	1d1a      	adds	r2, r3, #4
 8008c08:	681b      	ldr	r3, [r3, #0]
 8008c0a:	9203      	str	r2, [sp, #12]
 8008c0c:	2b00      	cmp	r3, #0
 8008c0e:	bfb8      	it	lt
 8008c10:	f04f 33ff 	movlt.w	r3, #4294967295	; 0xffffffff
 8008c14:	3402      	adds	r4, #2
 8008c16:	9305      	str	r3, [sp, #20]
 8008c18:	f8df a0c8 	ldr.w	sl, [pc, #200]	; 8008ce4 <_svfiprintf_r+0x1fc>
 8008c1c:	7821      	ldrb	r1, [r4, #0]
 8008c1e:	2203      	movs	r2, #3
 8008c20:	4650      	mov	r0, sl
 8008c22:	f7f7 fafd 	bl	8000220 <memchr>
 8008c26:	b140      	cbz	r0, 8008c3a <_svfiprintf_r+0x152>
 8008c28:	2340      	movs	r3, #64	; 0x40
 8008c2a:	eba0 000a 	sub.w	r0, r0, sl
 8008c2e:	fa03 f000 	lsl.w	r0, r3, r0
 8008c32:	9b04      	ldr	r3, [sp, #16]
 8008c34:	4303      	orrs	r3, r0
 8008c36:	3401      	adds	r4, #1
 8008c38:	9304      	str	r3, [sp, #16]
 8008c3a:	f814 1b01 	ldrb.w	r1, [r4], #1
 8008c3e:	4826      	ldr	r0, [pc, #152]	; (8008cd8 <_svfiprintf_r+0x1f0>)
 8008c40:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8008c44:	2206      	movs	r2, #6
 8008c46:	f7f7 faeb 	bl	8000220 <memchr>
 8008c4a:	2800      	cmp	r0, #0
 8008c4c:	d038      	beq.n	8008cc0 <_svfiprintf_r+0x1d8>
 8008c4e:	4b23      	ldr	r3, [pc, #140]	; (8008cdc <_svfiprintf_r+0x1f4>)
 8008c50:	bb1b      	cbnz	r3, 8008c9a <_svfiprintf_r+0x1b2>
 8008c52:	9b03      	ldr	r3, [sp, #12]
 8008c54:	3307      	adds	r3, #7
 8008c56:	f023 0307 	bic.w	r3, r3, #7
 8008c5a:	3308      	adds	r3, #8
 8008c5c:	9303      	str	r3, [sp, #12]
 8008c5e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8008c60:	4433      	add	r3, r6
 8008c62:	9309      	str	r3, [sp, #36]	; 0x24
 8008c64:	e767      	b.n	8008b36 <_svfiprintf_r+0x4e>
 8008c66:	fb0c 3202 	mla	r2, ip, r2, r3
 8008c6a:	460c      	mov	r4, r1
 8008c6c:	2001      	movs	r0, #1
 8008c6e:	e7a5      	b.n	8008bbc <_svfiprintf_r+0xd4>
 8008c70:	2300      	movs	r3, #0
 8008c72:	3401      	adds	r4, #1
 8008c74:	9305      	str	r3, [sp, #20]
 8008c76:	4619      	mov	r1, r3
 8008c78:	f04f 0c0a 	mov.w	ip, #10
 8008c7c:	4620      	mov	r0, r4
 8008c7e:	f810 2b01 	ldrb.w	r2, [r0], #1
 8008c82:	3a30      	subs	r2, #48	; 0x30
 8008c84:	2a09      	cmp	r2, #9
 8008c86:	d903      	bls.n	8008c90 <_svfiprintf_r+0x1a8>
 8008c88:	2b00      	cmp	r3, #0
 8008c8a:	d0c5      	beq.n	8008c18 <_svfiprintf_r+0x130>
 8008c8c:	9105      	str	r1, [sp, #20]
 8008c8e:	e7c3      	b.n	8008c18 <_svfiprintf_r+0x130>
 8008c90:	fb0c 2101 	mla	r1, ip, r1, r2
 8008c94:	4604      	mov	r4, r0
 8008c96:	2301      	movs	r3, #1
 8008c98:	e7f0      	b.n	8008c7c <_svfiprintf_r+0x194>
 8008c9a:	ab03      	add	r3, sp, #12
 8008c9c:	9300      	str	r3, [sp, #0]
 8008c9e:	462a      	mov	r2, r5
 8008ca0:	4b0f      	ldr	r3, [pc, #60]	; (8008ce0 <_svfiprintf_r+0x1f8>)
 8008ca2:	a904      	add	r1, sp, #16
 8008ca4:	4638      	mov	r0, r7
 8008ca6:	f3af 8000 	nop.w
 8008caa:	1c42      	adds	r2, r0, #1
 8008cac:	4606      	mov	r6, r0
 8008cae:	d1d6      	bne.n	8008c5e <_svfiprintf_r+0x176>
 8008cb0:	89ab      	ldrh	r3, [r5, #12]
 8008cb2:	065b      	lsls	r3, r3, #25
 8008cb4:	f53f af2c 	bmi.w	8008b10 <_svfiprintf_r+0x28>
 8008cb8:	9809      	ldr	r0, [sp, #36]	; 0x24
 8008cba:	b01d      	add	sp, #116	; 0x74
 8008cbc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008cc0:	ab03      	add	r3, sp, #12
 8008cc2:	9300      	str	r3, [sp, #0]
 8008cc4:	462a      	mov	r2, r5
 8008cc6:	4b06      	ldr	r3, [pc, #24]	; (8008ce0 <_svfiprintf_r+0x1f8>)
 8008cc8:	a904      	add	r1, sp, #16
 8008cca:	4638      	mov	r0, r7
 8008ccc:	f000 f87a 	bl	8008dc4 <_printf_i>
 8008cd0:	e7eb      	b.n	8008caa <_svfiprintf_r+0x1c2>
 8008cd2:	bf00      	nop
 8008cd4:	0800936c 	.word	0x0800936c
 8008cd8:	08009376 	.word	0x08009376
 8008cdc:	00000000 	.word	0x00000000
 8008ce0:	08008a31 	.word	0x08008a31
 8008ce4:	08009372 	.word	0x08009372

08008ce8 <_printf_common>:
 8008ce8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8008cec:	4616      	mov	r6, r2
 8008cee:	4699      	mov	r9, r3
 8008cf0:	688a      	ldr	r2, [r1, #8]
 8008cf2:	690b      	ldr	r3, [r1, #16]
 8008cf4:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8008cf8:	4293      	cmp	r3, r2
 8008cfa:	bfb8      	it	lt
 8008cfc:	4613      	movlt	r3, r2
 8008cfe:	6033      	str	r3, [r6, #0]
 8008d00:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8008d04:	4607      	mov	r7, r0
 8008d06:	460c      	mov	r4, r1
 8008d08:	b10a      	cbz	r2, 8008d0e <_printf_common+0x26>
 8008d0a:	3301      	adds	r3, #1
 8008d0c:	6033      	str	r3, [r6, #0]
 8008d0e:	6823      	ldr	r3, [r4, #0]
 8008d10:	0699      	lsls	r1, r3, #26
 8008d12:	bf42      	ittt	mi
 8008d14:	6833      	ldrmi	r3, [r6, #0]
 8008d16:	3302      	addmi	r3, #2
 8008d18:	6033      	strmi	r3, [r6, #0]
 8008d1a:	6825      	ldr	r5, [r4, #0]
 8008d1c:	f015 0506 	ands.w	r5, r5, #6
 8008d20:	d106      	bne.n	8008d30 <_printf_common+0x48>
 8008d22:	f104 0a19 	add.w	sl, r4, #25
 8008d26:	68e3      	ldr	r3, [r4, #12]
 8008d28:	6832      	ldr	r2, [r6, #0]
 8008d2a:	1a9b      	subs	r3, r3, r2
 8008d2c:	42ab      	cmp	r3, r5
 8008d2e:	dc26      	bgt.n	8008d7e <_printf_common+0x96>
 8008d30:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8008d34:	1e13      	subs	r3, r2, #0
 8008d36:	6822      	ldr	r2, [r4, #0]
 8008d38:	bf18      	it	ne
 8008d3a:	2301      	movne	r3, #1
 8008d3c:	0692      	lsls	r2, r2, #26
 8008d3e:	d42b      	bmi.n	8008d98 <_printf_common+0xb0>
 8008d40:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8008d44:	4649      	mov	r1, r9
 8008d46:	4638      	mov	r0, r7
 8008d48:	47c0      	blx	r8
 8008d4a:	3001      	adds	r0, #1
 8008d4c:	d01e      	beq.n	8008d8c <_printf_common+0xa4>
 8008d4e:	6823      	ldr	r3, [r4, #0]
 8008d50:	68e5      	ldr	r5, [r4, #12]
 8008d52:	6832      	ldr	r2, [r6, #0]
 8008d54:	f003 0306 	and.w	r3, r3, #6
 8008d58:	2b04      	cmp	r3, #4
 8008d5a:	bf08      	it	eq
 8008d5c:	1aad      	subeq	r5, r5, r2
 8008d5e:	68a3      	ldr	r3, [r4, #8]
 8008d60:	6922      	ldr	r2, [r4, #16]
 8008d62:	bf0c      	ite	eq
 8008d64:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8008d68:	2500      	movne	r5, #0
 8008d6a:	4293      	cmp	r3, r2
 8008d6c:	bfc4      	itt	gt
 8008d6e:	1a9b      	subgt	r3, r3, r2
 8008d70:	18ed      	addgt	r5, r5, r3
 8008d72:	2600      	movs	r6, #0
 8008d74:	341a      	adds	r4, #26
 8008d76:	42b5      	cmp	r5, r6
 8008d78:	d11a      	bne.n	8008db0 <_printf_common+0xc8>
 8008d7a:	2000      	movs	r0, #0
 8008d7c:	e008      	b.n	8008d90 <_printf_common+0xa8>
 8008d7e:	2301      	movs	r3, #1
 8008d80:	4652      	mov	r2, sl
 8008d82:	4649      	mov	r1, r9
 8008d84:	4638      	mov	r0, r7
 8008d86:	47c0      	blx	r8
 8008d88:	3001      	adds	r0, #1
 8008d8a:	d103      	bne.n	8008d94 <_printf_common+0xac>
 8008d8c:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8008d90:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008d94:	3501      	adds	r5, #1
 8008d96:	e7c6      	b.n	8008d26 <_printf_common+0x3e>
 8008d98:	18e1      	adds	r1, r4, r3
 8008d9a:	1c5a      	adds	r2, r3, #1
 8008d9c:	2030      	movs	r0, #48	; 0x30
 8008d9e:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8008da2:	4422      	add	r2, r4
 8008da4:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8008da8:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8008dac:	3302      	adds	r3, #2
 8008dae:	e7c7      	b.n	8008d40 <_printf_common+0x58>
 8008db0:	2301      	movs	r3, #1
 8008db2:	4622      	mov	r2, r4
 8008db4:	4649      	mov	r1, r9
 8008db6:	4638      	mov	r0, r7
 8008db8:	47c0      	blx	r8
 8008dba:	3001      	adds	r0, #1
 8008dbc:	d0e6      	beq.n	8008d8c <_printf_common+0xa4>
 8008dbe:	3601      	adds	r6, #1
 8008dc0:	e7d9      	b.n	8008d76 <_printf_common+0x8e>
	...

08008dc4 <_printf_i>:
 8008dc4:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8008dc8:	7e0f      	ldrb	r7, [r1, #24]
 8008dca:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 8008dcc:	2f78      	cmp	r7, #120	; 0x78
 8008dce:	4691      	mov	r9, r2
 8008dd0:	4680      	mov	r8, r0
 8008dd2:	460c      	mov	r4, r1
 8008dd4:	469a      	mov	sl, r3
 8008dd6:	f101 0243 	add.w	r2, r1, #67	; 0x43
 8008dda:	d807      	bhi.n	8008dec <_printf_i+0x28>
 8008ddc:	2f62      	cmp	r7, #98	; 0x62
 8008dde:	d80a      	bhi.n	8008df6 <_printf_i+0x32>
 8008de0:	2f00      	cmp	r7, #0
 8008de2:	f000 80d8 	beq.w	8008f96 <_printf_i+0x1d2>
 8008de6:	2f58      	cmp	r7, #88	; 0x58
 8008de8:	f000 80a3 	beq.w	8008f32 <_printf_i+0x16e>
 8008dec:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8008df0:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8008df4:	e03a      	b.n	8008e6c <_printf_i+0xa8>
 8008df6:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 8008dfa:	2b15      	cmp	r3, #21
 8008dfc:	d8f6      	bhi.n	8008dec <_printf_i+0x28>
 8008dfe:	a101      	add	r1, pc, #4	; (adr r1, 8008e04 <_printf_i+0x40>)
 8008e00:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8008e04:	08008e5d 	.word	0x08008e5d
 8008e08:	08008e71 	.word	0x08008e71
 8008e0c:	08008ded 	.word	0x08008ded
 8008e10:	08008ded 	.word	0x08008ded
 8008e14:	08008ded 	.word	0x08008ded
 8008e18:	08008ded 	.word	0x08008ded
 8008e1c:	08008e71 	.word	0x08008e71
 8008e20:	08008ded 	.word	0x08008ded
 8008e24:	08008ded 	.word	0x08008ded
 8008e28:	08008ded 	.word	0x08008ded
 8008e2c:	08008ded 	.word	0x08008ded
 8008e30:	08008f7d 	.word	0x08008f7d
 8008e34:	08008ea1 	.word	0x08008ea1
 8008e38:	08008f5f 	.word	0x08008f5f
 8008e3c:	08008ded 	.word	0x08008ded
 8008e40:	08008ded 	.word	0x08008ded
 8008e44:	08008f9f 	.word	0x08008f9f
 8008e48:	08008ded 	.word	0x08008ded
 8008e4c:	08008ea1 	.word	0x08008ea1
 8008e50:	08008ded 	.word	0x08008ded
 8008e54:	08008ded 	.word	0x08008ded
 8008e58:	08008f67 	.word	0x08008f67
 8008e5c:	682b      	ldr	r3, [r5, #0]
 8008e5e:	1d1a      	adds	r2, r3, #4
 8008e60:	681b      	ldr	r3, [r3, #0]
 8008e62:	602a      	str	r2, [r5, #0]
 8008e64:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8008e68:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8008e6c:	2301      	movs	r3, #1
 8008e6e:	e0a3      	b.n	8008fb8 <_printf_i+0x1f4>
 8008e70:	6820      	ldr	r0, [r4, #0]
 8008e72:	6829      	ldr	r1, [r5, #0]
 8008e74:	0606      	lsls	r6, r0, #24
 8008e76:	f101 0304 	add.w	r3, r1, #4
 8008e7a:	d50a      	bpl.n	8008e92 <_printf_i+0xce>
 8008e7c:	680e      	ldr	r6, [r1, #0]
 8008e7e:	602b      	str	r3, [r5, #0]
 8008e80:	2e00      	cmp	r6, #0
 8008e82:	da03      	bge.n	8008e8c <_printf_i+0xc8>
 8008e84:	232d      	movs	r3, #45	; 0x2d
 8008e86:	4276      	negs	r6, r6
 8008e88:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8008e8c:	485e      	ldr	r0, [pc, #376]	; (8009008 <_printf_i+0x244>)
 8008e8e:	230a      	movs	r3, #10
 8008e90:	e019      	b.n	8008ec6 <_printf_i+0x102>
 8008e92:	680e      	ldr	r6, [r1, #0]
 8008e94:	602b      	str	r3, [r5, #0]
 8008e96:	f010 0f40 	tst.w	r0, #64	; 0x40
 8008e9a:	bf18      	it	ne
 8008e9c:	b236      	sxthne	r6, r6
 8008e9e:	e7ef      	b.n	8008e80 <_printf_i+0xbc>
 8008ea0:	682b      	ldr	r3, [r5, #0]
 8008ea2:	6820      	ldr	r0, [r4, #0]
 8008ea4:	1d19      	adds	r1, r3, #4
 8008ea6:	6029      	str	r1, [r5, #0]
 8008ea8:	0601      	lsls	r1, r0, #24
 8008eaa:	d501      	bpl.n	8008eb0 <_printf_i+0xec>
 8008eac:	681e      	ldr	r6, [r3, #0]
 8008eae:	e002      	b.n	8008eb6 <_printf_i+0xf2>
 8008eb0:	0646      	lsls	r6, r0, #25
 8008eb2:	d5fb      	bpl.n	8008eac <_printf_i+0xe8>
 8008eb4:	881e      	ldrh	r6, [r3, #0]
 8008eb6:	4854      	ldr	r0, [pc, #336]	; (8009008 <_printf_i+0x244>)
 8008eb8:	2f6f      	cmp	r7, #111	; 0x6f
 8008eba:	bf0c      	ite	eq
 8008ebc:	2308      	moveq	r3, #8
 8008ebe:	230a      	movne	r3, #10
 8008ec0:	2100      	movs	r1, #0
 8008ec2:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8008ec6:	6865      	ldr	r5, [r4, #4]
 8008ec8:	60a5      	str	r5, [r4, #8]
 8008eca:	2d00      	cmp	r5, #0
 8008ecc:	bfa2      	ittt	ge
 8008ece:	6821      	ldrge	r1, [r4, #0]
 8008ed0:	f021 0104 	bicge.w	r1, r1, #4
 8008ed4:	6021      	strge	r1, [r4, #0]
 8008ed6:	b90e      	cbnz	r6, 8008edc <_printf_i+0x118>
 8008ed8:	2d00      	cmp	r5, #0
 8008eda:	d04d      	beq.n	8008f78 <_printf_i+0x1b4>
 8008edc:	4615      	mov	r5, r2
 8008ede:	fbb6 f1f3 	udiv	r1, r6, r3
 8008ee2:	fb03 6711 	mls	r7, r3, r1, r6
 8008ee6:	5dc7      	ldrb	r7, [r0, r7]
 8008ee8:	f805 7d01 	strb.w	r7, [r5, #-1]!
 8008eec:	4637      	mov	r7, r6
 8008eee:	42bb      	cmp	r3, r7
 8008ef0:	460e      	mov	r6, r1
 8008ef2:	d9f4      	bls.n	8008ede <_printf_i+0x11a>
 8008ef4:	2b08      	cmp	r3, #8
 8008ef6:	d10b      	bne.n	8008f10 <_printf_i+0x14c>
 8008ef8:	6823      	ldr	r3, [r4, #0]
 8008efa:	07de      	lsls	r6, r3, #31
 8008efc:	d508      	bpl.n	8008f10 <_printf_i+0x14c>
 8008efe:	6923      	ldr	r3, [r4, #16]
 8008f00:	6861      	ldr	r1, [r4, #4]
 8008f02:	4299      	cmp	r1, r3
 8008f04:	bfde      	ittt	le
 8008f06:	2330      	movle	r3, #48	; 0x30
 8008f08:	f805 3c01 	strble.w	r3, [r5, #-1]
 8008f0c:	f105 35ff 	addle.w	r5, r5, #4294967295	; 0xffffffff
 8008f10:	1b52      	subs	r2, r2, r5
 8008f12:	6122      	str	r2, [r4, #16]
 8008f14:	f8cd a000 	str.w	sl, [sp]
 8008f18:	464b      	mov	r3, r9
 8008f1a:	aa03      	add	r2, sp, #12
 8008f1c:	4621      	mov	r1, r4
 8008f1e:	4640      	mov	r0, r8
 8008f20:	f7ff fee2 	bl	8008ce8 <_printf_common>
 8008f24:	3001      	adds	r0, #1
 8008f26:	d14c      	bne.n	8008fc2 <_printf_i+0x1fe>
 8008f28:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8008f2c:	b004      	add	sp, #16
 8008f2e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008f32:	4835      	ldr	r0, [pc, #212]	; (8009008 <_printf_i+0x244>)
 8008f34:	f881 7045 	strb.w	r7, [r1, #69]	; 0x45
 8008f38:	6829      	ldr	r1, [r5, #0]
 8008f3a:	6823      	ldr	r3, [r4, #0]
 8008f3c:	f851 6b04 	ldr.w	r6, [r1], #4
 8008f40:	6029      	str	r1, [r5, #0]
 8008f42:	061d      	lsls	r5, r3, #24
 8008f44:	d514      	bpl.n	8008f70 <_printf_i+0x1ac>
 8008f46:	07df      	lsls	r7, r3, #31
 8008f48:	bf44      	itt	mi
 8008f4a:	f043 0320 	orrmi.w	r3, r3, #32
 8008f4e:	6023      	strmi	r3, [r4, #0]
 8008f50:	b91e      	cbnz	r6, 8008f5a <_printf_i+0x196>
 8008f52:	6823      	ldr	r3, [r4, #0]
 8008f54:	f023 0320 	bic.w	r3, r3, #32
 8008f58:	6023      	str	r3, [r4, #0]
 8008f5a:	2310      	movs	r3, #16
 8008f5c:	e7b0      	b.n	8008ec0 <_printf_i+0xfc>
 8008f5e:	6823      	ldr	r3, [r4, #0]
 8008f60:	f043 0320 	orr.w	r3, r3, #32
 8008f64:	6023      	str	r3, [r4, #0]
 8008f66:	2378      	movs	r3, #120	; 0x78
 8008f68:	4828      	ldr	r0, [pc, #160]	; (800900c <_printf_i+0x248>)
 8008f6a:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8008f6e:	e7e3      	b.n	8008f38 <_printf_i+0x174>
 8008f70:	0659      	lsls	r1, r3, #25
 8008f72:	bf48      	it	mi
 8008f74:	b2b6      	uxthmi	r6, r6
 8008f76:	e7e6      	b.n	8008f46 <_printf_i+0x182>
 8008f78:	4615      	mov	r5, r2
 8008f7a:	e7bb      	b.n	8008ef4 <_printf_i+0x130>
 8008f7c:	682b      	ldr	r3, [r5, #0]
 8008f7e:	6826      	ldr	r6, [r4, #0]
 8008f80:	6961      	ldr	r1, [r4, #20]
 8008f82:	1d18      	adds	r0, r3, #4
 8008f84:	6028      	str	r0, [r5, #0]
 8008f86:	0635      	lsls	r5, r6, #24
 8008f88:	681b      	ldr	r3, [r3, #0]
 8008f8a:	d501      	bpl.n	8008f90 <_printf_i+0x1cc>
 8008f8c:	6019      	str	r1, [r3, #0]
 8008f8e:	e002      	b.n	8008f96 <_printf_i+0x1d2>
 8008f90:	0670      	lsls	r0, r6, #25
 8008f92:	d5fb      	bpl.n	8008f8c <_printf_i+0x1c8>
 8008f94:	8019      	strh	r1, [r3, #0]
 8008f96:	2300      	movs	r3, #0
 8008f98:	6123      	str	r3, [r4, #16]
 8008f9a:	4615      	mov	r5, r2
 8008f9c:	e7ba      	b.n	8008f14 <_printf_i+0x150>
 8008f9e:	682b      	ldr	r3, [r5, #0]
 8008fa0:	1d1a      	adds	r2, r3, #4
 8008fa2:	602a      	str	r2, [r5, #0]
 8008fa4:	681d      	ldr	r5, [r3, #0]
 8008fa6:	6862      	ldr	r2, [r4, #4]
 8008fa8:	2100      	movs	r1, #0
 8008faa:	4628      	mov	r0, r5
 8008fac:	f7f7 f938 	bl	8000220 <memchr>
 8008fb0:	b108      	cbz	r0, 8008fb6 <_printf_i+0x1f2>
 8008fb2:	1b40      	subs	r0, r0, r5
 8008fb4:	6060      	str	r0, [r4, #4]
 8008fb6:	6863      	ldr	r3, [r4, #4]
 8008fb8:	6123      	str	r3, [r4, #16]
 8008fba:	2300      	movs	r3, #0
 8008fbc:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8008fc0:	e7a8      	b.n	8008f14 <_printf_i+0x150>
 8008fc2:	6923      	ldr	r3, [r4, #16]
 8008fc4:	462a      	mov	r2, r5
 8008fc6:	4649      	mov	r1, r9
 8008fc8:	4640      	mov	r0, r8
 8008fca:	47d0      	blx	sl
 8008fcc:	3001      	adds	r0, #1
 8008fce:	d0ab      	beq.n	8008f28 <_printf_i+0x164>
 8008fd0:	6823      	ldr	r3, [r4, #0]
 8008fd2:	079b      	lsls	r3, r3, #30
 8008fd4:	d413      	bmi.n	8008ffe <_printf_i+0x23a>
 8008fd6:	68e0      	ldr	r0, [r4, #12]
 8008fd8:	9b03      	ldr	r3, [sp, #12]
 8008fda:	4298      	cmp	r0, r3
 8008fdc:	bfb8      	it	lt
 8008fde:	4618      	movlt	r0, r3
 8008fe0:	e7a4      	b.n	8008f2c <_printf_i+0x168>
 8008fe2:	2301      	movs	r3, #1
 8008fe4:	4632      	mov	r2, r6
 8008fe6:	4649      	mov	r1, r9
 8008fe8:	4640      	mov	r0, r8
 8008fea:	47d0      	blx	sl
 8008fec:	3001      	adds	r0, #1
 8008fee:	d09b      	beq.n	8008f28 <_printf_i+0x164>
 8008ff0:	3501      	adds	r5, #1
 8008ff2:	68e3      	ldr	r3, [r4, #12]
 8008ff4:	9903      	ldr	r1, [sp, #12]
 8008ff6:	1a5b      	subs	r3, r3, r1
 8008ff8:	42ab      	cmp	r3, r5
 8008ffa:	dcf2      	bgt.n	8008fe2 <_printf_i+0x21e>
 8008ffc:	e7eb      	b.n	8008fd6 <_printf_i+0x212>
 8008ffe:	2500      	movs	r5, #0
 8009000:	f104 0619 	add.w	r6, r4, #25
 8009004:	e7f5      	b.n	8008ff2 <_printf_i+0x22e>
 8009006:	bf00      	nop
 8009008:	0800937d 	.word	0x0800937d
 800900c:	0800938e 	.word	0x0800938e

08009010 <_sbrk_r>:
 8009010:	b538      	push	{r3, r4, r5, lr}
 8009012:	4d06      	ldr	r5, [pc, #24]	; (800902c <_sbrk_r+0x1c>)
 8009014:	2300      	movs	r3, #0
 8009016:	4604      	mov	r4, r0
 8009018:	4608      	mov	r0, r1
 800901a:	602b      	str	r3, [r5, #0]
 800901c:	f7f9 fd84 	bl	8002b28 <_sbrk>
 8009020:	1c43      	adds	r3, r0, #1
 8009022:	d102      	bne.n	800902a <_sbrk_r+0x1a>
 8009024:	682b      	ldr	r3, [r5, #0]
 8009026:	b103      	cbz	r3, 800902a <_sbrk_r+0x1a>
 8009028:	6023      	str	r3, [r4, #0]
 800902a:	bd38      	pop	{r3, r4, r5, pc}
 800902c:	20004c9c 	.word	0x20004c9c

08009030 <memmove>:
 8009030:	4288      	cmp	r0, r1
 8009032:	b510      	push	{r4, lr}
 8009034:	eb01 0402 	add.w	r4, r1, r2
 8009038:	d902      	bls.n	8009040 <memmove+0x10>
 800903a:	4284      	cmp	r4, r0
 800903c:	4623      	mov	r3, r4
 800903e:	d807      	bhi.n	8009050 <memmove+0x20>
 8009040:	1e43      	subs	r3, r0, #1
 8009042:	42a1      	cmp	r1, r4
 8009044:	d008      	beq.n	8009058 <memmove+0x28>
 8009046:	f811 2b01 	ldrb.w	r2, [r1], #1
 800904a:	f803 2f01 	strb.w	r2, [r3, #1]!
 800904e:	e7f8      	b.n	8009042 <memmove+0x12>
 8009050:	4402      	add	r2, r0
 8009052:	4601      	mov	r1, r0
 8009054:	428a      	cmp	r2, r1
 8009056:	d100      	bne.n	800905a <memmove+0x2a>
 8009058:	bd10      	pop	{r4, pc}
 800905a:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800905e:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8009062:	e7f7      	b.n	8009054 <memmove+0x24>

08009064 <__malloc_lock>:
 8009064:	4801      	ldr	r0, [pc, #4]	; (800906c <__malloc_lock+0x8>)
 8009066:	f000 b884 	b.w	8009172 <__retarget_lock_acquire_recursive>
 800906a:	bf00      	nop
 800906c:	20004ca0 	.word	0x20004ca0

08009070 <__malloc_unlock>:
 8009070:	4801      	ldr	r0, [pc, #4]	; (8009078 <__malloc_unlock+0x8>)
 8009072:	f000 b87f 	b.w	8009174 <__retarget_lock_release_recursive>
 8009076:	bf00      	nop
 8009078:	20004ca0 	.word	0x20004ca0

0800907c <_free_r>:
 800907c:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800907e:	2900      	cmp	r1, #0
 8009080:	d044      	beq.n	800910c <_free_r+0x90>
 8009082:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8009086:	9001      	str	r0, [sp, #4]
 8009088:	2b00      	cmp	r3, #0
 800908a:	f1a1 0404 	sub.w	r4, r1, #4
 800908e:	bfb8      	it	lt
 8009090:	18e4      	addlt	r4, r4, r3
 8009092:	f7ff ffe7 	bl	8009064 <__malloc_lock>
 8009096:	4a1e      	ldr	r2, [pc, #120]	; (8009110 <_free_r+0x94>)
 8009098:	9801      	ldr	r0, [sp, #4]
 800909a:	6813      	ldr	r3, [r2, #0]
 800909c:	b933      	cbnz	r3, 80090ac <_free_r+0x30>
 800909e:	6063      	str	r3, [r4, #4]
 80090a0:	6014      	str	r4, [r2, #0]
 80090a2:	b003      	add	sp, #12
 80090a4:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 80090a8:	f7ff bfe2 	b.w	8009070 <__malloc_unlock>
 80090ac:	42a3      	cmp	r3, r4
 80090ae:	d908      	bls.n	80090c2 <_free_r+0x46>
 80090b0:	6825      	ldr	r5, [r4, #0]
 80090b2:	1961      	adds	r1, r4, r5
 80090b4:	428b      	cmp	r3, r1
 80090b6:	bf01      	itttt	eq
 80090b8:	6819      	ldreq	r1, [r3, #0]
 80090ba:	685b      	ldreq	r3, [r3, #4]
 80090bc:	1949      	addeq	r1, r1, r5
 80090be:	6021      	streq	r1, [r4, #0]
 80090c0:	e7ed      	b.n	800909e <_free_r+0x22>
 80090c2:	461a      	mov	r2, r3
 80090c4:	685b      	ldr	r3, [r3, #4]
 80090c6:	b10b      	cbz	r3, 80090cc <_free_r+0x50>
 80090c8:	42a3      	cmp	r3, r4
 80090ca:	d9fa      	bls.n	80090c2 <_free_r+0x46>
 80090cc:	6811      	ldr	r1, [r2, #0]
 80090ce:	1855      	adds	r5, r2, r1
 80090d0:	42a5      	cmp	r5, r4
 80090d2:	d10b      	bne.n	80090ec <_free_r+0x70>
 80090d4:	6824      	ldr	r4, [r4, #0]
 80090d6:	4421      	add	r1, r4
 80090d8:	1854      	adds	r4, r2, r1
 80090da:	42a3      	cmp	r3, r4
 80090dc:	6011      	str	r1, [r2, #0]
 80090de:	d1e0      	bne.n	80090a2 <_free_r+0x26>
 80090e0:	681c      	ldr	r4, [r3, #0]
 80090e2:	685b      	ldr	r3, [r3, #4]
 80090e4:	6053      	str	r3, [r2, #4]
 80090e6:	4421      	add	r1, r4
 80090e8:	6011      	str	r1, [r2, #0]
 80090ea:	e7da      	b.n	80090a2 <_free_r+0x26>
 80090ec:	d902      	bls.n	80090f4 <_free_r+0x78>
 80090ee:	230c      	movs	r3, #12
 80090f0:	6003      	str	r3, [r0, #0]
 80090f2:	e7d6      	b.n	80090a2 <_free_r+0x26>
 80090f4:	6825      	ldr	r5, [r4, #0]
 80090f6:	1961      	adds	r1, r4, r5
 80090f8:	428b      	cmp	r3, r1
 80090fa:	bf04      	itt	eq
 80090fc:	6819      	ldreq	r1, [r3, #0]
 80090fe:	685b      	ldreq	r3, [r3, #4]
 8009100:	6063      	str	r3, [r4, #4]
 8009102:	bf04      	itt	eq
 8009104:	1949      	addeq	r1, r1, r5
 8009106:	6021      	streq	r1, [r4, #0]
 8009108:	6054      	str	r4, [r2, #4]
 800910a:	e7ca      	b.n	80090a2 <_free_r+0x26>
 800910c:	b003      	add	sp, #12
 800910e:	bd30      	pop	{r4, r5, pc}
 8009110:	20004c94 	.word	0x20004c94

08009114 <_realloc_r>:
 8009114:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8009118:	4680      	mov	r8, r0
 800911a:	4614      	mov	r4, r2
 800911c:	460e      	mov	r6, r1
 800911e:	b921      	cbnz	r1, 800912a <_realloc_r+0x16>
 8009120:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8009124:	4611      	mov	r1, r2
 8009126:	f7ff bc0f 	b.w	8008948 <_malloc_r>
 800912a:	b92a      	cbnz	r2, 8009138 <_realloc_r+0x24>
 800912c:	f7ff ffa6 	bl	800907c <_free_r>
 8009130:	4625      	mov	r5, r4
 8009132:	4628      	mov	r0, r5
 8009134:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8009138:	f000 f81d 	bl	8009176 <_malloc_usable_size_r>
 800913c:	4284      	cmp	r4, r0
 800913e:	4607      	mov	r7, r0
 8009140:	d802      	bhi.n	8009148 <_realloc_r+0x34>
 8009142:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 8009146:	d812      	bhi.n	800916e <_realloc_r+0x5a>
 8009148:	4621      	mov	r1, r4
 800914a:	4640      	mov	r0, r8
 800914c:	f7ff fbfc 	bl	8008948 <_malloc_r>
 8009150:	4605      	mov	r5, r0
 8009152:	2800      	cmp	r0, #0
 8009154:	d0ed      	beq.n	8009132 <_realloc_r+0x1e>
 8009156:	42bc      	cmp	r4, r7
 8009158:	4622      	mov	r2, r4
 800915a:	4631      	mov	r1, r6
 800915c:	bf28      	it	cs
 800915e:	463a      	movcs	r2, r7
 8009160:	f7ff fb3c 	bl	80087dc <memcpy>
 8009164:	4631      	mov	r1, r6
 8009166:	4640      	mov	r0, r8
 8009168:	f7ff ff88 	bl	800907c <_free_r>
 800916c:	e7e1      	b.n	8009132 <_realloc_r+0x1e>
 800916e:	4635      	mov	r5, r6
 8009170:	e7df      	b.n	8009132 <_realloc_r+0x1e>

08009172 <__retarget_lock_acquire_recursive>:
 8009172:	4770      	bx	lr

08009174 <__retarget_lock_release_recursive>:
 8009174:	4770      	bx	lr

08009176 <_malloc_usable_size_r>:
 8009176:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800917a:	1f18      	subs	r0, r3, #4
 800917c:	2b00      	cmp	r3, #0
 800917e:	bfbc      	itt	lt
 8009180:	580b      	ldrlt	r3, [r1, r0]
 8009182:	18c0      	addlt	r0, r0, r3
 8009184:	4770      	bx	lr
	...

08009188 <_init>:
 8009188:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800918a:	bf00      	nop
 800918c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800918e:	bc08      	pop	{r3}
 8009190:	469e      	mov	lr, r3
 8009192:	4770      	bx	lr

08009194 <_fini>:
 8009194:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009196:	bf00      	nop
 8009198:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800919a:	bc08      	pop	{r3}
 800919c:	469e      	mov	lr, r3
 800919e:	4770      	bx	lr
