{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1698373667507 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition " "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1698373667507 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Oct 27 10:27:47 2023 " "Processing started: Fri Oct 27 10:27:47 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1698373667507 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698373667507 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off YiMa_7D -c YiMa_7D " "Command: quartus_map --read_settings_files=on --write_settings_files=off YiMa_7D -c YiMa_7D" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698373667507 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1698373667728 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "14 14 " "Parallel compilation is enabled and will use 14 of the 14 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1698373667728 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "yima_7d.v 1 1 " "Found 1 design units, including 1 entities, in source file yima_7d.v" { { "Info" "ISGN_ENTITY_NAME" "1 YiMa_7D " "Found entity 1: YiMa_7D" {  } { { "YiMa_7D.v" "" { Text "D:/ShuDianShiYan/YiMa_7D/YiMa_7D.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698373673047 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698373673047 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "Verilog4.v " "Can't analyze file -- file Verilog4.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1698373673047 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "YiMa_7D " "Elaborating entity \"YiMa_7D\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1698373673067 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "10 9 YiMa_7D.v(13) " "Verilog HDL assignment warning at YiMa_7D.v(13): truncated value with size 10 to match size of target (9)" {  } { { "YiMa_7D.v" "" { Text "D:/ShuDianShiYan/YiMa_7D/YiMa_7D.v" 13 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1698373673068 "|YiMa_7D"}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "my_yima_7d.v(16) " "Verilog HDL information at my_yima_7d.v(16): always construct contains both blocking and non-blocking assignments" {  } { { "my_yima_7d.v" "" { Text "D:/ShuDianShiYan/YiMa_7D/my_yima_7d.v" 16 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1698373673077 ""}
{ "Warning" "WSGN_SEARCH_FILE" "my_yima_7d.v 1 1 " "Using design file my_yima_7d.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 my_YiMa_7D " "Found entity 1: my_YiMa_7D" {  } { { "my_yima_7d.v" "" { Text "D:/ShuDianShiYan/YiMa_7D/my_yima_7d.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698373673078 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1698373673078 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "my_YiMa_7D my_YiMa_7D:u1 " "Elaborating entity \"my_YiMa_7D\" for hierarchy \"my_YiMa_7D:u1\"" {  } { { "YiMa_7D.v" "u1" { Text "D:/ShuDianShiYan/YiMa_7D/YiMa_7D.v" 24 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698373673078 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "E3_low my_yima_7d.v(17) " "Verilog HDL Always Construct warning at my_yima_7d.v(17): variable \"E3_low\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "my_yima_7d.v" "" { Text "D:/ShuDianShiYan/YiMa_7D/my_yima_7d.v" 17 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1698373673078 "|YiMa_7D|my_YiMa_7D:u1"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "g my_yima_7d.v(76) " "Verilog HDL Always Construct warning at my_yima_7d.v(76): variable \"g\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "my_yima_7d.v" "" { Text "D:/ShuDianShiYan/YiMa_7D/my_yima_7d.v" 76 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1698373673079 "|YiMa_7D|my_YiMa_7D:u1"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "f my_yima_7d.v(76) " "Verilog HDL Always Construct warning at my_yima_7d.v(76): variable \"f\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "my_yima_7d.v" "" { Text "D:/ShuDianShiYan/YiMa_7D/my_yima_7d.v" 76 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1698373673079 "|YiMa_7D|my_YiMa_7D:u1"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "e my_yima_7d.v(76) " "Verilog HDL Always Construct warning at my_yima_7d.v(76): variable \"e\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "my_yima_7d.v" "" { Text "D:/ShuDianShiYan/YiMa_7D/my_yima_7d.v" 76 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1698373673079 "|YiMa_7D|my_YiMa_7D:u1"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "d my_yima_7d.v(76) " "Verilog HDL Always Construct warning at my_yima_7d.v(76): variable \"d\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "my_yima_7d.v" "" { Text "D:/ShuDianShiYan/YiMa_7D/my_yima_7d.v" 76 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1698373673079 "|YiMa_7D|my_YiMa_7D:u1"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "c my_yima_7d.v(76) " "Verilog HDL Always Construct warning at my_yima_7d.v(76): variable \"c\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "my_yima_7d.v" "" { Text "D:/ShuDianShiYan/YiMa_7D/my_yima_7d.v" 76 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1698373673079 "|YiMa_7D|my_YiMa_7D:u1"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "b my_yima_7d.v(76) " "Verilog HDL Always Construct warning at my_yima_7d.v(76): variable \"b\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "my_yima_7d.v" "" { Text "D:/ShuDianShiYan/YiMa_7D/my_yima_7d.v" 76 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1698373673079 "|YiMa_7D|my_YiMa_7D:u1"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "a my_yima_7d.v(76) " "Verilog HDL Always Construct warning at my_yima_7d.v(76): variable \"a\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "my_yima_7d.v" "" { Text "D:/ShuDianShiYan/YiMa_7D/my_yima_7d.v" 76 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1698373673079 "|YiMa_7D|my_YiMa_7D:u1"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "a my_yima_7d.v(16) " "Verilog HDL Always Construct warning at my_yima_7d.v(16): inferring latch(es) for variable \"a\", which holds its previous value in one or more paths through the always construct" {  } { { "my_yima_7d.v" "" { Text "D:/ShuDianShiYan/YiMa_7D/my_yima_7d.v" 16 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1698373673079 "|YiMa_7D|my_YiMa_7D:u1"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "b my_yima_7d.v(16) " "Verilog HDL Always Construct warning at my_yima_7d.v(16): inferring latch(es) for variable \"b\", which holds its previous value in one or more paths through the always construct" {  } { { "my_yima_7d.v" "" { Text "D:/ShuDianShiYan/YiMa_7D/my_yima_7d.v" 16 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1698373673079 "|YiMa_7D|my_YiMa_7D:u1"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "c my_yima_7d.v(16) " "Verilog HDL Always Construct warning at my_yima_7d.v(16): inferring latch(es) for variable \"c\", which holds its previous value in one or more paths through the always construct" {  } { { "my_yima_7d.v" "" { Text "D:/ShuDianShiYan/YiMa_7D/my_yima_7d.v" 16 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1698373673079 "|YiMa_7D|my_YiMa_7D:u1"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "d my_yima_7d.v(16) " "Verilog HDL Always Construct warning at my_yima_7d.v(16): inferring latch(es) for variable \"d\", which holds its previous value in one or more paths through the always construct" {  } { { "my_yima_7d.v" "" { Text "D:/ShuDianShiYan/YiMa_7D/my_yima_7d.v" 16 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1698373673079 "|YiMa_7D|my_YiMa_7D:u1"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "e my_yima_7d.v(16) " "Verilog HDL Always Construct warning at my_yima_7d.v(16): inferring latch(es) for variable \"e\", which holds its previous value in one or more paths through the always construct" {  } { { "my_yima_7d.v" "" { Text "D:/ShuDianShiYan/YiMa_7D/my_yima_7d.v" 16 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1698373673079 "|YiMa_7D|my_YiMa_7D:u1"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "f my_yima_7d.v(16) " "Verilog HDL Always Construct warning at my_yima_7d.v(16): inferring latch(es) for variable \"f\", which holds its previous value in one or more paths through the always construct" {  } { { "my_yima_7d.v" "" { Text "D:/ShuDianShiYan/YiMa_7D/my_yima_7d.v" 16 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1698373673079 "|YiMa_7D|my_YiMa_7D:u1"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "g my_yima_7d.v(16) " "Verilog HDL Always Construct warning at my_yima_7d.v(16): inferring latch(es) for variable \"g\", which holds its previous value in one or more paths through the always construct" {  } { { "my_yima_7d.v" "" { Text "D:/ShuDianShiYan/YiMa_7D/my_yima_7d.v" 16 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1698373673079 "|YiMa_7D|my_YiMa_7D:u1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "g my_yima_7d.v(16) " "Inferred latch for \"g\" at my_yima_7d.v(16)" {  } { { "my_yima_7d.v" "" { Text "D:/ShuDianShiYan/YiMa_7D/my_yima_7d.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698373673079 "|YiMa_7D|my_YiMa_7D:u1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "f my_yima_7d.v(16) " "Inferred latch for \"f\" at my_yima_7d.v(16)" {  } { { "my_yima_7d.v" "" { Text "D:/ShuDianShiYan/YiMa_7D/my_yima_7d.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698373673079 "|YiMa_7D|my_YiMa_7D:u1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "e my_yima_7d.v(16) " "Inferred latch for \"e\" at my_yima_7d.v(16)" {  } { { "my_yima_7d.v" "" { Text "D:/ShuDianShiYan/YiMa_7D/my_yima_7d.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698373673079 "|YiMa_7D|my_YiMa_7D:u1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d my_yima_7d.v(16) " "Inferred latch for \"d\" at my_yima_7d.v(16)" {  } { { "my_yima_7d.v" "" { Text "D:/ShuDianShiYan/YiMa_7D/my_yima_7d.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698373673079 "|YiMa_7D|my_YiMa_7D:u1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "c my_yima_7d.v(16) " "Inferred latch for \"c\" at my_yima_7d.v(16)" {  } { { "my_yima_7d.v" "" { Text "D:/ShuDianShiYan/YiMa_7D/my_yima_7d.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698373673079 "|YiMa_7D|my_YiMa_7D:u1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "b my_yima_7d.v(16) " "Inferred latch for \"b\" at my_yima_7d.v(16)" {  } { { "my_yima_7d.v" "" { Text "D:/ShuDianShiYan/YiMa_7D/my_yima_7d.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698373673079 "|YiMa_7D|my_YiMa_7D:u1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a my_yima_7d.v(16) " "Inferred latch for \"a\" at my_yima_7d.v(16)" {  } { { "my_yima_7d.v" "" { Text "D:/ShuDianShiYan/YiMa_7D/my_yima_7d.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698373673079 "|YiMa_7D|my_YiMa_7D:u1"}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1698373673296 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "led\[7\] GND " "Pin \"led\[7\]\" is stuck at GND" {  } { { "YiMa_7D.v" "" { Text "D:/ShuDianShiYan/YiMa_7D/YiMa_7D.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1698373673304 "|YiMa_7D|led[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "led\[8\] GND " "Pin \"led\[8\]\" is stuck at GND" {  } { { "YiMa_7D.v" "" { Text "D:/ShuDianShiYan/YiMa_7D/YiMa_7D.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1698373673304 "|YiMa_7D|led[8]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1698373673304 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1698373673341 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/ShuDianShiYan/YiMa_7D/output_files/YiMa_7D.map.smsg " "Generated suppressed messages file D:/ShuDianShiYan/YiMa_7D/output_files/YiMa_7D.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698373673546 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1698373673595 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698373673595 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "21 " "Implemented 21 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "5 " "Implemented 5 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1698373673613 ""} { "Info" "ICUT_CUT_TM_OPINS" "9 " "Implemented 9 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1698373673613 ""} { "Info" "ICUT_CUT_TM_LCELLS" "7 " "Implemented 7 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1698373673613 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1698373673613 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 23 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 23 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4780 " "Peak virtual memory: 4780 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1698373673621 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Oct 27 10:27:53 2023 " "Processing ended: Fri Oct 27 10:27:53 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1698373673621 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1698373673621 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1698373673621 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1698373673621 ""}
