# Compile of microcontroller.vhd was successful with warnings.
# Compile of sram64kx8.vhd was successful with warnings.
# Compile of testbench.vhd was successful.
# 3 compiles, 0 failed with no errors.
vcom -work work -2002 -explicit C:/dev/labs/microcontroller/sram64kx8.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:28:53 on May 30,2021
# vcom -reportprogress 300 -work work -2002 -explicit C:/dev/labs/microcontroller/sram64kx8.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_SIGNED
# -- Compiling entity sram64kx8
# -- Compiling architecture sram_behaviour of sram64kx8
# ** Warning: C:/dev/labs/microcontroller/sram64kx8.vhd(63): (vcom-1194) FILE declaration was written using VHDL 1987 syntax.
# -- Compiling configuration cfg_sram
# -- Loading entity sram64kx8
# -- Loading architecture sram_behaviour of sram64kx8
# End time: 14:28:53 on May 30,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
vcom -work work -2002 -explicit C:/dev/labs/microcontroller/microcontroller.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:28:54 on May 30,2021
# vcom -reportprogress 300 -work work -2002 -explicit C:/dev/labs/microcontroller/microcontroller.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity microcontroller
# -- Compiling architecture CPU_ARCH of microcontroller
# ** Warning: C:/dev/labs/microcontroller/microcontroller.vhd(51): (vcom-1272) Length of expected is 12; length of slice name is 6.
# ** Warning: C:/dev/labs/microcontroller/microcontroller.vhd(58): (vcom-1272) Length of expected is 6; length of actual is 12.
# ** Warning: C:/dev/labs/microcontroller/microcontroller.vhd(59): (vcom-1272) Length of expected is 8; length of actual is 14.
# ** Warning: C:/dev/labs/microcontroller/microcontroller.vhd(77): (vcom-1272) Length of expected is 16; length of slice name is 8.
# End time: 14:28:54 on May 30,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 4
vcom -work work -2002 -explicit C:/dev/labs/microcontroller/testbench.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:28:57 on May 30,2021
# vcom -reportprogress 300 -work work -2002 -explicit C:/dev/labs/microcontroller/testbench.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity cpu2system
# -- Compiling architecture main of cpu2system
# -- Compiling entity testbench
# -- Compiling architecture testmain of testbench
# -- Compiling configuration tb_cfg
# -- Loading entity testbench
# -- Loading architecture testmain of testbench
# -- Loading entity cpu2system
# End time: 14:28:57 on May 30,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim work.testbench
# vsim work.testbench 
# Start time: 14:28:59 on May 30,2021
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.testbench(testmain)
# Loading work.cpu2system(main)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading work.microcontroller(cpu_arch)
# ** Fatal: (vsim-3348) Port length (16) does not match actual length (8) for port "/testbench/SYS/CPU/data".
#    Time: 0 ps  Iteration: 0  Instance: /testbench/SYS/CPU File: C:/dev/labs/microcontroller/microcontroller.vhd Line: 17
# FATAL ERROR while loading design
# Error loading design
# End time: 14:28:59 on May 30,2021, Elapsed time: 0:00:00
# Errors: 1, Warnings: 2
vcom -work work -2002 -explicit C:/dev/labs/microcontroller/testbench.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:30:07 on May 30,2021
# vcom -reportprogress 300 -work work -2002 -explicit C:/dev/labs/microcontroller/testbench.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity cpu2system
# -- Compiling architecture main of cpu2system
# ** Error (suppressible): C:/dev/labs/microcontroller/testbench.vhd(46): (vcom-1272) Length of expected is 12; length of actual is 22.
# ** Note: C:/dev/labs/microcontroller/testbench.vhd(47): VHDL Compiler exiting
# End time: 14:30:07 on May 30,2021, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
# C:/intelFPGA_lite/20.1/modelsim_ase/win32aloem/vcom failed.
vcom -work work -2002 -explicit C:/dev/labs/microcontroller/microcontroller.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:30:14 on May 30,2021
# vcom -reportprogress 300 -work work -2002 -explicit C:/dev/labs/microcontroller/microcontroller.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity microcontroller
# -- Compiling architecture CPU_ARCH of microcontroller
# ** Warning: C:/dev/labs/microcontroller/microcontroller.vhd(51): (vcom-1272) Length of expected is 12; length of slice name is 6.
# ** Warning: C:/dev/labs/microcontroller/microcontroller.vhd(58): (vcom-1272) Length of expected is 6; length of actual is 12.
# ** Warning: C:/dev/labs/microcontroller/microcontroller.vhd(59): (vcom-1272) Length of expected is 8; length of actual is 14.
# ** Warning: C:/dev/labs/microcontroller/microcontroller.vhd(77): (vcom-1272) Length of expected is 16; length of slice name is 8.
# End time: 14:30:14 on May 30,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 4
vcom -work work -2002 -explicit C:/dev/labs/microcontroller/sram64kx8.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:30:15 on May 30,2021
# vcom -reportprogress 300 -work work -2002 -explicit C:/dev/labs/microcontroller/sram64kx8.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_SIGNED
# -- Compiling entity sram64kx8
# -- Compiling architecture sram_behaviour of sram64kx8
# ** Warning: C:/dev/labs/microcontroller/sram64kx8.vhd(63): (vcom-1194) FILE declaration was written using VHDL 1987 syntax.
# -- Compiling configuration cfg_sram
# -- Loading entity sram64kx8
# -- Loading architecture sram_behaviour of sram64kx8
# End time: 14:30:15 on May 30,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
vcom -work work -2002 -explicit C:/dev/labs/microcontroller/testbench.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:30:16 on May 30,2021
# vcom -reportprogress 300 -work work -2002 -explicit C:/dev/labs/microcontroller/testbench.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity cpu2system
# -- Compiling architecture main of cpu2system
# ** Error (suppressible): C:/dev/labs/microcontroller/testbench.vhd(46): (vcom-1272) Length of expected is 12; length of actual is 22.
# ** Note: C:/dev/labs/microcontroller/testbench.vhd(47): VHDL Compiler exiting
# End time: 14:30:16 on May 30,2021, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
# C:/intelFPGA_lite/20.1/modelsim_ase/win32aloem/vcom failed.
vcom -work work -2002 -explicit C:/dev/labs/microcontroller/testbench.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:30:41 on May 30,2021
# vcom -reportprogress 300 -work work -2002 -explicit C:/dev/labs/microcontroller/testbench.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity cpu2system
# -- Compiling architecture main of cpu2system
# -- Compiling entity testbench
# -- Compiling architecture testmain of testbench
# -- Compiling configuration tb_cfg
# -- Loading entity testbench
# -- Loading architecture testmain of testbench
# -- Loading entity cpu2system
# End time: 14:30:41 on May 30,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -work work -2002 -explicit C:/dev/labs/microcontroller/testbench.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:31:28 on May 30,2021
# vcom -reportprogress 300 -work work -2002 -explicit C:/dev/labs/microcontroller/testbench.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity cpu2system
# -- Compiling architecture main of cpu2system
# ** Error (suppressible): C:/dev/labs/microcontroller/testbench.vhd(42): (vcom-1272) Length of formal "addr" is 12; length of actual is 32.
# ** Error (suppressible): C:/dev/labs/microcontroller/testbench.vhd(46): (vcom-1272) Length of expected is 32; length of actual is 22.
# ** Note: C:/dev/labs/microcontroller/testbench.vhd(47): VHDL Compiler exiting
# End time: 14:31:28 on May 30,2021, Elapsed time: 0:00:00
# Errors: 2, Warnings: 0
# C:/intelFPGA_lite/20.1/modelsim_ase/win32aloem/vcom failed.
vcom -work work -2002 -explicit C:/dev/labs/microcontroller/testbench.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:31:39 on May 30,2021
# vcom -reportprogress 300 -work work -2002 -explicit C:/dev/labs/microcontroller/testbench.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity cpu2system
# -- Compiling architecture main of cpu2system
# ** Error (suppressible): C:/dev/labs/microcontroller/testbench.vhd(42): (vcom-1272) Length of formal "addr" is 12; length of actual is 22.
# ** Note: C:/dev/labs/microcontroller/testbench.vhd(47): VHDL Compiler exiting
# End time: 14:31:39 on May 30,2021, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
# C:/intelFPGA_lite/20.1/modelsim_ase/win32aloem/vcom failed.
vcom -work work -2002 -explicit C:/dev/labs/microcontroller/testbench.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:31:58 on May 30,2021
# vcom -reportprogress 300 -work work -2002 -explicit C:/dev/labs/microcontroller/testbench.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity cpu2system
# -- Compiling architecture main of cpu2system
# ** Error (suppressible): C:/dev/labs/microcontroller/testbench.vhd(42): (vcom-1272) Length of formal "addr" is 12; length of actual is 32.
# ** Error (suppressible): C:/dev/labs/microcontroller/testbench.vhd(46): (vcom-1272) Length of expected is 32; length of actual is 22.
# ** Note: C:/dev/labs/microcontroller/testbench.vhd(47): VHDL Compiler exiting
# End time: 14:31:58 on May 30,2021, Elapsed time: 0:00:00
# Errors: 2, Warnings: 0
# C:/intelFPGA_lite/20.1/modelsim_ase/win32aloem/vcom failed.
vcom -work work -2002 -explicit C:/dev/labs/microcontroller/testbench.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:32:13 on May 30,2021
# vcom -reportprogress 300 -work work -2002 -explicit C:/dev/labs/microcontroller/testbench.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity cpu2system
# -- Compiling architecture main of cpu2system
# ** Error (suppressible): C:/dev/labs/microcontroller/testbench.vhd(41): (vcom-1272) Length of formal "data" is 16; length of actual is 8.
# ** Error (suppressible): C:/dev/labs/microcontroller/testbench.vhd(41): (vcom-1272) Length of formal "adress" is 12; length of actual is 6.
# ** Error (suppressible): C:/dev/labs/microcontroller/testbench.vhd(42): (vcom-1272) Length of formal "addr" is 12; length of actual is 16.
# ** Error (suppressible): C:/dev/labs/microcontroller/testbench.vhd(42): (vcom-1272) Length of formal "data" is 16; length of actual is 8.
# ** Note: C:/dev/labs/microcontroller/testbench.vhd(47): VHDL Compiler exiting
# End time: 14:32:13 on May 30,2021, Elapsed time: 0:00:00
# Errors: 4, Warnings: 0
# C:/intelFPGA_lite/20.1/modelsim_ase/win32aloem/vcom failed.
vcom -work work -2002 -explicit C:/dev/labs/microcontroller/testbench.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:32:20 on May 30,2021
# vcom -reportprogress 300 -work work -2002 -explicit C:/dev/labs/microcontroller/testbench.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity cpu2system
# -- Compiling architecture main of cpu2system
# ** Error (suppressible): C:/dev/labs/microcontroller/testbench.vhd(41): (vcom-1272) Length of formal "adress" is 12; length of actual is 6.
# ** Error (suppressible): C:/dev/labs/microcontroller/testbench.vhd(42): (vcom-1272) Length of formal "addr" is 12; length of actual is 16.
# ** Note: C:/dev/labs/microcontroller/testbench.vhd(47): VHDL Compiler exiting
# End time: 14:32:20 on May 30,2021, Elapsed time: 0:00:00
# Errors: 2, Warnings: 0
# C:/intelFPGA_lite/20.1/modelsim_ase/win32aloem/vcom failed.
vcom -work work -2002 -explicit C:/dev/labs/microcontroller/testbench.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:33:14 on May 30,2021
# vcom -reportprogress 300 -work work -2002 -explicit C:/dev/labs/microcontroller/testbench.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity cpu2system
# -- Compiling architecture main of cpu2system
# ** Error (suppressible): C:/dev/labs/microcontroller/testbench.vhd(42): (vcom-1272) Length of formal "addr" is 12; length of actual is 16.
# ** Error (suppressible): C:/dev/labs/microcontroller/testbench.vhd(46): (vcom-1272) Length of expected is 16; length of actual is 22.
# ** Note: C:/dev/labs/microcontroller/testbench.vhd(47): VHDL Compiler exiting
# End time: 14:33:14 on May 30,2021, Elapsed time: 0:00:00
# Errors: 2, Warnings: 0
# C:/intelFPGA_lite/20.1/modelsim_ase/win32aloem/vcom failed.
vcom -work work -2002 -explicit C:/dev/labs/microcontroller/testbench.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:34:23 on May 30,2021
# vcom -reportprogress 300 -work work -2002 -explicit C:/dev/labs/microcontroller/testbench.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity cpu2system
# -- Compiling architecture main of cpu2system
# -- Compiling entity testbench
# -- Compiling architecture testmain of testbench
# -- Compiling configuration tb_cfg
# -- Loading entity testbench
# -- Loading architecture testmain of testbench
# -- Loading entity cpu2system
# End time: 14:34:23 on May 30,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -work work -2002 -explicit C:/dev/labs/microcontroller/testbench.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:34:29 on May 30,2021
# vcom -reportprogress 300 -work work -2002 -explicit C:/dev/labs/microcontroller/testbench.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity cpu2system
# -- Compiling architecture main of cpu2system
# ** Error (suppressible): C:/dev/labs/microcontroller/testbench.vhd(41): (vcom-1272) Length of formal "data" is 16; length of actual is 8.
# ** Note: C:/dev/labs/microcontroller/testbench.vhd(47): VHDL Compiler exiting
# End time: 14:34:29 on May 30,2021, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
# C:/intelFPGA_lite/20.1/modelsim_ase/win32aloem/vcom failed.
vcom -work work -2002 -explicit C:/dev/labs/microcontroller/testbench.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:34:44 on May 30,2021
# vcom -reportprogress 300 -work work -2002 -explicit C:/dev/labs/microcontroller/testbench.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity cpu2system
# -- Compiling architecture main of cpu2system
# ** Error (suppressible): C:/dev/labs/microcontroller/testbench.vhd(41): (vcom-1272) Length of formal "data" is 16; length of actual is 8.
# ** Error (suppressible): C:/dev/labs/microcontroller/testbench.vhd(42): (vcom-1272) Length of formal "data" is 16; length of actual is 8.
# ** Note: C:/dev/labs/microcontroller/testbench.vhd(47): VHDL Compiler exiting
# End time: 14:34:44 on May 30,2021, Elapsed time: 0:00:00
# Errors: 2, Warnings: 0
# C:/intelFPGA_lite/20.1/modelsim_ase/win32aloem/vcom failed.
vcom -work work -2002 -explicit C:/dev/labs/microcontroller/testbench.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:34:51 on May 30,2021
# vcom -reportprogress 300 -work work -2002 -explicit C:/dev/labs/microcontroller/testbench.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity cpu2system
# -- Compiling architecture main of cpu2system
# -- Compiling entity testbench
# -- Compiling architecture testmain of testbench
# -- Compiling configuration tb_cfg
# -- Loading entity testbench
# -- Loading architecture testmain of testbench
# -- Loading entity cpu2system
# End time: 14:34:52 on May 30,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
vcom -work work -2002 -explicit C:/dev/labs/microcontroller/testbench.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:35:14 on May 30,2021
# vcom -reportprogress 300 -work work -2002 -explicit C:/dev/labs/microcontroller/testbench.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity cpu2system
# -- Compiling architecture main of cpu2system
# ** Error (suppressible): C:/dev/labs/microcontroller/testbench.vhd(42): (vcom-1272) Length of formal "addr" is 12; length of actual is 16.
# ** Note: C:/dev/labs/microcontroller/testbench.vhd(47): VHDL Compiler exiting
# End time: 14:35:14 on May 30,2021, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
# C:/intelFPGA_lite/20.1/modelsim_ase/win32aloem/vcom failed.
vcom -work work -2002 -explicit C:/dev/labs/microcontroller/testbench.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:35:25 on May 30,2021
# vcom -reportprogress 300 -work work -2002 -explicit C:/dev/labs/microcontroller/testbench.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity cpu2system
# -- Compiling architecture main of cpu2system
# ** Error (suppressible): C:/dev/labs/microcontroller/testbench.vhd(46): (vcom-1272) Length of expected is 12; length of actual is 16.
# ** Note: C:/dev/labs/microcontroller/testbench.vhd(47): VHDL Compiler exiting
# End time: 14:35:25 on May 30,2021, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
# C:/intelFPGA_lite/20.1/modelsim_ase/win32aloem/vcom failed.
vcom -work work -2002 -explicit C:/dev/labs/microcontroller/testbench.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:35:37 on May 30,2021
# vcom -reportprogress 300 -work work -2002 -explicit C:/dev/labs/microcontroller/testbench.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity cpu2system
# -- Compiling architecture main of cpu2system
# -- Compiling entity testbench
# -- Compiling architecture testmain of testbench
# -- Compiling configuration tb_cfg
# -- Loading entity testbench
# -- Loading architecture testmain of testbench
# -- Loading entity cpu2system
# End time: 14:35:37 on May 30,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -work work -2002 -explicit C:/dev/labs/microcontroller/testbench.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:35:49 on May 30,2021
# vcom -reportprogress 300 -work work -2002 -explicit C:/dev/labs/microcontroller/testbench.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity cpu2system
# -- Compiling architecture main of cpu2system
# ** Error (suppressible): C:/dev/labs/microcontroller/testbench.vhd(46): (vcom-1272) Length of expected is 32; length of actual is 16.
# ** Note: C:/dev/labs/microcontroller/testbench.vhd(47): VHDL Compiler exiting
# End time: 14:35:49 on May 30,2021, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
# C:/intelFPGA_lite/20.1/modelsim_ase/win32aloem/vcom failed.
vcom -work work -2002 -explicit C:/dev/labs/microcontroller/testbench.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:35:58 on May 30,2021
# vcom -reportprogress 300 -work work -2002 -explicit C:/dev/labs/microcontroller/testbench.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity cpu2system
# -- Compiling architecture main of cpu2system
# ** Error (suppressible): C:/dev/labs/microcontroller/testbench.vhd(46): (vcom-1272) Length of expected is 32; length of actual is 16.
# ** Note: C:/dev/labs/microcontroller/testbench.vhd(47): VHDL Compiler exiting
# End time: 14:35:58 on May 30,2021, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
# C:/intelFPGA_lite/20.1/modelsim_ase/win32aloem/vcom failed.
vcom -work work -2002 -explicit C:/dev/labs/microcontroller/testbench.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:36:17 on May 30,2021
# vcom -reportprogress 300 -work work -2002 -explicit C:/dev/labs/microcontroller/testbench.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity cpu2system
# -- Compiling architecture main of cpu2system
# -- Compiling entity testbench
# -- Compiling architecture testmain of testbench
# -- Compiling configuration tb_cfg
# -- Loading entity testbench
# -- Loading architecture testmain of testbench
# -- Loading entity cpu2system
# End time: 14:36:17 on May 30,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -work work -2002 -explicit C:/dev/labs/microcontroller/microcontroller.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:36:22 on May 30,2021
# vcom -reportprogress 300 -work work -2002 -explicit C:/dev/labs/microcontroller/microcontroller.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity microcontroller
# -- Compiling architecture CPU_ARCH of microcontroller
# ** Warning: C:/dev/labs/microcontroller/microcontroller.vhd(51): (vcom-1272) Length of expected is 12; length of slice name is 6.
# ** Warning: C:/dev/labs/microcontroller/microcontroller.vhd(58): (vcom-1272) Length of expected is 6; length of actual is 12.
# ** Warning: C:/dev/labs/microcontroller/microcontroller.vhd(59): (vcom-1272) Length of expected is 8; length of actual is 14.
# ** Warning: C:/dev/labs/microcontroller/microcontroller.vhd(77): (vcom-1272) Length of expected is 16; length of slice name is 8.
# End time: 14:36:22 on May 30,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 4
vcom -work work -2002 -explicit C:/dev/labs/microcontroller/sram64kx8.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:36:41 on May 30,2021
# vcom -reportprogress 300 -work work -2002 -explicit C:/dev/labs/microcontroller/sram64kx8.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_SIGNED
# -- Compiling entity sram64kx8
# -- Compiling architecture sram_behaviour of sram64kx8
# ** Warning: C:/dev/labs/microcontroller/sram64kx8.vhd(63): (vcom-1194) FILE declaration was written using VHDL 1987 syntax.
# -- Compiling configuration cfg_sram
# -- Loading entity sram64kx8
# -- Loading architecture sram_behaviour of sram64kx8
# End time: 14:36:41 on May 30,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
vsim work.testbench
# vsim work.testbench 
# Start time: 14:36:46 on May 30,2021
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.testbench(testmain)
# Loading work.cpu2system(main)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading work.microcontroller(cpu_arch)
# ** Fatal: (vsim-3348) Port length (12) does not match actual length (6) for port "/testbench/SYS/CPU/adress".
#    Time: 0 ps  Iteration: 0  Instance: /testbench/SYS/CPU File: C:/dev/labs/microcontroller/microcontroller.vhd Line: 18
# FATAL ERROR while loading design
# Error loading design
# End time: 14:36:47 on May 30,2021, Elapsed time: 0:00:01
# Errors: 1, Warnings: 1
vcom -work work -2002 -explicit C:/dev/labs/microcontroller/testbench.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:36:51 on May 30,2021
# vcom -reportprogress 300 -work work -2002 -explicit C:/dev/labs/microcontroller/testbench.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity cpu2system
# -- Compiling architecture main of cpu2system
# -- Compiling entity testbench
# -- Compiling architecture testmain of testbench
# -- Compiling configuration tb_cfg
# -- Loading entity testbench
# -- Loading architecture testmain of testbench
# -- Loading entity cpu2system
# End time: 14:36:51 on May 30,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim work.testbench
# vsim work.testbench 
# Start time: 14:36:53 on May 30,2021
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.testbench(testmain)
# Loading work.cpu2system(main)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading work.microcontroller(cpu_arch)
# ** Fatal: (vsim-3348) Port length (12) does not match actual length (6) for port "/testbench/SYS/CPU/adress".
#    Time: 0 ps  Iteration: 0  Instance: /testbench/SYS/CPU File: C:/dev/labs/microcontroller/microcontroller.vhd Line: 18
# FATAL ERROR while loading design
# Error loading design
# End time: 14:36:53 on May 30,2021, Elapsed time: 0:00:00
# Errors: 1, Warnings: 1
vcom -work work -2002 -explicit C:/dev/labs/microcontroller/testbench.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:37:15 on May 30,2021
# vcom -reportprogress 300 -work work -2002 -explicit C:/dev/labs/microcontroller/testbench.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity cpu2system
# -- Compiling architecture main of cpu2system
# ** Error (suppressible): C:/dev/labs/microcontroller/testbench.vhd(41): (vcom-1272) Length of formal "adress" is 12; length of actual is 6.
# ** Note: C:/dev/labs/microcontroller/testbench.vhd(47): VHDL Compiler exiting
# End time: 14:37:15 on May 30,2021, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
# C:/intelFPGA_lite/20.1/modelsim_ase/win32aloem/vcom failed.
vcom -work work -2002 -explicit C:/dev/labs/microcontroller/testbench.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:37:39 on May 30,2021
# vcom -reportprogress 300 -work work -2002 -explicit C:/dev/labs/microcontroller/testbench.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity cpu2system
# -- Compiling architecture main of cpu2system
# ** Error (suppressible): C:/dev/labs/microcontroller/testbench.vhd(46): (vcom-1272) Length of expected is 16; length of actual is 22.
# ** Note: C:/dev/labs/microcontroller/testbench.vhd(47): VHDL Compiler exiting
# End time: 14:37:39 on May 30,2021, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
# C:/intelFPGA_lite/20.1/modelsim_ase/win32aloem/vcom failed.
vcom -work work -2002 -explicit C:/dev/labs/microcontroller/testbench.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:38:00 on May 30,2021
# vcom -reportprogress 300 -work work -2002 -explicit C:/dev/labs/microcontroller/testbench.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity cpu2system
# -- Compiling architecture main of cpu2system
# ** Error (suppressible): C:/dev/labs/microcontroller/testbench.vhd(42): (vcom-1272) Length of formal "addr" is 16; length of actual is 22.
# ** Note: C:/dev/labs/microcontroller/testbench.vhd(47): VHDL Compiler exiting
# End time: 14:38:00 on May 30,2021, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
# C:/intelFPGA_lite/20.1/modelsim_ase/win32aloem/vcom failed.
vcom -work work -2002 -explicit C:/dev/labs/microcontroller/testbench.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:38:34 on May 30,2021
# vcom -reportprogress 300 -work work -2002 -explicit C:/dev/labs/microcontroller/testbench.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity cpu2system
# -- Compiling architecture main of cpu2system
# -- Compiling entity testbench
# -- Compiling architecture testmain of testbench
# -- Compiling configuration tb_cfg
# -- Loading entity testbench
# -- Loading architecture testmain of testbench
# -- Loading entity cpu2system
# End time: 14:38:34 on May 30,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -work work -2002 -explicit C:/dev/labs/microcontroller/sram64kx8.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:38:37 on May 30,2021
# vcom -reportprogress 300 -work work -2002 -explicit C:/dev/labs/microcontroller/sram64kx8.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_SIGNED
# -- Compiling entity sram64kx8
# -- Compiling architecture sram_behaviour of sram64kx8
# ** Warning: C:/dev/labs/microcontroller/sram64kx8.vhd(63): (vcom-1194) FILE declaration was written using VHDL 1987 syntax.
# -- Compiling configuration cfg_sram
# -- Loading entity sram64kx8
# -- Loading architecture sram_behaviour of sram64kx8
# End time: 14:38:37 on May 30,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
vcom -work work -2002 -explicit C:/dev/labs/microcontroller/microcontroller.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:38:38 on May 30,2021
# vcom -reportprogress 300 -work work -2002 -explicit C:/dev/labs/microcontroller/microcontroller.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity microcontroller
# -- Compiling architecture CPU_ARCH of microcontroller
# ** Warning: C:/dev/labs/microcontroller/microcontroller.vhd(51): (vcom-1272) Length of expected is 12; length of slice name is 6.
# ** Warning: C:/dev/labs/microcontroller/microcontroller.vhd(58): (vcom-1272) Length of expected is 6; length of actual is 12.
# ** Warning: C:/dev/labs/microcontroller/microcontroller.vhd(59): (vcom-1272) Length of expected is 8; length of actual is 14.
# ** Warning: C:/dev/labs/microcontroller/microcontroller.vhd(77): (vcom-1272) Length of expected is 16; length of slice name is 8.
# End time: 14:38:38 on May 30,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 4
vcom -work work -2002 -explicit C:/dev/labs/microcontroller/testbench.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:38:40 on May 30,2021
# vcom -reportprogress 300 -work work -2002 -explicit C:/dev/labs/microcontroller/testbench.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity cpu2system
# -- Compiling architecture main of cpu2system
# -- Compiling entity testbench
# -- Compiling architecture testmain of testbench
# -- Compiling configuration tb_cfg
# -- Loading entity testbench
# -- Loading architecture testmain of testbench
# -- Loading entity cpu2system
# End time: 14:38:40 on May 30,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim work.testbench
# vsim work.testbench 
# Start time: 14:38:41 on May 30,2021
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.testbench(testmain)
# Loading work.cpu2system(main)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading work.microcontroller(cpu_arch)
# Loading ieee.std_logic_signed(body)
# Loading work.sram64kx8(sram_behaviour)
# ** Fatal: (vsim-3348) Port length (12) does not match actual length (22) for port "/testbench/SYS/RAM/addr".
#    Time: 0 ps  Iteration: 0  Instance: /testbench/SYS/RAM File: C:/dev/labs/microcontroller/sram64kx8.vhd Line: 30
# FATAL ERROR while loading design
# Error loading design
# End time: 14:38:41 on May 30,2021, Elapsed time: 0:00:00
# Errors: 1, Warnings: 1
vcom -work work -2002 -explicit C:/dev/labs/microcontroller/sram64kx8.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:38:53 on May 30,2021
# vcom -reportprogress 300 -work work -2002 -explicit C:/dev/labs/microcontroller/sram64kx8.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_SIGNED
# -- Compiling entity sram64kx8
# -- Compiling architecture sram_behaviour of sram64kx8
# ** Warning: C:/dev/labs/microcontroller/sram64kx8.vhd(63): (vcom-1194) FILE declaration was written using VHDL 1987 syntax.
# -- Compiling configuration cfg_sram
# -- Loading entity sram64kx8
# -- Loading architecture sram_behaviour of sram64kx8
# End time: 14:38:53 on May 30,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
vsim work.testbench
# vsim work.testbench 
# Start time: 14:38:54 on May 30,2021
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.testbench(testmain)
# Loading work.cpu2system(main)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading work.microcontroller(cpu_arch)
# Loading ieee.std_logic_signed(body)
# Loading work.sram64kx8(sram_behaviour)
add wave -position insertpoint sim:/testbench/SYS/CPU/*
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: Atlas  Hostname: DESKTOP-9K25DNB  ProcessID: 6804
#           Attempting to use alternate WLF file "./wlft910x2g".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlft910x2g
run
# ** Note: CPU init
#    Time: 0 ps  Iteration: 0  Instance: /testbench
# ** Note: SRAM init
#    Time: 0 ps  Iteration: 0  Instance: /testbench/SYS/RAM
# reading memory.dat:** Error: (vsim-3543) TEXTIO procedure READ(CHARACTER) : Parameter L designates an empty string.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/SYS/RAM
# ** Error: (vsim-3543) TEXTIO procedure READ(CHARACTER) : Parameter L designates an empty string.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/SYS/RAM
# ** Error: (vsim-3543) TEXTIO procedure READ(CHARACTER) : Parameter L designates an empty string.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/SYS/RAM
# ** Error: (vsim-3543) TEXTIO procedure READ(CHARACTER) : Parameter L designates an empty string.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/SYS/RAM
# ** Error: (vsim-3543) TEXTIO procedure READ(CHARACTER) : Parameter L designates an empty string.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/SYS/RAM
# ** Error: (vsim-3543) TEXTIO procedure READ(CHARACTER) : Parameter L designates an empty string.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/SYS/RAM
# ** Error: (vsim-3543) TEXTIO procedure READ(CHARACTER) : Parameter L designates an empty string.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/SYS/RAM
# ** Error: (vsim-3543) TEXTIO procedure READ(CHARACTER) : Parameter L designates an empty string.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/SYS/RAM
# 0 0
# ** Error: (vsim-3543) TEXTIO procedure READ(CHARACTER) : Parameter L designates an empty string.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/SYS/RAM
# ** Error: (vsim-3543) TEXTIO procedure READ(CHARACTER) : Parameter L designates an empty string.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/SYS/RAM
# ** Error: (vsim-3543) TEXTIO procedure READ(CHARACTER) : Parameter L designates an empty string.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/SYS/RAM
# ** Error: (vsim-3543) TEXTIO procedure READ(CHARACTER) : Parameter L designates an empty string.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/SYS/RAM
# ** Error: (vsim-3543) TEXTIO procedure READ(CHARACTER) : Parameter L designates an empty string.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/SYS/RAM
# ** Error: (vsim-3543) TEXTIO procedure READ(CHARACTER) : Parameter L designates an empty string.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/SYS/RAM
# ** Error: (vsim-3543) TEXTIO procedure READ(CHARACTER) : Parameter L designates an empty string.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/SYS/RAM
# ** Error: (vsim-3543) TEXTIO procedure READ(CHARACTER) : Parameter L designates an empty string.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/SYS/RAM
# 1 48128
# ** Error: (vsim-3543) TEXTIO procedure READ(CHARACTER) : Parameter L designates an empty string.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/SYS/RAM
# ** Error: (vsim-3543) TEXTIO procedure READ(CHARACTER) : Parameter L designates an empty string.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/SYS/RAM
# ** Error: (vsim-3543) TEXTIO procedure READ(CHARACTER) : Parameter L designates an empty string.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/SYS/RAM
# ** Error: (vsim-3543) TEXTIO procedure READ(CHARACTER) : Parameter L designates an empty string.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/SYS/RAM
# ** Error: (vsim-3543) TEXTIO procedure READ(CHARACTER) : Parameter L designates an empty string.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/SYS/RAM
# ** Error: (vsim-3543) TEXTIO procedure READ(CHARACTER) : Parameter L designates an empty string.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/SYS/RAM
# ** Error: (vsim-3543) TEXTIO procedure READ(CHARACTER) : Parameter L designates an empty string.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/SYS/RAM
# ** Error: (vsim-3543) TEXTIO procedure READ(CHARACTER) : Parameter L designates an empty string.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/SYS/RAM
# 2 25088
# ** Note: SRAM ready
#    Time: 0 ps  Iteration: 0  Instance: /testbench/SYS/RAM
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/SYS/CPU
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/SYS/CPU
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/SYS/CPU
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 1  Instance: /testbench/SYS/CPU
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 1  Instance: /testbench/SYS/CPU
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 1  Instance: /testbench/SYS/RAM
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 1  Instance: /testbench/SYS/RAM
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 2  Instance: /testbench/SYS/RAM
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 2  Instance: /testbench/SYS/RAM
# ** Note: CPU reset
#    Time: 50 ns  Iteration: 0  Instance: /testbench
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 50 ns  Iteration: 1  Instance: /testbench/SYS/CPU
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 50 ns  Iteration: 1  Instance: /testbench/SYS/CPU
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 50 ns  Iteration: 2  Instance: /testbench/SYS/RAM
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 50 ns  Iteration: 2  Instance: /testbench/SYS/RAM
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 50 ns  Iteration: 3  Instance: /testbench/SYS/RAM
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 50 ns  Iteration: 3  Instance: /testbench/SYS/RAM
run
# ** Note: CPU running
#    Time: 150 ns  Iteration: 0  Instance: /testbench
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 200 ns  Iteration: 1  Instance: /testbench/SYS/CPU
# ** Fatal: (vsim-3420) Array lengths do not match. Left is 12 (11 downto 0). Right is 6 (5 downto 0).
#    Time: 200 ns  Iteration: 1  Process: /testbench/SYS/CPU/line__34 File: C:/dev/labs/microcontroller/microcontroller.vhd
# Fatal error in Process line__34 at C:/dev/labs/microcontroller/microcontroller.vhd line 51
# 
# HDL call sequence:
# Stopped at C:/dev/labs/microcontroller/microcontroller.vhd 51 Process line__34
# 
run
# Cannot continue because of fatal error.
# HDL call sequence:
# Stopped at C:/dev/labs/microcontroller/microcontroller.vhd 51 Process line__34
# 
run
# Cannot continue because of fatal error.
# HDL call sequence:
# Stopped at C:/dev/labs/microcontroller/microcontroller.vhd 51 Process line__34
# 
run
# Cannot continue because of fatal error.
# HDL call sequence:
# Stopped at C:/dev/labs/microcontroller/microcontroller.vhd 51 Process line__34
# 
vcom -work work -2002 -explicit C:/dev/labs/microcontroller/microcontroller.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:42:52 on May 30,2021
# vcom -reportprogress 300 -work work -2002 -explicit C:/dev/labs/microcontroller/microcontroller.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity microcontroller
# -- Compiling architecture CPU_ARCH of microcontroller
# ** Warning: C:/dev/labs/microcontroller/microcontroller.vhd(51): (vcom-1272) Length of expected is 12; length of slice name is 11.
# End time: 14:42:52 on May 30,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
vcom -work work -2002 -explicit C:/dev/labs/microcontroller/sram64kx8.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:42:53 on May 30,2021
# vcom -reportprogress 300 -work work -2002 -explicit C:/dev/labs/microcontroller/sram64kx8.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_SIGNED
# -- Compiling entity sram64kx8
# -- Compiling architecture sram_behaviour of sram64kx8
# ** Warning: C:/dev/labs/microcontroller/sram64kx8.vhd(63): (vcom-1194) FILE declaration was written using VHDL 1987 syntax.
# -- Compiling configuration cfg_sram
# -- Loading entity sram64kx8
# -- Loading architecture sram_behaviour of sram64kx8
# End time: 14:42:53 on May 30,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
vsim work.testbench
# End time: 14:42:56 on May 30,2021, Elapsed time: 0:04:02
# Errors: 25, Warnings: 19
# vsim work.testbench 
# Start time: 14:42:56 on May 30,2021
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.testbench(testmain)
# Loading work.cpu2system(main)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading work.microcontroller(cpu_arch)
# Loading ieee.std_logic_signed(body)
# Loading work.sram64kx8(sram_behaviour)
add wave -position insertpoint sim:/testbench/SYS/CPU/*
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: Atlas  Hostname: DESKTOP-9K25DNB  ProcessID: 6804
#           Attempting to use alternate WLF file "./wlfts07zft".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlfts07zft
run
# ** Note: CPU init
#    Time: 0 ps  Iteration: 0  Instance: /testbench
# ** Note: SRAM init
#    Time: 0 ps  Iteration: 0  Instance: /testbench/SYS/RAM
# reading memory.dat:** Error: (vsim-3543) TEXTIO procedure READ(CHARACTER) : Parameter L designates an empty string.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/SYS/RAM
# ** Error: (vsim-3543) TEXTIO procedure READ(CHARACTER) : Parameter L designates an empty string.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/SYS/RAM
# ** Error: (vsim-3543) TEXTIO procedure READ(CHARACTER) : Parameter L designates an empty string.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/SYS/RAM
# ** Error: (vsim-3543) TEXTIO procedure READ(CHARACTER) : Parameter L designates an empty string.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/SYS/RAM
# ** Error: (vsim-3543) TEXTIO procedure READ(CHARACTER) : Parameter L designates an empty string.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/SYS/RAM
# ** Error: (vsim-3543) TEXTIO procedure READ(CHARACTER) : Parameter L designates an empty string.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/SYS/RAM
# ** Error: (vsim-3543) TEXTIO procedure READ(CHARACTER) : Parameter L designates an empty string.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/SYS/RAM
# ** Error: (vsim-3543) TEXTIO procedure READ(CHARACTER) : Parameter L designates an empty string.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/SYS/RAM
# 0 0
# ** Error: (vsim-3543) TEXTIO procedure READ(CHARACTER) : Parameter L designates an empty string.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/SYS/RAM
# ** Error: (vsim-3543) TEXTIO procedure READ(CHARACTER) : Parameter L designates an empty string.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/SYS/RAM
# ** Error: (vsim-3543) TEXTIO procedure READ(CHARACTER) : Parameter L designates an empty string.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/SYS/RAM
# ** Error: (vsim-3543) TEXTIO procedure READ(CHARACTER) : Parameter L designates an empty string.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/SYS/RAM
# ** Error: (vsim-3543) TEXTIO procedure READ(CHARACTER) : Parameter L designates an empty string.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/SYS/RAM
# ** Error: (vsim-3543) TEXTIO procedure READ(CHARACTER) : Parameter L designates an empty string.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/SYS/RAM
# ** Error: (vsim-3543) TEXTIO procedure READ(CHARACTER) : Parameter L designates an empty string.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/SYS/RAM
# ** Error: (vsim-3543) TEXTIO procedure READ(CHARACTER) : Parameter L designates an empty string.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/SYS/RAM
# 1 48128
# ** Error: (vsim-3543) TEXTIO procedure READ(CHARACTER) : Parameter L designates an empty string.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/SYS/RAM
# ** Error: (vsim-3543) TEXTIO procedure READ(CHARACTER) : Parameter L designates an empty string.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/SYS/RAM
# ** Error: (vsim-3543) TEXTIO procedure READ(CHARACTER) : Parameter L designates an empty string.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/SYS/RAM
# ** Error: (vsim-3543) TEXTIO procedure READ(CHARACTER) : Parameter L designates an empty string.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/SYS/RAM
# ** Error: (vsim-3543) TEXTIO procedure READ(CHARACTER) : Parameter L designates an empty string.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/SYS/RAM
# ** Error: (vsim-3543) TEXTIO procedure READ(CHARACTER) : Parameter L designates an empty string.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/SYS/RAM
# ** Error: (vsim-3543) TEXTIO procedure READ(CHARACTER) : Parameter L designates an empty string.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/SYS/RAM
# ** Error: (vsim-3543) TEXTIO procedure READ(CHARACTER) : Parameter L designates an empty string.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/SYS/RAM
# 2 25088
# ** Note: SRAM ready
#    Time: 0 ps  Iteration: 0  Instance: /testbench/SYS/RAM
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/SYS/CPU
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/SYS/CPU
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/SYS/CPU
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 1  Instance: /testbench/SYS/CPU
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 1  Instance: /testbench/SYS/CPU
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 1  Instance: /testbench/SYS/RAM
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 1  Instance: /testbench/SYS/RAM
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 2  Instance: /testbench/SYS/RAM
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 2  Instance: /testbench/SYS/RAM
# ** Note: CPU reset
#    Time: 50 ns  Iteration: 0  Instance: /testbench
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 50 ns  Iteration: 1  Instance: /testbench/SYS/CPU
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 50 ns  Iteration: 1  Instance: /testbench/SYS/CPU
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 50 ns  Iteration: 2  Instance: /testbench/SYS/RAM
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 50 ns  Iteration: 2  Instance: /testbench/SYS/RAM
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 50 ns  Iteration: 3  Instance: /testbench/SYS/RAM
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 50 ns  Iteration: 3  Instance: /testbench/SYS/RAM
run
# ** Note: CPU running
#    Time: 150 ns  Iteration: 0  Instance: /testbench
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 200 ns  Iteration: 1  Instance: /testbench/SYS/CPU
# ** Fatal: (vsim-3420) Array lengths do not match. Left is 12 (11 downto 0). Right is 11 (10 downto 0).
#    Time: 200 ns  Iteration: 1  Process: /testbench/SYS/CPU/line__34 File: C:/dev/labs/microcontroller/microcontroller.vhd
# Fatal error in Process line__34 at C:/dev/labs/microcontroller/microcontroller.vhd line 51
# 
# HDL call sequence:
# Stopped at C:/dev/labs/microcontroller/microcontroller.vhd 51 Process line__34
# 
run
# Cannot continue because of fatal error.
# HDL call sequence:
# Stopped at C:/dev/labs/microcontroller/microcontroller.vhd 51 Process line__34
# 
run
# Cannot continue because of fatal error.
# HDL call sequence:
# Stopped at C:/dev/labs/microcontroller/microcontroller.vhd 51 Process line__34
# 
run
# Cannot continue because of fatal error.
# HDL call sequence:
# Stopped at C:/dev/labs/microcontroller/microcontroller.vhd 51 Process line__34
# 
run
# Cannot continue because of fatal error.
# HDL call sequence:
# Stopped at C:/dev/labs/microcontroller/microcontroller.vhd 51 Process line__34
# 
# Compile of microcontroller.vhd was successful.
# Compile of sram64kx8.vhd was successful with warnings.
# Compile of testbench.vhd was successful.
# 3 compiles, 0 failed with no errors.
vsim work.testbench
# End time: 14:43:31 on May 30,2021, Elapsed time: 0:00:35
# Errors: 25, Warnings: 20
# vsim work.testbench 
# Start time: 14:43:31 on May 30,2021
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.testbench(testmain)
# Loading work.cpu2system(main)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading work.microcontroller(cpu_arch)
# Loading ieee.std_logic_signed(body)
# Loading work.sram64kx8(sram_behaviour)
add wave -position insertpoint sim:/testbench/SYS/CPU/*
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: Atlas  Hostname: DESKTOP-9K25DNB  ProcessID: 6804
#           Attempting to use alternate WLF file "./wlft5fg28q".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlft5fg28q
run
# ** Note: CPU init
#    Time: 0 ps  Iteration: 0  Instance: /testbench
# ** Note: SRAM init
#    Time: 0 ps  Iteration: 0  Instance: /testbench/SYS/RAM
# reading memory.dat:0 0
# 1 188
# 2 98
# ** Note: SRAM ready
#    Time: 0 ps  Iteration: 0  Instance: /testbench/SYS/RAM
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/SYS/CPU
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/SYS/CPU
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/SYS/CPU
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 1  Instance: /testbench/SYS/CPU
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 1  Instance: /testbench/SYS/CPU
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 1  Instance: /testbench/SYS/RAM
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 1  Instance: /testbench/SYS/RAM
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 2  Instance: /testbench/SYS/RAM
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 2  Instance: /testbench/SYS/RAM
# ** Note: CPU reset
#    Time: 50 ns  Iteration: 0  Instance: /testbench
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 50 ns  Iteration: 1  Instance: /testbench/SYS/CPU
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 50 ns  Iteration: 1  Instance: /testbench/SYS/CPU
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 50 ns  Iteration: 2  Instance: /testbench/SYS/RAM
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 50 ns  Iteration: 2  Instance: /testbench/SYS/RAM
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 50 ns  Iteration: 3  Instance: /testbench/SYS/RAM
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 50 ns  Iteration: 3  Instance: /testbench/SYS/RAM
run
# ** Note: CPU running
#    Time: 150 ns  Iteration: 0  Instance: /testbench
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 200 ns  Iteration: 1  Instance: /testbench/SYS/CPU
run
run
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 400 ns  Iteration: 1  Instance: /testbench/SYS/CPU
run
run
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 600 ns  Iteration: 1  Instance: /testbench/SYS/CPU
run
run
run
run
run
run
run
run
vcom -work work -2002 -explicit C:/dev/labs/microcontroller/microcontroller.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:46:39 on May 30,2021
# vcom -reportprogress 300 -work work -2002 -explicit C:/dev/labs/microcontroller/microcontroller.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity microcontroller
# -- Compiling architecture CPU_ARCH of microcontroller
# ** Warning: C:/dev/labs/microcontroller/microcontroller.vhd(77): (vcom-1272) Length of expected is 16; length of slice name is 15.
# End time: 14:46:39 on May 30,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
vcom -work work -2002 -explicit C:/dev/labs/microcontroller/microcontroller.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:47:07 on May 30,2021
# vcom -reportprogress 300 -work work -2002 -explicit C:/dev/labs/microcontroller/microcontroller.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity microcontroller
# -- Compiling architecture CPU_ARCH of microcontroller
# ** Warning: C:/dev/labs/microcontroller/microcontroller.vhd(77): (vcom-1272) Length of expected is 16; length of actual is 15.
# ** Warning: C:/dev/labs/microcontroller/microcontroller.vhd(77): (vcom-1272) Length of expected is 16; length of slice name is 15.
# End time: 14:47:07 on May 30,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 2
vcom -work work -2002 -explicit C:/dev/labs/microcontroller/microcontroller.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:47:33 on May 30,2021
# vcom -reportprogress 300 -work work -2002 -explicit C:/dev/labs/microcontroller/microcontroller.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity microcontroller
# -- Compiling architecture CPU_ARCH of microcontroller
# End time: 14:47:33 on May 30,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -work work -2002 -explicit C:/dev/labs/microcontroller/testbench.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:47:57 on May 30,2021
# vcom -reportprogress 300 -work work -2002 -explicit C:/dev/labs/microcontroller/testbench.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity cpu2system
# -- Compiling architecture main of cpu2system
# ** Error (suppressible): C:/dev/labs/microcontroller/testbench.vhd(41): (vcom-1272) Length of formal "data" is 16; length of actual is 8.
# ** Error (suppressible): C:/dev/labs/microcontroller/testbench.vhd(41): (vcom-1272) Length of formal "adress" is 12; length of actual is 6.
# ** Note: C:/dev/labs/microcontroller/testbench.vhd(47): VHDL Compiler exiting
# End time: 14:47:57 on May 30,2021, Elapsed time: 0:00:00
# Errors: 2, Warnings: 0
# C:/intelFPGA_lite/20.1/modelsim_ase/win32aloem/vcom failed.
vcom -work work -2002 -explicit C:/dev/labs/microcontroller/testbench.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:48:15 on May 30,2021
# vcom -reportprogress 300 -work work -2002 -explicit C:/dev/labs/microcontroller/testbench.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity cpu2system
# -- Compiling architecture main of cpu2system
# ** Error (suppressible): C:/dev/labs/microcontroller/testbench.vhd(41): (vcom-1272) Length of formal "data" is 16; length of actual is 8.
# ** Error (suppressible): C:/dev/labs/microcontroller/testbench.vhd(41): (vcom-1272) Length of formal "adress" is 12; length of actual is 6.
# ** Error (suppressible): C:/dev/labs/microcontroller/testbench.vhd(42): (vcom-1272) Length of formal "addr" is 12; length of actual is 16.
# ** Error (suppressible): C:/dev/labs/microcontroller/testbench.vhd(42): (vcom-1272) Length of formal "data" is 16; length of actual is 8.
# ** Note: C:/dev/labs/microcontroller/testbench.vhd(47): VHDL Compiler exiting
# End time: 14:48:15 on May 30,2021, Elapsed time: 0:00:00
# Errors: 4, Warnings: 0
# C:/intelFPGA_lite/20.1/modelsim_ase/win32aloem/vcom failed.
vcom -work work -2002 -explicit C:/dev/labs/microcontroller/testbench.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:48:25 on May 30,2021
# vcom -reportprogress 300 -work work -2002 -explicit C:/dev/labs/microcontroller/testbench.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity cpu2system
# -- Compiling architecture main of cpu2system
# ** Error (suppressible): C:/dev/labs/microcontroller/testbench.vhd(41): (vcom-1272) Length of formal "data" is 16; length of actual is 8.
# ** Error (suppressible): C:/dev/labs/microcontroller/testbench.vhd(41): (vcom-1272) Length of formal "adress" is 12; length of actual is 6.
# ** Error (suppressible): C:/dev/labs/microcontroller/testbench.vhd(42): (vcom-1272) Length of formal "addr" is 32; length of actual is 16.
# ** Error (suppressible): C:/dev/labs/microcontroller/testbench.vhd(42): (vcom-1272) Length of formal "data" is 16; length of actual is 8.
# ** Note: C:/dev/labs/microcontroller/testbench.vhd(47): VHDL Compiler exiting
# End time: 14:48:25 on May 30,2021, Elapsed time: 0:00:00
# Errors: 4, Warnings: 0
# C:/intelFPGA_lite/20.1/modelsim_ase/win32aloem/vcom failed.
vcom -work work -2002 -explicit C:/dev/labs/microcontroller/testbench.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:48:32 on May 30,2021
# vcom -reportprogress 300 -work work -2002 -explicit C:/dev/labs/microcontroller/testbench.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity cpu2system
# -- Compiling architecture main of cpu2system
# -- Compiling entity testbench
# -- Compiling architecture testmain of testbench
# -- Compiling configuration tb_cfg
# -- Loading entity testbench
# -- Loading architecture testmain of testbench
# -- Loading entity cpu2system
# End time: 14:48:33 on May 30,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
vcom -work work -2002 -explicit C:/dev/labs/microcontroller/testbench.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:48:39 on May 30,2021
# vcom -reportprogress 300 -work work -2002 -explicit C:/dev/labs/microcontroller/testbench.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity cpu2system
# -- Compiling architecture main of cpu2system
# ** Error (suppressible): C:/dev/labs/microcontroller/testbench.vhd(41): (vcom-1272) Length of formal "data" is 16; length of actual is 8.
# ** Note: C:/dev/labs/microcontroller/testbench.vhd(47): VHDL Compiler exiting
# End time: 14:48:39 on May 30,2021, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
# C:/intelFPGA_lite/20.1/modelsim_ase/win32aloem/vcom failed.
vcom -work work -2002 -explicit C:/dev/labs/microcontroller/testbench.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:48:56 on May 30,2021
# vcom -reportprogress 300 -work work -2002 -explicit C:/dev/labs/microcontroller/testbench.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity cpu2system
# -- Compiling architecture main of cpu2system
# -- Compiling entity testbench
# -- Compiling architecture testmain of testbench
# -- Compiling configuration tb_cfg
# -- Loading entity testbench
# -- Loading architecture testmain of testbench
# -- Loading entity cpu2system
# End time: 14:48:56 on May 30,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -work work -2002 -explicit C:/dev/labs/microcontroller/testbench.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:49:16 on May 30,2021
# vcom -reportprogress 300 -work work -2002 -explicit C:/dev/labs/microcontroller/testbench.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity cpu2system
# -- Compiling architecture main of cpu2system
# ** Error (suppressible): C:/dev/labs/microcontroller/testbench.vhd(46): (vcom-1272) Length of expected is 16; length of actual is 22.
# ** Note: C:/dev/labs/microcontroller/testbench.vhd(47): VHDL Compiler exiting
# End time: 14:49:16 on May 30,2021, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
# C:/intelFPGA_lite/20.1/modelsim_ase/win32aloem/vcom failed.
vcom -work work -2002 -explicit C:/dev/labs/microcontroller/testbench.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:50:00 on May 30,2021
# vcom -reportprogress 300 -work work -2002 -explicit C:/dev/labs/microcontroller/testbench.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity cpu2system
# -- Compiling architecture main of cpu2system
# ** Error (suppressible): C:/dev/labs/microcontroller/testbench.vhd(42): (vcom-1272) Length of formal "addr" is 32; length of actual is 16.
# ** Error (suppressible): C:/dev/labs/microcontroller/testbench.vhd(46): (vcom-1272) Length of expected is 16; length of actual is 22.
# ** Note: C:/dev/labs/microcontroller/testbench.vhd(47): VHDL Compiler exiting
# End time: 14:50:00 on May 30,2021, Elapsed time: 0:00:00
# Errors: 2, Warnings: 0
# C:/intelFPGA_lite/20.1/modelsim_ase/win32aloem/vcom failed.
vcom -work work -2002 -explicit C:/dev/labs/microcontroller/testbench.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:50:13 on May 30,2021
# vcom -reportprogress 300 -work work -2002 -explicit C:/dev/labs/microcontroller/testbench.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity cpu2system
# -- Compiling architecture main of cpu2system
# ** Error (suppressible): C:/dev/labs/microcontroller/testbench.vhd(46): (vcom-1272) Length of expected is 32; length of actual is 22.
# ** Note: C:/dev/labs/microcontroller/testbench.vhd(47): VHDL Compiler exiting
# End time: 14:50:13 on May 30,2021, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
# C:/intelFPGA_lite/20.1/modelsim_ase/win32aloem/vcom failed.
vcom -work work -2002 -explicit C:/dev/labs/microcontroller/testbench.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:50:22 on May 30,2021
# vcom -reportprogress 300 -work work -2002 -explicit C:/dev/labs/microcontroller/testbench.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity cpu2system
# -- Compiling architecture main of cpu2system
# ** Error (suppressible): C:/dev/labs/microcontroller/testbench.vhd(46): (vcom-1272) Length of expected is 32; length of actual is 12.
# ** Note: C:/dev/labs/microcontroller/testbench.vhd(47): VHDL Compiler exiting
# End time: 14:50:23 on May 30,2021, Elapsed time: 0:00:01
# Errors: 1, Warnings: 0
# C:/intelFPGA_lite/20.1/modelsim_ase/win32aloem/vcom failed.
vcom -work work -2002 -explicit C:/dev/labs/microcontroller/testbench.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:50:51 on May 30,2021
# vcom -reportprogress 300 -work work -2002 -explicit C:/dev/labs/microcontroller/testbench.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity cpu2system
# -- Compiling architecture main of cpu2system
# -- Compiling entity testbench
# -- Compiling architecture testmain of testbench
# -- Compiling configuration tb_cfg
# -- Loading entity testbench
# -- Loading architecture testmain of testbench
# -- Loading entity cpu2system
# End time: 14:50:51 on May 30,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -work work -2002 -explicit C:/dev/labs/microcontroller/sram64kx8.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:51:18 on May 30,2021
# vcom -reportprogress 300 -work work -2002 -explicit C:/dev/labs/microcontroller/sram64kx8.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_SIGNED
# -- Compiling entity sram64kx8
# -- Compiling architecture sram_behaviour of sram64kx8
# ** Warning: C:/dev/labs/microcontroller/sram64kx8.vhd(63): (vcom-1194) FILE declaration was written using VHDL 1987 syntax.
# ** Warning: C:/dev/labs/microcontroller/sram64kx8.vhd(74): (vcom-1272) Length of expected is 16; length of actual is 8.
# ** Error (suppressible): C:/dev/labs/microcontroller/sram64kx8.vhd(104): (vcom-1272) Length of expected is 16; length of actual is 8.
# ** Warning: C:/dev/labs/microcontroller/sram64kx8.vhd(121): (vcom-1272) Length of expected is 16; length of actual is 8.
# ** Warning: C:/dev/labs/microcontroller/sram64kx8.vhd(127): (vcom-1272) Length of expected is 16; length of actual is 8.
# ** Warning: C:/dev/labs/microcontroller/sram64kx8.vhd(130): (vcom-1272) Length of expected is 16; length of actual is 8.
# ** Warning: C:/dev/labs/microcontroller/sram64kx8.vhd(136): (vcom-1272) Length of expected is 16; length of actual is 8.
# ** Note: C:/dev/labs/microcontroller/sram64kx8.vhd(144): VHDL Compiler exiting
# End time: 14:51:18 on May 30,2021, Elapsed time: 0:00:00
# Errors: 1, Warnings: 6
# C:/intelFPGA_lite/20.1/modelsim_ase/win32aloem/vcom failed.
vcom -work work -2002 -explicit C:/dev/labs/microcontroller/sram64kx8.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:51:42 on May 30,2021
# vcom -reportprogress 300 -work work -2002 -explicit C:/dev/labs/microcontroller/sram64kx8.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_SIGNED
# -- Compiling entity sram64kx8
# -- Compiling architecture sram_behaviour of sram64kx8
# ** Warning: C:/dev/labs/microcontroller/sram64kx8.vhd(63): (vcom-1194) FILE declaration was written using VHDL 1987 syntax.
# ** Warning: C:/dev/labs/microcontroller/sram64kx8.vhd(74): (vcom-1272) Length of expected is 16; length of actual is 8.
# -- Compiling configuration cfg_sram
# -- Loading entity sram64kx8
# -- Loading architecture sram_behaviour of sram64kx8
# End time: 14:51:42 on May 30,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 2
vcom -work work -2002 -explicit C:/dev/labs/microcontroller/sram64kx8.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:51:52 on May 30,2021
# vcom -reportprogress 300 -work work -2002 -explicit C:/dev/labs/microcontroller/sram64kx8.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_SIGNED
# -- Compiling entity sram64kx8
# -- Compiling architecture sram_behaviour of sram64kx8
# ** Warning: C:/dev/labs/microcontroller/sram64kx8.vhd(63): (vcom-1194) FILE declaration was written using VHDL 1987 syntax.
# -- Compiling configuration cfg_sram
# -- Loading entity sram64kx8
# -- Loading architecture sram_behaviour of sram64kx8
# End time: 14:51:52 on May 30,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
vcom -work work -2002 -explicit C:/dev/labs/microcontroller/sram64kx8.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:51:58 on May 30,2021
# vcom -reportprogress 300 -work work -2002 -explicit C:/dev/labs/microcontroller/sram64kx8.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_SIGNED
# -- Compiling entity sram64kx8
# -- Compiling architecture sram_behaviour of sram64kx8
# ** Warning: C:/dev/labs/microcontroller/sram64kx8.vhd(63): (vcom-1194) FILE declaration was written using VHDL 1987 syntax.
# ** Warning: C:/dev/labs/microcontroller/sram64kx8.vhd(95): (vcom-1272) Length of expected is 16; length of actual is 17.
# -- Compiling configuration cfg_sram
# -- Loading entity sram64kx8
# -- Loading architecture sram_behaviour of sram64kx8
# End time: 14:51:58 on May 30,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 2
vcom -work work -2002 -explicit C:/dev/labs/microcontroller/sram64kx8.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:52:06 on May 30,2021
# vcom -reportprogress 300 -work work -2002 -explicit C:/dev/labs/microcontroller/sram64kx8.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_SIGNED
# -- Compiling entity sram64kx8
# -- Compiling architecture sram_behaviour of sram64kx8
# ** Warning: C:/dev/labs/microcontroller/sram64kx8.vhd(63): (vcom-1194) FILE declaration was written using VHDL 1987 syntax.
# -- Compiling configuration cfg_sram
# -- Loading entity sram64kx8
# -- Loading architecture sram_behaviour of sram64kx8
# End time: 14:52:07 on May 30,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 1
vcom -work work -2002 -explicit C:/dev/labs/microcontroller/microcontroller.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:52:09 on May 30,2021
# vcom -reportprogress 300 -work work -2002 -explicit C:/dev/labs/microcontroller/microcontroller.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity microcontroller
# -- Compiling architecture CPU_ARCH of microcontroller
# End time: 14:52:09 on May 30,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -work work -2002 -explicit C:/dev/labs/microcontroller/sram64kx8.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:52:12 on May 30,2021
# vcom -reportprogress 300 -work work -2002 -explicit C:/dev/labs/microcontroller/sram64kx8.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_SIGNED
# -- Compiling entity sram64kx8
# -- Compiling architecture sram_behaviour of sram64kx8
# ** Warning: C:/dev/labs/microcontroller/sram64kx8.vhd(63): (vcom-1194) FILE declaration was written using VHDL 1987 syntax.
# -- Compiling configuration cfg_sram
# -- Loading entity sram64kx8
# -- Loading architecture sram_behaviour of sram64kx8
# End time: 14:52:12 on May 30,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
vcom -work work -2002 -explicit C:/dev/labs/microcontroller/testbench.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:52:13 on May 30,2021
# vcom -reportprogress 300 -work work -2002 -explicit C:/dev/labs/microcontroller/testbench.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity cpu2system
# -- Compiling architecture main of cpu2system
# -- Compiling entity testbench
# -- Compiling architecture testmain of testbench
# -- Compiling configuration tb_cfg
# -- Loading entity testbench
# -- Loading architecture testmain of testbench
# -- Loading entity cpu2system
# End time: 14:52:14 on May 30,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
vsim work.testbench
# End time: 14:52:16 on May 30,2021, Elapsed time: 0:08:45
# Errors: 0, Warnings: 21
# vsim work.testbench 
# Start time: 14:52:16 on May 30,2021
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.testbench(testmain)
# Loading work.cpu2system(main)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading work.microcontroller(cpu_arch)
# Loading ieee.std_logic_signed(body)
# Loading work.sram64kx8(sram_behaviour)
# Compile of microcontroller.vhd was successful.
# Compile of sram64kx8.vhd was successful with warnings.
# Compile of testbench.vhd was successful.
# 3 compiles, 0 failed with no errors.
vcom -work work -2002 -explicit C:/dev/labs/microcontroller/testbench.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:52:42 on May 30,2021
# vcom -reportprogress 300 -work work -2002 -explicit C:/dev/labs/microcontroller/testbench.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity cpu2system
# -- Compiling architecture main of cpu2system
# -- Compiling entity testbench
# -- Compiling architecture testmain of testbench
# -- Compiling configuration tb_cfg
# -- Loading entity testbench
# -- Loading architecture testmain of testbench
# -- Loading entity cpu2system
# End time: 14:52:42 on May 30,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim work.testbench
# End time: 14:52:44 on May 30,2021, Elapsed time: 0:00:28
# Errors: 0, Warnings: 2
# vsim work.testbench 
# Start time: 14:52:44 on May 30,2021
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.testbench(testmain)
# Loading work.cpu2system(main)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading work.microcontroller(cpu_arch)
# Loading ieee.std_logic_signed(body)
# Loading work.sram64kx8(sram_behaviour)
add wave -position insertpoint sim:/testbench/SYS/CPU/*
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: Atlas  Hostname: DESKTOP-9K25DNB  ProcessID: 6804
#           Attempting to use alternate WLF file "./wlft3fd7g8".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlft3fd7g8
# Can't move the Now cursor.
run
# ** Note: CPU init
#    Time: 0 ps  Iteration: 0  Instance: /testbench
# ** Note: SRAM init
#    Time: 0 ps  Iteration: 0  Instance: /testbench/SYS/RAM
# reading memory.dat:0 0
# 1 0
# 2 0
# ** Note: SRAM ready
#    Time: 0 ps  Iteration: 0  Instance: /testbench/SYS/RAM
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/SYS/CPU
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/SYS/CPU
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/SYS/CPU
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 1  Instance: /testbench/SYS/CPU
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 1  Instance: /testbench/SYS/CPU
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 1  Instance: /testbench/SYS/RAM
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 1  Instance: /testbench/SYS/RAM
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 2  Instance: /testbench/SYS/RAM
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 2  Instance: /testbench/SYS/RAM
# ** Note: CPU reset
#    Time: 50 ns  Iteration: 0  Instance: /testbench
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 50 ns  Iteration: 1  Instance: /testbench/SYS/CPU
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 50 ns  Iteration: 1  Instance: /testbench/SYS/CPU
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 50 ns  Iteration: 2  Instance: /testbench/SYS/RAM
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 50 ns  Iteration: 2  Instance: /testbench/SYS/RAM
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 50 ns  Iteration: 3  Instance: /testbench/SYS/RAM
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 50 ns  Iteration: 3  Instance: /testbench/SYS/RAM
run
# ** Note: CPU running
#    Time: 150 ns  Iteration: 0  Instance: /testbench
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 200 ns  Iteration: 1  Instance: /testbench/SYS/CPU
run
run
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 400 ns  Iteration: 1  Instance: /testbench/SYS/CPU
run
run
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 600 ns  Iteration: 1  Instance: /testbench/SYS/CPU
run
run
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 800 ns  Iteration: 1  Instance: /testbench/SYS/CPU
run
run
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 1 us  Iteration: 1  Instance: /testbench/SYS/CPU
run
run
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 1200 ns  Iteration: 1  Instance: /testbench/SYS/CPU
run
run
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 1400 ns  Iteration: 1  Instance: /testbench/SYS/CPU
run
run
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 1600 ns  Iteration: 1  Instance: /testbench/SYS/CPU
run
run
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 1800 ns  Iteration: 1  Instance: /testbench/SYS/CPU
run
run
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 2 us  Iteration: 1  Instance: /testbench/SYS/CPU
run
run
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 2200 ns  Iteration: 1  Instance: /testbench/SYS/CPU
run
run
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 2400 ns  Iteration: 1  Instance: /testbench/SYS/CPU
run
run
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 2600 ns  Iteration: 1  Instance: /testbench/SYS/CPU
run
run
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 2800 ns  Iteration: 1  Instance: /testbench/SYS/CPU
run
run
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 3 us  Iteration: 1  Instance: /testbench/SYS/CPU
run
run
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 3200 ns  Iteration: 1  Instance: /testbench/SYS/CPU
run
run
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 3400 ns  Iteration: 1  Instance: /testbench/SYS/CPU
run
run
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 3600 ns  Iteration: 1  Instance: /testbench/SYS/CPU
run
run
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 3800 ns  Iteration: 1  Instance: /testbench/SYS/CPU
run
run
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 4 us  Iteration: 1  Instance: /testbench/SYS/CPU
run
run
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 4200 ns  Iteration: 1  Instance: /testbench/SYS/CPU
run
run
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 4400 ns  Iteration: 1  Instance: /testbench/SYS/CPU
run
run
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 4600 ns  Iteration: 1  Instance: /testbench/SYS/CPU
run
run
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 4800 ns  Iteration: 1  Instance: /testbench/SYS/CPU
run
run
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 5 us  Iteration: 1  Instance: /testbench/SYS/CPU
run
run
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 5200 ns  Iteration: 1  Instance: /testbench/SYS/CPU
run
run
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 5400 ns  Iteration: 1  Instance: /testbench/SYS/CPU
run
run
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 5600 ns  Iteration: 1  Instance: /testbench/SYS/CPU
vsim work.testbench
# End time: 14:54:35 on May 30,2021, Elapsed time: 0:01:51
# Errors: 0, Warnings: 46
# vsim work.testbench 
# Start time: 14:54:35 on May 30,2021
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.testbench(testmain)
# Loading work.cpu2system(main)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading work.microcontroller(cpu_arch)
# Loading ieee.std_logic_signed(body)
# Loading work.sram64kx8(sram_behaviour)
add wave -position insertpoint sim:/testbench/SYS/CPU/*
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: Atlas  Hostname: DESKTOP-9K25DNB  ProcessID: 6804
#           Attempting to use alternate WLF file "./wlft7xk2v4".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlft7xk2v4
run
# ** Note: CPU init
#    Time: 0 ps  Iteration: 0  Instance: /testbench
# ** Note: SRAM init
#    Time: 0 ps  Iteration: 0  Instance: /testbench/SYS/RAM
# reading memory.dat:0 1025
# 1 0
# 2 0
# ** Note: SRAM ready
#    Time: 0 ps  Iteration: 0  Instance: /testbench/SYS/RAM
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/SYS/CPU
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/SYS/CPU
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/SYS/CPU
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 1  Instance: /testbench/SYS/CPU
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 1  Instance: /testbench/SYS/CPU
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 1  Instance: /testbench/SYS/RAM
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 1  Instance: /testbench/SYS/RAM
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 2  Instance: /testbench/SYS/RAM
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 2  Instance: /testbench/SYS/RAM
# ** Note: CPU reset
#    Time: 50 ns  Iteration: 0  Instance: /testbench
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 50 ns  Iteration: 1  Instance: /testbench/SYS/CPU
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 50 ns  Iteration: 1  Instance: /testbench/SYS/CPU
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 50 ns  Iteration: 2  Instance: /testbench/SYS/RAM
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 50 ns  Iteration: 2  Instance: /testbench/SYS/RAM
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 50 ns  Iteration: 3  Instance: /testbench/SYS/RAM
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 50 ns  Iteration: 3  Instance: /testbench/SYS/RAM
run
# ** Note: CPU running
#    Time: 150 ns  Iteration: 0  Instance: /testbench
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 200 ns  Iteration: 1  Instance: /testbench/SYS/CPU
run
run
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 400 ns  Iteration: 1  Instance: /testbench/SYS/CPU
run
run
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 600 ns  Iteration: 1  Instance: /testbench/SYS/CPU
run
run
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 800 ns  Iteration: 1  Instance: /testbench/SYS/CPU
# Compile of microcontroller.vhd was successful.
# Compile of sram64kx8.vhd was successful with warnings.
# Compile of testbench.vhd was successful.
# 3 compiles, 0 failed with no errors.
vsim work.testbench
# End time: 14:55:16 on May 30,2021, Elapsed time: 0:00:41
# Errors: 0, Warnings: 23
# vsim work.testbench 
# Start time: 14:55:16 on May 30,2021
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.testbench(testmain)
# Loading work.cpu2system(main)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading work.microcontroller(cpu_arch)
# Loading ieee.std_logic_signed(body)
# Loading work.sram64kx8(sram_behaviour)
vcom -work work -2002 -explicit C:/dev/labs/microcontroller/microcontroller.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:55:24 on May 30,2021
# vcom -reportprogress 300 -work work -2002 -explicit C:/dev/labs/microcontroller/microcontroller.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity microcontroller
# -- Compiling architecture CPU_ARCH of microcontroller
# End time: 14:55:24 on May 30,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -work work -2002 -explicit C:/dev/labs/microcontroller/testbench.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:55:28 on May 30,2021
# vcom -reportprogress 300 -work work -2002 -explicit C:/dev/labs/microcontroller/testbench.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity cpu2system
# -- Compiling architecture main of cpu2system
# -- Compiling entity testbench
# -- Compiling architecture testmain of testbench
# -- Compiling configuration tb_cfg
# -- Loading entity testbench
# -- Loading architecture testmain of testbench
# -- Loading entity cpu2system
# End time: 14:55:28 on May 30,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim work.testbench
# End time: 14:55:30 on May 30,2021, Elapsed time: 0:00:14
# Errors: 0, Warnings: 1
# vsim work.testbench 
# Start time: 14:55:31 on May 30,2021
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.testbench(testmain)
# Loading work.cpu2system(main)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading work.microcontroller(cpu_arch)
# Loading ieee.std_logic_signed(body)
# Loading work.sram64kx8(sram_behaviour)
add wave -position insertpoint sim:/testbench/SYS/CPU/*
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: Atlas  Hostname: DESKTOP-9K25DNB  ProcessID: 6804
#           Attempting to use alternate WLF file "./wlftsa5y7a".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftsa5y7a
run
# ** Note: CPU init
#    Time: 0 ps  Iteration: 0  Instance: /testbench
# ** Note: SRAM init
#    Time: 0 ps  Iteration: 0  Instance: /testbench/SYS/RAM
# reading memory.dat:0 1025
# 1 0
# 2 0
# ** Note: SRAM ready
#    Time: 0 ps  Iteration: 0  Instance: /testbench/SYS/RAM
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/SYS/CPU
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/SYS/CPU
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/SYS/CPU
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 1  Instance: /testbench/SYS/CPU
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 1  Instance: /testbench/SYS/CPU
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 1  Instance: /testbench/SYS/RAM
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 1  Instance: /testbench/SYS/RAM
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 2  Instance: /testbench/SYS/RAM
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 2  Instance: /testbench/SYS/RAM
# ** Note: CPU reset
#    Time: 50 ns  Iteration: 0  Instance: /testbench
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 50 ns  Iteration: 1  Instance: /testbench/SYS/CPU
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 50 ns  Iteration: 1  Instance: /testbench/SYS/CPU
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 50 ns  Iteration: 2  Instance: /testbench/SYS/RAM
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 50 ns  Iteration: 2  Instance: /testbench/SYS/RAM
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 50 ns  Iteration: 3  Instance: /testbench/SYS/RAM
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 50 ns  Iteration: 3  Instance: /testbench/SYS/RAM
run
# ** Note: CPU running
#    Time: 150 ns  Iteration: 0  Instance: /testbench
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 200 ns  Iteration: 1  Instance: /testbench/SYS/CPU
run
run
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 400 ns  Iteration: 1  Instance: /testbench/SYS/CPU
run
run
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 600 ns  Iteration: 1  Instance: /testbench/SYS/CPU
run
run
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 800 ns  Iteration: 1  Instance: /testbench/SYS/CPU
run
run
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 1 us  Iteration: 1  Instance: /testbench/SYS/CPU
run
run
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 1200 ns  Iteration: 1  Instance: /testbench/SYS/CPU
run
run
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 1400 ns  Iteration: 1  Instance: /testbench/SYS/CPU
run
vcom -work work -2002 -explicit C:/dev/labs/microcontroller/microcontroller.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:56:17 on May 30,2021
# vcom -reportprogress 300 -work work -2002 -explicit C:/dev/labs/microcontroller/microcontroller.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity microcontroller
# -- Compiling architecture CPU_ARCH of microcontroller
# ** Error: C:/dev/labs/microcontroller/microcontroller.vhd(72): near "if": (vcom-1576) expecting PROCESS.
# End time: 14:56:18 on May 30,2021, Elapsed time: 0:00:01
# Errors: 1, Warnings: 0
# C:/intelFPGA_lite/20.1/modelsim_ase/win32aloem/vcom failed.
vcom -work work -2002 -explicit C:/dev/labs/microcontroller/microcontroller.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:56:26 on May 30,2021
# vcom -reportprogress 300 -work work -2002 -explicit C:/dev/labs/microcontroller/microcontroller.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity microcontroller
# -- Compiling architecture CPU_ARCH of microcontroller
# End time: 14:56:26 on May 30,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim work.testbench
# End time: 14:56:31 on May 30,2021, Elapsed time: 0:01:00
# Errors: 0, Warnings: 25
# vsim work.testbench 
# Start time: 14:56:31 on May 30,2021
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.testbench(testmain)
# Loading work.cpu2system(main)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading work.microcontroller(cpu_arch)
# Loading ieee.std_logic_signed(body)
# Loading work.sram64kx8(sram_behaviour)
vcom -work work -2002 -explicit C:/dev/labs/microcontroller/microcontroller.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:56:39 on May 30,2021
# vcom -reportprogress 300 -work work -2002 -explicit C:/dev/labs/microcontroller/microcontroller.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity microcontroller
# -- Compiling architecture CPU_ARCH of microcontroller
# End time: 14:56:39 on May 30,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
add wave -position insertpoint sim:/testbench/SYS/CPU/*
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: Atlas  Hostname: DESKTOP-9K25DNB  ProcessID: 6804
#           Attempting to use alternate WLF file "./wlftj3x59a".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftj3x59a
run
# ** Note: CPU init
#    Time: 0 ps  Iteration: 0  Instance: /testbench
# ** Note: SRAM init
#    Time: 0 ps  Iteration: 0  Instance: /testbench/SYS/RAM
# reading memory.dat:0 1025
# 1 0
# 2 0
# ** Note: SRAM ready
#    Time: 0 ps  Iteration: 0  Instance: /testbench/SYS/RAM
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/SYS/CPU
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/SYS/CPU
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/SYS/CPU
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 1  Instance: /testbench/SYS/CPU
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 1  Instance: /testbench/SYS/CPU
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 1  Instance: /testbench/SYS/RAM
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 1  Instance: /testbench/SYS/RAM
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 2  Instance: /testbench/SYS/RAM
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 2  Instance: /testbench/SYS/RAM
# ** Note: CPU reset
#    Time: 50 ns  Iteration: 0  Instance: /testbench
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 50 ns  Iteration: 1  Instance: /testbench/SYS/CPU
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 50 ns  Iteration: 1  Instance: /testbench/SYS/CPU
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 50 ns  Iteration: 2  Instance: /testbench/SYS/RAM
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 50 ns  Iteration: 2  Instance: /testbench/SYS/RAM
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 50 ns  Iteration: 3  Instance: /testbench/SYS/RAM
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 50 ns  Iteration: 3  Instance: /testbench/SYS/RAM
run
# ** Note: CPU running
#    Time: 150 ns  Iteration: 0  Instance: /testbench
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
vcom -work work -2002 -explicit C:/dev/labs/microcontroller/microcontroller.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:57:27 on May 30,2021
# vcom -reportprogress 300 -work work -2002 -explicit C:/dev/labs/microcontroller/microcontroller.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity microcontroller
# -- Compiling architecture CPU_ARCH of microcontroller
# End time: 14:57:27 on May 30,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim work.testbench
# End time: 14:57:29 on May 30,2021, Elapsed time: 0:00:58
# Errors: 0, Warnings: 18
# vsim work.testbench 
# Start time: 14:57:29 on May 30,2021
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.testbench(testmain)
# Loading work.cpu2system(main)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading work.microcontroller(cpu_arch)
# Loading ieee.std_logic_signed(body)
# Loading work.sram64kx8(sram_behaviour)
add wave -position insertpoint sim:/testbench/SYS/CPU/*
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: Atlas  Hostname: DESKTOP-9K25DNB  ProcessID: 6804
#           Attempting to use alternate WLF file "./wlftg7ybb1".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftg7ybb1
run
# ** Note: CPU init
#    Time: 0 ps  Iteration: 0  Instance: /testbench
# ** Note: SRAM init
#    Time: 0 ps  Iteration: 0  Instance: /testbench/SYS/RAM
# reading memory.dat:0 63489
# 1 0
# 2 0
# ** Note: SRAM ready
#    Time: 0 ps  Iteration: 0  Instance: /testbench/SYS/RAM
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/SYS/CPU
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/SYS/CPU
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/SYS/CPU
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 1  Instance: /testbench/SYS/CPU
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 1  Instance: /testbench/SYS/CPU
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 1  Instance: /testbench/SYS/RAM
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 1  Instance: /testbench/SYS/RAM
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 2  Instance: /testbench/SYS/RAM
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 2  Instance: /testbench/SYS/RAM
# ** Note: CPU reset
#    Time: 50 ns  Iteration: 0  Instance: /testbench
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 50 ns  Iteration: 1  Instance: /testbench/SYS/CPU
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 50 ns  Iteration: 1  Instance: /testbench/SYS/CPU
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 50 ns  Iteration: 2  Instance: /testbench/SYS/RAM
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 50 ns  Iteration: 2  Instance: /testbench/SYS/RAM
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 50 ns  Iteration: 3  Instance: /testbench/SYS/RAM
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 50 ns  Iteration: 3  Instance: /testbench/SYS/RAM
run
# ** Note: CPU running
#    Time: 150 ns  Iteration: 0  Instance: /testbench
run
run
run
run
run
run
vcom -work work -2002 -explicit C:/dev/labs/microcontroller/microcontroller.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 15:07:07 on May 30,2021
# vcom -reportprogress 300 -work work -2002 -explicit C:/dev/labs/microcontroller/microcontroller.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity microcontroller
# -- Compiling architecture CPU_ARCH of microcontroller
# ** Warning: C:/dev/labs/microcontroller/microcontroller.vhd(51): (vcom-1272) Length of expected is 12; length of slice name is 11.
# End time: 15:07:07 on May 30,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
vsim work.testbench
# End time: 15:07:10 on May 30,2021, Elapsed time: 0:09:41
# Errors: 0, Warnings: 18
# vsim work.testbench 
# Start time: 15:07:10 on May 30,2021
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.testbench(testmain)
# Loading work.cpu2system(main)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading work.microcontroller(cpu_arch)
# Loading ieee.std_logic_signed(body)
# Loading work.sram64kx8(sram_behaviour)
add wave -position insertpoint sim:/testbench/SYS/CPU/*
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: Atlas  Hostname: DESKTOP-9K25DNB  ProcessID: 6804
#           Attempting to use alternate WLF file "./wlft3401g0".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlft3401g0
run
# ** Note: CPU init
#    Time: 0 ps  Iteration: 0  Instance: /testbench
# ** Note: SRAM init
#    Time: 0 ps  Iteration: 0  Instance: /testbench/SYS/RAM
# reading memory.dat:0 63489
# 1 0
# 2 0
# ** Note: SRAM ready
#    Time: 0 ps  Iteration: 0  Instance: /testbench/SYS/RAM
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/SYS/CPU
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/SYS/CPU
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/SYS/CPU
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 1  Instance: /testbench/SYS/CPU
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 1  Instance: /testbench/SYS/CPU
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 1  Instance: /testbench/SYS/RAM
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 1  Instance: /testbench/SYS/RAM
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 2  Instance: /testbench/SYS/RAM
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 2  Instance: /testbench/SYS/RAM
# ** Note: CPU reset
#    Time: 50 ns  Iteration: 0  Instance: /testbench
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 50 ns  Iteration: 1  Instance: /testbench/SYS/CPU
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 50 ns  Iteration: 1  Instance: /testbench/SYS/CPU
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 50 ns  Iteration: 2  Instance: /testbench/SYS/RAM
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 50 ns  Iteration: 2  Instance: /testbench/SYS/RAM
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 50 ns  Iteration: 3  Instance: /testbench/SYS/RAM
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 50 ns  Iteration: 3  Instance: /testbench/SYS/RAM
run
# ** Note: CPU running
#    Time: 150 ns  Iteration: 0  Instance: /testbench
# ** Fatal: (vsim-3420) Array lengths do not match. Left is 12 (11 downto 0). Right is 11 (10 downto 0).
#    Time: 200 ns  Iteration: 1  Process: /testbench/SYS/CPU/line__34 File: C:/dev/labs/microcontroller/microcontroller.vhd
# Fatal error in Process line__34 at C:/dev/labs/microcontroller/microcontroller.vhd line 51
# 
# HDL call sequence:
# Stopped at C:/dev/labs/microcontroller/microcontroller.vhd 51 Process line__34
# 
run
# Cannot continue because of fatal error.
# HDL call sequence:
# Stopped at C:/dev/labs/microcontroller/microcontroller.vhd 51 Process line__34
# 
run
# Cannot continue because of fatal error.
# HDL call sequence:
# Stopped at C:/dev/labs/microcontroller/microcontroller.vhd 51 Process line__34
# 
run
# Cannot continue because of fatal error.
# HDL call sequence:
# Stopped at C:/dev/labs/microcontroller/microcontroller.vhd 51 Process line__34
# 
run
# Cannot continue because of fatal error.
# HDL call sequence:
# Stopped at C:/dev/labs/microcontroller/microcontroller.vhd 51 Process line__34
# 
run
# Cannot continue because of fatal error.
# HDL call sequence:
# Stopped at C:/dev/labs/microcontroller/microcontroller.vhd 51 Process line__34
# 
run
# Cannot continue because of fatal error.
# HDL call sequence:
# Stopped at C:/dev/labs/microcontroller/microcontroller.vhd 51 Process line__34
# 
vcom -work work -2002 -explicit C:/dev/labs/microcontroller/microcontroller.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 15:07:28 on May 30,2021
# vcom -reportprogress 300 -work work -2002 -explicit C:/dev/labs/microcontroller/microcontroller.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity microcontroller
# -- Compiling architecture CPU_ARCH of microcontroller
# End time: 15:07:28 on May 30,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim work.tb_cfg
# End time: 15:07:32 on May 30,2021, Elapsed time: 0:00:22
# Errors: 1, Warnings: 18
# vsim work.tb_cfg 
# Start time: 15:07:32 on May 30,2021
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.tb_cfg
# Loading work.testbench(testmain)
# Loading work.cpu2system(main)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading work.microcontroller(cpu_arch)
# Loading ieee.std_logic_signed(body)
# Loading work.sram64kx8(sram_behaviour)
vsim work.testbench
# End time: 15:07:36 on May 30,2021, Elapsed time: 0:00:04
# Errors: 0, Warnings: 1
# vsim work.testbench 
# Start time: 15:07:36 on May 30,2021
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.testbench(testmain)
# Loading work.cpu2system(main)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading work.microcontroller(cpu_arch)
# Loading ieee.std_logic_signed(body)
# Loading work.sram64kx8(sram_behaviour)
add wave -position insertpoint sim:/testbench/SYS/CPU/*
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: Atlas  Hostname: DESKTOP-9K25DNB  ProcessID: 6804
#           Attempting to use alternate WLF file "./wlftkc7ssi".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftkc7ssi
run
# ** Note: CPU init
#    Time: 0 ps  Iteration: 0  Instance: /testbench
# ** Note: SRAM init
#    Time: 0 ps  Iteration: 0  Instance: /testbench/SYS/RAM
# reading memory.dat:0 63489
# 1 0
# 2 0
# ** Note: SRAM ready
#    Time: 0 ps  Iteration: 0  Instance: /testbench/SYS/RAM
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/SYS/CPU
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/SYS/CPU
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/SYS/CPU
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 1  Instance: /testbench/SYS/CPU
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 1  Instance: /testbench/SYS/CPU
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 1  Instance: /testbench/SYS/RAM
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 1  Instance: /testbench/SYS/RAM
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 2  Instance: /testbench/SYS/RAM
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 2  Instance: /testbench/SYS/RAM
# ** Note: CPU reset
#    Time: 50 ns  Iteration: 0  Instance: /testbench
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 50 ns  Iteration: 1  Instance: /testbench/SYS/CPU
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 50 ns  Iteration: 1  Instance: /testbench/SYS/CPU
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 50 ns  Iteration: 2  Instance: /testbench/SYS/RAM
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 50 ns  Iteration: 2  Instance: /testbench/SYS/RAM
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 50 ns  Iteration: 3  Instance: /testbench/SYS/RAM
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 50 ns  Iteration: 3  Instance: /testbench/SYS/RAM
run
# ** Note: CPU running
#    Time: 150 ns  Iteration: 0  Instance: /testbench
run
run
run
run
vcom -work work -2002 -explicit C:/dev/labs/microcontroller/microcontroller.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 15:11:50 on May 30,2021
# vcom -reportprogress 300 -work work -2002 -explicit C:/dev/labs/microcontroller/microcontroller.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity microcontroller
# -- Compiling architecture CPU_ARCH of microcontroller
# ** Warning: C:/dev/labs/microcontroller/microcontroller.vhd(59): (vcom-1272) Length of expected is 8; length of actual is 14.
# End time: 15:11:50 on May 30,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
vsim work.testbench
# End time: 15:11:53 on May 30,2021, Elapsed time: 0:04:17
# Errors: 0, Warnings: 18
# vsim work.testbench 
# Start time: 15:11:53 on May 30,2021
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.testbench(testmain)
# Loading work.cpu2system(main)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading work.microcontroller(cpu_arch)
# Loading ieee.std_logic_signed(body)
# Loading work.sram64kx8(sram_behaviour)
add wave -position insertpoint sim:/testbench/SYS/CPU/*
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: Atlas  Hostname: DESKTOP-9K25DNB  ProcessID: 6804
#           Attempting to use alternate WLF file "./wlftc0ca5e".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftc0ca5e
# Can't move the Now cursor.
run
# ** Note: CPU init
#    Time: 0 ps  Iteration: 0  Instance: /testbench
# ** Note: SRAM init
#    Time: 0 ps  Iteration: 0  Instance: /testbench/SYS/RAM
# reading memory.dat:0 63489
# 1 62466
# 2 0
# ** Note: SRAM ready
#    Time: 0 ps  Iteration: 0  Instance: /testbench/SYS/RAM
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/SYS/CPU
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/SYS/CPU
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/SYS/CPU
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 1  Instance: /testbench/SYS/CPU
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 1  Instance: /testbench/SYS/CPU
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 1  Instance: /testbench/SYS/RAM
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 1  Instance: /testbench/SYS/RAM
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 2  Instance: /testbench/SYS/RAM
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 2  Instance: /testbench/SYS/RAM
# ** Note: CPU reset
#    Time: 50 ns  Iteration: 0  Instance: /testbench
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 50 ns  Iteration: 1  Instance: /testbench/SYS/CPU
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 50 ns  Iteration: 1  Instance: /testbench/SYS/CPU
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 50 ns  Iteration: 2  Instance: /testbench/SYS/RAM
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 50 ns  Iteration: 2  Instance: /testbench/SYS/RAM
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 50 ns  Iteration: 3  Instance: /testbench/SYS/RAM
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 50 ns  Iteration: 3  Instance: /testbench/SYS/RAM
run
# ** Note: CPU running
#    Time: 150 ns  Iteration: 0  Instance: /testbench
run
run
run
# ** Fatal: (vsim-3420) Array lengths do not match. Left is 8 (7 downto 0). Right is 14 (13 downto 0).
#    Time: 500 ns  Iteration: 1  Process: /testbench/SYS/CPU/line__34 File: C:/dev/labs/microcontroller/microcontroller.vhd
# Fatal error in Process line__34 at C:/dev/labs/microcontroller/microcontroller.vhd line 59
# 
# HDL call sequence:
# Stopped at C:/dev/labs/microcontroller/microcontroller.vhd 59 Process line__34
# 
run
# Cannot continue because of fatal error.
# HDL call sequence:
# Stopped at C:/dev/labs/microcontroller/microcontroller.vhd 59 Process line__34
# 
run
# Cannot continue because of fatal error.
# HDL call sequence:
# Stopped at C:/dev/labs/microcontroller/microcontroller.vhd 59 Process line__34
# 
vcom -work work -2002 -explicit C:/dev/labs/microcontroller/microcontroller.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 15:12:51 on May 30,2021
# vcom -reportprogress 300 -work work -2002 -explicit C:/dev/labs/microcontroller/microcontroller.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity microcontroller
# -- Compiling architecture CPU_ARCH of microcontroller
# End time: 15:12:52 on May 30,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
vcom -work work -2002 -explicit C:/dev/labs/microcontroller/testbench.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 15:12:54 on May 30,2021
# vcom -reportprogress 300 -work work -2002 -explicit C:/dev/labs/microcontroller/testbench.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity cpu2system
# -- Compiling architecture main of cpu2system
# -- Compiling entity testbench
# -- Compiling architecture testmain of testbench
# -- Compiling configuration tb_cfg
# -- Loading entity testbench
# -- Loading architecture testmain of testbench
# -- Loading entity cpu2system
# End time: 15:12:54 on May 30,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim work.testbench
# End time: 15:13:00 on May 30,2021, Elapsed time: 0:01:07
# Errors: 1, Warnings: 18
# vsim work.testbench 
# Start time: 15:13:00 on May 30,2021
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.testbench(testmain)
# Loading work.cpu2system(main)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading work.microcontroller(cpu_arch)
# Loading ieee.std_logic_signed(body)
# Loading work.sram64kx8(sram_behaviour)
add wave -position insertpoint sim:/testbench/SYS/CPU/*
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: Atlas  Hostname: DESKTOP-9K25DNB  ProcessID: 6804
#           Attempting to use alternate WLF file "./wlft13qwvz".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlft13qwvz
run
# ** Note: CPU init
#    Time: 0 ps  Iteration: 0  Instance: /testbench
# ** Note: SRAM init
#    Time: 0 ps  Iteration: 0  Instance: /testbench/SYS/RAM
# reading memory.dat:0 63489
# 1 62466
# 2 0
# ** Note: SRAM ready
#    Time: 0 ps  Iteration: 0  Instance: /testbench/SYS/RAM
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/SYS/CPU
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/SYS/CPU
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/SYS/CPU
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 1  Instance: /testbench/SYS/CPU
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 1  Instance: /testbench/SYS/CPU
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 1  Instance: /testbench/SYS/RAM
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 1  Instance: /testbench/SYS/RAM
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 2  Instance: /testbench/SYS/RAM
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 2  Instance: /testbench/SYS/RAM
# ** Note: CPU reset
#    Time: 50 ns  Iteration: 0  Instance: /testbench
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 50 ns  Iteration: 1  Instance: /testbench/SYS/CPU
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 50 ns  Iteration: 1  Instance: /testbench/SYS/CPU
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 50 ns  Iteration: 2  Instance: /testbench/SYS/RAM
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 50 ns  Iteration: 2  Instance: /testbench/SYS/RAM
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 50 ns  Iteration: 3  Instance: /testbench/SYS/RAM
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 50 ns  Iteration: 3  Instance: /testbench/SYS/RAM
run
# ** Note: CPU running
#    Time: 150 ns  Iteration: 0  Instance: /testbench
run
run
run
run
vcom -work work -2002 -explicit C:/dev/labs/microcontroller/microcontroller.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 15:13:52 on May 30,2021
# vcom -reportprogress 300 -work work -2002 -explicit C:/dev/labs/microcontroller/microcontroller.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity microcontroller
# -- Compiling architecture CPU_ARCH of microcontroller
# End time: 15:13:52 on May 30,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim work.testbench
# End time: 15:13:54 on May 30,2021, Elapsed time: 0:00:54
# Errors: 0, Warnings: 18
# vsim work.testbench 
# Start time: 15:13:54 on May 30,2021
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.testbench(testmain)
# Loading work.cpu2system(main)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading work.microcontroller(cpu_arch)
# Loading ieee.std_logic_signed(body)
# Loading work.sram64kx8(sram_behaviour)
add wave -position insertpoint sim:/testbench/SYS/CPU/*
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: Atlas  Hostname: DESKTOP-9K25DNB  ProcessID: 6804
#           Attempting to use alternate WLF file "./wlft4x96b2".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlft4x96b2
run
# ** Note: CPU init
#    Time: 0 ps  Iteration: 0  Instance: /testbench
# ** Note: SRAM init
#    Time: 0 ps  Iteration: 0  Instance: /testbench/SYS/RAM
# reading memory.dat:0 63489
# 1 62466
# 2 0
# ** Note: SRAM ready
#    Time: 0 ps  Iteration: 0  Instance: /testbench/SYS/RAM
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/SYS/CPU
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/SYS/CPU
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/SYS/CPU
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 1  Instance: /testbench/SYS/CPU
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 1  Instance: /testbench/SYS/CPU
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 1  Instance: /testbench/SYS/RAM
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 1  Instance: /testbench/SYS/RAM
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 2  Instance: /testbench/SYS/RAM
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 2  Instance: /testbench/SYS/RAM
# ** Note: CPU reset
#    Time: 50 ns  Iteration: 0  Instance: /testbench
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 50 ns  Iteration: 1  Instance: /testbench/SYS/CPU
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 50 ns  Iteration: 1  Instance: /testbench/SYS/CPU
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 50 ns  Iteration: 2  Instance: /testbench/SYS/RAM
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 50 ns  Iteration: 2  Instance: /testbench/SYS/RAM
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 50 ns  Iteration: 3  Instance: /testbench/SYS/RAM
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 50 ns  Iteration: 3  Instance: /testbench/SYS/RAM
run
# ** Note: CPU running
#    Time: 150 ns  Iteration: 0  Instance: /testbench
run
run
run
run
vcom -work work -2002 -explicit C:/dev/labs/microcontroller/microcontroller.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 15:14:32 on May 30,2021
# vcom -reportprogress 300 -work work -2002 -explicit C:/dev/labs/microcontroller/microcontroller.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity microcontroller
# -- Compiling architecture CPU_ARCH of microcontroller
# End time: 15:14:32 on May 30,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim work.testbench
# End time: 15:14:34 on May 30,2021, Elapsed time: 0:00:40
# Errors: 0, Warnings: 18
# vsim work.testbench 
# Start time: 15:14:34 on May 30,2021
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.testbench(testmain)
# Loading work.cpu2system(main)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading work.microcontroller(cpu_arch)
# Loading ieee.std_logic_signed(body)
# Loading work.sram64kx8(sram_behaviour)
add wave -position insertpoint sim:/testbench/SYS/CPU/*
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: Atlas  Hostname: DESKTOP-9K25DNB  ProcessID: 6804
#           Attempting to use alternate WLF file "./wlftga3tn3".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftga3tn3
run
# ** Note: CPU init
#    Time: 0 ps  Iteration: 0  Instance: /testbench
# ** Note: SRAM init
#    Time: 0 ps  Iteration: 0  Instance: /testbench/SYS/RAM
# reading memory.dat:0 63489
# 1 62466
# 2 0
# ** Note: SRAM ready
#    Time: 0 ps  Iteration: 0  Instance: /testbench/SYS/RAM
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/SYS/CPU
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/SYS/CPU
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/SYS/CPU
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 1  Instance: /testbench/SYS/CPU
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 1  Instance: /testbench/SYS/CPU
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 1  Instance: /testbench/SYS/RAM
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 1  Instance: /testbench/SYS/RAM
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 2  Instance: /testbench/SYS/RAM
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 2  Instance: /testbench/SYS/RAM
# ** Note: CPU reset
#    Time: 50 ns  Iteration: 0  Instance: /testbench
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 50 ns  Iteration: 1  Instance: /testbench/SYS/CPU
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 50 ns  Iteration: 1  Instance: /testbench/SYS/CPU
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 50 ns  Iteration: 2  Instance: /testbench/SYS/RAM
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 50 ns  Iteration: 2  Instance: /testbench/SYS/RAM
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 50 ns  Iteration: 3  Instance: /testbench/SYS/RAM
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 50 ns  Iteration: 3  Instance: /testbench/SYS/RAM
run
# ** Note: CPU running
#    Time: 150 ns  Iteration: 0  Instance: /testbench
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
vcom -work work -2002 -explicit C:/dev/labs/microcontroller/microcontroller.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 15:26:51 on May 30,2021
# vcom -reportprogress 300 -work work -2002 -explicit C:/dev/labs/microcontroller/microcontroller.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity microcontroller
# -- Compiling architecture CPU_ARCH of microcontroller
# End time: 15:26:51 on May 30,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim work.testbench
# End time: 15:26:53 on May 30,2021, Elapsed time: 0:12:19
# Errors: 0, Warnings: 18
# vsim work.testbench 
# Start time: 15:26:53 on May 30,2021
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.testbench(testmain)
# Loading work.cpu2system(main)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading work.microcontroller(cpu_arch)
# Loading ieee.std_logic_signed(body)
# Loading work.sram64kx8(sram_behaviour)
add wave -position insertpoint sim:/testbench/SYS/CPU/*
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: Atlas  Hostname: DESKTOP-9K25DNB  ProcessID: 6804
#           Attempting to use alternate WLF file "./wlft6adgvk".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlft6adgvk
run
# ** Note: CPU init
#    Time: 0 ps  Iteration: 0  Instance: /testbench
# ** Note: SRAM init
#    Time: 0 ps  Iteration: 0  Instance: /testbench/SYS/RAM
# reading memory.dat:0 63489
# 1 62466
# 2 61440
# ** Note: SRAM ready
#    Time: 0 ps  Iteration: 0  Instance: /testbench/SYS/RAM
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/SYS/CPU
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/SYS/CPU
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/SYS/CPU
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 1  Instance: /testbench/SYS/CPU
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 1  Instance: /testbench/SYS/CPU
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 1  Instance: /testbench/SYS/RAM
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 1  Instance: /testbench/SYS/RAM
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 2  Instance: /testbench/SYS/RAM
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 2  Instance: /testbench/SYS/RAM
# ** Note: CPU reset
#    Time: 50 ns  Iteration: 0  Instance: /testbench
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 50 ns  Iteration: 1  Instance: /testbench/SYS/CPU
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 50 ns  Iteration: 1  Instance: /testbench/SYS/CPU
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 50 ns  Iteration: 2  Instance: /testbench/SYS/RAM
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 50 ns  Iteration: 2  Instance: /testbench/SYS/RAM
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 50 ns  Iteration: 3  Instance: /testbench/SYS/RAM
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 50 ns  Iteration: 3  Instance: /testbench/SYS/RAM
run
# ** Note: CPU running
#    Time: 150 ns  Iteration: 0  Instance: /testbench
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 200 ns  Iteration: 1  Instance: /testbench/SYS/CPU
run
run
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 400 ns  Iteration: 1  Instance: /testbench/SYS/CPU
run
run
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 600 ns  Iteration: 1  Instance: /testbench/SYS/CPU
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
vcom -work work -2002 -explicit C:/dev/labs/microcontroller/microcontroller.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 15:28:15 on May 30,2021
# vcom -reportprogress 300 -work work -2002 -explicit C:/dev/labs/microcontroller/microcontroller.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity microcontroller
# -- Compiling architecture CPU_ARCH of microcontroller
# End time: 15:28:15 on May 30,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim work.testbench
# End time: 15:28:17 on May 30,2021, Elapsed time: 0:01:24
# Errors: 0, Warnings: 21
# vsim work.testbench 
# Start time: 15:28:18 on May 30,2021
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.testbench(testmain)
# Loading work.cpu2system(main)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading work.microcontroller(cpu_arch)
# Loading ieee.std_logic_signed(body)
# Loading work.sram64kx8(sram_behaviour)
add wave -position insertpoint sim:/testbench/SYS/CPU/*
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: Atlas  Hostname: DESKTOP-9K25DNB  ProcessID: 6804
#           Attempting to use alternate WLF file "./wlftc43twi".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftc43twi
run
# ** Note: CPU init
#    Time: 0 ps  Iteration: 0  Instance: /testbench
# ** Note: SRAM init
#    Time: 0 ps  Iteration: 0  Instance: /testbench/SYS/RAM
# reading memory.dat:0 63489
# 1 62466
# 2 61440
# ** Note: SRAM ready
#    Time: 0 ps  Iteration: 0  Instance: /testbench/SYS/RAM
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/SYS/CPU
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/SYS/CPU
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/SYS/CPU
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 1  Instance: /testbench/SYS/CPU
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 1  Instance: /testbench/SYS/CPU
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 1  Instance: /testbench/SYS/RAM
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 1  Instance: /testbench/SYS/RAM
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 2  Instance: /testbench/SYS/RAM
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 2  Instance: /testbench/SYS/RAM
# ** Note: CPU reset
#    Time: 50 ns  Iteration: 0  Instance: /testbench
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 50 ns  Iteration: 1  Instance: /testbench/SYS/CPU
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 50 ns  Iteration: 1  Instance: /testbench/SYS/CPU
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 50 ns  Iteration: 2  Instance: /testbench/SYS/RAM
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 50 ns  Iteration: 2  Instance: /testbench/SYS/RAM
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 50 ns  Iteration: 3  Instance: /testbench/SYS/RAM
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 50 ns  Iteration: 3  Instance: /testbench/SYS/RAM
run
# ** Note: CPU running
#    Time: 150 ns  Iteration: 0  Instance: /testbench
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 200 ns  Iteration: 1  Instance: /testbench/SYS/CPU
run
run
run
run
run
run
run
run
run
# End time: 15:55:01 on May 30,2021, Elapsed time: 0:26:43
# Errors: 0, Warnings: 19
