.model alu
.inputs a1 a0 b1 b0 c
.outputs y2 y1 y0

# XOR gates: b0x = b0 XOR c, b1x = b1 XOR c
.names b0 c b0x
01 1
10 1
.names b1 c b1x
01 1
10 1

# Full adder for bit0 (a0, b0x, c)
.names a0 b0x c y0
001 1
010 1
100 1
111 1
.names a0 b0x c carry0
011 1
101 1
110 1
111 1

# Full adder for bit0 (a1, b1x, carry0)
.names a1 b1x carry0 y1
001 1
010 1
100 1
111 1
.names a1 b1x carry0 y2
011 1
101 1
110 1
111 1