This section describes the available arithmetic **opcodes/mnemonics** and their corresponding operations.

> All arithmetic instructions accept **only a single operand**.  
> The **other operand**, as well as the **destination**, is taken from one of the **Link registers**:  
> `L0`, `L1`, `L2`, `L3`.

ðŸ“Ž See: [Register Reference â€“ Link Registers](../reference/registers.md#link-registers) <!-- Update the path accordingly -->

---

## ðŸ”¢ Addition

The following opcodes are used for **addition**:

- `ADDI` â€” Add Signed Integer
- `ADDU` â€” Add Unsigned Integer
- `ADDF` â€” Add Floating Point

---

??? abstract "ADDI â€” _Add Signed Integer_"

    === "Properties"

        | Property        | Value                     |
        |-----------------|---------------------------|
        | **Opcode**      | 13                        |
        | **Type**        | Arithmetic                |
        | **Operand Type**| Signed 64-bit integer     |
        | **Destination** | `L2` (implicit)           |

    === "Algorithm"

        ```
        L2 = L2 + <signed_imm>
        L2 = L2 + <reg_val>
        L2 = L2 + <const>
        ```

    === "Example"

        ```
        ; imm +ve
            ADDI    1
        ; imm -ve
            ADDI    -123
        ; reg val
            ADDI    val(QT)
        ; const
            ADDI    SOME_CONST_VAL
        ```

??? abstract "ADDU â€” _Add Unsigned Integer_"

    === "Properties"

        | Property        | Value                     |
        |-----------------|---------------------------|
        | **Opcode**      | 18                        |
        | **Type**        | Arithmetic                |
        | **Operand Type**| Unsigned 64-bit value     |
        | **Destination** | `L3` (implicit)           |

    === "Algorithm"

        ```
        L3 = L3 + <unsigned_imm>
        L3 = L3 + <reg_val>
        L3 = L3 + <const>
        ```

    === "Example"

        ```
        ; imm +ve
            ADDU    1
        ; reg val
            ADDU    val(QT)
        ; const
            ADDU    SOME_CONST_VAL

        ```

??? abstract "ADDF â€” _Add Float value_"

    === "Properties"

        | Property        | Value                     |
        |-----------------|---------------------------|
        | **Opcode**      | 23                        |
        | **Type**        | Arithmetic                |
        | **Operand Type**| 64-bit float value        |
        | **Destination** | `L1` (implicit)           |

    === "Algorithm"

        ```
        L1 = L1 + <float>
        L1 = L1 + <reg_val>
        L1 = L1 + <const>
        ```

    === "Example"

        ```
        ; imm float
            ADDF    3.14
        ; reg val
            ADDF    val(QT)
        ; const
            ADDF    SOME_CONST_VAL

        ```
---

## ðŸ”¢ Subtraction

The following opcodes are used for **subtraction**:

- `SUBI` â€” Sub Signed Integer
- `SUBU` â€” Sub Unsigned Integer
- `SUBF` â€” Sub Floating Point

---

??? abstract "SUBI â€” _Sub Signed Integer_"

    === "Properties"

        | Property        | Value                     |
        |-----------------|---------------------------|
        | **Opcode**      | 14                        |
        | **Type**        | Arithmetic                |
        | **Operand Type**| Signed 64-bit integer     |
        | **Destination** | `L2` (implicit)           |

    === "Algorithm"

        ```
        L2 = L2 - <signed_imm>
        L2 = L2 - <reg_val>
        L2 = L2 - <const>
        ```

    === "Example"

        ```
        ; imm +ve
            SUBI    1
        ; imm -ve
            SUBI    -123
        ; reg val
            SUBI    val(QT)
        ; const
            SUBI    SOME_CONST_VAL
        ```

??? abstract "SUBU â€” _Sub Unsigned Integer_"

    === "Properties"

        | Property        | Value                     |
        |-----------------|---------------------------|
        | **Opcode**      | 19                        |
        | **Type**        | Arithmetic                |
        | **Operand Type**| Unsigned 64-bit value     |
        | **Destination** | `L3` (implicit)           |

    === "Algorithm"

        ```
        L3 = L3 - <unsigned_imm>
        L3 = L3 - <reg_val>
        L3 = L3 - <const>
        ```

    === "Example"

        ```
        ; imm +ve
            SUBU    1
        ; reg val
            SUBU    val(QT)
        ; const
            SUBU    SOME_CONST_VAL

        ```

??? abstract "SUBF â€” _Sub Float value_"

    === "Properties"

        | Property        | Value                     |
        |-----------------|---------------------------|
        | **Opcode**      | 24                        |
        | **Type**        | Arithmetic                |
        | **Operand Type**| 64-bit float value        |
        | **Destination** | `L1` (implicit)           |

    === "Algorithm"

        ```
        L1 = L1 - <float>
        L1 = L1 - <reg_val>
        L1 = L1 - <const>
        ```

    === "Example"

        ```
        ; imm float
            SUBF    3.14
        ; reg val
            SUBF    val(QT)
        ; const
            SUBF    SOME_CONST_VAL

        ```
---


## ðŸ”¢ Multiplicaction

The following opcodes are used for **multiplicaction**:

- `MULI` â€” MUL Signed Integer
- `MULU` â€” MUL Unsigned Integer
- `MULF` â€” MUL Floating Point

---

??? abstract "MULI â€” _MUL Signed Integer_"

    === "Properties"

        | Property        | Value                     |
        |-----------------|---------------------------|
        | **Opcode**      | 15                       |
        | **Type**        | Arithmetic                |
        | **Operand Type**| Signed 64-bit integer     |
        | **Destination** | `L2` (implicit)           |

    === "Algorithm"

        ```
        L2 = L2 * <signed_imm>
        L2 = L2 * <reg_val>
        L2 = L2 * <const>
        ```

    === "Example"

        ```
        ; imm +ve
            MULI    1
        ; imm -ve
            MULI    -123
        ; reg val
            MULI    val(QT)
        ; const
            MULI    SOME_CONST_VAL
        ```

??? abstract "MULU â€” _Mul Unsigned Integer_"

    === "Properties"

        | Property        | Value                     |
        |-----------------|---------------------------|
        | **Opcode**      | 20                        |
        | **Type**        | Arithmetic                |
        | **Operand Type**| Unsigned 64-bit value     |
        | **Destination** | `L3` (implicit)           |

    === "Algorithm"

        ```
        L3 = L3 * <unsigned_imm>
        L3 = L3 * <reg_val>
        L3 = L3 * <const>
        ```

    === "Example"

        ```
        ; imm +ve
            MULU    1
        ; reg val
            MULU    val(QT)
        ; const
            MULU    SOME_CONST_VAL

        ```

??? abstract "MULF â€” _Mul Float value_"

    === "Properties"

        | Property        | Value                     |
        |-----------------|---------------------------|
        | **Opcode**      | 25                        |
        | **Type**        | Arithmetic                |
        | **Operand Type**| 64-bit float value        |
        | **Destination** | `L1` (implicit)           |

    === "Algorithm"

        ```
        L1 = L1 * <float>
        L1 = L1 * <reg_val>
        L1 = L1 * <const>
        ```

    === "Example"

        ```
        ; imm float
            MULF    3.14
        ; reg val
            MULF    val(QT)
        ; const
            MULF    SOME_CONST_VAL

        ```
---


| DIVI | |
| DIVU | |
| DIVF | |
| MODI | |
| MODU | |
