Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2025.2 (win64) Build 6299465 Fri Nov 14 19:35:11 GMT 2025
| Date              : Sun Jan 18 03:26:03 2026
| Host              : DESKTOP-S8J1DO5 running 64-bit major release  (build 9200)
| Command           : report_timing_summary -max_paths 10 -routable_nets -report_unconstrained -file fpga_top_timing_summary_routed.rpt -pb fpga_top_timing_summary_routed.pb -rpx fpga_top_timing_summary_routed.rpx -warn_on_violation
| Design            : fpga_top
| Device            : xczu5ev-fbvb900
| Speed File        : -2  PRODUCTION 1.30 05-15-2022
| Design State      : Routed
| Temperature Grade : E
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                                         Violations  
---------  ----------------  --------------------------------------------------  ----------  
TIMING-4   Critical Warning  Invalid primary clock redefinition on a clock tree  1           
TIMING-27  Critical Warning  Invalid primary clock on hierarchical pin           1           
LUTAR-1    Warning           LUT drives async reset alert                        8           
TIMING-9   Warning           Unknown CDC Logic                                   1           
TIMING-10  Warning           Missing property on synchronizer                    1           
TIMING-18  Warning           Missing input or output delay                       4           
CLKC-56    Advisory          MMCME4 with global clock driver has no LOC          1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (4)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (4)
-------------------------------
 There are 4 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      1.257        0.000                      0                 4794        0.016        0.000                      0                 4778        0.543        0.000                       0                  2649  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                                                                                                                                                                                                                                                                     Waveform(ns)           Period(ns)      Frequency(MHz)
-----                                                                                                                                                                                                                                                                                     ------------           ----------      --------------
clk_125m_pll/inst/clk_in1                                                                                                                                                                                                                                                                 {0.000 20.000}         40.000          25.000          
  clk_out1_clk_125m_pll                                                                                                                                                                                                                                                                   {0.000 4.000}          8.000           125.000         
clk_25m                                                                                                                                                                                                                                                                                   {0.000 20.000}         40.000          25.000          
dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK                                                                                                                                                                                       {0.000 25.000}         50.000          20.000          
hdmi_tx_clk_xcvr                                                                                                                                                                                                                                                                          {0.000 3.367}          6.734           148.500         
  GTHE4_CHANNEL_RXOUTCLKPCS[0]                                                                                                                                                                                                                                                            {0.000 3.367}          6.734           148.500         
  GTHE4_CHANNEL_RXOUTCLKPCS[1]                                                                                                                                                                                                                                                            {0.000 3.367}          6.734           148.500         
  GTHE4_CHANNEL_RXOUTCLKPCS[2]                                                                                                                                                                                                                                                            {0.000 3.367}          6.734           148.500         
  GTHE4_CHANNEL_RXOUTCLKPCS[3]                                                                                                                                                                                                                                                            {0.000 3.367}          6.734           148.500         
  GTHE4_CHANNEL_RXOUTCLK[0]                                                                                                                                                                                                                                                               {0.000 3.367}          6.734           148.500         
  qpll0outclk_out[0]                                                                                                                                                                                                                                                                      {0.000 0.084}          0.168           5940.006        
    GTHE4_CHANNEL_TXOUTCLK[0]                                                                                                                                                                                                                                                             {0.000 3.367}          6.734           148.500         
  qpll0outrefclk_out[0]                                                                                                                                                                                                                                                                   {0.000 3.367}          6.734           148.500         
xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.bufg_gt_rxoutclkmon_inst/O  {0.000 3.367}          6.734           148.500         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                                                                                                                                                                                                                                                                         WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                                                                                                                                                                                                                                                                         -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_125m_pll/inst/clk_in1                                                                                                                                                                                                                                                                                                                                                                                                                  10.000        0.000                       0                     1  
  clk_out1_clk_125m_pll                                                                                                                                                                                                                                                                         5.861        0.000                      0                 2230        0.018        0.000                      0                 2230        2.200        0.000                       0                  1494  
clk_25m                                                                                                                                                                                                                                                                                        38.586        0.000                      0                  301        0.035        0.000                      0                  301       19.725        0.000                       0                   183  
dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK                                                                                                                                                                                            15.843        0.000                      0                  992        0.027        0.000                      0                  992       24.468        0.000                       0                   479  
hdmi_tx_clk_xcvr                                                                                                                                                                                                                                                                                5.925        0.000                      0                   28        0.062        0.000                      0                   28        3.092        0.000                       0                    29  
  GTHE4_CHANNEL_RXOUTCLKPCS[0]                                                                                                                                                                                                                                                                  5.952        0.000                      0                   34        0.016        0.000                      0                   34        3.092        0.000                       0                    15  
  GTHE4_CHANNEL_RXOUTCLKPCS[1]                                                                                                                                                                                                                                                                  5.656        0.000                      0                   34        0.029        0.000                      0                   34        3.092        0.000                       0                    15  
  GTHE4_CHANNEL_RXOUTCLKPCS[2]                                                                                                                                                                                                                                                                  5.758        0.000                      0                   34        0.099        0.000                      0                   34        3.092        0.000                       0                    15  
  GTHE4_CHANNEL_RXOUTCLKPCS[3]                                                                                                                                                                                                                                                                  5.586        0.000                      0                   34        0.028        0.000                      0                   34        3.092        0.000                       0                    15  
  GTHE4_CHANNEL_RXOUTCLK[0]                                                                                                                                                                                                                                                                                                                                                                                                                 0.564        0.000                       0                    12  
    GTHE4_CHANNEL_TXOUTCLK[0]                                                                                                                                                                                                                                                                   1.257        0.000                      0                  807        0.042        0.000                      0                  807        0.543        0.000                       0                   360  
xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.bufg_gt_rxoutclkmon_inst/O        5.773        0.000                      0                   50        0.064        0.000                      0                   50        3.092        0.000                       0                    31  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock                                                                                           To Clock                                                                                                 WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                                                                                           --------                                                                                                 -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  clk_out1_clk_125m_pll                                                                                     49.558        0.000                      0                    8                                                                        
clk_out1_clk_125m_pll                                                                                dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK        7.543        0.000                      0                    8                                                                        


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group                                                                                                                                                                                                                                                                                From Clock                                                                                                                                                                                                                                                                                To Clock                                                                                                                                                                                                                                                                                      WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                                                                                                                                                                                                                                                                                ----------                                                                                                                                                                                                                                                                                --------                                                                                                                                                                                                                                                                                      -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**                                                                                                                                                                                                                                                                         GTHE4_CHANNEL_TXOUTCLK[0]                                                                                                                                                                                                                                                                 GTHE4_CHANNEL_TXOUTCLK[0]                                                                                                                                                                                                                                                                       5.997        0.000                      0                    5        0.267        0.000                      0                    5  
**async_default**                                                                                                                                                                                                                                                                         clk_out1_clk_125m_pll                                                                                                                                                                                                                                                                     clk_out1_clk_125m_pll                                                                                                                                                                                                                                                                           6.711        0.000                      0                  111        0.082        0.000                      0                  111  
**async_default**                                                                                                                                                                                                                                                                         dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK                                                                                                                                                                                       dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK                                                                                                                                                                                            48.152        0.000                      0                  100        0.129        0.000                      0                  100  
**async_default**                                                                                                                                                                                                                                                                         xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.bufg_gt_rxoutclkmon_inst/O  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.bufg_gt_rxoutclkmon_inst/O        6.118        0.000                      0                   18        0.160        0.000                      0                   18  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group                                                                                                                                                                                                                                                                                From Clock                                                                                                                                                                                                                                                                                To Clock                                                                                                                                                                                                                                                                                
----------                                                                                                                                                                                                                                                                                ----------                                                                                                                                                                                                                                                                                --------                                                                                                                                                                                                                                                                                
(none)                                                                                                                                                                                                                                                                                    GTHE4_CHANNEL_RXOUTCLK[0]                                                                                                                                                                                                                                                                 GTHE4_CHANNEL_RXOUTCLK[0]                                                                                                                                                                                                                                                                 
(none)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              GTHE4_CHANNEL_TXOUTCLK[0]                                                                                                                                                                                                                                                                 
(none)                                                                                                                                                                                                                                                                                    GTHE4_CHANNEL_TXOUTCLK[0]                                                                                                                                                                                                                                                                 GTHE4_CHANNEL_TXOUTCLK[0]                                                                                                                                                                                                                                                                 
(none)                                                                                                                                                                                                                                                                                    clk_25m                                                                                                                                                                                                                                                                                   GTHE4_CHANNEL_TXOUTCLK[0]                                                                                                                                                                                                                                                                 
(none)                                                                                                                                                                                                                                                                                    clk_out1_clk_125m_pll                                                                                                                                                                                                                                                                     GTHE4_CHANNEL_TXOUTCLK[0]                                                                                                                                                                                                                                                                 
(none)                                                                                                                                                                                                                                                                                    GTHE4_CHANNEL_TXOUTCLK[0]                                                                                                                                                                                                                                                                 clk_25m                                                                                                                                                                                                                                                                                   
(none)                                                                                                                                                                                                                                                                                    clk_out1_clk_125m_pll                                                                                                                                                                                                                                                                     clk_25m                                                                                                                                                                                                                                                                                   
(none)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              clk_out1_clk_125m_pll                                                                                                                                                                                                                                                                     
(none)                                                                                                                                                                                                                                                                                    GTHE4_CHANNEL_RXOUTCLK[0]                                                                                                                                                                                                                                                                 clk_out1_clk_125m_pll                                                                                                                                                                                                                                                                     
(none)                                                                                                                                                                                                                                                                                    GTHE4_CHANNEL_TXOUTCLK[0]                                                                                                                                                                                                                                                                 clk_out1_clk_125m_pll                                                                                                                                                                                                                                                                     
(none)                                                                                                                                                                                                                                                                                    clk_25m                                                                                                                                                                                                                                                                                   clk_out1_clk_125m_pll                                                                                                                                                                                                                                                                     
(none)                                                                                                                                                                                                                                                                                    clk_out1_clk_125m_pll                                                                                                                                                                                                                                                                     clk_out1_clk_125m_pll                                                                                                                                                                                                                                                                     
(none)                                                                                                                                                                                                                                                                                    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK                                                                                                                                                                                       clk_out1_clk_125m_pll                                                                                                                                                                                                                                                                     
(none)                                                                                                                                                                                                                                                                                    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.bufg_gt_rxoutclkmon_inst/O  clk_out1_clk_125m_pll                                                                                                                                                                                                                                                                     
(none)                                                                                                                                                                                                                                                                                    clk_out1_clk_125m_pll                                                                                                                                                                                                                                                                     dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK                                                                                                                                                                                       
(none)                                                                                                                                                                                                                                                                                    clk_25m                                                                                                                                                                                                                                                                                   hdmi_tx_clk_xcvr                                                                                                                                                                                                                                                                          
(none)                                                                                                                                                                                                                                                                                    clk_out1_clk_125m_pll                                                                                                                                                                                                                                                                     xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.bufg_gt_rxoutclkmon_inst/O  


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group                                                                                           From Clock                                                                                           To Clock                                                                                           
----------                                                                                           ----------                                                                                           --------                                                                                           
(none)                                                                                                                                                                                                                                                                                                         
(none)                                                                                               GTHE4_CHANNEL_TXOUTCLK[0]                                                                                                                                                                                 
(none)                                                                                               clk_25m                                                                                                                                                                                                   
(none)                                                                                               clk_out1_clk_125m_pll                                                                                                                                                                                     
(none)                                                                                               hdmi_tx_clk_xcvr                                                                                                                                                                                          
(none)                                                                                                                                                                                                    GTHE4_CHANNEL_TXOUTCLK[0]                                                                            
(none)                                                                                                                                                                                                    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_125m_pll/inst/clk_in1
  To Clock:  clk_125m_pll/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       10.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_125m_pll/inst/clk_in1
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { clk_125m_pll/inst/clk_in1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location   Pin
Min Period        n/a     MMCME4_ADV/CLKIN1  n/a            1.071         40.000      38.929     MMCM_X0Y3  clk_125m_pll/inst/mmcme4_adv_inst/CLKIN1
Max Period        n/a     MMCME4_ADV/CLKIN1  n/a            100.000       40.000      60.000     MMCM_X0Y3  clk_125m_pll/inst/mmcme4_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME4_ADV/CLKIN1  n/a            10.000        20.000      10.000     MMCM_X0Y3  clk_125m_pll/inst/mmcme4_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME4_ADV/CLKIN1  n/a            10.000        20.000      10.000     MMCM_X0Y3  clk_125m_pll/inst/mmcme4_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME4_ADV/CLKIN1  n/a            10.000        20.000      10.000     MMCM_X0Y3  clk_125m_pll/inst/mmcme4_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME4_ADV/CLKIN1  n/a            10.000        20.000      10.000     MMCM_X0Y3  clk_125m_pll/inst/mmcme4_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_125m_pll
  To Clock:  clk_out1_clk_125m_pll

Setup :            0  Failing Endpoints,  Worst Slack        5.861ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.018ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.200ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.861ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_125m_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/dec_wdc_r_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_125m_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_clk_125m_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_clk_125m_pll rise@8.000ns - clk_out1_clk_125m_pll rise@0.000ns)
  Data Path Delay:        1.953ns  (logic 0.679ns (34.762%)  route 1.274ns (65.238%))
  Logic Levels:           5  (LUT3=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.673ns = ( 11.673 - 8.000 ) 
    Source Clock Delay      (SCD):    3.275ns
    Clock Pessimism Removal (CPR):    -0.510ns
  Clock Uncertainty:      0.099ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.185ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.188ns (routing 1.000ns, distribution 1.188ns)
  Clock Net Delay (Destination): 1.976ns (routing 0.908ns, distribution 1.068ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_125m_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X0Y89         BUFGCE                       0.000     0.000 r  hpio_refclk_bufg_inst/O
                         net (fo=183, routed)         0.941     0.941    clk_125m_pll/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.814 r  clk_125m_pll/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     1.059    clk_125m_pll/inst/clk_out1_clk_125m_pll
    BUFGCE_X0Y90         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.087 r  clk_125m_pll/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=1492, routed)        2.188     3.275    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/rd_clk
    SLICE_X59Y169        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y169        FDPE (Prop_EFF2_SLICEL_C_Q)
                                                      0.081     3.356 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg/Q
                         net (fo=11, routed)          0.436     3.792    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/EMPTY_O
    SLICE_X60Y179        LUT5 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.090     3.882 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/FSM_onehot_current_state[2]_i_2/O
                         net (fo=2, routed)           0.160     4.042    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/FSM_onehot_current_state_reg[16]
    SLICE_X59Y177        LUT6 (Prop_A6LUT_SLICEL_I5_O)
                                                      0.149     4.191 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/in_normal_mode_i_4/O
                         net (fo=1, routed)           0.148     4.339    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/in_normal_mode_i_4_n_0
    SLICE_X59Y176        LUT6 (Prop_E6LUT_SLICEL_I5_O)
                                                      0.099     4.438 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/in_normal_mode_i_1/O
                         net (fo=24, routed)          0.306     4.744    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/FSM_onehot_current_state_reg[11]
    SLICE_X55Y179        LUT5 (Prop_D5LUT_SLICEL_I3_O)
                                                      0.110     4.854 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/g0_b0__6/O
                         net (fo=1, routed)           0.173     5.027    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/g0_b0__6_n_0
    SLICE_X56Y180        LUT3 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.150     5.177 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/dec_wdc_r_i_1/O
                         net (fo=1, routed)           0.051     5.228    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER_n_10
    SLICE_X56Y180        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/dec_wdc_r_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_125m_pll rise edge)
                                                      8.000     8.000 r  
    BUFGCE_X0Y89         BUFGCE                       0.000     8.000 r  hpio_refclk_bufg_inst/O
                         net (fo=183, routed)         0.828     8.828    clk_125m_pll/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     9.458 r  clk_125m_pll/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215     9.673    clk_125m_pll/inst/clk_out1_clk_125m_pll
    BUFGCE_X0Y90         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     9.697 r  clk_125m_pll/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=1492, routed)        1.976    11.673    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X56Y180        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/dec_wdc_r_reg/C
                         clock pessimism             -0.510    11.163    
                         clock uncertainty           -0.099    11.064    
    SLICE_X56Y180        FDCE (Setup_HFF_SLICEL_C_D)
                                                      0.025    11.089    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/dec_wdc_r_reg
  -------------------------------------------------------------------
                         required time                         11.089    
                         arrival time                          -5.228    
  -------------------------------------------------------------------
                         slack                                  5.861    

Slack (MET) :             5.862ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_ADDRESS_CONTROLLER/addr_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_125m_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            fpga_top/vio_0/<hidden>/<hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_125m_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_clk_125m_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_clk_125m_pll rise@8.000ns - clk_out1_clk_125m_pll rise@0.000ns)
  Data Path Delay:        1.924ns  (logic 0.587ns (30.517%)  route 1.337ns (69.483%))
  Logic Levels:           4  (LUT5=1 LUT6=3)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.658ns = ( 11.658 - 8.000 ) 
    Source Clock Delay      (SCD):    3.294ns
    Clock Pessimism Removal (CPR):    -0.406ns
  Clock Uncertainty:      0.099ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.185ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.207ns (routing 1.000ns, distribution 1.207ns)
  Clock Net Delay (Destination): 1.961ns (routing 0.908ns, distribution 1.053ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_125m_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X0Y89         BUFGCE                       0.000     0.000 r  hpio_refclk_bufg_inst/O
                         net (fo=183, routed)         0.941     0.941    clk_125m_pll/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.814 r  clk_125m_pll/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     1.059    clk_125m_pll/inst/clk_out1_clk_125m_pll
    BUFGCE_X0Y90         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.087 r  clk_125m_pll/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=1492, routed)        2.207     3.294    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_ADDRESS_CONTROLLER/clk
    SLICE_X54Y176        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_ADDRESS_CONTROLLER/addr_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y176        FDRE (Prop_FFF_SLICEM_C_Q)
                                                      0.076     3.370 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_ADDRESS_CONTROLLER/addr_reg[13]/Q
                         net (fo=3, routed)           0.291     3.661    fpga_top/vio_0/<hidden>/<hidden>
    SLICE_X55Y175        LUT6 (Prop_D6LUT_SLICEL_I2_O)
                                                      0.089     3.750 r  fpga_top/vio_0/<hidden>/<hidden>
                         net (fo=3, routed)           0.057     3.807    fpga_top/vio_0/<hidden>/<hidden>
    SLICE_X55Y175        LUT5 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.146     3.953 f  fpga_top/vio_0/<hidden>/<hidden>
                         net (fo=3, routed)           0.262     4.215    fpga_top/vio_0/<hidden>/<hidden>
    SLICE_X55Y175        LUT6 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.124     4.339 f  fpga_top/vio_0/<hidden>/<hidden>
                         net (fo=1, routed)           0.320     4.659    fpga_top/vio_0/<hidden>/<hidden>
    SLICE_X53Y175        LUT6 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.152     4.811 r  fpga_top/vio_0/<hidden>/<hidden>
                         net (fo=4, routed)           0.406     5.217    fpga_top/vio_0/<hidden>/<hidden>
    SLICE_X54Y169        FDRE                                         r  fpga_top/vio_0/<hidden>/<hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_125m_pll rise edge)
                                                      8.000     8.000 r  
    BUFGCE_X0Y89         BUFGCE                       0.000     8.000 r  hpio_refclk_bufg_inst/O
                         net (fo=183, routed)         0.828     8.828    clk_125m_pll/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     9.458 r  clk_125m_pll/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215     9.673    clk_125m_pll/inst/clk_out1_clk_125m_pll
    BUFGCE_X0Y90         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     9.697 r  clk_125m_pll/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=1492, routed)        1.961    11.658    fpga_top/vio_0/<hidden>/<hidden>
    SLICE_X54Y169        FDRE                                         r  fpga_top/vio_0/<hidden>/<hidden>
                         clock pessimism             -0.406    11.252    
                         clock uncertainty           -0.099    11.153    
    SLICE_X54Y169        FDRE (Setup_DFF_SLICEM_C_R)
                                                     -0.074    11.079    fpga_top/vio_0/<hidden>/<hidden>
  -------------------------------------------------------------------
                         required time                         11.079    
                         arrival time                          -5.217    
  -------------------------------------------------------------------
                         slack                                  5.862    

Slack (MET) :             5.862ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_ADDRESS_CONTROLLER/addr_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_125m_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            fpga_top/vio_0/<hidden>/<hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_125m_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_clk_125m_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_clk_125m_pll rise@8.000ns - clk_out1_clk_125m_pll rise@0.000ns)
  Data Path Delay:        1.924ns  (logic 0.587ns (30.517%)  route 1.337ns (69.483%))
  Logic Levels:           4  (LUT5=1 LUT6=3)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.658ns = ( 11.658 - 8.000 ) 
    Source Clock Delay      (SCD):    3.294ns
    Clock Pessimism Removal (CPR):    -0.406ns
  Clock Uncertainty:      0.099ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.185ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.207ns (routing 1.000ns, distribution 1.207ns)
  Clock Net Delay (Destination): 1.961ns (routing 0.908ns, distribution 1.053ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_125m_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X0Y89         BUFGCE                       0.000     0.000 r  hpio_refclk_bufg_inst/O
                         net (fo=183, routed)         0.941     0.941    clk_125m_pll/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.814 r  clk_125m_pll/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     1.059    clk_125m_pll/inst/clk_out1_clk_125m_pll
    BUFGCE_X0Y90         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.087 r  clk_125m_pll/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=1492, routed)        2.207     3.294    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_ADDRESS_CONTROLLER/clk
    SLICE_X54Y176        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_ADDRESS_CONTROLLER/addr_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y176        FDRE (Prop_FFF_SLICEM_C_Q)
                                                      0.076     3.370 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_ADDRESS_CONTROLLER/addr_reg[13]/Q
                         net (fo=3, routed)           0.291     3.661    fpga_top/vio_0/<hidden>/<hidden>
    SLICE_X55Y175        LUT6 (Prop_D6LUT_SLICEL_I2_O)
                                                      0.089     3.750 r  fpga_top/vio_0/<hidden>/<hidden>
                         net (fo=3, routed)           0.057     3.807    fpga_top/vio_0/<hidden>/<hidden>
    SLICE_X55Y175        LUT5 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.146     3.953 f  fpga_top/vio_0/<hidden>/<hidden>
                         net (fo=3, routed)           0.262     4.215    fpga_top/vio_0/<hidden>/<hidden>
    SLICE_X55Y175        LUT6 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.124     4.339 f  fpga_top/vio_0/<hidden>/<hidden>
                         net (fo=1, routed)           0.320     4.659    fpga_top/vio_0/<hidden>/<hidden>
    SLICE_X53Y175        LUT6 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.152     4.811 r  fpga_top/vio_0/<hidden>/<hidden>
                         net (fo=4, routed)           0.406     5.217    fpga_top/vio_0/<hidden>/<hidden>
    SLICE_X54Y169        FDRE                                         r  fpga_top/vio_0/<hidden>/<hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_125m_pll rise edge)
                                                      8.000     8.000 r  
    BUFGCE_X0Y89         BUFGCE                       0.000     8.000 r  hpio_refclk_bufg_inst/O
                         net (fo=183, routed)         0.828     8.828    clk_125m_pll/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     9.458 r  clk_125m_pll/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215     9.673    clk_125m_pll/inst/clk_out1_clk_125m_pll
    BUFGCE_X0Y90         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     9.697 r  clk_125m_pll/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=1492, routed)        1.961    11.658    fpga_top/vio_0/<hidden>/<hidden>
    SLICE_X54Y169        FDRE                                         r  fpga_top/vio_0/<hidden>/<hidden>
                         clock pessimism             -0.406    11.252    
                         clock uncertainty           -0.099    11.153    
    SLICE_X54Y169        FDRE (Setup_DFF2_SLICEM_C_R)
                                                     -0.074    11.079    fpga_top/vio_0/<hidden>/<hidden>
  -------------------------------------------------------------------
                         required time                         11.079    
                         arrival time                          -5.217    
  -------------------------------------------------------------------
                         slack                                  5.862    

Slack (MET) :             5.862ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_ADDRESS_CONTROLLER/addr_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_125m_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            fpga_top/vio_0/<hidden>/<hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_125m_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_clk_125m_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_clk_125m_pll rise@8.000ns - clk_out1_clk_125m_pll rise@0.000ns)
  Data Path Delay:        1.924ns  (logic 0.587ns (30.517%)  route 1.337ns (69.483%))
  Logic Levels:           4  (LUT5=1 LUT6=3)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.658ns = ( 11.658 - 8.000 ) 
    Source Clock Delay      (SCD):    3.294ns
    Clock Pessimism Removal (CPR):    -0.406ns
  Clock Uncertainty:      0.099ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.185ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.207ns (routing 1.000ns, distribution 1.207ns)
  Clock Net Delay (Destination): 1.961ns (routing 0.908ns, distribution 1.053ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_125m_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X0Y89         BUFGCE                       0.000     0.000 r  hpio_refclk_bufg_inst/O
                         net (fo=183, routed)         0.941     0.941    clk_125m_pll/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.814 r  clk_125m_pll/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     1.059    clk_125m_pll/inst/clk_out1_clk_125m_pll
    BUFGCE_X0Y90         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.087 r  clk_125m_pll/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=1492, routed)        2.207     3.294    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_ADDRESS_CONTROLLER/clk
    SLICE_X54Y176        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_ADDRESS_CONTROLLER/addr_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y176        FDRE (Prop_FFF_SLICEM_C_Q)
                                                      0.076     3.370 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_ADDRESS_CONTROLLER/addr_reg[13]/Q
                         net (fo=3, routed)           0.291     3.661    fpga_top/vio_0/<hidden>/<hidden>
    SLICE_X55Y175        LUT6 (Prop_D6LUT_SLICEL_I2_O)
                                                      0.089     3.750 r  fpga_top/vio_0/<hidden>/<hidden>
                         net (fo=3, routed)           0.057     3.807    fpga_top/vio_0/<hidden>/<hidden>
    SLICE_X55Y175        LUT5 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.146     3.953 f  fpga_top/vio_0/<hidden>/<hidden>
                         net (fo=3, routed)           0.262     4.215    fpga_top/vio_0/<hidden>/<hidden>
    SLICE_X55Y175        LUT6 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.124     4.339 f  fpga_top/vio_0/<hidden>/<hidden>
                         net (fo=1, routed)           0.320     4.659    fpga_top/vio_0/<hidden>/<hidden>
    SLICE_X53Y175        LUT6 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.152     4.811 r  fpga_top/vio_0/<hidden>/<hidden>
                         net (fo=4, routed)           0.406     5.217    fpga_top/vio_0/<hidden>/<hidden>
    SLICE_X54Y169        FDRE                                         r  fpga_top/vio_0/<hidden>/<hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_125m_pll rise edge)
                                                      8.000     8.000 r  
    BUFGCE_X0Y89         BUFGCE                       0.000     8.000 r  hpio_refclk_bufg_inst/O
                         net (fo=183, routed)         0.828     8.828    clk_125m_pll/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     9.458 r  clk_125m_pll/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215     9.673    clk_125m_pll/inst/clk_out1_clk_125m_pll
    BUFGCE_X0Y90         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     9.697 r  clk_125m_pll/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=1492, routed)        1.961    11.658    fpga_top/vio_0/<hidden>/<hidden>
    SLICE_X54Y169        FDRE                                         r  fpga_top/vio_0/<hidden>/<hidden>
                         clock pessimism             -0.406    11.252    
                         clock uncertainty           -0.099    11.153    
    SLICE_X54Y169        FDRE (Setup_CFF2_SLICEM_C_R)
                                                     -0.074    11.079    fpga_top/vio_0/<hidden>/<hidden>
  -------------------------------------------------------------------
                         required time                         11.079    
                         arrival time                          -5.217    
  -------------------------------------------------------------------
                         slack                                  5.862    

Slack (MET) :             5.862ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_ADDRESS_CONTROLLER/addr_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_125m_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            fpga_top/vio_0/<hidden>/<hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_125m_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_clk_125m_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_clk_125m_pll rise@8.000ns - clk_out1_clk_125m_pll rise@0.000ns)
  Data Path Delay:        1.924ns  (logic 0.587ns (30.517%)  route 1.337ns (69.483%))
  Logic Levels:           4  (LUT5=1 LUT6=3)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.658ns = ( 11.658 - 8.000 ) 
    Source Clock Delay      (SCD):    3.294ns
    Clock Pessimism Removal (CPR):    -0.406ns
  Clock Uncertainty:      0.099ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.185ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.207ns (routing 1.000ns, distribution 1.207ns)
  Clock Net Delay (Destination): 1.961ns (routing 0.908ns, distribution 1.053ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_125m_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X0Y89         BUFGCE                       0.000     0.000 r  hpio_refclk_bufg_inst/O
                         net (fo=183, routed)         0.941     0.941    clk_125m_pll/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.814 r  clk_125m_pll/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     1.059    clk_125m_pll/inst/clk_out1_clk_125m_pll
    BUFGCE_X0Y90         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.087 r  clk_125m_pll/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=1492, routed)        2.207     3.294    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_ADDRESS_CONTROLLER/clk
    SLICE_X54Y176        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_ADDRESS_CONTROLLER/addr_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y176        FDRE (Prop_FFF_SLICEM_C_Q)
                                                      0.076     3.370 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_ADDRESS_CONTROLLER/addr_reg[13]/Q
                         net (fo=3, routed)           0.291     3.661    fpga_top/vio_0/<hidden>/<hidden>
    SLICE_X55Y175        LUT6 (Prop_D6LUT_SLICEL_I2_O)
                                                      0.089     3.750 r  fpga_top/vio_0/<hidden>/<hidden>
                         net (fo=3, routed)           0.057     3.807    fpga_top/vio_0/<hidden>/<hidden>
    SLICE_X55Y175        LUT5 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.146     3.953 f  fpga_top/vio_0/<hidden>/<hidden>
                         net (fo=3, routed)           0.262     4.215    fpga_top/vio_0/<hidden>/<hidden>
    SLICE_X55Y175        LUT6 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.124     4.339 f  fpga_top/vio_0/<hidden>/<hidden>
                         net (fo=1, routed)           0.320     4.659    fpga_top/vio_0/<hidden>/<hidden>
    SLICE_X53Y175        LUT6 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.152     4.811 r  fpga_top/vio_0/<hidden>/<hidden>
                         net (fo=4, routed)           0.406     5.217    fpga_top/vio_0/<hidden>/<hidden>
    SLICE_X54Y169        FDRE                                         r  fpga_top/vio_0/<hidden>/<hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_125m_pll rise edge)
                                                      8.000     8.000 r  
    BUFGCE_X0Y89         BUFGCE                       0.000     8.000 r  hpio_refclk_bufg_inst/O
                         net (fo=183, routed)         0.828     8.828    clk_125m_pll/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     9.458 r  clk_125m_pll/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215     9.673    clk_125m_pll/inst/clk_out1_clk_125m_pll
    BUFGCE_X0Y90         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     9.697 r  clk_125m_pll/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=1492, routed)        1.961    11.658    fpga_top/vio_0/<hidden>/<hidden>
    SLICE_X54Y169        FDRE                                         r  fpga_top/vio_0/<hidden>/<hidden>
                         clock pessimism             -0.406    11.252    
                         clock uncertainty           -0.099    11.153    
    SLICE_X54Y169        FDRE (Setup_CFF_SLICEM_C_R)
                                                     -0.074    11.079    fpga_top/vio_0/<hidden>/<hidden>
  -------------------------------------------------------------------
                         required time                         11.079    
                         arrival time                          -5.217    
  -------------------------------------------------------------------
                         slack                                  5.862    

Slack (MET) :             5.863ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_125m_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/auto_sl_drdy_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_125m_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_clk_125m_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_clk_125m_pll rise@8.000ns - clk_out1_clk_125m_pll rise@0.000ns)
  Data Path Delay:        1.975ns  (logic 0.664ns (33.626%)  route 1.311ns (66.374%))
  Logic Levels:           5  (LUT3=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.089ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.646ns = ( 11.646 - 8.000 ) 
    Source Clock Delay      (SCD):    3.275ns
    Clock Pessimism Removal (CPR):    -0.459ns
  Clock Uncertainty:      0.099ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.185ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.188ns (routing 1.000ns, distribution 1.188ns)
  Clock Net Delay (Destination): 1.949ns (routing 0.908ns, distribution 1.041ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_125m_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X0Y89         BUFGCE                       0.000     0.000 r  hpio_refclk_bufg_inst/O
                         net (fo=183, routed)         0.941     0.941    clk_125m_pll/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.814 r  clk_125m_pll/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     1.059    clk_125m_pll/inst/clk_out1_clk_125m_pll
    BUFGCE_X0Y90         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.087 r  clk_125m_pll/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=1492, routed)        2.188     3.275    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/rd_clk
    SLICE_X59Y169        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y169        FDPE (Prop_EFF2_SLICEL_C_Q)
                                                      0.081     3.356 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg/Q
                         net (fo=11, routed)          0.436     3.792    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/EMPTY_O
    SLICE_X60Y179        LUT5 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.090     3.882 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/FSM_onehot_current_state[2]_i_2/O
                         net (fo=2, routed)           0.160     4.042    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/FSM_onehot_current_state_reg[16]
    SLICE_X59Y177        LUT6 (Prop_A6LUT_SLICEL_I5_O)
                                                      0.149     4.191 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/in_normal_mode_i_4/O
                         net (fo=1, routed)           0.148     4.339    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/in_normal_mode_i_4_n_0
    SLICE_X59Y176        LUT6 (Prop_E6LUT_SLICEL_I5_O)
                                                      0.099     4.438 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/in_normal_mode_i_1/O
                         net (fo=24, routed)          0.328     4.766    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/FSM_onehot_current_state_reg[11]
    SLICE_X57Y179        LUT5 (Prop_D5LUT_SLICEL_I3_O)
                                                      0.096     4.862 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/g0_b0__1/O
                         net (fo=1, routed)           0.191     5.053    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/g0_b0__1_n_0
    SLICE_X57Y179        LUT3 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.149     5.202 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/auto_sl_drdy_i_1/O
                         net (fo=1, routed)           0.048     5.250    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER_n_8
    SLICE_X57Y179        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/auto_sl_drdy_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_125m_pll rise edge)
                                                      8.000     8.000 r  
    BUFGCE_X0Y89         BUFGCE                       0.000     8.000 r  hpio_refclk_bufg_inst/O
                         net (fo=183, routed)         0.828     8.828    clk_125m_pll/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     9.458 r  clk_125m_pll/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215     9.673    clk_125m_pll/inst/clk_out1_clk_125m_pll
    BUFGCE_X0Y90         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     9.697 r  clk_125m_pll/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=1492, routed)        1.949    11.646    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X57Y179        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/auto_sl_drdy_reg/C
                         clock pessimism             -0.459    11.186    
                         clock uncertainty           -0.099    11.087    
    SLICE_X57Y179        FDCE (Setup_GFF_SLICEL_C_D)
                                                      0.025    11.112    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/auto_sl_drdy_reg
  -------------------------------------------------------------------
                         required time                         11.112    
                         arrival time                          -5.250    
  -------------------------------------------------------------------
                         slack                                  5.863    

Slack (MET) :             5.935ns  (required time - arrival time)
  Source:                 xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.wait_ctr_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_125m_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.wait_ctr_reg[17]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_125m_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_clk_125m_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_clk_125m_pll rise@8.000ns - clk_out1_clk_125m_pll rise@0.000ns)
  Data Path Delay:        1.845ns  (logic 0.468ns (25.362%)  route 1.377ns (74.638%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT6=2)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.632ns = ( 11.632 - 8.000 ) 
    Source Clock Delay      (SCD):    3.275ns
    Clock Pessimism Removal (CPR):    -0.404ns
  Clock Uncertainty:      0.099ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.185ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.188ns (routing 1.000ns, distribution 1.188ns)
  Clock Net Delay (Destination): 1.935ns (routing 0.908ns, distribution 1.027ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_125m_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X0Y89         BUFGCE                       0.000     0.000 r  hpio_refclk_bufg_inst/O
                         net (fo=183, routed)         0.941     0.941    clk_125m_pll/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.814 r  clk_125m_pll/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     1.059    clk_125m_pll/inst/clk_out1_clk_125m_pll
    BUFGCE_X0Y90         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.087 r  clk_125m_pll/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=1492, routed)        2.188     3.275    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/drpclk_in[0]
    SLICE_X59Y7          FDRE                                         r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.wait_ctr_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y7          FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.079     3.354 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.wait_ctr_reg[12]/Q
                         net (fo=5, routed)           0.278     3.632    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.wait_ctr_reg_n_0_[12]
    SLICE_X60Y7          LUT2 (Prop_E6LUT_SLICEL_I1_O)
                                                      0.099     3.731 f  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.cpll_cal_state[12]_i_4/O
                         net (fo=1, routed)           0.192     3.923    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.cpll_cal_state[12]_i_4_n_0
    SLICE_X60Y7          LUT6 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.090     4.013 f  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.cpll_cal_state[12]_i_2/O
                         net (fo=8, routed)           0.312     4.325    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.cpll_cal_state[12]_i_2_n_0
    SLICE_X59Y4          LUT3 (Prop_D5LUT_SLICEL_I2_O)
                                                      0.110     4.435 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.wait_ctr[24]_i_7/O
                         net (fo=2, routed)           0.254     4.690    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.wait_ctr[24]_i_7_n_0
    SLICE_X59Y4          LUT6 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.090     4.780 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.wait_ctr[24]_i_1/O
                         net (fo=24, routed)          0.341     5.120    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.wait_ctr[24]_i_1_n_0
    SLICE_X59Y8          FDRE                                         r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.wait_ctr_reg[17]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_125m_pll rise edge)
                                                      8.000     8.000 r  
    BUFGCE_X0Y89         BUFGCE                       0.000     8.000 r  hpio_refclk_bufg_inst/O
                         net (fo=183, routed)         0.828     8.828    clk_125m_pll/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     9.458 r  clk_125m_pll/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215     9.673    clk_125m_pll/inst/clk_out1_clk_125m_pll
    BUFGCE_X0Y90         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     9.697 r  clk_125m_pll/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=1492, routed)        1.935    11.632    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/drpclk_in[0]
    SLICE_X59Y8          FDRE                                         r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.wait_ctr_reg[17]/C
                         clock pessimism             -0.404    11.228    
                         clock uncertainty           -0.099    11.129    
    SLICE_X59Y8          FDRE (Setup_AFF_SLICEL_C_R)
                                                     -0.074    11.055    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.wait_ctr_reg[17]
  -------------------------------------------------------------------
                         required time                         11.055    
                         arrival time                          -5.120    
  -------------------------------------------------------------------
                         slack                                  5.935    

Slack (MET) :             5.935ns  (required time - arrival time)
  Source:                 xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.wait_ctr_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_125m_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.wait_ctr_reg[18]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_125m_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_clk_125m_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_clk_125m_pll rise@8.000ns - clk_out1_clk_125m_pll rise@0.000ns)
  Data Path Delay:        1.845ns  (logic 0.468ns (25.362%)  route 1.377ns (74.638%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT6=2)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.632ns = ( 11.632 - 8.000 ) 
    Source Clock Delay      (SCD):    3.275ns
    Clock Pessimism Removal (CPR):    -0.404ns
  Clock Uncertainty:      0.099ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.185ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.188ns (routing 1.000ns, distribution 1.188ns)
  Clock Net Delay (Destination): 1.935ns (routing 0.908ns, distribution 1.027ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_125m_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X0Y89         BUFGCE                       0.000     0.000 r  hpio_refclk_bufg_inst/O
                         net (fo=183, routed)         0.941     0.941    clk_125m_pll/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.814 r  clk_125m_pll/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     1.059    clk_125m_pll/inst/clk_out1_clk_125m_pll
    BUFGCE_X0Y90         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.087 r  clk_125m_pll/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=1492, routed)        2.188     3.275    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/drpclk_in[0]
    SLICE_X59Y7          FDRE                                         r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.wait_ctr_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y7          FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.079     3.354 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.wait_ctr_reg[12]/Q
                         net (fo=5, routed)           0.278     3.632    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.wait_ctr_reg_n_0_[12]
    SLICE_X60Y7          LUT2 (Prop_E6LUT_SLICEL_I1_O)
                                                      0.099     3.731 f  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.cpll_cal_state[12]_i_4/O
                         net (fo=1, routed)           0.192     3.923    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.cpll_cal_state[12]_i_4_n_0
    SLICE_X60Y7          LUT6 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.090     4.013 f  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.cpll_cal_state[12]_i_2/O
                         net (fo=8, routed)           0.312     4.325    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.cpll_cal_state[12]_i_2_n_0
    SLICE_X59Y4          LUT3 (Prop_D5LUT_SLICEL_I2_O)
                                                      0.110     4.435 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.wait_ctr[24]_i_7/O
                         net (fo=2, routed)           0.254     4.690    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.wait_ctr[24]_i_7_n_0
    SLICE_X59Y4          LUT6 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.090     4.780 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.wait_ctr[24]_i_1/O
                         net (fo=24, routed)          0.341     5.120    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.wait_ctr[24]_i_1_n_0
    SLICE_X59Y8          FDRE                                         r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.wait_ctr_reg[18]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_125m_pll rise edge)
                                                      8.000     8.000 r  
    BUFGCE_X0Y89         BUFGCE                       0.000     8.000 r  hpio_refclk_bufg_inst/O
                         net (fo=183, routed)         0.828     8.828    clk_125m_pll/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     9.458 r  clk_125m_pll/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215     9.673    clk_125m_pll/inst/clk_out1_clk_125m_pll
    BUFGCE_X0Y90         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     9.697 r  clk_125m_pll/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=1492, routed)        1.935    11.632    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/drpclk_in[0]
    SLICE_X59Y8          FDRE                                         r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.wait_ctr_reg[18]/C
                         clock pessimism             -0.404    11.228    
                         clock uncertainty           -0.099    11.129    
    SLICE_X59Y8          FDRE (Setup_BFF_SLICEL_C_R)
                                                     -0.074    11.055    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.wait_ctr_reg[18]
  -------------------------------------------------------------------
                         required time                         11.055    
                         arrival time                          -5.120    
  -------------------------------------------------------------------
                         slack                                  5.935    

Slack (MET) :             5.935ns  (required time - arrival time)
  Source:                 xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.wait_ctr_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_125m_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.wait_ctr_reg[19]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_125m_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_clk_125m_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_clk_125m_pll rise@8.000ns - clk_out1_clk_125m_pll rise@0.000ns)
  Data Path Delay:        1.845ns  (logic 0.468ns (25.362%)  route 1.377ns (74.638%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT6=2)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.632ns = ( 11.632 - 8.000 ) 
    Source Clock Delay      (SCD):    3.275ns
    Clock Pessimism Removal (CPR):    -0.404ns
  Clock Uncertainty:      0.099ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.185ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.188ns (routing 1.000ns, distribution 1.188ns)
  Clock Net Delay (Destination): 1.935ns (routing 0.908ns, distribution 1.027ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_125m_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X0Y89         BUFGCE                       0.000     0.000 r  hpio_refclk_bufg_inst/O
                         net (fo=183, routed)         0.941     0.941    clk_125m_pll/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.814 r  clk_125m_pll/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     1.059    clk_125m_pll/inst/clk_out1_clk_125m_pll
    BUFGCE_X0Y90         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.087 r  clk_125m_pll/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=1492, routed)        2.188     3.275    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/drpclk_in[0]
    SLICE_X59Y7          FDRE                                         r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.wait_ctr_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y7          FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.079     3.354 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.wait_ctr_reg[12]/Q
                         net (fo=5, routed)           0.278     3.632    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.wait_ctr_reg_n_0_[12]
    SLICE_X60Y7          LUT2 (Prop_E6LUT_SLICEL_I1_O)
                                                      0.099     3.731 f  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.cpll_cal_state[12]_i_4/O
                         net (fo=1, routed)           0.192     3.923    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.cpll_cal_state[12]_i_4_n_0
    SLICE_X60Y7          LUT6 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.090     4.013 f  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.cpll_cal_state[12]_i_2/O
                         net (fo=8, routed)           0.312     4.325    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.cpll_cal_state[12]_i_2_n_0
    SLICE_X59Y4          LUT3 (Prop_D5LUT_SLICEL_I2_O)
                                                      0.110     4.435 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.wait_ctr[24]_i_7/O
                         net (fo=2, routed)           0.254     4.690    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.wait_ctr[24]_i_7_n_0
    SLICE_X59Y4          LUT6 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.090     4.780 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.wait_ctr[24]_i_1/O
                         net (fo=24, routed)          0.341     5.120    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.wait_ctr[24]_i_1_n_0
    SLICE_X59Y8          FDRE                                         r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.wait_ctr_reg[19]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_125m_pll rise edge)
                                                      8.000     8.000 r  
    BUFGCE_X0Y89         BUFGCE                       0.000     8.000 r  hpio_refclk_bufg_inst/O
                         net (fo=183, routed)         0.828     8.828    clk_125m_pll/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     9.458 r  clk_125m_pll/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215     9.673    clk_125m_pll/inst/clk_out1_clk_125m_pll
    BUFGCE_X0Y90         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     9.697 r  clk_125m_pll/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=1492, routed)        1.935    11.632    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/drpclk_in[0]
    SLICE_X59Y8          FDRE                                         r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.wait_ctr_reg[19]/C
                         clock pessimism             -0.404    11.228    
                         clock uncertainty           -0.099    11.129    
    SLICE_X59Y8          FDRE (Setup_CFF_SLICEL_C_R)
                                                     -0.074    11.055    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.wait_ctr_reg[19]
  -------------------------------------------------------------------
                         required time                         11.055    
                         arrival time                          -5.120    
  -------------------------------------------------------------------
                         slack                                  5.935    

Slack (MET) :             5.935ns  (required time - arrival time)
  Source:                 xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.wait_ctr_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_125m_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.wait_ctr_reg[20]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_125m_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_clk_125m_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_clk_125m_pll rise@8.000ns - clk_out1_clk_125m_pll rise@0.000ns)
  Data Path Delay:        1.845ns  (logic 0.468ns (25.362%)  route 1.377ns (74.638%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT6=2)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.632ns = ( 11.632 - 8.000 ) 
    Source Clock Delay      (SCD):    3.275ns
    Clock Pessimism Removal (CPR):    -0.404ns
  Clock Uncertainty:      0.099ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.185ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.188ns (routing 1.000ns, distribution 1.188ns)
  Clock Net Delay (Destination): 1.935ns (routing 0.908ns, distribution 1.027ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_125m_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X0Y89         BUFGCE                       0.000     0.000 r  hpio_refclk_bufg_inst/O
                         net (fo=183, routed)         0.941     0.941    clk_125m_pll/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.814 r  clk_125m_pll/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     1.059    clk_125m_pll/inst/clk_out1_clk_125m_pll
    BUFGCE_X0Y90         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.087 r  clk_125m_pll/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=1492, routed)        2.188     3.275    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/drpclk_in[0]
    SLICE_X59Y7          FDRE                                         r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.wait_ctr_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y7          FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.079     3.354 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.wait_ctr_reg[12]/Q
                         net (fo=5, routed)           0.278     3.632    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.wait_ctr_reg_n_0_[12]
    SLICE_X60Y7          LUT2 (Prop_E6LUT_SLICEL_I1_O)
                                                      0.099     3.731 f  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.cpll_cal_state[12]_i_4/O
                         net (fo=1, routed)           0.192     3.923    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.cpll_cal_state[12]_i_4_n_0
    SLICE_X60Y7          LUT6 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.090     4.013 f  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.cpll_cal_state[12]_i_2/O
                         net (fo=8, routed)           0.312     4.325    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.cpll_cal_state[12]_i_2_n_0
    SLICE_X59Y4          LUT3 (Prop_D5LUT_SLICEL_I2_O)
                                                      0.110     4.435 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.wait_ctr[24]_i_7/O
                         net (fo=2, routed)           0.254     4.690    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.wait_ctr[24]_i_7_n_0
    SLICE_X59Y4          LUT6 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.090     4.780 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.wait_ctr[24]_i_1/O
                         net (fo=24, routed)          0.341     5.120    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.wait_ctr[24]_i_1_n_0
    SLICE_X59Y8          FDRE                                         r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.wait_ctr_reg[20]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_125m_pll rise edge)
                                                      8.000     8.000 r  
    BUFGCE_X0Y89         BUFGCE                       0.000     8.000 r  hpio_refclk_bufg_inst/O
                         net (fo=183, routed)         0.828     8.828    clk_125m_pll/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     9.458 r  clk_125m_pll/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215     9.673    clk_125m_pll/inst/clk_out1_clk_125m_pll
    BUFGCE_X0Y90         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     9.697 r  clk_125m_pll/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=1492, routed)        1.935    11.632    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/drpclk_in[0]
    SLICE_X59Y8          FDRE                                         r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.wait_ctr_reg[20]/C
                         clock pessimism             -0.404    11.228    
                         clock uncertainty           -0.099    11.129    
    SLICE_X59Y8          FDRE (Setup_DFF_SLICEL_C_R)
                                                     -0.074    11.055    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.wait_ctr_reg[20]
  -------------------------------------------------------------------
                         required time                         11.055    
                         arrival time                          -5.120    
  -------------------------------------------------------------------
                         slack                                  5.935    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.018ns  (arrival time - required time)
  Source:                 xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gte4_drp_arb_i/rd_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_125m_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gte4_drp_arb_i/drp_state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_125m_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_clk_125m_pll
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_125m_pll rise@0.000ns - clk_out1_clk_125m_pll rise@0.000ns)
  Data Path Delay:        0.183ns  (logic 0.094ns (51.233%)  route 0.089ns (48.767%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.105ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.281ns
    Source Clock Delay      (SCD):    3.635ns
    Clock Pessimism Removal (CPR):    -0.460ns
  Clock Net Delay (Source):      1.938ns (routing 0.908ns, distribution 1.030ns)
  Clock Net Delay (Destination): 2.194ns (routing 1.000ns, distribution 1.194ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_125m_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X0Y89         BUFGCE                       0.000     0.000 r  hpio_refclk_bufg_inst/O
                         net (fo=183, routed)         0.828     0.828    clk_125m_pll/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     1.458 r  clk_125m_pll/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215     1.673    clk_125m_pll/inst/clk_out1_clk_125m_pll
    BUFGCE_X0Y90         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.697 r  clk_125m_pll/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=1492, routed)        1.938     3.635    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gte4_drp_arb_i/drpclk_in[0]
    SLICE_X57Y2          FDRE                                         r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gte4_drp_arb_i/rd_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y2          FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.058     3.693 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gte4_drp_arb_i/rd_reg/Q
                         net (fo=3, routed)           0.065     3.759    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gte4_drp_arb_i/rd_reg_n_0
    SLICE_X59Y2          LUT6 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.036     3.795 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gte4_drp_arb_i/drp_state[1]_i_1/O
                         net (fo=1, routed)           0.024     3.819    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gte4_drp_arb_i/drp_state[1]
    SLICE_X59Y2          FDRE                                         r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gte4_drp_arb_i/drp_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_125m_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X0Y89         BUFGCE                       0.000     0.000 r  hpio_refclk_bufg_inst/O
                         net (fo=183, routed)         0.941     0.941    clk_125m_pll/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.814 r  clk_125m_pll/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     1.059    clk_125m_pll/inst/clk_out1_clk_125m_pll
    BUFGCE_X0Y90         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.087 r  clk_125m_pll/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=1492, routed)        2.194     3.281    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gte4_drp_arb_i/drpclk_in[0]
    SLICE_X59Y2          FDRE                                         r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gte4_drp_arb_i/drp_state_reg[1]/C
                         clock pessimism              0.460     3.741    
    SLICE_X59Y2          FDRE (Hold_HFF_SLICEL_C_D)
                                                      0.060     3.801    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gte4_drp_arb_i/drp_state_reg[1]
  -------------------------------------------------------------------
                         required time                         -3.801    
                         arrival time                           3.819    
  -------------------------------------------------------------------
                         slack                                  0.018    

Slack (MET) :             0.019ns  (arrival time - required time)
  Source:                 xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_tx_pll_timer_clr_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_125m_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_tx_pll_timer_sat_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_125m_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_clk_125m_pll
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_125m_pll rise@0.000ns - clk_out1_clk_125m_pll rise@0.000ns)
  Data Path Delay:        0.173ns  (logic 0.082ns (47.294%)  route 0.091ns (52.706%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.094ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.264ns
    Source Clock Delay      (SCD):    3.629ns
    Clock Pessimism Removal (CPR):    -0.459ns
  Clock Net Delay (Source):      1.932ns (routing 0.908ns, distribution 1.024ns)
  Clock Net Delay (Destination): 2.177ns (routing 1.000ns, distribution 1.177ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_125m_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X0Y89         BUFGCE                       0.000     0.000 r  hpio_refclk_bufg_inst/O
                         net (fo=183, routed)         0.828     0.828    clk_125m_pll/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     1.458 r  clk_125m_pll/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215     1.673    clk_125m_pll/inst/clk_out1_clk_125m_pll
    BUFGCE_X0Y90         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.697 r  clk_125m_pll/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=1492, routed)        1.932     3.629    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_clk_freerun_in[0]
    SLICE_X58Y21         FDSE                                         r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_tx_pll_timer_clr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y21         FDSE (Prop_GFF2_SLICEM_C_Q)
                                                      0.060     3.689 f  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_tx_pll_timer_clr_reg/Q
                         net (fo=13, routed)          0.067     3.757    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_tx_pll_timer_clr_reg_n_0
    SLICE_X57Y21         LUT3 (Prop_C6LUT_SLICEL_I2_O)
                                                      0.022     3.779 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_tx_pll_timer_sat_i_1/O
                         net (fo=1, routed)           0.024     3.803    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_tx_pll_timer_sat_i_1_n_0
    SLICE_X57Y21         FDRE                                         r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_tx_pll_timer_sat_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_125m_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X0Y89         BUFGCE                       0.000     0.000 r  hpio_refclk_bufg_inst/O
                         net (fo=183, routed)         0.941     0.941    clk_125m_pll/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.814 r  clk_125m_pll/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     1.059    clk_125m_pll/inst/clk_out1_clk_125m_pll
    BUFGCE_X0Y90         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.087 r  clk_125m_pll/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=1492, routed)        2.177     3.264    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_clk_freerun_in[0]
    SLICE_X57Y21         FDRE                                         r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_tx_pll_timer_sat_reg/C
                         clock pessimism              0.459     3.723    
    SLICE_X57Y21         FDRE (Hold_CFF_SLICEL_C_D)
                                                      0.060     3.783    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_tx_pll_timer_sat_reg
  -------------------------------------------------------------------
                         required time                         -3.783    
                         arrival time                           3.803    
  -------------------------------------------------------------------
                         slack                                  0.019    

Slack (MET) :             0.022ns  (arrival time - required time)
  Source:                 xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.di_msk_reg[6]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_125m_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.di_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_125m_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_clk_125m_pll
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_125m_pll rise@0.000ns - clk_out1_clk_125m_pll rise@0.000ns)
  Data Path Delay:        0.133ns  (logic 0.060ns (45.113%)  route 0.073ns (54.887%))
  Logic Levels:           0  
  Clock Path Skew:        0.051ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.281ns
    Source Clock Delay      (SCD):    3.633ns
    Clock Pessimism Removal (CPR):    -0.403ns
  Clock Net Delay (Source):      1.936ns (routing 0.908ns, distribution 1.028ns)
  Clock Net Delay (Destination): 2.194ns (routing 1.000ns, distribution 1.194ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_125m_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X0Y89         BUFGCE                       0.000     0.000 r  hpio_refclk_bufg_inst/O
                         net (fo=183, routed)         0.828     0.828    clk_125m_pll/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     1.458 r  clk_125m_pll/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215     1.673    clk_125m_pll/inst/clk_out1_clk_125m_pll
    BUFGCE_X0Y90         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.697 r  clk_125m_pll/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=1492, routed)        1.936     3.633    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/drpclk_in[0]
    SLICE_X56Y2          FDSE                                         r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.di_msk_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y2          FDSE (Prop_BFF2_SLICEL_C_Q)
                                                      0.060     3.693 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.di_msk_reg[6]/Q
                         net (fo=1, routed)           0.073     3.766    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.di_msk_reg_n_0_[6]
    SLICE_X56Y1          FDRE                                         r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.di_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_125m_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X0Y89         BUFGCE                       0.000     0.000 r  hpio_refclk_bufg_inst/O
                         net (fo=183, routed)         0.941     0.941    clk_125m_pll/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.814 r  clk_125m_pll/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     1.059    clk_125m_pll/inst/clk_out1_clk_125m_pll
    BUFGCE_X0Y90         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.087 r  clk_125m_pll/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=1492, routed)        2.194     3.281    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/drpclk_in[0]
    SLICE_X56Y1          FDRE                                         r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.di_reg[6]/C
                         clock pessimism              0.403     3.684    
    SLICE_X56Y1          FDRE (Hold_HFF_SLICEL_C_D)
                                                      0.060     3.744    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.di_reg[6]
  -------------------------------------------------------------------
                         required time                         -3.744    
                         arrival time                           3.766    
  -------------------------------------------------------------------
                         slack                                  0.022    

Slack (MET) :             0.023ns  (arrival time - required time)
  Source:                 xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.di_msk_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_125m_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.di_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_125m_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_clk_125m_pll
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_125m_pll rise@0.000ns - clk_out1_clk_125m_pll rise@0.000ns)
  Data Path Delay:        0.136ns  (logic 0.059ns (43.382%)  route 0.077ns (56.618%))
  Logic Levels:           0  
  Clock Path Skew:        0.051ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.281ns
    Source Clock Delay      (SCD):    3.633ns
    Clock Pessimism Removal (CPR):    -0.403ns
  Clock Net Delay (Source):      1.936ns (routing 0.908ns, distribution 1.028ns)
  Clock Net Delay (Destination): 2.194ns (routing 1.000ns, distribution 1.194ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_125m_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X0Y89         BUFGCE                       0.000     0.000 r  hpio_refclk_bufg_inst/O
                         net (fo=183, routed)         0.828     0.828    clk_125m_pll/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     1.458 r  clk_125m_pll/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215     1.673    clk_125m_pll/inst/clk_out1_clk_125m_pll
    BUFGCE_X0Y90         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.697 r  clk_125m_pll/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=1492, routed)        1.936     3.633    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/drpclk_in[0]
    SLICE_X56Y2          FDSE                                         r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.di_msk_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y2          FDSE (Prop_CFF2_SLICEL_C_Q)
                                                      0.059     3.692 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.di_msk_reg[1]/Q
                         net (fo=1, routed)           0.077     3.769    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.di_msk_reg_n_0_[1]
    SLICE_X56Y1          FDRE                                         r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.di_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_125m_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X0Y89         BUFGCE                       0.000     0.000 r  hpio_refclk_bufg_inst/O
                         net (fo=183, routed)         0.941     0.941    clk_125m_pll/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.814 r  clk_125m_pll/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     1.059    clk_125m_pll/inst/clk_out1_clk_125m_pll
    BUFGCE_X0Y90         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.087 r  clk_125m_pll/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=1492, routed)        2.194     3.281    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/drpclk_in[0]
    SLICE_X56Y1          FDRE                                         r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.di_reg[1]/C
                         clock pessimism              0.403     3.684    
    SLICE_X56Y1          FDRE (Hold_FFF2_SLICEL_C_D)
                                                      0.062     3.746    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.di_reg[1]
  -------------------------------------------------------------------
                         required time                         -3.746    
                         arrival time                           3.769    
  -------------------------------------------------------------------
                         slack                                  0.023    

Slack (MET) :             0.026ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/MA_RD_DIN_O_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_125m_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMG/I
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_125m_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_clk_125m_pll
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_125m_pll rise@0.000ns - clk_out1_clk_125m_pll rise@0.000ns)
  Data Path Delay:        0.224ns  (logic 0.060ns (26.786%)  route 0.164ns (73.214%))
  Logic Levels:           0  
  Clock Path Skew:        0.120ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.302ns
    Source Clock Delay      (SCD):    3.642ns
    Clock Pessimism Removal (CPR):    -0.459ns
  Clock Net Delay (Source):      1.945ns (routing 0.908ns, distribution 1.037ns)
  Clock Net Delay (Destination): 2.215ns (routing 1.000ns, distribution 1.215ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_125m_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X0Y89         BUFGCE                       0.000     0.000 r  hpio_refclk_bufg_inst/O
                         net (fo=183, routed)         0.828     0.828    clk_125m_pll/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     1.458 r  clk_125m_pll/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215     1.673    clk_125m_pll/inst/clk_out1_clk_125m_pll
    BUFGCE_X0Y90         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.697 r  clk_125m_pll/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=1492, routed)        1.945     3.642    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/clk
    SLICE_X56Y169        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/MA_RD_DIN_O_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y169        FDRE (Prop_BFF2_SLICEL_C_Q)
                                                      0.060     3.702 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/MA_RD_DIN_O_reg[12]/Q
                         net (fo=1, routed)           0.164     3.866    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/DIG0
    SLICE_X58Y170        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMG/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_125m_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X0Y89         BUFGCE                       0.000     0.000 r  hpio_refclk_bufg_inst/O
                         net (fo=183, routed)         0.941     0.941    clk_125m_pll/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.814 r  clk_125m_pll/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     1.059    clk_125m_pll/inst/clk_out1_clk_125m_pll
    BUFGCE_X0Y90         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.087 r  clk_125m_pll/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=1492, routed)        2.215     3.302    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/WCLK
    SLICE_X58Y170        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMG/CLK
                         clock pessimism              0.459     3.761    
    SLICE_X58Y170        RAMD32 (Hold_G5LUT_SLICEM_CLK_I)
                                                      0.078     3.839    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMG
  -------------------------------------------------------------------
                         required time                         -3.839    
                         arrival time                           3.866    
  -------------------------------------------------------------------
                         slack                                  0.026    

Slack (MET) :             0.028ns  (arrival time - required time)
  Source:                 xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.di_msk_reg[13]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_125m_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.di_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_125m_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_clk_125m_pll
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_125m_pll rise@0.000ns - clk_out1_clk_125m_pll rise@0.000ns)
  Data Path Delay:        0.139ns  (logic 0.059ns (42.446%)  route 0.080ns (57.554%))
  Logic Levels:           0  
  Clock Path Skew:        0.051ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.281ns
    Source Clock Delay      (SCD):    3.633ns
    Clock Pessimism Removal (CPR):    -0.403ns
  Clock Net Delay (Source):      1.936ns (routing 0.908ns, distribution 1.028ns)
  Clock Net Delay (Destination): 2.194ns (routing 1.000ns, distribution 1.194ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_125m_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X0Y89         BUFGCE                       0.000     0.000 r  hpio_refclk_bufg_inst/O
                         net (fo=183, routed)         0.828     0.828    clk_125m_pll/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     1.458 r  clk_125m_pll/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215     1.673    clk_125m_pll/inst/clk_out1_clk_125m_pll
    BUFGCE_X0Y90         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.697 r  clk_125m_pll/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=1492, routed)        1.936     3.633    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/drpclk_in[0]
    SLICE_X56Y2          FDSE                                         r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.di_msk_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y2          FDSE (Prop_DFF_SLICEL_C_Q)
                                                      0.059     3.692 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.di_msk_reg[13]/Q
                         net (fo=1, routed)           0.080     3.772    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.di_msk_reg_n_0_[13]
    SLICE_X56Y1          FDRE                                         r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.di_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_125m_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X0Y89         BUFGCE                       0.000     0.000 r  hpio_refclk_bufg_inst/O
                         net (fo=183, routed)         0.941     0.941    clk_125m_pll/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.814 r  clk_125m_pll/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     1.059    clk_125m_pll/inst/clk_out1_clk_125m_pll
    BUFGCE_X0Y90         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.087 r  clk_125m_pll/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=1492, routed)        2.194     3.281    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/drpclk_in[0]
    SLICE_X56Y1          FDRE                                         r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.di_reg[13]/C
                         clock pessimism              0.403     3.684    
    SLICE_X56Y1          FDRE (Hold_EFF_SLICEL_C_D)
                                                      0.060     3.744    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.di_reg[13]
  -------------------------------------------------------------------
                         required time                         -3.744    
                         arrival time                           3.772    
  -------------------------------------------------------------------
                         slack                                  0.028    

Slack (MET) :             0.030ns  (arrival time - required time)
  Source:                 fpga_top/vio_0/<hidden>/<hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_125m_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            fpga_top/vio_0/<hidden>/<hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_125m_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_clk_125m_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_125m_pll rise@0.000ns - clk_out1_clk_125m_pll rise@0.000ns)
  Data Path Delay:        0.082ns  (logic 0.039ns (47.561%)  route 0.043ns (52.439%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.858ns
    Source Clock Delay      (SCD):    2.134ns
    Clock Pessimism Removal (CPR):    -0.282ns
  Clock Net Delay (Source):      1.207ns (routing 0.549ns, distribution 0.658ns)
  Clock Net Delay (Destination): 1.366ns (routing 0.617ns, distribution 0.749ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_125m_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X0Y89         BUFGCE                       0.000     0.000 r  hpio_refclk_bufg_inst/O
                         net (fo=183, routed)         0.534     0.534    clk_125m_pll/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.764 r  clk_125m_pll/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.146     0.910    clk_125m_pll/inst/clk_out1_clk_125m_pll
    BUFGCE_X0Y90         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.927 r  clk_125m_pll/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=1492, routed)        1.207     2.134    fpga_top/vio_0/<hidden>/<hidden>
    SLICE_X55Y168        FDRE                                         r  fpga_top/vio_0/<hidden>/<hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y168        FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.039     2.173 r  fpga_top/vio_0/<hidden>/<hidden>
                         net (fo=2, routed)           0.043     2.216    fpga_top/vio_0/<hidden>/<hidden>
    SLICE_X55Y168        FDRE                                         r  fpga_top/vio_0/<hidden>/<hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_125m_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X0Y89         BUFGCE                       0.000     0.000 r  hpio_refclk_bufg_inst/O
                         net (fo=183, routed)         0.602     0.602    clk_125m_pll/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.307 r  clk_125m_pll/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166     0.473    clk_125m_pll/inst/clk_out1_clk_125m_pll
    BUFGCE_X0Y90         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.492 r  clk_125m_pll/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=1492, routed)        1.366     1.858    fpga_top/vio_0/<hidden>/<hidden>
    SLICE_X55Y168        FDRE                                         r  fpga_top/vio_0/<hidden>/<hidden>
                         clock pessimism              0.282     2.140    
    SLICE_X55Y168        FDRE (Hold_FFF_SLICEL_C_D)
                                                      0.046     2.186    fpga_top/vio_0/<hidden>/<hidden>
  -------------------------------------------------------------------
                         required time                         -2.186    
                         arrival time                           2.216    
  -------------------------------------------------------------------
                         slack                                  0.030    

Slack (MET) :             0.031ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_berr_r_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_125m_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_125m_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_clk_125m_pll
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_125m_pll rise@0.000ns - clk_out1_clk_125m_pll rise@0.000ns)
  Data Path Delay:        0.268ns  (logic 0.059ns (22.021%)  route 0.209ns (77.979%))
  Logic Levels:           0  
  Clock Path Skew:        0.175ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.311ns
    Source Clock Delay      (SCD):    3.646ns
    Clock Pessimism Removal (CPR):    -0.510ns
  Clock Net Delay (Source):      1.949ns (routing 0.908ns, distribution 1.041ns)
  Clock Net Delay (Destination): 2.224ns (routing 1.000ns, distribution 1.224ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_125m_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X0Y89         BUFGCE                       0.000     0.000 r  hpio_refclk_bufg_inst/O
                         net (fo=183, routed)         0.828     0.828    clk_125m_pll/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     1.458 r  clk_125m_pll/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215     1.673    clk_125m_pll/inst/clk_out1_clk_125m_pll
    BUFGCE_X0Y90         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.697 r  clk_125m_pll/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=1492, routed)        1.949     3.646    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X57Y179        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_berr_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y179        FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.059     3.705 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_berr_r_reg[0]/Q
                         net (fo=2, routed)           0.209     3.914    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_reg[2]_0[2]
    SLICE_X56Y182        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_125m_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X0Y89         BUFGCE                       0.000     0.000 r  hpio_refclk_bufg_inst/O
                         net (fo=183, routed)         0.941     0.941    clk_125m_pll/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.814 r  clk_125m_pll/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     1.059    clk_125m_pll/inst/clk_out1_clk_125m_pll
    BUFGCE_X0Y90         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.087 r  clk_125m_pll/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=1492, routed)        2.224     3.311    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/clk
    SLICE_X56Y182        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_reg[2]/C
                         clock pessimism              0.510     3.821    
    SLICE_X56Y182        FDRE (Hold_AFF2_SLICEL_C_D)
                                                      0.062     3.883    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -3.883    
                         arrival time                           3.914    
  -------------------------------------------------------------------
                         slack                                  0.031    

Slack (MET) :             0.031ns  (arrival time - required time)
  Source:                 xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_gtwiz_reset_tx_pll_and_datapath_dly_inst/i_in_sync3_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_125m_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_gtwiz_reset_tx_pll_and_datapath_dly_inst/i_in_out_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_125m_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_clk_125m_pll
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_125m_pll rise@0.000ns - clk_out1_clk_125m_pll rise@0.000ns)
  Data Path Delay:        0.213ns  (logic 0.059ns (27.700%)  route 0.154ns (72.301%))
  Logic Levels:           0  
  Clock Path Skew:        0.120ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.269ns
    Source Clock Delay      (SCD):    3.608ns
    Clock Pessimism Removal (CPR):    -0.459ns
  Clock Net Delay (Source):      1.911ns (routing 0.908ns, distribution 1.003ns)
  Clock Net Delay (Destination): 2.182ns (routing 1.000ns, distribution 1.182ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_125m_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X0Y89         BUFGCE                       0.000     0.000 r  hpio_refclk_bufg_inst/O
                         net (fo=183, routed)         0.828     0.828    clk_125m_pll/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     1.458 r  clk_125m_pll/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215     1.673    clk_125m_pll/inst/clk_out1_clk_125m_pll
    BUFGCE_X0Y90         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.697 r  clk_125m_pll/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=1492, routed)        1.911     3.608    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_gtwiz_reset_tx_pll_and_datapath_dly_inst/gtwiz_reset_clk_freerun_in[0]
    SLICE_X55Y21         FDRE                                         r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_gtwiz_reset_tx_pll_and_datapath_dly_inst/i_in_sync3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y21         FDRE (Prop_CFF2_SLICEL_C_Q)
                                                      0.059     3.667 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_gtwiz_reset_tx_pll_and_datapath_dly_inst/i_in_sync3_reg/Q
                         net (fo=1, routed)           0.154     3.821    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_gtwiz_reset_tx_pll_and_datapath_dly_inst/i_in_sync3
    SLICE_X57Y21         FDRE                                         r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_gtwiz_reset_tx_pll_and_datapath_dly_inst/i_in_out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_125m_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X0Y89         BUFGCE                       0.000     0.000 r  hpio_refclk_bufg_inst/O
                         net (fo=183, routed)         0.941     0.941    clk_125m_pll/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.814 r  clk_125m_pll/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     1.059    clk_125m_pll/inst/clk_out1_clk_125m_pll
    BUFGCE_X0Y90         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.087 r  clk_125m_pll/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=1492, routed)        2.182     3.269    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_gtwiz_reset_tx_pll_and_datapath_dly_inst/gtwiz_reset_clk_freerun_in[0]
    SLICE_X57Y21         FDRE                                         r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_gtwiz_reset_tx_pll_and_datapath_dly_inst/i_in_out_reg/C
                         clock pessimism              0.459     3.728    
    SLICE_X57Y21         FDRE (Hold_EFF2_SLICEL_C_D)
                                                      0.062     3.790    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_gtwiz_reset_tx_pll_and_datapath_dly_inst/i_in_out_reg
  -------------------------------------------------------------------
                         required time                         -3.790    
                         arrival time                           3.821    
  -------------------------------------------------------------------
                         slack                                  0.031    

Slack (MET) :             0.031ns  (arrival time - required time)
  Source:                 fpga_top/vio_0/<hidden>/<hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_125m_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            fpga_top/vio_0/<hidden>/<hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_125m_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_clk_125m_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_125m_pll rise@0.000ns - clk_out1_clk_125m_pll rise@0.000ns)
  Data Path Delay:        0.083ns  (logic 0.039ns (47.074%)  route 0.044ns (52.926%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.849ns
    Source Clock Delay      (SCD):    2.128ns
    Clock Pessimism Removal (CPR):    -0.284ns
  Clock Net Delay (Source):      1.201ns (routing 0.549ns, distribution 0.652ns)
  Clock Net Delay (Destination): 1.357ns (routing 0.617ns, distribution 0.740ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_125m_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X0Y89         BUFGCE                       0.000     0.000 r  hpio_refclk_bufg_inst/O
                         net (fo=183, routed)         0.534     0.534    clk_125m_pll/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.764 r  clk_125m_pll/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.146     0.910    clk_125m_pll/inst/clk_out1_clk_125m_pll
    BUFGCE_X0Y90         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.927 r  clk_125m_pll/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=1492, routed)        1.201     2.128    fpga_top/vio_0/<hidden>/<hidden>
    SLICE_X53Y169        FDRE                                         r  fpga_top/vio_0/<hidden>/<hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y169        FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.039     2.167 r  fpga_top/vio_0/<hidden>/<hidden>
                         net (fo=2, routed)           0.044     2.210    fpga_top/vio_0/<hidden>/<hidden>
    SLICE_X53Y169        FDRE                                         r  fpga_top/vio_0/<hidden>/<hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_125m_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X0Y89         BUFGCE                       0.000     0.000 r  hpio_refclk_bufg_inst/O
                         net (fo=183, routed)         0.602     0.602    clk_125m_pll/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.307 r  clk_125m_pll/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166     0.473    clk_125m_pll/inst/clk_out1_clk_125m_pll
    BUFGCE_X0Y90         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.492 r  clk_125m_pll/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=1492, routed)        1.357     1.849    fpga_top/vio_0/<hidden>/<hidden>
    SLICE_X53Y169        FDRE                                         r  fpga_top/vio_0/<hidden>/<hidden>
                         clock pessimism              0.284     2.134    
    SLICE_X53Y169        FDRE (Hold_HFF_SLICEM_C_D)
                                                      0.046     2.180    fpga_top/vio_0/<hidden>/<hidden>
  -------------------------------------------------------------------
                         required time                         -2.180    
                         arrival time                           2.210    
  -------------------------------------------------------------------
                         slack                                  0.031    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_125m_pll
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { clk_125m_pll/inst/mmcme4_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin               Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location            Pin
Min Period        n/a     GTHE4_CHANNEL/DRPCLK  n/a            4.000         8.000       4.000      GTHE4_CHANNEL_X0Y0  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/DRPCLK
Min Period        n/a     BUFGCE/I              n/a            1.290         8.000       6.710      BUFGCE_X0Y90        clk_125m_pll/inst/clkout1_buf/I
Min Period        n/a     MMCME4_ADV/CLKOUT0    n/a            1.071         8.000       6.929      MMCM_X0Y3           clk_125m_pll/inst/mmcme4_adv_inst/CLKOUT0
Min Period        n/a     RAMD32/CLK            n/a            1.064         8.000       6.936      SLICE_X58Y170       dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMA/CLK
Min Period        n/a     RAMD32/CLK            n/a            1.064         8.000       6.936      SLICE_X58Y170       dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMA_D1/CLK
Min Period        n/a     RAMD32/CLK            n/a            1.064         8.000       6.936      SLICE_X58Y170       dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMB/CLK
Min Period        n/a     RAMD32/CLK            n/a            1.064         8.000       6.936      SLICE_X58Y170       dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMB_D1/CLK
Min Period        n/a     RAMD32/CLK            n/a            1.064         8.000       6.936      SLICE_X58Y170       dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMC/CLK
Min Period        n/a     RAMD32/CLK            n/a            1.064         8.000       6.936      SLICE_X58Y170       dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMC_D1/CLK
Min Period        n/a     RAMD32/CLK            n/a            1.064         8.000       6.936      SLICE_X58Y170       dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMD/CLK
Low Pulse Width   Slow    GTHE4_CHANNEL/DRPCLK  n/a            1.800         4.000       2.200      GTHE4_CHANNEL_X0Y0  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/DRPCLK
Low Pulse Width   Fast    GTHE4_CHANNEL/DRPCLK  n/a            1.800         4.000       2.200      GTHE4_CHANNEL_X0Y0  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/DRPCLK
Low Pulse Width   Slow    RAMD32/CLK            n/a            0.532         4.000       3.468      SLICE_X58Y170       dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK            n/a            0.532         4.000       3.468      SLICE_X58Y170       dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK            n/a            0.532         4.000       3.468      SLICE_X58Y170       dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK            n/a            0.532         4.000       3.468      SLICE_X58Y170       dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK            n/a            0.532         4.000       3.468      SLICE_X58Y170       dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK            n/a            0.532         4.000       3.468      SLICE_X58Y170       dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK            n/a            0.532         4.000       3.468      SLICE_X58Y170       dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK            n/a            0.532         4.000       3.468      SLICE_X58Y170       dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMB_D1/CLK
High Pulse Width  Slow    GTHE4_CHANNEL/DRPCLK  n/a            1.800         4.000       2.200      GTHE4_CHANNEL_X0Y0  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/DRPCLK
High Pulse Width  Fast    GTHE4_CHANNEL/DRPCLK  n/a            1.800         4.000       2.200      GTHE4_CHANNEL_X0Y0  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/DRPCLK
High Pulse Width  Slow    RAMD32/CLK            n/a            0.532         4.000       3.468      SLICE_X58Y170       dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK            n/a            0.532         4.000       3.468      SLICE_X58Y170       dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK            n/a            0.532         4.000       3.468      SLICE_X58Y170       dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK            n/a            0.532         4.000       3.468      SLICE_X58Y170       dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK            n/a            0.532         4.000       3.468      SLICE_X58Y170       dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK            n/a            0.532         4.000       3.468      SLICE_X58Y170       dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK            n/a            0.532         4.000       3.468      SLICE_X58Y170       dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK            n/a            0.532         4.000       3.468      SLICE_X58Y170       dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMB_D1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_25m
  To Clock:  clk_25m

Setup :            0  Failing Endpoints,  Worst Slack       38.586ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.035ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.725ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             38.586ns  (required time - arrival time)
  Source:                 fpga_top/<hidden>
                            (rising edge-triggered cell FDRE clocked by clk_25m  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            fpga_top/<hidden>
                            (rising edge-triggered cell FDRE clocked by clk_25m  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25m
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25m rise@40.000ns - clk_25m rise@0.000ns)
  Data Path Delay:        1.372ns  (logic 0.524ns (38.199%)  route 0.848ns (61.801%))
  Logic Levels:           5  (CARRY8=4 LUT4=1)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.176ns = ( 42.176 - 40.000 ) 
    Source Clock Delay      (SCD):    2.523ns
    Clock Pessimism Removal (CPR):    0.315ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.318ns (routing 0.170ns, distribution 1.148ns)
  Clock Net Delay (Destination): 1.153ns (routing 0.155ns, distribution 0.998ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25m rise edge)    0.000     0.000 r  
    AD7                                               0.000     0.000 r  pin_hpio_refclk_i_p (IN)
                         net (fo=0)                   0.100     0.100    hpio_refclk_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.704     0.804 r  hpio_refclk_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.854    hpio_refclk_inst/OUT
    AD7                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.854 r  hpio_refclk_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     1.177    hpio_refclk
    BUFGCE_X0Y89         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.205 r  hpio_refclk_bufg_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=183, routed)         1.318     2.523    fpga_top/<hidden>
    SLICE_X59Y160        FDRE                                         r  fpga_top/<hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y160        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.079     2.602 r  fpga_top/<hidden>
                         net (fo=134, routed)         0.736     3.337    fpga_top/<hidden>/<hidden>/<hidden>
    SLICE_X59Y156        LUT4 (Prop_A6LUT_SLICEL_I2_O)
                                                      0.149     3.486 r  fpga_top/<hidden>/<hidden>/<hidden>
                         net (fo=1, routed)           0.009     3.495    fpga_top/<hidden>/<hidden>/<hidden>
    SLICE_X59Y156        CARRY8 (Prop_CARRY8_SLICEL_S[0]_CO[7])
                                                      0.190     3.685 r  fpga_top/<hidden>/<hidden>/<hidden>
                         net (fo=1, routed)           0.026     3.711    fpga_top/<hidden>/<hidden>/<hidden>
    SLICE_X59Y157        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     3.726 r  fpga_top/<hidden>/<hidden>/<hidden>
                         net (fo=1, routed)           0.026     3.752    fpga_top/<hidden>/<hidden>/<hidden>
    SLICE_X59Y158        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     3.767 r  fpga_top/<hidden>/<hidden>/<hidden>
                         net (fo=1, routed)           0.026     3.793    fpga_top/<hidden>/<hidden>/<hidden>
    SLICE_X59Y159        CARRY8 (Prop_CARRY8_SLICEL_CI_O[1])
                                                      0.076     3.869 r  fpga_top/<hidden>/<hidden>/<hidden>
                         net (fo=1, routed)           0.025     3.894    fpga_top/<hidden>
    SLICE_X59Y159        FDRE                                         r  fpga_top/<hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_25m rise edge)   40.000    40.000 r  
    AD7                                               0.000    40.000 r  pin_hpio_refclk_i_p (IN)
                         net (fo=0)                   0.079    40.079    hpio_refclk_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.593    40.672 r  hpio_refclk_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    40.712    hpio_refclk_inst/OUT
    AD7                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    40.712 r  hpio_refclk_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.287    40.999    hpio_refclk
    BUFGCE_X0Y89         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    41.023 r  hpio_refclk_bufg_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=183, routed)         1.153    42.176    fpga_top/<hidden>
    SLICE_X59Y159        FDRE                                         r  fpga_top/<hidden>
                         clock pessimism              0.315    42.491    
                         clock uncertainty           -0.035    42.456    
    SLICE_X59Y159        FDRE (Setup_BFF_SLICEL_C_D)
                                                      0.025    42.481    fpga_top/<hidden>
  -------------------------------------------------------------------
                         required time                         42.481    
                         arrival time                          -3.894    
  -------------------------------------------------------------------
                         slack                                 38.586    

Slack (MET) :             38.592ns  (required time - arrival time)
  Source:                 fpga_top/<hidden>
                            (rising edge-triggered cell FDRE clocked by clk_25m  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            fpga_top/<hidden>
                            (rising edge-triggered cell FDRE clocked by clk_25m  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25m
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25m rise@40.000ns - clk_25m rise@0.000ns)
  Data Path Delay:        1.372ns  (logic 0.549ns (40.021%)  route 0.823ns (59.979%))
  Logic Levels:           4  (CARRY8=3 LUT4=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.182ns = ( 42.182 - 40.000 ) 
    Source Clock Delay      (SCD):    2.523ns
    Clock Pessimism Removal (CPR):    0.315ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.318ns (routing 0.170ns, distribution 1.148ns)
  Clock Net Delay (Destination): 1.159ns (routing 0.155ns, distribution 1.004ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25m rise edge)    0.000     0.000 r  
    AD7                                               0.000     0.000 r  pin_hpio_refclk_i_p (IN)
                         net (fo=0)                   0.100     0.100    hpio_refclk_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.704     0.804 r  hpio_refclk_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.854    hpio_refclk_inst/OUT
    AD7                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.854 r  hpio_refclk_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     1.177    hpio_refclk
    BUFGCE_X0Y89         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.205 r  hpio_refclk_bufg_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=183, routed)         1.318     2.523    fpga_top/<hidden>
    SLICE_X59Y160        FDRE                                         r  fpga_top/<hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y160        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.079     2.602 r  fpga_top/<hidden>
                         net (fo=134, routed)         0.736     3.337    fpga_top/<hidden>/<hidden>/<hidden>
    SLICE_X59Y156        LUT4 (Prop_A6LUT_SLICEL_I2_O)
                                                      0.149     3.486 r  fpga_top/<hidden>/<hidden>/<hidden>
                         net (fo=1, routed)           0.009     3.495    fpga_top/<hidden>/<hidden>/<hidden>
    SLICE_X59Y156        CARRY8 (Prop_CARRY8_SLICEL_S[0]_CO[7])
                                                      0.190     3.685 r  fpga_top/<hidden>/<hidden>/<hidden>
                         net (fo=1, routed)           0.026     3.711    fpga_top/<hidden>/<hidden>/<hidden>
    SLICE_X59Y157        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     3.726 r  fpga_top/<hidden>/<hidden>/<hidden>
                         net (fo=1, routed)           0.026     3.752    fpga_top/<hidden>/<hidden>/<hidden>
    SLICE_X59Y158        CARRY8 (Prop_CARRY8_SLICEL_CI_O[7])
                                                      0.116     3.868 r  fpga_top/<hidden>/<hidden>/<hidden>
                         net (fo=1, routed)           0.026     3.894    fpga_top/<hidden>
    SLICE_X59Y158        FDRE                                         r  fpga_top/<hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_25m rise edge)   40.000    40.000 r  
    AD7                                               0.000    40.000 r  pin_hpio_refclk_i_p (IN)
                         net (fo=0)                   0.079    40.079    hpio_refclk_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.593    40.672 r  hpio_refclk_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    40.712    hpio_refclk_inst/OUT
    AD7                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    40.712 r  hpio_refclk_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.287    40.999    hpio_refclk
    BUFGCE_X0Y89         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    41.023 r  hpio_refclk_bufg_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=183, routed)         1.159    42.182    fpga_top/<hidden>
    SLICE_X59Y158        FDRE                                         r  fpga_top/<hidden>
                         clock pessimism              0.315    42.496    
                         clock uncertainty           -0.035    42.461    
    SLICE_X59Y158        FDRE (Setup_HFF_SLICEL_C_D)
                                                      0.025    42.486    fpga_top/<hidden>
  -------------------------------------------------------------------
                         required time                         42.486    
                         arrival time                          -3.894    
  -------------------------------------------------------------------
                         slack                                 38.592    

Slack (MET) :             38.593ns  (required time - arrival time)
  Source:                 fpga_top/<hidden>
                            (rising edge-triggered cell FDRE clocked by clk_25m  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            fpga_top/<hidden>
                            (rising edge-triggered cell FDRE clocked by clk_25m  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25m
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25m rise@40.000ns - clk_25m rise@0.000ns)
  Data Path Delay:        1.371ns  (logic 0.549ns (40.050%)  route 0.822ns (59.950%))
  Logic Levels:           4  (CARRY8=3 LUT4=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.182ns = ( 42.182 - 40.000 ) 
    Source Clock Delay      (SCD):    2.523ns
    Clock Pessimism Removal (CPR):    0.315ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.318ns (routing 0.170ns, distribution 1.148ns)
  Clock Net Delay (Destination): 1.159ns (routing 0.155ns, distribution 1.004ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25m rise edge)    0.000     0.000 r  
    AD7                                               0.000     0.000 r  pin_hpio_refclk_i_p (IN)
                         net (fo=0)                   0.100     0.100    hpio_refclk_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.704     0.804 r  hpio_refclk_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.854    hpio_refclk_inst/OUT
    AD7                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.854 r  hpio_refclk_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     1.177    hpio_refclk
    BUFGCE_X0Y89         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.205 r  hpio_refclk_bufg_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=183, routed)         1.318     2.523    fpga_top/<hidden>
    SLICE_X59Y160        FDRE                                         r  fpga_top/<hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y160        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.079     2.602 r  fpga_top/<hidden>
                         net (fo=134, routed)         0.736     3.337    fpga_top/<hidden>/<hidden>/<hidden>
    SLICE_X59Y156        LUT4 (Prop_A6LUT_SLICEL_I2_O)
                                                      0.149     3.486 r  fpga_top/<hidden>/<hidden>/<hidden>
                         net (fo=1, routed)           0.009     3.495    fpga_top/<hidden>/<hidden>/<hidden>
    SLICE_X59Y156        CARRY8 (Prop_CARRY8_SLICEL_S[0]_CO[7])
                                                      0.190     3.685 r  fpga_top/<hidden>/<hidden>/<hidden>
                         net (fo=1, routed)           0.026     3.711    fpga_top/<hidden>/<hidden>/<hidden>
    SLICE_X59Y157        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     3.726 r  fpga_top/<hidden>/<hidden>/<hidden>
                         net (fo=1, routed)           0.026     3.752    fpga_top/<hidden>/<hidden>/<hidden>
    SLICE_X59Y158        CARRY8 (Prop_CARRY8_SLICEL_CI_O[5])
                                                      0.116     3.868 r  fpga_top/<hidden>/<hidden>/<hidden>
                         net (fo=1, routed)           0.025     3.893    fpga_top/<hidden>
    SLICE_X59Y158        FDRE                                         r  fpga_top/<hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_25m rise edge)   40.000    40.000 r  
    AD7                                               0.000    40.000 r  pin_hpio_refclk_i_p (IN)
                         net (fo=0)                   0.079    40.079    hpio_refclk_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.593    40.672 r  hpio_refclk_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    40.712    hpio_refclk_inst/OUT
    AD7                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    40.712 r  hpio_refclk_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.287    40.999    hpio_refclk
    BUFGCE_X0Y89         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    41.023 r  hpio_refclk_bufg_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=183, routed)         1.159    42.182    fpga_top/<hidden>
    SLICE_X59Y158        FDRE                                         r  fpga_top/<hidden>
                         clock pessimism              0.315    42.496    
                         clock uncertainty           -0.035    42.461    
    SLICE_X59Y158        FDRE (Setup_FFF_SLICEL_C_D)
                                                      0.025    42.486    fpga_top/<hidden>
  -------------------------------------------------------------------
                         required time                         42.486    
                         arrival time                          -3.893    
  -------------------------------------------------------------------
                         slack                                 38.593    

Slack (MET) :             38.605ns  (required time - arrival time)
  Source:                 fpga_top/<hidden>
                            (rising edge-triggered cell FDRE clocked by clk_25m  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            fpga_top/<hidden>
                            (rising edge-triggered cell FDRE clocked by clk_25m  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25m
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25m rise@40.000ns - clk_25m rise@0.000ns)
  Data Path Delay:        1.359ns  (logic 0.536ns (39.447%)  route 0.823ns (60.553%))
  Logic Levels:           4  (CARRY8=3 LUT4=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.182ns = ( 42.182 - 40.000 ) 
    Source Clock Delay      (SCD):    2.523ns
    Clock Pessimism Removal (CPR):    0.315ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.318ns (routing 0.170ns, distribution 1.148ns)
  Clock Net Delay (Destination): 1.159ns (routing 0.155ns, distribution 1.004ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25m rise edge)    0.000     0.000 r  
    AD7                                               0.000     0.000 r  pin_hpio_refclk_i_p (IN)
                         net (fo=0)                   0.100     0.100    hpio_refclk_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.704     0.804 r  hpio_refclk_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.854    hpio_refclk_inst/OUT
    AD7                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.854 r  hpio_refclk_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     1.177    hpio_refclk
    BUFGCE_X0Y89         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.205 r  hpio_refclk_bufg_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=183, routed)         1.318     2.523    fpga_top/<hidden>
    SLICE_X59Y160        FDRE                                         r  fpga_top/<hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y160        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.079     2.602 r  fpga_top/<hidden>
                         net (fo=134, routed)         0.736     3.337    fpga_top/<hidden>/<hidden>/<hidden>
    SLICE_X59Y156        LUT4 (Prop_A6LUT_SLICEL_I2_O)
                                                      0.149     3.486 r  fpga_top/<hidden>/<hidden>/<hidden>
                         net (fo=1, routed)           0.009     3.495    fpga_top/<hidden>/<hidden>/<hidden>
    SLICE_X59Y156        CARRY8 (Prop_CARRY8_SLICEL_S[0]_CO[7])
                                                      0.190     3.685 r  fpga_top/<hidden>/<hidden>/<hidden>
                         net (fo=1, routed)           0.026     3.711    fpga_top/<hidden>/<hidden>/<hidden>
    SLICE_X59Y157        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     3.726 r  fpga_top/<hidden>/<hidden>/<hidden>
                         net (fo=1, routed)           0.026     3.752    fpga_top/<hidden>/<hidden>/<hidden>
    SLICE_X59Y158        CARRY8 (Prop_CARRY8_SLICEL_CI_O[6])
                                                      0.103     3.855 r  fpga_top/<hidden>/<hidden>/<hidden>
                         net (fo=1, routed)           0.026     3.881    fpga_top/<hidden>
    SLICE_X59Y158        FDRE                                         r  fpga_top/<hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_25m rise edge)   40.000    40.000 r  
    AD7                                               0.000    40.000 r  pin_hpio_refclk_i_p (IN)
                         net (fo=0)                   0.079    40.079    hpio_refclk_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.593    40.672 r  hpio_refclk_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    40.712    hpio_refclk_inst/OUT
    AD7                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    40.712 r  hpio_refclk_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.287    40.999    hpio_refclk
    BUFGCE_X0Y89         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    41.023 r  hpio_refclk_bufg_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=183, routed)         1.159    42.182    fpga_top/<hidden>
    SLICE_X59Y158        FDRE                                         r  fpga_top/<hidden>
                         clock pessimism              0.315    42.496    
                         clock uncertainty           -0.035    42.461    
    SLICE_X59Y158        FDRE (Setup_GFF_SLICEL_C_D)
                                                      0.025    42.486    fpga_top/<hidden>
  -------------------------------------------------------------------
                         required time                         42.486    
                         arrival time                          -3.881    
  -------------------------------------------------------------------
                         slack                                 38.605    

Slack (MET) :             38.606ns  (required time - arrival time)
  Source:                 fpga_top/<hidden>
                            (rising edge-triggered cell FDRE clocked by clk_25m  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            fpga_top/<hidden>
                            (rising edge-triggered cell FDRE clocked by clk_25m  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25m
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25m rise@40.000ns - clk_25m rise@0.000ns)
  Data Path Delay:        1.352ns  (logic 0.504ns (37.284%)  route 0.848ns (62.716%))
  Logic Levels:           5  (CARRY8=4 LUT4=1)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.176ns = ( 42.176 - 40.000 ) 
    Source Clock Delay      (SCD):    2.523ns
    Clock Pessimism Removal (CPR):    0.315ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.318ns (routing 0.170ns, distribution 1.148ns)
  Clock Net Delay (Destination): 1.153ns (routing 0.155ns, distribution 0.998ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25m rise edge)    0.000     0.000 r  
    AD7                                               0.000     0.000 r  pin_hpio_refclk_i_p (IN)
                         net (fo=0)                   0.100     0.100    hpio_refclk_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.704     0.804 r  hpio_refclk_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.854    hpio_refclk_inst/OUT
    AD7                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.854 r  hpio_refclk_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     1.177    hpio_refclk
    BUFGCE_X0Y89         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.205 r  hpio_refclk_bufg_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=183, routed)         1.318     2.523    fpga_top/<hidden>
    SLICE_X59Y160        FDRE                                         r  fpga_top/<hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y160        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.079     2.602 r  fpga_top/<hidden>
                         net (fo=134, routed)         0.736     3.337    fpga_top/<hidden>/<hidden>/<hidden>
    SLICE_X59Y156        LUT4 (Prop_A6LUT_SLICEL_I2_O)
                                                      0.149     3.486 r  fpga_top/<hidden>/<hidden>/<hidden>
                         net (fo=1, routed)           0.009     3.495    fpga_top/<hidden>/<hidden>/<hidden>
    SLICE_X59Y156        CARRY8 (Prop_CARRY8_SLICEL_S[0]_CO[7])
                                                      0.190     3.685 r  fpga_top/<hidden>/<hidden>/<hidden>
                         net (fo=1, routed)           0.026     3.711    fpga_top/<hidden>/<hidden>/<hidden>
    SLICE_X59Y157        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     3.726 r  fpga_top/<hidden>/<hidden>/<hidden>
                         net (fo=1, routed)           0.026     3.752    fpga_top/<hidden>/<hidden>/<hidden>
    SLICE_X59Y158        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     3.767 r  fpga_top/<hidden>/<hidden>/<hidden>
                         net (fo=1, routed)           0.026     3.793    fpga_top/<hidden>/<hidden>/<hidden>
    SLICE_X59Y159        CARRY8 (Prop_CARRY8_SLICEL_CI_O[0])
                                                      0.056     3.849 r  fpga_top/<hidden>/<hidden>/<hidden>
                         net (fo=1, routed)           0.025     3.874    fpga_top/<hidden>
    SLICE_X59Y159        FDRE                                         r  fpga_top/<hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_25m rise edge)   40.000    40.000 r  
    AD7                                               0.000    40.000 r  pin_hpio_refclk_i_p (IN)
                         net (fo=0)                   0.079    40.079    hpio_refclk_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.593    40.672 r  hpio_refclk_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    40.712    hpio_refclk_inst/OUT
    AD7                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    40.712 r  hpio_refclk_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.287    40.999    hpio_refclk
    BUFGCE_X0Y89         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    41.023 r  hpio_refclk_bufg_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=183, routed)         1.153    42.176    fpga_top/<hidden>
    SLICE_X59Y159        FDRE                                         r  fpga_top/<hidden>
                         clock pessimism              0.315    42.491    
                         clock uncertainty           -0.035    42.456    
    SLICE_X59Y159        FDRE (Setup_AFF_SLICEL_C_D)
                                                      0.025    42.481    fpga_top/<hidden>
  -------------------------------------------------------------------
                         required time                         42.481    
                         arrival time                          -3.874    
  -------------------------------------------------------------------
                         slack                                 38.606    

Slack (MET) :             38.623ns  (required time - arrival time)
  Source:                 fpga_top/<hidden>
                            (rising edge-triggered cell FDRE clocked by clk_25m  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            fpga_top/<hidden>
                            (rising edge-triggered cell FDRE clocked by clk_25m  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25m
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25m rise@40.000ns - clk_25m rise@0.000ns)
  Data Path Delay:        1.341ns  (logic 0.519ns (38.709%)  route 0.822ns (61.291%))
  Logic Levels:           4  (CARRY8=3 LUT4=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.182ns = ( 42.182 - 40.000 ) 
    Source Clock Delay      (SCD):    2.523ns
    Clock Pessimism Removal (CPR):    0.315ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.318ns (routing 0.170ns, distribution 1.148ns)
  Clock Net Delay (Destination): 1.159ns (routing 0.155ns, distribution 1.004ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25m rise edge)    0.000     0.000 r  
    AD7                                               0.000     0.000 r  pin_hpio_refclk_i_p (IN)
                         net (fo=0)                   0.100     0.100    hpio_refclk_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.704     0.804 r  hpio_refclk_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.854    hpio_refclk_inst/OUT
    AD7                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.854 r  hpio_refclk_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     1.177    hpio_refclk
    BUFGCE_X0Y89         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.205 r  hpio_refclk_bufg_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=183, routed)         1.318     2.523    fpga_top/<hidden>
    SLICE_X59Y160        FDRE                                         r  fpga_top/<hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y160        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.079     2.602 r  fpga_top/<hidden>
                         net (fo=134, routed)         0.736     3.337    fpga_top/<hidden>/<hidden>/<hidden>
    SLICE_X59Y156        LUT4 (Prop_A6LUT_SLICEL_I2_O)
                                                      0.149     3.486 r  fpga_top/<hidden>/<hidden>/<hidden>
                         net (fo=1, routed)           0.009     3.495    fpga_top/<hidden>/<hidden>/<hidden>
    SLICE_X59Y156        CARRY8 (Prop_CARRY8_SLICEL_S[0]_CO[7])
                                                      0.190     3.685 r  fpga_top/<hidden>/<hidden>/<hidden>
                         net (fo=1, routed)           0.026     3.711    fpga_top/<hidden>/<hidden>/<hidden>
    SLICE_X59Y157        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     3.726 r  fpga_top/<hidden>/<hidden>/<hidden>
                         net (fo=1, routed)           0.026     3.752    fpga_top/<hidden>/<hidden>/<hidden>
    SLICE_X59Y158        CARRY8 (Prop_CARRY8_SLICEL_CI_O[4])
                                                      0.086     3.838 r  fpga_top/<hidden>/<hidden>/<hidden>
                         net (fo=1, routed)           0.025     3.863    fpga_top/<hidden>
    SLICE_X59Y158        FDRE                                         r  fpga_top/<hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_25m rise edge)   40.000    40.000 r  
    AD7                                               0.000    40.000 r  pin_hpio_refclk_i_p (IN)
                         net (fo=0)                   0.079    40.079    hpio_refclk_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.593    40.672 r  hpio_refclk_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    40.712    hpio_refclk_inst/OUT
    AD7                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    40.712 r  hpio_refclk_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.287    40.999    hpio_refclk
    BUFGCE_X0Y89         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    41.023 r  hpio_refclk_bufg_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=183, routed)         1.159    42.182    fpga_top/<hidden>
    SLICE_X59Y158        FDRE                                         r  fpga_top/<hidden>
                         clock pessimism              0.315    42.496    
                         clock uncertainty           -0.035    42.461    
    SLICE_X59Y158        FDRE (Setup_EFF_SLICEL_C_D)
                                                      0.025    42.486    fpga_top/<hidden>
  -------------------------------------------------------------------
                         required time                         42.486    
                         arrival time                          -3.863    
  -------------------------------------------------------------------
                         slack                                 38.623    

Slack (MET) :             38.624ns  (required time - arrival time)
  Source:                 fpga_top/<hidden>
                            (rising edge-triggered cell FDRE clocked by clk_25m  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            fpga_top/<hidden>
                            (rising edge-triggered cell FDRE clocked by clk_25m  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25m
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25m rise@40.000ns - clk_25m rise@0.000ns)
  Data Path Delay:        1.338ns  (logic 0.515ns (38.497%)  route 0.823ns (61.503%))
  Logic Levels:           4  (CARRY8=3 LUT4=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.180ns = ( 42.180 - 40.000 ) 
    Source Clock Delay      (SCD):    2.523ns
    Clock Pessimism Removal (CPR):    0.315ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.318ns (routing 0.170ns, distribution 1.148ns)
  Clock Net Delay (Destination): 1.157ns (routing 0.155ns, distribution 1.002ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25m rise edge)    0.000     0.000 r  
    AD7                                               0.000     0.000 r  pin_hpio_refclk_i_p (IN)
                         net (fo=0)                   0.100     0.100    hpio_refclk_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.704     0.804 r  hpio_refclk_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.854    hpio_refclk_inst/OUT
    AD7                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.854 r  hpio_refclk_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     1.177    hpio_refclk
    BUFGCE_X0Y89         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.205 r  hpio_refclk_bufg_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=183, routed)         1.318     2.523    fpga_top/<hidden>
    SLICE_X59Y160        FDRE                                         r  fpga_top/<hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y160        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.079     2.602 r  fpga_top/<hidden>
                         net (fo=134, routed)         0.736     3.337    fpga_top/<hidden>/<hidden>/<hidden>
    SLICE_X59Y156        LUT4 (Prop_A6LUT_SLICEL_I2_O)
                                                      0.149     3.486 r  fpga_top/<hidden>/<hidden>/<hidden>
                         net (fo=1, routed)           0.009     3.495    fpga_top/<hidden>/<hidden>/<hidden>
    SLICE_X59Y156        CARRY8 (Prop_CARRY8_SLICEL_S[0]_CO[7])
                                                      0.190     3.685 r  fpga_top/<hidden>/<hidden>/<hidden>
                         net (fo=1, routed)           0.026     3.711    fpga_top/<hidden>/<hidden>/<hidden>
    SLICE_X59Y157        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     3.726 r  fpga_top/<hidden>/<hidden>/<hidden>
                         net (fo=1, routed)           0.026     3.752    fpga_top/<hidden>/<hidden>/<hidden>
    SLICE_X59Y158        CARRY8 (Prop_CARRY8_SLICEL_CI_O[3])
                                                      0.082     3.834 r  fpga_top/<hidden>/<hidden>/<hidden>
                         net (fo=1, routed)           0.026     3.860    fpga_top/<hidden>
    SLICE_X59Y158        FDRE                                         r  fpga_top/<hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_25m rise edge)   40.000    40.000 r  
    AD7                                               0.000    40.000 r  pin_hpio_refclk_i_p (IN)
                         net (fo=0)                   0.079    40.079    hpio_refclk_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.593    40.672 r  hpio_refclk_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    40.712    hpio_refclk_inst/OUT
    AD7                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    40.712 r  hpio_refclk_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.287    40.999    hpio_refclk
    BUFGCE_X0Y89         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    41.023 r  hpio_refclk_bufg_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=183, routed)         1.157    42.180    fpga_top/<hidden>
    SLICE_X59Y158        FDRE                                         r  fpga_top/<hidden>
                         clock pessimism              0.315    42.494    
                         clock uncertainty           -0.035    42.459    
    SLICE_X59Y158        FDRE (Setup_DFF_SLICEL_C_D)
                                                      0.025    42.484    fpga_top/<hidden>
  -------------------------------------------------------------------
                         required time                         42.484    
                         arrival time                          -3.860    
  -------------------------------------------------------------------
                         slack                                 38.624    

Slack (MET) :             38.631ns  (required time - arrival time)
  Source:                 fpga_top/<hidden>
                            (rising edge-triggered cell FDRE clocked by clk_25m  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            fpga_top/<hidden>
                            (rising edge-triggered cell FDRE clocked by clk_25m  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25m
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25m rise@40.000ns - clk_25m rise@0.000ns)
  Data Path Delay:        1.331ns  (logic 0.534ns (40.127%)  route 0.797ns (59.873%))
  Logic Levels:           3  (CARRY8=2 LUT4=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.180ns = ( 42.180 - 40.000 ) 
    Source Clock Delay      (SCD):    2.523ns
    Clock Pessimism Removal (CPR):    0.315ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.318ns (routing 0.170ns, distribution 1.148ns)
  Clock Net Delay (Destination): 1.157ns (routing 0.155ns, distribution 1.002ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25m rise edge)    0.000     0.000 r  
    AD7                                               0.000     0.000 r  pin_hpio_refclk_i_p (IN)
                         net (fo=0)                   0.100     0.100    hpio_refclk_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.704     0.804 r  hpio_refclk_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.854    hpio_refclk_inst/OUT
    AD7                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.854 r  hpio_refclk_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     1.177    hpio_refclk
    BUFGCE_X0Y89         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.205 r  hpio_refclk_bufg_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=183, routed)         1.318     2.523    fpga_top/<hidden>
    SLICE_X59Y160        FDRE                                         r  fpga_top/<hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y160        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.079     2.602 r  fpga_top/<hidden>
                         net (fo=134, routed)         0.736     3.337    fpga_top/<hidden>/<hidden>/<hidden>
    SLICE_X59Y156        LUT4 (Prop_A6LUT_SLICEL_I2_O)
                                                      0.149     3.486 r  fpga_top/<hidden>/<hidden>/<hidden>
                         net (fo=1, routed)           0.009     3.495    fpga_top/<hidden>/<hidden>/<hidden>
    SLICE_X59Y156        CARRY8 (Prop_CARRY8_SLICEL_S[0]_CO[7])
                                                      0.190     3.685 r  fpga_top/<hidden>/<hidden>/<hidden>
                         net (fo=1, routed)           0.026     3.711    fpga_top/<hidden>/<hidden>/<hidden>
    SLICE_X59Y157        CARRY8 (Prop_CARRY8_SLICEL_CI_O[7])
                                                      0.116     3.827 r  fpga_top/<hidden>/<hidden>/<hidden>
                         net (fo=1, routed)           0.026     3.853    fpga_top/<hidden>
    SLICE_X59Y157        FDRE                                         r  fpga_top/<hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_25m rise edge)   40.000    40.000 r  
    AD7                                               0.000    40.000 r  pin_hpio_refclk_i_p (IN)
                         net (fo=0)                   0.079    40.079    hpio_refclk_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.593    40.672 r  hpio_refclk_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    40.712    hpio_refclk_inst/OUT
    AD7                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    40.712 r  hpio_refclk_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.287    40.999    hpio_refclk
    BUFGCE_X0Y89         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    41.023 r  hpio_refclk_bufg_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=183, routed)         1.157    42.180    fpga_top/<hidden>
    SLICE_X59Y157        FDRE                                         r  fpga_top/<hidden>
                         clock pessimism              0.315    42.494    
                         clock uncertainty           -0.035    42.459    
    SLICE_X59Y157        FDRE (Setup_HFF_SLICEL_C_D)
                                                      0.025    42.484    fpga_top/<hidden>
  -------------------------------------------------------------------
                         required time                         42.484    
                         arrival time                          -3.853    
  -------------------------------------------------------------------
                         slack                                 38.631    

Slack (MET) :             38.631ns  (required time - arrival time)
  Source:                 fpga_top/<hidden>
                            (rising edge-triggered cell FDRE clocked by clk_25m  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            fpga_top/<hidden>
                            (rising edge-triggered cell FDRE clocked by clk_25m  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25m
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25m rise@40.000ns - clk_25m rise@0.000ns)
  Data Path Delay:        1.331ns  (logic 0.509ns (38.248%)  route 0.822ns (61.752%))
  Logic Levels:           4  (CARRY8=3 LUT4=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.180ns = ( 42.180 - 40.000 ) 
    Source Clock Delay      (SCD):    2.523ns
    Clock Pessimism Removal (CPR):    0.315ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.318ns (routing 0.170ns, distribution 1.148ns)
  Clock Net Delay (Destination): 1.157ns (routing 0.155ns, distribution 1.002ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25m rise edge)    0.000     0.000 r  
    AD7                                               0.000     0.000 r  pin_hpio_refclk_i_p (IN)
                         net (fo=0)                   0.100     0.100    hpio_refclk_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.704     0.804 r  hpio_refclk_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.854    hpio_refclk_inst/OUT
    AD7                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.854 r  hpio_refclk_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     1.177    hpio_refclk
    BUFGCE_X0Y89         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.205 r  hpio_refclk_bufg_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=183, routed)         1.318     2.523    fpga_top/<hidden>
    SLICE_X59Y160        FDRE                                         r  fpga_top/<hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y160        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.079     2.602 r  fpga_top/<hidden>
                         net (fo=134, routed)         0.736     3.337    fpga_top/<hidden>/<hidden>/<hidden>
    SLICE_X59Y156        LUT4 (Prop_A6LUT_SLICEL_I2_O)
                                                      0.149     3.486 r  fpga_top/<hidden>/<hidden>/<hidden>
                         net (fo=1, routed)           0.009     3.495    fpga_top/<hidden>/<hidden>/<hidden>
    SLICE_X59Y156        CARRY8 (Prop_CARRY8_SLICEL_S[0]_CO[7])
                                                      0.190     3.685 r  fpga_top/<hidden>/<hidden>/<hidden>
                         net (fo=1, routed)           0.026     3.711    fpga_top/<hidden>/<hidden>/<hidden>
    SLICE_X59Y157        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     3.726 r  fpga_top/<hidden>/<hidden>/<hidden>
                         net (fo=1, routed)           0.026     3.752    fpga_top/<hidden>/<hidden>/<hidden>
    SLICE_X59Y158        CARRY8 (Prop_CARRY8_SLICEL_CI_O[1])
                                                      0.076     3.828 r  fpga_top/<hidden>/<hidden>/<hidden>
                         net (fo=1, routed)           0.025     3.853    fpga_top/<hidden>
    SLICE_X59Y158        FDRE                                         r  fpga_top/<hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_25m rise edge)   40.000    40.000 r  
    AD7                                               0.000    40.000 r  pin_hpio_refclk_i_p (IN)
                         net (fo=0)                   0.079    40.079    hpio_refclk_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.593    40.672 r  hpio_refclk_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    40.712    hpio_refclk_inst/OUT
    AD7                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    40.712 r  hpio_refclk_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.287    40.999    hpio_refclk
    BUFGCE_X0Y89         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    41.023 r  hpio_refclk_bufg_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=183, routed)         1.157    42.180    fpga_top/<hidden>
    SLICE_X59Y158        FDRE                                         r  fpga_top/<hidden>
                         clock pessimism              0.315    42.494    
                         clock uncertainty           -0.035    42.459    
    SLICE_X59Y158        FDRE (Setup_BFF_SLICEL_C_D)
                                                      0.025    42.484    fpga_top/<hidden>
  -------------------------------------------------------------------
                         required time                         42.484    
                         arrival time                          -3.853    
  -------------------------------------------------------------------
                         slack                                 38.631    

Slack (MET) :             38.632ns  (required time - arrival time)
  Source:                 fpga_top/<hidden>
                            (rising edge-triggered cell FDRE clocked by clk_25m  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            fpga_top/<hidden>
                            (rising edge-triggered cell FDRE clocked by clk_25m  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25m
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25m rise@40.000ns - clk_25m rise@0.000ns)
  Data Path Delay:        1.330ns  (logic 0.534ns (40.157%)  route 0.796ns (59.843%))
  Logic Levels:           3  (CARRY8=2 LUT4=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.180ns = ( 42.180 - 40.000 ) 
    Source Clock Delay      (SCD):    2.523ns
    Clock Pessimism Removal (CPR):    0.315ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.318ns (routing 0.170ns, distribution 1.148ns)
  Clock Net Delay (Destination): 1.157ns (routing 0.155ns, distribution 1.002ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25m rise edge)    0.000     0.000 r  
    AD7                                               0.000     0.000 r  pin_hpio_refclk_i_p (IN)
                         net (fo=0)                   0.100     0.100    hpio_refclk_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.704     0.804 r  hpio_refclk_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.854    hpio_refclk_inst/OUT
    AD7                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.854 r  hpio_refclk_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     1.177    hpio_refclk
    BUFGCE_X0Y89         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.205 r  hpio_refclk_bufg_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=183, routed)         1.318     2.523    fpga_top/<hidden>
    SLICE_X59Y160        FDRE                                         r  fpga_top/<hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y160        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.079     2.602 r  fpga_top/<hidden>
                         net (fo=134, routed)         0.736     3.337    fpga_top/<hidden>/<hidden>/<hidden>
    SLICE_X59Y156        LUT4 (Prop_A6LUT_SLICEL_I2_O)
                                                      0.149     3.486 r  fpga_top/<hidden>/<hidden>/<hidden>
                         net (fo=1, routed)           0.009     3.495    fpga_top/<hidden>/<hidden>/<hidden>
    SLICE_X59Y156        CARRY8 (Prop_CARRY8_SLICEL_S[0]_CO[7])
                                                      0.190     3.685 r  fpga_top/<hidden>/<hidden>/<hidden>
                         net (fo=1, routed)           0.026     3.711    fpga_top/<hidden>/<hidden>/<hidden>
    SLICE_X59Y157        CARRY8 (Prop_CARRY8_SLICEL_CI_O[5])
                                                      0.116     3.827 r  fpga_top/<hidden>/<hidden>/<hidden>
                         net (fo=1, routed)           0.025     3.852    fpga_top/<hidden>
    SLICE_X59Y157        FDRE                                         r  fpga_top/<hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_25m rise edge)   40.000    40.000 r  
    AD7                                               0.000    40.000 r  pin_hpio_refclk_i_p (IN)
                         net (fo=0)                   0.079    40.079    hpio_refclk_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.593    40.672 r  hpio_refclk_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    40.712    hpio_refclk_inst/OUT
    AD7                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    40.712 r  hpio_refclk_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.287    40.999    hpio_refclk
    BUFGCE_X0Y89         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    41.023 r  hpio_refclk_bufg_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=183, routed)         1.157    42.180    fpga_top/<hidden>
    SLICE_X59Y157        FDRE                                         r  fpga_top/<hidden>
                         clock pessimism              0.315    42.494    
                         clock uncertainty           -0.035    42.459    
    SLICE_X59Y157        FDRE (Setup_FFF_SLICEL_C_D)
                                                      0.025    42.484    fpga_top/<hidden>
  -------------------------------------------------------------------
                         required time                         42.484    
                         arrival time                          -3.852    
  -------------------------------------------------------------------
                         slack                                 38.632    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 fpga_top/<hidden>
                            (rising edge-triggered cell FDRE clocked by clk_25m  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            fpga_top/<hidden>
                            (rising edge-triggered cell FDRE clocked by clk_25m  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25m
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25m rise@0.000ns - clk_25m rise@0.000ns)
  Data Path Delay:        0.097ns  (logic 0.063ns (64.948%)  route 0.034ns (35.052%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.564ns
    Source Clock Delay      (SCD):    1.295ns
    Clock Pessimism Removal (CPR):    0.255ns
  Clock Net Delay (Source):      0.646ns (routing 0.096ns, distribution 0.550ns)
  Clock Net Delay (Destination): 0.739ns (routing 0.108ns, distribution 0.631ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25m rise edge)    0.000     0.000 r  
    AD7                                               0.000     0.000 r  pin_hpio_refclk_i_p (IN)
                         net (fo=0)                   0.079     0.079    hpio_refclk_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.369     0.448 r  hpio_refclk_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.488    hpio_refclk_inst/OUT
    AD7                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.488 r  hpio_refclk_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.144     0.632    hpio_refclk
    BUFGCE_X0Y89         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.649 r  hpio_refclk_bufg_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=183, routed)         0.646     1.295    fpga_top/<hidden>
    SLICE_X24Y238        FDRE                                         r  fpga_top/<hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y238        FDRE (Prop_GFF_SLICEM_C_Q)
                                                      0.039     1.334 r  fpga_top/<hidden>
                         net (fo=1, routed)           0.025     1.359    fpga_top/<hidden>
    SLICE_X24Y238        LUT5 (Prop_D5LUT_SLICEM_I2_O)
                                                      0.024     1.383 r  fpga_top/<hidden>
                         net (fo=1, routed)           0.009     1.392    fpga_top/<hidden>
    SLICE_X24Y238        FDRE                                         r  fpga_top/<hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_25m rise edge)    0.000     0.000 r  
    AD7                                               0.000     0.000 r  pin_hpio_refclk_i_p (IN)
                         net (fo=0)                   0.100     0.100    hpio_refclk_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.475     0.575 r  hpio_refclk_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.625    hpio_refclk_inst/OUT
    AD7                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.625 r  hpio_refclk_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.181     0.806    hpio_refclk
    BUFGCE_X0Y89         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.825 r  hpio_refclk_bufg_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=183, routed)         0.739     1.564    fpga_top/<hidden>
    SLICE_X24Y238        FDRE                                         r  fpga_top/<hidden>
                         clock pessimism             -0.255     1.309    
    SLICE_X24Y238        FDRE (Hold_DFF2_SLICEM_C_D)
                                                      0.047     1.356    fpga_top/<hidden>
  -------------------------------------------------------------------
                         required time                         -1.356    
                         arrival time                           1.392    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.040ns  (arrival time - required time)
  Source:                 fpga_top/<hidden>
                            (rising edge-triggered cell FDRE clocked by clk_25m  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            fpga_top/<hidden>
                            (rising edge-triggered cell FDRE clocked by clk_25m  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25m
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25m rise@0.000ns - clk_25m rise@0.000ns)
  Data Path Delay:        0.097ns  (logic 0.039ns (40.168%)  route 0.058ns (59.832%))
  Logic Levels:           0  
  Clock Path Skew:        0.010ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.659ns
    Source Clock Delay      (SCD):    1.388ns
    Clock Pessimism Removal (CPR):    0.261ns
  Clock Net Delay (Source):      0.739ns (routing 0.096ns, distribution 0.643ns)
  Clock Net Delay (Destination): 0.834ns (routing 0.108ns, distribution 0.726ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25m rise edge)    0.000     0.000 r  
    AD7                                               0.000     0.000 r  pin_hpio_refclk_i_p (IN)
                         net (fo=0)                   0.079     0.079    hpio_refclk_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.369     0.448 r  hpio_refclk_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.488    hpio_refclk_inst/OUT
    AD7                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.488 r  hpio_refclk_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.144     0.632    hpio_refclk
    BUFGCE_X0Y89         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.649 r  hpio_refclk_bufg_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=183, routed)         0.739     1.388    fpga_top/<hidden>
    SLICE_X59Y158        FDRE                                         r  fpga_top/<hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y158        FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.039     1.427 r  fpga_top/<hidden>
                         net (fo=2, routed)           0.058     1.485    fpga_top/<hidden>
    SLICE_X59Y159        FDRE                                         r  fpga_top/<hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_25m rise edge)    0.000     0.000 r  
    AD7                                               0.000     0.000 r  pin_hpio_refclk_i_p (IN)
                         net (fo=0)                   0.100     0.100    hpio_refclk_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.475     0.575 r  hpio_refclk_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.625    hpio_refclk_inst/OUT
    AD7                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.625 r  hpio_refclk_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.181     0.806    hpio_refclk
    BUFGCE_X0Y89         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.825 r  hpio_refclk_bufg_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=183, routed)         0.834     1.659    fpga_top/<hidden>
    SLICE_X59Y159        FDRE                                         r  fpga_top/<hidden>
                         clock pessimism             -0.261     1.398    
    SLICE_X59Y159        FDRE (Hold_CFF2_SLICEL_C_D)
                                                      0.047     1.445    fpga_top/<hidden>
  -------------------------------------------------------------------
                         required time                         -1.445    
                         arrival time                           1.485    
  -------------------------------------------------------------------
                         slack                                  0.040    

Slack (MET) :             0.041ns  (arrival time - required time)
  Source:                 fpga_top/<hidden>
                            (rising edge-triggered cell FDRE clocked by clk_25m  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            fpga_top/<hidden>
                            (rising edge-triggered cell FDRE clocked by clk_25m  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25m
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_25m rise@0.000ns - clk_25m rise@0.000ns)
  Data Path Delay:        0.192ns  (logic 0.059ns (30.740%)  route 0.133ns (69.260%))
  Logic Levels:           0  
  Clock Path Skew:        0.091ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.526ns
    Source Clock Delay      (SCD):    2.177ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Net Delay (Source):      1.154ns (routing 0.155ns, distribution 0.999ns)
  Clock Net Delay (Destination): 1.321ns (routing 0.170ns, distribution 1.151ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25m rise edge)    0.000     0.000 r  
    AD7                                               0.000     0.000 r  pin_hpio_refclk_i_p (IN)
                         net (fo=0)                   0.079     0.079    hpio_refclk_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.593     0.672 r  hpio_refclk_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.712    hpio_refclk_inst/OUT
    AD7                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.712 r  hpio_refclk_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.287     0.999    hpio_refclk
    BUFGCE_X0Y89         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.023 r  hpio_refclk_bufg_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=183, routed)         1.154     2.177    fpga_top/<hidden>
    SLICE_X56Y154        FDRE                                         r  fpga_top/<hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y154        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.059     2.236 r  fpga_top/<hidden>
                         net (fo=2, routed)           0.133     2.369    fpga_top/<hidden>
    SLICE_X58Y154        FDRE                                         r  fpga_top/<hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_25m rise edge)    0.000     0.000 r  
    AD7                                               0.000     0.000 r  pin_hpio_refclk_i_p (IN)
                         net (fo=0)                   0.100     0.100    hpio_refclk_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.704     0.804 r  hpio_refclk_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.854    hpio_refclk_inst/OUT
    AD7                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.854 r  hpio_refclk_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     1.177    hpio_refclk
    BUFGCE_X0Y89         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.205 r  hpio_refclk_bufg_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=183, routed)         1.321     2.526    fpga_top/<hidden>
    SLICE_X58Y154        FDRE                                         r  fpga_top/<hidden>
                         clock pessimism             -0.258     2.267    
    SLICE_X58Y154        FDRE (Hold_EFF_SLICEM_C_D)
                                                      0.060     2.327    fpga_top/<hidden>
  -------------------------------------------------------------------
                         required time                         -2.327    
                         arrival time                           2.369    
  -------------------------------------------------------------------
                         slack                                  0.041    

Slack (MET) :             0.041ns  (arrival time - required time)
  Source:                 fpga_top/<hidden>
                            (rising edge-triggered cell FDRE clocked by clk_25m  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            fpga_top/<hidden>
                            (rising edge-triggered cell FDRE clocked by clk_25m  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25m
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_25m rise@0.000ns - clk_25m rise@0.000ns)
  Data Path Delay:        0.193ns  (logic 0.058ns (30.063%)  route 0.135ns (69.937%))
  Logic Levels:           0  
  Clock Path Skew:        0.090ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.525ns
    Source Clock Delay      (SCD):    2.177ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Net Delay (Source):      1.154ns (routing 0.155ns, distribution 0.999ns)
  Clock Net Delay (Destination): 1.320ns (routing 0.170ns, distribution 1.150ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25m rise edge)    0.000     0.000 r  
    AD7                                               0.000     0.000 r  pin_hpio_refclk_i_p (IN)
                         net (fo=0)                   0.079     0.079    hpio_refclk_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.593     0.672 r  hpio_refclk_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.712    hpio_refclk_inst/OUT
    AD7                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.712 r  hpio_refclk_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.287     0.999    hpio_refclk
    BUFGCE_X0Y89         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.023 r  hpio_refclk_bufg_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=183, routed)         1.154     2.177    fpga_top/<hidden>
    SLICE_X56Y154        FDRE                                         r  fpga_top/<hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y154        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.058     2.235 r  fpga_top/<hidden>
                         net (fo=2, routed)           0.135     2.370    fpga_top/<hidden>
    SLICE_X55Y154        FDRE                                         r  fpga_top/<hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_25m rise edge)    0.000     0.000 r  
    AD7                                               0.000     0.000 r  pin_hpio_refclk_i_p (IN)
                         net (fo=0)                   0.100     0.100    hpio_refclk_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.704     0.804 r  hpio_refclk_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.854    hpio_refclk_inst/OUT
    AD7                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.854 r  hpio_refclk_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     1.177    hpio_refclk
    BUFGCE_X0Y89         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.205 r  hpio_refclk_bufg_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=183, routed)         1.320     2.525    fpga_top/<hidden>
    SLICE_X55Y154        FDRE                                         r  fpga_top/<hidden>
                         clock pessimism             -0.258     2.266    
    SLICE_X55Y154        FDRE (Hold_HFF2_SLICEL_C_D)
                                                      0.062     2.328    fpga_top/<hidden>
  -------------------------------------------------------------------
                         required time                         -2.328    
                         arrival time                           2.370    
  -------------------------------------------------------------------
                         slack                                  0.041    

Slack (MET) :             0.043ns  (arrival time - required time)
  Source:                 fpga_top/<hidden>
                            (rising edge-triggered cell FDRE clocked by clk_25m  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            fpga_top/<hidden>
                            (rising edge-triggered cell FDRE clocked by clk_25m  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25m
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_25m rise@0.000ns - clk_25m rise@0.000ns)
  Data Path Delay:        0.204ns  (logic 0.058ns (28.441%)  route 0.146ns (71.559%))
  Logic Levels:           0  
  Clock Path Skew:        0.101ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.533ns
    Source Clock Delay      (SCD):    2.173ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Net Delay (Source):      1.150ns (routing 0.155ns, distribution 0.995ns)
  Clock Net Delay (Destination): 1.328ns (routing 0.170ns, distribution 1.158ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25m rise edge)    0.000     0.000 r  
    AD7                                               0.000     0.000 r  pin_hpio_refclk_i_p (IN)
                         net (fo=0)                   0.079     0.079    hpio_refclk_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.593     0.672 r  hpio_refclk_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.712    hpio_refclk_inst/OUT
    AD7                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.712 r  hpio_refclk_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.287     0.999    hpio_refclk
    BUFGCE_X0Y89         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.023 r  hpio_refclk_bufg_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=183, routed)         1.150     2.173    fpga_top/<hidden>
    SLICE_X56Y157        FDRE                                         r  fpga_top/<hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y157        FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.058     2.231 r  fpga_top/<hidden>
                         net (fo=2, routed)           0.146     2.377    fpga_top/<hidden>
    SLICE_X55Y160        FDRE                                         r  fpga_top/<hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_25m rise edge)    0.000     0.000 r  
    AD7                                               0.000     0.000 r  pin_hpio_refclk_i_p (IN)
                         net (fo=0)                   0.100     0.100    hpio_refclk_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.704     0.804 r  hpio_refclk_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.854    hpio_refclk_inst/OUT
    AD7                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.854 r  hpio_refclk_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     1.177    hpio_refclk
    BUFGCE_X0Y89         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.205 r  hpio_refclk_bufg_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=183, routed)         1.328     2.533    fpga_top/<hidden>
    SLICE_X55Y160        FDRE                                         r  fpga_top/<hidden>
                         clock pessimism             -0.258     2.274    
    SLICE_X55Y160        FDRE (Hold_EFF_SLICEL_C_D)
                                                      0.060     2.334    fpga_top/<hidden>
  -------------------------------------------------------------------
                         required time                         -2.334    
                         arrival time                           2.377    
  -------------------------------------------------------------------
                         slack                                  0.043    

Slack (MET) :             0.043ns  (arrival time - required time)
  Source:                 fpga_top/<hidden>
                            (rising edge-triggered cell FDRE clocked by clk_25m  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            fpga_top/<hidden>
                            (rising edge-triggered cell FDRE clocked by clk_25m  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25m
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_25m rise@0.000ns - clk_25m rise@0.000ns)
  Data Path Delay:        0.192ns  (logic 0.059ns (30.740%)  route 0.133ns (69.260%))
  Logic Levels:           0  
  Clock Path Skew:        0.086ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.533ns
    Source Clock Delay      (SCD):    2.188ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Net Delay (Source):      1.165ns (routing 0.155ns, distribution 1.010ns)
  Clock Net Delay (Destination): 1.328ns (routing 0.170ns, distribution 1.158ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25m rise edge)    0.000     0.000 r  
    AD7                                               0.000     0.000 r  pin_hpio_refclk_i_p (IN)
                         net (fo=0)                   0.079     0.079    hpio_refclk_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.593     0.672 r  hpio_refclk_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.712    hpio_refclk_inst/OUT
    AD7                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.712 r  hpio_refclk_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.287     0.999    hpio_refclk
    BUFGCE_X0Y89         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.023 r  hpio_refclk_bufg_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=183, routed)         1.165     2.188    fpga_top/<hidden>
    SLICE_X56Y156        FDRE                                         r  fpga_top/<hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y156        FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.059     2.247 r  fpga_top/<hidden>
                         net (fo=2, routed)           0.133     2.380    fpga_top/<hidden>
    SLICE_X54Y160        FDRE                                         r  fpga_top/<hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_25m rise edge)    0.000     0.000 r  
    AD7                                               0.000     0.000 r  pin_hpio_refclk_i_p (IN)
                         net (fo=0)                   0.100     0.100    hpio_refclk_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.704     0.804 r  hpio_refclk_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.854    hpio_refclk_inst/OUT
    AD7                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.854 r  hpio_refclk_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     1.177    hpio_refclk
    BUFGCE_X0Y89         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.205 r  hpio_refclk_bufg_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=183, routed)         1.328     2.533    fpga_top/<hidden>
    SLICE_X54Y160        FDRE                                         r  fpga_top/<hidden>
                         clock pessimism             -0.258     2.274    
    SLICE_X54Y160        FDRE (Hold_EFF2_SLICEM_C_D)
                                                      0.062     2.336    fpga_top/<hidden>
  -------------------------------------------------------------------
                         required time                         -2.336    
                         arrival time                           2.380    
  -------------------------------------------------------------------
                         slack                                  0.043    

Slack (MET) :             0.045ns  (arrival time - required time)
  Source:                 fpga_top/<hidden>
                            (rising edge-triggered cell FDRE clocked by clk_25m  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            fpga_top/<hidden>
                            (rising edge-triggered cell FDRE clocked by clk_25m  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25m
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_25m rise@0.000ns - clk_25m rise@0.000ns)
  Data Path Delay:        0.222ns  (logic 0.058ns (26.134%)  route 0.164ns (73.866%))
  Logic Levels:           0  
  Clock Path Skew:        0.115ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.550ns
    Source Clock Delay      (SCD):    2.177ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Net Delay (Source):      1.154ns (routing 0.155ns, distribution 0.999ns)
  Clock Net Delay (Destination): 1.345ns (routing 0.170ns, distribution 1.175ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25m rise edge)    0.000     0.000 r  
    AD7                                               0.000     0.000 r  pin_hpio_refclk_i_p (IN)
                         net (fo=0)                   0.079     0.079    hpio_refclk_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.593     0.672 r  hpio_refclk_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.712    hpio_refclk_inst/OUT
    AD7                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.712 r  hpio_refclk_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.287     0.999    hpio_refclk
    BUFGCE_X0Y89         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.023 r  hpio_refclk_bufg_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=183, routed)         1.154     2.177    fpga_top/<hidden>
    SLICE_X59Y156        FDRE                                         r  fpga_top/<hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y156        FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.058     2.235 r  fpga_top/<hidden>
                         net (fo=2, routed)           0.164     2.399    fpga_top/<hidden>
    SLICE_X57Y156        FDRE                                         r  fpga_top/<hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_25m rise edge)    0.000     0.000 r  
    AD7                                               0.000     0.000 r  pin_hpio_refclk_i_p (IN)
                         net (fo=0)                   0.100     0.100    hpio_refclk_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.704     0.804 r  hpio_refclk_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.854    hpio_refclk_inst/OUT
    AD7                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.854 r  hpio_refclk_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     1.177    hpio_refclk
    BUFGCE_X0Y89         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.205 r  hpio_refclk_bufg_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=183, routed)         1.345     2.550    fpga_top/<hidden>
    SLICE_X57Y156        FDRE                                         r  fpga_top/<hidden>
                         clock pessimism             -0.258     2.291    
    SLICE_X57Y156        FDRE (Hold_EFF2_SLICEL_C_D)
                                                      0.062     2.353    fpga_top/<hidden>
  -------------------------------------------------------------------
                         required time                         -2.353    
                         arrival time                           2.399    
  -------------------------------------------------------------------
                         slack                                  0.045    

Slack (MET) :             0.047ns  (arrival time - required time)
  Source:                 fpga_top/<hidden>
                            (rising edge-triggered cell FDRE clocked by clk_25m  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            fpga_top/<hidden>
                            (rising edge-triggered cell FDSE clocked by clk_25m  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25m
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25m rise@0.000ns - clk_25m rise@0.000ns)
  Data Path Delay:        0.100ns  (logic 0.060ns (59.981%)  route 0.040ns (40.019%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.564ns
    Source Clock Delay      (SCD):    1.296ns
    Clock Pessimism Removal (CPR):    0.262ns
  Clock Net Delay (Source):      0.647ns (routing 0.096ns, distribution 0.551ns)
  Clock Net Delay (Destination): 0.739ns (routing 0.108ns, distribution 0.631ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25m rise edge)    0.000     0.000 r  
    AD7                                               0.000     0.000 r  pin_hpio_refclk_i_p (IN)
                         net (fo=0)                   0.079     0.079    hpio_refclk_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.369     0.448 r  hpio_refclk_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.488    hpio_refclk_inst/OUT
    AD7                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.488 r  hpio_refclk_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.144     0.632    hpio_refclk
    BUFGCE_X0Y89         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.649 r  hpio_refclk_bufg_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=183, routed)         0.647     1.296    fpga_top/<hidden>
    SLICE_X24Y237        FDRE                                         r  fpga_top/<hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y237        FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.039     1.335 f  fpga_top/<hidden>
                         net (fo=5, routed)           0.033     1.368    fpga_top/<hidden>
    SLICE_X24Y237        LUT5 (Prop_A5LUT_SLICEM_I1_O)
                                                      0.021     1.389 r  fpga_top/<hidden>
                         net (fo=1, routed)           0.007     1.396    fpga_top/<hidden>
    SLICE_X24Y237        FDSE                                         r  fpga_top/<hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_25m rise edge)    0.000     0.000 r  
    AD7                                               0.000     0.000 r  pin_hpio_refclk_i_p (IN)
                         net (fo=0)                   0.100     0.100    hpio_refclk_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.475     0.575 r  hpio_refclk_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.625    hpio_refclk_inst/OUT
    AD7                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.625 r  hpio_refclk_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.181     0.806    hpio_refclk
    BUFGCE_X0Y89         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.825 r  hpio_refclk_bufg_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=183, routed)         0.739     1.564    fpga_top/<hidden>
    SLICE_X24Y237        FDSE                                         r  fpga_top/<hidden>
                         clock pessimism             -0.262     1.302    
    SLICE_X24Y237        FDSE (Hold_AFF2_SLICEM_C_D)
                                                      0.047     1.349    fpga_top/<hidden>
  -------------------------------------------------------------------
                         required time                         -1.349    
                         arrival time                           1.396    
  -------------------------------------------------------------------
                         slack                                  0.047    

Slack (MET) :             0.048ns  (arrival time - required time)
  Source:                 fpga_top/<hidden>
                            (rising edge-triggered cell FDRE clocked by clk_25m  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            fpga_top/<hidden>
                            (rising edge-triggered cell FDRE clocked by clk_25m  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25m
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25m rise@0.000ns - clk_25m rise@0.000ns)
  Data Path Delay:        0.106ns  (logic 0.039ns (36.760%)  route 0.067ns (63.240%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.660ns
    Source Clock Delay      (SCD):    1.387ns
    Clock Pessimism Removal (CPR):    0.261ns
  Clock Net Delay (Source):      0.738ns (routing 0.096ns, distribution 0.642ns)
  Clock Net Delay (Destination): 0.835ns (routing 0.108ns, distribution 0.727ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25m rise edge)    0.000     0.000 r  
    AD7                                               0.000     0.000 r  pin_hpio_refclk_i_p (IN)
                         net (fo=0)                   0.079     0.079    hpio_refclk_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.369     0.448 r  hpio_refclk_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.488    hpio_refclk_inst/OUT
    AD7                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.488 r  hpio_refclk_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.144     0.632    hpio_refclk
    BUFGCE_X0Y89         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.649 r  hpio_refclk_bufg_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=183, routed)         0.738     1.387    fpga_top/<hidden>
    SLICE_X59Y157        FDRE                                         r  fpga_top/<hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y157        FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.039     1.426 r  fpga_top/<hidden>
                         net (fo=2, routed)           0.067     1.493    fpga_top/<hidden>
    SLICE_X59Y155        FDRE                                         r  fpga_top/<hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_25m rise edge)    0.000     0.000 r  
    AD7                                               0.000     0.000 r  pin_hpio_refclk_i_p (IN)
                         net (fo=0)                   0.100     0.100    hpio_refclk_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.475     0.575 r  hpio_refclk_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.625    hpio_refclk_inst/OUT
    AD7                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.625 r  hpio_refclk_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.181     0.806    hpio_refclk
    BUFGCE_X0Y89         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.825 r  hpio_refclk_bufg_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=183, routed)         0.835     1.660    fpga_top/<hidden>
    SLICE_X59Y155        FDRE                                         r  fpga_top/<hidden>
                         clock pessimism             -0.261     1.399    
    SLICE_X59Y155        FDRE (Hold_HFF_SLICEL_C_D)
                                                      0.046     1.445    fpga_top/<hidden>
  -------------------------------------------------------------------
                         required time                         -1.445    
                         arrival time                           1.493    
  -------------------------------------------------------------------
                         slack                                  0.048    

Slack (MET) :             0.050ns  (arrival time - required time)
  Source:                 fpga_top/<hidden>
                            (rising edge-triggered cell FDRE clocked by clk_25m  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            fpga_top/<hidden>
                            (rising edge-triggered cell FDRE clocked by clk_25m  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25m
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25m rise@0.000ns - clk_25m rise@0.000ns)
  Data Path Delay:        0.103ns  (logic 0.038ns (36.893%)  route 0.065ns (63.107%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.562ns
    Source Clock Delay      (SCD):    1.295ns
    Clock Pessimism Removal (CPR):    0.261ns
  Clock Net Delay (Source):      0.646ns (routing 0.096ns, distribution 0.550ns)
  Clock Net Delay (Destination): 0.737ns (routing 0.108ns, distribution 0.629ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25m rise edge)    0.000     0.000 r  
    AD7                                               0.000     0.000 r  pin_hpio_refclk_i_p (IN)
                         net (fo=0)                   0.079     0.079    hpio_refclk_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.369     0.448 r  hpio_refclk_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.488    hpio_refclk_inst/OUT
    AD7                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.488 r  hpio_refclk_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.144     0.632    hpio_refclk
    BUFGCE_X0Y89         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.649 r  hpio_refclk_bufg_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=183, routed)         0.646     1.295    fpga_top/<hidden>
    SLICE_X24Y238        FDRE                                         r  fpga_top/<hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y238        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.038     1.333 r  fpga_top/<hidden>
                         net (fo=2, routed)           0.065     1.398    fpga_top/<hidden>
    SLICE_X24Y238        FDRE                                         r  fpga_top/<hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_25m rise edge)    0.000     0.000 r  
    AD7                                               0.000     0.000 r  pin_hpio_refclk_i_p (IN)
                         net (fo=0)                   0.100     0.100    hpio_refclk_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.475     0.575 r  hpio_refclk_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.625    hpio_refclk_inst/OUT
    AD7                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.625 r  hpio_refclk_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.181     0.806    hpio_refclk
    BUFGCE_X0Y89         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.825 r  hpio_refclk_bufg_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=183, routed)         0.737     1.562    fpga_top/<hidden>
    SLICE_X24Y238        FDRE                                         r  fpga_top/<hidden>
                         clock pessimism             -0.261     1.301    
    SLICE_X24Y238        FDRE (Hold_EFF2_SLICEM_C_D)
                                                      0.047     1.348    fpga_top/<hidden>
  -------------------------------------------------------------------
                         required time                         -1.348    
                         arrival time                           1.398    
  -------------------------------------------------------------------
                         slack                                  0.050    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_25m
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { pin_hpio_refclk_i_p }

Check Type        Corner  Lib Pin   Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFGCE/I  n/a            1.290         40.000      38.710     BUFGCE_X0Y89   hpio_refclk_bufg_inst/I
Min Period        n/a     FDRE/C    n/a            0.550         40.000      39.450     SLICE_X24Y232  led_cnt_reg[0][0]/C
Min Period        n/a     FDRE/C    n/a            0.550         40.000      39.450     SLICE_X24Y233  led_cnt_reg[0][10]/C
Min Period        n/a     FDRE/C    n/a            0.550         40.000      39.450     SLICE_X24Y233  led_cnt_reg[0][11]/C
Min Period        n/a     FDRE/C    n/a            0.550         40.000      39.450     SLICE_X24Y233  led_cnt_reg[0][12]/C
Min Period        n/a     FDRE/C    n/a            0.550         40.000      39.450     SLICE_X24Y233  led_cnt_reg[0][13]/C
Min Period        n/a     FDRE/C    n/a            0.550         40.000      39.450     SLICE_X24Y233  led_cnt_reg[0][14]/C
Min Period        n/a     FDRE/C    n/a            0.550         40.000      39.450     SLICE_X24Y233  led_cnt_reg[0][15]/C
Min Period        n/a     FDRE/C    n/a            0.550         40.000      39.450     SLICE_X24Y234  led_cnt_reg[0][16]/C
Min Period        n/a     FDRE/C    n/a            0.550         40.000      39.450     SLICE_X24Y234  led_cnt_reg[0][17]/C
Low Pulse Width   Slow    FDRE/C    n/a            0.275         20.000      19.725     SLICE_X24Y232  led_cnt_reg[0][0]/C
Low Pulse Width   Fast    FDRE/C    n/a            0.275         20.000      19.725     SLICE_X24Y232  led_cnt_reg[0][0]/C
Low Pulse Width   Slow    FDRE/C    n/a            0.275         20.000      19.725     SLICE_X24Y233  led_cnt_reg[0][10]/C
Low Pulse Width   Fast    FDRE/C    n/a            0.275         20.000      19.725     SLICE_X24Y233  led_cnt_reg[0][10]/C
Low Pulse Width   Slow    FDRE/C    n/a            0.275         20.000      19.725     SLICE_X24Y233  led_cnt_reg[0][11]/C
Low Pulse Width   Fast    FDRE/C    n/a            0.275         20.000      19.725     SLICE_X24Y233  led_cnt_reg[0][11]/C
Low Pulse Width   Slow    FDRE/C    n/a            0.275         20.000      19.725     SLICE_X24Y233  led_cnt_reg[0][12]/C
Low Pulse Width   Fast    FDRE/C    n/a            0.275         20.000      19.725     SLICE_X24Y233  led_cnt_reg[0][12]/C
Low Pulse Width   Slow    FDRE/C    n/a            0.275         20.000      19.725     SLICE_X24Y233  led_cnt_reg[0][13]/C
Low Pulse Width   Fast    FDRE/C    n/a            0.275         20.000      19.725     SLICE_X24Y233  led_cnt_reg[0][13]/C
High Pulse Width  Slow    FDRE/C    n/a            0.275         20.000      19.725     SLICE_X24Y232  led_cnt_reg[0][0]/C
High Pulse Width  Fast    FDRE/C    n/a            0.275         20.000      19.725     SLICE_X24Y232  led_cnt_reg[0][0]/C
High Pulse Width  Slow    FDRE/C    n/a            0.275         20.000      19.725     SLICE_X24Y233  led_cnt_reg[0][10]/C
High Pulse Width  Fast    FDRE/C    n/a            0.275         20.000      19.725     SLICE_X24Y233  led_cnt_reg[0][10]/C
High Pulse Width  Slow    FDRE/C    n/a            0.275         20.000      19.725     SLICE_X24Y233  led_cnt_reg[0][11]/C
High Pulse Width  Fast    FDRE/C    n/a            0.275         20.000      19.725     SLICE_X24Y233  led_cnt_reg[0][11]/C
High Pulse Width  Slow    FDRE/C    n/a            0.275         20.000      19.725     SLICE_X24Y233  led_cnt_reg[0][12]/C
High Pulse Width  Fast    FDRE/C    n/a            0.275         20.000      19.725     SLICE_X24Y233  led_cnt_reg[0][12]/C
High Pulse Width  Slow    FDRE/C    n/a            0.275         20.000      19.725     SLICE_X24Y233  led_cnt_reg[0][13]/C
High Pulse Width  Fast    FDRE/C    n/a            0.275         20.000      19.725     SLICE_X24Y233  led_cnt_reg[0][13]/C



---------------------------------------------------------------------------------------------------
From Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  To Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK

Setup :            0  Failing Endpoints,  Worst Slack       15.843ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.027ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       24.468ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             15.843ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TDO
                            (falling edge-triggered cell BSCANE2 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK fall@25.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        2.056ns  (logic 0.276ns (13.423%)  route 1.780ns (86.577%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -6.865ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 25.000 - 25.000 ) 
    Source Clock Delay      (SCD):    6.865ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Source):      1.381ns (routing 0.508ns, distribution 0.873ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.156     5.456    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     5.484 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y2 (CLOCK_ROOT)    net (fo=478, routed)         1.381     6.865    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X50Y176        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y176        FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.079     6.944 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/Q
                         net (fo=50, routed)          0.594     7.538    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[2]
    SLICE_X48Y179        LUT3 (Prop_A5LUT_SLICEL_I1_O)
                                                      0.161     7.699 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tdo_INST_0_i_1/O
                         net (fo=3, routed)           0.503     8.202    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tdo_INST_0_i_1_n_0
    SLICE_X49Y175        LUT6 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.036     8.238 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tdo_INST_0/O
                         net (fo=1, routed)           0.683     8.921    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/TDO
    CONFIG_SITE_X0Y0     BSCANE2                                      r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TDO
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK fall edge)
                                                     25.000    25.000 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    25.000 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
                         clock pessimism              0.000    25.000    
                         clock uncertainty           -0.235    24.765    
    CONFIG_SITE_X0Y0     BSCANE2 (Setup_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TDO)
                                                      0.000    24.765    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst
  -------------------------------------------------------------------
                         required time                         24.765    
                         arrival time                          -8.921    
  -------------------------------------------------------------------
                         slack                                 15.843    

Slack (MET) :             19.362ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
                            (falling edge-triggered cell BSCANE2 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@50.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK fall@25.000ns)
  Data Path Delay:        7.854ns  (logic 5.165ns (65.764%)  route 2.689ns (34.236%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        2.525ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.525ns = ( 52.525 - 50.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 25.000 - 25.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Destination): 1.220ns (routing 0.463ns, distribution 0.757ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK fall edge)
                                                     25.000    25.000 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    25.000 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  -------------------------------------------------------------------    -------------------
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_RESET)
                                                      5.100    30.100 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/RESET
                         net (fo=79, routed)          1.553    31.653    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_reset
    SLICE_X49Y176        LUT5 (Prop_H5LUT_SLICEL_I0_O)
                                                      0.065    31.718 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg[31]_i_1/O
                         net (fo=32, routed)          1.136    32.854    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg[31]_i_1_n_0
    SLICE_X50Y179        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                     50.000    50.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    50.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465    50.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.816    51.281    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    51.305 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y2 (CLOCK_ROOT)    net (fo=478, routed)         1.220    52.525    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X50Y179        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg_reg[10]/C
                         clock pessimism              0.000    52.525    
                         clock uncertainty           -0.235    52.290    
    SLICE_X50Y179        FDRE (Setup_DFF_SLICEL_C_R)
                                                     -0.074    52.215    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg_reg[10]
  -------------------------------------------------------------------
                         required time                         52.216    
                         arrival time                         -32.854    
  -------------------------------------------------------------------
                         slack                                 19.362    

Slack (MET) :             19.362ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
                            (falling edge-triggered cell BSCANE2 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@50.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK fall@25.000ns)
  Data Path Delay:        7.854ns  (logic 5.165ns (65.764%)  route 2.689ns (34.236%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        2.525ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.525ns = ( 52.525 - 50.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 25.000 - 25.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Destination): 1.220ns (routing 0.463ns, distribution 0.757ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK fall edge)
                                                     25.000    25.000 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    25.000 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  -------------------------------------------------------------------    -------------------
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_RESET)
                                                      5.100    30.100 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/RESET
                         net (fo=79, routed)          1.553    31.653    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_reset
    SLICE_X49Y176        LUT5 (Prop_H5LUT_SLICEL_I0_O)
                                                      0.065    31.718 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg[31]_i_1/O
                         net (fo=32, routed)          1.136    32.854    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg[31]_i_1_n_0
    SLICE_X50Y179        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                     50.000    50.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    50.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465    50.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.816    51.281    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    51.305 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y2 (CLOCK_ROOT)    net (fo=478, routed)         1.220    52.525    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X50Y179        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg_reg[11]/C
                         clock pessimism              0.000    52.525    
                         clock uncertainty           -0.235    52.290    
    SLICE_X50Y179        FDRE (Setup_CFF_SLICEL_C_R)
                                                     -0.074    52.215    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg_reg[11]
  -------------------------------------------------------------------
                         required time                         52.216    
                         arrival time                         -32.854    
  -------------------------------------------------------------------
                         slack                                 19.362    

Slack (MET) :             19.362ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
                            (falling edge-triggered cell BSCANE2 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@50.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK fall@25.000ns)
  Data Path Delay:        7.854ns  (logic 5.165ns (65.764%)  route 2.689ns (34.236%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        2.525ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.525ns = ( 52.525 - 50.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 25.000 - 25.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Destination): 1.220ns (routing 0.463ns, distribution 0.757ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK fall edge)
                                                     25.000    25.000 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    25.000 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  -------------------------------------------------------------------    -------------------
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_RESET)
                                                      5.100    30.100 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/RESET
                         net (fo=79, routed)          1.553    31.653    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_reset
    SLICE_X49Y176        LUT5 (Prop_H5LUT_SLICEL_I0_O)
                                                      0.065    31.718 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg[31]_i_1/O
                         net (fo=32, routed)          1.136    32.854    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg[31]_i_1_n_0
    SLICE_X50Y179        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                     50.000    50.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    50.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465    50.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.816    51.281    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    51.305 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y2 (CLOCK_ROOT)    net (fo=478, routed)         1.220    52.525    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X50Y179        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg_reg[12]/C
                         clock pessimism              0.000    52.525    
                         clock uncertainty           -0.235    52.290    
    SLICE_X50Y179        FDRE (Setup_BFF_SLICEL_C_R)
                                                     -0.074    52.215    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg_reg[12]
  -------------------------------------------------------------------
                         required time                         52.216    
                         arrival time                         -32.854    
  -------------------------------------------------------------------
                         slack                                 19.362    

Slack (MET) :             19.362ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
                            (falling edge-triggered cell BSCANE2 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@50.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK fall@25.000ns)
  Data Path Delay:        7.854ns  (logic 5.165ns (65.764%)  route 2.689ns (34.236%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        2.525ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.525ns = ( 52.525 - 50.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 25.000 - 25.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Destination): 1.220ns (routing 0.463ns, distribution 0.757ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK fall edge)
                                                     25.000    25.000 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    25.000 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  -------------------------------------------------------------------    -------------------
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_RESET)
                                                      5.100    30.100 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/RESET
                         net (fo=79, routed)          1.553    31.653    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_reset
    SLICE_X49Y176        LUT5 (Prop_H5LUT_SLICEL_I0_O)
                                                      0.065    31.718 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg[31]_i_1/O
                         net (fo=32, routed)          1.136    32.854    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg[31]_i_1_n_0
    SLICE_X50Y179        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                     50.000    50.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    50.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465    50.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.816    51.281    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    51.305 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y2 (CLOCK_ROOT)    net (fo=478, routed)         1.220    52.525    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X50Y179        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg_reg[13]/C
                         clock pessimism              0.000    52.525    
                         clock uncertainty           -0.235    52.290    
    SLICE_X50Y179        FDRE (Setup_AFF_SLICEL_C_R)
                                                     -0.074    52.215    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg_reg[13]
  -------------------------------------------------------------------
                         required time                         52.216    
                         arrival time                         -32.854    
  -------------------------------------------------------------------
                         slack                                 19.362    

Slack (MET) :             19.362ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
                            (falling edge-triggered cell BSCANE2 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg_reg[20]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@50.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK fall@25.000ns)
  Data Path Delay:        7.854ns  (logic 5.165ns (65.764%)  route 2.689ns (34.236%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        2.525ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.525ns = ( 52.525 - 50.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 25.000 - 25.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Destination): 1.220ns (routing 0.463ns, distribution 0.757ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK fall edge)
                                                     25.000    25.000 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    25.000 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  -------------------------------------------------------------------    -------------------
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_RESET)
                                                      5.100    30.100 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/RESET
                         net (fo=79, routed)          1.553    31.653    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_reset
    SLICE_X49Y176        LUT5 (Prop_H5LUT_SLICEL_I0_O)
                                                      0.065    31.718 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg[31]_i_1/O
                         net (fo=32, routed)          1.136    32.854    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg[31]_i_1_n_0
    SLICE_X51Y179        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg_reg[20]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                     50.000    50.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    50.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465    50.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.816    51.281    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    51.305 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y2 (CLOCK_ROOT)    net (fo=478, routed)         1.220    52.525    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X51Y179        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg_reg[20]/C
                         clock pessimism              0.000    52.525    
                         clock uncertainty           -0.235    52.290    
    SLICE_X51Y179        FDRE (Setup_DFF_SLICEL_C_R)
                                                     -0.074    52.215    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg_reg[20]
  -------------------------------------------------------------------
                         required time                         52.216    
                         arrival time                         -32.854    
  -------------------------------------------------------------------
                         slack                                 19.362    

Slack (MET) :             19.362ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
                            (falling edge-triggered cell BSCANE2 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg_reg[21]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@50.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK fall@25.000ns)
  Data Path Delay:        7.854ns  (logic 5.165ns (65.764%)  route 2.689ns (34.236%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        2.525ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.525ns = ( 52.525 - 50.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 25.000 - 25.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Destination): 1.220ns (routing 0.463ns, distribution 0.757ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK fall edge)
                                                     25.000    25.000 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    25.000 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  -------------------------------------------------------------------    -------------------
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_RESET)
                                                      5.100    30.100 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/RESET
                         net (fo=79, routed)          1.553    31.653    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_reset
    SLICE_X49Y176        LUT5 (Prop_H5LUT_SLICEL_I0_O)
                                                      0.065    31.718 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg[31]_i_1/O
                         net (fo=32, routed)          1.136    32.854    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg[31]_i_1_n_0
    SLICE_X51Y179        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg_reg[21]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                     50.000    50.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    50.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465    50.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.816    51.281    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    51.305 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y2 (CLOCK_ROOT)    net (fo=478, routed)         1.220    52.525    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X51Y179        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg_reg[21]/C
                         clock pessimism              0.000    52.525    
                         clock uncertainty           -0.235    52.290    
    SLICE_X51Y179        FDRE (Setup_CFF_SLICEL_C_R)
                                                     -0.074    52.215    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg_reg[21]
  -------------------------------------------------------------------
                         required time                         52.216    
                         arrival time                         -32.854    
  -------------------------------------------------------------------
                         slack                                 19.362    

Slack (MET) :             19.362ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
                            (falling edge-triggered cell BSCANE2 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg_reg[22]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@50.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK fall@25.000ns)
  Data Path Delay:        7.854ns  (logic 5.165ns (65.764%)  route 2.689ns (34.236%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        2.525ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.525ns = ( 52.525 - 50.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 25.000 - 25.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Destination): 1.220ns (routing 0.463ns, distribution 0.757ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK fall edge)
                                                     25.000    25.000 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    25.000 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  -------------------------------------------------------------------    -------------------
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_RESET)
                                                      5.100    30.100 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/RESET
                         net (fo=79, routed)          1.553    31.653    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_reset
    SLICE_X49Y176        LUT5 (Prop_H5LUT_SLICEL_I0_O)
                                                      0.065    31.718 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg[31]_i_1/O
                         net (fo=32, routed)          1.136    32.854    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg[31]_i_1_n_0
    SLICE_X51Y179        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg_reg[22]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                     50.000    50.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    50.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465    50.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.816    51.281    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    51.305 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y2 (CLOCK_ROOT)    net (fo=478, routed)         1.220    52.525    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X51Y179        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg_reg[22]/C
                         clock pessimism              0.000    52.525    
                         clock uncertainty           -0.235    52.290    
    SLICE_X51Y179        FDRE (Setup_BFF_SLICEL_C_R)
                                                     -0.074    52.215    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg_reg[22]
  -------------------------------------------------------------------
                         required time                         52.216    
                         arrival time                         -32.854    
  -------------------------------------------------------------------
                         slack                                 19.362    

Slack (MET) :             19.362ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
                            (falling edge-triggered cell BSCANE2 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg_reg[23]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@50.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK fall@25.000ns)
  Data Path Delay:        7.854ns  (logic 5.165ns (65.764%)  route 2.689ns (34.236%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        2.525ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.525ns = ( 52.525 - 50.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 25.000 - 25.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Destination): 1.220ns (routing 0.463ns, distribution 0.757ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK fall edge)
                                                     25.000    25.000 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    25.000 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  -------------------------------------------------------------------    -------------------
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_RESET)
                                                      5.100    30.100 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/RESET
                         net (fo=79, routed)          1.553    31.653    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_reset
    SLICE_X49Y176        LUT5 (Prop_H5LUT_SLICEL_I0_O)
                                                      0.065    31.718 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg[31]_i_1/O
                         net (fo=32, routed)          1.136    32.854    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg[31]_i_1_n_0
    SLICE_X51Y179        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg_reg[23]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                     50.000    50.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    50.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465    50.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.816    51.281    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    51.305 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y2 (CLOCK_ROOT)    net (fo=478, routed)         1.220    52.525    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X51Y179        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg_reg[23]/C
                         clock pessimism              0.000    52.525    
                         clock uncertainty           -0.235    52.290    
    SLICE_X51Y179        FDRE (Setup_AFF_SLICEL_C_R)
                                                     -0.074    52.215    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg_reg[23]
  -------------------------------------------------------------------
                         required time                         52.216    
                         arrival time                         -32.854    
  -------------------------------------------------------------------
                         slack                                 19.362    

Slack (MET) :             19.365ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
                            (falling edge-triggered cell BSCANE2 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@50.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK fall@25.000ns)
  Data Path Delay:        7.853ns  (logic 5.165ns (65.772%)  route 2.688ns (34.228%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        2.527ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.527ns = ( 52.527 - 50.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 25.000 - 25.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Destination): 1.222ns (routing 0.463ns, distribution 0.759ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK fall edge)
                                                     25.000    25.000 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    25.000 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  -------------------------------------------------------------------    -------------------
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_RESET)
                                                      5.100    30.100 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/RESET
                         net (fo=79, routed)          1.553    31.653    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_reset
    SLICE_X49Y176        LUT5 (Prop_H5LUT_SLICEL_I0_O)
                                                      0.065    31.718 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg[31]_i_1/O
                         net (fo=32, routed)          1.135    32.853    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg[31]_i_1_n_0
    SLICE_X50Y179        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                     50.000    50.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    50.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465    50.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.816    51.281    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    51.305 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y2 (CLOCK_ROOT)    net (fo=478, routed)         1.222    52.527    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X50Y179        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg_reg[14]/C
                         clock pessimism              0.000    52.527    
                         clock uncertainty           -0.235    52.292    
    SLICE_X50Y179        FDRE (Setup_HFF_SLICEL_C_R)
                                                     -0.074    52.217    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg_reg[14]
  -------------------------------------------------------------------
                         required time                         52.218    
                         arrival time                         -32.853    
  -------------------------------------------------------------------
                         slack                                 19.365    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.027ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        0.185ns  (logic 0.096ns (51.892%)  route 0.089ns (48.108%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.098ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.893ns
    Source Clock Delay      (SCD):    2.537ns
    Clock Pessimism Removal (CPR):    4.258ns
  Clock Net Delay (Source):      1.232ns (routing 0.463ns, distribution 0.769ns)
  Clock Net Delay (Destination): 1.409ns (routing 0.508ns, distribution 0.901ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.816     1.281    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.305 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y2 (CLOCK_ROOT)    net (fo=478, routed)         1.232     2.537    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/rd_clk
    SLICE_X58Y171        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y171        FDRE (Prop_BFF2_SLICEM_C_Q)
                                                      0.060     2.597 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[7]/Q
                         net (fo=1, routed)           0.065     2.662    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/fifo_dout[7]
    SLICE_X56Y171        LUT5 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.036     2.698 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/shift_reg_in[6]_i_1/O
                         net (fo=1, routed)           0.024     2.722    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO_n_9
    SLICE_X56Y171        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.156     5.456    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     5.484 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y2 (CLOCK_ROOT)    net (fo=478, routed)         1.409     6.893    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/m_bscan_tck[0]
    SLICE_X56Y171        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_reg[6]/C
                         clock pessimism             -4.258     2.635    
    SLICE_X56Y171        FDCE (Hold_HFF_SLICEL_C_D)
                                                      0.060     2.695    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_reg[6]
  -------------------------------------------------------------------
                         required time                         -2.695    
                         arrival time                           2.722    
  -------------------------------------------------------------------
                         slack                                  0.027    

Slack (MET) :             0.031ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        0.167ns  (logic 0.081ns (48.503%)  route 0.086ns (51.497%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.076ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.864ns
    Source Clock Delay      (SCD):    2.530ns
    Clock Pessimism Removal (CPR):    4.258ns
  Clock Net Delay (Source):      1.225ns (routing 0.463ns, distribution 0.762ns)
  Clock Net Delay (Destination): 1.380ns (routing 0.508ns, distribution 0.872ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.816     1.281    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.305 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y2 (CLOCK_ROOT)    net (fo=478, routed)         1.225     2.530    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/rd_clk
    SLICE_X57Y171        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y171        FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.059     2.589 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[14]/Q
                         net (fo=1, routed)           0.062     2.651    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/fifo_dout[14]
    SLICE_X55Y171        LUT5 (Prop_C6LUT_SLICEL_I3_O)
                                                      0.022     2.673 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/shift_reg_in[13]_i_1/O
                         net (fo=1, routed)           0.024     2.697    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO_n_2
    SLICE_X55Y171        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.156     5.456    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     5.484 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y2 (CLOCK_ROOT)    net (fo=478, routed)         1.380     6.864    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/m_bscan_tck[0]
    SLICE_X55Y171        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_reg[13]/C
                         clock pessimism             -4.258     2.606    
    SLICE_X55Y171        FDCE (Hold_CFF_SLICEL_C_D)
                                                      0.060     2.666    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_reg[13]
  -------------------------------------------------------------------
                         required time                         -2.666    
                         arrival time                           2.697    
  -------------------------------------------------------------------
                         slack                                  0.031    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        0.087ns  (logic 0.039ns (44.992%)  route 0.048ns (55.009%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.993ns
    Source Clock Delay      (SCD):    1.860ns
    Clock Pessimism Removal (CPR):    4.128ns
  Clock Net Delay (Source):      0.766ns (routing 0.281ns, distribution 0.485ns)
  Clock Net Delay (Destination): 0.868ns (routing 0.310ns, distribution 0.558ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.612     1.077    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.094 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y2 (CLOCK_ROOT)    net (fo=478, routed)         0.766     1.860    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/m_bscan_tck[0]
    SLICE_X55Y175        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y175        FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.039     1.899 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[8]/Q
                         net (fo=2, routed)           0.048     1.946    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in[8]
    SLICE_X55Y175        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.806     5.106    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     5.125 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y2 (CLOCK_ROOT)    net (fo=478, routed)         0.868     5.993    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/m_bscan_tck[0]
    SLICE_X55Y175        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[7]/C
                         clock pessimism             -4.128     1.866    
    SLICE_X55Y175        FDRE (Hold_FFF_SLICEL_C_D)
                                                      0.046     1.912    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.912    
                         arrival time                           1.946    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        0.088ns  (logic 0.059ns (67.045%)  route 0.029ns (32.955%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.990ns
    Source Clock Delay      (SCD):    1.857ns
    Clock Pessimism Removal (CPR):    4.128ns
  Clock Net Delay (Source):      0.763ns (routing 0.281ns, distribution 0.482ns)
  Clock Net Delay (Destination): 0.865ns (routing 0.310ns, distribution 0.555ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.612     1.077    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.094 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y2 (CLOCK_ROOT)    net (fo=478, routed)         0.763     1.857    dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i
    SLICE_X50Y173        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y173        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.039     1.896 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[1]/Q
                         net (fo=2, routed)           0.023     1.919    dbg_hub/inst/BSCANID.u_xsdbm_id/bscanid[1]
    SLICE_X50Y173        LUT4 (Prop_H5LUT_SLICEL_I3_O)
                                                      0.020     1.939 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid[0]_i_1/O
                         net (fo=1, routed)           0.006     1.945    dbg_hub/inst/BSCANID.u_xsdbm_id/p_2_in[0]
    SLICE_X50Y173        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.806     5.106    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     5.125 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y2 (CLOCK_ROOT)    net (fo=478, routed)         0.865     5.990    dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i
    SLICE_X50Y173        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[0]/C
                         clock pessimism             -4.128     1.863    
    SLICE_X50Y173        FDRE (Hold_HFF2_SLICEL_C_D)
                                                      0.047     1.910    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.910    
                         arrival time                           1.945    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/count_flag_reg/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        0.129ns  (logic 0.061ns (47.403%)  route 0.068ns (52.597%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.047ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.972ns
    Source Clock Delay      (SCD):    1.843ns
    Clock Pessimism Removal (CPR):    4.083ns
  Clock Net Delay (Source):      0.749ns (routing 0.281ns, distribution 0.468ns)
  Clock Net Delay (Destination): 0.847ns (routing 0.310ns, distribution 0.537ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.612     1.077    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.094 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y2 (CLOCK_ROOT)    net (fo=478, routed)         0.749     1.843    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X47Y176        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y176        FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.039     1.882 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/counter_reg[0]/Q
                         net (fo=7, routed)           0.052     1.933    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/counter[0]
    SLICE_X48Y176        LUT6 (Prop_D6LUT_SLICEL_I2_O)
                                                      0.022     1.955 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/count_flag_i_1/O
                         net (fo=1, routed)           0.016     1.971    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/count_flag_i_1_n_0
    SLICE_X48Y176        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/count_flag_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.806     5.106    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     5.125 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y2 (CLOCK_ROOT)    net (fo=478, routed)         0.847     5.972    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X48Y176        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/count_flag_reg/C
                         clock pessimism             -4.083     1.889    
    SLICE_X48Y176        FDRE (Hold_DFF_SLICEL_C_D)
                                                      0.046     1.935    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/count_flag_reg
  -------------------------------------------------------------------
                         required time                         -1.935    
                         arrival time                           1.971    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAME/I
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.059ns (24.590%)  route 0.181ns (75.410%))
  Logic Levels:           0  
  Clock Path Skew:        0.127ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.905ns
    Source Clock Delay      (SCD):    2.521ns
    Clock Pessimism Removal (CPR):    4.258ns
  Clock Net Delay (Source):      1.216ns (routing 0.463ns, distribution 0.753ns)
  Clock Net Delay (Destination): 1.421ns (routing 0.508ns, distribution 0.913ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.816     1.281    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.305 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y2 (CLOCK_ROOT)    net (fo=478, routed)         1.216     2.521    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/m_bscan_tck[0]
    SLICE_X57Y168        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y168        FDCE (Prop_HFF2_SLICEL_C_Q)
                                                      0.059     2.580 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[9]/Q
                         net (fo=2, routed)           0.181     2.761    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/DIE0
    SLICE_X58Y167        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAME/I
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.156     5.456    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     5.484 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y2 (CLOCK_ROOT)    net (fo=478, routed)         1.421     6.905    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/WCLK
    SLICE_X58Y167        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAME/CLK
                         clock pessimism             -4.258     2.647    
    SLICE_X58Y167        RAMD32 (Hold_E5LUT_SLICEM_CLK_I)
                                                      0.077     2.724    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAME
  -------------------------------------------------------------------
                         required time                         -2.724    
                         arrival time                           2.761    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.038ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/icn_cmd_din_temp_reg/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/shift_reg_in_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        0.104ns  (logic 0.039ns (37.500%)  route 0.065ns (62.500%))
  Logic Levels:           0  
  Clock Path Skew:        0.019ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.028ns
    Source Clock Delay      (SCD):    1.893ns
    Clock Pessimism Removal (CPR):    4.117ns
  Clock Net Delay (Source):      0.799ns (routing 0.281ns, distribution 0.518ns)
  Clock Net Delay (Destination): 0.903ns (routing 0.310ns, distribution 0.593ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.612     1.077    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.094 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y2 (CLOCK_ROOT)    net (fo=478, routed)         0.799     1.893    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/m_bscan_tck[0]
    SLICE_X54Y180        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/icn_cmd_din_temp_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y180        FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.039     1.932 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/icn_cmd_din_temp_reg/Q
                         net (fo=1, routed)           0.065     1.997    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/icn_cmd_din_temp
    SLICE_X54Y181        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/shift_reg_in_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.806     5.106    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     5.125 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y2 (CLOCK_ROOT)    net (fo=478, routed)         0.903     6.028    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/m_bscan_tck[0]
    SLICE_X54Y181        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/shift_reg_in_reg[2]/C
                         clock pessimism             -4.117     1.912    
    SLICE_X54Y181        FDRE (Hold_CFF2_SLICEM_C_D)
                                                      0.047     1.959    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/shift_reg_in_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.959    
                         arrival time                           1.997    
  -------------------------------------------------------------------
                         slack                                  0.038    

Slack (MET) :             0.039ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwhf.whf/gof.gof1.overflow_i_reg/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        0.167ns  (logic 0.082ns (48.983%)  route 0.085ns (51.017%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.068ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.851ns
    Source Clock Delay      (SCD):    2.525ns
    Clock Pessimism Removal (CPR):    4.258ns
  Clock Net Delay (Source):      1.220ns (routing 0.463ns, distribution 0.757ns)
  Clock Net Delay (Destination): 1.367ns (routing 0.508ns, distribution 0.859ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.816     1.281    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.305 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y2 (CLOCK_ROOT)    net (fo=478, routed)         1.220     2.525    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_clk
    SLICE_X59Y166        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y166        FDCE (Prop_EFF2_SLICEL_C_Q)
                                                      0.060     2.585 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/Q
                         net (fo=3, routed)           0.063     2.648    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i
    SLICE_X57Y166        LUT2 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.022     2.670 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/gof.gof1.overflow_i_i_1/O
                         net (fo=1, routed)           0.022     2.692    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwhf.whf/gof.gof1.overflow_i_reg_0
    SLICE_X57Y166        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwhf.whf/gof.gof1.overflow_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.156     5.456    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     5.484 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y2 (CLOCK_ROOT)    net (fo=478, routed)         1.367     6.851    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwhf.whf/wr_clk
    SLICE_X57Y166        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwhf.whf/gof.gof1.overflow_i_reg/C
                         clock pessimism             -4.258     2.593    
    SLICE_X57Y166        FDRE (Hold_DFF_SLICEL_C_D)
                                                      0.060     2.653    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwhf.whf/gof.gof1.overflow_i_reg
  -------------------------------------------------------------------
                         required time                         -2.653    
                         arrival time                           2.692    
  -------------------------------------------------------------------
                         slack                                  0.039    

Slack (MET) :             0.039ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        0.127ns  (logic 0.062ns (48.819%)  route 0.065ns (51.181%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.042ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.988ns
    Source Clock Delay      (SCD):    1.864ns
    Clock Pessimism Removal (CPR):    4.083ns
  Clock Net Delay (Source):      0.770ns (routing 0.281ns, distribution 0.489ns)
  Clock Net Delay (Destination): 0.863ns (routing 0.310ns, distribution 0.553ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.612     1.077    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.094 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y2 (CLOCK_ROOT)    net (fo=478, routed)         0.770     1.864    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/rd_clk
    SLICE_X57Y171        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y171        FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.039     1.903 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[15]/Q
                         net (fo=1, routed)           0.050     1.953    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/fifo_dout[15]
    SLICE_X55Y171        LUT5 (Prop_B6LUT_SLICEL_I3_O)
                                                      0.023     1.976 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/shift_reg_in[14]_i_1/O
                         net (fo=1, routed)           0.015     1.991    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO_n_1
    SLICE_X55Y171        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.806     5.106    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     5.125 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y2 (CLOCK_ROOT)    net (fo=478, routed)         0.863     5.988    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/m_bscan_tck[0]
    SLICE_X55Y171        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_reg[14]/C
                         clock pessimism             -4.083     1.906    
    SLICE_X55Y171        FDCE (Hold_BFF_SLICEL_C_D)
                                                      0.046     1.952    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.952    
                         arrival time                           1.991    
  -------------------------------------------------------------------
                         slack                                  0.039    

Slack (MET) :             0.040ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        0.101ns  (logic 0.039ns (38.735%)  route 0.062ns (61.264%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.985ns
    Source Clock Delay      (SCD):    1.857ns
    Clock Pessimism Removal (CPR):    4.115ns
  Clock Net Delay (Source):      0.763ns (routing 0.281ns, distribution 0.482ns)
  Clock Net Delay (Destination): 0.860ns (routing 0.310ns, distribution 0.550ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.612     1.077    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.094 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y2 (CLOCK_ROOT)    net (fo=478, routed)         0.763     1.857    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/m_bscan_tck[0]
    SLICE_X55Y175        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y175        FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.039     1.896 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[2]/Q
                         net (fo=2, routed)           0.062     1.957    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in[2]
    SLICE_X55Y176        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.806     5.106    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     5.125 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y2 (CLOCK_ROOT)    net (fo=478, routed)         0.860     5.985    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/m_bscan_tck[0]
    SLICE_X55Y176        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[1]/C
                         clock pessimism             -4.115     1.870    
    SLICE_X55Y176        FDRE (Hold_BFF2_SLICEL_C_D)
                                                      0.047     1.917    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.917    
                         arrival time                           1.957    
  -------------------------------------------------------------------
                         slack                                  0.040    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFGCE/I    n/a            1.290         50.000      48.710     BUFGCE_X0Y48   dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/I
Min Period        n/a     RAMD32/CLK  n/a            1.064         50.000      48.936     SLICE_X58Y167  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMA/CLK
Min Period        n/a     RAMD32/CLK  n/a            1.064         50.000      48.936     SLICE_X58Y167  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMA_D1/CLK
Min Period        n/a     RAMD32/CLK  n/a            1.064         50.000      48.936     SLICE_X58Y167  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMB/CLK
Min Period        n/a     RAMD32/CLK  n/a            1.064         50.000      48.936     SLICE_X58Y167  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMB_D1/CLK
Min Period        n/a     RAMD32/CLK  n/a            1.064         50.000      48.936     SLICE_X58Y167  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMC/CLK
Min Period        n/a     RAMD32/CLK  n/a            1.064         50.000      48.936     SLICE_X58Y167  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMC_D1/CLK
Min Period        n/a     RAMD32/CLK  n/a            1.064         50.000      48.936     SLICE_X58Y167  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMD/CLK
Min Period        n/a     RAMD32/CLK  n/a            1.064         50.000      48.936     SLICE_X58Y167  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMD_D1/CLK
Min Period        n/a     RAMD32/CLK  n/a            1.064         50.000      48.936     SLICE_X58Y167  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAME/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            0.532         25.000      24.468     SLICE_X58Y167  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            0.532         25.000      24.468     SLICE_X58Y167  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            0.532         25.000      24.468     SLICE_X58Y167  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            0.532         25.000      24.468     SLICE_X58Y167  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            0.532         25.000      24.468     SLICE_X58Y167  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            0.532         25.000      24.468     SLICE_X58Y167  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            0.532         25.000      24.468     SLICE_X58Y167  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            0.532         25.000      24.468     SLICE_X58Y167  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            0.532         25.000      24.468     SLICE_X58Y167  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            0.532         25.000      24.468     SLICE_X58Y167  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            0.532         25.000      24.468     SLICE_X58Y167  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            0.532         25.000      24.468     SLICE_X58Y167  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            0.532         25.000      24.468     SLICE_X58Y167  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            0.532         25.000      24.468     SLICE_X58Y167  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            0.532         25.000      24.468     SLICE_X58Y167  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            0.532         25.000      24.468     SLICE_X58Y167  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            0.532         25.000      24.468     SLICE_X58Y167  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            0.532         25.000      24.468     SLICE_X58Y167  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            0.532         25.000      24.468     SLICE_X58Y167  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            0.532         25.000      24.468     SLICE_X58Y167  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMC/CLK



---------------------------------------------------------------------------------------------------
From Clock:  hdmi_tx_clk_xcvr
  To Clock:  hdmi_tx_clk_xcvr

Setup :            0  Failing Endpoints,  Worst Slack        5.925ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.062ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.092ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.925ns  (required time - arrival time)
  Source:                 led_cnt_reg[2][6]/C
                            (rising edge-triggered cell FDRE clocked by hdmi_tx_clk_xcvr  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            led_cnt_reg[2][27]/D
                            (rising edge-triggered cell FDRE clocked by hdmi_tx_clk_xcvr  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             hdmi_tx_clk_xcvr
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (hdmi_tx_clk_xcvr rise@6.734ns - hdmi_tx_clk_xcvr rise@0.000ns)
  Data Path Delay:        0.761ns  (logic 0.307ns (40.342%)  route 0.454ns (59.658%))
  Logic Levels:           4  (CARRY8=4)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.002ns = ( 8.736 - 6.734 ) 
    Source Clock Delay      (SCD):    2.458ns
    Clock Pessimism Removal (CPR):    0.418ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.876ns (routing 1.051ns, distribution 0.825ns)
  Clock Net Delay (Destination): 1.658ns (routing 0.954ns, distribution 0.704ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hdmi_tx_clk_xcvr rise edge)
                                                      0.000     0.000 r  
    GTHE4_COMMON_X0Y0                                 0.000     0.000 r  pin_hdmi_tx_clk_i_p (IN)
                         net (fo=0)                   0.000     0.000    pin_hdmi_tx_clk_i_p
    GTHE4_COMMON_X0Y0    IBUFDS_GTE4 (Prop_IBUFDS1_GTHE4_GTHE4_COMMON_I_ODIV2)
                                                      0.339     0.339 r  ibufds_inst/ODIV2
                         net (fo=2, routed)           0.113     0.452    ibufds_odiv2
    BUFG_GT_X0Y23        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.582 r  bufg_gt_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=28, routed)          1.876     2.458    refclk_hdmi_tx_bufg
    SLICE_X25Y227        FDRE                                         r  led_cnt_reg[2][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y227        FDRE (Prop_GFF_SLICEM_C_Q)
                                                      0.078     2.536 r  led_cnt_reg[2][6]/Q
                         net (fo=1, routed)           0.350     2.886    led_cnt_reg_n_0_[2][6]
    SLICE_X25Y227        CARRY8 (Prop_CARRY8_SLICEM_S[6]_CO[7])
                                                      0.117     3.003 r  led_cnt_reg[2][0]_i_1/CO[7]
                         net (fo=1, routed)           0.026     3.029    led_cnt_reg[2][0]_i_1_n_0
    SLICE_X25Y228        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     3.044 r  led_cnt_reg[2][8]_i_1/CO[7]
                         net (fo=1, routed)           0.026     3.070    led_cnt_reg[2][8]_i_1_n_0
    SLICE_X25Y229        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     3.085 r  led_cnt_reg[2][16]_i_1/CO[7]
                         net (fo=1, routed)           0.026     3.111    led_cnt_reg[2][16]_i_1_n_0
    SLICE_X25Y230        CARRY8 (Prop_CARRY8_SLICEM_CI_O[3])
                                                      0.082     3.193 r  led_cnt_reg[2][24]_i_1/O[3]
                         net (fo=1, routed)           0.026     3.219    led_cnt_reg[2][24]_i_1_n_12
    SLICE_X25Y230        FDRE                                         r  led_cnt_reg[2][27]/D
  -------------------------------------------------------------------    -------------------

                         (clock hdmi_tx_clk_xcvr rise edge)
                                                      6.734     6.734 r  
    GTHE4_COMMON_X0Y0                                 0.000     6.734 r  pin_hdmi_tx_clk_i_p (IN)
                         net (fo=0)                   0.000     6.734    pin_hdmi_tx_clk_i_p
    GTHE4_COMMON_X0Y0    IBUFDS_GTE4 (Prop_IBUFDS1_GTHE4_GTHE4_COMMON_I_ODIV2)
                                                      0.131     6.865 r  ibufds_inst/ODIV2
                         net (fo=2, routed)           0.099     6.964    ibufds_odiv2
    BUFG_GT_X0Y23        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     7.078 r  bufg_gt_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=28, routed)          1.658     8.736    refclk_hdmi_tx_bufg
    SLICE_X25Y230        FDRE                                         r  led_cnt_reg[2][27]/C
                         clock pessimism              0.418     9.154    
                         clock uncertainty           -0.035     9.119    
    SLICE_X25Y230        FDRE (Setup_DFF_SLICEM_C_D)
                                                      0.025     9.144    led_cnt_reg[2][27]
  -------------------------------------------------------------------
                         required time                          9.144    
                         arrival time                          -3.219    
  -------------------------------------------------------------------
                         slack                                  5.925    

Slack (MET) :             5.932ns  (required time - arrival time)
  Source:                 led_cnt_reg[2][6]/C
                            (rising edge-triggered cell FDRE clocked by hdmi_tx_clk_xcvr  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            led_cnt_reg[2][25]/D
                            (rising edge-triggered cell FDRE clocked by hdmi_tx_clk_xcvr  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             hdmi_tx_clk_xcvr
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (hdmi_tx_clk_xcvr rise@6.734ns - hdmi_tx_clk_xcvr rise@0.000ns)
  Data Path Delay:        0.754ns  (logic 0.301ns (39.920%)  route 0.453ns (60.080%))
  Logic Levels:           4  (CARRY8=4)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.002ns = ( 8.736 - 6.734 ) 
    Source Clock Delay      (SCD):    2.458ns
    Clock Pessimism Removal (CPR):    0.418ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.876ns (routing 1.051ns, distribution 0.825ns)
  Clock Net Delay (Destination): 1.658ns (routing 0.954ns, distribution 0.704ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hdmi_tx_clk_xcvr rise edge)
                                                      0.000     0.000 r  
    GTHE4_COMMON_X0Y0                                 0.000     0.000 r  pin_hdmi_tx_clk_i_p (IN)
                         net (fo=0)                   0.000     0.000    pin_hdmi_tx_clk_i_p
    GTHE4_COMMON_X0Y0    IBUFDS_GTE4 (Prop_IBUFDS1_GTHE4_GTHE4_COMMON_I_ODIV2)
                                                      0.339     0.339 r  ibufds_inst/ODIV2
                         net (fo=2, routed)           0.113     0.452    ibufds_odiv2
    BUFG_GT_X0Y23        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.582 r  bufg_gt_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=28, routed)          1.876     2.458    refclk_hdmi_tx_bufg
    SLICE_X25Y227        FDRE                                         r  led_cnt_reg[2][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y227        FDRE (Prop_GFF_SLICEM_C_Q)
                                                      0.078     2.536 r  led_cnt_reg[2][6]/Q
                         net (fo=1, routed)           0.350     2.886    led_cnt_reg_n_0_[2][6]
    SLICE_X25Y227        CARRY8 (Prop_CARRY8_SLICEM_S[6]_CO[7])
                                                      0.117     3.003 r  led_cnt_reg[2][0]_i_1/CO[7]
                         net (fo=1, routed)           0.026     3.029    led_cnt_reg[2][0]_i_1_n_0
    SLICE_X25Y228        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     3.044 r  led_cnt_reg[2][8]_i_1/CO[7]
                         net (fo=1, routed)           0.026     3.070    led_cnt_reg[2][8]_i_1_n_0
    SLICE_X25Y229        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     3.085 r  led_cnt_reg[2][16]_i_1/CO[7]
                         net (fo=1, routed)           0.026     3.111    led_cnt_reg[2][16]_i_1_n_0
    SLICE_X25Y230        CARRY8 (Prop_CARRY8_SLICEM_CI_O[1])
                                                      0.076     3.187 r  led_cnt_reg[2][24]_i_1/O[1]
                         net (fo=1, routed)           0.025     3.212    led_cnt_reg[2][24]_i_1_n_14
    SLICE_X25Y230        FDRE                                         r  led_cnt_reg[2][25]/D
  -------------------------------------------------------------------    -------------------

                         (clock hdmi_tx_clk_xcvr rise edge)
                                                      6.734     6.734 r  
    GTHE4_COMMON_X0Y0                                 0.000     6.734 r  pin_hdmi_tx_clk_i_p (IN)
                         net (fo=0)                   0.000     6.734    pin_hdmi_tx_clk_i_p
    GTHE4_COMMON_X0Y0    IBUFDS_GTE4 (Prop_IBUFDS1_GTHE4_GTHE4_COMMON_I_ODIV2)
                                                      0.131     6.865 r  ibufds_inst/ODIV2
                         net (fo=2, routed)           0.099     6.964    ibufds_odiv2
    BUFG_GT_X0Y23        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     7.078 r  bufg_gt_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=28, routed)          1.658     8.736    refclk_hdmi_tx_bufg
    SLICE_X25Y230        FDRE                                         r  led_cnt_reg[2][25]/C
                         clock pessimism              0.418     9.154    
                         clock uncertainty           -0.035     9.119    
    SLICE_X25Y230        FDRE (Setup_BFF_SLICEM_C_D)
                                                      0.025     9.144    led_cnt_reg[2][25]
  -------------------------------------------------------------------
                         required time                          9.144    
                         arrival time                          -3.212    
  -------------------------------------------------------------------
                         slack                                  5.932    

Slack (MET) :             5.936ns  (required time - arrival time)
  Source:                 led_cnt_reg[2][6]/C
                            (rising edge-triggered cell FDRE clocked by hdmi_tx_clk_xcvr  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            led_cnt_reg[2][23]/D
                            (rising edge-triggered cell FDRE clocked by hdmi_tx_clk_xcvr  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             hdmi_tx_clk_xcvr
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (hdmi_tx_clk_xcvr rise@6.734ns - hdmi_tx_clk_xcvr rise@0.000ns)
  Data Path Delay:        0.754ns  (logic 0.326ns (43.236%)  route 0.428ns (56.764%))
  Logic Levels:           3  (CARRY8=3)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.006ns = ( 8.740 - 6.734 ) 
    Source Clock Delay      (SCD):    2.458ns
    Clock Pessimism Removal (CPR):    0.418ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.876ns (routing 1.051ns, distribution 0.825ns)
  Clock Net Delay (Destination): 1.662ns (routing 0.954ns, distribution 0.708ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hdmi_tx_clk_xcvr rise edge)
                                                      0.000     0.000 r  
    GTHE4_COMMON_X0Y0                                 0.000     0.000 r  pin_hdmi_tx_clk_i_p (IN)
                         net (fo=0)                   0.000     0.000    pin_hdmi_tx_clk_i_p
    GTHE4_COMMON_X0Y0    IBUFDS_GTE4 (Prop_IBUFDS1_GTHE4_GTHE4_COMMON_I_ODIV2)
                                                      0.339     0.339 r  ibufds_inst/ODIV2
                         net (fo=2, routed)           0.113     0.452    ibufds_odiv2
    BUFG_GT_X0Y23        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.582 r  bufg_gt_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=28, routed)          1.876     2.458    refclk_hdmi_tx_bufg
    SLICE_X25Y227        FDRE                                         r  led_cnt_reg[2][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y227        FDRE (Prop_GFF_SLICEM_C_Q)
                                                      0.078     2.536 r  led_cnt_reg[2][6]/Q
                         net (fo=1, routed)           0.350     2.886    led_cnt_reg_n_0_[2][6]
    SLICE_X25Y227        CARRY8 (Prop_CARRY8_SLICEM_S[6]_CO[7])
                                                      0.117     3.003 r  led_cnt_reg[2][0]_i_1/CO[7]
                         net (fo=1, routed)           0.026     3.029    led_cnt_reg[2][0]_i_1_n_0
    SLICE_X25Y228        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     3.044 r  led_cnt_reg[2][8]_i_1/CO[7]
                         net (fo=1, routed)           0.026     3.070    led_cnt_reg[2][8]_i_1_n_0
    SLICE_X25Y229        CARRY8 (Prop_CARRY8_SLICEM_CI_O[7])
                                                      0.116     3.186 r  led_cnt_reg[2][16]_i_1/O[7]
                         net (fo=1, routed)           0.026     3.212    led_cnt_reg[2][16]_i_1_n_8
    SLICE_X25Y229        FDRE                                         r  led_cnt_reg[2][23]/D
  -------------------------------------------------------------------    -------------------

                         (clock hdmi_tx_clk_xcvr rise edge)
                                                      6.734     6.734 r  
    GTHE4_COMMON_X0Y0                                 0.000     6.734 r  pin_hdmi_tx_clk_i_p (IN)
                         net (fo=0)                   0.000     6.734    pin_hdmi_tx_clk_i_p
    GTHE4_COMMON_X0Y0    IBUFDS_GTE4 (Prop_IBUFDS1_GTHE4_GTHE4_COMMON_I_ODIV2)
                                                      0.131     6.865 r  ibufds_inst/ODIV2
                         net (fo=2, routed)           0.099     6.964    ibufds_odiv2
    BUFG_GT_X0Y23        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     7.078 r  bufg_gt_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=28, routed)          1.662     8.740    refclk_hdmi_tx_bufg
    SLICE_X25Y229        FDRE                                         r  led_cnt_reg[2][23]/C
                         clock pessimism              0.418     9.158    
                         clock uncertainty           -0.035     9.123    
    SLICE_X25Y229        FDRE (Setup_HFF_SLICEM_C_D)
                                                      0.025     9.148    led_cnt_reg[2][23]
  -------------------------------------------------------------------
                         required time                          9.148    
                         arrival time                          -3.212    
  -------------------------------------------------------------------
                         slack                                  5.936    

Slack (MET) :             5.937ns  (required time - arrival time)
  Source:                 led_cnt_reg[2][6]/C
                            (rising edge-triggered cell FDRE clocked by hdmi_tx_clk_xcvr  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            led_cnt_reg[2][21]/D
                            (rising edge-triggered cell FDRE clocked by hdmi_tx_clk_xcvr  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             hdmi_tx_clk_xcvr
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (hdmi_tx_clk_xcvr rise@6.734ns - hdmi_tx_clk_xcvr rise@0.000ns)
  Data Path Delay:        0.753ns  (logic 0.326ns (43.293%)  route 0.427ns (56.706%))
  Logic Levels:           3  (CARRY8=3)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.006ns = ( 8.740 - 6.734 ) 
    Source Clock Delay      (SCD):    2.458ns
    Clock Pessimism Removal (CPR):    0.418ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.876ns (routing 1.051ns, distribution 0.825ns)
  Clock Net Delay (Destination): 1.662ns (routing 0.954ns, distribution 0.708ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hdmi_tx_clk_xcvr rise edge)
                                                      0.000     0.000 r  
    GTHE4_COMMON_X0Y0                                 0.000     0.000 r  pin_hdmi_tx_clk_i_p (IN)
                         net (fo=0)                   0.000     0.000    pin_hdmi_tx_clk_i_p
    GTHE4_COMMON_X0Y0    IBUFDS_GTE4 (Prop_IBUFDS1_GTHE4_GTHE4_COMMON_I_ODIV2)
                                                      0.339     0.339 r  ibufds_inst/ODIV2
                         net (fo=2, routed)           0.113     0.452    ibufds_odiv2
    BUFG_GT_X0Y23        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.582 r  bufg_gt_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=28, routed)          1.876     2.458    refclk_hdmi_tx_bufg
    SLICE_X25Y227        FDRE                                         r  led_cnt_reg[2][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y227        FDRE (Prop_GFF_SLICEM_C_Q)
                                                      0.078     2.536 r  led_cnt_reg[2][6]/Q
                         net (fo=1, routed)           0.350     2.886    led_cnt_reg_n_0_[2][6]
    SLICE_X25Y227        CARRY8 (Prop_CARRY8_SLICEM_S[6]_CO[7])
                                                      0.117     3.003 r  led_cnt_reg[2][0]_i_1/CO[7]
                         net (fo=1, routed)           0.026     3.029    led_cnt_reg[2][0]_i_1_n_0
    SLICE_X25Y228        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     3.044 r  led_cnt_reg[2][8]_i_1/CO[7]
                         net (fo=1, routed)           0.026     3.070    led_cnt_reg[2][8]_i_1_n_0
    SLICE_X25Y229        CARRY8 (Prop_CARRY8_SLICEM_CI_O[5])
                                                      0.116     3.186 r  led_cnt_reg[2][16]_i_1/O[5]
                         net (fo=1, routed)           0.025     3.211    led_cnt_reg[2][16]_i_1_n_10
    SLICE_X25Y229        FDRE                                         r  led_cnt_reg[2][21]/D
  -------------------------------------------------------------------    -------------------

                         (clock hdmi_tx_clk_xcvr rise edge)
                                                      6.734     6.734 r  
    GTHE4_COMMON_X0Y0                                 0.000     6.734 r  pin_hdmi_tx_clk_i_p (IN)
                         net (fo=0)                   0.000     6.734    pin_hdmi_tx_clk_i_p
    GTHE4_COMMON_X0Y0    IBUFDS_GTE4 (Prop_IBUFDS1_GTHE4_GTHE4_COMMON_I_ODIV2)
                                                      0.131     6.865 r  ibufds_inst/ODIV2
                         net (fo=2, routed)           0.099     6.964    ibufds_odiv2
    BUFG_GT_X0Y23        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     7.078 r  bufg_gt_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=28, routed)          1.662     8.740    refclk_hdmi_tx_bufg
    SLICE_X25Y229        FDRE                                         r  led_cnt_reg[2][21]/C
                         clock pessimism              0.418     9.158    
                         clock uncertainty           -0.035     9.123    
    SLICE_X25Y229        FDRE (Setup_FFF_SLICEM_C_D)
                                                      0.025     9.148    led_cnt_reg[2][21]
  -------------------------------------------------------------------
                         required time                          9.148    
                         arrival time                          -3.211    
  -------------------------------------------------------------------
                         slack                                  5.937    

Slack (MET) :             5.940ns  (required time - arrival time)
  Source:                 led_cnt_reg[2][6]/C
                            (rising edge-triggered cell FDRE clocked by hdmi_tx_clk_xcvr  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            led_cnt_reg[2][26]/D
                            (rising edge-triggered cell FDRE clocked by hdmi_tx_clk_xcvr  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             hdmi_tx_clk_xcvr
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (hdmi_tx_clk_xcvr rise@6.734ns - hdmi_tx_clk_xcvr rise@0.000ns)
  Data Path Delay:        0.746ns  (logic 0.292ns (39.142%)  route 0.454ns (60.858%))
  Logic Levels:           4  (CARRY8=4)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.002ns = ( 8.736 - 6.734 ) 
    Source Clock Delay      (SCD):    2.458ns
    Clock Pessimism Removal (CPR):    0.418ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.876ns (routing 1.051ns, distribution 0.825ns)
  Clock Net Delay (Destination): 1.658ns (routing 0.954ns, distribution 0.704ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hdmi_tx_clk_xcvr rise edge)
                                                      0.000     0.000 r  
    GTHE4_COMMON_X0Y0                                 0.000     0.000 r  pin_hdmi_tx_clk_i_p (IN)
                         net (fo=0)                   0.000     0.000    pin_hdmi_tx_clk_i_p
    GTHE4_COMMON_X0Y0    IBUFDS_GTE4 (Prop_IBUFDS1_GTHE4_GTHE4_COMMON_I_ODIV2)
                                                      0.339     0.339 r  ibufds_inst/ODIV2
                         net (fo=2, routed)           0.113     0.452    ibufds_odiv2
    BUFG_GT_X0Y23        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.582 r  bufg_gt_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=28, routed)          1.876     2.458    refclk_hdmi_tx_bufg
    SLICE_X25Y227        FDRE                                         r  led_cnt_reg[2][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y227        FDRE (Prop_GFF_SLICEM_C_Q)
                                                      0.078     2.536 r  led_cnt_reg[2][6]/Q
                         net (fo=1, routed)           0.350     2.886    led_cnt_reg_n_0_[2][6]
    SLICE_X25Y227        CARRY8 (Prop_CARRY8_SLICEM_S[6]_CO[7])
                                                      0.117     3.003 r  led_cnt_reg[2][0]_i_1/CO[7]
                         net (fo=1, routed)           0.026     3.029    led_cnt_reg[2][0]_i_1_n_0
    SLICE_X25Y228        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     3.044 r  led_cnt_reg[2][8]_i_1/CO[7]
                         net (fo=1, routed)           0.026     3.070    led_cnt_reg[2][8]_i_1_n_0
    SLICE_X25Y229        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     3.085 r  led_cnt_reg[2][16]_i_1/CO[7]
                         net (fo=1, routed)           0.026     3.111    led_cnt_reg[2][16]_i_1_n_0
    SLICE_X25Y230        CARRY8 (Prop_CARRY8_SLICEM_CI_O[2])
                                                      0.067     3.178 r  led_cnt_reg[2][24]_i_1/O[2]
                         net (fo=1, routed)           0.026     3.204    led_cnt_reg[2][24]_i_1_n_13
    SLICE_X25Y230        FDRE                                         r  led_cnt_reg[2][26]/D
  -------------------------------------------------------------------    -------------------

                         (clock hdmi_tx_clk_xcvr rise edge)
                                                      6.734     6.734 r  
    GTHE4_COMMON_X0Y0                                 0.000     6.734 r  pin_hdmi_tx_clk_i_p (IN)
                         net (fo=0)                   0.000     6.734    pin_hdmi_tx_clk_i_p
    GTHE4_COMMON_X0Y0    IBUFDS_GTE4 (Prop_IBUFDS1_GTHE4_GTHE4_COMMON_I_ODIV2)
                                                      0.131     6.865 r  ibufds_inst/ODIV2
                         net (fo=2, routed)           0.099     6.964    ibufds_odiv2
    BUFG_GT_X0Y23        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     7.078 r  bufg_gt_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=28, routed)          1.658     8.736    refclk_hdmi_tx_bufg
    SLICE_X25Y230        FDRE                                         r  led_cnt_reg[2][26]/C
                         clock pessimism              0.418     9.154    
                         clock uncertainty           -0.035     9.119    
    SLICE_X25Y230        FDRE (Setup_CFF_SLICEM_C_D)
                                                      0.025     9.144    led_cnt_reg[2][26]
  -------------------------------------------------------------------
                         required time                          9.144    
                         arrival time                          -3.204    
  -------------------------------------------------------------------
                         slack                                  5.940    

Slack (MET) :             5.949ns  (required time - arrival time)
  Source:                 led_cnt_reg[2][6]/C
                            (rising edge-triggered cell FDRE clocked by hdmi_tx_clk_xcvr  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            led_cnt_reg[2][22]/D
                            (rising edge-triggered cell FDRE clocked by hdmi_tx_clk_xcvr  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             hdmi_tx_clk_xcvr
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (hdmi_tx_clk_xcvr rise@6.734ns - hdmi_tx_clk_xcvr rise@0.000ns)
  Data Path Delay:        0.741ns  (logic 0.313ns (42.240%)  route 0.428ns (57.760%))
  Logic Levels:           3  (CARRY8=3)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.006ns = ( 8.740 - 6.734 ) 
    Source Clock Delay      (SCD):    2.458ns
    Clock Pessimism Removal (CPR):    0.418ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.876ns (routing 1.051ns, distribution 0.825ns)
  Clock Net Delay (Destination): 1.662ns (routing 0.954ns, distribution 0.708ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hdmi_tx_clk_xcvr rise edge)
                                                      0.000     0.000 r  
    GTHE4_COMMON_X0Y0                                 0.000     0.000 r  pin_hdmi_tx_clk_i_p (IN)
                         net (fo=0)                   0.000     0.000    pin_hdmi_tx_clk_i_p
    GTHE4_COMMON_X0Y0    IBUFDS_GTE4 (Prop_IBUFDS1_GTHE4_GTHE4_COMMON_I_ODIV2)
                                                      0.339     0.339 r  ibufds_inst/ODIV2
                         net (fo=2, routed)           0.113     0.452    ibufds_odiv2
    BUFG_GT_X0Y23        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.582 r  bufg_gt_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=28, routed)          1.876     2.458    refclk_hdmi_tx_bufg
    SLICE_X25Y227        FDRE                                         r  led_cnt_reg[2][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y227        FDRE (Prop_GFF_SLICEM_C_Q)
                                                      0.078     2.536 r  led_cnt_reg[2][6]/Q
                         net (fo=1, routed)           0.350     2.886    led_cnt_reg_n_0_[2][6]
    SLICE_X25Y227        CARRY8 (Prop_CARRY8_SLICEM_S[6]_CO[7])
                                                      0.117     3.003 r  led_cnt_reg[2][0]_i_1/CO[7]
                         net (fo=1, routed)           0.026     3.029    led_cnt_reg[2][0]_i_1_n_0
    SLICE_X25Y228        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     3.044 r  led_cnt_reg[2][8]_i_1/CO[7]
                         net (fo=1, routed)           0.026     3.070    led_cnt_reg[2][8]_i_1_n_0
    SLICE_X25Y229        CARRY8 (Prop_CARRY8_SLICEM_CI_O[6])
                                                      0.103     3.173 r  led_cnt_reg[2][16]_i_1/O[6]
                         net (fo=1, routed)           0.026     3.199    led_cnt_reg[2][16]_i_1_n_9
    SLICE_X25Y229        FDRE                                         r  led_cnt_reg[2][22]/D
  -------------------------------------------------------------------    -------------------

                         (clock hdmi_tx_clk_xcvr rise edge)
                                                      6.734     6.734 r  
    GTHE4_COMMON_X0Y0                                 0.000     6.734 r  pin_hdmi_tx_clk_i_p (IN)
                         net (fo=0)                   0.000     6.734    pin_hdmi_tx_clk_i_p
    GTHE4_COMMON_X0Y0    IBUFDS_GTE4 (Prop_IBUFDS1_GTHE4_GTHE4_COMMON_I_ODIV2)
                                                      0.131     6.865 r  ibufds_inst/ODIV2
                         net (fo=2, routed)           0.099     6.964    ibufds_odiv2
    BUFG_GT_X0Y23        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     7.078 r  bufg_gt_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=28, routed)          1.662     8.740    refclk_hdmi_tx_bufg
    SLICE_X25Y229        FDRE                                         r  led_cnt_reg[2][22]/C
                         clock pessimism              0.418     9.158    
                         clock uncertainty           -0.035     9.123    
    SLICE_X25Y229        FDRE (Setup_GFF_SLICEM_C_D)
                                                      0.025     9.148    led_cnt_reg[2][22]
  -------------------------------------------------------------------
                         required time                          9.148    
                         arrival time                          -3.199    
  -------------------------------------------------------------------
                         slack                                  5.949    

Slack (MET) :             5.952ns  (required time - arrival time)
  Source:                 led_cnt_reg[2][6]/C
                            (rising edge-triggered cell FDRE clocked by hdmi_tx_clk_xcvr  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            led_cnt_reg[2][24]/D
                            (rising edge-triggered cell FDRE clocked by hdmi_tx_clk_xcvr  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             hdmi_tx_clk_xcvr
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (hdmi_tx_clk_xcvr rise@6.734ns - hdmi_tx_clk_xcvr rise@0.000ns)
  Data Path Delay:        0.734ns  (logic 0.281ns (38.283%)  route 0.453ns (61.717%))
  Logic Levels:           4  (CARRY8=4)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.002ns = ( 8.736 - 6.734 ) 
    Source Clock Delay      (SCD):    2.458ns
    Clock Pessimism Removal (CPR):    0.418ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.876ns (routing 1.051ns, distribution 0.825ns)
  Clock Net Delay (Destination): 1.658ns (routing 0.954ns, distribution 0.704ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hdmi_tx_clk_xcvr rise edge)
                                                      0.000     0.000 r  
    GTHE4_COMMON_X0Y0                                 0.000     0.000 r  pin_hdmi_tx_clk_i_p (IN)
                         net (fo=0)                   0.000     0.000    pin_hdmi_tx_clk_i_p
    GTHE4_COMMON_X0Y0    IBUFDS_GTE4 (Prop_IBUFDS1_GTHE4_GTHE4_COMMON_I_ODIV2)
                                                      0.339     0.339 r  ibufds_inst/ODIV2
                         net (fo=2, routed)           0.113     0.452    ibufds_odiv2
    BUFG_GT_X0Y23        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.582 r  bufg_gt_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=28, routed)          1.876     2.458    refclk_hdmi_tx_bufg
    SLICE_X25Y227        FDRE                                         r  led_cnt_reg[2][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y227        FDRE (Prop_GFF_SLICEM_C_Q)
                                                      0.078     2.536 r  led_cnt_reg[2][6]/Q
                         net (fo=1, routed)           0.350     2.886    led_cnt_reg_n_0_[2][6]
    SLICE_X25Y227        CARRY8 (Prop_CARRY8_SLICEM_S[6]_CO[7])
                                                      0.117     3.003 r  led_cnt_reg[2][0]_i_1/CO[7]
                         net (fo=1, routed)           0.026     3.029    led_cnt_reg[2][0]_i_1_n_0
    SLICE_X25Y228        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     3.044 r  led_cnt_reg[2][8]_i_1/CO[7]
                         net (fo=1, routed)           0.026     3.070    led_cnt_reg[2][8]_i_1_n_0
    SLICE_X25Y229        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     3.085 r  led_cnt_reg[2][16]_i_1/CO[7]
                         net (fo=1, routed)           0.026     3.111    led_cnt_reg[2][16]_i_1_n_0
    SLICE_X25Y230        CARRY8 (Prop_CARRY8_SLICEM_CI_O[0])
                                                      0.056     3.167 r  led_cnt_reg[2][24]_i_1/O[0]
                         net (fo=1, routed)           0.025     3.192    led_cnt_reg[2][24]_i_1_n_15
    SLICE_X25Y230        FDRE                                         r  led_cnt_reg[2][24]/D
  -------------------------------------------------------------------    -------------------

                         (clock hdmi_tx_clk_xcvr rise edge)
                                                      6.734     6.734 r  
    GTHE4_COMMON_X0Y0                                 0.000     6.734 r  pin_hdmi_tx_clk_i_p (IN)
                         net (fo=0)                   0.000     6.734    pin_hdmi_tx_clk_i_p
    GTHE4_COMMON_X0Y0    IBUFDS_GTE4 (Prop_IBUFDS1_GTHE4_GTHE4_COMMON_I_ODIV2)
                                                      0.131     6.865 r  ibufds_inst/ODIV2
                         net (fo=2, routed)           0.099     6.964    ibufds_odiv2
    BUFG_GT_X0Y23        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     7.078 r  bufg_gt_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=28, routed)          1.658     8.736    refclk_hdmi_tx_bufg
    SLICE_X25Y230        FDRE                                         r  led_cnt_reg[2][24]/C
                         clock pessimism              0.418     9.154    
                         clock uncertainty           -0.035     9.119    
    SLICE_X25Y230        FDRE (Setup_AFF_SLICEM_C_D)
                                                      0.025     9.144    led_cnt_reg[2][24]
  -------------------------------------------------------------------
                         required time                          9.144    
                         arrival time                          -3.192    
  -------------------------------------------------------------------
                         slack                                  5.952    

Slack (MET) :             5.967ns  (required time - arrival time)
  Source:                 led_cnt_reg[2][6]/C
                            (rising edge-triggered cell FDRE clocked by hdmi_tx_clk_xcvr  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            led_cnt_reg[2][20]/D
                            (rising edge-triggered cell FDRE clocked by hdmi_tx_clk_xcvr  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             hdmi_tx_clk_xcvr
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (hdmi_tx_clk_xcvr rise@6.734ns - hdmi_tx_clk_xcvr rise@0.000ns)
  Data Path Delay:        0.723ns  (logic 0.296ns (40.941%)  route 0.427ns (59.059%))
  Logic Levels:           3  (CARRY8=3)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.006ns = ( 8.740 - 6.734 ) 
    Source Clock Delay      (SCD):    2.458ns
    Clock Pessimism Removal (CPR):    0.418ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.876ns (routing 1.051ns, distribution 0.825ns)
  Clock Net Delay (Destination): 1.662ns (routing 0.954ns, distribution 0.708ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hdmi_tx_clk_xcvr rise edge)
                                                      0.000     0.000 r  
    GTHE4_COMMON_X0Y0                                 0.000     0.000 r  pin_hdmi_tx_clk_i_p (IN)
                         net (fo=0)                   0.000     0.000    pin_hdmi_tx_clk_i_p
    GTHE4_COMMON_X0Y0    IBUFDS_GTE4 (Prop_IBUFDS1_GTHE4_GTHE4_COMMON_I_ODIV2)
                                                      0.339     0.339 r  ibufds_inst/ODIV2
                         net (fo=2, routed)           0.113     0.452    ibufds_odiv2
    BUFG_GT_X0Y23        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.582 r  bufg_gt_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=28, routed)          1.876     2.458    refclk_hdmi_tx_bufg
    SLICE_X25Y227        FDRE                                         r  led_cnt_reg[2][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y227        FDRE (Prop_GFF_SLICEM_C_Q)
                                                      0.078     2.536 r  led_cnt_reg[2][6]/Q
                         net (fo=1, routed)           0.350     2.886    led_cnt_reg_n_0_[2][6]
    SLICE_X25Y227        CARRY8 (Prop_CARRY8_SLICEM_S[6]_CO[7])
                                                      0.117     3.003 r  led_cnt_reg[2][0]_i_1/CO[7]
                         net (fo=1, routed)           0.026     3.029    led_cnt_reg[2][0]_i_1_n_0
    SLICE_X25Y228        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     3.044 r  led_cnt_reg[2][8]_i_1/CO[7]
                         net (fo=1, routed)           0.026     3.070    led_cnt_reg[2][8]_i_1_n_0
    SLICE_X25Y229        CARRY8 (Prop_CARRY8_SLICEM_CI_O[4])
                                                      0.086     3.156 r  led_cnt_reg[2][16]_i_1/O[4]
                         net (fo=1, routed)           0.025     3.181    led_cnt_reg[2][16]_i_1_n_11
    SLICE_X25Y229        FDRE                                         r  led_cnt_reg[2][20]/D
  -------------------------------------------------------------------    -------------------

                         (clock hdmi_tx_clk_xcvr rise edge)
                                                      6.734     6.734 r  
    GTHE4_COMMON_X0Y0                                 0.000     6.734 r  pin_hdmi_tx_clk_i_p (IN)
                         net (fo=0)                   0.000     6.734    pin_hdmi_tx_clk_i_p
    GTHE4_COMMON_X0Y0    IBUFDS_GTE4 (Prop_IBUFDS1_GTHE4_GTHE4_COMMON_I_ODIV2)
                                                      0.131     6.865 r  ibufds_inst/ODIV2
                         net (fo=2, routed)           0.099     6.964    ibufds_odiv2
    BUFG_GT_X0Y23        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     7.078 r  bufg_gt_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=28, routed)          1.662     8.740    refclk_hdmi_tx_bufg
    SLICE_X25Y229        FDRE                                         r  led_cnt_reg[2][20]/C
                         clock pessimism              0.418     9.158    
                         clock uncertainty           -0.035     9.123    
    SLICE_X25Y229        FDRE (Setup_EFF_SLICEM_C_D)
                                                      0.025     9.148    led_cnt_reg[2][20]
  -------------------------------------------------------------------
                         required time                          9.148    
                         arrival time                          -3.181    
  -------------------------------------------------------------------
                         slack                                  5.967    

Slack (MET) :             5.971ns  (required time - arrival time)
  Source:                 led_cnt_reg[2][6]/C
                            (rising edge-triggered cell FDRE clocked by hdmi_tx_clk_xcvr  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            led_cnt_reg[2][19]/D
                            (rising edge-triggered cell FDRE clocked by hdmi_tx_clk_xcvr  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             hdmi_tx_clk_xcvr
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (hdmi_tx_clk_xcvr rise@6.734ns - hdmi_tx_clk_xcvr rise@0.000ns)
  Data Path Delay:        0.720ns  (logic 0.292ns (40.556%)  route 0.428ns (59.444%))
  Logic Levels:           3  (CARRY8=3)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.007ns = ( 8.741 - 6.734 ) 
    Source Clock Delay      (SCD):    2.458ns
    Clock Pessimism Removal (CPR):    0.418ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.876ns (routing 1.051ns, distribution 0.825ns)
  Clock Net Delay (Destination): 1.663ns (routing 0.954ns, distribution 0.709ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hdmi_tx_clk_xcvr rise edge)
                                                      0.000     0.000 r  
    GTHE4_COMMON_X0Y0                                 0.000     0.000 r  pin_hdmi_tx_clk_i_p (IN)
                         net (fo=0)                   0.000     0.000    pin_hdmi_tx_clk_i_p
    GTHE4_COMMON_X0Y0    IBUFDS_GTE4 (Prop_IBUFDS1_GTHE4_GTHE4_COMMON_I_ODIV2)
                                                      0.339     0.339 r  ibufds_inst/ODIV2
                         net (fo=2, routed)           0.113     0.452    ibufds_odiv2
    BUFG_GT_X0Y23        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.582 r  bufg_gt_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=28, routed)          1.876     2.458    refclk_hdmi_tx_bufg
    SLICE_X25Y227        FDRE                                         r  led_cnt_reg[2][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y227        FDRE (Prop_GFF_SLICEM_C_Q)
                                                      0.078     2.536 r  led_cnt_reg[2][6]/Q
                         net (fo=1, routed)           0.350     2.886    led_cnt_reg_n_0_[2][6]
    SLICE_X25Y227        CARRY8 (Prop_CARRY8_SLICEM_S[6]_CO[7])
                                                      0.117     3.003 r  led_cnt_reg[2][0]_i_1/CO[7]
                         net (fo=1, routed)           0.026     3.029    led_cnt_reg[2][0]_i_1_n_0
    SLICE_X25Y228        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     3.044 r  led_cnt_reg[2][8]_i_1/CO[7]
                         net (fo=1, routed)           0.026     3.070    led_cnt_reg[2][8]_i_1_n_0
    SLICE_X25Y229        CARRY8 (Prop_CARRY8_SLICEM_CI_O[3])
                                                      0.082     3.152 r  led_cnt_reg[2][16]_i_1/O[3]
                         net (fo=1, routed)           0.026     3.178    led_cnt_reg[2][16]_i_1_n_12
    SLICE_X25Y229        FDRE                                         r  led_cnt_reg[2][19]/D
  -------------------------------------------------------------------    -------------------

                         (clock hdmi_tx_clk_xcvr rise edge)
                                                      6.734     6.734 r  
    GTHE4_COMMON_X0Y0                                 0.000     6.734 r  pin_hdmi_tx_clk_i_p (IN)
                         net (fo=0)                   0.000     6.734    pin_hdmi_tx_clk_i_p
    GTHE4_COMMON_X0Y0    IBUFDS_GTE4 (Prop_IBUFDS1_GTHE4_GTHE4_COMMON_I_ODIV2)
                                                      0.131     6.865 r  ibufds_inst/ODIV2
                         net (fo=2, routed)           0.099     6.964    ibufds_odiv2
    BUFG_GT_X0Y23        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     7.078 r  bufg_gt_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=28, routed)          1.663     8.741    refclk_hdmi_tx_bufg
    SLICE_X25Y229        FDRE                                         r  led_cnt_reg[2][19]/C
                         clock pessimism              0.418     9.159    
                         clock uncertainty           -0.035     9.124    
    SLICE_X25Y229        FDRE (Setup_DFF_SLICEM_C_D)
                                                      0.025     9.149    led_cnt_reg[2][19]
  -------------------------------------------------------------------
                         required time                          9.149    
                         arrival time                          -3.178    
  -------------------------------------------------------------------
                         slack                                  5.971    

Slack (MET) :             5.976ns  (required time - arrival time)
  Source:                 led_cnt_reg[2][6]/C
                            (rising edge-triggered cell FDRE clocked by hdmi_tx_clk_xcvr  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            led_cnt_reg[2][15]/D
                            (rising edge-triggered cell FDRE clocked by hdmi_tx_clk_xcvr  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             hdmi_tx_clk_xcvr
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (hdmi_tx_clk_xcvr rise@6.734ns - hdmi_tx_clk_xcvr rise@0.000ns)
  Data Path Delay:        0.713ns  (logic 0.311ns (43.618%)  route 0.402ns (56.381%))
  Logic Levels:           2  (CARRY8=2)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.005ns = ( 8.739 - 6.734 ) 
    Source Clock Delay      (SCD):    2.458ns
    Clock Pessimism Removal (CPR):    0.418ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.876ns (routing 1.051ns, distribution 0.825ns)
  Clock Net Delay (Destination): 1.661ns (routing 0.954ns, distribution 0.707ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hdmi_tx_clk_xcvr rise edge)
                                                      0.000     0.000 r  
    GTHE4_COMMON_X0Y0                                 0.000     0.000 r  pin_hdmi_tx_clk_i_p (IN)
                         net (fo=0)                   0.000     0.000    pin_hdmi_tx_clk_i_p
    GTHE4_COMMON_X0Y0    IBUFDS_GTE4 (Prop_IBUFDS1_GTHE4_GTHE4_COMMON_I_ODIV2)
                                                      0.339     0.339 r  ibufds_inst/ODIV2
                         net (fo=2, routed)           0.113     0.452    ibufds_odiv2
    BUFG_GT_X0Y23        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.582 r  bufg_gt_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=28, routed)          1.876     2.458    refclk_hdmi_tx_bufg
    SLICE_X25Y227        FDRE                                         r  led_cnt_reg[2][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y227        FDRE (Prop_GFF_SLICEM_C_Q)
                                                      0.078     2.536 r  led_cnt_reg[2][6]/Q
                         net (fo=1, routed)           0.350     2.886    led_cnt_reg_n_0_[2][6]
    SLICE_X25Y227        CARRY8 (Prop_CARRY8_SLICEM_S[6]_CO[7])
                                                      0.117     3.003 r  led_cnt_reg[2][0]_i_1/CO[7]
                         net (fo=1, routed)           0.026     3.029    led_cnt_reg[2][0]_i_1_n_0
    SLICE_X25Y228        CARRY8 (Prop_CARRY8_SLICEM_CI_O[7])
                                                      0.116     3.145 r  led_cnt_reg[2][8]_i_1/O[7]
                         net (fo=1, routed)           0.026     3.171    led_cnt_reg[2][8]_i_1_n_8
    SLICE_X25Y228        FDRE                                         r  led_cnt_reg[2][15]/D
  -------------------------------------------------------------------    -------------------

                         (clock hdmi_tx_clk_xcvr rise edge)
                                                      6.734     6.734 r  
    GTHE4_COMMON_X0Y0                                 0.000     6.734 r  pin_hdmi_tx_clk_i_p (IN)
                         net (fo=0)                   0.000     6.734    pin_hdmi_tx_clk_i_p
    GTHE4_COMMON_X0Y0    IBUFDS_GTE4 (Prop_IBUFDS1_GTHE4_GTHE4_COMMON_I_ODIV2)
                                                      0.131     6.865 r  ibufds_inst/ODIV2
                         net (fo=2, routed)           0.099     6.964    ibufds_odiv2
    BUFG_GT_X0Y23        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     7.078 r  bufg_gt_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=28, routed)          1.661     8.739    refclk_hdmi_tx_bufg
    SLICE_X25Y228        FDRE                                         r  led_cnt_reg[2][15]/C
                         clock pessimism              0.418     9.157    
                         clock uncertainty           -0.035     9.122    
    SLICE_X25Y228        FDRE (Setup_HFF_SLICEM_C_D)
                                                      0.025     9.147    led_cnt_reg[2][15]
  -------------------------------------------------------------------
                         required time                          9.147    
                         arrival time                          -3.171    
  -------------------------------------------------------------------
                         slack                                  5.976    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.062ns  (arrival time - required time)
  Source:                 led_cnt_reg[2][1]/C
                            (rising edge-triggered cell FDRE clocked by hdmi_tx_clk_xcvr  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            led_cnt_reg[2][1]/D
                            (rising edge-triggered cell FDRE clocked by hdmi_tx_clk_xcvr  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             hdmi_tx_clk_xcvr
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (hdmi_tx_clk_xcvr rise@0.000ns - hdmi_tx_clk_xcvr rise@0.000ns)
  Data Path Delay:        0.114ns  (logic 0.056ns (49.123%)  route 0.058ns (50.877%))
  Logic Levels:           1  (CARRY8=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.578ns
    Source Clock Delay      (SCD):    1.289ns
    Clock Pessimism Removal (CPR):    0.282ns
  Clock Net Delay (Source):      1.028ns (routing 0.573ns, distribution 0.455ns)
  Clock Net Delay (Destination): 1.170ns (routing 0.643ns, distribution 0.527ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hdmi_tx_clk_xcvr rise edge)
                                                      0.000     0.000 r  
    GTHE4_COMMON_X0Y0                                 0.000     0.000 r  pin_hdmi_tx_clk_i_p (IN)
                         net (fo=0)                   0.000     0.000    pin_hdmi_tx_clk_i_p
    GTHE4_COMMON_X0Y0    IBUFDS_GTE4 (Prop_IBUFDS1_GTHE4_GTHE4_COMMON_I_ODIV2)
                                                      0.116     0.116 r  ibufds_inst/ODIV2
                         net (fo=2, routed)           0.073     0.189    ibufds_odiv2
    BUFG_GT_X0Y23        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.262 r  bufg_gt_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=28, routed)          1.028     1.289    refclk_hdmi_tx_bufg
    SLICE_X25Y227        FDRE                                         r  led_cnt_reg[2][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y227        FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.038     1.327 r  led_cnt_reg[2][1]/Q
                         net (fo=1, routed)           0.051     1.378    led_cnt_reg_n_0_[2][1]
    SLICE_X25Y227        CARRY8 (Prop_CARRY8_SLICEM_S[1]_O[1])
                                                      0.018     1.396 r  led_cnt_reg[2][0]_i_1/O[1]
                         net (fo=1, routed)           0.007     1.403    led_cnt_reg[2][0]_i_1_n_14
    SLICE_X25Y227        FDRE                                         r  led_cnt_reg[2][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock hdmi_tx_clk_xcvr rise edge)
                                                      0.000     0.000 r  
    GTHE4_COMMON_X0Y0                                 0.000     0.000 r  pin_hdmi_tx_clk_i_p (IN)
                         net (fo=0)                   0.000     0.000    pin_hdmi_tx_clk_i_p
    GTHE4_COMMON_X0Y0    IBUFDS_GTE4 (Prop_IBUFDS1_GTHE4_GTHE4_COMMON_I_ODIV2)
                                                      0.241     0.241 r  ibufds_inst/ODIV2
                         net (fo=2, routed)           0.085     0.326    ibufds_odiv2
    BUFG_GT_X0Y23        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.408 r  bufg_gt_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=28, routed)          1.170     1.578    refclk_hdmi_tx_bufg
    SLICE_X25Y227        FDRE                                         r  led_cnt_reg[2][1]/C
                         clock pessimism             -0.282     1.295    
    SLICE_X25Y227        FDRE (Hold_BFF_SLICEM_C_D)
                                                      0.046     1.341    led_cnt_reg[2][1]
  -------------------------------------------------------------------
                         required time                         -1.341    
                         arrival time                           1.403    
  -------------------------------------------------------------------
                         slack                                  0.062    

Slack (MET) :             0.062ns  (arrival time - required time)
  Source:                 led_cnt_reg[2][9]/C
                            (rising edge-triggered cell FDRE clocked by hdmi_tx_clk_xcvr  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            led_cnt_reg[2][9]/D
                            (rising edge-triggered cell FDRE clocked by hdmi_tx_clk_xcvr  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             hdmi_tx_clk_xcvr
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (hdmi_tx_clk_xcvr rise@0.000ns - hdmi_tx_clk_xcvr rise@0.000ns)
  Data Path Delay:        0.114ns  (logic 0.056ns (49.123%)  route 0.058ns (50.877%))
  Logic Levels:           1  (CARRY8=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.578ns
    Source Clock Delay      (SCD):    1.289ns
    Clock Pessimism Removal (CPR):    0.282ns
  Clock Net Delay (Source):      1.028ns (routing 0.573ns, distribution 0.455ns)
  Clock Net Delay (Destination): 1.170ns (routing 0.643ns, distribution 0.527ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hdmi_tx_clk_xcvr rise edge)
                                                      0.000     0.000 r  
    GTHE4_COMMON_X0Y0                                 0.000     0.000 r  pin_hdmi_tx_clk_i_p (IN)
                         net (fo=0)                   0.000     0.000    pin_hdmi_tx_clk_i_p
    GTHE4_COMMON_X0Y0    IBUFDS_GTE4 (Prop_IBUFDS1_GTHE4_GTHE4_COMMON_I_ODIV2)
                                                      0.116     0.116 r  ibufds_inst/ODIV2
                         net (fo=2, routed)           0.073     0.189    ibufds_odiv2
    BUFG_GT_X0Y23        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.262 r  bufg_gt_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=28, routed)          1.028     1.289    refclk_hdmi_tx_bufg
    SLICE_X25Y228        FDRE                                         r  led_cnt_reg[2][9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y228        FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.038     1.327 r  led_cnt_reg[2][9]/Q
                         net (fo=1, routed)           0.051     1.378    led_cnt_reg_n_0_[2][9]
    SLICE_X25Y228        CARRY8 (Prop_CARRY8_SLICEM_S[1]_O[1])
                                                      0.018     1.396 r  led_cnt_reg[2][8]_i_1/O[1]
                         net (fo=1, routed)           0.007     1.403    led_cnt_reg[2][8]_i_1_n_14
    SLICE_X25Y228        FDRE                                         r  led_cnt_reg[2][9]/D
  -------------------------------------------------------------------    -------------------

                         (clock hdmi_tx_clk_xcvr rise edge)
                                                      0.000     0.000 r  
    GTHE4_COMMON_X0Y0                                 0.000     0.000 r  pin_hdmi_tx_clk_i_p (IN)
                         net (fo=0)                   0.000     0.000    pin_hdmi_tx_clk_i_p
    GTHE4_COMMON_X0Y0    IBUFDS_GTE4 (Prop_IBUFDS1_GTHE4_GTHE4_COMMON_I_ODIV2)
                                                      0.241     0.241 r  ibufds_inst/ODIV2
                         net (fo=2, routed)           0.085     0.326    ibufds_odiv2
    BUFG_GT_X0Y23        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.408 r  bufg_gt_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=28, routed)          1.170     1.578    refclk_hdmi_tx_bufg
    SLICE_X25Y228        FDRE                                         r  led_cnt_reg[2][9]/C
                         clock pessimism             -0.282     1.295    
    SLICE_X25Y228        FDRE (Hold_BFF_SLICEM_C_D)
                                                      0.046     1.341    led_cnt_reg[2][9]
  -------------------------------------------------------------------
                         required time                         -1.341    
                         arrival time                           1.403    
  -------------------------------------------------------------------
                         slack                                  0.062    

Slack (MET) :             0.062ns  (arrival time - required time)
  Source:                 led_cnt_reg[2][17]/C
                            (rising edge-triggered cell FDRE clocked by hdmi_tx_clk_xcvr  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            led_cnt_reg[2][17]/D
                            (rising edge-triggered cell FDRE clocked by hdmi_tx_clk_xcvr  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             hdmi_tx_clk_xcvr
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (hdmi_tx_clk_xcvr rise@0.000ns - hdmi_tx_clk_xcvr rise@0.000ns)
  Data Path Delay:        0.114ns  (logic 0.056ns (49.123%)  route 0.058ns (50.877%))
  Logic Levels:           1  (CARRY8=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.579ns
    Source Clock Delay      (SCD):    1.290ns
    Clock Pessimism Removal (CPR):    0.282ns
  Clock Net Delay (Source):      1.029ns (routing 0.573ns, distribution 0.456ns)
  Clock Net Delay (Destination): 1.171ns (routing 0.643ns, distribution 0.528ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hdmi_tx_clk_xcvr rise edge)
                                                      0.000     0.000 r  
    GTHE4_COMMON_X0Y0                                 0.000     0.000 r  pin_hdmi_tx_clk_i_p (IN)
                         net (fo=0)                   0.000     0.000    pin_hdmi_tx_clk_i_p
    GTHE4_COMMON_X0Y0    IBUFDS_GTE4 (Prop_IBUFDS1_GTHE4_GTHE4_COMMON_I_ODIV2)
                                                      0.116     0.116 r  ibufds_inst/ODIV2
                         net (fo=2, routed)           0.073     0.189    ibufds_odiv2
    BUFG_GT_X0Y23        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.262 r  bufg_gt_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=28, routed)          1.029     1.290    refclk_hdmi_tx_bufg
    SLICE_X25Y229        FDRE                                         r  led_cnt_reg[2][17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y229        FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.038     1.328 r  led_cnt_reg[2][17]/Q
                         net (fo=1, routed)           0.051     1.379    led_cnt_reg_n_0_[2][17]
    SLICE_X25Y229        CARRY8 (Prop_CARRY8_SLICEM_S[1]_O[1])
                                                      0.018     1.397 r  led_cnt_reg[2][16]_i_1/O[1]
                         net (fo=1, routed)           0.007     1.404    led_cnt_reg[2][16]_i_1_n_14
    SLICE_X25Y229        FDRE                                         r  led_cnt_reg[2][17]/D
  -------------------------------------------------------------------    -------------------

                         (clock hdmi_tx_clk_xcvr rise edge)
                                                      0.000     0.000 r  
    GTHE4_COMMON_X0Y0                                 0.000     0.000 r  pin_hdmi_tx_clk_i_p (IN)
                         net (fo=0)                   0.000     0.000    pin_hdmi_tx_clk_i_p
    GTHE4_COMMON_X0Y0    IBUFDS_GTE4 (Prop_IBUFDS1_GTHE4_GTHE4_COMMON_I_ODIV2)
                                                      0.241     0.241 r  ibufds_inst/ODIV2
                         net (fo=2, routed)           0.085     0.326    ibufds_odiv2
    BUFG_GT_X0Y23        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.408 r  bufg_gt_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=28, routed)          1.171     1.579    refclk_hdmi_tx_bufg
    SLICE_X25Y229        FDRE                                         r  led_cnt_reg[2][17]/C
                         clock pessimism             -0.282     1.296    
    SLICE_X25Y229        FDRE (Hold_BFF_SLICEM_C_D)
                                                      0.046     1.342    led_cnt_reg[2][17]
  -------------------------------------------------------------------
                         required time                         -1.342    
                         arrival time                           1.404    
  -------------------------------------------------------------------
                         slack                                  0.062    

Slack (MET) :             0.066ns  (arrival time - required time)
  Source:                 led_cnt_reg[2][25]/C
                            (rising edge-triggered cell FDRE clocked by hdmi_tx_clk_xcvr  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            led_cnt_reg[2][25]/D
                            (rising edge-triggered cell FDRE clocked by hdmi_tx_clk_xcvr  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             hdmi_tx_clk_xcvr
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (hdmi_tx_clk_xcvr rise@0.000ns - hdmi_tx_clk_xcvr rise@0.000ns)
  Data Path Delay:        0.118ns  (logic 0.056ns (47.585%)  route 0.062ns (52.415%))
  Logic Levels:           1  (CARRY8=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.575ns
    Source Clock Delay      (SCD):    1.287ns
    Clock Pessimism Removal (CPR):    0.282ns
  Clock Net Delay (Source):      1.025ns (routing 0.573ns, distribution 0.452ns)
  Clock Net Delay (Destination): 1.167ns (routing 0.643ns, distribution 0.524ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hdmi_tx_clk_xcvr rise edge)
                                                      0.000     0.000 r  
    GTHE4_COMMON_X0Y0                                 0.000     0.000 r  pin_hdmi_tx_clk_i_p (IN)
                         net (fo=0)                   0.000     0.000    pin_hdmi_tx_clk_i_p
    GTHE4_COMMON_X0Y0    IBUFDS_GTE4 (Prop_IBUFDS1_GTHE4_GTHE4_COMMON_I_ODIV2)
                                                      0.116     0.116 r  ibufds_inst/ODIV2
                         net (fo=2, routed)           0.073     0.189    ibufds_odiv2
    BUFG_GT_X0Y23        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.262 r  bufg_gt_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=28, routed)          1.025     1.287    refclk_hdmi_tx_bufg
    SLICE_X25Y230        FDRE                                         r  led_cnt_reg[2][25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y230        FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.038     1.325 r  led_cnt_reg[2][25]/Q
                         net (fo=2, routed)           0.055     1.380    led_cnt_reg[2][25]
    SLICE_X25Y230        CARRY8 (Prop_CARRY8_SLICEM_S[1]_O[1])
                                                      0.018     1.398 r  led_cnt_reg[2][24]_i_1/O[1]
                         net (fo=1, routed)           0.007     1.405    led_cnt_reg[2][24]_i_1_n_14
    SLICE_X25Y230        FDRE                                         r  led_cnt_reg[2][25]/D
  -------------------------------------------------------------------    -------------------

                         (clock hdmi_tx_clk_xcvr rise edge)
                                                      0.000     0.000 r  
    GTHE4_COMMON_X0Y0                                 0.000     0.000 r  pin_hdmi_tx_clk_i_p (IN)
                         net (fo=0)                   0.000     0.000    pin_hdmi_tx_clk_i_p
    GTHE4_COMMON_X0Y0    IBUFDS_GTE4 (Prop_IBUFDS1_GTHE4_GTHE4_COMMON_I_ODIV2)
                                                      0.241     0.241 r  ibufds_inst/ODIV2
                         net (fo=2, routed)           0.085     0.326    ibufds_odiv2
    BUFG_GT_X0Y23        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.408 r  bufg_gt_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=28, routed)          1.167     1.575    refclk_hdmi_tx_bufg
    SLICE_X25Y230        FDRE                                         r  led_cnt_reg[2][25]/C
                         clock pessimism             -0.282     1.293    
    SLICE_X25Y230        FDRE (Hold_BFF_SLICEM_C_D)
                                                      0.046     1.339    led_cnt_reg[2][25]
  -------------------------------------------------------------------
                         required time                         -1.339    
                         arrival time                           1.405    
  -------------------------------------------------------------------
                         slack                                  0.066    

Slack (MET) :             0.066ns  (arrival time - required time)
  Source:                 led_cnt_reg[2][10]/C
                            (rising edge-triggered cell FDRE clocked by hdmi_tx_clk_xcvr  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            led_cnt_reg[2][10]/D
                            (rising edge-triggered cell FDRE clocked by hdmi_tx_clk_xcvr  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             hdmi_tx_clk_xcvr
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (hdmi_tx_clk_xcvr rise@0.000ns - hdmi_tx_clk_xcvr rise@0.000ns)
  Data Path Delay:        0.118ns  (logic 0.057ns (48.305%)  route 0.061ns (51.695%))
  Logic Levels:           1  (CARRY8=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.578ns
    Source Clock Delay      (SCD):    1.289ns
    Clock Pessimism Removal (CPR):    0.282ns
  Clock Net Delay (Source):      1.028ns (routing 0.573ns, distribution 0.455ns)
  Clock Net Delay (Destination): 1.170ns (routing 0.643ns, distribution 0.527ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hdmi_tx_clk_xcvr rise edge)
                                                      0.000     0.000 r  
    GTHE4_COMMON_X0Y0                                 0.000     0.000 r  pin_hdmi_tx_clk_i_p (IN)
                         net (fo=0)                   0.000     0.000    pin_hdmi_tx_clk_i_p
    GTHE4_COMMON_X0Y0    IBUFDS_GTE4 (Prop_IBUFDS1_GTHE4_GTHE4_COMMON_I_ODIV2)
                                                      0.116     0.116 r  ibufds_inst/ODIV2
                         net (fo=2, routed)           0.073     0.189    ibufds_odiv2
    BUFG_GT_X0Y23        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.262 r  bufg_gt_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=28, routed)          1.028     1.289    refclk_hdmi_tx_bufg
    SLICE_X25Y228        FDRE                                         r  led_cnt_reg[2][10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y228        FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.038     1.327 r  led_cnt_reg[2][10]/Q
                         net (fo=1, routed)           0.054     1.381    led_cnt_reg_n_0_[2][10]
    SLICE_X25Y228        CARRY8 (Prop_CARRY8_SLICEM_S[2]_O[2])
                                                      0.019     1.400 r  led_cnt_reg[2][8]_i_1/O[2]
                         net (fo=1, routed)           0.007     1.407    led_cnt_reg[2][8]_i_1_n_13
    SLICE_X25Y228        FDRE                                         r  led_cnt_reg[2][10]/D
  -------------------------------------------------------------------    -------------------

                         (clock hdmi_tx_clk_xcvr rise edge)
                                                      0.000     0.000 r  
    GTHE4_COMMON_X0Y0                                 0.000     0.000 r  pin_hdmi_tx_clk_i_p (IN)
                         net (fo=0)                   0.000     0.000    pin_hdmi_tx_clk_i_p
    GTHE4_COMMON_X0Y0    IBUFDS_GTE4 (Prop_IBUFDS1_GTHE4_GTHE4_COMMON_I_ODIV2)
                                                      0.241     0.241 r  ibufds_inst/ODIV2
                         net (fo=2, routed)           0.085     0.326    ibufds_odiv2
    BUFG_GT_X0Y23        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.408 r  bufg_gt_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=28, routed)          1.170     1.578    refclk_hdmi_tx_bufg
    SLICE_X25Y228        FDRE                                         r  led_cnt_reg[2][10]/C
                         clock pessimism             -0.282     1.295    
    SLICE_X25Y228        FDRE (Hold_CFF_SLICEM_C_D)
                                                      0.046     1.341    led_cnt_reg[2][10]
  -------------------------------------------------------------------
                         required time                         -1.341    
                         arrival time                           1.407    
  -------------------------------------------------------------------
                         slack                                  0.066    

Slack (MET) :             0.066ns  (arrival time - required time)
  Source:                 led_cnt_reg[2][2]/C
                            (rising edge-triggered cell FDRE clocked by hdmi_tx_clk_xcvr  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            led_cnt_reg[2][2]/D
                            (rising edge-triggered cell FDRE clocked by hdmi_tx_clk_xcvr  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             hdmi_tx_clk_xcvr
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (hdmi_tx_clk_xcvr rise@0.000ns - hdmi_tx_clk_xcvr rise@0.000ns)
  Data Path Delay:        0.118ns  (logic 0.057ns (48.305%)  route 0.061ns (51.695%))
  Logic Levels:           1  (CARRY8=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.578ns
    Source Clock Delay      (SCD):    1.289ns
    Clock Pessimism Removal (CPR):    0.282ns
  Clock Net Delay (Source):      1.028ns (routing 0.573ns, distribution 0.455ns)
  Clock Net Delay (Destination): 1.170ns (routing 0.643ns, distribution 0.527ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hdmi_tx_clk_xcvr rise edge)
                                                      0.000     0.000 r  
    GTHE4_COMMON_X0Y0                                 0.000     0.000 r  pin_hdmi_tx_clk_i_p (IN)
                         net (fo=0)                   0.000     0.000    pin_hdmi_tx_clk_i_p
    GTHE4_COMMON_X0Y0    IBUFDS_GTE4 (Prop_IBUFDS1_GTHE4_GTHE4_COMMON_I_ODIV2)
                                                      0.116     0.116 r  ibufds_inst/ODIV2
                         net (fo=2, routed)           0.073     0.189    ibufds_odiv2
    BUFG_GT_X0Y23        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.262 r  bufg_gt_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=28, routed)          1.028     1.289    refclk_hdmi_tx_bufg
    SLICE_X25Y227        FDRE                                         r  led_cnt_reg[2][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y227        FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.038     1.327 r  led_cnt_reg[2][2]/Q
                         net (fo=1, routed)           0.054     1.381    led_cnt_reg_n_0_[2][2]
    SLICE_X25Y227        CARRY8 (Prop_CARRY8_SLICEM_S[2]_O[2])
                                                      0.019     1.400 r  led_cnt_reg[2][0]_i_1/O[2]
                         net (fo=1, routed)           0.007     1.407    led_cnt_reg[2][0]_i_1_n_13
    SLICE_X25Y227        FDRE                                         r  led_cnt_reg[2][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock hdmi_tx_clk_xcvr rise edge)
                                                      0.000     0.000 r  
    GTHE4_COMMON_X0Y0                                 0.000     0.000 r  pin_hdmi_tx_clk_i_p (IN)
                         net (fo=0)                   0.000     0.000    pin_hdmi_tx_clk_i_p
    GTHE4_COMMON_X0Y0    IBUFDS_GTE4 (Prop_IBUFDS1_GTHE4_GTHE4_COMMON_I_ODIV2)
                                                      0.241     0.241 r  ibufds_inst/ODIV2
                         net (fo=2, routed)           0.085     0.326    ibufds_odiv2
    BUFG_GT_X0Y23        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.408 r  bufg_gt_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=28, routed)          1.170     1.578    refclk_hdmi_tx_bufg
    SLICE_X25Y227        FDRE                                         r  led_cnt_reg[2][2]/C
                         clock pessimism             -0.282     1.295    
    SLICE_X25Y227        FDRE (Hold_CFF_SLICEM_C_D)
                                                      0.046     1.341    led_cnt_reg[2][2]
  -------------------------------------------------------------------
                         required time                         -1.341    
                         arrival time                           1.407    
  -------------------------------------------------------------------
                         slack                                  0.066    

Slack (MET) :             0.066ns  (arrival time - required time)
  Source:                 led_cnt_reg[2][18]/C
                            (rising edge-triggered cell FDRE clocked by hdmi_tx_clk_xcvr  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            led_cnt_reg[2][18]/D
                            (rising edge-triggered cell FDRE clocked by hdmi_tx_clk_xcvr  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             hdmi_tx_clk_xcvr
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (hdmi_tx_clk_xcvr rise@0.000ns - hdmi_tx_clk_xcvr rise@0.000ns)
  Data Path Delay:        0.118ns  (logic 0.057ns (48.305%)  route 0.061ns (51.695%))
  Logic Levels:           1  (CARRY8=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.579ns
    Source Clock Delay      (SCD):    1.290ns
    Clock Pessimism Removal (CPR):    0.282ns
  Clock Net Delay (Source):      1.029ns (routing 0.573ns, distribution 0.456ns)
  Clock Net Delay (Destination): 1.171ns (routing 0.643ns, distribution 0.528ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hdmi_tx_clk_xcvr rise edge)
                                                      0.000     0.000 r  
    GTHE4_COMMON_X0Y0                                 0.000     0.000 r  pin_hdmi_tx_clk_i_p (IN)
                         net (fo=0)                   0.000     0.000    pin_hdmi_tx_clk_i_p
    GTHE4_COMMON_X0Y0    IBUFDS_GTE4 (Prop_IBUFDS1_GTHE4_GTHE4_COMMON_I_ODIV2)
                                                      0.116     0.116 r  ibufds_inst/ODIV2
                         net (fo=2, routed)           0.073     0.189    ibufds_odiv2
    BUFG_GT_X0Y23        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.262 r  bufg_gt_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=28, routed)          1.029     1.290    refclk_hdmi_tx_bufg
    SLICE_X25Y229        FDRE                                         r  led_cnt_reg[2][18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y229        FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.038     1.328 r  led_cnt_reg[2][18]/Q
                         net (fo=1, routed)           0.054     1.382    led_cnt_reg_n_0_[2][18]
    SLICE_X25Y229        CARRY8 (Prop_CARRY8_SLICEM_S[2]_O[2])
                                                      0.019     1.401 r  led_cnt_reg[2][16]_i_1/O[2]
                         net (fo=1, routed)           0.007     1.408    led_cnt_reg[2][16]_i_1_n_13
    SLICE_X25Y229        FDRE                                         r  led_cnt_reg[2][18]/D
  -------------------------------------------------------------------    -------------------

                         (clock hdmi_tx_clk_xcvr rise edge)
                                                      0.000     0.000 r  
    GTHE4_COMMON_X0Y0                                 0.000     0.000 r  pin_hdmi_tx_clk_i_p (IN)
                         net (fo=0)                   0.000     0.000    pin_hdmi_tx_clk_i_p
    GTHE4_COMMON_X0Y0    IBUFDS_GTE4 (Prop_IBUFDS1_GTHE4_GTHE4_COMMON_I_ODIV2)
                                                      0.241     0.241 r  ibufds_inst/ODIV2
                         net (fo=2, routed)           0.085     0.326    ibufds_odiv2
    BUFG_GT_X0Y23        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.408 r  bufg_gt_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=28, routed)          1.171     1.579    refclk_hdmi_tx_bufg
    SLICE_X25Y229        FDRE                                         r  led_cnt_reg[2][18]/C
                         clock pessimism             -0.282     1.296    
    SLICE_X25Y229        FDRE (Hold_CFF_SLICEM_C_D)
                                                      0.046     1.342    led_cnt_reg[2][18]
  -------------------------------------------------------------------
                         required time                         -1.342    
                         arrival time                           1.408    
  -------------------------------------------------------------------
                         slack                                  0.066    

Slack (MET) :             0.067ns  (arrival time - required time)
  Source:                 led_cnt_reg[2][23]/C
                            (rising edge-triggered cell FDRE clocked by hdmi_tx_clk_xcvr  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            led_cnt_reg[2][23]/D
                            (rising edge-triggered cell FDRE clocked by hdmi_tx_clk_xcvr  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             hdmi_tx_clk_xcvr
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (hdmi_tx_clk_xcvr rise@0.000ns - hdmi_tx_clk_xcvr rise@0.000ns)
  Data Path Delay:        0.119ns  (logic 0.057ns (47.899%)  route 0.062ns (52.101%))
  Logic Levels:           1  (CARRY8=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.577ns
    Source Clock Delay      (SCD):    1.289ns
    Clock Pessimism Removal (CPR):    0.281ns
  Clock Net Delay (Source):      1.028ns (routing 0.573ns, distribution 0.455ns)
  Clock Net Delay (Destination): 1.169ns (routing 0.643ns, distribution 0.526ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hdmi_tx_clk_xcvr rise edge)
                                                      0.000     0.000 r  
    GTHE4_COMMON_X0Y0                                 0.000     0.000 r  pin_hdmi_tx_clk_i_p (IN)
                         net (fo=0)                   0.000     0.000    pin_hdmi_tx_clk_i_p
    GTHE4_COMMON_X0Y0    IBUFDS_GTE4 (Prop_IBUFDS1_GTHE4_GTHE4_COMMON_I_ODIV2)
                                                      0.116     0.116 r  ibufds_inst/ODIV2
                         net (fo=2, routed)           0.073     0.189    ibufds_odiv2
    BUFG_GT_X0Y23        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.262 r  bufg_gt_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=28, routed)          1.028     1.289    refclk_hdmi_tx_bufg
    SLICE_X25Y229        FDRE                                         r  led_cnt_reg[2][23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y229        FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.039     1.328 r  led_cnt_reg[2][23]/Q
                         net (fo=1, routed)           0.055     1.383    led_cnt_reg_n_0_[2][23]
    SLICE_X25Y229        CARRY8 (Prop_CARRY8_SLICEM_S[7]_O[7])
                                                      0.018     1.401 r  led_cnt_reg[2][16]_i_1/O[7]
                         net (fo=1, routed)           0.007     1.408    led_cnt_reg[2][16]_i_1_n_8
    SLICE_X25Y229        FDRE                                         r  led_cnt_reg[2][23]/D
  -------------------------------------------------------------------    -------------------

                         (clock hdmi_tx_clk_xcvr rise edge)
                                                      0.000     0.000 r  
    GTHE4_COMMON_X0Y0                                 0.000     0.000 r  pin_hdmi_tx_clk_i_p (IN)
                         net (fo=0)                   0.000     0.000    pin_hdmi_tx_clk_i_p
    GTHE4_COMMON_X0Y0    IBUFDS_GTE4 (Prop_IBUFDS1_GTHE4_GTHE4_COMMON_I_ODIV2)
                                                      0.241     0.241 r  ibufds_inst/ODIV2
                         net (fo=2, routed)           0.085     0.326    ibufds_odiv2
    BUFG_GT_X0Y23        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.408 r  bufg_gt_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=28, routed)          1.169     1.577    refclk_hdmi_tx_bufg
    SLICE_X25Y229        FDRE                                         r  led_cnt_reg[2][23]/C
                         clock pessimism             -0.281     1.295    
    SLICE_X25Y229        FDRE (Hold_HFF_SLICEM_C_D)
                                                      0.046     1.341    led_cnt_reg[2][23]
  -------------------------------------------------------------------
                         required time                         -1.341    
                         arrival time                           1.408    
  -------------------------------------------------------------------
                         slack                                  0.067    

Slack (MET) :             0.067ns  (arrival time - required time)
  Source:                 led_cnt_reg[2][15]/C
                            (rising edge-triggered cell FDRE clocked by hdmi_tx_clk_xcvr  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            led_cnt_reg[2][15]/D
                            (rising edge-triggered cell FDRE clocked by hdmi_tx_clk_xcvr  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             hdmi_tx_clk_xcvr
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (hdmi_tx_clk_xcvr rise@0.000ns - hdmi_tx_clk_xcvr rise@0.000ns)
  Data Path Delay:        0.119ns  (logic 0.057ns (47.899%)  route 0.062ns (52.101%))
  Logic Levels:           1  (CARRY8=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.576ns
    Source Clock Delay      (SCD):    1.288ns
    Clock Pessimism Removal (CPR):    0.281ns
  Clock Net Delay (Source):      1.027ns (routing 0.573ns, distribution 0.454ns)
  Clock Net Delay (Destination): 1.168ns (routing 0.643ns, distribution 0.525ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hdmi_tx_clk_xcvr rise edge)
                                                      0.000     0.000 r  
    GTHE4_COMMON_X0Y0                                 0.000     0.000 r  pin_hdmi_tx_clk_i_p (IN)
                         net (fo=0)                   0.000     0.000    pin_hdmi_tx_clk_i_p
    GTHE4_COMMON_X0Y0    IBUFDS_GTE4 (Prop_IBUFDS1_GTHE4_GTHE4_COMMON_I_ODIV2)
                                                      0.116     0.116 r  ibufds_inst/ODIV2
                         net (fo=2, routed)           0.073     0.189    ibufds_odiv2
    BUFG_GT_X0Y23        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.262 r  bufg_gt_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=28, routed)          1.027     1.288    refclk_hdmi_tx_bufg
    SLICE_X25Y228        FDRE                                         r  led_cnt_reg[2][15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y228        FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.039     1.327 r  led_cnt_reg[2][15]/Q
                         net (fo=1, routed)           0.055     1.382    led_cnt_reg_n_0_[2][15]
    SLICE_X25Y228        CARRY8 (Prop_CARRY8_SLICEM_S[7]_O[7])
                                                      0.018     1.400 r  led_cnt_reg[2][8]_i_1/O[7]
                         net (fo=1, routed)           0.007     1.407    led_cnt_reg[2][8]_i_1_n_8
    SLICE_X25Y228        FDRE                                         r  led_cnt_reg[2][15]/D
  -------------------------------------------------------------------    -------------------

                         (clock hdmi_tx_clk_xcvr rise edge)
                                                      0.000     0.000 r  
    GTHE4_COMMON_X0Y0                                 0.000     0.000 r  pin_hdmi_tx_clk_i_p (IN)
                         net (fo=0)                   0.000     0.000    pin_hdmi_tx_clk_i_p
    GTHE4_COMMON_X0Y0    IBUFDS_GTE4 (Prop_IBUFDS1_GTHE4_GTHE4_COMMON_I_ODIV2)
                                                      0.241     0.241 r  ibufds_inst/ODIV2
                         net (fo=2, routed)           0.085     0.326    ibufds_odiv2
    BUFG_GT_X0Y23        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.408 r  bufg_gt_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=28, routed)          1.168     1.576    refclk_hdmi_tx_bufg
    SLICE_X25Y228        FDRE                                         r  led_cnt_reg[2][15]/C
                         clock pessimism             -0.281     1.294    
    SLICE_X25Y228        FDRE (Hold_HFF_SLICEM_C_D)
                                                      0.046     1.340    led_cnt_reg[2][15]
  -------------------------------------------------------------------
                         required time                         -1.340    
                         arrival time                           1.407    
  -------------------------------------------------------------------
                         slack                                  0.067    

Slack (MET) :             0.067ns  (arrival time - required time)
  Source:                 led_cnt_reg[2][7]/C
                            (rising edge-triggered cell FDRE clocked by hdmi_tx_clk_xcvr  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            led_cnt_reg[2][7]/D
                            (rising edge-triggered cell FDRE clocked by hdmi_tx_clk_xcvr  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             hdmi_tx_clk_xcvr
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (hdmi_tx_clk_xcvr rise@0.000ns - hdmi_tx_clk_xcvr rise@0.000ns)
  Data Path Delay:        0.119ns  (logic 0.057ns (47.899%)  route 0.062ns (52.101%))
  Logic Levels:           1  (CARRY8=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.576ns
    Source Clock Delay      (SCD):    1.288ns
    Clock Pessimism Removal (CPR):    0.281ns
  Clock Net Delay (Source):      1.027ns (routing 0.573ns, distribution 0.454ns)
  Clock Net Delay (Destination): 1.168ns (routing 0.643ns, distribution 0.525ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hdmi_tx_clk_xcvr rise edge)
                                                      0.000     0.000 r  
    GTHE4_COMMON_X0Y0                                 0.000     0.000 r  pin_hdmi_tx_clk_i_p (IN)
                         net (fo=0)                   0.000     0.000    pin_hdmi_tx_clk_i_p
    GTHE4_COMMON_X0Y0    IBUFDS_GTE4 (Prop_IBUFDS1_GTHE4_GTHE4_COMMON_I_ODIV2)
                                                      0.116     0.116 r  ibufds_inst/ODIV2
                         net (fo=2, routed)           0.073     0.189    ibufds_odiv2
    BUFG_GT_X0Y23        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.262 r  bufg_gt_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=28, routed)          1.027     1.288    refclk_hdmi_tx_bufg
    SLICE_X25Y227        FDRE                                         r  led_cnt_reg[2][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y227        FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.039     1.327 r  led_cnt_reg[2][7]/Q
                         net (fo=1, routed)           0.055     1.382    led_cnt_reg_n_0_[2][7]
    SLICE_X25Y227        CARRY8 (Prop_CARRY8_SLICEM_S[7]_O[7])
                                                      0.018     1.400 r  led_cnt_reg[2][0]_i_1/O[7]
                         net (fo=1, routed)           0.007     1.407    led_cnt_reg[2][0]_i_1_n_8
    SLICE_X25Y227        FDRE                                         r  led_cnt_reg[2][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock hdmi_tx_clk_xcvr rise edge)
                                                      0.000     0.000 r  
    GTHE4_COMMON_X0Y0                                 0.000     0.000 r  pin_hdmi_tx_clk_i_p (IN)
                         net (fo=0)                   0.000     0.000    pin_hdmi_tx_clk_i_p
    GTHE4_COMMON_X0Y0    IBUFDS_GTE4 (Prop_IBUFDS1_GTHE4_GTHE4_COMMON_I_ODIV2)
                                                      0.241     0.241 r  ibufds_inst/ODIV2
                         net (fo=2, routed)           0.085     0.326    ibufds_odiv2
    BUFG_GT_X0Y23        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.408 r  bufg_gt_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=28, routed)          1.168     1.576    refclk_hdmi_tx_bufg
    SLICE_X25Y227        FDRE                                         r  led_cnt_reg[2][7]/C
                         clock pessimism             -0.281     1.294    
    SLICE_X25Y227        FDRE (Hold_HFF_SLICEM_C_D)
                                                      0.046     1.340    led_cnt_reg[2][7]
  -------------------------------------------------------------------
                         required time                         -1.340    
                         arrival time                           1.407    
  -------------------------------------------------------------------
                         slack                                  0.067    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         hdmi_tx_clk_xcvr
Waveform(ns):       { 0.000 3.367 }
Period(ns):         6.734
Sources:            { pin_hdmi_tx_clk_i_p }

Check Type        Corner  Lib Pin    Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG_GT/I  n/a            1.290         6.734       5.444      BUFG_GT_X0Y23  bufg_gt_inst/I
Min Period        n/a     FDRE/C     n/a            0.550         6.734       6.184      SLICE_X25Y227  led_cnt_reg[2][0]/C
Min Period        n/a     FDRE/C     n/a            0.550         6.734       6.184      SLICE_X25Y228  led_cnt_reg[2][10]/C
Min Period        n/a     FDRE/C     n/a            0.550         6.734       6.184      SLICE_X25Y228  led_cnt_reg[2][11]/C
Min Period        n/a     FDRE/C     n/a            0.550         6.734       6.184      SLICE_X25Y228  led_cnt_reg[2][12]/C
Min Period        n/a     FDRE/C     n/a            0.550         6.734       6.184      SLICE_X25Y228  led_cnt_reg[2][13]/C
Min Period        n/a     FDRE/C     n/a            0.550         6.734       6.184      SLICE_X25Y228  led_cnt_reg[2][14]/C
Min Period        n/a     FDRE/C     n/a            0.550         6.734       6.184      SLICE_X25Y228  led_cnt_reg[2][15]/C
Min Period        n/a     FDRE/C     n/a            0.550         6.734       6.184      SLICE_X25Y229  led_cnt_reg[2][16]/C
Min Period        n/a     FDRE/C     n/a            0.550         6.734       6.184      SLICE_X25Y229  led_cnt_reg[2][17]/C
Low Pulse Width   Slow    FDRE/C     n/a            0.275         3.367       3.092      SLICE_X25Y227  led_cnt_reg[2][0]/C
Low Pulse Width   Fast    FDRE/C     n/a            0.275         3.367       3.092      SLICE_X25Y227  led_cnt_reg[2][0]/C
Low Pulse Width   Slow    FDRE/C     n/a            0.275         3.367       3.092      SLICE_X25Y228  led_cnt_reg[2][10]/C
Low Pulse Width   Fast    FDRE/C     n/a            0.275         3.367       3.092      SLICE_X25Y228  led_cnt_reg[2][10]/C
Low Pulse Width   Slow    FDRE/C     n/a            0.275         3.367       3.092      SLICE_X25Y228  led_cnt_reg[2][11]/C
Low Pulse Width   Fast    FDRE/C     n/a            0.275         3.367       3.092      SLICE_X25Y228  led_cnt_reg[2][11]/C
Low Pulse Width   Slow    FDRE/C     n/a            0.275         3.367       3.092      SLICE_X25Y228  led_cnt_reg[2][12]/C
Low Pulse Width   Fast    FDRE/C     n/a            0.275         3.367       3.092      SLICE_X25Y228  led_cnt_reg[2][12]/C
Low Pulse Width   Slow    FDRE/C     n/a            0.275         3.367       3.092      SLICE_X25Y228  led_cnt_reg[2][13]/C
Low Pulse Width   Fast    FDRE/C     n/a            0.275         3.367       3.092      SLICE_X25Y228  led_cnt_reg[2][13]/C
High Pulse Width  Slow    FDRE/C     n/a            0.275         3.367       3.092      SLICE_X25Y227  led_cnt_reg[2][0]/C
High Pulse Width  Fast    FDRE/C     n/a            0.275         3.367       3.092      SLICE_X25Y227  led_cnt_reg[2][0]/C
High Pulse Width  Slow    FDRE/C     n/a            0.275         3.367       3.092      SLICE_X25Y228  led_cnt_reg[2][10]/C
High Pulse Width  Fast    FDRE/C     n/a            0.275         3.367       3.092      SLICE_X25Y228  led_cnt_reg[2][10]/C
High Pulse Width  Slow    FDRE/C     n/a            0.275         3.367       3.092      SLICE_X25Y228  led_cnt_reg[2][11]/C
High Pulse Width  Fast    FDRE/C     n/a            0.275         3.367       3.092      SLICE_X25Y228  led_cnt_reg[2][11]/C
High Pulse Width  Slow    FDRE/C     n/a            0.275         3.367       3.092      SLICE_X25Y228  led_cnt_reg[2][12]/C
High Pulse Width  Fast    FDRE/C     n/a            0.275         3.367       3.092      SLICE_X25Y228  led_cnt_reg[2][12]/C
High Pulse Width  Slow    FDRE/C     n/a            0.275         3.367       3.092      SLICE_X25Y228  led_cnt_reg[2][13]/C
High Pulse Width  Fast    FDRE/C     n/a            0.275         3.367       3.092      SLICE_X25Y228  led_cnt_reg[2][13]/C



---------------------------------------------------------------------------------------------------
From Clock:  GTHE4_CHANNEL_RXOUTCLKPCS[0]
  To Clock:  GTHE4_CHANNEL_RXOUTCLKPCS[0]

Setup :            0  Failing Endpoints,  Worst Slack        5.952ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.016ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.092ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.952ns  (required time - arrival time)
  Source:                 xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.int_pwr_on_fsm_reg/C
                            (rising edge-triggered cell FDCE clocked by GTHE4_CHANNEL_RXOUTCLKPCS[0]  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by GTHE4_CHANNEL_RXOUTCLKPCS[0]  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             GTHE4_CHANNEL_RXOUTCLKPCS[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (GTHE4_CHANNEL_RXOUTCLKPCS[0] rise@6.734ns - GTHE4_CHANNEL_RXOUTCLKPCS[0] rise@0.000ns)
  Data Path Delay:        0.590ns  (logic 0.214ns (36.267%)  route 0.376ns (63.733%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.087ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.012ns = ( 7.746 - 6.734 ) 
    Source Clock Delay      (SCD):    1.293ns
    Clock Pessimism Removal (CPR):    0.195ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GTHE4_CHANNEL_RXOUTCLKPCS[0] rise edge)
                                                      0.000     0.000 r  
    GTHE4_COMMON_X0Y0                                 0.000     0.000 r  pin_hdmi_tx_clk_i_p (IN)
                         net (fo=0)                   0.000     0.000    pin_hdmi_tx_clk_i_p
    GTHE4_COMMON_X0Y0    IBUFDS_GTE4 (Prop_IBUFDS1_GTHE4_GTHE4_COMMON_I_O)
                                                      0.152     0.152 r  ibufds_inst/O
                         net (fo=5, routed)           0.025     0.177    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gtrefclk0_in[0]
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL (Prop_GTHE4_CHANNEL_GTREFCLK0_RXOUTCLKPCS)
                                                      0.789     0.966 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXOUTCLKPCS
                         net (fo=15, routed)          0.327     1.293    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/GTHE4_CHANNEL_RXOUTCLKPCS[0]
    SLICE_X60Y10         FDCE                                         r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.int_pwr_on_fsm_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y10         FDCE (Prop_AFF2_SLICEL_C_Q)
                                                      0.081     1.374 f  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.int_pwr_on_fsm_reg/Q
                         net (fo=4, routed)           0.218     1.592    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.int_pwr_on_fsm
    SLICE_X59Y10         LUT2 (Prop_D5LUT_SLICEL_I1_O)
                                                      0.133     1.725 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt[0]_i_1/O
                         net (fo=1, routed)           0.158     1.883    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt[0]_i_1_n_0
    SLICE_X59Y10         FDRE                                         r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock GTHE4_CHANNEL_RXOUTCLKPCS[0] rise edge)
                                                      6.734     6.734 r  
    GTHE4_COMMON_X0Y0                                 0.000     6.734 r  pin_hdmi_tx_clk_i_p (IN)
                         net (fo=0)                   0.000     6.734    pin_hdmi_tx_clk_i_p
    GTHE4_COMMON_X0Y0    IBUFDS_GTE4 (Prop_IBUFDS1_GTHE4_GTHE4_COMMON_I_O)
                                                      0.086     6.820 r  ibufds_inst/O
                         net (fo=5, routed)           0.020     6.840    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gtrefclk0_in[0]
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL (Prop_GTHE4_CHANNEL_GTREFCLK0_RXOUTCLKPCS)
                                                      0.677     7.517 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXOUTCLKPCS
                         net (fo=15, routed)          0.229     7.746    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/GTHE4_CHANNEL_RXOUTCLKPCS[0]
    SLICE_X59Y10         FDRE                                         r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[0]/C
                         clock pessimism              0.195     7.941    
                         clock uncertainty           -0.046     7.894    
    SLICE_X59Y10         FDRE (Setup_AFF2_SLICEL_C_CE)
                                                     -0.059     7.835    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                          7.835    
                         arrival time                          -1.883    
  -------------------------------------------------------------------
                         slack                                  5.952    

Slack (MET) :             5.970ns  (required time - arrival time)
  Source:                 xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by GTHE4_CHANNEL_RXOUTCLKPCS[0]  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by GTHE4_CHANNEL_RXOUTCLKPCS[0]  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             GTHE4_CHANNEL_RXOUTCLKPCS[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (GTHE4_CHANNEL_RXOUTCLKPCS[0] rise@6.734ns - GTHE4_CHANNEL_RXOUTCLKPCS[0] rise@0.000ns)
  Data Path Delay:        0.522ns  (logic 0.081ns (15.524%)  route 0.441ns (84.476%))
  Logic Levels:           0  
  Clock Path Skew:        -0.122ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.995ns = ( 7.729 - 6.734 ) 
    Source Clock Delay      (SCD):    1.310ns
    Clock Pessimism Removal (CPR):    0.193ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GTHE4_CHANNEL_RXOUTCLKPCS[0] rise edge)
                                                      0.000     0.000 r  
    GTHE4_COMMON_X0Y0                                 0.000     0.000 r  pin_hdmi_tx_clk_i_p (IN)
                         net (fo=0)                   0.000     0.000    pin_hdmi_tx_clk_i_p
    GTHE4_COMMON_X0Y0    IBUFDS_GTE4 (Prop_IBUFDS1_GTHE4_GTHE4_COMMON_I_O)
                                                      0.152     0.152 r  ibufds_inst/O
                         net (fo=5, routed)           0.025     0.177    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gtrefclk0_in[0]
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL (Prop_GTHE4_CHANNEL_GTREFCLK0_RXOUTCLKPCS)
                                                      0.789     0.966 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXOUTCLKPCS
                         net (fo=15, routed)          0.344     1.310    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/GTHE4_CHANNEL_RXOUTCLKPCS[0]
    SLICE_X59Y9          FDCE                                         r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y9          FDCE (Prop_EFF2_SLICEL_C_Q)
                                                      0.081     1.391 f  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[4]/Q
                         net (fo=9, routed)           0.441     1.832    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r[4]
    SLICE_X59Y11         FDRE                                         r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[1]/R  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock GTHE4_CHANNEL_RXOUTCLKPCS[0] rise edge)
                                                      6.734     6.734 r  
    GTHE4_COMMON_X0Y0                                 0.000     6.734 r  pin_hdmi_tx_clk_i_p (IN)
                         net (fo=0)                   0.000     6.734    pin_hdmi_tx_clk_i_p
    GTHE4_COMMON_X0Y0    IBUFDS_GTE4 (Prop_IBUFDS1_GTHE4_GTHE4_COMMON_I_O)
                                                      0.086     6.820 r  ibufds_inst/O
                         net (fo=5, routed)           0.020     6.840    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gtrefclk0_in[0]
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL (Prop_GTHE4_CHANNEL_GTREFCLK0_RXOUTCLKPCS)
                                                      0.677     7.517 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXOUTCLKPCS
                         net (fo=15, routed)          0.212     7.729    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/GTHE4_CHANNEL_RXOUTCLKPCS[0]
    SLICE_X59Y11         FDRE                                         r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[1]/C
                         clock pessimism              0.193     7.922    
                         clock uncertainty           -0.046     7.875    
    SLICE_X59Y11         FDRE (Setup_AFF2_SLICEL_C_R)
                                                     -0.074     7.801    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                          7.801    
                         arrival time                          -1.832    
  -------------------------------------------------------------------
                         slack                                  5.970    

Slack (MET) :             5.970ns  (required time - arrival time)
  Source:                 xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by GTHE4_CHANNEL_RXOUTCLKPCS[0]  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by GTHE4_CHANNEL_RXOUTCLKPCS[0]  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             GTHE4_CHANNEL_RXOUTCLKPCS[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (GTHE4_CHANNEL_RXOUTCLKPCS[0] rise@6.734ns - GTHE4_CHANNEL_RXOUTCLKPCS[0] rise@0.000ns)
  Data Path Delay:        0.522ns  (logic 0.081ns (15.524%)  route 0.441ns (84.476%))
  Logic Levels:           0  
  Clock Path Skew:        -0.122ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.995ns = ( 7.729 - 6.734 ) 
    Source Clock Delay      (SCD):    1.310ns
    Clock Pessimism Removal (CPR):    0.193ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GTHE4_CHANNEL_RXOUTCLKPCS[0] rise edge)
                                                      0.000     0.000 r  
    GTHE4_COMMON_X0Y0                                 0.000     0.000 r  pin_hdmi_tx_clk_i_p (IN)
                         net (fo=0)                   0.000     0.000    pin_hdmi_tx_clk_i_p
    GTHE4_COMMON_X0Y0    IBUFDS_GTE4 (Prop_IBUFDS1_GTHE4_GTHE4_COMMON_I_O)
                                                      0.152     0.152 r  ibufds_inst/O
                         net (fo=5, routed)           0.025     0.177    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gtrefclk0_in[0]
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL (Prop_GTHE4_CHANNEL_GTREFCLK0_RXOUTCLKPCS)
                                                      0.789     0.966 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXOUTCLKPCS
                         net (fo=15, routed)          0.344     1.310    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/GTHE4_CHANNEL_RXOUTCLKPCS[0]
    SLICE_X59Y9          FDCE                                         r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y9          FDCE (Prop_EFF2_SLICEL_C_Q)
                                                      0.081     1.391 f  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[4]/Q
                         net (fo=9, routed)           0.441     1.832    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r[4]
    SLICE_X59Y11         FDRE                                         r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[2]/R  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock GTHE4_CHANNEL_RXOUTCLKPCS[0] rise edge)
                                                      6.734     6.734 r  
    GTHE4_COMMON_X0Y0                                 0.000     6.734 r  pin_hdmi_tx_clk_i_p (IN)
                         net (fo=0)                   0.000     6.734    pin_hdmi_tx_clk_i_p
    GTHE4_COMMON_X0Y0    IBUFDS_GTE4 (Prop_IBUFDS1_GTHE4_GTHE4_COMMON_I_O)
                                                      0.086     6.820 r  ibufds_inst/O
                         net (fo=5, routed)           0.020     6.840    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gtrefclk0_in[0]
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL (Prop_GTHE4_CHANNEL_GTREFCLK0_RXOUTCLKPCS)
                                                      0.677     7.517 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXOUTCLKPCS
                         net (fo=15, routed)          0.212     7.729    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/GTHE4_CHANNEL_RXOUTCLKPCS[0]
    SLICE_X59Y11         FDRE                                         r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[2]/C
                         clock pessimism              0.193     7.922    
                         clock uncertainty           -0.046     7.875    
    SLICE_X59Y11         FDRE (Setup_BFF2_SLICEL_C_R)
                                                     -0.074     7.801    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                          7.801    
                         arrival time                          -1.832    
  -------------------------------------------------------------------
                         slack                                  5.970    

Slack (MET) :             5.970ns  (required time - arrival time)
  Source:                 xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by GTHE4_CHANNEL_RXOUTCLKPCS[0]  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by GTHE4_CHANNEL_RXOUTCLKPCS[0]  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             GTHE4_CHANNEL_RXOUTCLKPCS[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (GTHE4_CHANNEL_RXOUTCLKPCS[0] rise@6.734ns - GTHE4_CHANNEL_RXOUTCLKPCS[0] rise@0.000ns)
  Data Path Delay:        0.522ns  (logic 0.081ns (15.524%)  route 0.441ns (84.476%))
  Logic Levels:           0  
  Clock Path Skew:        -0.122ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.995ns = ( 7.729 - 6.734 ) 
    Source Clock Delay      (SCD):    1.310ns
    Clock Pessimism Removal (CPR):    0.193ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GTHE4_CHANNEL_RXOUTCLKPCS[0] rise edge)
                                                      0.000     0.000 r  
    GTHE4_COMMON_X0Y0                                 0.000     0.000 r  pin_hdmi_tx_clk_i_p (IN)
                         net (fo=0)                   0.000     0.000    pin_hdmi_tx_clk_i_p
    GTHE4_COMMON_X0Y0    IBUFDS_GTE4 (Prop_IBUFDS1_GTHE4_GTHE4_COMMON_I_O)
                                                      0.152     0.152 r  ibufds_inst/O
                         net (fo=5, routed)           0.025     0.177    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gtrefclk0_in[0]
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL (Prop_GTHE4_CHANNEL_GTREFCLK0_RXOUTCLKPCS)
                                                      0.789     0.966 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXOUTCLKPCS
                         net (fo=15, routed)          0.344     1.310    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/GTHE4_CHANNEL_RXOUTCLKPCS[0]
    SLICE_X59Y9          FDCE                                         r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y9          FDCE (Prop_EFF2_SLICEL_C_Q)
                                                      0.081     1.391 f  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[4]/Q
                         net (fo=9, routed)           0.441     1.832    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r[4]
    SLICE_X59Y11         FDRE                                         r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[3]/R  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock GTHE4_CHANNEL_RXOUTCLKPCS[0] rise edge)
                                                      6.734     6.734 r  
    GTHE4_COMMON_X0Y0                                 0.000     6.734 r  pin_hdmi_tx_clk_i_p (IN)
                         net (fo=0)                   0.000     6.734    pin_hdmi_tx_clk_i_p
    GTHE4_COMMON_X0Y0    IBUFDS_GTE4 (Prop_IBUFDS1_GTHE4_GTHE4_COMMON_I_O)
                                                      0.086     6.820 r  ibufds_inst/O
                         net (fo=5, routed)           0.020     6.840    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gtrefclk0_in[0]
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL (Prop_GTHE4_CHANNEL_GTREFCLK0_RXOUTCLKPCS)
                                                      0.677     7.517 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXOUTCLKPCS
                         net (fo=15, routed)          0.212     7.729    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/GTHE4_CHANNEL_RXOUTCLKPCS[0]
    SLICE_X59Y11         FDRE                                         r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[3]/C
                         clock pessimism              0.193     7.922    
                         clock uncertainty           -0.046     7.875    
    SLICE_X59Y11         FDRE (Setup_CFF2_SLICEL_C_R)
                                                     -0.074     7.801    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                          7.801    
                         arrival time                          -1.832    
  -------------------------------------------------------------------
                         slack                                  5.970    

Slack (MET) :             5.970ns  (required time - arrival time)
  Source:                 xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by GTHE4_CHANNEL_RXOUTCLKPCS[0]  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by GTHE4_CHANNEL_RXOUTCLKPCS[0]  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             GTHE4_CHANNEL_RXOUTCLKPCS[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (GTHE4_CHANNEL_RXOUTCLKPCS[0] rise@6.734ns - GTHE4_CHANNEL_RXOUTCLKPCS[0] rise@0.000ns)
  Data Path Delay:        0.522ns  (logic 0.081ns (15.524%)  route 0.441ns (84.476%))
  Logic Levels:           0  
  Clock Path Skew:        -0.122ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.995ns = ( 7.729 - 6.734 ) 
    Source Clock Delay      (SCD):    1.310ns
    Clock Pessimism Removal (CPR):    0.193ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GTHE4_CHANNEL_RXOUTCLKPCS[0] rise edge)
                                                      0.000     0.000 r  
    GTHE4_COMMON_X0Y0                                 0.000     0.000 r  pin_hdmi_tx_clk_i_p (IN)
                         net (fo=0)                   0.000     0.000    pin_hdmi_tx_clk_i_p
    GTHE4_COMMON_X0Y0    IBUFDS_GTE4 (Prop_IBUFDS1_GTHE4_GTHE4_COMMON_I_O)
                                                      0.152     0.152 r  ibufds_inst/O
                         net (fo=5, routed)           0.025     0.177    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gtrefclk0_in[0]
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL (Prop_GTHE4_CHANNEL_GTREFCLK0_RXOUTCLKPCS)
                                                      0.789     0.966 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXOUTCLKPCS
                         net (fo=15, routed)          0.344     1.310    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/GTHE4_CHANNEL_RXOUTCLKPCS[0]
    SLICE_X59Y9          FDCE                                         r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y9          FDCE (Prop_EFF2_SLICEL_C_Q)
                                                      0.081     1.391 f  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[4]/Q
                         net (fo=9, routed)           0.441     1.832    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r[4]
    SLICE_X59Y11         FDRE                                         r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[4]/R  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock GTHE4_CHANNEL_RXOUTCLKPCS[0] rise edge)
                                                      6.734     6.734 r  
    GTHE4_COMMON_X0Y0                                 0.000     6.734 r  pin_hdmi_tx_clk_i_p (IN)
                         net (fo=0)                   0.000     6.734    pin_hdmi_tx_clk_i_p
    GTHE4_COMMON_X0Y0    IBUFDS_GTE4 (Prop_IBUFDS1_GTHE4_GTHE4_COMMON_I_O)
                                                      0.086     6.820 r  ibufds_inst/O
                         net (fo=5, routed)           0.020     6.840    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gtrefclk0_in[0]
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL (Prop_GTHE4_CHANNEL_GTREFCLK0_RXOUTCLKPCS)
                                                      0.677     7.517 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXOUTCLKPCS
                         net (fo=15, routed)          0.212     7.729    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/GTHE4_CHANNEL_RXOUTCLKPCS[0]
    SLICE_X59Y11         FDRE                                         r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[4]/C
                         clock pessimism              0.193     7.922    
                         clock uncertainty           -0.046     7.875    
    SLICE_X59Y11         FDRE (Setup_DFF2_SLICEL_C_R)
                                                     -0.074     7.801    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[4]
  -------------------------------------------------------------------
                         required time                          7.801    
                         arrival time                          -1.832    
  -------------------------------------------------------------------
                         slack                                  5.970    

Slack (MET) :             5.973ns  (required time - arrival time)
  Source:                 xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by GTHE4_CHANNEL_RXOUTCLKPCS[0]  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by GTHE4_CHANNEL_RXOUTCLKPCS[0]  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             GTHE4_CHANNEL_RXOUTCLKPCS[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (GTHE4_CHANNEL_RXOUTCLKPCS[0] rise@6.734ns - GTHE4_CHANNEL_RXOUTCLKPCS[0] rise@0.000ns)
  Data Path Delay:        0.521ns  (logic 0.081ns (15.554%)  route 0.440ns (84.446%))
  Logic Levels:           0  
  Clock Path Skew:        -0.120ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.997ns = ( 7.731 - 6.734 ) 
    Source Clock Delay      (SCD):    1.310ns
    Clock Pessimism Removal (CPR):    0.193ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GTHE4_CHANNEL_RXOUTCLKPCS[0] rise edge)
                                                      0.000     0.000 r  
    GTHE4_COMMON_X0Y0                                 0.000     0.000 r  pin_hdmi_tx_clk_i_p (IN)
                         net (fo=0)                   0.000     0.000    pin_hdmi_tx_clk_i_p
    GTHE4_COMMON_X0Y0    IBUFDS_GTE4 (Prop_IBUFDS1_GTHE4_GTHE4_COMMON_I_O)
                                                      0.152     0.152 r  ibufds_inst/O
                         net (fo=5, routed)           0.025     0.177    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gtrefclk0_in[0]
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL (Prop_GTHE4_CHANNEL_GTREFCLK0_RXOUTCLKPCS)
                                                      0.789     0.966 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXOUTCLKPCS
                         net (fo=15, routed)          0.344     1.310    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/GTHE4_CHANNEL_RXOUTCLKPCS[0]
    SLICE_X59Y9          FDCE                                         r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y9          FDCE (Prop_EFF2_SLICEL_C_Q)
                                                      0.081     1.391 f  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[4]/Q
                         net (fo=9, routed)           0.440     1.831    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r[4]
    SLICE_X59Y11         FDRE                                         r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[5]/R  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock GTHE4_CHANNEL_RXOUTCLKPCS[0] rise edge)
                                                      6.734     6.734 r  
    GTHE4_COMMON_X0Y0                                 0.000     6.734 r  pin_hdmi_tx_clk_i_p (IN)
                         net (fo=0)                   0.000     6.734    pin_hdmi_tx_clk_i_p
    GTHE4_COMMON_X0Y0    IBUFDS_GTE4 (Prop_IBUFDS1_GTHE4_GTHE4_COMMON_I_O)
                                                      0.086     6.820 r  ibufds_inst/O
                         net (fo=5, routed)           0.020     6.840    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gtrefclk0_in[0]
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL (Prop_GTHE4_CHANNEL_GTREFCLK0_RXOUTCLKPCS)
                                                      0.677     7.517 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXOUTCLKPCS
                         net (fo=15, routed)          0.214     7.731    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/GTHE4_CHANNEL_RXOUTCLKPCS[0]
    SLICE_X59Y11         FDRE                                         r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[5]/C
                         clock pessimism              0.193     7.924    
                         clock uncertainty           -0.046     7.877    
    SLICE_X59Y11         FDRE (Setup_EFF2_SLICEL_C_R)
                                                     -0.074     7.803    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[5]
  -------------------------------------------------------------------
                         required time                          7.803    
                         arrival time                          -1.831    
  -------------------------------------------------------------------
                         slack                                  5.973    

Slack (MET) :             5.973ns  (required time - arrival time)
  Source:                 xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by GTHE4_CHANNEL_RXOUTCLKPCS[0]  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by GTHE4_CHANNEL_RXOUTCLKPCS[0]  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             GTHE4_CHANNEL_RXOUTCLKPCS[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (GTHE4_CHANNEL_RXOUTCLKPCS[0] rise@6.734ns - GTHE4_CHANNEL_RXOUTCLKPCS[0] rise@0.000ns)
  Data Path Delay:        0.521ns  (logic 0.081ns (15.554%)  route 0.440ns (84.446%))
  Logic Levels:           0  
  Clock Path Skew:        -0.120ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.997ns = ( 7.731 - 6.734 ) 
    Source Clock Delay      (SCD):    1.310ns
    Clock Pessimism Removal (CPR):    0.193ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GTHE4_CHANNEL_RXOUTCLKPCS[0] rise edge)
                                                      0.000     0.000 r  
    GTHE4_COMMON_X0Y0                                 0.000     0.000 r  pin_hdmi_tx_clk_i_p (IN)
                         net (fo=0)                   0.000     0.000    pin_hdmi_tx_clk_i_p
    GTHE4_COMMON_X0Y0    IBUFDS_GTE4 (Prop_IBUFDS1_GTHE4_GTHE4_COMMON_I_O)
                                                      0.152     0.152 r  ibufds_inst/O
                         net (fo=5, routed)           0.025     0.177    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gtrefclk0_in[0]
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL (Prop_GTHE4_CHANNEL_GTREFCLK0_RXOUTCLKPCS)
                                                      0.789     0.966 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXOUTCLKPCS
                         net (fo=15, routed)          0.344     1.310    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/GTHE4_CHANNEL_RXOUTCLKPCS[0]
    SLICE_X59Y9          FDCE                                         r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y9          FDCE (Prop_EFF2_SLICEL_C_Q)
                                                      0.081     1.391 f  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[4]/Q
                         net (fo=9, routed)           0.440     1.831    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r[4]
    SLICE_X59Y11         FDRE                                         r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[6]/R  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock GTHE4_CHANNEL_RXOUTCLKPCS[0] rise edge)
                                                      6.734     6.734 r  
    GTHE4_COMMON_X0Y0                                 0.000     6.734 r  pin_hdmi_tx_clk_i_p (IN)
                         net (fo=0)                   0.000     6.734    pin_hdmi_tx_clk_i_p
    GTHE4_COMMON_X0Y0    IBUFDS_GTE4 (Prop_IBUFDS1_GTHE4_GTHE4_COMMON_I_O)
                                                      0.086     6.820 r  ibufds_inst/O
                         net (fo=5, routed)           0.020     6.840    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gtrefclk0_in[0]
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL (Prop_GTHE4_CHANNEL_GTREFCLK0_RXOUTCLKPCS)
                                                      0.677     7.517 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXOUTCLKPCS
                         net (fo=15, routed)          0.214     7.731    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/GTHE4_CHANNEL_RXOUTCLKPCS[0]
    SLICE_X59Y11         FDRE                                         r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[6]/C
                         clock pessimism              0.193     7.924    
                         clock uncertainty           -0.046     7.877    
    SLICE_X59Y11         FDRE (Setup_FFF2_SLICEL_C_R)
                                                     -0.074     7.803    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[6]
  -------------------------------------------------------------------
                         required time                          7.803    
                         arrival time                          -1.831    
  -------------------------------------------------------------------
                         slack                                  5.973    

Slack (MET) :             5.973ns  (required time - arrival time)
  Source:                 xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by GTHE4_CHANNEL_RXOUTCLKPCS[0]  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by GTHE4_CHANNEL_RXOUTCLKPCS[0]  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             GTHE4_CHANNEL_RXOUTCLKPCS[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (GTHE4_CHANNEL_RXOUTCLKPCS[0] rise@6.734ns - GTHE4_CHANNEL_RXOUTCLKPCS[0] rise@0.000ns)
  Data Path Delay:        0.521ns  (logic 0.081ns (15.554%)  route 0.440ns (84.446%))
  Logic Levels:           0  
  Clock Path Skew:        -0.120ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.997ns = ( 7.731 - 6.734 ) 
    Source Clock Delay      (SCD):    1.310ns
    Clock Pessimism Removal (CPR):    0.193ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GTHE4_CHANNEL_RXOUTCLKPCS[0] rise edge)
                                                      0.000     0.000 r  
    GTHE4_COMMON_X0Y0                                 0.000     0.000 r  pin_hdmi_tx_clk_i_p (IN)
                         net (fo=0)                   0.000     0.000    pin_hdmi_tx_clk_i_p
    GTHE4_COMMON_X0Y0    IBUFDS_GTE4 (Prop_IBUFDS1_GTHE4_GTHE4_COMMON_I_O)
                                                      0.152     0.152 r  ibufds_inst/O
                         net (fo=5, routed)           0.025     0.177    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gtrefclk0_in[0]
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL (Prop_GTHE4_CHANNEL_GTREFCLK0_RXOUTCLKPCS)
                                                      0.789     0.966 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXOUTCLKPCS
                         net (fo=15, routed)          0.344     1.310    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/GTHE4_CHANNEL_RXOUTCLKPCS[0]
    SLICE_X59Y9          FDCE                                         r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y9          FDCE (Prop_EFF2_SLICEL_C_Q)
                                                      0.081     1.391 f  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[4]/Q
                         net (fo=9, routed)           0.440     1.831    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r[4]
    SLICE_X59Y11         FDRE                                         r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[7]/R  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock GTHE4_CHANNEL_RXOUTCLKPCS[0] rise edge)
                                                      6.734     6.734 r  
    GTHE4_COMMON_X0Y0                                 0.000     6.734 r  pin_hdmi_tx_clk_i_p (IN)
                         net (fo=0)                   0.000     6.734    pin_hdmi_tx_clk_i_p
    GTHE4_COMMON_X0Y0    IBUFDS_GTE4 (Prop_IBUFDS1_GTHE4_GTHE4_COMMON_I_O)
                                                      0.086     6.820 r  ibufds_inst/O
                         net (fo=5, routed)           0.020     6.840    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gtrefclk0_in[0]
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL (Prop_GTHE4_CHANNEL_GTREFCLK0_RXOUTCLKPCS)
                                                      0.677     7.517 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXOUTCLKPCS
                         net (fo=15, routed)          0.214     7.731    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/GTHE4_CHANNEL_RXOUTCLKPCS[0]
    SLICE_X59Y11         FDRE                                         r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[7]/C
                         clock pessimism              0.193     7.924    
                         clock uncertainty           -0.046     7.877    
    SLICE_X59Y11         FDRE (Setup_GFF2_SLICEL_C_R)
                                                     -0.074     7.803    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[7]
  -------------------------------------------------------------------
                         required time                          7.803    
                         arrival time                          -1.831    
  -------------------------------------------------------------------
                         slack                                  5.973    

Slack (MET) :             5.995ns  (required time - arrival time)
  Source:                 xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by GTHE4_CHANNEL_RXOUTCLKPCS[0]  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by GTHE4_CHANNEL_RXOUTCLKPCS[0]  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             GTHE4_CHANNEL_RXOUTCLKPCS[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (GTHE4_CHANNEL_RXOUTCLKPCS[0] rise@6.734ns - GTHE4_CHANNEL_RXOUTCLKPCS[0] rise@0.000ns)
  Data Path Delay:        0.584ns  (logic 0.081ns (13.870%)  route 0.503ns (86.130%))
  Logic Levels:           0  
  Clock Path Skew:        -0.134ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.995ns = ( 7.729 - 6.734 ) 
    Source Clock Delay      (SCD):    1.323ns
    Clock Pessimism Removal (CPR):    0.194ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GTHE4_CHANNEL_RXOUTCLKPCS[0] rise edge)
                                                      0.000     0.000 r  
    GTHE4_COMMON_X0Y0                                 0.000     0.000 r  pin_hdmi_tx_clk_i_p (IN)
                         net (fo=0)                   0.000     0.000    pin_hdmi_tx_clk_i_p
    GTHE4_COMMON_X0Y0    IBUFDS_GTE4 (Prop_IBUFDS1_GTHE4_GTHE4_COMMON_I_O)
                                                      0.152     0.152 r  ibufds_inst/O
                         net (fo=5, routed)           0.025     0.177    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gtrefclk0_in[0]
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL (Prop_GTHE4_CHANNEL_GTREFCLK0_RXOUTCLKPCS)
                                                      0.789     0.966 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXOUTCLKPCS
                         net (fo=15, routed)          0.357     1.323    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/GTHE4_CHANNEL_RXOUTCLKPCS[0]
    SLICE_X59Y10         FDRE                                         r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y10         FDRE (Prop_AFF2_SLICEL_C_Q)
                                                      0.081     1.404 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[0]/Q
                         net (fo=1, routed)           0.503     1.907    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt[0]
    SLICE_X59Y11         FDRE                                         r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock GTHE4_CHANNEL_RXOUTCLKPCS[0] rise edge)
                                                      6.734     6.734 r  
    GTHE4_COMMON_X0Y0                                 0.000     6.734 r  pin_hdmi_tx_clk_i_p (IN)
                         net (fo=0)                   0.000     6.734    pin_hdmi_tx_clk_i_p
    GTHE4_COMMON_X0Y0    IBUFDS_GTE4 (Prop_IBUFDS1_GTHE4_GTHE4_COMMON_I_O)
                                                      0.086     6.820 r  ibufds_inst/O
                         net (fo=5, routed)           0.020     6.840    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gtrefclk0_in[0]
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL (Prop_GTHE4_CHANNEL_GTREFCLK0_RXOUTCLKPCS)
                                                      0.677     7.517 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXOUTCLKPCS
                         net (fo=15, routed)          0.212     7.729    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/GTHE4_CHANNEL_RXOUTCLKPCS[0]
    SLICE_X59Y11         FDRE                                         r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[1]/C
                         clock pessimism              0.194     7.923    
                         clock uncertainty           -0.046     7.877    
    SLICE_X59Y11         FDRE (Setup_AFF2_SLICEL_C_D)
                                                      0.025     7.902    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                          7.902    
                         arrival time                          -1.907    
  -------------------------------------------------------------------
                         slack                                  5.995    

Slack (MET) :             5.996ns  (required time - arrival time)
  Source:                 xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.int_pwr_on_fsm_reg/C
                            (rising edge-triggered cell FDCE clocked by GTHE4_CHANNEL_RXOUTCLKPCS[0]  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by GTHE4_CHANNEL_RXOUTCLKPCS[0]  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             GTHE4_CHANNEL_RXOUTCLKPCS[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (GTHE4_CHANNEL_RXOUTCLKPCS[0] rise@6.734ns - GTHE4_CHANNEL_RXOUTCLKPCS[0] rise@0.000ns)
  Data Path Delay:        0.529ns  (logic 0.132ns (24.934%)  route 0.397ns (75.066%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.995ns = ( 7.729 - 6.734 ) 
    Source Clock Delay      (SCD):    1.293ns
    Clock Pessimism Removal (CPR):    0.195ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GTHE4_CHANNEL_RXOUTCLKPCS[0] rise edge)
                                                      0.000     0.000 r  
    GTHE4_COMMON_X0Y0                                 0.000     0.000 r  pin_hdmi_tx_clk_i_p (IN)
                         net (fo=0)                   0.000     0.000    pin_hdmi_tx_clk_i_p
    GTHE4_COMMON_X0Y0    IBUFDS_GTE4 (Prop_IBUFDS1_GTHE4_GTHE4_COMMON_I_O)
                                                      0.152     0.152 r  ibufds_inst/O
                         net (fo=5, routed)           0.025     0.177    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gtrefclk0_in[0]
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL (Prop_GTHE4_CHANNEL_GTREFCLK0_RXOUTCLKPCS)
                                                      0.789     0.966 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXOUTCLKPCS
                         net (fo=15, routed)          0.327     1.293    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/GTHE4_CHANNEL_RXOUTCLKPCS[0]
    SLICE_X60Y10         FDCE                                         r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.int_pwr_on_fsm_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y10         FDCE (Prop_AFF2_SLICEL_C_Q)
                                                      0.081     1.374 f  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.int_pwr_on_fsm_reg/Q
                         net (fo=4, routed)           0.099     1.473    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.int_pwr_on_fsm
    SLICE_X59Y10         LUT1 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.051     1.524 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r[4]_i_1/O
                         net (fo=12, routed)          0.298     1.823    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r[4]_i_1_n_0
    SLICE_X59Y11         FDRE                                         r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock GTHE4_CHANNEL_RXOUTCLKPCS[0] rise edge)
                                                      6.734     6.734 r  
    GTHE4_COMMON_X0Y0                                 0.000     6.734 r  pin_hdmi_tx_clk_i_p (IN)
                         net (fo=0)                   0.000     6.734    pin_hdmi_tx_clk_i_p
    GTHE4_COMMON_X0Y0    IBUFDS_GTE4 (Prop_IBUFDS1_GTHE4_GTHE4_COMMON_I_O)
                                                      0.086     6.820 r  ibufds_inst/O
                         net (fo=5, routed)           0.020     6.840    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gtrefclk0_in[0]
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL (Prop_GTHE4_CHANNEL_GTREFCLK0_RXOUTCLKPCS)
                                                      0.677     7.517 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXOUTCLKPCS
                         net (fo=15, routed)          0.212     7.729    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/GTHE4_CHANNEL_RXOUTCLKPCS[0]
    SLICE_X59Y11         FDRE                                         r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[1]/C
                         clock pessimism              0.195     7.924    
                         clock uncertainty           -0.046     7.878    
    SLICE_X59Y11         FDRE (Setup_AFF2_SLICEL_C_CE)
                                                     -0.059     7.819    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                          7.819    
                         arrival time                          -1.823    
  -------------------------------------------------------------------
                         slack                                  5.996    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.016ns  (arrival time - required time)
  Source:                 xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.int_pwr_on_fsm_reg/C
                            (rising edge-triggered cell FDCE clocked by GTHE4_CHANNEL_RXOUTCLKPCS[0]  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.pwr_on_fsm_reg/D
                            (rising edge-triggered cell FDRE clocked by GTHE4_CHANNEL_RXOUTCLKPCS[0]  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             GTHE4_CHANNEL_RXOUTCLKPCS[0]
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (GTHE4_CHANNEL_RXOUTCLKPCS[0] rise@0.000ns - GTHE4_CHANNEL_RXOUTCLKPCS[0] rise@0.000ns)
  Data Path Delay:        0.165ns  (logic 0.060ns (36.406%)  route 0.105ns (63.594%))
  Logic Levels:           0  
  Clock Path Skew:        0.087ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.269ns
    Source Clock Delay      (SCD):    0.988ns
    Clock Pessimism Removal (CPR):    0.195ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GTHE4_CHANNEL_RXOUTCLKPCS[0] rise edge)
                                                      0.000     0.000 r  
    GTHE4_COMMON_X0Y0                                 0.000     0.000 r  pin_hdmi_tx_clk_i_p (IN)
                         net (fo=0)                   0.000     0.000    pin_hdmi_tx_clk_i_p
    GTHE4_COMMON_X0Y0    IBUFDS_GTE4 (Prop_IBUFDS1_GTHE4_GTHE4_COMMON_I_O)
                                                      0.086     0.086 r  ibufds_inst/O
                         net (fo=5, routed)           0.020     0.106    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gtrefclk0_in[0]
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL (Prop_GTHE4_CHANNEL_GTREFCLK0_RXOUTCLKPCS)
                                                      0.677     0.783 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXOUTCLKPCS
                         net (fo=15, routed)          0.205     0.988    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/GTHE4_CHANNEL_RXOUTCLKPCS[0]
    SLICE_X60Y10         FDCE                                         r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.int_pwr_on_fsm_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y10         FDCE (Prop_AFF2_SLICEL_C_Q)
                                                      0.060     1.048 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.int_pwr_on_fsm_reg/Q
                         net (fo=4, routed)           0.105     1.152    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.int_pwr_on_fsm
    SLICE_X60Y11         FDRE                                         r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.pwr_on_fsm_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock GTHE4_CHANNEL_RXOUTCLKPCS[0] rise edge)
                                                      0.000     0.000 r  
    GTHE4_COMMON_X0Y0                                 0.000     0.000 r  pin_hdmi_tx_clk_i_p (IN)
                         net (fo=0)                   0.000     0.000    pin_hdmi_tx_clk_i_p
    GTHE4_COMMON_X0Y0    IBUFDS_GTE4 (Prop_IBUFDS1_GTHE4_GTHE4_COMMON_I_O)
                                                      0.152     0.152 r  ibufds_inst/O
                         net (fo=5, routed)           0.025     0.177    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gtrefclk0_in[0]
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL (Prop_GTHE4_CHANNEL_GTREFCLK0_RXOUTCLKPCS)
                                                      0.789     0.966 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXOUTCLKPCS
                         net (fo=15, routed)          0.303     1.269    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/GTHE4_CHANNEL_RXOUTCLKPCS[0]
    SLICE_X60Y11         FDRE                                         r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.pwr_on_fsm_reg/C
                         clock pessimism             -0.195     1.074    
    SLICE_X60Y11         FDRE (Hold_AFF2_SLICEL_C_D)
                                                      0.062     1.136    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.pwr_on_fsm_reg
  -------------------------------------------------------------------
                         required time                         -1.136    
                         arrival time                           1.152    
  -------------------------------------------------------------------
                         slack                                  0.016    

Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by GTHE4_CHANNEL_RXOUTCLKPCS[0]  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by GTHE4_CHANNEL_RXOUTCLKPCS[0]  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             GTHE4_CHANNEL_RXOUTCLKPCS[0]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (GTHE4_CHANNEL_RXOUTCLKPCS[0] rise@0.000ns - GTHE4_CHANNEL_RXOUTCLKPCS[0] rise@0.000ns)
  Data Path Delay:        0.121ns  (logic 0.041ns (33.884%)  route 0.080ns (66.116%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.862ns
    Source Clock Delay      (SCD):    0.698ns
    Clock Pessimism Removal (CPR):    0.149ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GTHE4_CHANNEL_RXOUTCLKPCS[0] rise edge)
                                                      0.000     0.000 r  
    GTHE4_COMMON_X0Y0                                 0.000     0.000 r  pin_hdmi_tx_clk_i_p (IN)
                         net (fo=0)                   0.000     0.000    pin_hdmi_tx_clk_i_p
    GTHE4_COMMON_X0Y0    IBUFDS_GTE4 (Prop_IBUFDS1_GTHE4_GTHE4_COMMON_I_O)
                                                      0.083     0.083 r  ibufds_inst/O
                         net (fo=5, routed)           0.016     0.099    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gtrefclk0_in[0]
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL (Prop_GTHE4_CHANNEL_GTREFCLK0_RXOUTCLKPCS)
                                                      0.441     0.540 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXOUTCLKPCS
                         net (fo=15, routed)          0.158     0.698    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/GTHE4_CHANNEL_RXOUTCLKPCS[0]
    SLICE_X59Y11         FDRE                                         r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y11         FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.041     0.739 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[4]/Q
                         net (fo=1, routed)           0.080     0.819    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt[4]
    SLICE_X59Y11         FDRE                                         r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock GTHE4_CHANNEL_RXOUTCLKPCS[0] rise edge)
                                                      0.000     0.000 r  
    GTHE4_COMMON_X0Y0                                 0.000     0.000 r  pin_hdmi_tx_clk_i_p (IN)
                         net (fo=0)                   0.000     0.000    pin_hdmi_tx_clk_i_p
    GTHE4_COMMON_X0Y0    IBUFDS_GTE4 (Prop_IBUFDS1_GTHE4_GTHE4_COMMON_I_O)
                                                      0.127     0.127 r  ibufds_inst/O
                         net (fo=5, routed)           0.020     0.147    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gtrefclk0_in[0]
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL (Prop_GTHE4_CHANNEL_GTREFCLK0_RXOUTCLKPCS)
                                                      0.513     0.660 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXOUTCLKPCS
                         net (fo=15, routed)          0.202     0.862    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/GTHE4_CHANNEL_RXOUTCLKPCS[0]
    SLICE_X59Y11         FDRE                                         r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[5]/C
                         clock pessimism             -0.149     0.713    
    SLICE_X59Y11         FDRE (Hold_EFF2_SLICEL_C_D)
                                                      0.047     0.760    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.760    
                         arrival time                           0.819    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by GTHE4_CHANNEL_RXOUTCLKPCS[0]  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.int_pwr_on_fsm_reg/D
                            (rising edge-triggered cell FDCE clocked by GTHE4_CHANNEL_RXOUTCLKPCS[0]  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             GTHE4_CHANNEL_RXOUTCLKPCS[0]
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (GTHE4_CHANNEL_RXOUTCLKPCS[0] rise@0.000ns - GTHE4_CHANNEL_RXOUTCLKPCS[0] rise@0.000ns)
  Data Path Delay:        0.223ns  (logic 0.095ns (42.601%)  route 0.128ns (57.399%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.101ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.293ns
    Source Clock Delay      (SCD):    0.997ns
    Clock Pessimism Removal (CPR):    0.195ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GTHE4_CHANNEL_RXOUTCLKPCS[0] rise edge)
                                                      0.000     0.000 r  
    GTHE4_COMMON_X0Y0                                 0.000     0.000 r  pin_hdmi_tx_clk_i_p (IN)
                         net (fo=0)                   0.000     0.000    pin_hdmi_tx_clk_i_p
    GTHE4_COMMON_X0Y0    IBUFDS_GTE4 (Prop_IBUFDS1_GTHE4_GTHE4_COMMON_I_O)
                                                      0.086     0.086 r  ibufds_inst/O
                         net (fo=5, routed)           0.020     0.106    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gtrefclk0_in[0]
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL (Prop_GTHE4_CHANNEL_GTREFCLK0_RXOUTCLKPCS)
                                                      0.677     0.783 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXOUTCLKPCS
                         net (fo=15, routed)          0.214     0.997    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/GTHE4_CHANNEL_RXOUTCLKPCS[0]
    SLICE_X59Y11         FDRE                                         r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y11         FDRE (Prop_GFF2_SLICEL_C_Q)
                                                      0.060     1.057 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[7]/Q
                         net (fo=1, routed)           0.056     1.113    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt[7]
    SLICE_X59Y10         LUT2 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.035     1.148 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.int_pwr_on_fsm_i_1/O
                         net (fo=1, routed)           0.072     1.220    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.int_pwr_on_fsm_i_1_n_0
    SLICE_X60Y10         FDCE                                         r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.int_pwr_on_fsm_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock GTHE4_CHANNEL_RXOUTCLKPCS[0] rise edge)
                                                      0.000     0.000 r  
    GTHE4_COMMON_X0Y0                                 0.000     0.000 r  pin_hdmi_tx_clk_i_p (IN)
                         net (fo=0)                   0.000     0.000    pin_hdmi_tx_clk_i_p
    GTHE4_COMMON_X0Y0    IBUFDS_GTE4 (Prop_IBUFDS1_GTHE4_GTHE4_COMMON_I_O)
                                                      0.152     0.152 r  ibufds_inst/O
                         net (fo=5, routed)           0.025     0.177    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gtrefclk0_in[0]
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL (Prop_GTHE4_CHANNEL_GTREFCLK0_RXOUTCLKPCS)
                                                      0.789     0.966 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXOUTCLKPCS
                         net (fo=15, routed)          0.327     1.293    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/GTHE4_CHANNEL_RXOUTCLKPCS[0]
    SLICE_X60Y10         FDCE                                         r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.int_pwr_on_fsm_reg/C
                         clock pessimism             -0.195     1.098    
    SLICE_X60Y10         FDCE (Hold_AFF2_SLICEL_C_D)
                                                      0.062     1.160    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.int_pwr_on_fsm_reg
  -------------------------------------------------------------------
                         required time                         -1.160    
                         arrival time                           1.220    
  -------------------------------------------------------------------
                         slack                                  0.060    

Slack (MET) :             0.067ns  (arrival time - required time)
  Source:                 xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by GTHE4_CHANNEL_RXOUTCLKPCS[0]  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by GTHE4_CHANNEL_RXOUTCLKPCS[0]  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             GTHE4_CHANNEL_RXOUTCLKPCS[0]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (GTHE4_CHANNEL_RXOUTCLKPCS[0] rise@0.000ns - GTHE4_CHANNEL_RXOUTCLKPCS[0] rise@0.000ns)
  Data Path Delay:        0.120ns  (logic 0.040ns (33.333%)  route 0.080ns (66.667%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.862ns
    Source Clock Delay      (SCD):    0.701ns
    Clock Pessimism Removal (CPR):    0.155ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GTHE4_CHANNEL_RXOUTCLKPCS[0] rise edge)
                                                      0.000     0.000 r  
    GTHE4_COMMON_X0Y0                                 0.000     0.000 r  pin_hdmi_tx_clk_i_p (IN)
                         net (fo=0)                   0.000     0.000    pin_hdmi_tx_clk_i_p
    GTHE4_COMMON_X0Y0    IBUFDS_GTE4 (Prop_IBUFDS1_GTHE4_GTHE4_COMMON_I_O)
                                                      0.083     0.083 r  ibufds_inst/O
                         net (fo=5, routed)           0.016     0.099    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gtrefclk0_in[0]
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL (Prop_GTHE4_CHANNEL_GTREFCLK0_RXOUTCLKPCS)
                                                      0.441     0.540 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXOUTCLKPCS
                         net (fo=15, routed)          0.161     0.701    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/GTHE4_CHANNEL_RXOUTCLKPCS[0]
    SLICE_X59Y11         FDRE                                         r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y11         FDRE (Prop_FFF2_SLICEL_C_Q)
                                                      0.040     0.741 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[6]/Q
                         net (fo=1, routed)           0.080     0.821    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt[6]
    SLICE_X59Y11         FDRE                                         r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock GTHE4_CHANNEL_RXOUTCLKPCS[0] rise edge)
                                                      0.000     0.000 r  
    GTHE4_COMMON_X0Y0                                 0.000     0.000 r  pin_hdmi_tx_clk_i_p (IN)
                         net (fo=0)                   0.000     0.000    pin_hdmi_tx_clk_i_p
    GTHE4_COMMON_X0Y0    IBUFDS_GTE4 (Prop_IBUFDS1_GTHE4_GTHE4_COMMON_I_O)
                                                      0.127     0.127 r  ibufds_inst/O
                         net (fo=5, routed)           0.020     0.147    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gtrefclk0_in[0]
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL (Prop_GTHE4_CHANNEL_GTREFCLK0_RXOUTCLKPCS)
                                                      0.513     0.660 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXOUTCLKPCS
                         net (fo=15, routed)          0.202     0.862    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/GTHE4_CHANNEL_RXOUTCLKPCS[0]
    SLICE_X59Y11         FDRE                                         r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[7]/C
                         clock pessimism             -0.155     0.707    
    SLICE_X59Y11         FDRE (Hold_GFF2_SLICEL_C_D)
                                                      0.047     0.754    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.754    
                         arrival time                           0.821    
  -------------------------------------------------------------------
                         slack                                  0.067    

Slack (MET) :             0.069ns  (arrival time - required time)
  Source:                 xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by GTHE4_CHANNEL_RXOUTCLKPCS[0]  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by GTHE4_CHANNEL_RXOUTCLKPCS[0]  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             GTHE4_CHANNEL_RXOUTCLKPCS[0]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (GTHE4_CHANNEL_RXOUTCLKPCS[0] rise@0.000ns - GTHE4_CHANNEL_RXOUTCLKPCS[0] rise@0.000ns)
  Data Path Delay:        0.122ns  (logic 0.040ns (32.787%)  route 0.082ns (67.213%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.858ns
    Source Clock Delay      (SCD):    0.698ns
    Clock Pessimism Removal (CPR):    0.154ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GTHE4_CHANNEL_RXOUTCLKPCS[0] rise edge)
                                                      0.000     0.000 r  
    GTHE4_COMMON_X0Y0                                 0.000     0.000 r  pin_hdmi_tx_clk_i_p (IN)
                         net (fo=0)                   0.000     0.000    pin_hdmi_tx_clk_i_p
    GTHE4_COMMON_X0Y0    IBUFDS_GTE4 (Prop_IBUFDS1_GTHE4_GTHE4_COMMON_I_O)
                                                      0.083     0.083 r  ibufds_inst/O
                         net (fo=5, routed)           0.016     0.099    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gtrefclk0_in[0]
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL (Prop_GTHE4_CHANNEL_GTREFCLK0_RXOUTCLKPCS)
                                                      0.441     0.540 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXOUTCLKPCS
                         net (fo=15, routed)          0.158     0.698    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/GTHE4_CHANNEL_RXOUTCLKPCS[0]
    SLICE_X59Y11         FDRE                                         r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y11         FDRE (Prop_CFF2_SLICEL_C_Q)
                                                      0.040     0.738 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[3]/Q
                         net (fo=1, routed)           0.082     0.820    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt[3]
    SLICE_X59Y11         FDRE                                         r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock GTHE4_CHANNEL_RXOUTCLKPCS[0] rise edge)
                                                      0.000     0.000 r  
    GTHE4_COMMON_X0Y0                                 0.000     0.000 r  pin_hdmi_tx_clk_i_p (IN)
                         net (fo=0)                   0.000     0.000    pin_hdmi_tx_clk_i_p
    GTHE4_COMMON_X0Y0    IBUFDS_GTE4 (Prop_IBUFDS1_GTHE4_GTHE4_COMMON_I_O)
                                                      0.127     0.127 r  ibufds_inst/O
                         net (fo=5, routed)           0.020     0.147    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gtrefclk0_in[0]
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL (Prop_GTHE4_CHANNEL_GTREFCLK0_RXOUTCLKPCS)
                                                      0.513     0.660 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXOUTCLKPCS
                         net (fo=15, routed)          0.198     0.858    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/GTHE4_CHANNEL_RXOUTCLKPCS[0]
    SLICE_X59Y11         FDRE                                         r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[4]/C
                         clock pessimism             -0.154     0.704    
    SLICE_X59Y11         FDRE (Hold_DFF2_SLICEL_C_D)
                                                      0.047     0.751    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.751    
                         arrival time                           0.820    
  -------------------------------------------------------------------
                         slack                                  0.069    

Slack (MET) :             0.089ns  (arrival time - required time)
  Source:                 xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by GTHE4_CHANNEL_RXOUTCLKPCS[0]  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by GTHE4_CHANNEL_RXOUTCLKPCS[0]  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             GTHE4_CHANNEL_RXOUTCLKPCS[0]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (GTHE4_CHANNEL_RXOUTCLKPCS[0] rise@0.000ns - GTHE4_CHANNEL_RXOUTCLKPCS[0] rise@0.000ns)
  Data Path Delay:        0.142ns  (logic 0.040ns (28.169%)  route 0.102ns (71.831%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.849ns
    Source Clock Delay      (SCD):    0.692ns
    Clock Pessimism Removal (CPR):    0.151ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GTHE4_CHANNEL_RXOUTCLKPCS[0] rise edge)
                                                      0.000     0.000 r  
    GTHE4_COMMON_X0Y0                                 0.000     0.000 r  pin_hdmi_tx_clk_i_p (IN)
                         net (fo=0)                   0.000     0.000    pin_hdmi_tx_clk_i_p
    GTHE4_COMMON_X0Y0    IBUFDS_GTE4 (Prop_IBUFDS1_GTHE4_GTHE4_COMMON_I_O)
                                                      0.083     0.083 r  ibufds_inst/O
                         net (fo=5, routed)           0.016     0.099    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gtrefclk0_in[0]
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL (Prop_GTHE4_CHANNEL_GTREFCLK0_RXOUTCLKPCS)
                                                      0.441     0.540 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXOUTCLKPCS
                         net (fo=15, routed)          0.152     0.692    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/GTHE4_CHANNEL_RXOUTCLKPCS[0]
    SLICE_X59Y9          FDCE                                         r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y9          FDCE (Prop_BFF2_SLICEL_C_Q)
                                                      0.040     0.732 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[1]/Q
                         net (fo=1, routed)           0.102     0.834    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r[1]
    SLICE_X59Y9          FDCE                                         r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock GTHE4_CHANNEL_RXOUTCLKPCS[0] rise edge)
                                                      0.000     0.000 r  
    GTHE4_COMMON_X0Y0                                 0.000     0.000 r  pin_hdmi_tx_clk_i_p (IN)
                         net (fo=0)                   0.000     0.000    pin_hdmi_tx_clk_i_p
    GTHE4_COMMON_X0Y0    IBUFDS_GTE4 (Prop_IBUFDS1_GTHE4_GTHE4_COMMON_I_O)
                                                      0.127     0.127 r  ibufds_inst/O
                         net (fo=5, routed)           0.020     0.147    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gtrefclk0_in[0]
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL (Prop_GTHE4_CHANNEL_GTREFCLK0_RXOUTCLKPCS)
                                                      0.513     0.660 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXOUTCLKPCS
                         net (fo=15, routed)          0.190     0.849    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/GTHE4_CHANNEL_RXOUTCLKPCS[0]
    SLICE_X59Y9          FDCE                                         r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[2]/C
                         clock pessimism             -0.151     0.698    
    SLICE_X59Y9          FDCE (Hold_CFF2_SLICEL_C_D)
                                                      0.047     0.745    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.745    
                         arrival time                           0.834    
  -------------------------------------------------------------------
                         slack                                  0.089    

Slack (MET) :             0.089ns  (arrival time - required time)
  Source:                 xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by GTHE4_CHANNEL_RXOUTCLKPCS[0]  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by GTHE4_CHANNEL_RXOUTCLKPCS[0]  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             GTHE4_CHANNEL_RXOUTCLKPCS[0]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (GTHE4_CHANNEL_RXOUTCLKPCS[0] rise@0.000ns - GTHE4_CHANNEL_RXOUTCLKPCS[0] rise@0.000ns)
  Data Path Delay:        0.142ns  (logic 0.040ns (28.169%)  route 0.102ns (71.831%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.858ns
    Source Clock Delay      (SCD):    0.698ns
    Clock Pessimism Removal (CPR):    0.154ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GTHE4_CHANNEL_RXOUTCLKPCS[0] rise edge)
                                                      0.000     0.000 r  
    GTHE4_COMMON_X0Y0                                 0.000     0.000 r  pin_hdmi_tx_clk_i_p (IN)
                         net (fo=0)                   0.000     0.000    pin_hdmi_tx_clk_i_p
    GTHE4_COMMON_X0Y0    IBUFDS_GTE4 (Prop_IBUFDS1_GTHE4_GTHE4_COMMON_I_O)
                                                      0.083     0.083 r  ibufds_inst/O
                         net (fo=5, routed)           0.016     0.099    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gtrefclk0_in[0]
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL (Prop_GTHE4_CHANNEL_GTREFCLK0_RXOUTCLKPCS)
                                                      0.441     0.540 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXOUTCLKPCS
                         net (fo=15, routed)          0.158     0.698    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/GTHE4_CHANNEL_RXOUTCLKPCS[0]
    SLICE_X59Y11         FDRE                                         r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y11         FDRE (Prop_BFF2_SLICEL_C_Q)
                                                      0.040     0.738 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[2]/Q
                         net (fo=1, routed)           0.102     0.840    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt[2]
    SLICE_X59Y11         FDRE                                         r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock GTHE4_CHANNEL_RXOUTCLKPCS[0] rise edge)
                                                      0.000     0.000 r  
    GTHE4_COMMON_X0Y0                                 0.000     0.000 r  pin_hdmi_tx_clk_i_p (IN)
                         net (fo=0)                   0.000     0.000    pin_hdmi_tx_clk_i_p
    GTHE4_COMMON_X0Y0    IBUFDS_GTE4 (Prop_IBUFDS1_GTHE4_GTHE4_COMMON_I_O)
                                                      0.127     0.127 r  ibufds_inst/O
                         net (fo=5, routed)           0.020     0.147    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gtrefclk0_in[0]
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL (Prop_GTHE4_CHANNEL_GTREFCLK0_RXOUTCLKPCS)
                                                      0.513     0.660 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXOUTCLKPCS
                         net (fo=15, routed)          0.198     0.858    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/GTHE4_CHANNEL_RXOUTCLKPCS[0]
    SLICE_X59Y11         FDRE                                         r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[3]/C
                         clock pessimism             -0.154     0.704    
    SLICE_X59Y11         FDRE (Hold_CFF2_SLICEL_C_D)
                                                      0.047     0.751    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.751    
                         arrival time                           0.840    
  -------------------------------------------------------------------
                         slack                                  0.089    

Slack (MET) :             0.103ns  (arrival time - required time)
  Source:                 xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by GTHE4_CHANNEL_RXOUTCLKPCS[0]  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by GTHE4_CHANNEL_RXOUTCLKPCS[0]  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             GTHE4_CHANNEL_RXOUTCLKPCS[0]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (GTHE4_CHANNEL_RXOUTCLKPCS[0] rise@0.000ns - GTHE4_CHANNEL_RXOUTCLKPCS[0] rise@0.000ns)
  Data Path Delay:        0.165ns  (logic 0.041ns (24.848%)  route 0.124ns (75.152%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.853ns
    Source Clock Delay      (SCD):    0.692ns
    Clock Pessimism Removal (CPR):    0.147ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GTHE4_CHANNEL_RXOUTCLKPCS[0] rise edge)
                                                      0.000     0.000 r  
    GTHE4_COMMON_X0Y0                                 0.000     0.000 r  pin_hdmi_tx_clk_i_p (IN)
                         net (fo=0)                   0.000     0.000    pin_hdmi_tx_clk_i_p
    GTHE4_COMMON_X0Y0    IBUFDS_GTE4 (Prop_IBUFDS1_GTHE4_GTHE4_COMMON_I_O)
                                                      0.083     0.083 r  ibufds_inst/O
                         net (fo=5, routed)           0.016     0.099    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gtrefclk0_in[0]
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL (Prop_GTHE4_CHANNEL_GTREFCLK0_RXOUTCLKPCS)
                                                      0.441     0.540 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXOUTCLKPCS
                         net (fo=15, routed)          0.152     0.692    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/GTHE4_CHANNEL_RXOUTCLKPCS[0]
    SLICE_X59Y9          FDCE                                         r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y9          FDCE (Prop_DFF2_SLICEL_C_Q)
                                                      0.041     0.733 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[3]/Q
                         net (fo=1, routed)           0.124     0.857    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r[3]
    SLICE_X59Y9          FDCE                                         r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock GTHE4_CHANNEL_RXOUTCLKPCS[0] rise edge)
                                                      0.000     0.000 r  
    GTHE4_COMMON_X0Y0                                 0.000     0.000 r  pin_hdmi_tx_clk_i_p (IN)
                         net (fo=0)                   0.000     0.000    pin_hdmi_tx_clk_i_p
    GTHE4_COMMON_X0Y0    IBUFDS_GTE4 (Prop_IBUFDS1_GTHE4_GTHE4_COMMON_I_O)
                                                      0.127     0.127 r  ibufds_inst/O
                         net (fo=5, routed)           0.020     0.147    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gtrefclk0_in[0]
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL (Prop_GTHE4_CHANNEL_GTREFCLK0_RXOUTCLKPCS)
                                                      0.513     0.660 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXOUTCLKPCS
                         net (fo=15, routed)          0.194     0.853    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/GTHE4_CHANNEL_RXOUTCLKPCS[0]
    SLICE_X59Y9          FDCE                                         r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[4]/C
                         clock pessimism             -0.147     0.707    
    SLICE_X59Y9          FDCE (Hold_EFF2_SLICEL_C_D)
                                                      0.047     0.754    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.754    
                         arrival time                           0.857    
  -------------------------------------------------------------------
                         slack                                  0.103    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by GTHE4_CHANNEL_RXOUTCLKPCS[0]  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by GTHE4_CHANNEL_RXOUTCLKPCS[0]  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             GTHE4_CHANNEL_RXOUTCLKPCS[0]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (GTHE4_CHANNEL_RXOUTCLKPCS[0] rise@0.000ns - GTHE4_CHANNEL_RXOUTCLKPCS[0] rise@0.000ns)
  Data Path Delay:        0.161ns  (logic 0.040ns (24.845%)  route 0.121ns (75.155%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.858ns
    Source Clock Delay      (SCD):    0.698ns
    Clock Pessimism Removal (CPR):    0.154ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GTHE4_CHANNEL_RXOUTCLKPCS[0] rise edge)
                                                      0.000     0.000 r  
    GTHE4_COMMON_X0Y0                                 0.000     0.000 r  pin_hdmi_tx_clk_i_p (IN)
                         net (fo=0)                   0.000     0.000    pin_hdmi_tx_clk_i_p
    GTHE4_COMMON_X0Y0    IBUFDS_GTE4 (Prop_IBUFDS1_GTHE4_GTHE4_COMMON_I_O)
                                                      0.083     0.083 r  ibufds_inst/O
                         net (fo=5, routed)           0.016     0.099    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gtrefclk0_in[0]
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL (Prop_GTHE4_CHANNEL_GTREFCLK0_RXOUTCLKPCS)
                                                      0.441     0.540 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXOUTCLKPCS
                         net (fo=15, routed)          0.158     0.698    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/GTHE4_CHANNEL_RXOUTCLKPCS[0]
    SLICE_X59Y11         FDRE                                         r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y11         FDRE (Prop_AFF2_SLICEL_C_Q)
                                                      0.040     0.738 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[1]/Q
                         net (fo=1, routed)           0.121     0.859    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt[1]
    SLICE_X59Y11         FDRE                                         r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock GTHE4_CHANNEL_RXOUTCLKPCS[0] rise edge)
                                                      0.000     0.000 r  
    GTHE4_COMMON_X0Y0                                 0.000     0.000 r  pin_hdmi_tx_clk_i_p (IN)
                         net (fo=0)                   0.000     0.000    pin_hdmi_tx_clk_i_p
    GTHE4_COMMON_X0Y0    IBUFDS_GTE4 (Prop_IBUFDS1_GTHE4_GTHE4_COMMON_I_O)
                                                      0.127     0.127 r  ibufds_inst/O
                         net (fo=5, routed)           0.020     0.147    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gtrefclk0_in[0]
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL (Prop_GTHE4_CHANNEL_GTREFCLK0_RXOUTCLKPCS)
                                                      0.513     0.660 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXOUTCLKPCS
                         net (fo=15, routed)          0.198     0.858    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/GTHE4_CHANNEL_RXOUTCLKPCS[0]
    SLICE_X59Y11         FDRE                                         r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[2]/C
                         clock pessimism             -0.154     0.704    
    SLICE_X59Y11         FDRE (Hold_BFF2_SLICEL_C_D)
                                                      0.047     0.751    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.751    
                         arrival time                           0.859    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.120ns  (arrival time - required time)
  Source:                 xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by GTHE4_CHANNEL_RXOUTCLKPCS[0]  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by GTHE4_CHANNEL_RXOUTCLKPCS[0]  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             GTHE4_CHANNEL_RXOUTCLKPCS[0]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (GTHE4_CHANNEL_RXOUTCLKPCS[0] rise@0.000ns - GTHE4_CHANNEL_RXOUTCLKPCS[0] rise@0.000ns)
  Data Path Delay:        0.173ns  (logic 0.040ns (23.121%)  route 0.133ns (76.879%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.849ns
    Source Clock Delay      (SCD):    0.692ns
    Clock Pessimism Removal (CPR):    0.151ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GTHE4_CHANNEL_RXOUTCLKPCS[0] rise edge)
                                                      0.000     0.000 r  
    GTHE4_COMMON_X0Y0                                 0.000     0.000 r  pin_hdmi_tx_clk_i_p (IN)
                         net (fo=0)                   0.000     0.000    pin_hdmi_tx_clk_i_p
    GTHE4_COMMON_X0Y0    IBUFDS_GTE4 (Prop_IBUFDS1_GTHE4_GTHE4_COMMON_I_O)
                                                      0.083     0.083 r  ibufds_inst/O
                         net (fo=5, routed)           0.016     0.099    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gtrefclk0_in[0]
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL (Prop_GTHE4_CHANNEL_GTREFCLK0_RXOUTCLKPCS)
                                                      0.441     0.540 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXOUTCLKPCS
                         net (fo=15, routed)          0.152     0.692    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/GTHE4_CHANNEL_RXOUTCLKPCS[0]
    SLICE_X59Y9          FDCE                                         r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y9          FDCE (Prop_AFF2_SLICEL_C_Q)
                                                      0.040     0.732 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[0]/Q
                         net (fo=1, routed)           0.133     0.865    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r[0]
    SLICE_X59Y9          FDCE                                         r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock GTHE4_CHANNEL_RXOUTCLKPCS[0] rise edge)
                                                      0.000     0.000 r  
    GTHE4_COMMON_X0Y0                                 0.000     0.000 r  pin_hdmi_tx_clk_i_p (IN)
                         net (fo=0)                   0.000     0.000    pin_hdmi_tx_clk_i_p
    GTHE4_COMMON_X0Y0    IBUFDS_GTE4 (Prop_IBUFDS1_GTHE4_GTHE4_COMMON_I_O)
                                                      0.127     0.127 r  ibufds_inst/O
                         net (fo=5, routed)           0.020     0.147    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gtrefclk0_in[0]
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL (Prop_GTHE4_CHANNEL_GTREFCLK0_RXOUTCLKPCS)
                                                      0.513     0.660 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXOUTCLKPCS
                         net (fo=15, routed)          0.190     0.849    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/GTHE4_CHANNEL_RXOUTCLKPCS[0]
    SLICE_X59Y9          FDCE                                         r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[1]/C
                         clock pessimism             -0.151     0.698    
    SLICE_X59Y9          FDCE (Hold_BFF2_SLICEL_C_D)
                                                      0.047     0.745    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.745    
                         arrival time                           0.865    
  -------------------------------------------------------------------
                         slack                                  0.120    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         GTHE4_CHANNEL_RXOUTCLKPCS[0]
Waveform(ns):       { 0.000 3.367 }
Period(ns):         6.734
Sources:            { xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXOUTCLKPCS }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     FDCE/C   n/a            0.550         6.734       6.184      SLICE_X60Y10  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.int_pwr_on_fsm_reg/C
Min Period        n/a     FDCE/C   n/a            0.550         6.734       6.184      SLICE_X59Y9   xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[0]/C
Min Period        n/a     FDCE/C   n/a            0.550         6.734       6.184      SLICE_X59Y9   xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[1]/C
Min Period        n/a     FDCE/C   n/a            0.550         6.734       6.184      SLICE_X59Y9   xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[2]/C
Min Period        n/a     FDCE/C   n/a            0.550         6.734       6.184      SLICE_X59Y9   xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[3]/C
Min Period        n/a     FDCE/C   n/a            0.550         6.734       6.184      SLICE_X59Y9   xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[4]/C
Min Period        n/a     FDRE/C   n/a            0.550         6.734       6.184      SLICE_X60Y11  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.pwr_on_fsm_reg/C
Min Period        n/a     FDRE/C   n/a            0.550         6.734       6.184      SLICE_X59Y10  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[0]/C
Min Period        n/a     FDRE/C   n/a            0.550         6.734       6.184      SLICE_X59Y11  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[1]/C
Min Period        n/a     FDRE/C   n/a            0.550         6.734       6.184      SLICE_X59Y11  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[2]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.275         3.367       3.092      SLICE_X60Y10  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.int_pwr_on_fsm_reg/C
Low Pulse Width   Fast    FDCE/C   n/a            0.275         3.367       3.092      SLICE_X60Y10  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.int_pwr_on_fsm_reg/C
Low Pulse Width   Slow    FDCE/C   n/a            0.275         3.367       3.092      SLICE_X59Y9   xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.275         3.367       3.092      SLICE_X59Y9   xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.275         3.367       3.092      SLICE_X59Y9   xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[1]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.275         3.367       3.092      SLICE_X59Y9   xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[1]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.275         3.367       3.092      SLICE_X59Y9   xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[2]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.275         3.367       3.092      SLICE_X59Y9   xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[2]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.275         3.367       3.092      SLICE_X59Y9   xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[3]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.275         3.367       3.092      SLICE_X59Y9   xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[3]/C
High Pulse Width  Slow    FDCE/C   n/a            0.275         3.367       3.092      SLICE_X60Y10  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.int_pwr_on_fsm_reg/C
High Pulse Width  Fast    FDCE/C   n/a            0.275         3.367       3.092      SLICE_X60Y10  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.int_pwr_on_fsm_reg/C
High Pulse Width  Slow    FDCE/C   n/a            0.275         3.367       3.092      SLICE_X59Y9   xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.275         3.367       3.092      SLICE_X59Y9   xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.275         3.367       3.092      SLICE_X59Y9   xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[1]/C
High Pulse Width  Fast    FDCE/C   n/a            0.275         3.367       3.092      SLICE_X59Y9   xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[1]/C
High Pulse Width  Slow    FDCE/C   n/a            0.275         3.367       3.092      SLICE_X59Y9   xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[2]/C
High Pulse Width  Fast    FDCE/C   n/a            0.275         3.367       3.092      SLICE_X59Y9   xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[2]/C
High Pulse Width  Slow    FDCE/C   n/a            0.275         3.367       3.092      SLICE_X59Y9   xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[3]/C
High Pulse Width  Fast    FDCE/C   n/a            0.275         3.367       3.092      SLICE_X59Y9   xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[3]/C



---------------------------------------------------------------------------------------------------
From Clock:  GTHE4_CHANNEL_RXOUTCLKPCS[1]
  To Clock:  GTHE4_CHANNEL_RXOUTCLKPCS[1]

Setup :            0  Failing Endpoints,  Worst Slack        5.656ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.029ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.092ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.656ns  (required time - arrival time)
  Source:                 xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[1].delay_powergood_inst/gen_powergood_delay.int_pwr_on_fsm_reg/C
                            (rising edge-triggered cell FDCE clocked by GTHE4_CHANNEL_RXOUTCLKPCS[1]  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[1].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by GTHE4_CHANNEL_RXOUTCLKPCS[1]  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             GTHE4_CHANNEL_RXOUTCLKPCS[1]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (GTHE4_CHANNEL_RXOUTCLKPCS[1] rise@6.734ns - GTHE4_CHANNEL_RXOUTCLKPCS[1] rise@0.000ns)
  Data Path Delay:        0.779ns  (logic 0.132ns (16.946%)  route 0.647ns (83.054%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.193ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.058ns = ( 7.792 - 6.734 ) 
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.197ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GTHE4_CHANNEL_RXOUTCLKPCS[1] rise edge)
                                                      0.000     0.000 r  
    GTHE4_COMMON_X0Y0                                 0.000     0.000 r  pin_hdmi_tx_clk_i_p (IN)
                         net (fo=0)                   0.000     0.000    pin_hdmi_tx_clk_i_p
    GTHE4_COMMON_X0Y0    IBUFDS_GTE4 (Prop_IBUFDS1_GTHE4_GTHE4_COMMON_I_O)
                                                      0.152     0.152 r  ibufds_inst/O
                         net (fo=5, routed)           0.025     0.177    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gtrefclk0_in[1]
    GTHE4_CHANNEL_X0Y1   GTHE4_CHANNEL (Prop_GTHE4_CHANNEL_GTREFCLK0_RXOUTCLKPCS)
                                                      0.789     0.966 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[1].GTHE4_CHANNEL_PRIM_INST/RXOUTCLKPCS
                         net (fo=15, routed)          0.482     1.447    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[1].delay_powergood_inst/GTHE4_CHANNEL_RXOUTCLKPCS[0]
    SLICE_X57Y13         FDCE                                         r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[1].delay_powergood_inst/gen_powergood_delay.int_pwr_on_fsm_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y13         FDCE (Prop_AFF2_SLICEL_C_Q)
                                                      0.081     1.528 f  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[1].delay_powergood_inst/gen_powergood_delay.int_pwr_on_fsm_reg/Q
                         net (fo=4, routed)           0.158     1.687    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[1].delay_powergood_inst/gen_powergood_delay.int_pwr_on_fsm
    SLICE_X57Y13         LUT1 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.051     1.738 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[1].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r[4]_i_1__0/O
                         net (fo=12, routed)          0.489     2.226    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[1].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r[4]_i_1__0_n_0
    SLICE_X56Y16         FDRE                                         r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[1].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock GTHE4_CHANNEL_RXOUTCLKPCS[1] rise edge)
                                                      6.734     6.734 r  
    GTHE4_COMMON_X0Y0                                 0.000     6.734 r  pin_hdmi_tx_clk_i_p (IN)
                         net (fo=0)                   0.000     6.734    pin_hdmi_tx_clk_i_p
    GTHE4_COMMON_X0Y0    IBUFDS_GTE4 (Prop_IBUFDS1_GTHE4_GTHE4_COMMON_I_O)
                                                      0.086     6.820 r  ibufds_inst/O
                         net (fo=5, routed)           0.020     6.840    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gtrefclk0_in[1]
    GTHE4_CHANNEL_X0Y1   GTHE4_CHANNEL (Prop_GTHE4_CHANNEL_GTREFCLK0_RXOUTCLKPCS)
                                                      0.677     7.517 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[1].GTHE4_CHANNEL_PRIM_INST/RXOUTCLKPCS
                         net (fo=15, routed)          0.275     7.792    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[1].delay_powergood_inst/GTHE4_CHANNEL_RXOUTCLKPCS[0]
    SLICE_X56Y16         FDRE                                         r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[1].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[5]/C
                         clock pessimism              0.197     7.989    
                         clock uncertainty           -0.046     7.942    
    SLICE_X56Y16         FDRE (Setup_EFF2_SLICEL_C_CE)
                                                     -0.060     7.882    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[1].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[5]
  -------------------------------------------------------------------
                         required time                          7.882    
                         arrival time                          -2.226    
  -------------------------------------------------------------------
                         slack                                  5.656    

Slack (MET) :             5.656ns  (required time - arrival time)
  Source:                 xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[1].delay_powergood_inst/gen_powergood_delay.int_pwr_on_fsm_reg/C
                            (rising edge-triggered cell FDCE clocked by GTHE4_CHANNEL_RXOUTCLKPCS[1]  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[1].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by GTHE4_CHANNEL_RXOUTCLKPCS[1]  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             GTHE4_CHANNEL_RXOUTCLKPCS[1]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (GTHE4_CHANNEL_RXOUTCLKPCS[1] rise@6.734ns - GTHE4_CHANNEL_RXOUTCLKPCS[1] rise@0.000ns)
  Data Path Delay:        0.779ns  (logic 0.132ns (16.946%)  route 0.647ns (83.054%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.193ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.058ns = ( 7.792 - 6.734 ) 
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.197ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GTHE4_CHANNEL_RXOUTCLKPCS[1] rise edge)
                                                      0.000     0.000 r  
    GTHE4_COMMON_X0Y0                                 0.000     0.000 r  pin_hdmi_tx_clk_i_p (IN)
                         net (fo=0)                   0.000     0.000    pin_hdmi_tx_clk_i_p
    GTHE4_COMMON_X0Y0    IBUFDS_GTE4 (Prop_IBUFDS1_GTHE4_GTHE4_COMMON_I_O)
                                                      0.152     0.152 r  ibufds_inst/O
                         net (fo=5, routed)           0.025     0.177    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gtrefclk0_in[1]
    GTHE4_CHANNEL_X0Y1   GTHE4_CHANNEL (Prop_GTHE4_CHANNEL_GTREFCLK0_RXOUTCLKPCS)
                                                      0.789     0.966 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[1].GTHE4_CHANNEL_PRIM_INST/RXOUTCLKPCS
                         net (fo=15, routed)          0.482     1.447    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[1].delay_powergood_inst/GTHE4_CHANNEL_RXOUTCLKPCS[0]
    SLICE_X57Y13         FDCE                                         r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[1].delay_powergood_inst/gen_powergood_delay.int_pwr_on_fsm_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y13         FDCE (Prop_AFF2_SLICEL_C_Q)
                                                      0.081     1.528 f  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[1].delay_powergood_inst/gen_powergood_delay.int_pwr_on_fsm_reg/Q
                         net (fo=4, routed)           0.158     1.687    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[1].delay_powergood_inst/gen_powergood_delay.int_pwr_on_fsm
    SLICE_X57Y13         LUT1 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.051     1.738 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[1].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r[4]_i_1__0/O
                         net (fo=12, routed)          0.489     2.226    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[1].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r[4]_i_1__0_n_0
    SLICE_X56Y16         FDRE                                         r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[1].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock GTHE4_CHANNEL_RXOUTCLKPCS[1] rise edge)
                                                      6.734     6.734 r  
    GTHE4_COMMON_X0Y0                                 0.000     6.734 r  pin_hdmi_tx_clk_i_p (IN)
                         net (fo=0)                   0.000     6.734    pin_hdmi_tx_clk_i_p
    GTHE4_COMMON_X0Y0    IBUFDS_GTE4 (Prop_IBUFDS1_GTHE4_GTHE4_COMMON_I_O)
                                                      0.086     6.820 r  ibufds_inst/O
                         net (fo=5, routed)           0.020     6.840    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gtrefclk0_in[1]
    GTHE4_CHANNEL_X0Y1   GTHE4_CHANNEL (Prop_GTHE4_CHANNEL_GTREFCLK0_RXOUTCLKPCS)
                                                      0.677     7.517 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[1].GTHE4_CHANNEL_PRIM_INST/RXOUTCLKPCS
                         net (fo=15, routed)          0.275     7.792    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[1].delay_powergood_inst/GTHE4_CHANNEL_RXOUTCLKPCS[0]
    SLICE_X56Y16         FDRE                                         r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[1].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[6]/C
                         clock pessimism              0.197     7.989    
                         clock uncertainty           -0.046     7.942    
    SLICE_X56Y16         FDRE (Setup_FFF2_SLICEL_C_CE)
                                                     -0.060     7.882    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[1].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[6]
  -------------------------------------------------------------------
                         required time                          7.882    
                         arrival time                          -2.226    
  -------------------------------------------------------------------
                         slack                                  5.656    

Slack (MET) :             5.656ns  (required time - arrival time)
  Source:                 xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[1].delay_powergood_inst/gen_powergood_delay.int_pwr_on_fsm_reg/C
                            (rising edge-triggered cell FDCE clocked by GTHE4_CHANNEL_RXOUTCLKPCS[1]  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[1].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by GTHE4_CHANNEL_RXOUTCLKPCS[1]  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             GTHE4_CHANNEL_RXOUTCLKPCS[1]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (GTHE4_CHANNEL_RXOUTCLKPCS[1] rise@6.734ns - GTHE4_CHANNEL_RXOUTCLKPCS[1] rise@0.000ns)
  Data Path Delay:        0.779ns  (logic 0.132ns (16.946%)  route 0.647ns (83.054%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.193ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.058ns = ( 7.792 - 6.734 ) 
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.197ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GTHE4_CHANNEL_RXOUTCLKPCS[1] rise edge)
                                                      0.000     0.000 r  
    GTHE4_COMMON_X0Y0                                 0.000     0.000 r  pin_hdmi_tx_clk_i_p (IN)
                         net (fo=0)                   0.000     0.000    pin_hdmi_tx_clk_i_p
    GTHE4_COMMON_X0Y0    IBUFDS_GTE4 (Prop_IBUFDS1_GTHE4_GTHE4_COMMON_I_O)
                                                      0.152     0.152 r  ibufds_inst/O
                         net (fo=5, routed)           0.025     0.177    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gtrefclk0_in[1]
    GTHE4_CHANNEL_X0Y1   GTHE4_CHANNEL (Prop_GTHE4_CHANNEL_GTREFCLK0_RXOUTCLKPCS)
                                                      0.789     0.966 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[1].GTHE4_CHANNEL_PRIM_INST/RXOUTCLKPCS
                         net (fo=15, routed)          0.482     1.447    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[1].delay_powergood_inst/GTHE4_CHANNEL_RXOUTCLKPCS[0]
    SLICE_X57Y13         FDCE                                         r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[1].delay_powergood_inst/gen_powergood_delay.int_pwr_on_fsm_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y13         FDCE (Prop_AFF2_SLICEL_C_Q)
                                                      0.081     1.528 f  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[1].delay_powergood_inst/gen_powergood_delay.int_pwr_on_fsm_reg/Q
                         net (fo=4, routed)           0.158     1.687    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[1].delay_powergood_inst/gen_powergood_delay.int_pwr_on_fsm
    SLICE_X57Y13         LUT1 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.051     1.738 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[1].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r[4]_i_1__0/O
                         net (fo=12, routed)          0.489     2.226    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[1].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r[4]_i_1__0_n_0
    SLICE_X56Y16         FDRE                                         r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[1].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock GTHE4_CHANNEL_RXOUTCLKPCS[1] rise edge)
                                                      6.734     6.734 r  
    GTHE4_COMMON_X0Y0                                 0.000     6.734 r  pin_hdmi_tx_clk_i_p (IN)
                         net (fo=0)                   0.000     6.734    pin_hdmi_tx_clk_i_p
    GTHE4_COMMON_X0Y0    IBUFDS_GTE4 (Prop_IBUFDS1_GTHE4_GTHE4_COMMON_I_O)
                                                      0.086     6.820 r  ibufds_inst/O
                         net (fo=5, routed)           0.020     6.840    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gtrefclk0_in[1]
    GTHE4_CHANNEL_X0Y1   GTHE4_CHANNEL (Prop_GTHE4_CHANNEL_GTREFCLK0_RXOUTCLKPCS)
                                                      0.677     7.517 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[1].GTHE4_CHANNEL_PRIM_INST/RXOUTCLKPCS
                         net (fo=15, routed)          0.275     7.792    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[1].delay_powergood_inst/GTHE4_CHANNEL_RXOUTCLKPCS[0]
    SLICE_X56Y16         FDRE                                         r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[1].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[7]/C
                         clock pessimism              0.197     7.989    
                         clock uncertainty           -0.046     7.942    
    SLICE_X56Y16         FDRE (Setup_GFF2_SLICEL_C_CE)
                                                     -0.060     7.882    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[1].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[7]
  -------------------------------------------------------------------
                         required time                          7.882    
                         arrival time                          -2.226    
  -------------------------------------------------------------------
                         slack                                  5.656    

Slack (MET) :             5.723ns  (required time - arrival time)
  Source:                 xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[1].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by GTHE4_CHANNEL_RXOUTCLKPCS[1]  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[1].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by GTHE4_CHANNEL_RXOUTCLKPCS[1]  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             GTHE4_CHANNEL_RXOUTCLKPCS[1]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (GTHE4_CHANNEL_RXOUTCLKPCS[1] rise@6.734ns - GTHE4_CHANNEL_RXOUTCLKPCS[1] rise@0.000ns)
  Data Path Delay:        0.704ns  (logic 0.238ns (33.805%)  route 0.466ns (66.195%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.201ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.057ns = ( 7.791 - 6.734 ) 
    Source Clock Delay      (SCD):    1.454ns
    Clock Pessimism Removal (CPR):    0.197ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GTHE4_CHANNEL_RXOUTCLKPCS[1] rise edge)
                                                      0.000     0.000 r  
    GTHE4_COMMON_X0Y0                                 0.000     0.000 r  pin_hdmi_tx_clk_i_p (IN)
                         net (fo=0)                   0.000     0.000    pin_hdmi_tx_clk_i_p
    GTHE4_COMMON_X0Y0    IBUFDS_GTE4 (Prop_IBUFDS1_GTHE4_GTHE4_COMMON_I_O)
                                                      0.152     0.152 r  ibufds_inst/O
                         net (fo=5, routed)           0.025     0.177    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gtrefclk0_in[1]
    GTHE4_CHANNEL_X0Y1   GTHE4_CHANNEL (Prop_GTHE4_CHANNEL_GTREFCLK0_RXOUTCLKPCS)
                                                      0.789     0.966 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[1].GTHE4_CHANNEL_PRIM_INST/RXOUTCLKPCS
                         net (fo=15, routed)          0.489     1.454    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[1].delay_powergood_inst/GTHE4_CHANNEL_RXOUTCLKPCS[0]
    SLICE_X56Y14         FDCE                                         r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[1].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y14         FDCE (Prop_EFF2_SLICEL_C_Q)
                                                      0.081     1.535 f  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[1].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[4]/Q
                         net (fo=9, routed)           0.151     1.686    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[1].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r[4]
    SLICE_X57Y13         LUT2 (Prop_D5LUT_SLICEL_I0_O)
                                                      0.157     1.843 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[1].delay_powergood_inst/gen_powergood_delay.wait_cnt[0]_i_1__0/O
                         net (fo=1, routed)           0.315     2.158    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[1].delay_powergood_inst/gen_powergood_delay.wait_cnt[0]_i_1__0_n_0
    SLICE_X56Y15         FDRE                                         r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[1].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock GTHE4_CHANNEL_RXOUTCLKPCS[1] rise edge)
                                                      6.734     6.734 r  
    GTHE4_COMMON_X0Y0                                 0.000     6.734 r  pin_hdmi_tx_clk_i_p (IN)
                         net (fo=0)                   0.000     6.734    pin_hdmi_tx_clk_i_p
    GTHE4_COMMON_X0Y0    IBUFDS_GTE4 (Prop_IBUFDS1_GTHE4_GTHE4_COMMON_I_O)
                                                      0.086     6.820 r  ibufds_inst/O
                         net (fo=5, routed)           0.020     6.840    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gtrefclk0_in[1]
    GTHE4_CHANNEL_X0Y1   GTHE4_CHANNEL (Prop_GTHE4_CHANNEL_GTREFCLK0_RXOUTCLKPCS)
                                                      0.677     7.517 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[1].GTHE4_CHANNEL_PRIM_INST/RXOUTCLKPCS
                         net (fo=15, routed)          0.274     7.791    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[1].delay_powergood_inst/GTHE4_CHANNEL_RXOUTCLKPCS[0]
    SLICE_X56Y15         FDRE                                         r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[1].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[0]/C
                         clock pessimism              0.197     7.987    
                         clock uncertainty           -0.046     7.941    
    SLICE_X56Y15         FDRE (Setup_AFF2_SLICEL_C_CE)
                                                     -0.059     7.882    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[1].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                          7.882    
                         arrival time                          -2.158    
  -------------------------------------------------------------------
                         slack                                  5.723    

Slack (MET) :             5.796ns  (required time - arrival time)
  Source:                 xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[1].delay_powergood_inst/gen_powergood_delay.int_pwr_on_fsm_reg/C
                            (rising edge-triggered cell FDCE clocked by GTHE4_CHANNEL_RXOUTCLKPCS[1]  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[1].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by GTHE4_CHANNEL_RXOUTCLKPCS[1]  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             GTHE4_CHANNEL_RXOUTCLKPCS[1]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (GTHE4_CHANNEL_RXOUTCLKPCS[1] rise@6.734ns - GTHE4_CHANNEL_RXOUTCLKPCS[1] rise@0.000ns)
  Data Path Delay:        0.638ns  (logic 0.132ns (20.676%)  route 0.506ns (79.324%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.195ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.056ns = ( 7.790 - 6.734 ) 
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.197ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GTHE4_CHANNEL_RXOUTCLKPCS[1] rise edge)
                                                      0.000     0.000 r  
    GTHE4_COMMON_X0Y0                                 0.000     0.000 r  pin_hdmi_tx_clk_i_p (IN)
                         net (fo=0)                   0.000     0.000    pin_hdmi_tx_clk_i_p
    GTHE4_COMMON_X0Y0    IBUFDS_GTE4 (Prop_IBUFDS1_GTHE4_GTHE4_COMMON_I_O)
                                                      0.152     0.152 r  ibufds_inst/O
                         net (fo=5, routed)           0.025     0.177    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gtrefclk0_in[1]
    GTHE4_CHANNEL_X0Y1   GTHE4_CHANNEL (Prop_GTHE4_CHANNEL_GTREFCLK0_RXOUTCLKPCS)
                                                      0.789     0.966 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[1].GTHE4_CHANNEL_PRIM_INST/RXOUTCLKPCS
                         net (fo=15, routed)          0.482     1.447    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[1].delay_powergood_inst/GTHE4_CHANNEL_RXOUTCLKPCS[0]
    SLICE_X57Y13         FDCE                                         r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[1].delay_powergood_inst/gen_powergood_delay.int_pwr_on_fsm_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y13         FDCE (Prop_AFF2_SLICEL_C_Q)
                                                      0.081     1.528 f  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[1].delay_powergood_inst/gen_powergood_delay.int_pwr_on_fsm_reg/Q
                         net (fo=4, routed)           0.158     1.687    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[1].delay_powergood_inst/gen_powergood_delay.int_pwr_on_fsm
    SLICE_X57Y13         LUT1 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.051     1.738 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[1].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r[4]_i_1__0/O
                         net (fo=12, routed)          0.348     2.086    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[1].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r[4]_i_1__0_n_0
    SLICE_X56Y16         FDRE                                         r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[1].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock GTHE4_CHANNEL_RXOUTCLKPCS[1] rise edge)
                                                      6.734     6.734 r  
    GTHE4_COMMON_X0Y0                                 0.000     6.734 r  pin_hdmi_tx_clk_i_p (IN)
                         net (fo=0)                   0.000     6.734    pin_hdmi_tx_clk_i_p
    GTHE4_COMMON_X0Y0    IBUFDS_GTE4 (Prop_IBUFDS1_GTHE4_GTHE4_COMMON_I_O)
                                                      0.086     6.820 r  ibufds_inst/O
                         net (fo=5, routed)           0.020     6.840    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gtrefclk0_in[1]
    GTHE4_CHANNEL_X0Y1   GTHE4_CHANNEL (Prop_GTHE4_CHANNEL_GTREFCLK0_RXOUTCLKPCS)
                                                      0.677     7.517 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[1].GTHE4_CHANNEL_PRIM_INST/RXOUTCLKPCS
                         net (fo=15, routed)          0.273     7.790    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[1].delay_powergood_inst/GTHE4_CHANNEL_RXOUTCLKPCS[0]
    SLICE_X56Y16         FDRE                                         r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[1].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[1]/C
                         clock pessimism              0.197     7.987    
                         clock uncertainty           -0.046     7.940    
    SLICE_X56Y16         FDRE (Setup_AFF2_SLICEL_C_CE)
                                                     -0.059     7.881    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[1].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                          7.881    
                         arrival time                          -2.086    
  -------------------------------------------------------------------
                         slack                                  5.796    

Slack (MET) :             5.796ns  (required time - arrival time)
  Source:                 xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[1].delay_powergood_inst/gen_powergood_delay.int_pwr_on_fsm_reg/C
                            (rising edge-triggered cell FDCE clocked by GTHE4_CHANNEL_RXOUTCLKPCS[1]  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[1].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by GTHE4_CHANNEL_RXOUTCLKPCS[1]  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             GTHE4_CHANNEL_RXOUTCLKPCS[1]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (GTHE4_CHANNEL_RXOUTCLKPCS[1] rise@6.734ns - GTHE4_CHANNEL_RXOUTCLKPCS[1] rise@0.000ns)
  Data Path Delay:        0.638ns  (logic 0.132ns (20.676%)  route 0.506ns (79.324%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.195ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.056ns = ( 7.790 - 6.734 ) 
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.197ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GTHE4_CHANNEL_RXOUTCLKPCS[1] rise edge)
                                                      0.000     0.000 r  
    GTHE4_COMMON_X0Y0                                 0.000     0.000 r  pin_hdmi_tx_clk_i_p (IN)
                         net (fo=0)                   0.000     0.000    pin_hdmi_tx_clk_i_p
    GTHE4_COMMON_X0Y0    IBUFDS_GTE4 (Prop_IBUFDS1_GTHE4_GTHE4_COMMON_I_O)
                                                      0.152     0.152 r  ibufds_inst/O
                         net (fo=5, routed)           0.025     0.177    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gtrefclk0_in[1]
    GTHE4_CHANNEL_X0Y1   GTHE4_CHANNEL (Prop_GTHE4_CHANNEL_GTREFCLK0_RXOUTCLKPCS)
                                                      0.789     0.966 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[1].GTHE4_CHANNEL_PRIM_INST/RXOUTCLKPCS
                         net (fo=15, routed)          0.482     1.447    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[1].delay_powergood_inst/GTHE4_CHANNEL_RXOUTCLKPCS[0]
    SLICE_X57Y13         FDCE                                         r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[1].delay_powergood_inst/gen_powergood_delay.int_pwr_on_fsm_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y13         FDCE (Prop_AFF2_SLICEL_C_Q)
                                                      0.081     1.528 f  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[1].delay_powergood_inst/gen_powergood_delay.int_pwr_on_fsm_reg/Q
                         net (fo=4, routed)           0.158     1.687    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[1].delay_powergood_inst/gen_powergood_delay.int_pwr_on_fsm
    SLICE_X57Y13         LUT1 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.051     1.738 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[1].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r[4]_i_1__0/O
                         net (fo=12, routed)          0.348     2.086    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[1].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r[4]_i_1__0_n_0
    SLICE_X56Y16         FDRE                                         r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[1].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock GTHE4_CHANNEL_RXOUTCLKPCS[1] rise edge)
                                                      6.734     6.734 r  
    GTHE4_COMMON_X0Y0                                 0.000     6.734 r  pin_hdmi_tx_clk_i_p (IN)
                         net (fo=0)                   0.000     6.734    pin_hdmi_tx_clk_i_p
    GTHE4_COMMON_X0Y0    IBUFDS_GTE4 (Prop_IBUFDS1_GTHE4_GTHE4_COMMON_I_O)
                                                      0.086     6.820 r  ibufds_inst/O
                         net (fo=5, routed)           0.020     6.840    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gtrefclk0_in[1]
    GTHE4_CHANNEL_X0Y1   GTHE4_CHANNEL (Prop_GTHE4_CHANNEL_GTREFCLK0_RXOUTCLKPCS)
                                                      0.677     7.517 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[1].GTHE4_CHANNEL_PRIM_INST/RXOUTCLKPCS
                         net (fo=15, routed)          0.273     7.790    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[1].delay_powergood_inst/GTHE4_CHANNEL_RXOUTCLKPCS[0]
    SLICE_X56Y16         FDRE                                         r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[1].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[2]/C
                         clock pessimism              0.197     7.987    
                         clock uncertainty           -0.046     7.940    
    SLICE_X56Y16         FDRE (Setup_BFF2_SLICEL_C_CE)
                                                     -0.059     7.881    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[1].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                          7.881    
                         arrival time                          -2.086    
  -------------------------------------------------------------------
                         slack                                  5.796    

Slack (MET) :             5.796ns  (required time - arrival time)
  Source:                 xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[1].delay_powergood_inst/gen_powergood_delay.int_pwr_on_fsm_reg/C
                            (rising edge-triggered cell FDCE clocked by GTHE4_CHANNEL_RXOUTCLKPCS[1]  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[1].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by GTHE4_CHANNEL_RXOUTCLKPCS[1]  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             GTHE4_CHANNEL_RXOUTCLKPCS[1]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (GTHE4_CHANNEL_RXOUTCLKPCS[1] rise@6.734ns - GTHE4_CHANNEL_RXOUTCLKPCS[1] rise@0.000ns)
  Data Path Delay:        0.638ns  (logic 0.132ns (20.676%)  route 0.506ns (79.324%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.195ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.056ns = ( 7.790 - 6.734 ) 
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.197ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GTHE4_CHANNEL_RXOUTCLKPCS[1] rise edge)
                                                      0.000     0.000 r  
    GTHE4_COMMON_X0Y0                                 0.000     0.000 r  pin_hdmi_tx_clk_i_p (IN)
                         net (fo=0)                   0.000     0.000    pin_hdmi_tx_clk_i_p
    GTHE4_COMMON_X0Y0    IBUFDS_GTE4 (Prop_IBUFDS1_GTHE4_GTHE4_COMMON_I_O)
                                                      0.152     0.152 r  ibufds_inst/O
                         net (fo=5, routed)           0.025     0.177    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gtrefclk0_in[1]
    GTHE4_CHANNEL_X0Y1   GTHE4_CHANNEL (Prop_GTHE4_CHANNEL_GTREFCLK0_RXOUTCLKPCS)
                                                      0.789     0.966 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[1].GTHE4_CHANNEL_PRIM_INST/RXOUTCLKPCS
                         net (fo=15, routed)          0.482     1.447    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[1].delay_powergood_inst/GTHE4_CHANNEL_RXOUTCLKPCS[0]
    SLICE_X57Y13         FDCE                                         r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[1].delay_powergood_inst/gen_powergood_delay.int_pwr_on_fsm_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y13         FDCE (Prop_AFF2_SLICEL_C_Q)
                                                      0.081     1.528 f  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[1].delay_powergood_inst/gen_powergood_delay.int_pwr_on_fsm_reg/Q
                         net (fo=4, routed)           0.158     1.687    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[1].delay_powergood_inst/gen_powergood_delay.int_pwr_on_fsm
    SLICE_X57Y13         LUT1 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.051     1.738 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[1].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r[4]_i_1__0/O
                         net (fo=12, routed)          0.348     2.086    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[1].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r[4]_i_1__0_n_0
    SLICE_X56Y16         FDRE                                         r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[1].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock GTHE4_CHANNEL_RXOUTCLKPCS[1] rise edge)
                                                      6.734     6.734 r  
    GTHE4_COMMON_X0Y0                                 0.000     6.734 r  pin_hdmi_tx_clk_i_p (IN)
                         net (fo=0)                   0.000     6.734    pin_hdmi_tx_clk_i_p
    GTHE4_COMMON_X0Y0    IBUFDS_GTE4 (Prop_IBUFDS1_GTHE4_GTHE4_COMMON_I_O)
                                                      0.086     6.820 r  ibufds_inst/O
                         net (fo=5, routed)           0.020     6.840    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gtrefclk0_in[1]
    GTHE4_CHANNEL_X0Y1   GTHE4_CHANNEL (Prop_GTHE4_CHANNEL_GTREFCLK0_RXOUTCLKPCS)
                                                      0.677     7.517 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[1].GTHE4_CHANNEL_PRIM_INST/RXOUTCLKPCS
                         net (fo=15, routed)          0.273     7.790    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[1].delay_powergood_inst/GTHE4_CHANNEL_RXOUTCLKPCS[0]
    SLICE_X56Y16         FDRE                                         r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[1].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[3]/C
                         clock pessimism              0.197     7.987    
                         clock uncertainty           -0.046     7.940    
    SLICE_X56Y16         FDRE (Setup_CFF2_SLICEL_C_CE)
                                                     -0.059     7.881    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[1].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                          7.881    
                         arrival time                          -2.086    
  -------------------------------------------------------------------
                         slack                                  5.796    

Slack (MET) :             5.796ns  (required time - arrival time)
  Source:                 xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[1].delay_powergood_inst/gen_powergood_delay.int_pwr_on_fsm_reg/C
                            (rising edge-triggered cell FDCE clocked by GTHE4_CHANNEL_RXOUTCLKPCS[1]  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[1].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by GTHE4_CHANNEL_RXOUTCLKPCS[1]  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             GTHE4_CHANNEL_RXOUTCLKPCS[1]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (GTHE4_CHANNEL_RXOUTCLKPCS[1] rise@6.734ns - GTHE4_CHANNEL_RXOUTCLKPCS[1] rise@0.000ns)
  Data Path Delay:        0.638ns  (logic 0.132ns (20.676%)  route 0.506ns (79.324%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.195ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.056ns = ( 7.790 - 6.734 ) 
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.197ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GTHE4_CHANNEL_RXOUTCLKPCS[1] rise edge)
                                                      0.000     0.000 r  
    GTHE4_COMMON_X0Y0                                 0.000     0.000 r  pin_hdmi_tx_clk_i_p (IN)
                         net (fo=0)                   0.000     0.000    pin_hdmi_tx_clk_i_p
    GTHE4_COMMON_X0Y0    IBUFDS_GTE4 (Prop_IBUFDS1_GTHE4_GTHE4_COMMON_I_O)
                                                      0.152     0.152 r  ibufds_inst/O
                         net (fo=5, routed)           0.025     0.177    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gtrefclk0_in[1]
    GTHE4_CHANNEL_X0Y1   GTHE4_CHANNEL (Prop_GTHE4_CHANNEL_GTREFCLK0_RXOUTCLKPCS)
                                                      0.789     0.966 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[1].GTHE4_CHANNEL_PRIM_INST/RXOUTCLKPCS
                         net (fo=15, routed)          0.482     1.447    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[1].delay_powergood_inst/GTHE4_CHANNEL_RXOUTCLKPCS[0]
    SLICE_X57Y13         FDCE                                         r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[1].delay_powergood_inst/gen_powergood_delay.int_pwr_on_fsm_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y13         FDCE (Prop_AFF2_SLICEL_C_Q)
                                                      0.081     1.528 f  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[1].delay_powergood_inst/gen_powergood_delay.int_pwr_on_fsm_reg/Q
                         net (fo=4, routed)           0.158     1.687    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[1].delay_powergood_inst/gen_powergood_delay.int_pwr_on_fsm
    SLICE_X57Y13         LUT1 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.051     1.738 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[1].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r[4]_i_1__0/O
                         net (fo=12, routed)          0.348     2.086    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[1].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r[4]_i_1__0_n_0
    SLICE_X56Y16         FDRE                                         r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[1].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock GTHE4_CHANNEL_RXOUTCLKPCS[1] rise edge)
                                                      6.734     6.734 r  
    GTHE4_COMMON_X0Y0                                 0.000     6.734 r  pin_hdmi_tx_clk_i_p (IN)
                         net (fo=0)                   0.000     6.734    pin_hdmi_tx_clk_i_p
    GTHE4_COMMON_X0Y0    IBUFDS_GTE4 (Prop_IBUFDS1_GTHE4_GTHE4_COMMON_I_O)
                                                      0.086     6.820 r  ibufds_inst/O
                         net (fo=5, routed)           0.020     6.840    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gtrefclk0_in[1]
    GTHE4_CHANNEL_X0Y1   GTHE4_CHANNEL (Prop_GTHE4_CHANNEL_GTREFCLK0_RXOUTCLKPCS)
                                                      0.677     7.517 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[1].GTHE4_CHANNEL_PRIM_INST/RXOUTCLKPCS
                         net (fo=15, routed)          0.273     7.790    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[1].delay_powergood_inst/GTHE4_CHANNEL_RXOUTCLKPCS[0]
    SLICE_X56Y16         FDRE                                         r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[1].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[4]/C
                         clock pessimism              0.197     7.987    
                         clock uncertainty           -0.046     7.940    
    SLICE_X56Y16         FDRE (Setup_DFF2_SLICEL_C_CE)
                                                     -0.059     7.881    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[1].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[4]
  -------------------------------------------------------------------
                         required time                          7.881    
                         arrival time                          -2.086    
  -------------------------------------------------------------------
                         slack                                  5.796    

Slack (MET) :             5.913ns  (required time - arrival time)
  Source:                 xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[1].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by GTHE4_CHANNEL_RXOUTCLKPCS[1]  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[1].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by GTHE4_CHANNEL_RXOUTCLKPCS[1]  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             GTHE4_CHANNEL_RXOUTCLKPCS[1]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (GTHE4_CHANNEL_RXOUTCLKPCS[1] rise@6.734ns - GTHE4_CHANNEL_RXOUTCLKPCS[1] rise@0.000ns)
  Data Path Delay:        0.499ns  (logic 0.081ns (16.243%)  route 0.418ns (83.757%))
  Logic Levels:           0  
  Clock Path Skew:        -0.202ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.056ns = ( 7.790 - 6.734 ) 
    Source Clock Delay      (SCD):    1.454ns
    Clock Pessimism Removal (CPR):    0.197ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GTHE4_CHANNEL_RXOUTCLKPCS[1] rise edge)
                                                      0.000     0.000 r  
    GTHE4_COMMON_X0Y0                                 0.000     0.000 r  pin_hdmi_tx_clk_i_p (IN)
                         net (fo=0)                   0.000     0.000    pin_hdmi_tx_clk_i_p
    GTHE4_COMMON_X0Y0    IBUFDS_GTE4 (Prop_IBUFDS1_GTHE4_GTHE4_COMMON_I_O)
                                                      0.152     0.152 r  ibufds_inst/O
                         net (fo=5, routed)           0.025     0.177    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gtrefclk0_in[1]
    GTHE4_CHANNEL_X0Y1   GTHE4_CHANNEL (Prop_GTHE4_CHANNEL_GTREFCLK0_RXOUTCLKPCS)
                                                      0.789     0.966 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[1].GTHE4_CHANNEL_PRIM_INST/RXOUTCLKPCS
                         net (fo=15, routed)          0.489     1.454    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[1].delay_powergood_inst/GTHE4_CHANNEL_RXOUTCLKPCS[0]
    SLICE_X56Y14         FDCE                                         r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[1].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y14         FDCE (Prop_EFF2_SLICEL_C_Q)
                                                      0.081     1.535 f  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[1].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[4]/Q
                         net (fo=9, routed)           0.418     1.953    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[1].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r[4]
    SLICE_X56Y16         FDRE                                         r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[1].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[1]/R  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock GTHE4_CHANNEL_RXOUTCLKPCS[1] rise edge)
                                                      6.734     6.734 r  
    GTHE4_COMMON_X0Y0                                 0.000     6.734 r  pin_hdmi_tx_clk_i_p (IN)
                         net (fo=0)                   0.000     6.734    pin_hdmi_tx_clk_i_p
    GTHE4_COMMON_X0Y0    IBUFDS_GTE4 (Prop_IBUFDS1_GTHE4_GTHE4_COMMON_I_O)
                                                      0.086     6.820 r  ibufds_inst/O
                         net (fo=5, routed)           0.020     6.840    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gtrefclk0_in[1]
    GTHE4_CHANNEL_X0Y1   GTHE4_CHANNEL (Prop_GTHE4_CHANNEL_GTREFCLK0_RXOUTCLKPCS)
                                                      0.677     7.517 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[1].GTHE4_CHANNEL_PRIM_INST/RXOUTCLKPCS
                         net (fo=15, routed)          0.273     7.790    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[1].delay_powergood_inst/GTHE4_CHANNEL_RXOUTCLKPCS[0]
    SLICE_X56Y16         FDRE                                         r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[1].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[1]/C
                         clock pessimism              0.197     7.987    
                         clock uncertainty           -0.046     7.940    
    SLICE_X56Y16         FDRE (Setup_AFF2_SLICEL_C_R)
                                                     -0.074     7.866    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[1].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                          7.866    
                         arrival time                          -1.953    
  -------------------------------------------------------------------
                         slack                                  5.913    

Slack (MET) :             5.913ns  (required time - arrival time)
  Source:                 xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[1].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by GTHE4_CHANNEL_RXOUTCLKPCS[1]  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[1].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by GTHE4_CHANNEL_RXOUTCLKPCS[1]  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             GTHE4_CHANNEL_RXOUTCLKPCS[1]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (GTHE4_CHANNEL_RXOUTCLKPCS[1] rise@6.734ns - GTHE4_CHANNEL_RXOUTCLKPCS[1] rise@0.000ns)
  Data Path Delay:        0.499ns  (logic 0.081ns (16.243%)  route 0.418ns (83.757%))
  Logic Levels:           0  
  Clock Path Skew:        -0.202ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.056ns = ( 7.790 - 6.734 ) 
    Source Clock Delay      (SCD):    1.454ns
    Clock Pessimism Removal (CPR):    0.197ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GTHE4_CHANNEL_RXOUTCLKPCS[1] rise edge)
                                                      0.000     0.000 r  
    GTHE4_COMMON_X0Y0                                 0.000     0.000 r  pin_hdmi_tx_clk_i_p (IN)
                         net (fo=0)                   0.000     0.000    pin_hdmi_tx_clk_i_p
    GTHE4_COMMON_X0Y0    IBUFDS_GTE4 (Prop_IBUFDS1_GTHE4_GTHE4_COMMON_I_O)
                                                      0.152     0.152 r  ibufds_inst/O
                         net (fo=5, routed)           0.025     0.177    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gtrefclk0_in[1]
    GTHE4_CHANNEL_X0Y1   GTHE4_CHANNEL (Prop_GTHE4_CHANNEL_GTREFCLK0_RXOUTCLKPCS)
                                                      0.789     0.966 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[1].GTHE4_CHANNEL_PRIM_INST/RXOUTCLKPCS
                         net (fo=15, routed)          0.489     1.454    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[1].delay_powergood_inst/GTHE4_CHANNEL_RXOUTCLKPCS[0]
    SLICE_X56Y14         FDCE                                         r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[1].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y14         FDCE (Prop_EFF2_SLICEL_C_Q)
                                                      0.081     1.535 f  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[1].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[4]/Q
                         net (fo=9, routed)           0.418     1.953    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[1].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r[4]
    SLICE_X56Y16         FDRE                                         r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[1].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[2]/R  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock GTHE4_CHANNEL_RXOUTCLKPCS[1] rise edge)
                                                      6.734     6.734 r  
    GTHE4_COMMON_X0Y0                                 0.000     6.734 r  pin_hdmi_tx_clk_i_p (IN)
                         net (fo=0)                   0.000     6.734    pin_hdmi_tx_clk_i_p
    GTHE4_COMMON_X0Y0    IBUFDS_GTE4 (Prop_IBUFDS1_GTHE4_GTHE4_COMMON_I_O)
                                                      0.086     6.820 r  ibufds_inst/O
                         net (fo=5, routed)           0.020     6.840    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gtrefclk0_in[1]
    GTHE4_CHANNEL_X0Y1   GTHE4_CHANNEL (Prop_GTHE4_CHANNEL_GTREFCLK0_RXOUTCLKPCS)
                                                      0.677     7.517 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[1].GTHE4_CHANNEL_PRIM_INST/RXOUTCLKPCS
                         net (fo=15, routed)          0.273     7.790    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[1].delay_powergood_inst/GTHE4_CHANNEL_RXOUTCLKPCS[0]
    SLICE_X56Y16         FDRE                                         r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[1].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[2]/C
                         clock pessimism              0.197     7.987    
                         clock uncertainty           -0.046     7.940    
    SLICE_X56Y16         FDRE (Setup_BFF2_SLICEL_C_R)
                                                     -0.074     7.866    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[1].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                          7.866    
                         arrival time                          -1.953    
  -------------------------------------------------------------------
                         slack                                  5.913    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.029ns  (arrival time - required time)
  Source:                 xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[1].delay_powergood_inst/gen_powergood_delay.int_pwr_on_fsm_reg/C
                            (rising edge-triggered cell FDCE clocked by GTHE4_CHANNEL_RXOUTCLKPCS[1]  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[1].delay_powergood_inst/gen_powergood_delay.pwr_on_fsm_reg/D
                            (rising edge-triggered cell FDRE clocked by GTHE4_CHANNEL_RXOUTCLKPCS[1]  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             GTHE4_CHANNEL_RXOUTCLKPCS[1]
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (GTHE4_CHANNEL_RXOUTCLKPCS[1] rise@0.000ns - GTHE4_CHANNEL_RXOUTCLKPCS[1] rise@0.000ns)
  Data Path Delay:        0.202ns  (logic 0.060ns (29.636%)  route 0.142ns (70.364%))
  Logic Levels:           0  
  Clock Path Skew:        0.112ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.449ns
    Source Clock Delay      (SCD):    1.097ns
    Clock Pessimism Removal (CPR):    0.241ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GTHE4_CHANNEL_RXOUTCLKPCS[1] rise edge)
                                                      0.000     0.000 r  
    GTHE4_COMMON_X0Y0                                 0.000     0.000 r  pin_hdmi_tx_clk_i_p (IN)
                         net (fo=0)                   0.000     0.000    pin_hdmi_tx_clk_i_p
    GTHE4_COMMON_X0Y0    IBUFDS_GTE4 (Prop_IBUFDS1_GTHE4_GTHE4_COMMON_I_O)
                                                      0.086     0.086 r  ibufds_inst/O
                         net (fo=5, routed)           0.020     0.106    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gtrefclk0_in[1]
    GTHE4_CHANNEL_X0Y1   GTHE4_CHANNEL (Prop_GTHE4_CHANNEL_GTREFCLK0_RXOUTCLKPCS)
                                                      0.677     0.783 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[1].GTHE4_CHANNEL_PRIM_INST/RXOUTCLKPCS
                         net (fo=15, routed)          0.314     1.097    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[1].delay_powergood_inst/GTHE4_CHANNEL_RXOUTCLKPCS[0]
    SLICE_X57Y13         FDCE                                         r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[1].delay_powergood_inst/gen_powergood_delay.int_pwr_on_fsm_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y13         FDCE (Prop_AFF2_SLICEL_C_Q)
                                                      0.060     1.157 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[1].delay_powergood_inst/gen_powergood_delay.int_pwr_on_fsm_reg/Q
                         net (fo=4, routed)           0.142     1.299    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[1].delay_powergood_inst/gen_powergood_delay.int_pwr_on_fsm
    SLICE_X57Y14         FDRE                                         r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[1].delay_powergood_inst/gen_powergood_delay.pwr_on_fsm_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock GTHE4_CHANNEL_RXOUTCLKPCS[1] rise edge)
                                                      0.000     0.000 r  
    GTHE4_COMMON_X0Y0                                 0.000     0.000 r  pin_hdmi_tx_clk_i_p (IN)
                         net (fo=0)                   0.000     0.000    pin_hdmi_tx_clk_i_p
    GTHE4_COMMON_X0Y0    IBUFDS_GTE4 (Prop_IBUFDS1_GTHE4_GTHE4_COMMON_I_O)
                                                      0.152     0.152 r  ibufds_inst/O
                         net (fo=5, routed)           0.025     0.177    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gtrefclk0_in[1]
    GTHE4_CHANNEL_X0Y1   GTHE4_CHANNEL (Prop_GTHE4_CHANNEL_GTREFCLK0_RXOUTCLKPCS)
                                                      0.789     0.966 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[1].GTHE4_CHANNEL_PRIM_INST/RXOUTCLKPCS
                         net (fo=15, routed)          0.484     1.449    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[1].delay_powergood_inst/GTHE4_CHANNEL_RXOUTCLKPCS[0]
    SLICE_X57Y14         FDRE                                         r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[1].delay_powergood_inst/gen_powergood_delay.pwr_on_fsm_reg/C
                         clock pessimism             -0.241     1.209    
    SLICE_X57Y14         FDRE (Hold_AFF2_SLICEL_C_D)
                                                      0.062     1.271    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[1].delay_powergood_inst/gen_powergood_delay.pwr_on_fsm_reg
  -------------------------------------------------------------------
                         required time                         -1.271    
                         arrival time                           1.299    
  -------------------------------------------------------------------
                         slack                                  0.029    

Slack (MET) :             0.032ns  (arrival time - required time)
  Source:                 xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[1].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by GTHE4_CHANNEL_RXOUTCLKPCS[1]  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[1].delay_powergood_inst/gen_powergood_delay.int_pwr_on_fsm_reg/D
                            (rising edge-triggered cell FDCE clocked by GTHE4_CHANNEL_RXOUTCLKPCS[1]  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             GTHE4_CHANNEL_RXOUTCLKPCS[1]
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (GTHE4_CHANNEL_RXOUTCLKPCS[1] rise@0.000ns - GTHE4_CHANNEL_RXOUTCLKPCS[1] rise@0.000ns)
  Data Path Delay:        0.287ns  (logic 0.095ns (33.101%)  route 0.192ns (66.899%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.193ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.447ns
    Source Clock Delay      (SCD):    1.058ns
    Clock Pessimism Removal (CPR):    0.197ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GTHE4_CHANNEL_RXOUTCLKPCS[1] rise edge)
                                                      0.000     0.000 r  
    GTHE4_COMMON_X0Y0                                 0.000     0.000 r  pin_hdmi_tx_clk_i_p (IN)
                         net (fo=0)                   0.000     0.000    pin_hdmi_tx_clk_i_p
    GTHE4_COMMON_X0Y0    IBUFDS_GTE4 (Prop_IBUFDS1_GTHE4_GTHE4_COMMON_I_O)
                                                      0.086     0.086 r  ibufds_inst/O
                         net (fo=5, routed)           0.020     0.106    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gtrefclk0_in[1]
    GTHE4_CHANNEL_X0Y1   GTHE4_CHANNEL (Prop_GTHE4_CHANNEL_GTREFCLK0_RXOUTCLKPCS)
                                                      0.677     0.783 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[1].GTHE4_CHANNEL_PRIM_INST/RXOUTCLKPCS
                         net (fo=15, routed)          0.275     1.058    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[1].delay_powergood_inst/GTHE4_CHANNEL_RXOUTCLKPCS[0]
    SLICE_X56Y16         FDRE                                         r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[1].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y16         FDRE (Prop_GFF2_SLICEL_C_Q)
                                                      0.060     1.118 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[1].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[7]/Q
                         net (fo=1, routed)           0.124     1.242    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[1].delay_powergood_inst/gen_powergood_delay.wait_cnt[7]
    SLICE_X57Y13         LUT2 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.035     1.277 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[1].delay_powergood_inst/gen_powergood_delay.int_pwr_on_fsm_i_1__0/O
                         net (fo=1, routed)           0.068     1.345    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[1].delay_powergood_inst/gen_powergood_delay.int_pwr_on_fsm_i_1__0_n_0
    SLICE_X57Y13         FDCE                                         r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[1].delay_powergood_inst/gen_powergood_delay.int_pwr_on_fsm_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock GTHE4_CHANNEL_RXOUTCLKPCS[1] rise edge)
                                                      0.000     0.000 r  
    GTHE4_COMMON_X0Y0                                 0.000     0.000 r  pin_hdmi_tx_clk_i_p (IN)
                         net (fo=0)                   0.000     0.000    pin_hdmi_tx_clk_i_p
    GTHE4_COMMON_X0Y0    IBUFDS_GTE4 (Prop_IBUFDS1_GTHE4_GTHE4_COMMON_I_O)
                                                      0.152     0.152 r  ibufds_inst/O
                         net (fo=5, routed)           0.025     0.177    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gtrefclk0_in[1]
    GTHE4_CHANNEL_X0Y1   GTHE4_CHANNEL (Prop_GTHE4_CHANNEL_GTREFCLK0_RXOUTCLKPCS)
                                                      0.789     0.966 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[1].GTHE4_CHANNEL_PRIM_INST/RXOUTCLKPCS
                         net (fo=15, routed)          0.482     1.447    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[1].delay_powergood_inst/GTHE4_CHANNEL_RXOUTCLKPCS[0]
    SLICE_X57Y13         FDCE                                         r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[1].delay_powergood_inst/gen_powergood_delay.int_pwr_on_fsm_reg/C
                         clock pessimism             -0.197     1.251    
    SLICE_X57Y13         FDCE (Hold_AFF2_SLICEL_C_D)
                                                      0.062     1.313    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[1].delay_powergood_inst/gen_powergood_delay.int_pwr_on_fsm_reg
  -------------------------------------------------------------------
                         required time                         -1.313    
                         arrival time                           1.345    
  -------------------------------------------------------------------
                         slack                                  0.032    

Slack (MET) :             0.085ns  (arrival time - required time)
  Source:                 xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[1].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by GTHE4_CHANNEL_RXOUTCLKPCS[1]  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[1].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by GTHE4_CHANNEL_RXOUTCLKPCS[1]  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             GTHE4_CHANNEL_RXOUTCLKPCS[1]
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (GTHE4_CHANNEL_RXOUTCLKPCS[1] rise@0.000ns - GTHE4_CHANNEL_RXOUTCLKPCS[1] rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.060ns (20.270%)  route 0.236ns (79.730%))
  Logic Levels:           0  
  Clock Path Skew:        0.149ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.402ns
    Source Clock Delay      (SCD):    1.057ns
    Clock Pessimism Removal (CPR):    0.197ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GTHE4_CHANNEL_RXOUTCLKPCS[1] rise edge)
                                                      0.000     0.000 r  
    GTHE4_COMMON_X0Y0                                 0.000     0.000 r  pin_hdmi_tx_clk_i_p (IN)
                         net (fo=0)                   0.000     0.000    pin_hdmi_tx_clk_i_p
    GTHE4_COMMON_X0Y0    IBUFDS_GTE4 (Prop_IBUFDS1_GTHE4_GTHE4_COMMON_I_O)
                                                      0.086     0.086 r  ibufds_inst/O
                         net (fo=5, routed)           0.020     0.106    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gtrefclk0_in[1]
    GTHE4_CHANNEL_X0Y1   GTHE4_CHANNEL (Prop_GTHE4_CHANNEL_GTREFCLK0_RXOUTCLKPCS)
                                                      0.677     0.783 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[1].GTHE4_CHANNEL_PRIM_INST/RXOUTCLKPCS
                         net (fo=15, routed)          0.274     1.057    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[1].delay_powergood_inst/GTHE4_CHANNEL_RXOUTCLKPCS[0]
    SLICE_X56Y15         FDRE                                         r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[1].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y15         FDRE (Prop_AFF2_SLICEL_C_Q)
                                                      0.060     1.117 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[1].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[0]/Q
                         net (fo=1, routed)           0.236     1.353    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[1].delay_powergood_inst/gen_powergood_delay.wait_cnt[0]
    SLICE_X56Y16         FDRE                                         r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[1].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock GTHE4_CHANNEL_RXOUTCLKPCS[1] rise edge)
                                                      0.000     0.000 r  
    GTHE4_COMMON_X0Y0                                 0.000     0.000 r  pin_hdmi_tx_clk_i_p (IN)
                         net (fo=0)                   0.000     0.000    pin_hdmi_tx_clk_i_p
    GTHE4_COMMON_X0Y0    IBUFDS_GTE4 (Prop_IBUFDS1_GTHE4_GTHE4_COMMON_I_O)
                                                      0.152     0.152 r  ibufds_inst/O
                         net (fo=5, routed)           0.025     0.177    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gtrefclk0_in[1]
    GTHE4_CHANNEL_X0Y1   GTHE4_CHANNEL (Prop_GTHE4_CHANNEL_GTREFCLK0_RXOUTCLKPCS)
                                                      0.789     0.966 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[1].GTHE4_CHANNEL_PRIM_INST/RXOUTCLKPCS
                         net (fo=15, routed)          0.437     1.402    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[1].delay_powergood_inst/GTHE4_CHANNEL_RXOUTCLKPCS[0]
    SLICE_X56Y16         FDRE                                         r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[1].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[1]/C
                         clock pessimism             -0.197     1.206    
    SLICE_X56Y16         FDRE (Hold_AFF2_SLICEL_C_D)
                                                      0.062     1.268    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[1].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.268    
                         arrival time                           1.353    
  -------------------------------------------------------------------
                         slack                                  0.085    

Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[1].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by GTHE4_CHANNEL_RXOUTCLKPCS[1]  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[1].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by GTHE4_CHANNEL_RXOUTCLKPCS[1]  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             GTHE4_CHANNEL_RXOUTCLKPCS[1]
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (GTHE4_CHANNEL_RXOUTCLKPCS[1] rise@0.000ns - GTHE4_CHANNEL_RXOUTCLKPCS[1] rise@0.000ns)
  Data Path Delay:        0.281ns  (logic 0.060ns (21.336%)  route 0.221ns (78.664%))
  Logic Levels:           0  
  Clock Path Skew:        0.115ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.387ns
    Source Clock Delay      (SCD):    1.075ns
    Clock Pessimism Removal (CPR):    0.197ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GTHE4_CHANNEL_RXOUTCLKPCS[1] rise edge)
                                                      0.000     0.000 r  
    GTHE4_COMMON_X0Y0                                 0.000     0.000 r  pin_hdmi_tx_clk_i_p (IN)
                         net (fo=0)                   0.000     0.000    pin_hdmi_tx_clk_i_p
    GTHE4_COMMON_X0Y0    IBUFDS_GTE4 (Prop_IBUFDS1_GTHE4_GTHE4_COMMON_I_O)
                                                      0.086     0.086 r  ibufds_inst/O
                         net (fo=5, routed)           0.020     0.106    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gtrefclk0_in[1]
    GTHE4_CHANNEL_X0Y1   GTHE4_CHANNEL (Prop_GTHE4_CHANNEL_GTREFCLK0_RXOUTCLKPCS)
                                                      0.677     0.783 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[1].GTHE4_CHANNEL_PRIM_INST/RXOUTCLKPCS
                         net (fo=15, routed)          0.292     1.075    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[1].delay_powergood_inst/GTHE4_CHANNEL_RXOUTCLKPCS[0]
    SLICE_X56Y14         FDCE                                         r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[1].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y14         FDCE (Prop_EFF2_SLICEL_C_Q)
                                                      0.060     1.135 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[1].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[4]/Q
                         net (fo=9, routed)           0.221     1.356    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[1].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r[4]
    SLICE_X56Y15         FDRE                                         r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[1].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock GTHE4_CHANNEL_RXOUTCLKPCS[1] rise edge)
                                                      0.000     0.000 r  
    GTHE4_COMMON_X0Y0                                 0.000     0.000 r  pin_hdmi_tx_clk_i_p (IN)
                         net (fo=0)                   0.000     0.000    pin_hdmi_tx_clk_i_p
    GTHE4_COMMON_X0Y0    IBUFDS_GTE4 (Prop_IBUFDS1_GTHE4_GTHE4_COMMON_I_O)
                                                      0.152     0.152 r  ibufds_inst/O
                         net (fo=5, routed)           0.025     0.177    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gtrefclk0_in[1]
    GTHE4_CHANNEL_X0Y1   GTHE4_CHANNEL (Prop_GTHE4_CHANNEL_GTREFCLK0_RXOUTCLKPCS)
                                                      0.789     0.966 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[1].GTHE4_CHANNEL_PRIM_INST/RXOUTCLKPCS
                         net (fo=15, routed)          0.421     1.387    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[1].delay_powergood_inst/GTHE4_CHANNEL_RXOUTCLKPCS[0]
    SLICE_X56Y15         FDRE                                         r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[1].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[0]/C
                         clock pessimism             -0.197     1.190    
    SLICE_X56Y15         FDRE (Hold_AFF2_SLICEL_C_D)
                                                      0.062     1.252    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[1].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.252    
                         arrival time                           1.356    
  -------------------------------------------------------------------
                         slack                                  0.104    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[1].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by GTHE4_CHANNEL_RXOUTCLKPCS[1]  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[1].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by GTHE4_CHANNEL_RXOUTCLKPCS[1]  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             GTHE4_CHANNEL_RXOUTCLKPCS[1]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (GTHE4_CHANNEL_RXOUTCLKPCS[1] rise@0.000ns - GTHE4_CHANNEL_RXOUTCLKPCS[1] rise@0.000ns)
  Data Path Delay:        0.171ns  (logic 0.041ns (23.977%)  route 0.130ns (76.023%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.942ns
    Source Clock Delay      (SCD):    0.754ns
    Clock Pessimism Removal (CPR):    0.172ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GTHE4_CHANNEL_RXOUTCLKPCS[1] rise edge)
                                                      0.000     0.000 r  
    GTHE4_COMMON_X0Y0                                 0.000     0.000 r  pin_hdmi_tx_clk_i_p (IN)
                         net (fo=0)                   0.000     0.000    pin_hdmi_tx_clk_i_p
    GTHE4_COMMON_X0Y0    IBUFDS_GTE4 (Prop_IBUFDS1_GTHE4_GTHE4_COMMON_I_O)
                                                      0.083     0.083 r  ibufds_inst/O
                         net (fo=5, routed)           0.016     0.099    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gtrefclk0_in[1]
    GTHE4_CHANNEL_X0Y1   GTHE4_CHANNEL (Prop_GTHE4_CHANNEL_GTREFCLK0_RXOUTCLKPCS)
                                                      0.441     0.540 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[1].GTHE4_CHANNEL_PRIM_INST/RXOUTCLKPCS
                         net (fo=15, routed)          0.214     0.754    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[1].delay_powergood_inst/GTHE4_CHANNEL_RXOUTCLKPCS[0]
    SLICE_X56Y14         FDCE                                         r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[1].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y14         FDCE (Prop_DFF2_SLICEL_C_Q)
                                                      0.041     0.795 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[1].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[3]/Q
                         net (fo=1, routed)           0.130     0.925    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[1].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r[3]
    SLICE_X56Y14         FDCE                                         r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[1].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock GTHE4_CHANNEL_RXOUTCLKPCS[1] rise edge)
                                                      0.000     0.000 r  
    GTHE4_COMMON_X0Y0                                 0.000     0.000 r  pin_hdmi_tx_clk_i_p (IN)
                         net (fo=0)                   0.000     0.000    pin_hdmi_tx_clk_i_p
    GTHE4_COMMON_X0Y0    IBUFDS_GTE4 (Prop_IBUFDS1_GTHE4_GTHE4_COMMON_I_O)
                                                      0.127     0.127 r  ibufds_inst/O
                         net (fo=5, routed)           0.020     0.147    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gtrefclk0_in[1]
    GTHE4_CHANNEL_X0Y1   GTHE4_CHANNEL (Prop_GTHE4_CHANNEL_GTREFCLK0_RXOUTCLKPCS)
                                                      0.513     0.660 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[1].GTHE4_CHANNEL_PRIM_INST/RXOUTCLKPCS
                         net (fo=15, routed)          0.282     0.942    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[1].delay_powergood_inst/GTHE4_CHANNEL_RXOUTCLKPCS[0]
    SLICE_X56Y14         FDCE                                         r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[1].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[4]/C
                         clock pessimism             -0.172     0.770    
    SLICE_X56Y14         FDCE (Hold_EFF2_SLICEL_C_D)
                                                      0.047     0.817    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[1].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.817    
                         arrival time                           0.925    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.109ns  (arrival time - required time)
  Source:                 xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[1].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by GTHE4_CHANNEL_RXOUTCLKPCS[1]  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[1].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by GTHE4_CHANNEL_RXOUTCLKPCS[1]  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             GTHE4_CHANNEL_RXOUTCLKPCS[1]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (GTHE4_CHANNEL_RXOUTCLKPCS[1] rise@0.000ns - GTHE4_CHANNEL_RXOUTCLKPCS[1] rise@0.000ns)
  Data Path Delay:        0.171ns  (logic 0.041ns (23.977%)  route 0.130ns (76.023%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.921ns
    Source Clock Delay      (SCD):    0.738ns
    Clock Pessimism Removal (CPR):    0.168ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GTHE4_CHANNEL_RXOUTCLKPCS[1] rise edge)
                                                      0.000     0.000 r  
    GTHE4_COMMON_X0Y0                                 0.000     0.000 r  pin_hdmi_tx_clk_i_p (IN)
                         net (fo=0)                   0.000     0.000    pin_hdmi_tx_clk_i_p
    GTHE4_COMMON_X0Y0    IBUFDS_GTE4 (Prop_IBUFDS1_GTHE4_GTHE4_COMMON_I_O)
                                                      0.083     0.083 r  ibufds_inst/O
                         net (fo=5, routed)           0.016     0.099    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gtrefclk0_in[1]
    GTHE4_CHANNEL_X0Y1   GTHE4_CHANNEL (Prop_GTHE4_CHANNEL_GTREFCLK0_RXOUTCLKPCS)
                                                      0.441     0.540 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[1].GTHE4_CHANNEL_PRIM_INST/RXOUTCLKPCS
                         net (fo=15, routed)          0.198     0.738    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[1].delay_powergood_inst/GTHE4_CHANNEL_RXOUTCLKPCS[0]
    SLICE_X56Y16         FDRE                                         r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[1].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y16         FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.041     0.779 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[1].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[4]/Q
                         net (fo=1, routed)           0.130     0.909    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[1].delay_powergood_inst/gen_powergood_delay.wait_cnt[4]
    SLICE_X56Y16         FDRE                                         r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[1].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock GTHE4_CHANNEL_RXOUTCLKPCS[1] rise edge)
                                                      0.000     0.000 r  
    GTHE4_COMMON_X0Y0                                 0.000     0.000 r  pin_hdmi_tx_clk_i_p (IN)
                         net (fo=0)                   0.000     0.000    pin_hdmi_tx_clk_i_p
    GTHE4_COMMON_X0Y0    IBUFDS_GTE4 (Prop_IBUFDS1_GTHE4_GTHE4_COMMON_I_O)
                                                      0.127     0.127 r  ibufds_inst/O
                         net (fo=5, routed)           0.020     0.147    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gtrefclk0_in[1]
    GTHE4_CHANNEL_X0Y1   GTHE4_CHANNEL (Prop_GTHE4_CHANNEL_GTREFCLK0_RXOUTCLKPCS)
                                                      0.513     0.660 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[1].GTHE4_CHANNEL_PRIM_INST/RXOUTCLKPCS
                         net (fo=15, routed)          0.262     0.921    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[1].delay_powergood_inst/GTHE4_CHANNEL_RXOUTCLKPCS[0]
    SLICE_X56Y16         FDRE                                         r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[1].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[5]/C
                         clock pessimism             -0.168     0.754    
    SLICE_X56Y16         FDRE (Hold_EFF2_SLICEL_C_D)
                                                      0.047     0.801    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[1].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.801    
                         arrival time                           0.909    
  -------------------------------------------------------------------
                         slack                                  0.109    

Slack (MET) :             0.116ns  (arrival time - required time)
  Source:                 xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[1].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by GTHE4_CHANNEL_RXOUTCLKPCS[1]  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[1].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by GTHE4_CHANNEL_RXOUTCLKPCS[1]  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             GTHE4_CHANNEL_RXOUTCLKPCS[1]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (GTHE4_CHANNEL_RXOUTCLKPCS[1] rise@0.000ns - GTHE4_CHANNEL_RXOUTCLKPCS[1] rise@0.000ns)
  Data Path Delay:        0.169ns  (logic 0.040ns (23.669%)  route 0.129ns (76.331%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.917ns
    Source Clock Delay      (SCD):    0.738ns
    Clock Pessimism Removal (CPR):    0.173ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GTHE4_CHANNEL_RXOUTCLKPCS[1] rise edge)
                                                      0.000     0.000 r  
    GTHE4_COMMON_X0Y0                                 0.000     0.000 r  pin_hdmi_tx_clk_i_p (IN)
                         net (fo=0)                   0.000     0.000    pin_hdmi_tx_clk_i_p
    GTHE4_COMMON_X0Y0    IBUFDS_GTE4 (Prop_IBUFDS1_GTHE4_GTHE4_COMMON_I_O)
                                                      0.083     0.083 r  ibufds_inst/O
                         net (fo=5, routed)           0.016     0.099    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gtrefclk0_in[1]
    GTHE4_CHANNEL_X0Y1   GTHE4_CHANNEL (Prop_GTHE4_CHANNEL_GTREFCLK0_RXOUTCLKPCS)
                                                      0.441     0.540 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[1].GTHE4_CHANNEL_PRIM_INST/RXOUTCLKPCS
                         net (fo=15, routed)          0.198     0.738    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[1].delay_powergood_inst/GTHE4_CHANNEL_RXOUTCLKPCS[0]
    SLICE_X56Y16         FDRE                                         r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[1].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y16         FDRE (Prop_AFF2_SLICEL_C_Q)
                                                      0.040     0.778 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[1].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[1]/Q
                         net (fo=1, routed)           0.129     0.907    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[1].delay_powergood_inst/gen_powergood_delay.wait_cnt[1]
    SLICE_X56Y16         FDRE                                         r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[1].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock GTHE4_CHANNEL_RXOUTCLKPCS[1] rise edge)
                                                      0.000     0.000 r  
    GTHE4_COMMON_X0Y0                                 0.000     0.000 r  pin_hdmi_tx_clk_i_p (IN)
                         net (fo=0)                   0.000     0.000    pin_hdmi_tx_clk_i_p
    GTHE4_COMMON_X0Y0    IBUFDS_GTE4 (Prop_IBUFDS1_GTHE4_GTHE4_COMMON_I_O)
                                                      0.127     0.127 r  ibufds_inst/O
                         net (fo=5, routed)           0.020     0.147    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gtrefclk0_in[1]
    GTHE4_CHANNEL_X0Y1   GTHE4_CHANNEL (Prop_GTHE4_CHANNEL_GTREFCLK0_RXOUTCLKPCS)
                                                      0.513     0.660 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[1].GTHE4_CHANNEL_PRIM_INST/RXOUTCLKPCS
                         net (fo=15, routed)          0.258     0.917    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[1].delay_powergood_inst/GTHE4_CHANNEL_RXOUTCLKPCS[0]
    SLICE_X56Y16         FDRE                                         r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[1].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[2]/C
                         clock pessimism             -0.173     0.744    
    SLICE_X56Y16         FDRE (Hold_BFF2_SLICEL_C_D)
                                                      0.047     0.791    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[1].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.791    
                         arrival time                           0.907    
  -------------------------------------------------------------------
                         slack                                  0.116    

Slack (MET) :             0.133ns  (arrival time - required time)
  Source:                 xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[1].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by GTHE4_CHANNEL_RXOUTCLKPCS[1]  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[1].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by GTHE4_CHANNEL_RXOUTCLKPCS[1]  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             GTHE4_CHANNEL_RXOUTCLKPCS[1]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (GTHE4_CHANNEL_RXOUTCLKPCS[1] rise@0.000ns - GTHE4_CHANNEL_RXOUTCLKPCS[1] rise@0.000ns)
  Data Path Delay:        0.186ns  (logic 0.040ns (21.505%)  route 0.146ns (78.495%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.917ns
    Source Clock Delay      (SCD):    0.738ns
    Clock Pessimism Removal (CPR):    0.173ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GTHE4_CHANNEL_RXOUTCLKPCS[1] rise edge)
                                                      0.000     0.000 r  
    GTHE4_COMMON_X0Y0                                 0.000     0.000 r  pin_hdmi_tx_clk_i_p (IN)
                         net (fo=0)                   0.000     0.000    pin_hdmi_tx_clk_i_p
    GTHE4_COMMON_X0Y0    IBUFDS_GTE4 (Prop_IBUFDS1_GTHE4_GTHE4_COMMON_I_O)
                                                      0.083     0.083 r  ibufds_inst/O
                         net (fo=5, routed)           0.016     0.099    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gtrefclk0_in[1]
    GTHE4_CHANNEL_X0Y1   GTHE4_CHANNEL (Prop_GTHE4_CHANNEL_GTREFCLK0_RXOUTCLKPCS)
                                                      0.441     0.540 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[1].GTHE4_CHANNEL_PRIM_INST/RXOUTCLKPCS
                         net (fo=15, routed)          0.198     0.738    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[1].delay_powergood_inst/GTHE4_CHANNEL_RXOUTCLKPCS[0]
    SLICE_X56Y16         FDRE                                         r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[1].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y16         FDRE (Prop_CFF2_SLICEL_C_Q)
                                                      0.040     0.778 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[1].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[3]/Q
                         net (fo=1, routed)           0.146     0.924    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[1].delay_powergood_inst/gen_powergood_delay.wait_cnt[3]
    SLICE_X56Y16         FDRE                                         r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[1].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock GTHE4_CHANNEL_RXOUTCLKPCS[1] rise edge)
                                                      0.000     0.000 r  
    GTHE4_COMMON_X0Y0                                 0.000     0.000 r  pin_hdmi_tx_clk_i_p (IN)
                         net (fo=0)                   0.000     0.000    pin_hdmi_tx_clk_i_p
    GTHE4_COMMON_X0Y0    IBUFDS_GTE4 (Prop_IBUFDS1_GTHE4_GTHE4_COMMON_I_O)
                                                      0.127     0.127 r  ibufds_inst/O
                         net (fo=5, routed)           0.020     0.147    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gtrefclk0_in[1]
    GTHE4_CHANNEL_X0Y1   GTHE4_CHANNEL (Prop_GTHE4_CHANNEL_GTREFCLK0_RXOUTCLKPCS)
                                                      0.513     0.660 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[1].GTHE4_CHANNEL_PRIM_INST/RXOUTCLKPCS
                         net (fo=15, routed)          0.258     0.917    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[1].delay_powergood_inst/GTHE4_CHANNEL_RXOUTCLKPCS[0]
    SLICE_X56Y16         FDRE                                         r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[1].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[4]/C
                         clock pessimism             -0.173     0.744    
    SLICE_X56Y16         FDRE (Hold_DFF2_SLICEL_C_D)
                                                      0.047     0.791    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[1].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.791    
                         arrival time                           0.924    
  -------------------------------------------------------------------
                         slack                                  0.133    

Slack (MET) :             0.136ns  (arrival time - required time)
  Source:                 xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[1].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by GTHE4_CHANNEL_RXOUTCLKPCS[1]  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[1].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by GTHE4_CHANNEL_RXOUTCLKPCS[1]  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             GTHE4_CHANNEL_RXOUTCLKPCS[1]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (GTHE4_CHANNEL_RXOUTCLKPCS[1] rise@0.000ns - GTHE4_CHANNEL_RXOUTCLKPCS[1] rise@0.000ns)
  Data Path Delay:        0.189ns  (logic 0.040ns (21.164%)  route 0.149ns (78.836%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.938ns
    Source Clock Delay      (SCD):    0.754ns
    Clock Pessimism Removal (CPR):    0.178ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GTHE4_CHANNEL_RXOUTCLKPCS[1] rise edge)
                                                      0.000     0.000 r  
    GTHE4_COMMON_X0Y0                                 0.000     0.000 r  pin_hdmi_tx_clk_i_p (IN)
                         net (fo=0)                   0.000     0.000    pin_hdmi_tx_clk_i_p
    GTHE4_COMMON_X0Y0    IBUFDS_GTE4 (Prop_IBUFDS1_GTHE4_GTHE4_COMMON_I_O)
                                                      0.083     0.083 r  ibufds_inst/O
                         net (fo=5, routed)           0.016     0.099    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gtrefclk0_in[1]
    GTHE4_CHANNEL_X0Y1   GTHE4_CHANNEL (Prop_GTHE4_CHANNEL_GTREFCLK0_RXOUTCLKPCS)
                                                      0.441     0.540 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[1].GTHE4_CHANNEL_PRIM_INST/RXOUTCLKPCS
                         net (fo=15, routed)          0.214     0.754    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[1].delay_powergood_inst/GTHE4_CHANNEL_RXOUTCLKPCS[0]
    SLICE_X56Y14         FDCE                                         r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[1].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y14         FDCE (Prop_CFF2_SLICEL_C_Q)
                                                      0.040     0.794 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[1].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[2]/Q
                         net (fo=1, routed)           0.149     0.943    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[1].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r[2]
    SLICE_X56Y14         FDCE                                         r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[1].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock GTHE4_CHANNEL_RXOUTCLKPCS[1] rise edge)
                                                      0.000     0.000 r  
    GTHE4_COMMON_X0Y0                                 0.000     0.000 r  pin_hdmi_tx_clk_i_p (IN)
                         net (fo=0)                   0.000     0.000    pin_hdmi_tx_clk_i_p
    GTHE4_COMMON_X0Y0    IBUFDS_GTE4 (Prop_IBUFDS1_GTHE4_GTHE4_COMMON_I_O)
                                                      0.127     0.127 r  ibufds_inst/O
                         net (fo=5, routed)           0.020     0.147    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gtrefclk0_in[1]
    GTHE4_CHANNEL_X0Y1   GTHE4_CHANNEL (Prop_GTHE4_CHANNEL_GTREFCLK0_RXOUTCLKPCS)
                                                      0.513     0.660 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[1].GTHE4_CHANNEL_PRIM_INST/RXOUTCLKPCS
                         net (fo=15, routed)          0.278     0.938    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[1].delay_powergood_inst/GTHE4_CHANNEL_RXOUTCLKPCS[0]
    SLICE_X56Y14         FDCE                                         r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[1].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[3]/C
                         clock pessimism             -0.178     0.760    
    SLICE_X56Y14         FDCE (Hold_DFF2_SLICEL_C_D)
                                                      0.047     0.807    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[1].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.807    
                         arrival time                           0.943    
  -------------------------------------------------------------------
                         slack                                  0.136    

Slack (MET) :             0.142ns  (arrival time - required time)
  Source:                 xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[1].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by GTHE4_CHANNEL_RXOUTCLKPCS[1]  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[1].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by GTHE4_CHANNEL_RXOUTCLKPCS[1]  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             GTHE4_CHANNEL_RXOUTCLKPCS[1]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (GTHE4_CHANNEL_RXOUTCLKPCS[1] rise@0.000ns - GTHE4_CHANNEL_RXOUTCLKPCS[1] rise@0.000ns)
  Data Path Delay:        0.195ns  (logic 0.040ns (20.513%)  route 0.155ns (79.487%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.938ns
    Source Clock Delay      (SCD):    0.754ns
    Clock Pessimism Removal (CPR):    0.178ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GTHE4_CHANNEL_RXOUTCLKPCS[1] rise edge)
                                                      0.000     0.000 r  
    GTHE4_COMMON_X0Y0                                 0.000     0.000 r  pin_hdmi_tx_clk_i_p (IN)
                         net (fo=0)                   0.000     0.000    pin_hdmi_tx_clk_i_p
    GTHE4_COMMON_X0Y0    IBUFDS_GTE4 (Prop_IBUFDS1_GTHE4_GTHE4_COMMON_I_O)
                                                      0.083     0.083 r  ibufds_inst/O
                         net (fo=5, routed)           0.016     0.099    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gtrefclk0_in[1]
    GTHE4_CHANNEL_X0Y1   GTHE4_CHANNEL (Prop_GTHE4_CHANNEL_GTREFCLK0_RXOUTCLKPCS)
                                                      0.441     0.540 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[1].GTHE4_CHANNEL_PRIM_INST/RXOUTCLKPCS
                         net (fo=15, routed)          0.214     0.754    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[1].delay_powergood_inst/GTHE4_CHANNEL_RXOUTCLKPCS[0]
    SLICE_X56Y14         FDCE                                         r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[1].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y14         FDCE (Prop_BFF2_SLICEL_C_Q)
                                                      0.040     0.794 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[1].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[1]/Q
                         net (fo=1, routed)           0.155     0.949    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[1].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r[1]
    SLICE_X56Y14         FDCE                                         r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[1].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock GTHE4_CHANNEL_RXOUTCLKPCS[1] rise edge)
                                                      0.000     0.000 r  
    GTHE4_COMMON_X0Y0                                 0.000     0.000 r  pin_hdmi_tx_clk_i_p (IN)
                         net (fo=0)                   0.000     0.000    pin_hdmi_tx_clk_i_p
    GTHE4_COMMON_X0Y0    IBUFDS_GTE4 (Prop_IBUFDS1_GTHE4_GTHE4_COMMON_I_O)
                                                      0.127     0.127 r  ibufds_inst/O
                         net (fo=5, routed)           0.020     0.147    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gtrefclk0_in[1]
    GTHE4_CHANNEL_X0Y1   GTHE4_CHANNEL (Prop_GTHE4_CHANNEL_GTREFCLK0_RXOUTCLKPCS)
                                                      0.513     0.660 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[1].GTHE4_CHANNEL_PRIM_INST/RXOUTCLKPCS
                         net (fo=15, routed)          0.278     0.938    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[1].delay_powergood_inst/GTHE4_CHANNEL_RXOUTCLKPCS[0]
    SLICE_X56Y14         FDCE                                         r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[1].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[2]/C
                         clock pessimism             -0.178     0.760    
    SLICE_X56Y14         FDCE (Hold_CFF2_SLICEL_C_D)
                                                      0.047     0.807    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[1].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.807    
                         arrival time                           0.949    
  -------------------------------------------------------------------
                         slack                                  0.142    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         GTHE4_CHANNEL_RXOUTCLKPCS[1]
Waveform(ns):       { 0.000 3.367 }
Period(ns):         6.734
Sources:            { xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[1].GTHE4_CHANNEL_PRIM_INST/RXOUTCLKPCS }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     FDCE/C   n/a            0.550         6.734       6.184      SLICE_X57Y13  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[1].delay_powergood_inst/gen_powergood_delay.int_pwr_on_fsm_reg/C
Min Period        n/a     FDCE/C   n/a            0.550         6.734       6.184      SLICE_X56Y14  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[1].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[0]/C
Min Period        n/a     FDCE/C   n/a            0.550         6.734       6.184      SLICE_X56Y14  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[1].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[1]/C
Min Period        n/a     FDCE/C   n/a            0.550         6.734       6.184      SLICE_X56Y14  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[1].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[2]/C
Min Period        n/a     FDCE/C   n/a            0.550         6.734       6.184      SLICE_X56Y14  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[1].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[3]/C
Min Period        n/a     FDCE/C   n/a            0.550         6.734       6.184      SLICE_X56Y14  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[1].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[4]/C
Min Period        n/a     FDRE/C   n/a            0.550         6.734       6.184      SLICE_X57Y14  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[1].delay_powergood_inst/gen_powergood_delay.pwr_on_fsm_reg/C
Min Period        n/a     FDRE/C   n/a            0.550         6.734       6.184      SLICE_X56Y15  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[1].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[0]/C
Min Period        n/a     FDRE/C   n/a            0.550         6.734       6.184      SLICE_X56Y16  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[1].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[1]/C
Min Period        n/a     FDRE/C   n/a            0.550         6.734       6.184      SLICE_X56Y16  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[1].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[2]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.275         3.367       3.092      SLICE_X57Y13  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[1].delay_powergood_inst/gen_powergood_delay.int_pwr_on_fsm_reg/C
Low Pulse Width   Fast    FDCE/C   n/a            0.275         3.367       3.092      SLICE_X57Y13  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[1].delay_powergood_inst/gen_powergood_delay.int_pwr_on_fsm_reg/C
Low Pulse Width   Slow    FDCE/C   n/a            0.275         3.367       3.092      SLICE_X56Y14  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[1].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.275         3.367       3.092      SLICE_X56Y14  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[1].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.275         3.367       3.092      SLICE_X56Y14  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[1].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[1]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.275         3.367       3.092      SLICE_X56Y14  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[1].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[1]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.275         3.367       3.092      SLICE_X56Y14  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[1].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[2]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.275         3.367       3.092      SLICE_X56Y14  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[1].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[2]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.275         3.367       3.092      SLICE_X56Y14  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[1].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[3]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.275         3.367       3.092      SLICE_X56Y14  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[1].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[3]/C
High Pulse Width  Slow    FDCE/C   n/a            0.275         3.367       3.092      SLICE_X57Y13  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[1].delay_powergood_inst/gen_powergood_delay.int_pwr_on_fsm_reg/C
High Pulse Width  Fast    FDCE/C   n/a            0.275         3.367       3.092      SLICE_X57Y13  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[1].delay_powergood_inst/gen_powergood_delay.int_pwr_on_fsm_reg/C
High Pulse Width  Slow    FDCE/C   n/a            0.275         3.367       3.092      SLICE_X56Y14  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[1].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.275         3.367       3.092      SLICE_X56Y14  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[1].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.275         3.367       3.092      SLICE_X56Y14  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[1].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[1]/C
High Pulse Width  Fast    FDCE/C   n/a            0.275         3.367       3.092      SLICE_X56Y14  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[1].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[1]/C
High Pulse Width  Slow    FDCE/C   n/a            0.275         3.367       3.092      SLICE_X56Y14  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[1].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[2]/C
High Pulse Width  Fast    FDCE/C   n/a            0.275         3.367       3.092      SLICE_X56Y14  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[1].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[2]/C
High Pulse Width  Slow    FDCE/C   n/a            0.275         3.367       3.092      SLICE_X56Y14  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[1].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[3]/C
High Pulse Width  Fast    FDCE/C   n/a            0.275         3.367       3.092      SLICE_X56Y14  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[1].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[3]/C



---------------------------------------------------------------------------------------------------
From Clock:  GTHE4_CHANNEL_RXOUTCLKPCS[2]
  To Clock:  GTHE4_CHANNEL_RXOUTCLKPCS[2]

Setup :            0  Failing Endpoints,  Worst Slack        5.758ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.099ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.092ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.758ns  (required time - arrival time)
  Source:                 xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[2].delay_powergood_inst/gen_powergood_delay.int_pwr_on_fsm_reg/C
                            (rising edge-triggered cell FDCE clocked by GTHE4_CHANNEL_RXOUTCLKPCS[2]  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[2].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by GTHE4_CHANNEL_RXOUTCLKPCS[2]  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             GTHE4_CHANNEL_RXOUTCLKPCS[2]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (GTHE4_CHANNEL_RXOUTCLKPCS[2] rise@6.734ns - GTHE4_CHANNEL_RXOUTCLKPCS[2] rise@0.000ns)
  Data Path Delay:        0.690ns  (logic 0.116ns (16.810%)  route 0.574ns (83.190%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.180ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.077ns = ( 7.811 - 6.734 ) 
    Source Clock Delay      (SCD):    1.449ns
    Clock Pessimism Removal (CPR):    0.192ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GTHE4_CHANNEL_RXOUTCLKPCS[2] rise edge)
                                                      0.000     0.000 r  
    GTHE4_COMMON_X0Y0                                 0.000     0.000 r  pin_hdmi_tx_clk_i_p (IN)
                         net (fo=0)                   0.000     0.000    pin_hdmi_tx_clk_i_p
    GTHE4_COMMON_X0Y0    IBUFDS_GTE4 (Prop_IBUFDS1_GTHE4_GTHE4_COMMON_I_O)
                                                      0.152     0.152 r  ibufds_inst/O
                         net (fo=5, routed)           0.012     0.164    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gtrefclk0_in[2]
    GTHE4_CHANNEL_X0Y2   GTHE4_CHANNEL (Prop_GTHE4_CHANNEL_GTREFCLK0_RXOUTCLKPCS)
                                                      0.789     0.953 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[2].GTHE4_CHANNEL_PRIM_INST/RXOUTCLKPCS
                         net (fo=15, routed)          0.496     1.449    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[2].delay_powergood_inst/GTHE4_CHANNEL_RXOUTCLKPCS[0]
    SLICE_X60Y18         FDCE                                         r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[2].delay_powergood_inst/gen_powergood_delay.int_pwr_on_fsm_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y18         FDCE (Prop_AFF2_SLICEL_C_Q)
                                                      0.081     1.530 f  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[2].delay_powergood_inst/gen_powergood_delay.int_pwr_on_fsm_reg/Q
                         net (fo=4, routed)           0.215     1.745    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[2].delay_powergood_inst/gen_powergood_delay.int_pwr_on_fsm
    SLICE_X60Y18         LUT1 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.035     1.780 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[2].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r[4]_i_1__1/O
                         net (fo=12, routed)          0.359     2.139    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[2].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r[4]_i_1__1_n_0
    SLICE_X59Y20         FDRE                                         r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[2].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock GTHE4_CHANNEL_RXOUTCLKPCS[2] rise edge)
                                                      6.734     6.734 r  
    GTHE4_COMMON_X0Y0                                 0.000     6.734 r  pin_hdmi_tx_clk_i_p (IN)
                         net (fo=0)                   0.000     6.734    pin_hdmi_tx_clk_i_p
    GTHE4_COMMON_X0Y0    IBUFDS_GTE4 (Prop_IBUFDS1_GTHE4_GTHE4_COMMON_I_O)
                                                      0.086     6.820 r  ibufds_inst/O
                         net (fo=5, routed)           0.010     6.830    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gtrefclk0_in[2]
    GTHE4_CHANNEL_X0Y2   GTHE4_CHANNEL (Prop_GTHE4_CHANNEL_GTREFCLK0_RXOUTCLKPCS)
                                                      0.677     7.507 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[2].GTHE4_CHANNEL_PRIM_INST/RXOUTCLKPCS
                         net (fo=15, routed)          0.304     7.811    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[2].delay_powergood_inst/GTHE4_CHANNEL_RXOUTCLKPCS[0]
    SLICE_X59Y20         FDRE                                         r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[2].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[1]/C
                         clock pessimism              0.192     8.003    
                         clock uncertainty           -0.046     7.956    
    SLICE_X59Y20         FDRE (Setup_AFF2_SLICEL_C_CE)
                                                     -0.059     7.897    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[2].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                          7.897    
                         arrival time                          -2.139    
  -------------------------------------------------------------------
                         slack                                  5.758    

Slack (MET) :             5.758ns  (required time - arrival time)
  Source:                 xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[2].delay_powergood_inst/gen_powergood_delay.int_pwr_on_fsm_reg/C
                            (rising edge-triggered cell FDCE clocked by GTHE4_CHANNEL_RXOUTCLKPCS[2]  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[2].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by GTHE4_CHANNEL_RXOUTCLKPCS[2]  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             GTHE4_CHANNEL_RXOUTCLKPCS[2]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (GTHE4_CHANNEL_RXOUTCLKPCS[2] rise@6.734ns - GTHE4_CHANNEL_RXOUTCLKPCS[2] rise@0.000ns)
  Data Path Delay:        0.690ns  (logic 0.116ns (16.810%)  route 0.574ns (83.190%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.180ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.077ns = ( 7.811 - 6.734 ) 
    Source Clock Delay      (SCD):    1.449ns
    Clock Pessimism Removal (CPR):    0.192ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GTHE4_CHANNEL_RXOUTCLKPCS[2] rise edge)
                                                      0.000     0.000 r  
    GTHE4_COMMON_X0Y0                                 0.000     0.000 r  pin_hdmi_tx_clk_i_p (IN)
                         net (fo=0)                   0.000     0.000    pin_hdmi_tx_clk_i_p
    GTHE4_COMMON_X0Y0    IBUFDS_GTE4 (Prop_IBUFDS1_GTHE4_GTHE4_COMMON_I_O)
                                                      0.152     0.152 r  ibufds_inst/O
                         net (fo=5, routed)           0.012     0.164    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gtrefclk0_in[2]
    GTHE4_CHANNEL_X0Y2   GTHE4_CHANNEL (Prop_GTHE4_CHANNEL_GTREFCLK0_RXOUTCLKPCS)
                                                      0.789     0.953 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[2].GTHE4_CHANNEL_PRIM_INST/RXOUTCLKPCS
                         net (fo=15, routed)          0.496     1.449    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[2].delay_powergood_inst/GTHE4_CHANNEL_RXOUTCLKPCS[0]
    SLICE_X60Y18         FDCE                                         r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[2].delay_powergood_inst/gen_powergood_delay.int_pwr_on_fsm_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y18         FDCE (Prop_AFF2_SLICEL_C_Q)
                                                      0.081     1.530 f  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[2].delay_powergood_inst/gen_powergood_delay.int_pwr_on_fsm_reg/Q
                         net (fo=4, routed)           0.215     1.745    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[2].delay_powergood_inst/gen_powergood_delay.int_pwr_on_fsm
    SLICE_X60Y18         LUT1 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.035     1.780 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[2].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r[4]_i_1__1/O
                         net (fo=12, routed)          0.359     2.139    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[2].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r[4]_i_1__1_n_0
    SLICE_X59Y20         FDRE                                         r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[2].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock GTHE4_CHANNEL_RXOUTCLKPCS[2] rise edge)
                                                      6.734     6.734 r  
    GTHE4_COMMON_X0Y0                                 0.000     6.734 r  pin_hdmi_tx_clk_i_p (IN)
                         net (fo=0)                   0.000     6.734    pin_hdmi_tx_clk_i_p
    GTHE4_COMMON_X0Y0    IBUFDS_GTE4 (Prop_IBUFDS1_GTHE4_GTHE4_COMMON_I_O)
                                                      0.086     6.820 r  ibufds_inst/O
                         net (fo=5, routed)           0.010     6.830    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gtrefclk0_in[2]
    GTHE4_CHANNEL_X0Y2   GTHE4_CHANNEL (Prop_GTHE4_CHANNEL_GTREFCLK0_RXOUTCLKPCS)
                                                      0.677     7.507 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[2].GTHE4_CHANNEL_PRIM_INST/RXOUTCLKPCS
                         net (fo=15, routed)          0.304     7.811    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[2].delay_powergood_inst/GTHE4_CHANNEL_RXOUTCLKPCS[0]
    SLICE_X59Y20         FDRE                                         r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[2].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[2]/C
                         clock pessimism              0.192     8.003    
                         clock uncertainty           -0.046     7.956    
    SLICE_X59Y20         FDRE (Setup_BFF2_SLICEL_C_CE)
                                                     -0.059     7.897    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[2].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                          7.897    
                         arrival time                          -2.139    
  -------------------------------------------------------------------
                         slack                                  5.758    

Slack (MET) :             5.758ns  (required time - arrival time)
  Source:                 xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[2].delay_powergood_inst/gen_powergood_delay.int_pwr_on_fsm_reg/C
                            (rising edge-triggered cell FDCE clocked by GTHE4_CHANNEL_RXOUTCLKPCS[2]  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[2].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by GTHE4_CHANNEL_RXOUTCLKPCS[2]  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             GTHE4_CHANNEL_RXOUTCLKPCS[2]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (GTHE4_CHANNEL_RXOUTCLKPCS[2] rise@6.734ns - GTHE4_CHANNEL_RXOUTCLKPCS[2] rise@0.000ns)
  Data Path Delay:        0.690ns  (logic 0.116ns (16.810%)  route 0.574ns (83.190%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.180ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.077ns = ( 7.811 - 6.734 ) 
    Source Clock Delay      (SCD):    1.449ns
    Clock Pessimism Removal (CPR):    0.192ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GTHE4_CHANNEL_RXOUTCLKPCS[2] rise edge)
                                                      0.000     0.000 r  
    GTHE4_COMMON_X0Y0                                 0.000     0.000 r  pin_hdmi_tx_clk_i_p (IN)
                         net (fo=0)                   0.000     0.000    pin_hdmi_tx_clk_i_p
    GTHE4_COMMON_X0Y0    IBUFDS_GTE4 (Prop_IBUFDS1_GTHE4_GTHE4_COMMON_I_O)
                                                      0.152     0.152 r  ibufds_inst/O
                         net (fo=5, routed)           0.012     0.164    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gtrefclk0_in[2]
    GTHE4_CHANNEL_X0Y2   GTHE4_CHANNEL (Prop_GTHE4_CHANNEL_GTREFCLK0_RXOUTCLKPCS)
                                                      0.789     0.953 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[2].GTHE4_CHANNEL_PRIM_INST/RXOUTCLKPCS
                         net (fo=15, routed)          0.496     1.449    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[2].delay_powergood_inst/GTHE4_CHANNEL_RXOUTCLKPCS[0]
    SLICE_X60Y18         FDCE                                         r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[2].delay_powergood_inst/gen_powergood_delay.int_pwr_on_fsm_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y18         FDCE (Prop_AFF2_SLICEL_C_Q)
                                                      0.081     1.530 f  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[2].delay_powergood_inst/gen_powergood_delay.int_pwr_on_fsm_reg/Q
                         net (fo=4, routed)           0.215     1.745    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[2].delay_powergood_inst/gen_powergood_delay.int_pwr_on_fsm
    SLICE_X60Y18         LUT1 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.035     1.780 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[2].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r[4]_i_1__1/O
                         net (fo=12, routed)          0.359     2.139    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[2].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r[4]_i_1__1_n_0
    SLICE_X59Y20         FDRE                                         r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[2].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock GTHE4_CHANNEL_RXOUTCLKPCS[2] rise edge)
                                                      6.734     6.734 r  
    GTHE4_COMMON_X0Y0                                 0.000     6.734 r  pin_hdmi_tx_clk_i_p (IN)
                         net (fo=0)                   0.000     6.734    pin_hdmi_tx_clk_i_p
    GTHE4_COMMON_X0Y0    IBUFDS_GTE4 (Prop_IBUFDS1_GTHE4_GTHE4_COMMON_I_O)
                                                      0.086     6.820 r  ibufds_inst/O
                         net (fo=5, routed)           0.010     6.830    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gtrefclk0_in[2]
    GTHE4_CHANNEL_X0Y2   GTHE4_CHANNEL (Prop_GTHE4_CHANNEL_GTREFCLK0_RXOUTCLKPCS)
                                                      0.677     7.507 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[2].GTHE4_CHANNEL_PRIM_INST/RXOUTCLKPCS
                         net (fo=15, routed)          0.304     7.811    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[2].delay_powergood_inst/GTHE4_CHANNEL_RXOUTCLKPCS[0]
    SLICE_X59Y20         FDRE                                         r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[2].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[3]/C
                         clock pessimism              0.192     8.003    
                         clock uncertainty           -0.046     7.956    
    SLICE_X59Y20         FDRE (Setup_CFF2_SLICEL_C_CE)
                                                     -0.059     7.897    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[2].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                          7.897    
                         arrival time                          -2.139    
  -------------------------------------------------------------------
                         slack                                  5.758    

Slack (MET) :             5.758ns  (required time - arrival time)
  Source:                 xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[2].delay_powergood_inst/gen_powergood_delay.int_pwr_on_fsm_reg/C
                            (rising edge-triggered cell FDCE clocked by GTHE4_CHANNEL_RXOUTCLKPCS[2]  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[2].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by GTHE4_CHANNEL_RXOUTCLKPCS[2]  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             GTHE4_CHANNEL_RXOUTCLKPCS[2]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (GTHE4_CHANNEL_RXOUTCLKPCS[2] rise@6.734ns - GTHE4_CHANNEL_RXOUTCLKPCS[2] rise@0.000ns)
  Data Path Delay:        0.690ns  (logic 0.116ns (16.810%)  route 0.574ns (83.190%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.180ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.077ns = ( 7.811 - 6.734 ) 
    Source Clock Delay      (SCD):    1.449ns
    Clock Pessimism Removal (CPR):    0.192ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GTHE4_CHANNEL_RXOUTCLKPCS[2] rise edge)
                                                      0.000     0.000 r  
    GTHE4_COMMON_X0Y0                                 0.000     0.000 r  pin_hdmi_tx_clk_i_p (IN)
                         net (fo=0)                   0.000     0.000    pin_hdmi_tx_clk_i_p
    GTHE4_COMMON_X0Y0    IBUFDS_GTE4 (Prop_IBUFDS1_GTHE4_GTHE4_COMMON_I_O)
                                                      0.152     0.152 r  ibufds_inst/O
                         net (fo=5, routed)           0.012     0.164    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gtrefclk0_in[2]
    GTHE4_CHANNEL_X0Y2   GTHE4_CHANNEL (Prop_GTHE4_CHANNEL_GTREFCLK0_RXOUTCLKPCS)
                                                      0.789     0.953 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[2].GTHE4_CHANNEL_PRIM_INST/RXOUTCLKPCS
                         net (fo=15, routed)          0.496     1.449    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[2].delay_powergood_inst/GTHE4_CHANNEL_RXOUTCLKPCS[0]
    SLICE_X60Y18         FDCE                                         r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[2].delay_powergood_inst/gen_powergood_delay.int_pwr_on_fsm_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y18         FDCE (Prop_AFF2_SLICEL_C_Q)
                                                      0.081     1.530 f  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[2].delay_powergood_inst/gen_powergood_delay.int_pwr_on_fsm_reg/Q
                         net (fo=4, routed)           0.215     1.745    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[2].delay_powergood_inst/gen_powergood_delay.int_pwr_on_fsm
    SLICE_X60Y18         LUT1 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.035     1.780 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[2].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r[4]_i_1__1/O
                         net (fo=12, routed)          0.359     2.139    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[2].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r[4]_i_1__1_n_0
    SLICE_X59Y20         FDRE                                         r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[2].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock GTHE4_CHANNEL_RXOUTCLKPCS[2] rise edge)
                                                      6.734     6.734 r  
    GTHE4_COMMON_X0Y0                                 0.000     6.734 r  pin_hdmi_tx_clk_i_p (IN)
                         net (fo=0)                   0.000     6.734    pin_hdmi_tx_clk_i_p
    GTHE4_COMMON_X0Y0    IBUFDS_GTE4 (Prop_IBUFDS1_GTHE4_GTHE4_COMMON_I_O)
                                                      0.086     6.820 r  ibufds_inst/O
                         net (fo=5, routed)           0.010     6.830    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gtrefclk0_in[2]
    GTHE4_CHANNEL_X0Y2   GTHE4_CHANNEL (Prop_GTHE4_CHANNEL_GTREFCLK0_RXOUTCLKPCS)
                                                      0.677     7.507 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[2].GTHE4_CHANNEL_PRIM_INST/RXOUTCLKPCS
                         net (fo=15, routed)          0.304     7.811    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[2].delay_powergood_inst/GTHE4_CHANNEL_RXOUTCLKPCS[0]
    SLICE_X59Y20         FDRE                                         r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[2].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[4]/C
                         clock pessimism              0.192     8.003    
                         clock uncertainty           -0.046     7.956    
    SLICE_X59Y20         FDRE (Setup_DFF2_SLICEL_C_CE)
                                                     -0.059     7.897    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[2].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[4]
  -------------------------------------------------------------------
                         required time                          7.897    
                         arrival time                          -2.139    
  -------------------------------------------------------------------
                         slack                                  5.758    

Slack (MET) :             5.838ns  (required time - arrival time)
  Source:                 xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[2].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by GTHE4_CHANNEL_RXOUTCLKPCS[2]  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[2].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by GTHE4_CHANNEL_RXOUTCLKPCS[2]  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             GTHE4_CHANNEL_RXOUTCLKPCS[2]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (GTHE4_CHANNEL_RXOUTCLKPCS[2] rise@6.734ns - GTHE4_CHANNEL_RXOUTCLKPCS[2] rise@0.000ns)
  Data Path Delay:        0.711ns  (logic 0.081ns (11.392%)  route 0.630ns (88.608%))
  Logic Levels:           0  
  Clock Path Skew:        -0.163ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.077ns = ( 7.811 - 6.734 ) 
    Source Clock Delay      (SCD):    1.432ns
    Clock Pessimism Removal (CPR):    0.192ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GTHE4_CHANNEL_RXOUTCLKPCS[2] rise edge)
                                                      0.000     0.000 r  
    GTHE4_COMMON_X0Y0                                 0.000     0.000 r  pin_hdmi_tx_clk_i_p (IN)
                         net (fo=0)                   0.000     0.000    pin_hdmi_tx_clk_i_p
    GTHE4_COMMON_X0Y0    IBUFDS_GTE4 (Prop_IBUFDS1_GTHE4_GTHE4_COMMON_I_O)
                                                      0.152     0.152 r  ibufds_inst/O
                         net (fo=5, routed)           0.012     0.164    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gtrefclk0_in[2]
    GTHE4_CHANNEL_X0Y2   GTHE4_CHANNEL (Prop_GTHE4_CHANNEL_GTREFCLK0_RXOUTCLKPCS)
                                                      0.789     0.953 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[2].GTHE4_CHANNEL_PRIM_INST/RXOUTCLKPCS
                         net (fo=15, routed)          0.479     1.432    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[2].delay_powergood_inst/GTHE4_CHANNEL_RXOUTCLKPCS[0]
    SLICE_X59Y19         FDRE                                         r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[2].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y19         FDRE (Prop_AFF2_SLICEL_C_Q)
                                                      0.081     1.513 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[2].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[0]/Q
                         net (fo=1, routed)           0.630     2.143    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[2].delay_powergood_inst/gen_powergood_delay.wait_cnt[0]
    SLICE_X59Y20         FDRE                                         r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[2].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock GTHE4_CHANNEL_RXOUTCLKPCS[2] rise edge)
                                                      6.734     6.734 r  
    GTHE4_COMMON_X0Y0                                 0.000     6.734 r  pin_hdmi_tx_clk_i_p (IN)
                         net (fo=0)                   0.000     6.734    pin_hdmi_tx_clk_i_p
    GTHE4_COMMON_X0Y0    IBUFDS_GTE4 (Prop_IBUFDS1_GTHE4_GTHE4_COMMON_I_O)
                                                      0.086     6.820 r  ibufds_inst/O
                         net (fo=5, routed)           0.010     6.830    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gtrefclk0_in[2]
    GTHE4_CHANNEL_X0Y2   GTHE4_CHANNEL (Prop_GTHE4_CHANNEL_GTREFCLK0_RXOUTCLKPCS)
                                                      0.677     7.507 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[2].GTHE4_CHANNEL_PRIM_INST/RXOUTCLKPCS
                         net (fo=15, routed)          0.304     7.811    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[2].delay_powergood_inst/GTHE4_CHANNEL_RXOUTCLKPCS[0]
    SLICE_X59Y20         FDRE                                         r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[2].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[1]/C
                         clock pessimism              0.192     8.003    
                         clock uncertainty           -0.046     7.956    
    SLICE_X59Y20         FDRE (Setup_AFF2_SLICEL_C_D)
                                                      0.025     7.981    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[2].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                          7.981    
                         arrival time                          -2.143    
  -------------------------------------------------------------------
                         slack                                  5.838    

Slack (MET) :             5.882ns  (required time - arrival time)
  Source:                 xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[2].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by GTHE4_CHANNEL_RXOUTCLKPCS[2]  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[2].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by GTHE4_CHANNEL_RXOUTCLKPCS[2]  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             GTHE4_CHANNEL_RXOUTCLKPCS[2]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (GTHE4_CHANNEL_RXOUTCLKPCS[2] rise@6.734ns - GTHE4_CHANNEL_RXOUTCLKPCS[2] rise@0.000ns)
  Data Path Delay:        0.495ns  (logic 0.081ns (16.369%)  route 0.414ns (83.631%))
  Logic Levels:           0  
  Clock Path Skew:        -0.236ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.077ns = ( 7.811 - 6.734 ) 
    Source Clock Delay      (SCD):    1.505ns
    Clock Pessimism Removal (CPR):    0.192ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GTHE4_CHANNEL_RXOUTCLKPCS[2] rise edge)
                                                      0.000     0.000 r  
    GTHE4_COMMON_X0Y0                                 0.000     0.000 r  pin_hdmi_tx_clk_i_p (IN)
                         net (fo=0)                   0.000     0.000    pin_hdmi_tx_clk_i_p
    GTHE4_COMMON_X0Y0    IBUFDS_GTE4 (Prop_IBUFDS1_GTHE4_GTHE4_COMMON_I_O)
                                                      0.152     0.152 r  ibufds_inst/O
                         net (fo=5, routed)           0.012     0.164    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gtrefclk0_in[2]
    GTHE4_CHANNEL_X0Y2   GTHE4_CHANNEL (Prop_GTHE4_CHANNEL_GTREFCLK0_RXOUTCLKPCS)
                                                      0.789     0.953 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[2].GTHE4_CHANNEL_PRIM_INST/RXOUTCLKPCS
                         net (fo=15, routed)          0.552     1.505    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[2].delay_powergood_inst/GTHE4_CHANNEL_RXOUTCLKPCS[0]
    SLICE_X59Y18         FDCE                                         r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[2].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y18         FDCE (Prop_EFF2_SLICEL_C_Q)
                                                      0.081     1.586 f  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[2].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[4]/Q
                         net (fo=9, routed)           0.414     2.000    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[2].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r[4]
    SLICE_X59Y20         FDRE                                         r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[2].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[1]/R  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock GTHE4_CHANNEL_RXOUTCLKPCS[2] rise edge)
                                                      6.734     6.734 r  
    GTHE4_COMMON_X0Y0                                 0.000     6.734 r  pin_hdmi_tx_clk_i_p (IN)
                         net (fo=0)                   0.000     6.734    pin_hdmi_tx_clk_i_p
    GTHE4_COMMON_X0Y0    IBUFDS_GTE4 (Prop_IBUFDS1_GTHE4_GTHE4_COMMON_I_O)
                                                      0.086     6.820 r  ibufds_inst/O
                         net (fo=5, routed)           0.010     6.830    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gtrefclk0_in[2]
    GTHE4_CHANNEL_X0Y2   GTHE4_CHANNEL (Prop_GTHE4_CHANNEL_GTREFCLK0_RXOUTCLKPCS)
                                                      0.677     7.507 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[2].GTHE4_CHANNEL_PRIM_INST/RXOUTCLKPCS
                         net (fo=15, routed)          0.304     7.811    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[2].delay_powergood_inst/GTHE4_CHANNEL_RXOUTCLKPCS[0]
    SLICE_X59Y20         FDRE                                         r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[2].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[1]/C
                         clock pessimism              0.192     8.003    
                         clock uncertainty           -0.046     7.956    
    SLICE_X59Y20         FDRE (Setup_AFF2_SLICEL_C_R)
                                                     -0.074     7.882    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[2].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                          7.882    
                         arrival time                          -2.000    
  -------------------------------------------------------------------
                         slack                                  5.882    

Slack (MET) :             5.882ns  (required time - arrival time)
  Source:                 xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[2].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by GTHE4_CHANNEL_RXOUTCLKPCS[2]  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[2].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by GTHE4_CHANNEL_RXOUTCLKPCS[2]  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             GTHE4_CHANNEL_RXOUTCLKPCS[2]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (GTHE4_CHANNEL_RXOUTCLKPCS[2] rise@6.734ns - GTHE4_CHANNEL_RXOUTCLKPCS[2] rise@0.000ns)
  Data Path Delay:        0.495ns  (logic 0.081ns (16.369%)  route 0.414ns (83.631%))
  Logic Levels:           0  
  Clock Path Skew:        -0.236ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.077ns = ( 7.811 - 6.734 ) 
    Source Clock Delay      (SCD):    1.505ns
    Clock Pessimism Removal (CPR):    0.192ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GTHE4_CHANNEL_RXOUTCLKPCS[2] rise edge)
                                                      0.000     0.000 r  
    GTHE4_COMMON_X0Y0                                 0.000     0.000 r  pin_hdmi_tx_clk_i_p (IN)
                         net (fo=0)                   0.000     0.000    pin_hdmi_tx_clk_i_p
    GTHE4_COMMON_X0Y0    IBUFDS_GTE4 (Prop_IBUFDS1_GTHE4_GTHE4_COMMON_I_O)
                                                      0.152     0.152 r  ibufds_inst/O
                         net (fo=5, routed)           0.012     0.164    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gtrefclk0_in[2]
    GTHE4_CHANNEL_X0Y2   GTHE4_CHANNEL (Prop_GTHE4_CHANNEL_GTREFCLK0_RXOUTCLKPCS)
                                                      0.789     0.953 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[2].GTHE4_CHANNEL_PRIM_INST/RXOUTCLKPCS
                         net (fo=15, routed)          0.552     1.505    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[2].delay_powergood_inst/GTHE4_CHANNEL_RXOUTCLKPCS[0]
    SLICE_X59Y18         FDCE                                         r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[2].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y18         FDCE (Prop_EFF2_SLICEL_C_Q)
                                                      0.081     1.586 f  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[2].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[4]/Q
                         net (fo=9, routed)           0.414     2.000    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[2].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r[4]
    SLICE_X59Y20         FDRE                                         r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[2].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[2]/R  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock GTHE4_CHANNEL_RXOUTCLKPCS[2] rise edge)
                                                      6.734     6.734 r  
    GTHE4_COMMON_X0Y0                                 0.000     6.734 r  pin_hdmi_tx_clk_i_p (IN)
                         net (fo=0)                   0.000     6.734    pin_hdmi_tx_clk_i_p
    GTHE4_COMMON_X0Y0    IBUFDS_GTE4 (Prop_IBUFDS1_GTHE4_GTHE4_COMMON_I_O)
                                                      0.086     6.820 r  ibufds_inst/O
                         net (fo=5, routed)           0.010     6.830    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gtrefclk0_in[2]
    GTHE4_CHANNEL_X0Y2   GTHE4_CHANNEL (Prop_GTHE4_CHANNEL_GTREFCLK0_RXOUTCLKPCS)
                                                      0.677     7.507 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[2].GTHE4_CHANNEL_PRIM_INST/RXOUTCLKPCS
                         net (fo=15, routed)          0.304     7.811    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[2].delay_powergood_inst/GTHE4_CHANNEL_RXOUTCLKPCS[0]
    SLICE_X59Y20         FDRE                                         r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[2].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[2]/C
                         clock pessimism              0.192     8.003    
                         clock uncertainty           -0.046     7.956    
    SLICE_X59Y20         FDRE (Setup_BFF2_SLICEL_C_R)
                                                     -0.074     7.882    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[2].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                          7.882    
                         arrival time                          -2.000    
  -------------------------------------------------------------------
                         slack                                  5.882    

Slack (MET) :             5.882ns  (required time - arrival time)
  Source:                 xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[2].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by GTHE4_CHANNEL_RXOUTCLKPCS[2]  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[2].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by GTHE4_CHANNEL_RXOUTCLKPCS[2]  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             GTHE4_CHANNEL_RXOUTCLKPCS[2]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (GTHE4_CHANNEL_RXOUTCLKPCS[2] rise@6.734ns - GTHE4_CHANNEL_RXOUTCLKPCS[2] rise@0.000ns)
  Data Path Delay:        0.495ns  (logic 0.081ns (16.369%)  route 0.414ns (83.631%))
  Logic Levels:           0  
  Clock Path Skew:        -0.236ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.077ns = ( 7.811 - 6.734 ) 
    Source Clock Delay      (SCD):    1.505ns
    Clock Pessimism Removal (CPR):    0.192ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GTHE4_CHANNEL_RXOUTCLKPCS[2] rise edge)
                                                      0.000     0.000 r  
    GTHE4_COMMON_X0Y0                                 0.000     0.000 r  pin_hdmi_tx_clk_i_p (IN)
                         net (fo=0)                   0.000     0.000    pin_hdmi_tx_clk_i_p
    GTHE4_COMMON_X0Y0    IBUFDS_GTE4 (Prop_IBUFDS1_GTHE4_GTHE4_COMMON_I_O)
                                                      0.152     0.152 r  ibufds_inst/O
                         net (fo=5, routed)           0.012     0.164    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gtrefclk0_in[2]
    GTHE4_CHANNEL_X0Y2   GTHE4_CHANNEL (Prop_GTHE4_CHANNEL_GTREFCLK0_RXOUTCLKPCS)
                                                      0.789     0.953 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[2].GTHE4_CHANNEL_PRIM_INST/RXOUTCLKPCS
                         net (fo=15, routed)          0.552     1.505    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[2].delay_powergood_inst/GTHE4_CHANNEL_RXOUTCLKPCS[0]
    SLICE_X59Y18         FDCE                                         r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[2].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y18         FDCE (Prop_EFF2_SLICEL_C_Q)
                                                      0.081     1.586 f  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[2].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[4]/Q
                         net (fo=9, routed)           0.414     2.000    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[2].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r[4]
    SLICE_X59Y20         FDRE                                         r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[2].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[3]/R  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock GTHE4_CHANNEL_RXOUTCLKPCS[2] rise edge)
                                                      6.734     6.734 r  
    GTHE4_COMMON_X0Y0                                 0.000     6.734 r  pin_hdmi_tx_clk_i_p (IN)
                         net (fo=0)                   0.000     6.734    pin_hdmi_tx_clk_i_p
    GTHE4_COMMON_X0Y0    IBUFDS_GTE4 (Prop_IBUFDS1_GTHE4_GTHE4_COMMON_I_O)
                                                      0.086     6.820 r  ibufds_inst/O
                         net (fo=5, routed)           0.010     6.830    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gtrefclk0_in[2]
    GTHE4_CHANNEL_X0Y2   GTHE4_CHANNEL (Prop_GTHE4_CHANNEL_GTREFCLK0_RXOUTCLKPCS)
                                                      0.677     7.507 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[2].GTHE4_CHANNEL_PRIM_INST/RXOUTCLKPCS
                         net (fo=15, routed)          0.304     7.811    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[2].delay_powergood_inst/GTHE4_CHANNEL_RXOUTCLKPCS[0]
    SLICE_X59Y20         FDRE                                         r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[2].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[3]/C
                         clock pessimism              0.192     8.003    
                         clock uncertainty           -0.046     7.956    
    SLICE_X59Y20         FDRE (Setup_CFF2_SLICEL_C_R)
                                                     -0.074     7.882    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[2].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                          7.882    
                         arrival time                          -2.000    
  -------------------------------------------------------------------
                         slack                                  5.882    

Slack (MET) :             5.882ns  (required time - arrival time)
  Source:                 xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[2].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by GTHE4_CHANNEL_RXOUTCLKPCS[2]  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[2].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by GTHE4_CHANNEL_RXOUTCLKPCS[2]  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             GTHE4_CHANNEL_RXOUTCLKPCS[2]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (GTHE4_CHANNEL_RXOUTCLKPCS[2] rise@6.734ns - GTHE4_CHANNEL_RXOUTCLKPCS[2] rise@0.000ns)
  Data Path Delay:        0.495ns  (logic 0.081ns (16.369%)  route 0.414ns (83.631%))
  Logic Levels:           0  
  Clock Path Skew:        -0.236ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.077ns = ( 7.811 - 6.734 ) 
    Source Clock Delay      (SCD):    1.505ns
    Clock Pessimism Removal (CPR):    0.192ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GTHE4_CHANNEL_RXOUTCLKPCS[2] rise edge)
                                                      0.000     0.000 r  
    GTHE4_COMMON_X0Y0                                 0.000     0.000 r  pin_hdmi_tx_clk_i_p (IN)
                         net (fo=0)                   0.000     0.000    pin_hdmi_tx_clk_i_p
    GTHE4_COMMON_X0Y0    IBUFDS_GTE4 (Prop_IBUFDS1_GTHE4_GTHE4_COMMON_I_O)
                                                      0.152     0.152 r  ibufds_inst/O
                         net (fo=5, routed)           0.012     0.164    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gtrefclk0_in[2]
    GTHE4_CHANNEL_X0Y2   GTHE4_CHANNEL (Prop_GTHE4_CHANNEL_GTREFCLK0_RXOUTCLKPCS)
                                                      0.789     0.953 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[2].GTHE4_CHANNEL_PRIM_INST/RXOUTCLKPCS
                         net (fo=15, routed)          0.552     1.505    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[2].delay_powergood_inst/GTHE4_CHANNEL_RXOUTCLKPCS[0]
    SLICE_X59Y18         FDCE                                         r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[2].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y18         FDCE (Prop_EFF2_SLICEL_C_Q)
                                                      0.081     1.586 f  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[2].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[4]/Q
                         net (fo=9, routed)           0.414     2.000    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[2].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r[4]
    SLICE_X59Y20         FDRE                                         r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[2].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[4]/R  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock GTHE4_CHANNEL_RXOUTCLKPCS[2] rise edge)
                                                      6.734     6.734 r  
    GTHE4_COMMON_X0Y0                                 0.000     6.734 r  pin_hdmi_tx_clk_i_p (IN)
                         net (fo=0)                   0.000     6.734    pin_hdmi_tx_clk_i_p
    GTHE4_COMMON_X0Y0    IBUFDS_GTE4 (Prop_IBUFDS1_GTHE4_GTHE4_COMMON_I_O)
                                                      0.086     6.820 r  ibufds_inst/O
                         net (fo=5, routed)           0.010     6.830    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gtrefclk0_in[2]
    GTHE4_CHANNEL_X0Y2   GTHE4_CHANNEL (Prop_GTHE4_CHANNEL_GTREFCLK0_RXOUTCLKPCS)
                                                      0.677     7.507 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[2].GTHE4_CHANNEL_PRIM_INST/RXOUTCLKPCS
                         net (fo=15, routed)          0.304     7.811    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[2].delay_powergood_inst/GTHE4_CHANNEL_RXOUTCLKPCS[0]
    SLICE_X59Y20         FDRE                                         r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[2].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[4]/C
                         clock pessimism              0.192     8.003    
                         clock uncertainty           -0.046     7.956    
    SLICE_X59Y20         FDRE (Setup_DFF2_SLICEL_C_R)
                                                     -0.074     7.882    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[2].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[4]
  -------------------------------------------------------------------
                         required time                          7.882    
                         arrival time                          -2.000    
  -------------------------------------------------------------------
                         slack                                  5.882    

Slack (MET) :             5.885ns  (required time - arrival time)
  Source:                 xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[2].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by GTHE4_CHANNEL_RXOUTCLKPCS[2]  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[2].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by GTHE4_CHANNEL_RXOUTCLKPCS[2]  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             GTHE4_CHANNEL_RXOUTCLKPCS[2]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (GTHE4_CHANNEL_RXOUTCLKPCS[2] rise@6.734ns - GTHE4_CHANNEL_RXOUTCLKPCS[2] rise@0.000ns)
  Data Path Delay:        0.494ns  (logic 0.081ns (16.402%)  route 0.413ns (83.598%))
  Logic Levels:           0  
  Clock Path Skew:        -0.234ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.079ns = ( 7.813 - 6.734 ) 
    Source Clock Delay      (SCD):    1.505ns
    Clock Pessimism Removal (CPR):    0.192ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GTHE4_CHANNEL_RXOUTCLKPCS[2] rise edge)
                                                      0.000     0.000 r  
    GTHE4_COMMON_X0Y0                                 0.000     0.000 r  pin_hdmi_tx_clk_i_p (IN)
                         net (fo=0)                   0.000     0.000    pin_hdmi_tx_clk_i_p
    GTHE4_COMMON_X0Y0    IBUFDS_GTE4 (Prop_IBUFDS1_GTHE4_GTHE4_COMMON_I_O)
                                                      0.152     0.152 r  ibufds_inst/O
                         net (fo=5, routed)           0.012     0.164    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gtrefclk0_in[2]
    GTHE4_CHANNEL_X0Y2   GTHE4_CHANNEL (Prop_GTHE4_CHANNEL_GTREFCLK0_RXOUTCLKPCS)
                                                      0.789     0.953 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[2].GTHE4_CHANNEL_PRIM_INST/RXOUTCLKPCS
                         net (fo=15, routed)          0.552     1.505    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[2].delay_powergood_inst/GTHE4_CHANNEL_RXOUTCLKPCS[0]
    SLICE_X59Y18         FDCE                                         r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[2].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y18         FDCE (Prop_EFF2_SLICEL_C_Q)
                                                      0.081     1.586 f  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[2].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[4]/Q
                         net (fo=9, routed)           0.413     1.999    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[2].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r[4]
    SLICE_X59Y20         FDRE                                         r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[2].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[5]/R  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock GTHE4_CHANNEL_RXOUTCLKPCS[2] rise edge)
                                                      6.734     6.734 r  
    GTHE4_COMMON_X0Y0                                 0.000     6.734 r  pin_hdmi_tx_clk_i_p (IN)
                         net (fo=0)                   0.000     6.734    pin_hdmi_tx_clk_i_p
    GTHE4_COMMON_X0Y0    IBUFDS_GTE4 (Prop_IBUFDS1_GTHE4_GTHE4_COMMON_I_O)
                                                      0.086     6.820 r  ibufds_inst/O
                         net (fo=5, routed)           0.010     6.830    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gtrefclk0_in[2]
    GTHE4_CHANNEL_X0Y2   GTHE4_CHANNEL (Prop_GTHE4_CHANNEL_GTREFCLK0_RXOUTCLKPCS)
                                                      0.677     7.507 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[2].GTHE4_CHANNEL_PRIM_INST/RXOUTCLKPCS
                         net (fo=15, routed)          0.306     7.813    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[2].delay_powergood_inst/GTHE4_CHANNEL_RXOUTCLKPCS[0]
    SLICE_X59Y20         FDRE                                         r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[2].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[5]/C
                         clock pessimism              0.192     8.005    
                         clock uncertainty           -0.046     7.958    
    SLICE_X59Y20         FDRE (Setup_EFF2_SLICEL_C_R)
                                                     -0.074     7.884    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[2].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[5]
  -------------------------------------------------------------------
                         required time                          7.884    
                         arrival time                          -1.999    
  -------------------------------------------------------------------
                         slack                                  5.885    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.099ns  (arrival time - required time)
  Source:                 xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[2].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by GTHE4_CHANNEL_RXOUTCLKPCS[2]  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[2].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by GTHE4_CHANNEL_RXOUTCLKPCS[2]  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             GTHE4_CHANNEL_RXOUTCLKPCS[2]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (GTHE4_CHANNEL_RXOUTCLKPCS[2] rise@0.000ns - GTHE4_CHANNEL_RXOUTCLKPCS[2] rise@0.000ns)
  Data Path Delay:        0.161ns  (logic 0.041ns (25.466%)  route 0.120ns (74.534%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.945ns
    Source Clock Delay      (SCD):    0.760ns
    Clock Pessimism Removal (CPR):    0.171ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GTHE4_CHANNEL_RXOUTCLKPCS[2] rise edge)
                                                      0.000     0.000 r  
    GTHE4_COMMON_X0Y0                                 0.000     0.000 r  pin_hdmi_tx_clk_i_p (IN)
                         net (fo=0)                   0.000     0.000    pin_hdmi_tx_clk_i_p
    GTHE4_COMMON_X0Y0    IBUFDS_GTE4 (Prop_IBUFDS1_GTHE4_GTHE4_COMMON_I_O)
                                                      0.083     0.083 r  ibufds_inst/O
                         net (fo=5, routed)           0.007     0.090    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gtrefclk0_in[2]
    GTHE4_CHANNEL_X0Y2   GTHE4_CHANNEL (Prop_GTHE4_CHANNEL_GTREFCLK0_RXOUTCLKPCS)
                                                      0.441     0.531 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[2].GTHE4_CHANNEL_PRIM_INST/RXOUTCLKPCS
                         net (fo=15, routed)          0.229     0.760    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[2].delay_powergood_inst/GTHE4_CHANNEL_RXOUTCLKPCS[0]
    SLICE_X59Y20         FDRE                                         r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[2].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y20         FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.041     0.801 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[2].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[4]/Q
                         net (fo=1, routed)           0.120     0.921    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[2].delay_powergood_inst/gen_powergood_delay.wait_cnt[4]
    SLICE_X59Y20         FDRE                                         r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[2].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock GTHE4_CHANNEL_RXOUTCLKPCS[2] rise edge)
                                                      0.000     0.000 r  
    GTHE4_COMMON_X0Y0                                 0.000     0.000 r  pin_hdmi_tx_clk_i_p (IN)
                         net (fo=0)                   0.000     0.000    pin_hdmi_tx_clk_i_p
    GTHE4_COMMON_X0Y0    IBUFDS_GTE4 (Prop_IBUFDS1_GTHE4_GTHE4_COMMON_I_O)
                                                      0.127     0.127 r  ibufds_inst/O
                         net (fo=5, routed)           0.009     0.136    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gtrefclk0_in[2]
    GTHE4_CHANNEL_X0Y2   GTHE4_CHANNEL (Prop_GTHE4_CHANNEL_GTREFCLK0_RXOUTCLKPCS)
                                                      0.513     0.649 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[2].GTHE4_CHANNEL_PRIM_INST/RXOUTCLKPCS
                         net (fo=15, routed)          0.297     0.945    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[2].delay_powergood_inst/GTHE4_CHANNEL_RXOUTCLKPCS[0]
    SLICE_X59Y20         FDRE                                         r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[2].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[5]/C
                         clock pessimism             -0.171     0.775    
    SLICE_X59Y20         FDRE (Hold_EFF2_SLICEL_C_D)
                                                      0.047     0.822    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[2].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.822    
                         arrival time                           0.921    
  -------------------------------------------------------------------
                         slack                                  0.099    

Slack (MET) :             0.107ns  (arrival time - required time)
  Source:                 xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[2].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by GTHE4_CHANNEL_RXOUTCLKPCS[2]  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[2].delay_powergood_inst/gen_powergood_delay.int_pwr_on_fsm_reg/D
                            (rising edge-triggered cell FDCE clocked by GTHE4_CHANNEL_RXOUTCLKPCS[2]  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             GTHE4_CHANNEL_RXOUTCLKPCS[2]
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (GTHE4_CHANNEL_RXOUTCLKPCS[2] rise@0.000ns - GTHE4_CHANNEL_RXOUTCLKPCS[2] rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.155ns (44.669%)  route 0.192ns (55.331%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.178ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.449ns
    Source Clock Delay      (SCD):    1.079ns
    Clock Pessimism Removal (CPR):    0.192ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GTHE4_CHANNEL_RXOUTCLKPCS[2] rise edge)
                                                      0.000     0.000 r  
    GTHE4_COMMON_X0Y0                                 0.000     0.000 r  pin_hdmi_tx_clk_i_p (IN)
                         net (fo=0)                   0.000     0.000    pin_hdmi_tx_clk_i_p
    GTHE4_COMMON_X0Y0    IBUFDS_GTE4 (Prop_IBUFDS1_GTHE4_GTHE4_COMMON_I_O)
                                                      0.086     0.086 r  ibufds_inst/O
                         net (fo=5, routed)           0.010     0.096    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gtrefclk0_in[2]
    GTHE4_CHANNEL_X0Y2   GTHE4_CHANNEL (Prop_GTHE4_CHANNEL_GTREFCLK0_RXOUTCLKPCS)
                                                      0.677     0.773 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[2].GTHE4_CHANNEL_PRIM_INST/RXOUTCLKPCS
                         net (fo=15, routed)          0.306     1.079    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[2].delay_powergood_inst/GTHE4_CHANNEL_RXOUTCLKPCS[0]
    SLICE_X59Y20         FDRE                                         r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[2].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y20         FDRE (Prop_GFF2_SLICEL_C_Q)
                                                      0.060     1.139 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[2].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[7]/Q
                         net (fo=1, routed)           0.121     1.260    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[2].delay_powergood_inst/gen_powergood_delay.wait_cnt[7]
    SLICE_X60Y18         LUT2 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.095     1.355 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[2].delay_powergood_inst/gen_powergood_delay.int_pwr_on_fsm_i_1__1/O
                         net (fo=1, routed)           0.071     1.426    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[2].delay_powergood_inst/gen_powergood_delay.int_pwr_on_fsm_i_1__1_n_0
    SLICE_X60Y18         FDCE                                         r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[2].delay_powergood_inst/gen_powergood_delay.int_pwr_on_fsm_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock GTHE4_CHANNEL_RXOUTCLKPCS[2] rise edge)
                                                      0.000     0.000 r  
    GTHE4_COMMON_X0Y0                                 0.000     0.000 r  pin_hdmi_tx_clk_i_p (IN)
                         net (fo=0)                   0.000     0.000    pin_hdmi_tx_clk_i_p
    GTHE4_COMMON_X0Y0    IBUFDS_GTE4 (Prop_IBUFDS1_GTHE4_GTHE4_COMMON_I_O)
                                                      0.152     0.152 r  ibufds_inst/O
                         net (fo=5, routed)           0.012     0.164    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gtrefclk0_in[2]
    GTHE4_CHANNEL_X0Y2   GTHE4_CHANNEL (Prop_GTHE4_CHANNEL_GTREFCLK0_RXOUTCLKPCS)
                                                      0.789     0.953 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[2].GTHE4_CHANNEL_PRIM_INST/RXOUTCLKPCS
                         net (fo=15, routed)          0.496     1.449    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[2].delay_powergood_inst/GTHE4_CHANNEL_RXOUTCLKPCS[0]
    SLICE_X60Y18         FDCE                                         r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[2].delay_powergood_inst/gen_powergood_delay.int_pwr_on_fsm_reg/C
                         clock pessimism             -0.192     1.257    
    SLICE_X60Y18         FDCE (Hold_AFF2_SLICEL_C_D)
                                                      0.062     1.319    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[2].delay_powergood_inst/gen_powergood_delay.int_pwr_on_fsm_reg
  -------------------------------------------------------------------
                         required time                         -1.319    
                         arrival time                           1.426    
  -------------------------------------------------------------------
                         slack                                  0.107    

Slack (MET) :             0.127ns  (arrival time - required time)
  Source:                 xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[2].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by GTHE4_CHANNEL_RXOUTCLKPCS[2]  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[2].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by GTHE4_CHANNEL_RXOUTCLKPCS[2]  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             GTHE4_CHANNEL_RXOUTCLKPCS[2]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (GTHE4_CHANNEL_RXOUTCLKPCS[2] rise@0.000ns - GTHE4_CHANNEL_RXOUTCLKPCS[2] rise@0.000ns)
  Data Path Delay:        0.180ns  (logic 0.040ns (22.222%)  route 0.140ns (77.778%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.941ns
    Source Clock Delay      (SCD):    0.760ns
    Clock Pessimism Removal (CPR):    0.176ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GTHE4_CHANNEL_RXOUTCLKPCS[2] rise edge)
                                                      0.000     0.000 r  
    GTHE4_COMMON_X0Y0                                 0.000     0.000 r  pin_hdmi_tx_clk_i_p (IN)
                         net (fo=0)                   0.000     0.000    pin_hdmi_tx_clk_i_p
    GTHE4_COMMON_X0Y0    IBUFDS_GTE4 (Prop_IBUFDS1_GTHE4_GTHE4_COMMON_I_O)
                                                      0.083     0.083 r  ibufds_inst/O
                         net (fo=5, routed)           0.007     0.090    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gtrefclk0_in[2]
    GTHE4_CHANNEL_X0Y2   GTHE4_CHANNEL (Prop_GTHE4_CHANNEL_GTREFCLK0_RXOUTCLKPCS)
                                                      0.441     0.531 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[2].GTHE4_CHANNEL_PRIM_INST/RXOUTCLKPCS
                         net (fo=15, routed)          0.229     0.760    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[2].delay_powergood_inst/GTHE4_CHANNEL_RXOUTCLKPCS[0]
    SLICE_X59Y20         FDRE                                         r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[2].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y20         FDRE (Prop_AFF2_SLICEL_C_Q)
                                                      0.040     0.800 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[2].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[1]/Q
                         net (fo=1, routed)           0.140     0.940    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[2].delay_powergood_inst/gen_powergood_delay.wait_cnt[1]
    SLICE_X59Y20         FDRE                                         r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[2].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock GTHE4_CHANNEL_RXOUTCLKPCS[2] rise edge)
                                                      0.000     0.000 r  
    GTHE4_COMMON_X0Y0                                 0.000     0.000 r  pin_hdmi_tx_clk_i_p (IN)
                         net (fo=0)                   0.000     0.000    pin_hdmi_tx_clk_i_p
    GTHE4_COMMON_X0Y0    IBUFDS_GTE4 (Prop_IBUFDS1_GTHE4_GTHE4_COMMON_I_O)
                                                      0.127     0.127 r  ibufds_inst/O
                         net (fo=5, routed)           0.009     0.136    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gtrefclk0_in[2]
    GTHE4_CHANNEL_X0Y2   GTHE4_CHANNEL (Prop_GTHE4_CHANNEL_GTREFCLK0_RXOUTCLKPCS)
                                                      0.513     0.649 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[2].GTHE4_CHANNEL_PRIM_INST/RXOUTCLKPCS
                         net (fo=15, routed)          0.293     0.941    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[2].delay_powergood_inst/GTHE4_CHANNEL_RXOUTCLKPCS[0]
    SLICE_X59Y20         FDRE                                         r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[2].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[2]/C
                         clock pessimism             -0.176     0.766    
    SLICE_X59Y20         FDRE (Hold_BFF2_SLICEL_C_D)
                                                      0.047     0.813    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[2].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.813    
                         arrival time                           0.940    
  -------------------------------------------------------------------
                         slack                                  0.127    

Slack (MET) :             0.130ns  (arrival time - required time)
  Source:                 xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[2].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by GTHE4_CHANNEL_RXOUTCLKPCS[2]  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[2].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by GTHE4_CHANNEL_RXOUTCLKPCS[2]  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             GTHE4_CHANNEL_RXOUTCLKPCS[2]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (GTHE4_CHANNEL_RXOUTCLKPCS[2] rise@0.000ns - GTHE4_CHANNEL_RXOUTCLKPCS[2] rise@0.000ns)
  Data Path Delay:        0.183ns  (logic 0.040ns (21.858%)  route 0.143ns (78.142%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.941ns
    Source Clock Delay      (SCD):    0.760ns
    Clock Pessimism Removal (CPR):    0.176ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GTHE4_CHANNEL_RXOUTCLKPCS[2] rise edge)
                                                      0.000     0.000 r  
    GTHE4_COMMON_X0Y0                                 0.000     0.000 r  pin_hdmi_tx_clk_i_p (IN)
                         net (fo=0)                   0.000     0.000    pin_hdmi_tx_clk_i_p
    GTHE4_COMMON_X0Y0    IBUFDS_GTE4 (Prop_IBUFDS1_GTHE4_GTHE4_COMMON_I_O)
                                                      0.083     0.083 r  ibufds_inst/O
                         net (fo=5, routed)           0.007     0.090    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gtrefclk0_in[2]
    GTHE4_CHANNEL_X0Y2   GTHE4_CHANNEL (Prop_GTHE4_CHANNEL_GTREFCLK0_RXOUTCLKPCS)
                                                      0.441     0.531 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[2].GTHE4_CHANNEL_PRIM_INST/RXOUTCLKPCS
                         net (fo=15, routed)          0.229     0.760    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[2].delay_powergood_inst/GTHE4_CHANNEL_RXOUTCLKPCS[0]
    SLICE_X59Y20         FDRE                                         r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[2].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y20         FDRE (Prop_BFF2_SLICEL_C_Q)
                                                      0.040     0.800 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[2].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[2]/Q
                         net (fo=1, routed)           0.143     0.943    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[2].delay_powergood_inst/gen_powergood_delay.wait_cnt[2]
    SLICE_X59Y20         FDRE                                         r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[2].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock GTHE4_CHANNEL_RXOUTCLKPCS[2] rise edge)
                                                      0.000     0.000 r  
    GTHE4_COMMON_X0Y0                                 0.000     0.000 r  pin_hdmi_tx_clk_i_p (IN)
                         net (fo=0)                   0.000     0.000    pin_hdmi_tx_clk_i_p
    GTHE4_COMMON_X0Y0    IBUFDS_GTE4 (Prop_IBUFDS1_GTHE4_GTHE4_COMMON_I_O)
                                                      0.127     0.127 r  ibufds_inst/O
                         net (fo=5, routed)           0.009     0.136    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gtrefclk0_in[2]
    GTHE4_CHANNEL_X0Y2   GTHE4_CHANNEL (Prop_GTHE4_CHANNEL_GTREFCLK0_RXOUTCLKPCS)
                                                      0.513     0.649 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[2].GTHE4_CHANNEL_PRIM_INST/RXOUTCLKPCS
                         net (fo=15, routed)          0.293     0.941    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[2].delay_powergood_inst/GTHE4_CHANNEL_RXOUTCLKPCS[0]
    SLICE_X59Y20         FDRE                                         r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[2].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[3]/C
                         clock pessimism             -0.176     0.766    
    SLICE_X59Y20         FDRE (Hold_CFF2_SLICEL_C_D)
                                                      0.047     0.813    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[2].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.813    
                         arrival time                           0.943    
  -------------------------------------------------------------------
                         slack                                  0.130    

Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[2].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by GTHE4_CHANNEL_RXOUTCLKPCS[2]  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[2].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by GTHE4_CHANNEL_RXOUTCLKPCS[2]  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             GTHE4_CHANNEL_RXOUTCLKPCS[2]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (GTHE4_CHANNEL_RXOUTCLKPCS[2] rise@0.000ns - GTHE4_CHANNEL_RXOUTCLKPCS[2] rise@0.000ns)
  Data Path Delay:        0.192ns  (logic 0.040ns (20.833%)  route 0.152ns (79.167%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.941ns
    Source Clock Delay      (SCD):    0.760ns
    Clock Pessimism Removal (CPR):    0.176ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GTHE4_CHANNEL_RXOUTCLKPCS[2] rise edge)
                                                      0.000     0.000 r  
    GTHE4_COMMON_X0Y0                                 0.000     0.000 r  pin_hdmi_tx_clk_i_p (IN)
                         net (fo=0)                   0.000     0.000    pin_hdmi_tx_clk_i_p
    GTHE4_COMMON_X0Y0    IBUFDS_GTE4 (Prop_IBUFDS1_GTHE4_GTHE4_COMMON_I_O)
                                                      0.083     0.083 r  ibufds_inst/O
                         net (fo=5, routed)           0.007     0.090    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gtrefclk0_in[2]
    GTHE4_CHANNEL_X0Y2   GTHE4_CHANNEL (Prop_GTHE4_CHANNEL_GTREFCLK0_RXOUTCLKPCS)
                                                      0.441     0.531 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[2].GTHE4_CHANNEL_PRIM_INST/RXOUTCLKPCS
                         net (fo=15, routed)          0.229     0.760    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[2].delay_powergood_inst/GTHE4_CHANNEL_RXOUTCLKPCS[0]
    SLICE_X59Y20         FDRE                                         r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[2].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y20         FDRE (Prop_CFF2_SLICEL_C_Q)
                                                      0.040     0.800 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[2].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[3]/Q
                         net (fo=1, routed)           0.152     0.952    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[2].delay_powergood_inst/gen_powergood_delay.wait_cnt[3]
    SLICE_X59Y20         FDRE                                         r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[2].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock GTHE4_CHANNEL_RXOUTCLKPCS[2] rise edge)
                                                      0.000     0.000 r  
    GTHE4_COMMON_X0Y0                                 0.000     0.000 r  pin_hdmi_tx_clk_i_p (IN)
                         net (fo=0)                   0.000     0.000    pin_hdmi_tx_clk_i_p
    GTHE4_COMMON_X0Y0    IBUFDS_GTE4 (Prop_IBUFDS1_GTHE4_GTHE4_COMMON_I_O)
                                                      0.127     0.127 r  ibufds_inst/O
                         net (fo=5, routed)           0.009     0.136    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gtrefclk0_in[2]
    GTHE4_CHANNEL_X0Y2   GTHE4_CHANNEL (Prop_GTHE4_CHANNEL_GTREFCLK0_RXOUTCLKPCS)
                                                      0.513     0.649 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[2].GTHE4_CHANNEL_PRIM_INST/RXOUTCLKPCS
                         net (fo=15, routed)          0.293     0.941    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[2].delay_powergood_inst/GTHE4_CHANNEL_RXOUTCLKPCS[0]
    SLICE_X59Y20         FDRE                                         r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[2].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[4]/C
                         clock pessimism             -0.176     0.766    
    SLICE_X59Y20         FDRE (Hold_DFF2_SLICEL_C_D)
                                                      0.047     0.813    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[2].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.813    
                         arrival time                           0.952    
  -------------------------------------------------------------------
                         slack                                  0.139    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[2].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by GTHE4_CHANNEL_RXOUTCLKPCS[2]  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[2].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by GTHE4_CHANNEL_RXOUTCLKPCS[2]  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             GTHE4_CHANNEL_RXOUTCLKPCS[2]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (GTHE4_CHANNEL_RXOUTCLKPCS[2] rise@0.000ns - GTHE4_CHANNEL_RXOUTCLKPCS[2] rise@0.000ns)
  Data Path Delay:        0.193ns  (logic 0.040ns (20.725%)  route 0.153ns (79.275%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.945ns
    Source Clock Delay      (SCD):    0.763ns
    Clock Pessimism Removal (CPR):    0.177ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GTHE4_CHANNEL_RXOUTCLKPCS[2] rise edge)
                                                      0.000     0.000 r  
    GTHE4_COMMON_X0Y0                                 0.000     0.000 r  pin_hdmi_tx_clk_i_p (IN)
                         net (fo=0)                   0.000     0.000    pin_hdmi_tx_clk_i_p
    GTHE4_COMMON_X0Y0    IBUFDS_GTE4 (Prop_IBUFDS1_GTHE4_GTHE4_COMMON_I_O)
                                                      0.083     0.083 r  ibufds_inst/O
                         net (fo=5, routed)           0.007     0.090    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gtrefclk0_in[2]
    GTHE4_CHANNEL_X0Y2   GTHE4_CHANNEL (Prop_GTHE4_CHANNEL_GTREFCLK0_RXOUTCLKPCS)
                                                      0.441     0.531 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[2].GTHE4_CHANNEL_PRIM_INST/RXOUTCLKPCS
                         net (fo=15, routed)          0.232     0.763    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[2].delay_powergood_inst/GTHE4_CHANNEL_RXOUTCLKPCS[0]
    SLICE_X59Y20         FDRE                                         r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[2].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y20         FDRE (Prop_FFF2_SLICEL_C_Q)
                                                      0.040     0.803 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[2].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[6]/Q
                         net (fo=1, routed)           0.153     0.956    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[2].delay_powergood_inst/gen_powergood_delay.wait_cnt[6]
    SLICE_X59Y20         FDRE                                         r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[2].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock GTHE4_CHANNEL_RXOUTCLKPCS[2] rise edge)
                                                      0.000     0.000 r  
    GTHE4_COMMON_X0Y0                                 0.000     0.000 r  pin_hdmi_tx_clk_i_p (IN)
                         net (fo=0)                   0.000     0.000    pin_hdmi_tx_clk_i_p
    GTHE4_COMMON_X0Y0    IBUFDS_GTE4 (Prop_IBUFDS1_GTHE4_GTHE4_COMMON_I_O)
                                                      0.127     0.127 r  ibufds_inst/O
                         net (fo=5, routed)           0.009     0.136    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gtrefclk0_in[2]
    GTHE4_CHANNEL_X0Y2   GTHE4_CHANNEL (Prop_GTHE4_CHANNEL_GTREFCLK0_RXOUTCLKPCS)
                                                      0.513     0.649 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[2].GTHE4_CHANNEL_PRIM_INST/RXOUTCLKPCS
                         net (fo=15, routed)          0.297     0.945    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[2].delay_powergood_inst/GTHE4_CHANNEL_RXOUTCLKPCS[0]
    SLICE_X59Y20         FDRE                                         r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[2].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[7]/C
                         clock pessimism             -0.177     0.769    
    SLICE_X59Y20         FDRE (Hold_GFF2_SLICEL_C_D)
                                                      0.047     0.816    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[2].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.816    
                         arrival time                           0.956    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.142ns  (arrival time - required time)
  Source:                 xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[2].delay_powergood_inst/gen_powergood_delay.int_pwr_on_fsm_reg/C
                            (rising edge-triggered cell FDCE clocked by GTHE4_CHANNEL_RXOUTCLKPCS[2]  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[2].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[4]/CE
                            (rising edge-triggered cell FDCE clocked by GTHE4_CHANNEL_RXOUTCLKPCS[2]  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             GTHE4_CHANNEL_RXOUTCLKPCS[2]
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (GTHE4_CHANNEL_RXOUTCLKPCS[2] rise@0.000ns - GTHE4_CHANNEL_RXOUTCLKPCS[2] rise@0.000ns)
  Data Path Delay:        0.267ns  (logic 0.082ns (30.692%)  route 0.185ns (69.308%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.138ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.505ns
    Source Clock Delay      (SCD):    1.095ns
    Clock Pessimism Removal (CPR):    0.272ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GTHE4_CHANNEL_RXOUTCLKPCS[2] rise edge)
                                                      0.000     0.000 r  
    GTHE4_COMMON_X0Y0                                 0.000     0.000 r  pin_hdmi_tx_clk_i_p (IN)
                         net (fo=0)                   0.000     0.000    pin_hdmi_tx_clk_i_p
    GTHE4_COMMON_X0Y0    IBUFDS_GTE4 (Prop_IBUFDS1_GTHE4_GTHE4_COMMON_I_O)
                                                      0.086     0.086 r  ibufds_inst/O
                         net (fo=5, routed)           0.010     0.096    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gtrefclk0_in[2]
    GTHE4_CHANNEL_X0Y2   GTHE4_CHANNEL (Prop_GTHE4_CHANNEL_GTREFCLK0_RXOUTCLKPCS)
                                                      0.677     0.773 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[2].GTHE4_CHANNEL_PRIM_INST/RXOUTCLKPCS
                         net (fo=15, routed)          0.322     1.095    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[2].delay_powergood_inst/GTHE4_CHANNEL_RXOUTCLKPCS[0]
    SLICE_X60Y18         FDCE                                         r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[2].delay_powergood_inst/gen_powergood_delay.int_pwr_on_fsm_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y18         FDCE (Prop_AFF2_SLICEL_C_Q)
                                                      0.060     1.155 f  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[2].delay_powergood_inst/gen_powergood_delay.int_pwr_on_fsm_reg/Q
                         net (fo=4, routed)           0.093     1.248    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[2].delay_powergood_inst/gen_powergood_delay.int_pwr_on_fsm
    SLICE_X60Y18         LUT1 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.022     1.270 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[2].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r[4]_i_1__1/O
                         net (fo=12, routed)          0.092     1.362    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[2].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r[4]_i_1__1_n_0
    SLICE_X59Y18         FDCE                                         r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[2].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock GTHE4_CHANNEL_RXOUTCLKPCS[2] rise edge)
                                                      0.000     0.000 r  
    GTHE4_COMMON_X0Y0                                 0.000     0.000 r  pin_hdmi_tx_clk_i_p (IN)
                         net (fo=0)                   0.000     0.000    pin_hdmi_tx_clk_i_p
    GTHE4_COMMON_X0Y0    IBUFDS_GTE4 (Prop_IBUFDS1_GTHE4_GTHE4_COMMON_I_O)
                                                      0.152     0.152 r  ibufds_inst/O
                         net (fo=5, routed)           0.012     0.164    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gtrefclk0_in[2]
    GTHE4_CHANNEL_X0Y2   GTHE4_CHANNEL (Prop_GTHE4_CHANNEL_GTREFCLK0_RXOUTCLKPCS)
                                                      0.789     0.953 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[2].GTHE4_CHANNEL_PRIM_INST/RXOUTCLKPCS
                         net (fo=15, routed)          0.552     1.505    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[2].delay_powergood_inst/GTHE4_CHANNEL_RXOUTCLKPCS[0]
    SLICE_X59Y18         FDCE                                         r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[2].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[4]/C
                         clock pessimism             -0.272     1.233    
    SLICE_X59Y18         FDCE (Hold_EFF2_SLICEL_C_CE)
                                                     -0.013     1.220    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[2].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.220    
                         arrival time                           1.362    
  -------------------------------------------------------------------
                         slack                                  0.142    

Slack (MET) :             0.150ns  (arrival time - required time)
  Source:                 xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[2].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by GTHE4_CHANNEL_RXOUTCLKPCS[2]  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[2].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by GTHE4_CHANNEL_RXOUTCLKPCS[2]  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             GTHE4_CHANNEL_RXOUTCLKPCS[2]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (GTHE4_CHANNEL_RXOUTCLKPCS[2] rise@0.000ns - GTHE4_CHANNEL_RXOUTCLKPCS[2] rise@0.000ns)
  Data Path Delay:        0.203ns  (logic 0.040ns (19.704%)  route 0.163ns (80.296%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.945ns
    Source Clock Delay      (SCD):    0.763ns
    Clock Pessimism Removal (CPR):    0.177ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GTHE4_CHANNEL_RXOUTCLKPCS[2] rise edge)
                                                      0.000     0.000 r  
    GTHE4_COMMON_X0Y0                                 0.000     0.000 r  pin_hdmi_tx_clk_i_p (IN)
                         net (fo=0)                   0.000     0.000    pin_hdmi_tx_clk_i_p
    GTHE4_COMMON_X0Y0    IBUFDS_GTE4 (Prop_IBUFDS1_GTHE4_GTHE4_COMMON_I_O)
                                                      0.083     0.083 r  ibufds_inst/O
                         net (fo=5, routed)           0.007     0.090    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gtrefclk0_in[2]
    GTHE4_CHANNEL_X0Y2   GTHE4_CHANNEL (Prop_GTHE4_CHANNEL_GTREFCLK0_RXOUTCLKPCS)
                                                      0.441     0.531 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[2].GTHE4_CHANNEL_PRIM_INST/RXOUTCLKPCS
                         net (fo=15, routed)          0.232     0.763    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[2].delay_powergood_inst/GTHE4_CHANNEL_RXOUTCLKPCS[0]
    SLICE_X59Y20         FDRE                                         r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[2].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y20         FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.040     0.803 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[2].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[5]/Q
                         net (fo=1, routed)           0.163     0.966    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[2].delay_powergood_inst/gen_powergood_delay.wait_cnt[5]
    SLICE_X59Y20         FDRE                                         r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[2].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock GTHE4_CHANNEL_RXOUTCLKPCS[2] rise edge)
                                                      0.000     0.000 r  
    GTHE4_COMMON_X0Y0                                 0.000     0.000 r  pin_hdmi_tx_clk_i_p (IN)
                         net (fo=0)                   0.000     0.000    pin_hdmi_tx_clk_i_p
    GTHE4_COMMON_X0Y0    IBUFDS_GTE4 (Prop_IBUFDS1_GTHE4_GTHE4_COMMON_I_O)
                                                      0.127     0.127 r  ibufds_inst/O
                         net (fo=5, routed)           0.009     0.136    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gtrefclk0_in[2]
    GTHE4_CHANNEL_X0Y2   GTHE4_CHANNEL (Prop_GTHE4_CHANNEL_GTREFCLK0_RXOUTCLKPCS)
                                                      0.513     0.649 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[2].GTHE4_CHANNEL_PRIM_INST/RXOUTCLKPCS
                         net (fo=15, routed)          0.297     0.945    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[2].delay_powergood_inst/GTHE4_CHANNEL_RXOUTCLKPCS[0]
    SLICE_X59Y20         FDRE                                         r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[2].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[6]/C
                         clock pessimism             -0.177     0.769    
    SLICE_X59Y20         FDRE (Hold_FFF2_SLICEL_C_D)
                                                      0.047     0.816    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[2].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.816    
                         arrival time                           0.966    
  -------------------------------------------------------------------
                         slack                                  0.150    

Slack (MET) :             0.150ns  (arrival time - required time)
  Source:                 xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[2].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by GTHE4_CHANNEL_RXOUTCLKPCS[2]  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[2].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by GTHE4_CHANNEL_RXOUTCLKPCS[2]  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             GTHE4_CHANNEL_RXOUTCLKPCS[2]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (GTHE4_CHANNEL_RXOUTCLKPCS[2] rise@0.000ns - GTHE4_CHANNEL_RXOUTCLKPCS[2] rise@0.000ns)
  Data Path Delay:        0.203ns  (logic 0.040ns (19.704%)  route 0.163ns (80.296%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.988ns
    Source Clock Delay      (SCD):    0.796ns
    Clock Pessimism Removal (CPR):    0.186ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GTHE4_CHANNEL_RXOUTCLKPCS[2] rise edge)
                                                      0.000     0.000 r  
    GTHE4_COMMON_X0Y0                                 0.000     0.000 r  pin_hdmi_tx_clk_i_p (IN)
                         net (fo=0)                   0.000     0.000    pin_hdmi_tx_clk_i_p
    GTHE4_COMMON_X0Y0    IBUFDS_GTE4 (Prop_IBUFDS1_GTHE4_GTHE4_COMMON_I_O)
                                                      0.083     0.083 r  ibufds_inst/O
                         net (fo=5, routed)           0.007     0.090    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gtrefclk0_in[2]
    GTHE4_CHANNEL_X0Y2   GTHE4_CHANNEL (Prop_GTHE4_CHANNEL_GTREFCLK0_RXOUTCLKPCS)
                                                      0.441     0.531 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[2].GTHE4_CHANNEL_PRIM_INST/RXOUTCLKPCS
                         net (fo=15, routed)          0.265     0.796    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[2].delay_powergood_inst/GTHE4_CHANNEL_RXOUTCLKPCS[0]
    SLICE_X59Y18         FDCE                                         r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[2].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y18         FDCE (Prop_CFF2_SLICEL_C_Q)
                                                      0.040     0.836 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[2].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[2]/Q
                         net (fo=1, routed)           0.163     0.999    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[2].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r[2]
    SLICE_X59Y18         FDCE                                         r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[2].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock GTHE4_CHANNEL_RXOUTCLKPCS[2] rise edge)
                                                      0.000     0.000 r  
    GTHE4_COMMON_X0Y0                                 0.000     0.000 r  pin_hdmi_tx_clk_i_p (IN)
                         net (fo=0)                   0.000     0.000    pin_hdmi_tx_clk_i_p
    GTHE4_COMMON_X0Y0    IBUFDS_GTE4 (Prop_IBUFDS1_GTHE4_GTHE4_COMMON_I_O)
                                                      0.127     0.127 r  ibufds_inst/O
                         net (fo=5, routed)           0.009     0.136    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gtrefclk0_in[2]
    GTHE4_CHANNEL_X0Y2   GTHE4_CHANNEL (Prop_GTHE4_CHANNEL_GTREFCLK0_RXOUTCLKPCS)
                                                      0.513     0.649 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[2].GTHE4_CHANNEL_PRIM_INST/RXOUTCLKPCS
                         net (fo=15, routed)          0.339     0.988    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[2].delay_powergood_inst/GTHE4_CHANNEL_RXOUTCLKPCS[0]
    SLICE_X59Y18         FDCE                                         r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[2].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[3]/C
                         clock pessimism             -0.186     0.802    
    SLICE_X59Y18         FDCE (Hold_DFF2_SLICEL_C_D)
                                                      0.047     0.849    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[2].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.849    
                         arrival time                           0.999    
  -------------------------------------------------------------------
                         slack                                  0.150    

Slack (MET) :             0.151ns  (arrival time - required time)
  Source:                 xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[2].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by GTHE4_CHANNEL_RXOUTCLKPCS[2]  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[2].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by GTHE4_CHANNEL_RXOUTCLKPCS[2]  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             GTHE4_CHANNEL_RXOUTCLKPCS[2]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (GTHE4_CHANNEL_RXOUTCLKPCS[2] rise@0.000ns - GTHE4_CHANNEL_RXOUTCLKPCS[2] rise@0.000ns)
  Data Path Delay:        0.213ns  (logic 0.041ns (19.249%)  route 0.172ns (80.751%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.992ns
    Source Clock Delay      (SCD):    0.796ns
    Clock Pessimism Removal (CPR):    0.181ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GTHE4_CHANNEL_RXOUTCLKPCS[2] rise edge)
                                                      0.000     0.000 r  
    GTHE4_COMMON_X0Y0                                 0.000     0.000 r  pin_hdmi_tx_clk_i_p (IN)
                         net (fo=0)                   0.000     0.000    pin_hdmi_tx_clk_i_p
    GTHE4_COMMON_X0Y0    IBUFDS_GTE4 (Prop_IBUFDS1_GTHE4_GTHE4_COMMON_I_O)
                                                      0.083     0.083 r  ibufds_inst/O
                         net (fo=5, routed)           0.007     0.090    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gtrefclk0_in[2]
    GTHE4_CHANNEL_X0Y2   GTHE4_CHANNEL (Prop_GTHE4_CHANNEL_GTREFCLK0_RXOUTCLKPCS)
                                                      0.441     0.531 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[2].GTHE4_CHANNEL_PRIM_INST/RXOUTCLKPCS
                         net (fo=15, routed)          0.265     0.796    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[2].delay_powergood_inst/GTHE4_CHANNEL_RXOUTCLKPCS[0]
    SLICE_X59Y18         FDCE                                         r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[2].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y18         FDCE (Prop_DFF2_SLICEL_C_Q)
                                                      0.041     0.837 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[2].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[3]/Q
                         net (fo=1, routed)           0.172     1.009    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[2].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r[3]
    SLICE_X59Y18         FDCE                                         r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[2].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock GTHE4_CHANNEL_RXOUTCLKPCS[2] rise edge)
                                                      0.000     0.000 r  
    GTHE4_COMMON_X0Y0                                 0.000     0.000 r  pin_hdmi_tx_clk_i_p (IN)
                         net (fo=0)                   0.000     0.000    pin_hdmi_tx_clk_i_p
    GTHE4_COMMON_X0Y0    IBUFDS_GTE4 (Prop_IBUFDS1_GTHE4_GTHE4_COMMON_I_O)
                                                      0.127     0.127 r  ibufds_inst/O
                         net (fo=5, routed)           0.009     0.136    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gtrefclk0_in[2]
    GTHE4_CHANNEL_X0Y2   GTHE4_CHANNEL (Prop_GTHE4_CHANNEL_GTREFCLK0_RXOUTCLKPCS)
                                                      0.513     0.649 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[2].GTHE4_CHANNEL_PRIM_INST/RXOUTCLKPCS
                         net (fo=15, routed)          0.343     0.992    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[2].delay_powergood_inst/GTHE4_CHANNEL_RXOUTCLKPCS[0]
    SLICE_X59Y18         FDCE                                         r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[2].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[4]/C
                         clock pessimism             -0.181     0.811    
    SLICE_X59Y18         FDCE (Hold_EFF2_SLICEL_C_D)
                                                      0.047     0.858    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[2].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.858    
                         arrival time                           1.009    
  -------------------------------------------------------------------
                         slack                                  0.151    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         GTHE4_CHANNEL_RXOUTCLKPCS[2]
Waveform(ns):       { 0.000 3.367 }
Period(ns):         6.734
Sources:            { xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[2].GTHE4_CHANNEL_PRIM_INST/RXOUTCLKPCS }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     FDCE/C   n/a            0.550         6.734       6.184      SLICE_X60Y18  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[2].delay_powergood_inst/gen_powergood_delay.int_pwr_on_fsm_reg/C
Min Period        n/a     FDCE/C   n/a            0.550         6.734       6.184      SLICE_X59Y18  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[2].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[0]/C
Min Period        n/a     FDCE/C   n/a            0.550         6.734       6.184      SLICE_X59Y18  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[2].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[1]/C
Min Period        n/a     FDCE/C   n/a            0.550         6.734       6.184      SLICE_X59Y18  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[2].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[2]/C
Min Period        n/a     FDCE/C   n/a            0.550         6.734       6.184      SLICE_X59Y18  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[2].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[3]/C
Min Period        n/a     FDCE/C   n/a            0.550         6.734       6.184      SLICE_X59Y18  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[2].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[4]/C
Min Period        n/a     FDRE/C   n/a            0.550         6.734       6.184      SLICE_X60Y19  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[2].delay_powergood_inst/gen_powergood_delay.pwr_on_fsm_reg/C
Min Period        n/a     FDRE/C   n/a            0.550         6.734       6.184      SLICE_X59Y19  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[2].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[0]/C
Min Period        n/a     FDRE/C   n/a            0.550         6.734       6.184      SLICE_X59Y20  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[2].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[1]/C
Min Period        n/a     FDRE/C   n/a            0.550         6.734       6.184      SLICE_X59Y20  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[2].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[2]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.275         3.367       3.092      SLICE_X60Y18  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[2].delay_powergood_inst/gen_powergood_delay.int_pwr_on_fsm_reg/C
Low Pulse Width   Fast    FDCE/C   n/a            0.275         3.367       3.092      SLICE_X60Y18  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[2].delay_powergood_inst/gen_powergood_delay.int_pwr_on_fsm_reg/C
Low Pulse Width   Slow    FDCE/C   n/a            0.275         3.367       3.092      SLICE_X59Y18  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[2].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.275         3.367       3.092      SLICE_X59Y18  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[2].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.275         3.367       3.092      SLICE_X59Y18  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[2].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[1]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.275         3.367       3.092      SLICE_X59Y18  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[2].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[1]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.275         3.367       3.092      SLICE_X59Y18  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[2].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[2]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.275         3.367       3.092      SLICE_X59Y18  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[2].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[2]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.275         3.367       3.092      SLICE_X59Y18  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[2].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[3]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.275         3.367       3.092      SLICE_X59Y18  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[2].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[3]/C
High Pulse Width  Slow    FDCE/C   n/a            0.275         3.367       3.092      SLICE_X60Y18  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[2].delay_powergood_inst/gen_powergood_delay.int_pwr_on_fsm_reg/C
High Pulse Width  Fast    FDCE/C   n/a            0.275         3.367       3.092      SLICE_X60Y18  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[2].delay_powergood_inst/gen_powergood_delay.int_pwr_on_fsm_reg/C
High Pulse Width  Slow    FDCE/C   n/a            0.275         3.367       3.092      SLICE_X59Y18  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[2].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.275         3.367       3.092      SLICE_X59Y18  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[2].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.275         3.367       3.092      SLICE_X59Y18  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[2].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[1]/C
High Pulse Width  Fast    FDCE/C   n/a            0.275         3.367       3.092      SLICE_X59Y18  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[2].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[1]/C
High Pulse Width  Slow    FDCE/C   n/a            0.275         3.367       3.092      SLICE_X59Y18  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[2].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[2]/C
High Pulse Width  Fast    FDCE/C   n/a            0.275         3.367       3.092      SLICE_X59Y18  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[2].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[2]/C
High Pulse Width  Slow    FDCE/C   n/a            0.275         3.367       3.092      SLICE_X59Y18  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[2].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[3]/C
High Pulse Width  Fast    FDCE/C   n/a            0.275         3.367       3.092      SLICE_X59Y18  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[2].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[3]/C



---------------------------------------------------------------------------------------------------
From Clock:  GTHE4_CHANNEL_RXOUTCLKPCS[3]
  To Clock:  GTHE4_CHANNEL_RXOUTCLKPCS[3]

Setup :            0  Failing Endpoints,  Worst Slack        5.586ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.028ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.092ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.586ns  (required time - arrival time)
  Source:                 xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[3].delay_powergood_inst/gen_powergood_delay.int_pwr_on_fsm_reg/C
                            (rising edge-triggered cell FDCE clocked by GTHE4_CHANNEL_RXOUTCLKPCS[3]  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[3].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by GTHE4_CHANNEL_RXOUTCLKPCS[3]  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             GTHE4_CHANNEL_RXOUTCLKPCS[3]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (GTHE4_CHANNEL_RXOUTCLKPCS[3] rise@6.734ns - GTHE4_CHANNEL_RXOUTCLKPCS[3] rise@0.000ns)
  Data Path Delay:        0.800ns  (logic 0.132ns (16.502%)  route 0.668ns (83.498%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.242ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.134ns = ( 7.868 - 6.734 ) 
    Source Clock Delay      (SCD):    1.569ns
    Clock Pessimism Removal (CPR):    0.194ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GTHE4_CHANNEL_RXOUTCLKPCS[3] rise edge)
                                                      0.000     0.000 r  
    GTHE4_COMMON_X0Y0                                 0.000     0.000 r  pin_hdmi_tx_clk_i_p (IN)
                         net (fo=0)                   0.000     0.000    pin_hdmi_tx_clk_i_p
    GTHE4_COMMON_X0Y0    IBUFDS_GTE4 (Prop_IBUFDS1_GTHE4_GTHE4_COMMON_I_O)
                                                      0.152     0.152 r  ibufds_inst/O
                         net (fo=5, routed)           0.012     0.164    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gtrefclk0_in[3]
    GTHE4_CHANNEL_X0Y3   GTHE4_CHANNEL (Prop_GTHE4_CHANNEL_GTREFCLK0_RXOUTCLKPCS)
                                                      0.789     0.953 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[3].GTHE4_CHANNEL_PRIM_INST/RXOUTCLKPCS
                         net (fo=15, routed)          0.617     1.569    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[3].delay_powergood_inst/GTHE4_CHANNEL_RXOUTCLKPCS[0]
    SLICE_X57Y15         FDCE                                         r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[3].delay_powergood_inst/gen_powergood_delay.int_pwr_on_fsm_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y15         FDCE (Prop_AFF2_SLICEL_C_Q)
                                                      0.081     1.650 f  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[3].delay_powergood_inst/gen_powergood_delay.int_pwr_on_fsm_reg/Q
                         net (fo=4, routed)           0.216     1.866    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[3].delay_powergood_inst/gen_powergood_delay.int_pwr_on_fsm
    SLICE_X57Y15         LUT1 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.051     1.917 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[3].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r[4]_i_1__2/O
                         net (fo=12, routed)          0.452     2.369    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[3].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r[4]_i_1__2_n_0
    SLICE_X58Y16         FDRE                                         r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[3].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock GTHE4_CHANNEL_RXOUTCLKPCS[3] rise edge)
                                                      6.734     6.734 r  
    GTHE4_COMMON_X0Y0                                 0.000     6.734 r  pin_hdmi_tx_clk_i_p (IN)
                         net (fo=0)                   0.000     6.734    pin_hdmi_tx_clk_i_p
    GTHE4_COMMON_X0Y0    IBUFDS_GTE4 (Prop_IBUFDS1_GTHE4_GTHE4_COMMON_I_O)
                                                      0.086     6.820 r  ibufds_inst/O
                         net (fo=5, routed)           0.010     6.830    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gtrefclk0_in[3]
    GTHE4_CHANNEL_X0Y3   GTHE4_CHANNEL (Prop_GTHE4_CHANNEL_GTREFCLK0_RXOUTCLKPCS)
                                                      0.677     7.507 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[3].GTHE4_CHANNEL_PRIM_INST/RXOUTCLKPCS
                         net (fo=15, routed)          0.361     7.868    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[3].delay_powergood_inst/GTHE4_CHANNEL_RXOUTCLKPCS[0]
    SLICE_X58Y16         FDRE                                         r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[3].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[1]/C
                         clock pessimism              0.194     8.061    
                         clock uncertainty           -0.046     8.015    
    SLICE_X58Y16         FDRE (Setup_AFF2_SLICEM_C_CE)
                                                     -0.060     7.955    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[3].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                          7.955    
                         arrival time                          -2.369    
  -------------------------------------------------------------------
                         slack                                  5.586    

Slack (MET) :             5.586ns  (required time - arrival time)
  Source:                 xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[3].delay_powergood_inst/gen_powergood_delay.int_pwr_on_fsm_reg/C
                            (rising edge-triggered cell FDCE clocked by GTHE4_CHANNEL_RXOUTCLKPCS[3]  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[3].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by GTHE4_CHANNEL_RXOUTCLKPCS[3]  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             GTHE4_CHANNEL_RXOUTCLKPCS[3]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (GTHE4_CHANNEL_RXOUTCLKPCS[3] rise@6.734ns - GTHE4_CHANNEL_RXOUTCLKPCS[3] rise@0.000ns)
  Data Path Delay:        0.800ns  (logic 0.132ns (16.502%)  route 0.668ns (83.498%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.242ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.134ns = ( 7.868 - 6.734 ) 
    Source Clock Delay      (SCD):    1.569ns
    Clock Pessimism Removal (CPR):    0.194ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GTHE4_CHANNEL_RXOUTCLKPCS[3] rise edge)
                                                      0.000     0.000 r  
    GTHE4_COMMON_X0Y0                                 0.000     0.000 r  pin_hdmi_tx_clk_i_p (IN)
                         net (fo=0)                   0.000     0.000    pin_hdmi_tx_clk_i_p
    GTHE4_COMMON_X0Y0    IBUFDS_GTE4 (Prop_IBUFDS1_GTHE4_GTHE4_COMMON_I_O)
                                                      0.152     0.152 r  ibufds_inst/O
                         net (fo=5, routed)           0.012     0.164    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gtrefclk0_in[3]
    GTHE4_CHANNEL_X0Y3   GTHE4_CHANNEL (Prop_GTHE4_CHANNEL_GTREFCLK0_RXOUTCLKPCS)
                                                      0.789     0.953 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[3].GTHE4_CHANNEL_PRIM_INST/RXOUTCLKPCS
                         net (fo=15, routed)          0.617     1.569    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[3].delay_powergood_inst/GTHE4_CHANNEL_RXOUTCLKPCS[0]
    SLICE_X57Y15         FDCE                                         r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[3].delay_powergood_inst/gen_powergood_delay.int_pwr_on_fsm_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y15         FDCE (Prop_AFF2_SLICEL_C_Q)
                                                      0.081     1.650 f  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[3].delay_powergood_inst/gen_powergood_delay.int_pwr_on_fsm_reg/Q
                         net (fo=4, routed)           0.216     1.866    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[3].delay_powergood_inst/gen_powergood_delay.int_pwr_on_fsm
    SLICE_X57Y15         LUT1 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.051     1.917 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[3].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r[4]_i_1__2/O
                         net (fo=12, routed)          0.452     2.369    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[3].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r[4]_i_1__2_n_0
    SLICE_X58Y16         FDRE                                         r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[3].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock GTHE4_CHANNEL_RXOUTCLKPCS[3] rise edge)
                                                      6.734     6.734 r  
    GTHE4_COMMON_X0Y0                                 0.000     6.734 r  pin_hdmi_tx_clk_i_p (IN)
                         net (fo=0)                   0.000     6.734    pin_hdmi_tx_clk_i_p
    GTHE4_COMMON_X0Y0    IBUFDS_GTE4 (Prop_IBUFDS1_GTHE4_GTHE4_COMMON_I_O)
                                                      0.086     6.820 r  ibufds_inst/O
                         net (fo=5, routed)           0.010     6.830    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gtrefclk0_in[3]
    GTHE4_CHANNEL_X0Y3   GTHE4_CHANNEL (Prop_GTHE4_CHANNEL_GTREFCLK0_RXOUTCLKPCS)
                                                      0.677     7.507 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[3].GTHE4_CHANNEL_PRIM_INST/RXOUTCLKPCS
                         net (fo=15, routed)          0.361     7.868    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[3].delay_powergood_inst/GTHE4_CHANNEL_RXOUTCLKPCS[0]
    SLICE_X58Y16         FDRE                                         r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[3].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[2]/C
                         clock pessimism              0.194     8.061    
                         clock uncertainty           -0.046     8.015    
    SLICE_X58Y16         FDRE (Setup_BFF2_SLICEM_C_CE)
                                                     -0.060     7.955    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[3].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                          7.955    
                         arrival time                          -2.369    
  -------------------------------------------------------------------
                         slack                                  5.586    

Slack (MET) :             5.586ns  (required time - arrival time)
  Source:                 xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[3].delay_powergood_inst/gen_powergood_delay.int_pwr_on_fsm_reg/C
                            (rising edge-triggered cell FDCE clocked by GTHE4_CHANNEL_RXOUTCLKPCS[3]  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[3].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by GTHE4_CHANNEL_RXOUTCLKPCS[3]  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             GTHE4_CHANNEL_RXOUTCLKPCS[3]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (GTHE4_CHANNEL_RXOUTCLKPCS[3] rise@6.734ns - GTHE4_CHANNEL_RXOUTCLKPCS[3] rise@0.000ns)
  Data Path Delay:        0.800ns  (logic 0.132ns (16.502%)  route 0.668ns (83.498%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.242ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.134ns = ( 7.868 - 6.734 ) 
    Source Clock Delay      (SCD):    1.569ns
    Clock Pessimism Removal (CPR):    0.194ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GTHE4_CHANNEL_RXOUTCLKPCS[3] rise edge)
                                                      0.000     0.000 r  
    GTHE4_COMMON_X0Y0                                 0.000     0.000 r  pin_hdmi_tx_clk_i_p (IN)
                         net (fo=0)                   0.000     0.000    pin_hdmi_tx_clk_i_p
    GTHE4_COMMON_X0Y0    IBUFDS_GTE4 (Prop_IBUFDS1_GTHE4_GTHE4_COMMON_I_O)
                                                      0.152     0.152 r  ibufds_inst/O
                         net (fo=5, routed)           0.012     0.164    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gtrefclk0_in[3]
    GTHE4_CHANNEL_X0Y3   GTHE4_CHANNEL (Prop_GTHE4_CHANNEL_GTREFCLK0_RXOUTCLKPCS)
                                                      0.789     0.953 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[3].GTHE4_CHANNEL_PRIM_INST/RXOUTCLKPCS
                         net (fo=15, routed)          0.617     1.569    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[3].delay_powergood_inst/GTHE4_CHANNEL_RXOUTCLKPCS[0]
    SLICE_X57Y15         FDCE                                         r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[3].delay_powergood_inst/gen_powergood_delay.int_pwr_on_fsm_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y15         FDCE (Prop_AFF2_SLICEL_C_Q)
                                                      0.081     1.650 f  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[3].delay_powergood_inst/gen_powergood_delay.int_pwr_on_fsm_reg/Q
                         net (fo=4, routed)           0.216     1.866    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[3].delay_powergood_inst/gen_powergood_delay.int_pwr_on_fsm
    SLICE_X57Y15         LUT1 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.051     1.917 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[3].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r[4]_i_1__2/O
                         net (fo=12, routed)          0.452     2.369    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[3].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r[4]_i_1__2_n_0
    SLICE_X58Y16         FDRE                                         r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[3].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock GTHE4_CHANNEL_RXOUTCLKPCS[3] rise edge)
                                                      6.734     6.734 r  
    GTHE4_COMMON_X0Y0                                 0.000     6.734 r  pin_hdmi_tx_clk_i_p (IN)
                         net (fo=0)                   0.000     6.734    pin_hdmi_tx_clk_i_p
    GTHE4_COMMON_X0Y0    IBUFDS_GTE4 (Prop_IBUFDS1_GTHE4_GTHE4_COMMON_I_O)
                                                      0.086     6.820 r  ibufds_inst/O
                         net (fo=5, routed)           0.010     6.830    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gtrefclk0_in[3]
    GTHE4_CHANNEL_X0Y3   GTHE4_CHANNEL (Prop_GTHE4_CHANNEL_GTREFCLK0_RXOUTCLKPCS)
                                                      0.677     7.507 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[3].GTHE4_CHANNEL_PRIM_INST/RXOUTCLKPCS
                         net (fo=15, routed)          0.361     7.868    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[3].delay_powergood_inst/GTHE4_CHANNEL_RXOUTCLKPCS[0]
    SLICE_X58Y16         FDRE                                         r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[3].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[3]/C
                         clock pessimism              0.194     8.061    
                         clock uncertainty           -0.046     8.015    
    SLICE_X58Y16         FDRE (Setup_CFF2_SLICEM_C_CE)
                                                     -0.060     7.955    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[3].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                          7.955    
                         arrival time                          -2.369    
  -------------------------------------------------------------------
                         slack                                  5.586    

Slack (MET) :             5.586ns  (required time - arrival time)
  Source:                 xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[3].delay_powergood_inst/gen_powergood_delay.int_pwr_on_fsm_reg/C
                            (rising edge-triggered cell FDCE clocked by GTHE4_CHANNEL_RXOUTCLKPCS[3]  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[3].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by GTHE4_CHANNEL_RXOUTCLKPCS[3]  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             GTHE4_CHANNEL_RXOUTCLKPCS[3]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (GTHE4_CHANNEL_RXOUTCLKPCS[3] rise@6.734ns - GTHE4_CHANNEL_RXOUTCLKPCS[3] rise@0.000ns)
  Data Path Delay:        0.800ns  (logic 0.132ns (16.502%)  route 0.668ns (83.498%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.242ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.134ns = ( 7.868 - 6.734 ) 
    Source Clock Delay      (SCD):    1.569ns
    Clock Pessimism Removal (CPR):    0.194ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GTHE4_CHANNEL_RXOUTCLKPCS[3] rise edge)
                                                      0.000     0.000 r  
    GTHE4_COMMON_X0Y0                                 0.000     0.000 r  pin_hdmi_tx_clk_i_p (IN)
                         net (fo=0)                   0.000     0.000    pin_hdmi_tx_clk_i_p
    GTHE4_COMMON_X0Y0    IBUFDS_GTE4 (Prop_IBUFDS1_GTHE4_GTHE4_COMMON_I_O)
                                                      0.152     0.152 r  ibufds_inst/O
                         net (fo=5, routed)           0.012     0.164    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gtrefclk0_in[3]
    GTHE4_CHANNEL_X0Y3   GTHE4_CHANNEL (Prop_GTHE4_CHANNEL_GTREFCLK0_RXOUTCLKPCS)
                                                      0.789     0.953 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[3].GTHE4_CHANNEL_PRIM_INST/RXOUTCLKPCS
                         net (fo=15, routed)          0.617     1.569    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[3].delay_powergood_inst/GTHE4_CHANNEL_RXOUTCLKPCS[0]
    SLICE_X57Y15         FDCE                                         r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[3].delay_powergood_inst/gen_powergood_delay.int_pwr_on_fsm_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y15         FDCE (Prop_AFF2_SLICEL_C_Q)
                                                      0.081     1.650 f  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[3].delay_powergood_inst/gen_powergood_delay.int_pwr_on_fsm_reg/Q
                         net (fo=4, routed)           0.216     1.866    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[3].delay_powergood_inst/gen_powergood_delay.int_pwr_on_fsm
    SLICE_X57Y15         LUT1 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.051     1.917 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[3].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r[4]_i_1__2/O
                         net (fo=12, routed)          0.452     2.369    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[3].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r[4]_i_1__2_n_0
    SLICE_X58Y16         FDRE                                         r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[3].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock GTHE4_CHANNEL_RXOUTCLKPCS[3] rise edge)
                                                      6.734     6.734 r  
    GTHE4_COMMON_X0Y0                                 0.000     6.734 r  pin_hdmi_tx_clk_i_p (IN)
                         net (fo=0)                   0.000     6.734    pin_hdmi_tx_clk_i_p
    GTHE4_COMMON_X0Y0    IBUFDS_GTE4 (Prop_IBUFDS1_GTHE4_GTHE4_COMMON_I_O)
                                                      0.086     6.820 r  ibufds_inst/O
                         net (fo=5, routed)           0.010     6.830    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gtrefclk0_in[3]
    GTHE4_CHANNEL_X0Y3   GTHE4_CHANNEL (Prop_GTHE4_CHANNEL_GTREFCLK0_RXOUTCLKPCS)
                                                      0.677     7.507 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[3].GTHE4_CHANNEL_PRIM_INST/RXOUTCLKPCS
                         net (fo=15, routed)          0.361     7.868    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[3].delay_powergood_inst/GTHE4_CHANNEL_RXOUTCLKPCS[0]
    SLICE_X58Y16         FDRE                                         r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[3].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[4]/C
                         clock pessimism              0.194     8.061    
                         clock uncertainty           -0.046     8.015    
    SLICE_X58Y16         FDRE (Setup_DFF2_SLICEM_C_CE)
                                                     -0.060     7.955    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[3].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[4]
  -------------------------------------------------------------------
                         required time                          7.955    
                         arrival time                          -2.369    
  -------------------------------------------------------------------
                         slack                                  5.586    

Slack (MET) :             5.586ns  (required time - arrival time)
  Source:                 xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[3].delay_powergood_inst/gen_powergood_delay.int_pwr_on_fsm_reg/C
                            (rising edge-triggered cell FDCE clocked by GTHE4_CHANNEL_RXOUTCLKPCS[3]  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[3].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by GTHE4_CHANNEL_RXOUTCLKPCS[3]  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             GTHE4_CHANNEL_RXOUTCLKPCS[3]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (GTHE4_CHANNEL_RXOUTCLKPCS[3] rise@6.734ns - GTHE4_CHANNEL_RXOUTCLKPCS[3] rise@0.000ns)
  Data Path Delay:        0.798ns  (logic 0.132ns (16.543%)  route 0.666ns (83.457%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.243ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.133ns = ( 7.867 - 6.734 ) 
    Source Clock Delay      (SCD):    1.569ns
    Clock Pessimism Removal (CPR):    0.194ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GTHE4_CHANNEL_RXOUTCLKPCS[3] rise edge)
                                                      0.000     0.000 r  
    GTHE4_COMMON_X0Y0                                 0.000     0.000 r  pin_hdmi_tx_clk_i_p (IN)
                         net (fo=0)                   0.000     0.000    pin_hdmi_tx_clk_i_p
    GTHE4_COMMON_X0Y0    IBUFDS_GTE4 (Prop_IBUFDS1_GTHE4_GTHE4_COMMON_I_O)
                                                      0.152     0.152 r  ibufds_inst/O
                         net (fo=5, routed)           0.012     0.164    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gtrefclk0_in[3]
    GTHE4_CHANNEL_X0Y3   GTHE4_CHANNEL (Prop_GTHE4_CHANNEL_GTREFCLK0_RXOUTCLKPCS)
                                                      0.789     0.953 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[3].GTHE4_CHANNEL_PRIM_INST/RXOUTCLKPCS
                         net (fo=15, routed)          0.617     1.569    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[3].delay_powergood_inst/GTHE4_CHANNEL_RXOUTCLKPCS[0]
    SLICE_X57Y15         FDCE                                         r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[3].delay_powergood_inst/gen_powergood_delay.int_pwr_on_fsm_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y15         FDCE (Prop_AFF2_SLICEL_C_Q)
                                                      0.081     1.650 f  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[3].delay_powergood_inst/gen_powergood_delay.int_pwr_on_fsm_reg/Q
                         net (fo=4, routed)           0.216     1.866    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[3].delay_powergood_inst/gen_powergood_delay.int_pwr_on_fsm
    SLICE_X57Y15         LUT1 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.051     1.917 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[3].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r[4]_i_1__2/O
                         net (fo=12, routed)          0.450     2.367    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[3].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r[4]_i_1__2_n_0
    SLICE_X58Y16         FDRE                                         r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[3].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock GTHE4_CHANNEL_RXOUTCLKPCS[3] rise edge)
                                                      6.734     6.734 r  
    GTHE4_COMMON_X0Y0                                 0.000     6.734 r  pin_hdmi_tx_clk_i_p (IN)
                         net (fo=0)                   0.000     6.734    pin_hdmi_tx_clk_i_p
    GTHE4_COMMON_X0Y0    IBUFDS_GTE4 (Prop_IBUFDS1_GTHE4_GTHE4_COMMON_I_O)
                                                      0.086     6.820 r  ibufds_inst/O
                         net (fo=5, routed)           0.010     6.830    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gtrefclk0_in[3]
    GTHE4_CHANNEL_X0Y3   GTHE4_CHANNEL (Prop_GTHE4_CHANNEL_GTREFCLK0_RXOUTCLKPCS)
                                                      0.677     7.507 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[3].GTHE4_CHANNEL_PRIM_INST/RXOUTCLKPCS
                         net (fo=15, routed)          0.360     7.867    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[3].delay_powergood_inst/GTHE4_CHANNEL_RXOUTCLKPCS[0]
    SLICE_X58Y16         FDRE                                         r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[3].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[5]/C
                         clock pessimism              0.194     8.060    
                         clock uncertainty           -0.046     8.014    
    SLICE_X58Y16         FDRE (Setup_EFF2_SLICEM_C_CE)
                                                     -0.061     7.953    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[3].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[5]
  -------------------------------------------------------------------
                         required time                          7.953    
                         arrival time                          -2.367    
  -------------------------------------------------------------------
                         slack                                  5.586    

Slack (MET) :             5.586ns  (required time - arrival time)
  Source:                 xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[3].delay_powergood_inst/gen_powergood_delay.int_pwr_on_fsm_reg/C
                            (rising edge-triggered cell FDCE clocked by GTHE4_CHANNEL_RXOUTCLKPCS[3]  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[3].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by GTHE4_CHANNEL_RXOUTCLKPCS[3]  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             GTHE4_CHANNEL_RXOUTCLKPCS[3]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (GTHE4_CHANNEL_RXOUTCLKPCS[3] rise@6.734ns - GTHE4_CHANNEL_RXOUTCLKPCS[3] rise@0.000ns)
  Data Path Delay:        0.798ns  (logic 0.132ns (16.543%)  route 0.666ns (83.457%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.243ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.133ns = ( 7.867 - 6.734 ) 
    Source Clock Delay      (SCD):    1.569ns
    Clock Pessimism Removal (CPR):    0.194ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GTHE4_CHANNEL_RXOUTCLKPCS[3] rise edge)
                                                      0.000     0.000 r  
    GTHE4_COMMON_X0Y0                                 0.000     0.000 r  pin_hdmi_tx_clk_i_p (IN)
                         net (fo=0)                   0.000     0.000    pin_hdmi_tx_clk_i_p
    GTHE4_COMMON_X0Y0    IBUFDS_GTE4 (Prop_IBUFDS1_GTHE4_GTHE4_COMMON_I_O)
                                                      0.152     0.152 r  ibufds_inst/O
                         net (fo=5, routed)           0.012     0.164    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gtrefclk0_in[3]
    GTHE4_CHANNEL_X0Y3   GTHE4_CHANNEL (Prop_GTHE4_CHANNEL_GTREFCLK0_RXOUTCLKPCS)
                                                      0.789     0.953 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[3].GTHE4_CHANNEL_PRIM_INST/RXOUTCLKPCS
                         net (fo=15, routed)          0.617     1.569    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[3].delay_powergood_inst/GTHE4_CHANNEL_RXOUTCLKPCS[0]
    SLICE_X57Y15         FDCE                                         r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[3].delay_powergood_inst/gen_powergood_delay.int_pwr_on_fsm_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y15         FDCE (Prop_AFF2_SLICEL_C_Q)
                                                      0.081     1.650 f  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[3].delay_powergood_inst/gen_powergood_delay.int_pwr_on_fsm_reg/Q
                         net (fo=4, routed)           0.216     1.866    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[3].delay_powergood_inst/gen_powergood_delay.int_pwr_on_fsm
    SLICE_X57Y15         LUT1 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.051     1.917 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[3].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r[4]_i_1__2/O
                         net (fo=12, routed)          0.450     2.367    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[3].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r[4]_i_1__2_n_0
    SLICE_X58Y16         FDRE                                         r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[3].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock GTHE4_CHANNEL_RXOUTCLKPCS[3] rise edge)
                                                      6.734     6.734 r  
    GTHE4_COMMON_X0Y0                                 0.000     6.734 r  pin_hdmi_tx_clk_i_p (IN)
                         net (fo=0)                   0.000     6.734    pin_hdmi_tx_clk_i_p
    GTHE4_COMMON_X0Y0    IBUFDS_GTE4 (Prop_IBUFDS1_GTHE4_GTHE4_COMMON_I_O)
                                                      0.086     6.820 r  ibufds_inst/O
                         net (fo=5, routed)           0.010     6.830    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gtrefclk0_in[3]
    GTHE4_CHANNEL_X0Y3   GTHE4_CHANNEL (Prop_GTHE4_CHANNEL_GTREFCLK0_RXOUTCLKPCS)
                                                      0.677     7.507 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[3].GTHE4_CHANNEL_PRIM_INST/RXOUTCLKPCS
                         net (fo=15, routed)          0.360     7.867    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[3].delay_powergood_inst/GTHE4_CHANNEL_RXOUTCLKPCS[0]
    SLICE_X58Y16         FDRE                                         r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[3].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[6]/C
                         clock pessimism              0.194     8.060    
                         clock uncertainty           -0.046     8.014    
    SLICE_X58Y16         FDRE (Setup_FFF2_SLICEM_C_CE)
                                                     -0.061     7.953    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[3].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[6]
  -------------------------------------------------------------------
                         required time                          7.953    
                         arrival time                          -2.367    
  -------------------------------------------------------------------
                         slack                                  5.586    

Slack (MET) :             5.586ns  (required time - arrival time)
  Source:                 xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[3].delay_powergood_inst/gen_powergood_delay.int_pwr_on_fsm_reg/C
                            (rising edge-triggered cell FDCE clocked by GTHE4_CHANNEL_RXOUTCLKPCS[3]  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[3].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by GTHE4_CHANNEL_RXOUTCLKPCS[3]  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             GTHE4_CHANNEL_RXOUTCLKPCS[3]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (GTHE4_CHANNEL_RXOUTCLKPCS[3] rise@6.734ns - GTHE4_CHANNEL_RXOUTCLKPCS[3] rise@0.000ns)
  Data Path Delay:        0.798ns  (logic 0.132ns (16.543%)  route 0.666ns (83.457%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.243ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.133ns = ( 7.867 - 6.734 ) 
    Source Clock Delay      (SCD):    1.569ns
    Clock Pessimism Removal (CPR):    0.194ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GTHE4_CHANNEL_RXOUTCLKPCS[3] rise edge)
                                                      0.000     0.000 r  
    GTHE4_COMMON_X0Y0                                 0.000     0.000 r  pin_hdmi_tx_clk_i_p (IN)
                         net (fo=0)                   0.000     0.000    pin_hdmi_tx_clk_i_p
    GTHE4_COMMON_X0Y0    IBUFDS_GTE4 (Prop_IBUFDS1_GTHE4_GTHE4_COMMON_I_O)
                                                      0.152     0.152 r  ibufds_inst/O
                         net (fo=5, routed)           0.012     0.164    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gtrefclk0_in[3]
    GTHE4_CHANNEL_X0Y3   GTHE4_CHANNEL (Prop_GTHE4_CHANNEL_GTREFCLK0_RXOUTCLKPCS)
                                                      0.789     0.953 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[3].GTHE4_CHANNEL_PRIM_INST/RXOUTCLKPCS
                         net (fo=15, routed)          0.617     1.569    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[3].delay_powergood_inst/GTHE4_CHANNEL_RXOUTCLKPCS[0]
    SLICE_X57Y15         FDCE                                         r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[3].delay_powergood_inst/gen_powergood_delay.int_pwr_on_fsm_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y15         FDCE (Prop_AFF2_SLICEL_C_Q)
                                                      0.081     1.650 f  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[3].delay_powergood_inst/gen_powergood_delay.int_pwr_on_fsm_reg/Q
                         net (fo=4, routed)           0.216     1.866    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[3].delay_powergood_inst/gen_powergood_delay.int_pwr_on_fsm
    SLICE_X57Y15         LUT1 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.051     1.917 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[3].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r[4]_i_1__2/O
                         net (fo=12, routed)          0.450     2.367    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[3].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r[4]_i_1__2_n_0
    SLICE_X58Y16         FDRE                                         r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[3].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock GTHE4_CHANNEL_RXOUTCLKPCS[3] rise edge)
                                                      6.734     6.734 r  
    GTHE4_COMMON_X0Y0                                 0.000     6.734 r  pin_hdmi_tx_clk_i_p (IN)
                         net (fo=0)                   0.000     6.734    pin_hdmi_tx_clk_i_p
    GTHE4_COMMON_X0Y0    IBUFDS_GTE4 (Prop_IBUFDS1_GTHE4_GTHE4_COMMON_I_O)
                                                      0.086     6.820 r  ibufds_inst/O
                         net (fo=5, routed)           0.010     6.830    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gtrefclk0_in[3]
    GTHE4_CHANNEL_X0Y3   GTHE4_CHANNEL (Prop_GTHE4_CHANNEL_GTREFCLK0_RXOUTCLKPCS)
                                                      0.677     7.507 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[3].GTHE4_CHANNEL_PRIM_INST/RXOUTCLKPCS
                         net (fo=15, routed)          0.360     7.867    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[3].delay_powergood_inst/GTHE4_CHANNEL_RXOUTCLKPCS[0]
    SLICE_X58Y16         FDRE                                         r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[3].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[7]/C
                         clock pessimism              0.194     8.060    
                         clock uncertainty           -0.046     8.014    
    SLICE_X58Y16         FDRE (Setup_GFF2_SLICEM_C_CE)
                                                     -0.061     7.953    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[3].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[7]
  -------------------------------------------------------------------
                         required time                          7.953    
                         arrival time                          -2.367    
  -------------------------------------------------------------------
                         slack                                  5.586    

Slack (MET) :             5.617ns  (required time - arrival time)
  Source:                 xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[3].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by GTHE4_CHANNEL_RXOUTCLKPCS[3]  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[3].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by GTHE4_CHANNEL_RXOUTCLKPCS[3]  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             GTHE4_CHANNEL_RXOUTCLKPCS[3]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (GTHE4_CHANNEL_RXOUTCLKPCS[3] rise@6.734ns - GTHE4_CHANNEL_RXOUTCLKPCS[3] rise@0.000ns)
  Data Path Delay:        0.884ns  (logic 0.189ns (21.387%)  route 0.695ns (78.613%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.127ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.161ns = ( 7.895 - 6.734 ) 
    Source Clock Delay      (SCD):    1.648ns
    Clock Pessimism Removal (CPR):    0.360ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GTHE4_CHANNEL_RXOUTCLKPCS[3] rise edge)
                                                      0.000     0.000 r  
    GTHE4_COMMON_X0Y0                                 0.000     0.000 r  pin_hdmi_tx_clk_i_p (IN)
                         net (fo=0)                   0.000     0.000    pin_hdmi_tx_clk_i_p
    GTHE4_COMMON_X0Y0    IBUFDS_GTE4 (Prop_IBUFDS1_GTHE4_GTHE4_COMMON_I_O)
                                                      0.152     0.152 r  ibufds_inst/O
                         net (fo=5, routed)           0.012     0.164    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gtrefclk0_in[3]
    GTHE4_CHANNEL_X0Y3   GTHE4_CHANNEL (Prop_GTHE4_CHANNEL_GTREFCLK0_RXOUTCLKPCS)
                                                      0.789     0.953 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[3].GTHE4_CHANNEL_PRIM_INST/RXOUTCLKPCS
                         net (fo=15, routed)          0.695     1.648    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[3].delay_powergood_inst/GTHE4_CHANNEL_RXOUTCLKPCS[0]
    SLICE_X58Y14         FDCE                                         r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[3].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y14         FDCE (Prop_EFF2_SLICEM_C_Q)
                                                      0.079     1.727 f  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[3].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[4]/Q
                         net (fo=9, routed)           0.364     2.090    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[3].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r[4]
    SLICE_X57Y15         LUT2 (Prop_D5LUT_SLICEL_I0_O)
                                                      0.110     2.200 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[3].delay_powergood_inst/gen_powergood_delay.wait_cnt[0]_i_1__2/O
                         net (fo=1, routed)           0.331     2.531    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[3].delay_powergood_inst/gen_powergood_delay.wait_cnt[0]_i_1__2_n_0
    SLICE_X58Y15         FDRE                                         r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[3].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock GTHE4_CHANNEL_RXOUTCLKPCS[3] rise edge)
                                                      6.734     6.734 r  
    GTHE4_COMMON_X0Y0                                 0.000     6.734 r  pin_hdmi_tx_clk_i_p (IN)
                         net (fo=0)                   0.000     6.734    pin_hdmi_tx_clk_i_p
    GTHE4_COMMON_X0Y0    IBUFDS_GTE4 (Prop_IBUFDS1_GTHE4_GTHE4_COMMON_I_O)
                                                      0.086     6.820 r  ibufds_inst/O
                         net (fo=5, routed)           0.010     6.830    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gtrefclk0_in[3]
    GTHE4_CHANNEL_X0Y3   GTHE4_CHANNEL (Prop_GTHE4_CHANNEL_GTREFCLK0_RXOUTCLKPCS)
                                                      0.677     7.507 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[3].GTHE4_CHANNEL_PRIM_INST/RXOUTCLKPCS
                         net (fo=15, routed)          0.388     7.895    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[3].delay_powergood_inst/GTHE4_CHANNEL_RXOUTCLKPCS[0]
    SLICE_X58Y15         FDRE                                         r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[3].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[0]/C
                         clock pessimism              0.360     8.255    
                         clock uncertainty           -0.046     8.208    
    SLICE_X58Y15         FDRE (Setup_AFF2_SLICEM_C_CE)
                                                     -0.060     8.148    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[3].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                          8.148    
                         arrival time                          -2.531    
  -------------------------------------------------------------------
                         slack                                  5.617    

Slack (MET) :             5.797ns  (required time - arrival time)
  Source:                 xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[3].delay_powergood_inst/gen_powergood_delay.int_pwr_on_fsm_reg/C
                            (rising edge-triggered cell FDCE clocked by GTHE4_CHANNEL_RXOUTCLKPCS[3]  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[3].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[4]/CE
                            (rising edge-triggered cell FDCE clocked by GTHE4_CHANNEL_RXOUTCLKPCS[3]  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             GTHE4_CHANNEL_RXOUTCLKPCS[3]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (GTHE4_CHANNEL_RXOUTCLKPCS[3] rise@6.734ns - GTHE4_CHANNEL_RXOUTCLKPCS[3] rise@0.000ns)
  Data Path Delay:        0.646ns  (logic 0.132ns (20.425%)  route 0.514ns (79.575%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.184ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.192ns = ( 7.926 - 6.734 ) 
    Source Clock Delay      (SCD):    1.569ns
    Clock Pessimism Removal (CPR):    0.194ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GTHE4_CHANNEL_RXOUTCLKPCS[3] rise edge)
                                                      0.000     0.000 r  
    GTHE4_COMMON_X0Y0                                 0.000     0.000 r  pin_hdmi_tx_clk_i_p (IN)
                         net (fo=0)                   0.000     0.000    pin_hdmi_tx_clk_i_p
    GTHE4_COMMON_X0Y0    IBUFDS_GTE4 (Prop_IBUFDS1_GTHE4_GTHE4_COMMON_I_O)
                                                      0.152     0.152 r  ibufds_inst/O
                         net (fo=5, routed)           0.012     0.164    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gtrefclk0_in[3]
    GTHE4_CHANNEL_X0Y3   GTHE4_CHANNEL (Prop_GTHE4_CHANNEL_GTREFCLK0_RXOUTCLKPCS)
                                                      0.789     0.953 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[3].GTHE4_CHANNEL_PRIM_INST/RXOUTCLKPCS
                         net (fo=15, routed)          0.617     1.569    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[3].delay_powergood_inst/GTHE4_CHANNEL_RXOUTCLKPCS[0]
    SLICE_X57Y15         FDCE                                         r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[3].delay_powergood_inst/gen_powergood_delay.int_pwr_on_fsm_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y15         FDCE (Prop_AFF2_SLICEL_C_Q)
                                                      0.081     1.650 f  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[3].delay_powergood_inst/gen_powergood_delay.int_pwr_on_fsm_reg/Q
                         net (fo=4, routed)           0.216     1.866    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[3].delay_powergood_inst/gen_powergood_delay.int_pwr_on_fsm
    SLICE_X57Y15         LUT1 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.051     1.917 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[3].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r[4]_i_1__2/O
                         net (fo=12, routed)          0.298     2.216    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[3].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r[4]_i_1__2_n_0
    SLICE_X58Y14         FDCE                                         r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[3].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock GTHE4_CHANNEL_RXOUTCLKPCS[3] rise edge)
                                                      6.734     6.734 r  
    GTHE4_COMMON_X0Y0                                 0.000     6.734 r  pin_hdmi_tx_clk_i_p (IN)
                         net (fo=0)                   0.000     6.734    pin_hdmi_tx_clk_i_p
    GTHE4_COMMON_X0Y0    IBUFDS_GTE4 (Prop_IBUFDS1_GTHE4_GTHE4_COMMON_I_O)
                                                      0.086     6.820 r  ibufds_inst/O
                         net (fo=5, routed)           0.010     6.830    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gtrefclk0_in[3]
    GTHE4_CHANNEL_X0Y3   GTHE4_CHANNEL (Prop_GTHE4_CHANNEL_GTREFCLK0_RXOUTCLKPCS)
                                                      0.677     7.507 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[3].GTHE4_CHANNEL_PRIM_INST/RXOUTCLKPCS
                         net (fo=15, routed)          0.419     7.926    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[3].delay_powergood_inst/GTHE4_CHANNEL_RXOUTCLKPCS[0]
    SLICE_X58Y14         FDCE                                         r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[3].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[4]/C
                         clock pessimism              0.194     8.120    
                         clock uncertainty           -0.046     8.073    
    SLICE_X58Y14         FDCE (Setup_EFF2_SLICEM_C_CE)
                                                     -0.061     8.012    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[3].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[4]
  -------------------------------------------------------------------
                         required time                          8.012    
                         arrival time                          -2.216    
  -------------------------------------------------------------------
                         slack                                  5.797    

Slack (MET) :             5.842ns  (required time - arrival time)
  Source:                 xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[3].delay_powergood_inst/gen_powergood_delay.int_pwr_on_fsm_reg/C
                            (rising edge-triggered cell FDCE clocked by GTHE4_CHANNEL_RXOUTCLKPCS[3]  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[3].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by GTHE4_CHANNEL_RXOUTCLKPCS[3]  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             GTHE4_CHANNEL_RXOUTCLKPCS[3]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (GTHE4_CHANNEL_RXOUTCLKPCS[3] rise@6.734ns - GTHE4_CHANNEL_RXOUTCLKPCS[3] rise@0.000ns)
  Data Path Delay:        0.603ns  (logic 0.132ns (21.890%)  route 0.471ns (78.110%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.183ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.193ns = ( 7.927 - 6.734 ) 
    Source Clock Delay      (SCD):    1.569ns
    Clock Pessimism Removal (CPR):    0.194ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GTHE4_CHANNEL_RXOUTCLKPCS[3] rise edge)
                                                      0.000     0.000 r  
    GTHE4_COMMON_X0Y0                                 0.000     0.000 r  pin_hdmi_tx_clk_i_p (IN)
                         net (fo=0)                   0.000     0.000    pin_hdmi_tx_clk_i_p
    GTHE4_COMMON_X0Y0    IBUFDS_GTE4 (Prop_IBUFDS1_GTHE4_GTHE4_COMMON_I_O)
                                                      0.152     0.152 r  ibufds_inst/O
                         net (fo=5, routed)           0.012     0.164    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gtrefclk0_in[3]
    GTHE4_CHANNEL_X0Y3   GTHE4_CHANNEL (Prop_GTHE4_CHANNEL_GTREFCLK0_RXOUTCLKPCS)
                                                      0.789     0.953 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[3].GTHE4_CHANNEL_PRIM_INST/RXOUTCLKPCS
                         net (fo=15, routed)          0.617     1.569    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[3].delay_powergood_inst/GTHE4_CHANNEL_RXOUTCLKPCS[0]
    SLICE_X57Y15         FDCE                                         r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[3].delay_powergood_inst/gen_powergood_delay.int_pwr_on_fsm_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y15         FDCE (Prop_AFF2_SLICEL_C_Q)
                                                      0.081     1.650 f  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[3].delay_powergood_inst/gen_powergood_delay.int_pwr_on_fsm_reg/Q
                         net (fo=4, routed)           0.216     1.866    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[3].delay_powergood_inst/gen_powergood_delay.int_pwr_on_fsm
    SLICE_X57Y15         LUT1 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.051     1.917 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[3].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r[4]_i_1__2/O
                         net (fo=12, routed)          0.255     2.172    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[3].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r[4]_i_1__2_n_0
    SLICE_X58Y14         FDCE                                         r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[3].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock GTHE4_CHANNEL_RXOUTCLKPCS[3] rise edge)
                                                      6.734     6.734 r  
    GTHE4_COMMON_X0Y0                                 0.000     6.734 r  pin_hdmi_tx_clk_i_p (IN)
                         net (fo=0)                   0.000     6.734    pin_hdmi_tx_clk_i_p
    GTHE4_COMMON_X0Y0    IBUFDS_GTE4 (Prop_IBUFDS1_GTHE4_GTHE4_COMMON_I_O)
                                                      0.086     6.820 r  ibufds_inst/O
                         net (fo=5, routed)           0.010     6.830    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gtrefclk0_in[3]
    GTHE4_CHANNEL_X0Y3   GTHE4_CHANNEL (Prop_GTHE4_CHANNEL_GTREFCLK0_RXOUTCLKPCS)
                                                      0.677     7.507 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[3].GTHE4_CHANNEL_PRIM_INST/RXOUTCLKPCS
                         net (fo=15, routed)          0.420     7.927    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[3].delay_powergood_inst/GTHE4_CHANNEL_RXOUTCLKPCS[0]
    SLICE_X58Y14         FDCE                                         r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[3].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[0]/C
                         clock pessimism              0.194     8.121    
                         clock uncertainty           -0.046     8.074    
    SLICE_X58Y14         FDCE (Setup_AFF2_SLICEM_C_CE)
                                                     -0.060     8.014    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[3].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[0]
  -------------------------------------------------------------------
                         required time                          8.014    
                         arrival time                          -2.172    
  -------------------------------------------------------------------
                         slack                                  5.842    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.028ns  (arrival time - required time)
  Source:                 xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[3].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by GTHE4_CHANNEL_RXOUTCLKPCS[3]  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[3].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by GTHE4_CHANNEL_RXOUTCLKPCS[3]  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             GTHE4_CHANNEL_RXOUTCLKPCS[3]
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (GTHE4_CHANNEL_RXOUTCLKPCS[3] rise@0.000ns - GTHE4_CHANNEL_RXOUTCLKPCS[3] rise@0.000ns)
  Data Path Delay:        0.171ns  (logic 0.060ns (35.088%)  route 0.111ns (64.912%))
  Logic Levels:           0  
  Clock Path Skew:        0.081ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.547ns
    Source Clock Delay      (SCD):    1.161ns
    Clock Pessimism Removal (CPR):    0.305ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GTHE4_CHANNEL_RXOUTCLKPCS[3] rise edge)
                                                      0.000     0.000 r  
    GTHE4_COMMON_X0Y0                                 0.000     0.000 r  pin_hdmi_tx_clk_i_p (IN)
                         net (fo=0)                   0.000     0.000    pin_hdmi_tx_clk_i_p
    GTHE4_COMMON_X0Y0    IBUFDS_GTE4 (Prop_IBUFDS1_GTHE4_GTHE4_COMMON_I_O)
                                                      0.086     0.086 r  ibufds_inst/O
                         net (fo=5, routed)           0.010     0.096    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gtrefclk0_in[3]
    GTHE4_CHANNEL_X0Y3   GTHE4_CHANNEL (Prop_GTHE4_CHANNEL_GTREFCLK0_RXOUTCLKPCS)
                                                      0.677     0.773 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[3].GTHE4_CHANNEL_PRIM_INST/RXOUTCLKPCS
                         net (fo=15, routed)          0.388     1.161    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[3].delay_powergood_inst/GTHE4_CHANNEL_RXOUTCLKPCS[0]
    SLICE_X58Y15         FDRE                                         r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[3].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y15         FDRE (Prop_AFF2_SLICEM_C_Q)
                                                      0.060     1.221 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[3].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[0]/Q
                         net (fo=1, routed)           0.111     1.332    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[3].delay_powergood_inst/gen_powergood_delay.wait_cnt[0]
    SLICE_X58Y16         FDRE                                         r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[3].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock GTHE4_CHANNEL_RXOUTCLKPCS[3] rise edge)
                                                      0.000     0.000 r  
    GTHE4_COMMON_X0Y0                                 0.000     0.000 r  pin_hdmi_tx_clk_i_p (IN)
                         net (fo=0)                   0.000     0.000    pin_hdmi_tx_clk_i_p
    GTHE4_COMMON_X0Y0    IBUFDS_GTE4 (Prop_IBUFDS1_GTHE4_GTHE4_COMMON_I_O)
                                                      0.152     0.152 r  ibufds_inst/O
                         net (fo=5, routed)           0.012     0.164    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gtrefclk0_in[3]
    GTHE4_CHANNEL_X0Y3   GTHE4_CHANNEL (Prop_GTHE4_CHANNEL_GTREFCLK0_RXOUTCLKPCS)
                                                      0.789     0.953 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[3].GTHE4_CHANNEL_PRIM_INST/RXOUTCLKPCS
                         net (fo=15, routed)          0.594     1.547    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[3].delay_powergood_inst/GTHE4_CHANNEL_RXOUTCLKPCS[0]
    SLICE_X58Y16         FDRE                                         r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[3].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[1]/C
                         clock pessimism             -0.305     1.242    
    SLICE_X58Y16         FDRE (Hold_AFF2_SLICEM_C_D)
                                                      0.062     1.304    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[3].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.304    
                         arrival time                           1.332    
  -------------------------------------------------------------------
                         slack                                  0.028    

Slack (MET) :             0.043ns  (arrival time - required time)
  Source:                 xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[3].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by GTHE4_CHANNEL_RXOUTCLKPCS[3]  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[3].delay_powergood_inst/gen_powergood_delay.int_pwr_on_fsm_reg/D
                            (rising edge-triggered cell FDCE clocked by GTHE4_CHANNEL_RXOUTCLKPCS[3]  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             GTHE4_CHANNEL_RXOUTCLKPCS[3]
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (GTHE4_CHANNEL_RXOUTCLKPCS[3] rise@0.000ns - GTHE4_CHANNEL_RXOUTCLKPCS[3] rise@0.000ns)
  Data Path Delay:        0.348ns  (logic 0.153ns (43.966%)  route 0.195ns (56.034%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.243ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.569ns
    Source Clock Delay      (SCD):    1.133ns
    Clock Pessimism Removal (CPR):    0.194ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GTHE4_CHANNEL_RXOUTCLKPCS[3] rise edge)
                                                      0.000     0.000 r  
    GTHE4_COMMON_X0Y0                                 0.000     0.000 r  pin_hdmi_tx_clk_i_p (IN)
                         net (fo=0)                   0.000     0.000    pin_hdmi_tx_clk_i_p
    GTHE4_COMMON_X0Y0    IBUFDS_GTE4 (Prop_IBUFDS1_GTHE4_GTHE4_COMMON_I_O)
                                                      0.086     0.086 r  ibufds_inst/O
                         net (fo=5, routed)           0.010     0.096    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gtrefclk0_in[3]
    GTHE4_CHANNEL_X0Y3   GTHE4_CHANNEL (Prop_GTHE4_CHANNEL_GTREFCLK0_RXOUTCLKPCS)
                                                      0.677     0.773 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[3].GTHE4_CHANNEL_PRIM_INST/RXOUTCLKPCS
                         net (fo=15, routed)          0.360     1.133    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[3].delay_powergood_inst/GTHE4_CHANNEL_RXOUTCLKPCS[0]
    SLICE_X58Y16         FDRE                                         r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[3].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y16         FDRE (Prop_GFF2_SLICEM_C_Q)
                                                      0.060     1.193 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[3].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[7]/Q
                         net (fo=1, routed)           0.127     1.320    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[3].delay_powergood_inst/gen_powergood_delay.wait_cnt[7]
    SLICE_X57Y15         LUT2 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.093     1.413 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[3].delay_powergood_inst/gen_powergood_delay.int_pwr_on_fsm_i_1__2/O
                         net (fo=1, routed)           0.068     1.481    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[3].delay_powergood_inst/gen_powergood_delay.int_pwr_on_fsm_i_1__2_n_0
    SLICE_X57Y15         FDCE                                         r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[3].delay_powergood_inst/gen_powergood_delay.int_pwr_on_fsm_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock GTHE4_CHANNEL_RXOUTCLKPCS[3] rise edge)
                                                      0.000     0.000 r  
    GTHE4_COMMON_X0Y0                                 0.000     0.000 r  pin_hdmi_tx_clk_i_p (IN)
                         net (fo=0)                   0.000     0.000    pin_hdmi_tx_clk_i_p
    GTHE4_COMMON_X0Y0    IBUFDS_GTE4 (Prop_IBUFDS1_GTHE4_GTHE4_COMMON_I_O)
                                                      0.152     0.152 r  ibufds_inst/O
                         net (fo=5, routed)           0.012     0.164    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gtrefclk0_in[3]
    GTHE4_CHANNEL_X0Y3   GTHE4_CHANNEL (Prop_GTHE4_CHANNEL_GTREFCLK0_RXOUTCLKPCS)
                                                      0.789     0.953 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[3].GTHE4_CHANNEL_PRIM_INST/RXOUTCLKPCS
                         net (fo=15, routed)          0.617     1.569    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[3].delay_powergood_inst/GTHE4_CHANNEL_RXOUTCLKPCS[0]
    SLICE_X57Y15         FDCE                                         r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[3].delay_powergood_inst/gen_powergood_delay.int_pwr_on_fsm_reg/C
                         clock pessimism             -0.194     1.376    
    SLICE_X57Y15         FDCE (Hold_AFF2_SLICEL_C_D)
                                                      0.062     1.438    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[3].delay_powergood_inst/gen_powergood_delay.int_pwr_on_fsm_reg
  -------------------------------------------------------------------
                         required time                         -1.438    
                         arrival time                           1.481    
  -------------------------------------------------------------------
                         slack                                  0.043    

Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[3].delay_powergood_inst/gen_powergood_delay.int_pwr_on_fsm_reg/C
                            (rising edge-triggered cell FDCE clocked by GTHE4_CHANNEL_RXOUTCLKPCS[3]  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[3].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by GTHE4_CHANNEL_RXOUTCLKPCS[3]  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             GTHE4_CHANNEL_RXOUTCLKPCS[3]
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (GTHE4_CHANNEL_RXOUTCLKPCS[3] rise@0.000ns - GTHE4_CHANNEL_RXOUTCLKPCS[3] rise@0.000ns)
  Data Path Delay:        0.333ns  (logic 0.095ns (28.495%)  route 0.238ns (71.505%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.301ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.650ns
    Source Clock Delay      (SCD):    1.155ns
    Clock Pessimism Removal (CPR):    0.194ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GTHE4_CHANNEL_RXOUTCLKPCS[3] rise edge)
                                                      0.000     0.000 r  
    GTHE4_COMMON_X0Y0                                 0.000     0.000 r  pin_hdmi_tx_clk_i_p (IN)
                         net (fo=0)                   0.000     0.000    pin_hdmi_tx_clk_i_p
    GTHE4_COMMON_X0Y0    IBUFDS_GTE4 (Prop_IBUFDS1_GTHE4_GTHE4_COMMON_I_O)
                                                      0.086     0.086 r  ibufds_inst/O
                         net (fo=5, routed)           0.010     0.096    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gtrefclk0_in[3]
    GTHE4_CHANNEL_X0Y3   GTHE4_CHANNEL (Prop_GTHE4_CHANNEL_GTREFCLK0_RXOUTCLKPCS)
                                                      0.677     0.773 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[3].GTHE4_CHANNEL_PRIM_INST/RXOUTCLKPCS
                         net (fo=15, routed)          0.382     1.155    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[3].delay_powergood_inst/GTHE4_CHANNEL_RXOUTCLKPCS[0]
    SLICE_X57Y15         FDCE                                         r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[3].delay_powergood_inst/gen_powergood_delay.int_pwr_on_fsm_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y15         FDCE (Prop_AFF2_SLICEL_C_Q)
                                                      0.060     1.215 f  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[3].delay_powergood_inst/gen_powergood_delay.int_pwr_on_fsm_reg/Q
                         net (fo=4, routed)           0.093     1.308    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[3].delay_powergood_inst/gen_powergood_delay.int_pwr_on_fsm
    SLICE_X57Y15         LUT1 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.035     1.343 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[3].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r[4]_i_1__2/O
                         net (fo=12, routed)          0.146     1.489    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[3].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r[4]_i_1__2_n_0
    SLICE_X58Y14         FDCE                                         r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[3].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock GTHE4_CHANNEL_RXOUTCLKPCS[3] rise edge)
                                                      0.000     0.000 r  
    GTHE4_COMMON_X0Y0                                 0.000     0.000 r  pin_hdmi_tx_clk_i_p (IN)
                         net (fo=0)                   0.000     0.000    pin_hdmi_tx_clk_i_p
    GTHE4_COMMON_X0Y0    IBUFDS_GTE4 (Prop_IBUFDS1_GTHE4_GTHE4_COMMON_I_O)
                                                      0.152     0.152 r  ibufds_inst/O
                         net (fo=5, routed)           0.012     0.164    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gtrefclk0_in[3]
    GTHE4_CHANNEL_X0Y3   GTHE4_CHANNEL (Prop_GTHE4_CHANNEL_GTREFCLK0_RXOUTCLKPCS)
                                                      0.789     0.953 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[3].GTHE4_CHANNEL_PRIM_INST/RXOUTCLKPCS
                         net (fo=15, routed)          0.697     1.650    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[3].delay_powergood_inst/GTHE4_CHANNEL_RXOUTCLKPCS[0]
    SLICE_X58Y14         FDCE                                         r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[3].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[0]/C
                         clock pessimism             -0.194     1.456    
    SLICE_X58Y14         FDCE (Hold_AFF2_SLICEM_C_CE)
                                                     -0.013     1.443    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[3].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.443    
                         arrival time                           1.489    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[3].delay_powergood_inst/gen_powergood_delay.int_pwr_on_fsm_reg/C
                            (rising edge-triggered cell FDCE clocked by GTHE4_CHANNEL_RXOUTCLKPCS[3]  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[3].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by GTHE4_CHANNEL_RXOUTCLKPCS[3]  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             GTHE4_CHANNEL_RXOUTCLKPCS[3]
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (GTHE4_CHANNEL_RXOUTCLKPCS[3] rise@0.000ns - GTHE4_CHANNEL_RXOUTCLKPCS[3] rise@0.000ns)
  Data Path Delay:        0.333ns  (logic 0.095ns (28.495%)  route 0.238ns (71.505%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.301ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.650ns
    Source Clock Delay      (SCD):    1.155ns
    Clock Pessimism Removal (CPR):    0.194ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GTHE4_CHANNEL_RXOUTCLKPCS[3] rise edge)
                                                      0.000     0.000 r  
    GTHE4_COMMON_X0Y0                                 0.000     0.000 r  pin_hdmi_tx_clk_i_p (IN)
                         net (fo=0)                   0.000     0.000    pin_hdmi_tx_clk_i_p
    GTHE4_COMMON_X0Y0    IBUFDS_GTE4 (Prop_IBUFDS1_GTHE4_GTHE4_COMMON_I_O)
                                                      0.086     0.086 r  ibufds_inst/O
                         net (fo=5, routed)           0.010     0.096    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gtrefclk0_in[3]
    GTHE4_CHANNEL_X0Y3   GTHE4_CHANNEL (Prop_GTHE4_CHANNEL_GTREFCLK0_RXOUTCLKPCS)
                                                      0.677     0.773 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[3].GTHE4_CHANNEL_PRIM_INST/RXOUTCLKPCS
                         net (fo=15, routed)          0.382     1.155    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[3].delay_powergood_inst/GTHE4_CHANNEL_RXOUTCLKPCS[0]
    SLICE_X57Y15         FDCE                                         r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[3].delay_powergood_inst/gen_powergood_delay.int_pwr_on_fsm_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y15         FDCE (Prop_AFF2_SLICEL_C_Q)
                                                      0.060     1.215 f  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[3].delay_powergood_inst/gen_powergood_delay.int_pwr_on_fsm_reg/Q
                         net (fo=4, routed)           0.093     1.308    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[3].delay_powergood_inst/gen_powergood_delay.int_pwr_on_fsm
    SLICE_X57Y15         LUT1 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.035     1.343 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[3].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r[4]_i_1__2/O
                         net (fo=12, routed)          0.146     1.489    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[3].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r[4]_i_1__2_n_0
    SLICE_X58Y14         FDCE                                         r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[3].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock GTHE4_CHANNEL_RXOUTCLKPCS[3] rise edge)
                                                      0.000     0.000 r  
    GTHE4_COMMON_X0Y0                                 0.000     0.000 r  pin_hdmi_tx_clk_i_p (IN)
                         net (fo=0)                   0.000     0.000    pin_hdmi_tx_clk_i_p
    GTHE4_COMMON_X0Y0    IBUFDS_GTE4 (Prop_IBUFDS1_GTHE4_GTHE4_COMMON_I_O)
                                                      0.152     0.152 r  ibufds_inst/O
                         net (fo=5, routed)           0.012     0.164    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gtrefclk0_in[3]
    GTHE4_CHANNEL_X0Y3   GTHE4_CHANNEL (Prop_GTHE4_CHANNEL_GTREFCLK0_RXOUTCLKPCS)
                                                      0.789     0.953 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[3].GTHE4_CHANNEL_PRIM_INST/RXOUTCLKPCS
                         net (fo=15, routed)          0.697     1.650    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[3].delay_powergood_inst/GTHE4_CHANNEL_RXOUTCLKPCS[0]
    SLICE_X58Y14         FDCE                                         r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[3].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[1]/C
                         clock pessimism             -0.194     1.456    
    SLICE_X58Y14         FDCE (Hold_BFF2_SLICEM_C_CE)
                                                     -0.013     1.443    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[3].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.443    
                         arrival time                           1.489    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[3].delay_powergood_inst/gen_powergood_delay.int_pwr_on_fsm_reg/C
                            (rising edge-triggered cell FDCE clocked by GTHE4_CHANNEL_RXOUTCLKPCS[3]  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[3].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by GTHE4_CHANNEL_RXOUTCLKPCS[3]  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             GTHE4_CHANNEL_RXOUTCLKPCS[3]
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (GTHE4_CHANNEL_RXOUTCLKPCS[3] rise@0.000ns - GTHE4_CHANNEL_RXOUTCLKPCS[3] rise@0.000ns)
  Data Path Delay:        0.333ns  (logic 0.095ns (28.495%)  route 0.238ns (71.505%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.301ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.650ns
    Source Clock Delay      (SCD):    1.155ns
    Clock Pessimism Removal (CPR):    0.194ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GTHE4_CHANNEL_RXOUTCLKPCS[3] rise edge)
                                                      0.000     0.000 r  
    GTHE4_COMMON_X0Y0                                 0.000     0.000 r  pin_hdmi_tx_clk_i_p (IN)
                         net (fo=0)                   0.000     0.000    pin_hdmi_tx_clk_i_p
    GTHE4_COMMON_X0Y0    IBUFDS_GTE4 (Prop_IBUFDS1_GTHE4_GTHE4_COMMON_I_O)
                                                      0.086     0.086 r  ibufds_inst/O
                         net (fo=5, routed)           0.010     0.096    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gtrefclk0_in[3]
    GTHE4_CHANNEL_X0Y3   GTHE4_CHANNEL (Prop_GTHE4_CHANNEL_GTREFCLK0_RXOUTCLKPCS)
                                                      0.677     0.773 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[3].GTHE4_CHANNEL_PRIM_INST/RXOUTCLKPCS
                         net (fo=15, routed)          0.382     1.155    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[3].delay_powergood_inst/GTHE4_CHANNEL_RXOUTCLKPCS[0]
    SLICE_X57Y15         FDCE                                         r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[3].delay_powergood_inst/gen_powergood_delay.int_pwr_on_fsm_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y15         FDCE (Prop_AFF2_SLICEL_C_Q)
                                                      0.060     1.215 f  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[3].delay_powergood_inst/gen_powergood_delay.int_pwr_on_fsm_reg/Q
                         net (fo=4, routed)           0.093     1.308    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[3].delay_powergood_inst/gen_powergood_delay.int_pwr_on_fsm
    SLICE_X57Y15         LUT1 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.035     1.343 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[3].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r[4]_i_1__2/O
                         net (fo=12, routed)          0.146     1.489    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[3].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r[4]_i_1__2_n_0
    SLICE_X58Y14         FDCE                                         r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[3].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock GTHE4_CHANNEL_RXOUTCLKPCS[3] rise edge)
                                                      0.000     0.000 r  
    GTHE4_COMMON_X0Y0                                 0.000     0.000 r  pin_hdmi_tx_clk_i_p (IN)
                         net (fo=0)                   0.000     0.000    pin_hdmi_tx_clk_i_p
    GTHE4_COMMON_X0Y0    IBUFDS_GTE4 (Prop_IBUFDS1_GTHE4_GTHE4_COMMON_I_O)
                                                      0.152     0.152 r  ibufds_inst/O
                         net (fo=5, routed)           0.012     0.164    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gtrefclk0_in[3]
    GTHE4_CHANNEL_X0Y3   GTHE4_CHANNEL (Prop_GTHE4_CHANNEL_GTREFCLK0_RXOUTCLKPCS)
                                                      0.789     0.953 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[3].GTHE4_CHANNEL_PRIM_INST/RXOUTCLKPCS
                         net (fo=15, routed)          0.697     1.650    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[3].delay_powergood_inst/GTHE4_CHANNEL_RXOUTCLKPCS[0]
    SLICE_X58Y14         FDCE                                         r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[3].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[2]/C
                         clock pessimism             -0.194     1.456    
    SLICE_X58Y14         FDCE (Hold_CFF2_SLICEM_C_CE)
                                                     -0.013     1.443    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[3].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.443    
                         arrival time                           1.489    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[3].delay_powergood_inst/gen_powergood_delay.int_pwr_on_fsm_reg/C
                            (rising edge-triggered cell FDCE clocked by GTHE4_CHANNEL_RXOUTCLKPCS[3]  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[3].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by GTHE4_CHANNEL_RXOUTCLKPCS[3]  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             GTHE4_CHANNEL_RXOUTCLKPCS[3]
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (GTHE4_CHANNEL_RXOUTCLKPCS[3] rise@0.000ns - GTHE4_CHANNEL_RXOUTCLKPCS[3] rise@0.000ns)
  Data Path Delay:        0.333ns  (logic 0.095ns (28.495%)  route 0.238ns (71.505%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.301ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.650ns
    Source Clock Delay      (SCD):    1.155ns
    Clock Pessimism Removal (CPR):    0.194ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GTHE4_CHANNEL_RXOUTCLKPCS[3] rise edge)
                                                      0.000     0.000 r  
    GTHE4_COMMON_X0Y0                                 0.000     0.000 r  pin_hdmi_tx_clk_i_p (IN)
                         net (fo=0)                   0.000     0.000    pin_hdmi_tx_clk_i_p
    GTHE4_COMMON_X0Y0    IBUFDS_GTE4 (Prop_IBUFDS1_GTHE4_GTHE4_COMMON_I_O)
                                                      0.086     0.086 r  ibufds_inst/O
                         net (fo=5, routed)           0.010     0.096    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gtrefclk0_in[3]
    GTHE4_CHANNEL_X0Y3   GTHE4_CHANNEL (Prop_GTHE4_CHANNEL_GTREFCLK0_RXOUTCLKPCS)
                                                      0.677     0.773 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[3].GTHE4_CHANNEL_PRIM_INST/RXOUTCLKPCS
                         net (fo=15, routed)          0.382     1.155    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[3].delay_powergood_inst/GTHE4_CHANNEL_RXOUTCLKPCS[0]
    SLICE_X57Y15         FDCE                                         r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[3].delay_powergood_inst/gen_powergood_delay.int_pwr_on_fsm_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y15         FDCE (Prop_AFF2_SLICEL_C_Q)
                                                      0.060     1.215 f  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[3].delay_powergood_inst/gen_powergood_delay.int_pwr_on_fsm_reg/Q
                         net (fo=4, routed)           0.093     1.308    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[3].delay_powergood_inst/gen_powergood_delay.int_pwr_on_fsm
    SLICE_X57Y15         LUT1 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.035     1.343 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[3].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r[4]_i_1__2/O
                         net (fo=12, routed)          0.146     1.489    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[3].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r[4]_i_1__2_n_0
    SLICE_X58Y14         FDCE                                         r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[3].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock GTHE4_CHANNEL_RXOUTCLKPCS[3] rise edge)
                                                      0.000     0.000 r  
    GTHE4_COMMON_X0Y0                                 0.000     0.000 r  pin_hdmi_tx_clk_i_p (IN)
                         net (fo=0)                   0.000     0.000    pin_hdmi_tx_clk_i_p
    GTHE4_COMMON_X0Y0    IBUFDS_GTE4 (Prop_IBUFDS1_GTHE4_GTHE4_COMMON_I_O)
                                                      0.152     0.152 r  ibufds_inst/O
                         net (fo=5, routed)           0.012     0.164    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gtrefclk0_in[3]
    GTHE4_CHANNEL_X0Y3   GTHE4_CHANNEL (Prop_GTHE4_CHANNEL_GTREFCLK0_RXOUTCLKPCS)
                                                      0.789     0.953 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[3].GTHE4_CHANNEL_PRIM_INST/RXOUTCLKPCS
                         net (fo=15, routed)          0.697     1.650    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[3].delay_powergood_inst/GTHE4_CHANNEL_RXOUTCLKPCS[0]
    SLICE_X58Y14         FDCE                                         r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[3].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[3]/C
                         clock pessimism             -0.194     1.456    
    SLICE_X58Y14         FDCE (Hold_DFF2_SLICEM_C_CE)
                                                     -0.013     1.443    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[3].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.443    
                         arrival time                           1.489    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.073ns  (arrival time - required time)
  Source:                 xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[3].delay_powergood_inst/gen_powergood_delay.int_pwr_on_fsm_reg/C
                            (rising edge-triggered cell FDCE clocked by GTHE4_CHANNEL_RXOUTCLKPCS[3]  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[3].delay_powergood_inst/gen_powergood_delay.pwr_on_fsm_reg/D
                            (rising edge-triggered cell FDRE clocked by GTHE4_CHANNEL_RXOUTCLKPCS[3]  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             GTHE4_CHANNEL_RXOUTCLKPCS[3]
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (GTHE4_CHANNEL_RXOUTCLKPCS[3] rise@0.000ns - GTHE4_CHANNEL_RXOUTCLKPCS[3] rise@0.000ns)
  Data Path Delay:        0.194ns  (logic 0.060ns (30.962%)  route 0.134ns (69.038%))
  Logic Levels:           0  
  Clock Path Skew:        0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.521ns
    Source Clock Delay      (SCD):    1.155ns
    Clock Pessimism Removal (CPR):    0.307ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GTHE4_CHANNEL_RXOUTCLKPCS[3] rise edge)
                                                      0.000     0.000 r  
    GTHE4_COMMON_X0Y0                                 0.000     0.000 r  pin_hdmi_tx_clk_i_p (IN)
                         net (fo=0)                   0.000     0.000    pin_hdmi_tx_clk_i_p
    GTHE4_COMMON_X0Y0    IBUFDS_GTE4 (Prop_IBUFDS1_GTHE4_GTHE4_COMMON_I_O)
                                                      0.086     0.086 r  ibufds_inst/O
                         net (fo=5, routed)           0.010     0.096    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gtrefclk0_in[3]
    GTHE4_CHANNEL_X0Y3   GTHE4_CHANNEL (Prop_GTHE4_CHANNEL_GTREFCLK0_RXOUTCLKPCS)
                                                      0.677     0.773 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[3].GTHE4_CHANNEL_PRIM_INST/RXOUTCLKPCS
                         net (fo=15, routed)          0.382     1.155    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[3].delay_powergood_inst/GTHE4_CHANNEL_RXOUTCLKPCS[0]
    SLICE_X57Y15         FDCE                                         r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[3].delay_powergood_inst/gen_powergood_delay.int_pwr_on_fsm_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y15         FDCE (Prop_AFF2_SLICEL_C_Q)
                                                      0.060     1.215 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[3].delay_powergood_inst/gen_powergood_delay.int_pwr_on_fsm_reg/Q
                         net (fo=4, routed)           0.134     1.349    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[3].delay_powergood_inst/gen_powergood_delay.int_pwr_on_fsm
    SLICE_X57Y16         FDRE                                         r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[3].delay_powergood_inst/gen_powergood_delay.pwr_on_fsm_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock GTHE4_CHANNEL_RXOUTCLKPCS[3] rise edge)
                                                      0.000     0.000 r  
    GTHE4_COMMON_X0Y0                                 0.000     0.000 r  pin_hdmi_tx_clk_i_p (IN)
                         net (fo=0)                   0.000     0.000    pin_hdmi_tx_clk_i_p
    GTHE4_COMMON_X0Y0    IBUFDS_GTE4 (Prop_IBUFDS1_GTHE4_GTHE4_COMMON_I_O)
                                                      0.152     0.152 r  ibufds_inst/O
                         net (fo=5, routed)           0.012     0.164    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gtrefclk0_in[3]
    GTHE4_CHANNEL_X0Y3   GTHE4_CHANNEL (Prop_GTHE4_CHANNEL_GTREFCLK0_RXOUTCLKPCS)
                                                      0.789     0.953 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[3].GTHE4_CHANNEL_PRIM_INST/RXOUTCLKPCS
                         net (fo=15, routed)          0.569     1.521    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[3].delay_powergood_inst/GTHE4_CHANNEL_RXOUTCLKPCS[0]
    SLICE_X57Y16         FDRE                                         r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[3].delay_powergood_inst/gen_powergood_delay.pwr_on_fsm_reg/C
                         clock pessimism             -0.307     1.214    
    SLICE_X57Y16         FDRE (Hold_AFF2_SLICEL_C_D)
                                                      0.062     1.276    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[3].delay_powergood_inst/gen_powergood_delay.pwr_on_fsm_reg
  -------------------------------------------------------------------
                         required time                         -1.276    
                         arrival time                           1.349    
  -------------------------------------------------------------------
                         slack                                  0.073    

Slack (MET) :             0.073ns  (arrival time - required time)
  Source:                 xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[3].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by GTHE4_CHANNEL_RXOUTCLKPCS[3]  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[3].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by GTHE4_CHANNEL_RXOUTCLKPCS[3]  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             GTHE4_CHANNEL_RXOUTCLKPCS[3]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (GTHE4_CHANNEL_RXOUTCLKPCS[3] rise@0.000ns - GTHE4_CHANNEL_RXOUTCLKPCS[3] rise@0.000ns)
  Data Path Delay:        0.126ns  (logic 0.040ns (31.746%)  route 0.086ns (68.254%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.011ns
    Source Clock Delay      (SCD):    0.814ns
    Clock Pessimism Removal (CPR):    0.191ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GTHE4_CHANNEL_RXOUTCLKPCS[3] rise edge)
                                                      0.000     0.000 r  
    GTHE4_COMMON_X0Y0                                 0.000     0.000 r  pin_hdmi_tx_clk_i_p (IN)
                         net (fo=0)                   0.000     0.000    pin_hdmi_tx_clk_i_p
    GTHE4_COMMON_X0Y0    IBUFDS_GTE4 (Prop_IBUFDS1_GTHE4_GTHE4_COMMON_I_O)
                                                      0.083     0.083 r  ibufds_inst/O
                         net (fo=5, routed)           0.007     0.090    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gtrefclk0_in[3]
    GTHE4_CHANNEL_X0Y3   GTHE4_CHANNEL (Prop_GTHE4_CHANNEL_GTREFCLK0_RXOUTCLKPCS)
                                                      0.441     0.531 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[3].GTHE4_CHANNEL_PRIM_INST/RXOUTCLKPCS
                         net (fo=15, routed)          0.283     0.814    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[3].delay_powergood_inst/GTHE4_CHANNEL_RXOUTCLKPCS[0]
    SLICE_X58Y16         FDRE                                         r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[3].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y16         FDRE (Prop_FFF2_SLICEM_C_Q)
                                                      0.040     0.854 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[3].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[6]/Q
                         net (fo=1, routed)           0.086     0.940    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[3].delay_powergood_inst/gen_powergood_delay.wait_cnt[6]
    SLICE_X58Y16         FDRE                                         r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[3].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock GTHE4_CHANNEL_RXOUTCLKPCS[3] rise edge)
                                                      0.000     0.000 r  
    GTHE4_COMMON_X0Y0                                 0.000     0.000 r  pin_hdmi_tx_clk_i_p (IN)
                         net (fo=0)                   0.000     0.000    pin_hdmi_tx_clk_i_p
    GTHE4_COMMON_X0Y0    IBUFDS_GTE4 (Prop_IBUFDS1_GTHE4_GTHE4_COMMON_I_O)
                                                      0.127     0.127 r  ibufds_inst/O
                         net (fo=5, routed)           0.009     0.136    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gtrefclk0_in[3]
    GTHE4_CHANNEL_X0Y3   GTHE4_CHANNEL (Prop_GTHE4_CHANNEL_GTREFCLK0_RXOUTCLKPCS)
                                                      0.513     0.649 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[3].GTHE4_CHANNEL_PRIM_INST/RXOUTCLKPCS
                         net (fo=15, routed)          0.362     1.011    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[3].delay_powergood_inst/GTHE4_CHANNEL_RXOUTCLKPCS[0]
    SLICE_X58Y16         FDRE                                         r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[3].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[7]/C
                         clock pessimism             -0.191     0.820    
    SLICE_X58Y16         FDRE (Hold_GFF2_SLICEM_C_D)
                                                      0.047     0.867    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[3].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.867    
                         arrival time                           0.940    
  -------------------------------------------------------------------
                         slack                                  0.073    

Slack (MET) :             0.075ns  (arrival time - required time)
  Source:                 xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[3].delay_powergood_inst/gen_powergood_delay.int_pwr_on_fsm_reg/C
                            (rising edge-triggered cell FDCE clocked by GTHE4_CHANNEL_RXOUTCLKPCS[3]  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[3].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[4]/CE
                            (rising edge-triggered cell FDCE clocked by GTHE4_CHANNEL_RXOUTCLKPCS[3]  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             GTHE4_CHANNEL_RXOUTCLKPCS[3]
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (GTHE4_CHANNEL_RXOUTCLKPCS[3] rise@0.000ns - GTHE4_CHANNEL_RXOUTCLKPCS[3] rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.095ns (26.427%)  route 0.264ns (73.573%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.299ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.648ns
    Source Clock Delay      (SCD):    1.155ns
    Clock Pessimism Removal (CPR):    0.194ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GTHE4_CHANNEL_RXOUTCLKPCS[3] rise edge)
                                                      0.000     0.000 r  
    GTHE4_COMMON_X0Y0                                 0.000     0.000 r  pin_hdmi_tx_clk_i_p (IN)
                         net (fo=0)                   0.000     0.000    pin_hdmi_tx_clk_i_p
    GTHE4_COMMON_X0Y0    IBUFDS_GTE4 (Prop_IBUFDS1_GTHE4_GTHE4_COMMON_I_O)
                                                      0.086     0.086 r  ibufds_inst/O
                         net (fo=5, routed)           0.010     0.096    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gtrefclk0_in[3]
    GTHE4_CHANNEL_X0Y3   GTHE4_CHANNEL (Prop_GTHE4_CHANNEL_GTREFCLK0_RXOUTCLKPCS)
                                                      0.677     0.773 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[3].GTHE4_CHANNEL_PRIM_INST/RXOUTCLKPCS
                         net (fo=15, routed)          0.382     1.155    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[3].delay_powergood_inst/GTHE4_CHANNEL_RXOUTCLKPCS[0]
    SLICE_X57Y15         FDCE                                         r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[3].delay_powergood_inst/gen_powergood_delay.int_pwr_on_fsm_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y15         FDCE (Prop_AFF2_SLICEL_C_Q)
                                                      0.060     1.215 f  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[3].delay_powergood_inst/gen_powergood_delay.int_pwr_on_fsm_reg/Q
                         net (fo=4, routed)           0.093     1.308    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[3].delay_powergood_inst/gen_powergood_delay.int_pwr_on_fsm
    SLICE_X57Y15         LUT1 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.035     1.343 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[3].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r[4]_i_1__2/O
                         net (fo=12, routed)          0.172     1.515    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[3].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r[4]_i_1__2_n_0
    SLICE_X58Y14         FDCE                                         r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[3].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock GTHE4_CHANNEL_RXOUTCLKPCS[3] rise edge)
                                                      0.000     0.000 r  
    GTHE4_COMMON_X0Y0                                 0.000     0.000 r  pin_hdmi_tx_clk_i_p (IN)
                         net (fo=0)                   0.000     0.000    pin_hdmi_tx_clk_i_p
    GTHE4_COMMON_X0Y0    IBUFDS_GTE4 (Prop_IBUFDS1_GTHE4_GTHE4_COMMON_I_O)
                                                      0.152     0.152 r  ibufds_inst/O
                         net (fo=5, routed)           0.012     0.164    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gtrefclk0_in[3]
    GTHE4_CHANNEL_X0Y3   GTHE4_CHANNEL (Prop_GTHE4_CHANNEL_GTREFCLK0_RXOUTCLKPCS)
                                                      0.789     0.953 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[3].GTHE4_CHANNEL_PRIM_INST/RXOUTCLKPCS
                         net (fo=15, routed)          0.695     1.648    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[3].delay_powergood_inst/GTHE4_CHANNEL_RXOUTCLKPCS[0]
    SLICE_X58Y14         FDCE                                         r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[3].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[4]/C
                         clock pessimism             -0.194     1.454    
    SLICE_X58Y14         FDCE (Hold_EFF2_SLICEM_C_CE)
                                                     -0.014     1.440    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[3].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.440    
                         arrival time                           1.515    
  -------------------------------------------------------------------
                         slack                                  0.075    

Slack (MET) :             0.094ns  (arrival time - required time)
  Source:                 xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[3].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by GTHE4_CHANNEL_RXOUTCLKPCS[3]  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[3].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by GTHE4_CHANNEL_RXOUTCLKPCS[3]  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             GTHE4_CHANNEL_RXOUTCLKPCS[3]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (GTHE4_CHANNEL_RXOUTCLKPCS[3] rise@0.000ns - GTHE4_CHANNEL_RXOUTCLKPCS[3] rise@0.000ns)
  Data Path Delay:        0.147ns  (logic 0.040ns (27.211%)  route 0.107ns (72.789%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.013ns
    Source Clock Delay      (SCD):    0.815ns
    Clock Pessimism Removal (CPR):    0.192ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GTHE4_CHANNEL_RXOUTCLKPCS[3] rise edge)
                                                      0.000     0.000 r  
    GTHE4_COMMON_X0Y0                                 0.000     0.000 r  pin_hdmi_tx_clk_i_p (IN)
                         net (fo=0)                   0.000     0.000    pin_hdmi_tx_clk_i_p
    GTHE4_COMMON_X0Y0    IBUFDS_GTE4 (Prop_IBUFDS1_GTHE4_GTHE4_COMMON_I_O)
                                                      0.083     0.083 r  ibufds_inst/O
                         net (fo=5, routed)           0.007     0.090    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gtrefclk0_in[3]
    GTHE4_CHANNEL_X0Y3   GTHE4_CHANNEL (Prop_GTHE4_CHANNEL_GTREFCLK0_RXOUTCLKPCS)
                                                      0.441     0.531 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[3].GTHE4_CHANNEL_PRIM_INST/RXOUTCLKPCS
                         net (fo=15, routed)          0.284     0.815    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[3].delay_powergood_inst/GTHE4_CHANNEL_RXOUTCLKPCS[0]
    SLICE_X58Y16         FDRE                                         r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[3].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y16         FDRE (Prop_BFF2_SLICEM_C_Q)
                                                      0.040     0.855 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[3].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[2]/Q
                         net (fo=1, routed)           0.107     0.962    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[3].delay_powergood_inst/gen_powergood_delay.wait_cnt[2]
    SLICE_X58Y16         FDRE                                         r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[3].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock GTHE4_CHANNEL_RXOUTCLKPCS[3] rise edge)
                                                      0.000     0.000 r  
    GTHE4_COMMON_X0Y0                                 0.000     0.000 r  pin_hdmi_tx_clk_i_p (IN)
                         net (fo=0)                   0.000     0.000    pin_hdmi_tx_clk_i_p
    GTHE4_COMMON_X0Y0    IBUFDS_GTE4 (Prop_IBUFDS1_GTHE4_GTHE4_COMMON_I_O)
                                                      0.127     0.127 r  ibufds_inst/O
                         net (fo=5, routed)           0.009     0.136    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gtrefclk0_in[3]
    GTHE4_CHANNEL_X0Y3   GTHE4_CHANNEL (Prop_GTHE4_CHANNEL_GTREFCLK0_RXOUTCLKPCS)
                                                      0.513     0.649 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[3].GTHE4_CHANNEL_PRIM_INST/RXOUTCLKPCS
                         net (fo=15, routed)          0.364     1.013    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[3].delay_powergood_inst/GTHE4_CHANNEL_RXOUTCLKPCS[0]
    SLICE_X58Y16         FDRE                                         r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[3].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[3]/C
                         clock pessimism             -0.192     0.821    
    SLICE_X58Y16         FDRE (Hold_CFF2_SLICEM_C_D)
                                                      0.047     0.868    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[3].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.868    
                         arrival time                           0.962    
  -------------------------------------------------------------------
                         slack                                  0.094    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         GTHE4_CHANNEL_RXOUTCLKPCS[3]
Waveform(ns):       { 0.000 3.367 }
Period(ns):         6.734
Sources:            { xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[3].GTHE4_CHANNEL_PRIM_INST/RXOUTCLKPCS }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     FDCE/C   n/a            0.550         6.734       6.184      SLICE_X57Y15  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[3].delay_powergood_inst/gen_powergood_delay.int_pwr_on_fsm_reg/C
Min Period        n/a     FDCE/C   n/a            0.550         6.734       6.184      SLICE_X58Y14  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[3].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[0]/C
Min Period        n/a     FDCE/C   n/a            0.550         6.734       6.184      SLICE_X58Y14  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[3].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[1]/C
Min Period        n/a     FDCE/C   n/a            0.550         6.734       6.184      SLICE_X58Y14  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[3].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[2]/C
Min Period        n/a     FDCE/C   n/a            0.550         6.734       6.184      SLICE_X58Y14  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[3].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[3]/C
Min Period        n/a     FDCE/C   n/a            0.550         6.734       6.184      SLICE_X58Y14  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[3].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[4]/C
Min Period        n/a     FDRE/C   n/a            0.550         6.734       6.184      SLICE_X57Y16  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[3].delay_powergood_inst/gen_powergood_delay.pwr_on_fsm_reg/C
Min Period        n/a     FDRE/C   n/a            0.550         6.734       6.184      SLICE_X58Y15  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[3].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[0]/C
Min Period        n/a     FDRE/C   n/a            0.550         6.734       6.184      SLICE_X58Y16  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[3].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[1]/C
Min Period        n/a     FDRE/C   n/a            0.550         6.734       6.184      SLICE_X58Y16  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[3].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[2]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.275         3.367       3.092      SLICE_X57Y15  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[3].delay_powergood_inst/gen_powergood_delay.int_pwr_on_fsm_reg/C
Low Pulse Width   Fast    FDCE/C   n/a            0.275         3.367       3.092      SLICE_X57Y15  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[3].delay_powergood_inst/gen_powergood_delay.int_pwr_on_fsm_reg/C
Low Pulse Width   Slow    FDCE/C   n/a            0.275         3.367       3.092      SLICE_X58Y14  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[3].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.275         3.367       3.092      SLICE_X58Y14  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[3].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.275         3.367       3.092      SLICE_X58Y14  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[3].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[1]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.275         3.367       3.092      SLICE_X58Y14  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[3].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[1]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.275         3.367       3.092      SLICE_X58Y14  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[3].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[2]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.275         3.367       3.092      SLICE_X58Y14  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[3].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[2]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.275         3.367       3.092      SLICE_X58Y14  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[3].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[3]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.275         3.367       3.092      SLICE_X58Y14  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[3].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[3]/C
High Pulse Width  Slow    FDCE/C   n/a            0.275         3.367       3.092      SLICE_X57Y15  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[3].delay_powergood_inst/gen_powergood_delay.int_pwr_on_fsm_reg/C
High Pulse Width  Fast    FDCE/C   n/a            0.275         3.367       3.092      SLICE_X57Y15  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[3].delay_powergood_inst/gen_powergood_delay.int_pwr_on_fsm_reg/C
High Pulse Width  Slow    FDCE/C   n/a            0.275         3.367       3.092      SLICE_X58Y14  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[3].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.275         3.367       3.092      SLICE_X58Y14  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[3].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.275         3.367       3.092      SLICE_X58Y14  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[3].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[1]/C
High Pulse Width  Fast    FDCE/C   n/a            0.275         3.367       3.092      SLICE_X58Y14  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[3].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[1]/C
High Pulse Width  Slow    FDCE/C   n/a            0.275         3.367       3.092      SLICE_X58Y14  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[3].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[2]/C
High Pulse Width  Fast    FDCE/C   n/a            0.275         3.367       3.092      SLICE_X58Y14  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[3].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[2]/C
High Pulse Width  Slow    FDCE/C   n/a            0.275         3.367       3.092      SLICE_X58Y14  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[3].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[3]/C
High Pulse Width  Fast    FDCE/C   n/a            0.275         3.367       3.092      SLICE_X58Y14  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[3].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[3]/C



---------------------------------------------------------------------------------------------------
From Clock:  GTHE4_CHANNEL_RXOUTCLK[0]
  To Clock:  GTHE4_CHANNEL_RXOUTCLK[0]

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.564ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         GTHE4_CHANNEL_RXOUTCLK[0]
Waveform(ns):       { 0.000 3.367 }
Period(ns):         6.734
Sources:            { xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXOUTCLK }

Check Type        Corner  Lib Pin                  Reference Pin            Required(ns)  Actual(ns)  Slack(ns)  Location            Pin
Min Period        n/a     GTHE4_CHANNEL/RXUSRCLK   n/a                      1.954         6.734       4.780      GTHE4_CHANNEL_X0Y0  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXUSRCLK
Min Period        n/a     GTHE4_CHANNEL/RXUSRCLK2  n/a                      1.954         6.734       4.780      GTHE4_CHANNEL_X0Y0  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXUSRCLK2
Min Period        n/a     GTHE4_CHANNEL/RXUSRCLK   n/a                      1.954         6.734       4.780      GTHE4_CHANNEL_X0Y1  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[1].GTHE4_CHANNEL_PRIM_INST/RXUSRCLK
Min Period        n/a     GTHE4_CHANNEL/RXUSRCLK2  n/a                      1.954         6.734       4.780      GTHE4_CHANNEL_X0Y1  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[1].GTHE4_CHANNEL_PRIM_INST/RXUSRCLK2
Min Period        n/a     GTHE4_CHANNEL/RXUSRCLK   n/a                      1.954         6.734       4.780      GTHE4_CHANNEL_X0Y2  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[2].GTHE4_CHANNEL_PRIM_INST/RXUSRCLK
Min Period        n/a     GTHE4_CHANNEL/RXUSRCLK2  n/a                      1.954         6.734       4.780      GTHE4_CHANNEL_X0Y2  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[2].GTHE4_CHANNEL_PRIM_INST/RXUSRCLK2
Min Period        n/a     GTHE4_CHANNEL/RXUSRCLK   n/a                      1.954         6.734       4.780      GTHE4_CHANNEL_X0Y3  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[3].GTHE4_CHANNEL_PRIM_INST/RXUSRCLK
Min Period        n/a     GTHE4_CHANNEL/RXUSRCLK2  n/a                      1.954         6.734       4.780      GTHE4_CHANNEL_X0Y3  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[3].GTHE4_CHANNEL_PRIM_INST/RXUSRCLK2
Min Period        n/a     BUFG_GT/I                n/a                      1.290         6.734       5.444      BUFG_GT_X0Y22       xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.bufg_gt_rxoutclkmon_inst/I
Min Period        n/a     BUFG_GT/I                n/a                      1.290         6.734       5.444      BUFG_GT_X0Y21       xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/I
Low Pulse Width   Slow    GTHE4_CHANNEL/RXUSRCLK   n/a                      0.880         3.367       2.487      GTHE4_CHANNEL_X0Y0  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXUSRCLK
Low Pulse Width   Fast    GTHE4_CHANNEL/RXUSRCLK   n/a                      0.880         3.367       2.487      GTHE4_CHANNEL_X0Y0  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXUSRCLK
Low Pulse Width   Slow    GTHE4_CHANNEL/RXUSRCLK2  n/a                      0.880         3.367       2.487      GTHE4_CHANNEL_X0Y0  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXUSRCLK2
Low Pulse Width   Fast    GTHE4_CHANNEL/RXUSRCLK2  n/a                      0.880         3.367       2.487      GTHE4_CHANNEL_X0Y0  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXUSRCLK2
Low Pulse Width   Slow    GTHE4_CHANNEL/RXUSRCLK   n/a                      0.880         3.367       2.487      GTHE4_CHANNEL_X0Y1  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[1].GTHE4_CHANNEL_PRIM_INST/RXUSRCLK
Low Pulse Width   Fast    GTHE4_CHANNEL/RXUSRCLK   n/a                      0.880         3.367       2.487      GTHE4_CHANNEL_X0Y1  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[1].GTHE4_CHANNEL_PRIM_INST/RXUSRCLK
Low Pulse Width   Slow    GTHE4_CHANNEL/RXUSRCLK2  n/a                      0.880         3.367       2.487      GTHE4_CHANNEL_X0Y1  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[1].GTHE4_CHANNEL_PRIM_INST/RXUSRCLK2
Low Pulse Width   Fast    GTHE4_CHANNEL/RXUSRCLK2  n/a                      0.880         3.367       2.487      GTHE4_CHANNEL_X0Y1  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[1].GTHE4_CHANNEL_PRIM_INST/RXUSRCLK2
Low Pulse Width   Slow    GTHE4_CHANNEL/RXUSRCLK   n/a                      0.880         3.367       2.487      GTHE4_CHANNEL_X0Y2  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[2].GTHE4_CHANNEL_PRIM_INST/RXUSRCLK
Low Pulse Width   Fast    GTHE4_CHANNEL/RXUSRCLK   n/a                      0.880         3.367       2.487      GTHE4_CHANNEL_X0Y2  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[2].GTHE4_CHANNEL_PRIM_INST/RXUSRCLK
High Pulse Width  Slow    GTHE4_CHANNEL/RXUSRCLK   n/a                      0.880         3.367       2.487      GTHE4_CHANNEL_X0Y0  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXUSRCLK
High Pulse Width  Fast    GTHE4_CHANNEL/RXUSRCLK   n/a                      0.880         3.367       2.487      GTHE4_CHANNEL_X0Y0  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXUSRCLK
High Pulse Width  Slow    GTHE4_CHANNEL/RXUSRCLK2  n/a                      0.880         3.367       2.487      GTHE4_CHANNEL_X0Y0  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXUSRCLK2
High Pulse Width  Fast    GTHE4_CHANNEL/RXUSRCLK2  n/a                      0.880         3.367       2.487      GTHE4_CHANNEL_X0Y0  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXUSRCLK2
High Pulse Width  Slow    GTHE4_CHANNEL/RXUSRCLK   n/a                      0.880         3.367       2.487      GTHE4_CHANNEL_X0Y1  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[1].GTHE4_CHANNEL_PRIM_INST/RXUSRCLK
High Pulse Width  Fast    GTHE4_CHANNEL/RXUSRCLK   n/a                      0.880         3.367       2.487      GTHE4_CHANNEL_X0Y1  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[1].GTHE4_CHANNEL_PRIM_INST/RXUSRCLK
High Pulse Width  Slow    GTHE4_CHANNEL/RXUSRCLK2  n/a                      0.880         3.367       2.487      GTHE4_CHANNEL_X0Y1  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[1].GTHE4_CHANNEL_PRIM_INST/RXUSRCLK2
High Pulse Width  Fast    GTHE4_CHANNEL/RXUSRCLK2  n/a                      0.880         3.367       2.487      GTHE4_CHANNEL_X0Y1  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[1].GTHE4_CHANNEL_PRIM_INST/RXUSRCLK2
High Pulse Width  Slow    GTHE4_CHANNEL/RXUSRCLK   n/a                      0.880         3.367       2.487      GTHE4_CHANNEL_X0Y2  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[2].GTHE4_CHANNEL_PRIM_INST/RXUSRCLK
High Pulse Width  Fast    GTHE4_CHANNEL/RXUSRCLK   n/a                      0.880         3.367       2.487      GTHE4_CHANNEL_X0Y2  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[2].GTHE4_CHANNEL_PRIM_INST/RXUSRCLK
Max Skew          Slow    GTHE4_CHANNEL/RXUSRCLK   GTHE4_CHANNEL/RXUSRCLK2  0.585         0.021       0.564      GTHE4_CHANNEL_X0Y0  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXUSRCLK
Max Skew          Slow    GTHE4_CHANNEL/RXUSRCLK   GTHE4_CHANNEL/RXUSRCLK2  0.585         0.021       0.564      GTHE4_CHANNEL_X0Y3  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[3].GTHE4_CHANNEL_PRIM_INST/RXUSRCLK
Max Skew          Slow    GTHE4_CHANNEL/RXUSRCLK   GTHE4_CHANNEL/RXUSRCLK2  0.585         0.020       0.565      GTHE4_CHANNEL_X0Y1  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[1].GTHE4_CHANNEL_PRIM_INST/RXUSRCLK
Max Skew          Slow    GTHE4_CHANNEL/RXUSRCLK   GTHE4_CHANNEL/RXUSRCLK2  0.585         0.020       0.565      GTHE4_CHANNEL_X0Y2  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[2].GTHE4_CHANNEL_PRIM_INST/RXUSRCLK
Max Skew          Fast    GTHE4_CHANNEL/RXUSRCLK   GTHE4_CHANNEL/RXUSRCLK2  0.603         0.010       0.593      GTHE4_CHANNEL_X0Y0  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXUSRCLK
Max Skew          Fast    GTHE4_CHANNEL/RXUSRCLK   GTHE4_CHANNEL/RXUSRCLK2  0.603         0.010       0.593      GTHE4_CHANNEL_X0Y1  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[1].GTHE4_CHANNEL_PRIM_INST/RXUSRCLK
Max Skew          Fast    GTHE4_CHANNEL/RXUSRCLK   GTHE4_CHANNEL/RXUSRCLK2  0.603         0.010       0.593      GTHE4_CHANNEL_X0Y2  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[2].GTHE4_CHANNEL_PRIM_INST/RXUSRCLK
Max Skew          Fast    GTHE4_CHANNEL/RXUSRCLK   GTHE4_CHANNEL/RXUSRCLK2  0.603         0.010       0.593      GTHE4_CHANNEL_X0Y3  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[3].GTHE4_CHANNEL_PRIM_INST/RXUSRCLK
Max Skew          Slow    GTHE4_CHANNEL/RXUSRCLK2  GTHE4_CHANNEL/RXUSRCLK   0.737         0.021       0.716      GTHE4_CHANNEL_X0Y0  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXUSRCLK2
Max Skew          Slow    GTHE4_CHANNEL/RXUSRCLK2  GTHE4_CHANNEL/RXUSRCLK   0.737         0.021       0.716      GTHE4_CHANNEL_X0Y3  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[3].GTHE4_CHANNEL_PRIM_INST/RXUSRCLK2



---------------------------------------------------------------------------------------------------
From Clock:  GTHE4_CHANNEL_TXOUTCLK[0]
  To Clock:  GTHE4_CHANNEL_TXOUTCLK[0]

Setup :            0  Failing Endpoints,  Worst Slack        1.257ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.042ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.543ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.257ns  (required time - arrival time)
  Source:                 video_uut/x_cnt_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by GTHE4_CHANNEL_TXOUTCLK[0]  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            video_uut/vid_rgb_d1_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by GTHE4_CHANNEL_TXOUTCLK[0]  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             GTHE4_CHANNEL_TXOUTCLK[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (GTHE4_CHANNEL_TXOUTCLK[0] rise@6.734ns - GTHE4_CHANNEL_TXOUTCLK[0] rise@0.000ns)
  Data Path Delay:        5.366ns  (logic 1.032ns (19.233%)  route 4.334ns (80.767%))
  Logic Levels:           12  (LUT4=2 LUT5=1 LUT6=5 MUXF7=3 MUXF8=1)
  Clock Path Skew:        -0.090ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.765ns = ( 8.499 - 6.734 ) 
    Source Clock Delay      (SCD):    2.000ns
    Clock Pessimism Removal (CPR):    0.145ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.757ns (routing 0.634ns, distribution 1.123ns)
  Clock Net Delay (Destination): 1.552ns (routing 0.574ns, distribution 0.978ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GTHE4_CHANNEL_TXOUTCLK[0] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL                0.000     0.000 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.113     0.113    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_srcclk_out[0]
    BUFG_GT_X0Y20        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.243 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=359, routed)         1.757     2.000    video_uut/gtwiz_userclk_tx_usrclk2_out[0]
    SLICE_X49Y108        FDRE                                         r  video_uut/x_cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y108        FDRE (Prop_GFF2_SLICEL_C_Q)
                                                      0.081     2.081 f  video_uut/x_cnt_reg[4]/Q
                         net (fo=345, routed)         0.531     2.612    video_uut/x_cnt_reg__0[4]
    SLICE_X54Y118        LUT4 (Prop_D5LUT_SLICEM_I2_O)
                                                      0.110     2.722 f  video_uut/g55_b12__0__0_i_8/O
                         net (fo=1, routed)           0.173     2.895    video_uut/g55_b12__0__0_i_8_n_0
    SLICE_X54Y118        LUT6 (Prop_G6LUT_SLICEM_I5_O)
                                                      0.037     2.932 r  video_uut/g55_b12__0__0_i_2/O
                         net (fo=23, routed)          0.449     3.381    video_uut/g55_b12__0__0_i_2_n_0
    SLICE_X53Y137        LUT5 (Prop_H5LUT_SLICEM_I2_O)
                                                      0.066     3.447 r  video_uut/vid_rgb_d1[4]_i_142/O
                         net (fo=123, routed)         1.143     4.589    video_uut/vid_rgb_d1[4]_i_142_n_0
    SLICE_X43Y150        MUXF7 (Prop_F7MUX_AB_SLICEM_S_O)
                                                      0.069     4.658 f  video_uut/vid_rgb_d1_reg[19]_i_277/O
                         net (fo=1, routed)           0.000     4.658    video_uut/vid_rgb_d1_reg[19]_i_277_n_0
    SLICE_X43Y150        MUXF8 (Prop_F8MUX_BOT_SLICEM_I1_O)
                                                      0.028     4.686 f  video_uut/vid_rgb_d1_reg[19]_i_122/O
                         net (fo=1, routed)           0.304     4.990    video_uut/vid_rgb_d1_reg[19]_i_122_n_0
    SLICE_X44Y150        LUT6 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.124     5.114 f  video_uut/vid_rgb_d1[19]_i_43/O
                         net (fo=1, routed)           0.010     5.124    video_uut/vid_rgb_d1[19]_i_43_n_0
    SLICE_X44Y150        MUXF7 (Prop_F7MUX_GH_SLICEL_I0_O)
                                                      0.064     5.188 f  video_uut/vid_rgb_d1_reg[19]_i_18/O
                         net (fo=1, routed)           0.388     5.576    video_uut/vid_rgb_d1_reg[19]_i_18_n_0
    SLICE_X43Y147        LUT6 (Prop_A6LUT_SLICEM_I0_O)
                                                      0.125     5.701 f  video_uut/vid_rgb_d1[19]_i_7/O
                         net (fo=1, routed)           0.011     5.712    video_uut/vid_rgb_d1[19]_i_7_n_0
    SLICE_X43Y147        MUXF7 (Prop_F7MUX_AB_SLICEM_I1_O)
                                                      0.065     5.777 f  video_uut/vid_rgb_d1_reg[19]_i_3/O
                         net (fo=2, routed)           0.893     6.671    video_uut/pixel_A[19]
    SLICE_X52Y106        LUT4 (Prop_F6LUT_SLICEL_I2_O)
                                                      0.049     6.720 r  video_uut/vid_rgb_d1[23]_i_11/O
                         net (fo=1, routed)           0.046     6.766    video_uut/vid_rgb_d1[23]_i_11_n_0
    SLICE_X52Y106        LUT6 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.124     6.890 r  video_uut/vid_rgb_d1[23]_i_2/O
                         net (fo=24, routed)          0.335     7.225    video_uut/vid_rgb_d1[23]_i_2_n_0
    SLICE_X51Y99         LUT6 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.090     7.315 r  video_uut/vid_rgb_d1[9]_i_1/O
                         net (fo=1, routed)           0.051     7.366    video_uut/vid_rgb_d1[9]_i_1_n_0
    SLICE_X51Y99         FDRE                                         r  video_uut/vid_rgb_d1_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock GTHE4_CHANNEL_TXOUTCLK[0] rise edge)
                                                      6.734     6.734 r  
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL                0.000     6.734 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.099     6.833    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_srcclk_out[0]
    BUFG_GT_X0Y20        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     6.947 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=359, routed)         1.552     8.499    video_uut/gtwiz_userclk_tx_usrclk2_out[0]
    SLICE_X51Y99         FDRE                                         r  video_uut/vid_rgb_d1_reg[9]/C
                         clock pessimism              0.145     8.644    
                         clock uncertainty           -0.046     8.597    
    SLICE_X51Y99         FDRE (Setup_HFF_SLICEL_C_D)
                                                      0.025     8.622    video_uut/vid_rgb_d1_reg[9]
  -------------------------------------------------------------------
                         required time                          8.622    
                         arrival time                          -7.366    
  -------------------------------------------------------------------
                         slack                                  1.257    

Slack (MET) :             1.270ns  (required time - arrival time)
  Source:                 video_uut/x_cnt_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by GTHE4_CHANNEL_TXOUTCLK[0]  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            video_uut/vid_rgb_d1_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by GTHE4_CHANNEL_TXOUTCLK[0]  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             GTHE4_CHANNEL_TXOUTCLK[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (GTHE4_CHANNEL_TXOUTCLK[0] rise@6.734ns - GTHE4_CHANNEL_TXOUTCLK[0] rise@0.000ns)
  Data Path Delay:        5.352ns  (logic 0.978ns (18.274%)  route 4.374ns (81.726%))
  Logic Levels:           12  (LUT4=2 LUT5=1 LUT6=5 MUXF7=3 MUXF8=1)
  Clock Path Skew:        -0.091ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.764ns = ( 8.498 - 6.734 ) 
    Source Clock Delay      (SCD):    2.000ns
    Clock Pessimism Removal (CPR):    0.145ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.757ns (routing 0.634ns, distribution 1.123ns)
  Clock Net Delay (Destination): 1.551ns (routing 0.574ns, distribution 0.977ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GTHE4_CHANNEL_TXOUTCLK[0] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL                0.000     0.000 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.113     0.113    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_srcclk_out[0]
    BUFG_GT_X0Y20        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.243 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=359, routed)         1.757     2.000    video_uut/gtwiz_userclk_tx_usrclk2_out[0]
    SLICE_X49Y108        FDRE                                         r  video_uut/x_cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y108        FDRE (Prop_GFF2_SLICEL_C_Q)
                                                      0.081     2.081 f  video_uut/x_cnt_reg[4]/Q
                         net (fo=345, routed)         0.531     2.612    video_uut/x_cnt_reg__0[4]
    SLICE_X54Y118        LUT4 (Prop_D5LUT_SLICEM_I2_O)
                                                      0.110     2.722 f  video_uut/g55_b12__0__0_i_8/O
                         net (fo=1, routed)           0.173     2.895    video_uut/g55_b12__0__0_i_8_n_0
    SLICE_X54Y118        LUT6 (Prop_G6LUT_SLICEM_I5_O)
                                                      0.037     2.932 r  video_uut/g55_b12__0__0_i_2/O
                         net (fo=23, routed)          0.449     3.381    video_uut/g55_b12__0__0_i_2_n_0
    SLICE_X53Y137        LUT5 (Prop_H5LUT_SLICEM_I2_O)
                                                      0.066     3.447 r  video_uut/vid_rgb_d1[4]_i_142/O
                         net (fo=123, routed)         1.143     4.589    video_uut/vid_rgb_d1[4]_i_142_n_0
    SLICE_X43Y150        MUXF7 (Prop_F7MUX_AB_SLICEM_S_O)
                                                      0.069     4.658 f  video_uut/vid_rgb_d1_reg[19]_i_277/O
                         net (fo=1, routed)           0.000     4.658    video_uut/vid_rgb_d1_reg[19]_i_277_n_0
    SLICE_X43Y150        MUXF8 (Prop_F8MUX_BOT_SLICEM_I1_O)
                                                      0.028     4.686 f  video_uut/vid_rgb_d1_reg[19]_i_122/O
                         net (fo=1, routed)           0.304     4.990    video_uut/vid_rgb_d1_reg[19]_i_122_n_0
    SLICE_X44Y150        LUT6 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.124     5.114 f  video_uut/vid_rgb_d1[19]_i_43/O
                         net (fo=1, routed)           0.010     5.124    video_uut/vid_rgb_d1[19]_i_43_n_0
    SLICE_X44Y150        MUXF7 (Prop_F7MUX_GH_SLICEL_I0_O)
                                                      0.064     5.188 f  video_uut/vid_rgb_d1_reg[19]_i_18/O
                         net (fo=1, routed)           0.388     5.576    video_uut/vid_rgb_d1_reg[19]_i_18_n_0
    SLICE_X43Y147        LUT6 (Prop_A6LUT_SLICEM_I0_O)
                                                      0.125     5.701 f  video_uut/vid_rgb_d1[19]_i_7/O
                         net (fo=1, routed)           0.011     5.712    video_uut/vid_rgb_d1[19]_i_7_n_0
    SLICE_X43Y147        MUXF7 (Prop_F7MUX_AB_SLICEM_I1_O)
                                                      0.065     5.777 f  video_uut/vid_rgb_d1_reg[19]_i_3/O
                         net (fo=2, routed)           0.893     6.671    video_uut/pixel_A[19]
    SLICE_X52Y106        LUT4 (Prop_F6LUT_SLICEL_I2_O)
                                                      0.049     6.720 r  video_uut/vid_rgb_d1[23]_i_11/O
                         net (fo=1, routed)           0.046     6.766    video_uut/vid_rgb_d1[23]_i_11_n_0
    SLICE_X52Y106        LUT6 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.124     6.890 r  video_uut/vid_rgb_d1[23]_i_2/O
                         net (fo=24, routed)          0.377     7.267    video_uut/vid_rgb_d1[23]_i_2_n_0
    SLICE_X51Y100        LUT6 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.036     7.303 r  video_uut/vid_rgb_d1[6]_i_1/O
                         net (fo=1, routed)           0.049     7.352    video_uut/vid_rgb_d1[6]_i_1_n_0
    SLICE_X51Y100        FDRE                                         r  video_uut/vid_rgb_d1_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock GTHE4_CHANNEL_TXOUTCLK[0] rise edge)
                                                      6.734     6.734 r  
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL                0.000     6.734 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.099     6.833    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_srcclk_out[0]
    BUFG_GT_X0Y20        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     6.947 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=359, routed)         1.551     8.498    video_uut/gtwiz_userclk_tx_usrclk2_out[0]
    SLICE_X51Y100        FDRE                                         r  video_uut/vid_rgb_d1_reg[6]/C
                         clock pessimism              0.145     8.643    
                         clock uncertainty           -0.046     8.596    
    SLICE_X51Y100        FDRE (Setup_DFF_SLICEL_C_D)
                                                      0.025     8.621    video_uut/vid_rgb_d1_reg[6]
  -------------------------------------------------------------------
                         required time                          8.621    
                         arrival time                          -7.352    
  -------------------------------------------------------------------
                         slack                                  1.270    

Slack (MET) :             1.271ns  (required time - arrival time)
  Source:                 video_uut/x_cnt_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by GTHE4_CHANNEL_TXOUTCLK[0]  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            video_uut/vid_rgb_d1_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by GTHE4_CHANNEL_TXOUTCLK[0]  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             GTHE4_CHANNEL_TXOUTCLK[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (GTHE4_CHANNEL_TXOUTCLK[0] rise@6.734ns - GTHE4_CHANNEL_TXOUTCLK[0] rise@0.000ns)
  Data Path Delay:        5.351ns  (logic 0.977ns (18.259%)  route 4.374ns (81.741%))
  Logic Levels:           12  (LUT4=2 LUT5=1 LUT6=5 MUXF7=3 MUXF8=1)
  Clock Path Skew:        -0.091ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.764ns = ( 8.498 - 6.734 ) 
    Source Clock Delay      (SCD):    2.000ns
    Clock Pessimism Removal (CPR):    0.145ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.757ns (routing 0.634ns, distribution 1.123ns)
  Clock Net Delay (Destination): 1.551ns (routing 0.574ns, distribution 0.977ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GTHE4_CHANNEL_TXOUTCLK[0] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL                0.000     0.000 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.113     0.113    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_srcclk_out[0]
    BUFG_GT_X0Y20        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.243 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=359, routed)         1.757     2.000    video_uut/gtwiz_userclk_tx_usrclk2_out[0]
    SLICE_X49Y108        FDRE                                         r  video_uut/x_cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y108        FDRE (Prop_GFF2_SLICEL_C_Q)
                                                      0.081     2.081 f  video_uut/x_cnt_reg[4]/Q
                         net (fo=345, routed)         0.531     2.612    video_uut/x_cnt_reg__0[4]
    SLICE_X54Y118        LUT4 (Prop_D5LUT_SLICEM_I2_O)
                                                      0.110     2.722 f  video_uut/g55_b12__0__0_i_8/O
                         net (fo=1, routed)           0.173     2.895    video_uut/g55_b12__0__0_i_8_n_0
    SLICE_X54Y118        LUT6 (Prop_G6LUT_SLICEM_I5_O)
                                                      0.037     2.932 r  video_uut/g55_b12__0__0_i_2/O
                         net (fo=23, routed)          0.449     3.381    video_uut/g55_b12__0__0_i_2_n_0
    SLICE_X53Y137        LUT5 (Prop_H5LUT_SLICEM_I2_O)
                                                      0.066     3.447 r  video_uut/vid_rgb_d1[4]_i_142/O
                         net (fo=123, routed)         1.143     4.589    video_uut/vid_rgb_d1[4]_i_142_n_0
    SLICE_X43Y150        MUXF7 (Prop_F7MUX_AB_SLICEM_S_O)
                                                      0.069     4.658 f  video_uut/vid_rgb_d1_reg[19]_i_277/O
                         net (fo=1, routed)           0.000     4.658    video_uut/vid_rgb_d1_reg[19]_i_277_n_0
    SLICE_X43Y150        MUXF8 (Prop_F8MUX_BOT_SLICEM_I1_O)
                                                      0.028     4.686 f  video_uut/vid_rgb_d1_reg[19]_i_122/O
                         net (fo=1, routed)           0.304     4.990    video_uut/vid_rgb_d1_reg[19]_i_122_n_0
    SLICE_X44Y150        LUT6 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.124     5.114 f  video_uut/vid_rgb_d1[19]_i_43/O
                         net (fo=1, routed)           0.010     5.124    video_uut/vid_rgb_d1[19]_i_43_n_0
    SLICE_X44Y150        MUXF7 (Prop_F7MUX_GH_SLICEL_I0_O)
                                                      0.064     5.188 f  video_uut/vid_rgb_d1_reg[19]_i_18/O
                         net (fo=1, routed)           0.388     5.576    video_uut/vid_rgb_d1_reg[19]_i_18_n_0
    SLICE_X43Y147        LUT6 (Prop_A6LUT_SLICEM_I0_O)
                                                      0.125     5.701 f  video_uut/vid_rgb_d1[19]_i_7/O
                         net (fo=1, routed)           0.011     5.712    video_uut/vid_rgb_d1[19]_i_7_n_0
    SLICE_X43Y147        MUXF7 (Prop_F7MUX_AB_SLICEM_I1_O)
                                                      0.065     5.777 f  video_uut/vid_rgb_d1_reg[19]_i_3/O
                         net (fo=2, routed)           0.893     6.671    video_uut/pixel_A[19]
    SLICE_X52Y106        LUT4 (Prop_F6LUT_SLICEL_I2_O)
                                                      0.049     6.720 r  video_uut/vid_rgb_d1[23]_i_11/O
                         net (fo=1, routed)           0.046     6.766    video_uut/vid_rgb_d1[23]_i_11_n_0
    SLICE_X52Y106        LUT6 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.124     6.890 r  video_uut/vid_rgb_d1[23]_i_2/O
                         net (fo=24, routed)          0.376     7.266    video_uut/vid_rgb_d1[23]_i_2_n_0
    SLICE_X51Y100        LUT6 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.035     7.301 r  video_uut/vid_rgb_d1[8]_i_1/O
                         net (fo=1, routed)           0.050     7.351    video_uut/vid_rgb_d1[8]_i_1_n_0
    SLICE_X51Y100        FDRE                                         r  video_uut/vid_rgb_d1_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock GTHE4_CHANNEL_TXOUTCLK[0] rise edge)
                                                      6.734     6.734 r  
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL                0.000     6.734 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.099     6.833    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_srcclk_out[0]
    BUFG_GT_X0Y20        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     6.947 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=359, routed)         1.551     8.498    video_uut/gtwiz_userclk_tx_usrclk2_out[0]
    SLICE_X51Y100        FDRE                                         r  video_uut/vid_rgb_d1_reg[8]/C
                         clock pessimism              0.145     8.643    
                         clock uncertainty           -0.046     8.596    
    SLICE_X51Y100        FDRE (Setup_CFF_SLICEL_C_D)
                                                      0.025     8.621    video_uut/vid_rgb_d1_reg[8]
  -------------------------------------------------------------------
                         required time                          8.621    
                         arrival time                          -7.351    
  -------------------------------------------------------------------
                         slack                                  1.271    

Slack (MET) :             1.275ns  (required time - arrival time)
  Source:                 video_uut/x_cnt_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by GTHE4_CHANNEL_TXOUTCLK[0]  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            video_uut/vid_rgb_d1_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by GTHE4_CHANNEL_TXOUTCLK[0]  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             GTHE4_CHANNEL_TXOUTCLK[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (GTHE4_CHANNEL_TXOUTCLK[0] rise@6.734ns - GTHE4_CHANNEL_TXOUTCLK[0] rise@0.000ns)
  Data Path Delay:        5.362ns  (logic 1.064ns (19.843%)  route 4.298ns (80.157%))
  Logic Levels:           12  (LUT4=2 LUT5=1 LUT6=5 MUXF7=3 MUXF8=1)
  Clock Path Skew:        -0.076ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.780ns = ( 8.514 - 6.734 ) 
    Source Clock Delay      (SCD):    2.000ns
    Clock Pessimism Removal (CPR):    0.145ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.757ns (routing 0.634ns, distribution 1.123ns)
  Clock Net Delay (Destination): 1.567ns (routing 0.574ns, distribution 0.993ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GTHE4_CHANNEL_TXOUTCLK[0] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL                0.000     0.000 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.113     0.113    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_srcclk_out[0]
    BUFG_GT_X0Y20        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.243 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=359, routed)         1.757     2.000    video_uut/gtwiz_userclk_tx_usrclk2_out[0]
    SLICE_X49Y108        FDRE                                         r  video_uut/x_cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y108        FDRE (Prop_GFF2_SLICEL_C_Q)
                                                      0.081     2.081 f  video_uut/x_cnt_reg[4]/Q
                         net (fo=345, routed)         0.531     2.612    video_uut/x_cnt_reg__0[4]
    SLICE_X54Y118        LUT4 (Prop_D5LUT_SLICEM_I2_O)
                                                      0.110     2.722 f  video_uut/g55_b12__0__0_i_8/O
                         net (fo=1, routed)           0.173     2.895    video_uut/g55_b12__0__0_i_8_n_0
    SLICE_X54Y118        LUT6 (Prop_G6LUT_SLICEM_I5_O)
                                                      0.037     2.932 r  video_uut/g55_b12__0__0_i_2/O
                         net (fo=23, routed)          0.449     3.381    video_uut/g55_b12__0__0_i_2_n_0
    SLICE_X53Y137        LUT5 (Prop_H5LUT_SLICEM_I2_O)
                                                      0.066     3.447 r  video_uut/vid_rgb_d1[4]_i_142/O
                         net (fo=123, routed)         1.143     4.589    video_uut/vid_rgb_d1[4]_i_142_n_0
    SLICE_X43Y150        MUXF7 (Prop_F7MUX_AB_SLICEM_S_O)
                                                      0.069     4.658 f  video_uut/vid_rgb_d1_reg[19]_i_277/O
                         net (fo=1, routed)           0.000     4.658    video_uut/vid_rgb_d1_reg[19]_i_277_n_0
    SLICE_X43Y150        MUXF8 (Prop_F8MUX_BOT_SLICEM_I1_O)
                                                      0.028     4.686 f  video_uut/vid_rgb_d1_reg[19]_i_122/O
                         net (fo=1, routed)           0.304     4.990    video_uut/vid_rgb_d1_reg[19]_i_122_n_0
    SLICE_X44Y150        LUT6 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.124     5.114 f  video_uut/vid_rgb_d1[19]_i_43/O
                         net (fo=1, routed)           0.010     5.124    video_uut/vid_rgb_d1[19]_i_43_n_0
    SLICE_X44Y150        MUXF7 (Prop_F7MUX_GH_SLICEL_I0_O)
                                                      0.064     5.188 f  video_uut/vid_rgb_d1_reg[19]_i_18/O
                         net (fo=1, routed)           0.388     5.576    video_uut/vid_rgb_d1_reg[19]_i_18_n_0
    SLICE_X43Y147        LUT6 (Prop_A6LUT_SLICEM_I0_O)
                                                      0.125     5.701 f  video_uut/vid_rgb_d1[19]_i_7/O
                         net (fo=1, routed)           0.011     5.712    video_uut/vid_rgb_d1[19]_i_7_n_0
    SLICE_X43Y147        MUXF7 (Prop_F7MUX_AB_SLICEM_I1_O)
                                                      0.065     5.777 f  video_uut/vid_rgb_d1_reg[19]_i_3/O
                         net (fo=2, routed)           0.893     6.671    video_uut/pixel_A[19]
    SLICE_X52Y106        LUT4 (Prop_F6LUT_SLICEL_I2_O)
                                                      0.049     6.720 r  video_uut/vid_rgb_d1[23]_i_11/O
                         net (fo=1, routed)           0.046     6.766    video_uut/vid_rgb_d1[23]_i_11_n_0
    SLICE_X52Y106        LUT6 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.124     6.890 r  video_uut/vid_rgb_d1[23]_i_2/O
                         net (fo=24, routed)          0.278     7.168    video_uut/vid_rgb_d1[23]_i_2_n_0
    SLICE_X53Y100        LUT6 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.122     7.290 r  video_uut/vid_rgb_d1[12]_i_1/O
                         net (fo=1, routed)           0.072     7.362    video_uut/vid_rgb_d1[12]_i_1_n_0
    SLICE_X53Y100        FDRE                                         r  video_uut/vid_rgb_d1_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock GTHE4_CHANNEL_TXOUTCLK[0] rise edge)
                                                      6.734     6.734 r  
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL                0.000     6.734 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.099     6.833    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_srcclk_out[0]
    BUFG_GT_X0Y20        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     6.947 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=359, routed)         1.567     8.514    video_uut/gtwiz_userclk_tx_usrclk2_out[0]
    SLICE_X53Y100        FDRE                                         r  video_uut/vid_rgb_d1_reg[12]/C
                         clock pessimism              0.145     8.658    
                         clock uncertainty           -0.046     8.612    
    SLICE_X53Y100        FDRE (Setup_DFF_SLICEM_C_D)
                                                      0.025     8.637    video_uut/vid_rgb_d1_reg[12]
  -------------------------------------------------------------------
                         required time                          8.637    
                         arrival time                          -7.362    
  -------------------------------------------------------------------
                         slack                                  1.275    

Slack (MET) :             1.276ns  (required time - arrival time)
  Source:                 video_uut/x_B_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by GTHE4_CHANNEL_TXOUTCLK[0]  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            video_uut/vid_rgb_d1_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by GTHE4_CHANNEL_TXOUTCLK[0]  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             GTHE4_CHANNEL_TXOUTCLK[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (GTHE4_CHANNEL_TXOUTCLK[0] rise@6.734ns - GTHE4_CHANNEL_TXOUTCLK[0] rise@0.000ns)
  Data Path Delay:        5.344ns  (logic 1.308ns (24.478%)  route 4.036ns (75.522%))
  Logic Levels:           13  (LUT3=1 LUT4=2 LUT5=3 LUT6=5 MUXF7=2)
  Clock Path Skew:        -0.093ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.772ns = ( 8.506 - 6.734 ) 
    Source Clock Delay      (SCD):    2.010ns
    Clock Pessimism Removal (CPR):    0.145ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.767ns (routing 0.634ns, distribution 1.133ns)
  Clock Net Delay (Destination): 1.559ns (routing 0.574ns, distribution 0.985ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GTHE4_CHANNEL_TXOUTCLK[0] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL                0.000     0.000 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.113     0.113    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_srcclk_out[0]
    BUFG_GT_X0Y20        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.243 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=359, routed)         1.767     2.010    video_uut/gtwiz_userclk_tx_usrclk2_out[0]
    SLICE_X51Y105        FDRE                                         r  video_uut/x_B_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y105        FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.081     2.091 r  video_uut/x_B_reg[0]/Q
                         net (fo=102, routed)         0.127     2.218    video_uut/x_B_reg[0]
    SLICE_X50Y105        LUT4 (Prop_H5LUT_SLICEL_I0_O)
                                                      0.158     2.376 r  video_uut/g35_b0_i_7/O
                         net (fo=50, routed)          0.581     2.957    video_uut/g35_b0_i_7_n_0
    SLICE_X48Y97         LUT5 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.050     3.007 r  video_uut/g35_b0_i_8/O
                         net (fo=145, routed)         0.629     3.636    video_uut/g35_b0_i_8_n_0
    SLICE_X43Y104        LUT5 (Prop_D6LUT_SLICEM_I2_O)
                                                      0.088     3.724 r  video_uut/g35_b23_i_5/O
                         net (fo=61, routed)          0.354     4.077    video_uut/g35_b23_i_5_n_0
    SLICE_X44Y105        LUT6 (Prop_C6LUT_SLICEL_I4_O)
                                                      0.050     4.127 f  video_uut/g45_b8/O
                         net (fo=1, routed)           0.139     4.266    video_uut/g45_b8_n_0
    SLICE_X44Y105        LUT4 (Prop_D6LUT_SLICEL_I3_O)
                                                      0.099     4.365 f  video_uut/vid_rgb_d1[8]_i_161/O
                         net (fo=1, routed)           0.221     4.586    video_uut/vid_rgb_d1[8]_i_161_n_0
    SLICE_X43Y105        LUT6 (Prop_G6LUT_SLICEM_I5_O)
                                                      0.090     4.676 f  video_uut/vid_rgb_d1[8]_i_55/O
                         net (fo=1, routed)           0.017     4.693    video_uut/vid_rgb_d1[8]_i_55_n_0
    SLICE_X43Y105        MUXF7 (Prop_F7MUX_GH_SLICEM_I1_O)
                                                      0.067     4.760 f  video_uut/vid_rgb_d1_reg[8]_i_23/O
                         net (fo=1, routed)           0.356     5.116    video_uut/vid_rgb_d1_reg[8]_i_23_n_0
    SLICE_X41Y110        LUT3 (Prop_F5LUT_SLICEM_I2_O)
                                                      0.105     5.221 f  video_uut/vid_rgb_d1[8]_i_8/O
                         net (fo=1, routed)           0.534     5.755    video_uut/vid_rgb_d1[8]_i_8_n_0
    SLICE_X45Y100        LUT5 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.125     5.880 f  video_uut/vid_rgb_d1[8]_i_4/O
                         net (fo=1, routed)           0.014     5.894    video_uut/vid_rgb_d1[8]_i_4_n_0
    SLICE_X45Y100        MUXF7 (Prop_F7MUX_GH_SLICEM_I0_O)
                                                      0.066     5.960 f  video_uut/vid_rgb_d1_reg[8]_i_2/O
                         net (fo=2, routed)           0.593     6.554    video_uut/pixel_B[8]
    SLICE_X51Y100        LUT6 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.090     6.644 f  video_uut/vid_rgb_d1[23]_i_18/O
                         net (fo=1, routed)           0.103     6.747    video_uut/vid_rgb_d1[23]_i_18_n_0
    SLICE_X51Y100        LUT6 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.149     6.896 r  video_uut/vid_rgb_d1[23]_i_4/O
                         net (fo=24, routed)          0.310     7.206    video_uut/vid_rgb_d1[23]_i_4_n_0
    SLICE_X53Y98         LUT6 (Prop_H6LUT_SLICEM_I4_O)
                                                      0.090     7.296 r  video_uut/vid_rgb_d1[15]_i_1/O
                         net (fo=1, routed)           0.058     7.354    video_uut/vid_rgb_d1[15]_i_1_n_0
    SLICE_X53Y98         FDRE                                         r  video_uut/vid_rgb_d1_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock GTHE4_CHANNEL_TXOUTCLK[0] rise edge)
                                                      6.734     6.734 r  
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL                0.000     6.734 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.099     6.833    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_srcclk_out[0]
    BUFG_GT_X0Y20        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     6.947 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=359, routed)         1.559     8.506    video_uut/gtwiz_userclk_tx_usrclk2_out[0]
    SLICE_X53Y98         FDRE                                         r  video_uut/vid_rgb_d1_reg[15]/C
                         clock pessimism              0.145     8.651    
                         clock uncertainty           -0.046     8.604    
    SLICE_X53Y98         FDRE (Setup_HFF_SLICEM_C_D)
                                                      0.025     8.629    video_uut/vid_rgb_d1_reg[15]
  -------------------------------------------------------------------
                         required time                          8.629    
                         arrival time                          -7.354    
  -------------------------------------------------------------------
                         slack                                  1.276    

Slack (MET) :             1.291ns  (required time - arrival time)
  Source:                 video_uut/x_cnt_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by GTHE4_CHANNEL_TXOUTCLK[0]  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            video_uut/vid_rgb_d1_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by GTHE4_CHANNEL_TXOUTCLK[0]  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             GTHE4_CHANNEL_TXOUTCLK[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (GTHE4_CHANNEL_TXOUTCLK[0] rise@6.734ns - GTHE4_CHANNEL_TXOUTCLK[0] rise@0.000ns)
  Data Path Delay:        5.336ns  (logic 0.979ns (18.346%)  route 4.357ns (81.654%))
  Logic Levels:           12  (LUT4=2 LUT5=1 LUT6=5 MUXF7=3 MUXF8=1)
  Clock Path Skew:        -0.085ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.770ns = ( 8.504 - 6.734 ) 
    Source Clock Delay      (SCD):    2.000ns
    Clock Pessimism Removal (CPR):    0.145ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.757ns (routing 0.634ns, distribution 1.123ns)
  Clock Net Delay (Destination): 1.557ns (routing 0.574ns, distribution 0.983ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GTHE4_CHANNEL_TXOUTCLK[0] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL                0.000     0.000 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.113     0.113    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_srcclk_out[0]
    BUFG_GT_X0Y20        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.243 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=359, routed)         1.757     2.000    video_uut/gtwiz_userclk_tx_usrclk2_out[0]
    SLICE_X49Y108        FDRE                                         r  video_uut/x_cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y108        FDRE (Prop_GFF2_SLICEL_C_Q)
                                                      0.081     2.081 f  video_uut/x_cnt_reg[4]/Q
                         net (fo=345, routed)         0.531     2.612    video_uut/x_cnt_reg__0[4]
    SLICE_X54Y118        LUT4 (Prop_D5LUT_SLICEM_I2_O)
                                                      0.110     2.722 f  video_uut/g55_b12__0__0_i_8/O
                         net (fo=1, routed)           0.173     2.895    video_uut/g55_b12__0__0_i_8_n_0
    SLICE_X54Y118        LUT6 (Prop_G6LUT_SLICEM_I5_O)
                                                      0.037     2.932 r  video_uut/g55_b12__0__0_i_2/O
                         net (fo=23, routed)          0.449     3.381    video_uut/g55_b12__0__0_i_2_n_0
    SLICE_X53Y137        LUT5 (Prop_H5LUT_SLICEM_I2_O)
                                                      0.066     3.447 r  video_uut/vid_rgb_d1[4]_i_142/O
                         net (fo=123, routed)         1.143     4.589    video_uut/vid_rgb_d1[4]_i_142_n_0
    SLICE_X43Y150        MUXF7 (Prop_F7MUX_AB_SLICEM_S_O)
                                                      0.069     4.658 f  video_uut/vid_rgb_d1_reg[19]_i_277/O
                         net (fo=1, routed)           0.000     4.658    video_uut/vid_rgb_d1_reg[19]_i_277_n_0
    SLICE_X43Y150        MUXF8 (Prop_F8MUX_BOT_SLICEM_I1_O)
                                                      0.028     4.686 f  video_uut/vid_rgb_d1_reg[19]_i_122/O
                         net (fo=1, routed)           0.304     4.990    video_uut/vid_rgb_d1_reg[19]_i_122_n_0
    SLICE_X44Y150        LUT6 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.124     5.114 f  video_uut/vid_rgb_d1[19]_i_43/O
                         net (fo=1, routed)           0.010     5.124    video_uut/vid_rgb_d1[19]_i_43_n_0
    SLICE_X44Y150        MUXF7 (Prop_F7MUX_GH_SLICEL_I0_O)
                                                      0.064     5.188 f  video_uut/vid_rgb_d1_reg[19]_i_18/O
                         net (fo=1, routed)           0.388     5.576    video_uut/vid_rgb_d1_reg[19]_i_18_n_0
    SLICE_X43Y147        LUT6 (Prop_A6LUT_SLICEM_I0_O)
                                                      0.125     5.701 f  video_uut/vid_rgb_d1[19]_i_7/O
                         net (fo=1, routed)           0.011     5.712    video_uut/vid_rgb_d1[19]_i_7_n_0
    SLICE_X43Y147        MUXF7 (Prop_F7MUX_AB_SLICEM_I1_O)
                                                      0.065     5.777 f  video_uut/vid_rgb_d1_reg[19]_i_3/O
                         net (fo=2, routed)           0.893     6.671    video_uut/pixel_A[19]
    SLICE_X52Y106        LUT4 (Prop_F6LUT_SLICEL_I2_O)
                                                      0.049     6.720 r  video_uut/vid_rgb_d1[23]_i_11/O
                         net (fo=1, routed)           0.046     6.766    video_uut/vid_rgb_d1[23]_i_11_n_0
    SLICE_X52Y106        LUT6 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.124     6.890 r  video_uut/vid_rgb_d1[23]_i_2/O
                         net (fo=24, routed)          0.344     7.233    video_uut/vid_rgb_d1[23]_i_2_n_0
    SLICE_X53Y96         LUT6 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.037     7.270 r  video_uut/vid_rgb_d1[10]_i_1/O
                         net (fo=1, routed)           0.066     7.336    video_uut/vid_rgb_d1[10]_i_1_n_0
    SLICE_X53Y96         FDRE                                         r  video_uut/vid_rgb_d1_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock GTHE4_CHANNEL_TXOUTCLK[0] rise edge)
                                                      6.734     6.734 r  
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL                0.000     6.734 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.099     6.833    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_srcclk_out[0]
    BUFG_GT_X0Y20        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     6.947 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=359, routed)         1.557     8.504    video_uut/gtwiz_userclk_tx_usrclk2_out[0]
    SLICE_X53Y96         FDRE                                         r  video_uut/vid_rgb_d1_reg[10]/C
                         clock pessimism              0.145     8.649    
                         clock uncertainty           -0.046     8.602    
    SLICE_X53Y96         FDRE (Setup_CFF_SLICEM_C_D)
                                                      0.025     8.627    video_uut/vid_rgb_d1_reg[10]
  -------------------------------------------------------------------
                         required time                          8.627    
                         arrival time                          -7.336    
  -------------------------------------------------------------------
                         slack                                  1.291    

Slack (MET) :             1.293ns  (required time - arrival time)
  Source:                 video_uut/x_B_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by GTHE4_CHANNEL_TXOUTCLK[0]  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            video_uut/vid_rgb_d1_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by GTHE4_CHANNEL_TXOUTCLK[0]  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             GTHE4_CHANNEL_TXOUTCLK[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (GTHE4_CHANNEL_TXOUTCLK[0] rise@6.734ns - GTHE4_CHANNEL_TXOUTCLK[0] rise@0.000ns)
  Data Path Delay:        5.332ns  (logic 1.269ns (23.799%)  route 4.063ns (76.201%))
  Logic Levels:           13  (LUT3=1 LUT4=2 LUT5=3 LUT6=5 MUXF7=2)
  Clock Path Skew:        -0.087ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.778ns = ( 8.512 - 6.734 ) 
    Source Clock Delay      (SCD):    2.010ns
    Clock Pessimism Removal (CPR):    0.145ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.767ns (routing 0.634ns, distribution 1.133ns)
  Clock Net Delay (Destination): 1.565ns (routing 0.574ns, distribution 0.991ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GTHE4_CHANNEL_TXOUTCLK[0] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL                0.000     0.000 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.113     0.113    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_srcclk_out[0]
    BUFG_GT_X0Y20        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.243 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=359, routed)         1.767     2.010    video_uut/gtwiz_userclk_tx_usrclk2_out[0]
    SLICE_X51Y105        FDRE                                         r  video_uut/x_B_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y105        FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.081     2.091 r  video_uut/x_B_reg[0]/Q
                         net (fo=102, routed)         0.127     2.218    video_uut/x_B_reg[0]
    SLICE_X50Y105        LUT4 (Prop_H5LUT_SLICEL_I0_O)
                                                      0.158     2.376 r  video_uut/g35_b0_i_7/O
                         net (fo=50, routed)          0.581     2.957    video_uut/g35_b0_i_7_n_0
    SLICE_X48Y97         LUT5 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.050     3.007 r  video_uut/g35_b0_i_8/O
                         net (fo=145, routed)         0.629     3.636    video_uut/g35_b0_i_8_n_0
    SLICE_X43Y104        LUT5 (Prop_D6LUT_SLICEM_I2_O)
                                                      0.088     3.724 r  video_uut/g35_b23_i_5/O
                         net (fo=61, routed)          0.354     4.077    video_uut/g35_b23_i_5_n_0
    SLICE_X44Y105        LUT6 (Prop_C6LUT_SLICEL_I4_O)
                                                      0.050     4.127 r  video_uut/g45_b8/O
                         net (fo=1, routed)           0.139     4.266    video_uut/g45_b8_n_0
    SLICE_X44Y105        LUT4 (Prop_D6LUT_SLICEL_I3_O)
                                                      0.099     4.365 r  video_uut/vid_rgb_d1[8]_i_161/O
                         net (fo=1, routed)           0.221     4.586    video_uut/vid_rgb_d1[8]_i_161_n_0
    SLICE_X43Y105        LUT6 (Prop_G6LUT_SLICEM_I5_O)
                                                      0.090     4.676 r  video_uut/vid_rgb_d1[8]_i_55/O
                         net (fo=1, routed)           0.017     4.693    video_uut/vid_rgb_d1[8]_i_55_n_0
    SLICE_X43Y105        MUXF7 (Prop_F7MUX_GH_SLICEM_I1_O)
                                                      0.067     4.760 r  video_uut/vid_rgb_d1_reg[8]_i_23/O
                         net (fo=1, routed)           0.356     5.116    video_uut/vid_rgb_d1_reg[8]_i_23_n_0
    SLICE_X41Y110        LUT3 (Prop_F5LUT_SLICEM_I2_O)
                                                      0.105     5.221 r  video_uut/vid_rgb_d1[8]_i_8/O
                         net (fo=1, routed)           0.534     5.755    video_uut/vid_rgb_d1[8]_i_8_n_0
    SLICE_X45Y100        LUT5 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.125     5.880 r  video_uut/vid_rgb_d1[8]_i_4/O
                         net (fo=1, routed)           0.014     5.894    video_uut/vid_rgb_d1[8]_i_4_n_0
    SLICE_X45Y100        MUXF7 (Prop_F7MUX_GH_SLICEM_I0_O)
                                                      0.066     5.960 r  video_uut/vid_rgb_d1_reg[8]_i_2/O
                         net (fo=2, routed)           0.593     6.554    video_uut/pixel_B[8]
    SLICE_X51Y100        LUT6 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.090     6.644 r  video_uut/vid_rgb_d1[23]_i_18/O
                         net (fo=1, routed)           0.103     6.747    video_uut/vid_rgb_d1[23]_i_18_n_0
    SLICE_X51Y100        LUT6 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.149     6.896 f  video_uut/vid_rgb_d1[23]_i_4/O
                         net (fo=24, routed)          0.323     7.219    video_uut/vid_rgb_d1[23]_i_4_n_0
    SLICE_X53Y103        LUT6 (Prop_D6LUT_SLICEM_I2_O)
                                                      0.051     7.270 r  video_uut/vid_rgb_d1[5]_i_1/O
                         net (fo=1, routed)           0.072     7.342    video_uut/vid_rgb_d1[5]_i_1_n_0
    SLICE_X53Y103        FDRE                                         r  video_uut/vid_rgb_d1_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock GTHE4_CHANNEL_TXOUTCLK[0] rise edge)
                                                      6.734     6.734 r  
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL                0.000     6.734 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.099     6.833    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_srcclk_out[0]
    BUFG_GT_X0Y20        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     6.947 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=359, routed)         1.565     8.512    video_uut/gtwiz_userclk_tx_usrclk2_out[0]
    SLICE_X53Y103        FDRE                                         r  video_uut/vid_rgb_d1_reg[5]/C
                         clock pessimism              0.145     8.657    
                         clock uncertainty           -0.046     8.610    
    SLICE_X53Y103        FDRE (Setup_DFF_SLICEM_C_D)
                                                      0.025     8.635    video_uut/vid_rgb_d1_reg[5]
  -------------------------------------------------------------------
                         required time                          8.635    
                         arrival time                          -7.342    
  -------------------------------------------------------------------
                         slack                                  1.293    

Slack (MET) :             1.316ns  (required time - arrival time)
  Source:                 video_uut/x_B_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by GTHE4_CHANNEL_TXOUTCLK[0]  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            video_uut/vid_rgb_d1_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by GTHE4_CHANNEL_TXOUTCLK[0]  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             GTHE4_CHANNEL_TXOUTCLK[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (GTHE4_CHANNEL_TXOUTCLK[0] rise@6.734ns - GTHE4_CHANNEL_TXOUTCLK[0] rise@0.000ns)
  Data Path Delay:        5.295ns  (logic 1.268ns (23.946%)  route 4.027ns (76.054%))
  Logic Levels:           13  (LUT3=1 LUT4=2 LUT5=3 LUT6=5 MUXF7=2)
  Clock Path Skew:        -0.101ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.764ns = ( 8.498 - 6.734 ) 
    Source Clock Delay      (SCD):    2.010ns
    Clock Pessimism Removal (CPR):    0.145ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.767ns (routing 0.634ns, distribution 1.133ns)
  Clock Net Delay (Destination): 1.551ns (routing 0.574ns, distribution 0.977ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GTHE4_CHANNEL_TXOUTCLK[0] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL                0.000     0.000 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.113     0.113    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_srcclk_out[0]
    BUFG_GT_X0Y20        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.243 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=359, routed)         1.767     2.010    video_uut/gtwiz_userclk_tx_usrclk2_out[0]
    SLICE_X51Y105        FDRE                                         r  video_uut/x_B_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y105        FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.081     2.091 r  video_uut/x_B_reg[0]/Q
                         net (fo=102, routed)         0.127     2.218    video_uut/x_B_reg[0]
    SLICE_X50Y105        LUT4 (Prop_H5LUT_SLICEL_I0_O)
                                                      0.158     2.376 r  video_uut/g35_b0_i_7/O
                         net (fo=50, routed)          0.581     2.957    video_uut/g35_b0_i_7_n_0
    SLICE_X48Y97         LUT5 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.050     3.007 r  video_uut/g35_b0_i_8/O
                         net (fo=145, routed)         0.629     3.636    video_uut/g35_b0_i_8_n_0
    SLICE_X43Y104        LUT5 (Prop_D6LUT_SLICEM_I2_O)
                                                      0.088     3.724 r  video_uut/g35_b23_i_5/O
                         net (fo=61, routed)          0.354     4.077    video_uut/g35_b23_i_5_n_0
    SLICE_X44Y105        LUT6 (Prop_C6LUT_SLICEL_I4_O)
                                                      0.050     4.127 r  video_uut/g45_b8/O
                         net (fo=1, routed)           0.139     4.266    video_uut/g45_b8_n_0
    SLICE_X44Y105        LUT4 (Prop_D6LUT_SLICEL_I3_O)
                                                      0.099     4.365 r  video_uut/vid_rgb_d1[8]_i_161/O
                         net (fo=1, routed)           0.221     4.586    video_uut/vid_rgb_d1[8]_i_161_n_0
    SLICE_X43Y105        LUT6 (Prop_G6LUT_SLICEM_I5_O)
                                                      0.090     4.676 r  video_uut/vid_rgb_d1[8]_i_55/O
                         net (fo=1, routed)           0.017     4.693    video_uut/vid_rgb_d1[8]_i_55_n_0
    SLICE_X43Y105        MUXF7 (Prop_F7MUX_GH_SLICEM_I1_O)
                                                      0.067     4.760 r  video_uut/vid_rgb_d1_reg[8]_i_23/O
                         net (fo=1, routed)           0.356     5.116    video_uut/vid_rgb_d1_reg[8]_i_23_n_0
    SLICE_X41Y110        LUT3 (Prop_F5LUT_SLICEM_I2_O)
                                                      0.105     5.221 r  video_uut/vid_rgb_d1[8]_i_8/O
                         net (fo=1, routed)           0.534     5.755    video_uut/vid_rgb_d1[8]_i_8_n_0
    SLICE_X45Y100        LUT5 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.125     5.880 r  video_uut/vid_rgb_d1[8]_i_4/O
                         net (fo=1, routed)           0.014     5.894    video_uut/vid_rgb_d1[8]_i_4_n_0
    SLICE_X45Y100        MUXF7 (Prop_F7MUX_GH_SLICEM_I0_O)
                                                      0.066     5.960 r  video_uut/vid_rgb_d1_reg[8]_i_2/O
                         net (fo=2, routed)           0.593     6.554    video_uut/pixel_B[8]
    SLICE_X51Y100        LUT6 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.090     6.644 r  video_uut/vid_rgb_d1[23]_i_18/O
                         net (fo=1, routed)           0.103     6.747    video_uut/vid_rgb_d1[23]_i_18_n_0
    SLICE_X51Y100        LUT6 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.149     6.896 f  video_uut/vid_rgb_d1[23]_i_4/O
                         net (fo=24, routed)          0.309     7.205    video_uut/vid_rgb_d1[23]_i_4_n_0
    SLICE_X52Y96         LUT6 (Prop_C6LUT_SLICEL_I2_O)
                                                      0.050     7.255 r  video_uut/vid_rgb_d1[22]_i_1/O
                         net (fo=1, routed)           0.050     7.305    video_uut/vid_rgb_d1[22]_i_1_n_0
    SLICE_X52Y96         FDRE                                         r  video_uut/vid_rgb_d1_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock GTHE4_CHANNEL_TXOUTCLK[0] rise edge)
                                                      6.734     6.734 r  
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL                0.000     6.734 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.099     6.833    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_srcclk_out[0]
    BUFG_GT_X0Y20        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     6.947 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=359, routed)         1.551     8.498    video_uut/gtwiz_userclk_tx_usrclk2_out[0]
    SLICE_X52Y96         FDRE                                         r  video_uut/vid_rgb_d1_reg[22]/C
                         clock pessimism              0.145     8.643    
                         clock uncertainty           -0.046     8.596    
    SLICE_X52Y96         FDRE (Setup_CFF_SLICEL_C_D)
                                                      0.025     8.621    video_uut/vid_rgb_d1_reg[22]
  -------------------------------------------------------------------
                         required time                          8.621    
                         arrival time                          -7.305    
  -------------------------------------------------------------------
                         slack                                  1.316    

Slack (MET) :             1.318ns  (required time - arrival time)
  Source:                 video_uut/x_B_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by GTHE4_CHANNEL_TXOUTCLK[0]  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            video_uut/vid_rgb_d1_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by GTHE4_CHANNEL_TXOUTCLK[0]  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             GTHE4_CHANNEL_TXOUTCLK[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (GTHE4_CHANNEL_TXOUTCLK[0] rise@6.734ns - GTHE4_CHANNEL_TXOUTCLK[0] rise@0.000ns)
  Data Path Delay:        5.293ns  (logic 1.268ns (23.955%)  route 4.025ns (76.045%))
  Logic Levels:           13  (LUT3=1 LUT4=2 LUT5=3 LUT6=5 MUXF7=2)
  Clock Path Skew:        -0.101ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.764ns = ( 8.498 - 6.734 ) 
    Source Clock Delay      (SCD):    2.010ns
    Clock Pessimism Removal (CPR):    0.145ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.767ns (routing 0.634ns, distribution 1.133ns)
  Clock Net Delay (Destination): 1.551ns (routing 0.574ns, distribution 0.977ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GTHE4_CHANNEL_TXOUTCLK[0] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL                0.000     0.000 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.113     0.113    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_srcclk_out[0]
    BUFG_GT_X0Y20        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.243 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=359, routed)         1.767     2.010    video_uut/gtwiz_userclk_tx_usrclk2_out[0]
    SLICE_X51Y105        FDRE                                         r  video_uut/x_B_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y105        FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.081     2.091 r  video_uut/x_B_reg[0]/Q
                         net (fo=102, routed)         0.127     2.218    video_uut/x_B_reg[0]
    SLICE_X50Y105        LUT4 (Prop_H5LUT_SLICEL_I0_O)
                                                      0.158     2.376 r  video_uut/g35_b0_i_7/O
                         net (fo=50, routed)          0.581     2.957    video_uut/g35_b0_i_7_n_0
    SLICE_X48Y97         LUT5 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.050     3.007 r  video_uut/g35_b0_i_8/O
                         net (fo=145, routed)         0.629     3.636    video_uut/g35_b0_i_8_n_0
    SLICE_X43Y104        LUT5 (Prop_D6LUT_SLICEM_I2_O)
                                                      0.088     3.724 r  video_uut/g35_b23_i_5/O
                         net (fo=61, routed)          0.354     4.077    video_uut/g35_b23_i_5_n_0
    SLICE_X44Y105        LUT6 (Prop_C6LUT_SLICEL_I4_O)
                                                      0.050     4.127 r  video_uut/g45_b8/O
                         net (fo=1, routed)           0.139     4.266    video_uut/g45_b8_n_0
    SLICE_X44Y105        LUT4 (Prop_D6LUT_SLICEL_I3_O)
                                                      0.099     4.365 r  video_uut/vid_rgb_d1[8]_i_161/O
                         net (fo=1, routed)           0.221     4.586    video_uut/vid_rgb_d1[8]_i_161_n_0
    SLICE_X43Y105        LUT6 (Prop_G6LUT_SLICEM_I5_O)
                                                      0.090     4.676 r  video_uut/vid_rgb_d1[8]_i_55/O
                         net (fo=1, routed)           0.017     4.693    video_uut/vid_rgb_d1[8]_i_55_n_0
    SLICE_X43Y105        MUXF7 (Prop_F7MUX_GH_SLICEM_I1_O)
                                                      0.067     4.760 r  video_uut/vid_rgb_d1_reg[8]_i_23/O
                         net (fo=1, routed)           0.356     5.116    video_uut/vid_rgb_d1_reg[8]_i_23_n_0
    SLICE_X41Y110        LUT3 (Prop_F5LUT_SLICEM_I2_O)
                                                      0.105     5.221 r  video_uut/vid_rgb_d1[8]_i_8/O
                         net (fo=1, routed)           0.534     5.755    video_uut/vid_rgb_d1[8]_i_8_n_0
    SLICE_X45Y100        LUT5 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.125     5.880 r  video_uut/vid_rgb_d1[8]_i_4/O
                         net (fo=1, routed)           0.014     5.894    video_uut/vid_rgb_d1[8]_i_4_n_0
    SLICE_X45Y100        MUXF7 (Prop_F7MUX_GH_SLICEM_I0_O)
                                                      0.066     5.960 r  video_uut/vid_rgb_d1_reg[8]_i_2/O
                         net (fo=2, routed)           0.593     6.554    video_uut/pixel_B[8]
    SLICE_X51Y100        LUT6 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.090     6.644 r  video_uut/vid_rgb_d1[23]_i_18/O
                         net (fo=1, routed)           0.103     6.747    video_uut/vid_rgb_d1[23]_i_18_n_0
    SLICE_X51Y100        LUT6 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.149     6.896 f  video_uut/vid_rgb_d1[23]_i_4/O
                         net (fo=24, routed)          0.308     7.204    video_uut/vid_rgb_d1[23]_i_4_n_0
    SLICE_X52Y96         LUT6 (Prop_D6LUT_SLICEL_I2_O)
                                                      0.050     7.254 r  video_uut/vid_rgb_d1[18]_i_1/O
                         net (fo=1, routed)           0.049     7.303    video_uut/vid_rgb_d1[18]_i_1_n_0
    SLICE_X52Y96         FDRE                                         r  video_uut/vid_rgb_d1_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock GTHE4_CHANNEL_TXOUTCLK[0] rise edge)
                                                      6.734     6.734 r  
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL                0.000     6.734 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.099     6.833    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_srcclk_out[0]
    BUFG_GT_X0Y20        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     6.947 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=359, routed)         1.551     8.498    video_uut/gtwiz_userclk_tx_usrclk2_out[0]
    SLICE_X52Y96         FDRE                                         r  video_uut/vid_rgb_d1_reg[18]/C
                         clock pessimism              0.145     8.643    
                         clock uncertainty           -0.046     8.596    
    SLICE_X52Y96         FDRE (Setup_DFF_SLICEL_C_D)
                                                      0.025     8.621    video_uut/vid_rgb_d1_reg[18]
  -------------------------------------------------------------------
                         required time                          8.621    
                         arrival time                          -7.303    
  -------------------------------------------------------------------
                         slack                                  1.318    

Slack (MET) :             1.325ns  (required time - arrival time)
  Source:                 video_uut/x_B_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by GTHE4_CHANNEL_TXOUTCLK[0]  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            video_uut/vid_rgb_d1_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by GTHE4_CHANNEL_TXOUTCLK[0]  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             GTHE4_CHANNEL_TXOUTCLK[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (GTHE4_CHANNEL_TXOUTCLK[0] rise@6.734ns - GTHE4_CHANNEL_TXOUTCLK[0] rise@0.000ns)
  Data Path Delay:        5.290ns  (logic 1.269ns (23.990%)  route 4.021ns (76.010%))
  Logic Levels:           13  (LUT3=1 LUT4=2 LUT5=3 LUT6=5 MUXF7=2)
  Clock Path Skew:        -0.098ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.767ns = ( 8.501 - 6.734 ) 
    Source Clock Delay      (SCD):    2.010ns
    Clock Pessimism Removal (CPR):    0.145ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.767ns (routing 0.634ns, distribution 1.133ns)
  Clock Net Delay (Destination): 1.554ns (routing 0.574ns, distribution 0.980ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GTHE4_CHANNEL_TXOUTCLK[0] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL                0.000     0.000 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.113     0.113    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_srcclk_out[0]
    BUFG_GT_X0Y20        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.243 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=359, routed)         1.767     2.010    video_uut/gtwiz_userclk_tx_usrclk2_out[0]
    SLICE_X51Y105        FDRE                                         r  video_uut/x_B_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y105        FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.081     2.091 r  video_uut/x_B_reg[0]/Q
                         net (fo=102, routed)         0.127     2.218    video_uut/x_B_reg[0]
    SLICE_X50Y105        LUT4 (Prop_H5LUT_SLICEL_I0_O)
                                                      0.158     2.376 r  video_uut/g35_b0_i_7/O
                         net (fo=50, routed)          0.581     2.957    video_uut/g35_b0_i_7_n_0
    SLICE_X48Y97         LUT5 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.050     3.007 r  video_uut/g35_b0_i_8/O
                         net (fo=145, routed)         0.629     3.636    video_uut/g35_b0_i_8_n_0
    SLICE_X43Y104        LUT5 (Prop_D6LUT_SLICEM_I2_O)
                                                      0.088     3.724 r  video_uut/g35_b23_i_5/O
                         net (fo=61, routed)          0.354     4.077    video_uut/g35_b23_i_5_n_0
    SLICE_X44Y105        LUT6 (Prop_C6LUT_SLICEL_I4_O)
                                                      0.050     4.127 r  video_uut/g45_b8/O
                         net (fo=1, routed)           0.139     4.266    video_uut/g45_b8_n_0
    SLICE_X44Y105        LUT4 (Prop_D6LUT_SLICEL_I3_O)
                                                      0.099     4.365 r  video_uut/vid_rgb_d1[8]_i_161/O
                         net (fo=1, routed)           0.221     4.586    video_uut/vid_rgb_d1[8]_i_161_n_0
    SLICE_X43Y105        LUT6 (Prop_G6LUT_SLICEM_I5_O)
                                                      0.090     4.676 r  video_uut/vid_rgb_d1[8]_i_55/O
                         net (fo=1, routed)           0.017     4.693    video_uut/vid_rgb_d1[8]_i_55_n_0
    SLICE_X43Y105        MUXF7 (Prop_F7MUX_GH_SLICEM_I1_O)
                                                      0.067     4.760 r  video_uut/vid_rgb_d1_reg[8]_i_23/O
                         net (fo=1, routed)           0.356     5.116    video_uut/vid_rgb_d1_reg[8]_i_23_n_0
    SLICE_X41Y110        LUT3 (Prop_F5LUT_SLICEM_I2_O)
                                                      0.105     5.221 r  video_uut/vid_rgb_d1[8]_i_8/O
                         net (fo=1, routed)           0.534     5.755    video_uut/vid_rgb_d1[8]_i_8_n_0
    SLICE_X45Y100        LUT5 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.125     5.880 r  video_uut/vid_rgb_d1[8]_i_4/O
                         net (fo=1, routed)           0.014     5.894    video_uut/vid_rgb_d1[8]_i_4_n_0
    SLICE_X45Y100        MUXF7 (Prop_F7MUX_GH_SLICEM_I0_O)
                                                      0.066     5.960 r  video_uut/vid_rgb_d1_reg[8]_i_2/O
                         net (fo=2, routed)           0.593     6.554    video_uut/pixel_B[8]
    SLICE_X51Y100        LUT6 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.090     6.644 r  video_uut/vid_rgb_d1[23]_i_18/O
                         net (fo=1, routed)           0.103     6.747    video_uut/vid_rgb_d1[23]_i_18_n_0
    SLICE_X51Y100        LUT6 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.149     6.896 f  video_uut/vid_rgb_d1[23]_i_4/O
                         net (fo=24, routed)          0.302     7.198    video_uut/vid_rgb_d1[23]_i_4_n_0
    SLICE_X52Y97         LUT6 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.051     7.249 r  video_uut/vid_rgb_d1[11]_i_1/O
                         net (fo=1, routed)           0.051     7.300    video_uut/vid_rgb_d1[11]_i_1_n_0
    SLICE_X52Y97         FDRE                                         r  video_uut/vid_rgb_d1_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock GTHE4_CHANNEL_TXOUTCLK[0] rise edge)
                                                      6.734     6.734 r  
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL                0.000     6.734 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.099     6.833    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_srcclk_out[0]
    BUFG_GT_X0Y20        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     6.947 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=359, routed)         1.554     8.501    video_uut/gtwiz_userclk_tx_usrclk2_out[0]
    SLICE_X52Y97         FDRE                                         r  video_uut/vid_rgb_d1_reg[11]/C
                         clock pessimism              0.145     8.646    
                         clock uncertainty           -0.046     8.599    
    SLICE_X52Y97         FDRE (Setup_HFF_SLICEL_C_D)
                                                      0.025     8.624    video_uut/vid_rgb_d1_reg[11]
  -------------------------------------------------------------------
                         required time                          8.624    
                         arrival time                          -7.300    
  -------------------------------------------------------------------
                         slack                                  1.325    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.042ns  (arrival time - required time)
  Source:                 fpga_top/<hidden>/<hidden>/<hidden>
                            (rising edge-triggered cell FDRE clocked by GTHE4_CHANNEL_TXOUTCLK[0]  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            fpga_top/<hidden>/<hidden>/<hidden>
                            (rising edge-triggered cell FDRE clocked by GTHE4_CHANNEL_TXOUTCLK[0]  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             GTHE4_CHANNEL_TXOUTCLK[0]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (GTHE4_CHANNEL_TXOUTCLK[0] rise@0.000ns - GTHE4_CHANNEL_TXOUTCLK[0] rise@0.000ns)
  Data Path Delay:        0.095ns  (logic 0.059ns (61.867%)  route 0.036ns (38.133%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.285ns
    Source Clock Delay      (SCD):    1.138ns
    Clock Pessimism Removal (CPR):    0.142ns
  Clock Net Delay (Source):      0.992ns (routing 0.347ns, distribution 0.645ns)
  Clock Net Delay (Destination): 1.118ns (routing 0.385ns, distribution 0.733ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GTHE4_CHANNEL_TXOUTCLK[0] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL                0.000     0.000 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.073     0.073    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_srcclk_out[0]
    BUFG_GT_X0Y20        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.146 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=359, routed)         0.992     1.138    fpga_top/<hidden>/<hidden>/<hidden>
    SLICE_X59Y50         FDRE                                         r  fpga_top/<hidden>/<hidden>/<hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y50         FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.039     1.177 r  fpga_top/<hidden>/<hidden>/<hidden>
                         net (fo=5, routed)           0.030     1.207    fpga_top/<hidden>/<hidden>/<hidden>
    SLICE_X59Y50         LUT3 (Prop_H5LUT_SLICEL_I1_O)
                                                      0.020     1.227 r  fpga_top/<hidden>/<hidden>/<hidden>
                         net (fo=1, routed)           0.006     1.233    fpga_top/<hidden>/<hidden>/<hidden>
    SLICE_X59Y50         FDRE                                         r  fpga_top/<hidden>/<hidden>/<hidden>
  -------------------------------------------------------------------    -------------------

                         (clock GTHE4_CHANNEL_TXOUTCLK[0] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL                0.000     0.000 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.085     0.085    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_srcclk_out[0]
    BUFG_GT_X0Y20        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.167 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=359, routed)         1.118     1.285    fpga_top/<hidden>/<hidden>/<hidden>
    SLICE_X59Y50         FDRE                                         r  fpga_top/<hidden>/<hidden>/<hidden>
                         clock pessimism             -0.142     1.144    
    SLICE_X59Y50         FDRE (Hold_HFF2_SLICEL_C_D)
                                                      0.047     1.191    fpga_top/<hidden>/<hidden>/<hidden>
  -------------------------------------------------------------------
                         required time                         -1.191    
                         arrival time                           1.233    
  -------------------------------------------------------------------
                         slack                                  0.042    

Slack (MET) :             0.045ns  (arrival time - required time)
  Source:                 video_uut/y_cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by GTHE4_CHANNEL_TXOUTCLK[0]  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            video_uut/y_cnt_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by GTHE4_CHANNEL_TXOUTCLK[0]  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             GTHE4_CHANNEL_TXOUTCLK[0]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (GTHE4_CHANNEL_TXOUTCLK[0] rise@0.000ns - GTHE4_CHANNEL_TXOUTCLK[0] rise@0.000ns)
  Data Path Delay:        0.142ns  (logic 0.053ns (37.295%)  route 0.089ns (62.705%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.051ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.261ns
    Source Clock Delay      (SCD):    1.118ns
    Clock Pessimism Removal (CPR):    0.092ns
  Clock Net Delay (Source):      0.972ns (routing 0.347ns, distribution 0.625ns)
  Clock Net Delay (Destination): 1.094ns (routing 0.385ns, distribution 0.709ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GTHE4_CHANNEL_TXOUTCLK[0] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL                0.000     0.000 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.073     0.073    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_srcclk_out[0]
    BUFG_GT_X0Y20        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.146 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=359, routed)         0.972     1.118    video_uut/gtwiz_userclk_tx_usrclk2_out[0]
    SLICE_X56Y106        FDRE                                         r  video_uut/y_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y106        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.039     1.157 r  video_uut/y_cnt_reg[2]/Q
                         net (fo=169, routed)         0.073     1.230    video_uut/y_cnt_reg[2]
    SLICE_X55Y106        LUT6 (Prop_G6LUT_SLICEL_I5_O)
                                                      0.014     1.244 r  video_uut/y_cnt[5]_i_1/O
                         net (fo=1, routed)           0.016     1.260    video_uut/p_0_in__2[5]
    SLICE_X55Y106        FDRE                                         r  video_uut/y_cnt_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock GTHE4_CHANNEL_TXOUTCLK[0] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL                0.000     0.000 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.085     0.085    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_srcclk_out[0]
    BUFG_GT_X0Y20        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.167 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=359, routed)         1.094     1.261    video_uut/gtwiz_userclk_tx_usrclk2_out[0]
    SLICE_X55Y106        FDRE                                         r  video_uut/y_cnt_reg[5]/C
                         clock pessimism             -0.092     1.169    
    SLICE_X55Y106        FDRE (Hold_GFF_SLICEL_C_D)
                                                      0.046     1.215    video_uut/y_cnt_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.215    
                         arrival time                           1.260    
  -------------------------------------------------------------------
                         slack                                  0.045    

Slack (MET) :             0.047ns  (arrival time - required time)
  Source:                 fpga_top/<hidden>/<hidden>/<hidden>
                            (rising edge-triggered cell FDRE clocked by GTHE4_CHANNEL_TXOUTCLK[0]  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            fpga_top/<hidden>/<hidden>/<hidden>
                            (rising edge-triggered cell FDRE clocked by GTHE4_CHANNEL_TXOUTCLK[0]  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             GTHE4_CHANNEL_TXOUTCLK[0]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (GTHE4_CHANNEL_TXOUTCLK[0] rise@0.000ns - GTHE4_CHANNEL_TXOUTCLK[0] rise@0.000ns)
  Data Path Delay:        0.139ns  (logic 0.078ns (56.206%)  route 0.061ns (43.794%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.045ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.277ns
    Source Clock Delay      (SCD):    1.138ns
    Clock Pessimism Removal (CPR):    0.095ns
  Clock Net Delay (Source):      0.992ns (routing 0.347ns, distribution 0.645ns)
  Clock Net Delay (Destination): 1.110ns (routing 0.385ns, distribution 0.725ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GTHE4_CHANNEL_TXOUTCLK[0] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL                0.000     0.000 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.073     0.073    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_srcclk_out[0]
    BUFG_GT_X0Y20        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.146 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=359, routed)         0.992     1.138    fpga_top/<hidden>/<hidden>/<hidden>
    SLICE_X59Y50         FDRE                                         r  fpga_top/<hidden>/<hidden>/<hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y50         FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.039     1.177 r  fpga_top/<hidden>/<hidden>/<hidden>
                         net (fo=5, routed)           0.055     1.231    fpga_top/<hidden>/<hidden>/<hidden>
    SLICE_X60Y51         LUT5 (Prop_D5LUT_SLICEL_I3_O)
                                                      0.039     1.270 r  fpga_top/<hidden>/<hidden>/<hidden>
                         net (fo=1, routed)           0.006     1.276    fpga_top/<hidden>/<hidden>/<hidden>
    SLICE_X60Y51         FDRE                                         r  fpga_top/<hidden>/<hidden>/<hidden>
  -------------------------------------------------------------------    -------------------

                         (clock GTHE4_CHANNEL_TXOUTCLK[0] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL                0.000     0.000 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.085     0.085    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_srcclk_out[0]
    BUFG_GT_X0Y20        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.167 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=359, routed)         1.110     1.277    fpga_top/<hidden>/<hidden>/<hidden>
    SLICE_X60Y51         FDRE                                         r  fpga_top/<hidden>/<hidden>/<hidden>
                         clock pessimism             -0.095     1.182    
    SLICE_X60Y51         FDRE (Hold_DFF2_SLICEL_C_D)
                                                      0.047     1.229    fpga_top/<hidden>/<hidden>/<hidden>
  -------------------------------------------------------------------
                         required time                         -1.229    
                         arrival time                           1.276    
  -------------------------------------------------------------------
                         slack                                  0.047    

Slack (MET) :             0.050ns  (arrival time - required time)
  Source:                 fpga_top/<hidden>
                            (rising edge-triggered cell FDRE clocked by GTHE4_CHANNEL_TXOUTCLK[0]  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            fpga_top/<hidden>
                            (rising edge-triggered cell FDRE clocked by GTHE4_CHANNEL_TXOUTCLK[0]  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             GTHE4_CHANNEL_TXOUTCLK[0]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (GTHE4_CHANNEL_TXOUTCLK[0] rise@0.000ns - GTHE4_CHANNEL_TXOUTCLK[0] rise@0.000ns)
  Data Path Delay:        0.103ns  (logic 0.072ns (70.006%)  route 0.031ns (29.994%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.275ns
    Source Clock Delay      (SCD):    1.130ns
    Clock Pessimism Removal (CPR):    0.139ns
  Clock Net Delay (Source):      0.984ns (routing 0.347ns, distribution 0.637ns)
  Clock Net Delay (Destination): 1.108ns (routing 0.385ns, distribution 0.723ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GTHE4_CHANNEL_TXOUTCLK[0] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL                0.000     0.000 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.073     0.073    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_srcclk_out[0]
    BUFG_GT_X0Y20        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.146 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=359, routed)         0.984     1.130    fpga_top/<hidden>
    SLICE_X55Y153        FDRE                                         r  fpga_top/<hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y153        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.039     1.169 r  fpga_top/<hidden>
                         net (fo=4, routed)           0.025     1.194    fpga_top/<hidden>
    SLICE_X55Y153        LUT3 (Prop_D5LUT_SLICEL_I1_O)
                                                      0.033     1.227 r  fpga_top/<hidden>
                         net (fo=1, routed)           0.006     1.233    fpga_top/<hidden>
    SLICE_X55Y153        FDRE                                         r  fpga_top/<hidden>
  -------------------------------------------------------------------    -------------------

                         (clock GTHE4_CHANNEL_TXOUTCLK[0] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL                0.000     0.000 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.085     0.085    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_srcclk_out[0]
    BUFG_GT_X0Y20        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.167 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=359, routed)         1.108     1.275    fpga_top/<hidden>
    SLICE_X55Y153        FDRE                                         r  fpga_top/<hidden>
                         clock pessimism             -0.139     1.136    
    SLICE_X55Y153        FDRE (Hold_DFF2_SLICEL_C_D)
                                                      0.047     1.183    fpga_top/<hidden>
  -------------------------------------------------------------------
                         required time                         -1.183    
                         arrival time                           1.233    
  -------------------------------------------------------------------
                         slack                                  0.050    

Slack (MET) :             0.050ns  (arrival time - required time)
  Source:                 xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_buffer_bypass_internal.gen_single_instance.gtwiz_buffbypass_tx_inst/FSM_onehot_gen_gtwiz_buffbypass_tx_main.gen_auto_mode.sm_buffbypass_tx_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by GTHE4_CHANNEL_TXOUTCLK[0]  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_buffer_bypass_internal.gen_single_instance.gtwiz_buffbypass_tx_inst/FSM_onehot_gen_gtwiz_buffbypass_tx_main.gen_auto_mode.sm_buffbypass_tx_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by GTHE4_CHANNEL_TXOUTCLK[0]  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             GTHE4_CHANNEL_TXOUTCLK[0]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (GTHE4_CHANNEL_TXOUTCLK[0] rise@0.000ns - GTHE4_CHANNEL_TXOUTCLK[0] rise@0.000ns)
  Data Path Delay:        0.103ns  (logic 0.072ns (69.840%)  route 0.031ns (30.160%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.276ns
    Source Clock Delay      (SCD):    1.130ns
    Clock Pessimism Removal (CPR):    0.141ns
  Clock Net Delay (Source):      0.984ns (routing 0.347ns, distribution 0.637ns)
  Clock Net Delay (Destination): 1.109ns (routing 0.385ns, distribution 0.724ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GTHE4_CHANNEL_TXOUTCLK[0] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL                0.000     0.000 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.073     0.073    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_srcclk_out[0]
    BUFG_GT_X0Y20        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.146 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=359, routed)         0.984     1.130    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_buffer_bypass_internal.gen_single_instance.gtwiz_buffbypass_tx_inst/gtwiz_userclk_tx_usrclk2_out[0]
    SLICE_X59Y24         FDRE                                         r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_buffer_bypass_internal.gen_single_instance.gtwiz_buffbypass_tx_inst/FSM_onehot_gen_gtwiz_buffbypass_tx_main.gen_auto_mode.sm_buffbypass_tx_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y24         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.039     1.169 f  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_buffer_bypass_internal.gen_single_instance.gtwiz_buffbypass_tx_inst/FSM_onehot_gen_gtwiz_buffbypass_tx_main.gen_auto_mode.sm_buffbypass_tx_reg[3]/Q
                         net (fo=3, routed)           0.025     1.194    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_buffer_bypass_internal.gen_single_instance.gtwiz_buffbypass_tx_inst/FSM_onehot_gen_gtwiz_buffbypass_tx_main.gen_auto_mode.sm_buffbypass_tx_reg_n_0_[3]
    SLICE_X59Y24         LUT3 (Prop_D5LUT_SLICEL_I2_O)
                                                      0.033     1.227 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_buffer_bypass_internal.gen_single_instance.gtwiz_buffbypass_tx_inst/FSM_onehot_gen_gtwiz_buffbypass_tx_main.gen_auto_mode.sm_buffbypass_tx[1]_i_1/O
                         net (fo=1, routed)           0.006     1.233    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_buffer_bypass_internal.gen_single_instance.gtwiz_buffbypass_tx_inst/FSM_onehot_gen_gtwiz_buffbypass_tx_main.gen_auto_mode.sm_buffbypass_tx[1]_i_1_n_0
    SLICE_X59Y24         FDRE                                         r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_buffer_bypass_internal.gen_single_instance.gtwiz_buffbypass_tx_inst/FSM_onehot_gen_gtwiz_buffbypass_tx_main.gen_auto_mode.sm_buffbypass_tx_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock GTHE4_CHANNEL_TXOUTCLK[0] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL                0.000     0.000 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.085     0.085    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_srcclk_out[0]
    BUFG_GT_X0Y20        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.167 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=359, routed)         1.109     1.276    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_buffer_bypass_internal.gen_single_instance.gtwiz_buffbypass_tx_inst/gtwiz_userclk_tx_usrclk2_out[0]
    SLICE_X59Y24         FDRE                                         r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_buffer_bypass_internal.gen_single_instance.gtwiz_buffbypass_tx_inst/FSM_onehot_gen_gtwiz_buffbypass_tx_main.gen_auto_mode.sm_buffbypass_tx_reg[1]/C
                         clock pessimism             -0.141     1.136    
    SLICE_X59Y24         FDRE (Hold_DFF2_SLICEL_C_D)
                                                      0.047     1.183    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_buffer_bypass_internal.gen_single_instance.gtwiz_buffbypass_tx_inst/FSM_onehot_gen_gtwiz_buffbypass_tx_main.gen_auto_mode.sm_buffbypass_tx_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.183    
                         arrival time                           1.233    
  -------------------------------------------------------------------
                         slack                                  0.050    

Slack (MET) :             0.050ns  (arrival time - required time)
  Source:                 video_uut/x_B_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by GTHE4_CHANNEL_TXOUTCLK[0]  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            video_uut/x_B_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by GTHE4_CHANNEL_TXOUTCLK[0]  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             GTHE4_CHANNEL_TXOUTCLK[0]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (GTHE4_CHANNEL_TXOUTCLK[0] rise@0.000ns - GTHE4_CHANNEL_TXOUTCLK[0] rise@0.000ns)
  Data Path Delay:        0.149ns  (logic 0.061ns (41.029%)  route 0.088ns (58.971%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.052ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.254ns
    Source Clock Delay      (SCD):    1.110ns
    Clock Pessimism Removal (CPR):    0.092ns
  Clock Net Delay (Source):      0.964ns (routing 0.347ns, distribution 0.617ns)
  Clock Net Delay (Destination): 1.087ns (routing 0.385ns, distribution 0.702ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GTHE4_CHANNEL_TXOUTCLK[0] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL                0.000     0.000 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.073     0.073    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_srcclk_out[0]
    BUFG_GT_X0Y20        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.146 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=359, routed)         0.964     1.110    video_uut/gtwiz_userclk_tx_usrclk2_out[0]
    SLICE_X49Y102        FDRE                                         r  video_uut/x_B_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y102        FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.039     1.149 r  video_uut/x_B_reg[2]/Q
                         net (fo=118, routed)         0.072     1.221    video_uut/x_B_reg[2]
    SLICE_X51Y102        LUT6 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.022     1.243 r  video_uut/x_B[6]_i_1/O
                         net (fo=1, routed)           0.016     1.259    video_uut/x_B0[6]
    SLICE_X51Y102        FDRE                                         r  video_uut/x_B_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock GTHE4_CHANNEL_TXOUTCLK[0] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL                0.000     0.000 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.085     0.085    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_srcclk_out[0]
    BUFG_GT_X0Y20        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.167 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=359, routed)         1.087     1.254    video_uut/gtwiz_userclk_tx_usrclk2_out[0]
    SLICE_X51Y102        FDRE                                         r  video_uut/x_B_reg[6]/C
                         clock pessimism             -0.092     1.162    
    SLICE_X51Y102        FDRE (Hold_GFF_SLICEL_C_D)
                                                      0.046     1.208    video_uut/x_B_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.208    
                         arrival time                           1.259    
  -------------------------------------------------------------------
                         slack                                  0.050    

Slack (MET) :             0.052ns  (arrival time - required time)
  Source:                 fpga_top/<hidden>/<hidden>
                            (rising edge-triggered cell FDRE clocked by GTHE4_CHANNEL_TXOUTCLK[0]  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            fpga_top/<hidden>/<hidden>
                            (rising edge-triggered cell FDRE clocked by GTHE4_CHANNEL_TXOUTCLK[0]  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             GTHE4_CHANNEL_TXOUTCLK[0]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (GTHE4_CHANNEL_TXOUTCLK[0] rise@0.000ns - GTHE4_CHANNEL_TXOUTCLK[0] rise@0.000ns)
  Data Path Delay:        0.105ns  (logic 0.072ns (68.779%)  route 0.033ns (31.221%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.260ns
    Source Clock Delay      (SCD):    1.117ns
    Clock Pessimism Removal (CPR):    0.137ns
  Clock Net Delay (Source):      0.971ns (routing 0.347ns, distribution 0.624ns)
  Clock Net Delay (Destination): 1.093ns (routing 0.385ns, distribution 0.708ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GTHE4_CHANNEL_TXOUTCLK[0] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL                0.000     0.000 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.073     0.073    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_srcclk_out[0]
    BUFG_GT_X0Y20        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.146 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=359, routed)         0.971     1.117    fpga_top/<hidden>/<hidden>
    SLICE_X56Y85         FDRE                                         r  fpga_top/<hidden>/<hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y85         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.039     1.156 r  fpga_top/<hidden>/<hidden>
                         net (fo=34, routed)          0.027     1.183    fpga_top/<hidden>/<hidden>
    SLICE_X56Y85         LUT3 (Prop_D5LUT_SLICEL_I0_O)
                                                      0.033     1.216 r  fpga_top/<hidden>/<hidden>
                         net (fo=1, routed)           0.006     1.222    fpga_top/<hidden>/<hidden>
    SLICE_X56Y85         FDRE                                         r  fpga_top/<hidden>/<hidden>
  -------------------------------------------------------------------    -------------------

                         (clock GTHE4_CHANNEL_TXOUTCLK[0] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL                0.000     0.000 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.085     0.085    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_srcclk_out[0]
    BUFG_GT_X0Y20        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.167 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=359, routed)         1.093     1.260    fpga_top/<hidden>/<hidden>
    SLICE_X56Y85         FDRE                                         r  fpga_top/<hidden>/<hidden>
                         clock pessimism             -0.137     1.123    
    SLICE_X56Y85         FDRE (Hold_DFF2_SLICEL_C_D)
                                                      0.047     1.170    fpga_top/<hidden>/<hidden>
  -------------------------------------------------------------------
                         required time                         -1.170    
                         arrival time                           1.222    
  -------------------------------------------------------------------
                         slack                                  0.052    

Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 fpga_top/<hidden>/<hidden>/<hidden>
                            (rising edge-triggered cell FDRE clocked by GTHE4_CHANNEL_TXOUTCLK[0]  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXCTRL1[1]
                            (rising edge-triggered cell GTHE4_CHANNEL clocked by GTHE4_CHANNEL_TXOUTCLK[0]  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             GTHE4_CHANNEL_TXOUTCLK[0]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (GTHE4_CHANNEL_TXOUTCLK[0] rise@0.000ns - GTHE4_CHANNEL_TXOUTCLK[0] rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.038ns (11.445%)  route 0.294ns (88.555%))
  Logic Levels:           0  
  Clock Path Skew:        0.049ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.282ns
    Source Clock Delay      (SCD):    1.139ns
    Clock Pessimism Removal (CPR):    0.094ns
  Clock Net Delay (Source):      0.993ns (routing 0.347ns, distribution 0.646ns)
  Clock Net Delay (Destination): 1.115ns (routing 0.385ns, distribution 0.730ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GTHE4_CHANNEL_TXOUTCLK[0] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL                0.000     0.000 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.073     0.073    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_srcclk_out[0]
    BUFG_GT_X0Y20        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.146 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=359, routed)         0.993     1.139    fpga_top/<hidden>/<hidden>/<hidden>
    SLICE_X58Y56         FDRE                                         r  fpga_top/<hidden>/<hidden>/<hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y56         FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.038     1.177 r  fpga_top/<hidden>/<hidden>/<hidden>
                         net (fo=2, routed)           0.294     1.471    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gtwiz_userdata_tx_in[19]
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL                                r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXCTRL1[1]
  -------------------------------------------------------------------    -------------------

                         (clock GTHE4_CHANNEL_TXOUTCLK[0] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL                0.000     0.000 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.085     0.085    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_srcclk_out[0]
    BUFG_GT_X0Y20        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.167 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=359, routed)         1.115     1.282    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gtwiz_userclk_tx_usrclk2_out[0]
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL                                r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXUSRCLK2
                         clock pessimism             -0.094     1.188    
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL (Hold_GTHE4_CHANNEL_TXUSRCLK2_TXCTRL1[1])
                                                      0.230     1.418    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST
  -------------------------------------------------------------------
                         required time                         -1.418    
                         arrival time                           1.471    
  -------------------------------------------------------------------
                         slack                                  0.053    

Slack (MET) :             0.054ns  (arrival time - required time)
  Source:                 fpga_top/<hidden>/<hidden>/<hidden>
                            (rising edge-triggered cell FDRE clocked by GTHE4_CHANNEL_TXOUTCLK[0]  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            fpga_top/<hidden>/<hidden>/<hidden>
                            (rising edge-triggered cell FDRE clocked by GTHE4_CHANNEL_TXOUTCLK[0]  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             GTHE4_CHANNEL_TXOUTCLK[0]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (GTHE4_CHANNEL_TXOUTCLK[0] rise@0.000ns - GTHE4_CHANNEL_TXOUTCLK[0] rise@0.000ns)
  Data Path Delay:        0.107ns  (logic 0.072ns (67.586%)  route 0.035ns (32.414%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.285ns
    Source Clock Delay      (SCD):    1.138ns
    Clock Pessimism Removal (CPR):    0.141ns
  Clock Net Delay (Source):      0.992ns (routing 0.347ns, distribution 0.645ns)
  Clock Net Delay (Destination): 1.118ns (routing 0.385ns, distribution 0.733ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GTHE4_CHANNEL_TXOUTCLK[0] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL                0.000     0.000 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.073     0.073    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_srcclk_out[0]
    BUFG_GT_X0Y20        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.146 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=359, routed)         0.992     1.138    fpga_top/<hidden>/<hidden>/<hidden>
    SLICE_X59Y49         FDRE                                         r  fpga_top/<hidden>/<hidden>/<hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y49         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.039     1.177 r  fpga_top/<hidden>/<hidden>/<hidden>
                         net (fo=5, routed)           0.029     1.206    fpga_top/<hidden>/<hidden>/<hidden>
    SLICE_X59Y49         LUT3 (Prop_D5LUT_SLICEL_I1_O)
                                                      0.033     1.239 r  fpga_top/<hidden>/<hidden>/<hidden>
                         net (fo=1, routed)           0.006     1.245    fpga_top/<hidden>/<hidden>/<hidden>
    SLICE_X59Y49         FDRE                                         r  fpga_top/<hidden>/<hidden>/<hidden>
  -------------------------------------------------------------------    -------------------

                         (clock GTHE4_CHANNEL_TXOUTCLK[0] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL                0.000     0.000 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.085     0.085    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_srcclk_out[0]
    BUFG_GT_X0Y20        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.167 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=359, routed)         1.118     1.285    fpga_top/<hidden>/<hidden>/<hidden>
    SLICE_X59Y49         FDRE                                         r  fpga_top/<hidden>/<hidden>/<hidden>
                         clock pessimism             -0.141     1.144    
    SLICE_X59Y49         FDRE (Hold_DFF2_SLICEL_C_D)
                                                      0.047     1.191    fpga_top/<hidden>/<hidden>/<hidden>
  -------------------------------------------------------------------
                         required time                         -1.191    
                         arrival time                           1.245    
  -------------------------------------------------------------------
                         slack                                  0.054    

Slack (MET) :             0.054ns  (arrival time - required time)
  Source:                 fpga_top/<hidden>/<hidden>/<hidden>
                            (rising edge-triggered cell FDRE clocked by GTHE4_CHANNEL_TXOUTCLK[0]  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            fpga_top/<hidden>/<hidden>/<hidden>
                            (rising edge-triggered cell FDRE clocked by GTHE4_CHANNEL_TXOUTCLK[0]  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             GTHE4_CHANNEL_TXOUTCLK[0]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (GTHE4_CHANNEL_TXOUTCLK[0] rise@0.000ns - GTHE4_CHANNEL_TXOUTCLK[0] rise@0.000ns)
  Data Path Delay:        0.107ns  (logic 0.072ns (67.586%)  route 0.035ns (32.414%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.285ns
    Source Clock Delay      (SCD):    1.138ns
    Clock Pessimism Removal (CPR):    0.141ns
  Clock Net Delay (Source):      0.992ns (routing 0.347ns, distribution 0.645ns)
  Clock Net Delay (Destination): 1.118ns (routing 0.385ns, distribution 0.733ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GTHE4_CHANNEL_TXOUTCLK[0] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL                0.000     0.000 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.073     0.073    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_srcclk_out[0]
    BUFG_GT_X0Y20        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.146 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=359, routed)         0.992     1.138    fpga_top/<hidden>/<hidden>/<hidden>
    SLICE_X59Y49         FDRE                                         r  fpga_top/<hidden>/<hidden>/<hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y49         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.039     1.177 r  fpga_top/<hidden>/<hidden>/<hidden>
                         net (fo=5, routed)           0.029     1.206    fpga_top/<hidden>/<hidden>/<hidden>
    SLICE_X59Y49         LUT5 (Prop_C5LUT_SLICEL_I3_O)
                                                      0.033     1.239 r  fpga_top/<hidden>/<hidden>/<hidden>
                         net (fo=1, routed)           0.006     1.245    fpga_top/<hidden>/<hidden>/<hidden>
    SLICE_X59Y49         FDRE                                         r  fpga_top/<hidden>/<hidden>/<hidden>
  -------------------------------------------------------------------    -------------------

                         (clock GTHE4_CHANNEL_TXOUTCLK[0] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL                0.000     0.000 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.085     0.085    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_srcclk_out[0]
    BUFG_GT_X0Y20        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.167 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=359, routed)         1.118     1.285    fpga_top/<hidden>/<hidden>/<hidden>
    SLICE_X59Y49         FDRE                                         r  fpga_top/<hidden>/<hidden>/<hidden>
                         clock pessimism             -0.141     1.144    
    SLICE_X59Y49         FDRE (Hold_CFF2_SLICEL_C_D)
                                                      0.047     1.191    fpga_top/<hidden>/<hidden>/<hidden>
  -------------------------------------------------------------------
                         required time                         -1.191    
                         arrival time                           1.245    
  -------------------------------------------------------------------
                         slack                                  0.054    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         GTHE4_CHANNEL_TXOUTCLK[0]
Waveform(ns):       { 0.000 3.367 }
Period(ns):         6.734
Sources:            { xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK }

Check Type        Corner  Lib Pin                  Reference Pin            Required(ns)  Actual(ns)  Slack(ns)  Location            Pin
Min Period        n/a     GTHE4_CHANNEL/TXUSRCLK   n/a                      1.954         6.734       4.780      GTHE4_CHANNEL_X0Y0  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXUSRCLK
Min Period        n/a     GTHE4_CHANNEL/TXUSRCLK2  n/a                      1.954         6.734       4.780      GTHE4_CHANNEL_X0Y0  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXUSRCLK2
Min Period        n/a     GTHE4_CHANNEL/TXUSRCLK   n/a                      1.954         6.734       4.780      GTHE4_CHANNEL_X0Y1  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[1].GTHE4_CHANNEL_PRIM_INST/TXUSRCLK
Min Period        n/a     GTHE4_CHANNEL/TXUSRCLK2  n/a                      1.954         6.734       4.780      GTHE4_CHANNEL_X0Y1  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[1].GTHE4_CHANNEL_PRIM_INST/TXUSRCLK2
Min Period        n/a     GTHE4_CHANNEL/TXUSRCLK   n/a                      1.954         6.734       4.780      GTHE4_CHANNEL_X0Y2  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[2].GTHE4_CHANNEL_PRIM_INST/TXUSRCLK
Min Period        n/a     GTHE4_CHANNEL/TXUSRCLK2  n/a                      1.954         6.734       4.780      GTHE4_CHANNEL_X0Y2  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[2].GTHE4_CHANNEL_PRIM_INST/TXUSRCLK2
Min Period        n/a     GTHE4_CHANNEL/TXUSRCLK   n/a                      1.954         6.734       4.780      GTHE4_CHANNEL_X0Y3  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[3].GTHE4_CHANNEL_PRIM_INST/TXUSRCLK
Min Period        n/a     GTHE4_CHANNEL/TXUSRCLK2  n/a                      1.954         6.734       4.780      GTHE4_CHANNEL_X0Y3  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[3].GTHE4_CHANNEL_PRIM_INST/TXUSRCLK2
Min Period        n/a     BUFG_GT/I                n/a                      1.290         6.734       5.444      BUFG_GT_X0Y20       xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/I
Min Period        n/a     SRL16E/CLK               n/a                      1.064         6.734       5.670      SLICE_X58Y84        fpga_top/<hidden>
Low Pulse Width   Slow    GTHE4_CHANNEL/TXUSRCLK   n/a                      0.880         3.367       2.487      GTHE4_CHANNEL_X0Y0  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXUSRCLK
Low Pulse Width   Fast    GTHE4_CHANNEL/TXUSRCLK   n/a                      0.880         3.367       2.487      GTHE4_CHANNEL_X0Y0  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXUSRCLK
Low Pulse Width   Slow    GTHE4_CHANNEL/TXUSRCLK2  n/a                      0.880         3.367       2.487      GTHE4_CHANNEL_X0Y0  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXUSRCLK2
Low Pulse Width   Fast    GTHE4_CHANNEL/TXUSRCLK2  n/a                      0.880         3.367       2.487      GTHE4_CHANNEL_X0Y0  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXUSRCLK2
Low Pulse Width   Slow    GTHE4_CHANNEL/TXUSRCLK   n/a                      0.880         3.367       2.487      GTHE4_CHANNEL_X0Y1  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[1].GTHE4_CHANNEL_PRIM_INST/TXUSRCLK
Low Pulse Width   Fast    GTHE4_CHANNEL/TXUSRCLK   n/a                      0.880         3.367       2.487      GTHE4_CHANNEL_X0Y1  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[1].GTHE4_CHANNEL_PRIM_INST/TXUSRCLK
Low Pulse Width   Slow    GTHE4_CHANNEL/TXUSRCLK2  n/a                      0.880         3.367       2.487      GTHE4_CHANNEL_X0Y1  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[1].GTHE4_CHANNEL_PRIM_INST/TXUSRCLK2
Low Pulse Width   Fast    GTHE4_CHANNEL/TXUSRCLK2  n/a                      0.880         3.367       2.487      GTHE4_CHANNEL_X0Y1  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[1].GTHE4_CHANNEL_PRIM_INST/TXUSRCLK2
Low Pulse Width   Slow    GTHE4_CHANNEL/TXUSRCLK   n/a                      0.880         3.367       2.487      GTHE4_CHANNEL_X0Y2  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[2].GTHE4_CHANNEL_PRIM_INST/TXUSRCLK
Low Pulse Width   Fast    GTHE4_CHANNEL/TXUSRCLK   n/a                      0.880         3.367       2.487      GTHE4_CHANNEL_X0Y2  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[2].GTHE4_CHANNEL_PRIM_INST/TXUSRCLK
High Pulse Width  Slow    GTHE4_CHANNEL/TXUSRCLK   n/a                      0.880         3.367       2.487      GTHE4_CHANNEL_X0Y0  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXUSRCLK
High Pulse Width  Fast    GTHE4_CHANNEL/TXUSRCLK   n/a                      0.880         3.367       2.487      GTHE4_CHANNEL_X0Y0  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXUSRCLK
High Pulse Width  Slow    GTHE4_CHANNEL/TXUSRCLK2  n/a                      0.880         3.367       2.487      GTHE4_CHANNEL_X0Y0  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXUSRCLK2
High Pulse Width  Fast    GTHE4_CHANNEL/TXUSRCLK2  n/a                      0.880         3.367       2.487      GTHE4_CHANNEL_X0Y0  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXUSRCLK2
High Pulse Width  Slow    GTHE4_CHANNEL/TXUSRCLK   n/a                      0.880         3.367       2.487      GTHE4_CHANNEL_X0Y1  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[1].GTHE4_CHANNEL_PRIM_INST/TXUSRCLK
High Pulse Width  Fast    GTHE4_CHANNEL/TXUSRCLK   n/a                      0.880         3.367       2.487      GTHE4_CHANNEL_X0Y1  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[1].GTHE4_CHANNEL_PRIM_INST/TXUSRCLK
High Pulse Width  Slow    GTHE4_CHANNEL/TXUSRCLK2  n/a                      0.880         3.367       2.487      GTHE4_CHANNEL_X0Y1  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[1].GTHE4_CHANNEL_PRIM_INST/TXUSRCLK2
High Pulse Width  Fast    GTHE4_CHANNEL/TXUSRCLK2  n/a                      0.880         3.367       2.487      GTHE4_CHANNEL_X0Y1  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[1].GTHE4_CHANNEL_PRIM_INST/TXUSRCLK2
High Pulse Width  Slow    GTHE4_CHANNEL/TXUSRCLK   n/a                      0.880         3.367       2.487      GTHE4_CHANNEL_X0Y2  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[2].GTHE4_CHANNEL_PRIM_INST/TXUSRCLK
High Pulse Width  Fast    GTHE4_CHANNEL/TXUSRCLK   n/a                      0.880         3.367       2.487      GTHE4_CHANNEL_X0Y2  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[2].GTHE4_CHANNEL_PRIM_INST/TXUSRCLK
Max Skew          Slow    GTHE4_CHANNEL/TXUSRCLK   GTHE4_CHANNEL/TXUSRCLK2  0.563         0.020       0.543      GTHE4_CHANNEL_X0Y1  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[1].GTHE4_CHANNEL_PRIM_INST/TXUSRCLK
Max Skew          Slow    GTHE4_CHANNEL/TXUSRCLK   GTHE4_CHANNEL/TXUSRCLK2  0.563         0.020       0.543      GTHE4_CHANNEL_X0Y3  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[3].GTHE4_CHANNEL_PRIM_INST/TXUSRCLK
Max Skew          Slow    GTHE4_CHANNEL/TXUSRCLK   GTHE4_CHANNEL/TXUSRCLK2  0.563         0.019       0.544      GTHE4_CHANNEL_X0Y0  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXUSRCLK
Max Skew          Slow    GTHE4_CHANNEL/TXUSRCLK   GTHE4_CHANNEL/TXUSRCLK2  0.563         0.019       0.544      GTHE4_CHANNEL_X0Y2  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[2].GTHE4_CHANNEL_PRIM_INST/TXUSRCLK
Max Skew          Fast    GTHE4_CHANNEL/TXUSRCLK   GTHE4_CHANNEL/TXUSRCLK2  0.572         0.009       0.563      GTHE4_CHANNEL_X0Y0  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXUSRCLK
Max Skew          Fast    GTHE4_CHANNEL/TXUSRCLK   GTHE4_CHANNEL/TXUSRCLK2  0.572         0.009       0.563      GTHE4_CHANNEL_X0Y1  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[1].GTHE4_CHANNEL_PRIM_INST/TXUSRCLK
Max Skew          Fast    GTHE4_CHANNEL/TXUSRCLK   GTHE4_CHANNEL/TXUSRCLK2  0.572         0.009       0.563      GTHE4_CHANNEL_X0Y2  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[2].GTHE4_CHANNEL_PRIM_INST/TXUSRCLK
Max Skew          Fast    GTHE4_CHANNEL/TXUSRCLK   GTHE4_CHANNEL/TXUSRCLK2  0.572         0.009       0.563      GTHE4_CHANNEL_X0Y3  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[3].GTHE4_CHANNEL_PRIM_INST/TXUSRCLK
Max Skew          Slow    GTHE4_CHANNEL/TXUSRCLK2  GTHE4_CHANNEL/TXUSRCLK   0.751         0.021       0.730      GTHE4_CHANNEL_X0Y1  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[1].GTHE4_CHANNEL_PRIM_INST/TXUSRCLK2
Max Skew          Slow    GTHE4_CHANNEL/TXUSRCLK2  GTHE4_CHANNEL/TXUSRCLK   0.751         0.021       0.730      GTHE4_CHANNEL_X0Y3  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[3].GTHE4_CHANNEL_PRIM_INST/TXUSRCLK2



---------------------------------------------------------------------------------------------------
From Clock:  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.bufg_gt_rxoutclkmon_inst/O
  To Clock:  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.bufg_gt_rxoutclkmon_inst/O

Setup :            0  Failing Endpoints,  Worst Slack        5.773ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.064ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.092ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.773ns  (required time - arrival time)
  Source:                 xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/testclk_en_dly2_reg/C
                            (rising edge-triggered cell FDRE clocked by xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.bufg_gt_rxoutclkmon_inst/O  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[12]/CE
                            (rising edge-triggered cell FDCE clocked by xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.bufg_gt_rxoutclkmon_inst/O  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.bufg_gt_rxoutclkmon_inst/O
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.bufg_gt_rxoutclkmon_inst/O rise@6.734ns - xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.bufg_gt_rxoutclkmon_inst/O rise@0.000ns)
  Data Path Delay:        0.824ns  (logic 0.231ns (28.044%)  route 0.593ns (71.956%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.496ns = ( 7.230 - 6.734 ) 
    Source Clock Delay      (SCD):    0.577ns
    Clock Pessimism Removal (CPR):    0.051ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.577ns (routing 0.002ns, distribution 0.575ns)
  Clock Net Delay (Destination): 0.496ns (routing 0.001ns, distribution 0.495ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.bufg_gt_rxoutclkmon_inst/O rise edge)
                                                      0.000     0.000 r  
    BUFG_GT_X0Y22        BUFG_GT                      0.000     0.000 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.bufg_gt_rxoutclkmon_inst/O
    X2Y0 (CLOCK_ROOT)    net (fo=31, routed)          0.577     0.577    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/gen_cal_rx_en.rxoutclkmon
    SLICE_X55Y8          FDRE                                         r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/testclk_en_dly2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y8          FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.081     0.658 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/testclk_en_dly2_reg/Q
                         net (fo=1, routed)           0.247     0.905    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/testclk_en_dly2
    SLICE_X55Y7          LUT5 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.150     1.055 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/testclk_cnt0/O
                         net (fo=18, routed)          0.346     1.401    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/testclk_cnt0_n_0
    SLICE_X54Y5          FDCE                                         r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.bufg_gt_rxoutclkmon_inst/O rise edge)
                                                      6.734     6.734 r  
    BUFG_GT_X0Y22        BUFG_GT                      0.000     6.734 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.bufg_gt_rxoutclkmon_inst/O
    X2Y0 (CLOCK_ROOT)    net (fo=31, routed)          0.496     7.230    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/gen_cal_rx_en.rxoutclkmon
    SLICE_X54Y5          FDCE                                         r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[12]/C
                         clock pessimism              0.051     7.281    
                         clock uncertainty           -0.046     7.235    
    SLICE_X54Y5          FDCE (Setup_EFF_SLICEM_C_CE)
                                                     -0.061     7.174    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[12]
  -------------------------------------------------------------------
                         required time                          7.174    
                         arrival time                          -1.401    
  -------------------------------------------------------------------
                         slack                                  5.773    

Slack (MET) :             5.773ns  (required time - arrival time)
  Source:                 xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/testclk_en_dly2_reg/C
                            (rising edge-triggered cell FDRE clocked by xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.bufg_gt_rxoutclkmon_inst/O  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[13]/CE
                            (rising edge-triggered cell FDCE clocked by xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.bufg_gt_rxoutclkmon_inst/O  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.bufg_gt_rxoutclkmon_inst/O
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.bufg_gt_rxoutclkmon_inst/O rise@6.734ns - xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.bufg_gt_rxoutclkmon_inst/O rise@0.000ns)
  Data Path Delay:        0.824ns  (logic 0.231ns (28.044%)  route 0.593ns (71.956%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.496ns = ( 7.230 - 6.734 ) 
    Source Clock Delay      (SCD):    0.577ns
    Clock Pessimism Removal (CPR):    0.051ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.577ns (routing 0.002ns, distribution 0.575ns)
  Clock Net Delay (Destination): 0.496ns (routing 0.001ns, distribution 0.495ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.bufg_gt_rxoutclkmon_inst/O rise edge)
                                                      0.000     0.000 r  
    BUFG_GT_X0Y22        BUFG_GT                      0.000     0.000 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.bufg_gt_rxoutclkmon_inst/O
    X2Y0 (CLOCK_ROOT)    net (fo=31, routed)          0.577     0.577    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/gen_cal_rx_en.rxoutclkmon
    SLICE_X55Y8          FDRE                                         r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/testclk_en_dly2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y8          FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.081     0.658 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/testclk_en_dly2_reg/Q
                         net (fo=1, routed)           0.247     0.905    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/testclk_en_dly2
    SLICE_X55Y7          LUT5 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.150     1.055 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/testclk_cnt0/O
                         net (fo=18, routed)          0.346     1.401    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/testclk_cnt0_n_0
    SLICE_X54Y5          FDCE                                         r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.bufg_gt_rxoutclkmon_inst/O rise edge)
                                                      6.734     6.734 r  
    BUFG_GT_X0Y22        BUFG_GT                      0.000     6.734 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.bufg_gt_rxoutclkmon_inst/O
    X2Y0 (CLOCK_ROOT)    net (fo=31, routed)          0.496     7.230    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/gen_cal_rx_en.rxoutclkmon
    SLICE_X54Y5          FDCE                                         r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[13]/C
                         clock pessimism              0.051     7.281    
                         clock uncertainty           -0.046     7.235    
    SLICE_X54Y5          FDCE (Setup_FFF_SLICEM_C_CE)
                                                     -0.061     7.174    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[13]
  -------------------------------------------------------------------
                         required time                          7.174    
                         arrival time                          -1.401    
  -------------------------------------------------------------------
                         slack                                  5.773    

Slack (MET) :             5.773ns  (required time - arrival time)
  Source:                 xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/testclk_en_dly2_reg/C
                            (rising edge-triggered cell FDRE clocked by xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.bufg_gt_rxoutclkmon_inst/O  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[14]/CE
                            (rising edge-triggered cell FDCE clocked by xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.bufg_gt_rxoutclkmon_inst/O  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.bufg_gt_rxoutclkmon_inst/O
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.bufg_gt_rxoutclkmon_inst/O rise@6.734ns - xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.bufg_gt_rxoutclkmon_inst/O rise@0.000ns)
  Data Path Delay:        0.824ns  (logic 0.231ns (28.044%)  route 0.593ns (71.956%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.496ns = ( 7.230 - 6.734 ) 
    Source Clock Delay      (SCD):    0.577ns
    Clock Pessimism Removal (CPR):    0.051ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.577ns (routing 0.002ns, distribution 0.575ns)
  Clock Net Delay (Destination): 0.496ns (routing 0.001ns, distribution 0.495ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.bufg_gt_rxoutclkmon_inst/O rise edge)
                                                      0.000     0.000 r  
    BUFG_GT_X0Y22        BUFG_GT                      0.000     0.000 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.bufg_gt_rxoutclkmon_inst/O
    X2Y0 (CLOCK_ROOT)    net (fo=31, routed)          0.577     0.577    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/gen_cal_rx_en.rxoutclkmon
    SLICE_X55Y8          FDRE                                         r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/testclk_en_dly2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y8          FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.081     0.658 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/testclk_en_dly2_reg/Q
                         net (fo=1, routed)           0.247     0.905    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/testclk_en_dly2
    SLICE_X55Y7          LUT5 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.150     1.055 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/testclk_cnt0/O
                         net (fo=18, routed)          0.346     1.401    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/testclk_cnt0_n_0
    SLICE_X54Y5          FDCE                                         r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[14]/CE
  -------------------------------------------------------------------    -------------------

                         (clock xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.bufg_gt_rxoutclkmon_inst/O rise edge)
                                                      6.734     6.734 r  
    BUFG_GT_X0Y22        BUFG_GT                      0.000     6.734 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.bufg_gt_rxoutclkmon_inst/O
    X2Y0 (CLOCK_ROOT)    net (fo=31, routed)          0.496     7.230    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/gen_cal_rx_en.rxoutclkmon
    SLICE_X54Y5          FDCE                                         r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[14]/C
                         clock pessimism              0.051     7.281    
                         clock uncertainty           -0.046     7.235    
    SLICE_X54Y5          FDCE (Setup_GFF_SLICEM_C_CE)
                                                     -0.061     7.174    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[14]
  -------------------------------------------------------------------
                         required time                          7.174    
                         arrival time                          -1.401    
  -------------------------------------------------------------------
                         slack                                  5.773    

Slack (MET) :             5.773ns  (required time - arrival time)
  Source:                 xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/testclk_en_dly2_reg/C
                            (rising edge-triggered cell FDRE clocked by xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.bufg_gt_rxoutclkmon_inst/O  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[15]/CE
                            (rising edge-triggered cell FDCE clocked by xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.bufg_gt_rxoutclkmon_inst/O  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.bufg_gt_rxoutclkmon_inst/O
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.bufg_gt_rxoutclkmon_inst/O rise@6.734ns - xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.bufg_gt_rxoutclkmon_inst/O rise@0.000ns)
  Data Path Delay:        0.824ns  (logic 0.231ns (28.044%)  route 0.593ns (71.956%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.496ns = ( 7.230 - 6.734 ) 
    Source Clock Delay      (SCD):    0.577ns
    Clock Pessimism Removal (CPR):    0.051ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.577ns (routing 0.002ns, distribution 0.575ns)
  Clock Net Delay (Destination): 0.496ns (routing 0.001ns, distribution 0.495ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.bufg_gt_rxoutclkmon_inst/O rise edge)
                                                      0.000     0.000 r  
    BUFG_GT_X0Y22        BUFG_GT                      0.000     0.000 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.bufg_gt_rxoutclkmon_inst/O
    X2Y0 (CLOCK_ROOT)    net (fo=31, routed)          0.577     0.577    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/gen_cal_rx_en.rxoutclkmon
    SLICE_X55Y8          FDRE                                         r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/testclk_en_dly2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y8          FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.081     0.658 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/testclk_en_dly2_reg/Q
                         net (fo=1, routed)           0.247     0.905    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/testclk_en_dly2
    SLICE_X55Y7          LUT5 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.150     1.055 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/testclk_cnt0/O
                         net (fo=18, routed)          0.346     1.401    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/testclk_cnt0_n_0
    SLICE_X54Y5          FDCE                                         r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[15]/CE
  -------------------------------------------------------------------    -------------------

                         (clock xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.bufg_gt_rxoutclkmon_inst/O rise edge)
                                                      6.734     6.734 r  
    BUFG_GT_X0Y22        BUFG_GT                      0.000     6.734 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.bufg_gt_rxoutclkmon_inst/O
    X2Y0 (CLOCK_ROOT)    net (fo=31, routed)          0.496     7.230    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/gen_cal_rx_en.rxoutclkmon
    SLICE_X54Y5          FDCE                                         r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[15]/C
                         clock pessimism              0.051     7.281    
                         clock uncertainty           -0.046     7.235    
    SLICE_X54Y5          FDCE (Setup_HFF_SLICEM_C_CE)
                                                     -0.061     7.174    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[15]
  -------------------------------------------------------------------
                         required time                          7.174    
                         arrival time                          -1.401    
  -------------------------------------------------------------------
                         slack                                  5.773    

Slack (MET) :             5.830ns  (required time - arrival time)
  Source:                 xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/testclk_en_dly2_reg/C
                            (rising edge-triggered cell FDRE clocked by xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.bufg_gt_rxoutclkmon_inst/O  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[4]/CE
                            (rising edge-triggered cell FDCE clocked by xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.bufg_gt_rxoutclkmon_inst/O  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.bufg_gt_rxoutclkmon_inst/O
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.bufg_gt_rxoutclkmon_inst/O rise@6.734ns - xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.bufg_gt_rxoutclkmon_inst/O rise@0.000ns)
  Data Path Delay:        0.768ns  (logic 0.231ns (30.092%)  route 0.537ns (69.908%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.497ns = ( 7.231 - 6.734 ) 
    Source Clock Delay      (SCD):    0.577ns
    Clock Pessimism Removal (CPR):    0.051ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.577ns (routing 0.002ns, distribution 0.575ns)
  Clock Net Delay (Destination): 0.497ns (routing 0.001ns, distribution 0.496ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.bufg_gt_rxoutclkmon_inst/O rise edge)
                                                      0.000     0.000 r  
    BUFG_GT_X0Y22        BUFG_GT                      0.000     0.000 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.bufg_gt_rxoutclkmon_inst/O
    X2Y0 (CLOCK_ROOT)    net (fo=31, routed)          0.577     0.577    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/gen_cal_rx_en.rxoutclkmon
    SLICE_X55Y8          FDRE                                         r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/testclk_en_dly2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y8          FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.081     0.658 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/testclk_en_dly2_reg/Q
                         net (fo=1, routed)           0.247     0.905    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/testclk_en_dly2
    SLICE_X55Y7          LUT5 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.150     1.055 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/testclk_cnt0/O
                         net (fo=18, routed)          0.290     1.345    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/testclk_cnt0_n_0
    SLICE_X54Y4          FDCE                                         r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.bufg_gt_rxoutclkmon_inst/O rise edge)
                                                      6.734     6.734 r  
    BUFG_GT_X0Y22        BUFG_GT                      0.000     6.734 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.bufg_gt_rxoutclkmon_inst/O
    X2Y0 (CLOCK_ROOT)    net (fo=31, routed)          0.497     7.231    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/gen_cal_rx_en.rxoutclkmon
    SLICE_X54Y4          FDCE                                         r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[4]/C
                         clock pessimism              0.051     7.282    
                         clock uncertainty           -0.046     7.236    
    SLICE_X54Y4          FDCE (Setup_EFF_SLICEM_C_CE)
                                                     -0.061     7.175    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[4]
  -------------------------------------------------------------------
                         required time                          7.175    
                         arrival time                          -1.345    
  -------------------------------------------------------------------
                         slack                                  5.830    

Slack (MET) :             5.830ns  (required time - arrival time)
  Source:                 xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/testclk_en_dly2_reg/C
                            (rising edge-triggered cell FDRE clocked by xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.bufg_gt_rxoutclkmon_inst/O  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[5]/CE
                            (rising edge-triggered cell FDCE clocked by xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.bufg_gt_rxoutclkmon_inst/O  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.bufg_gt_rxoutclkmon_inst/O
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.bufg_gt_rxoutclkmon_inst/O rise@6.734ns - xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.bufg_gt_rxoutclkmon_inst/O rise@0.000ns)
  Data Path Delay:        0.768ns  (logic 0.231ns (30.092%)  route 0.537ns (69.908%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.497ns = ( 7.231 - 6.734 ) 
    Source Clock Delay      (SCD):    0.577ns
    Clock Pessimism Removal (CPR):    0.051ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.577ns (routing 0.002ns, distribution 0.575ns)
  Clock Net Delay (Destination): 0.497ns (routing 0.001ns, distribution 0.496ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.bufg_gt_rxoutclkmon_inst/O rise edge)
                                                      0.000     0.000 r  
    BUFG_GT_X0Y22        BUFG_GT                      0.000     0.000 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.bufg_gt_rxoutclkmon_inst/O
    X2Y0 (CLOCK_ROOT)    net (fo=31, routed)          0.577     0.577    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/gen_cal_rx_en.rxoutclkmon
    SLICE_X55Y8          FDRE                                         r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/testclk_en_dly2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y8          FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.081     0.658 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/testclk_en_dly2_reg/Q
                         net (fo=1, routed)           0.247     0.905    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/testclk_en_dly2
    SLICE_X55Y7          LUT5 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.150     1.055 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/testclk_cnt0/O
                         net (fo=18, routed)          0.290     1.345    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/testclk_cnt0_n_0
    SLICE_X54Y4          FDCE                                         r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.bufg_gt_rxoutclkmon_inst/O rise edge)
                                                      6.734     6.734 r  
    BUFG_GT_X0Y22        BUFG_GT                      0.000     6.734 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.bufg_gt_rxoutclkmon_inst/O
    X2Y0 (CLOCK_ROOT)    net (fo=31, routed)          0.497     7.231    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/gen_cal_rx_en.rxoutclkmon
    SLICE_X54Y4          FDCE                                         r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[5]/C
                         clock pessimism              0.051     7.282    
                         clock uncertainty           -0.046     7.236    
    SLICE_X54Y4          FDCE (Setup_FFF_SLICEM_C_CE)
                                                     -0.061     7.175    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[5]
  -------------------------------------------------------------------
                         required time                          7.175    
                         arrival time                          -1.345    
  -------------------------------------------------------------------
                         slack                                  5.830    

Slack (MET) :             5.830ns  (required time - arrival time)
  Source:                 xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/testclk_en_dly2_reg/C
                            (rising edge-triggered cell FDRE clocked by xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.bufg_gt_rxoutclkmon_inst/O  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[6]/CE
                            (rising edge-triggered cell FDCE clocked by xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.bufg_gt_rxoutclkmon_inst/O  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.bufg_gt_rxoutclkmon_inst/O
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.bufg_gt_rxoutclkmon_inst/O rise@6.734ns - xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.bufg_gt_rxoutclkmon_inst/O rise@0.000ns)
  Data Path Delay:        0.768ns  (logic 0.231ns (30.092%)  route 0.537ns (69.908%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.497ns = ( 7.231 - 6.734 ) 
    Source Clock Delay      (SCD):    0.577ns
    Clock Pessimism Removal (CPR):    0.051ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.577ns (routing 0.002ns, distribution 0.575ns)
  Clock Net Delay (Destination): 0.497ns (routing 0.001ns, distribution 0.496ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.bufg_gt_rxoutclkmon_inst/O rise edge)
                                                      0.000     0.000 r  
    BUFG_GT_X0Y22        BUFG_GT                      0.000     0.000 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.bufg_gt_rxoutclkmon_inst/O
    X2Y0 (CLOCK_ROOT)    net (fo=31, routed)          0.577     0.577    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/gen_cal_rx_en.rxoutclkmon
    SLICE_X55Y8          FDRE                                         r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/testclk_en_dly2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y8          FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.081     0.658 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/testclk_en_dly2_reg/Q
                         net (fo=1, routed)           0.247     0.905    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/testclk_en_dly2
    SLICE_X55Y7          LUT5 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.150     1.055 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/testclk_cnt0/O
                         net (fo=18, routed)          0.290     1.345    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/testclk_cnt0_n_0
    SLICE_X54Y4          FDCE                                         r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.bufg_gt_rxoutclkmon_inst/O rise edge)
                                                      6.734     6.734 r  
    BUFG_GT_X0Y22        BUFG_GT                      0.000     6.734 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.bufg_gt_rxoutclkmon_inst/O
    X2Y0 (CLOCK_ROOT)    net (fo=31, routed)          0.497     7.231    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/gen_cal_rx_en.rxoutclkmon
    SLICE_X54Y4          FDCE                                         r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[6]/C
                         clock pessimism              0.051     7.282    
                         clock uncertainty           -0.046     7.236    
    SLICE_X54Y4          FDCE (Setup_GFF_SLICEM_C_CE)
                                                     -0.061     7.175    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[6]
  -------------------------------------------------------------------
                         required time                          7.175    
                         arrival time                          -1.345    
  -------------------------------------------------------------------
                         slack                                  5.830    

Slack (MET) :             5.830ns  (required time - arrival time)
  Source:                 xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/testclk_en_dly2_reg/C
                            (rising edge-triggered cell FDRE clocked by xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.bufg_gt_rxoutclkmon_inst/O  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[7]/CE
                            (rising edge-triggered cell FDCE clocked by xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.bufg_gt_rxoutclkmon_inst/O  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.bufg_gt_rxoutclkmon_inst/O
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.bufg_gt_rxoutclkmon_inst/O rise@6.734ns - xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.bufg_gt_rxoutclkmon_inst/O rise@0.000ns)
  Data Path Delay:        0.768ns  (logic 0.231ns (30.092%)  route 0.537ns (69.908%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.497ns = ( 7.231 - 6.734 ) 
    Source Clock Delay      (SCD):    0.577ns
    Clock Pessimism Removal (CPR):    0.051ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.577ns (routing 0.002ns, distribution 0.575ns)
  Clock Net Delay (Destination): 0.497ns (routing 0.001ns, distribution 0.496ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.bufg_gt_rxoutclkmon_inst/O rise edge)
                                                      0.000     0.000 r  
    BUFG_GT_X0Y22        BUFG_GT                      0.000     0.000 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.bufg_gt_rxoutclkmon_inst/O
    X2Y0 (CLOCK_ROOT)    net (fo=31, routed)          0.577     0.577    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/gen_cal_rx_en.rxoutclkmon
    SLICE_X55Y8          FDRE                                         r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/testclk_en_dly2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y8          FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.081     0.658 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/testclk_en_dly2_reg/Q
                         net (fo=1, routed)           0.247     0.905    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/testclk_en_dly2
    SLICE_X55Y7          LUT5 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.150     1.055 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/testclk_cnt0/O
                         net (fo=18, routed)          0.290     1.345    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/testclk_cnt0_n_0
    SLICE_X54Y4          FDCE                                         r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.bufg_gt_rxoutclkmon_inst/O rise edge)
                                                      6.734     6.734 r  
    BUFG_GT_X0Y22        BUFG_GT                      0.000     6.734 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.bufg_gt_rxoutclkmon_inst/O
    X2Y0 (CLOCK_ROOT)    net (fo=31, routed)          0.497     7.231    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/gen_cal_rx_en.rxoutclkmon
    SLICE_X54Y4          FDCE                                         r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[7]/C
                         clock pessimism              0.051     7.282    
                         clock uncertainty           -0.046     7.236    
    SLICE_X54Y4          FDCE (Setup_HFF_SLICEM_C_CE)
                                                     -0.061     7.175    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[7]
  -------------------------------------------------------------------
                         required time                          7.175    
                         arrival time                          -1.345    
  -------------------------------------------------------------------
                         slack                                  5.830    

Slack (MET) :             5.863ns  (required time - arrival time)
  Source:                 xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/testclk_en_dly2_reg/C
                            (rising edge-triggered cell FDRE clocked by xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.bufg_gt_rxoutclkmon_inst/O  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.bufg_gt_rxoutclkmon_inst/O  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.bufg_gt_rxoutclkmon_inst/O
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.bufg_gt_rxoutclkmon_inst/O rise@6.734ns - xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.bufg_gt_rxoutclkmon_inst/O rise@0.000ns)
  Data Path Delay:        0.735ns  (logic 0.231ns (31.422%)  route 0.504ns (68.578%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.498ns = ( 7.232 - 6.734 ) 
    Source Clock Delay      (SCD):    0.577ns
    Clock Pessimism Removal (CPR):    0.051ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.577ns (routing 0.002ns, distribution 0.575ns)
  Clock Net Delay (Destination): 0.498ns (routing 0.001ns, distribution 0.497ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.bufg_gt_rxoutclkmon_inst/O rise edge)
                                                      0.000     0.000 r  
    BUFG_GT_X0Y22        BUFG_GT                      0.000     0.000 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.bufg_gt_rxoutclkmon_inst/O
    X2Y0 (CLOCK_ROOT)    net (fo=31, routed)          0.577     0.577    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/gen_cal_rx_en.rxoutclkmon
    SLICE_X55Y8          FDRE                                         r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/testclk_en_dly2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y8          FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.081     0.658 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/testclk_en_dly2_reg/Q
                         net (fo=1, routed)           0.247     0.905    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/testclk_en_dly2
    SLICE_X55Y7          LUT5 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.150     1.055 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/testclk_cnt0/O
                         net (fo=18, routed)          0.257     1.312    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/testclk_cnt0_n_0
    SLICE_X54Y4          FDCE                                         r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.bufg_gt_rxoutclkmon_inst/O rise edge)
                                                      6.734     6.734 r  
    BUFG_GT_X0Y22        BUFG_GT                      0.000     6.734 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.bufg_gt_rxoutclkmon_inst/O
    X2Y0 (CLOCK_ROOT)    net (fo=31, routed)          0.498     7.232    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/gen_cal_rx_en.rxoutclkmon
    SLICE_X54Y4          FDCE                                         r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[0]/C
                         clock pessimism              0.051     7.283    
                         clock uncertainty           -0.046     7.237    
    SLICE_X54Y4          FDCE (Setup_AFF_SLICEM_C_CE)
                                                     -0.061     7.176    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                          7.176    
                         arrival time                          -1.312    
  -------------------------------------------------------------------
                         slack                                  5.863    

Slack (MET) :             5.863ns  (required time - arrival time)
  Source:                 xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/testclk_en_dly2_reg/C
                            (rising edge-triggered cell FDRE clocked by xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.bufg_gt_rxoutclkmon_inst/O  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.bufg_gt_rxoutclkmon_inst/O  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.bufg_gt_rxoutclkmon_inst/O
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.bufg_gt_rxoutclkmon_inst/O rise@6.734ns - xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.bufg_gt_rxoutclkmon_inst/O rise@0.000ns)
  Data Path Delay:        0.735ns  (logic 0.231ns (31.422%)  route 0.504ns (68.578%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.498ns = ( 7.232 - 6.734 ) 
    Source Clock Delay      (SCD):    0.577ns
    Clock Pessimism Removal (CPR):    0.051ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.577ns (routing 0.002ns, distribution 0.575ns)
  Clock Net Delay (Destination): 0.498ns (routing 0.001ns, distribution 0.497ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.bufg_gt_rxoutclkmon_inst/O rise edge)
                                                      0.000     0.000 r  
    BUFG_GT_X0Y22        BUFG_GT                      0.000     0.000 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.bufg_gt_rxoutclkmon_inst/O
    X2Y0 (CLOCK_ROOT)    net (fo=31, routed)          0.577     0.577    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/gen_cal_rx_en.rxoutclkmon
    SLICE_X55Y8          FDRE                                         r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/testclk_en_dly2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y8          FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.081     0.658 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/testclk_en_dly2_reg/Q
                         net (fo=1, routed)           0.247     0.905    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/testclk_en_dly2
    SLICE_X55Y7          LUT5 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.150     1.055 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/testclk_cnt0/O
                         net (fo=18, routed)          0.257     1.312    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/testclk_cnt0_n_0
    SLICE_X54Y4          FDCE                                         r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.bufg_gt_rxoutclkmon_inst/O rise edge)
                                                      6.734     6.734 r  
    BUFG_GT_X0Y22        BUFG_GT                      0.000     6.734 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.bufg_gt_rxoutclkmon_inst/O
    X2Y0 (CLOCK_ROOT)    net (fo=31, routed)          0.498     7.232    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/gen_cal_rx_en.rxoutclkmon
    SLICE_X54Y4          FDCE                                         r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[1]/C
                         clock pessimism              0.051     7.283    
                         clock uncertainty           -0.046     7.237    
    SLICE_X54Y4          FDCE (Setup_BFF_SLICEM_C_CE)
                                                     -0.061     7.176    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                          7.176    
                         arrival time                          -1.312    
  -------------------------------------------------------------------
                         slack                                  5.863    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.064ns  (arrival time - required time)
  Source:                 xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[17]/C
                            (rising edge-triggered cell FDCE clocked by xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.bufg_gt_rxoutclkmon_inst/O  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[17]/D
                            (rising edge-triggered cell FDCE clocked by xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.bufg_gt_rxoutclkmon_inst/O  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.bufg_gt_rxoutclkmon_inst/O
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.bufg_gt_rxoutclkmon_inst/O rise@0.000ns - xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.bufg_gt_rxoutclkmon_inst/O rise@0.000ns)
  Data Path Delay:        0.116ns  (logic 0.056ns (48.339%)  route 0.060ns (51.661%))
  Logic Levels:           1  (CARRY8=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.372ns
    Source Clock Delay      (SCD):    0.322ns
    Clock Pessimism Removal (CPR):    0.044ns
  Clock Net Delay (Source):      0.322ns (routing 0.001ns, distribution 0.321ns)
  Clock Net Delay (Destination): 0.372ns (routing 0.001ns, distribution 0.371ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.bufg_gt_rxoutclkmon_inst/O rise edge)
                                                      0.000     0.000 r  
    BUFG_GT_X0Y22        BUFG_GT                      0.000     0.000 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.bufg_gt_rxoutclkmon_inst/O
    X2Y0 (CLOCK_ROOT)    net (fo=31, routed)          0.322     0.322    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/gen_cal_rx_en.rxoutclkmon
    SLICE_X54Y6          FDCE                                         r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y6          FDCE (Prop_BFF_SLICEM_C_Q)
                                                      0.038     0.360 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[17]/Q
                         net (fo=2, routed)           0.053     0.413    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[17]
    SLICE_X54Y6          CARRY8 (Prop_CARRY8_SLICEM_S[1]_O[1])
                                                      0.018     0.431 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[16]_i_1/O[1]
                         net (fo=1, routed)           0.007     0.438    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[16]_i_1_n_14
    SLICE_X54Y6          FDCE                                         r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.bufg_gt_rxoutclkmon_inst/O rise edge)
                                                      0.000     0.000 r  
    BUFG_GT_X0Y22        BUFG_GT                      0.000     0.000 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.bufg_gt_rxoutclkmon_inst/O
    X2Y0 (CLOCK_ROOT)    net (fo=31, routed)          0.372     0.372    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/gen_cal_rx_en.rxoutclkmon
    SLICE_X54Y6          FDCE                                         r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[17]/C
                         clock pessimism             -0.044     0.328    
    SLICE_X54Y6          FDCE (Hold_BFF_SLICEM_C_D)
                                                      0.046     0.374    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[17]
  -------------------------------------------------------------------
                         required time                         -0.374    
                         arrival time                           0.438    
  -------------------------------------------------------------------
                         slack                                  0.064    

Slack (MET) :             0.066ns  (arrival time - required time)
  Source:                 xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.bufg_gt_rxoutclkmon_inst/O  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.bufg_gt_rxoutclkmon_inst/O  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.bufg_gt_rxoutclkmon_inst/O
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.bufg_gt_rxoutclkmon_inst/O rise@0.000ns - xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.bufg_gt_rxoutclkmon_inst/O rise@0.000ns)
  Data Path Delay:        0.118ns  (logic 0.056ns (47.585%)  route 0.062ns (52.415%))
  Logic Levels:           1  (CARRY8=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.377ns
    Source Clock Delay      (SCD):    0.326ns
    Clock Pessimism Removal (CPR):    0.046ns
  Clock Net Delay (Source):      0.326ns (routing 0.001ns, distribution 0.325ns)
  Clock Net Delay (Destination): 0.377ns (routing 0.001ns, distribution 0.376ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.bufg_gt_rxoutclkmon_inst/O rise edge)
                                                      0.000     0.000 r  
    BUFG_GT_X0Y22        BUFG_GT                      0.000     0.000 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.bufg_gt_rxoutclkmon_inst/O
    X2Y0 (CLOCK_ROOT)    net (fo=31, routed)          0.326     0.326    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/gen_cal_rx_en.rxoutclkmon
    SLICE_X54Y4          FDCE                                         r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y4          FDCE (Prop_BFF_SLICEM_C_Q)
                                                      0.038     0.364 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[1]/Q
                         net (fo=2, routed)           0.055     0.418    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[1]
    SLICE_X54Y4          CARRY8 (Prop_CARRY8_SLICEM_S[1]_O[1])
                                                      0.018     0.436 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[0]_i_1/O[1]
                         net (fo=1, routed)           0.007     0.443    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[0]_i_1_n_14
    SLICE_X54Y4          FDCE                                         r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.bufg_gt_rxoutclkmon_inst/O rise edge)
                                                      0.000     0.000 r  
    BUFG_GT_X0Y22        BUFG_GT                      0.000     0.000 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.bufg_gt_rxoutclkmon_inst/O
    X2Y0 (CLOCK_ROOT)    net (fo=31, routed)          0.377     0.377    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/gen_cal_rx_en.rxoutclkmon
    SLICE_X54Y4          FDCE                                         r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[1]/C
                         clock pessimism             -0.046     0.332    
    SLICE_X54Y4          FDCE (Hold_BFF_SLICEM_C_D)
                                                      0.046     0.378    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.378    
                         arrival time                           0.443    
  -------------------------------------------------------------------
                         slack                                  0.066    

Slack (MET) :             0.066ns  (arrival time - required time)
  Source:                 xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.bufg_gt_rxoutclkmon_inst/O  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.bufg_gt_rxoutclkmon_inst/O  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.bufg_gt_rxoutclkmon_inst/O
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.bufg_gt_rxoutclkmon_inst/O rise@0.000ns - xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.bufg_gt_rxoutclkmon_inst/O rise@0.000ns)
  Data Path Delay:        0.118ns  (logic 0.056ns (47.585%)  route 0.062ns (52.415%))
  Logic Levels:           1  (CARRY8=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.376ns
    Source Clock Delay      (SCD):    0.326ns
    Clock Pessimism Removal (CPR):    0.045ns
  Clock Net Delay (Source):      0.326ns (routing 0.001ns, distribution 0.325ns)
  Clock Net Delay (Destination): 0.376ns (routing 0.001ns, distribution 0.375ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.bufg_gt_rxoutclkmon_inst/O rise edge)
                                                      0.000     0.000 r  
    BUFG_GT_X0Y22        BUFG_GT                      0.000     0.000 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.bufg_gt_rxoutclkmon_inst/O
    X2Y0 (CLOCK_ROOT)    net (fo=31, routed)          0.326     0.326    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/gen_cal_rx_en.rxoutclkmon
    SLICE_X54Y5          FDCE                                         r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y5          FDCE (Prop_BFF_SLICEM_C_Q)
                                                      0.038     0.364 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[9]/Q
                         net (fo=2, routed)           0.055     0.418    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[9]
    SLICE_X54Y5          CARRY8 (Prop_CARRY8_SLICEM_S[1]_O[1])
                                                      0.018     0.436 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[8]_i_1/O[1]
                         net (fo=1, routed)           0.007     0.443    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[8]_i_1_n_14
    SLICE_X54Y5          FDCE                                         r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.bufg_gt_rxoutclkmon_inst/O rise edge)
                                                      0.000     0.000 r  
    BUFG_GT_X0Y22        BUFG_GT                      0.000     0.000 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.bufg_gt_rxoutclkmon_inst/O
    X2Y0 (CLOCK_ROOT)    net (fo=31, routed)          0.376     0.376    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/gen_cal_rx_en.rxoutclkmon
    SLICE_X54Y5          FDCE                                         r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[9]/C
                         clock pessimism             -0.045     0.332    
    SLICE_X54Y5          FDCE (Hold_BFF_SLICEM_C_D)
                                                      0.046     0.378    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[9]
  -------------------------------------------------------------------
                         required time                         -0.378    
                         arrival time                           0.443    
  -------------------------------------------------------------------
                         slack                                  0.066    

Slack (MET) :             0.066ns  (arrival time - required time)
  Source:                 xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/rst_in_meta_reg/C
                            (rising edge-triggered cell FDPE clocked by xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.bufg_gt_rxoutclkmon_inst/O  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/rst_in_sync1_reg/D
                            (rising edge-triggered cell FDPE clocked by xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.bufg_gt_rxoutclkmon_inst/O  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.bufg_gt_rxoutclkmon_inst/O
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.bufg_gt_rxoutclkmon_inst/O rise@0.000ns - xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.bufg_gt_rxoutclkmon_inst/O rise@0.000ns)
  Data Path Delay:        0.119ns  (logic 0.041ns (34.454%)  route 0.078ns (65.546%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.368ns
    Source Clock Delay      (SCD):    0.319ns
    Clock Pessimism Removal (CPR):    0.044ns
  Clock Net Delay (Source):      0.319ns (routing 0.001ns, distribution 0.318ns)
  Clock Net Delay (Destination): 0.368ns (routing 0.001ns, distribution 0.367ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.bufg_gt_rxoutclkmon_inst/O rise edge)
                                                      0.000     0.000 r  
    BUFG_GT_X0Y22        BUFG_GT                      0.000     0.000 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.bufg_gt_rxoutclkmon_inst/O
    X2Y0 (CLOCK_ROOT)    net (fo=31, routed)          0.319     0.319    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/gen_cal_rx_en.rxoutclkmon
    SLICE_X55Y8          FDPE                                         r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/rst_in_meta_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y8          FDPE (Prop_DFF2_SLICEL_C_Q)
                                                      0.041     0.360 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/rst_in_meta_reg/Q
                         net (fo=1, routed)           0.078     0.438    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/rst_in_meta
    SLICE_X55Y8          FDPE                                         r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/rst_in_sync1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.bufg_gt_rxoutclkmon_inst/O rise edge)
                                                      0.000     0.000 r  
    BUFG_GT_X0Y22        BUFG_GT                      0.000     0.000 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.bufg_gt_rxoutclkmon_inst/O
    X2Y0 (CLOCK_ROOT)    net (fo=31, routed)          0.368     0.368    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/gen_cal_rx_en.rxoutclkmon
    SLICE_X55Y8          FDPE                                         r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/rst_in_sync1_reg/C
                         clock pessimism             -0.044     0.325    
    SLICE_X55Y8          FDPE (Hold_AFF2_SLICEL_C_D)
                                                      0.047     0.372    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/rst_in_sync1_reg
  -------------------------------------------------------------------
                         required time                         -0.372    
                         arrival time                           0.438    
  -------------------------------------------------------------------
                         slack                                  0.066    

Slack (MET) :             0.070ns  (arrival time - required time)
  Source:                 xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.bufg_gt_rxoutclkmon_inst/O  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.bufg_gt_rxoutclkmon_inst/O  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.bufg_gt_rxoutclkmon_inst/O
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.bufg_gt_rxoutclkmon_inst/O rise@0.000ns - xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.bufg_gt_rxoutclkmon_inst/O rise@0.000ns)
  Data Path Delay:        0.122ns  (logic 0.057ns (46.843%)  route 0.065ns (53.157%))
  Logic Levels:           1  (CARRY8=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.376ns
    Source Clock Delay      (SCD):    0.326ns
    Clock Pessimism Removal (CPR):    0.045ns
  Clock Net Delay (Source):      0.326ns (routing 0.001ns, distribution 0.325ns)
  Clock Net Delay (Destination): 0.376ns (routing 0.001ns, distribution 0.375ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.bufg_gt_rxoutclkmon_inst/O rise edge)
                                                      0.000     0.000 r  
    BUFG_GT_X0Y22        BUFG_GT                      0.000     0.000 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.bufg_gt_rxoutclkmon_inst/O
    X2Y0 (CLOCK_ROOT)    net (fo=31, routed)          0.326     0.326    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/gen_cal_rx_en.rxoutclkmon
    SLICE_X54Y5          FDCE                                         r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y5          FDCE (Prop_CFF_SLICEM_C_Q)
                                                      0.038     0.364 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[10]/Q
                         net (fo=2, routed)           0.058     0.421    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[10]
    SLICE_X54Y5          CARRY8 (Prop_CARRY8_SLICEM_S[2]_O[2])
                                                      0.019     0.440 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.007     0.447    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[8]_i_1_n_13
    SLICE_X54Y5          FDCE                                         r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.bufg_gt_rxoutclkmon_inst/O rise edge)
                                                      0.000     0.000 r  
    BUFG_GT_X0Y22        BUFG_GT                      0.000     0.000 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.bufg_gt_rxoutclkmon_inst/O
    X2Y0 (CLOCK_ROOT)    net (fo=31, routed)          0.376     0.376    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/gen_cal_rx_en.rxoutclkmon
    SLICE_X54Y5          FDCE                                         r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[10]/C
                         clock pessimism             -0.045     0.332    
    SLICE_X54Y5          FDCE (Hold_CFF_SLICEM_C_D)
                                                      0.046     0.378    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[10]
  -------------------------------------------------------------------
                         required time                         -0.378    
                         arrival time                           0.447    
  -------------------------------------------------------------------
                         slack                                  0.070    

Slack (MET) :             0.070ns  (arrival time - required time)
  Source:                 xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.bufg_gt_rxoutclkmon_inst/O  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.bufg_gt_rxoutclkmon_inst/O  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.bufg_gt_rxoutclkmon_inst/O
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.bufg_gt_rxoutclkmon_inst/O rise@0.000ns - xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.bufg_gt_rxoutclkmon_inst/O rise@0.000ns)
  Data Path Delay:        0.122ns  (logic 0.057ns (46.843%)  route 0.065ns (53.157%))
  Logic Levels:           1  (CARRY8=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.377ns
    Source Clock Delay      (SCD):    0.326ns
    Clock Pessimism Removal (CPR):    0.046ns
  Clock Net Delay (Source):      0.326ns (routing 0.001ns, distribution 0.325ns)
  Clock Net Delay (Destination): 0.377ns (routing 0.001ns, distribution 0.376ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.bufg_gt_rxoutclkmon_inst/O rise edge)
                                                      0.000     0.000 r  
    BUFG_GT_X0Y22        BUFG_GT                      0.000     0.000 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.bufg_gt_rxoutclkmon_inst/O
    X2Y0 (CLOCK_ROOT)    net (fo=31, routed)          0.326     0.326    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/gen_cal_rx_en.rxoutclkmon
    SLICE_X54Y4          FDCE                                         r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y4          FDCE (Prop_CFF_SLICEM_C_Q)
                                                      0.038     0.364 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[2]/Q
                         net (fo=2, routed)           0.058     0.421    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[2]
    SLICE_X54Y4          CARRY8 (Prop_CARRY8_SLICEM_S[2]_O[2])
                                                      0.019     0.440 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[0]_i_1/O[2]
                         net (fo=1, routed)           0.007     0.447    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[0]_i_1_n_13
    SLICE_X54Y4          FDCE                                         r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.bufg_gt_rxoutclkmon_inst/O rise edge)
                                                      0.000     0.000 r  
    BUFG_GT_X0Y22        BUFG_GT                      0.000     0.000 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.bufg_gt_rxoutclkmon_inst/O
    X2Y0 (CLOCK_ROOT)    net (fo=31, routed)          0.377     0.377    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/gen_cal_rx_en.rxoutclkmon
    SLICE_X54Y4          FDCE                                         r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[2]/C
                         clock pessimism             -0.046     0.332    
    SLICE_X54Y4          FDCE (Hold_CFF_SLICEM_C_D)
                                                      0.046     0.378    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.378    
                         arrival time                           0.447    
  -------------------------------------------------------------------
                         slack                                  0.070    

Slack (MET) :             0.070ns  (arrival time - required time)
  Source:                 xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/tstclk_rst_dly1_reg/C
                            (rising edge-triggered cell FDRE clocked by xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.bufg_gt_rxoutclkmon_inst/O  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/tstclk_rst_dly2_reg/D
                            (rising edge-triggered cell FDRE clocked by xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.bufg_gt_rxoutclkmon_inst/O  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.bufg_gt_rxoutclkmon_inst/O
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.bufg_gt_rxoutclkmon_inst/O rise@0.000ns - xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.bufg_gt_rxoutclkmon_inst/O rise@0.000ns)
  Data Path Delay:        0.123ns  (logic 0.040ns (32.520%)  route 0.083ns (67.480%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.372ns
    Source Clock Delay      (SCD):    0.322ns
    Clock Pessimism Removal (CPR):    0.045ns
  Clock Net Delay (Source):      0.322ns (routing 0.001ns, distribution 0.321ns)
  Clock Net Delay (Destination): 0.372ns (routing 0.001ns, distribution 0.371ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.bufg_gt_rxoutclkmon_inst/O rise edge)
                                                      0.000     0.000 r  
    BUFG_GT_X0Y22        BUFG_GT                      0.000     0.000 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.bufg_gt_rxoutclkmon_inst/O
    X2Y0 (CLOCK_ROOT)    net (fo=31, routed)          0.322     0.322    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/gen_cal_rx_en.rxoutclkmon
    SLICE_X55Y8          FDRE                                         r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/tstclk_rst_dly1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y8          FDRE (Prop_GFF2_SLICEL_C_Q)
                                                      0.040     0.362 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/tstclk_rst_dly1_reg/Q
                         net (fo=1, routed)           0.083     0.445    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/tstclk_rst_dly1
    SLICE_X55Y8          FDRE                                         r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/tstclk_rst_dly2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.bufg_gt_rxoutclkmon_inst/O rise edge)
                                                      0.000     0.000 r  
    BUFG_GT_X0Y22        BUFG_GT                      0.000     0.000 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.bufg_gt_rxoutclkmon_inst/O
    X2Y0 (CLOCK_ROOT)    net (fo=31, routed)          0.372     0.372    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/gen_cal_rx_en.rxoutclkmon
    SLICE_X55Y8          FDRE                                         r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/tstclk_rst_dly2_reg/C
                         clock pessimism             -0.045     0.328    
    SLICE_X55Y8          FDRE (Hold_FFF2_SLICEL_C_D)
                                                      0.047     0.375    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/tstclk_rst_dly2_reg
  -------------------------------------------------------------------
                         required time                         -0.375    
                         arrival time                           0.445    
  -------------------------------------------------------------------
                         slack                                  0.070    

Slack (MET) :             0.071ns  (arrival time - required time)
  Source:                 xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.bufg_gt_rxoutclkmon_inst/O  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.bufg_gt_rxoutclkmon_inst/O  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.bufg_gt_rxoutclkmon_inst/O
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.bufg_gt_rxoutclkmon_inst/O rise@0.000ns - xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.bufg_gt_rxoutclkmon_inst/O rise@0.000ns)
  Data Path Delay:        0.123ns  (logic 0.057ns (46.461%)  route 0.066ns (53.539%))
  Logic Levels:           1  (CARRY8=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.375ns
    Source Clock Delay      (SCD):    0.325ns
    Clock Pessimism Removal (CPR):    0.045ns
  Clock Net Delay (Source):      0.325ns (routing 0.001ns, distribution 0.324ns)
  Clock Net Delay (Destination): 0.375ns (routing 0.001ns, distribution 0.374ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.bufg_gt_rxoutclkmon_inst/O rise edge)
                                                      0.000     0.000 r  
    BUFG_GT_X0Y22        BUFG_GT                      0.000     0.000 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.bufg_gt_rxoutclkmon_inst/O
    X2Y0 (CLOCK_ROOT)    net (fo=31, routed)          0.325     0.325    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/gen_cal_rx_en.rxoutclkmon
    SLICE_X54Y5          FDCE                                         r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y5          FDCE (Prop_HFF_SLICEM_C_Q)
                                                      0.039     0.364 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[15]/Q
                         net (fo=2, routed)           0.059     0.422    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[15]
    SLICE_X54Y5          CARRY8 (Prop_CARRY8_SLICEM_S[7]_O[7])
                                                      0.018     0.440 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[8]_i_1/O[7]
                         net (fo=1, routed)           0.007     0.447    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[8]_i_1_n_8
    SLICE_X54Y5          FDCE                                         r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.bufg_gt_rxoutclkmon_inst/O rise edge)
                                                      0.000     0.000 r  
    BUFG_GT_X0Y22        BUFG_GT                      0.000     0.000 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.bufg_gt_rxoutclkmon_inst/O
    X2Y0 (CLOCK_ROOT)    net (fo=31, routed)          0.375     0.375    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/gen_cal_rx_en.rxoutclkmon
    SLICE_X54Y5          FDCE                                         r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[15]/C
                         clock pessimism             -0.045     0.331    
    SLICE_X54Y5          FDCE (Hold_HFF_SLICEM_C_D)
                                                      0.046     0.377    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[15]
  -------------------------------------------------------------------
                         required time                         -0.377    
                         arrival time                           0.447    
  -------------------------------------------------------------------
                         slack                                  0.071    

Slack (MET) :             0.071ns  (arrival time - required time)
  Source:                 xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.bufg_gt_rxoutclkmon_inst/O  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.bufg_gt_rxoutclkmon_inst/O  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.bufg_gt_rxoutclkmon_inst/O
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.bufg_gt_rxoutclkmon_inst/O rise@0.000ns - xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.bufg_gt_rxoutclkmon_inst/O rise@0.000ns)
  Data Path Delay:        0.123ns  (logic 0.057ns (46.461%)  route 0.066ns (53.539%))
  Logic Levels:           1  (CARRY8=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.376ns
    Source Clock Delay      (SCD):    0.325ns
    Clock Pessimism Removal (CPR):    0.046ns
  Clock Net Delay (Source):      0.325ns (routing 0.001ns, distribution 0.324ns)
  Clock Net Delay (Destination): 0.376ns (routing 0.001ns, distribution 0.375ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.bufg_gt_rxoutclkmon_inst/O rise edge)
                                                      0.000     0.000 r  
    BUFG_GT_X0Y22        BUFG_GT                      0.000     0.000 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.bufg_gt_rxoutclkmon_inst/O
    X2Y0 (CLOCK_ROOT)    net (fo=31, routed)          0.325     0.325    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/gen_cal_rx_en.rxoutclkmon
    SLICE_X54Y4          FDCE                                         r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y4          FDCE (Prop_HFF_SLICEM_C_Q)
                                                      0.039     0.364 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[7]/Q
                         net (fo=2, routed)           0.059     0.422    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[7]
    SLICE_X54Y4          CARRY8 (Prop_CARRY8_SLICEM_S[7]_O[7])
                                                      0.018     0.440 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[0]_i_1/O[7]
                         net (fo=1, routed)           0.007     0.447    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[0]_i_1_n_8
    SLICE_X54Y4          FDCE                                         r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.bufg_gt_rxoutclkmon_inst/O rise edge)
                                                      0.000     0.000 r  
    BUFG_GT_X0Y22        BUFG_GT                      0.000     0.000 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.bufg_gt_rxoutclkmon_inst/O
    X2Y0 (CLOCK_ROOT)    net (fo=31, routed)          0.376     0.376    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/gen_cal_rx_en.rxoutclkmon
    SLICE_X54Y4          FDCE                                         r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[7]/C
                         clock pessimism             -0.046     0.331    
    SLICE_X54Y4          FDCE (Hold_HFF_SLICEM_C_D)
                                                      0.046     0.377    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.377    
                         arrival time                           0.447    
  -------------------------------------------------------------------
                         slack                                  0.071    

Slack (MET) :             0.073ns  (arrival time - required time)
  Source:                 xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.bufg_gt_rxoutclkmon_inst/O  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.bufg_gt_rxoutclkmon_inst/O  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.bufg_gt_rxoutclkmon_inst/O
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.bufg_gt_rxoutclkmon_inst/O rise@0.000ns - xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.bufg_gt_rxoutclkmon_inst/O rise@0.000ns)
  Data Path Delay:        0.125ns  (logic 0.059ns (47.320%)  route 0.066ns (52.680%))
  Logic Levels:           1  (CARRY8=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.376ns
    Source Clock Delay      (SCD):    0.326ns
    Clock Pessimism Removal (CPR):    0.045ns
  Clock Net Delay (Source):      0.326ns (routing 0.001ns, distribution 0.325ns)
  Clock Net Delay (Destination): 0.376ns (routing 0.001ns, distribution 0.375ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.bufg_gt_rxoutclkmon_inst/O rise edge)
                                                      0.000     0.000 r  
    BUFG_GT_X0Y22        BUFG_GT                      0.000     0.000 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.bufg_gt_rxoutclkmon_inst/O
    X2Y0 (CLOCK_ROOT)    net (fo=31, routed)          0.326     0.326    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/gen_cal_rx_en.rxoutclkmon
    SLICE_X54Y5          FDCE                                         r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y5          FDCE (Prop_DFF_SLICEM_C_Q)
                                                      0.039     0.365 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[11]/Q
                         net (fo=2, routed)           0.059     0.423    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[11]
    SLICE_X54Y5          CARRY8 (Prop_CARRY8_SLICEM_S[3]_O[3])
                                                      0.020     0.443 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.007     0.450    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[8]_i_1_n_12
    SLICE_X54Y5          FDCE                                         r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.bufg_gt_rxoutclkmon_inst/O rise edge)
                                                      0.000     0.000 r  
    BUFG_GT_X0Y22        BUFG_GT                      0.000     0.000 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.bufg_gt_rxoutclkmon_inst/O
    X2Y0 (CLOCK_ROOT)    net (fo=31, routed)          0.376     0.376    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/gen_cal_rx_en.rxoutclkmon
    SLICE_X54Y5          FDCE                                         r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[11]/C
                         clock pessimism             -0.045     0.332    
    SLICE_X54Y5          FDCE (Hold_DFF_SLICEM_C_D)
                                                      0.046     0.378    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[11]
  -------------------------------------------------------------------
                         required time                         -0.378    
                         arrival time                           0.450    
  -------------------------------------------------------------------
                         slack                                  0.073    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.bufg_gt_rxoutclkmon_inst/O
Waveform(ns):       { 0.000 3.367 }
Period(ns):         6.734
Sources:            { xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.bufg_gt_rxoutclkmon_inst/O }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location     Pin
Min Period        n/a     FDCE/C   n/a            0.550         6.734       6.184      SLICE_X54Y4  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[0]/C
Min Period        n/a     FDCE/C   n/a            0.550         6.734       6.184      SLICE_X54Y5  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[10]/C
Min Period        n/a     FDCE/C   n/a            0.550         6.734       6.184      SLICE_X54Y5  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[11]/C
Min Period        n/a     FDCE/C   n/a            0.550         6.734       6.184      SLICE_X54Y5  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[12]/C
Min Period        n/a     FDCE/C   n/a            0.550         6.734       6.184      SLICE_X54Y5  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[13]/C
Min Period        n/a     FDCE/C   n/a            0.550         6.734       6.184      SLICE_X54Y5  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[14]/C
Min Period        n/a     FDCE/C   n/a            0.550         6.734       6.184      SLICE_X54Y5  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[15]/C
Min Period        n/a     FDCE/C   n/a            0.550         6.734       6.184      SLICE_X54Y6  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[16]/C
Min Period        n/a     FDCE/C   n/a            0.550         6.734       6.184      SLICE_X54Y6  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[17]/C
Min Period        n/a     FDCE/C   n/a            0.550         6.734       6.184      SLICE_X54Y4  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[1]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.275         3.367       3.092      SLICE_X54Y4  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.275         3.367       3.092      SLICE_X54Y4  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.275         3.367       3.092      SLICE_X54Y5  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[10]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.275         3.367       3.092      SLICE_X54Y5  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[10]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.275         3.367       3.092      SLICE_X54Y5  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[11]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.275         3.367       3.092      SLICE_X54Y5  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[11]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.275         3.367       3.092      SLICE_X54Y5  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[12]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.275         3.367       3.092      SLICE_X54Y5  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[12]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.275         3.367       3.092      SLICE_X54Y5  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[13]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.275         3.367       3.092      SLICE_X54Y5  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[13]/C
High Pulse Width  Slow    FDCE/C   n/a            0.275         3.367       3.092      SLICE_X54Y4  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.275         3.367       3.092      SLICE_X54Y4  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.275         3.367       3.092      SLICE_X54Y5  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[10]/C
High Pulse Width  Fast    FDCE/C   n/a            0.275         3.367       3.092      SLICE_X54Y5  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[10]/C
High Pulse Width  Slow    FDCE/C   n/a            0.275         3.367       3.092      SLICE_X54Y5  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[11]/C
High Pulse Width  Fast    FDCE/C   n/a            0.275         3.367       3.092      SLICE_X54Y5  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[11]/C
High Pulse Width  Slow    FDCE/C   n/a            0.275         3.367       3.092      SLICE_X54Y5  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[12]/C
High Pulse Width  Fast    FDCE/C   n/a            0.275         3.367       3.092      SLICE_X54Y5  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[12]/C
High Pulse Width  Slow    FDCE/C   n/a            0.275         3.367       3.092      SLICE_X54Y5  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[13]/C
High Pulse Width  Fast    FDCE/C   n/a            0.275         3.367       3.092      SLICE_X54Y5  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[13]/C



---------------------------------------------------------------------------------------------------
From Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  To Clock:  clk_out1_clk_125m_pll

Setup :            0  Failing Endpoints,  Worst Slack       49.558ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             49.558ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_125m_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_clk_125m_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (MaxDelay Path 50.000ns)
  Data Path Delay:        0.467ns  (logic 0.078ns (16.702%)  route 0.389ns (83.298%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 50.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y172                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/C
    SLICE_X58Y172        FDCE (Prop_BFF_SLICEM_C_Q)
                                                      0.078     0.078 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           0.389     0.467    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[2]
    SLICE_X58Y173        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   50.000    50.000    
    SLICE_X58Y173        FDCE (Setup_GFF2_SLICEM_C_D)
                                                      0.025    50.025    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         50.025    
                         arrival time                          -0.467    
  -------------------------------------------------------------------
                         slack                                 49.558    

Slack (MET) :             49.590ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_125m_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_clk_125m_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (MaxDelay Path 50.000ns)
  Data Path Delay:        0.435ns  (logic 0.079ns (18.161%)  route 0.356ns (81.839%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 50.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y166                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/C
    SLICE_X59Y166        FDCE (Prop_CFF_SLICEL_C_Q)
                                                      0.079     0.079 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/Q
                         net (fo=1, routed)           0.356     0.435    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[0]
    SLICE_X59Y165        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   50.000    50.000    
    SLICE_X59Y165        FDCE (Setup_DFF2_SLICEL_C_D)
                                                      0.025    50.025    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         50.025    
                         arrival time                          -0.435    
  -------------------------------------------------------------------
                         slack                                 49.590    

Slack (MET) :             49.606ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_125m_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_clk_125m_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (MaxDelay Path 50.000ns)
  Data Path Delay:        0.419ns  (logic 0.079ns (18.854%)  route 0.340ns (81.146%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 50.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y172                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
    SLICE_X59Y172        FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     0.079 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/Q
                         net (fo=1, routed)           0.340     0.419    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[0]
    SLICE_X58Y173        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   50.000    50.000    
    SLICE_X58Y173        FDCE (Setup_BFF2_SLICEM_C_D)
                                                      0.025    50.025    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         50.025    
                         arrival time                          -0.419    
  -------------------------------------------------------------------
                         slack                                 49.606    

Slack (MET) :             49.644ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_125m_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_clk_125m_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (MaxDelay Path 50.000ns)
  Data Path Delay:        0.381ns  (logic 0.078ns (20.472%)  route 0.303ns (79.528%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 50.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y172                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
    SLICE_X58Y172        FDCE (Prop_CFF_SLICEM_C_Q)
                                                      0.078     0.078 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           0.303     0.381    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[3]
    SLICE_X58Y172        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   50.000    50.000    
    SLICE_X58Y172        FDCE (Setup_GFF2_SLICEM_C_D)
                                                      0.025    50.025    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         50.025    
                         arrival time                          -0.381    
  -------------------------------------------------------------------
                         slack                                 49.644    

Slack (MET) :             49.648ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_125m_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_clk_125m_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (MaxDelay Path 50.000ns)
  Data Path Delay:        0.377ns  (logic 0.079ns (20.955%)  route 0.298ns (79.045%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 50.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y167                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/C
    SLICE_X59Y167        FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     0.079 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           0.298     0.377    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[3]
    SLICE_X59Y167        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   50.000    50.000    
    SLICE_X59Y167        FDCE (Setup_BFF2_SLICEL_C_D)
                                                      0.025    50.025    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         50.025    
                         arrival time                          -0.377    
  -------------------------------------------------------------------
                         slack                                 49.648    

Slack (MET) :             49.678ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_125m_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_clk_125m_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (MaxDelay Path 50.000ns)
  Data Path Delay:        0.347ns  (logic 0.079ns (22.767%)  route 0.268ns (77.233%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 50.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y167                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/C
    SLICE_X59Y167        FDCE (Prop_HFF_SLICEL_C_Q)
                                                      0.079     0.079 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           0.268     0.347    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[2]
    SLICE_X59Y167        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   50.000    50.000    
    SLICE_X59Y167        FDCE (Setup_CFF2_SLICEL_C_D)
                                                      0.025    50.025    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         50.025    
                         arrival time                          -0.347    
  -------------------------------------------------------------------
                         slack                                 49.678    

Slack (MET) :             49.732ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_125m_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_clk_125m_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (MaxDelay Path 50.000ns)
  Data Path Delay:        0.293ns  (logic 0.080ns (27.304%)  route 0.213ns (72.696%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 50.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y166                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/C
    SLICE_X59Y166        FDCE (Prop_CFF2_SLICEL_C_Q)
                                                      0.080     0.080 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           0.213     0.293    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[1]
    SLICE_X59Y165        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   50.000    50.000    
    SLICE_X59Y165        FDCE (Setup_GFF2_SLICEL_C_D)
                                                      0.025    50.025    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         50.025    
                         arrival time                          -0.293    
  -------------------------------------------------------------------
                         slack                                 49.732    

Slack (MET) :             49.789ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_125m_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_clk_125m_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (MaxDelay Path 50.000ns)
  Data Path Delay:        0.236ns  (logic 0.080ns (33.898%)  route 0.156ns (66.102%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 50.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y172                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/C
    SLICE_X58Y172        FDCE (Prop_DFF2_SLICEM_C_Q)
                                                      0.080     0.080 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           0.156     0.236    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[1]
    SLICE_X58Y173        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   50.000    50.000    
    SLICE_X58Y173        FDCE (Setup_HFF2_SLICEM_C_D)
                                                      0.025    50.025    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         50.025    
                         arrival time                          -0.236    
  -------------------------------------------------------------------
                         slack                                 49.789    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_125m_pll
  To Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK

Setup :            0  Failing Endpoints,  Worst Slack        7.543ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.543ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_125m_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        0.482ns  (logic 0.078ns (16.183%)  route 0.404ns (83.817%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y172                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/C
    SLICE_X58Y172        FDCE (Prop_GFF_SLICEM_C_Q)
                                                      0.078     0.078 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           0.404     0.482    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[2]
    SLICE_X58Y172        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X58Y172        FDCE (Setup_CFF2_SLICEM_C_D)
                                                      0.025     8.025    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          8.025    
                         arrival time                          -0.482    
  -------------------------------------------------------------------
                         slack                                  7.543    

Slack (MET) :             7.566ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_125m_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        0.459ns  (logic 0.076ns (16.558%)  route 0.383ns (83.442%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y172                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/C
    SLICE_X58Y172        FDCE (Prop_EFF_SLICEM_C_Q)
                                                      0.076     0.076 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           0.383     0.459    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[3]
    SLICE_X58Y172        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X58Y172        FDCE (Setup_BFF2_SLICEM_C_D)
                                                      0.025     8.025    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                          8.025    
                         arrival time                          -0.459    
  -------------------------------------------------------------------
                         slack                                  7.566    

Slack (MET) :             7.679ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_125m_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        0.346ns  (logic 0.079ns (22.832%)  route 0.267ns (77.168%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y172                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/C
    SLICE_X58Y172        FDCE (Prop_HFF_SLICEM_C_Q)
                                                      0.079     0.079 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/Q
                         net (fo=1, routed)           0.267     0.346    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[0]
    SLICE_X59Y172        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X59Y172        FDCE (Setup_HFF2_SLICEL_C_D)
                                                      0.025     8.025    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          8.025    
                         arrival time                          -0.346    
  -------------------------------------------------------------------
                         slack                                  7.679    

Slack (MET) :             7.686ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_125m_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        0.339ns  (logic 0.081ns (23.894%)  route 0.258ns (76.106%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y168                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/C
    SLICE_X59Y168        FDCE (Prop_AFF2_SLICEL_C_Q)
                                                      0.081     0.081 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           0.258     0.339    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[2]
    SLICE_X59Y168        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X59Y168        FDCE (Setup_GFF2_SLICEL_C_D)
                                                      0.025     8.025    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          8.025    
                         arrival time                          -0.339    
  -------------------------------------------------------------------
                         slack                                  7.686    

Slack (MET) :             7.688ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_125m_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        0.337ns  (logic 0.079ns (23.442%)  route 0.258ns (76.558%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y168                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
    SLICE_X59Y168        FDCE (Prop_AFF_SLICEL_C_Q)
                                                      0.079     0.079 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/Q
                         net (fo=1, routed)           0.258     0.337    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[0]
    SLICE_X59Y168        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X59Y168        FDCE (Setup_HFF2_SLICEL_C_D)
                                                      0.025     8.025    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          8.025    
                         arrival time                          -0.337    
  -------------------------------------------------------------------
                         slack                                  7.688    

Slack (MET) :             7.719ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_125m_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        0.306ns  (logic 0.078ns (25.490%)  route 0.228ns (74.510%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y172                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/C
    SLICE_X58Y172        FDCE (Prop_HFF2_SLICEM_C_Q)
                                                      0.078     0.078 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           0.228     0.306    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[1]
    SLICE_X59Y172        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X59Y172        FDCE (Setup_DFF2_SLICEL_C_D)
                                                      0.025     8.025    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          8.025    
                         arrival time                          -0.306    
  -------------------------------------------------------------------
                         slack                                  7.719    

Slack (MET) :             7.727ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_125m_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        0.298ns  (logic 0.081ns (27.181%)  route 0.217ns (72.819%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y167                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/C
    SLICE_X59Y167        FDCE (Prop_DFF2_SLICEL_C_Q)
                                                      0.081     0.081 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           0.217     0.298    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[1]
    SLICE_X59Y167        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X59Y167        FDCE (Setup_HFF2_SLICEL_C_D)
                                                      0.025     8.025    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          8.025    
                         arrival time                          -0.298    
  -------------------------------------------------------------------
                         slack                                  7.727    

Slack (MET) :             7.738ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_125m_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        0.287ns  (logic 0.079ns (27.526%)  route 0.208ns (72.474%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y167                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
    SLICE_X59Y167        FDCE (Prop_BFF_SLICEL_C_Q)
                                                      0.079     0.079 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           0.208     0.287    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[3]
    SLICE_X59Y167        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X59Y167        FDCE (Setup_GFF2_SLICEL_C_D)
                                                      0.025     8.025    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                          8.025    
                         arrival time                          -0.287    
  -------------------------------------------------------------------
                         slack                                  7.738    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  GTHE4_CHANNEL_TXOUTCLK[0]
  To Clock:  GTHE4_CHANNEL_TXOUTCLK[0]

Setup :            0  Failing Endpoints,  Worst Slack        5.997ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.267ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.997ns  (required time - arrival time)
  Source:                 xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.gtwiz_userclk_tx_active_sync_reg/C
                            (rising edge-triggered cell FDCE clocked by GTHE4_CHANNEL_TXOUTCLK[0]  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            reset_synchronizer_gtwiz_buffbypass_tx_reset_inst/rst_in_meta_reg/PRE
                            (recovery check against rising-edge clock GTHE4_CHANNEL_TXOUTCLK[0]  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.734ns  (GTHE4_CHANNEL_TXOUTCLK[0] rise@6.734ns - GTHE4_CHANNEL_TXOUTCLK[0] rise@0.000ns)
  Data Path Delay:        0.589ns  (logic 0.181ns (30.745%)  route 0.408ns (69.255%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.791ns = ( 8.525 - 6.734 ) 
    Source Clock Delay      (SCD):    2.035ns
    Clock Pessimism Removal (CPR):    0.208ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.792ns (routing 0.634ns, distribution 1.158ns)
  Clock Net Delay (Destination): 1.578ns (routing 0.574ns, distribution 1.004ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GTHE4_CHANNEL_TXOUTCLK[0] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL                0.000     0.000 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.113     0.113    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_srcclk_out[0]
    BUFG_GT_X0Y20        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.243 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=359, routed)         1.792     2.035    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_usrclk2_out[0]
    SLICE_X58Y25         FDCE                                         r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.gtwiz_userclk_tx_active_sync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y25         FDCE (Prop_BFF2_SLICEM_C_Q)
                                                      0.080     2.115 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.gtwiz_userclk_tx_active_sync_reg/Q
                         net (fo=2, routed)           0.141     2.256    userclk_tx_active
    SLICE_X58Y27         LUT1 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.101     2.357 f  reset_synchronizer_gtwiz_buffbypass_tx_reset_inst_i_1/O
                         net (fo=5, routed)           0.266     2.624    reset_synchronizer_gtwiz_buffbypass_tx_reset_inst/rst_in
    SLICE_X58Y27         FDPE                                         f  reset_synchronizer_gtwiz_buffbypass_tx_reset_inst/rst_in_meta_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock GTHE4_CHANNEL_TXOUTCLK[0] rise edge)
                                                      6.734     6.734 r  
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL                0.000     6.734 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.099     6.833    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_srcclk_out[0]
    BUFG_GT_X0Y20        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     6.947 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=359, routed)         1.578     8.525    reset_synchronizer_gtwiz_buffbypass_tx_reset_inst/clk_in
    SLICE_X58Y27         FDPE                                         r  reset_synchronizer_gtwiz_buffbypass_tx_reset_inst/rst_in_meta_reg/C
                         clock pessimism              0.208     8.733    
                         clock uncertainty           -0.046     8.686    
    SLICE_X58Y27         FDPE (Recov_DFF2_SLICEM_C_PRE)
                                                     -0.066     8.620    reset_synchronizer_gtwiz_buffbypass_tx_reset_inst/rst_in_meta_reg
  -------------------------------------------------------------------
                         required time                          8.620    
                         arrival time                          -2.624    
  -------------------------------------------------------------------
                         slack                                  5.997    

Slack (MET) :             5.997ns  (required time - arrival time)
  Source:                 xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.gtwiz_userclk_tx_active_sync_reg/C
                            (rising edge-triggered cell FDCE clocked by GTHE4_CHANNEL_TXOUTCLK[0]  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            reset_synchronizer_gtwiz_buffbypass_tx_reset_inst/rst_in_sync1_reg/PRE
                            (recovery check against rising-edge clock GTHE4_CHANNEL_TXOUTCLK[0]  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.734ns  (GTHE4_CHANNEL_TXOUTCLK[0] rise@6.734ns - GTHE4_CHANNEL_TXOUTCLK[0] rise@0.000ns)
  Data Path Delay:        0.589ns  (logic 0.181ns (30.745%)  route 0.408ns (69.255%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.791ns = ( 8.525 - 6.734 ) 
    Source Clock Delay      (SCD):    2.035ns
    Clock Pessimism Removal (CPR):    0.208ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.792ns (routing 0.634ns, distribution 1.158ns)
  Clock Net Delay (Destination): 1.578ns (routing 0.574ns, distribution 1.004ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GTHE4_CHANNEL_TXOUTCLK[0] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL                0.000     0.000 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.113     0.113    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_srcclk_out[0]
    BUFG_GT_X0Y20        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.243 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=359, routed)         1.792     2.035    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_usrclk2_out[0]
    SLICE_X58Y25         FDCE                                         r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.gtwiz_userclk_tx_active_sync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y25         FDCE (Prop_BFF2_SLICEM_C_Q)
                                                      0.080     2.115 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.gtwiz_userclk_tx_active_sync_reg/Q
                         net (fo=2, routed)           0.141     2.256    userclk_tx_active
    SLICE_X58Y27         LUT1 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.101     2.357 f  reset_synchronizer_gtwiz_buffbypass_tx_reset_inst_i_1/O
                         net (fo=5, routed)           0.266     2.624    reset_synchronizer_gtwiz_buffbypass_tx_reset_inst/rst_in
    SLICE_X58Y27         FDPE                                         f  reset_synchronizer_gtwiz_buffbypass_tx_reset_inst/rst_in_sync1_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock GTHE4_CHANNEL_TXOUTCLK[0] rise edge)
                                                      6.734     6.734 r  
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL                0.000     6.734 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.099     6.833    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_srcclk_out[0]
    BUFG_GT_X0Y20        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     6.947 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=359, routed)         1.578     8.525    reset_synchronizer_gtwiz_buffbypass_tx_reset_inst/clk_in
    SLICE_X58Y27         FDPE                                         r  reset_synchronizer_gtwiz_buffbypass_tx_reset_inst/rst_in_sync1_reg/C
                         clock pessimism              0.208     8.733    
                         clock uncertainty           -0.046     8.686    
    SLICE_X58Y27         FDPE (Recov_AFF2_SLICEM_C_PRE)
                                                     -0.066     8.620    reset_synchronizer_gtwiz_buffbypass_tx_reset_inst/rst_in_sync1_reg
  -------------------------------------------------------------------
                         required time                          8.620    
                         arrival time                          -2.624    
  -------------------------------------------------------------------
                         slack                                  5.997    

Slack (MET) :             5.997ns  (required time - arrival time)
  Source:                 xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.gtwiz_userclk_tx_active_sync_reg/C
                            (rising edge-triggered cell FDCE clocked by GTHE4_CHANNEL_TXOUTCLK[0]  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            reset_synchronizer_gtwiz_buffbypass_tx_reset_inst/rst_in_sync2_reg/PRE
                            (recovery check against rising-edge clock GTHE4_CHANNEL_TXOUTCLK[0]  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.734ns  (GTHE4_CHANNEL_TXOUTCLK[0] rise@6.734ns - GTHE4_CHANNEL_TXOUTCLK[0] rise@0.000ns)
  Data Path Delay:        0.589ns  (logic 0.181ns (30.745%)  route 0.408ns (69.255%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.791ns = ( 8.525 - 6.734 ) 
    Source Clock Delay      (SCD):    2.035ns
    Clock Pessimism Removal (CPR):    0.208ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.792ns (routing 0.634ns, distribution 1.158ns)
  Clock Net Delay (Destination): 1.578ns (routing 0.574ns, distribution 1.004ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GTHE4_CHANNEL_TXOUTCLK[0] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL                0.000     0.000 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.113     0.113    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_srcclk_out[0]
    BUFG_GT_X0Y20        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.243 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=359, routed)         1.792     2.035    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_usrclk2_out[0]
    SLICE_X58Y25         FDCE                                         r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.gtwiz_userclk_tx_active_sync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y25         FDCE (Prop_BFF2_SLICEM_C_Q)
                                                      0.080     2.115 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.gtwiz_userclk_tx_active_sync_reg/Q
                         net (fo=2, routed)           0.141     2.256    userclk_tx_active
    SLICE_X58Y27         LUT1 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.101     2.357 f  reset_synchronizer_gtwiz_buffbypass_tx_reset_inst_i_1/O
                         net (fo=5, routed)           0.266     2.624    reset_synchronizer_gtwiz_buffbypass_tx_reset_inst/rst_in
    SLICE_X58Y27         FDPE                                         f  reset_synchronizer_gtwiz_buffbypass_tx_reset_inst/rst_in_sync2_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock GTHE4_CHANNEL_TXOUTCLK[0] rise edge)
                                                      6.734     6.734 r  
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL                0.000     6.734 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.099     6.833    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_srcclk_out[0]
    BUFG_GT_X0Y20        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     6.947 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=359, routed)         1.578     8.525    reset_synchronizer_gtwiz_buffbypass_tx_reset_inst/clk_in
    SLICE_X58Y27         FDPE                                         r  reset_synchronizer_gtwiz_buffbypass_tx_reset_inst/rst_in_sync2_reg/C
                         clock pessimism              0.208     8.733    
                         clock uncertainty           -0.046     8.686    
    SLICE_X58Y27         FDPE (Recov_BFF2_SLICEM_C_PRE)
                                                     -0.066     8.620    reset_synchronizer_gtwiz_buffbypass_tx_reset_inst/rst_in_sync2_reg
  -------------------------------------------------------------------
                         required time                          8.620    
                         arrival time                          -2.624    
  -------------------------------------------------------------------
                         slack                                  5.997    

Slack (MET) :             5.997ns  (required time - arrival time)
  Source:                 xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.gtwiz_userclk_tx_active_sync_reg/C
                            (rising edge-triggered cell FDCE clocked by GTHE4_CHANNEL_TXOUTCLK[0]  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            reset_synchronizer_gtwiz_buffbypass_tx_reset_inst/rst_in_sync3_reg/PRE
                            (recovery check against rising-edge clock GTHE4_CHANNEL_TXOUTCLK[0]  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.734ns  (GTHE4_CHANNEL_TXOUTCLK[0] rise@6.734ns - GTHE4_CHANNEL_TXOUTCLK[0] rise@0.000ns)
  Data Path Delay:        0.589ns  (logic 0.181ns (30.745%)  route 0.408ns (69.255%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.791ns = ( 8.525 - 6.734 ) 
    Source Clock Delay      (SCD):    2.035ns
    Clock Pessimism Removal (CPR):    0.208ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.792ns (routing 0.634ns, distribution 1.158ns)
  Clock Net Delay (Destination): 1.578ns (routing 0.574ns, distribution 1.004ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GTHE4_CHANNEL_TXOUTCLK[0] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL                0.000     0.000 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.113     0.113    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_srcclk_out[0]
    BUFG_GT_X0Y20        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.243 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=359, routed)         1.792     2.035    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_usrclk2_out[0]
    SLICE_X58Y25         FDCE                                         r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.gtwiz_userclk_tx_active_sync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y25         FDCE (Prop_BFF2_SLICEM_C_Q)
                                                      0.080     2.115 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.gtwiz_userclk_tx_active_sync_reg/Q
                         net (fo=2, routed)           0.141     2.256    userclk_tx_active
    SLICE_X58Y27         LUT1 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.101     2.357 f  reset_synchronizer_gtwiz_buffbypass_tx_reset_inst_i_1/O
                         net (fo=5, routed)           0.266     2.624    reset_synchronizer_gtwiz_buffbypass_tx_reset_inst/rst_in
    SLICE_X58Y27         FDPE                                         f  reset_synchronizer_gtwiz_buffbypass_tx_reset_inst/rst_in_sync3_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock GTHE4_CHANNEL_TXOUTCLK[0] rise edge)
                                                      6.734     6.734 r  
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL                0.000     6.734 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.099     6.833    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_srcclk_out[0]
    BUFG_GT_X0Y20        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     6.947 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=359, routed)         1.578     8.525    reset_synchronizer_gtwiz_buffbypass_tx_reset_inst/clk_in
    SLICE_X58Y27         FDPE                                         r  reset_synchronizer_gtwiz_buffbypass_tx_reset_inst/rst_in_sync3_reg/C
                         clock pessimism              0.208     8.733    
                         clock uncertainty           -0.046     8.686    
    SLICE_X58Y27         FDPE (Recov_CFF2_SLICEM_C_PRE)
                                                     -0.066     8.620    reset_synchronizer_gtwiz_buffbypass_tx_reset_inst/rst_in_sync3_reg
  -------------------------------------------------------------------
                         required time                          8.620    
                         arrival time                          -2.624    
  -------------------------------------------------------------------
                         slack                                  5.997    

Slack (MET) :             5.999ns  (required time - arrival time)
  Source:                 xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.gtwiz_userclk_tx_active_sync_reg/C
                            (rising edge-triggered cell FDCE clocked by GTHE4_CHANNEL_TXOUTCLK[0]  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            reset_synchronizer_gtwiz_buffbypass_tx_reset_inst/rst_in_out_reg/PRE
                            (recovery check against rising-edge clock GTHE4_CHANNEL_TXOUTCLK[0]  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.734ns  (GTHE4_CHANNEL_TXOUTCLK[0] rise@6.734ns - GTHE4_CHANNEL_TXOUTCLK[0] rise@0.000ns)
  Data Path Delay:        0.586ns  (logic 0.181ns (30.902%)  route 0.405ns (69.098%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.790ns = ( 8.524 - 6.734 ) 
    Source Clock Delay      (SCD):    2.035ns
    Clock Pessimism Removal (CPR):    0.208ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.792ns (routing 0.634ns, distribution 1.158ns)
  Clock Net Delay (Destination): 1.577ns (routing 0.574ns, distribution 1.003ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GTHE4_CHANNEL_TXOUTCLK[0] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL                0.000     0.000 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.113     0.113    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_srcclk_out[0]
    BUFG_GT_X0Y20        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.243 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=359, routed)         1.792     2.035    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_usrclk2_out[0]
    SLICE_X58Y25         FDCE                                         r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.gtwiz_userclk_tx_active_sync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y25         FDCE (Prop_BFF2_SLICEM_C_Q)
                                                      0.080     2.115 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.gtwiz_userclk_tx_active_sync_reg/Q
                         net (fo=2, routed)           0.141     2.256    userclk_tx_active
    SLICE_X58Y27         LUT1 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.101     2.357 f  reset_synchronizer_gtwiz_buffbypass_tx_reset_inst_i_1/O
                         net (fo=5, routed)           0.263     2.621    reset_synchronizer_gtwiz_buffbypass_tx_reset_inst/rst_in
    SLICE_X58Y27         FDPE                                         f  reset_synchronizer_gtwiz_buffbypass_tx_reset_inst/rst_in_out_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock GTHE4_CHANNEL_TXOUTCLK[0] rise edge)
                                                      6.734     6.734 r  
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL                0.000     6.734 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.099     6.833    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_srcclk_out[0]
    BUFG_GT_X0Y20        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     6.947 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=359, routed)         1.577     8.524    reset_synchronizer_gtwiz_buffbypass_tx_reset_inst/clk_in
    SLICE_X58Y27         FDPE                                         r  reset_synchronizer_gtwiz_buffbypass_tx_reset_inst/rst_in_out_reg/C
                         clock pessimism              0.208     8.732    
                         clock uncertainty           -0.046     8.685    
    SLICE_X58Y27         FDPE (Recov_EFF_SLICEM_C_PRE)
                                                     -0.066     8.619    reset_synchronizer_gtwiz_buffbypass_tx_reset_inst/rst_in_out_reg
  -------------------------------------------------------------------
                         required time                          8.619    
                         arrival time                          -2.621    
  -------------------------------------------------------------------
                         slack                                  5.999    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.gtwiz_userclk_tx_active_sync_reg/C
                            (rising edge-triggered cell FDCE clocked by GTHE4_CHANNEL_TXOUTCLK[0]  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            reset_synchronizer_gtwiz_buffbypass_tx_reset_inst/rst_in_meta_reg/PRE
                            (removal check against rising-edge clock GTHE4_CHANNEL_TXOUTCLK[0]  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (GTHE4_CHANNEL_TXOUTCLK[0] rise@0.000ns - GTHE4_CHANNEL_TXOUTCLK[0] rise@0.000ns)
  Data Path Delay:        0.265ns  (logic 0.081ns (30.581%)  route 0.184ns (69.419%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.018ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.279ns
    Source Clock Delay      (SCD):    1.133ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Net Delay (Source):      0.987ns (routing 0.347ns, distribution 0.640ns)
  Clock Net Delay (Destination): 1.112ns (routing 0.385ns, distribution 0.727ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GTHE4_CHANNEL_TXOUTCLK[0] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL                0.000     0.000 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.073     0.073    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_srcclk_out[0]
    BUFG_GT_X0Y20        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.146 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=359, routed)         0.987     1.133    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_usrclk2_out[0]
    SLICE_X58Y25         FDCE                                         r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.gtwiz_userclk_tx_active_sync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y25         FDCE (Prop_BFF2_SLICEM_C_Q)
                                                      0.040     1.173 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.gtwiz_userclk_tx_active_sync_reg/Q
                         net (fo=2, routed)           0.078     1.250    userclk_tx_active
    SLICE_X58Y27         LUT1 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.041     1.291 f  reset_synchronizer_gtwiz_buffbypass_tx_reset_inst_i_1/O
                         net (fo=5, routed)           0.106     1.397    reset_synchronizer_gtwiz_buffbypass_tx_reset_inst/rst_in
    SLICE_X58Y27         FDPE                                         f  reset_synchronizer_gtwiz_buffbypass_tx_reset_inst/rst_in_meta_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock GTHE4_CHANNEL_TXOUTCLK[0] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL                0.000     0.000 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.085     0.085    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_srcclk_out[0]
    BUFG_GT_X0Y20        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.167 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=359, routed)         1.112     1.279    reset_synchronizer_gtwiz_buffbypass_tx_reset_inst/clk_in
    SLICE_X58Y27         FDPE                                         r  reset_synchronizer_gtwiz_buffbypass_tx_reset_inst/rst_in_meta_reg/C
                         clock pessimism             -0.129     1.150    
    SLICE_X58Y27         FDPE (Remov_DFF2_SLICEM_C_PRE)
                                                     -0.020     1.130    reset_synchronizer_gtwiz_buffbypass_tx_reset_inst/rst_in_meta_reg
  -------------------------------------------------------------------
                         required time                         -1.130    
                         arrival time                           1.397    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.gtwiz_userclk_tx_active_sync_reg/C
                            (rising edge-triggered cell FDCE clocked by GTHE4_CHANNEL_TXOUTCLK[0]  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            reset_synchronizer_gtwiz_buffbypass_tx_reset_inst/rst_in_sync1_reg/PRE
                            (removal check against rising-edge clock GTHE4_CHANNEL_TXOUTCLK[0]  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (GTHE4_CHANNEL_TXOUTCLK[0] rise@0.000ns - GTHE4_CHANNEL_TXOUTCLK[0] rise@0.000ns)
  Data Path Delay:        0.265ns  (logic 0.081ns (30.581%)  route 0.184ns (69.419%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.018ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.279ns
    Source Clock Delay      (SCD):    1.133ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Net Delay (Source):      0.987ns (routing 0.347ns, distribution 0.640ns)
  Clock Net Delay (Destination): 1.112ns (routing 0.385ns, distribution 0.727ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GTHE4_CHANNEL_TXOUTCLK[0] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL                0.000     0.000 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.073     0.073    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_srcclk_out[0]
    BUFG_GT_X0Y20        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.146 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=359, routed)         0.987     1.133    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_usrclk2_out[0]
    SLICE_X58Y25         FDCE                                         r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.gtwiz_userclk_tx_active_sync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y25         FDCE (Prop_BFF2_SLICEM_C_Q)
                                                      0.040     1.173 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.gtwiz_userclk_tx_active_sync_reg/Q
                         net (fo=2, routed)           0.078     1.250    userclk_tx_active
    SLICE_X58Y27         LUT1 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.041     1.291 f  reset_synchronizer_gtwiz_buffbypass_tx_reset_inst_i_1/O
                         net (fo=5, routed)           0.106     1.397    reset_synchronizer_gtwiz_buffbypass_tx_reset_inst/rst_in
    SLICE_X58Y27         FDPE                                         f  reset_synchronizer_gtwiz_buffbypass_tx_reset_inst/rst_in_sync1_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock GTHE4_CHANNEL_TXOUTCLK[0] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL                0.000     0.000 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.085     0.085    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_srcclk_out[0]
    BUFG_GT_X0Y20        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.167 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=359, routed)         1.112     1.279    reset_synchronizer_gtwiz_buffbypass_tx_reset_inst/clk_in
    SLICE_X58Y27         FDPE                                         r  reset_synchronizer_gtwiz_buffbypass_tx_reset_inst/rst_in_sync1_reg/C
                         clock pessimism             -0.129     1.150    
    SLICE_X58Y27         FDPE (Remov_AFF2_SLICEM_C_PRE)
                                                     -0.020     1.130    reset_synchronizer_gtwiz_buffbypass_tx_reset_inst/rst_in_sync1_reg
  -------------------------------------------------------------------
                         required time                         -1.130    
                         arrival time                           1.397    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.gtwiz_userclk_tx_active_sync_reg/C
                            (rising edge-triggered cell FDCE clocked by GTHE4_CHANNEL_TXOUTCLK[0]  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            reset_synchronizer_gtwiz_buffbypass_tx_reset_inst/rst_in_sync2_reg/PRE
                            (removal check against rising-edge clock GTHE4_CHANNEL_TXOUTCLK[0]  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (GTHE4_CHANNEL_TXOUTCLK[0] rise@0.000ns - GTHE4_CHANNEL_TXOUTCLK[0] rise@0.000ns)
  Data Path Delay:        0.265ns  (logic 0.081ns (30.581%)  route 0.184ns (69.419%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.018ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.279ns
    Source Clock Delay      (SCD):    1.133ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Net Delay (Source):      0.987ns (routing 0.347ns, distribution 0.640ns)
  Clock Net Delay (Destination): 1.112ns (routing 0.385ns, distribution 0.727ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GTHE4_CHANNEL_TXOUTCLK[0] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL                0.000     0.000 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.073     0.073    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_srcclk_out[0]
    BUFG_GT_X0Y20        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.146 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=359, routed)         0.987     1.133    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_usrclk2_out[0]
    SLICE_X58Y25         FDCE                                         r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.gtwiz_userclk_tx_active_sync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y25         FDCE (Prop_BFF2_SLICEM_C_Q)
                                                      0.040     1.173 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.gtwiz_userclk_tx_active_sync_reg/Q
                         net (fo=2, routed)           0.078     1.250    userclk_tx_active
    SLICE_X58Y27         LUT1 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.041     1.291 f  reset_synchronizer_gtwiz_buffbypass_tx_reset_inst_i_1/O
                         net (fo=5, routed)           0.106     1.397    reset_synchronizer_gtwiz_buffbypass_tx_reset_inst/rst_in
    SLICE_X58Y27         FDPE                                         f  reset_synchronizer_gtwiz_buffbypass_tx_reset_inst/rst_in_sync2_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock GTHE4_CHANNEL_TXOUTCLK[0] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL                0.000     0.000 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.085     0.085    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_srcclk_out[0]
    BUFG_GT_X0Y20        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.167 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=359, routed)         1.112     1.279    reset_synchronizer_gtwiz_buffbypass_tx_reset_inst/clk_in
    SLICE_X58Y27         FDPE                                         r  reset_synchronizer_gtwiz_buffbypass_tx_reset_inst/rst_in_sync2_reg/C
                         clock pessimism             -0.129     1.150    
    SLICE_X58Y27         FDPE (Remov_BFF2_SLICEM_C_PRE)
                                                     -0.020     1.130    reset_synchronizer_gtwiz_buffbypass_tx_reset_inst/rst_in_sync2_reg
  -------------------------------------------------------------------
                         required time                         -1.130    
                         arrival time                           1.397    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.gtwiz_userclk_tx_active_sync_reg/C
                            (rising edge-triggered cell FDCE clocked by GTHE4_CHANNEL_TXOUTCLK[0]  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            reset_synchronizer_gtwiz_buffbypass_tx_reset_inst/rst_in_sync3_reg/PRE
                            (removal check against rising-edge clock GTHE4_CHANNEL_TXOUTCLK[0]  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (GTHE4_CHANNEL_TXOUTCLK[0] rise@0.000ns - GTHE4_CHANNEL_TXOUTCLK[0] rise@0.000ns)
  Data Path Delay:        0.265ns  (logic 0.081ns (30.581%)  route 0.184ns (69.419%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.018ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.279ns
    Source Clock Delay      (SCD):    1.133ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Net Delay (Source):      0.987ns (routing 0.347ns, distribution 0.640ns)
  Clock Net Delay (Destination): 1.112ns (routing 0.385ns, distribution 0.727ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GTHE4_CHANNEL_TXOUTCLK[0] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL                0.000     0.000 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.073     0.073    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_srcclk_out[0]
    BUFG_GT_X0Y20        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.146 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=359, routed)         0.987     1.133    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_usrclk2_out[0]
    SLICE_X58Y25         FDCE                                         r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.gtwiz_userclk_tx_active_sync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y25         FDCE (Prop_BFF2_SLICEM_C_Q)
                                                      0.040     1.173 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.gtwiz_userclk_tx_active_sync_reg/Q
                         net (fo=2, routed)           0.078     1.250    userclk_tx_active
    SLICE_X58Y27         LUT1 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.041     1.291 f  reset_synchronizer_gtwiz_buffbypass_tx_reset_inst_i_1/O
                         net (fo=5, routed)           0.106     1.397    reset_synchronizer_gtwiz_buffbypass_tx_reset_inst/rst_in
    SLICE_X58Y27         FDPE                                         f  reset_synchronizer_gtwiz_buffbypass_tx_reset_inst/rst_in_sync3_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock GTHE4_CHANNEL_TXOUTCLK[0] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL                0.000     0.000 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.085     0.085    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_srcclk_out[0]
    BUFG_GT_X0Y20        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.167 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=359, routed)         1.112     1.279    reset_synchronizer_gtwiz_buffbypass_tx_reset_inst/clk_in
    SLICE_X58Y27         FDPE                                         r  reset_synchronizer_gtwiz_buffbypass_tx_reset_inst/rst_in_sync3_reg/C
                         clock pessimism             -0.129     1.150    
    SLICE_X58Y27         FDPE (Remov_CFF2_SLICEM_C_PRE)
                                                     -0.020     1.130    reset_synchronizer_gtwiz_buffbypass_tx_reset_inst/rst_in_sync3_reg
  -------------------------------------------------------------------
                         required time                         -1.130    
                         arrival time                           1.397    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.gtwiz_userclk_tx_active_sync_reg/C
                            (rising edge-triggered cell FDCE clocked by GTHE4_CHANNEL_TXOUTCLK[0]  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            reset_synchronizer_gtwiz_buffbypass_tx_reset_inst/rst_in_out_reg/PRE
                            (removal check against rising-edge clock GTHE4_CHANNEL_TXOUTCLK[0]  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (GTHE4_CHANNEL_TXOUTCLK[0] rise@0.000ns - GTHE4_CHANNEL_TXOUTCLK[0] rise@0.000ns)
  Data Path Delay:        0.264ns  (logic 0.081ns (30.697%)  route 0.183ns (69.303%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.277ns
    Source Clock Delay      (SCD):    1.133ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Net Delay (Source):      0.987ns (routing 0.347ns, distribution 0.640ns)
  Clock Net Delay (Destination): 1.110ns (routing 0.385ns, distribution 0.725ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GTHE4_CHANNEL_TXOUTCLK[0] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL                0.000     0.000 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.073     0.073    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_srcclk_out[0]
    BUFG_GT_X0Y20        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.146 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=359, routed)         0.987     1.133    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_usrclk2_out[0]
    SLICE_X58Y25         FDCE                                         r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.gtwiz_userclk_tx_active_sync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y25         FDCE (Prop_BFF2_SLICEM_C_Q)
                                                      0.040     1.173 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.gtwiz_userclk_tx_active_sync_reg/Q
                         net (fo=2, routed)           0.078     1.250    userclk_tx_active
    SLICE_X58Y27         LUT1 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.041     1.291 f  reset_synchronizer_gtwiz_buffbypass_tx_reset_inst_i_1/O
                         net (fo=5, routed)           0.105     1.396    reset_synchronizer_gtwiz_buffbypass_tx_reset_inst/rst_in
    SLICE_X58Y27         FDPE                                         f  reset_synchronizer_gtwiz_buffbypass_tx_reset_inst/rst_in_out_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock GTHE4_CHANNEL_TXOUTCLK[0] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL                0.000     0.000 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.085     0.085    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_srcclk_out[0]
    BUFG_GT_X0Y20        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.167 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=359, routed)         1.110     1.277    reset_synchronizer_gtwiz_buffbypass_tx_reset_inst/clk_in
    SLICE_X58Y27         FDPE                                         r  reset_synchronizer_gtwiz_buffbypass_tx_reset_inst/rst_in_out_reg/C
                         clock pessimism             -0.129     1.148    
    SLICE_X58Y27         FDPE (Remov_EFF_SLICEM_C_PRE)
                                                     -0.020     1.128    reset_synchronizer_gtwiz_buffbypass_tx_reset_inst/rst_in_out_reg
  -------------------------------------------------------------------
                         required time                         -1.128    
                         arrival time                           1.396    
  -------------------------------------------------------------------
                         slack                                  0.268    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_clk_125m_pll
  To Clock:  clk_out1_clk_125m_pll

Setup :            0  Failing Endpoints,  Worst Slack        6.711ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.082ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.711ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_125m_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[15]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_125m_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_clk_125m_pll rise@8.000ns - clk_out1_clk_125m_pll rise@0.000ns)
  Data Path Delay:        1.033ns  (logic 0.081ns (7.840%)  route 0.952ns (92.160%))
  Logic Levels:           0  
  Clock Path Skew:        -0.091ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.652ns = ( 11.652 - 8.000 ) 
    Source Clock Delay      (SCD):    3.284ns
    Clock Pessimism Removal (CPR):    -0.459ns
  Clock Uncertainty:      0.099ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.185ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.197ns (routing 1.000ns, distribution 1.197ns)
  Clock Net Delay (Destination): 1.955ns (routing 0.908ns, distribution 1.047ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_125m_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X0Y89         BUFGCE                       0.000     0.000 r  hpio_refclk_bufg_inst/O
                         net (fo=183, routed)         0.941     0.941    clk_125m_pll/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.814 r  clk_125m_pll/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     1.059    clk_125m_pll/inst/clk_out1_clk_125m_pll
    BUFGCE_X0Y90         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.087 r  clk_125m_pll/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=1492, routed)        2.197     3.284    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X56Y176        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y176        FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.081     3.365 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=176, routed)         0.952     4.317    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X58Y176        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_125m_pll rise edge)
                                                      8.000     8.000 r  
    BUFGCE_X0Y89         BUFGCE                       0.000     8.000 r  hpio_refclk_bufg_inst/O
                         net (fo=183, routed)         0.828     8.828    clk_125m_pll/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     9.458 r  clk_125m_pll/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215     9.673    clk_125m_pll/inst/clk_out1_clk_125m_pll
    BUFGCE_X0Y90         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     9.697 r  clk_125m_pll/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=1492, routed)        1.955    11.652    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X58Y176        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[15]/C
                         clock pessimism             -0.459    11.193    
                         clock uncertainty           -0.099    11.094    
    SLICE_X58Y176        FDCE (Recov_GFF_SLICEM_C_CLR)
                                                     -0.066    11.028    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[15]
  -------------------------------------------------------------------
                         required time                         11.028    
                         arrival time                          -4.317    
  -------------------------------------------------------------------
                         slack                                  6.711    

Slack (MET) :             6.711ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_125m_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[17]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_125m_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_clk_125m_pll rise@8.000ns - clk_out1_clk_125m_pll rise@0.000ns)
  Data Path Delay:        1.033ns  (logic 0.081ns (7.840%)  route 0.952ns (92.160%))
  Logic Levels:           0  
  Clock Path Skew:        -0.091ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.652ns = ( 11.652 - 8.000 ) 
    Source Clock Delay      (SCD):    3.284ns
    Clock Pessimism Removal (CPR):    -0.459ns
  Clock Uncertainty:      0.099ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.185ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.197ns (routing 1.000ns, distribution 1.197ns)
  Clock Net Delay (Destination): 1.955ns (routing 0.908ns, distribution 1.047ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_125m_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X0Y89         BUFGCE                       0.000     0.000 r  hpio_refclk_bufg_inst/O
                         net (fo=183, routed)         0.941     0.941    clk_125m_pll/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.814 r  clk_125m_pll/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     1.059    clk_125m_pll/inst/clk_out1_clk_125m_pll
    BUFGCE_X0Y90         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.087 r  clk_125m_pll/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=1492, routed)        2.197     3.284    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X56Y176        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y176        FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.081     3.365 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=176, routed)         0.952     4.317    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X58Y176        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[17]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_125m_pll rise edge)
                                                      8.000     8.000 r  
    BUFGCE_X0Y89         BUFGCE                       0.000     8.000 r  hpio_refclk_bufg_inst/O
                         net (fo=183, routed)         0.828     8.828    clk_125m_pll/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     9.458 r  clk_125m_pll/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215     9.673    clk_125m_pll/inst/clk_out1_clk_125m_pll
    BUFGCE_X0Y90         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     9.697 r  clk_125m_pll/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=1492, routed)        1.955    11.652    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X58Y176        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[17]/C
                         clock pessimism             -0.459    11.193    
                         clock uncertainty           -0.099    11.094    
    SLICE_X58Y176        FDCE (Recov_FFF_SLICEM_C_CLR)
                                                     -0.066    11.028    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[17]
  -------------------------------------------------------------------
                         required time                         11.028    
                         arrival time                          -4.317    
  -------------------------------------------------------------------
                         slack                                  6.711    

Slack (MET) :             6.711ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_125m_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_125m_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_clk_125m_pll rise@8.000ns - clk_out1_clk_125m_pll rise@0.000ns)
  Data Path Delay:        1.033ns  (logic 0.081ns (7.840%)  route 0.952ns (92.160%))
  Logic Levels:           0  
  Clock Path Skew:        -0.091ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.652ns = ( 11.652 - 8.000 ) 
    Source Clock Delay      (SCD):    3.284ns
    Clock Pessimism Removal (CPR):    -0.459ns
  Clock Uncertainty:      0.099ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.185ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.197ns (routing 1.000ns, distribution 1.197ns)
  Clock Net Delay (Destination): 1.955ns (routing 0.908ns, distribution 1.047ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_125m_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X0Y89         BUFGCE                       0.000     0.000 r  hpio_refclk_bufg_inst/O
                         net (fo=183, routed)         0.941     0.941    clk_125m_pll/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.814 r  clk_125m_pll/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     1.059    clk_125m_pll/inst/clk_out1_clk_125m_pll
    BUFGCE_X0Y90         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.087 r  clk_125m_pll/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=1492, routed)        2.197     3.284    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X56Y176        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y176        FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.081     3.365 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=176, routed)         0.952     4.317    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X58Y176        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_125m_pll rise edge)
                                                      8.000     8.000 r  
    BUFGCE_X0Y89         BUFGCE                       0.000     8.000 r  hpio_refclk_bufg_inst/O
                         net (fo=183, routed)         0.828     8.828    clk_125m_pll/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     9.458 r  clk_125m_pll/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215     9.673    clk_125m_pll/inst/clk_out1_clk_125m_pll
    BUFGCE_X0Y90         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     9.697 r  clk_125m_pll/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=1492, routed)        1.955    11.652    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X58Y176        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[2]/C
                         clock pessimism             -0.459    11.193    
                         clock uncertainty           -0.099    11.094    
    SLICE_X58Y176        FDCE (Recov_EFF_SLICEM_C_CLR)
                                                     -0.066    11.028    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[2]
  -------------------------------------------------------------------
                         required time                         11.028    
                         arrival time                          -4.317    
  -------------------------------------------------------------------
                         slack                                  6.711    

Slack (MET) :             6.711ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_125m_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/in_normal_mode_reg/CLR
                            (recovery check against rising-edge clock clk_out1_clk_125m_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_clk_125m_pll rise@8.000ns - clk_out1_clk_125m_pll rise@0.000ns)
  Data Path Delay:        1.033ns  (logic 0.081ns (7.840%)  route 0.952ns (92.160%))
  Logic Levels:           0  
  Clock Path Skew:        -0.091ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.652ns = ( 11.652 - 8.000 ) 
    Source Clock Delay      (SCD):    3.284ns
    Clock Pessimism Removal (CPR):    -0.459ns
  Clock Uncertainty:      0.099ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.185ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.197ns (routing 1.000ns, distribution 1.197ns)
  Clock Net Delay (Destination): 1.955ns (routing 0.908ns, distribution 1.047ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_125m_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X0Y89         BUFGCE                       0.000     0.000 r  hpio_refclk_bufg_inst/O
                         net (fo=183, routed)         0.941     0.941    clk_125m_pll/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.814 r  clk_125m_pll/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     1.059    clk_125m_pll/inst/clk_out1_clk_125m_pll
    BUFGCE_X0Y90         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.087 r  clk_125m_pll/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=1492, routed)        2.197     3.284    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X56Y176        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y176        FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.081     3.365 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=176, routed)         0.952     4.317    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X58Y176        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/in_normal_mode_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_125m_pll rise edge)
                                                      8.000     8.000 r  
    BUFGCE_X0Y89         BUFGCE                       0.000     8.000 r  hpio_refclk_bufg_inst/O
                         net (fo=183, routed)         0.828     8.828    clk_125m_pll/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     9.458 r  clk_125m_pll/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215     9.673    clk_125m_pll/inst/clk_out1_clk_125m_pll
    BUFGCE_X0Y90         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     9.697 r  clk_125m_pll/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=1492, routed)        1.955    11.652    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X58Y176        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/in_normal_mode_reg/C
                         clock pessimism             -0.459    11.193    
                         clock uncertainty           -0.099    11.094    
    SLICE_X58Y176        FDCE (Recov_HFF2_SLICEM_C_CLR)
                                                     -0.066    11.028    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/in_normal_mode_reg
  -------------------------------------------------------------------
                         required time                         11.028    
                         arrival time                          -4.317    
  -------------------------------------------------------------------
                         slack                                  6.711    

Slack (MET) :             6.711ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_125m_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/ma_wr_pop_r_reg/CLR
                            (recovery check against rising-edge clock clk_out1_clk_125m_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_clk_125m_pll rise@8.000ns - clk_out1_clk_125m_pll rise@0.000ns)
  Data Path Delay:        1.033ns  (logic 0.081ns (7.840%)  route 0.952ns (92.160%))
  Logic Levels:           0  
  Clock Path Skew:        -0.091ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.652ns = ( 11.652 - 8.000 ) 
    Source Clock Delay      (SCD):    3.284ns
    Clock Pessimism Removal (CPR):    -0.459ns
  Clock Uncertainty:      0.099ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.185ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.197ns (routing 1.000ns, distribution 1.197ns)
  Clock Net Delay (Destination): 1.955ns (routing 0.908ns, distribution 1.047ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_125m_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X0Y89         BUFGCE                       0.000     0.000 r  hpio_refclk_bufg_inst/O
                         net (fo=183, routed)         0.941     0.941    clk_125m_pll/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.814 r  clk_125m_pll/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     1.059    clk_125m_pll/inst/clk_out1_clk_125m_pll
    BUFGCE_X0Y90         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.087 r  clk_125m_pll/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=1492, routed)        2.197     3.284    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X56Y176        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y176        FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.081     3.365 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=176, routed)         0.952     4.317    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X58Y176        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/ma_wr_pop_r_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_125m_pll rise edge)
                                                      8.000     8.000 r  
    BUFGCE_X0Y89         BUFGCE                       0.000     8.000 r  hpio_refclk_bufg_inst/O
                         net (fo=183, routed)         0.828     8.828    clk_125m_pll/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     9.458 r  clk_125m_pll/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215     9.673    clk_125m_pll/inst/clk_out1_clk_125m_pll
    BUFGCE_X0Y90         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     9.697 r  clk_125m_pll/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=1492, routed)        1.955    11.652    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X58Y176        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/ma_wr_pop_r_reg/C
                         clock pessimism             -0.459    11.193    
                         clock uncertainty           -0.099    11.094    
    SLICE_X58Y176        FDCE (Recov_HFF_SLICEM_C_CLR)
                                                     -0.066    11.028    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/ma_wr_pop_r_reg
  -------------------------------------------------------------------
                         required time                         11.028    
                         arrival time                          -4.317    
  -------------------------------------------------------------------
                         slack                                  6.711    

Slack (MET) :             6.720ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_125m_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[10]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_125m_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_clk_125m_pll rise@8.000ns - clk_out1_clk_125m_pll rise@0.000ns)
  Data Path Delay:        1.021ns  (logic 0.081ns (7.932%)  route 0.940ns (92.068%))
  Logic Levels:           0  
  Clock Path Skew:        -0.094ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.649ns = ( 11.649 - 8.000 ) 
    Source Clock Delay      (SCD):    3.284ns
    Clock Pessimism Removal (CPR):    -0.459ns
  Clock Uncertainty:      0.099ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.185ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.197ns (routing 1.000ns, distribution 1.197ns)
  Clock Net Delay (Destination): 1.952ns (routing 0.908ns, distribution 1.044ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_125m_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X0Y89         BUFGCE                       0.000     0.000 r  hpio_refclk_bufg_inst/O
                         net (fo=183, routed)         0.941     0.941    clk_125m_pll/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.814 r  clk_125m_pll/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     1.059    clk_125m_pll/inst/clk_out1_clk_125m_pll
    BUFGCE_X0Y90         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.087 r  clk_125m_pll/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=1492, routed)        2.197     3.284    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X56Y176        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y176        FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.081     3.365 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=176, routed)         0.940     4.305    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X59Y176        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_125m_pll rise edge)
                                                      8.000     8.000 r  
    BUFGCE_X0Y89         BUFGCE                       0.000     8.000 r  hpio_refclk_bufg_inst/O
                         net (fo=183, routed)         0.828     8.828    clk_125m_pll/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     9.458 r  clk_125m_pll/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215     9.673    clk_125m_pll/inst/clk_out1_clk_125m_pll
    BUFGCE_X0Y90         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     9.697 r  clk_125m_pll/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=1492, routed)        1.952    11.649    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X59Y176        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[10]/C
                         clock pessimism             -0.459    11.190    
                         clock uncertainty           -0.099    11.091    
    SLICE_X59Y176        FDCE (Recov_DFF2_SLICEL_C_CLR)
                                                     -0.066    11.025    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[10]
  -------------------------------------------------------------------
                         required time                         11.025    
                         arrival time                          -4.305    
  -------------------------------------------------------------------
                         slack                                  6.720    

Slack (MET) :             6.720ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_125m_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[11]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_125m_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_clk_125m_pll rise@8.000ns - clk_out1_clk_125m_pll rise@0.000ns)
  Data Path Delay:        1.021ns  (logic 0.081ns (7.932%)  route 0.940ns (92.068%))
  Logic Levels:           0  
  Clock Path Skew:        -0.094ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.649ns = ( 11.649 - 8.000 ) 
    Source Clock Delay      (SCD):    3.284ns
    Clock Pessimism Removal (CPR):    -0.459ns
  Clock Uncertainty:      0.099ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.185ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.197ns (routing 1.000ns, distribution 1.197ns)
  Clock Net Delay (Destination): 1.952ns (routing 0.908ns, distribution 1.044ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_125m_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X0Y89         BUFGCE                       0.000     0.000 r  hpio_refclk_bufg_inst/O
                         net (fo=183, routed)         0.941     0.941    clk_125m_pll/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.814 r  clk_125m_pll/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     1.059    clk_125m_pll/inst/clk_out1_clk_125m_pll
    BUFGCE_X0Y90         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.087 r  clk_125m_pll/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=1492, routed)        2.197     3.284    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X56Y176        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y176        FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.081     3.365 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=176, routed)         0.940     4.305    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X59Y176        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_125m_pll rise edge)
                                                      8.000     8.000 r  
    BUFGCE_X0Y89         BUFGCE                       0.000     8.000 r  hpio_refclk_bufg_inst/O
                         net (fo=183, routed)         0.828     8.828    clk_125m_pll/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     9.458 r  clk_125m_pll/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215     9.673    clk_125m_pll/inst/clk_out1_clk_125m_pll
    BUFGCE_X0Y90         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     9.697 r  clk_125m_pll/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=1492, routed)        1.952    11.649    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X59Y176        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[11]/C
                         clock pessimism             -0.459    11.190    
                         clock uncertainty           -0.099    11.091    
    SLICE_X59Y176        FDCE (Recov_CFF2_SLICEL_C_CLR)
                                                     -0.066    11.025    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[11]
  -------------------------------------------------------------------
                         required time                         11.025    
                         arrival time                          -4.305    
  -------------------------------------------------------------------
                         slack                                  6.720    

Slack (MET) :             6.720ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_125m_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[9]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_125m_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_clk_125m_pll rise@8.000ns - clk_out1_clk_125m_pll rise@0.000ns)
  Data Path Delay:        1.021ns  (logic 0.081ns (7.932%)  route 0.940ns (92.068%))
  Logic Levels:           0  
  Clock Path Skew:        -0.094ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.649ns = ( 11.649 - 8.000 ) 
    Source Clock Delay      (SCD):    3.284ns
    Clock Pessimism Removal (CPR):    -0.459ns
  Clock Uncertainty:      0.099ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.185ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.197ns (routing 1.000ns, distribution 1.197ns)
  Clock Net Delay (Destination): 1.952ns (routing 0.908ns, distribution 1.044ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_125m_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X0Y89         BUFGCE                       0.000     0.000 r  hpio_refclk_bufg_inst/O
                         net (fo=183, routed)         0.941     0.941    clk_125m_pll/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.814 r  clk_125m_pll/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     1.059    clk_125m_pll/inst/clk_out1_clk_125m_pll
    BUFGCE_X0Y90         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.087 r  clk_125m_pll/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=1492, routed)        2.197     3.284    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X56Y176        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y176        FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.081     3.365 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=176, routed)         0.940     4.305    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X59Y176        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_125m_pll rise edge)
                                                      8.000     8.000 r  
    BUFGCE_X0Y89         BUFGCE                       0.000     8.000 r  hpio_refclk_bufg_inst/O
                         net (fo=183, routed)         0.828     8.828    clk_125m_pll/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     9.458 r  clk_125m_pll/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215     9.673    clk_125m_pll/inst/clk_out1_clk_125m_pll
    BUFGCE_X0Y90         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     9.697 r  clk_125m_pll/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=1492, routed)        1.952    11.649    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X59Y176        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[9]/C
                         clock pessimism             -0.459    11.190    
                         clock uncertainty           -0.099    11.091    
    SLICE_X59Y176        FDCE (Recov_DFF_SLICEL_C_CLR)
                                                     -0.066    11.025    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[9]
  -------------------------------------------------------------------
                         required time                         11.025    
                         arrival time                          -4.305    
  -------------------------------------------------------------------
                         slack                                  6.720    

Slack (MET) :             6.723ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_125m_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[12]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_125m_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_clk_125m_pll rise@8.000ns - clk_out1_clk_125m_pll rise@0.000ns)
  Data Path Delay:        1.020ns  (logic 0.081ns (7.940%)  route 0.939ns (92.060%))
  Logic Levels:           0  
  Clock Path Skew:        -0.092ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.651ns = ( 11.651 - 8.000 ) 
    Source Clock Delay      (SCD):    3.284ns
    Clock Pessimism Removal (CPR):    -0.459ns
  Clock Uncertainty:      0.099ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.185ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.197ns (routing 1.000ns, distribution 1.197ns)
  Clock Net Delay (Destination): 1.954ns (routing 0.908ns, distribution 1.046ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_125m_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X0Y89         BUFGCE                       0.000     0.000 r  hpio_refclk_bufg_inst/O
                         net (fo=183, routed)         0.941     0.941    clk_125m_pll/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.814 r  clk_125m_pll/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     1.059    clk_125m_pll/inst/clk_out1_clk_125m_pll
    BUFGCE_X0Y90         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.087 r  clk_125m_pll/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=1492, routed)        2.197     3.284    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X56Y176        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y176        FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.081     3.365 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=176, routed)         0.939     4.304    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X59Y176        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_125m_pll rise edge)
                                                      8.000     8.000 r  
    BUFGCE_X0Y89         BUFGCE                       0.000     8.000 r  hpio_refclk_bufg_inst/O
                         net (fo=183, routed)         0.828     8.828    clk_125m_pll/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     9.458 r  clk_125m_pll/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215     9.673    clk_125m_pll/inst/clk_out1_clk_125m_pll
    BUFGCE_X0Y90         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     9.697 r  clk_125m_pll/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=1492, routed)        1.954    11.651    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X59Y176        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[12]/C
                         clock pessimism             -0.459    11.192    
                         clock uncertainty           -0.099    11.093    
    SLICE_X59Y176        FDCE (Recov_HFF_SLICEL_C_CLR)
                                                     -0.066    11.027    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[12]
  -------------------------------------------------------------------
                         required time                         11.027    
                         arrival time                          -4.304    
  -------------------------------------------------------------------
                         slack                                  6.723    

Slack (MET) :             6.723ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_125m_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[13]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_125m_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_clk_125m_pll rise@8.000ns - clk_out1_clk_125m_pll rise@0.000ns)
  Data Path Delay:        1.020ns  (logic 0.081ns (7.940%)  route 0.939ns (92.060%))
  Logic Levels:           0  
  Clock Path Skew:        -0.092ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.651ns = ( 11.651 - 8.000 ) 
    Source Clock Delay      (SCD):    3.284ns
    Clock Pessimism Removal (CPR):    -0.459ns
  Clock Uncertainty:      0.099ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.185ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.197ns (routing 1.000ns, distribution 1.197ns)
  Clock Net Delay (Destination): 1.954ns (routing 0.908ns, distribution 1.046ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_125m_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X0Y89         BUFGCE                       0.000     0.000 r  hpio_refclk_bufg_inst/O
                         net (fo=183, routed)         0.941     0.941    clk_125m_pll/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.814 r  clk_125m_pll/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     1.059    clk_125m_pll/inst/clk_out1_clk_125m_pll
    BUFGCE_X0Y90         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.087 r  clk_125m_pll/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=1492, routed)        2.197     3.284    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X56Y176        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y176        FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.081     3.365 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=176, routed)         0.939     4.304    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X59Y176        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_125m_pll rise edge)
                                                      8.000     8.000 r  
    BUFGCE_X0Y89         BUFGCE                       0.000     8.000 r  hpio_refclk_bufg_inst/O
                         net (fo=183, routed)         0.828     8.828    clk_125m_pll/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     9.458 r  clk_125m_pll/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215     9.673    clk_125m_pll/inst/clk_out1_clk_125m_pll
    BUFGCE_X0Y90         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     9.697 r  clk_125m_pll/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=1492, routed)        1.954    11.651    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X59Y176        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[13]/C
                         clock pessimism             -0.459    11.192    
                         clock uncertainty           -0.099    11.093    
    SLICE_X59Y176        FDCE (Recov_HFF2_SLICEL_C_CLR)
                                                     -0.066    11.027    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[13]
  -------------------------------------------------------------------
                         required time                         11.027    
                         arrival time                          -4.304    
  -------------------------------------------------------------------
                         slack                                  6.723    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.082ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_125m_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/PRE
                            (removal check against rising-edge clock clk_out1_clk_125m_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_125m_pll rise@0.000ns - clk_out1_clk_125m_pll rise@0.000ns)
  Data Path Delay:        0.121ns  (logic 0.040ns (33.058%)  route 0.081ns (66.942%))
  Logic Levels:           0  
  Clock Path Skew:        0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.851ns
    Source Clock Delay      (SCD):    2.123ns
    Clock Pessimism Removal (CPR):    -0.330ns
  Clock Net Delay (Source):      1.196ns (routing 0.549ns, distribution 0.647ns)
  Clock Net Delay (Destination): 1.359ns (routing 0.617ns, distribution 0.742ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_125m_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X0Y89         BUFGCE                       0.000     0.000 r  hpio_refclk_bufg_inst/O
                         net (fo=183, routed)         0.534     0.534    clk_125m_pll/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.764 r  clk_125m_pll/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.146     0.910    clk_125m_pll/inst/clk_out1_clk_125m_pll
    BUFGCE_X0Y90         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.927 r  clk_125m_pll/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=1492, routed)        1.196     2.123    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X60Y170        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y170        FDPE (Prop_AFF2_SLICEL_C_Q)
                                                      0.040     2.163 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/Q
                         net (fo=1, routed)           0.081     2.244    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rst_rd_reg2
    SLICE_X59Y170        FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_125m_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X0Y89         BUFGCE                       0.000     0.000 r  hpio_refclk_bufg_inst/O
                         net (fo=183, routed)         0.602     0.602    clk_125m_pll/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.307 r  clk_125m_pll/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166     0.473    clk_125m_pll/inst/clk_out1_clk_125m_pll
    BUFGCE_X0Y90         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.492 r  clk_125m_pll/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=1492, routed)        1.359     1.851    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X59Y170        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
                         clock pessimism              0.330     2.182    
    SLICE_X59Y170        FDPE (Remov_HFF2_SLICEL_C_PRE)
                                                     -0.020     2.162    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg
  -------------------------------------------------------------------
                         required time                         -2.162    
                         arrival time                           2.244    
  -------------------------------------------------------------------
                         slack                                  0.082    

Slack (MET) :             0.111ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_rd_req_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_125m_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_REQ_FLAG/G_POS_EDGE.flag_reg/CLR
                            (removal check against rising-edge clock clk_out1_clk_125m_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_125m_pll rise@0.000ns - clk_out1_clk_125m_pll rise@0.000ns)
  Data Path Delay:        0.108ns  (logic 0.039ns (36.080%)  route 0.069ns (63.920%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.861ns
    Source Clock Delay      (SCD):    2.135ns
    Clock Pessimism Removal (CPR):    -0.291ns
  Clock Net Delay (Source):      1.208ns (routing 0.549ns, distribution 0.659ns)
  Clock Net Delay (Destination): 1.369ns (routing 0.617ns, distribution 0.752ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_125m_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X0Y89         BUFGCE                       0.000     0.000 r  hpio_refclk_bufg_inst/O
                         net (fo=183, routed)         0.534     0.534    clk_125m_pll/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.764 r  clk_125m_pll/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.146     0.910    clk_125m_pll/inst/clk_out1_clk_125m_pll
    BUFGCE_X0Y90         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.927 r  clk_125m_pll/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=1492, routed)        1.208     2.135    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X56Y177        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_rd_req_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y177        FDCE (Prop_DFF_SLICEL_C_Q)
                                                      0.039     2.174 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_rd_req_reg/Q
                         net (fo=2, routed)           0.069     2.243    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_REQ_FLAG/clr_rd_req
    SLICE_X56Y177        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_REQ_FLAG/G_POS_EDGE.flag_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_125m_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X0Y89         BUFGCE                       0.000     0.000 r  hpio_refclk_bufg_inst/O
                         net (fo=183, routed)         0.602     0.602    clk_125m_pll/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.307 r  clk_125m_pll/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166     0.473    clk_125m_pll/inst/clk_out1_clk_125m_pll
    BUFGCE_X0Y90         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.492 r  clk_125m_pll/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=1492, routed)        1.369     1.861    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_REQ_FLAG/clk
    SLICE_X56Y177        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_REQ_FLAG/G_POS_EDGE.flag_reg/C
                         clock pessimism              0.291     2.152    
    SLICE_X56Y177        FDCE (Remov_HFF2_SLICEL_C_CLR)
                                                     -0.020     2.132    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_REQ_FLAG/G_POS_EDGE.flag_reg
  -------------------------------------------------------------------
                         required time                         -2.132    
                         arrival time                           2.243    
  -------------------------------------------------------------------
                         slack                                  0.111    

Slack (MET) :             0.116ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_abort_rd_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_125m_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_ABORT_FLAG/G_NEG_EDGE.flag_reg/CLR
                            (removal check against rising-edge clock clk_out1_clk_125m_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_125m_pll rise@0.000ns - clk_out1_clk_125m_pll rise@0.000ns)
  Data Path Delay:        0.106ns  (logic 0.039ns (36.760%)  route 0.067ns (63.240%))
  Logic Levels:           0  
  Clock Path Skew:        0.010ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.857ns
    Source Clock Delay      (SCD):    2.138ns
    Clock Pessimism Removal (CPR):    -0.291ns
  Clock Net Delay (Source):      1.211ns (routing 0.549ns, distribution 0.662ns)
  Clock Net Delay (Destination): 1.365ns (routing 0.617ns, distribution 0.748ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_125m_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X0Y89         BUFGCE                       0.000     0.000 r  hpio_refclk_bufg_inst/O
                         net (fo=183, routed)         0.534     0.534    clk_125m_pll/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.764 r  clk_125m_pll/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.146     0.910    clk_125m_pll/inst/clk_out1_clk_125m_pll
    BUFGCE_X0Y90         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.927 r  clk_125m_pll/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=1492, routed)        1.211     2.138    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X57Y177        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_abort_rd_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y177        FDCE (Prop_HFF_SLICEL_C_Q)
                                                      0.039     2.177 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_abort_rd_reg/Q
                         net (fo=2, routed)           0.067     2.244    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_ABORT_FLAG/clr_abort_rd
    SLICE_X57Y177        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_ABORT_FLAG/G_NEG_EDGE.flag_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_125m_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X0Y89         BUFGCE                       0.000     0.000 r  hpio_refclk_bufg_inst/O
                         net (fo=183, routed)         0.602     0.602    clk_125m_pll/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.307 r  clk_125m_pll/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166     0.473    clk_125m_pll/inst/clk_out1_clk_125m_pll
    BUFGCE_X0Y90         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.492 r  clk_125m_pll/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=1492, routed)        1.365     1.857    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_ABORT_FLAG/clk
    SLICE_X57Y177        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_ABORT_FLAG/G_NEG_EDGE.flag_reg/C
                         clock pessimism              0.291     2.148    
    SLICE_X57Y177        FDCE (Remov_DFF2_SLICEL_C_CLR)
                                                     -0.020     2.128    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_ABORT_FLAG/G_NEG_EDGE.flag_reg
  -------------------------------------------------------------------
                         required time                         -2.128    
                         arrival time                           2.244    
  -------------------------------------------------------------------
                         slack                                  0.116    

Slack (MET) :             0.132ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_125m_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_clk_125m_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_125m_pll rise@0.000ns - clk_out1_clk_125m_pll rise@0.000ns)
  Data Path Delay:        0.133ns  (logic 0.040ns (30.114%)  route 0.093ns (69.886%))
  Logic Levels:           0  
  Clock Path Skew:        0.021ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.850ns
    Source Clock Delay      (SCD):    2.127ns
    Clock Pessimism Removal (CPR):    -0.297ns
  Clock Net Delay (Source):      1.200ns (routing 0.549ns, distribution 0.651ns)
  Clock Net Delay (Destination): 1.358ns (routing 0.617ns, distribution 0.741ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_125m_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X0Y89         BUFGCE                       0.000     0.000 r  hpio_refclk_bufg_inst/O
                         net (fo=183, routed)         0.534     0.534    clk_125m_pll/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.764 r  clk_125m_pll/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.146     0.910    clk_125m_pll/inst/clk_out1_clk_125m_pll
    BUFGCE_X0Y90         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.927 r  clk_125m_pll/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=1492, routed)        1.200     2.127    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X59Y169        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y169        FDPE (Prop_AFF2_SLICEL_C_Q)
                                                      0.040     2.167 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.093     2.259    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/Q_reg_reg[0][0]
    SLICE_X59Y168        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_125m_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X0Y89         BUFGCE                       0.000     0.000 r  hpio_refclk_bufg_inst/O
                         net (fo=183, routed)         0.602     0.602    clk_125m_pll/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.307 r  clk_125m_pll/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166     0.473    clk_125m_pll/inst/clk_out1_clk_125m_pll
    BUFGCE_X0Y90         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.492 r  clk_125m_pll/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=1492, routed)        1.358     1.850    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_clk
    SLICE_X59Y168        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
                         clock pessimism              0.297     2.148    
    SLICE_X59Y168        FDCE (Remov_AFF_SLICEL_C_CLR)
                                                     -0.020     2.128    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.128    
                         arrival time                           2.259    
  -------------------------------------------------------------------
                         slack                                  0.132    

Slack (MET) :             0.132ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_125m_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/CLR
                            (removal check against rising-edge clock clk_out1_clk_125m_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_125m_pll rise@0.000ns - clk_out1_clk_125m_pll rise@0.000ns)
  Data Path Delay:        0.133ns  (logic 0.040ns (30.114%)  route 0.093ns (69.886%))
  Logic Levels:           0  
  Clock Path Skew:        0.021ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.850ns
    Source Clock Delay      (SCD):    2.127ns
    Clock Pessimism Removal (CPR):    -0.297ns
  Clock Net Delay (Source):      1.200ns (routing 0.549ns, distribution 0.651ns)
  Clock Net Delay (Destination): 1.358ns (routing 0.617ns, distribution 0.741ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_125m_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X0Y89         BUFGCE                       0.000     0.000 r  hpio_refclk_bufg_inst/O
                         net (fo=183, routed)         0.534     0.534    clk_125m_pll/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.764 r  clk_125m_pll/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.146     0.910    clk_125m_pll/inst/clk_out1_clk_125m_pll
    BUFGCE_X0Y90         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.927 r  clk_125m_pll/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=1492, routed)        1.200     2.127    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X59Y169        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y169        FDPE (Prop_AFF2_SLICEL_C_Q)
                                                      0.040     2.167 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.093     2.259    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/Q_reg_reg[0][0]
    SLICE_X59Y168        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_125m_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X0Y89         BUFGCE                       0.000     0.000 r  hpio_refclk_bufg_inst/O
                         net (fo=183, routed)         0.602     0.602    clk_125m_pll/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.307 r  clk_125m_pll/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166     0.473    clk_125m_pll/inst/clk_out1_clk_125m_pll
    BUFGCE_X0Y90         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.492 r  clk_125m_pll/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=1492, routed)        1.358     1.850    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_clk
    SLICE_X59Y168        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/C
                         clock pessimism              0.297     2.148    
    SLICE_X59Y168        FDCE (Remov_AFF2_SLICEL_C_CLR)
                                                     -0.020     2.128    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.128    
                         arrival time                           2.259    
  -------------------------------------------------------------------
                         slack                                  0.132    

Slack (MET) :             0.132ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_125m_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[2]/CLR
                            (removal check against rising-edge clock clk_out1_clk_125m_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_125m_pll rise@0.000ns - clk_out1_clk_125m_pll rise@0.000ns)
  Data Path Delay:        0.133ns  (logic 0.040ns (30.114%)  route 0.093ns (69.886%))
  Logic Levels:           0  
  Clock Path Skew:        0.021ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.850ns
    Source Clock Delay      (SCD):    2.127ns
    Clock Pessimism Removal (CPR):    -0.297ns
  Clock Net Delay (Source):      1.200ns (routing 0.549ns, distribution 0.651ns)
  Clock Net Delay (Destination): 1.358ns (routing 0.617ns, distribution 0.741ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_125m_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X0Y89         BUFGCE                       0.000     0.000 r  hpio_refclk_bufg_inst/O
                         net (fo=183, routed)         0.534     0.534    clk_125m_pll/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.764 r  clk_125m_pll/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.146     0.910    clk_125m_pll/inst/clk_out1_clk_125m_pll
    BUFGCE_X0Y90         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.927 r  clk_125m_pll/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=1492, routed)        1.200     2.127    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X59Y169        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y169        FDPE (Prop_AFF2_SLICEL_C_Q)
                                                      0.040     2.167 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.093     2.259    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/Q_reg_reg[0][0]
    SLICE_X59Y168        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_125m_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X0Y89         BUFGCE                       0.000     0.000 r  hpio_refclk_bufg_inst/O
                         net (fo=183, routed)         0.602     0.602    clk_125m_pll/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.307 r  clk_125m_pll/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166     0.473    clk_125m_pll/inst/clk_out1_clk_125m_pll
    BUFGCE_X0Y90         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.492 r  clk_125m_pll/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=1492, routed)        1.358     1.850    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_clk
    SLICE_X59Y168        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[2]/C
                         clock pessimism              0.297     2.148    
    SLICE_X59Y168        FDCE (Remov_DFF_SLICEL_C_CLR)
                                                     -0.020     2.128    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.128    
                         arrival time                           2.259    
  -------------------------------------------------------------------
                         slack                                  0.132    

Slack (MET) :             0.132ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_125m_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[3]/CLR
                            (removal check against rising-edge clock clk_out1_clk_125m_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_125m_pll rise@0.000ns - clk_out1_clk_125m_pll rise@0.000ns)
  Data Path Delay:        0.133ns  (logic 0.040ns (30.114%)  route 0.093ns (69.886%))
  Logic Levels:           0  
  Clock Path Skew:        0.021ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.850ns
    Source Clock Delay      (SCD):    2.127ns
    Clock Pessimism Removal (CPR):    -0.297ns
  Clock Net Delay (Source):      1.200ns (routing 0.549ns, distribution 0.651ns)
  Clock Net Delay (Destination): 1.358ns (routing 0.617ns, distribution 0.741ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_125m_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X0Y89         BUFGCE                       0.000     0.000 r  hpio_refclk_bufg_inst/O
                         net (fo=183, routed)         0.534     0.534    clk_125m_pll/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.764 r  clk_125m_pll/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.146     0.910    clk_125m_pll/inst/clk_out1_clk_125m_pll
    BUFGCE_X0Y90         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.927 r  clk_125m_pll/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=1492, routed)        1.200     2.127    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X59Y169        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y169        FDPE (Prop_AFF2_SLICEL_C_Q)
                                                      0.040     2.167 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.093     2.259    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/Q_reg_reg[0][0]
    SLICE_X59Y168        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_125m_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X0Y89         BUFGCE                       0.000     0.000 r  hpio_refclk_bufg_inst/O
                         net (fo=183, routed)         0.602     0.602    clk_125m_pll/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.307 r  clk_125m_pll/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166     0.473    clk_125m_pll/inst/clk_out1_clk_125m_pll
    BUFGCE_X0Y90         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.492 r  clk_125m_pll/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=1492, routed)        1.358     1.850    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_clk
    SLICE_X59Y168        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[3]/C
                         clock pessimism              0.297     2.148    
    SLICE_X59Y168        FDCE (Remov_BFF_SLICEL_C_CLR)
                                                     -0.020     2.128    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.128    
                         arrival time                           2.259    
  -------------------------------------------------------------------
                         slack                                  0.132    

Slack (MET) :             0.134ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_125m_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_abort_rd_reg/CLR
                            (removal check against rising-edge clock clk_out1_clk_125m_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_125m_pll rise@0.000ns - clk_out1_clk_125m_pll rise@0.000ns)
  Data Path Delay:        0.141ns  (logic 0.041ns (29.113%)  route 0.100ns (70.887%))
  Logic Levels:           0  
  Clock Path Skew:        0.027ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.861ns
    Source Clock Delay      (SCD):    2.131ns
    Clock Pessimism Removal (CPR):    -0.298ns
  Clock Net Delay (Source):      1.204ns (routing 0.549ns, distribution 0.655ns)
  Clock Net Delay (Destination): 1.369ns (routing 0.617ns, distribution 0.752ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_125m_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X0Y89         BUFGCE                       0.000     0.000 r  hpio_refclk_bufg_inst/O
                         net (fo=183, routed)         0.534     0.534    clk_125m_pll/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.764 r  clk_125m_pll/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.146     0.910    clk_125m_pll/inst/clk_out1_clk_125m_pll
    BUFGCE_X0Y90         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.927 r  clk_125m_pll/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=1492, routed)        1.204     2.131    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X56Y176        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y176        FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.041     2.172 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=176, routed)         0.100     2.272    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X57Y177        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_abort_rd_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_125m_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X0Y89         BUFGCE                       0.000     0.000 r  hpio_refclk_bufg_inst/O
                         net (fo=183, routed)         0.602     0.602    clk_125m_pll/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.307 r  clk_125m_pll/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166     0.473    clk_125m_pll/inst/clk_out1_clk_125m_pll
    BUFGCE_X0Y90         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.492 r  clk_125m_pll/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=1492, routed)        1.369     1.861    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X57Y177        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_abort_rd_reg/C
                         clock pessimism              0.298     2.158    
    SLICE_X57Y177        FDCE (Remov_HFF_SLICEL_C_CLR)
                                                     -0.020     2.138    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_abort_rd_reg
  -------------------------------------------------------------------
                         required time                         -2.138    
                         arrival time                           2.272    
  -------------------------------------------------------------------
                         slack                                  0.134    

Slack (MET) :             0.134ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_125m_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/in_read_mode_reg/CLR
                            (removal check against rising-edge clock clk_out1_clk_125m_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_125m_pll rise@0.000ns - clk_out1_clk_125m_pll rise@0.000ns)
  Data Path Delay:        0.141ns  (logic 0.041ns (29.113%)  route 0.100ns (70.887%))
  Logic Levels:           0  
  Clock Path Skew:        0.027ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.861ns
    Source Clock Delay      (SCD):    2.131ns
    Clock Pessimism Removal (CPR):    -0.298ns
  Clock Net Delay (Source):      1.204ns (routing 0.549ns, distribution 0.655ns)
  Clock Net Delay (Destination): 1.369ns (routing 0.617ns, distribution 0.752ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_125m_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X0Y89         BUFGCE                       0.000     0.000 r  hpio_refclk_bufg_inst/O
                         net (fo=183, routed)         0.534     0.534    clk_125m_pll/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.764 r  clk_125m_pll/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.146     0.910    clk_125m_pll/inst/clk_out1_clk_125m_pll
    BUFGCE_X0Y90         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.927 r  clk_125m_pll/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=1492, routed)        1.204     2.131    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X56Y176        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y176        FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.041     2.172 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=176, routed)         0.100     2.272    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X57Y177        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/in_read_mode_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_125m_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X0Y89         BUFGCE                       0.000     0.000 r  hpio_refclk_bufg_inst/O
                         net (fo=183, routed)         0.602     0.602    clk_125m_pll/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.307 r  clk_125m_pll/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166     0.473    clk_125m_pll/inst/clk_out1_clk_125m_pll
    BUFGCE_X0Y90         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.492 r  clk_125m_pll/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=1492, routed)        1.369     1.861    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X57Y177        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/in_read_mode_reg/C
                         clock pessimism              0.298     2.158    
    SLICE_X57Y177        FDCE (Remov_GFF_SLICEL_C_CLR)
                                                     -0.020     2.138    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/in_read_mode_reg
  -------------------------------------------------------------------
                         required time                         -2.138    
                         arrival time                           2.272    
  -------------------------------------------------------------------
                         slack                                  0.134    

Slack (MET) :             0.134ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_125m_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i_reg/PRE
                            (removal check against rising-edge clock clk_out1_clk_125m_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_125m_pll rise@0.000ns - clk_out1_clk_125m_pll rise@0.000ns)
  Data Path Delay:        0.130ns  (logic 0.039ns (30.073%)  route 0.091ns (69.927%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.851ns
    Source Clock Delay      (SCD):    2.127ns
    Clock Pessimism Removal (CPR):    -0.291ns
  Clock Net Delay (Source):      1.200ns (routing 0.549ns, distribution 0.651ns)
  Clock Net Delay (Destination): 1.359ns (routing 0.617ns, distribution 0.742ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_125m_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X0Y89         BUFGCE                       0.000     0.000 r  hpio_refclk_bufg_inst/O
                         net (fo=183, routed)         0.534     0.534    clk_125m_pll/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.764 r  clk_125m_pll/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.146     0.910    clk_125m_pll/inst/clk_out1_clk_125m_pll
    BUFGCE_X0Y90         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.927 r  clk_125m_pll/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=1492, routed)        1.200     2.127    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X59Y169        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y169        FDPE (Prop_BFF_SLICEL_C_Q)
                                                      0.039     2.166 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=10, routed)          0.091     2.256    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/AR[0]
    SLICE_X59Y169        FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_125m_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X0Y89         BUFGCE                       0.000     0.000 r  hpio_refclk_bufg_inst/O
                         net (fo=183, routed)         0.602     0.602    clk_125m_pll/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.307 r  clk_125m_pll/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166     0.473    clk_125m_pll/inst/clk_out1_clk_125m_pll
    BUFGCE_X0Y90         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.492 r  clk_125m_pll/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=1492, routed)        1.359     1.851    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/rd_clk
    SLICE_X59Y169        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i_reg/C
                         clock pessimism              0.291     2.142    
    SLICE_X59Y169        FDPE (Remov_EFF_SLICEL_C_PRE)
                                                     -0.020     2.122    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i_reg
  -------------------------------------------------------------------
                         required time                         -2.122    
                         arrival time                           2.256    
  -------------------------------------------------------------------
                         slack                                  0.134    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  To Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK

Setup :            0  Failing Endpoints,  Worst Slack       48.152ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.129ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             48.152ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@50.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        1.664ns  (logic 0.236ns (14.180%)  route 1.428ns (85.820%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.082ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.523ns = ( 52.523 - 50.000 ) 
    Source Clock Delay      (SCD):    6.863ns
    Clock Pessimism Removal (CPR):    4.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.379ns (routing 0.508ns, distribution 0.871ns)
  Clock Net Delay (Destination): 1.218ns (routing 0.463ns, distribution 0.755ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.156     5.456    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     5.484 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y2 (CLOCK_ROOT)    net (fo=478, routed)         1.379     6.863    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X49Y175        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y175        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     6.942 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/Q
                         net (fo=1, routed)           0.805     7.747    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[0]
    SLICE_X49Y176        LUT6 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.089     7.836 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.148     7.984    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X49Y177        LUT4 (Prop_C5LUT_SLICEL_I3_O)
                                                      0.068     8.052 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=11, routed)          0.475     8.527    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X53Y179        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                     50.000    50.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    50.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465    50.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.816    51.281    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    51.305 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y2 (CLOCK_ROOT)    net (fo=478, routed)         1.218    52.523    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X53Y179        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]/C
                         clock pessimism              4.258    56.781    
                         clock uncertainty           -0.035    56.745    
    SLICE_X53Y179        FDCE (Recov_EFF_SLICEM_C_CLR)
                                                     -0.066    56.679    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]
  -------------------------------------------------------------------
                         required time                         56.679    
                         arrival time                          -8.527    
  -------------------------------------------------------------------
                         slack                                 48.152    

Slack (MET) :             48.152ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@50.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        1.664ns  (logic 0.236ns (14.180%)  route 1.428ns (85.820%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.082ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.523ns = ( 52.523 - 50.000 ) 
    Source Clock Delay      (SCD):    6.863ns
    Clock Pessimism Removal (CPR):    4.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.379ns (routing 0.508ns, distribution 0.871ns)
  Clock Net Delay (Destination): 1.218ns (routing 0.463ns, distribution 0.755ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.156     5.456    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     5.484 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y2 (CLOCK_ROOT)    net (fo=478, routed)         1.379     6.863    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X49Y175        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y175        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     6.942 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/Q
                         net (fo=1, routed)           0.805     7.747    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[0]
    SLICE_X49Y176        LUT6 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.089     7.836 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.148     7.984    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X49Y177        LUT4 (Prop_C5LUT_SLICEL_I3_O)
                                                      0.068     8.052 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=11, routed)          0.475     8.527    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X53Y179        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                     50.000    50.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    50.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465    50.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.816    51.281    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    51.305 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y2 (CLOCK_ROOT)    net (fo=478, routed)         1.218    52.523    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X53Y179        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]/C
                         clock pessimism              4.258    56.781    
                         clock uncertainty           -0.035    56.745    
    SLICE_X53Y179        FDCE (Recov_EFF2_SLICEM_C_CLR)
                                                     -0.066    56.679    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]
  -------------------------------------------------------------------
                         required time                         56.679    
                         arrival time                          -8.527    
  -------------------------------------------------------------------
                         slack                                 48.152    

Slack (MET) :             48.249ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@50.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        1.567ns  (logic 0.236ns (15.061%)  route 1.331ns (84.939%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.082ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.523ns = ( 52.523 - 50.000 ) 
    Source Clock Delay      (SCD):    6.863ns
    Clock Pessimism Removal (CPR):    4.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.379ns (routing 0.508ns, distribution 0.871ns)
  Clock Net Delay (Destination): 1.218ns (routing 0.463ns, distribution 0.755ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.156     5.456    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     5.484 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y2 (CLOCK_ROOT)    net (fo=478, routed)         1.379     6.863    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X49Y175        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y175        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     6.942 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/Q
                         net (fo=1, routed)           0.805     7.747    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[0]
    SLICE_X49Y176        LUT6 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.089     7.836 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.148     7.984    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X49Y177        LUT4 (Prop_C5LUT_SLICEL_I3_O)
                                                      0.068     8.052 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=11, routed)          0.378     8.430    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X53Y177        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                     50.000    50.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    50.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465    50.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.816    51.281    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    51.305 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y2 (CLOCK_ROOT)    net (fo=478, routed)         1.218    52.523    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X53Y177        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]/C
                         clock pessimism              4.258    56.781    
                         clock uncertainty           -0.035    56.745    
    SLICE_X53Y177        FDCE (Recov_EFF_SLICEM_C_CLR)
                                                     -0.066    56.679    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]
  -------------------------------------------------------------------
                         required time                         56.679    
                         arrival time                          -8.430    
  -------------------------------------------------------------------
                         slack                                 48.249    

Slack (MET) :             48.249ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@50.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        1.567ns  (logic 0.236ns (15.061%)  route 1.331ns (84.939%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.082ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.523ns = ( 52.523 - 50.000 ) 
    Source Clock Delay      (SCD):    6.863ns
    Clock Pessimism Removal (CPR):    4.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.379ns (routing 0.508ns, distribution 0.871ns)
  Clock Net Delay (Destination): 1.218ns (routing 0.463ns, distribution 0.755ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.156     5.456    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     5.484 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y2 (CLOCK_ROOT)    net (fo=478, routed)         1.379     6.863    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X49Y175        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y175        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     6.942 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/Q
                         net (fo=1, routed)           0.805     7.747    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[0]
    SLICE_X49Y176        LUT6 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.089     7.836 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.148     7.984    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X49Y177        LUT4 (Prop_C5LUT_SLICEL_I3_O)
                                                      0.068     8.052 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=11, routed)          0.378     8.430    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X53Y177        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                     50.000    50.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    50.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465    50.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.816    51.281    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    51.305 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y2 (CLOCK_ROOT)    net (fo=478, routed)         1.218    52.523    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X53Y177        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]/C
                         clock pessimism              4.258    56.781    
                         clock uncertainty           -0.035    56.745    
    SLICE_X53Y177        FDCE (Recov_EFF2_SLICEM_C_CLR)
                                                     -0.066    56.679    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]
  -------------------------------------------------------------------
                         required time                         56.679    
                         arrival time                          -8.430    
  -------------------------------------------------------------------
                         slack                                 48.249    

Slack (MET) :             48.249ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@50.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        1.567ns  (logic 0.236ns (15.061%)  route 1.331ns (84.939%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.082ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.523ns = ( 52.523 - 50.000 ) 
    Source Clock Delay      (SCD):    6.863ns
    Clock Pessimism Removal (CPR):    4.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.379ns (routing 0.508ns, distribution 0.871ns)
  Clock Net Delay (Destination): 1.218ns (routing 0.463ns, distribution 0.755ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.156     5.456    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     5.484 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y2 (CLOCK_ROOT)    net (fo=478, routed)         1.379     6.863    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X49Y175        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y175        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     6.942 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/Q
                         net (fo=1, routed)           0.805     7.747    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[0]
    SLICE_X49Y176        LUT6 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.089     7.836 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.148     7.984    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X49Y177        LUT4 (Prop_C5LUT_SLICEL_I3_O)
                                                      0.068     8.052 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=11, routed)          0.378     8.430    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X53Y177        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                     50.000    50.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    50.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465    50.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.816    51.281    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    51.305 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y2 (CLOCK_ROOT)    net (fo=478, routed)         1.218    52.523    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X53Y177        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]/C
                         clock pessimism              4.258    56.781    
                         clock uncertainty           -0.035    56.745    
    SLICE_X53Y177        FDCE (Recov_FFF_SLICEM_C_CLR)
                                                     -0.066    56.679    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]
  -------------------------------------------------------------------
                         required time                         56.679    
                         arrival time                          -8.430    
  -------------------------------------------------------------------
                         slack                                 48.249    

Slack (MET) :             48.249ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@50.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        1.567ns  (logic 0.236ns (15.061%)  route 1.331ns (84.939%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.082ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.523ns = ( 52.523 - 50.000 ) 
    Source Clock Delay      (SCD):    6.863ns
    Clock Pessimism Removal (CPR):    4.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.379ns (routing 0.508ns, distribution 0.871ns)
  Clock Net Delay (Destination): 1.218ns (routing 0.463ns, distribution 0.755ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.156     5.456    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     5.484 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y2 (CLOCK_ROOT)    net (fo=478, routed)         1.379     6.863    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X49Y175        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y175        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     6.942 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/Q
                         net (fo=1, routed)           0.805     7.747    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[0]
    SLICE_X49Y176        LUT6 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.089     7.836 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.148     7.984    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X49Y177        LUT4 (Prop_C5LUT_SLICEL_I3_O)
                                                      0.068     8.052 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=11, routed)          0.378     8.430    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X53Y177        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                     50.000    50.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    50.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465    50.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.816    51.281    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    51.305 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y2 (CLOCK_ROOT)    net (fo=478, routed)         1.218    52.523    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X53Y177        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]/C
                         clock pessimism              4.258    56.781    
                         clock uncertainty           -0.035    56.745    
    SLICE_X53Y177        FDCE (Recov_FFF2_SLICEM_C_CLR)
                                                     -0.066    56.679    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]
  -------------------------------------------------------------------
                         required time                         56.679    
                         arrival time                          -8.430    
  -------------------------------------------------------------------
                         slack                                 48.249    

Slack (MET) :             48.249ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@50.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        1.567ns  (logic 0.236ns (15.061%)  route 1.331ns (84.939%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.082ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.523ns = ( 52.523 - 50.000 ) 
    Source Clock Delay      (SCD):    6.863ns
    Clock Pessimism Removal (CPR):    4.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.379ns (routing 0.508ns, distribution 0.871ns)
  Clock Net Delay (Destination): 1.218ns (routing 0.463ns, distribution 0.755ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.156     5.456    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     5.484 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y2 (CLOCK_ROOT)    net (fo=478, routed)         1.379     6.863    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X49Y175        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y175        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     6.942 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/Q
                         net (fo=1, routed)           0.805     7.747    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[0]
    SLICE_X49Y176        LUT6 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.089     7.836 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.148     7.984    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X49Y177        LUT4 (Prop_C5LUT_SLICEL_I3_O)
                                                      0.068     8.052 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=11, routed)          0.378     8.430    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X53Y177        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                     50.000    50.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    50.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465    50.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.816    51.281    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    51.305 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y2 (CLOCK_ROOT)    net (fo=478, routed)         1.218    52.523    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X53Y177        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]/C
                         clock pessimism              4.258    56.781    
                         clock uncertainty           -0.035    56.745    
    SLICE_X53Y177        FDCE (Recov_GFF_SLICEM_C_CLR)
                                                     -0.066    56.679    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]
  -------------------------------------------------------------------
                         required time                         56.679    
                         arrival time                          -8.430    
  -------------------------------------------------------------------
                         slack                                 48.249    

Slack (MET) :             48.249ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@50.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        1.567ns  (logic 0.236ns (15.061%)  route 1.331ns (84.939%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.082ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.523ns = ( 52.523 - 50.000 ) 
    Source Clock Delay      (SCD):    6.863ns
    Clock Pessimism Removal (CPR):    4.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.379ns (routing 0.508ns, distribution 0.871ns)
  Clock Net Delay (Destination): 1.218ns (routing 0.463ns, distribution 0.755ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.156     5.456    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     5.484 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y2 (CLOCK_ROOT)    net (fo=478, routed)         1.379     6.863    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X49Y175        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y175        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     6.942 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/Q
                         net (fo=1, routed)           0.805     7.747    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[0]
    SLICE_X49Y176        LUT6 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.089     7.836 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.148     7.984    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X49Y177        LUT4 (Prop_C5LUT_SLICEL_I3_O)
                                                      0.068     8.052 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=11, routed)          0.378     8.430    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X53Y177        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                     50.000    50.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    50.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465    50.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.816    51.281    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    51.305 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y2 (CLOCK_ROOT)    net (fo=478, routed)         1.218    52.523    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X53Y177        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]/C
                         clock pessimism              4.258    56.781    
                         clock uncertainty           -0.035    56.745    
    SLICE_X53Y177        FDCE (Recov_GFF2_SLICEM_C_CLR)
                                                     -0.066    56.679    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]
  -------------------------------------------------------------------
                         required time                         56.679    
                         arrival time                          -8.430    
  -------------------------------------------------------------------
                         slack                                 48.249    

Slack (MET) :             48.249ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@50.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        1.567ns  (logic 0.236ns (15.061%)  route 1.331ns (84.939%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.082ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.523ns = ( 52.523 - 50.000 ) 
    Source Clock Delay      (SCD):    6.863ns
    Clock Pessimism Removal (CPR):    4.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.379ns (routing 0.508ns, distribution 0.871ns)
  Clock Net Delay (Destination): 1.218ns (routing 0.463ns, distribution 0.755ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.156     5.456    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     5.484 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y2 (CLOCK_ROOT)    net (fo=478, routed)         1.379     6.863    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X49Y175        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y175        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     6.942 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/Q
                         net (fo=1, routed)           0.805     7.747    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[0]
    SLICE_X49Y176        LUT6 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.089     7.836 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.148     7.984    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X49Y177        LUT4 (Prop_C5LUT_SLICEL_I3_O)
                                                      0.068     8.052 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=11, routed)          0.378     8.430    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X53Y177        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                     50.000    50.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    50.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465    50.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.816    51.281    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    51.305 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y2 (CLOCK_ROOT)    net (fo=478, routed)         1.218    52.523    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X53Y177        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]/C
                         clock pessimism              4.258    56.781    
                         clock uncertainty           -0.035    56.745    
    SLICE_X53Y177        FDCE (Recov_HFF_SLICEM_C_CLR)
                                                     -0.066    56.679    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]
  -------------------------------------------------------------------
                         required time                         56.679    
                         arrival time                          -8.430    
  -------------------------------------------------------------------
                         slack                                 48.249    

Slack (MET) :             48.249ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@50.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        1.567ns  (logic 0.236ns (15.061%)  route 1.331ns (84.939%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.082ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.523ns = ( 52.523 - 50.000 ) 
    Source Clock Delay      (SCD):    6.863ns
    Clock Pessimism Removal (CPR):    4.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.379ns (routing 0.508ns, distribution 0.871ns)
  Clock Net Delay (Destination): 1.218ns (routing 0.463ns, distribution 0.755ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.156     5.456    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     5.484 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y2 (CLOCK_ROOT)    net (fo=478, routed)         1.379     6.863    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X49Y175        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y175        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     6.942 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/Q
                         net (fo=1, routed)           0.805     7.747    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[0]
    SLICE_X49Y176        LUT6 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.089     7.836 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.148     7.984    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X49Y177        LUT4 (Prop_C5LUT_SLICEL_I3_O)
                                                      0.068     8.052 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=11, routed)          0.378     8.430    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X53Y177        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                     50.000    50.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    50.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465    50.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.816    51.281    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    51.305 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y2 (CLOCK_ROOT)    net (fo=478, routed)         1.218    52.523    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X53Y177        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]/C
                         clock pessimism              4.258    56.781    
                         clock uncertainty           -0.035    56.745    
    SLICE_X53Y177        FDCE (Recov_HFF2_SLICEM_C_CLR)
                                                     -0.066    56.679    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]
  -------------------------------------------------------------------
                         required time                         56.679    
                         arrival time                          -8.430    
  -------------------------------------------------------------------
                         slack                                 48.249    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.129ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_bin_reg[0]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        0.168ns  (logic 0.039ns (23.240%)  route 0.129ns (76.761%))
  Logic Levels:           0  
  Clock Path Skew:        0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.995ns
    Source Clock Delay      (SCD):    1.854ns
    Clock Pessimism Removal (CPR):    4.083ns
  Clock Net Delay (Source):      0.760ns (routing 0.281ns, distribution 0.479ns)
  Clock Net Delay (Destination): 0.870ns (routing 0.310ns, distribution 0.560ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.612     1.077    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.094 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y2 (CLOCK_ROOT)    net (fo=478, routed)         0.760     1.854    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X60Y165        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y165        FDPE (Prop_EFF_SLICEL_C_Q)
                                                      0.039     1.893 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/Q
                         net (fo=18, routed)          0.129     2.022    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/AR[0]
    SLICE_X59Y166        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_bin_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.806     5.106    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     5.125 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y2 (CLOCK_ROOT)    net (fo=478, routed)         0.870     5.995    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_clk
    SLICE_X59Y166        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_bin_reg[0]/C
                         clock pessimism             -4.083     1.913    
    SLICE_X59Y166        FDCE (Remov_HFF_SLICEL_C_CLR)
                                                     -0.020     1.893    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_bin_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.893    
                         arrival time                           2.022    
  -------------------------------------------------------------------
                         slack                                  0.129    

Slack (MET) :             0.129ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_bin_reg[1]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        0.168ns  (logic 0.039ns (23.240%)  route 0.129ns (76.761%))
  Logic Levels:           0  
  Clock Path Skew:        0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.995ns
    Source Clock Delay      (SCD):    1.854ns
    Clock Pessimism Removal (CPR):    4.083ns
  Clock Net Delay (Source):      0.760ns (routing 0.281ns, distribution 0.479ns)
  Clock Net Delay (Destination): 0.870ns (routing 0.310ns, distribution 0.560ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.612     1.077    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.094 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y2 (CLOCK_ROOT)    net (fo=478, routed)         0.760     1.854    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X60Y165        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y165        FDPE (Prop_EFF_SLICEL_C_Q)
                                                      0.039     1.893 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/Q
                         net (fo=18, routed)          0.129     2.022    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/AR[0]
    SLICE_X59Y166        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_bin_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.806     5.106    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     5.125 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y2 (CLOCK_ROOT)    net (fo=478, routed)         0.870     5.995    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_clk
    SLICE_X59Y166        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_bin_reg[1]/C
                         clock pessimism             -4.083     1.913    
    SLICE_X59Y166        FDCE (Remov_HFF2_SLICEL_C_CLR)
                                                     -0.020     1.893    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_bin_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.893    
                         arrival time                           2.022    
  -------------------------------------------------------------------
                         slack                                  0.129    

Slack (MET) :             0.129ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_bin_reg[3]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        0.168ns  (logic 0.039ns (23.240%)  route 0.129ns (76.761%))
  Logic Levels:           0  
  Clock Path Skew:        0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.995ns
    Source Clock Delay      (SCD):    1.854ns
    Clock Pessimism Removal (CPR):    4.083ns
  Clock Net Delay (Source):      0.760ns (routing 0.281ns, distribution 0.479ns)
  Clock Net Delay (Destination): 0.870ns (routing 0.310ns, distribution 0.560ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.612     1.077    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.094 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y2 (CLOCK_ROOT)    net (fo=478, routed)         0.760     1.854    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X60Y165        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y165        FDPE (Prop_EFF_SLICEL_C_Q)
                                                      0.039     1.893 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/Q
                         net (fo=18, routed)          0.129     2.022    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/AR[0]
    SLICE_X59Y166        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_bin_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.806     5.106    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     5.125 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y2 (CLOCK_ROOT)    net (fo=478, routed)         0.870     5.995    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_clk
    SLICE_X59Y166        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_bin_reg[3]/C
                         clock pessimism             -4.083     1.913    
    SLICE_X59Y166        FDCE (Remov_EFF_SLICEL_C_CLR)
                                                     -0.020     1.893    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_bin_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.893    
                         arrival time                           2.022    
  -------------------------------------------------------------------
                         slack                                  0.129    

Slack (MET) :             0.129ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        0.168ns  (logic 0.039ns (23.240%)  route 0.129ns (76.761%))
  Logic Levels:           0  
  Clock Path Skew:        0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.995ns
    Source Clock Delay      (SCD):    1.854ns
    Clock Pessimism Removal (CPR):    4.083ns
  Clock Net Delay (Source):      0.760ns (routing 0.281ns, distribution 0.479ns)
  Clock Net Delay (Destination): 0.870ns (routing 0.310ns, distribution 0.560ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.612     1.077    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.094 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y2 (CLOCK_ROOT)    net (fo=478, routed)         0.760     1.854    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X60Y165        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y165        FDPE (Prop_EFF_SLICEL_C_Q)
                                                      0.039     1.893 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/Q
                         net (fo=18, routed)          0.129     2.022    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg_2[0]
    SLICE_X59Y166        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.806     5.106    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     5.125 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y2 (CLOCK_ROOT)    net (fo=478, routed)         0.870     5.995    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_clk
    SLICE_X59Y166        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/C
                         clock pessimism             -4.083     1.913    
    SLICE_X59Y166        FDCE (Remov_EFF2_SLICEL_C_CLR)
                                                     -0.020     1.893    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg
  -------------------------------------------------------------------
                         required time                         -1.893    
                         arrival time                           2.022    
  -------------------------------------------------------------------
                         slack                                  0.129    

Slack (MET) :             0.129ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        0.168ns  (logic 0.039ns (23.240%)  route 0.129ns (76.761%))
  Logic Levels:           0  
  Clock Path Skew:        0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.995ns
    Source Clock Delay      (SCD):    1.854ns
    Clock Pessimism Removal (CPR):    4.083ns
  Clock Net Delay (Source):      0.760ns (routing 0.281ns, distribution 0.479ns)
  Clock Net Delay (Destination): 0.870ns (routing 0.310ns, distribution 0.560ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.612     1.077    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.094 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y2 (CLOCK_ROOT)    net (fo=478, routed)         0.760     1.854    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X60Y165        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y165        FDPE (Prop_EFF_SLICEL_C_Q)
                                                      0.039     1.893 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/Q
                         net (fo=18, routed)          0.129     2.022    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg_2[0]
    SLICE_X59Y166        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.806     5.106    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     5.125 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y2 (CLOCK_ROOT)    net (fo=478, routed)         0.870     5.995    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_clk
    SLICE_X59Y166        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/C
                         clock pessimism             -4.083     1.913    
    SLICE_X59Y166        FDCE (Remov_FFF_SLICEL_C_CLR)
                                                     -0.020     1.893    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg
  -------------------------------------------------------------------
                         required time                         -1.893    
                         arrival time                           2.022    
  -------------------------------------------------------------------
                         slack                                  0.129    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[0]/PRE
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        0.134ns  (logic 0.040ns (29.808%)  route 0.094ns (70.192%))
  Logic Levels:           0  
  Clock Path Skew:        0.023ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.992ns
    Source Clock Delay      (SCD):    1.854ns
    Clock Pessimism Removal (CPR):    4.115ns
  Clock Net Delay (Source):      0.760ns (routing 0.281ns, distribution 0.479ns)
  Clock Net Delay (Destination): 0.867ns (routing 0.310ns, distribution 0.557ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.612     1.077    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.094 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y2 (CLOCK_ROOT)    net (fo=478, routed)         0.760     1.854    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X60Y165        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y165        FDPE (Prop_EFF2_SLICEL_C_Q)
                                                      0.040     1.894 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.094     1.988    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X60Y166        FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.806     5.106    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     5.125 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y2 (CLOCK_ROOT)    net (fo=478, routed)         0.867     5.992    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X60Y166        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[0]/C
                         clock pessimism             -4.115     1.877    
    SLICE_X60Y166        FDPE (Remov_EFF_SLICEL_C_PRE)
                                                     -0.020     1.857    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.857    
                         arrival time                           1.988    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        0.134ns  (logic 0.040ns (29.808%)  route 0.094ns (70.192%))
  Logic Levels:           0  
  Clock Path Skew:        0.023ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.992ns
    Source Clock Delay      (SCD):    1.854ns
    Clock Pessimism Removal (CPR):    4.115ns
  Clock Net Delay (Source):      0.760ns (routing 0.281ns, distribution 0.479ns)
  Clock Net Delay (Destination): 0.867ns (routing 0.310ns, distribution 0.557ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.612     1.077    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.094 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y2 (CLOCK_ROOT)    net (fo=478, routed)         0.760     1.854    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X60Y165        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y165        FDPE (Prop_EFF2_SLICEL_C_Q)
                                                      0.040     1.894 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.094     1.988    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X60Y166        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.806     5.106    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     5.125 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y2 (CLOCK_ROOT)    net (fo=478, routed)         0.867     5.992    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X60Y166        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]/C
                         clock pessimism             -4.115     1.877    
    SLICE_X60Y166        FDCE (Remov_EFF2_SLICEL_C_CLR)
                                                     -0.020     1.857    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.857    
                         arrival time                           1.988    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        0.134ns  (logic 0.040ns (29.808%)  route 0.094ns (70.192%))
  Logic Levels:           0  
  Clock Path Skew:        0.023ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.992ns
    Source Clock Delay      (SCD):    1.854ns
    Clock Pessimism Removal (CPR):    4.115ns
  Clock Net Delay (Source):      0.760ns (routing 0.281ns, distribution 0.479ns)
  Clock Net Delay (Destination): 0.867ns (routing 0.310ns, distribution 0.557ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.612     1.077    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.094 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y2 (CLOCK_ROOT)    net (fo=478, routed)         0.760     1.854    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X60Y165        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y165        FDPE (Prop_EFF2_SLICEL_C_Q)
                                                      0.040     1.894 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.094     1.988    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X60Y166        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.806     5.106    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     5.125 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y2 (CLOCK_ROOT)    net (fo=478, routed)         0.867     5.992    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X60Y166        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]/C
                         clock pessimism             -4.115     1.877    
    SLICE_X60Y166        FDCE (Remov_FFF_SLICEL_C_CLR)
                                                     -0.020     1.857    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.857    
                         arrival time                           1.988    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        0.134ns  (logic 0.040ns (29.808%)  route 0.094ns (70.192%))
  Logic Levels:           0  
  Clock Path Skew:        0.023ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.992ns
    Source Clock Delay      (SCD):    1.854ns
    Clock Pessimism Removal (CPR):    4.115ns
  Clock Net Delay (Source):      0.760ns (routing 0.281ns, distribution 0.479ns)
  Clock Net Delay (Destination): 0.867ns (routing 0.310ns, distribution 0.557ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.612     1.077    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.094 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y2 (CLOCK_ROOT)    net (fo=478, routed)         0.760     1.854    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X60Y165        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y165        FDPE (Prop_EFF2_SLICEL_C_Q)
                                                      0.040     1.894 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.094     1.988    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X60Y166        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.806     5.106    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     5.125 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y2 (CLOCK_ROOT)    net (fo=478, routed)         0.867     5.992    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X60Y166        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]/C
                         clock pessimism             -4.115     1.877    
    SLICE_X60Y166        FDCE (Remov_FFF2_SLICEL_C_CLR)
                                                     -0.020     1.857    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.857    
                         arrival time                           1.988    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        0.134ns  (logic 0.040ns (29.808%)  route 0.094ns (70.192%))
  Logic Levels:           0  
  Clock Path Skew:        0.023ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.992ns
    Source Clock Delay      (SCD):    1.854ns
    Clock Pessimism Removal (CPR):    4.115ns
  Clock Net Delay (Source):      0.760ns (routing 0.281ns, distribution 0.479ns)
  Clock Net Delay (Destination): 0.867ns (routing 0.310ns, distribution 0.557ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.612     1.077    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.094 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y2 (CLOCK_ROOT)    net (fo=478, routed)         0.760     1.854    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X60Y165        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y165        FDPE (Prop_EFF2_SLICEL_C_Q)
                                                      0.040     1.894 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.094     1.988    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X60Y166        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.806     5.106    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     5.125 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y2 (CLOCK_ROOT)    net (fo=478, routed)         0.867     5.992    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X60Y166        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/C
                         clock pessimism             -4.115     1.877    
    SLICE_X60Y166        FDCE (Remov_GFF_SLICEL_C_CLR)
                                                     -0.020     1.857    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.857    
                         arrival time                           1.988    
  -------------------------------------------------------------------
                         slack                                  0.131    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.bufg_gt_rxoutclkmon_inst/O
  To Clock:  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.bufg_gt_rxoutclkmon_inst/O

Setup :            0  Failing Endpoints,  Worst Slack        6.118ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.160ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.118ns  (required time - arrival time)
  Source:                 xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/rst_in_out_reg/C
                            (rising edge-triggered cell FDPE clocked by xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.bufg_gt_rxoutclkmon_inst/O  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[0]/CLR
                            (recovery check against rising-edge clock xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.bufg_gt_rxoutclkmon_inst/O  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.734ns  (xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.bufg_gt_rxoutclkmon_inst/O rise@6.734ns - xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.bufg_gt_rxoutclkmon_inst/O rise@0.000ns)
  Data Path Delay:        0.481ns  (logic 0.079ns (16.439%)  route 0.402ns (83.561%))
  Logic Levels:           0  
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.498ns = ( 7.232 - 6.734 ) 
    Source Clock Delay      (SCD):    0.572ns
    Clock Pessimism Removal (CPR):    0.052ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.572ns (routing 0.002ns, distribution 0.570ns)
  Clock Net Delay (Destination): 0.498ns (routing 0.001ns, distribution 0.497ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.bufg_gt_rxoutclkmon_inst/O rise edge)
                                                      0.000     0.000 r  
    BUFG_GT_X0Y22        BUFG_GT                      0.000     0.000 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.bufg_gt_rxoutclkmon_inst/O
    X2Y0 (CLOCK_ROOT)    net (fo=31, routed)          0.572     0.572    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/gen_cal_rx_en.rxoutclkmon
    SLICE_X55Y8          FDPE                                         r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/rst_in_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y8          FDPE (Prop_AFF_SLICEL_C_Q)
                                                      0.079     0.651 f  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/rst_in_out_reg/Q
                         net (fo=18, routed)          0.402     1.053    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/rst_in_out
    SLICE_X54Y4          FDCE                                         f  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.bufg_gt_rxoutclkmon_inst/O rise edge)
                                                      6.734     6.734 r  
    BUFG_GT_X0Y22        BUFG_GT                      0.000     6.734 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.bufg_gt_rxoutclkmon_inst/O
    X2Y0 (CLOCK_ROOT)    net (fo=31, routed)          0.498     7.232    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/gen_cal_rx_en.rxoutclkmon
    SLICE_X54Y4          FDCE                                         r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[0]/C
                         clock pessimism              0.052     7.283    
                         clock uncertainty           -0.046     7.237    
    SLICE_X54Y4          FDCE (Recov_AFF_SLICEM_C_CLR)
                                                     -0.066     7.171    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                          7.171    
                         arrival time                          -1.053    
  -------------------------------------------------------------------
                         slack                                  6.118    

Slack (MET) :             6.118ns  (required time - arrival time)
  Source:                 xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/rst_in_out_reg/C
                            (rising edge-triggered cell FDPE clocked by xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.bufg_gt_rxoutclkmon_inst/O  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[1]/CLR
                            (recovery check against rising-edge clock xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.bufg_gt_rxoutclkmon_inst/O  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.734ns  (xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.bufg_gt_rxoutclkmon_inst/O rise@6.734ns - xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.bufg_gt_rxoutclkmon_inst/O rise@0.000ns)
  Data Path Delay:        0.481ns  (logic 0.079ns (16.439%)  route 0.402ns (83.561%))
  Logic Levels:           0  
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.498ns = ( 7.232 - 6.734 ) 
    Source Clock Delay      (SCD):    0.572ns
    Clock Pessimism Removal (CPR):    0.052ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.572ns (routing 0.002ns, distribution 0.570ns)
  Clock Net Delay (Destination): 0.498ns (routing 0.001ns, distribution 0.497ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.bufg_gt_rxoutclkmon_inst/O rise edge)
                                                      0.000     0.000 r  
    BUFG_GT_X0Y22        BUFG_GT                      0.000     0.000 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.bufg_gt_rxoutclkmon_inst/O
    X2Y0 (CLOCK_ROOT)    net (fo=31, routed)          0.572     0.572    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/gen_cal_rx_en.rxoutclkmon
    SLICE_X55Y8          FDPE                                         r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/rst_in_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y8          FDPE (Prop_AFF_SLICEL_C_Q)
                                                      0.079     0.651 f  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/rst_in_out_reg/Q
                         net (fo=18, routed)          0.402     1.053    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/rst_in_out
    SLICE_X54Y4          FDCE                                         f  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.bufg_gt_rxoutclkmon_inst/O rise edge)
                                                      6.734     6.734 r  
    BUFG_GT_X0Y22        BUFG_GT                      0.000     6.734 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.bufg_gt_rxoutclkmon_inst/O
    X2Y0 (CLOCK_ROOT)    net (fo=31, routed)          0.498     7.232    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/gen_cal_rx_en.rxoutclkmon
    SLICE_X54Y4          FDCE                                         r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[1]/C
                         clock pessimism              0.052     7.283    
                         clock uncertainty           -0.046     7.237    
    SLICE_X54Y4          FDCE (Recov_BFF_SLICEM_C_CLR)
                                                     -0.066     7.171    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                          7.171    
                         arrival time                          -1.053    
  -------------------------------------------------------------------
                         slack                                  6.118    

Slack (MET) :             6.118ns  (required time - arrival time)
  Source:                 xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/rst_in_out_reg/C
                            (rising edge-triggered cell FDPE clocked by xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.bufg_gt_rxoutclkmon_inst/O  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[2]/CLR
                            (recovery check against rising-edge clock xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.bufg_gt_rxoutclkmon_inst/O  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.734ns  (xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.bufg_gt_rxoutclkmon_inst/O rise@6.734ns - xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.bufg_gt_rxoutclkmon_inst/O rise@0.000ns)
  Data Path Delay:        0.481ns  (logic 0.079ns (16.439%)  route 0.402ns (83.561%))
  Logic Levels:           0  
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.498ns = ( 7.232 - 6.734 ) 
    Source Clock Delay      (SCD):    0.572ns
    Clock Pessimism Removal (CPR):    0.052ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.572ns (routing 0.002ns, distribution 0.570ns)
  Clock Net Delay (Destination): 0.498ns (routing 0.001ns, distribution 0.497ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.bufg_gt_rxoutclkmon_inst/O rise edge)
                                                      0.000     0.000 r  
    BUFG_GT_X0Y22        BUFG_GT                      0.000     0.000 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.bufg_gt_rxoutclkmon_inst/O
    X2Y0 (CLOCK_ROOT)    net (fo=31, routed)          0.572     0.572    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/gen_cal_rx_en.rxoutclkmon
    SLICE_X55Y8          FDPE                                         r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/rst_in_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y8          FDPE (Prop_AFF_SLICEL_C_Q)
                                                      0.079     0.651 f  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/rst_in_out_reg/Q
                         net (fo=18, routed)          0.402     1.053    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/rst_in_out
    SLICE_X54Y4          FDCE                                         f  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.bufg_gt_rxoutclkmon_inst/O rise edge)
                                                      6.734     6.734 r  
    BUFG_GT_X0Y22        BUFG_GT                      0.000     6.734 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.bufg_gt_rxoutclkmon_inst/O
    X2Y0 (CLOCK_ROOT)    net (fo=31, routed)          0.498     7.232    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/gen_cal_rx_en.rxoutclkmon
    SLICE_X54Y4          FDCE                                         r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[2]/C
                         clock pessimism              0.052     7.283    
                         clock uncertainty           -0.046     7.237    
    SLICE_X54Y4          FDCE (Recov_CFF_SLICEM_C_CLR)
                                                     -0.066     7.171    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                          7.171    
                         arrival time                          -1.053    
  -------------------------------------------------------------------
                         slack                                  6.118    

Slack (MET) :             6.118ns  (required time - arrival time)
  Source:                 xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/rst_in_out_reg/C
                            (rising edge-triggered cell FDPE clocked by xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.bufg_gt_rxoutclkmon_inst/O  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[3]/CLR
                            (recovery check against rising-edge clock xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.bufg_gt_rxoutclkmon_inst/O  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.734ns  (xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.bufg_gt_rxoutclkmon_inst/O rise@6.734ns - xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.bufg_gt_rxoutclkmon_inst/O rise@0.000ns)
  Data Path Delay:        0.481ns  (logic 0.079ns (16.439%)  route 0.402ns (83.561%))
  Logic Levels:           0  
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.498ns = ( 7.232 - 6.734 ) 
    Source Clock Delay      (SCD):    0.572ns
    Clock Pessimism Removal (CPR):    0.052ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.572ns (routing 0.002ns, distribution 0.570ns)
  Clock Net Delay (Destination): 0.498ns (routing 0.001ns, distribution 0.497ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.bufg_gt_rxoutclkmon_inst/O rise edge)
                                                      0.000     0.000 r  
    BUFG_GT_X0Y22        BUFG_GT                      0.000     0.000 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.bufg_gt_rxoutclkmon_inst/O
    X2Y0 (CLOCK_ROOT)    net (fo=31, routed)          0.572     0.572    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/gen_cal_rx_en.rxoutclkmon
    SLICE_X55Y8          FDPE                                         r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/rst_in_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y8          FDPE (Prop_AFF_SLICEL_C_Q)
                                                      0.079     0.651 f  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/rst_in_out_reg/Q
                         net (fo=18, routed)          0.402     1.053    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/rst_in_out
    SLICE_X54Y4          FDCE                                         f  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.bufg_gt_rxoutclkmon_inst/O rise edge)
                                                      6.734     6.734 r  
    BUFG_GT_X0Y22        BUFG_GT                      0.000     6.734 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.bufg_gt_rxoutclkmon_inst/O
    X2Y0 (CLOCK_ROOT)    net (fo=31, routed)          0.498     7.232    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/gen_cal_rx_en.rxoutclkmon
    SLICE_X54Y4          FDCE                                         r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[3]/C
                         clock pessimism              0.052     7.283    
                         clock uncertainty           -0.046     7.237    
    SLICE_X54Y4          FDCE (Recov_DFF_SLICEM_C_CLR)
                                                     -0.066     7.171    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                          7.171    
                         arrival time                          -1.053    
  -------------------------------------------------------------------
                         slack                                  6.118    

Slack (MET) :             6.120ns  (required time - arrival time)
  Source:                 xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/rst_in_out_reg/C
                            (rising edge-triggered cell FDPE clocked by xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.bufg_gt_rxoutclkmon_inst/O  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[4]/CLR
                            (recovery check against rising-edge clock xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.bufg_gt_rxoutclkmon_inst/O  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.734ns  (xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.bufg_gt_rxoutclkmon_inst/O rise@6.734ns - xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.bufg_gt_rxoutclkmon_inst/O rise@0.000ns)
  Data Path Delay:        0.478ns  (logic 0.079ns (16.543%)  route 0.399ns (83.457%))
  Logic Levels:           0  
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.497ns = ( 7.231 - 6.734 ) 
    Source Clock Delay      (SCD):    0.572ns
    Clock Pessimism Removal (CPR):    0.052ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.572ns (routing 0.002ns, distribution 0.570ns)
  Clock Net Delay (Destination): 0.497ns (routing 0.001ns, distribution 0.496ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.bufg_gt_rxoutclkmon_inst/O rise edge)
                                                      0.000     0.000 r  
    BUFG_GT_X0Y22        BUFG_GT                      0.000     0.000 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.bufg_gt_rxoutclkmon_inst/O
    X2Y0 (CLOCK_ROOT)    net (fo=31, routed)          0.572     0.572    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/gen_cal_rx_en.rxoutclkmon
    SLICE_X55Y8          FDPE                                         r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/rst_in_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y8          FDPE (Prop_AFF_SLICEL_C_Q)
                                                      0.079     0.651 f  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/rst_in_out_reg/Q
                         net (fo=18, routed)          0.399     1.050    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/rst_in_out
    SLICE_X54Y4          FDCE                                         f  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.bufg_gt_rxoutclkmon_inst/O rise edge)
                                                      6.734     6.734 r  
    BUFG_GT_X0Y22        BUFG_GT                      0.000     6.734 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.bufg_gt_rxoutclkmon_inst/O
    X2Y0 (CLOCK_ROOT)    net (fo=31, routed)          0.497     7.231    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/gen_cal_rx_en.rxoutclkmon
    SLICE_X54Y4          FDCE                                         r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[4]/C
                         clock pessimism              0.052     7.282    
                         clock uncertainty           -0.046     7.236    
    SLICE_X54Y4          FDCE (Recov_EFF_SLICEM_C_CLR)
                                                     -0.066     7.170    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[4]
  -------------------------------------------------------------------
                         required time                          7.170    
                         arrival time                          -1.050    
  -------------------------------------------------------------------
                         slack                                  6.120    

Slack (MET) :             6.120ns  (required time - arrival time)
  Source:                 xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/rst_in_out_reg/C
                            (rising edge-triggered cell FDPE clocked by xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.bufg_gt_rxoutclkmon_inst/O  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[5]/CLR
                            (recovery check against rising-edge clock xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.bufg_gt_rxoutclkmon_inst/O  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.734ns  (xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.bufg_gt_rxoutclkmon_inst/O rise@6.734ns - xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.bufg_gt_rxoutclkmon_inst/O rise@0.000ns)
  Data Path Delay:        0.478ns  (logic 0.079ns (16.543%)  route 0.399ns (83.457%))
  Logic Levels:           0  
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.497ns = ( 7.231 - 6.734 ) 
    Source Clock Delay      (SCD):    0.572ns
    Clock Pessimism Removal (CPR):    0.052ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.572ns (routing 0.002ns, distribution 0.570ns)
  Clock Net Delay (Destination): 0.497ns (routing 0.001ns, distribution 0.496ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.bufg_gt_rxoutclkmon_inst/O rise edge)
                                                      0.000     0.000 r  
    BUFG_GT_X0Y22        BUFG_GT                      0.000     0.000 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.bufg_gt_rxoutclkmon_inst/O
    X2Y0 (CLOCK_ROOT)    net (fo=31, routed)          0.572     0.572    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/gen_cal_rx_en.rxoutclkmon
    SLICE_X55Y8          FDPE                                         r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/rst_in_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y8          FDPE (Prop_AFF_SLICEL_C_Q)
                                                      0.079     0.651 f  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/rst_in_out_reg/Q
                         net (fo=18, routed)          0.399     1.050    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/rst_in_out
    SLICE_X54Y4          FDCE                                         f  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.bufg_gt_rxoutclkmon_inst/O rise edge)
                                                      6.734     6.734 r  
    BUFG_GT_X0Y22        BUFG_GT                      0.000     6.734 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.bufg_gt_rxoutclkmon_inst/O
    X2Y0 (CLOCK_ROOT)    net (fo=31, routed)          0.497     7.231    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/gen_cal_rx_en.rxoutclkmon
    SLICE_X54Y4          FDCE                                         r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[5]/C
                         clock pessimism              0.052     7.282    
                         clock uncertainty           -0.046     7.236    
    SLICE_X54Y4          FDCE (Recov_FFF_SLICEM_C_CLR)
                                                     -0.066     7.170    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[5]
  -------------------------------------------------------------------
                         required time                          7.170    
                         arrival time                          -1.050    
  -------------------------------------------------------------------
                         slack                                  6.120    

Slack (MET) :             6.120ns  (required time - arrival time)
  Source:                 xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/rst_in_out_reg/C
                            (rising edge-triggered cell FDPE clocked by xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.bufg_gt_rxoutclkmon_inst/O  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[6]/CLR
                            (recovery check against rising-edge clock xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.bufg_gt_rxoutclkmon_inst/O  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.734ns  (xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.bufg_gt_rxoutclkmon_inst/O rise@6.734ns - xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.bufg_gt_rxoutclkmon_inst/O rise@0.000ns)
  Data Path Delay:        0.478ns  (logic 0.079ns (16.543%)  route 0.399ns (83.457%))
  Logic Levels:           0  
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.497ns = ( 7.231 - 6.734 ) 
    Source Clock Delay      (SCD):    0.572ns
    Clock Pessimism Removal (CPR):    0.052ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.572ns (routing 0.002ns, distribution 0.570ns)
  Clock Net Delay (Destination): 0.497ns (routing 0.001ns, distribution 0.496ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.bufg_gt_rxoutclkmon_inst/O rise edge)
                                                      0.000     0.000 r  
    BUFG_GT_X0Y22        BUFG_GT                      0.000     0.000 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.bufg_gt_rxoutclkmon_inst/O
    X2Y0 (CLOCK_ROOT)    net (fo=31, routed)          0.572     0.572    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/gen_cal_rx_en.rxoutclkmon
    SLICE_X55Y8          FDPE                                         r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/rst_in_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y8          FDPE (Prop_AFF_SLICEL_C_Q)
                                                      0.079     0.651 f  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/rst_in_out_reg/Q
                         net (fo=18, routed)          0.399     1.050    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/rst_in_out
    SLICE_X54Y4          FDCE                                         f  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.bufg_gt_rxoutclkmon_inst/O rise edge)
                                                      6.734     6.734 r  
    BUFG_GT_X0Y22        BUFG_GT                      0.000     6.734 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.bufg_gt_rxoutclkmon_inst/O
    X2Y0 (CLOCK_ROOT)    net (fo=31, routed)          0.497     7.231    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/gen_cal_rx_en.rxoutclkmon
    SLICE_X54Y4          FDCE                                         r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[6]/C
                         clock pessimism              0.052     7.282    
                         clock uncertainty           -0.046     7.236    
    SLICE_X54Y4          FDCE (Recov_GFF_SLICEM_C_CLR)
                                                     -0.066     7.170    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[6]
  -------------------------------------------------------------------
                         required time                          7.170    
                         arrival time                          -1.050    
  -------------------------------------------------------------------
                         slack                                  6.120    

Slack (MET) :             6.120ns  (required time - arrival time)
  Source:                 xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/rst_in_out_reg/C
                            (rising edge-triggered cell FDPE clocked by xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.bufg_gt_rxoutclkmon_inst/O  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[7]/CLR
                            (recovery check against rising-edge clock xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.bufg_gt_rxoutclkmon_inst/O  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.734ns  (xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.bufg_gt_rxoutclkmon_inst/O rise@6.734ns - xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.bufg_gt_rxoutclkmon_inst/O rise@0.000ns)
  Data Path Delay:        0.478ns  (logic 0.079ns (16.543%)  route 0.399ns (83.457%))
  Logic Levels:           0  
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.497ns = ( 7.231 - 6.734 ) 
    Source Clock Delay      (SCD):    0.572ns
    Clock Pessimism Removal (CPR):    0.052ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.572ns (routing 0.002ns, distribution 0.570ns)
  Clock Net Delay (Destination): 0.497ns (routing 0.001ns, distribution 0.496ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.bufg_gt_rxoutclkmon_inst/O rise edge)
                                                      0.000     0.000 r  
    BUFG_GT_X0Y22        BUFG_GT                      0.000     0.000 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.bufg_gt_rxoutclkmon_inst/O
    X2Y0 (CLOCK_ROOT)    net (fo=31, routed)          0.572     0.572    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/gen_cal_rx_en.rxoutclkmon
    SLICE_X55Y8          FDPE                                         r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/rst_in_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y8          FDPE (Prop_AFF_SLICEL_C_Q)
                                                      0.079     0.651 f  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/rst_in_out_reg/Q
                         net (fo=18, routed)          0.399     1.050    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/rst_in_out
    SLICE_X54Y4          FDCE                                         f  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.bufg_gt_rxoutclkmon_inst/O rise edge)
                                                      6.734     6.734 r  
    BUFG_GT_X0Y22        BUFG_GT                      0.000     6.734 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.bufg_gt_rxoutclkmon_inst/O
    X2Y0 (CLOCK_ROOT)    net (fo=31, routed)          0.497     7.231    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/gen_cal_rx_en.rxoutclkmon
    SLICE_X54Y4          FDCE                                         r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[7]/C
                         clock pessimism              0.052     7.282    
                         clock uncertainty           -0.046     7.236    
    SLICE_X54Y4          FDCE (Recov_HFF_SLICEM_C_CLR)
                                                     -0.066     7.170    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[7]
  -------------------------------------------------------------------
                         required time                          7.170    
                         arrival time                          -1.050    
  -------------------------------------------------------------------
                         slack                                  6.120    

Slack (MET) :             6.162ns  (required time - arrival time)
  Source:                 xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/rst_in_out_reg/C
                            (rising edge-triggered cell FDPE clocked by xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.bufg_gt_rxoutclkmon_inst/O  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[10]/CLR
                            (recovery check against rising-edge clock xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.bufg_gt_rxoutclkmon_inst/O  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.734ns  (xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.bufg_gt_rxoutclkmon_inst/O rise@6.734ns - xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.bufg_gt_rxoutclkmon_inst/O rise@0.000ns)
  Data Path Delay:        0.436ns  (logic 0.079ns (18.138%)  route 0.357ns (81.862%))
  Logic Levels:           0  
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.497ns = ( 7.231 - 6.734 ) 
    Source Clock Delay      (SCD):    0.572ns
    Clock Pessimism Removal (CPR):    0.052ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.572ns (routing 0.002ns, distribution 0.570ns)
  Clock Net Delay (Destination): 0.497ns (routing 0.001ns, distribution 0.496ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.bufg_gt_rxoutclkmon_inst/O rise edge)
                                                      0.000     0.000 r  
    BUFG_GT_X0Y22        BUFG_GT                      0.000     0.000 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.bufg_gt_rxoutclkmon_inst/O
    X2Y0 (CLOCK_ROOT)    net (fo=31, routed)          0.572     0.572    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/gen_cal_rx_en.rxoutclkmon
    SLICE_X55Y8          FDPE                                         r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/rst_in_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y8          FDPE (Prop_AFF_SLICEL_C_Q)
                                                      0.079     0.651 f  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/rst_in_out_reg/Q
                         net (fo=18, routed)          0.357     1.008    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/rst_in_out
    SLICE_X54Y5          FDCE                                         f  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.bufg_gt_rxoutclkmon_inst/O rise edge)
                                                      6.734     6.734 r  
    BUFG_GT_X0Y22        BUFG_GT                      0.000     6.734 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.bufg_gt_rxoutclkmon_inst/O
    X2Y0 (CLOCK_ROOT)    net (fo=31, routed)          0.497     7.231    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/gen_cal_rx_en.rxoutclkmon
    SLICE_X54Y5          FDCE                                         r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[10]/C
                         clock pessimism              0.052     7.282    
                         clock uncertainty           -0.046     7.236    
    SLICE_X54Y5          FDCE (Recov_CFF_SLICEM_C_CLR)
                                                     -0.066     7.170    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[10]
  -------------------------------------------------------------------
                         required time                          7.170    
                         arrival time                          -1.008    
  -------------------------------------------------------------------
                         slack                                  6.162    

Slack (MET) :             6.162ns  (required time - arrival time)
  Source:                 xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/rst_in_out_reg/C
                            (rising edge-triggered cell FDPE clocked by xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.bufg_gt_rxoutclkmon_inst/O  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[11]/CLR
                            (recovery check against rising-edge clock xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.bufg_gt_rxoutclkmon_inst/O  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.734ns  (xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.bufg_gt_rxoutclkmon_inst/O rise@6.734ns - xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.bufg_gt_rxoutclkmon_inst/O rise@0.000ns)
  Data Path Delay:        0.436ns  (logic 0.079ns (18.138%)  route 0.357ns (81.862%))
  Logic Levels:           0  
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.497ns = ( 7.231 - 6.734 ) 
    Source Clock Delay      (SCD):    0.572ns
    Clock Pessimism Removal (CPR):    0.052ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.572ns (routing 0.002ns, distribution 0.570ns)
  Clock Net Delay (Destination): 0.497ns (routing 0.001ns, distribution 0.496ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.bufg_gt_rxoutclkmon_inst/O rise edge)
                                                      0.000     0.000 r  
    BUFG_GT_X0Y22        BUFG_GT                      0.000     0.000 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.bufg_gt_rxoutclkmon_inst/O
    X2Y0 (CLOCK_ROOT)    net (fo=31, routed)          0.572     0.572    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/gen_cal_rx_en.rxoutclkmon
    SLICE_X55Y8          FDPE                                         r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/rst_in_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y8          FDPE (Prop_AFF_SLICEL_C_Q)
                                                      0.079     0.651 f  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/rst_in_out_reg/Q
                         net (fo=18, routed)          0.357     1.008    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/rst_in_out
    SLICE_X54Y5          FDCE                                         f  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.bufg_gt_rxoutclkmon_inst/O rise edge)
                                                      6.734     6.734 r  
    BUFG_GT_X0Y22        BUFG_GT                      0.000     6.734 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.bufg_gt_rxoutclkmon_inst/O
    X2Y0 (CLOCK_ROOT)    net (fo=31, routed)          0.497     7.231    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/gen_cal_rx_en.rxoutclkmon
    SLICE_X54Y5          FDCE                                         r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[11]/C
                         clock pessimism              0.052     7.282    
                         clock uncertainty           -0.046     7.236    
    SLICE_X54Y5          FDCE (Recov_DFF_SLICEM_C_CLR)
                                                     -0.066     7.170    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[11]
  -------------------------------------------------------------------
                         required time                          7.170    
                         arrival time                          -1.008    
  -------------------------------------------------------------------
                         slack                                  6.162    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/rst_in_out_reg/C
                            (rising edge-triggered cell FDPE clocked by xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.bufg_gt_rxoutclkmon_inst/O  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[16]/CLR
                            (removal check against rising-edge clock xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.bufg_gt_rxoutclkmon_inst/O  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.bufg_gt_rxoutclkmon_inst/O rise@0.000ns - xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.bufg_gt_rxoutclkmon_inst/O rise@0.000ns)
  Data Path Delay:        0.163ns  (logic 0.039ns (23.933%)  route 0.124ns (76.067%))
  Logic Levels:           0  
  Clock Path Skew:        0.023ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.372ns
    Source Clock Delay      (SCD):    0.319ns
    Clock Pessimism Removal (CPR):    0.031ns
  Clock Net Delay (Source):      0.319ns (routing 0.001ns, distribution 0.318ns)
  Clock Net Delay (Destination): 0.372ns (routing 0.001ns, distribution 0.371ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.bufg_gt_rxoutclkmon_inst/O rise edge)
                                                      0.000     0.000 r  
    BUFG_GT_X0Y22        BUFG_GT                      0.000     0.000 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.bufg_gt_rxoutclkmon_inst/O
    X2Y0 (CLOCK_ROOT)    net (fo=31, routed)          0.319     0.319    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/gen_cal_rx_en.rxoutclkmon
    SLICE_X55Y8          FDPE                                         r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/rst_in_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y8          FDPE (Prop_AFF_SLICEL_C_Q)
                                                      0.039     0.358 f  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/rst_in_out_reg/Q
                         net (fo=18, routed)          0.124     0.481    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/rst_in_out
    SLICE_X54Y6          FDCE                                         f  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[16]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.bufg_gt_rxoutclkmon_inst/O rise edge)
                                                      0.000     0.000 r  
    BUFG_GT_X0Y22        BUFG_GT                      0.000     0.000 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.bufg_gt_rxoutclkmon_inst/O
    X2Y0 (CLOCK_ROOT)    net (fo=31, routed)          0.372     0.372    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/gen_cal_rx_en.rxoutclkmon
    SLICE_X54Y6          FDCE                                         r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[16]/C
                         clock pessimism             -0.031     0.341    
    SLICE_X54Y6          FDCE (Remov_AFF_SLICEM_C_CLR)
                                                     -0.020     0.321    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[16]
  -------------------------------------------------------------------
                         required time                         -0.321    
                         arrival time                           0.481    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/rst_in_out_reg/C
                            (rising edge-triggered cell FDPE clocked by xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.bufg_gt_rxoutclkmon_inst/O  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[17]/CLR
                            (removal check against rising-edge clock xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.bufg_gt_rxoutclkmon_inst/O  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.bufg_gt_rxoutclkmon_inst/O rise@0.000ns - xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.bufg_gt_rxoutclkmon_inst/O rise@0.000ns)
  Data Path Delay:        0.163ns  (logic 0.039ns (23.933%)  route 0.124ns (76.067%))
  Logic Levels:           0  
  Clock Path Skew:        0.023ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.372ns
    Source Clock Delay      (SCD):    0.319ns
    Clock Pessimism Removal (CPR):    0.031ns
  Clock Net Delay (Source):      0.319ns (routing 0.001ns, distribution 0.318ns)
  Clock Net Delay (Destination): 0.372ns (routing 0.001ns, distribution 0.371ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.bufg_gt_rxoutclkmon_inst/O rise edge)
                                                      0.000     0.000 r  
    BUFG_GT_X0Y22        BUFG_GT                      0.000     0.000 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.bufg_gt_rxoutclkmon_inst/O
    X2Y0 (CLOCK_ROOT)    net (fo=31, routed)          0.319     0.319    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/gen_cal_rx_en.rxoutclkmon
    SLICE_X55Y8          FDPE                                         r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/rst_in_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y8          FDPE (Prop_AFF_SLICEL_C_Q)
                                                      0.039     0.358 f  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/rst_in_out_reg/Q
                         net (fo=18, routed)          0.124     0.481    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/rst_in_out
    SLICE_X54Y6          FDCE                                         f  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[17]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.bufg_gt_rxoutclkmon_inst/O rise edge)
                                                      0.000     0.000 r  
    BUFG_GT_X0Y22        BUFG_GT                      0.000     0.000 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.bufg_gt_rxoutclkmon_inst/O
    X2Y0 (CLOCK_ROOT)    net (fo=31, routed)          0.372     0.372    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/gen_cal_rx_en.rxoutclkmon
    SLICE_X54Y6          FDCE                                         r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[17]/C
                         clock pessimism             -0.031     0.341    
    SLICE_X54Y6          FDCE (Remov_BFF_SLICEM_C_CLR)
                                                     -0.020     0.321    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[17]
  -------------------------------------------------------------------
                         required time                         -0.321    
                         arrival time                           0.481    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/rst_in_out_reg/C
                            (rising edge-triggered cell FDPE clocked by xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.bufg_gt_rxoutclkmon_inst/O  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[10]/CLR
                            (removal check against rising-edge clock xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.bufg_gt_rxoutclkmon_inst/O  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.bufg_gt_rxoutclkmon_inst/O rise@0.000ns - xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.bufg_gt_rxoutclkmon_inst/O rise@0.000ns)
  Data Path Delay:        0.192ns  (logic 0.039ns (20.301%)  route 0.153ns (79.699%))
  Logic Levels:           0  
  Clock Path Skew:        0.027ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.376ns
    Source Clock Delay      (SCD):    0.319ns
    Clock Pessimism Removal (CPR):    0.031ns
  Clock Net Delay (Source):      0.319ns (routing 0.001ns, distribution 0.318ns)
  Clock Net Delay (Destination): 0.376ns (routing 0.001ns, distribution 0.375ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.bufg_gt_rxoutclkmon_inst/O rise edge)
                                                      0.000     0.000 r  
    BUFG_GT_X0Y22        BUFG_GT                      0.000     0.000 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.bufg_gt_rxoutclkmon_inst/O
    X2Y0 (CLOCK_ROOT)    net (fo=31, routed)          0.319     0.319    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/gen_cal_rx_en.rxoutclkmon
    SLICE_X55Y8          FDPE                                         r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/rst_in_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y8          FDPE (Prop_AFF_SLICEL_C_Q)
                                                      0.039     0.358 f  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/rst_in_out_reg/Q
                         net (fo=18, routed)          0.153     0.511    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/rst_in_out
    SLICE_X54Y5          FDCE                                         f  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.bufg_gt_rxoutclkmon_inst/O rise edge)
                                                      0.000     0.000 r  
    BUFG_GT_X0Y22        BUFG_GT                      0.000     0.000 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.bufg_gt_rxoutclkmon_inst/O
    X2Y0 (CLOCK_ROOT)    net (fo=31, routed)          0.376     0.376    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/gen_cal_rx_en.rxoutclkmon
    SLICE_X54Y5          FDCE                                         r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[10]/C
                         clock pessimism             -0.031     0.345    
    SLICE_X54Y5          FDCE (Remov_CFF_SLICEM_C_CLR)
                                                     -0.020     0.325    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[10]
  -------------------------------------------------------------------
                         required time                         -0.325    
                         arrival time                           0.511    
  -------------------------------------------------------------------
                         slack                                  0.185    

Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/rst_in_out_reg/C
                            (rising edge-triggered cell FDPE clocked by xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.bufg_gt_rxoutclkmon_inst/O  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[11]/CLR
                            (removal check against rising-edge clock xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.bufg_gt_rxoutclkmon_inst/O  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.bufg_gt_rxoutclkmon_inst/O rise@0.000ns - xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.bufg_gt_rxoutclkmon_inst/O rise@0.000ns)
  Data Path Delay:        0.192ns  (logic 0.039ns (20.301%)  route 0.153ns (79.699%))
  Logic Levels:           0  
  Clock Path Skew:        0.027ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.376ns
    Source Clock Delay      (SCD):    0.319ns
    Clock Pessimism Removal (CPR):    0.031ns
  Clock Net Delay (Source):      0.319ns (routing 0.001ns, distribution 0.318ns)
  Clock Net Delay (Destination): 0.376ns (routing 0.001ns, distribution 0.375ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.bufg_gt_rxoutclkmon_inst/O rise edge)
                                                      0.000     0.000 r  
    BUFG_GT_X0Y22        BUFG_GT                      0.000     0.000 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.bufg_gt_rxoutclkmon_inst/O
    X2Y0 (CLOCK_ROOT)    net (fo=31, routed)          0.319     0.319    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/gen_cal_rx_en.rxoutclkmon
    SLICE_X55Y8          FDPE                                         r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/rst_in_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y8          FDPE (Prop_AFF_SLICEL_C_Q)
                                                      0.039     0.358 f  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/rst_in_out_reg/Q
                         net (fo=18, routed)          0.153     0.511    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/rst_in_out
    SLICE_X54Y5          FDCE                                         f  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.bufg_gt_rxoutclkmon_inst/O rise edge)
                                                      0.000     0.000 r  
    BUFG_GT_X0Y22        BUFG_GT                      0.000     0.000 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.bufg_gt_rxoutclkmon_inst/O
    X2Y0 (CLOCK_ROOT)    net (fo=31, routed)          0.376     0.376    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/gen_cal_rx_en.rxoutclkmon
    SLICE_X54Y5          FDCE                                         r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[11]/C
                         clock pessimism             -0.031     0.345    
    SLICE_X54Y5          FDCE (Remov_DFF_SLICEM_C_CLR)
                                                     -0.020     0.325    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[11]
  -------------------------------------------------------------------
                         required time                         -0.325    
                         arrival time                           0.511    
  -------------------------------------------------------------------
                         slack                                  0.185    

Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/rst_in_out_reg/C
                            (rising edge-triggered cell FDPE clocked by xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.bufg_gt_rxoutclkmon_inst/O  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[8]/CLR
                            (removal check against rising-edge clock xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.bufg_gt_rxoutclkmon_inst/O  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.bufg_gt_rxoutclkmon_inst/O rise@0.000ns - xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.bufg_gt_rxoutclkmon_inst/O rise@0.000ns)
  Data Path Delay:        0.192ns  (logic 0.039ns (20.301%)  route 0.153ns (79.699%))
  Logic Levels:           0  
  Clock Path Skew:        0.027ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.376ns
    Source Clock Delay      (SCD):    0.319ns
    Clock Pessimism Removal (CPR):    0.031ns
  Clock Net Delay (Source):      0.319ns (routing 0.001ns, distribution 0.318ns)
  Clock Net Delay (Destination): 0.376ns (routing 0.001ns, distribution 0.375ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.bufg_gt_rxoutclkmon_inst/O rise edge)
                                                      0.000     0.000 r  
    BUFG_GT_X0Y22        BUFG_GT                      0.000     0.000 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.bufg_gt_rxoutclkmon_inst/O
    X2Y0 (CLOCK_ROOT)    net (fo=31, routed)          0.319     0.319    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/gen_cal_rx_en.rxoutclkmon
    SLICE_X55Y8          FDPE                                         r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/rst_in_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y8          FDPE (Prop_AFF_SLICEL_C_Q)
                                                      0.039     0.358 f  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/rst_in_out_reg/Q
                         net (fo=18, routed)          0.153     0.511    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/rst_in_out
    SLICE_X54Y5          FDCE                                         f  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.bufg_gt_rxoutclkmon_inst/O rise edge)
                                                      0.000     0.000 r  
    BUFG_GT_X0Y22        BUFG_GT                      0.000     0.000 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.bufg_gt_rxoutclkmon_inst/O
    X2Y0 (CLOCK_ROOT)    net (fo=31, routed)          0.376     0.376    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/gen_cal_rx_en.rxoutclkmon
    SLICE_X54Y5          FDCE                                         r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[8]/C
                         clock pessimism             -0.031     0.345    
    SLICE_X54Y5          FDCE (Remov_AFF_SLICEM_C_CLR)
                                                     -0.020     0.325    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[8]
  -------------------------------------------------------------------
                         required time                         -0.325    
                         arrival time                           0.511    
  -------------------------------------------------------------------
                         slack                                  0.185    

Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/rst_in_out_reg/C
                            (rising edge-triggered cell FDPE clocked by xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.bufg_gt_rxoutclkmon_inst/O  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[9]/CLR
                            (removal check against rising-edge clock xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.bufg_gt_rxoutclkmon_inst/O  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.bufg_gt_rxoutclkmon_inst/O rise@0.000ns - xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.bufg_gt_rxoutclkmon_inst/O rise@0.000ns)
  Data Path Delay:        0.192ns  (logic 0.039ns (20.301%)  route 0.153ns (79.699%))
  Logic Levels:           0  
  Clock Path Skew:        0.027ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.376ns
    Source Clock Delay      (SCD):    0.319ns
    Clock Pessimism Removal (CPR):    0.031ns
  Clock Net Delay (Source):      0.319ns (routing 0.001ns, distribution 0.318ns)
  Clock Net Delay (Destination): 0.376ns (routing 0.001ns, distribution 0.375ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.bufg_gt_rxoutclkmon_inst/O rise edge)
                                                      0.000     0.000 r  
    BUFG_GT_X0Y22        BUFG_GT                      0.000     0.000 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.bufg_gt_rxoutclkmon_inst/O
    X2Y0 (CLOCK_ROOT)    net (fo=31, routed)          0.319     0.319    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/gen_cal_rx_en.rxoutclkmon
    SLICE_X55Y8          FDPE                                         r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/rst_in_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y8          FDPE (Prop_AFF_SLICEL_C_Q)
                                                      0.039     0.358 f  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/rst_in_out_reg/Q
                         net (fo=18, routed)          0.153     0.511    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/rst_in_out
    SLICE_X54Y5          FDCE                                         f  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.bufg_gt_rxoutclkmon_inst/O rise edge)
                                                      0.000     0.000 r  
    BUFG_GT_X0Y22        BUFG_GT                      0.000     0.000 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.bufg_gt_rxoutclkmon_inst/O
    X2Y0 (CLOCK_ROOT)    net (fo=31, routed)          0.376     0.376    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/gen_cal_rx_en.rxoutclkmon
    SLICE_X54Y5          FDCE                                         r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[9]/C
                         clock pessimism             -0.031     0.345    
    SLICE_X54Y5          FDCE (Remov_BFF_SLICEM_C_CLR)
                                                     -0.020     0.325    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[9]
  -------------------------------------------------------------------
                         required time                         -0.325    
                         arrival time                           0.511    
  -------------------------------------------------------------------
                         slack                                  0.185    

Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/rst_in_out_reg/C
                            (rising edge-triggered cell FDPE clocked by xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.bufg_gt_rxoutclkmon_inst/O  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[12]/CLR
                            (removal check against rising-edge clock xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.bufg_gt_rxoutclkmon_inst/O  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.bufg_gt_rxoutclkmon_inst/O rise@0.000ns - xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.bufg_gt_rxoutclkmon_inst/O rise@0.000ns)
  Data Path Delay:        0.191ns  (logic 0.039ns (20.407%)  route 0.152ns (79.593%))
  Logic Levels:           0  
  Clock Path Skew:        0.026ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.375ns
    Source Clock Delay      (SCD):    0.319ns
    Clock Pessimism Removal (CPR):    0.031ns
  Clock Net Delay (Source):      0.319ns (routing 0.001ns, distribution 0.318ns)
  Clock Net Delay (Destination): 0.375ns (routing 0.001ns, distribution 0.374ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.bufg_gt_rxoutclkmon_inst/O rise edge)
                                                      0.000     0.000 r  
    BUFG_GT_X0Y22        BUFG_GT                      0.000     0.000 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.bufg_gt_rxoutclkmon_inst/O
    X2Y0 (CLOCK_ROOT)    net (fo=31, routed)          0.319     0.319    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/gen_cal_rx_en.rxoutclkmon
    SLICE_X55Y8          FDPE                                         r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/rst_in_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y8          FDPE (Prop_AFF_SLICEL_C_Q)
                                                      0.039     0.358 f  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/rst_in_out_reg/Q
                         net (fo=18, routed)          0.152     0.510    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/rst_in_out
    SLICE_X54Y5          FDCE                                         f  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.bufg_gt_rxoutclkmon_inst/O rise edge)
                                                      0.000     0.000 r  
    BUFG_GT_X0Y22        BUFG_GT                      0.000     0.000 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.bufg_gt_rxoutclkmon_inst/O
    X2Y0 (CLOCK_ROOT)    net (fo=31, routed)          0.375     0.375    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/gen_cal_rx_en.rxoutclkmon
    SLICE_X54Y5          FDCE                                         r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[12]/C
                         clock pessimism             -0.031     0.344    
    SLICE_X54Y5          FDCE (Remov_EFF_SLICEM_C_CLR)
                                                     -0.020     0.324    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[12]
  -------------------------------------------------------------------
                         required time                         -0.324    
                         arrival time                           0.510    
  -------------------------------------------------------------------
                         slack                                  0.185    

Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/rst_in_out_reg/C
                            (rising edge-triggered cell FDPE clocked by xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.bufg_gt_rxoutclkmon_inst/O  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[13]/CLR
                            (removal check against rising-edge clock xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.bufg_gt_rxoutclkmon_inst/O  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.bufg_gt_rxoutclkmon_inst/O rise@0.000ns - xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.bufg_gt_rxoutclkmon_inst/O rise@0.000ns)
  Data Path Delay:        0.191ns  (logic 0.039ns (20.407%)  route 0.152ns (79.593%))
  Logic Levels:           0  
  Clock Path Skew:        0.026ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.375ns
    Source Clock Delay      (SCD):    0.319ns
    Clock Pessimism Removal (CPR):    0.031ns
  Clock Net Delay (Source):      0.319ns (routing 0.001ns, distribution 0.318ns)
  Clock Net Delay (Destination): 0.375ns (routing 0.001ns, distribution 0.374ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.bufg_gt_rxoutclkmon_inst/O rise edge)
                                                      0.000     0.000 r  
    BUFG_GT_X0Y22        BUFG_GT                      0.000     0.000 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.bufg_gt_rxoutclkmon_inst/O
    X2Y0 (CLOCK_ROOT)    net (fo=31, routed)          0.319     0.319    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/gen_cal_rx_en.rxoutclkmon
    SLICE_X55Y8          FDPE                                         r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/rst_in_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y8          FDPE (Prop_AFF_SLICEL_C_Q)
                                                      0.039     0.358 f  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/rst_in_out_reg/Q
                         net (fo=18, routed)          0.152     0.510    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/rst_in_out
    SLICE_X54Y5          FDCE                                         f  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.bufg_gt_rxoutclkmon_inst/O rise edge)
                                                      0.000     0.000 r  
    BUFG_GT_X0Y22        BUFG_GT                      0.000     0.000 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.bufg_gt_rxoutclkmon_inst/O
    X2Y0 (CLOCK_ROOT)    net (fo=31, routed)          0.375     0.375    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/gen_cal_rx_en.rxoutclkmon
    SLICE_X54Y5          FDCE                                         r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[13]/C
                         clock pessimism             -0.031     0.344    
    SLICE_X54Y5          FDCE (Remov_FFF_SLICEM_C_CLR)
                                                     -0.020     0.324    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[13]
  -------------------------------------------------------------------
                         required time                         -0.324    
                         arrival time                           0.510    
  -------------------------------------------------------------------
                         slack                                  0.185    

Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/rst_in_out_reg/C
                            (rising edge-triggered cell FDPE clocked by xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.bufg_gt_rxoutclkmon_inst/O  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[14]/CLR
                            (removal check against rising-edge clock xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.bufg_gt_rxoutclkmon_inst/O  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.bufg_gt_rxoutclkmon_inst/O rise@0.000ns - xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.bufg_gt_rxoutclkmon_inst/O rise@0.000ns)
  Data Path Delay:        0.191ns  (logic 0.039ns (20.407%)  route 0.152ns (79.593%))
  Logic Levels:           0  
  Clock Path Skew:        0.026ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.375ns
    Source Clock Delay      (SCD):    0.319ns
    Clock Pessimism Removal (CPR):    0.031ns
  Clock Net Delay (Source):      0.319ns (routing 0.001ns, distribution 0.318ns)
  Clock Net Delay (Destination): 0.375ns (routing 0.001ns, distribution 0.374ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.bufg_gt_rxoutclkmon_inst/O rise edge)
                                                      0.000     0.000 r  
    BUFG_GT_X0Y22        BUFG_GT                      0.000     0.000 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.bufg_gt_rxoutclkmon_inst/O
    X2Y0 (CLOCK_ROOT)    net (fo=31, routed)          0.319     0.319    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/gen_cal_rx_en.rxoutclkmon
    SLICE_X55Y8          FDPE                                         r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/rst_in_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y8          FDPE (Prop_AFF_SLICEL_C_Q)
                                                      0.039     0.358 f  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/rst_in_out_reg/Q
                         net (fo=18, routed)          0.152     0.510    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/rst_in_out
    SLICE_X54Y5          FDCE                                         f  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.bufg_gt_rxoutclkmon_inst/O rise edge)
                                                      0.000     0.000 r  
    BUFG_GT_X0Y22        BUFG_GT                      0.000     0.000 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.bufg_gt_rxoutclkmon_inst/O
    X2Y0 (CLOCK_ROOT)    net (fo=31, routed)          0.375     0.375    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/gen_cal_rx_en.rxoutclkmon
    SLICE_X54Y5          FDCE                                         r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[14]/C
                         clock pessimism             -0.031     0.344    
    SLICE_X54Y5          FDCE (Remov_GFF_SLICEM_C_CLR)
                                                     -0.020     0.324    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[14]
  -------------------------------------------------------------------
                         required time                         -0.324    
                         arrival time                           0.510    
  -------------------------------------------------------------------
                         slack                                  0.185    

Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/rst_in_out_reg/C
                            (rising edge-triggered cell FDPE clocked by xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.bufg_gt_rxoutclkmon_inst/O  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[15]/CLR
                            (removal check against rising-edge clock xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.bufg_gt_rxoutclkmon_inst/O  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.bufg_gt_rxoutclkmon_inst/O rise@0.000ns - xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.bufg_gt_rxoutclkmon_inst/O rise@0.000ns)
  Data Path Delay:        0.191ns  (logic 0.039ns (20.407%)  route 0.152ns (79.593%))
  Logic Levels:           0  
  Clock Path Skew:        0.026ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.375ns
    Source Clock Delay      (SCD):    0.319ns
    Clock Pessimism Removal (CPR):    0.031ns
  Clock Net Delay (Source):      0.319ns (routing 0.001ns, distribution 0.318ns)
  Clock Net Delay (Destination): 0.375ns (routing 0.001ns, distribution 0.374ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.bufg_gt_rxoutclkmon_inst/O rise edge)
                                                      0.000     0.000 r  
    BUFG_GT_X0Y22        BUFG_GT                      0.000     0.000 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.bufg_gt_rxoutclkmon_inst/O
    X2Y0 (CLOCK_ROOT)    net (fo=31, routed)          0.319     0.319    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/gen_cal_rx_en.rxoutclkmon
    SLICE_X55Y8          FDPE                                         r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/rst_in_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y8          FDPE (Prop_AFF_SLICEL_C_Q)
                                                      0.039     0.358 f  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/rst_in_out_reg/Q
                         net (fo=18, routed)          0.152     0.510    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/rst_in_out
    SLICE_X54Y5          FDCE                                         f  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.bufg_gt_rxoutclkmon_inst/O rise edge)
                                                      0.000     0.000 r  
    BUFG_GT_X0Y22        BUFG_GT                      0.000     0.000 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.bufg_gt_rxoutclkmon_inst/O
    X2Y0 (CLOCK_ROOT)    net (fo=31, routed)          0.375     0.375    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/gen_cal_rx_en.rxoutclkmon
    SLICE_X54Y5          FDCE                                         r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[15]/C
                         clock pessimism             -0.031     0.344    
    SLICE_X54Y5          FDCE (Remov_HFF_SLICEM_C_CLR)
                                                     -0.020     0.324    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[15]
  -------------------------------------------------------------------
                         required time                         -0.324    
                         arrival time                           0.510    
  -------------------------------------------------------------------
                         slack                                  0.185    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  GTHE4_CHANNEL_RXOUTCLK[0]
  To Clock:  GTHE4_CHANNEL_RXOUTCLK[0]

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.gtwiz_userclk_rx_active_meta_reg/C
                            (rising edge-triggered cell FDCE clocked by GTHE4_CHANNEL_RXOUTCLK[0]  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.gtwiz_userclk_rx_active_sync_reg/D
                            (rising edge-triggered cell FDCE clocked by GTHE4_CHANNEL_RXOUTCLK[0]  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.380ns  (logic 0.081ns (21.316%)  route 0.299ns (78.684%))
  Logic Levels:           0  
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.684ns
    Source Clock Delay      (SCD):    0.788ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.546ns (routing 0.002ns, distribution 0.544ns)
  Clock Net Delay (Destination): 0.472ns (routing 0.001ns, distribution 0.471ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GTHE4_CHANNEL_RXOUTCLK[0] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL                0.000     0.000 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.112     0.112    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gtwiz_userclk_rx_srcclk_out[0]
    BUFG_GT_X0Y21        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.242 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X2Y0 (CLOCK_ROOT)    net (fo=10, routed)          0.546     0.788    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gtwiz_userclk_rx_usrclk2_out[0]
    SLICE_X60Y16         FDCE                                         r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.gtwiz_userclk_rx_active_meta_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y16         FDCE (Prop_AFF2_SLICEL_C_Q)
                                                      0.081     0.869 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.gtwiz_userclk_rx_active_meta_reg/Q
                         net (fo=1, routed)           0.299     1.168    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.gtwiz_userclk_rx_active_meta
    SLICE_X60Y16         FDCE                                         r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.gtwiz_userclk_rx_active_sync_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock GTHE4_CHANNEL_RXOUTCLK[0] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL                0.000     0.000 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.098     0.098    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gtwiz_userclk_rx_srcclk_out[0]
    BUFG_GT_X0Y21        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.212 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X2Y0 (CLOCK_ROOT)    net (fo=10, routed)          0.472     0.684    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gtwiz_userclk_rx_usrclk2_out[0]
    SLICE_X60Y16         FDCE                                         r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.gtwiz_userclk_rx_active_sync_reg/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.gtwiz_userclk_rx_active_meta_reg/C
                            (rising edge-triggered cell FDCE clocked by GTHE4_CHANNEL_RXOUTCLK[0]  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.gtwiz_userclk_rx_active_sync_reg/D
                            (rising edge-triggered cell FDCE clocked by GTHE4_CHANNEL_RXOUTCLK[0]  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.144ns  (logic 0.040ns (27.778%)  route 0.104ns (72.222%))
  Logic Levels:           0  
  Clock Path Skew:        0.067ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.522ns
    Source Clock Delay      (SCD):    0.455ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.309ns (routing 0.001ns, distribution 0.308ns)
  Clock Net Delay (Destination): 0.355ns (routing 0.001ns, distribution 0.354ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GTHE4_CHANNEL_RXOUTCLK[0] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL                0.000     0.000 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.073     0.073    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gtwiz_userclk_rx_srcclk_out[0]
    BUFG_GT_X0Y21        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.146 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X2Y0 (CLOCK_ROOT)    net (fo=10, routed)          0.309     0.455    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gtwiz_userclk_rx_usrclk2_out[0]
    SLICE_X60Y16         FDCE                                         r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.gtwiz_userclk_rx_active_meta_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y16         FDCE (Prop_AFF2_SLICEL_C_Q)
                                                      0.040     0.495 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.gtwiz_userclk_rx_active_meta_reg/Q
                         net (fo=1, routed)           0.104     0.599    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.gtwiz_userclk_rx_active_meta
    SLICE_X60Y16         FDCE                                         r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.gtwiz_userclk_rx_active_sync_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock GTHE4_CHANNEL_RXOUTCLK[0] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL                0.000     0.000 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.085     0.085    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gtwiz_userclk_rx_srcclk_out[0]
    BUFG_GT_X0Y21        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.167 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X2Y0 (CLOCK_ROOT)    net (fo=10, routed)          0.355     0.522    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gtwiz_userclk_rx_usrclk2_out[0]
    SLICE_X60Y16         FDCE                                         r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.gtwiz_userclk_rx_active_sync_reg/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  GTHE4_CHANNEL_TXOUTCLK[0]

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXSYNCDONE
                            (internal pin)
  Destination:            xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_buffer_bypass_internal.gen_single_instance.gtwiz_buffbypass_tx_inst/gen_gtwiz_buffbypass_tx_main.gen_auto_mode.bit_synchronizer_master_syncdone_inst/i_in_meta_reg/D
                            (rising edge-triggered cell FDRE clocked by GTHE4_CHANNEL_TXOUTCLK[0]  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.652ns  (logic 0.000ns (0.000%)  route 0.652ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.039ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.580ns (routing 0.574ns, distribution 1.006ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL                0.000     0.000 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXSYNCDONE
                         net (fo=1, routed)           0.652     0.652    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_buffer_bypass_internal.gen_single_instance.gtwiz_buffbypass_tx_inst/gen_gtwiz_buffbypass_tx_main.gen_auto_mode.bit_synchronizer_master_syncdone_inst/GTHE4_CHANNEL_TXSYNCDONE[0]
    SLICE_X59Y23         FDRE                                         r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_buffer_bypass_internal.gen_single_instance.gtwiz_buffbypass_tx_inst/gen_gtwiz_buffbypass_tx_main.gen_auto_mode.bit_synchronizer_master_syncdone_inst/i_in_meta_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock GTHE4_CHANNEL_TXOUTCLK[0] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL                0.000     0.000 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.099     0.099    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_srcclk_out[0]
    BUFG_GT_X0Y20        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.213 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=359, routed)         1.580     1.793    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_buffer_bypass_internal.gen_single_instance.gtwiz_buffbypass_tx_inst/gen_gtwiz_buffbypass_tx_main.gen_auto_mode.bit_synchronizer_master_syncdone_inst/gtwiz_userclk_tx_usrclk2_out[0]
    SLICE_X59Y23         FDRE                                         r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_buffer_bypass_internal.gen_single_instance.gtwiz_buffbypass_tx_inst/gen_gtwiz_buffbypass_tx_main.gen_auto_mode.bit_synchronizer_master_syncdone_inst/i_in_meta_reg/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXSYNCDONE
                            (internal pin)
  Destination:            xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_buffer_bypass_internal.gen_single_instance.gtwiz_buffbypass_tx_inst/gen_gtwiz_buffbypass_tx_main.gen_auto_mode.bit_synchronizer_master_syncdone_inst/i_in_meta_reg/D
                            (rising edge-triggered cell FDRE clocked by GTHE4_CHANNEL_TXOUTCLK[0]  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.324ns  (logic 0.000ns (0.000%)  route 0.324ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.039ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.110ns (routing 0.385ns, distribution 0.725ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL                0.000     0.000 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXSYNCDONE
                         net (fo=1, routed)           0.324     0.324    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_buffer_bypass_internal.gen_single_instance.gtwiz_buffbypass_tx_inst/gen_gtwiz_buffbypass_tx_main.gen_auto_mode.bit_synchronizer_master_syncdone_inst/GTHE4_CHANNEL_TXSYNCDONE[0]
    SLICE_X59Y23         FDRE                                         r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_buffer_bypass_internal.gen_single_instance.gtwiz_buffbypass_tx_inst/gen_gtwiz_buffbypass_tx_main.gen_auto_mode.bit_synchronizer_master_syncdone_inst/i_in_meta_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock GTHE4_CHANNEL_TXOUTCLK[0] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL                0.000     0.000 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.085     0.085    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_srcclk_out[0]
    BUFG_GT_X0Y20        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.167 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=359, routed)         1.110     1.277    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_buffer_bypass_internal.gen_single_instance.gtwiz_buffbypass_tx_inst/gen_gtwiz_buffbypass_tx_main.gen_auto_mode.bit_synchronizer_master_syncdone_inst/gtwiz_userclk_tx_usrclk2_out[0]
    SLICE_X59Y23         FDRE                                         r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_buffer_bypass_internal.gen_single_instance.gtwiz_buffbypass_tx_inst/gen_gtwiz_buffbypass_tx_main.gen_auto_mode.bit_synchronizer_master_syncdone_inst/i_in_meta_reg/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  GTHE4_CHANNEL_TXOUTCLK[0]
  To Clock:  GTHE4_CHANNEL_TXOUTCLK[0]

Max Delay             6 Endpoints
Min Delay             6 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_tx_done_inst/rst_in_out_reg/C
                            (rising edge-triggered cell FDCE clocked by GTHE4_CHANNEL_TXOUTCLK[0]  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_buffer_bypass_internal.gen_single_instance.gtwiz_buffbypass_tx_inst/gen_gtwiz_buffbypass_tx_main.gen_auto_mode.reset_synchronizer_resetdone_inst/rst_in_meta_reg/CLR
                            (recovery check against rising-edge clock GTHE4_CHANNEL_TXOUTCLK[0]  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        0.572ns  (logic 0.079ns (13.810%)  route 0.493ns (86.190%))
  Logic Levels:           0  
  Clock Path Skew:        -0.248ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.787ns
    Source Clock Delay      (SCD):    2.035ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.792ns (routing 0.634ns, distribution 1.158ns)
  Clock Net Delay (Destination): 1.574ns (routing 0.574ns, distribution 1.000ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GTHE4_CHANNEL_TXOUTCLK[0] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL                0.000     0.000 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.113     0.113    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_srcclk_out[0]
    BUFG_GT_X0Y20        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.243 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=359, routed)         1.792     2.035    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_tx_done_inst/gtwiz_userclk_tx_usrclk2_out[0]
    SLICE_X57Y39         FDCE                                         r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_tx_done_inst/rst_in_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y39         FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     2.114 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_tx_done_inst/rst_in_out_reg/Q
                         net (fo=8, routed)           0.493     2.607    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_buffer_bypass_internal.gen_single_instance.gtwiz_buffbypass_tx_inst/gen_gtwiz_buffbypass_tx_main.gen_auto_mode.reset_synchronizer_resetdone_inst/rst_in_sync2_reg_0
    SLICE_X58Y26         FDCE                                         f  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_buffer_bypass_internal.gen_single_instance.gtwiz_buffbypass_tx_inst/gen_gtwiz_buffbypass_tx_main.gen_auto_mode.reset_synchronizer_resetdone_inst/rst_in_meta_reg/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock GTHE4_CHANNEL_TXOUTCLK[0] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL                0.000     0.000 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.099     0.099    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_srcclk_out[0]
    BUFG_GT_X0Y20        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.213 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=359, routed)         1.574     1.787    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_buffer_bypass_internal.gen_single_instance.gtwiz_buffbypass_tx_inst/gen_gtwiz_buffbypass_tx_main.gen_auto_mode.reset_synchronizer_resetdone_inst/gtwiz_userclk_tx_usrclk2_out[0]
    SLICE_X58Y26         FDCE                                         r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_buffer_bypass_internal.gen_single_instance.gtwiz_buffbypass_tx_inst/gen_gtwiz_buffbypass_tx_main.gen_auto_mode.reset_synchronizer_resetdone_inst/rst_in_meta_reg/C

Slack:                    inf
  Source:                 xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_tx_done_inst/rst_in_out_reg/C
                            (rising edge-triggered cell FDCE clocked by GTHE4_CHANNEL_TXOUTCLK[0]  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_buffer_bypass_internal.gen_single_instance.gtwiz_buffbypass_tx_inst/gen_gtwiz_buffbypass_tx_main.gen_auto_mode.reset_synchronizer_resetdone_inst/rst_in_out_reg/CLR
                            (recovery check against rising-edge clock GTHE4_CHANNEL_TXOUTCLK[0]  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        0.572ns  (logic 0.079ns (13.810%)  route 0.493ns (86.190%))
  Logic Levels:           0  
  Clock Path Skew:        -0.248ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.787ns
    Source Clock Delay      (SCD):    2.035ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.792ns (routing 0.634ns, distribution 1.158ns)
  Clock Net Delay (Destination): 1.574ns (routing 0.574ns, distribution 1.000ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GTHE4_CHANNEL_TXOUTCLK[0] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL                0.000     0.000 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.113     0.113    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_srcclk_out[0]
    BUFG_GT_X0Y20        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.243 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=359, routed)         1.792     2.035    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_tx_done_inst/gtwiz_userclk_tx_usrclk2_out[0]
    SLICE_X57Y39         FDCE                                         r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_tx_done_inst/rst_in_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y39         FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     2.114 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_tx_done_inst/rst_in_out_reg/Q
                         net (fo=8, routed)           0.493     2.607    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_buffer_bypass_internal.gen_single_instance.gtwiz_buffbypass_tx_inst/gen_gtwiz_buffbypass_tx_main.gen_auto_mode.reset_synchronizer_resetdone_inst/rst_in_sync2_reg_0
    SLICE_X58Y26         FDCE                                         f  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_buffer_bypass_internal.gen_single_instance.gtwiz_buffbypass_tx_inst/gen_gtwiz_buffbypass_tx_main.gen_auto_mode.reset_synchronizer_resetdone_inst/rst_in_out_reg/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock GTHE4_CHANNEL_TXOUTCLK[0] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL                0.000     0.000 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.099     0.099    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_srcclk_out[0]
    BUFG_GT_X0Y20        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.213 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=359, routed)         1.574     1.787    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_buffer_bypass_internal.gen_single_instance.gtwiz_buffbypass_tx_inst/gen_gtwiz_buffbypass_tx_main.gen_auto_mode.reset_synchronizer_resetdone_inst/gtwiz_userclk_tx_usrclk2_out[0]
    SLICE_X58Y26         FDCE                                         r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_buffer_bypass_internal.gen_single_instance.gtwiz_buffbypass_tx_inst/gen_gtwiz_buffbypass_tx_main.gen_auto_mode.reset_synchronizer_resetdone_inst/rst_in_out_reg/C

Slack:                    inf
  Source:                 xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_tx_done_inst/rst_in_out_reg/C
                            (rising edge-triggered cell FDCE clocked by GTHE4_CHANNEL_TXOUTCLK[0]  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_buffer_bypass_internal.gen_single_instance.gtwiz_buffbypass_tx_inst/gen_gtwiz_buffbypass_tx_main.gen_auto_mode.reset_synchronizer_resetdone_inst/rst_in_sync1_reg/CLR
                            (recovery check against rising-edge clock GTHE4_CHANNEL_TXOUTCLK[0]  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        0.572ns  (logic 0.079ns (13.810%)  route 0.493ns (86.190%))
  Logic Levels:           0  
  Clock Path Skew:        -0.248ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.787ns
    Source Clock Delay      (SCD):    2.035ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.792ns (routing 0.634ns, distribution 1.158ns)
  Clock Net Delay (Destination): 1.574ns (routing 0.574ns, distribution 1.000ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GTHE4_CHANNEL_TXOUTCLK[0] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL                0.000     0.000 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.113     0.113    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_srcclk_out[0]
    BUFG_GT_X0Y20        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.243 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=359, routed)         1.792     2.035    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_tx_done_inst/gtwiz_userclk_tx_usrclk2_out[0]
    SLICE_X57Y39         FDCE                                         r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_tx_done_inst/rst_in_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y39         FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     2.114 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_tx_done_inst/rst_in_out_reg/Q
                         net (fo=8, routed)           0.493     2.607    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_buffer_bypass_internal.gen_single_instance.gtwiz_buffbypass_tx_inst/gen_gtwiz_buffbypass_tx_main.gen_auto_mode.reset_synchronizer_resetdone_inst/rst_in_sync2_reg_0
    SLICE_X58Y26         FDCE                                         f  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_buffer_bypass_internal.gen_single_instance.gtwiz_buffbypass_tx_inst/gen_gtwiz_buffbypass_tx_main.gen_auto_mode.reset_synchronizer_resetdone_inst/rst_in_sync1_reg/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock GTHE4_CHANNEL_TXOUTCLK[0] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL                0.000     0.000 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.099     0.099    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_srcclk_out[0]
    BUFG_GT_X0Y20        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.213 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=359, routed)         1.574     1.787    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_buffer_bypass_internal.gen_single_instance.gtwiz_buffbypass_tx_inst/gen_gtwiz_buffbypass_tx_main.gen_auto_mode.reset_synchronizer_resetdone_inst/gtwiz_userclk_tx_usrclk2_out[0]
    SLICE_X58Y26         FDCE                                         r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_buffer_bypass_internal.gen_single_instance.gtwiz_buffbypass_tx_inst/gen_gtwiz_buffbypass_tx_main.gen_auto_mode.reset_synchronizer_resetdone_inst/rst_in_sync1_reg/C

Slack:                    inf
  Source:                 xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_tx_done_inst/rst_in_out_reg/C
                            (rising edge-triggered cell FDCE clocked by GTHE4_CHANNEL_TXOUTCLK[0]  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_buffer_bypass_internal.gen_single_instance.gtwiz_buffbypass_tx_inst/gen_gtwiz_buffbypass_tx_main.gen_auto_mode.reset_synchronizer_resetdone_inst/rst_in_sync2_reg/CLR
                            (recovery check against rising-edge clock GTHE4_CHANNEL_TXOUTCLK[0]  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        0.572ns  (logic 0.079ns (13.810%)  route 0.493ns (86.190%))
  Logic Levels:           0  
  Clock Path Skew:        -0.248ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.787ns
    Source Clock Delay      (SCD):    2.035ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.792ns (routing 0.634ns, distribution 1.158ns)
  Clock Net Delay (Destination): 1.574ns (routing 0.574ns, distribution 1.000ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GTHE4_CHANNEL_TXOUTCLK[0] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL                0.000     0.000 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.113     0.113    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_srcclk_out[0]
    BUFG_GT_X0Y20        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.243 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=359, routed)         1.792     2.035    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_tx_done_inst/gtwiz_userclk_tx_usrclk2_out[0]
    SLICE_X57Y39         FDCE                                         r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_tx_done_inst/rst_in_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y39         FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     2.114 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_tx_done_inst/rst_in_out_reg/Q
                         net (fo=8, routed)           0.493     2.607    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_buffer_bypass_internal.gen_single_instance.gtwiz_buffbypass_tx_inst/gen_gtwiz_buffbypass_tx_main.gen_auto_mode.reset_synchronizer_resetdone_inst/rst_in_sync2_reg_0
    SLICE_X58Y26         FDCE                                         f  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_buffer_bypass_internal.gen_single_instance.gtwiz_buffbypass_tx_inst/gen_gtwiz_buffbypass_tx_main.gen_auto_mode.reset_synchronizer_resetdone_inst/rst_in_sync2_reg/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock GTHE4_CHANNEL_TXOUTCLK[0] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL                0.000     0.000 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.099     0.099    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_srcclk_out[0]
    BUFG_GT_X0Y20        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.213 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=359, routed)         1.574     1.787    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_buffer_bypass_internal.gen_single_instance.gtwiz_buffbypass_tx_inst/gen_gtwiz_buffbypass_tx_main.gen_auto_mode.reset_synchronizer_resetdone_inst/gtwiz_userclk_tx_usrclk2_out[0]
    SLICE_X58Y26         FDCE                                         r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_buffer_bypass_internal.gen_single_instance.gtwiz_buffbypass_tx_inst/gen_gtwiz_buffbypass_tx_main.gen_auto_mode.reset_synchronizer_resetdone_inst/rst_in_sync2_reg/C

Slack:                    inf
  Source:                 xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_tx_done_inst/rst_in_out_reg/C
                            (rising edge-triggered cell FDCE clocked by GTHE4_CHANNEL_TXOUTCLK[0]  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_buffer_bypass_internal.gen_single_instance.gtwiz_buffbypass_tx_inst/gen_gtwiz_buffbypass_tx_main.gen_auto_mode.reset_synchronizer_resetdone_inst/rst_in_sync3_reg/CLR
                            (recovery check against rising-edge clock GTHE4_CHANNEL_TXOUTCLK[0]  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        0.572ns  (logic 0.079ns (13.810%)  route 0.493ns (86.190%))
  Logic Levels:           0  
  Clock Path Skew:        -0.248ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.787ns
    Source Clock Delay      (SCD):    2.035ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.792ns (routing 0.634ns, distribution 1.158ns)
  Clock Net Delay (Destination): 1.574ns (routing 0.574ns, distribution 1.000ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GTHE4_CHANNEL_TXOUTCLK[0] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL                0.000     0.000 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.113     0.113    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_srcclk_out[0]
    BUFG_GT_X0Y20        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.243 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=359, routed)         1.792     2.035    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_tx_done_inst/gtwiz_userclk_tx_usrclk2_out[0]
    SLICE_X57Y39         FDCE                                         r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_tx_done_inst/rst_in_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y39         FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     2.114 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_tx_done_inst/rst_in_out_reg/Q
                         net (fo=8, routed)           0.493     2.607    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_buffer_bypass_internal.gen_single_instance.gtwiz_buffbypass_tx_inst/gen_gtwiz_buffbypass_tx_main.gen_auto_mode.reset_synchronizer_resetdone_inst/rst_in_sync2_reg_0
    SLICE_X58Y26         FDCE                                         f  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_buffer_bypass_internal.gen_single_instance.gtwiz_buffbypass_tx_inst/gen_gtwiz_buffbypass_tx_main.gen_auto_mode.reset_synchronizer_resetdone_inst/rst_in_sync3_reg/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock GTHE4_CHANNEL_TXOUTCLK[0] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL                0.000     0.000 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.099     0.099    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_srcclk_out[0]
    BUFG_GT_X0Y20        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.213 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=359, routed)         1.574     1.787    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_buffer_bypass_internal.gen_single_instance.gtwiz_buffbypass_tx_inst/gen_gtwiz_buffbypass_tx_main.gen_auto_mode.reset_synchronizer_resetdone_inst/gtwiz_userclk_tx_usrclk2_out[0]
    SLICE_X58Y26         FDCE                                         r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_buffer_bypass_internal.gen_single_instance.gtwiz_buffbypass_tx_inst/gen_gtwiz_buffbypass_tx_main.gen_auto_mode.reset_synchronizer_resetdone_inst/rst_in_sync3_reg/C

Slack:                    inf
  Source:                 xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.gtwiz_userclk_tx_active_meta_reg/C
                            (rising edge-triggered cell FDCE clocked by GTHE4_CHANNEL_TXOUTCLK[0]  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.gtwiz_userclk_tx_active_sync_reg/D
                            (rising edge-triggered cell FDCE clocked by GTHE4_CHANNEL_TXOUTCLK[0]  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.358ns  (logic 0.080ns (22.346%)  route 0.278ns (77.654%))
  Logic Levels:           0  
  Clock Path Skew:        -0.241ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.794ns
    Source Clock Delay      (SCD):    2.035ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.792ns (routing 0.634ns, distribution 1.158ns)
  Clock Net Delay (Destination): 1.581ns (routing 0.574ns, distribution 1.007ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GTHE4_CHANNEL_TXOUTCLK[0] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL                0.000     0.000 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.113     0.113    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_srcclk_out[0]
    BUFG_GT_X0Y20        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.243 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=359, routed)         1.792     2.035    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_usrclk2_out[0]
    SLICE_X58Y25         FDCE                                         r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.gtwiz_userclk_tx_active_meta_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y25         FDCE (Prop_AFF2_SLICEM_C_Q)
                                                      0.080     2.115 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.gtwiz_userclk_tx_active_meta_reg/Q
                         net (fo=1, routed)           0.278     2.393    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.gtwiz_userclk_tx_active_meta
    SLICE_X58Y25         FDCE                                         r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.gtwiz_userclk_tx_active_sync_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock GTHE4_CHANNEL_TXOUTCLK[0] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL                0.000     0.000 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.099     0.099    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_srcclk_out[0]
    BUFG_GT_X0Y20        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.213 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=359, routed)         1.581     1.794    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_usrclk2_out[0]
    SLICE_X58Y25         FDCE                                         r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.gtwiz_userclk_tx_active_sync_reg/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.gtwiz_userclk_tx_active_meta_reg/C
                            (rising edge-triggered cell FDCE clocked by GTHE4_CHANNEL_TXOUTCLK[0]  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.gtwiz_userclk_tx_active_sync_reg/D
                            (rising edge-triggered cell FDCE clocked by GTHE4_CHANNEL_TXOUTCLK[0]  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.153ns  (logic 0.039ns (25.490%)  route 0.114ns (74.510%))
  Logic Levels:           0  
  Clock Path Skew:        0.148ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.280ns
    Source Clock Delay      (SCD):    1.133ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.987ns (routing 0.347ns, distribution 0.640ns)
  Clock Net Delay (Destination): 1.113ns (routing 0.385ns, distribution 0.728ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GTHE4_CHANNEL_TXOUTCLK[0] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL                0.000     0.000 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.073     0.073    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_srcclk_out[0]
    BUFG_GT_X0Y20        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.146 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=359, routed)         0.987     1.133    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_usrclk2_out[0]
    SLICE_X58Y25         FDCE                                         r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.gtwiz_userclk_tx_active_meta_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y25         FDCE (Prop_AFF2_SLICEM_C_Q)
                                                      0.039     1.172 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.gtwiz_userclk_tx_active_meta_reg/Q
                         net (fo=1, routed)           0.114     1.286    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.gtwiz_userclk_tx_active_meta
    SLICE_X58Y25         FDCE                                         r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.gtwiz_userclk_tx_active_sync_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock GTHE4_CHANNEL_TXOUTCLK[0] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL                0.000     0.000 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.085     0.085    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_srcclk_out[0]
    BUFG_GT_X0Y20        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.167 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=359, routed)         1.113     1.280    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_usrclk2_out[0]
    SLICE_X58Y25         FDCE                                         r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.gtwiz_userclk_tx_active_sync_reg/C

Slack:                    inf
  Source:                 xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_tx_done_inst/rst_in_out_reg/C
                            (rising edge-triggered cell FDCE clocked by GTHE4_CHANNEL_TXOUTCLK[0]  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_buffer_bypass_internal.gen_single_instance.gtwiz_buffbypass_tx_inst/gen_gtwiz_buffbypass_tx_main.gen_auto_mode.reset_synchronizer_resetdone_inst/rst_in_meta_reg/CLR
                            (removal check against rising-edge clock GTHE4_CHANNEL_TXOUTCLK[0]  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.281ns  (logic 0.039ns (13.895%)  route 0.242ns (86.105%))
  Logic Levels:           0  
  Clock Path Skew:        0.141ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.274ns
    Source Clock Delay      (SCD):    1.133ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.987ns (routing 0.347ns, distribution 0.640ns)
  Clock Net Delay (Destination): 1.107ns (routing 0.385ns, distribution 0.722ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GTHE4_CHANNEL_TXOUTCLK[0] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL                0.000     0.000 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.073     0.073    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_srcclk_out[0]
    BUFG_GT_X0Y20        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.146 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=359, routed)         0.987     1.133    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_tx_done_inst/gtwiz_userclk_tx_usrclk2_out[0]
    SLICE_X57Y39         FDCE                                         r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_tx_done_inst/rst_in_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y39         FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.039     1.172 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_tx_done_inst/rst_in_out_reg/Q
                         net (fo=8, routed)           0.242     1.413    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_buffer_bypass_internal.gen_single_instance.gtwiz_buffbypass_tx_inst/gen_gtwiz_buffbypass_tx_main.gen_auto_mode.reset_synchronizer_resetdone_inst/rst_in_sync2_reg_0
    SLICE_X58Y26         FDCE                                         f  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_buffer_bypass_internal.gen_single_instance.gtwiz_buffbypass_tx_inst/gen_gtwiz_buffbypass_tx_main.gen_auto_mode.reset_synchronizer_resetdone_inst/rst_in_meta_reg/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock GTHE4_CHANNEL_TXOUTCLK[0] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL                0.000     0.000 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.085     0.085    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_srcclk_out[0]
    BUFG_GT_X0Y20        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.167 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=359, routed)         1.107     1.274    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_buffer_bypass_internal.gen_single_instance.gtwiz_buffbypass_tx_inst/gen_gtwiz_buffbypass_tx_main.gen_auto_mode.reset_synchronizer_resetdone_inst/gtwiz_userclk_tx_usrclk2_out[0]
    SLICE_X58Y26         FDCE                                         r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_buffer_bypass_internal.gen_single_instance.gtwiz_buffbypass_tx_inst/gen_gtwiz_buffbypass_tx_main.gen_auto_mode.reset_synchronizer_resetdone_inst/rst_in_meta_reg/C

Slack:                    inf
  Source:                 xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_tx_done_inst/rst_in_out_reg/C
                            (rising edge-triggered cell FDCE clocked by GTHE4_CHANNEL_TXOUTCLK[0]  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_buffer_bypass_internal.gen_single_instance.gtwiz_buffbypass_tx_inst/gen_gtwiz_buffbypass_tx_main.gen_auto_mode.reset_synchronizer_resetdone_inst/rst_in_out_reg/CLR
                            (removal check against rising-edge clock GTHE4_CHANNEL_TXOUTCLK[0]  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.281ns  (logic 0.039ns (13.895%)  route 0.242ns (86.105%))
  Logic Levels:           0  
  Clock Path Skew:        0.141ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.274ns
    Source Clock Delay      (SCD):    1.133ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.987ns (routing 0.347ns, distribution 0.640ns)
  Clock Net Delay (Destination): 1.107ns (routing 0.385ns, distribution 0.722ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GTHE4_CHANNEL_TXOUTCLK[0] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL                0.000     0.000 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.073     0.073    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_srcclk_out[0]
    BUFG_GT_X0Y20        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.146 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=359, routed)         0.987     1.133    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_tx_done_inst/gtwiz_userclk_tx_usrclk2_out[0]
    SLICE_X57Y39         FDCE                                         r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_tx_done_inst/rst_in_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y39         FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.039     1.172 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_tx_done_inst/rst_in_out_reg/Q
                         net (fo=8, routed)           0.242     1.413    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_buffer_bypass_internal.gen_single_instance.gtwiz_buffbypass_tx_inst/gen_gtwiz_buffbypass_tx_main.gen_auto_mode.reset_synchronizer_resetdone_inst/rst_in_sync2_reg_0
    SLICE_X58Y26         FDCE                                         f  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_buffer_bypass_internal.gen_single_instance.gtwiz_buffbypass_tx_inst/gen_gtwiz_buffbypass_tx_main.gen_auto_mode.reset_synchronizer_resetdone_inst/rst_in_out_reg/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock GTHE4_CHANNEL_TXOUTCLK[0] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL                0.000     0.000 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.085     0.085    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_srcclk_out[0]
    BUFG_GT_X0Y20        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.167 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=359, routed)         1.107     1.274    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_buffer_bypass_internal.gen_single_instance.gtwiz_buffbypass_tx_inst/gen_gtwiz_buffbypass_tx_main.gen_auto_mode.reset_synchronizer_resetdone_inst/gtwiz_userclk_tx_usrclk2_out[0]
    SLICE_X58Y26         FDCE                                         r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_buffer_bypass_internal.gen_single_instance.gtwiz_buffbypass_tx_inst/gen_gtwiz_buffbypass_tx_main.gen_auto_mode.reset_synchronizer_resetdone_inst/rst_in_out_reg/C

Slack:                    inf
  Source:                 xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_tx_done_inst/rst_in_out_reg/C
                            (rising edge-triggered cell FDCE clocked by GTHE4_CHANNEL_TXOUTCLK[0]  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_buffer_bypass_internal.gen_single_instance.gtwiz_buffbypass_tx_inst/gen_gtwiz_buffbypass_tx_main.gen_auto_mode.reset_synchronizer_resetdone_inst/rst_in_sync1_reg/CLR
                            (removal check against rising-edge clock GTHE4_CHANNEL_TXOUTCLK[0]  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.281ns  (logic 0.039ns (13.895%)  route 0.242ns (86.105%))
  Logic Levels:           0  
  Clock Path Skew:        0.141ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.274ns
    Source Clock Delay      (SCD):    1.133ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.987ns (routing 0.347ns, distribution 0.640ns)
  Clock Net Delay (Destination): 1.107ns (routing 0.385ns, distribution 0.722ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GTHE4_CHANNEL_TXOUTCLK[0] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL                0.000     0.000 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.073     0.073    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_srcclk_out[0]
    BUFG_GT_X0Y20        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.146 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=359, routed)         0.987     1.133    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_tx_done_inst/gtwiz_userclk_tx_usrclk2_out[0]
    SLICE_X57Y39         FDCE                                         r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_tx_done_inst/rst_in_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y39         FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.039     1.172 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_tx_done_inst/rst_in_out_reg/Q
                         net (fo=8, routed)           0.242     1.413    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_buffer_bypass_internal.gen_single_instance.gtwiz_buffbypass_tx_inst/gen_gtwiz_buffbypass_tx_main.gen_auto_mode.reset_synchronizer_resetdone_inst/rst_in_sync2_reg_0
    SLICE_X58Y26         FDCE                                         f  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_buffer_bypass_internal.gen_single_instance.gtwiz_buffbypass_tx_inst/gen_gtwiz_buffbypass_tx_main.gen_auto_mode.reset_synchronizer_resetdone_inst/rst_in_sync1_reg/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock GTHE4_CHANNEL_TXOUTCLK[0] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL                0.000     0.000 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.085     0.085    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_srcclk_out[0]
    BUFG_GT_X0Y20        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.167 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=359, routed)         1.107     1.274    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_buffer_bypass_internal.gen_single_instance.gtwiz_buffbypass_tx_inst/gen_gtwiz_buffbypass_tx_main.gen_auto_mode.reset_synchronizer_resetdone_inst/gtwiz_userclk_tx_usrclk2_out[0]
    SLICE_X58Y26         FDCE                                         r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_buffer_bypass_internal.gen_single_instance.gtwiz_buffbypass_tx_inst/gen_gtwiz_buffbypass_tx_main.gen_auto_mode.reset_synchronizer_resetdone_inst/rst_in_sync1_reg/C

Slack:                    inf
  Source:                 xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_tx_done_inst/rst_in_out_reg/C
                            (rising edge-triggered cell FDCE clocked by GTHE4_CHANNEL_TXOUTCLK[0]  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_buffer_bypass_internal.gen_single_instance.gtwiz_buffbypass_tx_inst/gen_gtwiz_buffbypass_tx_main.gen_auto_mode.reset_synchronizer_resetdone_inst/rst_in_sync2_reg/CLR
                            (removal check against rising-edge clock GTHE4_CHANNEL_TXOUTCLK[0]  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.281ns  (logic 0.039ns (13.895%)  route 0.242ns (86.105%))
  Logic Levels:           0  
  Clock Path Skew:        0.141ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.274ns
    Source Clock Delay      (SCD):    1.133ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.987ns (routing 0.347ns, distribution 0.640ns)
  Clock Net Delay (Destination): 1.107ns (routing 0.385ns, distribution 0.722ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GTHE4_CHANNEL_TXOUTCLK[0] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL                0.000     0.000 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.073     0.073    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_srcclk_out[0]
    BUFG_GT_X0Y20        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.146 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=359, routed)         0.987     1.133    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_tx_done_inst/gtwiz_userclk_tx_usrclk2_out[0]
    SLICE_X57Y39         FDCE                                         r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_tx_done_inst/rst_in_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y39         FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.039     1.172 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_tx_done_inst/rst_in_out_reg/Q
                         net (fo=8, routed)           0.242     1.413    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_buffer_bypass_internal.gen_single_instance.gtwiz_buffbypass_tx_inst/gen_gtwiz_buffbypass_tx_main.gen_auto_mode.reset_synchronizer_resetdone_inst/rst_in_sync2_reg_0
    SLICE_X58Y26         FDCE                                         f  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_buffer_bypass_internal.gen_single_instance.gtwiz_buffbypass_tx_inst/gen_gtwiz_buffbypass_tx_main.gen_auto_mode.reset_synchronizer_resetdone_inst/rst_in_sync2_reg/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock GTHE4_CHANNEL_TXOUTCLK[0] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL                0.000     0.000 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.085     0.085    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_srcclk_out[0]
    BUFG_GT_X0Y20        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.167 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=359, routed)         1.107     1.274    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_buffer_bypass_internal.gen_single_instance.gtwiz_buffbypass_tx_inst/gen_gtwiz_buffbypass_tx_main.gen_auto_mode.reset_synchronizer_resetdone_inst/gtwiz_userclk_tx_usrclk2_out[0]
    SLICE_X58Y26         FDCE                                         r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_buffer_bypass_internal.gen_single_instance.gtwiz_buffbypass_tx_inst/gen_gtwiz_buffbypass_tx_main.gen_auto_mode.reset_synchronizer_resetdone_inst/rst_in_sync2_reg/C

Slack:                    inf
  Source:                 xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_tx_done_inst/rst_in_out_reg/C
                            (rising edge-triggered cell FDCE clocked by GTHE4_CHANNEL_TXOUTCLK[0]  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_buffer_bypass_internal.gen_single_instance.gtwiz_buffbypass_tx_inst/gen_gtwiz_buffbypass_tx_main.gen_auto_mode.reset_synchronizer_resetdone_inst/rst_in_sync3_reg/CLR
                            (removal check against rising-edge clock GTHE4_CHANNEL_TXOUTCLK[0]  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.281ns  (logic 0.039ns (13.895%)  route 0.242ns (86.105%))
  Logic Levels:           0  
  Clock Path Skew:        0.141ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.274ns
    Source Clock Delay      (SCD):    1.133ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.987ns (routing 0.347ns, distribution 0.640ns)
  Clock Net Delay (Destination): 1.107ns (routing 0.385ns, distribution 0.722ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GTHE4_CHANNEL_TXOUTCLK[0] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL                0.000     0.000 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.073     0.073    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_srcclk_out[0]
    BUFG_GT_X0Y20        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.146 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=359, routed)         0.987     1.133    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_tx_done_inst/gtwiz_userclk_tx_usrclk2_out[0]
    SLICE_X57Y39         FDCE                                         r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_tx_done_inst/rst_in_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y39         FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.039     1.172 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_tx_done_inst/rst_in_out_reg/Q
                         net (fo=8, routed)           0.242     1.413    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_buffer_bypass_internal.gen_single_instance.gtwiz_buffbypass_tx_inst/gen_gtwiz_buffbypass_tx_main.gen_auto_mode.reset_synchronizer_resetdone_inst/rst_in_sync2_reg_0
    SLICE_X58Y26         FDCE                                         f  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_buffer_bypass_internal.gen_single_instance.gtwiz_buffbypass_tx_inst/gen_gtwiz_buffbypass_tx_main.gen_auto_mode.reset_synchronizer_resetdone_inst/rst_in_sync3_reg/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock GTHE4_CHANNEL_TXOUTCLK[0] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL                0.000     0.000 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.085     0.085    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_srcclk_out[0]
    BUFG_GT_X0Y20        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.167 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=359, routed)         1.107     1.274    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_buffer_bypass_internal.gen_single_instance.gtwiz_buffbypass_tx_inst/gen_gtwiz_buffbypass_tx_main.gen_auto_mode.reset_synchronizer_resetdone_inst/gtwiz_userclk_tx_usrclk2_out[0]
    SLICE_X58Y26         FDCE                                         r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_buffer_bypass_internal.gen_single_instance.gtwiz_buffbypass_tx_inst/gen_gtwiz_buffbypass_tx_main.gen_auto_mode.reset_synchronizer_resetdone_inst/rst_in_sync3_reg/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_25m
  To Clock:  GTHE4_CHANNEL_TXOUTCLK[0]

Max Delay            27 Endpoints
Min Delay            27 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 fpga_top/<hidden>
                            (rising edge-triggered cell FDRE clocked by clk_25m  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            led_cnt_reg[3][0]/R
                            (rising edge-triggered cell FDRE clocked by GTHE4_CHANNEL_TXOUTCLK[0]  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.651ns  (logic 0.078ns (11.974%)  route 0.573ns (88.026%))
  Logic Levels:           0  
  Clock Path Skew:        -0.616ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.729ns
    Source Clock Delay      (SCD):    2.345ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.140ns (routing 0.170ns, distribution 0.970ns)
  Clock Net Delay (Destination): 1.516ns (routing 0.574ns, distribution 0.942ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25m rise edge)    0.000     0.000 r  
    AD7                                               0.000     0.000 r  pin_hpio_refclk_i_p (IN)
                         net (fo=0)                   0.100     0.100    hpio_refclk_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.704     0.804 r  hpio_refclk_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.854    hpio_refclk_inst/OUT
    AD7                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.854 r  hpio_refclk_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     1.177    hpio_refclk
    BUFGCE_X0Y89         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.205 r  hpio_refclk_bufg_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=183, routed)         1.140     2.345    fpga_top/<hidden>
    SLICE_X24Y237        FDRE                                         r  fpga_top/<hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y237        FDRE (Prop_HFF2_SLICEM_C_Q)
                                                      0.078     2.423 r  fpga_top/<hidden>
                         net (fo=112, routed)         0.573     2.996    gblrst
    SLICE_X24Y227        FDRE                                         r  led_cnt_reg[3][0]/R
  -------------------------------------------------------------------    -------------------

                         (clock GTHE4_CHANNEL_TXOUTCLK[0] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL                0.000     0.000 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.099     0.099    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_srcclk_out[0]
    BUFG_GT_X0Y20        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.213 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=359, routed)         1.516     1.729    hdmi_tx_clk148m5
    SLICE_X24Y227        FDRE                                         r  led_cnt_reg[3][0]/C

Slack:                    inf
  Source:                 fpga_top/<hidden>
                            (rising edge-triggered cell FDRE clocked by clk_25m  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            led_cnt_reg[3][1]/R
                            (rising edge-triggered cell FDRE clocked by GTHE4_CHANNEL_TXOUTCLK[0]  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.651ns  (logic 0.078ns (11.974%)  route 0.573ns (88.026%))
  Logic Levels:           0  
  Clock Path Skew:        -0.616ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.729ns
    Source Clock Delay      (SCD):    2.345ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.140ns (routing 0.170ns, distribution 0.970ns)
  Clock Net Delay (Destination): 1.516ns (routing 0.574ns, distribution 0.942ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25m rise edge)    0.000     0.000 r  
    AD7                                               0.000     0.000 r  pin_hpio_refclk_i_p (IN)
                         net (fo=0)                   0.100     0.100    hpio_refclk_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.704     0.804 r  hpio_refclk_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.854    hpio_refclk_inst/OUT
    AD7                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.854 r  hpio_refclk_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     1.177    hpio_refclk
    BUFGCE_X0Y89         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.205 r  hpio_refclk_bufg_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=183, routed)         1.140     2.345    fpga_top/<hidden>
    SLICE_X24Y237        FDRE                                         r  fpga_top/<hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y237        FDRE (Prop_HFF2_SLICEM_C_Q)
                                                      0.078     2.423 r  fpga_top/<hidden>
                         net (fo=112, routed)         0.573     2.996    gblrst
    SLICE_X24Y227        FDRE                                         r  led_cnt_reg[3][1]/R
  -------------------------------------------------------------------    -------------------

                         (clock GTHE4_CHANNEL_TXOUTCLK[0] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL                0.000     0.000 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.099     0.099    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_srcclk_out[0]
    BUFG_GT_X0Y20        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.213 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=359, routed)         1.516     1.729    hdmi_tx_clk148m5
    SLICE_X24Y227        FDRE                                         r  led_cnt_reg[3][1]/C

Slack:                    inf
  Source:                 fpga_top/<hidden>
                            (rising edge-triggered cell FDRE clocked by clk_25m  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            led_cnt_reg[3][2]/R
                            (rising edge-triggered cell FDRE clocked by GTHE4_CHANNEL_TXOUTCLK[0]  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.651ns  (logic 0.078ns (11.974%)  route 0.573ns (88.026%))
  Logic Levels:           0  
  Clock Path Skew:        -0.616ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.729ns
    Source Clock Delay      (SCD):    2.345ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.140ns (routing 0.170ns, distribution 0.970ns)
  Clock Net Delay (Destination): 1.516ns (routing 0.574ns, distribution 0.942ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25m rise edge)    0.000     0.000 r  
    AD7                                               0.000     0.000 r  pin_hpio_refclk_i_p (IN)
                         net (fo=0)                   0.100     0.100    hpio_refclk_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.704     0.804 r  hpio_refclk_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.854    hpio_refclk_inst/OUT
    AD7                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.854 r  hpio_refclk_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     1.177    hpio_refclk
    BUFGCE_X0Y89         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.205 r  hpio_refclk_bufg_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=183, routed)         1.140     2.345    fpga_top/<hidden>
    SLICE_X24Y237        FDRE                                         r  fpga_top/<hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y237        FDRE (Prop_HFF2_SLICEM_C_Q)
                                                      0.078     2.423 r  fpga_top/<hidden>
                         net (fo=112, routed)         0.573     2.996    gblrst
    SLICE_X24Y227        FDRE                                         r  led_cnt_reg[3][2]/R
  -------------------------------------------------------------------    -------------------

                         (clock GTHE4_CHANNEL_TXOUTCLK[0] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL                0.000     0.000 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.099     0.099    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_srcclk_out[0]
    BUFG_GT_X0Y20        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.213 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=359, routed)         1.516     1.729    hdmi_tx_clk148m5
    SLICE_X24Y227        FDRE                                         r  led_cnt_reg[3][2]/C

Slack:                    inf
  Source:                 fpga_top/<hidden>
                            (rising edge-triggered cell FDRE clocked by clk_25m  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            led_cnt_reg[3][3]/R
                            (rising edge-triggered cell FDRE clocked by GTHE4_CHANNEL_TXOUTCLK[0]  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.651ns  (logic 0.078ns (11.974%)  route 0.573ns (88.026%))
  Logic Levels:           0  
  Clock Path Skew:        -0.616ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.729ns
    Source Clock Delay      (SCD):    2.345ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.140ns (routing 0.170ns, distribution 0.970ns)
  Clock Net Delay (Destination): 1.516ns (routing 0.574ns, distribution 0.942ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25m rise edge)    0.000     0.000 r  
    AD7                                               0.000     0.000 r  pin_hpio_refclk_i_p (IN)
                         net (fo=0)                   0.100     0.100    hpio_refclk_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.704     0.804 r  hpio_refclk_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.854    hpio_refclk_inst/OUT
    AD7                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.854 r  hpio_refclk_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     1.177    hpio_refclk
    BUFGCE_X0Y89         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.205 r  hpio_refclk_bufg_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=183, routed)         1.140     2.345    fpga_top/<hidden>
    SLICE_X24Y237        FDRE                                         r  fpga_top/<hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y237        FDRE (Prop_HFF2_SLICEM_C_Q)
                                                      0.078     2.423 r  fpga_top/<hidden>
                         net (fo=112, routed)         0.573     2.996    gblrst
    SLICE_X24Y227        FDRE                                         r  led_cnt_reg[3][3]/R
  -------------------------------------------------------------------    -------------------

                         (clock GTHE4_CHANNEL_TXOUTCLK[0] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL                0.000     0.000 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.099     0.099    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_srcclk_out[0]
    BUFG_GT_X0Y20        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.213 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=359, routed)         1.516     1.729    hdmi_tx_clk148m5
    SLICE_X24Y227        FDRE                                         r  led_cnt_reg[3][3]/C

Slack:                    inf
  Source:                 fpga_top/<hidden>
                            (rising edge-triggered cell FDRE clocked by clk_25m  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            led_cnt_reg[3][4]/R
                            (rising edge-triggered cell FDRE clocked by GTHE4_CHANNEL_TXOUTCLK[0]  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.648ns  (logic 0.078ns (12.029%)  route 0.570ns (87.971%))
  Logic Levels:           0  
  Clock Path Skew:        -0.617ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.728ns
    Source Clock Delay      (SCD):    2.345ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.140ns (routing 0.170ns, distribution 0.970ns)
  Clock Net Delay (Destination): 1.515ns (routing 0.574ns, distribution 0.941ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25m rise edge)    0.000     0.000 r  
    AD7                                               0.000     0.000 r  pin_hpio_refclk_i_p (IN)
                         net (fo=0)                   0.100     0.100    hpio_refclk_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.704     0.804 r  hpio_refclk_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.854    hpio_refclk_inst/OUT
    AD7                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.854 r  hpio_refclk_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     1.177    hpio_refclk
    BUFGCE_X0Y89         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.205 r  hpio_refclk_bufg_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=183, routed)         1.140     2.345    fpga_top/<hidden>
    SLICE_X24Y237        FDRE                                         r  fpga_top/<hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y237        FDRE (Prop_HFF2_SLICEM_C_Q)
                                                      0.078     2.423 r  fpga_top/<hidden>
                         net (fo=112, routed)         0.570     2.993    gblrst
    SLICE_X24Y227        FDRE                                         r  led_cnt_reg[3][4]/R
  -------------------------------------------------------------------    -------------------

                         (clock GTHE4_CHANNEL_TXOUTCLK[0] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL                0.000     0.000 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.099     0.099    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_srcclk_out[0]
    BUFG_GT_X0Y20        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.213 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=359, routed)         1.515     1.728    hdmi_tx_clk148m5
    SLICE_X24Y227        FDRE                                         r  led_cnt_reg[3][4]/C

Slack:                    inf
  Source:                 fpga_top/<hidden>
                            (rising edge-triggered cell FDRE clocked by clk_25m  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            led_cnt_reg[3][5]/R
                            (rising edge-triggered cell FDRE clocked by GTHE4_CHANNEL_TXOUTCLK[0]  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.648ns  (logic 0.078ns (12.029%)  route 0.570ns (87.971%))
  Logic Levels:           0  
  Clock Path Skew:        -0.617ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.728ns
    Source Clock Delay      (SCD):    2.345ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.140ns (routing 0.170ns, distribution 0.970ns)
  Clock Net Delay (Destination): 1.515ns (routing 0.574ns, distribution 0.941ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25m rise edge)    0.000     0.000 r  
    AD7                                               0.000     0.000 r  pin_hpio_refclk_i_p (IN)
                         net (fo=0)                   0.100     0.100    hpio_refclk_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.704     0.804 r  hpio_refclk_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.854    hpio_refclk_inst/OUT
    AD7                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.854 r  hpio_refclk_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     1.177    hpio_refclk
    BUFGCE_X0Y89         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.205 r  hpio_refclk_bufg_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=183, routed)         1.140     2.345    fpga_top/<hidden>
    SLICE_X24Y237        FDRE                                         r  fpga_top/<hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y237        FDRE (Prop_HFF2_SLICEM_C_Q)
                                                      0.078     2.423 r  fpga_top/<hidden>
                         net (fo=112, routed)         0.570     2.993    gblrst
    SLICE_X24Y227        FDRE                                         r  led_cnt_reg[3][5]/R
  -------------------------------------------------------------------    -------------------

                         (clock GTHE4_CHANNEL_TXOUTCLK[0] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL                0.000     0.000 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.099     0.099    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_srcclk_out[0]
    BUFG_GT_X0Y20        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.213 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=359, routed)         1.515     1.728    hdmi_tx_clk148m5
    SLICE_X24Y227        FDRE                                         r  led_cnt_reg[3][5]/C

Slack:                    inf
  Source:                 fpga_top/<hidden>
                            (rising edge-triggered cell FDRE clocked by clk_25m  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            led_cnt_reg[3][6]/R
                            (rising edge-triggered cell FDRE clocked by GTHE4_CHANNEL_TXOUTCLK[0]  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.648ns  (logic 0.078ns (12.029%)  route 0.570ns (87.971%))
  Logic Levels:           0  
  Clock Path Skew:        -0.617ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.728ns
    Source Clock Delay      (SCD):    2.345ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.140ns (routing 0.170ns, distribution 0.970ns)
  Clock Net Delay (Destination): 1.515ns (routing 0.574ns, distribution 0.941ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25m rise edge)    0.000     0.000 r  
    AD7                                               0.000     0.000 r  pin_hpio_refclk_i_p (IN)
                         net (fo=0)                   0.100     0.100    hpio_refclk_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.704     0.804 r  hpio_refclk_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.854    hpio_refclk_inst/OUT
    AD7                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.854 r  hpio_refclk_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     1.177    hpio_refclk
    BUFGCE_X0Y89         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.205 r  hpio_refclk_bufg_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=183, routed)         1.140     2.345    fpga_top/<hidden>
    SLICE_X24Y237        FDRE                                         r  fpga_top/<hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y237        FDRE (Prop_HFF2_SLICEM_C_Q)
                                                      0.078     2.423 r  fpga_top/<hidden>
                         net (fo=112, routed)         0.570     2.993    gblrst
    SLICE_X24Y227        FDRE                                         r  led_cnt_reg[3][6]/R
  -------------------------------------------------------------------    -------------------

                         (clock GTHE4_CHANNEL_TXOUTCLK[0] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL                0.000     0.000 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.099     0.099    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_srcclk_out[0]
    BUFG_GT_X0Y20        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.213 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=359, routed)         1.515     1.728    hdmi_tx_clk148m5
    SLICE_X24Y227        FDRE                                         r  led_cnt_reg[3][6]/C

Slack:                    inf
  Source:                 fpga_top/<hidden>
                            (rising edge-triggered cell FDRE clocked by clk_25m  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            led_cnt_reg[3][7]/R
                            (rising edge-triggered cell FDRE clocked by GTHE4_CHANNEL_TXOUTCLK[0]  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.648ns  (logic 0.078ns (12.029%)  route 0.570ns (87.971%))
  Logic Levels:           0  
  Clock Path Skew:        -0.617ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.728ns
    Source Clock Delay      (SCD):    2.345ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.140ns (routing 0.170ns, distribution 0.970ns)
  Clock Net Delay (Destination): 1.515ns (routing 0.574ns, distribution 0.941ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25m rise edge)    0.000     0.000 r  
    AD7                                               0.000     0.000 r  pin_hpio_refclk_i_p (IN)
                         net (fo=0)                   0.100     0.100    hpio_refclk_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.704     0.804 r  hpio_refclk_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.854    hpio_refclk_inst/OUT
    AD7                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.854 r  hpio_refclk_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     1.177    hpio_refclk
    BUFGCE_X0Y89         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.205 r  hpio_refclk_bufg_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=183, routed)         1.140     2.345    fpga_top/<hidden>
    SLICE_X24Y237        FDRE                                         r  fpga_top/<hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y237        FDRE (Prop_HFF2_SLICEM_C_Q)
                                                      0.078     2.423 r  fpga_top/<hidden>
                         net (fo=112, routed)         0.570     2.993    gblrst
    SLICE_X24Y227        FDRE                                         r  led_cnt_reg[3][7]/R
  -------------------------------------------------------------------    -------------------

                         (clock GTHE4_CHANNEL_TXOUTCLK[0] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL                0.000     0.000 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.099     0.099    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_srcclk_out[0]
    BUFG_GT_X0Y20        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.213 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=359, routed)         1.515     1.728    hdmi_tx_clk148m5
    SLICE_X24Y227        FDRE                                         r  led_cnt_reg[3][7]/C

Slack:                    inf
  Source:                 fpga_top/<hidden>
                            (rising edge-triggered cell FDRE clocked by clk_25m  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            led_cnt_reg[3][10]/R
                            (rising edge-triggered cell FDRE clocked by GTHE4_CHANNEL_TXOUTCLK[0]  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.598ns  (logic 0.078ns (13.040%)  route 0.520ns (86.960%))
  Logic Levels:           0  
  Clock Path Skew:        -0.615ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.730ns
    Source Clock Delay      (SCD):    2.345ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.140ns (routing 0.170ns, distribution 0.970ns)
  Clock Net Delay (Destination): 1.517ns (routing 0.574ns, distribution 0.943ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25m rise edge)    0.000     0.000 r  
    AD7                                               0.000     0.000 r  pin_hpio_refclk_i_p (IN)
                         net (fo=0)                   0.100     0.100    hpio_refclk_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.704     0.804 r  hpio_refclk_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.854    hpio_refclk_inst/OUT
    AD7                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.854 r  hpio_refclk_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     1.177    hpio_refclk
    BUFGCE_X0Y89         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.205 r  hpio_refclk_bufg_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=183, routed)         1.140     2.345    fpga_top/<hidden>
    SLICE_X24Y237        FDRE                                         r  fpga_top/<hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y237        FDRE (Prop_HFF2_SLICEM_C_Q)
                                                      0.078     2.423 r  fpga_top/<hidden>
                         net (fo=112, routed)         0.520     2.943    gblrst
    SLICE_X24Y228        FDRE                                         r  led_cnt_reg[3][10]/R
  -------------------------------------------------------------------    -------------------

                         (clock GTHE4_CHANNEL_TXOUTCLK[0] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL                0.000     0.000 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.099     0.099    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_srcclk_out[0]
    BUFG_GT_X0Y20        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.213 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=359, routed)         1.517     1.730    hdmi_tx_clk148m5
    SLICE_X24Y228        FDRE                                         r  led_cnt_reg[3][10]/C

Slack:                    inf
  Source:                 fpga_top/<hidden>
                            (rising edge-triggered cell FDRE clocked by clk_25m  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            led_cnt_reg[3][11]/R
                            (rising edge-triggered cell FDRE clocked by GTHE4_CHANNEL_TXOUTCLK[0]  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.598ns  (logic 0.078ns (13.040%)  route 0.520ns (86.960%))
  Logic Levels:           0  
  Clock Path Skew:        -0.615ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.730ns
    Source Clock Delay      (SCD):    2.345ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.140ns (routing 0.170ns, distribution 0.970ns)
  Clock Net Delay (Destination): 1.517ns (routing 0.574ns, distribution 0.943ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25m rise edge)    0.000     0.000 r  
    AD7                                               0.000     0.000 r  pin_hpio_refclk_i_p (IN)
                         net (fo=0)                   0.100     0.100    hpio_refclk_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.704     0.804 r  hpio_refclk_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.854    hpio_refclk_inst/OUT
    AD7                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.854 r  hpio_refclk_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     1.177    hpio_refclk
    BUFGCE_X0Y89         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.205 r  hpio_refclk_bufg_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=183, routed)         1.140     2.345    fpga_top/<hidden>
    SLICE_X24Y237        FDRE                                         r  fpga_top/<hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y237        FDRE (Prop_HFF2_SLICEM_C_Q)
                                                      0.078     2.423 r  fpga_top/<hidden>
                         net (fo=112, routed)         0.520     2.943    gblrst
    SLICE_X24Y228        FDRE                                         r  led_cnt_reg[3][11]/R
  -------------------------------------------------------------------    -------------------

                         (clock GTHE4_CHANNEL_TXOUTCLK[0] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL                0.000     0.000 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.099     0.099    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_srcclk_out[0]
    BUFG_GT_X0Y20        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.213 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=359, routed)         1.517     1.730    hdmi_tx_clk148m5
    SLICE_X24Y228        FDRE                                         r  led_cnt_reg[3][11]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 fpga_top/<hidden>
                            (rising edge-triggered cell FDRE clocked by clk_25m  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            led_cnt_reg[3][24]/R
                            (rising edge-triggered cell FDRE clocked by GTHE4_CHANNEL_TXOUTCLK[0]  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.235ns  (logic 0.039ns (16.606%)  route 0.196ns (83.394%))
  Logic Levels:           0  
  Clock Path Skew:        -0.064ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.231ns
    Source Clock Delay      (SCD):    1.295ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.646ns (routing 0.096ns, distribution 0.550ns)
  Clock Net Delay (Destination): 1.064ns (routing 0.385ns, distribution 0.679ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25m rise edge)    0.000     0.000 r  
    AD7                                               0.000     0.000 r  pin_hpio_refclk_i_p (IN)
                         net (fo=0)                   0.079     0.079    hpio_refclk_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.369     0.448 r  hpio_refclk_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.488    hpio_refclk_inst/OUT
    AD7                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.488 r  hpio_refclk_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.144     0.632    hpio_refclk
    BUFGCE_X0Y89         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.649 r  hpio_refclk_bufg_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=183, routed)         0.646     1.295    fpga_top/<hidden>
    SLICE_X24Y237        FDRE                                         r  fpga_top/<hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y237        FDRE (Prop_HFF2_SLICEM_C_Q)
                                                      0.039     1.334 r  fpga_top/<hidden>
                         net (fo=112, routed)         0.196     1.529    gblrst
    SLICE_X24Y230        FDRE                                         r  led_cnt_reg[3][24]/R
  -------------------------------------------------------------------    -------------------

                         (clock GTHE4_CHANNEL_TXOUTCLK[0] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL                0.000     0.000 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.085     0.085    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_srcclk_out[0]
    BUFG_GT_X0Y20        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.167 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=359, routed)         1.064     1.231    hdmi_tx_clk148m5
    SLICE_X24Y230        FDRE                                         r  led_cnt_reg[3][24]/C

Slack:                    inf
  Source:                 fpga_top/<hidden>
                            (rising edge-triggered cell FDRE clocked by clk_25m  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            led_cnt_reg[3][25]/R
                            (rising edge-triggered cell FDRE clocked by GTHE4_CHANNEL_TXOUTCLK[0]  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.235ns  (logic 0.039ns (16.606%)  route 0.196ns (83.394%))
  Logic Levels:           0  
  Clock Path Skew:        -0.064ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.231ns
    Source Clock Delay      (SCD):    1.295ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.646ns (routing 0.096ns, distribution 0.550ns)
  Clock Net Delay (Destination): 1.064ns (routing 0.385ns, distribution 0.679ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25m rise edge)    0.000     0.000 r  
    AD7                                               0.000     0.000 r  pin_hpio_refclk_i_p (IN)
                         net (fo=0)                   0.079     0.079    hpio_refclk_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.369     0.448 r  hpio_refclk_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.488    hpio_refclk_inst/OUT
    AD7                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.488 r  hpio_refclk_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.144     0.632    hpio_refclk
    BUFGCE_X0Y89         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.649 r  hpio_refclk_bufg_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=183, routed)         0.646     1.295    fpga_top/<hidden>
    SLICE_X24Y237        FDRE                                         r  fpga_top/<hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y237        FDRE (Prop_HFF2_SLICEM_C_Q)
                                                      0.039     1.334 r  fpga_top/<hidden>
                         net (fo=112, routed)         0.196     1.529    gblrst
    SLICE_X24Y230        FDRE                                         r  led_cnt_reg[3][25]/R
  -------------------------------------------------------------------    -------------------

                         (clock GTHE4_CHANNEL_TXOUTCLK[0] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL                0.000     0.000 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.085     0.085    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_srcclk_out[0]
    BUFG_GT_X0Y20        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.167 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=359, routed)         1.064     1.231    hdmi_tx_clk148m5
    SLICE_X24Y230        FDRE                                         r  led_cnt_reg[3][25]/C

Slack:                    inf
  Source:                 fpga_top/<hidden>
                            (rising edge-triggered cell FDRE clocked by clk_25m  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            led_cnt_reg[3][26]/R
                            (rising edge-triggered cell FDRE clocked by GTHE4_CHANNEL_TXOUTCLK[0]  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.235ns  (logic 0.039ns (16.606%)  route 0.196ns (83.394%))
  Logic Levels:           0  
  Clock Path Skew:        -0.064ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.231ns
    Source Clock Delay      (SCD):    1.295ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.646ns (routing 0.096ns, distribution 0.550ns)
  Clock Net Delay (Destination): 1.064ns (routing 0.385ns, distribution 0.679ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25m rise edge)    0.000     0.000 r  
    AD7                                               0.000     0.000 r  pin_hpio_refclk_i_p (IN)
                         net (fo=0)                   0.079     0.079    hpio_refclk_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.369     0.448 r  hpio_refclk_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.488    hpio_refclk_inst/OUT
    AD7                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.488 r  hpio_refclk_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.144     0.632    hpio_refclk
    BUFGCE_X0Y89         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.649 r  hpio_refclk_bufg_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=183, routed)         0.646     1.295    fpga_top/<hidden>
    SLICE_X24Y237        FDRE                                         r  fpga_top/<hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y237        FDRE (Prop_HFF2_SLICEM_C_Q)
                                                      0.039     1.334 r  fpga_top/<hidden>
                         net (fo=112, routed)         0.196     1.529    gblrst
    SLICE_X24Y230        FDRE                                         r  led_cnt_reg[3][26]/R
  -------------------------------------------------------------------    -------------------

                         (clock GTHE4_CHANNEL_TXOUTCLK[0] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL                0.000     0.000 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.085     0.085    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_srcclk_out[0]
    BUFG_GT_X0Y20        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.167 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=359, routed)         1.064     1.231    hdmi_tx_clk148m5
    SLICE_X24Y230        FDRE                                         r  led_cnt_reg[3][26]/C

Slack:                    inf
  Source:                 fpga_top/<hidden>
                            (rising edge-triggered cell FDRE clocked by clk_25m  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            led_cnt_reg[3][20]/R
                            (rising edge-triggered cell FDRE clocked by GTHE4_CHANNEL_TXOUTCLK[0]  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.260ns  (logic 0.039ns (14.998%)  route 0.221ns (85.002%))
  Logic Levels:           0  
  Clock Path Skew:        -0.061ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.233ns
    Source Clock Delay      (SCD):    1.295ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.646ns (routing 0.096ns, distribution 0.550ns)
  Clock Net Delay (Destination): 1.066ns (routing 0.385ns, distribution 0.681ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25m rise edge)    0.000     0.000 r  
    AD7                                               0.000     0.000 r  pin_hpio_refclk_i_p (IN)
                         net (fo=0)                   0.079     0.079    hpio_refclk_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.369     0.448 r  hpio_refclk_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.488    hpio_refclk_inst/OUT
    AD7                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.488 r  hpio_refclk_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.144     0.632    hpio_refclk
    BUFGCE_X0Y89         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.649 r  hpio_refclk_bufg_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=183, routed)         0.646     1.295    fpga_top/<hidden>
    SLICE_X24Y237        FDRE                                         r  fpga_top/<hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y237        FDRE (Prop_HFF2_SLICEM_C_Q)
                                                      0.039     1.334 r  fpga_top/<hidden>
                         net (fo=112, routed)         0.221     1.555    gblrst
    SLICE_X24Y229        FDRE                                         r  led_cnt_reg[3][20]/R
  -------------------------------------------------------------------    -------------------

                         (clock GTHE4_CHANNEL_TXOUTCLK[0] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL                0.000     0.000 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.085     0.085    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_srcclk_out[0]
    BUFG_GT_X0Y20        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.167 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=359, routed)         1.066     1.233    hdmi_tx_clk148m5
    SLICE_X24Y229        FDRE                                         r  led_cnt_reg[3][20]/C

Slack:                    inf
  Source:                 fpga_top/<hidden>
                            (rising edge-triggered cell FDRE clocked by clk_25m  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            led_cnt_reg[3][21]/R
                            (rising edge-triggered cell FDRE clocked by GTHE4_CHANNEL_TXOUTCLK[0]  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.260ns  (logic 0.039ns (14.998%)  route 0.221ns (85.002%))
  Logic Levels:           0  
  Clock Path Skew:        -0.061ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.233ns
    Source Clock Delay      (SCD):    1.295ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.646ns (routing 0.096ns, distribution 0.550ns)
  Clock Net Delay (Destination): 1.066ns (routing 0.385ns, distribution 0.681ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25m rise edge)    0.000     0.000 r  
    AD7                                               0.000     0.000 r  pin_hpio_refclk_i_p (IN)
                         net (fo=0)                   0.079     0.079    hpio_refclk_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.369     0.448 r  hpio_refclk_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.488    hpio_refclk_inst/OUT
    AD7                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.488 r  hpio_refclk_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.144     0.632    hpio_refclk
    BUFGCE_X0Y89         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.649 r  hpio_refclk_bufg_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=183, routed)         0.646     1.295    fpga_top/<hidden>
    SLICE_X24Y237        FDRE                                         r  fpga_top/<hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y237        FDRE (Prop_HFF2_SLICEM_C_Q)
                                                      0.039     1.334 r  fpga_top/<hidden>
                         net (fo=112, routed)         0.221     1.555    gblrst
    SLICE_X24Y229        FDRE                                         r  led_cnt_reg[3][21]/R
  -------------------------------------------------------------------    -------------------

                         (clock GTHE4_CHANNEL_TXOUTCLK[0] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL                0.000     0.000 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.085     0.085    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_srcclk_out[0]
    BUFG_GT_X0Y20        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.167 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=359, routed)         1.066     1.233    hdmi_tx_clk148m5
    SLICE_X24Y229        FDRE                                         r  led_cnt_reg[3][21]/C

Slack:                    inf
  Source:                 fpga_top/<hidden>
                            (rising edge-triggered cell FDRE clocked by clk_25m  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            led_cnt_reg[3][22]/R
                            (rising edge-triggered cell FDRE clocked by GTHE4_CHANNEL_TXOUTCLK[0]  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.260ns  (logic 0.039ns (14.998%)  route 0.221ns (85.002%))
  Logic Levels:           0  
  Clock Path Skew:        -0.061ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.233ns
    Source Clock Delay      (SCD):    1.295ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.646ns (routing 0.096ns, distribution 0.550ns)
  Clock Net Delay (Destination): 1.066ns (routing 0.385ns, distribution 0.681ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25m rise edge)    0.000     0.000 r  
    AD7                                               0.000     0.000 r  pin_hpio_refclk_i_p (IN)
                         net (fo=0)                   0.079     0.079    hpio_refclk_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.369     0.448 r  hpio_refclk_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.488    hpio_refclk_inst/OUT
    AD7                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.488 r  hpio_refclk_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.144     0.632    hpio_refclk
    BUFGCE_X0Y89         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.649 r  hpio_refclk_bufg_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=183, routed)         0.646     1.295    fpga_top/<hidden>
    SLICE_X24Y237        FDRE                                         r  fpga_top/<hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y237        FDRE (Prop_HFF2_SLICEM_C_Q)
                                                      0.039     1.334 r  fpga_top/<hidden>
                         net (fo=112, routed)         0.221     1.555    gblrst
    SLICE_X24Y229        FDRE                                         r  led_cnt_reg[3][22]/R
  -------------------------------------------------------------------    -------------------

                         (clock GTHE4_CHANNEL_TXOUTCLK[0] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL                0.000     0.000 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.085     0.085    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_srcclk_out[0]
    BUFG_GT_X0Y20        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.167 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=359, routed)         1.066     1.233    hdmi_tx_clk148m5
    SLICE_X24Y229        FDRE                                         r  led_cnt_reg[3][22]/C

Slack:                    inf
  Source:                 fpga_top/<hidden>
                            (rising edge-triggered cell FDRE clocked by clk_25m  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            led_cnt_reg[3][23]/R
                            (rising edge-triggered cell FDRE clocked by GTHE4_CHANNEL_TXOUTCLK[0]  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.260ns  (logic 0.039ns (14.998%)  route 0.221ns (85.002%))
  Logic Levels:           0  
  Clock Path Skew:        -0.061ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.233ns
    Source Clock Delay      (SCD):    1.295ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.646ns (routing 0.096ns, distribution 0.550ns)
  Clock Net Delay (Destination): 1.066ns (routing 0.385ns, distribution 0.681ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25m rise edge)    0.000     0.000 r  
    AD7                                               0.000     0.000 r  pin_hpio_refclk_i_p (IN)
                         net (fo=0)                   0.079     0.079    hpio_refclk_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.369     0.448 r  hpio_refclk_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.488    hpio_refclk_inst/OUT
    AD7                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.488 r  hpio_refclk_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.144     0.632    hpio_refclk
    BUFGCE_X0Y89         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.649 r  hpio_refclk_bufg_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=183, routed)         0.646     1.295    fpga_top/<hidden>
    SLICE_X24Y237        FDRE                                         r  fpga_top/<hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y237        FDRE (Prop_HFF2_SLICEM_C_Q)
                                                      0.039     1.334 r  fpga_top/<hidden>
                         net (fo=112, routed)         0.221     1.555    gblrst
    SLICE_X24Y229        FDRE                                         r  led_cnt_reg[3][23]/R
  -------------------------------------------------------------------    -------------------

                         (clock GTHE4_CHANNEL_TXOUTCLK[0] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL                0.000     0.000 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.085     0.085    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_srcclk_out[0]
    BUFG_GT_X0Y20        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.167 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=359, routed)         1.066     1.233    hdmi_tx_clk148m5
    SLICE_X24Y229        FDRE                                         r  led_cnt_reg[3][23]/C

Slack:                    inf
  Source:                 fpga_top/<hidden>
                            (rising edge-triggered cell FDRE clocked by clk_25m  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            led_cnt_reg[3][16]/R
                            (rising edge-triggered cell FDRE clocked by GTHE4_CHANNEL_TXOUTCLK[0]  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.261ns  (logic 0.039ns (14.940%)  route 0.222ns (85.060%))
  Logic Levels:           0  
  Clock Path Skew:        -0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.235ns
    Source Clock Delay      (SCD):    1.295ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.646ns (routing 0.096ns, distribution 0.550ns)
  Clock Net Delay (Destination): 1.068ns (routing 0.385ns, distribution 0.683ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25m rise edge)    0.000     0.000 r  
    AD7                                               0.000     0.000 r  pin_hpio_refclk_i_p (IN)
                         net (fo=0)                   0.079     0.079    hpio_refclk_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.369     0.448 r  hpio_refclk_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.488    hpio_refclk_inst/OUT
    AD7                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.488 r  hpio_refclk_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.144     0.632    hpio_refclk
    BUFGCE_X0Y89         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.649 r  hpio_refclk_bufg_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=183, routed)         0.646     1.295    fpga_top/<hidden>
    SLICE_X24Y237        FDRE                                         r  fpga_top/<hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y237        FDRE (Prop_HFF2_SLICEM_C_Q)
                                                      0.039     1.334 r  fpga_top/<hidden>
                         net (fo=112, routed)         0.222     1.556    gblrst
    SLICE_X24Y229        FDRE                                         r  led_cnt_reg[3][16]/R
  -------------------------------------------------------------------    -------------------

                         (clock GTHE4_CHANNEL_TXOUTCLK[0] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL                0.000     0.000 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.085     0.085    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_srcclk_out[0]
    BUFG_GT_X0Y20        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.167 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=359, routed)         1.068     1.235    hdmi_tx_clk148m5
    SLICE_X24Y229        FDRE                                         r  led_cnt_reg[3][16]/C

Slack:                    inf
  Source:                 fpga_top/<hidden>
                            (rising edge-triggered cell FDRE clocked by clk_25m  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            led_cnt_reg[3][17]/R
                            (rising edge-triggered cell FDRE clocked by GTHE4_CHANNEL_TXOUTCLK[0]  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.261ns  (logic 0.039ns (14.940%)  route 0.222ns (85.060%))
  Logic Levels:           0  
  Clock Path Skew:        -0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.235ns
    Source Clock Delay      (SCD):    1.295ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.646ns (routing 0.096ns, distribution 0.550ns)
  Clock Net Delay (Destination): 1.068ns (routing 0.385ns, distribution 0.683ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25m rise edge)    0.000     0.000 r  
    AD7                                               0.000     0.000 r  pin_hpio_refclk_i_p (IN)
                         net (fo=0)                   0.079     0.079    hpio_refclk_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.369     0.448 r  hpio_refclk_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.488    hpio_refclk_inst/OUT
    AD7                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.488 r  hpio_refclk_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.144     0.632    hpio_refclk
    BUFGCE_X0Y89         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.649 r  hpio_refclk_bufg_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=183, routed)         0.646     1.295    fpga_top/<hidden>
    SLICE_X24Y237        FDRE                                         r  fpga_top/<hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y237        FDRE (Prop_HFF2_SLICEM_C_Q)
                                                      0.039     1.334 r  fpga_top/<hidden>
                         net (fo=112, routed)         0.222     1.556    gblrst
    SLICE_X24Y229        FDRE                                         r  led_cnt_reg[3][17]/R
  -------------------------------------------------------------------    -------------------

                         (clock GTHE4_CHANNEL_TXOUTCLK[0] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL                0.000     0.000 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.085     0.085    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_srcclk_out[0]
    BUFG_GT_X0Y20        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.167 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=359, routed)         1.068     1.235    hdmi_tx_clk148m5
    SLICE_X24Y229        FDRE                                         r  led_cnt_reg[3][17]/C

Slack:                    inf
  Source:                 fpga_top/<hidden>
                            (rising edge-triggered cell FDRE clocked by clk_25m  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            led_cnt_reg[3][18]/R
                            (rising edge-triggered cell FDRE clocked by GTHE4_CHANNEL_TXOUTCLK[0]  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.261ns  (logic 0.039ns (14.940%)  route 0.222ns (85.060%))
  Logic Levels:           0  
  Clock Path Skew:        -0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.235ns
    Source Clock Delay      (SCD):    1.295ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.646ns (routing 0.096ns, distribution 0.550ns)
  Clock Net Delay (Destination): 1.068ns (routing 0.385ns, distribution 0.683ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25m rise edge)    0.000     0.000 r  
    AD7                                               0.000     0.000 r  pin_hpio_refclk_i_p (IN)
                         net (fo=0)                   0.079     0.079    hpio_refclk_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.369     0.448 r  hpio_refclk_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.488    hpio_refclk_inst/OUT
    AD7                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.488 r  hpio_refclk_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.144     0.632    hpio_refclk
    BUFGCE_X0Y89         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.649 r  hpio_refclk_bufg_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=183, routed)         0.646     1.295    fpga_top/<hidden>
    SLICE_X24Y237        FDRE                                         r  fpga_top/<hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y237        FDRE (Prop_HFF2_SLICEM_C_Q)
                                                      0.039     1.334 r  fpga_top/<hidden>
                         net (fo=112, routed)         0.222     1.556    gblrst
    SLICE_X24Y229        FDRE                                         r  led_cnt_reg[3][18]/R
  -------------------------------------------------------------------    -------------------

                         (clock GTHE4_CHANNEL_TXOUTCLK[0] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL                0.000     0.000 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.085     0.085    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_srcclk_out[0]
    BUFG_GT_X0Y20        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.167 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=359, routed)         1.068     1.235    hdmi_tx_clk148m5
    SLICE_X24Y229        FDRE                                         r  led_cnt_reg[3][18]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out1_clk_125m_pll
  To Clock:  GTHE4_CHANNEL_TXOUTCLK[0]

Max Delay             5 Endpoints
Min Delay             5 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_tx_done_int_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_125m_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_tx_done_inst/rst_in_meta_reg/CLR
                            (recovery check against rising-edge clock GTHE4_CHANNEL_TXOUTCLK[0]  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        0.601ns  (logic 0.079ns (13.141%)  route 0.522ns (86.859%))
  Logic Levels:           0  
  Clock Path Skew:        -1.482ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.792ns
    Source Clock Delay      (SCD):    3.274ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.320ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.185ns
    Phase Error              (PE):    0.222ns
  Clock Net Delay (Source):      2.187ns (routing 1.000ns, distribution 1.187ns)
  Clock Net Delay (Destination): 1.579ns (routing 0.574ns, distribution 1.005ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_125m_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X0Y89         BUFGCE                       0.000     0.000 r  hpio_refclk_bufg_inst/O
                         net (fo=183, routed)         0.941     0.941    clk_125m_pll/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.814 r  clk_125m_pll/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     1.059    clk_125m_pll/inst/clk_out1_clk_125m_pll
    BUFGCE_X0Y90         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.087 r  clk_125m_pll/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=1492, routed)        2.187     3.274    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_clk_freerun_in[0]
    SLICE_X58Y21         FDRE                                         r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_tx_done_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y21         FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.079     3.353 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_tx_done_int_reg/Q
                         net (fo=8, routed)           0.522     3.875    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_tx_done_inst/rst_in_sync3_reg_0
    SLICE_X57Y39         FDCE                                         f  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_tx_done_inst/rst_in_meta_reg/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock GTHE4_CHANNEL_TXOUTCLK[0] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL                0.000     0.000 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.099     0.099    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_srcclk_out[0]
    BUFG_GT_X0Y20        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.213 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=359, routed)         1.579     1.792    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_tx_done_inst/gtwiz_userclk_tx_usrclk2_out[0]
    SLICE_X57Y39         FDCE                                         r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_tx_done_inst/rst_in_meta_reg/C

Slack:                    inf
  Source:                 xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_tx_done_int_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_125m_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_tx_done_inst/rst_in_sync1_reg/CLR
                            (recovery check against rising-edge clock GTHE4_CHANNEL_TXOUTCLK[0]  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        0.601ns  (logic 0.079ns (13.141%)  route 0.522ns (86.859%))
  Logic Levels:           0  
  Clock Path Skew:        -1.482ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.792ns
    Source Clock Delay      (SCD):    3.274ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.320ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.185ns
    Phase Error              (PE):    0.222ns
  Clock Net Delay (Source):      2.187ns (routing 1.000ns, distribution 1.187ns)
  Clock Net Delay (Destination): 1.579ns (routing 0.574ns, distribution 1.005ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_125m_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X0Y89         BUFGCE                       0.000     0.000 r  hpio_refclk_bufg_inst/O
                         net (fo=183, routed)         0.941     0.941    clk_125m_pll/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.814 r  clk_125m_pll/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     1.059    clk_125m_pll/inst/clk_out1_clk_125m_pll
    BUFGCE_X0Y90         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.087 r  clk_125m_pll/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=1492, routed)        2.187     3.274    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_clk_freerun_in[0]
    SLICE_X58Y21         FDRE                                         r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_tx_done_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y21         FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.079     3.353 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_tx_done_int_reg/Q
                         net (fo=8, routed)           0.522     3.875    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_tx_done_inst/rst_in_sync3_reg_0
    SLICE_X57Y39         FDCE                                         f  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_tx_done_inst/rst_in_sync1_reg/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock GTHE4_CHANNEL_TXOUTCLK[0] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL                0.000     0.000 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.099     0.099    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_srcclk_out[0]
    BUFG_GT_X0Y20        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.213 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=359, routed)         1.579     1.792    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_tx_done_inst/gtwiz_userclk_tx_usrclk2_out[0]
    SLICE_X57Y39         FDCE                                         r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_tx_done_inst/rst_in_sync1_reg/C

Slack:                    inf
  Source:                 xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_tx_done_int_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_125m_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_tx_done_inst/rst_in_sync2_reg/CLR
                            (recovery check against rising-edge clock GTHE4_CHANNEL_TXOUTCLK[0]  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        0.601ns  (logic 0.079ns (13.141%)  route 0.522ns (86.859%))
  Logic Levels:           0  
  Clock Path Skew:        -1.482ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.792ns
    Source Clock Delay      (SCD):    3.274ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.320ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.185ns
    Phase Error              (PE):    0.222ns
  Clock Net Delay (Source):      2.187ns (routing 1.000ns, distribution 1.187ns)
  Clock Net Delay (Destination): 1.579ns (routing 0.574ns, distribution 1.005ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_125m_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X0Y89         BUFGCE                       0.000     0.000 r  hpio_refclk_bufg_inst/O
                         net (fo=183, routed)         0.941     0.941    clk_125m_pll/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.814 r  clk_125m_pll/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     1.059    clk_125m_pll/inst/clk_out1_clk_125m_pll
    BUFGCE_X0Y90         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.087 r  clk_125m_pll/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=1492, routed)        2.187     3.274    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_clk_freerun_in[0]
    SLICE_X58Y21         FDRE                                         r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_tx_done_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y21         FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.079     3.353 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_tx_done_int_reg/Q
                         net (fo=8, routed)           0.522     3.875    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_tx_done_inst/rst_in_sync3_reg_0
    SLICE_X57Y39         FDCE                                         f  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_tx_done_inst/rst_in_sync2_reg/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock GTHE4_CHANNEL_TXOUTCLK[0] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL                0.000     0.000 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.099     0.099    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_srcclk_out[0]
    BUFG_GT_X0Y20        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.213 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=359, routed)         1.579     1.792    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_tx_done_inst/gtwiz_userclk_tx_usrclk2_out[0]
    SLICE_X57Y39         FDCE                                         r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_tx_done_inst/rst_in_sync2_reg/C

Slack:                    inf
  Source:                 xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_tx_done_int_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_125m_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_tx_done_inst/rst_in_sync3_reg/CLR
                            (recovery check against rising-edge clock GTHE4_CHANNEL_TXOUTCLK[0]  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        0.601ns  (logic 0.079ns (13.141%)  route 0.522ns (86.859%))
  Logic Levels:           0  
  Clock Path Skew:        -1.482ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.792ns
    Source Clock Delay      (SCD):    3.274ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.320ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.185ns
    Phase Error              (PE):    0.222ns
  Clock Net Delay (Source):      2.187ns (routing 1.000ns, distribution 1.187ns)
  Clock Net Delay (Destination): 1.579ns (routing 0.574ns, distribution 1.005ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_125m_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X0Y89         BUFGCE                       0.000     0.000 r  hpio_refclk_bufg_inst/O
                         net (fo=183, routed)         0.941     0.941    clk_125m_pll/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.814 r  clk_125m_pll/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     1.059    clk_125m_pll/inst/clk_out1_clk_125m_pll
    BUFGCE_X0Y90         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.087 r  clk_125m_pll/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=1492, routed)        2.187     3.274    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_clk_freerun_in[0]
    SLICE_X58Y21         FDRE                                         r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_tx_done_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y21         FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.079     3.353 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_tx_done_int_reg/Q
                         net (fo=8, routed)           0.522     3.875    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_tx_done_inst/rst_in_sync3_reg_0
    SLICE_X57Y39         FDCE                                         f  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_tx_done_inst/rst_in_sync3_reg/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock GTHE4_CHANNEL_TXOUTCLK[0] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL                0.000     0.000 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.099     0.099    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_srcclk_out[0]
    BUFG_GT_X0Y20        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.213 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=359, routed)         1.579     1.792    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_tx_done_inst/gtwiz_userclk_tx_usrclk2_out[0]
    SLICE_X57Y39         FDCE                                         r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_tx_done_inst/rst_in_sync3_reg/C

Slack:                    inf
  Source:                 xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_tx_done_int_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_125m_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_tx_done_inst/rst_in_out_reg/CLR
                            (recovery check against rising-edge clock GTHE4_CHANNEL_TXOUTCLK[0]  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        0.600ns  (logic 0.079ns (13.163%)  route 0.521ns (86.837%))
  Logic Levels:           0  
  Clock Path Skew:        -1.480ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.794ns
    Source Clock Delay      (SCD):    3.274ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.320ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.185ns
    Phase Error              (PE):    0.222ns
  Clock Net Delay (Source):      2.187ns (routing 1.000ns, distribution 1.187ns)
  Clock Net Delay (Destination): 1.581ns (routing 0.574ns, distribution 1.007ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_125m_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X0Y89         BUFGCE                       0.000     0.000 r  hpio_refclk_bufg_inst/O
                         net (fo=183, routed)         0.941     0.941    clk_125m_pll/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.814 r  clk_125m_pll/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     1.059    clk_125m_pll/inst/clk_out1_clk_125m_pll
    BUFGCE_X0Y90         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.087 r  clk_125m_pll/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=1492, routed)        2.187     3.274    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_clk_freerun_in[0]
    SLICE_X58Y21         FDRE                                         r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_tx_done_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y21         FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.079     3.353 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_tx_done_int_reg/Q
                         net (fo=8, routed)           0.521     3.874    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_tx_done_inst/rst_in_sync3_reg_0
    SLICE_X57Y39         FDCE                                         f  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_tx_done_inst/rst_in_out_reg/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock GTHE4_CHANNEL_TXOUTCLK[0] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL                0.000     0.000 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.099     0.099    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_srcclk_out[0]
    BUFG_GT_X0Y20        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.213 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=359, routed)         1.581     1.794    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_tx_done_inst/gtwiz_userclk_tx_usrclk2_out[0]
    SLICE_X57Y39         FDCE                                         r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_tx_done_inst/rst_in_out_reg/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_tx_done_int_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_125m_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_tx_done_inst/rst_in_meta_reg/CLR
                            (removal check against rising-edge clock GTHE4_CHANNEL_TXOUTCLK[0]  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.284ns  (logic 0.039ns (13.708%)  route 0.245ns (86.292%))
  Logic Levels:           0  
  Clock Path Skew:        -0.850ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.276ns
    Source Clock Delay      (SCD):    2.127ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.320ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.185ns
    Phase Error              (PE):    0.222ns
  Clock Net Delay (Source):      1.200ns (routing 0.549ns, distribution 0.651ns)
  Clock Net Delay (Destination): 1.109ns (routing 0.385ns, distribution 0.724ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_125m_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X0Y89         BUFGCE                       0.000     0.000 r  hpio_refclk_bufg_inst/O
                         net (fo=183, routed)         0.534     0.534    clk_125m_pll/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.764 r  clk_125m_pll/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.146     0.910    clk_125m_pll/inst/clk_out1_clk_125m_pll
    BUFGCE_X0Y90         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.927 r  clk_125m_pll/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=1492, routed)        1.200     2.127    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_clk_freerun_in[0]
    SLICE_X58Y21         FDRE                                         r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_tx_done_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y21         FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.039     2.166 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_tx_done_int_reg/Q
                         net (fo=8, routed)           0.245     2.411    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_tx_done_inst/rst_in_sync3_reg_0
    SLICE_X57Y39         FDCE                                         f  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_tx_done_inst/rst_in_meta_reg/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock GTHE4_CHANNEL_TXOUTCLK[0] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL                0.000     0.000 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.085     0.085    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_srcclk_out[0]
    BUFG_GT_X0Y20        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.167 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=359, routed)         1.109     1.276    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_tx_done_inst/gtwiz_userclk_tx_usrclk2_out[0]
    SLICE_X57Y39         FDCE                                         r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_tx_done_inst/rst_in_meta_reg/C

Slack:                    inf
  Source:                 xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_tx_done_int_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_125m_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_tx_done_inst/rst_in_out_reg/CLR
                            (removal check against rising-edge clock GTHE4_CHANNEL_TXOUTCLK[0]  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.284ns  (logic 0.039ns (13.708%)  route 0.245ns (86.292%))
  Logic Levels:           0  
  Clock Path Skew:        -0.846ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.280ns
    Source Clock Delay      (SCD):    2.127ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.320ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.185ns
    Phase Error              (PE):    0.222ns
  Clock Net Delay (Source):      1.200ns (routing 0.549ns, distribution 0.651ns)
  Clock Net Delay (Destination): 1.113ns (routing 0.385ns, distribution 0.728ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_125m_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X0Y89         BUFGCE                       0.000     0.000 r  hpio_refclk_bufg_inst/O
                         net (fo=183, routed)         0.534     0.534    clk_125m_pll/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.764 r  clk_125m_pll/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.146     0.910    clk_125m_pll/inst/clk_out1_clk_125m_pll
    BUFGCE_X0Y90         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.927 r  clk_125m_pll/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=1492, routed)        1.200     2.127    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_clk_freerun_in[0]
    SLICE_X58Y21         FDRE                                         r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_tx_done_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y21         FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.039     2.166 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_tx_done_int_reg/Q
                         net (fo=8, routed)           0.245     2.411    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_tx_done_inst/rst_in_sync3_reg_0
    SLICE_X57Y39         FDCE                                         f  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_tx_done_inst/rst_in_out_reg/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock GTHE4_CHANNEL_TXOUTCLK[0] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL                0.000     0.000 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.085     0.085    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_srcclk_out[0]
    BUFG_GT_X0Y20        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.167 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=359, routed)         1.113     1.280    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_tx_done_inst/gtwiz_userclk_tx_usrclk2_out[0]
    SLICE_X57Y39         FDCE                                         r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_tx_done_inst/rst_in_out_reg/C

Slack:                    inf
  Source:                 xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_tx_done_int_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_125m_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_tx_done_inst/rst_in_sync1_reg/CLR
                            (removal check against rising-edge clock GTHE4_CHANNEL_TXOUTCLK[0]  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.284ns  (logic 0.039ns (13.708%)  route 0.245ns (86.292%))
  Logic Levels:           0  
  Clock Path Skew:        -0.850ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.276ns
    Source Clock Delay      (SCD):    2.127ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.320ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.185ns
    Phase Error              (PE):    0.222ns
  Clock Net Delay (Source):      1.200ns (routing 0.549ns, distribution 0.651ns)
  Clock Net Delay (Destination): 1.109ns (routing 0.385ns, distribution 0.724ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_125m_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X0Y89         BUFGCE                       0.000     0.000 r  hpio_refclk_bufg_inst/O
                         net (fo=183, routed)         0.534     0.534    clk_125m_pll/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.764 r  clk_125m_pll/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.146     0.910    clk_125m_pll/inst/clk_out1_clk_125m_pll
    BUFGCE_X0Y90         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.927 r  clk_125m_pll/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=1492, routed)        1.200     2.127    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_clk_freerun_in[0]
    SLICE_X58Y21         FDRE                                         r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_tx_done_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y21         FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.039     2.166 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_tx_done_int_reg/Q
                         net (fo=8, routed)           0.245     2.411    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_tx_done_inst/rst_in_sync3_reg_0
    SLICE_X57Y39         FDCE                                         f  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_tx_done_inst/rst_in_sync1_reg/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock GTHE4_CHANNEL_TXOUTCLK[0] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL                0.000     0.000 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.085     0.085    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_srcclk_out[0]
    BUFG_GT_X0Y20        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.167 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=359, routed)         1.109     1.276    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_tx_done_inst/gtwiz_userclk_tx_usrclk2_out[0]
    SLICE_X57Y39         FDCE                                         r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_tx_done_inst/rst_in_sync1_reg/C

Slack:                    inf
  Source:                 xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_tx_done_int_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_125m_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_tx_done_inst/rst_in_sync2_reg/CLR
                            (removal check against rising-edge clock GTHE4_CHANNEL_TXOUTCLK[0]  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.284ns  (logic 0.039ns (13.708%)  route 0.245ns (86.292%))
  Logic Levels:           0  
  Clock Path Skew:        -0.850ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.276ns
    Source Clock Delay      (SCD):    2.127ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.320ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.185ns
    Phase Error              (PE):    0.222ns
  Clock Net Delay (Source):      1.200ns (routing 0.549ns, distribution 0.651ns)
  Clock Net Delay (Destination): 1.109ns (routing 0.385ns, distribution 0.724ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_125m_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X0Y89         BUFGCE                       0.000     0.000 r  hpio_refclk_bufg_inst/O
                         net (fo=183, routed)         0.534     0.534    clk_125m_pll/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.764 r  clk_125m_pll/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.146     0.910    clk_125m_pll/inst/clk_out1_clk_125m_pll
    BUFGCE_X0Y90         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.927 r  clk_125m_pll/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=1492, routed)        1.200     2.127    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_clk_freerun_in[0]
    SLICE_X58Y21         FDRE                                         r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_tx_done_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y21         FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.039     2.166 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_tx_done_int_reg/Q
                         net (fo=8, routed)           0.245     2.411    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_tx_done_inst/rst_in_sync3_reg_0
    SLICE_X57Y39         FDCE                                         f  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_tx_done_inst/rst_in_sync2_reg/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock GTHE4_CHANNEL_TXOUTCLK[0] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL                0.000     0.000 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.085     0.085    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_srcclk_out[0]
    BUFG_GT_X0Y20        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.167 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=359, routed)         1.109     1.276    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_tx_done_inst/gtwiz_userclk_tx_usrclk2_out[0]
    SLICE_X57Y39         FDCE                                         r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_tx_done_inst/rst_in_sync2_reg/C

Slack:                    inf
  Source:                 xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_tx_done_int_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_125m_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_tx_done_inst/rst_in_sync3_reg/CLR
                            (removal check against rising-edge clock GTHE4_CHANNEL_TXOUTCLK[0]  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.284ns  (logic 0.039ns (13.708%)  route 0.245ns (86.292%))
  Logic Levels:           0  
  Clock Path Skew:        -0.850ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.276ns
    Source Clock Delay      (SCD):    2.127ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.320ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.185ns
    Phase Error              (PE):    0.222ns
  Clock Net Delay (Source):      1.200ns (routing 0.549ns, distribution 0.651ns)
  Clock Net Delay (Destination): 1.109ns (routing 0.385ns, distribution 0.724ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_125m_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X0Y89         BUFGCE                       0.000     0.000 r  hpio_refclk_bufg_inst/O
                         net (fo=183, routed)         0.534     0.534    clk_125m_pll/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.764 r  clk_125m_pll/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.146     0.910    clk_125m_pll/inst/clk_out1_clk_125m_pll
    BUFGCE_X0Y90         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.927 r  clk_125m_pll/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=1492, routed)        1.200     2.127    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_clk_freerun_in[0]
    SLICE_X58Y21         FDRE                                         r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_tx_done_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y21         FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.039     2.166 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_tx_done_int_reg/Q
                         net (fo=8, routed)           0.245     2.411    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_tx_done_inst/rst_in_sync3_reg_0
    SLICE_X57Y39         FDCE                                         f  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_tx_done_inst/rst_in_sync3_reg/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock GTHE4_CHANNEL_TXOUTCLK[0] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL                0.000     0.000 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.085     0.085    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_srcclk_out[0]
    BUFG_GT_X0Y20        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.167 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=359, routed)         1.109     1.276    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_tx_done_inst/gtwiz_userclk_tx_usrclk2_out[0]
    SLICE_X57Y39         FDCE                                         r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_tx_done_inst/rst_in_sync3_reg/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  GTHE4_CHANNEL_TXOUTCLK[0]
  To Clock:  clk_25m

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 fpga_top/<hidden>
                            (rising edge-triggered cell FDRE clocked by GTHE4_CHANNEL_TXOUTCLK[0]  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            fpga_top/<hidden>/<hidden>/<hidden>
                            (rising edge-triggered cell FDRE clocked by clk_25m  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.461ns  (logic 0.080ns (17.345%)  route 0.381ns (82.655%))
  Logic Levels:           0  
  Clock Path Skew:        0.142ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.176ns
    Source Clock Delay      (SCD):    2.034ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.791ns (routing 0.634ns, distribution 1.157ns)
  Clock Net Delay (Destination): 1.153ns (routing 0.155ns, distribution 0.998ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GTHE4_CHANNEL_TXOUTCLK[0] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL                0.000     0.000 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.113     0.113    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_srcclk_out[0]
    BUFG_GT_X0Y20        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.243 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=359, routed)         1.791     2.034    fpga_top/<hidden>
    SLICE_X55Y153        FDRE                                         r  fpga_top/<hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y153        FDRE (Prop_CFF2_SLICEL_C_Q)
                                                      0.080     2.114 r  fpga_top/<hidden>
                         net (fo=2, routed)           0.381     2.495    fpga_top/<hidden>/<hidden>/<hidden>
    SLICE_X55Y154        FDRE                                         r  fpga_top/<hidden>/<hidden>/<hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_25m rise edge)    0.000     0.000 r  
    AD7                                               0.000     0.000 r  pin_hpio_refclk_i_p (IN)
                         net (fo=0)                   0.079     0.079    hpio_refclk_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.593     0.672 r  hpio_refclk_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.712    hpio_refclk_inst/OUT
    AD7                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.712 r  hpio_refclk_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.287     0.999    hpio_refclk
    BUFGCE_X0Y89         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.023 r  hpio_refclk_bufg_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=183, routed)         1.153     2.176    fpga_top/<hidden>/<hidden>/<hidden>
    SLICE_X55Y154        FDRE                                         r  fpga_top/<hidden>/<hidden>/<hidden>





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 fpga_top/<hidden>
                            (rising edge-triggered cell FDRE clocked by GTHE4_CHANNEL_TXOUTCLK[0]  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            fpga_top/<hidden>/<hidden>/<hidden>
                            (rising edge-triggered cell FDRE clocked by clk_25m  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.197ns  (logic 0.040ns (20.338%)  route 0.157ns (79.662%))
  Logic Levels:           0  
  Clock Path Skew:        0.532ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.662ns
    Source Clock Delay      (SCD):    1.130ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.984ns (routing 0.347ns, distribution 0.637ns)
  Clock Net Delay (Destination): 0.837ns (routing 0.108ns, distribution 0.729ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GTHE4_CHANNEL_TXOUTCLK[0] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL                0.000     0.000 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.073     0.073    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_srcclk_out[0]
    BUFG_GT_X0Y20        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.146 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=359, routed)         0.984     1.130    fpga_top/<hidden>
    SLICE_X55Y153        FDRE                                         r  fpga_top/<hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y153        FDRE (Prop_CFF2_SLICEL_C_Q)
                                                      0.040     1.170 r  fpga_top/<hidden>
                         net (fo=2, routed)           0.157     1.327    fpga_top/<hidden>/<hidden>/<hidden>
    SLICE_X55Y154        FDRE                                         r  fpga_top/<hidden>/<hidden>/<hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_25m rise edge)    0.000     0.000 r  
    AD7                                               0.000     0.000 r  pin_hpio_refclk_i_p (IN)
                         net (fo=0)                   0.100     0.100    hpio_refclk_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.475     0.575 r  hpio_refclk_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.625    hpio_refclk_inst/OUT
    AD7                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.625 r  hpio_refclk_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.181     0.806    hpio_refclk
    BUFGCE_X0Y89         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.825 r  hpio_refclk_bufg_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=183, routed)         0.837     1.662    fpga_top/<hidden>/<hidden>/<hidden>
    SLICE_X55Y154        FDRE                                         r  fpga_top/<hidden>/<hidden>/<hidden>





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out1_clk_125m_pll
  To Clock:  clk_25m

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 fpga_top/<hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_125m_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            fpga_top/<hidden>/<hidden>/<hidden>
                            (rising edge-triggered cell FDRE clocked by clk_25m  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.258ns  (logic 0.081ns (31.391%)  route 0.177ns (68.609%))
  Logic Levels:           0  
  Clock Path Skew:        -1.076ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.170ns
    Source Clock Delay      (SCD):    3.246ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.320ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.185ns
    Phase Error              (PE):    0.222ns
  Clock Net Delay (Source):      2.159ns (routing 1.000ns, distribution 1.159ns)
  Clock Net Delay (Destination): 1.147ns (routing 0.155ns, distribution 0.992ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_125m_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X0Y89         BUFGCE                       0.000     0.000 r  hpio_refclk_bufg_inst/O
                         net (fo=183, routed)         0.941     0.941    clk_125m_pll/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.814 r  clk_125m_pll/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     1.059    clk_125m_pll/inst/clk_out1_clk_125m_pll
    BUFGCE_X0Y90         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.087 r  clk_125m_pll/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=1492, routed)        2.159     3.246    fpga_top/<hidden>
    SLICE_X59Y152        FDRE                                         r  fpga_top/<hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y152        FDRE (Prop_GFF2_SLICEL_C_Q)
                                                      0.081     3.327 r  fpga_top/<hidden>
                         net (fo=2, routed)           0.177     3.504    fpga_top/<hidden>/<hidden>/<hidden>
    SLICE_X59Y153        FDRE                                         r  fpga_top/<hidden>/<hidden>/<hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_25m rise edge)    0.000     0.000 r  
    AD7                                               0.000     0.000 r  pin_hpio_refclk_i_p (IN)
                         net (fo=0)                   0.079     0.079    hpio_refclk_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.593     0.672 r  hpio_refclk_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.712    hpio_refclk_inst/OUT
    AD7                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.712 r  hpio_refclk_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.287     0.999    hpio_refclk
    BUFGCE_X0Y89         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.023 r  hpio_refclk_bufg_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=183, routed)         1.147     2.170    fpga_top/<hidden>/<hidden>/<hidden>
    SLICE_X59Y153        FDRE                                         r  fpga_top/<hidden>/<hidden>/<hidden>





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 fpga_top/<hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_125m_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            fpga_top/<hidden>/<hidden>/<hidden>
                            (rising edge-triggered cell FDRE clocked by clk_25m  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.111ns  (logic 0.040ns (36.139%)  route 0.071ns (63.861%))
  Logic Levels:           0  
  Clock Path Skew:        -0.458ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.659ns
    Source Clock Delay      (SCD):    2.117ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.320ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.185ns
    Phase Error              (PE):    0.222ns
  Clock Net Delay (Source):      1.190ns (routing 0.549ns, distribution 0.641ns)
  Clock Net Delay (Destination): 0.834ns (routing 0.108ns, distribution 0.726ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_125m_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X0Y89         BUFGCE                       0.000     0.000 r  hpio_refclk_bufg_inst/O
                         net (fo=183, routed)         0.534     0.534    clk_125m_pll/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.764 r  clk_125m_pll/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.146     0.910    clk_125m_pll/inst/clk_out1_clk_125m_pll
    BUFGCE_X0Y90         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.927 r  clk_125m_pll/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=1492, routed)        1.190     2.117    fpga_top/<hidden>
    SLICE_X59Y152        FDRE                                         r  fpga_top/<hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y152        FDRE (Prop_GFF2_SLICEL_C_Q)
                                                      0.040     2.157 r  fpga_top/<hidden>
                         net (fo=2, routed)           0.071     2.228    fpga_top/<hidden>/<hidden>/<hidden>
    SLICE_X59Y153        FDRE                                         r  fpga_top/<hidden>/<hidden>/<hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_25m rise edge)    0.000     0.000 r  
    AD7                                               0.000     0.000 r  pin_hpio_refclk_i_p (IN)
                         net (fo=0)                   0.100     0.100    hpio_refclk_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.475     0.575 r  hpio_refclk_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.625    hpio_refclk_inst/OUT
    AD7                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.625 r  hpio_refclk_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.181     0.806    hpio_refclk
    BUFGCE_X0Y89         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.825 r  hpio_refclk_bufg_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=183, routed)         0.834     1.659    fpga_top/<hidden>/<hidden>/<hidden>
    SLICE_X59Y153        FDRE                                         r  fpga_top/<hidden>/<hidden>/<hidden>





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_out1_clk_125m_pll

Max Delay            28 Endpoints
Min Delay            28 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clk_125m_pll/inst/mmcme4_adv_inst/LOCKED
                            (internal pin)
  Destination:            xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_tx_pll_and_datapath_inst/rst_in_meta_reg/PRE
                            (recovery check against rising-edge clock clk_out1_clk_125m_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.878ns  (logic 0.133ns (4.621%)  route 2.745ns (95.379%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.317ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.185ns
    Phase Error              (PE):    0.222ns
  Clock Net Delay (Destination): 1.925ns (routing 0.908ns, distribution 1.017ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCM_X0Y3            MMCME4_ADV                   0.000     0.000 r  clk_125m_pll/inst/mmcme4_adv_inst/LOCKED
                         net (fo=6, routed)           2.489     2.489    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_tx_pll_and_datapath_inst/gtwiz_reset_tx_pll_and_datapath_in[0]
    SLICE_X56Y19         LUT2 (Prop_D5LUT_SLICEL_I1_O)
                                                      0.133     2.622 f  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_tx_pll_and_datapath_inst/rst_in_meta_i_1/O
                         net (fo=5, routed)           0.256     2.878    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_tx_pll_and_datapath_inst/p_1_in
    SLICE_X56Y21         FDPE                                         f  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_tx_pll_and_datapath_inst/rst_in_meta_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_125m_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X0Y89         BUFGCE                       0.000     0.000 r  hpio_refclk_bufg_inst/O
                         net (fo=183, routed)         0.828     0.828    clk_125m_pll/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     1.458 r  clk_125m_pll/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215     1.673    clk_125m_pll/inst/clk_out1_clk_125m_pll
    BUFGCE_X0Y90         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.697 r  clk_125m_pll/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=1492, routed)        1.925     3.622    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_tx_pll_and_datapath_inst/gtwiz_reset_clk_freerun_in[0]
    SLICE_X56Y21         FDPE                                         r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_tx_pll_and_datapath_inst/rst_in_meta_reg/C

Slack:                    inf
  Source:                 clk_125m_pll/inst/mmcme4_adv_inst/LOCKED
                            (internal pin)
  Destination:            xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_tx_pll_and_datapath_inst/rst_in_sync1_reg/PRE
                            (recovery check against rising-edge clock clk_out1_clk_125m_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.878ns  (logic 0.133ns (4.621%)  route 2.745ns (95.379%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.317ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.185ns
    Phase Error              (PE):    0.222ns
  Clock Net Delay (Destination): 1.925ns (routing 0.908ns, distribution 1.017ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCM_X0Y3            MMCME4_ADV                   0.000     0.000 r  clk_125m_pll/inst/mmcme4_adv_inst/LOCKED
                         net (fo=6, routed)           2.489     2.489    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_tx_pll_and_datapath_inst/gtwiz_reset_tx_pll_and_datapath_in[0]
    SLICE_X56Y19         LUT2 (Prop_D5LUT_SLICEL_I1_O)
                                                      0.133     2.622 f  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_tx_pll_and_datapath_inst/rst_in_meta_i_1/O
                         net (fo=5, routed)           0.256     2.878    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_tx_pll_and_datapath_inst/p_1_in
    SLICE_X56Y21         FDPE                                         f  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_tx_pll_and_datapath_inst/rst_in_sync1_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_125m_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X0Y89         BUFGCE                       0.000     0.000 r  hpio_refclk_bufg_inst/O
                         net (fo=183, routed)         0.828     0.828    clk_125m_pll/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     1.458 r  clk_125m_pll/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215     1.673    clk_125m_pll/inst/clk_out1_clk_125m_pll
    BUFGCE_X0Y90         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.697 r  clk_125m_pll/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=1492, routed)        1.925     3.622    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_tx_pll_and_datapath_inst/gtwiz_reset_clk_freerun_in[0]
    SLICE_X56Y21         FDPE                                         r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_tx_pll_and_datapath_inst/rst_in_sync1_reg/C

Slack:                    inf
  Source:                 clk_125m_pll/inst/mmcme4_adv_inst/LOCKED
                            (internal pin)
  Destination:            xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_tx_pll_and_datapath_inst/rst_in_sync2_reg/PRE
                            (recovery check against rising-edge clock clk_out1_clk_125m_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.878ns  (logic 0.133ns (4.621%)  route 2.745ns (95.379%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.317ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.185ns
    Phase Error              (PE):    0.222ns
  Clock Net Delay (Destination): 1.925ns (routing 0.908ns, distribution 1.017ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCM_X0Y3            MMCME4_ADV                   0.000     0.000 r  clk_125m_pll/inst/mmcme4_adv_inst/LOCKED
                         net (fo=6, routed)           2.489     2.489    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_tx_pll_and_datapath_inst/gtwiz_reset_tx_pll_and_datapath_in[0]
    SLICE_X56Y19         LUT2 (Prop_D5LUT_SLICEL_I1_O)
                                                      0.133     2.622 f  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_tx_pll_and_datapath_inst/rst_in_meta_i_1/O
                         net (fo=5, routed)           0.256     2.878    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_tx_pll_and_datapath_inst/p_1_in
    SLICE_X56Y21         FDPE                                         f  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_tx_pll_and_datapath_inst/rst_in_sync2_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_125m_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X0Y89         BUFGCE                       0.000     0.000 r  hpio_refclk_bufg_inst/O
                         net (fo=183, routed)         0.828     0.828    clk_125m_pll/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     1.458 r  clk_125m_pll/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215     1.673    clk_125m_pll/inst/clk_out1_clk_125m_pll
    BUFGCE_X0Y90         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.697 r  clk_125m_pll/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=1492, routed)        1.925     3.622    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_tx_pll_and_datapath_inst/gtwiz_reset_clk_freerun_in[0]
    SLICE_X56Y21         FDPE                                         r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_tx_pll_and_datapath_inst/rst_in_sync2_reg/C

Slack:                    inf
  Source:                 clk_125m_pll/inst/mmcme4_adv_inst/LOCKED
                            (internal pin)
  Destination:            xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_tx_pll_and_datapath_inst/rst_in_sync3_reg/PRE
                            (recovery check against rising-edge clock clk_out1_clk_125m_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.878ns  (logic 0.133ns (4.621%)  route 2.745ns (95.379%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.317ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.185ns
    Phase Error              (PE):    0.222ns
  Clock Net Delay (Destination): 1.925ns (routing 0.908ns, distribution 1.017ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCM_X0Y3            MMCME4_ADV                   0.000     0.000 r  clk_125m_pll/inst/mmcme4_adv_inst/LOCKED
                         net (fo=6, routed)           2.489     2.489    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_tx_pll_and_datapath_inst/gtwiz_reset_tx_pll_and_datapath_in[0]
    SLICE_X56Y19         LUT2 (Prop_D5LUT_SLICEL_I1_O)
                                                      0.133     2.622 f  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_tx_pll_and_datapath_inst/rst_in_meta_i_1/O
                         net (fo=5, routed)           0.256     2.878    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_tx_pll_and_datapath_inst/p_1_in
    SLICE_X56Y21         FDPE                                         f  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_tx_pll_and_datapath_inst/rst_in_sync3_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_125m_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X0Y89         BUFGCE                       0.000     0.000 r  hpio_refclk_bufg_inst/O
                         net (fo=183, routed)         0.828     0.828    clk_125m_pll/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     1.458 r  clk_125m_pll/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215     1.673    clk_125m_pll/inst/clk_out1_clk_125m_pll
    BUFGCE_X0Y90         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.697 r  clk_125m_pll/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=1492, routed)        1.925     3.622    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_tx_pll_and_datapath_inst/gtwiz_reset_clk_freerun_in[0]
    SLICE_X56Y21         FDPE                                         r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_tx_pll_and_datapath_inst/rst_in_sync3_reg/C

Slack:                    inf
  Source:                 clk_125m_pll/inst/mmcme4_adv_inst/LOCKED
                            (internal pin)
  Destination:            xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_tx_pll_and_datapath_inst/rst_in_out_reg/PRE
                            (recovery check against rising-edge clock clk_out1_clk_125m_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.877ns  (logic 0.133ns (4.623%)  route 2.744ns (95.377%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.317ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.185ns
    Phase Error              (PE):    0.222ns
  Clock Net Delay (Destination): 1.927ns (routing 0.908ns, distribution 1.019ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCM_X0Y3            MMCME4_ADV                   0.000     0.000 r  clk_125m_pll/inst/mmcme4_adv_inst/LOCKED
                         net (fo=6, routed)           2.489     2.489    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_tx_pll_and_datapath_inst/gtwiz_reset_tx_pll_and_datapath_in[0]
    SLICE_X56Y19         LUT2 (Prop_D5LUT_SLICEL_I1_O)
                                                      0.133     2.622 f  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_tx_pll_and_datapath_inst/rst_in_meta_i_1/O
                         net (fo=5, routed)           0.255     2.877    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_tx_pll_and_datapath_inst/p_1_in
    SLICE_X56Y21         FDPE                                         f  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_tx_pll_and_datapath_inst/rst_in_out_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_125m_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X0Y89         BUFGCE                       0.000     0.000 r  hpio_refclk_bufg_inst/O
                         net (fo=183, routed)         0.828     0.828    clk_125m_pll/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     1.458 r  clk_125m_pll/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215     1.673    clk_125m_pll/inst/clk_out1_clk_125m_pll
    BUFGCE_X0Y90         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.697 r  clk_125m_pll/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=1492, routed)        1.927     3.624    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_tx_pll_and_datapath_inst/gtwiz_reset_clk_freerun_in[0]
    SLICE_X56Y21         FDPE                                         r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_tx_pll_and_datapath_inst/rst_in_out_reg/C

Slack:                    inf
  Source:                 clk_125m_pll/inst/mmcme4_adv_inst/LOCKED
                            (internal pin)
  Destination:            xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_tx_any_inst/rst_in_meta_reg/PRE
                            (recovery check against rising-edge clock clk_out1_clk_125m_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.876ns  (logic 0.122ns (4.242%)  route 2.754ns (95.758%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.317ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.185ns
    Phase Error              (PE):    0.222ns
  Clock Net Delay (Destination): 1.925ns (routing 0.908ns, distribution 1.017ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCM_X0Y3            MMCME4_ADV                   0.000     0.000 r  clk_125m_pll/inst/mmcme4_adv_inst/LOCKED
                         net (fo=6, routed)           2.489     2.489    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_tx_any_inst/gtwiz_reset_tx_pll_and_datapath_in[0]
    SLICE_X56Y19         LUT2 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.122     2.611 f  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_tx_any_inst/rst_in_out_i_1/O
                         net (fo=5, routed)           0.265     2.876    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_tx_any_inst/gtwiz_reset_tx_any
    SLICE_X58Y19         FDPE                                         f  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_tx_any_inst/rst_in_meta_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_125m_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X0Y89         BUFGCE                       0.000     0.000 r  hpio_refclk_bufg_inst/O
                         net (fo=183, routed)         0.828     0.828    clk_125m_pll/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     1.458 r  clk_125m_pll/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215     1.673    clk_125m_pll/inst/clk_out1_clk_125m_pll
    BUFGCE_X0Y90         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.697 r  clk_125m_pll/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=1492, routed)        1.925     3.622    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_tx_any_inst/gtwiz_reset_clk_freerun_in[0]
    SLICE_X58Y19         FDPE                                         r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_tx_any_inst/rst_in_meta_reg/C

Slack:                    inf
  Source:                 clk_125m_pll/inst/mmcme4_adv_inst/LOCKED
                            (internal pin)
  Destination:            xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_tx_any_inst/rst_in_out_reg/PRE
                            (recovery check against rising-edge clock clk_out1_clk_125m_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.876ns  (logic 0.122ns (4.242%)  route 2.754ns (95.758%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.317ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.185ns
    Phase Error              (PE):    0.222ns
  Clock Net Delay (Destination): 1.925ns (routing 0.908ns, distribution 1.017ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCM_X0Y3            MMCME4_ADV                   0.000     0.000 r  clk_125m_pll/inst/mmcme4_adv_inst/LOCKED
                         net (fo=6, routed)           2.489     2.489    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_tx_any_inst/gtwiz_reset_tx_pll_and_datapath_in[0]
    SLICE_X56Y19         LUT2 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.122     2.611 f  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_tx_any_inst/rst_in_out_i_1/O
                         net (fo=5, routed)           0.265     2.876    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_tx_any_inst/gtwiz_reset_tx_any
    SLICE_X58Y19         FDPE                                         f  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_tx_any_inst/rst_in_out_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_125m_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X0Y89         BUFGCE                       0.000     0.000 r  hpio_refclk_bufg_inst/O
                         net (fo=183, routed)         0.828     0.828    clk_125m_pll/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     1.458 r  clk_125m_pll/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215     1.673    clk_125m_pll/inst/clk_out1_clk_125m_pll
    BUFGCE_X0Y90         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.697 r  clk_125m_pll/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=1492, routed)        1.925     3.622    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_tx_any_inst/gtwiz_reset_clk_freerun_in[0]
    SLICE_X58Y19         FDPE                                         r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_tx_any_inst/rst_in_out_reg/C

Slack:                    inf
  Source:                 clk_125m_pll/inst/mmcme4_adv_inst/LOCKED
                            (internal pin)
  Destination:            xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_tx_any_inst/rst_in_sync1_reg/PRE
                            (recovery check against rising-edge clock clk_out1_clk_125m_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.876ns  (logic 0.122ns (4.242%)  route 2.754ns (95.758%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.317ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.185ns
    Phase Error              (PE):    0.222ns
  Clock Net Delay (Destination): 1.925ns (routing 0.908ns, distribution 1.017ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCM_X0Y3            MMCME4_ADV                   0.000     0.000 r  clk_125m_pll/inst/mmcme4_adv_inst/LOCKED
                         net (fo=6, routed)           2.489     2.489    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_tx_any_inst/gtwiz_reset_tx_pll_and_datapath_in[0]
    SLICE_X56Y19         LUT2 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.122     2.611 f  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_tx_any_inst/rst_in_out_i_1/O
                         net (fo=5, routed)           0.265     2.876    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_tx_any_inst/gtwiz_reset_tx_any
    SLICE_X58Y19         FDPE                                         f  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_tx_any_inst/rst_in_sync1_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_125m_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X0Y89         BUFGCE                       0.000     0.000 r  hpio_refclk_bufg_inst/O
                         net (fo=183, routed)         0.828     0.828    clk_125m_pll/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     1.458 r  clk_125m_pll/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215     1.673    clk_125m_pll/inst/clk_out1_clk_125m_pll
    BUFGCE_X0Y90         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.697 r  clk_125m_pll/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=1492, routed)        1.925     3.622    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_tx_any_inst/gtwiz_reset_clk_freerun_in[0]
    SLICE_X58Y19         FDPE                                         r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_tx_any_inst/rst_in_sync1_reg/C

Slack:                    inf
  Source:                 clk_125m_pll/inst/mmcme4_adv_inst/LOCKED
                            (internal pin)
  Destination:            xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_tx_any_inst/rst_in_sync2_reg/PRE
                            (recovery check against rising-edge clock clk_out1_clk_125m_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.876ns  (logic 0.122ns (4.242%)  route 2.754ns (95.758%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.317ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.185ns
    Phase Error              (PE):    0.222ns
  Clock Net Delay (Destination): 1.925ns (routing 0.908ns, distribution 1.017ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCM_X0Y3            MMCME4_ADV                   0.000     0.000 r  clk_125m_pll/inst/mmcme4_adv_inst/LOCKED
                         net (fo=6, routed)           2.489     2.489    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_tx_any_inst/gtwiz_reset_tx_pll_and_datapath_in[0]
    SLICE_X56Y19         LUT2 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.122     2.611 f  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_tx_any_inst/rst_in_out_i_1/O
                         net (fo=5, routed)           0.265     2.876    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_tx_any_inst/gtwiz_reset_tx_any
    SLICE_X58Y19         FDPE                                         f  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_tx_any_inst/rst_in_sync2_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_125m_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X0Y89         BUFGCE                       0.000     0.000 r  hpio_refclk_bufg_inst/O
                         net (fo=183, routed)         0.828     0.828    clk_125m_pll/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     1.458 r  clk_125m_pll/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215     1.673    clk_125m_pll/inst/clk_out1_clk_125m_pll
    BUFGCE_X0Y90         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.697 r  clk_125m_pll/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=1492, routed)        1.925     3.622    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_tx_any_inst/gtwiz_reset_clk_freerun_in[0]
    SLICE_X58Y19         FDPE                                         r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_tx_any_inst/rst_in_sync2_reg/C

Slack:                    inf
  Source:                 clk_125m_pll/inst/mmcme4_adv_inst/LOCKED
                            (internal pin)
  Destination:            xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_tx_any_inst/rst_in_sync3_reg/PRE
                            (recovery check against rising-edge clock clk_out1_clk_125m_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.876ns  (logic 0.122ns (4.242%)  route 2.754ns (95.758%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.317ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.185ns
    Phase Error              (PE):    0.222ns
  Clock Net Delay (Destination): 1.925ns (routing 0.908ns, distribution 1.017ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCM_X0Y3            MMCME4_ADV                   0.000     0.000 r  clk_125m_pll/inst/mmcme4_adv_inst/LOCKED
                         net (fo=6, routed)           2.489     2.489    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_tx_any_inst/gtwiz_reset_tx_pll_and_datapath_in[0]
    SLICE_X56Y19         LUT2 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.122     2.611 f  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_tx_any_inst/rst_in_out_i_1/O
                         net (fo=5, routed)           0.265     2.876    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_tx_any_inst/gtwiz_reset_tx_any
    SLICE_X58Y19         FDPE                                         f  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_tx_any_inst/rst_in_sync3_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_125m_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X0Y89         BUFGCE                       0.000     0.000 r  hpio_refclk_bufg_inst/O
                         net (fo=183, routed)         0.828     0.828    clk_125m_pll/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     1.458 r  clk_125m_pll/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215     1.673    clk_125m_pll/inst/clk_out1_clk_125m_pll
    BUFGCE_X0Y90         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.697 r  clk_125m_pll/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=1492, routed)        1.925     3.622    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_tx_any_inst/gtwiz_reset_clk_freerun_in[0]
    SLICE_X58Y19         FDPE                                         r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_tx_any_inst/rst_in_sync3_reg/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[1].GTHE4_CHANNEL_PRIM_INST/RXRESETDONE
                            (internal pin)
  Destination:            xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gen_ch_xrd[1].bit_synchronizer_rxresetdone_inst/i_in_meta_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_125m_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.105ns  (logic 0.000ns (0.000%)  route 0.105ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.317ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.185ns
    Phase Error              (PE):    0.222ns
  Clock Net Delay (Destination): 1.349ns (routing 0.617ns, distribution 0.732ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    GTHE4_CHANNEL_X0Y1   GTHE4_CHANNEL                0.000     0.000 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[1].GTHE4_CHANNEL_PRIM_INST/RXRESETDONE
                         net (fo=1, routed)           0.105     0.105    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gen_ch_xrd[1].bit_synchronizer_rxresetdone_inst/GTHE4_CHANNEL_RXRESETDONE[0]
    SLICE_X60Y16         FDRE                                         r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gen_ch_xrd[1].bit_synchronizer_rxresetdone_inst/i_in_meta_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_125m_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X0Y89         BUFGCE                       0.000     0.000 r  hpio_refclk_bufg_inst/O
                         net (fo=183, routed)         0.602     0.602    clk_125m_pll/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.307 r  clk_125m_pll/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166     0.473    clk_125m_pll/inst/clk_out1_clk_125m_pll
    BUFGCE_X0Y90         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.492 r  clk_125m_pll/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=1492, routed)        1.349     1.841    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gen_ch_xrd[1].bit_synchronizer_rxresetdone_inst/gtwiz_reset_clk_freerun_in[0]
    SLICE_X60Y16         FDRE                                         r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gen_ch_xrd[1].bit_synchronizer_rxresetdone_inst/i_in_meta_reg/C

Slack:                    inf
  Source:                 xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[1].GTHE4_CHANNEL_PRIM_INST/TXRESETDONE
                            (internal pin)
  Destination:            xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gen_ch_xrd[1].bit_synchronizer_txresetdone_inst/i_in_meta_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_125m_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.108ns  (logic 0.000ns (0.000%)  route 0.108ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.317ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.185ns
    Phase Error              (PE):    0.222ns
  Clock Net Delay (Destination): 1.340ns (routing 0.617ns, distribution 0.723ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    GTHE4_CHANNEL_X0Y1   GTHE4_CHANNEL                0.000     0.000 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[1].GTHE4_CHANNEL_PRIM_INST/TXRESETDONE
                         net (fo=1, routed)           0.108     0.108    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gen_ch_xrd[1].bit_synchronizer_txresetdone_inst/GTHE4_CHANNEL_TXRESETDONE[0]
    SLICE_X60Y24         FDRE                                         r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gen_ch_xrd[1].bit_synchronizer_txresetdone_inst/i_in_meta_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_125m_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X0Y89         BUFGCE                       0.000     0.000 r  hpio_refclk_bufg_inst/O
                         net (fo=183, routed)         0.602     0.602    clk_125m_pll/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.307 r  clk_125m_pll/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166     0.473    clk_125m_pll/inst/clk_out1_clk_125m_pll
    BUFGCE_X0Y90         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.492 r  clk_125m_pll/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=1492, routed)        1.340     1.832    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gen_ch_xrd[1].bit_synchronizer_txresetdone_inst/gtwiz_reset_clk_freerun_in[0]
    SLICE_X60Y24         FDRE                                         r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gen_ch_xrd[1].bit_synchronizer_txresetdone_inst/i_in_meta_reg/C

Slack:                    inf
  Source:                 xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXRESETDONE
                            (internal pin)
  Destination:            xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gen_ch_xrd[0].bit_synchronizer_rxresetdone_inst/i_in_meta_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_125m_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.125ns  (logic 0.000ns (0.000%)  route 0.125ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.317ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.185ns
    Phase Error              (PE):    0.222ns
  Clock Net Delay (Destination): 1.355ns (routing 0.617ns, distribution 0.738ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL                0.000     0.000 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXRESETDONE
                         net (fo=1, routed)           0.125     0.125    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gen_ch_xrd[0].bit_synchronizer_rxresetdone_inst/GTHE4_CHANNEL_RXRESETDONE[0]
    SLICE_X60Y12         FDRE                                         r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gen_ch_xrd[0].bit_synchronizer_rxresetdone_inst/i_in_meta_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_125m_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X0Y89         BUFGCE                       0.000     0.000 r  hpio_refclk_bufg_inst/O
                         net (fo=183, routed)         0.602     0.602    clk_125m_pll/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.307 r  clk_125m_pll/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166     0.473    clk_125m_pll/inst/clk_out1_clk_125m_pll
    BUFGCE_X0Y90         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.492 r  clk_125m_pll/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=1492, routed)        1.355     1.847    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gen_ch_xrd[0].bit_synchronizer_rxresetdone_inst/gtwiz_reset_clk_freerun_in[0]
    SLICE_X60Y12         FDRE                                         r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gen_ch_xrd[0].bit_synchronizer_rxresetdone_inst/i_in_meta_reg/C

Slack:                    inf
  Source:                 xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_common.gen_common_container[0].gen_enabled_common.gthe4_common_wrapper_inst/common_inst/gthe4_common_gen.GTHE4_COMMON_PRIM_INST/QPLL0LOCK
                            (internal pin)
  Destination:            xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_txprogdivreset_inst/rst_in_meta_reg/PRE
                            (removal check against rising-edge clock clk_out1_clk_125m_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.162ns  (logic 0.000ns (0.000%)  route 0.162ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.317ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.185ns
    Phase Error              (PE):    0.222ns
  Clock Net Delay (Destination): 1.350ns (routing 0.617ns, distribution 0.733ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    GTHE4_COMMON_X0Y0    GTHE4_COMMON                 0.000     0.000 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_common.gen_common_container[0].gen_enabled_common.gthe4_common_wrapper_inst/common_inst/gthe4_common_gen.GTHE4_COMMON_PRIM_INST/QPLL0LOCK
                         net (fo=6, routed)           0.162     0.162    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_txprogdivreset_inst/rst_in0
    SLICE_X59Y12         FDPE                                         f  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_txprogdivreset_inst/rst_in_meta_reg/PRE  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_125m_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X0Y89         BUFGCE                       0.000     0.000 r  hpio_refclk_bufg_inst/O
                         net (fo=183, routed)         0.602     0.602    clk_125m_pll/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.307 r  clk_125m_pll/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166     0.473    clk_125m_pll/inst/clk_out1_clk_125m_pll
    BUFGCE_X0Y90         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.492 r  clk_125m_pll/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=1492, routed)        1.350     1.842    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_txprogdivreset_inst/gtwiz_reset_clk_freerun_in[0]
    SLICE_X59Y12         FDPE                                         r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_txprogdivreset_inst/rst_in_meta_reg/C

Slack:                    inf
  Source:                 xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_common.gen_common_container[0].gen_enabled_common.gthe4_common_wrapper_inst/common_inst/gthe4_common_gen.GTHE4_COMMON_PRIM_INST/QPLL0LOCK
                            (internal pin)
  Destination:            xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_txprogdivreset_inst/rst_in_out_reg/PRE
                            (removal check against rising-edge clock clk_out1_clk_125m_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.162ns  (logic 0.000ns (0.000%)  route 0.162ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.317ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.185ns
    Phase Error              (PE):    0.222ns
  Clock Net Delay (Destination): 1.354ns (routing 0.617ns, distribution 0.737ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    GTHE4_COMMON_X0Y0    GTHE4_COMMON                 0.000     0.000 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_common.gen_common_container[0].gen_enabled_common.gthe4_common_wrapper_inst/common_inst/gthe4_common_gen.GTHE4_COMMON_PRIM_INST/QPLL0LOCK
                         net (fo=6, routed)           0.162     0.162    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_txprogdivreset_inst/rst_in0
    SLICE_X59Y12         FDPE                                         f  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_txprogdivreset_inst/rst_in_out_reg/PRE  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_125m_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X0Y89         BUFGCE                       0.000     0.000 r  hpio_refclk_bufg_inst/O
                         net (fo=183, routed)         0.602     0.602    clk_125m_pll/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.307 r  clk_125m_pll/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166     0.473    clk_125m_pll/inst/clk_out1_clk_125m_pll
    BUFGCE_X0Y90         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.492 r  clk_125m_pll/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=1492, routed)        1.354     1.846    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_txprogdivreset_inst/gtwiz_reset_clk_freerun_in[0]
    SLICE_X59Y12         FDPE                                         r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_txprogdivreset_inst/rst_in_out_reg/C

Slack:                    inf
  Source:                 xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_common.gen_common_container[0].gen_enabled_common.gthe4_common_wrapper_inst/common_inst/gthe4_common_gen.GTHE4_COMMON_PRIM_INST/QPLL0LOCK
                            (internal pin)
  Destination:            xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_txprogdivreset_inst/rst_in_sync1_reg/PRE
                            (removal check against rising-edge clock clk_out1_clk_125m_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.162ns  (logic 0.000ns (0.000%)  route 0.162ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.317ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.185ns
    Phase Error              (PE):    0.222ns
  Clock Net Delay (Destination): 1.350ns (routing 0.617ns, distribution 0.733ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    GTHE4_COMMON_X0Y0    GTHE4_COMMON                 0.000     0.000 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_common.gen_common_container[0].gen_enabled_common.gthe4_common_wrapper_inst/common_inst/gthe4_common_gen.GTHE4_COMMON_PRIM_INST/QPLL0LOCK
                         net (fo=6, routed)           0.162     0.162    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_txprogdivreset_inst/rst_in0
    SLICE_X59Y12         FDPE                                         f  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_txprogdivreset_inst/rst_in_sync1_reg/PRE  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_125m_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X0Y89         BUFGCE                       0.000     0.000 r  hpio_refclk_bufg_inst/O
                         net (fo=183, routed)         0.602     0.602    clk_125m_pll/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.307 r  clk_125m_pll/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166     0.473    clk_125m_pll/inst/clk_out1_clk_125m_pll
    BUFGCE_X0Y90         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.492 r  clk_125m_pll/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=1492, routed)        1.350     1.842    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_txprogdivreset_inst/gtwiz_reset_clk_freerun_in[0]
    SLICE_X59Y12         FDPE                                         r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_txprogdivreset_inst/rst_in_sync1_reg/C

Slack:                    inf
  Source:                 xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_common.gen_common_container[0].gen_enabled_common.gthe4_common_wrapper_inst/common_inst/gthe4_common_gen.GTHE4_COMMON_PRIM_INST/QPLL0LOCK
                            (internal pin)
  Destination:            xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_txprogdivreset_inst/rst_in_sync2_reg/PRE
                            (removal check against rising-edge clock clk_out1_clk_125m_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.162ns  (logic 0.000ns (0.000%)  route 0.162ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.317ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.185ns
    Phase Error              (PE):    0.222ns
  Clock Net Delay (Destination): 1.350ns (routing 0.617ns, distribution 0.733ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    GTHE4_COMMON_X0Y0    GTHE4_COMMON                 0.000     0.000 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_common.gen_common_container[0].gen_enabled_common.gthe4_common_wrapper_inst/common_inst/gthe4_common_gen.GTHE4_COMMON_PRIM_INST/QPLL0LOCK
                         net (fo=6, routed)           0.162     0.162    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_txprogdivreset_inst/rst_in0
    SLICE_X59Y12         FDPE                                         f  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_txprogdivreset_inst/rst_in_sync2_reg/PRE  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_125m_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X0Y89         BUFGCE                       0.000     0.000 r  hpio_refclk_bufg_inst/O
                         net (fo=183, routed)         0.602     0.602    clk_125m_pll/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.307 r  clk_125m_pll/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166     0.473    clk_125m_pll/inst/clk_out1_clk_125m_pll
    BUFGCE_X0Y90         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.492 r  clk_125m_pll/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=1492, routed)        1.350     1.842    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_txprogdivreset_inst/gtwiz_reset_clk_freerun_in[0]
    SLICE_X59Y12         FDPE                                         r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_txprogdivreset_inst/rst_in_sync2_reg/C

Slack:                    inf
  Source:                 xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_common.gen_common_container[0].gen_enabled_common.gthe4_common_wrapper_inst/common_inst/gthe4_common_gen.GTHE4_COMMON_PRIM_INST/QPLL0LOCK
                            (internal pin)
  Destination:            xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_txprogdivreset_inst/rst_in_sync3_reg/PRE
                            (removal check against rising-edge clock clk_out1_clk_125m_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.162ns  (logic 0.000ns (0.000%)  route 0.162ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.317ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.185ns
    Phase Error              (PE):    0.222ns
  Clock Net Delay (Destination): 1.350ns (routing 0.617ns, distribution 0.733ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    GTHE4_COMMON_X0Y0    GTHE4_COMMON                 0.000     0.000 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_common.gen_common_container[0].gen_enabled_common.gthe4_common_wrapper_inst/common_inst/gthe4_common_gen.GTHE4_COMMON_PRIM_INST/QPLL0LOCK
                         net (fo=6, routed)           0.162     0.162    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_txprogdivreset_inst/rst_in0
    SLICE_X59Y12         FDPE                                         f  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_txprogdivreset_inst/rst_in_sync3_reg/PRE  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_125m_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X0Y89         BUFGCE                       0.000     0.000 r  hpio_refclk_bufg_inst/O
                         net (fo=183, routed)         0.602     0.602    clk_125m_pll/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.307 r  clk_125m_pll/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166     0.473    clk_125m_pll/inst/clk_out1_clk_125m_pll
    BUFGCE_X0Y90         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.492 r  clk_125m_pll/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=1492, routed)        1.350     1.842    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_txprogdivreset_inst/gtwiz_reset_clk_freerun_in[0]
    SLICE_X59Y12         FDPE                                         r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_txprogdivreset_inst/rst_in_sync3_reg/C

Slack:                    inf
  Source:                 xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[2].GTHE4_CHANNEL_PRIM_INST/TXRESETDONE
                            (internal pin)
  Destination:            xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gen_ch_xrd[2].bit_synchronizer_txresetdone_inst/i_in_meta_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_125m_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.169ns  (logic 0.000ns (0.000%)  route 0.169ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.317ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.185ns
    Phase Error              (PE):    0.222ns
  Clock Net Delay (Destination): 1.341ns (routing 0.617ns, distribution 0.724ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    GTHE4_CHANNEL_X0Y2   GTHE4_CHANNEL                0.000     0.000 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[2].GTHE4_CHANNEL_PRIM_INST/TXRESETDONE
                         net (fo=1, routed)           0.169     0.169    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gen_ch_xrd[2].bit_synchronizer_txresetdone_inst/GTHE4_CHANNEL_TXRESETDONE[0]
    SLICE_X60Y28         FDRE                                         r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gen_ch_xrd[2].bit_synchronizer_txresetdone_inst/i_in_meta_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_125m_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X0Y89         BUFGCE                       0.000     0.000 r  hpio_refclk_bufg_inst/O
                         net (fo=183, routed)         0.602     0.602    clk_125m_pll/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.307 r  clk_125m_pll/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166     0.473    clk_125m_pll/inst/clk_out1_clk_125m_pll
    BUFGCE_X0Y90         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.492 r  clk_125m_pll/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=1492, routed)        1.341     1.833    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gen_ch_xrd[2].bit_synchronizer_txresetdone_inst/gtwiz_reset_clk_freerun_in[0]
    SLICE_X60Y28         FDRE                                         r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gen_ch_xrd[2].bit_synchronizer_txresetdone_inst/i_in_meta_reg/C

Slack:                    inf
  Source:                 xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXRESETDONE
                            (internal pin)
  Destination:            xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gen_ch_xrd[0].bit_synchronizer_txresetdone_inst/i_in_meta_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_125m_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.207ns  (logic 0.000ns (0.000%)  route 0.207ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.317ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.185ns
    Phase Error              (PE):    0.222ns
  Clock Net Delay (Destination): 1.354ns (routing 0.617ns, distribution 0.737ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL                0.000     0.000 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXRESETDONE
                         net (fo=1, routed)           0.207     0.207    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gen_ch_xrd[0].bit_synchronizer_txresetdone_inst/GTHE4_CHANNEL_TXRESETDONE[0]
    SLICE_X59Y22         FDRE                                         r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gen_ch_xrd[0].bit_synchronizer_txresetdone_inst/i_in_meta_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_125m_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X0Y89         BUFGCE                       0.000     0.000 r  hpio_refclk_bufg_inst/O
                         net (fo=183, routed)         0.602     0.602    clk_125m_pll/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.307 r  clk_125m_pll/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166     0.473    clk_125m_pll/inst/clk_out1_clk_125m_pll
    BUFGCE_X0Y90         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.492 r  clk_125m_pll/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=1492, routed)        1.354     1.846    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gen_ch_xrd[0].bit_synchronizer_txresetdone_inst/gtwiz_reset_clk_freerun_in[0]
    SLICE_X59Y22         FDRE                                         r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gen_ch_xrd[0].bit_synchronizer_txresetdone_inst/i_in_meta_reg/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  GTHE4_CHANNEL_RXOUTCLK[0]
  To Clock:  clk_out1_clk_125m_pll

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.gtwiz_userclk_rx_active_sync_reg/C
                            (rising edge-triggered cell FDCE clocked by GTHE4_CHANNEL_RXOUTCLK[0]  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_gtwiz_reset_userclk_rx_active_inst/i_in_meta_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_125m_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.281ns  (logic 0.080ns (28.470%)  route 0.201ns (71.530%))
  Logic Levels:           0  
  Clock Path Skew:        2.830ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.618ns
    Source Clock Delay      (SCD):    0.788ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.320ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.185ns
    Phase Error              (PE):    0.222ns
  Clock Net Delay (Source):      0.546ns (routing 0.002ns, distribution 0.544ns)
  Clock Net Delay (Destination): 1.921ns (routing 0.908ns, distribution 1.013ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GTHE4_CHANNEL_RXOUTCLK[0] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL                0.000     0.000 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.112     0.112    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gtwiz_userclk_rx_srcclk_out[0]
    BUFG_GT_X0Y21        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.242 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X2Y0 (CLOCK_ROOT)    net (fo=10, routed)          0.546     0.788    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gtwiz_userclk_rx_usrclk2_out[0]
    SLICE_X60Y16         FDCE                                         r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.gtwiz_userclk_rx_active_sync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y16         FDCE (Prop_BFF2_SLICEL_C_Q)
                                                      0.080     0.868 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.gtwiz_userclk_rx_active_sync_reg/Q
                         net (fo=1, routed)           0.201     1.069    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_gtwiz_reset_userclk_rx_active_inst/gtwiz_userclk_rx_active_out[0]
    SLICE_X60Y17         FDRE                                         r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_gtwiz_reset_userclk_rx_active_inst/i_in_meta_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_125m_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X0Y89         BUFGCE                       0.000     0.000 r  hpio_refclk_bufg_inst/O
                         net (fo=183, routed)         0.828     0.828    clk_125m_pll/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     1.458 r  clk_125m_pll/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215     1.673    clk_125m_pll/inst/clk_out1_clk_125m_pll
    BUFGCE_X0Y90         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.697 r  clk_125m_pll/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=1492, routed)        1.921     3.618    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_gtwiz_reset_userclk_rx_active_inst/gtwiz_reset_clk_freerun_in[0]
    SLICE_X60Y17         FDRE                                         r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_gtwiz_reset_userclk_rx_active_inst/i_in_meta_reg/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.gtwiz_userclk_rx_active_sync_reg/C
                            (rising edge-triggered cell FDCE clocked by GTHE4_CHANNEL_RXOUTCLK[0]  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_gtwiz_reset_userclk_rx_active_inst/i_in_meta_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_125m_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.118ns  (logic 0.040ns (33.898%)  route 0.078ns (66.102%))
  Logic Levels:           0  
  Clock Path Skew:        1.386ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.841ns
    Source Clock Delay      (SCD):    0.455ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.320ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.185ns
    Phase Error              (PE):    0.222ns
  Clock Net Delay (Source):      0.309ns (routing 0.001ns, distribution 0.308ns)
  Clock Net Delay (Destination): 1.349ns (routing 0.617ns, distribution 0.732ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GTHE4_CHANNEL_RXOUTCLK[0] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL                0.000     0.000 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.073     0.073    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gtwiz_userclk_rx_srcclk_out[0]
    BUFG_GT_X0Y21        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.146 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X2Y0 (CLOCK_ROOT)    net (fo=10, routed)          0.309     0.455    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gtwiz_userclk_rx_usrclk2_out[0]
    SLICE_X60Y16         FDCE                                         r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.gtwiz_userclk_rx_active_sync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y16         FDCE (Prop_BFF2_SLICEL_C_Q)
                                                      0.040     0.495 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.gtwiz_userclk_rx_active_sync_reg/Q
                         net (fo=1, routed)           0.078     0.573    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_gtwiz_reset_userclk_rx_active_inst/gtwiz_userclk_rx_active_out[0]
    SLICE_X60Y17         FDRE                                         r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_gtwiz_reset_userclk_rx_active_inst/i_in_meta_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_125m_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X0Y89         BUFGCE                       0.000     0.000 r  hpio_refclk_bufg_inst/O
                         net (fo=183, routed)         0.602     0.602    clk_125m_pll/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.307 r  clk_125m_pll/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166     0.473    clk_125m_pll/inst/clk_out1_clk_125m_pll
    BUFGCE_X0Y90         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.492 r  clk_125m_pll/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=1492, routed)        1.349     1.841    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_gtwiz_reset_userclk_rx_active_inst/gtwiz_reset_clk_freerun_in[0]
    SLICE_X60Y17         FDRE                                         r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_gtwiz_reset_userclk_rx_active_inst/i_in_meta_reg/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  GTHE4_CHANNEL_TXOUTCLK[0]
  To Clock:  clk_out1_clk_125m_pll

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.gtwiz_userclk_tx_active_sync_reg/C
                            (rising edge-triggered cell FDCE clocked by GTHE4_CHANNEL_TXOUTCLK[0]  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_gtwiz_reset_userclk_tx_active_inst/i_in_meta_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_125m_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.308ns  (logic 0.080ns (25.983%)  route 0.228ns (74.017%))
  Logic Levels:           0  
  Clock Path Skew:        1.575ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.610ns
    Source Clock Delay      (SCD):    2.035ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.320ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.185ns
    Phase Error              (PE):    0.222ns
  Clock Net Delay (Source):      1.792ns (routing 0.634ns, distribution 1.158ns)
  Clock Net Delay (Destination): 1.913ns (routing 0.908ns, distribution 1.005ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GTHE4_CHANNEL_TXOUTCLK[0] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL                0.000     0.000 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.113     0.113    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_srcclk_out[0]
    BUFG_GT_X0Y20        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.243 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=359, routed)         1.792     2.035    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_usrclk2_out[0]
    SLICE_X58Y25         FDCE                                         r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.gtwiz_userclk_tx_active_sync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y25         FDCE (Prop_BFF2_SLICEM_C_Q)
                                                      0.080     2.115 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.gtwiz_userclk_tx_active_sync_reg/Q
                         net (fo=2, routed)           0.228     2.343    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_gtwiz_reset_userclk_tx_active_inst/gtwiz_userclk_tx_active_out[0]
    SLICE_X58Y26         FDRE                                         r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_gtwiz_reset_userclk_tx_active_inst/i_in_meta_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_125m_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X0Y89         BUFGCE                       0.000     0.000 r  hpio_refclk_bufg_inst/O
                         net (fo=183, routed)         0.828     0.828    clk_125m_pll/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     1.458 r  clk_125m_pll/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215     1.673    clk_125m_pll/inst/clk_out1_clk_125m_pll
    BUFGCE_X0Y90         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.697 r  clk_125m_pll/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=1492, routed)        1.913     3.610    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_gtwiz_reset_userclk_tx_active_inst/gtwiz_reset_clk_freerun_in[0]
    SLICE_X58Y26         FDRE                                         r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_gtwiz_reset_userclk_tx_active_inst/i_in_meta_reg/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.gtwiz_userclk_tx_active_sync_reg/C
                            (rising edge-triggered cell FDCE clocked by GTHE4_CHANNEL_TXOUTCLK[0]  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_gtwiz_reset_userclk_tx_active_inst/i_in_meta_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_125m_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.127ns  (logic 0.040ns (31.386%)  route 0.087ns (68.614%))
  Logic Levels:           0  
  Clock Path Skew:        0.705ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.838ns
    Source Clock Delay      (SCD):    1.133ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.320ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.185ns
    Phase Error              (PE):    0.222ns
  Clock Net Delay (Source):      0.987ns (routing 0.347ns, distribution 0.640ns)
  Clock Net Delay (Destination): 1.346ns (routing 0.617ns, distribution 0.729ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GTHE4_CHANNEL_TXOUTCLK[0] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL                0.000     0.000 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.073     0.073    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_srcclk_out[0]
    BUFG_GT_X0Y20        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.146 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=359, routed)         0.987     1.133    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_usrclk2_out[0]
    SLICE_X58Y25         FDCE                                         r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.gtwiz_userclk_tx_active_sync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y25         FDCE (Prop_BFF2_SLICEM_C_Q)
                                                      0.040     1.173 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.gtwiz_userclk_tx_active_sync_reg/Q
                         net (fo=2, routed)           0.087     1.260    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_gtwiz_reset_userclk_tx_active_inst/gtwiz_userclk_tx_active_out[0]
    SLICE_X58Y26         FDRE                                         r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_gtwiz_reset_userclk_tx_active_inst/i_in_meta_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_125m_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X0Y89         BUFGCE                       0.000     0.000 r  hpio_refclk_bufg_inst/O
                         net (fo=183, routed)         0.602     0.602    clk_125m_pll/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.307 r  clk_125m_pll/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166     0.473    clk_125m_pll/inst/clk_out1_clk_125m_pll
    BUFGCE_X0Y90         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.492 r  clk_125m_pll/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=1492, routed)        1.346     1.838    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_gtwiz_reset_userclk_tx_active_inst/gtwiz_reset_clk_freerun_in[0]
    SLICE_X58Y26         FDRE                                         r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_gtwiz_reset_userclk_tx_active_inst/i_in_meta_reg/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_25m
  To Clock:  clk_out1_clk_125m_pll

Max Delay            80 Endpoints
Min Delay            80 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 fpga_top/<hidden>
                            (rising edge-triggered cell FDRE clocked by clk_25m  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            fpga_top/vio_0/<hidden>/<hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_125m_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.592ns  (logic 0.081ns (13.682%)  route 0.511ns (86.318%))
  Logic Levels:           0  
  Clock Path Skew:        1.101ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.651ns
    Source Clock Delay      (SCD):    2.550ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.320ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.185ns
    Phase Error              (PE):    0.222ns
  Clock Net Delay (Source):      1.345ns (routing 0.170ns, distribution 1.175ns)
  Clock Net Delay (Destination): 1.954ns (routing 0.908ns, distribution 1.046ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25m rise edge)    0.000     0.000 r  
    AD7                                               0.000     0.000 r  pin_hpio_refclk_i_p (IN)
                         net (fo=0)                   0.100     0.100    hpio_refclk_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.704     0.804 r  hpio_refclk_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.854    hpio_refclk_inst/OUT
    AD7                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.854 r  hpio_refclk_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     1.177    hpio_refclk
    BUFGCE_X0Y89         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.205 r  hpio_refclk_bufg_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=183, routed)         1.345     2.550    fpga_top/<hidden>
    SLICE_X57Y156        FDRE                                         r  fpga_top/<hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y156        FDRE (Prop_GFF2_SLICEL_C_Q)
                                                      0.081     2.631 r  fpga_top/<hidden>
                         net (fo=1, routed)           0.511     3.142    fpga_top/vio_0/<hidden>/<hidden>
    SLICE_X58Y163        FDRE                                         r  fpga_top/vio_0/<hidden>/<hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_125m_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X0Y89         BUFGCE                       0.000     0.000 r  hpio_refclk_bufg_inst/O
                         net (fo=183, routed)         0.828     0.828    clk_125m_pll/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     1.458 r  clk_125m_pll/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215     1.673    clk_125m_pll/inst/clk_out1_clk_125m_pll
    BUFGCE_X0Y90         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.697 r  clk_125m_pll/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=1492, routed)        1.954     3.651    fpga_top/vio_0/<hidden>/<hidden>
    SLICE_X58Y163        FDRE                                         r  fpga_top/vio_0/<hidden>/<hidden>

Slack:                    inf
  Source:                 fpga_top/<hidden>
                            (rising edge-triggered cell FDRE clocked by clk_25m  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            led_cnt_reg[1][0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_125m_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.767ns  (logic 0.078ns (10.168%)  route 0.689ns (89.832%))
  Logic Levels:           0  
  Clock Path Skew:        1.198ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.543ns
    Source Clock Delay      (SCD):    2.345ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.320ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.185ns
    Phase Error              (PE):    0.222ns
  Clock Net Delay (Source):      1.140ns (routing 0.170ns, distribution 0.970ns)
  Clock Net Delay (Destination): 1.846ns (routing 0.908ns, distribution 0.938ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25m rise edge)    0.000     0.000 r  
    AD7                                               0.000     0.000 r  pin_hpio_refclk_i_p (IN)
                         net (fo=0)                   0.100     0.100    hpio_refclk_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.704     0.804 r  hpio_refclk_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.854    hpio_refclk_inst/OUT
    AD7                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.854 r  hpio_refclk_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     1.177    hpio_refclk
    BUFGCE_X0Y89         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.205 r  hpio_refclk_bufg_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=183, routed)         1.140     2.345    fpga_top/<hidden>
    SLICE_X24Y237        FDRE                                         r  fpga_top/<hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y237        FDRE (Prop_HFF2_SLICEM_C_Q)
                                                      0.078     2.423 r  fpga_top/<hidden>
                         net (fo=112, routed)         0.689     3.112    gblrst
    SLICE_X24Y223        FDRE                                         r  led_cnt_reg[1][0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_125m_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X0Y89         BUFGCE                       0.000     0.000 r  hpio_refclk_bufg_inst/O
                         net (fo=183, routed)         0.828     0.828    clk_125m_pll/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     1.458 r  clk_125m_pll/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215     1.673    clk_125m_pll/inst/clk_out1_clk_125m_pll
    BUFGCE_X0Y90         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.697 r  clk_125m_pll/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=1492, routed)        1.846     3.543    clk_125m
    SLICE_X24Y223        FDRE                                         r  led_cnt_reg[1][0]/C

Slack:                    inf
  Source:                 fpga_top/<hidden>
                            (rising edge-triggered cell FDRE clocked by clk_25m  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            led_cnt_reg[1][1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_125m_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.767ns  (logic 0.078ns (10.168%)  route 0.689ns (89.832%))
  Logic Levels:           0  
  Clock Path Skew:        1.198ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.543ns
    Source Clock Delay      (SCD):    2.345ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.320ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.185ns
    Phase Error              (PE):    0.222ns
  Clock Net Delay (Source):      1.140ns (routing 0.170ns, distribution 0.970ns)
  Clock Net Delay (Destination): 1.846ns (routing 0.908ns, distribution 0.938ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25m rise edge)    0.000     0.000 r  
    AD7                                               0.000     0.000 r  pin_hpio_refclk_i_p (IN)
                         net (fo=0)                   0.100     0.100    hpio_refclk_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.704     0.804 r  hpio_refclk_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.854    hpio_refclk_inst/OUT
    AD7                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.854 r  hpio_refclk_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     1.177    hpio_refclk
    BUFGCE_X0Y89         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.205 r  hpio_refclk_bufg_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=183, routed)         1.140     2.345    fpga_top/<hidden>
    SLICE_X24Y237        FDRE                                         r  fpga_top/<hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y237        FDRE (Prop_HFF2_SLICEM_C_Q)
                                                      0.078     2.423 r  fpga_top/<hidden>
                         net (fo=112, routed)         0.689     3.112    gblrst
    SLICE_X24Y223        FDRE                                         r  led_cnt_reg[1][1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_125m_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X0Y89         BUFGCE                       0.000     0.000 r  hpio_refclk_bufg_inst/O
                         net (fo=183, routed)         0.828     0.828    clk_125m_pll/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     1.458 r  clk_125m_pll/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215     1.673    clk_125m_pll/inst/clk_out1_clk_125m_pll
    BUFGCE_X0Y90         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.697 r  clk_125m_pll/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=1492, routed)        1.846     3.543    clk_125m
    SLICE_X24Y223        FDRE                                         r  led_cnt_reg[1][1]/C

Slack:                    inf
  Source:                 fpga_top/<hidden>
                            (rising edge-triggered cell FDRE clocked by clk_25m  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            led_cnt_reg[1][2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_125m_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.767ns  (logic 0.078ns (10.168%)  route 0.689ns (89.832%))
  Logic Levels:           0  
  Clock Path Skew:        1.198ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.543ns
    Source Clock Delay      (SCD):    2.345ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.320ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.185ns
    Phase Error              (PE):    0.222ns
  Clock Net Delay (Source):      1.140ns (routing 0.170ns, distribution 0.970ns)
  Clock Net Delay (Destination): 1.846ns (routing 0.908ns, distribution 0.938ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25m rise edge)    0.000     0.000 r  
    AD7                                               0.000     0.000 r  pin_hpio_refclk_i_p (IN)
                         net (fo=0)                   0.100     0.100    hpio_refclk_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.704     0.804 r  hpio_refclk_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.854    hpio_refclk_inst/OUT
    AD7                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.854 r  hpio_refclk_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     1.177    hpio_refclk
    BUFGCE_X0Y89         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.205 r  hpio_refclk_bufg_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=183, routed)         1.140     2.345    fpga_top/<hidden>
    SLICE_X24Y237        FDRE                                         r  fpga_top/<hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y237        FDRE (Prop_HFF2_SLICEM_C_Q)
                                                      0.078     2.423 r  fpga_top/<hidden>
                         net (fo=112, routed)         0.689     3.112    gblrst
    SLICE_X24Y223        FDRE                                         r  led_cnt_reg[1][2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_125m_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X0Y89         BUFGCE                       0.000     0.000 r  hpio_refclk_bufg_inst/O
                         net (fo=183, routed)         0.828     0.828    clk_125m_pll/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     1.458 r  clk_125m_pll/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215     1.673    clk_125m_pll/inst/clk_out1_clk_125m_pll
    BUFGCE_X0Y90         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.697 r  clk_125m_pll/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=1492, routed)        1.846     3.543    clk_125m
    SLICE_X24Y223        FDRE                                         r  led_cnt_reg[1][2]/C

Slack:                    inf
  Source:                 fpga_top/<hidden>
                            (rising edge-triggered cell FDRE clocked by clk_25m  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            led_cnt_reg[1][3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_125m_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.767ns  (logic 0.078ns (10.168%)  route 0.689ns (89.832%))
  Logic Levels:           0  
  Clock Path Skew:        1.198ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.543ns
    Source Clock Delay      (SCD):    2.345ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.320ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.185ns
    Phase Error              (PE):    0.222ns
  Clock Net Delay (Source):      1.140ns (routing 0.170ns, distribution 0.970ns)
  Clock Net Delay (Destination): 1.846ns (routing 0.908ns, distribution 0.938ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25m rise edge)    0.000     0.000 r  
    AD7                                               0.000     0.000 r  pin_hpio_refclk_i_p (IN)
                         net (fo=0)                   0.100     0.100    hpio_refclk_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.704     0.804 r  hpio_refclk_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.854    hpio_refclk_inst/OUT
    AD7                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.854 r  hpio_refclk_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     1.177    hpio_refclk
    BUFGCE_X0Y89         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.205 r  hpio_refclk_bufg_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=183, routed)         1.140     2.345    fpga_top/<hidden>
    SLICE_X24Y237        FDRE                                         r  fpga_top/<hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y237        FDRE (Prop_HFF2_SLICEM_C_Q)
                                                      0.078     2.423 r  fpga_top/<hidden>
                         net (fo=112, routed)         0.689     3.112    gblrst
    SLICE_X24Y223        FDRE                                         r  led_cnt_reg[1][3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_125m_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X0Y89         BUFGCE                       0.000     0.000 r  hpio_refclk_bufg_inst/O
                         net (fo=183, routed)         0.828     0.828    clk_125m_pll/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     1.458 r  clk_125m_pll/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215     1.673    clk_125m_pll/inst/clk_out1_clk_125m_pll
    BUFGCE_X0Y90         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.697 r  clk_125m_pll/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=1492, routed)        1.846     3.543    clk_125m
    SLICE_X24Y223        FDRE                                         r  led_cnt_reg[1][3]/C

Slack:                    inf
  Source:                 fpga_top/<hidden>
                            (rising edge-triggered cell FDRE clocked by clk_25m  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            led_cnt_reg[1][4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_125m_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.764ns  (logic 0.078ns (10.208%)  route 0.686ns (89.792%))
  Logic Levels:           0  
  Clock Path Skew:        1.197ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.542ns
    Source Clock Delay      (SCD):    2.345ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.320ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.185ns
    Phase Error              (PE):    0.222ns
  Clock Net Delay (Source):      1.140ns (routing 0.170ns, distribution 0.970ns)
  Clock Net Delay (Destination): 1.845ns (routing 0.908ns, distribution 0.937ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25m rise edge)    0.000     0.000 r  
    AD7                                               0.000     0.000 r  pin_hpio_refclk_i_p (IN)
                         net (fo=0)                   0.100     0.100    hpio_refclk_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.704     0.804 r  hpio_refclk_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.854    hpio_refclk_inst/OUT
    AD7                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.854 r  hpio_refclk_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     1.177    hpio_refclk
    BUFGCE_X0Y89         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.205 r  hpio_refclk_bufg_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=183, routed)         1.140     2.345    fpga_top/<hidden>
    SLICE_X24Y237        FDRE                                         r  fpga_top/<hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y237        FDRE (Prop_HFF2_SLICEM_C_Q)
                                                      0.078     2.423 r  fpga_top/<hidden>
                         net (fo=112, routed)         0.686     3.109    gblrst
    SLICE_X24Y223        FDRE                                         r  led_cnt_reg[1][4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_125m_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X0Y89         BUFGCE                       0.000     0.000 r  hpio_refclk_bufg_inst/O
                         net (fo=183, routed)         0.828     0.828    clk_125m_pll/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     1.458 r  clk_125m_pll/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215     1.673    clk_125m_pll/inst/clk_out1_clk_125m_pll
    BUFGCE_X0Y90         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.697 r  clk_125m_pll/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=1492, routed)        1.845     3.542    clk_125m
    SLICE_X24Y223        FDRE                                         r  led_cnt_reg[1][4]/C

Slack:                    inf
  Source:                 fpga_top/<hidden>
                            (rising edge-triggered cell FDRE clocked by clk_25m  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            led_cnt_reg[1][5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_125m_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.764ns  (logic 0.078ns (10.208%)  route 0.686ns (89.792%))
  Logic Levels:           0  
  Clock Path Skew:        1.197ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.542ns
    Source Clock Delay      (SCD):    2.345ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.320ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.185ns
    Phase Error              (PE):    0.222ns
  Clock Net Delay (Source):      1.140ns (routing 0.170ns, distribution 0.970ns)
  Clock Net Delay (Destination): 1.845ns (routing 0.908ns, distribution 0.937ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25m rise edge)    0.000     0.000 r  
    AD7                                               0.000     0.000 r  pin_hpio_refclk_i_p (IN)
                         net (fo=0)                   0.100     0.100    hpio_refclk_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.704     0.804 r  hpio_refclk_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.854    hpio_refclk_inst/OUT
    AD7                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.854 r  hpio_refclk_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     1.177    hpio_refclk
    BUFGCE_X0Y89         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.205 r  hpio_refclk_bufg_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=183, routed)         1.140     2.345    fpga_top/<hidden>
    SLICE_X24Y237        FDRE                                         r  fpga_top/<hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y237        FDRE (Prop_HFF2_SLICEM_C_Q)
                                                      0.078     2.423 r  fpga_top/<hidden>
                         net (fo=112, routed)         0.686     3.109    gblrst
    SLICE_X24Y223        FDRE                                         r  led_cnt_reg[1][5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_125m_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X0Y89         BUFGCE                       0.000     0.000 r  hpio_refclk_bufg_inst/O
                         net (fo=183, routed)         0.828     0.828    clk_125m_pll/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     1.458 r  clk_125m_pll/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215     1.673    clk_125m_pll/inst/clk_out1_clk_125m_pll
    BUFGCE_X0Y90         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.697 r  clk_125m_pll/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=1492, routed)        1.845     3.542    clk_125m
    SLICE_X24Y223        FDRE                                         r  led_cnt_reg[1][5]/C

Slack:                    inf
  Source:                 fpga_top/<hidden>
                            (rising edge-triggered cell FDRE clocked by clk_25m  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            led_cnt_reg[1][6]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_125m_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.764ns  (logic 0.078ns (10.208%)  route 0.686ns (89.792%))
  Logic Levels:           0  
  Clock Path Skew:        1.197ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.542ns
    Source Clock Delay      (SCD):    2.345ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.320ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.185ns
    Phase Error              (PE):    0.222ns
  Clock Net Delay (Source):      1.140ns (routing 0.170ns, distribution 0.970ns)
  Clock Net Delay (Destination): 1.845ns (routing 0.908ns, distribution 0.937ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25m rise edge)    0.000     0.000 r  
    AD7                                               0.000     0.000 r  pin_hpio_refclk_i_p (IN)
                         net (fo=0)                   0.100     0.100    hpio_refclk_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.704     0.804 r  hpio_refclk_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.854    hpio_refclk_inst/OUT
    AD7                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.854 r  hpio_refclk_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     1.177    hpio_refclk
    BUFGCE_X0Y89         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.205 r  hpio_refclk_bufg_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=183, routed)         1.140     2.345    fpga_top/<hidden>
    SLICE_X24Y237        FDRE                                         r  fpga_top/<hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y237        FDRE (Prop_HFF2_SLICEM_C_Q)
                                                      0.078     2.423 r  fpga_top/<hidden>
                         net (fo=112, routed)         0.686     3.109    gblrst
    SLICE_X24Y223        FDRE                                         r  led_cnt_reg[1][6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_125m_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X0Y89         BUFGCE                       0.000     0.000 r  hpio_refclk_bufg_inst/O
                         net (fo=183, routed)         0.828     0.828    clk_125m_pll/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     1.458 r  clk_125m_pll/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215     1.673    clk_125m_pll/inst/clk_out1_clk_125m_pll
    BUFGCE_X0Y90         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.697 r  clk_125m_pll/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=1492, routed)        1.845     3.542    clk_125m
    SLICE_X24Y223        FDRE                                         r  led_cnt_reg[1][6]/C

Slack:                    inf
  Source:                 fpga_top/<hidden>
                            (rising edge-triggered cell FDRE clocked by clk_25m  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            led_cnt_reg[1][7]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_125m_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.764ns  (logic 0.078ns (10.208%)  route 0.686ns (89.792%))
  Logic Levels:           0  
  Clock Path Skew:        1.197ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.542ns
    Source Clock Delay      (SCD):    2.345ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.320ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.185ns
    Phase Error              (PE):    0.222ns
  Clock Net Delay (Source):      1.140ns (routing 0.170ns, distribution 0.970ns)
  Clock Net Delay (Destination): 1.845ns (routing 0.908ns, distribution 0.937ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25m rise edge)    0.000     0.000 r  
    AD7                                               0.000     0.000 r  pin_hpio_refclk_i_p (IN)
                         net (fo=0)                   0.100     0.100    hpio_refclk_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.704     0.804 r  hpio_refclk_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.854    hpio_refclk_inst/OUT
    AD7                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.854 r  hpio_refclk_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     1.177    hpio_refclk
    BUFGCE_X0Y89         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.205 r  hpio_refclk_bufg_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=183, routed)         1.140     2.345    fpga_top/<hidden>
    SLICE_X24Y237        FDRE                                         r  fpga_top/<hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y237        FDRE (Prop_HFF2_SLICEM_C_Q)
                                                      0.078     2.423 r  fpga_top/<hidden>
                         net (fo=112, routed)         0.686     3.109    gblrst
    SLICE_X24Y223        FDRE                                         r  led_cnt_reg[1][7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_125m_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X0Y89         BUFGCE                       0.000     0.000 r  hpio_refclk_bufg_inst/O
                         net (fo=183, routed)         0.828     0.828    clk_125m_pll/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     1.458 r  clk_125m_pll/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215     1.673    clk_125m_pll/inst/clk_out1_clk_125m_pll
    BUFGCE_X0Y90         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.697 r  clk_125m_pll/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=1492, routed)        1.845     3.542    clk_125m
    SLICE_X24Y223        FDRE                                         r  led_cnt_reg[1][7]/C

Slack:                    inf
  Source:                 fpga_top/<hidden>
                            (rising edge-triggered cell FDRE clocked by clk_25m  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            led_cnt_reg[1][16]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_125m_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.714ns  (logic 0.078ns (10.923%)  route 0.636ns (89.077%))
  Logic Levels:           0  
  Clock Path Skew:        1.199ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.544ns
    Source Clock Delay      (SCD):    2.345ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.320ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.185ns
    Phase Error              (PE):    0.222ns
  Clock Net Delay (Source):      1.140ns (routing 0.170ns, distribution 0.970ns)
  Clock Net Delay (Destination): 1.847ns (routing 0.908ns, distribution 0.939ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25m rise edge)    0.000     0.000 r  
    AD7                                               0.000     0.000 r  pin_hpio_refclk_i_p (IN)
                         net (fo=0)                   0.100     0.100    hpio_refclk_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.704     0.804 r  hpio_refclk_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.854    hpio_refclk_inst/OUT
    AD7                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.854 r  hpio_refclk_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     1.177    hpio_refclk
    BUFGCE_X0Y89         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.205 r  hpio_refclk_bufg_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=183, routed)         1.140     2.345    fpga_top/<hidden>
    SLICE_X24Y237        FDRE                                         r  fpga_top/<hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y237        FDRE (Prop_HFF2_SLICEM_C_Q)
                                                      0.078     2.423 r  fpga_top/<hidden>
                         net (fo=112, routed)         0.636     3.059    gblrst
    SLICE_X24Y225        FDRE                                         r  led_cnt_reg[1][16]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_125m_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X0Y89         BUFGCE                       0.000     0.000 r  hpio_refclk_bufg_inst/O
                         net (fo=183, routed)         0.828     0.828    clk_125m_pll/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     1.458 r  clk_125m_pll/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215     1.673    clk_125m_pll/inst/clk_out1_clk_125m_pll
    BUFGCE_X0Y90         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.697 r  clk_125m_pll/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=1492, routed)        1.847     3.544    clk_125m
    SLICE_X24Y225        FDRE                                         r  led_cnt_reg[1][16]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 fpga_top/<hidden>
                            (rising edge-triggered cell FDRE clocked by clk_25m  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            fpga_top/vio_0/<hidden>/<hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_125m_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.104ns  (logic 0.039ns (37.500%)  route 0.065ns (62.500%))
  Logic Levels:           0  
  Clock Path Skew:        0.458ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.842ns
    Source Clock Delay      (SCD):    1.385ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.320ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.185ns
    Phase Error              (PE):    0.222ns
  Clock Net Delay (Source):      0.736ns (routing 0.096ns, distribution 0.640ns)
  Clock Net Delay (Destination): 1.350ns (routing 0.617ns, distribution 0.733ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25m rise edge)    0.000     0.000 r  
    AD7                                               0.000     0.000 r  pin_hpio_refclk_i_p (IN)
                         net (fo=0)                   0.079     0.079    hpio_refclk_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.369     0.448 r  hpio_refclk_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.488    hpio_refclk_inst/OUT
    AD7                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.488 r  hpio_refclk_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.144     0.632    hpio_refclk
    BUFGCE_X0Y89         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.649 r  hpio_refclk_bufg_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=183, routed)         0.736     1.385    fpga_top/<hidden>
    SLICE_X59Y154        FDRE                                         r  fpga_top/<hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y154        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.039     1.424 r  fpga_top/<hidden>
                         net (fo=1, routed)           0.065     1.489    fpga_top/vio_0/<hidden>/<hidden>
    SLICE_X57Y154        FDRE                                         r  fpga_top/vio_0/<hidden>/<hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_125m_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X0Y89         BUFGCE                       0.000     0.000 r  hpio_refclk_bufg_inst/O
                         net (fo=183, routed)         0.602     0.602    clk_125m_pll/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.307 r  clk_125m_pll/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166     0.473    clk_125m_pll/inst/clk_out1_clk_125m_pll
    BUFGCE_X0Y90         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.492 r  clk_125m_pll/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=1492, routed)        1.350     1.842    fpga_top/vio_0/<hidden>/<hidden>
    SLICE_X57Y154        FDRE                                         r  fpga_top/vio_0/<hidden>/<hidden>

Slack:                    inf
  Source:                 fpga_top/<hidden>
                            (rising edge-triggered cell FDRE clocked by clk_25m  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            fpga_top/vio_0/<hidden>/<hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_125m_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.106ns  (logic 0.039ns (36.792%)  route 0.067ns (63.208%))
  Logic Levels:           0  
  Clock Path Skew:        0.460ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.843ns
    Source Clock Delay      (SCD):    1.383ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.320ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.185ns
    Phase Error              (PE):    0.222ns
  Clock Net Delay (Source):      0.734ns (routing 0.096ns, distribution 0.638ns)
  Clock Net Delay (Destination): 1.351ns (routing 0.617ns, distribution 0.734ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25m rise edge)    0.000     0.000 r  
    AD7                                               0.000     0.000 r  pin_hpio_refclk_i_p (IN)
                         net (fo=0)                   0.079     0.079    hpio_refclk_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.369     0.448 r  hpio_refclk_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.488    hpio_refclk_inst/OUT
    AD7                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.488 r  hpio_refclk_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.144     0.632    hpio_refclk
    BUFGCE_X0Y89         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.649 r  hpio_refclk_bufg_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=183, routed)         0.734     1.383    fpga_top/<hidden>
    SLICE_X60Y156        FDRE                                         r  fpga_top/<hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y156        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.039     1.422 r  fpga_top/<hidden>
                         net (fo=1, routed)           0.067     1.489    fpga_top/vio_0/<hidden>/<hidden>
    SLICE_X58Y156        FDRE                                         r  fpga_top/vio_0/<hidden>/<hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_125m_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X0Y89         BUFGCE                       0.000     0.000 r  hpio_refclk_bufg_inst/O
                         net (fo=183, routed)         0.602     0.602    clk_125m_pll/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.307 r  clk_125m_pll/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166     0.473    clk_125m_pll/inst/clk_out1_clk_125m_pll
    BUFGCE_X0Y90         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.492 r  clk_125m_pll/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=1492, routed)        1.351     1.843    fpga_top/vio_0/<hidden>/<hidden>
    SLICE_X58Y156        FDRE                                         r  fpga_top/vio_0/<hidden>/<hidden>

Slack:                    inf
  Source:                 fpga_top/<hidden>
                            (rising edge-triggered cell FDRE clocked by clk_25m  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            fpga_top/vio_0/<hidden>/<hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_125m_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.106ns  (logic 0.039ns (36.792%)  route 0.067ns (63.208%))
  Logic Levels:           0  
  Clock Path Skew:        0.459ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.844ns
    Source Clock Delay      (SCD):    1.385ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.320ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.185ns
    Phase Error              (PE):    0.222ns
  Clock Net Delay (Source):      0.736ns (routing 0.096ns, distribution 0.640ns)
  Clock Net Delay (Destination): 1.352ns (routing 0.617ns, distribution 0.735ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25m rise edge)    0.000     0.000 r  
    AD7                                               0.000     0.000 r  pin_hpio_refclk_i_p (IN)
                         net (fo=0)                   0.079     0.079    hpio_refclk_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.369     0.448 r  hpio_refclk_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.488    hpio_refclk_inst/OUT
    AD7                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.488 r  hpio_refclk_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.144     0.632    hpio_refclk
    BUFGCE_X0Y89         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.649 r  hpio_refclk_bufg_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=183, routed)         0.736     1.385    fpga_top/<hidden>
    SLICE_X60Y158        FDRE                                         r  fpga_top/<hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y158        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.039     1.424 r  fpga_top/<hidden>
                         net (fo=1, routed)           0.067     1.491    fpga_top/vio_0/<hidden>/<hidden>
    SLICE_X58Y158        FDRE                                         r  fpga_top/vio_0/<hidden>/<hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_125m_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X0Y89         BUFGCE                       0.000     0.000 r  hpio_refclk_bufg_inst/O
                         net (fo=183, routed)         0.602     0.602    clk_125m_pll/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.307 r  clk_125m_pll/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166     0.473    clk_125m_pll/inst/clk_out1_clk_125m_pll
    BUFGCE_X0Y90         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.492 r  clk_125m_pll/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=1492, routed)        1.352     1.844    fpga_top/vio_0/<hidden>/<hidden>
    SLICE_X58Y158        FDRE                                         r  fpga_top/vio_0/<hidden>/<hidden>

Slack:                    inf
  Source:                 fpga_top/<hidden>
                            (rising edge-triggered cell FDRE clocked by clk_25m  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            fpga_top/vio_0/<hidden>/<hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_125m_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.099ns  (logic 0.039ns (39.394%)  route 0.060ns (60.606%))
  Logic Levels:           0  
  Clock Path Skew:        0.451ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.843ns
    Source Clock Delay      (SCD):    1.393ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.320ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.185ns
    Phase Error              (PE):    0.222ns
  Clock Net Delay (Source):      0.744ns (routing 0.096ns, distribution 0.648ns)
  Clock Net Delay (Destination): 1.351ns (routing 0.617ns, distribution 0.734ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25m rise edge)    0.000     0.000 r  
    AD7                                               0.000     0.000 r  pin_hpio_refclk_i_p (IN)
                         net (fo=0)                   0.079     0.079    hpio_refclk_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.369     0.448 r  hpio_refclk_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.488    hpio_refclk_inst/OUT
    AD7                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.488 r  hpio_refclk_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.144     0.632    hpio_refclk
    BUFGCE_X0Y89         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.649 r  hpio_refclk_bufg_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=183, routed)         0.744     1.393    fpga_top/<hidden>
    SLICE_X57Y156        FDRE                                         r  fpga_top/<hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y156        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.039     1.432 r  fpga_top/<hidden>
                         net (fo=1, routed)           0.060     1.492    fpga_top/vio_0/<hidden>/<hidden>
    SLICE_X57Y155        FDRE                                         r  fpga_top/vio_0/<hidden>/<hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_125m_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X0Y89         BUFGCE                       0.000     0.000 r  hpio_refclk_bufg_inst/O
                         net (fo=183, routed)         0.602     0.602    clk_125m_pll/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.307 r  clk_125m_pll/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166     0.473    clk_125m_pll/inst/clk_out1_clk_125m_pll
    BUFGCE_X0Y90         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.492 r  clk_125m_pll/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=1492, routed)        1.351     1.843    fpga_top/vio_0/<hidden>/<hidden>
    SLICE_X57Y155        FDRE                                         r  fpga_top/vio_0/<hidden>/<hidden>

Slack:                    inf
  Source:                 fpga_top/<hidden>
                            (rising edge-triggered cell FDRE clocked by clk_25m  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            fpga_top/vio_0/<hidden>/<hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_125m_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.119ns  (logic 0.041ns (34.454%)  route 0.078ns (65.546%))
  Logic Levels:           0  
  Clock Path Skew:        0.466ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.847ns
    Source Clock Delay      (SCD):    1.381ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.320ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.185ns
    Phase Error              (PE):    0.222ns
  Clock Net Delay (Source):      0.732ns (routing 0.096ns, distribution 0.636ns)
  Clock Net Delay (Destination): 1.355ns (routing 0.617ns, distribution 0.738ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25m rise edge)    0.000     0.000 r  
    AD7                                               0.000     0.000 r  pin_hpio_refclk_i_p (IN)
                         net (fo=0)                   0.079     0.079    hpio_refclk_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.369     0.448 r  hpio_refclk_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.488    hpio_refclk_inst/OUT
    AD7                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.488 r  hpio_refclk_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.144     0.632    hpio_refclk
    BUFGCE_X0Y89         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.649 r  hpio_refclk_bufg_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=183, routed)         0.732     1.381    fpga_top/<hidden>
    SLICE_X59Y159        FDRE                                         r  fpga_top/<hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y159        FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.041     1.422 r  fpga_top/<hidden>
                         net (fo=1, routed)           0.078     1.500    fpga_top/vio_0/<hidden>/<hidden>
    SLICE_X59Y160        FDRE                                         r  fpga_top/vio_0/<hidden>/<hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_125m_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X0Y89         BUFGCE                       0.000     0.000 r  hpio_refclk_bufg_inst/O
                         net (fo=183, routed)         0.602     0.602    clk_125m_pll/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.307 r  clk_125m_pll/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166     0.473    clk_125m_pll/inst/clk_out1_clk_125m_pll
    BUFGCE_X0Y90         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.492 r  clk_125m_pll/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=1492, routed)        1.355     1.847    fpga_top/vio_0/<hidden>/<hidden>
    SLICE_X59Y160        FDRE                                         r  fpga_top/vio_0/<hidden>/<hidden>

Slack:                    inf
  Source:                 fpga_top/<hidden>
                            (rising edge-triggered cell FDRE clocked by clk_25m  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            fpga_top/vio_0/<hidden>/<hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_125m_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.121ns  (logic 0.039ns (32.231%)  route 0.082ns (67.769%))
  Logic Levels:           0  
  Clock Path Skew:        0.463ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.845ns
    Source Clock Delay      (SCD):    1.383ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.320ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.185ns
    Phase Error              (PE):    0.222ns
  Clock Net Delay (Source):      0.734ns (routing 0.096ns, distribution 0.638ns)
  Clock Net Delay (Destination): 1.353ns (routing 0.617ns, distribution 0.736ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25m rise edge)    0.000     0.000 r  
    AD7                                               0.000     0.000 r  pin_hpio_refclk_i_p (IN)
                         net (fo=0)                   0.079     0.079    hpio_refclk_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.369     0.448 r  hpio_refclk_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.488    hpio_refclk_inst/OUT
    AD7                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.488 r  hpio_refclk_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.144     0.632    hpio_refclk
    BUFGCE_X0Y89         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.649 r  hpio_refclk_bufg_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=183, routed)         0.734     1.383    fpga_top/<hidden>
    SLICE_X55Y155        FDRE                                         r  fpga_top/<hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y155        FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.039     1.422 r  fpga_top/<hidden>
                         net (fo=1, routed)           0.082     1.504    fpga_top/vio_0/<hidden>/<hidden>
    SLICE_X54Y155        FDRE                                         r  fpga_top/vio_0/<hidden>/<hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_125m_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X0Y89         BUFGCE                       0.000     0.000 r  hpio_refclk_bufg_inst/O
                         net (fo=183, routed)         0.602     0.602    clk_125m_pll/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.307 r  clk_125m_pll/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166     0.473    clk_125m_pll/inst/clk_out1_clk_125m_pll
    BUFGCE_X0Y90         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.492 r  clk_125m_pll/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=1492, routed)        1.353     1.845    fpga_top/vio_0/<hidden>/<hidden>
    SLICE_X54Y155        FDRE                                         r  fpga_top/vio_0/<hidden>/<hidden>

Slack:                    inf
  Source:                 fpga_top/<hidden>
                            (rising edge-triggered cell FDRE clocked by clk_25m  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            fpga_top/vio_0/<hidden>/<hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_125m_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.122ns  (logic 0.039ns (31.967%)  route 0.083ns (68.033%))
  Logic Levels:           0  
  Clock Path Skew:        0.470ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.853ns
    Source Clock Delay      (SCD):    1.383ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.320ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.185ns
    Phase Error              (PE):    0.222ns
  Clock Net Delay (Source):      0.734ns (routing 0.096ns, distribution 0.638ns)
  Clock Net Delay (Destination): 1.361ns (routing 0.617ns, distribution 0.744ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25m rise edge)    0.000     0.000 r  
    AD7                                               0.000     0.000 r  pin_hpio_refclk_i_p (IN)
                         net (fo=0)                   0.079     0.079    hpio_refclk_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.369     0.448 r  hpio_refclk_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.488    hpio_refclk_inst/OUT
    AD7                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.488 r  hpio_refclk_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.144     0.632    hpio_refclk
    BUFGCE_X0Y89         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.649 r  hpio_refclk_bufg_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=183, routed)         0.734     1.383    fpga_top/<hidden>
    SLICE_X55Y157        FDRE                                         r  fpga_top/<hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y157        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.039     1.422 r  fpga_top/<hidden>
                         net (fo=1, routed)           0.083     1.505    fpga_top/vio_0/<hidden>/<hidden>
    SLICE_X55Y158        FDRE                                         r  fpga_top/vio_0/<hidden>/<hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_125m_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X0Y89         BUFGCE                       0.000     0.000 r  hpio_refclk_bufg_inst/O
                         net (fo=183, routed)         0.602     0.602    clk_125m_pll/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.307 r  clk_125m_pll/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166     0.473    clk_125m_pll/inst/clk_out1_clk_125m_pll
    BUFGCE_X0Y90         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.492 r  clk_125m_pll/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=1492, routed)        1.361     1.853    fpga_top/vio_0/<hidden>/<hidden>
    SLICE_X55Y158        FDRE                                         r  fpga_top/vio_0/<hidden>/<hidden>

Slack:                    inf
  Source:                 fpga_top/<hidden>
                            (rising edge-triggered cell FDRE clocked by clk_25m  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            fpga_top/vio_0/<hidden>/<hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_125m_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.119ns  (logic 0.038ns (31.933%)  route 0.081ns (68.067%))
  Logic Levels:           0  
  Clock Path Skew:        0.463ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.850ns
    Source Clock Delay      (SCD):    1.388ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.320ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.185ns
    Phase Error              (PE):    0.222ns
  Clock Net Delay (Source):      0.739ns (routing 0.096ns, distribution 0.643ns)
  Clock Net Delay (Destination): 1.358ns (routing 0.617ns, distribution 0.741ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25m rise edge)    0.000     0.000 r  
    AD7                                               0.000     0.000 r  pin_hpio_refclk_i_p (IN)
                         net (fo=0)                   0.079     0.079    hpio_refclk_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.369     0.448 r  hpio_refclk_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.488    hpio_refclk_inst/OUT
    AD7                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.488 r  hpio_refclk_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.144     0.632    hpio_refclk
    BUFGCE_X0Y89         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.649 r  hpio_refclk_bufg_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=183, routed)         0.739     1.388    fpga_top/<hidden>
    SLICE_X54Y160        FDRE                                         r  fpga_top/<hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y160        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.038     1.426 r  fpga_top/<hidden>
                         net (fo=1, routed)           0.081     1.507    fpga_top/vio_0/<hidden>/<hidden>
    SLICE_X54Y160        FDRE                                         r  fpga_top/vio_0/<hidden>/<hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_125m_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X0Y89         BUFGCE                       0.000     0.000 r  hpio_refclk_bufg_inst/O
                         net (fo=183, routed)         0.602     0.602    clk_125m_pll/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.307 r  clk_125m_pll/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166     0.473    clk_125m_pll/inst/clk_out1_clk_125m_pll
    BUFGCE_X0Y90         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.492 r  clk_125m_pll/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=1492, routed)        1.358     1.850    fpga_top/vio_0/<hidden>/<hidden>
    SLICE_X54Y160        FDRE                                         r  fpga_top/vio_0/<hidden>/<hidden>

Slack:                    inf
  Source:                 fpga_top/<hidden>
                            (rising edge-triggered cell FDRE clocked by clk_25m  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            fpga_top/vio_0/<hidden>/<hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_125m_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.127ns  (logic 0.040ns (31.496%)  route 0.087ns (68.504%))
  Logic Levels:           0  
  Clock Path Skew:        0.471ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.854ns
    Source Clock Delay      (SCD):    1.383ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.320ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.185ns
    Phase Error              (PE):    0.222ns
  Clock Net Delay (Source):      0.734ns (routing 0.096ns, distribution 0.638ns)
  Clock Net Delay (Destination): 1.362ns (routing 0.617ns, distribution 0.745ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25m rise edge)    0.000     0.000 r  
    AD7                                               0.000     0.000 r  pin_hpio_refclk_i_p (IN)
                         net (fo=0)                   0.079     0.079    hpio_refclk_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.369     0.448 r  hpio_refclk_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.488    hpio_refclk_inst/OUT
    AD7                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.488 r  hpio_refclk_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.144     0.632    hpio_refclk
    BUFGCE_X0Y89         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.649 r  hpio_refclk_bufg_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=183, routed)         0.734     1.383    fpga_top/<hidden>
    SLICE_X55Y155        FDRE                                         r  fpga_top/<hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y155        FDRE (Prop_AFF2_SLICEL_C_Q)
                                                      0.040     1.423 r  fpga_top/<hidden>
                         net (fo=1, routed)           0.087     1.510    fpga_top/vio_0/<hidden>/<hidden>
    SLICE_X55Y159        FDRE                                         r  fpga_top/vio_0/<hidden>/<hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_125m_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X0Y89         BUFGCE                       0.000     0.000 r  hpio_refclk_bufg_inst/O
                         net (fo=183, routed)         0.602     0.602    clk_125m_pll/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.307 r  clk_125m_pll/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166     0.473    clk_125m_pll/inst/clk_out1_clk_125m_pll
    BUFGCE_X0Y90         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.492 r  clk_125m_pll/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=1492, routed)        1.362     1.854    fpga_top/vio_0/<hidden>/<hidden>
    SLICE_X55Y159        FDRE                                         r  fpga_top/vio_0/<hidden>/<hidden>

Slack:                    inf
  Source:                 fpga_top/<hidden>
                            (rising edge-triggered cell FDRE clocked by clk_25m  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            fpga_top/vio_0/<hidden>/<hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_125m_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.120ns  (logic 0.040ns (33.333%)  route 0.080ns (66.667%))
  Logic Levels:           0  
  Clock Path Skew:        0.460ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.849ns
    Source Clock Delay      (SCD):    1.390ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.320ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.185ns
    Phase Error              (PE):    0.222ns
  Clock Net Delay (Source):      0.741ns (routing 0.096ns, distribution 0.645ns)
  Clock Net Delay (Destination): 1.357ns (routing 0.617ns, distribution 0.740ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25m rise edge)    0.000     0.000 r  
    AD7                                               0.000     0.000 r  pin_hpio_refclk_i_p (IN)
                         net (fo=0)                   0.079     0.079    hpio_refclk_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.369     0.448 r  hpio_refclk_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.488    hpio_refclk_inst/OUT
    AD7                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.488 r  hpio_refclk_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.144     0.632    hpio_refclk
    BUFGCE_X0Y89         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.649 r  hpio_refclk_bufg_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=183, routed)         0.741     1.390    fpga_top/<hidden>
    SLICE_X57Y156        FDRE                                         r  fpga_top/<hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y156        FDRE (Prop_AFF2_SLICEL_C_Q)
                                                      0.040     1.430 r  fpga_top/<hidden>
                         net (fo=1, routed)           0.080     1.510    fpga_top/vio_0/<hidden>/<hidden>
    SLICE_X56Y157        FDRE                                         r  fpga_top/vio_0/<hidden>/<hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_125m_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X0Y89         BUFGCE                       0.000     0.000 r  hpio_refclk_bufg_inst/O
                         net (fo=183, routed)         0.602     0.602    clk_125m_pll/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.307 r  clk_125m_pll/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166     0.473    clk_125m_pll/inst/clk_out1_clk_125m_pll
    BUFGCE_X0Y90         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.492 r  clk_125m_pll/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=1492, routed)        1.357     1.849    fpga_top/vio_0/<hidden>/<hidden>
    SLICE_X56Y157        FDRE                                         r  fpga_top/vio_0/<hidden>/<hidden>





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out1_clk_125m_pll
  To Clock:  clk_out1_clk_125m_pll

Max Delay           196 Endpoints
Min Delay           196 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 fpga_top/vio_0/<hidden>/<hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_125m_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            fpga_top/vio_0/<hidden>/<hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_125m_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.055ns  (logic 0.128ns (12.132%)  route 0.927ns (87.868%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.358ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.630ns
    Source Clock Delay      (SCD):    3.271ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.099ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.185ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.184ns (routing 1.000ns, distribution 1.184ns)
  Clock Net Delay (Destination): 1.933ns (routing 0.908ns, distribution 1.025ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_125m_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X0Y89         BUFGCE                       0.000     0.000 r  hpio_refclk_bufg_inst/O
                         net (fo=183, routed)         0.941     0.941    clk_125m_pll/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.814 r  clk_125m_pll/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     1.059    clk_125m_pll/inst/clk_out1_clk_125m_pll
    BUFGCE_X0Y90         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.087 r  clk_125m_pll/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=1492, routed)        2.184     3.271    fpga_top/vio_0/<hidden>/<hidden>
    SLICE_X55Y164        FDRE                                         r  fpga_top/vio_0/<hidden>/<hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y164        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     3.350 f  fpga_top/vio_0/<hidden>/<hidden>
                         net (fo=1, routed)           0.040     3.390    fpga_top/vio_0/<hidden>/<hidden>
    SLICE_X55Y164        LUT1 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.049     3.439 r  fpga_top/vio_0/<hidden>/<hidden>
                         net (fo=64, routed)          0.887     4.326    fpga_top/vio_0/<hidden>/<hidden>
    SLICE_X57Y154        FDRE                                         r  fpga_top/vio_0/<hidden>/<hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_125m_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X0Y89         BUFGCE                       0.000     0.000 r  hpio_refclk_bufg_inst/O
                         net (fo=183, routed)         0.828     0.828    clk_125m_pll/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     1.458 r  clk_125m_pll/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215     1.673    clk_125m_pll/inst/clk_out1_clk_125m_pll
    BUFGCE_X0Y90         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.697 r  clk_125m_pll/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=1492, routed)        1.933     3.630    fpga_top/vio_0/<hidden>/<hidden>
    SLICE_X57Y154        FDRE                                         r  fpga_top/vio_0/<hidden>/<hidden>

Slack:                    inf
  Source:                 fpga_top/vio_0/<hidden>/<hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_125m_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            fpga_top/vio_0/<hidden>/<hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_125m_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.055ns  (logic 0.128ns (12.132%)  route 0.927ns (87.868%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.358ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.630ns
    Source Clock Delay      (SCD):    3.271ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.099ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.185ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.184ns (routing 1.000ns, distribution 1.184ns)
  Clock Net Delay (Destination): 1.933ns (routing 0.908ns, distribution 1.025ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_125m_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X0Y89         BUFGCE                       0.000     0.000 r  hpio_refclk_bufg_inst/O
                         net (fo=183, routed)         0.941     0.941    clk_125m_pll/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.814 r  clk_125m_pll/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     1.059    clk_125m_pll/inst/clk_out1_clk_125m_pll
    BUFGCE_X0Y90         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.087 r  clk_125m_pll/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=1492, routed)        2.184     3.271    fpga_top/vio_0/<hidden>/<hidden>
    SLICE_X55Y164        FDRE                                         r  fpga_top/vio_0/<hidden>/<hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y164        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     3.350 f  fpga_top/vio_0/<hidden>/<hidden>
                         net (fo=1, routed)           0.040     3.390    fpga_top/vio_0/<hidden>/<hidden>
    SLICE_X55Y164        LUT1 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.049     3.439 r  fpga_top/vio_0/<hidden>/<hidden>
                         net (fo=64, routed)          0.887     4.326    fpga_top/vio_0/<hidden>/<hidden>
    SLICE_X57Y154        FDRE                                         r  fpga_top/vio_0/<hidden>/<hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_125m_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X0Y89         BUFGCE                       0.000     0.000 r  hpio_refclk_bufg_inst/O
                         net (fo=183, routed)         0.828     0.828    clk_125m_pll/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     1.458 r  clk_125m_pll/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215     1.673    clk_125m_pll/inst/clk_out1_clk_125m_pll
    BUFGCE_X0Y90         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.697 r  clk_125m_pll/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=1492, routed)        1.933     3.630    fpga_top/vio_0/<hidden>/<hidden>
    SLICE_X57Y154        FDRE                                         r  fpga_top/vio_0/<hidden>/<hidden>

Slack:                    inf
  Source:                 fpga_top/vio_0/<hidden>/<hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_125m_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            fpga_top/vio_0/<hidden>/<hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_125m_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.964ns  (logic 0.128ns (13.277%)  route 0.836ns (86.723%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.359ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.631ns
    Source Clock Delay      (SCD):    3.271ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.099ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.185ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.184ns (routing 1.000ns, distribution 1.184ns)
  Clock Net Delay (Destination): 1.934ns (routing 0.908ns, distribution 1.026ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_125m_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X0Y89         BUFGCE                       0.000     0.000 r  hpio_refclk_bufg_inst/O
                         net (fo=183, routed)         0.941     0.941    clk_125m_pll/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.814 r  clk_125m_pll/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     1.059    clk_125m_pll/inst/clk_out1_clk_125m_pll
    BUFGCE_X0Y90         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.087 r  clk_125m_pll/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=1492, routed)        2.184     3.271    fpga_top/vio_0/<hidden>/<hidden>
    SLICE_X55Y164        FDRE                                         r  fpga_top/vio_0/<hidden>/<hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y164        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     3.350 f  fpga_top/vio_0/<hidden>/<hidden>
                         net (fo=1, routed)           0.040     3.390    fpga_top/vio_0/<hidden>/<hidden>
    SLICE_X55Y164        LUT1 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.049     3.439 r  fpga_top/vio_0/<hidden>/<hidden>
                         net (fo=64, routed)          0.796     4.235    fpga_top/vio_0/<hidden>/<hidden>
    SLICE_X57Y155        FDRE                                         r  fpga_top/vio_0/<hidden>/<hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_125m_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X0Y89         BUFGCE                       0.000     0.000 r  hpio_refclk_bufg_inst/O
                         net (fo=183, routed)         0.828     0.828    clk_125m_pll/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     1.458 r  clk_125m_pll/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215     1.673    clk_125m_pll/inst/clk_out1_clk_125m_pll
    BUFGCE_X0Y90         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.697 r  clk_125m_pll/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=1492, routed)        1.934     3.631    fpga_top/vio_0/<hidden>/<hidden>
    SLICE_X57Y155        FDRE                                         r  fpga_top/vio_0/<hidden>/<hidden>

Slack:                    inf
  Source:                 fpga_top/vio_0/<hidden>/<hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_125m_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            fpga_top/vio_0/<hidden>/<hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_125m_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.964ns  (logic 0.128ns (13.277%)  route 0.836ns (86.723%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.359ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.631ns
    Source Clock Delay      (SCD):    3.271ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.099ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.185ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.184ns (routing 1.000ns, distribution 1.184ns)
  Clock Net Delay (Destination): 1.934ns (routing 0.908ns, distribution 1.026ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_125m_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X0Y89         BUFGCE                       0.000     0.000 r  hpio_refclk_bufg_inst/O
                         net (fo=183, routed)         0.941     0.941    clk_125m_pll/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.814 r  clk_125m_pll/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     1.059    clk_125m_pll/inst/clk_out1_clk_125m_pll
    BUFGCE_X0Y90         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.087 r  clk_125m_pll/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=1492, routed)        2.184     3.271    fpga_top/vio_0/<hidden>/<hidden>
    SLICE_X55Y164        FDRE                                         r  fpga_top/vio_0/<hidden>/<hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y164        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     3.350 f  fpga_top/vio_0/<hidden>/<hidden>
                         net (fo=1, routed)           0.040     3.390    fpga_top/vio_0/<hidden>/<hidden>
    SLICE_X55Y164        LUT1 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.049     3.439 r  fpga_top/vio_0/<hidden>/<hidden>
                         net (fo=64, routed)          0.796     4.235    fpga_top/vio_0/<hidden>/<hidden>
    SLICE_X57Y155        FDRE                                         r  fpga_top/vio_0/<hidden>/<hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_125m_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X0Y89         BUFGCE                       0.000     0.000 r  hpio_refclk_bufg_inst/O
                         net (fo=183, routed)         0.828     0.828    clk_125m_pll/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     1.458 r  clk_125m_pll/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215     1.673    clk_125m_pll/inst/clk_out1_clk_125m_pll
    BUFGCE_X0Y90         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.697 r  clk_125m_pll/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=1492, routed)        1.934     3.631    fpga_top/vio_0/<hidden>/<hidden>
    SLICE_X57Y155        FDRE                                         r  fpga_top/vio_0/<hidden>/<hidden>

Slack:                    inf
  Source:                 fpga_top/vio_0/<hidden>/<hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_125m_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            fpga_top/vio_0/<hidden>/<hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_125m_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.962ns  (logic 0.128ns (13.305%)  route 0.834ns (86.695%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.353ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.624ns
    Source Clock Delay      (SCD):    3.271ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.099ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.185ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.184ns (routing 1.000ns, distribution 1.184ns)
  Clock Net Delay (Destination): 1.927ns (routing 0.908ns, distribution 1.019ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_125m_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X0Y89         BUFGCE                       0.000     0.000 r  hpio_refclk_bufg_inst/O
                         net (fo=183, routed)         0.941     0.941    clk_125m_pll/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.814 r  clk_125m_pll/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     1.059    clk_125m_pll/inst/clk_out1_clk_125m_pll
    BUFGCE_X0Y90         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.087 r  clk_125m_pll/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=1492, routed)        2.184     3.271    fpga_top/vio_0/<hidden>/<hidden>
    SLICE_X55Y164        FDRE                                         r  fpga_top/vio_0/<hidden>/<hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y164        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     3.350 f  fpga_top/vio_0/<hidden>/<hidden>
                         net (fo=1, routed)           0.040     3.390    fpga_top/vio_0/<hidden>/<hidden>
    SLICE_X55Y164        LUT1 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.049     3.439 r  fpga_top/vio_0/<hidden>/<hidden>
                         net (fo=64, routed)          0.794     4.233    fpga_top/vio_0/<hidden>/<hidden>
    SLICE_X59Y154        FDRE                                         r  fpga_top/vio_0/<hidden>/<hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_125m_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X0Y89         BUFGCE                       0.000     0.000 r  hpio_refclk_bufg_inst/O
                         net (fo=183, routed)         0.828     0.828    clk_125m_pll/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     1.458 r  clk_125m_pll/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215     1.673    clk_125m_pll/inst/clk_out1_clk_125m_pll
    BUFGCE_X0Y90         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.697 r  clk_125m_pll/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=1492, routed)        1.927     3.624    fpga_top/vio_0/<hidden>/<hidden>
    SLICE_X59Y154        FDRE                                         r  fpga_top/vio_0/<hidden>/<hidden>

Slack:                    inf
  Source:                 fpga_top/vio_0/<hidden>/<hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_125m_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            fpga_top/vio_0/<hidden>/<hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_125m_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.940ns  (logic 0.128ns (13.616%)  route 0.812ns (86.384%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.361ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.633ns
    Source Clock Delay      (SCD):    3.271ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.099ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.185ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.184ns (routing 1.000ns, distribution 1.184ns)
  Clock Net Delay (Destination): 1.936ns (routing 0.908ns, distribution 1.028ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_125m_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X0Y89         BUFGCE                       0.000     0.000 r  hpio_refclk_bufg_inst/O
                         net (fo=183, routed)         0.941     0.941    clk_125m_pll/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.814 r  clk_125m_pll/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     1.059    clk_125m_pll/inst/clk_out1_clk_125m_pll
    BUFGCE_X0Y90         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.087 r  clk_125m_pll/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=1492, routed)        2.184     3.271    fpga_top/vio_0/<hidden>/<hidden>
    SLICE_X55Y164        FDRE                                         r  fpga_top/vio_0/<hidden>/<hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y164        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     3.350 f  fpga_top/vio_0/<hidden>/<hidden>
                         net (fo=1, routed)           0.040     3.390    fpga_top/vio_0/<hidden>/<hidden>
    SLICE_X55Y164        LUT1 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.049     3.439 r  fpga_top/vio_0/<hidden>/<hidden>
                         net (fo=64, routed)          0.772     4.211    fpga_top/vio_0/<hidden>/<hidden>
    SLICE_X58Y155        FDRE                                         r  fpga_top/vio_0/<hidden>/<hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_125m_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X0Y89         BUFGCE                       0.000     0.000 r  hpio_refclk_bufg_inst/O
                         net (fo=183, routed)         0.828     0.828    clk_125m_pll/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     1.458 r  clk_125m_pll/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215     1.673    clk_125m_pll/inst/clk_out1_clk_125m_pll
    BUFGCE_X0Y90         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.697 r  clk_125m_pll/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=1492, routed)        1.936     3.633    fpga_top/vio_0/<hidden>/<hidden>
    SLICE_X58Y155        FDRE                                         r  fpga_top/vio_0/<hidden>/<hidden>

Slack:                    inf
  Source:                 fpga_top/vio_0/<hidden>/<hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_125m_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            fpga_top/vio_0/<hidden>/<hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_125m_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.939ns  (logic 0.128ns (13.630%)  route 0.811ns (86.370%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.361ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.633ns
    Source Clock Delay      (SCD):    3.271ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.099ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.185ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.184ns (routing 1.000ns, distribution 1.184ns)
  Clock Net Delay (Destination): 1.936ns (routing 0.908ns, distribution 1.028ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_125m_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X0Y89         BUFGCE                       0.000     0.000 r  hpio_refclk_bufg_inst/O
                         net (fo=183, routed)         0.941     0.941    clk_125m_pll/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.814 r  clk_125m_pll/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     1.059    clk_125m_pll/inst/clk_out1_clk_125m_pll
    BUFGCE_X0Y90         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.087 r  clk_125m_pll/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=1492, routed)        2.184     3.271    fpga_top/vio_0/<hidden>/<hidden>
    SLICE_X55Y164        FDRE                                         r  fpga_top/vio_0/<hidden>/<hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y164        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     3.350 f  fpga_top/vio_0/<hidden>/<hidden>
                         net (fo=1, routed)           0.040     3.390    fpga_top/vio_0/<hidden>/<hidden>
    SLICE_X55Y164        LUT1 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.049     3.439 r  fpga_top/vio_0/<hidden>/<hidden>
                         net (fo=64, routed)          0.771     4.210    fpga_top/vio_0/<hidden>/<hidden>
    SLICE_X58Y155        FDRE                                         r  fpga_top/vio_0/<hidden>/<hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_125m_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X0Y89         BUFGCE                       0.000     0.000 r  hpio_refclk_bufg_inst/O
                         net (fo=183, routed)         0.828     0.828    clk_125m_pll/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     1.458 r  clk_125m_pll/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215     1.673    clk_125m_pll/inst/clk_out1_clk_125m_pll
    BUFGCE_X0Y90         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.697 r  clk_125m_pll/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=1492, routed)        1.936     3.633    fpga_top/vio_0/<hidden>/<hidden>
    SLICE_X58Y155        FDRE                                         r  fpga_top/vio_0/<hidden>/<hidden>

Slack:                    inf
  Source:                 fpga_top/vio_0/<hidden>/<hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_125m_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            fpga_top/vio_0/<hidden>/<hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_125m_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.870ns  (logic 0.128ns (14.713%)  route 0.742ns (85.287%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.366ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.637ns
    Source Clock Delay      (SCD):    3.271ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.099ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.185ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.184ns (routing 1.000ns, distribution 1.184ns)
  Clock Net Delay (Destination): 1.940ns (routing 0.908ns, distribution 1.032ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_125m_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X0Y89         BUFGCE                       0.000     0.000 r  hpio_refclk_bufg_inst/O
                         net (fo=183, routed)         0.941     0.941    clk_125m_pll/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.814 r  clk_125m_pll/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     1.059    clk_125m_pll/inst/clk_out1_clk_125m_pll
    BUFGCE_X0Y90         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.087 r  clk_125m_pll/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=1492, routed)        2.184     3.271    fpga_top/vio_0/<hidden>/<hidden>
    SLICE_X55Y164        FDRE                                         r  fpga_top/vio_0/<hidden>/<hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y164        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     3.350 f  fpga_top/vio_0/<hidden>/<hidden>
                         net (fo=1, routed)           0.040     3.390    fpga_top/vio_0/<hidden>/<hidden>
    SLICE_X55Y164        LUT1 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.049     3.439 r  fpga_top/vio_0/<hidden>/<hidden>
                         net (fo=64, routed)          0.702     4.141    fpga_top/vio_0/<hidden>/<hidden>
    SLICE_X56Y157        FDRE                                         r  fpga_top/vio_0/<hidden>/<hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_125m_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X0Y89         BUFGCE                       0.000     0.000 r  hpio_refclk_bufg_inst/O
                         net (fo=183, routed)         0.828     0.828    clk_125m_pll/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     1.458 r  clk_125m_pll/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215     1.673    clk_125m_pll/inst/clk_out1_clk_125m_pll
    BUFGCE_X0Y90         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.697 r  clk_125m_pll/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=1492, routed)        1.940     3.637    fpga_top/vio_0/<hidden>/<hidden>
    SLICE_X56Y157        FDRE                                         r  fpga_top/vio_0/<hidden>/<hidden>

Slack:                    inf
  Source:                 fpga_top/vio_0/<hidden>/<hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_125m_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            fpga_top/vio_0/<hidden>/<hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_125m_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.870ns  (logic 0.128ns (14.713%)  route 0.742ns (85.287%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.366ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.637ns
    Source Clock Delay      (SCD):    3.271ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.099ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.185ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.184ns (routing 1.000ns, distribution 1.184ns)
  Clock Net Delay (Destination): 1.940ns (routing 0.908ns, distribution 1.032ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_125m_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X0Y89         BUFGCE                       0.000     0.000 r  hpio_refclk_bufg_inst/O
                         net (fo=183, routed)         0.941     0.941    clk_125m_pll/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.814 r  clk_125m_pll/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     1.059    clk_125m_pll/inst/clk_out1_clk_125m_pll
    BUFGCE_X0Y90         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.087 r  clk_125m_pll/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=1492, routed)        2.184     3.271    fpga_top/vio_0/<hidden>/<hidden>
    SLICE_X55Y164        FDRE                                         r  fpga_top/vio_0/<hidden>/<hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y164        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     3.350 f  fpga_top/vio_0/<hidden>/<hidden>
                         net (fo=1, routed)           0.040     3.390    fpga_top/vio_0/<hidden>/<hidden>
    SLICE_X55Y164        LUT1 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.049     3.439 r  fpga_top/vio_0/<hidden>/<hidden>
                         net (fo=64, routed)          0.702     4.141    fpga_top/vio_0/<hidden>/<hidden>
    SLICE_X56Y157        FDRE                                         r  fpga_top/vio_0/<hidden>/<hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_125m_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X0Y89         BUFGCE                       0.000     0.000 r  hpio_refclk_bufg_inst/O
                         net (fo=183, routed)         0.828     0.828    clk_125m_pll/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     1.458 r  clk_125m_pll/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215     1.673    clk_125m_pll/inst/clk_out1_clk_125m_pll
    BUFGCE_X0Y90         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.697 r  clk_125m_pll/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=1492, routed)        1.940     3.637    fpga_top/vio_0/<hidden>/<hidden>
    SLICE_X56Y157        FDRE                                         r  fpga_top/vio_0/<hidden>/<hidden>

Slack:                    inf
  Source:                 fpga_top/vio_0/<hidden>/<hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_125m_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            fpga_top/vio_0/<hidden>/<hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_125m_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.870ns  (logic 0.128ns (14.713%)  route 0.742ns (85.287%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.366ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.637ns
    Source Clock Delay      (SCD):    3.271ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.099ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.185ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.184ns (routing 1.000ns, distribution 1.184ns)
  Clock Net Delay (Destination): 1.940ns (routing 0.908ns, distribution 1.032ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_125m_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X0Y89         BUFGCE                       0.000     0.000 r  hpio_refclk_bufg_inst/O
                         net (fo=183, routed)         0.941     0.941    clk_125m_pll/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.814 r  clk_125m_pll/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     1.059    clk_125m_pll/inst/clk_out1_clk_125m_pll
    BUFGCE_X0Y90         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.087 r  clk_125m_pll/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=1492, routed)        2.184     3.271    fpga_top/vio_0/<hidden>/<hidden>
    SLICE_X55Y164        FDRE                                         r  fpga_top/vio_0/<hidden>/<hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y164        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     3.350 f  fpga_top/vio_0/<hidden>/<hidden>
                         net (fo=1, routed)           0.040     3.390    fpga_top/vio_0/<hidden>/<hidden>
    SLICE_X55Y164        LUT1 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.049     3.439 r  fpga_top/vio_0/<hidden>/<hidden>
                         net (fo=64, routed)          0.702     4.141    fpga_top/vio_0/<hidden>/<hidden>
    SLICE_X57Y157        FDRE                                         r  fpga_top/vio_0/<hidden>/<hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_125m_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X0Y89         BUFGCE                       0.000     0.000 r  hpio_refclk_bufg_inst/O
                         net (fo=183, routed)         0.828     0.828    clk_125m_pll/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     1.458 r  clk_125m_pll/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215     1.673    clk_125m_pll/inst/clk_out1_clk_125m_pll
    BUFGCE_X0Y90         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.697 r  clk_125m_pll/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=1492, routed)        1.940     3.637    fpga_top/vio_0/<hidden>/<hidden>
    SLICE_X57Y157        FDRE                                         r  fpga_top/vio_0/<hidden>/<hidden>





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 fpga_top/vio_0/<hidden>/<hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_125m_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            fpga_top/vio_0/<hidden>/<hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_125m_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.089ns  (logic 0.039ns (43.820%)  route 0.050ns (56.180%))
  Logic Levels:           0  
  Clock Path Skew:        -0.281ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.843ns
    Source Clock Delay      (SCD):    2.125ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.099ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.185ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.198ns (routing 0.549ns, distribution 0.649ns)
  Clock Net Delay (Destination): 1.351ns (routing 0.617ns, distribution 0.734ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_125m_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X0Y89         BUFGCE                       0.000     0.000 r  hpio_refclk_bufg_inst/O
                         net (fo=183, routed)         0.534     0.534    clk_125m_pll/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.764 r  clk_125m_pll/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.146     0.910    clk_125m_pll/inst/clk_out1_clk_125m_pll
    BUFGCE_X0Y90         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.927 r  clk_125m_pll/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=1492, routed)        1.198     2.125    fpga_top/vio_0/<hidden>/<hidden>
    SLICE_X55Y163        FDRE                                         r  fpga_top/vio_0/<hidden>/<hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y163        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.039     2.164 r  fpga_top/vio_0/<hidden>/<hidden>
                         net (fo=1, routed)           0.050     2.214    fpga_top/vio_0/<hidden>/<hidden>
    SLICE_X55Y163        FDRE                                         r  fpga_top/vio_0/<hidden>/<hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_125m_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X0Y89         BUFGCE                       0.000     0.000 r  hpio_refclk_bufg_inst/O
                         net (fo=183, routed)         0.602     0.602    clk_125m_pll/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.307 r  clk_125m_pll/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166     0.473    clk_125m_pll/inst/clk_out1_clk_125m_pll
    BUFGCE_X0Y90         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.492 r  clk_125m_pll/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=1492, routed)        1.351     1.843    fpga_top/vio_0/<hidden>/<hidden>
    SLICE_X55Y163        FDRE                                         r  fpga_top/vio_0/<hidden>/<hidden>

Slack:                    inf
  Source:                 fpga_top/vio_0/<hidden>/<hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_125m_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            fpga_top/vio_0/<hidden>/<hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_125m_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.095ns  (logic 0.039ns (41.053%)  route 0.056ns (58.947%))
  Logic Levels:           0  
  Clock Path Skew:        -0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.848ns
    Source Clock Delay      (SCD):    2.119ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.099ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.185ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.192ns (routing 0.549ns, distribution 0.643ns)
  Clock Net Delay (Destination): 1.356ns (routing 0.617ns, distribution 0.739ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_125m_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X0Y89         BUFGCE                       0.000     0.000 r  hpio_refclk_bufg_inst/O
                         net (fo=183, routed)         0.534     0.534    clk_125m_pll/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.764 r  clk_125m_pll/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.146     0.910    clk_125m_pll/inst/clk_out1_clk_125m_pll
    BUFGCE_X0Y90         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.927 r  clk_125m_pll/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=1492, routed)        1.192     2.119    fpga_top/vio_0/<hidden>/<hidden>
    SLICE_X59Y161        FDRE                                         r  fpga_top/vio_0/<hidden>/<hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y161        FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.039     2.158 r  fpga_top/vio_0/<hidden>/<hidden>
                         net (fo=1, routed)           0.056     2.214    fpga_top/vio_0/<hidden>/<hidden>
    SLICE_X59Y162        FDRE                                         r  fpga_top/vio_0/<hidden>/<hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_125m_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X0Y89         BUFGCE                       0.000     0.000 r  hpio_refclk_bufg_inst/O
                         net (fo=183, routed)         0.602     0.602    clk_125m_pll/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.307 r  clk_125m_pll/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166     0.473    clk_125m_pll/inst/clk_out1_clk_125m_pll
    BUFGCE_X0Y90         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.492 r  clk_125m_pll/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=1492, routed)        1.356     1.848    fpga_top/vio_0/<hidden>/<hidden>
    SLICE_X59Y162        FDRE                                         r  fpga_top/vio_0/<hidden>/<hidden>

Slack:                    inf
  Source:                 fpga_top/vio_0/<hidden>/<hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_125m_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            fpga_top/vio_0/<hidden>/<hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_125m_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.094ns  (logic 0.039ns (41.489%)  route 0.055ns (58.511%))
  Logic Levels:           0  
  Clock Path Skew:        -0.281ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.843ns
    Source Clock Delay      (SCD):    2.125ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.099ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.185ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.198ns (routing 0.549ns, distribution 0.649ns)
  Clock Net Delay (Destination): 1.351ns (routing 0.617ns, distribution 0.734ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_125m_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X0Y89         BUFGCE                       0.000     0.000 r  hpio_refclk_bufg_inst/O
                         net (fo=183, routed)         0.534     0.534    clk_125m_pll/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.764 r  clk_125m_pll/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.146     0.910    clk_125m_pll/inst/clk_out1_clk_125m_pll
    BUFGCE_X0Y90         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.927 r  clk_125m_pll/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=1492, routed)        1.198     2.125    fpga_top/vio_0/<hidden>/<hidden>
    SLICE_X55Y163        FDRE                                         r  fpga_top/vio_0/<hidden>/<hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y163        FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.039     2.164 r  fpga_top/vio_0/<hidden>/<hidden>
                         net (fo=1, routed)           0.055     2.219    fpga_top/vio_0/<hidden>/<hidden>
    SLICE_X55Y163        FDRE                                         r  fpga_top/vio_0/<hidden>/<hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_125m_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X0Y89         BUFGCE                       0.000     0.000 r  hpio_refclk_bufg_inst/O
                         net (fo=183, routed)         0.602     0.602    clk_125m_pll/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.307 r  clk_125m_pll/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166     0.473    clk_125m_pll/inst/clk_out1_clk_125m_pll
    BUFGCE_X0Y90         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.492 r  clk_125m_pll/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=1492, routed)        1.351     1.843    fpga_top/vio_0/<hidden>/<hidden>
    SLICE_X55Y163        FDRE                                         r  fpga_top/vio_0/<hidden>/<hidden>

Slack:                    inf
  Source:                 fpga_top/vio_0/<hidden>/<hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_125m_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            fpga_top/vio_0/<hidden>/<hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_125m_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.105ns  (logic 0.040ns (38.095%)  route 0.065ns (61.905%))
  Logic Levels:           0  
  Clock Path Skew:        -0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.855ns
    Source Clock Delay      (SCD):    2.123ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.099ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.185ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.196ns (routing 0.549ns, distribution 0.647ns)
  Clock Net Delay (Destination): 1.363ns (routing 0.617ns, distribution 0.746ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_125m_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X0Y89         BUFGCE                       0.000     0.000 r  hpio_refclk_bufg_inst/O
                         net (fo=183, routed)         0.534     0.534    clk_125m_pll/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.764 r  clk_125m_pll/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.146     0.910    clk_125m_pll/inst/clk_out1_clk_125m_pll
    BUFGCE_X0Y90         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.927 r  clk_125m_pll/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=1492, routed)        1.196     2.123    fpga_top/vio_0/<hidden>/<hidden>
    SLICE_X54Y155        FDRE                                         r  fpga_top/vio_0/<hidden>/<hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y155        FDRE (Prop_FFF2_SLICEM_C_Q)
                                                      0.040     2.163 r  fpga_top/vio_0/<hidden>/<hidden>
                         net (fo=1, routed)           0.065     2.228    fpga_top/vio_0/<hidden>/<hidden>
    SLICE_X54Y156        FDRE                                         r  fpga_top/vio_0/<hidden>/<hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_125m_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X0Y89         BUFGCE                       0.000     0.000 r  hpio_refclk_bufg_inst/O
                         net (fo=183, routed)         0.602     0.602    clk_125m_pll/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.307 r  clk_125m_pll/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166     0.473    clk_125m_pll/inst/clk_out1_clk_125m_pll
    BUFGCE_X0Y90         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.492 r  clk_125m_pll/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=1492, routed)        1.363     1.855    fpga_top/vio_0/<hidden>/<hidden>
    SLICE_X54Y156        FDRE                                         r  fpga_top/vio_0/<hidden>/<hidden>

Slack:                    inf
  Source:                 fpga_top/vio_0/<hidden>/<hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_125m_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            fpga_top/vio_0/<hidden>/<hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_125m_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.098ns  (logic 0.040ns (40.816%)  route 0.058ns (59.184%))
  Logic Levels:           0  
  Clock Path Skew:        -0.280ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.852ns
    Source Clock Delay      (SCD):    2.132ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.099ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.185ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.205ns (routing 0.549ns, distribution 0.656ns)
  Clock Net Delay (Destination): 1.360ns (routing 0.617ns, distribution 0.743ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_125m_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X0Y89         BUFGCE                       0.000     0.000 r  hpio_refclk_bufg_inst/O
                         net (fo=183, routed)         0.534     0.534    clk_125m_pll/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.764 r  clk_125m_pll/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.146     0.910    clk_125m_pll/inst/clk_out1_clk_125m_pll
    BUFGCE_X0Y90         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.927 r  clk_125m_pll/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=1492, routed)        1.205     2.132    fpga_top/vio_0/<hidden>/<hidden>
    SLICE_X56Y159        FDRE                                         r  fpga_top/vio_0/<hidden>/<hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y159        FDRE (Prop_FFF2_SLICEL_C_Q)
                                                      0.040     2.172 r  fpga_top/vio_0/<hidden>/<hidden>
                         net (fo=1, routed)           0.058     2.230    fpga_top/vio_0/<hidden>/<hidden>
    SLICE_X56Y160        FDRE                                         r  fpga_top/vio_0/<hidden>/<hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_125m_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X0Y89         BUFGCE                       0.000     0.000 r  hpio_refclk_bufg_inst/O
                         net (fo=183, routed)         0.602     0.602    clk_125m_pll/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.307 r  clk_125m_pll/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166     0.473    clk_125m_pll/inst/clk_out1_clk_125m_pll
    BUFGCE_X0Y90         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.492 r  clk_125m_pll/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=1492, routed)        1.360     1.852    fpga_top/vio_0/<hidden>/<hidden>
    SLICE_X56Y160        FDRE                                         r  fpga_top/vio_0/<hidden>/<hidden>

Slack:                    inf
  Source:                 fpga_top/vio_0/<hidden>/<hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_125m_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            fpga_top/vio_0/<hidden>/<hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_125m_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.098ns  (logic 0.040ns (40.816%)  route 0.058ns (59.184%))
  Logic Levels:           0  
  Clock Path Skew:        -0.288ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.844ns
    Source Clock Delay      (SCD):    2.133ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.099ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.185ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.206ns (routing 0.549ns, distribution 0.657ns)
  Clock Net Delay (Destination): 1.352ns (routing 0.617ns, distribution 0.735ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_125m_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X0Y89         BUFGCE                       0.000     0.000 r  hpio_refclk_bufg_inst/O
                         net (fo=183, routed)         0.534     0.534    clk_125m_pll/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.764 r  clk_125m_pll/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.146     0.910    clk_125m_pll/inst/clk_out1_clk_125m_pll
    BUFGCE_X0Y90         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.927 r  clk_125m_pll/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=1492, routed)        1.206     2.133    fpga_top/vio_0/<hidden>/<hidden>
    SLICE_X56Y161        FDRE                                         r  fpga_top/vio_0/<hidden>/<hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y161        FDRE (Prop_GFF2_SLICEL_C_Q)
                                                      0.040     2.173 r  fpga_top/vio_0/<hidden>/<hidden>
                         net (fo=1, routed)           0.058     2.231    fpga_top/vio_0/<hidden>/<hidden>
    SLICE_X56Y162        FDRE                                         r  fpga_top/vio_0/<hidden>/<hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_125m_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X0Y89         BUFGCE                       0.000     0.000 r  hpio_refclk_bufg_inst/O
                         net (fo=183, routed)         0.602     0.602    clk_125m_pll/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.307 r  clk_125m_pll/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166     0.473    clk_125m_pll/inst/clk_out1_clk_125m_pll
    BUFGCE_X0Y90         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.492 r  clk_125m_pll/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=1492, routed)        1.352     1.844    fpga_top/vio_0/<hidden>/<hidden>
    SLICE_X56Y162        FDRE                                         r  fpga_top/vio_0/<hidden>/<hidden>

Slack:                    inf
  Source:                 fpga_top/vio_0/<hidden>/<hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_125m_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            fpga_top/vio_0/<hidden>/<hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_125m_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.115ns  (logic 0.039ns (33.913%)  route 0.076ns (66.087%))
  Logic Levels:           0  
  Clock Path Skew:        -0.283ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.838ns
    Source Clock Delay      (SCD):    2.122ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.099ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.185ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.195ns (routing 0.549ns, distribution 0.646ns)
  Clock Net Delay (Destination): 1.346ns (routing 0.617ns, distribution 0.729ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_125m_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X0Y89         BUFGCE                       0.000     0.000 r  hpio_refclk_bufg_inst/O
                         net (fo=183, routed)         0.534     0.534    clk_125m_pll/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.764 r  clk_125m_pll/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.146     0.910    clk_125m_pll/inst/clk_out1_clk_125m_pll
    BUFGCE_X0Y90         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.927 r  clk_125m_pll/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=1492, routed)        1.195     2.122    fpga_top/vio_0/<hidden>/<hidden>
    SLICE_X57Y154        FDRE                                         r  fpga_top/vio_0/<hidden>/<hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y154        FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.039     2.161 r  fpga_top/vio_0/<hidden>/<hidden>
                         net (fo=1, routed)           0.076     2.237    fpga_top/vio_0/<hidden>/<hidden>
    SLICE_X57Y154        FDRE                                         r  fpga_top/vio_0/<hidden>/<hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_125m_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X0Y89         BUFGCE                       0.000     0.000 r  hpio_refclk_bufg_inst/O
                         net (fo=183, routed)         0.602     0.602    clk_125m_pll/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.307 r  clk_125m_pll/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166     0.473    clk_125m_pll/inst/clk_out1_clk_125m_pll
    BUFGCE_X0Y90         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.492 r  clk_125m_pll/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=1492, routed)        1.346     1.838    fpga_top/vio_0/<hidden>/<hidden>
    SLICE_X57Y154        FDRE                                         r  fpga_top/vio_0/<hidden>/<hidden>

Slack:                    inf
  Source:                 fpga_top/vio_0/<hidden>/<hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_125m_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            fpga_top/vio_0/<hidden>/<hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_125m_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.126ns  (logic 0.039ns (30.952%)  route 0.087ns (69.048%))
  Logic Levels:           0  
  Clock Path Skew:        -0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.845ns
    Source Clock Delay      (SCD):    2.115ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.099ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.185ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.188ns (routing 0.549ns, distribution 0.639ns)
  Clock Net Delay (Destination): 1.353ns (routing 0.617ns, distribution 0.736ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_125m_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X0Y89         BUFGCE                       0.000     0.000 r  hpio_refclk_bufg_inst/O
                         net (fo=183, routed)         0.534     0.534    clk_125m_pll/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.764 r  clk_125m_pll/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.146     0.910    clk_125m_pll/inst/clk_out1_clk_125m_pll
    BUFGCE_X0Y90         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.927 r  clk_125m_pll/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=1492, routed)        1.188     2.115    fpga_top/vio_0/<hidden>/<hidden>
    SLICE_X59Y154        FDRE                                         r  fpga_top/vio_0/<hidden>/<hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y154        FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.039     2.154 r  fpga_top/vio_0/<hidden>/<hidden>
                         net (fo=1, routed)           0.087     2.241    fpga_top/vio_0/<hidden>/<hidden>
    SLICE_X58Y156        FDRE                                         r  fpga_top/vio_0/<hidden>/<hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_125m_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X0Y89         BUFGCE                       0.000     0.000 r  hpio_refclk_bufg_inst/O
                         net (fo=183, routed)         0.602     0.602    clk_125m_pll/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.307 r  clk_125m_pll/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166     0.473    clk_125m_pll/inst/clk_out1_clk_125m_pll
    BUFGCE_X0Y90         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.492 r  clk_125m_pll/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=1492, routed)        1.353     1.845    fpga_top/vio_0/<hidden>/<hidden>
    SLICE_X58Y156        FDRE                                         r  fpga_top/vio_0/<hidden>/<hidden>

Slack:                    inf
  Source:                 fpga_top/vio_0/<hidden>/<hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_125m_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            fpga_top/vio_0/<hidden>/<hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_125m_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.114ns  (logic 0.039ns (34.211%)  route 0.075ns (65.790%))
  Logic Levels:           0  
  Clock Path Skew:        -0.282ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.845ns
    Source Clock Delay      (SCD):    2.127ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.099ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.185ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.200ns (routing 0.549ns, distribution 0.651ns)
  Clock Net Delay (Destination): 1.353ns (routing 0.617ns, distribution 0.736ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_125m_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X0Y89         BUFGCE                       0.000     0.000 r  hpio_refclk_bufg_inst/O
                         net (fo=183, routed)         0.534     0.534    clk_125m_pll/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.764 r  clk_125m_pll/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.146     0.910    clk_125m_pll/inst/clk_out1_clk_125m_pll
    BUFGCE_X0Y90         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.927 r  clk_125m_pll/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=1492, routed)        1.200     2.127    fpga_top/vio_0/<hidden>/<hidden>
    SLICE_X57Y157        FDRE                                         r  fpga_top/vio_0/<hidden>/<hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y157        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.039     2.166 r  fpga_top/vio_0/<hidden>/<hidden>
                         net (fo=1, routed)           0.075     2.241    fpga_top/vio_0/<hidden>/<hidden>
    SLICE_X57Y157        FDRE                                         r  fpga_top/vio_0/<hidden>/<hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_125m_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X0Y89         BUFGCE                       0.000     0.000 r  hpio_refclk_bufg_inst/O
                         net (fo=183, routed)         0.602     0.602    clk_125m_pll/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.307 r  clk_125m_pll/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166     0.473    clk_125m_pll/inst/clk_out1_clk_125m_pll
    BUFGCE_X0Y90         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.492 r  clk_125m_pll/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=1492, routed)        1.353     1.845    fpga_top/vio_0/<hidden>/<hidden>
    SLICE_X57Y157        FDRE                                         r  fpga_top/vio_0/<hidden>/<hidden>

Slack:                    inf
  Source:                 fpga_top/vio_0/<hidden>/<hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_125m_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            fpga_top/vio_0/<hidden>/<hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_125m_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.114ns  (logic 0.039ns (34.211%)  route 0.075ns (65.790%))
  Logic Levels:           0  
  Clock Path Skew:        -0.282ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.845ns
    Source Clock Delay      (SCD):    2.128ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.099ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.185ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.201ns (routing 0.549ns, distribution 0.652ns)
  Clock Net Delay (Destination): 1.353ns (routing 0.617ns, distribution 0.736ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_125m_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X0Y89         BUFGCE                       0.000     0.000 r  hpio_refclk_bufg_inst/O
                         net (fo=183, routed)         0.534     0.534    clk_125m_pll/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.764 r  clk_125m_pll/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.146     0.910    clk_125m_pll/inst/clk_out1_clk_125m_pll
    BUFGCE_X0Y90         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.927 r  clk_125m_pll/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=1492, routed)        1.201     2.128    fpga_top/vio_0/<hidden>/<hidden>
    SLICE_X56Y164        FDRE                                         r  fpga_top/vio_0/<hidden>/<hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y164        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.039     2.167 r  fpga_top/vio_0/<hidden>/<hidden>
                         net (fo=1, routed)           0.075     2.242    fpga_top/vio_0/<hidden>/<hidden>
    SLICE_X56Y164        FDRE                                         r  fpga_top/vio_0/<hidden>/<hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_125m_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X0Y89         BUFGCE                       0.000     0.000 r  hpio_refclk_bufg_inst/O
                         net (fo=183, routed)         0.602     0.602    clk_125m_pll/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.307 r  clk_125m_pll/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166     0.473    clk_125m_pll/inst/clk_out1_clk_125m_pll
    BUFGCE_X0Y90         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.492 r  clk_125m_pll/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=1492, routed)        1.353     1.845    fpga_top/vio_0/<hidden>/<hidden>
    SLICE_X56Y164        FDRE                                         r  fpga_top/vio_0/<hidden>/<hidden>





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  To Clock:  clk_out1_clk_125m_pll

Max Delay            78 Endpoints
Min Delay            86 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMA/CLK
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_125m_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.782ns  (logic 0.289ns (36.957%)  route 0.493ns (63.043%))
  Logic Levels:           0  
  Clock Path Skew:        -3.256ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.649ns
    Source Clock Delay      (SCD):    6.905ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.320ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.185ns
    Phase Error              (PE):    0.222ns
  Clock Net Delay (Source):      1.421ns (routing 0.508ns, distribution 0.913ns)
  Clock Net Delay (Destination): 1.952ns (routing 0.908ns, distribution 1.044ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.156     5.456    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     5.484 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y2 (CLOCK_ROOT)    net (fo=478, routed)         1.421     6.905    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/WCLK
    SLICE_X58Y167        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMA/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y167        RAMD32 (Prop_A5LUT_SLICEM_CLK_O)
                                                      0.289     7.194 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMA/O
                         net (fo=1, routed)           0.493     7.687    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/dout_i0[0]
    SLICE_X55Y167        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_125m_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X0Y89         BUFGCE                       0.000     0.000 r  hpio_refclk_bufg_inst/O
                         net (fo=183, routed)         0.828     0.828    clk_125m_pll/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     1.458 r  clk_125m_pll/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215     1.673    clk_125m_pll/inst/clk_out1_clk_125m_pll
    BUFGCE_X0Y90         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.697 r  clk_125m_pll/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=1492, routed)        1.952     3.649    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/rd_clk
    SLICE_X55Y167        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[0]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMB/CLK
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_125m_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.767ns  (logic 0.292ns (38.070%)  route 0.475ns (61.930%))
  Logic Levels:           0  
  Clock Path Skew:        -3.256ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.649ns
    Source Clock Delay      (SCD):    6.905ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.320ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.185ns
    Phase Error              (PE):    0.222ns
  Clock Net Delay (Source):      1.421ns (routing 0.508ns, distribution 0.913ns)
  Clock Net Delay (Destination): 1.952ns (routing 0.908ns, distribution 1.044ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.156     5.456    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     5.484 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y2 (CLOCK_ROOT)    net (fo=478, routed)         1.421     6.905    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/WCLK
    SLICE_X58Y167        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMB/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y167        RAMD32 (Prop_B5LUT_SLICEM_CLK_O)
                                                      0.292     7.197 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMB/O
                         net (fo=1, routed)           0.475     7.672    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/dout_i0[2]
    SLICE_X55Y166        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_125m_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X0Y89         BUFGCE                       0.000     0.000 r  hpio_refclk_bufg_inst/O
                         net (fo=183, routed)         0.828     0.828    clk_125m_pll/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     1.458 r  clk_125m_pll/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215     1.673    clk_125m_pll/inst/clk_out1_clk_125m_pll
    BUFGCE_X0Y90         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.697 r  clk_125m_pll/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=1492, routed)        1.952     3.649    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/rd_clk
    SLICE_X55Y166        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[2]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMD_D1/CLK
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_125m_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.714ns  (logic 0.301ns (42.157%)  route 0.413ns (57.843%))
  Logic Levels:           0  
  Clock Path Skew:        -3.256ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.649ns
    Source Clock Delay      (SCD):    6.905ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.320ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.185ns
    Phase Error              (PE):    0.222ns
  Clock Net Delay (Source):      1.421ns (routing 0.508ns, distribution 0.913ns)
  Clock Net Delay (Destination): 1.952ns (routing 0.908ns, distribution 1.044ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.156     5.456    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     5.484 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y2 (CLOCK_ROOT)    net (fo=478, routed)         1.421     6.905    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/WCLK
    SLICE_X58Y167        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMD_D1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y167        RAMD32 (Prop_D6LUT_SLICEM_CLK_O)
                                                      0.301     7.206 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMD_D1/O
                         net (fo=1, routed)           0.413     7.619    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/dout_i0[7]
    SLICE_X55Y166        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_125m_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X0Y89         BUFGCE                       0.000     0.000 r  hpio_refclk_bufg_inst/O
                         net (fo=183, routed)         0.828     0.828    clk_125m_pll/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     1.458 r  clk_125m_pll/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215     1.673    clk_125m_pll/inst/clk_out1_clk_125m_pll
    BUFGCE_X0Y90         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.697 r  clk_125m_pll/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=1492, routed)        1.952     3.649    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/rd_clk
    SLICE_X55Y166        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[7]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMA_D1/CLK
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_125m_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.663ns  (logic 0.305ns (46.003%)  route 0.358ns (53.997%))
  Logic Levels:           0  
  Clock Path Skew:        -3.256ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.649ns
    Source Clock Delay      (SCD):    6.905ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.320ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.185ns
    Phase Error              (PE):    0.222ns
  Clock Net Delay (Source):      1.421ns (routing 0.508ns, distribution 0.913ns)
  Clock Net Delay (Destination): 1.952ns (routing 0.908ns, distribution 1.044ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.156     5.456    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     5.484 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y2 (CLOCK_ROOT)    net (fo=478, routed)         1.421     6.905    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/WCLK
    SLICE_X58Y167        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMA_D1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y167        RAMD32 (Prop_A6LUT_SLICEM_CLK_O)
                                                      0.305     7.210 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMA_D1/O
                         net (fo=1, routed)           0.358     7.568    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/dout_i0[1]
    SLICE_X55Y166        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_125m_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X0Y89         BUFGCE                       0.000     0.000 r  hpio_refclk_bufg_inst/O
                         net (fo=183, routed)         0.828     0.828    clk_125m_pll/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     1.458 r  clk_125m_pll/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215     1.673    clk_125m_pll/inst/clk_out1_clk_125m_pll
    BUFGCE_X0Y90         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.697 r  clk_125m_pll/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=1492, routed)        1.952     3.649    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/rd_clk
    SLICE_X55Y166        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[1]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAME/CLK
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_125m_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.651ns  (logic 0.288ns (44.240%)  route 0.363ns (55.760%))
  Logic Levels:           0  
  Clock Path Skew:        -3.254ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.651ns
    Source Clock Delay      (SCD):    6.905ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.320ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.185ns
    Phase Error              (PE):    0.222ns
  Clock Net Delay (Source):      1.421ns (routing 0.508ns, distribution 0.913ns)
  Clock Net Delay (Destination): 1.954ns (routing 0.908ns, distribution 1.046ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.156     5.456    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     5.484 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y2 (CLOCK_ROOT)    net (fo=478, routed)         1.421     6.905    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/WCLK
    SLICE_X58Y167        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAME/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y167        RAMD32 (Prop_E5LUT_SLICEM_CLK_O)
                                                      0.288     7.193 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAME/O
                         net (fo=1, routed)           0.363     7.556    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/dout_i0[8]
    SLICE_X57Y167        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_125m_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X0Y89         BUFGCE                       0.000     0.000 r  hpio_refclk_bufg_inst/O
                         net (fo=183, routed)         0.828     0.828    clk_125m_pll/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     1.458 r  clk_125m_pll/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215     1.673    clk_125m_pll/inst/clk_out1_clk_125m_pll
    BUFGCE_X0Y90         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.697 r  clk_125m_pll/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=1492, routed)        1.954     3.651    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/rd_clk
    SLICE_X57Y167        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[8]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_5_temp_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_125m_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.675ns  (logic 0.079ns (11.698%)  route 0.596ns (88.302%))
  Logic Levels:           0  
  Clock Path Skew:        -3.225ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.645ns
    Source Clock Delay      (SCD):    6.870ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.320ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.185ns
    Phase Error              (PE):    0.222ns
  Clock Net Delay (Source):      1.386ns (routing 0.508ns, distribution 0.878ns)
  Clock Net Delay (Destination): 1.948ns (routing 0.908ns, distribution 1.040ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.156     5.456    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     5.484 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y2 (CLOCK_ROOT)    net (fo=478, routed)         1.386     6.870    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/m_bscan_tck[0]
    SLICE_X53Y178        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y178        FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.079     6.949 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[5]/Q
                         net (fo=6, routed)           0.596     7.545    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/p_1_in1_in
    SLICE_X56Y173        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_5_temp_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_125m_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X0Y89         BUFGCE                       0.000     0.000 r  hpio_refclk_bufg_inst/O
                         net (fo=183, routed)         0.828     0.828    clk_125m_pll/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     1.458 r  clk_125m_pll/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215     1.673    clk_125m_pll/inst/clk_out1_clk_125m_pll
    BUFGCE_X0Y90         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.697 r  clk_125m_pll/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=1492, routed)        1.948     3.645    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/clk
    SLICE_X56Y173        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_5_temp_reg/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMB_D1/CLK
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_125m_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.638ns  (logic 0.307ns (48.119%)  route 0.331ns (51.881%))
  Logic Levels:           0  
  Clock Path Skew:        -3.256ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.649ns
    Source Clock Delay      (SCD):    6.905ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.320ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.185ns
    Phase Error              (PE):    0.222ns
  Clock Net Delay (Source):      1.421ns (routing 0.508ns, distribution 0.913ns)
  Clock Net Delay (Destination): 1.952ns (routing 0.908ns, distribution 1.044ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.156     5.456    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     5.484 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y2 (CLOCK_ROOT)    net (fo=478, routed)         1.421     6.905    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/WCLK
    SLICE_X58Y167        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMB_D1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y167        RAMD32 (Prop_B6LUT_SLICEM_CLK_O)
                                                      0.307     7.212 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMB_D1/O
                         net (fo=1, routed)           0.331     7.543    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/dout_i0[3]
    SLICE_X55Y167        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_125m_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X0Y89         BUFGCE                       0.000     0.000 r  hpio_refclk_bufg_inst/O
                         net (fo=183, routed)         0.828     0.828    clk_125m_pll/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     1.458 r  clk_125m_pll/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215     1.673    clk_125m_pll/inst/clk_out1_clk_125m_pll
    BUFGCE_X0Y90         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.697 r  clk_125m_pll/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=1492, routed)        1.952     3.649    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/rd_clk
    SLICE_X55Y167        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[3]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMC/CLK
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_125m_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.633ns  (logic 0.288ns (45.498%)  route 0.345ns (54.502%))
  Logic Levels:           0  
  Clock Path Skew:        -3.256ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.649ns
    Source Clock Delay      (SCD):    6.905ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.320ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.185ns
    Phase Error              (PE):    0.222ns
  Clock Net Delay (Source):      1.421ns (routing 0.508ns, distribution 0.913ns)
  Clock Net Delay (Destination): 1.952ns (routing 0.908ns, distribution 1.044ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.156     5.456    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     5.484 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y2 (CLOCK_ROOT)    net (fo=478, routed)         1.421     6.905    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/WCLK
    SLICE_X58Y167        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMC/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y167        RAMD32 (Prop_C5LUT_SLICEM_CLK_O)
                                                      0.288     7.193 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMC/O
                         net (fo=1, routed)           0.345     7.538    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/dout_i0[4]
    SLICE_X55Y167        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_125m_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X0Y89         BUFGCE                       0.000     0.000 r  hpio_refclk_bufg_inst/O
                         net (fo=183, routed)         0.828     0.828    clk_125m_pll/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     1.458 r  clk_125m_pll/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215     1.673    clk_125m_pll/inst/clk_out1_clk_125m_pll
    BUFGCE_X0Y90         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.697 r  clk_125m_pll/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=1492, routed)        1.952     3.649    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/rd_clk
    SLICE_X55Y167        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[4]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMG_D1/CLK
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_125m_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.609ns  (logic 0.295ns (48.440%)  route 0.314ns (51.560%))
  Logic Levels:           0  
  Clock Path Skew:        -3.256ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.649ns
    Source Clock Delay      (SCD):    6.905ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.320ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.185ns
    Phase Error              (PE):    0.222ns
  Clock Net Delay (Source):      1.421ns (routing 0.508ns, distribution 0.913ns)
  Clock Net Delay (Destination): 1.952ns (routing 0.908ns, distribution 1.044ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.156     5.456    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     5.484 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y2 (CLOCK_ROOT)    net (fo=478, routed)         1.421     6.905    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/WCLK
    SLICE_X58Y167        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMG_D1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y167        RAMD32 (Prop_G6LUT_SLICEM_CLK_O)
                                                      0.295     7.200 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMG_D1/O
                         net (fo=1, routed)           0.314     7.514    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/dout_i0[13]
    SLICE_X55Y167        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_125m_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X0Y89         BUFGCE                       0.000     0.000 r  hpio_refclk_bufg_inst/O
                         net (fo=183, routed)         0.828     0.828    clk_125m_pll/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     1.458 r  clk_125m_pll/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215     1.673    clk_125m_pll/inst/clk_out1_clk_125m_pll
    BUFGCE_X0Y90         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.697 r  clk_125m_pll/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=1492, routed)        1.952     3.649    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/rd_clk
    SLICE_X55Y167        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[13]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15__0/DP/CLK
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_125m_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.578ns  (logic 0.281ns (48.616%)  route 0.297ns (51.384%))
  Logic Levels:           0  
  Clock Path Skew:        -3.265ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.651ns
    Source Clock Delay      (SCD):    6.916ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.320ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.185ns
    Phase Error              (PE):    0.222ns
  Clock Net Delay (Source):      1.432ns (routing 0.508ns, distribution 0.924ns)
  Clock Net Delay (Destination): 1.954ns (routing 0.908ns, distribution 1.046ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.156     5.456    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     5.484 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y2 (CLOCK_ROOT)    net (fo=478, routed)         1.432     6.916    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15__0/WCLK
    SLICE_X58Y166        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15__0/DP/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y166        RAMD32 (Prop_G5LUT_SLICEM_CLK_O)
                                                      0.281     7.197 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15__0/DP/O
                         net (fo=1, routed)           0.297     7.494    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/dout_i0[15]
    SLICE_X57Y167        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_125m_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X0Y89         BUFGCE                       0.000     0.000 r  hpio_refclk_bufg_inst/O
                         net (fo=183, routed)         0.828     0.828    clk_125m_pll/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     1.458 r  clk_125m_pll/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215     1.673    clk_125m_pll/inst/clk_out1_clk_125m_pll
    BUFGCE_X0Y90         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.697 r  clk_125m_pll/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=1492, routed)        1.954     3.651    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/rd_clk
    SLICE_X57Y167        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[15]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_125m_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.103ns  (logic 0.039ns (37.702%)  route 0.064ns (62.298%))
  Logic Levels:           0  
  Clock Path Skew:        -0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.851ns
    Source Clock Delay      (SCD):    1.863ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.320ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.185ns
    Phase Error              (PE):    0.222ns
  Clock Net Delay (Source):      0.769ns (routing 0.281ns, distribution 0.488ns)
  Clock Net Delay (Destination): 1.359ns (routing 0.617ns, distribution 0.742ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.612     1.077    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.094 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y2 (CLOCK_ROOT)    net (fo=478, routed)         0.769     1.863    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/m_bscan_tck[0]
    SLICE_X58Y179        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y179        FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.039     1.902 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[27]/Q
                         net (fo=2, routed)           0.064     1.966    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in[27]
    SLICE_X58Y178        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_125m_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X0Y89         BUFGCE                       0.000     0.000 r  hpio_refclk_bufg_inst/O
                         net (fo=183, routed)         0.602     0.602    clk_125m_pll/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.307 r  clk_125m_pll/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166     0.473    clk_125m_pll/inst/clk_out1_clk_125m_pll
    BUFGCE_X0Y90         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.492 r  clk_125m_pll/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=1492, routed)        1.359     1.851    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/clk
    SLICE_X58Y178        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg_reg[27]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_125m_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.102ns  (logic 0.041ns (40.196%)  route 0.061ns (59.804%))
  Logic Levels:           0  
  Clock Path Skew:        -0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.851ns
    Source Clock Delay      (SCD):    1.866ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.320ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.185ns
    Phase Error              (PE):    0.222ns
  Clock Net Delay (Source):      0.772ns (routing 0.281ns, distribution 0.491ns)
  Clock Net Delay (Destination): 1.359ns (routing 0.617ns, distribution 0.742ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.612     1.077    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.094 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y2 (CLOCK_ROOT)    net (fo=478, routed)         0.772     1.866    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_clk
    SLICE_X58Y172        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y172        FDCE (Prop_DFF2_SLICEM_C_Q)
                                                      0.041     1.907 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           0.061     1.968    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[1]
    SLICE_X58Y173        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_125m_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X0Y89         BUFGCE                       0.000     0.000 r  hpio_refclk_bufg_inst/O
                         net (fo=183, routed)         0.602     0.602    clk_125m_pll/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.307 r  clk_125m_pll/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166     0.473    clk_125m_pll/inst/clk_out1_clk_125m_pll
    BUFGCE_X0Y90         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.492 r  clk_125m_pll/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=1492, routed)        1.359     1.851    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/wr_clk
    SLICE_X58Y173        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_125m_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.108ns  (logic 0.039ns (36.080%)  route 0.069ns (63.920%))
  Logic Levels:           0  
  Clock Path Skew:        -0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.851ns
    Source Clock Delay      (SCD):    1.863ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.320ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.185ns
    Phase Error              (PE):    0.222ns
  Clock Net Delay (Source):      0.769ns (routing 0.281ns, distribution 0.488ns)
  Clock Net Delay (Destination): 1.359ns (routing 0.617ns, distribution 0.742ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.612     1.077    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.094 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y2 (CLOCK_ROOT)    net (fo=478, routed)         0.769     1.863    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/m_bscan_tck[0]
    SLICE_X58Y179        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y179        FDRE (Prop_GFF_SLICEM_C_Q)
                                                      0.039     1.902 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[26]/Q
                         net (fo=2, routed)           0.069     1.971    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in[26]
    SLICE_X58Y178        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_125m_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X0Y89         BUFGCE                       0.000     0.000 r  hpio_refclk_bufg_inst/O
                         net (fo=183, routed)         0.602     0.602    clk_125m_pll/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.307 r  clk_125m_pll/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166     0.473    clk_125m_pll/inst/clk_out1_clk_125m_pll
    BUFGCE_X0Y90         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.492 r  clk_125m_pll/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=1492, routed)        1.359     1.851    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/clk
    SLICE_X58Y178        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg_reg[26]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_125m_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.107ns  (logic 0.039ns (36.342%)  route 0.068ns (63.658%))
  Logic Levels:           0  
  Clock Path Skew:        -0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.852ns
    Source Clock Delay      (SCD):    1.864ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.320ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.185ns
    Phase Error              (PE):    0.222ns
  Clock Net Delay (Source):      0.770ns (routing 0.281ns, distribution 0.489ns)
  Clock Net Delay (Destination): 1.360ns (routing 0.617ns, distribution 0.743ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.612     1.077    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.094 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y2 (CLOCK_ROOT)    net (fo=478, routed)         0.770     1.864    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/m_bscan_tck[0]
    SLICE_X58Y179        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y179        FDRE (Prop_AFF2_SLICEM_C_Q)
                                                      0.039     1.903 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[12]/Q
                         net (fo=2, routed)           0.068     1.971    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in[12]
    SLICE_X59Y179        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_125m_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X0Y89         BUFGCE                       0.000     0.000 r  hpio_refclk_bufg_inst/O
                         net (fo=183, routed)         0.602     0.602    clk_125m_pll/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.307 r  clk_125m_pll/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166     0.473    clk_125m_pll/inst/clk_out1_clk_125m_pll
    BUFGCE_X0Y90         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.492 r  clk_125m_pll/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=1492, routed)        1.360     1.852    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/clk
    SLICE_X59Y179        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg_reg[12]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_125m_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.109ns  (logic 0.038ns (34.715%)  route 0.071ns (65.285%))
  Logic Levels:           0  
  Clock Path Skew:        -0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.851ns
    Source Clock Delay      (SCD):    1.863ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.320ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.185ns
    Phase Error              (PE):    0.222ns
  Clock Net Delay (Source):      0.769ns (routing 0.281ns, distribution 0.488ns)
  Clock Net Delay (Destination): 1.359ns (routing 0.617ns, distribution 0.742ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.612     1.077    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.094 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y2 (CLOCK_ROOT)    net (fo=478, routed)         0.769     1.863    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/m_bscan_tck[0]
    SLICE_X58Y179        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y179        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.038     1.901 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[24]/Q
                         net (fo=2, routed)           0.071     1.972    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in[24]
    SLICE_X58Y178        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_125m_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X0Y89         BUFGCE                       0.000     0.000 r  hpio_refclk_bufg_inst/O
                         net (fo=183, routed)         0.602     0.602    clk_125m_pll/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.307 r  clk_125m_pll/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166     0.473    clk_125m_pll/inst/clk_out1_clk_125m_pll
    BUFGCE_X0Y90         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.492 r  clk_125m_pll/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=1492, routed)        1.359     1.851    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/clk
    SLICE_X58Y178        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg_reg[24]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/shift_reg_in_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_125m_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.118ns  (logic 0.040ns (33.845%)  route 0.078ns (66.155%))
  Logic Levels:           0  
  Clock Path Skew:        -0.002ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.852ns
    Source Clock Delay      (SCD):    1.854ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.320ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.185ns
    Phase Error              (PE):    0.222ns
  Clock Net Delay (Source):      0.760ns (routing 0.281ns, distribution 0.479ns)
  Clock Net Delay (Destination): 1.360ns (routing 0.617ns, distribution 0.743ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.612     1.077    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.094 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y2 (CLOCK_ROOT)    net (fo=478, routed)         0.760     1.854    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/m_bscan_tck[0]
    SLICE_X57Y176        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/shift_reg_in_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y176        FDRE (Prop_AFF2_SLICEL_C_Q)
                                                      0.040     1.894 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/shift_reg_in_reg[1]/Q
                         net (fo=2, routed)           0.078     1.972    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/shift_reg_in[1]
    SLICE_X56Y176        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_125m_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X0Y89         BUFGCE                       0.000     0.000 r  hpio_refclk_bufg_inst/O
                         net (fo=183, routed)         0.602     0.602    clk_125m_pll/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.307 r  clk_125m_pll/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166     0.473    clk_125m_pll/inst/clk_out1_clk_125m_pll
    BUFGCE_X0Y90         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.492 r  clk_125m_pll/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=1492, routed)        1.360     1.852    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X56Y176        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[1]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/shift_reg_in_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_125m_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.124ns  (logic 0.041ns (33.149%)  route 0.083ns (66.851%))
  Logic Levels:           0  
  Clock Path Skew:        -0.002ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.852ns
    Source Clock Delay      (SCD):    1.854ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.320ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.185ns
    Phase Error              (PE):    0.222ns
  Clock Net Delay (Source):      0.760ns (routing 0.281ns, distribution 0.479ns)
  Clock Net Delay (Destination): 1.360ns (routing 0.617ns, distribution 0.743ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.612     1.077    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.094 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y2 (CLOCK_ROOT)    net (fo=478, routed)         0.760     1.854    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/m_bscan_tck[0]
    SLICE_X57Y176        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/shift_reg_in_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y176        FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.041     1.895 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/shift_reg_in_reg[0]/Q
                         net (fo=2, routed)           0.083     1.978    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/shift_reg_in[0]
    SLICE_X56Y176        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_125m_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X0Y89         BUFGCE                       0.000     0.000 r  hpio_refclk_bufg_inst/O
                         net (fo=183, routed)         0.602     0.602    clk_125m_pll/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.307 r  clk_125m_pll/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166     0.473    clk_125m_pll/inst/clk_out1_clk_125m_pll
    BUFGCE_X0Y90         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.492 r  clk_125m_pll/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=1492, routed)        1.360     1.852    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X56Y176        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_125m_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.119ns  (logic 0.039ns (32.861%)  route 0.080ns (67.139%))
  Logic Levels:           0  
  Clock Path Skew:        -0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.851ns
    Source Clock Delay      (SCD):    1.863ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.320ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.185ns
    Phase Error              (PE):    0.222ns
  Clock Net Delay (Source):      0.769ns (routing 0.281ns, distribution 0.488ns)
  Clock Net Delay (Destination): 1.359ns (routing 0.617ns, distribution 0.742ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.612     1.077    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.094 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y2 (CLOCK_ROOT)    net (fo=478, routed)         0.769     1.863    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/m_bscan_tck[0]
    SLICE_X58Y179        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y179        FDRE (Prop_HFF2_SLICEM_C_Q)
                                                      0.039     1.902 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[19]/Q
                         net (fo=2, routed)           0.080     1.981    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in[19]
    SLICE_X58Y178        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_125m_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X0Y89         BUFGCE                       0.000     0.000 r  hpio_refclk_bufg_inst/O
                         net (fo=183, routed)         0.602     0.602    clk_125m_pll/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.307 r  clk_125m_pll/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166     0.473    clk_125m_pll/inst/clk_out1_clk_125m_pll
    BUFGCE_X0Y90         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.492 r  clk_125m_pll/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=1492, routed)        1.359     1.851    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/clk
    SLICE_X58Y178        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg_reg[19]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_125m_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.124ns  (logic 0.040ns (32.258%)  route 0.084ns (67.742%))
  Logic Levels:           0  
  Clock Path Skew:        -0.010ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.849ns
    Source Clock Delay      (SCD):    1.859ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.320ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.185ns
    Phase Error              (PE):    0.222ns
  Clock Net Delay (Source):      0.765ns (routing 0.281ns, distribution 0.484ns)
  Clock Net Delay (Destination): 1.357ns (routing 0.617ns, distribution 0.740ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.612     1.077    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.094 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y2 (CLOCK_ROOT)    net (fo=478, routed)         0.765     1.859    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_clk
    SLICE_X59Y166        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y166        FDCE (Prop_CFF2_SLICEL_C_Q)
                                                      0.040     1.899 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           0.084     1.983    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[1]
    SLICE_X59Y165        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_125m_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X0Y89         BUFGCE                       0.000     0.000 r  hpio_refclk_bufg_inst/O
                         net (fo=183, routed)         0.602     0.602    clk_125m_pll/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.307 r  clk_125m_pll/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166     0.473    clk_125m_pll/inst/clk_out1_clk_125m_pll
    BUFGCE_X0Y90         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.492 r  clk_125m_pll/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=1492, routed)        1.357     1.849    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/rd_clk
    SLICE_X59Y165        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/icn_cmd_en_temp_reg/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_en_1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_125m_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.125ns  (logic 0.038ns (30.293%)  route 0.087ns (69.707%))
  Logic Levels:           0  
  Clock Path Skew:        -0.003ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.855ns
    Source Clock Delay      (SCD):    1.858ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.320ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.185ns
    Phase Error              (PE):    0.222ns
  Clock Net Delay (Source):      0.764ns (routing 0.281ns, distribution 0.483ns)
  Clock Net Delay (Destination): 1.363ns (routing 0.617ns, distribution 0.746ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.612     1.077    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.094 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y2 (CLOCK_ROOT)    net (fo=478, routed)         0.764     1.858    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/m_bscan_tck[0]
    SLICE_X54Y177        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/icn_cmd_en_temp_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y177        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.038     1.896 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/icn_cmd_en_temp_reg/Q
                         net (fo=3, routed)           0.087     1.983    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/icn_cmd_en_temp
    SLICE_X55Y176        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_en_1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_125m_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X0Y89         BUFGCE                       0.000     0.000 r  hpio_refclk_bufg_inst/O
                         net (fo=183, routed)         0.602     0.602    clk_125m_pll/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.307 r  clk_125m_pll/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166     0.473    clk_125m_pll/inst/clk_out1_clk_125m_pll
    BUFGCE_X0Y90         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.492 r  clk_125m_pll/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=1492, routed)        1.363     1.855    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X55Y176        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_en_1_reg[0]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.bufg_gt_rxoutclkmon_inst/O
  To Clock:  clk_out1_clk_125m_pll

Max Delay            18 Endpoints
Min Delay            18 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.bufg_gt_rxoutclkmon_inst/O  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/freq_cnt_o_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_125m_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.477ns  (logic 0.078ns (16.342%)  route 0.399ns (83.658%))
  Logic Levels:           0  
  Clock Path Skew:        3.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.625ns
    Source Clock Delay      (SCD):    0.584ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.320ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.185ns
    Phase Error              (PE):    0.222ns
  Clock Net Delay (Source):      0.584ns (routing 0.002ns, distribution 0.582ns)
  Clock Net Delay (Destination): 1.928ns (routing 0.908ns, distribution 1.020ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.bufg_gt_rxoutclkmon_inst/O rise edge)
                                                      0.000     0.000 r  
    BUFG_GT_X0Y22        BUFG_GT                      0.000     0.000 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.bufg_gt_rxoutclkmon_inst/O
    X2Y0 (CLOCK_ROOT)    net (fo=31, routed)          0.584     0.584    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/gen_cal_rx_en.rxoutclkmon
    SLICE_X54Y5          FDCE                                         r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y5          FDCE (Prop_DFF_SLICEM_C_Q)
                                                      0.078     0.662 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[11]/Q
                         net (fo=2, routed)           0.399     1.062    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[11]
    SLICE_X55Y5          FDRE                                         r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/freq_cnt_o_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_125m_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X0Y89         BUFGCE                       0.000     0.000 r  hpio_refclk_bufg_inst/O
                         net (fo=183, routed)         0.828     0.828    clk_125m_pll/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     1.458 r  clk_125m_pll/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215     1.673    clk_125m_pll/inst/clk_out1_clk_125m_pll
    BUFGCE_X0Y90         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.697 r  clk_125m_pll/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=1492, routed)        1.928     3.625    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/drpclk_in[0]
    SLICE_X55Y5          FDRE                                         r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/freq_cnt_o_reg[11]/C

Slack:                    inf
  Source:                 xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.bufg_gt_rxoutclkmon_inst/O  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/freq_cnt_o_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_125m_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.441ns  (logic 0.077ns (17.449%)  route 0.364ns (82.551%))
  Logic Levels:           0  
  Clock Path Skew:        3.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.621ns
    Source Clock Delay      (SCD):    0.573ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.320ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.185ns
    Phase Error              (PE):    0.222ns
  Clock Net Delay (Source):      0.573ns (routing 0.002ns, distribution 0.571ns)
  Clock Net Delay (Destination): 1.924ns (routing 0.908ns, distribution 1.016ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.bufg_gt_rxoutclkmon_inst/O rise edge)
                                                      0.000     0.000 r  
    BUFG_GT_X0Y22        BUFG_GT                      0.000     0.000 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.bufg_gt_rxoutclkmon_inst/O
    X2Y0 (CLOCK_ROOT)    net (fo=31, routed)          0.573     0.573    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/gen_cal_rx_en.rxoutclkmon
    SLICE_X54Y6          FDCE                                         r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y6          FDCE (Prop_AFF_SLICEM_C_Q)
                                                      0.077     0.650 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[16]/Q
                         net (fo=2, routed)           0.364     1.014    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[16]
    SLICE_X54Y6          FDRE                                         r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/freq_cnt_o_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_125m_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X0Y89         BUFGCE                       0.000     0.000 r  hpio_refclk_bufg_inst/O
                         net (fo=183, routed)         0.828     0.828    clk_125m_pll/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     1.458 r  clk_125m_pll/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215     1.673    clk_125m_pll/inst/clk_out1_clk_125m_pll
    BUFGCE_X0Y90         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.697 r  clk_125m_pll/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=1492, routed)        1.924     3.621    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/drpclk_in[0]
    SLICE_X54Y6          FDRE                                         r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/freq_cnt_o_reg[16]/C

Slack:                    inf
  Source:                 xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.bufg_gt_rxoutclkmon_inst/O  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/freq_cnt_o_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_125m_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.393ns  (logic 0.079ns (20.087%)  route 0.314ns (79.913%))
  Logic Levels:           0  
  Clock Path Skew:        3.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.621ns
    Source Clock Delay      (SCD):    0.583ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.320ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.185ns
    Phase Error              (PE):    0.222ns
  Clock Net Delay (Source):      0.583ns (routing 0.002ns, distribution 0.581ns)
  Clock Net Delay (Destination): 1.924ns (routing 0.908ns, distribution 1.016ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.bufg_gt_rxoutclkmon_inst/O rise edge)
                                                      0.000     0.000 r  
    BUFG_GT_X0Y22        BUFG_GT                      0.000     0.000 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.bufg_gt_rxoutclkmon_inst/O
    X2Y0 (CLOCK_ROOT)    net (fo=31, routed)          0.583     0.583    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/gen_cal_rx_en.rxoutclkmon
    SLICE_X54Y5          FDCE                                         r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y5          FDCE (Prop_HFF_SLICEM_C_Q)
                                                      0.079     0.662 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[15]/Q
                         net (fo=2, routed)           0.314     0.977    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[15]
    SLICE_X54Y6          FDRE                                         r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/freq_cnt_o_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_125m_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X0Y89         BUFGCE                       0.000     0.000 r  hpio_refclk_bufg_inst/O
                         net (fo=183, routed)         0.828     0.828    clk_125m_pll/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     1.458 r  clk_125m_pll/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215     1.673    clk_125m_pll/inst/clk_out1_clk_125m_pll
    BUFGCE_X0Y90         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.697 r  clk_125m_pll/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=1492, routed)        1.924     3.621    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/drpclk_in[0]
    SLICE_X54Y6          FDRE                                         r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/freq_cnt_o_reg[15]/C

Slack:                    inf
  Source:                 xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.bufg_gt_rxoutclkmon_inst/O  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/freq_cnt_o_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_125m_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.388ns  (logic 0.076ns (19.573%)  route 0.312ns (80.427%))
  Logic Levels:           0  
  Clock Path Skew:        3.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.621ns
    Source Clock Delay      (SCD):    0.583ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.320ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.185ns
    Phase Error              (PE):    0.222ns
  Clock Net Delay (Source):      0.583ns (routing 0.002ns, distribution 0.581ns)
  Clock Net Delay (Destination): 1.924ns (routing 0.908ns, distribution 1.016ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.bufg_gt_rxoutclkmon_inst/O rise edge)
                                                      0.000     0.000 r  
    BUFG_GT_X0Y22        BUFG_GT                      0.000     0.000 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.bufg_gt_rxoutclkmon_inst/O
    X2Y0 (CLOCK_ROOT)    net (fo=31, routed)          0.583     0.583    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/gen_cal_rx_en.rxoutclkmon
    SLICE_X54Y5          FDCE                                         r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y5          FDCE (Prop_EFF_SLICEM_C_Q)
                                                      0.076     0.659 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[12]/Q
                         net (fo=2, routed)           0.312     0.972    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[12]
    SLICE_X54Y6          FDRE                                         r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/freq_cnt_o_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_125m_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X0Y89         BUFGCE                       0.000     0.000 r  hpio_refclk_bufg_inst/O
                         net (fo=183, routed)         0.828     0.828    clk_125m_pll/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     1.458 r  clk_125m_pll/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215     1.673    clk_125m_pll/inst/clk_out1_clk_125m_pll
    BUFGCE_X0Y90         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.697 r  clk_125m_pll/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=1492, routed)        1.924     3.621    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/drpclk_in[0]
    SLICE_X54Y6          FDRE                                         r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/freq_cnt_o_reg[12]/C

Slack:                    inf
  Source:                 xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.bufg_gt_rxoutclkmon_inst/O  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/freq_cnt_o_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_125m_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.355ns  (logic 0.078ns (21.954%)  route 0.277ns (78.046%))
  Logic Levels:           0  
  Clock Path Skew:        3.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.621ns
    Source Clock Delay      (SCD):    0.585ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.320ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.185ns
    Phase Error              (PE):    0.222ns
  Clock Net Delay (Source):      0.585ns (routing 0.002ns, distribution 0.583ns)
  Clock Net Delay (Destination): 1.924ns (routing 0.908ns, distribution 1.016ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.bufg_gt_rxoutclkmon_inst/O rise edge)
                                                      0.000     0.000 r  
    BUFG_GT_X0Y22        BUFG_GT                      0.000     0.000 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.bufg_gt_rxoutclkmon_inst/O
    X2Y0 (CLOCK_ROOT)    net (fo=31, routed)          0.585     0.585    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/gen_cal_rx_en.rxoutclkmon
    SLICE_X54Y4          FDCE                                         r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y4          FDCE (Prop_DFF_SLICEM_C_Q)
                                                      0.078     0.663 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[3]/Q
                         net (fo=2, routed)           0.277     0.941    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[3]
    SLICE_X54Y6          FDRE                                         r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/freq_cnt_o_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_125m_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X0Y89         BUFGCE                       0.000     0.000 r  hpio_refclk_bufg_inst/O
                         net (fo=183, routed)         0.828     0.828    clk_125m_pll/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     1.458 r  clk_125m_pll/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215     1.673    clk_125m_pll/inst/clk_out1_clk_125m_pll
    BUFGCE_X0Y90         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.697 r  clk_125m_pll/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=1492, routed)        1.924     3.621    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/drpclk_in[0]
    SLICE_X54Y6          FDRE                                         r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/freq_cnt_o_reg[3]/C

Slack:                    inf
  Source:                 xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.bufg_gt_rxoutclkmon_inst/O  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/freq_cnt_o_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_125m_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.348ns  (logic 0.078ns (22.395%)  route 0.270ns (77.605%))
  Logic Levels:           0  
  Clock Path Skew:        3.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.621ns
    Source Clock Delay      (SCD):    0.585ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.320ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.185ns
    Phase Error              (PE):    0.222ns
  Clock Net Delay (Source):      0.585ns (routing 0.002ns, distribution 0.583ns)
  Clock Net Delay (Destination): 1.924ns (routing 0.908ns, distribution 1.016ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.bufg_gt_rxoutclkmon_inst/O rise edge)
                                                      0.000     0.000 r  
    BUFG_GT_X0Y22        BUFG_GT                      0.000     0.000 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.bufg_gt_rxoutclkmon_inst/O
    X2Y0 (CLOCK_ROOT)    net (fo=31, routed)          0.585     0.585    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/gen_cal_rx_en.rxoutclkmon
    SLICE_X54Y4          FDCE                                         r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y4          FDCE (Prop_BFF_SLICEM_C_Q)
                                                      0.078     0.663 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[1]/Q
                         net (fo=2, routed)           0.270     0.934    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[1]
    SLICE_X54Y6          FDRE                                         r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/freq_cnt_o_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_125m_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X0Y89         BUFGCE                       0.000     0.000 r  hpio_refclk_bufg_inst/O
                         net (fo=183, routed)         0.828     0.828    clk_125m_pll/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     1.458 r  clk_125m_pll/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215     1.673    clk_125m_pll/inst/clk_out1_clk_125m_pll
    BUFGCE_X0Y90         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.697 r  clk_125m_pll/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=1492, routed)        1.924     3.621    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/drpclk_in[0]
    SLICE_X54Y6          FDRE                                         r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/freq_cnt_o_reg[1]/C

Slack:                    inf
  Source:                 xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.bufg_gt_rxoutclkmon_inst/O  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/freq_cnt_o_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_125m_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.341ns  (logic 0.078ns (22.882%)  route 0.263ns (77.118%))
  Logic Levels:           0  
  Clock Path Skew:        3.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.623ns
    Source Clock Delay      (SCD):    0.584ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.320ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.185ns
    Phase Error              (PE):    0.222ns
  Clock Net Delay (Source):      0.584ns (routing 0.002ns, distribution 0.582ns)
  Clock Net Delay (Destination): 1.926ns (routing 0.908ns, distribution 1.018ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.bufg_gt_rxoutclkmon_inst/O rise edge)
                                                      0.000     0.000 r  
    BUFG_GT_X0Y22        BUFG_GT                      0.000     0.000 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.bufg_gt_rxoutclkmon_inst/O
    X2Y0 (CLOCK_ROOT)    net (fo=31, routed)          0.584     0.584    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/gen_cal_rx_en.rxoutclkmon
    SLICE_X54Y4          FDCE                                         r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y4          FDCE (Prop_GFF_SLICEM_C_Q)
                                                      0.078     0.662 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[6]/Q
                         net (fo=2, routed)           0.263     0.925    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[6]
    SLICE_X55Y5          FDRE                                         r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/freq_cnt_o_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_125m_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X0Y89         BUFGCE                       0.000     0.000 r  hpio_refclk_bufg_inst/O
                         net (fo=183, routed)         0.828     0.828    clk_125m_pll/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     1.458 r  clk_125m_pll/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215     1.673    clk_125m_pll/inst/clk_out1_clk_125m_pll
    BUFGCE_X0Y90         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.697 r  clk_125m_pll/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=1492, routed)        1.926     3.623    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/drpclk_in[0]
    SLICE_X55Y5          FDRE                                         r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/freq_cnt_o_reg[6]/C

Slack:                    inf
  Source:                 xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.bufg_gt_rxoutclkmon_inst/O  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/freq_cnt_o_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_125m_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.339ns  (logic 0.077ns (22.695%)  route 0.262ns (77.305%))
  Logic Levels:           0  
  Clock Path Skew:        3.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.625ns
    Source Clock Delay      (SCD):    0.584ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.320ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.185ns
    Phase Error              (PE):    0.222ns
  Clock Net Delay (Source):      0.584ns (routing 0.002ns, distribution 0.582ns)
  Clock Net Delay (Destination): 1.928ns (routing 0.908ns, distribution 1.020ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.bufg_gt_rxoutclkmon_inst/O rise edge)
                                                      0.000     0.000 r  
    BUFG_GT_X0Y22        BUFG_GT                      0.000     0.000 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.bufg_gt_rxoutclkmon_inst/O
    X2Y0 (CLOCK_ROOT)    net (fo=31, routed)          0.584     0.584    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/gen_cal_rx_en.rxoutclkmon
    SLICE_X54Y5          FDCE                                         r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y5          FDCE (Prop_AFF_SLICEM_C_Q)
                                                      0.077     0.661 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[8]/Q
                         net (fo=2, routed)           0.262     0.924    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[8]
    SLICE_X55Y5          FDRE                                         r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/freq_cnt_o_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_125m_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X0Y89         BUFGCE                       0.000     0.000 r  hpio_refclk_bufg_inst/O
                         net (fo=183, routed)         0.828     0.828    clk_125m_pll/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     1.458 r  clk_125m_pll/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215     1.673    clk_125m_pll/inst/clk_out1_clk_125m_pll
    BUFGCE_X0Y90         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.697 r  clk_125m_pll/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=1492, routed)        1.928     3.625    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/drpclk_in[0]
    SLICE_X55Y5          FDRE                                         r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/freq_cnt_o_reg[8]/C

Slack:                    inf
  Source:                 xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.bufg_gt_rxoutclkmon_inst/O  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/freq_cnt_o_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_125m_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.329ns  (logic 0.076ns (23.080%)  route 0.253ns (76.920%))
  Logic Levels:           0  
  Clock Path Skew:        3.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.623ns
    Source Clock Delay      (SCD):    0.584ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.320ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.185ns
    Phase Error              (PE):    0.222ns
  Clock Net Delay (Source):      0.584ns (routing 0.002ns, distribution 0.582ns)
  Clock Net Delay (Destination): 1.926ns (routing 0.908ns, distribution 1.018ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.bufg_gt_rxoutclkmon_inst/O rise edge)
                                                      0.000     0.000 r  
    BUFG_GT_X0Y22        BUFG_GT                      0.000     0.000 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.bufg_gt_rxoutclkmon_inst/O
    X2Y0 (CLOCK_ROOT)    net (fo=31, routed)          0.584     0.584    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/gen_cal_rx_en.rxoutclkmon
    SLICE_X54Y4          FDCE                                         r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y4          FDCE (Prop_FFF_SLICEM_C_Q)
                                                      0.076     0.660 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[5]/Q
                         net (fo=2, routed)           0.253     0.914    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[5]
    SLICE_X55Y5          FDRE                                         r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/freq_cnt_o_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_125m_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X0Y89         BUFGCE                       0.000     0.000 r  hpio_refclk_bufg_inst/O
                         net (fo=183, routed)         0.828     0.828    clk_125m_pll/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     1.458 r  clk_125m_pll/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215     1.673    clk_125m_pll/inst/clk_out1_clk_125m_pll
    BUFGCE_X0Y90         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.697 r  clk_125m_pll/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=1492, routed)        1.926     3.623    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/drpclk_in[0]
    SLICE_X55Y5          FDRE                                         r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/freq_cnt_o_reg[5]/C

Slack:                    inf
  Source:                 xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.bufg_gt_rxoutclkmon_inst/O  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/freq_cnt_o_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_125m_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.323ns  (logic 0.078ns (24.127%)  route 0.245ns (75.873%))
  Logic Levels:           0  
  Clock Path Skew:        3.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.625ns
    Source Clock Delay      (SCD):    0.585ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.320ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.185ns
    Phase Error              (PE):    0.222ns
  Clock Net Delay (Source):      0.585ns (routing 0.002ns, distribution 0.583ns)
  Clock Net Delay (Destination): 1.928ns (routing 0.908ns, distribution 1.020ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.bufg_gt_rxoutclkmon_inst/O rise edge)
                                                      0.000     0.000 r  
    BUFG_GT_X0Y22        BUFG_GT                      0.000     0.000 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.bufg_gt_rxoutclkmon_inst/O
    X2Y0 (CLOCK_ROOT)    net (fo=31, routed)          0.585     0.585    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/gen_cal_rx_en.rxoutclkmon
    SLICE_X54Y4          FDCE                                         r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y4          FDCE (Prop_CFF_SLICEM_C_Q)
                                                      0.078     0.663 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[2]/Q
                         net (fo=2, routed)           0.245     0.909    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[2]
    SLICE_X55Y5          FDRE                                         r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/freq_cnt_o_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_125m_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X0Y89         BUFGCE                       0.000     0.000 r  hpio_refclk_bufg_inst/O
                         net (fo=183, routed)         0.828     0.828    clk_125m_pll/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     1.458 r  clk_125m_pll/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215     1.673    clk_125m_pll/inst/clk_out1_clk_125m_pll
    BUFGCE_X0Y90         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.697 r  clk_125m_pll/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=1492, routed)        1.928     3.625    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/drpclk_in[0]
    SLICE_X55Y5          FDRE                                         r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/freq_cnt_o_reg[2]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.bufg_gt_rxoutclkmon_inst/O  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/freq_cnt_o_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_125m_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.096ns  (logic 0.038ns (39.545%)  route 0.058ns (60.455%))
  Logic Levels:           0  
  Clock Path Skew:        1.518ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.843ns
    Source Clock Delay      (SCD):    0.326ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.320ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.185ns
    Phase Error              (PE):    0.222ns
  Clock Net Delay (Source):      0.326ns (routing 0.001ns, distribution 0.325ns)
  Clock Net Delay (Destination): 1.351ns (routing 0.617ns, distribution 0.734ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.bufg_gt_rxoutclkmon_inst/O rise edge)
                                                      0.000     0.000 r  
    BUFG_GT_X0Y22        BUFG_GT                      0.000     0.000 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.bufg_gt_rxoutclkmon_inst/O
    X2Y0 (CLOCK_ROOT)    net (fo=31, routed)          0.326     0.326    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/gen_cal_rx_en.rxoutclkmon
    SLICE_X54Y5          FDCE                                         r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y5          FDCE (Prop_CFF_SLICEM_C_Q)
                                                      0.038     0.364 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[10]/Q
                         net (fo=2, routed)           0.058     0.422    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[10]
    SLICE_X55Y5          FDRE                                         r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/freq_cnt_o_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_125m_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X0Y89         BUFGCE                       0.000     0.000 r  hpio_refclk_bufg_inst/O
                         net (fo=183, routed)         0.602     0.602    clk_125m_pll/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.307 r  clk_125m_pll/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166     0.473    clk_125m_pll/inst/clk_out1_clk_125m_pll
    BUFGCE_X0Y90         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.492 r  clk_125m_pll/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=1492, routed)        1.351     1.843    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/drpclk_in[0]
    SLICE_X55Y5          FDRE                                         r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/freq_cnt_o_reg[10]/C

Slack:                    inf
  Source:                 xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.bufg_gt_rxoutclkmon_inst/O  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/freq_cnt_o_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_125m_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.105ns  (logic 0.037ns (35.207%)  route 0.068ns (64.793%))
  Logic Levels:           0  
  Clock Path Skew:        1.517ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.842ns
    Source Clock Delay      (SCD):    0.325ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.320ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.185ns
    Phase Error              (PE):    0.222ns
  Clock Net Delay (Source):      0.325ns (routing 0.001ns, distribution 0.324ns)
  Clock Net Delay (Destination): 1.350ns (routing 0.617ns, distribution 0.733ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.bufg_gt_rxoutclkmon_inst/O rise edge)
                                                      0.000     0.000 r  
    BUFG_GT_X0Y22        BUFG_GT                      0.000     0.000 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.bufg_gt_rxoutclkmon_inst/O
    X2Y0 (CLOCK_ROOT)    net (fo=31, routed)          0.325     0.325    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/gen_cal_rx_en.rxoutclkmon
    SLICE_X54Y5          FDCE                                         r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y5          FDCE (Prop_FFF_SLICEM_C_Q)
                                                      0.037     0.362 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[13]/Q
                         net (fo=2, routed)           0.068     0.430    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[13]
    SLICE_X54Y6          FDRE                                         r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/freq_cnt_o_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_125m_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X0Y89         BUFGCE                       0.000     0.000 r  hpio_refclk_bufg_inst/O
                         net (fo=183, routed)         0.602     0.602    clk_125m_pll/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.307 r  clk_125m_pll/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166     0.473    clk_125m_pll/inst/clk_out1_clk_125m_pll
    BUFGCE_X0Y90         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.492 r  clk_125m_pll/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=1492, routed)        1.350     1.842    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/drpclk_in[0]
    SLICE_X54Y6          FDRE                                         r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/freq_cnt_o_reg[13]/C

Slack:                    inf
  Source:                 xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.bufg_gt_rxoutclkmon_inst/O  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/freq_cnt_o_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_125m_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.105ns  (logic 0.039ns (37.110%)  route 0.066ns (62.890%))
  Logic Levels:           0  
  Clock Path Skew:        1.517ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.842ns
    Source Clock Delay      (SCD):    0.325ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.320ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.185ns
    Phase Error              (PE):    0.222ns
  Clock Net Delay (Source):      0.325ns (routing 0.001ns, distribution 0.324ns)
  Clock Net Delay (Destination): 1.350ns (routing 0.617ns, distribution 0.733ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.bufg_gt_rxoutclkmon_inst/O rise edge)
                                                      0.000     0.000 r  
    BUFG_GT_X0Y22        BUFG_GT                      0.000     0.000 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.bufg_gt_rxoutclkmon_inst/O
    X2Y0 (CLOCK_ROOT)    net (fo=31, routed)          0.325     0.325    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/gen_cal_rx_en.rxoutclkmon
    SLICE_X54Y4          FDCE                                         r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y4          FDCE (Prop_HFF_SLICEM_C_Q)
                                                      0.039     0.364 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[7]/Q
                         net (fo=2, routed)           0.066     0.430    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[7]
    SLICE_X54Y6          FDRE                                         r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/freq_cnt_o_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_125m_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X0Y89         BUFGCE                       0.000     0.000 r  hpio_refclk_bufg_inst/O
                         net (fo=183, routed)         0.602     0.602    clk_125m_pll/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.307 r  clk_125m_pll/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166     0.473    clk_125m_pll/inst/clk_out1_clk_125m_pll
    BUFGCE_X0Y90         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.492 r  clk_125m_pll/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=1492, routed)        1.350     1.842    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/drpclk_in[0]
    SLICE_X54Y6          FDRE                                         r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/freq_cnt_o_reg[7]/C

Slack:                    inf
  Source:                 xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.bufg_gt_rxoutclkmon_inst/O  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/freq_cnt_o_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_125m_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.106ns  (logic 0.039ns (36.708%)  route 0.067ns (63.292%))
  Logic Levels:           0  
  Clock Path Skew:        1.523ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.847ns
    Source Clock Delay      (SCD):    0.325ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.320ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.185ns
    Phase Error              (PE):    0.222ns
  Clock Net Delay (Source):      0.325ns (routing 0.001ns, distribution 0.324ns)
  Clock Net Delay (Destination): 1.355ns (routing 0.617ns, distribution 0.738ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.bufg_gt_rxoutclkmon_inst/O rise edge)
                                                      0.000     0.000 r  
    BUFG_GT_X0Y22        BUFG_GT                      0.000     0.000 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.bufg_gt_rxoutclkmon_inst/O
    X2Y0 (CLOCK_ROOT)    net (fo=31, routed)          0.325     0.325    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/gen_cal_rx_en.rxoutclkmon
    SLICE_X54Y5          FDCE                                         r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y5          FDCE (Prop_GFF_SLICEM_C_Q)
                                                      0.039     0.364 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[14]/Q
                         net (fo=2, routed)           0.067     0.431    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[14]
    SLICE_X55Y5          FDRE                                         r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/freq_cnt_o_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_125m_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X0Y89         BUFGCE                       0.000     0.000 r  hpio_refclk_bufg_inst/O
                         net (fo=183, routed)         0.602     0.602    clk_125m_pll/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.307 r  clk_125m_pll/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166     0.473    clk_125m_pll/inst/clk_out1_clk_125m_pll
    BUFGCE_X0Y90         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.492 r  clk_125m_pll/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=1492, routed)        1.355     1.847    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/drpclk_in[0]
    SLICE_X55Y5          FDRE                                         r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/freq_cnt_o_reg[14]/C

Slack:                    inf
  Source:                 xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[17]/C
                            (rising edge-triggered cell FDCE clocked by xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.bufg_gt_rxoutclkmon_inst/O  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/freq_cnt_o_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_125m_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.110ns  (logic 0.038ns (34.593%)  route 0.072ns (65.407%))
  Logic Levels:           0  
  Clock Path Skew:        1.520ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.842ns
    Source Clock Delay      (SCD):    0.322ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.320ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.185ns
    Phase Error              (PE):    0.222ns
  Clock Net Delay (Source):      0.322ns (routing 0.001ns, distribution 0.321ns)
  Clock Net Delay (Destination): 1.350ns (routing 0.617ns, distribution 0.733ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.bufg_gt_rxoutclkmon_inst/O rise edge)
                                                      0.000     0.000 r  
    BUFG_GT_X0Y22        BUFG_GT                      0.000     0.000 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.bufg_gt_rxoutclkmon_inst/O
    X2Y0 (CLOCK_ROOT)    net (fo=31, routed)          0.322     0.322    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/gen_cal_rx_en.rxoutclkmon
    SLICE_X54Y6          FDCE                                         r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y6          FDCE (Prop_BFF_SLICEM_C_Q)
                                                      0.038     0.360 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[17]/Q
                         net (fo=2, routed)           0.072     0.432    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[17]
    SLICE_X54Y6          FDRE                                         r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/freq_cnt_o_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_125m_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X0Y89         BUFGCE                       0.000     0.000 r  hpio_refclk_bufg_inst/O
                         net (fo=183, routed)         0.602     0.602    clk_125m_pll/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.307 r  clk_125m_pll/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166     0.473    clk_125m_pll/inst/clk_out1_clk_125m_pll
    BUFGCE_X0Y90         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.492 r  clk_125m_pll/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=1492, routed)        1.350     1.842    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/drpclk_in[0]
    SLICE_X54Y6          FDRE                                         r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/freq_cnt_o_reg[17]/C

Slack:                    inf
  Source:                 xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.bufg_gt_rxoutclkmon_inst/O  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/freq_cnt_o_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_125m_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.108ns  (logic 0.038ns (35.155%)  route 0.070ns (64.845%))
  Logic Levels:           0  
  Clock Path Skew:        1.519ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.843ns
    Source Clock Delay      (SCD):    0.325ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.320ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.185ns
    Phase Error              (PE):    0.222ns
  Clock Net Delay (Source):      0.325ns (routing 0.001ns, distribution 0.324ns)
  Clock Net Delay (Destination): 1.351ns (routing 0.617ns, distribution 0.734ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.bufg_gt_rxoutclkmon_inst/O rise edge)
                                                      0.000     0.000 r  
    BUFG_GT_X0Y22        BUFG_GT                      0.000     0.000 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.bufg_gt_rxoutclkmon_inst/O
    X2Y0 (CLOCK_ROOT)    net (fo=31, routed)          0.325     0.325    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/gen_cal_rx_en.rxoutclkmon
    SLICE_X54Y4          FDCE                                         r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y4          FDCE (Prop_EFF_SLICEM_C_Q)
                                                      0.038     0.363 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[4]/Q
                         net (fo=2, routed)           0.070     0.433    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[4]
    SLICE_X55Y5          FDRE                                         r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/freq_cnt_o_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_125m_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X0Y89         BUFGCE                       0.000     0.000 r  hpio_refclk_bufg_inst/O
                         net (fo=183, routed)         0.602     0.602    clk_125m_pll/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.307 r  clk_125m_pll/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166     0.473    clk_125m_pll/inst/clk_out1_clk_125m_pll
    BUFGCE_X0Y90         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.492 r  clk_125m_pll/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=1492, routed)        1.351     1.843    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/drpclk_in[0]
    SLICE_X55Y5          FDRE                                         r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/freq_cnt_o_reg[4]/C

Slack:                    inf
  Source:                 xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.bufg_gt_rxoutclkmon_inst/O  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/freq_cnt_o_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_125m_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.119ns  (logic 0.038ns (31.908%)  route 0.081ns (68.092%))
  Logic Levels:           0  
  Clock Path Skew:        1.518ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.843ns
    Source Clock Delay      (SCD):    0.326ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.320ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.185ns
    Phase Error              (PE):    0.222ns
  Clock Net Delay (Source):      0.326ns (routing 0.001ns, distribution 0.325ns)
  Clock Net Delay (Destination): 1.351ns (routing 0.617ns, distribution 0.734ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.bufg_gt_rxoutclkmon_inst/O rise edge)
                                                      0.000     0.000 r  
    BUFG_GT_X0Y22        BUFG_GT                      0.000     0.000 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.bufg_gt_rxoutclkmon_inst/O
    X2Y0 (CLOCK_ROOT)    net (fo=31, routed)          0.326     0.326    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/gen_cal_rx_en.rxoutclkmon
    SLICE_X54Y4          FDCE                                         r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y4          FDCE (Prop_AFF_SLICEM_C_Q)
                                                      0.038     0.364 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[0]/Q
                         net (fo=2, routed)           0.081     0.445    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[0]
    SLICE_X55Y5          FDRE                                         r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/freq_cnt_o_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_125m_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X0Y89         BUFGCE                       0.000     0.000 r  hpio_refclk_bufg_inst/O
                         net (fo=183, routed)         0.602     0.602    clk_125m_pll/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.307 r  clk_125m_pll/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166     0.473    clk_125m_pll/inst/clk_out1_clk_125m_pll
    BUFGCE_X0Y90         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.492 r  clk_125m_pll/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=1492, routed)        1.351     1.843    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/drpclk_in[0]
    SLICE_X55Y5          FDRE                                         r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/freq_cnt_o_reg[0]/C

Slack:                    inf
  Source:                 xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.bufg_gt_rxoutclkmon_inst/O  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/freq_cnt_o_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_125m_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.143ns  (logic 0.038ns (26.556%)  route 0.105ns (73.444%))
  Logic Levels:           0  
  Clock Path Skew:        1.522ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.847ns
    Source Clock Delay      (SCD):    0.326ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.320ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.185ns
    Phase Error              (PE):    0.222ns
  Clock Net Delay (Source):      0.326ns (routing 0.001ns, distribution 0.325ns)
  Clock Net Delay (Destination): 1.355ns (routing 0.617ns, distribution 0.738ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.bufg_gt_rxoutclkmon_inst/O rise edge)
                                                      0.000     0.000 r  
    BUFG_GT_X0Y22        BUFG_GT                      0.000     0.000 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.bufg_gt_rxoutclkmon_inst/O
    X2Y0 (CLOCK_ROOT)    net (fo=31, routed)          0.326     0.326    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/gen_cal_rx_en.rxoutclkmon
    SLICE_X54Y5          FDCE                                         r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y5          FDCE (Prop_BFF_SLICEM_C_Q)
                                                      0.038     0.364 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[9]/Q
                         net (fo=2, routed)           0.105     0.469    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[9]
    SLICE_X55Y5          FDRE                                         r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/freq_cnt_o_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_125m_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X0Y89         BUFGCE                       0.000     0.000 r  hpio_refclk_bufg_inst/O
                         net (fo=183, routed)         0.602     0.602    clk_125m_pll/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.307 r  clk_125m_pll/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166     0.473    clk_125m_pll/inst/clk_out1_clk_125m_pll
    BUFGCE_X0Y90         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.492 r  clk_125m_pll/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=1492, routed)        1.355     1.847    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/drpclk_in[0]
    SLICE_X55Y5          FDRE                                         r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/freq_cnt_o_reg[9]/C

Slack:                    inf
  Source:                 xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.bufg_gt_rxoutclkmon_inst/O  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/freq_cnt_o_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_125m_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.145ns  (logic 0.037ns (25.501%)  route 0.108ns (74.499%))
  Logic Levels:           0  
  Clock Path Skew:        1.519ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.843ns
    Source Clock Delay      (SCD):    0.325ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.320ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.185ns
    Phase Error              (PE):    0.222ns
  Clock Net Delay (Source):      0.325ns (routing 0.001ns, distribution 0.324ns)
  Clock Net Delay (Destination): 1.351ns (routing 0.617ns, distribution 0.734ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.bufg_gt_rxoutclkmon_inst/O rise edge)
                                                      0.000     0.000 r  
    BUFG_GT_X0Y22        BUFG_GT                      0.000     0.000 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.bufg_gt_rxoutclkmon_inst/O
    X2Y0 (CLOCK_ROOT)    net (fo=31, routed)          0.325     0.325    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/gen_cal_rx_en.rxoutclkmon
    SLICE_X54Y4          FDCE                                         r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y4          FDCE (Prop_FFF_SLICEM_C_Q)
                                                      0.037     0.362 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[5]/Q
                         net (fo=2, routed)           0.108     0.470    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[5]
    SLICE_X55Y5          FDRE                                         r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/freq_cnt_o_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_125m_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X0Y89         BUFGCE                       0.000     0.000 r  hpio_refclk_bufg_inst/O
                         net (fo=183, routed)         0.602     0.602    clk_125m_pll/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.307 r  clk_125m_pll/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166     0.473    clk_125m_pll/inst/clk_out1_clk_125m_pll
    BUFGCE_X0Y90         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.492 r  clk_125m_pll/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=1492, routed)        1.351     1.843    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/drpclk_in[0]
    SLICE_X55Y5          FDRE                                         r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/freq_cnt_o_reg[5]/C

Slack:                    inf
  Source:                 xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.bufg_gt_rxoutclkmon_inst/O  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/freq_cnt_o_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_125m_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.145ns  (logic 0.039ns (26.852%)  route 0.106ns (73.148%))
  Logic Levels:           0  
  Clock Path Skew:        1.519ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.843ns
    Source Clock Delay      (SCD):    0.325ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.320ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.185ns
    Phase Error              (PE):    0.222ns
  Clock Net Delay (Source):      0.325ns (routing 0.001ns, distribution 0.324ns)
  Clock Net Delay (Destination): 1.351ns (routing 0.617ns, distribution 0.734ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.bufg_gt_rxoutclkmon_inst/O rise edge)
                                                      0.000     0.000 r  
    BUFG_GT_X0Y22        BUFG_GT                      0.000     0.000 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.bufg_gt_rxoutclkmon_inst/O
    X2Y0 (CLOCK_ROOT)    net (fo=31, routed)          0.325     0.325    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/gen_cal_rx_en.rxoutclkmon
    SLICE_X54Y4          FDCE                                         r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y4          FDCE (Prop_GFF_SLICEM_C_Q)
                                                      0.039     0.364 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[6]/Q
                         net (fo=2, routed)           0.106     0.470    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[6]
    SLICE_X55Y5          FDRE                                         r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/freq_cnt_o_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_125m_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X0Y89         BUFGCE                       0.000     0.000 r  hpio_refclk_bufg_inst/O
                         net (fo=183, routed)         0.602     0.602    clk_125m_pll/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.307 r  clk_125m_pll/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166     0.473    clk_125m_pll/inst/clk_out1_clk_125m_pll
    BUFGCE_X0Y90         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.492 r  clk_125m_pll/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=1492, routed)        1.351     1.843    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/drpclk_in[0]
    SLICE_X55Y5          FDRE                                         r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/freq_cnt_o_reg[6]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out1_clk_125m_pll
  To Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK

Max Delay            94 Endpoints
Min Delay           102 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_125m_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.129ns  (logic 0.081ns (7.175%)  route 1.048ns (92.825%))
  Logic Levels:           0  
  Clock Path Skew:        -0.763ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.521ns
    Source Clock Delay      (SCD):    3.284ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.320ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.185ns
    Phase Error              (PE):    0.222ns
  Clock Net Delay (Source):      2.197ns (routing 1.000ns, distribution 1.197ns)
  Clock Net Delay (Destination): 1.216ns (routing 0.463ns, distribution 0.753ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_125m_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X0Y89         BUFGCE                       0.000     0.000 r  hpio_refclk_bufg_inst/O
                         net (fo=183, routed)         0.941     0.941    clk_125m_pll/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.814 r  clk_125m_pll/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     1.059    clk_125m_pll/inst/clk_out1_clk_125m_pll
    BUFGCE_X0Y90         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.087 r  clk_125m_pll/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=1492, routed)        2.197     3.284    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X56Y176        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y176        FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.081     3.365 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=176, routed)         1.048     4.413    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg_reg[0]_0
    SLICE_X55Y175        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.816     1.281    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.305 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y2 (CLOCK_ROOT)    net (fo=478, routed)         1.216     2.521    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/m_bscan_tck[0]
    SLICE_X55Y175        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[10]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_125m_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.129ns  (logic 0.081ns (7.175%)  route 1.048ns (92.825%))
  Logic Levels:           0  
  Clock Path Skew:        -0.763ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.521ns
    Source Clock Delay      (SCD):    3.284ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.320ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.185ns
    Phase Error              (PE):    0.222ns
  Clock Net Delay (Source):      2.197ns (routing 1.000ns, distribution 1.197ns)
  Clock Net Delay (Destination): 1.216ns (routing 0.463ns, distribution 0.753ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_125m_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X0Y89         BUFGCE                       0.000     0.000 r  hpio_refclk_bufg_inst/O
                         net (fo=183, routed)         0.941     0.941    clk_125m_pll/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.814 r  clk_125m_pll/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     1.059    clk_125m_pll/inst/clk_out1_clk_125m_pll
    BUFGCE_X0Y90         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.087 r  clk_125m_pll/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=1492, routed)        2.197     3.284    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X56Y176        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y176        FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.081     3.365 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=176, routed)         1.048     4.413    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg_reg[0]_0
    SLICE_X55Y175        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.816     1.281    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.305 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y2 (CLOCK_ROOT)    net (fo=478, routed)         1.216     2.521    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/m_bscan_tck[0]
    SLICE_X55Y175        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[11]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_125m_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.129ns  (logic 0.081ns (7.175%)  route 1.048ns (92.825%))
  Logic Levels:           0  
  Clock Path Skew:        -0.763ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.521ns
    Source Clock Delay      (SCD):    3.284ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.320ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.185ns
    Phase Error              (PE):    0.222ns
  Clock Net Delay (Source):      2.197ns (routing 1.000ns, distribution 1.197ns)
  Clock Net Delay (Destination): 1.216ns (routing 0.463ns, distribution 0.753ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_125m_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X0Y89         BUFGCE                       0.000     0.000 r  hpio_refclk_bufg_inst/O
                         net (fo=183, routed)         0.941     0.941    clk_125m_pll/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.814 r  clk_125m_pll/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     1.059    clk_125m_pll/inst/clk_out1_clk_125m_pll
    BUFGCE_X0Y90         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.087 r  clk_125m_pll/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=1492, routed)        2.197     3.284    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X56Y176        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y176        FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.081     3.365 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=176, routed)         1.048     4.413    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg_reg[0]_0
    SLICE_X55Y175        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.816     1.281    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.305 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y2 (CLOCK_ROOT)    net (fo=478, routed)         1.216     2.521    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/m_bscan_tck[0]
    SLICE_X55Y175        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[12]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_125m_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.129ns  (logic 0.081ns (7.175%)  route 1.048ns (92.825%))
  Logic Levels:           0  
  Clock Path Skew:        -0.763ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.521ns
    Source Clock Delay      (SCD):    3.284ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.320ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.185ns
    Phase Error              (PE):    0.222ns
  Clock Net Delay (Source):      2.197ns (routing 1.000ns, distribution 1.197ns)
  Clock Net Delay (Destination): 1.216ns (routing 0.463ns, distribution 0.753ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_125m_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X0Y89         BUFGCE                       0.000     0.000 r  hpio_refclk_bufg_inst/O
                         net (fo=183, routed)         0.941     0.941    clk_125m_pll/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.814 r  clk_125m_pll/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     1.059    clk_125m_pll/inst/clk_out1_clk_125m_pll
    BUFGCE_X0Y90         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.087 r  clk_125m_pll/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=1492, routed)        2.197     3.284    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X56Y176        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y176        FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.081     3.365 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=176, routed)         1.048     4.413    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg_reg[0]_0
    SLICE_X55Y175        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.816     1.281    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.305 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y2 (CLOCK_ROOT)    net (fo=478, routed)         1.216     2.521    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/m_bscan_tck[0]
    SLICE_X55Y175        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[13]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_125m_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.129ns  (logic 0.081ns (7.175%)  route 1.048ns (92.825%))
  Logic Levels:           0  
  Clock Path Skew:        -0.763ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.521ns
    Source Clock Delay      (SCD):    3.284ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.320ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.185ns
    Phase Error              (PE):    0.222ns
  Clock Net Delay (Source):      2.197ns (routing 1.000ns, distribution 1.197ns)
  Clock Net Delay (Destination): 1.216ns (routing 0.463ns, distribution 0.753ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_125m_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X0Y89         BUFGCE                       0.000     0.000 r  hpio_refclk_bufg_inst/O
                         net (fo=183, routed)         0.941     0.941    clk_125m_pll/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.814 r  clk_125m_pll/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     1.059    clk_125m_pll/inst/clk_out1_clk_125m_pll
    BUFGCE_X0Y90         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.087 r  clk_125m_pll/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=1492, routed)        2.197     3.284    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X56Y176        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y176        FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.081     3.365 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=176, routed)         1.048     4.413    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg_reg[0]_0
    SLICE_X55Y175        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.816     1.281    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.305 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y2 (CLOCK_ROOT)    net (fo=478, routed)         1.216     2.521    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/m_bscan_tck[0]
    SLICE_X55Y175        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[2]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_125m_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.129ns  (logic 0.081ns (7.175%)  route 1.048ns (92.825%))
  Logic Levels:           0  
  Clock Path Skew:        -0.763ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.521ns
    Source Clock Delay      (SCD):    3.284ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.320ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.185ns
    Phase Error              (PE):    0.222ns
  Clock Net Delay (Source):      2.197ns (routing 1.000ns, distribution 1.197ns)
  Clock Net Delay (Destination): 1.216ns (routing 0.463ns, distribution 0.753ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_125m_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X0Y89         BUFGCE                       0.000     0.000 r  hpio_refclk_bufg_inst/O
                         net (fo=183, routed)         0.941     0.941    clk_125m_pll/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.814 r  clk_125m_pll/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     1.059    clk_125m_pll/inst/clk_out1_clk_125m_pll
    BUFGCE_X0Y90         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.087 r  clk_125m_pll/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=1492, routed)        2.197     3.284    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X56Y176        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y176        FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.081     3.365 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=176, routed)         1.048     4.413    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg_reg[0]_0
    SLICE_X55Y175        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.816     1.281    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.305 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y2 (CLOCK_ROOT)    net (fo=478, routed)         1.216     2.521    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/m_bscan_tck[0]
    SLICE_X55Y175        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[3]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_125m_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.129ns  (logic 0.081ns (7.175%)  route 1.048ns (92.825%))
  Logic Levels:           0  
  Clock Path Skew:        -0.763ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.521ns
    Source Clock Delay      (SCD):    3.284ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.320ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.185ns
    Phase Error              (PE):    0.222ns
  Clock Net Delay (Source):      2.197ns (routing 1.000ns, distribution 1.197ns)
  Clock Net Delay (Destination): 1.216ns (routing 0.463ns, distribution 0.753ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_125m_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X0Y89         BUFGCE                       0.000     0.000 r  hpio_refclk_bufg_inst/O
                         net (fo=183, routed)         0.941     0.941    clk_125m_pll/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.814 r  clk_125m_pll/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     1.059    clk_125m_pll/inst/clk_out1_clk_125m_pll
    BUFGCE_X0Y90         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.087 r  clk_125m_pll/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=1492, routed)        2.197     3.284    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X56Y176        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y176        FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.081     3.365 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=176, routed)         1.048     4.413    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg_reg[0]_0
    SLICE_X55Y175        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.816     1.281    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.305 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y2 (CLOCK_ROOT)    net (fo=478, routed)         1.216     2.521    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/m_bscan_tck[0]
    SLICE_X55Y175        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[4]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_125m_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.129ns  (logic 0.081ns (7.175%)  route 1.048ns (92.825%))
  Logic Levels:           0  
  Clock Path Skew:        -0.763ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.521ns
    Source Clock Delay      (SCD):    3.284ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.320ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.185ns
    Phase Error              (PE):    0.222ns
  Clock Net Delay (Source):      2.197ns (routing 1.000ns, distribution 1.197ns)
  Clock Net Delay (Destination): 1.216ns (routing 0.463ns, distribution 0.753ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_125m_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X0Y89         BUFGCE                       0.000     0.000 r  hpio_refclk_bufg_inst/O
                         net (fo=183, routed)         0.941     0.941    clk_125m_pll/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.814 r  clk_125m_pll/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     1.059    clk_125m_pll/inst/clk_out1_clk_125m_pll
    BUFGCE_X0Y90         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.087 r  clk_125m_pll/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=1492, routed)        2.197     3.284    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X56Y176        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y176        FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.081     3.365 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=176, routed)         1.048     4.413    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg_reg[0]_0
    SLICE_X55Y175        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.816     1.281    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.305 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y2 (CLOCK_ROOT)    net (fo=478, routed)         1.216     2.521    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/m_bscan_tck[0]
    SLICE_X55Y175        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[5]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_125m_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.128ns  (logic 0.081ns (7.182%)  route 1.047ns (92.818%))
  Logic Levels:           0  
  Clock Path Skew:        -0.761ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.523ns
    Source Clock Delay      (SCD):    3.284ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.320ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.185ns
    Phase Error              (PE):    0.222ns
  Clock Net Delay (Source):      2.197ns (routing 1.000ns, distribution 1.197ns)
  Clock Net Delay (Destination): 1.218ns (routing 0.463ns, distribution 0.755ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_125m_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X0Y89         BUFGCE                       0.000     0.000 r  hpio_refclk_bufg_inst/O
                         net (fo=183, routed)         0.941     0.941    clk_125m_pll/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.814 r  clk_125m_pll/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     1.059    clk_125m_pll/inst/clk_out1_clk_125m_pll
    BUFGCE_X0Y90         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.087 r  clk_125m_pll/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=1492, routed)        2.197     3.284    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X56Y176        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y176        FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.081     3.365 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=176, routed)         1.047     4.412    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg_reg[0]_0
    SLICE_X55Y175        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.816     1.281    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.305 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y2 (CLOCK_ROOT)    net (fo=478, routed)         1.218     2.523    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/m_bscan_tck[0]
    SLICE_X55Y175        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[14]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_125m_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[15]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.128ns  (logic 0.081ns (7.182%)  route 1.047ns (92.818%))
  Logic Levels:           0  
  Clock Path Skew:        -0.761ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.523ns
    Source Clock Delay      (SCD):    3.284ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.320ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.185ns
    Phase Error              (PE):    0.222ns
  Clock Net Delay (Source):      2.197ns (routing 1.000ns, distribution 1.197ns)
  Clock Net Delay (Destination): 1.218ns (routing 0.463ns, distribution 0.755ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_125m_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X0Y89         BUFGCE                       0.000     0.000 r  hpio_refclk_bufg_inst/O
                         net (fo=183, routed)         0.941     0.941    clk_125m_pll/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.814 r  clk_125m_pll/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     1.059    clk_125m_pll/inst/clk_out1_clk_125m_pll
    BUFGCE_X0Y90         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.087 r  clk_125m_pll/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=1492, routed)        2.197     3.284    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X56Y176        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y176        FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.081     3.365 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=176, routed)         1.047     4.412    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg_reg[0]_0
    SLICE_X55Y175        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[15]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.816     1.281    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.305 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y2 (CLOCK_ROOT)    net (fo=478, routed)         1.218     2.523    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/m_bscan_tck[0]
    SLICE_X55Y175        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[15]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_125m_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.113ns  (logic 0.039ns (34.513%)  route 0.074ns (65.487%))
  Logic Levels:           0  
  Clock Path Skew:        3.869ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.991ns
    Source Clock Delay      (SCD):    2.122ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.320ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.185ns
    Phase Error              (PE):    0.222ns
  Clock Net Delay (Source):      1.195ns (routing 0.549ns, distribution 0.646ns)
  Clock Net Delay (Destination): 0.866ns (routing 0.310ns, distribution 0.556ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_125m_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X0Y89         BUFGCE                       0.000     0.000 r  hpio_refclk_bufg_inst/O
                         net (fo=183, routed)         0.534     0.534    clk_125m_pll/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.764 r  clk_125m_pll/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.146     0.910    clk_125m_pll/inst/clk_out1_clk_125m_pll
    BUFGCE_X0Y90         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.927 r  clk_125m_pll/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=1492, routed)        1.195     2.122    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_clk
    SLICE_X59Y167        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y167        FDCE (Prop_BFF_SLICEL_C_Q)
                                                      0.039     2.161 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           0.074     2.235    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[3]
    SLICE_X59Y167        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.806     5.106    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     5.125 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y2 (CLOCK_ROOT)    net (fo=478, routed)         0.866     5.991    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/wr_clk
    SLICE_X59Y167        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_125m_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.119ns  (logic 0.040ns (33.613%)  route 0.079ns (66.387%))
  Logic Levels:           0  
  Clock Path Skew:        3.855ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.989ns
    Source Clock Delay      (SCD):    2.135ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.320ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.185ns
    Phase Error              (PE):    0.222ns
  Clock Net Delay (Source):      1.208ns (routing 0.549ns, distribution 0.659ns)
  Clock Net Delay (Destination): 0.864ns (routing 0.310ns, distribution 0.554ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_125m_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X0Y89         BUFGCE                       0.000     0.000 r  hpio_refclk_bufg_inst/O
                         net (fo=183, routed)         0.534     0.534    clk_125m_pll/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.764 r  clk_125m_pll/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.146     0.910    clk_125m_pll/inst/clk_out1_clk_125m_pll
    BUFGCE_X0Y90         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.927 r  clk_125m_pll/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=1492, routed)        1.208     2.135    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/clk
    SLICE_X56Y178        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y178        FDRE (Prop_AFF2_SLICEL_C_Q)
                                                      0.040     2.175 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_reg[1]/Q
                         net (fo=1, routed)           0.079     2.254    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg[1]
    SLICE_X56Y179        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.806     5.106    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     5.125 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y2 (CLOCK_ROOT)    net (fo=478, routed)         0.864     5.989    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/m_bscan_tck[0]
    SLICE_X56Y179        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_1_reg[1]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_125m_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.133ns  (logic 0.041ns (30.827%)  route 0.092ns (69.173%))
  Logic Levels:           0  
  Clock Path Skew:        3.869ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.991ns
    Source Clock Delay      (SCD):    2.122ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.320ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.185ns
    Phase Error              (PE):    0.222ns
  Clock Net Delay (Source):      1.195ns (routing 0.549ns, distribution 0.646ns)
  Clock Net Delay (Destination): 0.866ns (routing 0.310ns, distribution 0.556ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_125m_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X0Y89         BUFGCE                       0.000     0.000 r  hpio_refclk_bufg_inst/O
                         net (fo=183, routed)         0.534     0.534    clk_125m_pll/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.764 r  clk_125m_pll/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.146     0.910    clk_125m_pll/inst/clk_out1_clk_125m_pll
    BUFGCE_X0Y90         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.927 r  clk_125m_pll/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=1492, routed)        1.195     2.122    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_clk
    SLICE_X59Y167        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y167        FDCE (Prop_DFF2_SLICEL_C_Q)
                                                      0.041     2.163 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           0.092     2.255    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[1]
    SLICE_X59Y167        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.806     5.106    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     5.125 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y2 (CLOCK_ROOT)    net (fo=478, routed)         0.866     5.991    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/wr_clk
    SLICE_X59Y167        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_125m_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.134ns  (logic 0.039ns (29.104%)  route 0.095ns (70.896%))
  Logic Levels:           0  
  Clock Path Skew:        3.867ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.992ns
    Source Clock Delay      (SCD):    2.125ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.320ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.185ns
    Phase Error              (PE):    0.222ns
  Clock Net Delay (Source):      1.198ns (routing 0.549ns, distribution 0.649ns)
  Clock Net Delay (Destination): 0.867ns (routing 0.310ns, distribution 0.557ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_125m_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X0Y89         BUFGCE                       0.000     0.000 r  hpio_refclk_bufg_inst/O
                         net (fo=183, routed)         0.534     0.534    clk_125m_pll/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.764 r  clk_125m_pll/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.146     0.910    clk_125m_pll/inst/clk_out1_clk_125m_pll
    BUFGCE_X0Y90         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.927 r  clk_125m_pll/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=1492, routed)        1.198     2.125    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_clk
    SLICE_X58Y172        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y172        FDCE (Prop_HFF2_SLICEM_C_Q)
                                                      0.039     2.164 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           0.095     2.259    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[1]
    SLICE_X59Y172        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.806     5.106    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     5.125 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y2 (CLOCK_ROOT)    net (fo=478, routed)         0.867     5.992    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/rd_clk
    SLICE_X59Y172        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_125m_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.119ns  (logic 0.040ns (33.613%)  route 0.079ns (66.387%))
  Logic Levels:           0  
  Clock Path Skew:        3.878ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.020ns
    Source Clock Delay      (SCD):    2.142ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.320ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.185ns
    Phase Error              (PE):    0.222ns
  Clock Net Delay (Source):      1.215ns (routing 0.549ns, distribution 0.666ns)
  Clock Net Delay (Destination): 0.895ns (routing 0.310ns, distribution 0.585ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_125m_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X0Y89         BUFGCE                       0.000     0.000 r  hpio_refclk_bufg_inst/O
                         net (fo=183, routed)         0.534     0.534    clk_125m_pll/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.764 r  clk_125m_pll/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.146     0.910    clk_125m_pll/inst/clk_out1_clk_125m_pll
    BUFGCE_X0Y90         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.927 r  clk_125m_pll/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=1492, routed)        1.215     2.142    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/clk
    SLICE_X55Y180        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y180        FDRE (Prop_AFF2_SLICEL_C_Q)
                                                      0.040     2.182 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_reg[2]/Q
                         net (fo=1, routed)           0.079     2.261    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg[2]
    SLICE_X55Y181        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.806     5.106    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     5.125 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y2 (CLOCK_ROOT)    net (fo=478, routed)         0.895     6.020    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/m_bscan_tck[0]
    SLICE_X55Y181        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_1_reg[2]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_125m_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.124ns  (logic 0.039ns (31.452%)  route 0.085ns (68.548%))
  Logic Levels:           0  
  Clock Path Skew:        3.894ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.032ns
    Source Clock Delay      (SCD):    2.139ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.320ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.185ns
    Phase Error              (PE):    0.222ns
  Clock Net Delay (Source):      1.212ns (routing 0.549ns, distribution 0.663ns)
  Clock Net Delay (Destination): 0.907ns (routing 0.310ns, distribution 0.597ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_125m_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X0Y89         BUFGCE                       0.000     0.000 r  hpio_refclk_bufg_inst/O
                         net (fo=183, routed)         0.534     0.534    clk_125m_pll/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.764 r  clk_125m_pll/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.146     0.910    clk_125m_pll/inst/clk_out1_clk_125m_pll
    BUFGCE_X0Y90         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.927 r  clk_125m_pll/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=1492, routed)        1.212     2.139    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/clk
    SLICE_X54Y179        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y179        FDRE (Prop_AFF2_SLICEM_C_Q)
                                                      0.039     2.178 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_reg[0]/Q
                         net (fo=1, routed)           0.085     2.263    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg[0]
    SLICE_X54Y180        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.806     5.106    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     5.125 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y2 (CLOCK_ROOT)    net (fo=478, routed)         0.907     6.032    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/m_bscan_tck[0]
    SLICE_X54Y180        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_1_reg[0]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_125m_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_1_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.119ns  (logic 0.040ns (33.613%)  route 0.079ns (66.387%))
  Logic Levels:           0  
  Clock Path Skew:        3.868ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.017ns
    Source Clock Delay      (SCD):    2.149ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.320ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.185ns
    Phase Error              (PE):    0.222ns
  Clock Net Delay (Source):      1.222ns (routing 0.549ns, distribution 0.673ns)
  Clock Net Delay (Destination): 0.892ns (routing 0.310ns, distribution 0.582ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_125m_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X0Y89         BUFGCE                       0.000     0.000 r  hpio_refclk_bufg_inst/O
                         net (fo=183, routed)         0.534     0.534    clk_125m_pll/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.764 r  clk_125m_pll/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.146     0.910    clk_125m_pll/inst/clk_out1_clk_125m_pll
    BUFGCE_X0Y90         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.927 r  clk_125m_pll/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=1492, routed)        1.222     2.149    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/clk
    SLICE_X56Y180        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y180        FDRE (Prop_AFF2_SLICEL_C_Q)
                                                      0.040     2.189 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_reg[3]/Q
                         net (fo=1, routed)           0.079     2.268    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg[3]
    SLICE_X56Y181        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.806     5.106    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     5.125 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y2 (CLOCK_ROOT)    net (fo=478, routed)         0.892     6.017    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/m_bscan_tck[0]
    SLICE_X56Y181        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_1_reg[3]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_125m_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.119ns  (logic 0.040ns (33.613%)  route 0.079ns (66.387%))
  Logic Levels:           0  
  Clock Path Skew:        3.871ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.020ns
    Source Clock Delay      (SCD):    2.149ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.320ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.185ns
    Phase Error              (PE):    0.222ns
  Clock Net Delay (Source):      1.222ns (routing 0.549ns, distribution 0.673ns)
  Clock Net Delay (Destination): 0.895ns (routing 0.310ns, distribution 0.585ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_125m_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X0Y89         BUFGCE                       0.000     0.000 r  hpio_refclk_bufg_inst/O
                         net (fo=183, routed)         0.534     0.534    clk_125m_pll/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.764 r  clk_125m_pll/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.146     0.910    clk_125m_pll/inst/clk_out1_clk_125m_pll
    BUFGCE_X0Y90         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.927 r  clk_125m_pll/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=1492, routed)        1.222     2.149    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/clk
    SLICE_X55Y182        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y182        FDRE (Prop_AFF2_SLICEL_C_Q)
                                                      0.040     2.189 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_reg[1]/Q
                         net (fo=1, routed)           0.079     2.268    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg[1]
    SLICE_X55Y183        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.806     5.106    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     5.125 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y2 (CLOCK_ROOT)    net (fo=478, routed)         0.895     6.020    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/m_bscan_tck[0]
    SLICE_X55Y183        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_1_reg[1]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_125m_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.119ns  (logic 0.040ns (33.613%)  route 0.079ns (66.387%))
  Logic Levels:           0  
  Clock Path Skew:        3.868ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.017ns
    Source Clock Delay      (SCD):    2.149ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.320ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.185ns
    Phase Error              (PE):    0.222ns
  Clock Net Delay (Source):      1.222ns (routing 0.549ns, distribution 0.673ns)
  Clock Net Delay (Destination): 0.892ns (routing 0.310ns, distribution 0.582ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_125m_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X0Y89         BUFGCE                       0.000     0.000 r  hpio_refclk_bufg_inst/O
                         net (fo=183, routed)         0.534     0.534    clk_125m_pll/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.764 r  clk_125m_pll/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.146     0.910    clk_125m_pll/inst/clk_out1_clk_125m_pll
    BUFGCE_X0Y90         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.927 r  clk_125m_pll/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=1492, routed)        1.222     2.149    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/clk
    SLICE_X56Y182        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y182        FDRE (Prop_AFF2_SLICEL_C_Q)
                                                      0.040     2.189 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_reg[2]/Q
                         net (fo=1, routed)           0.079     2.268    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg[2]
    SLICE_X56Y183        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.806     5.106    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     5.125 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y2 (CLOCK_ROOT)    net (fo=478, routed)         0.892     6.017    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/m_bscan_tck[0]
    SLICE_X56Y183        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_1_reg[2]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_125m_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.124ns  (logic 0.039ns (31.452%)  route 0.085ns (68.548%))
  Logic Levels:           0  
  Clock Path Skew:        3.878ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.023ns
    Source Clock Delay      (SCD):    2.145ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.320ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.185ns
    Phase Error              (PE):    0.222ns
  Clock Net Delay (Source):      1.218ns (routing 0.549ns, distribution 0.669ns)
  Clock Net Delay (Destination): 0.898ns (routing 0.310ns, distribution 0.588ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_125m_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X0Y89         BUFGCE                       0.000     0.000 r  hpio_refclk_bufg_inst/O
                         net (fo=183, routed)         0.534     0.534    clk_125m_pll/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.764 r  clk_125m_pll/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.146     0.910    clk_125m_pll/inst/clk_out1_clk_125m_pll
    BUFGCE_X0Y90         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.927 r  clk_125m_pll/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=1492, routed)        1.218     2.145    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/clk
    SLICE_X54Y184        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y184        FDRE (Prop_AFF2_SLICEM_C_Q)
                                                      0.039     2.184 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_reg[2]/Q
                         net (fo=1, routed)           0.085     2.269    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg[2]
    SLICE_X54Y185        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.806     5.106    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     5.125 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y2 (CLOCK_ROOT)    net (fo=478, routed)         0.898     6.023    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/m_bscan_tck[0]
    SLICE_X54Y185        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_1_reg[2]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_25m
  To Clock:  hdmi_tx_clk_xcvr

Max Delay            28 Endpoints
Min Delay            28 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 fpga_top/<hidden>
                            (rising edge-triggered cell FDRE clocked by clk_25m  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            led_cnt_reg[2][16]/R
                            (rising edge-triggered cell FDRE clocked by hdmi_tx_clk_xcvr  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.751ns  (logic 0.078ns (10.390%)  route 0.673ns (89.610%))
  Logic Levels:           0  
  Clock Path Skew:        -0.338ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.007ns
    Source Clock Delay      (SCD):    2.345ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.140ns (routing 0.170ns, distribution 0.970ns)
  Clock Net Delay (Destination): 1.663ns (routing 0.954ns, distribution 0.709ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25m rise edge)    0.000     0.000 r  
    AD7                                               0.000     0.000 r  pin_hpio_refclk_i_p (IN)
                         net (fo=0)                   0.100     0.100    hpio_refclk_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.704     0.804 r  hpio_refclk_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.854    hpio_refclk_inst/OUT
    AD7                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.854 r  hpio_refclk_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     1.177    hpio_refclk
    BUFGCE_X0Y89         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.205 r  hpio_refclk_bufg_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=183, routed)         1.140     2.345    fpga_top/<hidden>
    SLICE_X24Y237        FDRE                                         r  fpga_top/<hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y237        FDRE (Prop_HFF2_SLICEM_C_Q)
                                                      0.078     2.423 r  fpga_top/<hidden>
                         net (fo=112, routed)         0.673     3.095    gblrst
    SLICE_X25Y229        FDRE                                         r  led_cnt_reg[2][16]/R
  -------------------------------------------------------------------    -------------------

                         (clock hdmi_tx_clk_xcvr rise edge)
                                                      0.000     0.000 r  
    GTHE4_COMMON_X0Y0                                 0.000     0.000 r  pin_hdmi_tx_clk_i_p (IN)
                         net (fo=0)                   0.000     0.000    pin_hdmi_tx_clk_i_p
    GTHE4_COMMON_X0Y0    IBUFDS_GTE4 (Prop_IBUFDS1_GTHE4_GTHE4_COMMON_I_ODIV2)
                                                      0.131     0.131 r  ibufds_inst/ODIV2
                         net (fo=2, routed)           0.099     0.230    ibufds_odiv2
    BUFG_GT_X0Y23        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.344 r  bufg_gt_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=28, routed)          1.663     2.007    refclk_hdmi_tx_bufg
    SLICE_X25Y229        FDRE                                         r  led_cnt_reg[2][16]/C

Slack:                    inf
  Source:                 fpga_top/<hidden>
                            (rising edge-triggered cell FDRE clocked by clk_25m  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            led_cnt_reg[2][17]/R
                            (rising edge-triggered cell FDRE clocked by hdmi_tx_clk_xcvr  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.751ns  (logic 0.078ns (10.390%)  route 0.673ns (89.610%))
  Logic Levels:           0  
  Clock Path Skew:        -0.338ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.007ns
    Source Clock Delay      (SCD):    2.345ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.140ns (routing 0.170ns, distribution 0.970ns)
  Clock Net Delay (Destination): 1.663ns (routing 0.954ns, distribution 0.709ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25m rise edge)    0.000     0.000 r  
    AD7                                               0.000     0.000 r  pin_hpio_refclk_i_p (IN)
                         net (fo=0)                   0.100     0.100    hpio_refclk_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.704     0.804 r  hpio_refclk_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.854    hpio_refclk_inst/OUT
    AD7                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.854 r  hpio_refclk_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     1.177    hpio_refclk
    BUFGCE_X0Y89         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.205 r  hpio_refclk_bufg_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=183, routed)         1.140     2.345    fpga_top/<hidden>
    SLICE_X24Y237        FDRE                                         r  fpga_top/<hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y237        FDRE (Prop_HFF2_SLICEM_C_Q)
                                                      0.078     2.423 r  fpga_top/<hidden>
                         net (fo=112, routed)         0.673     3.095    gblrst
    SLICE_X25Y229        FDRE                                         r  led_cnt_reg[2][17]/R
  -------------------------------------------------------------------    -------------------

                         (clock hdmi_tx_clk_xcvr rise edge)
                                                      0.000     0.000 r  
    GTHE4_COMMON_X0Y0                                 0.000     0.000 r  pin_hdmi_tx_clk_i_p (IN)
                         net (fo=0)                   0.000     0.000    pin_hdmi_tx_clk_i_p
    GTHE4_COMMON_X0Y0    IBUFDS_GTE4 (Prop_IBUFDS1_GTHE4_GTHE4_COMMON_I_ODIV2)
                                                      0.131     0.131 r  ibufds_inst/ODIV2
                         net (fo=2, routed)           0.099     0.230    ibufds_odiv2
    BUFG_GT_X0Y23        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.344 r  bufg_gt_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=28, routed)          1.663     2.007    refclk_hdmi_tx_bufg
    SLICE_X25Y229        FDRE                                         r  led_cnt_reg[2][17]/C

Slack:                    inf
  Source:                 fpga_top/<hidden>
                            (rising edge-triggered cell FDRE clocked by clk_25m  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            led_cnt_reg[2][18]/R
                            (rising edge-triggered cell FDRE clocked by hdmi_tx_clk_xcvr  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.751ns  (logic 0.078ns (10.390%)  route 0.673ns (89.610%))
  Logic Levels:           0  
  Clock Path Skew:        -0.338ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.007ns
    Source Clock Delay      (SCD):    2.345ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.140ns (routing 0.170ns, distribution 0.970ns)
  Clock Net Delay (Destination): 1.663ns (routing 0.954ns, distribution 0.709ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25m rise edge)    0.000     0.000 r  
    AD7                                               0.000     0.000 r  pin_hpio_refclk_i_p (IN)
                         net (fo=0)                   0.100     0.100    hpio_refclk_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.704     0.804 r  hpio_refclk_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.854    hpio_refclk_inst/OUT
    AD7                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.854 r  hpio_refclk_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     1.177    hpio_refclk
    BUFGCE_X0Y89         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.205 r  hpio_refclk_bufg_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=183, routed)         1.140     2.345    fpga_top/<hidden>
    SLICE_X24Y237        FDRE                                         r  fpga_top/<hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y237        FDRE (Prop_HFF2_SLICEM_C_Q)
                                                      0.078     2.423 r  fpga_top/<hidden>
                         net (fo=112, routed)         0.673     3.095    gblrst
    SLICE_X25Y229        FDRE                                         r  led_cnt_reg[2][18]/R
  -------------------------------------------------------------------    -------------------

                         (clock hdmi_tx_clk_xcvr rise edge)
                                                      0.000     0.000 r  
    GTHE4_COMMON_X0Y0                                 0.000     0.000 r  pin_hdmi_tx_clk_i_p (IN)
                         net (fo=0)                   0.000     0.000    pin_hdmi_tx_clk_i_p
    GTHE4_COMMON_X0Y0    IBUFDS_GTE4 (Prop_IBUFDS1_GTHE4_GTHE4_COMMON_I_ODIV2)
                                                      0.131     0.131 r  ibufds_inst/ODIV2
                         net (fo=2, routed)           0.099     0.230    ibufds_odiv2
    BUFG_GT_X0Y23        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.344 r  bufg_gt_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=28, routed)          1.663     2.007    refclk_hdmi_tx_bufg
    SLICE_X25Y229        FDRE                                         r  led_cnt_reg[2][18]/C

Slack:                    inf
  Source:                 fpga_top/<hidden>
                            (rising edge-triggered cell FDRE clocked by clk_25m  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            led_cnt_reg[2][19]/R
                            (rising edge-triggered cell FDRE clocked by hdmi_tx_clk_xcvr  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.751ns  (logic 0.078ns (10.390%)  route 0.673ns (89.610%))
  Logic Levels:           0  
  Clock Path Skew:        -0.338ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.007ns
    Source Clock Delay      (SCD):    2.345ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.140ns (routing 0.170ns, distribution 0.970ns)
  Clock Net Delay (Destination): 1.663ns (routing 0.954ns, distribution 0.709ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25m rise edge)    0.000     0.000 r  
    AD7                                               0.000     0.000 r  pin_hpio_refclk_i_p (IN)
                         net (fo=0)                   0.100     0.100    hpio_refclk_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.704     0.804 r  hpio_refclk_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.854    hpio_refclk_inst/OUT
    AD7                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.854 r  hpio_refclk_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     1.177    hpio_refclk
    BUFGCE_X0Y89         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.205 r  hpio_refclk_bufg_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=183, routed)         1.140     2.345    fpga_top/<hidden>
    SLICE_X24Y237        FDRE                                         r  fpga_top/<hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y237        FDRE (Prop_HFF2_SLICEM_C_Q)
                                                      0.078     2.423 r  fpga_top/<hidden>
                         net (fo=112, routed)         0.673     3.095    gblrst
    SLICE_X25Y229        FDRE                                         r  led_cnt_reg[2][19]/R
  -------------------------------------------------------------------    -------------------

                         (clock hdmi_tx_clk_xcvr rise edge)
                                                      0.000     0.000 r  
    GTHE4_COMMON_X0Y0                                 0.000     0.000 r  pin_hdmi_tx_clk_i_p (IN)
                         net (fo=0)                   0.000     0.000    pin_hdmi_tx_clk_i_p
    GTHE4_COMMON_X0Y0    IBUFDS_GTE4 (Prop_IBUFDS1_GTHE4_GTHE4_COMMON_I_ODIV2)
                                                      0.131     0.131 r  ibufds_inst/ODIV2
                         net (fo=2, routed)           0.099     0.230    ibufds_odiv2
    BUFG_GT_X0Y23        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.344 r  bufg_gt_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=28, routed)          1.663     2.007    refclk_hdmi_tx_bufg
    SLICE_X25Y229        FDRE                                         r  led_cnt_reg[2][19]/C

Slack:                    inf
  Source:                 fpga_top/<hidden>
                            (rising edge-triggered cell FDRE clocked by clk_25m  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            led_cnt_reg[2][20]/R
                            (rising edge-triggered cell FDRE clocked by hdmi_tx_clk_xcvr  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.748ns  (logic 0.078ns (10.432%)  route 0.670ns (89.568%))
  Logic Levels:           0  
  Clock Path Skew:        -0.339ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.006ns
    Source Clock Delay      (SCD):    2.345ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.140ns (routing 0.170ns, distribution 0.970ns)
  Clock Net Delay (Destination): 1.662ns (routing 0.954ns, distribution 0.708ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25m rise edge)    0.000     0.000 r  
    AD7                                               0.000     0.000 r  pin_hpio_refclk_i_p (IN)
                         net (fo=0)                   0.100     0.100    hpio_refclk_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.704     0.804 r  hpio_refclk_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.854    hpio_refclk_inst/OUT
    AD7                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.854 r  hpio_refclk_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     1.177    hpio_refclk
    BUFGCE_X0Y89         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.205 r  hpio_refclk_bufg_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=183, routed)         1.140     2.345    fpga_top/<hidden>
    SLICE_X24Y237        FDRE                                         r  fpga_top/<hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y237        FDRE (Prop_HFF2_SLICEM_C_Q)
                                                      0.078     2.423 r  fpga_top/<hidden>
                         net (fo=112, routed)         0.670     3.092    gblrst
    SLICE_X25Y229        FDRE                                         r  led_cnt_reg[2][20]/R
  -------------------------------------------------------------------    -------------------

                         (clock hdmi_tx_clk_xcvr rise edge)
                                                      0.000     0.000 r  
    GTHE4_COMMON_X0Y0                                 0.000     0.000 r  pin_hdmi_tx_clk_i_p (IN)
                         net (fo=0)                   0.000     0.000    pin_hdmi_tx_clk_i_p
    GTHE4_COMMON_X0Y0    IBUFDS_GTE4 (Prop_IBUFDS1_GTHE4_GTHE4_COMMON_I_ODIV2)
                                                      0.131     0.131 r  ibufds_inst/ODIV2
                         net (fo=2, routed)           0.099     0.230    ibufds_odiv2
    BUFG_GT_X0Y23        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.344 r  bufg_gt_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=28, routed)          1.662     2.006    refclk_hdmi_tx_bufg
    SLICE_X25Y229        FDRE                                         r  led_cnt_reg[2][20]/C

Slack:                    inf
  Source:                 fpga_top/<hidden>
                            (rising edge-triggered cell FDRE clocked by clk_25m  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            led_cnt_reg[2][21]/R
                            (rising edge-triggered cell FDRE clocked by hdmi_tx_clk_xcvr  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.748ns  (logic 0.078ns (10.432%)  route 0.670ns (89.568%))
  Logic Levels:           0  
  Clock Path Skew:        -0.339ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.006ns
    Source Clock Delay      (SCD):    2.345ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.140ns (routing 0.170ns, distribution 0.970ns)
  Clock Net Delay (Destination): 1.662ns (routing 0.954ns, distribution 0.708ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25m rise edge)    0.000     0.000 r  
    AD7                                               0.000     0.000 r  pin_hpio_refclk_i_p (IN)
                         net (fo=0)                   0.100     0.100    hpio_refclk_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.704     0.804 r  hpio_refclk_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.854    hpio_refclk_inst/OUT
    AD7                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.854 r  hpio_refclk_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     1.177    hpio_refclk
    BUFGCE_X0Y89         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.205 r  hpio_refclk_bufg_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=183, routed)         1.140     2.345    fpga_top/<hidden>
    SLICE_X24Y237        FDRE                                         r  fpga_top/<hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y237        FDRE (Prop_HFF2_SLICEM_C_Q)
                                                      0.078     2.423 r  fpga_top/<hidden>
                         net (fo=112, routed)         0.670     3.092    gblrst
    SLICE_X25Y229        FDRE                                         r  led_cnt_reg[2][21]/R
  -------------------------------------------------------------------    -------------------

                         (clock hdmi_tx_clk_xcvr rise edge)
                                                      0.000     0.000 r  
    GTHE4_COMMON_X0Y0                                 0.000     0.000 r  pin_hdmi_tx_clk_i_p (IN)
                         net (fo=0)                   0.000     0.000    pin_hdmi_tx_clk_i_p
    GTHE4_COMMON_X0Y0    IBUFDS_GTE4 (Prop_IBUFDS1_GTHE4_GTHE4_COMMON_I_ODIV2)
                                                      0.131     0.131 r  ibufds_inst/ODIV2
                         net (fo=2, routed)           0.099     0.230    ibufds_odiv2
    BUFG_GT_X0Y23        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.344 r  bufg_gt_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=28, routed)          1.662     2.006    refclk_hdmi_tx_bufg
    SLICE_X25Y229        FDRE                                         r  led_cnt_reg[2][21]/C

Slack:                    inf
  Source:                 fpga_top/<hidden>
                            (rising edge-triggered cell FDRE clocked by clk_25m  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            led_cnt_reg[2][22]/R
                            (rising edge-triggered cell FDRE clocked by hdmi_tx_clk_xcvr  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.748ns  (logic 0.078ns (10.432%)  route 0.670ns (89.568%))
  Logic Levels:           0  
  Clock Path Skew:        -0.339ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.006ns
    Source Clock Delay      (SCD):    2.345ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.140ns (routing 0.170ns, distribution 0.970ns)
  Clock Net Delay (Destination): 1.662ns (routing 0.954ns, distribution 0.708ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25m rise edge)    0.000     0.000 r  
    AD7                                               0.000     0.000 r  pin_hpio_refclk_i_p (IN)
                         net (fo=0)                   0.100     0.100    hpio_refclk_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.704     0.804 r  hpio_refclk_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.854    hpio_refclk_inst/OUT
    AD7                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.854 r  hpio_refclk_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     1.177    hpio_refclk
    BUFGCE_X0Y89         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.205 r  hpio_refclk_bufg_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=183, routed)         1.140     2.345    fpga_top/<hidden>
    SLICE_X24Y237        FDRE                                         r  fpga_top/<hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y237        FDRE (Prop_HFF2_SLICEM_C_Q)
                                                      0.078     2.423 r  fpga_top/<hidden>
                         net (fo=112, routed)         0.670     3.092    gblrst
    SLICE_X25Y229        FDRE                                         r  led_cnt_reg[2][22]/R
  -------------------------------------------------------------------    -------------------

                         (clock hdmi_tx_clk_xcvr rise edge)
                                                      0.000     0.000 r  
    GTHE4_COMMON_X0Y0                                 0.000     0.000 r  pin_hdmi_tx_clk_i_p (IN)
                         net (fo=0)                   0.000     0.000    pin_hdmi_tx_clk_i_p
    GTHE4_COMMON_X0Y0    IBUFDS_GTE4 (Prop_IBUFDS1_GTHE4_GTHE4_COMMON_I_ODIV2)
                                                      0.131     0.131 r  ibufds_inst/ODIV2
                         net (fo=2, routed)           0.099     0.230    ibufds_odiv2
    BUFG_GT_X0Y23        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.344 r  bufg_gt_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=28, routed)          1.662     2.006    refclk_hdmi_tx_bufg
    SLICE_X25Y229        FDRE                                         r  led_cnt_reg[2][22]/C

Slack:                    inf
  Source:                 fpga_top/<hidden>
                            (rising edge-triggered cell FDRE clocked by clk_25m  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            led_cnt_reg[2][23]/R
                            (rising edge-triggered cell FDRE clocked by hdmi_tx_clk_xcvr  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.748ns  (logic 0.078ns (10.432%)  route 0.670ns (89.568%))
  Logic Levels:           0  
  Clock Path Skew:        -0.339ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.006ns
    Source Clock Delay      (SCD):    2.345ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.140ns (routing 0.170ns, distribution 0.970ns)
  Clock Net Delay (Destination): 1.662ns (routing 0.954ns, distribution 0.708ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25m rise edge)    0.000     0.000 r  
    AD7                                               0.000     0.000 r  pin_hpio_refclk_i_p (IN)
                         net (fo=0)                   0.100     0.100    hpio_refclk_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.704     0.804 r  hpio_refclk_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.854    hpio_refclk_inst/OUT
    AD7                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.854 r  hpio_refclk_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     1.177    hpio_refclk
    BUFGCE_X0Y89         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.205 r  hpio_refclk_bufg_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=183, routed)         1.140     2.345    fpga_top/<hidden>
    SLICE_X24Y237        FDRE                                         r  fpga_top/<hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y237        FDRE (Prop_HFF2_SLICEM_C_Q)
                                                      0.078     2.423 r  fpga_top/<hidden>
                         net (fo=112, routed)         0.670     3.092    gblrst
    SLICE_X25Y229        FDRE                                         r  led_cnt_reg[2][23]/R
  -------------------------------------------------------------------    -------------------

                         (clock hdmi_tx_clk_xcvr rise edge)
                                                      0.000     0.000 r  
    GTHE4_COMMON_X0Y0                                 0.000     0.000 r  pin_hdmi_tx_clk_i_p (IN)
                         net (fo=0)                   0.000     0.000    pin_hdmi_tx_clk_i_p
    GTHE4_COMMON_X0Y0    IBUFDS_GTE4 (Prop_IBUFDS1_GTHE4_GTHE4_COMMON_I_ODIV2)
                                                      0.131     0.131 r  ibufds_inst/ODIV2
                         net (fo=2, routed)           0.099     0.230    ibufds_odiv2
    BUFG_GT_X0Y23        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.344 r  bufg_gt_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=28, routed)          1.662     2.006    refclk_hdmi_tx_bufg
    SLICE_X25Y229        FDRE                                         r  led_cnt_reg[2][23]/C

Slack:                    inf
  Source:                 fpga_top/<hidden>
                            (rising edge-triggered cell FDRE clocked by clk_25m  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            led_cnt_reg[2][0]/R
                            (rising edge-triggered cell FDRE clocked by hdmi_tx_clk_xcvr  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.735ns  (logic 0.078ns (10.606%)  route 0.657ns (89.394%))
  Logic Levels:           0  
  Clock Path Skew:        -0.340ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.005ns
    Source Clock Delay      (SCD):    2.345ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.140ns (routing 0.170ns, distribution 0.970ns)
  Clock Net Delay (Destination): 1.661ns (routing 0.954ns, distribution 0.707ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25m rise edge)    0.000     0.000 r  
    AD7                                               0.000     0.000 r  pin_hpio_refclk_i_p (IN)
                         net (fo=0)                   0.100     0.100    hpio_refclk_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.704     0.804 r  hpio_refclk_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.854    hpio_refclk_inst/OUT
    AD7                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.854 r  hpio_refclk_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     1.177    hpio_refclk
    BUFGCE_X0Y89         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.205 r  hpio_refclk_bufg_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=183, routed)         1.140     2.345    fpga_top/<hidden>
    SLICE_X24Y237        FDRE                                         r  fpga_top/<hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y237        FDRE (Prop_HFF2_SLICEM_C_Q)
                                                      0.078     2.423 r  fpga_top/<hidden>
                         net (fo=112, routed)         0.657     3.080    gblrst
    SLICE_X25Y227        FDRE                                         r  led_cnt_reg[2][0]/R
  -------------------------------------------------------------------    -------------------

                         (clock hdmi_tx_clk_xcvr rise edge)
                                                      0.000     0.000 r  
    GTHE4_COMMON_X0Y0                                 0.000     0.000 r  pin_hdmi_tx_clk_i_p (IN)
                         net (fo=0)                   0.000     0.000    pin_hdmi_tx_clk_i_p
    GTHE4_COMMON_X0Y0    IBUFDS_GTE4 (Prop_IBUFDS1_GTHE4_GTHE4_COMMON_I_ODIV2)
                                                      0.131     0.131 r  ibufds_inst/ODIV2
                         net (fo=2, routed)           0.099     0.230    ibufds_odiv2
    BUFG_GT_X0Y23        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.344 r  bufg_gt_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=28, routed)          1.661     2.005    refclk_hdmi_tx_bufg
    SLICE_X25Y227        FDRE                                         r  led_cnt_reg[2][0]/C

Slack:                    inf
  Source:                 fpga_top/<hidden>
                            (rising edge-triggered cell FDRE clocked by clk_25m  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            led_cnt_reg[2][1]/R
                            (rising edge-triggered cell FDRE clocked by hdmi_tx_clk_xcvr  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.735ns  (logic 0.078ns (10.606%)  route 0.657ns (89.394%))
  Logic Levels:           0  
  Clock Path Skew:        -0.340ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.005ns
    Source Clock Delay      (SCD):    2.345ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.140ns (routing 0.170ns, distribution 0.970ns)
  Clock Net Delay (Destination): 1.661ns (routing 0.954ns, distribution 0.707ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25m rise edge)    0.000     0.000 r  
    AD7                                               0.000     0.000 r  pin_hpio_refclk_i_p (IN)
                         net (fo=0)                   0.100     0.100    hpio_refclk_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.704     0.804 r  hpio_refclk_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.854    hpio_refclk_inst/OUT
    AD7                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.854 r  hpio_refclk_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     1.177    hpio_refclk
    BUFGCE_X0Y89         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.205 r  hpio_refclk_bufg_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=183, routed)         1.140     2.345    fpga_top/<hidden>
    SLICE_X24Y237        FDRE                                         r  fpga_top/<hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y237        FDRE (Prop_HFF2_SLICEM_C_Q)
                                                      0.078     2.423 r  fpga_top/<hidden>
                         net (fo=112, routed)         0.657     3.080    gblrst
    SLICE_X25Y227        FDRE                                         r  led_cnt_reg[2][1]/R
  -------------------------------------------------------------------    -------------------

                         (clock hdmi_tx_clk_xcvr rise edge)
                                                      0.000     0.000 r  
    GTHE4_COMMON_X0Y0                                 0.000     0.000 r  pin_hdmi_tx_clk_i_p (IN)
                         net (fo=0)                   0.000     0.000    pin_hdmi_tx_clk_i_p
    GTHE4_COMMON_X0Y0    IBUFDS_GTE4 (Prop_IBUFDS1_GTHE4_GTHE4_COMMON_I_ODIV2)
                                                      0.131     0.131 r  ibufds_inst/ODIV2
                         net (fo=2, routed)           0.099     0.230    ibufds_odiv2
    BUFG_GT_X0Y23        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.344 r  bufg_gt_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=28, routed)          1.661     2.005    refclk_hdmi_tx_bufg
    SLICE_X25Y227        FDRE                                         r  led_cnt_reg[2][1]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 fpga_top/<hidden>
                            (rising edge-triggered cell FDRE clocked by clk_25m  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            led_cnt_reg[2][24]/R
                            (rising edge-triggered cell FDRE clocked by hdmi_tx_clk_xcvr  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.266ns  (logic 0.039ns (14.670%)  route 0.227ns (85.330%))
  Logic Levels:           0  
  Clock Path Skew:        0.280ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.575ns
    Source Clock Delay      (SCD):    1.295ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.646ns (routing 0.096ns, distribution 0.550ns)
  Clock Net Delay (Destination): 1.167ns (routing 0.643ns, distribution 0.524ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25m rise edge)    0.000     0.000 r  
    AD7                                               0.000     0.000 r  pin_hpio_refclk_i_p (IN)
                         net (fo=0)                   0.079     0.079    hpio_refclk_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.369     0.448 r  hpio_refclk_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.488    hpio_refclk_inst/OUT
    AD7                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.488 r  hpio_refclk_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.144     0.632    hpio_refclk
    BUFGCE_X0Y89         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.649 r  hpio_refclk_bufg_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=183, routed)         0.646     1.295    fpga_top/<hidden>
    SLICE_X24Y237        FDRE                                         r  fpga_top/<hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y237        FDRE (Prop_HFF2_SLICEM_C_Q)
                                                      0.039     1.334 r  fpga_top/<hidden>
                         net (fo=112, routed)         0.227     1.560    gblrst
    SLICE_X25Y230        FDRE                                         r  led_cnt_reg[2][24]/R
  -------------------------------------------------------------------    -------------------

                         (clock hdmi_tx_clk_xcvr rise edge)
                                                      0.000     0.000 r  
    GTHE4_COMMON_X0Y0                                 0.000     0.000 r  pin_hdmi_tx_clk_i_p (IN)
                         net (fo=0)                   0.000     0.000    pin_hdmi_tx_clk_i_p
    GTHE4_COMMON_X0Y0    IBUFDS_GTE4 (Prop_IBUFDS1_GTHE4_GTHE4_COMMON_I_ODIV2)
                                                      0.241     0.241 r  ibufds_inst/ODIV2
                         net (fo=2, routed)           0.085     0.326    ibufds_odiv2
    BUFG_GT_X0Y23        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.408 r  bufg_gt_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=28, routed)          1.167     1.575    refclk_hdmi_tx_bufg
    SLICE_X25Y230        FDRE                                         r  led_cnt_reg[2][24]/C

Slack:                    inf
  Source:                 fpga_top/<hidden>
                            (rising edge-triggered cell FDRE clocked by clk_25m  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            led_cnt_reg[2][25]/R
                            (rising edge-triggered cell FDRE clocked by hdmi_tx_clk_xcvr  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.266ns  (logic 0.039ns (14.670%)  route 0.227ns (85.330%))
  Logic Levels:           0  
  Clock Path Skew:        0.280ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.575ns
    Source Clock Delay      (SCD):    1.295ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.646ns (routing 0.096ns, distribution 0.550ns)
  Clock Net Delay (Destination): 1.167ns (routing 0.643ns, distribution 0.524ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25m rise edge)    0.000     0.000 r  
    AD7                                               0.000     0.000 r  pin_hpio_refclk_i_p (IN)
                         net (fo=0)                   0.079     0.079    hpio_refclk_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.369     0.448 r  hpio_refclk_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.488    hpio_refclk_inst/OUT
    AD7                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.488 r  hpio_refclk_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.144     0.632    hpio_refclk
    BUFGCE_X0Y89         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.649 r  hpio_refclk_bufg_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=183, routed)         0.646     1.295    fpga_top/<hidden>
    SLICE_X24Y237        FDRE                                         r  fpga_top/<hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y237        FDRE (Prop_HFF2_SLICEM_C_Q)
                                                      0.039     1.334 r  fpga_top/<hidden>
                         net (fo=112, routed)         0.227     1.560    gblrst
    SLICE_X25Y230        FDRE                                         r  led_cnt_reg[2][25]/R
  -------------------------------------------------------------------    -------------------

                         (clock hdmi_tx_clk_xcvr rise edge)
                                                      0.000     0.000 r  
    GTHE4_COMMON_X0Y0                                 0.000     0.000 r  pin_hdmi_tx_clk_i_p (IN)
                         net (fo=0)                   0.000     0.000    pin_hdmi_tx_clk_i_p
    GTHE4_COMMON_X0Y0    IBUFDS_GTE4 (Prop_IBUFDS1_GTHE4_GTHE4_COMMON_I_ODIV2)
                                                      0.241     0.241 r  ibufds_inst/ODIV2
                         net (fo=2, routed)           0.085     0.326    ibufds_odiv2
    BUFG_GT_X0Y23        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.408 r  bufg_gt_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=28, routed)          1.167     1.575    refclk_hdmi_tx_bufg
    SLICE_X25Y230        FDRE                                         r  led_cnt_reg[2][25]/C

Slack:                    inf
  Source:                 fpga_top/<hidden>
                            (rising edge-triggered cell FDRE clocked by clk_25m  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            led_cnt_reg[2][26]/R
                            (rising edge-triggered cell FDRE clocked by hdmi_tx_clk_xcvr  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.266ns  (logic 0.039ns (14.670%)  route 0.227ns (85.330%))
  Logic Levels:           0  
  Clock Path Skew:        0.280ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.575ns
    Source Clock Delay      (SCD):    1.295ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.646ns (routing 0.096ns, distribution 0.550ns)
  Clock Net Delay (Destination): 1.167ns (routing 0.643ns, distribution 0.524ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25m rise edge)    0.000     0.000 r  
    AD7                                               0.000     0.000 r  pin_hpio_refclk_i_p (IN)
                         net (fo=0)                   0.079     0.079    hpio_refclk_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.369     0.448 r  hpio_refclk_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.488    hpio_refclk_inst/OUT
    AD7                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.488 r  hpio_refclk_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.144     0.632    hpio_refclk
    BUFGCE_X0Y89         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.649 r  hpio_refclk_bufg_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=183, routed)         0.646     1.295    fpga_top/<hidden>
    SLICE_X24Y237        FDRE                                         r  fpga_top/<hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y237        FDRE (Prop_HFF2_SLICEM_C_Q)
                                                      0.039     1.334 r  fpga_top/<hidden>
                         net (fo=112, routed)         0.227     1.560    gblrst
    SLICE_X25Y230        FDRE                                         r  led_cnt_reg[2][26]/R
  -------------------------------------------------------------------    -------------------

                         (clock hdmi_tx_clk_xcvr rise edge)
                                                      0.000     0.000 r  
    GTHE4_COMMON_X0Y0                                 0.000     0.000 r  pin_hdmi_tx_clk_i_p (IN)
                         net (fo=0)                   0.000     0.000    pin_hdmi_tx_clk_i_p
    GTHE4_COMMON_X0Y0    IBUFDS_GTE4 (Prop_IBUFDS1_GTHE4_GTHE4_COMMON_I_ODIV2)
                                                      0.241     0.241 r  ibufds_inst/ODIV2
                         net (fo=2, routed)           0.085     0.326    ibufds_odiv2
    BUFG_GT_X0Y23        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.408 r  bufg_gt_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=28, routed)          1.167     1.575    refclk_hdmi_tx_bufg
    SLICE_X25Y230        FDRE                                         r  led_cnt_reg[2][26]/C

Slack:                    inf
  Source:                 fpga_top/<hidden>
                            (rising edge-triggered cell FDRE clocked by clk_25m  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            led_cnt_reg[2][27]/R
                            (rising edge-triggered cell FDRE clocked by hdmi_tx_clk_xcvr  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.266ns  (logic 0.039ns (14.670%)  route 0.227ns (85.330%))
  Logic Levels:           0  
  Clock Path Skew:        0.280ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.575ns
    Source Clock Delay      (SCD):    1.295ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.646ns (routing 0.096ns, distribution 0.550ns)
  Clock Net Delay (Destination): 1.167ns (routing 0.643ns, distribution 0.524ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25m rise edge)    0.000     0.000 r  
    AD7                                               0.000     0.000 r  pin_hpio_refclk_i_p (IN)
                         net (fo=0)                   0.079     0.079    hpio_refclk_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.369     0.448 r  hpio_refclk_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.488    hpio_refclk_inst/OUT
    AD7                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.488 r  hpio_refclk_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.144     0.632    hpio_refclk
    BUFGCE_X0Y89         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.649 r  hpio_refclk_bufg_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=183, routed)         0.646     1.295    fpga_top/<hidden>
    SLICE_X24Y237        FDRE                                         r  fpga_top/<hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y237        FDRE (Prop_HFF2_SLICEM_C_Q)
                                                      0.039     1.334 r  fpga_top/<hidden>
                         net (fo=112, routed)         0.227     1.560    gblrst
    SLICE_X25Y230        FDRE                                         r  led_cnt_reg[2][27]/R
  -------------------------------------------------------------------    -------------------

                         (clock hdmi_tx_clk_xcvr rise edge)
                                                      0.000     0.000 r  
    GTHE4_COMMON_X0Y0                                 0.000     0.000 r  pin_hdmi_tx_clk_i_p (IN)
                         net (fo=0)                   0.000     0.000    pin_hdmi_tx_clk_i_p
    GTHE4_COMMON_X0Y0    IBUFDS_GTE4 (Prop_IBUFDS1_GTHE4_GTHE4_COMMON_I_ODIV2)
                                                      0.241     0.241 r  ibufds_inst/ODIV2
                         net (fo=2, routed)           0.085     0.326    ibufds_odiv2
    BUFG_GT_X0Y23        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.408 r  bufg_gt_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=28, routed)          1.167     1.575    refclk_hdmi_tx_bufg
    SLICE_X25Y230        FDRE                                         r  led_cnt_reg[2][27]/C

Slack:                    inf
  Source:                 fpga_top/<hidden>
                            (rising edge-triggered cell FDRE clocked by clk_25m  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            led_cnt_reg[2][12]/R
                            (rising edge-triggered cell FDRE clocked by hdmi_tx_clk_xcvr  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.304ns  (logic 0.039ns (12.810%)  route 0.265ns (87.190%))
  Logic Levels:           0  
  Clock Path Skew:        0.281ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.576ns
    Source Clock Delay      (SCD):    1.295ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.646ns (routing 0.096ns, distribution 0.550ns)
  Clock Net Delay (Destination): 1.168ns (routing 0.643ns, distribution 0.525ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25m rise edge)    0.000     0.000 r  
    AD7                                               0.000     0.000 r  pin_hpio_refclk_i_p (IN)
                         net (fo=0)                   0.079     0.079    hpio_refclk_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.369     0.448 r  hpio_refclk_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.488    hpio_refclk_inst/OUT
    AD7                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.488 r  hpio_refclk_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.144     0.632    hpio_refclk
    BUFGCE_X0Y89         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.649 r  hpio_refclk_bufg_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=183, routed)         0.646     1.295    fpga_top/<hidden>
    SLICE_X24Y237        FDRE                                         r  fpga_top/<hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y237        FDRE (Prop_HFF2_SLICEM_C_Q)
                                                      0.039     1.334 r  fpga_top/<hidden>
                         net (fo=112, routed)         0.265     1.599    gblrst
    SLICE_X25Y228        FDRE                                         r  led_cnt_reg[2][12]/R
  -------------------------------------------------------------------    -------------------

                         (clock hdmi_tx_clk_xcvr rise edge)
                                                      0.000     0.000 r  
    GTHE4_COMMON_X0Y0                                 0.000     0.000 r  pin_hdmi_tx_clk_i_p (IN)
                         net (fo=0)                   0.000     0.000    pin_hdmi_tx_clk_i_p
    GTHE4_COMMON_X0Y0    IBUFDS_GTE4 (Prop_IBUFDS1_GTHE4_GTHE4_COMMON_I_ODIV2)
                                                      0.241     0.241 r  ibufds_inst/ODIV2
                         net (fo=2, routed)           0.085     0.326    ibufds_odiv2
    BUFG_GT_X0Y23        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.408 r  bufg_gt_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=28, routed)          1.168     1.576    refclk_hdmi_tx_bufg
    SLICE_X25Y228        FDRE                                         r  led_cnt_reg[2][12]/C

Slack:                    inf
  Source:                 fpga_top/<hidden>
                            (rising edge-triggered cell FDRE clocked by clk_25m  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            led_cnt_reg[2][13]/R
                            (rising edge-triggered cell FDRE clocked by hdmi_tx_clk_xcvr  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.304ns  (logic 0.039ns (12.810%)  route 0.265ns (87.190%))
  Logic Levels:           0  
  Clock Path Skew:        0.281ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.576ns
    Source Clock Delay      (SCD):    1.295ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.646ns (routing 0.096ns, distribution 0.550ns)
  Clock Net Delay (Destination): 1.168ns (routing 0.643ns, distribution 0.525ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25m rise edge)    0.000     0.000 r  
    AD7                                               0.000     0.000 r  pin_hpio_refclk_i_p (IN)
                         net (fo=0)                   0.079     0.079    hpio_refclk_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.369     0.448 r  hpio_refclk_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.488    hpio_refclk_inst/OUT
    AD7                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.488 r  hpio_refclk_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.144     0.632    hpio_refclk
    BUFGCE_X0Y89         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.649 r  hpio_refclk_bufg_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=183, routed)         0.646     1.295    fpga_top/<hidden>
    SLICE_X24Y237        FDRE                                         r  fpga_top/<hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y237        FDRE (Prop_HFF2_SLICEM_C_Q)
                                                      0.039     1.334 r  fpga_top/<hidden>
                         net (fo=112, routed)         0.265     1.599    gblrst
    SLICE_X25Y228        FDRE                                         r  led_cnt_reg[2][13]/R
  -------------------------------------------------------------------    -------------------

                         (clock hdmi_tx_clk_xcvr rise edge)
                                                      0.000     0.000 r  
    GTHE4_COMMON_X0Y0                                 0.000     0.000 r  pin_hdmi_tx_clk_i_p (IN)
                         net (fo=0)                   0.000     0.000    pin_hdmi_tx_clk_i_p
    GTHE4_COMMON_X0Y0    IBUFDS_GTE4 (Prop_IBUFDS1_GTHE4_GTHE4_COMMON_I_ODIV2)
                                                      0.241     0.241 r  ibufds_inst/ODIV2
                         net (fo=2, routed)           0.085     0.326    ibufds_odiv2
    BUFG_GT_X0Y23        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.408 r  bufg_gt_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=28, routed)          1.168     1.576    refclk_hdmi_tx_bufg
    SLICE_X25Y228        FDRE                                         r  led_cnt_reg[2][13]/C

Slack:                    inf
  Source:                 fpga_top/<hidden>
                            (rising edge-triggered cell FDRE clocked by clk_25m  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            led_cnt_reg[2][14]/R
                            (rising edge-triggered cell FDRE clocked by hdmi_tx_clk_xcvr  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.304ns  (logic 0.039ns (12.810%)  route 0.265ns (87.190%))
  Logic Levels:           0  
  Clock Path Skew:        0.281ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.576ns
    Source Clock Delay      (SCD):    1.295ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.646ns (routing 0.096ns, distribution 0.550ns)
  Clock Net Delay (Destination): 1.168ns (routing 0.643ns, distribution 0.525ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25m rise edge)    0.000     0.000 r  
    AD7                                               0.000     0.000 r  pin_hpio_refclk_i_p (IN)
                         net (fo=0)                   0.079     0.079    hpio_refclk_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.369     0.448 r  hpio_refclk_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.488    hpio_refclk_inst/OUT
    AD7                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.488 r  hpio_refclk_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.144     0.632    hpio_refclk
    BUFGCE_X0Y89         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.649 r  hpio_refclk_bufg_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=183, routed)         0.646     1.295    fpga_top/<hidden>
    SLICE_X24Y237        FDRE                                         r  fpga_top/<hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y237        FDRE (Prop_HFF2_SLICEM_C_Q)
                                                      0.039     1.334 r  fpga_top/<hidden>
                         net (fo=112, routed)         0.265     1.599    gblrst
    SLICE_X25Y228        FDRE                                         r  led_cnt_reg[2][14]/R
  -------------------------------------------------------------------    -------------------

                         (clock hdmi_tx_clk_xcvr rise edge)
                                                      0.000     0.000 r  
    GTHE4_COMMON_X0Y0                                 0.000     0.000 r  pin_hdmi_tx_clk_i_p (IN)
                         net (fo=0)                   0.000     0.000    pin_hdmi_tx_clk_i_p
    GTHE4_COMMON_X0Y0    IBUFDS_GTE4 (Prop_IBUFDS1_GTHE4_GTHE4_COMMON_I_ODIV2)
                                                      0.241     0.241 r  ibufds_inst/ODIV2
                         net (fo=2, routed)           0.085     0.326    ibufds_odiv2
    BUFG_GT_X0Y23        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.408 r  bufg_gt_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=28, routed)          1.168     1.576    refclk_hdmi_tx_bufg
    SLICE_X25Y228        FDRE                                         r  led_cnt_reg[2][14]/C

Slack:                    inf
  Source:                 fpga_top/<hidden>
                            (rising edge-triggered cell FDRE clocked by clk_25m  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            led_cnt_reg[2][15]/R
                            (rising edge-triggered cell FDRE clocked by hdmi_tx_clk_xcvr  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.304ns  (logic 0.039ns (12.810%)  route 0.265ns (87.190%))
  Logic Levels:           0  
  Clock Path Skew:        0.281ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.576ns
    Source Clock Delay      (SCD):    1.295ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.646ns (routing 0.096ns, distribution 0.550ns)
  Clock Net Delay (Destination): 1.168ns (routing 0.643ns, distribution 0.525ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25m rise edge)    0.000     0.000 r  
    AD7                                               0.000     0.000 r  pin_hpio_refclk_i_p (IN)
                         net (fo=0)                   0.079     0.079    hpio_refclk_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.369     0.448 r  hpio_refclk_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.488    hpio_refclk_inst/OUT
    AD7                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.488 r  hpio_refclk_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.144     0.632    hpio_refclk
    BUFGCE_X0Y89         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.649 r  hpio_refclk_bufg_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=183, routed)         0.646     1.295    fpga_top/<hidden>
    SLICE_X24Y237        FDRE                                         r  fpga_top/<hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y237        FDRE (Prop_HFF2_SLICEM_C_Q)
                                                      0.039     1.334 r  fpga_top/<hidden>
                         net (fo=112, routed)         0.265     1.599    gblrst
    SLICE_X25Y228        FDRE                                         r  led_cnt_reg[2][15]/R
  -------------------------------------------------------------------    -------------------

                         (clock hdmi_tx_clk_xcvr rise edge)
                                                      0.000     0.000 r  
    GTHE4_COMMON_X0Y0                                 0.000     0.000 r  pin_hdmi_tx_clk_i_p (IN)
                         net (fo=0)                   0.000     0.000    pin_hdmi_tx_clk_i_p
    GTHE4_COMMON_X0Y0    IBUFDS_GTE4 (Prop_IBUFDS1_GTHE4_GTHE4_COMMON_I_ODIV2)
                                                      0.241     0.241 r  ibufds_inst/ODIV2
                         net (fo=2, routed)           0.085     0.326    ibufds_odiv2
    BUFG_GT_X0Y23        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.408 r  bufg_gt_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=28, routed)          1.168     1.576    refclk_hdmi_tx_bufg
    SLICE_X25Y228        FDRE                                         r  led_cnt_reg[2][15]/C

Slack:                    inf
  Source:                 fpga_top/<hidden>
                            (rising edge-triggered cell FDRE clocked by clk_25m  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            led_cnt_reg[2][10]/R
                            (rising edge-triggered cell FDRE clocked by hdmi_tx_clk_xcvr  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.305ns  (logic 0.039ns (12.768%)  route 0.266ns (87.232%))
  Logic Levels:           0  
  Clock Path Skew:        0.283ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.578ns
    Source Clock Delay      (SCD):    1.295ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.646ns (routing 0.096ns, distribution 0.550ns)
  Clock Net Delay (Destination): 1.170ns (routing 0.643ns, distribution 0.527ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25m rise edge)    0.000     0.000 r  
    AD7                                               0.000     0.000 r  pin_hpio_refclk_i_p (IN)
                         net (fo=0)                   0.079     0.079    hpio_refclk_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.369     0.448 r  hpio_refclk_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.488    hpio_refclk_inst/OUT
    AD7                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.488 r  hpio_refclk_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.144     0.632    hpio_refclk
    BUFGCE_X0Y89         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.649 r  hpio_refclk_bufg_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=183, routed)         0.646     1.295    fpga_top/<hidden>
    SLICE_X24Y237        FDRE                                         r  fpga_top/<hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y237        FDRE (Prop_HFF2_SLICEM_C_Q)
                                                      0.039     1.334 r  fpga_top/<hidden>
                         net (fo=112, routed)         0.266     1.600    gblrst
    SLICE_X25Y228        FDRE                                         r  led_cnt_reg[2][10]/R
  -------------------------------------------------------------------    -------------------

                         (clock hdmi_tx_clk_xcvr rise edge)
                                                      0.000     0.000 r  
    GTHE4_COMMON_X0Y0                                 0.000     0.000 r  pin_hdmi_tx_clk_i_p (IN)
                         net (fo=0)                   0.000     0.000    pin_hdmi_tx_clk_i_p
    GTHE4_COMMON_X0Y0    IBUFDS_GTE4 (Prop_IBUFDS1_GTHE4_GTHE4_COMMON_I_ODIV2)
                                                      0.241     0.241 r  ibufds_inst/ODIV2
                         net (fo=2, routed)           0.085     0.326    ibufds_odiv2
    BUFG_GT_X0Y23        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.408 r  bufg_gt_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=28, routed)          1.170     1.578    refclk_hdmi_tx_bufg
    SLICE_X25Y228        FDRE                                         r  led_cnt_reg[2][10]/C

Slack:                    inf
  Source:                 fpga_top/<hidden>
                            (rising edge-triggered cell FDRE clocked by clk_25m  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            led_cnt_reg[2][11]/R
                            (rising edge-triggered cell FDRE clocked by hdmi_tx_clk_xcvr  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.305ns  (logic 0.039ns (12.768%)  route 0.266ns (87.232%))
  Logic Levels:           0  
  Clock Path Skew:        0.283ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.578ns
    Source Clock Delay      (SCD):    1.295ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.646ns (routing 0.096ns, distribution 0.550ns)
  Clock Net Delay (Destination): 1.170ns (routing 0.643ns, distribution 0.527ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25m rise edge)    0.000     0.000 r  
    AD7                                               0.000     0.000 r  pin_hpio_refclk_i_p (IN)
                         net (fo=0)                   0.079     0.079    hpio_refclk_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.369     0.448 r  hpio_refclk_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.488    hpio_refclk_inst/OUT
    AD7                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.488 r  hpio_refclk_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.144     0.632    hpio_refclk
    BUFGCE_X0Y89         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.649 r  hpio_refclk_bufg_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=183, routed)         0.646     1.295    fpga_top/<hidden>
    SLICE_X24Y237        FDRE                                         r  fpga_top/<hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y237        FDRE (Prop_HFF2_SLICEM_C_Q)
                                                      0.039     1.334 r  fpga_top/<hidden>
                         net (fo=112, routed)         0.266     1.600    gblrst
    SLICE_X25Y228        FDRE                                         r  led_cnt_reg[2][11]/R
  -------------------------------------------------------------------    -------------------

                         (clock hdmi_tx_clk_xcvr rise edge)
                                                      0.000     0.000 r  
    GTHE4_COMMON_X0Y0                                 0.000     0.000 r  pin_hdmi_tx_clk_i_p (IN)
                         net (fo=0)                   0.000     0.000    pin_hdmi_tx_clk_i_p
    GTHE4_COMMON_X0Y0    IBUFDS_GTE4 (Prop_IBUFDS1_GTHE4_GTHE4_COMMON_I_ODIV2)
                                                      0.241     0.241 r  ibufds_inst/ODIV2
                         net (fo=2, routed)           0.085     0.326    ibufds_odiv2
    BUFG_GT_X0Y23        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.408 r  bufg_gt_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=28, routed)          1.170     1.578    refclk_hdmi_tx_bufg
    SLICE_X25Y228        FDRE                                         r  led_cnt_reg[2][11]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out1_clk_125m_pll
  To Clock:  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.bufg_gt_rxoutclkmon_inst/O

Max Delay             7 Endpoints
Min Delay             7 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/state_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_125m_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/rst_in_meta_reg/PRE
                            (recovery check against rising-edge clock xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.bufg_gt_rxoutclkmon_inst/O  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        0.405ns  (logic 0.079ns (19.524%)  route 0.326ns (80.476%))
  Logic Levels:           0  
  Clock Path Skew:        -2.786ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.489ns
    Source Clock Delay      (SCD):    3.275ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.320ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.185ns
    Phase Error              (PE):    0.222ns
  Clock Net Delay (Source):      2.188ns (routing 1.000ns, distribution 1.188ns)
  Clock Net Delay (Destination): 0.489ns (routing 0.001ns, distribution 0.488ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_125m_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X0Y89         BUFGCE                       0.000     0.000 r  hpio_refclk_bufg_inst/O
                         net (fo=183, routed)         0.941     0.941    clk_125m_pll/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.814 r  clk_125m_pll/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     1.059    clk_125m_pll/inst/clk_out1_clk_125m_pll
    BUFGCE_X0Y90         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.087 r  clk_125m_pll/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=1492, routed)        2.188     3.275    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/drpclk_in[0]
    SLICE_X54Y12         FDPE                                         r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y12         FDPE (Prop_HFF_SLICEM_C_Q)
                                                      0.079     3.354 f  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/state_reg[0]/Q
                         net (fo=9, routed)           0.326     3.680    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/out
    SLICE_X55Y8          FDPE                                         f  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/rst_in_meta_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.bufg_gt_rxoutclkmon_inst/O rise edge)
                                                      0.000     0.000 r  
    BUFG_GT_X0Y22        BUFG_GT                      0.000     0.000 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.bufg_gt_rxoutclkmon_inst/O
    X2Y0 (CLOCK_ROOT)    net (fo=31, routed)          0.489     0.489    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/gen_cal_rx_en.rxoutclkmon
    SLICE_X55Y8          FDPE                                         r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/rst_in_meta_reg/C

Slack:                    inf
  Source:                 xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/state_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_125m_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/rst_in_out_reg/PRE
                            (recovery check against rising-edge clock xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.bufg_gt_rxoutclkmon_inst/O  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        0.405ns  (logic 0.079ns (19.524%)  route 0.326ns (80.476%))
  Logic Levels:           0  
  Clock Path Skew:        -2.786ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.489ns
    Source Clock Delay      (SCD):    3.275ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.320ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.185ns
    Phase Error              (PE):    0.222ns
  Clock Net Delay (Source):      2.188ns (routing 1.000ns, distribution 1.188ns)
  Clock Net Delay (Destination): 0.489ns (routing 0.001ns, distribution 0.488ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_125m_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X0Y89         BUFGCE                       0.000     0.000 r  hpio_refclk_bufg_inst/O
                         net (fo=183, routed)         0.941     0.941    clk_125m_pll/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.814 r  clk_125m_pll/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     1.059    clk_125m_pll/inst/clk_out1_clk_125m_pll
    BUFGCE_X0Y90         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.087 r  clk_125m_pll/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=1492, routed)        2.188     3.275    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/drpclk_in[0]
    SLICE_X54Y12         FDPE                                         r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y12         FDPE (Prop_HFF_SLICEM_C_Q)
                                                      0.079     3.354 f  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/state_reg[0]/Q
                         net (fo=9, routed)           0.326     3.680    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/out
    SLICE_X55Y8          FDPE                                         f  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/rst_in_out_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.bufg_gt_rxoutclkmon_inst/O rise edge)
                                                      0.000     0.000 r  
    BUFG_GT_X0Y22        BUFG_GT                      0.000     0.000 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.bufg_gt_rxoutclkmon_inst/O
    X2Y0 (CLOCK_ROOT)    net (fo=31, routed)          0.489     0.489    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/gen_cal_rx_en.rxoutclkmon
    SLICE_X55Y8          FDPE                                         r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/rst_in_out_reg/C

Slack:                    inf
  Source:                 xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/state_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_125m_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/rst_in_sync1_reg/PRE
                            (recovery check against rising-edge clock xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.bufg_gt_rxoutclkmon_inst/O  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        0.405ns  (logic 0.079ns (19.524%)  route 0.326ns (80.476%))
  Logic Levels:           0  
  Clock Path Skew:        -2.786ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.489ns
    Source Clock Delay      (SCD):    3.275ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.320ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.185ns
    Phase Error              (PE):    0.222ns
  Clock Net Delay (Source):      2.188ns (routing 1.000ns, distribution 1.188ns)
  Clock Net Delay (Destination): 0.489ns (routing 0.001ns, distribution 0.488ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_125m_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X0Y89         BUFGCE                       0.000     0.000 r  hpio_refclk_bufg_inst/O
                         net (fo=183, routed)         0.941     0.941    clk_125m_pll/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.814 r  clk_125m_pll/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     1.059    clk_125m_pll/inst/clk_out1_clk_125m_pll
    BUFGCE_X0Y90         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.087 r  clk_125m_pll/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=1492, routed)        2.188     3.275    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/drpclk_in[0]
    SLICE_X54Y12         FDPE                                         r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y12         FDPE (Prop_HFF_SLICEM_C_Q)
                                                      0.079     3.354 f  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/state_reg[0]/Q
                         net (fo=9, routed)           0.326     3.680    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/out
    SLICE_X55Y8          FDPE                                         f  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/rst_in_sync1_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.bufg_gt_rxoutclkmon_inst/O rise edge)
                                                      0.000     0.000 r  
    BUFG_GT_X0Y22        BUFG_GT                      0.000     0.000 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.bufg_gt_rxoutclkmon_inst/O
    X2Y0 (CLOCK_ROOT)    net (fo=31, routed)          0.489     0.489    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/gen_cal_rx_en.rxoutclkmon
    SLICE_X55Y8          FDPE                                         r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/rst_in_sync1_reg/C

Slack:                    inf
  Source:                 xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/state_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_125m_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/rst_in_sync2_reg/PRE
                            (recovery check against rising-edge clock xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.bufg_gt_rxoutclkmon_inst/O  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        0.405ns  (logic 0.079ns (19.524%)  route 0.326ns (80.476%))
  Logic Levels:           0  
  Clock Path Skew:        -2.786ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.489ns
    Source Clock Delay      (SCD):    3.275ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.320ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.185ns
    Phase Error              (PE):    0.222ns
  Clock Net Delay (Source):      2.188ns (routing 1.000ns, distribution 1.188ns)
  Clock Net Delay (Destination): 0.489ns (routing 0.001ns, distribution 0.488ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_125m_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X0Y89         BUFGCE                       0.000     0.000 r  hpio_refclk_bufg_inst/O
                         net (fo=183, routed)         0.941     0.941    clk_125m_pll/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.814 r  clk_125m_pll/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     1.059    clk_125m_pll/inst/clk_out1_clk_125m_pll
    BUFGCE_X0Y90         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.087 r  clk_125m_pll/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=1492, routed)        2.188     3.275    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/drpclk_in[0]
    SLICE_X54Y12         FDPE                                         r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y12         FDPE (Prop_HFF_SLICEM_C_Q)
                                                      0.079     3.354 f  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/state_reg[0]/Q
                         net (fo=9, routed)           0.326     3.680    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/out
    SLICE_X55Y8          FDPE                                         f  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/rst_in_sync2_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.bufg_gt_rxoutclkmon_inst/O rise edge)
                                                      0.000     0.000 r  
    BUFG_GT_X0Y22        BUFG_GT                      0.000     0.000 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.bufg_gt_rxoutclkmon_inst/O
    X2Y0 (CLOCK_ROOT)    net (fo=31, routed)          0.489     0.489    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/gen_cal_rx_en.rxoutclkmon
    SLICE_X55Y8          FDPE                                         r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/rst_in_sync2_reg/C

Slack:                    inf
  Source:                 xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/state_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_125m_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/rst_in_sync3_reg/PRE
                            (recovery check against rising-edge clock xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.bufg_gt_rxoutclkmon_inst/O  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        0.405ns  (logic 0.079ns (19.524%)  route 0.326ns (80.476%))
  Logic Levels:           0  
  Clock Path Skew:        -2.786ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.489ns
    Source Clock Delay      (SCD):    3.275ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.320ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.185ns
    Phase Error              (PE):    0.222ns
  Clock Net Delay (Source):      2.188ns (routing 1.000ns, distribution 1.188ns)
  Clock Net Delay (Destination): 0.489ns (routing 0.001ns, distribution 0.488ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_125m_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X0Y89         BUFGCE                       0.000     0.000 r  hpio_refclk_bufg_inst/O
                         net (fo=183, routed)         0.941     0.941    clk_125m_pll/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.814 r  clk_125m_pll/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     1.059    clk_125m_pll/inst/clk_out1_clk_125m_pll
    BUFGCE_X0Y90         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.087 r  clk_125m_pll/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=1492, routed)        2.188     3.275    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/drpclk_in[0]
    SLICE_X54Y12         FDPE                                         r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y12         FDPE (Prop_HFF_SLICEM_C_Q)
                                                      0.079     3.354 f  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/state_reg[0]/Q
                         net (fo=9, routed)           0.326     3.680    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/out
    SLICE_X55Y8          FDPE                                         f  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/rst_in_sync3_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.bufg_gt_rxoutclkmon_inst/O rise edge)
                                                      0.000     0.000 r  
    BUFG_GT_X0Y22        BUFG_GT                      0.000     0.000 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.bufg_gt_rxoutclkmon_inst/O
    X2Y0 (CLOCK_ROOT)    net (fo=31, routed)          0.489     0.489    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/gen_cal_rx_en.rxoutclkmon
    SLICE_X55Y8          FDPE                                         r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/rst_in_sync3_reg/C

Slack:                    inf
  Source:                 xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_125m_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/testclk_en_dly1_reg/D
                            (rising edge-triggered cell FDRE clocked by xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.bufg_gt_rxoutclkmon_inst/O  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.359ns  (logic 0.080ns (22.290%)  route 0.279ns (77.710%))
  Logic Levels:           0  
  Clock Path Skew:        -2.779ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.491ns
    Source Clock Delay      (SCD):    3.270ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.320ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.185ns
    Phase Error              (PE):    0.222ns
  Clock Net Delay (Source):      2.183ns (routing 1.000ns, distribution 1.183ns)
  Clock Net Delay (Destination): 0.491ns (routing 0.001ns, distribution 0.490ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_125m_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X0Y89         BUFGCE                       0.000     0.000 r  hpio_refclk_bufg_inst/O
                         net (fo=183, routed)         0.941     0.941    clk_125m_pll/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.814 r  clk_125m_pll/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     1.059    clk_125m_pll/inst/clk_out1_clk_125m_pll
    BUFGCE_X0Y90         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.087 r  clk_125m_pll/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=1492, routed)        2.183     3.270    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/drpclk_in[0]
    SLICE_X55Y12         FDCE                                         r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y12         FDCE (Prop_CFF2_SLICEL_C_Q)
                                                      0.080     3.350 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/state_reg[1]/Q
                         net (fo=19, routed)          0.279     3.629    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/testclk_en
    SLICE_X55Y8          FDRE                                         r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/testclk_en_dly1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.bufg_gt_rxoutclkmon_inst/O rise edge)
                                                      0.000     0.000 r  
    BUFG_GT_X0Y22        BUFG_GT                      0.000     0.000 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.bufg_gt_rxoutclkmon_inst/O
    X2Y0 (CLOCK_ROOT)    net (fo=31, routed)          0.491     0.491    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/gen_cal_rx_en.rxoutclkmon
    SLICE_X55Y8          FDRE                                         r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/testclk_en_dly1_reg/C

Slack:                    inf
  Source:                 xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/state_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_125m_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/tstclk_rst_dly1_reg/D
                            (rising edge-triggered cell FDRE clocked by xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.bufg_gt_rxoutclkmon_inst/O  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.351ns  (logic 0.079ns (22.485%)  route 0.272ns (77.515%))
  Logic Levels:           0  
  Clock Path Skew:        -2.784ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.491ns
    Source Clock Delay      (SCD):    3.275ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.320ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.185ns
    Phase Error              (PE):    0.222ns
  Clock Net Delay (Source):      2.188ns (routing 1.000ns, distribution 1.188ns)
  Clock Net Delay (Destination): 0.491ns (routing 0.001ns, distribution 0.490ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_125m_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X0Y89         BUFGCE                       0.000     0.000 r  hpio_refclk_bufg_inst/O
                         net (fo=183, routed)         0.941     0.941    clk_125m_pll/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.814 r  clk_125m_pll/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     1.059    clk_125m_pll/inst/clk_out1_clk_125m_pll
    BUFGCE_X0Y90         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.087 r  clk_125m_pll/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=1492, routed)        2.188     3.275    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/drpclk_in[0]
    SLICE_X54Y12         FDPE                                         r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y12         FDPE (Prop_HFF_SLICEM_C_Q)
                                                      0.079     3.354 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/state_reg[0]/Q
                         net (fo=9, routed)           0.272     3.626    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/testclk_rst
    SLICE_X55Y8          FDRE                                         r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/tstclk_rst_dly1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.bufg_gt_rxoutclkmon_inst/O rise edge)
                                                      0.000     0.000 r  
    BUFG_GT_X0Y22        BUFG_GT                      0.000     0.000 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.bufg_gt_rxoutclkmon_inst/O
    X2Y0 (CLOCK_ROOT)    net (fo=31, routed)          0.491     0.491    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/gen_cal_rx_en.rxoutclkmon
    SLICE_X55Y8          FDRE                                         r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/tstclk_rst_dly1_reg/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/state_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_125m_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/tstclk_rst_dly1_reg/D
                            (rising edge-triggered cell FDRE clocked by xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.bufg_gt_rxoutclkmon_inst/O  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.154ns  (logic 0.039ns (25.405%)  route 0.115ns (74.595%))
  Logic Levels:           0  
  Clock Path Skew:        -1.755ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.372ns
    Source Clock Delay      (SCD):    2.128ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.320ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.185ns
    Phase Error              (PE):    0.222ns
  Clock Net Delay (Source):      1.201ns (routing 0.549ns, distribution 0.652ns)
  Clock Net Delay (Destination): 0.372ns (routing 0.001ns, distribution 0.371ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_125m_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X0Y89         BUFGCE                       0.000     0.000 r  hpio_refclk_bufg_inst/O
                         net (fo=183, routed)         0.534     0.534    clk_125m_pll/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.764 r  clk_125m_pll/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.146     0.910    clk_125m_pll/inst/clk_out1_clk_125m_pll
    BUFGCE_X0Y90         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.927 r  clk_125m_pll/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=1492, routed)        1.201     2.128    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/drpclk_in[0]
    SLICE_X54Y12         FDPE                                         r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y12         FDPE (Prop_HFF_SLICEM_C_Q)
                                                      0.039     2.167 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/state_reg[0]/Q
                         net (fo=9, routed)           0.115     2.281    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/testclk_rst
    SLICE_X55Y8          FDRE                                         r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/tstclk_rst_dly1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.bufg_gt_rxoutclkmon_inst/O rise edge)
                                                      0.000     0.000 r  
    BUFG_GT_X0Y22        BUFG_GT                      0.000     0.000 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.bufg_gt_rxoutclkmon_inst/O
    X2Y0 (CLOCK_ROOT)    net (fo=31, routed)          0.372     0.372    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/gen_cal_rx_en.rxoutclkmon
    SLICE_X55Y8          FDRE                                         r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/tstclk_rst_dly1_reg/C

Slack:                    inf
  Source:                 xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_125m_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/testclk_en_dly1_reg/D
                            (rising edge-triggered cell FDRE clocked by xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.bufg_gt_rxoutclkmon_inst/O  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.161ns  (logic 0.040ns (24.875%)  route 0.121ns (75.125%))
  Logic Levels:           0  
  Clock Path Skew:        -1.753ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.372ns
    Source Clock Delay      (SCD):    2.126ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.320ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.185ns
    Phase Error              (PE):    0.222ns
  Clock Net Delay (Source):      1.199ns (routing 0.549ns, distribution 0.650ns)
  Clock Net Delay (Destination): 0.372ns (routing 0.001ns, distribution 0.371ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_125m_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X0Y89         BUFGCE                       0.000     0.000 r  hpio_refclk_bufg_inst/O
                         net (fo=183, routed)         0.534     0.534    clk_125m_pll/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.764 r  clk_125m_pll/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.146     0.910    clk_125m_pll/inst/clk_out1_clk_125m_pll
    BUFGCE_X0Y90         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.927 r  clk_125m_pll/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=1492, routed)        1.199     2.126    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/drpclk_in[0]
    SLICE_X55Y12         FDCE                                         r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y12         FDCE (Prop_CFF2_SLICEL_C_Q)
                                                      0.040     2.166 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/state_reg[1]/Q
                         net (fo=19, routed)          0.121     2.286    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/testclk_en
    SLICE_X55Y8          FDRE                                         r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/testclk_en_dly1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.bufg_gt_rxoutclkmon_inst/O rise edge)
                                                      0.000     0.000 r  
    BUFG_GT_X0Y22        BUFG_GT                      0.000     0.000 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.bufg_gt_rxoutclkmon_inst/O
    X2Y0 (CLOCK_ROOT)    net (fo=31, routed)          0.372     0.372    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/gen_cal_rx_en.rxoutclkmon
    SLICE_X55Y8          FDRE                                         r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/testclk_en_dly1_reg/C

Slack:                    inf
  Source:                 xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/state_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_125m_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/rst_in_meta_reg/PRE
                            (removal check against rising-edge clock xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.bufg_gt_rxoutclkmon_inst/O  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.187ns  (logic 0.039ns (20.903%)  route 0.148ns (79.097%))
  Logic Levels:           0  
  Clock Path Skew:        -1.759ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.368ns
    Source Clock Delay      (SCD):    2.128ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.320ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.185ns
    Phase Error              (PE):    0.222ns
  Clock Net Delay (Source):      1.201ns (routing 0.549ns, distribution 0.652ns)
  Clock Net Delay (Destination): 0.368ns (routing 0.001ns, distribution 0.367ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_125m_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X0Y89         BUFGCE                       0.000     0.000 r  hpio_refclk_bufg_inst/O
                         net (fo=183, routed)         0.534     0.534    clk_125m_pll/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.764 r  clk_125m_pll/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.146     0.910    clk_125m_pll/inst/clk_out1_clk_125m_pll
    BUFGCE_X0Y90         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.927 r  clk_125m_pll/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=1492, routed)        1.201     2.128    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/drpclk_in[0]
    SLICE_X54Y12         FDPE                                         r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y12         FDPE (Prop_HFF_SLICEM_C_Q)
                                                      0.039     2.167 f  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/state_reg[0]/Q
                         net (fo=9, routed)           0.148     2.314    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/out
    SLICE_X55Y8          FDPE                                         f  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/rst_in_meta_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.bufg_gt_rxoutclkmon_inst/O rise edge)
                                                      0.000     0.000 r  
    BUFG_GT_X0Y22        BUFG_GT                      0.000     0.000 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.bufg_gt_rxoutclkmon_inst/O
    X2Y0 (CLOCK_ROOT)    net (fo=31, routed)          0.368     0.368    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/gen_cal_rx_en.rxoutclkmon
    SLICE_X55Y8          FDPE                                         r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/rst_in_meta_reg/C

Slack:                    inf
  Source:                 xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/state_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_125m_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/rst_in_out_reg/PRE
                            (removal check against rising-edge clock xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.bufg_gt_rxoutclkmon_inst/O  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.187ns  (logic 0.039ns (20.903%)  route 0.148ns (79.097%))
  Logic Levels:           0  
  Clock Path Skew:        -1.759ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.368ns
    Source Clock Delay      (SCD):    2.128ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.320ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.185ns
    Phase Error              (PE):    0.222ns
  Clock Net Delay (Source):      1.201ns (routing 0.549ns, distribution 0.652ns)
  Clock Net Delay (Destination): 0.368ns (routing 0.001ns, distribution 0.367ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_125m_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X0Y89         BUFGCE                       0.000     0.000 r  hpio_refclk_bufg_inst/O
                         net (fo=183, routed)         0.534     0.534    clk_125m_pll/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.764 r  clk_125m_pll/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.146     0.910    clk_125m_pll/inst/clk_out1_clk_125m_pll
    BUFGCE_X0Y90         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.927 r  clk_125m_pll/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=1492, routed)        1.201     2.128    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/drpclk_in[0]
    SLICE_X54Y12         FDPE                                         r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y12         FDPE (Prop_HFF_SLICEM_C_Q)
                                                      0.039     2.167 f  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/state_reg[0]/Q
                         net (fo=9, routed)           0.148     2.314    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/out
    SLICE_X55Y8          FDPE                                         f  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/rst_in_out_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.bufg_gt_rxoutclkmon_inst/O rise edge)
                                                      0.000     0.000 r  
    BUFG_GT_X0Y22        BUFG_GT                      0.000     0.000 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.bufg_gt_rxoutclkmon_inst/O
    X2Y0 (CLOCK_ROOT)    net (fo=31, routed)          0.368     0.368    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/gen_cal_rx_en.rxoutclkmon
    SLICE_X55Y8          FDPE                                         r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/rst_in_out_reg/C

Slack:                    inf
  Source:                 xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/state_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_125m_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/rst_in_sync1_reg/PRE
                            (removal check against rising-edge clock xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.bufg_gt_rxoutclkmon_inst/O  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.187ns  (logic 0.039ns (20.903%)  route 0.148ns (79.097%))
  Logic Levels:           0  
  Clock Path Skew:        -1.759ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.368ns
    Source Clock Delay      (SCD):    2.128ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.320ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.185ns
    Phase Error              (PE):    0.222ns
  Clock Net Delay (Source):      1.201ns (routing 0.549ns, distribution 0.652ns)
  Clock Net Delay (Destination): 0.368ns (routing 0.001ns, distribution 0.367ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_125m_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X0Y89         BUFGCE                       0.000     0.000 r  hpio_refclk_bufg_inst/O
                         net (fo=183, routed)         0.534     0.534    clk_125m_pll/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.764 r  clk_125m_pll/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.146     0.910    clk_125m_pll/inst/clk_out1_clk_125m_pll
    BUFGCE_X0Y90         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.927 r  clk_125m_pll/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=1492, routed)        1.201     2.128    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/drpclk_in[0]
    SLICE_X54Y12         FDPE                                         r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y12         FDPE (Prop_HFF_SLICEM_C_Q)
                                                      0.039     2.167 f  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/state_reg[0]/Q
                         net (fo=9, routed)           0.148     2.314    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/out
    SLICE_X55Y8          FDPE                                         f  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/rst_in_sync1_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.bufg_gt_rxoutclkmon_inst/O rise edge)
                                                      0.000     0.000 r  
    BUFG_GT_X0Y22        BUFG_GT                      0.000     0.000 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.bufg_gt_rxoutclkmon_inst/O
    X2Y0 (CLOCK_ROOT)    net (fo=31, routed)          0.368     0.368    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/gen_cal_rx_en.rxoutclkmon
    SLICE_X55Y8          FDPE                                         r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/rst_in_sync1_reg/C

Slack:                    inf
  Source:                 xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/state_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_125m_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/rst_in_sync2_reg/PRE
                            (removal check against rising-edge clock xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.bufg_gt_rxoutclkmon_inst/O  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.187ns  (logic 0.039ns (20.903%)  route 0.148ns (79.097%))
  Logic Levels:           0  
  Clock Path Skew:        -1.759ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.368ns
    Source Clock Delay      (SCD):    2.128ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.320ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.185ns
    Phase Error              (PE):    0.222ns
  Clock Net Delay (Source):      1.201ns (routing 0.549ns, distribution 0.652ns)
  Clock Net Delay (Destination): 0.368ns (routing 0.001ns, distribution 0.367ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_125m_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X0Y89         BUFGCE                       0.000     0.000 r  hpio_refclk_bufg_inst/O
                         net (fo=183, routed)         0.534     0.534    clk_125m_pll/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.764 r  clk_125m_pll/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.146     0.910    clk_125m_pll/inst/clk_out1_clk_125m_pll
    BUFGCE_X0Y90         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.927 r  clk_125m_pll/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=1492, routed)        1.201     2.128    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/drpclk_in[0]
    SLICE_X54Y12         FDPE                                         r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y12         FDPE (Prop_HFF_SLICEM_C_Q)
                                                      0.039     2.167 f  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/state_reg[0]/Q
                         net (fo=9, routed)           0.148     2.314    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/out
    SLICE_X55Y8          FDPE                                         f  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/rst_in_sync2_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.bufg_gt_rxoutclkmon_inst/O rise edge)
                                                      0.000     0.000 r  
    BUFG_GT_X0Y22        BUFG_GT                      0.000     0.000 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.bufg_gt_rxoutclkmon_inst/O
    X2Y0 (CLOCK_ROOT)    net (fo=31, routed)          0.368     0.368    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/gen_cal_rx_en.rxoutclkmon
    SLICE_X55Y8          FDPE                                         r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/rst_in_sync2_reg/C

Slack:                    inf
  Source:                 xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/state_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_125m_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/rst_in_sync3_reg/PRE
                            (removal check against rising-edge clock xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.bufg_gt_rxoutclkmon_inst/O  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.187ns  (logic 0.039ns (20.903%)  route 0.148ns (79.097%))
  Logic Levels:           0  
  Clock Path Skew:        -1.759ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.368ns
    Source Clock Delay      (SCD):    2.128ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.320ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.185ns
    Phase Error              (PE):    0.222ns
  Clock Net Delay (Source):      1.201ns (routing 0.549ns, distribution 0.652ns)
  Clock Net Delay (Destination): 0.368ns (routing 0.001ns, distribution 0.367ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_125m_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X0Y89         BUFGCE                       0.000     0.000 r  hpio_refclk_bufg_inst/O
                         net (fo=183, routed)         0.534     0.534    clk_125m_pll/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.764 r  clk_125m_pll/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.146     0.910    clk_125m_pll/inst/clk_out1_clk_125m_pll
    BUFGCE_X0Y90         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.927 r  clk_125m_pll/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=1492, routed)        1.201     2.128    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/drpclk_in[0]
    SLICE_X54Y12         FDPE                                         r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y12         FDPE (Prop_HFF_SLICEM_C_Q)
                                                      0.039     2.167 f  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/state_reg[0]/Q
                         net (fo=9, routed)           0.148     2.314    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/out
    SLICE_X55Y8          FDPE                                         f  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/rst_in_sync3_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.bufg_gt_rxoutclkmon_inst/O rise edge)
                                                      0.000     0.000 r  
    BUFG_GT_X0Y22        BUFG_GT                      0.000     0.000 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.bufg_gt_rxoutclkmon_inst/O
    X2Y0 (CLOCK_ROOT)    net (fo=31, routed)          0.368     0.368    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/gen_cal_rx_en.rxoutclkmon
    SLICE_X55Y8          FDPE                                         r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/rst_in_sync3_reg/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             4 Endpoints
Min Delay             4 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 pin_dbg_switch_i[6]
                            (input port)
  Destination:            pin_dbg_led_o[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.536ns  (logic 1.669ns (25.534%)  route 4.867ns (74.466%))
  Logic Levels:           5  (IBUFCTRL=1 INBUF=1 LUT3=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AH13                                              0.000     0.000 r  pin_dbg_switch_i[6] (IN)
                         net (fo=0)                   0.000     0.000    pin_dbg_switch_i_IBUF[6]_inst/I
    AH13                 INBUF (Prop_INBUF_HPIOB_S_PAD_O)
                                                      0.632     0.632 r  pin_dbg_switch_i_IBUF[6]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.632    pin_dbg_switch_i_IBUF[6]_inst/OUT
    AH13                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_S_I_O)
                                                      0.000     0.632 r  pin_dbg_switch_i_IBUF[6]_inst/IBUFCTRL_INST/O
                         net (fo=4, routed)           2.136     2.768    pin_dbg_switch_i_IBUF[6]
    SLICE_X24Y230        LUT6 (Prop_H6LUT_SLICEM_I4_O)
                                                      0.053     2.821 r  pin_dbg_led_o_OBUF[1]_inst_i_2/O
                         net (fo=1, routed)           0.205     3.026    pin_dbg_led_o_OBUF[1]_inst_i_2_n_0
    SLICE_X23Y229        LUT3 (Prop_D5LUT_SLICEL_I0_O)
                                                      0.096     3.122 r  pin_dbg_led_o_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           2.526     5.648    pin_dbg_led_o_OBUF[1]
    AJ6                  OBUF (Prop_OUTBUF_HPIOB_S_I_O)
                                                      0.888     6.536 r  pin_dbg_led_o_OBUF[1]_inst/O
                         net (fo=0)                   0.000     6.536    pin_dbg_led_o[1]
    AJ6                                                               r  pin_dbg_led_o[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pin_dbg_switch_i[6]
                            (input port)
  Destination:            pin_dbg_led_o[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.218ns  (logic 1.616ns (25.989%)  route 4.602ns (74.011%))
  Logic Levels:           5  (IBUFCTRL=1 INBUF=1 LUT3=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AH13                                              0.000     0.000 r  pin_dbg_switch_i[6] (IN)
                         net (fo=0)                   0.000     0.000    pin_dbg_switch_i_IBUF[6]_inst/I
    AH13                 INBUF (Prop_INBUF_HPIOB_S_PAD_O)
                                                      0.632     0.632 r  pin_dbg_switch_i_IBUF[6]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.632    pin_dbg_switch_i_IBUF[6]_inst/OUT
    AH13                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_S_I_O)
                                                      0.000     0.632 r  pin_dbg_switch_i_IBUF[6]_inst/IBUFCTRL_INST/O
                         net (fo=4, routed)           2.079     2.711    pin_dbg_switch_i_IBUF[6]
    SLICE_X24Y230        LUT6 (Prop_F6LUT_SLICEM_I4_O)
                                                      0.051     2.762 r  pin_dbg_led_o_OBUF[4]_inst_i_2/O
                         net (fo=1, routed)           0.233     2.995    pin_dbg_led_o_OBUF[4]_inst_i_2_n_0
    SLICE_X23Y229        LUT3 (Prop_C5LUT_SLICEL_I0_O)
                                                      0.136     3.131 r  pin_dbg_led_o_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           2.290     5.421    pin_dbg_led_o_OBUF[4]
    AB13                 OBUF (Prop_OUTBUF_HPIOB_S_I_O)
                                                      0.797     6.218 r  pin_dbg_led_o_OBUF[4]_inst/O
                         net (fo=0)                   0.000     6.218    pin_dbg_led_o[4]
    AB13                                                              r  pin_dbg_led_o[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pin_dbg_switch_i[6]
                            (input port)
  Destination:            pin_dbg_led_o[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.770ns  (logic 1.721ns (29.834%)  route 4.048ns (70.166%))
  Logic Levels:           5  (IBUFCTRL=1 INBUF=1 LUT3=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AH13                                              0.000     0.000 r  pin_dbg_switch_i[6] (IN)
                         net (fo=0)                   0.000     0.000    pin_dbg_switch_i_IBUF[6]_inst/I
    AH13                 INBUF (Prop_INBUF_HPIOB_S_PAD_O)
                                                      0.632     0.632 r  pin_dbg_switch_i_IBUF[6]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.632    pin_dbg_switch_i_IBUF[6]_inst/OUT
    AH13                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_S_I_O)
                                                      0.000     0.632 r  pin_dbg_switch_i_IBUF[6]_inst/IBUFCTRL_INST/O
                         net (fo=4, routed)           2.088     2.720    pin_dbg_switch_i_IBUF[6]
    SLICE_X24Y230        LUT6 (Prop_G6LUT_SLICEM_I4_O)
                                                      0.123     2.843 r  pin_dbg_led_o_OBUF[3]_inst_i_2/O
                         net (fo=1, routed)           0.253     3.096    pin_dbg_led_o_OBUF[3]_inst_i_2_n_0
    SLICE_X23Y229        LUT3 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.096     3.192 r  pin_dbg_led_o_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           1.707     4.899    pin_dbg_led_o_OBUF[3]
    AK8                  OBUF (Prop_OUTBUF_HPIOB_S_I_O)
                                                      0.870     5.770 r  pin_dbg_led_o_OBUF[3]_inst/O
                         net (fo=0)                   0.000     5.770    pin_dbg_led_o[3]
    AK8                                                               r  pin_dbg_led_o[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pin_dbg_switch_i[6]
                            (input port)
  Destination:            pin_dbg_led_o[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.325ns  (logic 1.757ns (33.000%)  route 3.568ns (67.000%))
  Logic Levels:           5  (IBUFCTRL=1 INBUF=1 LUT3=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AH13                                              0.000     0.000 r  pin_dbg_switch_i[6] (IN)
                         net (fo=0)                   0.000     0.000    pin_dbg_switch_i_IBUF[6]_inst/I
    AH13                 INBUF (Prop_INBUF_HPIOB_S_PAD_O)
                                                      0.632     0.632 r  pin_dbg_switch_i_IBUF[6]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.632    pin_dbg_switch_i_IBUF[6]_inst/OUT
    AH13                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_S_I_O)
                                                      0.000     0.632 r  pin_dbg_switch_i_IBUF[6]_inst/IBUFCTRL_INST/O
                         net (fo=4, routed)           1.969     2.601    pin_dbg_switch_i_IBUF[6]
    SLICE_X23Y229        LUT6 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.090     2.691 r  pin_dbg_led_o_OBUF[2]_inst_i_2/O
                         net (fo=1, routed)           0.094     2.785    pin_dbg_led_o_OBUF[2]_inst_i_2_n_0
    SLICE_X23Y229        LUT3 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.122     2.907 r  pin_dbg_led_o_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           1.505     4.412    pin_dbg_led_o_OBUF[2]
    AK2                  OBUF (Prop_OUTBUF_HPIOB_S_I_O)
                                                      0.914     5.325 r  pin_dbg_led_o_OBUF[2]_inst/O
                         net (fo=0)                   0.000     5.325    pin_dbg_led_o[2]
    AK2                                                               r  pin_dbg_led_o[2] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 pin_dbg_switch_i[5]
                            (input port)
  Destination:            pin_dbg_led_o[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.172ns  (logic 0.710ns (32.687%)  route 1.462ns (67.313%))
  Logic Levels:           4  (IBUFCTRL=1 INBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AJ12                                              0.000     0.000 r  pin_dbg_switch_i[5] (IN)
                         net (fo=0)                   0.000     0.000    pin_dbg_switch_i_IBUF[5]_inst/I
    AJ12                 INBUF (Prop_INBUF_HPIOB_S_PAD_O)
                                                      0.201     0.201 r  pin_dbg_switch_i_IBUF[5]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.201    pin_dbg_switch_i_IBUF[5]_inst/OUT
    AJ12                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_S_I_O)
                                                      0.000     0.201 r  pin_dbg_switch_i_IBUF[5]_inst/IBUFCTRL_INST/O
                         net (fo=4, routed)           0.775     0.976    pin_dbg_switch_i_IBUF[5]
    SLICE_X23Y229        LUT3 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.022     0.998 r  pin_dbg_led_o_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           0.687     1.685    pin_dbg_led_o_OBUF[2]
    AK2                  OBUF (Prop_OUTBUF_HPIOB_S_I_O)
                                                      0.486     2.172 r  pin_dbg_led_o_OBUF[2]_inst/O
                         net (fo=0)                   0.000     2.172    pin_dbg_led_o[2]
    AK2                                                               r  pin_dbg_led_o[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pin_dbg_switch_i[5]
                            (input port)
  Destination:            pin_dbg_led_o[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.239ns  (logic 0.667ns (29.798%)  route 1.572ns (70.202%))
  Logic Levels:           4  (IBUFCTRL=1 INBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AJ12                                              0.000     0.000 r  pin_dbg_switch_i[5] (IN)
                         net (fo=0)                   0.000     0.000    pin_dbg_switch_i_IBUF[5]_inst/I
    AJ12                 INBUF (Prop_INBUF_HPIOB_S_PAD_O)
                                                      0.201     0.201 r  pin_dbg_switch_i_IBUF[5]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.201    pin_dbg_switch_i_IBUF[5]_inst/OUT
    AJ12                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_S_I_O)
                                                      0.000     0.201 r  pin_dbg_switch_i_IBUF[5]_inst/IBUFCTRL_INST/O
                         net (fo=4, routed)           0.775     0.976    pin_dbg_switch_i_IBUF[5]
    SLICE_X23Y229        LUT3 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.022     0.998 r  pin_dbg_led_o_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           0.797     1.795    pin_dbg_led_o_OBUF[3]
    AK8                  OBUF (Prop_OUTBUF_HPIOB_S_I_O)
                                                      0.444     2.239 r  pin_dbg_led_o_OBUF[3]_inst/O
                         net (fo=0)                   0.000     2.239    pin_dbg_led_o[3]
    AK8                                                               r  pin_dbg_led_o[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pin_dbg_switch_i[5]
                            (input port)
  Destination:            pin_dbg_led_o[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.470ns  (logic 0.593ns (24.000%)  route 1.877ns (76.000%))
  Logic Levels:           4  (IBUFCTRL=1 INBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AJ12                                              0.000     0.000 r  pin_dbg_switch_i[5] (IN)
                         net (fo=0)                   0.000     0.000    pin_dbg_switch_i_IBUF[5]_inst/I
    AJ12                 INBUF (Prop_INBUF_HPIOB_S_PAD_O)
                                                      0.201     0.201 r  pin_dbg_switch_i_IBUF[5]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.201    pin_dbg_switch_i_IBUF[5]_inst/OUT
    AJ12                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_S_I_O)
                                                      0.000     0.201 r  pin_dbg_switch_i_IBUF[5]_inst/IBUFCTRL_INST/O
                         net (fo=4, routed)           0.775     0.976    pin_dbg_switch_i_IBUF[5]
    SLICE_X23Y229        LUT3 (Prop_C5LUT_SLICEL_I1_O)
                                                      0.020     0.996 r  pin_dbg_led_o_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           1.102     2.098    pin_dbg_led_o_OBUF[4]
    AB13                 OBUF (Prop_OUTBUF_HPIOB_S_I_O)
                                                      0.371     2.470 r  pin_dbg_led_o_OBUF[4]_inst/O
                         net (fo=0)                   0.000     2.470    pin_dbg_led_o[4]
    AB13                                                              r  pin_dbg_led_o[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pin_dbg_switch_i[5]
                            (input port)
  Destination:            pin_dbg_led_o[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.686ns  (logic 0.683ns (25.421%)  route 2.003ns (74.579%))
  Logic Levels:           4  (IBUFCTRL=1 INBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AJ12                                              0.000     0.000 r  pin_dbg_switch_i[5] (IN)
                         net (fo=0)                   0.000     0.000    pin_dbg_switch_i_IBUF[5]_inst/I
    AJ12                 INBUF (Prop_INBUF_HPIOB_S_PAD_O)
                                                      0.201     0.201 r  pin_dbg_switch_i_IBUF[5]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.201    pin_dbg_switch_i_IBUF[5]_inst/OUT
    AJ12                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_S_I_O)
                                                      0.000     0.201 r  pin_dbg_switch_i_IBUF[5]_inst/IBUFCTRL_INST/O
                         net (fo=4, routed)           0.775     0.976    pin_dbg_switch_i_IBUF[5]
    SLICE_X23Y229        LUT3 (Prop_D5LUT_SLICEL_I1_O)
                                                      0.020     0.996 r  pin_dbg_led_o_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           1.228     2.224    pin_dbg_led_o_OBUF[1]
    AJ6                  OBUF (Prop_OUTBUF_HPIOB_S_I_O)
                                                      0.461     2.686 r  pin_dbg_led_o_OBUF[1]_inst/O
                         net (fo=0)                   0.000     2.686    pin_dbg_led_o[1]
    AJ6                                                               r  pin_dbg_led_o[1] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  GTHE4_CHANNEL_TXOUTCLK[0]
  To Clock:  

Max Delay             4 Endpoints
Min Delay             4 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 led_cnt_reg[3][23]/C
                            (rising edge-triggered cell FDRE clocked by GTHE4_CHANNEL_TXOUTCLK[0]  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            pin_dbg_led_o[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.076ns  (logic 1.215ns (29.813%)  route 2.861ns (70.187%))
  Logic Levels:           3  (LUT3=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.039ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.720ns (routing 0.634ns, distribution 1.086ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GTHE4_CHANNEL_TXOUTCLK[0] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL                0.000     0.000 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.113     0.113    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_srcclk_out[0]
    BUFG_GT_X0Y20        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.243 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=359, routed)         1.720     1.963    hdmi_tx_clk148m5
    SLICE_X24Y229        FDRE                                         r  led_cnt_reg[3][23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y229        FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.079     2.042 r  led_cnt_reg[3][23]/Q
                         net (fo=2, routed)           0.130     2.172    led_cnt_reg[3][23]
    SLICE_X24Y230        LUT6 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.152     2.324 r  pin_dbg_led_o_OBUF[1]_inst_i_2/O
                         net (fo=1, routed)           0.205     2.529    pin_dbg_led_o_OBUF[1]_inst_i_2_n_0
    SLICE_X23Y229        LUT3 (Prop_D5LUT_SLICEL_I0_O)
                                                      0.096     2.625 r  pin_dbg_led_o_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           2.526     5.151    pin_dbg_led_o_OBUF[1]
    AJ6                  OBUF (Prop_OUTBUF_HPIOB_S_I_O)
                                                      0.888     6.039 r  pin_dbg_led_o_OBUF[1]_inst/O
                         net (fo=0)                   0.000     6.039    pin_dbg_led_o[1]
    AJ6                                                               r  pin_dbg_led_o[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 led_cnt_reg[3][26]/C
                            (rising edge-triggered cell FDRE clocked by GTHE4_CHANNEL_TXOUTCLK[0]  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            pin_dbg_led_o[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.755ns  (logic 1.159ns (30.872%)  route 2.596ns (69.128%))
  Logic Levels:           3  (LUT3=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.039ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.712ns (routing 0.634ns, distribution 1.078ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GTHE4_CHANNEL_TXOUTCLK[0] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL                0.000     0.000 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.113     0.113    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_srcclk_out[0]
    BUFG_GT_X0Y20        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.243 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=359, routed)         1.712     1.955    hdmi_tx_clk148m5
    SLICE_X24Y230        FDRE                                         r  led_cnt_reg[3][26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y230        FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.078     2.033 r  led_cnt_reg[3][26]/Q
                         net (fo=2, routed)           0.073     2.106    led_cnt_reg[3][26]
    SLICE_X24Y230        LUT6 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.148     2.254 r  pin_dbg_led_o_OBUF[4]_inst_i_2/O
                         net (fo=1, routed)           0.233     2.487    pin_dbg_led_o_OBUF[4]_inst_i_2_n_0
    SLICE_X23Y229        LUT3 (Prop_C5LUT_SLICEL_I0_O)
                                                      0.136     2.623 r  pin_dbg_led_o_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           2.290     4.913    pin_dbg_led_o_OBUF[4]
    AB13                 OBUF (Prop_OUTBUF_HPIOB_S_I_O)
                                                      0.797     5.710 r  pin_dbg_led_o_OBUF[4]_inst/O
                         net (fo=0)                   0.000     5.710    pin_dbg_led_o[4]
    AB13                                                              r  pin_dbg_led_o[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 led_cnt_reg[3][25]/C
                            (rising edge-triggered cell FDRE clocked by GTHE4_CHANNEL_TXOUTCLK[0]  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            pin_dbg_led_o[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.196ns  (logic 1.134ns (35.495%)  route 2.062ns (64.505%))
  Logic Levels:           3  (LUT3=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.039ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.712ns (routing 0.634ns, distribution 1.078ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GTHE4_CHANNEL_TXOUTCLK[0] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL                0.000     0.000 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.113     0.113    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_srcclk_out[0]
    BUFG_GT_X0Y20        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.243 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=359, routed)         1.712     1.955    hdmi_tx_clk148m5
    SLICE_X24Y230        FDRE                                         r  led_cnt_reg[3][25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y230        FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.078     2.033 r  led_cnt_reg[3][25]/Q
                         net (fo=2, routed)           0.102     2.135    led_cnt_reg[3][25]
    SLICE_X24Y230        LUT6 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.090     2.225 r  pin_dbg_led_o_OBUF[3]_inst_i_2/O
                         net (fo=1, routed)           0.253     2.478    pin_dbg_led_o_OBUF[3]_inst_i_2_n_0
    SLICE_X23Y229        LUT3 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.096     2.574 r  pin_dbg_led_o_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           1.707     4.281    pin_dbg_led_o_OBUF[3]
    AK8                  OBUF (Prop_OUTBUF_HPIOB_S_I_O)
                                                      0.870     5.151 r  pin_dbg_led_o_OBUF[3]_inst/O
                         net (fo=0)                   0.000     5.151    pin_dbg_led_o[3]
    AK8                                                               r  pin_dbg_led_o[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 led_cnt_reg[3][24]/C
                            (rising edge-triggered cell FDRE clocked by GTHE4_CHANNEL_TXOUTCLK[0]  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            pin_dbg_led_o[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.912ns  (logic 1.164ns (39.963%)  route 1.748ns (60.037%))
  Logic Levels:           3  (LUT3=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.039ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.712ns (routing 0.634ns, distribution 1.078ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GTHE4_CHANNEL_TXOUTCLK[0] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL                0.000     0.000 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.113     0.113    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_srcclk_out[0]
    BUFG_GT_X0Y20        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.243 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=359, routed)         1.712     1.955    hdmi_tx_clk148m5
    SLICE_X24Y230        FDRE                                         r  led_cnt_reg[3][24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y230        FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.077     2.032 r  led_cnt_reg[3][24]/Q
                         net (fo=2, routed)           0.149     2.181    led_cnt_reg[3][24]
    SLICE_X23Y229        LUT6 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.051     2.232 r  pin_dbg_led_o_OBUF[2]_inst_i_2/O
                         net (fo=1, routed)           0.094     2.326    pin_dbg_led_o_OBUF[2]_inst_i_2_n_0
    SLICE_X23Y229        LUT3 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.122     2.448 r  pin_dbg_led_o_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           1.505     3.953    pin_dbg_led_o_OBUF[2]
    AK2                  OBUF (Prop_OUTBUF_HPIOB_S_I_O)
                                                      0.914     4.867 r  pin_dbg_led_o_OBUF[2]_inst/O
                         net (fo=0)                   0.000     4.867    pin_dbg_led_o[2]
    AK2                                                               r  pin_dbg_led_o[2] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 led_cnt_reg[3][24]/C
                            (rising edge-triggered cell FDRE clocked by GTHE4_CHANNEL_TXOUTCLK[0]  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            pin_dbg_led_o[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.409ns  (logic 0.597ns (42.400%)  route 0.812ns (57.600%))
  Logic Levels:           3  (LUT3=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.039ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.942ns (routing 0.347ns, distribution 0.595ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GTHE4_CHANNEL_TXOUTCLK[0] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL                0.000     0.000 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.073     0.073    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_srcclk_out[0]
    BUFG_GT_X0Y20        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.146 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=359, routed)         0.942     1.088    hdmi_tx_clk148m5
    SLICE_X24Y230        FDRE                                         r  led_cnt_reg[3][24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y230        FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.038     1.126 r  led_cnt_reg[3][24]/Q
                         net (fo=2, routed)           0.080     1.206    led_cnt_reg[3][24]
    SLICE_X23Y229        LUT6 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.023     1.229 r  pin_dbg_led_o_OBUF[2]_inst_i_2/O
                         net (fo=1, routed)           0.045     1.274    pin_dbg_led_o_OBUF[2]_inst_i_2_n_0
    SLICE_X23Y229        LUT3 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.050     1.324 r  pin_dbg_led_o_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           0.687     2.011    pin_dbg_led_o_OBUF[2]
    AK2                  OBUF (Prop_OUTBUF_HPIOB_S_I_O)
                                                      0.486     2.497 r  pin_dbg_led_o_OBUF[2]_inst/O
                         net (fo=0)                   0.000     2.497    pin_dbg_led_o[2]
    AK2                                                               r  pin_dbg_led_o[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 led_cnt_reg[3][25]/C
                            (rising edge-triggered cell FDRE clocked by GTHE4_CHANNEL_TXOUTCLK[0]  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            pin_dbg_led_o[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.530ns  (logic 0.557ns (36.401%)  route 0.973ns (63.599%))
  Logic Levels:           3  (LUT3=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.039ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.942ns (routing 0.347ns, distribution 0.595ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GTHE4_CHANNEL_TXOUTCLK[0] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL                0.000     0.000 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.073     0.073    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_srcclk_out[0]
    BUFG_GT_X0Y20        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.146 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=359, routed)         0.942     1.088    hdmi_tx_clk148m5
    SLICE_X24Y230        FDRE                                         r  led_cnt_reg[3][25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y230        FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.038     1.126 r  led_cnt_reg[3][25]/Q
                         net (fo=2, routed)           0.049     1.175    led_cnt_reg[3][25]
    SLICE_X24Y230        LUT6 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.035     1.210 r  pin_dbg_led_o_OBUF[3]_inst_i_2/O
                         net (fo=1, routed)           0.127     1.337    pin_dbg_led_o_OBUF[3]_inst_i_2_n_0
    SLICE_X23Y229        LUT3 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.040     1.377 r  pin_dbg_led_o_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           0.797     2.174    pin_dbg_led_o_OBUF[3]
    AK8                  OBUF (Prop_OUTBUF_HPIOB_S_I_O)
                                                      0.444     2.618 r  pin_dbg_led_o_OBUF[3]_inst/O
                         net (fo=0)                   0.000     2.618    pin_dbg_led_o[3]
    AK8                                                               r  pin_dbg_led_o[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 led_cnt_reg[3][26]/C
                            (rising edge-triggered cell FDRE clocked by GTHE4_CHANNEL_TXOUTCLK[0]  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            pin_dbg_led_o[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.769ns  (logic 0.516ns (29.180%)  route 1.253ns (70.820%))
  Logic Levels:           3  (LUT3=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.039ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.942ns (routing 0.347ns, distribution 0.595ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GTHE4_CHANNEL_TXOUTCLK[0] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL                0.000     0.000 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.073     0.073    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_srcclk_out[0]
    BUFG_GT_X0Y20        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.146 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=359, routed)         0.942     1.088    hdmi_tx_clk148m5
    SLICE_X24Y230        FDRE                                         r  led_cnt_reg[3][26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y230        FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.038     1.126 r  led_cnt_reg[3][26]/Q
                         net (fo=2, routed)           0.037     1.163    led_cnt_reg[3][26]
    SLICE_X24Y230        LUT6 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.059     1.222 r  pin_dbg_led_o_OBUF[4]_inst_i_2/O
                         net (fo=1, routed)           0.114     1.336    pin_dbg_led_o_OBUF[4]_inst_i_2_n_0
    SLICE_X23Y229        LUT3 (Prop_C5LUT_SLICEL_I0_O)
                                                      0.048     1.384 r  pin_dbg_led_o_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           1.102     2.486    pin_dbg_led_o_OBUF[4]
    AB13                 OBUF (Prop_OUTBUF_HPIOB_S_I_O)
                                                      0.371     2.857 r  pin_dbg_led_o_OBUF[4]_inst/O
                         net (fo=0)                   0.000     2.857    pin_dbg_led_o[4]
    AB13                                                              r  pin_dbg_led_o[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 led_cnt_reg[3][23]/C
                            (rising edge-triggered cell FDRE clocked by GTHE4_CHANNEL_TXOUTCLK[0]  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            pin_dbg_led_o[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.989ns  (logic 0.594ns (29.874%)  route 1.395ns (70.126%))
  Logic Levels:           3  (LUT3=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.039ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.945ns (routing 0.347ns, distribution 0.598ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GTHE4_CHANNEL_TXOUTCLK[0] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL                0.000     0.000 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.073     0.073    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_srcclk_out[0]
    BUFG_GT_X0Y20        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.146 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=359, routed)         0.945     1.091    hdmi_tx_clk148m5
    SLICE_X24Y229        FDRE                                         r  led_cnt_reg[3][23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y229        FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.039     1.130 r  led_cnt_reg[3][23]/Q
                         net (fo=2, routed)           0.064     1.194    led_cnt_reg[3][23]
    SLICE_X24Y230        LUT6 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.061     1.255 r  pin_dbg_led_o_OBUF[1]_inst_i_2/O
                         net (fo=1, routed)           0.103     1.358    pin_dbg_led_o_OBUF[1]_inst_i_2_n_0
    SLICE_X23Y229        LUT3 (Prop_D5LUT_SLICEL_I0_O)
                                                      0.033     1.391 r  pin_dbg_led_o_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           1.228     2.619    pin_dbg_led_o_OBUF[1]
    AJ6                  OBUF (Prop_OUTBUF_HPIOB_S_I_O)
                                                      0.461     3.080 r  pin_dbg_led_o_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.080    pin_dbg_led_o[1]
    AJ6                                                               r  pin_dbg_led_o[1] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_25m
  To Clock:  

Max Delay             4 Endpoints
Min Delay             4 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 led_cnt_reg[0][24]/C
                            (rising edge-triggered cell FDRE clocked by clk_25m  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            pin_dbg_led_o[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.930ns  (logic 1.122ns (28.551%)  route 2.808ns (71.450%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.130ns (routing 0.170ns, distribution 0.960ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25m rise edge)    0.000     0.000 r  
    AD7                                               0.000     0.000 r  pin_hpio_refclk_i_p (IN)
                         net (fo=0)                   0.100     0.100    hpio_refclk_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.704     0.804 r  hpio_refclk_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.854    hpio_refclk_inst/OUT
    AD7                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.854 r  hpio_refclk_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     1.177    hpio_refclk
    BUFGCE_X0Y89         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.205 r  hpio_refclk_bufg_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=183, routed)         1.130     2.335    clk_25m
    SLICE_X24Y235        FDRE                                         r  led_cnt_reg[0][24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y235        FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.077     2.412 r  led_cnt_reg[0][24]/Q
                         net (fo=2, routed)           0.282     2.694    led_cnt_reg[0][24]
    SLICE_X23Y229        LUT3 (Prop_D5LUT_SLICEL_I2_O)
                                                      0.157     2.851 r  pin_dbg_led_o_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           2.526     5.377    pin_dbg_led_o_OBUF[1]
    AJ6                  OBUF (Prop_OUTBUF_HPIOB_S_I_O)
                                                      0.888     6.265 r  pin_dbg_led_o_OBUF[1]_inst/O
                         net (fo=0)                   0.000     6.265    pin_dbg_led_o[1]
    AJ6                                                               r  pin_dbg_led_o[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 led_cnt_reg[0][27]/C
                            (rising edge-triggered cell FDRE clocked by clk_25m  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            pin_dbg_led_o[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.551ns  (logic 1.033ns (29.091%)  route 2.518ns (70.909%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.130ns (routing 0.170ns, distribution 0.960ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25m rise edge)    0.000     0.000 r  
    AD7                                               0.000     0.000 r  pin_hpio_refclk_i_p (IN)
                         net (fo=0)                   0.100     0.100    hpio_refclk_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.704     0.804 r  hpio_refclk_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.854    hpio_refclk_inst/OUT
    AD7                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.854 r  hpio_refclk_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     1.177    hpio_refclk
    BUFGCE_X0Y89         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.205 r  hpio_refclk_bufg_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=183, routed)         1.130     2.335    clk_25m
    SLICE_X24Y235        FDRE                                         r  led_cnt_reg[0][27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y235        FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.078     2.413 r  led_cnt_reg[0][27]/Q
                         net (fo=2, routed)           0.228     2.641    led_cnt_reg[0][27]
    SLICE_X23Y229        LUT3 (Prop_C5LUT_SLICEL_I2_O)
                                                      0.158     2.799 r  pin_dbg_led_o_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           2.290     5.089    pin_dbg_led_o_OBUF[4]
    AB13                 OBUF (Prop_OUTBUF_HPIOB_S_I_O)
                                                      0.797     5.886 r  pin_dbg_led_o_OBUF[4]_inst/O
                         net (fo=0)                   0.000     5.886    pin_dbg_led_o[4]
    AB13                                                              r  pin_dbg_led_o[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 led_cnt_reg[0][26]/C
                            (rising edge-triggered cell FDRE clocked by clk_25m  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            pin_dbg_led_o[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.952ns  (logic 1.036ns (35.113%)  route 1.915ns (64.887%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.130ns (routing 0.170ns, distribution 0.960ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25m rise edge)    0.000     0.000 r  
    AD7                                               0.000     0.000 r  pin_hpio_refclk_i_p (IN)
                         net (fo=0)                   0.100     0.100    hpio_refclk_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.704     0.804 r  hpio_refclk_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.854    hpio_refclk_inst/OUT
    AD7                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.854 r  hpio_refclk_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     1.177    hpio_refclk
    BUFGCE_X0Y89         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.205 r  hpio_refclk_bufg_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=183, routed)         1.130     2.335    clk_25m
    SLICE_X24Y235        FDRE                                         r  led_cnt_reg[0][26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y235        FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.078     2.413 r  led_cnt_reg[0][26]/Q
                         net (fo=2, routed)           0.208     2.621    led_cnt_reg[0][26]
    SLICE_X23Y229        LUT3 (Prop_C6LUT_SLICEL_I2_O)
                                                      0.088     2.709 r  pin_dbg_led_o_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           1.707     4.416    pin_dbg_led_o_OBUF[3]
    AK8                  OBUF (Prop_OUTBUF_HPIOB_S_I_O)
                                                      0.870     5.286 r  pin_dbg_led_o_OBUF[3]_inst/O
                         net (fo=0)                   0.000     5.286    pin_dbg_led_o[3]
    AK8                                                               r  pin_dbg_led_o[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 led_cnt_reg[0][25]/C
                            (rising edge-triggered cell FDRE clocked by clk_25m  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            pin_dbg_led_o[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.861ns  (logic 1.091ns (38.120%)  route 1.770ns (61.880%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.130ns (routing 0.170ns, distribution 0.960ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25m rise edge)    0.000     0.000 r  
    AD7                                               0.000     0.000 r  pin_hpio_refclk_i_p (IN)
                         net (fo=0)                   0.100     0.100    hpio_refclk_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.704     0.804 r  hpio_refclk_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.854    hpio_refclk_inst/OUT
    AD7                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.854 r  hpio_refclk_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     1.177    hpio_refclk
    BUFGCE_X0Y89         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.205 r  hpio_refclk_bufg_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=183, routed)         1.130     2.335    clk_25m
    SLICE_X24Y235        FDRE                                         r  led_cnt_reg[0][25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y235        FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.078     2.413 r  led_cnt_reg[0][25]/Q
                         net (fo=2, routed)           0.265     2.678    led_cnt_reg[0][25]
    SLICE_X23Y229        LUT3 (Prop_D6LUT_SLICEL_I2_O)
                                                      0.099     2.777 r  pin_dbg_led_o_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           1.505     4.282    pin_dbg_led_o_OBUF[2]
    AK2                  OBUF (Prop_OUTBUF_HPIOB_S_I_O)
                                                      0.914     5.196 r  pin_dbg_led_o_OBUF[2]_inst/O
                         net (fo=0)                   0.000     5.196    pin_dbg_led_o[2]
    AK2                                                               r  pin_dbg_led_o[2] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 led_cnt_reg[0][25]/C
                            (rising edge-triggered cell FDRE clocked by clk_25m  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            pin_dbg_led_o[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.390ns  (logic 0.565ns (40.695%)  route 0.824ns (59.305%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.643ns (routing 0.096ns, distribution 0.547ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25m rise edge)    0.000     0.000 r  
    AD7                                               0.000     0.000 r  pin_hpio_refclk_i_p (IN)
                         net (fo=0)                   0.079     0.079    hpio_refclk_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.369     0.448 r  hpio_refclk_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.488    hpio_refclk_inst/OUT
    AD7                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.488 r  hpio_refclk_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.144     0.632    hpio_refclk
    BUFGCE_X0Y89         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.649 r  hpio_refclk_bufg_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=183, routed)         0.643     1.292    clk_25m
    SLICE_X24Y235        FDRE                                         r  led_cnt_reg[0][25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y235        FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.038     1.330 r  led_cnt_reg[0][25]/Q
                         net (fo=2, routed)           0.137     1.467    led_cnt_reg[0][25]
    SLICE_X23Y229        LUT3 (Prop_D6LUT_SLICEL_I2_O)
                                                      0.041     1.508 r  pin_dbg_led_o_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           0.687     2.195    pin_dbg_led_o_OBUF[2]
    AK2                  OBUF (Prop_OUTBUF_HPIOB_S_I_O)
                                                      0.486     2.682 r  pin_dbg_led_o_OBUF[2]_inst/O
                         net (fo=0)                   0.000     2.682    pin_dbg_led_o[2]
    AK2                                                               r  pin_dbg_led_o[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 led_cnt_reg[0][26]/C
                            (rising edge-triggered cell FDRE clocked by clk_25m  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            pin_dbg_led_o[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.425ns  (logic 0.517ns (36.270%)  route 0.908ns (63.730%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.643ns (routing 0.096ns, distribution 0.547ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25m rise edge)    0.000     0.000 r  
    AD7                                               0.000     0.000 r  pin_hpio_refclk_i_p (IN)
                         net (fo=0)                   0.079     0.079    hpio_refclk_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.369     0.448 r  hpio_refclk_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.488    hpio_refclk_inst/OUT
    AD7                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.488 r  hpio_refclk_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.144     0.632    hpio_refclk
    BUFGCE_X0Y89         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.649 r  hpio_refclk_bufg_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=183, routed)         0.643     1.292    clk_25m
    SLICE_X24Y235        FDRE                                         r  led_cnt_reg[0][26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y235        FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.038     1.330 r  led_cnt_reg[0][26]/Q
                         net (fo=2, routed)           0.111     1.441    led_cnt_reg[0][26]
    SLICE_X23Y229        LUT3 (Prop_C6LUT_SLICEL_I2_O)
                                                      0.035     1.476 r  pin_dbg_led_o_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           0.797     2.273    pin_dbg_led_o_OBUF[3]
    AK8                  OBUF (Prop_OUTBUF_HPIOB_S_I_O)
                                                      0.444     2.717 r  pin_dbg_led_o_OBUF[3]_inst/O
                         net (fo=0)                   0.000     2.717    pin_dbg_led_o[3]
    AK8                                                               r  pin_dbg_led_o[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 led_cnt_reg[0][27]/C
                            (rising edge-triggered cell FDRE clocked by clk_25m  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            pin_dbg_led_o[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.689ns  (logic 0.467ns (27.660%)  route 1.222ns (72.340%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.643ns (routing 0.096ns, distribution 0.547ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25m rise edge)    0.000     0.000 r  
    AD7                                               0.000     0.000 r  pin_hpio_refclk_i_p (IN)
                         net (fo=0)                   0.079     0.079    hpio_refclk_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.369     0.448 r  hpio_refclk_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.488    hpio_refclk_inst/OUT
    AD7                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.488 r  hpio_refclk_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.144     0.632    hpio_refclk
    BUFGCE_X0Y89         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.649 r  hpio_refclk_bufg_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=183, routed)         0.643     1.292    clk_25m
    SLICE_X24Y235        FDRE                                         r  led_cnt_reg[0][27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y235        FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.039     1.331 r  led_cnt_reg[0][27]/Q
                         net (fo=2, routed)           0.120     1.451    led_cnt_reg[0][27]
    SLICE_X23Y229        LUT3 (Prop_C5LUT_SLICEL_I2_O)
                                                      0.057     1.508 r  pin_dbg_led_o_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           1.102     2.610    pin_dbg_led_o_OBUF[4]
    AB13                 OBUF (Prop_OUTBUF_HPIOB_S_I_O)
                                                      0.371     2.981 r  pin_dbg_led_o_OBUF[4]_inst/O
                         net (fo=0)                   0.000     2.981    pin_dbg_led_o[4]
    AB13                                                              r  pin_dbg_led_o[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 led_cnt_reg[0][24]/C
                            (rising edge-triggered cell FDRE clocked by clk_25m  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            pin_dbg_led_o[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.930ns  (logic 0.556ns (28.829%)  route 1.373ns (71.171%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.643ns (routing 0.096ns, distribution 0.547ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25m rise edge)    0.000     0.000 r  
    AD7                                               0.000     0.000 r  pin_hpio_refclk_i_p (IN)
                         net (fo=0)                   0.079     0.079    hpio_refclk_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.369     0.448 r  hpio_refclk_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.488    hpio_refclk_inst/OUT
    AD7                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.488 r  hpio_refclk_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.144     0.632    hpio_refclk
    BUFGCE_X0Y89         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.649 r  hpio_refclk_bufg_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=183, routed)         0.643     1.292    clk_25m
    SLICE_X24Y235        FDRE                                         r  led_cnt_reg[0][24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y235        FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.038     1.330 r  led_cnt_reg[0][24]/Q
                         net (fo=2, routed)           0.145     1.475    led_cnt_reg[0][24]
    SLICE_X23Y229        LUT3 (Prop_D5LUT_SLICEL_I2_O)
                                                      0.057     1.532 r  pin_dbg_led_o_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           1.228     2.760    pin_dbg_led_o_OBUF[1]
    AJ6                  OBUF (Prop_OUTBUF_HPIOB_S_I_O)
                                                      0.461     3.222 r  pin_dbg_led_o_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.222    pin_dbg_led_o[1]
    AJ6                                                               r  pin_dbg_led_o[1] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out1_clk_125m_pll
  To Clock:  

Max Delay             4 Endpoints
Min Delay             4 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 led_cnt_reg[1][24]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_125m_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pin_dbg_led_o[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.080ns  (logic 1.151ns (28.212%)  route 2.929ns (71.788%))
  Logic Levels:           3  (LUT3=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.317ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.185ns
    Phase Error              (PE):    0.222ns
  Clock Net Delay (Source):      2.073ns (routing 1.000ns, distribution 1.073ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_125m_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X0Y89         BUFGCE                       0.000     0.000 r  hpio_refclk_bufg_inst/O
                         net (fo=183, routed)         0.941     0.941    clk_125m_pll/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.814 r  clk_125m_pll/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     1.059    clk_125m_pll/inst/clk_out1_clk_125m_pll
    BUFGCE_X0Y90         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.087 r  clk_125m_pll/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=1492, routed)        2.073     3.160    clk_125m
    SLICE_X24Y226        FDRE                                         r  led_cnt_reg[1][24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y226        FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.077     3.237 r  led_cnt_reg[1][24]/Q
                         net (fo=2, routed)           0.198     3.435    led_cnt_reg[1][24]
    SLICE_X24Y230        LUT6 (Prop_H6LUT_SLICEM_I5_O)
                                                      0.090     3.525 r  pin_dbg_led_o_OBUF[1]_inst_i_2/O
                         net (fo=1, routed)           0.205     3.730    pin_dbg_led_o_OBUF[1]_inst_i_2_n_0
    SLICE_X23Y229        LUT3 (Prop_D5LUT_SLICEL_I0_O)
                                                      0.096     3.826 r  pin_dbg_led_o_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           2.526     6.352    pin_dbg_led_o_OBUF[1]
    AJ6                  OBUF (Prop_OUTBUF_HPIOB_S_I_O)
                                                      0.888     7.240 r  pin_dbg_led_o_OBUF[1]_inst/O
                         net (fo=0)                   0.000     7.240    pin_dbg_led_o[1]
    AJ6                                                               r  pin_dbg_led_o[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 led_cnt_reg[1][27]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_125m_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pin_dbg_led_o[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.712ns  (logic 1.048ns (28.234%)  route 2.664ns (71.766%))
  Logic Levels:           3  (LUT3=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.317ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.185ns
    Phase Error              (PE):    0.222ns
  Clock Net Delay (Source):      2.073ns (routing 1.000ns, distribution 1.073ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_125m_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X0Y89         BUFGCE                       0.000     0.000 r  hpio_refclk_bufg_inst/O
                         net (fo=183, routed)         0.941     0.941    clk_125m_pll/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.814 r  clk_125m_pll/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     1.059    clk_125m_pll/inst/clk_out1_clk_125m_pll
    BUFGCE_X0Y90         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.087 r  clk_125m_pll/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=1492, routed)        2.073     3.160    clk_125m
    SLICE_X24Y226        FDRE                                         r  led_cnt_reg[1][27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y226        FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.078     3.238 r  led_cnt_reg[1][27]/Q
                         net (fo=2, routed)           0.141     3.379    led_cnt_reg[1][27]
    SLICE_X24Y230        LUT6 (Prop_F6LUT_SLICEM_I5_O)
                                                      0.037     3.416 r  pin_dbg_led_o_OBUF[4]_inst_i_2/O
                         net (fo=1, routed)           0.233     3.649    pin_dbg_led_o_OBUF[4]_inst_i_2_n_0
    SLICE_X23Y229        LUT3 (Prop_C5LUT_SLICEL_I0_O)
                                                      0.136     3.785 r  pin_dbg_led_o_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           2.290     6.075    pin_dbg_led_o_OBUF[4]
    AB13                 OBUF (Prop_OUTBUF_HPIOB_S_I_O)
                                                      0.797     6.872 r  pin_dbg_led_o_OBUF[4]_inst/O
                         net (fo=0)                   0.000     6.872    pin_dbg_led_o[4]
    AB13                                                              r  pin_dbg_led_o[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 led_cnt_reg[1][26]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_125m_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pin_dbg_led_o[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.325ns  (logic 1.194ns (35.926%)  route 2.130ns (64.074%))
  Logic Levels:           3  (LUT3=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.317ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.185ns
    Phase Error              (PE):    0.222ns
  Clock Net Delay (Source):      2.073ns (routing 1.000ns, distribution 1.073ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_125m_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X0Y89         BUFGCE                       0.000     0.000 r  hpio_refclk_bufg_inst/O
                         net (fo=183, routed)         0.941     0.941    clk_125m_pll/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.814 r  clk_125m_pll/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     1.059    clk_125m_pll/inst/clk_out1_clk_125m_pll
    BUFGCE_X0Y90         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.087 r  clk_125m_pll/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=1492, routed)        2.073     3.160    clk_125m
    SLICE_X24Y226        FDRE                                         r  led_cnt_reg[1][26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y226        FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.078     3.238 r  led_cnt_reg[1][26]/Q
                         net (fo=2, routed)           0.170     3.408    led_cnt_reg[1][26]
    SLICE_X24Y230        LUT6 (Prop_G6LUT_SLICEM_I5_O)
                                                      0.150     3.558 r  pin_dbg_led_o_OBUF[3]_inst_i_2/O
                         net (fo=1, routed)           0.253     3.811    pin_dbg_led_o_OBUF[3]_inst_i_2_n_0
    SLICE_X23Y229        LUT3 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.096     3.907 r  pin_dbg_led_o_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           1.707     5.614    pin_dbg_led_o_OBUF[3]
    AK8                  OBUF (Prop_OUTBUF_HPIOB_S_I_O)
                                                      0.870     6.485 r  pin_dbg_led_o_OBUF[3]_inst/O
                         net (fo=0)                   0.000     6.485    pin_dbg_led_o[3]
    AK8                                                               r  pin_dbg_led_o[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 led_cnt_reg[1][25]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_125m_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pin_dbg_led_o[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.074ns  (logic 1.264ns (41.106%)  route 1.810ns (58.894%))
  Logic Levels:           3  (LUT3=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.317ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.185ns
    Phase Error              (PE):    0.222ns
  Clock Net Delay (Source):      2.073ns (routing 1.000ns, distribution 1.073ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_125m_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X0Y89         BUFGCE                       0.000     0.000 r  hpio_refclk_bufg_inst/O
                         net (fo=183, routed)         0.941     0.941    clk_125m_pll/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.814 r  clk_125m_pll/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     1.059    clk_125m_pll/inst/clk_out1_clk_125m_pll
    BUFGCE_X0Y90         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.087 r  clk_125m_pll/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=1492, routed)        2.073     3.160    clk_125m
    SLICE_X24Y226        FDRE                                         r  led_cnt_reg[1][25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y226        FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.078     3.238 r  led_cnt_reg[1][25]/Q
                         net (fo=2, routed)           0.211     3.449    led_cnt_reg[1][25]
    SLICE_X23Y229        LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.150     3.599 r  pin_dbg_led_o_OBUF[2]_inst_i_2/O
                         net (fo=1, routed)           0.094     3.693    pin_dbg_led_o_OBUF[2]_inst_i_2_n_0
    SLICE_X23Y229        LUT3 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.122     3.815 r  pin_dbg_led_o_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           1.505     5.320    pin_dbg_led_o_OBUF[2]
    AK2                  OBUF (Prop_OUTBUF_HPIOB_S_I_O)
                                                      0.914     6.234 r  pin_dbg_led_o_OBUF[2]_inst/O
                         net (fo=0)                   0.000     6.234    pin_dbg_led_o[2]
    AK2                                                               r  pin_dbg_led_o[2] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 led_cnt_reg[1][25]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_125m_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pin_dbg_led_o[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.477ns  (logic 0.634ns (42.970%)  route 0.842ns (57.030%))
  Logic Levels:           3  (LUT3=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.317ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.185ns
    Phase Error              (PE):    0.222ns
  Clock Net Delay (Source):      1.142ns (routing 0.549ns, distribution 0.593ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_125m_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X0Y89         BUFGCE                       0.000     0.000 r  hpio_refclk_bufg_inst/O
                         net (fo=183, routed)         0.534     0.534    clk_125m_pll/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.764 r  clk_125m_pll/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.146     0.910    clk_125m_pll/inst/clk_out1_clk_125m_pll
    BUFGCE_X0Y90         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.927 r  clk_125m_pll/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=1492, routed)        1.142     2.069    clk_125m
    SLICE_X24Y226        FDRE                                         r  led_cnt_reg[1][25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y226        FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.038     2.107 r  led_cnt_reg[1][25]/Q
                         net (fo=2, routed)           0.110     2.217    led_cnt_reg[1][25]
    SLICE_X23Y229        LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.060     2.277 r  pin_dbg_led_o_OBUF[2]_inst_i_2/O
                         net (fo=1, routed)           0.045     2.322    pin_dbg_led_o_OBUF[2]_inst_i_2_n_0
    SLICE_X23Y229        LUT3 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.050     2.372 r  pin_dbg_led_o_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           0.687     3.059    pin_dbg_led_o_OBUF[2]
    AK2                  OBUF (Prop_OUTBUF_HPIOB_S_I_O)
                                                      0.486     3.546 r  pin_dbg_led_o_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.546    pin_dbg_led_o[2]
    AK2                                                               r  pin_dbg_led_o[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 led_cnt_reg[1][26]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_125m_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pin_dbg_led_o[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.597ns  (logic 0.582ns (36.434%)  route 1.015ns (63.566%))
  Logic Levels:           3  (LUT3=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.317ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.185ns
    Phase Error              (PE):    0.222ns
  Clock Net Delay (Source):      1.142ns (routing 0.549ns, distribution 0.593ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_125m_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X0Y89         BUFGCE                       0.000     0.000 r  hpio_refclk_bufg_inst/O
                         net (fo=183, routed)         0.534     0.534    clk_125m_pll/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.764 r  clk_125m_pll/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.146     0.910    clk_125m_pll/inst/clk_out1_clk_125m_pll
    BUFGCE_X0Y90         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.927 r  clk_125m_pll/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=1492, routed)        1.142     2.069    clk_125m
    SLICE_X24Y226        FDRE                                         r  led_cnt_reg[1][26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y226        FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.038     2.107 r  led_cnt_reg[1][26]/Q
                         net (fo=2, routed)           0.091     2.198    led_cnt_reg[1][26]
    SLICE_X24Y230        LUT6 (Prop_G6LUT_SLICEM_I5_O)
                                                      0.060     2.258 r  pin_dbg_led_o_OBUF[3]_inst_i_2/O
                         net (fo=1, routed)           0.127     2.385    pin_dbg_led_o_OBUF[3]_inst_i_2_n_0
    SLICE_X23Y229        LUT3 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.040     2.425 r  pin_dbg_led_o_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           0.797     3.222    pin_dbg_led_o_OBUF[3]
    AK8                  OBUF (Prop_OUTBUF_HPIOB_S_I_O)
                                                      0.444     3.666 r  pin_dbg_led_o_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.666    pin_dbg_led_o[3]
    AK8                                                               r  pin_dbg_led_o[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 led_cnt_reg[1][27]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_125m_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pin_dbg_led_o[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.767ns  (logic 0.472ns (26.722%)  route 1.295ns (73.278%))
  Logic Levels:           3  (LUT3=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.317ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.185ns
    Phase Error              (PE):    0.222ns
  Clock Net Delay (Source):      1.142ns (routing 0.549ns, distribution 0.593ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_125m_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X0Y89         BUFGCE                       0.000     0.000 r  hpio_refclk_bufg_inst/O
                         net (fo=183, routed)         0.534     0.534    clk_125m_pll/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.764 r  clk_125m_pll/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.146     0.910    clk_125m_pll/inst/clk_out1_clk_125m_pll
    BUFGCE_X0Y90         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.927 r  clk_125m_pll/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=1492, routed)        1.142     2.069    clk_125m
    SLICE_X24Y226        FDRE                                         r  led_cnt_reg[1][27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y226        FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.039     2.108 r  led_cnt_reg[1][27]/Q
                         net (fo=2, routed)           0.079     2.187    led_cnt_reg[1][27]
    SLICE_X24Y230        LUT6 (Prop_F6LUT_SLICEM_I5_O)
                                                      0.014     2.201 r  pin_dbg_led_o_OBUF[4]_inst_i_2/O
                         net (fo=1, routed)           0.114     2.315    pin_dbg_led_o_OBUF[4]_inst_i_2_n_0
    SLICE_X23Y229        LUT3 (Prop_C5LUT_SLICEL_I0_O)
                                                      0.048     2.363 r  pin_dbg_led_o_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           1.102     3.465    pin_dbg_led_o_OBUF[4]
    AB13                 OBUF (Prop_OUTBUF_HPIOB_S_I_O)
                                                      0.371     3.836 r  pin_dbg_led_o_OBUF[4]_inst/O
                         net (fo=0)                   0.000     3.836    pin_dbg_led_o[4]
    AB13                                                              r  pin_dbg_led_o[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 led_cnt_reg[1][24]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_125m_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pin_dbg_led_o[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.002ns  (logic 0.567ns (28.336%)  route 1.435ns (71.664%))
  Logic Levels:           3  (LUT3=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.317ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.185ns
    Phase Error              (PE):    0.222ns
  Clock Net Delay (Source):      1.142ns (routing 0.549ns, distribution 0.593ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_125m_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X0Y89         BUFGCE                       0.000     0.000 r  hpio_refclk_bufg_inst/O
                         net (fo=183, routed)         0.534     0.534    clk_125m_pll/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.764 r  clk_125m_pll/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.146     0.910    clk_125m_pll/inst/clk_out1_clk_125m_pll
    BUFGCE_X0Y90         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.927 r  clk_125m_pll/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=1492, routed)        1.142     2.069    clk_125m
    SLICE_X24Y226        FDRE                                         r  led_cnt_reg[1][24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y226        FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.038     2.107 r  led_cnt_reg[1][24]/Q
                         net (fo=2, routed)           0.104     2.211    led_cnt_reg[1][24]
    SLICE_X24Y230        LUT6 (Prop_H6LUT_SLICEM_I5_O)
                                                      0.035     2.246 r  pin_dbg_led_o_OBUF[1]_inst_i_2/O
                         net (fo=1, routed)           0.103     2.349    pin_dbg_led_o_OBUF[1]_inst_i_2_n_0
    SLICE_X23Y229        LUT3 (Prop_D5LUT_SLICEL_I0_O)
                                                      0.033     2.382 r  pin_dbg_led_o_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           1.228     3.610    pin_dbg_led_o_OBUF[1]
    AJ6                  OBUF (Prop_OUTBUF_HPIOB_S_I_O)
                                                      0.461     4.071 r  pin_dbg_led_o_OBUF[1]_inst/O
                         net (fo=0)                   0.000     4.071    pin_dbg_led_o[1]
    AJ6                                                               r  pin_dbg_led_o[1] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  hdmi_tx_clk_xcvr
  To Clock:  

Max Delay             4 Endpoints
Min Delay             4 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 led_cnt_reg[2][24]/C
                            (rising edge-triggered cell FDRE clocked by hdmi_tx_clk_xcvr  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            pin_dbg_led_o[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.007ns  (logic 1.162ns (28.999%)  route 2.845ns (71.001%))
  Logic Levels:           3  (LUT3=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.869ns (routing 1.051ns, distribution 0.818ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hdmi_tx_clk_xcvr rise edge)
                                                      0.000     0.000 r  
    GTHE4_COMMON_X0Y0                                 0.000     0.000 r  pin_hdmi_tx_clk_i_p (IN)
                         net (fo=0)                   0.000     0.000    pin_hdmi_tx_clk_i_p
    GTHE4_COMMON_X0Y0    IBUFDS_GTE4 (Prop_IBUFDS1_GTHE4_GTHE4_COMMON_I_ODIV2)
                                                      0.339     0.339 r  ibufds_inst/ODIV2
                         net (fo=2, routed)           0.113     0.452    ibufds_odiv2
    BUFG_GT_X0Y23        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.582 r  bufg_gt_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=28, routed)          1.869     2.451    refclk_hdmi_tx_bufg
    SLICE_X25Y230        FDRE                                         r  led_cnt_reg[2][24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y230        FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.077     2.528 r  led_cnt_reg[2][24]/Q
                         net (fo=2, routed)           0.114     2.642    led_cnt_reg[2][24]
    SLICE_X24Y230        LUT6 (Prop_H6LUT_SLICEM_I3_O)
                                                      0.101     2.743 r  pin_dbg_led_o_OBUF[1]_inst_i_2/O
                         net (fo=1, routed)           0.205     2.948    pin_dbg_led_o_OBUF[1]_inst_i_2_n_0
    SLICE_X23Y229        LUT3 (Prop_D5LUT_SLICEL_I0_O)
                                                      0.096     3.044 r  pin_dbg_led_o_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           2.526     5.570    pin_dbg_led_o_OBUF[1]
    AJ6                  OBUF (Prop_OUTBUF_HPIOB_S_I_O)
                                                      0.888     6.458 r  pin_dbg_led_o_OBUF[1]_inst/O
                         net (fo=0)                   0.000     6.458    pin_dbg_led_o[1]
    AJ6                                                               r  pin_dbg_led_o[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 led_cnt_reg[2][27]/C
                            (rising edge-triggered cell FDRE clocked by hdmi_tx_clk_xcvr  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            pin_dbg_led_o[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.775ns  (logic 1.134ns (30.040%)  route 2.641ns (69.960%))
  Logic Levels:           3  (LUT3=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.869ns (routing 1.051ns, distribution 0.818ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hdmi_tx_clk_xcvr rise edge)
                                                      0.000     0.000 r  
    GTHE4_COMMON_X0Y0                                 0.000     0.000 r  pin_hdmi_tx_clk_i_p (IN)
                         net (fo=0)                   0.000     0.000    pin_hdmi_tx_clk_i_p
    GTHE4_COMMON_X0Y0    IBUFDS_GTE4 (Prop_IBUFDS1_GTHE4_GTHE4_COMMON_I_ODIV2)
                                                      0.339     0.339 r  ibufds_inst/ODIV2
                         net (fo=2, routed)           0.113     0.452    ibufds_odiv2
    BUFG_GT_X0Y23        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.582 r  bufg_gt_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=28, routed)          1.869     2.451    refclk_hdmi_tx_bufg
    SLICE_X25Y230        FDRE                                         r  led_cnt_reg[2][27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y230        FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.078     2.529 r  led_cnt_reg[2][27]/Q
                         net (fo=2, routed)           0.118     2.647    led_cnt_reg[2][27]
    SLICE_X24Y230        LUT6 (Prop_F6LUT_SLICEM_I3_O)
                                                      0.123     2.770 r  pin_dbg_led_o_OBUF[4]_inst_i_2/O
                         net (fo=1, routed)           0.233     3.003    pin_dbg_led_o_OBUF[4]_inst_i_2_n_0
    SLICE_X23Y229        LUT3 (Prop_C5LUT_SLICEL_I0_O)
                                                      0.136     3.139 r  pin_dbg_led_o_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           2.290     5.429    pin_dbg_led_o_OBUF[4]
    AB13                 OBUF (Prop_OUTBUF_HPIOB_S_I_O)
                                                      0.797     6.226 r  pin_dbg_led_o_OBUF[4]_inst/O
                         net (fo=0)                   0.000     6.226    pin_dbg_led_o[4]
    AB13                                                              r  pin_dbg_led_o[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 led_cnt_reg[2][26]/C
                            (rising edge-triggered cell FDRE clocked by hdmi_tx_clk_xcvr  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            pin_dbg_led_o[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.220ns  (logic 1.096ns (34.053%)  route 2.123ns (65.947%))
  Logic Levels:           3  (LUT3=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.869ns (routing 1.051ns, distribution 0.818ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hdmi_tx_clk_xcvr rise edge)
                                                      0.000     0.000 r  
    GTHE4_COMMON_X0Y0                                 0.000     0.000 r  pin_hdmi_tx_clk_i_p (IN)
                         net (fo=0)                   0.000     0.000    pin_hdmi_tx_clk_i_p
    GTHE4_COMMON_X0Y0    IBUFDS_GTE4 (Prop_IBUFDS1_GTHE4_GTHE4_COMMON_I_ODIV2)
                                                      0.339     0.339 r  ibufds_inst/ODIV2
                         net (fo=2, routed)           0.113     0.452    ibufds_odiv2
    BUFG_GT_X0Y23        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.582 r  bufg_gt_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=28, routed)          1.869     2.451    refclk_hdmi_tx_bufg
    SLICE_X25Y230        FDRE                                         r  led_cnt_reg[2][26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y230        FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.078     2.529 r  led_cnt_reg[2][26]/Q
                         net (fo=2, routed)           0.163     2.692    led_cnt_reg[2][26]
    SLICE_X24Y230        LUT6 (Prop_G6LUT_SLICEM_I3_O)
                                                      0.052     2.744 r  pin_dbg_led_o_OBUF[3]_inst_i_2/O
                         net (fo=1, routed)           0.253     2.997    pin_dbg_led_o_OBUF[3]_inst_i_2_n_0
    SLICE_X23Y229        LUT3 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.096     3.093 r  pin_dbg_led_o_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           1.707     4.800    pin_dbg_led_o_OBUF[3]
    AK8                  OBUF (Prop_OUTBUF_HPIOB_S_I_O)
                                                      0.870     5.670 r  pin_dbg_led_o_OBUF[3]_inst/O
                         net (fo=0)                   0.000     5.670    pin_dbg_led_o[3]
    AK8                                                               r  pin_dbg_led_o[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 led_cnt_reg[2][25]/C
                            (rising edge-triggered cell FDRE clocked by hdmi_tx_clk_xcvr  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            pin_dbg_led_o[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.023ns  (logic 1.213ns (40.113%)  route 1.810ns (59.887%))
  Logic Levels:           3  (LUT3=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.869ns (routing 1.051ns, distribution 0.818ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hdmi_tx_clk_xcvr rise edge)
                                                      0.000     0.000 r  
    GTHE4_COMMON_X0Y0                                 0.000     0.000 r  pin_hdmi_tx_clk_i_p (IN)
                         net (fo=0)                   0.000     0.000    pin_hdmi_tx_clk_i_p
    GTHE4_COMMON_X0Y0    IBUFDS_GTE4 (Prop_IBUFDS1_GTHE4_GTHE4_COMMON_I_ODIV2)
                                                      0.339     0.339 r  ibufds_inst/ODIV2
                         net (fo=2, routed)           0.113     0.452    ibufds_odiv2
    BUFG_GT_X0Y23        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.582 r  bufg_gt_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=28, routed)          1.869     2.451    refclk_hdmi_tx_bufg
    SLICE_X25Y230        FDRE                                         r  led_cnt_reg[2][25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y230        FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.078     2.529 r  led_cnt_reg[2][25]/Q
                         net (fo=2, routed)           0.211     2.740    led_cnt_reg[2][25]
    SLICE_X23Y229        LUT6 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.099     2.839 r  pin_dbg_led_o_OBUF[2]_inst_i_2/O
                         net (fo=1, routed)           0.094     2.933    pin_dbg_led_o_OBUF[2]_inst_i_2_n_0
    SLICE_X23Y229        LUT3 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.122     3.055 r  pin_dbg_led_o_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           1.505     4.560    pin_dbg_led_o_OBUF[2]
    AK2                  OBUF (Prop_OUTBUF_HPIOB_S_I_O)
                                                      0.914     5.473 r  pin_dbg_led_o_OBUF[2]_inst/O
                         net (fo=0)                   0.000     5.473    pin_dbg_led_o[2]
    AK2                                                               r  pin_dbg_led_o[2] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 led_cnt_reg[2][25]/C
                            (rising edge-triggered cell FDRE clocked by hdmi_tx_clk_xcvr  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            pin_dbg_led_o[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.457ns  (logic 0.615ns (42.256%)  route 0.841ns (57.744%))
  Logic Levels:           3  (LUT3=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.025ns (routing 0.573ns, distribution 0.452ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hdmi_tx_clk_xcvr rise edge)
                                                      0.000     0.000 r  
    GTHE4_COMMON_X0Y0                                 0.000     0.000 r  pin_hdmi_tx_clk_i_p (IN)
                         net (fo=0)                   0.000     0.000    pin_hdmi_tx_clk_i_p
    GTHE4_COMMON_X0Y0    IBUFDS_GTE4 (Prop_IBUFDS1_GTHE4_GTHE4_COMMON_I_ODIV2)
                                                      0.116     0.116 r  ibufds_inst/ODIV2
                         net (fo=2, routed)           0.073     0.189    ibufds_odiv2
    BUFG_GT_X0Y23        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.262 r  bufg_gt_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=28, routed)          1.025     1.287    refclk_hdmi_tx_bufg
    SLICE_X25Y230        FDRE                                         r  led_cnt_reg[2][25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y230        FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.038     1.325 r  led_cnt_reg[2][25]/Q
                         net (fo=2, routed)           0.109     1.434    led_cnt_reg[2][25]
    SLICE_X23Y229        LUT6 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.041     1.475 r  pin_dbg_led_o_OBUF[2]_inst_i_2/O
                         net (fo=1, routed)           0.045     1.520    pin_dbg_led_o_OBUF[2]_inst_i_2_n_0
    SLICE_X23Y229        LUT3 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.050     1.570 r  pin_dbg_led_o_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           0.687     2.257    pin_dbg_led_o_OBUF[2]
    AK2                  OBUF (Prop_OUTBUF_HPIOB_S_I_O)
                                                      0.486     2.743 r  pin_dbg_led_o_OBUF[2]_inst/O
                         net (fo=0)                   0.000     2.743    pin_dbg_led_o[2]
    AK2                                                               r  pin_dbg_led_o[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 led_cnt_reg[2][26]/C
                            (rising edge-triggered cell FDRE clocked by hdmi_tx_clk_xcvr  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            pin_dbg_led_o[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.552ns  (logic 0.544ns (35.041%)  route 1.008ns (64.959%))
  Logic Levels:           3  (LUT3=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.025ns (routing 0.573ns, distribution 0.452ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hdmi_tx_clk_xcvr rise edge)
                                                      0.000     0.000 r  
    GTHE4_COMMON_X0Y0                                 0.000     0.000 r  pin_hdmi_tx_clk_i_p (IN)
                         net (fo=0)                   0.000     0.000    pin_hdmi_tx_clk_i_p
    GTHE4_COMMON_X0Y0    IBUFDS_GTE4 (Prop_IBUFDS1_GTHE4_GTHE4_COMMON_I_ODIV2)
                                                      0.116     0.116 r  ibufds_inst/ODIV2
                         net (fo=2, routed)           0.073     0.189    ibufds_odiv2
    BUFG_GT_X0Y23        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.262 r  bufg_gt_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=28, routed)          1.025     1.287    refclk_hdmi_tx_bufg
    SLICE_X25Y230        FDRE                                         r  led_cnt_reg[2][26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y230        FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.038     1.325 r  led_cnt_reg[2][26]/Q
                         net (fo=2, routed)           0.084     1.409    led_cnt_reg[2][26]
    SLICE_X24Y230        LUT6 (Prop_G6LUT_SLICEM_I3_O)
                                                      0.022     1.431 r  pin_dbg_led_o_OBUF[3]_inst_i_2/O
                         net (fo=1, routed)           0.127     1.558    pin_dbg_led_o_OBUF[3]_inst_i_2_n_0
    SLICE_X23Y229        LUT3 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.040     1.598 r  pin_dbg_led_o_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           0.797     2.395    pin_dbg_led_o_OBUF[3]
    AK8                  OBUF (Prop_OUTBUF_HPIOB_S_I_O)
                                                      0.444     2.839 r  pin_dbg_led_o_OBUF[3]_inst/O
                         net (fo=0)                   0.000     2.839    pin_dbg_led_o[3]
    AK8                                                               r  pin_dbg_led_o[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 led_cnt_reg[2][27]/C
                            (rising edge-triggered cell FDRE clocked by hdmi_tx_clk_xcvr  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            pin_dbg_led_o[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.788ns  (logic 0.508ns (28.421%)  route 1.280ns (71.579%))
  Logic Levels:           3  (LUT3=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.025ns (routing 0.573ns, distribution 0.452ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hdmi_tx_clk_xcvr rise edge)
                                                      0.000     0.000 r  
    GTHE4_COMMON_X0Y0                                 0.000     0.000 r  pin_hdmi_tx_clk_i_p (IN)
                         net (fo=0)                   0.000     0.000    pin_hdmi_tx_clk_i_p
    GTHE4_COMMON_X0Y0    IBUFDS_GTE4 (Prop_IBUFDS1_GTHE4_GTHE4_COMMON_I_ODIV2)
                                                      0.116     0.116 r  ibufds_inst/ODIV2
                         net (fo=2, routed)           0.073     0.189    ibufds_odiv2
    BUFG_GT_X0Y23        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.262 r  bufg_gt_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=28, routed)          1.025     1.287    refclk_hdmi_tx_bufg
    SLICE_X25Y230        FDRE                                         r  led_cnt_reg[2][27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y230        FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.039     1.326 r  led_cnt_reg[2][27]/Q
                         net (fo=2, routed)           0.064     1.390    led_cnt_reg[2][27]
    SLICE_X24Y230        LUT6 (Prop_F6LUT_SLICEM_I3_O)
                                                      0.050     1.440 r  pin_dbg_led_o_OBUF[4]_inst_i_2/O
                         net (fo=1, routed)           0.114     1.554    pin_dbg_led_o_OBUF[4]_inst_i_2_n_0
    SLICE_X23Y229        LUT3 (Prop_C5LUT_SLICEL_I0_O)
                                                      0.048     1.602 r  pin_dbg_led_o_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           1.102     2.704    pin_dbg_led_o_OBUF[4]
    AB13                 OBUF (Prop_OUTBUF_HPIOB_S_I_O)
                                                      0.371     3.075 r  pin_dbg_led_o_OBUF[4]_inst/O
                         net (fo=0)                   0.000     3.075    pin_dbg_led_o[4]
    AB13                                                              r  pin_dbg_led_o[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 led_cnt_reg[2][24]/C
                            (rising edge-triggered cell FDRE clocked by hdmi_tx_clk_xcvr  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            pin_dbg_led_o[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.965ns  (logic 0.573ns (29.169%)  route 1.392ns (70.831%))
  Logic Levels:           3  (LUT3=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.025ns (routing 0.573ns, distribution 0.452ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hdmi_tx_clk_xcvr rise edge)
                                                      0.000     0.000 r  
    GTHE4_COMMON_X0Y0                                 0.000     0.000 r  pin_hdmi_tx_clk_i_p (IN)
                         net (fo=0)                   0.000     0.000    pin_hdmi_tx_clk_i_p
    GTHE4_COMMON_X0Y0    IBUFDS_GTE4 (Prop_IBUFDS1_GTHE4_GTHE4_COMMON_I_ODIV2)
                                                      0.116     0.116 r  ibufds_inst/ODIV2
                         net (fo=2, routed)           0.073     0.189    ibufds_odiv2
    BUFG_GT_X0Y23        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.262 r  bufg_gt_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=28, routed)          1.025     1.287    refclk_hdmi_tx_bufg
    SLICE_X25Y230        FDRE                                         r  led_cnt_reg[2][24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y230        FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.038     1.325 r  led_cnt_reg[2][24]/Q
                         net (fo=2, routed)           0.061     1.386    led_cnt_reg[2][24]
    SLICE_X24Y230        LUT6 (Prop_H6LUT_SLICEM_I3_O)
                                                      0.041     1.427 r  pin_dbg_led_o_OBUF[1]_inst_i_2/O
                         net (fo=1, routed)           0.103     1.530    pin_dbg_led_o_OBUF[1]_inst_i_2_n_0
    SLICE_X23Y229        LUT3 (Prop_D5LUT_SLICEL_I0_O)
                                                      0.033     1.563 r  pin_dbg_led_o_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           1.228     2.791    pin_dbg_led_o_OBUF[1]
    AJ6                  OBUF (Prop_OUTBUF_HPIOB_S_I_O)
                                                      0.461     3.252 r  pin_dbg_led_o_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.252    pin_dbg_led_o[1]
    AJ6                                                               r  pin_dbg_led_o[1] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  GTHE4_CHANNEL_TXOUTCLK[0]

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clk_125m_pll/inst/mmcme4_adv_inst/LOCKED
                            (internal pin)
  Destination:            fpga_top/<hidden>/<hidden>/<hidden>
                            (rising edge-triggered cell FDRE clocked by GTHE4_CHANNEL_TXOUTCLK[0]  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.876ns  (logic 0.117ns (4.069%)  route 2.759ns (95.931%))
  Logic Levels:           2  (LUT2=1 LUT3=1)
  Clock Uncertainty:      0.039ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.588ns (routing 0.574ns, distribution 1.014ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCM_X0Y3            MMCME4_ADV                   0.000     0.000 f  clk_125m_pll/inst/mmcme4_adv_inst/LOCKED
                         net (fo=6, routed)           1.950     1.950    video_uut/locked
    SLICE_X57Y95         LUT2 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.051     2.001 r  video_uut/collision_reg_i_1/O
                         net (fo=177, routed)         0.779     2.780    fpga_top/<hidden>/<hidden>/<hidden>
    SLICE_X58Y55         LUT3 (Prop_D5LUT_SLICEM_I1_O)
                                                      0.066     2.846 r  fpga_top/<hidden>/<hidden>/<hidden>
                         net (fo=1, routed)           0.030     2.876    fpga_top/<hidden>/<hidden>/<hidden>
    SLICE_X58Y55         FDRE                                         r  fpga_top/<hidden>/<hidden>/<hidden>
  -------------------------------------------------------------------    -------------------

                         (clock GTHE4_CHANNEL_TXOUTCLK[0] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL                0.000     0.000 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.099     0.099    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_srcclk_out[0]
    BUFG_GT_X0Y20        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.213 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=359, routed)         1.588     1.801    fpga_top/<hidden>/<hidden>/<hidden>
    SLICE_X58Y55         FDRE                                         r  fpga_top/<hidden>/<hidden>/<hidden>





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clk_125m_pll/inst/mmcme4_adv_inst/LOCKED
                            (internal pin)
  Destination:            fpga_top/<hidden>/<hidden>/<hidden>
                            (rising edge-triggered cell FDRE clocked by GTHE4_CHANNEL_TXOUTCLK[0]  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.459ns  (logic 0.047ns (3.220%)  route 1.412ns (96.780%))
  Logic Levels:           2  (LUT2=1 LUT3=1)
  Clock Uncertainty:      0.039ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.116ns (routing 0.385ns, distribution 0.731ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCM_X0Y3            MMCME4_ADV                   0.000     0.000 f  clk_125m_pll/inst/mmcme4_adv_inst/LOCKED
                         net (fo=6, routed)           1.011     1.011    video_uut/locked
    SLICE_X57Y95         LUT2 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.023     1.034 r  video_uut/collision_reg_i_1/O
                         net (fo=177, routed)         0.392     1.426    fpga_top/<hidden>/<hidden>/<hidden>
    SLICE_X58Y55         LUT3 (Prop_D5LUT_SLICEM_I1_O)
                                                      0.024     1.450 r  fpga_top/<hidden>/<hidden>/<hidden>
                         net (fo=1, routed)           0.009     1.459    fpga_top/<hidden>/<hidden>/<hidden>
    SLICE_X58Y55         FDRE                                         r  fpga_top/<hidden>/<hidden>/<hidden>
  -------------------------------------------------------------------    -------------------

                         (clock GTHE4_CHANNEL_TXOUTCLK[0] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL                0.000     0.000 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.085     0.085    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_srcclk_out[0]
    BUFG_GT_X0Y20        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.167 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=359, routed)         1.116     1.283    fpga_top/<hidden>/<hidden>/<hidden>
    SLICE_X58Y55         FDRE                                         r  fpga_top/<hidden>/<hidden>/<hidden>





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK

Max Delay             4 Endpoints
Min Delay             4 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TDI
                            (internal pin)
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/iTDI_reg_reg/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.244ns  (logic 4.300ns (81.993%)  route 0.944ns (18.007%))
  Logic Levels:           1  (BSCANE2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.216ns (routing 0.463ns, distribution 0.753ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TDI
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TDI_TDI)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TDI
                         net (fo=4, routed)           0.944     5.244    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/out
    SLICE_X52Y178        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/iTDI_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.816     1.281    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.305 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y2 (CLOCK_ROOT)    net (fo=478, routed)         1.216     2.521    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/m_bscan_tck[0]
    SLICE_X52Y178        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/iTDI_reg_reg/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TDI
                            (internal pin)
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.192ns  (logic 4.398ns (84.702%)  route 0.794ns (15.298%))
  Logic Levels:           2  (BSCANE2=1 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.257ns (routing 0.463ns, distribution 0.794ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TDI
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TDI_TDI)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TDI
                         net (fo=4, routed)           0.746     5.046    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tdi
    SLICE_X49Y180        LUT5 (Prop_A6LUT_SLICEL_I2_O)
                                                      0.098     5.144 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg[31]_i_2/O
                         net (fo=1, routed)           0.048     5.192    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg[31]_i_2_n_0
    SLICE_X49Y180        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.816     1.281    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.305 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y2 (CLOCK_ROOT)    net (fo=478, routed)         1.257     2.562    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X49Y180        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg_reg[31]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TDI
                            (internal pin)
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.010ns  (logic 4.448ns (88.779%)  route 0.562ns (11.221%))
  Logic Levels:           2  (BSCANE2=1 LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.188ns (routing 0.463ns, distribution 0.725ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TDI
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TDI_TDI)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TDI
                         net (fo=4, routed)           0.511     4.811    dbg_hub/inst/BSCANID.u_xsdbm_id/TDI
    SLICE_X48Y171        LUT4 (Prop_F6LUT_SLICEL_I3_O)
                                                      0.148     4.959 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid[31]_i_1/O
                         net (fo=1, routed)           0.051     5.010    dbg_hub/inst/BSCANID.u_xsdbm_id/p_2_in[31]
    SLICE_X48Y171        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.816     1.281    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.305 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y2 (CLOCK_ROOT)    net (fo=478, routed)         1.188     2.493    dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i
    SLICE_X48Y171        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[31]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TDI
                            (internal pin)
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.893ns  (logic 4.335ns (88.593%)  route 0.558ns (11.407%))
  Logic Levels:           2  (BSCANE2=1 LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.208ns (routing 0.463ns, distribution 0.745ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TDI
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TDI_TDI)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TDI
                         net (fo=4, routed)           0.512     4.812    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tdi
    SLICE_X49Y167        LUT2 (Prop_E6LUT_SLICEL_I1_O)
                                                      0.035     4.847 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid[31]_i_2/O
                         net (fo=1, routed)           0.046     4.893    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid[31]_i_2_n_0
    SLICE_X49Y167        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.816     1.281    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.305 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y2 (CLOCK_ROOT)    net (fo=478, routed)         1.208     2.513    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X49Y167        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid_reg[31]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TDI
                            (internal pin)
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.768ns  (logic 0.479ns (62.351%)  route 0.289ns (37.649%))
  Logic Levels:           2  (BSCANE2=1 LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 0.863ns (routing 0.310ns, distribution 0.553ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TDI
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TDI_TDI)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TDI
                         net (fo=4, routed)           0.274     0.739    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tdi
    SLICE_X49Y167        LUT2 (Prop_E6LUT_SLICEL_I1_O)
                                                      0.014     0.753 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid[31]_i_2/O
                         net (fo=1, routed)           0.015     0.768    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid[31]_i_2_n_0
    SLICE_X49Y167        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.806     5.106    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     5.125 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y2 (CLOCK_ROOT)    net (fo=478, routed)         0.863     5.988    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X49Y167        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid_reg[31]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TDI
                            (internal pin)
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.816ns  (logic 0.524ns (64.252%)  route 0.292ns (35.748%))
  Logic Levels:           2  (BSCANE2=1 LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 0.850ns (routing 0.310ns, distribution 0.540ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TDI
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TDI_TDI)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TDI
                         net (fo=4, routed)           0.274     0.739    dbg_hub/inst/BSCANID.u_xsdbm_id/TDI
    SLICE_X48Y171        LUT4 (Prop_F6LUT_SLICEL_I3_O)
                                                      0.059     0.798 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid[31]_i_1/O
                         net (fo=1, routed)           0.018     0.816    dbg_hub/inst/BSCANID.u_xsdbm_id/p_2_in[31]
    SLICE_X48Y171        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.806     5.106    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     5.125 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y2 (CLOCK_ROOT)    net (fo=478, routed)         0.850     5.975    dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i
    SLICE_X48Y171        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[31]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TDI
                            (internal pin)
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.907ns  (logic 0.506ns (55.761%)  route 0.401ns (44.239%))
  Logic Levels:           2  (BSCANE2=1 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 0.891ns (routing 0.310ns, distribution 0.581ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TDI
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TDI_TDI)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TDI
                         net (fo=4, routed)           0.385     0.850    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tdi
    SLICE_X49Y180        LUT5 (Prop_A6LUT_SLICEL_I2_O)
                                                      0.041     0.891 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg[31]_i_2/O
                         net (fo=1, routed)           0.016     0.907    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg[31]_i_2_n_0
    SLICE_X49Y180        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.806     5.106    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     5.125 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y2 (CLOCK_ROOT)    net (fo=478, routed)         0.891     6.016    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X49Y180        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg_reg[31]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TDI
                            (internal pin)
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/iTDI_reg_reg/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.927ns  (logic 0.465ns (50.138%)  route 0.462ns (49.862%))
  Logic Levels:           1  (BSCANE2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 0.868ns (routing 0.310ns, distribution 0.558ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TDI
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TDI_TDI)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TDI
                         net (fo=4, routed)           0.462     0.927    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/out
    SLICE_X52Y178        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/iTDI_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.806     5.106    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     5.125 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y2 (CLOCK_ROOT)    net (fo=478, routed)         0.868     5.993    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/m_bscan_tck[0]
    SLICE_X52Y178        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/iTDI_reg_reg/C





