{
  "constraints__clocks__count": 1,
  "constraints__clocks__details": [
    "core_clock: 2.4000"
  ],
  "cts__clock__skew__hold": 0.0273,
  "cts__clock__skew__hold__post_repair": 0.0271,
  "cts__clock__skew__hold__pre_repair": 0.0271,
  "cts__clock__skew__setup": 0.0273,
  "cts__clock__skew__setup__post_repair": 0.0271,
  "cts__clock__skew__setup__pre_repair": 0.0271,
  "cts__design__instance__area": 4993.4014,
  "cts__design__instance__area__macros": 0.0,
  "cts__design__instance__area__macros__post_repair": 0.0,
  "cts__design__instance__area__macros__pre_repair": 0.0,
  "cts__design__instance__area__post_repair": 4961.4336,
  "cts__design__instance__area__pre_repair": 4961.4336,
  "cts__design__instance__area__stdcell": 4993.4014,
  "cts__design__instance__area__stdcell__post_repair": 4961.4336,
  "cts__design__instance__area__stdcell__pre_repair": 4961.4336,
  "cts__design__instance__count": 1067,
  "cts__design__instance__count__hold_buffer": 0,
  "cts__design__instance__count__macros": 0,
  "cts__design__instance__count__macros__post_repair": 0,
  "cts__design__instance__count__macros__pre_repair": 0,
  "cts__design__instance__count__post_repair": 1064,
  "cts__design__instance__count__pre_repair": 1064,
  "cts__design__instance__count__setup_buffer": 3.0,
  "cts__design__instance__count__stdcell": 1067,
  "cts__design__instance__count__stdcell__post_repair": 1064,
  "cts__design__instance__count__stdcell__pre_repair": 1064,
  "cts__design__instance__displacement__max": 6.66,
  "cts__design__instance__displacement__mean": 0.024,
  "cts__design__instance__displacement__total": 26.38,
  "cts__design__instance__utilization": 0.075,
  "cts__design__instance__utilization__post_repair": 0.0745,
  "cts__design__instance__utilization__pre_repair": 0.0745,
  "cts__design__instance__utilization__stdcell": 0.075,
  "cts__design__instance__utilization__stdcell__post_repair": 0.0745,
  "cts__design__instance__utilization__stdcell__pre_repair": 0.0745,
  "cts__design__io": 54,
  "cts__design__io__post_repair": 54,
  "cts__design__io__pre_repair": 54,
  "cts__design__violations": 0,
  "cts__route__wirelength__estimated": 10277.119,
  "cts__timing__drv__hold_violation_count": 0,
  "cts__timing__drv__hold_violation_count__post_repair": 0,
  "cts__timing__drv__hold_violation_count__pre_repair": 0,
  "cts__timing__drv__max_cap": 0,
  "cts__timing__drv__max_cap__post_repair": 0,
  "cts__timing__drv__max_cap__pre_repair": 0,
  "cts__timing__drv__max_cap_limit": 0.7639,
  "cts__timing__drv__max_cap_limit__post_repair": 0.7639,
  "cts__timing__drv__max_cap_limit__pre_repair": 0.7639,
  "cts__timing__drv__max_fanout": 0,
  "cts__timing__drv__max_fanout__post_repair": 0,
  "cts__timing__drv__max_fanout__pre_repair": 0,
  "cts__timing__drv__max_fanout_limit": 1.0000000150474662e+30,
  "cts__timing__drv__max_fanout_limit__post_repair": 1.0000000150474662e+30,
  "cts__timing__drv__max_fanout_limit__pre_repair": 1.0000000150474662e+30,
  "cts__timing__drv__max_slew": 0,
  "cts__timing__drv__max_slew__post_repair": 0,
  "cts__timing__drv__max_slew__pre_repair": 0,
  "cts__timing__drv__max_slew_limit": 0.4558,
  "cts__timing__drv__max_slew_limit__post_repair": 0.4612,
  "cts__timing__drv__max_slew_limit__pre_repair": 0.4612,
  "cts__timing__drv__setup_violation_count": 0,
  "cts__timing__drv__setup_violation_count__post_repair": 1,
  "cts__timing__drv__setup_violation_count__pre_repair": 1,
  "cts__timing__setup__tns": 0.0,
  "cts__timing__setup__tns__post_repair": -0.15,
  "cts__timing__setup__tns__pre_repair": -0.15,
  "cts__timing__setup__ws": 0.01,
  "cts__timing__setup__ws__post_repair": -0.13,
  "cts__timing__setup__ws__pre_repair": -0.13,
  "detailedplace__clock__skew__hold": 0.0,
  "detailedplace__clock__skew__setup": 0.0,
  "detailedplace__cpu__total": 1.81,
  "detailedplace__design__instance__area": 4913.4814,
  "detailedplace__design__instance__area__macros": 0.0,
  "detailedplace__design__instance__area__stdcell": 4913.4814,
  "detailedplace__design__instance__count": 1059,
  "detailedplace__design__instance__count__macros": 0,
  "detailedplace__design__instance__count__stdcell": 1059,
  "detailedplace__design__instance__displacement__max": 9.428,
  "detailedplace__design__instance__displacement__mean": 0.76,
  "detailedplace__design__instance__displacement__total": 805.223,
  "detailedplace__design__instance__utilization": 0.0738,
  "detailedplace__design__instance__utilization__stdcell": 0.0738,
  "detailedplace__design__io": 54,
  "detailedplace__design__violations": 0,
  "detailedplace__mem__peak": 116772.0,
  "detailedplace__route__wirelength__estimated": 10152.856,
  "detailedplace__runtime__total": "0:02.34",
  "detailedplace__timing__drv__hold_violation_count": 0,
  "detailedplace__timing__drv__max_cap": 0,
  "detailedplace__timing__drv__max_cap_limit": 0.7639,
  "detailedplace__timing__drv__max_fanout": 0,
  "detailedplace__timing__drv__max_fanout_limit": 1.0000000150474662e+30,
  "detailedplace__timing__drv__max_slew": 0,
  "detailedplace__timing__drv__max_slew_limit": 0.4612,
  "detailedplace__timing__drv__setup_violation_count": 0,
  "detailedplace__timing__setup__tns": 0.0,
  "detailedplace__timing__setup__ws": 0.22,
  "detailedroute__route__drc_errors": 0,
  "detailedroute__route__drc_errors__iter:1": 136,
  "detailedroute__route__drc_errors__iter:2": 28,
  "detailedroute__route__drc_errors__iter:3": 33,
  "detailedroute__route__drc_errors__iter:4": 10,
  "detailedroute__route__drc_errors__iter:5": 0,
  "detailedroute__route__net": 392,
  "detailedroute__route__net__special": 2,
  "detailedroute__route__vias": 2145,
  "detailedroute__route__vias__multicut": 0,
  "detailedroute__route__vias__singlecut": 2145,
  "detailedroute__route__wirelength": 11682,
  "detailedroute__route__wirelength__iter:1": 11802,
  "detailedroute__route__wirelength__iter:2": 11696,
  "detailedroute__route__wirelength__iter:3": 11693,
  "detailedroute__route__wirelength__iter:4": 11684,
  "detailedroute__route__wirelength__iter:5": 11682,
  "finish__clock__skew__hold": 0.0265,
  "finish__clock__skew__setup": 0.0265,
  "finish__cpu__total": 3.77,
  "finish__design__instance__area": 4993.4014,
  "finish__design__instance__area__macros": 0.0,
  "finish__design__instance__area__stdcell": 4993.4014,
  "finish__design__instance__count": 1067,
  "finish__design__instance__count__macros": 0,
  "finish__design__instance__count__stdcell": 1067,
  "finish__design__instance__utilization": 0.075,
  "finish__design__instance__utilization__stdcell": 0.075,
  "finish__design__io": 54,
  "finish__mem__peak": 191128.0,
  "finish__runtime__total": "0:06.82",
  "finish__timing__drv__hold_violation_count": 0.0,
  "finish__timing__drv__max_cap": 0,
  "finish__timing__drv__max_cap_limit": 0.707,
  "finish__timing__drv__max_fanout": 0,
  "finish__timing__drv__max_fanout_limit": 1.0000000150474662e+30,
  "finish__timing__drv__max_slew": 0,
  "finish__timing__drv__max_slew_limit": 0.4858,
  "finish__timing__drv__setup_violation_count": 0.0,
  "finish__timing__setup__tns": 0.0,
  "finish__timing__setup__ws": 0.02,
  "finish__timing__wns_percent_delay": 1.281848,
  "floorplan__clock__skew__hold": 0.0,
  "floorplan__clock__skew__setup": 0.0,
  "floorplan__cpu__total": 1.87,
  "floorplan__design__instance__area": 2942.6543,
  "floorplan__design__instance__area__macros": 0.0,
  "floorplan__design__instance__area__stdcell": 2942.6543,
  "floorplan__design__instance__count": 295,
  "floorplan__design__instance__count__macros": 0,
  "floorplan__design__instance__count__stdcell": 295,
  "floorplan__design__instance__utilization": 0.0442,
  "floorplan__design__instance__utilization__stdcell": 0.0442,
  "floorplan__design__io": 54,
  "floorplan__mem__peak": 110620.0,
  "floorplan__runtime__total": "0:02.22",
  "floorplan__timing__setup__tns": 0.0,
  "floorplan__timing__setup__ws": 0.7,
  "globalplace__clock__skew__hold": 0.0,
  "globalplace__clock__skew__setup": 0.0,
  "globalplace__design__instance__area": 4079.1167,
  "globalplace__design__instance__area__macros": 0.0,
  "globalplace__design__instance__area__stdcell": 4079.1167,
  "globalplace__design__instance__count": 1006,
  "globalplace__design__instance__count__macros": 0,
  "globalplace__design__instance__count__stdcell": 1006,
  "globalplace__design__instance__utilization": 0.0613,
  "globalplace__design__instance__utilization__stdcell": 0.0613,
  "globalplace__design__io": 54,
  "globalplace__timing__setup__tns": -0.05,
  "globalplace__timing__setup__ws": -0.05,
  "globalroute__clock__skew__hold": 0.0286,
  "globalroute__clock__skew__setup": 0.0286,
  "globalroute__design__instance__area": 4993.4014,
  "globalroute__design__instance__area__macros": 0.0,
  "globalroute__design__instance__area__stdcell": 4993.4014,
  "globalroute__design__instance__count": 1067,
  "globalroute__design__instance__count__macros": 0,
  "globalroute__design__instance__count__stdcell": 1067,
  "globalroute__design__instance__utilization": 0.075,
  "globalroute__design__instance__utilization__stdcell": 0.075,
  "globalroute__design__io": 54,
  "globalroute__timing__clock__slack": -0.217,
  "globalroute__timing__drv__hold_violation_count": 0,
  "globalroute__timing__drv__max_cap": 0,
  "globalroute__timing__drv__max_cap_limit": 0.7057,
  "globalroute__timing__drv__max_fanout": 0,
  "globalroute__timing__drv__max_fanout_limit": 1.0000000150474662e+30,
  "globalroute__timing__drv__max_slew": 0,
  "globalroute__timing__drv__max_slew_limit": 0.4118,
  "globalroute__timing__drv__setup_violation_count": 1,
  "globalroute__timing__setup__tns": -0.42,
  "globalroute__timing__setup__ws": -0.22,
  "placeopt__clock__skew__hold": 0.0,
  "placeopt__clock__skew__hold__pre_opt": 0.0,
  "placeopt__clock__skew__setup": 0.0,
  "placeopt__clock__skew__setup__pre_opt": 0.0,
  "placeopt__cpu__total": 1.98,
  "placeopt__design__instance__area": 4913.4814,
  "placeopt__design__instance__area__macros": 0.0,
  "placeopt__design__instance__area__macros__pre_opt": 0.0,
  "placeopt__design__instance__area__pre_opt": 4079.1167,
  "placeopt__design__instance__area__stdcell": 4913.4814,
  "placeopt__design__instance__area__stdcell__pre_opt": 4079.1167,
  "placeopt__design__instance__count": 1059,
  "placeopt__design__instance__count__macros": 0,
  "placeopt__design__instance__count__macros__pre_opt": 0,
  "placeopt__design__instance__count__pre_opt": 1006,
  "placeopt__design__instance__count__stdcell": 1059,
  "placeopt__design__instance__count__stdcell__pre_opt": 1006,
  "placeopt__design__instance__utilization": 0.0738,
  "placeopt__design__instance__utilization__pre_opt": 0.0613,
  "placeopt__design__instance__utilization__stdcell": 0.0738,
  "placeopt__design__instance__utilization__stdcell__pre_opt": 0.0613,
  "placeopt__design__io": 54,
  "placeopt__design__io__pre_opt": 54,
  "placeopt__mem__peak": 123160.0,
  "placeopt__runtime__total": "0:02.13",
  "placeopt__timing__drv__hold_violation_count": 0,
  "placeopt__timing__drv__max_cap": 0,
  "placeopt__timing__drv__max_cap_limit": 0.7818,
  "placeopt__timing__drv__max_fanout": 0,
  "placeopt__timing__drv__max_fanout_limit": 1.0000000150474662e+30,
  "placeopt__timing__drv__max_slew": 0,
  "placeopt__timing__drv__max_slew_limit": 0.4767,
  "placeopt__timing__drv__setup_violation_count": 0,
  "placeopt__timing__setup__tns": 0.0,
  "placeopt__timing__setup__tns__pre_opt": -0.05,
  "placeopt__timing__setup__ws": 0.18,
  "placeopt__timing__setup__ws__pre_opt": -0.05,
  "run__flow__design": "gcd",
  "run__flow__generate_date": "2022-09-07 09:29",
  "run__flow__metrics_version": "Metrics_2.1.2",
  "run__flow__openroad_commit": "N/A",
  "run__flow__openroad_version": "v2.0-4871-g6fd2fefc4",
  "run__flow__platform": "sky130hs",
  "run__flow__platform__capacitance_units": "1pF",
  "run__flow__platform__current_units": "1mA",
  "run__flow__platform__distance_units": "1um",
  "run__flow__platform__power_units": "1nW",
  "run__flow__platform__resistance_units": "1kohm",
  "run__flow__platform__time_units": "1ns",
  "run__flow__platform__voltage_units": "1v",
  "run__flow__platform_commit": "8aa9f2dd46129f2c0a670095c93e8c9477cb1ccc",
  "run__flow__scripts_commit": "8aa9f2dd46129f2c0a670095c93e8c9477cb1ccc",
  "run__flow__uuid": "de154a8b-cf44-424b-ba23-b023b05be6fa",
  "run__flow__variant": "base",
  "synth__cpu__total": 5.48,
  "synth__design__instance__area__stdcell": 3033.7632,
  "synth__design__instance__count__stdcell": 304.0,
  "synth__mem__peak": 142352.0,
  "synth__runtime__total": "0:05.93",
  "total_time": "0:00:19.440000"
}