
ScreenTest.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00005800  08000110  08000110  00010110  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000d24  08005910  08005910  00015910  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08006634  08006634  00020078  2**0
                  CONTENTS
  4 .ARM          00000000  08006634  08006634  00020078  2**0
                  CONTENTS
  5 .preinit_array 00000000  08006634  08006634  00020078  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08006634  08006634  00016634  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08006638  08006638  00016638  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000078  20000000  0800663c  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000124  20000078  080066b4  00020078  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  2000019c  080066b4  0002019c  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  00020078  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000bf2c  00000000  00000000  000200a1  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00001fe6  00000000  00000000  0002bfcd  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000ce0  00000000  00000000  0002dfb8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00000bd8  00000000  00000000  0002ec98  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00018bdf  00000000  00000000  0002f870  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000d996  00000000  00000000  0004844f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0008be92  00000000  00000000  00055de5  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000050  00000000  00000000  000e1c77  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000042bc  00000000  00000000  000e1cc8  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000110 <__do_global_dtors_aux>:
 8000110:	b510      	push	{r4, lr}
 8000112:	4c05      	ldr	r4, [pc, #20]	; (8000128 <__do_global_dtors_aux+0x18>)
 8000114:	7823      	ldrb	r3, [r4, #0]
 8000116:	b933      	cbnz	r3, 8000126 <__do_global_dtors_aux+0x16>
 8000118:	4b04      	ldr	r3, [pc, #16]	; (800012c <__do_global_dtors_aux+0x1c>)
 800011a:	b113      	cbz	r3, 8000122 <__do_global_dtors_aux+0x12>
 800011c:	4804      	ldr	r0, [pc, #16]	; (8000130 <__do_global_dtors_aux+0x20>)
 800011e:	f3af 8000 	nop.w
 8000122:	2301      	movs	r3, #1
 8000124:	7023      	strb	r3, [r4, #0]
 8000126:	bd10      	pop	{r4, pc}
 8000128:	20000078 	.word	0x20000078
 800012c:	00000000 	.word	0x00000000
 8000130:	080058f8 	.word	0x080058f8

08000134 <frame_dummy>:
 8000134:	b508      	push	{r3, lr}
 8000136:	4b03      	ldr	r3, [pc, #12]	; (8000144 <frame_dummy+0x10>)
 8000138:	b11b      	cbz	r3, 8000142 <frame_dummy+0xe>
 800013a:	4903      	ldr	r1, [pc, #12]	; (8000148 <frame_dummy+0x14>)
 800013c:	4803      	ldr	r0, [pc, #12]	; (800014c <frame_dummy+0x18>)
 800013e:	f3af 8000 	nop.w
 8000142:	bd08      	pop	{r3, pc}
 8000144:	00000000 	.word	0x00000000
 8000148:	2000007c 	.word	0x2000007c
 800014c:	080058f8 	.word	0x080058f8

08000150 <strlen>:
 8000150:	4603      	mov	r3, r0
 8000152:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000156:	2a00      	cmp	r2, #0
 8000158:	d1fb      	bne.n	8000152 <strlen+0x2>
 800015a:	1a18      	subs	r0, r3, r0
 800015c:	3801      	subs	r0, #1
 800015e:	4770      	bx	lr

08000160 <__aeabi_drsub>:
 8000160:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000164:	e002      	b.n	800016c <__adddf3>
 8000166:	bf00      	nop

08000168 <__aeabi_dsub>:
 8000168:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800016c <__adddf3>:
 800016c:	b530      	push	{r4, r5, lr}
 800016e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000172:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000176:	ea94 0f05 	teq	r4, r5
 800017a:	bf08      	it	eq
 800017c:	ea90 0f02 	teqeq	r0, r2
 8000180:	bf1f      	itttt	ne
 8000182:	ea54 0c00 	orrsne.w	ip, r4, r0
 8000186:	ea55 0c02 	orrsne.w	ip, r5, r2
 800018a:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 800018e:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000192:	f000 80e2 	beq.w	800035a <__adddf3+0x1ee>
 8000196:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800019a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800019e:	bfb8      	it	lt
 80001a0:	426d      	neglt	r5, r5
 80001a2:	dd0c      	ble.n	80001be <__adddf3+0x52>
 80001a4:	442c      	add	r4, r5
 80001a6:	ea80 0202 	eor.w	r2, r0, r2
 80001aa:	ea81 0303 	eor.w	r3, r1, r3
 80001ae:	ea82 0000 	eor.w	r0, r2, r0
 80001b2:	ea83 0101 	eor.w	r1, r3, r1
 80001b6:	ea80 0202 	eor.w	r2, r0, r2
 80001ba:	ea81 0303 	eor.w	r3, r1, r3
 80001be:	2d36      	cmp	r5, #54	; 0x36
 80001c0:	bf88      	it	hi
 80001c2:	bd30      	pophi	{r4, r5, pc}
 80001c4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80001c8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80001cc:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 80001d0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80001d4:	d002      	beq.n	80001dc <__adddf3+0x70>
 80001d6:	4240      	negs	r0, r0
 80001d8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80001dc:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 80001e0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80001e4:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 80001e8:	d002      	beq.n	80001f0 <__adddf3+0x84>
 80001ea:	4252      	negs	r2, r2
 80001ec:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80001f0:	ea94 0f05 	teq	r4, r5
 80001f4:	f000 80a7 	beq.w	8000346 <__adddf3+0x1da>
 80001f8:	f1a4 0401 	sub.w	r4, r4, #1
 80001fc:	f1d5 0e20 	rsbs	lr, r5, #32
 8000200:	db0d      	blt.n	800021e <__adddf3+0xb2>
 8000202:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000206:	fa22 f205 	lsr.w	r2, r2, r5
 800020a:	1880      	adds	r0, r0, r2
 800020c:	f141 0100 	adc.w	r1, r1, #0
 8000210:	fa03 f20e 	lsl.w	r2, r3, lr
 8000214:	1880      	adds	r0, r0, r2
 8000216:	fa43 f305 	asr.w	r3, r3, r5
 800021a:	4159      	adcs	r1, r3
 800021c:	e00e      	b.n	800023c <__adddf3+0xd0>
 800021e:	f1a5 0520 	sub.w	r5, r5, #32
 8000222:	f10e 0e20 	add.w	lr, lr, #32
 8000226:	2a01      	cmp	r2, #1
 8000228:	fa03 fc0e 	lsl.w	ip, r3, lr
 800022c:	bf28      	it	cs
 800022e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000232:	fa43 f305 	asr.w	r3, r3, r5
 8000236:	18c0      	adds	r0, r0, r3
 8000238:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800023c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000240:	d507      	bpl.n	8000252 <__adddf3+0xe6>
 8000242:	f04f 0e00 	mov.w	lr, #0
 8000246:	f1dc 0c00 	rsbs	ip, ip, #0
 800024a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800024e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000252:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000256:	d31b      	bcc.n	8000290 <__adddf3+0x124>
 8000258:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800025c:	d30c      	bcc.n	8000278 <__adddf3+0x10c>
 800025e:	0849      	lsrs	r1, r1, #1
 8000260:	ea5f 0030 	movs.w	r0, r0, rrx
 8000264:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000268:	f104 0401 	add.w	r4, r4, #1
 800026c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000270:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8000274:	f080 809a 	bcs.w	80003ac <__adddf3+0x240>
 8000278:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 800027c:	bf08      	it	eq
 800027e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000282:	f150 0000 	adcs.w	r0, r0, #0
 8000286:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800028a:	ea41 0105 	orr.w	r1, r1, r5
 800028e:	bd30      	pop	{r4, r5, pc}
 8000290:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000294:	4140      	adcs	r0, r0
 8000296:	eb41 0101 	adc.w	r1, r1, r1
 800029a:	3c01      	subs	r4, #1
 800029c:	bf28      	it	cs
 800029e:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 80002a2:	d2e9      	bcs.n	8000278 <__adddf3+0x10c>
 80002a4:	f091 0f00 	teq	r1, #0
 80002a8:	bf04      	itt	eq
 80002aa:	4601      	moveq	r1, r0
 80002ac:	2000      	moveq	r0, #0
 80002ae:	fab1 f381 	clz	r3, r1
 80002b2:	bf08      	it	eq
 80002b4:	3320      	addeq	r3, #32
 80002b6:	f1a3 030b 	sub.w	r3, r3, #11
 80002ba:	f1b3 0220 	subs.w	r2, r3, #32
 80002be:	da0c      	bge.n	80002da <__adddf3+0x16e>
 80002c0:	320c      	adds	r2, #12
 80002c2:	dd08      	ble.n	80002d6 <__adddf3+0x16a>
 80002c4:	f102 0c14 	add.w	ip, r2, #20
 80002c8:	f1c2 020c 	rsb	r2, r2, #12
 80002cc:	fa01 f00c 	lsl.w	r0, r1, ip
 80002d0:	fa21 f102 	lsr.w	r1, r1, r2
 80002d4:	e00c      	b.n	80002f0 <__adddf3+0x184>
 80002d6:	f102 0214 	add.w	r2, r2, #20
 80002da:	bfd8      	it	le
 80002dc:	f1c2 0c20 	rsble	ip, r2, #32
 80002e0:	fa01 f102 	lsl.w	r1, r1, r2
 80002e4:	fa20 fc0c 	lsr.w	ip, r0, ip
 80002e8:	bfdc      	itt	le
 80002ea:	ea41 010c 	orrle.w	r1, r1, ip
 80002ee:	4090      	lslle	r0, r2
 80002f0:	1ae4      	subs	r4, r4, r3
 80002f2:	bfa2      	ittt	ge
 80002f4:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 80002f8:	4329      	orrge	r1, r5
 80002fa:	bd30      	popge	{r4, r5, pc}
 80002fc:	ea6f 0404 	mvn.w	r4, r4
 8000300:	3c1f      	subs	r4, #31
 8000302:	da1c      	bge.n	800033e <__adddf3+0x1d2>
 8000304:	340c      	adds	r4, #12
 8000306:	dc0e      	bgt.n	8000326 <__adddf3+0x1ba>
 8000308:	f104 0414 	add.w	r4, r4, #20
 800030c:	f1c4 0220 	rsb	r2, r4, #32
 8000310:	fa20 f004 	lsr.w	r0, r0, r4
 8000314:	fa01 f302 	lsl.w	r3, r1, r2
 8000318:	ea40 0003 	orr.w	r0, r0, r3
 800031c:	fa21 f304 	lsr.w	r3, r1, r4
 8000320:	ea45 0103 	orr.w	r1, r5, r3
 8000324:	bd30      	pop	{r4, r5, pc}
 8000326:	f1c4 040c 	rsb	r4, r4, #12
 800032a:	f1c4 0220 	rsb	r2, r4, #32
 800032e:	fa20 f002 	lsr.w	r0, r0, r2
 8000332:	fa01 f304 	lsl.w	r3, r1, r4
 8000336:	ea40 0003 	orr.w	r0, r0, r3
 800033a:	4629      	mov	r1, r5
 800033c:	bd30      	pop	{r4, r5, pc}
 800033e:	fa21 f004 	lsr.w	r0, r1, r4
 8000342:	4629      	mov	r1, r5
 8000344:	bd30      	pop	{r4, r5, pc}
 8000346:	f094 0f00 	teq	r4, #0
 800034a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800034e:	bf06      	itte	eq
 8000350:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000354:	3401      	addeq	r4, #1
 8000356:	3d01      	subne	r5, #1
 8000358:	e74e      	b.n	80001f8 <__adddf3+0x8c>
 800035a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800035e:	bf18      	it	ne
 8000360:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000364:	d029      	beq.n	80003ba <__adddf3+0x24e>
 8000366:	ea94 0f05 	teq	r4, r5
 800036a:	bf08      	it	eq
 800036c:	ea90 0f02 	teqeq	r0, r2
 8000370:	d005      	beq.n	800037e <__adddf3+0x212>
 8000372:	ea54 0c00 	orrs.w	ip, r4, r0
 8000376:	bf04      	itt	eq
 8000378:	4619      	moveq	r1, r3
 800037a:	4610      	moveq	r0, r2
 800037c:	bd30      	pop	{r4, r5, pc}
 800037e:	ea91 0f03 	teq	r1, r3
 8000382:	bf1e      	ittt	ne
 8000384:	2100      	movne	r1, #0
 8000386:	2000      	movne	r0, #0
 8000388:	bd30      	popne	{r4, r5, pc}
 800038a:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 800038e:	d105      	bne.n	800039c <__adddf3+0x230>
 8000390:	0040      	lsls	r0, r0, #1
 8000392:	4149      	adcs	r1, r1
 8000394:	bf28      	it	cs
 8000396:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 800039a:	bd30      	pop	{r4, r5, pc}
 800039c:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80003a0:	bf3c      	itt	cc
 80003a2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80003a6:	bd30      	popcc	{r4, r5, pc}
 80003a8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80003ac:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80003b0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80003b4:	f04f 0000 	mov.w	r0, #0
 80003b8:	bd30      	pop	{r4, r5, pc}
 80003ba:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80003be:	bf1a      	itte	ne
 80003c0:	4619      	movne	r1, r3
 80003c2:	4610      	movne	r0, r2
 80003c4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80003c8:	bf1c      	itt	ne
 80003ca:	460b      	movne	r3, r1
 80003cc:	4602      	movne	r2, r0
 80003ce:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80003d2:	bf06      	itte	eq
 80003d4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80003d8:	ea91 0f03 	teqeq	r1, r3
 80003dc:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 80003e0:	bd30      	pop	{r4, r5, pc}
 80003e2:	bf00      	nop

080003e4 <__aeabi_ui2d>:
 80003e4:	f090 0f00 	teq	r0, #0
 80003e8:	bf04      	itt	eq
 80003ea:	2100      	moveq	r1, #0
 80003ec:	4770      	bxeq	lr
 80003ee:	b530      	push	{r4, r5, lr}
 80003f0:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80003f4:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80003f8:	f04f 0500 	mov.w	r5, #0
 80003fc:	f04f 0100 	mov.w	r1, #0
 8000400:	e750      	b.n	80002a4 <__adddf3+0x138>
 8000402:	bf00      	nop

08000404 <__aeabi_i2d>:
 8000404:	f090 0f00 	teq	r0, #0
 8000408:	bf04      	itt	eq
 800040a:	2100      	moveq	r1, #0
 800040c:	4770      	bxeq	lr
 800040e:	b530      	push	{r4, r5, lr}
 8000410:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000414:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000418:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800041c:	bf48      	it	mi
 800041e:	4240      	negmi	r0, r0
 8000420:	f04f 0100 	mov.w	r1, #0
 8000424:	e73e      	b.n	80002a4 <__adddf3+0x138>
 8000426:	bf00      	nop

08000428 <__aeabi_f2d>:
 8000428:	0042      	lsls	r2, r0, #1
 800042a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800042e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000432:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000436:	bf1f      	itttt	ne
 8000438:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800043c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000440:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000444:	4770      	bxne	lr
 8000446:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800044a:	bf08      	it	eq
 800044c:	4770      	bxeq	lr
 800044e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000452:	bf04      	itt	eq
 8000454:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000458:	4770      	bxeq	lr
 800045a:	b530      	push	{r4, r5, lr}
 800045c:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000460:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000464:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000468:	e71c      	b.n	80002a4 <__adddf3+0x138>
 800046a:	bf00      	nop

0800046c <__aeabi_ul2d>:
 800046c:	ea50 0201 	orrs.w	r2, r0, r1
 8000470:	bf08      	it	eq
 8000472:	4770      	bxeq	lr
 8000474:	b530      	push	{r4, r5, lr}
 8000476:	f04f 0500 	mov.w	r5, #0
 800047a:	e00a      	b.n	8000492 <__aeabi_l2d+0x16>

0800047c <__aeabi_l2d>:
 800047c:	ea50 0201 	orrs.w	r2, r0, r1
 8000480:	bf08      	it	eq
 8000482:	4770      	bxeq	lr
 8000484:	b530      	push	{r4, r5, lr}
 8000486:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 800048a:	d502      	bpl.n	8000492 <__aeabi_l2d+0x16>
 800048c:	4240      	negs	r0, r0
 800048e:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000492:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000496:	f104 0432 	add.w	r4, r4, #50	; 0x32
 800049a:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800049e:	f43f aed8 	beq.w	8000252 <__adddf3+0xe6>
 80004a2:	f04f 0203 	mov.w	r2, #3
 80004a6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80004aa:	bf18      	it	ne
 80004ac:	3203      	addne	r2, #3
 80004ae:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80004b2:	bf18      	it	ne
 80004b4:	3203      	addne	r2, #3
 80004b6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80004ba:	f1c2 0320 	rsb	r3, r2, #32
 80004be:	fa00 fc03 	lsl.w	ip, r0, r3
 80004c2:	fa20 f002 	lsr.w	r0, r0, r2
 80004c6:	fa01 fe03 	lsl.w	lr, r1, r3
 80004ca:	ea40 000e 	orr.w	r0, r0, lr
 80004ce:	fa21 f102 	lsr.w	r1, r1, r2
 80004d2:	4414      	add	r4, r2
 80004d4:	e6bd      	b.n	8000252 <__adddf3+0xe6>
 80004d6:	bf00      	nop

080004d8 <__aeabi_dmul>:
 80004d8:	b570      	push	{r4, r5, r6, lr}
 80004da:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80004de:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 80004e2:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80004e6:	bf1d      	ittte	ne
 80004e8:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80004ec:	ea94 0f0c 	teqne	r4, ip
 80004f0:	ea95 0f0c 	teqne	r5, ip
 80004f4:	f000 f8de 	bleq	80006b4 <__aeabi_dmul+0x1dc>
 80004f8:	442c      	add	r4, r5
 80004fa:	ea81 0603 	eor.w	r6, r1, r3
 80004fe:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000502:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000506:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800050a:	bf18      	it	ne
 800050c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000510:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000514:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000518:	d038      	beq.n	800058c <__aeabi_dmul+0xb4>
 800051a:	fba0 ce02 	umull	ip, lr, r0, r2
 800051e:	f04f 0500 	mov.w	r5, #0
 8000522:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000526:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800052a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800052e:	f04f 0600 	mov.w	r6, #0
 8000532:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000536:	f09c 0f00 	teq	ip, #0
 800053a:	bf18      	it	ne
 800053c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000540:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000544:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000548:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800054c:	d204      	bcs.n	8000558 <__aeabi_dmul+0x80>
 800054e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000552:	416d      	adcs	r5, r5
 8000554:	eb46 0606 	adc.w	r6, r6, r6
 8000558:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800055c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000560:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000564:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000568:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800056c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000570:	bf88      	it	hi
 8000572:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000576:	d81e      	bhi.n	80005b6 <__aeabi_dmul+0xde>
 8000578:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 800057c:	bf08      	it	eq
 800057e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 8000582:	f150 0000 	adcs.w	r0, r0, #0
 8000586:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800058a:	bd70      	pop	{r4, r5, r6, pc}
 800058c:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 8000590:	ea46 0101 	orr.w	r1, r6, r1
 8000594:	ea40 0002 	orr.w	r0, r0, r2
 8000598:	ea81 0103 	eor.w	r1, r1, r3
 800059c:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80005a0:	bfc2      	ittt	gt
 80005a2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80005a6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80005aa:	bd70      	popgt	{r4, r5, r6, pc}
 80005ac:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80005b0:	f04f 0e00 	mov.w	lr, #0
 80005b4:	3c01      	subs	r4, #1
 80005b6:	f300 80ab 	bgt.w	8000710 <__aeabi_dmul+0x238>
 80005ba:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80005be:	bfde      	ittt	le
 80005c0:	2000      	movle	r0, #0
 80005c2:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80005c6:	bd70      	pople	{r4, r5, r6, pc}
 80005c8:	f1c4 0400 	rsb	r4, r4, #0
 80005cc:	3c20      	subs	r4, #32
 80005ce:	da35      	bge.n	800063c <__aeabi_dmul+0x164>
 80005d0:	340c      	adds	r4, #12
 80005d2:	dc1b      	bgt.n	800060c <__aeabi_dmul+0x134>
 80005d4:	f104 0414 	add.w	r4, r4, #20
 80005d8:	f1c4 0520 	rsb	r5, r4, #32
 80005dc:	fa00 f305 	lsl.w	r3, r0, r5
 80005e0:	fa20 f004 	lsr.w	r0, r0, r4
 80005e4:	fa01 f205 	lsl.w	r2, r1, r5
 80005e8:	ea40 0002 	orr.w	r0, r0, r2
 80005ec:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 80005f0:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80005f4:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80005f8:	fa21 f604 	lsr.w	r6, r1, r4
 80005fc:	eb42 0106 	adc.w	r1, r2, r6
 8000600:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000604:	bf08      	it	eq
 8000606:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800060a:	bd70      	pop	{r4, r5, r6, pc}
 800060c:	f1c4 040c 	rsb	r4, r4, #12
 8000610:	f1c4 0520 	rsb	r5, r4, #32
 8000614:	fa00 f304 	lsl.w	r3, r0, r4
 8000618:	fa20 f005 	lsr.w	r0, r0, r5
 800061c:	fa01 f204 	lsl.w	r2, r1, r4
 8000620:	ea40 0002 	orr.w	r0, r0, r2
 8000624:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000628:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800062c:	f141 0100 	adc.w	r1, r1, #0
 8000630:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000634:	bf08      	it	eq
 8000636:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800063a:	bd70      	pop	{r4, r5, r6, pc}
 800063c:	f1c4 0520 	rsb	r5, r4, #32
 8000640:	fa00 f205 	lsl.w	r2, r0, r5
 8000644:	ea4e 0e02 	orr.w	lr, lr, r2
 8000648:	fa20 f304 	lsr.w	r3, r0, r4
 800064c:	fa01 f205 	lsl.w	r2, r1, r5
 8000650:	ea43 0302 	orr.w	r3, r3, r2
 8000654:	fa21 f004 	lsr.w	r0, r1, r4
 8000658:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800065c:	fa21 f204 	lsr.w	r2, r1, r4
 8000660:	ea20 0002 	bic.w	r0, r0, r2
 8000664:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000668:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800066c:	bf08      	it	eq
 800066e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000672:	bd70      	pop	{r4, r5, r6, pc}
 8000674:	f094 0f00 	teq	r4, #0
 8000678:	d10f      	bne.n	800069a <__aeabi_dmul+0x1c2>
 800067a:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 800067e:	0040      	lsls	r0, r0, #1
 8000680:	eb41 0101 	adc.w	r1, r1, r1
 8000684:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000688:	bf08      	it	eq
 800068a:	3c01      	subeq	r4, #1
 800068c:	d0f7      	beq.n	800067e <__aeabi_dmul+0x1a6>
 800068e:	ea41 0106 	orr.w	r1, r1, r6
 8000692:	f095 0f00 	teq	r5, #0
 8000696:	bf18      	it	ne
 8000698:	4770      	bxne	lr
 800069a:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 800069e:	0052      	lsls	r2, r2, #1
 80006a0:	eb43 0303 	adc.w	r3, r3, r3
 80006a4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80006a8:	bf08      	it	eq
 80006aa:	3d01      	subeq	r5, #1
 80006ac:	d0f7      	beq.n	800069e <__aeabi_dmul+0x1c6>
 80006ae:	ea43 0306 	orr.w	r3, r3, r6
 80006b2:	4770      	bx	lr
 80006b4:	ea94 0f0c 	teq	r4, ip
 80006b8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80006bc:	bf18      	it	ne
 80006be:	ea95 0f0c 	teqne	r5, ip
 80006c2:	d00c      	beq.n	80006de <__aeabi_dmul+0x206>
 80006c4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80006c8:	bf18      	it	ne
 80006ca:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80006ce:	d1d1      	bne.n	8000674 <__aeabi_dmul+0x19c>
 80006d0:	ea81 0103 	eor.w	r1, r1, r3
 80006d4:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80006d8:	f04f 0000 	mov.w	r0, #0
 80006dc:	bd70      	pop	{r4, r5, r6, pc}
 80006de:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80006e2:	bf06      	itte	eq
 80006e4:	4610      	moveq	r0, r2
 80006e6:	4619      	moveq	r1, r3
 80006e8:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80006ec:	d019      	beq.n	8000722 <__aeabi_dmul+0x24a>
 80006ee:	ea94 0f0c 	teq	r4, ip
 80006f2:	d102      	bne.n	80006fa <__aeabi_dmul+0x222>
 80006f4:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 80006f8:	d113      	bne.n	8000722 <__aeabi_dmul+0x24a>
 80006fa:	ea95 0f0c 	teq	r5, ip
 80006fe:	d105      	bne.n	800070c <__aeabi_dmul+0x234>
 8000700:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000704:	bf1c      	itt	ne
 8000706:	4610      	movne	r0, r2
 8000708:	4619      	movne	r1, r3
 800070a:	d10a      	bne.n	8000722 <__aeabi_dmul+0x24a>
 800070c:	ea81 0103 	eor.w	r1, r1, r3
 8000710:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000714:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000718:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800071c:	f04f 0000 	mov.w	r0, #0
 8000720:	bd70      	pop	{r4, r5, r6, pc}
 8000722:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000726:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800072a:	bd70      	pop	{r4, r5, r6, pc}

0800072c <__aeabi_ddiv>:
 800072c:	b570      	push	{r4, r5, r6, lr}
 800072e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000732:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000736:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800073a:	bf1d      	ittte	ne
 800073c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000740:	ea94 0f0c 	teqne	r4, ip
 8000744:	ea95 0f0c 	teqne	r5, ip
 8000748:	f000 f8a7 	bleq	800089a <__aeabi_ddiv+0x16e>
 800074c:	eba4 0405 	sub.w	r4, r4, r5
 8000750:	ea81 0e03 	eor.w	lr, r1, r3
 8000754:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000758:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800075c:	f000 8088 	beq.w	8000870 <__aeabi_ddiv+0x144>
 8000760:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000764:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000768:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800076c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000770:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000774:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000778:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800077c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000780:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 8000784:	429d      	cmp	r5, r3
 8000786:	bf08      	it	eq
 8000788:	4296      	cmpeq	r6, r2
 800078a:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 800078e:	f504 7440 	add.w	r4, r4, #768	; 0x300
 8000792:	d202      	bcs.n	800079a <__aeabi_ddiv+0x6e>
 8000794:	085b      	lsrs	r3, r3, #1
 8000796:	ea4f 0232 	mov.w	r2, r2, rrx
 800079a:	1ab6      	subs	r6, r6, r2
 800079c:	eb65 0503 	sbc.w	r5, r5, r3
 80007a0:	085b      	lsrs	r3, r3, #1
 80007a2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007a6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80007aa:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80007ae:	ebb6 0e02 	subs.w	lr, r6, r2
 80007b2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007b6:	bf22      	ittt	cs
 80007b8:	1ab6      	subcs	r6, r6, r2
 80007ba:	4675      	movcs	r5, lr
 80007bc:	ea40 000c 	orrcs.w	r0, r0, ip
 80007c0:	085b      	lsrs	r3, r3, #1
 80007c2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007c6:	ebb6 0e02 	subs.w	lr, r6, r2
 80007ca:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007ce:	bf22      	ittt	cs
 80007d0:	1ab6      	subcs	r6, r6, r2
 80007d2:	4675      	movcs	r5, lr
 80007d4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80007d8:	085b      	lsrs	r3, r3, #1
 80007da:	ea4f 0232 	mov.w	r2, r2, rrx
 80007de:	ebb6 0e02 	subs.w	lr, r6, r2
 80007e2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007e6:	bf22      	ittt	cs
 80007e8:	1ab6      	subcs	r6, r6, r2
 80007ea:	4675      	movcs	r5, lr
 80007ec:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 80007f0:	085b      	lsrs	r3, r3, #1
 80007f2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007f6:	ebb6 0e02 	subs.w	lr, r6, r2
 80007fa:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007fe:	bf22      	ittt	cs
 8000800:	1ab6      	subcs	r6, r6, r2
 8000802:	4675      	movcs	r5, lr
 8000804:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000808:	ea55 0e06 	orrs.w	lr, r5, r6
 800080c:	d018      	beq.n	8000840 <__aeabi_ddiv+0x114>
 800080e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000812:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000816:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800081a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800081e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000822:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000826:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800082a:	d1c0      	bne.n	80007ae <__aeabi_ddiv+0x82>
 800082c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000830:	d10b      	bne.n	800084a <__aeabi_ddiv+0x11e>
 8000832:	ea41 0100 	orr.w	r1, r1, r0
 8000836:	f04f 0000 	mov.w	r0, #0
 800083a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800083e:	e7b6      	b.n	80007ae <__aeabi_ddiv+0x82>
 8000840:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000844:	bf04      	itt	eq
 8000846:	4301      	orreq	r1, r0
 8000848:	2000      	moveq	r0, #0
 800084a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800084e:	bf88      	it	hi
 8000850:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000854:	f63f aeaf 	bhi.w	80005b6 <__aeabi_dmul+0xde>
 8000858:	ebb5 0c03 	subs.w	ip, r5, r3
 800085c:	bf04      	itt	eq
 800085e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000862:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000866:	f150 0000 	adcs.w	r0, r0, #0
 800086a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800086e:	bd70      	pop	{r4, r5, r6, pc}
 8000870:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 8000874:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000878:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800087c:	bfc2      	ittt	gt
 800087e:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000882:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000886:	bd70      	popgt	{r4, r5, r6, pc}
 8000888:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 800088c:	f04f 0e00 	mov.w	lr, #0
 8000890:	3c01      	subs	r4, #1
 8000892:	e690      	b.n	80005b6 <__aeabi_dmul+0xde>
 8000894:	ea45 0e06 	orr.w	lr, r5, r6
 8000898:	e68d      	b.n	80005b6 <__aeabi_dmul+0xde>
 800089a:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800089e:	ea94 0f0c 	teq	r4, ip
 80008a2:	bf08      	it	eq
 80008a4:	ea95 0f0c 	teqeq	r5, ip
 80008a8:	f43f af3b 	beq.w	8000722 <__aeabi_dmul+0x24a>
 80008ac:	ea94 0f0c 	teq	r4, ip
 80008b0:	d10a      	bne.n	80008c8 <__aeabi_ddiv+0x19c>
 80008b2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80008b6:	f47f af34 	bne.w	8000722 <__aeabi_dmul+0x24a>
 80008ba:	ea95 0f0c 	teq	r5, ip
 80008be:	f47f af25 	bne.w	800070c <__aeabi_dmul+0x234>
 80008c2:	4610      	mov	r0, r2
 80008c4:	4619      	mov	r1, r3
 80008c6:	e72c      	b.n	8000722 <__aeabi_dmul+0x24a>
 80008c8:	ea95 0f0c 	teq	r5, ip
 80008cc:	d106      	bne.n	80008dc <__aeabi_ddiv+0x1b0>
 80008ce:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008d2:	f43f aefd 	beq.w	80006d0 <__aeabi_dmul+0x1f8>
 80008d6:	4610      	mov	r0, r2
 80008d8:	4619      	mov	r1, r3
 80008da:	e722      	b.n	8000722 <__aeabi_dmul+0x24a>
 80008dc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80008e0:	bf18      	it	ne
 80008e2:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80008e6:	f47f aec5 	bne.w	8000674 <__aeabi_dmul+0x19c>
 80008ea:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 80008ee:	f47f af0d 	bne.w	800070c <__aeabi_dmul+0x234>
 80008f2:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 80008f6:	f47f aeeb 	bne.w	80006d0 <__aeabi_dmul+0x1f8>
 80008fa:	e712      	b.n	8000722 <__aeabi_dmul+0x24a>

080008fc <__gedf2>:
 80008fc:	f04f 3cff 	mov.w	ip, #4294967295
 8000900:	e006      	b.n	8000910 <__cmpdf2+0x4>
 8000902:	bf00      	nop

08000904 <__ledf2>:
 8000904:	f04f 0c01 	mov.w	ip, #1
 8000908:	e002      	b.n	8000910 <__cmpdf2+0x4>
 800090a:	bf00      	nop

0800090c <__cmpdf2>:
 800090c:	f04f 0c01 	mov.w	ip, #1
 8000910:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000914:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000918:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 800091c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000920:	bf18      	it	ne
 8000922:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000926:	d01b      	beq.n	8000960 <__cmpdf2+0x54>
 8000928:	b001      	add	sp, #4
 800092a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 800092e:	bf0c      	ite	eq
 8000930:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000934:	ea91 0f03 	teqne	r1, r3
 8000938:	bf02      	ittt	eq
 800093a:	ea90 0f02 	teqeq	r0, r2
 800093e:	2000      	moveq	r0, #0
 8000940:	4770      	bxeq	lr
 8000942:	f110 0f00 	cmn.w	r0, #0
 8000946:	ea91 0f03 	teq	r1, r3
 800094a:	bf58      	it	pl
 800094c:	4299      	cmppl	r1, r3
 800094e:	bf08      	it	eq
 8000950:	4290      	cmpeq	r0, r2
 8000952:	bf2c      	ite	cs
 8000954:	17d8      	asrcs	r0, r3, #31
 8000956:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 800095a:	f040 0001 	orr.w	r0, r0, #1
 800095e:	4770      	bx	lr
 8000960:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000964:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000968:	d102      	bne.n	8000970 <__cmpdf2+0x64>
 800096a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 800096e:	d107      	bne.n	8000980 <__cmpdf2+0x74>
 8000970:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000974:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000978:	d1d6      	bne.n	8000928 <__cmpdf2+0x1c>
 800097a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 800097e:	d0d3      	beq.n	8000928 <__cmpdf2+0x1c>
 8000980:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000984:	4770      	bx	lr
 8000986:	bf00      	nop

08000988 <__aeabi_cdrcmple>:
 8000988:	4684      	mov	ip, r0
 800098a:	4610      	mov	r0, r2
 800098c:	4662      	mov	r2, ip
 800098e:	468c      	mov	ip, r1
 8000990:	4619      	mov	r1, r3
 8000992:	4663      	mov	r3, ip
 8000994:	e000      	b.n	8000998 <__aeabi_cdcmpeq>
 8000996:	bf00      	nop

08000998 <__aeabi_cdcmpeq>:
 8000998:	b501      	push	{r0, lr}
 800099a:	f7ff ffb7 	bl	800090c <__cmpdf2>
 800099e:	2800      	cmp	r0, #0
 80009a0:	bf48      	it	mi
 80009a2:	f110 0f00 	cmnmi.w	r0, #0
 80009a6:	bd01      	pop	{r0, pc}

080009a8 <__aeabi_dcmpeq>:
 80009a8:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009ac:	f7ff fff4 	bl	8000998 <__aeabi_cdcmpeq>
 80009b0:	bf0c      	ite	eq
 80009b2:	2001      	moveq	r0, #1
 80009b4:	2000      	movne	r0, #0
 80009b6:	f85d fb08 	ldr.w	pc, [sp], #8
 80009ba:	bf00      	nop

080009bc <__aeabi_dcmplt>:
 80009bc:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009c0:	f7ff ffea 	bl	8000998 <__aeabi_cdcmpeq>
 80009c4:	bf34      	ite	cc
 80009c6:	2001      	movcc	r0, #1
 80009c8:	2000      	movcs	r0, #0
 80009ca:	f85d fb08 	ldr.w	pc, [sp], #8
 80009ce:	bf00      	nop

080009d0 <__aeabi_dcmple>:
 80009d0:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009d4:	f7ff ffe0 	bl	8000998 <__aeabi_cdcmpeq>
 80009d8:	bf94      	ite	ls
 80009da:	2001      	movls	r0, #1
 80009dc:	2000      	movhi	r0, #0
 80009de:	f85d fb08 	ldr.w	pc, [sp], #8
 80009e2:	bf00      	nop

080009e4 <__aeabi_dcmpge>:
 80009e4:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009e8:	f7ff ffce 	bl	8000988 <__aeabi_cdrcmple>
 80009ec:	bf94      	ite	ls
 80009ee:	2001      	movls	r0, #1
 80009f0:	2000      	movhi	r0, #0
 80009f2:	f85d fb08 	ldr.w	pc, [sp], #8
 80009f6:	bf00      	nop

080009f8 <__aeabi_dcmpgt>:
 80009f8:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009fc:	f7ff ffc4 	bl	8000988 <__aeabi_cdrcmple>
 8000a00:	bf34      	ite	cc
 8000a02:	2001      	movcc	r0, #1
 8000a04:	2000      	movcs	r0, #0
 8000a06:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a0a:	bf00      	nop

08000a0c <__aeabi_d2iz>:
 8000a0c:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000a10:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000a14:	d215      	bcs.n	8000a42 <__aeabi_d2iz+0x36>
 8000a16:	d511      	bpl.n	8000a3c <__aeabi_d2iz+0x30>
 8000a18:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000a1c:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000a20:	d912      	bls.n	8000a48 <__aeabi_d2iz+0x3c>
 8000a22:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000a26:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000a2a:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000a2e:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000a32:	fa23 f002 	lsr.w	r0, r3, r2
 8000a36:	bf18      	it	ne
 8000a38:	4240      	negne	r0, r0
 8000a3a:	4770      	bx	lr
 8000a3c:	f04f 0000 	mov.w	r0, #0
 8000a40:	4770      	bx	lr
 8000a42:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000a46:	d105      	bne.n	8000a54 <__aeabi_d2iz+0x48>
 8000a48:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000a4c:	bf08      	it	eq
 8000a4e:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000a52:	4770      	bx	lr
 8000a54:	f04f 0000 	mov.w	r0, #0
 8000a58:	4770      	bx	lr
 8000a5a:	bf00      	nop

08000a5c <__aeabi_d2f>:
 8000a5c:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000a60:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000a64:	bf24      	itt	cs
 8000a66:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000a6a:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000a6e:	d90d      	bls.n	8000a8c <__aeabi_d2f+0x30>
 8000a70:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000a74:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000a78:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000a7c:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000a80:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000a84:	bf08      	it	eq
 8000a86:	f020 0001 	biceq.w	r0, r0, #1
 8000a8a:	4770      	bx	lr
 8000a8c:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000a90:	d121      	bne.n	8000ad6 <__aeabi_d2f+0x7a>
 8000a92:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000a96:	bfbc      	itt	lt
 8000a98:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000a9c:	4770      	bxlt	lr
 8000a9e:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000aa2:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000aa6:	f1c2 0218 	rsb	r2, r2, #24
 8000aaa:	f1c2 0c20 	rsb	ip, r2, #32
 8000aae:	fa10 f30c 	lsls.w	r3, r0, ip
 8000ab2:	fa20 f002 	lsr.w	r0, r0, r2
 8000ab6:	bf18      	it	ne
 8000ab8:	f040 0001 	orrne.w	r0, r0, #1
 8000abc:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000ac0:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000ac4:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000ac8:	ea40 000c 	orr.w	r0, r0, ip
 8000acc:	fa23 f302 	lsr.w	r3, r3, r2
 8000ad0:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000ad4:	e7cc      	b.n	8000a70 <__aeabi_d2f+0x14>
 8000ad6:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000ada:	d107      	bne.n	8000aec <__aeabi_d2f+0x90>
 8000adc:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000ae0:	bf1e      	ittt	ne
 8000ae2:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000ae6:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000aea:	4770      	bxne	lr
 8000aec:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000af0:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000af4:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000af8:	4770      	bx	lr
 8000afa:	bf00      	nop

08000afc <__aeabi_frsub>:
 8000afc:	f080 4000 	eor.w	r0, r0, #2147483648	; 0x80000000
 8000b00:	e002      	b.n	8000b08 <__addsf3>
 8000b02:	bf00      	nop

08000b04 <__aeabi_fsub>:
 8000b04:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000

08000b08 <__addsf3>:
 8000b08:	0042      	lsls	r2, r0, #1
 8000b0a:	bf1f      	itttt	ne
 8000b0c:	ea5f 0341 	movsne.w	r3, r1, lsl #1
 8000b10:	ea92 0f03 	teqne	r2, r3
 8000b14:	ea7f 6c22 	mvnsne.w	ip, r2, asr #24
 8000b18:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000b1c:	d06a      	beq.n	8000bf4 <__addsf3+0xec>
 8000b1e:	ea4f 6212 	mov.w	r2, r2, lsr #24
 8000b22:	ebd2 6313 	rsbs	r3, r2, r3, lsr #24
 8000b26:	bfc1      	itttt	gt
 8000b28:	18d2      	addgt	r2, r2, r3
 8000b2a:	4041      	eorgt	r1, r0
 8000b2c:	4048      	eorgt	r0, r1
 8000b2e:	4041      	eorgt	r1, r0
 8000b30:	bfb8      	it	lt
 8000b32:	425b      	neglt	r3, r3
 8000b34:	2b19      	cmp	r3, #25
 8000b36:	bf88      	it	hi
 8000b38:	4770      	bxhi	lr
 8000b3a:	f010 4f00 	tst.w	r0, #2147483648	; 0x80000000
 8000b3e:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000b42:	f020 407f 	bic.w	r0, r0, #4278190080	; 0xff000000
 8000b46:	bf18      	it	ne
 8000b48:	4240      	negne	r0, r0
 8000b4a:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000b4e:	f441 0100 	orr.w	r1, r1, #8388608	; 0x800000
 8000b52:	f021 417f 	bic.w	r1, r1, #4278190080	; 0xff000000
 8000b56:	bf18      	it	ne
 8000b58:	4249      	negne	r1, r1
 8000b5a:	ea92 0f03 	teq	r2, r3
 8000b5e:	d03f      	beq.n	8000be0 <__addsf3+0xd8>
 8000b60:	f1a2 0201 	sub.w	r2, r2, #1
 8000b64:	fa41 fc03 	asr.w	ip, r1, r3
 8000b68:	eb10 000c 	adds.w	r0, r0, ip
 8000b6c:	f1c3 0320 	rsb	r3, r3, #32
 8000b70:	fa01 f103 	lsl.w	r1, r1, r3
 8000b74:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
 8000b78:	d502      	bpl.n	8000b80 <__addsf3+0x78>
 8000b7a:	4249      	negs	r1, r1
 8000b7c:	eb60 0040 	sbc.w	r0, r0, r0, lsl #1
 8000b80:	f5b0 0f00 	cmp.w	r0, #8388608	; 0x800000
 8000b84:	d313      	bcc.n	8000bae <__addsf3+0xa6>
 8000b86:	f1b0 7f80 	cmp.w	r0, #16777216	; 0x1000000
 8000b8a:	d306      	bcc.n	8000b9a <__addsf3+0x92>
 8000b8c:	0840      	lsrs	r0, r0, #1
 8000b8e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000b92:	f102 0201 	add.w	r2, r2, #1
 8000b96:	2afe      	cmp	r2, #254	; 0xfe
 8000b98:	d251      	bcs.n	8000c3e <__addsf3+0x136>
 8000b9a:	f1b1 4f00 	cmp.w	r1, #2147483648	; 0x80000000
 8000b9e:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000ba2:	bf08      	it	eq
 8000ba4:	f020 0001 	biceq.w	r0, r0, #1
 8000ba8:	ea40 0003 	orr.w	r0, r0, r3
 8000bac:	4770      	bx	lr
 8000bae:	0049      	lsls	r1, r1, #1
 8000bb0:	eb40 0000 	adc.w	r0, r0, r0
 8000bb4:	3a01      	subs	r2, #1
 8000bb6:	bf28      	it	cs
 8000bb8:	f5b0 0f00 	cmpcs.w	r0, #8388608	; 0x800000
 8000bbc:	d2ed      	bcs.n	8000b9a <__addsf3+0x92>
 8000bbe:	fab0 fc80 	clz	ip, r0
 8000bc2:	f1ac 0c08 	sub.w	ip, ip, #8
 8000bc6:	ebb2 020c 	subs.w	r2, r2, ip
 8000bca:	fa00 f00c 	lsl.w	r0, r0, ip
 8000bce:	bfaa      	itet	ge
 8000bd0:	eb00 50c2 	addge.w	r0, r0, r2, lsl #23
 8000bd4:	4252      	neglt	r2, r2
 8000bd6:	4318      	orrge	r0, r3
 8000bd8:	bfbc      	itt	lt
 8000bda:	40d0      	lsrlt	r0, r2
 8000bdc:	4318      	orrlt	r0, r3
 8000bde:	4770      	bx	lr
 8000be0:	f092 0f00 	teq	r2, #0
 8000be4:	f481 0100 	eor.w	r1, r1, #8388608	; 0x800000
 8000be8:	bf06      	itte	eq
 8000bea:	f480 0000 	eoreq.w	r0, r0, #8388608	; 0x800000
 8000bee:	3201      	addeq	r2, #1
 8000bf0:	3b01      	subne	r3, #1
 8000bf2:	e7b5      	b.n	8000b60 <__addsf3+0x58>
 8000bf4:	ea4f 0341 	mov.w	r3, r1, lsl #1
 8000bf8:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8000bfc:	bf18      	it	ne
 8000bfe:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000c02:	d021      	beq.n	8000c48 <__addsf3+0x140>
 8000c04:	ea92 0f03 	teq	r2, r3
 8000c08:	d004      	beq.n	8000c14 <__addsf3+0x10c>
 8000c0a:	f092 0f00 	teq	r2, #0
 8000c0e:	bf08      	it	eq
 8000c10:	4608      	moveq	r0, r1
 8000c12:	4770      	bx	lr
 8000c14:	ea90 0f01 	teq	r0, r1
 8000c18:	bf1c      	itt	ne
 8000c1a:	2000      	movne	r0, #0
 8000c1c:	4770      	bxne	lr
 8000c1e:	f012 4f7f 	tst.w	r2, #4278190080	; 0xff000000
 8000c22:	d104      	bne.n	8000c2e <__addsf3+0x126>
 8000c24:	0040      	lsls	r0, r0, #1
 8000c26:	bf28      	it	cs
 8000c28:	f040 4000 	orrcs.w	r0, r0, #2147483648	; 0x80000000
 8000c2c:	4770      	bx	lr
 8000c2e:	f112 7200 	adds.w	r2, r2, #33554432	; 0x2000000
 8000c32:	bf3c      	itt	cc
 8000c34:	f500 0000 	addcc.w	r0, r0, #8388608	; 0x800000
 8000c38:	4770      	bxcc	lr
 8000c3a:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
 8000c3e:	f043 40fe 	orr.w	r0, r3, #2130706432	; 0x7f000000
 8000c42:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000c46:	4770      	bx	lr
 8000c48:	ea7f 6222 	mvns.w	r2, r2, asr #24
 8000c4c:	bf16      	itet	ne
 8000c4e:	4608      	movne	r0, r1
 8000c50:	ea7f 6323 	mvnseq.w	r3, r3, asr #24
 8000c54:	4601      	movne	r1, r0
 8000c56:	0242      	lsls	r2, r0, #9
 8000c58:	bf06      	itte	eq
 8000c5a:	ea5f 2341 	movseq.w	r3, r1, lsl #9
 8000c5e:	ea90 0f01 	teqeq	r0, r1
 8000c62:	f440 0080 	orrne.w	r0, r0, #4194304	; 0x400000
 8000c66:	4770      	bx	lr

08000c68 <__aeabi_ui2f>:
 8000c68:	f04f 0300 	mov.w	r3, #0
 8000c6c:	e004      	b.n	8000c78 <__aeabi_i2f+0x8>
 8000c6e:	bf00      	nop

08000c70 <__aeabi_i2f>:
 8000c70:	f010 4300 	ands.w	r3, r0, #2147483648	; 0x80000000
 8000c74:	bf48      	it	mi
 8000c76:	4240      	negmi	r0, r0
 8000c78:	ea5f 0c00 	movs.w	ip, r0
 8000c7c:	bf08      	it	eq
 8000c7e:	4770      	bxeq	lr
 8000c80:	f043 4396 	orr.w	r3, r3, #1258291200	; 0x4b000000
 8000c84:	4601      	mov	r1, r0
 8000c86:	f04f 0000 	mov.w	r0, #0
 8000c8a:	e01c      	b.n	8000cc6 <__aeabi_l2f+0x2a>

08000c8c <__aeabi_ul2f>:
 8000c8c:	ea50 0201 	orrs.w	r2, r0, r1
 8000c90:	bf08      	it	eq
 8000c92:	4770      	bxeq	lr
 8000c94:	f04f 0300 	mov.w	r3, #0
 8000c98:	e00a      	b.n	8000cb0 <__aeabi_l2f+0x14>
 8000c9a:	bf00      	nop

08000c9c <__aeabi_l2f>:
 8000c9c:	ea50 0201 	orrs.w	r2, r0, r1
 8000ca0:	bf08      	it	eq
 8000ca2:	4770      	bxeq	lr
 8000ca4:	f011 4300 	ands.w	r3, r1, #2147483648	; 0x80000000
 8000ca8:	d502      	bpl.n	8000cb0 <__aeabi_l2f+0x14>
 8000caa:	4240      	negs	r0, r0
 8000cac:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000cb0:	ea5f 0c01 	movs.w	ip, r1
 8000cb4:	bf02      	ittt	eq
 8000cb6:	4684      	moveq	ip, r0
 8000cb8:	4601      	moveq	r1, r0
 8000cba:	2000      	moveq	r0, #0
 8000cbc:	f043 43b6 	orr.w	r3, r3, #1526726656	; 0x5b000000
 8000cc0:	bf08      	it	eq
 8000cc2:	f1a3 5380 	subeq.w	r3, r3, #268435456	; 0x10000000
 8000cc6:	f5a3 0300 	sub.w	r3, r3, #8388608	; 0x800000
 8000cca:	fabc f28c 	clz	r2, ip
 8000cce:	3a08      	subs	r2, #8
 8000cd0:	eba3 53c2 	sub.w	r3, r3, r2, lsl #23
 8000cd4:	db10      	blt.n	8000cf8 <__aeabi_l2f+0x5c>
 8000cd6:	fa01 fc02 	lsl.w	ip, r1, r2
 8000cda:	4463      	add	r3, ip
 8000cdc:	fa00 fc02 	lsl.w	ip, r0, r2
 8000ce0:	f1c2 0220 	rsb	r2, r2, #32
 8000ce4:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 8000ce8:	fa20 f202 	lsr.w	r2, r0, r2
 8000cec:	eb43 0002 	adc.w	r0, r3, r2
 8000cf0:	bf08      	it	eq
 8000cf2:	f020 0001 	biceq.w	r0, r0, #1
 8000cf6:	4770      	bx	lr
 8000cf8:	f102 0220 	add.w	r2, r2, #32
 8000cfc:	fa01 fc02 	lsl.w	ip, r1, r2
 8000d00:	f1c2 0220 	rsb	r2, r2, #32
 8000d04:	ea50 004c 	orrs.w	r0, r0, ip, lsl #1
 8000d08:	fa21 f202 	lsr.w	r2, r1, r2
 8000d0c:	eb43 0002 	adc.w	r0, r3, r2
 8000d10:	bf08      	it	eq
 8000d12:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000d16:	4770      	bx	lr

08000d18 <__aeabi_fmul>:
 8000d18:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000d1c:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 8000d20:	bf1e      	ittt	ne
 8000d22:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 8000d26:	ea92 0f0c 	teqne	r2, ip
 8000d2a:	ea93 0f0c 	teqne	r3, ip
 8000d2e:	d06f      	beq.n	8000e10 <__aeabi_fmul+0xf8>
 8000d30:	441a      	add	r2, r3
 8000d32:	ea80 0c01 	eor.w	ip, r0, r1
 8000d36:	0240      	lsls	r0, r0, #9
 8000d38:	bf18      	it	ne
 8000d3a:	ea5f 2141 	movsne.w	r1, r1, lsl #9
 8000d3e:	d01e      	beq.n	8000d7e <__aeabi_fmul+0x66>
 8000d40:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 8000d44:	ea43 1050 	orr.w	r0, r3, r0, lsr #5
 8000d48:	ea43 1151 	orr.w	r1, r3, r1, lsr #5
 8000d4c:	fba0 3101 	umull	r3, r1, r0, r1
 8000d50:	f00c 4000 	and.w	r0, ip, #2147483648	; 0x80000000
 8000d54:	f5b1 0f00 	cmp.w	r1, #8388608	; 0x800000
 8000d58:	bf3e      	ittt	cc
 8000d5a:	0049      	lslcc	r1, r1, #1
 8000d5c:	ea41 71d3 	orrcc.w	r1, r1, r3, lsr #31
 8000d60:	005b      	lslcc	r3, r3, #1
 8000d62:	ea40 0001 	orr.w	r0, r0, r1
 8000d66:	f162 027f 	sbc.w	r2, r2, #127	; 0x7f
 8000d6a:	2afd      	cmp	r2, #253	; 0xfd
 8000d6c:	d81d      	bhi.n	8000daa <__aeabi_fmul+0x92>
 8000d6e:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8000d72:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000d76:	bf08      	it	eq
 8000d78:	f020 0001 	biceq.w	r0, r0, #1
 8000d7c:	4770      	bx	lr
 8000d7e:	f090 0f00 	teq	r0, #0
 8000d82:	f00c 4c00 	and.w	ip, ip, #2147483648	; 0x80000000
 8000d86:	bf08      	it	eq
 8000d88:	0249      	lsleq	r1, r1, #9
 8000d8a:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 8000d8e:	ea40 2051 	orr.w	r0, r0, r1, lsr #9
 8000d92:	3a7f      	subs	r2, #127	; 0x7f
 8000d94:	bfc2      	ittt	gt
 8000d96:	f1d2 03ff 	rsbsgt	r3, r2, #255	; 0xff
 8000d9a:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 8000d9e:	4770      	bxgt	lr
 8000da0:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000da4:	f04f 0300 	mov.w	r3, #0
 8000da8:	3a01      	subs	r2, #1
 8000daa:	dc5d      	bgt.n	8000e68 <__aeabi_fmul+0x150>
 8000dac:	f112 0f19 	cmn.w	r2, #25
 8000db0:	bfdc      	itt	le
 8000db2:	f000 4000 	andle.w	r0, r0, #2147483648	; 0x80000000
 8000db6:	4770      	bxle	lr
 8000db8:	f1c2 0200 	rsb	r2, r2, #0
 8000dbc:	0041      	lsls	r1, r0, #1
 8000dbe:	fa21 f102 	lsr.w	r1, r1, r2
 8000dc2:	f1c2 0220 	rsb	r2, r2, #32
 8000dc6:	fa00 fc02 	lsl.w	ip, r0, r2
 8000dca:	ea5f 0031 	movs.w	r0, r1, rrx
 8000dce:	f140 0000 	adc.w	r0, r0, #0
 8000dd2:	ea53 034c 	orrs.w	r3, r3, ip, lsl #1
 8000dd6:	bf08      	it	eq
 8000dd8:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000ddc:	4770      	bx	lr
 8000dde:	f092 0f00 	teq	r2, #0
 8000de2:	f000 4c00 	and.w	ip, r0, #2147483648	; 0x80000000
 8000de6:	bf02      	ittt	eq
 8000de8:	0040      	lsleq	r0, r0, #1
 8000dea:	f410 0f00 	tsteq.w	r0, #8388608	; 0x800000
 8000dee:	3a01      	subeq	r2, #1
 8000df0:	d0f9      	beq.n	8000de6 <__aeabi_fmul+0xce>
 8000df2:	ea40 000c 	orr.w	r0, r0, ip
 8000df6:	f093 0f00 	teq	r3, #0
 8000dfa:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000dfe:	bf02      	ittt	eq
 8000e00:	0049      	lsleq	r1, r1, #1
 8000e02:	f411 0f00 	tsteq.w	r1, #8388608	; 0x800000
 8000e06:	3b01      	subeq	r3, #1
 8000e08:	d0f9      	beq.n	8000dfe <__aeabi_fmul+0xe6>
 8000e0a:	ea41 010c 	orr.w	r1, r1, ip
 8000e0e:	e78f      	b.n	8000d30 <__aeabi_fmul+0x18>
 8000e10:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 8000e14:	ea92 0f0c 	teq	r2, ip
 8000e18:	bf18      	it	ne
 8000e1a:	ea93 0f0c 	teqne	r3, ip
 8000e1e:	d00a      	beq.n	8000e36 <__aeabi_fmul+0x11e>
 8000e20:	f030 4c00 	bics.w	ip, r0, #2147483648	; 0x80000000
 8000e24:	bf18      	it	ne
 8000e26:	f031 4c00 	bicsne.w	ip, r1, #2147483648	; 0x80000000
 8000e2a:	d1d8      	bne.n	8000dde <__aeabi_fmul+0xc6>
 8000e2c:	ea80 0001 	eor.w	r0, r0, r1
 8000e30:	f000 4000 	and.w	r0, r0, #2147483648	; 0x80000000
 8000e34:	4770      	bx	lr
 8000e36:	f090 0f00 	teq	r0, #0
 8000e3a:	bf17      	itett	ne
 8000e3c:	f090 4f00 	teqne	r0, #2147483648	; 0x80000000
 8000e40:	4608      	moveq	r0, r1
 8000e42:	f091 0f00 	teqne	r1, #0
 8000e46:	f091 4f00 	teqne	r1, #2147483648	; 0x80000000
 8000e4a:	d014      	beq.n	8000e76 <__aeabi_fmul+0x15e>
 8000e4c:	ea92 0f0c 	teq	r2, ip
 8000e50:	d101      	bne.n	8000e56 <__aeabi_fmul+0x13e>
 8000e52:	0242      	lsls	r2, r0, #9
 8000e54:	d10f      	bne.n	8000e76 <__aeabi_fmul+0x15e>
 8000e56:	ea93 0f0c 	teq	r3, ip
 8000e5a:	d103      	bne.n	8000e64 <__aeabi_fmul+0x14c>
 8000e5c:	024b      	lsls	r3, r1, #9
 8000e5e:	bf18      	it	ne
 8000e60:	4608      	movne	r0, r1
 8000e62:	d108      	bne.n	8000e76 <__aeabi_fmul+0x15e>
 8000e64:	ea80 0001 	eor.w	r0, r0, r1
 8000e68:	f000 4000 	and.w	r0, r0, #2147483648	; 0x80000000
 8000e6c:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000e70:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000e74:	4770      	bx	lr
 8000e76:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000e7a:	f440 0040 	orr.w	r0, r0, #12582912	; 0xc00000
 8000e7e:	4770      	bx	lr

08000e80 <__aeabi_fdiv>:
 8000e80:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000e84:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 8000e88:	bf1e      	ittt	ne
 8000e8a:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 8000e8e:	ea92 0f0c 	teqne	r2, ip
 8000e92:	ea93 0f0c 	teqne	r3, ip
 8000e96:	d069      	beq.n	8000f6c <__aeabi_fdiv+0xec>
 8000e98:	eba2 0203 	sub.w	r2, r2, r3
 8000e9c:	ea80 0c01 	eor.w	ip, r0, r1
 8000ea0:	0249      	lsls	r1, r1, #9
 8000ea2:	ea4f 2040 	mov.w	r0, r0, lsl #9
 8000ea6:	d037      	beq.n	8000f18 <__aeabi_fdiv+0x98>
 8000ea8:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 8000eac:	ea43 1111 	orr.w	r1, r3, r1, lsr #4
 8000eb0:	ea43 1310 	orr.w	r3, r3, r0, lsr #4
 8000eb4:	f00c 4000 	and.w	r0, ip, #2147483648	; 0x80000000
 8000eb8:	428b      	cmp	r3, r1
 8000eba:	bf38      	it	cc
 8000ebc:	005b      	lslcc	r3, r3, #1
 8000ebe:	f142 027d 	adc.w	r2, r2, #125	; 0x7d
 8000ec2:	f44f 0c00 	mov.w	ip, #8388608	; 0x800000
 8000ec6:	428b      	cmp	r3, r1
 8000ec8:	bf24      	itt	cs
 8000eca:	1a5b      	subcs	r3, r3, r1
 8000ecc:	ea40 000c 	orrcs.w	r0, r0, ip
 8000ed0:	ebb3 0f51 	cmp.w	r3, r1, lsr #1
 8000ed4:	bf24      	itt	cs
 8000ed6:	eba3 0351 	subcs.w	r3, r3, r1, lsr #1
 8000eda:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000ede:	ebb3 0f91 	cmp.w	r3, r1, lsr #2
 8000ee2:	bf24      	itt	cs
 8000ee4:	eba3 0391 	subcs.w	r3, r3, r1, lsr #2
 8000ee8:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000eec:	ebb3 0fd1 	cmp.w	r3, r1, lsr #3
 8000ef0:	bf24      	itt	cs
 8000ef2:	eba3 03d1 	subcs.w	r3, r3, r1, lsr #3
 8000ef6:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000efa:	011b      	lsls	r3, r3, #4
 8000efc:	bf18      	it	ne
 8000efe:	ea5f 1c1c 	movsne.w	ip, ip, lsr #4
 8000f02:	d1e0      	bne.n	8000ec6 <__aeabi_fdiv+0x46>
 8000f04:	2afd      	cmp	r2, #253	; 0xfd
 8000f06:	f63f af50 	bhi.w	8000daa <__aeabi_fmul+0x92>
 8000f0a:	428b      	cmp	r3, r1
 8000f0c:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000f10:	bf08      	it	eq
 8000f12:	f020 0001 	biceq.w	r0, r0, #1
 8000f16:	4770      	bx	lr
 8000f18:	f00c 4c00 	and.w	ip, ip, #2147483648	; 0x80000000
 8000f1c:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 8000f20:	327f      	adds	r2, #127	; 0x7f
 8000f22:	bfc2      	ittt	gt
 8000f24:	f1d2 03ff 	rsbsgt	r3, r2, #255	; 0xff
 8000f28:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 8000f2c:	4770      	bxgt	lr
 8000f2e:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000f32:	f04f 0300 	mov.w	r3, #0
 8000f36:	3a01      	subs	r2, #1
 8000f38:	e737      	b.n	8000daa <__aeabi_fmul+0x92>
 8000f3a:	f092 0f00 	teq	r2, #0
 8000f3e:	f000 4c00 	and.w	ip, r0, #2147483648	; 0x80000000
 8000f42:	bf02      	ittt	eq
 8000f44:	0040      	lsleq	r0, r0, #1
 8000f46:	f410 0f00 	tsteq.w	r0, #8388608	; 0x800000
 8000f4a:	3a01      	subeq	r2, #1
 8000f4c:	d0f9      	beq.n	8000f42 <__aeabi_fdiv+0xc2>
 8000f4e:	ea40 000c 	orr.w	r0, r0, ip
 8000f52:	f093 0f00 	teq	r3, #0
 8000f56:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000f5a:	bf02      	ittt	eq
 8000f5c:	0049      	lsleq	r1, r1, #1
 8000f5e:	f411 0f00 	tsteq.w	r1, #8388608	; 0x800000
 8000f62:	3b01      	subeq	r3, #1
 8000f64:	d0f9      	beq.n	8000f5a <__aeabi_fdiv+0xda>
 8000f66:	ea41 010c 	orr.w	r1, r1, ip
 8000f6a:	e795      	b.n	8000e98 <__aeabi_fdiv+0x18>
 8000f6c:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 8000f70:	ea92 0f0c 	teq	r2, ip
 8000f74:	d108      	bne.n	8000f88 <__aeabi_fdiv+0x108>
 8000f76:	0242      	lsls	r2, r0, #9
 8000f78:	f47f af7d 	bne.w	8000e76 <__aeabi_fmul+0x15e>
 8000f7c:	ea93 0f0c 	teq	r3, ip
 8000f80:	f47f af70 	bne.w	8000e64 <__aeabi_fmul+0x14c>
 8000f84:	4608      	mov	r0, r1
 8000f86:	e776      	b.n	8000e76 <__aeabi_fmul+0x15e>
 8000f88:	ea93 0f0c 	teq	r3, ip
 8000f8c:	d104      	bne.n	8000f98 <__aeabi_fdiv+0x118>
 8000f8e:	024b      	lsls	r3, r1, #9
 8000f90:	f43f af4c 	beq.w	8000e2c <__aeabi_fmul+0x114>
 8000f94:	4608      	mov	r0, r1
 8000f96:	e76e      	b.n	8000e76 <__aeabi_fmul+0x15e>
 8000f98:	f030 4c00 	bics.w	ip, r0, #2147483648	; 0x80000000
 8000f9c:	bf18      	it	ne
 8000f9e:	f031 4c00 	bicsne.w	ip, r1, #2147483648	; 0x80000000
 8000fa2:	d1ca      	bne.n	8000f3a <__aeabi_fdiv+0xba>
 8000fa4:	f030 4200 	bics.w	r2, r0, #2147483648	; 0x80000000
 8000fa8:	f47f af5c 	bne.w	8000e64 <__aeabi_fmul+0x14c>
 8000fac:	f031 4300 	bics.w	r3, r1, #2147483648	; 0x80000000
 8000fb0:	f47f af3c 	bne.w	8000e2c <__aeabi_fmul+0x114>
 8000fb4:	e75f      	b.n	8000e76 <__aeabi_fmul+0x15e>
 8000fb6:	bf00      	nop

08000fb8 <__gesf2>:
 8000fb8:	f04f 3cff 	mov.w	ip, #4294967295
 8000fbc:	e006      	b.n	8000fcc <__cmpsf2+0x4>
 8000fbe:	bf00      	nop

08000fc0 <__lesf2>:
 8000fc0:	f04f 0c01 	mov.w	ip, #1
 8000fc4:	e002      	b.n	8000fcc <__cmpsf2+0x4>
 8000fc6:	bf00      	nop

08000fc8 <__cmpsf2>:
 8000fc8:	f04f 0c01 	mov.w	ip, #1
 8000fcc:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000fd0:	ea4f 0240 	mov.w	r2, r0, lsl #1
 8000fd4:	ea4f 0341 	mov.w	r3, r1, lsl #1
 8000fd8:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8000fdc:	bf18      	it	ne
 8000fde:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000fe2:	d011      	beq.n	8001008 <__cmpsf2+0x40>
 8000fe4:	b001      	add	sp, #4
 8000fe6:	ea52 0c53 	orrs.w	ip, r2, r3, lsr #1
 8000fea:	bf18      	it	ne
 8000fec:	ea90 0f01 	teqne	r0, r1
 8000ff0:	bf58      	it	pl
 8000ff2:	ebb2 0003 	subspl.w	r0, r2, r3
 8000ff6:	bf88      	it	hi
 8000ff8:	17c8      	asrhi	r0, r1, #31
 8000ffa:	bf38      	it	cc
 8000ffc:	ea6f 70e1 	mvncc.w	r0, r1, asr #31
 8001000:	bf18      	it	ne
 8001002:	f040 0001 	orrne.w	r0, r0, #1
 8001006:	4770      	bx	lr
 8001008:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 800100c:	d102      	bne.n	8001014 <__cmpsf2+0x4c>
 800100e:	ea5f 2c40 	movs.w	ip, r0, lsl #9
 8001012:	d105      	bne.n	8001020 <__cmpsf2+0x58>
 8001014:	ea7f 6c23 	mvns.w	ip, r3, asr #24
 8001018:	d1e4      	bne.n	8000fe4 <__cmpsf2+0x1c>
 800101a:	ea5f 2c41 	movs.w	ip, r1, lsl #9
 800101e:	d0e1      	beq.n	8000fe4 <__cmpsf2+0x1c>
 8001020:	f85d 0b04 	ldr.w	r0, [sp], #4
 8001024:	4770      	bx	lr
 8001026:	bf00      	nop

08001028 <__aeabi_cfrcmple>:
 8001028:	4684      	mov	ip, r0
 800102a:	4608      	mov	r0, r1
 800102c:	4661      	mov	r1, ip
 800102e:	e7ff      	b.n	8001030 <__aeabi_cfcmpeq>

08001030 <__aeabi_cfcmpeq>:
 8001030:	b50f      	push	{r0, r1, r2, r3, lr}
 8001032:	f7ff ffc9 	bl	8000fc8 <__cmpsf2>
 8001036:	2800      	cmp	r0, #0
 8001038:	bf48      	it	mi
 800103a:	f110 0f00 	cmnmi.w	r0, #0
 800103e:	bd0f      	pop	{r0, r1, r2, r3, pc}

08001040 <__aeabi_fcmpeq>:
 8001040:	f84d ed08 	str.w	lr, [sp, #-8]!
 8001044:	f7ff fff4 	bl	8001030 <__aeabi_cfcmpeq>
 8001048:	bf0c      	ite	eq
 800104a:	2001      	moveq	r0, #1
 800104c:	2000      	movne	r0, #0
 800104e:	f85d fb08 	ldr.w	pc, [sp], #8
 8001052:	bf00      	nop

08001054 <__aeabi_fcmplt>:
 8001054:	f84d ed08 	str.w	lr, [sp, #-8]!
 8001058:	f7ff ffea 	bl	8001030 <__aeabi_cfcmpeq>
 800105c:	bf34      	ite	cc
 800105e:	2001      	movcc	r0, #1
 8001060:	2000      	movcs	r0, #0
 8001062:	f85d fb08 	ldr.w	pc, [sp], #8
 8001066:	bf00      	nop

08001068 <__aeabi_fcmple>:
 8001068:	f84d ed08 	str.w	lr, [sp, #-8]!
 800106c:	f7ff ffe0 	bl	8001030 <__aeabi_cfcmpeq>
 8001070:	bf94      	ite	ls
 8001072:	2001      	movls	r0, #1
 8001074:	2000      	movhi	r0, #0
 8001076:	f85d fb08 	ldr.w	pc, [sp], #8
 800107a:	bf00      	nop

0800107c <__aeabi_fcmpge>:
 800107c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8001080:	f7ff ffd2 	bl	8001028 <__aeabi_cfrcmple>
 8001084:	bf94      	ite	ls
 8001086:	2001      	movls	r0, #1
 8001088:	2000      	movhi	r0, #0
 800108a:	f85d fb08 	ldr.w	pc, [sp], #8
 800108e:	bf00      	nop

08001090 <__aeabi_fcmpgt>:
 8001090:	f84d ed08 	str.w	lr, [sp, #-8]!
 8001094:	f7ff ffc8 	bl	8001028 <__aeabi_cfrcmple>
 8001098:	bf34      	ite	cc
 800109a:	2001      	movcc	r0, #1
 800109c:	2000      	movcs	r0, #0
 800109e:	f85d fb08 	ldr.w	pc, [sp], #8
 80010a2:	bf00      	nop

080010a4 <__aeabi_f2iz>:
 80010a4:	ea4f 0240 	mov.w	r2, r0, lsl #1
 80010a8:	f1b2 4ffe 	cmp.w	r2, #2130706432	; 0x7f000000
 80010ac:	d30f      	bcc.n	80010ce <__aeabi_f2iz+0x2a>
 80010ae:	f04f 039e 	mov.w	r3, #158	; 0x9e
 80010b2:	ebb3 6212 	subs.w	r2, r3, r2, lsr #24
 80010b6:	d90d      	bls.n	80010d4 <__aeabi_f2iz+0x30>
 80010b8:	ea4f 2300 	mov.w	r3, r0, lsl #8
 80010bc:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 80010c0:	f010 4f00 	tst.w	r0, #2147483648	; 0x80000000
 80010c4:	fa23 f002 	lsr.w	r0, r3, r2
 80010c8:	bf18      	it	ne
 80010ca:	4240      	negne	r0, r0
 80010cc:	4770      	bx	lr
 80010ce:	f04f 0000 	mov.w	r0, #0
 80010d2:	4770      	bx	lr
 80010d4:	f112 0f61 	cmn.w	r2, #97	; 0x61
 80010d8:	d101      	bne.n	80010de <__aeabi_f2iz+0x3a>
 80010da:	0242      	lsls	r2, r0, #9
 80010dc:	d105      	bne.n	80010ea <__aeabi_f2iz+0x46>
 80010de:	f010 4000 	ands.w	r0, r0, #2147483648	; 0x80000000
 80010e2:	bf08      	it	eq
 80010e4:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 80010e8:	4770      	bx	lr
 80010ea:	f04f 0000 	mov.w	r0, #0
 80010ee:	4770      	bx	lr

080010f0 <__aeabi_f2uiz>:
 80010f0:	0042      	lsls	r2, r0, #1
 80010f2:	d20e      	bcs.n	8001112 <__aeabi_f2uiz+0x22>
 80010f4:	f1b2 4ffe 	cmp.w	r2, #2130706432	; 0x7f000000
 80010f8:	d30b      	bcc.n	8001112 <__aeabi_f2uiz+0x22>
 80010fa:	f04f 039e 	mov.w	r3, #158	; 0x9e
 80010fe:	ebb3 6212 	subs.w	r2, r3, r2, lsr #24
 8001102:	d409      	bmi.n	8001118 <__aeabi_f2uiz+0x28>
 8001104:	ea4f 2300 	mov.w	r3, r0, lsl #8
 8001108:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 800110c:	fa23 f002 	lsr.w	r0, r3, r2
 8001110:	4770      	bx	lr
 8001112:	f04f 0000 	mov.w	r0, #0
 8001116:	4770      	bx	lr
 8001118:	f112 0f61 	cmn.w	r2, #97	; 0x61
 800111c:	d101      	bne.n	8001122 <__aeabi_f2uiz+0x32>
 800111e:	0242      	lsls	r2, r0, #9
 8001120:	d102      	bne.n	8001128 <__aeabi_f2uiz+0x38>
 8001122:	f04f 30ff 	mov.w	r0, #4294967295
 8001126:	4770      	bx	lr
 8001128:	f04f 0000 	mov.w	r0, #0
 800112c:	4770      	bx	lr
 800112e:	bf00      	nop

08001130 <smallRbit>:
static uint8_t SendBuf[2];

//This buffer holds 1 Character bitmap image (8x8)
//static uint8_t chBuf[8];

uint8_t smallRbit(uint8_t re) {
 8001130:	b480      	push	{r7}
 8001132:	b085      	sub	sp, #20
 8001134:	af00      	add	r7, sp, #0
 8001136:	4603      	mov	r3, r0
 8001138:	71fb      	strb	r3, [r7, #7]
	return (uint8_t) (__RBIT(re) >> 24);
 800113a:	79fb      	ldrb	r3, [r7, #7]
 800113c:	60fb      	str	r3, [r7, #12]
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800113e:	68fb      	ldr	r3, [r7, #12]
 8001140:	fa93 f3a3 	rbit	r3, r3
 8001144:	60bb      	str	r3, [r7, #8]
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 8001146:	68bb      	ldr	r3, [r7, #8]
 8001148:	0e1b      	lsrs	r3, r3, #24
 800114a:	b2db      	uxtb	r3, r3
}
 800114c:	4618      	mov	r0, r3
 800114e:	3714      	adds	r7, #20
 8001150:	46bd      	mov	sp, r7
 8001152:	bc80      	pop	{r7}
 8001154:	4770      	bx	lr

08001156 <modulo>:

int modulo(int x, int N) {
 8001156:	b480      	push	{r7}
 8001158:	b083      	sub	sp, #12
 800115a:	af00      	add	r7, sp, #0
 800115c:	6078      	str	r0, [r7, #4]
 800115e:	6039      	str	r1, [r7, #0]
	return (x % N + N) % N;
 8001160:	687b      	ldr	r3, [r7, #4]
 8001162:	683a      	ldr	r2, [r7, #0]
 8001164:	fb93 f2f2 	sdiv	r2, r3, r2
 8001168:	6839      	ldr	r1, [r7, #0]
 800116a:	fb01 f202 	mul.w	r2, r1, r2
 800116e:	1a9a      	subs	r2, r3, r2
 8001170:	683b      	ldr	r3, [r7, #0]
 8001172:	4413      	add	r3, r2
 8001174:	683a      	ldr	r2, [r7, #0]
 8001176:	fb93 f2f2 	sdiv	r2, r3, r2
 800117a:	6839      	ldr	r1, [r7, #0]
 800117c:	fb01 f202 	mul.w	r2, r1, r2
 8001180:	1a9b      	subs	r3, r3, r2
}
 8001182:	4618      	mov	r0, r3
 8001184:	370c      	adds	r7, #12
 8001186:	46bd      	mov	sp, r7
 8001188:	bc80      	pop	{r7}
 800118a:	4770      	bx	lr

0800118c <LCD_Init>:

// Display Initialization
void LCD_Init(LS013B4DN04 *MemDisp, SPI_HandleTypeDef *Bus,
		GPIO_TypeDef *dispGPIO, uint16_t LCDcs) {
 800118c:	b580      	push	{r7, lr}
 800118e:	b084      	sub	sp, #16
 8001190:	af00      	add	r7, sp, #0
 8001192:	60f8      	str	r0, [r7, #12]
 8001194:	60b9      	str	r1, [r7, #8]
 8001196:	607a      	str	r2, [r7, #4]
 8001198:	807b      	strh	r3, [r7, #2]

	//Store params into our struct
	MemDisp->Bus = Bus;
 800119a:	68fb      	ldr	r3, [r7, #12]
 800119c:	68ba      	ldr	r2, [r7, #8]
 800119e:	601a      	str	r2, [r3, #0]
	MemDisp->dispGPIO = dispGPIO;
 80011a0:	68fb      	ldr	r3, [r7, #12]
 80011a2:	687a      	ldr	r2, [r7, #4]
 80011a4:	605a      	str	r2, [r3, #4]
	MemDisp->LCDcs = LCDcs;
 80011a6:	68fb      	ldr	r3, [r7, #12]
 80011a8:	887a      	ldrh	r2, [r7, #2]
 80011aa:	811a      	strh	r2, [r3, #8]

	DispBuf = malloc(1152);
 80011ac:	f44f 6090 	mov.w	r0, #1152	; 0x480
 80011b0:	f003 faa0 	bl	80046f4 <malloc>
 80011b4:	4603      	mov	r3, r0
 80011b6:	461a      	mov	r2, r3
 80011b8:	4b21      	ldr	r3, [pc, #132]	; (8001240 <LCD_Init+0xb4>)
 80011ba:	601a      	str	r2, [r3, #0]
	DispBuf2 = malloc(1152);
 80011bc:	f44f 6090 	mov.w	r0, #1152	; 0x480
 80011c0:	f003 fa98 	bl	80046f4 <malloc>
 80011c4:	4603      	mov	r3, r0
 80011c6:	461a      	mov	r2, r3
 80011c8:	4b1e      	ldr	r3, [pc, #120]	; (8001244 <LCD_Init+0xb8>)
 80011ca:	601a      	str	r2, [r3, #0]
	TextBuf = malloc(8);
 80011cc:	2008      	movs	r0, #8
 80011ce:	f003 fa91 	bl	80046f4 <malloc>
 80011d2:	4603      	mov	r3, r0
 80011d4:	461a      	mov	r2, r3
 80011d6:	4b1c      	ldr	r3, [pc, #112]	; (8001248 <LCD_Init+0xbc>)
 80011d8:	601a      	str	r2, [r3, #0]

	memset(DispBuf, 0x00, 1152);
 80011da:	4b19      	ldr	r3, [pc, #100]	; (8001240 <LCD_Init+0xb4>)
 80011dc:	681b      	ldr	r3, [r3, #0]
 80011de:	f44f 6290 	mov.w	r2, #1152	; 0x480
 80011e2:	2100      	movs	r1, #0
 80011e4:	4618      	mov	r0, r3
 80011e6:	f003 fa9b 	bl	8004720 <memset>
	memset(DispBuf2, 0x00, 1152);
 80011ea:	4b16      	ldr	r3, [pc, #88]	; (8001244 <LCD_Init+0xb8>)
 80011ec:	681b      	ldr	r3, [r3, #0]
 80011ee:	f44f 6290 	mov.w	r2, #1152	; 0x480
 80011f2:	2100      	movs	r1, #0
 80011f4:	4618      	mov	r0, r3
 80011f6:	f003 fa93 	bl	8004720 <memset>
	memset(TextBuf, 0x00, 1152);
 80011fa:	4b13      	ldr	r3, [pc, #76]	; (8001248 <LCD_Init+0xbc>)
 80011fc:	681b      	ldr	r3, [r3, #0]
 80011fe:	f44f 6290 	mov.w	r2, #1152	; 0x480
 8001202:	2100      	movs	r1, #0
 8001204:	4618      	mov	r0, r3
 8001206:	f003 fa8b 	bl	8004720 <memset>

	//At lease 3 + 13 clock is needed for Display clear (16 Clock = 8x2 bit = 2 byte)
	HAL_GPIO_WritePin(MemDisp->dispGPIO, MemDisp->LCDcs, GPIO_PIN_SET);
 800120a:	68fb      	ldr	r3, [r7, #12]
 800120c:	6858      	ldr	r0, [r3, #4]
 800120e:	68fb      	ldr	r3, [r7, #12]
 8001210:	891b      	ldrh	r3, [r3, #8]
 8001212:	2201      	movs	r2, #1
 8001214:	4619      	mov	r1, r3
 8001216:	f001 ffe2 	bl	80031de <HAL_GPIO_WritePin>
	HAL_SPI_Transmit(MemDisp->Bus, (uint8_t*) clearCMD, 2, 150); //According to data sheet
 800121a:	68fb      	ldr	r3, [r7, #12]
 800121c:	6818      	ldr	r0, [r3, #0]
 800121e:	2396      	movs	r3, #150	; 0x96
 8001220:	2202      	movs	r2, #2
 8001222:	490a      	ldr	r1, [pc, #40]	; (800124c <LCD_Init+0xc0>)
 8001224:	f002 fc60 	bl	8003ae8 <HAL_SPI_Transmit>
	HAL_GPIO_WritePin(MemDisp->dispGPIO, MemDisp->LCDcs, GPIO_PIN_RESET);
 8001228:	68fb      	ldr	r3, [r7, #12]
 800122a:	6858      	ldr	r0, [r3, #4]
 800122c:	68fb      	ldr	r3, [r7, #12]
 800122e:	891b      	ldrh	r3, [r3, #8]
 8001230:	2200      	movs	r2, #0
 8001232:	4619      	mov	r1, r3
 8001234:	f001 ffd3 	bl	80031de <HAL_GPIO_WritePin>
}
 8001238:	bf00      	nop
 800123a:	3710      	adds	r7, #16
 800123c:	46bd      	mov	sp, r7
 800123e:	bd80      	pop	{r7, pc}
 8001240:	20000098 	.word	0x20000098
 8001244:	2000009c 	.word	0x2000009c
 8001248:	200000a0 	.word	0x200000a0
 800124c:	20000000 	.word	0x20000000

08001250 <LCD_Update>:

// Display update (Transmit data)
void LCD_Update(LS013B4DN04 *MemDisp) {
 8001250:	b580      	push	{r7, lr}
 8001252:	b084      	sub	sp, #16
 8001254:	af00      	add	r7, sp, #0
 8001256:	6078      	str	r0, [r7, #4]
	SendBuf[0] |= printCMD[0]; // M0 High, M2 Low
 8001258:	4b31      	ldr	r3, [pc, #196]	; (8001320 <LCD_Update+0xd0>)
 800125a:	781a      	ldrb	r2, [r3, #0]
 800125c:	4b31      	ldr	r3, [pc, #196]	; (8001324 <LCD_Update+0xd4>)
 800125e:	781b      	ldrb	r3, [r3, #0]
 8001260:	4313      	orrs	r3, r2
 8001262:	b2da      	uxtb	r2, r3
 8001264:	4b2e      	ldr	r3, [pc, #184]	; (8001320 <LCD_Update+0xd0>)
 8001266:	701a      	strb	r2, [r3, #0]
	SendBuf[0] ^= 1 << 6;
 8001268:	4b2d      	ldr	r3, [pc, #180]	; (8001320 <LCD_Update+0xd0>)
 800126a:	781b      	ldrb	r3, [r3, #0]
 800126c:	f083 0340 	eor.w	r3, r3, #64	; 0x40
 8001270:	b2da      	uxtb	r2, r3
 8001272:	4b2b      	ldr	r3, [pc, #172]	; (8001320 <LCD_Update+0xd0>)
 8001274:	701a      	strb	r2, [r3, #0]
	HAL_GPIO_WritePin(MemDisp->dispGPIO, MemDisp->LCDcs, GPIO_PIN_SET); // Begin
 8001276:	687b      	ldr	r3, [r7, #4]
 8001278:	6858      	ldr	r0, [r3, #4]
 800127a:	687b      	ldr	r3, [r7, #4]
 800127c:	891b      	ldrh	r3, [r3, #8]
 800127e:	2201      	movs	r2, #1
 8001280:	4619      	mov	r1, r3
 8001282:	f001 ffac 	bl	80031de <HAL_GPIO_WritePin>
	HAL_SPI_Transmit(MemDisp->Bus, SendBuf, 1, 150);
 8001286:	687b      	ldr	r3, [r7, #4]
 8001288:	6818      	ldr	r0, [r3, #0]
 800128a:	2396      	movs	r3, #150	; 0x96
 800128c:	2201      	movs	r2, #1
 800128e:	4924      	ldr	r1, [pc, #144]	; (8001320 <LCD_Update+0xd0>)
 8001290:	f002 fc2a 	bl	8003ae8 <HAL_SPI_Transmit>

	for (uint8_t row = 0; row < 96; row++) {
 8001294:	2300      	movs	r3, #0
 8001296:	73fb      	strb	r3, [r7, #15]
 8001298:	e02b      	b.n	80012f2 <LCD_Update+0xa2>
		SendBuf[1] = smallRbit(row + 1); // counting from row number 1 to row number 96
 800129a:	7bfb      	ldrb	r3, [r7, #15]
 800129c:	3301      	adds	r3, #1
 800129e:	b2db      	uxtb	r3, r3
 80012a0:	4618      	mov	r0, r3
 80012a2:	f7ff ff45 	bl	8001130 <smallRbit>
 80012a6:	4603      	mov	r3, r0
 80012a8:	461a      	mov	r2, r3
 80012aa:	4b1d      	ldr	r3, [pc, #116]	; (8001320 <LCD_Update+0xd0>)
 80012ac:	705a      	strb	r2, [r3, #1]
		HAL_SPI_Transmit(MemDisp->Bus, SendBuf + 1, 1, 150);
 80012ae:	687b      	ldr	r3, [r7, #4]
 80012b0:	6818      	ldr	r0, [r3, #0]
 80012b2:	491d      	ldr	r1, [pc, #116]	; (8001328 <LCD_Update+0xd8>)
 80012b4:	2396      	movs	r3, #150	; 0x96
 80012b6:	2201      	movs	r2, #1
 80012b8:	f002 fc16 	bl	8003ae8 <HAL_SPI_Transmit>

		uint16_t offset = row * 12;
 80012bc:	7bfb      	ldrb	r3, [r7, #15]
 80012be:	b29b      	uxth	r3, r3
 80012c0:	461a      	mov	r2, r3
 80012c2:	0052      	lsls	r2, r2, #1
 80012c4:	4413      	add	r3, r2
 80012c6:	009b      	lsls	r3, r3, #2
 80012c8:	81bb      	strh	r3, [r7, #12]
		HAL_SPI_Transmit(MemDisp->Bus, DispBuf + offset, 12, 150);
 80012ca:	687b      	ldr	r3, [r7, #4]
 80012cc:	6818      	ldr	r0, [r3, #0]
 80012ce:	4b17      	ldr	r3, [pc, #92]	; (800132c <LCD_Update+0xdc>)
 80012d0:	681a      	ldr	r2, [r3, #0]
 80012d2:	89bb      	ldrh	r3, [r7, #12]
 80012d4:	18d1      	adds	r1, r2, r3
 80012d6:	2396      	movs	r3, #150	; 0x96
 80012d8:	220c      	movs	r2, #12
 80012da:	f002 fc05 	bl	8003ae8 <HAL_SPI_Transmit>

		HAL_SPI_Transmit(MemDisp->Bus, &emptyByte, 1, 150);
 80012de:	687b      	ldr	r3, [r7, #4]
 80012e0:	6818      	ldr	r0, [r3, #0]
 80012e2:	2396      	movs	r3, #150	; 0x96
 80012e4:	2201      	movs	r2, #1
 80012e6:	4912      	ldr	r1, [pc, #72]	; (8001330 <LCD_Update+0xe0>)
 80012e8:	f002 fbfe 	bl	8003ae8 <HAL_SPI_Transmit>
	for (uint8_t row = 0; row < 96; row++) {
 80012ec:	7bfb      	ldrb	r3, [r7, #15]
 80012ee:	3301      	adds	r3, #1
 80012f0:	73fb      	strb	r3, [r7, #15]
 80012f2:	7bfb      	ldrb	r3, [r7, #15]
 80012f4:	2b5f      	cmp	r3, #95	; 0x5f
 80012f6:	d9d0      	bls.n	800129a <LCD_Update+0x4a>
	}

	HAL_SPI_Transmit(MemDisp->Bus, &emptyByte, 1, 150);
 80012f8:	687b      	ldr	r3, [r7, #4]
 80012fa:	6818      	ldr	r0, [r3, #0]
 80012fc:	2396      	movs	r3, #150	; 0x96
 80012fe:	2201      	movs	r2, #1
 8001300:	490b      	ldr	r1, [pc, #44]	; (8001330 <LCD_Update+0xe0>)
 8001302:	f002 fbf1 	bl	8003ae8 <HAL_SPI_Transmit>
	HAL_GPIO_WritePin(MemDisp->dispGPIO, MemDisp->LCDcs, GPIO_PIN_RESET); // Done
 8001306:	687b      	ldr	r3, [r7, #4]
 8001308:	6858      	ldr	r0, [r3, #4]
 800130a:	687b      	ldr	r3, [r7, #4]
 800130c:	891b      	ldrh	r3, [r3, #8]
 800130e:	2200      	movs	r2, #0
 8001310:	4619      	mov	r1, r3
 8001312:	f001 ff64 	bl	80031de <HAL_GPIO_WritePin>
}
 8001316:	bf00      	nop
 8001318:	3710      	adds	r7, #16
 800131a:	46bd      	mov	sp, r7
 800131c:	bd80      	pop	{r7, pc}
 800131e:	bf00      	nop
 8001320:	200000a4 	.word	0x200000a4
 8001324:	20000004 	.word	0x20000004
 8001328:	200000a5 	.word	0x200000a5
 800132c:	20000098 	.word	0x20000098
 8001330:	20000094 	.word	0x20000094

08001334 <LCD_LoadFull>:
	HAL_SPI_Transmit(MemDisp->Bus, (uint8_t*) clearCMD, 2, 150); //According to Datasheet
	HAL_GPIO_WritePin(MemDisp->dispGPIO, MemDisp->LCDcs, GPIO_PIN_RESET);
}

// Load full pic
void LCD_LoadFull(uint8_t *BMP) {
 8001334:	b580      	push	{r7, lr}
 8001336:	b082      	sub	sp, #8
 8001338:	af00      	add	r7, sp, #0
 800133a:	6078      	str	r0, [r7, #4]
	memcpy(DispBuf, BMP, 1152);
 800133c:	4b05      	ldr	r3, [pc, #20]	; (8001354 <LCD_LoadFull+0x20>)
 800133e:	681b      	ldr	r3, [r3, #0]
 8001340:	f44f 6290 	mov.w	r2, #1152	; 0x480
 8001344:	6879      	ldr	r1, [r7, #4]
 8001346:	4618      	mov	r0, r3
 8001348:	f003 f9dc 	bl	8004704 <memcpy>
}
 800134c:	bf00      	nop
 800134e:	3708      	adds	r7, #8
 8001350:	46bd      	mov	sp, r7
 8001352:	bd80      	pop	{r7, pc}
 8001354:	20000098 	.word	0x20000098

08001358 <LCD_LoadObjs>:
		}
	}
}

void LCD_LoadObjs(GameObj *header, uint8_t drawMode, uint8_t repeatMode,
bool flip) {
 8001358:	b5b0      	push	{r4, r5, r7, lr}
 800135a:	b088      	sub	sp, #32
 800135c:	af04      	add	r7, sp, #16
 800135e:	6078      	str	r0, [r7, #4]
 8001360:	4608      	mov	r0, r1
 8001362:	4611      	mov	r1, r2
 8001364:	461a      	mov	r2, r3
 8001366:	4603      	mov	r3, r0
 8001368:	70fb      	strb	r3, [r7, #3]
 800136a:	460b      	mov	r3, r1
 800136c:	70bb      	strb	r3, [r7, #2]
 800136e:	4613      	mov	r3, r2
 8001370:	707b      	strb	r3, [r7, #1]
	GameObj *ptr = header;
 8001372:	687b      	ldr	r3, [r7, #4]
 8001374:	60fb      	str	r3, [r7, #12]

	if (!ptr->full)
 8001376:	68fb      	ldr	r3, [r7, #12]
 8001378:	7b9b      	ldrb	r3, [r3, #14]
 800137a:	f083 0301 	eor.w	r3, r3, #1
 800137e:	b2db      	uxtb	r3, r3
 8001380:	2b00      	cmp	r3, #0
 8001382:	d125      	bne.n	80013d0 <LCD_LoadObjs+0x78>
		return;

	for (;;) {
		LCD_LoadObj(ptr->bmp, ptr->x, ptr->y, ptr->width, ptr->height, drawMode,
 8001384:	68fb      	ldr	r3, [r7, #12]
 8001386:	6818      	ldr	r0, [r3, #0]
 8001388:	68fb      	ldr	r3, [r7, #12]
 800138a:	6859      	ldr	r1, [r3, #4]
 800138c:	68fb      	ldr	r3, [r7, #12]
 800138e:	689c      	ldr	r4, [r3, #8]
 8001390:	68fb      	ldr	r3, [r7, #12]
 8001392:	7b1d      	ldrb	r5, [r3, #12]
 8001394:	68fb      	ldr	r3, [r7, #12]
 8001396:	7b5b      	ldrb	r3, [r3, #13]
 8001398:	787a      	ldrb	r2, [r7, #1]
 800139a:	9203      	str	r2, [sp, #12]
 800139c:	78ba      	ldrb	r2, [r7, #2]
 800139e:	9202      	str	r2, [sp, #8]
 80013a0:	78fa      	ldrb	r2, [r7, #3]
 80013a2:	9201      	str	r2, [sp, #4]
 80013a4:	9300      	str	r3, [sp, #0]
 80013a6:	462b      	mov	r3, r5
 80013a8:	4622      	mov	r2, r4
 80013aa:	f000 f817 	bl	80013dc <LCD_LoadObj>
				repeatMode, flip);

		// If looped through all / next buffer is empty
		if (!ptr->next->full || ptr->next == header)
 80013ae:	68fb      	ldr	r3, [r7, #12]
 80013b0:	691b      	ldr	r3, [r3, #16]
 80013b2:	7b9b      	ldrb	r3, [r3, #14]
 80013b4:	f083 0301 	eor.w	r3, r3, #1
 80013b8:	b2db      	uxtb	r3, r3
 80013ba:	2b00      	cmp	r3, #0
 80013bc:	d10a      	bne.n	80013d4 <LCD_LoadObjs+0x7c>
 80013be:	68fb      	ldr	r3, [r7, #12]
 80013c0:	691b      	ldr	r3, [r3, #16]
 80013c2:	687a      	ldr	r2, [r7, #4]
 80013c4:	429a      	cmp	r2, r3
 80013c6:	d005      	beq.n	80013d4 <LCD_LoadObjs+0x7c>
			return;
		ptr = ptr->next;
 80013c8:	68fb      	ldr	r3, [r7, #12]
 80013ca:	691b      	ldr	r3, [r3, #16]
 80013cc:	60fb      	str	r3, [r7, #12]
		LCD_LoadObj(ptr->bmp, ptr->x, ptr->y, ptr->width, ptr->height, drawMode,
 80013ce:	e7d9      	b.n	8001384 <LCD_LoadObjs+0x2c>
		return;
 80013d0:	bf00      	nop
 80013d2:	e000      	b.n	80013d6 <LCD_LoadObjs+0x7e>
			return;
 80013d4:	bf00      	nop
	}
}
 80013d6:	3710      	adds	r7, #16
 80013d8:	46bd      	mov	sp, r7
 80013da:	bdb0      	pop	{r4, r5, r7, pc}

080013dc <LCD_LoadObj>:

void LCD_LoadObj(uint8_t *bmp, float posX, float posY, uint8_t width,
		uint8_t height, uint8_t drawMode, uint8_t repeatMode, bool flip) {
 80013dc:	b5b0      	push	{r4, r5, r7, lr}
 80013de:	b08a      	sub	sp, #40	; 0x28
 80013e0:	af00      	add	r7, sp, #0
 80013e2:	60f8      	str	r0, [r7, #12]
 80013e4:	60b9      	str	r1, [r7, #8]
 80013e6:	607a      	str	r2, [r7, #4]
 80013e8:	70fb      	strb	r3, [r7, #3]
	short displayRow;
	short displayRowOffset;

	//Counting from Y origin point to bmpH using for loop
	for (uint8_t y = 0; y < height; y++) {
 80013ea:	2300      	movs	r3, #0
 80013ec:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 80013f0:	e17e      	b.n	80016f0 <LCD_LoadObj+0x314>
		displayRow = modulo(floor(posY) + y, 96);
 80013f2:	6878      	ldr	r0, [r7, #4]
 80013f4:	f7ff f818 	bl	8000428 <__aeabi_f2d>
 80013f8:	4602      	mov	r2, r0
 80013fa:	460b      	mov	r3, r1
 80013fc:	4610      	mov	r0, r2
 80013fe:	4619      	mov	r1, r3
 8001400:	f004 f9fa 	bl	80057f8 <floor>
 8001404:	4604      	mov	r4, r0
 8001406:	460d      	mov	r5, r1
 8001408:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800140c:	4618      	mov	r0, r3
 800140e:	f7fe fff9 	bl	8000404 <__aeabi_i2d>
 8001412:	4602      	mov	r2, r0
 8001414:	460b      	mov	r3, r1
 8001416:	4620      	mov	r0, r4
 8001418:	4629      	mov	r1, r5
 800141a:	f7fe fea7 	bl	800016c <__adddf3>
 800141e:	4602      	mov	r2, r0
 8001420:	460b      	mov	r3, r1
 8001422:	4610      	mov	r0, r2
 8001424:	4619      	mov	r1, r3
 8001426:	f7ff faf1 	bl	8000a0c <__aeabi_d2iz>
 800142a:	4603      	mov	r3, r0
 800142c:	2160      	movs	r1, #96	; 0x60
 800142e:	4618      	mov	r0, r3
 8001430:	f7ff fe91 	bl	8001156 <modulo>
 8001434:	4603      	mov	r3, r0
 8001436:	847b      	strh	r3, [r7, #34]	; 0x22

		if ((repeatMode == REPEATMODE_NONE)
 8001438:	f897 3040 	ldrb.w	r3, [r7, #64]	; 0x40
 800143c:	2b00      	cmp	r3, #0
 800143e:	d109      	bne.n	8001454 <LCD_LoadObj+0x78>
				&& (displayRow < 0 || displayRow >= 96)) {
 8001440:	f9b7 3022 	ldrsh.w	r3, [r7, #34]	; 0x22
 8001444:	2b00      	cmp	r3, #0
 8001446:	f2c0 814d 	blt.w	80016e4 <LCD_LoadObj+0x308>
 800144a:	f9b7 3022 	ldrsh.w	r3, [r7, #34]	; 0x22
 800144e:	2b5f      	cmp	r3, #95	; 0x5f
 8001450:	f300 8148 	bgt.w	80016e4 <LCD_LoadObj+0x308>
			continue;
		}

		displayRowOffset = displayRow * 12;
 8001454:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 8001456:	461a      	mov	r2, r3
 8001458:	0052      	lsls	r2, r2, #1
 800145a:	4413      	add	r3, r2
 800145c:	009b      	lsls	r3, r3, #2
 800145e:	b29b      	uxth	r3, r3
 8001460:	843b      	strh	r3, [r7, #32]

		int firstXByte = floor(floor(posX) / 8);
 8001462:	68b8      	ldr	r0, [r7, #8]
 8001464:	f7fe ffe0 	bl	8000428 <__aeabi_f2d>
 8001468:	4602      	mov	r2, r0
 800146a:	460b      	mov	r3, r1
 800146c:	4610      	mov	r0, r2
 800146e:	4619      	mov	r1, r3
 8001470:	f004 f9c2 	bl	80057f8 <floor>
 8001474:	f04f 0200 	mov.w	r2, #0
 8001478:	4ba3      	ldr	r3, [pc, #652]	; (8001708 <LCD_LoadObj+0x32c>)
 800147a:	f7ff f957 	bl	800072c <__aeabi_ddiv>
 800147e:	4602      	mov	r2, r0
 8001480:	460b      	mov	r3, r1
 8001482:	4610      	mov	r0, r2
 8001484:	4619      	mov	r1, r3
 8001486:	f004 f9b7 	bl	80057f8 <floor>
 800148a:	4602      	mov	r2, r0
 800148c:	460b      	mov	r3, r1
 800148e:	4610      	mov	r0, r2
 8001490:	4619      	mov	r1, r3
 8001492:	f7ff fabb 	bl	8000a0c <__aeabi_d2iz>
 8001496:	4603      	mov	r3, r0
 8001498:	61fb      	str	r3, [r7, #28]
		uint8_t leftOffset = modulo(floor(posX), 8);
 800149a:	68b8      	ldr	r0, [r7, #8]
 800149c:	f7fe ffc4 	bl	8000428 <__aeabi_f2d>
 80014a0:	4602      	mov	r2, r0
 80014a2:	460b      	mov	r3, r1
 80014a4:	4610      	mov	r0, r2
 80014a6:	4619      	mov	r1, r3
 80014a8:	f004 f9a6 	bl	80057f8 <floor>
 80014ac:	4602      	mov	r2, r0
 80014ae:	460b      	mov	r3, r1
 80014b0:	4610      	mov	r0, r2
 80014b2:	4619      	mov	r1, r3
 80014b4:	f7ff faaa 	bl	8000a0c <__aeabi_d2iz>
 80014b8:	4603      	mov	r3, r0
 80014ba:	2108      	movs	r1, #8
 80014bc:	4618      	mov	r0, r3
 80014be:	f7ff fe4a 	bl	8001156 <modulo>
 80014c2:	4603      	mov	r3, r0
 80014c4:	76fb      	strb	r3, [r7, #27]

		uint8_t v1, v2 = 0x00;
 80014c6:	2300      	movs	r3, #0
 80014c8:	f887 3025 	strb.w	r3, [r7, #37]	; 0x25
		uint8_t *currentEditingBuf;

		for (uint8_t j = 0; j < width + 1; j++) {
 80014cc:	2300      	movs	r3, #0
 80014ce:	f887 3024 	strb.w	r3, [r7, #36]	; 0x24
 80014d2:	e100      	b.n	80016d6 <LCD_LoadObj+0x2fa>
			if (j == width)
 80014d4:	f897 2024 	ldrb.w	r2, [r7, #36]	; 0x24
 80014d8:	78fb      	ldrb	r3, [r7, #3]
 80014da:	429a      	cmp	r2, r3
 80014dc:	d103      	bne.n	80014e6 <LCD_LoadObj+0x10a>
				v2 = 0x00;
 80014de:	2300      	movs	r3, #0
 80014e0:	f887 3025 	strb.w	r3, [r7, #37]	; 0x25
 80014e4:	e00d      	b.n	8001502 <LCD_LoadObj+0x126>
			else
				v2 = *(bmp + width * y + j);
 80014e6:	78fb      	ldrb	r3, [r7, #3]
 80014e8:	f897 2027 	ldrb.w	r2, [r7, #39]	; 0x27
 80014ec:	fb02 f303 	mul.w	r3, r2, r3
 80014f0:	461a      	mov	r2, r3
 80014f2:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 80014f6:	4413      	add	r3, r2
 80014f8:	68fa      	ldr	r2, [r7, #12]
 80014fa:	4413      	add	r3, r2
 80014fc:	781b      	ldrb	r3, [r3, #0]
 80014fe:	f887 3025 	strb.w	r3, [r7, #37]	; 0x25

			if (repeatMode == REPEATMODE_NONE
 8001502:	f897 3040 	ldrb.w	r3, [r7, #64]	; 0x40
 8001506:	2b00      	cmp	r3, #0
 8001508:	d110      	bne.n	800152c <LCD_LoadObj+0x150>
					&& (firstXByte + j < 0 || firstXByte + j > 11)) {
 800150a:	f897 2024 	ldrb.w	r2, [r7, #36]	; 0x24
 800150e:	69fb      	ldr	r3, [r7, #28]
 8001510:	4413      	add	r3, r2
 8001512:	2b00      	cmp	r3, #0
 8001514:	db05      	blt.n	8001522 <LCD_LoadObj+0x146>
 8001516:	f897 2024 	ldrb.w	r2, [r7, #36]	; 0x24
 800151a:	69fb      	ldr	r3, [r7, #28]
 800151c:	4413      	add	r3, r2
 800151e:	2b0b      	cmp	r3, #11
 8001520:	dd04      	ble.n	800152c <LCD_LoadObj+0x150>
				v1 = v2;
 8001522:	f897 3025 	ldrb.w	r3, [r7, #37]	; 0x25
 8001526:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
				continue;
 800152a:	e0cf      	b.n	80016cc <LCD_LoadObj+0x2f0>
			}

			currentEditingBuf = DispBuf + displayRowOffset
					+ (firstXByte + j) % 12;
 800152c:	4b77      	ldr	r3, [pc, #476]	; (800170c <LCD_LoadObj+0x330>)
 800152e:	6818      	ldr	r0, [r3, #0]
 8001530:	f9b7 4020 	ldrsh.w	r4, [r7, #32]
 8001534:	f897 2024 	ldrb.w	r2, [r7, #36]	; 0x24
 8001538:	69fb      	ldr	r3, [r7, #28]
 800153a:	441a      	add	r2, r3
 800153c:	4b74      	ldr	r3, [pc, #464]	; (8001710 <LCD_LoadObj+0x334>)
 800153e:	fb83 1302 	smull	r1, r3, r3, r2
 8001542:	1059      	asrs	r1, r3, #1
 8001544:	17d3      	asrs	r3, r2, #31
 8001546:	1ac9      	subs	r1, r1, r3
 8001548:	460b      	mov	r3, r1
 800154a:	005b      	lsls	r3, r3, #1
 800154c:	440b      	add	r3, r1
 800154e:	009b      	lsls	r3, r3, #2
 8001550:	1ad1      	subs	r1, r2, r3
 8001552:	460b      	mov	r3, r1
 8001554:	4423      	add	r3, r4
			currentEditingBuf = DispBuf + displayRowOffset
 8001556:	4403      	add	r3, r0
 8001558:	617b      	str	r3, [r7, #20]

			if (flip) {
 800155a:	f897 3044 	ldrb.w	r3, [r7, #68]	; 0x44
 800155e:	2b00      	cmp	r3, #0
 8001560:	d058      	beq.n	8001614 <LCD_LoadObj+0x238>
				switch (drawMode) {
 8001562:	f897 303c 	ldrb.w	r3, [r7, #60]	; 0x3c
 8001566:	2b02      	cmp	r3, #2
 8001568:	d03b      	beq.n	80015e2 <LCD_LoadObj+0x206>
 800156a:	2b02      	cmp	r3, #2
 800156c:	f300 80aa 	bgt.w	80016c4 <LCD_LoadObj+0x2e8>
 8001570:	2b00      	cmp	r3, #0
 8001572:	d002      	beq.n	800157a <LCD_LoadObj+0x19e>
 8001574:	2b01      	cmp	r3, #1
 8001576:	d01b      	beq.n	80015b0 <LCD_LoadObj+0x1d4>
 8001578:	e0a4      	b.n	80016c4 <LCD_LoadObj+0x2e8>
				case DRAWMODE_ADD:
					*currentEditingBuf &= ~((v1 << (8 - leftOffset))
 800157a:	697b      	ldr	r3, [r7, #20]
 800157c:	781b      	ldrb	r3, [r3, #0]
 800157e:	b25a      	sxtb	r2, r3
 8001580:	f897 1026 	ldrb.w	r1, [r7, #38]	; 0x26
 8001584:	7efb      	ldrb	r3, [r7, #27]
 8001586:	f1c3 0308 	rsb	r3, r3, #8
 800158a:	fa01 f303 	lsl.w	r3, r1, r3
							| (v2 >> leftOffset));
 800158e:	b259      	sxtb	r1, r3
 8001590:	f897 0025 	ldrb.w	r0, [r7, #37]	; 0x25
 8001594:	7efb      	ldrb	r3, [r7, #27]
 8001596:	fa40 f303 	asr.w	r3, r0, r3
 800159a:	b25b      	sxtb	r3, r3
 800159c:	430b      	orrs	r3, r1
 800159e:	b25b      	sxtb	r3, r3
					*currentEditingBuf &= ~((v1 << (8 - leftOffset))
 80015a0:	43db      	mvns	r3, r3
 80015a2:	b25b      	sxtb	r3, r3
 80015a4:	4013      	ands	r3, r2
 80015a6:	b25b      	sxtb	r3, r3
 80015a8:	b2da      	uxtb	r2, r3
 80015aa:	697b      	ldr	r3, [r7, #20]
 80015ac:	701a      	strb	r2, [r3, #0]
					break;
 80015ae:	e089      	b.n	80016c4 <LCD_LoadObj+0x2e8>
				case DRAWMODE_CULL:
					*currentEditingBuf |= ((v1 << (8 - leftOffset))
 80015b0:	697b      	ldr	r3, [r7, #20]
 80015b2:	781b      	ldrb	r3, [r3, #0]
 80015b4:	b25a      	sxtb	r2, r3
 80015b6:	f897 1026 	ldrb.w	r1, [r7, #38]	; 0x26
 80015ba:	7efb      	ldrb	r3, [r7, #27]
 80015bc:	f1c3 0308 	rsb	r3, r3, #8
 80015c0:	fa01 f303 	lsl.w	r3, r1, r3
							| (v2 >> leftOffset));
 80015c4:	b259      	sxtb	r1, r3
 80015c6:	f897 0025 	ldrb.w	r0, [r7, #37]	; 0x25
 80015ca:	7efb      	ldrb	r3, [r7, #27]
 80015cc:	fa40 f303 	asr.w	r3, r0, r3
 80015d0:	b25b      	sxtb	r3, r3
 80015d2:	430b      	orrs	r3, r1
 80015d4:	b25b      	sxtb	r3, r3
					*currentEditingBuf |= ((v1 << (8 - leftOffset))
 80015d6:	4313      	orrs	r3, r2
 80015d8:	b25b      	sxtb	r3, r3
 80015da:	b2da      	uxtb	r2, r3
 80015dc:	697b      	ldr	r3, [r7, #20]
 80015de:	701a      	strb	r2, [r3, #0]
					break;
 80015e0:	e070      	b.n	80016c4 <LCD_LoadObj+0x2e8>
				case DRAWMODE_TOGGLE:
					*currentEditingBuf ^= ((v1 << (8 - leftOffset))
 80015e2:	697b      	ldr	r3, [r7, #20]
 80015e4:	781b      	ldrb	r3, [r3, #0]
 80015e6:	b25a      	sxtb	r2, r3
 80015e8:	f897 1026 	ldrb.w	r1, [r7, #38]	; 0x26
 80015ec:	7efb      	ldrb	r3, [r7, #27]
 80015ee:	f1c3 0308 	rsb	r3, r3, #8
 80015f2:	fa01 f303 	lsl.w	r3, r1, r3
							| (v2 >> leftOffset));
 80015f6:	b259      	sxtb	r1, r3
 80015f8:	f897 0025 	ldrb.w	r0, [r7, #37]	; 0x25
 80015fc:	7efb      	ldrb	r3, [r7, #27]
 80015fe:	fa40 f303 	asr.w	r3, r0, r3
 8001602:	b25b      	sxtb	r3, r3
 8001604:	430b      	orrs	r3, r1
 8001606:	b25b      	sxtb	r3, r3
					*currentEditingBuf ^= ((v1 << (8 - leftOffset))
 8001608:	4053      	eors	r3, r2
 800160a:	b25b      	sxtb	r3, r3
 800160c:	b2da      	uxtb	r2, r3
 800160e:	697b      	ldr	r3, [r7, #20]
 8001610:	701a      	strb	r2, [r3, #0]
					break;
 8001612:	e057      	b.n	80016c4 <LCD_LoadObj+0x2e8>
				}
			} else {
				switch (drawMode) {
 8001614:	f897 303c 	ldrb.w	r3, [r7, #60]	; 0x3c
 8001618:	2b02      	cmp	r3, #2
 800161a:	d03a      	beq.n	8001692 <LCD_LoadObj+0x2b6>
 800161c:	2b02      	cmp	r3, #2
 800161e:	dc51      	bgt.n	80016c4 <LCD_LoadObj+0x2e8>
 8001620:	2b00      	cmp	r3, #0
 8001622:	d002      	beq.n	800162a <LCD_LoadObj+0x24e>
 8001624:	2b01      	cmp	r3, #1
 8001626:	d019      	beq.n	800165c <LCD_LoadObj+0x280>
 8001628:	e04c      	b.n	80016c4 <LCD_LoadObj+0x2e8>
				case DRAWMODE_ADD:
					*currentEditingBuf |= ((v1 << (8 - leftOffset))
 800162a:	697b      	ldr	r3, [r7, #20]
 800162c:	781b      	ldrb	r3, [r3, #0]
 800162e:	b25a      	sxtb	r2, r3
 8001630:	f897 1026 	ldrb.w	r1, [r7, #38]	; 0x26
 8001634:	7efb      	ldrb	r3, [r7, #27]
 8001636:	f1c3 0308 	rsb	r3, r3, #8
 800163a:	fa01 f303 	lsl.w	r3, r1, r3
							| (v2 >> leftOffset));
 800163e:	b259      	sxtb	r1, r3
 8001640:	f897 0025 	ldrb.w	r0, [r7, #37]	; 0x25
 8001644:	7efb      	ldrb	r3, [r7, #27]
 8001646:	fa40 f303 	asr.w	r3, r0, r3
 800164a:	b25b      	sxtb	r3, r3
 800164c:	430b      	orrs	r3, r1
 800164e:	b25b      	sxtb	r3, r3
					*currentEditingBuf |= ((v1 << (8 - leftOffset))
 8001650:	4313      	orrs	r3, r2
 8001652:	b25b      	sxtb	r3, r3
 8001654:	b2da      	uxtb	r2, r3
 8001656:	697b      	ldr	r3, [r7, #20]
 8001658:	701a      	strb	r2, [r3, #0]
					break;
 800165a:	e033      	b.n	80016c4 <LCD_LoadObj+0x2e8>
				case DRAWMODE_CULL:
					*currentEditingBuf &= ~((v1 << (8 - leftOffset))
 800165c:	697b      	ldr	r3, [r7, #20]
 800165e:	781b      	ldrb	r3, [r3, #0]
 8001660:	b25a      	sxtb	r2, r3
 8001662:	f897 1026 	ldrb.w	r1, [r7, #38]	; 0x26
 8001666:	7efb      	ldrb	r3, [r7, #27]
 8001668:	f1c3 0308 	rsb	r3, r3, #8
 800166c:	fa01 f303 	lsl.w	r3, r1, r3
							| (v2 >> leftOffset));
 8001670:	b259      	sxtb	r1, r3
 8001672:	f897 0025 	ldrb.w	r0, [r7, #37]	; 0x25
 8001676:	7efb      	ldrb	r3, [r7, #27]
 8001678:	fa40 f303 	asr.w	r3, r0, r3
 800167c:	b25b      	sxtb	r3, r3
 800167e:	430b      	orrs	r3, r1
 8001680:	b25b      	sxtb	r3, r3
					*currentEditingBuf &= ~((v1 << (8 - leftOffset))
 8001682:	43db      	mvns	r3, r3
 8001684:	b25b      	sxtb	r3, r3
 8001686:	4013      	ands	r3, r2
 8001688:	b25b      	sxtb	r3, r3
 800168a:	b2da      	uxtb	r2, r3
 800168c:	697b      	ldr	r3, [r7, #20]
 800168e:	701a      	strb	r2, [r3, #0]
					break;
 8001690:	e018      	b.n	80016c4 <LCD_LoadObj+0x2e8>
				case DRAWMODE_TOGGLE:
					*currentEditingBuf ^= ((v1 << (8 - leftOffset))
 8001692:	697b      	ldr	r3, [r7, #20]
 8001694:	781b      	ldrb	r3, [r3, #0]
 8001696:	b25a      	sxtb	r2, r3
 8001698:	f897 1026 	ldrb.w	r1, [r7, #38]	; 0x26
 800169c:	7efb      	ldrb	r3, [r7, #27]
 800169e:	f1c3 0308 	rsb	r3, r3, #8
 80016a2:	fa01 f303 	lsl.w	r3, r1, r3
							| (v2 >> leftOffset));
 80016a6:	b259      	sxtb	r1, r3
 80016a8:	f897 0025 	ldrb.w	r0, [r7, #37]	; 0x25
 80016ac:	7efb      	ldrb	r3, [r7, #27]
 80016ae:	fa40 f303 	asr.w	r3, r0, r3
 80016b2:	b25b      	sxtb	r3, r3
 80016b4:	430b      	orrs	r3, r1
 80016b6:	b25b      	sxtb	r3, r3
					*currentEditingBuf ^= ((v1 << (8 - leftOffset))
 80016b8:	4053      	eors	r3, r2
 80016ba:	b25b      	sxtb	r3, r3
 80016bc:	b2da      	uxtb	r2, r3
 80016be:	697b      	ldr	r3, [r7, #20]
 80016c0:	701a      	strb	r2, [r3, #0]
					break;
 80016c2:	bf00      	nop
				}
			}

			v1 = v2;
 80016c4:	f897 3025 	ldrb.w	r3, [r7, #37]	; 0x25
 80016c8:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
		for (uint8_t j = 0; j < width + 1; j++) {
 80016cc:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 80016d0:	3301      	adds	r3, #1
 80016d2:	f887 3024 	strb.w	r3, [r7, #36]	; 0x24
 80016d6:	78fa      	ldrb	r2, [r7, #3]
 80016d8:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 80016dc:	429a      	cmp	r2, r3
 80016de:	f4bf aef9 	bcs.w	80014d4 <LCD_LoadObj+0xf8>
 80016e2:	e000      	b.n	80016e6 <LCD_LoadObj+0x30a>
			continue;
 80016e4:	bf00      	nop
	for (uint8_t y = 0; y < height; y++) {
 80016e6:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 80016ea:	3301      	adds	r3, #1
 80016ec:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 80016f0:	f897 2027 	ldrb.w	r2, [r7, #39]	; 0x27
 80016f4:	f897 3038 	ldrb.w	r3, [r7, #56]	; 0x38
 80016f8:	429a      	cmp	r2, r3
 80016fa:	f4ff ae7a 	bcc.w	80013f2 <LCD_LoadObj+0x16>
		}
	}
}
 80016fe:	bf00      	nop
 8001700:	bf00      	nop
 8001702:	3728      	adds	r7, #40	; 0x28
 8001704:	46bd      	mov	sp, r7
 8001706:	bdb0      	pop	{r4, r5, r7, pc}
 8001708:	40200000 	.word	0x40200000
 800170c:	20000098 	.word	0x20000098
 8001710:	2aaaaaab 	.word	0x2aaaaaab

08001714 <LCD_DrawLine>:

void LCD_DrawLine(uint8_t startingRow, int startingPoint, uint8_t length,
		uint8_t drawMode, bool flip) {
 8001714:	b480      	push	{r7}
 8001716:	b087      	sub	sp, #28
 8001718:	af00      	add	r7, sp, #0
 800171a:	6039      	str	r1, [r7, #0]
 800171c:	4611      	mov	r1, r2
 800171e:	461a      	mov	r2, r3
 8001720:	4603      	mov	r3, r0
 8001722:	71fb      	strb	r3, [r7, #7]
 8001724:	460b      	mov	r3, r1
 8001726:	71bb      	strb	r3, [r7, #6]
 8001728:	4613      	mov	r3, r2
 800172a:	717b      	strb	r3, [r7, #5]
	uint16_t rowOffset = (startingRow % 96) * 12;
 800172c:	79fa      	ldrb	r2, [r7, #7]
 800172e:	4b78      	ldr	r3, [pc, #480]	; (8001910 <LCD_DrawLine+0x1fc>)
 8001730:	fba3 1302 	umull	r1, r3, r3, r2
 8001734:	0999      	lsrs	r1, r3, #6
 8001736:	460b      	mov	r3, r1
 8001738:	005b      	lsls	r3, r3, #1
 800173a:	440b      	add	r3, r1
 800173c:	015b      	lsls	r3, r3, #5
 800173e:	1ad3      	subs	r3, r2, r3
 8001740:	b2db      	uxtb	r3, r3
 8001742:	b29b      	uxth	r3, r3
 8001744:	461a      	mov	r2, r3
 8001746:	0052      	lsls	r2, r2, #1
 8001748:	4413      	add	r3, r2
 800174a:	009b      	lsls	r3, r3, #2
 800174c:	82bb      	strh	r3, [r7, #20]

	for (uint8_t j = 0; j < length; j++) {
 800174e:	2300      	movs	r3, #0
 8001750:	75fb      	strb	r3, [r7, #23]
 8001752:	e0d1      	b.n	80018f8 <LCD_DrawLine+0x1e4>
		if (startingPoint + j < 0 || startingPoint + j > 95)
 8001754:	7dfa      	ldrb	r2, [r7, #23]
 8001756:	683b      	ldr	r3, [r7, #0]
 8001758:	4413      	add	r3, r2
 800175a:	2b00      	cmp	r3, #0
 800175c:	f2c0 80c8 	blt.w	80018f0 <LCD_DrawLine+0x1dc>
 8001760:	7dfa      	ldrb	r2, [r7, #23]
 8001762:	683b      	ldr	r3, [r7, #0]
 8001764:	4413      	add	r3, r2
 8001766:	2b5f      	cmp	r3, #95	; 0x5f
 8001768:	f300 80c2 	bgt.w	80018f0 <LCD_DrawLine+0x1dc>
			continue;
		uint8_t additionalOffset = ((startingPoint + j) % 96) / 8;
 800176c:	7dfa      	ldrb	r2, [r7, #23]
 800176e:	683b      	ldr	r3, [r7, #0]
 8001770:	441a      	add	r2, r3
 8001772:	4b68      	ldr	r3, [pc, #416]	; (8001914 <LCD_DrawLine+0x200>)
 8001774:	fb83 1302 	smull	r1, r3, r3, r2
 8001778:	1119      	asrs	r1, r3, #4
 800177a:	17d3      	asrs	r3, r2, #31
 800177c:	1ac9      	subs	r1, r1, r3
 800177e:	460b      	mov	r3, r1
 8001780:	005b      	lsls	r3, r3, #1
 8001782:	440b      	add	r3, r1
 8001784:	015b      	lsls	r3, r3, #5
 8001786:	1ad1      	subs	r1, r2, r3
 8001788:	460b      	mov	r3, r1
 800178a:	2b00      	cmp	r3, #0
 800178c:	da00      	bge.n	8001790 <LCD_DrawLine+0x7c>
 800178e:	3307      	adds	r3, #7
 8001790:	10db      	asrs	r3, r3, #3
 8001792:	74fb      	strb	r3, [r7, #19]

		uint8_t *currentEditingBuf = DispBuf + rowOffset + additionalOffset;
 8001794:	4b60      	ldr	r3, [pc, #384]	; (8001918 <LCD_DrawLine+0x204>)
 8001796:	681a      	ldr	r2, [r3, #0]
 8001798:	8ab9      	ldrh	r1, [r7, #20]
 800179a:	7cfb      	ldrb	r3, [r7, #19]
 800179c:	440b      	add	r3, r1
 800179e:	4413      	add	r3, r2
 80017a0:	60fb      	str	r3, [r7, #12]
		if (flip) {
 80017a2:	f897 3020 	ldrb.w	r3, [r7, #32]
 80017a6:	2b00      	cmp	r3, #0
 80017a8:	d051      	beq.n	800184e <LCD_DrawLine+0x13a>
			switch (drawMode) {
 80017aa:	797b      	ldrb	r3, [r7, #5]
 80017ac:	2b02      	cmp	r3, #2
 80017ae:	d037      	beq.n	8001820 <LCD_DrawLine+0x10c>
 80017b0:	2b02      	cmp	r3, #2
 80017b2:	f300 809e 	bgt.w	80018f2 <LCD_DrawLine+0x1de>
 80017b6:	2b00      	cmp	r3, #0
 80017b8:	d002      	beq.n	80017c0 <LCD_DrawLine+0xac>
 80017ba:	2b01      	cmp	r3, #1
 80017bc:	d019      	beq.n	80017f2 <LCD_DrawLine+0xde>
 80017be:	e098      	b.n	80018f2 <LCD_DrawLine+0x1de>
			case DRAWMODE_ADD:
				*currentEditingBuf &= ~(0x80 >> ((startingPoint + j) % 8));
 80017c0:	68fb      	ldr	r3, [r7, #12]
 80017c2:	781b      	ldrb	r3, [r3, #0]
 80017c4:	b25a      	sxtb	r2, r3
 80017c6:	7df9      	ldrb	r1, [r7, #23]
 80017c8:	683b      	ldr	r3, [r7, #0]
 80017ca:	440b      	add	r3, r1
 80017cc:	4259      	negs	r1, r3
 80017ce:	f003 0307 	and.w	r3, r3, #7
 80017d2:	f001 0107 	and.w	r1, r1, #7
 80017d6:	bf58      	it	pl
 80017d8:	424b      	negpl	r3, r1
 80017da:	2180      	movs	r1, #128	; 0x80
 80017dc:	fa41 f303 	asr.w	r3, r1, r3
 80017e0:	b25b      	sxtb	r3, r3
 80017e2:	43db      	mvns	r3, r3
 80017e4:	b25b      	sxtb	r3, r3
 80017e6:	4013      	ands	r3, r2
 80017e8:	b25b      	sxtb	r3, r3
 80017ea:	b2da      	uxtb	r2, r3
 80017ec:	68fb      	ldr	r3, [r7, #12]
 80017ee:	701a      	strb	r2, [r3, #0]
				break;
 80017f0:	e07f      	b.n	80018f2 <LCD_DrawLine+0x1de>
			case DRAWMODE_CULL:
				*currentEditingBuf |= (0x80 >> ((startingPoint + j) % 8));
 80017f2:	68fb      	ldr	r3, [r7, #12]
 80017f4:	781b      	ldrb	r3, [r3, #0]
 80017f6:	b25a      	sxtb	r2, r3
 80017f8:	7df9      	ldrb	r1, [r7, #23]
 80017fa:	683b      	ldr	r3, [r7, #0]
 80017fc:	440b      	add	r3, r1
 80017fe:	4259      	negs	r1, r3
 8001800:	f003 0307 	and.w	r3, r3, #7
 8001804:	f001 0107 	and.w	r1, r1, #7
 8001808:	bf58      	it	pl
 800180a:	424b      	negpl	r3, r1
 800180c:	2180      	movs	r1, #128	; 0x80
 800180e:	fa41 f303 	asr.w	r3, r1, r3
 8001812:	b25b      	sxtb	r3, r3
 8001814:	4313      	orrs	r3, r2
 8001816:	b25b      	sxtb	r3, r3
 8001818:	b2da      	uxtb	r2, r3
 800181a:	68fb      	ldr	r3, [r7, #12]
 800181c:	701a      	strb	r2, [r3, #0]
				break;
 800181e:	e068      	b.n	80018f2 <LCD_DrawLine+0x1de>
			case DRAWMODE_TOGGLE:
				*currentEditingBuf ^= (0x80 >> ((startingPoint + j) % 8));
 8001820:	68fb      	ldr	r3, [r7, #12]
 8001822:	781b      	ldrb	r3, [r3, #0]
 8001824:	b25a      	sxtb	r2, r3
 8001826:	7df9      	ldrb	r1, [r7, #23]
 8001828:	683b      	ldr	r3, [r7, #0]
 800182a:	440b      	add	r3, r1
 800182c:	4259      	negs	r1, r3
 800182e:	f003 0307 	and.w	r3, r3, #7
 8001832:	f001 0107 	and.w	r1, r1, #7
 8001836:	bf58      	it	pl
 8001838:	424b      	negpl	r3, r1
 800183a:	2180      	movs	r1, #128	; 0x80
 800183c:	fa41 f303 	asr.w	r3, r1, r3
 8001840:	b25b      	sxtb	r3, r3
 8001842:	4053      	eors	r3, r2
 8001844:	b25b      	sxtb	r3, r3
 8001846:	b2da      	uxtb	r2, r3
 8001848:	68fb      	ldr	r3, [r7, #12]
 800184a:	701a      	strb	r2, [r3, #0]
				break;
 800184c:	e051      	b.n	80018f2 <LCD_DrawLine+0x1de>
			}
		} else {
			switch (drawMode) {
 800184e:	797b      	ldrb	r3, [r7, #5]
 8001850:	2b02      	cmp	r3, #2
 8001852:	d036      	beq.n	80018c2 <LCD_DrawLine+0x1ae>
 8001854:	2b02      	cmp	r3, #2
 8001856:	dc4c      	bgt.n	80018f2 <LCD_DrawLine+0x1de>
 8001858:	2b00      	cmp	r3, #0
 800185a:	d002      	beq.n	8001862 <LCD_DrawLine+0x14e>
 800185c:	2b01      	cmp	r3, #1
 800185e:	d017      	beq.n	8001890 <LCD_DrawLine+0x17c>
 8001860:	e047      	b.n	80018f2 <LCD_DrawLine+0x1de>
			case DRAWMODE_ADD:
				*currentEditingBuf |= (0x80 >> ((startingPoint + j) % 8));
 8001862:	68fb      	ldr	r3, [r7, #12]
 8001864:	781b      	ldrb	r3, [r3, #0]
 8001866:	b25a      	sxtb	r2, r3
 8001868:	7df9      	ldrb	r1, [r7, #23]
 800186a:	683b      	ldr	r3, [r7, #0]
 800186c:	440b      	add	r3, r1
 800186e:	4259      	negs	r1, r3
 8001870:	f003 0307 	and.w	r3, r3, #7
 8001874:	f001 0107 	and.w	r1, r1, #7
 8001878:	bf58      	it	pl
 800187a:	424b      	negpl	r3, r1
 800187c:	2180      	movs	r1, #128	; 0x80
 800187e:	fa41 f303 	asr.w	r3, r1, r3
 8001882:	b25b      	sxtb	r3, r3
 8001884:	4313      	orrs	r3, r2
 8001886:	b25b      	sxtb	r3, r3
 8001888:	b2da      	uxtb	r2, r3
 800188a:	68fb      	ldr	r3, [r7, #12]
 800188c:	701a      	strb	r2, [r3, #0]
				break;
 800188e:	e030      	b.n	80018f2 <LCD_DrawLine+0x1de>
			case DRAWMODE_CULL:
				*currentEditingBuf &= ~(0x80 >> ((startingPoint + j) % 8));
 8001890:	68fb      	ldr	r3, [r7, #12]
 8001892:	781b      	ldrb	r3, [r3, #0]
 8001894:	b25a      	sxtb	r2, r3
 8001896:	7df9      	ldrb	r1, [r7, #23]
 8001898:	683b      	ldr	r3, [r7, #0]
 800189a:	440b      	add	r3, r1
 800189c:	4259      	negs	r1, r3
 800189e:	f003 0307 	and.w	r3, r3, #7
 80018a2:	f001 0107 	and.w	r1, r1, #7
 80018a6:	bf58      	it	pl
 80018a8:	424b      	negpl	r3, r1
 80018aa:	2180      	movs	r1, #128	; 0x80
 80018ac:	fa41 f303 	asr.w	r3, r1, r3
 80018b0:	b25b      	sxtb	r3, r3
 80018b2:	43db      	mvns	r3, r3
 80018b4:	b25b      	sxtb	r3, r3
 80018b6:	4013      	ands	r3, r2
 80018b8:	b25b      	sxtb	r3, r3
 80018ba:	b2da      	uxtb	r2, r3
 80018bc:	68fb      	ldr	r3, [r7, #12]
 80018be:	701a      	strb	r2, [r3, #0]
				break;
 80018c0:	e017      	b.n	80018f2 <LCD_DrawLine+0x1de>
			case DRAWMODE_TOGGLE:
				*currentEditingBuf ^= (0x80 >> ((startingPoint + j) % 8));
 80018c2:	68fb      	ldr	r3, [r7, #12]
 80018c4:	781b      	ldrb	r3, [r3, #0]
 80018c6:	b25a      	sxtb	r2, r3
 80018c8:	7df9      	ldrb	r1, [r7, #23]
 80018ca:	683b      	ldr	r3, [r7, #0]
 80018cc:	440b      	add	r3, r1
 80018ce:	4259      	negs	r1, r3
 80018d0:	f003 0307 	and.w	r3, r3, #7
 80018d4:	f001 0107 	and.w	r1, r1, #7
 80018d8:	bf58      	it	pl
 80018da:	424b      	negpl	r3, r1
 80018dc:	2180      	movs	r1, #128	; 0x80
 80018de:	fa41 f303 	asr.w	r3, r1, r3
 80018e2:	b25b      	sxtb	r3, r3
 80018e4:	4053      	eors	r3, r2
 80018e6:	b25b      	sxtb	r3, r3
 80018e8:	b2da      	uxtb	r2, r3
 80018ea:	68fb      	ldr	r3, [r7, #12]
 80018ec:	701a      	strb	r2, [r3, #0]
				break;
 80018ee:	e000      	b.n	80018f2 <LCD_DrawLine+0x1de>
			continue;
 80018f0:	bf00      	nop
	for (uint8_t j = 0; j < length; j++) {
 80018f2:	7dfb      	ldrb	r3, [r7, #23]
 80018f4:	3301      	adds	r3, #1
 80018f6:	75fb      	strb	r3, [r7, #23]
 80018f8:	7dfa      	ldrb	r2, [r7, #23]
 80018fa:	79bb      	ldrb	r3, [r7, #6]
 80018fc:	429a      	cmp	r2, r3
 80018fe:	f4ff af29 	bcc.w	8001754 <LCD_DrawLine+0x40>
			}
		}

	}
}
 8001902:	bf00      	nop
 8001904:	bf00      	nop
 8001906:	371c      	adds	r7, #28
 8001908:	46bd      	mov	sp, r7
 800190a:	bc80      	pop	{r7}
 800190c:	4770      	bx	lr
 800190e:	bf00      	nop
 8001910:	aaaaaaab 	.word	0xaaaaaaab
 8001914:	2aaaaaab 	.word	0x2aaaaaab
 8001918:	20000098 	.word	0x20000098

0800191c <LCD_Invert>:

// Inverts color, WILL CAUSE PERFORMANCE LOSS
void LCD_Invert(void) {
 800191c:	b480      	push	{r7}
 800191e:	b083      	sub	sp, #12
 8001920:	af00      	add	r7, sp, #0
	uint16_t invt = 1152;
 8001922:	f44f 6390 	mov.w	r3, #1152	; 0x480
 8001926:	80fb      	strh	r3, [r7, #6]
	do {
		invt--;
 8001928:	88fb      	ldrh	r3, [r7, #6]
 800192a:	3b01      	subs	r3, #1
 800192c:	80fb      	strh	r3, [r7, #6]
		DispBuf[invt] = ~DispBuf[invt];
 800192e:	4b0a      	ldr	r3, [pc, #40]	; (8001958 <LCD_Invert+0x3c>)
 8001930:	681a      	ldr	r2, [r3, #0]
 8001932:	88fb      	ldrh	r3, [r7, #6]
 8001934:	4413      	add	r3, r2
 8001936:	781a      	ldrb	r2, [r3, #0]
 8001938:	4b07      	ldr	r3, [pc, #28]	; (8001958 <LCD_Invert+0x3c>)
 800193a:	6819      	ldr	r1, [r3, #0]
 800193c:	88fb      	ldrh	r3, [r7, #6]
 800193e:	440b      	add	r3, r1
 8001940:	43d2      	mvns	r2, r2
 8001942:	b2d2      	uxtb	r2, r2
 8001944:	701a      	strb	r2, [r3, #0]
	} while (invt);
 8001946:	88fb      	ldrh	r3, [r7, #6]
 8001948:	2b00      	cmp	r3, #0
 800194a:	d1ed      	bne.n	8001928 <LCD_Invert+0xc>
}
 800194c:	bf00      	nop
 800194e:	bf00      	nop
 8001950:	370c      	adds	r7, #12
 8001952:	46bd      	mov	sp, r7
 8001954:	bc80      	pop	{r7}
 8001956:	4770      	bx	lr
 8001958:	20000098 	.word	0x20000098

0800195c <LCD_Fill>:

//Fill screen with either black or white color
void LCD_Fill(bool flip) {
 800195c:	b580      	push	{r7, lr}
 800195e:	b082      	sub	sp, #8
 8001960:	af00      	add	r7, sp, #0
 8001962:	4603      	mov	r3, r0
 8001964:	71fb      	strb	r3, [r7, #7]
	memset(DispBuf, (flip ? 0xFF : 0x00), 1152);
 8001966:	4b08      	ldr	r3, [pc, #32]	; (8001988 <LCD_Fill+0x2c>)
 8001968:	6818      	ldr	r0, [r3, #0]
 800196a:	79fb      	ldrb	r3, [r7, #7]
 800196c:	2b00      	cmp	r3, #0
 800196e:	d001      	beq.n	8001974 <LCD_Fill+0x18>
 8001970:	23ff      	movs	r3, #255	; 0xff
 8001972:	e000      	b.n	8001976 <LCD_Fill+0x1a>
 8001974:	2300      	movs	r3, #0
 8001976:	f44f 6290 	mov.w	r2, #1152	; 0x480
 800197a:	4619      	mov	r1, r3
 800197c:	f002 fed0 	bl	8004720 <memset>
}
 8001980:	bf00      	nop
 8001982:	3708      	adds	r7, #8
 8001984:	46bd      	mov	sp, r7
 8001986:	bd80      	pop	{r7, pc}
 8001988:	20000098 	.word	0x20000098

0800198c <LCD_Print>:

	}

}

void LCD_Print(char* str, short xPos, short yPos){
 800198c:	b5b0      	push	{r4, r5, r7, lr}
 800198e:	b088      	sub	sp, #32
 8001990:	af04      	add	r7, sp, #16
 8001992:	6078      	str	r0, [r7, #4]
 8001994:	460b      	mov	r3, r1
 8001996:	807b      	strh	r3, [r7, #2]
 8001998:	4613      	mov	r3, r2
 800199a:	803b      	strh	r3, [r7, #0]
	short strLength = strlen(str);
 800199c:	6878      	ldr	r0, [r7, #4]
 800199e:	f7fe fbd7 	bl	8000150 <strlen>
 80019a2:	4603      	mov	r3, r0
 80019a4:	81bb      	strh	r3, [r7, #12]
	for(short i = 0; i < strLength; i++){
 80019a6:	2300      	movs	r3, #0
 80019a8:	81fb      	strh	r3, [r7, #14]
 80019aa:	e02e      	b.n	8001a0a <LCD_Print+0x7e>
		FetchText(TextBuf, str[i]);
 80019ac:	4b1c      	ldr	r3, [pc, #112]	; (8001a20 <LCD_Print+0x94>)
 80019ae:	6818      	ldr	r0, [r3, #0]
 80019b0:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 80019b4:	687a      	ldr	r2, [r7, #4]
 80019b6:	4413      	add	r3, r2
 80019b8:	781b      	ldrb	r3, [r3, #0]
 80019ba:	4619      	mov	r1, r3
 80019bc:	f000 fee4 	bl	8002788 <FetchText>
		LCD_LoadObj(TextBuf, xPos + i * 8, yPos, 1, 8, DRAWMODE_ADD, REPEATMODE_NONE, 0);
 80019c0:	4b17      	ldr	r3, [pc, #92]	; (8001a20 <LCD_Print+0x94>)
 80019c2:	681c      	ldr	r4, [r3, #0]
 80019c4:	f9b7 2002 	ldrsh.w	r2, [r7, #2]
 80019c8:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 80019cc:	00db      	lsls	r3, r3, #3
 80019ce:	4413      	add	r3, r2
 80019d0:	4618      	mov	r0, r3
 80019d2:	f7ff f94d 	bl	8000c70 <__aeabi_i2f>
 80019d6:	4605      	mov	r5, r0
 80019d8:	f9b7 3000 	ldrsh.w	r3, [r7]
 80019dc:	4618      	mov	r0, r3
 80019de:	f7ff f947 	bl	8000c70 <__aeabi_i2f>
 80019e2:	4602      	mov	r2, r0
 80019e4:	2300      	movs	r3, #0
 80019e6:	9303      	str	r3, [sp, #12]
 80019e8:	2300      	movs	r3, #0
 80019ea:	9302      	str	r3, [sp, #8]
 80019ec:	2300      	movs	r3, #0
 80019ee:	9301      	str	r3, [sp, #4]
 80019f0:	2308      	movs	r3, #8
 80019f2:	9300      	str	r3, [sp, #0]
 80019f4:	2301      	movs	r3, #1
 80019f6:	4629      	mov	r1, r5
 80019f8:	4620      	mov	r0, r4
 80019fa:	f7ff fcef 	bl	80013dc <LCD_LoadObj>
	for(short i = 0; i < strLength; i++){
 80019fe:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8001a02:	b29b      	uxth	r3, r3
 8001a04:	3301      	adds	r3, #1
 8001a06:	b29b      	uxth	r3, r3
 8001a08:	81fb      	strh	r3, [r7, #14]
 8001a0a:	f9b7 200e 	ldrsh.w	r2, [r7, #14]
 8001a0e:	f9b7 300c 	ldrsh.w	r3, [r7, #12]
 8001a12:	429a      	cmp	r2, r3
 8001a14:	dbca      	blt.n	80019ac <LCD_Print+0x20>
	}
}
 8001a16:	bf00      	nop
 8001a18:	bf00      	nop
 8001a1a:	3710      	adds	r7, #16
 8001a1c:	46bd      	mov	sp, r7
 8001a1e:	bdb0      	pop	{r4, r5, r7, pc}
 8001a20:	200000a0 	.word	0x200000a0

08001a24 <IsOverlapping>:
 */

#include "gamelogic.h"

bool IsOverlapping(short x1, short y1, short x2, short y2, short x3, short y3,
		short x4, short y4) {
 8001a24:	b490      	push	{r4, r7}
 8001a26:	b082      	sub	sp, #8
 8001a28:	af00      	add	r7, sp, #0
 8001a2a:	4604      	mov	r4, r0
 8001a2c:	4608      	mov	r0, r1
 8001a2e:	4611      	mov	r1, r2
 8001a30:	461a      	mov	r2, r3
 8001a32:	4623      	mov	r3, r4
 8001a34:	80fb      	strh	r3, [r7, #6]
 8001a36:	4603      	mov	r3, r0
 8001a38:	80bb      	strh	r3, [r7, #4]
 8001a3a:	460b      	mov	r3, r1
 8001a3c:	807b      	strh	r3, [r7, #2]
 8001a3e:	4613      	mov	r3, r2
 8001a40:	803b      	strh	r3, [r7, #0]
	if (x1 > x4 || x3 > x2 || y1 > y4 || y3 > y2) {
 8001a42:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 8001a46:	f9b7 3018 	ldrsh.w	r3, [r7, #24]
 8001a4a:	429a      	cmp	r2, r3
 8001a4c:	dc11      	bgt.n	8001a72 <IsOverlapping+0x4e>
 8001a4e:	f9b7 2010 	ldrsh.w	r2, [r7, #16]
 8001a52:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 8001a56:	429a      	cmp	r2, r3
 8001a58:	dc0b      	bgt.n	8001a72 <IsOverlapping+0x4e>
 8001a5a:	f9b7 2004 	ldrsh.w	r2, [r7, #4]
 8001a5e:	f9b7 301c 	ldrsh.w	r3, [r7, #28]
 8001a62:	429a      	cmp	r2, r3
 8001a64:	dc05      	bgt.n	8001a72 <IsOverlapping+0x4e>
 8001a66:	f9b7 2014 	ldrsh.w	r2, [r7, #20]
 8001a6a:	f9b7 3000 	ldrsh.w	r3, [r7]
 8001a6e:	429a      	cmp	r2, r3
 8001a70:	dd01      	ble.n	8001a76 <IsOverlapping+0x52>
		return false;
 8001a72:	2300      	movs	r3, #0
 8001a74:	e000      	b.n	8001a78 <IsOverlapping+0x54>
	}
	return true;
 8001a76:	2301      	movs	r3, #1
}
 8001a78:	4618      	mov	r0, r3
 8001a7a:	3708      	adds	r7, #8
 8001a7c:	46bd      	mov	sp, r7
 8001a7e:	bc90      	pop	{r4, r7}
 8001a80:	4770      	bx	lr

08001a82 <IsFadedOutOfScene>:

bool IsFadedOutOfScene(GameObj *obj) {
 8001a82:	b590      	push	{r4, r7, lr}
 8001a84:	b083      	sub	sp, #12
 8001a86:	af00      	add	r7, sp, #0
 8001a88:	6078      	str	r0, [r7, #4]
	if (obj->x + obj->width * 8 < 0) {
 8001a8a:	687b      	ldr	r3, [r7, #4]
 8001a8c:	685c      	ldr	r4, [r3, #4]
 8001a8e:	687b      	ldr	r3, [r7, #4]
 8001a90:	7b1b      	ldrb	r3, [r3, #12]
 8001a92:	00db      	lsls	r3, r3, #3
 8001a94:	4618      	mov	r0, r3
 8001a96:	f7ff f8eb 	bl	8000c70 <__aeabi_i2f>
 8001a9a:	4603      	mov	r3, r0
 8001a9c:	4619      	mov	r1, r3
 8001a9e:	4620      	mov	r0, r4
 8001aa0:	f7ff f832 	bl	8000b08 <__addsf3>
 8001aa4:	4603      	mov	r3, r0
 8001aa6:	f04f 0100 	mov.w	r1, #0
 8001aaa:	4618      	mov	r0, r3
 8001aac:	f7ff fad2 	bl	8001054 <__aeabi_fcmplt>
 8001ab0:	4603      	mov	r3, r0
 8001ab2:	2b00      	cmp	r3, #0
 8001ab4:	d001      	beq.n	8001aba <IsFadedOutOfScene+0x38>
		return true;
 8001ab6:	2301      	movs	r3, #1
 8001ab8:	e000      	b.n	8001abc <IsFadedOutOfScene+0x3a>
	} else {
		return false;
 8001aba:	2300      	movs	r3, #0
	}
}
 8001abc:	4618      	mov	r0, r3
 8001abe:	370c      	adds	r7, #12
 8001ac0:	46bd      	mov	sp, r7
 8001ac2:	bd90      	pop	{r4, r7, pc}

08001ac4 <Append>:

// Append buffer in loop, if buffers are all occupied, use the first buffer
GameObj* Append(GameObj *header, short xPos, short yPos) {
 8001ac4:	b580      	push	{r7, lr}
 8001ac6:	b084      	sub	sp, #16
 8001ac8:	af00      	add	r7, sp, #0
 8001aca:	6078      	str	r0, [r7, #4]
 8001acc:	460b      	mov	r3, r1
 8001ace:	807b      	strh	r3, [r7, #2]
 8001ad0:	4613      	mov	r3, r2
 8001ad2:	803b      	strh	r3, [r7, #0]
	GameObj *ptr = header;
 8001ad4:	687b      	ldr	r3, [r7, #4]
 8001ad6:	60fb      	str	r3, [r7, #12]

	// If the current pointer is occupied, look for the next pos
	while (ptr->full) {
 8001ad8:	e028      	b.n	8001b2c <Append+0x68>
		ptr = ptr->next;
 8001ada:	68fb      	ldr	r3, [r7, #12]
 8001adc:	691b      	ldr	r3, [r3, #16]
 8001ade:	60fb      	str	r3, [r7, #12]
		// Have cycled for a whole loop
		if (ptr == header) {
 8001ae0:	68fa      	ldr	r2, [r7, #12]
 8001ae2:	687b      	ldr	r3, [r7, #4]
 8001ae4:	429a      	cmp	r2, r3
 8001ae6:	d121      	bne.n	8001b2c <Append+0x68>
			ptr->bmp = header->bmp;
 8001ae8:	687b      	ldr	r3, [r7, #4]
 8001aea:	681a      	ldr	r2, [r3, #0]
 8001aec:	68fb      	ldr	r3, [r7, #12]
 8001aee:	601a      	str	r2, [r3, #0]
			ptr->x = xPos;
 8001af0:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 8001af4:	4618      	mov	r0, r3
 8001af6:	f7ff f8bb 	bl	8000c70 <__aeabi_i2f>
 8001afa:	4602      	mov	r2, r0
 8001afc:	68fb      	ldr	r3, [r7, #12]
 8001afe:	605a      	str	r2, [r3, #4]
			ptr->y = yPos;
 8001b00:	f9b7 3000 	ldrsh.w	r3, [r7]
 8001b04:	4618      	mov	r0, r3
 8001b06:	f7ff f8b3 	bl	8000c70 <__aeabi_i2f>
 8001b0a:	4602      	mov	r2, r0
 8001b0c:	68fb      	ldr	r3, [r7, #12]
 8001b0e:	609a      	str	r2, [r3, #8]
			ptr->width = header->width;
 8001b10:	687b      	ldr	r3, [r7, #4]
 8001b12:	7b1a      	ldrb	r2, [r3, #12]
 8001b14:	68fb      	ldr	r3, [r7, #12]
 8001b16:	731a      	strb	r2, [r3, #12]
			ptr->height = header->height;
 8001b18:	687b      	ldr	r3, [r7, #4]
 8001b1a:	7b5a      	ldrb	r2, [r3, #13]
 8001b1c:	68fb      	ldr	r3, [r7, #12]
 8001b1e:	735a      	strb	r2, [r3, #13]
			ptr->full = 1;
 8001b20:	68fb      	ldr	r3, [r7, #12]
 8001b22:	2201      	movs	r2, #1
 8001b24:	739a      	strb	r2, [r3, #14]
			return header->next;
 8001b26:	687b      	ldr	r3, [r7, #4]
 8001b28:	691b      	ldr	r3, [r3, #16]
 8001b2a:	e023      	b.n	8001b74 <Append+0xb0>
	while (ptr->full) {
 8001b2c:	68fb      	ldr	r3, [r7, #12]
 8001b2e:	7b9b      	ldrb	r3, [r3, #14]
 8001b30:	2b00      	cmp	r3, #0
 8001b32:	d1d2      	bne.n	8001ada <Append+0x16>
		}
	}

	ptr->bmp = header->bmp;
 8001b34:	687b      	ldr	r3, [r7, #4]
 8001b36:	681a      	ldr	r2, [r3, #0]
 8001b38:	68fb      	ldr	r3, [r7, #12]
 8001b3a:	601a      	str	r2, [r3, #0]
	ptr->x = xPos;
 8001b3c:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 8001b40:	4618      	mov	r0, r3
 8001b42:	f7ff f895 	bl	8000c70 <__aeabi_i2f>
 8001b46:	4602      	mov	r2, r0
 8001b48:	68fb      	ldr	r3, [r7, #12]
 8001b4a:	605a      	str	r2, [r3, #4]
	ptr->y = yPos;
 8001b4c:	f9b7 3000 	ldrsh.w	r3, [r7]
 8001b50:	4618      	mov	r0, r3
 8001b52:	f7ff f88d 	bl	8000c70 <__aeabi_i2f>
 8001b56:	4602      	mov	r2, r0
 8001b58:	68fb      	ldr	r3, [r7, #12]
 8001b5a:	609a      	str	r2, [r3, #8]
	ptr->width = header->width;
 8001b5c:	687b      	ldr	r3, [r7, #4]
 8001b5e:	7b1a      	ldrb	r2, [r3, #12]
 8001b60:	68fb      	ldr	r3, [r7, #12]
 8001b62:	731a      	strb	r2, [r3, #12]
	ptr->height = header->height;
 8001b64:	687b      	ldr	r3, [r7, #4]
 8001b66:	7b5a      	ldrb	r2, [r3, #13]
 8001b68:	68fb      	ldr	r3, [r7, #12]
 8001b6a:	735a      	strb	r2, [r3, #13]
	ptr->full = 1;
 8001b6c:	68fb      	ldr	r3, [r7, #12]
 8001b6e:	2201      	movs	r2, #1
 8001b70:	739a      	strb	r2, [r3, #14]
	return header;
 8001b72:	687b      	ldr	r3, [r7, #4]
}
 8001b74:	4618      	mov	r0, r3
 8001b76:	3710      	adds	r7, #16
 8001b78:	46bd      	mov	sp, r7
 8001b7a:	bd80      	pop	{r7, pc}

08001b7c <GenLoopBuf>:

// Generate loop buffer given certain size
GameObj* GenLoopBuf(uint8_t size) {
 8001b7c:	b580      	push	{r7, lr}
 8001b7e:	b086      	sub	sp, #24
 8001b80:	af00      	add	r7, sp, #0
 8001b82:	4603      	mov	r3, r0
 8001b84:	71fb      	strb	r3, [r7, #7]
	GameObj *head = NULL, *cyclic = NULL;
 8001b86:	2300      	movs	r3, #0
 8001b88:	60fb      	str	r3, [r7, #12]
 8001b8a:	2300      	movs	r3, #0
 8001b8c:	617b      	str	r3, [r7, #20]
	head = (GameObj*) malloc(sizeof(GameObj));
 8001b8e:	2014      	movs	r0, #20
 8001b90:	f002 fdb0 	bl	80046f4 <malloc>
 8001b94:	4603      	mov	r3, r0
 8001b96:	60fb      	str	r3, [r7, #12]
	head->full = 0;
 8001b98:	68fb      	ldr	r3, [r7, #12]
 8001b9a:	2200      	movs	r2, #0
 8001b9c:	739a      	strb	r2, [r3, #14]
	cyclic = head;
 8001b9e:	68fb      	ldr	r3, [r7, #12]
 8001ba0:	617b      	str	r3, [r7, #20]
	for (int i = 1; i < size; i++) {
 8001ba2:	2301      	movs	r3, #1
 8001ba4:	613b      	str	r3, [r7, #16]
 8001ba6:	e00f      	b.n	8001bc8 <GenLoopBuf+0x4c>
		GameObj *body = (GameObj*) malloc(sizeof(GameObj));
 8001ba8:	2014      	movs	r0, #20
 8001baa:	f002 fda3 	bl	80046f4 <malloc>
 8001bae:	4603      	mov	r3, r0
 8001bb0:	60bb      	str	r3, [r7, #8]
		body->full = 0;
 8001bb2:	68bb      	ldr	r3, [r7, #8]
 8001bb4:	2200      	movs	r2, #0
 8001bb6:	739a      	strb	r2, [r3, #14]
		cyclic->next = body;
 8001bb8:	697b      	ldr	r3, [r7, #20]
 8001bba:	68ba      	ldr	r2, [r7, #8]
 8001bbc:	611a      	str	r2, [r3, #16]
		cyclic = body;
 8001bbe:	68bb      	ldr	r3, [r7, #8]
 8001bc0:	617b      	str	r3, [r7, #20]
	for (int i = 1; i < size; i++) {
 8001bc2:	693b      	ldr	r3, [r7, #16]
 8001bc4:	3301      	adds	r3, #1
 8001bc6:	613b      	str	r3, [r7, #16]
 8001bc8:	79fb      	ldrb	r3, [r7, #7]
 8001bca:	693a      	ldr	r2, [r7, #16]
 8001bcc:	429a      	cmp	r2, r3
 8001bce:	dbeb      	blt.n	8001ba8 <GenLoopBuf+0x2c>
	}
	cyclic->next = head;
 8001bd0:	697b      	ldr	r3, [r7, #20]
 8001bd2:	68fa      	ldr	r2, [r7, #12]
 8001bd4:	611a      	str	r2, [r3, #16]
	return head;
 8001bd6:	68fb      	ldr	r3, [r7, #12]
}
 8001bd8:	4618      	mov	r0, r3
 8001bda:	3718      	adds	r7, #24
 8001bdc:	46bd      	mov	sp, r7
 8001bde:	bd80      	pop	{r7, pc}

08001be0 <HeaderInit>:

// Initializes the head pointer with the given values, n resets other buffers
void HeaderInit(GameObj *header, uint8_t *bmp, uint8_t width, uint8_t height) {
 8001be0:	b480      	push	{r7}
 8001be2:	b087      	sub	sp, #28
 8001be4:	af00      	add	r7, sp, #0
 8001be6:	60f8      	str	r0, [r7, #12]
 8001be8:	60b9      	str	r1, [r7, #8]
 8001bea:	4611      	mov	r1, r2
 8001bec:	461a      	mov	r2, r3
 8001bee:	460b      	mov	r3, r1
 8001bf0:	71fb      	strb	r3, [r7, #7]
 8001bf2:	4613      	mov	r3, r2
 8001bf4:	71bb      	strb	r3, [r7, #6]
	GameObj *ptr = header;
 8001bf6:	68fb      	ldr	r3, [r7, #12]
 8001bf8:	617b      	str	r3, [r7, #20]

	ptr->bmp = bmp;
 8001bfa:	697b      	ldr	r3, [r7, #20]
 8001bfc:	68ba      	ldr	r2, [r7, #8]
 8001bfe:	601a      	str	r2, [r3, #0]
	ptr->x = 0;
 8001c00:	697b      	ldr	r3, [r7, #20]
 8001c02:	f04f 0200 	mov.w	r2, #0
 8001c06:	605a      	str	r2, [r3, #4]
	ptr->y = 0;
 8001c08:	697b      	ldr	r3, [r7, #20]
 8001c0a:	f04f 0200 	mov.w	r2, #0
 8001c0e:	609a      	str	r2, [r3, #8]
	ptr->width = width;
 8001c10:	697b      	ldr	r3, [r7, #20]
 8001c12:	79fa      	ldrb	r2, [r7, #7]
 8001c14:	731a      	strb	r2, [r3, #12]
	ptr->height = height;
 8001c16:	697b      	ldr	r3, [r7, #20]
 8001c18:	79ba      	ldrb	r2, [r7, #6]
 8001c1a:	735a      	strb	r2, [r3, #13]
	ptr->full = 0;
 8001c1c:	697b      	ldr	r3, [r7, #20]
 8001c1e:	2200      	movs	r2, #0
 8001c20:	739a      	strb	r2, [r3, #14]

	for (;;) {
		if (ptr->next == header)
 8001c22:	697b      	ldr	r3, [r7, #20]
 8001c24:	691b      	ldr	r3, [r3, #16]
 8001c26:	68fa      	ldr	r2, [r7, #12]
 8001c28:	429a      	cmp	r2, r3
 8001c2a:	d006      	beq.n	8001c3a <HeaderInit+0x5a>
			return;
		ptr = ptr->next;
 8001c2c:	697b      	ldr	r3, [r7, #20]
 8001c2e:	691b      	ldr	r3, [r3, #16]
 8001c30:	617b      	str	r3, [r7, #20]
		ptr->full = 0;
 8001c32:	697b      	ldr	r3, [r7, #20]
 8001c34:	2200      	movs	r2, #0
 8001c36:	739a      	strb	r2, [r3, #14]
		if (ptr->next == header)
 8001c38:	e7f3      	b.n	8001c22 <HeaderInit+0x42>
			return;
 8001c3a:	bf00      	nop
	}
}
 8001c3c:	371c      	adds	r7, #28
 8001c3e:	46bd      	mov	sp, r7
 8001c40:	bc80      	pop	{r7}
 8001c42:	4770      	bx	lr

08001c44 <ShiftX>:

// Shift all buffers and return the first active pointer
GameObj* ShiftX(GameObj *header, float byX) {
 8001c44:	b580      	push	{r7, lr}
 8001c46:	b084      	sub	sp, #16
 8001c48:	af00      	add	r7, sp, #0
 8001c4a:	6078      	str	r0, [r7, #4]
 8001c4c:	6039      	str	r1, [r7, #0]
	GameObj *ptr = header;
 8001c4e:	687b      	ldr	r3, [r7, #4]
 8001c50:	60fb      	str	r3, [r7, #12]

	// Cycle through all valid buffers once and apply the drift
	for (;;) {
		if (ptr->full) {
 8001c52:	68fb      	ldr	r3, [r7, #12]
 8001c54:	7b9b      	ldrb	r3, [r3, #14]
 8001c56:	2b00      	cmp	r3, #0
 8001c58:	d009      	beq.n	8001c6e <ShiftX+0x2a>
			ptr->x += byX;
 8001c5a:	68fb      	ldr	r3, [r7, #12]
 8001c5c:	685b      	ldr	r3, [r3, #4]
 8001c5e:	6839      	ldr	r1, [r7, #0]
 8001c60:	4618      	mov	r0, r3
 8001c62:	f7fe ff51 	bl	8000b08 <__addsf3>
 8001c66:	4603      	mov	r3, r0
 8001c68:	461a      	mov	r2, r3
 8001c6a:	68fb      	ldr	r3, [r7, #12]
 8001c6c:	605a      	str	r2, [r3, #4]
		}
		// Have cycled through the buffer
		if (!ptr->next->full || ptr->next == header)
 8001c6e:	68fb      	ldr	r3, [r7, #12]
 8001c70:	691b      	ldr	r3, [r3, #16]
 8001c72:	7b9b      	ldrb	r3, [r3, #14]
 8001c74:	f083 0301 	eor.w	r3, r3, #1
 8001c78:	b2db      	uxtb	r3, r3
 8001c7a:	2b00      	cmp	r3, #0
 8001c7c:	d108      	bne.n	8001c90 <ShiftX+0x4c>
 8001c7e:	68fb      	ldr	r3, [r7, #12]
 8001c80:	691b      	ldr	r3, [r3, #16]
 8001c82:	687a      	ldr	r2, [r7, #4]
 8001c84:	429a      	cmp	r2, r3
 8001c86:	d003      	beq.n	8001c90 <ShiftX+0x4c>
			break;
		ptr = ptr->next;
 8001c88:	68fb      	ldr	r3, [r7, #12]
 8001c8a:	691b      	ldr	r3, [r3, #16]
 8001c8c:	60fb      	str	r3, [r7, #12]
		if (ptr->full) {
 8001c8e:	e7e0      	b.n	8001c52 <ShiftX+0xe>
	}

	ptr = header;
 8001c90:	687b      	ldr	r3, [r7, #4]
 8001c92:	60fb      	str	r3, [r7, #12]
	// Return the first available buffer, if no buf is available, return header
	while (IsFadedOutOfScene(ptr)) {
 8001c94:	e012      	b.n	8001cbc <ShiftX+0x78>
		ptr->full = 0;
 8001c96:	68fb      	ldr	r3, [r7, #12]
 8001c98:	2200      	movs	r2, #0
 8001c9a:	739a      	strb	r2, [r3, #14]
		if (!ptr->next->full || ptr->next == header) {
 8001c9c:	68fb      	ldr	r3, [r7, #12]
 8001c9e:	691b      	ldr	r3, [r3, #16]
 8001ca0:	7b9b      	ldrb	r3, [r3, #14]
 8001ca2:	f083 0301 	eor.w	r3, r3, #1
 8001ca6:	b2db      	uxtb	r3, r3
 8001ca8:	2b00      	cmp	r3, #0
 8001caa:	d10d      	bne.n	8001cc8 <ShiftX+0x84>
 8001cac:	68fb      	ldr	r3, [r7, #12]
 8001cae:	691b      	ldr	r3, [r3, #16]
 8001cb0:	687a      	ldr	r2, [r7, #4]
 8001cb2:	429a      	cmp	r2, r3
 8001cb4:	d008      	beq.n	8001cc8 <ShiftX+0x84>
			break;
		}
		ptr = ptr->next;
 8001cb6:	68fb      	ldr	r3, [r7, #12]
 8001cb8:	691b      	ldr	r3, [r3, #16]
 8001cba:	60fb      	str	r3, [r7, #12]
	while (IsFadedOutOfScene(ptr)) {
 8001cbc:	68f8      	ldr	r0, [r7, #12]
 8001cbe:	f7ff fee0 	bl	8001a82 <IsFadedOutOfScene>
 8001cc2:	4603      	mov	r3, r0
 8001cc4:	2b00      	cmp	r3, #0
 8001cc6:	d1e6      	bne.n	8001c96 <ShiftX+0x52>
	}
	return ptr;
 8001cc8:	68fb      	ldr	r3, [r7, #12]
}
 8001cca:	4618      	mov	r0, r3
 8001ccc:	3710      	adds	r7, #16
 8001cce:	46bd      	mov	sp, r7
 8001cd0:	bd80      	pop	{r7, pc}

08001cd2 <Random>:

short Random(unsigned long seed, short lowerLim, short upperLim) {
 8001cd2:	b580      	push	{r7, lr}
 8001cd4:	b082      	sub	sp, #8
 8001cd6:	af00      	add	r7, sp, #0
 8001cd8:	6078      	str	r0, [r7, #4]
 8001cda:	460b      	mov	r3, r1
 8001cdc:	807b      	strh	r3, [r7, #2]
 8001cde:	4613      	mov	r3, r2
 8001ce0:	803b      	strh	r3, [r7, #0]
	srand(seed);
 8001ce2:	6878      	ldr	r0, [r7, #4]
 8001ce4:	f002 fe00 	bl	80048e8 <srand>
	return rand() % (upperLim - lowerLim + 1) + lowerLim;
 8001ce8:	f002 fe2c 	bl	8004944 <rand>
 8001cec:	4602      	mov	r2, r0
 8001cee:	f9b7 1000 	ldrsh.w	r1, [r7]
 8001cf2:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 8001cf6:	1acb      	subs	r3, r1, r3
 8001cf8:	3301      	adds	r3, #1
 8001cfa:	fb92 f1f3 	sdiv	r1, r2, r3
 8001cfe:	fb01 f303 	mul.w	r3, r1, r3
 8001d02:	1ad3      	subs	r3, r2, r3
 8001d04:	b29a      	uxth	r2, r3
 8001d06:	887b      	ldrh	r3, [r7, #2]
 8001d08:	4413      	add	r3, r2
 8001d0a:	b29b      	uxth	r3, r3
 8001d0c:	b21b      	sxth	r3, r3
}
 8001d0e:	4618      	mov	r0, r3
 8001d10:	3708      	adds	r7, #8
 8001d12:	46bd      	mov	sp, r7
 8001d14:	bd80      	pop	{r7, pc}
	...

08001d18 <main>:

/**
 * @brief  The application entry point.
 * @retval int
 */
int main(void) {
 8001d18:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8001d1c:	b08b      	sub	sp, #44	; 0x2c
 8001d1e:	af04      	add	r7, sp, #16
	/* USER CODE END 1 */

	/* MCU Configuration--------------------------------------------------------*/

	/* Reset of all peripherals, Initializes the Flash interface and the Systick. */
	HAL_Init();
 8001d20:	f000 ff2e 	bl	8002b80 <HAL_Init>
	/* USER CODE BEGIN Init */

	/* USER CODE END Init */

	/* Configure the system clock */
	SystemClock_Config();
 8001d24:	f000 fb94 	bl	8002450 <SystemClock_Config>
	/* USER CODE BEGIN SysInit */

	/* USER CODE END SysInit */

	/* Initialize all configured peripherals */
	MX_GPIO_Init();
 8001d28:	f000 fc5a 	bl	80025e0 <MX_GPIO_Init>
	MX_SPI1_Init();
 8001d2c:	f000 fbd2 	bl	80024d4 <MX_SPI1_Init>
	MX_TIM1_Init();
 8001d30:	f000 fc06 	bl	8002540 <MX_TIM1_Init>
	/* USER CODE BEGIN 2 */
	HAL_TIM_Base_Start_IT(&htim1);
 8001d34:	488f      	ldr	r0, [pc, #572]	; (8001f74 <main+0x25c>)
 8001d36:	f002 f909 	bl	8003f4c <HAL_TIM_Base_Start_IT>

	// ALL GPIO AND BUSES MUST BE INITED BEFORE CALL THIS FUNCTION
	LCD_Init(&MemDisp, &hspi1, GPIOA, CS_Pin);
 8001d3a:	2310      	movs	r3, #16
 8001d3c:	4a8e      	ldr	r2, [pc, #568]	; (8001f78 <main+0x260>)
 8001d3e:	498f      	ldr	r1, [pc, #572]	; (8001f7c <main+0x264>)
 8001d40:	488f      	ldr	r0, [pc, #572]	; (8001f80 <main+0x268>)
 8001d42:	f7ff fa23 	bl	800118c <LCD_Init>

	GameObj *dinoHeader = GenLoopBuf(1);
 8001d46:	2001      	movs	r0, #1
 8001d48:	f7ff ff18 	bl	8001b7c <GenLoopBuf>
 8001d4c:	6178      	str	r0, [r7, #20]
	GameObj *fireHeader = GenLoopBuf(1);
 8001d4e:	2001      	movs	r0, #1
 8001d50:	f7ff ff14 	bl	8001b7c <GenLoopBuf>
 8001d54:	6138      	str	r0, [r7, #16]
	GameObj *cloudHeader = GenLoopBuf(CLOUD_BUF_SIZE);
 8001d56:	2002      	movs	r0, #2
 8001d58:	f7ff ff10 	bl	8001b7c <GenLoopBuf>
 8001d5c:	60f8      	str	r0, [r7, #12]
	GameObj *plantHeader = GenLoopBuf(PLANT_BUF_SIZE);
 8001d5e:	2002      	movs	r0, #2
 8001d60:	f7ff ff0c 	bl	8001b7c <GenLoopBuf>
 8001d64:	60b8      	str	r0, [r7, #8]
	/* USER CODE BEGIN WHILE */
	/// START OVER
	while (1) {
		/* USER CODE END WHILE */
		/* USER CODE BEGIN 3 */
		LCD_LoadFull((uint8_t*) Title);
 8001d66:	4887      	ldr	r0, [pc, #540]	; (8001f84 <main+0x26c>)
 8001d68:	f7ff fae4 	bl	8001334 <LCD_LoadFull>

		isJumping = 0;
 8001d6c:	4b86      	ldr	r3, [pc, #536]	; (8001f88 <main+0x270>)
 8001d6e:	2200      	movs	r2, #0
 8001d70:	701a      	strb	r2, [r3, #0]
		jumpTick = 0, nextPlantTickDel = 0, nextCloudTickDel = 0;
 8001d72:	4b86      	ldr	r3, [pc, #536]	; (8001f8c <main+0x274>)
 8001d74:	2200      	movs	r2, #0
 8001d76:	801a      	strh	r2, [r3, #0]
 8001d78:	4b85      	ldr	r3, [pc, #532]	; (8001f90 <main+0x278>)
 8001d7a:	2200      	movs	r2, #0
 8001d7c:	801a      	strh	r2, [r3, #0]
 8001d7e:	4b85      	ldr	r3, [pc, #532]	; (8001f94 <main+0x27c>)
 8001d80:	2200      	movs	r2, #0
 8001d82:	801a      	strh	r2, [r3, #0]
		tick = 0, plantSubTick = 0, cloudSubTick = 0;
 8001d84:	4b84      	ldr	r3, [pc, #528]	; (8001f98 <main+0x280>)
 8001d86:	2200      	movs	r2, #0
 8001d88:	601a      	str	r2, [r3, #0]
 8001d8a:	4b84      	ldr	r3, [pc, #528]	; (8001f9c <main+0x284>)
 8001d8c:	2200      	movs	r2, #0
 8001d8e:	601a      	str	r2, [r3, #0]
 8001d90:	4b83      	ldr	r3, [pc, #524]	; (8001fa0 <main+0x288>)
 8001d92:	2200      	movs	r2, #0
 8001d94:	601a      	str	r2, [r3, #0]
		overallSpeed = 1;
 8001d96:	4b83      	ldr	r3, [pc, #524]	; (8001fa4 <main+0x28c>)
 8001d98:	f04f 527e 	mov.w	r2, #1065353216	; 0x3f800000
 8001d9c:	601a      	str	r2, [r3, #0]

		HeaderInit(dinoHeader, NULL, 3, 22);
 8001d9e:	2316      	movs	r3, #22
 8001da0:	2203      	movs	r2, #3
 8001da2:	2100      	movs	r1, #0
 8001da4:	6978      	ldr	r0, [r7, #20]
 8001da6:	f7ff ff1b 	bl	8001be0 <HeaderInit>
		HeaderInit(fireHeader, NULL, 9, 25);
 8001daa:	2319      	movs	r3, #25
 8001dac:	2209      	movs	r2, #9
 8001dae:	2100      	movs	r1, #0
 8001db0:	6938      	ldr	r0, [r7, #16]
 8001db2:	f7ff ff15 	bl	8001be0 <HeaderInit>
		HeaderInit(cloudHeader, (uint8_t*) Cloud, 6, 14);
 8001db6:	230e      	movs	r3, #14
 8001db8:	2206      	movs	r2, #6
 8001dba:	497b      	ldr	r1, [pc, #492]	; (8001fa8 <main+0x290>)
 8001dbc:	68f8      	ldr	r0, [r7, #12]
 8001dbe:	f7ff ff0f 	bl	8001be0 <HeaderInit>
		HeaderInit(plantHeader, (uint8_t*) Plant1, 2, 22);
 8001dc2:	2316      	movs	r3, #22
 8001dc4:	2202      	movs	r2, #2
 8001dc6:	4979      	ldr	r1, [pc, #484]	; (8001fac <main+0x294>)
 8001dc8:	68b8      	ldr	r0, [r7, #8]
 8001dca:	f7ff ff09 	bl	8001be0 <HeaderInit>

		dinoHeader = Append(dinoHeader, 4, DinoGroundPos);
 8001dce:	4b78      	ldr	r3, [pc, #480]	; (8001fb0 <main+0x298>)
 8001dd0:	4618      	mov	r0, r3
 8001dd2:	f7ff f967 	bl	80010a4 <__aeabi_f2iz>
 8001dd6:	4603      	mov	r3, r0
 8001dd8:	b21b      	sxth	r3, r3
 8001dda:	461a      	mov	r2, r3
 8001ddc:	2104      	movs	r1, #4
 8001dde:	6978      	ldr	r0, [r7, #20]
 8001de0:	f7ff fe70 	bl	8001ac4 <Append>
 8001de4:	6178      	str	r0, [r7, #20]
		fireHeader = Append(fireHeader, 24, 52);
 8001de6:	2234      	movs	r2, #52	; 0x34
 8001de8:	2118      	movs	r1, #24
 8001dea:	6938      	ldr	r0, [r7, #16]
 8001dec:	f7ff fe6a 	bl	8001ac4 <Append>
 8001df0:	6138      	str	r0, [r7, #16]

		LCD_Print("KneeHow!", 0, 0);
 8001df2:	2200      	movs	r2, #0
 8001df4:	2100      	movs	r1, #0
 8001df6:	486f      	ldr	r0, [pc, #444]	; (8001fb4 <main+0x29c>)
 8001df8:	f7ff fdc8 	bl	800198c <LCD_Print>

		while (!JUMP_BUTTON_DOWN) {
 8001dfc:	e002      	b.n	8001e04 <main+0xec>
			LCD_Update(&MemDisp);
 8001dfe:	4860      	ldr	r0, [pc, #384]	; (8001f80 <main+0x268>)
 8001e00:	f7ff fa26 	bl	8001250 <LCD_Update>
		while (!JUMP_BUTTON_DOWN) {
 8001e04:	4b6c      	ldr	r3, [pc, #432]	; (8001fb8 <main+0x2a0>)
 8001e06:	785b      	ldrb	r3, [r3, #1]
 8001e08:	f083 0301 	eor.w	r3, r3, #1
 8001e0c:	b2db      	uxtb	r3, r3
 8001e0e:	2b00      	cmp	r3, #0
 8001e10:	d1f5      	bne.n	8001dfe <main+0xe6>
		}
		JUMP_BUTTON_DOWN= 0;
 8001e12:	4b69      	ldr	r3, [pc, #420]	; (8001fb8 <main+0x2a0>)
 8001e14:	2200      	movs	r2, #0
 8001e16:	705a      	strb	r2, [r3, #1]

		/// THE TICK LOOP
		while (1) {
			// Day and night invertion
			if ((tick / 800) % 3 == 2) {
 8001e18:	4b5f      	ldr	r3, [pc, #380]	; (8001f98 <main+0x280>)
 8001e1a:	681b      	ldr	r3, [r3, #0]
 8001e1c:	4a67      	ldr	r2, [pc, #412]	; (8001fbc <main+0x2a4>)
 8001e1e:	fba2 2303 	umull	r2, r3, r2, r3
 8001e22:	0a19      	lsrs	r1, r3, #8
 8001e24:	4b66      	ldr	r3, [pc, #408]	; (8001fc0 <main+0x2a8>)
 8001e26:	fba3 2301 	umull	r2, r3, r3, r1
 8001e2a:	085a      	lsrs	r2, r3, #1
 8001e2c:	4613      	mov	r3, r2
 8001e2e:	005b      	lsls	r3, r3, #1
 8001e30:	4413      	add	r3, r2
 8001e32:	1aca      	subs	r2, r1, r3
 8001e34:	2a02      	cmp	r2, #2
 8001e36:	d103      	bne.n	8001e40 <main+0x128>
				flipStatus = 1;
 8001e38:	4b62      	ldr	r3, [pc, #392]	; (8001fc4 <main+0x2ac>)
 8001e3a:	2201      	movs	r2, #1
 8001e3c:	701a      	strb	r2, [r3, #0]
 8001e3e:	e002      	b.n	8001e46 <main+0x12e>
			} else {
				flipStatus = 0;
 8001e40:	4b60      	ldr	r3, [pc, #384]	; (8001fc4 <main+0x2ac>)
 8001e42:	2200      	movs	r2, #0
 8001e44:	701a      	strb	r2, [r3, #0]
			}

			if (JUMP_BUTTON_DOWN) {
 8001e46:	4b5c      	ldr	r3, [pc, #368]	; (8001fb8 <main+0x2a0>)
 8001e48:	785b      	ldrb	r3, [r3, #1]
 8001e4a:	2b00      	cmp	r3, #0
 8001e4c:	d00c      	beq.n	8001e68 <main+0x150>
				if(!isJumping) {
 8001e4e:	4b4e      	ldr	r3, [pc, #312]	; (8001f88 <main+0x270>)
 8001e50:	781b      	ldrb	r3, [r3, #0]
 8001e52:	f083 0301 	eor.w	r3, r3, #1
 8001e56:	b2db      	uxtb	r3, r3
 8001e58:	2b00      	cmp	r3, #0
 8001e5a:	d002      	beq.n	8001e62 <main+0x14a>
					isJumping = 1;
 8001e5c:	4b4a      	ldr	r3, [pc, #296]	; (8001f88 <main+0x270>)
 8001e5e:	2201      	movs	r2, #1
 8001e60:	701a      	strb	r2, [r3, #0]
				}
				JUMP_BUTTON_DOWN = 0;
 8001e62:	4b55      	ldr	r3, [pc, #340]	; (8001fb8 <main+0x2a0>)
 8001e64:	2200      	movs	r2, #0
 8001e66:	705a      	strb	r2, [r3, #1]
			}

			dinoVerticalMovement = DinoGroundPos;
 8001e68:	4b51      	ldr	r3, [pc, #324]	; (8001fb0 <main+0x298>)
 8001e6a:	4618      	mov	r0, r3
 8001e6c:	f7ff f91a 	bl	80010a4 <__aeabi_f2iz>
 8001e70:	4603      	mov	r3, r0
 8001e72:	b21a      	sxth	r2, r3
 8001e74:	4b54      	ldr	r3, [pc, #336]	; (8001fc8 <main+0x2b0>)
 8001e76:	801a      	strh	r2, [r3, #0]
			if (isJumping) {
 8001e78:	4b43      	ldr	r3, [pc, #268]	; (8001f88 <main+0x270>)
 8001e7a:	781b      	ldrb	r3, [r3, #0]
 8001e7c:	2b00      	cmp	r3, #0
 8001e7e:	f000 80af 	beq.w	8001fe0 <main+0x2c8>
				if (jumpTick < JumpTickMax / overallSpeed - 1) {
 8001e82:	4b42      	ldr	r3, [pc, #264]	; (8001f8c <main+0x274>)
 8001e84:	881b      	ldrh	r3, [r3, #0]
 8001e86:	4618      	mov	r0, r3
 8001e88:	f7fe fef2 	bl	8000c70 <__aeabi_i2f>
 8001e8c:	4604      	mov	r4, r0
 8001e8e:	4a4f      	ldr	r2, [pc, #316]	; (8001fcc <main+0x2b4>)
 8001e90:	4b44      	ldr	r3, [pc, #272]	; (8001fa4 <main+0x28c>)
 8001e92:	681b      	ldr	r3, [r3, #0]
 8001e94:	4619      	mov	r1, r3
 8001e96:	4610      	mov	r0, r2
 8001e98:	f7fe fff2 	bl	8000e80 <__aeabi_fdiv>
 8001e9c:	4603      	mov	r3, r0
 8001e9e:	f04f 517e 	mov.w	r1, #1065353216	; 0x3f800000
 8001ea2:	4618      	mov	r0, r3
 8001ea4:	f7fe fe2e 	bl	8000b04 <__aeabi_fsub>
 8001ea8:	4603      	mov	r3, r0
 8001eaa:	4619      	mov	r1, r3
 8001eac:	4620      	mov	r0, r4
 8001eae:	f7ff f8d1 	bl	8001054 <__aeabi_fcmplt>
 8001eb2:	4603      	mov	r3, r0
 8001eb4:	2b00      	cmp	r3, #0
 8001eb6:	f000 808d 	beq.w	8001fd4 <main+0x2bc>
					jumpTick++;
 8001eba:	4b34      	ldr	r3, [pc, #208]	; (8001f8c <main+0x274>)
 8001ebc:	881b      	ldrh	r3, [r3, #0]
 8001ebe:	3301      	adds	r3, #1
 8001ec0:	b29a      	uxth	r2, r3
 8001ec2:	4b32      	ldr	r3, [pc, #200]	; (8001f8c <main+0x274>)
 8001ec4:	801a      	strh	r2, [r3, #0]
					dinoVerticalMovement = jumpTick
							* (jumpTick - JumpTickMax / overallSpeed)
 8001ec6:	4b31      	ldr	r3, [pc, #196]	; (8001f8c <main+0x274>)
 8001ec8:	881b      	ldrh	r3, [r3, #0]
 8001eca:	4618      	mov	r0, r3
 8001ecc:	f7fe fed0 	bl	8000c70 <__aeabi_i2f>
 8001ed0:	4604      	mov	r4, r0
 8001ed2:	4b2e      	ldr	r3, [pc, #184]	; (8001f8c <main+0x274>)
 8001ed4:	881b      	ldrh	r3, [r3, #0]
 8001ed6:	4618      	mov	r0, r3
 8001ed8:	f7fe feca 	bl	8000c70 <__aeabi_i2f>
 8001edc:	4605      	mov	r5, r0
 8001ede:	4a3b      	ldr	r2, [pc, #236]	; (8001fcc <main+0x2b4>)
 8001ee0:	4b30      	ldr	r3, [pc, #192]	; (8001fa4 <main+0x28c>)
 8001ee2:	681b      	ldr	r3, [r3, #0]
 8001ee4:	4619      	mov	r1, r3
 8001ee6:	4610      	mov	r0, r2
 8001ee8:	f7fe ffca 	bl	8000e80 <__aeabi_fdiv>
 8001eec:	4603      	mov	r3, r0
 8001eee:	4619      	mov	r1, r3
 8001ef0:	4628      	mov	r0, r5
 8001ef2:	f7fe fe07 	bl	8000b04 <__aeabi_fsub>
 8001ef6:	4603      	mov	r3, r0
 8001ef8:	4619      	mov	r1, r3
 8001efa:	4620      	mov	r0, r4
 8001efc:	f7fe ff0c 	bl	8000d18 <__aeabi_fmul>
 8001f00:	4603      	mov	r3, r0
 8001f02:	461c      	mov	r4, r3
							* (4
									/ ((JumpTickMax / overallSpeed)
 8001f04:	4a31      	ldr	r2, [pc, #196]	; (8001fcc <main+0x2b4>)
 8001f06:	4b27      	ldr	r3, [pc, #156]	; (8001fa4 <main+0x28c>)
 8001f08:	681b      	ldr	r3, [r3, #0]
 8001f0a:	4619      	mov	r1, r3
 8001f0c:	4610      	mov	r0, r2
 8001f0e:	f7fe ffb7 	bl	8000e80 <__aeabi_fdiv>
 8001f12:	4603      	mov	r3, r0
 8001f14:	461d      	mov	r5, r3
											* (JumpTickMax / overallSpeed)))
 8001f16:	4a2d      	ldr	r2, [pc, #180]	; (8001fcc <main+0x2b4>)
 8001f18:	4b22      	ldr	r3, [pc, #136]	; (8001fa4 <main+0x28c>)
 8001f1a:	681b      	ldr	r3, [r3, #0]
 8001f1c:	4619      	mov	r1, r3
 8001f1e:	4610      	mov	r0, r2
 8001f20:	f7fe ffae 	bl	8000e80 <__aeabi_fdiv>
 8001f24:	4603      	mov	r3, r0
 8001f26:	4619      	mov	r1, r3
 8001f28:	4628      	mov	r0, r5
 8001f2a:	f7fe fef5 	bl	8000d18 <__aeabi_fmul>
 8001f2e:	4603      	mov	r3, r0
									/ ((JumpTickMax / overallSpeed)
 8001f30:	4619      	mov	r1, r3
 8001f32:	f04f 4081 	mov.w	r0, #1082130432	; 0x40800000
 8001f36:	f7fe ffa3 	bl	8000e80 <__aeabi_fdiv>
 8001f3a:	4603      	mov	r3, r0
							* (4
 8001f3c:	4619      	mov	r1, r3
 8001f3e:	4620      	mov	r0, r4
 8001f40:	f7fe feea 	bl	8000d18 <__aeabi_fmul>
 8001f44:	4603      	mov	r3, r0
 8001f46:	461a      	mov	r2, r3
							* DinoJumpHeight + DinoGroundPos;
 8001f48:	4b21      	ldr	r3, [pc, #132]	; (8001fd0 <main+0x2b8>)
 8001f4a:	4619      	mov	r1, r3
 8001f4c:	4610      	mov	r0, r2
 8001f4e:	f7fe fee3 	bl	8000d18 <__aeabi_fmul>
 8001f52:	4603      	mov	r3, r0
 8001f54:	461a      	mov	r2, r3
 8001f56:	4b16      	ldr	r3, [pc, #88]	; (8001fb0 <main+0x298>)
 8001f58:	4619      	mov	r1, r3
 8001f5a:	4610      	mov	r0, r2
 8001f5c:	f7fe fdd4 	bl	8000b08 <__addsf3>
 8001f60:	4603      	mov	r3, r0
					dinoVerticalMovement = jumpTick
 8001f62:	4618      	mov	r0, r3
 8001f64:	f7ff f89e 	bl	80010a4 <__aeabi_f2iz>
 8001f68:	4603      	mov	r3, r0
 8001f6a:	b21a      	sxth	r2, r3
 8001f6c:	4b16      	ldr	r3, [pc, #88]	; (8001fc8 <main+0x2b0>)
 8001f6e:	801a      	strh	r2, [r3, #0]
 8001f70:	e036      	b.n	8001fe0 <main+0x2c8>
 8001f72:	bf00      	nop
 8001f74:	20000100 	.word	0x20000100
 8001f78:	40010800 	.word	0x40010800
 8001f7c:	200000a8 	.word	0x200000a8
 8001f80:	20000148 	.word	0x20000148
 8001f84:	08005d00 	.word	0x08005d00
 8001f88:	2000015e 	.word	0x2000015e
 8001f8c:	20000160 	.word	0x20000160
 8001f90:	20000162 	.word	0x20000162
 8001f94:	20000164 	.word	0x20000164
 8001f98:	20000168 	.word	0x20000168
 8001f9c:	2000016c 	.word	0x2000016c
 8001fa0:	20000170 	.word	0x20000170
 8001fa4:	20000178 	.word	0x20000178
 8001fa8:	0800592c 	.word	0x0800592c
 8001fac:	08005980 	.word	0x08005980
 8001fb0:	42680000 	.word	0x42680000
 8001fb4:	08005910 	.word	0x08005910
 8001fb8:	20000158 	.word	0x20000158
 8001fbc:	51eb851f 	.word	0x51eb851f
 8001fc0:	aaaaaaab 	.word	0xaaaaaaab
 8001fc4:	2000015f 	.word	0x2000015f
 8001fc8:	20000174 	.word	0x20000174
 8001fcc:	428c0000 	.word	0x428c0000
 8001fd0:	42200000 	.word	0x42200000
				} else {
					isJumping = 0;
 8001fd4:	4b5c      	ldr	r3, [pc, #368]	; (8002148 <main+0x430>)
 8001fd6:	2200      	movs	r2, #0
 8001fd8:	701a      	strb	r2, [r3, #0]
					jumpTick = 0;
 8001fda:	4b5c      	ldr	r3, [pc, #368]	; (800214c <main+0x434>)
 8001fdc:	2200      	movs	r2, #0
 8001fde:	801a      	strh	r2, [r3, #0]
				}
			}

			// Plant generation
			if (tick - plantSubTick == nextPlantTickDel) {
 8001fe0:	4b5b      	ldr	r3, [pc, #364]	; (8002150 <main+0x438>)
 8001fe2:	681a      	ldr	r2, [r3, #0]
 8001fe4:	4b5b      	ldr	r3, [pc, #364]	; (8002154 <main+0x43c>)
 8001fe6:	681b      	ldr	r3, [r3, #0]
 8001fe8:	1ad3      	subs	r3, r2, r3
 8001fea:	4a5b      	ldr	r2, [pc, #364]	; (8002158 <main+0x440>)
 8001fec:	8812      	ldrh	r2, [r2, #0]
 8001fee:	4293      	cmp	r3, r2
 8001ff0:	d114      	bne.n	800201c <main+0x304>
				plantHeader = Append(plantHeader, 96, 59);
 8001ff2:	223b      	movs	r2, #59	; 0x3b
 8001ff4:	2160      	movs	r1, #96	; 0x60
 8001ff6:	68b8      	ldr	r0, [r7, #8]
 8001ff8:	f7ff fd64 	bl	8001ac4 <Append>
 8001ffc:	60b8      	str	r0, [r7, #8]
				nextPlantTickDel = Random(tick, 80, 160);
 8001ffe:	4b54      	ldr	r3, [pc, #336]	; (8002150 <main+0x438>)
 8002000:	681b      	ldr	r3, [r3, #0]
 8002002:	22a0      	movs	r2, #160	; 0xa0
 8002004:	2150      	movs	r1, #80	; 0x50
 8002006:	4618      	mov	r0, r3
 8002008:	f7ff fe63 	bl	8001cd2 <Random>
 800200c:	4603      	mov	r3, r0
 800200e:	b29a      	uxth	r2, r3
 8002010:	4b51      	ldr	r3, [pc, #324]	; (8002158 <main+0x440>)
 8002012:	801a      	strh	r2, [r3, #0]
				plantSubTick = tick;
 8002014:	4b4e      	ldr	r3, [pc, #312]	; (8002150 <main+0x438>)
 8002016:	681b      	ldr	r3, [r3, #0]
 8002018:	4a4e      	ldr	r2, [pc, #312]	; (8002154 <main+0x43c>)
 800201a:	6013      	str	r3, [r2, #0]
			}
			// Clound generation
			if (tick - cloudSubTick == nextCloudTickDel) {
 800201c:	4b4c      	ldr	r3, [pc, #304]	; (8002150 <main+0x438>)
 800201e:	681a      	ldr	r2, [r3, #0]
 8002020:	4b4e      	ldr	r3, [pc, #312]	; (800215c <main+0x444>)
 8002022:	681b      	ldr	r3, [r3, #0]
 8002024:	1ad3      	subs	r3, r2, r3
 8002026:	4a4e      	ldr	r2, [pc, #312]	; (8002160 <main+0x448>)
 8002028:	8812      	ldrh	r2, [r2, #0]
 800202a:	4293      	cmp	r3, r2
 800202c:	d11e      	bne.n	800206c <main+0x354>
				cloudHeader = Append(cloudHeader, 96, Random(tick, 12, 20));
 800202e:	4b48      	ldr	r3, [pc, #288]	; (8002150 <main+0x438>)
 8002030:	681b      	ldr	r3, [r3, #0]
 8002032:	2214      	movs	r2, #20
 8002034:	210c      	movs	r1, #12
 8002036:	4618      	mov	r0, r3
 8002038:	f7ff fe4b 	bl	8001cd2 <Random>
 800203c:	4603      	mov	r3, r0
 800203e:	461a      	mov	r2, r3
 8002040:	2160      	movs	r1, #96	; 0x60
 8002042:	68f8      	ldr	r0, [r7, #12]
 8002044:	f7ff fd3e 	bl	8001ac4 <Append>
 8002048:	60f8      	str	r0, [r7, #12]
				nextCloudTickDel = Random(tick, 1200, 2000);
 800204a:	4b41      	ldr	r3, [pc, #260]	; (8002150 <main+0x438>)
 800204c:	681b      	ldr	r3, [r3, #0]
 800204e:	f44f 62fa 	mov.w	r2, #2000	; 0x7d0
 8002052:	f44f 6196 	mov.w	r1, #1200	; 0x4b0
 8002056:	4618      	mov	r0, r3
 8002058:	f7ff fe3b 	bl	8001cd2 <Random>
 800205c:	4603      	mov	r3, r0
 800205e:	b29a      	uxth	r2, r3
 8002060:	4b3f      	ldr	r3, [pc, #252]	; (8002160 <main+0x448>)
 8002062:	801a      	strh	r2, [r3, #0]
				cloudSubTick = tick;
 8002064:	4b3a      	ldr	r3, [pc, #232]	; (8002150 <main+0x438>)
 8002066:	681b      	ldr	r3, [r3, #0]
 8002068:	4a3c      	ldr	r2, [pc, #240]	; (800215c <main+0x444>)
 800206a:	6013      	str	r3, [r2, #0]
			}

			// Reset canvas
			LCD_Fill(flipStatus);
 800206c:	4b3d      	ldr	r3, [pc, #244]	; (8002164 <main+0x44c>)
 800206e:	781b      	ldrb	r3, [r3, #0]
 8002070:	4618      	mov	r0, r3
 8002072:	f7ff fc73 	bl	800195c <LCD_Fill>
			// Draw ground
			LCD_DrawLine(77, 0, 96, DRAWMODE_ADD, flipStatus);
 8002076:	4b3b      	ldr	r3, [pc, #236]	; (8002164 <main+0x44c>)
 8002078:	781b      	ldrb	r3, [r3, #0]
 800207a:	9300      	str	r3, [sp, #0]
 800207c:	2300      	movs	r3, #0
 800207e:	2260      	movs	r2, #96	; 0x60
 8002080:	2100      	movs	r1, #0
 8002082:	204d      	movs	r0, #77	; 0x4d
 8002084:	f7ff fb46 	bl	8001714 <LCD_DrawLine>

			// Obj shift
			plantHeader = ShiftX(plantHeader, -1 * overallSpeed);
 8002088:	4b37      	ldr	r3, [pc, #220]	; (8002168 <main+0x450>)
 800208a:	681b      	ldr	r3, [r3, #0]
 800208c:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000
 8002090:	4619      	mov	r1, r3
 8002092:	68b8      	ldr	r0, [r7, #8]
 8002094:	f7ff fdd6 	bl	8001c44 <ShiftX>
 8002098:	60b8      	str	r0, [r7, #8]
			cloudHeader = ShiftX(cloudHeader, -0.1 * overallSpeed);
 800209a:	4b33      	ldr	r3, [pc, #204]	; (8002168 <main+0x450>)
 800209c:	681b      	ldr	r3, [r3, #0]
 800209e:	4618      	mov	r0, r3
 80020a0:	f7fe f9c2 	bl	8000428 <__aeabi_f2d>
 80020a4:	a326      	add	r3, pc, #152	; (adr r3, 8002140 <main+0x428>)
 80020a6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80020aa:	f7fe fa15 	bl	80004d8 <__aeabi_dmul>
 80020ae:	4602      	mov	r2, r0
 80020b0:	460b      	mov	r3, r1
 80020b2:	4610      	mov	r0, r2
 80020b4:	4619      	mov	r1, r3
 80020b6:	f7fe fcd1 	bl	8000a5c <__aeabi_d2f>
 80020ba:	4603      	mov	r3, r0
 80020bc:	4619      	mov	r1, r3
 80020be:	68f8      	ldr	r0, [r7, #12]
 80020c0:	f7ff fdc0 	bl	8001c44 <ShiftX>
 80020c4:	60f8      	str	r0, [r7, #12]

			dinoHeader->y = dinoVerticalMovement;
 80020c6:	4b29      	ldr	r3, [pc, #164]	; (800216c <main+0x454>)
 80020c8:	f9b3 3000 	ldrsh.w	r3, [r3]
 80020cc:	4618      	mov	r0, r3
 80020ce:	f7fe fdcf 	bl	8000c70 <__aeabi_i2f>
 80020d2:	4602      	mov	r2, r0
 80020d4:	697b      	ldr	r3, [r7, #20]
 80020d6:	609a      	str	r2, [r3, #8]
			// Culling masks
			ptr = plantHeader;
 80020d8:	4a25      	ldr	r2, [pc, #148]	; (8002170 <main+0x458>)
 80020da:	68bb      	ldr	r3, [r7, #8]
 80020dc:	6013      	str	r3, [r2, #0]
			for (;;) {
				if (ptr->full) {
 80020de:	4b24      	ldr	r3, [pc, #144]	; (8002170 <main+0x458>)
 80020e0:	681b      	ldr	r3, [r3, #0]
 80020e2:	7b9b      	ldrb	r3, [r3, #14]
 80020e4:	2b00      	cmp	r3, #0
 80020e6:	d014      	beq.n	8002112 <main+0x3fa>
					LCD_DrawLine(77, ptr->x + 2, 6, DRAWMODE_CULL, flipStatus);
 80020e8:	4b21      	ldr	r3, [pc, #132]	; (8002170 <main+0x458>)
 80020ea:	681b      	ldr	r3, [r3, #0]
 80020ec:	685b      	ldr	r3, [r3, #4]
 80020ee:	f04f 4180 	mov.w	r1, #1073741824	; 0x40000000
 80020f2:	4618      	mov	r0, r3
 80020f4:	f7fe fd08 	bl	8000b08 <__addsf3>
 80020f8:	4603      	mov	r3, r0
 80020fa:	4618      	mov	r0, r3
 80020fc:	f7fe ffd2 	bl	80010a4 <__aeabi_f2iz>
 8002100:	4601      	mov	r1, r0
 8002102:	4b18      	ldr	r3, [pc, #96]	; (8002164 <main+0x44c>)
 8002104:	781b      	ldrb	r3, [r3, #0]
 8002106:	9300      	str	r3, [sp, #0]
 8002108:	2301      	movs	r3, #1
 800210a:	2206      	movs	r2, #6
 800210c:	204d      	movs	r0, #77	; 0x4d
 800210e:	f7ff fb01 	bl	8001714 <LCD_DrawLine>
				}
				// If looped through all / next buffer is empty
				if (!ptr->next->full || ptr->next == plantHeader) {
 8002112:	4b17      	ldr	r3, [pc, #92]	; (8002170 <main+0x458>)
 8002114:	681b      	ldr	r3, [r3, #0]
 8002116:	691b      	ldr	r3, [r3, #16]
 8002118:	7b9b      	ldrb	r3, [r3, #14]
 800211a:	f083 0301 	eor.w	r3, r3, #1
 800211e:	b2db      	uxtb	r3, r3
 8002120:	2b00      	cmp	r3, #0
 8002122:	d127      	bne.n	8002174 <main+0x45c>
 8002124:	4b12      	ldr	r3, [pc, #72]	; (8002170 <main+0x458>)
 8002126:	681b      	ldr	r3, [r3, #0]
 8002128:	691b      	ldr	r3, [r3, #16]
 800212a:	68ba      	ldr	r2, [r7, #8]
 800212c:	429a      	cmp	r2, r3
 800212e:	d021      	beq.n	8002174 <main+0x45c>
					break;
				}
				ptr = ptr->next;
 8002130:	4b0f      	ldr	r3, [pc, #60]	; (8002170 <main+0x458>)
 8002132:	681b      	ldr	r3, [r3, #0]
 8002134:	691b      	ldr	r3, [r3, #16]
 8002136:	4a0e      	ldr	r2, [pc, #56]	; (8002170 <main+0x458>)
 8002138:	6013      	str	r3, [r2, #0]
				if (ptr->full) {
 800213a:	e7d0      	b.n	80020de <main+0x3c6>
 800213c:	f3af 8000 	nop.w
 8002140:	9999999a 	.word	0x9999999a
 8002144:	bfb99999 	.word	0xbfb99999
 8002148:	2000015e 	.word	0x2000015e
 800214c:	20000160 	.word	0x20000160
 8002150:	20000168 	.word	0x20000168
 8002154:	2000016c 	.word	0x2000016c
 8002158:	20000162 	.word	0x20000162
 800215c:	20000170 	.word	0x20000170
 8002160:	20000164 	.word	0x20000164
 8002164:	2000015f 	.word	0x2000015f
 8002168:	20000178 	.word	0x20000178
 800216c:	20000174 	.word	0x20000174
 8002170:	2000017c 	.word	0x2000017c
			}
			LCD_DrawLine(dinoHeader->y + 19, dinoHeader->x + 3, 10,
 8002174:	697b      	ldr	r3, [r7, #20]
 8002176:	689b      	ldr	r3, [r3, #8]
 8002178:	49a2      	ldr	r1, [pc, #648]	; (8002404 <main+0x6ec>)
 800217a:	4618      	mov	r0, r3
 800217c:	f7fe fcc4 	bl	8000b08 <__addsf3>
 8002180:	4603      	mov	r3, r0
 8002182:	4618      	mov	r0, r3
 8002184:	f7fe ffb4 	bl	80010f0 <__aeabi_f2uiz>
 8002188:	4603      	mov	r3, r0
 800218a:	b2dc      	uxtb	r4, r3
 800218c:	697b      	ldr	r3, [r7, #20]
 800218e:	685b      	ldr	r3, [r3, #4]
 8002190:	499d      	ldr	r1, [pc, #628]	; (8002408 <main+0x6f0>)
 8002192:	4618      	mov	r0, r3
 8002194:	f7fe fcb8 	bl	8000b08 <__addsf3>
 8002198:	4603      	mov	r3, r0
 800219a:	4618      	mov	r0, r3
 800219c:	f7fe ff82 	bl	80010a4 <__aeabi_f2iz>
 80021a0:	4601      	mov	r1, r0
 80021a2:	4b9a      	ldr	r3, [pc, #616]	; (800240c <main+0x6f4>)
 80021a4:	781b      	ldrb	r3, [r3, #0]
 80021a6:	9300      	str	r3, [sp, #0]
 80021a8:	2301      	movs	r3, #1
 80021aa:	220a      	movs	r2, #10
 80021ac:	4620      	mov	r0, r4
 80021ae:	f7ff fab1 	bl	8001714 <LCD_DrawLine>
			DRAWMODE_CULL, flipStatus);
			// Render fire
			if (!isJumping) {
 80021b2:	4b97      	ldr	r3, [pc, #604]	; (8002410 <main+0x6f8>)
 80021b4:	781b      	ldrb	r3, [r3, #0]
 80021b6:	f083 0301 	eor.w	r3, r3, #1
 80021ba:	b2db      	uxtb	r3, r3
 80021bc:	2b00      	cmp	r3, #0
 80021be:	d024      	beq.n	800220a <main+0x4f2>
				if (FIRE_BUTTON) {
 80021c0:	4b94      	ldr	r3, [pc, #592]	; (8002414 <main+0x6fc>)
 80021c2:	781b      	ldrb	r3, [r3, #0]
 80021c4:	2b00      	cmp	r3, #0
 80021c6:	d020      	beq.n	800220a <main+0x4f2>
					fireHeader->bmp = (uint8_t*) Fire[(tick / (int)(30 / overallSpeed)) % 2];
 80021c8:	4b93      	ldr	r3, [pc, #588]	; (8002418 <main+0x700>)
 80021ca:	681c      	ldr	r4, [r3, #0]
 80021cc:	4b93      	ldr	r3, [pc, #588]	; (800241c <main+0x704>)
 80021ce:	681b      	ldr	r3, [r3, #0]
 80021d0:	4619      	mov	r1, r3
 80021d2:	4893      	ldr	r0, [pc, #588]	; (8002420 <main+0x708>)
 80021d4:	f7fe fe54 	bl	8000e80 <__aeabi_fdiv>
 80021d8:	4603      	mov	r3, r0
 80021da:	4618      	mov	r0, r3
 80021dc:	f7fe ff62 	bl	80010a4 <__aeabi_f2iz>
 80021e0:	4603      	mov	r3, r0
 80021e2:	fbb4 f3f3 	udiv	r3, r4, r3
 80021e6:	f003 0201 	and.w	r2, r3, #1
 80021ea:	4613      	mov	r3, r2
 80021ec:	011b      	lsls	r3, r3, #4
 80021ee:	1a9b      	subs	r3, r3, r2
 80021f0:	011a      	lsls	r2, r3, #4
 80021f2:	1ad2      	subs	r2, r2, r3
 80021f4:	4b8b      	ldr	r3, [pc, #556]	; (8002424 <main+0x70c>)
 80021f6:	441a      	add	r2, r3
 80021f8:	693b      	ldr	r3, [r7, #16]
 80021fa:	601a      	str	r2, [r3, #0]
					LCD_LoadObjs(fireHeader, DRAWMODE_ADD, REPEATMODE_NONE, flipStatus);
 80021fc:	4b83      	ldr	r3, [pc, #524]	; (800240c <main+0x6f4>)
 80021fe:	781b      	ldrb	r3, [r3, #0]
 8002200:	2200      	movs	r2, #0
 8002202:	2100      	movs	r1, #0
 8002204:	6938      	ldr	r0, [r7, #16]
 8002206:	f7ff f8a7 	bl	8001358 <LCD_LoadObjs>
				}
			}

			LCD_LoadObjs(plantHeader, DRAWMODE_ADD, REPEATMODE_NONE,
 800220a:	4b80      	ldr	r3, [pc, #512]	; (800240c <main+0x6f4>)
 800220c:	781b      	ldrb	r3, [r3, #0]
 800220e:	2200      	movs	r2, #0
 8002210:	2100      	movs	r1, #0
 8002212:	68b8      	ldr	r0, [r7, #8]
 8002214:	f7ff f8a0 	bl	8001358 <LCD_LoadObjs>
					flipStatus);
			LCD_LoadObjs(cloudHeader, DRAWMODE_ADD, REPEATMODE_NONE,
 8002218:	4b7c      	ldr	r3, [pc, #496]	; (800240c <main+0x6f4>)
 800221a:	781b      	ldrb	r3, [r3, #0]
 800221c:	2200      	movs	r2, #0
 800221e:	2100      	movs	r1, #0
 8002220:	68f8      	ldr	r0, [r7, #12]
 8002222:	f7ff f899 	bl	8001358 <LCD_LoadObjs>
					flipStatus);

			// Check death
			ptr = plantHeader;
 8002226:	4a80      	ldr	r2, [pc, #512]	; (8002428 <main+0x710>)
 8002228:	68bb      	ldr	r3, [r7, #8]
 800222a:	6013      	str	r3, [r2, #0]
			for (;;) {
				if (ptr->full) {
 800222c:	4b7e      	ldr	r3, [pc, #504]	; (8002428 <main+0x710>)
 800222e:	681b      	ldr	r3, [r3, #0]
 8002230:	7b9b      	ldrb	r3, [r3, #14]
 8002232:	2b00      	cmp	r3, #0
 8002234:	d05b      	beq.n	80022ee <main+0x5d6>
					if (IsOverlapping(dinoHeader->x + 3, dinoHeader->y,
 8002236:	697b      	ldr	r3, [r7, #20]
 8002238:	685b      	ldr	r3, [r3, #4]
 800223a:	4973      	ldr	r1, [pc, #460]	; (8002408 <main+0x6f0>)
 800223c:	4618      	mov	r0, r3
 800223e:	f7fe fc63 	bl	8000b08 <__addsf3>
 8002242:	4603      	mov	r3, r0
 8002244:	4618      	mov	r0, r3
 8002246:	f7fe ff2d 	bl	80010a4 <__aeabi_f2iz>
 800224a:	4603      	mov	r3, r0
 800224c:	b21d      	sxth	r5, r3
 800224e:	697b      	ldr	r3, [r7, #20]
 8002250:	689b      	ldr	r3, [r3, #8]
 8002252:	4618      	mov	r0, r3
 8002254:	f7fe ff26 	bl	80010a4 <__aeabi_f2iz>
 8002258:	4603      	mov	r3, r0
 800225a:	b21e      	sxth	r6, r3
							dinoHeader->x + 23 - 7, dinoHeader->y + 21 - 4,
 800225c:	697b      	ldr	r3, [r7, #20]
 800225e:	685b      	ldr	r3, [r3, #4]
 8002260:	4972      	ldr	r1, [pc, #456]	; (800242c <main+0x714>)
 8002262:	4618      	mov	r0, r3
 8002264:	f7fe fc50 	bl	8000b08 <__addsf3>
 8002268:	4603      	mov	r3, r0
 800226a:	4971      	ldr	r1, [pc, #452]	; (8002430 <main+0x718>)
 800226c:	4618      	mov	r0, r3
 800226e:	f7fe fc49 	bl	8000b04 <__aeabi_fsub>
 8002272:	4603      	mov	r3, r0
					if (IsOverlapping(dinoHeader->x + 3, dinoHeader->y,
 8002274:	4618      	mov	r0, r3
 8002276:	f7fe ff15 	bl	80010a4 <__aeabi_f2iz>
 800227a:	4603      	mov	r3, r0
 800227c:	fa0f f883 	sxth.w	r8, r3
							dinoHeader->x + 23 - 7, dinoHeader->y + 21 - 4,
 8002280:	697b      	ldr	r3, [r7, #20]
 8002282:	689b      	ldr	r3, [r3, #8]
 8002284:	496b      	ldr	r1, [pc, #428]	; (8002434 <main+0x71c>)
 8002286:	4618      	mov	r0, r3
 8002288:	f7fe fc3e 	bl	8000b08 <__addsf3>
 800228c:	4603      	mov	r3, r0
 800228e:	f04f 4181 	mov.w	r1, #1082130432	; 0x40800000
 8002292:	4618      	mov	r0, r3
 8002294:	f7fe fc36 	bl	8000b04 <__aeabi_fsub>
 8002298:	4603      	mov	r3, r0
					if (IsOverlapping(dinoHeader->x + 3, dinoHeader->y,
 800229a:	4618      	mov	r0, r3
 800229c:	f7fe ff02 	bl	80010a4 <__aeabi_f2iz>
 80022a0:	4603      	mov	r3, r0
 80022a2:	fa0f f983 	sxth.w	r9, r3
							ptr->x, 59, ptr->x + 9, 59 + 21)) {
 80022a6:	4b60      	ldr	r3, [pc, #384]	; (8002428 <main+0x710>)
 80022a8:	681b      	ldr	r3, [r3, #0]
 80022aa:	685b      	ldr	r3, [r3, #4]
					if (IsOverlapping(dinoHeader->x + 3, dinoHeader->y,
 80022ac:	4618      	mov	r0, r3
 80022ae:	f7fe fef9 	bl	80010a4 <__aeabi_f2iz>
 80022b2:	4603      	mov	r3, r0
 80022b4:	b21c      	sxth	r4, r3
							ptr->x, 59, ptr->x + 9, 59 + 21)) {
 80022b6:	4b5c      	ldr	r3, [pc, #368]	; (8002428 <main+0x710>)
 80022b8:	681b      	ldr	r3, [r3, #0]
 80022ba:	685b      	ldr	r3, [r3, #4]
 80022bc:	495e      	ldr	r1, [pc, #376]	; (8002438 <main+0x720>)
 80022be:	4618      	mov	r0, r3
 80022c0:	f7fe fc22 	bl	8000b08 <__addsf3>
 80022c4:	4603      	mov	r3, r0
					if (IsOverlapping(dinoHeader->x + 3, dinoHeader->y,
 80022c6:	4618      	mov	r0, r3
 80022c8:	f7fe feec 	bl	80010a4 <__aeabi_f2iz>
 80022cc:	4603      	mov	r3, r0
 80022ce:	b21b      	sxth	r3, r3
 80022d0:	2250      	movs	r2, #80	; 0x50
 80022d2:	9203      	str	r2, [sp, #12]
 80022d4:	9302      	str	r3, [sp, #8]
 80022d6:	233b      	movs	r3, #59	; 0x3b
 80022d8:	9301      	str	r3, [sp, #4]
 80022da:	9400      	str	r4, [sp, #0]
 80022dc:	464b      	mov	r3, r9
 80022de:	4642      	mov	r2, r8
 80022e0:	4631      	mov	r1, r6
 80022e2:	4628      	mov	r0, r5
 80022e4:	f7ff fb9e 	bl	8001a24 <IsOverlapping>
 80022e8:	4603      	mov	r3, r0
 80022ea:	2b00      	cmp	r3, #0
 80022ec:	d165      	bne.n	80023ba <main+0x6a2>
						goto Dead;
					}
				}
				// If looped through all / next buffer is empty
				if (!ptr->next->full || ptr->next == plantHeader) {
 80022ee:	4b4e      	ldr	r3, [pc, #312]	; (8002428 <main+0x710>)
 80022f0:	681b      	ldr	r3, [r3, #0]
 80022f2:	691b      	ldr	r3, [r3, #16]
 80022f4:	7b9b      	ldrb	r3, [r3, #14]
 80022f6:	f083 0301 	eor.w	r3, r3, #1
 80022fa:	b2db      	uxtb	r3, r3
 80022fc:	2b00      	cmp	r3, #0
 80022fe:	d10b      	bne.n	8002318 <main+0x600>
 8002300:	4b49      	ldr	r3, [pc, #292]	; (8002428 <main+0x710>)
 8002302:	681b      	ldr	r3, [r3, #0]
 8002304:	691b      	ldr	r3, [r3, #16]
 8002306:	68ba      	ldr	r2, [r7, #8]
 8002308:	429a      	cmp	r2, r3
 800230a:	d005      	beq.n	8002318 <main+0x600>
					break;
				}
				ptr = ptr->next;
 800230c:	4b46      	ldr	r3, [pc, #280]	; (8002428 <main+0x710>)
 800230e:	681b      	ldr	r3, [r3, #0]
 8002310:	691b      	ldr	r3, [r3, #16]
 8002312:	4a45      	ldr	r2, [pc, #276]	; (8002428 <main+0x710>)
 8002314:	6013      	str	r3, [r2, #0]
				if (ptr->full) {
 8002316:	e789      	b.n	800222c <main+0x514>
			}

			// Render dino!
			// Dino is jumping
			if (isJumping) {
 8002318:	4b3d      	ldr	r3, [pc, #244]	; (8002410 <main+0x6f8>)
 800231a:	781b      	ldrb	r3, [r3, #0]
 800231c:	2b00      	cmp	r3, #0
 800231e:	d003      	beq.n	8002328 <main+0x610>
				dinoHeader->bmp = (uint8_t*) DinoNormalS;
 8002320:	697b      	ldr	r3, [r7, #20]
 8002322:	4a46      	ldr	r2, [pc, #280]	; (800243c <main+0x724>)
 8002324:	601a      	str	r2, [r3, #0]
 8002326:	e038      	b.n	800239a <main+0x682>
			}
			// Fire dino
			else if (FIRE_BUTTON) {
 8002328:	4b3a      	ldr	r3, [pc, #232]	; (8002414 <main+0x6fc>)
 800232a:	781b      	ldrb	r3, [r3, #0]
 800232c:	2b00      	cmp	r3, #0
 800232e:	d01a      	beq.n	8002366 <main+0x64e>
				dinoHeader->bmp = (uint8_t*) DinoFireRunning[(tick / (int)(16 / overallSpeed)) % 2];
 8002330:	4b39      	ldr	r3, [pc, #228]	; (8002418 <main+0x700>)
 8002332:	681c      	ldr	r4, [r3, #0]
 8002334:	4b39      	ldr	r3, [pc, #228]	; (800241c <main+0x704>)
 8002336:	681b      	ldr	r3, [r3, #0]
 8002338:	4619      	mov	r1, r3
 800233a:	f04f 4083 	mov.w	r0, #1098907648	; 0x41800000
 800233e:	f7fe fd9f 	bl	8000e80 <__aeabi_fdiv>
 8002342:	4603      	mov	r3, r0
 8002344:	4618      	mov	r0, r3
 8002346:	f7fe fead 	bl	80010a4 <__aeabi_f2iz>
 800234a:	4603      	mov	r3, r0
 800234c:	fbb4 f3f3 	udiv	r3, r4, r3
 8002350:	f003 0201 	and.w	r2, r3, #1
 8002354:	4613      	mov	r3, r2
 8002356:	015b      	lsls	r3, r3, #5
 8002358:	4413      	add	r3, r2
 800235a:	005b      	lsls	r3, r3, #1
 800235c:	4a38      	ldr	r2, [pc, #224]	; (8002440 <main+0x728>)
 800235e:	441a      	add	r2, r3
 8002360:	697b      	ldr	r3, [r7, #20]
 8002362:	601a      	str	r2, [r3, #0]
 8002364:	e019      	b.n	800239a <main+0x682>
			}
			// Dino is running normally
			else {
				dinoHeader->bmp = (uint8_t*) DinoNormalRunning[(tick / (int)(16 / overallSpeed)) % 2];
 8002366:	4b2c      	ldr	r3, [pc, #176]	; (8002418 <main+0x700>)
 8002368:	681c      	ldr	r4, [r3, #0]
 800236a:	4b2c      	ldr	r3, [pc, #176]	; (800241c <main+0x704>)
 800236c:	681b      	ldr	r3, [r3, #0]
 800236e:	4619      	mov	r1, r3
 8002370:	f04f 4083 	mov.w	r0, #1098907648	; 0x41800000
 8002374:	f7fe fd84 	bl	8000e80 <__aeabi_fdiv>
 8002378:	4603      	mov	r3, r0
 800237a:	4618      	mov	r0, r3
 800237c:	f7fe fe92 	bl	80010a4 <__aeabi_f2iz>
 8002380:	4603      	mov	r3, r0
 8002382:	fbb4 f3f3 	udiv	r3, r4, r3
 8002386:	f003 0201 	and.w	r2, r3, #1
 800238a:	4613      	mov	r3, r2
 800238c:	015b      	lsls	r3, r3, #5
 800238e:	4413      	add	r3, r2
 8002390:	005b      	lsls	r3, r3, #1
 8002392:	4a2c      	ldr	r2, [pc, #176]	; (8002444 <main+0x72c>)
 8002394:	441a      	add	r2, r3
 8002396:	697b      	ldr	r3, [r7, #20]
 8002398:	601a      	str	r2, [r3, #0]
			}
			LCD_LoadObjs(dinoHeader, DRAWMODE_ADD, REPEATMODE_NONE, flipStatus);
 800239a:	4b1c      	ldr	r3, [pc, #112]	; (800240c <main+0x6f4>)
 800239c:	781b      	ldrb	r3, [r3, #0]
 800239e:	2200      	movs	r2, #0
 80023a0:	2100      	movs	r1, #0
 80023a2:	6978      	ldr	r0, [r7, #20]
 80023a4:	f7fe ffd8 	bl	8001358 <LCD_LoadObjs>

			tick++;
 80023a8:	4b1b      	ldr	r3, [pc, #108]	; (8002418 <main+0x700>)
 80023aa:	681b      	ldr	r3, [r3, #0]
 80023ac:	3301      	adds	r3, #1
 80023ae:	4a1a      	ldr	r2, [pc, #104]	; (8002418 <main+0x700>)
 80023b0:	6013      	str	r3, [r2, #0]
			LCD_Update(&MemDisp);
 80023b2:	4825      	ldr	r0, [pc, #148]	; (8002448 <main+0x730>)
 80023b4:	f7fe ff4c 	bl	8001250 <LCD_Update>
			if ((tick / 800) % 3 == 2) {
 80023b8:	e52e      	b.n	8001e18 <main+0x100>
						goto Dead;
 80023ba:	bf00      	nop
		}

		// Dead handler (outer loop)
		if (0) {
			Dead: dinoHeader->bmp = (uint8_t*) DinoDead;
 80023bc:	697b      	ldr	r3, [r7, #20]
 80023be:	4a23      	ldr	r2, [pc, #140]	; (800244c <main+0x734>)
 80023c0:	601a      	str	r2, [r3, #0]
			LCD_LoadObjs(dinoHeader, DRAWMODE_ADD, REPEATMODE_NONE, flipStatus);
 80023c2:	4b12      	ldr	r3, [pc, #72]	; (800240c <main+0x6f4>)
 80023c4:	781b      	ldrb	r3, [r3, #0]
 80023c6:	2200      	movs	r2, #0
 80023c8:	2100      	movs	r1, #0
 80023ca:	6978      	ldr	r0, [r7, #20]
 80023cc:	f7fe ffc4 	bl	8001358 <LCD_LoadObjs>
			LCD_Update(&MemDisp);
 80023d0:	481d      	ldr	r0, [pc, #116]	; (8002448 <main+0x730>)
 80023d2:	f7fe ff3d 	bl	8001250 <LCD_Update>

			HAL_Delay(600);
 80023d6:	f44f 7016 	mov.w	r0, #600	; 0x258
 80023da:	f000 fc33 	bl	8002c44 <HAL_Delay>

			for (uint8_t i = 0; i < 3; i++) {
 80023de:	2300      	movs	r3, #0
 80023e0:	71fb      	strb	r3, [r7, #7]
 80023e2:	e00a      	b.n	80023fa <main+0x6e2>
				LCD_Invert();
 80023e4:	f7ff fa9a 	bl	800191c <LCD_Invert>
				LCD_Update(&MemDisp);
 80023e8:	4817      	ldr	r0, [pc, #92]	; (8002448 <main+0x730>)
 80023ea:	f7fe ff31 	bl	8001250 <LCD_Update>
				HAL_Delay(60);
 80023ee:	203c      	movs	r0, #60	; 0x3c
 80023f0:	f000 fc28 	bl	8002c44 <HAL_Delay>
			for (uint8_t i = 0; i < 3; i++) {
 80023f4:	79fb      	ldrb	r3, [r7, #7]
 80023f6:	3301      	adds	r3, #1
 80023f8:	71fb      	strb	r3, [r7, #7]
 80023fa:	79fb      	ldrb	r3, [r7, #7]
 80023fc:	2b02      	cmp	r3, #2
 80023fe:	d9f1      	bls.n	80023e4 <main+0x6cc>
		LCD_LoadFull((uint8_t*) Title);
 8002400:	e4b1      	b.n	8001d66 <main+0x4e>
 8002402:	bf00      	nop
 8002404:	41980000 	.word	0x41980000
 8002408:	40400000 	.word	0x40400000
 800240c:	2000015f 	.word	0x2000015f
 8002410:	2000015e 	.word	0x2000015e
 8002414:	20000154 	.word	0x20000154
 8002418:	20000168 	.word	0x20000168
 800241c:	20000178 	.word	0x20000178
 8002420:	41f00000 	.word	0x41f00000
 8002424:	08005b3c 	.word	0x08005b3c
 8002428:	2000017c 	.word	0x2000017c
 800242c:	41b80000 	.word	0x41b80000
 8002430:	40e00000 	.word	0x40e00000
 8002434:	41a80000 	.word	0x41a80000
 8002438:	41100000 	.word	0x41100000
 800243c:	08005a74 	.word	0x08005a74
 8002440:	08005ab8 	.word	0x08005ab8
 8002444:	080059f0 	.word	0x080059f0
 8002448:	20000148 	.word	0x20000148
 800244c:	080059ac 	.word	0x080059ac

08002450 <SystemClock_Config>:

/**
 * @brief System Clock Configuration
 * @retval None
 */
void SystemClock_Config(void) {
 8002450:	b580      	push	{r7, lr}
 8002452:	b090      	sub	sp, #64	; 0x40
 8002454:	af00      	add	r7, sp, #0
	RCC_OscInitTypeDef RCC_OscInitStruct = { 0 };
 8002456:	f107 0318 	add.w	r3, r7, #24
 800245a:	2228      	movs	r2, #40	; 0x28
 800245c:	2100      	movs	r1, #0
 800245e:	4618      	mov	r0, r3
 8002460:	f002 f95e 	bl	8004720 <memset>
	RCC_ClkInitTypeDef RCC_ClkInitStruct = { 0 };
 8002464:	1d3b      	adds	r3, r7, #4
 8002466:	2200      	movs	r2, #0
 8002468:	601a      	str	r2, [r3, #0]
 800246a:	605a      	str	r2, [r3, #4]
 800246c:	609a      	str	r2, [r3, #8]
 800246e:	60da      	str	r2, [r3, #12]
 8002470:	611a      	str	r2, [r3, #16]

	/** Initializes the RCC Oscillators according to the specified parameters
	 * in the RCC_OscInitTypeDef structure.
	 */
	RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8002472:	2302      	movs	r3, #2
 8002474:	61bb      	str	r3, [r7, #24]
	RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8002476:	2301      	movs	r3, #1
 8002478:	62bb      	str	r3, [r7, #40]	; 0x28
	RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 800247a:	2310      	movs	r3, #16
 800247c:	62fb      	str	r3, [r7, #44]	; 0x2c
	RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800247e:	2302      	movs	r3, #2
 8002480:	637b      	str	r3, [r7, #52]	; 0x34
	RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI_DIV2;
 8002482:	2300      	movs	r3, #0
 8002484:	63bb      	str	r3, [r7, #56]	; 0x38
	RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL8;
 8002486:	f44f 13c0 	mov.w	r3, #1572864	; 0x180000
 800248a:	63fb      	str	r3, [r7, #60]	; 0x3c
	if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK) {
 800248c:	f107 0318 	add.w	r3, r7, #24
 8002490:	4618      	mov	r0, r3
 8002492:	f000 febd 	bl	8003210 <HAL_RCC_OscConfig>
 8002496:	4603      	mov	r3, r0
 8002498:	2b00      	cmp	r3, #0
 800249a:	d001      	beq.n	80024a0 <SystemClock_Config+0x50>
		Error_Handler();
 800249c:	f000 f96e 	bl	800277c <Error_Handler>
	}

	/** Initializes the CPU, AHB and APB buses clocks
	 */
	RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_SYSCLK
 80024a0:	230f      	movs	r3, #15
 80024a2:	607b      	str	r3, [r7, #4]
			| RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
	RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80024a4:	2302      	movs	r3, #2
 80024a6:	60bb      	str	r3, [r7, #8]
	RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80024a8:	2300      	movs	r3, #0
 80024aa:	60fb      	str	r3, [r7, #12]
	RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 80024ac:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80024b0:	613b      	str	r3, [r7, #16]
	RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80024b2:	2300      	movs	r3, #0
 80024b4:	617b      	str	r3, [r7, #20]

	if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK) {
 80024b6:	1d3b      	adds	r3, r7, #4
 80024b8:	2101      	movs	r1, #1
 80024ba:	4618      	mov	r0, r3
 80024bc:	f001 f92a 	bl	8003714 <HAL_RCC_ClockConfig>
 80024c0:	4603      	mov	r3, r0
 80024c2:	2b00      	cmp	r3, #0
 80024c4:	d001      	beq.n	80024ca <SystemClock_Config+0x7a>
		Error_Handler();
 80024c6:	f000 f959 	bl	800277c <Error_Handler>
	}
}
 80024ca:	bf00      	nop
 80024cc:	3740      	adds	r7, #64	; 0x40
 80024ce:	46bd      	mov	sp, r7
 80024d0:	bd80      	pop	{r7, pc}
	...

080024d4 <MX_SPI1_Init>:
/**
 * @brief SPI1 Initialization Function
 * @param None
 * @retval None
 */
static void MX_SPI1_Init(void) {
 80024d4:	b580      	push	{r7, lr}
 80024d6:	af00      	add	r7, sp, #0

	/* USER CODE BEGIN SPI1_Init 1 */

	/* USER CODE END SPI1_Init 1 */
	/* SPI1 parameter configuration*/
	hspi1.Instance = SPI1;
 80024d8:	4b17      	ldr	r3, [pc, #92]	; (8002538 <MX_SPI1_Init+0x64>)
 80024da:	4a18      	ldr	r2, [pc, #96]	; (800253c <MX_SPI1_Init+0x68>)
 80024dc:	601a      	str	r2, [r3, #0]
	hspi1.Init.Mode = SPI_MODE_MASTER;
 80024de:	4b16      	ldr	r3, [pc, #88]	; (8002538 <MX_SPI1_Init+0x64>)
 80024e0:	f44f 7282 	mov.w	r2, #260	; 0x104
 80024e4:	605a      	str	r2, [r3, #4]
	hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 80024e6:	4b14      	ldr	r3, [pc, #80]	; (8002538 <MX_SPI1_Init+0x64>)
 80024e8:	2200      	movs	r2, #0
 80024ea:	609a      	str	r2, [r3, #8]
	hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 80024ec:	4b12      	ldr	r3, [pc, #72]	; (8002538 <MX_SPI1_Init+0x64>)
 80024ee:	2200      	movs	r2, #0
 80024f0:	60da      	str	r2, [r3, #12]
	hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 80024f2:	4b11      	ldr	r3, [pc, #68]	; (8002538 <MX_SPI1_Init+0x64>)
 80024f4:	2200      	movs	r2, #0
 80024f6:	611a      	str	r2, [r3, #16]
	hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 80024f8:	4b0f      	ldr	r3, [pc, #60]	; (8002538 <MX_SPI1_Init+0x64>)
 80024fa:	2200      	movs	r2, #0
 80024fc:	615a      	str	r2, [r3, #20]
	hspi1.Init.NSS = SPI_NSS_SOFT;
 80024fe:	4b0e      	ldr	r3, [pc, #56]	; (8002538 <MX_SPI1_Init+0x64>)
 8002500:	f44f 7200 	mov.w	r2, #512	; 0x200
 8002504:	619a      	str	r2, [r3, #24]
	hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_8;
 8002506:	4b0c      	ldr	r3, [pc, #48]	; (8002538 <MX_SPI1_Init+0x64>)
 8002508:	2210      	movs	r2, #16
 800250a:	61da      	str	r2, [r3, #28]
	hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 800250c:	4b0a      	ldr	r3, [pc, #40]	; (8002538 <MX_SPI1_Init+0x64>)
 800250e:	2200      	movs	r2, #0
 8002510:	621a      	str	r2, [r3, #32]
	hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 8002512:	4b09      	ldr	r3, [pc, #36]	; (8002538 <MX_SPI1_Init+0x64>)
 8002514:	2200      	movs	r2, #0
 8002516:	625a      	str	r2, [r3, #36]	; 0x24
	hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8002518:	4b07      	ldr	r3, [pc, #28]	; (8002538 <MX_SPI1_Init+0x64>)
 800251a:	2200      	movs	r2, #0
 800251c:	629a      	str	r2, [r3, #40]	; 0x28
	hspi1.Init.CRCPolynomial = 10;
 800251e:	4b06      	ldr	r3, [pc, #24]	; (8002538 <MX_SPI1_Init+0x64>)
 8002520:	220a      	movs	r2, #10
 8002522:	62da      	str	r2, [r3, #44]	; 0x2c
	if (HAL_SPI_Init(&hspi1) != HAL_OK) {
 8002524:	4804      	ldr	r0, [pc, #16]	; (8002538 <MX_SPI1_Init+0x64>)
 8002526:	f001 fa5b 	bl	80039e0 <HAL_SPI_Init>
 800252a:	4603      	mov	r3, r0
 800252c:	2b00      	cmp	r3, #0
 800252e:	d001      	beq.n	8002534 <MX_SPI1_Init+0x60>
		Error_Handler();
 8002530:	f000 f924 	bl	800277c <Error_Handler>
	}
	/* USER CODE BEGIN SPI1_Init 2 */

	/* USER CODE END SPI1_Init 2 */

}
 8002534:	bf00      	nop
 8002536:	bd80      	pop	{r7, pc}
 8002538:	200000a8 	.word	0x200000a8
 800253c:	40013000 	.word	0x40013000

08002540 <MX_TIM1_Init>:
/**
 * @brief TIM1 Initialization Function
 * @param None
 * @retval None
 */
static void MX_TIM1_Init(void) {
 8002540:	b580      	push	{r7, lr}
 8002542:	b086      	sub	sp, #24
 8002544:	af00      	add	r7, sp, #0

	/* USER CODE BEGIN TIM1_Init 0 */

	/* USER CODE END TIM1_Init 0 */

	TIM_ClockConfigTypeDef sClockSourceConfig = { 0 };
 8002546:	f107 0308 	add.w	r3, r7, #8
 800254a:	2200      	movs	r2, #0
 800254c:	601a      	str	r2, [r3, #0]
 800254e:	605a      	str	r2, [r3, #4]
 8002550:	609a      	str	r2, [r3, #8]
 8002552:	60da      	str	r2, [r3, #12]
	TIM_MasterConfigTypeDef sMasterConfig = { 0 };
 8002554:	463b      	mov	r3, r7
 8002556:	2200      	movs	r2, #0
 8002558:	601a      	str	r2, [r3, #0]
 800255a:	605a      	str	r2, [r3, #4]

	/* USER CODE BEGIN TIM1_Init 1 */

	/* USER CODE END TIM1_Init 1 */
	htim1.Instance = TIM1;
 800255c:	4b1e      	ldr	r3, [pc, #120]	; (80025d8 <MX_TIM1_Init+0x98>)
 800255e:	4a1f      	ldr	r2, [pc, #124]	; (80025dc <MX_TIM1_Init+0x9c>)
 8002560:	601a      	str	r2, [r3, #0]
	htim1.Init.Prescaler = 1000 - 1;
 8002562:	4b1d      	ldr	r3, [pc, #116]	; (80025d8 <MX_TIM1_Init+0x98>)
 8002564:	f240 32e7 	movw	r2, #999	; 0x3e7
 8002568:	605a      	str	r2, [r3, #4]
	htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 800256a:	4b1b      	ldr	r3, [pc, #108]	; (80025d8 <MX_TIM1_Init+0x98>)
 800256c:	2200      	movs	r2, #0
 800256e:	609a      	str	r2, [r3, #8]
	htim1.Init.Period = 100 - 1;
 8002570:	4b19      	ldr	r3, [pc, #100]	; (80025d8 <MX_TIM1_Init+0x98>)
 8002572:	2263      	movs	r2, #99	; 0x63
 8002574:	60da      	str	r2, [r3, #12]
	htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002576:	4b18      	ldr	r3, [pc, #96]	; (80025d8 <MX_TIM1_Init+0x98>)
 8002578:	2200      	movs	r2, #0
 800257a:	611a      	str	r2, [r3, #16]
	htim1.Init.RepetitionCounter = 0;
 800257c:	4b16      	ldr	r3, [pc, #88]	; (80025d8 <MX_TIM1_Init+0x98>)
 800257e:	2200      	movs	r2, #0
 8002580:	615a      	str	r2, [r3, #20]
	htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8002582:	4b15      	ldr	r3, [pc, #84]	; (80025d8 <MX_TIM1_Init+0x98>)
 8002584:	2280      	movs	r2, #128	; 0x80
 8002586:	619a      	str	r2, [r3, #24]
	if (HAL_TIM_Base_Init(&htim1) != HAL_OK) {
 8002588:	4813      	ldr	r0, [pc, #76]	; (80025d8 <MX_TIM1_Init+0x98>)
 800258a:	f001 fc8f 	bl	8003eac <HAL_TIM_Base_Init>
 800258e:	4603      	mov	r3, r0
 8002590:	2b00      	cmp	r3, #0
 8002592:	d001      	beq.n	8002598 <MX_TIM1_Init+0x58>
		Error_Handler();
 8002594:	f000 f8f2 	bl	800277c <Error_Handler>
	}
	sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8002598:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800259c:	60bb      	str	r3, [r7, #8]
	if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK) {
 800259e:	f107 0308 	add.w	r3, r7, #8
 80025a2:	4619      	mov	r1, r3
 80025a4:	480c      	ldr	r0, [pc, #48]	; (80025d8 <MX_TIM1_Init+0x98>)
 80025a6:	f001 fe2b 	bl	8004200 <HAL_TIM_ConfigClockSource>
 80025aa:	4603      	mov	r3, r0
 80025ac:	2b00      	cmp	r3, #0
 80025ae:	d001      	beq.n	80025b4 <MX_TIM1_Init+0x74>
		Error_Handler();
 80025b0:	f000 f8e4 	bl	800277c <Error_Handler>
	}
	sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80025b4:	2300      	movs	r3, #0
 80025b6:	603b      	str	r3, [r7, #0]
	sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80025b8:	2300      	movs	r3, #0
 80025ba:	607b      	str	r3, [r7, #4]
	if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig)
 80025bc:	463b      	mov	r3, r7
 80025be:	4619      	mov	r1, r3
 80025c0:	4805      	ldr	r0, [pc, #20]	; (80025d8 <MX_TIM1_Init+0x98>)
 80025c2:	f001 fffd 	bl	80045c0 <HAL_TIMEx_MasterConfigSynchronization>
 80025c6:	4603      	mov	r3, r0
 80025c8:	2b00      	cmp	r3, #0
 80025ca:	d001      	beq.n	80025d0 <MX_TIM1_Init+0x90>
			!= HAL_OK) {
		Error_Handler();
 80025cc:	f000 f8d6 	bl	800277c <Error_Handler>
	}
	/* USER CODE BEGIN TIM1_Init 2 */

	/* USER CODE END TIM1_Init 2 */

}
 80025d0:	bf00      	nop
 80025d2:	3718      	adds	r7, #24
 80025d4:	46bd      	mov	sp, r7
 80025d6:	bd80      	pop	{r7, pc}
 80025d8:	20000100 	.word	0x20000100
 80025dc:	40012c00 	.word	0x40012c00

080025e0 <MX_GPIO_Init>:
/**
 * @brief GPIO Initialization Function
 * @param None
 * @retval None
 */
static void MX_GPIO_Init(void) {
 80025e0:	b580      	push	{r7, lr}
 80025e2:	b086      	sub	sp, #24
 80025e4:	af00      	add	r7, sp, #0
	GPIO_InitTypeDef GPIO_InitStruct = { 0 };
 80025e6:	f107 0308 	add.w	r3, r7, #8
 80025ea:	2200      	movs	r2, #0
 80025ec:	601a      	str	r2, [r3, #0]
 80025ee:	605a      	str	r2, [r3, #4]
 80025f0:	609a      	str	r2, [r3, #8]
 80025f2:	60da      	str	r2, [r3, #12]

	/* GPIO Ports Clock Enable */
	__HAL_RCC_GPIOA_CLK_ENABLE();
 80025f4:	4b1f      	ldr	r3, [pc, #124]	; (8002674 <MX_GPIO_Init+0x94>)
 80025f6:	699b      	ldr	r3, [r3, #24]
 80025f8:	4a1e      	ldr	r2, [pc, #120]	; (8002674 <MX_GPIO_Init+0x94>)
 80025fa:	f043 0304 	orr.w	r3, r3, #4
 80025fe:	6193      	str	r3, [r2, #24]
 8002600:	4b1c      	ldr	r3, [pc, #112]	; (8002674 <MX_GPIO_Init+0x94>)
 8002602:	699b      	ldr	r3, [r3, #24]
 8002604:	f003 0304 	and.w	r3, r3, #4
 8002608:	607b      	str	r3, [r7, #4]
 800260a:	687b      	ldr	r3, [r7, #4]
	__HAL_RCC_GPIOB_CLK_ENABLE();
 800260c:	4b19      	ldr	r3, [pc, #100]	; (8002674 <MX_GPIO_Init+0x94>)
 800260e:	699b      	ldr	r3, [r3, #24]
 8002610:	4a18      	ldr	r2, [pc, #96]	; (8002674 <MX_GPIO_Init+0x94>)
 8002612:	f043 0308 	orr.w	r3, r3, #8
 8002616:	6193      	str	r3, [r2, #24]
 8002618:	4b16      	ldr	r3, [pc, #88]	; (8002674 <MX_GPIO_Init+0x94>)
 800261a:	699b      	ldr	r3, [r3, #24]
 800261c:	f003 0308 	and.w	r3, r3, #8
 8002620:	603b      	str	r3, [r7, #0]
 8002622:	683b      	ldr	r3, [r7, #0]

	/*Configure GPIO pin Output Level */
	HAL_GPIO_WritePin(LED_B_GPIO_Port, LED_B_Pin, GPIO_PIN_SET);
 8002624:	2201      	movs	r2, #1
 8002626:	2104      	movs	r1, #4
 8002628:	4813      	ldr	r0, [pc, #76]	; (8002678 <MX_GPIO_Init+0x98>)
 800262a:	f000 fdd8 	bl	80031de <HAL_GPIO_WritePin>

	/*Configure GPIO pin Output Level */
	HAL_GPIO_WritePin(CS_GPIO_Port, CS_Pin, GPIO_PIN_RESET);
 800262e:	2200      	movs	r2, #0
 8002630:	2110      	movs	r1, #16
 8002632:	4811      	ldr	r0, [pc, #68]	; (8002678 <MX_GPIO_Init+0x98>)
 8002634:	f000 fdd3 	bl	80031de <HAL_GPIO_WritePin>

	/*Configure GPIO pins : LED_B_Pin CS_Pin */
	GPIO_InitStruct.Pin = LED_B_Pin | CS_Pin;
 8002638:	2314      	movs	r3, #20
 800263a:	60bb      	str	r3, [r7, #8]
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800263c:	2301      	movs	r3, #1
 800263e:	60fb      	str	r3, [r7, #12]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002640:	2300      	movs	r3, #0
 8002642:	613b      	str	r3, [r7, #16]
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002644:	2302      	movs	r3, #2
 8002646:	617b      	str	r3, [r7, #20]
	HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002648:	f107 0308 	add.w	r3, r7, #8
 800264c:	4619      	mov	r1, r3
 800264e:	480a      	ldr	r0, [pc, #40]	; (8002678 <MX_GPIO_Init+0x98>)
 8002650:	f000 fc2a 	bl	8002ea8 <HAL_GPIO_Init>

	/*Configure GPIO pins : KEY0_Pin KEY1_Pin */
	GPIO_InitStruct.Pin = KEY0_Pin | KEY1_Pin;
 8002654:	2303      	movs	r3, #3
 8002656:	60bb      	str	r3, [r7, #8]
	GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8002658:	2300      	movs	r3, #0
 800265a:	60fb      	str	r3, [r7, #12]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 800265c:	2300      	movs	r3, #0
 800265e:	613b      	str	r3, [r7, #16]
	HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002660:	f107 0308 	add.w	r3, r7, #8
 8002664:	4619      	mov	r1, r3
 8002666:	4805      	ldr	r0, [pc, #20]	; (800267c <MX_GPIO_Init+0x9c>)
 8002668:	f000 fc1e 	bl	8002ea8 <HAL_GPIO_Init>

}
 800266c:	bf00      	nop
 800266e:	3718      	adds	r7, #24
 8002670:	46bd      	mov	sp, r7
 8002672:	bd80      	pop	{r7, pc}
 8002674:	40021000 	.word	0x40021000
 8002678:	40010800 	.word	0x40010800
 800267c:	40010c00 	.word	0x40010c00

08002680 <KeyScan>:

/* USER CODE BEGIN 4 */
void KeyScan() {
 8002680:	b590      	push	{r4, r7, lr}
 8002682:	b083      	sub	sp, #12
 8002684:	af00      	add	r7, sp, #0
//	scanTick++;
	static uint8_t KeyBuffer[2] = { 0x00, 0x00 };

	KeyBuffer[0] = ((KeyBuffer[0] << 1) | (KEY0_STATE & 0x01));
 8002686:	4b30      	ldr	r3, [pc, #192]	; (8002748 <KeyScan+0xc8>)
 8002688:	781b      	ldrb	r3, [r3, #0]
 800268a:	005b      	lsls	r3, r3, #1
 800268c:	b25c      	sxtb	r4, r3
 800268e:	2101      	movs	r1, #1
 8002690:	482e      	ldr	r0, [pc, #184]	; (800274c <KeyScan+0xcc>)
 8002692:	f000 fd8d 	bl	80031b0 <HAL_GPIO_ReadPin>
 8002696:	4603      	mov	r3, r0
 8002698:	b25b      	sxtb	r3, r3
 800269a:	f003 0301 	and.w	r3, r3, #1
 800269e:	b25b      	sxtb	r3, r3
 80026a0:	4323      	orrs	r3, r4
 80026a2:	b25b      	sxtb	r3, r3
 80026a4:	b2da      	uxtb	r2, r3
 80026a6:	4b28      	ldr	r3, [pc, #160]	; (8002748 <KeyScan+0xc8>)
 80026a8:	701a      	strb	r2, [r3, #0]
	KeyBuffer[1] = ((KeyBuffer[1] << 1) | (KEY1_STATE & 0x01));
 80026aa:	4b27      	ldr	r3, [pc, #156]	; (8002748 <KeyScan+0xc8>)
 80026ac:	785b      	ldrb	r3, [r3, #1]
 80026ae:	005b      	lsls	r3, r3, #1
 80026b0:	b25c      	sxtb	r4, r3
 80026b2:	2102      	movs	r1, #2
 80026b4:	4825      	ldr	r0, [pc, #148]	; (800274c <KeyScan+0xcc>)
 80026b6:	f000 fd7b 	bl	80031b0 <HAL_GPIO_ReadPin>
 80026ba:	4603      	mov	r3, r0
 80026bc:	b25b      	sxtb	r3, r3
 80026be:	f003 0301 	and.w	r3, r3, #1
 80026c2:	b25b      	sxtb	r3, r3
 80026c4:	4323      	orrs	r3, r4
 80026c6:	b25b      	sxtb	r3, r3
 80026c8:	b2da      	uxtb	r2, r3
 80026ca:	4b1f      	ldr	r3, [pc, #124]	; (8002748 <KeyScan+0xc8>)
 80026cc:	705a      	strb	r2, [r3, #1]

	for (uint8_t j = 0; j < 2; j++) {
 80026ce:	2300      	movs	r3, #0
 80026d0:	71fb      	strb	r3, [r7, #7]
 80026d2:	e030      	b.n	8002736 <KeyScan+0xb6>
		if ((KeyBuffer[j] | 0xf0) == 0xff) {
 80026d4:	79fb      	ldrb	r3, [r7, #7]
 80026d6:	4a1c      	ldr	r2, [pc, #112]	; (8002748 <KeyScan+0xc8>)
 80026d8:	5cd3      	ldrb	r3, [r2, r3]
 80026da:	f063 030f 	orn	r3, r3, #15
 80026de:	b2db      	uxtb	r3, r3
 80026e0:	2bff      	cmp	r3, #255	; 0xff
 80026e2:	d110      	bne.n	8002706 <KeyScan+0x86>
			if (!KeyState[j]) {
 80026e4:	79fb      	ldrb	r3, [r7, #7]
 80026e6:	4a1a      	ldr	r2, [pc, #104]	; (8002750 <KeyScan+0xd0>)
 80026e8:	5cd3      	ldrb	r3, [r2, r3]
 80026ea:	f083 0301 	eor.w	r3, r3, #1
 80026ee:	b2db      	uxtb	r3, r3
 80026f0:	2b00      	cmp	r3, #0
 80026f2:	d003      	beq.n	80026fc <KeyScan+0x7c>
				KeyPressed[j] = 1;
 80026f4:	79fb      	ldrb	r3, [r7, #7]
 80026f6:	4a17      	ldr	r2, [pc, #92]	; (8002754 <KeyScan+0xd4>)
 80026f8:	2101      	movs	r1, #1
 80026fa:	54d1      	strb	r1, [r2, r3]
			}
			KeyState[j] = 1;
 80026fc:	79fb      	ldrb	r3, [r7, #7]
 80026fe:	4a14      	ldr	r2, [pc, #80]	; (8002750 <KeyScan+0xd0>)
 8002700:	2101      	movs	r1, #1
 8002702:	54d1      	strb	r1, [r2, r3]
 8002704:	e014      	b.n	8002730 <KeyScan+0xb0>
		} else if ((KeyBuffer[j] | 0xf0) == 0xf0) {
 8002706:	79fb      	ldrb	r3, [r7, #7]
 8002708:	4a0f      	ldr	r2, [pc, #60]	; (8002748 <KeyScan+0xc8>)
 800270a:	5cd3      	ldrb	r3, [r2, r3]
 800270c:	f063 030f 	orn	r3, r3, #15
 8002710:	b2db      	uxtb	r3, r3
 8002712:	2bf0      	cmp	r3, #240	; 0xf0
 8002714:	d10c      	bne.n	8002730 <KeyScan+0xb0>
			if (KeyState[j]) {
 8002716:	79fb      	ldrb	r3, [r7, #7]
 8002718:	4a0d      	ldr	r2, [pc, #52]	; (8002750 <KeyScan+0xd0>)
 800271a:	5cd3      	ldrb	r3, [r2, r3]
 800271c:	2b00      	cmp	r3, #0
 800271e:	d003      	beq.n	8002728 <KeyScan+0xa8>
				KeyReleased[j] = 1;
 8002720:	79fb      	ldrb	r3, [r7, #7]
 8002722:	4a0d      	ldr	r2, [pc, #52]	; (8002758 <KeyScan+0xd8>)
 8002724:	2101      	movs	r1, #1
 8002726:	54d1      	strb	r1, [r2, r3]
			}
			KeyState[j] = 0;
 8002728:	79fb      	ldrb	r3, [r7, #7]
 800272a:	4a09      	ldr	r2, [pc, #36]	; (8002750 <KeyScan+0xd0>)
 800272c:	2100      	movs	r1, #0
 800272e:	54d1      	strb	r1, [r2, r3]
	for (uint8_t j = 0; j < 2; j++) {
 8002730:	79fb      	ldrb	r3, [r7, #7]
 8002732:	3301      	adds	r3, #1
 8002734:	71fb      	strb	r3, [r7, #7]
 8002736:	79fb      	ldrb	r3, [r7, #7]
 8002738:	2b01      	cmp	r3, #1
 800273a:	d9cb      	bls.n	80026d4 <KeyScan+0x54>
		}
	}
}
 800273c:	bf00      	nop
 800273e:	bf00      	nop
 8002740:	370c      	adds	r7, #12
 8002742:	46bd      	mov	sp, r7
 8002744:	bd90      	pop	{r4, r7, pc}
 8002746:	bf00      	nop
 8002748:	20000180 	.word	0x20000180
 800274c:	40010c00 	.word	0x40010c00
 8002750:	20000154 	.word	0x20000154
 8002754:	20000158 	.word	0x20000158
 8002758:	2000015c 	.word	0x2000015c

0800275c <HAL_TIM_PeriodElapsedCallback>:

void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim) {
 800275c:	b580      	push	{r7, lr}
 800275e:	b082      	sub	sp, #8
 8002760:	af00      	add	r7, sp, #0
 8002762:	6078      	str	r0, [r7, #4]
	if (htim == &htim1) {
 8002764:	687b      	ldr	r3, [r7, #4]
 8002766:	4a04      	ldr	r2, [pc, #16]	; (8002778 <HAL_TIM_PeriodElapsedCallback+0x1c>)
 8002768:	4293      	cmp	r3, r2
 800276a:	d101      	bne.n	8002770 <HAL_TIM_PeriodElapsedCallback+0x14>
//		LEDB_TOGGLE;
		KeyScan();
 800276c:	f7ff ff88 	bl	8002680 <KeyScan>
	}
}
 8002770:	bf00      	nop
 8002772:	3708      	adds	r7, #8
 8002774:	46bd      	mov	sp, r7
 8002776:	bd80      	pop	{r7, pc}
 8002778:	20000100 	.word	0x20000100

0800277c <Error_Handler>:

/**
 * @brief  This function is executed in case of error occurrence.
 * @retval None
 */
void Error_Handler(void) {
 800277c:	b480      	push	{r7}
 800277e:	af00      	add	r7, sp, #0
  __ASM volatile ("cpsid i" : : : "memory");
 8002780:	b672      	cpsid	i
}
 8002782:	bf00      	nop
	/* USER CODE BEGIN Error_Handler_Debug */
	/* User can add his own implementation to report the HAL error return state */
	__disable_irq();
	while (1) {
 8002784:	e7fe      	b.n	8002784 <Error_Handler+0x8>
	...

08002788 <FetchText>:
		0x00, 0x0c, 0x92, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x38, 0x0c, 0x10,
		0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x10, 0x00, 0x00, 0x00, 0x00,
		0x00, 0x38, 0x00, 0x10, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00,
		0x00, 0x00, 0x00, 0x00, 0x00, };

void FetchText(uint8_t *TextBuf, char chr) {
 8002788:	b480      	push	{r7}
 800278a:	b085      	sub	sp, #20
 800278c:	af00      	add	r7, sp, #0
 800278e:	6078      	str	r0, [r7, #4]
 8002790:	460b      	mov	r3, r1
 8002792:	70fb      	strb	r3, [r7, #3]
	uint8_t charSerialNum = -1;
 8002794:	23ff      	movs	r3, #255	; 0xff
 8002796:	73fb      	strb	r3, [r7, #15]

	for (uint8_t i = 0; i < 91; i++) {
 8002798:	2300      	movs	r3, #0
 800279a:	73bb      	strb	r3, [r7, #14]
 800279c:	e00b      	b.n	80027b6 <FetchText+0x2e>
		if (chr == CharList[i]) {
 800279e:	7bbb      	ldrb	r3, [r7, #14]
 80027a0:	4a1b      	ldr	r2, [pc, #108]	; (8002810 <FetchText+0x88>)
 80027a2:	5cd3      	ldrb	r3, [r2, r3]
 80027a4:	78fa      	ldrb	r2, [r7, #3]
 80027a6:	429a      	cmp	r2, r3
 80027a8:	d102      	bne.n	80027b0 <FetchText+0x28>
			charSerialNum = i;
 80027aa:	7bbb      	ldrb	r3, [r7, #14]
 80027ac:	73fb      	strb	r3, [r7, #15]
			break;
 80027ae:	e005      	b.n	80027bc <FetchText+0x34>
	for (uint8_t i = 0; i < 91; i++) {
 80027b0:	7bbb      	ldrb	r3, [r7, #14]
 80027b2:	3301      	adds	r3, #1
 80027b4:	73bb      	strb	r3, [r7, #14]
 80027b6:	7bbb      	ldrb	r3, [r7, #14]
 80027b8:	2b5a      	cmp	r3, #90	; 0x5a
 80027ba:	d9f0      	bls.n	800279e <FetchText+0x16>
	}

	if (charSerialNum == -1)
		return;

	uint8_t charLookupX = charSerialNum % 8;
 80027bc:	7bfb      	ldrb	r3, [r7, #15]
 80027be:	f003 0307 	and.w	r3, r3, #7
 80027c2:	72fb      	strb	r3, [r7, #11]
	uint8_t charLookupY = 8 * (charSerialNum / 8);
 80027c4:	7bfb      	ldrb	r3, [r7, #15]
 80027c6:	08db      	lsrs	r3, r3, #3
 80027c8:	b2db      	uxtb	r3, r3
 80027ca:	00db      	lsls	r3, r3, #3
 80027cc:	72bb      	strb	r3, [r7, #10]
	uint8_t n = 0;
 80027ce:	2300      	movs	r3, #0
 80027d0:	737b      	strb	r3, [r7, #13]

	for (uint8_t y = charLookupY; y < charLookupY + 8; y++) {
 80027d2:	7abb      	ldrb	r3, [r7, #10]
 80027d4:	733b      	strb	r3, [r7, #12]
 80027d6:	e011      	b.n	80027fc <FetchText+0x74>
		TextBuf[n] = *((uint8_t*)PressStart + y * 8 + charLookupX);
 80027d8:	7b3b      	ldrb	r3, [r7, #12]
 80027da:	00db      	lsls	r3, r3, #3
 80027dc:	461a      	mov	r2, r3
 80027de:	7afb      	ldrb	r3, [r7, #11]
 80027e0:	4413      	add	r3, r2
 80027e2:	4a0c      	ldr	r2, [pc, #48]	; (8002814 <FetchText+0x8c>)
 80027e4:	441a      	add	r2, r3
 80027e6:	7b7b      	ldrb	r3, [r7, #13]
 80027e8:	6879      	ldr	r1, [r7, #4]
 80027ea:	440b      	add	r3, r1
 80027ec:	7812      	ldrb	r2, [r2, #0]
 80027ee:	701a      	strb	r2, [r3, #0]
		n++;
 80027f0:	7b7b      	ldrb	r3, [r7, #13]
 80027f2:	3301      	adds	r3, #1
 80027f4:	737b      	strb	r3, [r7, #13]
	for (uint8_t y = charLookupY; y < charLookupY + 8; y++) {
 80027f6:	7b3b      	ldrb	r3, [r7, #12]
 80027f8:	3301      	adds	r3, #1
 80027fa:	733b      	strb	r3, [r7, #12]
 80027fc:	7abb      	ldrb	r3, [r7, #10]
 80027fe:	1dda      	adds	r2, r3, #7
 8002800:	7b3b      	ldrb	r3, [r7, #12]
 8002802:	429a      	cmp	r2, r3
 8002804:	dae8      	bge.n	80027d8 <FetchText+0x50>
	}
}
 8002806:	3714      	adds	r7, #20
 8002808:	46bd      	mov	sp, r7
 800280a:	bc80      	pop	{r7}
 800280c:	4770      	bx	lr
 800280e:	bf00      	nop
 8002810:	08006180 	.word	0x08006180
 8002814:	080061dc 	.word	0x080061dc

08002818 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8002818:	b480      	push	{r7}
 800281a:	b085      	sub	sp, #20
 800281c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 800281e:	4b15      	ldr	r3, [pc, #84]	; (8002874 <HAL_MspInit+0x5c>)
 8002820:	699b      	ldr	r3, [r3, #24]
 8002822:	4a14      	ldr	r2, [pc, #80]	; (8002874 <HAL_MspInit+0x5c>)
 8002824:	f043 0301 	orr.w	r3, r3, #1
 8002828:	6193      	str	r3, [r2, #24]
 800282a:	4b12      	ldr	r3, [pc, #72]	; (8002874 <HAL_MspInit+0x5c>)
 800282c:	699b      	ldr	r3, [r3, #24]
 800282e:	f003 0301 	and.w	r3, r3, #1
 8002832:	60bb      	str	r3, [r7, #8]
 8002834:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 8002836:	4b0f      	ldr	r3, [pc, #60]	; (8002874 <HAL_MspInit+0x5c>)
 8002838:	69db      	ldr	r3, [r3, #28]
 800283a:	4a0e      	ldr	r2, [pc, #56]	; (8002874 <HAL_MspInit+0x5c>)
 800283c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002840:	61d3      	str	r3, [r2, #28]
 8002842:	4b0c      	ldr	r3, [pc, #48]	; (8002874 <HAL_MspInit+0x5c>)
 8002844:	69db      	ldr	r3, [r3, #28]
 8002846:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800284a:	607b      	str	r3, [r7, #4]
 800284c:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 800284e:	4b0a      	ldr	r3, [pc, #40]	; (8002878 <HAL_MspInit+0x60>)
 8002850:	685b      	ldr	r3, [r3, #4]
 8002852:	60fb      	str	r3, [r7, #12]
 8002854:	68fb      	ldr	r3, [r7, #12]
 8002856:	f023 63e0 	bic.w	r3, r3, #117440512	; 0x7000000
 800285a:	60fb      	str	r3, [r7, #12]
 800285c:	68fb      	ldr	r3, [r7, #12]
 800285e:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8002862:	60fb      	str	r3, [r7, #12]
 8002864:	4a04      	ldr	r2, [pc, #16]	; (8002878 <HAL_MspInit+0x60>)
 8002866:	68fb      	ldr	r3, [r7, #12]
 8002868:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800286a:	bf00      	nop
 800286c:	3714      	adds	r7, #20
 800286e:	46bd      	mov	sp, r7
 8002870:	bc80      	pop	{r7}
 8002872:	4770      	bx	lr
 8002874:	40021000 	.word	0x40021000
 8002878:	40010000 	.word	0x40010000

0800287c <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 800287c:	b580      	push	{r7, lr}
 800287e:	b088      	sub	sp, #32
 8002880:	af00      	add	r7, sp, #0
 8002882:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002884:	f107 0310 	add.w	r3, r7, #16
 8002888:	2200      	movs	r2, #0
 800288a:	601a      	str	r2, [r3, #0]
 800288c:	605a      	str	r2, [r3, #4]
 800288e:	609a      	str	r2, [r3, #8]
 8002890:	60da      	str	r2, [r3, #12]
  if(hspi->Instance==SPI1)
 8002892:	687b      	ldr	r3, [r7, #4]
 8002894:	681b      	ldr	r3, [r3, #0]
 8002896:	4a15      	ldr	r2, [pc, #84]	; (80028ec <HAL_SPI_MspInit+0x70>)
 8002898:	4293      	cmp	r3, r2
 800289a:	d123      	bne.n	80028e4 <HAL_SPI_MspInit+0x68>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 800289c:	4b14      	ldr	r3, [pc, #80]	; (80028f0 <HAL_SPI_MspInit+0x74>)
 800289e:	699b      	ldr	r3, [r3, #24]
 80028a0:	4a13      	ldr	r2, [pc, #76]	; (80028f0 <HAL_SPI_MspInit+0x74>)
 80028a2:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 80028a6:	6193      	str	r3, [r2, #24]
 80028a8:	4b11      	ldr	r3, [pc, #68]	; (80028f0 <HAL_SPI_MspInit+0x74>)
 80028aa:	699b      	ldr	r3, [r3, #24]
 80028ac:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80028b0:	60fb      	str	r3, [r7, #12]
 80028b2:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80028b4:	4b0e      	ldr	r3, [pc, #56]	; (80028f0 <HAL_SPI_MspInit+0x74>)
 80028b6:	699b      	ldr	r3, [r3, #24]
 80028b8:	4a0d      	ldr	r2, [pc, #52]	; (80028f0 <HAL_SPI_MspInit+0x74>)
 80028ba:	f043 0304 	orr.w	r3, r3, #4
 80028be:	6193      	str	r3, [r2, #24]
 80028c0:	4b0b      	ldr	r3, [pc, #44]	; (80028f0 <HAL_SPI_MspInit+0x74>)
 80028c2:	699b      	ldr	r3, [r3, #24]
 80028c4:	f003 0304 	and.w	r3, r3, #4
 80028c8:	60bb      	str	r3, [r7, #8]
 80028ca:	68bb      	ldr	r3, [r7, #8]
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_7;
 80028cc:	23a0      	movs	r3, #160	; 0xa0
 80028ce:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80028d0:	2302      	movs	r3, #2
 80028d2:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80028d4:	2303      	movs	r3, #3
 80028d6:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80028d8:	f107 0310 	add.w	r3, r7, #16
 80028dc:	4619      	mov	r1, r3
 80028de:	4805      	ldr	r0, [pc, #20]	; (80028f4 <HAL_SPI_MspInit+0x78>)
 80028e0:	f000 fae2 	bl	8002ea8 <HAL_GPIO_Init>
  /* USER CODE BEGIN SPI1_MspInit 1 */

  /* USER CODE END SPI1_MspInit 1 */
  }

}
 80028e4:	bf00      	nop
 80028e6:	3720      	adds	r7, #32
 80028e8:	46bd      	mov	sp, r7
 80028ea:	bd80      	pop	{r7, pc}
 80028ec:	40013000 	.word	0x40013000
 80028f0:	40021000 	.word	0x40021000
 80028f4:	40010800 	.word	0x40010800

080028f8 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 80028f8:	b580      	push	{r7, lr}
 80028fa:	b084      	sub	sp, #16
 80028fc:	af00      	add	r7, sp, #0
 80028fe:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM1)
 8002900:	687b      	ldr	r3, [r7, #4]
 8002902:	681b      	ldr	r3, [r3, #0]
 8002904:	4a0d      	ldr	r2, [pc, #52]	; (800293c <HAL_TIM_Base_MspInit+0x44>)
 8002906:	4293      	cmp	r3, r2
 8002908:	d113      	bne.n	8002932 <HAL_TIM_Base_MspInit+0x3a>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 800290a:	4b0d      	ldr	r3, [pc, #52]	; (8002940 <HAL_TIM_Base_MspInit+0x48>)
 800290c:	699b      	ldr	r3, [r3, #24]
 800290e:	4a0c      	ldr	r2, [pc, #48]	; (8002940 <HAL_TIM_Base_MspInit+0x48>)
 8002910:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8002914:	6193      	str	r3, [r2, #24]
 8002916:	4b0a      	ldr	r3, [pc, #40]	; (8002940 <HAL_TIM_Base_MspInit+0x48>)
 8002918:	699b      	ldr	r3, [r3, #24]
 800291a:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800291e:	60fb      	str	r3, [r7, #12]
 8002920:	68fb      	ldr	r3, [r7, #12]
    /* TIM1 interrupt Init */
    HAL_NVIC_SetPriority(TIM1_UP_IRQn, 0, 0);
 8002922:	2200      	movs	r2, #0
 8002924:	2100      	movs	r1, #0
 8002926:	2019      	movs	r0, #25
 8002928:	f000 fa87 	bl	8002e3a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_UP_IRQn);
 800292c:	2019      	movs	r0, #25
 800292e:	f000 faa0 	bl	8002e72 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM1_MspInit 1 */

  /* USER CODE END TIM1_MspInit 1 */
  }

}
 8002932:	bf00      	nop
 8002934:	3710      	adds	r7, #16
 8002936:	46bd      	mov	sp, r7
 8002938:	bd80      	pop	{r7, pc}
 800293a:	bf00      	nop
 800293c:	40012c00 	.word	0x40012c00
 8002940:	40021000 	.word	0x40021000

08002944 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8002944:	b480      	push	{r7}
 8002946:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8002948:	e7fe      	b.n	8002948 <NMI_Handler+0x4>

0800294a <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800294a:	b480      	push	{r7}
 800294c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800294e:	e7fe      	b.n	800294e <HardFault_Handler+0x4>

08002950 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8002950:	b480      	push	{r7}
 8002952:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8002954:	e7fe      	b.n	8002954 <MemManage_Handler+0x4>

08002956 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8002956:	b480      	push	{r7}
 8002958:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800295a:	e7fe      	b.n	800295a <BusFault_Handler+0x4>

0800295c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 800295c:	b480      	push	{r7}
 800295e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8002960:	e7fe      	b.n	8002960 <UsageFault_Handler+0x4>

08002962 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8002962:	b480      	push	{r7}
 8002964:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8002966:	bf00      	nop
 8002968:	46bd      	mov	sp, r7
 800296a:	bc80      	pop	{r7}
 800296c:	4770      	bx	lr

0800296e <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 800296e:	b480      	push	{r7}
 8002970:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8002972:	bf00      	nop
 8002974:	46bd      	mov	sp, r7
 8002976:	bc80      	pop	{r7}
 8002978:	4770      	bx	lr

0800297a <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 800297a:	b480      	push	{r7}
 800297c:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 800297e:	bf00      	nop
 8002980:	46bd      	mov	sp, r7
 8002982:	bc80      	pop	{r7}
 8002984:	4770      	bx	lr

08002986 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8002986:	b580      	push	{r7, lr}
 8002988:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 800298a:	f000 f93f 	bl	8002c0c <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 800298e:	bf00      	nop
 8002990:	bd80      	pop	{r7, pc}
	...

08002994 <TIM1_UP_IRQHandler>:

/**
  * @brief This function handles TIM1 update interrupt.
  */
void TIM1_UP_IRQHandler(void)
{
 8002994:	b580      	push	{r7, lr}
 8002996:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_UP_IRQn 0 */

  /* USER CODE END TIM1_UP_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 8002998:	4802      	ldr	r0, [pc, #8]	; (80029a4 <TIM1_UP_IRQHandler+0x10>)
 800299a:	f001 fb29 	bl	8003ff0 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_UP_IRQn 1 */

  /* USER CODE END TIM1_UP_IRQn 1 */
}
 800299e:	bf00      	nop
 80029a0:	bd80      	pop	{r7, pc}
 80029a2:	bf00      	nop
 80029a4:	20000100 	.word	0x20000100

080029a8 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 80029a8:	b480      	push	{r7}
 80029aa:	af00      	add	r7, sp, #0
	return 1;
 80029ac:	2301      	movs	r3, #1
}
 80029ae:	4618      	mov	r0, r3
 80029b0:	46bd      	mov	sp, r7
 80029b2:	bc80      	pop	{r7}
 80029b4:	4770      	bx	lr

080029b6 <_kill>:

int _kill(int pid, int sig)
{
 80029b6:	b580      	push	{r7, lr}
 80029b8:	b082      	sub	sp, #8
 80029ba:	af00      	add	r7, sp, #0
 80029bc:	6078      	str	r0, [r7, #4]
 80029be:	6039      	str	r1, [r7, #0]
	errno = EINVAL;
 80029c0:	f001 fe6e 	bl	80046a0 <__errno>
 80029c4:	4603      	mov	r3, r0
 80029c6:	2216      	movs	r2, #22
 80029c8:	601a      	str	r2, [r3, #0]
	return -1;
 80029ca:	f04f 33ff 	mov.w	r3, #4294967295
}
 80029ce:	4618      	mov	r0, r3
 80029d0:	3708      	adds	r7, #8
 80029d2:	46bd      	mov	sp, r7
 80029d4:	bd80      	pop	{r7, pc}

080029d6 <_exit>:

void _exit (int status)
{
 80029d6:	b580      	push	{r7, lr}
 80029d8:	b082      	sub	sp, #8
 80029da:	af00      	add	r7, sp, #0
 80029dc:	6078      	str	r0, [r7, #4]
	_kill(status, -1);
 80029de:	f04f 31ff 	mov.w	r1, #4294967295
 80029e2:	6878      	ldr	r0, [r7, #4]
 80029e4:	f7ff ffe7 	bl	80029b6 <_kill>
	while (1) {}		/* Make sure we hang here */
 80029e8:	e7fe      	b.n	80029e8 <_exit+0x12>

080029ea <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 80029ea:	b580      	push	{r7, lr}
 80029ec:	b086      	sub	sp, #24
 80029ee:	af00      	add	r7, sp, #0
 80029f0:	60f8      	str	r0, [r7, #12]
 80029f2:	60b9      	str	r1, [r7, #8]
 80029f4:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80029f6:	2300      	movs	r3, #0
 80029f8:	617b      	str	r3, [r7, #20]
 80029fa:	e00a      	b.n	8002a12 <_read+0x28>
	{
		*ptr++ = __io_getchar();
 80029fc:	f3af 8000 	nop.w
 8002a00:	4601      	mov	r1, r0
 8002a02:	68bb      	ldr	r3, [r7, #8]
 8002a04:	1c5a      	adds	r2, r3, #1
 8002a06:	60ba      	str	r2, [r7, #8]
 8002a08:	b2ca      	uxtb	r2, r1
 8002a0a:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002a0c:	697b      	ldr	r3, [r7, #20]
 8002a0e:	3301      	adds	r3, #1
 8002a10:	617b      	str	r3, [r7, #20]
 8002a12:	697a      	ldr	r2, [r7, #20]
 8002a14:	687b      	ldr	r3, [r7, #4]
 8002a16:	429a      	cmp	r2, r3
 8002a18:	dbf0      	blt.n	80029fc <_read+0x12>
	}

return len;
 8002a1a:	687b      	ldr	r3, [r7, #4]
}
 8002a1c:	4618      	mov	r0, r3
 8002a1e:	3718      	adds	r7, #24
 8002a20:	46bd      	mov	sp, r7
 8002a22:	bd80      	pop	{r7, pc}

08002a24 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8002a24:	b580      	push	{r7, lr}
 8002a26:	b086      	sub	sp, #24
 8002a28:	af00      	add	r7, sp, #0
 8002a2a:	60f8      	str	r0, [r7, #12]
 8002a2c:	60b9      	str	r1, [r7, #8]
 8002a2e:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002a30:	2300      	movs	r3, #0
 8002a32:	617b      	str	r3, [r7, #20]
 8002a34:	e009      	b.n	8002a4a <_write+0x26>
	{
		__io_putchar(*ptr++);
 8002a36:	68bb      	ldr	r3, [r7, #8]
 8002a38:	1c5a      	adds	r2, r3, #1
 8002a3a:	60ba      	str	r2, [r7, #8]
 8002a3c:	781b      	ldrb	r3, [r3, #0]
 8002a3e:	4618      	mov	r0, r3
 8002a40:	f3af 8000 	nop.w
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002a44:	697b      	ldr	r3, [r7, #20]
 8002a46:	3301      	adds	r3, #1
 8002a48:	617b      	str	r3, [r7, #20]
 8002a4a:	697a      	ldr	r2, [r7, #20]
 8002a4c:	687b      	ldr	r3, [r7, #4]
 8002a4e:	429a      	cmp	r2, r3
 8002a50:	dbf1      	blt.n	8002a36 <_write+0x12>
	}
	return len;
 8002a52:	687b      	ldr	r3, [r7, #4]
}
 8002a54:	4618      	mov	r0, r3
 8002a56:	3718      	adds	r7, #24
 8002a58:	46bd      	mov	sp, r7
 8002a5a:	bd80      	pop	{r7, pc}

08002a5c <_close>:

int _close(int file)
{
 8002a5c:	b480      	push	{r7}
 8002a5e:	b083      	sub	sp, #12
 8002a60:	af00      	add	r7, sp, #0
 8002a62:	6078      	str	r0, [r7, #4]
	return -1;
 8002a64:	f04f 33ff 	mov.w	r3, #4294967295
}
 8002a68:	4618      	mov	r0, r3
 8002a6a:	370c      	adds	r7, #12
 8002a6c:	46bd      	mov	sp, r7
 8002a6e:	bc80      	pop	{r7}
 8002a70:	4770      	bx	lr

08002a72 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8002a72:	b480      	push	{r7}
 8002a74:	b083      	sub	sp, #12
 8002a76:	af00      	add	r7, sp, #0
 8002a78:	6078      	str	r0, [r7, #4]
 8002a7a:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 8002a7c:	683b      	ldr	r3, [r7, #0]
 8002a7e:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8002a82:	605a      	str	r2, [r3, #4]
	return 0;
 8002a84:	2300      	movs	r3, #0
}
 8002a86:	4618      	mov	r0, r3
 8002a88:	370c      	adds	r7, #12
 8002a8a:	46bd      	mov	sp, r7
 8002a8c:	bc80      	pop	{r7}
 8002a8e:	4770      	bx	lr

08002a90 <_isatty>:

int _isatty(int file)
{
 8002a90:	b480      	push	{r7}
 8002a92:	b083      	sub	sp, #12
 8002a94:	af00      	add	r7, sp, #0
 8002a96:	6078      	str	r0, [r7, #4]
	return 1;
 8002a98:	2301      	movs	r3, #1
}
 8002a9a:	4618      	mov	r0, r3
 8002a9c:	370c      	adds	r7, #12
 8002a9e:	46bd      	mov	sp, r7
 8002aa0:	bc80      	pop	{r7}
 8002aa2:	4770      	bx	lr

08002aa4 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8002aa4:	b480      	push	{r7}
 8002aa6:	b085      	sub	sp, #20
 8002aa8:	af00      	add	r7, sp, #0
 8002aaa:	60f8      	str	r0, [r7, #12]
 8002aac:	60b9      	str	r1, [r7, #8]
 8002aae:	607a      	str	r2, [r7, #4]
	return 0;
 8002ab0:	2300      	movs	r3, #0
}
 8002ab2:	4618      	mov	r0, r3
 8002ab4:	3714      	adds	r7, #20
 8002ab6:	46bd      	mov	sp, r7
 8002ab8:	bc80      	pop	{r7}
 8002aba:	4770      	bx	lr

08002abc <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8002abc:	b580      	push	{r7, lr}
 8002abe:	b086      	sub	sp, #24
 8002ac0:	af00      	add	r7, sp, #0
 8002ac2:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8002ac4:	4a14      	ldr	r2, [pc, #80]	; (8002b18 <_sbrk+0x5c>)
 8002ac6:	4b15      	ldr	r3, [pc, #84]	; (8002b1c <_sbrk+0x60>)
 8002ac8:	1ad3      	subs	r3, r2, r3
 8002aca:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8002acc:	697b      	ldr	r3, [r7, #20]
 8002ace:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8002ad0:	4b13      	ldr	r3, [pc, #76]	; (8002b20 <_sbrk+0x64>)
 8002ad2:	681b      	ldr	r3, [r3, #0]
 8002ad4:	2b00      	cmp	r3, #0
 8002ad6:	d102      	bne.n	8002ade <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8002ad8:	4b11      	ldr	r3, [pc, #68]	; (8002b20 <_sbrk+0x64>)
 8002ada:	4a12      	ldr	r2, [pc, #72]	; (8002b24 <_sbrk+0x68>)
 8002adc:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8002ade:	4b10      	ldr	r3, [pc, #64]	; (8002b20 <_sbrk+0x64>)
 8002ae0:	681a      	ldr	r2, [r3, #0]
 8002ae2:	687b      	ldr	r3, [r7, #4]
 8002ae4:	4413      	add	r3, r2
 8002ae6:	693a      	ldr	r2, [r7, #16]
 8002ae8:	429a      	cmp	r2, r3
 8002aea:	d207      	bcs.n	8002afc <_sbrk+0x40>
  {
    errno = ENOMEM;
 8002aec:	f001 fdd8 	bl	80046a0 <__errno>
 8002af0:	4603      	mov	r3, r0
 8002af2:	220c      	movs	r2, #12
 8002af4:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8002af6:	f04f 33ff 	mov.w	r3, #4294967295
 8002afa:	e009      	b.n	8002b10 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8002afc:	4b08      	ldr	r3, [pc, #32]	; (8002b20 <_sbrk+0x64>)
 8002afe:	681b      	ldr	r3, [r3, #0]
 8002b00:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8002b02:	4b07      	ldr	r3, [pc, #28]	; (8002b20 <_sbrk+0x64>)
 8002b04:	681a      	ldr	r2, [r3, #0]
 8002b06:	687b      	ldr	r3, [r7, #4]
 8002b08:	4413      	add	r3, r2
 8002b0a:	4a05      	ldr	r2, [pc, #20]	; (8002b20 <_sbrk+0x64>)
 8002b0c:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8002b0e:	68fb      	ldr	r3, [r7, #12]
}
 8002b10:	4618      	mov	r0, r3
 8002b12:	3718      	adds	r7, #24
 8002b14:	46bd      	mov	sp, r7
 8002b16:	bd80      	pop	{r7, pc}
 8002b18:	20005000 	.word	0x20005000
 8002b1c:	00000400 	.word	0x00000400
 8002b20:	20000184 	.word	0x20000184
 8002b24:	200001a0 	.word	0x200001a0

08002b28 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8002b28:	b480      	push	{r7}
 8002b2a:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8002b2c:	bf00      	nop
 8002b2e:	46bd      	mov	sp, r7
 8002b30:	bc80      	pop	{r7}
 8002b32:	4770      	bx	lr

08002b34 <Reset_Handler>:
 8002b34:	480c      	ldr	r0, [pc, #48]	; (8002b68 <LoopFillZerobss+0x12>)
 8002b36:	490d      	ldr	r1, [pc, #52]	; (8002b6c <LoopFillZerobss+0x16>)
 8002b38:	4a0d      	ldr	r2, [pc, #52]	; (8002b70 <LoopFillZerobss+0x1a>)
 8002b3a:	2300      	movs	r3, #0
 8002b3c:	e002      	b.n	8002b44 <LoopCopyDataInit>

08002b3e <CopyDataInit>:
 8002b3e:	58d4      	ldr	r4, [r2, r3]
 8002b40:	50c4      	str	r4, [r0, r3]
 8002b42:	3304      	adds	r3, #4

08002b44 <LoopCopyDataInit>:
 8002b44:	18c4      	adds	r4, r0, r3
 8002b46:	428c      	cmp	r4, r1
 8002b48:	d3f9      	bcc.n	8002b3e <CopyDataInit>
 8002b4a:	4a0a      	ldr	r2, [pc, #40]	; (8002b74 <LoopFillZerobss+0x1e>)
 8002b4c:	4c0a      	ldr	r4, [pc, #40]	; (8002b78 <LoopFillZerobss+0x22>)
 8002b4e:	2300      	movs	r3, #0
 8002b50:	e001      	b.n	8002b56 <LoopFillZerobss>

08002b52 <FillZerobss>:
 8002b52:	6013      	str	r3, [r2, #0]
 8002b54:	3204      	adds	r2, #4

08002b56 <LoopFillZerobss>:
 8002b56:	42a2      	cmp	r2, r4
 8002b58:	d3fb      	bcc.n	8002b52 <FillZerobss>
 8002b5a:	f7ff ffe5 	bl	8002b28 <SystemInit>
 8002b5e:	f001 fda5 	bl	80046ac <__libc_init_array>
 8002b62:	f7ff f8d9 	bl	8001d18 <main>
 8002b66:	4770      	bx	lr
 8002b68:	20000000 	.word	0x20000000
 8002b6c:	20000078 	.word	0x20000078
 8002b70:	0800663c 	.word	0x0800663c
 8002b74:	20000078 	.word	0x20000078
 8002b78:	2000019c 	.word	0x2000019c

08002b7c <ADC1_2_IRQHandler>:
 8002b7c:	e7fe      	b.n	8002b7c <ADC1_2_IRQHandler>
	...

08002b80 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8002b80:	b580      	push	{r7, lr}
 8002b82:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8002b84:	4b08      	ldr	r3, [pc, #32]	; (8002ba8 <HAL_Init+0x28>)
 8002b86:	681b      	ldr	r3, [r3, #0]
 8002b88:	4a07      	ldr	r2, [pc, #28]	; (8002ba8 <HAL_Init+0x28>)
 8002b8a:	f043 0310 	orr.w	r3, r3, #16
 8002b8e:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8002b90:	2003      	movs	r0, #3
 8002b92:	f000 f947 	bl	8002e24 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8002b96:	200f      	movs	r0, #15
 8002b98:	f000 f808 	bl	8002bac <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8002b9c:	f7ff fe3c 	bl	8002818 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8002ba0:	2300      	movs	r3, #0
}
 8002ba2:	4618      	mov	r0, r3
 8002ba4:	bd80      	pop	{r7, pc}
 8002ba6:	bf00      	nop
 8002ba8:	40022000 	.word	0x40022000

08002bac <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8002bac:	b580      	push	{r7, lr}
 8002bae:	b082      	sub	sp, #8
 8002bb0:	af00      	add	r7, sp, #0
 8002bb2:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8002bb4:	4b12      	ldr	r3, [pc, #72]	; (8002c00 <HAL_InitTick+0x54>)
 8002bb6:	681a      	ldr	r2, [r3, #0]
 8002bb8:	4b12      	ldr	r3, [pc, #72]	; (8002c04 <HAL_InitTick+0x58>)
 8002bba:	781b      	ldrb	r3, [r3, #0]
 8002bbc:	4619      	mov	r1, r3
 8002bbe:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8002bc2:	fbb3 f3f1 	udiv	r3, r3, r1
 8002bc6:	fbb2 f3f3 	udiv	r3, r2, r3
 8002bca:	4618      	mov	r0, r3
 8002bcc:	f000 f95f 	bl	8002e8e <HAL_SYSTICK_Config>
 8002bd0:	4603      	mov	r3, r0
 8002bd2:	2b00      	cmp	r3, #0
 8002bd4:	d001      	beq.n	8002bda <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8002bd6:	2301      	movs	r3, #1
 8002bd8:	e00e      	b.n	8002bf8 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8002bda:	687b      	ldr	r3, [r7, #4]
 8002bdc:	2b0f      	cmp	r3, #15
 8002bde:	d80a      	bhi.n	8002bf6 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8002be0:	2200      	movs	r2, #0
 8002be2:	6879      	ldr	r1, [r7, #4]
 8002be4:	f04f 30ff 	mov.w	r0, #4294967295
 8002be8:	f000 f927 	bl	8002e3a <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8002bec:	4a06      	ldr	r2, [pc, #24]	; (8002c08 <HAL_InitTick+0x5c>)
 8002bee:	687b      	ldr	r3, [r7, #4]
 8002bf0:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8002bf2:	2300      	movs	r3, #0
 8002bf4:	e000      	b.n	8002bf8 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8002bf6:	2301      	movs	r3, #1
}
 8002bf8:	4618      	mov	r0, r3
 8002bfa:	3708      	adds	r7, #8
 8002bfc:	46bd      	mov	sp, r7
 8002bfe:	bd80      	pop	{r7, pc}
 8002c00:	20000008 	.word	0x20000008
 8002c04:	20000010 	.word	0x20000010
 8002c08:	2000000c 	.word	0x2000000c

08002c0c <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8002c0c:	b480      	push	{r7}
 8002c0e:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8002c10:	4b05      	ldr	r3, [pc, #20]	; (8002c28 <HAL_IncTick+0x1c>)
 8002c12:	781b      	ldrb	r3, [r3, #0]
 8002c14:	461a      	mov	r2, r3
 8002c16:	4b05      	ldr	r3, [pc, #20]	; (8002c2c <HAL_IncTick+0x20>)
 8002c18:	681b      	ldr	r3, [r3, #0]
 8002c1a:	4413      	add	r3, r2
 8002c1c:	4a03      	ldr	r2, [pc, #12]	; (8002c2c <HAL_IncTick+0x20>)
 8002c1e:	6013      	str	r3, [r2, #0]
}
 8002c20:	bf00      	nop
 8002c22:	46bd      	mov	sp, r7
 8002c24:	bc80      	pop	{r7}
 8002c26:	4770      	bx	lr
 8002c28:	20000010 	.word	0x20000010
 8002c2c:	20000188 	.word	0x20000188

08002c30 <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8002c30:	b480      	push	{r7}
 8002c32:	af00      	add	r7, sp, #0
  return uwTick;
 8002c34:	4b02      	ldr	r3, [pc, #8]	; (8002c40 <HAL_GetTick+0x10>)
 8002c36:	681b      	ldr	r3, [r3, #0]
}
 8002c38:	4618      	mov	r0, r3
 8002c3a:	46bd      	mov	sp, r7
 8002c3c:	bc80      	pop	{r7}
 8002c3e:	4770      	bx	lr
 8002c40:	20000188 	.word	0x20000188

08002c44 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8002c44:	b580      	push	{r7, lr}
 8002c46:	b084      	sub	sp, #16
 8002c48:	af00      	add	r7, sp, #0
 8002c4a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8002c4c:	f7ff fff0 	bl	8002c30 <HAL_GetTick>
 8002c50:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8002c52:	687b      	ldr	r3, [r7, #4]
 8002c54:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8002c56:	68fb      	ldr	r3, [r7, #12]
 8002c58:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002c5c:	d005      	beq.n	8002c6a <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8002c5e:	4b0a      	ldr	r3, [pc, #40]	; (8002c88 <HAL_Delay+0x44>)
 8002c60:	781b      	ldrb	r3, [r3, #0]
 8002c62:	461a      	mov	r2, r3
 8002c64:	68fb      	ldr	r3, [r7, #12]
 8002c66:	4413      	add	r3, r2
 8002c68:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8002c6a:	bf00      	nop
 8002c6c:	f7ff ffe0 	bl	8002c30 <HAL_GetTick>
 8002c70:	4602      	mov	r2, r0
 8002c72:	68bb      	ldr	r3, [r7, #8]
 8002c74:	1ad3      	subs	r3, r2, r3
 8002c76:	68fa      	ldr	r2, [r7, #12]
 8002c78:	429a      	cmp	r2, r3
 8002c7a:	d8f7      	bhi.n	8002c6c <HAL_Delay+0x28>
  {
  }
}
 8002c7c:	bf00      	nop
 8002c7e:	bf00      	nop
 8002c80:	3710      	adds	r7, #16
 8002c82:	46bd      	mov	sp, r7
 8002c84:	bd80      	pop	{r7, pc}
 8002c86:	bf00      	nop
 8002c88:	20000010 	.word	0x20000010

08002c8c <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002c8c:	b480      	push	{r7}
 8002c8e:	b085      	sub	sp, #20
 8002c90:	af00      	add	r7, sp, #0
 8002c92:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8002c94:	687b      	ldr	r3, [r7, #4]
 8002c96:	f003 0307 	and.w	r3, r3, #7
 8002c9a:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002c9c:	4b0c      	ldr	r3, [pc, #48]	; (8002cd0 <__NVIC_SetPriorityGrouping+0x44>)
 8002c9e:	68db      	ldr	r3, [r3, #12]
 8002ca0:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8002ca2:	68ba      	ldr	r2, [r7, #8]
 8002ca4:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8002ca8:	4013      	ands	r3, r2
 8002caa:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 8002cac:	68fb      	ldr	r3, [r7, #12]
 8002cae:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002cb0:	68bb      	ldr	r3, [r7, #8]
 8002cb2:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8002cb4:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8002cb8:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8002cbc:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8002cbe:	4a04      	ldr	r2, [pc, #16]	; (8002cd0 <__NVIC_SetPriorityGrouping+0x44>)
 8002cc0:	68bb      	ldr	r3, [r7, #8]
 8002cc2:	60d3      	str	r3, [r2, #12]
}
 8002cc4:	bf00      	nop
 8002cc6:	3714      	adds	r7, #20
 8002cc8:	46bd      	mov	sp, r7
 8002cca:	bc80      	pop	{r7}
 8002ccc:	4770      	bx	lr
 8002cce:	bf00      	nop
 8002cd0:	e000ed00 	.word	0xe000ed00

08002cd4 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8002cd4:	b480      	push	{r7}
 8002cd6:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002cd8:	4b04      	ldr	r3, [pc, #16]	; (8002cec <__NVIC_GetPriorityGrouping+0x18>)
 8002cda:	68db      	ldr	r3, [r3, #12]
 8002cdc:	0a1b      	lsrs	r3, r3, #8
 8002cde:	f003 0307 	and.w	r3, r3, #7
}
 8002ce2:	4618      	mov	r0, r3
 8002ce4:	46bd      	mov	sp, r7
 8002ce6:	bc80      	pop	{r7}
 8002ce8:	4770      	bx	lr
 8002cea:	bf00      	nop
 8002cec:	e000ed00 	.word	0xe000ed00

08002cf0 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002cf0:	b480      	push	{r7}
 8002cf2:	b083      	sub	sp, #12
 8002cf4:	af00      	add	r7, sp, #0
 8002cf6:	4603      	mov	r3, r0
 8002cf8:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002cfa:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002cfe:	2b00      	cmp	r3, #0
 8002d00:	db0b      	blt.n	8002d1a <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8002d02:	79fb      	ldrb	r3, [r7, #7]
 8002d04:	f003 021f 	and.w	r2, r3, #31
 8002d08:	4906      	ldr	r1, [pc, #24]	; (8002d24 <__NVIC_EnableIRQ+0x34>)
 8002d0a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002d0e:	095b      	lsrs	r3, r3, #5
 8002d10:	2001      	movs	r0, #1
 8002d12:	fa00 f202 	lsl.w	r2, r0, r2
 8002d16:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8002d1a:	bf00      	nop
 8002d1c:	370c      	adds	r7, #12
 8002d1e:	46bd      	mov	sp, r7
 8002d20:	bc80      	pop	{r7}
 8002d22:	4770      	bx	lr
 8002d24:	e000e100 	.word	0xe000e100

08002d28 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8002d28:	b480      	push	{r7}
 8002d2a:	b083      	sub	sp, #12
 8002d2c:	af00      	add	r7, sp, #0
 8002d2e:	4603      	mov	r3, r0
 8002d30:	6039      	str	r1, [r7, #0]
 8002d32:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002d34:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002d38:	2b00      	cmp	r3, #0
 8002d3a:	db0a      	blt.n	8002d52 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002d3c:	683b      	ldr	r3, [r7, #0]
 8002d3e:	b2da      	uxtb	r2, r3
 8002d40:	490c      	ldr	r1, [pc, #48]	; (8002d74 <__NVIC_SetPriority+0x4c>)
 8002d42:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002d46:	0112      	lsls	r2, r2, #4
 8002d48:	b2d2      	uxtb	r2, r2
 8002d4a:	440b      	add	r3, r1
 8002d4c:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8002d50:	e00a      	b.n	8002d68 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002d52:	683b      	ldr	r3, [r7, #0]
 8002d54:	b2da      	uxtb	r2, r3
 8002d56:	4908      	ldr	r1, [pc, #32]	; (8002d78 <__NVIC_SetPriority+0x50>)
 8002d58:	79fb      	ldrb	r3, [r7, #7]
 8002d5a:	f003 030f 	and.w	r3, r3, #15
 8002d5e:	3b04      	subs	r3, #4
 8002d60:	0112      	lsls	r2, r2, #4
 8002d62:	b2d2      	uxtb	r2, r2
 8002d64:	440b      	add	r3, r1
 8002d66:	761a      	strb	r2, [r3, #24]
}
 8002d68:	bf00      	nop
 8002d6a:	370c      	adds	r7, #12
 8002d6c:	46bd      	mov	sp, r7
 8002d6e:	bc80      	pop	{r7}
 8002d70:	4770      	bx	lr
 8002d72:	bf00      	nop
 8002d74:	e000e100 	.word	0xe000e100
 8002d78:	e000ed00 	.word	0xe000ed00

08002d7c <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002d7c:	b480      	push	{r7}
 8002d7e:	b089      	sub	sp, #36	; 0x24
 8002d80:	af00      	add	r7, sp, #0
 8002d82:	60f8      	str	r0, [r7, #12]
 8002d84:	60b9      	str	r1, [r7, #8]
 8002d86:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002d88:	68fb      	ldr	r3, [r7, #12]
 8002d8a:	f003 0307 	and.w	r3, r3, #7
 8002d8e:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002d90:	69fb      	ldr	r3, [r7, #28]
 8002d92:	f1c3 0307 	rsb	r3, r3, #7
 8002d96:	2b04      	cmp	r3, #4
 8002d98:	bf28      	it	cs
 8002d9a:	2304      	movcs	r3, #4
 8002d9c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8002d9e:	69fb      	ldr	r3, [r7, #28]
 8002da0:	3304      	adds	r3, #4
 8002da2:	2b06      	cmp	r3, #6
 8002da4:	d902      	bls.n	8002dac <NVIC_EncodePriority+0x30>
 8002da6:	69fb      	ldr	r3, [r7, #28]
 8002da8:	3b03      	subs	r3, #3
 8002daa:	e000      	b.n	8002dae <NVIC_EncodePriority+0x32>
 8002dac:	2300      	movs	r3, #0
 8002dae:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002db0:	f04f 32ff 	mov.w	r2, #4294967295
 8002db4:	69bb      	ldr	r3, [r7, #24]
 8002db6:	fa02 f303 	lsl.w	r3, r2, r3
 8002dba:	43da      	mvns	r2, r3
 8002dbc:	68bb      	ldr	r3, [r7, #8]
 8002dbe:	401a      	ands	r2, r3
 8002dc0:	697b      	ldr	r3, [r7, #20]
 8002dc2:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002dc4:	f04f 31ff 	mov.w	r1, #4294967295
 8002dc8:	697b      	ldr	r3, [r7, #20]
 8002dca:	fa01 f303 	lsl.w	r3, r1, r3
 8002dce:	43d9      	mvns	r1, r3
 8002dd0:	687b      	ldr	r3, [r7, #4]
 8002dd2:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002dd4:	4313      	orrs	r3, r2
         );
}
 8002dd6:	4618      	mov	r0, r3
 8002dd8:	3724      	adds	r7, #36	; 0x24
 8002dda:	46bd      	mov	sp, r7
 8002ddc:	bc80      	pop	{r7}
 8002dde:	4770      	bx	lr

08002de0 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8002de0:	b580      	push	{r7, lr}
 8002de2:	b082      	sub	sp, #8
 8002de4:	af00      	add	r7, sp, #0
 8002de6:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8002de8:	687b      	ldr	r3, [r7, #4]
 8002dea:	3b01      	subs	r3, #1
 8002dec:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8002df0:	d301      	bcc.n	8002df6 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8002df2:	2301      	movs	r3, #1
 8002df4:	e00f      	b.n	8002e16 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8002df6:	4a0a      	ldr	r2, [pc, #40]	; (8002e20 <SysTick_Config+0x40>)
 8002df8:	687b      	ldr	r3, [r7, #4]
 8002dfa:	3b01      	subs	r3, #1
 8002dfc:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8002dfe:	210f      	movs	r1, #15
 8002e00:	f04f 30ff 	mov.w	r0, #4294967295
 8002e04:	f7ff ff90 	bl	8002d28 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8002e08:	4b05      	ldr	r3, [pc, #20]	; (8002e20 <SysTick_Config+0x40>)
 8002e0a:	2200      	movs	r2, #0
 8002e0c:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8002e0e:	4b04      	ldr	r3, [pc, #16]	; (8002e20 <SysTick_Config+0x40>)
 8002e10:	2207      	movs	r2, #7
 8002e12:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8002e14:	2300      	movs	r3, #0
}
 8002e16:	4618      	mov	r0, r3
 8002e18:	3708      	adds	r7, #8
 8002e1a:	46bd      	mov	sp, r7
 8002e1c:	bd80      	pop	{r7, pc}
 8002e1e:	bf00      	nop
 8002e20:	e000e010 	.word	0xe000e010

08002e24 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002e24:	b580      	push	{r7, lr}
 8002e26:	b082      	sub	sp, #8
 8002e28:	af00      	add	r7, sp, #0
 8002e2a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8002e2c:	6878      	ldr	r0, [r7, #4]
 8002e2e:	f7ff ff2d 	bl	8002c8c <__NVIC_SetPriorityGrouping>
}
 8002e32:	bf00      	nop
 8002e34:	3708      	adds	r7, #8
 8002e36:	46bd      	mov	sp, r7
 8002e38:	bd80      	pop	{r7, pc}

08002e3a <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8002e3a:	b580      	push	{r7, lr}
 8002e3c:	b086      	sub	sp, #24
 8002e3e:	af00      	add	r7, sp, #0
 8002e40:	4603      	mov	r3, r0
 8002e42:	60b9      	str	r1, [r7, #8]
 8002e44:	607a      	str	r2, [r7, #4]
 8002e46:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8002e48:	2300      	movs	r3, #0
 8002e4a:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8002e4c:	f7ff ff42 	bl	8002cd4 <__NVIC_GetPriorityGrouping>
 8002e50:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8002e52:	687a      	ldr	r2, [r7, #4]
 8002e54:	68b9      	ldr	r1, [r7, #8]
 8002e56:	6978      	ldr	r0, [r7, #20]
 8002e58:	f7ff ff90 	bl	8002d7c <NVIC_EncodePriority>
 8002e5c:	4602      	mov	r2, r0
 8002e5e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002e62:	4611      	mov	r1, r2
 8002e64:	4618      	mov	r0, r3
 8002e66:	f7ff ff5f 	bl	8002d28 <__NVIC_SetPriority>
}
 8002e6a:	bf00      	nop
 8002e6c:	3718      	adds	r7, #24
 8002e6e:	46bd      	mov	sp, r7
 8002e70:	bd80      	pop	{r7, pc}

08002e72 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002e72:	b580      	push	{r7, lr}
 8002e74:	b082      	sub	sp, #8
 8002e76:	af00      	add	r7, sp, #0
 8002e78:	4603      	mov	r3, r0
 8002e7a:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8002e7c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002e80:	4618      	mov	r0, r3
 8002e82:	f7ff ff35 	bl	8002cf0 <__NVIC_EnableIRQ>
}
 8002e86:	bf00      	nop
 8002e88:	3708      	adds	r7, #8
 8002e8a:	46bd      	mov	sp, r7
 8002e8c:	bd80      	pop	{r7, pc}

08002e8e <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8002e8e:	b580      	push	{r7, lr}
 8002e90:	b082      	sub	sp, #8
 8002e92:	af00      	add	r7, sp, #0
 8002e94:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8002e96:	6878      	ldr	r0, [r7, #4]
 8002e98:	f7ff ffa2 	bl	8002de0 <SysTick_Config>
 8002e9c:	4603      	mov	r3, r0
}
 8002e9e:	4618      	mov	r0, r3
 8002ea0:	3708      	adds	r7, #8
 8002ea2:	46bd      	mov	sp, r7
 8002ea4:	bd80      	pop	{r7, pc}
	...

08002ea8 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002ea8:	b480      	push	{r7}
 8002eaa:	b08b      	sub	sp, #44	; 0x2c
 8002eac:	af00      	add	r7, sp, #0
 8002eae:	6078      	str	r0, [r7, #4]
 8002eb0:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8002eb2:	2300      	movs	r3, #0
 8002eb4:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 8002eb6:	2300      	movs	r3, #0
 8002eb8:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8002eba:	e169      	b.n	8003190 <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 8002ebc:	2201      	movs	r2, #1
 8002ebe:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002ec0:	fa02 f303 	lsl.w	r3, r2, r3
 8002ec4:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8002ec6:	683b      	ldr	r3, [r7, #0]
 8002ec8:	681b      	ldr	r3, [r3, #0]
 8002eca:	69fa      	ldr	r2, [r7, #28]
 8002ecc:	4013      	ands	r3, r2
 8002ece:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 8002ed0:	69ba      	ldr	r2, [r7, #24]
 8002ed2:	69fb      	ldr	r3, [r7, #28]
 8002ed4:	429a      	cmp	r2, r3
 8002ed6:	f040 8158 	bne.w	800318a <HAL_GPIO_Init+0x2e2>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 8002eda:	683b      	ldr	r3, [r7, #0]
 8002edc:	685b      	ldr	r3, [r3, #4]
 8002ede:	4a9a      	ldr	r2, [pc, #616]	; (8003148 <HAL_GPIO_Init+0x2a0>)
 8002ee0:	4293      	cmp	r3, r2
 8002ee2:	d05e      	beq.n	8002fa2 <HAL_GPIO_Init+0xfa>
 8002ee4:	4a98      	ldr	r2, [pc, #608]	; (8003148 <HAL_GPIO_Init+0x2a0>)
 8002ee6:	4293      	cmp	r3, r2
 8002ee8:	d875      	bhi.n	8002fd6 <HAL_GPIO_Init+0x12e>
 8002eea:	4a98      	ldr	r2, [pc, #608]	; (800314c <HAL_GPIO_Init+0x2a4>)
 8002eec:	4293      	cmp	r3, r2
 8002eee:	d058      	beq.n	8002fa2 <HAL_GPIO_Init+0xfa>
 8002ef0:	4a96      	ldr	r2, [pc, #600]	; (800314c <HAL_GPIO_Init+0x2a4>)
 8002ef2:	4293      	cmp	r3, r2
 8002ef4:	d86f      	bhi.n	8002fd6 <HAL_GPIO_Init+0x12e>
 8002ef6:	4a96      	ldr	r2, [pc, #600]	; (8003150 <HAL_GPIO_Init+0x2a8>)
 8002ef8:	4293      	cmp	r3, r2
 8002efa:	d052      	beq.n	8002fa2 <HAL_GPIO_Init+0xfa>
 8002efc:	4a94      	ldr	r2, [pc, #592]	; (8003150 <HAL_GPIO_Init+0x2a8>)
 8002efe:	4293      	cmp	r3, r2
 8002f00:	d869      	bhi.n	8002fd6 <HAL_GPIO_Init+0x12e>
 8002f02:	4a94      	ldr	r2, [pc, #592]	; (8003154 <HAL_GPIO_Init+0x2ac>)
 8002f04:	4293      	cmp	r3, r2
 8002f06:	d04c      	beq.n	8002fa2 <HAL_GPIO_Init+0xfa>
 8002f08:	4a92      	ldr	r2, [pc, #584]	; (8003154 <HAL_GPIO_Init+0x2ac>)
 8002f0a:	4293      	cmp	r3, r2
 8002f0c:	d863      	bhi.n	8002fd6 <HAL_GPIO_Init+0x12e>
 8002f0e:	4a92      	ldr	r2, [pc, #584]	; (8003158 <HAL_GPIO_Init+0x2b0>)
 8002f10:	4293      	cmp	r3, r2
 8002f12:	d046      	beq.n	8002fa2 <HAL_GPIO_Init+0xfa>
 8002f14:	4a90      	ldr	r2, [pc, #576]	; (8003158 <HAL_GPIO_Init+0x2b0>)
 8002f16:	4293      	cmp	r3, r2
 8002f18:	d85d      	bhi.n	8002fd6 <HAL_GPIO_Init+0x12e>
 8002f1a:	2b12      	cmp	r3, #18
 8002f1c:	d82a      	bhi.n	8002f74 <HAL_GPIO_Init+0xcc>
 8002f1e:	2b12      	cmp	r3, #18
 8002f20:	d859      	bhi.n	8002fd6 <HAL_GPIO_Init+0x12e>
 8002f22:	a201      	add	r2, pc, #4	; (adr r2, 8002f28 <HAL_GPIO_Init+0x80>)
 8002f24:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002f28:	08002fa3 	.word	0x08002fa3
 8002f2c:	08002f7d 	.word	0x08002f7d
 8002f30:	08002f8f 	.word	0x08002f8f
 8002f34:	08002fd1 	.word	0x08002fd1
 8002f38:	08002fd7 	.word	0x08002fd7
 8002f3c:	08002fd7 	.word	0x08002fd7
 8002f40:	08002fd7 	.word	0x08002fd7
 8002f44:	08002fd7 	.word	0x08002fd7
 8002f48:	08002fd7 	.word	0x08002fd7
 8002f4c:	08002fd7 	.word	0x08002fd7
 8002f50:	08002fd7 	.word	0x08002fd7
 8002f54:	08002fd7 	.word	0x08002fd7
 8002f58:	08002fd7 	.word	0x08002fd7
 8002f5c:	08002fd7 	.word	0x08002fd7
 8002f60:	08002fd7 	.word	0x08002fd7
 8002f64:	08002fd7 	.word	0x08002fd7
 8002f68:	08002fd7 	.word	0x08002fd7
 8002f6c:	08002f85 	.word	0x08002f85
 8002f70:	08002f99 	.word	0x08002f99
 8002f74:	4a79      	ldr	r2, [pc, #484]	; (800315c <HAL_GPIO_Init+0x2b4>)
 8002f76:	4293      	cmp	r3, r2
 8002f78:	d013      	beq.n	8002fa2 <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 8002f7a:	e02c      	b.n	8002fd6 <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 8002f7c:	683b      	ldr	r3, [r7, #0]
 8002f7e:	68db      	ldr	r3, [r3, #12]
 8002f80:	623b      	str	r3, [r7, #32]
          break;
 8002f82:	e029      	b.n	8002fd8 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 8002f84:	683b      	ldr	r3, [r7, #0]
 8002f86:	68db      	ldr	r3, [r3, #12]
 8002f88:	3304      	adds	r3, #4
 8002f8a:	623b      	str	r3, [r7, #32]
          break;
 8002f8c:	e024      	b.n	8002fd8 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 8002f8e:	683b      	ldr	r3, [r7, #0]
 8002f90:	68db      	ldr	r3, [r3, #12]
 8002f92:	3308      	adds	r3, #8
 8002f94:	623b      	str	r3, [r7, #32]
          break;
 8002f96:	e01f      	b.n	8002fd8 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 8002f98:	683b      	ldr	r3, [r7, #0]
 8002f9a:	68db      	ldr	r3, [r3, #12]
 8002f9c:	330c      	adds	r3, #12
 8002f9e:	623b      	str	r3, [r7, #32]
          break;
 8002fa0:	e01a      	b.n	8002fd8 <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 8002fa2:	683b      	ldr	r3, [r7, #0]
 8002fa4:	689b      	ldr	r3, [r3, #8]
 8002fa6:	2b00      	cmp	r3, #0
 8002fa8:	d102      	bne.n	8002fb0 <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 8002faa:	2304      	movs	r3, #4
 8002fac:	623b      	str	r3, [r7, #32]
          break;
 8002fae:	e013      	b.n	8002fd8 <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 8002fb0:	683b      	ldr	r3, [r7, #0]
 8002fb2:	689b      	ldr	r3, [r3, #8]
 8002fb4:	2b01      	cmp	r3, #1
 8002fb6:	d105      	bne.n	8002fc4 <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8002fb8:	2308      	movs	r3, #8
 8002fba:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 8002fbc:	687b      	ldr	r3, [r7, #4]
 8002fbe:	69fa      	ldr	r2, [r7, #28]
 8002fc0:	611a      	str	r2, [r3, #16]
          break;
 8002fc2:	e009      	b.n	8002fd8 <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8002fc4:	2308      	movs	r3, #8
 8002fc6:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 8002fc8:	687b      	ldr	r3, [r7, #4]
 8002fca:	69fa      	ldr	r2, [r7, #28]
 8002fcc:	615a      	str	r2, [r3, #20]
          break;
 8002fce:	e003      	b.n	8002fd8 <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 8002fd0:	2300      	movs	r3, #0
 8002fd2:	623b      	str	r3, [r7, #32]
          break;
 8002fd4:	e000      	b.n	8002fd8 <HAL_GPIO_Init+0x130>
          break;
 8002fd6:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8002fd8:	69bb      	ldr	r3, [r7, #24]
 8002fda:	2bff      	cmp	r3, #255	; 0xff
 8002fdc:	d801      	bhi.n	8002fe2 <HAL_GPIO_Init+0x13a>
 8002fde:	687b      	ldr	r3, [r7, #4]
 8002fe0:	e001      	b.n	8002fe6 <HAL_GPIO_Init+0x13e>
 8002fe2:	687b      	ldr	r3, [r7, #4]
 8002fe4:	3304      	adds	r3, #4
 8002fe6:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 8002fe8:	69bb      	ldr	r3, [r7, #24]
 8002fea:	2bff      	cmp	r3, #255	; 0xff
 8002fec:	d802      	bhi.n	8002ff4 <HAL_GPIO_Init+0x14c>
 8002fee:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002ff0:	009b      	lsls	r3, r3, #2
 8002ff2:	e002      	b.n	8002ffa <HAL_GPIO_Init+0x152>
 8002ff4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002ff6:	3b08      	subs	r3, #8
 8002ff8:	009b      	lsls	r3, r3, #2
 8002ffa:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8002ffc:	697b      	ldr	r3, [r7, #20]
 8002ffe:	681a      	ldr	r2, [r3, #0]
 8003000:	210f      	movs	r1, #15
 8003002:	693b      	ldr	r3, [r7, #16]
 8003004:	fa01 f303 	lsl.w	r3, r1, r3
 8003008:	43db      	mvns	r3, r3
 800300a:	401a      	ands	r2, r3
 800300c:	6a39      	ldr	r1, [r7, #32]
 800300e:	693b      	ldr	r3, [r7, #16]
 8003010:	fa01 f303 	lsl.w	r3, r1, r3
 8003014:	431a      	orrs	r2, r3
 8003016:	697b      	ldr	r3, [r7, #20]
 8003018:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 800301a:	683b      	ldr	r3, [r7, #0]
 800301c:	685b      	ldr	r3, [r3, #4]
 800301e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003022:	2b00      	cmp	r3, #0
 8003024:	f000 80b1 	beq.w	800318a <HAL_GPIO_Init+0x2e2>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 8003028:	4b4d      	ldr	r3, [pc, #308]	; (8003160 <HAL_GPIO_Init+0x2b8>)
 800302a:	699b      	ldr	r3, [r3, #24]
 800302c:	4a4c      	ldr	r2, [pc, #304]	; (8003160 <HAL_GPIO_Init+0x2b8>)
 800302e:	f043 0301 	orr.w	r3, r3, #1
 8003032:	6193      	str	r3, [r2, #24]
 8003034:	4b4a      	ldr	r3, [pc, #296]	; (8003160 <HAL_GPIO_Init+0x2b8>)
 8003036:	699b      	ldr	r3, [r3, #24]
 8003038:	f003 0301 	and.w	r3, r3, #1
 800303c:	60bb      	str	r3, [r7, #8]
 800303e:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 8003040:	4a48      	ldr	r2, [pc, #288]	; (8003164 <HAL_GPIO_Init+0x2bc>)
 8003042:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003044:	089b      	lsrs	r3, r3, #2
 8003046:	3302      	adds	r3, #2
 8003048:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800304c:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 800304e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003050:	f003 0303 	and.w	r3, r3, #3
 8003054:	009b      	lsls	r3, r3, #2
 8003056:	220f      	movs	r2, #15
 8003058:	fa02 f303 	lsl.w	r3, r2, r3
 800305c:	43db      	mvns	r3, r3
 800305e:	68fa      	ldr	r2, [r7, #12]
 8003060:	4013      	ands	r3, r2
 8003062:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 8003064:	687b      	ldr	r3, [r7, #4]
 8003066:	4a40      	ldr	r2, [pc, #256]	; (8003168 <HAL_GPIO_Init+0x2c0>)
 8003068:	4293      	cmp	r3, r2
 800306a:	d013      	beq.n	8003094 <HAL_GPIO_Init+0x1ec>
 800306c:	687b      	ldr	r3, [r7, #4]
 800306e:	4a3f      	ldr	r2, [pc, #252]	; (800316c <HAL_GPIO_Init+0x2c4>)
 8003070:	4293      	cmp	r3, r2
 8003072:	d00d      	beq.n	8003090 <HAL_GPIO_Init+0x1e8>
 8003074:	687b      	ldr	r3, [r7, #4]
 8003076:	4a3e      	ldr	r2, [pc, #248]	; (8003170 <HAL_GPIO_Init+0x2c8>)
 8003078:	4293      	cmp	r3, r2
 800307a:	d007      	beq.n	800308c <HAL_GPIO_Init+0x1e4>
 800307c:	687b      	ldr	r3, [r7, #4]
 800307e:	4a3d      	ldr	r2, [pc, #244]	; (8003174 <HAL_GPIO_Init+0x2cc>)
 8003080:	4293      	cmp	r3, r2
 8003082:	d101      	bne.n	8003088 <HAL_GPIO_Init+0x1e0>
 8003084:	2303      	movs	r3, #3
 8003086:	e006      	b.n	8003096 <HAL_GPIO_Init+0x1ee>
 8003088:	2304      	movs	r3, #4
 800308a:	e004      	b.n	8003096 <HAL_GPIO_Init+0x1ee>
 800308c:	2302      	movs	r3, #2
 800308e:	e002      	b.n	8003096 <HAL_GPIO_Init+0x1ee>
 8003090:	2301      	movs	r3, #1
 8003092:	e000      	b.n	8003096 <HAL_GPIO_Init+0x1ee>
 8003094:	2300      	movs	r3, #0
 8003096:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003098:	f002 0203 	and.w	r2, r2, #3
 800309c:	0092      	lsls	r2, r2, #2
 800309e:	4093      	lsls	r3, r2
 80030a0:	68fa      	ldr	r2, [r7, #12]
 80030a2:	4313      	orrs	r3, r2
 80030a4:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 80030a6:	492f      	ldr	r1, [pc, #188]	; (8003164 <HAL_GPIO_Init+0x2bc>)
 80030a8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80030aa:	089b      	lsrs	r3, r3, #2
 80030ac:	3302      	adds	r3, #2
 80030ae:	68fa      	ldr	r2, [r7, #12]
 80030b0:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 80030b4:	683b      	ldr	r3, [r7, #0]
 80030b6:	685b      	ldr	r3, [r3, #4]
 80030b8:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80030bc:	2b00      	cmp	r3, #0
 80030be:	d006      	beq.n	80030ce <HAL_GPIO_Init+0x226>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 80030c0:	4b2d      	ldr	r3, [pc, #180]	; (8003178 <HAL_GPIO_Init+0x2d0>)
 80030c2:	681a      	ldr	r2, [r3, #0]
 80030c4:	492c      	ldr	r1, [pc, #176]	; (8003178 <HAL_GPIO_Init+0x2d0>)
 80030c6:	69bb      	ldr	r3, [r7, #24]
 80030c8:	4313      	orrs	r3, r2
 80030ca:	600b      	str	r3, [r1, #0]
 80030cc:	e006      	b.n	80030dc <HAL_GPIO_Init+0x234>
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 80030ce:	4b2a      	ldr	r3, [pc, #168]	; (8003178 <HAL_GPIO_Init+0x2d0>)
 80030d0:	681a      	ldr	r2, [r3, #0]
 80030d2:	69bb      	ldr	r3, [r7, #24]
 80030d4:	43db      	mvns	r3, r3
 80030d6:	4928      	ldr	r1, [pc, #160]	; (8003178 <HAL_GPIO_Init+0x2d0>)
 80030d8:	4013      	ands	r3, r2
 80030da:	600b      	str	r3, [r1, #0]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 80030dc:	683b      	ldr	r3, [r7, #0]
 80030de:	685b      	ldr	r3, [r3, #4]
 80030e0:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80030e4:	2b00      	cmp	r3, #0
 80030e6:	d006      	beq.n	80030f6 <HAL_GPIO_Init+0x24e>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 80030e8:	4b23      	ldr	r3, [pc, #140]	; (8003178 <HAL_GPIO_Init+0x2d0>)
 80030ea:	685a      	ldr	r2, [r3, #4]
 80030ec:	4922      	ldr	r1, [pc, #136]	; (8003178 <HAL_GPIO_Init+0x2d0>)
 80030ee:	69bb      	ldr	r3, [r7, #24]
 80030f0:	4313      	orrs	r3, r2
 80030f2:	604b      	str	r3, [r1, #4]
 80030f4:	e006      	b.n	8003104 <HAL_GPIO_Init+0x25c>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 80030f6:	4b20      	ldr	r3, [pc, #128]	; (8003178 <HAL_GPIO_Init+0x2d0>)
 80030f8:	685a      	ldr	r2, [r3, #4]
 80030fa:	69bb      	ldr	r3, [r7, #24]
 80030fc:	43db      	mvns	r3, r3
 80030fe:	491e      	ldr	r1, [pc, #120]	; (8003178 <HAL_GPIO_Init+0x2d0>)
 8003100:	4013      	ands	r3, r2
 8003102:	604b      	str	r3, [r1, #4]
        }

        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8003104:	683b      	ldr	r3, [r7, #0]
 8003106:	685b      	ldr	r3, [r3, #4]
 8003108:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800310c:	2b00      	cmp	r3, #0
 800310e:	d006      	beq.n	800311e <HAL_GPIO_Init+0x276>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 8003110:	4b19      	ldr	r3, [pc, #100]	; (8003178 <HAL_GPIO_Init+0x2d0>)
 8003112:	689a      	ldr	r2, [r3, #8]
 8003114:	4918      	ldr	r1, [pc, #96]	; (8003178 <HAL_GPIO_Init+0x2d0>)
 8003116:	69bb      	ldr	r3, [r7, #24]
 8003118:	4313      	orrs	r3, r2
 800311a:	608b      	str	r3, [r1, #8]
 800311c:	e006      	b.n	800312c <HAL_GPIO_Init+0x284>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 800311e:	4b16      	ldr	r3, [pc, #88]	; (8003178 <HAL_GPIO_Init+0x2d0>)
 8003120:	689a      	ldr	r2, [r3, #8]
 8003122:	69bb      	ldr	r3, [r7, #24]
 8003124:	43db      	mvns	r3, r3
 8003126:	4914      	ldr	r1, [pc, #80]	; (8003178 <HAL_GPIO_Init+0x2d0>)
 8003128:	4013      	ands	r3, r2
 800312a:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 800312c:	683b      	ldr	r3, [r7, #0]
 800312e:	685b      	ldr	r3, [r3, #4]
 8003130:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8003134:	2b00      	cmp	r3, #0
 8003136:	d021      	beq.n	800317c <HAL_GPIO_Init+0x2d4>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 8003138:	4b0f      	ldr	r3, [pc, #60]	; (8003178 <HAL_GPIO_Init+0x2d0>)
 800313a:	68da      	ldr	r2, [r3, #12]
 800313c:	490e      	ldr	r1, [pc, #56]	; (8003178 <HAL_GPIO_Init+0x2d0>)
 800313e:	69bb      	ldr	r3, [r7, #24]
 8003140:	4313      	orrs	r3, r2
 8003142:	60cb      	str	r3, [r1, #12]
 8003144:	e021      	b.n	800318a <HAL_GPIO_Init+0x2e2>
 8003146:	bf00      	nop
 8003148:	10320000 	.word	0x10320000
 800314c:	10310000 	.word	0x10310000
 8003150:	10220000 	.word	0x10220000
 8003154:	10210000 	.word	0x10210000
 8003158:	10120000 	.word	0x10120000
 800315c:	10110000 	.word	0x10110000
 8003160:	40021000 	.word	0x40021000
 8003164:	40010000 	.word	0x40010000
 8003168:	40010800 	.word	0x40010800
 800316c:	40010c00 	.word	0x40010c00
 8003170:	40011000 	.word	0x40011000
 8003174:	40011400 	.word	0x40011400
 8003178:	40010400 	.word	0x40010400
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 800317c:	4b0b      	ldr	r3, [pc, #44]	; (80031ac <HAL_GPIO_Init+0x304>)
 800317e:	68da      	ldr	r2, [r3, #12]
 8003180:	69bb      	ldr	r3, [r7, #24]
 8003182:	43db      	mvns	r3, r3
 8003184:	4909      	ldr	r1, [pc, #36]	; (80031ac <HAL_GPIO_Init+0x304>)
 8003186:	4013      	ands	r3, r2
 8003188:	60cb      	str	r3, [r1, #12]
        }
      }
    }

	position++;
 800318a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800318c:	3301      	adds	r3, #1
 800318e:	627b      	str	r3, [r7, #36]	; 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8003190:	683b      	ldr	r3, [r7, #0]
 8003192:	681a      	ldr	r2, [r3, #0]
 8003194:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003196:	fa22 f303 	lsr.w	r3, r2, r3
 800319a:	2b00      	cmp	r3, #0
 800319c:	f47f ae8e 	bne.w	8002ebc <HAL_GPIO_Init+0x14>
  }
}
 80031a0:	bf00      	nop
 80031a2:	bf00      	nop
 80031a4:	372c      	adds	r7, #44	; 0x2c
 80031a6:	46bd      	mov	sp, r7
 80031a8:	bc80      	pop	{r7}
 80031aa:	4770      	bx	lr
 80031ac:	40010400 	.word	0x40010400

080031b0 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin: specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 80031b0:	b480      	push	{r7}
 80031b2:	b085      	sub	sp, #20
 80031b4:	af00      	add	r7, sp, #0
 80031b6:	6078      	str	r0, [r7, #4]
 80031b8:	460b      	mov	r3, r1
 80031ba:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 80031bc:	687b      	ldr	r3, [r7, #4]
 80031be:	689a      	ldr	r2, [r3, #8]
 80031c0:	887b      	ldrh	r3, [r7, #2]
 80031c2:	4013      	ands	r3, r2
 80031c4:	2b00      	cmp	r3, #0
 80031c6:	d002      	beq.n	80031ce <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 80031c8:	2301      	movs	r3, #1
 80031ca:	73fb      	strb	r3, [r7, #15]
 80031cc:	e001      	b.n	80031d2 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 80031ce:	2300      	movs	r3, #0
 80031d0:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 80031d2:	7bfb      	ldrb	r3, [r7, #15]
}
 80031d4:	4618      	mov	r0, r3
 80031d6:	3714      	adds	r7, #20
 80031d8:	46bd      	mov	sp, r7
 80031da:	bc80      	pop	{r7}
 80031dc:	4770      	bx	lr

080031de <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80031de:	b480      	push	{r7}
 80031e0:	b083      	sub	sp, #12
 80031e2:	af00      	add	r7, sp, #0
 80031e4:	6078      	str	r0, [r7, #4]
 80031e6:	460b      	mov	r3, r1
 80031e8:	807b      	strh	r3, [r7, #2]
 80031ea:	4613      	mov	r3, r2
 80031ec:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 80031ee:	787b      	ldrb	r3, [r7, #1]
 80031f0:	2b00      	cmp	r3, #0
 80031f2:	d003      	beq.n	80031fc <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 80031f4:	887a      	ldrh	r2, [r7, #2]
 80031f6:	687b      	ldr	r3, [r7, #4]
 80031f8:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 80031fa:	e003      	b.n	8003204 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 80031fc:	887b      	ldrh	r3, [r7, #2]
 80031fe:	041a      	lsls	r2, r3, #16
 8003200:	687b      	ldr	r3, [r7, #4]
 8003202:	611a      	str	r2, [r3, #16]
}
 8003204:	bf00      	nop
 8003206:	370c      	adds	r7, #12
 8003208:	46bd      	mov	sp, r7
 800320a:	bc80      	pop	{r7}
 800320c:	4770      	bx	lr
	...

08003210 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8003210:	b580      	push	{r7, lr}
 8003212:	b086      	sub	sp, #24
 8003214:	af00      	add	r7, sp, #0
 8003216:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8003218:	687b      	ldr	r3, [r7, #4]
 800321a:	2b00      	cmp	r3, #0
 800321c:	d101      	bne.n	8003222 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800321e:	2301      	movs	r3, #1
 8003220:	e272      	b.n	8003708 <HAL_RCC_OscConfig+0x4f8>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8003222:	687b      	ldr	r3, [r7, #4]
 8003224:	681b      	ldr	r3, [r3, #0]
 8003226:	f003 0301 	and.w	r3, r3, #1
 800322a:	2b00      	cmp	r3, #0
 800322c:	f000 8087 	beq.w	800333e <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8003230:	4b92      	ldr	r3, [pc, #584]	; (800347c <HAL_RCC_OscConfig+0x26c>)
 8003232:	685b      	ldr	r3, [r3, #4]
 8003234:	f003 030c 	and.w	r3, r3, #12
 8003238:	2b04      	cmp	r3, #4
 800323a:	d00c      	beq.n	8003256 <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 800323c:	4b8f      	ldr	r3, [pc, #572]	; (800347c <HAL_RCC_OscConfig+0x26c>)
 800323e:	685b      	ldr	r3, [r3, #4]
 8003240:	f003 030c 	and.w	r3, r3, #12
 8003244:	2b08      	cmp	r3, #8
 8003246:	d112      	bne.n	800326e <HAL_RCC_OscConfig+0x5e>
 8003248:	4b8c      	ldr	r3, [pc, #560]	; (800347c <HAL_RCC_OscConfig+0x26c>)
 800324a:	685b      	ldr	r3, [r3, #4]
 800324c:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003250:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8003254:	d10b      	bne.n	800326e <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003256:	4b89      	ldr	r3, [pc, #548]	; (800347c <HAL_RCC_OscConfig+0x26c>)
 8003258:	681b      	ldr	r3, [r3, #0]
 800325a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800325e:	2b00      	cmp	r3, #0
 8003260:	d06c      	beq.n	800333c <HAL_RCC_OscConfig+0x12c>
 8003262:	687b      	ldr	r3, [r7, #4]
 8003264:	685b      	ldr	r3, [r3, #4]
 8003266:	2b00      	cmp	r3, #0
 8003268:	d168      	bne.n	800333c <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 800326a:	2301      	movs	r3, #1
 800326c:	e24c      	b.n	8003708 <HAL_RCC_OscConfig+0x4f8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800326e:	687b      	ldr	r3, [r7, #4]
 8003270:	685b      	ldr	r3, [r3, #4]
 8003272:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8003276:	d106      	bne.n	8003286 <HAL_RCC_OscConfig+0x76>
 8003278:	4b80      	ldr	r3, [pc, #512]	; (800347c <HAL_RCC_OscConfig+0x26c>)
 800327a:	681b      	ldr	r3, [r3, #0]
 800327c:	4a7f      	ldr	r2, [pc, #508]	; (800347c <HAL_RCC_OscConfig+0x26c>)
 800327e:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003282:	6013      	str	r3, [r2, #0]
 8003284:	e02e      	b.n	80032e4 <HAL_RCC_OscConfig+0xd4>
 8003286:	687b      	ldr	r3, [r7, #4]
 8003288:	685b      	ldr	r3, [r3, #4]
 800328a:	2b00      	cmp	r3, #0
 800328c:	d10c      	bne.n	80032a8 <HAL_RCC_OscConfig+0x98>
 800328e:	4b7b      	ldr	r3, [pc, #492]	; (800347c <HAL_RCC_OscConfig+0x26c>)
 8003290:	681b      	ldr	r3, [r3, #0]
 8003292:	4a7a      	ldr	r2, [pc, #488]	; (800347c <HAL_RCC_OscConfig+0x26c>)
 8003294:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8003298:	6013      	str	r3, [r2, #0]
 800329a:	4b78      	ldr	r3, [pc, #480]	; (800347c <HAL_RCC_OscConfig+0x26c>)
 800329c:	681b      	ldr	r3, [r3, #0]
 800329e:	4a77      	ldr	r2, [pc, #476]	; (800347c <HAL_RCC_OscConfig+0x26c>)
 80032a0:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80032a4:	6013      	str	r3, [r2, #0]
 80032a6:	e01d      	b.n	80032e4 <HAL_RCC_OscConfig+0xd4>
 80032a8:	687b      	ldr	r3, [r7, #4]
 80032aa:	685b      	ldr	r3, [r3, #4]
 80032ac:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 80032b0:	d10c      	bne.n	80032cc <HAL_RCC_OscConfig+0xbc>
 80032b2:	4b72      	ldr	r3, [pc, #456]	; (800347c <HAL_RCC_OscConfig+0x26c>)
 80032b4:	681b      	ldr	r3, [r3, #0]
 80032b6:	4a71      	ldr	r2, [pc, #452]	; (800347c <HAL_RCC_OscConfig+0x26c>)
 80032b8:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80032bc:	6013      	str	r3, [r2, #0]
 80032be:	4b6f      	ldr	r3, [pc, #444]	; (800347c <HAL_RCC_OscConfig+0x26c>)
 80032c0:	681b      	ldr	r3, [r3, #0]
 80032c2:	4a6e      	ldr	r2, [pc, #440]	; (800347c <HAL_RCC_OscConfig+0x26c>)
 80032c4:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80032c8:	6013      	str	r3, [r2, #0]
 80032ca:	e00b      	b.n	80032e4 <HAL_RCC_OscConfig+0xd4>
 80032cc:	4b6b      	ldr	r3, [pc, #428]	; (800347c <HAL_RCC_OscConfig+0x26c>)
 80032ce:	681b      	ldr	r3, [r3, #0]
 80032d0:	4a6a      	ldr	r2, [pc, #424]	; (800347c <HAL_RCC_OscConfig+0x26c>)
 80032d2:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80032d6:	6013      	str	r3, [r2, #0]
 80032d8:	4b68      	ldr	r3, [pc, #416]	; (800347c <HAL_RCC_OscConfig+0x26c>)
 80032da:	681b      	ldr	r3, [r3, #0]
 80032dc:	4a67      	ldr	r2, [pc, #412]	; (800347c <HAL_RCC_OscConfig+0x26c>)
 80032de:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80032e2:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80032e4:	687b      	ldr	r3, [r7, #4]
 80032e6:	685b      	ldr	r3, [r3, #4]
 80032e8:	2b00      	cmp	r3, #0
 80032ea:	d013      	beq.n	8003314 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80032ec:	f7ff fca0 	bl	8002c30 <HAL_GetTick>
 80032f0:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80032f2:	e008      	b.n	8003306 <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80032f4:	f7ff fc9c 	bl	8002c30 <HAL_GetTick>
 80032f8:	4602      	mov	r2, r0
 80032fa:	693b      	ldr	r3, [r7, #16]
 80032fc:	1ad3      	subs	r3, r2, r3
 80032fe:	2b64      	cmp	r3, #100	; 0x64
 8003300:	d901      	bls.n	8003306 <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 8003302:	2303      	movs	r3, #3
 8003304:	e200      	b.n	8003708 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003306:	4b5d      	ldr	r3, [pc, #372]	; (800347c <HAL_RCC_OscConfig+0x26c>)
 8003308:	681b      	ldr	r3, [r3, #0]
 800330a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800330e:	2b00      	cmp	r3, #0
 8003310:	d0f0      	beq.n	80032f4 <HAL_RCC_OscConfig+0xe4>
 8003312:	e014      	b.n	800333e <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003314:	f7ff fc8c 	bl	8002c30 <HAL_GetTick>
 8003318:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800331a:	e008      	b.n	800332e <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800331c:	f7ff fc88 	bl	8002c30 <HAL_GetTick>
 8003320:	4602      	mov	r2, r0
 8003322:	693b      	ldr	r3, [r7, #16]
 8003324:	1ad3      	subs	r3, r2, r3
 8003326:	2b64      	cmp	r3, #100	; 0x64
 8003328:	d901      	bls.n	800332e <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 800332a:	2303      	movs	r3, #3
 800332c:	e1ec      	b.n	8003708 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800332e:	4b53      	ldr	r3, [pc, #332]	; (800347c <HAL_RCC_OscConfig+0x26c>)
 8003330:	681b      	ldr	r3, [r3, #0]
 8003332:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003336:	2b00      	cmp	r3, #0
 8003338:	d1f0      	bne.n	800331c <HAL_RCC_OscConfig+0x10c>
 800333a:	e000      	b.n	800333e <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800333c:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800333e:	687b      	ldr	r3, [r7, #4]
 8003340:	681b      	ldr	r3, [r3, #0]
 8003342:	f003 0302 	and.w	r3, r3, #2
 8003346:	2b00      	cmp	r3, #0
 8003348:	d063      	beq.n	8003412 <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 800334a:	4b4c      	ldr	r3, [pc, #304]	; (800347c <HAL_RCC_OscConfig+0x26c>)
 800334c:	685b      	ldr	r3, [r3, #4]
 800334e:	f003 030c 	and.w	r3, r3, #12
 8003352:	2b00      	cmp	r3, #0
 8003354:	d00b      	beq.n	800336e <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 8003356:	4b49      	ldr	r3, [pc, #292]	; (800347c <HAL_RCC_OscConfig+0x26c>)
 8003358:	685b      	ldr	r3, [r3, #4]
 800335a:	f003 030c 	and.w	r3, r3, #12
 800335e:	2b08      	cmp	r3, #8
 8003360:	d11c      	bne.n	800339c <HAL_RCC_OscConfig+0x18c>
 8003362:	4b46      	ldr	r3, [pc, #280]	; (800347c <HAL_RCC_OscConfig+0x26c>)
 8003364:	685b      	ldr	r3, [r3, #4]
 8003366:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800336a:	2b00      	cmp	r3, #0
 800336c:	d116      	bne.n	800339c <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800336e:	4b43      	ldr	r3, [pc, #268]	; (800347c <HAL_RCC_OscConfig+0x26c>)
 8003370:	681b      	ldr	r3, [r3, #0]
 8003372:	f003 0302 	and.w	r3, r3, #2
 8003376:	2b00      	cmp	r3, #0
 8003378:	d005      	beq.n	8003386 <HAL_RCC_OscConfig+0x176>
 800337a:	687b      	ldr	r3, [r7, #4]
 800337c:	691b      	ldr	r3, [r3, #16]
 800337e:	2b01      	cmp	r3, #1
 8003380:	d001      	beq.n	8003386 <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 8003382:	2301      	movs	r3, #1
 8003384:	e1c0      	b.n	8003708 <HAL_RCC_OscConfig+0x4f8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003386:	4b3d      	ldr	r3, [pc, #244]	; (800347c <HAL_RCC_OscConfig+0x26c>)
 8003388:	681b      	ldr	r3, [r3, #0]
 800338a:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 800338e:	687b      	ldr	r3, [r7, #4]
 8003390:	695b      	ldr	r3, [r3, #20]
 8003392:	00db      	lsls	r3, r3, #3
 8003394:	4939      	ldr	r1, [pc, #228]	; (800347c <HAL_RCC_OscConfig+0x26c>)
 8003396:	4313      	orrs	r3, r2
 8003398:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800339a:	e03a      	b.n	8003412 <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 800339c:	687b      	ldr	r3, [r7, #4]
 800339e:	691b      	ldr	r3, [r3, #16]
 80033a0:	2b00      	cmp	r3, #0
 80033a2:	d020      	beq.n	80033e6 <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80033a4:	4b36      	ldr	r3, [pc, #216]	; (8003480 <HAL_RCC_OscConfig+0x270>)
 80033a6:	2201      	movs	r2, #1
 80033a8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80033aa:	f7ff fc41 	bl	8002c30 <HAL_GetTick>
 80033ae:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80033b0:	e008      	b.n	80033c4 <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80033b2:	f7ff fc3d 	bl	8002c30 <HAL_GetTick>
 80033b6:	4602      	mov	r2, r0
 80033b8:	693b      	ldr	r3, [r7, #16]
 80033ba:	1ad3      	subs	r3, r2, r3
 80033bc:	2b02      	cmp	r3, #2
 80033be:	d901      	bls.n	80033c4 <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 80033c0:	2303      	movs	r3, #3
 80033c2:	e1a1      	b.n	8003708 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80033c4:	4b2d      	ldr	r3, [pc, #180]	; (800347c <HAL_RCC_OscConfig+0x26c>)
 80033c6:	681b      	ldr	r3, [r3, #0]
 80033c8:	f003 0302 	and.w	r3, r3, #2
 80033cc:	2b00      	cmp	r3, #0
 80033ce:	d0f0      	beq.n	80033b2 <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80033d0:	4b2a      	ldr	r3, [pc, #168]	; (800347c <HAL_RCC_OscConfig+0x26c>)
 80033d2:	681b      	ldr	r3, [r3, #0]
 80033d4:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80033d8:	687b      	ldr	r3, [r7, #4]
 80033da:	695b      	ldr	r3, [r3, #20]
 80033dc:	00db      	lsls	r3, r3, #3
 80033de:	4927      	ldr	r1, [pc, #156]	; (800347c <HAL_RCC_OscConfig+0x26c>)
 80033e0:	4313      	orrs	r3, r2
 80033e2:	600b      	str	r3, [r1, #0]
 80033e4:	e015      	b.n	8003412 <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80033e6:	4b26      	ldr	r3, [pc, #152]	; (8003480 <HAL_RCC_OscConfig+0x270>)
 80033e8:	2200      	movs	r2, #0
 80033ea:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80033ec:	f7ff fc20 	bl	8002c30 <HAL_GetTick>
 80033f0:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80033f2:	e008      	b.n	8003406 <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80033f4:	f7ff fc1c 	bl	8002c30 <HAL_GetTick>
 80033f8:	4602      	mov	r2, r0
 80033fa:	693b      	ldr	r3, [r7, #16]
 80033fc:	1ad3      	subs	r3, r2, r3
 80033fe:	2b02      	cmp	r3, #2
 8003400:	d901      	bls.n	8003406 <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 8003402:	2303      	movs	r3, #3
 8003404:	e180      	b.n	8003708 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003406:	4b1d      	ldr	r3, [pc, #116]	; (800347c <HAL_RCC_OscConfig+0x26c>)
 8003408:	681b      	ldr	r3, [r3, #0]
 800340a:	f003 0302 	and.w	r3, r3, #2
 800340e:	2b00      	cmp	r3, #0
 8003410:	d1f0      	bne.n	80033f4 <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8003412:	687b      	ldr	r3, [r7, #4]
 8003414:	681b      	ldr	r3, [r3, #0]
 8003416:	f003 0308 	and.w	r3, r3, #8
 800341a:	2b00      	cmp	r3, #0
 800341c:	d03a      	beq.n	8003494 <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 800341e:	687b      	ldr	r3, [r7, #4]
 8003420:	699b      	ldr	r3, [r3, #24]
 8003422:	2b00      	cmp	r3, #0
 8003424:	d019      	beq.n	800345a <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8003426:	4b17      	ldr	r3, [pc, #92]	; (8003484 <HAL_RCC_OscConfig+0x274>)
 8003428:	2201      	movs	r2, #1
 800342a:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800342c:	f7ff fc00 	bl	8002c30 <HAL_GetTick>
 8003430:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003432:	e008      	b.n	8003446 <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003434:	f7ff fbfc 	bl	8002c30 <HAL_GetTick>
 8003438:	4602      	mov	r2, r0
 800343a:	693b      	ldr	r3, [r7, #16]
 800343c:	1ad3      	subs	r3, r2, r3
 800343e:	2b02      	cmp	r3, #2
 8003440:	d901      	bls.n	8003446 <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 8003442:	2303      	movs	r3, #3
 8003444:	e160      	b.n	8003708 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003446:	4b0d      	ldr	r3, [pc, #52]	; (800347c <HAL_RCC_OscConfig+0x26c>)
 8003448:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800344a:	f003 0302 	and.w	r3, r3, #2
 800344e:	2b00      	cmp	r3, #0
 8003450:	d0f0      	beq.n	8003434 <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 8003452:	2001      	movs	r0, #1
 8003454:	f000 faa6 	bl	80039a4 <RCC_Delay>
 8003458:	e01c      	b.n	8003494 <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800345a:	4b0a      	ldr	r3, [pc, #40]	; (8003484 <HAL_RCC_OscConfig+0x274>)
 800345c:	2200      	movs	r2, #0
 800345e:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003460:	f7ff fbe6 	bl	8002c30 <HAL_GetTick>
 8003464:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003466:	e00f      	b.n	8003488 <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003468:	f7ff fbe2 	bl	8002c30 <HAL_GetTick>
 800346c:	4602      	mov	r2, r0
 800346e:	693b      	ldr	r3, [r7, #16]
 8003470:	1ad3      	subs	r3, r2, r3
 8003472:	2b02      	cmp	r3, #2
 8003474:	d908      	bls.n	8003488 <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 8003476:	2303      	movs	r3, #3
 8003478:	e146      	b.n	8003708 <HAL_RCC_OscConfig+0x4f8>
 800347a:	bf00      	nop
 800347c:	40021000 	.word	0x40021000
 8003480:	42420000 	.word	0x42420000
 8003484:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003488:	4b92      	ldr	r3, [pc, #584]	; (80036d4 <HAL_RCC_OscConfig+0x4c4>)
 800348a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800348c:	f003 0302 	and.w	r3, r3, #2
 8003490:	2b00      	cmp	r3, #0
 8003492:	d1e9      	bne.n	8003468 <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8003494:	687b      	ldr	r3, [r7, #4]
 8003496:	681b      	ldr	r3, [r3, #0]
 8003498:	f003 0304 	and.w	r3, r3, #4
 800349c:	2b00      	cmp	r3, #0
 800349e:	f000 80a6 	beq.w	80035ee <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 80034a2:	2300      	movs	r3, #0
 80034a4:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 80034a6:	4b8b      	ldr	r3, [pc, #556]	; (80036d4 <HAL_RCC_OscConfig+0x4c4>)
 80034a8:	69db      	ldr	r3, [r3, #28]
 80034aa:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80034ae:	2b00      	cmp	r3, #0
 80034b0:	d10d      	bne.n	80034ce <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80034b2:	4b88      	ldr	r3, [pc, #544]	; (80036d4 <HAL_RCC_OscConfig+0x4c4>)
 80034b4:	69db      	ldr	r3, [r3, #28]
 80034b6:	4a87      	ldr	r2, [pc, #540]	; (80036d4 <HAL_RCC_OscConfig+0x4c4>)
 80034b8:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80034bc:	61d3      	str	r3, [r2, #28]
 80034be:	4b85      	ldr	r3, [pc, #532]	; (80036d4 <HAL_RCC_OscConfig+0x4c4>)
 80034c0:	69db      	ldr	r3, [r3, #28]
 80034c2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80034c6:	60bb      	str	r3, [r7, #8]
 80034c8:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80034ca:	2301      	movs	r3, #1
 80034cc:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80034ce:	4b82      	ldr	r3, [pc, #520]	; (80036d8 <HAL_RCC_OscConfig+0x4c8>)
 80034d0:	681b      	ldr	r3, [r3, #0]
 80034d2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80034d6:	2b00      	cmp	r3, #0
 80034d8:	d118      	bne.n	800350c <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80034da:	4b7f      	ldr	r3, [pc, #508]	; (80036d8 <HAL_RCC_OscConfig+0x4c8>)
 80034dc:	681b      	ldr	r3, [r3, #0]
 80034de:	4a7e      	ldr	r2, [pc, #504]	; (80036d8 <HAL_RCC_OscConfig+0x4c8>)
 80034e0:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80034e4:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80034e6:	f7ff fba3 	bl	8002c30 <HAL_GetTick>
 80034ea:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80034ec:	e008      	b.n	8003500 <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80034ee:	f7ff fb9f 	bl	8002c30 <HAL_GetTick>
 80034f2:	4602      	mov	r2, r0
 80034f4:	693b      	ldr	r3, [r7, #16]
 80034f6:	1ad3      	subs	r3, r2, r3
 80034f8:	2b64      	cmp	r3, #100	; 0x64
 80034fa:	d901      	bls.n	8003500 <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 80034fc:	2303      	movs	r3, #3
 80034fe:	e103      	b.n	8003708 <HAL_RCC_OscConfig+0x4f8>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003500:	4b75      	ldr	r3, [pc, #468]	; (80036d8 <HAL_RCC_OscConfig+0x4c8>)
 8003502:	681b      	ldr	r3, [r3, #0]
 8003504:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003508:	2b00      	cmp	r3, #0
 800350a:	d0f0      	beq.n	80034ee <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800350c:	687b      	ldr	r3, [r7, #4]
 800350e:	68db      	ldr	r3, [r3, #12]
 8003510:	2b01      	cmp	r3, #1
 8003512:	d106      	bne.n	8003522 <HAL_RCC_OscConfig+0x312>
 8003514:	4b6f      	ldr	r3, [pc, #444]	; (80036d4 <HAL_RCC_OscConfig+0x4c4>)
 8003516:	6a1b      	ldr	r3, [r3, #32]
 8003518:	4a6e      	ldr	r2, [pc, #440]	; (80036d4 <HAL_RCC_OscConfig+0x4c4>)
 800351a:	f043 0301 	orr.w	r3, r3, #1
 800351e:	6213      	str	r3, [r2, #32]
 8003520:	e02d      	b.n	800357e <HAL_RCC_OscConfig+0x36e>
 8003522:	687b      	ldr	r3, [r7, #4]
 8003524:	68db      	ldr	r3, [r3, #12]
 8003526:	2b00      	cmp	r3, #0
 8003528:	d10c      	bne.n	8003544 <HAL_RCC_OscConfig+0x334>
 800352a:	4b6a      	ldr	r3, [pc, #424]	; (80036d4 <HAL_RCC_OscConfig+0x4c4>)
 800352c:	6a1b      	ldr	r3, [r3, #32]
 800352e:	4a69      	ldr	r2, [pc, #420]	; (80036d4 <HAL_RCC_OscConfig+0x4c4>)
 8003530:	f023 0301 	bic.w	r3, r3, #1
 8003534:	6213      	str	r3, [r2, #32]
 8003536:	4b67      	ldr	r3, [pc, #412]	; (80036d4 <HAL_RCC_OscConfig+0x4c4>)
 8003538:	6a1b      	ldr	r3, [r3, #32]
 800353a:	4a66      	ldr	r2, [pc, #408]	; (80036d4 <HAL_RCC_OscConfig+0x4c4>)
 800353c:	f023 0304 	bic.w	r3, r3, #4
 8003540:	6213      	str	r3, [r2, #32]
 8003542:	e01c      	b.n	800357e <HAL_RCC_OscConfig+0x36e>
 8003544:	687b      	ldr	r3, [r7, #4]
 8003546:	68db      	ldr	r3, [r3, #12]
 8003548:	2b05      	cmp	r3, #5
 800354a:	d10c      	bne.n	8003566 <HAL_RCC_OscConfig+0x356>
 800354c:	4b61      	ldr	r3, [pc, #388]	; (80036d4 <HAL_RCC_OscConfig+0x4c4>)
 800354e:	6a1b      	ldr	r3, [r3, #32]
 8003550:	4a60      	ldr	r2, [pc, #384]	; (80036d4 <HAL_RCC_OscConfig+0x4c4>)
 8003552:	f043 0304 	orr.w	r3, r3, #4
 8003556:	6213      	str	r3, [r2, #32]
 8003558:	4b5e      	ldr	r3, [pc, #376]	; (80036d4 <HAL_RCC_OscConfig+0x4c4>)
 800355a:	6a1b      	ldr	r3, [r3, #32]
 800355c:	4a5d      	ldr	r2, [pc, #372]	; (80036d4 <HAL_RCC_OscConfig+0x4c4>)
 800355e:	f043 0301 	orr.w	r3, r3, #1
 8003562:	6213      	str	r3, [r2, #32]
 8003564:	e00b      	b.n	800357e <HAL_RCC_OscConfig+0x36e>
 8003566:	4b5b      	ldr	r3, [pc, #364]	; (80036d4 <HAL_RCC_OscConfig+0x4c4>)
 8003568:	6a1b      	ldr	r3, [r3, #32]
 800356a:	4a5a      	ldr	r2, [pc, #360]	; (80036d4 <HAL_RCC_OscConfig+0x4c4>)
 800356c:	f023 0301 	bic.w	r3, r3, #1
 8003570:	6213      	str	r3, [r2, #32]
 8003572:	4b58      	ldr	r3, [pc, #352]	; (80036d4 <HAL_RCC_OscConfig+0x4c4>)
 8003574:	6a1b      	ldr	r3, [r3, #32]
 8003576:	4a57      	ldr	r2, [pc, #348]	; (80036d4 <HAL_RCC_OscConfig+0x4c4>)
 8003578:	f023 0304 	bic.w	r3, r3, #4
 800357c:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 800357e:	687b      	ldr	r3, [r7, #4]
 8003580:	68db      	ldr	r3, [r3, #12]
 8003582:	2b00      	cmp	r3, #0
 8003584:	d015      	beq.n	80035b2 <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003586:	f7ff fb53 	bl	8002c30 <HAL_GetTick>
 800358a:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800358c:	e00a      	b.n	80035a4 <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800358e:	f7ff fb4f 	bl	8002c30 <HAL_GetTick>
 8003592:	4602      	mov	r2, r0
 8003594:	693b      	ldr	r3, [r7, #16]
 8003596:	1ad3      	subs	r3, r2, r3
 8003598:	f241 3288 	movw	r2, #5000	; 0x1388
 800359c:	4293      	cmp	r3, r2
 800359e:	d901      	bls.n	80035a4 <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 80035a0:	2303      	movs	r3, #3
 80035a2:	e0b1      	b.n	8003708 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80035a4:	4b4b      	ldr	r3, [pc, #300]	; (80036d4 <HAL_RCC_OscConfig+0x4c4>)
 80035a6:	6a1b      	ldr	r3, [r3, #32]
 80035a8:	f003 0302 	and.w	r3, r3, #2
 80035ac:	2b00      	cmp	r3, #0
 80035ae:	d0ee      	beq.n	800358e <HAL_RCC_OscConfig+0x37e>
 80035b0:	e014      	b.n	80035dc <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80035b2:	f7ff fb3d 	bl	8002c30 <HAL_GetTick>
 80035b6:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80035b8:	e00a      	b.n	80035d0 <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80035ba:	f7ff fb39 	bl	8002c30 <HAL_GetTick>
 80035be:	4602      	mov	r2, r0
 80035c0:	693b      	ldr	r3, [r7, #16]
 80035c2:	1ad3      	subs	r3, r2, r3
 80035c4:	f241 3288 	movw	r2, #5000	; 0x1388
 80035c8:	4293      	cmp	r3, r2
 80035ca:	d901      	bls.n	80035d0 <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 80035cc:	2303      	movs	r3, #3
 80035ce:	e09b      	b.n	8003708 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80035d0:	4b40      	ldr	r3, [pc, #256]	; (80036d4 <HAL_RCC_OscConfig+0x4c4>)
 80035d2:	6a1b      	ldr	r3, [r3, #32]
 80035d4:	f003 0302 	and.w	r3, r3, #2
 80035d8:	2b00      	cmp	r3, #0
 80035da:	d1ee      	bne.n	80035ba <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 80035dc:	7dfb      	ldrb	r3, [r7, #23]
 80035de:	2b01      	cmp	r3, #1
 80035e0:	d105      	bne.n	80035ee <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80035e2:	4b3c      	ldr	r3, [pc, #240]	; (80036d4 <HAL_RCC_OscConfig+0x4c4>)
 80035e4:	69db      	ldr	r3, [r3, #28]
 80035e6:	4a3b      	ldr	r2, [pc, #236]	; (80036d4 <HAL_RCC_OscConfig+0x4c4>)
 80035e8:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80035ec:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80035ee:	687b      	ldr	r3, [r7, #4]
 80035f0:	69db      	ldr	r3, [r3, #28]
 80035f2:	2b00      	cmp	r3, #0
 80035f4:	f000 8087 	beq.w	8003706 <HAL_RCC_OscConfig+0x4f6>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80035f8:	4b36      	ldr	r3, [pc, #216]	; (80036d4 <HAL_RCC_OscConfig+0x4c4>)
 80035fa:	685b      	ldr	r3, [r3, #4]
 80035fc:	f003 030c 	and.w	r3, r3, #12
 8003600:	2b08      	cmp	r3, #8
 8003602:	d061      	beq.n	80036c8 <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8003604:	687b      	ldr	r3, [r7, #4]
 8003606:	69db      	ldr	r3, [r3, #28]
 8003608:	2b02      	cmp	r3, #2
 800360a:	d146      	bne.n	800369a <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800360c:	4b33      	ldr	r3, [pc, #204]	; (80036dc <HAL_RCC_OscConfig+0x4cc>)
 800360e:	2200      	movs	r2, #0
 8003610:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003612:	f7ff fb0d 	bl	8002c30 <HAL_GetTick>
 8003616:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8003618:	e008      	b.n	800362c <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800361a:	f7ff fb09 	bl	8002c30 <HAL_GetTick>
 800361e:	4602      	mov	r2, r0
 8003620:	693b      	ldr	r3, [r7, #16]
 8003622:	1ad3      	subs	r3, r2, r3
 8003624:	2b02      	cmp	r3, #2
 8003626:	d901      	bls.n	800362c <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 8003628:	2303      	movs	r3, #3
 800362a:	e06d      	b.n	8003708 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800362c:	4b29      	ldr	r3, [pc, #164]	; (80036d4 <HAL_RCC_OscConfig+0x4c4>)
 800362e:	681b      	ldr	r3, [r3, #0]
 8003630:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003634:	2b00      	cmp	r3, #0
 8003636:	d1f0      	bne.n	800361a <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 8003638:	687b      	ldr	r3, [r7, #4]
 800363a:	6a1b      	ldr	r3, [r3, #32]
 800363c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8003640:	d108      	bne.n	8003654 <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 8003642:	4b24      	ldr	r3, [pc, #144]	; (80036d4 <HAL_RCC_OscConfig+0x4c4>)
 8003644:	685b      	ldr	r3, [r3, #4]
 8003646:	f423 3200 	bic.w	r2, r3, #131072	; 0x20000
 800364a:	687b      	ldr	r3, [r7, #4]
 800364c:	689b      	ldr	r3, [r3, #8]
 800364e:	4921      	ldr	r1, [pc, #132]	; (80036d4 <HAL_RCC_OscConfig+0x4c4>)
 8003650:	4313      	orrs	r3, r2
 8003652:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8003654:	4b1f      	ldr	r3, [pc, #124]	; (80036d4 <HAL_RCC_OscConfig+0x4c4>)
 8003656:	685b      	ldr	r3, [r3, #4]
 8003658:	f423 1274 	bic.w	r2, r3, #3997696	; 0x3d0000
 800365c:	687b      	ldr	r3, [r7, #4]
 800365e:	6a19      	ldr	r1, [r3, #32]
 8003660:	687b      	ldr	r3, [r7, #4]
 8003662:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003664:	430b      	orrs	r3, r1
 8003666:	491b      	ldr	r1, [pc, #108]	; (80036d4 <HAL_RCC_OscConfig+0x4c4>)
 8003668:	4313      	orrs	r3, r2
 800366a:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 800366c:	4b1b      	ldr	r3, [pc, #108]	; (80036dc <HAL_RCC_OscConfig+0x4cc>)
 800366e:	2201      	movs	r2, #1
 8003670:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003672:	f7ff fadd 	bl	8002c30 <HAL_GetTick>
 8003676:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8003678:	e008      	b.n	800368c <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800367a:	f7ff fad9 	bl	8002c30 <HAL_GetTick>
 800367e:	4602      	mov	r2, r0
 8003680:	693b      	ldr	r3, [r7, #16]
 8003682:	1ad3      	subs	r3, r2, r3
 8003684:	2b02      	cmp	r3, #2
 8003686:	d901      	bls.n	800368c <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 8003688:	2303      	movs	r3, #3
 800368a:	e03d      	b.n	8003708 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 800368c:	4b11      	ldr	r3, [pc, #68]	; (80036d4 <HAL_RCC_OscConfig+0x4c4>)
 800368e:	681b      	ldr	r3, [r3, #0]
 8003690:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003694:	2b00      	cmp	r3, #0
 8003696:	d0f0      	beq.n	800367a <HAL_RCC_OscConfig+0x46a>
 8003698:	e035      	b.n	8003706 <HAL_RCC_OscConfig+0x4f6>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800369a:	4b10      	ldr	r3, [pc, #64]	; (80036dc <HAL_RCC_OscConfig+0x4cc>)
 800369c:	2200      	movs	r2, #0
 800369e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80036a0:	f7ff fac6 	bl	8002c30 <HAL_GetTick>
 80036a4:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80036a6:	e008      	b.n	80036ba <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80036a8:	f7ff fac2 	bl	8002c30 <HAL_GetTick>
 80036ac:	4602      	mov	r2, r0
 80036ae:	693b      	ldr	r3, [r7, #16]
 80036b0:	1ad3      	subs	r3, r2, r3
 80036b2:	2b02      	cmp	r3, #2
 80036b4:	d901      	bls.n	80036ba <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 80036b6:	2303      	movs	r3, #3
 80036b8:	e026      	b.n	8003708 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80036ba:	4b06      	ldr	r3, [pc, #24]	; (80036d4 <HAL_RCC_OscConfig+0x4c4>)
 80036bc:	681b      	ldr	r3, [r3, #0]
 80036be:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80036c2:	2b00      	cmp	r3, #0
 80036c4:	d1f0      	bne.n	80036a8 <HAL_RCC_OscConfig+0x498>
 80036c6:	e01e      	b.n	8003706 <HAL_RCC_OscConfig+0x4f6>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80036c8:	687b      	ldr	r3, [r7, #4]
 80036ca:	69db      	ldr	r3, [r3, #28]
 80036cc:	2b01      	cmp	r3, #1
 80036ce:	d107      	bne.n	80036e0 <HAL_RCC_OscConfig+0x4d0>
      {
        return HAL_ERROR;
 80036d0:	2301      	movs	r3, #1
 80036d2:	e019      	b.n	8003708 <HAL_RCC_OscConfig+0x4f8>
 80036d4:	40021000 	.word	0x40021000
 80036d8:	40007000 	.word	0x40007000
 80036dc:	42420060 	.word	0x42420060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 80036e0:	4b0b      	ldr	r3, [pc, #44]	; (8003710 <HAL_RCC_OscConfig+0x500>)
 80036e2:	685b      	ldr	r3, [r3, #4]
 80036e4:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80036e6:	68fb      	ldr	r3, [r7, #12]
 80036e8:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 80036ec:	687b      	ldr	r3, [r7, #4]
 80036ee:	6a1b      	ldr	r3, [r3, #32]
 80036f0:	429a      	cmp	r2, r3
 80036f2:	d106      	bne.n	8003702 <HAL_RCC_OscConfig+0x4f2>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 80036f4:	68fb      	ldr	r3, [r7, #12]
 80036f6:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 80036fa:	687b      	ldr	r3, [r7, #4]
 80036fc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80036fe:	429a      	cmp	r2, r3
 8003700:	d001      	beq.n	8003706 <HAL_RCC_OscConfig+0x4f6>
        {
          return HAL_ERROR;
 8003702:	2301      	movs	r3, #1
 8003704:	e000      	b.n	8003708 <HAL_RCC_OscConfig+0x4f8>
        }
      }
    }
  }

  return HAL_OK;
 8003706:	2300      	movs	r3, #0
}
 8003708:	4618      	mov	r0, r3
 800370a:	3718      	adds	r7, #24
 800370c:	46bd      	mov	sp, r7
 800370e:	bd80      	pop	{r7, pc}
 8003710:	40021000 	.word	0x40021000

08003714 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8003714:	b580      	push	{r7, lr}
 8003716:	b084      	sub	sp, #16
 8003718:	af00      	add	r7, sp, #0
 800371a:	6078      	str	r0, [r7, #4]
 800371c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 800371e:	687b      	ldr	r3, [r7, #4]
 8003720:	2b00      	cmp	r3, #0
 8003722:	d101      	bne.n	8003728 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8003724:	2301      	movs	r3, #1
 8003726:	e0d0      	b.n	80038ca <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8003728:	4b6a      	ldr	r3, [pc, #424]	; (80038d4 <HAL_RCC_ClockConfig+0x1c0>)
 800372a:	681b      	ldr	r3, [r3, #0]
 800372c:	f003 0307 	and.w	r3, r3, #7
 8003730:	683a      	ldr	r2, [r7, #0]
 8003732:	429a      	cmp	r2, r3
 8003734:	d910      	bls.n	8003758 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003736:	4b67      	ldr	r3, [pc, #412]	; (80038d4 <HAL_RCC_ClockConfig+0x1c0>)
 8003738:	681b      	ldr	r3, [r3, #0]
 800373a:	f023 0207 	bic.w	r2, r3, #7
 800373e:	4965      	ldr	r1, [pc, #404]	; (80038d4 <HAL_RCC_ClockConfig+0x1c0>)
 8003740:	683b      	ldr	r3, [r7, #0]
 8003742:	4313      	orrs	r3, r2
 8003744:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8003746:	4b63      	ldr	r3, [pc, #396]	; (80038d4 <HAL_RCC_ClockConfig+0x1c0>)
 8003748:	681b      	ldr	r3, [r3, #0]
 800374a:	f003 0307 	and.w	r3, r3, #7
 800374e:	683a      	ldr	r2, [r7, #0]
 8003750:	429a      	cmp	r2, r3
 8003752:	d001      	beq.n	8003758 <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 8003754:	2301      	movs	r3, #1
 8003756:	e0b8      	b.n	80038ca <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003758:	687b      	ldr	r3, [r7, #4]
 800375a:	681b      	ldr	r3, [r3, #0]
 800375c:	f003 0302 	and.w	r3, r3, #2
 8003760:	2b00      	cmp	r3, #0
 8003762:	d020      	beq.n	80037a6 <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003764:	687b      	ldr	r3, [r7, #4]
 8003766:	681b      	ldr	r3, [r3, #0]
 8003768:	f003 0304 	and.w	r3, r3, #4
 800376c:	2b00      	cmp	r3, #0
 800376e:	d005      	beq.n	800377c <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8003770:	4b59      	ldr	r3, [pc, #356]	; (80038d8 <HAL_RCC_ClockConfig+0x1c4>)
 8003772:	685b      	ldr	r3, [r3, #4]
 8003774:	4a58      	ldr	r2, [pc, #352]	; (80038d8 <HAL_RCC_ClockConfig+0x1c4>)
 8003776:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 800377a:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800377c:	687b      	ldr	r3, [r7, #4]
 800377e:	681b      	ldr	r3, [r3, #0]
 8003780:	f003 0308 	and.w	r3, r3, #8
 8003784:	2b00      	cmp	r3, #0
 8003786:	d005      	beq.n	8003794 <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8003788:	4b53      	ldr	r3, [pc, #332]	; (80038d8 <HAL_RCC_ClockConfig+0x1c4>)
 800378a:	685b      	ldr	r3, [r3, #4]
 800378c:	4a52      	ldr	r2, [pc, #328]	; (80038d8 <HAL_RCC_ClockConfig+0x1c4>)
 800378e:	f443 5360 	orr.w	r3, r3, #14336	; 0x3800
 8003792:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003794:	4b50      	ldr	r3, [pc, #320]	; (80038d8 <HAL_RCC_ClockConfig+0x1c4>)
 8003796:	685b      	ldr	r3, [r3, #4]
 8003798:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 800379c:	687b      	ldr	r3, [r7, #4]
 800379e:	689b      	ldr	r3, [r3, #8]
 80037a0:	494d      	ldr	r1, [pc, #308]	; (80038d8 <HAL_RCC_ClockConfig+0x1c4>)
 80037a2:	4313      	orrs	r3, r2
 80037a4:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80037a6:	687b      	ldr	r3, [r7, #4]
 80037a8:	681b      	ldr	r3, [r3, #0]
 80037aa:	f003 0301 	and.w	r3, r3, #1
 80037ae:	2b00      	cmp	r3, #0
 80037b0:	d040      	beq.n	8003834 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80037b2:	687b      	ldr	r3, [r7, #4]
 80037b4:	685b      	ldr	r3, [r3, #4]
 80037b6:	2b01      	cmp	r3, #1
 80037b8:	d107      	bne.n	80037ca <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80037ba:	4b47      	ldr	r3, [pc, #284]	; (80038d8 <HAL_RCC_ClockConfig+0x1c4>)
 80037bc:	681b      	ldr	r3, [r3, #0]
 80037be:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80037c2:	2b00      	cmp	r3, #0
 80037c4:	d115      	bne.n	80037f2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80037c6:	2301      	movs	r3, #1
 80037c8:	e07f      	b.n	80038ca <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80037ca:	687b      	ldr	r3, [r7, #4]
 80037cc:	685b      	ldr	r3, [r3, #4]
 80037ce:	2b02      	cmp	r3, #2
 80037d0:	d107      	bne.n	80037e2 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80037d2:	4b41      	ldr	r3, [pc, #260]	; (80038d8 <HAL_RCC_ClockConfig+0x1c4>)
 80037d4:	681b      	ldr	r3, [r3, #0]
 80037d6:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80037da:	2b00      	cmp	r3, #0
 80037dc:	d109      	bne.n	80037f2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80037de:	2301      	movs	r3, #1
 80037e0:	e073      	b.n	80038ca <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80037e2:	4b3d      	ldr	r3, [pc, #244]	; (80038d8 <HAL_RCC_ClockConfig+0x1c4>)
 80037e4:	681b      	ldr	r3, [r3, #0]
 80037e6:	f003 0302 	and.w	r3, r3, #2
 80037ea:	2b00      	cmp	r3, #0
 80037ec:	d101      	bne.n	80037f2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80037ee:	2301      	movs	r3, #1
 80037f0:	e06b      	b.n	80038ca <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80037f2:	4b39      	ldr	r3, [pc, #228]	; (80038d8 <HAL_RCC_ClockConfig+0x1c4>)
 80037f4:	685b      	ldr	r3, [r3, #4]
 80037f6:	f023 0203 	bic.w	r2, r3, #3
 80037fa:	687b      	ldr	r3, [r7, #4]
 80037fc:	685b      	ldr	r3, [r3, #4]
 80037fe:	4936      	ldr	r1, [pc, #216]	; (80038d8 <HAL_RCC_ClockConfig+0x1c4>)
 8003800:	4313      	orrs	r3, r2
 8003802:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8003804:	f7ff fa14 	bl	8002c30 <HAL_GetTick>
 8003808:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800380a:	e00a      	b.n	8003822 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800380c:	f7ff fa10 	bl	8002c30 <HAL_GetTick>
 8003810:	4602      	mov	r2, r0
 8003812:	68fb      	ldr	r3, [r7, #12]
 8003814:	1ad3      	subs	r3, r2, r3
 8003816:	f241 3288 	movw	r2, #5000	; 0x1388
 800381a:	4293      	cmp	r3, r2
 800381c:	d901      	bls.n	8003822 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 800381e:	2303      	movs	r3, #3
 8003820:	e053      	b.n	80038ca <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003822:	4b2d      	ldr	r3, [pc, #180]	; (80038d8 <HAL_RCC_ClockConfig+0x1c4>)
 8003824:	685b      	ldr	r3, [r3, #4]
 8003826:	f003 020c 	and.w	r2, r3, #12
 800382a:	687b      	ldr	r3, [r7, #4]
 800382c:	685b      	ldr	r3, [r3, #4]
 800382e:	009b      	lsls	r3, r3, #2
 8003830:	429a      	cmp	r2, r3
 8003832:	d1eb      	bne.n	800380c <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8003834:	4b27      	ldr	r3, [pc, #156]	; (80038d4 <HAL_RCC_ClockConfig+0x1c0>)
 8003836:	681b      	ldr	r3, [r3, #0]
 8003838:	f003 0307 	and.w	r3, r3, #7
 800383c:	683a      	ldr	r2, [r7, #0]
 800383e:	429a      	cmp	r2, r3
 8003840:	d210      	bcs.n	8003864 <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003842:	4b24      	ldr	r3, [pc, #144]	; (80038d4 <HAL_RCC_ClockConfig+0x1c0>)
 8003844:	681b      	ldr	r3, [r3, #0]
 8003846:	f023 0207 	bic.w	r2, r3, #7
 800384a:	4922      	ldr	r1, [pc, #136]	; (80038d4 <HAL_RCC_ClockConfig+0x1c0>)
 800384c:	683b      	ldr	r3, [r7, #0]
 800384e:	4313      	orrs	r3, r2
 8003850:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8003852:	4b20      	ldr	r3, [pc, #128]	; (80038d4 <HAL_RCC_ClockConfig+0x1c0>)
 8003854:	681b      	ldr	r3, [r3, #0]
 8003856:	f003 0307 	and.w	r3, r3, #7
 800385a:	683a      	ldr	r2, [r7, #0]
 800385c:	429a      	cmp	r2, r3
 800385e:	d001      	beq.n	8003864 <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 8003860:	2301      	movs	r3, #1
 8003862:	e032      	b.n	80038ca <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003864:	687b      	ldr	r3, [r7, #4]
 8003866:	681b      	ldr	r3, [r3, #0]
 8003868:	f003 0304 	and.w	r3, r3, #4
 800386c:	2b00      	cmp	r3, #0
 800386e:	d008      	beq.n	8003882 <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8003870:	4b19      	ldr	r3, [pc, #100]	; (80038d8 <HAL_RCC_ClockConfig+0x1c4>)
 8003872:	685b      	ldr	r3, [r3, #4]
 8003874:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8003878:	687b      	ldr	r3, [r7, #4]
 800387a:	68db      	ldr	r3, [r3, #12]
 800387c:	4916      	ldr	r1, [pc, #88]	; (80038d8 <HAL_RCC_ClockConfig+0x1c4>)
 800387e:	4313      	orrs	r3, r2
 8003880:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003882:	687b      	ldr	r3, [r7, #4]
 8003884:	681b      	ldr	r3, [r3, #0]
 8003886:	f003 0308 	and.w	r3, r3, #8
 800388a:	2b00      	cmp	r3, #0
 800388c:	d009      	beq.n	80038a2 <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 800388e:	4b12      	ldr	r3, [pc, #72]	; (80038d8 <HAL_RCC_ClockConfig+0x1c4>)
 8003890:	685b      	ldr	r3, [r3, #4]
 8003892:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8003896:	687b      	ldr	r3, [r7, #4]
 8003898:	691b      	ldr	r3, [r3, #16]
 800389a:	00db      	lsls	r3, r3, #3
 800389c:	490e      	ldr	r1, [pc, #56]	; (80038d8 <HAL_RCC_ClockConfig+0x1c4>)
 800389e:	4313      	orrs	r3, r2
 80038a0:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 80038a2:	f000 f821 	bl	80038e8 <HAL_RCC_GetSysClockFreq>
 80038a6:	4602      	mov	r2, r0
 80038a8:	4b0b      	ldr	r3, [pc, #44]	; (80038d8 <HAL_RCC_ClockConfig+0x1c4>)
 80038aa:	685b      	ldr	r3, [r3, #4]
 80038ac:	091b      	lsrs	r3, r3, #4
 80038ae:	f003 030f 	and.w	r3, r3, #15
 80038b2:	490a      	ldr	r1, [pc, #40]	; (80038dc <HAL_RCC_ClockConfig+0x1c8>)
 80038b4:	5ccb      	ldrb	r3, [r1, r3]
 80038b6:	fa22 f303 	lsr.w	r3, r2, r3
 80038ba:	4a09      	ldr	r2, [pc, #36]	; (80038e0 <HAL_RCC_ClockConfig+0x1cc>)
 80038bc:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 80038be:	4b09      	ldr	r3, [pc, #36]	; (80038e4 <HAL_RCC_ClockConfig+0x1d0>)
 80038c0:	681b      	ldr	r3, [r3, #0]
 80038c2:	4618      	mov	r0, r3
 80038c4:	f7ff f972 	bl	8002bac <HAL_InitTick>

  return HAL_OK;
 80038c8:	2300      	movs	r3, #0
}
 80038ca:	4618      	mov	r0, r3
 80038cc:	3710      	adds	r7, #16
 80038ce:	46bd      	mov	sp, r7
 80038d0:	bd80      	pop	{r7, pc}
 80038d2:	bf00      	nop
 80038d4:	40022000 	.word	0x40022000
 80038d8:	40021000 	.word	0x40021000
 80038dc:	080064dc 	.word	0x080064dc
 80038e0:	20000008 	.word	0x20000008
 80038e4:	2000000c 	.word	0x2000000c

080038e8 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80038e8:	b490      	push	{r4, r7}
 80038ea:	b08a      	sub	sp, #40	; 0x28
 80038ec:	af00      	add	r7, sp, #0
#if defined(RCC_CFGR2_PREDIV1SRC)
  const uint8_t aPLLMULFactorTable[14] = {0, 0, 4, 5, 6, 7, 8, 9, 0, 0, 0, 0, 0, 13};
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPLLMULFactorTable[16] = {2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 16};
 80038ee:	4b29      	ldr	r3, [pc, #164]	; (8003994 <HAL_RCC_GetSysClockFreq+0xac>)
 80038f0:	1d3c      	adds	r4, r7, #4
 80038f2:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 80038f4:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
#if defined(RCC_CFGR2_PREDIV1)
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPredivFactorTable[2] = {1, 2};
 80038f8:	f240 2301 	movw	r3, #513	; 0x201
 80038fc:	803b      	strh	r3, [r7, #0]
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 80038fe:	2300      	movs	r3, #0
 8003900:	61fb      	str	r3, [r7, #28]
 8003902:	2300      	movs	r3, #0
 8003904:	61bb      	str	r3, [r7, #24]
 8003906:	2300      	movs	r3, #0
 8003908:	627b      	str	r3, [r7, #36]	; 0x24
 800390a:	2300      	movs	r3, #0
 800390c:	617b      	str	r3, [r7, #20]
  uint32_t sysclockfreq = 0U;
 800390e:	2300      	movs	r3, #0
 8003910:	623b      	str	r3, [r7, #32]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 8003912:	4b21      	ldr	r3, [pc, #132]	; (8003998 <HAL_RCC_GetSysClockFreq+0xb0>)
 8003914:	685b      	ldr	r3, [r3, #4]
 8003916:	61fb      	str	r3, [r7, #28]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8003918:	69fb      	ldr	r3, [r7, #28]
 800391a:	f003 030c 	and.w	r3, r3, #12
 800391e:	2b04      	cmp	r3, #4
 8003920:	d002      	beq.n	8003928 <HAL_RCC_GetSysClockFreq+0x40>
 8003922:	2b08      	cmp	r3, #8
 8003924:	d003      	beq.n	800392e <HAL_RCC_GetSysClockFreq+0x46>
 8003926:	e02b      	b.n	8003980 <HAL_RCC_GetSysClockFreq+0x98>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8003928:	4b1c      	ldr	r3, [pc, #112]	; (800399c <HAL_RCC_GetSysClockFreq+0xb4>)
 800392a:	623b      	str	r3, [r7, #32]
      break;
 800392c:	e02b      	b.n	8003986 <HAL_RCC_GetSysClockFreq+0x9e>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 800392e:	69fb      	ldr	r3, [r7, #28]
 8003930:	0c9b      	lsrs	r3, r3, #18
 8003932:	f003 030f 	and.w	r3, r3, #15
 8003936:	3328      	adds	r3, #40	; 0x28
 8003938:	443b      	add	r3, r7
 800393a:	f813 3c24 	ldrb.w	r3, [r3, #-36]
 800393e:	617b      	str	r3, [r7, #20]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8003940:	69fb      	ldr	r3, [r7, #28]
 8003942:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003946:	2b00      	cmp	r3, #0
 8003948:	d012      	beq.n	8003970 <HAL_RCC_GetSysClockFreq+0x88>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 800394a:	4b13      	ldr	r3, [pc, #76]	; (8003998 <HAL_RCC_GetSysClockFreq+0xb0>)
 800394c:	685b      	ldr	r3, [r3, #4]
 800394e:	0c5b      	lsrs	r3, r3, #17
 8003950:	f003 0301 	and.w	r3, r3, #1
 8003954:	3328      	adds	r3, #40	; 0x28
 8003956:	443b      	add	r3, r7
 8003958:	f813 3c28 	ldrb.w	r3, [r3, #-40]
 800395c:	61bb      	str	r3, [r7, #24]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 800395e:	697b      	ldr	r3, [r7, #20]
 8003960:	4a0e      	ldr	r2, [pc, #56]	; (800399c <HAL_RCC_GetSysClockFreq+0xb4>)
 8003962:	fb03 f202 	mul.w	r2, r3, r2
 8003966:	69bb      	ldr	r3, [r7, #24]
 8003968:	fbb2 f3f3 	udiv	r3, r2, r3
 800396c:	627b      	str	r3, [r7, #36]	; 0x24
 800396e:	e004      	b.n	800397a <HAL_RCC_GetSysClockFreq+0x92>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8003970:	697b      	ldr	r3, [r7, #20]
 8003972:	4a0b      	ldr	r2, [pc, #44]	; (80039a0 <HAL_RCC_GetSysClockFreq+0xb8>)
 8003974:	fb02 f303 	mul.w	r3, r2, r3
 8003978:	627b      	str	r3, [r7, #36]	; 0x24
      }
      sysclockfreq = pllclk;
 800397a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800397c:	623b      	str	r3, [r7, #32]
      break;
 800397e:	e002      	b.n	8003986 <HAL_RCC_GetSysClockFreq+0x9e>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8003980:	4b06      	ldr	r3, [pc, #24]	; (800399c <HAL_RCC_GetSysClockFreq+0xb4>)
 8003982:	623b      	str	r3, [r7, #32]
      break;
 8003984:	bf00      	nop
    }
  }
  return sysclockfreq;
 8003986:	6a3b      	ldr	r3, [r7, #32]
}
 8003988:	4618      	mov	r0, r3
 800398a:	3728      	adds	r7, #40	; 0x28
 800398c:	46bd      	mov	sp, r7
 800398e:	bc90      	pop	{r4, r7}
 8003990:	4770      	bx	lr
 8003992:	bf00      	nop
 8003994:	0800591c 	.word	0x0800591c
 8003998:	40021000 	.word	0x40021000
 800399c:	007a1200 	.word	0x007a1200
 80039a0:	003d0900 	.word	0x003d0900

080039a4 <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 80039a4:	b480      	push	{r7}
 80039a6:	b085      	sub	sp, #20
 80039a8:	af00      	add	r7, sp, #0
 80039aa:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 80039ac:	4b0a      	ldr	r3, [pc, #40]	; (80039d8 <RCC_Delay+0x34>)
 80039ae:	681b      	ldr	r3, [r3, #0]
 80039b0:	4a0a      	ldr	r2, [pc, #40]	; (80039dc <RCC_Delay+0x38>)
 80039b2:	fba2 2303 	umull	r2, r3, r2, r3
 80039b6:	0a5b      	lsrs	r3, r3, #9
 80039b8:	687a      	ldr	r2, [r7, #4]
 80039ba:	fb02 f303 	mul.w	r3, r2, r3
 80039be:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 80039c0:	bf00      	nop
  }
  while (Delay --);
 80039c2:	68fb      	ldr	r3, [r7, #12]
 80039c4:	1e5a      	subs	r2, r3, #1
 80039c6:	60fa      	str	r2, [r7, #12]
 80039c8:	2b00      	cmp	r3, #0
 80039ca:	d1f9      	bne.n	80039c0 <RCC_Delay+0x1c>
}
 80039cc:	bf00      	nop
 80039ce:	bf00      	nop
 80039d0:	3714      	adds	r7, #20
 80039d2:	46bd      	mov	sp, r7
 80039d4:	bc80      	pop	{r7}
 80039d6:	4770      	bx	lr
 80039d8:	20000008 	.word	0x20000008
 80039dc:	10624dd3 	.word	0x10624dd3

080039e0 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 80039e0:	b580      	push	{r7, lr}
 80039e2:	b082      	sub	sp, #8
 80039e4:	af00      	add	r7, sp, #0
 80039e6:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 80039e8:	687b      	ldr	r3, [r7, #4]
 80039ea:	2b00      	cmp	r3, #0
 80039ec:	d101      	bne.n	80039f2 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 80039ee:	2301      	movs	r3, #1
 80039f0:	e076      	b.n	8003ae0 <HAL_SPI_Init+0x100>
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  /* TI mode is not supported on this device.
     TIMode parameter is mandatory equal to SPI_TIMODE_DISABLE */
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 80039f2:	687b      	ldr	r3, [r7, #4]
 80039f4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80039f6:	2b00      	cmp	r3, #0
 80039f8:	d108      	bne.n	8003a0c <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 80039fa:	687b      	ldr	r3, [r7, #4]
 80039fc:	685b      	ldr	r3, [r3, #4]
 80039fe:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8003a02:	d009      	beq.n	8003a18 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8003a04:	687b      	ldr	r3, [r7, #4]
 8003a06:	2200      	movs	r2, #0
 8003a08:	61da      	str	r2, [r3, #28]
 8003a0a:	e005      	b.n	8003a18 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8003a0c:	687b      	ldr	r3, [r7, #4]
 8003a0e:	2200      	movs	r2, #0
 8003a10:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8003a12:	687b      	ldr	r3, [r7, #4]
 8003a14:	2200      	movs	r2, #0
 8003a16:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8003a18:	687b      	ldr	r3, [r7, #4]
 8003a1a:	2200      	movs	r2, #0
 8003a1c:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8003a1e:	687b      	ldr	r3, [r7, #4]
 8003a20:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8003a24:	b2db      	uxtb	r3, r3
 8003a26:	2b00      	cmp	r3, #0
 8003a28:	d106      	bne.n	8003a38 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8003a2a:	687b      	ldr	r3, [r7, #4]
 8003a2c:	2200      	movs	r2, #0
 8003a2e:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8003a32:	6878      	ldr	r0, [r7, #4]
 8003a34:	f7fe ff22 	bl	800287c <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8003a38:	687b      	ldr	r3, [r7, #4]
 8003a3a:	2202      	movs	r2, #2
 8003a3c:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8003a40:	687b      	ldr	r3, [r7, #4]
 8003a42:	681b      	ldr	r3, [r3, #0]
 8003a44:	681a      	ldr	r2, [r3, #0]
 8003a46:	687b      	ldr	r3, [r7, #4]
 8003a48:	681b      	ldr	r3, [r3, #0]
 8003a4a:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8003a4e:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8003a50:	687b      	ldr	r3, [r7, #4]
 8003a52:	685b      	ldr	r3, [r3, #4]
 8003a54:	f403 7282 	and.w	r2, r3, #260	; 0x104
 8003a58:	687b      	ldr	r3, [r7, #4]
 8003a5a:	689b      	ldr	r3, [r3, #8]
 8003a5c:	f403 4304 	and.w	r3, r3, #33792	; 0x8400
 8003a60:	431a      	orrs	r2, r3
 8003a62:	687b      	ldr	r3, [r7, #4]
 8003a64:	68db      	ldr	r3, [r3, #12]
 8003a66:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8003a6a:	431a      	orrs	r2, r3
 8003a6c:	687b      	ldr	r3, [r7, #4]
 8003a6e:	691b      	ldr	r3, [r3, #16]
 8003a70:	f003 0302 	and.w	r3, r3, #2
 8003a74:	431a      	orrs	r2, r3
 8003a76:	687b      	ldr	r3, [r7, #4]
 8003a78:	695b      	ldr	r3, [r3, #20]
 8003a7a:	f003 0301 	and.w	r3, r3, #1
 8003a7e:	431a      	orrs	r2, r3
 8003a80:	687b      	ldr	r3, [r7, #4]
 8003a82:	699b      	ldr	r3, [r3, #24]
 8003a84:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8003a88:	431a      	orrs	r2, r3
 8003a8a:	687b      	ldr	r3, [r7, #4]
 8003a8c:	69db      	ldr	r3, [r3, #28]
 8003a8e:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8003a92:	431a      	orrs	r2, r3
 8003a94:	687b      	ldr	r3, [r7, #4]
 8003a96:	6a1b      	ldr	r3, [r3, #32]
 8003a98:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003a9c:	ea42 0103 	orr.w	r1, r2, r3
 8003aa0:	687b      	ldr	r3, [r7, #4]
 8003aa2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003aa4:	f403 5200 	and.w	r2, r3, #8192	; 0x2000
 8003aa8:	687b      	ldr	r3, [r7, #4]
 8003aaa:	681b      	ldr	r3, [r3, #0]
 8003aac:	430a      	orrs	r2, r1
 8003aae:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management */
  WRITE_REG(hspi->Instance->CR2, ((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE));
 8003ab0:	687b      	ldr	r3, [r7, #4]
 8003ab2:	699b      	ldr	r3, [r3, #24]
 8003ab4:	0c1a      	lsrs	r2, r3, #16
 8003ab6:	687b      	ldr	r3, [r7, #4]
 8003ab8:	681b      	ldr	r3, [r3, #0]
 8003aba:	f002 0204 	and.w	r2, r2, #4
 8003abe:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8003ac0:	687b      	ldr	r3, [r7, #4]
 8003ac2:	681b      	ldr	r3, [r3, #0]
 8003ac4:	69da      	ldr	r2, [r3, #28]
 8003ac6:	687b      	ldr	r3, [r7, #4]
 8003ac8:	681b      	ldr	r3, [r3, #0]
 8003aca:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8003ace:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8003ad0:	687b      	ldr	r3, [r7, #4]
 8003ad2:	2200      	movs	r2, #0
 8003ad4:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 8003ad6:	687b      	ldr	r3, [r7, #4]
 8003ad8:	2201      	movs	r2, #1
 8003ada:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  return HAL_OK;
 8003ade:	2300      	movs	r3, #0
}
 8003ae0:	4618      	mov	r0, r3
 8003ae2:	3708      	adds	r7, #8
 8003ae4:	46bd      	mov	sp, r7
 8003ae6:	bd80      	pop	{r7, pc}

08003ae8 <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003ae8:	b580      	push	{r7, lr}
 8003aea:	b088      	sub	sp, #32
 8003aec:	af00      	add	r7, sp, #0
 8003aee:	60f8      	str	r0, [r7, #12]
 8003af0:	60b9      	str	r1, [r7, #8]
 8003af2:	603b      	str	r3, [r7, #0]
 8003af4:	4613      	mov	r3, r2
 8003af6:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 8003af8:	2300      	movs	r3, #0
 8003afa:	77fb      	strb	r3, [r7, #31]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 8003afc:	68fb      	ldr	r3, [r7, #12]
 8003afe:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8003b02:	2b01      	cmp	r3, #1
 8003b04:	d101      	bne.n	8003b0a <HAL_SPI_Transmit+0x22>
 8003b06:	2302      	movs	r3, #2
 8003b08:	e126      	b.n	8003d58 <HAL_SPI_Transmit+0x270>
 8003b0a:	68fb      	ldr	r3, [r7, #12]
 8003b0c:	2201      	movs	r2, #1
 8003b0e:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8003b12:	f7ff f88d 	bl	8002c30 <HAL_GetTick>
 8003b16:	61b8      	str	r0, [r7, #24]
  initial_TxXferCount = Size;
 8003b18:	88fb      	ldrh	r3, [r7, #6]
 8003b1a:	82fb      	strh	r3, [r7, #22]

  if (hspi->State != HAL_SPI_STATE_READY)
 8003b1c:	68fb      	ldr	r3, [r7, #12]
 8003b1e:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8003b22:	b2db      	uxtb	r3, r3
 8003b24:	2b01      	cmp	r3, #1
 8003b26:	d002      	beq.n	8003b2e <HAL_SPI_Transmit+0x46>
  {
    errorcode = HAL_BUSY;
 8003b28:	2302      	movs	r3, #2
 8003b2a:	77fb      	strb	r3, [r7, #31]
    goto error;
 8003b2c:	e10b      	b.n	8003d46 <HAL_SPI_Transmit+0x25e>
  }

  if ((pData == NULL) || (Size == 0U))
 8003b2e:	68bb      	ldr	r3, [r7, #8]
 8003b30:	2b00      	cmp	r3, #0
 8003b32:	d002      	beq.n	8003b3a <HAL_SPI_Transmit+0x52>
 8003b34:	88fb      	ldrh	r3, [r7, #6]
 8003b36:	2b00      	cmp	r3, #0
 8003b38:	d102      	bne.n	8003b40 <HAL_SPI_Transmit+0x58>
  {
    errorcode = HAL_ERROR;
 8003b3a:	2301      	movs	r3, #1
 8003b3c:	77fb      	strb	r3, [r7, #31]
    goto error;
 8003b3e:	e102      	b.n	8003d46 <HAL_SPI_Transmit+0x25e>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 8003b40:	68fb      	ldr	r3, [r7, #12]
 8003b42:	2203      	movs	r2, #3
 8003b44:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8003b48:	68fb      	ldr	r3, [r7, #12]
 8003b4a:	2200      	movs	r2, #0
 8003b4c:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 8003b4e:	68fb      	ldr	r3, [r7, #12]
 8003b50:	68ba      	ldr	r2, [r7, #8]
 8003b52:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferSize  = Size;
 8003b54:	68fb      	ldr	r3, [r7, #12]
 8003b56:	88fa      	ldrh	r2, [r7, #6]
 8003b58:	869a      	strh	r2, [r3, #52]	; 0x34
  hspi->TxXferCount = Size;
 8003b5a:	68fb      	ldr	r3, [r7, #12]
 8003b5c:	88fa      	ldrh	r2, [r7, #6]
 8003b5e:	86da      	strh	r2, [r3, #54]	; 0x36

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 8003b60:	68fb      	ldr	r3, [r7, #12]
 8003b62:	2200      	movs	r2, #0
 8003b64:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferSize  = 0U;
 8003b66:	68fb      	ldr	r3, [r7, #12]
 8003b68:	2200      	movs	r2, #0
 8003b6a:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->RxXferCount = 0U;
 8003b6c:	68fb      	ldr	r3, [r7, #12]
 8003b6e:	2200      	movs	r2, #0
 8003b70:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->TxISR       = NULL;
 8003b72:	68fb      	ldr	r3, [r7, #12]
 8003b74:	2200      	movs	r2, #0
 8003b76:	645a      	str	r2, [r3, #68]	; 0x44
  hspi->RxISR       = NULL;
 8003b78:	68fb      	ldr	r3, [r7, #12]
 8003b7a:	2200      	movs	r2, #0
 8003b7c:	641a      	str	r2, [r3, #64]	; 0x40

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8003b7e:	68fb      	ldr	r3, [r7, #12]
 8003b80:	689b      	ldr	r3, [r3, #8]
 8003b82:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8003b86:	d10f      	bne.n	8003ba8 <HAL_SPI_Transmit+0xc0>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8003b88:	68fb      	ldr	r3, [r7, #12]
 8003b8a:	681b      	ldr	r3, [r3, #0]
 8003b8c:	681a      	ldr	r2, [r3, #0]
 8003b8e:	68fb      	ldr	r3, [r7, #12]
 8003b90:	681b      	ldr	r3, [r3, #0]
 8003b92:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8003b96:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 8003b98:	68fb      	ldr	r3, [r7, #12]
 8003b9a:	681b      	ldr	r3, [r3, #0]
 8003b9c:	681a      	ldr	r2, [r3, #0]
 8003b9e:	68fb      	ldr	r3, [r7, #12]
 8003ba0:	681b      	ldr	r3, [r3, #0]
 8003ba2:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8003ba6:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8003ba8:	68fb      	ldr	r3, [r7, #12]
 8003baa:	681b      	ldr	r3, [r3, #0]
 8003bac:	681b      	ldr	r3, [r3, #0]
 8003bae:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003bb2:	2b40      	cmp	r3, #64	; 0x40
 8003bb4:	d007      	beq.n	8003bc6 <HAL_SPI_Transmit+0xde>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8003bb6:	68fb      	ldr	r3, [r7, #12]
 8003bb8:	681b      	ldr	r3, [r3, #0]
 8003bba:	681a      	ldr	r2, [r3, #0]
 8003bbc:	68fb      	ldr	r3, [r7, #12]
 8003bbe:	681b      	ldr	r3, [r3, #0]
 8003bc0:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8003bc4:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8003bc6:	68fb      	ldr	r3, [r7, #12]
 8003bc8:	68db      	ldr	r3, [r3, #12]
 8003bca:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8003bce:	d14b      	bne.n	8003c68 <HAL_SPI_Transmit+0x180>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8003bd0:	68fb      	ldr	r3, [r7, #12]
 8003bd2:	685b      	ldr	r3, [r3, #4]
 8003bd4:	2b00      	cmp	r3, #0
 8003bd6:	d002      	beq.n	8003bde <HAL_SPI_Transmit+0xf6>
 8003bd8:	8afb      	ldrh	r3, [r7, #22]
 8003bda:	2b01      	cmp	r3, #1
 8003bdc:	d13e      	bne.n	8003c5c <HAL_SPI_Transmit+0x174>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8003bde:	68fb      	ldr	r3, [r7, #12]
 8003be0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003be2:	881a      	ldrh	r2, [r3, #0]
 8003be4:	68fb      	ldr	r3, [r7, #12]
 8003be6:	681b      	ldr	r3, [r3, #0]
 8003be8:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8003bea:	68fb      	ldr	r3, [r7, #12]
 8003bec:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003bee:	1c9a      	adds	r2, r3, #2
 8003bf0:	68fb      	ldr	r3, [r7, #12]
 8003bf2:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 8003bf4:	68fb      	ldr	r3, [r7, #12]
 8003bf6:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8003bf8:	b29b      	uxth	r3, r3
 8003bfa:	3b01      	subs	r3, #1
 8003bfc:	b29a      	uxth	r2, r3
 8003bfe:	68fb      	ldr	r3, [r7, #12]
 8003c00:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 8003c02:	e02b      	b.n	8003c5c <HAL_SPI_Transmit+0x174>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8003c04:	68fb      	ldr	r3, [r7, #12]
 8003c06:	681b      	ldr	r3, [r3, #0]
 8003c08:	689b      	ldr	r3, [r3, #8]
 8003c0a:	f003 0302 	and.w	r3, r3, #2
 8003c0e:	2b02      	cmp	r3, #2
 8003c10:	d112      	bne.n	8003c38 <HAL_SPI_Transmit+0x150>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8003c12:	68fb      	ldr	r3, [r7, #12]
 8003c14:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003c16:	881a      	ldrh	r2, [r3, #0]
 8003c18:	68fb      	ldr	r3, [r7, #12]
 8003c1a:	681b      	ldr	r3, [r3, #0]
 8003c1c:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8003c1e:	68fb      	ldr	r3, [r7, #12]
 8003c20:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003c22:	1c9a      	adds	r2, r3, #2
 8003c24:	68fb      	ldr	r3, [r7, #12]
 8003c26:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 8003c28:	68fb      	ldr	r3, [r7, #12]
 8003c2a:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8003c2c:	b29b      	uxth	r3, r3
 8003c2e:	3b01      	subs	r3, #1
 8003c30:	b29a      	uxth	r2, r3
 8003c32:	68fb      	ldr	r3, [r7, #12]
 8003c34:	86da      	strh	r2, [r3, #54]	; 0x36
 8003c36:	e011      	b.n	8003c5c <HAL_SPI_Transmit+0x174>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8003c38:	f7fe fffa 	bl	8002c30 <HAL_GetTick>
 8003c3c:	4602      	mov	r2, r0
 8003c3e:	69bb      	ldr	r3, [r7, #24]
 8003c40:	1ad3      	subs	r3, r2, r3
 8003c42:	683a      	ldr	r2, [r7, #0]
 8003c44:	429a      	cmp	r2, r3
 8003c46:	d803      	bhi.n	8003c50 <HAL_SPI_Transmit+0x168>
 8003c48:	683b      	ldr	r3, [r7, #0]
 8003c4a:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003c4e:	d102      	bne.n	8003c56 <HAL_SPI_Transmit+0x16e>
 8003c50:	683b      	ldr	r3, [r7, #0]
 8003c52:	2b00      	cmp	r3, #0
 8003c54:	d102      	bne.n	8003c5c <HAL_SPI_Transmit+0x174>
        {
          errorcode = HAL_TIMEOUT;
 8003c56:	2303      	movs	r3, #3
 8003c58:	77fb      	strb	r3, [r7, #31]
          goto error;
 8003c5a:	e074      	b.n	8003d46 <HAL_SPI_Transmit+0x25e>
    while (hspi->TxXferCount > 0U)
 8003c5c:	68fb      	ldr	r3, [r7, #12]
 8003c5e:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8003c60:	b29b      	uxth	r3, r3
 8003c62:	2b00      	cmp	r3, #0
 8003c64:	d1ce      	bne.n	8003c04 <HAL_SPI_Transmit+0x11c>
 8003c66:	e04c      	b.n	8003d02 <HAL_SPI_Transmit+0x21a>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8003c68:	68fb      	ldr	r3, [r7, #12]
 8003c6a:	685b      	ldr	r3, [r3, #4]
 8003c6c:	2b00      	cmp	r3, #0
 8003c6e:	d002      	beq.n	8003c76 <HAL_SPI_Transmit+0x18e>
 8003c70:	8afb      	ldrh	r3, [r7, #22]
 8003c72:	2b01      	cmp	r3, #1
 8003c74:	d140      	bne.n	8003cf8 <HAL_SPI_Transmit+0x210>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8003c76:	68fb      	ldr	r3, [r7, #12]
 8003c78:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8003c7a:	68fb      	ldr	r3, [r7, #12]
 8003c7c:	681b      	ldr	r3, [r3, #0]
 8003c7e:	330c      	adds	r3, #12
 8003c80:	7812      	ldrb	r2, [r2, #0]
 8003c82:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8003c84:	68fb      	ldr	r3, [r7, #12]
 8003c86:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003c88:	1c5a      	adds	r2, r3, #1
 8003c8a:	68fb      	ldr	r3, [r7, #12]
 8003c8c:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 8003c8e:	68fb      	ldr	r3, [r7, #12]
 8003c90:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8003c92:	b29b      	uxth	r3, r3
 8003c94:	3b01      	subs	r3, #1
 8003c96:	b29a      	uxth	r2, r3
 8003c98:	68fb      	ldr	r3, [r7, #12]
 8003c9a:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while (hspi->TxXferCount > 0U)
 8003c9c:	e02c      	b.n	8003cf8 <HAL_SPI_Transmit+0x210>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8003c9e:	68fb      	ldr	r3, [r7, #12]
 8003ca0:	681b      	ldr	r3, [r3, #0]
 8003ca2:	689b      	ldr	r3, [r3, #8]
 8003ca4:	f003 0302 	and.w	r3, r3, #2
 8003ca8:	2b02      	cmp	r3, #2
 8003caa:	d113      	bne.n	8003cd4 <HAL_SPI_Transmit+0x1ec>
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8003cac:	68fb      	ldr	r3, [r7, #12]
 8003cae:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8003cb0:	68fb      	ldr	r3, [r7, #12]
 8003cb2:	681b      	ldr	r3, [r3, #0]
 8003cb4:	330c      	adds	r3, #12
 8003cb6:	7812      	ldrb	r2, [r2, #0]
 8003cb8:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr += sizeof(uint8_t);
 8003cba:	68fb      	ldr	r3, [r7, #12]
 8003cbc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003cbe:	1c5a      	adds	r2, r3, #1
 8003cc0:	68fb      	ldr	r3, [r7, #12]
 8003cc2:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 8003cc4:	68fb      	ldr	r3, [r7, #12]
 8003cc6:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8003cc8:	b29b      	uxth	r3, r3
 8003cca:	3b01      	subs	r3, #1
 8003ccc:	b29a      	uxth	r2, r3
 8003cce:	68fb      	ldr	r3, [r7, #12]
 8003cd0:	86da      	strh	r2, [r3, #54]	; 0x36
 8003cd2:	e011      	b.n	8003cf8 <HAL_SPI_Transmit+0x210>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8003cd4:	f7fe ffac 	bl	8002c30 <HAL_GetTick>
 8003cd8:	4602      	mov	r2, r0
 8003cda:	69bb      	ldr	r3, [r7, #24]
 8003cdc:	1ad3      	subs	r3, r2, r3
 8003cde:	683a      	ldr	r2, [r7, #0]
 8003ce0:	429a      	cmp	r2, r3
 8003ce2:	d803      	bhi.n	8003cec <HAL_SPI_Transmit+0x204>
 8003ce4:	683b      	ldr	r3, [r7, #0]
 8003ce6:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003cea:	d102      	bne.n	8003cf2 <HAL_SPI_Transmit+0x20a>
 8003cec:	683b      	ldr	r3, [r7, #0]
 8003cee:	2b00      	cmp	r3, #0
 8003cf0:	d102      	bne.n	8003cf8 <HAL_SPI_Transmit+0x210>
        {
          errorcode = HAL_TIMEOUT;
 8003cf2:	2303      	movs	r3, #3
 8003cf4:	77fb      	strb	r3, [r7, #31]
          goto error;
 8003cf6:	e026      	b.n	8003d46 <HAL_SPI_Transmit+0x25e>
    while (hspi->TxXferCount > 0U)
 8003cf8:	68fb      	ldr	r3, [r7, #12]
 8003cfa:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8003cfc:	b29b      	uxth	r3, r3
 8003cfe:	2b00      	cmp	r3, #0
 8003d00:	d1cd      	bne.n	8003c9e <HAL_SPI_Transmit+0x1b6>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8003d02:	69ba      	ldr	r2, [r7, #24]
 8003d04:	6839      	ldr	r1, [r7, #0]
 8003d06:	68f8      	ldr	r0, [r7, #12]
 8003d08:	f000 f8b2 	bl	8003e70 <SPI_EndRxTxTransaction>
 8003d0c:	4603      	mov	r3, r0
 8003d0e:	2b00      	cmp	r3, #0
 8003d10:	d002      	beq.n	8003d18 <HAL_SPI_Transmit+0x230>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8003d12:	68fb      	ldr	r3, [r7, #12]
 8003d14:	2220      	movs	r2, #32
 8003d16:	655a      	str	r2, [r3, #84]	; 0x54
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8003d18:	68fb      	ldr	r3, [r7, #12]
 8003d1a:	689b      	ldr	r3, [r3, #8]
 8003d1c:	2b00      	cmp	r3, #0
 8003d1e:	d10a      	bne.n	8003d36 <HAL_SPI_Transmit+0x24e>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8003d20:	2300      	movs	r3, #0
 8003d22:	613b      	str	r3, [r7, #16]
 8003d24:	68fb      	ldr	r3, [r7, #12]
 8003d26:	681b      	ldr	r3, [r3, #0]
 8003d28:	68db      	ldr	r3, [r3, #12]
 8003d2a:	613b      	str	r3, [r7, #16]
 8003d2c:	68fb      	ldr	r3, [r7, #12]
 8003d2e:	681b      	ldr	r3, [r3, #0]
 8003d30:	689b      	ldr	r3, [r3, #8]
 8003d32:	613b      	str	r3, [r7, #16]
 8003d34:	693b      	ldr	r3, [r7, #16]
  }

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8003d36:	68fb      	ldr	r3, [r7, #12]
 8003d38:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003d3a:	2b00      	cmp	r3, #0
 8003d3c:	d002      	beq.n	8003d44 <HAL_SPI_Transmit+0x25c>
  {
    errorcode = HAL_ERROR;
 8003d3e:	2301      	movs	r3, #1
 8003d40:	77fb      	strb	r3, [r7, #31]
 8003d42:	e000      	b.n	8003d46 <HAL_SPI_Transmit+0x25e>
  }

error:
 8003d44:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 8003d46:	68fb      	ldr	r3, [r7, #12]
 8003d48:	2201      	movs	r2, #1
 8003d4a:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8003d4e:	68fb      	ldr	r3, [r7, #12]
 8003d50:	2200      	movs	r2, #0
 8003d52:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 8003d56:	7ffb      	ldrb	r3, [r7, #31]
}
 8003d58:	4618      	mov	r0, r3
 8003d5a:	3720      	adds	r7, #32
 8003d5c:	46bd      	mov	sp, r7
 8003d5e:	bd80      	pop	{r7, pc}

08003d60 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8003d60:	b580      	push	{r7, lr}
 8003d62:	b088      	sub	sp, #32
 8003d64:	af00      	add	r7, sp, #0
 8003d66:	60f8      	str	r0, [r7, #12]
 8003d68:	60b9      	str	r1, [r7, #8]
 8003d6a:	603b      	str	r3, [r7, #0]
 8003d6c:	4613      	mov	r3, r2
 8003d6e:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 8003d70:	f7fe ff5e 	bl	8002c30 <HAL_GetTick>
 8003d74:	4602      	mov	r2, r0
 8003d76:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003d78:	1a9b      	subs	r3, r3, r2
 8003d7a:	683a      	ldr	r2, [r7, #0]
 8003d7c:	4413      	add	r3, r2
 8003d7e:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 8003d80:	f7fe ff56 	bl	8002c30 <HAL_GetTick>
 8003d84:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 8003d86:	4b39      	ldr	r3, [pc, #228]	; (8003e6c <SPI_WaitFlagStateUntilTimeout+0x10c>)
 8003d88:	681b      	ldr	r3, [r3, #0]
 8003d8a:	015b      	lsls	r3, r3, #5
 8003d8c:	0d1b      	lsrs	r3, r3, #20
 8003d8e:	69fa      	ldr	r2, [r7, #28]
 8003d90:	fb02 f303 	mul.w	r3, r2, r3
 8003d94:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8003d96:	e054      	b.n	8003e42 <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 8003d98:	683b      	ldr	r3, [r7, #0]
 8003d9a:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003d9e:	d050      	beq.n	8003e42 <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8003da0:	f7fe ff46 	bl	8002c30 <HAL_GetTick>
 8003da4:	4602      	mov	r2, r0
 8003da6:	69bb      	ldr	r3, [r7, #24]
 8003da8:	1ad3      	subs	r3, r2, r3
 8003daa:	69fa      	ldr	r2, [r7, #28]
 8003dac:	429a      	cmp	r2, r3
 8003dae:	d902      	bls.n	8003db6 <SPI_WaitFlagStateUntilTimeout+0x56>
 8003db0:	69fb      	ldr	r3, [r7, #28]
 8003db2:	2b00      	cmp	r3, #0
 8003db4:	d13d      	bne.n	8003e32 <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8003db6:	68fb      	ldr	r3, [r7, #12]
 8003db8:	681b      	ldr	r3, [r3, #0]
 8003dba:	685a      	ldr	r2, [r3, #4]
 8003dbc:	68fb      	ldr	r3, [r7, #12]
 8003dbe:	681b      	ldr	r3, [r3, #0]
 8003dc0:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 8003dc4:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8003dc6:	68fb      	ldr	r3, [r7, #12]
 8003dc8:	685b      	ldr	r3, [r3, #4]
 8003dca:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8003dce:	d111      	bne.n	8003df4 <SPI_WaitFlagStateUntilTimeout+0x94>
 8003dd0:	68fb      	ldr	r3, [r7, #12]
 8003dd2:	689b      	ldr	r3, [r3, #8]
 8003dd4:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8003dd8:	d004      	beq.n	8003de4 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8003dda:	68fb      	ldr	r3, [r7, #12]
 8003ddc:	689b      	ldr	r3, [r3, #8]
 8003dde:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8003de2:	d107      	bne.n	8003df4 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8003de4:	68fb      	ldr	r3, [r7, #12]
 8003de6:	681b      	ldr	r3, [r3, #0]
 8003de8:	681a      	ldr	r2, [r3, #0]
 8003dea:	68fb      	ldr	r3, [r7, #12]
 8003dec:	681b      	ldr	r3, [r3, #0]
 8003dee:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8003df2:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8003df4:	68fb      	ldr	r3, [r7, #12]
 8003df6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003df8:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8003dfc:	d10f      	bne.n	8003e1e <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 8003dfe:	68fb      	ldr	r3, [r7, #12]
 8003e00:	681b      	ldr	r3, [r3, #0]
 8003e02:	681a      	ldr	r2, [r3, #0]
 8003e04:	68fb      	ldr	r3, [r7, #12]
 8003e06:	681b      	ldr	r3, [r3, #0]
 8003e08:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8003e0c:	601a      	str	r2, [r3, #0]
 8003e0e:	68fb      	ldr	r3, [r7, #12]
 8003e10:	681b      	ldr	r3, [r3, #0]
 8003e12:	681a      	ldr	r2, [r3, #0]
 8003e14:	68fb      	ldr	r3, [r7, #12]
 8003e16:	681b      	ldr	r3, [r3, #0]
 8003e18:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8003e1c:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8003e1e:	68fb      	ldr	r3, [r7, #12]
 8003e20:	2201      	movs	r2, #1
 8003e22:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8003e26:	68fb      	ldr	r3, [r7, #12]
 8003e28:	2200      	movs	r2, #0
 8003e2a:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

        return HAL_TIMEOUT;
 8003e2e:	2303      	movs	r3, #3
 8003e30:	e017      	b.n	8003e62 <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if(count == 0U)
 8003e32:	697b      	ldr	r3, [r7, #20]
 8003e34:	2b00      	cmp	r3, #0
 8003e36:	d101      	bne.n	8003e3c <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 8003e38:	2300      	movs	r3, #0
 8003e3a:	61fb      	str	r3, [r7, #28]
      }
      count--;
 8003e3c:	697b      	ldr	r3, [r7, #20]
 8003e3e:	3b01      	subs	r3, #1
 8003e40:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8003e42:	68fb      	ldr	r3, [r7, #12]
 8003e44:	681b      	ldr	r3, [r3, #0]
 8003e46:	689a      	ldr	r2, [r3, #8]
 8003e48:	68bb      	ldr	r3, [r7, #8]
 8003e4a:	4013      	ands	r3, r2
 8003e4c:	68ba      	ldr	r2, [r7, #8]
 8003e4e:	429a      	cmp	r2, r3
 8003e50:	bf0c      	ite	eq
 8003e52:	2301      	moveq	r3, #1
 8003e54:	2300      	movne	r3, #0
 8003e56:	b2db      	uxtb	r3, r3
 8003e58:	461a      	mov	r2, r3
 8003e5a:	79fb      	ldrb	r3, [r7, #7]
 8003e5c:	429a      	cmp	r2, r3
 8003e5e:	d19b      	bne.n	8003d98 <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 8003e60:	2300      	movs	r3, #0
}
 8003e62:	4618      	mov	r0, r3
 8003e64:	3720      	adds	r7, #32
 8003e66:	46bd      	mov	sp, r7
 8003e68:	bd80      	pop	{r7, pc}
 8003e6a:	bf00      	nop
 8003e6c:	20000008 	.word	0x20000008

08003e70 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8003e70:	b580      	push	{r7, lr}
 8003e72:	b086      	sub	sp, #24
 8003e74:	af02      	add	r7, sp, #8
 8003e76:	60f8      	str	r0, [r7, #12]
 8003e78:	60b9      	str	r1, [r7, #8]
 8003e7a:	607a      	str	r2, [r7, #4]
  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8003e7c:	687b      	ldr	r3, [r7, #4]
 8003e7e:	9300      	str	r3, [sp, #0]
 8003e80:	68bb      	ldr	r3, [r7, #8]
 8003e82:	2200      	movs	r2, #0
 8003e84:	2180      	movs	r1, #128	; 0x80
 8003e86:	68f8      	ldr	r0, [r7, #12]
 8003e88:	f7ff ff6a 	bl	8003d60 <SPI_WaitFlagStateUntilTimeout>
 8003e8c:	4603      	mov	r3, r0
 8003e8e:	2b00      	cmp	r3, #0
 8003e90:	d007      	beq.n	8003ea2 <SPI_EndRxTxTransaction+0x32>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8003e92:	68fb      	ldr	r3, [r7, #12]
 8003e94:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003e96:	f043 0220 	orr.w	r2, r3, #32
 8003e9a:	68fb      	ldr	r3, [r7, #12]
 8003e9c:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_TIMEOUT;
 8003e9e:	2303      	movs	r3, #3
 8003ea0:	e000      	b.n	8003ea4 <SPI_EndRxTxTransaction+0x34>
  }
  return HAL_OK;
 8003ea2:	2300      	movs	r3, #0
}
 8003ea4:	4618      	mov	r0, r3
 8003ea6:	3710      	adds	r7, #16
 8003ea8:	46bd      	mov	sp, r7
 8003eaa:	bd80      	pop	{r7, pc}

08003eac <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8003eac:	b580      	push	{r7, lr}
 8003eae:	b082      	sub	sp, #8
 8003eb0:	af00      	add	r7, sp, #0
 8003eb2:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8003eb4:	687b      	ldr	r3, [r7, #4]
 8003eb6:	2b00      	cmp	r3, #0
 8003eb8:	d101      	bne.n	8003ebe <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8003eba:	2301      	movs	r3, #1
 8003ebc:	e041      	b.n	8003f42 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8003ebe:	687b      	ldr	r3, [r7, #4]
 8003ec0:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003ec4:	b2db      	uxtb	r3, r3
 8003ec6:	2b00      	cmp	r3, #0
 8003ec8:	d106      	bne.n	8003ed8 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8003eca:	687b      	ldr	r3, [r7, #4]
 8003ecc:	2200      	movs	r2, #0
 8003ece:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8003ed2:	6878      	ldr	r0, [r7, #4]
 8003ed4:	f7fe fd10 	bl	80028f8 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003ed8:	687b      	ldr	r3, [r7, #4]
 8003eda:	2202      	movs	r2, #2
 8003edc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8003ee0:	687b      	ldr	r3, [r7, #4]
 8003ee2:	681a      	ldr	r2, [r3, #0]
 8003ee4:	687b      	ldr	r3, [r7, #4]
 8003ee6:	3304      	adds	r3, #4
 8003ee8:	4619      	mov	r1, r3
 8003eea:	4610      	mov	r0, r2
 8003eec:	f000 fa70 	bl	80043d0 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8003ef0:	687b      	ldr	r3, [r7, #4]
 8003ef2:	2201      	movs	r2, #1
 8003ef4:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003ef8:	687b      	ldr	r3, [r7, #4]
 8003efa:	2201      	movs	r2, #1
 8003efc:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8003f00:	687b      	ldr	r3, [r7, #4]
 8003f02:	2201      	movs	r2, #1
 8003f04:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8003f08:	687b      	ldr	r3, [r7, #4]
 8003f0a:	2201      	movs	r2, #1
 8003f0c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8003f10:	687b      	ldr	r3, [r7, #4]
 8003f12:	2201      	movs	r2, #1
 8003f14:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003f18:	687b      	ldr	r3, [r7, #4]
 8003f1a:	2201      	movs	r2, #1
 8003f1c:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8003f20:	687b      	ldr	r3, [r7, #4]
 8003f22:	2201      	movs	r2, #1
 8003f24:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8003f28:	687b      	ldr	r3, [r7, #4]
 8003f2a:	2201      	movs	r2, #1
 8003f2c:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8003f30:	687b      	ldr	r3, [r7, #4]
 8003f32:	2201      	movs	r2, #1
 8003f34:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8003f38:	687b      	ldr	r3, [r7, #4]
 8003f3a:	2201      	movs	r2, #1
 8003f3c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8003f40:	2300      	movs	r3, #0
}
 8003f42:	4618      	mov	r0, r3
 8003f44:	3708      	adds	r7, #8
 8003f46:	46bd      	mov	sp, r7
 8003f48:	bd80      	pop	{r7, pc}
	...

08003f4c <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8003f4c:	b480      	push	{r7}
 8003f4e:	b085      	sub	sp, #20
 8003f50:	af00      	add	r7, sp, #0
 8003f52:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8003f54:	687b      	ldr	r3, [r7, #4]
 8003f56:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003f5a:	b2db      	uxtb	r3, r3
 8003f5c:	2b01      	cmp	r3, #1
 8003f5e:	d001      	beq.n	8003f64 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8003f60:	2301      	movs	r3, #1
 8003f62:	e03a      	b.n	8003fda <HAL_TIM_Base_Start_IT+0x8e>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003f64:	687b      	ldr	r3, [r7, #4]
 8003f66:	2202      	movs	r2, #2
 8003f68:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8003f6c:	687b      	ldr	r3, [r7, #4]
 8003f6e:	681b      	ldr	r3, [r3, #0]
 8003f70:	68da      	ldr	r2, [r3, #12]
 8003f72:	687b      	ldr	r3, [r7, #4]
 8003f74:	681b      	ldr	r3, [r3, #0]
 8003f76:	f042 0201 	orr.w	r2, r2, #1
 8003f7a:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8003f7c:	687b      	ldr	r3, [r7, #4]
 8003f7e:	681b      	ldr	r3, [r3, #0]
 8003f80:	4a18      	ldr	r2, [pc, #96]	; (8003fe4 <HAL_TIM_Base_Start_IT+0x98>)
 8003f82:	4293      	cmp	r3, r2
 8003f84:	d00e      	beq.n	8003fa4 <HAL_TIM_Base_Start_IT+0x58>
 8003f86:	687b      	ldr	r3, [r7, #4]
 8003f88:	681b      	ldr	r3, [r3, #0]
 8003f8a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003f8e:	d009      	beq.n	8003fa4 <HAL_TIM_Base_Start_IT+0x58>
 8003f90:	687b      	ldr	r3, [r7, #4]
 8003f92:	681b      	ldr	r3, [r3, #0]
 8003f94:	4a14      	ldr	r2, [pc, #80]	; (8003fe8 <HAL_TIM_Base_Start_IT+0x9c>)
 8003f96:	4293      	cmp	r3, r2
 8003f98:	d004      	beq.n	8003fa4 <HAL_TIM_Base_Start_IT+0x58>
 8003f9a:	687b      	ldr	r3, [r7, #4]
 8003f9c:	681b      	ldr	r3, [r3, #0]
 8003f9e:	4a13      	ldr	r2, [pc, #76]	; (8003fec <HAL_TIM_Base_Start_IT+0xa0>)
 8003fa0:	4293      	cmp	r3, r2
 8003fa2:	d111      	bne.n	8003fc8 <HAL_TIM_Base_Start_IT+0x7c>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8003fa4:	687b      	ldr	r3, [r7, #4]
 8003fa6:	681b      	ldr	r3, [r3, #0]
 8003fa8:	689b      	ldr	r3, [r3, #8]
 8003faa:	f003 0307 	and.w	r3, r3, #7
 8003fae:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003fb0:	68fb      	ldr	r3, [r7, #12]
 8003fb2:	2b06      	cmp	r3, #6
 8003fb4:	d010      	beq.n	8003fd8 <HAL_TIM_Base_Start_IT+0x8c>
    {
      __HAL_TIM_ENABLE(htim);
 8003fb6:	687b      	ldr	r3, [r7, #4]
 8003fb8:	681b      	ldr	r3, [r3, #0]
 8003fba:	681a      	ldr	r2, [r3, #0]
 8003fbc:	687b      	ldr	r3, [r7, #4]
 8003fbe:	681b      	ldr	r3, [r3, #0]
 8003fc0:	f042 0201 	orr.w	r2, r2, #1
 8003fc4:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003fc6:	e007      	b.n	8003fd8 <HAL_TIM_Base_Start_IT+0x8c>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8003fc8:	687b      	ldr	r3, [r7, #4]
 8003fca:	681b      	ldr	r3, [r3, #0]
 8003fcc:	681a      	ldr	r2, [r3, #0]
 8003fce:	687b      	ldr	r3, [r7, #4]
 8003fd0:	681b      	ldr	r3, [r3, #0]
 8003fd2:	f042 0201 	orr.w	r2, r2, #1
 8003fd6:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8003fd8:	2300      	movs	r3, #0
}
 8003fda:	4618      	mov	r0, r3
 8003fdc:	3714      	adds	r7, #20
 8003fde:	46bd      	mov	sp, r7
 8003fe0:	bc80      	pop	{r7}
 8003fe2:	4770      	bx	lr
 8003fe4:	40012c00 	.word	0x40012c00
 8003fe8:	40000400 	.word	0x40000400
 8003fec:	40000800 	.word	0x40000800

08003ff0 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8003ff0:	b580      	push	{r7, lr}
 8003ff2:	b082      	sub	sp, #8
 8003ff4:	af00      	add	r7, sp, #0
 8003ff6:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8003ff8:	687b      	ldr	r3, [r7, #4]
 8003ffa:	681b      	ldr	r3, [r3, #0]
 8003ffc:	691b      	ldr	r3, [r3, #16]
 8003ffe:	f003 0302 	and.w	r3, r3, #2
 8004002:	2b02      	cmp	r3, #2
 8004004:	d122      	bne.n	800404c <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8004006:	687b      	ldr	r3, [r7, #4]
 8004008:	681b      	ldr	r3, [r3, #0]
 800400a:	68db      	ldr	r3, [r3, #12]
 800400c:	f003 0302 	and.w	r3, r3, #2
 8004010:	2b02      	cmp	r3, #2
 8004012:	d11b      	bne.n	800404c <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8004014:	687b      	ldr	r3, [r7, #4]
 8004016:	681b      	ldr	r3, [r3, #0]
 8004018:	f06f 0202 	mvn.w	r2, #2
 800401c:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800401e:	687b      	ldr	r3, [r7, #4]
 8004020:	2201      	movs	r2, #1
 8004022:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8004024:	687b      	ldr	r3, [r7, #4]
 8004026:	681b      	ldr	r3, [r3, #0]
 8004028:	699b      	ldr	r3, [r3, #24]
 800402a:	f003 0303 	and.w	r3, r3, #3
 800402e:	2b00      	cmp	r3, #0
 8004030:	d003      	beq.n	800403a <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8004032:	6878      	ldr	r0, [r7, #4]
 8004034:	f000 f9b1 	bl	800439a <HAL_TIM_IC_CaptureCallback>
 8004038:	e005      	b.n	8004046 <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 800403a:	6878      	ldr	r0, [r7, #4]
 800403c:	f000 f9a4 	bl	8004388 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004040:	6878      	ldr	r0, [r7, #4]
 8004042:	f000 f9b3 	bl	80043ac <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004046:	687b      	ldr	r3, [r7, #4]
 8004048:	2200      	movs	r2, #0
 800404a:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 800404c:	687b      	ldr	r3, [r7, #4]
 800404e:	681b      	ldr	r3, [r3, #0]
 8004050:	691b      	ldr	r3, [r3, #16]
 8004052:	f003 0304 	and.w	r3, r3, #4
 8004056:	2b04      	cmp	r3, #4
 8004058:	d122      	bne.n	80040a0 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 800405a:	687b      	ldr	r3, [r7, #4]
 800405c:	681b      	ldr	r3, [r3, #0]
 800405e:	68db      	ldr	r3, [r3, #12]
 8004060:	f003 0304 	and.w	r3, r3, #4
 8004064:	2b04      	cmp	r3, #4
 8004066:	d11b      	bne.n	80040a0 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8004068:	687b      	ldr	r3, [r7, #4]
 800406a:	681b      	ldr	r3, [r3, #0]
 800406c:	f06f 0204 	mvn.w	r2, #4
 8004070:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8004072:	687b      	ldr	r3, [r7, #4]
 8004074:	2202      	movs	r2, #2
 8004076:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8004078:	687b      	ldr	r3, [r7, #4]
 800407a:	681b      	ldr	r3, [r3, #0]
 800407c:	699b      	ldr	r3, [r3, #24]
 800407e:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8004082:	2b00      	cmp	r3, #0
 8004084:	d003      	beq.n	800408e <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8004086:	6878      	ldr	r0, [r7, #4]
 8004088:	f000 f987 	bl	800439a <HAL_TIM_IC_CaptureCallback>
 800408c:	e005      	b.n	800409a <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800408e:	6878      	ldr	r0, [r7, #4]
 8004090:	f000 f97a 	bl	8004388 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004094:	6878      	ldr	r0, [r7, #4]
 8004096:	f000 f989 	bl	80043ac <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800409a:	687b      	ldr	r3, [r7, #4]
 800409c:	2200      	movs	r2, #0
 800409e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 80040a0:	687b      	ldr	r3, [r7, #4]
 80040a2:	681b      	ldr	r3, [r3, #0]
 80040a4:	691b      	ldr	r3, [r3, #16]
 80040a6:	f003 0308 	and.w	r3, r3, #8
 80040aa:	2b08      	cmp	r3, #8
 80040ac:	d122      	bne.n	80040f4 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 80040ae:	687b      	ldr	r3, [r7, #4]
 80040b0:	681b      	ldr	r3, [r3, #0]
 80040b2:	68db      	ldr	r3, [r3, #12]
 80040b4:	f003 0308 	and.w	r3, r3, #8
 80040b8:	2b08      	cmp	r3, #8
 80040ba:	d11b      	bne.n	80040f4 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 80040bc:	687b      	ldr	r3, [r7, #4]
 80040be:	681b      	ldr	r3, [r3, #0]
 80040c0:	f06f 0208 	mvn.w	r2, #8
 80040c4:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 80040c6:	687b      	ldr	r3, [r7, #4]
 80040c8:	2204      	movs	r2, #4
 80040ca:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 80040cc:	687b      	ldr	r3, [r7, #4]
 80040ce:	681b      	ldr	r3, [r3, #0]
 80040d0:	69db      	ldr	r3, [r3, #28]
 80040d2:	f003 0303 	and.w	r3, r3, #3
 80040d6:	2b00      	cmp	r3, #0
 80040d8:	d003      	beq.n	80040e2 <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80040da:	6878      	ldr	r0, [r7, #4]
 80040dc:	f000 f95d 	bl	800439a <HAL_TIM_IC_CaptureCallback>
 80040e0:	e005      	b.n	80040ee <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80040e2:	6878      	ldr	r0, [r7, #4]
 80040e4:	f000 f950 	bl	8004388 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80040e8:	6878      	ldr	r0, [r7, #4]
 80040ea:	f000 f95f 	bl	80043ac <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80040ee:	687b      	ldr	r3, [r7, #4]
 80040f0:	2200      	movs	r2, #0
 80040f2:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 80040f4:	687b      	ldr	r3, [r7, #4]
 80040f6:	681b      	ldr	r3, [r3, #0]
 80040f8:	691b      	ldr	r3, [r3, #16]
 80040fa:	f003 0310 	and.w	r3, r3, #16
 80040fe:	2b10      	cmp	r3, #16
 8004100:	d122      	bne.n	8004148 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8004102:	687b      	ldr	r3, [r7, #4]
 8004104:	681b      	ldr	r3, [r3, #0]
 8004106:	68db      	ldr	r3, [r3, #12]
 8004108:	f003 0310 	and.w	r3, r3, #16
 800410c:	2b10      	cmp	r3, #16
 800410e:	d11b      	bne.n	8004148 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8004110:	687b      	ldr	r3, [r7, #4]
 8004112:	681b      	ldr	r3, [r3, #0]
 8004114:	f06f 0210 	mvn.w	r2, #16
 8004118:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800411a:	687b      	ldr	r3, [r7, #4]
 800411c:	2208      	movs	r2, #8
 800411e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8004120:	687b      	ldr	r3, [r7, #4]
 8004122:	681b      	ldr	r3, [r3, #0]
 8004124:	69db      	ldr	r3, [r3, #28]
 8004126:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800412a:	2b00      	cmp	r3, #0
 800412c:	d003      	beq.n	8004136 <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800412e:	6878      	ldr	r0, [r7, #4]
 8004130:	f000 f933 	bl	800439a <HAL_TIM_IC_CaptureCallback>
 8004134:	e005      	b.n	8004142 <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8004136:	6878      	ldr	r0, [r7, #4]
 8004138:	f000 f926 	bl	8004388 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800413c:	6878      	ldr	r0, [r7, #4]
 800413e:	f000 f935 	bl	80043ac <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004142:	687b      	ldr	r3, [r7, #4]
 8004144:	2200      	movs	r2, #0
 8004146:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8004148:	687b      	ldr	r3, [r7, #4]
 800414a:	681b      	ldr	r3, [r3, #0]
 800414c:	691b      	ldr	r3, [r3, #16]
 800414e:	f003 0301 	and.w	r3, r3, #1
 8004152:	2b01      	cmp	r3, #1
 8004154:	d10e      	bne.n	8004174 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8004156:	687b      	ldr	r3, [r7, #4]
 8004158:	681b      	ldr	r3, [r3, #0]
 800415a:	68db      	ldr	r3, [r3, #12]
 800415c:	f003 0301 	and.w	r3, r3, #1
 8004160:	2b01      	cmp	r3, #1
 8004162:	d107      	bne.n	8004174 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8004164:	687b      	ldr	r3, [r7, #4]
 8004166:	681b      	ldr	r3, [r3, #0]
 8004168:	f06f 0201 	mvn.w	r2, #1
 800416c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 800416e:	6878      	ldr	r0, [r7, #4]
 8004170:	f7fe faf4 	bl	800275c <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8004174:	687b      	ldr	r3, [r7, #4]
 8004176:	681b      	ldr	r3, [r3, #0]
 8004178:	691b      	ldr	r3, [r3, #16]
 800417a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800417e:	2b80      	cmp	r3, #128	; 0x80
 8004180:	d10e      	bne.n	80041a0 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8004182:	687b      	ldr	r3, [r7, #4]
 8004184:	681b      	ldr	r3, [r3, #0]
 8004186:	68db      	ldr	r3, [r3, #12]
 8004188:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800418c:	2b80      	cmp	r3, #128	; 0x80
 800418e:	d107      	bne.n	80041a0 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8004190:	687b      	ldr	r3, [r7, #4]
 8004192:	681b      	ldr	r3, [r3, #0]
 8004194:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8004198:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 800419a:	6878      	ldr	r0, [r7, #4]
 800419c:	f000 fa77 	bl	800468e <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 80041a0:	687b      	ldr	r3, [r7, #4]
 80041a2:	681b      	ldr	r3, [r3, #0]
 80041a4:	691b      	ldr	r3, [r3, #16]
 80041a6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80041aa:	2b40      	cmp	r3, #64	; 0x40
 80041ac:	d10e      	bne.n	80041cc <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 80041ae:	687b      	ldr	r3, [r7, #4]
 80041b0:	681b      	ldr	r3, [r3, #0]
 80041b2:	68db      	ldr	r3, [r3, #12]
 80041b4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80041b8:	2b40      	cmp	r3, #64	; 0x40
 80041ba:	d107      	bne.n	80041cc <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 80041bc:	687b      	ldr	r3, [r7, #4]
 80041be:	681b      	ldr	r3, [r3, #0]
 80041c0:	f06f 0240 	mvn.w	r2, #64	; 0x40
 80041c4:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 80041c6:	6878      	ldr	r0, [r7, #4]
 80041c8:	f000 f8f9 	bl	80043be <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 80041cc:	687b      	ldr	r3, [r7, #4]
 80041ce:	681b      	ldr	r3, [r3, #0]
 80041d0:	691b      	ldr	r3, [r3, #16]
 80041d2:	f003 0320 	and.w	r3, r3, #32
 80041d6:	2b20      	cmp	r3, #32
 80041d8:	d10e      	bne.n	80041f8 <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 80041da:	687b      	ldr	r3, [r7, #4]
 80041dc:	681b      	ldr	r3, [r3, #0]
 80041de:	68db      	ldr	r3, [r3, #12]
 80041e0:	f003 0320 	and.w	r3, r3, #32
 80041e4:	2b20      	cmp	r3, #32
 80041e6:	d107      	bne.n	80041f8 <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 80041e8:	687b      	ldr	r3, [r7, #4]
 80041ea:	681b      	ldr	r3, [r3, #0]
 80041ec:	f06f 0220 	mvn.w	r2, #32
 80041f0:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 80041f2:	6878      	ldr	r0, [r7, #4]
 80041f4:	f000 fa42 	bl	800467c <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 80041f8:	bf00      	nop
 80041fa:	3708      	adds	r7, #8
 80041fc:	46bd      	mov	sp, r7
 80041fe:	bd80      	pop	{r7, pc}

08004200 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8004200:	b580      	push	{r7, lr}
 8004202:	b084      	sub	sp, #16
 8004204:	af00      	add	r7, sp, #0
 8004206:	6078      	str	r0, [r7, #4]
 8004208:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 800420a:	687b      	ldr	r3, [r7, #4]
 800420c:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8004210:	2b01      	cmp	r3, #1
 8004212:	d101      	bne.n	8004218 <HAL_TIM_ConfigClockSource+0x18>
 8004214:	2302      	movs	r3, #2
 8004216:	e0b3      	b.n	8004380 <HAL_TIM_ConfigClockSource+0x180>
 8004218:	687b      	ldr	r3, [r7, #4]
 800421a:	2201      	movs	r2, #1
 800421c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8004220:	687b      	ldr	r3, [r7, #4]
 8004222:	2202      	movs	r2, #2
 8004224:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8004228:	687b      	ldr	r3, [r7, #4]
 800422a:	681b      	ldr	r3, [r3, #0]
 800422c:	689b      	ldr	r3, [r3, #8]
 800422e:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8004230:	68fb      	ldr	r3, [r7, #12]
 8004232:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 8004236:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8004238:	68fb      	ldr	r3, [r7, #12]
 800423a:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 800423e:	60fb      	str	r3, [r7, #12]
  htim->Instance->SMCR = tmpsmcr;
 8004240:	687b      	ldr	r3, [r7, #4]
 8004242:	681b      	ldr	r3, [r3, #0]
 8004244:	68fa      	ldr	r2, [r7, #12]
 8004246:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8004248:	683b      	ldr	r3, [r7, #0]
 800424a:	681b      	ldr	r3, [r3, #0]
 800424c:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8004250:	d03e      	beq.n	80042d0 <HAL_TIM_ConfigClockSource+0xd0>
 8004252:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8004256:	f200 8087 	bhi.w	8004368 <HAL_TIM_ConfigClockSource+0x168>
 800425a:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800425e:	f000 8085 	beq.w	800436c <HAL_TIM_ConfigClockSource+0x16c>
 8004262:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8004266:	d87f      	bhi.n	8004368 <HAL_TIM_ConfigClockSource+0x168>
 8004268:	2b70      	cmp	r3, #112	; 0x70
 800426a:	d01a      	beq.n	80042a2 <HAL_TIM_ConfigClockSource+0xa2>
 800426c:	2b70      	cmp	r3, #112	; 0x70
 800426e:	d87b      	bhi.n	8004368 <HAL_TIM_ConfigClockSource+0x168>
 8004270:	2b60      	cmp	r3, #96	; 0x60
 8004272:	d050      	beq.n	8004316 <HAL_TIM_ConfigClockSource+0x116>
 8004274:	2b60      	cmp	r3, #96	; 0x60
 8004276:	d877      	bhi.n	8004368 <HAL_TIM_ConfigClockSource+0x168>
 8004278:	2b50      	cmp	r3, #80	; 0x50
 800427a:	d03c      	beq.n	80042f6 <HAL_TIM_ConfigClockSource+0xf6>
 800427c:	2b50      	cmp	r3, #80	; 0x50
 800427e:	d873      	bhi.n	8004368 <HAL_TIM_ConfigClockSource+0x168>
 8004280:	2b40      	cmp	r3, #64	; 0x40
 8004282:	d058      	beq.n	8004336 <HAL_TIM_ConfigClockSource+0x136>
 8004284:	2b40      	cmp	r3, #64	; 0x40
 8004286:	d86f      	bhi.n	8004368 <HAL_TIM_ConfigClockSource+0x168>
 8004288:	2b30      	cmp	r3, #48	; 0x30
 800428a:	d064      	beq.n	8004356 <HAL_TIM_ConfigClockSource+0x156>
 800428c:	2b30      	cmp	r3, #48	; 0x30
 800428e:	d86b      	bhi.n	8004368 <HAL_TIM_ConfigClockSource+0x168>
 8004290:	2b20      	cmp	r3, #32
 8004292:	d060      	beq.n	8004356 <HAL_TIM_ConfigClockSource+0x156>
 8004294:	2b20      	cmp	r3, #32
 8004296:	d867      	bhi.n	8004368 <HAL_TIM_ConfigClockSource+0x168>
 8004298:	2b00      	cmp	r3, #0
 800429a:	d05c      	beq.n	8004356 <HAL_TIM_ConfigClockSource+0x156>
 800429c:	2b10      	cmp	r3, #16
 800429e:	d05a      	beq.n	8004356 <HAL_TIM_ConfigClockSource+0x156>
        TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
        break;
      }

    default:
      break;
 80042a0:	e062      	b.n	8004368 <HAL_TIM_ConfigClockSource+0x168>
      TIM_ETR_SetConfig(htim->Instance,
 80042a2:	687b      	ldr	r3, [r7, #4]
 80042a4:	6818      	ldr	r0, [r3, #0]
 80042a6:	683b      	ldr	r3, [r7, #0]
 80042a8:	6899      	ldr	r1, [r3, #8]
 80042aa:	683b      	ldr	r3, [r7, #0]
 80042ac:	685a      	ldr	r2, [r3, #4]
 80042ae:	683b      	ldr	r3, [r7, #0]
 80042b0:	68db      	ldr	r3, [r3, #12]
 80042b2:	f000 f966 	bl	8004582 <TIM_ETR_SetConfig>
      tmpsmcr = htim->Instance->SMCR;
 80042b6:	687b      	ldr	r3, [r7, #4]
 80042b8:	681b      	ldr	r3, [r3, #0]
 80042ba:	689b      	ldr	r3, [r3, #8]
 80042bc:	60fb      	str	r3, [r7, #12]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 80042be:	68fb      	ldr	r3, [r7, #12]
 80042c0:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 80042c4:	60fb      	str	r3, [r7, #12]
      htim->Instance->SMCR = tmpsmcr;
 80042c6:	687b      	ldr	r3, [r7, #4]
 80042c8:	681b      	ldr	r3, [r3, #0]
 80042ca:	68fa      	ldr	r2, [r7, #12]
 80042cc:	609a      	str	r2, [r3, #8]
      break;
 80042ce:	e04e      	b.n	800436e <HAL_TIM_ConfigClockSource+0x16e>
      TIM_ETR_SetConfig(htim->Instance,
 80042d0:	687b      	ldr	r3, [r7, #4]
 80042d2:	6818      	ldr	r0, [r3, #0]
 80042d4:	683b      	ldr	r3, [r7, #0]
 80042d6:	6899      	ldr	r1, [r3, #8]
 80042d8:	683b      	ldr	r3, [r7, #0]
 80042da:	685a      	ldr	r2, [r3, #4]
 80042dc:	683b      	ldr	r3, [r7, #0]
 80042de:	68db      	ldr	r3, [r3, #12]
 80042e0:	f000 f94f 	bl	8004582 <TIM_ETR_SetConfig>
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 80042e4:	687b      	ldr	r3, [r7, #4]
 80042e6:	681b      	ldr	r3, [r3, #0]
 80042e8:	689a      	ldr	r2, [r3, #8]
 80042ea:	687b      	ldr	r3, [r7, #4]
 80042ec:	681b      	ldr	r3, [r3, #0]
 80042ee:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 80042f2:	609a      	str	r2, [r3, #8]
      break;
 80042f4:	e03b      	b.n	800436e <HAL_TIM_ConfigClockSource+0x16e>
      TIM_TI1_ConfigInputStage(htim->Instance,
 80042f6:	687b      	ldr	r3, [r7, #4]
 80042f8:	6818      	ldr	r0, [r3, #0]
 80042fa:	683b      	ldr	r3, [r7, #0]
 80042fc:	6859      	ldr	r1, [r3, #4]
 80042fe:	683b      	ldr	r3, [r7, #0]
 8004300:	68db      	ldr	r3, [r3, #12]
 8004302:	461a      	mov	r2, r3
 8004304:	f000 f8c6 	bl	8004494 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8004308:	687b      	ldr	r3, [r7, #4]
 800430a:	681b      	ldr	r3, [r3, #0]
 800430c:	2150      	movs	r1, #80	; 0x50
 800430e:	4618      	mov	r0, r3
 8004310:	f000 f91d 	bl	800454e <TIM_ITRx_SetConfig>
      break;
 8004314:	e02b      	b.n	800436e <HAL_TIM_ConfigClockSource+0x16e>
      TIM_TI2_ConfigInputStage(htim->Instance,
 8004316:	687b      	ldr	r3, [r7, #4]
 8004318:	6818      	ldr	r0, [r3, #0]
 800431a:	683b      	ldr	r3, [r7, #0]
 800431c:	6859      	ldr	r1, [r3, #4]
 800431e:	683b      	ldr	r3, [r7, #0]
 8004320:	68db      	ldr	r3, [r3, #12]
 8004322:	461a      	mov	r2, r3
 8004324:	f000 f8e4 	bl	80044f0 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8004328:	687b      	ldr	r3, [r7, #4]
 800432a:	681b      	ldr	r3, [r3, #0]
 800432c:	2160      	movs	r1, #96	; 0x60
 800432e:	4618      	mov	r0, r3
 8004330:	f000 f90d 	bl	800454e <TIM_ITRx_SetConfig>
      break;
 8004334:	e01b      	b.n	800436e <HAL_TIM_ConfigClockSource+0x16e>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8004336:	687b      	ldr	r3, [r7, #4]
 8004338:	6818      	ldr	r0, [r3, #0]
 800433a:	683b      	ldr	r3, [r7, #0]
 800433c:	6859      	ldr	r1, [r3, #4]
 800433e:	683b      	ldr	r3, [r7, #0]
 8004340:	68db      	ldr	r3, [r3, #12]
 8004342:	461a      	mov	r2, r3
 8004344:	f000 f8a6 	bl	8004494 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8004348:	687b      	ldr	r3, [r7, #4]
 800434a:	681b      	ldr	r3, [r3, #0]
 800434c:	2140      	movs	r1, #64	; 0x40
 800434e:	4618      	mov	r0, r3
 8004350:	f000 f8fd 	bl	800454e <TIM_ITRx_SetConfig>
      break;
 8004354:	e00b      	b.n	800436e <HAL_TIM_ConfigClockSource+0x16e>
        TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8004356:	687b      	ldr	r3, [r7, #4]
 8004358:	681a      	ldr	r2, [r3, #0]
 800435a:	683b      	ldr	r3, [r7, #0]
 800435c:	681b      	ldr	r3, [r3, #0]
 800435e:	4619      	mov	r1, r3
 8004360:	4610      	mov	r0, r2
 8004362:	f000 f8f4 	bl	800454e <TIM_ITRx_SetConfig>
        break;
 8004366:	e002      	b.n	800436e <HAL_TIM_ConfigClockSource+0x16e>
      break;
 8004368:	bf00      	nop
 800436a:	e000      	b.n	800436e <HAL_TIM_ConfigClockSource+0x16e>
      break;
 800436c:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 800436e:	687b      	ldr	r3, [r7, #4]
 8004370:	2201      	movs	r2, #1
 8004372:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8004376:	687b      	ldr	r3, [r7, #4]
 8004378:	2200      	movs	r2, #0
 800437a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 800437e:	2300      	movs	r3, #0
}
 8004380:	4618      	mov	r0, r3
 8004382:	3710      	adds	r7, #16
 8004384:	46bd      	mov	sp, r7
 8004386:	bd80      	pop	{r7, pc}

08004388 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8004388:	b480      	push	{r7}
 800438a:	b083      	sub	sp, #12
 800438c:	af00      	add	r7, sp, #0
 800438e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8004390:	bf00      	nop
 8004392:	370c      	adds	r7, #12
 8004394:	46bd      	mov	sp, r7
 8004396:	bc80      	pop	{r7}
 8004398:	4770      	bx	lr

0800439a <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 800439a:	b480      	push	{r7}
 800439c:	b083      	sub	sp, #12
 800439e:	af00      	add	r7, sp, #0
 80043a0:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 80043a2:	bf00      	nop
 80043a4:	370c      	adds	r7, #12
 80043a6:	46bd      	mov	sp, r7
 80043a8:	bc80      	pop	{r7}
 80043aa:	4770      	bx	lr

080043ac <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 80043ac:	b480      	push	{r7}
 80043ae:	b083      	sub	sp, #12
 80043b0:	af00      	add	r7, sp, #0
 80043b2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 80043b4:	bf00      	nop
 80043b6:	370c      	adds	r7, #12
 80043b8:	46bd      	mov	sp, r7
 80043ba:	bc80      	pop	{r7}
 80043bc:	4770      	bx	lr

080043be <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 80043be:	b480      	push	{r7}
 80043c0:	b083      	sub	sp, #12
 80043c2:	af00      	add	r7, sp, #0
 80043c4:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 80043c6:	bf00      	nop
 80043c8:	370c      	adds	r7, #12
 80043ca:	46bd      	mov	sp, r7
 80043cc:	bc80      	pop	{r7}
 80043ce:	4770      	bx	lr

080043d0 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 80043d0:	b480      	push	{r7}
 80043d2:	b085      	sub	sp, #20
 80043d4:	af00      	add	r7, sp, #0
 80043d6:	6078      	str	r0, [r7, #4]
 80043d8:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 80043da:	687b      	ldr	r3, [r7, #4]
 80043dc:	681b      	ldr	r3, [r3, #0]
 80043de:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80043e0:	687b      	ldr	r3, [r7, #4]
 80043e2:	4a29      	ldr	r2, [pc, #164]	; (8004488 <TIM_Base_SetConfig+0xb8>)
 80043e4:	4293      	cmp	r3, r2
 80043e6:	d00b      	beq.n	8004400 <TIM_Base_SetConfig+0x30>
 80043e8:	687b      	ldr	r3, [r7, #4]
 80043ea:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80043ee:	d007      	beq.n	8004400 <TIM_Base_SetConfig+0x30>
 80043f0:	687b      	ldr	r3, [r7, #4]
 80043f2:	4a26      	ldr	r2, [pc, #152]	; (800448c <TIM_Base_SetConfig+0xbc>)
 80043f4:	4293      	cmp	r3, r2
 80043f6:	d003      	beq.n	8004400 <TIM_Base_SetConfig+0x30>
 80043f8:	687b      	ldr	r3, [r7, #4]
 80043fa:	4a25      	ldr	r2, [pc, #148]	; (8004490 <TIM_Base_SetConfig+0xc0>)
 80043fc:	4293      	cmp	r3, r2
 80043fe:	d108      	bne.n	8004412 <TIM_Base_SetConfig+0x42>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8004400:	68fb      	ldr	r3, [r7, #12]
 8004402:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004406:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8004408:	683b      	ldr	r3, [r7, #0]
 800440a:	685b      	ldr	r3, [r3, #4]
 800440c:	68fa      	ldr	r2, [r7, #12]
 800440e:	4313      	orrs	r3, r2
 8004410:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8004412:	687b      	ldr	r3, [r7, #4]
 8004414:	4a1c      	ldr	r2, [pc, #112]	; (8004488 <TIM_Base_SetConfig+0xb8>)
 8004416:	4293      	cmp	r3, r2
 8004418:	d00b      	beq.n	8004432 <TIM_Base_SetConfig+0x62>
 800441a:	687b      	ldr	r3, [r7, #4]
 800441c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004420:	d007      	beq.n	8004432 <TIM_Base_SetConfig+0x62>
 8004422:	687b      	ldr	r3, [r7, #4]
 8004424:	4a19      	ldr	r2, [pc, #100]	; (800448c <TIM_Base_SetConfig+0xbc>)
 8004426:	4293      	cmp	r3, r2
 8004428:	d003      	beq.n	8004432 <TIM_Base_SetConfig+0x62>
 800442a:	687b      	ldr	r3, [r7, #4]
 800442c:	4a18      	ldr	r2, [pc, #96]	; (8004490 <TIM_Base_SetConfig+0xc0>)
 800442e:	4293      	cmp	r3, r2
 8004430:	d108      	bne.n	8004444 <TIM_Base_SetConfig+0x74>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8004432:	68fb      	ldr	r3, [r7, #12]
 8004434:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8004438:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800443a:	683b      	ldr	r3, [r7, #0]
 800443c:	68db      	ldr	r3, [r3, #12]
 800443e:	68fa      	ldr	r2, [r7, #12]
 8004440:	4313      	orrs	r3, r2
 8004442:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8004444:	68fb      	ldr	r3, [r7, #12]
 8004446:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 800444a:	683b      	ldr	r3, [r7, #0]
 800444c:	695b      	ldr	r3, [r3, #20]
 800444e:	4313      	orrs	r3, r2
 8004450:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8004452:	687b      	ldr	r3, [r7, #4]
 8004454:	68fa      	ldr	r2, [r7, #12]
 8004456:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8004458:	683b      	ldr	r3, [r7, #0]
 800445a:	689a      	ldr	r2, [r3, #8]
 800445c:	687b      	ldr	r3, [r7, #4]
 800445e:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8004460:	683b      	ldr	r3, [r7, #0]
 8004462:	681a      	ldr	r2, [r3, #0]
 8004464:	687b      	ldr	r3, [r7, #4]
 8004466:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8004468:	687b      	ldr	r3, [r7, #4]
 800446a:	4a07      	ldr	r2, [pc, #28]	; (8004488 <TIM_Base_SetConfig+0xb8>)
 800446c:	4293      	cmp	r3, r2
 800446e:	d103      	bne.n	8004478 <TIM_Base_SetConfig+0xa8>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8004470:	683b      	ldr	r3, [r7, #0]
 8004472:	691a      	ldr	r2, [r3, #16]
 8004474:	687b      	ldr	r3, [r7, #4]
 8004476:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8004478:	687b      	ldr	r3, [r7, #4]
 800447a:	2201      	movs	r2, #1
 800447c:	615a      	str	r2, [r3, #20]
}
 800447e:	bf00      	nop
 8004480:	3714      	adds	r7, #20
 8004482:	46bd      	mov	sp, r7
 8004484:	bc80      	pop	{r7}
 8004486:	4770      	bx	lr
 8004488:	40012c00 	.word	0x40012c00
 800448c:	40000400 	.word	0x40000400
 8004490:	40000800 	.word	0x40000800

08004494 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8004494:	b480      	push	{r7}
 8004496:	b087      	sub	sp, #28
 8004498:	af00      	add	r7, sp, #0
 800449a:	60f8      	str	r0, [r7, #12]
 800449c:	60b9      	str	r1, [r7, #8]
 800449e:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 80044a0:	68fb      	ldr	r3, [r7, #12]
 80044a2:	6a1b      	ldr	r3, [r3, #32]
 80044a4:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80044a6:	68fb      	ldr	r3, [r7, #12]
 80044a8:	6a1b      	ldr	r3, [r3, #32]
 80044aa:	f023 0201 	bic.w	r2, r3, #1
 80044ae:	68fb      	ldr	r3, [r7, #12]
 80044b0:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80044b2:	68fb      	ldr	r3, [r7, #12]
 80044b4:	699b      	ldr	r3, [r3, #24]
 80044b6:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 80044b8:	693b      	ldr	r3, [r7, #16]
 80044ba:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 80044be:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 80044c0:	687b      	ldr	r3, [r7, #4]
 80044c2:	011b      	lsls	r3, r3, #4
 80044c4:	693a      	ldr	r2, [r7, #16]
 80044c6:	4313      	orrs	r3, r2
 80044c8:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 80044ca:	697b      	ldr	r3, [r7, #20]
 80044cc:	f023 030a 	bic.w	r3, r3, #10
 80044d0:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 80044d2:	697a      	ldr	r2, [r7, #20]
 80044d4:	68bb      	ldr	r3, [r7, #8]
 80044d6:	4313      	orrs	r3, r2
 80044d8:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 80044da:	68fb      	ldr	r3, [r7, #12]
 80044dc:	693a      	ldr	r2, [r7, #16]
 80044de:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80044e0:	68fb      	ldr	r3, [r7, #12]
 80044e2:	697a      	ldr	r2, [r7, #20]
 80044e4:	621a      	str	r2, [r3, #32]
}
 80044e6:	bf00      	nop
 80044e8:	371c      	adds	r7, #28
 80044ea:	46bd      	mov	sp, r7
 80044ec:	bc80      	pop	{r7}
 80044ee:	4770      	bx	lr

080044f0 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80044f0:	b480      	push	{r7}
 80044f2:	b087      	sub	sp, #28
 80044f4:	af00      	add	r7, sp, #0
 80044f6:	60f8      	str	r0, [r7, #12]
 80044f8:	60b9      	str	r1, [r7, #8]
 80044fa:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80044fc:	68fb      	ldr	r3, [r7, #12]
 80044fe:	6a1b      	ldr	r3, [r3, #32]
 8004500:	f023 0210 	bic.w	r2, r3, #16
 8004504:	68fb      	ldr	r3, [r7, #12]
 8004506:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8004508:	68fb      	ldr	r3, [r7, #12]
 800450a:	699b      	ldr	r3, [r3, #24]
 800450c:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 800450e:	68fb      	ldr	r3, [r7, #12]
 8004510:	6a1b      	ldr	r3, [r3, #32]
 8004512:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8004514:	697b      	ldr	r3, [r7, #20]
 8004516:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 800451a:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 800451c:	687b      	ldr	r3, [r7, #4]
 800451e:	031b      	lsls	r3, r3, #12
 8004520:	697a      	ldr	r2, [r7, #20]
 8004522:	4313      	orrs	r3, r2
 8004524:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8004526:	693b      	ldr	r3, [r7, #16]
 8004528:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 800452c:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 800452e:	68bb      	ldr	r3, [r7, #8]
 8004530:	011b      	lsls	r3, r3, #4
 8004532:	693a      	ldr	r2, [r7, #16]
 8004534:	4313      	orrs	r3, r2
 8004536:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8004538:	68fb      	ldr	r3, [r7, #12]
 800453a:	697a      	ldr	r2, [r7, #20]
 800453c:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800453e:	68fb      	ldr	r3, [r7, #12]
 8004540:	693a      	ldr	r2, [r7, #16]
 8004542:	621a      	str	r2, [r3, #32]
}
 8004544:	bf00      	nop
 8004546:	371c      	adds	r7, #28
 8004548:	46bd      	mov	sp, r7
 800454a:	bc80      	pop	{r7}
 800454c:	4770      	bx	lr

0800454e <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 800454e:	b480      	push	{r7}
 8004550:	b085      	sub	sp, #20
 8004552:	af00      	add	r7, sp, #0
 8004554:	6078      	str	r0, [r7, #4]
 8004556:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8004558:	687b      	ldr	r3, [r7, #4]
 800455a:	689b      	ldr	r3, [r3, #8]
 800455c:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 800455e:	68fb      	ldr	r3, [r7, #12]
 8004560:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004564:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8004566:	683a      	ldr	r2, [r7, #0]
 8004568:	68fb      	ldr	r3, [r7, #12]
 800456a:	4313      	orrs	r3, r2
 800456c:	f043 0307 	orr.w	r3, r3, #7
 8004570:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8004572:	687b      	ldr	r3, [r7, #4]
 8004574:	68fa      	ldr	r2, [r7, #12]
 8004576:	609a      	str	r2, [r3, #8]
}
 8004578:	bf00      	nop
 800457a:	3714      	adds	r7, #20
 800457c:	46bd      	mov	sp, r7
 800457e:	bc80      	pop	{r7}
 8004580:	4770      	bx	lr

08004582 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8004582:	b480      	push	{r7}
 8004584:	b087      	sub	sp, #28
 8004586:	af00      	add	r7, sp, #0
 8004588:	60f8      	str	r0, [r7, #12]
 800458a:	60b9      	str	r1, [r7, #8]
 800458c:	607a      	str	r2, [r7, #4]
 800458e:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8004590:	68fb      	ldr	r3, [r7, #12]
 8004592:	689b      	ldr	r3, [r3, #8]
 8004594:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8004596:	697b      	ldr	r3, [r7, #20]
 8004598:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 800459c:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 800459e:	683b      	ldr	r3, [r7, #0]
 80045a0:	021a      	lsls	r2, r3, #8
 80045a2:	687b      	ldr	r3, [r7, #4]
 80045a4:	431a      	orrs	r2, r3
 80045a6:	68bb      	ldr	r3, [r7, #8]
 80045a8:	4313      	orrs	r3, r2
 80045aa:	697a      	ldr	r2, [r7, #20]
 80045ac:	4313      	orrs	r3, r2
 80045ae:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80045b0:	68fb      	ldr	r3, [r7, #12]
 80045b2:	697a      	ldr	r2, [r7, #20]
 80045b4:	609a      	str	r2, [r3, #8]
}
 80045b6:	bf00      	nop
 80045b8:	371c      	adds	r7, #28
 80045ba:	46bd      	mov	sp, r7
 80045bc:	bc80      	pop	{r7}
 80045be:	4770      	bx	lr

080045c0 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 80045c0:	b480      	push	{r7}
 80045c2:	b085      	sub	sp, #20
 80045c4:	af00      	add	r7, sp, #0
 80045c6:	6078      	str	r0, [r7, #4]
 80045c8:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 80045ca:	687b      	ldr	r3, [r7, #4]
 80045cc:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80045d0:	2b01      	cmp	r3, #1
 80045d2:	d101      	bne.n	80045d8 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 80045d4:	2302      	movs	r3, #2
 80045d6:	e046      	b.n	8004666 <HAL_TIMEx_MasterConfigSynchronization+0xa6>
 80045d8:	687b      	ldr	r3, [r7, #4]
 80045da:	2201      	movs	r2, #1
 80045dc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 80045e0:	687b      	ldr	r3, [r7, #4]
 80045e2:	2202      	movs	r2, #2
 80045e4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 80045e8:	687b      	ldr	r3, [r7, #4]
 80045ea:	681b      	ldr	r3, [r3, #0]
 80045ec:	685b      	ldr	r3, [r3, #4]
 80045ee:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 80045f0:	687b      	ldr	r3, [r7, #4]
 80045f2:	681b      	ldr	r3, [r3, #0]
 80045f4:	689b      	ldr	r3, [r3, #8]
 80045f6:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 80045f8:	68fb      	ldr	r3, [r7, #12]
 80045fa:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80045fe:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8004600:	683b      	ldr	r3, [r7, #0]
 8004602:	681b      	ldr	r3, [r3, #0]
 8004604:	68fa      	ldr	r2, [r7, #12]
 8004606:	4313      	orrs	r3, r2
 8004608:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800460a:	687b      	ldr	r3, [r7, #4]
 800460c:	681b      	ldr	r3, [r3, #0]
 800460e:	68fa      	ldr	r2, [r7, #12]
 8004610:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004612:	687b      	ldr	r3, [r7, #4]
 8004614:	681b      	ldr	r3, [r3, #0]
 8004616:	4a16      	ldr	r2, [pc, #88]	; (8004670 <HAL_TIMEx_MasterConfigSynchronization+0xb0>)
 8004618:	4293      	cmp	r3, r2
 800461a:	d00e      	beq.n	800463a <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 800461c:	687b      	ldr	r3, [r7, #4]
 800461e:	681b      	ldr	r3, [r3, #0]
 8004620:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004624:	d009      	beq.n	800463a <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 8004626:	687b      	ldr	r3, [r7, #4]
 8004628:	681b      	ldr	r3, [r3, #0]
 800462a:	4a12      	ldr	r2, [pc, #72]	; (8004674 <HAL_TIMEx_MasterConfigSynchronization+0xb4>)
 800462c:	4293      	cmp	r3, r2
 800462e:	d004      	beq.n	800463a <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 8004630:	687b      	ldr	r3, [r7, #4]
 8004632:	681b      	ldr	r3, [r3, #0]
 8004634:	4a10      	ldr	r2, [pc, #64]	; (8004678 <HAL_TIMEx_MasterConfigSynchronization+0xb8>)
 8004636:	4293      	cmp	r3, r2
 8004638:	d10c      	bne.n	8004654 <HAL_TIMEx_MasterConfigSynchronization+0x94>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 800463a:	68bb      	ldr	r3, [r7, #8]
 800463c:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8004640:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8004642:	683b      	ldr	r3, [r7, #0]
 8004644:	685b      	ldr	r3, [r3, #4]
 8004646:	68ba      	ldr	r2, [r7, #8]
 8004648:	4313      	orrs	r3, r2
 800464a:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 800464c:	687b      	ldr	r3, [r7, #4]
 800464e:	681b      	ldr	r3, [r3, #0]
 8004650:	68ba      	ldr	r2, [r7, #8]
 8004652:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8004654:	687b      	ldr	r3, [r7, #4]
 8004656:	2201      	movs	r2, #1
 8004658:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 800465c:	687b      	ldr	r3, [r7, #4]
 800465e:	2200      	movs	r2, #0
 8004660:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8004664:	2300      	movs	r3, #0
}
 8004666:	4618      	mov	r0, r3
 8004668:	3714      	adds	r7, #20
 800466a:	46bd      	mov	sp, r7
 800466c:	bc80      	pop	{r7}
 800466e:	4770      	bx	lr
 8004670:	40012c00 	.word	0x40012c00
 8004674:	40000400 	.word	0x40000400
 8004678:	40000800 	.word	0x40000800

0800467c <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 800467c:	b480      	push	{r7}
 800467e:	b083      	sub	sp, #12
 8004680:	af00      	add	r7, sp, #0
 8004682:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8004684:	bf00      	nop
 8004686:	370c      	adds	r7, #12
 8004688:	46bd      	mov	sp, r7
 800468a:	bc80      	pop	{r7}
 800468c:	4770      	bx	lr

0800468e <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 800468e:	b480      	push	{r7}
 8004690:	b083      	sub	sp, #12
 8004692:	af00      	add	r7, sp, #0
 8004694:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8004696:	bf00      	nop
 8004698:	370c      	adds	r7, #12
 800469a:	46bd      	mov	sp, r7
 800469c:	bc80      	pop	{r7}
 800469e:	4770      	bx	lr

080046a0 <__errno>:
 80046a0:	4b01      	ldr	r3, [pc, #4]	; (80046a8 <__errno+0x8>)
 80046a2:	6818      	ldr	r0, [r3, #0]
 80046a4:	4770      	bx	lr
 80046a6:	bf00      	nop
 80046a8:	20000014 	.word	0x20000014

080046ac <__libc_init_array>:
 80046ac:	b570      	push	{r4, r5, r6, lr}
 80046ae:	2600      	movs	r6, #0
 80046b0:	4d0c      	ldr	r5, [pc, #48]	; (80046e4 <__libc_init_array+0x38>)
 80046b2:	4c0d      	ldr	r4, [pc, #52]	; (80046e8 <__libc_init_array+0x3c>)
 80046b4:	1b64      	subs	r4, r4, r5
 80046b6:	10a4      	asrs	r4, r4, #2
 80046b8:	42a6      	cmp	r6, r4
 80046ba:	d109      	bne.n	80046d0 <__libc_init_array+0x24>
 80046bc:	f001 f91c 	bl	80058f8 <_init>
 80046c0:	2600      	movs	r6, #0
 80046c2:	4d0a      	ldr	r5, [pc, #40]	; (80046ec <__libc_init_array+0x40>)
 80046c4:	4c0a      	ldr	r4, [pc, #40]	; (80046f0 <__libc_init_array+0x44>)
 80046c6:	1b64      	subs	r4, r4, r5
 80046c8:	10a4      	asrs	r4, r4, #2
 80046ca:	42a6      	cmp	r6, r4
 80046cc:	d105      	bne.n	80046da <__libc_init_array+0x2e>
 80046ce:	bd70      	pop	{r4, r5, r6, pc}
 80046d0:	f855 3b04 	ldr.w	r3, [r5], #4
 80046d4:	4798      	blx	r3
 80046d6:	3601      	adds	r6, #1
 80046d8:	e7ee      	b.n	80046b8 <__libc_init_array+0xc>
 80046da:	f855 3b04 	ldr.w	r3, [r5], #4
 80046de:	4798      	blx	r3
 80046e0:	3601      	adds	r6, #1
 80046e2:	e7f2      	b.n	80046ca <__libc_init_array+0x1e>
 80046e4:	08006634 	.word	0x08006634
 80046e8:	08006634 	.word	0x08006634
 80046ec:	08006634 	.word	0x08006634
 80046f0:	08006638 	.word	0x08006638

080046f4 <malloc>:
 80046f4:	4b02      	ldr	r3, [pc, #8]	; (8004700 <malloc+0xc>)
 80046f6:	4601      	mov	r1, r0
 80046f8:	6818      	ldr	r0, [r3, #0]
 80046fa:	f000 b881 	b.w	8004800 <_malloc_r>
 80046fe:	bf00      	nop
 8004700:	20000014 	.word	0x20000014

08004704 <memcpy>:
 8004704:	440a      	add	r2, r1
 8004706:	4291      	cmp	r1, r2
 8004708:	f100 33ff 	add.w	r3, r0, #4294967295
 800470c:	d100      	bne.n	8004710 <memcpy+0xc>
 800470e:	4770      	bx	lr
 8004710:	b510      	push	{r4, lr}
 8004712:	f811 4b01 	ldrb.w	r4, [r1], #1
 8004716:	4291      	cmp	r1, r2
 8004718:	f803 4f01 	strb.w	r4, [r3, #1]!
 800471c:	d1f9      	bne.n	8004712 <memcpy+0xe>
 800471e:	bd10      	pop	{r4, pc}

08004720 <memset>:
 8004720:	4603      	mov	r3, r0
 8004722:	4402      	add	r2, r0
 8004724:	4293      	cmp	r3, r2
 8004726:	d100      	bne.n	800472a <memset+0xa>
 8004728:	4770      	bx	lr
 800472a:	f803 1b01 	strb.w	r1, [r3], #1
 800472e:	e7f9      	b.n	8004724 <memset+0x4>

08004730 <_free_r>:
 8004730:	b538      	push	{r3, r4, r5, lr}
 8004732:	4605      	mov	r5, r0
 8004734:	2900      	cmp	r1, #0
 8004736:	d040      	beq.n	80047ba <_free_r+0x8a>
 8004738:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800473c:	1f0c      	subs	r4, r1, #4
 800473e:	2b00      	cmp	r3, #0
 8004740:	bfb8      	it	lt
 8004742:	18e4      	addlt	r4, r4, r3
 8004744:	f000 f97c 	bl	8004a40 <__malloc_lock>
 8004748:	4a1c      	ldr	r2, [pc, #112]	; (80047bc <_free_r+0x8c>)
 800474a:	6813      	ldr	r3, [r2, #0]
 800474c:	b933      	cbnz	r3, 800475c <_free_r+0x2c>
 800474e:	6063      	str	r3, [r4, #4]
 8004750:	6014      	str	r4, [r2, #0]
 8004752:	4628      	mov	r0, r5
 8004754:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8004758:	f000 b978 	b.w	8004a4c <__malloc_unlock>
 800475c:	42a3      	cmp	r3, r4
 800475e:	d908      	bls.n	8004772 <_free_r+0x42>
 8004760:	6820      	ldr	r0, [r4, #0]
 8004762:	1821      	adds	r1, r4, r0
 8004764:	428b      	cmp	r3, r1
 8004766:	bf01      	itttt	eq
 8004768:	6819      	ldreq	r1, [r3, #0]
 800476a:	685b      	ldreq	r3, [r3, #4]
 800476c:	1809      	addeq	r1, r1, r0
 800476e:	6021      	streq	r1, [r4, #0]
 8004770:	e7ed      	b.n	800474e <_free_r+0x1e>
 8004772:	461a      	mov	r2, r3
 8004774:	685b      	ldr	r3, [r3, #4]
 8004776:	b10b      	cbz	r3, 800477c <_free_r+0x4c>
 8004778:	42a3      	cmp	r3, r4
 800477a:	d9fa      	bls.n	8004772 <_free_r+0x42>
 800477c:	6811      	ldr	r1, [r2, #0]
 800477e:	1850      	adds	r0, r2, r1
 8004780:	42a0      	cmp	r0, r4
 8004782:	d10b      	bne.n	800479c <_free_r+0x6c>
 8004784:	6820      	ldr	r0, [r4, #0]
 8004786:	4401      	add	r1, r0
 8004788:	1850      	adds	r0, r2, r1
 800478a:	4283      	cmp	r3, r0
 800478c:	6011      	str	r1, [r2, #0]
 800478e:	d1e0      	bne.n	8004752 <_free_r+0x22>
 8004790:	6818      	ldr	r0, [r3, #0]
 8004792:	685b      	ldr	r3, [r3, #4]
 8004794:	4401      	add	r1, r0
 8004796:	6011      	str	r1, [r2, #0]
 8004798:	6053      	str	r3, [r2, #4]
 800479a:	e7da      	b.n	8004752 <_free_r+0x22>
 800479c:	d902      	bls.n	80047a4 <_free_r+0x74>
 800479e:	230c      	movs	r3, #12
 80047a0:	602b      	str	r3, [r5, #0]
 80047a2:	e7d6      	b.n	8004752 <_free_r+0x22>
 80047a4:	6820      	ldr	r0, [r4, #0]
 80047a6:	1821      	adds	r1, r4, r0
 80047a8:	428b      	cmp	r3, r1
 80047aa:	bf01      	itttt	eq
 80047ac:	6819      	ldreq	r1, [r3, #0]
 80047ae:	685b      	ldreq	r3, [r3, #4]
 80047b0:	1809      	addeq	r1, r1, r0
 80047b2:	6021      	streq	r1, [r4, #0]
 80047b4:	6063      	str	r3, [r4, #4]
 80047b6:	6054      	str	r4, [r2, #4]
 80047b8:	e7cb      	b.n	8004752 <_free_r+0x22>
 80047ba:	bd38      	pop	{r3, r4, r5, pc}
 80047bc:	2000018c 	.word	0x2000018c

080047c0 <sbrk_aligned>:
 80047c0:	b570      	push	{r4, r5, r6, lr}
 80047c2:	4e0e      	ldr	r6, [pc, #56]	; (80047fc <sbrk_aligned+0x3c>)
 80047c4:	460c      	mov	r4, r1
 80047c6:	6831      	ldr	r1, [r6, #0]
 80047c8:	4605      	mov	r5, r0
 80047ca:	b911      	cbnz	r1, 80047d2 <sbrk_aligned+0x12>
 80047cc:	f000 f8f8 	bl	80049c0 <_sbrk_r>
 80047d0:	6030      	str	r0, [r6, #0]
 80047d2:	4621      	mov	r1, r4
 80047d4:	4628      	mov	r0, r5
 80047d6:	f000 f8f3 	bl	80049c0 <_sbrk_r>
 80047da:	1c43      	adds	r3, r0, #1
 80047dc:	d00a      	beq.n	80047f4 <sbrk_aligned+0x34>
 80047de:	1cc4      	adds	r4, r0, #3
 80047e0:	f024 0403 	bic.w	r4, r4, #3
 80047e4:	42a0      	cmp	r0, r4
 80047e6:	d007      	beq.n	80047f8 <sbrk_aligned+0x38>
 80047e8:	1a21      	subs	r1, r4, r0
 80047ea:	4628      	mov	r0, r5
 80047ec:	f000 f8e8 	bl	80049c0 <_sbrk_r>
 80047f0:	3001      	adds	r0, #1
 80047f2:	d101      	bne.n	80047f8 <sbrk_aligned+0x38>
 80047f4:	f04f 34ff 	mov.w	r4, #4294967295
 80047f8:	4620      	mov	r0, r4
 80047fa:	bd70      	pop	{r4, r5, r6, pc}
 80047fc:	20000190 	.word	0x20000190

08004800 <_malloc_r>:
 8004800:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8004804:	1ccd      	adds	r5, r1, #3
 8004806:	f025 0503 	bic.w	r5, r5, #3
 800480a:	3508      	adds	r5, #8
 800480c:	2d0c      	cmp	r5, #12
 800480e:	bf38      	it	cc
 8004810:	250c      	movcc	r5, #12
 8004812:	2d00      	cmp	r5, #0
 8004814:	4607      	mov	r7, r0
 8004816:	db01      	blt.n	800481c <_malloc_r+0x1c>
 8004818:	42a9      	cmp	r1, r5
 800481a:	d905      	bls.n	8004828 <_malloc_r+0x28>
 800481c:	230c      	movs	r3, #12
 800481e:	2600      	movs	r6, #0
 8004820:	603b      	str	r3, [r7, #0]
 8004822:	4630      	mov	r0, r6
 8004824:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8004828:	4e2e      	ldr	r6, [pc, #184]	; (80048e4 <_malloc_r+0xe4>)
 800482a:	f000 f909 	bl	8004a40 <__malloc_lock>
 800482e:	6833      	ldr	r3, [r6, #0]
 8004830:	461c      	mov	r4, r3
 8004832:	bb34      	cbnz	r4, 8004882 <_malloc_r+0x82>
 8004834:	4629      	mov	r1, r5
 8004836:	4638      	mov	r0, r7
 8004838:	f7ff ffc2 	bl	80047c0 <sbrk_aligned>
 800483c:	1c43      	adds	r3, r0, #1
 800483e:	4604      	mov	r4, r0
 8004840:	d14d      	bne.n	80048de <_malloc_r+0xde>
 8004842:	6834      	ldr	r4, [r6, #0]
 8004844:	4626      	mov	r6, r4
 8004846:	2e00      	cmp	r6, #0
 8004848:	d140      	bne.n	80048cc <_malloc_r+0xcc>
 800484a:	6823      	ldr	r3, [r4, #0]
 800484c:	4631      	mov	r1, r6
 800484e:	4638      	mov	r0, r7
 8004850:	eb04 0803 	add.w	r8, r4, r3
 8004854:	f000 f8b4 	bl	80049c0 <_sbrk_r>
 8004858:	4580      	cmp	r8, r0
 800485a:	d13a      	bne.n	80048d2 <_malloc_r+0xd2>
 800485c:	6821      	ldr	r1, [r4, #0]
 800485e:	3503      	adds	r5, #3
 8004860:	1a6d      	subs	r5, r5, r1
 8004862:	f025 0503 	bic.w	r5, r5, #3
 8004866:	3508      	adds	r5, #8
 8004868:	2d0c      	cmp	r5, #12
 800486a:	bf38      	it	cc
 800486c:	250c      	movcc	r5, #12
 800486e:	4638      	mov	r0, r7
 8004870:	4629      	mov	r1, r5
 8004872:	f7ff ffa5 	bl	80047c0 <sbrk_aligned>
 8004876:	3001      	adds	r0, #1
 8004878:	d02b      	beq.n	80048d2 <_malloc_r+0xd2>
 800487a:	6823      	ldr	r3, [r4, #0]
 800487c:	442b      	add	r3, r5
 800487e:	6023      	str	r3, [r4, #0]
 8004880:	e00e      	b.n	80048a0 <_malloc_r+0xa0>
 8004882:	6822      	ldr	r2, [r4, #0]
 8004884:	1b52      	subs	r2, r2, r5
 8004886:	d41e      	bmi.n	80048c6 <_malloc_r+0xc6>
 8004888:	2a0b      	cmp	r2, #11
 800488a:	d916      	bls.n	80048ba <_malloc_r+0xba>
 800488c:	1961      	adds	r1, r4, r5
 800488e:	42a3      	cmp	r3, r4
 8004890:	6025      	str	r5, [r4, #0]
 8004892:	bf18      	it	ne
 8004894:	6059      	strne	r1, [r3, #4]
 8004896:	6863      	ldr	r3, [r4, #4]
 8004898:	bf08      	it	eq
 800489a:	6031      	streq	r1, [r6, #0]
 800489c:	5162      	str	r2, [r4, r5]
 800489e:	604b      	str	r3, [r1, #4]
 80048a0:	4638      	mov	r0, r7
 80048a2:	f104 060b 	add.w	r6, r4, #11
 80048a6:	f000 f8d1 	bl	8004a4c <__malloc_unlock>
 80048aa:	f026 0607 	bic.w	r6, r6, #7
 80048ae:	1d23      	adds	r3, r4, #4
 80048b0:	1af2      	subs	r2, r6, r3
 80048b2:	d0b6      	beq.n	8004822 <_malloc_r+0x22>
 80048b4:	1b9b      	subs	r3, r3, r6
 80048b6:	50a3      	str	r3, [r4, r2]
 80048b8:	e7b3      	b.n	8004822 <_malloc_r+0x22>
 80048ba:	6862      	ldr	r2, [r4, #4]
 80048bc:	42a3      	cmp	r3, r4
 80048be:	bf0c      	ite	eq
 80048c0:	6032      	streq	r2, [r6, #0]
 80048c2:	605a      	strne	r2, [r3, #4]
 80048c4:	e7ec      	b.n	80048a0 <_malloc_r+0xa0>
 80048c6:	4623      	mov	r3, r4
 80048c8:	6864      	ldr	r4, [r4, #4]
 80048ca:	e7b2      	b.n	8004832 <_malloc_r+0x32>
 80048cc:	4634      	mov	r4, r6
 80048ce:	6876      	ldr	r6, [r6, #4]
 80048d0:	e7b9      	b.n	8004846 <_malloc_r+0x46>
 80048d2:	230c      	movs	r3, #12
 80048d4:	4638      	mov	r0, r7
 80048d6:	603b      	str	r3, [r7, #0]
 80048d8:	f000 f8b8 	bl	8004a4c <__malloc_unlock>
 80048dc:	e7a1      	b.n	8004822 <_malloc_r+0x22>
 80048de:	6025      	str	r5, [r4, #0]
 80048e0:	e7de      	b.n	80048a0 <_malloc_r+0xa0>
 80048e2:	bf00      	nop
 80048e4:	2000018c 	.word	0x2000018c

080048e8 <srand>:
 80048e8:	b538      	push	{r3, r4, r5, lr}
 80048ea:	4b10      	ldr	r3, [pc, #64]	; (800492c <srand+0x44>)
 80048ec:	4604      	mov	r4, r0
 80048ee:	681d      	ldr	r5, [r3, #0]
 80048f0:	6bab      	ldr	r3, [r5, #56]	; 0x38
 80048f2:	b9b3      	cbnz	r3, 8004922 <srand+0x3a>
 80048f4:	2018      	movs	r0, #24
 80048f6:	f7ff fefd 	bl	80046f4 <malloc>
 80048fa:	4602      	mov	r2, r0
 80048fc:	63a8      	str	r0, [r5, #56]	; 0x38
 80048fe:	b920      	cbnz	r0, 800490a <srand+0x22>
 8004900:	2142      	movs	r1, #66	; 0x42
 8004902:	4b0b      	ldr	r3, [pc, #44]	; (8004930 <srand+0x48>)
 8004904:	480b      	ldr	r0, [pc, #44]	; (8004934 <srand+0x4c>)
 8004906:	f000 f86b 	bl	80049e0 <__assert_func>
 800490a:	490b      	ldr	r1, [pc, #44]	; (8004938 <srand+0x50>)
 800490c:	4b0b      	ldr	r3, [pc, #44]	; (800493c <srand+0x54>)
 800490e:	e9c0 1300 	strd	r1, r3, [r0]
 8004912:	4b0b      	ldr	r3, [pc, #44]	; (8004940 <srand+0x58>)
 8004914:	2100      	movs	r1, #0
 8004916:	6083      	str	r3, [r0, #8]
 8004918:	230b      	movs	r3, #11
 800491a:	8183      	strh	r3, [r0, #12]
 800491c:	2001      	movs	r0, #1
 800491e:	e9c2 0104 	strd	r0, r1, [r2, #16]
 8004922:	2200      	movs	r2, #0
 8004924:	6bab      	ldr	r3, [r5, #56]	; 0x38
 8004926:	611c      	str	r4, [r3, #16]
 8004928:	615a      	str	r2, [r3, #20]
 800492a:	bd38      	pop	{r3, r4, r5, pc}
 800492c:	20000014 	.word	0x20000014
 8004930:	080064f0 	.word	0x080064f0
 8004934:	08006507 	.word	0x08006507
 8004938:	abcd330e 	.word	0xabcd330e
 800493c:	e66d1234 	.word	0xe66d1234
 8004940:	0005deec 	.word	0x0005deec

08004944 <rand>:
 8004944:	4b16      	ldr	r3, [pc, #88]	; (80049a0 <rand+0x5c>)
 8004946:	b510      	push	{r4, lr}
 8004948:	681c      	ldr	r4, [r3, #0]
 800494a:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 800494c:	b9b3      	cbnz	r3, 800497c <rand+0x38>
 800494e:	2018      	movs	r0, #24
 8004950:	f7ff fed0 	bl	80046f4 <malloc>
 8004954:	4602      	mov	r2, r0
 8004956:	63a0      	str	r0, [r4, #56]	; 0x38
 8004958:	b920      	cbnz	r0, 8004964 <rand+0x20>
 800495a:	214e      	movs	r1, #78	; 0x4e
 800495c:	4b11      	ldr	r3, [pc, #68]	; (80049a4 <rand+0x60>)
 800495e:	4812      	ldr	r0, [pc, #72]	; (80049a8 <rand+0x64>)
 8004960:	f000 f83e 	bl	80049e0 <__assert_func>
 8004964:	4911      	ldr	r1, [pc, #68]	; (80049ac <rand+0x68>)
 8004966:	4b12      	ldr	r3, [pc, #72]	; (80049b0 <rand+0x6c>)
 8004968:	e9c0 1300 	strd	r1, r3, [r0]
 800496c:	4b11      	ldr	r3, [pc, #68]	; (80049b4 <rand+0x70>)
 800496e:	2100      	movs	r1, #0
 8004970:	6083      	str	r3, [r0, #8]
 8004972:	230b      	movs	r3, #11
 8004974:	8183      	strh	r3, [r0, #12]
 8004976:	2001      	movs	r0, #1
 8004978:	e9c2 0104 	strd	r0, r1, [r2, #16]
 800497c:	6ba4      	ldr	r4, [r4, #56]	; 0x38
 800497e:	4a0e      	ldr	r2, [pc, #56]	; (80049b8 <rand+0x74>)
 8004980:	6920      	ldr	r0, [r4, #16]
 8004982:	6963      	ldr	r3, [r4, #20]
 8004984:	4342      	muls	r2, r0
 8004986:	490d      	ldr	r1, [pc, #52]	; (80049bc <rand+0x78>)
 8004988:	fb01 2203 	mla	r2, r1, r3, r2
 800498c:	fba0 0101 	umull	r0, r1, r0, r1
 8004990:	1c43      	adds	r3, r0, #1
 8004992:	eb42 0001 	adc.w	r0, r2, r1
 8004996:	e9c4 3004 	strd	r3, r0, [r4, #16]
 800499a:	f020 4000 	bic.w	r0, r0, #2147483648	; 0x80000000
 800499e:	bd10      	pop	{r4, pc}
 80049a0:	20000014 	.word	0x20000014
 80049a4:	080064f0 	.word	0x080064f0
 80049a8:	08006507 	.word	0x08006507
 80049ac:	abcd330e 	.word	0xabcd330e
 80049b0:	e66d1234 	.word	0xe66d1234
 80049b4:	0005deec 	.word	0x0005deec
 80049b8:	5851f42d 	.word	0x5851f42d
 80049bc:	4c957f2d 	.word	0x4c957f2d

080049c0 <_sbrk_r>:
 80049c0:	b538      	push	{r3, r4, r5, lr}
 80049c2:	2300      	movs	r3, #0
 80049c4:	4d05      	ldr	r5, [pc, #20]	; (80049dc <_sbrk_r+0x1c>)
 80049c6:	4604      	mov	r4, r0
 80049c8:	4608      	mov	r0, r1
 80049ca:	602b      	str	r3, [r5, #0]
 80049cc:	f7fe f876 	bl	8002abc <_sbrk>
 80049d0:	1c43      	adds	r3, r0, #1
 80049d2:	d102      	bne.n	80049da <_sbrk_r+0x1a>
 80049d4:	682b      	ldr	r3, [r5, #0]
 80049d6:	b103      	cbz	r3, 80049da <_sbrk_r+0x1a>
 80049d8:	6023      	str	r3, [r4, #0]
 80049da:	bd38      	pop	{r3, r4, r5, pc}
 80049dc:	20000194 	.word	0x20000194

080049e0 <__assert_func>:
 80049e0:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 80049e2:	4614      	mov	r4, r2
 80049e4:	461a      	mov	r2, r3
 80049e6:	4b09      	ldr	r3, [pc, #36]	; (8004a0c <__assert_func+0x2c>)
 80049e8:	4605      	mov	r5, r0
 80049ea:	681b      	ldr	r3, [r3, #0]
 80049ec:	68d8      	ldr	r0, [r3, #12]
 80049ee:	b14c      	cbz	r4, 8004a04 <__assert_func+0x24>
 80049f0:	4b07      	ldr	r3, [pc, #28]	; (8004a10 <__assert_func+0x30>)
 80049f2:	e9cd 3401 	strd	r3, r4, [sp, #4]
 80049f6:	9100      	str	r1, [sp, #0]
 80049f8:	462b      	mov	r3, r5
 80049fa:	4906      	ldr	r1, [pc, #24]	; (8004a14 <__assert_func+0x34>)
 80049fc:	f000 f80e 	bl	8004a1c <fiprintf>
 8004a00:	f000 fbd8 	bl	80051b4 <abort>
 8004a04:	4b04      	ldr	r3, [pc, #16]	; (8004a18 <__assert_func+0x38>)
 8004a06:	461c      	mov	r4, r3
 8004a08:	e7f3      	b.n	80049f2 <__assert_func+0x12>
 8004a0a:	bf00      	nop
 8004a0c:	20000014 	.word	0x20000014
 8004a10:	08006562 	.word	0x08006562
 8004a14:	0800656f 	.word	0x0800656f
 8004a18:	0800659d 	.word	0x0800659d

08004a1c <fiprintf>:
 8004a1c:	b40e      	push	{r1, r2, r3}
 8004a1e:	b503      	push	{r0, r1, lr}
 8004a20:	4601      	mov	r1, r0
 8004a22:	ab03      	add	r3, sp, #12
 8004a24:	4805      	ldr	r0, [pc, #20]	; (8004a3c <fiprintf+0x20>)
 8004a26:	f853 2b04 	ldr.w	r2, [r3], #4
 8004a2a:	6800      	ldr	r0, [r0, #0]
 8004a2c:	9301      	str	r3, [sp, #4]
 8004a2e:	f000 f83b 	bl	8004aa8 <_vfiprintf_r>
 8004a32:	b002      	add	sp, #8
 8004a34:	f85d eb04 	ldr.w	lr, [sp], #4
 8004a38:	b003      	add	sp, #12
 8004a3a:	4770      	bx	lr
 8004a3c:	20000014 	.word	0x20000014

08004a40 <__malloc_lock>:
 8004a40:	4801      	ldr	r0, [pc, #4]	; (8004a48 <__malloc_lock+0x8>)
 8004a42:	f000 bd73 	b.w	800552c <__retarget_lock_acquire_recursive>
 8004a46:	bf00      	nop
 8004a48:	20000198 	.word	0x20000198

08004a4c <__malloc_unlock>:
 8004a4c:	4801      	ldr	r0, [pc, #4]	; (8004a54 <__malloc_unlock+0x8>)
 8004a4e:	f000 bd6e 	b.w	800552e <__retarget_lock_release_recursive>
 8004a52:	bf00      	nop
 8004a54:	20000198 	.word	0x20000198

08004a58 <__sfputc_r>:
 8004a58:	6893      	ldr	r3, [r2, #8]
 8004a5a:	b410      	push	{r4}
 8004a5c:	3b01      	subs	r3, #1
 8004a5e:	2b00      	cmp	r3, #0
 8004a60:	6093      	str	r3, [r2, #8]
 8004a62:	da07      	bge.n	8004a74 <__sfputc_r+0x1c>
 8004a64:	6994      	ldr	r4, [r2, #24]
 8004a66:	42a3      	cmp	r3, r4
 8004a68:	db01      	blt.n	8004a6e <__sfputc_r+0x16>
 8004a6a:	290a      	cmp	r1, #10
 8004a6c:	d102      	bne.n	8004a74 <__sfputc_r+0x1c>
 8004a6e:	bc10      	pop	{r4}
 8004a70:	f000 bae0 	b.w	8005034 <__swbuf_r>
 8004a74:	6813      	ldr	r3, [r2, #0]
 8004a76:	1c58      	adds	r0, r3, #1
 8004a78:	6010      	str	r0, [r2, #0]
 8004a7a:	7019      	strb	r1, [r3, #0]
 8004a7c:	4608      	mov	r0, r1
 8004a7e:	bc10      	pop	{r4}
 8004a80:	4770      	bx	lr

08004a82 <__sfputs_r>:
 8004a82:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004a84:	4606      	mov	r6, r0
 8004a86:	460f      	mov	r7, r1
 8004a88:	4614      	mov	r4, r2
 8004a8a:	18d5      	adds	r5, r2, r3
 8004a8c:	42ac      	cmp	r4, r5
 8004a8e:	d101      	bne.n	8004a94 <__sfputs_r+0x12>
 8004a90:	2000      	movs	r0, #0
 8004a92:	e007      	b.n	8004aa4 <__sfputs_r+0x22>
 8004a94:	463a      	mov	r2, r7
 8004a96:	4630      	mov	r0, r6
 8004a98:	f814 1b01 	ldrb.w	r1, [r4], #1
 8004a9c:	f7ff ffdc 	bl	8004a58 <__sfputc_r>
 8004aa0:	1c43      	adds	r3, r0, #1
 8004aa2:	d1f3      	bne.n	8004a8c <__sfputs_r+0xa>
 8004aa4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08004aa8 <_vfiprintf_r>:
 8004aa8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004aac:	460d      	mov	r5, r1
 8004aae:	4614      	mov	r4, r2
 8004ab0:	4698      	mov	r8, r3
 8004ab2:	4606      	mov	r6, r0
 8004ab4:	b09d      	sub	sp, #116	; 0x74
 8004ab6:	b118      	cbz	r0, 8004ac0 <_vfiprintf_r+0x18>
 8004ab8:	6983      	ldr	r3, [r0, #24]
 8004aba:	b90b      	cbnz	r3, 8004ac0 <_vfiprintf_r+0x18>
 8004abc:	f000 fc98 	bl	80053f0 <__sinit>
 8004ac0:	4b89      	ldr	r3, [pc, #548]	; (8004ce8 <_vfiprintf_r+0x240>)
 8004ac2:	429d      	cmp	r5, r3
 8004ac4:	d11b      	bne.n	8004afe <_vfiprintf_r+0x56>
 8004ac6:	6875      	ldr	r5, [r6, #4]
 8004ac8:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8004aca:	07d9      	lsls	r1, r3, #31
 8004acc:	d405      	bmi.n	8004ada <_vfiprintf_r+0x32>
 8004ace:	89ab      	ldrh	r3, [r5, #12]
 8004ad0:	059a      	lsls	r2, r3, #22
 8004ad2:	d402      	bmi.n	8004ada <_vfiprintf_r+0x32>
 8004ad4:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8004ad6:	f000 fd29 	bl	800552c <__retarget_lock_acquire_recursive>
 8004ada:	89ab      	ldrh	r3, [r5, #12]
 8004adc:	071b      	lsls	r3, r3, #28
 8004ade:	d501      	bpl.n	8004ae4 <_vfiprintf_r+0x3c>
 8004ae0:	692b      	ldr	r3, [r5, #16]
 8004ae2:	b9eb      	cbnz	r3, 8004b20 <_vfiprintf_r+0x78>
 8004ae4:	4629      	mov	r1, r5
 8004ae6:	4630      	mov	r0, r6
 8004ae8:	f000 faf6 	bl	80050d8 <__swsetup_r>
 8004aec:	b1c0      	cbz	r0, 8004b20 <_vfiprintf_r+0x78>
 8004aee:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8004af0:	07dc      	lsls	r4, r3, #31
 8004af2:	d50e      	bpl.n	8004b12 <_vfiprintf_r+0x6a>
 8004af4:	f04f 30ff 	mov.w	r0, #4294967295
 8004af8:	b01d      	add	sp, #116	; 0x74
 8004afa:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8004afe:	4b7b      	ldr	r3, [pc, #492]	; (8004cec <_vfiprintf_r+0x244>)
 8004b00:	429d      	cmp	r5, r3
 8004b02:	d101      	bne.n	8004b08 <_vfiprintf_r+0x60>
 8004b04:	68b5      	ldr	r5, [r6, #8]
 8004b06:	e7df      	b.n	8004ac8 <_vfiprintf_r+0x20>
 8004b08:	4b79      	ldr	r3, [pc, #484]	; (8004cf0 <_vfiprintf_r+0x248>)
 8004b0a:	429d      	cmp	r5, r3
 8004b0c:	bf08      	it	eq
 8004b0e:	68f5      	ldreq	r5, [r6, #12]
 8004b10:	e7da      	b.n	8004ac8 <_vfiprintf_r+0x20>
 8004b12:	89ab      	ldrh	r3, [r5, #12]
 8004b14:	0598      	lsls	r0, r3, #22
 8004b16:	d4ed      	bmi.n	8004af4 <_vfiprintf_r+0x4c>
 8004b18:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8004b1a:	f000 fd08 	bl	800552e <__retarget_lock_release_recursive>
 8004b1e:	e7e9      	b.n	8004af4 <_vfiprintf_r+0x4c>
 8004b20:	2300      	movs	r3, #0
 8004b22:	9309      	str	r3, [sp, #36]	; 0x24
 8004b24:	2320      	movs	r3, #32
 8004b26:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8004b2a:	2330      	movs	r3, #48	; 0x30
 8004b2c:	f04f 0901 	mov.w	r9, #1
 8004b30:	f8cd 800c 	str.w	r8, [sp, #12]
 8004b34:	f8df 81bc 	ldr.w	r8, [pc, #444]	; 8004cf4 <_vfiprintf_r+0x24c>
 8004b38:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8004b3c:	4623      	mov	r3, r4
 8004b3e:	469a      	mov	sl, r3
 8004b40:	f813 2b01 	ldrb.w	r2, [r3], #1
 8004b44:	b10a      	cbz	r2, 8004b4a <_vfiprintf_r+0xa2>
 8004b46:	2a25      	cmp	r2, #37	; 0x25
 8004b48:	d1f9      	bne.n	8004b3e <_vfiprintf_r+0x96>
 8004b4a:	ebba 0b04 	subs.w	fp, sl, r4
 8004b4e:	d00b      	beq.n	8004b68 <_vfiprintf_r+0xc0>
 8004b50:	465b      	mov	r3, fp
 8004b52:	4622      	mov	r2, r4
 8004b54:	4629      	mov	r1, r5
 8004b56:	4630      	mov	r0, r6
 8004b58:	f7ff ff93 	bl	8004a82 <__sfputs_r>
 8004b5c:	3001      	adds	r0, #1
 8004b5e:	f000 80aa 	beq.w	8004cb6 <_vfiprintf_r+0x20e>
 8004b62:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8004b64:	445a      	add	r2, fp
 8004b66:	9209      	str	r2, [sp, #36]	; 0x24
 8004b68:	f89a 3000 	ldrb.w	r3, [sl]
 8004b6c:	2b00      	cmp	r3, #0
 8004b6e:	f000 80a2 	beq.w	8004cb6 <_vfiprintf_r+0x20e>
 8004b72:	2300      	movs	r3, #0
 8004b74:	f04f 32ff 	mov.w	r2, #4294967295
 8004b78:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8004b7c:	f10a 0a01 	add.w	sl, sl, #1
 8004b80:	9304      	str	r3, [sp, #16]
 8004b82:	9307      	str	r3, [sp, #28]
 8004b84:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8004b88:	931a      	str	r3, [sp, #104]	; 0x68
 8004b8a:	4654      	mov	r4, sl
 8004b8c:	2205      	movs	r2, #5
 8004b8e:	f814 1b01 	ldrb.w	r1, [r4], #1
 8004b92:	4858      	ldr	r0, [pc, #352]	; (8004cf4 <_vfiprintf_r+0x24c>)
 8004b94:	f000 fd32 	bl	80055fc <memchr>
 8004b98:	9a04      	ldr	r2, [sp, #16]
 8004b9a:	b9d8      	cbnz	r0, 8004bd4 <_vfiprintf_r+0x12c>
 8004b9c:	06d1      	lsls	r1, r2, #27
 8004b9e:	bf44      	itt	mi
 8004ba0:	2320      	movmi	r3, #32
 8004ba2:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8004ba6:	0713      	lsls	r3, r2, #28
 8004ba8:	bf44      	itt	mi
 8004baa:	232b      	movmi	r3, #43	; 0x2b
 8004bac:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8004bb0:	f89a 3000 	ldrb.w	r3, [sl]
 8004bb4:	2b2a      	cmp	r3, #42	; 0x2a
 8004bb6:	d015      	beq.n	8004be4 <_vfiprintf_r+0x13c>
 8004bb8:	4654      	mov	r4, sl
 8004bba:	2000      	movs	r0, #0
 8004bbc:	f04f 0c0a 	mov.w	ip, #10
 8004bc0:	9a07      	ldr	r2, [sp, #28]
 8004bc2:	4621      	mov	r1, r4
 8004bc4:	f811 3b01 	ldrb.w	r3, [r1], #1
 8004bc8:	3b30      	subs	r3, #48	; 0x30
 8004bca:	2b09      	cmp	r3, #9
 8004bcc:	d94e      	bls.n	8004c6c <_vfiprintf_r+0x1c4>
 8004bce:	b1b0      	cbz	r0, 8004bfe <_vfiprintf_r+0x156>
 8004bd0:	9207      	str	r2, [sp, #28]
 8004bd2:	e014      	b.n	8004bfe <_vfiprintf_r+0x156>
 8004bd4:	eba0 0308 	sub.w	r3, r0, r8
 8004bd8:	fa09 f303 	lsl.w	r3, r9, r3
 8004bdc:	4313      	orrs	r3, r2
 8004bde:	46a2      	mov	sl, r4
 8004be0:	9304      	str	r3, [sp, #16]
 8004be2:	e7d2      	b.n	8004b8a <_vfiprintf_r+0xe2>
 8004be4:	9b03      	ldr	r3, [sp, #12]
 8004be6:	1d19      	adds	r1, r3, #4
 8004be8:	681b      	ldr	r3, [r3, #0]
 8004bea:	9103      	str	r1, [sp, #12]
 8004bec:	2b00      	cmp	r3, #0
 8004bee:	bfbb      	ittet	lt
 8004bf0:	425b      	neglt	r3, r3
 8004bf2:	f042 0202 	orrlt.w	r2, r2, #2
 8004bf6:	9307      	strge	r3, [sp, #28]
 8004bf8:	9307      	strlt	r3, [sp, #28]
 8004bfa:	bfb8      	it	lt
 8004bfc:	9204      	strlt	r2, [sp, #16]
 8004bfe:	7823      	ldrb	r3, [r4, #0]
 8004c00:	2b2e      	cmp	r3, #46	; 0x2e
 8004c02:	d10c      	bne.n	8004c1e <_vfiprintf_r+0x176>
 8004c04:	7863      	ldrb	r3, [r4, #1]
 8004c06:	2b2a      	cmp	r3, #42	; 0x2a
 8004c08:	d135      	bne.n	8004c76 <_vfiprintf_r+0x1ce>
 8004c0a:	9b03      	ldr	r3, [sp, #12]
 8004c0c:	3402      	adds	r4, #2
 8004c0e:	1d1a      	adds	r2, r3, #4
 8004c10:	681b      	ldr	r3, [r3, #0]
 8004c12:	9203      	str	r2, [sp, #12]
 8004c14:	2b00      	cmp	r3, #0
 8004c16:	bfb8      	it	lt
 8004c18:	f04f 33ff 	movlt.w	r3, #4294967295
 8004c1c:	9305      	str	r3, [sp, #20]
 8004c1e:	f8df a0d8 	ldr.w	sl, [pc, #216]	; 8004cf8 <_vfiprintf_r+0x250>
 8004c22:	2203      	movs	r2, #3
 8004c24:	4650      	mov	r0, sl
 8004c26:	7821      	ldrb	r1, [r4, #0]
 8004c28:	f000 fce8 	bl	80055fc <memchr>
 8004c2c:	b140      	cbz	r0, 8004c40 <_vfiprintf_r+0x198>
 8004c2e:	2340      	movs	r3, #64	; 0x40
 8004c30:	eba0 000a 	sub.w	r0, r0, sl
 8004c34:	fa03 f000 	lsl.w	r0, r3, r0
 8004c38:	9b04      	ldr	r3, [sp, #16]
 8004c3a:	3401      	adds	r4, #1
 8004c3c:	4303      	orrs	r3, r0
 8004c3e:	9304      	str	r3, [sp, #16]
 8004c40:	f814 1b01 	ldrb.w	r1, [r4], #1
 8004c44:	2206      	movs	r2, #6
 8004c46:	482d      	ldr	r0, [pc, #180]	; (8004cfc <_vfiprintf_r+0x254>)
 8004c48:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8004c4c:	f000 fcd6 	bl	80055fc <memchr>
 8004c50:	2800      	cmp	r0, #0
 8004c52:	d03f      	beq.n	8004cd4 <_vfiprintf_r+0x22c>
 8004c54:	4b2a      	ldr	r3, [pc, #168]	; (8004d00 <_vfiprintf_r+0x258>)
 8004c56:	bb1b      	cbnz	r3, 8004ca0 <_vfiprintf_r+0x1f8>
 8004c58:	9b03      	ldr	r3, [sp, #12]
 8004c5a:	3307      	adds	r3, #7
 8004c5c:	f023 0307 	bic.w	r3, r3, #7
 8004c60:	3308      	adds	r3, #8
 8004c62:	9303      	str	r3, [sp, #12]
 8004c64:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8004c66:	443b      	add	r3, r7
 8004c68:	9309      	str	r3, [sp, #36]	; 0x24
 8004c6a:	e767      	b.n	8004b3c <_vfiprintf_r+0x94>
 8004c6c:	460c      	mov	r4, r1
 8004c6e:	2001      	movs	r0, #1
 8004c70:	fb0c 3202 	mla	r2, ip, r2, r3
 8004c74:	e7a5      	b.n	8004bc2 <_vfiprintf_r+0x11a>
 8004c76:	2300      	movs	r3, #0
 8004c78:	f04f 0c0a 	mov.w	ip, #10
 8004c7c:	4619      	mov	r1, r3
 8004c7e:	3401      	adds	r4, #1
 8004c80:	9305      	str	r3, [sp, #20]
 8004c82:	4620      	mov	r0, r4
 8004c84:	f810 2b01 	ldrb.w	r2, [r0], #1
 8004c88:	3a30      	subs	r2, #48	; 0x30
 8004c8a:	2a09      	cmp	r2, #9
 8004c8c:	d903      	bls.n	8004c96 <_vfiprintf_r+0x1ee>
 8004c8e:	2b00      	cmp	r3, #0
 8004c90:	d0c5      	beq.n	8004c1e <_vfiprintf_r+0x176>
 8004c92:	9105      	str	r1, [sp, #20]
 8004c94:	e7c3      	b.n	8004c1e <_vfiprintf_r+0x176>
 8004c96:	4604      	mov	r4, r0
 8004c98:	2301      	movs	r3, #1
 8004c9a:	fb0c 2101 	mla	r1, ip, r1, r2
 8004c9e:	e7f0      	b.n	8004c82 <_vfiprintf_r+0x1da>
 8004ca0:	ab03      	add	r3, sp, #12
 8004ca2:	9300      	str	r3, [sp, #0]
 8004ca4:	462a      	mov	r2, r5
 8004ca6:	4630      	mov	r0, r6
 8004ca8:	4b16      	ldr	r3, [pc, #88]	; (8004d04 <_vfiprintf_r+0x25c>)
 8004caa:	a904      	add	r1, sp, #16
 8004cac:	f3af 8000 	nop.w
 8004cb0:	4607      	mov	r7, r0
 8004cb2:	1c78      	adds	r0, r7, #1
 8004cb4:	d1d6      	bne.n	8004c64 <_vfiprintf_r+0x1bc>
 8004cb6:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8004cb8:	07d9      	lsls	r1, r3, #31
 8004cba:	d405      	bmi.n	8004cc8 <_vfiprintf_r+0x220>
 8004cbc:	89ab      	ldrh	r3, [r5, #12]
 8004cbe:	059a      	lsls	r2, r3, #22
 8004cc0:	d402      	bmi.n	8004cc8 <_vfiprintf_r+0x220>
 8004cc2:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8004cc4:	f000 fc33 	bl	800552e <__retarget_lock_release_recursive>
 8004cc8:	89ab      	ldrh	r3, [r5, #12]
 8004cca:	065b      	lsls	r3, r3, #25
 8004ccc:	f53f af12 	bmi.w	8004af4 <_vfiprintf_r+0x4c>
 8004cd0:	9809      	ldr	r0, [sp, #36]	; 0x24
 8004cd2:	e711      	b.n	8004af8 <_vfiprintf_r+0x50>
 8004cd4:	ab03      	add	r3, sp, #12
 8004cd6:	9300      	str	r3, [sp, #0]
 8004cd8:	462a      	mov	r2, r5
 8004cda:	4630      	mov	r0, r6
 8004cdc:	4b09      	ldr	r3, [pc, #36]	; (8004d04 <_vfiprintf_r+0x25c>)
 8004cde:	a904      	add	r1, sp, #16
 8004ce0:	f000 f882 	bl	8004de8 <_printf_i>
 8004ce4:	e7e4      	b.n	8004cb0 <_vfiprintf_r+0x208>
 8004ce6:	bf00      	nop
 8004ce8:	080065f4 	.word	0x080065f4
 8004cec:	08006614 	.word	0x08006614
 8004cf0:	080065d4 	.word	0x080065d4
 8004cf4:	0800659e 	.word	0x0800659e
 8004cf8:	080065a4 	.word	0x080065a4
 8004cfc:	080065a8 	.word	0x080065a8
 8004d00:	00000000 	.word	0x00000000
 8004d04:	08004a83 	.word	0x08004a83

08004d08 <_printf_common>:
 8004d08:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8004d0c:	4616      	mov	r6, r2
 8004d0e:	4699      	mov	r9, r3
 8004d10:	688a      	ldr	r2, [r1, #8]
 8004d12:	690b      	ldr	r3, [r1, #16]
 8004d14:	4607      	mov	r7, r0
 8004d16:	4293      	cmp	r3, r2
 8004d18:	bfb8      	it	lt
 8004d1a:	4613      	movlt	r3, r2
 8004d1c:	6033      	str	r3, [r6, #0]
 8004d1e:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8004d22:	460c      	mov	r4, r1
 8004d24:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8004d28:	b10a      	cbz	r2, 8004d2e <_printf_common+0x26>
 8004d2a:	3301      	adds	r3, #1
 8004d2c:	6033      	str	r3, [r6, #0]
 8004d2e:	6823      	ldr	r3, [r4, #0]
 8004d30:	0699      	lsls	r1, r3, #26
 8004d32:	bf42      	ittt	mi
 8004d34:	6833      	ldrmi	r3, [r6, #0]
 8004d36:	3302      	addmi	r3, #2
 8004d38:	6033      	strmi	r3, [r6, #0]
 8004d3a:	6825      	ldr	r5, [r4, #0]
 8004d3c:	f015 0506 	ands.w	r5, r5, #6
 8004d40:	d106      	bne.n	8004d50 <_printf_common+0x48>
 8004d42:	f104 0a19 	add.w	sl, r4, #25
 8004d46:	68e3      	ldr	r3, [r4, #12]
 8004d48:	6832      	ldr	r2, [r6, #0]
 8004d4a:	1a9b      	subs	r3, r3, r2
 8004d4c:	42ab      	cmp	r3, r5
 8004d4e:	dc28      	bgt.n	8004da2 <_printf_common+0x9a>
 8004d50:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8004d54:	1e13      	subs	r3, r2, #0
 8004d56:	6822      	ldr	r2, [r4, #0]
 8004d58:	bf18      	it	ne
 8004d5a:	2301      	movne	r3, #1
 8004d5c:	0692      	lsls	r2, r2, #26
 8004d5e:	d42d      	bmi.n	8004dbc <_printf_common+0xb4>
 8004d60:	4649      	mov	r1, r9
 8004d62:	4638      	mov	r0, r7
 8004d64:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8004d68:	47c0      	blx	r8
 8004d6a:	3001      	adds	r0, #1
 8004d6c:	d020      	beq.n	8004db0 <_printf_common+0xa8>
 8004d6e:	6823      	ldr	r3, [r4, #0]
 8004d70:	68e5      	ldr	r5, [r4, #12]
 8004d72:	f003 0306 	and.w	r3, r3, #6
 8004d76:	2b04      	cmp	r3, #4
 8004d78:	bf18      	it	ne
 8004d7a:	2500      	movne	r5, #0
 8004d7c:	6832      	ldr	r2, [r6, #0]
 8004d7e:	f04f 0600 	mov.w	r6, #0
 8004d82:	68a3      	ldr	r3, [r4, #8]
 8004d84:	bf08      	it	eq
 8004d86:	1aad      	subeq	r5, r5, r2
 8004d88:	6922      	ldr	r2, [r4, #16]
 8004d8a:	bf08      	it	eq
 8004d8c:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8004d90:	4293      	cmp	r3, r2
 8004d92:	bfc4      	itt	gt
 8004d94:	1a9b      	subgt	r3, r3, r2
 8004d96:	18ed      	addgt	r5, r5, r3
 8004d98:	341a      	adds	r4, #26
 8004d9a:	42b5      	cmp	r5, r6
 8004d9c:	d11a      	bne.n	8004dd4 <_printf_common+0xcc>
 8004d9e:	2000      	movs	r0, #0
 8004da0:	e008      	b.n	8004db4 <_printf_common+0xac>
 8004da2:	2301      	movs	r3, #1
 8004da4:	4652      	mov	r2, sl
 8004da6:	4649      	mov	r1, r9
 8004da8:	4638      	mov	r0, r7
 8004daa:	47c0      	blx	r8
 8004dac:	3001      	adds	r0, #1
 8004dae:	d103      	bne.n	8004db8 <_printf_common+0xb0>
 8004db0:	f04f 30ff 	mov.w	r0, #4294967295
 8004db4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004db8:	3501      	adds	r5, #1
 8004dba:	e7c4      	b.n	8004d46 <_printf_common+0x3e>
 8004dbc:	2030      	movs	r0, #48	; 0x30
 8004dbe:	18e1      	adds	r1, r4, r3
 8004dc0:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8004dc4:	1c5a      	adds	r2, r3, #1
 8004dc6:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8004dca:	4422      	add	r2, r4
 8004dcc:	3302      	adds	r3, #2
 8004dce:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8004dd2:	e7c5      	b.n	8004d60 <_printf_common+0x58>
 8004dd4:	2301      	movs	r3, #1
 8004dd6:	4622      	mov	r2, r4
 8004dd8:	4649      	mov	r1, r9
 8004dda:	4638      	mov	r0, r7
 8004ddc:	47c0      	blx	r8
 8004dde:	3001      	adds	r0, #1
 8004de0:	d0e6      	beq.n	8004db0 <_printf_common+0xa8>
 8004de2:	3601      	adds	r6, #1
 8004de4:	e7d9      	b.n	8004d9a <_printf_common+0x92>
	...

08004de8 <_printf_i>:
 8004de8:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8004dec:	7e0f      	ldrb	r7, [r1, #24]
 8004dee:	4691      	mov	r9, r2
 8004df0:	2f78      	cmp	r7, #120	; 0x78
 8004df2:	4680      	mov	r8, r0
 8004df4:	460c      	mov	r4, r1
 8004df6:	469a      	mov	sl, r3
 8004df8:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 8004dfa:	f101 0243 	add.w	r2, r1, #67	; 0x43
 8004dfe:	d807      	bhi.n	8004e10 <_printf_i+0x28>
 8004e00:	2f62      	cmp	r7, #98	; 0x62
 8004e02:	d80a      	bhi.n	8004e1a <_printf_i+0x32>
 8004e04:	2f00      	cmp	r7, #0
 8004e06:	f000 80d9 	beq.w	8004fbc <_printf_i+0x1d4>
 8004e0a:	2f58      	cmp	r7, #88	; 0x58
 8004e0c:	f000 80a4 	beq.w	8004f58 <_printf_i+0x170>
 8004e10:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8004e14:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8004e18:	e03a      	b.n	8004e90 <_printf_i+0xa8>
 8004e1a:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 8004e1e:	2b15      	cmp	r3, #21
 8004e20:	d8f6      	bhi.n	8004e10 <_printf_i+0x28>
 8004e22:	a101      	add	r1, pc, #4	; (adr r1, 8004e28 <_printf_i+0x40>)
 8004e24:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8004e28:	08004e81 	.word	0x08004e81
 8004e2c:	08004e95 	.word	0x08004e95
 8004e30:	08004e11 	.word	0x08004e11
 8004e34:	08004e11 	.word	0x08004e11
 8004e38:	08004e11 	.word	0x08004e11
 8004e3c:	08004e11 	.word	0x08004e11
 8004e40:	08004e95 	.word	0x08004e95
 8004e44:	08004e11 	.word	0x08004e11
 8004e48:	08004e11 	.word	0x08004e11
 8004e4c:	08004e11 	.word	0x08004e11
 8004e50:	08004e11 	.word	0x08004e11
 8004e54:	08004fa3 	.word	0x08004fa3
 8004e58:	08004ec5 	.word	0x08004ec5
 8004e5c:	08004f85 	.word	0x08004f85
 8004e60:	08004e11 	.word	0x08004e11
 8004e64:	08004e11 	.word	0x08004e11
 8004e68:	08004fc5 	.word	0x08004fc5
 8004e6c:	08004e11 	.word	0x08004e11
 8004e70:	08004ec5 	.word	0x08004ec5
 8004e74:	08004e11 	.word	0x08004e11
 8004e78:	08004e11 	.word	0x08004e11
 8004e7c:	08004f8d 	.word	0x08004f8d
 8004e80:	682b      	ldr	r3, [r5, #0]
 8004e82:	1d1a      	adds	r2, r3, #4
 8004e84:	681b      	ldr	r3, [r3, #0]
 8004e86:	602a      	str	r2, [r5, #0]
 8004e88:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8004e8c:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8004e90:	2301      	movs	r3, #1
 8004e92:	e0a4      	b.n	8004fde <_printf_i+0x1f6>
 8004e94:	6820      	ldr	r0, [r4, #0]
 8004e96:	6829      	ldr	r1, [r5, #0]
 8004e98:	0606      	lsls	r6, r0, #24
 8004e9a:	f101 0304 	add.w	r3, r1, #4
 8004e9e:	d50a      	bpl.n	8004eb6 <_printf_i+0xce>
 8004ea0:	680e      	ldr	r6, [r1, #0]
 8004ea2:	602b      	str	r3, [r5, #0]
 8004ea4:	2e00      	cmp	r6, #0
 8004ea6:	da03      	bge.n	8004eb0 <_printf_i+0xc8>
 8004ea8:	232d      	movs	r3, #45	; 0x2d
 8004eaa:	4276      	negs	r6, r6
 8004eac:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8004eb0:	230a      	movs	r3, #10
 8004eb2:	485e      	ldr	r0, [pc, #376]	; (800502c <_printf_i+0x244>)
 8004eb4:	e019      	b.n	8004eea <_printf_i+0x102>
 8004eb6:	680e      	ldr	r6, [r1, #0]
 8004eb8:	f010 0f40 	tst.w	r0, #64	; 0x40
 8004ebc:	602b      	str	r3, [r5, #0]
 8004ebe:	bf18      	it	ne
 8004ec0:	b236      	sxthne	r6, r6
 8004ec2:	e7ef      	b.n	8004ea4 <_printf_i+0xbc>
 8004ec4:	682b      	ldr	r3, [r5, #0]
 8004ec6:	6820      	ldr	r0, [r4, #0]
 8004ec8:	1d19      	adds	r1, r3, #4
 8004eca:	6029      	str	r1, [r5, #0]
 8004ecc:	0601      	lsls	r1, r0, #24
 8004ece:	d501      	bpl.n	8004ed4 <_printf_i+0xec>
 8004ed0:	681e      	ldr	r6, [r3, #0]
 8004ed2:	e002      	b.n	8004eda <_printf_i+0xf2>
 8004ed4:	0646      	lsls	r6, r0, #25
 8004ed6:	d5fb      	bpl.n	8004ed0 <_printf_i+0xe8>
 8004ed8:	881e      	ldrh	r6, [r3, #0]
 8004eda:	2f6f      	cmp	r7, #111	; 0x6f
 8004edc:	bf0c      	ite	eq
 8004ede:	2308      	moveq	r3, #8
 8004ee0:	230a      	movne	r3, #10
 8004ee2:	4852      	ldr	r0, [pc, #328]	; (800502c <_printf_i+0x244>)
 8004ee4:	2100      	movs	r1, #0
 8004ee6:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8004eea:	6865      	ldr	r5, [r4, #4]
 8004eec:	2d00      	cmp	r5, #0
 8004eee:	bfa8      	it	ge
 8004ef0:	6821      	ldrge	r1, [r4, #0]
 8004ef2:	60a5      	str	r5, [r4, #8]
 8004ef4:	bfa4      	itt	ge
 8004ef6:	f021 0104 	bicge.w	r1, r1, #4
 8004efa:	6021      	strge	r1, [r4, #0]
 8004efc:	b90e      	cbnz	r6, 8004f02 <_printf_i+0x11a>
 8004efe:	2d00      	cmp	r5, #0
 8004f00:	d04d      	beq.n	8004f9e <_printf_i+0x1b6>
 8004f02:	4615      	mov	r5, r2
 8004f04:	fbb6 f1f3 	udiv	r1, r6, r3
 8004f08:	fb03 6711 	mls	r7, r3, r1, r6
 8004f0c:	5dc7      	ldrb	r7, [r0, r7]
 8004f0e:	f805 7d01 	strb.w	r7, [r5, #-1]!
 8004f12:	4637      	mov	r7, r6
 8004f14:	42bb      	cmp	r3, r7
 8004f16:	460e      	mov	r6, r1
 8004f18:	d9f4      	bls.n	8004f04 <_printf_i+0x11c>
 8004f1a:	2b08      	cmp	r3, #8
 8004f1c:	d10b      	bne.n	8004f36 <_printf_i+0x14e>
 8004f1e:	6823      	ldr	r3, [r4, #0]
 8004f20:	07de      	lsls	r6, r3, #31
 8004f22:	d508      	bpl.n	8004f36 <_printf_i+0x14e>
 8004f24:	6923      	ldr	r3, [r4, #16]
 8004f26:	6861      	ldr	r1, [r4, #4]
 8004f28:	4299      	cmp	r1, r3
 8004f2a:	bfde      	ittt	le
 8004f2c:	2330      	movle	r3, #48	; 0x30
 8004f2e:	f805 3c01 	strble.w	r3, [r5, #-1]
 8004f32:	f105 35ff 	addle.w	r5, r5, #4294967295
 8004f36:	1b52      	subs	r2, r2, r5
 8004f38:	6122      	str	r2, [r4, #16]
 8004f3a:	464b      	mov	r3, r9
 8004f3c:	4621      	mov	r1, r4
 8004f3e:	4640      	mov	r0, r8
 8004f40:	f8cd a000 	str.w	sl, [sp]
 8004f44:	aa03      	add	r2, sp, #12
 8004f46:	f7ff fedf 	bl	8004d08 <_printf_common>
 8004f4a:	3001      	adds	r0, #1
 8004f4c:	d14c      	bne.n	8004fe8 <_printf_i+0x200>
 8004f4e:	f04f 30ff 	mov.w	r0, #4294967295
 8004f52:	b004      	add	sp, #16
 8004f54:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004f58:	4834      	ldr	r0, [pc, #208]	; (800502c <_printf_i+0x244>)
 8004f5a:	f881 7045 	strb.w	r7, [r1, #69]	; 0x45
 8004f5e:	6829      	ldr	r1, [r5, #0]
 8004f60:	6823      	ldr	r3, [r4, #0]
 8004f62:	f851 6b04 	ldr.w	r6, [r1], #4
 8004f66:	6029      	str	r1, [r5, #0]
 8004f68:	061d      	lsls	r5, r3, #24
 8004f6a:	d514      	bpl.n	8004f96 <_printf_i+0x1ae>
 8004f6c:	07df      	lsls	r7, r3, #31
 8004f6e:	bf44      	itt	mi
 8004f70:	f043 0320 	orrmi.w	r3, r3, #32
 8004f74:	6023      	strmi	r3, [r4, #0]
 8004f76:	b91e      	cbnz	r6, 8004f80 <_printf_i+0x198>
 8004f78:	6823      	ldr	r3, [r4, #0]
 8004f7a:	f023 0320 	bic.w	r3, r3, #32
 8004f7e:	6023      	str	r3, [r4, #0]
 8004f80:	2310      	movs	r3, #16
 8004f82:	e7af      	b.n	8004ee4 <_printf_i+0xfc>
 8004f84:	6823      	ldr	r3, [r4, #0]
 8004f86:	f043 0320 	orr.w	r3, r3, #32
 8004f8a:	6023      	str	r3, [r4, #0]
 8004f8c:	2378      	movs	r3, #120	; 0x78
 8004f8e:	4828      	ldr	r0, [pc, #160]	; (8005030 <_printf_i+0x248>)
 8004f90:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8004f94:	e7e3      	b.n	8004f5e <_printf_i+0x176>
 8004f96:	0659      	lsls	r1, r3, #25
 8004f98:	bf48      	it	mi
 8004f9a:	b2b6      	uxthmi	r6, r6
 8004f9c:	e7e6      	b.n	8004f6c <_printf_i+0x184>
 8004f9e:	4615      	mov	r5, r2
 8004fa0:	e7bb      	b.n	8004f1a <_printf_i+0x132>
 8004fa2:	682b      	ldr	r3, [r5, #0]
 8004fa4:	6826      	ldr	r6, [r4, #0]
 8004fa6:	1d18      	adds	r0, r3, #4
 8004fa8:	6961      	ldr	r1, [r4, #20]
 8004faa:	6028      	str	r0, [r5, #0]
 8004fac:	0635      	lsls	r5, r6, #24
 8004fae:	681b      	ldr	r3, [r3, #0]
 8004fb0:	d501      	bpl.n	8004fb6 <_printf_i+0x1ce>
 8004fb2:	6019      	str	r1, [r3, #0]
 8004fb4:	e002      	b.n	8004fbc <_printf_i+0x1d4>
 8004fb6:	0670      	lsls	r0, r6, #25
 8004fb8:	d5fb      	bpl.n	8004fb2 <_printf_i+0x1ca>
 8004fba:	8019      	strh	r1, [r3, #0]
 8004fbc:	2300      	movs	r3, #0
 8004fbe:	4615      	mov	r5, r2
 8004fc0:	6123      	str	r3, [r4, #16]
 8004fc2:	e7ba      	b.n	8004f3a <_printf_i+0x152>
 8004fc4:	682b      	ldr	r3, [r5, #0]
 8004fc6:	2100      	movs	r1, #0
 8004fc8:	1d1a      	adds	r2, r3, #4
 8004fca:	602a      	str	r2, [r5, #0]
 8004fcc:	681d      	ldr	r5, [r3, #0]
 8004fce:	6862      	ldr	r2, [r4, #4]
 8004fd0:	4628      	mov	r0, r5
 8004fd2:	f000 fb13 	bl	80055fc <memchr>
 8004fd6:	b108      	cbz	r0, 8004fdc <_printf_i+0x1f4>
 8004fd8:	1b40      	subs	r0, r0, r5
 8004fda:	6060      	str	r0, [r4, #4]
 8004fdc:	6863      	ldr	r3, [r4, #4]
 8004fde:	6123      	str	r3, [r4, #16]
 8004fe0:	2300      	movs	r3, #0
 8004fe2:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8004fe6:	e7a8      	b.n	8004f3a <_printf_i+0x152>
 8004fe8:	462a      	mov	r2, r5
 8004fea:	4649      	mov	r1, r9
 8004fec:	4640      	mov	r0, r8
 8004fee:	6923      	ldr	r3, [r4, #16]
 8004ff0:	47d0      	blx	sl
 8004ff2:	3001      	adds	r0, #1
 8004ff4:	d0ab      	beq.n	8004f4e <_printf_i+0x166>
 8004ff6:	6823      	ldr	r3, [r4, #0]
 8004ff8:	079b      	lsls	r3, r3, #30
 8004ffa:	d413      	bmi.n	8005024 <_printf_i+0x23c>
 8004ffc:	68e0      	ldr	r0, [r4, #12]
 8004ffe:	9b03      	ldr	r3, [sp, #12]
 8005000:	4298      	cmp	r0, r3
 8005002:	bfb8      	it	lt
 8005004:	4618      	movlt	r0, r3
 8005006:	e7a4      	b.n	8004f52 <_printf_i+0x16a>
 8005008:	2301      	movs	r3, #1
 800500a:	4632      	mov	r2, r6
 800500c:	4649      	mov	r1, r9
 800500e:	4640      	mov	r0, r8
 8005010:	47d0      	blx	sl
 8005012:	3001      	adds	r0, #1
 8005014:	d09b      	beq.n	8004f4e <_printf_i+0x166>
 8005016:	3501      	adds	r5, #1
 8005018:	68e3      	ldr	r3, [r4, #12]
 800501a:	9903      	ldr	r1, [sp, #12]
 800501c:	1a5b      	subs	r3, r3, r1
 800501e:	42ab      	cmp	r3, r5
 8005020:	dcf2      	bgt.n	8005008 <_printf_i+0x220>
 8005022:	e7eb      	b.n	8004ffc <_printf_i+0x214>
 8005024:	2500      	movs	r5, #0
 8005026:	f104 0619 	add.w	r6, r4, #25
 800502a:	e7f5      	b.n	8005018 <_printf_i+0x230>
 800502c:	080065af 	.word	0x080065af
 8005030:	080065c0 	.word	0x080065c0

08005034 <__swbuf_r>:
 8005034:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005036:	460e      	mov	r6, r1
 8005038:	4614      	mov	r4, r2
 800503a:	4605      	mov	r5, r0
 800503c:	b118      	cbz	r0, 8005046 <__swbuf_r+0x12>
 800503e:	6983      	ldr	r3, [r0, #24]
 8005040:	b90b      	cbnz	r3, 8005046 <__swbuf_r+0x12>
 8005042:	f000 f9d5 	bl	80053f0 <__sinit>
 8005046:	4b21      	ldr	r3, [pc, #132]	; (80050cc <__swbuf_r+0x98>)
 8005048:	429c      	cmp	r4, r3
 800504a:	d12b      	bne.n	80050a4 <__swbuf_r+0x70>
 800504c:	686c      	ldr	r4, [r5, #4]
 800504e:	69a3      	ldr	r3, [r4, #24]
 8005050:	60a3      	str	r3, [r4, #8]
 8005052:	89a3      	ldrh	r3, [r4, #12]
 8005054:	071a      	lsls	r2, r3, #28
 8005056:	d52f      	bpl.n	80050b8 <__swbuf_r+0x84>
 8005058:	6923      	ldr	r3, [r4, #16]
 800505a:	b36b      	cbz	r3, 80050b8 <__swbuf_r+0x84>
 800505c:	6923      	ldr	r3, [r4, #16]
 800505e:	6820      	ldr	r0, [r4, #0]
 8005060:	b2f6      	uxtb	r6, r6
 8005062:	1ac0      	subs	r0, r0, r3
 8005064:	6963      	ldr	r3, [r4, #20]
 8005066:	4637      	mov	r7, r6
 8005068:	4283      	cmp	r3, r0
 800506a:	dc04      	bgt.n	8005076 <__swbuf_r+0x42>
 800506c:	4621      	mov	r1, r4
 800506e:	4628      	mov	r0, r5
 8005070:	f000 f92a 	bl	80052c8 <_fflush_r>
 8005074:	bb30      	cbnz	r0, 80050c4 <__swbuf_r+0x90>
 8005076:	68a3      	ldr	r3, [r4, #8]
 8005078:	3001      	adds	r0, #1
 800507a:	3b01      	subs	r3, #1
 800507c:	60a3      	str	r3, [r4, #8]
 800507e:	6823      	ldr	r3, [r4, #0]
 8005080:	1c5a      	adds	r2, r3, #1
 8005082:	6022      	str	r2, [r4, #0]
 8005084:	701e      	strb	r6, [r3, #0]
 8005086:	6963      	ldr	r3, [r4, #20]
 8005088:	4283      	cmp	r3, r0
 800508a:	d004      	beq.n	8005096 <__swbuf_r+0x62>
 800508c:	89a3      	ldrh	r3, [r4, #12]
 800508e:	07db      	lsls	r3, r3, #31
 8005090:	d506      	bpl.n	80050a0 <__swbuf_r+0x6c>
 8005092:	2e0a      	cmp	r6, #10
 8005094:	d104      	bne.n	80050a0 <__swbuf_r+0x6c>
 8005096:	4621      	mov	r1, r4
 8005098:	4628      	mov	r0, r5
 800509a:	f000 f915 	bl	80052c8 <_fflush_r>
 800509e:	b988      	cbnz	r0, 80050c4 <__swbuf_r+0x90>
 80050a0:	4638      	mov	r0, r7
 80050a2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80050a4:	4b0a      	ldr	r3, [pc, #40]	; (80050d0 <__swbuf_r+0x9c>)
 80050a6:	429c      	cmp	r4, r3
 80050a8:	d101      	bne.n	80050ae <__swbuf_r+0x7a>
 80050aa:	68ac      	ldr	r4, [r5, #8]
 80050ac:	e7cf      	b.n	800504e <__swbuf_r+0x1a>
 80050ae:	4b09      	ldr	r3, [pc, #36]	; (80050d4 <__swbuf_r+0xa0>)
 80050b0:	429c      	cmp	r4, r3
 80050b2:	bf08      	it	eq
 80050b4:	68ec      	ldreq	r4, [r5, #12]
 80050b6:	e7ca      	b.n	800504e <__swbuf_r+0x1a>
 80050b8:	4621      	mov	r1, r4
 80050ba:	4628      	mov	r0, r5
 80050bc:	f000 f80c 	bl	80050d8 <__swsetup_r>
 80050c0:	2800      	cmp	r0, #0
 80050c2:	d0cb      	beq.n	800505c <__swbuf_r+0x28>
 80050c4:	f04f 37ff 	mov.w	r7, #4294967295
 80050c8:	e7ea      	b.n	80050a0 <__swbuf_r+0x6c>
 80050ca:	bf00      	nop
 80050cc:	080065f4 	.word	0x080065f4
 80050d0:	08006614 	.word	0x08006614
 80050d4:	080065d4 	.word	0x080065d4

080050d8 <__swsetup_r>:
 80050d8:	4b32      	ldr	r3, [pc, #200]	; (80051a4 <__swsetup_r+0xcc>)
 80050da:	b570      	push	{r4, r5, r6, lr}
 80050dc:	681d      	ldr	r5, [r3, #0]
 80050de:	4606      	mov	r6, r0
 80050e0:	460c      	mov	r4, r1
 80050e2:	b125      	cbz	r5, 80050ee <__swsetup_r+0x16>
 80050e4:	69ab      	ldr	r3, [r5, #24]
 80050e6:	b913      	cbnz	r3, 80050ee <__swsetup_r+0x16>
 80050e8:	4628      	mov	r0, r5
 80050ea:	f000 f981 	bl	80053f0 <__sinit>
 80050ee:	4b2e      	ldr	r3, [pc, #184]	; (80051a8 <__swsetup_r+0xd0>)
 80050f0:	429c      	cmp	r4, r3
 80050f2:	d10f      	bne.n	8005114 <__swsetup_r+0x3c>
 80050f4:	686c      	ldr	r4, [r5, #4]
 80050f6:	89a3      	ldrh	r3, [r4, #12]
 80050f8:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 80050fc:	0719      	lsls	r1, r3, #28
 80050fe:	d42c      	bmi.n	800515a <__swsetup_r+0x82>
 8005100:	06dd      	lsls	r5, r3, #27
 8005102:	d411      	bmi.n	8005128 <__swsetup_r+0x50>
 8005104:	2309      	movs	r3, #9
 8005106:	6033      	str	r3, [r6, #0]
 8005108:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 800510c:	f04f 30ff 	mov.w	r0, #4294967295
 8005110:	81a3      	strh	r3, [r4, #12]
 8005112:	e03e      	b.n	8005192 <__swsetup_r+0xba>
 8005114:	4b25      	ldr	r3, [pc, #148]	; (80051ac <__swsetup_r+0xd4>)
 8005116:	429c      	cmp	r4, r3
 8005118:	d101      	bne.n	800511e <__swsetup_r+0x46>
 800511a:	68ac      	ldr	r4, [r5, #8]
 800511c:	e7eb      	b.n	80050f6 <__swsetup_r+0x1e>
 800511e:	4b24      	ldr	r3, [pc, #144]	; (80051b0 <__swsetup_r+0xd8>)
 8005120:	429c      	cmp	r4, r3
 8005122:	bf08      	it	eq
 8005124:	68ec      	ldreq	r4, [r5, #12]
 8005126:	e7e6      	b.n	80050f6 <__swsetup_r+0x1e>
 8005128:	0758      	lsls	r0, r3, #29
 800512a:	d512      	bpl.n	8005152 <__swsetup_r+0x7a>
 800512c:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800512e:	b141      	cbz	r1, 8005142 <__swsetup_r+0x6a>
 8005130:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8005134:	4299      	cmp	r1, r3
 8005136:	d002      	beq.n	800513e <__swsetup_r+0x66>
 8005138:	4630      	mov	r0, r6
 800513a:	f7ff faf9 	bl	8004730 <_free_r>
 800513e:	2300      	movs	r3, #0
 8005140:	6363      	str	r3, [r4, #52]	; 0x34
 8005142:	89a3      	ldrh	r3, [r4, #12]
 8005144:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 8005148:	81a3      	strh	r3, [r4, #12]
 800514a:	2300      	movs	r3, #0
 800514c:	6063      	str	r3, [r4, #4]
 800514e:	6923      	ldr	r3, [r4, #16]
 8005150:	6023      	str	r3, [r4, #0]
 8005152:	89a3      	ldrh	r3, [r4, #12]
 8005154:	f043 0308 	orr.w	r3, r3, #8
 8005158:	81a3      	strh	r3, [r4, #12]
 800515a:	6923      	ldr	r3, [r4, #16]
 800515c:	b94b      	cbnz	r3, 8005172 <__swsetup_r+0x9a>
 800515e:	89a3      	ldrh	r3, [r4, #12]
 8005160:	f403 7320 	and.w	r3, r3, #640	; 0x280
 8005164:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8005168:	d003      	beq.n	8005172 <__swsetup_r+0x9a>
 800516a:	4621      	mov	r1, r4
 800516c:	4630      	mov	r0, r6
 800516e:	f000 fa05 	bl	800557c <__smakebuf_r>
 8005172:	89a0      	ldrh	r0, [r4, #12]
 8005174:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8005178:	f010 0301 	ands.w	r3, r0, #1
 800517c:	d00a      	beq.n	8005194 <__swsetup_r+0xbc>
 800517e:	2300      	movs	r3, #0
 8005180:	60a3      	str	r3, [r4, #8]
 8005182:	6963      	ldr	r3, [r4, #20]
 8005184:	425b      	negs	r3, r3
 8005186:	61a3      	str	r3, [r4, #24]
 8005188:	6923      	ldr	r3, [r4, #16]
 800518a:	b943      	cbnz	r3, 800519e <__swsetup_r+0xc6>
 800518c:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 8005190:	d1ba      	bne.n	8005108 <__swsetup_r+0x30>
 8005192:	bd70      	pop	{r4, r5, r6, pc}
 8005194:	0781      	lsls	r1, r0, #30
 8005196:	bf58      	it	pl
 8005198:	6963      	ldrpl	r3, [r4, #20]
 800519a:	60a3      	str	r3, [r4, #8]
 800519c:	e7f4      	b.n	8005188 <__swsetup_r+0xb0>
 800519e:	2000      	movs	r0, #0
 80051a0:	e7f7      	b.n	8005192 <__swsetup_r+0xba>
 80051a2:	bf00      	nop
 80051a4:	20000014 	.word	0x20000014
 80051a8:	080065f4 	.word	0x080065f4
 80051ac:	08006614 	.word	0x08006614
 80051b0:	080065d4 	.word	0x080065d4

080051b4 <abort>:
 80051b4:	2006      	movs	r0, #6
 80051b6:	b508      	push	{r3, lr}
 80051b8:	f000 fa56 	bl	8005668 <raise>
 80051bc:	2001      	movs	r0, #1
 80051be:	f7fd fc0a 	bl	80029d6 <_exit>
	...

080051c4 <__sflush_r>:
 80051c4:	898a      	ldrh	r2, [r1, #12]
 80051c6:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80051c8:	4605      	mov	r5, r0
 80051ca:	0710      	lsls	r0, r2, #28
 80051cc:	460c      	mov	r4, r1
 80051ce:	d457      	bmi.n	8005280 <__sflush_r+0xbc>
 80051d0:	684b      	ldr	r3, [r1, #4]
 80051d2:	2b00      	cmp	r3, #0
 80051d4:	dc04      	bgt.n	80051e0 <__sflush_r+0x1c>
 80051d6:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 80051d8:	2b00      	cmp	r3, #0
 80051da:	dc01      	bgt.n	80051e0 <__sflush_r+0x1c>
 80051dc:	2000      	movs	r0, #0
 80051de:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80051e0:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 80051e2:	2e00      	cmp	r6, #0
 80051e4:	d0fa      	beq.n	80051dc <__sflush_r+0x18>
 80051e6:	2300      	movs	r3, #0
 80051e8:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 80051ec:	682f      	ldr	r7, [r5, #0]
 80051ee:	602b      	str	r3, [r5, #0]
 80051f0:	d032      	beq.n	8005258 <__sflush_r+0x94>
 80051f2:	6d60      	ldr	r0, [r4, #84]	; 0x54
 80051f4:	89a3      	ldrh	r3, [r4, #12]
 80051f6:	075a      	lsls	r2, r3, #29
 80051f8:	d505      	bpl.n	8005206 <__sflush_r+0x42>
 80051fa:	6863      	ldr	r3, [r4, #4]
 80051fc:	1ac0      	subs	r0, r0, r3
 80051fe:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8005200:	b10b      	cbz	r3, 8005206 <__sflush_r+0x42>
 8005202:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8005204:	1ac0      	subs	r0, r0, r3
 8005206:	2300      	movs	r3, #0
 8005208:	4602      	mov	r2, r0
 800520a:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800520c:	4628      	mov	r0, r5
 800520e:	6a21      	ldr	r1, [r4, #32]
 8005210:	47b0      	blx	r6
 8005212:	1c43      	adds	r3, r0, #1
 8005214:	89a3      	ldrh	r3, [r4, #12]
 8005216:	d106      	bne.n	8005226 <__sflush_r+0x62>
 8005218:	6829      	ldr	r1, [r5, #0]
 800521a:	291d      	cmp	r1, #29
 800521c:	d82c      	bhi.n	8005278 <__sflush_r+0xb4>
 800521e:	4a29      	ldr	r2, [pc, #164]	; (80052c4 <__sflush_r+0x100>)
 8005220:	40ca      	lsrs	r2, r1
 8005222:	07d6      	lsls	r6, r2, #31
 8005224:	d528      	bpl.n	8005278 <__sflush_r+0xb4>
 8005226:	2200      	movs	r2, #0
 8005228:	6062      	str	r2, [r4, #4]
 800522a:	6922      	ldr	r2, [r4, #16]
 800522c:	04d9      	lsls	r1, r3, #19
 800522e:	6022      	str	r2, [r4, #0]
 8005230:	d504      	bpl.n	800523c <__sflush_r+0x78>
 8005232:	1c42      	adds	r2, r0, #1
 8005234:	d101      	bne.n	800523a <__sflush_r+0x76>
 8005236:	682b      	ldr	r3, [r5, #0]
 8005238:	b903      	cbnz	r3, 800523c <__sflush_r+0x78>
 800523a:	6560      	str	r0, [r4, #84]	; 0x54
 800523c:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800523e:	602f      	str	r7, [r5, #0]
 8005240:	2900      	cmp	r1, #0
 8005242:	d0cb      	beq.n	80051dc <__sflush_r+0x18>
 8005244:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8005248:	4299      	cmp	r1, r3
 800524a:	d002      	beq.n	8005252 <__sflush_r+0x8e>
 800524c:	4628      	mov	r0, r5
 800524e:	f7ff fa6f 	bl	8004730 <_free_r>
 8005252:	2000      	movs	r0, #0
 8005254:	6360      	str	r0, [r4, #52]	; 0x34
 8005256:	e7c2      	b.n	80051de <__sflush_r+0x1a>
 8005258:	6a21      	ldr	r1, [r4, #32]
 800525a:	2301      	movs	r3, #1
 800525c:	4628      	mov	r0, r5
 800525e:	47b0      	blx	r6
 8005260:	1c41      	adds	r1, r0, #1
 8005262:	d1c7      	bne.n	80051f4 <__sflush_r+0x30>
 8005264:	682b      	ldr	r3, [r5, #0]
 8005266:	2b00      	cmp	r3, #0
 8005268:	d0c4      	beq.n	80051f4 <__sflush_r+0x30>
 800526a:	2b1d      	cmp	r3, #29
 800526c:	d001      	beq.n	8005272 <__sflush_r+0xae>
 800526e:	2b16      	cmp	r3, #22
 8005270:	d101      	bne.n	8005276 <__sflush_r+0xb2>
 8005272:	602f      	str	r7, [r5, #0]
 8005274:	e7b2      	b.n	80051dc <__sflush_r+0x18>
 8005276:	89a3      	ldrh	r3, [r4, #12]
 8005278:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800527c:	81a3      	strh	r3, [r4, #12]
 800527e:	e7ae      	b.n	80051de <__sflush_r+0x1a>
 8005280:	690f      	ldr	r7, [r1, #16]
 8005282:	2f00      	cmp	r7, #0
 8005284:	d0aa      	beq.n	80051dc <__sflush_r+0x18>
 8005286:	0793      	lsls	r3, r2, #30
 8005288:	bf18      	it	ne
 800528a:	2300      	movne	r3, #0
 800528c:	680e      	ldr	r6, [r1, #0]
 800528e:	bf08      	it	eq
 8005290:	694b      	ldreq	r3, [r1, #20]
 8005292:	1bf6      	subs	r6, r6, r7
 8005294:	600f      	str	r7, [r1, #0]
 8005296:	608b      	str	r3, [r1, #8]
 8005298:	2e00      	cmp	r6, #0
 800529a:	dd9f      	ble.n	80051dc <__sflush_r+0x18>
 800529c:	4633      	mov	r3, r6
 800529e:	463a      	mov	r2, r7
 80052a0:	4628      	mov	r0, r5
 80052a2:	6a21      	ldr	r1, [r4, #32]
 80052a4:	f8d4 c028 	ldr.w	ip, [r4, #40]	; 0x28
 80052a8:	47e0      	blx	ip
 80052aa:	2800      	cmp	r0, #0
 80052ac:	dc06      	bgt.n	80052bc <__sflush_r+0xf8>
 80052ae:	89a3      	ldrh	r3, [r4, #12]
 80052b0:	f04f 30ff 	mov.w	r0, #4294967295
 80052b4:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80052b8:	81a3      	strh	r3, [r4, #12]
 80052ba:	e790      	b.n	80051de <__sflush_r+0x1a>
 80052bc:	4407      	add	r7, r0
 80052be:	1a36      	subs	r6, r6, r0
 80052c0:	e7ea      	b.n	8005298 <__sflush_r+0xd4>
 80052c2:	bf00      	nop
 80052c4:	20400001 	.word	0x20400001

080052c8 <_fflush_r>:
 80052c8:	b538      	push	{r3, r4, r5, lr}
 80052ca:	690b      	ldr	r3, [r1, #16]
 80052cc:	4605      	mov	r5, r0
 80052ce:	460c      	mov	r4, r1
 80052d0:	b913      	cbnz	r3, 80052d8 <_fflush_r+0x10>
 80052d2:	2500      	movs	r5, #0
 80052d4:	4628      	mov	r0, r5
 80052d6:	bd38      	pop	{r3, r4, r5, pc}
 80052d8:	b118      	cbz	r0, 80052e2 <_fflush_r+0x1a>
 80052da:	6983      	ldr	r3, [r0, #24]
 80052dc:	b90b      	cbnz	r3, 80052e2 <_fflush_r+0x1a>
 80052de:	f000 f887 	bl	80053f0 <__sinit>
 80052e2:	4b14      	ldr	r3, [pc, #80]	; (8005334 <_fflush_r+0x6c>)
 80052e4:	429c      	cmp	r4, r3
 80052e6:	d11b      	bne.n	8005320 <_fflush_r+0x58>
 80052e8:	686c      	ldr	r4, [r5, #4]
 80052ea:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80052ee:	2b00      	cmp	r3, #0
 80052f0:	d0ef      	beq.n	80052d2 <_fflush_r+0xa>
 80052f2:	6e62      	ldr	r2, [r4, #100]	; 0x64
 80052f4:	07d0      	lsls	r0, r2, #31
 80052f6:	d404      	bmi.n	8005302 <_fflush_r+0x3a>
 80052f8:	0599      	lsls	r1, r3, #22
 80052fa:	d402      	bmi.n	8005302 <_fflush_r+0x3a>
 80052fc:	6da0      	ldr	r0, [r4, #88]	; 0x58
 80052fe:	f000 f915 	bl	800552c <__retarget_lock_acquire_recursive>
 8005302:	4628      	mov	r0, r5
 8005304:	4621      	mov	r1, r4
 8005306:	f7ff ff5d 	bl	80051c4 <__sflush_r>
 800530a:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800530c:	4605      	mov	r5, r0
 800530e:	07da      	lsls	r2, r3, #31
 8005310:	d4e0      	bmi.n	80052d4 <_fflush_r+0xc>
 8005312:	89a3      	ldrh	r3, [r4, #12]
 8005314:	059b      	lsls	r3, r3, #22
 8005316:	d4dd      	bmi.n	80052d4 <_fflush_r+0xc>
 8005318:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800531a:	f000 f908 	bl	800552e <__retarget_lock_release_recursive>
 800531e:	e7d9      	b.n	80052d4 <_fflush_r+0xc>
 8005320:	4b05      	ldr	r3, [pc, #20]	; (8005338 <_fflush_r+0x70>)
 8005322:	429c      	cmp	r4, r3
 8005324:	d101      	bne.n	800532a <_fflush_r+0x62>
 8005326:	68ac      	ldr	r4, [r5, #8]
 8005328:	e7df      	b.n	80052ea <_fflush_r+0x22>
 800532a:	4b04      	ldr	r3, [pc, #16]	; (800533c <_fflush_r+0x74>)
 800532c:	429c      	cmp	r4, r3
 800532e:	bf08      	it	eq
 8005330:	68ec      	ldreq	r4, [r5, #12]
 8005332:	e7da      	b.n	80052ea <_fflush_r+0x22>
 8005334:	080065f4 	.word	0x080065f4
 8005338:	08006614 	.word	0x08006614
 800533c:	080065d4 	.word	0x080065d4

08005340 <std>:
 8005340:	2300      	movs	r3, #0
 8005342:	b510      	push	{r4, lr}
 8005344:	4604      	mov	r4, r0
 8005346:	e9c0 3300 	strd	r3, r3, [r0]
 800534a:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800534e:	6083      	str	r3, [r0, #8]
 8005350:	8181      	strh	r1, [r0, #12]
 8005352:	6643      	str	r3, [r0, #100]	; 0x64
 8005354:	81c2      	strh	r2, [r0, #14]
 8005356:	6183      	str	r3, [r0, #24]
 8005358:	4619      	mov	r1, r3
 800535a:	2208      	movs	r2, #8
 800535c:	305c      	adds	r0, #92	; 0x5c
 800535e:	f7ff f9df 	bl	8004720 <memset>
 8005362:	4b05      	ldr	r3, [pc, #20]	; (8005378 <std+0x38>)
 8005364:	6224      	str	r4, [r4, #32]
 8005366:	6263      	str	r3, [r4, #36]	; 0x24
 8005368:	4b04      	ldr	r3, [pc, #16]	; (800537c <std+0x3c>)
 800536a:	62a3      	str	r3, [r4, #40]	; 0x28
 800536c:	4b04      	ldr	r3, [pc, #16]	; (8005380 <std+0x40>)
 800536e:	62e3      	str	r3, [r4, #44]	; 0x2c
 8005370:	4b04      	ldr	r3, [pc, #16]	; (8005384 <std+0x44>)
 8005372:	6323      	str	r3, [r4, #48]	; 0x30
 8005374:	bd10      	pop	{r4, pc}
 8005376:	bf00      	nop
 8005378:	080056a1 	.word	0x080056a1
 800537c:	080056c3 	.word	0x080056c3
 8005380:	080056fb 	.word	0x080056fb
 8005384:	0800571f 	.word	0x0800571f

08005388 <_cleanup_r>:
 8005388:	4901      	ldr	r1, [pc, #4]	; (8005390 <_cleanup_r+0x8>)
 800538a:	f000 b8af 	b.w	80054ec <_fwalk_reent>
 800538e:	bf00      	nop
 8005390:	080052c9 	.word	0x080052c9

08005394 <__sfmoreglue>:
 8005394:	2268      	movs	r2, #104	; 0x68
 8005396:	b570      	push	{r4, r5, r6, lr}
 8005398:	1e4d      	subs	r5, r1, #1
 800539a:	4355      	muls	r5, r2
 800539c:	460e      	mov	r6, r1
 800539e:	f105 0174 	add.w	r1, r5, #116	; 0x74
 80053a2:	f7ff fa2d 	bl	8004800 <_malloc_r>
 80053a6:	4604      	mov	r4, r0
 80053a8:	b140      	cbz	r0, 80053bc <__sfmoreglue+0x28>
 80053aa:	2100      	movs	r1, #0
 80053ac:	e9c0 1600 	strd	r1, r6, [r0]
 80053b0:	300c      	adds	r0, #12
 80053b2:	60a0      	str	r0, [r4, #8]
 80053b4:	f105 0268 	add.w	r2, r5, #104	; 0x68
 80053b8:	f7ff f9b2 	bl	8004720 <memset>
 80053bc:	4620      	mov	r0, r4
 80053be:	bd70      	pop	{r4, r5, r6, pc}

080053c0 <__sfp_lock_acquire>:
 80053c0:	4801      	ldr	r0, [pc, #4]	; (80053c8 <__sfp_lock_acquire+0x8>)
 80053c2:	f000 b8b3 	b.w	800552c <__retarget_lock_acquire_recursive>
 80053c6:	bf00      	nop
 80053c8:	20000199 	.word	0x20000199

080053cc <__sfp_lock_release>:
 80053cc:	4801      	ldr	r0, [pc, #4]	; (80053d4 <__sfp_lock_release+0x8>)
 80053ce:	f000 b8ae 	b.w	800552e <__retarget_lock_release_recursive>
 80053d2:	bf00      	nop
 80053d4:	20000199 	.word	0x20000199

080053d8 <__sinit_lock_acquire>:
 80053d8:	4801      	ldr	r0, [pc, #4]	; (80053e0 <__sinit_lock_acquire+0x8>)
 80053da:	f000 b8a7 	b.w	800552c <__retarget_lock_acquire_recursive>
 80053de:	bf00      	nop
 80053e0:	2000019a 	.word	0x2000019a

080053e4 <__sinit_lock_release>:
 80053e4:	4801      	ldr	r0, [pc, #4]	; (80053ec <__sinit_lock_release+0x8>)
 80053e6:	f000 b8a2 	b.w	800552e <__retarget_lock_release_recursive>
 80053ea:	bf00      	nop
 80053ec:	2000019a 	.word	0x2000019a

080053f0 <__sinit>:
 80053f0:	b510      	push	{r4, lr}
 80053f2:	4604      	mov	r4, r0
 80053f4:	f7ff fff0 	bl	80053d8 <__sinit_lock_acquire>
 80053f8:	69a3      	ldr	r3, [r4, #24]
 80053fa:	b11b      	cbz	r3, 8005404 <__sinit+0x14>
 80053fc:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8005400:	f7ff bff0 	b.w	80053e4 <__sinit_lock_release>
 8005404:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 8005408:	6523      	str	r3, [r4, #80]	; 0x50
 800540a:	4b13      	ldr	r3, [pc, #76]	; (8005458 <__sinit+0x68>)
 800540c:	4a13      	ldr	r2, [pc, #76]	; (800545c <__sinit+0x6c>)
 800540e:	681b      	ldr	r3, [r3, #0]
 8005410:	62a2      	str	r2, [r4, #40]	; 0x28
 8005412:	42a3      	cmp	r3, r4
 8005414:	bf08      	it	eq
 8005416:	2301      	moveq	r3, #1
 8005418:	4620      	mov	r0, r4
 800541a:	bf08      	it	eq
 800541c:	61a3      	streq	r3, [r4, #24]
 800541e:	f000 f81f 	bl	8005460 <__sfp>
 8005422:	6060      	str	r0, [r4, #4]
 8005424:	4620      	mov	r0, r4
 8005426:	f000 f81b 	bl	8005460 <__sfp>
 800542a:	60a0      	str	r0, [r4, #8]
 800542c:	4620      	mov	r0, r4
 800542e:	f000 f817 	bl	8005460 <__sfp>
 8005432:	2200      	movs	r2, #0
 8005434:	2104      	movs	r1, #4
 8005436:	60e0      	str	r0, [r4, #12]
 8005438:	6860      	ldr	r0, [r4, #4]
 800543a:	f7ff ff81 	bl	8005340 <std>
 800543e:	2201      	movs	r2, #1
 8005440:	2109      	movs	r1, #9
 8005442:	68a0      	ldr	r0, [r4, #8]
 8005444:	f7ff ff7c 	bl	8005340 <std>
 8005448:	2202      	movs	r2, #2
 800544a:	2112      	movs	r1, #18
 800544c:	68e0      	ldr	r0, [r4, #12]
 800544e:	f7ff ff77 	bl	8005340 <std>
 8005452:	2301      	movs	r3, #1
 8005454:	61a3      	str	r3, [r4, #24]
 8005456:	e7d1      	b.n	80053fc <__sinit+0xc>
 8005458:	080064ec 	.word	0x080064ec
 800545c:	08005389 	.word	0x08005389

08005460 <__sfp>:
 8005460:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005462:	4607      	mov	r7, r0
 8005464:	f7ff ffac 	bl	80053c0 <__sfp_lock_acquire>
 8005468:	4b1e      	ldr	r3, [pc, #120]	; (80054e4 <__sfp+0x84>)
 800546a:	681e      	ldr	r6, [r3, #0]
 800546c:	69b3      	ldr	r3, [r6, #24]
 800546e:	b913      	cbnz	r3, 8005476 <__sfp+0x16>
 8005470:	4630      	mov	r0, r6
 8005472:	f7ff ffbd 	bl	80053f0 <__sinit>
 8005476:	3648      	adds	r6, #72	; 0x48
 8005478:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 800547c:	3b01      	subs	r3, #1
 800547e:	d503      	bpl.n	8005488 <__sfp+0x28>
 8005480:	6833      	ldr	r3, [r6, #0]
 8005482:	b30b      	cbz	r3, 80054c8 <__sfp+0x68>
 8005484:	6836      	ldr	r6, [r6, #0]
 8005486:	e7f7      	b.n	8005478 <__sfp+0x18>
 8005488:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 800548c:	b9d5      	cbnz	r5, 80054c4 <__sfp+0x64>
 800548e:	4b16      	ldr	r3, [pc, #88]	; (80054e8 <__sfp+0x88>)
 8005490:	f104 0058 	add.w	r0, r4, #88	; 0x58
 8005494:	60e3      	str	r3, [r4, #12]
 8005496:	6665      	str	r5, [r4, #100]	; 0x64
 8005498:	f000 f847 	bl	800552a <__retarget_lock_init_recursive>
 800549c:	f7ff ff96 	bl	80053cc <__sfp_lock_release>
 80054a0:	2208      	movs	r2, #8
 80054a2:	4629      	mov	r1, r5
 80054a4:	e9c4 5501 	strd	r5, r5, [r4, #4]
 80054a8:	e9c4 5504 	strd	r5, r5, [r4, #16]
 80054ac:	6025      	str	r5, [r4, #0]
 80054ae:	61a5      	str	r5, [r4, #24]
 80054b0:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 80054b4:	f7ff f934 	bl	8004720 <memset>
 80054b8:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 80054bc:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 80054c0:	4620      	mov	r0, r4
 80054c2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80054c4:	3468      	adds	r4, #104	; 0x68
 80054c6:	e7d9      	b.n	800547c <__sfp+0x1c>
 80054c8:	2104      	movs	r1, #4
 80054ca:	4638      	mov	r0, r7
 80054cc:	f7ff ff62 	bl	8005394 <__sfmoreglue>
 80054d0:	4604      	mov	r4, r0
 80054d2:	6030      	str	r0, [r6, #0]
 80054d4:	2800      	cmp	r0, #0
 80054d6:	d1d5      	bne.n	8005484 <__sfp+0x24>
 80054d8:	f7ff ff78 	bl	80053cc <__sfp_lock_release>
 80054dc:	230c      	movs	r3, #12
 80054de:	603b      	str	r3, [r7, #0]
 80054e0:	e7ee      	b.n	80054c0 <__sfp+0x60>
 80054e2:	bf00      	nop
 80054e4:	080064ec 	.word	0x080064ec
 80054e8:	ffff0001 	.word	0xffff0001

080054ec <_fwalk_reent>:
 80054ec:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80054f0:	4606      	mov	r6, r0
 80054f2:	4688      	mov	r8, r1
 80054f4:	2700      	movs	r7, #0
 80054f6:	f100 0448 	add.w	r4, r0, #72	; 0x48
 80054fa:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 80054fe:	f1b9 0901 	subs.w	r9, r9, #1
 8005502:	d505      	bpl.n	8005510 <_fwalk_reent+0x24>
 8005504:	6824      	ldr	r4, [r4, #0]
 8005506:	2c00      	cmp	r4, #0
 8005508:	d1f7      	bne.n	80054fa <_fwalk_reent+0xe>
 800550a:	4638      	mov	r0, r7
 800550c:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8005510:	89ab      	ldrh	r3, [r5, #12]
 8005512:	2b01      	cmp	r3, #1
 8005514:	d907      	bls.n	8005526 <_fwalk_reent+0x3a>
 8005516:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800551a:	3301      	adds	r3, #1
 800551c:	d003      	beq.n	8005526 <_fwalk_reent+0x3a>
 800551e:	4629      	mov	r1, r5
 8005520:	4630      	mov	r0, r6
 8005522:	47c0      	blx	r8
 8005524:	4307      	orrs	r7, r0
 8005526:	3568      	adds	r5, #104	; 0x68
 8005528:	e7e9      	b.n	80054fe <_fwalk_reent+0x12>

0800552a <__retarget_lock_init_recursive>:
 800552a:	4770      	bx	lr

0800552c <__retarget_lock_acquire_recursive>:
 800552c:	4770      	bx	lr

0800552e <__retarget_lock_release_recursive>:
 800552e:	4770      	bx	lr

08005530 <__swhatbuf_r>:
 8005530:	b570      	push	{r4, r5, r6, lr}
 8005532:	460e      	mov	r6, r1
 8005534:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8005538:	4614      	mov	r4, r2
 800553a:	2900      	cmp	r1, #0
 800553c:	461d      	mov	r5, r3
 800553e:	b096      	sub	sp, #88	; 0x58
 8005540:	da08      	bge.n	8005554 <__swhatbuf_r+0x24>
 8005542:	2200      	movs	r2, #0
 8005544:	f9b6 300c 	ldrsh.w	r3, [r6, #12]
 8005548:	602a      	str	r2, [r5, #0]
 800554a:	061a      	lsls	r2, r3, #24
 800554c:	d410      	bmi.n	8005570 <__swhatbuf_r+0x40>
 800554e:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8005552:	e00e      	b.n	8005572 <__swhatbuf_r+0x42>
 8005554:	466a      	mov	r2, sp
 8005556:	f000 f909 	bl	800576c <_fstat_r>
 800555a:	2800      	cmp	r0, #0
 800555c:	dbf1      	blt.n	8005542 <__swhatbuf_r+0x12>
 800555e:	9a01      	ldr	r2, [sp, #4]
 8005560:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 8005564:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 8005568:	425a      	negs	r2, r3
 800556a:	415a      	adcs	r2, r3
 800556c:	602a      	str	r2, [r5, #0]
 800556e:	e7ee      	b.n	800554e <__swhatbuf_r+0x1e>
 8005570:	2340      	movs	r3, #64	; 0x40
 8005572:	2000      	movs	r0, #0
 8005574:	6023      	str	r3, [r4, #0]
 8005576:	b016      	add	sp, #88	; 0x58
 8005578:	bd70      	pop	{r4, r5, r6, pc}
	...

0800557c <__smakebuf_r>:
 800557c:	898b      	ldrh	r3, [r1, #12]
 800557e:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8005580:	079d      	lsls	r5, r3, #30
 8005582:	4606      	mov	r6, r0
 8005584:	460c      	mov	r4, r1
 8005586:	d507      	bpl.n	8005598 <__smakebuf_r+0x1c>
 8005588:	f104 0347 	add.w	r3, r4, #71	; 0x47
 800558c:	6023      	str	r3, [r4, #0]
 800558e:	6123      	str	r3, [r4, #16]
 8005590:	2301      	movs	r3, #1
 8005592:	6163      	str	r3, [r4, #20]
 8005594:	b002      	add	sp, #8
 8005596:	bd70      	pop	{r4, r5, r6, pc}
 8005598:	466a      	mov	r2, sp
 800559a:	ab01      	add	r3, sp, #4
 800559c:	f7ff ffc8 	bl	8005530 <__swhatbuf_r>
 80055a0:	9900      	ldr	r1, [sp, #0]
 80055a2:	4605      	mov	r5, r0
 80055a4:	4630      	mov	r0, r6
 80055a6:	f7ff f92b 	bl	8004800 <_malloc_r>
 80055aa:	b948      	cbnz	r0, 80055c0 <__smakebuf_r+0x44>
 80055ac:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80055b0:	059a      	lsls	r2, r3, #22
 80055b2:	d4ef      	bmi.n	8005594 <__smakebuf_r+0x18>
 80055b4:	f023 0303 	bic.w	r3, r3, #3
 80055b8:	f043 0302 	orr.w	r3, r3, #2
 80055bc:	81a3      	strh	r3, [r4, #12]
 80055be:	e7e3      	b.n	8005588 <__smakebuf_r+0xc>
 80055c0:	4b0d      	ldr	r3, [pc, #52]	; (80055f8 <__smakebuf_r+0x7c>)
 80055c2:	62b3      	str	r3, [r6, #40]	; 0x28
 80055c4:	89a3      	ldrh	r3, [r4, #12]
 80055c6:	6020      	str	r0, [r4, #0]
 80055c8:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80055cc:	81a3      	strh	r3, [r4, #12]
 80055ce:	9b00      	ldr	r3, [sp, #0]
 80055d0:	6120      	str	r0, [r4, #16]
 80055d2:	6163      	str	r3, [r4, #20]
 80055d4:	9b01      	ldr	r3, [sp, #4]
 80055d6:	b15b      	cbz	r3, 80055f0 <__smakebuf_r+0x74>
 80055d8:	4630      	mov	r0, r6
 80055da:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80055de:	f000 f8d7 	bl	8005790 <_isatty_r>
 80055e2:	b128      	cbz	r0, 80055f0 <__smakebuf_r+0x74>
 80055e4:	89a3      	ldrh	r3, [r4, #12]
 80055e6:	f023 0303 	bic.w	r3, r3, #3
 80055ea:	f043 0301 	orr.w	r3, r3, #1
 80055ee:	81a3      	strh	r3, [r4, #12]
 80055f0:	89a0      	ldrh	r0, [r4, #12]
 80055f2:	4305      	orrs	r5, r0
 80055f4:	81a5      	strh	r5, [r4, #12]
 80055f6:	e7cd      	b.n	8005594 <__smakebuf_r+0x18>
 80055f8:	08005389 	.word	0x08005389

080055fc <memchr>:
 80055fc:	4603      	mov	r3, r0
 80055fe:	b510      	push	{r4, lr}
 8005600:	b2c9      	uxtb	r1, r1
 8005602:	4402      	add	r2, r0
 8005604:	4293      	cmp	r3, r2
 8005606:	4618      	mov	r0, r3
 8005608:	d101      	bne.n	800560e <memchr+0x12>
 800560a:	2000      	movs	r0, #0
 800560c:	e003      	b.n	8005616 <memchr+0x1a>
 800560e:	7804      	ldrb	r4, [r0, #0]
 8005610:	3301      	adds	r3, #1
 8005612:	428c      	cmp	r4, r1
 8005614:	d1f6      	bne.n	8005604 <memchr+0x8>
 8005616:	bd10      	pop	{r4, pc}

08005618 <_raise_r>:
 8005618:	291f      	cmp	r1, #31
 800561a:	b538      	push	{r3, r4, r5, lr}
 800561c:	4604      	mov	r4, r0
 800561e:	460d      	mov	r5, r1
 8005620:	d904      	bls.n	800562c <_raise_r+0x14>
 8005622:	2316      	movs	r3, #22
 8005624:	6003      	str	r3, [r0, #0]
 8005626:	f04f 30ff 	mov.w	r0, #4294967295
 800562a:	bd38      	pop	{r3, r4, r5, pc}
 800562c:	6c42      	ldr	r2, [r0, #68]	; 0x44
 800562e:	b112      	cbz	r2, 8005636 <_raise_r+0x1e>
 8005630:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8005634:	b94b      	cbnz	r3, 800564a <_raise_r+0x32>
 8005636:	4620      	mov	r0, r4
 8005638:	f000 f830 	bl	800569c <_getpid_r>
 800563c:	462a      	mov	r2, r5
 800563e:	4601      	mov	r1, r0
 8005640:	4620      	mov	r0, r4
 8005642:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8005646:	f000 b817 	b.w	8005678 <_kill_r>
 800564a:	2b01      	cmp	r3, #1
 800564c:	d00a      	beq.n	8005664 <_raise_r+0x4c>
 800564e:	1c59      	adds	r1, r3, #1
 8005650:	d103      	bne.n	800565a <_raise_r+0x42>
 8005652:	2316      	movs	r3, #22
 8005654:	6003      	str	r3, [r0, #0]
 8005656:	2001      	movs	r0, #1
 8005658:	e7e7      	b.n	800562a <_raise_r+0x12>
 800565a:	2400      	movs	r4, #0
 800565c:	4628      	mov	r0, r5
 800565e:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 8005662:	4798      	blx	r3
 8005664:	2000      	movs	r0, #0
 8005666:	e7e0      	b.n	800562a <_raise_r+0x12>

08005668 <raise>:
 8005668:	4b02      	ldr	r3, [pc, #8]	; (8005674 <raise+0xc>)
 800566a:	4601      	mov	r1, r0
 800566c:	6818      	ldr	r0, [r3, #0]
 800566e:	f7ff bfd3 	b.w	8005618 <_raise_r>
 8005672:	bf00      	nop
 8005674:	20000014 	.word	0x20000014

08005678 <_kill_r>:
 8005678:	b538      	push	{r3, r4, r5, lr}
 800567a:	2300      	movs	r3, #0
 800567c:	4d06      	ldr	r5, [pc, #24]	; (8005698 <_kill_r+0x20>)
 800567e:	4604      	mov	r4, r0
 8005680:	4608      	mov	r0, r1
 8005682:	4611      	mov	r1, r2
 8005684:	602b      	str	r3, [r5, #0]
 8005686:	f7fd f996 	bl	80029b6 <_kill>
 800568a:	1c43      	adds	r3, r0, #1
 800568c:	d102      	bne.n	8005694 <_kill_r+0x1c>
 800568e:	682b      	ldr	r3, [r5, #0]
 8005690:	b103      	cbz	r3, 8005694 <_kill_r+0x1c>
 8005692:	6023      	str	r3, [r4, #0]
 8005694:	bd38      	pop	{r3, r4, r5, pc}
 8005696:	bf00      	nop
 8005698:	20000194 	.word	0x20000194

0800569c <_getpid_r>:
 800569c:	f7fd b984 	b.w	80029a8 <_getpid>

080056a0 <__sread>:
 80056a0:	b510      	push	{r4, lr}
 80056a2:	460c      	mov	r4, r1
 80056a4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80056a8:	f000 f894 	bl	80057d4 <_read_r>
 80056ac:	2800      	cmp	r0, #0
 80056ae:	bfab      	itete	ge
 80056b0:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 80056b2:	89a3      	ldrhlt	r3, [r4, #12]
 80056b4:	181b      	addge	r3, r3, r0
 80056b6:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 80056ba:	bfac      	ite	ge
 80056bc:	6563      	strge	r3, [r4, #84]	; 0x54
 80056be:	81a3      	strhlt	r3, [r4, #12]
 80056c0:	bd10      	pop	{r4, pc}

080056c2 <__swrite>:
 80056c2:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80056c6:	461f      	mov	r7, r3
 80056c8:	898b      	ldrh	r3, [r1, #12]
 80056ca:	4605      	mov	r5, r0
 80056cc:	05db      	lsls	r3, r3, #23
 80056ce:	460c      	mov	r4, r1
 80056d0:	4616      	mov	r6, r2
 80056d2:	d505      	bpl.n	80056e0 <__swrite+0x1e>
 80056d4:	2302      	movs	r3, #2
 80056d6:	2200      	movs	r2, #0
 80056d8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80056dc:	f000 f868 	bl	80057b0 <_lseek_r>
 80056e0:	89a3      	ldrh	r3, [r4, #12]
 80056e2:	4632      	mov	r2, r6
 80056e4:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 80056e8:	81a3      	strh	r3, [r4, #12]
 80056ea:	4628      	mov	r0, r5
 80056ec:	463b      	mov	r3, r7
 80056ee:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80056f2:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80056f6:	f000 b817 	b.w	8005728 <_write_r>

080056fa <__sseek>:
 80056fa:	b510      	push	{r4, lr}
 80056fc:	460c      	mov	r4, r1
 80056fe:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8005702:	f000 f855 	bl	80057b0 <_lseek_r>
 8005706:	1c43      	adds	r3, r0, #1
 8005708:	89a3      	ldrh	r3, [r4, #12]
 800570a:	bf15      	itete	ne
 800570c:	6560      	strne	r0, [r4, #84]	; 0x54
 800570e:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 8005712:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 8005716:	81a3      	strheq	r3, [r4, #12]
 8005718:	bf18      	it	ne
 800571a:	81a3      	strhne	r3, [r4, #12]
 800571c:	bd10      	pop	{r4, pc}

0800571e <__sclose>:
 800571e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8005722:	f000 b813 	b.w	800574c <_close_r>
	...

08005728 <_write_r>:
 8005728:	b538      	push	{r3, r4, r5, lr}
 800572a:	4604      	mov	r4, r0
 800572c:	4608      	mov	r0, r1
 800572e:	4611      	mov	r1, r2
 8005730:	2200      	movs	r2, #0
 8005732:	4d05      	ldr	r5, [pc, #20]	; (8005748 <_write_r+0x20>)
 8005734:	602a      	str	r2, [r5, #0]
 8005736:	461a      	mov	r2, r3
 8005738:	f7fd f974 	bl	8002a24 <_write>
 800573c:	1c43      	adds	r3, r0, #1
 800573e:	d102      	bne.n	8005746 <_write_r+0x1e>
 8005740:	682b      	ldr	r3, [r5, #0]
 8005742:	b103      	cbz	r3, 8005746 <_write_r+0x1e>
 8005744:	6023      	str	r3, [r4, #0]
 8005746:	bd38      	pop	{r3, r4, r5, pc}
 8005748:	20000194 	.word	0x20000194

0800574c <_close_r>:
 800574c:	b538      	push	{r3, r4, r5, lr}
 800574e:	2300      	movs	r3, #0
 8005750:	4d05      	ldr	r5, [pc, #20]	; (8005768 <_close_r+0x1c>)
 8005752:	4604      	mov	r4, r0
 8005754:	4608      	mov	r0, r1
 8005756:	602b      	str	r3, [r5, #0]
 8005758:	f7fd f980 	bl	8002a5c <_close>
 800575c:	1c43      	adds	r3, r0, #1
 800575e:	d102      	bne.n	8005766 <_close_r+0x1a>
 8005760:	682b      	ldr	r3, [r5, #0]
 8005762:	b103      	cbz	r3, 8005766 <_close_r+0x1a>
 8005764:	6023      	str	r3, [r4, #0]
 8005766:	bd38      	pop	{r3, r4, r5, pc}
 8005768:	20000194 	.word	0x20000194

0800576c <_fstat_r>:
 800576c:	b538      	push	{r3, r4, r5, lr}
 800576e:	2300      	movs	r3, #0
 8005770:	4d06      	ldr	r5, [pc, #24]	; (800578c <_fstat_r+0x20>)
 8005772:	4604      	mov	r4, r0
 8005774:	4608      	mov	r0, r1
 8005776:	4611      	mov	r1, r2
 8005778:	602b      	str	r3, [r5, #0]
 800577a:	f7fd f97a 	bl	8002a72 <_fstat>
 800577e:	1c43      	adds	r3, r0, #1
 8005780:	d102      	bne.n	8005788 <_fstat_r+0x1c>
 8005782:	682b      	ldr	r3, [r5, #0]
 8005784:	b103      	cbz	r3, 8005788 <_fstat_r+0x1c>
 8005786:	6023      	str	r3, [r4, #0]
 8005788:	bd38      	pop	{r3, r4, r5, pc}
 800578a:	bf00      	nop
 800578c:	20000194 	.word	0x20000194

08005790 <_isatty_r>:
 8005790:	b538      	push	{r3, r4, r5, lr}
 8005792:	2300      	movs	r3, #0
 8005794:	4d05      	ldr	r5, [pc, #20]	; (80057ac <_isatty_r+0x1c>)
 8005796:	4604      	mov	r4, r0
 8005798:	4608      	mov	r0, r1
 800579a:	602b      	str	r3, [r5, #0]
 800579c:	f7fd f978 	bl	8002a90 <_isatty>
 80057a0:	1c43      	adds	r3, r0, #1
 80057a2:	d102      	bne.n	80057aa <_isatty_r+0x1a>
 80057a4:	682b      	ldr	r3, [r5, #0]
 80057a6:	b103      	cbz	r3, 80057aa <_isatty_r+0x1a>
 80057a8:	6023      	str	r3, [r4, #0]
 80057aa:	bd38      	pop	{r3, r4, r5, pc}
 80057ac:	20000194 	.word	0x20000194

080057b0 <_lseek_r>:
 80057b0:	b538      	push	{r3, r4, r5, lr}
 80057b2:	4604      	mov	r4, r0
 80057b4:	4608      	mov	r0, r1
 80057b6:	4611      	mov	r1, r2
 80057b8:	2200      	movs	r2, #0
 80057ba:	4d05      	ldr	r5, [pc, #20]	; (80057d0 <_lseek_r+0x20>)
 80057bc:	602a      	str	r2, [r5, #0]
 80057be:	461a      	mov	r2, r3
 80057c0:	f7fd f970 	bl	8002aa4 <_lseek>
 80057c4:	1c43      	adds	r3, r0, #1
 80057c6:	d102      	bne.n	80057ce <_lseek_r+0x1e>
 80057c8:	682b      	ldr	r3, [r5, #0]
 80057ca:	b103      	cbz	r3, 80057ce <_lseek_r+0x1e>
 80057cc:	6023      	str	r3, [r4, #0]
 80057ce:	bd38      	pop	{r3, r4, r5, pc}
 80057d0:	20000194 	.word	0x20000194

080057d4 <_read_r>:
 80057d4:	b538      	push	{r3, r4, r5, lr}
 80057d6:	4604      	mov	r4, r0
 80057d8:	4608      	mov	r0, r1
 80057da:	4611      	mov	r1, r2
 80057dc:	2200      	movs	r2, #0
 80057de:	4d05      	ldr	r5, [pc, #20]	; (80057f4 <_read_r+0x20>)
 80057e0:	602a      	str	r2, [r5, #0]
 80057e2:	461a      	mov	r2, r3
 80057e4:	f7fd f901 	bl	80029ea <_read>
 80057e8:	1c43      	adds	r3, r0, #1
 80057ea:	d102      	bne.n	80057f2 <_read_r+0x1e>
 80057ec:	682b      	ldr	r3, [r5, #0]
 80057ee:	b103      	cbz	r3, 80057f2 <_read_r+0x1e>
 80057f0:	6023      	str	r3, [r4, #0]
 80057f2:	bd38      	pop	{r3, r4, r5, pc}
 80057f4:	20000194 	.word	0x20000194

080057f8 <floor>:
 80057f8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80057fc:	f3c1 580a 	ubfx	r8, r1, #20, #11
 8005800:	f2a8 36ff 	subw	r6, r8, #1023	; 0x3ff
 8005804:	2e13      	cmp	r6, #19
 8005806:	4602      	mov	r2, r0
 8005808:	460b      	mov	r3, r1
 800580a:	4607      	mov	r7, r0
 800580c:	460c      	mov	r4, r1
 800580e:	4605      	mov	r5, r0
 8005810:	dc33      	bgt.n	800587a <floor+0x82>
 8005812:	2e00      	cmp	r6, #0
 8005814:	da14      	bge.n	8005840 <floor+0x48>
 8005816:	a334      	add	r3, pc, #208	; (adr r3, 80058e8 <floor+0xf0>)
 8005818:	e9d3 2300 	ldrd	r2, r3, [r3]
 800581c:	f7fa fca6 	bl	800016c <__adddf3>
 8005820:	2200      	movs	r2, #0
 8005822:	2300      	movs	r3, #0
 8005824:	f7fb f8e8 	bl	80009f8 <__aeabi_dcmpgt>
 8005828:	b138      	cbz	r0, 800583a <floor+0x42>
 800582a:	2c00      	cmp	r4, #0
 800582c:	da58      	bge.n	80058e0 <floor+0xe8>
 800582e:	f024 4300 	bic.w	r3, r4, #2147483648	; 0x80000000
 8005832:	431d      	orrs	r5, r3
 8005834:	d001      	beq.n	800583a <floor+0x42>
 8005836:	2500      	movs	r5, #0
 8005838:	4c2d      	ldr	r4, [pc, #180]	; (80058f0 <floor+0xf8>)
 800583a:	4623      	mov	r3, r4
 800583c:	462f      	mov	r7, r5
 800583e:	e025      	b.n	800588c <floor+0x94>
 8005840:	4a2c      	ldr	r2, [pc, #176]	; (80058f4 <floor+0xfc>)
 8005842:	fa42 f806 	asr.w	r8, r2, r6
 8005846:	ea01 0208 	and.w	r2, r1, r8
 800584a:	4302      	orrs	r2, r0
 800584c:	d01e      	beq.n	800588c <floor+0x94>
 800584e:	a326      	add	r3, pc, #152	; (adr r3, 80058e8 <floor+0xf0>)
 8005850:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005854:	f7fa fc8a 	bl	800016c <__adddf3>
 8005858:	2200      	movs	r2, #0
 800585a:	2300      	movs	r3, #0
 800585c:	f7fb f8cc 	bl	80009f8 <__aeabi_dcmpgt>
 8005860:	2800      	cmp	r0, #0
 8005862:	d0ea      	beq.n	800583a <floor+0x42>
 8005864:	2c00      	cmp	r4, #0
 8005866:	bfbe      	ittt	lt
 8005868:	f44f 1380 	movlt.w	r3, #1048576	; 0x100000
 800586c:	fa43 f606 	asrlt.w	r6, r3, r6
 8005870:	19a4      	addlt	r4, r4, r6
 8005872:	2500      	movs	r5, #0
 8005874:	ea24 0408 	bic.w	r4, r4, r8
 8005878:	e7df      	b.n	800583a <floor+0x42>
 800587a:	2e33      	cmp	r6, #51	; 0x33
 800587c:	dd0a      	ble.n	8005894 <floor+0x9c>
 800587e:	f5b6 6f80 	cmp.w	r6, #1024	; 0x400
 8005882:	d103      	bne.n	800588c <floor+0x94>
 8005884:	f7fa fc72 	bl	800016c <__adddf3>
 8005888:	4607      	mov	r7, r0
 800588a:	460b      	mov	r3, r1
 800588c:	4638      	mov	r0, r7
 800588e:	4619      	mov	r1, r3
 8005890:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8005894:	f04f 32ff 	mov.w	r2, #4294967295
 8005898:	f2a8 4813 	subw	r8, r8, #1043	; 0x413
 800589c:	fa22 f808 	lsr.w	r8, r2, r8
 80058a0:	ea18 0f00 	tst.w	r8, r0
 80058a4:	d0f2      	beq.n	800588c <floor+0x94>
 80058a6:	a310      	add	r3, pc, #64	; (adr r3, 80058e8 <floor+0xf0>)
 80058a8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80058ac:	f7fa fc5e 	bl	800016c <__adddf3>
 80058b0:	2200      	movs	r2, #0
 80058b2:	2300      	movs	r3, #0
 80058b4:	f7fb f8a0 	bl	80009f8 <__aeabi_dcmpgt>
 80058b8:	2800      	cmp	r0, #0
 80058ba:	d0be      	beq.n	800583a <floor+0x42>
 80058bc:	2c00      	cmp	r4, #0
 80058be:	da02      	bge.n	80058c6 <floor+0xce>
 80058c0:	2e14      	cmp	r6, #20
 80058c2:	d103      	bne.n	80058cc <floor+0xd4>
 80058c4:	3401      	adds	r4, #1
 80058c6:	ea25 0508 	bic.w	r5, r5, r8
 80058ca:	e7b6      	b.n	800583a <floor+0x42>
 80058cc:	2301      	movs	r3, #1
 80058ce:	f1c6 0634 	rsb	r6, r6, #52	; 0x34
 80058d2:	fa03 f606 	lsl.w	r6, r3, r6
 80058d6:	4435      	add	r5, r6
 80058d8:	42bd      	cmp	r5, r7
 80058da:	bf38      	it	cc
 80058dc:	18e4      	addcc	r4, r4, r3
 80058de:	e7f2      	b.n	80058c6 <floor+0xce>
 80058e0:	2500      	movs	r5, #0
 80058e2:	462c      	mov	r4, r5
 80058e4:	e7a9      	b.n	800583a <floor+0x42>
 80058e6:	bf00      	nop
 80058e8:	8800759c 	.word	0x8800759c
 80058ec:	7e37e43c 	.word	0x7e37e43c
 80058f0:	bff00000 	.word	0xbff00000
 80058f4:	000fffff 	.word	0x000fffff

080058f8 <_init>:
 80058f8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80058fa:	bf00      	nop
 80058fc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80058fe:	bc08      	pop	{r3}
 8005900:	469e      	mov	lr, r3
 8005902:	4770      	bx	lr

08005904 <_fini>:
 8005904:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005906:	bf00      	nop
 8005908:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800590a:	bc08      	pop	{r3}
 800590c:	469e      	mov	lr, r3
 800590e:	4770      	bx	lr
