
 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.53 (git sha1 53c22ab7c, g++ 13.3.0-6ubuntu2~24.04 -fPIC -O3)

-- Executing script file `yosys.slang.f' --

1. Executing SLANG frontend.
Top level design units:
    clock_gater

Build succeeded: 0 errors, 0 warnings

1.1. Executing UNDRIVEN pass. (resolve undriven signals)

1.2. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Found and cleaned up 1 empty switch in `\clock_gater.$25'.
Found and cleaned up 1 empty switch in `\clock_gater.$17'.
Found and cleaned up 1 empty switch in `\clock_gater.$9'.
Found and cleaned up 1 empty switch in `\clock_gater.$1'.
Cleaned up 4 empty switches.

1.3. Executing TRIBUF pass.

1.4. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Removed a total of 0 dead cases.

1.5. Executing PROC_PRUNE pass (remove redundant assignments in processes).
Removed 0 redundant assignments.
Promoted 0 assignments to connections.

1.6. Executing PROC_INIT pass (extract init attributes).

1.7. Executing PROC_ROM pass (convert switches to ROMs).
Converted 0 switches.
<suppressed ~4 debug messages>

1.8. Executing PROC_MUX pass (convert decision trees to multiplexers).
Creating decoders for process `\clock_gater.$25'.
     1/3: $enable_latched[3]$27
     2/3: $29
     3/3: $28
Creating decoders for process `\clock_gater.$17'.
     1/3: $enable_latched[2]$19
     2/3: $21
     3/3: $20
Creating decoders for process `\clock_gater.$9'.
     1/3: $enable_latched[1]$11
     2/3: $13
     3/3: $12
Creating decoders for process `\clock_gater.$1'.
     1/3: $enable_latched[0]$3
     2/3: $5
     3/3: $4

1.9. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Found and cleaned up 1 empty switch in `\clock_gater.$25'.
Removing empty process `clock_gater.$25'.
Found and cleaned up 1 empty switch in `\clock_gater.$17'.
Removing empty process `clock_gater.$17'.
Found and cleaned up 1 empty switch in `\clock_gater.$9'.
Removing empty process `clock_gater.$9'.
Found and cleaned up 1 empty switch in `\clock_gater.$1'.
Removing empty process `clock_gater.$1'.
Cleaned up 4 empty switches.

1.10. Executing OPT_EXPR pass (perform const folding).
Optimizing module clock_gater.
<suppressed ~16 debug messages>

2. Executing Verilog backend.

2.1. Executing BMUXMAP pass.

2.2. Executing DEMUXMAP pass.
Dumping module `\clock_gater'.

1 modules:
  clock_gater

End of script. Logfile hash: f039f14610, CPU: user 0.01s system 0.00s, MEM: 24.27 MB peak
Yosys 0.53 (git sha1 53c22ab7c, g++ 13.3.0-6ubuntu2~24.04 -fPIC -O3)
Time spent: 35% 2x read_slang (0 sec), 22% 1x opt_expr (0 sec), ...
INFO: [UNKNOWN] subprocess_run_background: returncode=0
