

================================================================
== Vitis HLS Report for 'conv_fprop2_Pipeline_VITIS_LOOP_84_3_VITIS_LOOP_86_4'
================================================================
* Date:           Wed Mar 12 17:42:18 2025

* Version:        2024.2 (Build 5238294 on Nov  8 2024)
* Project:        prj
* Solution:       conv_fprop2_sol (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcvu19p-fsvb3824-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.30 ns|  2.983 ns|     0.89 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |  Latency (cycles) |  Latency (absolute) |  Interval |                    Pipeline                    |
    |   min   |   max   |    min   |    max   | min | max |                      Type                      |
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |        ?|        ?|         ?|         ?|    0|    0|  loop auto-rewind stp (delay=0 clock cycles(s))|
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |             Loop Name             |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_84_3_VITIS_LOOP_86_4  |        ?|        ?|        23|          7|          1|     ?|       yes|
        +-----------------------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     1|        -|        -|    -|
|Expression           |        -|     -|        0|     2609|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        -|    12|      553|      176|    -|
|Memory               |        -|     -|        -|        -|    -|
|Multiplexer          |        -|     -|        0|      142|    -|
|Register             |        -|     -|      730|       32|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        0|    13|     1283|     2959|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1080|   960|  2042880|  1021440|   80|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        0|     1|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4320|  3840|  8171520|  4085760|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |        0|    ~0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    +----------------------------------+-------------------------------+---------+----+-----+-----+-----+
    |             Instance             |             Module            | BRAM_18K| DSP|  FF | LUT | URAM|
    +----------------------------------+-------------------------------+---------+----+-----+-----+-----+
    |dmul_64ns_64ns_64_8_max_dsp_1_U4  |dmul_64ns_64ns_64_8_max_dsp_1  |        0|   8|  388|  127|    0|
    |mul_31ns_32s_58_2_1_U5            |mul_31ns_32s_58_2_1            |        0|   4|  165|   49|    0|
    +----------------------------------+-------------------------------+---------+----+-----+-----+-----+
    |Total                             |                               |        0|  12|  553|  176|    0|
    +----------------------------------+-------------------------------+---------+----+-----+-----+-----+

    * DSP: 
    +--------------------------------------------+-----------------------------------------+---------------------+
    |                  Instance                  |                  Module                 |      Expression     |
    +--------------------------------------------+-----------------------------------------+---------------------+
    |ama_addmuladd_17ns_17ns_17s_17ns_17_4_1_U6  |ama_addmuladd_17ns_17ns_17s_17ns_17_4_1  |  i0 + (i1 + i2) * i3|
    +--------------------------------------------+-----------------------------------------+---------------------+

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------+----------+----+---+------+------------+------------+
    |      Variable Name      | Operation| DSP| FF|  LUT | Bitwidth P0| Bitwidth P1|
    +-------------------------+----------+----+---+------+------------+------------+
    |add_ln84_1_fu_204_p2     |         +|   0|  0|    69|          62|           1|
    |add_ln84_fu_213_p2       |         +|   0|  0|    38|          31|           1|
    |add_ln86_fu_269_p2       |         +|   0|  0|    38|          31|           1|
    |add_ln88_2_fu_264_p2     |         +|   0|  0|    65|          58|          58|
    |add_ln88_3_fu_280_p2     |         +|   0|  0|    24|          17|          17|
    |grp_fu_329_p3            |         +|   0|  0|    24|          17|          17|
    |ap_condition_219         |       and|   0|  0|     2|           1|           1|
    |ap_condition_504         |       and|   0|  0|     2|           1|           1|
    |ap_condition_508         |       and|   0|  0|     2|           1|           1|
    |ap_condition_513         |       and|   0|  0|     2|           1|           1|
    |icmp_ln84_fu_199_p2      |      icmp|   0|  0|    69|          62|          62|
    |icmp_ln86_fu_194_p2      |      icmp|   0|  0|    39|          32|          32|
    |lshr_ln88_fu_295_p2      |      lshr|   0|  0|  2171|        3200|        3200|
    |select_ln84_1_fu_219_p3  |    select|   0|  0|    31|           1|          31|
    |select_ln84_fu_245_p3    |    select|   0|  0|    31|           1|          31|
    |ap_enable_pp0            |       xor|   0|  0|     2|           1|           2|
    +-------------------------+----------+----+---+------+------------+------------+
    |Total                    |          |   0|  0|  2609|        3517|        3457|
    +-------------------------+----------+----+---+------+------------+------------+

    * Multiplexer: 
    +----------------------------------+----+-----------+-----+-----------+
    |               Name               | LUT| Input Size| Bits| Total Bits|
    +----------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                         |  43|          8|    1|          8|
    |ap_done_int                       |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0           |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1           |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter3           |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter1_reg  |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter2_reg  |   9|          2|    1|          2|
    |ap_sig_allocacmp_sum_load         |   9|          2|   64|        128|
    |indvar_flatten_fu_76              |   9|          2|   62|        124|
    |m_fu_68                           |   9|          2|   31|         62|
    |n_fu_72                           |   9|          2|   31|         62|
    |sum_fu_64                         |   9|          2|   64|        128|
    +----------------------------------+----+-----------+-----+-----------+
    |Total                             | 142|         30|  259|        524|
    +----------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------------------+----+----+-----+-----------+
    |                 Name                | FF | LUT| Bits| Const Bits|
    +-------------------------------------+----+----+-----+-----------+
    |add_ln88_2_reg_445                   |  58|   0|   58|          0|
    |add_ln88_3_reg_450                   |  17|   0|   17|          0|
    |ap_CS_fsm                            |   7|   0|    7|          0|
    |ap_done_reg                          |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0_reg          |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3              |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg     |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg     |   1|   0|    1|          0|
    |empty_15_reg_435                     |  58|   0|   58|          0|
    |icmp_ln84_reg_416                    |   1|   0|    1|          0|
    |icmp_ln86_reg_411                    |   1|   0|    1|          0|
    |indvar_flatten_fu_76                 |  62|   0|   62|          0|
    |m_1_reg_406                          |  31|   0|   31|          0|
    |m_fu_68                              |  31|   0|   31|          0|
    |mul19_i_reg_480                      |  64|   0|   64|          0|
    |n_fu_72                              |  31|   0|   31|          0|
    |s2_pooling_la_map_data_load_reg_465  |  64|   0|   64|          0|
    |select_ln84_1_reg_420                |  31|   0|   31|          0|
    |sext_ln79_cast_reg_401               |  58|   0|   58|          0|
    |sum_fu_64                            |  64|   0|   64|          0|
    |trunc_ln84_reg_425                   |  17|   0|   17|          0|
    |trunc_ln88_reg_455                   |  64|   0|   64|          0|
    |icmp_ln84_reg_416                    |  64|  32|    1|          0|
    +-------------------------------------+----+----+-----+-----------+
    |Total                                | 730|  32|  667|          0|
    +-------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------------------+-----+------+------------+------------------------------------------------------+--------------+
|            RTL Ports            | Dir | Bits |  Protocol  |                     Source Object                    |    C Type    |
+---------------------------------+-----+------+------------+------------------------------------------------------+--------------+
|ap_clk                           |   in|     1|  ap_ctrl_hs|  conv_fprop2_Pipeline_VITIS_LOOP_84_3_VITIS_LOOP_86_4|  return value|
|ap_rst                           |   in|     1|  ap_ctrl_hs|  conv_fprop2_Pipeline_VITIS_LOOP_84_3_VITIS_LOOP_86_4|  return value|
|ap_start                         |   in|     1|  ap_ctrl_hs|  conv_fprop2_Pipeline_VITIS_LOOP_84_3_VITIS_LOOP_86_4|  return value|
|ap_done                          |  out|     1|  ap_ctrl_hs|  conv_fprop2_Pipeline_VITIS_LOOP_84_3_VITIS_LOOP_86_4|  return value|
|ap_idle                          |  out|     1|  ap_ctrl_hs|  conv_fprop2_Pipeline_VITIS_LOOP_84_3_VITIS_LOOP_86_4|  return value|
|ap_ready                         |  out|     1|  ap_ctrl_hs|  conv_fprop2_Pipeline_VITIS_LOOP_84_3_VITIS_LOOP_86_4|  return value|
|ap_ce                            |   in|     1|  ap_ctrl_hs|  conv_fprop2_Pipeline_VITIS_LOOP_84_3_VITIS_LOOP_86_4|  return value|
|grp_fu_274_p_din0                |  out|    64|  ap_ctrl_hs|  conv_fprop2_Pipeline_VITIS_LOOP_84_3_VITIS_LOOP_86_4|  return value|
|grp_fu_274_p_din1                |  out|    64|  ap_ctrl_hs|  conv_fprop2_Pipeline_VITIS_LOOP_84_3_VITIS_LOOP_86_4|  return value|
|grp_fu_274_p_opcode              |  out|     1|  ap_ctrl_hs|  conv_fprop2_Pipeline_VITIS_LOOP_84_3_VITIS_LOOP_86_4|  return value|
|grp_fu_274_p_dout0               |   in|    64|  ap_ctrl_hs|  conv_fprop2_Pipeline_VITIS_LOOP_84_3_VITIS_LOOP_86_4|  return value|
|grp_fu_274_p_ce                  |  out|     1|  ap_ctrl_hs|  conv_fprop2_Pipeline_VITIS_LOOP_84_3_VITIS_LOOP_86_4|  return value|
|c3_conv_layer_kernel_w_load      |   in|    32|     ap_none|                           c3_conv_layer_kernel_w_load|        scalar|
|mul_ln156                        |   in|    62|     ap_none|                                             mul_ln156|        scalar|
|empty_11                         |   in|    17|     ap_none|                                              empty_11|        scalar|
|empty_12                         |   in|    17|     ap_none|                                              empty_12|        scalar|
|sext_ln79                        |   in|    32|     ap_none|                                             sext_ln79|        scalar|
|empty                            |   in|    17|     ap_none|                                                 empty|        scalar|
|zext_ln88_1                      |   in|    17|     ap_none|                                           zext_ln88_1|        scalar|
|s2_pooling_la_map_data_address0  |  out|    17|   ap_memory|                                s2_pooling_la_map_data|         array|
|s2_pooling_la_map_data_ce0       |  out|     1|   ap_memory|                                s2_pooling_la_map_data|         array|
|s2_pooling_la_map_data_q0        |   in|    64|   ap_memory|                                s2_pooling_la_map_data|         array|
|c3_conv_layer_kernel_load        |   in|  3200|     ap_none|                             c3_conv_layer_kernel_load|        scalar|
|sum_out                          |  out|    64|      ap_vld|                                               sum_out|       pointer|
|sum_out_ap_vld                   |  out|     1|      ap_vld|                                               sum_out|       pointer|
+---------------------------------+-----+------+------------+------------------------------------------------------+--------------+

