Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (win64) Build 2902540 Wed May 27 19:54:49 MDT 2020
| Date         : Thu Dec  3 03:39:20 2020
| Host         : ECCLT1508006 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file au_top_0_timing_summary_routed.rpt -pb au_top_0_timing_summary_routed.pb -rpx au_top_0_timing_summary_routed.rpx -warn_on_violation
| Design       : au_top_0
| Device       : 7a35t-ftg256
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (4)
6. checking no_output_delay (62)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (4)
------------------------------
 There are 4 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (62)
--------------------------------
 There are 62 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      3.986        0.000                      0                  916        0.137        0.000                      0                  916        4.500        0.000                       0                   395  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
clk_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_0               3.986        0.000                      0                  916        0.137        0.000                      0                  916        4.500        0.000                       0                   395  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_0
  To Clock:  clk_0

Setup :            0  Failing Endpoints,  Worst Slack        3.986ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.137ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.986ns  (required time - arrival time)
  Source:                 game/random_position/M_rednum_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game/random_position/M_redpos_q_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        5.374ns  (logic 2.079ns (38.688%)  route 3.295ns (61.312%))
  Logic Levels:           6  (CARRY4=3 LUT2=1 LUT4=1 LUT5=1)
  Clock Path Skew:        0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.912ns = ( 14.912 - 10.000 ) 
    Source Clock Delay      (SCD):    5.143ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=394, routed)         1.559     5.143    game/random_position/clk_IBUF_BUFG
    SLICE_X56Y55         FDRE                                         r  game/random_position/M_rednum_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y55         FDRE (Prop_fdre_C_Q)         0.518     5.661 r  game/random_position/M_rednum_q_reg[0]/Q
                         net (fo=2, routed)           0.579     6.240    game/random_position/alumod1/adder/Q[0]
    SLICE_X55Y55         LUT2 (Prop_lut2_I0_O)        0.124     6.364 r  game/random_position/alumod1/adder/M_redpos_q[15]_i_13/O
                         net (fo=1, routed)           0.000     6.364    game/random_position/alumod1/adder/M_redpos_q[15]_i_13_n_0
    SLICE_X55Y55         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.896 r  game/random_position/alumod1/adder/M_redpos_q_reg[15]_i_6/CO[3]
                         net (fo=1, routed)           0.000     6.896    game/random_position/alumod1/adder/M_redpos_q_reg[15]_i_6_n_0
    SLICE_X55Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.010 r  game/random_position/alumod1/adder/M_redpos_q_reg[15]_i_7/CO[3]
                         net (fo=1, routed)           0.000     7.010    game/random_position/alumod1/adder/M_redpos_q_reg[15]_i_7_n_0
    SLICE_X55Y57         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.344 r  game/random_position/alumod1/adder/M_redpos_q_reg[15]_i_9/O[1]
                         net (fo=1, routed)           0.836     8.180    game/random_position/M_alumod1_alu[9]
    SLICE_X56Y56         LUT4 (Prop_lut4_I0_O)        0.303     8.483 r  game/random_position/M_redpos_q[15]_i_5/O
                         net (fo=4, routed)           1.233     9.716    game/random_position/M_redpos_q[15]_i_5_n_0
    SLICE_X61Y57         LUT5 (Prop_lut5_I2_O)        0.154     9.870 r  game/random_position/M_redpos_q[15]_i_1/O
                         net (fo=4, routed)           0.647    10.517    game/random_position/M_redpos_q[15]_i_1_n_0
    SLICE_X63Y57         FDRE                                         r  game/random_position/M_redpos_q_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=394, routed)         1.508    14.912    game/random_position/clk_IBUF_BUFG
    SLICE_X63Y57         FDRE                                         r  game/random_position/M_redpos_q_reg[13]/C
                         clock pessimism              0.258    15.170    
                         clock uncertainty           -0.035    15.135    
    SLICE_X63Y57         FDRE (Setup_fdre_C_R)       -0.632    14.503    game/random_position/M_redpos_q_reg[13]
  -------------------------------------------------------------------
                         required time                         14.503    
                         arrival time                         -10.517    
  -------------------------------------------------------------------
                         slack                                  3.986    

Slack (MET) :             3.986ns  (required time - arrival time)
  Source:                 game/random_position/M_rednum_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game/random_position/M_redpos_q_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        5.374ns  (logic 2.079ns (38.688%)  route 3.295ns (61.312%))
  Logic Levels:           6  (CARRY4=3 LUT2=1 LUT4=1 LUT5=1)
  Clock Path Skew:        0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.912ns = ( 14.912 - 10.000 ) 
    Source Clock Delay      (SCD):    5.143ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=394, routed)         1.559     5.143    game/random_position/clk_IBUF_BUFG
    SLICE_X56Y55         FDRE                                         r  game/random_position/M_rednum_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y55         FDRE (Prop_fdre_C_Q)         0.518     5.661 r  game/random_position/M_rednum_q_reg[0]/Q
                         net (fo=2, routed)           0.579     6.240    game/random_position/alumod1/adder/Q[0]
    SLICE_X55Y55         LUT2 (Prop_lut2_I0_O)        0.124     6.364 r  game/random_position/alumod1/adder/M_redpos_q[15]_i_13/O
                         net (fo=1, routed)           0.000     6.364    game/random_position/alumod1/adder/M_redpos_q[15]_i_13_n_0
    SLICE_X55Y55         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.896 r  game/random_position/alumod1/adder/M_redpos_q_reg[15]_i_6/CO[3]
                         net (fo=1, routed)           0.000     6.896    game/random_position/alumod1/adder/M_redpos_q_reg[15]_i_6_n_0
    SLICE_X55Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.010 r  game/random_position/alumod1/adder/M_redpos_q_reg[15]_i_7/CO[3]
                         net (fo=1, routed)           0.000     7.010    game/random_position/alumod1/adder/M_redpos_q_reg[15]_i_7_n_0
    SLICE_X55Y57         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.344 r  game/random_position/alumod1/adder/M_redpos_q_reg[15]_i_9/O[1]
                         net (fo=1, routed)           0.836     8.180    game/random_position/M_alumod1_alu[9]
    SLICE_X56Y56         LUT4 (Prop_lut4_I0_O)        0.303     8.483 r  game/random_position/M_redpos_q[15]_i_5/O
                         net (fo=4, routed)           1.233     9.716    game/random_position/M_redpos_q[15]_i_5_n_0
    SLICE_X61Y57         LUT5 (Prop_lut5_I2_O)        0.154     9.870 r  game/random_position/M_redpos_q[15]_i_1/O
                         net (fo=4, routed)           0.647    10.517    game/random_position/M_redpos_q[15]_i_1_n_0
    SLICE_X63Y57         FDRE                                         r  game/random_position/M_redpos_q_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=394, routed)         1.508    14.912    game/random_position/clk_IBUF_BUFG
    SLICE_X63Y57         FDRE                                         r  game/random_position/M_redpos_q_reg[14]/C
                         clock pessimism              0.258    15.170    
                         clock uncertainty           -0.035    15.135    
    SLICE_X63Y57         FDRE (Setup_fdre_C_R)       -0.632    14.503    game/random_position/M_redpos_q_reg[14]
  -------------------------------------------------------------------
                         required time                         14.503    
                         arrival time                         -10.517    
  -------------------------------------------------------------------
                         slack                                  3.986    

Slack (MET) :             4.085ns  (required time - arrival time)
  Source:                 game/random_position/M_rednum_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game/random_position/M_redpos_q_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        5.274ns  (logic 2.079ns (39.419%)  route 3.195ns (60.581%))
  Logic Levels:           6  (CARRY4=3 LUT2=1 LUT4=1 LUT5=1)
  Clock Path Skew:        0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.911ns = ( 14.911 - 10.000 ) 
    Source Clock Delay      (SCD):    5.143ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=394, routed)         1.559     5.143    game/random_position/clk_IBUF_BUFG
    SLICE_X56Y55         FDRE                                         r  game/random_position/M_rednum_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y55         FDRE (Prop_fdre_C_Q)         0.518     5.661 r  game/random_position/M_rednum_q_reg[0]/Q
                         net (fo=2, routed)           0.579     6.240    game/random_position/alumod1/adder/Q[0]
    SLICE_X55Y55         LUT2 (Prop_lut2_I0_O)        0.124     6.364 r  game/random_position/alumod1/adder/M_redpos_q[15]_i_13/O
                         net (fo=1, routed)           0.000     6.364    game/random_position/alumod1/adder/M_redpos_q[15]_i_13_n_0
    SLICE_X55Y55         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.896 r  game/random_position/alumod1/adder/M_redpos_q_reg[15]_i_6/CO[3]
                         net (fo=1, routed)           0.000     6.896    game/random_position/alumod1/adder/M_redpos_q_reg[15]_i_6_n_0
    SLICE_X55Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.010 r  game/random_position/alumod1/adder/M_redpos_q_reg[15]_i_7/CO[3]
                         net (fo=1, routed)           0.000     7.010    game/random_position/alumod1/adder/M_redpos_q_reg[15]_i_7_n_0
    SLICE_X55Y57         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.344 r  game/random_position/alumod1/adder/M_redpos_q_reg[15]_i_9/O[1]
                         net (fo=1, routed)           0.836     8.180    game/random_position/M_alumod1_alu[9]
    SLICE_X56Y56         LUT4 (Prop_lut4_I0_O)        0.303     8.483 r  game/random_position/M_redpos_q[15]_i_5/O
                         net (fo=4, routed)           1.233     9.716    game/random_position/M_redpos_q[15]_i_5_n_0
    SLICE_X61Y57         LUT5 (Prop_lut5_I2_O)        0.154     9.870 r  game/random_position/M_redpos_q[15]_i_1/O
                         net (fo=4, routed)           0.547    10.417    game/random_position/M_redpos_q[15]_i_1_n_0
    SLICE_X61Y57         FDRE                                         r  game/random_position/M_redpos_q_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=394, routed)         1.507    14.911    game/random_position/clk_IBUF_BUFG
    SLICE_X61Y57         FDRE                                         r  game/random_position/M_redpos_q_reg[12]/C
                         clock pessimism              0.258    15.169    
                         clock uncertainty           -0.035    15.134    
    SLICE_X61Y57         FDRE (Setup_fdre_C_R)       -0.632    14.502    game/random_position/M_redpos_q_reg[12]
  -------------------------------------------------------------------
                         required time                         14.502    
                         arrival time                         -10.417    
  -------------------------------------------------------------------
                         slack                                  4.085    

Slack (MET) :             4.085ns  (required time - arrival time)
  Source:                 game/random_position/M_rednum_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game/random_position/M_redpos_q_reg[15]/R
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        5.274ns  (logic 2.079ns (39.419%)  route 3.195ns (60.581%))
  Logic Levels:           6  (CARRY4=3 LUT2=1 LUT4=1 LUT5=1)
  Clock Path Skew:        0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.911ns = ( 14.911 - 10.000 ) 
    Source Clock Delay      (SCD):    5.143ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=394, routed)         1.559     5.143    game/random_position/clk_IBUF_BUFG
    SLICE_X56Y55         FDRE                                         r  game/random_position/M_rednum_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y55         FDRE (Prop_fdre_C_Q)         0.518     5.661 r  game/random_position/M_rednum_q_reg[0]/Q
                         net (fo=2, routed)           0.579     6.240    game/random_position/alumod1/adder/Q[0]
    SLICE_X55Y55         LUT2 (Prop_lut2_I0_O)        0.124     6.364 r  game/random_position/alumod1/adder/M_redpos_q[15]_i_13/O
                         net (fo=1, routed)           0.000     6.364    game/random_position/alumod1/adder/M_redpos_q[15]_i_13_n_0
    SLICE_X55Y55         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.896 r  game/random_position/alumod1/adder/M_redpos_q_reg[15]_i_6/CO[3]
                         net (fo=1, routed)           0.000     6.896    game/random_position/alumod1/adder/M_redpos_q_reg[15]_i_6_n_0
    SLICE_X55Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.010 r  game/random_position/alumod1/adder/M_redpos_q_reg[15]_i_7/CO[3]
                         net (fo=1, routed)           0.000     7.010    game/random_position/alumod1/adder/M_redpos_q_reg[15]_i_7_n_0
    SLICE_X55Y57         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.344 r  game/random_position/alumod1/adder/M_redpos_q_reg[15]_i_9/O[1]
                         net (fo=1, routed)           0.836     8.180    game/random_position/M_alumod1_alu[9]
    SLICE_X56Y56         LUT4 (Prop_lut4_I0_O)        0.303     8.483 r  game/random_position/M_redpos_q[15]_i_5/O
                         net (fo=4, routed)           1.233     9.716    game/random_position/M_redpos_q[15]_i_5_n_0
    SLICE_X61Y57         LUT5 (Prop_lut5_I2_O)        0.154     9.870 r  game/random_position/M_redpos_q[15]_i_1/O
                         net (fo=4, routed)           0.547    10.417    game/random_position/M_redpos_q[15]_i_1_n_0
    SLICE_X61Y57         FDRE                                         r  game/random_position/M_redpos_q_reg[15]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=394, routed)         1.507    14.911    game/random_position/clk_IBUF_BUFG
    SLICE_X61Y57         FDRE                                         r  game/random_position/M_redpos_q_reg[15]/C
                         clock pessimism              0.258    15.169    
                         clock uncertainty           -0.035    15.134    
    SLICE_X61Y57         FDRE (Setup_fdre_C_R)       -0.632    14.502    game/random_position/M_redpos_q_reg[15]
  -------------------------------------------------------------------
                         required time                         14.502    
                         arrival time                         -10.417    
  -------------------------------------------------------------------
                         slack                                  4.085    

Slack (MET) :             4.363ns  (required time - arrival time)
  Source:                 game/random_position/M_greennum_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game/random_position/M_greenpos_q_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        4.896ns  (logic 2.126ns (43.426%)  route 2.770ns (56.574%))
  Logic Levels:           7  (CARRY4=4 LUT2=1 LUT4=1 LUT5=1)
  Clock Path Skew:        0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.911ns = ( 14.911 - 10.000 ) 
    Source Clock Delay      (SCD):    5.143ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=394, routed)         1.559     5.143    game/random_position/clk_IBUF_BUFG
    SLICE_X57Y55         FDRE                                         r  game/random_position/M_greennum_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y55         FDRE (Prop_fdre_C_Q)         0.456     5.599 r  game/random_position/M_greennum_q_reg[1]/Q
                         net (fo=2, routed)           0.447     6.046    game/random_position/alumod0/adder/Q[1]
    SLICE_X54Y55         LUT2 (Prop_lut2_I0_O)        0.124     6.170 r  game/random_position/alumod0/adder/M_greenpos_q[15]_i_12/O
                         net (fo=1, routed)           0.000     6.170    game/random_position/alumod0/adder/M_greenpos_q[15]_i_12_n_0
    SLICE_X54Y55         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     6.703 r  game/random_position/alumod0/adder/M_greenpos_q_reg[15]_i_6/CO[3]
                         net (fo=1, routed)           0.000     6.703    game/random_position/alumod0/adder/M_greenpos_q_reg[15]_i_6_n_0
    SLICE_X54Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.820 r  game/random_position/alumod0/adder/M_greenpos_q_reg[15]_i_7/CO[3]
                         net (fo=1, routed)           0.000     6.820    game/random_position/alumod0/adder/M_greenpos_q_reg[15]_i_7_n_0
    SLICE_X54Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.937 r  game/random_position/alumod0/adder/M_greenpos_q_reg[15]_i_9/CO[3]
                         net (fo=1, routed)           0.000     6.937    game/random_position/alumod0/adder/M_greenpos_q_reg[15]_i_9_n_0
    SLICE_X54Y58         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.260 r  game/random_position/alumod0/adder/M_greenpos_q_reg[15]_i_8/O[1]
                         net (fo=1, routed)           0.800     8.060    game/random_position/M_alumod0_alu[13]
    SLICE_X55Y59         LUT4 (Prop_lut4_I0_O)        0.306     8.366 r  game/random_position/_inferred__0/M_greenpos_q[15]_i_4/O
                         net (fo=4, routed)           0.838     9.204    game/random_position/_inferred__0/M_greenpos_q[15]_i_4_n_0
    SLICE_X58Y58         LUT5 (Prop_lut5_I2_O)        0.150     9.354 r  game/random_position/_inferred__0/M_greenpos_q[7]_i_1/O
                         net (fo=4, routed)           0.685    10.039    game/random_position/_inferred__0/M_greenpos_q[7]_i_1_n_0
    SLICE_X60Y58         FDRE                                         r  game/random_position/M_greenpos_q_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=394, routed)         1.507    14.911    game/random_position/clk_IBUF_BUFG
    SLICE_X60Y58         FDRE                                         r  game/random_position/M_greenpos_q_reg[4]/C
                         clock pessimism              0.258    15.169    
                         clock uncertainty           -0.035    15.134    
    SLICE_X60Y58         FDRE (Setup_fdre_C_R)       -0.732    14.402    game/random_position/M_greenpos_q_reg[4]
  -------------------------------------------------------------------
                         required time                         14.402    
                         arrival time                         -10.039    
  -------------------------------------------------------------------
                         slack                                  4.363    

Slack (MET) :             4.363ns  (required time - arrival time)
  Source:                 game/random_position/M_greennum_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game/random_position/M_greenpos_q_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        4.896ns  (logic 2.126ns (43.426%)  route 2.770ns (56.574%))
  Logic Levels:           7  (CARRY4=4 LUT2=1 LUT4=1 LUT5=1)
  Clock Path Skew:        0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.911ns = ( 14.911 - 10.000 ) 
    Source Clock Delay      (SCD):    5.143ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=394, routed)         1.559     5.143    game/random_position/clk_IBUF_BUFG
    SLICE_X57Y55         FDRE                                         r  game/random_position/M_greennum_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y55         FDRE (Prop_fdre_C_Q)         0.456     5.599 r  game/random_position/M_greennum_q_reg[1]/Q
                         net (fo=2, routed)           0.447     6.046    game/random_position/alumod0/adder/Q[1]
    SLICE_X54Y55         LUT2 (Prop_lut2_I0_O)        0.124     6.170 r  game/random_position/alumod0/adder/M_greenpos_q[15]_i_12/O
                         net (fo=1, routed)           0.000     6.170    game/random_position/alumod0/adder/M_greenpos_q[15]_i_12_n_0
    SLICE_X54Y55         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     6.703 r  game/random_position/alumod0/adder/M_greenpos_q_reg[15]_i_6/CO[3]
                         net (fo=1, routed)           0.000     6.703    game/random_position/alumod0/adder/M_greenpos_q_reg[15]_i_6_n_0
    SLICE_X54Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.820 r  game/random_position/alumod0/adder/M_greenpos_q_reg[15]_i_7/CO[3]
                         net (fo=1, routed)           0.000     6.820    game/random_position/alumod0/adder/M_greenpos_q_reg[15]_i_7_n_0
    SLICE_X54Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.937 r  game/random_position/alumod0/adder/M_greenpos_q_reg[15]_i_9/CO[3]
                         net (fo=1, routed)           0.000     6.937    game/random_position/alumod0/adder/M_greenpos_q_reg[15]_i_9_n_0
    SLICE_X54Y58         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.260 r  game/random_position/alumod0/adder/M_greenpos_q_reg[15]_i_8/O[1]
                         net (fo=1, routed)           0.800     8.060    game/random_position/M_alumod0_alu[13]
    SLICE_X55Y59         LUT4 (Prop_lut4_I0_O)        0.306     8.366 r  game/random_position/_inferred__0/M_greenpos_q[15]_i_4/O
                         net (fo=4, routed)           0.838     9.204    game/random_position/_inferred__0/M_greenpos_q[15]_i_4_n_0
    SLICE_X58Y58         LUT5 (Prop_lut5_I2_O)        0.150     9.354 r  game/random_position/_inferred__0/M_greenpos_q[7]_i_1/O
                         net (fo=4, routed)           0.685    10.039    game/random_position/_inferred__0/M_greenpos_q[7]_i_1_n_0
    SLICE_X60Y58         FDRE                                         r  game/random_position/M_greenpos_q_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=394, routed)         1.507    14.911    game/random_position/clk_IBUF_BUFG
    SLICE_X60Y58         FDRE                                         r  game/random_position/M_greenpos_q_reg[5]/C
                         clock pessimism              0.258    15.169    
                         clock uncertainty           -0.035    15.134    
    SLICE_X60Y58         FDRE (Setup_fdre_C_R)       -0.732    14.402    game/random_position/M_greenpos_q_reg[5]
  -------------------------------------------------------------------
                         required time                         14.402    
                         arrival time                         -10.039    
  -------------------------------------------------------------------
                         slack                                  4.363    

Slack (MET) :             4.363ns  (required time - arrival time)
  Source:                 game/random_position/M_greennum_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game/random_position/M_greenpos_q_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        4.896ns  (logic 2.126ns (43.426%)  route 2.770ns (56.574%))
  Logic Levels:           7  (CARRY4=4 LUT2=1 LUT4=1 LUT5=1)
  Clock Path Skew:        0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.911ns = ( 14.911 - 10.000 ) 
    Source Clock Delay      (SCD):    5.143ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=394, routed)         1.559     5.143    game/random_position/clk_IBUF_BUFG
    SLICE_X57Y55         FDRE                                         r  game/random_position/M_greennum_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y55         FDRE (Prop_fdre_C_Q)         0.456     5.599 r  game/random_position/M_greennum_q_reg[1]/Q
                         net (fo=2, routed)           0.447     6.046    game/random_position/alumod0/adder/Q[1]
    SLICE_X54Y55         LUT2 (Prop_lut2_I0_O)        0.124     6.170 r  game/random_position/alumod0/adder/M_greenpos_q[15]_i_12/O
                         net (fo=1, routed)           0.000     6.170    game/random_position/alumod0/adder/M_greenpos_q[15]_i_12_n_0
    SLICE_X54Y55         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     6.703 r  game/random_position/alumod0/adder/M_greenpos_q_reg[15]_i_6/CO[3]
                         net (fo=1, routed)           0.000     6.703    game/random_position/alumod0/adder/M_greenpos_q_reg[15]_i_6_n_0
    SLICE_X54Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.820 r  game/random_position/alumod0/adder/M_greenpos_q_reg[15]_i_7/CO[3]
                         net (fo=1, routed)           0.000     6.820    game/random_position/alumod0/adder/M_greenpos_q_reg[15]_i_7_n_0
    SLICE_X54Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.937 r  game/random_position/alumod0/adder/M_greenpos_q_reg[15]_i_9/CO[3]
                         net (fo=1, routed)           0.000     6.937    game/random_position/alumod0/adder/M_greenpos_q_reg[15]_i_9_n_0
    SLICE_X54Y58         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.260 r  game/random_position/alumod0/adder/M_greenpos_q_reg[15]_i_8/O[1]
                         net (fo=1, routed)           0.800     8.060    game/random_position/M_alumod0_alu[13]
    SLICE_X55Y59         LUT4 (Prop_lut4_I0_O)        0.306     8.366 r  game/random_position/_inferred__0/M_greenpos_q[15]_i_4/O
                         net (fo=4, routed)           0.838     9.204    game/random_position/_inferred__0/M_greenpos_q[15]_i_4_n_0
    SLICE_X58Y58         LUT5 (Prop_lut5_I2_O)        0.150     9.354 r  game/random_position/_inferred__0/M_greenpos_q[7]_i_1/O
                         net (fo=4, routed)           0.685    10.039    game/random_position/_inferred__0/M_greenpos_q[7]_i_1_n_0
    SLICE_X60Y58         FDRE                                         r  game/random_position/M_greenpos_q_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=394, routed)         1.507    14.911    game/random_position/clk_IBUF_BUFG
    SLICE_X60Y58         FDRE                                         r  game/random_position/M_greenpos_q_reg[6]/C
                         clock pessimism              0.258    15.169    
                         clock uncertainty           -0.035    15.134    
    SLICE_X60Y58         FDRE (Setup_fdre_C_R)       -0.732    14.402    game/random_position/M_greenpos_q_reg[6]
  -------------------------------------------------------------------
                         required time                         14.402    
                         arrival time                         -10.039    
  -------------------------------------------------------------------
                         slack                                  4.363    

Slack (MET) :             4.363ns  (required time - arrival time)
  Source:                 game/random_position/M_greennum_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game/random_position/M_greenpos_q_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        4.896ns  (logic 2.126ns (43.426%)  route 2.770ns (56.574%))
  Logic Levels:           7  (CARRY4=4 LUT2=1 LUT4=1 LUT5=1)
  Clock Path Skew:        0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.911ns = ( 14.911 - 10.000 ) 
    Source Clock Delay      (SCD):    5.143ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=394, routed)         1.559     5.143    game/random_position/clk_IBUF_BUFG
    SLICE_X57Y55         FDRE                                         r  game/random_position/M_greennum_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y55         FDRE (Prop_fdre_C_Q)         0.456     5.599 r  game/random_position/M_greennum_q_reg[1]/Q
                         net (fo=2, routed)           0.447     6.046    game/random_position/alumod0/adder/Q[1]
    SLICE_X54Y55         LUT2 (Prop_lut2_I0_O)        0.124     6.170 r  game/random_position/alumod0/adder/M_greenpos_q[15]_i_12/O
                         net (fo=1, routed)           0.000     6.170    game/random_position/alumod0/adder/M_greenpos_q[15]_i_12_n_0
    SLICE_X54Y55         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     6.703 r  game/random_position/alumod0/adder/M_greenpos_q_reg[15]_i_6/CO[3]
                         net (fo=1, routed)           0.000     6.703    game/random_position/alumod0/adder/M_greenpos_q_reg[15]_i_6_n_0
    SLICE_X54Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.820 r  game/random_position/alumod0/adder/M_greenpos_q_reg[15]_i_7/CO[3]
                         net (fo=1, routed)           0.000     6.820    game/random_position/alumod0/adder/M_greenpos_q_reg[15]_i_7_n_0
    SLICE_X54Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.937 r  game/random_position/alumod0/adder/M_greenpos_q_reg[15]_i_9/CO[3]
                         net (fo=1, routed)           0.000     6.937    game/random_position/alumod0/adder/M_greenpos_q_reg[15]_i_9_n_0
    SLICE_X54Y58         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.260 r  game/random_position/alumod0/adder/M_greenpos_q_reg[15]_i_8/O[1]
                         net (fo=1, routed)           0.800     8.060    game/random_position/M_alumod0_alu[13]
    SLICE_X55Y59         LUT4 (Prop_lut4_I0_O)        0.306     8.366 r  game/random_position/_inferred__0/M_greenpos_q[15]_i_4/O
                         net (fo=4, routed)           0.838     9.204    game/random_position/_inferred__0/M_greenpos_q[15]_i_4_n_0
    SLICE_X58Y58         LUT5 (Prop_lut5_I2_O)        0.150     9.354 r  game/random_position/_inferred__0/M_greenpos_q[7]_i_1/O
                         net (fo=4, routed)           0.685    10.039    game/random_position/_inferred__0/M_greenpos_q[7]_i_1_n_0
    SLICE_X60Y58         FDRE                                         r  game/random_position/M_greenpos_q_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=394, routed)         1.507    14.911    game/random_position/clk_IBUF_BUFG
    SLICE_X60Y58         FDRE                                         r  game/random_position/M_greenpos_q_reg[7]/C
                         clock pessimism              0.258    15.169    
                         clock uncertainty           -0.035    15.134    
    SLICE_X60Y58         FDRE (Setup_fdre_C_R)       -0.732    14.402    game/random_position/M_greenpos_q_reg[7]
  -------------------------------------------------------------------
                         required time                         14.402    
                         arrival time                         -10.039    
  -------------------------------------------------------------------
                         slack                                  4.363    

Slack (MET) :             4.381ns  (required time - arrival time)
  Source:                 game/random_position/M_rednum_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game/random_position/M_redpos_q_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        5.180ns  (logic 2.049ns (39.559%)  route 3.131ns (60.441%))
  Logic Levels:           6  (CARRY4=3 LUT2=1 LUT4=1 LUT5=1)
  Clock Path Skew:        0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.910ns = ( 14.910 - 10.000 ) 
    Source Clock Delay      (SCD):    5.143ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=394, routed)         1.559     5.143    game/random_position/clk_IBUF_BUFG
    SLICE_X56Y55         FDRE                                         r  game/random_position/M_rednum_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y55         FDRE (Prop_fdre_C_Q)         0.518     5.661 r  game/random_position/M_rednum_q_reg[0]/Q
                         net (fo=2, routed)           0.579     6.240    game/random_position/alumod1/adder/Q[0]
    SLICE_X55Y55         LUT2 (Prop_lut2_I0_O)        0.124     6.364 r  game/random_position/alumod1/adder/M_redpos_q[15]_i_13/O
                         net (fo=1, routed)           0.000     6.364    game/random_position/alumod1/adder/M_redpos_q[15]_i_13_n_0
    SLICE_X55Y55         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.896 r  game/random_position/alumod1/adder/M_redpos_q_reg[15]_i_6/CO[3]
                         net (fo=1, routed)           0.000     6.896    game/random_position/alumod1/adder/M_redpos_q_reg[15]_i_6_n_0
    SLICE_X55Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.010 r  game/random_position/alumod1/adder/M_redpos_q_reg[15]_i_7/CO[3]
                         net (fo=1, routed)           0.000     7.010    game/random_position/alumod1/adder/M_redpos_q_reg[15]_i_7_n_0
    SLICE_X55Y57         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.344 r  game/random_position/alumod1/adder/M_redpos_q_reg[15]_i_9/O[1]
                         net (fo=1, routed)           0.836     8.180    game/random_position/M_alumod1_alu[9]
    SLICE_X56Y56         LUT4 (Prop_lut4_I0_O)        0.303     8.483 r  game/random_position/M_redpos_q[15]_i_5/O
                         net (fo=4, routed)           1.233     9.716    game/random_position/M_redpos_q[15]_i_5_n_0
    SLICE_X61Y57         LUT5 (Prop_lut5_I3_O)        0.124     9.840 r  game/random_position/M_redpos_q[11]_i_1__0/O
                         net (fo=4, routed)           0.483    10.323    game/random_position/M_redpos_q[11]_i_1__0_n_0
    SLICE_X61Y60         FDRE                                         r  game/random_position/M_redpos_q_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=394, routed)         1.506    14.910    game/random_position/clk_IBUF_BUFG
    SLICE_X61Y60         FDRE                                         r  game/random_position/M_redpos_q_reg[10]/C
                         clock pessimism              0.258    15.168    
                         clock uncertainty           -0.035    15.133    
    SLICE_X61Y60         FDRE (Setup_fdre_C_R)       -0.429    14.704    game/random_position/M_redpos_q_reg[10]
  -------------------------------------------------------------------
                         required time                         14.704    
                         arrival time                         -10.323    
  -------------------------------------------------------------------
                         slack                                  4.381    

Slack (MET) :             4.381ns  (required time - arrival time)
  Source:                 game/random_position/M_rednum_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game/random_position/M_redpos_q_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        5.180ns  (logic 2.049ns (39.559%)  route 3.131ns (60.441%))
  Logic Levels:           6  (CARRY4=3 LUT2=1 LUT4=1 LUT5=1)
  Clock Path Skew:        0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.910ns = ( 14.910 - 10.000 ) 
    Source Clock Delay      (SCD):    5.143ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=394, routed)         1.559     5.143    game/random_position/clk_IBUF_BUFG
    SLICE_X56Y55         FDRE                                         r  game/random_position/M_rednum_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y55         FDRE (Prop_fdre_C_Q)         0.518     5.661 r  game/random_position/M_rednum_q_reg[0]/Q
                         net (fo=2, routed)           0.579     6.240    game/random_position/alumod1/adder/Q[0]
    SLICE_X55Y55         LUT2 (Prop_lut2_I0_O)        0.124     6.364 r  game/random_position/alumod1/adder/M_redpos_q[15]_i_13/O
                         net (fo=1, routed)           0.000     6.364    game/random_position/alumod1/adder/M_redpos_q[15]_i_13_n_0
    SLICE_X55Y55         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.896 r  game/random_position/alumod1/adder/M_redpos_q_reg[15]_i_6/CO[3]
                         net (fo=1, routed)           0.000     6.896    game/random_position/alumod1/adder/M_redpos_q_reg[15]_i_6_n_0
    SLICE_X55Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.010 r  game/random_position/alumod1/adder/M_redpos_q_reg[15]_i_7/CO[3]
                         net (fo=1, routed)           0.000     7.010    game/random_position/alumod1/adder/M_redpos_q_reg[15]_i_7_n_0
    SLICE_X55Y57         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.344 r  game/random_position/alumod1/adder/M_redpos_q_reg[15]_i_9/O[1]
                         net (fo=1, routed)           0.836     8.180    game/random_position/M_alumod1_alu[9]
    SLICE_X56Y56         LUT4 (Prop_lut4_I0_O)        0.303     8.483 r  game/random_position/M_redpos_q[15]_i_5/O
                         net (fo=4, routed)           1.233     9.716    game/random_position/M_redpos_q[15]_i_5_n_0
    SLICE_X61Y57         LUT5 (Prop_lut5_I3_O)        0.124     9.840 r  game/random_position/M_redpos_q[11]_i_1__0/O
                         net (fo=4, routed)           0.483    10.323    game/random_position/M_redpos_q[11]_i_1__0_n_0
    SLICE_X61Y60         FDRE                                         r  game/random_position/M_redpos_q_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=394, routed)         1.506    14.910    game/random_position/clk_IBUF_BUFG
    SLICE_X61Y60         FDRE                                         r  game/random_position/M_redpos_q_reg[11]/C
                         clock pessimism              0.258    15.168    
                         clock uncertainty           -0.035    15.133    
    SLICE_X61Y60         FDRE (Setup_fdre_C_R)       -0.429    14.704    game/random_position/M_redpos_q_reg[11]
  -------------------------------------------------------------------
                         required time                         14.704    
                         arrival time                         -10.323    
  -------------------------------------------------------------------
                         slack                                  4.381    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.137ns  (arrival time - required time)
  Source:                 game/random_position/random/M_w_q_reg[6]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game/random_position/random/M_z_q_reg[6]/D
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.208ns  (logic 0.141ns (67.788%)  route 0.067ns (32.212%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.025ns
    Source Clock Delay      (SCD):    1.511ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=394, routed)         0.567     1.511    game/random_position/random/clk_IBUF_BUFG
    SLICE_X57Y50         FDSE                                         r  game/random_position/random/M_w_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y50         FDSE (Prop_fdse_C_Q)         0.141     1.652 r  game/random_position/random/M_w_q_reg[6]/Q
                         net (fo=2, routed)           0.067     1.719    game/random_position/random/M_w_q_reg_n_0_[6]
    SLICE_X57Y50         FDSE                                         r  game/random_position/random/M_z_q_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=394, routed)         0.835     2.025    game/random_position/random/clk_IBUF_BUFG
    SLICE_X57Y50         FDSE                                         r  game/random_position/random/M_z_q_reg[6]/C
                         clock pessimism             -0.515     1.511    
    SLICE_X57Y50         FDSE (Hold_fdse_C_D)         0.071     1.582    game/random_position/random/M_z_q_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.582    
                         arrival time                           1.719    
  -------------------------------------------------------------------
                         slack                                  0.137    

Slack (MET) :             0.144ns  (arrival time - required time)
  Source:                 game/random_position/random/M_w_q_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game/random_position/random/M_z_q_reg[25]/D
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.219ns  (logic 0.141ns (64.352%)  route 0.078ns (35.648%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.025ns
    Source Clock Delay      (SCD):    1.511ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=394, routed)         0.567     1.511    game/random_position/random/clk_IBUF_BUFG
    SLICE_X57Y50         FDRE                                         r  game/random_position/random/M_w_q_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y50         FDRE (Prop_fdre_C_Q)         0.141     1.652 r  game/random_position/random/M_w_q_reg[25]/Q
                         net (fo=3, routed)           0.078     1.730    game/random_position/random/M_w_q_reg_n_0_[25]
    SLICE_X57Y50         FDSE                                         r  game/random_position/random/M_z_q_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=394, routed)         0.835     2.025    game/random_position/random/clk_IBUF_BUFG
    SLICE_X57Y50         FDSE                                         r  game/random_position/random/M_z_q_reg[25]/C
                         clock pessimism             -0.515     1.511    
    SLICE_X57Y50         FDSE (Hold_fdse_C_D)         0.075     1.586    game/random_position/random/M_z_q_reg[25]
  -------------------------------------------------------------------
                         required time                         -1.586    
                         arrival time                           1.730    
  -------------------------------------------------------------------
                         slack                                  0.144    

Slack (MET) :             0.151ns  (arrival time - required time)
  Source:                 game/random_position/M_redpos_q_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game/M_redpos_q_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.288ns  (logic 0.186ns (64.583%)  route 0.102ns (35.417%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.050ns
    Source Clock Delay      (SCD):    1.535ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=394, routed)         0.591     1.535    game/random_position/clk_IBUF_BUFG
    SLICE_X58Y57         FDRE                                         r  game/random_position/M_redpos_q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y57         FDRE (Prop_fdre_C_Q)         0.141     1.676 r  game/random_position/M_redpos_q_reg[7]/Q
                         net (fo=1, routed)           0.102     1.778    game/random_position/M_redpos_q[7]
    SLICE_X60Y57         LUT5 (Prop_lut5_I1_O)        0.045     1.823 r  game/random_position/M_redpos_q[7]_i_1/O
                         net (fo=1, routed)           0.000     1.823    game/M_redpos_d[7]
    SLICE_X60Y57         FDRE                                         r  game/M_redpos_q_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=394, routed)         0.860     2.050    game/clk_IBUF_BUFG
    SLICE_X60Y57         FDRE                                         r  game/M_redpos_q_reg[7]/C
                         clock pessimism             -0.500     1.551    
    SLICE_X60Y57         FDRE (Hold_fdre_C_D)         0.121     1.672    game/M_redpos_q_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.672    
                         arrival time                           1.823    
  -------------------------------------------------------------------
                         slack                                  0.151    

Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 game/random_position/random/M_x_q_reg[16]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game/random_position/random/M_w_q_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.285ns  (logic 0.186ns (65.194%)  route 0.099ns (34.806%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.024ns
    Source Clock Delay      (SCD):    1.508ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=394, routed)         0.564     1.508    game/random_position/random/clk_IBUF_BUFG
    SLICE_X53Y53         FDSE                                         r  game/random_position/random/M_x_q_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y53         FDSE (Prop_fdse_C_Q)         0.141     1.649 r  game/random_position/random/M_x_q_reg[16]/Q
                         net (fo=4, routed)           0.099     1.748    game/random_position/random/M_x_q[16]
    SLICE_X52Y53         LUT5 (Prop_lut5_I0_O)        0.045     1.793 r  game/random_position/random/M_w_q[16]_i_1/O
                         net (fo=1, routed)           0.000     1.793    game/random_position/random/M_w_d0__68[16]
    SLICE_X52Y53         FDRE                                         r  game/random_position/random/M_w_q_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=394, routed)         0.834     2.024    game/random_position/random/clk_IBUF_BUFG
    SLICE_X52Y53         FDRE                                         r  game/random_position/random/M_w_q_reg[16]/C
                         clock pessimism             -0.504     1.521    
    SLICE_X52Y53         FDRE (Hold_fdre_C_D)         0.120     1.641    game/random_position/random/M_w_q_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.641    
                         arrival time                           1.793    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.158ns  (arrival time - required time)
  Source:                 game/random_position/random/M_z_q_reg[12]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game/random_position/random/M_y_q_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.187ns  (logic 0.128ns (68.397%)  route 0.059ns (31.603%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.052ns
    Source Clock Delay      (SCD):    1.537ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=394, routed)         0.593     1.537    game/random_position/random/clk_IBUF_BUFG
    SLICE_X58Y52         FDSE                                         r  game/random_position/random/M_z_q_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y52         FDSE (Prop_fdse_C_Q)         0.128     1.665 r  game/random_position/random/M_z_q_reg[12]/Q
                         net (fo=1, routed)           0.059     1.724    game/random_position/random/M_z_q[12]
    SLICE_X59Y52         FDRE                                         r  game/random_position/random/M_y_q_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=394, routed)         0.863     2.052    game/random_position/random/clk_IBUF_BUFG
    SLICE_X59Y52         FDRE                                         r  game/random_position/random/M_y_q_reg[12]/C
                         clock pessimism             -0.503     1.550    
    SLICE_X59Y52         FDRE (Hold_fdre_C_D)         0.016     1.566    game/random_position/random/M_y_q_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.566    
                         arrival time                           1.724    
  -------------------------------------------------------------------
                         slack                                  0.158    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 game/random_position/random/M_z_q_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game/random_position/random/M_y_q_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.192ns  (logic 0.128ns (66.728%)  route 0.064ns (33.272%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.052ns
    Source Clock Delay      (SCD):    1.537ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=394, routed)         0.593     1.537    game/random_position/random/clk_IBUF_BUFG
    SLICE_X58Y52         FDRE                                         r  game/random_position/random/M_z_q_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y52         FDRE (Prop_fdre_C_Q)         0.128     1.665 r  game/random_position/random/M_z_q_reg[31]/Q
                         net (fo=1, routed)           0.064     1.729    game/random_position/random/M_z_q[31]
    SLICE_X59Y52         FDRE                                         r  game/random_position/random/M_y_q_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=394, routed)         0.863     2.052    game/random_position/random/clk_IBUF_BUFG
    SLICE_X59Y52         FDRE                                         r  game/random_position/random/M_y_q_reg[31]/C
                         clock pessimism             -0.503     1.550    
    SLICE_X59Y52         FDRE (Hold_fdre_C_D)         0.019     1.569    game/random_position/random/M_y_q_reg[31]
  -------------------------------------------------------------------
                         required time                         -1.569    
                         arrival time                           1.729    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.163ns  (arrival time - required time)
  Source:                 game/random_position/random/M_x_q_reg[5]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game/random_position/random/M_w_q_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.186ns (62.752%)  route 0.110ns (37.248%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.024ns
    Source Clock Delay      (SCD):    1.508ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=394, routed)         0.564     1.508    game/random_position/random/clk_IBUF_BUFG
    SLICE_X55Y53         FDSE                                         r  game/random_position/random/M_x_q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y53         FDSE (Prop_fdse_C_Q)         0.141     1.649 r  game/random_position/random/M_x_q_reg[5]/Q
                         net (fo=3, routed)           0.110     1.759    game/random_position/random/M_x_q[5]
    SLICE_X54Y53         LUT5 (Prop_lut5_I0_O)        0.045     1.804 r  game/random_position/random/M_w_q[5]_i_1/O
                         net (fo=1, routed)           0.000     1.804    game/random_position/random/M_w_d0__68[5]
    SLICE_X54Y53         FDRE                                         r  game/random_position/random/M_w_q_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=394, routed)         0.834     2.024    game/random_position/random/clk_IBUF_BUFG
    SLICE_X54Y53         FDRE                                         r  game/random_position/random/M_w_q_reg[5]/C
                         clock pessimism             -0.504     1.521    
    SLICE_X54Y53         FDRE (Hold_fdre_C_D)         0.120     1.641    game/random_position/random/M_w_q_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.641    
                         arrival time                           1.804    
  -------------------------------------------------------------------
                         slack                                  0.163    

Slack (MET) :             0.164ns  (arrival time - required time)
  Source:                 game/random_position/random/M_z_q_reg[6]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game/random_position/random/M_y_q_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.187ns  (logic 0.128ns (68.352%)  route 0.059ns (31.648%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.025ns
    Source Clock Delay      (SCD):    1.511ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=394, routed)         0.567     1.511    game/random_position/random/clk_IBUF_BUFG
    SLICE_X57Y50         FDSE                                         r  game/random_position/random/M_z_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y50         FDSE (Prop_fdse_C_Q)         0.128     1.639 r  game/random_position/random/M_z_q_reg[6]/Q
                         net (fo=1, routed)           0.059     1.698    game/random_position/random/M_z_q[6]
    SLICE_X56Y50         FDRE                                         r  game/random_position/random/M_y_q_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=394, routed)         0.835     2.025    game/random_position/random/clk_IBUF_BUFG
    SLICE_X56Y50         FDRE                                         r  game/random_position/random/M_y_q_reg[6]/C
                         clock pessimism             -0.502     1.524    
    SLICE_X56Y50         FDRE (Hold_fdre_C_D)         0.010     1.534    game/random_position/random/M_y_q_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.534    
                         arrival time                           1.698    
  -------------------------------------------------------------------
                         slack                                  0.164    

Slack (MET) :             0.165ns  (arrival time - required time)
  Source:                 game/random_position/random/M_z_q_reg[25]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game/random_position/random/M_y_q_reg[25]/D
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.187ns  (logic 0.128ns (68.397%)  route 0.059ns (31.603%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.025ns
    Source Clock Delay      (SCD):    1.511ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=394, routed)         0.567     1.511    game/random_position/random/clk_IBUF_BUFG
    SLICE_X57Y50         FDSE                                         r  game/random_position/random/M_z_q_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y50         FDSE (Prop_fdse_C_Q)         0.128     1.639 r  game/random_position/random/M_z_q_reg[25]/Q
                         net (fo=1, routed)           0.059     1.698    game/random_position/random/M_z_q[25]
    SLICE_X56Y50         FDSE                                         r  game/random_position/random/M_y_q_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=394, routed)         0.835     2.025    game/random_position/random/clk_IBUF_BUFG
    SLICE_X56Y50         FDSE                                         r  game/random_position/random/M_y_q_reg[25]/C
                         clock pessimism             -0.502     1.524    
    SLICE_X56Y50         FDSE (Hold_fdse_C_D)         0.009     1.533    game/random_position/random/M_y_q_reg[25]
  -------------------------------------------------------------------
                         required time                         -1.533    
                         arrival time                           1.698    
  -------------------------------------------------------------------
                         slack                                  0.165    

Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 game/random_position/random/M_x_q_reg[5]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game/random_position/random/M_w_q_reg[8]/D
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.300ns  (logic 0.186ns (61.916%)  route 0.114ns (38.084%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.024ns
    Source Clock Delay      (SCD):    1.508ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=394, routed)         0.564     1.508    game/random_position/random/clk_IBUF_BUFG
    SLICE_X55Y53         FDSE                                         r  game/random_position/random/M_x_q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y53         FDSE (Prop_fdse_C_Q)         0.141     1.649 r  game/random_position/random/M_x_q_reg[5]/Q
                         net (fo=3, routed)           0.114     1.763    game/random_position/random/M_x_q[5]
    SLICE_X54Y53         LUT5 (Prop_lut5_I3_O)        0.045     1.808 r  game/random_position/random/M_w_q[8]_i_1/O
                         net (fo=1, routed)           0.000     1.808    game/random_position/random/M_w_d0__68[8]
    SLICE_X54Y53         FDSE                                         r  game/random_position/random/M_w_q_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=394, routed)         0.834     2.024    game/random_position/random/clk_IBUF_BUFG
    SLICE_X54Y53         FDSE                                         r  game/random_position/random/M_w_q_reg[8]/C
                         clock pessimism             -0.504     1.521    
    SLICE_X54Y53         FDSE (Hold_fdse_C_D)         0.121     1.642    game/random_position/random/M_w_q_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.642    
                         arrival time                           1.808    
  -------------------------------------------------------------------
                         slack                                  0.166    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X65Y58   game/M_bluepos_q_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X64Y56   game/M_bluepos_q_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X64Y56   game/M_bluepos_q_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X64Y57   game/M_bluepos_q_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X64Y57   game/M_bluepos_q_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X64Y57   game/M_bluepos_q_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X64Y58   game/M_bluepos_q_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X64Y54   game/M_bluepos_q_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X64Y54   game/M_bluepos_q_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X59Y56   game/M_blueposindex_q_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X59Y56   game/M_blueposindex_q_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X59Y56   game/M_blueposindex_q_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X59Y56   game/M_blueposindex_q_reg[3]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y53   game/random_position/random/M_w_q_reg[1]/C
Low Pulse Width   Fast    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X59Y53   game/random_position/random/M_x_q_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X59Y53   game/random_position/random/M_y_q_reg[1]/C
Low Pulse Width   Fast    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X58Y53   game/random_position/random/M_y_q_reg[2]/C
Low Pulse Width   Fast    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X58Y53   game/random_position/random/M_z_q_reg[1]/C
Low Pulse Width   Fast    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X58Y53   game/random_position/random/M_z_q_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y58   game/M_bluepos_q_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y56   game/M_bluepos_q_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y56   game/M_bluepos_q_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y57   game/M_bluepos_q_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y57   game/M_bluepos_q_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y57   game/M_bluepos_q_reg[14]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y58   game/M_bluepos_q_reg[15]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y54   game/M_bluepos_q_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y54   game/M_bluepos_q_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y54   game/M_bluepos_q_reg[3]/C



