`timescale 1ns / 1ps
// duty cycle and freq affected by mode
module top_module(
input clk,
rst,
output [6:0] seg,
output [3:0] an,
output [7:0] JA
);
wire [3:0] counter_val;
wire [7:0] pwm;

//instantiate all modules

endmodule

