
*** Running vivado
    with args -log system_Data_b_Pack_0_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source system_Data_b_Pack_0_0.tcl



****** Vivado v2022.1 (64-bit)
  **** SW Build 3526262 on Mon Apr 18 15:48:16 MDT 2022
  **** IP Build 3524634 on Mon Apr 18 20:55:01 MDT 2022
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.

source system_Data_b_Pack_0_0.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/users/BenMillward/Desktop/Complete_setup/tmp/cores'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'E:/FPGA_folder/Xilinix/Vivado/2022.1/data/ip'.
WARNING: [IP_Flow 19-4995] The host OS only allows 260 characters in a normal path. The IP cache path is more than 80 characters. If you experience issues with IP caching, please consider changing the IP cache to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter. 
Current IP cache path is c:/Users/BenMillward/Desktop/Complete_setup/tmp/PID_CPU_FINAL/PID_CPU_FINAL.cache/ip 
Command: synth_design -top system_Data_b_Pack_0_0 -part xc7z010clg400-1 -incremental_mode off -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 25528
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1281.773 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'system_Data_b_Pack_0_0' [c:/Users/BenMillward/Desktop/Complete_setup/tmp/PID_CPU_FINAL/PID_CPU_FINAL.gen/sources_1/bd/system/ip/system_Data_b_Pack_0_0/synth/system_Data_b_Pack_0_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'Data_b_Pack' [C:/Users/BenMillward/Desktop/Complete_setup/tmp/PID_CPU_FINAL/PID_CPU_FINAL.srcs/sources_1/new/Data_b_Pack.v:23]
INFO: [Synth 8-6155] done synthesizing module 'Data_b_Pack' (0#1) [C:/Users/BenMillward/Desktop/Complete_setup/tmp/PID_CPU_FINAL/PID_CPU_FINAL.srcs/sources_1/new/Data_b_Pack.v:23]
INFO: [Synth 8-6155] done synthesizing module 'system_Data_b_Pack_0_0' (0#1) [c:/Users/BenMillward/Desktop/Complete_setup/tmp/PID_CPU_FINAL/PID_CPU_FINAL.gen/sources_1/bd/system/ip/system_Data_b_Pack_0_0/synth/system_Data_b_Pack_0_0.v:53]
WARNING: [Synth 8-7129] Port S_AXIS_tdata_1[31] in module Data_b_Pack is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXIS_tdata_1[30] in module Data_b_Pack is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXIS_tdata_1[29] in module Data_b_Pack is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXIS_tdata_1[28] in module Data_b_Pack is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXIS_tdata_1[27] in module Data_b_Pack is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXIS_tdata_1[26] in module Data_b_Pack is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXIS_tdata_1[25] in module Data_b_Pack is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXIS_tdata_1[24] in module Data_b_Pack is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXIS_tdata_1[23] in module Data_b_Pack is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXIS_tdata_1[22] in module Data_b_Pack is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXIS_tdata_1[21] in module Data_b_Pack is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXIS_tdata_1[20] in module Data_b_Pack is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXIS_tdata_1[19] in module Data_b_Pack is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXIS_tdata_1[18] in module Data_b_Pack is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXIS_tdata_1[17] in module Data_b_Pack is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXIS_tdata_1[16] in module Data_b_Pack is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXIS_tdata_1[15] in module Data_b_Pack is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXIS_tdata_1[14] in module Data_b_Pack is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXIS_tdata_2[31] in module Data_b_Pack is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXIS_tdata_2[30] in module Data_b_Pack is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXIS_tdata_2[15] in module Data_b_Pack is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXIS_tdata_2[14] in module Data_b_Pack is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXIS_tdata_2[13] in module Data_b_Pack is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXIS_tdata_2[12] in module Data_b_Pack is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXIS_tdata_2[11] in module Data_b_Pack is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXIS_tdata_2[10] in module Data_b_Pack is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXIS_tdata_2[9] in module Data_b_Pack is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXIS_tdata_2[8] in module Data_b_Pack is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXIS_tdata_2[7] in module Data_b_Pack is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXIS_tdata_2[6] in module Data_b_Pack is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXIS_tdata_2[5] in module Data_b_Pack is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXIS_tdata_2[4] in module Data_b_Pack is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXIS_tdata_2[3] in module Data_b_Pack is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXIS_tdata_2[2] in module Data_b_Pack is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXIS_tdata_2[1] in module Data_b_Pack is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXIS_tdata_2[0] in module Data_b_Pack is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 1281.773 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 1281.773 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 1281.773 ; gain = 0.000
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1281.773 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1281.773 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.020 . Memory (MB): peak = 1281.773 ; gain = 0.000
INFO: [Designutils 20-5008] Incremental synthesis strategy off
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 1281.773 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z010clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 1281.773 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 1281.773 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 1281.773 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 80 (col length:40)
BRAMs: 120 (col length: RAMB18 40 RAMB36 20)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
INFO: [Synth 8-3917] design system_Data_b_Pack_0_0 has port S_AXIS_tready_1 driven by constant 1
INFO: [Synth 8-3917] design system_Data_b_Pack_0_0 has port S_AXIS_tready_2 driven by constant 1
WARNING: [Synth 8-7129] Port S_AXIS_tdata_1[31] in module system_Data_b_Pack_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXIS_tdata_1[30] in module system_Data_b_Pack_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXIS_tdata_1[29] in module system_Data_b_Pack_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXIS_tdata_1[28] in module system_Data_b_Pack_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXIS_tdata_1[27] in module system_Data_b_Pack_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXIS_tdata_1[26] in module system_Data_b_Pack_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXIS_tdata_1[25] in module system_Data_b_Pack_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXIS_tdata_1[24] in module system_Data_b_Pack_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXIS_tdata_1[23] in module system_Data_b_Pack_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXIS_tdata_1[22] in module system_Data_b_Pack_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXIS_tdata_1[21] in module system_Data_b_Pack_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXIS_tdata_1[20] in module system_Data_b_Pack_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXIS_tdata_1[19] in module system_Data_b_Pack_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXIS_tdata_1[18] in module system_Data_b_Pack_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXIS_tdata_1[17] in module system_Data_b_Pack_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXIS_tdata_1[16] in module system_Data_b_Pack_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXIS_tdata_1[15] in module system_Data_b_Pack_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXIS_tdata_1[14] in module system_Data_b_Pack_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXIS_tdata_2[31] in module system_Data_b_Pack_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXIS_tdata_2[30] in module system_Data_b_Pack_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXIS_tdata_2[15] in module system_Data_b_Pack_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXIS_tdata_2[14] in module system_Data_b_Pack_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXIS_tdata_2[13] in module system_Data_b_Pack_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXIS_tdata_2[12] in module system_Data_b_Pack_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXIS_tdata_2[11] in module system_Data_b_Pack_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXIS_tdata_2[10] in module system_Data_b_Pack_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXIS_tdata_2[9] in module system_Data_b_Pack_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXIS_tdata_2[8] in module system_Data_b_Pack_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXIS_tdata_2[7] in module system_Data_b_Pack_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXIS_tdata_2[6] in module system_Data_b_Pack_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXIS_tdata_2[5] in module system_Data_b_Pack_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXIS_tdata_2[4] in module system_Data_b_Pack_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXIS_tdata_2[3] in module system_Data_b_Pack_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXIS_tdata_2[2] in module system_Data_b_Pack_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXIS_tdata_2[1] in module system_Data_b_Pack_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXIS_tdata_2[0] in module system_Data_b_Pack_0_0 is either unconnected or has no load
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 1281.773 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:27 ; elapsed = 00:00:29 . Memory (MB): peak = 1281.773 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:27 ; elapsed = 00:00:29 . Memory (MB): peak = 1281.773 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:27 ; elapsed = 00:00:29 . Memory (MB): peak = 1281.773 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:33 ; elapsed = 00:00:35 . Memory (MB): peak = 1281.773 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:33 ; elapsed = 00:00:35 . Memory (MB): peak = 1281.773 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:33 ; elapsed = 00:00:35 . Memory (MB): peak = 1281.773 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:33 ; elapsed = 00:00:35 . Memory (MB): peak = 1281.773 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:33 ; elapsed = 00:00:35 . Memory (MB): peak = 1281.773 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:33 ; elapsed = 00:00:35 . Memory (MB): peak = 1281.773 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |LUT2 |     1|
+------+-----+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:33 ; elapsed = 00:00:35 . Memory (MB): peak = 1281.773 ; gain = 0.000
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 37 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:23 ; elapsed = 00:00:33 . Memory (MB): peak = 1281.773 ; gain = 0.000
Synthesis Optimization Complete : Time (s): cpu = 00:00:34 ; elapsed = 00:00:35 . Memory (MB): peak = 1281.773 ; gain = 0.000
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1281.773 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1282.848 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete, checksum: 55079a65
INFO: [Common 17-83] Releasing license: Synthesis
22 Infos, 74 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:39 ; elapsed = 00:00:43 . Memory (MB): peak = 1282.848 ; gain = 1.074
INFO: [Common 17-1381] The checkpoint 'C:/Users/BenMillward/Desktop/Complete_setup/tmp/PID_CPU_FINAL/PID_CPU_FINAL.runs/system_Data_b_Pack_0_0_synth_1/system_Data_b_Pack_0_0.dcp' has been generated.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP system_Data_b_Pack_0_0, cache-ID = 1e135f166b4b2cc3
INFO: [Common 17-1381] The checkpoint 'C:/Users/BenMillward/Desktop/Complete_setup/tmp/PID_CPU_FINAL/PID_CPU_FINAL.runs/system_Data_b_Pack_0_0_synth_1/system_Data_b_Pack_0_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file system_Data_b_Pack_0_0_utilization_synth.rpt -pb system_Data_b_Pack_0_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Fri Sep 15 10:43:31 2023...
