# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 1700 0.000256 4096 400 3470 68608 13.9977 868.927 418.994 1301.98 1302.04
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 1110 0.001024 2048 330 570 14784 1.36877 15.2637 59.8977 76.5746 76.6321
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 1280 3.2e-05 4096 50 3140 608384 96.0713 115.724 7342.84 3480.1 11034.9 11035.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 320 0.001024 4096 92 5900 4032 2.7224 86.786 104.638 194.19 194.25
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 1240 6.4e-05 512 50 450 303104 10.4623 6.71811 83.2456 209.597 310.154 310.266
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 1360 0.000512 4096 360 790 32128 6.6089 93.909 209.431 309.991 310.051
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 1120 0.000128 2048 225 850 131072 22.5454 14.391 270.189 419.101 726.358 726.471
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 350 0.000256 1024 120 640 6144 13.8351 3.40842 5.17421 104.624 127.223 127.374
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 1150 0.000128 4096 340 3430 120576 37.3789 28.3348 1852.06 838.042 2755.92 2756.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 340 0.000128 512 77 320 57344 13.0679 3.40915 11.2666 124.423 152.377 152.543
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 1700 0.000256 4096 400 3470 68616 14.0046 1008.93 419.045 1442.04 1442.09
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 1110 0.001024 2048 330 570 14760 1.36893 17.4757 61.6307 80.518 80.5775
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 1280 3.2e-05 4096 50 3140 608256 96.2968 115.922 8337.14 3460.09 12009.6 12009.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 320 0.001024 4096 92 5900 4032 2.72627 100.798 104.674 208.242 208.301
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 1240 6.4e-05 512 50 450 302976 10.506 6.72541 95.2772 209.49 322.124 322.236
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 1360 0.000512 4096 360 790 32112 6.61712 106.977 209.373 323.012 323.066
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 1120 0.000128 2048 225 850 130752 22.5857 14.3637 305.625 419.036 761.74 761.852
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 350 0.000256 1024 120 640 4608 13.6948 3.33619 4.5656 102.218 123.998 124.142
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 1150 0.000128 4096 340 3430 120384 37.4536 28.3873 2120.5 837.668 3024.11 3024.21
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 340 0.000128 512 77 320 55296 12.868 3.38976 12.4564 123.32 152.249 152.412
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 1700 0.000256 4096 400 3470 68560 14.0104 1047.35 419.215 1480.63 1480.69
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 1110 0.001024 2048 330 570 14720 1.36538 18.208 59.0759 78.6918 78.7495
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 1280 3.2e-05 4096 50 3140 608320 96.0024 115.85 8725.09 3451.32 12388.4 12388.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 320 0.001024 4096 92 5900 4000 2.72634 103.911 104.669 211.35 211.407
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 1240 6.4e-05 512 50 450 302720 10.4816 6.7231 99.7967 209.796 326.921 327.033
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 1360 0.000512 4096 360 790 32080 6.60323 111.331 209.463 327.441 327.496
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 1120 0.000128 2048 225 850 131200 22.5078 14.3606 319.939 419.672 776.611 776.726
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 350 0.000256 1024 120 640 5120 13.7661 3.3689 5.23683 103.369 125.92 126.067
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 1150 0.000128 4096 340 3430 120640 37.3617 28.3752 2222.23 839.053 3127.12 3127.22
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 340 0.000128 512 77 320 56320 12.9112 3.39293 13.3085 122 151.827 151.988
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 1700 0.000256 4096 400 3470 68544 14.0002 979.466 419.123 1412.64 1412.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 1110 0.001024 2048 330 570 14688 1.36237 16.982 60.4874 78.8756 78.934
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 1280 3.2e-05 4096 50 3140 608256 95.8415 115.71 8138.61 3443.27 11793.6 11793.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 320 0.001024 4096 92 5900 4032 2.72816 97.1461 104.886 204.802 204.858
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 1240 6.4e-05 512 50 450 302592 10.4332 6.71334 93.0272 209.41 319.712 319.824
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 1360 0.000512 4096 360 790 32064 6.60992 104.626 209.405 320.683 320.739
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 1120 0.000128 2048 225 850 130560 22.4895 14.4077 297.855 418.885 753.765 753.876
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 350 0.000256 1024 120 640 6144 13.6233 3.37104 5.84557 103.362 126.382 126.526
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 1150 0.000128 4096 340 3430 120192 37.3166 28.332 2061.67 837.398 2964.81 2964.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 340 0.000128 512 77 320 55296 12.9832 3.39763 12.1805 124.01 152.777 152.943
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 1700 0.000256 4096 400 3470 68600 14.0075 987.087 419.056 1420.2 1420.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 1110 0.001024 2048 330 570 14700 1.36288 17.2461 60.2584 78.9099 78.9707
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 1280 3.2e-05 4096 50 3140 608200 96.6432 116.095 8222.54 3440.81 11876.3 11876.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 320 0.001024 4096 92 5900 4000 2.72794 97.9488 104.641 205.361 205.422
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 1240 6.4e-05 512 50 450 302400 10.5091 6.73158 94.0377 209.363 320.77 320.885
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 1360 0.000512 4096 360 790 32100 6.6097 105.734 209.431 321.82 321.877
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 1120 0.000128 2048 225 850 130400 22.6719 14.41 300.71 418.795 756.72 756.836
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 350 0.000256 1024 120 640 6400 13.6394 3.3727 6.13171 103.275 126.598 126.741
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 1150 0.000128 4096 340 3430 120400 37.6104 28.4159 2084.92 837.382 2988.43 2988.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 340 0.000128 512 77 320 51200 13.3405 3.40173 11.4603 122.893 151.304 151.464
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 1700 0.000256 4096 400 3470 68544 14.0136 1011.93 419.221 1445.22 1445.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 1110 0.001024 2048 330 570 14672 1.36397 17.7562 61.0995 80.2623 80.3214
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 1280 3.2e-05 4096 50 3140 608160 96.1631 115.867 8389.37 3443.61 12045.2 12045.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 320 0.001024 4096 92 5900 3920 2.71373 97.3521 104.369 204.479 204.537
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 1240 6.4e-05 512 50 450 301952 10.4711 6.72432 96.5576 209.431 323.312 323.424
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 1360 0.000512 4096 360 790 32032 6.61862 107.861 209.32 323.845 323.902
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 1120 0.000128 2048 225 850 130816 22.5016 14.3613 309.908 418.946 765.848 765.969
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 350 0.000256 1024 120 640 3584 13.6682 3.30301 3.74762 101.329 122.23 122.373
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 1150 0.000128 4096 340 3430 120064 37.3368 28.3668 2123.04 837.565 3026.42 3026.53
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 340 0.000128 512 77 320 50176 13.0505 3.36826 11.6582 122.264 150.549 150.712
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 1700 0.000256 4096 400 3470 68520 13.988 1017.41 419.142 1450.6 1450.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 1110 0.001024 2048 330 570 14640 1.36032 17.7655 59.9599 79.1275 79.1896
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 1280 3.2e-05 4096 50 3140 608160 96.2455 115.929 8473.55 3465.4 12151.3 12151.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 320 0.001024 4096 92 5900 3960 2.7239 99.348 104.632 206.744 206.801
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 1240 6.4e-05 512 50 450 302400 10.4918 6.72829 97.0467 209.568 323.962 324.072
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 1360 0.000512 4096 360 790 32040 6.60275 108.806 209.504 324.954 325.013
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 1120 0.000128 2048 225 850 130560 22.5048 14.3603 310.467 417.966 765.428 765.547
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 350 0.000256 1024 120 640 3840 13.9492 3.36938 4.02355 103.405 124.929 125.075
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 1150 0.000128 4096 340 3430 120480 37.4471 28.3771 2149.23 838.108 3053.27 3053.37
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 340 0.000128 512 77 320 53760 13.1568 3.40621 12.4903 124.201 153.465 153.628
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 1700 0.000256 4096 400 3470 68480 14.0025 984.244 418.904 1417.2 1417.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 1110 0.001024 2048 330 570 14720 1.36611 17.2708 60.4431 79.1231 79.1812
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 1280 3.2e-05 4096 50 3140 608000 96.0964 115.736 8187.77 3443.29 11843.1 11843.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 320 0.001024 4096 92 5900 3968 2.7208 94.3882 104.702 201.855 201.913
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 1240 6.4e-05 512 50 450 303104 10.4733 6.71949 94.2842 209.756 321.361 321.477
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 1360 0.000512 4096 360 790 32000 6.60422 105.306 209.215 321.168 321.225
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 1120 0.000128 2048 225 850 130048 22.5227 14.3974 299.428 418.273 754.746 754.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 350 0.000256 1024 120 640 4096 14.0542 3.40746 4.08454 104.771 126.5 126.643
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 1150 0.000128 4096 340 3430 119808 37.3146 28.321 2067.46 836.136 2969.33 2969.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 340 0.000128 512 77 320 57344 13.0815 3.408 12.9499 124.388 154.036 154.197
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 1700 0.000256 4096 400 3470 68352 13.994 993.829 418.235 1426.11 1426.17
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 1110 0.001024 2048 330 570 14592 1.36192 17.2734 60.0333 78.7108 78.77
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 1280 3.2e-05 4096 50 3140 608256 96.075 115.776 8261.57 3441.22 11914.8 11914.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 320 0.001024 4096 92 5900 3840 2.71974 92.0535 104.37 199.187 199.246
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 1240 6.4e-05 512 50 450 302592 10.4494 6.71722 94.6686 209.288 321.252 321.362
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 1360 0.000512 4096 360 790 31872 6.584 105.656 208.703 320.987 321.043
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 1120 0.000128 2048 225 850 129024 22.5372 14.4032 299.551 416.626 753.247 753.359
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 2 48 10 350 0.000256 1024 120 640 0 3.24867 0.005504 99.2236 102.56
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 1150 0.000128 4096 340 3430 119808 37.2958 31.5684 2087.41 936.411 3092.88 2990.42
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 340 0.000128 512 77 320 49152 12.7963 3.35354 11.2636 117.915 145.542 145.722
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 1700 0.000256 4096 400 3470 68400 13.9932 1068.49 418.96 1501.5 1501.55
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 1110 0.001024 2048 330 570 14600 1.36442 18.6872 59.7597 79.8531 79.9094
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 1280 3.2e-05 4096 50 3140 608000 96.3599 116.044 8738.02 3446.56 12397.1 12397.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 320 0.001024 4096 92 5900 3800 2.71155 98.4043 104.21 205.367 205.426
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 1240 6.4e-05 512 50 450 302400 10.5107 6.72304 100.865 209.639 327.864 327.969
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 1360 0.000512 4096 360 790 32000 6.61296 113.26 209.657 329.574 329.631
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 1120 0.000128 2048 225 850 129600 22.5678 14.3484 321.564 417.238 775.847 775.957
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 350 0.000256 1024 120 640 6400 13.6447 3.38112 6.73366 103.523 127.464 127.607
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 1150 0.000128 4096 340 3430 120000 37.4534 28.3937 2221.83 838.742 3126.52 3126.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 340 0.000128 512 77 320 51200 13.3564 3.40173 12.5104 123.122 152.605 152.768
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 1700 0.000256 4096 400 3470 68352 13.9999 1235.55 418.646 1668.25 1668.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 1110 0.001024 2048 330 570 14592 1.36496 21.5917 59.7026 82.7018 82.7596
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 1280 3.2e-05 4096 50 3140 607744 95.9128 115.784 10268.6 3443.81 13924.3 13924.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 320 0.001024 4096 92 5900 3840 2.71542 110.676 104.639 218.072 218.127
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 1240 6.4e-05 512 50 450 301056 10.4532 6.70838 118.427 209.025 344.736 344.847
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 1360 0.000512 4096 360 790 31744 6.55715 131.713 208.397 346.709 346.763
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 1120 0.000128 2048 225 850 129024 22.6726 14.365 375.833 418.302 831.305 831.418
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 2 64 10 350 0.000256 1024 120 640 0 3.24637 0.005664 99.3243 102.657
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 1150 0.000128 4096 340 3430 119808 37.2939 31.5675 2592.96 935.63 3597.64 3495.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 340 0.000128 512 77 320 49152 12.7907 3.3481 14.0674 119.572 149.992 150.152
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 15 1700 0.000256 4096 400 3480 68640 13.9618 859.486 419.146 1292.64 1292.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 15 1110 0.001024 2048 330 570 14816 1.37194 27.8205 61.0697 90.3044 90.3612
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 15 1280 3.2e-05 4096 50 3150 608384 96.0247 115.694 7212.38 3441.56 10865.8 10866
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 15 320 0.001024 4096 92 5895 4096 2.72816 87.0899 104.741 194.602 194.659
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 15 1240 6.4e-05 512 50 450 302848 10.474 6.71318 81.5537 209.568 308.436 308.547
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 15 1360 0.000512 4096 360 795 32128 6.61482 178.143 209.486 394.287 394.346
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 15 1120 0.000128 2048 225 855 130560 22.6134 14.3338 485.175 419.137 941.39 941.502
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 15 350 0.000256 1024 120 645 6144 13.8071 3.40992 8.80486 104.583 130.785 130.925
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 15 1150 0.000128 4096 340 3435 120320 37.3646 28.3321 2080.85 837.857 2984.51 2984.61
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 15 340 0.000128 512 77 315 53248 13.3785 3.40925 12.3824 126.338 155.725 155.896
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 15 1700 0.000256 4096 400 3480 68640 13.9851 867.422 419.49 1300.95 1301.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 15 1110 0.001024 2048 330 570 14800 1.36736 29.2762 60.7699 91.4536 91.5132
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 15 1280 3.2e-05 4096 50 3150 608400 96.4403 115.967 7259.08 3463.35 10935 10935.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 15 320 0.001024 4096 92 5895 4080 2.72384 85.0964 104.776 192.638 192.695
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 15 1240 6.4e-05 512 50 450 302720 10.5272 6.72858 82.1779 209.724 309.289 309.408
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 15 1360 0.000512 4096 360 795 32120 6.61299 188.207 209.647 404.511 404.571
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 15 1120 0.000128 2048 225 855 130560 22.7204 14.4364 477.309 419.343 933.947 934.059
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 15 350 0.000256 1024 120 645 6400 13.882 3.42906 6.20163 105.009 128.707 128.862
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 15 1150 0.000128 4096 340 3435 120320 37.5447 28.3906 1838.47 838.625 2743.14 2743.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 15 340 0.000128 512 77 315 53760 13.4276 3.41728 11.9577 125.069 154.088 154.253
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 1700 0.000256 4096 400 3480 68592 13.953 0 419.271 433.239 0
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 1700 0.000256 4096 400 3480 68600 13.9715 883.637 419.348 1317.01 1317.07
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 1110 0.001024 2048 330 570 14784 1.36694 15.3743 59.6575 76.4416 76.4996
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 1280 3.2e-05 4096 50 3150 608272 96.2092 115.937 7351.43 3471 11034.7 11034.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 320 0.001024 4096 92 5895 4088 2.73923 89.3708 104.899 197.052 197.112
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 1240 6.4e-05 512 50 450 302400 10.5209 6.72826 83.7299 209.691 310.802 310.924
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 1360 0.000512 4096 360 795 32088 6.61584 95.3564 209.545 311.563 311.621
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 1120 0.000128 2048 225 855 129920 22.6937 14.3713 272.276 418.687 728.158 728.269
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 350 0.000256 1024 120 645 5376 13.7932 3.37904 4.6849 103.653 125.692 125.837
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 1150 0.000128 4096 340 3435 120288 37.4845 28.3914 1861.64 838.601 2766.23 2766.33
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 340 0.000128 512 77 315 50176 13.4676 3.40522 10.029 122.413 149.519 149.682
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 1700 0.000256 4096 400 3480 68608 13.9656 893.648 419.294 1326.96 1327.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 1110 0.001024 2048 330 570 14784 1.37066 15.8428 60.9669 78.2247 78.2835
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 1280 3.2e-05 4096 50 3150 608256 96.0647 115.743 7572.39 3461.03 11245.4 11245.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 320 0.001024 4096 92 5895 4032 2.7177 88.5606 104.568 195.892 195.953
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 1240 6.4e-05 512 50 450 302592 10.4862 6.71798 85.6275 209.579 312.541 312.656
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 1360 0.000512 4096 360 795 32064 6.62138 97.5572 209.316 313.54 313.596
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 1120 0.000128 2048 225 855 130560 22.5895 14.3569 278.889 432.408 748.375 748.496
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 350 0.000256 1024 120 645 6144 13.8382 3.40586 5.44883 104.622 127.497 127.647
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 1150 0.000128 4096 340 3435 120320 37.3287 28.3467 1903.52 846.648 2815.95 2816.05
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 340 0.000128 512 77 315 53248 13.392 3.40886 10.8885 123.406 151.301 151.466
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 1700 0.000256 4096 400 3480 68544 13.9841 1023.61 419.191 1456.84 1456.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 1110 0.001024 2048 330 570 14760 1.36726 18.045 59.9132 79.3692 79.4274
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 1280 3.2e-05 4096 50 3150 608256 96.2632 115.909 8483.4 3444.03 12139.8 12139.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 320 0.001024 4096 92 5895 4032 2.72205 102.035 104.7 209.502 209.561
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 1240 6.4e-05 512 50 450 302400 10.5113 6.73152 97.5331 209.682 324.586 324.696
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 1360 0.000512 4096 360 795 32112 6.62288 109.906 210.042 326.615 326.673
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 1120 0.000128 2048 225 855 130176 22.6922 14.465 313.289 419.412 769.985 770.095
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 350 0.000256 1024 120 645 4608 13.7047 3.33802 4.75699 102.317 124.296 124.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 1150 0.000128 4096 340 3435 120096 37.4152 28.3938 2148.38 838.435 3052.73 3052.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 340 0.000128 512 77 315 50688 13.2142 3.38483 11.8749 122.054 150.736 150.893
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 1700 0.000256 4096 400 3480 68560 13.9571 0 419.274 433.245 0
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 1700 0.000256 4096 400 3480 68544 13.953 0 419.023 432.99 0
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 1700 0.000256 4096 400 3480 68500 13.9799 1050.01 418.843 1482.88 1482.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 1110 0.001024 2048 330 570 14700 1.36371 18.633 56.5069 76.5504 76.6075
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 1280 3.2e-05 4096 50 3150 608200 96.4686 116.102 8740.88 3460.74 12414.4 12414.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 320 0.001024 4096 92 5895 4000 2.72486 103.658 104.59 211.016 211.075
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 1240 6.4e-05 512 50 450 302400 10.5038 7.34342 101.011 209.394 328.38 328.49
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 1360 0.000512 4096 360 795 32000 6.61117 113.074 209.176 328.905 328.963
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 1120 0.000128 2048 225 855 130400 22.6441 14.535 324.586 418.899 780.794 780.91
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 350 0.000256 1024 120 645 3200 14.008 3.36986 3.52826 103.299 124.385 124.529
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 1150 0.000128 4096 340 3435 120000 37.5212 28.4316 2209.86 837.369 3113.28 3113.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 340 0.000128 512 77 315 51200 13.3461 3.40138 12.4857 122.634 152.081 152.238
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 1700 0.000256 4096 400 3480 68544 13.9693 1063.43 419.079 1496.53 1496.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 1110 0.001024 2048 330 570 14672 1.36285 18.8279 59.747 79.9827 80.0399
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 1280 3.2e-05 4096 50 3150 608160 96.1126 115.872 8831.49 3441.44 12485.1 12485.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 320 0.001024 4096 92 5895 4032 2.73456 104.219 104.831 211.827 211.886
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 1240 6.4e-05 512 50 450 301952 10.4714 6.72154 101.271 209.287 327.88 327.988
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 1360 0.000512 4096 360 795 32032 6.61702 114.165 209.422 330.247 330.303
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 1120 0.000128 2048 225 855 129920 22.5935 14.3527 326.946 418.569 782.59 782.698
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 350 0.000256 1024 120 645 3584 13.655 3.29872 3.9753 101.267 122.379 122.522
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 1150 0.000128 4096 340 3435 120064 37.3323 28.3612 2232.68 837.165 3135.65 3135.75
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 340 0.000128 512 77 315 43008 13.623 3.36691 10.5808 120.735 148.515 148.675
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 1700 0.000256 4096 400 3480 68520 13.954 0 419.358 433.325 0
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 1700 0.000256 4096 400 3480 68480 13.9554 1002.28 418.858 1435.15 1435.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 1110 0.001024 2048 330 570 14720 1.36678 17.7991 59.8986 79.1091 79.1661
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 1280 3.2e-05 4096 50 3150 608000 96.0444 115.743 8348.04 3441.7 12001.7 12001.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 320 0.001024 4096 92 5895 3968 2.72083 97.1306 104.584 204.477 204.534
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 1240 6.4e-05 512 50 450 302080 10.481 6.71763 95.2926 209.663 322.281 322.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 1360 0.000512 4096 360 795 32000 6.61818 107.633 209.351 323.644 323.703
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 1120 0.000128 2048 225 855 130048 22.501 14.4044 307.371 418.104 762.513 762.623
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 350 0.000256 1024 120 645 4096 14.037 3.40976 4.28787 104.724 126.639 126.782
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 1150 0.000128 4096 340 3435 119808 37.2816 28.3238 2106.37 835.755 3007.83 3007.95
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 340 0.000128 512 77 315 49152 13.7075 3.41088 11.3865 123.142 151.858 152.024
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 1700 0.000256 4096 400 3480 68352 13.9454 1163.74 418.453 1596.19 1596.25
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 1110 0.001024 2048 330 570 14592 1.36192 20.5106 60.5787 82.4934 82.5487
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 1280 3.2e-05 4096 50 3150 607872 96.1191 115.822 9655.3 3443.84 13311.2 13311.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 320 0.001024 4096 92 5895 3840 2.7136 108.637 104.221 215.613 215.673
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 1240 6.4e-05 512 50 450 301056 10.4878 6.71376 111.459 209.328 338.116 338.228
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 1360 0.000512 4096 360 795 31872 6.59866 124.953 208.978 340.572 340.627
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 1120 0.000128 2048 225 855 129024 22.5269 14.3634 355.83 416.692 809.543 809.658
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 2 48 15 350 0.000256 1024 120 645 0 3.24787 0.004224 99.2392 102.575
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 1150 0.000128 4096 340 3435 119808 37.29 31.5717 2438.28 936.651 3443.99 3341.51
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 340 0.000128 512 77 315 36864 13.7202 3.35053 10.1805 119.652 147.109 147.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 1700 0.000256 4096 400 3480 68400 13.9824 1177.53 419.064 1610.63 1610.69
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 1110 0.001024 2048 330 570 14600 1.36192 20.4765 59.6158 81.4975 81.5547
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 1280 3.2e-05 4096 50 3150 608000 96.291 116.033 9681.11 3465.34 13358.9 13359.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 320 0.001024 4096 92 5895 3800 2.71082 108.774 104.131 215.658 215.715
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 1240 6.4e-05 512 50 450 302400 10.4964 6.72774 112.375 209.615 339.34 339.452
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 1360 0.000512 4096 360 795 31800 6.57834 124.786 208.785 340.193 340.248
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 1120 0.000128 2048 225 855 129600 22.5626 14.4048 358.062 417.249 812.408 812.519
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 2 50 15 350 0.000256 1024 120 645 0 3.3777 0.005728 103.443 106.911
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 1150 0.000128 4096 340 3435 120000 37.4224 31.792 2458.05 941.95 3469.41 3362.59
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 340 0.000128 512 77 315 51200 13.3549 3.40291 14.0639 122.851 153.879 154.042
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 1700 0.000256 4096 400 3480 68352 13.958 1071.33 419.095 1504.44 1504.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 1110 0.001024 2048 330 570 14592 1.36621 18.5579 58.7388 78.7059 78.7652
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 1280 3.2e-05 4096 50 3150 607744 95.8931 115.773 8899.52 3446.31 12557.7 12557.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 320 0.001024 4096 92 5895 3840 2.71763 97.4577 104.645 204.863 204.919
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 1240 6.4e-05 512 50 450 301056 10.4689 6.7072 101.819 209.179 328.301 328.413
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 1360 0.000512 4096 360 795 31744 6.5809 114.466 208.789 329.882 329.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 1120 0.000128 2048 225 855 129024 22.6776 14.3278 326.696 418.548 782.378 782.488
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 2 64 15 350 0.000256 1024 120 645 0 3.25018 0.005248 99.3957 102.735
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 1150 0.000128 4096 340 3435 119808 37.3001 31.5612 2244.36 936.434 3249.84 3147.21
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 340 0.000128 512 77 315 32768 14.0228 3.3455 8.44166 118.598 144.615 144.778
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 20 1700 0.000256 4096 400 3480 68640 13.9625 813.638 419.447 1247.1 1247.17
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 20 1110 0.001024 2048 330 580 14752 1.37171 27.0299 61.8701 90.3144 90.3736
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 20 1280 3.2e-05 4096 50 3140 608512 95.8497 115.667 6756.86 3443.38 10411.9 10412.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 20 320 0.001024 4096 92 5900 4096 2.72589 82.2027 104.888 189.86 189.918
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 20 1240 6.4e-05 512 50 460 302336 10.4723 6.71392 78.259 209.71 305.284 305.395
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 20 1360 0.000512 4096 360 800 32096 6.62138 175.57 209.698 391.932 391.985
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 20 1120 0.000128 2048 225 860 130560 22.6154 14.352 470.959 419.505 927.559 927.673
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 20 350 0.000256 1024 120 640 4096 14.0296 3.40691 3.84083 104.736 126.197 126.347
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 20 1150 0.000128 4096 340 3440 120576 37.3155 28.3413 1720.82 838.517 2625.1 2625.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 20 340 0.000128 512 77 320 51200 13.538 3.40979 11.4243 126.577 155.16 155.328
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 20 1700 0.000256 4096 400 3480 68640 13.9863 910.725 419.177 1343.94 1344
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 20 1110 0.001024 2048 330 580 14720 1.36781 16.1335 60.3757 77.9204 77.9796
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 20 1280 3.2e-05 4096 50 3140 608480 96.2736 115.939 7586.31 3441.24 11239.9 11240.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 20 320 0.001024 4096 92 5900 4080 2.72998 92.9055 104.768 200.445 200.505
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 20 1240 6.4e-05 512 50 460 302400 10.5296 6.72816 88.8054 209.646 315.839 315.951
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 20 1360 0.000512 4096 360 800 32080 6.61725 191.767 209.502 407.93 407.986
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 20 1120 0.000128 2048 225 860 130560 22.6857 14.3764 493.454 419.033 949.676 949.785
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 20 350 0.000256 1024 120 640 3840 14.1332 3.4263 3.6657 104.928 126.343 126.488
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 20 1150 0.000128 4096 340 3440 120480 37.492 28.3956 1930.32 837.987 2834.3 2834.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 20 340 0.000128 512 77 320 51200 13.6178 3.41942 12.212 125.24 154.696 154.862
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 1700 0.000256 4096 400 3480 68592 13.9619 0 418.943 432.921 0
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 1700 0.000256 4096 400 3480 68600 13.9673 862.597 419.118 1295.74 1295.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 1110 0.001024 2048 330 580 14728 1.36838 15.5361 60.8776 77.8269 77.8854
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 1280 3.2e-05 4096 50 3140 608384 96.2007 115.923 7146.72 3460.41 10819.4 10819.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 320 0.001024 4096 92 5900 4032 2.72282 86.6063 104.614 193.987 194.045
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 1240 6.4e-05 512 50 460 302400 10.5176 6.73136 83.9167 209.565 310.859 310.968
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 1360 0.000512 4096 360 800 32088 6.62003 94.2744 209.668 310.606 310.664
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 1120 0.000128 2048 225 860 129920 22.6942 14.3774 268.074 418.651 723.922 724.038
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 350 0.000256 1024 120 640 3584 13.9952 3.38342 3.26643 103.592 124.421 124.565
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 1150 0.000128 4096 340 3440 120512 37.4968 28.3805 1822.2 837.951 2726.14 2726.23
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 340 0.000128 512 77 320 46592 13.7425 3.40646 9.37571 123.431 150.172 150.329
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 1700 0.000256 4096 400 3480 68608 13.9657 866.973 419.363 1300.36 1300.42
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 1110 0.001024 2048 330 580 14720 1.37011 15.6719 60.2929 77.3781 77.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 1280 3.2e-05 4096 50 3140 608384 95.9895 115.706 7306.69 3440.66 10959.2 10959.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 320 0.001024 4096 92 5900 4032 2.72045 86.178 104.617 193.561 193.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 1240 6.4e-05 512 50 460 302080 10.4845 6.71414 84.1433 209.543 311.015 311.133
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 1360 0.000512 4096 360 800 32064 6.62733 95.1664 209.507 311.344 311.404
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 1120 0.000128 2048 225 860 130560 22.5947 14.3488 272.84 419.012 728.93 729.05
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 350 0.000256 1024 120 640 4096 14.0408 3.40592 3.74435 104.602 125.977 126.129
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 1150 0.000128 4096 340 3440 120576 37.3517 28.3501 1844.75 837.861 2748.42 2748.52
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 340 0.000128 512 77 320 49152 13.6951 3.41402 9.93802 124.447 151.7 151.872
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 1700 0.000256 4096 400 3480 68544 13.9817 1071.97 419.129 1505.13 1505.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 1110 0.001024 2048 330 580 14688 1.36611 19.2137 59.7773 80.4002 80.4598
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 1280 3.2e-05 4096 50 3140 608256 96.1434 115.946 8839.62 3462.66 12514.5 12514.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 320 0.001024 4096 92 5900 4032 2.72179 106.726 104.758 214.25 214.309
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 1240 6.4e-05 512 50 460 302400 10.489 6.72851 104.328 209.652 331.327 331.436
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 1360 0.000512 4096 360 800 32040 6.61709 115.648 209.622 331.931 331.987
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 1120 0.000128 2048 225 860 130176 22.6865 14.3709 331.038 419.243 787.474 787.587
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 350 0.000256 1024 120 640 2304 13.9532 3.33731 2.83549 102.301 122.61 122.757
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 1150 0.000128 4096 340 3440 120384 37.422 28.3857 2250.16 838.442 3154.51 3154.61
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 340 0.000128 512 77 320 46080 13.5533 3.38534 11.5218 122.797 151.47 151.632
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 1700 0.000256 4096 400 3480 68400 13.9459 743.897 418.356 1176.26 1176.33
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 1110 0.001024 2048 330 580 14544 1.36192 13.4491 59.4818 74.3337 74.3922
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 1280 3.2e-05 4096 50 3140 607968 96.0222 115.874 6133.77 3441.06 9786.89 9787.03
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 320 0.001024 4096 92 5900 3888 2.71168 71.8623 104.278 178.894 178.952
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 1240 6.4e-05 512 50 460 301824 10.4964 6.72563 73.1574 209.608 300.117 300.229
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 1360 0.000512 4096 360 800 31968 6.61914 80.832 209.48 296.972 297.028
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 1120 0.000128 2048 225 860 129024 22.609 14.4118 229.367 417.51 684.027 684.138
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 4 18 20 350 0.000256 1024 120 640 0 3.25075 0.005504 99.1539 102.492
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 1150 0.000128 4096 340 3440 120384 37.3091 31.6176 1562.93 937.079 2569.12 2466.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 340 0.000128 512 77 320 36864 13.7272 3.34848 6.72829 118.622 142.632 142.795
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 1700 0.000256 4096 400 3480 68560 13.9593 0 418.912 432.886 0
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 1700 0.000256 4096 400 3480 68480 13.9571 0 419.355 433.328 0
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 1700 0.000256 4096 400 3480 68544 13.965 0 419.373 433.353 0
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 1700 0.000256 4096 400 3480 68352 13.9571 693.833 418.452 1126.29 1126.35
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 1110 0.001024 2048 330 580 14592 1.36589 12.5011 58.6977 72.6068 72.6658
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 1280 3.2e-05 4096 50 3140 608256 96.0343 115.776 5702.17 3461.13 9375.27 9375.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 320 0.001024 4096 92 5900 3840 2.71411 63.9705 104.296 171.024 171.084
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 1240 6.4e-05 512 50 460 301056 10.4915 6.70925 67.527 209.335 294.196 294.314
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 1360 0.000512 4096 360 800 31872 6.60518 75.0151 209.203 290.87 290.929
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 1120 0.000128 2048 225 860 129024 22.5119 14.3267 212.224 416.745 665.942 666.059
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 4 24 20 350 0.000256 1024 120 640 0 3.24627 0.004864 99.2395 102.573
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 1150 0.000128 4096 340 3440 119808 37.2654 31.5873 1448.08 936.575 2453.7 2351.24
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 340 0.000128 512 77 320 36864 13.7265 3.35661 6.39946 117.544 141.239 141.402
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 1700 0.000256 4096 400 3480 68500 13.9734 1011.65 418.808 1444.48 1444.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 1110 0.001024 2048 330 580 14600 1.36368 18.176 59.666 79.2491 79.3062
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 1280 3.2e-05 4096 50 3140 608200 96.5828 116.095 8366.52 3455.39 12034.8 12034.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 320 0.001024 4096 92 5900 4000 2.72179 99.763 104.676 207.204 207.265
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 1240 6.4e-05 512 50 460 301600 10.5284 6.73587 98.175 209.432 325.001 325.116
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 1360 0.000512 4096 360 800 32000 6.61094 109.549 209.427 325.63 325.689
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 1120 0.000128 2048 225 860 130400 22.6673 14.3855 313.728 418.888 769.801 769.915
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 350 0.000256 1024 120 640 3200 14.0106 3.37219 3.62816 103.319 124.512 124.666
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 1150 0.000128 4096 340 3440 120400 37.5729 28.4262 2130.72 837.47 3034.31 3034.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 340 0.000128 512 77 320 44800 13.8437 3.40618 10.6767 122.755 150.89 151.055
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 1700 0.000256 4096 400 3480 68400 13.9797 709.509 419.005 1142.55 1142.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 1110 0.001024 2048 330 580 14400 1.35546 12.6383 58.2027 72.2391 72.2959
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 1280 3.2e-05 4096 50 3140 608000 96.2784 116.027 5866.63 3443.26 9522.36 9522.51
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 320 0.001024 4096 92 5900 3800 2.70566 67.0203 104.116 173.885 173.945
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 1240 6.4e-05 512 50 460 300800 10.5174 6.73334 69.465 209.436 296.281 296.397
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 1360 0.000512 4096 360 800 31800 6.59901 76.6789 208.836 292.157 292.217
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 1120 0.000128 2048 225 860 129600 22.5449 14.3462 219.519 416.832 673.371 673.489
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 4 25 20 350 0.000256 1024 120 640 0 3.38122 0.005792 103.356 106.824
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 1150 0.000128 4096 340 3440 120000 37.4287 31.7761 1488.78 941.205 2499.38 2392.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 340 0.000128 512 77 320 38400 14.2991 3.40211 6.85165 122.766 147.528 147.698
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 1700 0.000256 4096 400 3480 68544 13.9699 1289.33 418.962 1722.32 1722.38
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 1110 0.001024 2048 330 580 14672 1.36806 23.2195 59.82 84.4481 84.5061
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 1280 3.2e-05 4096 50 3140 608160 96.0629 115.857 10620 3459.68 14291.8 14291.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 320 0.001024 4096 92 5900 3920 2.7136 124.218 104.274 231.25 231.309
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 1240 6.4e-05 512 50 460 301952 10.4638 6.72192 125.529 209.232 352.078 352.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 1360 0.000512 4096 360 800 32032 6.62323 139.107 209.595 355.37 355.426
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 1120 0.000128 2048 225 860 129920 22.6002 14.3473 397.162 418.705 852.943 853.056
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 2 28 20 350 0.000256 1024 120 640 0 3.29808 0.004896 101.17 104.56
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 1150 0.000128 4096 340 3440 120064 37.3198 31.651 2691.86 937.891 3698.91 3594.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 340 0.000128 512 77 320 43008 13.617 3.36483 13.1239 121.589 151.908 152.071
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 1700 0.000256 4096 400 3480 68320 13.9495 842.029 418.85 1274.88 1274.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 1110 0.001024 2048 330 580 14560 1.36806 15.0077 59.7949 76.213 76.2702
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 1280 3.2e-05 4096 50 3140 607936 95.7368 115.692 7004.96 3444.37 10660.9 10661.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 320 0.001024 4096 92 5900 3808 2.71171 74.2072 104.395 181.358 181.418
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 1240 6.4e-05 512 50 460 301056 10.4757 6.7175 83.1105 209.545 309.976 310.09
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 1360 0.000512 4096 360 800 31808 6.60662 91.26 209.239 307.148 307.206
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 1120 0.000128 2048 225 860 129024 22.6888 14.3276 260.429 419.289 716.86 716.972
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 1700 0.000256 4096 400 3480 68520 13.9495 0 418.978 432.941 0
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 1700 0.000256 4096 400 3480 68400 13.9634 0 418.989 432.968 0
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 1700 0.000256 4096 400 3480 68480 13.9526 1198.53 419.106 1631.64 1631.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 1110 0.001024 2048 330 580 14592 1.36294 21.2832 59.6195 82.3081 82.3675
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 1280 3.2e-05 4096 50 3140 608000 95.9828 115.735 9961.64 3462.89 13636.4 13636.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 320 0.001024 4096 92 5900 3968 2.72214 113.899 104.717 221.38 221.441
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 1240 6.4e-05 512 50 460 302080 10.4722 6.71526 117.593 209.787 344.697 344.809
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 1360 0.000512 4096 360 800 32000 6.62227 129.874 209.704 346.242 346.298
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 1120 0.000128 2048 225 860 130048 22.4951 14.4118 370.785 418.212 826.033 826.148
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 350 0.000256 1024 120 640 4096 14.0435 3.40576 5.22979 104.785 127.647 127.794
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 1150 0.000128 4096 340 3440 119808 37.2679 28.3236 2522.02 836.25 3423.97 3424.06
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 340 0.000128 512 77 320 49152 13.7098 3.40442 14.0182 123.934 155.277 155.443
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 1700 0.000256 4096 400 3480 68352 13.9548 810.299 418.864 1243.17 1243.23
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 1110 0.001024 2048 330 580 14336 1.35814 14.1943 59.2454 74.8416 74.8995
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 1280 3.2e-05 4096 50 3140 607744 95.9113 115.78 6678.57 3463.69 10354.1 10354.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 320 0.001024 4096 92 5900 3840 2.71722 73.9779 104.657 181.395 181.455
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 1240 6.4e-05 512 50 460 301056 10.4651 6.70816 78.6561 209.067 305.025 305.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 1360 0.000512 4096 360 800 31744 6.60179 87.2395 208.893 302.778 302.836
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 1120 0.000128 2048 225 860 129024 22.6678 14.341 248.25 418.314 703.7 703.812
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 4 32 20 350 0.000256 1024 120 640 0 3.24198 0.006144 99.3442 102.673
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 1150 0.000128 4096 340 3440 119808 37.3148 31.5718 1692.89 935.979 2697.95 2595.37
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 340 0.000128 512 77 320 32768 14.0259 3.34678 6.68042 118.539 142.801 142.969
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 1700 0.000256 4096 400 3480 68352 13.9521 1051.18 418.406 1483.59 1483.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 1110 0.001024 2048 330 580 14592 1.36861 18.7146 59.7431 79.8718 79.9276
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 1280 3.2e-05 4096 50 3140 608256 95.9984 115.766 8718.19 3460.65 12390.8 12390.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 320 0.001024 4096 92 5900 3840 2.71565 96.6178 104.281 203.657 203.715
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 1240 6.4e-05 512 50 460 301056 10.4837 6.71891 101.379 209.302 328.007 328.121
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 1360 0.000512 4096 360 800 31872 6.61094 113.271 209.193 329.12 329.177
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 1120 0.000128 2048 225 860 129024 22.5139 14.3135 321.218 416.646 774.822 774.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 2 48 20 350 0.000256 1024 120 640 0 3.25014 0.00608 99.2302 102.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 1150 0.000128 4096 340 3440 119808 37.2817 31.5797 2207.66 936.597 3213.3 3110.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 340 0.000128 512 77 320 36864 13.7249 3.35258 9.55178 118.581 145.42 145.582
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 1700 0.000256 4096 400 3480 67968 13.9326 729.883 417.769 1161.64 1161.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 1110 0.001024 2048 330 580 14208 1.36115 12.7447 58.1174 72.2642 72.3207
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 1280 3.2e-05 4096 50 3140 607488 96.1264 115.839 6069.07 3446.7 9727.91 9728.07
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 320 0.001024 4096 92 5900 3456 2.6895 62.4783 103.352 168.562 168.619
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 1240 6.4e-05 512 50 460 297984 10.4906 6.69626 70.9924 208.599 296.91 297.023
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 1360 0.000512 4096 360 800 31488 6.55606 78.7661 208.356 293.723 293.781
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 1120 0.000128 2048 225 860 125952 22.5812 14.3408 220.712 413.433 671.201 671.321
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 4 48 20 350 0.000256 1024 120 640 0 3.24819 0.004672 99.5901 102.926
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 1150 0.000128 4096 340 3440 118272 37.257 31.5622 1517.93 934.542 2521.48 2418.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 340 0.000128 512 77 320 24576 14.7258 3.35053 4.94147 117.488 140.716 140.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 1700 0.000256 4096 400 3480 68400 13.9886 1086.68 418.75 1519.48 1519.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 1110 0.001024 2048 330 580 14400 1.35994 19.206 59.2684 79.8781 79.937
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 1280 3.2e-05 4096 50 3140 608000 96.2586 116.049 8907.69 3462.93 12583.1 12583.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 320 0.001024 4096 92 5900 3800 2.71158 103.064 104.125 209.944 210.002
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 1240 6.4e-05 512 50 460 300800 10.5276 6.73075 105.411 209.458 332.252 332.366
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 1360 0.000512 4096 360 800 31800 6.60125 116.533 208.861 332.04 332.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 1120 0.000128 2048 225 860 129600 22.543 14.3604 333.881 416.881 787.8 787.919
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 2 50 20 350 0.000256 1024 120 640 0 3.3792 0.006144 103.37 106.839
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 1150 0.000128 4096 340 3440 120000 37.4191 31.791 2258.72 941.268 3269.39 3162.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 340 0.000128 512 77 320 38400 14.3024 3.40278 10.2509 123.825 151.986 152.156
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 1700 0.000256 4096 400 3480 68000 13.9436 781.981 418.071 1214.05 1214.11
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 1110 0.001024 2048 330 580 14000 1.34314 13.0126 58.7349 73.1335 73.1906
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 1280 3.2e-05 4096 50 3140 607200 96.1327 115.874 6329.54 3444.76 9986.46 9986.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 320 0.001024 4096 92 5900 3600 2.71014 70.6294 104.221 177.604 177.659
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 1240 6.4e-05 512 50 460 297600 10.5011 6.70534 74.7841 208.717 300.838 300.945
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 1360 0.000512 4096 360 800 31600 6.60134 82.9051 209.164 298.715 298.772
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 1120 0.000128 2048 225 860 128000 22.3431 14.336 235.825 413.587 686.223 686.342
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 4 50 20 350 0.000256 1024 120 640 0 3.38307 0.006144 103.735 107.207
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 1150 0.000128 4096 340 3440 118400 37.2922 31.7253 1603.18 939.193 2611.58 2504.47
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 340 0.000128 512 77 320 25600 15.3963 3.39603 5.35606 122.696 147.056 147.215
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 24 1700 0.000256 4096 400 3480 68640 13.9669 802.787 419.488 1236.3 1236.36
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 24 1110 0.001024 2048 330 576 14784 1.3704 26.0918 59.8847 87.3896 87.4488
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 24 1280 3.2e-05 4096 50 3144 608384 95.9581 115.703 6701.77 3444.3 10357.9 10358.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 24 320 0.001024 4096 92 5904 4096 2.73123 81.2749 104.96 189.011 189.067
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 24 1240 6.4e-05 512 50 456 302848 10.5895 6.71258 77.6558 214.298 309.384 309.502
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 24 1360 0.000512 4096 360 792 32160 6.6201 164.901 223.173 394.738 394.797
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 24 1120 0.000128 2048 225 864 131072 22.5625 14.3483 461.191 419.357 917.595 917.722
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 24 350 0.000256 1024 120 648 4096 14.0229 3.40429 3.83034 104.665 126.106 126.259
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 24 1150 0.000128 4096 340 3432 119936 37.3334 28.334 1698.33 838.541 2602.65 2602.76
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 24 340 0.000128 512 77 336 55296 13.2334 3.40954 11.8733 123.673 152.398 152.564
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 24 1700 0.000256 4096 400 3480 68640 13.996 848.915 419.519 1282.48 1282.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 24 1110 0.001024 2048 330 576 14760 1.36826 14.9806 61.5781 77.9723 78.0288
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 24 1280 3.2e-05 4096 50 3144 608400 96.388 115.971 7053.54 3444.3 10710.4 10710.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 24 320 0.001024 4096 92 5904 4080 2.73043 86.2342 104.911 193.92 193.977
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 24 1240 6.4e-05 512 50 456 302720 10.5371 6.7273 82.2828 209.732 309.412 309.527
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 24 1360 0.000512 4096 360 792 32160 6.62528 91.4067 209.738 307.817 307.876
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 24 1120 0.000128 2048 225 864 130880 22.6708 14.3729 438.121 437.979 913.275 913.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 24 350 0.000256 1024 120 648 3840 14.1309 3.4263 3.45261 105.014 126.211 126.355
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 24 1150 0.000128 4096 340 3432 120000 37.4886 28.3898 1786.85 838.57 2691.41 2691.51
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 24 340 0.000128 512 77 336 56320 13.2602 3.4184 11.5037 124.988 153.38 153.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 1700 0.000256 4096 400 3480 68592 13.9615 0 418.882 432.859 0
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 24 1700 0.000256 4096 400 3480 68544 13.9591 0 419.363 433.337 0
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 1700 0.000256 4096 400 3480 68600 13.9796 970.816 419.443 1404.29 1404.35
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 1110 0.001024 2048 330 576 14728 1.36445 17.3076 59.8838 78.6004 78.6607
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 1280 3.2e-05 4096 50 3144 608272 96.1168 115.951 8062.5 3463.58 11738.3 11738.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 320 0.001024 4096 92 5904 4032 2.72998 96.852 104.755 204.381 204.438
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 1240 6.4e-05 512 50 456 302848 10.4976 6.72931 94.6712 209.735 321.762 321.875
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 1360 0.000512 4096 360 792 32144 6.63501 104.212 209.762 320.657 320.715
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 1120 0.000128 2048 225 864 130816 22.5941 14.4156 303.319 419.002 759.464 759.581
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 350 0.000256 1024 120 648 3584 13.9855 3.38122 3.7064 103.676 124.931 125.081
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 1150 0.000128 4096 340 3432 119840 37.4079 28.3813 2036.34 838.591 2940.83 2940.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 340 0.000128 512 77 336 53760 13.2077 3.39968 12.7203 123.472 153.006 153.168
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 1700 0.000256 4096 400 3480 68544 13.9784 609.677 419.4 1043.11 1043.17
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 1110 0.001024 2048 330 576 14672 1.36883 11.1882 60.9573 73.5577 73.6191
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 1280 3.2e-05 4096 50 3144 608160 96.0759 115.868 5071.96 3443.91 8727.97 8728.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 320 0.001024 4096 92 5904 3920 2.71686 58.9838 104.439 166.182 166.241
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 1240 6.4e-05 512 50 456 301952 10.4631 6.72643 59.6026 209.54 286.463 286.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 1360 0.000512 4096 360 792 32032 6.61594 66.2098 209.434 282.305 282.366
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 1120 0.000128 2048 225 864 130816 22.5142 14.3532 192.876 418.886 648.764 648.882
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 4 14 24 350 0.000256 1024 120 648 0 3.29933 0.006144 101.277 104.664
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 1150 0.000128 4096 340 3432 119616 37.3332 31.6589 1281.36 938.895 2289.44 2184.89
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 340 0.000128 512 77 336 50176 13.0665 4.59981 7.98787 121.857 147.719 147.895
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 1700 0.000256 4096 400 3480 68608 13.9642 925.78 419.126 1358.93 1358.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 1110 0.001024 2048 330 576 14720 1.36883 16.9021 60.0389 78.3541 78.4108
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 1280 3.2e-05 4096 50 3144 608256 95.9531 115.784 7826.4 3473.72 11512 11512.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 320 0.001024 4096 92 5904 4032 2.72931 92.1767 104.694 199.646 199.705
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 1240 6.4e-05 512 50 456 302592 10.4776 6.71555 90.9421 209.579 323.072 323.185
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 1360 0.000512 4096 360 792 32128 6.6232 101.102 209.515 317.284 317.341
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 1120 0.000128 2048 225 864 131072 22.514 14.379 294.726 419.089 750.839 750.964
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 350 0.000256 1024 120 648 4096 14.0428 3.4057 4.04163 104.617 126.288 126.434
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 1150 0.000128 4096 340 3432 119808 37.3028 28.3434 1965.65 838.082 2869.49 2869.59
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 340 0.000128 512 77 336 53248 13.3927 3.40858 12.1509 123.162 152.323 152.49
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 1700 0.000256 4096 400 3480 68480 13.952 605.829 419.11 1038.94 1039
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 1110 0.001024 2048 330 576 14592 1.36429 11.3486 59.5301 72.2892 72.3456
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 1280 3.2e-05 4096 50 3144 608000 95.9793 115.723 5195.93 3443.68 8851.47 8851.63
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 320 0.001024 4096 92 5904 3968 2.72397 59.1908 104.779 166.735 166.794
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 1240 6.4e-05 512 50 456 302080 10.4965 6.71421 60.6772 209.78 287.798 287.915
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 1360 0.000512 4096 360 792 32000 6.61152 67.6948 209.328 283.679 283.74
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 1120 0.000128 2048 225 864 130048 22.5043 14.3708 195.364 418.209 650.576 650.691
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 350 0.000256 1024 120 648 4096 14.0557 3.40938 3.15283 104.782 125.579 125.727
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 1150 0.000128 4096 340 3432 119296 37.2619 28.3099 1289.13 836.247 2191.06 2191.17
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 340 0.000128 512 77 336 49152 13.7148 3.40787 7.776 123.935 149.043 149.203
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 1700 0.000256 4096 400 3480 68544 13.9809 1028.2 419.157 1461.39 1461.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 1110 0.001024 2048 330 576 14688 1.3681 18.4125 59.7828 79.6046 79.6631
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 1280 3.2e-05 4096 50 3144 608256 96.156 115.919 8516.41 3462.84 12191.5 12191.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 320 0.001024 4096 92 5904 4032 2.72614 102.089 104.821 209.68 209.736
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 1240 6.4e-05 512 50 456 302400 10.5223 6.72765 99.8191 209.66 326.857 326.973
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 1360 0.000512 4096 360 792 32112 6.62112 110.282 209.635 326.582 326.638
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 1120 0.000128 2048 225 864 130752 22.5664 14.362 319.015 419.379 775.449 775.564
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 350 0.000256 1024 120 648 2304 13.9425 3.33674 2.84918 102.306 122.619 122.762
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 1150 0.000128 4096 340 3432 119808 37.3481 28.3914 2156.71 838.534 3061.09 3061.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 340 0.000128 512 77 336 50688 13.2185 3.38739 12.6968 121.963 151.471 151.635
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 1700 0.000256 4096 400 3480 68400 13.9519 718.57 418.443 1151.02 1151.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 1110 0.001024 2048 330 576 14544 1.36205 12.7959 60.4542 74.6545 74.7129
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 1280 3.2e-05 4096 50 3144 607968 96.0212 115.881 5942.77 3441.73 9596.56 9596.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 320 0.001024 4096 92 5904 3888 2.71635 68.5765 104.361 175.697 175.755
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 1240 6.4e-05 512 50 456 301824 10.4915 6.72486 70.0992 209.549 296.992 297.103
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 1360 0.000512 4096 360 792 31968 6.61818 77.3609 209.088 293.108 293.165
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 1120 0.000128 2048 225 864 130176 22.4689 14.3892 221.925 417.697 676.608 676.725
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 4 18 24 350 0.000256 1024 120 648 0 3.25222 0.006144 99.1744 102.513
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 1150 0.000128 4096 340 3432 119808 37.3144 31.6293 1505.16 937.272 2511.56 2409.15
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 340 0.000128 512 77 336 46080 13.0254 3.34605 8.29597 119.696 144.575 144.743
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 1700 0.000256 4096 400 3480 68560 13.966 0 418.963 432.944 0
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 1700 0.000256 4096 400 3480 68480 13.9619 0 418.924 432.901 0
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 1700 0.000256 4096 400 3480 68544 13.9612 0 418.957 432.933 0
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 1700 0.000256 4096 400 3480 68352 13.9513 802.12 418.452 1234.58 1234.63
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 1110 0.001024 2048 330 576 14592 1.36397 14.1039 58.6107 74.1202 74.1783
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 1280 3.2e-05 4096 50 3144 607872 96.0756 115.808 6674.5 3463.11 10349.6 10349.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 320 0.001024 4096 92 5904 3840 2.71661 73.2008 104.35 180.311 180.369
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 1240 6.4e-05 512 50 456 301056 10.4947 6.71744 79.359 209.327 306.03 306.141
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 1360 0.000512 4096 360 792 31872 6.59443 85.932 208.828 301.399 301.457
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 1120 0.000128 2048 225 864 129024 22.5376 14.3289 246.719 416.706 700.419 700.533
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 4 24 24 350 0.000256 1024 120 648 0 3.24608 0.005248 99.2432 102.581
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 1150 0.000128 4096 340 3432 119040 37.271 31.5781 1685.68 936.578 2691.3 2588.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 340 0.000128 512 77 336 36864 13.7348 3.34682 7.70323 117.549 142.543 142.707
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 1700 0.000256 4096 400 3480 68500 13.978 1229.34 419.15 1662.52 1662.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 1110 0.001024 2048 330 576 14700 1.36563 21.8341 59.7586 82.9994 83.0583
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 1280 3.2e-05 4096 50 3144 608200 96.4579 116.144 10180.9 3463.89 13857.5 13857.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 320 0.001024 4096 92 5904 4000 2.72691 119.67 104.824 227.265 227.323
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 1240 6.4e-05 512 50 456 302400 10.4991 6.73632 120.234 209.596 347.196 347.309
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 1360 0.000512 4096 360 792 32100 6.62698 131.64 209.763 348.071 348.129
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 1120 0.000128 2048 225 864 130400 22.658 14.466 380.419 419.164 836.838 836.962
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 350 0.000256 1024 120 648 3200 14.0018 3.37062 4.41658 103.396 125.486 125.634
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 1150 0.000128 4096 340 3432 119600 37.5128 28.4098 2571.34 838.158 3475.52 3475.63
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 340 0.000128 512 77 336 51200 13.3404 3.40509 15.4892 122.727 155.171 155.337
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 1700 0.000256 4096 400 3480 68400 13.9835 833.161 418.747 1265.94 1266
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 1110 0.001024 2048 330 576 14600 1.37315 14.891 59.7042 76.0111 76.07
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 1280 3.2e-05 4096 50 3144 608000 96.2519 116.044 6898.13 3443.49 10554.1 10554.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 320 0.001024 4096 92 5904 3800 2.71536 75.9043 104.183 182.846 182.905
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 1240 6.4e-05 512 50 456 302400 10.4915 6.73021 81.2259 209.454 308.032 308.141
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 1360 0.000512 4096 360 792 32000 6.63347 89.6122 209.557 305.849 305.908
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 1120 0.000128 2048 225 864 129600 22.5639 14.3536 257.83 416.89 711.766 711.881
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 4 25 24 350 0.000256 1024 120 648 0 3.37875 0.004416 103.374 106.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 1150 0.000128 4096 340 3432 119200 37.4251 31.7728 1737.5 941.392 2748.28 2641.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 340 0.000128 512 77 336 51200 13.3629 3.40355 10.8175 122.776 150.569 150.73
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 1700 0.000256 4096 400 3480 68544 13.9735 1206.56 423.159 1643.75 1643.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 1110 0.001024 2048 330 576 14672 1.36806 21.4564 61.3007 84.1658 84.225
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 1280 3.2e-05 4096 50 3144 608160 96.0656 115.849 10000.7 3493.08 13705.9 13706
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 320 0.001024 4096 92 5904 3920 2.72077 114.36 105.378 222.507 222.567
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 1240 6.4e-05 512 50 456 301952 10.4617 6.72608 117.231 211.322 345.87 345.983
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 1360 0.000512 4096 360 792 32032 6.61546 129.23 211.319 347.208 347.267
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 1120 0.000128 2048 225 864 130816 22.4984 14.3524 375.602 422.646 835.226 835.339
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 2 28 24 350 0.000256 1024 120 648 0 3.29731 0.005664 102.182 105.571
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 1150 0.000128 4096 340 3432 119616 37.286 31.656 2525.71 947.293 3542.14 3436.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 340 0.000128 512 77 336 50176 13.0583 3.36589 15.0529 122.591 154.278 154.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 1700 0.000256 4096 400 3480 68320 13.9533 794.32 418.799 1227.12 1227.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 1110 0.001024 2048 330 576 14560 1.36602 14.004 59.7081 75.1218 75.1788
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 1280 3.2e-05 4096 50 3144 607936 95.7577 115.704 6583.61 3443.99 10239.2 10239.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 320 0.001024 4096 92 5904 3808 2.71744 74.9497 104.443 182.154 182.215
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 1240 6.4e-05 512 50 456 301056 10.4896 6.71181 77.665 209.527 304.521 304.634
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 1360 0.000512 4096 360 792 31808 6.5943 84.6316 208.838 300.106 300.161
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 1120 0.000128 2048 225 864 130816 22.4786 14.3527 248.81 419.26 705.028 705.138
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 1700 0.000256 4096 400 3480 68520 13.9589 0 418.909 432.882 0
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 1700 0.000256 4096 400 3480 68400 13.9589 0 419.314 433.289 0
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 1700 0.000256 4096 400 3480 68480 13.9607 1114.47 418.791 1547.27 1547.33
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 1110 0.001024 2048 330 576 14592 1.36771 19.9446 58.4434 79.7989 79.8578
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 1280 3.2e-05 4096 50 3144 608000 95.9755 115.715 9221.35 3441.17 12874.4 12874.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 320 0.001024 4096 92 5904 3968 2.72589 109.783 104.699 217.253 217.312
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 1240 6.4e-05 512 50 456 302080 10.4858 6.71386 108.686 209.639 335.658 335.773
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 1360 0.000512 4096 360 792 32000 6.61709 119.287 209.174 335.124 335.184
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 1120 0.000128 2048 225 864 130048 22.4964 14.44 345.28 417.899 800.249 800.365
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 350 0.000256 1024 120 648 4096 14.0563 3.4081 5.15427 104.716 127.524 127.676
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 1150 0.000128 4096 340 3432 119296 37.2617 28.3156 2321.53 835.618 3222.84 3222.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 340 0.000128 512 77 336 49152 13.7201 3.41206 13.7125 122.804 153.871 154.044
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 1700 0.000256 4096 400 3480 68352 13.9517 751.92 418.793 1184.72 1184.78
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 1110 0.001024 2048 330 576 14336 1.35373 12.9866 59.1484 73.5316 73.5896
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 1280 3.2e-05 4096 50 3144 607744 95.9076 115.784 6293.12 3443.87 9948.84 9949.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 320 0.001024 4096 92 5904 3840 2.72573 70.3017 104.698 177.77 177.826
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 1240 6.4e-05 512 50 456 301056 10.4609 6.70608 74.1609 209.024 300.482 300.595
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 1360 0.000512 4096 360 792 31744 6.5823 80.5735 208.49 295.69 295.747
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 1120 0.000128 2048 225 864 129024 22.665 14.338 232.136 418.244 687.512 687.63
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 4 32 24 350 0.000256 1024 120 648 0 3.24813 0.005984 99.3224 102.662
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 1150 0.000128 4096 340 3432 118784 37.2985 31.5778 1575.75 935.629 2580.45 2477.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 340 0.000128 512 77 336 32768 14.0277 3.34432 6.67693 118.522 142.782 142.942
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 25 1700 0.000256 4096 400 3475 68640 14.0006 904.886 418.955 1337.89 1337.95
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 25 1110 0.001024 2048 330 575 14784 1.37056 29.6441 60.855 91.9131 91.9713
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 25 1280 3.2e-05 4096 50 3150 608320 95.9602 115.702 7561.58 3460.31 11233.7 11233.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 25 320 0.001024 4096 92 5900 4096 2.72682 92.158 104.787 199.713 199.772
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 25 1240 6.4e-05 512 50 450 302592 10.4616 6.71411 87.8834 209.513 314.697 314.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 25 1360 0.000512 4096 360 800 32096 6.62112 189.665 209.496 405.827 405.882
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 25 1120 0.000128 2048 225 850 131072 22.5343 14.3693 509.185 418.913 965.134 965.245
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 25 350 0.000256 1024 120 650 1024 14.3628 3.40368 1.51104 104.555 124.016 124.17
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 25 1150 0.000128 4096 340 3425 120320 37.272 28.3443 1912.73 837.737 2816.19 2816.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 25 340 0.000128 512 77 325 51200 13.543 3.41082 12.3421 124.84 154.35 154.512
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 1700 0.000256 4096 400 3475 68640 14.0013 813.421 419.505 1246.98 1247.03
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 1110 0.001024 2048 330 575 14760 1.36758 14.3461 59.6316 75.3875 75.4457
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 1280 3.2e-05 4096 50 3150 608320 96.4088 115.987 6801.18 3445.17 10458.9 10459.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 320 0.001024 4096 92 5900 4080 2.72998 82.3733 104.869 190.016 190.073
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 1240 6.4e-05 512 50 450 302400 10.5437 6.72931 78.7398 209.764 305.904 306.016
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 1360 0.000512 4096 360 800 32080 6.62362 88.4143 209.704 304.786 304.843
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 1120 0.000128 2048 225 850 130880 22.6663 14.4036 418.458 419.545 875.203 875.316
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 350 0.000256 1024 120 650 1280 14.4457 3.42669 1.5721 105.042 124.669 124.815
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 1150 0.000128 4096 340 3425 120320 37.4743 28.3967 1716.93 838.703 2621.6 2621.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 340 0.000128 512 77 325 51200 13.6302 3.41728 9.84554 125.176 152.279 152.439
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 25 1700 0.000256 4096 400 3475 68560 14.007 525.793 419.298 959.152 959.21
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 25 1110 0.001024 2048 330 575 14720 1.36954 25.3116 59.1892 85.9132 85.9716
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 25 1280 3.2e-05 4096 50 3150 608160 95.9932 115.845 4388.36 3464.97 8065.33 8065.49
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 25 320 0.001024 4096 92 5900 4000 2.72358 51.9118 104.716 159.394 159.453
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 25 1240 6.4e-05 512 50 450 302080 10.4975 6.72538 51.163 209.903 278.416 278.53
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 25 1360 0.000512 4096 360 800 32000 6.61386 162.522 209.589 378.77 378.826
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 25 1120 0.000128 2048 225 850 130560 22.678 14.3585 436.89 419.772 893.828 893.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 4 10 25 350 0.000256 1024 120 650 0 3.37075 0.00496 103.382 106.842
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 25 1150 0.000128 4096 340 3425 120320 37.3565 31.7442 1107.5 942.696 2119.49 2012.75
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 25 340 0.000128 512 77 325 46080 13.7099 3.39939 7.51094 122.168 147.003 147.177
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 1700 0.000256 4096 400 3475 68640 14.0103 867.221 419.172 1300.45 1300.51
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 1110 0.001024 2048 330 575 14784 1.37011 15.3652 61.1341 77.9137 77.9735
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 1280 3.2e-05 4096 50 3150 608256 96.014 115.824 7244.79 3480.35 10937.1 10937.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 320 0.001024 4096 92 5900 4080 2.72794 88.1242 104.813 195.707 195.766
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 1240 6.4e-05 512 50 450 302208 10.4717 6.71862 84.234 209.491 311.044 311.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 1360 0.000512 4096 360 800 32064 6.61203 93.9649 209.529 310.147 310.206
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 1120 0.000128 2048 225 850 130560 22.5263 14.3665 267.023 418.47 722.516 722.627
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 2 12 25 350 0.000256 1024 120 650 0 3.36749 0.005728 103.166 106.623
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 1150 0.000128 4096 340 3425 120192 37.3375 31.7487 1828.24 940.788 2838.3 2731.78
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 340 0.000128 512 77 325 49152 13.4721 3.39968 10.1596 123.379 150.623 150.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 25 1700 0.000256 4096 400 3475 68544 13.9981 558.397 418.898 991.345 991.402
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 25 1110 0.001024 2048 330 575 14688 1.36602 9.91437 60.1298 71.4547 71.5132
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 25 1280 3.2e-05 4096 50 3150 608064 95.8458 115.747 4685.13 3461.05 8357.92 8358.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 25 320 0.001024 4096 92 5900 4032 2.72755 55.126 104.811 162.709 162.767
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 25 1240 6.4e-05 512 50 450 301824 10.4439 6.70998 54.5873 209.343 281.214 281.327
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 12 25 1360 0.000512 4096 360 800 31968 6.61702 176.541 209.206 392.408 392.464
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 25 1120 0.000128 2048 225 850 130560 22.5413 14.4334 414.98 418.511 870.597 870.709
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 4 12 25 350 0.000256 1024 120 650 0 3.3663 0.005344 103.234 106.688
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 25 1150 0.000128 4096 340 3425 119808 37.3172 31.7004 1177.28 940.055 2186.54 2079.95
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 12 25 340 0.000128 512 77 325 49152 13.4656 3.39354 6.85386 122.931 146.857 147.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 1700 0.000256 4096 400 3475 68600 13.9957 934.564 419.041 1367.65 1367.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 1110 0.001024 2048 330 575 14728 1.36515 16.5977 58.8949 76.9002 76.9573
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 1280 3.2e-05 4096 50 3150 608160 96.177 115.97 7771.7 3461.57 11445.6 11445.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 320 0.001024 4096 92 5900 4032 2.728 93.0625 104.613 200.448 200.506
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 1240 6.4e-05 512 50 450 302400 10.496 6.72752 90.7459 209.569 317.669 317.78
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 1360 0.000512 4096 360 800 32088 6.61914 101.195 209.781 317.637 317.694
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 1120 0.000128 2048 225 850 130816 22.5977 14.4344 288.25 418.508 743.919 744.03
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 2 14 25 350 0.000256 1024 120 650 0 3.37904 0.005088 103.544 107.009
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 1150 0.000128 4096 340 3425 120288 37.4216 31.7572 1962.35 941.469 2973.18 2866.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 340 0.000128 512 77 325 50176 13.4818 3.39978 11.174 123.363 151.626 151.791
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 1700 0.000256 4096 400 3475 68544 14.0001 585.973 418.974 1019 1019.06
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 1110 0.001024 2048 330 575 14672 1.3657 10.752 59.8409 72.0008 72.0589
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 1280 3.2e-05 4096 50 3150 607936 96.1858 115.933 4889.85 3461.55 8563.66 8563.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 320 0.001024 4096 92 5900 3920 2.71155 56.7075 104.293 163.756 163.813
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 1240 6.4e-05 512 50 450 301952 10.467 6.72026 57.7974 209.377 284.49 284.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 1360 0.000512 4096 360 800 32032 6.61501 64.811 209.629 281.1 281.156
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 1120 0.000128 2048 225 850 130816 22.4928 14.3713 185.419 418.537 640.948 641.059
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 1700 0.000256 4096 400 3475 68608 14.0004 961.131 419.123 1394.31 1394.37
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 1110 0.001024 2048 330 575 14720 1.3656 17.2584 61.1963 79.8616 79.9138
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 1280 3.2e-05 4096 50 3150 608256 95.9584 115.748 8062.12 3442.27 11716.3 11716.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 320 0.001024 4096 92 5900 4032 2.72262 95.8177 104.651 203.236 203.293
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 1240 6.4e-05 512 50 450 302592 10.4743 6.71744 94.4486 209.609 321.379 321.488
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 1360 0.000512 4096 360 800 32064 6.62323 104.934 209.575 321.176 321.233
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 1120 0.000128 2048 225 850 131072 22.5089 14.3399 299.699 419.152 755.833 755.943
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 1700 0.000256 4096 400 3475 68480 14.0022 627.929 419.122 1061.1 1061.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 1110 0.001024 2048 330 575 14592 1.35597 11.5753 59.5189 72.4959 72.5546
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 1280 3.2e-05 4096 50 3150 608000 96.0114 115.741 5368.98 3444.47 9025.36 9025.52
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 320 0.001024 4096 92 5900 3968 2.7177 61.5117 104.739 169.01 169.067
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 1240 6.4e-05 512 50 450 302080 10.4927 6.71325 62.7197 209.826 289.881 289.99
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 1360 0.000512 4096 360 800 32000 6.62077 70.187 209.754 286.603 286.663
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 1120 0.000128 2048 225 850 130048 22.4921 14.3374 199.079 418.292 654.332 654.441
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 1700 0.000256 4096 400 3475 68616 14.0194 1029.23 419.224 1462.52 1462.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 1110 0.001024 2048 330 575 14760 1.37216 18.34 60.1213 79.8746 79.9323
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 1280 3.2e-05 4096 50 3150 608112 96.2504 115.968 8538.39 3442.38 12193.1 12193.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 320 0.001024 4096 92 5900 4032 2.72429 102.396 104.706 209.87 209.926
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 1240 6.4e-05 512 50 450 302400 10.504 6.72973 99.6926 209.536 326.587 326.699
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 1360 0.000512 4096 360 800 32040 6.61299 110.698 209.497 326.849 326.906
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 1120 0.000128 2048 225 850 130752 22.5745 14.3564 315.463 419.135 771.658 771.775
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 1700 0.000256 4096 400 3475 68544 14.0107 737.812 419.197 1171.07 1171.13
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 1110 0.001024 2048 330 575 14688 1.3664 13.2014 59.8477 74.459 74.5167
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 1280 3.2e-05 4096 50 3150 607968 96.0498 115.866 6097.02 3461.53 9770.62 9770.77
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 320 0.001024 4096 92 5900 3888 2.71469 69.4352 104.304 176.497 176.554
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 1240 6.4e-05 512 50 450 301824 10.4998 6.72288 72.0823 209.681 299.113 299.224
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 1360 0.000512 4096 360 800 31968 6.61914 80.386 209.519 296.565 296.622
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 1120 0.000128 2048 225 850 130176 22.4786 14.3606 226.823 417.636 681.428 681.538
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 1700 0.000256 4096 400 3475 68560 14.0093 997.186 419.199 1430.45 1430.51
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 1110 0.001024 2048 330 575 14720 1.36717 17.9263 59.9306 79.2637 79.3234
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 1280 3.2e-05 4096 50 3150 608160 95.9602 115.845 8294.99 3444.04 11951 11951.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 320 0.001024 4096 92 5900 4000 2.7249 98.6851 104.639 206.093 206.149
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 1240 6.4e-05 512 50 450 302080 10.4821 6.71869 96.6783 209.75 323.754 323.867
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 1360 0.000512 4096 360 800 32000 6.61808 107.581 209.441 323.682 323.742
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 1120 0.000128 2048 225 850 130560 22.5684 14.3592 306.469 419.552 763.073 763.187
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 2 20 25 350 0.000256 1024 120 650 0 3.36736 0.00464 103.283 106.738
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 1150 0.000128 4096 340 3425 120320 37.3135 31.7358 2098.05 942.067 3109.36 3002.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 340 0.000128 512 77 325 46080 13.6964 3.39936 11.0901 124.034 152.43 152.592
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 1700 0.000256 4096 400 3475 68480 14.0042 699.82 419.301 1133.18 1133.24
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 1110 0.001024 2048 330 575 14560 1.36029 12.4448 58.4836 72.3329 72.3926
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 1280 3.2e-05 4096 50 3150 608000 95.6559 115.707 5823.36 3464.12 9498.99 9499.15
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 320 0.001024 4096 92 5900 3840 2.70758 66.8815 104.234 173.866 173.925
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 1240 6.4e-05 512 50 450 302080 10.4801 6.71277 68.6087 209.854 295.788 295.904
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 1360 0.000512 4096 360 800 31840 6.59571 75.4321 209.066 291.138 291.196
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 1120 0.000128 2048 225 850 129280 22.3992 14.3928 214.044 416.326 667.294 667.407
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 4 20 25 350 0.000256 1024 120 650 0 3.37306 0.005344 103.419 106.883
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 1150 0.000128 4096 340 3425 119680 37.1927 31.687 1464.38 939.344 2472.79 2366
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 340 0.000128 512 77 325 40960 14.0697 3.39318 7.1761 121.809 146.659 146.83
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 1700 0.000256 4096 400 3475 68544 14.0018 1213.96 418.894 1646.91 1646.97
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 1110 0.001024 2048 330 575 14688 1.36454 21.5738 58.5856 81.5686 81.6308
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 1280 3.2e-05 4096 50 3150 608064 95.7714 115.751 10083.2 3461.04 13755.9 13756.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 320 0.001024 4096 92 5900 4032 2.72589 120.326 104.812 227.907 227.967
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 1240 6.4e-05 512 50 450 301824 10.442 6.71437 118.754 209.27 345.309 345.42
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 1360 0.000512 4096 360 800 31968 6.61357 131.042 209.206 346.907 346.968
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 1120 0.000128 2048 225 850 130560 22.478 14.3427 373.314 418.506 828.774 828.888
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 2 24 25 350 0.000256 1024 120 650 0 3.36067 0.004096 103.23 106.678
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 1150 0.000128 4096 340 3425 119808 37.2497 31.6975 2538.35 940.302 3547.8 3441.23
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 340 0.000128 512 77 325 49152 13.4643 3.39408 14.3246 123.643 155.041 155.206
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 1700 0.000256 4096 400 3475 68352 14.0038 814.547 418.376 1246.98 1247.04
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 1110 0.001024 2048 330 575 14592 1.36176 14.5032 58.5892 74.4972 74.5576
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 1280 3.2e-05 4096 50 3150 607872 96.0799 115.846 6786.54 3463.18 10461.8 10462
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 320 0.001024 4096 92 5900 3840 2.71565 74.1366 104.297 181.192 181.254
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 1240 6.4e-05 512 50 450 301056 10.4903 6.71539 79.6588 209.328 306.324 306.444
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 1360 0.000512 4096 360 800 31872 6.61709 88.4953 209.207 304.362 304.422
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 1120 0.000128 2048 225 850 129024 22.5257 14.318 249.565 416.749 703.293 703.414
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 1700 0.000256 4096 400 3475 68500 14.0027 1214.32 419.077 1647.46 1647.52
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 1110 0.001024 2048 330 575 14700 1.36291 21.5101 59.7308 82.6495 82.7085
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 1280 3.2e-05 4096 50 3150 608000 96.5438 116.132 10141.2 3445.95 13799.9 13800.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 320 0.001024 4096 92 5900 4000 2.72179 117.454 104.761 224.983 225.044
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 1240 6.4e-05 512 50 450 301600 10.5289 6.73338 118.982 209.592 345.967 346.087
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 1360 0.000512 4096 360 800 32000 6.62323 131.992 209.602 348.261 348.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 1120 0.000128 2048 225 850 130400 22.6531 14.4037 373.999 419.174 830.367 830.484
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 2 25 25 350 0.000256 1024 120 650 0 3.37629 0.0056 103.336 106.803
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 1150 0.000128 4096 340 3425 120000 37.5352 31.7806 2556.73 941.505 3567.75 3461.05
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 340 0.000128 512 77 325 44800 13.8422 3.40646 13.2668 122.733 153.461 153.627
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 1700 0.000256 4096 400 3475 68400 14.0018 819.266 419.064 1252.38 1252.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 1110 0.001024 2048 330 575 14600 1.3648 14.6145 59.7308 75.7554 75.8129
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 1280 3.2e-05 4096 50 3150 608000 96.2908 116.029 6797.96 3446.9 10457.3 10457.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 320 0.001024 4096 92 5900 3800 2.71155 73.9218 104.221 180.897 180.957
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 1240 6.4e-05 512 50 450 300800 10.5294 6.7304 79.2637 209.661 306.311 306.422
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 1360 0.000512 4096 360 800 31800 6.59661 88.6112 209.054 304.305 304.364
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 1120 0.000128 2048 225 850 129600 22.5573 14.3634 249.869 417.347 704.267 704.381
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 4 25 25 350 0.000256 1024 120 650 0 3.3792 0.004768 103.463 106.933
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 1150 0.000128 4096 340 3425 120000 37.4241 31.7696 1712.87 942.312 2724.57 2617.74
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 340 0.000128 512 77 325 38400 14.3038 3.40598 7.86931 122.87 148.66 148.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 1700 0.000256 4096 400 3475 68544 13.997 1175.65 419.268 1608.97 1609.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 1110 0.001024 2048 330 575 14672 1.36762 20.9729 59.7079 82.0899 82.1496
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 1280 3.2e-05 4096 50 3150 607936 96.1373 115.92 9772.02 3460.69 13444.9 13445.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 320 0.001024 4096 92 5900 3920 2.7137 112.571 104.266 219.595 219.654
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 1240 6.4e-05 512 50 450 301952 10.4592 6.72176 114.799 209.216 341.329 341.442
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 1360 0.000512 4096 360 800 32032 6.61709 127.082 209.581 343.323 343.382
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 1120 0.000128 2048 225 850 130816 22.4972 14.3603 363.867 418.429 819.287 819.401
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 1700 0.000256 4096 400 3475 68320 13.9925 770.931 418.378 1203.35 1203.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 1110 0.001024 2048 330 575 14560 1.36352 13.5881 58.5849 73.5785 73.6385
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 1280 3.2e-05 4096 50 3150 607488 95.8769 115.813 6393.24 3443.47 10048.6 10048.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 320 0.001024 4096 92 5900 3808 2.7177 72.7937 104.296 179.85 179.911
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 1240 6.4e-05 512 50 450 301056 10.4817 6.71699 75.4598 209.344 302.136 302.249
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 1360 0.000512 4096 360 800 31808 6.61008 82.7652 209.031 298.448 298.508
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 1120 0.000128 2048 225 850 130816 22.4632 14.3729 238.794 418.826 694.591 694.714
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 1700 0.000256 4096 400 3475 68520 14.0003 1137.22 418.888 1570.16 1570.22
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 1110 0.001024 2048 330 575 14640 1.36179 20.3706 58.525 80.3014 80.3622
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 1280 3.2e-05 4096 50 3150 607920 96.2278 115.985 9461.12 3442.4 13115.9 13116
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 320 0.001024 4096 92 5900 3960 2.7185 111.647 104.563 218.974 219.034
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 1240 6.4e-05 512 50 450 301440 10.5114 6.72768 111.255 209.405 338.03 338.151
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 1360 0.000512 4096 360 800 31920 6.60877 122.866 209.071 338.592 338.653
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 1120 0.000128 2048 225 850 129600 22.5956 14.3765 348.443 417.524 803.07 803.189
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 2 30 25 350 0.000256 1024 120 650 0 3.36976 0.0048 103.278 106.74
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 1150 0.000128 4096 340 3425 120000 37.4083 31.755 2380.95 940.869 3391.18 3284.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 340 0.000128 512 77 325 46080 13.7278 3.40125 12.761 121.594 151.698 151.873
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 1700 0.000256 4096 400 3475 68400 14.0029 754.219 418.882 1187.16 1187.22
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 1110 0.001024 2048 330 575 14400 1.35594 13.3623 59.2556 74.0162 74.0742
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 1280 3.2e-05 4096 50 3150 607680 96.0788 115.927 6319.86 3442.19 9974.21 9974.37
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 320 0.001024 4096 92 5900 3840 2.72192 70.8242 104.55 178.139 178.201
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 1240 6.4e-05 512 50 450 299520 10.4714 6.7113 74.2783 208.835 300.423 300.532
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 1360 0.000512 4096 360 800 31680 6.5689 81.408 208.506 296.525 296.583
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 1120 0.000128 2048 225 850 128640 22.6693 14.3531 229.989 417.903 685.042 685.155
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 4 30 25 350 0.000256 1024 120 650 0 3.37613 0.005152 103.42 106.884
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 1150 0.000128 4096 340 3425 119040 37.267 31.7266 1576.97 939.164 2585.31 2478.52
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 340 0.000128 512 77 325 46080 13.7141 3.40166 8.76336 122.567 148.654 148.816
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 1700 0.000256 4096 400 3475 68480 13.9998 1090.94 418.716 1523.71 1523.76
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 1110 0.001024 2048 330 575 14592 1.35987 19.3743 59.4762 80.253 80.3118
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 1280 3.2e-05 4096 50 3150 608000 96.0149 115.731 9056.47 3441.03 12709.4 12709.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 320 0.001024 4096 92 5900 3968 2.71949 106.762 104.64 214.167 214.227
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 1240 6.4e-05 512 50 450 302080 10.4827 6.71872 106.678 209.629 333.64 333.752
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 1360 0.000512 4096 360 800 32000 6.62691 117.175 209.548 333.394 333.454
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 1120 0.000128 2048 225 850 130048 22.4964 14.3611 333.546 417.9 788.438 788.553
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 1700 0.000256 4096 400 3475 68352 14.0022 772.587 419.02 1205.66 1205.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 1110 0.001024 2048 330 575 14336 1.34998 13.058 59.1583 73.6102 73.6696
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 1280 3.2e-05 4096 50 3150 607744 95.9034 115.795 6475.17 3475.86 10162.9 10163
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 320 0.001024 4096 92 5900 3840 2.7193 71.2833 104.715 178.762 178.819
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 1240 6.4e-05 512 50 450 301056 10.4485 6.70515 75.7326 209.173 302.188 302.301
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 1360 0.000512 4096 360 800 31744 6.59686 83.6772 209.009 299.325 299.38
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 1120 0.000128 2048 225 850 129024 22.6799 14.508 236.271 427.561 701.147 701.258
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 32 1700 0.000256 4096 400 3488 68608 14.0134 797.785 419.151 1231 1231.06
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 32 1110 0.001024 2048 330 576 14784 1.36864 24.4196 59.654 85.4845 85.5444
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 32 1280 3.2e-05 4096 50 3168 608384 95.9631 115.738 6642.47 3454.38 10308.7 10308.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 32 320 0.001024 4096 92 5920 4032 2.72998 79.7225 104.761 187.255 187.314
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 32 1240 6.4e-05 512 50 480 303104 10.4602 6.71632 79.9202 209.598 306.824 306.938
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 32 1360 0.000512 4096 360 800 32096 6.62528 158.571 209.582 374.825 374.882
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 32 1120 0.000128 2048 225 864 129792 22.7867 14.4844 430.883 419.145 887.43 887.544
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 32 1700 0.000256 4096 400 3488 68544 14.0063 512.911 418.912 945.882 945.939
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 32 1110 0.001024 2048 330 576 14720 1.3703 24.3136 59.2061 84.9333 84.9916
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 32 1280 3.2e-05 4096 50 3168 608256 96.0851 115.742 4273.1 3461.14 7946.22 7946.37
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 32 320 0.001024 4096 92 5920 3968 2.7215 50.4792 104.573 157.818 157.878
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 32 1240 6.4e-05 512 50 480 303104 10.4781 6.71584 51.6179 209.58 278.52 278.632
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 32 1360 0.000512 4096 360 800 32064 6.62173 158.844 209.544 375.053 375.111
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 32 1120 0.000128 2048 225 864 129536 22.856 14.3358 420.915 419.093 877.332 877.449
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 1700 0.000256 4096 400 3488 68600 14.0083 814.666 419.148 1247.88 1247.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 1110 0.001024 2048 330 576 14760 1.37002 14.4026 59.4242 75.2415 75.3009
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 1280 3.2e-05 4096 50 3168 608320 96.3328 115.966 6804.33 3442.56 10459.3 10459.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 320 0.001024 4096 92 5920 4040 2.73203 81.9033 104.849 189.528 189.585
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 1240 6.4e-05 512 50 480 303040 10.4962 6.72758 81.9542 209.603 308.914 309.033
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 1360 0.000512 4096 360 800 32080 6.61706 88.155 209.533 304.35 304.408
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 1120 0.000128 2048 225 864 129920 22.8063 14.4475 424.295 419.105 880.788 880.906
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 32 1700 0.000256 4096 400 3488 68560 14.005 521.766 418.972 954.796 954.853
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 32 1110 0.001024 2048 330 576 14720 1.36845 25.5902 59.9634 86.9663 87.0244
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 32 1280 3.2e-05 4096 50 3168 608160 96.0901 115.857 4374.04 3440.51 8026.66 8026.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 32 320 0.001024 4096 92 5920 4000 2.73187 51.8825 104.803 159.459 159.518
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 32 1240 6.4e-05 512 50 480 302720 10.4781 6.72358 53.059 209.535 279.921 280.035
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 32 1360 0.000512 4096 360 800 32000 6.61306 163.766 209.288 379.708 379.763
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 32 1120 0.000128 2048 225 864 129920 22.7537 14.3971 398.371 419.09 854.737 854.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 1700 0.000256 4096 400 3488 68592 14.0065 882.143 419.698 1315.9 1315.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 1110 0.001024 2048 330 576 14736 1.36899 15.7164 60.0928 77.2213 77.2789
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 1280 3.2e-05 4096 50 3168 608256 95.872 115.818 7357.99 3444.58 11014.4 11014.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 320 0.001024 4096 92 5920 4032 2.72794 88.5884 104.929 196.288 196.344
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 1240 6.4e-05 512 50 480 302976 10.4521 9.15456 88.8 209.693 318.228 318.337
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 1360 0.000512 4096 360 800 32064 6.61411 94.9268 209.651 311.233 311.292
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 1120 0.000128 2048 225 864 129408 22.6662 14.4099 273.168 418.88 729.255 729.373
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 32 1700 0.000256 4096 400 3488 68544 14.0032 563.731 419.159 996.946 997.007
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 32 1110 0.001024 2048 330 576 14688 1.3697 10.2172 58.887 70.5184 70.5754
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 32 1280 3.2e-05 4096 50 3168 608064 95.7768 115.749 4689.62 3442.26 8343.57 8343.73
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 32 320 0.001024 4096 92 5920 3936 2.7241 55.1608 104.594 162.523 162.583
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 32 1240 6.4e-05 512 50 480 302592 10.4442 6.71261 57.9467 209.371 284.606 284.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 32 1360 0.000512 4096 360 800 31968 6.61094 60.9075 209.238 276.8 276.856
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 32 1120 0.000128 2048 225 864 129024 22.6833 14.3582 428.703 418.576 884.457 884.576
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 1700 0.000256 4096 400 3488 68600 14.0017 867.582 419.474 1301.11 1301.17
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 1110 0.001024 2048 330 576 14728 1.36682 15.5406 59.9083 76.859 76.9183
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 1280 3.2e-05 4096 50 3168 608272 96.1125 115.937 7211.02 3444 10867.2 10867.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 320 0.001024 4096 92 5920 4032 2.73155 86.8248 104.949 194.548 194.606
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 1240 6.4e-05 512 50 480 302848 10.5061 6.72742 87.1697 209.689 314.222 314.335
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 1360 0.000512 4096 360 800 32088 6.62096 94.0898 209.788 310.541 310.598
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 1120 0.000128 2048 225 864 129472 22.7388 14.4097 269.33 418.787 725.394 725.515
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 1700 0.000256 4096 400 3488 68544 14.0055 553.651 419.516 987.225 987.283
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 1110 0.001024 2048 330 576 14672 1.36739 10.1233 58.954 70.4873 70.5457
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 1280 3.2e-05 4096 50 3168 608160 96.0815 115.87 4616.62 3443.92 8272.64 8272.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 320 0.001024 4096 92 5920 3920 2.72307 53.9724 104.663 161.402 161.462
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 1240 6.4e-05 512 50 480 301952 10.4757 6.72355 56.0448 209.444 282.814 282.929
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 1360 0.000512 4096 360 800 32032 6.62118 61.2248 209.807 277.695 277.752
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 1120 0.000128 2048 225 864 129024 22.699 14.3811 174.692 418.883 630.784 630.902
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 32 1700 0.000256 4096 400 3488 68376 13.9906 452.723 418.554 885.318 885.377
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 32 1110 0.001024 2048 330 576 14616 1.36806 8.60586 59.6623 69.6775 69.7353
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 32 1280 3.2e-05 4096 50 3168 607824 96.3979 116.055 3802.75 3461.5 7476.85 7477.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 32 320 0.001024 4096 92 5920 3864 2.71802 43.4679 104.572 150.8 150.858
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 32 1240 6.4e-05 512 50 480 302400 10.4937 6.72752 46.402 209.392 273.144 273.258
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 32 1360 0.000512 4096 360 800 31920 6.61606 50.5508 209.328 266.535 266.595
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 32 1120 0.000128 2048 225 864 129024 22.8207 14.372 408.505 418.679 864.501 864.616
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 1700 0.000256 4096 400 3488 68544 14 869.155 419.271 1302.48 1302.53
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 1110 0.001024 2048 330 576 14720 1.36586 15.7623 60.0514 77.2231 77.2802
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 1280 3.2e-05 4096 50 3168 608256 95.978 115.737 7399.28 3463.97 11075.1 11075.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 320 0.001024 4096 92 5920 3968 2.72205 85.3477 104.664 192.779 192.838
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 1240 6.4e-05 512 50 480 303104 10.4599 6.71491 89.0763 209.771 316.15 316.262
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 1360 0.000512 4096 360 800 32064 6.62989 96.3713 209.723 312.769 312.827
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 1120 0.000128 2048 225 864 129536 22.7396 14.4159 275.391 419.459 732.134 732.25
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 1700 0.000256 4096 400 3488 68480 14.0076 581.972 419.296 1015.33 1015.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 1110 0.001024 2048 330 576 14592 1.36602 10.8602 59.7001 71.9712 72.0297
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 1280 3.2e-05 4096 50 3168 608000 96.0115 115.716 5018.07 3463.59 8693.55 8693.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 320 0.001024 4096 92 5920 3840 2.7136 54.6652 104.331 161.753 161.812
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 1240 6.4e-05 512 50 480 303104 10.4527 6.71427 60.2714 209.822 287.392 287.508
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 1360 0.000512 4096 360 800 32000 6.62771 65.3721 209.742 281.786 281.845
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 1120 0.000128 2048 225 864 129024 22.6405 14.3277 185.956 418.291 641.347 641.464
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 1700 0.000256 4096 400 3488 68352 14.0001 480.213 422.578 916.848 916.906
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 1110 0.001024 2048 330 576 14592 1.36518 9.17754 59.1122 69.6958 69.7549
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 1280 3.2e-05 4096 50 3168 607872 96.0895 115.833 4128.17 3495.39 7835.64 7835.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 320 0.001024 4096 92 5920 3840 2.71914 46.1726 105.583 154.519 154.577
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 1240 6.4e-05 512 50 480 302592 10.4489 6.71037 49.9966 211.336 278.62 278.733
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 1360 0.000512 4096 360 800 31872 6.61533 54.826 211.209 272.694 272.75
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 1120 0.000128 2048 225 864 127488 22.7159 14.3715 153.511 420.711 611.44 611.558
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 1700 0.000256 4096 400 3488 68544 13.9962 1253.47 418.865 1686.39 1686.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 1110 0.001024 2048 330 576 14688 1.36362 22.1369 59.5907 83.1329 83.1903
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 1280 3.2e-05 4096 50 3168 608112 96.2022 115.985 10369.2 3440.96 14022.5 14022.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 320 0.001024 4096 92 5920 3960 2.71773 122.851 104.554 230.167 230.228
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 1240 6.4e-05 512 50 480 302976 10.4786 6.7279 125.981 209.461 352.779 352.889
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 1360 0.000512 4096 360 800 32040 6.61645 134.79 209.412 350.862 350.918
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 1120 0.000128 2048 225 864 129600 22.7694 14.3626 387.735 418.853 843.853 843.975
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 1700 0.000256 4096 400 3488 68400 13.9959 795.316 418.877 1228.24 1228.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 1110 0.001024 2048 330 576 14544 1.35987 13.9796 59.4471 74.8306 74.8913
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 1280 3.2e-05 4096 50 3168 607968 96.0039 115.869 6659.71 3444.7 10316.4 10316.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 320 0.001024 4096 92 5920 3888 2.71974 74.455 104.659 181.879 181.938
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 1240 6.4e-05 512 50 480 302976 10.4722 6.72554 82.4023 209.708 309.436 309.551
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 1360 0.000512 4096 360 800 31968 6.6089 86.6365 209.615 302.904 302.963
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 1120 0.000128 2048 225 864 129024 22.6171 14.3421 246.435 417.963 701.487 701.608
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 1700 0.000256 4096 400 3488 68256 13.9852 651.095 418.571 1083.71 1083.77
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 1110 0.001024 2048 330 576 14472 1.36166 11.5465 58.3639 71.314 71.3715
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 1280 3.2e-05 4096 50 3168 607824 96.2363 116.045 5433.64 3446.48 9092.55 9092.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 320 0.001024 4096 92 5920 3672 2.70864 59.4752 103.902 166.129 166.189
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 1240 6.4e-05 512 50 480 300672 10.4778 6.71312 67.9894 209.022 294.333 294.448
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 1360 0.000512 4096 360 800 31752 6.59046 70.8604 208.885 286.379 286.438
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 1120 0.000128 2048 225 864 127872 22.8285 14.3667 202.645 418.239 658.209 658.323
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 1700 0.000256 4096 400 3488 68560 14.0051 1173.82 419.396 1607.27 1607.33
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 1110 0.001024 2048 330 576 14720 1.36458 20.7688 58.7715 80.9481 81.0085
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 1280 3.2e-05 4096 50 3168 608160 95.9239 115.85 9761.65 3463.09 13436.7 13436.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 320 0.001024 4096 92 5920 4000 2.73037 114.995 104.909 222.678 222.734
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 1240 6.4e-05 512 50 480 302720 10.4762 6.7247 118.957 209.748 346.036 346.151
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 1360 0.000512 4096 360 800 32000 6.61853 126.16 209.444 342.267 342.326
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 1120 0.000128 2048 225 864 129920 22.7013 14.354 362.442 419.449 819.079 819.188
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 1700 0.000256 4096 400 3488 68480 14.0042 793.168 419.144 1226.37 1226.42
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 1110 0.001024 2048 330 576 14560 1.35987 14.2084 60.6239 76.2367 76.298
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 1280 3.2e-05 4096 50 3168 608000 95.6926 115.702 6563.67 3461.11 10236.3 10236.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 320 0.001024 4096 92 5920 3840 2.71328 73.8693 104.415 181.044 181.103
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 1240 6.4e-05 512 50 480 302080 10.4718 6.71952 78.9883 209.679 305.987 306.102
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 1360 0.000512 4096 360 800 31840 6.60013 85.3432 208.895 300.883 300.941
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 1120 0.000128 2048 225 864 128000 22.5916 14.3075 240.227 415.987 693.25 693.369
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 1700 0.000256 4096 400 3488 68400 14.0144 665.098 419.377 1098.54 1098.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 1110 0.001024 2048 330 576 14400 1.35174 11.6982 59.3935 72.4849 72.5407
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 1280 3.2e-05 4096 50 3168 607680 96.0889 115.911 5521.54 3444.71 9178.41 9178.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 320 0.001024 4096 92 5920 3840 2.72771 60.8247 104.904 168.5 168.561
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 1240 6.4e-05 512 50 480 301440 10.4339 6.71174 66.6992 208.981 292.951 293.061
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 1360 0.000512 4096 360 800 31680 6.56794 70.7446 208.574 285.928 285.986
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 1120 0.000128 2048 225 864 128640 22.6768 14.4147 202.198 418.14 657.559 657.673
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 1700 0.000256 4096 400 3488 68544 14.0063 1108.75 419.437 1542.25 1542.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 1110 0.001024 2048 330 576 14688 1.368 19.8932 59.8388 81.1452 81.203
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 1280 3.2e-05 4096 50 3168 608064 95.7733 115.733 9214.23 3444.73 12870.6 12870.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 320 0.001024 4096 92 5920 3936 2.72454 108.179 104.662 215.611 215.667
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 1240 6.4e-05 512 50 480 302592 10.4351 6.7113 111.972 209.453 338.697 338.808
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 1360 0.000512 4096 360 800 31968 6.60275 119.343 209.383 335.372 335.428
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 1120 0.000128 2048 225 864 129024 22.6578 14.3313 341.902 418.987 798.008 798.116
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 1700 0.000256 4096 400 3488 68352 13.994 718.38 418.916 1151.34 1151.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 1110 0.001024 2048 330 576 14592 1.36602 13.122 59.7109 74.2413 74.3018
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 1280 3.2e-05 4096 50 3168 607872 96.0627 115.84 6012.71 3446.98 9671.75 9671.91
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 320 0.001024 4096 92 5920 3840 2.72621 68.8913 104.665 176.325 176.384
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 1240 6.4e-05 512 50 480 302592 10.4531 6.71216 74.0605 209.505 300.861 300.97
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 1360 0.000512 4096 360 800 31872 6.61485 78.1494 209.383 294.191 294.248
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 1120 0.000128 2048 225 864 127488 22.7255 14.3503 220.632 417.046 674.88 674.991
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 1700 0.000256 4096 400 3488 68256 13.9927 624.367 418.639 1057.05 1057.11
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 1110 0.001024 2048 330 576 14400 1.36134 11.5153 59.4128 72.3311 72.392
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 1280 3.2e-05 4096 50 3168 607680 95.8969 115.778 5180.38 3461.14 8853.34 8853.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 320 0.001024 4096 92 5920 3744 2.71594 59.0472 104.589 166.396 166.455
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 1240 6.4e-05 512 50 480 301824 10.4068 6.70874 63.4691 208.908 289.619 289.731
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 1360 0.000512 4096 360 800 31680 6.59091 67.4043 208.722 282.761 282.818
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 1120 0.000128 2048 225 864 126720 22.626 14.4507 190.829 414.966 642.997 643.109
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 1700 0.000256 4096 400 3488 68500 14.0083 1094.7 419.226 1527.99 1528.05
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 1110 0.001024 2048 330 576 14700 1.36979 19.4289 59.7841 80.6286 80.6855
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 1280 3.2e-05 4096 50 3168 608200 96.4829 116.089 9083.64 3444.31 12740.7 12740.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 320 0.001024 4096 92 5920 3900 2.71686 105.837 104.491 213.086 213.144
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 1240 6.4e-05 512 50 480 302400 10.5142 6.73408 110.621 209.58 337.58 337.692
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 1360 0.000512 4096 360 800 32000 6.61837 117.242 209.573 333.477 333.531
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 1120 0.000128 2048 225 864 129600 22.7702 14.4282 337.419 419.111 793.855 793.969
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 1700 0.000256 4096 400 3488 68400 13.9916 765.635 419.254 1198.93 1198.99
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 1110 0.001024 2048 330 576 14600 1.36669 13.7259 59.7542 74.8904 74.9486
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 1280 3.2e-05 4096 50 3168 608000 96.2968 116.047 6395.29 3446.89 10054.7 10054.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 320 0.001024 4096 92 5920 3800 2.71594 70.0785 104.503 177.339 177.399
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 1240 6.4e-05 512 50 480 302400 10.4942 6.72768 77.9585 209.659 304.967 305.081
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 1360 0.000512 4096 360 800 31800 6.60442 82.3563 209.06 298.063 298.119
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 1120 0.000128 2048 225 864 128000 22.7918 14.3721 234.832 417.342 689.466 689.577
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 1700 0.000256 4096 400 3488 68100 13.9839 628.897 417.864 1060.8 1060.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 1110 0.001024 2048 330 576 14400 1.35782 11.2132 59.4064 72.0215 72.0794
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 1280 3.2e-05 4096 50 3168 607800 96.5459 116.166 5266.53 3444.11 8923.52 8923.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 320 0.001024 4096 92 5920 3600 2.70746 57.258 103.883 163.891 163.948
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 1240 6.4e-05 512 50 480 302400 10.5299 6.73539 64.8452 209.558 291.798 291.91
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 1360 0.000512 4096 360 800 31800 6.61683 68.6163 209.505 284.781 284.839
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 1120 0.000128 2048 225 864 127200 22.5095 14.3068 194.572 412.928 644.447 644.557
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 1700 0.000256 4096 400 3488 68544 14.002 1067.6 419.564 1501.22 1501.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 1110 0.001024 2048 330 576 14672 1.36806 18.951 59.8239 80.1859 80.2433
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 1280 3.2e-05 4096 50 3168 608160 96.058 115.911 8885.5 3444.37 12542 12542.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 320 0.001024 4096 92 5920 3920 2.71974 101.624 104.676 209.063 209.121
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 1240 6.4e-05 512 50 480 301952 10.4703 6.72534 107.639 209.473 334.439 334.549
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 1360 0.000512 4096 360 800 32032 6.62118 115.252 209.84 331.756 331.813
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 1120 0.000128 2048 225 864 129024 22.6865 14.38 329.915 419.046 786.156 786.266
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 1700 0.000256 4096 400 3488 68320 13.9903 739.916 418.918 1172.88 1172.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 1110 0.001024 2048 330 576 14560 1.37136 13.2261 59.706 74.3476 74.4039
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 1280 3.2e-05 4096 50 3168 607936 95.7419 115.733 6198.55 3463.41 9873.59 9873.74
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 320 0.001024 4096 92 5920 3808 2.7207 68.9858 104.661 176.411 176.469
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 1240 6.4e-05 512 50 480 301056 10.4865 6.7145 75.1837 209.518 302.028 302.141
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 1360 0.000512 4096 360 800 31808 6.596 80.2955 209.211 296.145 296.202
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 1120 0.000128 2048 225 864 129024 22.6666 14.4355 228.148 419.283 684.659 684.78
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 1700 0.000256 4096 400 3488 68208 13.9922 608.316 418.571 1040.93 1040.99
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 1110 0.001024 2048 330 576 14448 1.36602 11.1905 59.6605 72.2599 72.319
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 1280 3.2e-05 4096 50 3168 607488 96.1504 115.901 5073.49 3461.83 8747.53 8747.69
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 320 0.001024 4096 92 5920 3696 2.7151 57.1086 104.577 164.445 164.502
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 1240 6.4e-05 512 50 480 301056 10.4969 6.71744 62.3085 209.428 289.079 289.187
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 1360 0.000512 4096 360 800 31584 6.56794 65.6097 208.435 280.656 280.714
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 1120 0.000128 2048 225 864 129024 22.7961 14.3871 189.997 419.146 646.455 646.567
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 1700 0.000256 4096 400 3488 68520 14.0035 1048.47 419.139 1481.67 1481.73
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 1110 0.001024 2048 330 576 14640 1.36512 18.4734 59.6855 79.5681 79.6263
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 1280 3.2e-05 4096 50 3168 607920 96.2528 116 8755.73 3442.74 12410.9 12411
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 320 0.001024 4096 92 5920 3960 2.73027 100.777 104.845 208.397 208.458
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 1240 6.4e-05 512 50 480 302400 10.5004 6.72592 104.563 209.437 331.355 331.477
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 1360 0.000512 4096 360 800 31920 6.61094 112.582 209.118 328.355 328.414
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 1120 0.000128 2048 225 864 128640 22.7452 14.4075 320.027 417.593 774.91 775.021
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 1700 0.000256 4096 400 3488 68400 14.0024 744.032 419.485 1177.57 1177.63
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 1110 0.001024 2048 330 576 14400 1.35725 13.013 58.358 72.774 72.833
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 1280 3.2e-05 4096 50 3168 607680 96.0851 115.905 6186.13 3445.79 9844.08 9844.24
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 320 0.001024 4096 92 5920 3840 2.72934 71.2909 104.932 178.995 179.055
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 1240 6.4e-05 512 50 480 301440 10.4226 6.71539 75.2437 209.042 301.555 301.672
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 1360 0.000512 4096 360 800 31680 6.56794 79.9859 208.732 295.329 295.391
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 1120 0.000128 2048 225 864 128640 22.6574 14.391 229.695 418.311 685.186 685.306
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 1700 0.000256 4096 400 3488 68040 13.9861 614.373 418.191 1046.6 1046.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 1110 0.001024 2048 330 576 14400 1.36387 11.0378 58.5542 70.9988 71.0587
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 1280 3.2e-05 4096 50 3168 606960 96.3195 116.094 5158.97 3448.27 8819.82 8819.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 320 0.001024 4096 92 5920 3600 2.71411 56.3466 104.288 163.394 163.453
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 1240 6.4e-05 512 50 480 299520 10.5172 6.72154 62.8176 209.133 289.318 289.428
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 1360 0.000512 4096 360 800 31680 6.60131 66.8458 209.275 282.766 282.825
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 1120 0.000128 2048 225 864 126720 22.9422 14.3787 187.625 427.231 652.308 652.419
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 1700 0.000256 4096 400 3488 68480 14.0001 1047.96 419.254 1481.28 1481.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 1110 0.001024 2048 330 576 14592 1.36234 18.8593 60.6228 80.8874 80.9453
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 1280 3.2e-05 4096 50 3168 608000 96.0105 115.734 8700.79 3443.97 12356.7 12356.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 320 0.001024 4096 92 5920 3840 2.71162 99.883 104.538 207.179 207.239
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 1240 6.4e-05 512 50 480 303104 10.4473 6.72154 106.205 209.799 333.303 333.411
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 1360 0.000512 4096 360 800 32000 6.62528 112.886 209.719 329.273 329.329
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 1120 0.000128 2048 225 864 129024 22.6267 14.3363 324.319 418.434 779.843 779.958
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 1700 0.000256 4096 400 3488 68352 13.9979 707.522 419.271 1140.84 1140.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 1110 0.001024 2048 330 576 14336 1.35578 12.3617 59.5367 73.2962 73.3573
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 1280 3.2e-05 4096 50 3168 607744 95.8715 115.813 5891.91 3446.85 9550.61 9550.76
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 320 0.001024 4096 92 5920 3584 2.69942 63.8984 103.641 170.283 170.343
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 1240 6.4e-05 512 50 480 301056 10.4549 6.71053 72.0883 209.205 298.585 298.697
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 1360 0.000512 4096 360 800 31744 6.60022 76.1956 209.038 291.88 291.938
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 1120 0.000128 2048 225 864 129024 22.6581 14.3418 220.559 418.595 676.281 676.391
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 1700 0.000256 4096 400 3488 67968 13.9796 644.002 417.544 1075.58 1075.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 1110 0.001024 2048 330 576 14208 1.35414 10.9915 59.0363 71.4253 71.4834
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 1280 3.2e-05 4096 50 3168 607488 96.1288 115.86 5395.38 3450.67 9058.2 9058.36
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 320 0.001024 4096 92 5920 3456 2.70131 53.7498 103.547 160.041 160.097
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 1240 6.4e-05 512 50 480 301056 10.4156 6.69507 65.2047 208.425 290.871 290.982
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 1360 0.000512 4096 360 800 31488 6.55936 70.0533 208.186 284.841 284.899
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 1120 0.000128 2048 225 864 125952 22.5733 14.3128 196.894 413.151 647.061 647.172
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 40 1700 0.000256 4096 400 3480 68640 13.9661 809.474 419.205 1242.7 1242.76
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 40 1110 0.001024 2048 330 600 14592 1.37565 26.0752 60.6045 88.0964 88.1549
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 40 1280 3.2e-05 4096 50 3160 608384 95.8878 115.686 6754.06 3442.27 10408.1 10408.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 40 320 0.001024 4096 92 5920 4032 2.73162 81.2564 104.763 188.794 188.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 40 1240 6.4e-05 512 50 480 302336 10.4756 6.7151 82.7318 209.601 309.651 309.759
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 40 1360 0.000512 4096 360 800 32096 6.61914 164.426 209.583 380.671 380.729
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 40 1120 0.000128 2048 225 880 129280 22.8215 14.455 445.074 419.276 901.757 901.87
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 40 350 0.000256 1024 120 640 4096 14.042 3.40582 3.95238 104.597 126.176 126.327
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 40 1150 0.000128 4096 340 3440 120192 37.2829 28.329 1707.76 837.996 2611.48 2611.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 40 340 0.000128 512 77 320 45056 13.9931 3.4048 9.58102 124.545 151.732 151.898
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 40 1700 0.000256 4096 400 3480 68608 13.9653 517.663 419.415 951.093 951.154
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 40 1110 0.001024 2048 330 600 14528 1.36813 25.7593 59.0439 86.2153 86.2727
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 40 1280 3.2e-05 4096 50 3160 608256 95.9905 115.761 4338.15 3463.29 8013.34 8013.49
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 40 320 0.001024 4096 92 5920 3968 2.72326 50.9765 104.649 158.39 158.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 40 1240 6.4e-05 512 50 480 302080 10.4931 6.71744 53.15 209.72 280.205 280.316
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 40 1360 0.000512 4096 360 800 32064 6.6264 163.922 209.68 380.273 380.332
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 40 1120 0.000128 2048 225 880 129024 22.9024 14.3387 434.259 419.372 891.001 891.112
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 40 350 0.000256 1024 120 640 4096 14.0485 3.40445 3.27613 104.695 125.603 125.757
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 40 1150 0.000128 4096 340 3440 120064 37.3049 28.3434 1095.45 838.656 1999.85 1999.95
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 40 340 0.000128 512 77 320 45056 14.0157 3.40669 8.05149 123.373 149.058 149.228
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 1700 0.000256 4096 400 3480 68640 13.9972 921.725 419.177 1354.95 1355.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 1110 0.001024 2048 330 600 14560 1.36602 17.0353 59.0489 77.4966 77.5558
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 1280 3.2e-05 4096 50 3160 608400 96.2315 115.979 7707.58 3460.81 11380.8 11380.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 320 0.001024 4096 92 5920 4040 2.73331 93.2693 104.843 200.888 200.95
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 1240 6.4e-05 512 50 480 302080 10.5251 6.72973 93.7049 209.573 320.66 320.773
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 1360 0.000512 4096 360 800 32080 6.62326 100.248 209.626 316.542 316.602
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 1120 0.000128 2048 225 880 129280 22.8792 14.3828 479.179 419.088 935.662 935.776
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 350 0.000256 1024 120 640 3840 14.146 3.42608 3.9001 104.932 126.595 126.747
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 1150 0.000128 4096 340 3440 120160 37.4317 28.3935 1948.85 837.881 2852.66 2852.77
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 340 0.000128 512 77 320 43520 14.189 3.41626 9.5305 123.61 150.963 151.124
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 40 1700 0.000256 4096 400 3480 68560 13.9639 0 419.226 433.205 0
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 40 1700 0.000256 4096 400 3480 68520 13.9571 0 419.322 433.294 0
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 1700 0.000256 4096 400 3480 68592 13.963 0 419.253 433.23 0
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 1700 0.000256 4096 400 3480 68544 13.9511 0 419.281 433.246 0
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 40 1700 0.000256 4096 400 3480 68400 13.953 450.75 418.828 883.586 883.646
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 40 1110 0.001024 2048 330 600 14400 1.35782 8.60736 59.5978 69.6044 69.6642
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 40 1280 3.2e-05 4096 50 3160 607968 95.9467 115.883 3755.09 3444.92 7412 7412.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 40 320 0.001024 4096 92 5920 3888 2.71997 43.1555 104.673 150.591 150.647
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 40 1240 6.4e-05 512 50 480 301824 10.4986 6.72186 47.0626 209.743 274.166 274.289
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 12 40 1360 0.000512 4096 360 800 31968 6.61315 160.872 209.656 377.188 377.244
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 40 1120 0.000128 2048 225 880 127872 22.8016 14.4289 388.564 417.98 843.914 844.044
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 6 12 40 350 0.000256 1024 120 640 0 3.25053 0.004768 99.2667 102.607
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 40 1150 0.000128 4096 340 3440 119808 37.2862 31.6316 951.482 940.806 1961.4 1858.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 40 340 0.000128 512 77 320 36864 13.7202 3.34963 4.57549 118.74 140.601 140.766
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 1700 0.000256 4096 400 3480 68600 13.9708 1200.84 418.955 1633.82 1633.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 1110 0.001024 2048 330 600 14560 1.37219 22.442 58.7502 82.6072 82.6646
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 1280 3.2e-05 4096 50 3160 608272 96.0536 115.93 10032.7 3459.46 13704.3 13704.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 320 0.001024 4096 92 5920 4032 2.72794 121.097 104.847 228.716 228.775
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 1240 6.4e-05 512 50 480 301952 10.528 6.72726 122.41 209.483 349.276 349.391
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 1360 0.000512 4096 360 800 32088 6.62682 131.254 209.584 347.51 347.568
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 1120 0.000128 2048 225 880 129024 22.7587 14.3964 382.622 418.292 838.197 838.315
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 350 0.000256 1024 120 640 3584 14.0051 3.38534 4.75504 103.556 125.883 126.028
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 1150 0.000128 4096 340 3440 120064 37.4048 28.3865 2529.73 837.606 3433.24 3433.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 340 0.000128 512 77 320 43008 14.0061 3.40378 12.4804 122.996 153.099 153.265
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 1700 0.000256 4096 400 3480 68544 13.9674 758.907 418.982 1191.91 1191.97
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 1110 0.001024 2048 330 600 14448 1.35933 14.1335 59.6582 75.1957 75.2519
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 1280 3.2e-05 4096 50 3160 608160 96.0328 115.875 6311.61 3440.53 9964.21 9964.36
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 320 0.001024 4096 92 5920 3920 2.72323 74.4017 104.562 181.73 181.788
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 1240 6.4e-05 512 50 480 301056 10.486 6.71901 78.6441 209.243 305.222 305.33
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 1360 0.000512 4096 360 800 32032 6.62294 83.2614 209.604 299.531 299.59
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 1120 0.000128 2048 225 880 129024 22.6891 14.3503 240.185 418.476 695.829 695.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 4 14 40 350 0.000256 1024 120 640 0 3.30138 0.005696 101.178 104.568
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 1150 0.000128 4096 340 3440 119616 37.299 31.6617 1589.75 937.967 2596.87 2492.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 340 0.000128 512 77 320 35840 14.115 3.36746 6.88138 120.541 145.117 145.283
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 1700 0.000256 4096 400 3480 68376 13.9436 616.086 418.397 1048.48 1048.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 1110 0.001024 2048 330 600 14448 1.37158 11.4331 59.7296 72.5762 72.6348
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 1280 3.2e-05 4096 50 3160 607824 96.4284 116.058 5133.6 3461.35 8807.6 8807.76
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 320 0.001024 4096 92 5920 3864 2.72272 58.9353 104.56 166.261 166.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 1240 6.4e-05 512 50 480 301056 10.5327 6.72992 64.4194 209.276 291.086 291.199
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 1360 0.000512 4096 360 800 31920 6.61635 67.4864 209.303 283.45 283.509
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 1120 0.000128 2048 225 880 129024 22.7621 14.3661 197.489 418.631 653.375 653.487
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 6 14 40 350 0.000256 1024 120 640 0 3.30896 0.005088 101.253 104.649
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 1150 0.000128 4096 340 3440 119616 37.3641 31.6951 1298.98 938.348 2306.58 2202.03
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 340 0.000128 512 77 320 32256 14.4356 3.37142 5.6377 119.567 143.222 143.389
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 1700 0.000256 4096 400 3480 68608 13.974 1122.49 419.446 1555.97 1556.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 1110 0.001024 2048 330 600 14528 1.36806 21.0062 59.7891 82.205 82.2634
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 1280 3.2e-05 4096 50 3160 608256 95.9482 115.752 9353.86 3463.51 13029.2 13029.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 320 0.001024 4096 92 5920 3968 2.7175 110.464 104.649 217.877 217.934
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 1240 6.4e-05 512 50 480 302080 10.4744 6.71744 114.879 209.73 341.923 342.039
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 1360 0.000512 4096 360 800 32064 6.6305 121.692 209.695 338.058 338.119
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 1120 0.000128 2048 225 880 129024 22.7761 14.3511 354.895 419.394 811.548 811.667
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 350 0.000256 1024 120 640 4096 14.0447 3.40973 5.07251 104.693 127.407 127.554
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 1150 0.000128 4096 340 3440 120064 37.2905 28.3444 2354.02 838.607 3258.37 3258.47
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 340 0.000128 512 77 320 45056 14.0182 3.40957 12.0938 124.121 153.85 154.014
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 1700 0.000256 4096 400 3480 68480 13.969 709.557 418.737 1142.32 1142.37
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 1110 0.001024 2048 330 600 14464 1.36397 13.2547 59.6716 74.3331 74.3907
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 1280 3.2e-05 4096 50 3160 608000 95.9834 115.722 6023.79 3440.56 9676.22 9676.38
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 320 0.001024 4096 92 5920 3840 2.71059 67.6256 104.218 174.596 174.656
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 1240 6.4e-05 512 50 480 302080 10.48 6.71203 75.2091 209.6 302.13 302.24
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 1360 0.000512 4096 360 800 32000 6.62362 78.5318 209.518 294.716 294.774
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 1120 0.000128 2048 225 880 128000 22.7504 14.3892 225.23 417.834 680.335 680.445
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 350 0.000256 1024 120 640 4096 14.0501 3.40992 3.7239 104.693 126.062 126.207
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 1150 0.000128 4096 340 3440 119296 37.251 28.33 1498.78 835.507 2399.98 2400.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 340 0.000128 512 77 320 40960 14.3087 3.41075 7.45696 124.891 150.282 150.441
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 1700 0.000256 4096 400 3480 68352 13.9508 577.88 418.513 1010.39 1010.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 1110 0.001024 2048 330 600 14400 1.36602 10.9139 59.6821 72.004 72.0637
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 1280 3.2e-05 4096 50 3160 607872 96.0669 115.841 4866.92 3463.71 8542.7 8542.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 320 0.001024 4096 92 5920 3840 2.72691 55.3519 104.592 162.716 162.775
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 1240 6.4e-05 512 50 480 301056 10.4936 6.71894 60.4329 209.359 287.132 287.246
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 1360 0.000512 4096 360 800 31872 6.61827 63.334 209.238 279.233 279.289
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 1120 0.000128 2048 225 880 127488 22.7084 14.3377 181.777 416.873 635.825 635.937
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 6 16 40 350 0.000256 1024 120 640 0 3.24608 0.005088 99.2554 102.589
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 1150 0.000128 4096 340 3440 119808 37.2679 31.5758 1219.13 936.729 2224.88 2122.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 340 0.000128 512 77 320 36864 13.7214 3.35133 5.9271 118.607 141.821 141.991
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 1700 0.000256 4096 400 3480 68544 13.9797 1153.5 419.15 1586.69 1586.74
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 1110 0.001024 2048 330 600 14544 1.37123 21.2844 58.7284 81.4286 81.4851
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 1280 3.2e-05 4096 50 3160 608256 96.1393 115.939 9579.55 3462.96 13254.7 13254.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 320 0.001024 4096 92 5920 3960 2.72147 112.95 104.653 220.37 220.429
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 1240 6.4e-05 512 50 480 301824 10.5222 6.72826 117.744 209.66 344.786 344.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 1360 0.000512 4096 360 800 32040 6.61504 124.909 209.621 341.187 341.248
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 1120 0.000128 2048 225 880 129024 22.8177 14.4449 361.324 432.818 831.539 831.658
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 350 0.000256 1024 120 640 2304 13.9547 3.33702 3.32163 102.307 123.103 123.253
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 1150 0.000128 4096 340 3440 120096 37.3619 28.3955 2412.5 838.345 3316.71 3316.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 340 0.000128 512 77 320 41472 13.8946 3.38986 11.5862 120.697 149.784 149.947
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 1700 0.000256 4096 400 3480 68400 13.9531 750.598 418.462 1183.07 1183.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 1110 0.001024 2048 330 600 14400 1.36378 14.1361 59.5479 75.0936 75.1496
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 1280 3.2e-05 4096 50 3160 607968 96.0085 115.863 6212.28 3441.74 9866.05 9866.21
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 320 0.001024 4096 92 5920 3888 2.72147 72.816 104.573 180.154 180.212
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 1240 6.4e-05 512 50 480 301824 10.4861 6.72534 77.1364 209.556 304.031 304.143
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 1360 0.000512 4096 360 800 31968 6.61306 81.449 209.459 297.566 297.625
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 1120 0.000128 2048 225 880 127872 22.7067 14.3632 233.426 417.603 688.227 688.339
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 4 18 40 350 0.000256 1024 120 640 0 3.25146 0.00528 99.1764 102.517
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 1150 0.000128 4096 340 3440 119808 37.293 31.6286 1565.39 937.387 2571.89 2469.47
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 340 0.000128 512 77 320 36864 13.7341 3.34794 7.04224 118.641 142.977 143.145
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 1700 0.000256 4096 400 3480 68256 13.9781 661.387 418.407 1093.83 1093.89
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 1110 0.001024 2048 330 600 14256 1.35782 12.279 58.309 71.9881 72.0466
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 1280 3.2e-05 4096 50 3160 607824 96.2142 116.023 5489.83 3446.15 9148.37 9148.52
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 320 0.001024 4096 92 5920 3672 2.7073 60.569 103.893 167.212 167.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 1240 6.4e-05 512 50 480 300672 10.4864 6.71875 67.8795 209 294.214 294.329
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 1360 0.000512 4096 360 800 31752 6.5937 71.9595 208.863 287.458 287.518
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 1120 0.000128 2048 225 880 127872 22.8314 14.3667 206.475 418.142 661.946 662.06
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 6 18 40 350 0.000256 1024 120 640 0 3.34438 0.0056 102.449 105.882
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 1150 0.000128 4096 340 3440 119232 37.3888 31.7276 1379.39 938.551 2387.24 2281.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 340 0.000128 512 77 320 41472 13.921 3.38774 7.30605 120.566 145.393 145.556
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 1700 0.000256 4096 400 3480 68256 13.9447 591.032 418.865 1023.89 1023.95
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 1110 0.001024 2048 330 600 14112 1.35587 10.7466 58.164 70.3111 70.3705
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 1280 3.2e-05 4096 50 3160 607680 95.9449 115.772 4893.24 3463.66 8568.78 8568.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 320 0.001024 4096 92 5920 3744 2.72586 56.0047 104.675 163.45 163.509
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 1240 6.4e-05 512 50 480 299520 10.4668 6.99866 60.9626 209.081 287.639 287.748
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 1360 0.000512 4096 360 800 31680 6.59245 64.4664 208.947 280.05 280.109
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 1120 0.000128 2048 225 880 126720 22.6405 14.3667 183.308 415.315 635.764 635.875
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 8 18 40 350 0.000256 1024 120 640 0 3.24624 0.005472 99.4638 102.802
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 1150 0.000128 4096 340 3440 118656 37.2263 31.566 1225.11 936.198 2230.29 2127.59
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 340 0.000128 512 77 320 36864 13.7226 3.34778 6.07683 117.594 140.946 141.109
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 1700 0.000256 4096 400 3480 68560 13.9619 0 419.312 433.29 0
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 1700 0.000256 4096 400 3480 68480 13.9653 0 419.321 433.3 0
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 1700 0.000256 4096 400 3480 68400 13.9568 0 419.308 433.279 0
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 1700 0.000256 4096 400 3480 68160 13.9448 620.517 418.405 1052.92 1052.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 1110 0.001024 2048 330 600 14080 1.35328 10.7211 58.1059 70.2235 70.283
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 1280 3.2e-05 4096 50 3160 608000 95.9913 115.778 5154.8 3464.8 8831.52 8831.69
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 320 0.001024 4096 92 5920 3520 2.69722 53.2787 103.62 159.639 159.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 1240 6.4e-05 512 50 480 299520 10.4024 6.66627 62.3838 208.19 287.774 287.889
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 1360 0.000512 4096 360 800 31680 6.6007 67.2195 209.009 282.87 282.928
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 1120 0.000128 2048 225 880 125440 22.6017 14.2561 187.769 413.214 637.971 638.087
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 1700 0.000256 4096 400 3480 68544 13.9592 0 419.268 433.242 0
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 1700 0.000256 4096 400 3480 68352 13.9556 728.041 418.508 1160.56 1160.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 1110 0.001024 2048 330 600 14400 1.36602 13.4798 58.6277 73.5164 73.5802
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 1280 3.2e-05 4096 50 3160 607872 95.9957 115.821 6037.55 3463.76 9713.28 9713.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 320 0.001024 4096 92 5920 3840 2.7177 68.8296 104.591 176.182 176.245
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 1240 6.4e-05 512 50 480 301056 10.5021 6.71139 74.2038 209.359 300.91 301.029
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 1360 0.000512 4096 360 800 31872 6.61632 78.1945 209.24 294.095 294.155
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 1120 0.000128 2048 225 880 127488 22.7139 14.3424 225.67 416.75 679.609 679.726
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 4 24 40 350 0.000256 1024 120 640 0 3.24608 0.004992 99.4758 102.815
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 1150 0.000128 4096 340 3440 119808 37.2798 31.5859 1526.15 936.933 2532.15 2429.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 340 0.000128 512 77 320 36864 13.7297 3.35152 7.13718 117.559 141.99 142.158
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 1700 0.000256 4096 400 3480 68256 13.9577 599.073 418.935 1032.02 1032.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 1110 0.001024 2048 330 600 14112 1.35258 10.7832 58.157 70.3356 70.3959
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 1280 3.2e-05 4096 50 3160 607680 95.9304 115.75 4985.39 3464.2 8661.43 8661.61
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 320 0.001024 4096 92 5920 3744 2.72122 57.0834 104.675 164.526 164.588
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 1240 6.4e-05 512 50 480 299520 10.4677 6.70934 61.7677 209.075 288.157 288.278
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 1360 0.000512 4096 360 800 31680 6.59187 65.1003 208.887 280.622 280.682
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 1120 0.000128 2048 225 880 126720 22.6453 14.2963 186.009 415.292 638.372 638.487
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 6 24 40 350 0.000256 1024 120 640 0 3.24694 0.005888 99.4628 102.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 1150 0.000128 4096 340 3440 118656 37.2267 31.5664 1247.62 936.137 2252.74 2150.05
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 340 0.000128 512 77 320 36864 13.7273 3.38534 6.17942 117.585 141.084 141.264
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 1700 0.000256 4096 400 3480 67968 13.9337 560.259 417.807 992.054 992.109
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 1110 0.001024 2048 330 600 14208 1.36371 11.133 59.6104 72.1505 72.2055
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 1280 3.2e-05 4096 50 3160 607488 96.1129 115.84 4655.68 3466.73 8334.52 8334.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 320 0.001024 4096 92 5920 3456 2.70096 49.336 103.641 155.722 155.781
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 1240 6.4e-05 512 50 480 297984 10.4943 6.69082 57.3606 208.622 283.291 283.406
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 1360 0.000512 4096 360 800 31488 6.56032 61.7126 208.365 276.683 276.741
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 1120 0.000128 2048 225 880 125952 22.5837 14.2664 175.235 413.485 625.699 625.818
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 8 24 40 350 0.000256 1024 120 640 0 3.25222 0.004672 99.5886 102.933
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 1150 0.000128 4096 340 3440 118272 37.2515 31.5769 1160.92 934.701 2164.64 2061.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 340 0.000128 512 77 320 24576 14.7286 3.34643 4.50614 119.603 142.391 142.559
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 1700 0.000256 4096 400 3480 68500 13.979 1062.77 419.104 1495.91 1495.97
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 1110 0.001024 2048 330 600 14500 1.3697 19.465 61.0648 81.9411 82.0008
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 1280 3.2e-05 4096 50 3160 608200 96.4727 116.091 8819.4 3463.56 12495.7 12495.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 320 0.001024 4096 92 5920 3900 2.71418 102.42 104.494 209.673 209.731
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 1240 6.4e-05 512 50 480 301600 10.5342 6.73178 109.24 209.578 336.212 336.323
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 1360 0.000512 4096 360 800 32000 6.62336 114.682 209.583 330.932 330.99
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 1120 0.000128 2048 225 880 128800 22.8536 14.3749 331.99 419.116 788.468 788.583
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 350 0.000256 1024 120 640 3200 14.009 3.37715 4.22067 103.384 125.176 125.319
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 1150 0.000128 4096 340 3440 120000 37.5238 28.4039 2223.39 853.666 3143.09 3143.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 340 0.000128 512 77 320 38400 14.2948 3.40378 10.2011 123.771 151.88 152.043
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 1700 0.000256 4096 400 3480 68400 13.9756 720.822 419.006 1153.85 1153.91
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 1110 0.001024 2048 330 600 14400 1.36758 13.1891 60.7805 75.3794 75.436
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 1280 3.2e-05 4096 50 3160 608000 96.2835 116.051 6000.09 3445.87 9658.45 9658.61
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 320 0.001024 4096 92 5920 3800 2.71987 69.1548 104.464 176.382 176.442
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 1240 6.4e-05 512 50 480 300800 10.5368 6.72621 74.3075 209.586 301.286 301.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 1360 0.000512 4096 360 800 31800 6.60221 77.736 209.051 293.434 293.491
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 1120 0.000128 2048 225 880 128000 22.7854 14.3589 224.965 417.146 679.392 679.518
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 4 25 40 350 0.000256 1024 120 640 0 3.38176 0.006144 103.434 106.907
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 1150 0.000128 4096 340 3440 120000 37.4451 31.7691 1513.73 941.837 2524.97 2418.17
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 340 0.000128 512 77 320 38400 14.306 3.40621 7.3736 123.892 149.194 149.357
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 1700 0.000256 4096 400 3480 68100 13.9448 638.266 418.068 1070.33 1070.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 1110 0.001024 2048 330 600 14100 1.35168 11.692 58.1202 71.2046 71.2628
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 1280 3.2e-05 4096 50 3160 607800 96.5301 116.175 5357.92 3466.12 9036.9 9037.07
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 320 0.001024 4096 92 5920 3600 2.70714 56.8632 103.968 163.58 163.639
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 1240 6.4e-05 512 50 480 300000 10.5695 6.73619 64.6626 209.724 291.82 291.932
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 1360 0.000512 4096 360 800 31800 6.61299 68.5954 209.601 284.852 284.909
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 1120 0.000128 2048 225 880 124800 22.8052 14.3098 193.096 413.306 643.647 643.767
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 6 25 40 350 0.000256 1024 120 640 0 3.38323 0.00592 103.604 107.077
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 1150 0.000128 4096 340 3440 118800 37.4171 31.7419 1341.39 936.496 2347.24 2240.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 340 0.000128 512 77 320 38400 14.3253 3.40557 6.6729 122.395 147.007 147.173
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 1700 0.000256 4096 400 3480 68000 13.9449 569.864 417.68 1001.54 1001.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 1110 0.001024 2048 330 600 14000 1.35373 10.5712 59.1243 71.0909 71.1496
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 1280 3.2e-05 4096 50 3160 607200 96.0405 115.876 4762.89 3460.76 8435.73 8435.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 320 0.001024 4096 92 5920 3600 2.71155 52.9244 104.401 160.082 160.143
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 1240 6.4e-05 512 50 480 297600 10.4925 6.7072 58.6761 208.525 284.53 284.648
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 1360 0.000512 4096 360 800 31600 6.59395 63.012 209.112 278.763 278.821
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 1120 0.000128 2048 225 880 124800 22.7098 14.3135 176.849 413.213 627.217 627.333
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 8 25 40 350 0.000256 1024 120 640 0 3.3792 0.005216 103.636 107.107
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 1150 0.000128 4096 340 3440 118400 37.2949 31.7242 1189.61 938.295 2197.12 2090.13
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 340 0.000128 512 77 320 25600 15.4145 3.4016 4.79798 122.739 146.565 146.735
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 48 1700 0.000256 4096 400 3504 68576 14.0052 879.357 419.397 1312.81 1312.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 48 1110 0.001024 2048 330 576 14784 1.3719 28.3005 58.9491 88.6657 88.7243
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 48 1280 3.2e-05 4096 50 3168 608128 95.8984 115.741 7328.39 3464.2 11004.4 11004.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 48 320 0.001024 4096 92 5904 4096 2.72906 88.8478 104.936 196.557 196.616
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 48 1240 6.4e-05 512 50 480 301824 10.4881 6.71315 88.467 209.703 315.5 315.614
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 48 1360 0.000512 4096 360 816 31968 6.61462 192.419 209.806 408.884 408.943
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 48 1120 0.000128 2048 225 864 130048 22.648 14.3743 445.577 419.265 901.996 902.113
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 48 1700 0.000256 4096 400 3504 68544 14.039 563.457 419.123 996.673 996.733
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 48 1110 0.001024 2048 330 576 14720 1.36947 28.191 59.7932 89.3975 89.4557
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 48 1280 3.2e-05 4096 50 3168 608000 96.0049 115.793 4677.54 3442.99 8332.49 8332.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 48 320 0.001024 4096 92 5904 4032 2.72762 56.2513 104.696 163.718 163.776
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 48 1240 6.4e-05 512 50 480 301568 10.4884 6.71728 56.9534 209.688 283.973 284.084
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 48 1360 0.000512 4096 360 816 31936 6.61395 191.658 209.595 407.911 407.97
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 48 1120 0.000128 2048 225 864 130048 22.7391 14.3844 467.311 419.091 923.658 923.773
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 48 1700 0.000256 4096 400 3504 68448 14.0042 465.974 418.8 898.831 898.892
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 48 1110 0.001024 2048 330 576 14688 1.36422 28.1189 59.6669 89.1924 89.2483
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 48 1280 3.2e-05 4096 50 3168 607872 95.8627 115.802 3867.66 3442.97 7522.46 7522.63
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 48 320 0.001024 4096 92 5904 4032 2.73203 46.3154 104.873 153.963 154.023
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 48 1240 6.4e-05 512 50 480 301056 10.4795 6.71965 47.1487 209.275 273.75 273.866
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 48 1360 0.000512 4096 360 816 31872 6.61094 191.652 209.432 407.74 407.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 48 1120 0.000128 2048 225 864 129792 22.634 14.3367 465.433 418.497 921.036 921.158
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 1700 0.000256 4096 400 3504 68560 14.0034 850.227 419.157 1283.44 1283.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 1110 0.001024 2048 330 576 14760 1.37158 15.2248 59.0658 75.7062 75.7646
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 1280 3.2e-05 4096 50 3168 608080 96.3564 116.04 7096.6 3443.76 10752.9 10753.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 320 0.001024 4096 92 5904 4080 2.73811 86.0037 104.84 193.626 193.684
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 1240 6.4e-05 512 50 480 301760 10.5378 6.73578 85.7894 209.601 312.796 312.907
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 1360 0.000512 4096 360 816 31960 6.62355 93.4113 209.64 309.72 309.78
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 1120 0.000128 2048 225 864 129920 22.8579 14.4118 429.955 419.19 886.549 886.667
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 48 1700 0.000256 4096 400 3504 68480 14.0015 556.503 418.88 989.438 989.498
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 48 1110 0.001024 2048 330 576 14720 1.36848 10.1142 58.6932 70.2206 70.2792
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 48 1280 3.2e-05 4096 50 3168 607840 96.0497 115.903 4623 3443.17 8278.28 8278.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 48 320 0.001024 4096 92 5904 4000 2.71917 55.2163 104.655 162.634 162.695
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 48 1240 6.4e-05 512 50 480 301440 10.5031 6.72768 55.9918 209.592 282.939 283.057
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 48 1360 0.000512 4096 360 816 31920 6.61709 162.634 209.6 378.896 378.954
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 48 1120 0.000128 2048 225 864 129920 22.7586 14.3585 397.715 419.142 854.11 854.225
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 48 1700 0.000256 4096 400 3504 68400 13.9923 450.471 419.025 883.541 883.599
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 10 48 1110 0.001024 2048 330 576 14640 1.36346 24.9917 58.5911 84.9899 85.0452
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 48 1280 3.2e-05 4096 50 3168 607680 96.2671 116.038 3772.72 3446.55 7431.74 7431.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 48 320 0.001024 4096 92 5904 3960 2.72512 43.9067 104.699 151.376 151.435
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 48 1240 6.4e-05 512 50 480 301440 10.5273 6.73587 46.6569 209.586 273.634 273.748
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 10 48 1360 0.000512 4096 360 816 31800 6.61562 164.339 209.355 380.355 380.414
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 48 1120 0.000128 2048 225 864 128640 22.827 14.377 390.984 417.884 846.204 846.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 1700 0.000256 4096 400 3504 68544 14.0067 1173.24 419.048 1606.35 1606.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 1110 0.001024 2048 330 576 14736 1.36602 21.1565 59.7408 82.309 82.3684
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 1280 3.2e-05 4096 50 3168 607968 95.9244 115.857 9814.2 3442.71 13468.9 13469
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 320 0.001024 4096 92 5904 4080 2.72794 118.73 104.87 226.369 226.427
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 1240 6.4e-05 512 50 480 301440 10.4847 6.72374 117.632 209.484 344.453 344.566
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 1360 0.000512 4096 360 816 31920 6.61078 128.548 209.424 344.627 344.686
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 1120 0.000128 2048 225 864 129792 22.6134 14.3688 370.885 418.373 826.369 826.484
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 1700 0.000256 4096 400 3504 68448 13.9957 741.723 419.149 1174.92 1174.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 1110 0.001024 2048 330 576 14688 1.36464 13.1291 59.7076 74.2432 74.3032
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 1280 3.2e-05 4096 50 3168 607872 95.846 115.767 6179.42 3445.66 9836.85 9837
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 320 0.001024 4096 92 5904 4032 2.72902 73.607 104.956 181.333 181.391
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 1240 6.4e-05 512 50 480 301056 10.463 6.71658 76.0977 209.437 302.839 302.952
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 1360 0.000512 4096 360 816 31872 6.61027 80.9954 209.604 297.252 297.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 1120 0.000128 2048 225 864 129792 22.5853 14.365 232.766 418.848 688.692 688.802
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 48 1700 0.000256 4096 400 3504 68400 14.0077 597.647 419.154 1030.86 1030.92
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 48 1110 0.001024 2048 330 576 14544 1.3577 10.58 59.4508 71.4312 71.4879
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 48 1280 3.2e-05 4096 50 3168 607680 96.0717 115.939 4983.3 3446.17 8641.64 8641.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 48 320 0.001024 4096 92 5904 3888 2.71395 56.7402 104.446 163.944 164
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 48 1240 6.4e-05 512 50 480 300672 10.5056 6.72554 62.1278 209.732 289.222 289.332
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 48 1360 0.000512 4096 360 816 31824 6.60624 66.1342 209.61 282.394 282.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 48 1120 0.000128 2048 225 864 129024 22.6213 14.3667 540.627 417.961 995.707 995.826
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 48 1700 0.000256 4096 400 3504 68352 13.9937 506.583 418.808 939.437 939.492
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 12 48 1110 0.001024 2048 330 576 14592 1.36723 37.34 59.7031 98.4525 98.5088
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 48 1280 3.2e-05 4096 50 3168 607872 96.1003 115.816 4232.39 3463.32 7907.78 7907.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 48 320 0.001024 4096 92 5904 3840 2.71565 48.5312 104.356 155.644 155.704
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 48 1240 6.4e-05 512 50 480 301056 10.4901 6.70941 52.7429 209.323 279.396 279.505
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 12 48 1360 0.000512 4096 360 816 31680 6.6007 244.875 208.916 460.437 460.49
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 48 1120 0.000128 2048 225 864 129024 22.5533 14.3252 502.26 416.702 955.971 956.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 1700 0.000256 4096 400 3504 68544 14.0076 1088.88 419.008 1521.94 1522
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 1110 0.001024 2048 330 576 14728 1.3697 19.6324 60.8543 81.9008 81.961
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 1280 3.2e-05 4096 50 3168 607936 96.224 116.013 9070.88 3442.14 12725.4 12725.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 320 0.001024 4096 92 5904 4032 2.72624 108.53 104.694 215.995 216.056
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 1240 6.4e-05 512 50 480 301504 10.5376 6.73382 109.438 209.487 336.327 336.441
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 1360 0.000512 4096 360 816 31920 6.60496 119.003 209.431 335.083 335.141
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 1120 0.000128 2048 225 864 129472 22.7289 14.3647 342.225 418.305 797.76 797.874
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 1700 0.000256 4096 400 3504 68432 13.9968 687.579 419.097 1120.73 1120.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 1110 0.001024 2048 330 576 14672 1.36477 12.7375 58.6449 72.7913 72.8535
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 1280 3.2e-05 4096 50 3168 607712 96.1269 115.954 5728.8 3465.4 9406.44 9406.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 320 0.001024 4096 92 5904 3920 2.71594 66.8197 104.429 174.009 174.068
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 1240 6.4e-05 512 50 480 301056 10.4805 6.72304 71.9808 209.493 298.804 298.918
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 1360 0.000512 4096 360 816 31808 6.6151 76.319 209.321 292.302 292.358
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 1120 0.000128 2048 225 864 129024 22.6924 14.4213 217.971 418.836 674.054 674.177
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 1700 0.000256 4096 400 3504 68376 14.0035 565.273 419.145 998.473 998.529
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 1110 0.001024 2048 330 576 14616 1.36806 10.4305 59.7051 71.546 71.6042
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 1280 3.2e-05 4096 50 3168 607488 96.4669 116.073 4709.45 3447.05 8369.19 8369.35
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 320 0.001024 4096 92 5904 3864 2.7161 53.5853 104.444 160.787 160.844
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 1240 6.4e-05 512 50 480 301056 10.5154 6.72573 58.8085 209.487 285.665 285.776
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 1360 0.000512 4096 360 816 31752 6.60832 63.0497 209.349 279.049 279.106
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 1120 0.000128 2048 225 864 129024 22.7822 14.3619 179.543 419.044 635.861 635.978
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 48 1700 0.000256 4096 400 3504 68320 13.9985 511.535 418.795 944.379 944.433
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 48 1110 0.001024 2048 330 576 14560 1.37011 9.45088 60.7134 71.5746 71.6348
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 48 1280 3.2e-05 4096 50 3168 607488 95.8011 115.806 4241.73 3443.66 7897.16 7897.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 48 320 0.001024 4096 92 5904 3808 2.71974 47.3982 104.35 154.51 154.567
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 48 1240 6.4e-05 512 50 480 301056 10.4864 7.56941 53.0216 209.35 280.55 280.662
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 48 1360 0.000512 4096 360 816 31584 6.57011 57.3622 208.565 272.54 272.597
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 48 1120 0.000128 2048 225 864 129024 22.6716 14.356 163.126 418.933 619.216 619.332
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 1700 0.000256 4096 400 3504 68544 14.0165 1046.83 419.616 1480.51 1480.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 1110 0.001024 2048 330 576 14720 1.36829 18.9952 59.8408 80.2475 80.3041
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 1280 3.2e-05 4096 50 3168 608000 95.9809 115.788 8852.42 3446.63 12511 12511.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 320 0.001024 4096 92 5904 4032 2.7239 103.923 104.796 211.488 211.544
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 1240 6.4e-05 512 50 480 301568 10.4935 6.71373 109.15 209.793 336.279 336.389
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 1360 0.000512 4096 360 816 31936 6.62323 115.683 209.814 332.164 332.224
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 1120 0.000128 2048 225 864 130048 22.6496 14.3303 333.186 419.501 789.792 789.905
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 1700 0.000256 4096 400 3504 68480 14.0128 676.062 419.099 1109.23 1109.29
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 1110 0.001024 2048 330 576 14592 1.36208 12.6083 58.5077 72.5222 72.5832
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 1280 3.2e-05 4096 50 3168 607744 96.0566 115.774 5732.27 3442.11 9386.37 9386.52
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 320 0.001024 4096 92 5904 3968 2.73107 66.6471 104.688 174.107 174.166
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 1240 6.4e-05 512 50 480 301056 10.501 6.71395 69.8753 209.612 296.828 296.941
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 1360 0.000512 4096 360 816 31872 6.61594 75.8579 209.844 292.361 292.421
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 1120 0.000128 2048 225 864 129024 22.6425 14.3421 214.227 417.954 669.297 669.417
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 1700 0.000256 4096 400 3504 68352 13.9973 564.466 418.755 997.272 997.333
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 1110 0.001024 2048 330 576 14592 1.36602 10.6197 59.6589 71.6877 71.7476
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 1280 3.2e-05 4096 50 3168 607872 96.0369 115.818 4811.21 3443.48 8466.72 8466.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 320 0.001024 4096 92 5904 3840 2.71664 53.5022 104.348 160.61 160.669
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 1240 6.4e-05 512 50 480 301056 10.4943 6.71539 58.8739 209.304 285.514 285.626
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 1360 0.000512 4096 360 816 31680 6.59994 63.8607 208.894 279.396 279.454
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 1120 0.000128 2048 225 864 129024 22.5252 14.361 181.561 416.663 635.239 635.351
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 1700 0.000256 4096 400 3504 68352 13.9981 499.849 419.046 932.945 933
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 1110 0.001024 2048 330 576 14336 1.35373 8.87197 58.1654 68.4333 68.4921
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 1280 3.2e-05 4096 50 3168 607744 95.8732 115.814 4244.17 3462.52 7918.54 7918.69
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 320 0.001024 4096 92 5904 3840 2.72192 48.3369 104.673 155.777 155.837
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 1240 6.4e-05 512 50 480 299008 10.4848 6.70797 51.6174 208.977 277.915 278.027
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 1360 0.000512 4096 360 816 31744 6.61571 56.0939 209.552 272.306 272.362
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 1120 0.000128 2048 225 864 129024 22.6788 14.3406 159.098 418.141 614.39 614.501
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 1700 0.000256 4096 400 3504 68544 14.0063 1049.34 419.478 1482.87 1482.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 1110 0.001024 2048 330 576 14688 1.36554 18.692 59.775 79.8754 79.9335
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 1280 3.2e-05 4096 50 3168 607968 96.2214 115.987 8729.83 3445.22 12387.4 12387.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 320 0.001024 4096 92 5904 4032 2.72947 103.627 104.811 211.21 211.268
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 1240 6.4e-05 512 50 480 301248 10.5268 6.72829 105.949 209.649 332.98 333.089
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 1360 0.000512 4096 360 816 31896 6.61258 113.742 209.582 329.98 330.038
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 1120 0.000128 2048 225 864 129600 22.7697 14.4051 324.975 419.234 781.512 781.627
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 1700 0.000256 4096 400 3504 68400 14.0038 727.498 418.813 1160.37 1160.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 1110 0.001024 2048 330 576 14544 1.35843 12.8 59.407 73.6099 73.6682
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 1280 3.2e-05 4096 50 3168 607680 96.0592 115.933 6029.63 3443.61 9685.39 9685.55
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 320 0.001024 4096 92 5904 3888 2.71699 69.3519 104.353 176.465 176.522
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 1240 6.4e-05 512 50 480 300672 10.5044 6.72707 73.3848 209.559 300.304 300.413
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 1360 0.000512 4096 360 816 31824 6.60483 79.2589 209.521 295.427 295.486
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 1120 0.000128 2048 225 864 129024 22.6048 14.4097 224.762 417.605 679.507 679.618
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 1700 0.000256 4096 400 3504 68256 13.9936 611.892 418.722 1044.66 1044.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 1110 0.001024 2048 330 576 14472 1.36029 10.7868 59.4454 71.6352 71.6943
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 1280 3.2e-05 4096 50 3168 607824 96.2722 116.062 5085.47 3445.82 8743.77 8743.91
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 320 0.001024 4096 92 5904 3888 2.72794 59.7504 104.819 167.34 167.399
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 1240 6.4e-05 512 50 480 298944 10.5107 6.71744 62.1891 208.979 288.526 288.638
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 1360 0.000512 4096 360 816 31752 6.61411 67.2099 209.655 283.522 283.582
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 1120 0.000128 2048 225 864 127872 22.8264 14.3628 189.926 418.091 645.333 645.444
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 1700 0.000256 4096 400 3504 68256 14.0042 614.972 418.771 1047.8 1047.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 1110 0.001024 2048 330 576 14400 1.36141 10.8028 59.4012 71.6076 71.6652
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 1280 3.2e-05 4096 50 3168 607104 96.0598 115.835 5074.34 3444.65 8731.04 8731.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 320 0.001024 4096 92 5904 3744 2.7177 57.455 104.351 164.566 164.626
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 1240 6.4e-05 512 50 480 299520 10.4687 6.70838 61.9836 208.86 288.145 288.256
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 1360 0.000512 4096 360 816 31680 6.61299 68.0452 209.418 284.12 284.179
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 1120 0.000128 2048 225 864 126720 22.6161 14.3288 189.415 414.859 641.347 641.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 1700 0.000256 4096 400 3504 68480 13.997 1044.95 418.834 1477.84 1477.89
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 1110 0.001024 2048 330 576 14720 1.3704 18.3688 59.9733 79.7543 79.8147
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 1280 3.2e-05 4096 50 3168 607840 96.0604 115.906 8658.62 3442.8 12313.5 12313.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 320 0.001024 4096 92 5904 4000 2.72368 101.351 104.604 208.724 208.785
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 1240 6.4e-05 512 50 480 301440 10.5042 6.72086 103.63 209.574 330.563 330.689
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 1360 0.000512 4096 360 816 31920 6.61715 112.22 209.578 328.462 328.521
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 1120 0.000128 2048 225 864 129920 22.6937 14.3791 320.894 419.155 777.256 777.374
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 1700 0.000256 4096 400 3504 68320 14.0014 736.541 418.385 1168.98 1169.03
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 1110 0.001024 2048 330 576 14560 1.36192 13.4573 59.479 74.3418 74.3998
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 1280 3.2e-05 4096 50 3168 607680 95.8303 115.762 6146.83 3462.12 9820.69 9820.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 320 0.001024 4096 92 5904 3840 2.71398 69.9554 104.169 176.88 176.941
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 1240 6.4e-05 512 50 480 300800 10.5039 6.71334 74.5584 209.624 301.521 301.636
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 1360 0.000512 4096 360 816 31840 6.61709 80.6836 209.578 296.922 296.983
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 1120 0.000128 2048 225 864 128000 22.5859 14.336 228.63 415.941 681.621 681.736
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 1700 0.000256 4096 400 3504 68160 13.9871 606.556 418.339 1038.94 1039
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 1110 0.001024 2048 330 576 14400 1.35821 10.9527 58.2265 70.5832 70.6411
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 1280 3.2e-05 4096 50 3168 607200 96.1887 116.013 5059.15 3447.41 8718.93 8719.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 320 0.001024 4096 92 5904 3840 2.72794 58.0567 104.745 165.574 165.632
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 1240 6.4e-05 512 50 480 299520 10.4898 6.71334 61.9669 208.997 288.3 288.42
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 1360 0.000512 4096 360 816 31680 6.61021 65.8063 209.324 281.784 281.845
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 1120 0.000128 2048 225 864 128640 22.6767 14.4026 188.82 418.236 644.268 644.383
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 1700 0.000256 4096 400 3504 68160 14.0029 566.145 418.454 998.656 998.713
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 1110 0.001024 2048 330 576 14400 1.36509 9.948 60.5432 71.8966 71.9548
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 1280 3.2e-05 4096 50 3168 607360 95.9677 115.868 4696.32 3466 8374.32 8374.47
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 320 0.001024 4096 92 5904 3520 2.69107 50.4162 103.327 156.477 156.535
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 1240 6.4e-05 512 50 480 296960 10.4671 6.66973 57.1228 208.04 282.427 282.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 1360 0.000512 4096 360 816 31680 6.62118 61.9069 209.598 278.169 278.227
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 1120 0.000128 2048 225 864 125440 22.6161 14.3073 172.241 412.927 622.22 622.334
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 50 1700 0.000256 4096 400 3500 68576 14.0047 913.74 419.436 1347.23 1347.29
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 50 1110 0.001024 2048 330 600 14592 1.37216 29.2782 60.182 90.876 90.9373
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 50 1280 3.2e-05 4096 50 3150 608128 95.8975 115.729 7639.09 3445.77 11296.6 11296.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 50 320 0.001024 4096 92 5900 4096 2.73446 93.2245 104.899 200.901 200.958
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 50 1240 6.4e-05 512 50 450 301568 10.4912 6.71744 88.4091 209.742 315.485 315.596
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 50 1360 0.000512 4096 360 800 32096 6.62352 181.821 209.723 398.214 398.274
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 50 1120 0.000128 2048 225 850 130560 22.5528 14.345 450.876 419.365 907.268 907.38
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 50 1700 0.000256 4096 400 3500 68544 14.0058 581.067 419.474 1014.6 1014.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 50 1110 0.001024 2048 330 600 14528 1.36445 29.0775 59.7985 90.285 90.3438
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 50 1280 3.2e-05 4096 50 3150 608000 96.0427 115.823 4841.89 3465.71 8519.62 8519.78
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 50 320 0.001024 4096 92 5900 4032 2.72458 58.6459 104.849 166.264 166.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 50 1240 6.4e-05 512 50 450 301568 10.495 6.71395 57.5054 209.841 284.684 284.796
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 50 1360 0.000512 4096 360 800 32064 6.62112 181.774 209.746 398.185 398.242
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 50 1120 0.000128 2048 225 850 130560 22.638 14.3358 473.818 419.496 930.415 930.529
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 50 1700 0.000256 4096 400 3500 68448 13.9922 476.443 419.033 909.518 909.576
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 50 1110 0.001024 2048 330 600 14496 1.36602 28.9767 60.7672 91.1532 91.2097
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 50 1280 3.2e-05 4096 50 3150 607872 95.8453 115.793 3956.06 3445.27 7613.12 7613.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 50 320 0.001024 4096 92 5900 4032 2.72541 47.7223 104.882 155.374 155.431
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 50 1240 6.4e-05 512 50 450 301056 10.4757 6.71101 47.1328 209.41 273.858 273.967
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 50 1360 0.000512 4096 360 800 31968 6.60822 180.656 209.351 396.657 396.712
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 50 1120 0.000128 2048 225 850 129792 22.6557 14.3537 467.76 418.779 923.678 923.789
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 50 1700 0.000256 4096 400 3500 68560 13.996 852.984 419.349 1286.39 1286.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 50 1110 0.001024 2048 330 600 14560 1.36602 15.7494 60.0699 77.2276 77.2851
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 50 1280 3.2e-05 4096 50 3150 608080 96.3609 116.042 7094.41 3460.97 10767.9 10768.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 50 320 0.001024 4096 92 5900 4080 2.72774 86.5408 104.847 194.16 194.218
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 50 1240 6.4e-05 512 50 450 301440 10.5441 6.73382 82.8733 209.722 310 310.115
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 50 1360 0.000512 4096 360 800 32080 6.6167 92.0878 209.662 308.412 308.471
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 50 1120 0.000128 2048 225 850 130560 22.7514 14.3816 419.205 432.745 889.218 889.338
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 50 1700 0.000256 4096 400 3500 68480 13.987 547.125 418.795 979.957 980.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 50 1110 0.001024 2048 330 600 14480 1.36365 10.0925 60.6385 72.1364 72.1921
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 50 1280 3.2e-05 4096 50 3150 607840 96.0311 115.914 4548.1 3462.18 8222.37 8222.53
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 50 320 0.001024 4096 92 5900 4000 2.72077 54.1834 104.544 161.492 161.552
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 50 1240 6.4e-05 512 50 450 301440 10.5081 6.72154 53.5742 209.638 280.57 280.678
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 50 1360 0.000512 4096 360 800 32000 6.61488 162.938 209.271 378.867 378.924
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 50 1120 0.000128 2048 225 850 130560 22.6301 14.3504 390.603 419.11 846.822 846.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 50 1700 0.000256 4096 400 3500 68400 13.994 452.892 418.882 885.822 885.881
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 10 50 1110 0.001024 2048 330 600 14400 1.36397 24.0531 60.5666 86.0269 86.0836
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 50 1280 3.2e-05 4096 50 3150 607680 96.2818 116.043 3779.19 3459.39 7451.07 7451.23
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 50 320 0.001024 4096 92 5900 3960 2.7177 44.5657 104.618 151.945 152.007
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 50 1240 6.4e-05 512 50 450 300480 10.5323 6.72755 44.8592 209.63 271.876 271.989
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 10 50 1360 0.000512 4096 360 800 31920 6.61357 161.208 209.207 377.074 377.132
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 50 1120 0.000128 2048 225 850 129600 22.6524 14.377 382.872 417.79 837.825 837.951
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 50 1700 0.000256 4096 400 3500 68320 13.9878 391.287 418.459 823.784 823.841
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 10 50 1110 0.001024 2048 330 600 14400 1.36438 25.3586 59.6809 86.448 86.5055
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 50 1280 3.2e-05 4096 50 3150 607680 95.8101 115.77 3268.4 3462.93 6943.06 6943.21
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 50 320 0.001024 4096 92 5900 3840 2.71395 37.6381 104.141 144.535 144.591
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 50 1240 6.4e-05 512 50 450 300800 10.493 6.70998 38.8188 209.681 265.831 265.943
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 10 50 1360 0.000512 4096 360 800 31840 6.59738 161.732 208.891 377.263 377.318
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 50 1120 0.000128 2048 225 850 129280 22.4856 14.2985 418.238 415.984 871.137 871.244
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 1700 0.000256 4096 400 3500 68544 14.0022 1154.46 419.321 1587.84 1587.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 1110 0.001024 2048 330 600 14544 1.3656 21.2932 58.7344 81.4363 81.4937
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 1280 3.2e-05 4096 50 3150 607968 95.9223 115.88 9624.03 3445.34 13281.3 13281.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 320 0.001024 4096 92 5900 4080 2.72806 117.113 104.89 224.774 224.83
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 1240 6.4e-05 512 50 450 301440 10.4937 6.71808 111.322 209.644 338.309 338.425
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 1360 0.000512 4096 360 800 32064 6.6177 124.826 209.621 341.109 341.166
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 1120 0.000128 2048 225 850 130176 22.5569 14.3631 360.644 418.678 816.373 816.49
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 1700 0.000256 4096 400 3500 68448 14.0011 722.294 418.736 1155.09 1155.15
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 1110 0.001024 2048 330 600 14496 1.36813 13.3296 58.6193 73.3597 73.4201
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 1280 3.2e-05 4096 50 3150 607872 95.8535 115.792 5978.64 3462 9652.45 9652.61
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 320 0.001024 4096 92 5900 4032 2.72592 72.0932 104.81 179.674 179.731
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 1240 6.4e-05 512 50 450 301056 10.4693 6.71744 71.228 209.265 297.807 297.923
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 1360 0.000512 4096 360 800 31968 6.6089 78.0503 209.201 293.903 293.962
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 1120 0.000128 2048 225 850 129792 22.5748 14.4855 223.464 418.488 679.142 679.256
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 50 1700 0.000256 4096 400 3500 68400 13.9976 587.665 418.734 1020.45 1020.51
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 50 1110 0.001024 2048 330 600 14400 1.3601 10.8626 59.5466 71.8116 71.8726
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 50 1280 3.2e-05 4096 50 3150 607680 96.0828 115.929 4881.73 3443.33 8537.23 8537.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 50 320 0.001024 4096 92 5900 3888 2.71226 56.1227 104.305 163.184 163.244
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 50 1240 6.4e-05 512 50 450 300672 10.5125 6.7209 58.2325 209.557 285.152 285.266
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 50 1360 0.000512 4096 360 800 31968 6.6127 64.2231 209.455 280.336 280.397
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 50 1120 0.000128 2048 225 850 129024 22.6367 14.4404 515.065 417.596 969.873 969.991
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 50 1700 0.000256 4096 400 3500 68352 13.9919 501.635 418.743 934.425 934.486
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 50 1110 0.001024 2048 330 600 14400 1.36784 9.56211 58.6724 69.6459 69.7036
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 50 1280 3.2e-05 4096 50 3150 607872 96.092 115.812 4178.02 3443.82 7833.9 7834.06
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 50 320 0.001024 4096 92 5900 3840 2.71552 47.147 104.303 154.209 154.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 50 1240 6.4e-05 512 50 450 301056 10.4908 6.7072 50.1859 209.337 276.842 276.953
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 12 50 1360 0.000512 4096 360 800 31872 6.61728 233.644 209.209 449.516 449.573
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 50 1120 0.000128 2048 225 850 129024 22.5433 14.3644 495.101 416.703 948.844 948.967
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 1700 0.000256 4096 400 3500 68544 13.99 1058.89 419.432 1492.37 1492.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 1110 0.001024 2048 330 600 14560 1.37517 19.5552 58.8642 79.8379 79.8957
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 1280 3.2e-05 4096 50 3150 607936 96.2546 116.005 8851.04 3446.15 12509.6 12509.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 320 0.001024 4096 92 5900 4032 2.7201 104.921 104.697 212.382 212.439
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 1240 6.4e-05 512 50 450 301504 10.53 6.73002 102.824 209.734 329.95 330.058
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 1360 0.000512 4096 360 800 32088 6.61709 114.582 209.845 331.087 331.147
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 1120 0.000128 2048 225 850 130368 22.5966 14.3853 333.686 418.783 789.581 789.695
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 1700 0.000256 4096 400 3500 68432 13.9919 674.146 422.76 1110.95 1111.11
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 1110 0.001024 2048 330 600 14448 1.36384 12.4737 59.0377 72.9167 72.9749
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 1280 3.2e-05 4096 50 3150 607712 96.1879 115.947 5606.44 3476.6 9295.33 9295.56
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 320 0.001024 4096 92 5900 3920 2.71174 65.2657 105.295 173.316 173.375
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 1240 6.4e-05 512 50 450 301056 10.4926 6.72019 68.3467 211.288 296.974 297.086
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 1360 0.000512 4096 360 800 32032 6.62006 73.789 211.642 292.095 292.152
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 1120 0.000128 2048 225 850 129920 22.613 14.3688 212.259 422.566 671.938 672.051
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 1700 0.000256 4096 400 3500 68376 13.9899 553.232 418.637 985.913 985.972
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 1110 0.001024 2048 330 600 14448 1.37088 10.6542 60.7771 72.8464 72.9044
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 1280 3.2e-05 4096 50 3150 607488 96.4461 116.118 4597.09 3443.55 8253.37 8253.52
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 320 0.001024 4096 92 5900 3864 2.71309 51.8636 104.266 158.886 158.943
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 1240 6.4e-05 512 50 450 301056 10.5214 6.73056 55.2947 209.254 281.925 282.037
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 1360 0.000512 4096 360 800 31920 6.62035 60.3121 209.277 276.253 276.312
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 1120 0.000128 2048 225 850 130368 22.6001 14.3666 174.782 418.582 630.458 630.575
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 50 1700 0.000256 4096 400 3500 68320 13.9978 498.691 418.837 931.577 931.635
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 50 1110 0.001024 2048 330 600 14336 1.3633 9.59491 59.583 70.5859 70.6417
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 50 1280 3.2e-05 4096 50 3150 607488 95.8359 115.798 4133.98 3443.48 7789.25 7789.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 50 320 0.001024 4096 92 5900 3808 2.7145 46.7822 104.298 153.838 153.894
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 50 1240 6.4e-05 512 50 450 301056 10.4822 6.71501 49.6475 209.334 276.305 276.415
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 50 1360 0.000512 4096 360 800 31808 6.60531 54.8747 209.024 270.548 270.602
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 50 1120 0.000128 2048 225 850 129024 22.6736 14.3344 155.859 418.906 611.905 612.015
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 1700 0.000256 4096 400 3500 68544 14.0022 1047.9 419.087 1481.04 1481.09
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 1110 0.001024 2048 330 600 14528 1.36806 19.7371 59.8008 80.9496 81.006
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 1280 3.2e-05 4096 50 3150 608000 96.0058 115.788 8789.62 3443.2 12444.8 12444.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 320 0.001024 4096 92 5900 4032 2.72102 104.547 104.642 211.952 212.011
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 1240 6.4e-05 512 50 450 301568 10.4829 6.71546 104.311 209.587 331.222 331.332
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 1360 0.000512 4096 360 800 32064 6.62237 113.941 209.561 330.166 330.224
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 1120 0.000128 2048 225 850 130560 22.5537 14.3354 328.344 419.103 784.464 784.579
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 1700 0.000256 4096 400 3500 68480 14.0036 681.756 419.065 1114.88 1114.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 1110 0.001024 2048 330 600 14464 1.36461 12.568 58.6936 72.6732 72.7317
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 1280 3.2e-05 4096 50 3150 607744 96.0709 115.799 5706.16 3442.55 9360.76 9360.91
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 320 0.001024 4096 92 5900 3968 2.7176 66.7648 104.634 174.161 174.222
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 1240 6.4e-05 512 50 450 301056 10.5027 6.71962 67.6274 209.627 294.61 294.726
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 1360 0.000512 4096 360 800 32000 6.62659 74.2552 209.535 290.465 290.523
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 1120 0.000128 2048 225 850 130048 22.495 14.4425 212.523 417.972 667.569 667.685
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 1700 0.000256 4096 400 3500 68352 13.994 571.291 419.095 1004.43 1004.49
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 1110 0.001024 2048 330 600 14400 1.36531 11.137 58.6691 71.2142 71.2699
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 1280 3.2e-05 4096 50 3150 607872 96.0699 115.788 4832.23 3446.78 8491.02 8491.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 320 0.001024 4096 92 5900 3840 2.7136 53.873 104.381 161.008 161.067
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 1240 6.4e-05 512 50 450 301056 10.4968 6.7113 57.6288 209.495 284.463 284.574
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 1360 0.000512 4096 360 800 31872 6.61677 64.002 209.377 280.038 280.093
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 1120 0.000128 2048 225 850 129024 22.5313 14.3205 181.503 417.049 635.531 635.644
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 1700 0.000256 4096 400 3500 68352 14.0208 507.675 419.394 941.141 941.199
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 1110 0.001024 2048 330 600 14336 1.36602 9.38598 58.735 69.5297 69.5869
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 1280 3.2e-05 4096 50 3150 607744 95.8902 115.795 4317.99 3446.66 7976.48 7976.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 320 0.001024 4096 92 5900 3840 2.7159 48.8243 104.716 156.299 156.36
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 1240 6.4e-05 512 50 450 299008 10.4981 6.70797 51.0144 209.178 277.528 277.638
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 1360 0.000512 4096 360 800 31744 6.60403 56.714 209.009 272.369 272.425
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 1120 0.000128 2048 225 850 129024 22.6637 14.3452 159.239 418.631 615.008 615.127
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 1700 0.000256 4096 400 3500 68544 14.0083 1087.57 419.472 1521.1 1521.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 1110 0.001024 2048 330 600 14544 1.37069 19.8656 60.9187 82.1974 82.2539
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 1280 3.2e-05 4096 50 3150 607968 96.2518 116.006 9020.87 3445.52 12678.8 12679
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 320 0.001024 4096 92 5900 4032 2.72384 107.999 104.769 215.534 215.592
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 1240 6.4e-05 512 50 450 301248 10.543 6.72746 105.372 209.676 332.449 332.562
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 1360 0.000512 4096 360 800 32040 6.61725 116.191 209.634 332.487 332.544
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 1120 0.000128 2048 225 850 130176 22.6869 14.3878 335.386 419.294 791.887 792.004
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 1700 0.000256 4096 400 3500 68400 13.9967 773.443 419.092 1206.58 1206.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 1110 0.001024 2048 330 600 14400 1.36192 14.1701 58.5321 74.1063 74.1666
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 1280 3.2e-05 4096 50 3150 607680 96.0509 115.949 6407.17 3465.52 10084.8 10085
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 320 0.001024 4096 92 5900 3888 2.71776 72.5224 104.385 179.669 179.726
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 1240 6.4e-05 512 50 450 300672 10.5016 6.72358 75.2362 209.735 302.324 302.439
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 1360 0.000512 4096 360 800 31968 6.62278 83.6138 209.639 299.919 299.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 1120 0.000128 2048 225 850 129024 22.6131 14.41 237.18 417.954 692.292 692.412
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 1700 0.000256 4096 400 3500 68256 14.0001 636.41 418.708 1069.17 1069.23
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 1110 0.001024 2048 330 600 14256 1.35728 11.6652 58.3468 71.4132 71.4711
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 1280 3.2e-05 4096 50 3150 607824 96.2775 116.043 5273.69 3446.3 8932.46 8932.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 320 0.001024 4096 92 5900 3888 2.72077 62.4544 104.77 169.987 170.049
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 1240 6.4e-05 512 50 450 298944 10.5347 6.72102 62.2701 209.007 288.665 288.78
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 1360 0.000512 4096 360 800 31752 6.59456 68.3789 208.874 283.891 283.952
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 1120 0.000128 2048 225 850 129600 22.6307 14.3708 197.436 418.139 652.705 652.822
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 1700 0.000256 4096 400 3500 68256 13.9919 601.998 418.726 1034.77 1034.83
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 1110 0.001024 2048 330 600 14112 1.35046 11.1217 60.2113 72.7279 72.788
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 1280 3.2e-05 4096 50 3150 607104 96.0437 115.834 4974.24 3444.75 8631.02 8631.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 320 0.001024 4096 92 5900 3744 2.71942 56.8072 104.292 163.862 163.92
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 1240 6.4e-05 512 50 450 299520 10.4688 6.7071 58.6349 208.872 284.81 284.926
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 1360 0.000512 4096 360 800 31680 6.59069 64.1823 208.684 279.502 279.56
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 1120 0.000128 2048 225 850 126720 22.6249 14.3077 181.685 414.888 633.633 633.757
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 18 50 1700 0.000256 4096 400 3500 68040 13.9794 549.691 418.206 981.93 981.99
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 18 50 1110 0.001024 2048 330 600 14040 1.3537 10.0394 58.0789 69.5163 69.573
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 18 50 1280 3.2e-05 4096 50 3150 606960 96.3038 116.066 4559.18 3464.22 8235.92 8236.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 18 50 320 0.001024 4096 92 5900 3600 2.70746 51.4107 103.924 158.084 158.142
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 18 50 1240 6.4e-05 512 50 450 299520 10.5265 6.72179 54.5324 208.962 280.868 280.979
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 18 50 1360 0.000512 4096 360 800 31680 6.61277 59.6483 209.107 275.411 275.468
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 18 50 1120 0.000128 2048 225 850 129600 22.7226 14.379 172.639 418.245 628.115 628.234
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 1700 0.000256 4096 400 3500 68480 13.9937 1056.2 419.209 1489.45 1489.51
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 1110 0.001024 2048 330 600 14480 1.3697 19.1958 60.9617 81.5709 81.6268
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 1280 3.2e-05 4096 50 3150 607840 96.0268 115.953 8740.55 3446.33 12399 12399.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 320 0.001024 4096 92 5900 4000 2.71974 103.395 104.652 210.81 210.869
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 1240 6.4e-05 512 50 450 301440 10.5001 6.71949 103.552 209.787 330.684 330.797
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 1360 0.000512 4096 360 800 32000 6.62118 113.116 209.494 329.274 329.335
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 1120 0.000128 2048 225 850 130560 22.5681 14.4507 326.615 419.597 783.361 783.477
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 1700 0.000256 4096 400 3500 68320 13.9883 723.433 418.394 1155.87 1155.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 1110 0.001024 2048 330 600 14400 1.36189 13.1781 59.5866 74.1696 74.2278
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 1280 3.2e-05 4096 50 3150 607680 95.8149 115.756 5977.3 3443.25 9632.27 9632.42
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 320 0.001024 4096 92 5900 3840 2.70954 69.0987 104.122 175.974 176.033
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 1240 6.4e-05 512 50 450 300800 10.4956 6.71504 70.3993 209.649 297.386 297.493
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 1360 0.000512 4096 360 800 31840 6.60131 77.3412 208.865 292.853 292.909
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 1120 0.000128 2048 225 850 129280 22.4165 14.3159 222.87 415.919 675.648 675.762
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 1700 0.000256 4096 400 3500 68160 13.9818 619.042 418.358 1051.43 1051.49
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 1110 0.001024 2048 330 600 14160 1.352 11.4073 59.1702 71.9744 72.0333
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 1280 3.2e-05 4096 50 3150 607200 96.1829 116.011 5144.81 3448.13 8805.29 8805.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 320 0.001024 4096 92 5900 3840 2.72358 58.5746 104.653 165.993 166.052
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 1240 6.4e-05 512 50 450 299520 10.4933 6.7112 60.2745 209.037 286.641 286.755
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 1360 0.000512 4096 360 800 31680 6.57088 66.431 208.629 281.674 281.729
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 1120 0.000128 2048 225 850 128640 22.6902 14.3593 188.719 418.293 644.189 644.301
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 1700 0.000256 4096 400 3500 68160 13.999 565.012 418.794 997.858 997.918
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 1110 0.001024 2048 330 600 14080 1.35242 10.3219 59.2101 70.929 70.9876
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 1280 3.2e-05 4096 50 3150 607360 95.9535 115.896 4695.19 3449.8 8357 8357.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 320 0.001024 4096 92 5900 3520 2.68323 51.3806 103.362 157.47 157.528
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 1240 6.4e-05 512 50 450 296960 10.4615 6.67443 55.0729 208.298 280.633 280.744
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 1360 0.000512 4096 360 800 31680 6.59827 61.3786 209.056 277.075 277.133
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 1120 0.000128 2048 225 850 128000 22.3276 14.3387 173.073 413.32 623.191 623.309
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 1700 0.000256 4096 400 3500 68000 13.9778 543.729 417.856 975.614 975.673
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 1110 0.001024 2048 330 600 14000 1.35261 10.8402 59.1057 71.3419 71.3989
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 1280 3.2e-05 4096 50 3150 606400 96.1802 116.04 4515.65 3464.33 8192.35 8192.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 320 0.001024 4096 92 5900 3600 2.70643 49.5682 104.092 156.41 156.469
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 1240 6.4e-05 512 50 450 297600 10.5035 6.70211 52.9583 208.468 278.756 278.869
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 1360 0.000512 4096 360 800 31600 6.5928 58.9599 208.807 274.401 274.459
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 1120 0.000128 2048 225 850 128000 22.3446 14.2705 167.067 413.124 616.93 617.042
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 60 1700 0.000256 4096 400 3480 68640 13.9796 841.25 419.146 1274.43 1274.48
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 60 1110 0.001024 2048 330 600 14592 1.37501 26.0829 60.2899 87.7899 87.8463
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 60 1280 3.2e-05 4096 50 3180 608128 95.8771 115.765 7080.2 3459.34 10751.3 10751.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 60 320 0.001024 4096 92 5940 4000 2.73766 84.314 104.861 191.956 192.012
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 60 1240 6.4e-05 512 50 480 300032 10.5097 6.72064 85.9041 209.568 312.826 312.937
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 60 1360 0.000512 4096 360 840 31744 6.62736 170.114 209.527 386.313 386.371
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 60 1120 0.000128 2048 225 900 129024 22.7911 14.3831 428.28 419.208 884.793 884.897
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 60 350 0.000256 1024 120 660 4096 14.0272 3.4072 4.18397 104.575 126.375 126.53
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 60 1150 0.000128 4096 340 3480 119424 37.2754 28.3267 1788.8 838.005 2692.51 2692.61
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 60 340 0.000128 512 77 360 22528 15.7954 3.40378 5.54288 123.222 148.174 148.338
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 60 1700 0.000256 4096 400 3480 68608 13.9612 550.24 419.539 983.793 983.851
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 60 1110 0.001024 2048 330 600 14528 1.36995 25.8458 58.796 86.0564 86.114
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 60 1280 3.2e-05 4096 50 3180 608000 95.9653 115.801 4614.12 3446.4 8272.45 8272.61
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 60 320 0.001024 4096 92 5940 3968 15.1367 55.1142 104.955 175.25 175.309
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 60 1240 6.4e-05 512 50 480 300032 10.5286 6.71594 56.3308 209.785 283.494 283.609
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 60 1360 0.000512 4096 360 840 31680 6.61648 169.875 209.544 386.08 386.138
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 60 1120 0.000128 2048 225 900 129024 22.8818 14.39 446.15 419.509 903.07 903.195
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 60 350 0.000256 1024 120 660 4096 14.0478 3.40899 3.50189 104.722 125.86 126.013
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 60 1150 0.000128 4096 340 3480 119296 37.306 28.3505 1164.6 838.826 2069.18 2069.29
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 60 340 0.000128 512 77 360 20480 16.0075 3.40787 3.8745 124.202 147.703 147.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 60 1700 0.000256 4096 400 3480 68544 13.9633 0 419.273 433.252 0
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 60 1700 0.000256 4096 400 3480 68480 13.9491 384.008 419.179 817.187 817.248
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 60 1110 0.001024 2048 330 600 14464 1.36608 25.7128 58.7393 85.8612 85.9197
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 60 1280 3.2e-05 4096 50 3180 607744 96.0899 115.774 3238.59 3445.6 6896.22 6896.38
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 60 320 0.001024 4096 92 5940 3840 2.71155 37.13 104.619 144.501 144.562
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 60 1240 6.4e-05 512 50 480 300032 10.5268 6.71504 40.2227 209.821 267.413 267.525
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 60 1360 0.000512 4096 360 840 31616 6.61709 168.604 209.541 384.804 384.862
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 60 1120 0.000128 2048 225 900 128000 22.8481 14.3299 464.673 418.289 920.273 920.398
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 60 350 0.000256 1024 120 660 4096 14.0539 3.40966 5.79107 104.807 128.239 128.379
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 60 1150 0.000128 4096 340 3480 118784 37.3245 28.3177 1169.12 836.406 2071.28 2071.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 60 340 0.000128 512 77 360 16384 16.3337 3.40992 2.89866 123.697 146.55 146.713
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 60 1700 0.000256 4096 400 3480 68640 13.9881 1150.88 419.159 1584.09 1584.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 60 1110 0.001024 2048 330 600 14560 1.36806 21.3811 58.71 81.5025 81.5596
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 60 1280 3.2e-05 4096 50 3180 608160 96.2703 115.999 9684.5 3483.23 13380.2 13380.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 60 320 0.001024 4096 92 5940 3960 2.72384 114.801 104.681 222.25 222.309
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 60 1240 6.4e-05 512 50 480 300160 10.5649 6.73408 116.112 209.556 343.094 343.209
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 60 1360 0.000512 4096 360 840 31720 6.61258 129.847 209.419 345.923 345.981
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 60 1120 0.000128 2048 225 900 128960 22.8777 14.377 607.535 419.008 1063.93 1064.06
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 60 350 0.000256 1024 120 660 3840 14.1359 3.4295 4.88109 104.926 127.558 127.703
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 60 1150 0.000128 4096 340 3480 119520 37.4155 28.3869 2442.19 837.843 3345.94 3346.04
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 60 340 0.000128 512 77 360 23040 15.8674 3.41824 7.17098 124.367 151.039 151.205
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 60 1700 0.000256 4096 400 3480 68560 13.9553 0 419.041 433.011 0
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 60 1700 0.000256 4096 400 3480 68520 13.9631 0 419.029 433.008 0
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 60 1700 0.000256 4096 400 3480 68480 13.9551 0 418.957 432.929 0
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 1700 0.000256 4096 400 3480 68592 13.9544 0 419.366 433.336 0
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 1700 0.000256 4096 400 3480 68544 13.9575 0 419.279 433.251 0
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 60 1700 0.000256 4096 400 3480 68400 13.9555 544.982 418.457 977.447 977.506
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 60 1110 0.001024 2048 330 600 14400 1.35987 10.087 59.5451 71.0355 71.0927
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 60 1280 3.2e-05 4096 50 3180 607680 96.0275 115.926 4567.34 3443.5 8222.96 8223.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 60 320 0.001024 4096 92 5940 3888 2.7193 52.7526 104.855 160.372 160.428
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 60 1240 6.4e-05 512 50 480 299520 10.5369 6.72074 57.0494 209.553 283.984 284.098
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 60 1360 0.000512 4096 360 840 31536 6.61094 61.6698 208.998 277.323 277.378
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 60 1120 0.000128 2048 225 900 127872 22.7124 14.3442 177.072 417.603 631.865 631.976
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 6 12 60 350 0.000256 1024 120 660 0 3.24592 0.004096 99.1764 102.508
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 60 1150 0.000128 4096 340 3480 119232 37.3214 31.6321 1154.96 937.283 2161.39 2058.99
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 60 340 0.000128 512 77 360 9216 15.9646 3.34717 2.07462 118.643 140.238 140.403
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 60 1700 0.000256 4096 400 3480 68352 13.9531 493.085 418.802 925.893 925.95
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 60 1110 0.001024 2048 330 600 14400 1.36602 9.74608 59.7163 70.8685 70.9278
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 60 1280 3.2e-05 4096 50 3180 607872 96.0266 115.858 4129.62 3446.88 7788.54 7788.69
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 60 320 0.001024 4096 92 5940 3840 2.7239 47.7513 104.953 155.468 155.525
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 60 1240 6.4e-05 512 50 480 299520 10.5192 6.71334 51.0152 209.507 277.886 277.989
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 60 1360 0.000512 4096 360 840 31488 6.60877 55.1829 209.177 271.011 271.07
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 60 1120 0.000128 2048 225 900 127488 22.7389 14.3278 477.901 417.318 932.413 932.519
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 8 12 60 350 0.000256 1024 120 660 0 3.24813 0.004896 99.3324 102.669
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 60 1150 0.000128 4096 340 3480 119040 37.2784 31.5822 1040.52 937.479 2047.04 1944.48
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 60 340 0.000128 512 77 360 12288 15.7372 3.35107 2.41802 119.847 141.565 141.726
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 60 1700 0.000256 4096 400 3480 68400 13.9549 0 419.356 433.324 0
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 1700 0.000256 4096 400 3480 68600 13.9719 1008.54 419.105 1441.67 1441.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 1110 0.001024 2048 330 600 14560 1.37206 19.0043 58.7729 79.1929 79.2497
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 1280 3.2e-05 4096 50 3180 608048 96.2042 115.98 8491.77 3442.92 12147 12147.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 320 0.001024 4096 92 5940 3976 2.73152 101.103 104.869 208.748 208.804
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 1240 6.4e-05 512 50 480 300160 10.5562 6.7296 104.803 209.56 331.779 331.89
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 1360 0.000512 4096 360 840 31696 6.61136 114.334 209.416 330.406 330.465
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 1120 0.000128 2048 225 900 128576 22.8113 14.3778 330.84 418.442 786.6 786.723
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 350 0.000256 1024 120 660 3584 14.0045 3.38246 4.26083 103.593 125.428 125.569
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 1150 0.000128 4096 340 3480 119392 37.4211 28.3784 2140.54 851.087 3057.54 3057.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 340 0.000128 512 77 360 21504 15.7782 3.40182 6.00522 123.028 148.427 148.586
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 1700 0.000256 4096 400 3480 68544 13.9694 644.917 419.045 1077.98 1078.04
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 1110 0.001024 2048 330 600 14448 1.36128 11.8557 59.6597 72.9182 72.9772
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 1280 3.2e-05 4096 50 3180 607936 96.1577 115.91 5382.73 3461.73 9056.68 9056.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 320 0.001024 4096 92 5940 3920 2.72384 63.1143 104.857 170.738 170.795
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 1240 6.4e-05 512 50 480 299264 10.5208 6.72422 67.0104 209.272 293.659 293.771
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 1360 0.000512 4096 360 840 31584 6.60758 73.5642 209.082 289.298 289.354
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 1120 0.000128 2048 225 900 128128 22.7371 14.3522 209.837 418.636 665.7 665.821
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 4 14 60 350 0.000256 1024 120 660 0 3.30253 0.004288 101.188 104.577
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 1150 0.000128 4096 340 3480 119168 37.3092 31.6735 1357.39 938.07 2364.63 2260.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 340 0.000128 512 77 360 14336 15.9083 3.37101 3.06758 120.551 143.116 143.282
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 1700 0.000256 4096 400 3480 68376 13.947 536.941 418.798 969.743 969.804
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 1110 0.001024 2048 330 600 14448 1.37206 10.2441 58.7288 70.3869 70.4444
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 1280 3.2e-05 4096 50 3180 607824 96.4014 116.056 4528.58 3464.47 8205.66 8205.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 320 0.001024 4096 92 5940 3864 2.72435 51.5953 104.946 159.309 159.369
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 1240 6.4e-05 512 50 480 299712 10.5353 6.72646 56.8381 209.482 283.711 283.824
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 1360 0.000512 4096 360 840 31584 6.61504 61.5254 209.56 277.742 277.801
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 1120 0.000128 2048 225 900 127680 22.8634 14.3667 177.702 419.038 634.105 634.23
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 6 14 60 350 0.000256 1024 120 660 0 3.30752 0.0048 101.35 104.748
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 1150 0.000128 4096 340 3480 118944 37.4222 31.6969 1139.91 939.257 2148.47 2043.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 340 0.000128 512 77 360 10752 16.1939 3.36749 2.45238 106.868 129.09 129.255
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 60 1700 0.000256 4096 400 3480 68320 13.9461 472.708 418.808 905.515 905.572
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 60 1110 0.001024 2048 330 600 14336 1.36282 9.07146 58.5833 69.0622 69.1199
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 60 1280 3.2e-05 4096 50 3180 607488 95.9124 115.81 3975.59 3466.03 7653.5 7653.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 60 320 0.001024 4096 92 5940 3808 2.73203 44.2568 104.975 152.005 152.063
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 60 1240 6.4e-05 512 50 480 299264 10.5224 6.72154 49.6797 209.521 276.571 276.685
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 60 1360 0.000512 4096 360 840 31360 6.58198 53.717 208.669 269.013 269.074
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 60 1120 0.000128 2048 225 900 127232 22.7983 14.4136 156.171 419.311 612.823 612.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 60 1700 0.000256 4096 400 3480 68320 13.9781 416.913 419.062 850.002 850.06
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 60 1110 0.001024 2048 330 600 14280 1.3623 8.1423 59.6275 69.175 69.2317
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 60 1280 3.2e-05 4096 50 3180 607600 96.266 116.009 3515.15 3464.12 7191.69 7191.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 60 320 0.001024 4096 92 5940 3640 2.71155 37.6921 104.334 144.781 144.839
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 60 1240 6.4e-05 512 50 480 297920 10.5619 6.72768 43.7659 209.243 270.423 270.534
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 60 1360 0.000512 4096 360 840 31360 6.57898 49.3199 208.951 264.893 264.951
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 60 1120 0.000128 2048 225 900 125440 22.932 14.32 438.599 415.693 891.679 891.788
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 1700 0.000256 4096 400 3480 68608 13.9602 946.892 419.486 1380.39 1380.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 1110 0.001024 2048 330 600 14528 1.36934 18.0485 58.7837 78.2453 78.302
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 1280 3.2e-05 4096 50 3180 608000 96.0071 115.791 8128.74 3446.1 11786.8 11787
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 320 0.001024 4096 92 5940 3968 2.73226 95.1787 104.946 202.903 202.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 1240 6.4e-05 512 50 480 300032 10.5325 6.71382 101.565 209.764 328.704 328.817
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 1360 0.000512 4096 360 840 31680 6.61299 109.31 209.522 325.486 325.543
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 1120 0.000128 2048 225 900 129024 22.7766 14.3606 316.178 419.578 773.025 773.138
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 350 0.000256 1024 120 660 4096 14.0563 3.40582 4.60483 104.707 126.956 127.101
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 1150 0.000128 4096 340 3480 119296 37.3001 28.3402 2025.29 838.717 2929.75 2929.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 340 0.000128 512 77 360 20480 15.9981 3.40816 5.75139 124.13 149.498 149.662
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 1700 0.000256 4096 400 3480 68480 13.9591 646.352 418.711 1079.08 1079.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 1110 0.001024 2048 330 600 14464 1.36602 12.2743 58.6086 72.2925 72.3476
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 1280 3.2e-05 4096 50 3180 607744 96.0427 115.773 5537.24 3441.91 9191.12 9191.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 320 0.001024 4096 92 5940 3840 2.7184 61.5014 104.5 168.763 168.819
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 1240 6.4e-05 512 50 480 300032 10.5388 6.71542 68.4268 209.585 295.399 295.51
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 1360 0.000512 4096 360 840 31616 6.61299 74.2675 209.302 290.227 290.283
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 1120 0.000128 2048 225 900 128000 22.7293 14.4036 214.254 417.815 669.336 669.452
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 350 0.000256 1024 120 660 4096 14.0608 3.41184 3.91616 104.686 126.255 126.403
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 1150 0.000128 4096 340 3480 118784 37.2384 28.314 1382.26 835.447 2283.37 2283.47
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 340 0.000128 512 77 360 16384 16.335 3.41117 3.46749 123.832 147.255 147.417
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 1700 0.000256 4096 400 3480 68352 13.9418 536.206 418.521 968.719 968.776
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 1110 0.001024 2048 330 600 14400 1.36518 10.7669 59.6822 71.8554 71.9113
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 1280 3.2e-05 4096 50 3180 607872 96.0268 115.823 4600.17 3463.58 8275.76 8275.91
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 320 0.001024 4096 92 5940 3840 15.102 52.2461 104.871 172.265 172.323
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 1240 6.4e-05 512 50 480 299520 10.522 6.7113 56.5432 209.354 283.259 283.372
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 1360 0.000512 4096 360 840 31488 6.60685 61.856 209.033 277.54 277.596
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 1120 0.000128 2048 225 900 127488 22.7145 14.3164 178.841 416.756 632.758 632.87
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 6 16 60 350 0.000256 1024 120 660 0 3.2487 0.006144 99.256 102.592
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 1150 0.000128 4096 340 3480 119040 43.0927 31.5692 1151.29 936.725 2162.87 2060.38
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 340 0.000128 512 77 360 12288 15.7361 3.34848 2.69382 117.558 139.545 139.708
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 1700 0.000256 4096 400 3480 68352 13.957 492.13 418.786 924.928 924.985
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 1110 0.001024 2048 330 600 14336 1.36749 10.025 58.6179 70.0528 70.109
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 1280 3.2e-05 4096 50 3180 607744 95.9588 115.798 4276.84 3461.52 7950.27 7950.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 320 0.001024 4096 92 5940 3584 2.70746 44.6792 103.829 151.26 151.317
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 1240 6.4e-05 512 50 480 299008 10.4974 6.71075 52.7097 209.027 279.072 279.184
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 1360 0.000512 4096 360 840 31488 6.61734 58.6097 209.349 274.619 274.676
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 1120 0.000128 2048 225 900 126976 22.8156 14.3442 164.821 418.232 620.345 620.468
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 8 16 60 350 0.000256 1024 120 660 0 3.24886 0.00528 99.3219 102.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 1150 0.000128 4096 340 3480 118784 37.3126 31.5666 1059.93 935.714 2064.72 1962.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 8 16 60 340 0.000128 512 77 360 0 3.3481 0.005632 118.444 121.881
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 60 1700 0.000256 4096 400 3480 68160 13.9468 448.517 418.178 880.694 880.75
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 60 1110 0.001024 2048 330 600 14080 1.35555 8.93718 59.176 69.5108 69.5665
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 60 1280 3.2e-05 4096 50 3180 607360 95.9675 115.877 3884.27 3447.09 7543.35 7543.51
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 60 320 0.001024 4096 92 5940 3520 2.70541 40.831 103.845 147.424 147.482
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 60 1240 6.4e-05 512 50 480 296960 10.4548 6.67008 47.7132 208.075 273.041 273.15
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 60 1360 0.000512 4096 360 840 31360 6.61274 53.7969 209.035 269.488 269.544
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 60 1120 0.000128 2048 225 900 125440 22.6074 14.2623 149.886 412.985 599.869 599.988
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 64 1700 0.000256 4096 400 3520 68544 14.0104 837.14 419.268 1270.48 1270.53
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 64 1110 0.001024 2048 330 576 14784 1.37158 24.2688 59.9932 85.6768 85.7317
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 64 1280 3.2e-05 4096 50 3200 607936 95.926 115.775 7018.5 3444.66 10675 10675.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 64 320 0.001024 4096 92 5952 3968 2.73539 82.5473 104.868 190.194 190.251
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 64 1240 6.4e-05 512 50 512 302848 10.4563 6.71469 88.0794 209.593 314.969 315.079
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 64 1360 0.000512 4096 360 832 31808 6.61914 166.03 209.528 382.222 382.278
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 64 1120 0.000128 2048 225 896 128768 22.8156 14.3845 408.527 419.213 865.072 865.185
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 64 1700 0.000256 4096 400 3520 68480 14.0022 536.166 419.09 969.307 969.367
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 64 1110 0.001024 2048 330 576 14720 1.37021 24.1596 59.7776 85.3504 85.4077
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 64 1280 3.2e-05 4096 50 3200 607872 95.9977 115.857 4497.21 3444.27 8153.49 8153.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 64 320 0.001024 4096 92 5952 3904 2.72067 52.3313 104.7 159.795 159.853
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 64 1240 6.4e-05 512 50 512 302592 10.472 6.71421 56.8321 209.645 283.791 283.902
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 64 1360 0.000512 4096 360 832 31744 6.61504 165.814 209.345 381.817 381.874
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 64 1120 0.000128 2048 225 896 128512 22.8728 14.3359 421.364 419.159 877.866 877.982
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 64 1700 0.000256 4096 400 3520 68448 13.9962 438.522 418.95 871.522 871.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 64 1110 0.001024 2048 330 576 14688 1.36467 24.0742 58.6751 84.1572 84.2139
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 64 1280 3.2e-05 4096 50 3200 607680 95.8648 115.827 3698.5 3443.09 7353.45 7353.61
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 64 320 0.001024 4096 92 5952 3840 2.72093 41.967 104.487 149.219 149.278
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 64 1240 6.4e-05 512 50 512 301824 10.4445 6.71386 47.2552 209.216 273.76 273.871
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 64 1360 0.000512 4096 360 832 31680 6.60874 164.824 209.163 380.64 380.699
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 64 1120 0.000128 2048 225 896 128256 22.8377 14.368 421.03 418.407 876.78 876.898
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 64 1700 0.000256 4096 400 3520 68352 13.9973 381.143 419.211 814.402 814.461
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 64 1110 0.001024 2048 330 576 14592 1.36602 23.9452 59.6684 85.0203 85.0777
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 64 1280 3.2e-05 4096 50 3200 607488 96.1302 115.827 3207.04 3465.91 6885.06 6885.22
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 64 320 0.001024 4096 92 5952 3840 2.72243 37.4656 104.768 144.997 145.054
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 64 1240 6.4e-05 512 50 512 302080 10.4882 6.71949 41.0467 209.81 268.19 268.299
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 64 1360 0.000512 4096 360 832 31616 6.59728 164.479 209.157 380.277 380.332
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 64 1120 0.000128 2048 225 896 128000 22.8475 14.4241 414.294 418.243 869.937 870.048
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 64 1700 0.000256 4096 400 3520 68520 14.0102 1122.64 419.125 1555.83 1555.89
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 64 1110 0.001024 2048 330 576 14760 1.36845 19.9708 59.786 81.17 81.2278
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 64 1280 3.2e-05 4096 50 3200 607920 96.2569 116.056 9405.35 3444.02 13061.8 13062
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 64 320 0.001024 4096 92 5952 3960 2.7303 110.879 104.857 218.509 218.567
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 64 1240 6.4e-05 512 50 512 303040 10.5048 6.73421 116.085 209.569 343.025 343.134
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 64 1360 0.000512 4096 360 832 31800 6.62086 124.135 209.488 340.287 340.343
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 64 1120 0.000128 2048 225 896 128640 22.878 14.3669 574.449 419.042 1030.87 1030.97
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 64 1700 0.000256 4096 400 3520 68480 14.0003 686.711 419.127 1119.89 1119.95
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 64 1110 0.001024 2048 330 576 14720 1.36806 12.4457 59.7852 73.6396 73.6979
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 64 1280 3.2e-05 4096 50 3200 607680 96.0328 115.963 5705.4 3463.3 9380.85 9381.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 64 320 0.001024 4096 92 5952 3920 2.72637 67.5041 104.853 175.127 175.183
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 64 1240 6.4e-05 512 50 512 302720 10.4832 6.71776 74.3902 209.605 301.322 301.433
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 64 1360 0.000512 4096 360 832 31760 6.61504 75.4909 209.49 291.638 291.695
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 64 1120 0.000128 2048 225 896 128640 22.8089 14.4077 522.802 419.143 979.29 979.403
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 64 1700 0.000256 4096 400 3520 68400 14.0021 567.771 418.902 1000.73 1000.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 64 1110 0.001024 2048 330 576 14640 1.36397 10.4571 59.6019 71.4649 71.5248
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 64 1280 3.2e-05 4096 50 3200 607680 96.2894 116.095 4730.6 3443.53 8386.69 8386.87
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 64 320 0.001024 4096 92 5952 3840 2.71821 54.308 104.639 161.708 161.766
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 64 1240 6.4e-05 512 50 512 302400 10.4862 6.72768 60.4654 209.409 287.217 287.329
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 10 64 1360 0.000512 4096 360 832 31680 6.61219 220.588 209.269 436.514 436.572
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 64 1120 0.000128 2048 225 896 127680 22.8713 14.3933 517.364 417.537 972.293 972.407
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 64 1700 0.000256 4096 400 3520 68320 14.0118 486.296 418.595 918.954 919.013
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 10 64 1110 0.001024 2048 330 576 14560 1.36378 33.7139 59.4834 94.6028 94.6588
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 64 1280 3.2e-05 4096 50 3200 607360 95.8708 115.833 4055.88 3444.27 7712.01 7712.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 64 320 0.001024 4096 92 5952 3840 2.73469 46.0964 104.823 153.697 153.754
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 64 1240 6.4e-05 512 50 512 302080 10.4776 6.7095 52.9133 209.599 279.827 279.941
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 10 64 1360 0.000512 4096 360 832 31680 6.61715 228.522 209.441 444.623 444.677
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 64 1120 0.000128 2048 225 896 126720 22.7308 14.4457 488.747 415.817 941.866 941.976
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 10 64 1700 0.000256 4096 400 3520 68200 13.9872 440.897 418.602 873.541 873.599
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 10 10 64 1110 0.001024 2048 330 576 14600 1.3632 34.7853 60.7613 96.9515 97.0092
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 10 64 1280 3.2e-05 4096 50 3200 607600 96.2902 116.103 3706.64 3448.72 7367.91 7368.06
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 10 64 320 0.001024 4096 92 5952 3800 2.72163 40.7157 104.939 148.418 148.474
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 10 64 1240 6.4e-05 512 50 512 302400 10.4909 6.72906 47.5664 209.63 274.545 274.653
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 10 10 64 1360 0.000512 4096 360 832 31600 6.61178 220.715 209.443 436.812 436.869
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 10 64 1120 0.000128 2048 225 896 126400 22.9243 14.412 579.739 417.225 1034.43 1034.55
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 1700 0.000256 4096 400 3520 68496 13.9903 1033.72 419.383 1467.15 1467.21
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 1110 0.001024 2048 330 576 14736 1.36826 18.4348 59.822 79.6695 79.7266
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 1280 3.2e-05 4096 50 3200 607872 95.9754 115.874 8671.93 3446.28 12330.2 12330.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 320 0.001024 4096 92 5952 3936 2.72589 101.493 104.855 209.117 209.177
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 1240 6.4e-05 512 50 512 302592 10.461 6.72538 107.04 209.664 334.015 334.126
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 1360 0.000512 4096 360 832 31776 6.61498 114.139 209.578 330.378 330.435
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 1120 0.000128 2048 225 896 128640 22.7311 14.3763 329.569 418.745 785.549 785.662
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 1700 0.000256 4096 400 3520 68448 13.996 643.191 419.441 1076.68 1076.73
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 1110 0.001024 2048 330 576 14688 1.36602 11.8036 59.7917 73.0037 73.0618
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 1280 3.2e-05 4096 50 3200 607680 95.8664 115.812 5414.88 3447.18 9073.89 9074.05
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 320 0.001024 4096 92 5952 3840 2.71974 61.4728 104.612 168.846 168.905
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 1240 6.4e-05 512 50 512 301824 10.4581 6.71539 71.2246 209.467 297.995 298.101
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 1360 0.000512 4096 360 832 31680 6.60938 71.6775 209.34 287.669 287.728
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 1120 0.000128 2048 225 896 128256 22.7226 14.334 207.245 418.898 663.33 663.445
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 64 1700 0.000256 4096 400 3520 68400 13.9981 531.794 419.429 965.274 965.331
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 64 1110 0.001024 2048 330 576 14544 1.36016 9.68346 59.5295 70.6174 70.6744
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 64 1280 3.2e-05 4096 50 3200 607680 96.0785 115.954 4451.84 3446.68 8110.71 8110.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 64 320 0.001024 4096 92 5952 3744 2.71046 49.001 104.348 156.102 156.161
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 64 1240 6.4e-05 512 50 512 301824 10.4988 6.72646 57.5331 209.748 284.634 284.745
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 64 1360 0.000512 4096 360 832 31680 6.61725 59.7852 209.599 276.045 276.101
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 64 1120 0.000128 2048 225 896 127872 22.7278 14.4015 169.79 417.986 625.03 625.142
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 64 1700 0.000256 4096 400 3520 68352 14.0042 473.896 419.046 907 907.059
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 64 1110 0.001024 2048 330 576 14592 1.36602 9.07264 58.6866 69.1677 69.2221
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 64 1280 3.2e-05 4096 50 3200 607488 96.029 115.915 3945.82 3446.19 7604.12 7604.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 64 320 0.001024 4096 92 5952 3648 2.7112 42.8285 103.998 149.581 149.639
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 64 1240 6.4e-05 512 50 512 301056 10.5005 6.71517 50.2538 209.337 276.937 277.047
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 64 1360 0.000512 4096 360 832 31488 6.57814 52.693 208.631 267.946 268.003
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 64 1120 0.000128 2048 225 896 127488 22.7649 14.4102 453.822 416.796 907.929 908.044
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 64 1700 0.000256 4096 400 3520 68160 13.992 415.113 418.613 847.769 847.824
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 64 1110 0.001024 2048 330 576 14400 1.35757 7.13501 59.3224 67.859 67.9161
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 64 1280 3.2e-05 4096 50 3200 607200 96.1597 116.021 3492.33 3466.97 7171.62 7171.78
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 64 320 0.001024 4096 92 5952 3600 2.70746 37.0597 104.081 143.889 143.948
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 64 1240 6.4e-05 512 50 512 301440 10.4324 6.7121 44.8776 209.017 271.168 271.276
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 10 12 64 1360 0.000512 4096 360 832 31440 6.5704 195.992 208.814 411.421 411.48
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 64 1120 0.000128 2048 225 896 126720 22.8516 14.6043 447.481 418.212 903.278 903.389
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 1700 0.000256 4096 400 3520 68488 13.9871 977.753 419.067 1410.86 1410.92
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 1110 0.001024 2048 330 576 14728 1.36944 17.3691 58.9678 77.749 77.8101
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 1280 3.2e-05 4096 50 3200 607824 96.2737 116.034 8134.5 3443.84 11790.8 11791
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 320 0.001024 4096 92 5952 3920 2.72765 94.9206 104.733 202.426 202.483
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 1240 6.4e-05 512 50 512 302848 10.5036 6.73382 103.36 209.55 330.275 330.393
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 1360 0.000512 4096 360 832 31808 6.62118 107.773 209.637 324.075 324.133
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 1120 0.000128 2048 225 896 128576 22.8169 14.3719 308.973 418.525 764.82 764.938
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 1700 0.000256 4096 400 3520 68432 14.0022 618.139 419.424 1051.62 1051.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 1110 0.001024 2048 330 576 14672 1.36909 11.3788 58.7383 71.5284 71.588
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 1280 3.2e-05 4096 50 3200 607712 96.1692 115.971 5176.07 3446.88 8835.24 8835.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 320 0.001024 4096 92 5952 3808 2.71565 58.3608 104.52 165.638 165.698
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 1240 6.4e-05 512 50 512 301952 10.4572 6.72358 66.5686 209.468 293.351 293.462
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 1360 0.000512 4096 360 832 31696 6.60886 69.4863 209.511 285.651 285.708
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 1120 0.000128 2048 225 896 128128 22.747 14.3543 198.29 418.929 654.452 654.563
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 1700 0.000256 4096 400 3520 68376 13.994 520.967 419.428 954.44 954.501
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 1110 0.001024 2048 330 576 14616 1.36925 9.62781 58.7328 69.7738 69.8348
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 1280 3.2e-05 4096 50 3200 607488 96.4226 116.099 4370.06 3447.29 8030.02 8030.17
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 320 0.001024 4096 92 5952 3696 2.70669 48.1889 104.218 155.154 155.214
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 1240 6.4e-05 512 50 512 302400 10.4811 6.72784 56.2429 209.505 283.083 283.197
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 1360 0.000512 4096 360 832 31584 6.60864 57.9572 209.214 273.823 273.885
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 1120 0.000128 2048 225 896 127680 22.8678 14.3983 167.137 419.077 623.609 623.721
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 1700 0.000256 4096 400 3520 68320 13.9981 458.53 419.427 892.01 892.067
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 1110 0.001024 2048 330 576 14560 1.36771 8.37632 59.7915 69.5781 69.634
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 1280 3.2e-05 4096 50 3200 607488 95.9012 115.82 3831.92 3474.83 7518.63 7518.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 320 0.001024 4096 92 5952 3584 2.70541 39.8586 103.923 146.53 146.59
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 1240 6.4e-05 512 50 512 301056 10.488 6.71664 49.4334 209.557 276.325 276.438
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 1360 0.000512 4096 360 832 31584 6.61366 51.1536 209.51 267.32 267.383
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 1120 0.000128 2048 225 896 127232 22.8021 14.3956 147.039 428.028 612.401 612.527
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 64 1700 0.000256 4096 400 3520 68040 13.9855 402.774 418.117 834.927 834.986
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 64 1110 0.001024 2048 330 576 14280 1.35235 7.2745 59.0766 67.7465 67.8032
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 64 1280 3.2e-05 4096 50 3200 607040 96.3832 116.139 3402.32 3463.3 7078.3 7078.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 64 320 0.001024 4096 92 5952 3640 2.71459 35.9136 104.489 143.159 143.218
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 64 1240 6.4e-05 512 50 512 300160 10.5114 6.72406 43.5025 209.225 270.091 270.199
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 64 1360 0.000512 4096 360 832 31360 6.56352 46.777 208.559 261.942 261.998
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 64 1120 0.000128 2048 225 896 125440 22.894 14.3401 131.326 415.665 584.349 584.461
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 1700 0.000256 4096 400 3520 68480 14.002 952.433 418.921 1385.41 1385.47
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 1110 0.001024 2048 330 576 14720 1.36998 17.398 58.7177 77.5284 77.5844
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 1280 3.2e-05 4096 50 3200 607872 96.0305 115.827 8109.66 3462.36 11784 11784.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 320 0.001024 4096 92 5952 3904 2.72179 92.7805 104.655 200.203 200.261
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 1240 6.4e-05 512 50 512 302592 10.4804 6.71216 104.31 209.531 331.161 331.274
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 1360 0.000512 4096 360 832 31744 6.62042 107.698 209.264 323.627 323.687
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 1120 0.000128 2048 225 896 128512 22.7747 14.3668 307.372 419.127 763.771 763.887
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 1700 0.000256 4096 400 3520 68352 13.994 637.463 419.043 1070.55 1070.61
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 1110 0.001024 2048 330 576 14592 1.36397 12.0545 59.536 72.997 73.0538
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 1280 3.2e-05 4096 50 3200 607488 96.1171 115.84 5452.21 3446.85 9111.18 9111.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 320 0.001024 4096 92 5952 3840 2.72384 61.2343 104.769 168.768 168.827
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 1240 6.4e-05 512 50 512 302080 10.4916 6.71334 69.4996 209.812 296.645 296.756
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 1360 0.000512 4096 360 832 31616 6.59654 72.9584 209.154 288.753 288.811
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 1120 0.000128 2048 225 896 128000 22.7276 14.3381 206.46 418.621 662.282 662.407
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 1700 0.000256 4096 400 3520 68352 14.0289 528.242 419.321 961.644 961.704
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 1110 0.001024 2048 330 576 14592 1.36768 10.2468 58.7257 70.3813 70.4381
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 1280 3.2e-05 4096 50 3200 607488 96.0505 115.908 4530.98 3448.23 8191.33 8191.48
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 320 0.001024 4096 92 5952 3648 2.71437 46.6886 104.064 153.511 153.568
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 1240 6.4e-05 512 50 512 301056 10.4975 6.71523 57.1922 209.525 284.055 284.165
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 1360 0.000512 4096 360 832 31488 6.57539 60.4813 208.773 275.873 275.929
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 1120 0.000128 2048 225 896 127488 22.7126 14.3908 172.026 416.981 626.244 626.369
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 1700 0.000256 4096 400 3520 68096 13.9919 481.427 418.346 913.818 913.877
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 1110 0.001024 2048 330 576 14336 1.35264 9.16803 58.0982 68.662 68.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 1280 3.2e-05 4096 50 3200 607232 96.0402 115.897 4166.49 3449.54 7828.13 7828.29
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 320 0.001024 4096 92 5952 3584 2.7177 43.6812 104.089 150.531 150.589
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 1240 6.4e-05 512 50 512 301056 10.4731 6.70966 52.7505 209.194 279.258 279.374
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 1360 0.000512 4096 360 832 31488 6.60528 55.8567 209.144 271.652 271.713
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 1120 0.000128 2048 225 896 126976 22.8246 14.367 158.101 418.575 614 614.117
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 1700 0.000256 4096 400 3520 68160 13.9977 444.711 418.686 877.445 877.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 1110 0.001024 2048 330 576 14400 1.36506 7.99706 59.493 68.8969 68.9562
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 1280 3.2e-05 4096 50 3200 607360 95.9305 115.885 3851.18 3446.65 7509.81 7509.97
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 320 0.001024 4096 92 5952 3520 2.71158 40.2289 104.194 147.18 147.236
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 1240 6.4e-05 512 50 512 299520 10.3981 6.67443 48.4566 208.05 273.706 273.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 1360 0.000512 4096 360 832 31360 6.5719 51.0793 208.627 266.324 266.381
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 1120 0.000128 2048 225 896 125440 22.6149 14.2963 144.663 412.992 594.697 594.813
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 16 64 1700 0.000256 4096 400 3520 67968 13.9992 417.808 418.305 850.165 850.224
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 16 64 1110 0.001024 2048 330 576 14208 1.35792 7.61651 59.1736 68.193 68.2516
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 16 64 1280 3.2e-05 4096 50 3200 606720 96.0781 115.937 3650.61 3469.64 7332.42 7332.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 16 64 320 0.001024 4096 92 5952 3456 2.71088 37.1756 104.07 143.999 144.058
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 16 64 1240 6.4e-05 512 50 512 297984 10.503 6.6905 45.9712 208.58 271.873 271.992
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 16 64 1360 0.000512 4096 360 832 31104 6.52781 49.025 207.75 263.347 263.403
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 16 64 1120 0.000128 2048 225 896 125952 22.5604 14.3191 139.123 413.383 589.516 589.628
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 4 128 1700 0.000256 4096 400 3584 68384 14.0016 847.952 419.165 1281.17 1281.23
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 4 128 1110 0.001024 2048 330 640 14272 1.37216 24.4641 59.1417 85.0213 85.0789
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 4 128 1280 3.2e-05 4096 50 3200 607456 96.549 115.971 13246.5 3465.51 16924.7 16924.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 4 128 320 0.001024 4096 92 6016 3808 2.72867 80.0444 104.8 187.618 187.674
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 4 128 1240 6.4e-05 512 50 512 299008 10.6045 6.71814 147.071 209.629 374.151 374.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 4 128 1360 0.000512 4096 360 896 31296 6.61549 199.275 209.614 415.548 415.611
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 4 128 1120 0.000128 2048 225 896 123264 23.3478 14.3503 463.254 419.2 920.281 920.392
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 128 1700 0.000256 4096 400 3584 68352 14.0035 944.218 419.099 1377.37 1377.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 128 1110 0.001024 2048 330 640 14240 1.37011 26.9241 59.7946 88.1314 88.1873
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 128 1280 3.2e-05 4096 50 3200 607424 95.962 115.867 7879.63 3463.81 11555.4 11555.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 128 320 0.001024 4096 92 6016 3776 2.72691 88.8562 104.719 196.347 196.403
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 128 1240 6.4e-05 512 50 512 298752 10.5476 6.71827 102.305 209.563 329.26 329.369
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 128 1360 0.000512 4096 360 896 31264 6.62323 184.196 209.535 400.396 400.455
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 128 1120 0.000128 2048 225 896 123136 23.2595 14.3466 446.154 419.123 903.014 903.137
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 128 1700 0.000256 4096 400 3584 68288 13.9962 610.294 419.238 1043.58 1043.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 128 1110 0.001024 2048 330 640 14208 1.36406 26.9453 59.7316 88.084 88.1413
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 128 1280 3.2e-05 4096 50 3200 607360 96.0905 115.914 5066.88 3449.32 8728.36 8728.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 128 320 0.001024 4096 92 6016 3712 2.72733 56.593 104.624 163.986 164.042
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 128 1240 6.4e-05 512 50 512 298496 10.5604 6.71539 69.7001 209.742 296.847 296.957
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 128 1360 0.000512 4096 360 896 31232 6.6193 183.252 209.779 399.694 399.747
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 128 1120 0.000128 2048 225 896 122880 23.3529 14.3459 416.988 419.409 874.223 874.33
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 128 1700 0.000256 4096 400 3584 68256 14.004 497.302 419.238 930.596 930.651
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 128 1110 0.001024 2048 330 640 14112 1.35952 26.1997 59.5586 87.1625 87.2182
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 128 1280 3.2e-05 4096 50 3200 607104 95.9866 115.931 4136.72 3449.63 7798.43 7798.59
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 128 320 0.001024 4096 92 6016 3648 2.71754 44.8873 104.457 152.105 152.162
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 128 1240 6.4e-05 512 50 512 297984 10.5519 6.71286 56.8902 209.413 283.698 283.809
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 128 1360 0.000512 4096 360 896 31200 6.62067 181.33 209.685 397.682 397.741
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 128 1120 0.000128 2048 225 896 122880 23.2727 14.3803 452.631 418.8 909.214 909.324
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 128 1700 0.000256 4096 400 3584 68224 13.9953 444.023 418.996 877.068 877.125
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 128 1110 0.001024 2048 330 640 14080 1.35994 26.4745 59.5312 87.407 87.4621
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 128 1280 3.2e-05 4096 50 3200 606976 96.1912 115.908 3697.3 3466.4 7375.94 7376.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 128 320 0.001024 4096 92 6016 3584 2.71181 39.8027 104.218 146.774 146.832
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 128 1240 6.4e-05 512 50 512 297984 10.5778 6.71539 50.7992 209.651 277.869 277.984
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 128 1360 0.000512 4096 360 896 31104 6.61203 181.792 209.222 397.666 397.724
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 128 1120 0.000128 2048 225 896 121856 23.3524 14.472 442.663 417.937 898.553 898.669
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 8 128 1700 0.000256 4096 400 3584 68160 13.9906 406.834 418.83 839.707 839.756
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 10 8 128 1110 0.001024 2048 330 640 14080 1.36397 26.1734 59.6188 87.2011 87.2594
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 8 128 1280 3.2e-05 4096 50 3200 607040 95.8749 115.886 3394.51 3446.98 7053.42 7053.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 8 128 320 0.001024 4096 92 6016 3520 2.71155 36.3909 104.05 143.195 143.256
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 8 128 1240 6.4e-05 512 50 512 298240 10.5745 6.71142 46.7522 209.676 273.843 273.955
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 10 8 128 1360 0.000512 4096 360 896 31040 6.60083 181.771 209.052 397.468 397.526
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 8 128 1120 0.000128 2048 225 896 121600 23.1847 14.414 443.54 415.979 897.247 897.355
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 8 128 1700 0.000256 4096 400 3584 68160 14.0019 377.174 419.232 810.46 810.517
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 12 8 128 1110 0.001024 2048 330 640 14016 1.36218 26.4455 59.5826 87.4339 87.4909
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 8 128 1280 3.2e-05 4096 50 3200 607104 96.0024 115.956 3147.47 3450.3 6809.89 6810.05
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 8 128 320 0.001024 4096 92 6016 3456 2.70506 32.9624 103.935 139.644 139.704
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 8 128 1240 6.4e-05 512 50 512 297984 10.5643 6.7151 42.9803 209.472 269.86 269.976
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 12 8 128 1360 0.000512 4096 360 896 31104 6.62538 182.456 209.684 398.809 398.868
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 8 128 1120 0.000128 2048 225 896 121344 23.3023 14.338 441.211 416.994 895.977 896.095
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 128 1700 0.000256 4096 400 3584 68096 13.9914 354.892 418.685 787.622 787.681
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 128 1110 0.001024 2048 330 640 13888 1.35984 26.0805 59.2826 86.768 86.825
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 128 1280 3.2e-05 4096 50 3200 606592 95.9031 115.958 2947.41 3447.58 6607.02 6607.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 128 320 0.001024 4096 92 6016 3584 2.72195 33.6203 104.698 141.086 141.146
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 128 1240 6.4e-05 512 50 512 297472 10.5692 6.71139 40.5575 209.311 267.279 267.396
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 128 1360 0.000512 4096 360 896 30912 6.58227 180.764 208.64 396.032 396.089
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 128 1120 0.000128 2048 225 896 121856 23.4006 14.3319 440.995 418.765 897.63 897.75
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 16 8 128 1700 0.000256 4096 400 3584 68096 14.006 335.575 419.242 768.875 768.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 16 8 128 1110 0.001024 2048 330 640 13824 1.35546 26.2079 59.2412 86.8503 86.9053
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 16 8 128 1280 3.2e-05 4096 50 3200 606720 95.9839 115.948 2809.07 3451.82 6472.98 6473.15
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 16 8 128 320 0.001024 4096 92 6016 3328 2.69792 27.3183 103.592 133.652 133.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 16 8 128 1240 6.4e-05 512 50 512 296960 10.5264 6.7113 38.9289 209.181 265.478 265.589
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 16 8 128 1360 0.000512 4096 360 896 30976 6.61504 181.434 209.348 397.442 397.499
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 16 8 128 1120 0.000128 2048 225 896 120832 23.4826 14.334 470.7 418.546 927.2 927.319
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 60 1700 0.000256 4096 400 3480 68320 13.951 320.388 418.46 752.852 752.91
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 60 1110 0.001024 2048 330 600 14336 1.36397 25.4126 58.5728 85.3917 85.4507
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 60 1280 3.2e-05 4096 50 3180 607488 96.3922 115.811 12183.6 3443.51 15839.5 15839.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 60 320 0.001024 4096 92 5940 3808 2.73146 31.0683 104.862 138.706 138.764
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 60 1240 6.4e-05 512 50 480 299264 10.5207 6.71302 35.7561 209.354 262.469 262.586
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 60 1360 0.000512 4096 360 840 31360 6.57645 168.362 208.49 383.475 383.527
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 60 1120 0.000128 2048 225 900 127232 22.8961 14.3292 471.041 418.842 927.247 927.368
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 64 1700 0.000256 4096 400 3520 68320 14.002 315.386 419.437 748.878 748.939
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 64 1110 0.001024 2048 330 576 14560 1.36989 23.901 59.8267 85.1402 85.2009
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 64 1280 3.2e-05 4096 50 3200 607488 96.3133 115.818 12083.3 3446.72 15742.3 15742.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 64 320 0.001024 4096 92 5952 3584 2.70829 28.5482 103.922 135.221 135.283
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 64 1240 6.4e-05 512 50 512 301056 10.4857 6.7185 35.2239 209.564 262.117 262.236
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 64 1360 0.000512 4096 360 832 31584 6.61504 164.788 209.516 380.965 381.024
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 64 1120 0.000128 2048 225 896 127232 22.9043 14.3687 448.056 419.242 904.708 904.838
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 10 50 1700 0.000256 4096 400 3500 68320 13.9881 322.316 418.939 755.296 755.351
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 50 1110 0.001024 2048 330 600 14280 1.36602 25.15 59.688 86.2467 86.3046
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 10 50 1280 3.2e-05 4096 50 3150 607040 96.8463 116.146 12260.2 3444.4 15917.8 15917.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 10 50 320 0.001024 4096 92 5900 3640 2.69747 29.8953 103.678 136.315 136.372
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 50 1240 6.4e-05 512 50 450 300160 10.5141 6.72813 34.2581 209.036 260.67 260.776
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 50 1360 0.000512 4096 360 800 31640 6.56691 161.371 208.379 376.359 376.416
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 50 1120 0.000128 2048 225 850 127680 22.8084 14.3278 454.334 415.277 906.877 906.985
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 10 48 1700 0.000256 4096 400 3504 68320 14.0003 322.269 419.5 755.822 755.876
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 48 1110 0.001024 2048 330 576 14280 1.35315 24.4431 59.2265 85.0654 85.1231
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 10 48 1280 3.2e-05 4096 50 3168 607040 96.8393 116.132 12211.7 3448.55 15873.4 15873.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 10 48 320 0.001024 4096 92 5904 3640 2.70685 29.8328 103.852 136.433 136.489
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 48 1240 6.4e-05 512 50 480 300160 10.5223 6.72637 35.1371 209.287 261.799 261.913
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 48 1360 0.000512 4096 360 816 31640 6.61459 164.09 209.377 380.125 380.179
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 48 1120 0.000128 2048 225 864 127680 22.785 14.3778 463.809 415.784 916.886 916.999
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 32 1700 0.000256 4096 400 3488 68480 14.0022 369.383 418.916 802.353 802.411
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 32 1110 0.001024 2048 330 576 14592 1.36563 24.1541 59.676 85.2374 85.2947
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 32 1280 3.2e-05 4096 50 3168 608000 96.5053 115.716 11967.7 3441.24 15621.4 15621.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 32 320 0.001024 4096 92 5920 3840 2.72544 35.6939 104.236 142.696 142.755
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 32 1240 6.4e-05 512 50 480 303104 10.4662 6.71334 39.1557 209.64 266.104 266.215
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 32 1360 0.000512 4096 360 800 32000 6.62323 156.146 209.553 372.366 372.423
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 32 1120 0.000128 2048 225 864 129024 22.7922 14.3644 445.265 417.9 900.452 900.564
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 20 32 1700 0.000256 4096 400 3488 68160 13.9997 559.383 419.15 992.583 992.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 12 20 32 1110 0.001024 2048 330 576 13920 1.33802 34.7745 57.6699 93.8271 93.8831
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 20 32 1280 3.2e-05 4096 50 3168 606720 95.9008 115.842 4636.22 3445.35 8293.47 8293.63
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 20 32 320 0.001024 4096 92 5920 3360 2.70211 48.2885 103.562 154.596 154.657
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 20 32 1240 6.4e-05 512 50 480 299520 10.4813 6.71104 56.5799 209.039 282.943 283.05
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 12 20 32 1360 0.000512 4096 360 800 31200 6.5353 220.014 207.182 433.774 433.831
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 12 20 32 1120 0.000128 2048 225 864 126720 22.4985 14.2927 632.323 413.422 1082.67 1082.77
