{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1605191152844 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1605191152850 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Nov 12 06:25:52 2020 " "Processing started: Thu Nov 12 06:25:52 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1605191152850 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605191152850 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off lab8 -c lab8_top " "Command: quartus_map --read_settings_files=on --write_settings_files=off lab8 -c lab8_top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605191152850 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1605191153439 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1605191153439 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/hp user/documents/cpen 2nd year/cpen 211/labs/lab 8 - all/lab8-directory/cpen211-lab8/lab8-verilog/shifter.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/hp user/documents/cpen 2nd year/cpen 211/labs/lab 8 - all/lab8-directory/cpen211-lab8/lab8-verilog/shifter.v" { { "Info" "ISGN_ENTITY_NAME" "1 shifter " "Found entity 1: shifter" {  } { { "../CPEN211-Lab8/Lab8-Verilog/shifter.v" "" { Text "C:/Users/HP USER/Documents/CPEN 2nd year/CPEN 211/Labs/Lab 8 - All/Lab8-directory/CPEN211-Lab8/Lab8-Verilog/shifter.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605191163172 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605191163172 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/hp user/documents/cpen 2nd year/cpen 211/labs/lab 8 - all/lab8-directory/cpen211-lab8/lab8-verilog/regfile.v 2 2 " "Found 2 design units, including 2 entities, in source file /users/hp user/documents/cpen 2nd year/cpen 211/labs/lab 8 - all/lab8-directory/cpen211-lab8/lab8-verilog/regfile.v" { { "Info" "ISGN_ENTITY_NAME" "1 regfile " "Found entity 1: regfile" {  } { { "../CPEN211-Lab8/Lab8-Verilog/regfile.v" "" { Text "C:/Users/HP USER/Documents/CPEN 2nd year/CPEN 211/Labs/Lab 8 - All/Lab8-directory/CPEN211-Lab8/Lab8-Verilog/regfile.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605191163176 ""} { "Info" "ISGN_ENTITY_NAME" "2 Dec " "Found entity 2: Dec" {  } { { "../CPEN211-Lab8/Lab8-Verilog/regfile.v" "" { Text "C:/Users/HP USER/Documents/CPEN 2nd year/CPEN 211/Labs/Lab 8 - All/Lab8-directory/CPEN211-Lab8/Lab8-Verilog/regfile.v" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605191163176 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605191163176 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/hp user/documents/cpen 2nd year/cpen 211/labs/lab 8 - all/lab8-directory/cpen211-lab8/lab8-verilog/mux_dff.v 7 7 " "Found 7 design units, including 7 entities, in source file /users/hp user/documents/cpen 2nd year/cpen 211/labs/lab 8 - all/lab8-directory/cpen211-lab8/lab8-verilog/mux_dff.v" { { "Info" "ISGN_ENTITY_NAME" "1 Mux2 " "Found entity 1: Mux2" {  } { { "../CPEN211-Lab8/Lab8-Verilog/mux_dff.v" "" { Text "C:/Users/HP USER/Documents/CPEN 2nd year/CPEN 211/Labs/Lab 8 - All/Lab8-directory/CPEN211-Lab8/Lab8-Verilog/mux_dff.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605191163183 ""} { "Info" "ISGN_ENTITY_NAME" "2 Mux3 " "Found entity 2: Mux3" {  } { { "../CPEN211-Lab8/Lab8-Verilog/mux_dff.v" "" { Text "C:/Users/HP USER/Documents/CPEN 2nd year/CPEN 211/Labs/Lab 8 - All/Lab8-directory/CPEN211-Lab8/Lab8-Verilog/mux_dff.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605191163183 ""} { "Info" "ISGN_ENTITY_NAME" "3 Mux4 " "Found entity 3: Mux4" {  } { { "../CPEN211-Lab8/Lab8-Verilog/mux_dff.v" "" { Text "C:/Users/HP USER/Documents/CPEN 2nd year/CPEN 211/Labs/Lab 8 - All/Lab8-directory/CPEN211-Lab8/Lab8-Verilog/mux_dff.v" 41 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605191163183 ""} { "Info" "ISGN_ENTITY_NAME" "4 Mux8 " "Found entity 4: Mux8" {  } { { "../CPEN211-Lab8/Lab8-Verilog/mux_dff.v" "" { Text "C:/Users/HP USER/Documents/CPEN 2nd year/CPEN 211/Labs/Lab 8 - All/Lab8-directory/CPEN211-Lab8/Lab8-Verilog/mux_dff.v" 63 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605191163183 ""} { "Info" "ISGN_ENTITY_NAME" "5 vDFFE " "Found entity 5: vDFFE" {  } { { "../CPEN211-Lab8/Lab8-Verilog/mux_dff.v" "" { Text "C:/Users/HP USER/Documents/CPEN 2nd year/CPEN 211/Labs/Lab 8 - All/Lab8-directory/CPEN211-Lab8/Lab8-Verilog/mux_dff.v" 89 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605191163183 ""} { "Info" "ISGN_ENTITY_NAME" "6 vDFFE_PN " "Found entity 6: vDFFE_PN" {  } { { "../CPEN211-Lab8/Lab8-Verilog/mux_dff.v" "" { Text "C:/Users/HP USER/Documents/CPEN 2nd year/CPEN 211/Labs/Lab 8 - All/Lab8-directory/CPEN211-Lab8/Lab8-Verilog/mux_dff.v" 107 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605191163183 ""} { "Info" "ISGN_ENTITY_NAME" "7 vDFF " "Found entity 7: vDFF" {  } { { "../CPEN211-Lab8/Lab8-Verilog/mux_dff.v" "" { Text "C:/Users/HP USER/Documents/CPEN 2nd year/CPEN 211/Labs/Lab 8 - All/Lab8-directory/CPEN211-Lab8/Lab8-Verilog/mux_dff.v" 125 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605191163183 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605191163183 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "HEX0 hex0 lab8_top.v(13) " "Verilog HDL Declaration information at lab8_top.v(13): object \"HEX0\" differs only in case from object \"hex0\" in the same scope" {  } { { "../CPEN211-Lab8/Lab8-Verilog/lab8_top.v" "" { Text "C:/Users/HP USER/Documents/CPEN 2nd year/CPEN 211/Labs/Lab 8 - All/Lab8-directory/CPEN211-Lab8/Lab8-Verilog/lab8_top.v" 13 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1605191163185 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "HEX1 hex1 lab8_top.v(13) " "Verilog HDL Declaration information at lab8_top.v(13): object \"HEX1\" differs only in case from object \"hex1\" in the same scope" {  } { { "../CPEN211-Lab8/Lab8-Verilog/lab8_top.v" "" { Text "C:/Users/HP USER/Documents/CPEN 2nd year/CPEN 211/Labs/Lab 8 - All/Lab8-directory/CPEN211-Lab8/Lab8-Verilog/lab8_top.v" 13 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1605191163185 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "HEX2 hex2 lab8_top.v(13) " "Verilog HDL Declaration information at lab8_top.v(13): object \"HEX2\" differs only in case from object \"hex2\" in the same scope" {  } { { "../CPEN211-Lab8/Lab8-Verilog/lab8_top.v" "" { Text "C:/Users/HP USER/Documents/CPEN 2nd year/CPEN 211/Labs/Lab 8 - All/Lab8-directory/CPEN211-Lab8/Lab8-Verilog/lab8_top.v" 13 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1605191163185 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "HEX3 hex3 lab8_top.v(13) " "Verilog HDL Declaration information at lab8_top.v(13): object \"HEX3\" differs only in case from object \"hex3\" in the same scope" {  } { { "../CPEN211-Lab8/Lab8-Verilog/lab8_top.v" "" { Text "C:/Users/HP USER/Documents/CPEN 2nd year/CPEN 211/Labs/Lab 8 - All/Lab8-directory/CPEN211-Lab8/Lab8-Verilog/lab8_top.v" 13 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1605191163185 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "HEX4 hex4 lab8_top.v(13) " "Verilog HDL Declaration information at lab8_top.v(13): object \"HEX4\" differs only in case from object \"hex4\" in the same scope" {  } { { "../CPEN211-Lab8/Lab8-Verilog/lab8_top.v" "" { Text "C:/Users/HP USER/Documents/CPEN 2nd year/CPEN 211/Labs/Lab 8 - All/Lab8-directory/CPEN211-Lab8/Lab8-Verilog/lab8_top.v" 13 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1605191163185 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "HEX5 hex5 lab8_top.v(13) " "Verilog HDL Declaration information at lab8_top.v(13): object \"HEX5\" differs only in case from object \"hex5\" in the same scope" {  } { { "../CPEN211-Lab8/Lab8-Verilog/lab8_top.v" "" { Text "C:/Users/HP USER/Documents/CPEN 2nd year/CPEN 211/Labs/Lab 8 - All/Lab8-directory/CPEN211-Lab8/Lab8-Verilog/lab8_top.v" 13 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1605191163185 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/hp user/documents/cpen 2nd year/cpen 211/labs/lab 8 - all/lab8-directory/cpen211-lab8/lab8-verilog/lab8_top.v 4 4 " "Found 4 design units, including 4 entities, in source file /users/hp user/documents/cpen 2nd year/cpen 211/labs/lab 8 - all/lab8-directory/cpen211-lab8/lab8-verilog/lab8_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab8_top " "Found entity 1: lab8_top" {  } { { "../CPEN211-Lab8/Lab8-Verilog/lab8_top.v" "" { Text "C:/Users/HP USER/Documents/CPEN 2nd year/CPEN 211/Labs/Lab 8 - All/Lab8-directory/CPEN211-Lab8/Lab8-Verilog/lab8_top.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605191163187 ""} { "Info" "ISGN_ENTITY_NAME" "2 sseg " "Found entity 2: sseg" {  } { { "../CPEN211-Lab8/Lab8-Verilog/lab8_top.v" "" { Text "C:/Users/HP USER/Documents/CPEN 2nd year/CPEN 211/Labs/Lab 8 - All/Lab8-directory/CPEN211-Lab8/Lab8-Verilog/lab8_top.v" 83 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605191163187 ""} { "Info" "ISGN_ENTITY_NAME" "3 memoryIO " "Found entity 3: memoryIO" {  } { { "../CPEN211-Lab8/Lab8-Verilog/lab8_top.v" "" { Text "C:/Users/HP USER/Documents/CPEN 2nd year/CPEN 211/Labs/Lab 8 - All/Lab8-directory/CPEN211-Lab8/Lab8-Verilog/lab8_top.v" 114 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605191163187 ""} { "Info" "ISGN_ENTITY_NAME" "4 read_writeRAM " "Found entity 4: read_writeRAM" {  } { { "../CPEN211-Lab8/Lab8-Verilog/lab8_top.v" "" { Text "C:/Users/HP USER/Documents/CPEN 2nd year/CPEN 211/Labs/Lab 8 - All/Lab8-directory/CPEN211-Lab8/Lab8-Verilog/lab8_top.v" 141 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605191163187 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605191163187 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/hp user/documents/cpen 2nd year/cpen 211/labs/lab 8 - all/lab8-directory/cpen211-lab8/lab8-verilog/datapath.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/hp user/documents/cpen 2nd year/cpen 211/labs/lab 8 - all/lab8-directory/cpen211-lab8/lab8-verilog/datapath.v" { { "Info" "ISGN_ENTITY_NAME" "1 datapath " "Found entity 1: datapath" {  } { { "../CPEN211-Lab8/Lab8-Verilog/datapath.v" "" { Text "C:/Users/HP USER/Documents/CPEN 2nd year/CPEN 211/Labs/Lab 8 - All/Lab8-directory/CPEN211-Lab8/Lab8-Verilog/datapath.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605191163190 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605191163190 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/hp user/documents/cpen 2nd year/cpen 211/labs/lab 8 - all/lab8-directory/cpen211-lab8/lab8-verilog/cpu.v 5 5 " "Found 5 design units, including 5 entities, in source file /users/hp user/documents/cpen 2nd year/cpen 211/labs/lab 8 - all/lab8-directory/cpen211-lab8/lab8-verilog/cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 cpu " "Found entity 1: cpu" {  } { { "../CPEN211-Lab8/Lab8-Verilog/cpu.v" "" { Text "C:/Users/HP USER/Documents/CPEN 2nd year/CPEN 211/Labs/Lab 8 - All/Lab8-directory/CPEN211-Lab8/Lab8-Verilog/cpu.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605191163197 ""} { "Info" "ISGN_ENTITY_NAME" "2 instruction_decoder " "Found entity 2: instruction_decoder" {  } { { "../CPEN211-Lab8/Lab8-Verilog/cpu.v" "" { Text "C:/Users/HP USER/Documents/CPEN 2nd year/CPEN 211/Labs/Lab 8 - All/Lab8-directory/CPEN211-Lab8/Lab8-Verilog/cpu.v" 183 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605191163197 ""} { "Info" "ISGN_ENTITY_NAME" "3 Counter " "Found entity 3: Counter" {  } { { "../CPEN211-Lab8/Lab8-Verilog/cpu.v" "" { Text "C:/Users/HP USER/Documents/CPEN 2nd year/CPEN 211/Labs/Lab 8 - All/Lab8-directory/CPEN211-Lab8/Lab8-Verilog/cpu.v" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605191163197 ""} { "Info" "ISGN_ENTITY_NAME" "4 EqComp " "Found entity 4: EqComp" {  } { { "../CPEN211-Lab8/Lab8-Verilog/cpu.v" "" { Text "C:/Users/HP USER/Documents/CPEN 2nd year/CPEN 211/Labs/Lab 8 - All/Lab8-directory/CPEN211-Lab8/Lab8-Verilog/cpu.v" 247 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605191163197 ""} { "Info" "ISGN_ENTITY_NAME" "5 RAM " "Found entity 5: RAM" {  } { { "../CPEN211-Lab8/Lab8-Verilog/cpu.v" "" { Text "C:/Users/HP USER/Documents/CPEN 2nd year/CPEN 211/Labs/Lab 8 - All/Lab8-directory/CPEN211-Lab8/Lab8-Verilog/cpu.v" 257 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605191163197 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605191163197 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/hp user/documents/cpen 2nd year/cpen 211/labs/lab 8 - all/lab8-directory/cpen211-lab8/lab8-verilog/controller.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/hp user/documents/cpen 2nd year/cpen 211/labs/lab 8 - all/lab8-directory/cpen211-lab8/lab8-verilog/controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 FSMController " "Found entity 1: FSMController" {  } { { "../CPEN211-Lab8/Lab8-Verilog/controller.v" "" { Text "C:/Users/HP USER/Documents/CPEN 2nd year/CPEN 211/Labs/Lab 8 - All/Lab8-directory/CPEN211-Lab8/Lab8-Verilog/controller.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605191163203 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605191163203 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/hp user/documents/cpen 2nd year/cpen 211/labs/lab 8 - all/lab8-directory/cpen211-lab8/lab8-verilog/alu.v 3 3 " "Found 3 design units, including 3 entities, in source file /users/hp user/documents/cpen 2nd year/cpen 211/labs/lab 8 - all/lab8-directory/cpen211-lab8/lab8-verilog/alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "../CPEN211-Lab8/Lab8-Verilog/alu.v" "" { Text "C:/Users/HP USER/Documents/CPEN 2nd year/CPEN 211/Labs/Lab 8 - All/Lab8-directory/CPEN211-Lab8/Lab8-Verilog/alu.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605191163208 ""} { "Info" "ISGN_ENTITY_NAME" "2 overflow " "Found entity 2: overflow" {  } { { "../CPEN211-Lab8/Lab8-Verilog/alu.v" "" { Text "C:/Users/HP USER/Documents/CPEN 2nd year/CPEN 211/Labs/Lab 8 - All/Lab8-directory/CPEN211-Lab8/Lab8-Verilog/alu.v" 36 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605191163208 ""} { "Info" "ISGN_ENTITY_NAME" "3 Adder1 " "Found entity 3: Adder1" {  } { { "../CPEN211-Lab8/Lab8-Verilog/alu.v" "" { Text "C:/Users/HP USER/Documents/CPEN 2nd year/CPEN 211/Labs/Lab 8 - All/Lab8-directory/CPEN211-Lab8/Lab8-Verilog/alu.v" 64 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605191163208 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605191163208 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "lab8_top " "Elaborating entity \"lab8_top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1605191163314 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LEDR\[9\] lab8_top.v(12) " "Output port \"LEDR\[9\]\" at lab8_top.v(12) has no driver" {  } { { "../CPEN211-Lab8/Lab8-Verilog/lab8_top.v" "" { Text "C:/Users/HP USER/Documents/CPEN 2nd year/CPEN 211/Labs/Lab 8 - All/Lab8-directory/CPEN211-Lab8/Lab8-Verilog/lab8_top.v" 12 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1605191163317 "|lab8_top"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu cpu:CPU " "Elaborating entity \"cpu\" for hierarchy \"cpu:CPU\"" {  } { { "../CPEN211-Lab8/Lab8-Verilog/lab8_top.v" "CPU" { Text "C:/Users/HP USER/Documents/CPEN 2nd year/CPEN 211/Labs/Lab 8 - All/Lab8-directory/CPEN211-Lab8/Lab8-Verilog/lab8_top.v" 38 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605191163346 ""}
{ "Warning" "WVRFX_L2_VERI_CASEXZ_ITEM_EXPRS_OVERLAP" "cpu.v(140) " "Verilog HDL Casex/Casez warning at cpu.v(140): casex/casez item expression overlaps with a previous casex/casez item expression" {  } { { "../CPEN211-Lab8/Lab8-Verilog/cpu.v" "" { Text "C:/Users/HP USER/Documents/CPEN 2nd year/CPEN 211/Labs/Lab 8 - All/Lab8-directory/CPEN211-Lab8/Lab8-Verilog/cpu.v" 140 0 0 } }  } 0 10935 "Verilog HDL Casex/Casez warning at %1!s!: casex/casez item expression overlaps with a previous casex/casez item expression" 0 0 "Analysis & Synthesis" 0 -1 1605191163349 "|lab8_top|cpu:CPU"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 9 cpu.v(164) " "Verilog HDL assignment warning at cpu.v(164): truncated value with size 16 to match size of target (9)" {  } { { "../CPEN211-Lab8/Lab8-Verilog/cpu.v" "" { Text "C:/Users/HP USER/Documents/CPEN 2nd year/CPEN 211/Labs/Lab 8 - All/Lab8-directory/CPEN211-Lab8/Lab8-Verilog/cpu.v" 164 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1605191163349 "|lab8_top|cpu:CPU"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vDFFE cpu:CPU\|vDFFE:instruction_register " "Elaborating entity \"vDFFE\" for hierarchy \"cpu:CPU\|vDFFE:instruction_register\"" {  } { { "../CPEN211-Lab8/Lab8-Verilog/cpu.v" "instruction_register" { Text "C:/Users/HP USER/Documents/CPEN 2nd year/CPEN 211/Labs/Lab 8 - All/Lab8-directory/CPEN211-Lab8/Lab8-Verilog/cpu.v" 27 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605191163351 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "instruction_decoder cpu:CPU\|instruction_decoder:instr_dec " "Elaborating entity \"instruction_decoder\" for hierarchy \"cpu:CPU\|instruction_decoder:instr_dec\"" {  } { { "../CPEN211-Lab8/Lab8-Verilog/cpu.v" "instr_dec" { Text "C:/Users/HP USER/Documents/CPEN 2nd year/CPEN 211/Labs/Lab 8 - All/Lab8-directory/CPEN211-Lab8/Lab8-Verilog/cpu.v" 40 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605191163353 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mux3 cpu:CPU\|instruction_decoder:instr_dec\|Mux3:nsel_mux " "Elaborating entity \"Mux3\" for hierarchy \"cpu:CPU\|instruction_decoder:instr_dec\|Mux3:nsel_mux\"" {  } { { "../CPEN211-Lab8/Lab8-Verilog/cpu.v" "nsel_mux" { Text "C:/Users/HP USER/Documents/CPEN 2nd year/CPEN 211/Labs/Lab 8 - All/Lab8-directory/CPEN211-Lab8/Lab8-Verilog/cpu.v" 203 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605191163356 ""}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "mux_dff.v(31) " "Verilog HDL Case Statement information at mux_dff.v(31): all case item expressions in this case statement are onehot" {  } { { "../CPEN211-Lab8/Lab8-Verilog/mux_dff.v" "" { Text "C:/Users/HP USER/Documents/CPEN 2nd year/CPEN 211/Labs/Lab 8 - All/Lab8-directory/CPEN211-Lab8/Lab8-Verilog/mux_dff.v" 31 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1605191163357 "|lab8_top|cpu:CPU|instruction_decoder:instr_dec|Mux3:nsel_mux"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FSMController cpu:CPU\|FSMController:FSM " "Elaborating entity \"FSMController\" for hierarchy \"cpu:CPU\|FSMController:FSM\"" {  } { { "../CPEN211-Lab8/Lab8-Verilog/cpu.v" "FSM" { Text "C:/Users/HP USER/Documents/CPEN 2nd year/CPEN 211/Labs/Lab 8 - All/Lab8-directory/CPEN211-Lab8/Lab8-Verilog/cpu.v" 66 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605191163359 ""}
{ "Warning" "WVRFX_L2_VERI_CASEXZ_ITEM_EXPRS_OVERLAP" "controller.v(105) " "Verilog HDL Casex/Casez warning at controller.v(105): casex/casez item expression overlaps with a previous casex/casez item expression" {  } { { "../CPEN211-Lab8/Lab8-Verilog/controller.v" "" { Text "C:/Users/HP USER/Documents/CPEN 2nd year/CPEN 211/Labs/Lab 8 - All/Lab8-directory/CPEN211-Lab8/Lab8-Verilog/controller.v" 105 0 0 } }  } 0 10935 "Verilog HDL Casex/Casez warning at %1!s!: casex/casez item expression overlaps with a previous casex/casez item expression" 0 0 "Analysis & Synthesis" 0 -1 1605191163362 "|lab8_top|cpu:CPU|FSMController:FSM"}
{ "Warning" "WVRFX_L2_VERI_CASEXZ_ITEM_EXPRS_OVERLAP" "controller.v(109) " "Verilog HDL Casex/Casez warning at controller.v(109): casex/casez item expression overlaps with a previous casex/casez item expression" {  } { { "../CPEN211-Lab8/Lab8-Verilog/controller.v" "" { Text "C:/Users/HP USER/Documents/CPEN 2nd year/CPEN 211/Labs/Lab 8 - All/Lab8-directory/CPEN211-Lab8/Lab8-Verilog/controller.v" 109 0 0 } }  } 0 10935 "Verilog HDL Casex/Casez warning at %1!s!: casex/casez item expression overlaps with a previous casex/casez item expression" 0 0 "Analysis & Synthesis" 0 -1 1605191163362 "|lab8_top|cpu:CPU|FSMController:FSM"}
{ "Warning" "WVRFX_L2_VERI_CASEXZ_ITEM_EXPRS_OVERLAP" "controller.v(215) " "Verilog HDL Casex/Casez warning at controller.v(215): casex/casez item expression overlaps with a previous casex/casez item expression" {  } { { "../CPEN211-Lab8/Lab8-Verilog/controller.v" "" { Text "C:/Users/HP USER/Documents/CPEN 2nd year/CPEN 211/Labs/Lab 8 - All/Lab8-directory/CPEN211-Lab8/Lab8-Verilog/controller.v" 215 0 0 } }  } 0 10935 "Verilog HDL Casex/Casez warning at %1!s!: casex/casez item expression overlaps with a previous casex/casez item expression" 0 0 "Analysis & Synthesis" 0 -1 1605191163363 "|lab8_top|cpu:CPU|FSMController:FSM"}
{ "Warning" "WVRFX_L2_VERI_CASEXZ_ITEM_EXPRS_OVERLAP" "controller.v(245) " "Verilog HDL Casex/Casez warning at controller.v(245): casex/casez item expression overlaps with a previous casex/casez item expression" {  } { { "../CPEN211-Lab8/Lab8-Verilog/controller.v" "" { Text "C:/Users/HP USER/Documents/CPEN 2nd year/CPEN 211/Labs/Lab 8 - All/Lab8-directory/CPEN211-Lab8/Lab8-Verilog/controller.v" 245 0 0 } }  } 0 10935 "Verilog HDL Casex/Casez warning at %1!s!: casex/casez item expression overlaps with a previous casex/casez item expression" 0 0 "Analysis & Synthesis" 0 -1 1605191163364 "|lab8_top|cpu:CPU|FSMController:FSM"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vDFF cpu:CPU\|FSMController:FSM\|vDFF:STATE " "Elaborating entity \"vDFF\" for hierarchy \"cpu:CPU\|FSMController:FSM\|vDFF:STATE\"" {  } { { "../CPEN211-Lab8/Lab8-Verilog/controller.v" "STATE" { Text "C:/Users/HP USER/Documents/CPEN 2nd year/CPEN 211/Labs/Lab 8 - All/Lab8-directory/CPEN211-Lab8/Lab8-Verilog/controller.v" 92 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605191163391 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vDFFE cpu:CPU\|FSMController:FSM\|vDFFE:tempReg " "Elaborating entity \"vDFFE\" for hierarchy \"cpu:CPU\|FSMController:FSM\|vDFFE:tempReg\"" {  } { { "../CPEN211-Lab8/Lab8-Verilog/controller.v" "tempReg" { Text "C:/Users/HP USER/Documents/CPEN 2nd year/CPEN 211/Labs/Lab 8 - All/Lab8-directory/CPEN211-Lab8/Lab8-Verilog/controller.v" 252 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605191163394 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "datapath cpu:CPU\|datapath:DP " "Elaborating entity \"datapath\" for hierarchy \"cpu:CPU\|datapath:DP\"" {  } { { "../CPEN211-Lab8/Lab8-Verilog/cpu.v" "DP" { Text "C:/Users/HP USER/Documents/CPEN 2nd year/CPEN 211/Labs/Lab 8 - All/Lab8-directory/CPEN211-Lab8/Lab8-Verilog/cpu.v" 87 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605191163397 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mux4 cpu:CPU\|datapath:DP\|Mux4:vsel_mux " "Elaborating entity \"Mux4\" for hierarchy \"cpu:CPU\|datapath:DP\|Mux4:vsel_mux\"" {  } { { "../CPEN211-Lab8/Lab8-Verilog/datapath.v" "vsel_mux" { Text "C:/Users/HP USER/Documents/CPEN 2nd year/CPEN 211/Labs/Lab 8 - All/Lab8-directory/CPEN211-Lab8/Lab8-Verilog/datapath.v" 29 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605191163400 ""}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "mux_dff.v(50) " "Verilog HDL Case Statement information at mux_dff.v(50): all case item expressions in this case statement are onehot" {  } { { "../CPEN211-Lab8/Lab8-Verilog/mux_dff.v" "" { Text "C:/Users/HP USER/Documents/CPEN 2nd year/CPEN 211/Labs/Lab 8 - All/Lab8-directory/CPEN211-Lab8/Lab8-Verilog/mux_dff.v" 50 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1605191163401 "|lab8_top|cpu:CPU|datapath:DP|Mux4:vsel_mux"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "regfile cpu:CPU\|datapath:DP\|regfile:REGFILE " "Elaborating entity \"regfile\" for hierarchy \"cpu:CPU\|datapath:DP\|regfile:REGFILE\"" {  } { { "../CPEN211-Lab8/Lab8-Verilog/datapath.v" "REGFILE" { Text "C:/Users/HP USER/Documents/CPEN 2nd year/CPEN 211/Labs/Lab 8 - All/Lab8-directory/CPEN211-Lab8/Lab8-Verilog/datapath.v" 37 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605191163403 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Dec cpu:CPU\|datapath:DP\|regfile:REGFILE\|Dec:decoder1 " "Elaborating entity \"Dec\" for hierarchy \"cpu:CPU\|datapath:DP\|regfile:REGFILE\|Dec:decoder1\"" {  } { { "../CPEN211-Lab8/Lab8-Verilog/regfile.v" "decoder1" { Text "C:/Users/HP USER/Documents/CPEN 2nd year/CPEN 211/Labs/Lab 8 - All/Lab8-directory/CPEN211-Lab8/Lab8-Verilog/regfile.v" 15 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605191163406 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 regfile.v(45) " "Verilog HDL assignment warning at regfile.v(45): truncated value with size 32 to match size of target (8)" {  } { { "../CPEN211-Lab8/Lab8-Verilog/regfile.v" "" { Text "C:/Users/HP USER/Documents/CPEN 2nd year/CPEN 211/Labs/Lab 8 - All/Lab8-directory/CPEN211-Lab8/Lab8-Verilog/regfile.v" 45 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1605191163406 "|lab8_top|cpu:CPU|datapath:DP|regfile:REGFILE|Dec:decoder1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mux8 cpu:CPU\|datapath:DP\|regfile:REGFILE\|Mux8:reg_mux " "Elaborating entity \"Mux8\" for hierarchy \"cpu:CPU\|datapath:DP\|regfile:REGFILE\|Mux8:reg_mux\"" {  } { { "../CPEN211-Lab8/Lab8-Verilog/regfile.v" "reg_mux" { Text "C:/Users/HP USER/Documents/CPEN 2nd year/CPEN 211/Labs/Lab 8 - All/Lab8-directory/CPEN211-Lab8/Lab8-Verilog/regfile.v" 30 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605191163423 ""}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "mux_dff.v(72) " "Verilog HDL Case Statement information at mux_dff.v(72): all case item expressions in this case statement are onehot" {  } { { "../CPEN211-Lab8/Lab8-Verilog/mux_dff.v" "" { Text "C:/Users/HP USER/Documents/CPEN 2nd year/CPEN 211/Labs/Lab 8 - All/Lab8-directory/CPEN211-Lab8/Lab8-Verilog/mux_dff.v" 72 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1605191163428 "|lab8_top|cpu:CPU|datapath:DP|regfile:REGFILE|Mux8:reg_mux"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mux2 cpu:CPU\|datapath:DP\|Mux2:asel_mux " "Elaborating entity \"Mux2\" for hierarchy \"cpu:CPU\|datapath:DP\|Mux2:asel_mux\"" {  } { { "../CPEN211-Lab8/Lab8-Verilog/datapath.v" "asel_mux" { Text "C:/Users/HP USER/Documents/CPEN 2nd year/CPEN 211/Labs/Lab 8 - All/Lab8-directory/CPEN211-Lab8/Lab8-Verilog/datapath.v" 55 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605191163432 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shifter cpu:CPU\|datapath:DP\|shifter:shifter_U1 " "Elaborating entity \"shifter\" for hierarchy \"cpu:CPU\|datapath:DP\|shifter:shifter_U1\"" {  } { { "../CPEN211-Lab8/Lab8-Verilog/datapath.v" "shifter_U1" { Text "C:/Users/HP USER/Documents/CPEN 2nd year/CPEN 211/Labs/Lab 8 - All/Lab8-directory/CPEN211-Lab8/Lab8-Verilog/datapath.v" 60 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605191163435 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU cpu:CPU\|datapath:DP\|ALU:ALU_U2 " "Elaborating entity \"ALU\" for hierarchy \"cpu:CPU\|datapath:DP\|ALU:ALU_U2\"" {  } { { "../CPEN211-Lab8/Lab8-Verilog/datapath.v" "ALU_U2" { Text "C:/Users/HP USER/Documents/CPEN 2nd year/CPEN 211/Labs/Lab 8 - All/Lab8-directory/CPEN211-Lab8/Lab8-Verilog/datapath.v" 73 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605191163439 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "overflow cpu:CPU\|datapath:DP\|ALU:ALU_U2\|overflow:over_flow " "Elaborating entity \"overflow\" for hierarchy \"cpu:CPU\|datapath:DP\|ALU:ALU_U2\|overflow:over_flow\"" {  } { { "../CPEN211-Lab8/Lab8-Verilog/alu.v" "over_flow" { Text "C:/Users/HP USER/Documents/CPEN 2nd year/CPEN 211/Labs/Lab 8 - All/Lab8-directory/CPEN211-Lab8/Lab8-Verilog/alu.v" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605191163442 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Adder1 cpu:CPU\|datapath:DP\|ALU:ALU_U2\|overflow:over_flow\|Adder1:AI " "Elaborating entity \"Adder1\" for hierarchy \"cpu:CPU\|datapath:DP\|ALU:ALU_U2\|overflow:over_flow\|Adder1:AI\"" {  } { { "../CPEN211-Lab8/Lab8-Verilog/alu.v" "AI" { Text "C:/Users/HP USER/Documents/CPEN 2nd year/CPEN 211/Labs/Lab 8 - All/Lab8-directory/CPEN211-Lab8/Lab8-Verilog/alu.v" 56 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605191163445 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Adder1 cpu:CPU\|datapath:DP\|ALU:ALU_U2\|overflow:over_flow\|Adder1:AS " "Elaborating entity \"Adder1\" for hierarchy \"cpu:CPU\|datapath:DP\|ALU:ALU_U2\|overflow:over_flow\|Adder1:AS\"" {  } { { "../CPEN211-Lab8/Lab8-Verilog/alu.v" "AS" { Text "C:/Users/HP USER/Documents/CPEN 2nd year/CPEN 211/Labs/Lab 8 - All/Lab8-directory/CPEN211-Lab8/Lab8-Verilog/alu.v" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605191163448 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vDFFE cpu:CPU\|datapath:DP\|vDFFE:status " "Elaborating entity \"vDFFE\" for hierarchy \"cpu:CPU\|datapath:DP\|vDFFE:status\"" {  } { { "../CPEN211-Lab8/Lab8-Verilog/datapath.v" "status" { Text "C:/Users/HP USER/Documents/CPEN 2nd year/CPEN 211/Labs/Lab 8 - All/Lab8-directory/CPEN211-Lab8/Lab8-Verilog/datapath.v" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605191163452 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vDFFE cpu:CPU\|vDFFE:data_address_register " "Elaborating entity \"vDFFE\" for hierarchy \"cpu:CPU\|vDFFE:data_address_register\"" {  } { { "../CPEN211-Lab8/Lab8-Verilog/cpu.v" "data_address_register" { Text "C:/Users/HP USER/Documents/CPEN 2nd year/CPEN 211/Labs/Lab 8 - All/Lab8-directory/CPEN211-Lab8/Lab8-Verilog/cpu.v" 110 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605191163455 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mux2 cpu:CPU\|Mux2:addr_mux " "Elaborating entity \"Mux2\" for hierarchy \"cpu:CPU\|Mux2:addr_mux\"" {  } { { "../CPEN211-Lab8/Lab8-Verilog/cpu.v" "addr_mux" { Text "C:/Users/HP USER/Documents/CPEN 2nd year/CPEN 211/Labs/Lab 8 - All/Lab8-directory/CPEN211-Lab8/Lab8-Verilog/cpu.v" 111 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605191163459 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RAM RAM:MEM " "Elaborating entity \"RAM\" for hierarchy \"RAM:MEM\"" {  } { { "../CPEN211-Lab8/Lab8-Verilog/lab8_top.v" "MEM" { Text "C:/Users/HP USER/Documents/CPEN 2nd year/CPEN 211/Labs/Lab 8 - All/Lab8-directory/CPEN211-Lab8/Lab8-Verilog/lab8_top.v" 47 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605191163465 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "memoryIO memoryIO:IO " "Elaborating entity \"memoryIO\" for hierarchy \"memoryIO:IO\"" {  } { { "../CPEN211-Lab8/Lab8-Verilog/lab8_top.v" "IO" { Text "C:/Users/HP USER/Documents/CPEN 2nd year/CPEN 211/Labs/Lab 8 - All/Lab8-directory/CPEN211-Lab8/Lab8-Verilog/lab8_top.v" 55 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605191163508 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vDFFE memoryIO:IO\|vDFFE:LED " "Elaborating entity \"vDFFE\" for hierarchy \"memoryIO:IO\|vDFFE:LED\"" {  } { { "../CPEN211-Lab8/Lab8-Verilog/lab8_top.v" "LED" { Text "C:/Users/HP USER/Documents/CPEN 2nd year/CPEN 211/Labs/Lab 8 - All/Lab8-directory/CPEN211-Lab8/Lab8-Verilog/lab8_top.v" 137 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605191163518 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "read_writeRAM read_writeRAM:RW " "Elaborating entity \"read_writeRAM\" for hierarchy \"read_writeRAM:RW\"" {  } { { "../CPEN211-Lab8/Lab8-Verilog/lab8_top.v" "RW" { Text "C:/Users/HP USER/Documents/CPEN 2nd year/CPEN 211/Labs/Lab 8 - All/Lab8-directory/CPEN211-Lab8/Lab8-Verilog/lab8_top.v" 66 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605191163521 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 lab8_top.v(151) " "Verilog HDL assignment warning at lab8_top.v(151): truncated value with size 32 to match size of target (1)" {  } { { "../CPEN211-Lab8/Lab8-Verilog/lab8_top.v" "" { Text "C:/Users/HP USER/Documents/CPEN 2nd year/CPEN 211/Labs/Lab 8 - All/Lab8-directory/CPEN211-Lab8/Lab8-Verilog/lab8_top.v" 151 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1605191163521 "|lab8_top|read_writeRAM:RW"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 lab8_top.v(152) " "Verilog HDL assignment warning at lab8_top.v(152): truncated value with size 32 to match size of target (1)" {  } { { "../CPEN211-Lab8/Lab8-Verilog/lab8_top.v" "" { Text "C:/Users/HP USER/Documents/CPEN 2nd year/CPEN 211/Labs/Lab 8 - All/Lab8-directory/CPEN211-Lab8/Lab8-Verilog/lab8_top.v" 152 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1605191163521 "|lab8_top|read_writeRAM:RW"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 lab8_top.v(154) " "Verilog HDL assignment warning at lab8_top.v(154): truncated value with size 32 to match size of target (1)" {  } { { "../CPEN211-Lab8/Lab8-Verilog/lab8_top.v" "" { Text "C:/Users/HP USER/Documents/CPEN 2nd year/CPEN 211/Labs/Lab 8 - All/Lab8-directory/CPEN211-Lab8/Lab8-Verilog/lab8_top.v" 154 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1605191163522 "|lab8_top|read_writeRAM:RW"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 lab8_top.v(155) " "Verilog HDL assignment warning at lab8_top.v(155): truncated value with size 32 to match size of target (1)" {  } { { "../CPEN211-Lab8/Lab8-Verilog/lab8_top.v" "" { Text "C:/Users/HP USER/Documents/CPEN 2nd year/CPEN 211/Labs/Lab 8 - All/Lab8-directory/CPEN211-Lab8/Lab8-Verilog/lab8_top.v" 155 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1605191163522 "|lab8_top|read_writeRAM:RW"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sseg sseg:hex0 " "Elaborating entity \"sseg\" for hierarchy \"sseg:hex0\"" {  } { { "../CPEN211-Lab8/Lab8-Verilog/lab8_top.v" "hex0" { Text "C:/Users/HP USER/Documents/CPEN 2nd year/CPEN 211/Labs/Lab 8 - All/Lab8-directory/CPEN211-Lab8/Lab8-Verilog/lab8_top.v" 68 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605191163535 ""}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"read_data\[15\]\" " "Converted tri-state node \"read_data\[15\]\" into a selector" {  } { { "../CPEN211-Lab8/Lab8-Verilog/mux_dff.v" "" { Text "C:/Users/HP USER/Documents/CPEN 2nd year/CPEN 211/Labs/Lab 8 - All/Lab8-directory/CPEN211-Lab8/Lab8-Verilog/mux_dff.v" 102 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1605191164025 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"read_data\[14\]\" " "Converted tri-state node \"read_data\[14\]\" into a selector" {  } { { "../CPEN211-Lab8/Lab8-Verilog/mux_dff.v" "" { Text "C:/Users/HP USER/Documents/CPEN 2nd year/CPEN 211/Labs/Lab 8 - All/Lab8-directory/CPEN211-Lab8/Lab8-Verilog/mux_dff.v" 102 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1605191164025 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"read_data\[13\]\" " "Converted tri-state node \"read_data\[13\]\" into a selector" {  } { { "../CPEN211-Lab8/Lab8-Verilog/mux_dff.v" "" { Text "C:/Users/HP USER/Documents/CPEN 2nd year/CPEN 211/Labs/Lab 8 - All/Lab8-directory/CPEN211-Lab8/Lab8-Verilog/mux_dff.v" 102 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1605191164025 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"read_data\[12\]\" " "Converted tri-state node \"read_data\[12\]\" into a selector" {  } { { "../CPEN211-Lab8/Lab8-Verilog/mux_dff.v" "" { Text "C:/Users/HP USER/Documents/CPEN 2nd year/CPEN 211/Labs/Lab 8 - All/Lab8-directory/CPEN211-Lab8/Lab8-Verilog/mux_dff.v" 102 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1605191164025 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"read_data\[11\]\" " "Converted tri-state node \"read_data\[11\]\" into a selector" {  } { { "../CPEN211-Lab8/Lab8-Verilog/mux_dff.v" "" { Text "C:/Users/HP USER/Documents/CPEN 2nd year/CPEN 211/Labs/Lab 8 - All/Lab8-directory/CPEN211-Lab8/Lab8-Verilog/mux_dff.v" 102 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1605191164025 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"read_data\[10\]\" " "Converted tri-state node \"read_data\[10\]\" into a selector" {  } { { "../CPEN211-Lab8/Lab8-Verilog/mux_dff.v" "" { Text "C:/Users/HP USER/Documents/CPEN 2nd year/CPEN 211/Labs/Lab 8 - All/Lab8-directory/CPEN211-Lab8/Lab8-Verilog/mux_dff.v" 102 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1605191164025 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"read_data\[9\]\" " "Converted tri-state node \"read_data\[9\]\" into a selector" {  } { { "../CPEN211-Lab8/Lab8-Verilog/mux_dff.v" "" { Text "C:/Users/HP USER/Documents/CPEN 2nd year/CPEN 211/Labs/Lab 8 - All/Lab8-directory/CPEN211-Lab8/Lab8-Verilog/mux_dff.v" 102 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1605191164025 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"read_data\[8\]\" " "Converted tri-state node \"read_data\[8\]\" into a selector" {  } { { "../CPEN211-Lab8/Lab8-Verilog/mux_dff.v" "" { Text "C:/Users/HP USER/Documents/CPEN 2nd year/CPEN 211/Labs/Lab 8 - All/Lab8-directory/CPEN211-Lab8/Lab8-Verilog/mux_dff.v" 102 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1605191164025 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"read_data\[7\]\" " "Converted tri-state node \"read_data\[7\]\" into a selector" {  } { { "../CPEN211-Lab8/Lab8-Verilog/mux_dff.v" "" { Text "C:/Users/HP USER/Documents/CPEN 2nd year/CPEN 211/Labs/Lab 8 - All/Lab8-directory/CPEN211-Lab8/Lab8-Verilog/mux_dff.v" 102 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1605191164025 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"read_data\[6\]\" " "Converted tri-state node \"read_data\[6\]\" into a selector" {  } { { "../CPEN211-Lab8/Lab8-Verilog/mux_dff.v" "" { Text "C:/Users/HP USER/Documents/CPEN 2nd year/CPEN 211/Labs/Lab 8 - All/Lab8-directory/CPEN211-Lab8/Lab8-Verilog/mux_dff.v" 102 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1605191164025 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"read_data\[5\]\" " "Converted tri-state node \"read_data\[5\]\" into a selector" {  } { { "../CPEN211-Lab8/Lab8-Verilog/mux_dff.v" "" { Text "C:/Users/HP USER/Documents/CPEN 2nd year/CPEN 211/Labs/Lab 8 - All/Lab8-directory/CPEN211-Lab8/Lab8-Verilog/mux_dff.v" 102 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1605191164025 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"read_data\[4\]\" " "Converted tri-state node \"read_data\[4\]\" into a selector" {  } { { "../CPEN211-Lab8/Lab8-Verilog/mux_dff.v" "" { Text "C:/Users/HP USER/Documents/CPEN 2nd year/CPEN 211/Labs/Lab 8 - All/Lab8-directory/CPEN211-Lab8/Lab8-Verilog/mux_dff.v" 102 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1605191164025 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"read_data\[3\]\" " "Converted tri-state node \"read_data\[3\]\" into a selector" {  } { { "../CPEN211-Lab8/Lab8-Verilog/mux_dff.v" "" { Text "C:/Users/HP USER/Documents/CPEN 2nd year/CPEN 211/Labs/Lab 8 - All/Lab8-directory/CPEN211-Lab8/Lab8-Verilog/mux_dff.v" 102 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1605191164025 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"read_data\[2\]\" " "Converted tri-state node \"read_data\[2\]\" into a selector" {  } { { "../CPEN211-Lab8/Lab8-Verilog/mux_dff.v" "" { Text "C:/Users/HP USER/Documents/CPEN 2nd year/CPEN 211/Labs/Lab 8 - All/Lab8-directory/CPEN211-Lab8/Lab8-Verilog/mux_dff.v" 102 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1605191164025 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"read_data\[1\]\" " "Converted tri-state node \"read_data\[1\]\" into a selector" {  } { { "../CPEN211-Lab8/Lab8-Verilog/mux_dff.v" "" { Text "C:/Users/HP USER/Documents/CPEN 2nd year/CPEN 211/Labs/Lab 8 - All/Lab8-directory/CPEN211-Lab8/Lab8-Verilog/mux_dff.v" 102 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1605191164025 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"read_data\[0\]\" " "Converted tri-state node \"read_data\[0\]\" into a selector" {  } { { "../CPEN211-Lab8/Lab8-Verilog/mux_dff.v" "" { Text "C:/Users/HP USER/Documents/CPEN 2nd year/CPEN 211/Labs/Lab 8 - All/Lab8-directory/CPEN211-Lab8/Lab8-Verilog/mux_dff.v" 102 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1605191164025 ""}  } {  } 0 13046 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "Analysis & Synthesis" 0 -1 1605191164025 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "RAM:MEM\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"RAM:MEM\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1605191164852 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 16 " "Parameter WIDTH_A set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1605191164852 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 8 " "Parameter WIDTHAD_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1605191164852 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 256 " "Parameter NUMWORDS_A set to 256" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1605191164852 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 16 " "Parameter WIDTH_B set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1605191164852 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 8 " "Parameter WIDTHAD_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1605191164852 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 256 " "Parameter NUMWORDS_B set to 256" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1605191164852 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1605191164852 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1605191164852 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1605191164852 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1605191164852 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1605191164852 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1605191164852 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1605191164852 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/lab8_top.ram0_RAM_435e26e7.hdl.mif " "Parameter INIT_FILE set to db/lab8_top.ram0_RAM_435e26e7.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1605191164852 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1605191164852 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1605191164852 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1605191164852 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "RAM:MEM\|altsyncram:mem_rtl_0 " "Elaborated megafunction instantiation \"RAM:MEM\|altsyncram:mem_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605191164976 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "RAM:MEM\|altsyncram:mem_rtl_0 " "Instantiated megafunction \"RAM:MEM\|altsyncram:mem_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605191164976 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 16 " "Parameter \"WIDTH_A\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605191164976 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 8 " "Parameter \"WIDTHAD_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605191164976 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 256 " "Parameter \"NUMWORDS_A\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605191164976 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 16 " "Parameter \"WIDTH_B\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605191164976 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 8 " "Parameter \"WIDTHAD_B\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605191164976 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 256 " "Parameter \"NUMWORDS_B\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605191164976 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605191164976 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605191164976 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605191164976 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605191164976 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605191164976 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605191164976 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605191164976 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/lab8_top.ram0_RAM_435e26e7.hdl.mif " "Parameter \"INIT_FILE\" = \"db/lab8_top.ram0_RAM_435e26e7.hdl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605191164976 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter \"READ_DURING_WRITE_MODE_MIXED_PORTS\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605191164976 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1605191164976 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_bdr1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_bdr1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_bdr1 " "Found entity 1: altsyncram_bdr1" {  } { { "db/altsyncram_bdr1.tdf" "" { Text "C:/Users/HP USER/Documents/CPEN 2nd year/CPEN 211/Labs/Lab 8 - All/Lab8-directory/Quartus/db/altsyncram_bdr1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605191165027 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605191165027 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[9\] GND " "Pin \"LEDR\[9\]\" is stuck at GND" {  } { { "../CPEN211-Lab8/Lab8-Verilog/lab8_top.v" "" { Text "C:/Users/HP USER/Documents/CPEN 2nd year/CPEN 211/Labs/Lab 8 - All/Lab8-directory/CPEN211-Lab8/Lab8-Verilog/lab8_top.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1605191165640 "|lab8_top|LEDR[9]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1605191165640 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1605191165730 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/HP USER/Documents/CPEN 2nd year/CPEN 211/Labs/Lab 8 - All/Lab8-directory/Quartus/output_files/lab8_top.map.smsg " "Generated suppressed messages file C:/Users/HP USER/Documents/CPEN 2nd year/CPEN 211/Labs/Lab 8 - All/Lab8-directory/Quartus/output_files/lab8_top.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605191166876 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1605191167134 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605191167134 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "5 " "Design contains 5 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[0\] " "No output dependent on input pin \"KEY\[0\]\"" {  } { { "../CPEN211-Lab8/Lab8-Verilog/lab8_top.v" "" { Text "C:/Users/HP USER/Documents/CPEN 2nd year/CPEN 211/Labs/Lab 8 - All/Lab8-directory/CPEN211-Lab8/Lab8-Verilog/lab8_top.v" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1605191167289 "|lab8_top|KEY[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[2\] " "No output dependent on input pin \"KEY\[2\]\"" {  } { { "../CPEN211-Lab8/Lab8-Verilog/lab8_top.v" "" { Text "C:/Users/HP USER/Documents/CPEN 2nd year/CPEN 211/Labs/Lab 8 - All/Lab8-directory/CPEN211-Lab8/Lab8-Verilog/lab8_top.v" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1605191167289 "|lab8_top|KEY[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[3\] " "No output dependent on input pin \"KEY\[3\]\"" {  } { { "../CPEN211-Lab8/Lab8-Verilog/lab8_top.v" "" { Text "C:/Users/HP USER/Documents/CPEN 2nd year/CPEN 211/Labs/Lab 8 - All/Lab8-directory/CPEN211-Lab8/Lab8-Verilog/lab8_top.v" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1605191167289 "|lab8_top|KEY[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[8\] " "No output dependent on input pin \"SW\[8\]\"" {  } { { "../CPEN211-Lab8/Lab8-Verilog/lab8_top.v" "" { Text "C:/Users/HP USER/Documents/CPEN 2nd year/CPEN 211/Labs/Lab 8 - All/Lab8-directory/CPEN211-Lab8/Lab8-Verilog/lab8_top.v" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1605191167289 "|lab8_top|SW[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[9\] " "No output dependent on input pin \"SW\[9\]\"" {  } { { "../CPEN211-Lab8/Lab8-Verilog/lab8_top.v" "" { Text "C:/Users/HP USER/Documents/CPEN 2nd year/CPEN 211/Labs/Lab 8 - All/Lab8-directory/CPEN211-Lab8/Lab8-Verilog/lab8_top.v" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1605191167289 "|lab8_top|SW[9]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1605191167289 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "800 " "Implemented 800 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "15 " "Implemented 15 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1605191167292 ""} { "Info" "ICUT_CUT_TM_OPINS" "52 " "Implemented 52 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1605191167292 ""} { "Info" "ICUT_CUT_TM_LCELLS" "717 " "Implemented 717 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1605191167292 ""} { "Info" "ICUT_CUT_TM_RAMS" "16 " "Implemented 16 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1605191167292 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1605191167292 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 38 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 38 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4839 " "Peak virtual memory: 4839 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1605191167348 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Nov 12 06:26:07 2020 " "Processing ended: Thu Nov 12 06:26:07 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1605191167348 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:15 " "Elapsed time: 00:00:15" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1605191167348 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:30 " "Total CPU time (on all processors): 00:00:30" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1605191167348 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1605191167348 ""}
