#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Wed Apr 23 18:24:27 2025
# Process ID: 9956
# Current directory: Z:/25Spring/Vivado_lab/projects/project_3/project_3.runs/synth_1
# Command line: vivado.exe -log TB_sc_computer.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source TB_sc_computer.tcl
# Log file: Z:/25Spring/Vivado_lab/projects/project_3/project_3.runs/synth_1/TB_sc_computer.vds
# Journal file: Z:/25Spring/Vivado_lab/projects/project_3/project_3.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source TB_sc_computer.tcl -notrace
Command: synth_design -top TB_sc_computer -part xc7a50tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a50t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a50t'
INFO: [Device 21-403] Loading part xc7a50tcsg324-1
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 9404 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 831.707 ; gain = 178.117
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'TB_sc_computer' [Z:/25Spring/Vivado_lab/lab3/src/sim/TB_sc_computer.v:23]
	Parameter CYC bound to: 5 - type: integer 
WARNING: [Synth 8-85] always block has no event control specified [Z:/25Spring/Vivado_lab/lab3/src/sim/TB_sc_computer.v:44]
WARNING: [Synth 8-85] always block has no event control specified [Z:/25Spring/Vivado_lab/lab3/src/sim/TB_sc_computer.v:46]
INFO: [Synth 8-6157] synthesizing module 'sc_computer' [Z:/25Spring/Vivado_lab/lab3/src/src/sc_computer.v:7]
INFO: [Synth 8-6157] synthesizing module 'sc_cpu' [Z:/25Spring/Vivado_lab/lab3/src/src/sc_cpu.v:1]
INFO: [Synth 8-6157] synthesizing module 'dff32' [Z:/25Spring/Vivado_lab/lab3/src/src/dff32.v:1]
INFO: [Synth 8-6155] done synthesizing module 'dff32' (1#1) [Z:/25Spring/Vivado_lab/lab3/src/src/dff32.v:1]
INFO: [Synth 8-6157] synthesizing module 'immext' [Z:/25Spring/Vivado_lab/lab2/src/immext.v:1]
INFO: [Synth 8-6155] done synthesizing module 'immext' (2#1) [Z:/25Spring/Vivado_lab/lab2/src/immext.v:1]
INFO: [Synth 8-6157] synthesizing module 'regfile' [Z:/25Spring/Vivado_lab/lab3/src/src/regfile.v:1]
INFO: [Synth 8-6155] done synthesizing module 'regfile' (3#1) [Z:/25Spring/Vivado_lab/lab3/src/src/regfile.v:1]
INFO: [Synth 8-6157] synthesizing module 'sc_cu' [Z:/25Spring/Vivado_lab/lab2/src/sc_cu.v:1]
INFO: [Synth 8-6155] done synthesizing module 'sc_cu' (4#1) [Z:/25Spring/Vivado_lab/lab2/src/sc_cu.v:1]
INFO: [Synth 8-6157] synthesizing module 'alu' [Z:/25Spring/Vivado_lab/lab1/src/alu.v:1]
INFO: [Synth 8-6155] done synthesizing module 'alu' (5#1) [Z:/25Spring/Vivado_lab/lab1/src/alu.v:1]
INFO: [Synth 8-6157] synthesizing module 'mux4x32' [Z:/25Spring/Vivado_lab/lab3/src/src/mux4x32.v:1]
INFO: [Synth 8-6155] done synthesizing module 'mux4x32' (6#1) [Z:/25Spring/Vivado_lab/lab3/src/src/mux4x32.v:1]
INFO: [Synth 8-6157] synthesizing module 'mux2x32' [Z:/25Spring/Vivado_lab/lab3/src/src/mux2x32.v:1]
INFO: [Synth 8-6155] done synthesizing module 'mux2x32' (7#1) [Z:/25Spring/Vivado_lab/lab3/src/src/mux2x32.v:1]
INFO: [Synth 8-6157] synthesizing module 'cla32' [Z:/25Spring/Vivado_lab/lab3/src/src/cla32.v:1]
INFO: [Synth 8-6155] done synthesizing module 'cla32' (8#1) [Z:/25Spring/Vivado_lab/lab3/src/src/cla32.v:1]
WARNING: [Synth 8-7023] instance 'pcplus4' of module 'cla32' has 4 connections declared, but only 3 given [Z:/25Spring/Vivado_lab/lab3/src/src/sc_cpu.v:86]
WARNING: [Synth 8-7023] instance 'branch_adr' of module 'cla32' has 4 connections declared, but only 3 given [Z:/25Spring/Vivado_lab/lab3/src/src/sc_cpu.v:92]
WARNING: [Synth 8-7023] instance 'genjalrpc' of module 'cla32' has 4 connections declared, but only 3 given [Z:/25Spring/Vivado_lab/lab3/src/src/sc_cpu.v:98]
INFO: [Synth 8-6155] done synthesizing module 'sc_cpu' (9#1) [Z:/25Spring/Vivado_lab/lab3/src/src/sc_cpu.v:1]
INFO: [Synth 8-6157] synthesizing module 'sc_instmem' [Z:/25Spring/Vivado_lab/lab3/src/src/sc_instmem.v:1]
INFO: [Synth 8-6157] synthesizing module 'lpm_rom_irom' [Z:/25Spring/Vivado_lab/projects/project_3/project_3.runs/synth_1/.Xil/Vivado-9956-HUANGYILUMA58AA/realtime/lpm_rom_irom_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'lpm_rom_irom' (10#1) [Z:/25Spring/Vivado_lab/projects/project_3/project_3.runs/synth_1/.Xil/Vivado-9956-HUANGYILUMA58AA/realtime/lpm_rom_irom_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'sc_instmem' (11#1) [Z:/25Spring/Vivado_lab/lab3/src/src/sc_instmem.v:1]
INFO: [Synth 8-6157] synthesizing module 'sc_datamem' [Z:/25Spring/Vivado_lab/lab3/src/src/sc_datamem.v:1]
INFO: [Synth 8-6157] synthesizing module 'lpm_ram_dq_dram' [Z:/25Spring/Vivado_lab/projects/project_3/project_3.runs/synth_1/.Xil/Vivado-9956-HUANGYILUMA58AA/realtime/lpm_ram_dq_dram_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'lpm_ram_dq_dram' (12#1) [Z:/25Spring/Vivado_lab/projects/project_3/project_3.runs/synth_1/.Xil/Vivado-9956-HUANGYILUMA58AA/realtime/lpm_ram_dq_dram_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'sc_datamem' (13#1) [Z:/25Spring/Vivado_lab/lab3/src/src/sc_datamem.v:1]
INFO: [Synth 8-6155] done synthesizing module 'sc_computer' (14#1) [Z:/25Spring/Vivado_lab/lab3/src/src/sc_computer.v:7]
INFO: [Synth 8-6155] done synthesizing module 'TB_sc_computer' (15#1) [Z:/25Spring/Vivado_lab/lab3/src/sim/TB_sc_computer.v:23]
WARNING: [Synth 8-3331] design sc_datamem has unconnected port addr[31]
WARNING: [Synth 8-3331] design sc_datamem has unconnected port addr[30]
WARNING: [Synth 8-3331] design sc_datamem has unconnected port addr[29]
WARNING: [Synth 8-3331] design sc_datamem has unconnected port addr[28]
WARNING: [Synth 8-3331] design sc_datamem has unconnected port addr[27]
WARNING: [Synth 8-3331] design sc_datamem has unconnected port addr[26]
WARNING: [Synth 8-3331] design sc_datamem has unconnected port addr[25]
WARNING: [Synth 8-3331] design sc_datamem has unconnected port addr[24]
WARNING: [Synth 8-3331] design sc_datamem has unconnected port addr[23]
WARNING: [Synth 8-3331] design sc_datamem has unconnected port addr[22]
WARNING: [Synth 8-3331] design sc_datamem has unconnected port addr[21]
WARNING: [Synth 8-3331] design sc_datamem has unconnected port addr[20]
WARNING: [Synth 8-3331] design sc_datamem has unconnected port addr[19]
WARNING: [Synth 8-3331] design sc_datamem has unconnected port addr[18]
WARNING: [Synth 8-3331] design sc_datamem has unconnected port addr[17]
WARNING: [Synth 8-3331] design sc_datamem has unconnected port addr[16]
WARNING: [Synth 8-3331] design sc_datamem has unconnected port addr[15]
WARNING: [Synth 8-3331] design sc_datamem has unconnected port addr[14]
WARNING: [Synth 8-3331] design sc_datamem has unconnected port addr[13]
WARNING: [Synth 8-3331] design sc_datamem has unconnected port addr[12]
WARNING: [Synth 8-3331] design sc_datamem has unconnected port addr[11]
WARNING: [Synth 8-3331] design sc_datamem has unconnected port addr[10]
WARNING: [Synth 8-3331] design sc_datamem has unconnected port addr[9]
WARNING: [Synth 8-3331] design sc_datamem has unconnected port addr[8]
WARNING: [Synth 8-3331] design sc_datamem has unconnected port addr[7]
WARNING: [Synth 8-3331] design sc_datamem has unconnected port addr[1]
WARNING: [Synth 8-3331] design sc_datamem has unconnected port addr[0]
WARNING: [Synth 8-3331] design sc_instmem has unconnected port addr[31]
WARNING: [Synth 8-3331] design sc_instmem has unconnected port addr[30]
WARNING: [Synth 8-3331] design sc_instmem has unconnected port addr[29]
WARNING: [Synth 8-3331] design sc_instmem has unconnected port addr[28]
WARNING: [Synth 8-3331] design sc_instmem has unconnected port addr[27]
WARNING: [Synth 8-3331] design sc_instmem has unconnected port addr[26]
WARNING: [Synth 8-3331] design sc_instmem has unconnected port addr[25]
WARNING: [Synth 8-3331] design sc_instmem has unconnected port addr[24]
WARNING: [Synth 8-3331] design sc_instmem has unconnected port addr[23]
WARNING: [Synth 8-3331] design sc_instmem has unconnected port addr[22]
WARNING: [Synth 8-3331] design sc_instmem has unconnected port addr[21]
WARNING: [Synth 8-3331] design sc_instmem has unconnected port addr[20]
WARNING: [Synth 8-3331] design sc_instmem has unconnected port addr[19]
WARNING: [Synth 8-3331] design sc_instmem has unconnected port addr[18]
WARNING: [Synth 8-3331] design sc_instmem has unconnected port addr[17]
WARNING: [Synth 8-3331] design sc_instmem has unconnected port addr[16]
WARNING: [Synth 8-3331] design sc_instmem has unconnected port addr[15]
WARNING: [Synth 8-3331] design sc_instmem has unconnected port addr[14]
WARNING: [Synth 8-3331] design sc_instmem has unconnected port addr[13]
WARNING: [Synth 8-3331] design sc_instmem has unconnected port addr[12]
WARNING: [Synth 8-3331] design sc_instmem has unconnected port addr[11]
WARNING: [Synth 8-3331] design sc_instmem has unconnected port addr[10]
WARNING: [Synth 8-3331] design sc_instmem has unconnected port addr[9]
WARNING: [Synth 8-3331] design sc_instmem has unconnected port addr[8]
WARNING: [Synth 8-3331] design sc_instmem has unconnected port addr[1]
WARNING: [Synth 8-3331] design sc_instmem has unconnected port addr[0]
WARNING: [Synth 8-3331] design cla32 has unconnected port x2[31]
WARNING: [Synth 8-3331] design cla32 has unconnected port x2[30]
WARNING: [Synth 8-3331] design cla32 has unconnected port x2[29]
WARNING: [Synth 8-3331] design cla32 has unconnected port x2[28]
WARNING: [Synth 8-3331] design cla32 has unconnected port x2[27]
WARNING: [Synth 8-3331] design cla32 has unconnected port x2[26]
WARNING: [Synth 8-3331] design cla32 has unconnected port x2[25]
WARNING: [Synth 8-3331] design cla32 has unconnected port x2[24]
WARNING: [Synth 8-3331] design cla32 has unconnected port x2[23]
WARNING: [Synth 8-3331] design cla32 has unconnected port x2[22]
WARNING: [Synth 8-3331] design cla32 has unconnected port x2[21]
WARNING: [Synth 8-3331] design cla32 has unconnected port x2[20]
WARNING: [Synth 8-3331] design cla32 has unconnected port x2[19]
WARNING: [Synth 8-3331] design cla32 has unconnected port x2[18]
WARNING: [Synth 8-3331] design cla32 has unconnected port x2[17]
WARNING: [Synth 8-3331] design cla32 has unconnected port x2[16]
WARNING: [Synth 8-3331] design cla32 has unconnected port x2[15]
WARNING: [Synth 8-3331] design cla32 has unconnected port x2[14]
WARNING: [Synth 8-3331] design cla32 has unconnected port x2[13]
WARNING: [Synth 8-3331] design cla32 has unconnected port x2[12]
WARNING: [Synth 8-3331] design cla32 has unconnected port x2[11]
WARNING: [Synth 8-3331] design cla32 has unconnected port x2[10]
WARNING: [Synth 8-3331] design cla32 has unconnected port x2[9]
WARNING: [Synth 8-3331] design cla32 has unconnected port x2[8]
WARNING: [Synth 8-3331] design cla32 has unconnected port x2[7]
WARNING: [Synth 8-3331] design cla32 has unconnected port x2[6]
WARNING: [Synth 8-3331] design cla32 has unconnected port x2[5]
WARNING: [Synth 8-3331] design cla32 has unconnected port x2[4]
WARNING: [Synth 8-3331] design cla32 has unconnected port x2[3]
WARNING: [Synth 8-3331] design cla32 has unconnected port x2[2]
WARNING: [Synth 8-3331] design cla32 has unconnected port x2[1]
WARNING: [Synth 8-3331] design cla32 has unconnected port x2[0]
WARNING: [Synth 8-3331] design sc_cu has unconnected port inst[31]
WARNING: [Synth 8-3331] design sc_cu has unconnected port inst[29]
WARNING: [Synth 8-3331] design sc_cu has unconnected port inst[28]
WARNING: [Synth 8-3331] design sc_cu has unconnected port inst[27]
WARNING: [Synth 8-3331] design sc_cu has unconnected port inst[26]
WARNING: [Synth 8-3331] design sc_cu has unconnected port inst[25]
WARNING: [Synth 8-3331] design sc_cu has unconnected port inst[24]
WARNING: [Synth 8-3331] design sc_cu has unconnected port inst[23]
WARNING: [Synth 8-3331] design sc_cu has unconnected port inst[22]
WARNING: [Synth 8-3331] design sc_cu has unconnected port inst[21]
WARNING: [Synth 8-3331] design sc_cu has unconnected port inst[20]
WARNING: [Synth 8-3331] design sc_cu has unconnected port inst[19]
WARNING: [Synth 8-3331] design sc_cu has unconnected port inst[18]
WARNING: [Synth 8-3331] design sc_cu has unconnected port inst[17]
WARNING: [Synth 8-3331] design sc_cu has unconnected port inst[16]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 898.355 ; gain = 244.766
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 898.355 ; gain = 244.766
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 898.355 ; gain = 244.766
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [z:/25Spring/Vivado_lab/projects/project_3/project_3.srcs/sources_1/ip/lpm_rom_irom/lpm_rom_irom/lpm_rom_irom_in_context.xdc] for cell 'computer/imem/irom'
Finished Parsing XDC File [z:/25Spring/Vivado_lab/projects/project_3/project_3.srcs/sources_1/ip/lpm_rom_irom/lpm_rom_irom/lpm_rom_irom_in_context.xdc] for cell 'computer/imem/irom'
Parsing XDC File [z:/25Spring/Vivado_lab/projects/project_3/project_3.srcs/sources_1/ip/lpm_ram_dq_dram_1/lpm_ram_dq_dram/lpm_ram_dq_dram_in_context.xdc] for cell 'computer/dmem/dram'
Finished Parsing XDC File [z:/25Spring/Vivado_lab/projects/project_3/project_3.srcs/sources_1/ip/lpm_ram_dq_dram_1/lpm_ram_dq_dram/lpm_ram_dq_dram_in_context.xdc] for cell 'computer/dmem/dram'
Parsing XDC File [Z:/25Spring/Vivado_lab/projects/project_3/project_3.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [Z:/25Spring/Vivado_lab/projects/project_3/project_3.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1008.273 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.018 . Memory (MB): peak = 1008.273 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:10 ; elapsed = 00:00:12 . Memory (MB): peak = 1008.273 ; gain = 354.684
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a50tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:10 ; elapsed = 00:00:12 . Memory (MB): peak = 1008.273 ; gain = 354.684
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for computer/imem/irom. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for computer/dmem/dram. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:10 ; elapsed = 00:00:12 . Memory (MB): peak = 1008.273 ; gain = 354.684
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 1008.273 ; gain = 354.684
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 4     
	   3 Input     32 Bit       Adders := 1     
+---XORs : 
	   2 Input     32 Bit         XORs := 1     
+---Registers : 
	               32 Bit    Registers := 32    
+---Muxes : 
	   3 Input     32 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 6     
	   4 Input     32 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 31    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module dff32 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module immext 
Detailed RTL Component Info : 
+---Muxes : 
	   3 Input     32 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 3     
Module regfile 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 31    
+---Muxes : 
	   2 Input      1 Bit        Muxes := 31    
Module alu 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   3 Input     32 Bit       Adders := 1     
+---XORs : 
	   2 Input     32 Bit         XORs := 1     
Module mux4x32 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     32 Bit        Muxes := 1     
Module mux2x32 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module cla32 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 120 (col length:60)
BRAMs: 150 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:41 ; elapsed = 00:00:43 . Memory (MB): peak = 1008.273 ; gain = 354.684
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:53 ; elapsed = 00:00:55 . Memory (MB): peak = 1008.273 ; gain = 354.684
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:01:03 ; elapsed = 00:01:06 . Memory (MB): peak = 1008.273 ; gain = 354.684
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
CRITICAL WARNING: [Synth 8-5971] Combinational loop found in the design within module (TB_sc_computer) during invertor optimization at instance (i_2120) [Z:/25Spring/Vivado_lab/lab1/src/alu.v:8]
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:01:09 ; elapsed = 00:01:12 . Memory (MB): peak = 1061.012 ; gain = 407.422
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:12 ; elapsed = 00:01:15 . Memory (MB): peak = 1073.816 ; gain = 420.227
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:12 ; elapsed = 00:01:15 . Memory (MB): peak = 1073.816 ; gain = 420.227
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:12 ; elapsed = 00:01:15 . Memory (MB): peak = 1073.816 ; gain = 420.227
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:12 ; elapsed = 00:01:15 . Memory (MB): peak = 1073.816 ; gain = 420.227
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:12 ; elapsed = 00:01:15 . Memory (MB): peak = 1073.816 ; gain = 420.227
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:12 ; elapsed = 00:01:15 . Memory (MB): peak = 1073.816 ; gain = 420.227
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+----------------+----------+
|      |BlackBox name   |Instances |
+------+----------------+----------+
|1     |lpm_ram_dq_dram |         1|
|2     |lpm_rom_irom    |         1|
+------+----------------+----------+

Report Cell Usage: 
+------+----------------+------+
|      |Cell            |Count |
+------+----------------+------+
|1     |lpm_ram_dq_dram |     1|
|2     |lpm_rom_irom    |     1|
|3     |BUFG            |     1|
|4     |CARRY4          |    40|
|5     |LUT1            |    15|
|6     |LUT2            |   135|
|7     |LUT3            |    97|
|8     |LUT4            |    99|
|9     |LUT5            |   232|
|10    |LUT6            |   873|
|11    |MUXF7           |   256|
|12    |FDRE            |  1024|
|13    |OBUF            |    98|
+------+----------------+------+

Report Instance Areas: 
+------+-----------------+------------+------+
|      |Instance         |Module      |Cells |
+------+-----------------+------------+------+
|1     |top              |            |  2934|
|2     |  computer       |sc_computer |  2834|
|3     |    cpu          |sc_cpu      |  2129|
|4     |      al_unit    |alu         |    17|
|5     |      branch_adr |cla32       |     8|
|6     |      genjalrpc  |cla32_0     |     8|
|7     |      ip         |dff32       |    39|
|8     |      pcplus4    |cla32_1     |     8|
|9     |      rf         |regfile     |  2049|
|10    |    dmem         |sc_datamem  |    34|
|11    |    imem         |sc_instmem  |   671|
+------+-----------------+------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:12 ; elapsed = 00:01:15 . Memory (MB): peak = 1073.816 ; gain = 420.227
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 1 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:01:06 ; elapsed = 00:01:13 . Memory (MB): peak = 1073.816 ; gain = 310.309
Synthesis Optimization Complete : Time (s): cpu = 00:01:13 ; elapsed = 00:01:15 . Memory (MB): peak = 1073.816 ; gain = 420.227
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 296 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1089.863 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
42 Infos, 105 Warnings, 1 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:19 ; elapsed = 00:01:24 . Memory (MB): peak = 1089.863 ; gain = 677.809
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1089.863 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'Z:/25Spring/Vivado_lab/projects/project_3/project_3.runs/synth_1/TB_sc_computer.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file TB_sc_computer_utilization_synth.rpt -pb TB_sc_computer_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Wed Apr 23 18:25:58 2025...
