{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1461116609025 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus II 64-Bit " "Running Quartus II 64-Bit EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1461116609025 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Apr 19 21:43:18 2016 " "Processing started: Tue Apr 19 21:43:18 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1461116609025 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1461116609025 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off firzol -c firzol " "Command: quartus_eda --read_settings_files=off --write_settings_files=off firzol -c firzol" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1461116609025 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "firzol_7_1200mv_85c_slow.vho G:/Rapid Prototyping/DSPFPGA/SemesterProject/FIRZOL/simulation/modelsim/ simulation " "Generated file firzol_7_1200mv_85c_slow.vho in folder \"G:/Rapid Prototyping/DSPFPGA/SemesterProject/FIRZOL/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1461116609827 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "firzol_7_1200mv_0c_slow.vho G:/Rapid Prototyping/DSPFPGA/SemesterProject/FIRZOL/simulation/modelsim/ simulation " "Generated file firzol_7_1200mv_0c_slow.vho in folder \"G:/Rapid Prototyping/DSPFPGA/SemesterProject/FIRZOL/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1461116610058 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "firzol_min_1200mv_0c_fast.vho G:/Rapid Prototyping/DSPFPGA/SemesterProject/FIRZOL/simulation/modelsim/ simulation " "Generated file firzol_min_1200mv_0c_fast.vho in folder \"G:/Rapid Prototyping/DSPFPGA/SemesterProject/FIRZOL/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1461116610294 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "firzol.vho G:/Rapid Prototyping/DSPFPGA/SemesterProject/FIRZOL/simulation/modelsim/ simulation " "Generated file firzol.vho in folder \"G:/Rapid Prototyping/DSPFPGA/SemesterProject/FIRZOL/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1461116610497 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "firzol_7_1200mv_85c_vhd_slow.sdo G:/Rapid Prototyping/DSPFPGA/SemesterProject/FIRZOL/simulation/modelsim/ simulation " "Generated file firzol_7_1200mv_85c_vhd_slow.sdo in folder \"G:/Rapid Prototyping/DSPFPGA/SemesterProject/FIRZOL/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1461116610729 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "firzol_7_1200mv_0c_vhd_slow.sdo G:/Rapid Prototyping/DSPFPGA/SemesterProject/FIRZOL/simulation/modelsim/ simulation " "Generated file firzol_7_1200mv_0c_vhd_slow.sdo in folder \"G:/Rapid Prototyping/DSPFPGA/SemesterProject/FIRZOL/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1461116610930 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "firzol_min_1200mv_0c_vhd_fast.sdo G:/Rapid Prototyping/DSPFPGA/SemesterProject/FIRZOL/simulation/modelsim/ simulation " "Generated file firzol_min_1200mv_0c_vhd_fast.sdo in folder \"G:/Rapid Prototyping/DSPFPGA/SemesterProject/FIRZOL/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1461116611130 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "firzol_vhd.sdo G:/Rapid Prototyping/DSPFPGA/SemesterProject/FIRZOL/simulation/modelsim/ simulation " "Generated file firzol_vhd.sdo in folder \"G:/Rapid Prototyping/DSPFPGA/SemesterProject/FIRZOL/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1461116611346 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 1  Quartus II 64-Bit " "Quartus II 64-Bit EDA Netlist Writer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "441 " "Peak virtual memory: 441 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1461116611478 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Apr 19 21:43:31 2016 " "Processing ended: Tue Apr 19 21:43:31 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1461116611478 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:13 " "Elapsed time: 00:00:13" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1461116611478 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1461116611478 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1461116611478 ""}
