$version Generated by VerilatedVcd $end
$timescale 1ps $end
 $scope module TOP $end
  $var wire 1 # clk $end
  $var wire 1 $ rst $end
  $var wire 1 % stationaryCtrl $end
  $var wire 32 & a_in [31:0] $end
  $var wire 32 ' b_in [31:0] $end
  $var wire 32 ( c_in [31:0] $end
  $var wire 32 ) c_out [31:0] $end
  $scope module PEArray1 $end
   $var wire 32 * W [31:0] $end
   $var wire 32 + N [31:0] $end
   $var wire 1 # clk $end
   $var wire 1 $ rst $end
   $var wire 1 % stationaryCtrl $end
   $var wire 32 & a_in [31:0] $end
   $var wire 32 ' b_in [31:0] $end
   $var wire 32 ( c_in [31:0] $end
   $var wire 32 ) c_out [31:0] $end
  $upscope $end
 $upscope $end
$enddefinitions $end


#0
0#
0$
0%
b00000000000000000000000000000000 &
b00000000000000000000000000000000 '
b00000000000000000000000000000000 (
b00000000000000000000000000000000 )
b00000000000000000000000000001000 *
b00000000000000000000000000000100 +
#1
1#
1$
#2
0#
#3
1#
0$
1%
b00000010000000010000001100000011 '
#4
0#
#5
1#
b00000011000000100000001000000010 '
#6
0#
#7
1#
b00000001000000110000000000000011 '
#8
0#
#9
1#
b00000000000000000000001000000000 '
#10
0#
#11
1#
0%
b00000000000000000000000000000011 &
b00000000000000000000000000000000 '
#12
0#
#13
1#
b00000000000000000000001000000001 &
#14
0#
#15
1#
b00000000000000010000001100000001 &
#16
0#
#17
1#
b00000011000000100000000100000010 &
#18
0#
#19
1#
b00000000000000100000001100000000 &
b00000000000000000000000000010001 )
#20
0#
#21
1#
b00000011000000110000000000000000 &
b00000000000000000001000100001101 )
#22
0#
#23
1#
b00000010000000000000000000000000 &
b00000000000010110000011000010000 )
#24
0#
#25
1#
b00000000000000000000000000000000 &
b00001011000011010000111100010101 )
#26
0#
#27
1#
b00001001000010100001000000000000 )
#28
0#
#29
1#
b00001101000100010000000000000000 )
#30
0#
#31
1#
b00010000000000000000000000000000 )
#32
0#
#33
