Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2020.2 (lin64) Build 3064766 Wed Nov 18 09:12:47 MST 2020
| Date              : Mon Dec  7 18:31:47 2020
| Host              : xsjl24744 running 64-bit CentOS Linux release 7.4.1708 (Core)
| Command           : report_timing_summary -max_paths 10 -file vck190_v1_0_wrapper_timing_summary_routed.rpt -pb vck190_v1_0_wrapper_timing_summary_routed.pb -rpx vck190_v1_0_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design            : vck190_v1_0_wrapper
| Device            : xcvc1902-vsva2197
| Speed File        : -1LP  ENGINEERING-SAMPLE 1.04 06-25-2020
| Temperature Grade : E
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (0)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (0)
-------------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -0.166     -306.843                   4346              1007516        0.002        0.000                      0               998300        0.000        0.000                       0                384999  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                 Waveform(ns)           Period(ns)      Frequency(MHz)
-----                                 ------------           ----------      --------------
SYS_CLK1_IN_0_clk_p                   {0.000 2.500}          5.000           200.000         
  bank1_clkout0                       {0.000 0.625}          1.250           800.000         
    pll_clktoxphy[0]                  {0.000 0.156}          0.312           3200.000        
    pll_clktoxphy[2]                  {0.000 0.156}          0.312           3200.000        
  bank1_xpll0_fifo_rd_clk             {0.000 0.625}          1.250           800.000         
  mc_clk_xpll                         {0.000 0.625}          1.250           800.000         
  pll_clktoxphy[1]                    {0.000 0.156}          0.312           3200.000        
clk_pl_0                              {0.000 10.000}         20.000          50.000          
vck190_v1_0_i/pl_clkwiz/inst/clk_in1  {0.000 10.000}         20.000          50.000          
  clkout1_primitive                   {0.000 5.000}          10.000          100.000         
  clkout4_primitive                   {0.000 1.250}          2.500           400.000         
  clkout6_primitive                   {0.000 2.000}          4.000           250.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
SYS_CLK1_IN_0_clk_p                                                                                                                                                                     2.109        0.000                       0                     1  
  bank1_clkout0                                                                                                                                                                         0.000        0.000                       0                     3  
    pll_clktoxphy[0]                                                                                                                                                                    0.044        0.000                       0                     9  
    pll_clktoxphy[2]                                                                                                                                                                    0.044        0.000                       0                     7  
  bank1_xpll0_fifo_rd_clk                                                                                                                                                               0.000        0.000                       0                    24  
  mc_clk_xpll                                                                                                                                                                           0.000        0.000                       0                     1  
  pll_clktoxphy[1]                                                                                                                                                                      0.044        0.000                       0                    10  
clk_pl_0                                                                                                                                                                                9.600        0.000                       0                     1  
vck190_v1_0_i/pl_clkwiz/inst/clk_in1                                                                                                                                                    9.609        0.000                       0                     1  
  clkout1_primitive                         1.086        0.000                      0               536837        0.030        0.000                      0               536837        3.000        0.000                       0                192915  
  clkout4_primitive                        -0.166     -306.843                   4346               459137        0.002        0.000                      0               459137        0.250        0.000                       0                191469  
  clkout6_primitive                         0.694        0.000                      0                 1438        0.076        0.000                      0                 1438        0.947        0.000                       0                   558  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clkout4_primitive  clkout1_primitive        0.821        0.000                      0                 6528                                                                        
clkout1_primitive  clkout4_primitive        8.367        0.000                      0                 2688                                                                        


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clkout4_primitive  clkout4_primitive        0.760        0.000                      0                  888        0.037        0.000                      0                  888  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  SYS_CLK1_IN_0_clk_p
  To Clock:  SYS_CLK1_IN_0_clk_p

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.109ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         SYS_CLK1_IN_0_clk_p
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { SYS_CLK1_IN_0_clk_p }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location   Pin
Min Period        n/a     XPLL/CLKIN  n/a            1.250         5.000       3.750      XPLL_X2Y0  vck190_v1_0_i/ps_noc/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank1/CLKIN
Max Period        n/a     XPLL/CLKIN  n/a            10.000        5.000       5.000      XPLL_X2Y0  vck190_v1_0_i/ps_noc/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank1/CLKIN
Low Pulse Width   Slow    XPLL/CLKIN  n/a            0.391         2.500       2.109      XPLL_X2Y0  vck190_v1_0_i/ps_noc/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank1/CLKIN
Low Pulse Width   Fast    XPLL/CLKIN  n/a            0.391         2.500       2.109      XPLL_X2Y0  vck190_v1_0_i/ps_noc/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank1/CLKIN
High Pulse Width  Slow    XPLL/CLKIN  n/a            0.391         2.500       2.109      XPLL_X2Y0  vck190_v1_0_i/ps_noc/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank1/CLKIN
High Pulse Width  Fast    XPLL/CLKIN  n/a            0.391         2.500       2.109      XPLL_X2Y0  vck190_v1_0_i/ps_noc/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank1/CLKIN



---------------------------------------------------------------------------------------------------
From Clock:  bank1_clkout0
  To Clock:  bank1_clkout0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         bank1_clkout0
Waveform(ns):       { 0.000 0.625 }
Period(ns):         1.250
Sources:            { vck190_v1_0_i/ps_noc/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank1/CLKOUT0 }

Check Type        Corner  Lib Pin       Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location   Pin
Min Period        n/a     XPLL/CLKIN    n/a            1.250         1.250       0.000      XPLL_X0Y0  vck190_v1_0_i/ps_noc/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank0/CLKIN
Min Period        n/a     XPLL/CLKOUT0  n/a            1.250         1.250       0.000      XPLL_X2Y0  vck190_v1_0_i/ps_noc/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank1/CLKOUT0
Min Period        n/a     XPLL/CLKIN    n/a            1.250         1.250       0.000      XPLL_X4Y0  vck190_v1_0_i/ps_noc/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank2/CLKIN
Max Period        n/a     XPLL/CLKIN    n/a            10.000        1.250       8.750      XPLL_X0Y0  vck190_v1_0_i/ps_noc/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank0/CLKIN
Max Period        n/a     XPLL/CLKIN    n/a            10.000        1.250       8.750      XPLL_X4Y0  vck190_v1_0_i/ps_noc/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank2/CLKIN
Low Pulse Width   Slow    XPLL/CLKIN    n/a            0.391         0.625       0.234      XPLL_X0Y0  vck190_v1_0_i/ps_noc/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank0/CLKIN
Low Pulse Width   Fast    XPLL/CLKIN    n/a            0.391         0.625       0.234      XPLL_X0Y0  vck190_v1_0_i/ps_noc/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank0/CLKIN
Low Pulse Width   Fast    XPLL/CLKIN    n/a            0.391         0.625       0.234      XPLL_X4Y0  vck190_v1_0_i/ps_noc/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank2/CLKIN
Low Pulse Width   Slow    XPLL/CLKIN    n/a            0.391         0.625       0.234      XPLL_X4Y0  vck190_v1_0_i/ps_noc/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank2/CLKIN
High Pulse Width  Slow    XPLL/CLKIN    n/a            0.391         0.625       0.234      XPLL_X0Y0  vck190_v1_0_i/ps_noc/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank0/CLKIN
High Pulse Width  Fast    XPLL/CLKIN    n/a            0.391         0.625       0.234      XPLL_X0Y0  vck190_v1_0_i/ps_noc/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank0/CLKIN
High Pulse Width  Slow    XPLL/CLKIN    n/a            0.391         0.625       0.234      XPLL_X4Y0  vck190_v1_0_i/ps_noc/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank2/CLKIN
High Pulse Width  Fast    XPLL/CLKIN    n/a            0.391         0.625       0.234      XPLL_X4Y0  vck190_v1_0_i/ps_noc/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank2/CLKIN



---------------------------------------------------------------------------------------------------
From Clock:  pll_clktoxphy[0]
  To Clock:  pll_clktoxphy[0]

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.044ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         pll_clktoxphy[0]
Waveform(ns):       { 0.000 0.156 }
Period(ns):         0.312
Sources:            { vck190_v1_0_i/ps_noc/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank0/CLKOUTPHY }

Check Type        Corner  Lib Pin         Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location   Pin
Min Period        n/a     XPHY/PLL_CLK    n/a            0.268         0.312       0.044      XPHY_X0Y0  vck190_v1_0_i/ps_noc/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[0].UNISIM.I_XPHY/PLL_CLK
Min Period        n/a     XPHY/PLL_CLK    n/a            0.268         0.312       0.044      XPHY_X1Y0  vck190_v1_0_i/ps_noc/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[1].UNISIM.I_XPHY/PLL_CLK
Min Period        n/a     XPHY/PLL_CLK    n/a            0.268         0.312       0.044      XPHY_X2Y0  vck190_v1_0_i/ps_noc/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[2].UNISIM.I_XPHY/PLL_CLK
Min Period        n/a     XPHY/PLL_CLK    n/a            0.268         0.312       0.044      XPHY_X3Y0  vck190_v1_0_i/ps_noc/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[3].UNISIM.I_XPHY/PLL_CLK
Min Period        n/a     XPHY/PLL_CLK    n/a            0.268         0.312       0.044      XPHY_X5Y0  vck190_v1_0_i/ps_noc/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[4].UNISIM.I_XPHY/PLL_CLK
Min Period        n/a     XPHY/PLL_CLK    n/a            0.268         0.312       0.044      XPHY_X6Y0  vck190_v1_0_i/ps_noc/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[5].UNISIM.I_XPHY/PLL_CLK
Min Period        n/a     XPHY/PLL_CLK    n/a            0.268         0.312       0.044      XPHY_X7Y0  vck190_v1_0_i/ps_noc/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[6].UNISIM.I_XPHY/PLL_CLK
Min Period        n/a     XPHY/PLL_CLK    n/a            0.268         0.312       0.044      XPHY_X8Y0  vck190_v1_0_i/ps_noc/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[7].UNISIM.I_XPHY/PLL_CLK
Min Period        n/a     XPLL/CLKOUTPHY  n/a            0.231         0.312       0.082      XPLL_X0Y0  vck190_v1_0_i/ps_noc/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank0/CLKOUTPHY
Low Pulse Width   Slow    XPHY/PLL_CLK    n/a            0.107         0.156       0.049      XPHY_X0Y0  vck190_v1_0_i/ps_noc/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[0].UNISIM.I_XPHY/PLL_CLK
Low Pulse Width   Fast    XPHY/PLL_CLK    n/a            0.107         0.156       0.049      XPHY_X0Y0  vck190_v1_0_i/ps_noc/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[0].UNISIM.I_XPHY/PLL_CLK
Low Pulse Width   Slow    XPHY/PLL_CLK    n/a            0.107         0.156       0.049      XPHY_X1Y0  vck190_v1_0_i/ps_noc/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[1].UNISIM.I_XPHY/PLL_CLK
Low Pulse Width   Fast    XPHY/PLL_CLK    n/a            0.107         0.156       0.049      XPHY_X1Y0  vck190_v1_0_i/ps_noc/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[1].UNISIM.I_XPHY/PLL_CLK
Low Pulse Width   Slow    XPHY/PLL_CLK    n/a            0.107         0.156       0.049      XPHY_X2Y0  vck190_v1_0_i/ps_noc/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[2].UNISIM.I_XPHY/PLL_CLK
Low Pulse Width   Fast    XPHY/PLL_CLK    n/a            0.107         0.156       0.049      XPHY_X2Y0  vck190_v1_0_i/ps_noc/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[2].UNISIM.I_XPHY/PLL_CLK
Low Pulse Width   Slow    XPHY/PLL_CLK    n/a            0.107         0.156       0.049      XPHY_X3Y0  vck190_v1_0_i/ps_noc/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[3].UNISIM.I_XPHY/PLL_CLK
Low Pulse Width   Fast    XPHY/PLL_CLK    n/a            0.107         0.156       0.049      XPHY_X3Y0  vck190_v1_0_i/ps_noc/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[3].UNISIM.I_XPHY/PLL_CLK
Low Pulse Width   Slow    XPHY/PLL_CLK    n/a            0.107         0.156       0.049      XPHY_X5Y0  vck190_v1_0_i/ps_noc/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[4].UNISIM.I_XPHY/PLL_CLK
Low Pulse Width   Fast    XPHY/PLL_CLK    n/a            0.107         0.156       0.049      XPHY_X5Y0  vck190_v1_0_i/ps_noc/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[4].UNISIM.I_XPHY/PLL_CLK
High Pulse Width  Slow    XPHY/PLL_CLK    n/a            0.107         0.156       0.049      XPHY_X0Y0  vck190_v1_0_i/ps_noc/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[0].UNISIM.I_XPHY/PLL_CLK
High Pulse Width  Fast    XPHY/PLL_CLK    n/a            0.107         0.156       0.049      XPHY_X0Y0  vck190_v1_0_i/ps_noc/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[0].UNISIM.I_XPHY/PLL_CLK
High Pulse Width  Slow    XPHY/PLL_CLK    n/a            0.107         0.156       0.049      XPHY_X1Y0  vck190_v1_0_i/ps_noc/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[1].UNISIM.I_XPHY/PLL_CLK
High Pulse Width  Fast    XPHY/PLL_CLK    n/a            0.107         0.156       0.049      XPHY_X1Y0  vck190_v1_0_i/ps_noc/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[1].UNISIM.I_XPHY/PLL_CLK
High Pulse Width  Slow    XPHY/PLL_CLK    n/a            0.107         0.156       0.049      XPHY_X2Y0  vck190_v1_0_i/ps_noc/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[2].UNISIM.I_XPHY/PLL_CLK
High Pulse Width  Fast    XPHY/PLL_CLK    n/a            0.107         0.156       0.049      XPHY_X2Y0  vck190_v1_0_i/ps_noc/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[2].UNISIM.I_XPHY/PLL_CLK
High Pulse Width  Slow    XPHY/PLL_CLK    n/a            0.107         0.156       0.049      XPHY_X3Y0  vck190_v1_0_i/ps_noc/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[3].UNISIM.I_XPHY/PLL_CLK
High Pulse Width  Fast    XPHY/PLL_CLK    n/a            0.107         0.156       0.049      XPHY_X3Y0  vck190_v1_0_i/ps_noc/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[3].UNISIM.I_XPHY/PLL_CLK
High Pulse Width  Slow    XPHY/PLL_CLK    n/a            0.107         0.156       0.049      XPHY_X5Y0  vck190_v1_0_i/ps_noc/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[4].UNISIM.I_XPHY/PLL_CLK
High Pulse Width  Fast    XPHY/PLL_CLK    n/a            0.107         0.156       0.049      XPHY_X5Y0  vck190_v1_0_i/ps_noc/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[4].UNISIM.I_XPHY/PLL_CLK



---------------------------------------------------------------------------------------------------
From Clock:  pll_clktoxphy[2]
  To Clock:  pll_clktoxphy[2]

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.044ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         pll_clktoxphy[2]
Waveform(ns):       { 0.000 0.156 }
Period(ns):         0.312
Sources:            { vck190_v1_0_i/ps_noc/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank2/CLKOUTPHY }

Check Type        Corner  Lib Pin         Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location    Pin
Min Period        n/a     XPHY/PLL_CLK    n/a            0.268         0.312       0.044      XPHY_X20Y0  vck190_v1_0_i/ps_noc/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST2/NIBBLE[2].UNISIM.I_XPHY/PLL_CLK
Min Period        n/a     XPHY/PLL_CLK    n/a            0.268         0.312       0.044      XPHY_X21Y0  vck190_v1_0_i/ps_noc/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST2/NIBBLE[3].UNISIM.I_XPHY/PLL_CLK
Min Period        n/a     XPHY/PLL_CLK    n/a            0.268         0.312       0.044      XPHY_X23Y0  vck190_v1_0_i/ps_noc/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST2/NIBBLE[4].UNISIM.I_XPHY/PLL_CLK
Min Period        n/a     XPHY/PLL_CLK    n/a            0.268         0.312       0.044      XPHY_X24Y0  vck190_v1_0_i/ps_noc/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST2/NIBBLE[5].UNISIM.I_XPHY/PLL_CLK
Min Period        n/a     XPHY/PLL_CLK    n/a            0.268         0.312       0.044      XPHY_X25Y0  vck190_v1_0_i/ps_noc/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST2/NIBBLE[6].UNISIM.I_XPHY/PLL_CLK
Min Period        n/a     XPHY/PLL_CLK    n/a            0.268         0.312       0.044      XPHY_X26Y0  vck190_v1_0_i/ps_noc/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST2/NIBBLE[7].UNISIM.I_XPHY/PLL_CLK
Min Period        n/a     XPLL/CLKOUTPHY  n/a            0.231         0.312       0.082      XPLL_X4Y0   vck190_v1_0_i/ps_noc/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank2/CLKOUTPHY
Low Pulse Width   Slow    XPHY/PLL_CLK    n/a            0.107         0.156       0.049      XPHY_X20Y0  vck190_v1_0_i/ps_noc/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST2/NIBBLE[2].UNISIM.I_XPHY/PLL_CLK
Low Pulse Width   Fast    XPHY/PLL_CLK    n/a            0.107         0.156       0.049      XPHY_X20Y0  vck190_v1_0_i/ps_noc/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST2/NIBBLE[2].UNISIM.I_XPHY/PLL_CLK
Low Pulse Width   Slow    XPHY/PLL_CLK    n/a            0.107         0.156       0.049      XPHY_X21Y0  vck190_v1_0_i/ps_noc/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST2/NIBBLE[3].UNISIM.I_XPHY/PLL_CLK
Low Pulse Width   Fast    XPHY/PLL_CLK    n/a            0.107         0.156       0.049      XPHY_X21Y0  vck190_v1_0_i/ps_noc/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST2/NIBBLE[3].UNISIM.I_XPHY/PLL_CLK
Low Pulse Width   Slow    XPHY/PLL_CLK    n/a            0.107         0.156       0.049      XPHY_X23Y0  vck190_v1_0_i/ps_noc/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST2/NIBBLE[4].UNISIM.I_XPHY/PLL_CLK
Low Pulse Width   Fast    XPHY/PLL_CLK    n/a            0.107         0.156       0.049      XPHY_X23Y0  vck190_v1_0_i/ps_noc/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST2/NIBBLE[4].UNISIM.I_XPHY/PLL_CLK
Low Pulse Width   Slow    XPHY/PLL_CLK    n/a            0.107         0.156       0.049      XPHY_X24Y0  vck190_v1_0_i/ps_noc/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST2/NIBBLE[5].UNISIM.I_XPHY/PLL_CLK
Low Pulse Width   Fast    XPHY/PLL_CLK    n/a            0.107         0.156       0.049      XPHY_X24Y0  vck190_v1_0_i/ps_noc/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST2/NIBBLE[5].UNISIM.I_XPHY/PLL_CLK
Low Pulse Width   Slow    XPHY/PLL_CLK    n/a            0.107         0.156       0.049      XPHY_X25Y0  vck190_v1_0_i/ps_noc/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST2/NIBBLE[6].UNISIM.I_XPHY/PLL_CLK
Low Pulse Width   Fast    XPHY/PLL_CLK    n/a            0.107         0.156       0.049      XPHY_X25Y0  vck190_v1_0_i/ps_noc/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST2/NIBBLE[6].UNISIM.I_XPHY/PLL_CLK
High Pulse Width  Slow    XPHY/PLL_CLK    n/a            0.107         0.156       0.049      XPHY_X20Y0  vck190_v1_0_i/ps_noc/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST2/NIBBLE[2].UNISIM.I_XPHY/PLL_CLK
High Pulse Width  Fast    XPHY/PLL_CLK    n/a            0.107         0.156       0.049      XPHY_X20Y0  vck190_v1_0_i/ps_noc/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST2/NIBBLE[2].UNISIM.I_XPHY/PLL_CLK
High Pulse Width  Slow    XPHY/PLL_CLK    n/a            0.107         0.156       0.049      XPHY_X21Y0  vck190_v1_0_i/ps_noc/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST2/NIBBLE[3].UNISIM.I_XPHY/PLL_CLK
High Pulse Width  Fast    XPHY/PLL_CLK    n/a            0.107         0.156       0.049      XPHY_X21Y0  vck190_v1_0_i/ps_noc/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST2/NIBBLE[3].UNISIM.I_XPHY/PLL_CLK
High Pulse Width  Slow    XPHY/PLL_CLK    n/a            0.107         0.156       0.049      XPHY_X23Y0  vck190_v1_0_i/ps_noc/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST2/NIBBLE[4].UNISIM.I_XPHY/PLL_CLK
High Pulse Width  Fast    XPHY/PLL_CLK    n/a            0.107         0.156       0.049      XPHY_X23Y0  vck190_v1_0_i/ps_noc/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST2/NIBBLE[4].UNISIM.I_XPHY/PLL_CLK
High Pulse Width  Slow    XPHY/PLL_CLK    n/a            0.107         0.156       0.049      XPHY_X24Y0  vck190_v1_0_i/ps_noc/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST2/NIBBLE[5].UNISIM.I_XPHY/PLL_CLK
High Pulse Width  Fast    XPHY/PLL_CLK    n/a            0.107         0.156       0.049      XPHY_X24Y0  vck190_v1_0_i/ps_noc/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST2/NIBBLE[5].UNISIM.I_XPHY/PLL_CLK
High Pulse Width  Slow    XPHY/PLL_CLK    n/a            0.107         0.156       0.049      XPHY_X25Y0  vck190_v1_0_i/ps_noc/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST2/NIBBLE[6].UNISIM.I_XPHY/PLL_CLK
High Pulse Width  Fast    XPHY/PLL_CLK    n/a            0.107         0.156       0.049      XPHY_X25Y0  vck190_v1_0_i/ps_noc/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST2/NIBBLE[6].UNISIM.I_XPHY/PLL_CLK



---------------------------------------------------------------------------------------------------
From Clock:  bank1_xpll0_fifo_rd_clk
  To Clock:  bank1_xpll0_fifo_rd_clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         bank1_xpll0_fifo_rd_clk
Waveform(ns):       { 0.000 0.625 }
Period(ns):         1.250
Sources:            { vck190_v1_0_i/ps_noc/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank1/CLKOUT2 }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location    Pin
Min Period        n/a     XPLL/CLKOUT2      n/a            1.250         1.250       0.000      XPLL_X2Y0   vck190_v1_0_i/ps_noc/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank1/CLKOUT2
Min Period        n/a     XPHY/FIFO_RD_CLK  n/a            1.072         1.250       0.178      XPHY_X0Y0   vck190_v1_0_i/ps_noc/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[0].UNISIM.I_XPHY/FIFO_RD_CLK
Min Period        n/a     XPHY/FIFO_RD_CLK  n/a            1.072         1.250       0.178      XPHY_X1Y0   vck190_v1_0_i/ps_noc/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[1].UNISIM.I_XPHY/FIFO_RD_CLK
Min Period        n/a     XPHY/FIFO_RD_CLK  n/a            1.072         1.250       0.178      XPHY_X2Y0   vck190_v1_0_i/ps_noc/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[2].UNISIM.I_XPHY/FIFO_RD_CLK
Min Period        n/a     XPHY/FIFO_RD_CLK  n/a            1.072         1.250       0.178      XPHY_X3Y0   vck190_v1_0_i/ps_noc/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[3].UNISIM.I_XPHY/FIFO_RD_CLK
Min Period        n/a     XPHY/FIFO_RD_CLK  n/a            1.072         1.250       0.178      XPHY_X5Y0   vck190_v1_0_i/ps_noc/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[4].UNISIM.I_XPHY/FIFO_RD_CLK
Min Period        n/a     XPHY/FIFO_RD_CLK  n/a            1.072         1.250       0.178      XPHY_X6Y0   vck190_v1_0_i/ps_noc/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[5].UNISIM.I_XPHY/FIFO_RD_CLK
Min Period        n/a     XPHY/FIFO_RD_CLK  n/a            1.072         1.250       0.178      XPHY_X7Y0   vck190_v1_0_i/ps_noc/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[6].UNISIM.I_XPHY/FIFO_RD_CLK
Min Period        n/a     XPHY/FIFO_RD_CLK  n/a            1.072         1.250       0.178      XPHY_X8Y0   vck190_v1_0_i/ps_noc/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[7].UNISIM.I_XPHY/FIFO_RD_CLK
Min Period        n/a     XPHY/FIFO_RD_CLK  n/a            1.072         1.250       0.178      XPHY_X9Y0   vck190_v1_0_i/ps_noc/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/NIBBLE[0].UNISIM.I_XPHY/FIFO_RD_CLK
Low Pulse Width   Slow    XPHY/FIFO_RD_CLK  n/a            0.429         0.625       0.196      XPHY_X25Y0  vck190_v1_0_i/ps_noc/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST2/NIBBLE[6].UNISIM.I_XPHY/FIFO_RD_CLK
Low Pulse Width   Slow    XPHY/FIFO_RD_CLK  n/a            0.429         0.625       0.196      XPHY_X26Y0  vck190_v1_0_i/ps_noc/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST2/NIBBLE[7].UNISIM.I_XPHY/FIFO_RD_CLK
Low Pulse Width   Fast    XPHY/FIFO_RD_CLK  n/a            0.429         0.625       0.196      XPHY_X23Y0  vck190_v1_0_i/ps_noc/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST2/NIBBLE[4].UNISIM.I_XPHY/FIFO_RD_CLK
Low Pulse Width   Fast    XPHY/FIFO_RD_CLK  n/a            0.429         0.625       0.196      XPHY_X24Y0  vck190_v1_0_i/ps_noc/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST2/NIBBLE[5].UNISIM.I_XPHY/FIFO_RD_CLK
Low Pulse Width   Fast    XPHY/FIFO_RD_CLK  n/a            0.429         0.625       0.196      XPHY_X25Y0  vck190_v1_0_i/ps_noc/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST2/NIBBLE[6].UNISIM.I_XPHY/FIFO_RD_CLK
Low Pulse Width   Slow    XPHY/FIFO_RD_CLK  n/a            0.429         0.625       0.196      XPHY_X0Y0   vck190_v1_0_i/ps_noc/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[0].UNISIM.I_XPHY/FIFO_RD_CLK
Low Pulse Width   Slow    XPHY/FIFO_RD_CLK  n/a            0.429         0.625       0.196      XPHY_X1Y0   vck190_v1_0_i/ps_noc/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[1].UNISIM.I_XPHY/FIFO_RD_CLK
Low Pulse Width   Slow    XPHY/FIFO_RD_CLK  n/a            0.429         0.625       0.196      XPHY_X2Y0   vck190_v1_0_i/ps_noc/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[2].UNISIM.I_XPHY/FIFO_RD_CLK
Low Pulse Width   Slow    XPHY/FIFO_RD_CLK  n/a            0.429         0.625       0.196      XPHY_X3Y0   vck190_v1_0_i/ps_noc/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[3].UNISIM.I_XPHY/FIFO_RD_CLK
Low Pulse Width   Slow    XPHY/FIFO_RD_CLK  n/a            0.429         0.625       0.196      XPHY_X5Y0   vck190_v1_0_i/ps_noc/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[4].UNISIM.I_XPHY/FIFO_RD_CLK
High Pulse Width  Slow    XPHY/FIFO_RD_CLK  n/a            0.429         0.625       0.196      XPHY_X0Y0   vck190_v1_0_i/ps_noc/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[0].UNISIM.I_XPHY/FIFO_RD_CLK
High Pulse Width  Fast    XPHY/FIFO_RD_CLK  n/a            0.429         0.625       0.196      XPHY_X0Y0   vck190_v1_0_i/ps_noc/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[0].UNISIM.I_XPHY/FIFO_RD_CLK
High Pulse Width  Slow    XPHY/FIFO_RD_CLK  n/a            0.429         0.625       0.196      XPHY_X1Y0   vck190_v1_0_i/ps_noc/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[1].UNISIM.I_XPHY/FIFO_RD_CLK
High Pulse Width  Fast    XPHY/FIFO_RD_CLK  n/a            0.429         0.625       0.196      XPHY_X1Y0   vck190_v1_0_i/ps_noc/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[1].UNISIM.I_XPHY/FIFO_RD_CLK
High Pulse Width  Slow    XPHY/FIFO_RD_CLK  n/a            0.429         0.625       0.196      XPHY_X2Y0   vck190_v1_0_i/ps_noc/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[2].UNISIM.I_XPHY/FIFO_RD_CLK
High Pulse Width  Fast    XPHY/FIFO_RD_CLK  n/a            0.429         0.625       0.196      XPHY_X2Y0   vck190_v1_0_i/ps_noc/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[2].UNISIM.I_XPHY/FIFO_RD_CLK
High Pulse Width  Slow    XPHY/FIFO_RD_CLK  n/a            0.429         0.625       0.196      XPHY_X3Y0   vck190_v1_0_i/ps_noc/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[3].UNISIM.I_XPHY/FIFO_RD_CLK
High Pulse Width  Fast    XPHY/FIFO_RD_CLK  n/a            0.429         0.625       0.196      XPHY_X3Y0   vck190_v1_0_i/ps_noc/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[3].UNISIM.I_XPHY/FIFO_RD_CLK
High Pulse Width  Slow    XPHY/FIFO_RD_CLK  n/a            0.429         0.625       0.196      XPHY_X5Y0   vck190_v1_0_i/ps_noc/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[4].UNISIM.I_XPHY/FIFO_RD_CLK
High Pulse Width  Fast    XPHY/FIFO_RD_CLK  n/a            0.429         0.625       0.196      XPHY_X5Y0   vck190_v1_0_i/ps_noc/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[4].UNISIM.I_XPHY/FIFO_RD_CLK



---------------------------------------------------------------------------------------------------
From Clock:  mc_clk_xpll
  To Clock:  mc_clk_xpll

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         mc_clk_xpll
Waveform(ns):       { 0.000 0.625 }
Period(ns):         1.250
Sources:            { vck190_v1_0_i/ps_noc/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank1/CLKOUT1 }

Check Type  Corner  Lib Pin       Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location   Pin
Min Period  n/a     XPLL/CLKOUT1  n/a            1.250         1.250       0.000      XPLL_X2Y0  vck190_v1_0_i/ps_noc/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank1/CLKOUT1



---------------------------------------------------------------------------------------------------
From Clock:  pll_clktoxphy[1]
  To Clock:  pll_clktoxphy[1]

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.044ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         pll_clktoxphy[1]
Waveform(ns):       { 0.000 0.156 }
Period(ns):         0.312
Sources:            { vck190_v1_0_i/ps_noc/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank1/CLKOUTPHY }

Check Type        Corner  Lib Pin         Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location    Pin
Min Period        n/a     XPHY/PLL_CLK    n/a            0.268         0.312       0.044      XPHY_X9Y0   vck190_v1_0_i/ps_noc/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/NIBBLE[0].UNISIM.I_XPHY/PLL_CLK
Min Period        n/a     XPHY/PLL_CLK    n/a            0.268         0.312       0.044      XPHY_X10Y0  vck190_v1_0_i/ps_noc/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/NIBBLE[1].UNISIM.I_XPHY/PLL_CLK
Min Period        n/a     XPHY/PLL_CLK    n/a            0.268         0.312       0.044      XPHY_X11Y0  vck190_v1_0_i/ps_noc/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/NIBBLE[2].UNISIM.I_XPHY/PLL_CLK
Min Period        n/a     XPHY/PLL_CLK    n/a            0.268         0.312       0.044      XPHY_X12Y0  vck190_v1_0_i/ps_noc/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/NIBBLE[3].UNISIM.I_XPHY/PLL_CLK
Min Period        n/a     XPHY/PLL_CLK    n/a            0.268         0.312       0.044      XPHY_X14Y0  vck190_v1_0_i/ps_noc/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/NIBBLE[4].UNISIM.I_XPHY/PLL_CLK
Min Period        n/a     XPHY/PLL_CLK    n/a            0.268         0.312       0.044      XPHY_X15Y0  vck190_v1_0_i/ps_noc/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/NIBBLE[5].UNISIM.I_XPHY/PLL_CLK
Min Period        n/a     XPHY/PLL_CLK    n/a            0.268         0.312       0.044      XPHY_X16Y0  vck190_v1_0_i/ps_noc/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/NIBBLE[6].UNISIM.I_XPHY/PLL_CLK
Min Period        n/a     XPHY/PLL_CLK    n/a            0.268         0.312       0.044      XPHY_X17Y0  vck190_v1_0_i/ps_noc/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/NIBBLE[7].UNISIM.I_XPHY/PLL_CLK
Min Period        n/a     XPHY/PLL_CLK    n/a            0.268         0.312       0.044      XPHY_X13Y0  vck190_v1_0_i/ps_noc/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/NIBBLE[8].UNISIM.I_XPHY/PLL_CLK
Min Period        n/a     XPLL/CLKOUTPHY  n/a            0.231         0.312       0.082      XPLL_X2Y0   vck190_v1_0_i/ps_noc/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank1/CLKOUTPHY
Low Pulse Width   Slow    XPHY/PLL_CLK    n/a            0.107         0.156       0.049      XPHY_X9Y0   vck190_v1_0_i/ps_noc/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/NIBBLE[0].UNISIM.I_XPHY/PLL_CLK
Low Pulse Width   Slow    XPHY/PLL_CLK    n/a            0.107         0.156       0.049      XPHY_X10Y0  vck190_v1_0_i/ps_noc/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/NIBBLE[1].UNISIM.I_XPHY/PLL_CLK
Low Pulse Width   Slow    XPHY/PLL_CLK    n/a            0.107         0.156       0.049      XPHY_X11Y0  vck190_v1_0_i/ps_noc/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/NIBBLE[2].UNISIM.I_XPHY/PLL_CLK
Low Pulse Width   Slow    XPHY/PLL_CLK    n/a            0.107         0.156       0.049      XPHY_X12Y0  vck190_v1_0_i/ps_noc/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/NIBBLE[3].UNISIM.I_XPHY/PLL_CLK
Low Pulse Width   Slow    XPHY/PLL_CLK    n/a            0.107         0.156       0.049      XPHY_X14Y0  vck190_v1_0_i/ps_noc/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/NIBBLE[4].UNISIM.I_XPHY/PLL_CLK
Low Pulse Width   Slow    XPHY/PLL_CLK    n/a            0.107         0.156       0.049      XPHY_X15Y0  vck190_v1_0_i/ps_noc/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/NIBBLE[5].UNISIM.I_XPHY/PLL_CLK
Low Pulse Width   Slow    XPHY/PLL_CLK    n/a            0.107         0.156       0.049      XPHY_X16Y0  vck190_v1_0_i/ps_noc/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/NIBBLE[6].UNISIM.I_XPHY/PLL_CLK
Low Pulse Width   Slow    XPHY/PLL_CLK    n/a            0.107         0.156       0.049      XPHY_X17Y0  vck190_v1_0_i/ps_noc/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/NIBBLE[7].UNISIM.I_XPHY/PLL_CLK
Low Pulse Width   Slow    XPHY/PLL_CLK    n/a            0.107         0.156       0.049      XPHY_X13Y0  vck190_v1_0_i/ps_noc/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/NIBBLE[8].UNISIM.I_XPHY/PLL_CLK
Low Pulse Width   Fast    XPHY/PLL_CLK    n/a            0.107         0.156       0.049      XPHY_X9Y0   vck190_v1_0_i/ps_noc/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/NIBBLE[0].UNISIM.I_XPHY/PLL_CLK
High Pulse Width  Slow    XPHY/PLL_CLK    n/a            0.107         0.156       0.049      XPHY_X9Y0   vck190_v1_0_i/ps_noc/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/NIBBLE[0].UNISIM.I_XPHY/PLL_CLK
High Pulse Width  Fast    XPHY/PLL_CLK    n/a            0.107         0.156       0.049      XPHY_X9Y0   vck190_v1_0_i/ps_noc/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/NIBBLE[0].UNISIM.I_XPHY/PLL_CLK
High Pulse Width  Slow    XPHY/PLL_CLK    n/a            0.107         0.156       0.049      XPHY_X10Y0  vck190_v1_0_i/ps_noc/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/NIBBLE[1].UNISIM.I_XPHY/PLL_CLK
High Pulse Width  Fast    XPHY/PLL_CLK    n/a            0.107         0.156       0.049      XPHY_X10Y0  vck190_v1_0_i/ps_noc/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/NIBBLE[1].UNISIM.I_XPHY/PLL_CLK
High Pulse Width  Slow    XPHY/PLL_CLK    n/a            0.107         0.156       0.049      XPHY_X11Y0  vck190_v1_0_i/ps_noc/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/NIBBLE[2].UNISIM.I_XPHY/PLL_CLK
High Pulse Width  Fast    XPHY/PLL_CLK    n/a            0.107         0.156       0.049      XPHY_X11Y0  vck190_v1_0_i/ps_noc/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/NIBBLE[2].UNISIM.I_XPHY/PLL_CLK
High Pulse Width  Slow    XPHY/PLL_CLK    n/a            0.107         0.156       0.049      XPHY_X12Y0  vck190_v1_0_i/ps_noc/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/NIBBLE[3].UNISIM.I_XPHY/PLL_CLK
High Pulse Width  Fast    XPHY/PLL_CLK    n/a            0.107         0.156       0.049      XPHY_X12Y0  vck190_v1_0_i/ps_noc/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/NIBBLE[3].UNISIM.I_XPHY/PLL_CLK
High Pulse Width  Slow    XPHY/PLL_CLK    n/a            0.107         0.156       0.049      XPHY_X14Y0  vck190_v1_0_i/ps_noc/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/NIBBLE[4].UNISIM.I_XPHY/PLL_CLK
High Pulse Width  Fast    XPHY/PLL_CLK    n/a            0.107         0.156       0.049      XPHY_X14Y0  vck190_v1_0_i/ps_noc/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/NIBBLE[4].UNISIM.I_XPHY/PLL_CLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_pl_0
  To Clock:  clk_pl_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        9.600ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_pl_0
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { vck190_v1_0_i/ps_cips/inst/PS9_inst/PMCRCLKCLK[0] }

Check Type        Corner  Lib Pin    Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     BUFG_PS/I  n/a            1.470         20.000      18.530     BUFG_PS_X0Y6  vck190_v1_0_i/ps_cips/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/I
Low Pulse Width   Slow    BUFG_PS/I  n/a            0.400         10.000      9.600      BUFG_PS_X0Y6  vck190_v1_0_i/ps_cips/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/I
Low Pulse Width   Fast    BUFG_PS/I  n/a            0.400         10.000      9.600      BUFG_PS_X0Y6  vck190_v1_0_i/ps_cips/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/I
High Pulse Width  Slow    BUFG_PS/I  n/a            0.400         10.000      9.600      BUFG_PS_X0Y6  vck190_v1_0_i/ps_cips/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/I
High Pulse Width  Fast    BUFG_PS/I  n/a            0.400         10.000      9.600      BUFG_PS_X0Y6  vck190_v1_0_i/ps_cips/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/I



---------------------------------------------------------------------------------------------------
From Clock:  vck190_v1_0_i/pl_clkwiz/inst/clk_in1
  To Clock:  vck190_v1_0_i/pl_clkwiz/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        9.609ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         vck190_v1_0_i/pl_clkwiz/inst/clk_in1
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { vck190_v1_0_i/pl_clkwiz/inst/clk_in1 }

Check Type        Corner  Lib Pin        Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location    Pin
Min Period        n/a     MMCME5/CLKIN1  n/a            1.470         20.000      18.530     MMCM_X11Y0  vck190_v1_0_i/pl_clkwiz/inst/clock_primitive_inst/MMCME5_inst/CLKIN1
Max Period        n/a     MMCME5/CLKIN1  n/a            100.000       20.000      80.000     MMCM_X11Y0  vck190_v1_0_i/pl_clkwiz/inst/clock_primitive_inst/MMCME5_inst/CLKIN1
Low Pulse Width   Slow    MMCME5/CLKIN1  n/a            0.391         10.000      9.609      MMCM_X11Y0  vck190_v1_0_i/pl_clkwiz/inst/clock_primitive_inst/MMCME5_inst/CLKIN1
Low Pulse Width   Fast    MMCME5/CLKIN1  n/a            0.391         10.000      9.609      MMCM_X11Y0  vck190_v1_0_i/pl_clkwiz/inst/clock_primitive_inst/MMCME5_inst/CLKIN1
High Pulse Width  Slow    MMCME5/CLKIN1  n/a            0.391         10.000      9.609      MMCM_X11Y0  vck190_v1_0_i/pl_clkwiz/inst/clock_primitive_inst/MMCME5_inst/CLKIN1
High Pulse Width  Fast    MMCME5/CLKIN1  n/a            0.391         10.000      9.609      MMCM_X11Y0  vck190_v1_0_i/pl_clkwiz/inst/clock_primitive_inst/MMCME5_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clkout1_primitive
  To Clock:  clkout1_primitive

Setup :            0  Failing Endpoints,  Worst Slack        1.086ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.030ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.086ns  (required time - arrival time)
  Source:                 vck190_v1_0_i/pl_clk_out1_rst/U0/SEQ/pr_reg/C
                            (rising edge-triggered cell FDSE clocked by clkout1_primitive  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vck190_v1_0_i/pl_clk_out1_rst/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_75/D
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout1_primitive
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout1_primitive rise@10.000ns - clkout1_primitive rise@0.000ns)
  Data Path Delay:        8.646ns  (logic 0.254ns (2.938%)  route 8.392ns (97.062%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.949ns = ( 15.949 - 10.000 ) 
    Source Clock Delay      (SCD):    6.634ns
    Clock Pessimism Removal (CPR):    0.622ns
  Clock Uncertainty:      0.217ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.435ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      4.002ns (routing 2.050ns, distribution 1.952ns)
  Clock Net Delay (Destination): 3.713ns (routing 1.824ns, distribution 1.889ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1_primitive rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y6         BUFG_PS                      0.000     0.000 r  vck190_v1_0_i/ps_cips/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.985     1.985    vck190_v1_0_i/pl_clkwiz/inst/clock_primitive_inst/clk_in1
    MMCM_X11Y0           MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.070     2.055 r  vck190_v1_0_i/pl_clkwiz/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.491     2.546    vck190_v1_0_i/pl_clkwiz/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X11Y23        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.086     2.632 r  vck190_v1_0_i/pl_clkwiz/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X3Y2 (CLOCK_ROOT)    net (fo=192913, routed)      4.002     6.634    vck190_v1_0_i/pl_clk_out1_rst/U0/SEQ/slowest_sync_clk
    SLICE_X179Y71        FDSE                                         r  vck190_v1_0_i/pl_clk_out1_rst/U0/SEQ/pr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X179Y71        FDSE (Prop_AFF_SLICEM_C_Q)
                                                      0.118     6.752 f  vck190_v1_0_i/pl_clk_out1_rst/U0/SEQ/pr_reg/Q
                         net (fo=83, routed)          8.307    15.059    vck190_v1_0_i/pl_clk_out1_rst/U0/SEQ/Pr_out
    SLICE_X216Y208       LUT1 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.136    15.195 r  vck190_v1_0_i/pl_clk_out1_rst/U0/SEQ/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_i_1_replica_75/O
                         net (fo=1, routed)           0.085    15.280    vck190_v1_0_i/pl_clk_out1_rst/U0/pr_reg_0_repN_75_alias
    SLICE_X216Y208       FDRE                                         r  vck190_v1_0_i/pl_clk_out1_rst/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_75/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1_primitive rise edge)
                                                     10.000    10.000 r  
    BUFG_PS_X0Y6         BUFG_PS                      0.000    10.000 r  vck190_v1_0_i/ps_cips/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.762    11.762    vck190_v1_0_i/pl_clkwiz/inst/clock_primitive_inst/clk_in1
    MMCM_X11Y0           MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.000    11.762 r  vck190_v1_0_i/pl_clkwiz/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.409    12.171    vck190_v1_0_i/pl_clkwiz/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X11Y23        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.065    12.236 r  vck190_v1_0_i/pl_clkwiz/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X3Y2 (CLOCK_ROOT)    net (fo=192913, routed)      3.713    15.949    vck190_v1_0_i/pl_clk_out1_rst/U0/slowest_sync_clk
    SLICE_X216Y208       FDRE                                         r  vck190_v1_0_i/pl_clk_out1_rst/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_75/C
                         clock pessimism              0.622    16.571    
                         clock uncertainty           -0.217    16.354    
    SLICE_X216Y208       FDRE (Setup_BFF2_SLICEL_C_D)
                                                      0.012    16.366    vck190_v1_0_i/pl_clk_out1_rst/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_75
  -------------------------------------------------------------------
                         required time                         16.366    
                         arrival time                         -15.280    
  -------------------------------------------------------------------
                         slack                                  1.086    

Slack (MET) :             1.450ns  (required time - arrival time)
  Source:                 vck190_v1_0_i/pl_clk_out1_rst/U0/SEQ/pr_reg/C
                            (rising edge-triggered cell FDSE clocked by clkout1_primitive  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vck190_v1_0_i/pl_clk_out1_rst/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_13/D
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout1_primitive
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout1_primitive rise@10.000ns - clkout1_primitive rise@0.000ns)
  Data Path Delay:        8.325ns  (logic 0.254ns (3.051%)  route 8.071ns (96.949%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.992ns = ( 15.992 - 10.000 ) 
    Source Clock Delay      (SCD):    6.634ns
    Clock Pessimism Removal (CPR):    0.622ns
  Clock Uncertainty:      0.217ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.435ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      4.002ns (routing 2.050ns, distribution 1.952ns)
  Clock Net Delay (Destination): 3.756ns (routing 1.824ns, distribution 1.932ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1_primitive rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y6         BUFG_PS                      0.000     0.000 r  vck190_v1_0_i/ps_cips/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.985     1.985    vck190_v1_0_i/pl_clkwiz/inst/clock_primitive_inst/clk_in1
    MMCM_X11Y0           MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.070     2.055 r  vck190_v1_0_i/pl_clkwiz/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.491     2.546    vck190_v1_0_i/pl_clkwiz/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X11Y23        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.086     2.632 r  vck190_v1_0_i/pl_clkwiz/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X3Y2 (CLOCK_ROOT)    net (fo=192913, routed)      4.002     6.634    vck190_v1_0_i/pl_clk_out1_rst/U0/SEQ/slowest_sync_clk
    SLICE_X179Y71        FDSE                                         r  vck190_v1_0_i/pl_clk_out1_rst/U0/SEQ/pr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X179Y71        FDSE (Prop_AFF_SLICEM_C_Q)
                                                      0.118     6.752 f  vck190_v1_0_i/pl_clk_out1_rst/U0/SEQ/pr_reg/Q
                         net (fo=83, routed)          7.986    14.738    vck190_v1_0_i/pl_clk_out1_rst/U0/SEQ/Pr_out
    SLICE_X224Y190       LUT1 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.136    14.874 r  vck190_v1_0_i/pl_clk_out1_rst/U0/SEQ/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_i_1_replica_13/O
                         net (fo=1, routed)           0.085    14.959    vck190_v1_0_i/pl_clk_out1_rst/U0/pr_reg_0_repN_13_alias
    SLICE_X224Y190       FDRE                                         r  vck190_v1_0_i/pl_clk_out1_rst/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_13/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1_primitive rise edge)
                                                     10.000    10.000 r  
    BUFG_PS_X0Y6         BUFG_PS                      0.000    10.000 r  vck190_v1_0_i/ps_cips/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.762    11.762    vck190_v1_0_i/pl_clkwiz/inst/clock_primitive_inst/clk_in1
    MMCM_X11Y0           MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.000    11.762 r  vck190_v1_0_i/pl_clkwiz/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.409    12.171    vck190_v1_0_i/pl_clkwiz/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X11Y23        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.065    12.236 r  vck190_v1_0_i/pl_clkwiz/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X3Y2 (CLOCK_ROOT)    net (fo=192913, routed)      3.756    15.992    vck190_v1_0_i/pl_clk_out1_rst/U0/slowest_sync_clk
    SLICE_X224Y190       FDRE                                         r  vck190_v1_0_i/pl_clk_out1_rst/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_13/C
                         clock pessimism              0.622    16.614    
                         clock uncertainty           -0.217    16.397    
    SLICE_X224Y190       FDRE (Setup_BFF2_SLICEL_C_D)
                                                      0.012    16.409    vck190_v1_0_i/pl_clk_out1_rst/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_13
  -------------------------------------------------------------------
                         required time                         16.409    
                         arrival time                         -14.959    
  -------------------------------------------------------------------
                         slack                                  1.450    

Slack (MET) :             2.022ns  (required time - arrival time)
  Source:                 vck190_v1_0_i/ctrl_sm_12/inst/m11_exit_pipeline/m11_exit/inst/ar_reg/state_reg[m_valid_i]/C
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vck190_v1_0_i/ctrl_sm_12/inst/m11_exit_pipeline/m11_exit/inst/r_reg/m_vector_i_reg[1078]/D
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout1_primitive
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout1_primitive rise@10.000ns - clkout1_primitive rise@0.000ns)
  Data Path Delay:        7.653ns  (logic 1.353ns (17.679%)  route 6.300ns (82.321%))
  Logic Levels:           8  (LUT2=1 LUT3=4 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.118ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.180ns = ( 16.180 - 10.000 ) 
    Source Clock Delay      (SCD):    7.104ns
    Clock Pessimism Removal (CPR):    0.806ns
  Clock Uncertainty:      0.217ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.435ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      4.472ns (routing 2.050ns, distribution 2.422ns)
  Clock Net Delay (Destination): 3.944ns (routing 1.824ns, distribution 2.120ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1_primitive rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y6         BUFG_PS                      0.000     0.000 r  vck190_v1_0_i/ps_cips/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.985     1.985    vck190_v1_0_i/pl_clkwiz/inst/clock_primitive_inst/clk_in1
    MMCM_X11Y0           MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.070     2.055 r  vck190_v1_0_i/pl_clkwiz/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.491     2.546    vck190_v1_0_i/pl_clkwiz/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X11Y23        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.086     2.632 r  vck190_v1_0_i/pl_clkwiz/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X3Y2 (CLOCK_ROOT)    net (fo=192913, routed)      4.472     7.104    vck190_v1_0_i/ctrl_sm_12/inst/m11_exit_pipeline/m11_exit/inst/ar_reg/aclk
    SLICE_X265Y238       FDRE                                         r  vck190_v1_0_i/ctrl_sm_12/inst/m11_exit_pipeline/m11_exit/inst/ar_reg/state_reg[m_valid_i]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X265Y238       FDRE (Prop_BFF2_SLICEM_C_Q)
                                                      0.118     7.222 r  vck190_v1_0_i/ctrl_sm_12/inst/m11_exit_pipeline/m11_exit/inst/ar_reg/state_reg[m_valid_i]/Q
                         net (fo=18, routed)          0.469     7.691    vck190_v1_0_i/ulbf_coeffs_20/inst/design_ulbf_coeffs_wrapper_i/design_ulbf_coeffs_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4LITE.I_AXI_LITE/s_axi_arvalid
    SLICE_X270Y242       LUT3 (Prop_A6LUT_SLICEL_I2_O)
                                                      0.187     7.878 r  vck190_v1_0_i/ulbf_coeffs_20/inst/design_ulbf_coeffs_wrapper_i/design_ulbf_coeffs_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4LITE.I_AXI_LITE/bram_addr_a[22]_INST_0_i_1/O
                         net (fo=16, routed)          0.449     8.327    vck190_v1_0_i/ulbf_coeffs_20/inst/design_ulbf_coeffs_wrapper_i/design_ulbf_coeffs_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4LITE.I_AXI_LITE/bram_addr_a[22]_INST_0_i_1_n_0
    SLICE_X267Y240       LUT4 (Prop_F6LUT_SLICEM_I1_O)
                                                      0.147     8.474 f  vck190_v1_0_i/ulbf_coeffs_20/inst/design_ulbf_coeffs_wrapper_i/design_ulbf_coeffs_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4LITE.I_AXI_LITE/bram_addr_a[20]_INST_0/O
                         net (fo=667, routed)         1.757    10.231    vck190_v1_0_i/ulbf_coeffs_20/inst/design_ulbf_coeffs_wrapper_i/design_ulbf_coeffs_i/p_0_in[0]
    SLICE_X302Y292       LUT2 (Prop_B5LUT_SLICEL_I1_O)
                                                      0.144    10.375 f  vck190_v1_0_i/ulbf_coeffs_20/inst/design_ulbf_coeffs_wrapper_i/design_ulbf_coeffs_i/i___3_i_1/O
                         net (fo=122, routed)         0.442    10.817    vck190_v1_0_i/ulbf_coeffs_20/inst/design_ulbf_coeffs_wrapper_i/design_ulbf_coeffs_i/i___3_i_1_n_0
    SLICE_X293Y294       LUT3 (Prop_B5LUT_SLICEM_I2_O)
                                                      0.147    10.964 r  vck190_v1_0_i/ulbf_coeffs_20/inst/design_ulbf_coeffs_wrapper_i/design_ulbf_coeffs_i/xpm_memory_tdpram_inst_i_83__1/O
                         net (fo=98, routed)          0.965    11.929    vck190_v1_0_i/ulbf_coeffs_20/inst/master_i_0/plio_master_64b_cntrl_i/axi_bram_ctrl_0_i_160[0]
    SLICE_X273Y297       LUT3 (Prop_F6LUT_SLICEM_I1_O)
                                                      0.207    12.136 r  vck190_v1_0_i/ulbf_coeffs_20/inst/master_i_0/plio_master_64b_cntrl_i/axi_bram_ctrl_0_i_277/O
                         net (fo=1, routed)           0.809    12.945    vck190_v1_0_i/ulbf_coeffs_20/inst/design_ulbf_coeffs_wrapper_i/design_ulbf_coeffs_i/rddata[19]
    SLICE_X300Y291       LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.069    13.014 r  vck190_v1_0_i/ulbf_coeffs_20/inst/design_ulbf_coeffs_wrapper_i/design_ulbf_coeffs_i/axi_bram_ctrl_0_i_84/O
                         net (fo=1, routed)           0.237    13.251    vck190_v1_0_i/ulbf_coeffs_20/inst/design_ulbf_coeffs_wrapper_i/design_ulbf_coeffs_i/axi_bram_ctrl_0_i_84_n_0
    SLICE_X301Y291       LUT6 (Prop_C6LUT_SLICEM_I5_O)
                                                      0.121    13.372 r  vck190_v1_0_i/ulbf_coeffs_20/inst/design_ulbf_coeffs_wrapper_i/design_ulbf_coeffs_i/axi_bram_ctrl_0_i_13/O
                         net (fo=2, routed)           1.115    14.487    vck190_v1_0_i/ctrl_sm_12/inst/m11_exit_pipeline/m11_exit/inst/r_reg/skid_buffer_reg[1090]_0[21]
    SLICE_X275Y245       LUT3 (Prop_G5LUT_SLICEM_I1_O)
                                                      0.213    14.700 r  vck190_v1_0_i/ctrl_sm_12/inst/m11_exit_pipeline/m11_exit/inst/r_reg/m_vector_i[1078]_i_1__1/O
                         net (fo=1, routed)           0.057    14.757    vck190_v1_0_i/ctrl_sm_12/inst/m11_exit_pipeline/m11_exit/inst/r_reg/m_vector_i[1078]_i_1__1_n_0
    SLICE_X275Y245       FDRE                                         r  vck190_v1_0_i/ctrl_sm_12/inst/m11_exit_pipeline/m11_exit/inst/r_reg/m_vector_i_reg[1078]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1_primitive rise edge)
                                                     10.000    10.000 r  
    BUFG_PS_X0Y6         BUFG_PS                      0.000    10.000 r  vck190_v1_0_i/ps_cips/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.762    11.762    vck190_v1_0_i/pl_clkwiz/inst/clock_primitive_inst/clk_in1
    MMCM_X11Y0           MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.000    11.762 r  vck190_v1_0_i/pl_clkwiz/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.409    12.171    vck190_v1_0_i/pl_clkwiz/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X11Y23        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.065    12.236 r  vck190_v1_0_i/pl_clkwiz/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X3Y2 (CLOCK_ROOT)    net (fo=192913, routed)      3.944    16.180    vck190_v1_0_i/ctrl_sm_12/inst/m11_exit_pipeline/m11_exit/inst/r_reg/aclk
    SLICE_X275Y245       FDRE                                         r  vck190_v1_0_i/ctrl_sm_12/inst/m11_exit_pipeline/m11_exit/inst/r_reg/m_vector_i_reg[1078]/C
                         clock pessimism              0.806    16.986    
                         clock uncertainty           -0.217    16.769    
    SLICE_X275Y245       FDRE (Setup_GFF_SLICEM_C_D)
                                                      0.010    16.779    vck190_v1_0_i/ctrl_sm_12/inst/m11_exit_pipeline/m11_exit/inst/r_reg/m_vector_i_reg[1078]
  -------------------------------------------------------------------
                         required time                         16.779    
                         arrival time                         -14.757    
  -------------------------------------------------------------------
                         slack                                  2.022    

Slack (MET) :             2.039ns  (required time - arrival time)
  Source:                 vck190_v1_0_i/ctrl_sm_12/inst/m02_exit_pipeline/m02_exit/inst/ar_reg/state_reg[m_valid_i]/C
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vck190_v1_0_i/ctrl_sm_12/inst/m02_exit_pipeline/m02_exit/inst/r_reg/m_vector_i_reg[1065]/D
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout1_primitive
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout1_primitive rise@10.000ns - clkout1_primitive rise@0.000ns)
  Data Path Delay:        7.514ns  (logic 1.474ns (19.617%)  route 6.040ns (80.383%))
  Logic Levels:           8  (LUT3=2 LUT4=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.240ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.920ns = ( 15.920 - 10.000 ) 
    Source Clock Delay      (SCD):    6.866ns
    Clock Pessimism Removal (CPR):    0.706ns
  Clock Uncertainty:      0.217ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.435ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      4.234ns (routing 2.050ns, distribution 2.184ns)
  Clock Net Delay (Destination): 3.684ns (routing 1.824ns, distribution 1.860ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1_primitive rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y6         BUFG_PS                      0.000     0.000 r  vck190_v1_0_i/ps_cips/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.985     1.985    vck190_v1_0_i/pl_clkwiz/inst/clock_primitive_inst/clk_in1
    MMCM_X11Y0           MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.070     2.055 r  vck190_v1_0_i/pl_clkwiz/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.491     2.546    vck190_v1_0_i/pl_clkwiz/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X11Y23        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.086     2.632 r  vck190_v1_0_i/pl_clkwiz/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X3Y2 (CLOCK_ROOT)    net (fo=192913, routed)      4.234     6.866    vck190_v1_0_i/ctrl_sm_12/inst/m02_exit_pipeline/m02_exit/inst/ar_reg/aclk
    SLICE_X230Y240       FDRE                                         r  vck190_v1_0_i/ctrl_sm_12/inst/m02_exit_pipeline/m02_exit/inst/ar_reg/state_reg[m_valid_i]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X230Y240       FDRE (Prop_BFF2_SLICEL_C_Q)
                                                      0.120     6.986 r  vck190_v1_0_i/ctrl_sm_12/inst/m02_exit_pipeline/m02_exit/inst/ar_reg/state_reg[m_valid_i]/Q
                         net (fo=18, routed)          0.516     7.502    vck190_v1_0_i/ulbf_coeffs_10/inst/design_ulbf_coeffs_wrapper_i/design_ulbf_coeffs_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4LITE.I_AXI_LITE/s_axi_arvalid
    SLICE_X235Y251       LUT3 (Prop_E6LUT_SLICEM_I2_O)
                                                      0.218     7.720 r  vck190_v1_0_i/ulbf_coeffs_10/inst/design_ulbf_coeffs_wrapper_i/design_ulbf_coeffs_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4LITE.I_AXI_LITE/bram_addr_a[22]_INST_0_i_1/O
                         net (fo=16, routed)          0.569     8.289    vck190_v1_0_i/ulbf_coeffs_10/inst/design_ulbf_coeffs_wrapper_i/design_ulbf_coeffs_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4LITE.I_AXI_LITE/bram_addr_a[22]_INST_0_i_1_n_0
    SLICE_X231Y250       LUT4 (Prop_B5LUT_SLICEM_I1_O)
                                                      0.219     8.508 f  vck190_v1_0_i/ulbf_coeffs_10/inst/design_ulbf_coeffs_wrapper_i/design_ulbf_coeffs_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4LITE.I_AXI_LITE/bram_addr_a[2]_INST_0/O
                         net (fo=633, routed)         1.327     9.835    vck190_v1_0_i/ulbf_coeffs_10/inst/design_ulbf_coeffs_wrapper_i/design_ulbf_coeffs_i/axi_bram_ctrl_0_i_456/I1
    SLICE_X212Y316       LUT5 (Prop_B5LUT_SLICEL_I1_O)
                                                      0.195    10.030 r  vck190_v1_0_i/ulbf_coeffs_10/inst/design_ulbf_coeffs_wrapper_i/design_ulbf_coeffs_i/axi_bram_ctrl_0_i_456/LUT5/O
                         net (fo=8, routed)           0.343    10.373    vck190_v1_0_i/ulbf_coeffs_10/inst/design_ulbf_coeffs_wrapper_i/design_ulbf_coeffs_i/axi_bram_ctrl_0_i_456_n_0
    SLICE_X214Y317       LUT6 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.138    10.511 r  vck190_v1_0_i/ulbf_coeffs_10/inst/design_ulbf_coeffs_wrapper_i/design_ulbf_coeffs_i/axi_bram_ctrl_0_i_511/O
                         net (fo=1, routed)           0.340    10.851    vck190_v1_0_i/ulbf_coeffs_10/inst/design_ulbf_coeffs_wrapper_i/design_ulbf_coeffs_i/axi_bram_ctrl_0_i_511_n_0
    SLICE_X208Y315       LUT6 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.203    11.054 r  vck190_v1_0_i/ulbf_coeffs_10/inst/design_ulbf_coeffs_wrapper_i/design_ulbf_coeffs_i/axi_bram_ctrl_0_i_387/O
                         net (fo=4, routed)           0.781    11.835    vck190_v1_0_i/ulbf_coeffs_10/inst/design_ulbf_coeffs_wrapper_i/design_ulbf_coeffs_i/csr_rddata[6]
    SLICE_X249Y313       LUT6 (Prop_H6LUT_SLICEM_I3_O)
                                                      0.188    12.023 r  vck190_v1_0_i/ulbf_coeffs_10/inst/design_ulbf_coeffs_wrapper_i/design_ulbf_coeffs_i/axi_bram_ctrl_0_i_135/O
                         net (fo=1, routed)           0.876    12.899    vck190_v1_0_i/ulbf_coeffs_10/inst/design_ulbf_coeffs_wrapper_i/design_ulbf_coeffs_i/axi_bram_ctrl_0_i_135_n_0
    SLICE_X201Y313       LUT6 (Prop_H6LUT_SLICEM_I3_O)
                                                      0.121    13.020 r  vck190_v1_0_i/ulbf_coeffs_10/inst/design_ulbf_coeffs_wrapper_i/design_ulbf_coeffs_i/axi_bram_ctrl_0_i_26/O
                         net (fo=2, routed)           1.195    14.215    vck190_v1_0_i/ctrl_sm_12/inst/m02_exit_pipeline/m02_exit/inst/r_reg/skid_buffer_reg[1090]_0[8]
    SLICE_X219Y240       LUT3 (Prop_C6LUT_SLICEM_I1_O)
                                                      0.072    14.287 r  vck190_v1_0_i/ctrl_sm_12/inst/m02_exit_pipeline/m02_exit/inst/r_reg/m_vector_i[1065]_i_1__1/O
                         net (fo=1, routed)           0.093    14.380    vck190_v1_0_i/ctrl_sm_12/inst/m02_exit_pipeline/m02_exit/inst/r_reg/m_vector_i[1065]_i_1__1_n_0
    SLICE_X219Y240       FDRE                                         r  vck190_v1_0_i/ctrl_sm_12/inst/m02_exit_pipeline/m02_exit/inst/r_reg/m_vector_i_reg[1065]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1_primitive rise edge)
                                                     10.000    10.000 r  
    BUFG_PS_X0Y6         BUFG_PS                      0.000    10.000 r  vck190_v1_0_i/ps_cips/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.762    11.762    vck190_v1_0_i/pl_clkwiz/inst/clock_primitive_inst/clk_in1
    MMCM_X11Y0           MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.000    11.762 r  vck190_v1_0_i/pl_clkwiz/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.409    12.171    vck190_v1_0_i/pl_clkwiz/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X11Y23        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.065    12.236 r  vck190_v1_0_i/pl_clkwiz/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X3Y2 (CLOCK_ROOT)    net (fo=192913, routed)      3.684    15.920    vck190_v1_0_i/ctrl_sm_12/inst/m02_exit_pipeline/m02_exit/inst/r_reg/aclk
    SLICE_X219Y240       FDRE                                         r  vck190_v1_0_i/ctrl_sm_12/inst/m02_exit_pipeline/m02_exit/inst/r_reg/m_vector_i_reg[1065]/C
                         clock pessimism              0.706    16.626    
                         clock uncertainty           -0.217    16.409    
    SLICE_X219Y240       FDRE (Setup_CFF2_SLICEM_C_D)
                                                      0.010    16.419    vck190_v1_0_i/ctrl_sm_12/inst/m02_exit_pipeline/m02_exit/inst/r_reg/m_vector_i_reg[1065]
  -------------------------------------------------------------------
                         required time                         16.419    
                         arrival time                         -14.380    
  -------------------------------------------------------------------
                         slack                                  2.039    

Slack (MET) :             2.076ns  (required time - arrival time)
  Source:                 vck190_v1_0_i/pl_clk_out1_rst/U0/SEQ/pr_reg/C
                            (rising edge-triggered cell FDSE clocked by clkout1_primitive  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vck190_v1_0_i/pl_clk_out1_rst/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_72/D
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout1_primitive
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout1_primitive rise@10.000ns - clkout1_primitive rise@0.000ns)
  Data Path Delay:        7.968ns  (logic 0.254ns (3.188%)  route 7.714ns (96.812%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.250ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.229ns = ( 16.229 - 10.000 ) 
    Source Clock Delay      (SCD):    6.634ns
    Clock Pessimism Removal (CPR):    0.655ns
  Clock Uncertainty:      0.217ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.435ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      4.002ns (routing 2.050ns, distribution 1.952ns)
  Clock Net Delay (Destination): 3.993ns (routing 1.824ns, distribution 2.169ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1_primitive rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y6         BUFG_PS                      0.000     0.000 r  vck190_v1_0_i/ps_cips/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.985     1.985    vck190_v1_0_i/pl_clkwiz/inst/clock_primitive_inst/clk_in1
    MMCM_X11Y0           MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.070     2.055 r  vck190_v1_0_i/pl_clkwiz/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.491     2.546    vck190_v1_0_i/pl_clkwiz/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X11Y23        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.086     2.632 r  vck190_v1_0_i/pl_clkwiz/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X3Y2 (CLOCK_ROOT)    net (fo=192913, routed)      4.002     6.634    vck190_v1_0_i/pl_clk_out1_rst/U0/SEQ/slowest_sync_clk
    SLICE_X179Y71        FDSE                                         r  vck190_v1_0_i/pl_clk_out1_rst/U0/SEQ/pr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X179Y71        FDSE (Prop_AFF_SLICEM_C_Q)
                                                      0.118     6.752 f  vck190_v1_0_i/pl_clk_out1_rst/U0/SEQ/pr_reg/Q
                         net (fo=83, routed)          7.637    14.389    vck190_v1_0_i/pl_clk_out1_rst/U0/SEQ/Pr_out
    SLICE_X260Y181       LUT1 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.136    14.525 r  vck190_v1_0_i/pl_clk_out1_rst/U0/SEQ/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_i_1_replica_72/O
                         net (fo=1, routed)           0.077    14.602    vck190_v1_0_i/pl_clk_out1_rst/U0/pr_reg_0_repN_72_alias
    SLICE_X260Y181       FDRE                                         r  vck190_v1_0_i/pl_clk_out1_rst/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_72/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1_primitive rise edge)
                                                     10.000    10.000 r  
    BUFG_PS_X0Y6         BUFG_PS                      0.000    10.000 r  vck190_v1_0_i/ps_cips/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.762    11.762    vck190_v1_0_i/pl_clkwiz/inst/clock_primitive_inst/clk_in1
    MMCM_X11Y0           MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.000    11.762 r  vck190_v1_0_i/pl_clkwiz/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.409    12.171    vck190_v1_0_i/pl_clkwiz/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X11Y23        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.065    12.236 r  vck190_v1_0_i/pl_clkwiz/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X3Y2 (CLOCK_ROOT)    net (fo=192913, routed)      3.993    16.229    vck190_v1_0_i/pl_clk_out1_rst/U0/slowest_sync_clk
    SLICE_X260Y181       FDRE                                         r  vck190_v1_0_i/pl_clk_out1_rst/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_72/C
                         clock pessimism              0.655    16.884    
                         clock uncertainty           -0.217    16.667    
    SLICE_X260Y181       FDRE (Setup_DFF2_SLICEL_C_D)
                                                      0.011    16.678    vck190_v1_0_i/pl_clk_out1_rst/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_72
  -------------------------------------------------------------------
                         required time                         16.678    
                         arrival time                         -14.602    
  -------------------------------------------------------------------
                         slack                                  2.076    

Slack (MET) :             2.077ns  (required time - arrival time)
  Source:                 vck190_v1_0_i/ctrl_sm_12/inst/m02_exit_pipeline/m02_exit/inst/ar_reg/state_reg[m_valid_i]/C
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vck190_v1_0_i/ctrl_sm_12/inst/m02_exit_pipeline/m02_exit/inst/r_reg/m_vector_i_reg[1082]/D
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout1_primitive
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout1_primitive rise@10.000ns - clkout1_primitive rise@0.000ns)
  Data Path Delay:        7.599ns  (logic 1.372ns (18.055%)  route 6.227ns (81.945%))
  Logic Levels:           7  (LUT2=1 LUT3=3 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.119ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.964ns = ( 15.964 - 10.000 ) 
    Source Clock Delay      (SCD):    6.866ns
    Clock Pessimism Removal (CPR):    0.783ns
  Clock Uncertainty:      0.217ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.435ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      4.234ns (routing 2.050ns, distribution 2.184ns)
  Clock Net Delay (Destination): 3.728ns (routing 1.824ns, distribution 1.904ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1_primitive rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y6         BUFG_PS                      0.000     0.000 r  vck190_v1_0_i/ps_cips/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.985     1.985    vck190_v1_0_i/pl_clkwiz/inst/clock_primitive_inst/clk_in1
    MMCM_X11Y0           MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.070     2.055 r  vck190_v1_0_i/pl_clkwiz/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.491     2.546    vck190_v1_0_i/pl_clkwiz/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X11Y23        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.086     2.632 r  vck190_v1_0_i/pl_clkwiz/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X3Y2 (CLOCK_ROOT)    net (fo=192913, routed)      4.234     6.866    vck190_v1_0_i/ctrl_sm_12/inst/m02_exit_pipeline/m02_exit/inst/ar_reg/aclk
    SLICE_X230Y240       FDRE                                         r  vck190_v1_0_i/ctrl_sm_12/inst/m02_exit_pipeline/m02_exit/inst/ar_reg/state_reg[m_valid_i]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X230Y240       FDRE (Prop_BFF2_SLICEL_C_Q)
                                                      0.120     6.986 r  vck190_v1_0_i/ctrl_sm_12/inst/m02_exit_pipeline/m02_exit/inst/ar_reg/state_reg[m_valid_i]/Q
                         net (fo=18, routed)          0.516     7.502    vck190_v1_0_i/ulbf_coeffs_10/inst/design_ulbf_coeffs_wrapper_i/design_ulbf_coeffs_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4LITE.I_AXI_LITE/s_axi_arvalid
    SLICE_X235Y251       LUT3 (Prop_E6LUT_SLICEM_I2_O)
                                                      0.218     7.720 r  vck190_v1_0_i/ulbf_coeffs_10/inst/design_ulbf_coeffs_wrapper_i/design_ulbf_coeffs_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4LITE.I_AXI_LITE/bram_addr_a[22]_INST_0_i_1/O
                         net (fo=16, routed)          0.569     8.289    vck190_v1_0_i/ulbf_coeffs_10/inst/design_ulbf_coeffs_wrapper_i/design_ulbf_coeffs_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4LITE.I_AXI_LITE/bram_addr_a[22]_INST_0_i_1_n_0
    SLICE_X231Y250       LUT4 (Prop_B6LUT_SLICEM_I1_O)
                                                      0.219     8.508 f  vck190_v1_0_i/ulbf_coeffs_10/inst/design_ulbf_coeffs_wrapper_i/design_ulbf_coeffs_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4LITE.I_AXI_LITE/bram_addr_a[20]_INST_0/O
                         net (fo=667, routed)         0.876     9.384    vck190_v1_0_i/ulbf_coeffs_10/inst/design_ulbf_coeffs_wrapper_i/design_ulbf_coeffs_i/p_0_in[0]
    SLICE_X233Y317       LUT2 (Prop_B5LUT_SLICEM_I1_O)
                                                      0.125     9.509 f  vck190_v1_0_i/ulbf_coeffs_10/inst/design_ulbf_coeffs_wrapper_i/design_ulbf_coeffs_i/i__i_1/O
                         net (fo=113, routed)         0.965    10.474    vck190_v1_0_i/ulbf_coeffs_10/inst/design_ulbf_coeffs_wrapper_i/design_ulbf_coeffs_i/i__i_1_n_0
    SLICE_X203Y313       LUT3 (Prop_H5LUT_SLICEM_I2_O)
                                                      0.148    10.622 r  vck190_v1_0_i/ulbf_coeffs_10/inst/design_ulbf_coeffs_wrapper_i/design_ulbf_coeffs_i/i___1_i_1/O
                         net (fo=45, routed)          1.083    11.705    vck190_v1_0_i/ulbf_coeffs_10/inst/design_ulbf_coeffs_wrapper_i/design_ulbf_coeffs_i/bram_addr_a2[19]
    SLICE_X252Y317       LUT6 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.208    11.913 r  vck190_v1_0_i/ulbf_coeffs_10/inst/design_ulbf_coeffs_wrapper_i/design_ulbf_coeffs_i/axi_bram_ctrl_0_i_67/O
                         net (fo=1, routed)           0.910    12.823    vck190_v1_0_i/ulbf_coeffs_10/inst/design_ulbf_coeffs_wrapper_i/design_ulbf_coeffs_i/axi_bram_ctrl_0_i_67_n_0
    SLICE_X203Y315       LUT6 (Prop_G6LUT_SLICEM_I3_O)
                                                      0.141    12.964 r  vck190_v1_0_i/ulbf_coeffs_10/inst/design_ulbf_coeffs_wrapper_i/design_ulbf_coeffs_i/axi_bram_ctrl_0_i_9/O
                         net (fo=2, routed)           1.254    14.218    vck190_v1_0_i/ctrl_sm_12/inst/m02_exit_pipeline/m02_exit/inst/r_reg/skid_buffer_reg[1090]_0[25]
    SLICE_X222Y244       LUT3 (Prop_G5LUT_SLICEL_I1_O)
                                                      0.193    14.411 r  vck190_v1_0_i/ctrl_sm_12/inst/m02_exit_pipeline/m02_exit/inst/r_reg/m_vector_i[1082]_i_1__1/O
                         net (fo=1, routed)           0.054    14.465    vck190_v1_0_i/ctrl_sm_12/inst/m02_exit_pipeline/m02_exit/inst/r_reg/m_vector_i[1082]_i_1__1_n_0
    SLICE_X222Y244       FDRE                                         r  vck190_v1_0_i/ctrl_sm_12/inst/m02_exit_pipeline/m02_exit/inst/r_reg/m_vector_i_reg[1082]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1_primitive rise edge)
                                                     10.000    10.000 r  
    BUFG_PS_X0Y6         BUFG_PS                      0.000    10.000 r  vck190_v1_0_i/ps_cips/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.762    11.762    vck190_v1_0_i/pl_clkwiz/inst/clock_primitive_inst/clk_in1
    MMCM_X11Y0           MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.000    11.762 r  vck190_v1_0_i/pl_clkwiz/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.409    12.171    vck190_v1_0_i/pl_clkwiz/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X11Y23        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.065    12.236 r  vck190_v1_0_i/pl_clkwiz/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X3Y2 (CLOCK_ROOT)    net (fo=192913, routed)      3.728    15.964    vck190_v1_0_i/ctrl_sm_12/inst/m02_exit_pipeline/m02_exit/inst/r_reg/aclk
    SLICE_X222Y244       FDRE                                         r  vck190_v1_0_i/ctrl_sm_12/inst/m02_exit_pipeline/m02_exit/inst/r_reg/m_vector_i_reg[1082]/C
                         clock pessimism              0.783    16.747    
                         clock uncertainty           -0.217    16.530    
    SLICE_X222Y244       FDRE (Setup_GFF_SLICEL_C_D)
                                                      0.012    16.542    vck190_v1_0_i/ctrl_sm_12/inst/m02_exit_pipeline/m02_exit/inst/r_reg/m_vector_i_reg[1082]
  -------------------------------------------------------------------
                         required time                         16.542    
                         arrival time                         -14.465    
  -------------------------------------------------------------------
                         slack                                  2.077    

Slack (MET) :             2.095ns  (required time - arrival time)
  Source:                 vck190_v1_0_i/ctrl_sm_12/inst/m02_exit_pipeline/m02_exit/inst/ar_reg/state_reg[m_valid_i]/C
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vck190_v1_0_i/ctrl_sm_12/inst/m02_exit_pipeline/m02_exit/inst/r_reg/m_vector_i_reg[1067]/D
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout1_primitive
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout1_primitive rise@10.000ns - clkout1_primitive rise@0.000ns)
  Data Path Delay:        7.576ns  (logic 1.347ns (17.780%)  route 6.229ns (82.220%))
  Logic Levels:           8  (LUT3=2 LUT4=2 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.123ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.960ns = ( 15.960 - 10.000 ) 
    Source Clock Delay      (SCD):    6.866ns
    Clock Pessimism Removal (CPR):    0.783ns
  Clock Uncertainty:      0.217ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.435ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      4.234ns (routing 2.050ns, distribution 2.184ns)
  Clock Net Delay (Destination): 3.724ns (routing 1.824ns, distribution 1.900ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1_primitive rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y6         BUFG_PS                      0.000     0.000 r  vck190_v1_0_i/ps_cips/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.985     1.985    vck190_v1_0_i/pl_clkwiz/inst/clock_primitive_inst/clk_in1
    MMCM_X11Y0           MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.070     2.055 r  vck190_v1_0_i/pl_clkwiz/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.491     2.546    vck190_v1_0_i/pl_clkwiz/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X11Y23        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.086     2.632 r  vck190_v1_0_i/pl_clkwiz/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X3Y2 (CLOCK_ROOT)    net (fo=192913, routed)      4.234     6.866    vck190_v1_0_i/ctrl_sm_12/inst/m02_exit_pipeline/m02_exit/inst/ar_reg/aclk
    SLICE_X230Y240       FDRE                                         r  vck190_v1_0_i/ctrl_sm_12/inst/m02_exit_pipeline/m02_exit/inst/ar_reg/state_reg[m_valid_i]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X230Y240       FDRE (Prop_BFF2_SLICEL_C_Q)
                                                      0.120     6.986 r  vck190_v1_0_i/ctrl_sm_12/inst/m02_exit_pipeline/m02_exit/inst/ar_reg/state_reg[m_valid_i]/Q
                         net (fo=18, routed)          0.516     7.502    vck190_v1_0_i/ulbf_coeffs_10/inst/design_ulbf_coeffs_wrapper_i/design_ulbf_coeffs_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4LITE.I_AXI_LITE/s_axi_arvalid
    SLICE_X235Y251       LUT3 (Prop_E6LUT_SLICEM_I2_O)
                                                      0.218     7.720 r  vck190_v1_0_i/ulbf_coeffs_10/inst/design_ulbf_coeffs_wrapper_i/design_ulbf_coeffs_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4LITE.I_AXI_LITE/bram_addr_a[22]_INST_0_i_1/O
                         net (fo=16, routed)          0.569     8.289    vck190_v1_0_i/ulbf_coeffs_10/inst/design_ulbf_coeffs_wrapper_i/design_ulbf_coeffs_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4LITE.I_AXI_LITE/bram_addr_a[22]_INST_0_i_1_n_0
    SLICE_X231Y250       LUT4 (Prop_B5LUT_SLICEM_I1_O)
                                                      0.219     8.508 f  vck190_v1_0_i/ulbf_coeffs_10/inst/design_ulbf_coeffs_wrapper_i/design_ulbf_coeffs_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4LITE.I_AXI_LITE/bram_addr_a[2]_INST_0/O
                         net (fo=633, routed)         1.327     9.835    vck190_v1_0_i/ulbf_coeffs_10/inst/design_ulbf_coeffs_wrapper_i/design_ulbf_coeffs_i/axi_bram_ctrl_0_i_456/I1
    SLICE_X212Y316       LUT5 (Prop_B5LUT_SLICEL_I1_O)
                                                      0.195    10.030 r  vck190_v1_0_i/ulbf_coeffs_10/inst/design_ulbf_coeffs_wrapper_i/design_ulbf_coeffs_i/axi_bram_ctrl_0_i_456/LUT5/O
                         net (fo=8, routed)           0.458    10.488    vck190_v1_0_i/ulbf_coeffs_10/inst/design_ulbf_coeffs_wrapper_i/design_ulbf_coeffs_i/axi_bram_ctrl_0_i_456_n_0
    SLICE_X214Y318       LUT6 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.117    10.605 r  vck190_v1_0_i/ulbf_coeffs_10/inst/design_ulbf_coeffs_wrapper_i/design_ulbf_coeffs_i/axi_bram_ctrl_0_i_504/O
                         net (fo=1, routed)           0.278    10.883    vck190_v1_0_i/ulbf_coeffs_10/inst/design_ulbf_coeffs_wrapper_i/design_ulbf_coeffs_i/axi_bram_ctrl_0_i_504_n_0
    SLICE_X211Y314       LUT4 (Prop_C5LUT_SLICEM_I2_O)
                                                      0.133    11.016 r  vck190_v1_0_i/ulbf_coeffs_10/inst/design_ulbf_coeffs_wrapper_i/design_ulbf_coeffs_i/axi_bram_ctrl_0_i_369/O
                         net (fo=4, routed)           0.778    11.794    vck190_v1_0_i/ulbf_coeffs_10/inst/design_ulbf_coeffs_wrapper_i/design_ulbf_coeffs_i/csr_rddata[8]
    SLICE_X250Y316       LUT6 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.208    12.002 r  vck190_v1_0_i/ulbf_coeffs_10/inst/design_ulbf_coeffs_wrapper_i/design_ulbf_coeffs_i/axi_bram_ctrl_0_i_127/O
                         net (fo=1, routed)           0.965    12.967    vck190_v1_0_i/ulbf_coeffs_10/inst/design_ulbf_coeffs_wrapper_i/design_ulbf_coeffs_i/axi_bram_ctrl_0_i_127_n_0
    SLICE_X201Y316       LUT6 (Prop_G6LUT_SLICEM_I3_O)
                                                      0.069    13.036 r  vck190_v1_0_i/ulbf_coeffs_10/inst/design_ulbf_coeffs_wrapper_i/design_ulbf_coeffs_i/axi_bram_ctrl_0_i_24/O
                         net (fo=2, routed)           1.266    14.302    vck190_v1_0_i/ctrl_sm_12/inst/m02_exit_pipeline/m02_exit/inst/r_reg/skid_buffer_reg[1090]_0[10]
    SLICE_X222Y241       LUT3 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.068    14.370 r  vck190_v1_0_i/ctrl_sm_12/inst/m02_exit_pipeline/m02_exit/inst/r_reg/m_vector_i[1067]_i_1__1/O
                         net (fo=1, routed)           0.072    14.442    vck190_v1_0_i/ctrl_sm_12/inst/m02_exit_pipeline/m02_exit/inst/r_reg/m_vector_i[1067]_i_1__1_n_0
    SLICE_X222Y241       FDRE                                         r  vck190_v1_0_i/ctrl_sm_12/inst/m02_exit_pipeline/m02_exit/inst/r_reg/m_vector_i_reg[1067]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1_primitive rise edge)
                                                     10.000    10.000 r  
    BUFG_PS_X0Y6         BUFG_PS                      0.000    10.000 r  vck190_v1_0_i/ps_cips/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.762    11.762    vck190_v1_0_i/pl_clkwiz/inst/clock_primitive_inst/clk_in1
    MMCM_X11Y0           MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.000    11.762 r  vck190_v1_0_i/pl_clkwiz/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.409    12.171    vck190_v1_0_i/pl_clkwiz/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X11Y23        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.065    12.236 r  vck190_v1_0_i/pl_clkwiz/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X3Y2 (CLOCK_ROOT)    net (fo=192913, routed)      3.724    15.960    vck190_v1_0_i/ctrl_sm_12/inst/m02_exit_pipeline/m02_exit/inst/r_reg/aclk
    SLICE_X222Y241       FDRE                                         r  vck190_v1_0_i/ctrl_sm_12/inst/m02_exit_pipeline/m02_exit/inst/r_reg/m_vector_i_reg[1067]/C
                         clock pessimism              0.783    16.743    
                         clock uncertainty           -0.217    16.526    
    SLICE_X222Y241       FDRE (Setup_DFF2_SLICEL_C_D)
                                                      0.011    16.537    vck190_v1_0_i/ctrl_sm_12/inst/m02_exit_pipeline/m02_exit/inst/r_reg/m_vector_i_reg[1067]
  -------------------------------------------------------------------
                         required time                         16.537    
                         arrival time                         -14.442    
  -------------------------------------------------------------------
                         slack                                  2.095    

Slack (MET) :             2.101ns  (required time - arrival time)
  Source:                 vck190_v1_0_i/ctrl_sm_12/inst/m02_exit_pipeline/m02_exit/inst/ar_reg/state_reg[m_valid_i]/C
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vck190_v1_0_i/ctrl_sm_12/inst/m02_exit_pipeline/m02_exit/inst/r_reg/m_vector_i_reg[1062]/D
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout1_primitive
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout1_primitive rise@10.000ns - clkout1_primitive rise@0.000ns)
  Data Path Delay:        7.451ns  (logic 1.526ns (20.480%)  route 5.925ns (79.520%))
  Logic Levels:           8  (LUT3=3 LUT4=1 LUT6=4)
  Clock Path Skew:        -0.240ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.920ns = ( 15.920 - 10.000 ) 
    Source Clock Delay      (SCD):    6.866ns
    Clock Pessimism Removal (CPR):    0.706ns
  Clock Uncertainty:      0.217ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.435ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      4.234ns (routing 2.050ns, distribution 2.184ns)
  Clock Net Delay (Destination): 3.684ns (routing 1.824ns, distribution 1.860ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1_primitive rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y6         BUFG_PS                      0.000     0.000 r  vck190_v1_0_i/ps_cips/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.985     1.985    vck190_v1_0_i/pl_clkwiz/inst/clock_primitive_inst/clk_in1
    MMCM_X11Y0           MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.070     2.055 r  vck190_v1_0_i/pl_clkwiz/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.491     2.546    vck190_v1_0_i/pl_clkwiz/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X11Y23        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.086     2.632 r  vck190_v1_0_i/pl_clkwiz/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X3Y2 (CLOCK_ROOT)    net (fo=192913, routed)      4.234     6.866    vck190_v1_0_i/ctrl_sm_12/inst/m02_exit_pipeline/m02_exit/inst/ar_reg/aclk
    SLICE_X230Y240       FDRE                                         r  vck190_v1_0_i/ctrl_sm_12/inst/m02_exit_pipeline/m02_exit/inst/ar_reg/state_reg[m_valid_i]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X230Y240       FDRE (Prop_BFF2_SLICEL_C_Q)
                                                      0.120     6.986 r  vck190_v1_0_i/ctrl_sm_12/inst/m02_exit_pipeline/m02_exit/inst/ar_reg/state_reg[m_valid_i]/Q
                         net (fo=18, routed)          0.516     7.502    vck190_v1_0_i/ulbf_coeffs_10/inst/design_ulbf_coeffs_wrapper_i/design_ulbf_coeffs_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4LITE.I_AXI_LITE/s_axi_arvalid
    SLICE_X235Y251       LUT3 (Prop_E6LUT_SLICEM_I2_O)
                                                      0.218     7.720 r  vck190_v1_0_i/ulbf_coeffs_10/inst/design_ulbf_coeffs_wrapper_i/design_ulbf_coeffs_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4LITE.I_AXI_LITE/bram_addr_a[22]_INST_0_i_1/O
                         net (fo=16, routed)          0.569     8.289    vck190_v1_0_i/ulbf_coeffs_10/inst/design_ulbf_coeffs_wrapper_i/design_ulbf_coeffs_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4LITE.I_AXI_LITE/bram_addr_a[22]_INST_0_i_1_n_0
    SLICE_X231Y250       LUT4 (Prop_B5LUT_SLICEM_I1_O)
                                                      0.219     8.508 f  vck190_v1_0_i/ulbf_coeffs_10/inst/design_ulbf_coeffs_wrapper_i/design_ulbf_coeffs_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4LITE.I_AXI_LITE/bram_addr_a[2]_INST_0/O
                         net (fo=633, routed)         1.408     9.916    vck190_v1_0_i/ulbf_coeffs_10/inst/design_ulbf_coeffs_wrapper_i/design_ulbf_coeffs_i/bram_addr_a[0]
    SLICE_X200Y315       LUT3 (Prop_F5LUT_SLICEL_I1_O)
                                                      0.144    10.060 r  vck190_v1_0_i/ulbf_coeffs_10/inst/design_ulbf_coeffs_wrapper_i/design_ulbf_coeffs_i/axi_bram_ctrl_0_i_558/O
                         net (fo=1, routed)           0.540    10.600    vck190_v1_0_i/ulbf_coeffs_10/inst/design_ulbf_coeffs_wrapper_i/design_ulbf_coeffs_i/axi_bram_ctrl_0_i_558_n_0
    SLICE_X210Y315       LUT6 (Prop_D6LUT_SLICEL_I2_O)
                                                      0.116    10.716 r  vck190_v1_0_i/ulbf_coeffs_10/inst/design_ulbf_coeffs_wrapper_i/design_ulbf_coeffs_i/axi_bram_ctrl_0_i_527/O
                         net (fo=1, routed)           0.265    10.981    vck190_v1_0_i/ulbf_coeffs_10/inst/design_ulbf_coeffs_wrapper_i/design_ulbf_coeffs_i/axi_bram_ctrl_0_i_527_n_0
    SLICE_X210Y315       LUT6 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.117    11.098 r  vck190_v1_0_i/ulbf_coeffs_10/inst/design_ulbf_coeffs_wrapper_i/design_ulbf_coeffs_i/axi_bram_ctrl_0_i_414/O
                         net (fo=4, routed)           0.660    11.758    vck190_v1_0_i/ulbf_coeffs_10/inst/design_ulbf_coeffs_wrapper_i/design_ulbf_coeffs_i/csr_rddata[3]
    SLICE_X249Y315       LUT6 (Prop_H6LUT_SLICEM_I3_O)
                                                      0.188    11.946 r  vck190_v1_0_i/ulbf_coeffs_10/inst/design_ulbf_coeffs_wrapper_i/design_ulbf_coeffs_i/axi_bram_ctrl_0_i_147/O
                         net (fo=1, routed)           0.856    12.802    vck190_v1_0_i/ulbf_coeffs_10/inst/design_ulbf_coeffs_wrapper_i/design_ulbf_coeffs_i/axi_bram_ctrl_0_i_147_n_0
    SLICE_X202Y314       LUT6 (Prop_D6LUT_SLICEL_I3_O)
                                                      0.209    13.011 r  vck190_v1_0_i/ulbf_coeffs_10/inst/design_ulbf_coeffs_wrapper_i/design_ulbf_coeffs_i/axi_bram_ctrl_0_i_29/O
                         net (fo=2, routed)           1.057    14.068    vck190_v1_0_i/ctrl_sm_12/inst/m02_exit_pipeline/m02_exit/inst/r_reg/skid_buffer_reg[1090]_0[5]
    SLICE_X219Y240       LUT3 (Prop_D5LUT_SLICEM_I1_O)
                                                      0.195    14.263 r  vck190_v1_0_i/ctrl_sm_12/inst/m02_exit_pipeline/m02_exit/inst/r_reg/m_vector_i[1062]_i_1__1/O
                         net (fo=1, routed)           0.054    14.317    vck190_v1_0_i/ctrl_sm_12/inst/m02_exit_pipeline/m02_exit/inst/r_reg/m_vector_i[1062]_i_1__1_n_0
    SLICE_X219Y240       FDRE                                         r  vck190_v1_0_i/ctrl_sm_12/inst/m02_exit_pipeline/m02_exit/inst/r_reg/m_vector_i_reg[1062]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1_primitive rise edge)
                                                     10.000    10.000 r  
    BUFG_PS_X0Y6         BUFG_PS                      0.000    10.000 r  vck190_v1_0_i/ps_cips/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.762    11.762    vck190_v1_0_i/pl_clkwiz/inst/clock_primitive_inst/clk_in1
    MMCM_X11Y0           MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.000    11.762 r  vck190_v1_0_i/pl_clkwiz/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.409    12.171    vck190_v1_0_i/pl_clkwiz/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X11Y23        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.065    12.236 r  vck190_v1_0_i/pl_clkwiz/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X3Y2 (CLOCK_ROOT)    net (fo=192913, routed)      3.684    15.920    vck190_v1_0_i/ctrl_sm_12/inst/m02_exit_pipeline/m02_exit/inst/r_reg/aclk
    SLICE_X219Y240       FDRE                                         r  vck190_v1_0_i/ctrl_sm_12/inst/m02_exit_pipeline/m02_exit/inst/r_reg/m_vector_i_reg[1062]/C
                         clock pessimism              0.706    16.626    
                         clock uncertainty           -0.217    16.409    
    SLICE_X219Y240       FDRE (Setup_DFF_SLICEM_C_D)
                                                      0.009    16.418    vck190_v1_0_i/ctrl_sm_12/inst/m02_exit_pipeline/m02_exit/inst/r_reg/m_vector_i_reg[1062]
  -------------------------------------------------------------------
                         required time                         16.418    
                         arrival time                         -14.317    
  -------------------------------------------------------------------
                         slack                                  2.101    

Slack (MET) :             2.113ns  (required time - arrival time)
  Source:                 vck190_v1_0_i/ctrl_sm_12/inst/m11_exit_pipeline/m11_exit/inst/ar_reg/state_reg[m_valid_i]/C
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vck190_v1_0_i/ctrl_sm_12/inst/m11_exit_pipeline/m11_exit/inst/r_reg/m_vector_i_reg[1074]/D
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout1_primitive
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout1_primitive rise@10.000ns - clkout1_primitive rise@0.000ns)
  Data Path Delay:        7.642ns  (logic 1.362ns (17.823%)  route 6.280ns (82.177%))
  Logic Levels:           8  (LUT2=1 LUT3=4 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.186ns = ( 16.186 - 10.000 ) 
    Source Clock Delay      (SCD):    7.104ns
    Clock Pessimism Removal (CPR):    0.881ns
  Clock Uncertainty:      0.217ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.435ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      4.472ns (routing 2.050ns, distribution 2.422ns)
  Clock Net Delay (Destination): 3.950ns (routing 1.824ns, distribution 2.126ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1_primitive rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y6         BUFG_PS                      0.000     0.000 r  vck190_v1_0_i/ps_cips/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.985     1.985    vck190_v1_0_i/pl_clkwiz/inst/clock_primitive_inst/clk_in1
    MMCM_X11Y0           MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.070     2.055 r  vck190_v1_0_i/pl_clkwiz/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.491     2.546    vck190_v1_0_i/pl_clkwiz/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X11Y23        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.086     2.632 r  vck190_v1_0_i/pl_clkwiz/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X3Y2 (CLOCK_ROOT)    net (fo=192913, routed)      4.472     7.104    vck190_v1_0_i/ctrl_sm_12/inst/m11_exit_pipeline/m11_exit/inst/ar_reg/aclk
    SLICE_X265Y238       FDRE                                         r  vck190_v1_0_i/ctrl_sm_12/inst/m11_exit_pipeline/m11_exit/inst/ar_reg/state_reg[m_valid_i]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X265Y238       FDRE (Prop_BFF2_SLICEM_C_Q)
                                                      0.118     7.222 r  vck190_v1_0_i/ctrl_sm_12/inst/m11_exit_pipeline/m11_exit/inst/ar_reg/state_reg[m_valid_i]/Q
                         net (fo=18, routed)          0.469     7.691    vck190_v1_0_i/ulbf_coeffs_20/inst/design_ulbf_coeffs_wrapper_i/design_ulbf_coeffs_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4LITE.I_AXI_LITE/s_axi_arvalid
    SLICE_X270Y242       LUT3 (Prop_A6LUT_SLICEL_I2_O)
                                                      0.187     7.878 r  vck190_v1_0_i/ulbf_coeffs_20/inst/design_ulbf_coeffs_wrapper_i/design_ulbf_coeffs_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4LITE.I_AXI_LITE/bram_addr_a[22]_INST_0_i_1/O
                         net (fo=16, routed)          0.449     8.327    vck190_v1_0_i/ulbf_coeffs_20/inst/design_ulbf_coeffs_wrapper_i/design_ulbf_coeffs_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4LITE.I_AXI_LITE/bram_addr_a[22]_INST_0_i_1_n_0
    SLICE_X267Y240       LUT4 (Prop_F6LUT_SLICEM_I1_O)
                                                      0.147     8.474 f  vck190_v1_0_i/ulbf_coeffs_20/inst/design_ulbf_coeffs_wrapper_i/design_ulbf_coeffs_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4LITE.I_AXI_LITE/bram_addr_a[20]_INST_0/O
                         net (fo=667, routed)         1.757    10.231    vck190_v1_0_i/ulbf_coeffs_20/inst/design_ulbf_coeffs_wrapper_i/design_ulbf_coeffs_i/p_0_in[0]
    SLICE_X302Y292       LUT2 (Prop_B5LUT_SLICEL_I1_O)
                                                      0.144    10.375 f  vck190_v1_0_i/ulbf_coeffs_20/inst/design_ulbf_coeffs_wrapper_i/design_ulbf_coeffs_i/i___3_i_1/O
                         net (fo=122, routed)         0.442    10.817    vck190_v1_0_i/ulbf_coeffs_20/inst/design_ulbf_coeffs_wrapper_i/design_ulbf_coeffs_i/i___3_i_1_n_0
    SLICE_X293Y294       LUT3 (Prop_B5LUT_SLICEM_I2_O)
                                                      0.147    10.964 r  vck190_v1_0_i/ulbf_coeffs_20/inst/design_ulbf_coeffs_wrapper_i/design_ulbf_coeffs_i/xpm_memory_tdpram_inst_i_83__1/O
                         net (fo=98, routed)          0.838    11.802    vck190_v1_0_i/ulbf_coeffs_20/inst/master_i_0/plio_master_64b_cntrl_i/axi_bram_ctrl_0_i_160[0]
    SLICE_X272Y292       LUT3 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.188    11.990 r  vck190_v1_0_i/ulbf_coeffs_20/inst/master_i_0/plio_master_64b_cntrl_i/axi_bram_ctrl_0_i_313/O
                         net (fo=1, routed)           0.664    12.654    vck190_v1_0_i/ulbf_coeffs_20/inst/design_ulbf_coeffs_wrapper_i/design_ulbf_coeffs_i/rddata[15]
    SLICE_X303Y291       LUT6 (Prop_H6LUT_SLICEM_I5_O)
                                                      0.188    12.842 r  vck190_v1_0_i/ulbf_coeffs_20/inst/design_ulbf_coeffs_wrapper_i/design_ulbf_coeffs_i/axi_bram_ctrl_0_i_100/O
                         net (fo=1, routed)           0.255    13.097    vck190_v1_0_i/ulbf_coeffs_20/inst/design_ulbf_coeffs_wrapper_i/design_ulbf_coeffs_i/axi_bram_ctrl_0_i_100_n_0
    SLICE_X303Y291       LUT6 (Prop_E6LUT_SLICEM_I5_O)
                                                      0.117    13.214 r  vck190_v1_0_i/ulbf_coeffs_20/inst/design_ulbf_coeffs_wrapper_i/design_ulbf_coeffs_i/axi_bram_ctrl_0_i_17/O
                         net (fo=2, routed)           1.352    14.566    vck190_v1_0_i/ctrl_sm_12/inst/m11_exit_pipeline/m11_exit/inst/r_reg/skid_buffer_reg[1090]_0[17]
    SLICE_X267Y247       LUT3 (Prop_D5LUT_SLICEM_I1_O)
                                                      0.126    14.692 r  vck190_v1_0_i/ctrl_sm_12/inst/m11_exit_pipeline/m11_exit/inst/r_reg/m_vector_i[1074]_i_1__1/O
                         net (fo=1, routed)           0.054    14.746    vck190_v1_0_i/ctrl_sm_12/inst/m11_exit_pipeline/m11_exit/inst/r_reg/m_vector_i[1074]_i_1__1_n_0
    SLICE_X267Y247       FDRE                                         r  vck190_v1_0_i/ctrl_sm_12/inst/m11_exit_pipeline/m11_exit/inst/r_reg/m_vector_i_reg[1074]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1_primitive rise edge)
                                                     10.000    10.000 r  
    BUFG_PS_X0Y6         BUFG_PS                      0.000    10.000 r  vck190_v1_0_i/ps_cips/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.762    11.762    vck190_v1_0_i/pl_clkwiz/inst/clock_primitive_inst/clk_in1
    MMCM_X11Y0           MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.000    11.762 r  vck190_v1_0_i/pl_clkwiz/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.409    12.171    vck190_v1_0_i/pl_clkwiz/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X11Y23        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.065    12.236 r  vck190_v1_0_i/pl_clkwiz/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X3Y2 (CLOCK_ROOT)    net (fo=192913, routed)      3.950    16.186    vck190_v1_0_i/ctrl_sm_12/inst/m11_exit_pipeline/m11_exit/inst/r_reg/aclk
    SLICE_X267Y247       FDRE                                         r  vck190_v1_0_i/ctrl_sm_12/inst/m11_exit_pipeline/m11_exit/inst/r_reg/m_vector_i_reg[1074]/C
                         clock pessimism              0.881    17.067    
                         clock uncertainty           -0.217    16.850    
    SLICE_X267Y247       FDRE (Setup_DFF_SLICEM_C_D)
                                                      0.009    16.859    vck190_v1_0_i/ctrl_sm_12/inst/m11_exit_pipeline/m11_exit/inst/r_reg/m_vector_i_reg[1074]
  -------------------------------------------------------------------
                         required time                         16.859    
                         arrival time                         -14.746    
  -------------------------------------------------------------------
                         slack                                  2.113    

Slack (MET) :             2.147ns  (required time - arrival time)
  Source:                 vck190_v1_0_i/ctrl_sm_12/inst/m02_exit_pipeline/m02_exit/inst/ar_reg/state_reg[m_valid_i]/C
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vck190_v1_0_i/ctrl_sm_12/inst/m02_exit_pipeline/m02_exit/inst/r_reg/skid_buffer_reg[1065]/D
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout1_primitive
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout1_primitive rise@10.000ns - clkout1_primitive rise@0.000ns)
  Data Path Delay:        7.406ns  (logic 1.402ns (18.931%)  route 6.004ns (81.069%))
  Logic Levels:           7  (LUT3=1 LUT4=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.240ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.920ns = ( 15.920 - 10.000 ) 
    Source Clock Delay      (SCD):    6.866ns
    Clock Pessimism Removal (CPR):    0.706ns
  Clock Uncertainty:      0.217ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.435ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      4.234ns (routing 2.050ns, distribution 2.184ns)
  Clock Net Delay (Destination): 3.684ns (routing 1.824ns, distribution 1.860ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1_primitive rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y6         BUFG_PS                      0.000     0.000 r  vck190_v1_0_i/ps_cips/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.985     1.985    vck190_v1_0_i/pl_clkwiz/inst/clock_primitive_inst/clk_in1
    MMCM_X11Y0           MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.070     2.055 r  vck190_v1_0_i/pl_clkwiz/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.491     2.546    vck190_v1_0_i/pl_clkwiz/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X11Y23        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.086     2.632 r  vck190_v1_0_i/pl_clkwiz/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X3Y2 (CLOCK_ROOT)    net (fo=192913, routed)      4.234     6.866    vck190_v1_0_i/ctrl_sm_12/inst/m02_exit_pipeline/m02_exit/inst/ar_reg/aclk
    SLICE_X230Y240       FDRE                                         r  vck190_v1_0_i/ctrl_sm_12/inst/m02_exit_pipeline/m02_exit/inst/ar_reg/state_reg[m_valid_i]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X230Y240       FDRE (Prop_BFF2_SLICEL_C_Q)
                                                      0.120     6.986 r  vck190_v1_0_i/ctrl_sm_12/inst/m02_exit_pipeline/m02_exit/inst/ar_reg/state_reg[m_valid_i]/Q
                         net (fo=18, routed)          0.516     7.502    vck190_v1_0_i/ulbf_coeffs_10/inst/design_ulbf_coeffs_wrapper_i/design_ulbf_coeffs_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4LITE.I_AXI_LITE/s_axi_arvalid
    SLICE_X235Y251       LUT3 (Prop_E6LUT_SLICEM_I2_O)
                                                      0.218     7.720 r  vck190_v1_0_i/ulbf_coeffs_10/inst/design_ulbf_coeffs_wrapper_i/design_ulbf_coeffs_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4LITE.I_AXI_LITE/bram_addr_a[22]_INST_0_i_1/O
                         net (fo=16, routed)          0.569     8.289    vck190_v1_0_i/ulbf_coeffs_10/inst/design_ulbf_coeffs_wrapper_i/design_ulbf_coeffs_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4LITE.I_AXI_LITE/bram_addr_a[22]_INST_0_i_1_n_0
    SLICE_X231Y250       LUT4 (Prop_B5LUT_SLICEM_I1_O)
                                                      0.219     8.508 f  vck190_v1_0_i/ulbf_coeffs_10/inst/design_ulbf_coeffs_wrapper_i/design_ulbf_coeffs_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4LITE.I_AXI_LITE/bram_addr_a[2]_INST_0/O
                         net (fo=633, routed)         1.327     9.835    vck190_v1_0_i/ulbf_coeffs_10/inst/design_ulbf_coeffs_wrapper_i/design_ulbf_coeffs_i/axi_bram_ctrl_0_i_456/I1
    SLICE_X212Y316       LUT5 (Prop_B5LUT_SLICEL_I1_O)
                                                      0.195    10.030 r  vck190_v1_0_i/ulbf_coeffs_10/inst/design_ulbf_coeffs_wrapper_i/design_ulbf_coeffs_i/axi_bram_ctrl_0_i_456/LUT5/O
                         net (fo=8, routed)           0.343    10.373    vck190_v1_0_i/ulbf_coeffs_10/inst/design_ulbf_coeffs_wrapper_i/design_ulbf_coeffs_i/axi_bram_ctrl_0_i_456_n_0
    SLICE_X214Y317       LUT6 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.138    10.511 r  vck190_v1_0_i/ulbf_coeffs_10/inst/design_ulbf_coeffs_wrapper_i/design_ulbf_coeffs_i/axi_bram_ctrl_0_i_511/O
                         net (fo=1, routed)           0.340    10.851    vck190_v1_0_i/ulbf_coeffs_10/inst/design_ulbf_coeffs_wrapper_i/design_ulbf_coeffs_i/axi_bram_ctrl_0_i_511_n_0
    SLICE_X208Y315       LUT6 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.203    11.054 r  vck190_v1_0_i/ulbf_coeffs_10/inst/design_ulbf_coeffs_wrapper_i/design_ulbf_coeffs_i/axi_bram_ctrl_0_i_387/O
                         net (fo=4, routed)           0.781    11.835    vck190_v1_0_i/ulbf_coeffs_10/inst/design_ulbf_coeffs_wrapper_i/design_ulbf_coeffs_i/csr_rddata[6]
    SLICE_X249Y313       LUT6 (Prop_H6LUT_SLICEM_I3_O)
                                                      0.188    12.023 r  vck190_v1_0_i/ulbf_coeffs_10/inst/design_ulbf_coeffs_wrapper_i/design_ulbf_coeffs_i/axi_bram_ctrl_0_i_135/O
                         net (fo=1, routed)           0.876    12.899    vck190_v1_0_i/ulbf_coeffs_10/inst/design_ulbf_coeffs_wrapper_i/design_ulbf_coeffs_i/axi_bram_ctrl_0_i_135_n_0
    SLICE_X201Y313       LUT6 (Prop_H6LUT_SLICEM_I3_O)
                                                      0.121    13.020 r  vck190_v1_0_i/ulbf_coeffs_10/inst/design_ulbf_coeffs_wrapper_i/design_ulbf_coeffs_i/axi_bram_ctrl_0_i_26/O
                         net (fo=2, routed)           1.252    14.272    vck190_v1_0_i/ctrl_sm_12/inst/m02_exit_pipeline/m02_exit/inst/r_reg/skid_buffer_reg[1090]_0[8]
    SLICE_X219Y240       FDRE                                         r  vck190_v1_0_i/ctrl_sm_12/inst/m02_exit_pipeline/m02_exit/inst/r_reg/skid_buffer_reg[1065]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1_primitive rise edge)
                                                     10.000    10.000 r  
    BUFG_PS_X0Y6         BUFG_PS                      0.000    10.000 r  vck190_v1_0_i/ps_cips/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.762    11.762    vck190_v1_0_i/pl_clkwiz/inst/clock_primitive_inst/clk_in1
    MMCM_X11Y0           MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.000    11.762 r  vck190_v1_0_i/pl_clkwiz/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.409    12.171    vck190_v1_0_i/pl_clkwiz/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X11Y23        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.065    12.236 r  vck190_v1_0_i/pl_clkwiz/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X3Y2 (CLOCK_ROOT)    net (fo=192913, routed)      3.684    15.920    vck190_v1_0_i/ctrl_sm_12/inst/m02_exit_pipeline/m02_exit/inst/r_reg/aclk
    SLICE_X219Y240       FDRE                                         r  vck190_v1_0_i/ctrl_sm_12/inst/m02_exit_pipeline/m02_exit/inst/r_reg/skid_buffer_reg[1065]/C
                         clock pessimism              0.706    16.626    
                         clock uncertainty           -0.217    16.409    
    SLICE_X219Y240       FDRE (Setup_BFF_SLICEM_C_D)
                                                      0.010    16.419    vck190_v1_0_i/ctrl_sm_12/inst/m02_exit_pipeline/m02_exit/inst/r_reg/skid_buffer_reg[1065]
  -------------------------------------------------------------------
                         required time                         16.419    
                         arrival time                         -14.272    
  -------------------------------------------------------------------
                         slack                                  2.147    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.030ns  (arrival time - required time)
  Source:                 vck190_v1_0_i/dlbf_data_20/inst/master_i_1/ram2axis_64b_i/ram_master_64b_i/xpm_memory_tdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_3/CLKBWRCLKL
                            (rising edge-triggered cell RAMB36E5_INT clocked by clkout1_primitive  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vck190_v1_0_i/dlbf_data_20/inst/master_i_1/ram2axis_64b_i/ram_master_64b_i/xpm_memory_tdpram_inst/xpm_memory_base_inst/gen_rd_a.gen_douta_pipe.douta_pipe_reg[1][56]/D
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout1_primitive
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clkout1_primitive rise@0.000ns - clkout1_primitive rise@0.000ns)
  Data Path Delay:        0.629ns  (logic 0.234ns (37.202%)  route 0.395ns (62.798%))
  Logic Levels:           0  
  Clock Path Skew:        0.545ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.881ns
    Source Clock Delay      (SCD):    5.644ns
    Clock Pessimism Removal (CPR):    0.692ns
  Clock Net Delay (Source):      3.408ns (routing 1.824ns, distribution 1.584ns)
  Clock Net Delay (Destination): 4.249ns (routing 2.050ns, distribution 2.199ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1_primitive rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y6         BUFG_PS                      0.000     0.000 r  vck190_v1_0_i/ps_cips/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.762     1.762    vck190_v1_0_i/pl_clkwiz/inst/clock_primitive_inst/clk_in1
    MMCM_X11Y0           MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.000     1.762 r  vck190_v1_0_i/pl_clkwiz/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.409     2.171    vck190_v1_0_i/pl_clkwiz/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X11Y23        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.065     2.236 r  vck190_v1_0_i/pl_clkwiz/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X3Y2 (CLOCK_ROOT)    net (fo=192913, routed)      3.408     5.644    vck190_v1_0_i/dlbf_data_20/inst/master_i_1/ram2axis_64b_i/ram_master_64b_i/xpm_memory_tdpram_inst/xpm_memory_base_inst/clka
    RAMB36_X5Y26         RAMB36E5_INT                                 r  vck190_v1_0_i/dlbf_data_20/inst/master_i_1/ram2axis_64b_i/ram_master_64b_i/xpm_memory_tdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_3/CLKBWRCLKL
  -------------------------------------------------------------------    -------------------
    RAMB36_X5Y26         RAMB36E5_INT (Prop_RAMB36_CLKBWRCLKL_DOUTBDOUT[8])
                                                      0.234     5.878 r  vck190_v1_0_i/dlbf_data_20/inst/master_i_1/ram2axis_64b_i/ram_master_64b_i/xpm_memory_tdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_3/DOUTBDOUT[8]
                         net (fo=1, routed)           0.395     6.273    vck190_v1_0_i/dlbf_data_20/inst/master_i_1/ram2axis_64b_i/ram_master_64b_i/xpm_memory_tdpram_inst/xpm_memory_base_inst/gen_rd_a.gen_douta_pipe.douta_pipe_reg[0][56]
    SLICE_X190Y96        FDRE                                         r  vck190_v1_0_i/dlbf_data_20/inst/master_i_1/ram2axis_64b_i/ram_master_64b_i/xpm_memory_tdpram_inst/xpm_memory_base_inst/gen_rd_a.gen_douta_pipe.douta_pipe_reg[1][56]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1_primitive rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y6         BUFG_PS                      0.000     0.000 r  vck190_v1_0_i/ps_cips/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.985     1.985    vck190_v1_0_i/pl_clkwiz/inst/clock_primitive_inst/clk_in1
    MMCM_X11Y0           MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.070     2.055 r  vck190_v1_0_i/pl_clkwiz/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.491     2.546    vck190_v1_0_i/pl_clkwiz/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X11Y23        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.086     2.632 r  vck190_v1_0_i/pl_clkwiz/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X3Y2 (CLOCK_ROOT)    net (fo=192913, routed)      4.249     6.881    vck190_v1_0_i/dlbf_data_20/inst/master_i_1/ram2axis_64b_i/ram_master_64b_i/xpm_memory_tdpram_inst/xpm_memory_base_inst/clka
    SLICE_X190Y96        FDRE                                         r  vck190_v1_0_i/dlbf_data_20/inst/master_i_1/ram2axis_64b_i/ram_master_64b_i/xpm_memory_tdpram_inst/xpm_memory_base_inst/gen_rd_a.gen_douta_pipe.douta_pipe_reg[1][56]/C
                         clock pessimism             -0.692     6.189    
    SLICE_X190Y96        FDRE (Hold_BFF_SLICEL_C_D)
                                                      0.054     6.243    vck190_v1_0_i/dlbf_data_20/inst/master_i_1/ram2axis_64b_i/ram_master_64b_i/xpm_memory_tdpram_inst/xpm_memory_base_inst/gen_rd_a.gen_douta_pipe.douta_pipe_reg[1][56]
  -------------------------------------------------------------------
                         required time                         -6.243    
                         arrival time                           6.273    
  -------------------------------------------------------------------
                         slack                                  0.030    

Slack (MET) :             0.031ns  (arrival time - required time)
  Source:                 vck190_v1_0_i/ctrl_sm_10/inst/m08_nodes/m08_aw_node/inst/inst_mi_handler/m_sc_areset_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vck190_v1_0_i/ctrl_sm_10/inst/m08_nodes/m08_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[1].inst_rd_addrb/count_r_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout1_primitive
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1_primitive rise@0.000ns - clkout1_primitive rise@0.000ns)
  Data Path Delay:        0.255ns  (logic 0.060ns (23.529%)  route 0.195ns (76.471%))
  Logic Levels:           0  
  Clock Path Skew:        0.214ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.219ns
    Source Clock Delay      (SCD):    4.433ns
    Clock Pessimism Removal (CPR):    0.572ns
  Clock Net Delay (Source):      2.832ns (routing 1.321ns, distribution 1.511ns)
  Clock Net Delay (Destination): 3.241ns (routing 1.516ns, distribution 1.725ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1_primitive rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y6         BUFG_PS                      0.000     0.000 r  vck190_v1_0_i/ps_cips/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.289     1.289    vck190_v1_0_i/pl_clkwiz/inst/clock_primitive_inst/clk_in1
    MMCM_X11Y0           MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.039     1.250 r  vck190_v1_0_i/pl_clkwiz/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.298     1.548    vck190_v1_0_i/pl_clkwiz/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X11Y23        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.053     1.601 r  vck190_v1_0_i/pl_clkwiz/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X3Y2 (CLOCK_ROOT)    net (fo=192913, routed)      2.832     4.433    vck190_v1_0_i/ctrl_sm_10/inst/m08_nodes/m08_aw_node/inst/inst_mi_handler/s_sc_aclk
    SLICE_X288Y187       FDRE                                         r  vck190_v1_0_i/ctrl_sm_10/inst/m08_nodes/m08_aw_node/inst/inst_mi_handler/m_sc_areset_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X288Y187       FDRE (Prop_BFF2_SLICEL_C_Q)
                                                      0.060     4.493 r  vck190_v1_0_i/ctrl_sm_10/inst/m08_nodes/m08_aw_node/inst/inst_mi_handler/m_sc_areset_r_reg/Q
                         net (fo=78, routed)          0.195     4.688    vck190_v1_0_i/ctrl_sm_10/inst/m08_nodes/m08_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[1].inst_rd_addrb/m_sc_areset_r_alias
    SLICE_X286Y188       FDRE                                         r  vck190_v1_0_i/ctrl_sm_10/inst/m08_nodes/m08_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[1].inst_rd_addrb/count_r_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout1_primitive rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y6         BUFG_PS                      0.000     0.000 r  vck190_v1_0_i/ps_cips/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.494     1.494    vck190_v1_0_i/pl_clkwiz/inst/clock_primitive_inst/clk_in1
    MMCM_X11Y0           MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.034     1.528 r  vck190_v1_0_i/pl_clkwiz/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.379     1.907    vck190_v1_0_i/pl_clkwiz/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X11Y23        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.071     1.978 r  vck190_v1_0_i/pl_clkwiz/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X3Y2 (CLOCK_ROOT)    net (fo=192913, routed)      3.241     5.219    vck190_v1_0_i/ctrl_sm_10/inst/m08_nodes/m08_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[1].inst_rd_addrb/s_sc_aclk
    SLICE_X286Y188       FDRE                                         r  vck190_v1_0_i/ctrl_sm_10/inst/m08_nodes/m08_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[1].inst_rd_addrb/count_r_reg[0]/C
                         clock pessimism             -0.572     4.647    
    SLICE_X286Y188       FDRE (Hold_FFF2_SLICEL_C_R)
                                                      0.010     4.657    vck190_v1_0_i/ctrl_sm_10/inst/m08_nodes/m08_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[1].inst_rd_addrb/count_r_reg[0]
  -------------------------------------------------------------------
                         required time                         -4.657    
                         arrival time                           4.688    
  -------------------------------------------------------------------
                         slack                                  0.031    

Slack (MET) :             0.031ns  (arrival time - required time)
  Source:                 vck190_v1_0_i/ctrl_sm_10/inst/m08_nodes/m08_aw_node/inst/inst_mi_handler/m_sc_areset_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vck190_v1_0_i/ctrl_sm_10/inst/m08_nodes/m08_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[1].inst_rd_addrb/count_r_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout1_primitive
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1_primitive rise@0.000ns - clkout1_primitive rise@0.000ns)
  Data Path Delay:        0.255ns  (logic 0.060ns (23.529%)  route 0.195ns (76.471%))
  Logic Levels:           0  
  Clock Path Skew:        0.214ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.219ns
    Source Clock Delay      (SCD):    4.433ns
    Clock Pessimism Removal (CPR):    0.572ns
  Clock Net Delay (Source):      2.832ns (routing 1.321ns, distribution 1.511ns)
  Clock Net Delay (Destination): 3.241ns (routing 1.516ns, distribution 1.725ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1_primitive rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y6         BUFG_PS                      0.000     0.000 r  vck190_v1_0_i/ps_cips/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.289     1.289    vck190_v1_0_i/pl_clkwiz/inst/clock_primitive_inst/clk_in1
    MMCM_X11Y0           MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.039     1.250 r  vck190_v1_0_i/pl_clkwiz/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.298     1.548    vck190_v1_0_i/pl_clkwiz/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X11Y23        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.053     1.601 r  vck190_v1_0_i/pl_clkwiz/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X3Y2 (CLOCK_ROOT)    net (fo=192913, routed)      2.832     4.433    vck190_v1_0_i/ctrl_sm_10/inst/m08_nodes/m08_aw_node/inst/inst_mi_handler/s_sc_aclk
    SLICE_X288Y187       FDRE                                         r  vck190_v1_0_i/ctrl_sm_10/inst/m08_nodes/m08_aw_node/inst/inst_mi_handler/m_sc_areset_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X288Y187       FDRE (Prop_BFF2_SLICEL_C_Q)
                                                      0.060     4.493 r  vck190_v1_0_i/ctrl_sm_10/inst/m08_nodes/m08_aw_node/inst/inst_mi_handler/m_sc_areset_r_reg/Q
                         net (fo=78, routed)          0.195     4.688    vck190_v1_0_i/ctrl_sm_10/inst/m08_nodes/m08_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[1].inst_rd_addrb/m_sc_areset_r_alias
    SLICE_X286Y188       FDRE                                         r  vck190_v1_0_i/ctrl_sm_10/inst/m08_nodes/m08_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[1].inst_rd_addrb/count_r_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout1_primitive rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y6         BUFG_PS                      0.000     0.000 r  vck190_v1_0_i/ps_cips/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.494     1.494    vck190_v1_0_i/pl_clkwiz/inst/clock_primitive_inst/clk_in1
    MMCM_X11Y0           MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.034     1.528 r  vck190_v1_0_i/pl_clkwiz/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.379     1.907    vck190_v1_0_i/pl_clkwiz/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X11Y23        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.071     1.978 r  vck190_v1_0_i/pl_clkwiz/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X3Y2 (CLOCK_ROOT)    net (fo=192913, routed)      3.241     5.219    vck190_v1_0_i/ctrl_sm_10/inst/m08_nodes/m08_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[1].inst_rd_addrb/s_sc_aclk
    SLICE_X286Y188       FDRE                                         r  vck190_v1_0_i/ctrl_sm_10/inst/m08_nodes/m08_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[1].inst_rd_addrb/count_r_reg[1]/C
                         clock pessimism             -0.572     4.647    
    SLICE_X286Y188       FDRE (Hold_FFF_SLICEL_C_R)
                                                      0.010     4.657    vck190_v1_0_i/ctrl_sm_10/inst/m08_nodes/m08_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[1].inst_rd_addrb/count_r_reg[1]
  -------------------------------------------------------------------
                         required time                         -4.657    
                         arrival time                           4.688    
  -------------------------------------------------------------------
                         slack                                  0.031    

Slack (MET) :             0.031ns  (arrival time - required time)
  Source:                 vck190_v1_0_i/ctrl_sm_10/inst/m08_nodes/m08_aw_node/inst/inst_mi_handler/m_sc_areset_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vck190_v1_0_i/ctrl_sm_10/inst/m08_nodes/m08_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[1].inst_rd_addrb/count_r_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout1_primitive
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1_primitive rise@0.000ns - clkout1_primitive rise@0.000ns)
  Data Path Delay:        0.255ns  (logic 0.060ns (23.529%)  route 0.195ns (76.471%))
  Logic Levels:           0  
  Clock Path Skew:        0.214ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.219ns
    Source Clock Delay      (SCD):    4.433ns
    Clock Pessimism Removal (CPR):    0.572ns
  Clock Net Delay (Source):      2.832ns (routing 1.321ns, distribution 1.511ns)
  Clock Net Delay (Destination): 3.241ns (routing 1.516ns, distribution 1.725ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1_primitive rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y6         BUFG_PS                      0.000     0.000 r  vck190_v1_0_i/ps_cips/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.289     1.289    vck190_v1_0_i/pl_clkwiz/inst/clock_primitive_inst/clk_in1
    MMCM_X11Y0           MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.039     1.250 r  vck190_v1_0_i/pl_clkwiz/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.298     1.548    vck190_v1_0_i/pl_clkwiz/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X11Y23        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.053     1.601 r  vck190_v1_0_i/pl_clkwiz/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X3Y2 (CLOCK_ROOT)    net (fo=192913, routed)      2.832     4.433    vck190_v1_0_i/ctrl_sm_10/inst/m08_nodes/m08_aw_node/inst/inst_mi_handler/s_sc_aclk
    SLICE_X288Y187       FDRE                                         r  vck190_v1_0_i/ctrl_sm_10/inst/m08_nodes/m08_aw_node/inst/inst_mi_handler/m_sc_areset_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X288Y187       FDRE (Prop_BFF2_SLICEL_C_Q)
                                                      0.060     4.493 r  vck190_v1_0_i/ctrl_sm_10/inst/m08_nodes/m08_aw_node/inst/inst_mi_handler/m_sc_areset_r_reg/Q
                         net (fo=78, routed)          0.195     4.688    vck190_v1_0_i/ctrl_sm_10/inst/m08_nodes/m08_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[1].inst_rd_addrb/m_sc_areset_r_alias
    SLICE_X286Y188       FDRE                                         r  vck190_v1_0_i/ctrl_sm_10/inst/m08_nodes/m08_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[1].inst_rd_addrb/count_r_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout1_primitive rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y6         BUFG_PS                      0.000     0.000 r  vck190_v1_0_i/ps_cips/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.494     1.494    vck190_v1_0_i/pl_clkwiz/inst/clock_primitive_inst/clk_in1
    MMCM_X11Y0           MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.034     1.528 r  vck190_v1_0_i/pl_clkwiz/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.379     1.907    vck190_v1_0_i/pl_clkwiz/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X11Y23        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.071     1.978 r  vck190_v1_0_i/pl_clkwiz/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X3Y2 (CLOCK_ROOT)    net (fo=192913, routed)      3.241     5.219    vck190_v1_0_i/ctrl_sm_10/inst/m08_nodes/m08_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[1].inst_rd_addrb/s_sc_aclk
    SLICE_X286Y188       FDRE                                         r  vck190_v1_0_i/ctrl_sm_10/inst/m08_nodes/m08_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[1].inst_rd_addrb/count_r_reg[2]/C
                         clock pessimism             -0.572     4.647    
    SLICE_X286Y188       FDRE (Hold_CFF2_SLICEL_C_R)
                                                      0.010     4.657    vck190_v1_0_i/ctrl_sm_10/inst/m08_nodes/m08_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[1].inst_rd_addrb/count_r_reg[2]
  -------------------------------------------------------------------
                         required time                         -4.657    
                         arrival time                           4.688    
  -------------------------------------------------------------------
                         slack                                  0.031    

Slack (MET) :             0.031ns  (arrival time - required time)
  Source:                 vck190_v1_0_i/ctrl_sm_10/inst/m08_nodes/m08_aw_node/inst/inst_mi_handler/m_sc_areset_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vck190_v1_0_i/ctrl_sm_10/inst/m08_nodes/m08_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[1].inst_rd_addrb/count_r_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout1_primitive
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1_primitive rise@0.000ns - clkout1_primitive rise@0.000ns)
  Data Path Delay:        0.255ns  (logic 0.060ns (23.529%)  route 0.195ns (76.471%))
  Logic Levels:           0  
  Clock Path Skew:        0.214ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.219ns
    Source Clock Delay      (SCD):    4.433ns
    Clock Pessimism Removal (CPR):    0.572ns
  Clock Net Delay (Source):      2.832ns (routing 1.321ns, distribution 1.511ns)
  Clock Net Delay (Destination): 3.241ns (routing 1.516ns, distribution 1.725ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1_primitive rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y6         BUFG_PS                      0.000     0.000 r  vck190_v1_0_i/ps_cips/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.289     1.289    vck190_v1_0_i/pl_clkwiz/inst/clock_primitive_inst/clk_in1
    MMCM_X11Y0           MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.039     1.250 r  vck190_v1_0_i/pl_clkwiz/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.298     1.548    vck190_v1_0_i/pl_clkwiz/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X11Y23        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.053     1.601 r  vck190_v1_0_i/pl_clkwiz/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X3Y2 (CLOCK_ROOT)    net (fo=192913, routed)      2.832     4.433    vck190_v1_0_i/ctrl_sm_10/inst/m08_nodes/m08_aw_node/inst/inst_mi_handler/s_sc_aclk
    SLICE_X288Y187       FDRE                                         r  vck190_v1_0_i/ctrl_sm_10/inst/m08_nodes/m08_aw_node/inst/inst_mi_handler/m_sc_areset_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X288Y187       FDRE (Prop_BFF2_SLICEL_C_Q)
                                                      0.060     4.493 r  vck190_v1_0_i/ctrl_sm_10/inst/m08_nodes/m08_aw_node/inst/inst_mi_handler/m_sc_areset_r_reg/Q
                         net (fo=78, routed)          0.195     4.688    vck190_v1_0_i/ctrl_sm_10/inst/m08_nodes/m08_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[1].inst_rd_addrb/m_sc_areset_r_alias
    SLICE_X286Y188       FDRE                                         r  vck190_v1_0_i/ctrl_sm_10/inst/m08_nodes/m08_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[1].inst_rd_addrb/count_r_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout1_primitive rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y6         BUFG_PS                      0.000     0.000 r  vck190_v1_0_i/ps_cips/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.494     1.494    vck190_v1_0_i/pl_clkwiz/inst/clock_primitive_inst/clk_in1
    MMCM_X11Y0           MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.034     1.528 r  vck190_v1_0_i/pl_clkwiz/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.379     1.907    vck190_v1_0_i/pl_clkwiz/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X11Y23        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.071     1.978 r  vck190_v1_0_i/pl_clkwiz/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X3Y2 (CLOCK_ROOT)    net (fo=192913, routed)      3.241     5.219    vck190_v1_0_i/ctrl_sm_10/inst/m08_nodes/m08_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[1].inst_rd_addrb/s_sc_aclk
    SLICE_X286Y188       FDRE                                         r  vck190_v1_0_i/ctrl_sm_10/inst/m08_nodes/m08_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[1].inst_rd_addrb/count_r_reg[3]/C
                         clock pessimism             -0.572     4.647    
    SLICE_X286Y188       FDRE (Hold_BFF2_SLICEL_C_R)
                                                      0.010     4.657    vck190_v1_0_i/ctrl_sm_10/inst/m08_nodes/m08_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[1].inst_rd_addrb/count_r_reg[3]
  -------------------------------------------------------------------
                         required time                         -4.657    
                         arrival time                           4.688    
  -------------------------------------------------------------------
                         slack                                  0.031    

Slack (MET) :             0.031ns  (arrival time - required time)
  Source:                 vck190_v1_0_i/ctrl_sm_10/inst/m08_nodes/m08_aw_node/inst/inst_mi_handler/m_sc_areset_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vck190_v1_0_i/ctrl_sm_10/inst/m08_nodes/m08_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[1].inst_rd_addrb/count_r_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout1_primitive
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1_primitive rise@0.000ns - clkout1_primitive rise@0.000ns)
  Data Path Delay:        0.255ns  (logic 0.060ns (23.529%)  route 0.195ns (76.471%))
  Logic Levels:           0  
  Clock Path Skew:        0.214ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.219ns
    Source Clock Delay      (SCD):    4.433ns
    Clock Pessimism Removal (CPR):    0.572ns
  Clock Net Delay (Source):      2.832ns (routing 1.321ns, distribution 1.511ns)
  Clock Net Delay (Destination): 3.241ns (routing 1.516ns, distribution 1.725ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1_primitive rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y6         BUFG_PS                      0.000     0.000 r  vck190_v1_0_i/ps_cips/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.289     1.289    vck190_v1_0_i/pl_clkwiz/inst/clock_primitive_inst/clk_in1
    MMCM_X11Y0           MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.039     1.250 r  vck190_v1_0_i/pl_clkwiz/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.298     1.548    vck190_v1_0_i/pl_clkwiz/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X11Y23        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.053     1.601 r  vck190_v1_0_i/pl_clkwiz/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X3Y2 (CLOCK_ROOT)    net (fo=192913, routed)      2.832     4.433    vck190_v1_0_i/ctrl_sm_10/inst/m08_nodes/m08_aw_node/inst/inst_mi_handler/s_sc_aclk
    SLICE_X288Y187       FDRE                                         r  vck190_v1_0_i/ctrl_sm_10/inst/m08_nodes/m08_aw_node/inst/inst_mi_handler/m_sc_areset_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X288Y187       FDRE (Prop_BFF2_SLICEL_C_Q)
                                                      0.060     4.493 r  vck190_v1_0_i/ctrl_sm_10/inst/m08_nodes/m08_aw_node/inst/inst_mi_handler/m_sc_areset_r_reg/Q
                         net (fo=78, routed)          0.195     4.688    vck190_v1_0_i/ctrl_sm_10/inst/m08_nodes/m08_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[1].inst_rd_addrb/m_sc_areset_r_alias
    SLICE_X286Y188       FDRE                                         r  vck190_v1_0_i/ctrl_sm_10/inst/m08_nodes/m08_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[1].inst_rd_addrb/count_r_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout1_primitive rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y6         BUFG_PS                      0.000     0.000 r  vck190_v1_0_i/ps_cips/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.494     1.494    vck190_v1_0_i/pl_clkwiz/inst/clock_primitive_inst/clk_in1
    MMCM_X11Y0           MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.034     1.528 r  vck190_v1_0_i/pl_clkwiz/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.379     1.907    vck190_v1_0_i/pl_clkwiz/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X11Y23        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.071     1.978 r  vck190_v1_0_i/pl_clkwiz/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X3Y2 (CLOCK_ROOT)    net (fo=192913, routed)      3.241     5.219    vck190_v1_0_i/ctrl_sm_10/inst/m08_nodes/m08_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[1].inst_rd_addrb/s_sc_aclk
    SLICE_X286Y188       FDRE                                         r  vck190_v1_0_i/ctrl_sm_10/inst/m08_nodes/m08_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[1].inst_rd_addrb/count_r_reg[4]/C
                         clock pessimism             -0.572     4.647    
    SLICE_X286Y188       FDRE (Hold_DFF2_SLICEL_C_R)
                                                      0.010     4.657    vck190_v1_0_i/ctrl_sm_10/inst/m08_nodes/m08_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[1].inst_rd_addrb/count_r_reg[4]
  -------------------------------------------------------------------
                         required time                         -4.657    
                         arrival time                           4.688    
  -------------------------------------------------------------------
                         slack                                  0.031    

Slack (MET) :             0.031ns  (arrival time - required time)
  Source:                 vck190_v1_0_i/ctrl_sm_1/inst/s00_entry_pipeline/s00_mmu/inst/aw_sreg/m_vector_i_reg[1079]/C
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vck190_v1_0_i/ctrl_sm_1/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[1].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_98_111/RAMB_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clkout1_primitive  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout1_primitive
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clkout1_primitive rise@0.000ns - clkout1_primitive rise@0.000ns)
  Data Path Delay:        0.305ns  (logic 0.097ns (31.803%)  route 0.208ns (68.197%))
  Logic Levels:           0  
  Clock Path Skew:        0.184ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.634ns
    Source Clock Delay      (SCD):    5.828ns
    Clock Pessimism Removal (CPR):    0.622ns
  Clock Net Delay (Source):      3.592ns (routing 1.824ns, distribution 1.768ns)
  Clock Net Delay (Destination): 4.002ns (routing 2.050ns, distribution 1.952ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1_primitive rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y6         BUFG_PS                      0.000     0.000 r  vck190_v1_0_i/ps_cips/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.762     1.762    vck190_v1_0_i/pl_clkwiz/inst/clock_primitive_inst/clk_in1
    MMCM_X11Y0           MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.000     1.762 r  vck190_v1_0_i/pl_clkwiz/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.409     2.171    vck190_v1_0_i/pl_clkwiz/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X11Y23        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.065     2.236 r  vck190_v1_0_i/pl_clkwiz/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X3Y2 (CLOCK_ROOT)    net (fo=192913, routed)      3.592     5.828    vck190_v1_0_i/ctrl_sm_1/inst/s00_entry_pipeline/s00_mmu/inst/aw_sreg/aclk
    SLICE_X117Y186       FDRE                                         r  vck190_v1_0_i/ctrl_sm_1/inst/s00_entry_pipeline/s00_mmu/inst/aw_sreg/m_vector_i_reg[1079]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X117Y186       FDRE (Prop_GFF_SLICEM_C_Q)
                                                      0.097     5.925 r  vck190_v1_0_i/ctrl_sm_1/inst/s00_entry_pipeline/s00_mmu/inst/aw_sreg/m_vector_i_reg[1079]/Q
                         net (fo=1, routed)           0.208     6.133    vck190_v1_0_i/ctrl_sm_1/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[1].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_98_111/DIB1
    SLICE_X117Y188       RAMD32                                       r  vck190_v1_0_i/ctrl_sm_1/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[1].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_98_111/RAMB_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout1_primitive rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y6         BUFG_PS                      0.000     0.000 r  vck190_v1_0_i/ps_cips/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.985     1.985    vck190_v1_0_i/pl_clkwiz/inst/clock_primitive_inst/clk_in1
    MMCM_X11Y0           MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.070     2.055 r  vck190_v1_0_i/pl_clkwiz/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.491     2.546    vck190_v1_0_i/pl_clkwiz/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X11Y23        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.086     2.632 r  vck190_v1_0_i/pl_clkwiz/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X3Y2 (CLOCK_ROOT)    net (fo=192913, routed)      4.002     6.634    vck190_v1_0_i/ctrl_sm_1/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[1].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_98_111/WCLK
    SLICE_X117Y188       RAMD32                                       r  vck190_v1_0_i/ctrl_sm_1/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[1].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_98_111/RAMB_D1/CLK
                         clock pessimism             -0.622     6.012    
    SLICE_X117Y188       RAMD32 (Hold_B6LUT_SLICEM_CLK_I)
                                                      0.090     6.102    vck190_v1_0_i/ctrl_sm_1/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[1].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_98_111/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -6.102    
                         arrival time                           6.133    
  -------------------------------------------------------------------
                         slack                                  0.031    

Slack (MET) :             0.032ns  (arrival time - required time)
  Source:                 vck190_v1_0_i/ctrl_sm_10/inst/switchboards/ar_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][223]/C
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vck190_v1_0_i/ctrl_sm_10/inst/m05_nodes/m05_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[1].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_70_83/RAMC_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clkout1_primitive  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout1_primitive
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1_primitive rise@0.000ns - clkout1_primitive rise@0.000ns)
  Data Path Delay:        0.288ns  (logic 0.060ns (20.833%)  route 0.228ns (79.167%))
  Logic Levels:           0  
  Clock Path Skew:        0.187ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.020ns
    Source Clock Delay      (SCD):    4.261ns
    Clock Pessimism Removal (CPR):    0.572ns
  Clock Net Delay (Source):      2.660ns (routing 1.321ns, distribution 1.339ns)
  Clock Net Delay (Destination): 3.042ns (routing 1.516ns, distribution 1.526ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1_primitive rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y6         BUFG_PS                      0.000     0.000 r  vck190_v1_0_i/ps_cips/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.289     1.289    vck190_v1_0_i/pl_clkwiz/inst/clock_primitive_inst/clk_in1
    MMCM_X11Y0           MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.039     1.250 r  vck190_v1_0_i/pl_clkwiz/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.298     1.548    vck190_v1_0_i/pl_clkwiz/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X11Y23        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.053     1.601 r  vck190_v1_0_i/pl_clkwiz/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X3Y2 (CLOCK_ROOT)    net (fo=192913, routed)      2.660     4.261    vck190_v1_0_i/ctrl_sm_10/inst/switchboards/ar_switchboard/inst/gen_mi[0].inst_opipe_payld/aclk
    SLICE_X232Y188       FDRE                                         r  vck190_v1_0_i/ctrl_sm_10/inst/switchboards/ar_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][223]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X232Y188       FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.060     4.321 r  vck190_v1_0_i/ctrl_sm_10/inst/switchboards/ar_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][223]/Q
                         net (fo=16, routed)          0.228     4.549    vck190_v1_0_i/ctrl_sm_10/inst/m05_nodes/m05_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[1].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_70_83/DIC1
    SLICE_X231Y183       RAMD32                                       r  vck190_v1_0_i/ctrl_sm_10/inst/m05_nodes/m05_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[1].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_70_83/RAMC_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout1_primitive rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y6         BUFG_PS                      0.000     0.000 r  vck190_v1_0_i/ps_cips/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.494     1.494    vck190_v1_0_i/pl_clkwiz/inst/clock_primitive_inst/clk_in1
    MMCM_X11Y0           MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.034     1.528 r  vck190_v1_0_i/pl_clkwiz/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.379     1.907    vck190_v1_0_i/pl_clkwiz/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X11Y23        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.071     1.978 r  vck190_v1_0_i/pl_clkwiz/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X3Y2 (CLOCK_ROOT)    net (fo=192913, routed)      3.042     5.020    vck190_v1_0_i/ctrl_sm_10/inst/m05_nodes/m05_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[1].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_70_83/WCLK
    SLICE_X231Y183       RAMD32                                       r  vck190_v1_0_i/ctrl_sm_10/inst/m05_nodes/m05_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[1].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_70_83/RAMC_D1/CLK
                         clock pessimism             -0.572     4.448    
    SLICE_X231Y183       RAMD32 (Hold_C6LUT_SLICEM_CLK_I)
                                                      0.069     4.517    vck190_v1_0_i/ctrl_sm_10/inst/m05_nodes/m05_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[1].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_70_83/RAMC_D1
  -------------------------------------------------------------------
                         required time                         -4.517    
                         arrival time                           4.549    
  -------------------------------------------------------------------
                         slack                                  0.032    

Slack (MET) :             0.032ns  (arrival time - required time)
  Source:                 vck190_v1_0_i/ctrl_sm/inst/m10_exit_pipeline/m10_exit/inst/ar_reg/m_vector_i_reg[1061]/C
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vck190_v1_0_i/ctrl_sm_10/inst/s00_entry_pipeline/s00_mmu/inst/ar_sreg/skid_buffer_reg[1061]/D
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout1_primitive
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1_primitive rise@0.000ns - clkout1_primitive rise@0.000ns)
  Data Path Delay:        0.266ns  (logic 0.059ns (22.180%)  route 0.207ns (77.820%))
  Logic Levels:           0  
  Clock Path Skew:        0.189ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.042ns
    Source Clock Delay      (SCD):    4.281ns
    Clock Pessimism Removal (CPR):    0.572ns
  Clock Net Delay (Source):      2.680ns (routing 1.321ns, distribution 1.359ns)
  Clock Net Delay (Destination): 3.064ns (routing 1.516ns, distribution 1.548ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1_primitive rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y6         BUFG_PS                      0.000     0.000 r  vck190_v1_0_i/ps_cips/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.289     1.289    vck190_v1_0_i/pl_clkwiz/inst/clock_primitive_inst/clk_in1
    MMCM_X11Y0           MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.039     1.250 r  vck190_v1_0_i/pl_clkwiz/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.298     1.548    vck190_v1_0_i/pl_clkwiz/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X11Y23        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.053     1.601 r  vck190_v1_0_i/pl_clkwiz/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X3Y2 (CLOCK_ROOT)    net (fo=192913, routed)      2.680     4.281    vck190_v1_0_i/ctrl_sm/inst/m10_exit_pipeline/m10_exit/inst/ar_reg/aclk
    SLICE_X226Y187       FDRE                                         r  vck190_v1_0_i/ctrl_sm/inst/m10_exit_pipeline/m10_exit/inst/ar_reg/m_vector_i_reg[1061]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X226Y187       FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.059     4.340 r  vck190_v1_0_i/ctrl_sm/inst/m10_exit_pipeline/m10_exit/inst/ar_reg/m_vector_i_reg[1061]/Q
                         net (fo=2, routed)           0.207     4.547    vck190_v1_0_i/ctrl_sm_10/inst/s00_entry_pipeline/s00_mmu/inst/ar_sreg/D[14]
    SLICE_X227Y188       FDRE                                         r  vck190_v1_0_i/ctrl_sm_10/inst/s00_entry_pipeline/s00_mmu/inst/ar_sreg/skid_buffer_reg[1061]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1_primitive rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y6         BUFG_PS                      0.000     0.000 r  vck190_v1_0_i/ps_cips/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.494     1.494    vck190_v1_0_i/pl_clkwiz/inst/clock_primitive_inst/clk_in1
    MMCM_X11Y0           MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.034     1.528 r  vck190_v1_0_i/pl_clkwiz/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.379     1.907    vck190_v1_0_i/pl_clkwiz/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X11Y23        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.071     1.978 r  vck190_v1_0_i/pl_clkwiz/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X3Y2 (CLOCK_ROOT)    net (fo=192913, routed)      3.064     5.042    vck190_v1_0_i/ctrl_sm_10/inst/s00_entry_pipeline/s00_mmu/inst/ar_sreg/aclk
    SLICE_X227Y188       FDRE                                         r  vck190_v1_0_i/ctrl_sm_10/inst/s00_entry_pipeline/s00_mmu/inst/ar_sreg/skid_buffer_reg[1061]/C
                         clock pessimism             -0.572     4.470    
    SLICE_X227Y188       FDRE (Hold_AFF_SLICEM_C_D)
                                                      0.045     4.515    vck190_v1_0_i/ctrl_sm_10/inst/s00_entry_pipeline/s00_mmu/inst/ar_sreg/skid_buffer_reg[1061]
  -------------------------------------------------------------------
                         required time                         -4.515    
                         arrival time                           4.547    
  -------------------------------------------------------------------
                         slack                                  0.032    

Slack (MET) :             0.032ns  (arrival time - required time)
  Source:                 vck190_v1_0_i/ctrl_sm_11/inst/m09_nodes/m09_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_rd.fifo_empty_r_reg/C
                            (rising edge-triggered cell FDSE clocked by clkout1_primitive  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vck190_v1_0_i/ctrl_sm_11/inst/m09_nodes/m09_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_rd.empty_r_reg/D
                            (rising edge-triggered cell FDSE clocked by clkout1_primitive  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout1_primitive
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1_primitive rise@0.000ns - clkout1_primitive rise@0.000ns)
  Data Path Delay:        0.302ns  (logic 0.130ns (43.046%)  route 0.172ns (56.954%))
  Logic Levels:           2  (LUT4=2)
  Clock Path Skew:        0.225ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.010ns
    Source Clock Delay      (SCD):    4.213ns
    Clock Pessimism Removal (CPR):    0.572ns
  Clock Net Delay (Source):      2.612ns (routing 1.321ns, distribution 1.291ns)
  Clock Net Delay (Destination): 3.032ns (routing 1.516ns, distribution 1.516ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1_primitive rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y6         BUFG_PS                      0.000     0.000 r  vck190_v1_0_i/ps_cips/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.289     1.289    vck190_v1_0_i/pl_clkwiz/inst/clock_primitive_inst/clk_in1
    MMCM_X11Y0           MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.039     1.250 r  vck190_v1_0_i/pl_clkwiz/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.298     1.548    vck190_v1_0_i/pl_clkwiz/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X11Y23        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.053     1.601 r  vck190_v1_0_i/pl_clkwiz/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X3Y2 (CLOCK_ROOT)    net (fo=192913, routed)      2.612     4.213    vck190_v1_0_i/ctrl_sm_11/inst/m09_nodes/m09_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/s_sc_aclk
    SLICE_X93Y188        FDSE                                         r  vck190_v1_0_i/ctrl_sm_11/inst/m09_nodes/m09_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_rd.fifo_empty_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y188        FDSE (Prop_DFF2_SLICEM_C_Q)
                                                      0.059     4.272 r  vck190_v1_0_i/ctrl_sm_11/inst/m09_nodes/m09_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_rd.fifo_empty_r_reg/Q
                         net (fo=2, routed)           0.152     4.424    vck190_v1_0_i/ctrl_sm_11/inst/m09_nodes/m09_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/gen_rd.fifo_empty_r
    SLICE_X93Y186        LUT4 (Prop_A6LUT_SLICEM_I3_O)
                                                      0.041     4.465 f  vck190_v1_0_i/ctrl_sm_11/inst/m09_nodes/m09_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/gen_mem_rep[0].inst_xpm_memory_i_1/O
                         net (fo=19, routed)          0.004     4.469    vck190_v1_0_i/ctrl_sm_11/inst/m09_nodes/m09_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/rd_addrb_incr
    SLICE_X93Y186        LUT4 (Prop_B6LUT_SLICEM_I3_O)
                                                      0.030     4.499 r  vck190_v1_0_i/ctrl_sm_11/inst/m09_nodes/m09_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_rd.empty_r_i_1__0/O
                         net (fo=1, routed)           0.016     4.515    vck190_v1_0_i/ctrl_sm_11/inst/m09_nodes/m09_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_rd.empty_r_i_1__0_n_0
    SLICE_X93Y186        FDSE                                         r  vck190_v1_0_i/ctrl_sm_11/inst/m09_nodes/m09_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_rd.empty_r_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1_primitive rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y6         BUFG_PS                      0.000     0.000 r  vck190_v1_0_i/ps_cips/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.494     1.494    vck190_v1_0_i/pl_clkwiz/inst/clock_primitive_inst/clk_in1
    MMCM_X11Y0           MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.034     1.528 r  vck190_v1_0_i/pl_clkwiz/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.379     1.907    vck190_v1_0_i/pl_clkwiz/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X11Y23        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.071     1.978 r  vck190_v1_0_i/pl_clkwiz/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X3Y2 (CLOCK_ROOT)    net (fo=192913, routed)      3.032     5.010    vck190_v1_0_i/ctrl_sm_11/inst/m09_nodes/m09_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/s_sc_aclk
    SLICE_X93Y186        FDSE                                         r  vck190_v1_0_i/ctrl_sm_11/inst/m09_nodes/m09_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_rd.empty_r_reg/C
                         clock pessimism             -0.572     4.438    
    SLICE_X93Y186        FDSE (Hold_BFF2_SLICEM_C_D)
                                                      0.045     4.483    vck190_v1_0_i/ctrl_sm_11/inst/m09_nodes/m09_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_rd.empty_r_reg
  -------------------------------------------------------------------
                         required time                         -4.483    
                         arrival time                           4.515    
  -------------------------------------------------------------------
                         slack                                  0.032    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkout1_primitive
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { vck190_v1_0_i/pl_clkwiz/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0 }

Check Type        Corner  Lib Pin                  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     PS9/MAXIGP0ACLK          n/a            4.000         10.000      6.000      PS9_X0Y0        vck190_v1_0_i/ps_cips/inst/PS9_inst/MAXIGP0ACLK
Min Period        n/a     RAMB36E5_INT/CLKBWRCLKL  n/a            1.626         10.000      8.374      RAMB36_X9Y69    vck190_v1_0_i/dlbf_coeffs_24/inst/master_i_0/ram2axis_64b_i/ram_master_64b_i/xpm_memory_tdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_1/CLKBWRCLKL
Min Period        n/a     RAMB36E5_INT/CLKBWRCLKU  n/a            1.626         10.000      8.374      RAMB36_X9Y69    vck190_v1_0_i/dlbf_coeffs_24/inst/master_i_0/ram2axis_64b_i/ram_master_64b_i/xpm_memory_tdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_1/CLKBWRCLKU
Min Period        n/a     RAMB36E5_INT/CLKBWRCLKL  n/a            1.626         10.000      8.374      RAMB36_X2Y81    vck190_v1_0_i/ulbf_coeffs_03/inst/master_i_0/ram2axis_64b_i/ram_master_64b_i/xpm_memory_tdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_1/CLKBWRCLKL
Min Period        n/a     RAMB36E5_INT/CLKBWRCLKU  n/a            1.626         10.000      8.374      RAMB36_X2Y81    vck190_v1_0_i/ulbf_coeffs_03/inst/master_i_0/ram2axis_64b_i/ram_master_64b_i/xpm_memory_tdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_1/CLKBWRCLKU
Min Period        n/a     RAMB36E5_INT/CLKBWRCLKL  n/a            1.626         10.000      8.374      RAMB36_X7Y66    vck190_v1_0_i/ulbf_coeffs_12/inst/master_i_6/ram2axis_64b_i/ram_master_64b_i/xpm_memory_tdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_1/CLKBWRCLKL
Min Period        n/a     RAMB36E5_INT/CLKBWRCLKU  n/a            1.626         10.000      8.374      RAMB36_X7Y66    vck190_v1_0_i/ulbf_coeffs_12/inst/master_i_6/ram2axis_64b_i/ram_master_64b_i/xpm_memory_tdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_1/CLKBWRCLKU
Min Period        n/a     RAMB36E5_INT/CLKBWRCLKL  n/a            1.626         10.000      8.374      RAMB36_X6Y50    vck190_v1_0_i/ulbf_data_10/inst/master_i_4/ram2axis_64b_i/ram_master_64b_i/xpm_memory_tdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_3/CLKBWRCLKL
Min Period        n/a     RAMB36E5_INT/CLKBWRCLKU  n/a            1.626         10.000      8.374      RAMB36_X6Y50    vck190_v1_0_i/ulbf_data_10/inst/master_i_4/ram2axis_64b_i/ram_master_64b_i/xpm_memory_tdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_3/CLKBWRCLKU
Min Period        n/a     RAMB36E5_INT/CLKBWRCLKL  n/a            1.626         10.000      8.374      RAMB36_X5Y70    vck190_v1_0_i/dlbf_coeffs_15/inst/master_i_0/ram2axis_64b_i/ram_master_64b_i/xpm_memory_tdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_0/CLKBWRCLKL
Low Pulse Width   Slow    PS9/MAXIGP0ACLK          n/a            2.000         5.000       3.000      PS9_X0Y0        vck190_v1_0_i/ps_cips/inst/PS9_inst/MAXIGP0ACLK
Low Pulse Width   Fast    PS9/MAXIGP0ACLK          n/a            2.000         5.000       3.000      PS9_X0Y0        vck190_v1_0_i/ps_cips/inst/PS9_inst/MAXIGP0ACLK
Low Pulse Width   Slow    RAMD32/CLK               n/a            0.714         5.000       4.286      SLICE_X287Y210  vck190_v1_0_i/ctrl_sm_10/inst/m09_nodes/m09_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[1].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_84_97/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK               n/a            0.714         5.000       4.286      SLICE_X287Y210  vck190_v1_0_i/ctrl_sm_10/inst/m09_nodes/m09_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[1].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_84_97/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK               n/a            0.714         5.000       4.286      SLICE_X287Y210  vck190_v1_0_i/ctrl_sm_10/inst/m09_nodes/m09_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[1].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_84_97/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK               n/a            0.714         5.000       4.286      SLICE_X287Y210  vck190_v1_0_i/ctrl_sm_10/inst/m09_nodes/m09_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[1].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_84_97/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK               n/a            0.714         5.000       4.286      SLICE_X287Y210  vck190_v1_0_i/ctrl_sm_10/inst/m09_nodes/m09_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[1].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_84_97/RAMC/CLK
Low Pulse Width   Slow    RAMD32/CLK               n/a            0.714         5.000       4.286      SLICE_X287Y210  vck190_v1_0_i/ctrl_sm_10/inst/m09_nodes/m09_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[1].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_84_97/RAMC_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK               n/a            0.714         5.000       4.286      SLICE_X287Y210  vck190_v1_0_i/ctrl_sm_10/inst/m09_nodes/m09_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[1].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_84_97/RAMD/CLK
Low Pulse Width   Slow    RAMD32/CLK               n/a            0.714         5.000       4.286      SLICE_X287Y210  vck190_v1_0_i/ctrl_sm_10/inst/m09_nodes/m09_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[1].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_84_97/RAMD_D1/CLK
High Pulse Width  Fast    PS9/MAXIGP0ACLK          n/a            2.000         5.000       3.000      PS9_X0Y0        vck190_v1_0_i/ps_cips/inst/PS9_inst/MAXIGP0ACLK
High Pulse Width  Slow    PS9/MAXIGP0ACLK          n/a            2.000         5.000       3.000      PS9_X0Y0        vck190_v1_0_i/ps_cips/inst/PS9_inst/MAXIGP0ACLK
High Pulse Width  Fast    RAMD32/CLK               n/a            0.714         5.000       4.286      SLICE_X57Y199   vck190_v1_0_i/ctrl_sm_0/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_28_41/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK               n/a            0.714         5.000       4.286      SLICE_X57Y199   vck190_v1_0_i/ctrl_sm_0/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_28_41/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK               n/a            0.714         5.000       4.286      SLICE_X57Y199   vck190_v1_0_i/ctrl_sm_0/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_28_41/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK               n/a            0.714         5.000       4.286      SLICE_X57Y199   vck190_v1_0_i/ctrl_sm_0/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_28_41/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK               n/a            0.714         5.000       4.286      SLICE_X57Y199   vck190_v1_0_i/ctrl_sm_0/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_28_41/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK               n/a            0.714         5.000       4.286      SLICE_X57Y199   vck190_v1_0_i/ctrl_sm_0/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_28_41/RAMC_D1/CLK
High Pulse Width  Fast    RAMD32/CLK               n/a            0.714         5.000       4.286      SLICE_X57Y199   vck190_v1_0_i/ctrl_sm_0/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_28_41/RAMD/CLK
High Pulse Width  Fast    RAMD32/CLK               n/a            0.714         5.000       4.286      SLICE_X57Y199   vck190_v1_0_i/ctrl_sm_0/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_28_41/RAMD_D1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkout4_primitive
  To Clock:  clkout4_primitive

Setup :         4346  Failing Endpoints,  Worst Slack       -0.166ns,  Total Violation     -306.843ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.002ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.250ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.166ns  (required time - arrival time)
  Source:                 vck190_v1_0_i/ulbf_coeffs_01/inst/master_i_1/ram2axis_64b_i/addrb_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clkout4_primitive  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            vck190_v1_0_i/ulbf_coeffs_01/inst/master_i_1/ram2axis_64b_i/addrb_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clkout4_primitive  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clkout4_primitive
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clkout4_primitive rise@2.500ns - clkout4_primitive rise@0.000ns)
  Data Path Delay:        1.906ns  (logic 0.498ns (26.128%)  route 1.408ns (73.872%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.375ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.896ns = ( 8.396 - 2.500 ) 
    Source Clock Delay      (SCD):    6.875ns
    Clock Pessimism Removal (CPR):    0.604ns
  Clock Uncertainty:      0.129ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.258ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      4.287ns (routing 1.654ns, distribution 2.633ns)
  Clock Net Delay (Destination): 3.703ns (routing 1.472ns, distribution 2.231ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout4_primitive rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y6         BUFG_PS                      0.000     0.000 r  vck190_v1_0_i/ps_cips/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.985     1.985    vck190_v1_0_i/pl_clkwiz/inst/clock_primitive_inst/clk_in1
    MMCM_X11Y0           MMCME5 (Prop_MMCM_CLKIN1_CLKOUT3)
                                                      0.025     2.010 r  vck190_v1_0_i/pl_clkwiz/inst/clock_primitive_inst/MMCME5_inst/CLKOUT3
                         net (fo=1, routed)           0.492     2.502    vck190_v1_0_i/pl_clkwiz/inst/clock_primitive_inst/clkout4_primitive
    BUFGCE_X11Y22        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.086     2.588 r  vck190_v1_0_i/pl_clkwiz/inst/clock_primitive_inst/BUFG_clkout4_inst/O
    X5Y2 (CLOCK_ROOT)    net (fo=191467, routed)      4.287     6.875    vck190_v1_0_i/ulbf_coeffs_01/inst/master_i_1/ram2axis_64b_i/m_axis_clk
    SLICE_X76Y283        FDRE                                         r  vck190_v1_0_i/ulbf_coeffs_01/inst/master_i_1/ram2axis_64b_i/addrb_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y283        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.121     6.996 r  vck190_v1_0_i/ulbf_coeffs_01/inst/master_i_1/ram2axis_64b_i/addrb_reg[4]/Q
                         net (fo=9, routed)           0.556     7.552    vck190_v1_0_i/ulbf_coeffs_01/inst/master_i_1/ram2axis_64b_i/Q[4]
    SLICE_X73Y286        LUT6 (Prop_F6LUT_SLICEM_I5_O)
                                                      0.117     7.669 r  vck190_v1_0_i/ulbf_coeffs_01/inst/master_i_1/ram2axis_64b_i/addrb_cmp1_inferred_i_1__0/O
                         net (fo=1, routed)           0.181     7.850    vck190_v1_0_i/ulbf_coeffs_01/inst/master_i_1/ram2axis_64b_i/addrb_cmp1
    SLICE_X74Y286        LUT6 (Prop_A6LUT_SLICEL_I2_O)
                                                      0.187     8.037 r  vck190_v1_0_i/ulbf_coeffs_01/inst/master_i_1/ram2axis_64b_i/addrb[15]_i_4__0/O
                         net (fo=1, routed)           0.191     8.228    vck190_v1_0_i/ulbf_coeffs_01/inst/master_i_1/ram2axis_64b_i/addrb_rst__4
    SLICE_X74Y284        LUT4 (Prop_A6LUT_SLICEL_I3_O)
                                                      0.073     8.301 r  vck190_v1_0_i/ulbf_coeffs_01/inst/master_i_1/ram2axis_64b_i/addrb[15]_i_1__0/O
                         net (fo=17, routed)          0.480     8.781    vck190_v1_0_i/ulbf_coeffs_01/inst/master_i_1/ram2axis_64b_i/addrb[15]_i_1__0_n_0
    SLICE_X76Y284        FDRE                                         r  vck190_v1_0_i/ulbf_coeffs_01/inst/master_i_1/ram2axis_64b_i/addrb_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout4_primitive rise edge)
                                                      2.500     2.500 r  
    BUFG_PS_X0Y6         BUFG_PS                      0.000     2.500 r  vck190_v1_0_i/ps_cips/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.762     4.262    vck190_v1_0_i/pl_clkwiz/inst/clock_primitive_inst/clk_in1
    MMCM_X11Y0           MMCME5 (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -0.044     4.218 r  vck190_v1_0_i/pl_clkwiz/inst/clock_primitive_inst/MMCME5_inst/CLKOUT3
                         net (fo=1, routed)           0.410     4.628    vck190_v1_0_i/pl_clkwiz/inst/clock_primitive_inst/clkout4_primitive
    BUFGCE_X11Y22        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.065     4.693 r  vck190_v1_0_i/pl_clkwiz/inst/clock_primitive_inst/BUFG_clkout4_inst/O
    X5Y2 (CLOCK_ROOT)    net (fo=191467, routed)      3.703     8.396    vck190_v1_0_i/ulbf_coeffs_01/inst/master_i_1/ram2axis_64b_i/m_axis_clk
    SLICE_X76Y284        FDRE                                         r  vck190_v1_0_i/ulbf_coeffs_01/inst/master_i_1/ram2axis_64b_i/addrb_reg[10]/C
                         clock pessimism              0.604     9.000    
                         clock uncertainty           -0.129     8.871    
    SLICE_X76Y284        FDRE (Setup_BFF_SLICEL_C_R)
                                                     -0.256     8.615    vck190_v1_0_i/ulbf_coeffs_01/inst/master_i_1/ram2axis_64b_i/addrb_reg[10]
  -------------------------------------------------------------------
                         required time                          8.615    
                         arrival time                          -8.781    
  -------------------------------------------------------------------
                         slack                                 -0.166    

Slack (VIOLATED) :        -0.166ns  (required time - arrival time)
  Source:                 vck190_v1_0_i/ulbf_coeffs_01/inst/master_i_1/ram2axis_64b_i/addrb_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clkout4_primitive  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            vck190_v1_0_i/ulbf_coeffs_01/inst/master_i_1/ram2axis_64b_i/addrb_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by clkout4_primitive  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clkout4_primitive
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clkout4_primitive rise@2.500ns - clkout4_primitive rise@0.000ns)
  Data Path Delay:        1.906ns  (logic 0.498ns (26.128%)  route 1.408ns (73.872%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.375ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.896ns = ( 8.396 - 2.500 ) 
    Source Clock Delay      (SCD):    6.875ns
    Clock Pessimism Removal (CPR):    0.604ns
  Clock Uncertainty:      0.129ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.258ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      4.287ns (routing 1.654ns, distribution 2.633ns)
  Clock Net Delay (Destination): 3.703ns (routing 1.472ns, distribution 2.231ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout4_primitive rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y6         BUFG_PS                      0.000     0.000 r  vck190_v1_0_i/ps_cips/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.985     1.985    vck190_v1_0_i/pl_clkwiz/inst/clock_primitive_inst/clk_in1
    MMCM_X11Y0           MMCME5 (Prop_MMCM_CLKIN1_CLKOUT3)
                                                      0.025     2.010 r  vck190_v1_0_i/pl_clkwiz/inst/clock_primitive_inst/MMCME5_inst/CLKOUT3
                         net (fo=1, routed)           0.492     2.502    vck190_v1_0_i/pl_clkwiz/inst/clock_primitive_inst/clkout4_primitive
    BUFGCE_X11Y22        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.086     2.588 r  vck190_v1_0_i/pl_clkwiz/inst/clock_primitive_inst/BUFG_clkout4_inst/O
    X5Y2 (CLOCK_ROOT)    net (fo=191467, routed)      4.287     6.875    vck190_v1_0_i/ulbf_coeffs_01/inst/master_i_1/ram2axis_64b_i/m_axis_clk
    SLICE_X76Y283        FDRE                                         r  vck190_v1_0_i/ulbf_coeffs_01/inst/master_i_1/ram2axis_64b_i/addrb_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y283        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.121     6.996 r  vck190_v1_0_i/ulbf_coeffs_01/inst/master_i_1/ram2axis_64b_i/addrb_reg[4]/Q
                         net (fo=9, routed)           0.556     7.552    vck190_v1_0_i/ulbf_coeffs_01/inst/master_i_1/ram2axis_64b_i/Q[4]
    SLICE_X73Y286        LUT6 (Prop_F6LUT_SLICEM_I5_O)
                                                      0.117     7.669 r  vck190_v1_0_i/ulbf_coeffs_01/inst/master_i_1/ram2axis_64b_i/addrb_cmp1_inferred_i_1__0/O
                         net (fo=1, routed)           0.181     7.850    vck190_v1_0_i/ulbf_coeffs_01/inst/master_i_1/ram2axis_64b_i/addrb_cmp1
    SLICE_X74Y286        LUT6 (Prop_A6LUT_SLICEL_I2_O)
                                                      0.187     8.037 r  vck190_v1_0_i/ulbf_coeffs_01/inst/master_i_1/ram2axis_64b_i/addrb[15]_i_4__0/O
                         net (fo=1, routed)           0.191     8.228    vck190_v1_0_i/ulbf_coeffs_01/inst/master_i_1/ram2axis_64b_i/addrb_rst__4
    SLICE_X74Y284        LUT4 (Prop_A6LUT_SLICEL_I3_O)
                                                      0.073     8.301 r  vck190_v1_0_i/ulbf_coeffs_01/inst/master_i_1/ram2axis_64b_i/addrb[15]_i_1__0/O
                         net (fo=17, routed)          0.480     8.781    vck190_v1_0_i/ulbf_coeffs_01/inst/master_i_1/ram2axis_64b_i/addrb[15]_i_1__0_n_0
    SLICE_X76Y284        FDRE                                         r  vck190_v1_0_i/ulbf_coeffs_01/inst/master_i_1/ram2axis_64b_i/addrb_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout4_primitive rise edge)
                                                      2.500     2.500 r  
    BUFG_PS_X0Y6         BUFG_PS                      0.000     2.500 r  vck190_v1_0_i/ps_cips/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.762     4.262    vck190_v1_0_i/pl_clkwiz/inst/clock_primitive_inst/clk_in1
    MMCM_X11Y0           MMCME5 (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -0.044     4.218 r  vck190_v1_0_i/pl_clkwiz/inst/clock_primitive_inst/MMCME5_inst/CLKOUT3
                         net (fo=1, routed)           0.410     4.628    vck190_v1_0_i/pl_clkwiz/inst/clock_primitive_inst/clkout4_primitive
    BUFGCE_X11Y22        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.065     4.693 r  vck190_v1_0_i/pl_clkwiz/inst/clock_primitive_inst/BUFG_clkout4_inst/O
    X5Y2 (CLOCK_ROOT)    net (fo=191467, routed)      3.703     8.396    vck190_v1_0_i/ulbf_coeffs_01/inst/master_i_1/ram2axis_64b_i/m_axis_clk
    SLICE_X76Y284        FDRE                                         r  vck190_v1_0_i/ulbf_coeffs_01/inst/master_i_1/ram2axis_64b_i/addrb_reg[11]/C
                         clock pessimism              0.604     9.000    
                         clock uncertainty           -0.129     8.871    
    SLICE_X76Y284        FDRE (Setup_CFF_SLICEL_C_R)
                                                     -0.256     8.615    vck190_v1_0_i/ulbf_coeffs_01/inst/master_i_1/ram2axis_64b_i/addrb_reg[11]
  -------------------------------------------------------------------
                         required time                          8.615    
                         arrival time                          -8.781    
  -------------------------------------------------------------------
                         slack                                 -0.166    

Slack (VIOLATED) :        -0.166ns  (required time - arrival time)
  Source:                 vck190_v1_0_i/ulbf_coeffs_01/inst/master_i_1/ram2axis_64b_i/addrb_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clkout4_primitive  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            vck190_v1_0_i/ulbf_coeffs_01/inst/master_i_1/ram2axis_64b_i/addrb_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by clkout4_primitive  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clkout4_primitive
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clkout4_primitive rise@2.500ns - clkout4_primitive rise@0.000ns)
  Data Path Delay:        1.906ns  (logic 0.498ns (26.128%)  route 1.408ns (73.872%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.375ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.896ns = ( 8.396 - 2.500 ) 
    Source Clock Delay      (SCD):    6.875ns
    Clock Pessimism Removal (CPR):    0.604ns
  Clock Uncertainty:      0.129ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.258ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      4.287ns (routing 1.654ns, distribution 2.633ns)
  Clock Net Delay (Destination): 3.703ns (routing 1.472ns, distribution 2.231ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout4_primitive rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y6         BUFG_PS                      0.000     0.000 r  vck190_v1_0_i/ps_cips/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.985     1.985    vck190_v1_0_i/pl_clkwiz/inst/clock_primitive_inst/clk_in1
    MMCM_X11Y0           MMCME5 (Prop_MMCM_CLKIN1_CLKOUT3)
                                                      0.025     2.010 r  vck190_v1_0_i/pl_clkwiz/inst/clock_primitive_inst/MMCME5_inst/CLKOUT3
                         net (fo=1, routed)           0.492     2.502    vck190_v1_0_i/pl_clkwiz/inst/clock_primitive_inst/clkout4_primitive
    BUFGCE_X11Y22        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.086     2.588 r  vck190_v1_0_i/pl_clkwiz/inst/clock_primitive_inst/BUFG_clkout4_inst/O
    X5Y2 (CLOCK_ROOT)    net (fo=191467, routed)      4.287     6.875    vck190_v1_0_i/ulbf_coeffs_01/inst/master_i_1/ram2axis_64b_i/m_axis_clk
    SLICE_X76Y283        FDRE                                         r  vck190_v1_0_i/ulbf_coeffs_01/inst/master_i_1/ram2axis_64b_i/addrb_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y283        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.121     6.996 r  vck190_v1_0_i/ulbf_coeffs_01/inst/master_i_1/ram2axis_64b_i/addrb_reg[4]/Q
                         net (fo=9, routed)           0.556     7.552    vck190_v1_0_i/ulbf_coeffs_01/inst/master_i_1/ram2axis_64b_i/Q[4]
    SLICE_X73Y286        LUT6 (Prop_F6LUT_SLICEM_I5_O)
                                                      0.117     7.669 r  vck190_v1_0_i/ulbf_coeffs_01/inst/master_i_1/ram2axis_64b_i/addrb_cmp1_inferred_i_1__0/O
                         net (fo=1, routed)           0.181     7.850    vck190_v1_0_i/ulbf_coeffs_01/inst/master_i_1/ram2axis_64b_i/addrb_cmp1
    SLICE_X74Y286        LUT6 (Prop_A6LUT_SLICEL_I2_O)
                                                      0.187     8.037 r  vck190_v1_0_i/ulbf_coeffs_01/inst/master_i_1/ram2axis_64b_i/addrb[15]_i_4__0/O
                         net (fo=1, routed)           0.191     8.228    vck190_v1_0_i/ulbf_coeffs_01/inst/master_i_1/ram2axis_64b_i/addrb_rst__4
    SLICE_X74Y284        LUT4 (Prop_A6LUT_SLICEL_I3_O)
                                                      0.073     8.301 r  vck190_v1_0_i/ulbf_coeffs_01/inst/master_i_1/ram2axis_64b_i/addrb[15]_i_1__0/O
                         net (fo=17, routed)          0.480     8.781    vck190_v1_0_i/ulbf_coeffs_01/inst/master_i_1/ram2axis_64b_i/addrb[15]_i_1__0_n_0
    SLICE_X76Y284        FDRE                                         r  vck190_v1_0_i/ulbf_coeffs_01/inst/master_i_1/ram2axis_64b_i/addrb_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout4_primitive rise edge)
                                                      2.500     2.500 r  
    BUFG_PS_X0Y6         BUFG_PS                      0.000     2.500 r  vck190_v1_0_i/ps_cips/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.762     4.262    vck190_v1_0_i/pl_clkwiz/inst/clock_primitive_inst/clk_in1
    MMCM_X11Y0           MMCME5 (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -0.044     4.218 r  vck190_v1_0_i/pl_clkwiz/inst/clock_primitive_inst/MMCME5_inst/CLKOUT3
                         net (fo=1, routed)           0.410     4.628    vck190_v1_0_i/pl_clkwiz/inst/clock_primitive_inst/clkout4_primitive
    BUFGCE_X11Y22        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.065     4.693 r  vck190_v1_0_i/pl_clkwiz/inst/clock_primitive_inst/BUFG_clkout4_inst/O
    X5Y2 (CLOCK_ROOT)    net (fo=191467, routed)      3.703     8.396    vck190_v1_0_i/ulbf_coeffs_01/inst/master_i_1/ram2axis_64b_i/m_axis_clk
    SLICE_X76Y284        FDRE                                         r  vck190_v1_0_i/ulbf_coeffs_01/inst/master_i_1/ram2axis_64b_i/addrb_reg[12]/C
                         clock pessimism              0.604     9.000    
                         clock uncertainty           -0.129     8.871    
    SLICE_X76Y284        FDRE (Setup_DFF_SLICEL_C_R)
                                                     -0.256     8.615    vck190_v1_0_i/ulbf_coeffs_01/inst/master_i_1/ram2axis_64b_i/addrb_reg[12]
  -------------------------------------------------------------------
                         required time                          8.615    
                         arrival time                          -8.781    
  -------------------------------------------------------------------
                         slack                                 -0.166    

Slack (VIOLATED) :        -0.166ns  (required time - arrival time)
  Source:                 vck190_v1_0_i/ulbf_coeffs_01/inst/master_i_1/ram2axis_64b_i/addrb_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clkout4_primitive  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            vck190_v1_0_i/ulbf_coeffs_01/inst/master_i_1/ram2axis_64b_i/addrb_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by clkout4_primitive  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clkout4_primitive
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clkout4_primitive rise@2.500ns - clkout4_primitive rise@0.000ns)
  Data Path Delay:        1.906ns  (logic 0.498ns (26.128%)  route 1.408ns (73.872%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.375ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.896ns = ( 8.396 - 2.500 ) 
    Source Clock Delay      (SCD):    6.875ns
    Clock Pessimism Removal (CPR):    0.604ns
  Clock Uncertainty:      0.129ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.258ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      4.287ns (routing 1.654ns, distribution 2.633ns)
  Clock Net Delay (Destination): 3.703ns (routing 1.472ns, distribution 2.231ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout4_primitive rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y6         BUFG_PS                      0.000     0.000 r  vck190_v1_0_i/ps_cips/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.985     1.985    vck190_v1_0_i/pl_clkwiz/inst/clock_primitive_inst/clk_in1
    MMCM_X11Y0           MMCME5 (Prop_MMCM_CLKIN1_CLKOUT3)
                                                      0.025     2.010 r  vck190_v1_0_i/pl_clkwiz/inst/clock_primitive_inst/MMCME5_inst/CLKOUT3
                         net (fo=1, routed)           0.492     2.502    vck190_v1_0_i/pl_clkwiz/inst/clock_primitive_inst/clkout4_primitive
    BUFGCE_X11Y22        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.086     2.588 r  vck190_v1_0_i/pl_clkwiz/inst/clock_primitive_inst/BUFG_clkout4_inst/O
    X5Y2 (CLOCK_ROOT)    net (fo=191467, routed)      4.287     6.875    vck190_v1_0_i/ulbf_coeffs_01/inst/master_i_1/ram2axis_64b_i/m_axis_clk
    SLICE_X76Y283        FDRE                                         r  vck190_v1_0_i/ulbf_coeffs_01/inst/master_i_1/ram2axis_64b_i/addrb_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y283        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.121     6.996 r  vck190_v1_0_i/ulbf_coeffs_01/inst/master_i_1/ram2axis_64b_i/addrb_reg[4]/Q
                         net (fo=9, routed)           0.556     7.552    vck190_v1_0_i/ulbf_coeffs_01/inst/master_i_1/ram2axis_64b_i/Q[4]
    SLICE_X73Y286        LUT6 (Prop_F6LUT_SLICEM_I5_O)
                                                      0.117     7.669 r  vck190_v1_0_i/ulbf_coeffs_01/inst/master_i_1/ram2axis_64b_i/addrb_cmp1_inferred_i_1__0/O
                         net (fo=1, routed)           0.181     7.850    vck190_v1_0_i/ulbf_coeffs_01/inst/master_i_1/ram2axis_64b_i/addrb_cmp1
    SLICE_X74Y286        LUT6 (Prop_A6LUT_SLICEL_I2_O)
                                                      0.187     8.037 r  vck190_v1_0_i/ulbf_coeffs_01/inst/master_i_1/ram2axis_64b_i/addrb[15]_i_4__0/O
                         net (fo=1, routed)           0.191     8.228    vck190_v1_0_i/ulbf_coeffs_01/inst/master_i_1/ram2axis_64b_i/addrb_rst__4
    SLICE_X74Y284        LUT4 (Prop_A6LUT_SLICEL_I3_O)
                                                      0.073     8.301 r  vck190_v1_0_i/ulbf_coeffs_01/inst/master_i_1/ram2axis_64b_i/addrb[15]_i_1__0/O
                         net (fo=17, routed)          0.480     8.781    vck190_v1_0_i/ulbf_coeffs_01/inst/master_i_1/ram2axis_64b_i/addrb[15]_i_1__0_n_0
    SLICE_X76Y284        FDRE                                         r  vck190_v1_0_i/ulbf_coeffs_01/inst/master_i_1/ram2axis_64b_i/addrb_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout4_primitive rise edge)
                                                      2.500     2.500 r  
    BUFG_PS_X0Y6         BUFG_PS                      0.000     2.500 r  vck190_v1_0_i/ps_cips/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.762     4.262    vck190_v1_0_i/pl_clkwiz/inst/clock_primitive_inst/clk_in1
    MMCM_X11Y0           MMCME5 (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -0.044     4.218 r  vck190_v1_0_i/pl_clkwiz/inst/clock_primitive_inst/MMCME5_inst/CLKOUT3
                         net (fo=1, routed)           0.410     4.628    vck190_v1_0_i/pl_clkwiz/inst/clock_primitive_inst/clkout4_primitive
    BUFGCE_X11Y22        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.065     4.693 r  vck190_v1_0_i/pl_clkwiz/inst/clock_primitive_inst/BUFG_clkout4_inst/O
    X5Y2 (CLOCK_ROOT)    net (fo=191467, routed)      3.703     8.396    vck190_v1_0_i/ulbf_coeffs_01/inst/master_i_1/ram2axis_64b_i/m_axis_clk
    SLICE_X76Y284        FDRE                                         r  vck190_v1_0_i/ulbf_coeffs_01/inst/master_i_1/ram2axis_64b_i/addrb_reg[13]/C
                         clock pessimism              0.604     9.000    
                         clock uncertainty           -0.129     8.871    
    SLICE_X76Y284        FDRE (Setup_EFF_SLICEL_C_R)
                                                     -0.256     8.615    vck190_v1_0_i/ulbf_coeffs_01/inst/master_i_1/ram2axis_64b_i/addrb_reg[13]
  -------------------------------------------------------------------
                         required time                          8.615    
                         arrival time                          -8.781    
  -------------------------------------------------------------------
                         slack                                 -0.166    

Slack (VIOLATED) :        -0.166ns  (required time - arrival time)
  Source:                 vck190_v1_0_i/ulbf_coeffs_01/inst/master_i_1/ram2axis_64b_i/addrb_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clkout4_primitive  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            vck190_v1_0_i/ulbf_coeffs_01/inst/master_i_1/ram2axis_64b_i/addrb_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by clkout4_primitive  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clkout4_primitive
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clkout4_primitive rise@2.500ns - clkout4_primitive rise@0.000ns)
  Data Path Delay:        1.906ns  (logic 0.498ns (26.128%)  route 1.408ns (73.872%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.375ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.896ns = ( 8.396 - 2.500 ) 
    Source Clock Delay      (SCD):    6.875ns
    Clock Pessimism Removal (CPR):    0.604ns
  Clock Uncertainty:      0.129ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.258ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      4.287ns (routing 1.654ns, distribution 2.633ns)
  Clock Net Delay (Destination): 3.703ns (routing 1.472ns, distribution 2.231ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout4_primitive rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y6         BUFG_PS                      0.000     0.000 r  vck190_v1_0_i/ps_cips/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.985     1.985    vck190_v1_0_i/pl_clkwiz/inst/clock_primitive_inst/clk_in1
    MMCM_X11Y0           MMCME5 (Prop_MMCM_CLKIN1_CLKOUT3)
                                                      0.025     2.010 r  vck190_v1_0_i/pl_clkwiz/inst/clock_primitive_inst/MMCME5_inst/CLKOUT3
                         net (fo=1, routed)           0.492     2.502    vck190_v1_0_i/pl_clkwiz/inst/clock_primitive_inst/clkout4_primitive
    BUFGCE_X11Y22        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.086     2.588 r  vck190_v1_0_i/pl_clkwiz/inst/clock_primitive_inst/BUFG_clkout4_inst/O
    X5Y2 (CLOCK_ROOT)    net (fo=191467, routed)      4.287     6.875    vck190_v1_0_i/ulbf_coeffs_01/inst/master_i_1/ram2axis_64b_i/m_axis_clk
    SLICE_X76Y283        FDRE                                         r  vck190_v1_0_i/ulbf_coeffs_01/inst/master_i_1/ram2axis_64b_i/addrb_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y283        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.121     6.996 r  vck190_v1_0_i/ulbf_coeffs_01/inst/master_i_1/ram2axis_64b_i/addrb_reg[4]/Q
                         net (fo=9, routed)           0.556     7.552    vck190_v1_0_i/ulbf_coeffs_01/inst/master_i_1/ram2axis_64b_i/Q[4]
    SLICE_X73Y286        LUT6 (Prop_F6LUT_SLICEM_I5_O)
                                                      0.117     7.669 r  vck190_v1_0_i/ulbf_coeffs_01/inst/master_i_1/ram2axis_64b_i/addrb_cmp1_inferred_i_1__0/O
                         net (fo=1, routed)           0.181     7.850    vck190_v1_0_i/ulbf_coeffs_01/inst/master_i_1/ram2axis_64b_i/addrb_cmp1
    SLICE_X74Y286        LUT6 (Prop_A6LUT_SLICEL_I2_O)
                                                      0.187     8.037 r  vck190_v1_0_i/ulbf_coeffs_01/inst/master_i_1/ram2axis_64b_i/addrb[15]_i_4__0/O
                         net (fo=1, routed)           0.191     8.228    vck190_v1_0_i/ulbf_coeffs_01/inst/master_i_1/ram2axis_64b_i/addrb_rst__4
    SLICE_X74Y284        LUT4 (Prop_A6LUT_SLICEL_I3_O)
                                                      0.073     8.301 r  vck190_v1_0_i/ulbf_coeffs_01/inst/master_i_1/ram2axis_64b_i/addrb[15]_i_1__0/O
                         net (fo=17, routed)          0.480     8.781    vck190_v1_0_i/ulbf_coeffs_01/inst/master_i_1/ram2axis_64b_i/addrb[15]_i_1__0_n_0
    SLICE_X76Y284        FDRE                                         r  vck190_v1_0_i/ulbf_coeffs_01/inst/master_i_1/ram2axis_64b_i/addrb_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout4_primitive rise edge)
                                                      2.500     2.500 r  
    BUFG_PS_X0Y6         BUFG_PS                      0.000     2.500 r  vck190_v1_0_i/ps_cips/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.762     4.262    vck190_v1_0_i/pl_clkwiz/inst/clock_primitive_inst/clk_in1
    MMCM_X11Y0           MMCME5 (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -0.044     4.218 r  vck190_v1_0_i/pl_clkwiz/inst/clock_primitive_inst/MMCME5_inst/CLKOUT3
                         net (fo=1, routed)           0.410     4.628    vck190_v1_0_i/pl_clkwiz/inst/clock_primitive_inst/clkout4_primitive
    BUFGCE_X11Y22        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.065     4.693 r  vck190_v1_0_i/pl_clkwiz/inst/clock_primitive_inst/BUFG_clkout4_inst/O
    X5Y2 (CLOCK_ROOT)    net (fo=191467, routed)      3.703     8.396    vck190_v1_0_i/ulbf_coeffs_01/inst/master_i_1/ram2axis_64b_i/m_axis_clk
    SLICE_X76Y284        FDRE                                         r  vck190_v1_0_i/ulbf_coeffs_01/inst/master_i_1/ram2axis_64b_i/addrb_reg[14]/C
                         clock pessimism              0.604     9.000    
                         clock uncertainty           -0.129     8.871    
    SLICE_X76Y284        FDRE (Setup_FFF_SLICEL_C_R)
                                                     -0.256     8.615    vck190_v1_0_i/ulbf_coeffs_01/inst/master_i_1/ram2axis_64b_i/addrb_reg[14]
  -------------------------------------------------------------------
                         required time                          8.615    
                         arrival time                          -8.781    
  -------------------------------------------------------------------
                         slack                                 -0.166    

Slack (VIOLATED) :        -0.166ns  (required time - arrival time)
  Source:                 vck190_v1_0_i/ulbf_coeffs_01/inst/master_i_1/ram2axis_64b_i/addrb_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clkout4_primitive  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            vck190_v1_0_i/ulbf_coeffs_01/inst/master_i_1/ram2axis_64b_i/addrb_reg[15]/R
                            (rising edge-triggered cell FDRE clocked by clkout4_primitive  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clkout4_primitive
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clkout4_primitive rise@2.500ns - clkout4_primitive rise@0.000ns)
  Data Path Delay:        1.906ns  (logic 0.498ns (26.128%)  route 1.408ns (73.872%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.375ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.896ns = ( 8.396 - 2.500 ) 
    Source Clock Delay      (SCD):    6.875ns
    Clock Pessimism Removal (CPR):    0.604ns
  Clock Uncertainty:      0.129ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.258ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      4.287ns (routing 1.654ns, distribution 2.633ns)
  Clock Net Delay (Destination): 3.703ns (routing 1.472ns, distribution 2.231ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout4_primitive rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y6         BUFG_PS                      0.000     0.000 r  vck190_v1_0_i/ps_cips/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.985     1.985    vck190_v1_0_i/pl_clkwiz/inst/clock_primitive_inst/clk_in1
    MMCM_X11Y0           MMCME5 (Prop_MMCM_CLKIN1_CLKOUT3)
                                                      0.025     2.010 r  vck190_v1_0_i/pl_clkwiz/inst/clock_primitive_inst/MMCME5_inst/CLKOUT3
                         net (fo=1, routed)           0.492     2.502    vck190_v1_0_i/pl_clkwiz/inst/clock_primitive_inst/clkout4_primitive
    BUFGCE_X11Y22        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.086     2.588 r  vck190_v1_0_i/pl_clkwiz/inst/clock_primitive_inst/BUFG_clkout4_inst/O
    X5Y2 (CLOCK_ROOT)    net (fo=191467, routed)      4.287     6.875    vck190_v1_0_i/ulbf_coeffs_01/inst/master_i_1/ram2axis_64b_i/m_axis_clk
    SLICE_X76Y283        FDRE                                         r  vck190_v1_0_i/ulbf_coeffs_01/inst/master_i_1/ram2axis_64b_i/addrb_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y283        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.121     6.996 r  vck190_v1_0_i/ulbf_coeffs_01/inst/master_i_1/ram2axis_64b_i/addrb_reg[4]/Q
                         net (fo=9, routed)           0.556     7.552    vck190_v1_0_i/ulbf_coeffs_01/inst/master_i_1/ram2axis_64b_i/Q[4]
    SLICE_X73Y286        LUT6 (Prop_F6LUT_SLICEM_I5_O)
                                                      0.117     7.669 r  vck190_v1_0_i/ulbf_coeffs_01/inst/master_i_1/ram2axis_64b_i/addrb_cmp1_inferred_i_1__0/O
                         net (fo=1, routed)           0.181     7.850    vck190_v1_0_i/ulbf_coeffs_01/inst/master_i_1/ram2axis_64b_i/addrb_cmp1
    SLICE_X74Y286        LUT6 (Prop_A6LUT_SLICEL_I2_O)
                                                      0.187     8.037 r  vck190_v1_0_i/ulbf_coeffs_01/inst/master_i_1/ram2axis_64b_i/addrb[15]_i_4__0/O
                         net (fo=1, routed)           0.191     8.228    vck190_v1_0_i/ulbf_coeffs_01/inst/master_i_1/ram2axis_64b_i/addrb_rst__4
    SLICE_X74Y284        LUT4 (Prop_A6LUT_SLICEL_I3_O)
                                                      0.073     8.301 r  vck190_v1_0_i/ulbf_coeffs_01/inst/master_i_1/ram2axis_64b_i/addrb[15]_i_1__0/O
                         net (fo=17, routed)          0.480     8.781    vck190_v1_0_i/ulbf_coeffs_01/inst/master_i_1/ram2axis_64b_i/addrb[15]_i_1__0_n_0
    SLICE_X76Y284        FDRE                                         r  vck190_v1_0_i/ulbf_coeffs_01/inst/master_i_1/ram2axis_64b_i/addrb_reg[15]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout4_primitive rise edge)
                                                      2.500     2.500 r  
    BUFG_PS_X0Y6         BUFG_PS                      0.000     2.500 r  vck190_v1_0_i/ps_cips/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.762     4.262    vck190_v1_0_i/pl_clkwiz/inst/clock_primitive_inst/clk_in1
    MMCM_X11Y0           MMCME5 (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -0.044     4.218 r  vck190_v1_0_i/pl_clkwiz/inst/clock_primitive_inst/MMCME5_inst/CLKOUT3
                         net (fo=1, routed)           0.410     4.628    vck190_v1_0_i/pl_clkwiz/inst/clock_primitive_inst/clkout4_primitive
    BUFGCE_X11Y22        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.065     4.693 r  vck190_v1_0_i/pl_clkwiz/inst/clock_primitive_inst/BUFG_clkout4_inst/O
    X5Y2 (CLOCK_ROOT)    net (fo=191467, routed)      3.703     8.396    vck190_v1_0_i/ulbf_coeffs_01/inst/master_i_1/ram2axis_64b_i/m_axis_clk
    SLICE_X76Y284        FDRE                                         r  vck190_v1_0_i/ulbf_coeffs_01/inst/master_i_1/ram2axis_64b_i/addrb_reg[15]/C
                         clock pessimism              0.604     9.000    
                         clock uncertainty           -0.129     8.871    
    SLICE_X76Y284        FDRE (Setup_CFF2_SLICEL_C_R)
                                                     -0.256     8.615    vck190_v1_0_i/ulbf_coeffs_01/inst/master_i_1/ram2axis_64b_i/addrb_reg[15]
  -------------------------------------------------------------------
                         required time                          8.615    
                         arrival time                          -8.781    
  -------------------------------------------------------------------
                         slack                                 -0.166    

Slack (VIOLATED) :        -0.166ns  (required time - arrival time)
  Source:                 vck190_v1_0_i/ulbf_coeffs_01/inst/master_i_1/ram2axis_64b_i/addrb_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clkout4_primitive  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            vck190_v1_0_i/ulbf_coeffs_01/inst/master_i_1/ram2axis_64b_i/addrb_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clkout4_primitive  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clkout4_primitive
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clkout4_primitive rise@2.500ns - clkout4_primitive rise@0.000ns)
  Data Path Delay:        1.906ns  (logic 0.498ns (26.128%)  route 1.408ns (73.872%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.375ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.896ns = ( 8.396 - 2.500 ) 
    Source Clock Delay      (SCD):    6.875ns
    Clock Pessimism Removal (CPR):    0.604ns
  Clock Uncertainty:      0.129ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.258ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      4.287ns (routing 1.654ns, distribution 2.633ns)
  Clock Net Delay (Destination): 3.703ns (routing 1.472ns, distribution 2.231ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout4_primitive rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y6         BUFG_PS                      0.000     0.000 r  vck190_v1_0_i/ps_cips/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.985     1.985    vck190_v1_0_i/pl_clkwiz/inst/clock_primitive_inst/clk_in1
    MMCM_X11Y0           MMCME5 (Prop_MMCM_CLKIN1_CLKOUT3)
                                                      0.025     2.010 r  vck190_v1_0_i/pl_clkwiz/inst/clock_primitive_inst/MMCME5_inst/CLKOUT3
                         net (fo=1, routed)           0.492     2.502    vck190_v1_0_i/pl_clkwiz/inst/clock_primitive_inst/clkout4_primitive
    BUFGCE_X11Y22        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.086     2.588 r  vck190_v1_0_i/pl_clkwiz/inst/clock_primitive_inst/BUFG_clkout4_inst/O
    X5Y2 (CLOCK_ROOT)    net (fo=191467, routed)      4.287     6.875    vck190_v1_0_i/ulbf_coeffs_01/inst/master_i_1/ram2axis_64b_i/m_axis_clk
    SLICE_X76Y283        FDRE                                         r  vck190_v1_0_i/ulbf_coeffs_01/inst/master_i_1/ram2axis_64b_i/addrb_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y283        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.121     6.996 r  vck190_v1_0_i/ulbf_coeffs_01/inst/master_i_1/ram2axis_64b_i/addrb_reg[4]/Q
                         net (fo=9, routed)           0.556     7.552    vck190_v1_0_i/ulbf_coeffs_01/inst/master_i_1/ram2axis_64b_i/Q[4]
    SLICE_X73Y286        LUT6 (Prop_F6LUT_SLICEM_I5_O)
                                                      0.117     7.669 r  vck190_v1_0_i/ulbf_coeffs_01/inst/master_i_1/ram2axis_64b_i/addrb_cmp1_inferred_i_1__0/O
                         net (fo=1, routed)           0.181     7.850    vck190_v1_0_i/ulbf_coeffs_01/inst/master_i_1/ram2axis_64b_i/addrb_cmp1
    SLICE_X74Y286        LUT6 (Prop_A6LUT_SLICEL_I2_O)
                                                      0.187     8.037 r  vck190_v1_0_i/ulbf_coeffs_01/inst/master_i_1/ram2axis_64b_i/addrb[15]_i_4__0/O
                         net (fo=1, routed)           0.191     8.228    vck190_v1_0_i/ulbf_coeffs_01/inst/master_i_1/ram2axis_64b_i/addrb_rst__4
    SLICE_X74Y284        LUT4 (Prop_A6LUT_SLICEL_I3_O)
                                                      0.073     8.301 r  vck190_v1_0_i/ulbf_coeffs_01/inst/master_i_1/ram2axis_64b_i/addrb[15]_i_1__0/O
                         net (fo=17, routed)          0.480     8.781    vck190_v1_0_i/ulbf_coeffs_01/inst/master_i_1/ram2axis_64b_i/addrb[15]_i_1__0_n_0
    SLICE_X76Y284        FDRE                                         r  vck190_v1_0_i/ulbf_coeffs_01/inst/master_i_1/ram2axis_64b_i/addrb_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout4_primitive rise edge)
                                                      2.500     2.500 r  
    BUFG_PS_X0Y6         BUFG_PS                      0.000     2.500 r  vck190_v1_0_i/ps_cips/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.762     4.262    vck190_v1_0_i/pl_clkwiz/inst/clock_primitive_inst/clk_in1
    MMCM_X11Y0           MMCME5 (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -0.044     4.218 r  vck190_v1_0_i/pl_clkwiz/inst/clock_primitive_inst/MMCME5_inst/CLKOUT3
                         net (fo=1, routed)           0.410     4.628    vck190_v1_0_i/pl_clkwiz/inst/clock_primitive_inst/clkout4_primitive
    BUFGCE_X11Y22        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.065     4.693 r  vck190_v1_0_i/pl_clkwiz/inst/clock_primitive_inst/BUFG_clkout4_inst/O
    X5Y2 (CLOCK_ROOT)    net (fo=191467, routed)      3.703     8.396    vck190_v1_0_i/ulbf_coeffs_01/inst/master_i_1/ram2axis_64b_i/m_axis_clk
    SLICE_X76Y284        FDRE                                         r  vck190_v1_0_i/ulbf_coeffs_01/inst/master_i_1/ram2axis_64b_i/addrb_reg[9]/C
                         clock pessimism              0.604     9.000    
                         clock uncertainty           -0.129     8.871    
    SLICE_X76Y284        FDRE (Setup_AFF_SLICEL_C_R)
                                                     -0.256     8.615    vck190_v1_0_i/ulbf_coeffs_01/inst/master_i_1/ram2axis_64b_i/addrb_reg[9]
  -------------------------------------------------------------------
                         required time                          8.615    
                         arrival time                          -8.781    
  -------------------------------------------------------------------
                         slack                                 -0.166    

Slack (VIOLATED) :        -0.166ns  (required time - arrival time)
  Source:                 vck190_v1_0_i/ulbf_data_00/inst/master_i_0/ram2axis_64b_i/block_size_minus1_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clkout4_primitive  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            vck190_v1_0_i/ulbf_data_00/inst/master_i_2/ram2axis_64b_i/block_counter_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clkout4_primitive  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clkout4_primitive
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clkout4_primitive rise@2.500ns - clkout4_primitive rise@0.000ns)
  Data Path Delay:        2.180ns  (logic 0.681ns (31.239%)  route 1.499ns (68.761%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.101ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.878ns = ( 8.378 - 2.500 ) 
    Source Clock Delay      (SCD):    6.746ns
    Clock Pessimism Removal (CPR):    0.767ns
  Clock Uncertainty:      0.129ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.258ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      4.158ns (routing 1.654ns, distribution 2.504ns)
  Clock Net Delay (Destination): 3.685ns (routing 1.472ns, distribution 2.213ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout4_primitive rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y6         BUFG_PS                      0.000     0.000 r  vck190_v1_0_i/ps_cips/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.985     1.985    vck190_v1_0_i/pl_clkwiz/inst/clock_primitive_inst/clk_in1
    MMCM_X11Y0           MMCME5 (Prop_MMCM_CLKIN1_CLKOUT3)
                                                      0.025     2.010 r  vck190_v1_0_i/pl_clkwiz/inst/clock_primitive_inst/MMCME5_inst/CLKOUT3
                         net (fo=1, routed)           0.492     2.502    vck190_v1_0_i/pl_clkwiz/inst/clock_primitive_inst/clkout4_primitive
    BUFGCE_X11Y22        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.086     2.588 r  vck190_v1_0_i/pl_clkwiz/inst/clock_primitive_inst/BUFG_clkout4_inst/O
    X5Y2 (CLOCK_ROOT)    net (fo=191467, routed)      4.158     6.746    vck190_v1_0_i/ulbf_data_00/inst/master_i_0/ram2axis_64b_i/m_axis_clk
    SLICE_X61Y259        FDRE                                         r  vck190_v1_0_i/ulbf_data_00/inst/master_i_0/ram2axis_64b_i/block_size_minus1_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y259        FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.120     6.866 r  vck190_v1_0_i/ulbf_data_00/inst/master_i_0/ram2axis_64b_i/block_size_minus1_reg[6]/Q
                         net (fo=8, routed)           0.665     7.531    vck190_v1_0_i/ulbf_data_00/inst/master_i_2/ram2axis_64b_i/p_0_in23_in[0]
    SLICE_X49Y262        LUT6 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.139     7.670 r  vck190_v1_0_i/ulbf_data_00/inst/master_i_2/ram2axis_64b_i/m02_axis_tlast_INST_0_i_1/O
                         net (fo=2, routed)           0.190     7.860    vck190_v1_0_i/ulbf_data_00/inst/master_i_2/ram2axis_64b_i/block_counter_cmp2
    SLICE_X46Y262        LUT4 (Prop_D5LUT_SLICEL_I0_O)
                                                      0.215     8.075 r  vck190_v1_0_i/ulbf_data_00/inst/master_i_2/ram2axis_64b_i/block_counter[11]_i_3__1/O
                         net (fo=2, routed)           0.273     8.348    vck190_v1_0_i/ulbf_data_00/inst/master_i_2/ram2axis_64b_i/block_counter_rst__2
    SLICE_X47Y262        LUT4 (Prop_F6LUT_SLICEM_I3_O)
                                                      0.207     8.555 r  vck190_v1_0_i/ulbf_data_00/inst/master_i_2/ram2axis_64b_i/block_counter[11]_i_1__1/O
                         net (fo=12, routed)          0.371     8.926    vck190_v1_0_i/ulbf_data_00/inst/master_i_2/ram2axis_64b_i/block_counter[11]_i_1__1_n_0
    SLICE_X48Y263        FDRE                                         r  vck190_v1_0_i/ulbf_data_00/inst/master_i_2/ram2axis_64b_i/block_counter_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout4_primitive rise edge)
                                                      2.500     2.500 r  
    BUFG_PS_X0Y6         BUFG_PS                      0.000     2.500 r  vck190_v1_0_i/ps_cips/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.762     4.262    vck190_v1_0_i/pl_clkwiz/inst/clock_primitive_inst/clk_in1
    MMCM_X11Y0           MMCME5 (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -0.044     4.218 r  vck190_v1_0_i/pl_clkwiz/inst/clock_primitive_inst/MMCME5_inst/CLKOUT3
                         net (fo=1, routed)           0.410     4.628    vck190_v1_0_i/pl_clkwiz/inst/clock_primitive_inst/clkout4_primitive
    BUFGCE_X11Y22        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.065     4.693 r  vck190_v1_0_i/pl_clkwiz/inst/clock_primitive_inst/BUFG_clkout4_inst/O
    X5Y2 (CLOCK_ROOT)    net (fo=191467, routed)      3.685     8.378    vck190_v1_0_i/ulbf_data_00/inst/master_i_2/ram2axis_64b_i/m_axis_clk
    SLICE_X48Y263        FDRE                                         r  vck190_v1_0_i/ulbf_data_00/inst/master_i_2/ram2axis_64b_i/block_counter_reg[10]/C
                         clock pessimism              0.767     9.145    
                         clock uncertainty           -0.129     9.016    
    SLICE_X48Y263        FDRE (Setup_BFF_SLICEL_C_R)
                                                     -0.256     8.760    vck190_v1_0_i/ulbf_data_00/inst/master_i_2/ram2axis_64b_i/block_counter_reg[10]
  -------------------------------------------------------------------
                         required time                          8.760    
                         arrival time                          -8.926    
  -------------------------------------------------------------------
                         slack                                 -0.166    

Slack (VIOLATED) :        -0.166ns  (required time - arrival time)
  Source:                 vck190_v1_0_i/ulbf_data_00/inst/master_i_0/ram2axis_64b_i/block_size_minus1_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clkout4_primitive  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            vck190_v1_0_i/ulbf_data_00/inst/master_i_2/ram2axis_64b_i/block_counter_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by clkout4_primitive  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clkout4_primitive
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clkout4_primitive rise@2.500ns - clkout4_primitive rise@0.000ns)
  Data Path Delay:        2.180ns  (logic 0.681ns (31.239%)  route 1.499ns (68.761%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.101ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.878ns = ( 8.378 - 2.500 ) 
    Source Clock Delay      (SCD):    6.746ns
    Clock Pessimism Removal (CPR):    0.767ns
  Clock Uncertainty:      0.129ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.258ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      4.158ns (routing 1.654ns, distribution 2.504ns)
  Clock Net Delay (Destination): 3.685ns (routing 1.472ns, distribution 2.213ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout4_primitive rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y6         BUFG_PS                      0.000     0.000 r  vck190_v1_0_i/ps_cips/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.985     1.985    vck190_v1_0_i/pl_clkwiz/inst/clock_primitive_inst/clk_in1
    MMCM_X11Y0           MMCME5 (Prop_MMCM_CLKIN1_CLKOUT3)
                                                      0.025     2.010 r  vck190_v1_0_i/pl_clkwiz/inst/clock_primitive_inst/MMCME5_inst/CLKOUT3
                         net (fo=1, routed)           0.492     2.502    vck190_v1_0_i/pl_clkwiz/inst/clock_primitive_inst/clkout4_primitive
    BUFGCE_X11Y22        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.086     2.588 r  vck190_v1_0_i/pl_clkwiz/inst/clock_primitive_inst/BUFG_clkout4_inst/O
    X5Y2 (CLOCK_ROOT)    net (fo=191467, routed)      4.158     6.746    vck190_v1_0_i/ulbf_data_00/inst/master_i_0/ram2axis_64b_i/m_axis_clk
    SLICE_X61Y259        FDRE                                         r  vck190_v1_0_i/ulbf_data_00/inst/master_i_0/ram2axis_64b_i/block_size_minus1_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y259        FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.120     6.866 r  vck190_v1_0_i/ulbf_data_00/inst/master_i_0/ram2axis_64b_i/block_size_minus1_reg[6]/Q
                         net (fo=8, routed)           0.665     7.531    vck190_v1_0_i/ulbf_data_00/inst/master_i_2/ram2axis_64b_i/p_0_in23_in[0]
    SLICE_X49Y262        LUT6 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.139     7.670 r  vck190_v1_0_i/ulbf_data_00/inst/master_i_2/ram2axis_64b_i/m02_axis_tlast_INST_0_i_1/O
                         net (fo=2, routed)           0.190     7.860    vck190_v1_0_i/ulbf_data_00/inst/master_i_2/ram2axis_64b_i/block_counter_cmp2
    SLICE_X46Y262        LUT4 (Prop_D5LUT_SLICEL_I0_O)
                                                      0.215     8.075 r  vck190_v1_0_i/ulbf_data_00/inst/master_i_2/ram2axis_64b_i/block_counter[11]_i_3__1/O
                         net (fo=2, routed)           0.273     8.348    vck190_v1_0_i/ulbf_data_00/inst/master_i_2/ram2axis_64b_i/block_counter_rst__2
    SLICE_X47Y262        LUT4 (Prop_F6LUT_SLICEM_I3_O)
                                                      0.207     8.555 r  vck190_v1_0_i/ulbf_data_00/inst/master_i_2/ram2axis_64b_i/block_counter[11]_i_1__1/O
                         net (fo=12, routed)          0.371     8.926    vck190_v1_0_i/ulbf_data_00/inst/master_i_2/ram2axis_64b_i/block_counter[11]_i_1__1_n_0
    SLICE_X48Y263        FDRE                                         r  vck190_v1_0_i/ulbf_data_00/inst/master_i_2/ram2axis_64b_i/block_counter_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout4_primitive rise edge)
                                                      2.500     2.500 r  
    BUFG_PS_X0Y6         BUFG_PS                      0.000     2.500 r  vck190_v1_0_i/ps_cips/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.762     4.262    vck190_v1_0_i/pl_clkwiz/inst/clock_primitive_inst/clk_in1
    MMCM_X11Y0           MMCME5 (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -0.044     4.218 r  vck190_v1_0_i/pl_clkwiz/inst/clock_primitive_inst/MMCME5_inst/CLKOUT3
                         net (fo=1, routed)           0.410     4.628    vck190_v1_0_i/pl_clkwiz/inst/clock_primitive_inst/clkout4_primitive
    BUFGCE_X11Y22        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.065     4.693 r  vck190_v1_0_i/pl_clkwiz/inst/clock_primitive_inst/BUFG_clkout4_inst/O
    X5Y2 (CLOCK_ROOT)    net (fo=191467, routed)      3.685     8.378    vck190_v1_0_i/ulbf_data_00/inst/master_i_2/ram2axis_64b_i/m_axis_clk
    SLICE_X48Y263        FDRE                                         r  vck190_v1_0_i/ulbf_data_00/inst/master_i_2/ram2axis_64b_i/block_counter_reg[11]/C
                         clock pessimism              0.767     9.145    
                         clock uncertainty           -0.129     9.016    
    SLICE_X48Y263        FDRE (Setup_CFF_SLICEL_C_R)
                                                     -0.256     8.760    vck190_v1_0_i/ulbf_data_00/inst/master_i_2/ram2axis_64b_i/block_counter_reg[11]
  -------------------------------------------------------------------
                         required time                          8.760    
                         arrival time                          -8.926    
  -------------------------------------------------------------------
                         slack                                 -0.166    

Slack (VIOLATED) :        -0.166ns  (required time - arrival time)
  Source:                 vck190_v1_0_i/ulbf_data_00/inst/master_i_0/ram2axis_64b_i/block_size_minus1_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clkout4_primitive  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            vck190_v1_0_i/ulbf_data_00/inst/master_i_2/ram2axis_64b_i/block_counter_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clkout4_primitive  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clkout4_primitive
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clkout4_primitive rise@2.500ns - clkout4_primitive rise@0.000ns)
  Data Path Delay:        2.180ns  (logic 0.681ns (31.239%)  route 1.499ns (68.761%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.101ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.878ns = ( 8.378 - 2.500 ) 
    Source Clock Delay      (SCD):    6.746ns
    Clock Pessimism Removal (CPR):    0.767ns
  Clock Uncertainty:      0.129ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.258ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      4.158ns (routing 1.654ns, distribution 2.504ns)
  Clock Net Delay (Destination): 3.685ns (routing 1.472ns, distribution 2.213ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout4_primitive rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y6         BUFG_PS                      0.000     0.000 r  vck190_v1_0_i/ps_cips/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.985     1.985    vck190_v1_0_i/pl_clkwiz/inst/clock_primitive_inst/clk_in1
    MMCM_X11Y0           MMCME5 (Prop_MMCM_CLKIN1_CLKOUT3)
                                                      0.025     2.010 r  vck190_v1_0_i/pl_clkwiz/inst/clock_primitive_inst/MMCME5_inst/CLKOUT3
                         net (fo=1, routed)           0.492     2.502    vck190_v1_0_i/pl_clkwiz/inst/clock_primitive_inst/clkout4_primitive
    BUFGCE_X11Y22        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.086     2.588 r  vck190_v1_0_i/pl_clkwiz/inst/clock_primitive_inst/BUFG_clkout4_inst/O
    X5Y2 (CLOCK_ROOT)    net (fo=191467, routed)      4.158     6.746    vck190_v1_0_i/ulbf_data_00/inst/master_i_0/ram2axis_64b_i/m_axis_clk
    SLICE_X61Y259        FDRE                                         r  vck190_v1_0_i/ulbf_data_00/inst/master_i_0/ram2axis_64b_i/block_size_minus1_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y259        FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.120     6.866 r  vck190_v1_0_i/ulbf_data_00/inst/master_i_0/ram2axis_64b_i/block_size_minus1_reg[6]/Q
                         net (fo=8, routed)           0.665     7.531    vck190_v1_0_i/ulbf_data_00/inst/master_i_2/ram2axis_64b_i/p_0_in23_in[0]
    SLICE_X49Y262        LUT6 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.139     7.670 r  vck190_v1_0_i/ulbf_data_00/inst/master_i_2/ram2axis_64b_i/m02_axis_tlast_INST_0_i_1/O
                         net (fo=2, routed)           0.190     7.860    vck190_v1_0_i/ulbf_data_00/inst/master_i_2/ram2axis_64b_i/block_counter_cmp2
    SLICE_X46Y262        LUT4 (Prop_D5LUT_SLICEL_I0_O)
                                                      0.215     8.075 r  vck190_v1_0_i/ulbf_data_00/inst/master_i_2/ram2axis_64b_i/block_counter[11]_i_3__1/O
                         net (fo=2, routed)           0.273     8.348    vck190_v1_0_i/ulbf_data_00/inst/master_i_2/ram2axis_64b_i/block_counter_rst__2
    SLICE_X47Y262        LUT4 (Prop_F6LUT_SLICEM_I3_O)
                                                      0.207     8.555 r  vck190_v1_0_i/ulbf_data_00/inst/master_i_2/ram2axis_64b_i/block_counter[11]_i_1__1/O
                         net (fo=12, routed)          0.371     8.926    vck190_v1_0_i/ulbf_data_00/inst/master_i_2/ram2axis_64b_i/block_counter[11]_i_1__1_n_0
    SLICE_X48Y263        FDRE                                         r  vck190_v1_0_i/ulbf_data_00/inst/master_i_2/ram2axis_64b_i/block_counter_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout4_primitive rise edge)
                                                      2.500     2.500 r  
    BUFG_PS_X0Y6         BUFG_PS                      0.000     2.500 r  vck190_v1_0_i/ps_cips/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.762     4.262    vck190_v1_0_i/pl_clkwiz/inst/clock_primitive_inst/clk_in1
    MMCM_X11Y0           MMCME5 (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -0.044     4.218 r  vck190_v1_0_i/pl_clkwiz/inst/clock_primitive_inst/MMCME5_inst/CLKOUT3
                         net (fo=1, routed)           0.410     4.628    vck190_v1_0_i/pl_clkwiz/inst/clock_primitive_inst/clkout4_primitive
    BUFGCE_X11Y22        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.065     4.693 r  vck190_v1_0_i/pl_clkwiz/inst/clock_primitive_inst/BUFG_clkout4_inst/O
    X5Y2 (CLOCK_ROOT)    net (fo=191467, routed)      3.685     8.378    vck190_v1_0_i/ulbf_data_00/inst/master_i_2/ram2axis_64b_i/m_axis_clk
    SLICE_X48Y263        FDRE                                         r  vck190_v1_0_i/ulbf_data_00/inst/master_i_2/ram2axis_64b_i/block_counter_reg[9]/C
                         clock pessimism              0.767     9.145    
                         clock uncertainty           -0.129     9.016    
    SLICE_X48Y263        FDRE (Setup_AFF_SLICEL_C_R)
                                                     -0.256     8.760    vck190_v1_0_i/ulbf_data_00/inst/master_i_2/ram2axis_64b_i/block_counter_reg[9]
  -------------------------------------------------------------------
                         required time                          8.760    
                         arrival time                          -8.926    
  -------------------------------------------------------------------
                         slack                                 -0.166    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.002ns  (arrival time - required time)
  Source:                 vck190_v1_0_i/ai_engine_0/inst/pl_ai_ch_9/inst/pl2ai_wrapper_64/mrs_s0/reg0_reg[45]/C
                            (rising edge-triggered cell FDRE clocked by clkout4_primitive  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            vck190_v1_0_i/ai_engine_0/inst/pl_ai_ch_9/inst/pl2ai_wrapper_64/mrs_s0/reg1_reg[45]/D
                            (rising edge-triggered cell FDRE clocked by clkout4_primitive  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clkout4_primitive
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout4_primitive rise@0.000ns - clkout4_primitive rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.108ns (29.189%)  route 0.262ns (70.811%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.323ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.092ns
    Source Clock Delay      (SCD):    4.120ns
    Clock Pessimism Removal (CPR):    0.649ns
  Clock Net Delay (Source):      2.553ns (routing 1.063ns, distribution 1.490ns)
  Clock Net Delay (Destination): 3.158ns (routing 1.223ns, distribution 1.935ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout4_primitive rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y6         BUFG_PS                      0.000     0.000 r  vck190_v1_0_i/ps_cips/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.289     1.289    vck190_v1_0_i/pl_clkwiz/inst/clock_primitive_inst/clk_in1
    MMCM_X11Y0           MMCME5 (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -0.075     1.214 r  vck190_v1_0_i/pl_clkwiz/inst/clock_primitive_inst/MMCME5_inst/CLKOUT3
                         net (fo=1, routed)           0.300     1.514    vck190_v1_0_i/pl_clkwiz/inst/clock_primitive_inst/clkout4_primitive
    BUFGCE_X11Y22        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.053     1.567 r  vck190_v1_0_i/pl_clkwiz/inst/clock_primitive_inst/BUFG_clkout4_inst/O
    X5Y2 (CLOCK_ROOT)    net (fo=191467, routed)      2.553     4.120    vck190_v1_0_i/ai_engine_0/inst/pl_ai_ch_9/inst/pl2ai_wrapper_64/mrs_s0/clk
    SLICE_X30Y290        FDRE                                         r  vck190_v1_0_i/ai_engine_0/inst/pl_ai_ch_9/inst/pl2ai_wrapper_64/mrs_s0/reg0_reg[45]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y290        FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.061     4.181 r  vck190_v1_0_i/ai_engine_0/inst/pl_ai_ch_9/inst/pl2ai_wrapper_64/mrs_s0/reg0_reg[45]/Q
                         net (fo=1, routed)           0.246     4.427    vck190_v1_0_i/ai_engine_0/inst/pl_ai_ch_9/inst/pl2ai_wrapper_64/mrs_s0/reg0[45]
    SLICE_X24Y293        LUT4 (Prop_A5LUT_SLICEL_I3_O)
                                                      0.047     4.474 r  vck190_v1_0_i/ai_engine_0/inst/pl_ai_ch_9/inst/pl2ai_wrapper_64/mrs_s0/reg1[45]_i_1/O
                         net (fo=1, routed)           0.016     4.490    vck190_v1_0_i/ai_engine_0/inst/pl_ai_ch_9/inst/pl2ai_wrapper_64/mrs_s0/p_0_in__0[45]
    SLICE_X24Y293        FDRE                                         r  vck190_v1_0_i/ai_engine_0/inst/pl_ai_ch_9/inst/pl2ai_wrapper_64/mrs_s0/reg1_reg[45]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout4_primitive rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y6         BUFG_PS                      0.000     0.000 r  vck190_v1_0_i/ps_cips/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.494     1.494    vck190_v1_0_i/pl_clkwiz/inst/clock_primitive_inst/clk_in1
    MMCM_X11Y0           MMCME5 (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -0.010     1.484 r  vck190_v1_0_i/pl_clkwiz/inst/clock_primitive_inst/MMCME5_inst/CLKOUT3
                         net (fo=1, routed)           0.379     1.863    vck190_v1_0_i/pl_clkwiz/inst/clock_primitive_inst/clkout4_primitive
    BUFGCE_X11Y22        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.071     1.934 r  vck190_v1_0_i/pl_clkwiz/inst/clock_primitive_inst/BUFG_clkout4_inst/O
    X5Y2 (CLOCK_ROOT)    net (fo=191467, routed)      3.158     5.092    vck190_v1_0_i/ai_engine_0/inst/pl_ai_ch_9/inst/pl2ai_wrapper_64/mrs_s0/clk
    SLICE_X24Y293        FDRE                                         r  vck190_v1_0_i/ai_engine_0/inst/pl_ai_ch_9/inst/pl2ai_wrapper_64/mrs_s0/reg1_reg[45]/C
                         clock pessimism             -0.649     4.443    
    SLICE_X24Y293        FDRE (Hold_AFF_SLICEL_C_D)
                                                      0.045     4.488    vck190_v1_0_i/ai_engine_0/inst/pl_ai_ch_9/inst/pl2ai_wrapper_64/mrs_s0/reg1_reg[45]
  -------------------------------------------------------------------
                         required time                         -4.488    
                         arrival time                           4.490    
  -------------------------------------------------------------------
                         slack                                  0.002    

Slack (MET) :             0.011ns  (arrival time - required time)
  Source:                 vck190_v1_0_i/ai_engine_0/inst/pl_ai_ch_213/inst/pl2ai_wrapper_64/mrs_s0/reg0_reg[34]/C
                            (rising edge-triggered cell FDRE clocked by clkout4_primitive  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            vck190_v1_0_i/ai_engine_0/inst/pl_ai_ch_213/inst/pl2ai_wrapper_64/mrs_s0/reg1_reg[34]/D
                            (rising edge-triggered cell FDRE clocked by clkout4_primitive  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clkout4_primitive
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout4_primitive rise@0.000ns - clkout4_primitive rise@0.000ns)
  Data Path Delay:        0.230ns  (logic 0.105ns (45.652%)  route 0.125ns (54.348%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.174ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.805ns
    Source Clock Delay      (SCD):    3.973ns
    Clock Pessimism Removal (CPR):    0.658ns
  Clock Net Delay (Source):      2.406ns (routing 1.063ns, distribution 1.343ns)
  Clock Net Delay (Destination): 2.871ns (routing 1.223ns, distribution 1.648ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout4_primitive rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y6         BUFG_PS                      0.000     0.000 r  vck190_v1_0_i/ps_cips/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.289     1.289    vck190_v1_0_i/pl_clkwiz/inst/clock_primitive_inst/clk_in1
    MMCM_X11Y0           MMCME5 (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -0.075     1.214 r  vck190_v1_0_i/pl_clkwiz/inst/clock_primitive_inst/MMCME5_inst/CLKOUT3
                         net (fo=1, routed)           0.300     1.514    vck190_v1_0_i/pl_clkwiz/inst/clock_primitive_inst/clkout4_primitive
    BUFGCE_X11Y22        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.053     1.567 r  vck190_v1_0_i/pl_clkwiz/inst/clock_primitive_inst/BUFG_clkout4_inst/O
    X5Y2 (CLOCK_ROOT)    net (fo=191467, routed)      2.406     3.973    vck190_v1_0_i/ai_engine_0/inst/pl_ai_ch_213/inst/pl2ai_wrapper_64/mrs_s0/clk
    SLICE_X320Y284       FDRE                                         r  vck190_v1_0_i/ai_engine_0/inst/pl_ai_ch_213/inst/pl2ai_wrapper_64/mrs_s0/reg0_reg[34]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X320Y284       FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.061     4.034 r  vck190_v1_0_i/ai_engine_0/inst/pl_ai_ch_213/inst/pl2ai_wrapper_64/mrs_s0/reg0_reg[34]/Q
                         net (fo=1, routed)           0.109     4.143    vck190_v1_0_i/ai_engine_0/inst/pl_ai_ch_213/inst/pl2ai_wrapper_64/mrs_s0/reg0[34]
    SLICE_X318Y284       LUT4 (Prop_B6LUT_SLICEL_I3_O)
                                                      0.044     4.187 r  vck190_v1_0_i/ai_engine_0/inst/pl_ai_ch_213/inst/pl2ai_wrapper_64/mrs_s0/reg1[34]_i_1/O
                         net (fo=1, routed)           0.016     4.203    vck190_v1_0_i/ai_engine_0/inst/pl_ai_ch_213/inst/pl2ai_wrapper_64/mrs_s0/p_0_in__0[34]
    SLICE_X318Y284       FDRE                                         r  vck190_v1_0_i/ai_engine_0/inst/pl_ai_ch_213/inst/pl2ai_wrapper_64/mrs_s0/reg1_reg[34]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout4_primitive rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y6         BUFG_PS                      0.000     0.000 r  vck190_v1_0_i/ps_cips/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.494     1.494    vck190_v1_0_i/pl_clkwiz/inst/clock_primitive_inst/clk_in1
    MMCM_X11Y0           MMCME5 (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -0.010     1.484 r  vck190_v1_0_i/pl_clkwiz/inst/clock_primitive_inst/MMCME5_inst/CLKOUT3
                         net (fo=1, routed)           0.379     1.863    vck190_v1_0_i/pl_clkwiz/inst/clock_primitive_inst/clkout4_primitive
    BUFGCE_X11Y22        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.071     1.934 r  vck190_v1_0_i/pl_clkwiz/inst/clock_primitive_inst/BUFG_clkout4_inst/O
    X5Y2 (CLOCK_ROOT)    net (fo=191467, routed)      2.871     4.805    vck190_v1_0_i/ai_engine_0/inst/pl_ai_ch_213/inst/pl2ai_wrapper_64/mrs_s0/clk
    SLICE_X318Y284       FDRE                                         r  vck190_v1_0_i/ai_engine_0/inst/pl_ai_ch_213/inst/pl2ai_wrapper_64/mrs_s0/reg1_reg[34]/C
                         clock pessimism             -0.658     4.147    
    SLICE_X318Y284       FDRE (Hold_BFF2_SLICEL_C_D)
                                                      0.045     4.192    vck190_v1_0_i/ai_engine_0/inst/pl_ai_ch_213/inst/pl2ai_wrapper_64/mrs_s0/reg1_reg[34]
  -------------------------------------------------------------------
                         required time                         -4.192    
                         arrival time                           4.203    
  -------------------------------------------------------------------
                         slack                                  0.011    

Slack (MET) :             0.013ns  (arrival time - required time)
  Source:                 vck190_v1_0_i/ai_engine_0/inst/pl_ai_ch_213/inst/pl2ai_wrapper_64/mrs_s0/reg0_reg[56]/C
                            (rising edge-triggered cell FDRE clocked by clkout4_primitive  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            vck190_v1_0_i/ai_engine_0/inst/pl_ai_ch_213/inst/pl2ai_wrapper_64/mrs_s0/reg1_reg[56]/D
                            (rising edge-triggered cell FDRE clocked by clkout4_primitive  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clkout4_primitive
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout4_primitive rise@0.000ns - clkout4_primitive rise@0.000ns)
  Data Path Delay:        0.232ns  (logic 0.108ns (46.552%)  route 0.124ns (53.448%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.174ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.805ns
    Source Clock Delay      (SCD):    3.973ns
    Clock Pessimism Removal (CPR):    0.658ns
  Clock Net Delay (Source):      2.406ns (routing 1.063ns, distribution 1.343ns)
  Clock Net Delay (Destination): 2.871ns (routing 1.223ns, distribution 1.648ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout4_primitive rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y6         BUFG_PS                      0.000     0.000 r  vck190_v1_0_i/ps_cips/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.289     1.289    vck190_v1_0_i/pl_clkwiz/inst/clock_primitive_inst/clk_in1
    MMCM_X11Y0           MMCME5 (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -0.075     1.214 r  vck190_v1_0_i/pl_clkwiz/inst/clock_primitive_inst/MMCME5_inst/CLKOUT3
                         net (fo=1, routed)           0.300     1.514    vck190_v1_0_i/pl_clkwiz/inst/clock_primitive_inst/clkout4_primitive
    BUFGCE_X11Y22        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.053     1.567 r  vck190_v1_0_i/pl_clkwiz/inst/clock_primitive_inst/BUFG_clkout4_inst/O
    X5Y2 (CLOCK_ROOT)    net (fo=191467, routed)      2.406     3.973    vck190_v1_0_i/ai_engine_0/inst/pl_ai_ch_213/inst/pl2ai_wrapper_64/mrs_s0/clk
    SLICE_X320Y284       FDRE                                         r  vck190_v1_0_i/ai_engine_0/inst/pl_ai_ch_213/inst/pl2ai_wrapper_64/mrs_s0/reg0_reg[56]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X320Y284       FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.059     4.032 r  vck190_v1_0_i/ai_engine_0/inst/pl_ai_ch_213/inst/pl2ai_wrapper_64/mrs_s0/reg0_reg[56]/Q
                         net (fo=1, routed)           0.108     4.140    vck190_v1_0_i/ai_engine_0/inst/pl_ai_ch_213/inst/pl2ai_wrapper_64/mrs_s0/reg0[56]
    SLICE_X318Y284       LUT4 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.049     4.189 r  vck190_v1_0_i/ai_engine_0/inst/pl_ai_ch_213/inst/pl2ai_wrapper_64/mrs_s0/reg1[56]_i_1/O
                         net (fo=1, routed)           0.016     4.205    vck190_v1_0_i/ai_engine_0/inst/pl_ai_ch_213/inst/pl2ai_wrapper_64/mrs_s0/p_0_in__0[56]
    SLICE_X318Y284       FDRE                                         r  vck190_v1_0_i/ai_engine_0/inst/pl_ai_ch_213/inst/pl2ai_wrapper_64/mrs_s0/reg1_reg[56]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout4_primitive rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y6         BUFG_PS                      0.000     0.000 r  vck190_v1_0_i/ps_cips/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.494     1.494    vck190_v1_0_i/pl_clkwiz/inst/clock_primitive_inst/clk_in1
    MMCM_X11Y0           MMCME5 (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -0.010     1.484 r  vck190_v1_0_i/pl_clkwiz/inst/clock_primitive_inst/MMCME5_inst/CLKOUT3
                         net (fo=1, routed)           0.379     1.863    vck190_v1_0_i/pl_clkwiz/inst/clock_primitive_inst/clkout4_primitive
    BUFGCE_X11Y22        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.071     1.934 r  vck190_v1_0_i/pl_clkwiz/inst/clock_primitive_inst/BUFG_clkout4_inst/O
    X5Y2 (CLOCK_ROOT)    net (fo=191467, routed)      2.871     4.805    vck190_v1_0_i/ai_engine_0/inst/pl_ai_ch_213/inst/pl2ai_wrapper_64/mrs_s0/clk
    SLICE_X318Y284       FDRE                                         r  vck190_v1_0_i/ai_engine_0/inst/pl_ai_ch_213/inst/pl2ai_wrapper_64/mrs_s0/reg1_reg[56]/C
                         clock pessimism             -0.658     4.147    
    SLICE_X318Y284       FDRE (Hold_HFF2_SLICEL_C_D)
                                                      0.045     4.192    vck190_v1_0_i/ai_engine_0/inst/pl_ai_ch_213/inst/pl2ai_wrapper_64/mrs_s0/reg1_reg[56]
  -------------------------------------------------------------------
                         required time                         -4.192    
                         arrival time                           4.205    
  -------------------------------------------------------------------
                         slack                                  0.013    

Slack (MET) :             0.014ns  (arrival time - required time)
  Source:                 vck190_v1_0_i/dlbf_coeffs_01/inst/master_i_1/xpm_sync_fifo_i_0/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_56_63/RAMD_D1/CLK
                            (rising edge-triggered cell RAMD32 clocked by clkout4_primitive  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            vck190_v1_0_i/dlbf_coeffs_01/inst/master_i_1/xpm_sync_fifo_i_0/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.doutb_reg_reg[63]/D
                            (rising edge-triggered cell FDRE clocked by clkout4_primitive  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clkout4_primitive
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout4_primitive rise@0.000ns - clkout4_primitive rise@0.000ns)
  Data Path Delay:        0.158ns  (logic 0.141ns (89.240%)  route 0.017ns (10.759%))
  Logic Levels:           0  
  Clock Path Skew:        0.099ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.972ns
    Source Clock Delay      (SCD):    4.130ns
    Clock Pessimism Removal (CPR):    0.743ns
  Clock Net Delay (Source):      2.563ns (routing 1.063ns, distribution 1.500ns)
  Clock Net Delay (Destination): 3.038ns (routing 1.223ns, distribution 1.815ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout4_primitive rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y6         BUFG_PS                      0.000     0.000 r  vck190_v1_0_i/ps_cips/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.289     1.289    vck190_v1_0_i/pl_clkwiz/inst/clock_primitive_inst/clk_in1
    MMCM_X11Y0           MMCME5 (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -0.075     1.214 r  vck190_v1_0_i/pl_clkwiz/inst/clock_primitive_inst/MMCME5_inst/CLKOUT3
                         net (fo=1, routed)           0.300     1.514    vck190_v1_0_i/pl_clkwiz/inst/clock_primitive_inst/clkout4_primitive
    BUFGCE_X11Y22        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.053     1.567 r  vck190_v1_0_i/pl_clkwiz/inst/clock_primitive_inst/BUFG_clkout4_inst/O
    X5Y2 (CLOCK_ROOT)    net (fo=191467, routed)      2.563     4.130    vck190_v1_0_i/dlbf_coeffs_01/inst/master_i_1/xpm_sync_fifo_i_0/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_56_63/WCLK
    SLICE_X33Y285        RAMD32                                       r  vck190_v1_0_i/dlbf_coeffs_01/inst/master_i_1/xpm_sync_fifo_i_0/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_56_63/RAMD_D1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y285        RAMD32 (Prop_D6LUT_SLICEM_CLK_O)
                                                      0.141     4.271 r  vck190_v1_0_i/dlbf_coeffs_01/inst/master_i_1/xpm_sync_fifo_i_0/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_56_63/RAMD_D1/O
                         net (fo=1, routed)           0.017     4.288    vck190_v1_0_i/dlbf_coeffs_01/inst/master_i_1/xpm_sync_fifo_i_0/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.doutb_reg0[63]
    SLICE_X33Y285        FDRE                                         r  vck190_v1_0_i/dlbf_coeffs_01/inst/master_i_1/xpm_sync_fifo_i_0/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.doutb_reg_reg[63]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout4_primitive rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y6         BUFG_PS                      0.000     0.000 r  vck190_v1_0_i/ps_cips/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.494     1.494    vck190_v1_0_i/pl_clkwiz/inst/clock_primitive_inst/clk_in1
    MMCM_X11Y0           MMCME5 (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -0.010     1.484 r  vck190_v1_0_i/pl_clkwiz/inst/clock_primitive_inst/MMCME5_inst/CLKOUT3
                         net (fo=1, routed)           0.379     1.863    vck190_v1_0_i/pl_clkwiz/inst/clock_primitive_inst/clkout4_primitive
    BUFGCE_X11Y22        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.071     1.934 r  vck190_v1_0_i/pl_clkwiz/inst/clock_primitive_inst/BUFG_clkout4_inst/O
    X5Y2 (CLOCK_ROOT)    net (fo=191467, routed)      3.038     4.972    vck190_v1_0_i/dlbf_coeffs_01/inst/master_i_1/xpm_sync_fifo_i_0/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clka
    SLICE_X33Y285        FDRE                                         r  vck190_v1_0_i/dlbf_coeffs_01/inst/master_i_1/xpm_sync_fifo_i_0/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.doutb_reg_reg[63]/C
                         clock pessimism             -0.743     4.229    
    SLICE_X33Y285        FDRE (Hold_DFF2_SLICEM_C_D)
                                                      0.045     4.274    vck190_v1_0_i/dlbf_coeffs_01/inst/master_i_1/xpm_sync_fifo_i_0/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.doutb_reg_reg[63]
  -------------------------------------------------------------------
                         required time                         -4.274    
                         arrival time                           4.288    
  -------------------------------------------------------------------
                         slack                                  0.014    

Slack (MET) :             0.015ns  (arrival time - required time)
  Source:                 vck190_v1_0_i/dlbf_coeffs_01/inst/master_i_1/xpm_sync_fifo_i_0/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_56_63/RAMB_D1/CLK
                            (rising edge-triggered cell RAMD32 clocked by clkout4_primitive  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            vck190_v1_0_i/dlbf_coeffs_01/inst/master_i_1/xpm_sync_fifo_i_0/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.doutb_reg_reg[59]/D
                            (rising edge-triggered cell FDRE clocked by clkout4_primitive  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clkout4_primitive
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout4_primitive rise@0.000ns - clkout4_primitive rise@0.000ns)
  Data Path Delay:        0.159ns  (logic 0.143ns (89.937%)  route 0.016ns (10.063%))
  Logic Levels:           0  
  Clock Path Skew:        0.099ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.972ns
    Source Clock Delay      (SCD):    4.130ns
    Clock Pessimism Removal (CPR):    0.743ns
  Clock Net Delay (Source):      2.563ns (routing 1.063ns, distribution 1.500ns)
  Clock Net Delay (Destination): 3.038ns (routing 1.223ns, distribution 1.815ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout4_primitive rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y6         BUFG_PS                      0.000     0.000 r  vck190_v1_0_i/ps_cips/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.289     1.289    vck190_v1_0_i/pl_clkwiz/inst/clock_primitive_inst/clk_in1
    MMCM_X11Y0           MMCME5 (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -0.075     1.214 r  vck190_v1_0_i/pl_clkwiz/inst/clock_primitive_inst/MMCME5_inst/CLKOUT3
                         net (fo=1, routed)           0.300     1.514    vck190_v1_0_i/pl_clkwiz/inst/clock_primitive_inst/clkout4_primitive
    BUFGCE_X11Y22        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.053     1.567 r  vck190_v1_0_i/pl_clkwiz/inst/clock_primitive_inst/BUFG_clkout4_inst/O
    X5Y2 (CLOCK_ROOT)    net (fo=191467, routed)      2.563     4.130    vck190_v1_0_i/dlbf_coeffs_01/inst/master_i_1/xpm_sync_fifo_i_0/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_56_63/WCLK
    SLICE_X33Y285        RAMD32                                       r  vck190_v1_0_i/dlbf_coeffs_01/inst/master_i_1/xpm_sync_fifo_i_0/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_56_63/RAMB_D1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y285        RAMD32 (Prop_B6LUT_SLICEM_CLK_O)
                                                      0.143     4.273 r  vck190_v1_0_i/dlbf_coeffs_01/inst/master_i_1/xpm_sync_fifo_i_0/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_56_63/RAMB_D1/O
                         net (fo=1, routed)           0.016     4.289    vck190_v1_0_i/dlbf_coeffs_01/inst/master_i_1/xpm_sync_fifo_i_0/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.doutb_reg0[59]
    SLICE_X33Y285        FDRE                                         r  vck190_v1_0_i/dlbf_coeffs_01/inst/master_i_1/xpm_sync_fifo_i_0/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.doutb_reg_reg[59]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout4_primitive rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y6         BUFG_PS                      0.000     0.000 r  vck190_v1_0_i/ps_cips/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.494     1.494    vck190_v1_0_i/pl_clkwiz/inst/clock_primitive_inst/clk_in1
    MMCM_X11Y0           MMCME5 (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -0.010     1.484 r  vck190_v1_0_i/pl_clkwiz/inst/clock_primitive_inst/MMCME5_inst/CLKOUT3
                         net (fo=1, routed)           0.379     1.863    vck190_v1_0_i/pl_clkwiz/inst/clock_primitive_inst/clkout4_primitive
    BUFGCE_X11Y22        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.071     1.934 r  vck190_v1_0_i/pl_clkwiz/inst/clock_primitive_inst/BUFG_clkout4_inst/O
    X5Y2 (CLOCK_ROOT)    net (fo=191467, routed)      3.038     4.972    vck190_v1_0_i/dlbf_coeffs_01/inst/master_i_1/xpm_sync_fifo_i_0/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clka
    SLICE_X33Y285        FDRE                                         r  vck190_v1_0_i/dlbf_coeffs_01/inst/master_i_1/xpm_sync_fifo_i_0/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.doutb_reg_reg[59]/C
                         clock pessimism             -0.743     4.229    
    SLICE_X33Y285        FDRE (Hold_BFF2_SLICEM_C_D)
                                                      0.045     4.274    vck190_v1_0_i/dlbf_coeffs_01/inst/master_i_1/xpm_sync_fifo_i_0/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.doutb_reg_reg[59]
  -------------------------------------------------------------------
                         required time                         -4.274    
                         arrival time                           4.289    
  -------------------------------------------------------------------
                         slack                                  0.015    

Slack (MET) :             0.015ns  (arrival time - required time)
  Source:                 vck190_v1_0_i/ulbf_coeffs_10/inst/master_i_1/ram2axis_64b_i/ram_master_64b_i/xpm_memory_tdpram_inst/xpm_memory_base_inst/gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[1][9]/C
                            (rising edge-triggered cell FDRE clocked by clkout4_primitive  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            vck190_v1_0_i/ulbf_coeffs_10/inst/master_i_1/ram2axis_64b_i/ram_master_64b_i/xpm_memory_tdpram_inst/xpm_memory_base_inst/gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[2][9]/D
                            (rising edge-triggered cell FDRE clocked by clkout4_primitive  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clkout4_primitive
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout4_primitive rise@0.000ns - clkout4_primitive rise@0.000ns)
  Data Path Delay:        0.227ns  (logic 0.060ns (26.432%)  route 0.167ns (73.568%))
  Logic Levels:           0  
  Clock Path Skew:        0.167ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.587ns
    Source Clock Delay      (SCD):    3.794ns
    Clock Pessimism Removal (CPR):    0.626ns
  Clock Net Delay (Source):      2.227ns (routing 1.063ns, distribution 1.164ns)
  Clock Net Delay (Destination): 2.653ns (routing 1.223ns, distribution 1.430ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout4_primitive rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y6         BUFG_PS                      0.000     0.000 r  vck190_v1_0_i/ps_cips/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.289     1.289    vck190_v1_0_i/pl_clkwiz/inst/clock_primitive_inst/clk_in1
    MMCM_X11Y0           MMCME5 (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -0.075     1.214 r  vck190_v1_0_i/pl_clkwiz/inst/clock_primitive_inst/MMCME5_inst/CLKOUT3
                         net (fo=1, routed)           0.300     1.514    vck190_v1_0_i/pl_clkwiz/inst/clock_primitive_inst/clkout4_primitive
    BUFGCE_X11Y22        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.053     1.567 r  vck190_v1_0_i/pl_clkwiz/inst/clock_primitive_inst/BUFG_clkout4_inst/O
    X5Y2 (CLOCK_ROOT)    net (fo=191467, routed)      2.227     3.794    vck190_v1_0_i/ulbf_coeffs_10/inst/master_i_1/ram2axis_64b_i/ram_master_64b_i/xpm_memory_tdpram_inst/xpm_memory_base_inst/clkb
    SLICE_X192Y323       FDRE                                         r  vck190_v1_0_i/ulbf_coeffs_10/inst/master_i_1/ram2axis_64b_i/ram_master_64b_i/xpm_memory_tdpram_inst/xpm_memory_base_inst/gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[1][9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X192Y323       FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.060     3.854 r  vck190_v1_0_i/ulbf_coeffs_10/inst/master_i_1/ram2axis_64b_i/ram_master_64b_i/xpm_memory_tdpram_inst/xpm_memory_base_inst/gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[1][9]/Q
                         net (fo=1, routed)           0.167     4.021    vck190_v1_0_i/ulbf_coeffs_10/inst/master_i_1/ram2axis_64b_i/ram_master_64b_i/xpm_memory_tdpram_inst/xpm_memory_base_inst/gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[1][9]
    SLICE_X191Y323       FDRE                                         r  vck190_v1_0_i/ulbf_coeffs_10/inst/master_i_1/ram2axis_64b_i/ram_master_64b_i/xpm_memory_tdpram_inst/xpm_memory_base_inst/gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[2][9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout4_primitive rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y6         BUFG_PS                      0.000     0.000 r  vck190_v1_0_i/ps_cips/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.494     1.494    vck190_v1_0_i/pl_clkwiz/inst/clock_primitive_inst/clk_in1
    MMCM_X11Y0           MMCME5 (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -0.010     1.484 r  vck190_v1_0_i/pl_clkwiz/inst/clock_primitive_inst/MMCME5_inst/CLKOUT3
                         net (fo=1, routed)           0.379     1.863    vck190_v1_0_i/pl_clkwiz/inst/clock_primitive_inst/clkout4_primitive
    BUFGCE_X11Y22        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.071     1.934 r  vck190_v1_0_i/pl_clkwiz/inst/clock_primitive_inst/BUFG_clkout4_inst/O
    X5Y2 (CLOCK_ROOT)    net (fo=191467, routed)      2.653     4.587    vck190_v1_0_i/ulbf_coeffs_10/inst/master_i_1/ram2axis_64b_i/ram_master_64b_i/xpm_memory_tdpram_inst/xpm_memory_base_inst/clkb
    SLICE_X191Y323       FDRE                                         r  vck190_v1_0_i/ulbf_coeffs_10/inst/master_i_1/ram2axis_64b_i/ram_master_64b_i/xpm_memory_tdpram_inst/xpm_memory_base_inst/gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[2][9]/C
                         clock pessimism             -0.626     3.961    
    SLICE_X191Y323       FDRE (Hold_BFF_SLICEM_C_D)
                                                      0.045     4.006    vck190_v1_0_i/ulbf_coeffs_10/inst/master_i_1/ram2axis_64b_i/ram_master_64b_i/xpm_memory_tdpram_inst/xpm_memory_base_inst/gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[2][9]
  -------------------------------------------------------------------
                         required time                         -4.006    
                         arrival time                           4.021    
  -------------------------------------------------------------------
                         slack                                  0.015    

Slack (MET) :             0.019ns  (arrival time - required time)
  Source:                 vck190_v1_0_i/dlbf_coeffs_01/inst/master_i_1/xpm_sync_fifo_i_0/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_56_63/RAMC_D1/CLK
                            (rising edge-triggered cell RAMD32 clocked by clkout4_primitive  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            vck190_v1_0_i/dlbf_coeffs_01/inst/master_i_1/xpm_sync_fifo_i_0/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.doutb_reg_reg[61]/D
                            (rising edge-triggered cell FDRE clocked by clkout4_primitive  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clkout4_primitive
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout4_primitive rise@0.000ns - clkout4_primitive rise@0.000ns)
  Data Path Delay:        0.163ns  (logic 0.140ns (85.890%)  route 0.023ns (14.110%))
  Logic Levels:           0  
  Clock Path Skew:        0.099ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.972ns
    Source Clock Delay      (SCD):    4.130ns
    Clock Pessimism Removal (CPR):    0.743ns
  Clock Net Delay (Source):      2.563ns (routing 1.063ns, distribution 1.500ns)
  Clock Net Delay (Destination): 3.038ns (routing 1.223ns, distribution 1.815ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout4_primitive rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y6         BUFG_PS                      0.000     0.000 r  vck190_v1_0_i/ps_cips/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.289     1.289    vck190_v1_0_i/pl_clkwiz/inst/clock_primitive_inst/clk_in1
    MMCM_X11Y0           MMCME5 (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -0.075     1.214 r  vck190_v1_0_i/pl_clkwiz/inst/clock_primitive_inst/MMCME5_inst/CLKOUT3
                         net (fo=1, routed)           0.300     1.514    vck190_v1_0_i/pl_clkwiz/inst/clock_primitive_inst/clkout4_primitive
    BUFGCE_X11Y22        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.053     1.567 r  vck190_v1_0_i/pl_clkwiz/inst/clock_primitive_inst/BUFG_clkout4_inst/O
    X5Y2 (CLOCK_ROOT)    net (fo=191467, routed)      2.563     4.130    vck190_v1_0_i/dlbf_coeffs_01/inst/master_i_1/xpm_sync_fifo_i_0/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_56_63/WCLK
    SLICE_X33Y285        RAMD32                                       r  vck190_v1_0_i/dlbf_coeffs_01/inst/master_i_1/xpm_sync_fifo_i_0/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_56_63/RAMC_D1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y285        RAMD32 (Prop_C6LUT_SLICEM_CLK_O)
                                                      0.140     4.270 r  vck190_v1_0_i/dlbf_coeffs_01/inst/master_i_1/xpm_sync_fifo_i_0/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_56_63/RAMC_D1/O
                         net (fo=1, routed)           0.023     4.293    vck190_v1_0_i/dlbf_coeffs_01/inst/master_i_1/xpm_sync_fifo_i_0/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.doutb_reg0[61]
    SLICE_X33Y285        FDRE                                         r  vck190_v1_0_i/dlbf_coeffs_01/inst/master_i_1/xpm_sync_fifo_i_0/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.doutb_reg_reg[61]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout4_primitive rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y6         BUFG_PS                      0.000     0.000 r  vck190_v1_0_i/ps_cips/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.494     1.494    vck190_v1_0_i/pl_clkwiz/inst/clock_primitive_inst/clk_in1
    MMCM_X11Y0           MMCME5 (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -0.010     1.484 r  vck190_v1_0_i/pl_clkwiz/inst/clock_primitive_inst/MMCME5_inst/CLKOUT3
                         net (fo=1, routed)           0.379     1.863    vck190_v1_0_i/pl_clkwiz/inst/clock_primitive_inst/clkout4_primitive
    BUFGCE_X11Y22        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.071     1.934 r  vck190_v1_0_i/pl_clkwiz/inst/clock_primitive_inst/BUFG_clkout4_inst/O
    X5Y2 (CLOCK_ROOT)    net (fo=191467, routed)      3.038     4.972    vck190_v1_0_i/dlbf_coeffs_01/inst/master_i_1/xpm_sync_fifo_i_0/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clka
    SLICE_X33Y285        FDRE                                         r  vck190_v1_0_i/dlbf_coeffs_01/inst/master_i_1/xpm_sync_fifo_i_0/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.doutb_reg_reg[61]/C
                         clock pessimism             -0.743     4.229    
    SLICE_X33Y285        FDRE (Hold_CFF2_SLICEM_C_D)
                                                      0.045     4.274    vck190_v1_0_i/dlbf_coeffs_01/inst/master_i_1/xpm_sync_fifo_i_0/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.doutb_reg_reg[61]
  -------------------------------------------------------------------
                         required time                         -4.274    
                         arrival time                           4.293    
  -------------------------------------------------------------------
                         slack                                  0.019    

Slack (MET) :             0.019ns  (arrival time - required time)
  Source:                 vck190_v1_0_i/ai_engine_0/inst/pl_ai_ch_9/inst/pl2ai_wrapper_64/mrs_s0/reg0_reg[47]/C
                            (rising edge-triggered cell FDRE clocked by clkout4_primitive  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            vck190_v1_0_i/ai_engine_0/inst/pl_ai_ch_9/inst/pl2ai_wrapper_64/mrs_s0/reg1_reg[47]/D
                            (rising edge-triggered cell FDRE clocked by clkout4_primitive  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clkout4_primitive
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout4_primitive rise@0.000ns - clkout4_primitive rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.126ns (34.054%)  route 0.244ns (65.946%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.307ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.142ns
    Source Clock Delay      (SCD):    4.186ns
    Clock Pessimism Removal (CPR):    0.649ns
  Clock Net Delay (Source):      2.619ns (routing 1.063ns, distribution 1.556ns)
  Clock Net Delay (Destination): 3.208ns (routing 1.223ns, distribution 1.985ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout4_primitive rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y6         BUFG_PS                      0.000     0.000 r  vck190_v1_0_i/ps_cips/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.289     1.289    vck190_v1_0_i/pl_clkwiz/inst/clock_primitive_inst/clk_in1
    MMCM_X11Y0           MMCME5 (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -0.075     1.214 r  vck190_v1_0_i/pl_clkwiz/inst/clock_primitive_inst/MMCME5_inst/CLKOUT3
                         net (fo=1, routed)           0.300     1.514    vck190_v1_0_i/pl_clkwiz/inst/clock_primitive_inst/clkout4_primitive
    BUFGCE_X11Y22        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.053     1.567 r  vck190_v1_0_i/pl_clkwiz/inst/clock_primitive_inst/BUFG_clkout4_inst/O
    X5Y2 (CLOCK_ROOT)    net (fo=191467, routed)      2.619     4.186    vck190_v1_0_i/ai_engine_0/inst/pl_ai_ch_9/inst/pl2ai_wrapper_64/mrs_s0/clk
    SLICE_X30Y293        FDRE                                         r  vck190_v1_0_i/ai_engine_0/inst/pl_ai_ch_9/inst/pl2ai_wrapper_64/mrs_s0/reg0_reg[47]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y293        FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.059     4.245 r  vck190_v1_0_i/ai_engine_0/inst/pl_ai_ch_9/inst/pl2ai_wrapper_64/mrs_s0/reg0_reg[47]/Q
                         net (fo=1, routed)           0.228     4.473    vck190_v1_0_i/ai_engine_0/inst/pl_ai_ch_9/inst/pl2ai_wrapper_64/mrs_s0/reg0[47]
    SLICE_X27Y293        LUT4 (Prop_F5LUT_SLICEM_I3_O)
                                                      0.067     4.540 r  vck190_v1_0_i/ai_engine_0/inst/pl_ai_ch_9/inst/pl2ai_wrapper_64/mrs_s0/reg1[47]_i_1/O
                         net (fo=1, routed)           0.016     4.556    vck190_v1_0_i/ai_engine_0/inst/pl_ai_ch_9/inst/pl2ai_wrapper_64/mrs_s0/p_0_in__0[47]
    SLICE_X27Y293        FDRE                                         r  vck190_v1_0_i/ai_engine_0/inst/pl_ai_ch_9/inst/pl2ai_wrapper_64/mrs_s0/reg1_reg[47]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout4_primitive rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y6         BUFG_PS                      0.000     0.000 r  vck190_v1_0_i/ps_cips/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.494     1.494    vck190_v1_0_i/pl_clkwiz/inst/clock_primitive_inst/clk_in1
    MMCM_X11Y0           MMCME5 (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -0.010     1.484 r  vck190_v1_0_i/pl_clkwiz/inst/clock_primitive_inst/MMCME5_inst/CLKOUT3
                         net (fo=1, routed)           0.379     1.863    vck190_v1_0_i/pl_clkwiz/inst/clock_primitive_inst/clkout4_primitive
    BUFGCE_X11Y22        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.071     1.934 r  vck190_v1_0_i/pl_clkwiz/inst/clock_primitive_inst/BUFG_clkout4_inst/O
    X5Y2 (CLOCK_ROOT)    net (fo=191467, routed)      3.208     5.142    vck190_v1_0_i/ai_engine_0/inst/pl_ai_ch_9/inst/pl2ai_wrapper_64/mrs_s0/clk
    SLICE_X27Y293        FDRE                                         r  vck190_v1_0_i/ai_engine_0/inst/pl_ai_ch_9/inst/pl2ai_wrapper_64/mrs_s0/reg1_reg[47]/C
                         clock pessimism             -0.649     4.493    
    SLICE_X27Y293        FDRE (Hold_FFF_SLICEM_C_D)
                                                      0.044     4.537    vck190_v1_0_i/ai_engine_0/inst/pl_ai_ch_9/inst/pl2ai_wrapper_64/mrs_s0/reg1_reg[47]
  -------------------------------------------------------------------
                         required time                         -4.537    
                         arrival time                           4.556    
  -------------------------------------------------------------------
                         slack                                  0.019    

Slack (MET) :             0.020ns  (arrival time - required time)
  Source:                 vck190_v1_0_i/dlbf_data_00/inst/master_i_1/ram2axis_64b_i/addrb_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clkout4_primitive  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            vck190_v1_0_i/dlbf_data_00/inst/master_i_1/ram2axis_64b_i/ram_master_64b_i/xpm_memory_tdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_3/ADDRARDADDRU[2]
                            (rising edge-triggered cell RAMB36E5_INT clocked by clkout4_primitive  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clkout4_primitive
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout4_primitive rise@0.000ns - clkout4_primitive rise@0.000ns)
  Data Path Delay:        0.391ns  (logic 0.060ns (15.345%)  route 0.331ns (84.655%))
  Logic Levels:           0  
  Clock Path Skew:        0.389ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.177ns
    Source Clock Delay      (SCD):    4.261ns
    Clock Pessimism Removal (CPR):    0.527ns
  Clock Net Delay (Source):      2.694ns (routing 1.063ns, distribution 1.631ns)
  Clock Net Delay (Destination): 3.243ns (routing 1.223ns, distribution 2.020ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout4_primitive rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y6         BUFG_PS                      0.000     0.000 r  vck190_v1_0_i/ps_cips/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.289     1.289    vck190_v1_0_i/pl_clkwiz/inst/clock_primitive_inst/clk_in1
    MMCM_X11Y0           MMCME5 (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -0.075     1.214 r  vck190_v1_0_i/pl_clkwiz/inst/clock_primitive_inst/MMCME5_inst/CLKOUT3
                         net (fo=1, routed)           0.300     1.514    vck190_v1_0_i/pl_clkwiz/inst/clock_primitive_inst/clkout4_primitive
    BUFGCE_X11Y22        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.053     1.567 r  vck190_v1_0_i/pl_clkwiz/inst/clock_primitive_inst/BUFG_clkout4_inst/O
    X5Y2 (CLOCK_ROOT)    net (fo=191467, routed)      2.694     4.261    vck190_v1_0_i/dlbf_data_00/inst/master_i_1/ram2axis_64b_i/m_axis_clk
    SLICE_X26Y213        FDRE                                         r  vck190_v1_0_i/dlbf_data_00/inst/master_i_1/ram2axis_64b_i/addrb_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y213        FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.060     4.321 r  vck190_v1_0_i/dlbf_data_00/inst/master_i_1/ram2axis_64b_i/addrb_reg[1]/Q
                         net (fo=13, routed)          0.331     4.652    vck190_v1_0_i/dlbf_data_00/inst/master_i_1/ram2axis_64b_i/ram_master_64b_i/xpm_memory_tdpram_inst/xpm_memory_base_inst/addrb[1]
    RAMB36_X0Y43         RAMB36E5_INT                                 r  vck190_v1_0_i/dlbf_data_00/inst/master_i_1/ram2axis_64b_i/ram_master_64b_i/xpm_memory_tdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_3/ADDRARDADDRU[2]
  -------------------------------------------------------------------    -------------------

                         (clock clkout4_primitive rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y6         BUFG_PS                      0.000     0.000 r  vck190_v1_0_i/ps_cips/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.494     1.494    vck190_v1_0_i/pl_clkwiz/inst/clock_primitive_inst/clk_in1
    MMCM_X11Y0           MMCME5 (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -0.010     1.484 r  vck190_v1_0_i/pl_clkwiz/inst/clock_primitive_inst/MMCME5_inst/CLKOUT3
                         net (fo=1, routed)           0.379     1.863    vck190_v1_0_i/pl_clkwiz/inst/clock_primitive_inst/clkout4_primitive
    BUFGCE_X11Y22        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.071     1.934 r  vck190_v1_0_i/pl_clkwiz/inst/clock_primitive_inst/BUFG_clkout4_inst/O
    X5Y2 (CLOCK_ROOT)    net (fo=191467, routed)      3.243     5.177    vck190_v1_0_i/dlbf_data_00/inst/master_i_1/ram2axis_64b_i/ram_master_64b_i/xpm_memory_tdpram_inst/xpm_memory_base_inst/clkb
    RAMB36_X0Y43         RAMB36E5_INT                                 r  vck190_v1_0_i/dlbf_data_00/inst/master_i_1/ram2axis_64b_i/ram_master_64b_i/xpm_memory_tdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_3/CLKARDCLKU
                         clock pessimism             -0.527     4.650    
    RAMB36_X0Y43         RAMB36E5_INT (Hold_RAMB36_CLKARDCLKU_ADDRARDADDRU[2])
                                                     -0.018     4.632    vck190_v1_0_i/dlbf_data_00/inst/master_i_1/ram2axis_64b_i/ram_master_64b_i/xpm_memory_tdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_3
  -------------------------------------------------------------------
                         required time                         -4.632    
                         arrival time                           4.652    
  -------------------------------------------------------------------
                         slack                                  0.020    

Slack (MET) :             0.020ns  (arrival time - required time)
  Source:                 vck190_v1_0_i/ulbf_coeffs_23/inst/master_i_0/ram2axis_64b_i/ram_master_64b_i/xpm_memory_tdpram_inst/xpm_memory_base_inst/gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[1][15]/C
                            (rising edge-triggered cell FDRE clocked by clkout4_primitive  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            vck190_v1_0_i/ulbf_coeffs_23/inst/master_i_0/ram2axis_64b_i/ram_master_64b_i/xpm_memory_tdpram_inst/xpm_memory_base_inst/gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[2][15]/D
                            (rising edge-triggered cell FDRE clocked by clkout4_primitive  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clkout4_primitive
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout4_primitive rise@0.000ns - clkout4_primitive rise@0.000ns)
  Data Path Delay:        0.241ns  (logic 0.059ns (24.481%)  route 0.182ns (75.519%))
  Logic Levels:           0  
  Clock Path Skew:        0.177ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.709ns
    Source Clock Delay      (SCD):    3.888ns
    Clock Pessimism Removal (CPR):    0.644ns
  Clock Net Delay (Source):      2.321ns (routing 1.063ns, distribution 1.258ns)
  Clock Net Delay (Destination): 2.775ns (routing 1.223ns, distribution 1.552ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout4_primitive rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y6         BUFG_PS                      0.000     0.000 r  vck190_v1_0_i/ps_cips/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.289     1.289    vck190_v1_0_i/pl_clkwiz/inst/clock_primitive_inst/clk_in1
    MMCM_X11Y0           MMCME5 (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -0.075     1.214 r  vck190_v1_0_i/pl_clkwiz/inst/clock_primitive_inst/MMCME5_inst/CLKOUT3
                         net (fo=1, routed)           0.300     1.514    vck190_v1_0_i/pl_clkwiz/inst/clock_primitive_inst/clkout4_primitive
    BUFGCE_X11Y22        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.053     1.567 r  vck190_v1_0_i/pl_clkwiz/inst/clock_primitive_inst/BUFG_clkout4_inst/O
    X5Y2 (CLOCK_ROOT)    net (fo=191467, routed)      2.321     3.888    vck190_v1_0_i/ulbf_coeffs_23/inst/master_i_0/ram2axis_64b_i/ram_master_64b_i/xpm_memory_tdpram_inst/xpm_memory_base_inst/clkb
    SLICE_X287Y314       FDRE                                         r  vck190_v1_0_i/ulbf_coeffs_23/inst/master_i_0/ram2axis_64b_i/ram_master_64b_i/xpm_memory_tdpram_inst/xpm_memory_base_inst/gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[1][15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X287Y314       FDRE (Prop_GFF_SLICEM_C_Q)
                                                      0.059     3.947 r  vck190_v1_0_i/ulbf_coeffs_23/inst/master_i_0/ram2axis_64b_i/ram_master_64b_i/xpm_memory_tdpram_inst/xpm_memory_base_inst/gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[1][15]/Q
                         net (fo=1, routed)           0.182     4.129    vck190_v1_0_i/ulbf_coeffs_23/inst/master_i_0/ram2axis_64b_i/ram_master_64b_i/xpm_memory_tdpram_inst/xpm_memory_base_inst/gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[1][15]
    SLICE_X290Y314       FDRE                                         r  vck190_v1_0_i/ulbf_coeffs_23/inst/master_i_0/ram2axis_64b_i/ram_master_64b_i/xpm_memory_tdpram_inst/xpm_memory_base_inst/gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[2][15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout4_primitive rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y6         BUFG_PS                      0.000     0.000 r  vck190_v1_0_i/ps_cips/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.494     1.494    vck190_v1_0_i/pl_clkwiz/inst/clock_primitive_inst/clk_in1
    MMCM_X11Y0           MMCME5 (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -0.010     1.484 r  vck190_v1_0_i/pl_clkwiz/inst/clock_primitive_inst/MMCME5_inst/CLKOUT3
                         net (fo=1, routed)           0.379     1.863    vck190_v1_0_i/pl_clkwiz/inst/clock_primitive_inst/clkout4_primitive
    BUFGCE_X11Y22        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.071     1.934 r  vck190_v1_0_i/pl_clkwiz/inst/clock_primitive_inst/BUFG_clkout4_inst/O
    X5Y2 (CLOCK_ROOT)    net (fo=191467, routed)      2.775     4.709    vck190_v1_0_i/ulbf_coeffs_23/inst/master_i_0/ram2axis_64b_i/ram_master_64b_i/xpm_memory_tdpram_inst/xpm_memory_base_inst/clkb
    SLICE_X290Y314       FDRE                                         r  vck190_v1_0_i/ulbf_coeffs_23/inst/master_i_0/ram2axis_64b_i/ram_master_64b_i/xpm_memory_tdpram_inst/xpm_memory_base_inst/gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[2][15]/C
                         clock pessimism             -0.644     4.065    
    SLICE_X290Y314       FDRE (Hold_EFF_SLICEL_C_D)
                                                      0.044     4.109    vck190_v1_0_i/ulbf_coeffs_23/inst/master_i_0/ram2axis_64b_i/ram_master_64b_i/xpm_memory_tdpram_inst/xpm_memory_base_inst/gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[2][15]
  -------------------------------------------------------------------
                         required time                         -4.109    
                         arrival time                           4.129    
  -------------------------------------------------------------------
                         slack                                  0.020    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkout4_primitive
Waveform(ns):       { 0.000 1.250 }
Period(ns):         2.500
Sources:            { vck190_v1_0_i/pl_clkwiz/inst/clock_primitive_inst/MMCME5_inst/CLKOUT3 }

Check Type        Corner  Lib Pin                      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     AIE_PL_S_AXIS64/S_AXIS_ACLK  n/a            2.000         2.500       0.500      AIE_PL_X41Y0  vck190_v1_0_i/ai_engine_0/inst/pl_ai_ch_208/inst/pl_ai_channel_inst/S_AXIS_ACLK
Min Period        n/a     AIE_PL_M_AXIS64/M_AXIS_ACLK  n/a            2.000         2.500       0.500      AIE_PL_X5Y0   vck190_v1_0_i/ai_engine_0/inst/ai_pl_ch_0/inst/ai_pl_channel_inst/M_AXIS_ACLK
Min Period        n/a     AIE_PL_S_AXIS64/S_AXIS_ACLK  n/a            2.000         2.500       0.500      AIE_PL_X40Y0  vck190_v1_0_i/ai_engine_0/inst/pl_ai_ch_209/inst/pl_ai_channel_inst/S_AXIS_ACLK
Min Period        n/a     AIE_PL_M_AXIS64/M_AXIS_ACLK  n/a            2.000         2.500       0.500      AIE_PL_X6Y0   vck190_v1_0_i/ai_engine_0/inst/ai_pl_ch_1/inst/ai_pl_channel_inst/M_AXIS_ACLK
Min Period        n/a     AIE_PL_S_AXIS64/S_AXIS_ACLK  n/a            2.000         2.500       0.500      AIE_PL_X14Y0  vck190_v1_0_i/ai_engine_0/inst/pl_ai_ch_21/inst/pl_ai_channel_inst/S_AXIS_ACLK
Min Period        n/a     AIE_PL_S_AXIS64/S_AXIS_ACLK  n/a            2.000         2.500       0.500      AIE_PL_X39Y0  vck190_v1_0_i/ai_engine_0/inst/pl_ai_ch_210/inst/pl_ai_channel_inst/S_AXIS_ACLK
Min Period        n/a     AIE_PL_M_AXIS64/M_AXIS_ACLK  n/a            2.000         2.500       0.500      AIE_PL_X18Y0  vck190_v1_0_i/ai_engine_0/inst/ai_pl_ch_10/inst/ai_pl_channel_inst/M_AXIS_ACLK
Min Period        n/a     AIE_PL_S_AXIS64/S_AXIS_ACLK  n/a            2.000         2.500       0.500      AIE_PL_X40Y0  vck190_v1_0_i/ai_engine_0/inst/pl_ai_ch_211/inst/pl_ai_channel_inst/S_AXIS_ACLK
Min Period        n/a     AIE_PL_M_AXIS64/M_AXIS_ACLK  n/a            2.000         2.500       0.500      AIE_PL_X15Y0  vck190_v1_0_i/ai_engine_0/inst/ai_pl_ch_11/inst/ai_pl_channel_inst/M_AXIS_ACLK
Min Period        n/a     AIE_PL_S_AXIS64/S_AXIS_ACLK  n/a            2.000         2.500       0.500      AIE_PL_X40Y0  vck190_v1_0_i/ai_engine_0/inst/pl_ai_ch_212/inst/pl_ai_channel_inst/S_AXIS_ACLK
Low Pulse Width   Fast    AIE_PL_S_AXIS64/S_AXIS_ACLK  n/a            1.000         1.250       0.250      AIE_PL_X41Y0  vck190_v1_0_i/ai_engine_0/inst/pl_ai_ch_208/inst/pl_ai_channel_inst/S_AXIS_ACLK
Low Pulse Width   Fast    AIE_PL_M_AXIS64/M_AXIS_ACLK  n/a            1.000         1.250       0.250      AIE_PL_X5Y0   vck190_v1_0_i/ai_engine_0/inst/ai_pl_ch_0/inst/ai_pl_channel_inst/M_AXIS_ACLK
Low Pulse Width   Fast    AIE_PL_S_AXIS64/S_AXIS_ACLK  n/a            1.000         1.250       0.250      AIE_PL_X39Y0  vck190_v1_0_i/ai_engine_0/inst/pl_ai_ch_210/inst/pl_ai_channel_inst/S_AXIS_ACLK
Low Pulse Width   Fast    AIE_PL_S_AXIS64/S_AXIS_ACLK  n/a            1.000         1.250       0.250      AIE_PL_X40Y0  vck190_v1_0_i/ai_engine_0/inst/pl_ai_ch_211/inst/pl_ai_channel_inst/S_AXIS_ACLK
Low Pulse Width   Fast    AIE_PL_S_AXIS64/S_AXIS_ACLK  n/a            1.000         1.250       0.250      AIE_PL_X40Y0  vck190_v1_0_i/ai_engine_0/inst/pl_ai_ch_212/inst/pl_ai_channel_inst/S_AXIS_ACLK
Low Pulse Width   Fast    AIE_PL_S_AXIS64/S_AXIS_ACLK  n/a            1.000         1.250       0.250      AIE_PL_X42Y0  vck190_v1_0_i/ai_engine_0/inst/pl_ai_ch_214/inst/pl_ai_channel_inst/S_AXIS_ACLK
Low Pulse Width   Fast    AIE_PL_M_AXIS64/M_AXIS_ACLK  n/a            1.000         1.250       0.250      AIE_PL_X31Y0  vck190_v1_0_i/ai_engine_0/inst/ai_pl_ch_17/inst/ai_pl_channel_inst/M_AXIS_ACLK
Low Pulse Width   Fast    AIE_PL_M_AXIS64/M_AXIS_ACLK  n/a            1.000         1.250       0.250      AIE_PL_X34Y0  vck190_v1_0_i/ai_engine_0/inst/ai_pl_ch_18/inst/ai_pl_channel_inst/M_AXIS_ACLK
Low Pulse Width   Fast    AIE_PL_S_AXIS64/S_AXIS_ACLK  n/a            1.000         1.250       0.250      AIE_PL_X37Y0  vck190_v1_0_i/ai_engine_0/inst/pl_ai_ch_220/inst/pl_ai_channel_inst/S_AXIS_ACLK
Low Pulse Width   Fast    AIE_PL_M_AXIS64/M_AXIS_ACLK  n/a            1.000         1.250       0.250      AIE_PL_X5Y0   vck190_v1_0_i/ai_engine_0/inst/ai_pl_ch_2/inst/ai_pl_channel_inst/M_AXIS_ACLK
High Pulse Width  Slow    AIE_PL_S_AXIS64/S_AXIS_ACLK  n/a            1.000         1.250       0.250      AIE_PL_X40Y0  vck190_v1_0_i/ai_engine_0/inst/pl_ai_ch_209/inst/pl_ai_channel_inst/S_AXIS_ACLK
High Pulse Width  Slow    AIE_PL_M_AXIS64/M_AXIS_ACLK  n/a            1.000         1.250       0.250      AIE_PL_X6Y0   vck190_v1_0_i/ai_engine_0/inst/ai_pl_ch_1/inst/ai_pl_channel_inst/M_AXIS_ACLK
High Pulse Width  Slow    AIE_PL_S_AXIS64/S_AXIS_ACLK  n/a            1.000         1.250       0.250      AIE_PL_X40Y0  vck190_v1_0_i/ai_engine_0/inst/pl_ai_ch_211/inst/pl_ai_channel_inst/S_AXIS_ACLK
High Pulse Width  Slow    AIE_PL_S_AXIS64/S_AXIS_ACLK  n/a            1.000         1.250       0.250      AIE_PL_X40Y0  vck190_v1_0_i/ai_engine_0/inst/pl_ai_ch_212/inst/pl_ai_channel_inst/S_AXIS_ACLK
High Pulse Width  Slow    AIE_PL_S_AXIS64/S_AXIS_ACLK  n/a            1.000         1.250       0.250      AIE_PL_X38Y0  vck190_v1_0_i/ai_engine_0/inst/pl_ai_ch_213/inst/pl_ai_channel_inst/S_AXIS_ACLK
High Pulse Width  Slow    AIE_PL_M_AXIS64/M_AXIS_ACLK  n/a            1.000         1.250       0.250      AIE_PL_X19Y0  vck190_v1_0_i/ai_engine_0/inst/ai_pl_ch_13/inst/ai_pl_channel_inst/M_AXIS_ACLK
High Pulse Width  Slow    AIE_PL_M_AXIS64/M_AXIS_ACLK  n/a            1.000         1.250       0.250      AIE_PL_X22Y0  vck190_v1_0_i/ai_engine_0/inst/ai_pl_ch_14/inst/ai_pl_channel_inst/M_AXIS_ACLK
High Pulse Width  Slow    AIE_PL_M_AXIS64/M_AXIS_ACLK  n/a            1.000         1.250       0.250      AIE_PL_X35Y0  vck190_v1_0_i/ai_engine_0/inst/ai_pl_ch_23/inst/ai_pl_channel_inst/M_AXIS_ACLK
High Pulse Width  Slow    AIE_PL_M_AXIS64/M_AXIS_ACLK  n/a            1.000         1.250       0.250      AIE_PL_X14Y0  vck190_v1_0_i/ai_engine_0/inst/ai_pl_ch_24/inst/ai_pl_channel_inst/M_AXIS_ACLK
High Pulse Width  Slow    AIE_PL_M_AXIS64/M_AXIS_ACLK  n/a            1.000         1.250       0.250      AIE_PL_X7Y0   vck190_v1_0_i/ai_engine_0/inst/ai_pl_ch_27/inst/ai_pl_channel_inst/M_AXIS_ACLK



---------------------------------------------------------------------------------------------------
From Clock:  clkout6_primitive
  To Clock:  clkout6_primitive

Setup :            0  Failing Endpoints,  Worst Slack        0.694ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.076ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.947ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.694ns  (required time - arrival time)
  Source:                 vck190_v1_0_i/ps_noc/inst/M00_AXI_nsu/bd_b87e_M00_AXI_nsu_0_top_INST/NOC_NSU512_INST/CLK
                            (rising edge-triggered cell NOC_NSU512 clocked by clkout6_primitive  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            vck190_v1_0_i/axi_dbg_hub_0/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/repeat_cnt_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clkout6_primitive  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clkout6_primitive
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clkout6_primitive rise@4.000ns - clkout6_primitive rise@0.000ns)
  Data Path Delay:        2.977ns  (logic 1.105ns (37.118%)  route 1.872ns (62.882%))
  Logic Levels:           5  (LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.155ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.629ns = ( 9.629 - 4.000 ) 
    Source Clock Delay      (SCD):    6.537ns
    Clock Pessimism Removal (CPR):    0.753ns
  Clock Uncertainty:      0.184ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.368ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      3.938ns (routing 2.081ns, distribution 1.857ns)
  Clock Net Delay (Destination): 3.435ns (routing 1.853ns, distribution 1.582ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout6_primitive rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y6         BUFG_PS                      0.000     0.000 r  vck190_v1_0_i/ps_cips/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.985     1.985    vck190_v1_0_i/pl_clkwiz/inst/clock_primitive_inst/clk_in1
    MMCM_X11Y0           MMCME5 (Prop_MMCM_CLKIN1_CLKOUT5)
                                                      0.017     2.002 r  vck190_v1_0_i/pl_clkwiz/inst/clock_primitive_inst/MMCME5_inst/CLKOUT5
                         net (fo=1, routed)           0.511     2.513    vck190_v1_0_i/pl_clkwiz/inst/clock_primitive_inst/clkout6_primitive
    BUFGCE_X11Y21        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.086     2.599 r  vck190_v1_0_i/pl_clkwiz/inst/clock_primitive_inst/BUFG_clkout6_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=556, routed)         3.938     6.537    vck190_v1_0_i/ps_noc/inst/M00_AXI_nsu/bd_b87e_M00_AXI_nsu_0_top_INST/aclk
    NOC_NSU512_X0Y0      NOC_NSU512                                   r  vck190_v1_0_i/ps_noc/inst/M00_AXI_nsu/bd_b87e_M00_AXI_nsu_0_top_INST/NOC_NSU512_INST/CLK
  -------------------------------------------------------------------    -------------------
    NOC_NSU512_X0Y0      NOC_NSU512 (Prop_NSU_NOC_NSU512_CLK_IF_NOC_AXI_ARLEN[3])
                                                      0.682     7.219 r  vck190_v1_0_i/ps_noc/inst/M00_AXI_nsu/bd_b87e_M00_AXI_nsu_0_top_INST/NOC_NSU512_INST/IF_NOC_AXI_ARLEN[3]
                         net (fo=4, routed)           0.545     7.764    vck190_v1_0_i/axi_dbg_hub_0/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/s_axi_arlen[3]
    SLICE_X76Y28         LUT4 (Prop_C5LUT_SLICEL_I0_O)
                                                      0.074     7.838 f  vck190_v1_0_i/axi_dbg_hub_0/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/repeat_cnt[0]_i_7/O
                         net (fo=1, routed)           0.325     8.163    vck190_v1_0_i/axi_dbg_hub_0/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/repeat_cnt[0]_i_7_n_0
    SLICE_X77Y28         LUT6 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.121     8.284 f  vck190_v1_0_i/axi_dbg_hub_0/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/repeat_cnt[0]_i_3/O
                         net (fo=2, routed)           0.338     8.622    vck190_v1_0_i/axi_dbg_hub_0/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/repeat_cnt[0]_i_3_n_0
    SLICE_X79Y26         LUT4 (Prop_A6LUT_SLICEM_I3_O)
                                                      0.042     8.664 f  vck190_v1_0_i/axi_dbg_hub_0/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/repeat_cnt[3]_i_5/O
                         net (fo=3, routed)           0.330     8.994    vck190_v1_0_i/axi_dbg_hub_0/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/repeat_cnt[3]_i_5_n_0
    SLICE_X82Y27         LUT5 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.116     9.110 f  vck190_v1_0_i/axi_dbg_hub_0/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/repeat_cnt[1]_i_2/O
                         net (fo=1, routed)           0.257     9.367    vck190_v1_0_i/axi_dbg_hub_0/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/repeat_cnt[1]_i_2_n_0
    SLICE_X81Y27         LUT6 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.070     9.437 r  vck190_v1_0_i/axi_dbg_hub_0/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/repeat_cnt[1]_i_1/O
                         net (fo=1, routed)           0.077     9.514    vck190_v1_0_i/axi_dbg_hub_0/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/repeat_cnt[1]_i_1_n_0
    SLICE_X81Y27         FDRE                                         r  vck190_v1_0_i/axi_dbg_hub_0/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/repeat_cnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout6_primitive rise edge)
                                                      4.000     4.000 r  
    BUFG_PS_X0Y6         BUFG_PS                      0.000     4.000 r  vck190_v1_0_i/ps_cips/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.762     5.762    vck190_v1_0_i/pl_clkwiz/inst/clock_primitive_inst/clk_in1
    MMCM_X11Y0           MMCME5 (Prop_MMCM_CLKIN1_CLKOUT5)
                                                     -0.057     5.705 r  vck190_v1_0_i/pl_clkwiz/inst/clock_primitive_inst/MMCME5_inst/CLKOUT5
                         net (fo=1, routed)           0.424     6.129    vck190_v1_0_i/pl_clkwiz/inst/clock_primitive_inst/clkout6_primitive
    BUFGCE_X11Y21        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.065     6.194 r  vck190_v1_0_i/pl_clkwiz/inst/clock_primitive_inst/BUFG_clkout6_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=556, routed)         3.435     9.629    vck190_v1_0_i/axi_dbg_hub_0/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/aclk
    SLICE_X81Y27         FDRE                                         r  vck190_v1_0_i/axi_dbg_hub_0/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/repeat_cnt_reg[1]/C
                         clock pessimism              0.753    10.382    
                         clock uncertainty           -0.184    10.198    
    SLICE_X81Y27         FDRE (Setup_DFF2_SLICEM_C_D)
                                                      0.010    10.208    vck190_v1_0_i/axi_dbg_hub_0/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/repeat_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         10.208    
                         arrival time                          -9.514    
  -------------------------------------------------------------------
                         slack                                  0.694    

Slack (MET) :             0.780ns  (required time - arrival time)
  Source:                 vck190_v1_0_i/ps_noc/inst/M00_AXI_nsu/bd_b87e_M00_AXI_nsu_0_top_INST/NOC_NSU512_INST/CLK
                            (rising edge-triggered cell NOC_NSU512 clocked by clkout6_primitive  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            vck190_v1_0_i/axi_dbg_hub_0/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/repeat_cnt_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clkout6_primitive  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clkout6_primitive
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clkout6_primitive rise@4.000ns - clkout6_primitive rise@0.000ns)
  Data Path Delay:        2.892ns  (logic 1.036ns (35.823%)  route 1.856ns (64.177%))
  Logic Levels:           5  (LUT4=2 LUT6=3)
  Clock Path Skew:        -0.155ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.629ns = ( 9.629 - 4.000 ) 
    Source Clock Delay      (SCD):    6.537ns
    Clock Pessimism Removal (CPR):    0.753ns
  Clock Uncertainty:      0.184ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.368ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      3.938ns (routing 2.081ns, distribution 1.857ns)
  Clock Net Delay (Destination): 3.435ns (routing 1.853ns, distribution 1.582ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout6_primitive rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y6         BUFG_PS                      0.000     0.000 r  vck190_v1_0_i/ps_cips/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.985     1.985    vck190_v1_0_i/pl_clkwiz/inst/clock_primitive_inst/clk_in1
    MMCM_X11Y0           MMCME5 (Prop_MMCM_CLKIN1_CLKOUT5)
                                                      0.017     2.002 r  vck190_v1_0_i/pl_clkwiz/inst/clock_primitive_inst/MMCME5_inst/CLKOUT5
                         net (fo=1, routed)           0.511     2.513    vck190_v1_0_i/pl_clkwiz/inst/clock_primitive_inst/clkout6_primitive
    BUFGCE_X11Y21        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.086     2.599 r  vck190_v1_0_i/pl_clkwiz/inst/clock_primitive_inst/BUFG_clkout6_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=556, routed)         3.938     6.537    vck190_v1_0_i/ps_noc/inst/M00_AXI_nsu/bd_b87e_M00_AXI_nsu_0_top_INST/aclk
    NOC_NSU512_X0Y0      NOC_NSU512                                   r  vck190_v1_0_i/ps_noc/inst/M00_AXI_nsu/bd_b87e_M00_AXI_nsu_0_top_INST/NOC_NSU512_INST/CLK
  -------------------------------------------------------------------    -------------------
    NOC_NSU512_X0Y0      NOC_NSU512 (Prop_NSU_NOC_NSU512_CLK_IF_NOC_AXI_ARLEN[3])
                                                      0.682     7.219 r  vck190_v1_0_i/ps_noc/inst/M00_AXI_nsu/bd_b87e_M00_AXI_nsu_0_top_INST/NOC_NSU512_INST/IF_NOC_AXI_ARLEN[3]
                         net (fo=4, routed)           0.545     7.764    vck190_v1_0_i/axi_dbg_hub_0/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/s_axi_arlen[3]
    SLICE_X76Y28         LUT4 (Prop_C5LUT_SLICEL_I0_O)
                                                      0.074     7.838 f  vck190_v1_0_i/axi_dbg_hub_0/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/repeat_cnt[0]_i_7/O
                         net (fo=1, routed)           0.325     8.163    vck190_v1_0_i/axi_dbg_hub_0/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/repeat_cnt[0]_i_7_n_0
    SLICE_X77Y28         LUT6 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.121     8.284 f  vck190_v1_0_i/axi_dbg_hub_0/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/repeat_cnt[0]_i_3/O
                         net (fo=2, routed)           0.338     8.622    vck190_v1_0_i/axi_dbg_hub_0/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/repeat_cnt[0]_i_3_n_0
    SLICE_X79Y26         LUT4 (Prop_A6LUT_SLICEM_I3_O)
                                                      0.042     8.664 f  vck190_v1_0_i/axi_dbg_hub_0/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/repeat_cnt[3]_i_5/O
                         net (fo=3, routed)           0.355     9.019    vck190_v1_0_i/axi_dbg_hub_0/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/repeat_cnt[3]_i_5_n_0
    SLICE_X82Y27         LUT6 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.046     9.065 f  vck190_v1_0_i/axi_dbg_hub_0/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/repeat_cnt[2]_i_2/O
                         net (fo=1, routed)           0.209     9.274    vck190_v1_0_i/axi_dbg_hub_0/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/repeat_cnt[2]_i_2_n_0
    SLICE_X81Y27         LUT6 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.071     9.345 r  vck190_v1_0_i/axi_dbg_hub_0/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/repeat_cnt[2]_i_1/O
                         net (fo=1, routed)           0.084     9.429    vck190_v1_0_i/axi_dbg_hub_0/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/repeat_cnt[2]_i_1_n_0
    SLICE_X81Y27         FDRE                                         r  vck190_v1_0_i/axi_dbg_hub_0/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/repeat_cnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout6_primitive rise edge)
                                                      4.000     4.000 r  
    BUFG_PS_X0Y6         BUFG_PS                      0.000     4.000 r  vck190_v1_0_i/ps_cips/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.762     5.762    vck190_v1_0_i/pl_clkwiz/inst/clock_primitive_inst/clk_in1
    MMCM_X11Y0           MMCME5 (Prop_MMCM_CLKIN1_CLKOUT5)
                                                     -0.057     5.705 r  vck190_v1_0_i/pl_clkwiz/inst/clock_primitive_inst/MMCME5_inst/CLKOUT5
                         net (fo=1, routed)           0.424     6.129    vck190_v1_0_i/pl_clkwiz/inst/clock_primitive_inst/clkout6_primitive
    BUFGCE_X11Y21        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.065     6.194 r  vck190_v1_0_i/pl_clkwiz/inst/clock_primitive_inst/BUFG_clkout6_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=556, routed)         3.435     9.629    vck190_v1_0_i/axi_dbg_hub_0/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/aclk
    SLICE_X81Y27         FDRE                                         r  vck190_v1_0_i/axi_dbg_hub_0/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/repeat_cnt_reg[2]/C
                         clock pessimism              0.753    10.382    
                         clock uncertainty           -0.184    10.198    
    SLICE_X81Y27         FDRE (Setup_BFF2_SLICEM_C_D)
                                                      0.011    10.209    vck190_v1_0_i/axi_dbg_hub_0/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/repeat_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         10.209    
                         arrival time                          -9.429    
  -------------------------------------------------------------------
                         slack                                  0.780    

Slack (MET) :             0.825ns  (required time - arrival time)
  Source:                 vck190_v1_0_i/axi_dbg_hub_0/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/prev_addr_range_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clkout6_primitive  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            vck190_v1_0_i/axi_dbg_hub_0/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/prev_addr_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clkout6_primitive  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clkout6_primitive
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clkout6_primitive rise@4.000ns - clkout6_primitive rise@0.000ns)
  Data Path Delay:        2.946ns  (logic 1.669ns (56.653%)  route 1.277ns (43.347%))
  Logic Levels:           9  (LOOKAHEAD8=3 LUT2=1 LUTCY1=1 LUTCY2=4)
  Clock Path Skew:        -0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.626ns = ( 9.626 - 4.000 ) 
    Source Clock Delay      (SCD):    6.507ns
    Clock Pessimism Removal (CPR):    0.826ns
  Clock Uncertainty:      0.184ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.368ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      3.908ns (routing 2.081ns, distribution 1.827ns)
  Clock Net Delay (Destination): 3.432ns (routing 1.853ns, distribution 1.579ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout6_primitive rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y6         BUFG_PS                      0.000     0.000 r  vck190_v1_0_i/ps_cips/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.985     1.985    vck190_v1_0_i/pl_clkwiz/inst/clock_primitive_inst/clk_in1
    MMCM_X11Y0           MMCME5 (Prop_MMCM_CLKIN1_CLKOUT5)
                                                      0.017     2.002 r  vck190_v1_0_i/pl_clkwiz/inst/clock_primitive_inst/MMCME5_inst/CLKOUT5
                         net (fo=1, routed)           0.511     2.513    vck190_v1_0_i/pl_clkwiz/inst/clock_primitive_inst/clkout6_primitive
    BUFGCE_X11Y21        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.086     2.599 r  vck190_v1_0_i/pl_clkwiz/inst/clock_primitive_inst/BUFG_clkout6_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=556, routed)         3.908     6.507    vck190_v1_0_i/axi_dbg_hub_0/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/aclk
    SLICE_X76Y26         FDRE                                         r  vck190_v1_0_i/axi_dbg_hub_0/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/prev_addr_range_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y26         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.121     6.628 r  vck190_v1_0_i/axi_dbg_hub_0/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/prev_addr_range_reg[1]/Q
                         net (fo=4, routed)           0.402     7.030    vck190_v1_0_i/axi_dbg_hub_0/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/rd_state_reg[0]_i_7/I0
    SLICE_X77Y27         LUTCY2 (Prop_A6LUT_SLICEM_I0_O)
                                                      0.145     7.175 f  vck190_v1_0_i/axi_dbg_hub_0/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/rd_state_reg[0]_i_7/LUTCY2_INST/O
                         net (fo=3, routed)           0.049     7.224    vck190_v1_0_i/axi_dbg_hub_0/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/rd_state_reg[0]_i_8/I4
    SLICE_X77Y27         LUTCY2 (Prop_B6LUT_SLICEM_I4_O)
                                                      0.088     7.312 f  vck190_v1_0_i/axi_dbg_hub_0/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/rd_state_reg[0]_i_8/LUTCY2_INST/O
                         net (fo=1, routed)           0.000     7.312    vck190_v1_0_i/axi_dbg_hub_0/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/rd_state_reg[0]_i_8_n_2
    SLICE_X77Y27         LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEM_CYB_COUTF)
                                                      0.233     7.545 f  vck190_v1_0_i/axi_dbg_hub_0/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/rd_state_reg[0]_i_4/COUTF
                         net (fo=16, routed)          0.393     7.938    vck190_v1_0_i/axi_dbg_hub_0/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/prev_addr_reg[0]_i_2/I2
    SLICE_X78Y26         LUTCY2 (Prop_A6LUT_SLICEL_I2_GE)
                                                      0.187     8.125 r  vck190_v1_0_i/axi_dbg_hub_0/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/prev_addr_reg[0]_i_2/LUTCY2_INST/GE
                         net (fo=1, routed)           0.045     8.170    vck190_v1_0_i/axi_dbg_hub_0/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/prev_addr_reg[0]_i_2_n_0
    SLICE_X78Y26         LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEL_GEA_COUTH)
                                                      0.451     8.621 r  vck190_v1_0_i/axi_dbg_hub_0/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/prev_addr_reg[8]_i_3/COUTH
                         net (fo=3, routed)           0.001     8.622    vck190_v1_0_i/axi_dbg_hub_0/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/prev_addr_reg[8]_i_3_n_3
    SLICE_X78Y27         LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEL_CIN_COUTB)
                                                      0.091     8.713 r  vck190_v1_0_i/axi_dbg_hub_0/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/prev_addr_reg[10]_i_3/COUTB
                         net (fo=2, routed)           0.011     8.724    vck190_v1_0_i/axi_dbg_hub_0/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/prev_addr_reg[10]_i_2/I4
    SLICE_X78Y27         LUTCY2 (Prop_C6LUT_SLICEL_I4_O)
                                                      0.075     8.799 r  vck190_v1_0_i/axi_dbg_hub_0/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/prev_addr_reg[10]_i_2/LUTCY2_INST/O
                         net (fo=3, routed)           0.036     8.835    vck190_v1_0_i/axi_dbg_hub_0/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/prev_addr_reg[11]_i_3/I4
    SLICE_X78Y27         LUTCY1 (Prop_D5LUT_SLICEL_I4_O)
                                                      0.091     8.926 r  vck190_v1_0_i/axi_dbg_hub_0/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/prev_addr_reg[11]_i_3/LUTCY1_INST/O
                         net (fo=1, routed)           0.263     9.189    vck190_v1_0_i/axi_dbg_hub_0/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/prev_addr[11]
    SLICE_X79Y28         LUT2 (Prop_D6LUT_SLICEM_I1_O)
                                                      0.187     9.376 r  vck190_v1_0_i/axi_dbg_hub_0/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/prev_addr[11]_i_2/O
                         net (fo=1, routed)           0.077     9.453    vck190_v1_0_i/axi_dbg_hub_0/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/C[11]
    SLICE_X79Y28         FDRE                                         r  vck190_v1_0_i/axi_dbg_hub_0/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/prev_addr_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout6_primitive rise edge)
                                                      4.000     4.000 r  
    BUFG_PS_X0Y6         BUFG_PS                      0.000     4.000 r  vck190_v1_0_i/ps_cips/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.762     5.762    vck190_v1_0_i/pl_clkwiz/inst/clock_primitive_inst/clk_in1
    MMCM_X11Y0           MMCME5 (Prop_MMCM_CLKIN1_CLKOUT5)
                                                     -0.057     5.705 r  vck190_v1_0_i/pl_clkwiz/inst/clock_primitive_inst/MMCME5_inst/CLKOUT5
                         net (fo=1, routed)           0.424     6.129    vck190_v1_0_i/pl_clkwiz/inst/clock_primitive_inst/clkout6_primitive
    BUFGCE_X11Y21        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.065     6.194 r  vck190_v1_0_i/pl_clkwiz/inst/clock_primitive_inst/BUFG_clkout6_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=556, routed)         3.432     9.626    vck190_v1_0_i/axi_dbg_hub_0/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/aclk
    SLICE_X79Y28         FDRE                                         r  vck190_v1_0_i/axi_dbg_hub_0/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/prev_addr_reg[11]/C
                         clock pessimism              0.826    10.452    
                         clock uncertainty           -0.184    10.268    
    SLICE_X79Y28         FDRE (Setup_DFF2_SLICEM_C_D)
                                                      0.010    10.278    vck190_v1_0_i/axi_dbg_hub_0/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/prev_addr_reg[11]
  -------------------------------------------------------------------
                         required time                         10.278    
                         arrival time                          -9.453    
  -------------------------------------------------------------------
                         slack                                  0.825    

Slack (MET) :             0.874ns  (required time - arrival time)
  Source:                 vck190_v1_0_i/axi_dbg_hub_0/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/prsnt_addr_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clkout6_primitive  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            vck190_v1_0_i/axi_dbg_hub_0/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/prev_addr_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clkout6_primitive  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clkout6_primitive
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clkout6_primitive rise@4.000ns - clkout6_primitive rise@0.000ns)
  Data Path Delay:        2.828ns  (logic 1.209ns (42.751%)  route 1.619ns (57.249%))
  Logic Levels:           8  (LOOKAHEAD8=1 LUT2=1 LUT4=1 LUT5=1 LUT6=1 LUTCY1=1 LUTCY2=2)
  Clock Path Skew:        -0.123ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.629ns = ( 9.629 - 4.000 ) 
    Source Clock Delay      (SCD):    6.505ns
    Clock Pessimism Removal (CPR):    0.753ns
  Clock Uncertainty:      0.184ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.368ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      3.906ns (routing 2.081ns, distribution 1.825ns)
  Clock Net Delay (Destination): 3.435ns (routing 1.853ns, distribution 1.582ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout6_primitive rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y6         BUFG_PS                      0.000     0.000 r  vck190_v1_0_i/ps_cips/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.985     1.985    vck190_v1_0_i/pl_clkwiz/inst/clock_primitive_inst/clk_in1
    MMCM_X11Y0           MMCME5 (Prop_MMCM_CLKIN1_CLKOUT5)
                                                      0.017     2.002 r  vck190_v1_0_i/pl_clkwiz/inst/clock_primitive_inst/MMCME5_inst/CLKOUT5
                         net (fo=1, routed)           0.511     2.513    vck190_v1_0_i/pl_clkwiz/inst/clock_primitive_inst/clkout6_primitive
    BUFGCE_X11Y21        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.086     2.599 r  vck190_v1_0_i/pl_clkwiz/inst/clock_primitive_inst/BUFG_clkout6_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=556, routed)         3.906     6.505    vck190_v1_0_i/axi_dbg_hub_0/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/aclk
    SLICE_X76Y27         FDRE                                         r  vck190_v1_0_i/axi_dbg_hub_0/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/prsnt_addr_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y27         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.119     6.624 r  vck190_v1_0_i/axi_dbg_hub_0/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/prsnt_addr_reg[10]/Q
                         net (fo=9, routed)           0.310     6.934    vck190_v1_0_i/axi_dbg_hub_0/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/prsnt_addr_reg_n_0_[10]
    SLICE_X82Y27         LUT4 (Prop_C6LUT_SLICEL_I2_O)
                                                      0.134     7.068 r  vck190_v1_0_i/axi_dbg_hub_0/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/rd_state[0]_i_6/O
                         net (fo=1, routed)           0.197     7.265    vck190_v1_0_i/axi_dbg_hub_0/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/rd_state[0]_i_6_n_0
    SLICE_X80Y27         LUT5 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.138     7.403 f  vck190_v1_0_i/axi_dbg_hub_0/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/rd_state[0]_i_3/O
                         net (fo=16, routed)          0.407     7.810    vck190_v1_0_i/axi_dbg_hub_0/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/rd_state[0]_i_3_n_0
    SLICE_X77Y26         LUT6 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.139     7.949 r  vck190_v1_0_i/axi_dbg_hub_0/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/prev_addr[0]_i_3/O
                         net (fo=3, routed)           0.249     8.198    vck190_v1_0_i/axi_dbg_hub_0/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/prev_addr_reg[0]_i_2/I4
    SLICE_X78Y26         LUTCY2 (Prop_A6LUT_SLICEL_I4_O)
                                                      0.073     8.271 r  vck190_v1_0_i/axi_dbg_hub_0/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/prev_addr_reg[0]_i_2/LUTCY2_INST/O
                         net (fo=3, routed)           0.038     8.309    vck190_v1_0_i/axi_dbg_hub_0/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/prev_addr_reg[1]_i_2/I4
    SLICE_X78Y26         LUTCY2 (Prop_B6LUT_SLICEL_I4_O)
                                                      0.085     8.394 r  vck190_v1_0_i/axi_dbg_hub_0/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/prev_addr_reg[1]_i_2/LUTCY2_INST/O
                         net (fo=1, routed)           0.000     8.394    vck190_v1_0_i/axi_dbg_hub_0/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/prev_addr_reg[1]_i_2_n_2
    SLICE_X78Y26         LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEL_CYB_COUTF)
                                                      0.231     8.625 r  vck190_v1_0_i/axi_dbg_hub_0/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/prev_addr_reg[8]_i_3/COUTF
                         net (fo=2, routed)           0.009     8.634    vck190_v1_0_i/axi_dbg_hub_0/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/prev_addr_reg[6]_i_2/I4
    SLICE_X78Y26         LUTCY1 (Prop_G5LUT_SLICEL_I4_O)
                                                      0.083     8.717 r  vck190_v1_0_i/axi_dbg_hub_0/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/prev_addr_reg[6]_i_2/LUTCY1_INST/O
                         net (fo=1, routed)           0.326     9.043    vck190_v1_0_i/axi_dbg_hub_0/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/prev_addr[6]
    SLICE_X81Y27         LUT2 (Prop_F6LUT_SLICEM_I1_O)
                                                      0.207     9.250 r  vck190_v1_0_i/axi_dbg_hub_0/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/prev_addr[6]_i_1/O
                         net (fo=1, routed)           0.083     9.333    vck190_v1_0_i/axi_dbg_hub_0/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/C[6]
    SLICE_X81Y27         FDRE                                         r  vck190_v1_0_i/axi_dbg_hub_0/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/prev_addr_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout6_primitive rise edge)
                                                      4.000     4.000 r  
    BUFG_PS_X0Y6         BUFG_PS                      0.000     4.000 r  vck190_v1_0_i/ps_cips/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.762     5.762    vck190_v1_0_i/pl_clkwiz/inst/clock_primitive_inst/clk_in1
    MMCM_X11Y0           MMCME5 (Prop_MMCM_CLKIN1_CLKOUT5)
                                                     -0.057     5.705 r  vck190_v1_0_i/pl_clkwiz/inst/clock_primitive_inst/MMCME5_inst/CLKOUT5
                         net (fo=1, routed)           0.424     6.129    vck190_v1_0_i/pl_clkwiz/inst/clock_primitive_inst/clkout6_primitive
    BUFGCE_X11Y21        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.065     6.194 r  vck190_v1_0_i/pl_clkwiz/inst/clock_primitive_inst/BUFG_clkout6_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=556, routed)         3.435     9.629    vck190_v1_0_i/axi_dbg_hub_0/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/aclk
    SLICE_X81Y27         FDRE                                         r  vck190_v1_0_i/axi_dbg_hub_0/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/prev_addr_reg[6]/C
                         clock pessimism              0.753    10.382    
                         clock uncertainty           -0.184    10.198    
    SLICE_X81Y27         FDRE (Setup_FFF2_SLICEM_C_D)
                                                      0.009    10.207    vck190_v1_0_i/axi_dbg_hub_0/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/prev_addr_reg[6]
  -------------------------------------------------------------------
                         required time                         10.207    
                         arrival time                          -9.333    
  -------------------------------------------------------------------
                         slack                                  0.874    

Slack (MET) :             0.902ns  (required time - arrival time)
  Source:                 vck190_v1_0_i/axi_dbg_hub_0/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/prsnt_addr_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clkout6_primitive  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            vck190_v1_0_i/axi_dbg_hub_0/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/prev_addr_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clkout6_primitive  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clkout6_primitive
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clkout6_primitive rise@4.000ns - clkout6_primitive rise@0.000ns)
  Data Path Delay:        2.873ns  (logic 1.252ns (43.578%)  route 1.621ns (56.422%))
  Logic Levels:           9  (LOOKAHEAD8=1 LUT2=1 LUT4=1 LUT5=1 LUT6=1 LUTCY1=1 LUTCY2=3)
  Clock Path Skew:        -0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.628ns = ( 9.628 - 4.000 ) 
    Source Clock Delay      (SCD):    6.505ns
    Clock Pessimism Removal (CPR):    0.826ns
  Clock Uncertainty:      0.184ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.368ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      3.906ns (routing 2.081ns, distribution 1.825ns)
  Clock Net Delay (Destination): 3.434ns (routing 1.853ns, distribution 1.581ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout6_primitive rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y6         BUFG_PS                      0.000     0.000 r  vck190_v1_0_i/ps_cips/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.985     1.985    vck190_v1_0_i/pl_clkwiz/inst/clock_primitive_inst/clk_in1
    MMCM_X11Y0           MMCME5 (Prop_MMCM_CLKIN1_CLKOUT5)
                                                      0.017     2.002 r  vck190_v1_0_i/pl_clkwiz/inst/clock_primitive_inst/MMCME5_inst/CLKOUT5
                         net (fo=1, routed)           0.511     2.513    vck190_v1_0_i/pl_clkwiz/inst/clock_primitive_inst/clkout6_primitive
    BUFGCE_X11Y21        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.086     2.599 r  vck190_v1_0_i/pl_clkwiz/inst/clock_primitive_inst/BUFG_clkout6_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=556, routed)         3.906     6.505    vck190_v1_0_i/axi_dbg_hub_0/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/aclk
    SLICE_X76Y27         FDRE                                         r  vck190_v1_0_i/axi_dbg_hub_0/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/prsnt_addr_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y27         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.119     6.624 r  vck190_v1_0_i/axi_dbg_hub_0/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/prsnt_addr_reg[10]/Q
                         net (fo=9, routed)           0.310     6.934    vck190_v1_0_i/axi_dbg_hub_0/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/prsnt_addr_reg_n_0_[10]
    SLICE_X82Y27         LUT4 (Prop_C6LUT_SLICEL_I2_O)
                                                      0.134     7.068 r  vck190_v1_0_i/axi_dbg_hub_0/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/rd_state[0]_i_6/O
                         net (fo=1, routed)           0.197     7.265    vck190_v1_0_i/axi_dbg_hub_0/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/rd_state[0]_i_6_n_0
    SLICE_X80Y27         LUT5 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.138     7.403 f  vck190_v1_0_i/axi_dbg_hub_0/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/rd_state[0]_i_3/O
                         net (fo=16, routed)          0.407     7.810    vck190_v1_0_i/axi_dbg_hub_0/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/rd_state[0]_i_3_n_0
    SLICE_X77Y26         LUT6 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.139     7.949 r  vck190_v1_0_i/axi_dbg_hub_0/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/prev_addr[0]_i_3/O
                         net (fo=3, routed)           0.249     8.198    vck190_v1_0_i/axi_dbg_hub_0/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/prev_addr_reg[0]_i_2/I4
    SLICE_X78Y26         LUTCY2 (Prop_A6LUT_SLICEL_I4_O)
                                                      0.073     8.271 r  vck190_v1_0_i/axi_dbg_hub_0/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/prev_addr_reg[0]_i_2/LUTCY2_INST/O
                         net (fo=3, routed)           0.038     8.309    vck190_v1_0_i/axi_dbg_hub_0/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/prev_addr_reg[1]_i_2/I4
    SLICE_X78Y26         LUTCY2 (Prop_B6LUT_SLICEL_I4_O)
                                                      0.085     8.394 r  vck190_v1_0_i/axi_dbg_hub_0/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/prev_addr_reg[1]_i_2/LUTCY2_INST/O
                         net (fo=1, routed)           0.000     8.394    vck190_v1_0_i/axi_dbg_hub_0/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/prev_addr_reg[1]_i_2_n_2
    SLICE_X78Y26         LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEL_CYB_COUTD)
                                                      0.190     8.584 r  vck190_v1_0_i/axi_dbg_hub_0/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/prev_addr_reg[8]_i_3/COUTD
                         net (fo=2, routed)           0.014     8.598    vck190_v1_0_i/axi_dbg_hub_0/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/prev_addr_reg[4]_i_2/I4
    SLICE_X78Y26         LUTCY2 (Prop_E6LUT_SLICEL_I4_O)
                                                      0.081     8.679 r  vck190_v1_0_i/axi_dbg_hub_0/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/prev_addr_reg[4]_i_2/LUTCY2_INST/O
                         net (fo=3, routed)           0.037     8.716    vck190_v1_0_i/axi_dbg_hub_0/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/prev_addr_reg[5]_i_2/I4
    SLICE_X78Y26         LUTCY1 (Prop_F5LUT_SLICEL_I4_O)
                                                      0.092     8.808 r  vck190_v1_0_i/axi_dbg_hub_0/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/prev_addr_reg[5]_i_2/LUTCY1_INST/O
                         net (fo=1, routed)           0.272     9.080    vck190_v1_0_i/axi_dbg_hub_0/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/prev_addr[5]
    SLICE_X79Y26         LUT2 (Prop_G6LUT_SLICEM_I1_O)
                                                      0.201     9.281 r  vck190_v1_0_i/axi_dbg_hub_0/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/prev_addr[5]_i_1/O
                         net (fo=1, routed)           0.097     9.378    vck190_v1_0_i/axi_dbg_hub_0/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/C[5]
    SLICE_X79Y26         FDRE                                         r  vck190_v1_0_i/axi_dbg_hub_0/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/prev_addr_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout6_primitive rise edge)
                                                      4.000     4.000 r  
    BUFG_PS_X0Y6         BUFG_PS                      0.000     4.000 r  vck190_v1_0_i/ps_cips/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.762     5.762    vck190_v1_0_i/pl_clkwiz/inst/clock_primitive_inst/clk_in1
    MMCM_X11Y0           MMCME5 (Prop_MMCM_CLKIN1_CLKOUT5)
                                                     -0.057     5.705 r  vck190_v1_0_i/pl_clkwiz/inst/clock_primitive_inst/MMCME5_inst/CLKOUT5
                         net (fo=1, routed)           0.424     6.129    vck190_v1_0_i/pl_clkwiz/inst/clock_primitive_inst/clkout6_primitive
    BUFGCE_X11Y21        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.065     6.194 r  vck190_v1_0_i/pl_clkwiz/inst/clock_primitive_inst/BUFG_clkout6_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=556, routed)         3.434     9.628    vck190_v1_0_i/axi_dbg_hub_0/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/aclk
    SLICE_X79Y26         FDRE                                         r  vck190_v1_0_i/axi_dbg_hub_0/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/prev_addr_reg[5]/C
                         clock pessimism              0.826    10.454    
                         clock uncertainty           -0.184    10.270    
    SLICE_X79Y26         FDRE (Setup_GFF2_SLICEM_C_D)
                                                      0.010    10.280    vck190_v1_0_i/axi_dbg_hub_0/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/prev_addr_reg[5]
  -------------------------------------------------------------------
                         required time                         10.280    
                         arrival time                          -9.378    
  -------------------------------------------------------------------
                         slack                                  0.902    

Slack (MET) :             0.903ns  (required time - arrival time)
  Source:                 vck190_v1_0_i/axi_dbg_hub_0/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/prsnt_addr_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clkout6_primitive  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            vck190_v1_0_i/axi_dbg_hub_0/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/prev_addr_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clkout6_primitive  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clkout6_primitive
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clkout6_primitive rise@4.000ns - clkout6_primitive rise@0.000ns)
  Data Path Delay:        2.871ns  (logic 1.273ns (44.340%)  route 1.598ns (55.660%))
  Logic Levels:           9  (LOOKAHEAD8=1 LUT2=1 LUT4=1 LUT5=1 LUT6=1 LUTCY1=1 LUTCY2=3)
  Clock Path Skew:        -0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.627ns = ( 9.627 - 4.000 ) 
    Source Clock Delay      (SCD):    6.505ns
    Clock Pessimism Removal (CPR):    0.827ns
  Clock Uncertainty:      0.184ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.368ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      3.906ns (routing 2.081ns, distribution 1.825ns)
  Clock Net Delay (Destination): 3.433ns (routing 1.853ns, distribution 1.580ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout6_primitive rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y6         BUFG_PS                      0.000     0.000 r  vck190_v1_0_i/ps_cips/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.985     1.985    vck190_v1_0_i/pl_clkwiz/inst/clock_primitive_inst/clk_in1
    MMCM_X11Y0           MMCME5 (Prop_MMCM_CLKIN1_CLKOUT5)
                                                      0.017     2.002 r  vck190_v1_0_i/pl_clkwiz/inst/clock_primitive_inst/MMCME5_inst/CLKOUT5
                         net (fo=1, routed)           0.511     2.513    vck190_v1_0_i/pl_clkwiz/inst/clock_primitive_inst/clkout6_primitive
    BUFGCE_X11Y21        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.086     2.599 r  vck190_v1_0_i/pl_clkwiz/inst/clock_primitive_inst/BUFG_clkout6_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=556, routed)         3.906     6.505    vck190_v1_0_i/axi_dbg_hub_0/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/aclk
    SLICE_X76Y27         FDRE                                         r  vck190_v1_0_i/axi_dbg_hub_0/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/prsnt_addr_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y27         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.119     6.624 r  vck190_v1_0_i/axi_dbg_hub_0/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/prsnt_addr_reg[10]/Q
                         net (fo=9, routed)           0.310     6.934    vck190_v1_0_i/axi_dbg_hub_0/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/prsnt_addr_reg_n_0_[10]
    SLICE_X82Y27         LUT4 (Prop_C6LUT_SLICEL_I2_O)
                                                      0.134     7.068 r  vck190_v1_0_i/axi_dbg_hub_0/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/rd_state[0]_i_6/O
                         net (fo=1, routed)           0.197     7.265    vck190_v1_0_i/axi_dbg_hub_0/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/rd_state[0]_i_6_n_0
    SLICE_X80Y27         LUT5 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.138     7.403 f  vck190_v1_0_i/axi_dbg_hub_0/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/rd_state[0]_i_3/O
                         net (fo=16, routed)          0.407     7.810    vck190_v1_0_i/axi_dbg_hub_0/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/rd_state[0]_i_3_n_0
    SLICE_X77Y26         LUT6 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.139     7.949 r  vck190_v1_0_i/axi_dbg_hub_0/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/prev_addr[0]_i_3/O
                         net (fo=3, routed)           0.249     8.198    vck190_v1_0_i/axi_dbg_hub_0/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/prev_addr_reg[0]_i_2/I4
    SLICE_X78Y26         LUTCY2 (Prop_A6LUT_SLICEL_I4_O)
                                                      0.073     8.271 r  vck190_v1_0_i/axi_dbg_hub_0/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/prev_addr_reg[0]_i_2/LUTCY2_INST/O
                         net (fo=3, routed)           0.038     8.309    vck190_v1_0_i/axi_dbg_hub_0/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/prev_addr_reg[1]_i_2/I4
    SLICE_X78Y26         LUTCY2 (Prop_B6LUT_SLICEL_I4_O)
                                                      0.085     8.394 r  vck190_v1_0_i/axi_dbg_hub_0/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/prev_addr_reg[1]_i_2/LUTCY2_INST/O
                         net (fo=1, routed)           0.000     8.394    vck190_v1_0_i/axi_dbg_hub_0/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/prev_addr_reg[1]_i_2_n_2
    SLICE_X78Y26         LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEL_CYB_COUTF)
                                                      0.231     8.625 r  vck190_v1_0_i/axi_dbg_hub_0/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/prev_addr_reg[8]_i_3/COUTF
                         net (fo=2, routed)           0.009     8.634    vck190_v1_0_i/axi_dbg_hub_0/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/prev_addr_reg[6]_i_2/I4
    SLICE_X78Y26         LUTCY2 (Prop_G6LUT_SLICEL_I4_O)
                                                      0.076     8.710 r  vck190_v1_0_i/axi_dbg_hub_0/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/prev_addr_reg[6]_i_2/LUTCY2_INST/O
                         net (fo=3, routed)           0.033     8.743    vck190_v1_0_i/axi_dbg_hub_0/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/prev_addr_reg[7]_i_2/I4
    SLICE_X78Y26         LUTCY1 (Prop_H5LUT_SLICEL_I4_O)
                                                      0.090     8.833 r  vck190_v1_0_i/axi_dbg_hub_0/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/prev_addr_reg[7]_i_2/LUTCY1_INST/O
                         net (fo=1, routed)           0.272     9.105    vck190_v1_0_i/axi_dbg_hub_0/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/prev_addr[7]
    SLICE_X79Y27         LUT2 (Prop_F6LUT_SLICEM_I1_O)
                                                      0.188     9.293 r  vck190_v1_0_i/axi_dbg_hub_0/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/prev_addr[7]_i_1/O
                         net (fo=1, routed)           0.083     9.376    vck190_v1_0_i/axi_dbg_hub_0/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/C[7]
    SLICE_X79Y27         FDRE                                         r  vck190_v1_0_i/axi_dbg_hub_0/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/prev_addr_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout6_primitive rise edge)
                                                      4.000     4.000 r  
    BUFG_PS_X0Y6         BUFG_PS                      0.000     4.000 r  vck190_v1_0_i/ps_cips/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.762     5.762    vck190_v1_0_i/pl_clkwiz/inst/clock_primitive_inst/clk_in1
    MMCM_X11Y0           MMCME5 (Prop_MMCM_CLKIN1_CLKOUT5)
                                                     -0.057     5.705 r  vck190_v1_0_i/pl_clkwiz/inst/clock_primitive_inst/MMCME5_inst/CLKOUT5
                         net (fo=1, routed)           0.424     6.129    vck190_v1_0_i/pl_clkwiz/inst/clock_primitive_inst/clkout6_primitive
    BUFGCE_X11Y21        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.065     6.194 r  vck190_v1_0_i/pl_clkwiz/inst/clock_primitive_inst/BUFG_clkout6_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=556, routed)         3.433     9.627    vck190_v1_0_i/axi_dbg_hub_0/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/aclk
    SLICE_X79Y27         FDRE                                         r  vck190_v1_0_i/axi_dbg_hub_0/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/prev_addr_reg[7]/C
                         clock pessimism              0.827    10.454    
                         clock uncertainty           -0.184    10.270    
    SLICE_X79Y27         FDRE (Setup_FFF2_SLICEM_C_D)
                                                      0.009    10.279    vck190_v1_0_i/axi_dbg_hub_0/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/prev_addr_reg[7]
  -------------------------------------------------------------------
                         required time                         10.279    
                         arrival time                          -9.376    
  -------------------------------------------------------------------
                         slack                                  0.903    

Slack (MET) :             0.937ns  (required time - arrival time)
  Source:                 vck190_v1_0_i/axi_dbg_hub_0/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/prsnt_addr_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clkout6_primitive  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            vck190_v1_0_i/axi_dbg_hub_0/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/prev_addr_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clkout6_primitive  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clkout6_primitive
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clkout6_primitive rise@4.000ns - clkout6_primitive rise@0.000ns)
  Data Path Delay:        2.767ns  (logic 1.170ns (42.284%)  route 1.597ns (57.716%))
  Logic Levels:           9  (LOOKAHEAD8=1 LUT2=1 LUT4=1 LUT5=1 LUT6=1 LUTCY1=1 LUTCY2=3)
  Clock Path Skew:        -0.122ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.630ns = ( 9.630 - 4.000 ) 
    Source Clock Delay      (SCD):    6.505ns
    Clock Pessimism Removal (CPR):    0.753ns
  Clock Uncertainty:      0.184ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.368ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      3.906ns (routing 2.081ns, distribution 1.825ns)
  Clock Net Delay (Destination): 3.436ns (routing 1.853ns, distribution 1.583ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout6_primitive rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y6         BUFG_PS                      0.000     0.000 r  vck190_v1_0_i/ps_cips/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.985     1.985    vck190_v1_0_i/pl_clkwiz/inst/clock_primitive_inst/clk_in1
    MMCM_X11Y0           MMCME5 (Prop_MMCM_CLKIN1_CLKOUT5)
                                                      0.017     2.002 r  vck190_v1_0_i/pl_clkwiz/inst/clock_primitive_inst/MMCME5_inst/CLKOUT5
                         net (fo=1, routed)           0.511     2.513    vck190_v1_0_i/pl_clkwiz/inst/clock_primitive_inst/clkout6_primitive
    BUFGCE_X11Y21        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.086     2.599 r  vck190_v1_0_i/pl_clkwiz/inst/clock_primitive_inst/BUFG_clkout6_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=556, routed)         3.906     6.505    vck190_v1_0_i/axi_dbg_hub_0/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/aclk
    SLICE_X76Y27         FDRE                                         r  vck190_v1_0_i/axi_dbg_hub_0/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/prsnt_addr_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y27         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.119     6.624 r  vck190_v1_0_i/axi_dbg_hub_0/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/prsnt_addr_reg[10]/Q
                         net (fo=9, routed)           0.310     6.934    vck190_v1_0_i/axi_dbg_hub_0/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/prsnt_addr_reg_n_0_[10]
    SLICE_X82Y27         LUT4 (Prop_C6LUT_SLICEL_I2_O)
                                                      0.134     7.068 r  vck190_v1_0_i/axi_dbg_hub_0/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/rd_state[0]_i_6/O
                         net (fo=1, routed)           0.197     7.265    vck190_v1_0_i/axi_dbg_hub_0/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/rd_state[0]_i_6_n_0
    SLICE_X80Y27         LUT5 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.138     7.403 f  vck190_v1_0_i/axi_dbg_hub_0/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/rd_state[0]_i_3/O
                         net (fo=16, routed)          0.407     7.810    vck190_v1_0_i/axi_dbg_hub_0/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/rd_state[0]_i_3_n_0
    SLICE_X77Y26         LUT6 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.139     7.949 r  vck190_v1_0_i/axi_dbg_hub_0/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/prev_addr[0]_i_3/O
                         net (fo=3, routed)           0.249     8.198    vck190_v1_0_i/axi_dbg_hub_0/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/prev_addr_reg[0]_i_2/I4
    SLICE_X78Y26         LUTCY2 (Prop_A6LUT_SLICEL_I4_O)
                                                      0.073     8.271 r  vck190_v1_0_i/axi_dbg_hub_0/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/prev_addr_reg[0]_i_2/LUTCY2_INST/O
                         net (fo=3, routed)           0.038     8.309    vck190_v1_0_i/axi_dbg_hub_0/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/prev_addr_reg[1]_i_2/I4
    SLICE_X78Y26         LUTCY2 (Prop_B6LUT_SLICEL_I4_O)
                                                      0.085     8.394 r  vck190_v1_0_i/axi_dbg_hub_0/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/prev_addr_reg[1]_i_2/LUTCY2_INST/O
                         net (fo=1, routed)           0.000     8.394    vck190_v1_0_i/axi_dbg_hub_0/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/prev_addr_reg[1]_i_2_n_2
    SLICE_X78Y26         LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEL_CYB_COUTB)
                                                      0.096     8.490 r  vck190_v1_0_i/axi_dbg_hub_0/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/prev_addr_reg[8]_i_3/COUTB
                         net (fo=2, routed)           0.011     8.501    vck190_v1_0_i/axi_dbg_hub_0/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/prev_addr_reg[2]_i_2/I4
    SLICE_X78Y26         LUTCY2 (Prop_C6LUT_SLICEL_I4_O)
                                                      0.075     8.576 r  vck190_v1_0_i/axi_dbg_hub_0/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/prev_addr_reg[2]_i_2/LUTCY2_INST/O
                         net (fo=3, routed)           0.036     8.612    vck190_v1_0_i/axi_dbg_hub_0/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/prev_addr_reg[3]_i_2/I4
    SLICE_X78Y26         LUTCY1 (Prop_D5LUT_SLICEL_I4_O)
                                                      0.091     8.703 r  vck190_v1_0_i/axi_dbg_hub_0/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/prev_addr_reg[3]_i_2/LUTCY1_INST/O
                         net (fo=1, routed)           0.274     8.977    vck190_v1_0_i/axi_dbg_hub_0/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/prev_addr[3]
    SLICE_X81Y26         LUT2 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.220     9.197 r  vck190_v1_0_i/axi_dbg_hub_0/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/prev_addr[3]_i_1/O
                         net (fo=1, routed)           0.075     9.272    vck190_v1_0_i/axi_dbg_hub_0/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/C[3]
    SLICE_X81Y26         FDRE                                         r  vck190_v1_0_i/axi_dbg_hub_0/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/prev_addr_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout6_primitive rise edge)
                                                      4.000     4.000 r  
    BUFG_PS_X0Y6         BUFG_PS                      0.000     4.000 r  vck190_v1_0_i/ps_cips/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.762     5.762    vck190_v1_0_i/pl_clkwiz/inst/clock_primitive_inst/clk_in1
    MMCM_X11Y0           MMCME5 (Prop_MMCM_CLKIN1_CLKOUT5)
                                                     -0.057     5.705 r  vck190_v1_0_i/pl_clkwiz/inst/clock_primitive_inst/MMCME5_inst/CLKOUT5
                         net (fo=1, routed)           0.424     6.129    vck190_v1_0_i/pl_clkwiz/inst/clock_primitive_inst/clkout6_primitive
    BUFGCE_X11Y21        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.065     6.194 r  vck190_v1_0_i/pl_clkwiz/inst/clock_primitive_inst/BUFG_clkout6_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=556, routed)         3.436     9.630    vck190_v1_0_i/axi_dbg_hub_0/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/aclk
    SLICE_X81Y26         FDRE                                         r  vck190_v1_0_i/axi_dbg_hub_0/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/prev_addr_reg[3]/C
                         clock pessimism              0.753    10.383    
                         clock uncertainty           -0.184    10.199    
    SLICE_X81Y26         FDRE (Setup_HFF2_SLICEM_C_D)
                                                      0.010    10.209    vck190_v1_0_i/axi_dbg_hub_0/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/prev_addr_reg[3]
  -------------------------------------------------------------------
                         required time                         10.209    
                         arrival time                          -9.272    
  -------------------------------------------------------------------
                         slack                                  0.937    

Slack (MET) :             0.976ns  (required time - arrival time)
  Source:                 vck190_v1_0_i/axi_dbg_hub_0/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/prev_addr_range_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clkout6_primitive  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            vck190_v1_0_i/axi_dbg_hub_0/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/prev_addr_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clkout6_primitive  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clkout6_primitive
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clkout6_primitive rise@4.000ns - clkout6_primitive rise@0.000ns)
  Data Path Delay:        2.796ns  (logic 1.445ns (51.681%)  route 1.351ns (48.319%))
  Logic Levels:           7  (LOOKAHEAD8=2 LUT2=1 LUTCY1=1 LUTCY2=3)
  Clock Path Skew:        -0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.627ns = ( 9.627 - 4.000 ) 
    Source Clock Delay      (SCD):    6.507ns
    Clock Pessimism Removal (CPR):    0.826ns
  Clock Uncertainty:      0.184ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.368ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      3.908ns (routing 2.081ns, distribution 1.827ns)
  Clock Net Delay (Destination): 3.433ns (routing 1.853ns, distribution 1.580ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout6_primitive rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y6         BUFG_PS                      0.000     0.000 r  vck190_v1_0_i/ps_cips/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.985     1.985    vck190_v1_0_i/pl_clkwiz/inst/clock_primitive_inst/clk_in1
    MMCM_X11Y0           MMCME5 (Prop_MMCM_CLKIN1_CLKOUT5)
                                                      0.017     2.002 r  vck190_v1_0_i/pl_clkwiz/inst/clock_primitive_inst/MMCME5_inst/CLKOUT5
                         net (fo=1, routed)           0.511     2.513    vck190_v1_0_i/pl_clkwiz/inst/clock_primitive_inst/clkout6_primitive
    BUFGCE_X11Y21        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.086     2.599 r  vck190_v1_0_i/pl_clkwiz/inst/clock_primitive_inst/BUFG_clkout6_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=556, routed)         3.908     6.507    vck190_v1_0_i/axi_dbg_hub_0/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/aclk
    SLICE_X76Y26         FDRE                                         r  vck190_v1_0_i/axi_dbg_hub_0/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/prev_addr_range_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y26         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.121     6.628 r  vck190_v1_0_i/axi_dbg_hub_0/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/prev_addr_range_reg[1]/Q
                         net (fo=4, routed)           0.402     7.030    vck190_v1_0_i/axi_dbg_hub_0/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/rd_state_reg[0]_i_7/I0
    SLICE_X77Y27         LUTCY2 (Prop_A6LUT_SLICEM_I0_O)
                                                      0.145     7.175 f  vck190_v1_0_i/axi_dbg_hub_0/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/rd_state_reg[0]_i_7/LUTCY2_INST/O
                         net (fo=3, routed)           0.049     7.224    vck190_v1_0_i/axi_dbg_hub_0/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/rd_state_reg[0]_i_8/I4
    SLICE_X77Y27         LUTCY2 (Prop_B6LUT_SLICEM_I4_O)
                                                      0.088     7.312 f  vck190_v1_0_i/axi_dbg_hub_0/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/rd_state_reg[0]_i_8/LUTCY2_INST/O
                         net (fo=1, routed)           0.000     7.312    vck190_v1_0_i/axi_dbg_hub_0/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/rd_state_reg[0]_i_8_n_2
    SLICE_X77Y27         LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEM_CYB_COUTF)
                                                      0.233     7.545 f  vck190_v1_0_i/axi_dbg_hub_0/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/rd_state_reg[0]_i_4/COUTF
                         net (fo=16, routed)          0.393     7.938    vck190_v1_0_i/axi_dbg_hub_0/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/prev_addr_reg[0]_i_2/I2
    SLICE_X78Y26         LUTCY2 (Prop_A6LUT_SLICEL_I2_GE)
                                                      0.187     8.125 r  vck190_v1_0_i/axi_dbg_hub_0/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/prev_addr_reg[0]_i_2/LUTCY2_INST/GE
                         net (fo=1, routed)           0.045     8.170    vck190_v1_0_i/axi_dbg_hub_0/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/prev_addr_reg[0]_i_2_n_0
    SLICE_X78Y26         LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEL_GEA_COUTH)
                                                      0.451     8.621 r  vck190_v1_0_i/axi_dbg_hub_0/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/prev_addr_reg[8]_i_3/COUTH
                         net (fo=3, routed)           0.104     8.725    vck190_v1_0_i/axi_dbg_hub_0/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/prev_addr_reg[8]_i_2/I4
    SLICE_X78Y27         LUTCY1 (Prop_A5LUT_SLICEL_I4_O)
                                                      0.076     8.801 r  vck190_v1_0_i/axi_dbg_hub_0/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/prev_addr_reg[8]_i_2/LUTCY1_INST/O
                         net (fo=1, routed)           0.260     9.061    vck190_v1_0_i/axi_dbg_hub_0/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/prev_addr[8]
    SLICE_X79Y27         LUT2 (Prop_C6LUT_SLICEM_I1_O)
                                                      0.144     9.205 r  vck190_v1_0_i/axi_dbg_hub_0/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/prev_addr[8]_i_1/O
                         net (fo=1, routed)           0.098     9.303    vck190_v1_0_i/axi_dbg_hub_0/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/C[8]
    SLICE_X79Y27         FDRE                                         r  vck190_v1_0_i/axi_dbg_hub_0/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/prev_addr_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout6_primitive rise edge)
                                                      4.000     4.000 r  
    BUFG_PS_X0Y6         BUFG_PS                      0.000     4.000 r  vck190_v1_0_i/ps_cips/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.762     5.762    vck190_v1_0_i/pl_clkwiz/inst/clock_primitive_inst/clk_in1
    MMCM_X11Y0           MMCME5 (Prop_MMCM_CLKIN1_CLKOUT5)
                                                     -0.057     5.705 r  vck190_v1_0_i/pl_clkwiz/inst/clock_primitive_inst/MMCME5_inst/CLKOUT5
                         net (fo=1, routed)           0.424     6.129    vck190_v1_0_i/pl_clkwiz/inst/clock_primitive_inst/clkout6_primitive
    BUFGCE_X11Y21        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.065     6.194 r  vck190_v1_0_i/pl_clkwiz/inst/clock_primitive_inst/BUFG_clkout6_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=556, routed)         3.433     9.627    vck190_v1_0_i/axi_dbg_hub_0/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/aclk
    SLICE_X79Y27         FDRE                                         r  vck190_v1_0_i/axi_dbg_hub_0/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/prev_addr_reg[8]/C
                         clock pessimism              0.826    10.453    
                         clock uncertainty           -0.184    10.269    
    SLICE_X79Y27         FDRE (Setup_CFF2_SLICEM_C_D)
                                                      0.010    10.279    vck190_v1_0_i/axi_dbg_hub_0/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/prev_addr_reg[8]
  -------------------------------------------------------------------
                         required time                         10.279    
                         arrival time                          -9.303    
  -------------------------------------------------------------------
                         slack                                  0.976    

Slack (MET) :             1.014ns  (required time - arrival time)
  Source:                 vck190_v1_0_i/axi_dbg_hub_0/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/prev_addr_range_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clkout6_primitive  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            vck190_v1_0_i/axi_dbg_hub_0/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/prev_addr_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clkout6_primitive  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clkout6_primitive
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clkout6_primitive rise@4.000ns - clkout6_primitive rise@0.000ns)
  Data Path Delay:        2.758ns  (logic 1.441ns (52.248%)  route 1.317ns (47.752%))
  Logic Levels:           8  (LOOKAHEAD8=3 LUT2=1 LUTCY1=1 LUTCY2=3)
  Clock Path Skew:        -0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.627ns = ( 9.627 - 4.000 ) 
    Source Clock Delay      (SCD):    6.507ns
    Clock Pessimism Removal (CPR):    0.826ns
  Clock Uncertainty:      0.184ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.368ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      3.908ns (routing 2.081ns, distribution 1.827ns)
  Clock Net Delay (Destination): 3.433ns (routing 1.853ns, distribution 1.580ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout6_primitive rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y6         BUFG_PS                      0.000     0.000 r  vck190_v1_0_i/ps_cips/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.985     1.985    vck190_v1_0_i/pl_clkwiz/inst/clock_primitive_inst/clk_in1
    MMCM_X11Y0           MMCME5 (Prop_MMCM_CLKIN1_CLKOUT5)
                                                      0.017     2.002 r  vck190_v1_0_i/pl_clkwiz/inst/clock_primitive_inst/MMCME5_inst/CLKOUT5
                         net (fo=1, routed)           0.511     2.513    vck190_v1_0_i/pl_clkwiz/inst/clock_primitive_inst/clkout6_primitive
    BUFGCE_X11Y21        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.086     2.599 r  vck190_v1_0_i/pl_clkwiz/inst/clock_primitive_inst/BUFG_clkout6_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=556, routed)         3.908     6.507    vck190_v1_0_i/axi_dbg_hub_0/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/aclk
    SLICE_X76Y26         FDRE                                         r  vck190_v1_0_i/axi_dbg_hub_0/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/prev_addr_range_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y26         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.121     6.628 r  vck190_v1_0_i/axi_dbg_hub_0/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/prev_addr_range_reg[1]/Q
                         net (fo=4, routed)           0.402     7.030    vck190_v1_0_i/axi_dbg_hub_0/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/rd_state_reg[0]_i_7/I0
    SLICE_X77Y27         LUTCY2 (Prop_A6LUT_SLICEM_I0_O)
                                                      0.145     7.175 f  vck190_v1_0_i/axi_dbg_hub_0/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/rd_state_reg[0]_i_7/LUTCY2_INST/O
                         net (fo=3, routed)           0.049     7.224    vck190_v1_0_i/axi_dbg_hub_0/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/rd_state_reg[0]_i_8/I4
    SLICE_X77Y27         LUTCY2 (Prop_B6LUT_SLICEM_I4_O)
                                                      0.088     7.312 f  vck190_v1_0_i/axi_dbg_hub_0/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/rd_state_reg[0]_i_8/LUTCY2_INST/O
                         net (fo=1, routed)           0.000     7.312    vck190_v1_0_i/axi_dbg_hub_0/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/rd_state_reg[0]_i_8_n_2
    SLICE_X77Y27         LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEM_CYB_COUTF)
                                                      0.233     7.545 f  vck190_v1_0_i/axi_dbg_hub_0/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/rd_state_reg[0]_i_4/COUTF
                         net (fo=16, routed)          0.393     7.938    vck190_v1_0_i/axi_dbg_hub_0/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/prev_addr_reg[0]_i_2/I2
    SLICE_X78Y26         LUTCY2 (Prop_A6LUT_SLICEL_I2_GE)
                                                      0.187     8.125 r  vck190_v1_0_i/axi_dbg_hub_0/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/prev_addr_reg[0]_i_2/LUTCY2_INST/GE
                         net (fo=1, routed)           0.045     8.170    vck190_v1_0_i/axi_dbg_hub_0/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/prev_addr_reg[0]_i_2_n_0
    SLICE_X78Y26         LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEL_GEA_COUTH)
                                                      0.451     8.621 r  vck190_v1_0_i/axi_dbg_hub_0/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/prev_addr_reg[8]_i_3/COUTH
                         net (fo=3, routed)           0.001     8.622    vck190_v1_0_i/axi_dbg_hub_0/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/prev_addr_reg[8]_i_3_n_3
    SLICE_X78Y27         LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEL_CIN_COUTB)
                                                      0.091     8.713 r  vck190_v1_0_i/axi_dbg_hub_0/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/prev_addr_reg[10]_i_3/COUTB
                         net (fo=2, routed)           0.011     8.724    vck190_v1_0_i/axi_dbg_hub_0/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/prev_addr_reg[10]_i_2/I4
    SLICE_X78Y27         LUTCY1 (Prop_C5LUT_SLICEL_I4_O)
                                                      0.082     8.806 r  vck190_v1_0_i/axi_dbg_hub_0/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/prev_addr_reg[10]_i_2/LUTCY1_INST/O
                         net (fo=1, routed)           0.339     9.145    vck190_v1_0_i/axi_dbg_hub_0/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/prev_addr[10]
    SLICE_X79Y27         LUT2 (Prop_D6LUT_SLICEM_I1_O)
                                                      0.043     9.188 r  vck190_v1_0_i/axi_dbg_hub_0/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/prev_addr[10]_i_1/O
                         net (fo=1, routed)           0.077     9.265    vck190_v1_0_i/axi_dbg_hub_0/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/C[10]
    SLICE_X79Y27         FDRE                                         r  vck190_v1_0_i/axi_dbg_hub_0/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/prev_addr_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout6_primitive rise edge)
                                                      4.000     4.000 r  
    BUFG_PS_X0Y6         BUFG_PS                      0.000     4.000 r  vck190_v1_0_i/ps_cips/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.762     5.762    vck190_v1_0_i/pl_clkwiz/inst/clock_primitive_inst/clk_in1
    MMCM_X11Y0           MMCME5 (Prop_MMCM_CLKIN1_CLKOUT5)
                                                     -0.057     5.705 r  vck190_v1_0_i/pl_clkwiz/inst/clock_primitive_inst/MMCME5_inst/CLKOUT5
                         net (fo=1, routed)           0.424     6.129    vck190_v1_0_i/pl_clkwiz/inst/clock_primitive_inst/clkout6_primitive
    BUFGCE_X11Y21        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.065     6.194 r  vck190_v1_0_i/pl_clkwiz/inst/clock_primitive_inst/BUFG_clkout6_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=556, routed)         3.433     9.627    vck190_v1_0_i/axi_dbg_hub_0/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/aclk
    SLICE_X79Y27         FDRE                                         r  vck190_v1_0_i/axi_dbg_hub_0/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/prev_addr_reg[10]/C
                         clock pessimism              0.826    10.453    
                         clock uncertainty           -0.184    10.269    
    SLICE_X79Y27         FDRE (Setup_DFF2_SLICEM_C_D)
                                                      0.010    10.279    vck190_v1_0_i/axi_dbg_hub_0/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/prev_addr_reg[10]
  -------------------------------------------------------------------
                         required time                         10.279    
                         arrival time                          -9.265    
  -------------------------------------------------------------------
                         slack                                  1.014    

Slack (MET) :             1.026ns  (required time - arrival time)
  Source:                 vck190_v1_0_i/ps_noc/inst/M00_AXI_nsu/bd_b87e_M00_AXI_nsu_0_top_INST/NOC_NSU512_INST/CLK
                            (rising edge-triggered cell NOC_NSU512 clocked by clkout6_primitive  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            vck190_v1_0_i/axi_dbg_hub_0/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/repeat_cnt_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clkout6_primitive  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clkout6_primitive
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clkout6_primitive rise@4.000ns - clkout6_primitive rise@0.000ns)
  Data Path Delay:        2.643ns  (logic 1.130ns (42.754%)  route 1.513ns (57.246%))
  Logic Levels:           4  (LUT4=2 LUT6=2)
  Clock Path Skew:        -0.158ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.626ns = ( 9.626 - 4.000 ) 
    Source Clock Delay      (SCD):    6.537ns
    Clock Pessimism Removal (CPR):    0.753ns
  Clock Uncertainty:      0.184ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.368ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      3.938ns (routing 2.081ns, distribution 1.857ns)
  Clock Net Delay (Destination): 3.432ns (routing 1.853ns, distribution 1.579ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout6_primitive rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y6         BUFG_PS                      0.000     0.000 r  vck190_v1_0_i/ps_cips/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.985     1.985    vck190_v1_0_i/pl_clkwiz/inst/clock_primitive_inst/clk_in1
    MMCM_X11Y0           MMCME5 (Prop_MMCM_CLKIN1_CLKOUT5)
                                                      0.017     2.002 r  vck190_v1_0_i/pl_clkwiz/inst/clock_primitive_inst/MMCME5_inst/CLKOUT5
                         net (fo=1, routed)           0.511     2.513    vck190_v1_0_i/pl_clkwiz/inst/clock_primitive_inst/clkout6_primitive
    BUFGCE_X11Y21        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.086     2.599 r  vck190_v1_0_i/pl_clkwiz/inst/clock_primitive_inst/BUFG_clkout6_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=556, routed)         3.938     6.537    vck190_v1_0_i/ps_noc/inst/M00_AXI_nsu/bd_b87e_M00_AXI_nsu_0_top_INST/aclk
    NOC_NSU512_X0Y0      NOC_NSU512                                   r  vck190_v1_0_i/ps_noc/inst/M00_AXI_nsu/bd_b87e_M00_AXI_nsu_0_top_INST/NOC_NSU512_INST/CLK
  -------------------------------------------------------------------    -------------------
    NOC_NSU512_X0Y0      NOC_NSU512 (Prop_NSU_NOC_NSU512_CLK_IF_NOC_AXI_ARLEN[3])
                                                      0.682     7.219 r  vck190_v1_0_i/ps_noc/inst/M00_AXI_nsu/bd_b87e_M00_AXI_nsu_0_top_INST/NOC_NSU512_INST/IF_NOC_AXI_ARLEN[3]
                         net (fo=4, routed)           0.545     7.764    vck190_v1_0_i/axi_dbg_hub_0/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/s_axi_arlen[3]
    SLICE_X76Y28         LUT4 (Prop_C5LUT_SLICEL_I0_O)
                                                      0.074     7.838 f  vck190_v1_0_i/axi_dbg_hub_0/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/repeat_cnt[0]_i_7/O
                         net (fo=1, routed)           0.325     8.163    vck190_v1_0_i/axi_dbg_hub_0/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/repeat_cnt[0]_i_7_n_0
    SLICE_X77Y28         LUT6 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.121     8.284 f  vck190_v1_0_i/axi_dbg_hub_0/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/repeat_cnt[0]_i_3/O
                         net (fo=2, routed)           0.338     8.622    vck190_v1_0_i/axi_dbg_hub_0/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/repeat_cnt[0]_i_3_n_0
    SLICE_X79Y26         LUT4 (Prop_A6LUT_SLICEM_I3_O)
                                                      0.042     8.664 f  vck190_v1_0_i/axi_dbg_hub_0/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/repeat_cnt[3]_i_5/O
                         net (fo=3, routed)           0.221     8.885    vck190_v1_0_i/axi_dbg_hub_0/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/repeat_cnt[3]_i_5_n_0
    SLICE_X79Y28         LUT6 (Prop_B6LUT_SLICEM_I1_O)
                                                      0.211     9.096 r  vck190_v1_0_i/axi_dbg_hub_0/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/repeat_cnt[3]_i_2/O
                         net (fo=1, routed)           0.084     9.180    vck190_v1_0_i/axi_dbg_hub_0/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/repeat_cnt[3]_i_2_n_0
    SLICE_X79Y28         FDRE                                         r  vck190_v1_0_i/axi_dbg_hub_0/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/repeat_cnt_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout6_primitive rise edge)
                                                      4.000     4.000 r  
    BUFG_PS_X0Y6         BUFG_PS                      0.000     4.000 r  vck190_v1_0_i/ps_cips/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.762     5.762    vck190_v1_0_i/pl_clkwiz/inst/clock_primitive_inst/clk_in1
    MMCM_X11Y0           MMCME5 (Prop_MMCM_CLKIN1_CLKOUT5)
                                                     -0.057     5.705 r  vck190_v1_0_i/pl_clkwiz/inst/clock_primitive_inst/MMCME5_inst/CLKOUT5
                         net (fo=1, routed)           0.424     6.129    vck190_v1_0_i/pl_clkwiz/inst/clock_primitive_inst/clkout6_primitive
    BUFGCE_X11Y21        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.065     6.194 r  vck190_v1_0_i/pl_clkwiz/inst/clock_primitive_inst/BUFG_clkout6_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=556, routed)         3.432     9.626    vck190_v1_0_i/axi_dbg_hub_0/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/aclk
    SLICE_X79Y28         FDRE                                         r  vck190_v1_0_i/axi_dbg_hub_0/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/repeat_cnt_reg[3]/C
                         clock pessimism              0.753    10.379    
                         clock uncertainty           -0.184    10.195    
    SLICE_X79Y28         FDRE (Setup_BFF2_SLICEM_C_D)
                                                      0.011    10.206    vck190_v1_0_i/axi_dbg_hub_0/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/repeat_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         10.206    
                         arrival time                          -9.180    
  -------------------------------------------------------------------
                         slack                                  1.026    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.076ns  (arrival time - required time)
  Source:                 vck190_v1_0_i/axi_dbg_hub_0/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/uuid_stamp_reg[32]/C
                            (rising edge-triggered cell FDRE clocked by clkout6_primitive  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            vck190_v1_0_i/axi_dbg_hub_0/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/data_width_128.reg_rd_data_reg[32]/D
                            (rising edge-triggered cell FDRE clocked by clkout6_primitive  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clkout6_primitive
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout6_primitive rise@0.000ns - clkout6_primitive rise@0.000ns)
  Data Path Delay:        0.195ns  (logic 0.067ns (34.359%)  route 0.128ns (65.641%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.075ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.753ns
    Source Clock Delay      (SCD):    4.028ns
    Clock Pessimism Removal (CPR):    0.650ns
  Clock Net Delay (Source):      2.451ns (routing 1.343ns, distribution 1.108ns)
  Clock Net Delay (Destination): 2.806ns (routing 1.535ns, distribution 1.271ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout6_primitive rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y6         BUFG_PS                      0.000     0.000 r  vck190_v1_0_i/ps_cips/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.289     1.289    vck190_v1_0_i/pl_clkwiz/inst/clock_primitive_inst/clk_in1
    MMCM_X11Y0           MMCME5 (Prop_MMCM_CLKIN1_CLKOUT5)
                                                     -0.073     1.216 r  vck190_v1_0_i/pl_clkwiz/inst/clock_primitive_inst/MMCME5_inst/CLKOUT5
                         net (fo=1, routed)           0.308     1.524    vck190_v1_0_i/pl_clkwiz/inst/clock_primitive_inst/clkout6_primitive
    BUFGCE_X11Y21        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.053     1.577 r  vck190_v1_0_i/pl_clkwiz/inst/clock_primitive_inst/BUFG_clkout6_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=556, routed)         2.451     4.028    vck190_v1_0_i/axi_dbg_hub_0/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/aclk
    SLICE_X81Y14         FDRE                                         r  vck190_v1_0_i/axi_dbg_hub_0/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/uuid_stamp_reg[32]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y14         FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.058     4.086 r  vck190_v1_0_i/axi_dbg_hub_0/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/uuid_stamp_reg[32]/Q
                         net (fo=2, routed)           0.111     4.197    vck190_v1_0_i/axi_dbg_hub_0/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/uuid_stamp[32]
    SLICE_X79Y14         LUT4 (Prop_F6LUT_SLICEM_I2_O)
                                                      0.009     4.206 r  vck190_v1_0_i/axi_dbg_hub_0/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/data_width_128.reg_rd_data[32]_i_1/O
                         net (fo=1, routed)           0.017     4.223    vck190_v1_0_i/axi_dbg_hub_0/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/data_width_128.reg_rd_data[32]_i_1_n_0
    SLICE_X79Y14         FDRE                                         r  vck190_v1_0_i/axi_dbg_hub_0/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/data_width_128.reg_rd_data_reg[32]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout6_primitive rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y6         BUFG_PS                      0.000     0.000 r  vck190_v1_0_i/ps_cips/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.494     1.494    vck190_v1_0_i/pl_clkwiz/inst/clock_primitive_inst/clk_in1
    MMCM_X11Y0           MMCME5 (Prop_MMCM_CLKIN1_CLKOUT5)
                                                     -0.012     1.482 r  vck190_v1_0_i/pl_clkwiz/inst/clock_primitive_inst/MMCME5_inst/CLKOUT5
                         net (fo=1, routed)           0.394     1.876    vck190_v1_0_i/pl_clkwiz/inst/clock_primitive_inst/clkout6_primitive
    BUFGCE_X11Y21        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.071     1.947 r  vck190_v1_0_i/pl_clkwiz/inst/clock_primitive_inst/BUFG_clkout6_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=556, routed)         2.806     4.753    vck190_v1_0_i/axi_dbg_hub_0/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/aclk
    SLICE_X79Y14         FDRE                                         r  vck190_v1_0_i/axi_dbg_hub_0/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/data_width_128.reg_rd_data_reg[32]/C
                         clock pessimism             -0.650     4.103    
    SLICE_X79Y14         FDRE (Hold_FFF2_SLICEM_C_D)
                                                      0.044     4.147    vck190_v1_0_i/axi_dbg_hub_0/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/data_width_128.reg_rd_data_reg[32]
  -------------------------------------------------------------------
                         required time                         -4.147    
                         arrival time                           4.223    
  -------------------------------------------------------------------
                         slack                                  0.076    

Slack (MET) :             0.082ns  (arrival time - required time)
  Source:                 vck190_v1_0_i/pl_clk_out6_rst/U0/EXT_LPF/lpf_exr_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout6_primitive  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            vck190_v1_0_i/pl_clk_out6_rst/U0/EXT_LPF/lpf_int_reg/D
                            (rising edge-triggered cell FDRE clocked by clkout6_primitive  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clkout6_primitive
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout6_primitive rise@0.000ns - clkout6_primitive rise@0.000ns)
  Data Path Delay:        0.201ns  (logic 0.085ns (42.289%)  route 0.116ns (57.711%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.074ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.741ns
    Source Clock Delay      (SCD):    4.017ns
    Clock Pessimism Removal (CPR):    0.650ns
  Clock Net Delay (Source):      2.440ns (routing 1.343ns, distribution 1.097ns)
  Clock Net Delay (Destination): 2.794ns (routing 1.535ns, distribution 1.259ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout6_primitive rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y6         BUFG_PS                      0.000     0.000 r  vck190_v1_0_i/ps_cips/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.289     1.289    vck190_v1_0_i/pl_clkwiz/inst/clock_primitive_inst/clk_in1
    MMCM_X11Y0           MMCME5 (Prop_MMCM_CLKIN1_CLKOUT5)
                                                     -0.073     1.216 r  vck190_v1_0_i/pl_clkwiz/inst/clock_primitive_inst/MMCME5_inst/CLKOUT5
                         net (fo=1, routed)           0.308     1.524    vck190_v1_0_i/pl_clkwiz/inst/clock_primitive_inst/clkout6_primitive
    BUFGCE_X11Y21        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.053     1.577 r  vck190_v1_0_i/pl_clkwiz/inst/clock_primitive_inst/BUFG_clkout6_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=556, routed)         2.440     4.017    vck190_v1_0_i/pl_clk_out6_rst/U0/EXT_LPF/slowest_sync_clk
    SLICE_X80Y33         FDRE                                         r  vck190_v1_0_i/pl_clk_out6_rst/U0/EXT_LPF/lpf_exr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y33         FDRE (Prop_BFF2_SLICEL_C_Q)
                                                      0.060     4.077 r  vck190_v1_0_i/pl_clk_out6_rst/U0/EXT_LPF/lpf_exr_reg/Q
                         net (fo=2, routed)           0.100     4.177    vck190_v1_0_i/pl_clk_out6_rst/U0/EXT_LPF/lpf_exr
    SLICE_X78Y33         LUT3 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.025     4.202 r  vck190_v1_0_i/pl_clk_out6_rst/U0/EXT_LPF/lpf_int0/O
                         net (fo=1, routed)           0.016     4.218    vck190_v1_0_i/pl_clk_out6_rst/U0/EXT_LPF/lpf_int0__0
    SLICE_X78Y33         FDRE                                         r  vck190_v1_0_i/pl_clk_out6_rst/U0/EXT_LPF/lpf_int_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout6_primitive rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y6         BUFG_PS                      0.000     0.000 r  vck190_v1_0_i/ps_cips/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.494     1.494    vck190_v1_0_i/pl_clkwiz/inst/clock_primitive_inst/clk_in1
    MMCM_X11Y0           MMCME5 (Prop_MMCM_CLKIN1_CLKOUT5)
                                                     -0.012     1.482 r  vck190_v1_0_i/pl_clkwiz/inst/clock_primitive_inst/MMCME5_inst/CLKOUT5
                         net (fo=1, routed)           0.394     1.876    vck190_v1_0_i/pl_clkwiz/inst/clock_primitive_inst/clkout6_primitive
    BUFGCE_X11Y21        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.071     1.947 r  vck190_v1_0_i/pl_clkwiz/inst/clock_primitive_inst/BUFG_clkout6_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=556, routed)         2.794     4.741    vck190_v1_0_i/pl_clk_out6_rst/U0/EXT_LPF/slowest_sync_clk
    SLICE_X78Y33         FDRE                                         r  vck190_v1_0_i/pl_clk_out6_rst/U0/EXT_LPF/lpf_int_reg/C
                         clock pessimism             -0.650     4.091    
    SLICE_X78Y33         FDRE (Hold_DFF2_SLICEL_C_D)
                                                      0.045     4.136    vck190_v1_0_i/pl_clk_out6_rst/U0/EXT_LPF/lpf_int_reg
  -------------------------------------------------------------------
                         required time                         -4.136    
                         arrival time                           4.218    
  -------------------------------------------------------------------
                         slack                                  0.082    

Slack (MET) :             0.084ns  (arrival time - required time)
  Source:                 vck190_v1_0_i/axi_dbg_hub_0/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/uuid_stamp_reg[56]/C
                            (rising edge-triggered cell FDRE clocked by clkout6_primitive  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            vck190_v1_0_i/axi_dbg_hub_0/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/data_width_128.reg_rd_data_reg[56]/D
                            (rising edge-triggered cell FDRE clocked by clkout6_primitive  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clkout6_primitive
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout6_primitive rise@0.000ns - clkout6_primitive rise@0.000ns)
  Data Path Delay:        0.203ns  (logic 0.084ns (41.379%)  route 0.119ns (58.621%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.075ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.753ns
    Source Clock Delay      (SCD):    4.028ns
    Clock Pessimism Removal (CPR):    0.650ns
  Clock Net Delay (Source):      2.451ns (routing 1.343ns, distribution 1.108ns)
  Clock Net Delay (Destination): 2.806ns (routing 1.535ns, distribution 1.271ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout6_primitive rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y6         BUFG_PS                      0.000     0.000 r  vck190_v1_0_i/ps_cips/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.289     1.289    vck190_v1_0_i/pl_clkwiz/inst/clock_primitive_inst/clk_in1
    MMCM_X11Y0           MMCME5 (Prop_MMCM_CLKIN1_CLKOUT5)
                                                     -0.073     1.216 r  vck190_v1_0_i/pl_clkwiz/inst/clock_primitive_inst/MMCME5_inst/CLKOUT5
                         net (fo=1, routed)           0.308     1.524    vck190_v1_0_i/pl_clkwiz/inst/clock_primitive_inst/clkout6_primitive
    BUFGCE_X11Y21        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.053     1.577 r  vck190_v1_0_i/pl_clkwiz/inst/clock_primitive_inst/BUFG_clkout6_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=556, routed)         2.451     4.028    vck190_v1_0_i/axi_dbg_hub_0/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/aclk
    SLICE_X81Y14         FDRE                                         r  vck190_v1_0_i/axi_dbg_hub_0/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/uuid_stamp_reg[56]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y14         FDRE (Prop_GFF_SLICEM_C_Q)
                                                      0.059     4.087 r  vck190_v1_0_i/axi_dbg_hub_0/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/uuid_stamp_reg[56]/Q
                         net (fo=2, routed)           0.097     4.184    vck190_v1_0_i/axi_dbg_hub_0/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/uuid_stamp[56]
    SLICE_X79Y14         LUT4 (Prop_E6LUT_SLICEM_I2_O)
                                                      0.025     4.209 r  vck190_v1_0_i/axi_dbg_hub_0/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/data_width_128.reg_rd_data[56]_i_1/O
                         net (fo=1, routed)           0.022     4.231    vck190_v1_0_i/axi_dbg_hub_0/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/data_width_128.reg_rd_data[56]_i_1_n_0
    SLICE_X79Y14         FDRE                                         r  vck190_v1_0_i/axi_dbg_hub_0/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/data_width_128.reg_rd_data_reg[56]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout6_primitive rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y6         BUFG_PS                      0.000     0.000 r  vck190_v1_0_i/ps_cips/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.494     1.494    vck190_v1_0_i/pl_clkwiz/inst/clock_primitive_inst/clk_in1
    MMCM_X11Y0           MMCME5 (Prop_MMCM_CLKIN1_CLKOUT5)
                                                     -0.012     1.482 r  vck190_v1_0_i/pl_clkwiz/inst/clock_primitive_inst/MMCME5_inst/CLKOUT5
                         net (fo=1, routed)           0.394     1.876    vck190_v1_0_i/pl_clkwiz/inst/clock_primitive_inst/clkout6_primitive
    BUFGCE_X11Y21        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.071     1.947 r  vck190_v1_0_i/pl_clkwiz/inst/clock_primitive_inst/BUFG_clkout6_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=556, routed)         2.806     4.753    vck190_v1_0_i/axi_dbg_hub_0/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/aclk
    SLICE_X79Y14         FDRE                                         r  vck190_v1_0_i/axi_dbg_hub_0/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/data_width_128.reg_rd_data_reg[56]/C
                         clock pessimism             -0.650     4.103    
    SLICE_X79Y14         FDRE (Hold_EFF2_SLICEM_C_D)
                                                      0.044     4.147    vck190_v1_0_i/axi_dbg_hub_0/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/data_width_128.reg_rd_data_reg[56]
  -------------------------------------------------------------------
                         required time                         -4.147    
                         arrival time                           4.231    
  -------------------------------------------------------------------
                         slack                                  0.084    

Slack (MET) :             0.088ns  (arrival time - required time)
  Source:                 vck190_v1_0_i/axi_dbg_hub_0/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/uuid_stamp_reg[39]/C
                            (rising edge-triggered cell FDRE clocked by clkout6_primitive  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            vck190_v1_0_i/axi_dbg_hub_0/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/data_width_128.reg_rd_data_reg[39]/D
                            (rising edge-triggered cell FDRE clocked by clkout6_primitive  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clkout6_primitive
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout6_primitive rise@0.000ns - clkout6_primitive rise@0.000ns)
  Data Path Delay:        0.209ns  (logic 0.085ns (40.670%)  route 0.124ns (59.330%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.077ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.755ns
    Source Clock Delay      (SCD):    4.028ns
    Clock Pessimism Removal (CPR):    0.650ns
  Clock Net Delay (Source):      2.451ns (routing 1.343ns, distribution 1.108ns)
  Clock Net Delay (Destination): 2.808ns (routing 1.535ns, distribution 1.273ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout6_primitive rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y6         BUFG_PS                      0.000     0.000 r  vck190_v1_0_i/ps_cips/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.289     1.289    vck190_v1_0_i/pl_clkwiz/inst/clock_primitive_inst/clk_in1
    MMCM_X11Y0           MMCME5 (Prop_MMCM_CLKIN1_CLKOUT5)
                                                     -0.073     1.216 r  vck190_v1_0_i/pl_clkwiz/inst/clock_primitive_inst/MMCME5_inst/CLKOUT5
                         net (fo=1, routed)           0.308     1.524    vck190_v1_0_i/pl_clkwiz/inst/clock_primitive_inst/clkout6_primitive
    BUFGCE_X11Y21        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.053     1.577 r  vck190_v1_0_i/pl_clkwiz/inst/clock_primitive_inst/BUFG_clkout6_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=556, routed)         2.451     4.028    vck190_v1_0_i/axi_dbg_hub_0/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/aclk
    SLICE_X81Y14         FDRE                                         r  vck190_v1_0_i/axi_dbg_hub_0/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/uuid_stamp_reg[39]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y14         FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.060     4.088 r  vck190_v1_0_i/axi_dbg_hub_0/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/uuid_stamp_reg[39]/Q
                         net (fo=2, routed)           0.107     4.195    vck190_v1_0_i/axi_dbg_hub_0/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/uuid_stamp[39]
    SLICE_X78Y14         LUT4 (Prop_F6LUT_SLICEL_I2_O)
                                                      0.025     4.220 r  vck190_v1_0_i/axi_dbg_hub_0/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/data_width_128.reg_rd_data[39]_i_1/O
                         net (fo=1, routed)           0.017     4.237    vck190_v1_0_i/axi_dbg_hub_0/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/data_width_128.reg_rd_data[39]_i_1_n_0
    SLICE_X78Y14         FDRE                                         r  vck190_v1_0_i/axi_dbg_hub_0/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/data_width_128.reg_rd_data_reg[39]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout6_primitive rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y6         BUFG_PS                      0.000     0.000 r  vck190_v1_0_i/ps_cips/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.494     1.494    vck190_v1_0_i/pl_clkwiz/inst/clock_primitive_inst/clk_in1
    MMCM_X11Y0           MMCME5 (Prop_MMCM_CLKIN1_CLKOUT5)
                                                     -0.012     1.482 r  vck190_v1_0_i/pl_clkwiz/inst/clock_primitive_inst/MMCME5_inst/CLKOUT5
                         net (fo=1, routed)           0.394     1.876    vck190_v1_0_i/pl_clkwiz/inst/clock_primitive_inst/clkout6_primitive
    BUFGCE_X11Y21        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.071     1.947 r  vck190_v1_0_i/pl_clkwiz/inst/clock_primitive_inst/BUFG_clkout6_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=556, routed)         2.808     4.755    vck190_v1_0_i/axi_dbg_hub_0/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/aclk
    SLICE_X78Y14         FDRE                                         r  vck190_v1_0_i/axi_dbg_hub_0/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/data_width_128.reg_rd_data_reg[39]/C
                         clock pessimism             -0.650     4.105    
    SLICE_X78Y14         FDRE (Hold_FFF2_SLICEL_C_D)
                                                      0.044     4.149    vck190_v1_0_i/axi_dbg_hub_0/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/data_width_128.reg_rd_data_reg[39]
  -------------------------------------------------------------------
                         required time                         -4.149    
                         arrival time                           4.237    
  -------------------------------------------------------------------
                         slack                                  0.088    

Slack (MET) :             0.097ns  (arrival time - required time)
  Source:                 vck190_v1_0_i/axi_dbg_hub_0/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/rd_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout6_primitive  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            vck190_v1_0_i/axi_dbg_hub_0/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/arsize_i_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clkout6_primitive  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clkout6_primitive
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout6_primitive rise@0.000ns - clkout6_primitive rise@0.000ns)
  Data Path Delay:        0.221ns  (logic 0.085ns (38.462%)  route 0.136ns (61.538%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.079ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.748ns
    Source Clock Delay      (SCD):    4.019ns
    Clock Pessimism Removal (CPR):    0.650ns
  Clock Net Delay (Source):      2.442ns (routing 1.343ns, distribution 1.099ns)
  Clock Net Delay (Destination): 2.801ns (routing 1.535ns, distribution 1.266ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout6_primitive rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y6         BUFG_PS                      0.000     0.000 r  vck190_v1_0_i/ps_cips/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.289     1.289    vck190_v1_0_i/pl_clkwiz/inst/clock_primitive_inst/clk_in1
    MMCM_X11Y0           MMCME5 (Prop_MMCM_CLKIN1_CLKOUT5)
                                                     -0.073     1.216 r  vck190_v1_0_i/pl_clkwiz/inst/clock_primitive_inst/MMCME5_inst/CLKOUT5
                         net (fo=1, routed)           0.308     1.524    vck190_v1_0_i/pl_clkwiz/inst/clock_primitive_inst/clkout6_primitive
    BUFGCE_X11Y21        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.053     1.577 r  vck190_v1_0_i/pl_clkwiz/inst/clock_primitive_inst/BUFG_clkout6_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=556, routed)         2.442     4.019    vck190_v1_0_i/axi_dbg_hub_0/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/aclk
    SLICE_X79Y26         FDRE                                         r  vck190_v1_0_i/axi_dbg_hub_0/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/rd_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y26         FDRE (Prop_FFF2_SLICEM_C_Q)
                                                      0.058     4.077 r  vck190_v1_0_i/axi_dbg_hub_0/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/rd_state_reg[0]/Q
                         net (fo=32, routed)          0.120     4.197    vck190_v1_0_i/axi_dbg_hub_0/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/rd_state_reg_n_0_[0]
    SLICE_X81Y26         LUT2 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.027     4.224 r  vck190_v1_0_i/axi_dbg_hub_0/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/arsize_i[1]_i_1/O
                         net (fo=1, routed)           0.016     4.240    vck190_v1_0_i/axi_dbg_hub_0/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/arsize_i[1]_i_1_n_0
    SLICE_X81Y26         FDRE                                         r  vck190_v1_0_i/axi_dbg_hub_0/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/arsize_i_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout6_primitive rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y6         BUFG_PS                      0.000     0.000 r  vck190_v1_0_i/ps_cips/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.494     1.494    vck190_v1_0_i/pl_clkwiz/inst/clock_primitive_inst/clk_in1
    MMCM_X11Y0           MMCME5 (Prop_MMCM_CLKIN1_CLKOUT5)
                                                     -0.012     1.482 r  vck190_v1_0_i/pl_clkwiz/inst/clock_primitive_inst/MMCME5_inst/CLKOUT5
                         net (fo=1, routed)           0.394     1.876    vck190_v1_0_i/pl_clkwiz/inst/clock_primitive_inst/clkout6_primitive
    BUFGCE_X11Y21        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.071     1.947 r  vck190_v1_0_i/pl_clkwiz/inst/clock_primitive_inst/BUFG_clkout6_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=556, routed)         2.801     4.748    vck190_v1_0_i/axi_dbg_hub_0/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/aclk
    SLICE_X81Y26         FDRE                                         r  vck190_v1_0_i/axi_dbg_hub_0/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/arsize_i_reg[1]/C
                         clock pessimism             -0.650     4.098    
    SLICE_X81Y26         FDRE (Hold_BFF2_SLICEM_C_D)
                                                      0.045     4.143    vck190_v1_0_i/axi_dbg_hub_0/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/arsize_i_reg[1]
  -------------------------------------------------------------------
                         required time                         -4.143    
                         arrival time                           4.240    
  -------------------------------------------------------------------
                         slack                                  0.097    

Slack (MET) :             0.103ns  (arrival time - required time)
  Source:                 vck190_v1_0_i/axi_dbg_hub_0/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/uuid_stamp_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clkout6_primitive  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            vck190_v1_0_i/axi_dbg_hub_0/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/uuid_stamp_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clkout6_primitive  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clkout6_primitive
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout6_primitive rise@0.000ns - clkout6_primitive rise@0.000ns)
  Data Path Delay:        0.172ns  (logic 0.059ns (34.302%)  route 0.113ns (65.698%))
  Logic Levels:           0  
  Clock Path Skew:        0.024ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.754ns
    Source Clock Delay      (SCD):    4.026ns
    Clock Pessimism Removal (CPR):    0.704ns
  Clock Net Delay (Source):      2.449ns (routing 1.343ns, distribution 1.106ns)
  Clock Net Delay (Destination): 2.807ns (routing 1.535ns, distribution 1.272ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout6_primitive rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y6         BUFG_PS                      0.000     0.000 r  vck190_v1_0_i/ps_cips/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.289     1.289    vck190_v1_0_i/pl_clkwiz/inst/clock_primitive_inst/clk_in1
    MMCM_X11Y0           MMCME5 (Prop_MMCM_CLKIN1_CLKOUT5)
                                                     -0.073     1.216 r  vck190_v1_0_i/pl_clkwiz/inst/clock_primitive_inst/MMCME5_inst/CLKOUT5
                         net (fo=1, routed)           0.308     1.524    vck190_v1_0_i/pl_clkwiz/inst/clock_primitive_inst/clkout6_primitive
    BUFGCE_X11Y21        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.053     1.577 r  vck190_v1_0_i/pl_clkwiz/inst/clock_primitive_inst/BUFG_clkout6_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=556, routed)         2.449     4.026    vck190_v1_0_i/axi_dbg_hub_0/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/aclk
    SLICE_X77Y13         FDRE                                         r  vck190_v1_0_i/axi_dbg_hub_0/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/uuid_stamp_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y13         FDRE (Prop_GFF_SLICEM_C_Q)
                                                      0.059     4.085 r  vck190_v1_0_i/axi_dbg_hub_0/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/uuid_stamp_reg[28]/Q
                         net (fo=2, routed)           0.113     4.198    vck190_v1_0_i/axi_dbg_hub_0/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/uuid_stamp[28]
    SLICE_X77Y13         FDRE                                         r  vck190_v1_0_i/axi_dbg_hub_0/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/uuid_stamp_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout6_primitive rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y6         BUFG_PS                      0.000     0.000 r  vck190_v1_0_i/ps_cips/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.494     1.494    vck190_v1_0_i/pl_clkwiz/inst/clock_primitive_inst/clk_in1
    MMCM_X11Y0           MMCME5 (Prop_MMCM_CLKIN1_CLKOUT5)
                                                     -0.012     1.482 r  vck190_v1_0_i/pl_clkwiz/inst/clock_primitive_inst/MMCME5_inst/CLKOUT5
                         net (fo=1, routed)           0.394     1.876    vck190_v1_0_i/pl_clkwiz/inst/clock_primitive_inst/clkout6_primitive
    BUFGCE_X11Y21        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.071     1.947 r  vck190_v1_0_i/pl_clkwiz/inst/clock_primitive_inst/BUFG_clkout6_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=556, routed)         2.807     4.754    vck190_v1_0_i/axi_dbg_hub_0/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/aclk
    SLICE_X77Y13         FDRE                                         r  vck190_v1_0_i/axi_dbg_hub_0/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/uuid_stamp_reg[28]/C
                         clock pessimism             -0.704     4.050    
    SLICE_X77Y13         FDRE (Hold_GFF_SLICEM_C_D)
                                                      0.045     4.095    vck190_v1_0_i/axi_dbg_hub_0/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/uuid_stamp_reg[28]
  -------------------------------------------------------------------
                         required time                         -4.095    
                         arrival time                           4.198    
  -------------------------------------------------------------------
                         slack                                  0.103    

Slack (MET) :             0.103ns  (arrival time - required time)
  Source:                 vck190_v1_0_i/axi_dbg_hub_0/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/rid_i_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clkout6_primitive  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            vck190_v1_0_i/ps_noc/inst/M00_AXI_nsu/bd_b87e_M00_AXI_nsu_0_top_INST/NOC_NSU512_INST/IF_NOC_AXI_RCID[1]
                            (rising edge-triggered cell NOC_NSU512 clocked by clkout6_primitive  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clkout6_primitive
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout6_primitive rise@0.000ns - clkout6_primitive rise@0.000ns)
  Data Path Delay:        0.346ns  (logic 0.059ns (17.052%)  route 0.287ns (82.948%))
  Logic Levels:           0  
  Clock Path Skew:        0.117ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.788ns
    Source Clock Delay      (SCD):    4.021ns
    Clock Pessimism Removal (CPR):    0.650ns
  Clock Net Delay (Source):      2.444ns (routing 1.343ns, distribution 1.101ns)
  Clock Net Delay (Destination): 2.841ns (routing 1.535ns, distribution 1.306ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout6_primitive rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y6         BUFG_PS                      0.000     0.000 r  vck190_v1_0_i/ps_cips/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.289     1.289    vck190_v1_0_i/pl_clkwiz/inst/clock_primitive_inst/clk_in1
    MMCM_X11Y0           MMCME5 (Prop_MMCM_CLKIN1_CLKOUT5)
                                                     -0.073     1.216 r  vck190_v1_0_i/pl_clkwiz/inst/clock_primitive_inst/MMCME5_inst/CLKOUT5
                         net (fo=1, routed)           0.308     1.524    vck190_v1_0_i/pl_clkwiz/inst/clock_primitive_inst/clkout6_primitive
    BUFGCE_X11Y21        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.053     1.577 r  vck190_v1_0_i/pl_clkwiz/inst/clock_primitive_inst/BUFG_clkout6_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=556, routed)         2.444     4.021    vck190_v1_0_i/axi_dbg_hub_0/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/aclk
    SLICE_X76Y26         FDRE                                         r  vck190_v1_0_i/axi_dbg_hub_0/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/rid_i_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y26         FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.059     4.080 r  vck190_v1_0_i/axi_dbg_hub_0/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/rid_i_reg[1]/Q
                         net (fo=1, routed)           0.287     4.367    vck190_v1_0_i/ps_noc/inst/M00_AXI_nsu/bd_b87e_M00_AXI_nsu_0_top_INST/IF_NOC_AXI_RCID[1]
    NOC_NSU512_X0Y0      NOC_NSU512                                   r  vck190_v1_0_i/ps_noc/inst/M00_AXI_nsu/bd_b87e_M00_AXI_nsu_0_top_INST/NOC_NSU512_INST/IF_NOC_AXI_RCID[1]
  -------------------------------------------------------------------    -------------------

                         (clock clkout6_primitive rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y6         BUFG_PS                      0.000     0.000 r  vck190_v1_0_i/ps_cips/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.494     1.494    vck190_v1_0_i/pl_clkwiz/inst/clock_primitive_inst/clk_in1
    MMCM_X11Y0           MMCME5 (Prop_MMCM_CLKIN1_CLKOUT5)
                                                     -0.012     1.482 r  vck190_v1_0_i/pl_clkwiz/inst/clock_primitive_inst/MMCME5_inst/CLKOUT5
                         net (fo=1, routed)           0.394     1.876    vck190_v1_0_i/pl_clkwiz/inst/clock_primitive_inst/clkout6_primitive
    BUFGCE_X11Y21        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.071     1.947 r  vck190_v1_0_i/pl_clkwiz/inst/clock_primitive_inst/BUFG_clkout6_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=556, routed)         2.841     4.788    vck190_v1_0_i/ps_noc/inst/M00_AXI_nsu/bd_b87e_M00_AXI_nsu_0_top_INST/aclk
    NOC_NSU512_X0Y0      NOC_NSU512                                   r  vck190_v1_0_i/ps_noc/inst/M00_AXI_nsu/bd_b87e_M00_AXI_nsu_0_top_INST/NOC_NSU512_INST/CLK
                         clock pessimism             -0.650     4.138    
    NOC_NSU512_X0Y0      NOC_NSU512 (Hold_NSU_NOC_NSU512_CLK_IF_NOC_AXI_RCID[1])
                                                      0.126     4.264    vck190_v1_0_i/ps_noc/inst/M00_AXI_nsu/bd_b87e_M00_AXI_nsu_0_top_INST/NOC_NSU512_INST
  -------------------------------------------------------------------
                         required time                         -4.264    
                         arrival time                           4.367    
  -------------------------------------------------------------------
                         slack                                  0.103    

Slack (MET) :             0.105ns  (arrival time - required time)
  Source:                 vck190_v1_0_i/axi_dbg_hub_0/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/uuid_stamp_reg[115]/C
                            (rising edge-triggered cell FDRE clocked by clkout6_primitive  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            vck190_v1_0_i/axi_dbg_hub_0/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/uuid_stamp_reg[115]/D
                            (rising edge-triggered cell FDRE clocked by clkout6_primitive  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clkout6_primitive
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout6_primitive rise@0.000ns - clkout6_primitive rise@0.000ns)
  Data Path Delay:        0.173ns  (logic 0.058ns (33.526%)  route 0.115ns (66.474%))
  Logic Levels:           0  
  Clock Path Skew:        0.024ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.750ns
    Source Clock Delay      (SCD):    4.023ns
    Clock Pessimism Removal (CPR):    0.703ns
  Clock Net Delay (Source):      2.446ns (routing 1.343ns, distribution 1.103ns)
  Clock Net Delay (Destination): 2.803ns (routing 1.535ns, distribution 1.268ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout6_primitive rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y6         BUFG_PS                      0.000     0.000 r  vck190_v1_0_i/ps_cips/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.289     1.289    vck190_v1_0_i/pl_clkwiz/inst/clock_primitive_inst/clk_in1
    MMCM_X11Y0           MMCME5 (Prop_MMCM_CLKIN1_CLKOUT5)
                                                     -0.073     1.216 r  vck190_v1_0_i/pl_clkwiz/inst/clock_primitive_inst/MMCME5_inst/CLKOUT5
                         net (fo=1, routed)           0.308     1.524    vck190_v1_0_i/pl_clkwiz/inst/clock_primitive_inst/clkout6_primitive
    BUFGCE_X11Y21        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.053     1.577 r  vck190_v1_0_i/pl_clkwiz/inst/clock_primitive_inst/BUFG_clkout6_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=556, routed)         2.446     4.023    vck190_v1_0_i/axi_dbg_hub_0/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/aclk
    SLICE_X79Y19         FDRE                                         r  vck190_v1_0_i/axi_dbg_hub_0/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/uuid_stamp_reg[115]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y19         FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.058     4.081 r  vck190_v1_0_i/axi_dbg_hub_0/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/uuid_stamp_reg[115]/Q
                         net (fo=2, routed)           0.115     4.196    vck190_v1_0_i/axi_dbg_hub_0/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/uuid_stamp[115]
    SLICE_X79Y19         FDRE                                         r  vck190_v1_0_i/axi_dbg_hub_0/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/uuid_stamp_reg[115]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout6_primitive rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y6         BUFG_PS                      0.000     0.000 r  vck190_v1_0_i/ps_cips/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.494     1.494    vck190_v1_0_i/pl_clkwiz/inst/clock_primitive_inst/clk_in1
    MMCM_X11Y0           MMCME5 (Prop_MMCM_CLKIN1_CLKOUT5)
                                                     -0.012     1.482 r  vck190_v1_0_i/pl_clkwiz/inst/clock_primitive_inst/MMCME5_inst/CLKOUT5
                         net (fo=1, routed)           0.394     1.876    vck190_v1_0_i/pl_clkwiz/inst/clock_primitive_inst/clkout6_primitive
    BUFGCE_X11Y21        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.071     1.947 r  vck190_v1_0_i/pl_clkwiz/inst/clock_primitive_inst/BUFG_clkout6_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=556, routed)         2.803     4.750    vck190_v1_0_i/axi_dbg_hub_0/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/aclk
    SLICE_X79Y19         FDRE                                         r  vck190_v1_0_i/axi_dbg_hub_0/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/uuid_stamp_reg[115]/C
                         clock pessimism             -0.703     4.047    
    SLICE_X79Y19         FDRE (Hold_CFF_SLICEM_C_D)
                                                      0.044     4.091    vck190_v1_0_i/axi_dbg_hub_0/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/uuid_stamp_reg[115]
  -------------------------------------------------------------------
                         required time                         -4.091    
                         arrival time                           4.196    
  -------------------------------------------------------------------
                         slack                                  0.105    

Slack (MET) :             0.105ns  (arrival time - required time)
  Source:                 vck190_v1_0_i/axi_dbg_hub_0/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/uuid_stamp_reg[118]/C
                            (rising edge-triggered cell FDRE clocked by clkout6_primitive  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            vck190_v1_0_i/axi_dbg_hub_0/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/uuid_stamp_reg[118]/D
                            (rising edge-triggered cell FDRE clocked by clkout6_primitive  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clkout6_primitive
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout6_primitive rise@0.000ns - clkout6_primitive rise@0.000ns)
  Data Path Delay:        0.173ns  (logic 0.058ns (33.526%)  route 0.115ns (66.474%))
  Logic Levels:           0  
  Clock Path Skew:        0.024ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.749ns
    Source Clock Delay      (SCD):    4.022ns
    Clock Pessimism Removal (CPR):    0.703ns
  Clock Net Delay (Source):      2.445ns (routing 1.343ns, distribution 1.102ns)
  Clock Net Delay (Destination): 2.802ns (routing 1.535ns, distribution 1.267ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout6_primitive rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y6         BUFG_PS                      0.000     0.000 r  vck190_v1_0_i/ps_cips/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.289     1.289    vck190_v1_0_i/pl_clkwiz/inst/clock_primitive_inst/clk_in1
    MMCM_X11Y0           MMCME5 (Prop_MMCM_CLKIN1_CLKOUT5)
                                                     -0.073     1.216 r  vck190_v1_0_i/pl_clkwiz/inst/clock_primitive_inst/MMCME5_inst/CLKOUT5
                         net (fo=1, routed)           0.308     1.524    vck190_v1_0_i/pl_clkwiz/inst/clock_primitive_inst/clkout6_primitive
    BUFGCE_X11Y21        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.053     1.577 r  vck190_v1_0_i/pl_clkwiz/inst/clock_primitive_inst/BUFG_clkout6_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=556, routed)         2.445     4.022    vck190_v1_0_i/axi_dbg_hub_0/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/aclk
    SLICE_X79Y21         FDRE                                         r  vck190_v1_0_i/axi_dbg_hub_0/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/uuid_stamp_reg[118]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y21         FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.058     4.080 r  vck190_v1_0_i/axi_dbg_hub_0/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/uuid_stamp_reg[118]/Q
                         net (fo=2, routed)           0.115     4.195    vck190_v1_0_i/axi_dbg_hub_0/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/uuid_stamp[118]
    SLICE_X79Y21         FDRE                                         r  vck190_v1_0_i/axi_dbg_hub_0/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/uuid_stamp_reg[118]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout6_primitive rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y6         BUFG_PS                      0.000     0.000 r  vck190_v1_0_i/ps_cips/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.494     1.494    vck190_v1_0_i/pl_clkwiz/inst/clock_primitive_inst/clk_in1
    MMCM_X11Y0           MMCME5 (Prop_MMCM_CLKIN1_CLKOUT5)
                                                     -0.012     1.482 r  vck190_v1_0_i/pl_clkwiz/inst/clock_primitive_inst/MMCME5_inst/CLKOUT5
                         net (fo=1, routed)           0.394     1.876    vck190_v1_0_i/pl_clkwiz/inst/clock_primitive_inst/clkout6_primitive
    BUFGCE_X11Y21        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.071     1.947 r  vck190_v1_0_i/pl_clkwiz/inst/clock_primitive_inst/BUFG_clkout6_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=556, routed)         2.802     4.749    vck190_v1_0_i/axi_dbg_hub_0/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/aclk
    SLICE_X79Y21         FDRE                                         r  vck190_v1_0_i/axi_dbg_hub_0/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/uuid_stamp_reg[118]/C
                         clock pessimism             -0.703     4.046    
    SLICE_X79Y21         FDRE (Hold_CFF_SLICEM_C_D)
                                                      0.044     4.090    vck190_v1_0_i/axi_dbg_hub_0/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/uuid_stamp_reg[118]
  -------------------------------------------------------------------
                         required time                         -4.090    
                         arrival time                           4.195    
  -------------------------------------------------------------------
                         slack                                  0.105    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 vck190_v1_0_i/axi_dbg_hub_0/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/uuid_stamp_reg[112]/C
                            (rising edge-triggered cell FDRE clocked by clkout6_primitive  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            vck190_v1_0_i/axi_dbg_hub_0/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/uuid_stamp_reg[112]/D
                            (rising edge-triggered cell FDRE clocked by clkout6_primitive  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clkout6_primitive
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout6_primitive rise@0.000ns - clkout6_primitive rise@0.000ns)
  Data Path Delay:        0.174ns  (logic 0.059ns (33.908%)  route 0.115ns (66.092%))
  Logic Levels:           0  
  Clock Path Skew:        0.024ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.750ns
    Source Clock Delay      (SCD):    4.023ns
    Clock Pessimism Removal (CPR):    0.703ns
  Clock Net Delay (Source):      2.446ns (routing 1.343ns, distribution 1.103ns)
  Clock Net Delay (Destination): 2.803ns (routing 1.535ns, distribution 1.268ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout6_primitive rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y6         BUFG_PS                      0.000     0.000 r  vck190_v1_0_i/ps_cips/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.289     1.289    vck190_v1_0_i/pl_clkwiz/inst/clock_primitive_inst/clk_in1
    MMCM_X11Y0           MMCME5 (Prop_MMCM_CLKIN1_CLKOUT5)
                                                     -0.073     1.216 r  vck190_v1_0_i/pl_clkwiz/inst/clock_primitive_inst/MMCME5_inst/CLKOUT5
                         net (fo=1, routed)           0.308     1.524    vck190_v1_0_i/pl_clkwiz/inst/clock_primitive_inst/clkout6_primitive
    BUFGCE_X11Y21        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.053     1.577 r  vck190_v1_0_i/pl_clkwiz/inst/clock_primitive_inst/BUFG_clkout6_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=556, routed)         2.446     4.023    vck190_v1_0_i/axi_dbg_hub_0/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/aclk
    SLICE_X79Y19         FDRE                                         r  vck190_v1_0_i/axi_dbg_hub_0/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/uuid_stamp_reg[112]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y19         FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.059     4.082 r  vck190_v1_0_i/axi_dbg_hub_0/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/uuid_stamp_reg[112]/Q
                         net (fo=2, routed)           0.115     4.197    vck190_v1_0_i/axi_dbg_hub_0/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/uuid_stamp[112]
    SLICE_X79Y19         FDRE                                         r  vck190_v1_0_i/axi_dbg_hub_0/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/uuid_stamp_reg[112]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout6_primitive rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y6         BUFG_PS                      0.000     0.000 r  vck190_v1_0_i/ps_cips/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.494     1.494    vck190_v1_0_i/pl_clkwiz/inst/clock_primitive_inst/clk_in1
    MMCM_X11Y0           MMCME5 (Prop_MMCM_CLKIN1_CLKOUT5)
                                                     -0.012     1.482 r  vck190_v1_0_i/pl_clkwiz/inst/clock_primitive_inst/MMCME5_inst/CLKOUT5
                         net (fo=1, routed)           0.394     1.876    vck190_v1_0_i/pl_clkwiz/inst/clock_primitive_inst/clkout6_primitive
    BUFGCE_X11Y21        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.071     1.947 r  vck190_v1_0_i/pl_clkwiz/inst/clock_primitive_inst/BUFG_clkout6_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=556, routed)         2.803     4.750    vck190_v1_0_i/axi_dbg_hub_0/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/aclk
    SLICE_X79Y19         FDRE                                         r  vck190_v1_0_i/axi_dbg_hub_0/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/uuid_stamp_reg[112]/C
                         clock pessimism             -0.703     4.047    
    SLICE_X79Y19         FDRE (Hold_EFF_SLICEM_C_D)
                                                      0.044     4.091    vck190_v1_0_i/axi_dbg_hub_0/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/uuid_stamp_reg[112]
  -------------------------------------------------------------------
                         required time                         -4.091    
                         arrival time                           4.197    
  -------------------------------------------------------------------
                         slack                                  0.106    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkout6_primitive
Waveform(ns):       { 0.000 2.000 }
Period(ns):         4.000
Sources:            { vck190_v1_0_i/pl_clkwiz/inst/clock_primitive_inst/MMCME5_inst/CLKOUT5 }

Check Type        Corner  Lib Pin         Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     NOC_NSU512/CLK  n/a            2.106         4.000       1.894      NOC_NSU512_X0Y0  vck190_v1_0_i/ps_noc/inst/M00_AXI_nsu/bd_b87e_M00_AXI_nsu_0_top_INST/NOC_NSU512_INST/CLK
Min Period        n/a     BUFGCE/I        n/a            1.470         4.000       2.530      BUFGCE_X11Y21    vck190_v1_0_i/pl_clkwiz/inst/clock_primitive_inst/BUFG_clkout6_inst/I
Min Period        n/a     MMCME5/CLKOUT5  n/a            1.470         4.000       2.530      MMCM_X11Y0       vck190_v1_0_i/pl_clkwiz/inst/clock_primitive_inst/MMCME5_inst/CLKOUT5
Min Period        n/a     SRL16E/CLK      n/a            1.428         4.000       2.572      SLICE_X79Y33     vck190_v1_0_i/pl_clk_out6_rst/U0/EXT_LPF/POR_SRL_I/CLK
Min Period        n/a     FDRE/C          n/a            0.550         4.000       3.450      SLICE_X78Y29     vck190_v1_0_i/pl_clk_out6_rst/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
Min Period        n/a     FDRE/C          n/a            0.550         4.000       3.450      SLICE_X78Y33     vck190_v1_0_i/pl_clk_out6_rst/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
Min Period        n/a     FDRE/C          n/a            0.550         4.000       3.450      SLICE_X78Y33     vck190_v1_0_i/pl_clk_out6_rst/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/C
Min Period        n/a     FDRE/C          n/a            0.550         4.000       3.450      SLICE_X78Y33     vck190_v1_0_i/pl_clk_out6_rst/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3/C
Min Period        n/a     FDRE/C          n/a            0.550         4.000       3.450      SLICE_X78Y33     vck190_v1_0_i/pl_clk_out6_rst/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4/C
Min Period        n/a     FDRE/C          n/a            0.550         4.000       3.450      SLICE_X80Y33     vck190_v1_0_i/pl_clk_out6_rst/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
Low Pulse Width   Slow    NOC_NSU512/CLK  n/a            1.053         2.000       0.947      NOC_NSU512_X0Y0  vck190_v1_0_i/ps_noc/inst/M00_AXI_nsu/bd_b87e_M00_AXI_nsu_0_top_INST/NOC_NSU512_INST/CLK
Low Pulse Width   Fast    NOC_NSU512/CLK  n/a            1.053         2.000       0.947      NOC_NSU512_X0Y0  vck190_v1_0_i/ps_noc/inst/M00_AXI_nsu/bd_b87e_M00_AXI_nsu_0_top_INST/NOC_NSU512_INST/CLK
Low Pulse Width   Slow    SRL16E/CLK      n/a            0.714         2.000       1.286      SLICE_X79Y33     vck190_v1_0_i/pl_clk_out6_rst/U0/EXT_LPF/POR_SRL_I/CLK
Low Pulse Width   Fast    SRL16E/CLK      n/a            0.714         2.000       1.286      SLICE_X79Y33     vck190_v1_0_i/pl_clk_out6_rst/U0/EXT_LPF/POR_SRL_I/CLK
Low Pulse Width   Fast    BUFGCE/I        n/a            0.400         2.000       1.600      BUFGCE_X11Y21    vck190_v1_0_i/pl_clkwiz/inst/clock_primitive_inst/BUFG_clkout6_inst/I
Low Pulse Width   Slow    BUFGCE/I        n/a            0.400         2.000       1.600      BUFGCE_X11Y21    vck190_v1_0_i/pl_clkwiz/inst/clock_primitive_inst/BUFG_clkout6_inst/I
Low Pulse Width   Slow    FDRE/C          n/a            0.275         2.000       1.725      SLICE_X78Y33     vck190_v1_0_i/pl_clk_out6_rst/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
Low Pulse Width   Slow    FDRE/C          n/a            0.275         2.000       1.725      SLICE_X78Y33     vck190_v1_0_i/pl_clk_out6_rst/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/C
Low Pulse Width   Slow    FDRE/C          n/a            0.275         2.000       1.725      SLICE_X78Y33     vck190_v1_0_i/pl_clk_out6_rst/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3/C
Low Pulse Width   Slow    FDRE/C          n/a            0.275         2.000       1.725      SLICE_X78Y33     vck190_v1_0_i/pl_clk_out6_rst/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4/C
High Pulse Width  Slow    NOC_NSU512/CLK  n/a            1.053         2.000       0.947      NOC_NSU512_X0Y0  vck190_v1_0_i/ps_noc/inst/M00_AXI_nsu/bd_b87e_M00_AXI_nsu_0_top_INST/NOC_NSU512_INST/CLK
High Pulse Width  Fast    NOC_NSU512/CLK  n/a            1.053         2.000       0.947      NOC_NSU512_X0Y0  vck190_v1_0_i/ps_noc/inst/M00_AXI_nsu/bd_b87e_M00_AXI_nsu_0_top_INST/NOC_NSU512_INST/CLK
High Pulse Width  Slow    SRL16E/CLK      n/a            0.714         2.000       1.286      SLICE_X79Y33     vck190_v1_0_i/pl_clk_out6_rst/U0/EXT_LPF/POR_SRL_I/CLK
High Pulse Width  Fast    SRL16E/CLK      n/a            0.714         2.000       1.286      SLICE_X79Y33     vck190_v1_0_i/pl_clk_out6_rst/U0/EXT_LPF/POR_SRL_I/CLK
High Pulse Width  Slow    BUFGCE/I        n/a            0.400         2.000       1.600      BUFGCE_X11Y21    vck190_v1_0_i/pl_clkwiz/inst/clock_primitive_inst/BUFG_clkout6_inst/I
High Pulse Width  Fast    BUFGCE/I        n/a            0.400         2.000       1.600      BUFGCE_X11Y21    vck190_v1_0_i/pl_clkwiz/inst/clock_primitive_inst/BUFG_clkout6_inst/I
High Pulse Width  Slow    FDRE/C          n/a            0.275         2.000       1.725      SLICE_X78Y29     vck190_v1_0_i/pl_clk_out6_rst/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
High Pulse Width  Slow    FDRE/C          n/a            0.275         2.000       1.725      SLICE_X78Y27     vck190_v1_0_i/axi_dbg_hub_0/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/araddr_i_reg[11]/C
High Pulse Width  Slow    FDRE/C          n/a            0.275         2.000       1.725      SLICE_X78Y27     vck190_v1_0_i/axi_dbg_hub_0/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/araddr_i_reg[12]/C
High Pulse Width  Slow    FDRE/C          n/a            0.275         2.000       1.725      SLICE_X78Y27     vck190_v1_0_i/axi_dbg_hub_0/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/araddr_i_reg[14]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkout4_primitive
  To Clock:  clkout1_primitive

Setup :            0  Failing Endpoints,  Worst Slack        0.821ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.821ns  (required time - arrival time)
  Source:                 vck190_v1_0_i/dlbf_o02/inst/dlbf_slave_cdc_i/xpm_cdc_gray_doutb0/src_gray_ff_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clkout4_primitive  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            vck190_v1_0_i/dlbf_o02/inst/dlbf_slave_cdc_i/xpm_cdc_gray_doutb0/dest_graysync_ff_reg[0][31]/D
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout1_primitive
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (MaxDelay Path 2.500ns)
  Data Path Delay:        1.691ns  (logic 0.118ns (6.978%)  route 1.573ns (93.022%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 2.500ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y235                                     0.000     0.000 r  vck190_v1_0_i/dlbf_o02/inst/dlbf_slave_cdc_i/xpm_cdc_gray_doutb0/src_gray_ff_reg[31]/C
    SLICE_X17Y235        FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.118     0.118 r  vck190_v1_0_i/dlbf_o02/inst/dlbf_slave_cdc_i/xpm_cdc_gray_doutb0/src_gray_ff_reg[31]/Q
                         net (fo=1, routed)           1.573     1.691    vck190_v1_0_i/dlbf_o02/inst/dlbf_slave_cdc_i/xpm_cdc_gray_doutb0/async_path[31]
    SLICE_X14Y235        FDRE                                         r  vck190_v1_0_i/dlbf_o02/inst/dlbf_slave_cdc_i/xpm_cdc_gray_doutb0/dest_graysync_ff_reg[0][31]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    2.500     2.500    
    SLICE_X14Y235        FDRE (Setup_HFF2_SLICEL_C_D)
                                                      0.012     2.512    vck190_v1_0_i/dlbf_o02/inst/dlbf_slave_cdc_i/xpm_cdc_gray_doutb0/dest_graysync_ff_reg[0][31]
  -------------------------------------------------------------------
                         required time                          2.512    
                         arrival time                          -1.691    
  -------------------------------------------------------------------
                         slack                                  0.821    

Slack (MET) :             0.827ns  (required time - arrival time)
  Source:                 vck190_v1_0_i/dlbf_o02/inst/dlbf_slave_cdc_i/xpm_cdc_gray_doutb1/src_gray_ff_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clkout4_primitive  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            vck190_v1_0_i/dlbf_o02/inst/dlbf_slave_cdc_i/xpm_cdc_gray_doutb1/dest_graysync_ff_reg[0][8]/D
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout1_primitive
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (MaxDelay Path 2.500ns)
  Data Path Delay:        1.683ns  (logic 0.117ns (6.952%)  route 1.566ns (93.048%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 2.500ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y237                                     0.000     0.000 r  vck190_v1_0_i/dlbf_o02/inst/dlbf_slave_cdc_i/xpm_cdc_gray_doutb1/src_gray_ff_reg[8]/C
    SLICE_X17Y237        FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.117     0.117 r  vck190_v1_0_i/dlbf_o02/inst/dlbf_slave_cdc_i/xpm_cdc_gray_doutb1/src_gray_ff_reg[8]/Q
                         net (fo=1, routed)           1.566     1.683    vck190_v1_0_i/dlbf_o02/inst/dlbf_slave_cdc_i/xpm_cdc_gray_doutb1/async_path[8]
    SLICE_X9Y238         FDRE                                         r  vck190_v1_0_i/dlbf_o02/inst/dlbf_slave_cdc_i/xpm_cdc_gray_doutb1/dest_graysync_ff_reg[0][8]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    2.500     2.500    
    SLICE_X9Y238         FDRE (Setup_DFF2_SLICEM_C_D)
                                                      0.010     2.510    vck190_v1_0_i/dlbf_o02/inst/dlbf_slave_cdc_i/xpm_cdc_gray_doutb1/dest_graysync_ff_reg[0][8]
  -------------------------------------------------------------------
                         required time                          2.510    
                         arrival time                          -1.683    
  -------------------------------------------------------------------
                         slack                                  0.827    

Slack (MET) :             0.838ns  (required time - arrival time)
  Source:                 vck190_v1_0_i/dlbf_o02/inst/dlbf_slave_cdc_i/xpm_cdc_gray_doutb1/src_gray_ff_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clkout4_primitive  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            vck190_v1_0_i/dlbf_o02/inst/dlbf_slave_cdc_i/xpm_cdc_gray_doutb1/dest_graysync_ff_reg[0][26]/D
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout1_primitive
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (MaxDelay Path 2.500ns)
  Data Path Delay:        1.672ns  (logic 0.118ns (7.057%)  route 1.554ns (92.943%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 2.500ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y236                                     0.000     0.000 r  vck190_v1_0_i/dlbf_o02/inst/dlbf_slave_cdc_i/xpm_cdc_gray_doutb1/src_gray_ff_reg[26]/C
    SLICE_X17Y236        FDRE (Prop_BFF2_SLICEM_C_Q)
                                                      0.118     0.118 r  vck190_v1_0_i/dlbf_o02/inst/dlbf_slave_cdc_i/xpm_cdc_gray_doutb1/src_gray_ff_reg[26]/Q
                         net (fo=1, routed)           1.554     1.672    vck190_v1_0_i/dlbf_o02/inst/dlbf_slave_cdc_i/xpm_cdc_gray_doutb1/async_path[26]
    SLICE_X11Y235        FDRE                                         r  vck190_v1_0_i/dlbf_o02/inst/dlbf_slave_cdc_i/xpm_cdc_gray_doutb1/dest_graysync_ff_reg[0][26]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    2.500     2.500    
    SLICE_X11Y235        FDRE (Setup_HFF2_SLICEM_C_D)
                                                      0.010     2.510    vck190_v1_0_i/dlbf_o02/inst/dlbf_slave_cdc_i/xpm_cdc_gray_doutb1/dest_graysync_ff_reg[0][26]
  -------------------------------------------------------------------
                         required time                          2.510    
                         arrival time                          -1.672    
  -------------------------------------------------------------------
                         slack                                  0.838    

Slack (MET) :             0.842ns  (required time - arrival time)
  Source:                 vck190_v1_0_i/dlbf_coeffs_07/inst/plio_master_64b_cdc_i/xpm_cdc_gray_addrb2/src_gray_ff_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clkout4_primitive  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            vck190_v1_0_i/dlbf_coeffs_07/inst/plio_master_64b_cdc_i/xpm_cdc_gray_addrb2/dest_graysync_ff_reg[0][11]/D
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout1_primitive
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (MaxDelay Path 2.500ns)
  Data Path Delay:        1.670ns  (logic 0.122ns (7.305%)  route 1.548ns (92.695%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 2.500ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y261                                     0.000     0.000 r  vck190_v1_0_i/dlbf_coeffs_07/inst/plio_master_64b_cdc_i/xpm_cdc_gray_addrb2/src_gray_ff_reg[11]/C
    SLICE_X26Y261        FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.122     0.122 r  vck190_v1_0_i/dlbf_coeffs_07/inst/plio_master_64b_cdc_i/xpm_cdc_gray_addrb2/src_gray_ff_reg[11]/Q
                         net (fo=1, routed)           1.548     1.670    vck190_v1_0_i/dlbf_coeffs_07/inst/plio_master_64b_cdc_i/xpm_cdc_gray_addrb2/async_path[11]
    SLICE_X26Y264        FDRE                                         r  vck190_v1_0_i/dlbf_coeffs_07/inst/plio_master_64b_cdc_i/xpm_cdc_gray_addrb2/dest_graysync_ff_reg[0][11]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    2.500     2.500    
    SLICE_X26Y264        FDRE (Setup_HFF2_SLICEL_C_D)
                                                      0.012     2.512    vck190_v1_0_i/dlbf_coeffs_07/inst/plio_master_64b_cdc_i/xpm_cdc_gray_addrb2/dest_graysync_ff_reg[0][11]
  -------------------------------------------------------------------
                         required time                          2.512    
                         arrival time                          -1.670    
  -------------------------------------------------------------------
                         slack                                  0.842    

Slack (MET) :             0.844ns  (required time - arrival time)
  Source:                 vck190_v1_0_i/dlbf_o00/inst/dlbf_slave_cdc_i/xpm_cdc_gray_doutb1/src_gray_ff_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clkout4_primitive  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            vck190_v1_0_i/dlbf_o00/inst/dlbf_slave_cdc_i/xpm_cdc_gray_doutb1/dest_graysync_ff_reg[0][19]/D
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout1_primitive
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (MaxDelay Path 2.500ns)
  Data Path Delay:        1.666ns  (logic 0.120ns (7.203%)  route 1.546ns (92.797%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 2.500ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y255                                     0.000     0.000 r  vck190_v1_0_i/dlbf_o00/inst/dlbf_slave_cdc_i/xpm_cdc_gray_doutb1/src_gray_ff_reg[19]/C
    SLICE_X22Y255        FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.120     0.120 r  vck190_v1_0_i/dlbf_o00/inst/dlbf_slave_cdc_i/xpm_cdc_gray_doutb1/src_gray_ff_reg[19]/Q
                         net (fo=1, routed)           1.546     1.666    vck190_v1_0_i/dlbf_o00/inst/dlbf_slave_cdc_i/xpm_cdc_gray_doutb1/async_path[19]
    SLICE_X13Y253        FDRE                                         r  vck190_v1_0_i/dlbf_o00/inst/dlbf_slave_cdc_i/xpm_cdc_gray_doutb1/dest_graysync_ff_reg[0][19]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    2.500     2.500    
    SLICE_X13Y253        FDRE (Setup_HFF2_SLICEM_C_D)
                                                      0.010     2.510    vck190_v1_0_i/dlbf_o00/inst/dlbf_slave_cdc_i/xpm_cdc_gray_doutb1/dest_graysync_ff_reg[0][19]
  -------------------------------------------------------------------
                         required time                          2.510    
                         arrival time                          -1.666    
  -------------------------------------------------------------------
                         slack                                  0.844    

Slack (MET) :             0.884ns  (required time - arrival time)
  Source:                 vck190_v1_0_i/dlbf_o05/inst/dlbf_slave_cdc_i/xpm_cdc_gray_doutb0/src_gray_ff_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clkout4_primitive  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            vck190_v1_0_i/dlbf_o05/inst/dlbf_slave_cdc_i/xpm_cdc_gray_doutb0/dest_graysync_ff_reg[0][22]/D
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout1_primitive
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (MaxDelay Path 2.500ns)
  Data Path Delay:        1.626ns  (logic 0.121ns (7.442%)  route 1.505ns (92.558%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 2.500ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y222                                     0.000     0.000 r  vck190_v1_0_i/dlbf_o05/inst/dlbf_slave_cdc_i/xpm_cdc_gray_doutb0/src_gray_ff_reg[22]/C
    SLICE_X26Y222        FDRE (Prop_CFF2_SLICEL_C_Q)
                                                      0.121     0.121 r  vck190_v1_0_i/dlbf_o05/inst/dlbf_slave_cdc_i/xpm_cdc_gray_doutb0/src_gray_ff_reg[22]/Q
                         net (fo=1, routed)           1.505     1.626    vck190_v1_0_i/dlbf_o05/inst/dlbf_slave_cdc_i/xpm_cdc_gray_doutb0/async_path[22]
    SLICE_X29Y222        FDRE                                         r  vck190_v1_0_i/dlbf_o05/inst/dlbf_slave_cdc_i/xpm_cdc_gray_doutb0/dest_graysync_ff_reg[0][22]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    2.500     2.500    
    SLICE_X29Y222        FDRE (Setup_HFF2_SLICEM_C_D)
                                                      0.010     2.510    vck190_v1_0_i/dlbf_o05/inst/dlbf_slave_cdc_i/xpm_cdc_gray_doutb0/dest_graysync_ff_reg[0][22]
  -------------------------------------------------------------------
                         required time                          2.510    
                         arrival time                          -1.626    
  -------------------------------------------------------------------
                         slack                                  0.884    

Slack (MET) :             0.894ns  (required time - arrival time)
  Source:                 vck190_v1_0_i/ulbf_o22/inst/ulbf_slave_cdc_i/xpm_cdc_gray_doutb0/src_gray_ff_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clkout4_primitive  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            vck190_v1_0_i/ulbf_o22/inst/ulbf_slave_cdc_i/xpm_cdc_gray_doutb0/dest_graysync_ff_reg[0][4]/D
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout1_primitive
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (MaxDelay Path 2.500ns)
  Data Path Delay:        1.618ns  (logic 0.120ns (7.417%)  route 1.498ns (92.583%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 2.500ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X340Y275                                    0.000     0.000 r  vck190_v1_0_i/ulbf_o22/inst/ulbf_slave_cdc_i/xpm_cdc_gray_doutb0/src_gray_ff_reg[4]/C
    SLICE_X340Y275       FDRE (Prop_BFF2_SLICEL_C_Q)
                                                      0.120     0.120 r  vck190_v1_0_i/ulbf_o22/inst/ulbf_slave_cdc_i/xpm_cdc_gray_doutb0/src_gray_ff_reg[4]/Q
                         net (fo=1, routed)           1.498     1.618    vck190_v1_0_i/ulbf_o22/inst/ulbf_slave_cdc_i/xpm_cdc_gray_doutb0/async_path[4]
    SLICE_X340Y274       FDRE                                         r  vck190_v1_0_i/ulbf_o22/inst/ulbf_slave_cdc_i/xpm_cdc_gray_doutb0/dest_graysync_ff_reg[0][4]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    2.500     2.500    
    SLICE_X340Y274       FDRE (Setup_HFF2_SLICEL_C_D)
                                                      0.012     2.512    vck190_v1_0_i/ulbf_o22/inst/ulbf_slave_cdc_i/xpm_cdc_gray_doutb0/dest_graysync_ff_reg[0][4]
  -------------------------------------------------------------------
                         required time                          2.512    
                         arrival time                          -1.618    
  -------------------------------------------------------------------
                         slack                                  0.894    

Slack (MET) :             0.899ns  (required time - arrival time)
  Source:                 vck190_v1_0_i/dlbf_o02/inst/dlbf_slave_cdc_i/xpm_cdc_gray_doutb0/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clkout4_primitive  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            vck190_v1_0_i/dlbf_o02/inst/dlbf_slave_cdc_i/xpm_cdc_gray_doutb0/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout1_primitive
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (MaxDelay Path 2.500ns)
  Data Path Delay:        1.613ns  (logic 0.120ns (7.440%)  route 1.493ns (92.560%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 2.500ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y236                                     0.000     0.000 r  vck190_v1_0_i/dlbf_o02/inst/dlbf_slave_cdc_i/xpm_cdc_gray_doutb0/src_gray_ff_reg[1]/C
    SLICE_X20Y236        FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.120     0.120 r  vck190_v1_0_i/dlbf_o02/inst/dlbf_slave_cdc_i/xpm_cdc_gray_doutb0/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           1.493     1.613    vck190_v1_0_i/dlbf_o02/inst/dlbf_slave_cdc_i/xpm_cdc_gray_doutb0/async_path[1]
    SLICE_X8Y236         FDRE                                         r  vck190_v1_0_i/dlbf_o02/inst/dlbf_slave_cdc_i/xpm_cdc_gray_doutb0/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    2.500     2.500    
    SLICE_X8Y236         FDRE (Setup_HFF2_SLICEL_C_D)
                                                      0.012     2.512    vck190_v1_0_i/dlbf_o02/inst/dlbf_slave_cdc_i/xpm_cdc_gray_doutb0/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         required time                          2.512    
                         arrival time                          -1.613    
  -------------------------------------------------------------------
                         slack                                  0.899    

Slack (MET) :             0.903ns  (required time - arrival time)
  Source:                 vck190_v1_0_i/dlbf_o02/inst/dlbf_slave_cdc_i/xpm_cdc_gray_doutb1/src_gray_ff_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clkout4_primitive  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            vck190_v1_0_i/dlbf_o02/inst/dlbf_slave_cdc_i/xpm_cdc_gray_doutb1/dest_graysync_ff_reg[0][31]/D
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout1_primitive
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (MaxDelay Path 2.500ns)
  Data Path Delay:        1.609ns  (logic 0.119ns (7.396%)  route 1.490ns (92.604%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 2.500ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y235                                     0.000     0.000 r  vck190_v1_0_i/dlbf_o02/inst/dlbf_slave_cdc_i/xpm_cdc_gray_doutb1/src_gray_ff_reg[31]/C
    SLICE_X17Y235        FDRE (Prop_AFF2_SLICEM_C_Q)
                                                      0.119     0.119 r  vck190_v1_0_i/dlbf_o02/inst/dlbf_slave_cdc_i/xpm_cdc_gray_doutb1/src_gray_ff_reg[31]/Q
                         net (fo=1, routed)           1.490     1.609    vck190_v1_0_i/dlbf_o02/inst/dlbf_slave_cdc_i/xpm_cdc_gray_doutb1/async_path[31]
    SLICE_X12Y235        FDRE                                         r  vck190_v1_0_i/dlbf_o02/inst/dlbf_slave_cdc_i/xpm_cdc_gray_doutb1/dest_graysync_ff_reg[0][31]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    2.500     2.500    
    SLICE_X12Y235        FDRE (Setup_HFF2_SLICEL_C_D)
                                                      0.012     2.512    vck190_v1_0_i/dlbf_o02/inst/dlbf_slave_cdc_i/xpm_cdc_gray_doutb1/dest_graysync_ff_reg[0][31]
  -------------------------------------------------------------------
                         required time                          2.512    
                         arrival time                          -1.609    
  -------------------------------------------------------------------
                         slack                                  0.903    

Slack (MET) :             0.917ns  (required time - arrival time)
  Source:                 vck190_v1_0_i/dlbf_o02/inst/dlbf_slave_cdc_i/xpm_cdc_gray_doutb1/src_gray_ff_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clkout4_primitive  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            vck190_v1_0_i/dlbf_o02/inst/dlbf_slave_cdc_i/xpm_cdc_gray_doutb1/dest_graysync_ff_reg[0][20]/D
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout1_primitive
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (MaxDelay Path 2.500ns)
  Data Path Delay:        1.595ns  (logic 0.116ns (7.273%)  route 1.479ns (92.727%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 2.500ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y236                                     0.000     0.000 r  vck190_v1_0_i/dlbf_o02/inst/dlbf_slave_cdc_i/xpm_cdc_gray_doutb1/src_gray_ff_reg[20]/C
    SLICE_X17Y236        FDRE (Prop_FFF2_SLICEM_C_Q)
                                                      0.116     0.116 r  vck190_v1_0_i/dlbf_o02/inst/dlbf_slave_cdc_i/xpm_cdc_gray_doutb1/src_gray_ff_reg[20]/Q
                         net (fo=1, routed)           1.479     1.595    vck190_v1_0_i/dlbf_o02/inst/dlbf_slave_cdc_i/xpm_cdc_gray_doutb1/async_path[20]
    SLICE_X10Y233        FDRE                                         r  vck190_v1_0_i/dlbf_o02/inst/dlbf_slave_cdc_i/xpm_cdc_gray_doutb1/dest_graysync_ff_reg[0][20]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    2.500     2.500    
    SLICE_X10Y233        FDRE (Setup_HFF2_SLICEL_C_D)
                                                      0.012     2.512    vck190_v1_0_i/dlbf_o02/inst/dlbf_slave_cdc_i/xpm_cdc_gray_doutb1/dest_graysync_ff_reg[0][20]
  -------------------------------------------------------------------
                         required time                          2.512    
                         arrival time                          -1.595    
  -------------------------------------------------------------------
                         slack                                  0.917    





---------------------------------------------------------------------------------------------------
From Clock:  clkout1_primitive
  To Clock:  clkout4_primitive

Setup :            0  Failing Endpoints,  Worst Slack        8.367ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.367ns  (required time - arrival time)
  Source:                 vck190_v1_0_i/dlbf_coeffs_00/inst/plio_master_64b_cdc_i/xpm_cdc_gray_niter/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vck190_v1_0_i/dlbf_coeffs_00/inst/plio_master_64b_cdc_i/xpm_cdc_gray_niter/dest_graysync_ff_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by clkout4_primitive  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clkout4_primitive
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.645ns  (logic 0.120ns (7.295%)  route 1.525ns (92.705%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y283                                     0.000     0.000 r  vck190_v1_0_i/dlbf_coeffs_00/inst/plio_master_64b_cdc_i/xpm_cdc_gray_niter/src_gray_ff_reg[0]/C
    SLICE_X20Y283        FDRE (Prop_BFF2_SLICEL_C_Q)
                                                      0.120     0.120 r  vck190_v1_0_i/dlbf_coeffs_00/inst/plio_master_64b_cdc_i/xpm_cdc_gray_niter/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           1.525     1.645    vck190_v1_0_i/dlbf_coeffs_00/inst/plio_master_64b_cdc_i/xpm_cdc_gray_niter/async_path[0]
    SLICE_X14Y289        FDRE                                         r  vck190_v1_0_i/dlbf_coeffs_00/inst/plio_master_64b_cdc_i/xpm_cdc_gray_niter/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X14Y289        FDRE (Setup_HFF2_SLICEL_C_D)
                                                      0.012    10.012    vck190_v1_0_i/dlbf_coeffs_00/inst/plio_master_64b_cdc_i/xpm_cdc_gray_niter/dest_graysync_ff_reg[0][0]
  -------------------------------------------------------------------
                         required time                         10.012    
                         arrival time                          -1.645    
  -------------------------------------------------------------------
                         slack                                  8.367    

Slack (MET) :             8.533ns  (required time - arrival time)
  Source:                 vck190_v1_0_i/dlbf_coeffs_00/inst/plio_master_64b_cdc_i/xpm_cdc_gray_niter/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vck190_v1_0_i/dlbf_coeffs_00/inst/plio_master_64b_cdc_i/xpm_cdc_gray_niter/dest_graysync_ff_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by clkout4_primitive  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clkout4_primitive
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.477ns  (logic 0.119ns (8.057%)  route 1.358ns (91.943%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y281                                     0.000     0.000 r  vck190_v1_0_i/dlbf_coeffs_00/inst/plio_master_64b_cdc_i/xpm_cdc_gray_niter/src_gray_ff_reg[2]/C
    SLICE_X20Y281        FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.119     0.119 r  vck190_v1_0_i/dlbf_coeffs_00/inst/plio_master_64b_cdc_i/xpm_cdc_gray_niter/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           1.358     1.477    vck190_v1_0_i/dlbf_coeffs_00/inst/plio_master_64b_cdc_i/xpm_cdc_gray_niter/async_path[2]
    SLICE_X15Y286        FDRE                                         r  vck190_v1_0_i/dlbf_coeffs_00/inst/plio_master_64b_cdc_i/xpm_cdc_gray_niter/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X15Y286        FDRE (Setup_HFF2_SLICEM_C_D)
                                                      0.010    10.010    vck190_v1_0_i/dlbf_coeffs_00/inst/plio_master_64b_cdc_i/xpm_cdc_gray_niter/dest_graysync_ff_reg[0][2]
  -------------------------------------------------------------------
                         required time                         10.010    
                         arrival time                          -1.477    
  -------------------------------------------------------------------
                         slack                                  8.533    

Slack (MET) :             8.537ns  (required time - arrival time)
  Source:                 vck190_v1_0_i/dlbf_coeffs_00/inst/plio_master_64b_cdc_i/xpm_cdc_gray_niter/src_gray_ff_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vck190_v1_0_i/dlbf_coeffs_00/inst/plio_master_64b_cdc_i/xpm_cdc_gray_niter/dest_graysync_ff_reg[0][6]/D
                            (rising edge-triggered cell FDRE clocked by clkout4_primitive  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clkout4_primitive
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.475ns  (logic 0.120ns (8.136%)  route 1.355ns (91.864%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y284                                     0.000     0.000 r  vck190_v1_0_i/dlbf_coeffs_00/inst/plio_master_64b_cdc_i/xpm_cdc_gray_niter/src_gray_ff_reg[6]/C
    SLICE_X20Y284        FDRE (Prop_BFF2_SLICEL_C_Q)
                                                      0.120     0.120 r  vck190_v1_0_i/dlbf_coeffs_00/inst/plio_master_64b_cdc_i/xpm_cdc_gray_niter/src_gray_ff_reg[6]/Q
                         net (fo=1, routed)           1.355     1.475    vck190_v1_0_i/dlbf_coeffs_00/inst/plio_master_64b_cdc_i/xpm_cdc_gray_niter/async_path[6]
    SLICE_X18Y289        FDRE                                         r  vck190_v1_0_i/dlbf_coeffs_00/inst/plio_master_64b_cdc_i/xpm_cdc_gray_niter/dest_graysync_ff_reg[0][6]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X18Y289        FDRE (Setup_HFF2_SLICEL_C_D)
                                                      0.012    10.012    vck190_v1_0_i/dlbf_coeffs_00/inst/plio_master_64b_cdc_i/xpm_cdc_gray_niter/dest_graysync_ff_reg[0][6]
  -------------------------------------------------------------------
                         required time                         10.012    
                         arrival time                          -1.475    
  -------------------------------------------------------------------
                         slack                                  8.537    

Slack (MET) :             8.588ns  (required time - arrival time)
  Source:                 vck190_v1_0_i/dlbf_coeffs_00/inst/plio_master_64b_cdc_i/xpm_cdc_gray_block_size/src_gray_ff_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vck190_v1_0_i/dlbf_coeffs_00/inst/plio_master_64b_cdc_i/xpm_cdc_gray_block_size/dest_graysync_ff_reg[0][7]/D
                            (rising edge-triggered cell FDRE clocked by clkout4_primitive  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clkout4_primitive
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.422ns  (logic 0.122ns (8.579%)  route 1.300ns (91.421%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y285                                     0.000     0.000 r  vck190_v1_0_i/dlbf_coeffs_00/inst/plio_master_64b_cdc_i/xpm_cdc_gray_block_size/src_gray_ff_reg[7]/C
    SLICE_X22Y285        FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.122     0.122 r  vck190_v1_0_i/dlbf_coeffs_00/inst/plio_master_64b_cdc_i/xpm_cdc_gray_block_size/src_gray_ff_reg[7]/Q
                         net (fo=1, routed)           1.300     1.422    vck190_v1_0_i/dlbf_coeffs_00/inst/plio_master_64b_cdc_i/xpm_cdc_gray_block_size/async_path[7]
    SLICE_X19Y293        FDRE                                         r  vck190_v1_0_i/dlbf_coeffs_00/inst/plio_master_64b_cdc_i/xpm_cdc_gray_block_size/dest_graysync_ff_reg[0][7]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X19Y293        FDRE (Setup_HFF2_SLICEM_C_D)
                                                      0.010    10.010    vck190_v1_0_i/dlbf_coeffs_00/inst/plio_master_64b_cdc_i/xpm_cdc_gray_block_size/dest_graysync_ff_reg[0][7]
  -------------------------------------------------------------------
                         required time                         10.010    
                         arrival time                          -1.422    
  -------------------------------------------------------------------
                         slack                                  8.588    

Slack (MET) :             8.588ns  (required time - arrival time)
  Source:                 vck190_v1_0_i/dlbf_coeffs_07/inst/plio_master_64b_cdc_i/xpm_cdc_gray_block_size/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vck190_v1_0_i/dlbf_coeffs_07/inst/plio_master_64b_cdc_i/xpm_cdc_gray_block_size/dest_graysync_ff_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by clkout4_primitive  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clkout4_primitive
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.422ns  (logic 0.118ns (8.298%)  route 1.304ns (91.702%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y266                                     0.000     0.000 r  vck190_v1_0_i/dlbf_coeffs_07/inst/plio_master_64b_cdc_i/xpm_cdc_gray_block_size/src_gray_ff_reg[2]/C
    SLICE_X22Y266        FDRE (Prop_FFF2_SLICEL_C_Q)
                                                      0.118     0.118 r  vck190_v1_0_i/dlbf_coeffs_07/inst/plio_master_64b_cdc_i/xpm_cdc_gray_block_size/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           1.304     1.422    vck190_v1_0_i/dlbf_coeffs_07/inst/plio_master_64b_cdc_i/xpm_cdc_gray_block_size/async_path[2]
    SLICE_X23Y272        FDRE                                         r  vck190_v1_0_i/dlbf_coeffs_07/inst/plio_master_64b_cdc_i/xpm_cdc_gray_block_size/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X23Y272        FDRE (Setup_HFF2_SLICEM_C_D)
                                                      0.010    10.010    vck190_v1_0_i/dlbf_coeffs_07/inst/plio_master_64b_cdc_i/xpm_cdc_gray_block_size/dest_graysync_ff_reg[0][2]
  -------------------------------------------------------------------
                         required time                         10.010    
                         arrival time                          -1.422    
  -------------------------------------------------------------------
                         slack                                  8.588    

Slack (MET) :             8.598ns  (required time - arrival time)
  Source:                 vck190_v1_0_i/dlbf_o05/inst/dlbf_slave_cdc_i/xpm_cdc_gray_max_iter/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vck190_v1_0_i/dlbf_o05/inst/dlbf_slave_cdc_i/xpm_cdc_gray_max_iter/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by clkout4_primitive  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clkout4_primitive
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.413ns  (logic 0.121ns (8.563%)  route 1.292ns (91.437%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y222                                     0.000     0.000 r  vck190_v1_0_i/dlbf_o05/inst/dlbf_slave_cdc_i/xpm_cdc_gray_max_iter/src_gray_ff_reg[1]/C
    SLICE_X14Y222        FDRE (Prop_CFF2_SLICEL_C_Q)
                                                      0.121     0.121 r  vck190_v1_0_i/dlbf_o05/inst/dlbf_slave_cdc_i/xpm_cdc_gray_max_iter/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           1.292     1.413    vck190_v1_0_i/dlbf_o05/inst/dlbf_slave_cdc_i/xpm_cdc_gray_max_iter/async_path[1]
    SLICE_X10Y221        FDRE                                         r  vck190_v1_0_i/dlbf_o05/inst/dlbf_slave_cdc_i/xpm_cdc_gray_max_iter/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X10Y221        FDRE (Setup_CFF2_SLICEL_C_D)
                                                      0.011    10.011    vck190_v1_0_i/dlbf_o05/inst/dlbf_slave_cdc_i/xpm_cdc_gray_max_iter/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         required time                         10.011    
                         arrival time                          -1.413    
  -------------------------------------------------------------------
                         slack                                  8.598    

Slack (MET) :             8.599ns  (required time - arrival time)
  Source:                 vck190_v1_0_i/dlbf_o05/inst/dlbf_slave_cdc_i/xpm_cdc_gray_max_iter/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vck190_v1_0_i/dlbf_o05/inst/dlbf_slave_cdc_i/xpm_cdc_gray_max_iter/dest_graysync_ff_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by clkout4_primitive  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clkout4_primitive
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.411ns  (logic 0.119ns (8.434%)  route 1.292ns (91.566%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y222                                     0.000     0.000 r  vck190_v1_0_i/dlbf_o05/inst/dlbf_slave_cdc_i/xpm_cdc_gray_max_iter/src_gray_ff_reg[2]/C
    SLICE_X14Y222        FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.119     0.119 r  vck190_v1_0_i/dlbf_o05/inst/dlbf_slave_cdc_i/xpm_cdc_gray_max_iter/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           1.292     1.411    vck190_v1_0_i/dlbf_o05/inst/dlbf_slave_cdc_i/xpm_cdc_gray_max_iter/async_path[2]
    SLICE_X9Y221         FDRE                                         r  vck190_v1_0_i/dlbf_o05/inst/dlbf_slave_cdc_i/xpm_cdc_gray_max_iter/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X9Y221         FDRE (Setup_HFF2_SLICEM_C_D)
                                                      0.010    10.010    vck190_v1_0_i/dlbf_o05/inst/dlbf_slave_cdc_i/xpm_cdc_gray_max_iter/dest_graysync_ff_reg[0][2]
  -------------------------------------------------------------------
                         required time                         10.010    
                         arrival time                          -1.411    
  -------------------------------------------------------------------
                         slack                                  8.599    

Slack (MET) :             8.610ns  (required time - arrival time)
  Source:                 vck190_v1_0_i/dlbf_coeffs_07/inst/plio_master_64b_cdc_i/xpm_cdc_gray_rollover_addr/src_gray_ff_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vck190_v1_0_i/dlbf_coeffs_07/inst/plio_master_64b_cdc_i/xpm_cdc_gray_rollover_addr/dest_graysync_ff_reg[0][7]/D
                            (rising edge-triggered cell FDRE clocked by clkout4_primitive  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clkout4_primitive
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.401ns  (logic 0.118ns (8.423%)  route 1.283ns (91.577%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y265                                     0.000     0.000 r  vck190_v1_0_i/dlbf_coeffs_07/inst/plio_master_64b_cdc_i/xpm_cdc_gray_rollover_addr/src_gray_ff_reg[7]/C
    SLICE_X23Y265        FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.118     0.118 r  vck190_v1_0_i/dlbf_coeffs_07/inst/plio_master_64b_cdc_i/xpm_cdc_gray_rollover_addr/src_gray_ff_reg[7]/Q
                         net (fo=1, routed)           1.283     1.401    vck190_v1_0_i/dlbf_coeffs_07/inst/plio_master_64b_cdc_i/xpm_cdc_gray_rollover_addr/async_path[7]
    SLICE_X22Y265        FDRE                                         r  vck190_v1_0_i/dlbf_coeffs_07/inst/plio_master_64b_cdc_i/xpm_cdc_gray_rollover_addr/dest_graysync_ff_reg[0][7]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X22Y265        FDRE (Setup_EFF2_SLICEL_C_D)
                                                      0.011    10.011    vck190_v1_0_i/dlbf_coeffs_07/inst/plio_master_64b_cdc_i/xpm_cdc_gray_rollover_addr/dest_graysync_ff_reg[0][7]
  -------------------------------------------------------------------
                         required time                         10.011    
                         arrival time                          -1.401    
  -------------------------------------------------------------------
                         slack                                  8.610    

Slack (MET) :             8.628ns  (required time - arrival time)
  Source:                 vck190_v1_0_i/dlbf_data_00/inst/plio_master_64b_cdc_i/xpm_cdc_gray_block_size/src_gray_ff_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vck190_v1_0_i/dlbf_data_00/inst/plio_master_64b_cdc_i/xpm_cdc_gray_block_size/dest_graysync_ff_reg[0][10]/D
                            (rising edge-triggered cell FDRE clocked by clkout4_primitive  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clkout4_primitive
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.382ns  (logic 0.120ns (8.683%)  route 1.262ns (91.317%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y255                                     0.000     0.000 r  vck190_v1_0_i/dlbf_data_00/inst/plio_master_64b_cdc_i/xpm_cdc_gray_block_size/src_gray_ff_reg[10]/C
    SLICE_X14Y255        FDRE (Prop_BFF2_SLICEL_C_Q)
                                                      0.120     0.120 r  vck190_v1_0_i/dlbf_data_00/inst/plio_master_64b_cdc_i/xpm_cdc_gray_block_size/src_gray_ff_reg[10]/Q
                         net (fo=1, routed)           1.262     1.382    vck190_v1_0_i/dlbf_data_00/inst/plio_master_64b_cdc_i/xpm_cdc_gray_block_size/async_path[10]
    SLICE_X13Y264        FDRE                                         r  vck190_v1_0_i/dlbf_data_00/inst/plio_master_64b_cdc_i/xpm_cdc_gray_block_size/dest_graysync_ff_reg[0][10]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X13Y264        FDRE (Setup_HFF2_SLICEM_C_D)
                                                      0.010    10.010    vck190_v1_0_i/dlbf_data_00/inst/plio_master_64b_cdc_i/xpm_cdc_gray_block_size/dest_graysync_ff_reg[0][10]
  -------------------------------------------------------------------
                         required time                         10.010    
                         arrival time                          -1.382    
  -------------------------------------------------------------------
                         slack                                  8.628    

Slack (MET) :             8.630ns  (required time - arrival time)
  Source:                 vck190_v1_0_i/ulbf_coeffs_22/inst/plio_master_64b_cdc_i/xpm_cdc_gray_niter/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vck190_v1_0_i/ulbf_coeffs_22/inst/plio_master_64b_cdc_i/xpm_cdc_gray_niter/dest_graysync_ff_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by clkout4_primitive  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clkout4_primitive
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.382ns  (logic 0.120ns (8.683%)  route 1.262ns (91.317%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X338Y261                                    0.000     0.000 r  vck190_v1_0_i/ulbf_coeffs_22/inst/plio_master_64b_cdc_i/xpm_cdc_gray_niter/src_gray_ff_reg[0]/C
    SLICE_X338Y261       FDRE (Prop_BFF2_SLICEL_C_Q)
                                                      0.120     0.120 r  vck190_v1_0_i/ulbf_coeffs_22/inst/plio_master_64b_cdc_i/xpm_cdc_gray_niter/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           1.262     1.382    vck190_v1_0_i/ulbf_coeffs_22/inst/plio_master_64b_cdc_i/xpm_cdc_gray_niter/async_path[0]
    SLICE_X342Y270       FDRE                                         r  vck190_v1_0_i/ulbf_coeffs_22/inst/plio_master_64b_cdc_i/xpm_cdc_gray_niter/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X342Y270       FDRE (Setup_HFF2_SLICEL_C_D)
                                                      0.012    10.012    vck190_v1_0_i/ulbf_coeffs_22/inst/plio_master_64b_cdc_i/xpm_cdc_gray_niter/dest_graysync_ff_reg[0][0]
  -------------------------------------------------------------------
                         required time                         10.012    
                         arrival time                          -1.382    
  -------------------------------------------------------------------
                         slack                                  8.630    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clkout4_primitive
  To Clock:  clkout4_primitive

Setup :            0  Failing Endpoints,  Worst Slack        0.760ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.037ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.760ns  (required time - arrival time)
  Source:                 vck190_v1_0_i/ai_engine_0/inst/ai_pl_ch_33/inst/reset_n_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout4_primitive  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            vck190_v1_0_i/ai_engine_0/inst/ai_pl_ch_33/inst/ai2pl_wrapper_64/mrs_s0/rd_ptr_reg[0]/CLR
                            (recovery check against rising-edge clock clkout4_primitive  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            2.500ns  (clkout4_primitive rise@2.500ns - clkout4_primitive rise@0.000ns)
  Data Path Delay:        1.015ns  (logic 0.119ns (11.724%)  route 0.896ns (88.276%))
  Logic Levels:           0  
  Clock Path Skew:        -0.336ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.537ns = ( 8.037 - 2.500 ) 
    Source Clock Delay      (SCD):    6.548ns
    Clock Pessimism Removal (CPR):    0.675ns
  Clock Uncertainty:      0.129ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.258ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      3.960ns (routing 1.654ns, distribution 2.306ns)
  Clock Net Delay (Destination): 3.344ns (routing 1.472ns, distribution 1.872ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout4_primitive rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y6         BUFG_PS                      0.000     0.000 r  vck190_v1_0_i/ps_cips/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.985     1.985    vck190_v1_0_i/pl_clkwiz/inst/clock_primitive_inst/clk_in1
    MMCM_X11Y0           MMCME5 (Prop_MMCM_CLKIN1_CLKOUT3)
                                                      0.025     2.010 r  vck190_v1_0_i/pl_clkwiz/inst/clock_primitive_inst/MMCME5_inst/CLKOUT3
                         net (fo=1, routed)           0.492     2.502    vck190_v1_0_i/pl_clkwiz/inst/clock_primitive_inst/clkout4_primitive
    BUFGCE_X11Y22        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.086     2.588 r  vck190_v1_0_i/pl_clkwiz/inst/clock_primitive_inst/BUFG_clkout4_inst/O
    X5Y2 (CLOCK_ROOT)    net (fo=191467, routed)      3.960     6.548    vck190_v1_0_i/ai_engine_0/inst/ai_pl_ch_33/inst/m_axis_aclk
    SLICE_X332Y318       FDRE                                         r  vck190_v1_0_i/ai_engine_0/inst/ai_pl_ch_33/inst/reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X332Y318       FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.119     6.667 r  vck190_v1_0_i/ai_engine_0/inst/ai_pl_ch_33/inst/reset_n_reg/Q
                         net (fo=12, routed)          0.896     7.563    vck190_v1_0_i/ai_engine_0/inst/ai_pl_ch_33/inst/ai2pl_wrapper_64/mrs_s0/reset_n
    SLICE_X321Y320       FDCE                                         f  vck190_v1_0_i/ai_engine_0/inst/ai_pl_ch_33/inst/ai2pl_wrapper_64/mrs_s0/rd_ptr_reg[0]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clkout4_primitive rise edge)
                                                      2.500     2.500 r  
    BUFG_PS_X0Y6         BUFG_PS                      0.000     2.500 r  vck190_v1_0_i/ps_cips/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.762     4.262    vck190_v1_0_i/pl_clkwiz/inst/clock_primitive_inst/clk_in1
    MMCM_X11Y0           MMCME5 (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -0.044     4.218 r  vck190_v1_0_i/pl_clkwiz/inst/clock_primitive_inst/MMCME5_inst/CLKOUT3
                         net (fo=1, routed)           0.410     4.628    vck190_v1_0_i/pl_clkwiz/inst/clock_primitive_inst/clkout4_primitive
    BUFGCE_X11Y22        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.065     4.693 r  vck190_v1_0_i/pl_clkwiz/inst/clock_primitive_inst/BUFG_clkout4_inst/O
    X5Y2 (CLOCK_ROOT)    net (fo=191467, routed)      3.344     8.037    vck190_v1_0_i/ai_engine_0/inst/ai_pl_ch_33/inst/ai2pl_wrapper_64/mrs_s0/clk
    SLICE_X321Y320       FDCE                                         r  vck190_v1_0_i/ai_engine_0/inst/ai_pl_ch_33/inst/ai2pl_wrapper_64/mrs_s0/rd_ptr_reg[0]/C
                         clock pessimism              0.675     8.712    
                         clock uncertainty           -0.129     8.583    
    SLICE_X321Y320       FDCE (Recov_CFF2_SLICEM_C_CLR)
                                                     -0.260     8.323    vck190_v1_0_i/ai_engine_0/inst/ai_pl_ch_33/inst/ai2pl_wrapper_64/mrs_s0/rd_ptr_reg[0]
  -------------------------------------------------------------------
                         required time                          8.323    
                         arrival time                          -7.563    
  -------------------------------------------------------------------
                         slack                                  0.760    

Slack (MET) :             0.760ns  (required time - arrival time)
  Source:                 vck190_v1_0_i/ai_engine_0/inst/ai_pl_ch_33/inst/reset_n_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout4_primitive  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            vck190_v1_0_i/ai_engine_0/inst/ai_pl_ch_33/inst/ai2pl_wrapper_64/mrs_s0/rd_ptr_reg[1]/CLR
                            (recovery check against rising-edge clock clkout4_primitive  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            2.500ns  (clkout4_primitive rise@2.500ns - clkout4_primitive rise@0.000ns)
  Data Path Delay:        1.015ns  (logic 0.119ns (11.724%)  route 0.896ns (88.276%))
  Logic Levels:           0  
  Clock Path Skew:        -0.336ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.537ns = ( 8.037 - 2.500 ) 
    Source Clock Delay      (SCD):    6.548ns
    Clock Pessimism Removal (CPR):    0.675ns
  Clock Uncertainty:      0.129ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.258ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      3.960ns (routing 1.654ns, distribution 2.306ns)
  Clock Net Delay (Destination): 3.344ns (routing 1.472ns, distribution 1.872ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout4_primitive rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y6         BUFG_PS                      0.000     0.000 r  vck190_v1_0_i/ps_cips/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.985     1.985    vck190_v1_0_i/pl_clkwiz/inst/clock_primitive_inst/clk_in1
    MMCM_X11Y0           MMCME5 (Prop_MMCM_CLKIN1_CLKOUT3)
                                                      0.025     2.010 r  vck190_v1_0_i/pl_clkwiz/inst/clock_primitive_inst/MMCME5_inst/CLKOUT3
                         net (fo=1, routed)           0.492     2.502    vck190_v1_0_i/pl_clkwiz/inst/clock_primitive_inst/clkout4_primitive
    BUFGCE_X11Y22        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.086     2.588 r  vck190_v1_0_i/pl_clkwiz/inst/clock_primitive_inst/BUFG_clkout4_inst/O
    X5Y2 (CLOCK_ROOT)    net (fo=191467, routed)      3.960     6.548    vck190_v1_0_i/ai_engine_0/inst/ai_pl_ch_33/inst/m_axis_aclk
    SLICE_X332Y318       FDRE                                         r  vck190_v1_0_i/ai_engine_0/inst/ai_pl_ch_33/inst/reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X332Y318       FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.119     6.667 r  vck190_v1_0_i/ai_engine_0/inst/ai_pl_ch_33/inst/reset_n_reg/Q
                         net (fo=12, routed)          0.896     7.563    vck190_v1_0_i/ai_engine_0/inst/ai_pl_ch_33/inst/ai2pl_wrapper_64/mrs_s0/reset_n
    SLICE_X321Y320       FDCE                                         f  vck190_v1_0_i/ai_engine_0/inst/ai_pl_ch_33/inst/ai2pl_wrapper_64/mrs_s0/rd_ptr_reg[1]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clkout4_primitive rise edge)
                                                      2.500     2.500 r  
    BUFG_PS_X0Y6         BUFG_PS                      0.000     2.500 r  vck190_v1_0_i/ps_cips/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.762     4.262    vck190_v1_0_i/pl_clkwiz/inst/clock_primitive_inst/clk_in1
    MMCM_X11Y0           MMCME5 (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -0.044     4.218 r  vck190_v1_0_i/pl_clkwiz/inst/clock_primitive_inst/MMCME5_inst/CLKOUT3
                         net (fo=1, routed)           0.410     4.628    vck190_v1_0_i/pl_clkwiz/inst/clock_primitive_inst/clkout4_primitive
    BUFGCE_X11Y22        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.065     4.693 r  vck190_v1_0_i/pl_clkwiz/inst/clock_primitive_inst/BUFG_clkout4_inst/O
    X5Y2 (CLOCK_ROOT)    net (fo=191467, routed)      3.344     8.037    vck190_v1_0_i/ai_engine_0/inst/ai_pl_ch_33/inst/ai2pl_wrapper_64/mrs_s0/clk
    SLICE_X321Y320       FDCE                                         r  vck190_v1_0_i/ai_engine_0/inst/ai_pl_ch_33/inst/ai2pl_wrapper_64/mrs_s0/rd_ptr_reg[1]/C
                         clock pessimism              0.675     8.712    
                         clock uncertainty           -0.129     8.583    
    SLICE_X321Y320       FDCE (Recov_DFF2_SLICEM_C_CLR)
                                                     -0.260     8.323    vck190_v1_0_i/ai_engine_0/inst/ai_pl_ch_33/inst/ai2pl_wrapper_64/mrs_s0/rd_ptr_reg[1]
  -------------------------------------------------------------------
                         required time                          8.323    
                         arrival time                          -7.563    
  -------------------------------------------------------------------
                         slack                                  0.760    

Slack (MET) :             0.760ns  (required time - arrival time)
  Source:                 vck190_v1_0_i/ai_engine_0/inst/ai_pl_ch_33/inst/reset_n_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout4_primitive  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            vck190_v1_0_i/ai_engine_0/inst/ai_pl_ch_33/inst/ai2pl_wrapper_64/mrs_s0/rd_ptr_reg[2]/CLR
                            (recovery check against rising-edge clock clkout4_primitive  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            2.500ns  (clkout4_primitive rise@2.500ns - clkout4_primitive rise@0.000ns)
  Data Path Delay:        1.015ns  (logic 0.119ns (11.724%)  route 0.896ns (88.276%))
  Logic Levels:           0  
  Clock Path Skew:        -0.336ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.537ns = ( 8.037 - 2.500 ) 
    Source Clock Delay      (SCD):    6.548ns
    Clock Pessimism Removal (CPR):    0.675ns
  Clock Uncertainty:      0.129ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.258ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      3.960ns (routing 1.654ns, distribution 2.306ns)
  Clock Net Delay (Destination): 3.344ns (routing 1.472ns, distribution 1.872ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout4_primitive rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y6         BUFG_PS                      0.000     0.000 r  vck190_v1_0_i/ps_cips/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.985     1.985    vck190_v1_0_i/pl_clkwiz/inst/clock_primitive_inst/clk_in1
    MMCM_X11Y0           MMCME5 (Prop_MMCM_CLKIN1_CLKOUT3)
                                                      0.025     2.010 r  vck190_v1_0_i/pl_clkwiz/inst/clock_primitive_inst/MMCME5_inst/CLKOUT3
                         net (fo=1, routed)           0.492     2.502    vck190_v1_0_i/pl_clkwiz/inst/clock_primitive_inst/clkout4_primitive
    BUFGCE_X11Y22        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.086     2.588 r  vck190_v1_0_i/pl_clkwiz/inst/clock_primitive_inst/BUFG_clkout4_inst/O
    X5Y2 (CLOCK_ROOT)    net (fo=191467, routed)      3.960     6.548    vck190_v1_0_i/ai_engine_0/inst/ai_pl_ch_33/inst/m_axis_aclk
    SLICE_X332Y318       FDRE                                         r  vck190_v1_0_i/ai_engine_0/inst/ai_pl_ch_33/inst/reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X332Y318       FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.119     6.667 r  vck190_v1_0_i/ai_engine_0/inst/ai_pl_ch_33/inst/reset_n_reg/Q
                         net (fo=12, routed)          0.896     7.563    vck190_v1_0_i/ai_engine_0/inst/ai_pl_ch_33/inst/ai2pl_wrapper_64/mrs_s0/reset_n
    SLICE_X321Y320       FDCE                                         f  vck190_v1_0_i/ai_engine_0/inst/ai_pl_ch_33/inst/ai2pl_wrapper_64/mrs_s0/rd_ptr_reg[2]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clkout4_primitive rise edge)
                                                      2.500     2.500 r  
    BUFG_PS_X0Y6         BUFG_PS                      0.000     2.500 r  vck190_v1_0_i/ps_cips/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.762     4.262    vck190_v1_0_i/pl_clkwiz/inst/clock_primitive_inst/clk_in1
    MMCM_X11Y0           MMCME5 (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -0.044     4.218 r  vck190_v1_0_i/pl_clkwiz/inst/clock_primitive_inst/MMCME5_inst/CLKOUT3
                         net (fo=1, routed)           0.410     4.628    vck190_v1_0_i/pl_clkwiz/inst/clock_primitive_inst/clkout4_primitive
    BUFGCE_X11Y22        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.065     4.693 r  vck190_v1_0_i/pl_clkwiz/inst/clock_primitive_inst/BUFG_clkout4_inst/O
    X5Y2 (CLOCK_ROOT)    net (fo=191467, routed)      3.344     8.037    vck190_v1_0_i/ai_engine_0/inst/ai_pl_ch_33/inst/ai2pl_wrapper_64/mrs_s0/clk
    SLICE_X321Y320       FDCE                                         r  vck190_v1_0_i/ai_engine_0/inst/ai_pl_ch_33/inst/ai2pl_wrapper_64/mrs_s0/rd_ptr_reg[2]/C
                         clock pessimism              0.675     8.712    
                         clock uncertainty           -0.129     8.583    
    SLICE_X321Y320       FDCE (Recov_DFF_SLICEM_C_CLR)
                                                     -0.260     8.323    vck190_v1_0_i/ai_engine_0/inst/ai_pl_ch_33/inst/ai2pl_wrapper_64/mrs_s0/rd_ptr_reg[2]
  -------------------------------------------------------------------
                         required time                          8.323    
                         arrival time                          -7.563    
  -------------------------------------------------------------------
                         slack                                  0.760    

Slack (MET) :             0.760ns  (required time - arrival time)
  Source:                 vck190_v1_0_i/ai_engine_0/inst/ai_pl_ch_33/inst/reset_n_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout4_primitive  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            vck190_v1_0_i/ai_engine_0/inst/ai_pl_ch_33/inst/ai2pl_wrapper_64/mrs_s0/wr_ptr_reg[0]/CLR
                            (recovery check against rising-edge clock clkout4_primitive  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            2.500ns  (clkout4_primitive rise@2.500ns - clkout4_primitive rise@0.000ns)
  Data Path Delay:        1.015ns  (logic 0.119ns (11.724%)  route 0.896ns (88.276%))
  Logic Levels:           0  
  Clock Path Skew:        -0.336ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.537ns = ( 8.037 - 2.500 ) 
    Source Clock Delay      (SCD):    6.548ns
    Clock Pessimism Removal (CPR):    0.675ns
  Clock Uncertainty:      0.129ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.258ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      3.960ns (routing 1.654ns, distribution 2.306ns)
  Clock Net Delay (Destination): 3.344ns (routing 1.472ns, distribution 1.872ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout4_primitive rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y6         BUFG_PS                      0.000     0.000 r  vck190_v1_0_i/ps_cips/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.985     1.985    vck190_v1_0_i/pl_clkwiz/inst/clock_primitive_inst/clk_in1
    MMCM_X11Y0           MMCME5 (Prop_MMCM_CLKIN1_CLKOUT3)
                                                      0.025     2.010 r  vck190_v1_0_i/pl_clkwiz/inst/clock_primitive_inst/MMCME5_inst/CLKOUT3
                         net (fo=1, routed)           0.492     2.502    vck190_v1_0_i/pl_clkwiz/inst/clock_primitive_inst/clkout4_primitive
    BUFGCE_X11Y22        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.086     2.588 r  vck190_v1_0_i/pl_clkwiz/inst/clock_primitive_inst/BUFG_clkout4_inst/O
    X5Y2 (CLOCK_ROOT)    net (fo=191467, routed)      3.960     6.548    vck190_v1_0_i/ai_engine_0/inst/ai_pl_ch_33/inst/m_axis_aclk
    SLICE_X332Y318       FDRE                                         r  vck190_v1_0_i/ai_engine_0/inst/ai_pl_ch_33/inst/reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X332Y318       FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.119     6.667 r  vck190_v1_0_i/ai_engine_0/inst/ai_pl_ch_33/inst/reset_n_reg/Q
                         net (fo=12, routed)          0.896     7.563    vck190_v1_0_i/ai_engine_0/inst/ai_pl_ch_33/inst/ai2pl_wrapper_64/mrs_s0/reset_n
    SLICE_X321Y320       FDCE                                         f  vck190_v1_0_i/ai_engine_0/inst/ai_pl_ch_33/inst/ai2pl_wrapper_64/mrs_s0/wr_ptr_reg[0]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clkout4_primitive rise edge)
                                                      2.500     2.500 r  
    BUFG_PS_X0Y6         BUFG_PS                      0.000     2.500 r  vck190_v1_0_i/ps_cips/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.762     4.262    vck190_v1_0_i/pl_clkwiz/inst/clock_primitive_inst/clk_in1
    MMCM_X11Y0           MMCME5 (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -0.044     4.218 r  vck190_v1_0_i/pl_clkwiz/inst/clock_primitive_inst/MMCME5_inst/CLKOUT3
                         net (fo=1, routed)           0.410     4.628    vck190_v1_0_i/pl_clkwiz/inst/clock_primitive_inst/clkout4_primitive
    BUFGCE_X11Y22        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.065     4.693 r  vck190_v1_0_i/pl_clkwiz/inst/clock_primitive_inst/BUFG_clkout4_inst/O
    X5Y2 (CLOCK_ROOT)    net (fo=191467, routed)      3.344     8.037    vck190_v1_0_i/ai_engine_0/inst/ai_pl_ch_33/inst/ai2pl_wrapper_64/mrs_s0/clk
    SLICE_X321Y320       FDCE                                         r  vck190_v1_0_i/ai_engine_0/inst/ai_pl_ch_33/inst/ai2pl_wrapper_64/mrs_s0/wr_ptr_reg[0]/C
                         clock pessimism              0.675     8.712    
                         clock uncertainty           -0.129     8.583    
    SLICE_X321Y320       FDCE (Recov_AFF2_SLICEM_C_CLR)
                                                     -0.260     8.323    vck190_v1_0_i/ai_engine_0/inst/ai_pl_ch_33/inst/ai2pl_wrapper_64/mrs_s0/wr_ptr_reg[0]
  -------------------------------------------------------------------
                         required time                          8.323    
                         arrival time                          -7.563    
  -------------------------------------------------------------------
                         slack                                  0.760    

Slack (MET) :             0.760ns  (required time - arrival time)
  Source:                 vck190_v1_0_i/ai_engine_0/inst/ai_pl_ch_33/inst/reset_n_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout4_primitive  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            vck190_v1_0_i/ai_engine_0/inst/ai_pl_ch_33/inst/ai2pl_wrapper_64/mrs_s0/wr_ptr_reg[1]/CLR
                            (recovery check against rising-edge clock clkout4_primitive  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            2.500ns  (clkout4_primitive rise@2.500ns - clkout4_primitive rise@0.000ns)
  Data Path Delay:        1.015ns  (logic 0.119ns (11.724%)  route 0.896ns (88.276%))
  Logic Levels:           0  
  Clock Path Skew:        -0.336ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.537ns = ( 8.037 - 2.500 ) 
    Source Clock Delay      (SCD):    6.548ns
    Clock Pessimism Removal (CPR):    0.675ns
  Clock Uncertainty:      0.129ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.258ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      3.960ns (routing 1.654ns, distribution 2.306ns)
  Clock Net Delay (Destination): 3.344ns (routing 1.472ns, distribution 1.872ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout4_primitive rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y6         BUFG_PS                      0.000     0.000 r  vck190_v1_0_i/ps_cips/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.985     1.985    vck190_v1_0_i/pl_clkwiz/inst/clock_primitive_inst/clk_in1
    MMCM_X11Y0           MMCME5 (Prop_MMCM_CLKIN1_CLKOUT3)
                                                      0.025     2.010 r  vck190_v1_0_i/pl_clkwiz/inst/clock_primitive_inst/MMCME5_inst/CLKOUT3
                         net (fo=1, routed)           0.492     2.502    vck190_v1_0_i/pl_clkwiz/inst/clock_primitive_inst/clkout4_primitive
    BUFGCE_X11Y22        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.086     2.588 r  vck190_v1_0_i/pl_clkwiz/inst/clock_primitive_inst/BUFG_clkout4_inst/O
    X5Y2 (CLOCK_ROOT)    net (fo=191467, routed)      3.960     6.548    vck190_v1_0_i/ai_engine_0/inst/ai_pl_ch_33/inst/m_axis_aclk
    SLICE_X332Y318       FDRE                                         r  vck190_v1_0_i/ai_engine_0/inst/ai_pl_ch_33/inst/reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X332Y318       FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.119     6.667 r  vck190_v1_0_i/ai_engine_0/inst/ai_pl_ch_33/inst/reset_n_reg/Q
                         net (fo=12, routed)          0.896     7.563    vck190_v1_0_i/ai_engine_0/inst/ai_pl_ch_33/inst/ai2pl_wrapper_64/mrs_s0/reset_n
    SLICE_X321Y320       FDCE                                         f  vck190_v1_0_i/ai_engine_0/inst/ai_pl_ch_33/inst/ai2pl_wrapper_64/mrs_s0/wr_ptr_reg[1]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clkout4_primitive rise edge)
                                                      2.500     2.500 r  
    BUFG_PS_X0Y6         BUFG_PS                      0.000     2.500 r  vck190_v1_0_i/ps_cips/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.762     4.262    vck190_v1_0_i/pl_clkwiz/inst/clock_primitive_inst/clk_in1
    MMCM_X11Y0           MMCME5 (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -0.044     4.218 r  vck190_v1_0_i/pl_clkwiz/inst/clock_primitive_inst/MMCME5_inst/CLKOUT3
                         net (fo=1, routed)           0.410     4.628    vck190_v1_0_i/pl_clkwiz/inst/clock_primitive_inst/clkout4_primitive
    BUFGCE_X11Y22        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.065     4.693 r  vck190_v1_0_i/pl_clkwiz/inst/clock_primitive_inst/BUFG_clkout4_inst/O
    X5Y2 (CLOCK_ROOT)    net (fo=191467, routed)      3.344     8.037    vck190_v1_0_i/ai_engine_0/inst/ai_pl_ch_33/inst/ai2pl_wrapper_64/mrs_s0/clk
    SLICE_X321Y320       FDCE                                         r  vck190_v1_0_i/ai_engine_0/inst/ai_pl_ch_33/inst/ai2pl_wrapper_64/mrs_s0/wr_ptr_reg[1]/C
                         clock pessimism              0.675     8.712    
                         clock uncertainty           -0.129     8.583    
    SLICE_X321Y320       FDCE (Recov_BFF2_SLICEM_C_CLR)
                                                     -0.260     8.323    vck190_v1_0_i/ai_engine_0/inst/ai_pl_ch_33/inst/ai2pl_wrapper_64/mrs_s0/wr_ptr_reg[1]
  -------------------------------------------------------------------
                         required time                          8.323    
                         arrival time                          -7.563    
  -------------------------------------------------------------------
                         slack                                  0.760    

Slack (MET) :             0.760ns  (required time - arrival time)
  Source:                 vck190_v1_0_i/ai_engine_0/inst/ai_pl_ch_33/inst/reset_n_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout4_primitive  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            vck190_v1_0_i/ai_engine_0/inst/ai_pl_ch_33/inst/ai2pl_wrapper_64/mrs_s0/wr_ptr_reg[2]/CLR
                            (recovery check against rising-edge clock clkout4_primitive  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            2.500ns  (clkout4_primitive rise@2.500ns - clkout4_primitive rise@0.000ns)
  Data Path Delay:        1.015ns  (logic 0.119ns (11.724%)  route 0.896ns (88.276%))
  Logic Levels:           0  
  Clock Path Skew:        -0.336ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.537ns = ( 8.037 - 2.500 ) 
    Source Clock Delay      (SCD):    6.548ns
    Clock Pessimism Removal (CPR):    0.675ns
  Clock Uncertainty:      0.129ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.258ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      3.960ns (routing 1.654ns, distribution 2.306ns)
  Clock Net Delay (Destination): 3.344ns (routing 1.472ns, distribution 1.872ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout4_primitive rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y6         BUFG_PS                      0.000     0.000 r  vck190_v1_0_i/ps_cips/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.985     1.985    vck190_v1_0_i/pl_clkwiz/inst/clock_primitive_inst/clk_in1
    MMCM_X11Y0           MMCME5 (Prop_MMCM_CLKIN1_CLKOUT3)
                                                      0.025     2.010 r  vck190_v1_0_i/pl_clkwiz/inst/clock_primitive_inst/MMCME5_inst/CLKOUT3
                         net (fo=1, routed)           0.492     2.502    vck190_v1_0_i/pl_clkwiz/inst/clock_primitive_inst/clkout4_primitive
    BUFGCE_X11Y22        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.086     2.588 r  vck190_v1_0_i/pl_clkwiz/inst/clock_primitive_inst/BUFG_clkout4_inst/O
    X5Y2 (CLOCK_ROOT)    net (fo=191467, routed)      3.960     6.548    vck190_v1_0_i/ai_engine_0/inst/ai_pl_ch_33/inst/m_axis_aclk
    SLICE_X332Y318       FDRE                                         r  vck190_v1_0_i/ai_engine_0/inst/ai_pl_ch_33/inst/reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X332Y318       FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.119     6.667 r  vck190_v1_0_i/ai_engine_0/inst/ai_pl_ch_33/inst/reset_n_reg/Q
                         net (fo=12, routed)          0.896     7.563    vck190_v1_0_i/ai_engine_0/inst/ai_pl_ch_33/inst/ai2pl_wrapper_64/mrs_s0/reset_n
    SLICE_X321Y320       FDCE                                         f  vck190_v1_0_i/ai_engine_0/inst/ai_pl_ch_33/inst/ai2pl_wrapper_64/mrs_s0/wr_ptr_reg[2]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clkout4_primitive rise edge)
                                                      2.500     2.500 r  
    BUFG_PS_X0Y6         BUFG_PS                      0.000     2.500 r  vck190_v1_0_i/ps_cips/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.762     4.262    vck190_v1_0_i/pl_clkwiz/inst/clock_primitive_inst/clk_in1
    MMCM_X11Y0           MMCME5 (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -0.044     4.218 r  vck190_v1_0_i/pl_clkwiz/inst/clock_primitive_inst/MMCME5_inst/CLKOUT3
                         net (fo=1, routed)           0.410     4.628    vck190_v1_0_i/pl_clkwiz/inst/clock_primitive_inst/clkout4_primitive
    BUFGCE_X11Y22        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.065     4.693 r  vck190_v1_0_i/pl_clkwiz/inst/clock_primitive_inst/BUFG_clkout4_inst/O
    X5Y2 (CLOCK_ROOT)    net (fo=191467, routed)      3.344     8.037    vck190_v1_0_i/ai_engine_0/inst/ai_pl_ch_33/inst/ai2pl_wrapper_64/mrs_s0/clk
    SLICE_X321Y320       FDCE                                         r  vck190_v1_0_i/ai_engine_0/inst/ai_pl_ch_33/inst/ai2pl_wrapper_64/mrs_s0/wr_ptr_reg[2]/C
                         clock pessimism              0.675     8.712    
                         clock uncertainty           -0.129     8.583    
    SLICE_X321Y320       FDCE (Recov_BFF_SLICEM_C_CLR)
                                                     -0.260     8.323    vck190_v1_0_i/ai_engine_0/inst/ai_pl_ch_33/inst/ai2pl_wrapper_64/mrs_s0/wr_ptr_reg[2]
  -------------------------------------------------------------------
                         required time                          8.323    
                         arrival time                          -7.563    
  -------------------------------------------------------------------
                         slack                                  0.760    

Slack (MET) :             0.771ns  (required time - arrival time)
  Source:                 vck190_v1_0_i/ai_engine_0/inst/pl_ai_ch_180/inst/reset_n_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout4_primitive  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            vck190_v1_0_i/ai_engine_0/inst/pl_ai_ch_180/inst/pl2ai_wrapper_64/mrs_s0/FSM_sequential_state_reg[0]/CLR
                            (recovery check against rising-edge clock clkout4_primitive  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            2.500ns  (clkout4_primitive rise@2.500ns - clkout4_primitive rise@0.000ns)
  Data Path Delay:        0.999ns  (logic 0.118ns (11.812%)  route 0.881ns (88.188%))
  Logic Levels:           0  
  Clock Path Skew:        -0.341ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.382ns = ( 7.882 - 2.500 ) 
    Source Clock Delay      (SCD):    6.376ns
    Clock Pessimism Removal (CPR):    0.653ns
  Clock Uncertainty:      0.129ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.258ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      3.788ns (routing 1.654ns, distribution 2.134ns)
  Clock Net Delay (Destination): 3.189ns (routing 1.472ns, distribution 1.717ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout4_primitive rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y6         BUFG_PS                      0.000     0.000 r  vck190_v1_0_i/ps_cips/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.985     1.985    vck190_v1_0_i/pl_clkwiz/inst/clock_primitive_inst/clk_in1
    MMCM_X11Y0           MMCME5 (Prop_MMCM_CLKIN1_CLKOUT3)
                                                      0.025     2.010 r  vck190_v1_0_i/pl_clkwiz/inst/clock_primitive_inst/MMCME5_inst/CLKOUT3
                         net (fo=1, routed)           0.492     2.502    vck190_v1_0_i/pl_clkwiz/inst/clock_primitive_inst/clkout4_primitive
    BUFGCE_X11Y22        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.086     2.588 r  vck190_v1_0_i/pl_clkwiz/inst/clock_primitive_inst/BUFG_clkout4_inst/O
    X5Y2 (CLOCK_ROOT)    net (fo=191467, routed)      3.788     6.376    vck190_v1_0_i/ai_engine_0/inst/pl_ai_ch_180/inst/s_axis_aclk
    SLICE_X187Y221       FDRE                                         r  vck190_v1_0_i/ai_engine_0/inst/pl_ai_ch_180/inst/reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X187Y221       FDRE (Prop_HFF2_SLICEM_C_Q)
                                                      0.118     6.494 r  vck190_v1_0_i/ai_engine_0/inst/pl_ai_ch_180/inst/reset_n_reg/Q
                         net (fo=2, routed)           0.881     7.375    vck190_v1_0_i/ai_engine_0/inst/pl_ai_ch_180/inst/pl2ai_wrapper_64/mrs_s0/reset_n
    SLICE_X193Y236       FDCE                                         f  vck190_v1_0_i/ai_engine_0/inst/pl_ai_ch_180/inst/pl2ai_wrapper_64/mrs_s0/FSM_sequential_state_reg[0]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clkout4_primitive rise edge)
                                                      2.500     2.500 r  
    BUFG_PS_X0Y6         BUFG_PS                      0.000     2.500 r  vck190_v1_0_i/ps_cips/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.762     4.262    vck190_v1_0_i/pl_clkwiz/inst/clock_primitive_inst/clk_in1
    MMCM_X11Y0           MMCME5 (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -0.044     4.218 r  vck190_v1_0_i/pl_clkwiz/inst/clock_primitive_inst/MMCME5_inst/CLKOUT3
                         net (fo=1, routed)           0.410     4.628    vck190_v1_0_i/pl_clkwiz/inst/clock_primitive_inst/clkout4_primitive
    BUFGCE_X11Y22        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.065     4.693 r  vck190_v1_0_i/pl_clkwiz/inst/clock_primitive_inst/BUFG_clkout4_inst/O
    X5Y2 (CLOCK_ROOT)    net (fo=191467, routed)      3.189     7.882    vck190_v1_0_i/ai_engine_0/inst/pl_ai_ch_180/inst/pl2ai_wrapper_64/mrs_s0/clk
    SLICE_X193Y236       FDCE                                         r  vck190_v1_0_i/ai_engine_0/inst/pl_ai_ch_180/inst/pl2ai_wrapper_64/mrs_s0/FSM_sequential_state_reg[0]/C
                         clock pessimism              0.653     8.535    
                         clock uncertainty           -0.129     8.406    
    SLICE_X193Y236       FDCE (Recov_BFF_SLICEM_C_CLR)
                                                     -0.260     8.146    vck190_v1_0_i/ai_engine_0/inst/pl_ai_ch_180/inst/pl2ai_wrapper_64/mrs_s0/FSM_sequential_state_reg[0]
  -------------------------------------------------------------------
                         required time                          8.146    
                         arrival time                          -7.375    
  -------------------------------------------------------------------
                         slack                                  0.771    

Slack (MET) :             0.771ns  (required time - arrival time)
  Source:                 vck190_v1_0_i/ai_engine_0/inst/pl_ai_ch_180/inst/reset_n_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout4_primitive  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            vck190_v1_0_i/ai_engine_0/inst/pl_ai_ch_180/inst/pl2ai_wrapper_64/mrs_s0/FSM_sequential_state_reg[1]/CLR
                            (recovery check against rising-edge clock clkout4_primitive  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            2.500ns  (clkout4_primitive rise@2.500ns - clkout4_primitive rise@0.000ns)
  Data Path Delay:        0.999ns  (logic 0.118ns (11.812%)  route 0.881ns (88.188%))
  Logic Levels:           0  
  Clock Path Skew:        -0.341ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.382ns = ( 7.882 - 2.500 ) 
    Source Clock Delay      (SCD):    6.376ns
    Clock Pessimism Removal (CPR):    0.653ns
  Clock Uncertainty:      0.129ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.258ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      3.788ns (routing 1.654ns, distribution 2.134ns)
  Clock Net Delay (Destination): 3.189ns (routing 1.472ns, distribution 1.717ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout4_primitive rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y6         BUFG_PS                      0.000     0.000 r  vck190_v1_0_i/ps_cips/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.985     1.985    vck190_v1_0_i/pl_clkwiz/inst/clock_primitive_inst/clk_in1
    MMCM_X11Y0           MMCME5 (Prop_MMCM_CLKIN1_CLKOUT3)
                                                      0.025     2.010 r  vck190_v1_0_i/pl_clkwiz/inst/clock_primitive_inst/MMCME5_inst/CLKOUT3
                         net (fo=1, routed)           0.492     2.502    vck190_v1_0_i/pl_clkwiz/inst/clock_primitive_inst/clkout4_primitive
    BUFGCE_X11Y22        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.086     2.588 r  vck190_v1_0_i/pl_clkwiz/inst/clock_primitive_inst/BUFG_clkout4_inst/O
    X5Y2 (CLOCK_ROOT)    net (fo=191467, routed)      3.788     6.376    vck190_v1_0_i/ai_engine_0/inst/pl_ai_ch_180/inst/s_axis_aclk
    SLICE_X187Y221       FDRE                                         r  vck190_v1_0_i/ai_engine_0/inst/pl_ai_ch_180/inst/reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X187Y221       FDRE (Prop_HFF2_SLICEM_C_Q)
                                                      0.118     6.494 r  vck190_v1_0_i/ai_engine_0/inst/pl_ai_ch_180/inst/reset_n_reg/Q
                         net (fo=2, routed)           0.881     7.375    vck190_v1_0_i/ai_engine_0/inst/pl_ai_ch_180/inst/pl2ai_wrapper_64/mrs_s0/reset_n
    SLICE_X193Y236       FDCE                                         f  vck190_v1_0_i/ai_engine_0/inst/pl_ai_ch_180/inst/pl2ai_wrapper_64/mrs_s0/FSM_sequential_state_reg[1]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clkout4_primitive rise edge)
                                                      2.500     2.500 r  
    BUFG_PS_X0Y6         BUFG_PS                      0.000     2.500 r  vck190_v1_0_i/ps_cips/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.762     4.262    vck190_v1_0_i/pl_clkwiz/inst/clock_primitive_inst/clk_in1
    MMCM_X11Y0           MMCME5 (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -0.044     4.218 r  vck190_v1_0_i/pl_clkwiz/inst/clock_primitive_inst/MMCME5_inst/CLKOUT3
                         net (fo=1, routed)           0.410     4.628    vck190_v1_0_i/pl_clkwiz/inst/clock_primitive_inst/clkout4_primitive
    BUFGCE_X11Y22        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.065     4.693 r  vck190_v1_0_i/pl_clkwiz/inst/clock_primitive_inst/BUFG_clkout4_inst/O
    X5Y2 (CLOCK_ROOT)    net (fo=191467, routed)      3.189     7.882    vck190_v1_0_i/ai_engine_0/inst/pl_ai_ch_180/inst/pl2ai_wrapper_64/mrs_s0/clk
    SLICE_X193Y236       FDCE                                         r  vck190_v1_0_i/ai_engine_0/inst/pl_ai_ch_180/inst/pl2ai_wrapper_64/mrs_s0/FSM_sequential_state_reg[1]/C
                         clock pessimism              0.653     8.535    
                         clock uncertainty           -0.129     8.406    
    SLICE_X193Y236       FDCE (Recov_CFF_SLICEM_C_CLR)
                                                     -0.260     8.146    vck190_v1_0_i/ai_engine_0/inst/pl_ai_ch_180/inst/pl2ai_wrapper_64/mrs_s0/FSM_sequential_state_reg[1]
  -------------------------------------------------------------------
                         required time                          8.146    
                         arrival time                          -7.375    
  -------------------------------------------------------------------
                         slack                                  0.771    

Slack (MET) :             0.803ns  (required time - arrival time)
  Source:                 vck190_v1_0_i/ai_engine_0/inst/ai_pl_ch_8/inst/reset_n_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout4_primitive  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            vck190_v1_0_i/ai_engine_0/inst/ai_pl_ch_8/inst/ai2pl_wrapper_64/mrs_s0/rd_ptr_reg[0]/CLR
                            (recovery check against rising-edge clock clkout4_primitive  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            2.500ns  (clkout4_primitive rise@2.500ns - clkout4_primitive rise@0.000ns)
  Data Path Delay:        0.986ns  (logic 0.120ns (12.170%)  route 0.866ns (87.830%))
  Logic Levels:           0  
  Clock Path Skew:        -0.326ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.567ns = ( 8.067 - 2.500 ) 
    Source Clock Delay      (SCD):    6.562ns
    Clock Pessimism Removal (CPR):    0.669ns
  Clock Uncertainty:      0.129ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.258ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      3.974ns (routing 1.654ns, distribution 2.320ns)
  Clock Net Delay (Destination): 3.374ns (routing 1.472ns, distribution 1.902ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout4_primitive rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y6         BUFG_PS                      0.000     0.000 r  vck190_v1_0_i/ps_cips/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.985     1.985    vck190_v1_0_i/pl_clkwiz/inst/clock_primitive_inst/clk_in1
    MMCM_X11Y0           MMCME5 (Prop_MMCM_CLKIN1_CLKOUT3)
                                                      0.025     2.010 r  vck190_v1_0_i/pl_clkwiz/inst/clock_primitive_inst/MMCME5_inst/CLKOUT3
                         net (fo=1, routed)           0.492     2.502    vck190_v1_0_i/pl_clkwiz/inst/clock_primitive_inst/clkout4_primitive
    BUFGCE_X11Y22        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.086     2.588 r  vck190_v1_0_i/pl_clkwiz/inst/clock_primitive_inst/BUFG_clkout4_inst/O
    X5Y2 (CLOCK_ROOT)    net (fo=191467, routed)      3.974     6.562    vck190_v1_0_i/ai_engine_0/inst/ai_pl_ch_8/inst/m_axis_aclk
    SLICE_X110Y305       FDRE                                         r  vck190_v1_0_i/ai_engine_0/inst/ai_pl_ch_8/inst/reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y305       FDRE (Prop_BFF2_SLICEL_C_Q)
                                                      0.120     6.682 r  vck190_v1_0_i/ai_engine_0/inst/ai_pl_ch_8/inst/reset_n_reg/Q
                         net (fo=12, routed)          0.866     7.548    vck190_v1_0_i/ai_engine_0/inst/ai_pl_ch_8/inst/ai2pl_wrapper_64/mrs_s0/reset_n
    SLICE_X122Y314       FDCE                                         f  vck190_v1_0_i/ai_engine_0/inst/ai_pl_ch_8/inst/ai2pl_wrapper_64/mrs_s0/rd_ptr_reg[0]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clkout4_primitive rise edge)
                                                      2.500     2.500 r  
    BUFG_PS_X0Y6         BUFG_PS                      0.000     2.500 r  vck190_v1_0_i/ps_cips/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.762     4.262    vck190_v1_0_i/pl_clkwiz/inst/clock_primitive_inst/clk_in1
    MMCM_X11Y0           MMCME5 (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -0.044     4.218 r  vck190_v1_0_i/pl_clkwiz/inst/clock_primitive_inst/MMCME5_inst/CLKOUT3
                         net (fo=1, routed)           0.410     4.628    vck190_v1_0_i/pl_clkwiz/inst/clock_primitive_inst/clkout4_primitive
    BUFGCE_X11Y22        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.065     4.693 r  vck190_v1_0_i/pl_clkwiz/inst/clock_primitive_inst/BUFG_clkout4_inst/O
    X5Y2 (CLOCK_ROOT)    net (fo=191467, routed)      3.374     8.067    vck190_v1_0_i/ai_engine_0/inst/ai_pl_ch_8/inst/ai2pl_wrapper_64/mrs_s0/clk
    SLICE_X122Y314       FDCE                                         r  vck190_v1_0_i/ai_engine_0/inst/ai_pl_ch_8/inst/ai2pl_wrapper_64/mrs_s0/rd_ptr_reg[0]/C
                         clock pessimism              0.669     8.736    
                         clock uncertainty           -0.129     8.607    
    SLICE_X122Y314       FDCE (Recov_AFF2_SLICEL_C_CLR)
                                                     -0.256     8.351    vck190_v1_0_i/ai_engine_0/inst/ai_pl_ch_8/inst/ai2pl_wrapper_64/mrs_s0/rd_ptr_reg[0]
  -------------------------------------------------------------------
                         required time                          8.351    
                         arrival time                          -7.548    
  -------------------------------------------------------------------
                         slack                                  0.803    

Slack (MET) :             0.803ns  (required time - arrival time)
  Source:                 vck190_v1_0_i/ai_engine_0/inst/ai_pl_ch_8/inst/reset_n_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout4_primitive  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            vck190_v1_0_i/ai_engine_0/inst/ai_pl_ch_8/inst/ai2pl_wrapper_64/mrs_s0/rd_ptr_reg[1]/CLR
                            (recovery check against rising-edge clock clkout4_primitive  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            2.500ns  (clkout4_primitive rise@2.500ns - clkout4_primitive rise@0.000ns)
  Data Path Delay:        0.986ns  (logic 0.120ns (12.170%)  route 0.866ns (87.830%))
  Logic Levels:           0  
  Clock Path Skew:        -0.326ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.567ns = ( 8.067 - 2.500 ) 
    Source Clock Delay      (SCD):    6.562ns
    Clock Pessimism Removal (CPR):    0.669ns
  Clock Uncertainty:      0.129ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.258ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      3.974ns (routing 1.654ns, distribution 2.320ns)
  Clock Net Delay (Destination): 3.374ns (routing 1.472ns, distribution 1.902ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout4_primitive rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y6         BUFG_PS                      0.000     0.000 r  vck190_v1_0_i/ps_cips/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.985     1.985    vck190_v1_0_i/pl_clkwiz/inst/clock_primitive_inst/clk_in1
    MMCM_X11Y0           MMCME5 (Prop_MMCM_CLKIN1_CLKOUT3)
                                                      0.025     2.010 r  vck190_v1_0_i/pl_clkwiz/inst/clock_primitive_inst/MMCME5_inst/CLKOUT3
                         net (fo=1, routed)           0.492     2.502    vck190_v1_0_i/pl_clkwiz/inst/clock_primitive_inst/clkout4_primitive
    BUFGCE_X11Y22        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.086     2.588 r  vck190_v1_0_i/pl_clkwiz/inst/clock_primitive_inst/BUFG_clkout4_inst/O
    X5Y2 (CLOCK_ROOT)    net (fo=191467, routed)      3.974     6.562    vck190_v1_0_i/ai_engine_0/inst/ai_pl_ch_8/inst/m_axis_aclk
    SLICE_X110Y305       FDRE                                         r  vck190_v1_0_i/ai_engine_0/inst/ai_pl_ch_8/inst/reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y305       FDRE (Prop_BFF2_SLICEL_C_Q)
                                                      0.120     6.682 r  vck190_v1_0_i/ai_engine_0/inst/ai_pl_ch_8/inst/reset_n_reg/Q
                         net (fo=12, routed)          0.866     7.548    vck190_v1_0_i/ai_engine_0/inst/ai_pl_ch_8/inst/ai2pl_wrapper_64/mrs_s0/reset_n
    SLICE_X122Y314       FDCE                                         f  vck190_v1_0_i/ai_engine_0/inst/ai_pl_ch_8/inst/ai2pl_wrapper_64/mrs_s0/rd_ptr_reg[1]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clkout4_primitive rise edge)
                                                      2.500     2.500 r  
    BUFG_PS_X0Y6         BUFG_PS                      0.000     2.500 r  vck190_v1_0_i/ps_cips/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.762     4.262    vck190_v1_0_i/pl_clkwiz/inst/clock_primitive_inst/clk_in1
    MMCM_X11Y0           MMCME5 (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -0.044     4.218 r  vck190_v1_0_i/pl_clkwiz/inst/clock_primitive_inst/MMCME5_inst/CLKOUT3
                         net (fo=1, routed)           0.410     4.628    vck190_v1_0_i/pl_clkwiz/inst/clock_primitive_inst/clkout4_primitive
    BUFGCE_X11Y22        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.065     4.693 r  vck190_v1_0_i/pl_clkwiz/inst/clock_primitive_inst/BUFG_clkout4_inst/O
    X5Y2 (CLOCK_ROOT)    net (fo=191467, routed)      3.374     8.067    vck190_v1_0_i/ai_engine_0/inst/ai_pl_ch_8/inst/ai2pl_wrapper_64/mrs_s0/clk
    SLICE_X122Y314       FDCE                                         r  vck190_v1_0_i/ai_engine_0/inst/ai_pl_ch_8/inst/ai2pl_wrapper_64/mrs_s0/rd_ptr_reg[1]/C
                         clock pessimism              0.669     8.736    
                         clock uncertainty           -0.129     8.607    
    SLICE_X122Y314       FDCE (Recov_BFF2_SLICEL_C_CLR)
                                                     -0.256     8.351    vck190_v1_0_i/ai_engine_0/inst/ai_pl_ch_8/inst/ai2pl_wrapper_64/mrs_s0/rd_ptr_reg[1]
  -------------------------------------------------------------------
                         required time                          8.351    
                         arrival time                          -7.548    
  -------------------------------------------------------------------
                         slack                                  0.803    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 vck190_v1_0_i/ai_engine_0/inst/pl_ai_ch_86/inst/reset_n_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout4_primitive  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            vck190_v1_0_i/ai_engine_0/inst/pl_ai_ch_86/inst/pl2ai_wrapper_64/mrs_s0/FSM_sequential_state_reg[0]/CLR
                            (removal check against rising-edge clock clkout4_primitive  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout4_primitive rise@0.000ns - clkout4_primitive rise@0.000ns)
  Data Path Delay:        0.310ns  (logic 0.059ns (19.032%)  route 0.251ns (80.968%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.723ns
    Source Clock Delay      (SCD):    3.906ns
    Clock Pessimism Removal (CPR):    0.551ns
  Clock Net Delay (Source):      2.339ns (routing 1.063ns, distribution 1.276ns)
  Clock Net Delay (Destination): 2.789ns (routing 1.223ns, distribution 1.566ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout4_primitive rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y6         BUFG_PS                      0.000     0.000 r  vck190_v1_0_i/ps_cips/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.289     1.289    vck190_v1_0_i/pl_clkwiz/inst/clock_primitive_inst/clk_in1
    MMCM_X11Y0           MMCME5 (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -0.075     1.214 r  vck190_v1_0_i/pl_clkwiz/inst/clock_primitive_inst/MMCME5_inst/CLKOUT3
                         net (fo=1, routed)           0.300     1.514    vck190_v1_0_i/pl_clkwiz/inst/clock_primitive_inst/clkout4_primitive
    BUFGCE_X11Y22        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.053     1.567 r  vck190_v1_0_i/pl_clkwiz/inst/clock_primitive_inst/BUFG_clkout4_inst/O
    X5Y2 (CLOCK_ROOT)    net (fo=191467, routed)      2.339     3.906    vck190_v1_0_i/ai_engine_0/inst/pl_ai_ch_86/inst/s_axis_aclk
    SLICE_X301Y286       FDRE                                         r  vck190_v1_0_i/ai_engine_0/inst/pl_ai_ch_86/inst/reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X301Y286       FDRE (Prop_HFF2_SLICEM_C_Q)
                                                      0.059     3.965 r  vck190_v1_0_i/ai_engine_0/inst/pl_ai_ch_86/inst/reset_n_reg/Q
                         net (fo=2, routed)           0.251     4.216    vck190_v1_0_i/ai_engine_0/inst/pl_ai_ch_86/inst/pl2ai_wrapper_64/mrs_s0/reset_n
    SLICE_X297Y283       FDCE                                         f  vck190_v1_0_i/ai_engine_0/inst/pl_ai_ch_86/inst/pl2ai_wrapper_64/mrs_s0/FSM_sequential_state_reg[0]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clkout4_primitive rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y6         BUFG_PS                      0.000     0.000 r  vck190_v1_0_i/ps_cips/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.494     1.494    vck190_v1_0_i/pl_clkwiz/inst/clock_primitive_inst/clk_in1
    MMCM_X11Y0           MMCME5 (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -0.010     1.484 r  vck190_v1_0_i/pl_clkwiz/inst/clock_primitive_inst/MMCME5_inst/CLKOUT3
                         net (fo=1, routed)           0.379     1.863    vck190_v1_0_i/pl_clkwiz/inst/clock_primitive_inst/clkout4_primitive
    BUFGCE_X11Y22        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.071     1.934 r  vck190_v1_0_i/pl_clkwiz/inst/clock_primitive_inst/BUFG_clkout4_inst/O
    X5Y2 (CLOCK_ROOT)    net (fo=191467, routed)      2.789     4.723    vck190_v1_0_i/ai_engine_0/inst/pl_ai_ch_86/inst/pl2ai_wrapper_64/mrs_s0/clk
    SLICE_X297Y283       FDCE                                         r  vck190_v1_0_i/ai_engine_0/inst/pl_ai_ch_86/inst/pl2ai_wrapper_64/mrs_s0/FSM_sequential_state_reg[0]/C
                         clock pessimism             -0.551     4.172    
    SLICE_X297Y283       FDCE (Remov_BFF_SLICEM_C_CLR)
                                                      0.007     4.179    vck190_v1_0_i/ai_engine_0/inst/pl_ai_ch_86/inst/pl2ai_wrapper_64/mrs_s0/FSM_sequential_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -4.179    
                         arrival time                           4.216    
  -------------------------------------------------------------------
                         slack                                  0.037    

Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 vck190_v1_0_i/ai_engine_0/inst/pl_ai_ch_86/inst/reset_n_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout4_primitive  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            vck190_v1_0_i/ai_engine_0/inst/pl_ai_ch_86/inst/pl2ai_wrapper_64/mrs_s0/FSM_sequential_state_reg[1]/CLR
                            (removal check against rising-edge clock clkout4_primitive  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout4_primitive rise@0.000ns - clkout4_primitive rise@0.000ns)
  Data Path Delay:        0.310ns  (logic 0.059ns (19.032%)  route 0.251ns (80.968%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.723ns
    Source Clock Delay      (SCD):    3.906ns
    Clock Pessimism Removal (CPR):    0.551ns
  Clock Net Delay (Source):      2.339ns (routing 1.063ns, distribution 1.276ns)
  Clock Net Delay (Destination): 2.789ns (routing 1.223ns, distribution 1.566ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout4_primitive rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y6         BUFG_PS                      0.000     0.000 r  vck190_v1_0_i/ps_cips/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.289     1.289    vck190_v1_0_i/pl_clkwiz/inst/clock_primitive_inst/clk_in1
    MMCM_X11Y0           MMCME5 (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -0.075     1.214 r  vck190_v1_0_i/pl_clkwiz/inst/clock_primitive_inst/MMCME5_inst/CLKOUT3
                         net (fo=1, routed)           0.300     1.514    vck190_v1_0_i/pl_clkwiz/inst/clock_primitive_inst/clkout4_primitive
    BUFGCE_X11Y22        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.053     1.567 r  vck190_v1_0_i/pl_clkwiz/inst/clock_primitive_inst/BUFG_clkout4_inst/O
    X5Y2 (CLOCK_ROOT)    net (fo=191467, routed)      2.339     3.906    vck190_v1_0_i/ai_engine_0/inst/pl_ai_ch_86/inst/s_axis_aclk
    SLICE_X301Y286       FDRE                                         r  vck190_v1_0_i/ai_engine_0/inst/pl_ai_ch_86/inst/reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X301Y286       FDRE (Prop_HFF2_SLICEM_C_Q)
                                                      0.059     3.965 r  vck190_v1_0_i/ai_engine_0/inst/pl_ai_ch_86/inst/reset_n_reg/Q
                         net (fo=2, routed)           0.251     4.216    vck190_v1_0_i/ai_engine_0/inst/pl_ai_ch_86/inst/pl2ai_wrapper_64/mrs_s0/reset_n
    SLICE_X297Y283       FDCE                                         f  vck190_v1_0_i/ai_engine_0/inst/pl_ai_ch_86/inst/pl2ai_wrapper_64/mrs_s0/FSM_sequential_state_reg[1]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clkout4_primitive rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y6         BUFG_PS                      0.000     0.000 r  vck190_v1_0_i/ps_cips/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.494     1.494    vck190_v1_0_i/pl_clkwiz/inst/clock_primitive_inst/clk_in1
    MMCM_X11Y0           MMCME5 (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -0.010     1.484 r  vck190_v1_0_i/pl_clkwiz/inst/clock_primitive_inst/MMCME5_inst/CLKOUT3
                         net (fo=1, routed)           0.379     1.863    vck190_v1_0_i/pl_clkwiz/inst/clock_primitive_inst/clkout4_primitive
    BUFGCE_X11Y22        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.071     1.934 r  vck190_v1_0_i/pl_clkwiz/inst/clock_primitive_inst/BUFG_clkout4_inst/O
    X5Y2 (CLOCK_ROOT)    net (fo=191467, routed)      2.789     4.723    vck190_v1_0_i/ai_engine_0/inst/pl_ai_ch_86/inst/pl2ai_wrapper_64/mrs_s0/clk
    SLICE_X297Y283       FDCE                                         r  vck190_v1_0_i/ai_engine_0/inst/pl_ai_ch_86/inst/pl2ai_wrapper_64/mrs_s0/FSM_sequential_state_reg[1]/C
                         clock pessimism             -0.551     4.172    
    SLICE_X297Y283       FDCE (Remov_AFF_SLICEM_C_CLR)
                                                      0.007     4.179    vck190_v1_0_i/ai_engine_0/inst/pl_ai_ch_86/inst/pl2ai_wrapper_64/mrs_s0/FSM_sequential_state_reg[1]
  -------------------------------------------------------------------
                         required time                         -4.179    
                         arrival time                           4.216    
  -------------------------------------------------------------------
                         slack                                  0.037    

Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 vck190_v1_0_i/ai_engine_0/inst/pl_ai_ch_11/inst/reset_n_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout4_primitive  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            vck190_v1_0_i/ai_engine_0/inst/pl_ai_ch_11/inst/pl2ai_wrapper_64/mrs_s0/FSM_sequential_state_reg[0]/CLR
                            (removal check against rising-edge clock clkout4_primitive  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout4_primitive rise@0.000ns - clkout4_primitive rise@0.000ns)
  Data Path Delay:        0.362ns  (logic 0.059ns (16.298%)  route 0.303ns (83.702%))
  Logic Levels:           0  
  Clock Path Skew:        0.297ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.959ns
    Source Clock Delay      (SCD):    4.111ns
    Clock Pessimism Removal (CPR):    0.551ns
  Clock Net Delay (Source):      2.544ns (routing 1.063ns, distribution 1.481ns)
  Clock Net Delay (Destination): 3.025ns (routing 1.223ns, distribution 1.802ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout4_primitive rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y6         BUFG_PS                      0.000     0.000 r  vck190_v1_0_i/ps_cips/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.289     1.289    vck190_v1_0_i/pl_clkwiz/inst/clock_primitive_inst/clk_in1
    MMCM_X11Y0           MMCME5 (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -0.075     1.214 r  vck190_v1_0_i/pl_clkwiz/inst/clock_primitive_inst/MMCME5_inst/CLKOUT3
                         net (fo=1, routed)           0.300     1.514    vck190_v1_0_i/pl_clkwiz/inst/clock_primitive_inst/clkout4_primitive
    BUFGCE_X11Y22        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.053     1.567 r  vck190_v1_0_i/pl_clkwiz/inst/clock_primitive_inst/BUFG_clkout4_inst/O
    X5Y2 (CLOCK_ROOT)    net (fo=191467, routed)      2.544     4.111    vck190_v1_0_i/ai_engine_0/inst/pl_ai_ch_11/inst/s_axis_aclk
    SLICE_X41Y286        FDRE                                         r  vck190_v1_0_i/ai_engine_0/inst/pl_ai_ch_11/inst/reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y286        FDRE (Prop_CFF2_SLICEM_C_Q)
                                                      0.059     4.170 r  vck190_v1_0_i/ai_engine_0/inst/pl_ai_ch_11/inst/reset_n_reg/Q
                         net (fo=2, routed)           0.303     4.473    vck190_v1_0_i/ai_engine_0/inst/pl_ai_ch_11/inst/pl2ai_wrapper_64/mrs_s0/reset_n
    SLICE_X46Y280        FDCE                                         f  vck190_v1_0_i/ai_engine_0/inst/pl_ai_ch_11/inst/pl2ai_wrapper_64/mrs_s0/FSM_sequential_state_reg[0]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clkout4_primitive rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y6         BUFG_PS                      0.000     0.000 r  vck190_v1_0_i/ps_cips/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.494     1.494    vck190_v1_0_i/pl_clkwiz/inst/clock_primitive_inst/clk_in1
    MMCM_X11Y0           MMCME5 (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -0.010     1.484 r  vck190_v1_0_i/pl_clkwiz/inst/clock_primitive_inst/MMCME5_inst/CLKOUT3
                         net (fo=1, routed)           0.379     1.863    vck190_v1_0_i/pl_clkwiz/inst/clock_primitive_inst/clkout4_primitive
    BUFGCE_X11Y22        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.071     1.934 r  vck190_v1_0_i/pl_clkwiz/inst/clock_primitive_inst/BUFG_clkout4_inst/O
    X5Y2 (CLOCK_ROOT)    net (fo=191467, routed)      3.025     4.959    vck190_v1_0_i/ai_engine_0/inst/pl_ai_ch_11/inst/pl2ai_wrapper_64/mrs_s0/clk
    SLICE_X46Y280        FDCE                                         r  vck190_v1_0_i/ai_engine_0/inst/pl_ai_ch_11/inst/pl2ai_wrapper_64/mrs_s0/FSM_sequential_state_reg[0]/C
                         clock pessimism             -0.551     4.408    
    SLICE_X46Y280        FDCE (Remov_BFF2_SLICEL_C_CLR)
                                                      0.009     4.417    vck190_v1_0_i/ai_engine_0/inst/pl_ai_ch_11/inst/pl2ai_wrapper_64/mrs_s0/FSM_sequential_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -4.417    
                         arrival time                           4.473    
  -------------------------------------------------------------------
                         slack                                  0.056    

Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 vck190_v1_0_i/ai_engine_0/inst/pl_ai_ch_11/inst/reset_n_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout4_primitive  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            vck190_v1_0_i/ai_engine_0/inst/pl_ai_ch_11/inst/pl2ai_wrapper_64/mrs_s0/FSM_sequential_state_reg[1]/CLR
                            (removal check against rising-edge clock clkout4_primitive  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout4_primitive rise@0.000ns - clkout4_primitive rise@0.000ns)
  Data Path Delay:        0.362ns  (logic 0.059ns (16.298%)  route 0.303ns (83.702%))
  Logic Levels:           0  
  Clock Path Skew:        0.297ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.959ns
    Source Clock Delay      (SCD):    4.111ns
    Clock Pessimism Removal (CPR):    0.551ns
  Clock Net Delay (Source):      2.544ns (routing 1.063ns, distribution 1.481ns)
  Clock Net Delay (Destination): 3.025ns (routing 1.223ns, distribution 1.802ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout4_primitive rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y6         BUFG_PS                      0.000     0.000 r  vck190_v1_0_i/ps_cips/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.289     1.289    vck190_v1_0_i/pl_clkwiz/inst/clock_primitive_inst/clk_in1
    MMCM_X11Y0           MMCME5 (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -0.075     1.214 r  vck190_v1_0_i/pl_clkwiz/inst/clock_primitive_inst/MMCME5_inst/CLKOUT3
                         net (fo=1, routed)           0.300     1.514    vck190_v1_0_i/pl_clkwiz/inst/clock_primitive_inst/clkout4_primitive
    BUFGCE_X11Y22        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.053     1.567 r  vck190_v1_0_i/pl_clkwiz/inst/clock_primitive_inst/BUFG_clkout4_inst/O
    X5Y2 (CLOCK_ROOT)    net (fo=191467, routed)      2.544     4.111    vck190_v1_0_i/ai_engine_0/inst/pl_ai_ch_11/inst/s_axis_aclk
    SLICE_X41Y286        FDRE                                         r  vck190_v1_0_i/ai_engine_0/inst/pl_ai_ch_11/inst/reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y286        FDRE (Prop_CFF2_SLICEM_C_Q)
                                                      0.059     4.170 r  vck190_v1_0_i/ai_engine_0/inst/pl_ai_ch_11/inst/reset_n_reg/Q
                         net (fo=2, routed)           0.303     4.473    vck190_v1_0_i/ai_engine_0/inst/pl_ai_ch_11/inst/pl2ai_wrapper_64/mrs_s0/reset_n
    SLICE_X46Y280        FDCE                                         f  vck190_v1_0_i/ai_engine_0/inst/pl_ai_ch_11/inst/pl2ai_wrapper_64/mrs_s0/FSM_sequential_state_reg[1]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clkout4_primitive rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y6         BUFG_PS                      0.000     0.000 r  vck190_v1_0_i/ps_cips/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.494     1.494    vck190_v1_0_i/pl_clkwiz/inst/clock_primitive_inst/clk_in1
    MMCM_X11Y0           MMCME5 (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -0.010     1.484 r  vck190_v1_0_i/pl_clkwiz/inst/clock_primitive_inst/MMCME5_inst/CLKOUT3
                         net (fo=1, routed)           0.379     1.863    vck190_v1_0_i/pl_clkwiz/inst/clock_primitive_inst/clkout4_primitive
    BUFGCE_X11Y22        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.071     1.934 r  vck190_v1_0_i/pl_clkwiz/inst/clock_primitive_inst/BUFG_clkout4_inst/O
    X5Y2 (CLOCK_ROOT)    net (fo=191467, routed)      3.025     4.959    vck190_v1_0_i/ai_engine_0/inst/pl_ai_ch_11/inst/pl2ai_wrapper_64/mrs_s0/clk
    SLICE_X46Y280        FDCE                                         r  vck190_v1_0_i/ai_engine_0/inst/pl_ai_ch_11/inst/pl2ai_wrapper_64/mrs_s0/FSM_sequential_state_reg[1]/C
                         clock pessimism             -0.551     4.408    
    SLICE_X46Y280        FDCE (Remov_AFF_SLICEL_C_CLR)
                                                      0.009     4.417    vck190_v1_0_i/ai_engine_0/inst/pl_ai_ch_11/inst/pl2ai_wrapper_64/mrs_s0/FSM_sequential_state_reg[1]
  -------------------------------------------------------------------
                         required time                         -4.417    
                         arrival time                           4.473    
  -------------------------------------------------------------------
                         slack                                  0.056    

Slack (MET) :             0.068ns  (arrival time - required time)
  Source:                 vck190_v1_0_i/ai_engine_0/inst/pl_ai_ch_92/inst/reset_n_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout4_primitive  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            vck190_v1_0_i/ai_engine_0/inst/pl_ai_ch_92/inst/pl2ai_wrapper_64/mrs_s0/FSM_sequential_state_reg[0]/CLR
                            (removal check against rising-edge clock clkout4_primitive  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout4_primitive rise@0.000ns - clkout4_primitive rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.059ns (17.003%)  route 0.288ns (82.997%))
  Logic Levels:           0  
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.619ns
    Source Clock Delay      (SCD):    3.764ns
    Clock Pessimism Removal (CPR):    0.585ns
  Clock Net Delay (Source):      2.197ns (routing 1.063ns, distribution 1.134ns)
  Clock Net Delay (Destination): 2.685ns (routing 1.223ns, distribution 1.462ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout4_primitive rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y6         BUFG_PS                      0.000     0.000 r  vck190_v1_0_i/ps_cips/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.289     1.289    vck190_v1_0_i/pl_clkwiz/inst/clock_primitive_inst/clk_in1
    MMCM_X11Y0           MMCME5 (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -0.075     1.214 r  vck190_v1_0_i/pl_clkwiz/inst/clock_primitive_inst/MMCME5_inst/CLKOUT3
                         net (fo=1, routed)           0.300     1.514    vck190_v1_0_i/pl_clkwiz/inst/clock_primitive_inst/clkout4_primitive
    BUFGCE_X11Y22        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.053     1.567 r  vck190_v1_0_i/pl_clkwiz/inst/clock_primitive_inst/BUFG_clkout4_inst/O
    X5Y2 (CLOCK_ROOT)    net (fo=191467, routed)      2.197     3.764    vck190_v1_0_i/ai_engine_0/inst/pl_ai_ch_92/inst/s_axis_aclk
    SLICE_X259Y309       FDRE                                         r  vck190_v1_0_i/ai_engine_0/inst/pl_ai_ch_92/inst/reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X259Y309       FDRE (Prop_CFF2_SLICEM_C_Q)
                                                      0.059     3.823 r  vck190_v1_0_i/ai_engine_0/inst/pl_ai_ch_92/inst/reset_n_reg/Q
                         net (fo=2, routed)           0.288     4.111    vck190_v1_0_i/ai_engine_0/inst/pl_ai_ch_92/inst/pl2ai_wrapper_64/mrs_s0/reset_n
    SLICE_X264Y307       FDCE                                         f  vck190_v1_0_i/ai_engine_0/inst/pl_ai_ch_92/inst/pl2ai_wrapper_64/mrs_s0/FSM_sequential_state_reg[0]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clkout4_primitive rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y6         BUFG_PS                      0.000     0.000 r  vck190_v1_0_i/ps_cips/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.494     1.494    vck190_v1_0_i/pl_clkwiz/inst/clock_primitive_inst/clk_in1
    MMCM_X11Y0           MMCME5 (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -0.010     1.484 r  vck190_v1_0_i/pl_clkwiz/inst/clock_primitive_inst/MMCME5_inst/CLKOUT3
                         net (fo=1, routed)           0.379     1.863    vck190_v1_0_i/pl_clkwiz/inst/clock_primitive_inst/clkout4_primitive
    BUFGCE_X11Y22        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.071     1.934 r  vck190_v1_0_i/pl_clkwiz/inst/clock_primitive_inst/BUFG_clkout4_inst/O
    X5Y2 (CLOCK_ROOT)    net (fo=191467, routed)      2.685     4.619    vck190_v1_0_i/ai_engine_0/inst/pl_ai_ch_92/inst/pl2ai_wrapper_64/mrs_s0/clk
    SLICE_X264Y307       FDCE                                         r  vck190_v1_0_i/ai_engine_0/inst/pl_ai_ch_92/inst/pl2ai_wrapper_64/mrs_s0/FSM_sequential_state_reg[0]/C
                         clock pessimism             -0.585     4.034    
    SLICE_X264Y307       FDCE (Remov_BFF2_SLICEL_C_CLR)
                                                      0.009     4.043    vck190_v1_0_i/ai_engine_0/inst/pl_ai_ch_92/inst/pl2ai_wrapper_64/mrs_s0/FSM_sequential_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -4.043    
                         arrival time                           4.111    
  -------------------------------------------------------------------
                         slack                                  0.068    

Slack (MET) :             0.068ns  (arrival time - required time)
  Source:                 vck190_v1_0_i/ai_engine_0/inst/pl_ai_ch_92/inst/reset_n_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout4_primitive  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            vck190_v1_0_i/ai_engine_0/inst/pl_ai_ch_92/inst/pl2ai_wrapper_64/mrs_s0/FSM_sequential_state_reg[1]/CLR
                            (removal check against rising-edge clock clkout4_primitive  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout4_primitive rise@0.000ns - clkout4_primitive rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.059ns (17.003%)  route 0.288ns (82.997%))
  Logic Levels:           0  
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.619ns
    Source Clock Delay      (SCD):    3.764ns
    Clock Pessimism Removal (CPR):    0.585ns
  Clock Net Delay (Source):      2.197ns (routing 1.063ns, distribution 1.134ns)
  Clock Net Delay (Destination): 2.685ns (routing 1.223ns, distribution 1.462ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout4_primitive rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y6         BUFG_PS                      0.000     0.000 r  vck190_v1_0_i/ps_cips/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.289     1.289    vck190_v1_0_i/pl_clkwiz/inst/clock_primitive_inst/clk_in1
    MMCM_X11Y0           MMCME5 (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -0.075     1.214 r  vck190_v1_0_i/pl_clkwiz/inst/clock_primitive_inst/MMCME5_inst/CLKOUT3
                         net (fo=1, routed)           0.300     1.514    vck190_v1_0_i/pl_clkwiz/inst/clock_primitive_inst/clkout4_primitive
    BUFGCE_X11Y22        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.053     1.567 r  vck190_v1_0_i/pl_clkwiz/inst/clock_primitive_inst/BUFG_clkout4_inst/O
    X5Y2 (CLOCK_ROOT)    net (fo=191467, routed)      2.197     3.764    vck190_v1_0_i/ai_engine_0/inst/pl_ai_ch_92/inst/s_axis_aclk
    SLICE_X259Y309       FDRE                                         r  vck190_v1_0_i/ai_engine_0/inst/pl_ai_ch_92/inst/reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X259Y309       FDRE (Prop_CFF2_SLICEM_C_Q)
                                                      0.059     3.823 r  vck190_v1_0_i/ai_engine_0/inst/pl_ai_ch_92/inst/reset_n_reg/Q
                         net (fo=2, routed)           0.288     4.111    vck190_v1_0_i/ai_engine_0/inst/pl_ai_ch_92/inst/pl2ai_wrapper_64/mrs_s0/reset_n
    SLICE_X264Y307       FDCE                                         f  vck190_v1_0_i/ai_engine_0/inst/pl_ai_ch_92/inst/pl2ai_wrapper_64/mrs_s0/FSM_sequential_state_reg[1]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clkout4_primitive rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y6         BUFG_PS                      0.000     0.000 r  vck190_v1_0_i/ps_cips/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.494     1.494    vck190_v1_0_i/pl_clkwiz/inst/clock_primitive_inst/clk_in1
    MMCM_X11Y0           MMCME5 (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -0.010     1.484 r  vck190_v1_0_i/pl_clkwiz/inst/clock_primitive_inst/MMCME5_inst/CLKOUT3
                         net (fo=1, routed)           0.379     1.863    vck190_v1_0_i/pl_clkwiz/inst/clock_primitive_inst/clkout4_primitive
    BUFGCE_X11Y22        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.071     1.934 r  vck190_v1_0_i/pl_clkwiz/inst/clock_primitive_inst/BUFG_clkout4_inst/O
    X5Y2 (CLOCK_ROOT)    net (fo=191467, routed)      2.685     4.619    vck190_v1_0_i/ai_engine_0/inst/pl_ai_ch_92/inst/pl2ai_wrapper_64/mrs_s0/clk
    SLICE_X264Y307       FDCE                                         r  vck190_v1_0_i/ai_engine_0/inst/pl_ai_ch_92/inst/pl2ai_wrapper_64/mrs_s0/FSM_sequential_state_reg[1]/C
                         clock pessimism             -0.585     4.034    
    SLICE_X264Y307       FDCE (Remov_AFF_SLICEL_C_CLR)
                                                      0.009     4.043    vck190_v1_0_i/ai_engine_0/inst/pl_ai_ch_92/inst/pl2ai_wrapper_64/mrs_s0/FSM_sequential_state_reg[1]
  -------------------------------------------------------------------
                         required time                         -4.043    
                         arrival time                           4.111    
  -------------------------------------------------------------------
                         slack                                  0.068    

Slack (MET) :             0.080ns  (arrival time - required time)
  Source:                 vck190_v1_0_i/ai_engine_0/inst/pl_ai_ch_87/inst/reset_n_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout4_primitive  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            vck190_v1_0_i/ai_engine_0/inst/pl_ai_ch_87/inst/pl2ai_wrapper_64/mrs_s0/FSM_sequential_state_reg[0]/CLR
                            (removal check against rising-edge clock clkout4_primitive  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout4_primitive rise@0.000ns - clkout4_primitive rise@0.000ns)
  Data Path Delay:        0.355ns  (logic 0.059ns (16.620%)  route 0.296ns (83.380%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.724ns
    Source Clock Delay      (SCD):    3.907ns
    Clock Pessimism Removal (CPR):    0.551ns
  Clock Net Delay (Source):      2.340ns (routing 1.063ns, distribution 1.277ns)
  Clock Net Delay (Destination): 2.790ns (routing 1.223ns, distribution 1.567ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout4_primitive rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y6         BUFG_PS                      0.000     0.000 r  vck190_v1_0_i/ps_cips/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.289     1.289    vck190_v1_0_i/pl_clkwiz/inst/clock_primitive_inst/clk_in1
    MMCM_X11Y0           MMCME5 (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -0.075     1.214 r  vck190_v1_0_i/pl_clkwiz/inst/clock_primitive_inst/MMCME5_inst/CLKOUT3
                         net (fo=1, routed)           0.300     1.514    vck190_v1_0_i/pl_clkwiz/inst/clock_primitive_inst/clkout4_primitive
    BUFGCE_X11Y22        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.053     1.567 r  vck190_v1_0_i/pl_clkwiz/inst/clock_primitive_inst/BUFG_clkout4_inst/O
    X5Y2 (CLOCK_ROOT)    net (fo=191467, routed)      2.340     3.907    vck190_v1_0_i/ai_engine_0/inst/pl_ai_ch_87/inst/s_axis_aclk
    SLICE_X302Y285       FDRE                                         r  vck190_v1_0_i/ai_engine_0/inst/pl_ai_ch_87/inst/reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X302Y285       FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.059     3.966 r  vck190_v1_0_i/ai_engine_0/inst/pl_ai_ch_87/inst/reset_n_reg/Q
                         net (fo=2, routed)           0.296     4.262    vck190_v1_0_i/ai_engine_0/inst/pl_ai_ch_87/inst/pl2ai_wrapper_64/mrs_s0/reset_n
    SLICE_X298Y278       FDCE                                         f  vck190_v1_0_i/ai_engine_0/inst/pl_ai_ch_87/inst/pl2ai_wrapper_64/mrs_s0/FSM_sequential_state_reg[0]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clkout4_primitive rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y6         BUFG_PS                      0.000     0.000 r  vck190_v1_0_i/ps_cips/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.494     1.494    vck190_v1_0_i/pl_clkwiz/inst/clock_primitive_inst/clk_in1
    MMCM_X11Y0           MMCME5 (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -0.010     1.484 r  vck190_v1_0_i/pl_clkwiz/inst/clock_primitive_inst/MMCME5_inst/CLKOUT3
                         net (fo=1, routed)           0.379     1.863    vck190_v1_0_i/pl_clkwiz/inst/clock_primitive_inst/clkout4_primitive
    BUFGCE_X11Y22        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.071     1.934 r  vck190_v1_0_i/pl_clkwiz/inst/clock_primitive_inst/BUFG_clkout4_inst/O
    X5Y2 (CLOCK_ROOT)    net (fo=191467, routed)      2.790     4.724    vck190_v1_0_i/ai_engine_0/inst/pl_ai_ch_87/inst/pl2ai_wrapper_64/mrs_s0/clk
    SLICE_X298Y278       FDCE                                         r  vck190_v1_0_i/ai_engine_0/inst/pl_ai_ch_87/inst/pl2ai_wrapper_64/mrs_s0/FSM_sequential_state_reg[0]/C
                         clock pessimism             -0.551     4.173    
    SLICE_X298Y278       FDCE (Remov_BFF2_SLICEL_C_CLR)
                                                      0.009     4.182    vck190_v1_0_i/ai_engine_0/inst/pl_ai_ch_87/inst/pl2ai_wrapper_64/mrs_s0/FSM_sequential_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -4.182    
                         arrival time                           4.262    
  -------------------------------------------------------------------
                         slack                                  0.080    

Slack (MET) :             0.080ns  (arrival time - required time)
  Source:                 vck190_v1_0_i/ai_engine_0/inst/pl_ai_ch_87/inst/reset_n_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout4_primitive  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            vck190_v1_0_i/ai_engine_0/inst/pl_ai_ch_87/inst/pl2ai_wrapper_64/mrs_s0/FSM_sequential_state_reg[1]/CLR
                            (removal check against rising-edge clock clkout4_primitive  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout4_primitive rise@0.000ns - clkout4_primitive rise@0.000ns)
  Data Path Delay:        0.355ns  (logic 0.059ns (16.620%)  route 0.296ns (83.380%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.724ns
    Source Clock Delay      (SCD):    3.907ns
    Clock Pessimism Removal (CPR):    0.551ns
  Clock Net Delay (Source):      2.340ns (routing 1.063ns, distribution 1.277ns)
  Clock Net Delay (Destination): 2.790ns (routing 1.223ns, distribution 1.567ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout4_primitive rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y6         BUFG_PS                      0.000     0.000 r  vck190_v1_0_i/ps_cips/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.289     1.289    vck190_v1_0_i/pl_clkwiz/inst/clock_primitive_inst/clk_in1
    MMCM_X11Y0           MMCME5 (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -0.075     1.214 r  vck190_v1_0_i/pl_clkwiz/inst/clock_primitive_inst/MMCME5_inst/CLKOUT3
                         net (fo=1, routed)           0.300     1.514    vck190_v1_0_i/pl_clkwiz/inst/clock_primitive_inst/clkout4_primitive
    BUFGCE_X11Y22        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.053     1.567 r  vck190_v1_0_i/pl_clkwiz/inst/clock_primitive_inst/BUFG_clkout4_inst/O
    X5Y2 (CLOCK_ROOT)    net (fo=191467, routed)      2.340     3.907    vck190_v1_0_i/ai_engine_0/inst/pl_ai_ch_87/inst/s_axis_aclk
    SLICE_X302Y285       FDRE                                         r  vck190_v1_0_i/ai_engine_0/inst/pl_ai_ch_87/inst/reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X302Y285       FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.059     3.966 r  vck190_v1_0_i/ai_engine_0/inst/pl_ai_ch_87/inst/reset_n_reg/Q
                         net (fo=2, routed)           0.296     4.262    vck190_v1_0_i/ai_engine_0/inst/pl_ai_ch_87/inst/pl2ai_wrapper_64/mrs_s0/reset_n
    SLICE_X298Y278       FDCE                                         f  vck190_v1_0_i/ai_engine_0/inst/pl_ai_ch_87/inst/pl2ai_wrapper_64/mrs_s0/FSM_sequential_state_reg[1]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clkout4_primitive rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y6         BUFG_PS                      0.000     0.000 r  vck190_v1_0_i/ps_cips/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.494     1.494    vck190_v1_0_i/pl_clkwiz/inst/clock_primitive_inst/clk_in1
    MMCM_X11Y0           MMCME5 (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -0.010     1.484 r  vck190_v1_0_i/pl_clkwiz/inst/clock_primitive_inst/MMCME5_inst/CLKOUT3
                         net (fo=1, routed)           0.379     1.863    vck190_v1_0_i/pl_clkwiz/inst/clock_primitive_inst/clkout4_primitive
    BUFGCE_X11Y22        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.071     1.934 r  vck190_v1_0_i/pl_clkwiz/inst/clock_primitive_inst/BUFG_clkout4_inst/O
    X5Y2 (CLOCK_ROOT)    net (fo=191467, routed)      2.790     4.724    vck190_v1_0_i/ai_engine_0/inst/pl_ai_ch_87/inst/pl2ai_wrapper_64/mrs_s0/clk
    SLICE_X298Y278       FDCE                                         r  vck190_v1_0_i/ai_engine_0/inst/pl_ai_ch_87/inst/pl2ai_wrapper_64/mrs_s0/FSM_sequential_state_reg[1]/C
                         clock pessimism             -0.551     4.173    
    SLICE_X298Y278       FDCE (Remov_AFF_SLICEL_C_CLR)
                                                      0.009     4.182    vck190_v1_0_i/ai_engine_0/inst/pl_ai_ch_87/inst/pl2ai_wrapper_64/mrs_s0/FSM_sequential_state_reg[1]
  -------------------------------------------------------------------
                         required time                         -4.182    
                         arrival time                           4.262    
  -------------------------------------------------------------------
                         slack                                  0.080    

Slack (MET) :             0.090ns  (arrival time - required time)
  Source:                 vck190_v1_0_i/ai_engine_0/inst/pl_ai_ch_38/inst/reset_n_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout4_primitive  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            vck190_v1_0_i/ai_engine_0/inst/pl_ai_ch_38/inst/pl2ai_wrapper_64/mrs_s0/FSM_sequential_state_reg[0]/CLR
                            (removal check against rising-edge clock clkout4_primitive  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout4_primitive rise@0.000ns - clkout4_primitive rise@0.000ns)
  Data Path Delay:        0.352ns  (logic 0.059ns (16.761%)  route 0.293ns (83.239%))
  Logic Levels:           0  
  Clock Path Skew:        0.253ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.653ns
    Source Clock Delay      (SCD):    3.849ns
    Clock Pessimism Removal (CPR):    0.551ns
  Clock Net Delay (Source):      2.282ns (routing 1.063ns, distribution 1.219ns)
  Clock Net Delay (Destination): 2.719ns (routing 1.223ns, distribution 1.496ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout4_primitive rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y6         BUFG_PS                      0.000     0.000 r  vck190_v1_0_i/ps_cips/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.289     1.289    vck190_v1_0_i/pl_clkwiz/inst/clock_primitive_inst/clk_in1
    MMCM_X11Y0           MMCME5 (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -0.075     1.214 r  vck190_v1_0_i/pl_clkwiz/inst/clock_primitive_inst/MMCME5_inst/CLKOUT3
                         net (fo=1, routed)           0.300     1.514    vck190_v1_0_i/pl_clkwiz/inst/clock_primitive_inst/clkout4_primitive
    BUFGCE_X11Y22        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.053     1.567 r  vck190_v1_0_i/pl_clkwiz/inst/clock_primitive_inst/BUFG_clkout4_inst/O
    X5Y2 (CLOCK_ROOT)    net (fo=191467, routed)      2.282     3.849    vck190_v1_0_i/ai_engine_0/inst/pl_ai_ch_38/inst/s_axis_aclk
    SLICE_X151Y286       FDRE                                         r  vck190_v1_0_i/ai_engine_0/inst/pl_ai_ch_38/inst/reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X151Y286       FDRE (Prop_CFF2_SLICEM_C_Q)
                                                      0.059     3.908 r  vck190_v1_0_i/ai_engine_0/inst/pl_ai_ch_38/inst/reset_n_reg/Q
                         net (fo=2, routed)           0.293     4.201    vck190_v1_0_i/ai_engine_0/inst/pl_ai_ch_38/inst/pl2ai_wrapper_64/mrs_s0/reset_n
    SLICE_X148Y283       FDCE                                         f  vck190_v1_0_i/ai_engine_0/inst/pl_ai_ch_38/inst/pl2ai_wrapper_64/mrs_s0/FSM_sequential_state_reg[0]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clkout4_primitive rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y6         BUFG_PS                      0.000     0.000 r  vck190_v1_0_i/ps_cips/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.494     1.494    vck190_v1_0_i/pl_clkwiz/inst/clock_primitive_inst/clk_in1
    MMCM_X11Y0           MMCME5 (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -0.010     1.484 r  vck190_v1_0_i/pl_clkwiz/inst/clock_primitive_inst/MMCME5_inst/CLKOUT3
                         net (fo=1, routed)           0.379     1.863    vck190_v1_0_i/pl_clkwiz/inst/clock_primitive_inst/clkout4_primitive
    BUFGCE_X11Y22        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.071     1.934 r  vck190_v1_0_i/pl_clkwiz/inst/clock_primitive_inst/BUFG_clkout4_inst/O
    X5Y2 (CLOCK_ROOT)    net (fo=191467, routed)      2.719     4.653    vck190_v1_0_i/ai_engine_0/inst/pl_ai_ch_38/inst/pl2ai_wrapper_64/mrs_s0/clk
    SLICE_X148Y283       FDCE                                         r  vck190_v1_0_i/ai_engine_0/inst/pl_ai_ch_38/inst/pl2ai_wrapper_64/mrs_s0/FSM_sequential_state_reg[0]/C
                         clock pessimism             -0.551     4.102    
    SLICE_X148Y283       FDCE (Remov_BFF2_SLICEL_C_CLR)
                                                      0.009     4.111    vck190_v1_0_i/ai_engine_0/inst/pl_ai_ch_38/inst/pl2ai_wrapper_64/mrs_s0/FSM_sequential_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -4.111    
                         arrival time                           4.201    
  -------------------------------------------------------------------
                         slack                                  0.090    

Slack (MET) :             0.090ns  (arrival time - required time)
  Source:                 vck190_v1_0_i/ai_engine_0/inst/pl_ai_ch_38/inst/reset_n_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout4_primitive  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            vck190_v1_0_i/ai_engine_0/inst/pl_ai_ch_38/inst/pl2ai_wrapper_64/mrs_s0/FSM_sequential_state_reg[1]/CLR
                            (removal check against rising-edge clock clkout4_primitive  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout4_primitive rise@0.000ns - clkout4_primitive rise@0.000ns)
  Data Path Delay:        0.352ns  (logic 0.059ns (16.761%)  route 0.293ns (83.239%))
  Logic Levels:           0  
  Clock Path Skew:        0.253ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.653ns
    Source Clock Delay      (SCD):    3.849ns
    Clock Pessimism Removal (CPR):    0.551ns
  Clock Net Delay (Source):      2.282ns (routing 1.063ns, distribution 1.219ns)
  Clock Net Delay (Destination): 2.719ns (routing 1.223ns, distribution 1.496ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout4_primitive rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y6         BUFG_PS                      0.000     0.000 r  vck190_v1_0_i/ps_cips/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.289     1.289    vck190_v1_0_i/pl_clkwiz/inst/clock_primitive_inst/clk_in1
    MMCM_X11Y0           MMCME5 (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -0.075     1.214 r  vck190_v1_0_i/pl_clkwiz/inst/clock_primitive_inst/MMCME5_inst/CLKOUT3
                         net (fo=1, routed)           0.300     1.514    vck190_v1_0_i/pl_clkwiz/inst/clock_primitive_inst/clkout4_primitive
    BUFGCE_X11Y22        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.053     1.567 r  vck190_v1_0_i/pl_clkwiz/inst/clock_primitive_inst/BUFG_clkout4_inst/O
    X5Y2 (CLOCK_ROOT)    net (fo=191467, routed)      2.282     3.849    vck190_v1_0_i/ai_engine_0/inst/pl_ai_ch_38/inst/s_axis_aclk
    SLICE_X151Y286       FDRE                                         r  vck190_v1_0_i/ai_engine_0/inst/pl_ai_ch_38/inst/reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X151Y286       FDRE (Prop_CFF2_SLICEM_C_Q)
                                                      0.059     3.908 r  vck190_v1_0_i/ai_engine_0/inst/pl_ai_ch_38/inst/reset_n_reg/Q
                         net (fo=2, routed)           0.293     4.201    vck190_v1_0_i/ai_engine_0/inst/pl_ai_ch_38/inst/pl2ai_wrapper_64/mrs_s0/reset_n
    SLICE_X148Y283       FDCE                                         f  vck190_v1_0_i/ai_engine_0/inst/pl_ai_ch_38/inst/pl2ai_wrapper_64/mrs_s0/FSM_sequential_state_reg[1]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clkout4_primitive rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y6         BUFG_PS                      0.000     0.000 r  vck190_v1_0_i/ps_cips/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.494     1.494    vck190_v1_0_i/pl_clkwiz/inst/clock_primitive_inst/clk_in1
    MMCM_X11Y0           MMCME5 (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -0.010     1.484 r  vck190_v1_0_i/pl_clkwiz/inst/clock_primitive_inst/MMCME5_inst/CLKOUT3
                         net (fo=1, routed)           0.379     1.863    vck190_v1_0_i/pl_clkwiz/inst/clock_primitive_inst/clkout4_primitive
    BUFGCE_X11Y22        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.071     1.934 r  vck190_v1_0_i/pl_clkwiz/inst/clock_primitive_inst/BUFG_clkout4_inst/O
    X5Y2 (CLOCK_ROOT)    net (fo=191467, routed)      2.719     4.653    vck190_v1_0_i/ai_engine_0/inst/pl_ai_ch_38/inst/pl2ai_wrapper_64/mrs_s0/clk
    SLICE_X148Y283       FDCE                                         r  vck190_v1_0_i/ai_engine_0/inst/pl_ai_ch_38/inst/pl2ai_wrapper_64/mrs_s0/FSM_sequential_state_reg[1]/C
                         clock pessimism             -0.551     4.102    
    SLICE_X148Y283       FDCE (Remov_AFF_SLICEL_C_CLR)
                                                      0.009     4.111    vck190_v1_0_i/ai_engine_0/inst/pl_ai_ch_38/inst/pl2ai_wrapper_64/mrs_s0/FSM_sequential_state_reg[1]
  -------------------------------------------------------------------
                         required time                         -4.111    
                         arrival time                           4.201    
  -------------------------------------------------------------------
                         slack                                  0.090    





