<module name="MAIN_SEC_MMR0_CFG2" acronym="" XML_version="1.0" HW_revision="n/a" description="">
	<register id="CFG2_CLSTR0_CORE0_DBG_CFG" acronym="CFG2_CLSTR0_CORE0_DBG_CFG" offset="0x0" width="32" description="">
		<bitfield id="CLSTR0_CORE0_DBG_CFG_DBGEN" width="4" begin="15" end="12" resetval="0x10" description="Core0 Invasive debug activate.   This is a fault tolerant bitfield that must be set 4'hA to activate   4'b1010 - Activated   others - Deactivated" range="15 - 12" rwaccess="R/W"/> 
		<bitfield id="CLSTR0_CORE0_DBG_CFG_NIDEN" width="4" begin="11" end="8" resetval="0x10" description="Core0 Non-invasive debug activate.  This is a fault tolerant bitfield that must be set 4'hA to activate   4'b1010 - Activated   others - Deactivated" range="11 - 8" rwaccess="R/W"/>
	</register>
	<register id="CFG2_CLSTR9_CORE0_DBG_CFG" acronym="CFG2_CLSTR9_CORE0_DBG_CFG" offset="0x9000" width="32" description="">
		<bitfield id="CLSTR9_CORE0_DBG_CFG_SPNIDEN" width="4" begin="15" end="12" resetval="0x0" description="Core0 Secure Non-Invasive debug activate. This is a fault tolerant bitfield that must be set 4'hA to activate 4'b1010 - Activated others - Deactivated" range="15 - 12" rwaccess="R"/> 
		<bitfield id="CLSTR9_CORE0_DBG_CFG_SPIDEN" width="4" begin="11" end="8" resetval="0x0" description="Core0 Secure Invasive debug activate. This is a fault tolerant bitfield that must be set 4'hA to activate 4'b1010 - Activated others - Deactivated" range="11 - 8" rwaccess="R"/> 
		<bitfield id="CLSTR9_CORE0_DBG_CFG_NIDEN" width="4" begin="7" end="4" resetval="0x10" description="Core0 Non-Invasive debug activate. This is a fault tolerant bitfield that must be set 4'hA to activate 4'b1010 - Activated others - Deactivated" range="7 - 4" rwaccess="R/W"/> 
		<bitfield id="CLSTR9_CORE0_DBG_CFG_DBGEN" width="4" begin="3" end="0" resetval="0x10" description="Core0 Invasive debug activate. This is a fault tolerant bitfield that must be set 4'hA to activate 4'b1010 - Activated others - Deactivated" range="3 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG2_CLSTR9_CORE1_DBG_CFG" acronym="CFG2_CLSTR9_CORE1_DBG_CFG" offset="0x9040" width="32" description="">
		<bitfield id="CLSTR9_CORE1_DBG_CFG_SPNIDEN" width="4" begin="15" end="12" resetval="0x0" description="Core1  Secure Non-Invasive debug activate. This is a fault tolerant bitfield that must be set 4'hA to activate 4'b1010 - Activated others - Deactivated" range="15 - 12" rwaccess="R"/> 
		<bitfield id="CLSTR9_CORE1_DBG_CFG_SPIDEN" width="4" begin="11" end="8" resetval="0x0" description="Core1  Secure Invasive debug activate. This is a fault tolerant bitfield that must be set 4'hA to activate 4'b1010 - Activated others - Deactivated" range="11 - 8" rwaccess="R"/> 
		<bitfield id="CLSTR9_CORE1_DBG_CFG_NIDEN" width="4" begin="7" end="4" resetval="0x10" description="Core1  Non-Invasive debug activate. This is a fault tolerant bitfield that must be set 4'hA to activate 4'b1010 - Activated others - Deactivated" range="7 - 4" rwaccess="R/W"/> 
		<bitfield id="CLSTR9_CORE1_DBG_CFG_DBGEN" width="4" begin="3" end="0" resetval="0x10" description="Core1  Invasive debug activate. This is a fault tolerant bitfield that must be set 4'hA to activate 4'b1010 - Activated others - Deactivated" range="3 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG2_CLSTR9_CORE2_DBG_CFG" acronym="CFG2_CLSTR9_CORE2_DBG_CFG" offset="0x9080" width="32" description="">
		<bitfield id="CLSTR9_CORE2_DBG_CFG_SPNIDEN" width="4" begin="15" end="12" resetval="0x0" description="Core2  Secure Non-Invasive debug activate. This is a fault tolerant bitfield that must be set 4'hA to activate 4'b1010 - Activated others - Deactivated" range="15 - 12" rwaccess="R"/> 
		<bitfield id="CLSTR9_CORE2_DBG_CFG_SPIDEN" width="4" begin="11" end="8" resetval="0x0" description="Core2  Secure Invasive debug activate. This is a fault tolerant bitfield that must be set 4'hA to activate 4'b1010 - Activated others - Deactivated" range="11 - 8" rwaccess="R"/> 
		<bitfield id="CLSTR9_CORE2_DBG_CFG_NIDEN" width="4" begin="7" end="4" resetval="0x10" description="Core2  Non-Invasive debug activate. This is a fault tolerant bitfield that must be set 4'hA to activate 4'b1010 - Activated others - Deactivated" range="7 - 4" rwaccess="R/W"/> 
		<bitfield id="CLSTR9_CORE2_DBG_CFG_DBGEN" width="4" begin="3" end="0" resetval="0x10" description="Core2  Invasive debug activate. This is a fault tolerant bitfield that must be set 4'hA to activate 4'b1010 - Activated others - Deactivated" range="3 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG2_CLSTR9_CORE3_DBG_CFG" acronym="CFG2_CLSTR9_CORE3_DBG_CFG" offset="0x90C0" width="32" description="">
		<bitfield id="CLSTR9_CORE3_DBG_CFG_SPNIDEN" width="4" begin="15" end="12" resetval="0x0" description="Core3  Secure Non-Invasive debug activate. This is a fault tolerant bitfield that must be set 4'hA to activate 4'b1010 - Activated others - Deactivated" range="15 - 12" rwaccess="R"/> 
		<bitfield id="CLSTR9_CORE3_DBG_CFG_SPIDEN" width="4" begin="11" end="8" resetval="0x0" description="Core3  Secure Invasive debug activate. This is a fault tolerant bitfield that must be set 4'hA to activate 4'b1010 - Activated others - Deactivated" range="11 - 8" rwaccess="R"/> 
		<bitfield id="CLSTR9_CORE3_DBG_CFG_NIDEN" width="4" begin="7" end="4" resetval="0x10" description="Core3  Non-Invasive debug activate. This is a fault tolerant bitfield that must be set 4'hA to activate 4'b1010 - Activated others - Deactivated" range="7 - 4" rwaccess="R/W"/> 
		<bitfield id="CLSTR9_CORE3_DBG_CFG_DBGEN" width="4" begin="3" end="0" resetval="0x10" description="Core3  Invasive debug activate. This is a fault tolerant bitfield that must be set 4'hA to activate 4'b1010 - Activated others - Deactivated" range="3 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG2_CLSTR13_CORE0_DBG_CFG" acronym="CFG2_CLSTR13_CORE0_DBG_CFG" offset="0xD000" width="32" description="">
		<bitfield id="CLSTR13_CORE0_DBG_CFG_SPNIDEN" width="4" begin="15" end="12" resetval="0x0" description="Core0 Secure Non-Invasive debug activate. This is a fault tolerant bitfield that must be set 4'hA to activate 4'b1010 - Activated others - Deactivated" range="15 - 12" rwaccess="R"/> 
		<bitfield id="CLSTR13_CORE0_DBG_CFG_SPIDEN" width="4" begin="11" end="8" resetval="0x0" description="Core0 Secure Invasive debug activate. This is a fault tolerant bitfield that must be set 4'hA to activate 4'b1010 - Activated others - Deactivated" range="11 - 8" rwaccess="R"/> 
		<bitfield id="CLSTR13_CORE0_DBG_CFG_NIDEN" width="4" begin="7" end="4" resetval="0x10" description="Core0 Non-Invasive debug activate. This is a fault tolerant bitfield that must be set 4'hA to activate 4'b1010 - Activated others - Deactivated" range="7 - 4" rwaccess="R/W"/> 
		<bitfield id="CLSTR13_CORE0_DBG_CFG_DBGEN" width="4" begin="3" end="0" resetval="0x10" description="Core0 Invasive debug activate. This is a fault tolerant bitfield that must be set 4'hA to activate 4'b1010 - Activated others - Deactivated" range="3 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG2_CLSTR14_CORE0_DBG_CFG" acronym="CFG2_CLSTR14_CORE0_DBG_CFG" offset="0xE000" width="32" description="">
		<bitfield id="CLSTR14_CORE0_DBG_CFG_SPNIDEN" width="4" begin="15" end="12" resetval="0x0" description="Core0 Secure Non-Invasive debug activate. This is a fault tolerant bitfield that must be set 4'hA to activate 4'b1010 - Activated others - Deactivated" range="15 - 12" rwaccess="R"/> 
		<bitfield id="CLSTR14_CORE0_DBG_CFG_SPIDEN" width="4" begin="11" end="8" resetval="0x0" description="Core0 Secure Invasive debug activate. This is a fault tolerant bitfield that must be set 4'hA to activate 4'b1010 - Activated others - Deactivated" range="11 - 8" rwaccess="R"/> 
		<bitfield id="CLSTR14_CORE0_DBG_CFG_NIDEN" width="4" begin="7" end="4" resetval="0x10" description="Core0 Non-Invasive debug activate. This is a fault tolerant bitfield that must be set 4'hA to activate 4'b1010 - Activated others - Deactivated" range="7 - 4" rwaccess="R/W"/> 
		<bitfield id="CLSTR14_CORE0_DBG_CFG_DBGEN" width="4" begin="3" end="0" resetval="0x10" description="Core0 Invasive debug activate. This is a fault tolerant bitfield that must be set 4'hA to activate 4'b1010 - Activated others - Deactivated" range="3 - 0" rwaccess="R/W"/>
	</register>
</module>