{
 "cells": [
  {
   "cell_type": "code",
   "execution_count": 3,
   "metadata": {},
   "outputs": [],
   "source": [
    "import numpy as np\n",
    "import warnings"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 9,
   "metadata": {},
   "outputs": [],
   "source": [
    "def write_revision(file_name, n_addr):    \n",
    "    revision_string = f\"\"\"\n",
    "    -------------------------------------------------------------------------\n",
    "    -- File   : {file_name}\n",
    "    -------------------------------------------------------------------------\n",
    "    -- Description : Synchronous {n_addr} x 1 ROM.\n",
    "    -------------------------------------------------------------------------\n",
    "    -- Revision:\n",
    "    --     Date        Rev     Author             Description\n",
    "    --     12/07/2023  1.0     Henrique L. Silva  Creation.\n",
    "  \t--     20/07/2023  2.0     Antonio V. S. Neto Update on 'memory_struct'\n",
    "\t  --                                            to std_logic_vector to\n",
    "\t  --                                            force Quartus to infer ROM.\n",
    "    -------------------------------------------------------------------------\"\"\"\n",
    "\n",
    "    return revision_string\n",
    "\n",
    "def write_entity(entity_name, n_bits_addr):\n",
    "    entity_string = f\"\"\"\n",
    "    library ieee;\n",
    "    use ieee.std_logic_1164.all;\n",
    "    use ieee.numeric_std.all;\n",
    "\n",
    "    entity {entity_name} is\n",
    "    port (\n",
    "            address   : in  std_logic_vector({n_bits_addr-1} downto 0);\n",
    "            clk       : in  std_logic;\n",
    "            out_rom   : out std_logic\n",
    "        );\n",
    "    end entity {entity_name};\n",
    "    \"\"\"\n",
    "\n",
    "    return entity_string\n",
    "\n",
    "def write_architecture_head(entity_name, n_addr):  \n",
    "    architecture_head_string = f\"\"\"\n",
    "    -- Initial data explicitly declared\n",
    "    architecture {entity_name}_arch of {entity_name} is\n",
    "      type memory_struct is array(0 to {n_addr-1}) of std_logic_vector(0 downto 0);\n",
    "    \"\"\"\n",
    "    return architecture_head_string\n",
    "\n",
    "def write_memory(rom_values):\n",
    "  memory_string = \"\"\"\n",
    "    signal memory : memory_struct := ({});\n",
    "  \"\"\"\n",
    "\n",
    "  # The format command casts the values from integers to binaries.\n",
    "  # The binary number must have wordSize bits, so zeros are padded to the left.\n",
    "  # The join function will skip lines, put the commas and tab the code correctly.\n",
    "\n",
    "  memory_string = memory_string.format(',\\n \\t \\t \\t \\t'.join([f'\"{format(x)}\"' for x in rom_values]), format(0))\n",
    "\n",
    "  return memory_string\n",
    "  \n",
    "def write_architecture_body(entity_name):\n",
    "  architecture_body_string = f\"\"\"\n",
    "    begin\n",
    "    -- Reads ROM position at every rising edge of 'clk'.\n",
    "    process (clk)\n",
    "    begin\n",
    "    if (clk'event and clk = '1') then\n",
    "        out_rom <= memory(to_integer(unsigned(address)))(0);\n",
    "      end if;\n",
    "    end process;\n",
    "\n",
    "  end architecture {entity_name}_arch;  \n",
    "  \"\"\"\n",
    "  \n",
    "  return architecture_body_string"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 10,
   "metadata": {},
   "outputs": [],
   "source": [
    "def write_rom(file_name, entity_name, n_addr, rom_values):\n",
    "    '''\n",
    "    This generates a ROM implemented in VHDL.\n",
    "\n",
    "    Parameters\n",
    "    ----------------\n",
    "    file_name: string\n",
    "        The name of the VHDL file that will be generated.\n",
    "    \n",
    "    entity_name: string\n",
    "        ROM's entity name.\n",
    "\n",
    "    n_addr: int\n",
    "        The number of address that the ROM will have. \n",
    "    \n",
    "    wordSize: int\n",
    "        The size of the word that the ROM will store.\n",
    "    \n",
    "    rom_values: np.array\n",
    "        The values that will be written into the ROM.\n",
    "    '''\n",
    "\n",
    "    # Number of bits-1 needed to reach the number of addresses\n",
    "    \n",
    "    n_bits_addr = np.int8(np.ceil(np.log2(n_addr)))\n",
    "\n",
    "    # Verify if n_addr is divisible by 2^n. If not, append zeros to the values until you get a multiple.\n",
    "    if not np.log2(n_addr).is_integer():\n",
    "        while rom_values.shape[0] < 2**n_bits_addr:\n",
    "            rom_values = np.append(rom_values, 0)\n",
    "            n_addr = 2**n_bits_addr\n",
    "        warnings.warn(\"The number of addresses it not an exponent of 2. You may have addresses with value output to zero.\")\n",
    "    \n",
    "    # Verify if the lengths match, if not append zeros to the end\n",
    "    if rom_values.shape[0] < n_addr:\n",
    "        while rom_values.shape[0] < n_addr:\n",
    "            rom_values = np.append(rom_values, 0)\n",
    "        warnings.warn(\"You have more addresses than values. The list will be appended with zeros to match addresses' length.\")\n",
    "\n",
    "    revision_string = write_revision(file_name, n_addr)\n",
    "    entity_string = write_entity(entity_name, n_bits_addr)\n",
    "    architecture_head_string = write_architecture_head(entity_name, n_addr)\n",
    "    memory_string = write_memory(rom_values)\n",
    "    architecture_body_string = write_architecture_body(entity_name)\n",
    "\n",
    "    # Concatenate the strings\n",
    "    VHDL = revision_string + entity_string + architecture_head_string + memory_string + architecture_body_string\n",
    "\n",
    "    # Write the file\n",
    "    fout = open(f'{file_name}.vhd', 'w')\n",
    "\n",
    "    # Write the string into the file\n",
    "    fout.write(VHDL)\n",
    "\n",
    "    # Close the file\n",
    "    fout.close()\n",
    "\n",
    "    # Return the complete string\n",
    "    return VHDL"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 11,
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "\n",
      "    -------------------------------------------------------------------------\n",
      "    -- File   : stimulus_list_bit_example\n",
      "    -------------------------------------------------------------------------\n",
      "    -- Description : Synchronous 8 x 1 ROM.\n",
      "    -------------------------------------------------------------------------\n",
      "    -- Revision:\n",
      "    --     Date        Rev     Author             Description\n",
      "    --     12/07/2023  1.0     Henrique L. Silva  Creation.\n",
      "  \t--     20/07/2023  2.0     Antonio V. S. Neto Update on 'memory_struct'\n",
      "\t  --                                            to std_logic_vector to\n",
      "\t  --                                            force Quartus to infer ROM.\n",
      "    -------------------------------------------------------------------------\n",
      "    library ieee;\n",
      "    use ieee.std_logic_1164.all;\n",
      "    use ieee.numeric_std.all;\n",
      "\n",
      "    entity stimulus_list_bit_example is\n",
      "    port (\n",
      "            address   : in  std_logic_vector(2 downto 0);\n",
      "            clk       : in  std_logic;\n",
      "            out_rom   : out std_logic\n",
      "        );\n",
      "    end entity stimulus_list_bit_example;\n",
      "    \n",
      "    -- Initial data explicitly declared\n",
      "    architecture stimulus_list_bit_example_arch of stimulus_list_bit_example is\n",
      "      type memory_struct is array(0 to 7) of std_logic_vector(0 downto 0);\n",
      "    \n",
      "    signal memory : memory_struct := (\"1\",\n",
      " \t \t \t \t\"1\",\n",
      " \t \t \t \t\"1\",\n",
      " \t \t \t \t\"1\",\n",
      " \t \t \t \t\"1\",\n",
      " \t \t \t \t\"1\",\n",
      " \t \t \t \t\"1\",\n",
      " \t \t \t \t\"1\");\n",
      "  \n",
      "    begin\n",
      "    -- Reads ROM position at every rising edge of 'clk'.\n",
      "    process (clk)\n",
      "    begin\n",
      "    if (clk'event and clk = '1') then\n",
      "        out_rom <= memory(to_integer(unsigned(address)))(0);\n",
      "      end if;\n",
      "    end process;\n",
      "\n",
      "  end architecture stimulus_list_bit_example_arch;  \n",
      "  \n"
     ]
    }
   ],
   "source": [
    "# Arquivo Exemplo\n",
    "\n",
    "# Final VHDL file name\n",
    "file_name = \"stimulus_list_bit_example\" \n",
    "\n",
    "# ROM Entity name\n",
    "entity_name = file_name\n",
    "\n",
    "# ROM Entity name\n",
    "n_addr = 8\n",
    "\n",
    "# The values that will be written\n",
    "rom_values = np.random.randint(0, 2, n_addr)\n",
    "\n",
    "# Write the ROM\n",
    "result = write_rom(file_name, entity_name, n_addr, rom_values)\n",
    "\n",
    "# Print result\n",
    "print(result)"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "<h2>Write ROM for clock enable stimuli</h2>"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 12,
   "metadata": {},
   "outputs": [
    {
     "name": "stderr",
     "output_type": "stream",
     "text": [
      "C:\\Users\\Antonio\\AppData\\Local\\Temp\\ipykernel_5996\\1889280955.py:32: UserWarning: The number of addresses it not an exponent of 2. You may have addresses with value output to zero.\n",
      "  warnings.warn(\"The number of addresses it not an exponent of 2. You may have addresses with value output to zero.\")\n"
     ]
    }
   ],
   "source": [
    "############## ENABLE RF 1 ##############\n",
    "# Final VHDL file name\n",
    "file_name = \"stimulus_list_clk_enable_rf_1\" \n",
    "\n",
    "# ROM Entity name\n",
    "entity_name = file_name\n",
    "\n",
    "# ROM Entity name\n",
    "n_addr = 94\n",
    "\n",
    "# Creating the array (using Antonio suggestion)\n",
    "rom_values = []\n",
    "rom_values.append(0)\n",
    "\n",
    "for i in range(60):\n",
    "    rom_values.append(1)\n",
    "\n",
    "for i in range(4):\n",
    "    rom_values.append(0)\n",
    "    rom_values.append(0)\n",
    "    rom_values.append(0)\n",
    "    rom_values.append(1)\n",
    "\n",
    "for i in range(16):\n",
    "    rom_values.append(1)\n",
    "\n",
    "rom_values.append(0)\n",
    "# End of array creation\n",
    "\n",
    "# Cast list to numpy array\n",
    "rom_values = np.array(rom_values)\n",
    "# Cast all values to integers\n",
    "rom_values = np.uint16(rom_values)\n",
    "\n",
    "# Write the ROM\n",
    "result = write_rom(file_name, entity_name, n_addr, rom_values)\n",
    "\n",
    "############## ENABLE RF 2 ##############\n",
    "# Final VHDL file name\n",
    "file_name = \"stimulus_list_clk_enable_rf_2\" \n",
    "\n",
    "# ROM Entity name\n",
    "entity_name = file_name\n",
    "\n",
    "# ROM Entity name\n",
    "n_addr = 94\n",
    "\n",
    "# Creating the array (using Antonio suggestion)\n",
    "rom_values = []\n",
    "rom_values.append(0)\n",
    "\n",
    "for i in range(76):\n",
    "    rom_values.append(1)\n",
    "\n",
    "for i in range(4):\n",
    "    rom_values.append(0)\n",
    "    rom_values.append(0)\n",
    "    rom_values.append(0)\n",
    "    rom_values.append(1)\n",
    "\n",
    "rom_values.append(0)\n",
    "# End of array creation\n",
    "\n",
    "# Cast list to numpy array\n",
    "rom_values = np.array(rom_values)\n",
    "# Cast all values to integers\n",
    "rom_values = np.uint16(rom_values)\n",
    "\n",
    "# Write the ROM\n",
    "result = write_rom(file_name, entity_name, n_addr, rom_values)\n"
   ]
  }
 ],
 "metadata": {
  "kernelspec": {
   "display_name": "Python 3.9.13 ('base')",
   "language": "python",
   "name": "python3"
  },
  "language_info": {
   "codemirror_mode": {
    "name": "ipython",
    "version": 3
   },
   "file_extension": ".py",
   "mimetype": "text/x-python",
   "name": "python",
   "nbconvert_exporter": "python",
   "pygments_lexer": "ipython3",
   "version": "3.9.13"
  },
  "orig_nbformat": 4,
  "vscode": {
   "interpreter": {
    "hash": "a7efeda51ab66cbc0f4c54a7d4464d7301853633942c4395c7ec7c64649ddfc5"
   }
  }
 },
 "nbformat": 4,
 "nbformat_minor": 2
}
