
Loading design for application trce from file key00_key0.ncd.
Design name: topkey00
NCD version: 3.3
Vendor:      LATTICE
Device:      LCMXO2-7000HE
Package:     TQFP144
Performance: 5
Loading device for application trce from file 'xo2c7000.nph' in environment: C:/lscc/diamond/3.11_x64/ispfpga.
Package Status:                     Final          Version 1.39.
Performance Hardware Data Status:   Final          Version 34.4.
Setup and Hold Report

--------------------------------------------------------------------------------
Lattice TRACE Report - Setup, Version Diamond (64-bit) 3.11.0.396.4
Wed Mar 11 10:52:14 2020

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2019 Lattice Semiconductor Corporation,  All rights reserved.

Report Information
------------------
Command line:    trce -v 10 -gt -sethld -sp 5 -sphld m -o key00_key0.twr -gui -msgset C:/lscc/diamond/3.11_x64/bin/nt64/Arqui/Practicas/key00/key00/promote.xml key00_key0.ncd key00_key0.prf 
Design file:     key00_key0.ncd
Preference file: key00_key0.prf
Device,speed:    LCMXO2-7000HE,5
Report level:    verbose report, limited to 10 items per preference
--------------------------------------------------------------------------------

BLOCK ASYNCPATHS
BLOCK RESETPATHS
--------------------------------------------------------------------------------



================================================================================
Preference: FREQUENCY NET "K00/sclk" 2.080000 MHz ;
            4096 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed: The following path meets requirements by 464.956ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              K00/D01/sdiv[19]  (from K00/sclk +)
   Destination:    FF         Data in        K00/D01/sdiv[20]  (to K00/sclk +)

   Delay:              15.663ns  (40.6% logic, 59.4% route), 19 logic levels.

 Constraint Details:

     15.663ns physical path delay K00/D01/SLICE_1 to K00/D01/SLICE_1 meets
    480.769ns delay constraint less
      0.000ns skew and
      0.150ns DIN_SET requirement (totaling 480.619ns) by 464.956ns

 Physical Path Details:

      Data path K00/D01/SLICE_1 to K00/D01/SLICE_1:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R14C17C.CLK to     R14C17C.Q0 K00/D01/SLICE_1 (from K00/sclk)
ROUTE         5     1.429     R14C17C.Q0 to     R12C18C.C1 K00/D01/sdiv[19]
CTOF_DEL    ---     0.452     R12C18C.C1 to     R12C18C.F1 K00/D01/SLICE_46
ROUTE         4     0.691     R12C18C.F1 to     R12C17C.C1 K00/D01/N_53
CTOF_DEL    ---     0.452     R12C17C.C1 to     R12C17C.F1 K00/D01/SLICE_51
ROUTE         5     1.296     R12C17C.F1 to     R12C16A.B1 K00/D01/N_55
CTOF_DEL    ---     0.452     R12C16A.B1 to     R12C16A.F1 K00/D01/SLICE_52
ROUTE         2     1.602     R12C16A.F1 to     R15C16B.B0 K00/D01/N_68
CTOF_DEL    ---     0.452     R15C16B.B0 to     R15C16B.F0 K00/D01/SLICE_50
ROUTE         1     1.213     R15C16B.F0 to     R12C16D.A0 K00/D01/N_45
CTOF_DEL    ---     0.452     R12C16D.A0 to     R12C16D.F0 K00/D01/SLICE_48
ROUTE         2     1.237     R12C16D.F0 to     R12C18D.A0 K00/D01/N_8
CTOF_DEL    ---     0.452     R12C18D.A0 to     R12C18D.F0 K00/D01/SLICE_44
ROUTE         2     0.392     R12C18D.F0 to     R12C18D.C1 K00/D01/un1_sdiv69_3
CTOF_DEL    ---     0.452     R12C18D.C1 to     R12C18D.F1 K00/D01/SLICE_44
ROUTE         1     1.442     R12C18D.F1 to     R14C15A.A0 K00/D01/un1_sdiv69_i
C0TOFCO_DE  ---     0.905     R14C15A.A0 to    R14C15A.FCO K00/D01/SLICE_0
ROUTE         1     0.000    R14C15A.FCO to    R14C15B.FCI K00/D01/un1_sdiv_cry_0
FCITOFCO_D  ---     0.146    R14C15B.FCI to    R14C15B.FCO K00/D01/SLICE_10
ROUTE         1     0.000    R14C15B.FCO to    R14C15C.FCI K00/D01/un1_sdiv_cry_2
FCITOFCO_D  ---     0.146    R14C15C.FCI to    R14C15C.FCO K00/D01/SLICE_9
ROUTE         1     0.000    R14C15C.FCO to    R14C15D.FCI K00/D01/un1_sdiv_cry_4
FCITOFCO_D  ---     0.146    R14C15D.FCI to    R14C15D.FCO K00/D01/SLICE_8
ROUTE         1     0.000    R14C15D.FCO to    R14C16A.FCI K00/D01/un1_sdiv_cry_6
FCITOFCO_D  ---     0.146    R14C16A.FCI to    R14C16A.FCO K00/D01/SLICE_7
ROUTE         1     0.000    R14C16A.FCO to    R14C16B.FCI K00/D01/un1_sdiv_cry_8
FCITOFCO_D  ---     0.146    R14C16B.FCI to    R14C16B.FCO K00/D01/SLICE_6
ROUTE         1     0.000    R14C16B.FCO to    R14C16C.FCI K00/D01/un1_sdiv_cry_10
FCITOFCO_D  ---     0.146    R14C16C.FCI to    R14C16C.FCO K00/D01/SLICE_5
ROUTE         1     0.000    R14C16C.FCO to    R14C16D.FCI K00/D01/un1_sdiv_cry_12
FCITOFCO_D  ---     0.146    R14C16D.FCI to    R14C16D.FCO K00/D01/SLICE_4
ROUTE         1     0.000    R14C16D.FCO to    R14C17A.FCI K00/D01/un1_sdiv_cry_14
FCITOFCO_D  ---     0.146    R14C17A.FCI to    R14C17A.FCO K00/D01/SLICE_3
ROUTE         1     0.000    R14C17A.FCO to    R14C17B.FCI K00/D01/un1_sdiv_cry_16
FCITOFCO_D  ---     0.146    R14C17B.FCI to    R14C17B.FCO K00/D01/SLICE_2
ROUTE         1     0.000    R14C17B.FCO to    R14C17C.FCI K00/D01/un1_sdiv_cry_18
FCITOF1_DE  ---     0.569    R14C17C.FCI to     R14C17C.F1 K00/D01/SLICE_1
ROUTE         1     0.000     R14C17C.F1 to    R14C17C.DI1 K00/D01/un1_sdiv[21] (to K00/sclk)
                  --------
                   15.663   (40.6% logic, 59.4% route), 19 logic levels.

 Clock Skew Details: 

      Source Clock Path K00/D00/OSCInst0 to K00/D01/SLICE_1:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        12     2.216        OSC.OSC to    R14C17C.CLK K00/sclk
                  --------
                    2.216   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path K00/D00/OSCInst0 to K00/D01/SLICE_1:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        12     2.216        OSC.OSC to    R14C17C.CLK K00/sclk
                  --------
                    2.216   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 465.008ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              K00/D01/sdiv[19]  (from K00/sclk +)
   Destination:    FF         Data in        K00/D01/sdiv[19]  (to K00/sclk +)

   Delay:              15.611ns  (40.4% logic, 59.6% route), 19 logic levels.

 Constraint Details:

     15.611ns physical path delay K00/D01/SLICE_1 to K00/D01/SLICE_1 meets
    480.769ns delay constraint less
      0.000ns skew and
      0.150ns DIN_SET requirement (totaling 480.619ns) by 465.008ns

 Physical Path Details:

      Data path K00/D01/SLICE_1 to K00/D01/SLICE_1:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R14C17C.CLK to     R14C17C.Q0 K00/D01/SLICE_1 (from K00/sclk)
ROUTE         5     1.429     R14C17C.Q0 to     R12C18C.C1 K00/D01/sdiv[19]
CTOF_DEL    ---     0.452     R12C18C.C1 to     R12C18C.F1 K00/D01/SLICE_46
ROUTE         4     0.691     R12C18C.F1 to     R12C17C.C1 K00/D01/N_53
CTOF_DEL    ---     0.452     R12C17C.C1 to     R12C17C.F1 K00/D01/SLICE_51
ROUTE         5     1.296     R12C17C.F1 to     R12C16A.B1 K00/D01/N_55
CTOF_DEL    ---     0.452     R12C16A.B1 to     R12C16A.F1 K00/D01/SLICE_52
ROUTE         2     1.602     R12C16A.F1 to     R15C16B.B0 K00/D01/N_68
CTOF_DEL    ---     0.452     R15C16B.B0 to     R15C16B.F0 K00/D01/SLICE_50
ROUTE         1     1.213     R15C16B.F0 to     R12C16D.A0 K00/D01/N_45
CTOF_DEL    ---     0.452     R12C16D.A0 to     R12C16D.F0 K00/D01/SLICE_48
ROUTE         2     1.237     R12C16D.F0 to     R12C18D.A0 K00/D01/N_8
CTOF_DEL    ---     0.452     R12C18D.A0 to     R12C18D.F0 K00/D01/SLICE_44
ROUTE         2     0.392     R12C18D.F0 to     R12C18D.C1 K00/D01/un1_sdiv69_3
CTOF_DEL    ---     0.452     R12C18D.C1 to     R12C18D.F1 K00/D01/SLICE_44
ROUTE         1     1.442     R12C18D.F1 to     R14C15A.A0 K00/D01/un1_sdiv69_i
C0TOFCO_DE  ---     0.905     R14C15A.A0 to    R14C15A.FCO K00/D01/SLICE_0
ROUTE         1     0.000    R14C15A.FCO to    R14C15B.FCI K00/D01/un1_sdiv_cry_0
FCITOFCO_D  ---     0.146    R14C15B.FCI to    R14C15B.FCO K00/D01/SLICE_10
ROUTE         1     0.000    R14C15B.FCO to    R14C15C.FCI K00/D01/un1_sdiv_cry_2
FCITOFCO_D  ---     0.146    R14C15C.FCI to    R14C15C.FCO K00/D01/SLICE_9
ROUTE         1     0.000    R14C15C.FCO to    R14C15D.FCI K00/D01/un1_sdiv_cry_4
FCITOFCO_D  ---     0.146    R14C15D.FCI to    R14C15D.FCO K00/D01/SLICE_8
ROUTE         1     0.000    R14C15D.FCO to    R14C16A.FCI K00/D01/un1_sdiv_cry_6
FCITOFCO_D  ---     0.146    R14C16A.FCI to    R14C16A.FCO K00/D01/SLICE_7
ROUTE         1     0.000    R14C16A.FCO to    R14C16B.FCI K00/D01/un1_sdiv_cry_8
FCITOFCO_D  ---     0.146    R14C16B.FCI to    R14C16B.FCO K00/D01/SLICE_6
ROUTE         1     0.000    R14C16B.FCO to    R14C16C.FCI K00/D01/un1_sdiv_cry_10
FCITOFCO_D  ---     0.146    R14C16C.FCI to    R14C16C.FCO K00/D01/SLICE_5
ROUTE         1     0.000    R14C16C.FCO to    R14C16D.FCI K00/D01/un1_sdiv_cry_12
FCITOFCO_D  ---     0.146    R14C16D.FCI to    R14C16D.FCO K00/D01/SLICE_4
ROUTE         1     0.000    R14C16D.FCO to    R14C17A.FCI K00/D01/un1_sdiv_cry_14
FCITOFCO_D  ---     0.146    R14C17A.FCI to    R14C17A.FCO K00/D01/SLICE_3
ROUTE         1     0.000    R14C17A.FCO to    R14C17B.FCI K00/D01/un1_sdiv_cry_16
FCITOFCO_D  ---     0.146    R14C17B.FCI to    R14C17B.FCO K00/D01/SLICE_2
ROUTE         1     0.000    R14C17B.FCO to    R14C17C.FCI K00/D01/un1_sdiv_cry_18
FCITOF0_DE  ---     0.517    R14C17C.FCI to     R14C17C.F0 K00/D01/SLICE_1
ROUTE         1     0.000     R14C17C.F0 to    R14C17C.DI0 K00/D01/un1_sdiv[20] (to K00/sclk)
                  --------
                   15.611   (40.4% logic, 59.6% route), 19 logic levels.

 Clock Skew Details: 

      Source Clock Path K00/D00/OSCInst0 to K00/D01/SLICE_1:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        12     2.216        OSC.OSC to    R14C17C.CLK K00/sclk
                  --------
                    2.216   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path K00/D00/OSCInst0 to K00/D01/SLICE_1:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        12     2.216        OSC.OSC to    R14C17C.CLK K00/sclk
                  --------
                    2.216   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 465.011ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              K00/D01/sdiv[18]  (from K00/sclk +)
   Destination:    FF         Data in        K00/D01/sdiv[20]  (to K00/sclk +)

   Delay:              15.608ns  (40.8% logic, 59.2% route), 19 logic levels.

 Constraint Details:

     15.608ns physical path delay K00/D01/SLICE_2 to K00/D01/SLICE_1 meets
    480.769ns delay constraint less
      0.000ns skew and
      0.150ns DIN_SET requirement (totaling 480.619ns) by 465.011ns

 Physical Path Details:

      Data path K00/D01/SLICE_2 to K00/D01/SLICE_1:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R14C17B.CLK to     R14C17B.Q1 K00/D01/SLICE_2 (from K00/sclk)
ROUTE         5     1.374     R14C17B.Q1 to     R12C18C.B1 K00/D01/sdiv[18]
CTOF_DEL    ---     0.452     R12C18C.B1 to     R12C18C.F1 K00/D01/SLICE_46
ROUTE         4     0.691     R12C18C.F1 to     R12C17C.C1 K00/D01/N_53
CTOF_DEL    ---     0.452     R12C17C.C1 to     R12C17C.F1 K00/D01/SLICE_51
ROUTE         5     1.296     R12C17C.F1 to     R12C16A.B1 K00/D01/N_55
CTOF_DEL    ---     0.452     R12C16A.B1 to     R12C16A.F1 K00/D01/SLICE_52
ROUTE         2     1.602     R12C16A.F1 to     R15C16B.B0 K00/D01/N_68
CTOF_DEL    ---     0.452     R15C16B.B0 to     R15C16B.F0 K00/D01/SLICE_50
ROUTE         1     1.213     R15C16B.F0 to     R12C16D.A0 K00/D01/N_45
CTOF_DEL    ---     0.452     R12C16D.A0 to     R12C16D.F0 K00/D01/SLICE_48
ROUTE         2     1.237     R12C16D.F0 to     R12C18D.A0 K00/D01/N_8
CTOF_DEL    ---     0.452     R12C18D.A0 to     R12C18D.F0 K00/D01/SLICE_44
ROUTE         2     0.392     R12C18D.F0 to     R12C18D.C1 K00/D01/un1_sdiv69_3
CTOF_DEL    ---     0.452     R12C18D.C1 to     R12C18D.F1 K00/D01/SLICE_44
ROUTE         1     1.442     R12C18D.F1 to     R14C15A.A0 K00/D01/un1_sdiv69_i
C0TOFCO_DE  ---     0.905     R14C15A.A0 to    R14C15A.FCO K00/D01/SLICE_0
ROUTE         1     0.000    R14C15A.FCO to    R14C15B.FCI K00/D01/un1_sdiv_cry_0
FCITOFCO_D  ---     0.146    R14C15B.FCI to    R14C15B.FCO K00/D01/SLICE_10
ROUTE         1     0.000    R14C15B.FCO to    R14C15C.FCI K00/D01/un1_sdiv_cry_2
FCITOFCO_D  ---     0.146    R14C15C.FCI to    R14C15C.FCO K00/D01/SLICE_9
ROUTE         1     0.000    R14C15C.FCO to    R14C15D.FCI K00/D01/un1_sdiv_cry_4
FCITOFCO_D  ---     0.146    R14C15D.FCI to    R14C15D.FCO K00/D01/SLICE_8
ROUTE         1     0.000    R14C15D.FCO to    R14C16A.FCI K00/D01/un1_sdiv_cry_6
FCITOFCO_D  ---     0.146    R14C16A.FCI to    R14C16A.FCO K00/D01/SLICE_7
ROUTE         1     0.000    R14C16A.FCO to    R14C16B.FCI K00/D01/un1_sdiv_cry_8
FCITOFCO_D  ---     0.146    R14C16B.FCI to    R14C16B.FCO K00/D01/SLICE_6
ROUTE         1     0.000    R14C16B.FCO to    R14C16C.FCI K00/D01/un1_sdiv_cry_10
FCITOFCO_D  ---     0.146    R14C16C.FCI to    R14C16C.FCO K00/D01/SLICE_5
ROUTE         1     0.000    R14C16C.FCO to    R14C16D.FCI K00/D01/un1_sdiv_cry_12
FCITOFCO_D  ---     0.146    R14C16D.FCI to    R14C16D.FCO K00/D01/SLICE_4
ROUTE         1     0.000    R14C16D.FCO to    R14C17A.FCI K00/D01/un1_sdiv_cry_14
FCITOFCO_D  ---     0.146    R14C17A.FCI to    R14C17A.FCO K00/D01/SLICE_3
ROUTE         1     0.000    R14C17A.FCO to    R14C17B.FCI K00/D01/un1_sdiv_cry_16
FCITOFCO_D  ---     0.146    R14C17B.FCI to    R14C17B.FCO K00/D01/SLICE_2
ROUTE         1     0.000    R14C17B.FCO to    R14C17C.FCI K00/D01/un1_sdiv_cry_18
FCITOF1_DE  ---     0.569    R14C17C.FCI to     R14C17C.F1 K00/D01/SLICE_1
ROUTE         1     0.000     R14C17C.F1 to    R14C17C.DI1 K00/D01/un1_sdiv[21] (to K00/sclk)
                  --------
                   15.608   (40.8% logic, 59.2% route), 19 logic levels.

 Clock Skew Details: 

      Source Clock Path K00/D00/OSCInst0 to K00/D01/SLICE_2:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        12     2.216        OSC.OSC to    R14C17B.CLK K00/sclk
                  --------
                    2.216   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path K00/D00/OSCInst0 to K00/D01/SLICE_1:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        12     2.216        OSC.OSC to    R14C17C.CLK K00/sclk
                  --------
                    2.216   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 465.042ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              K00/D01/sdiv[20]  (from K00/sclk +)
   Destination:    FF         Data in        K00/D01/sdiv[20]  (to K00/sclk +)

   Delay:              15.577ns  (40.8% logic, 59.2% route), 19 logic levels.

 Constraint Details:

     15.577ns physical path delay K00/D01/SLICE_1 to K00/D01/SLICE_1 meets
    480.769ns delay constraint less
      0.000ns skew and
      0.150ns DIN_SET requirement (totaling 480.619ns) by 465.042ns

 Physical Path Details:

      Data path K00/D01/SLICE_1 to K00/D01/SLICE_1:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R14C17C.CLK to     R14C17C.Q1 K00/D01/SLICE_1 (from K00/sclk)
ROUTE         6     1.343     R14C17C.Q1 to     R12C18C.A1 K00/D01/sdiv[20]
CTOF_DEL    ---     0.452     R12C18C.A1 to     R12C18C.F1 K00/D01/SLICE_46
ROUTE         4     0.691     R12C18C.F1 to     R12C17C.C1 K00/D01/N_53
CTOF_DEL    ---     0.452     R12C17C.C1 to     R12C17C.F1 K00/D01/SLICE_51
ROUTE         5     1.296     R12C17C.F1 to     R12C16A.B1 K00/D01/N_55
CTOF_DEL    ---     0.452     R12C16A.B1 to     R12C16A.F1 K00/D01/SLICE_52
ROUTE         2     1.602     R12C16A.F1 to     R15C16B.B0 K00/D01/N_68
CTOF_DEL    ---     0.452     R15C16B.B0 to     R15C16B.F0 K00/D01/SLICE_50
ROUTE         1     1.213     R15C16B.F0 to     R12C16D.A0 K00/D01/N_45
CTOF_DEL    ---     0.452     R12C16D.A0 to     R12C16D.F0 K00/D01/SLICE_48
ROUTE         2     1.237     R12C16D.F0 to     R12C18D.A0 K00/D01/N_8
CTOF_DEL    ---     0.452     R12C18D.A0 to     R12C18D.F0 K00/D01/SLICE_44
ROUTE         2     0.392     R12C18D.F0 to     R12C18D.C1 K00/D01/un1_sdiv69_3
CTOF_DEL    ---     0.452     R12C18D.C1 to     R12C18D.F1 K00/D01/SLICE_44
ROUTE         1     1.442     R12C18D.F1 to     R14C15A.A0 K00/D01/un1_sdiv69_i
C0TOFCO_DE  ---     0.905     R14C15A.A0 to    R14C15A.FCO K00/D01/SLICE_0
ROUTE         1     0.000    R14C15A.FCO to    R14C15B.FCI K00/D01/un1_sdiv_cry_0
FCITOFCO_D  ---     0.146    R14C15B.FCI to    R14C15B.FCO K00/D01/SLICE_10
ROUTE         1     0.000    R14C15B.FCO to    R14C15C.FCI K00/D01/un1_sdiv_cry_2
FCITOFCO_D  ---     0.146    R14C15C.FCI to    R14C15C.FCO K00/D01/SLICE_9
ROUTE         1     0.000    R14C15C.FCO to    R14C15D.FCI K00/D01/un1_sdiv_cry_4
FCITOFCO_D  ---     0.146    R14C15D.FCI to    R14C15D.FCO K00/D01/SLICE_8
ROUTE         1     0.000    R14C15D.FCO to    R14C16A.FCI K00/D01/un1_sdiv_cry_6
FCITOFCO_D  ---     0.146    R14C16A.FCI to    R14C16A.FCO K00/D01/SLICE_7
ROUTE         1     0.000    R14C16A.FCO to    R14C16B.FCI K00/D01/un1_sdiv_cry_8
FCITOFCO_D  ---     0.146    R14C16B.FCI to    R14C16B.FCO K00/D01/SLICE_6
ROUTE         1     0.000    R14C16B.FCO to    R14C16C.FCI K00/D01/un1_sdiv_cry_10
FCITOFCO_D  ---     0.146    R14C16C.FCI to    R14C16C.FCO K00/D01/SLICE_5
ROUTE         1     0.000    R14C16C.FCO to    R14C16D.FCI K00/D01/un1_sdiv_cry_12
FCITOFCO_D  ---     0.146    R14C16D.FCI to    R14C16D.FCO K00/D01/SLICE_4
ROUTE         1     0.000    R14C16D.FCO to    R14C17A.FCI K00/D01/un1_sdiv_cry_14
FCITOFCO_D  ---     0.146    R14C17A.FCI to    R14C17A.FCO K00/D01/SLICE_3
ROUTE         1     0.000    R14C17A.FCO to    R14C17B.FCI K00/D01/un1_sdiv_cry_16
FCITOFCO_D  ---     0.146    R14C17B.FCI to    R14C17B.FCO K00/D01/SLICE_2
ROUTE         1     0.000    R14C17B.FCO to    R14C17C.FCI K00/D01/un1_sdiv_cry_18
FCITOF1_DE  ---     0.569    R14C17C.FCI to     R14C17C.F1 K00/D01/SLICE_1
ROUTE         1     0.000     R14C17C.F1 to    R14C17C.DI1 K00/D01/un1_sdiv[21] (to K00/sclk)
                  --------
                   15.577   (40.8% logic, 59.2% route), 19 logic levels.

 Clock Skew Details: 

      Source Clock Path K00/D00/OSCInst0 to K00/D01/SLICE_1:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        12     2.216        OSC.OSC to    R14C17C.CLK K00/sclk
                  --------
                    2.216   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path K00/D00/OSCInst0 to K00/D01/SLICE_1:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        12     2.216        OSC.OSC to    R14C17C.CLK K00/sclk
                  --------
                    2.216   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 465.063ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              K00/D01/sdiv[18]  (from K00/sclk +)
   Destination:    FF         Data in        K00/D01/sdiv[19]  (to K00/sclk +)

   Delay:              15.556ns  (40.6% logic, 59.4% route), 19 logic levels.

 Constraint Details:

     15.556ns physical path delay K00/D01/SLICE_2 to K00/D01/SLICE_1 meets
    480.769ns delay constraint less
      0.000ns skew and
      0.150ns DIN_SET requirement (totaling 480.619ns) by 465.063ns

 Physical Path Details:

      Data path K00/D01/SLICE_2 to K00/D01/SLICE_1:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R14C17B.CLK to     R14C17B.Q1 K00/D01/SLICE_2 (from K00/sclk)
ROUTE         5     1.374     R14C17B.Q1 to     R12C18C.B1 K00/D01/sdiv[18]
CTOF_DEL    ---     0.452     R12C18C.B1 to     R12C18C.F1 K00/D01/SLICE_46
ROUTE         4     0.691     R12C18C.F1 to     R12C17C.C1 K00/D01/N_53
CTOF_DEL    ---     0.452     R12C17C.C1 to     R12C17C.F1 K00/D01/SLICE_51
ROUTE         5     1.296     R12C17C.F1 to     R12C16A.B1 K00/D01/N_55
CTOF_DEL    ---     0.452     R12C16A.B1 to     R12C16A.F1 K00/D01/SLICE_52
ROUTE         2     1.602     R12C16A.F1 to     R15C16B.B0 K00/D01/N_68
CTOF_DEL    ---     0.452     R15C16B.B0 to     R15C16B.F0 K00/D01/SLICE_50
ROUTE         1     1.213     R15C16B.F0 to     R12C16D.A0 K00/D01/N_45
CTOF_DEL    ---     0.452     R12C16D.A0 to     R12C16D.F0 K00/D01/SLICE_48
ROUTE         2     1.237     R12C16D.F0 to     R12C18D.A0 K00/D01/N_8
CTOF_DEL    ---     0.452     R12C18D.A0 to     R12C18D.F0 K00/D01/SLICE_44
ROUTE         2     0.392     R12C18D.F0 to     R12C18D.C1 K00/D01/un1_sdiv69_3
CTOF_DEL    ---     0.452     R12C18D.C1 to     R12C18D.F1 K00/D01/SLICE_44
ROUTE         1     1.442     R12C18D.F1 to     R14C15A.A0 K00/D01/un1_sdiv69_i
C0TOFCO_DE  ---     0.905     R14C15A.A0 to    R14C15A.FCO K00/D01/SLICE_0
ROUTE         1     0.000    R14C15A.FCO to    R14C15B.FCI K00/D01/un1_sdiv_cry_0
FCITOFCO_D  ---     0.146    R14C15B.FCI to    R14C15B.FCO K00/D01/SLICE_10
ROUTE         1     0.000    R14C15B.FCO to    R14C15C.FCI K00/D01/un1_sdiv_cry_2
FCITOFCO_D  ---     0.146    R14C15C.FCI to    R14C15C.FCO K00/D01/SLICE_9
ROUTE         1     0.000    R14C15C.FCO to    R14C15D.FCI K00/D01/un1_sdiv_cry_4
FCITOFCO_D  ---     0.146    R14C15D.FCI to    R14C15D.FCO K00/D01/SLICE_8
ROUTE         1     0.000    R14C15D.FCO to    R14C16A.FCI K00/D01/un1_sdiv_cry_6
FCITOFCO_D  ---     0.146    R14C16A.FCI to    R14C16A.FCO K00/D01/SLICE_7
ROUTE         1     0.000    R14C16A.FCO to    R14C16B.FCI K00/D01/un1_sdiv_cry_8
FCITOFCO_D  ---     0.146    R14C16B.FCI to    R14C16B.FCO K00/D01/SLICE_6
ROUTE         1     0.000    R14C16B.FCO to    R14C16C.FCI K00/D01/un1_sdiv_cry_10
FCITOFCO_D  ---     0.146    R14C16C.FCI to    R14C16C.FCO K00/D01/SLICE_5
ROUTE         1     0.000    R14C16C.FCO to    R14C16D.FCI K00/D01/un1_sdiv_cry_12
FCITOFCO_D  ---     0.146    R14C16D.FCI to    R14C16D.FCO K00/D01/SLICE_4
ROUTE         1     0.000    R14C16D.FCO to    R14C17A.FCI K00/D01/un1_sdiv_cry_14
FCITOFCO_D  ---     0.146    R14C17A.FCI to    R14C17A.FCO K00/D01/SLICE_3
ROUTE         1     0.000    R14C17A.FCO to    R14C17B.FCI K00/D01/un1_sdiv_cry_16
FCITOFCO_D  ---     0.146    R14C17B.FCI to    R14C17B.FCO K00/D01/SLICE_2
ROUTE         1     0.000    R14C17B.FCO to    R14C17C.FCI K00/D01/un1_sdiv_cry_18
FCITOF0_DE  ---     0.517    R14C17C.FCI to     R14C17C.F0 K00/D01/SLICE_1
ROUTE         1     0.000     R14C17C.F0 to    R14C17C.DI0 K00/D01/un1_sdiv[20] (to K00/sclk)
                  --------
                   15.556   (40.6% logic, 59.4% route), 19 logic levels.

 Clock Skew Details: 

      Source Clock Path K00/D00/OSCInst0 to K00/D01/SLICE_2:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        12     2.216        OSC.OSC to    R14C17B.CLK K00/sclk
                  --------
                    2.216   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path K00/D00/OSCInst0 to K00/D01/SLICE_1:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        12     2.216        OSC.OSC to    R14C17C.CLK K00/sclk
                  --------
                    2.216   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 465.094ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              K00/D01/sdiv[20]  (from K00/sclk +)
   Destination:    FF         Data in        K00/D01/sdiv[19]  (to K00/sclk +)

   Delay:              15.525ns  (40.6% logic, 59.4% route), 19 logic levels.

 Constraint Details:

     15.525ns physical path delay K00/D01/SLICE_1 to K00/D01/SLICE_1 meets
    480.769ns delay constraint less
      0.000ns skew and
      0.150ns DIN_SET requirement (totaling 480.619ns) by 465.094ns

 Physical Path Details:

      Data path K00/D01/SLICE_1 to K00/D01/SLICE_1:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R14C17C.CLK to     R14C17C.Q1 K00/D01/SLICE_1 (from K00/sclk)
ROUTE         6     1.343     R14C17C.Q1 to     R12C18C.A1 K00/D01/sdiv[20]
CTOF_DEL    ---     0.452     R12C18C.A1 to     R12C18C.F1 K00/D01/SLICE_46
ROUTE         4     0.691     R12C18C.F1 to     R12C17C.C1 K00/D01/N_53
CTOF_DEL    ---     0.452     R12C17C.C1 to     R12C17C.F1 K00/D01/SLICE_51
ROUTE         5     1.296     R12C17C.F1 to     R12C16A.B1 K00/D01/N_55
CTOF_DEL    ---     0.452     R12C16A.B1 to     R12C16A.F1 K00/D01/SLICE_52
ROUTE         2     1.602     R12C16A.F1 to     R15C16B.B0 K00/D01/N_68
CTOF_DEL    ---     0.452     R15C16B.B0 to     R15C16B.F0 K00/D01/SLICE_50
ROUTE         1     1.213     R15C16B.F0 to     R12C16D.A0 K00/D01/N_45
CTOF_DEL    ---     0.452     R12C16D.A0 to     R12C16D.F0 K00/D01/SLICE_48
ROUTE         2     1.237     R12C16D.F0 to     R12C18D.A0 K00/D01/N_8
CTOF_DEL    ---     0.452     R12C18D.A0 to     R12C18D.F0 K00/D01/SLICE_44
ROUTE         2     0.392     R12C18D.F0 to     R12C18D.C1 K00/D01/un1_sdiv69_3
CTOF_DEL    ---     0.452     R12C18D.C1 to     R12C18D.F1 K00/D01/SLICE_44
ROUTE         1     1.442     R12C18D.F1 to     R14C15A.A0 K00/D01/un1_sdiv69_i
C0TOFCO_DE  ---     0.905     R14C15A.A0 to    R14C15A.FCO K00/D01/SLICE_0
ROUTE         1     0.000    R14C15A.FCO to    R14C15B.FCI K00/D01/un1_sdiv_cry_0
FCITOFCO_D  ---     0.146    R14C15B.FCI to    R14C15B.FCO K00/D01/SLICE_10
ROUTE         1     0.000    R14C15B.FCO to    R14C15C.FCI K00/D01/un1_sdiv_cry_2
FCITOFCO_D  ---     0.146    R14C15C.FCI to    R14C15C.FCO K00/D01/SLICE_9
ROUTE         1     0.000    R14C15C.FCO to    R14C15D.FCI K00/D01/un1_sdiv_cry_4
FCITOFCO_D  ---     0.146    R14C15D.FCI to    R14C15D.FCO K00/D01/SLICE_8
ROUTE         1     0.000    R14C15D.FCO to    R14C16A.FCI K00/D01/un1_sdiv_cry_6
FCITOFCO_D  ---     0.146    R14C16A.FCI to    R14C16A.FCO K00/D01/SLICE_7
ROUTE         1     0.000    R14C16A.FCO to    R14C16B.FCI K00/D01/un1_sdiv_cry_8
FCITOFCO_D  ---     0.146    R14C16B.FCI to    R14C16B.FCO K00/D01/SLICE_6
ROUTE         1     0.000    R14C16B.FCO to    R14C16C.FCI K00/D01/un1_sdiv_cry_10
FCITOFCO_D  ---     0.146    R14C16C.FCI to    R14C16C.FCO K00/D01/SLICE_5
ROUTE         1     0.000    R14C16C.FCO to    R14C16D.FCI K00/D01/un1_sdiv_cry_12
FCITOFCO_D  ---     0.146    R14C16D.FCI to    R14C16D.FCO K00/D01/SLICE_4
ROUTE         1     0.000    R14C16D.FCO to    R14C17A.FCI K00/D01/un1_sdiv_cry_14
FCITOFCO_D  ---     0.146    R14C17A.FCI to    R14C17A.FCO K00/D01/SLICE_3
ROUTE         1     0.000    R14C17A.FCO to    R14C17B.FCI K00/D01/un1_sdiv_cry_16
FCITOFCO_D  ---     0.146    R14C17B.FCI to    R14C17B.FCO K00/D01/SLICE_2
ROUTE         1     0.000    R14C17B.FCO to    R14C17C.FCI K00/D01/un1_sdiv_cry_18
FCITOF0_DE  ---     0.517    R14C17C.FCI to     R14C17C.F0 K00/D01/SLICE_1
ROUTE         1     0.000     R14C17C.F0 to    R14C17C.DI0 K00/D01/un1_sdiv[20] (to K00/sclk)
                  --------
                   15.525   (40.6% logic, 59.4% route), 19 logic levels.

 Clock Skew Details: 

      Source Clock Path K00/D00/OSCInst0 to K00/D01/SLICE_1:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        12     2.216        OSC.OSC to    R14C17C.CLK K00/sclk
                  --------
                    2.216   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path K00/D00/OSCInst0 to K00/D01/SLICE_1:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        12     2.216        OSC.OSC to    R14C17C.CLK K00/sclk
                  --------
                    2.216   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 465.102ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              K00/D01/sdiv[19]  (from K00/sclk +)
   Destination:    FF         Data in        K00/D01/sdiv[18]  (to K00/sclk +)

   Delay:              15.517ns  (40.1% logic, 59.9% route), 18 logic levels.

 Constraint Details:

     15.517ns physical path delay K00/D01/SLICE_1 to K00/D01/SLICE_2 meets
    480.769ns delay constraint less
      0.000ns skew and
      0.150ns DIN_SET requirement (totaling 480.619ns) by 465.102ns

 Physical Path Details:

      Data path K00/D01/SLICE_1 to K00/D01/SLICE_2:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R14C17C.CLK to     R14C17C.Q0 K00/D01/SLICE_1 (from K00/sclk)
ROUTE         5     1.429     R14C17C.Q0 to     R12C18C.C1 K00/D01/sdiv[19]
CTOF_DEL    ---     0.452     R12C18C.C1 to     R12C18C.F1 K00/D01/SLICE_46
ROUTE         4     0.691     R12C18C.F1 to     R12C17C.C1 K00/D01/N_53
CTOF_DEL    ---     0.452     R12C17C.C1 to     R12C17C.F1 K00/D01/SLICE_51
ROUTE         5     1.296     R12C17C.F1 to     R12C16A.B1 K00/D01/N_55
CTOF_DEL    ---     0.452     R12C16A.B1 to     R12C16A.F1 K00/D01/SLICE_52
ROUTE         2     1.602     R12C16A.F1 to     R15C16B.B0 K00/D01/N_68
CTOF_DEL    ---     0.452     R15C16B.B0 to     R15C16B.F0 K00/D01/SLICE_50
ROUTE         1     1.213     R15C16B.F0 to     R12C16D.A0 K00/D01/N_45
CTOF_DEL    ---     0.452     R12C16D.A0 to     R12C16D.F0 K00/D01/SLICE_48
ROUTE         2     1.237     R12C16D.F0 to     R12C18D.A0 K00/D01/N_8
CTOF_DEL    ---     0.452     R12C18D.A0 to     R12C18D.F0 K00/D01/SLICE_44
ROUTE         2     0.392     R12C18D.F0 to     R12C18D.C1 K00/D01/un1_sdiv69_3
CTOF_DEL    ---     0.452     R12C18D.C1 to     R12C18D.F1 K00/D01/SLICE_44
ROUTE         1     1.442     R12C18D.F1 to     R14C15A.A0 K00/D01/un1_sdiv69_i
C0TOFCO_DE  ---     0.905     R14C15A.A0 to    R14C15A.FCO K00/D01/SLICE_0
ROUTE         1     0.000    R14C15A.FCO to    R14C15B.FCI K00/D01/un1_sdiv_cry_0
FCITOFCO_D  ---     0.146    R14C15B.FCI to    R14C15B.FCO K00/D01/SLICE_10
ROUTE         1     0.000    R14C15B.FCO to    R14C15C.FCI K00/D01/un1_sdiv_cry_2
FCITOFCO_D  ---     0.146    R14C15C.FCI to    R14C15C.FCO K00/D01/SLICE_9
ROUTE         1     0.000    R14C15C.FCO to    R14C15D.FCI K00/D01/un1_sdiv_cry_4
FCITOFCO_D  ---     0.146    R14C15D.FCI to    R14C15D.FCO K00/D01/SLICE_8
ROUTE         1     0.000    R14C15D.FCO to    R14C16A.FCI K00/D01/un1_sdiv_cry_6
FCITOFCO_D  ---     0.146    R14C16A.FCI to    R14C16A.FCO K00/D01/SLICE_7
ROUTE         1     0.000    R14C16A.FCO to    R14C16B.FCI K00/D01/un1_sdiv_cry_8
FCITOFCO_D  ---     0.146    R14C16B.FCI to    R14C16B.FCO K00/D01/SLICE_6
ROUTE         1     0.000    R14C16B.FCO to    R14C16C.FCI K00/D01/un1_sdiv_cry_10
FCITOFCO_D  ---     0.146    R14C16C.FCI to    R14C16C.FCO K00/D01/SLICE_5
ROUTE         1     0.000    R14C16C.FCO to    R14C16D.FCI K00/D01/un1_sdiv_cry_12
FCITOFCO_D  ---     0.146    R14C16D.FCI to    R14C16D.FCO K00/D01/SLICE_4
ROUTE         1     0.000    R14C16D.FCO to    R14C17A.FCI K00/D01/un1_sdiv_cry_14
FCITOFCO_D  ---     0.146    R14C17A.FCI to    R14C17A.FCO K00/D01/SLICE_3
ROUTE         1     0.000    R14C17A.FCO to    R14C17B.FCI K00/D01/un1_sdiv_cry_16
FCITOF1_DE  ---     0.569    R14C17B.FCI to     R14C17B.F1 K00/D01/SLICE_2
ROUTE         1     0.000     R14C17B.F1 to    R14C17B.DI1 K00/D01/un1_sdiv[19] (to K00/sclk)
                  --------
                   15.517   (40.1% logic, 59.9% route), 18 logic levels.

 Clock Skew Details: 

      Source Clock Path K00/D00/OSCInst0 to K00/D01/SLICE_1:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        12     2.216        OSC.OSC to    R14C17C.CLK K00/sclk
                  --------
                    2.216   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path K00/D00/OSCInst0 to K00/D01/SLICE_2:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        12     2.216        OSC.OSC to    R14C17B.CLK K00/sclk
                  --------
                    2.216   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 465.154ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              K00/D01/sdiv[19]  (from K00/sclk +)
   Destination:    FF         Data in        K00/D01/sdiv[17]  (to K00/sclk +)

   Delay:              15.465ns  (39.9% logic, 60.1% route), 18 logic levels.

 Constraint Details:

     15.465ns physical path delay K00/D01/SLICE_1 to K00/D01/SLICE_2 meets
    480.769ns delay constraint less
      0.000ns skew and
      0.150ns DIN_SET requirement (totaling 480.619ns) by 465.154ns

 Physical Path Details:

      Data path K00/D01/SLICE_1 to K00/D01/SLICE_2:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R14C17C.CLK to     R14C17C.Q0 K00/D01/SLICE_1 (from K00/sclk)
ROUTE         5     1.429     R14C17C.Q0 to     R12C18C.C1 K00/D01/sdiv[19]
CTOF_DEL    ---     0.452     R12C18C.C1 to     R12C18C.F1 K00/D01/SLICE_46
ROUTE         4     0.691     R12C18C.F1 to     R12C17C.C1 K00/D01/N_53
CTOF_DEL    ---     0.452     R12C17C.C1 to     R12C17C.F1 K00/D01/SLICE_51
ROUTE         5     1.296     R12C17C.F1 to     R12C16A.B1 K00/D01/N_55
CTOF_DEL    ---     0.452     R12C16A.B1 to     R12C16A.F1 K00/D01/SLICE_52
ROUTE         2     1.602     R12C16A.F1 to     R15C16B.B0 K00/D01/N_68
CTOF_DEL    ---     0.452     R15C16B.B0 to     R15C16B.F0 K00/D01/SLICE_50
ROUTE         1     1.213     R15C16B.F0 to     R12C16D.A0 K00/D01/N_45
CTOF_DEL    ---     0.452     R12C16D.A0 to     R12C16D.F0 K00/D01/SLICE_48
ROUTE         2     1.237     R12C16D.F0 to     R12C18D.A0 K00/D01/N_8
CTOF_DEL    ---     0.452     R12C18D.A0 to     R12C18D.F0 K00/D01/SLICE_44
ROUTE         2     0.392     R12C18D.F0 to     R12C18D.C1 K00/D01/un1_sdiv69_3
CTOF_DEL    ---     0.452     R12C18D.C1 to     R12C18D.F1 K00/D01/SLICE_44
ROUTE         1     1.442     R12C18D.F1 to     R14C15A.A0 K00/D01/un1_sdiv69_i
C0TOFCO_DE  ---     0.905     R14C15A.A0 to    R14C15A.FCO K00/D01/SLICE_0
ROUTE         1     0.000    R14C15A.FCO to    R14C15B.FCI K00/D01/un1_sdiv_cry_0
FCITOFCO_D  ---     0.146    R14C15B.FCI to    R14C15B.FCO K00/D01/SLICE_10
ROUTE         1     0.000    R14C15B.FCO to    R14C15C.FCI K00/D01/un1_sdiv_cry_2
FCITOFCO_D  ---     0.146    R14C15C.FCI to    R14C15C.FCO K00/D01/SLICE_9
ROUTE         1     0.000    R14C15C.FCO to    R14C15D.FCI K00/D01/un1_sdiv_cry_4
FCITOFCO_D  ---     0.146    R14C15D.FCI to    R14C15D.FCO K00/D01/SLICE_8
ROUTE         1     0.000    R14C15D.FCO to    R14C16A.FCI K00/D01/un1_sdiv_cry_6
FCITOFCO_D  ---     0.146    R14C16A.FCI to    R14C16A.FCO K00/D01/SLICE_7
ROUTE         1     0.000    R14C16A.FCO to    R14C16B.FCI K00/D01/un1_sdiv_cry_8
FCITOFCO_D  ---     0.146    R14C16B.FCI to    R14C16B.FCO K00/D01/SLICE_6
ROUTE         1     0.000    R14C16B.FCO to    R14C16C.FCI K00/D01/un1_sdiv_cry_10
FCITOFCO_D  ---     0.146    R14C16C.FCI to    R14C16C.FCO K00/D01/SLICE_5
ROUTE         1     0.000    R14C16C.FCO to    R14C16D.FCI K00/D01/un1_sdiv_cry_12
FCITOFCO_D  ---     0.146    R14C16D.FCI to    R14C16D.FCO K00/D01/SLICE_4
ROUTE         1     0.000    R14C16D.FCO to    R14C17A.FCI K00/D01/un1_sdiv_cry_14
FCITOFCO_D  ---     0.146    R14C17A.FCI to    R14C17A.FCO K00/D01/SLICE_3
ROUTE         1     0.000    R14C17A.FCO to    R14C17B.FCI K00/D01/un1_sdiv_cry_16
FCITOF0_DE  ---     0.517    R14C17B.FCI to     R14C17B.F0 K00/D01/SLICE_2
ROUTE         1     0.000     R14C17B.F0 to    R14C17B.DI0 K00/D01/un1_sdiv[18] (to K00/sclk)
                  --------
                   15.465   (39.9% logic, 60.1% route), 18 logic levels.

 Clock Skew Details: 

      Source Clock Path K00/D00/OSCInst0 to K00/D01/SLICE_1:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        12     2.216        OSC.OSC to    R14C17C.CLK K00/sclk
                  --------
                    2.216   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path K00/D00/OSCInst0 to K00/D01/SLICE_2:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        12     2.216        OSC.OSC to    R14C17B.CLK K00/sclk
                  --------
                    2.216   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 465.157ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              K00/D01/sdiv[18]  (from K00/sclk +)
   Destination:    FF         Data in        K00/D01/sdiv[18]  (to K00/sclk +)

   Delay:              15.462ns  (40.2% logic, 59.8% route), 18 logic levels.

 Constraint Details:

     15.462ns physical path delay K00/D01/SLICE_2 to K00/D01/SLICE_2 meets
    480.769ns delay constraint less
      0.000ns skew and
      0.150ns DIN_SET requirement (totaling 480.619ns) by 465.157ns

 Physical Path Details:

      Data path K00/D01/SLICE_2 to K00/D01/SLICE_2:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R14C17B.CLK to     R14C17B.Q1 K00/D01/SLICE_2 (from K00/sclk)
ROUTE         5     1.374     R14C17B.Q1 to     R12C18C.B1 K00/D01/sdiv[18]
CTOF_DEL    ---     0.452     R12C18C.B1 to     R12C18C.F1 K00/D01/SLICE_46
ROUTE         4     0.691     R12C18C.F1 to     R12C17C.C1 K00/D01/N_53
CTOF_DEL    ---     0.452     R12C17C.C1 to     R12C17C.F1 K00/D01/SLICE_51
ROUTE         5     1.296     R12C17C.F1 to     R12C16A.B1 K00/D01/N_55
CTOF_DEL    ---     0.452     R12C16A.B1 to     R12C16A.F1 K00/D01/SLICE_52
ROUTE         2     1.602     R12C16A.F1 to     R15C16B.B0 K00/D01/N_68
CTOF_DEL    ---     0.452     R15C16B.B0 to     R15C16B.F0 K00/D01/SLICE_50
ROUTE         1     1.213     R15C16B.F0 to     R12C16D.A0 K00/D01/N_45
CTOF_DEL    ---     0.452     R12C16D.A0 to     R12C16D.F0 K00/D01/SLICE_48
ROUTE         2     1.237     R12C16D.F0 to     R12C18D.A0 K00/D01/N_8
CTOF_DEL    ---     0.452     R12C18D.A0 to     R12C18D.F0 K00/D01/SLICE_44
ROUTE         2     0.392     R12C18D.F0 to     R12C18D.C1 K00/D01/un1_sdiv69_3
CTOF_DEL    ---     0.452     R12C18D.C1 to     R12C18D.F1 K00/D01/SLICE_44
ROUTE         1     1.442     R12C18D.F1 to     R14C15A.A0 K00/D01/un1_sdiv69_i
C0TOFCO_DE  ---     0.905     R14C15A.A0 to    R14C15A.FCO K00/D01/SLICE_0
ROUTE         1     0.000    R14C15A.FCO to    R14C15B.FCI K00/D01/un1_sdiv_cry_0
FCITOFCO_D  ---     0.146    R14C15B.FCI to    R14C15B.FCO K00/D01/SLICE_10
ROUTE         1     0.000    R14C15B.FCO to    R14C15C.FCI K00/D01/un1_sdiv_cry_2
FCITOFCO_D  ---     0.146    R14C15C.FCI to    R14C15C.FCO K00/D01/SLICE_9
ROUTE         1     0.000    R14C15C.FCO to    R14C15D.FCI K00/D01/un1_sdiv_cry_4
FCITOFCO_D  ---     0.146    R14C15D.FCI to    R14C15D.FCO K00/D01/SLICE_8
ROUTE         1     0.000    R14C15D.FCO to    R14C16A.FCI K00/D01/un1_sdiv_cry_6
FCITOFCO_D  ---     0.146    R14C16A.FCI to    R14C16A.FCO K00/D01/SLICE_7
ROUTE         1     0.000    R14C16A.FCO to    R14C16B.FCI K00/D01/un1_sdiv_cry_8
FCITOFCO_D  ---     0.146    R14C16B.FCI to    R14C16B.FCO K00/D01/SLICE_6
ROUTE         1     0.000    R14C16B.FCO to    R14C16C.FCI K00/D01/un1_sdiv_cry_10
FCITOFCO_D  ---     0.146    R14C16C.FCI to    R14C16C.FCO K00/D01/SLICE_5
ROUTE         1     0.000    R14C16C.FCO to    R14C16D.FCI K00/D01/un1_sdiv_cry_12
FCITOFCO_D  ---     0.146    R14C16D.FCI to    R14C16D.FCO K00/D01/SLICE_4
ROUTE         1     0.000    R14C16D.FCO to    R14C17A.FCI K00/D01/un1_sdiv_cry_14
FCITOFCO_D  ---     0.146    R14C17A.FCI to    R14C17A.FCO K00/D01/SLICE_3
ROUTE         1     0.000    R14C17A.FCO to    R14C17B.FCI K00/D01/un1_sdiv_cry_16
FCITOF1_DE  ---     0.569    R14C17B.FCI to     R14C17B.F1 K00/D01/SLICE_2
ROUTE         1     0.000     R14C17B.F1 to    R14C17B.DI1 K00/D01/un1_sdiv[19] (to K00/sclk)
                  --------
                   15.462   (40.2% logic, 59.8% route), 18 logic levels.

 Clock Skew Details: 

      Source Clock Path K00/D00/OSCInst0 to K00/D01/SLICE_2:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        12     2.216        OSC.OSC to    R14C17B.CLK K00/sclk
                  --------
                    2.216   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path K00/D00/OSCInst0 to K00/D01/SLICE_2:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        12     2.216        OSC.OSC to    R14C17B.CLK K00/sclk
                  --------
                    2.216   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 465.188ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              K00/D01/sdiv[20]  (from K00/sclk +)
   Destination:    FF         Data in        K00/D01/sdiv[18]  (to K00/sclk +)

   Delay:              15.431ns  (40.3% logic, 59.7% route), 18 logic levels.

 Constraint Details:

     15.431ns physical path delay K00/D01/SLICE_1 to K00/D01/SLICE_2 meets
    480.769ns delay constraint less
      0.000ns skew and
      0.150ns DIN_SET requirement (totaling 480.619ns) by 465.188ns

 Physical Path Details:

      Data path K00/D01/SLICE_1 to K00/D01/SLICE_2:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R14C17C.CLK to     R14C17C.Q1 K00/D01/SLICE_1 (from K00/sclk)
ROUTE         6     1.343     R14C17C.Q1 to     R12C18C.A1 K00/D01/sdiv[20]
CTOF_DEL    ---     0.452     R12C18C.A1 to     R12C18C.F1 K00/D01/SLICE_46
ROUTE         4     0.691     R12C18C.F1 to     R12C17C.C1 K00/D01/N_53
CTOF_DEL    ---     0.452     R12C17C.C1 to     R12C17C.F1 K00/D01/SLICE_51
ROUTE         5     1.296     R12C17C.F1 to     R12C16A.B1 K00/D01/N_55
CTOF_DEL    ---     0.452     R12C16A.B1 to     R12C16A.F1 K00/D01/SLICE_52
ROUTE         2     1.602     R12C16A.F1 to     R15C16B.B0 K00/D01/N_68
CTOF_DEL    ---     0.452     R15C16B.B0 to     R15C16B.F0 K00/D01/SLICE_50
ROUTE         1     1.213     R15C16B.F0 to     R12C16D.A0 K00/D01/N_45
CTOF_DEL    ---     0.452     R12C16D.A0 to     R12C16D.F0 K00/D01/SLICE_48
ROUTE         2     1.237     R12C16D.F0 to     R12C18D.A0 K00/D01/N_8
CTOF_DEL    ---     0.452     R12C18D.A0 to     R12C18D.F0 K00/D01/SLICE_44
ROUTE         2     0.392     R12C18D.F0 to     R12C18D.C1 K00/D01/un1_sdiv69_3
CTOF_DEL    ---     0.452     R12C18D.C1 to     R12C18D.F1 K00/D01/SLICE_44
ROUTE         1     1.442     R12C18D.F1 to     R14C15A.A0 K00/D01/un1_sdiv69_i
C0TOFCO_DE  ---     0.905     R14C15A.A0 to    R14C15A.FCO K00/D01/SLICE_0
ROUTE         1     0.000    R14C15A.FCO to    R14C15B.FCI K00/D01/un1_sdiv_cry_0
FCITOFCO_D  ---     0.146    R14C15B.FCI to    R14C15B.FCO K00/D01/SLICE_10
ROUTE         1     0.000    R14C15B.FCO to    R14C15C.FCI K00/D01/un1_sdiv_cry_2
FCITOFCO_D  ---     0.146    R14C15C.FCI to    R14C15C.FCO K00/D01/SLICE_9
ROUTE         1     0.000    R14C15C.FCO to    R14C15D.FCI K00/D01/un1_sdiv_cry_4
FCITOFCO_D  ---     0.146    R14C15D.FCI to    R14C15D.FCO K00/D01/SLICE_8
ROUTE         1     0.000    R14C15D.FCO to    R14C16A.FCI K00/D01/un1_sdiv_cry_6
FCITOFCO_D  ---     0.146    R14C16A.FCI to    R14C16A.FCO K00/D01/SLICE_7
ROUTE         1     0.000    R14C16A.FCO to    R14C16B.FCI K00/D01/un1_sdiv_cry_8
FCITOFCO_D  ---     0.146    R14C16B.FCI to    R14C16B.FCO K00/D01/SLICE_6
ROUTE         1     0.000    R14C16B.FCO to    R14C16C.FCI K00/D01/un1_sdiv_cry_10
FCITOFCO_D  ---     0.146    R14C16C.FCI to    R14C16C.FCO K00/D01/SLICE_5
ROUTE         1     0.000    R14C16C.FCO to    R14C16D.FCI K00/D01/un1_sdiv_cry_12
FCITOFCO_D  ---     0.146    R14C16D.FCI to    R14C16D.FCO K00/D01/SLICE_4
ROUTE         1     0.000    R14C16D.FCO to    R14C17A.FCI K00/D01/un1_sdiv_cry_14
FCITOFCO_D  ---     0.146    R14C17A.FCI to    R14C17A.FCO K00/D01/SLICE_3
ROUTE         1     0.000    R14C17A.FCO to    R14C17B.FCI K00/D01/un1_sdiv_cry_16
FCITOF1_DE  ---     0.569    R14C17B.FCI to     R14C17B.F1 K00/D01/SLICE_2
ROUTE         1     0.000     R14C17B.F1 to    R14C17B.DI1 K00/D01/un1_sdiv[19] (to K00/sclk)
                  --------
                   15.431   (40.3% logic, 59.7% route), 18 logic levels.

 Clock Skew Details: 

      Source Clock Path K00/D00/OSCInst0 to K00/D01/SLICE_1:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        12     2.216        OSC.OSC to    R14C17C.CLK K00/sclk
                  --------
                    2.216   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path K00/D00/OSCInst0 to K00/D01/SLICE_2:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        12     2.216        OSC.OSC to    R14C17B.CLK K00/sclk
                  --------
                    2.216   (0.0% logic, 100.0% route), 0 logic levels.

Report:   63.239MHz is the maximum frequency for this preference.

Report Summary
--------------
----------------------------------------------------------------------------
Preference                              |   Constraint|       Actual|Levels
----------------------------------------------------------------------------
                                        |             |             |
FREQUENCY NET "K00/sclk" 2.080000 MHz ; |    2.080 MHz|   63.239 MHz|  19  
                                        |             |             |
----------------------------------------------------------------------------


All preferences were met.


Clock Domains Analysis
------------------------

Found 2 clocks:

Clock Domain: clk00_c   Source: K00/D01/SLICE_16.Q0   Loads: 16
   No transfer within this clock domain is found

Clock Domain: K00/sclk   Source: K00/D00/OSCInst0.OSC   Loads: 12
   Covered under: FREQUENCY NET "K00/sclk" 2.080000 MHz ;


Timing summary (Setup):
---------------

Timing errors: 0  Score: 0
Cumulative negative slack: 0

Constraints cover 6028 paths, 1 nets, and 324 connections (67.22% coverage)

--------------------------------------------------------------------------------
Lattice TRACE Report - Hold, Version Diamond (64-bit) 3.11.0.396.4
Wed Mar 11 10:52:15 2020

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2019 Lattice Semiconductor Corporation,  All rights reserved.

Report Information
------------------
Command line:    trce -v 10 -gt -sethld -sp 5 -sphld m -o key00_key0.twr -gui -msgset C:/lscc/diamond/3.11_x64/bin/nt64/Arqui/Practicas/key00/key00/promote.xml key00_key0.ncd key00_key0.prf 
Design file:     key00_key0.ncd
Preference file: key00_key0.prf
Device,speed:    LCMXO2-7000HE,m
Report level:    verbose report, limited to 10 items per preference
--------------------------------------------------------------------------------

BLOCK ASYNCPATHS
BLOCK RESETPATHS
--------------------------------------------------------------------------------



================================================================================
Preference: FREQUENCY NET "K00/sclk" 2.080000 MHz ;
            4096 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed: The following path meets requirements by 0.379ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              K00/D01/sdiv[7]  (from K00/sclk +)
   Destination:    FF         Data in        K00/D01/sdiv[7]  (to K00/sclk +)

   Delay:               0.366ns  (63.9% logic, 36.1% route), 2 logic levels.

 Constraint Details:

      0.366ns physical path delay K00/D01/SLICE_7 to K00/D01/SLICE_7 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.379ns

 Physical Path Details:

      Data path K00/D01/SLICE_7 to K00/D01/SLICE_7:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R14C16A.CLK to     R14C16A.Q0 K00/D01/SLICE_7 (from K00/sclk)
ROUTE         2     0.132     R14C16A.Q0 to     R14C16A.A0 K00/D01/sdiv[7]
CTOF_DEL    ---     0.101     R14C16A.A0 to     R14C16A.F0 K00/D01/SLICE_7
ROUTE         1     0.000     R14C16A.F0 to    R14C16A.DI0 K00/D01/un1_sdiv[8] (to K00/sclk)
                  --------
                    0.366   (63.9% logic, 36.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path K00/D00/OSCInst0 to K00/D01/SLICE_7:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        12     0.894        OSC.OSC to    R14C16A.CLK K00/sclk
                  --------
                    0.894   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path K00/D00/OSCInst0 to K00/D01/SLICE_7:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        12     0.894        OSC.OSC to    R14C16A.CLK K00/sclk
                  --------
                    0.894   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.379ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              K00/D01/sdiv[1]  (from K00/sclk +)
   Destination:    FF         Data in        K00/D01/sdiv[1]  (to K00/sclk +)

   Delay:               0.366ns  (63.9% logic, 36.1% route), 2 logic levels.

 Constraint Details:

      0.366ns physical path delay K00/D01/SLICE_10 to K00/D01/SLICE_10 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.379ns

 Physical Path Details:

      Data path K00/D01/SLICE_10 to K00/D01/SLICE_10:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R14C15B.CLK to     R14C15B.Q0 K00/D01/SLICE_10 (from K00/sclk)
ROUTE         2     0.132     R14C15B.Q0 to     R14C15B.A0 K00/D01/sdiv[1]
CTOF_DEL    ---     0.101     R14C15B.A0 to     R14C15B.F0 K00/D01/SLICE_10
ROUTE         1     0.000     R14C15B.F0 to    R14C15B.DI0 K00/D01/un1_sdiv[2] (to K00/sclk)
                  --------
                    0.366   (63.9% logic, 36.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path K00/D00/OSCInst0 to K00/D01/SLICE_10:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        12     0.894        OSC.OSC to    R14C15B.CLK K00/sclk
                  --------
                    0.894   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path K00/D00/OSCInst0 to K00/D01/SLICE_10:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        12     0.894        OSC.OSC to    R14C15B.CLK K00/sclk
                  --------
                    0.894   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.379ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              K00/D01/sdiv[11]  (from K00/sclk +)
   Destination:    FF         Data in        K00/D01/sdiv[11]  (to K00/sclk +)

   Delay:               0.366ns  (63.9% logic, 36.1% route), 2 logic levels.

 Constraint Details:

      0.366ns physical path delay K00/D01/SLICE_5 to K00/D01/SLICE_5 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.379ns

 Physical Path Details:

      Data path K00/D01/SLICE_5 to K00/D01/SLICE_5:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R14C16C.CLK to     R14C16C.Q0 K00/D01/SLICE_5 (from K00/sclk)
ROUTE         2     0.132     R14C16C.Q0 to     R14C16C.A0 K00/D01/sdiv[11]
CTOF_DEL    ---     0.101     R14C16C.A0 to     R14C16C.F0 K00/D01/SLICE_5
ROUTE         1     0.000     R14C16C.F0 to    R14C16C.DI0 K00/D01/un1_sdiv[12] (to K00/sclk)
                  --------
                    0.366   (63.9% logic, 36.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path K00/D00/OSCInst0 to K00/D01/SLICE_5:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        12     0.894        OSC.OSC to    R14C16C.CLK K00/sclk
                  --------
                    0.894   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path K00/D00/OSCInst0 to K00/D01/SLICE_5:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        12     0.894        OSC.OSC to    R14C16C.CLK K00/sclk
                  --------
                    0.894   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.379ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              K00/D01/sdiv[2]  (from K00/sclk +)
   Destination:    FF         Data in        K00/D01/sdiv[2]  (to K00/sclk +)

   Delay:               0.366ns  (63.9% logic, 36.1% route), 2 logic levels.

 Constraint Details:

      0.366ns physical path delay K00/D01/SLICE_10 to K00/D01/SLICE_10 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.379ns

 Physical Path Details:

      Data path K00/D01/SLICE_10 to K00/D01/SLICE_10:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R14C15B.CLK to     R14C15B.Q1 K00/D01/SLICE_10 (from K00/sclk)
ROUTE         2     0.132     R14C15B.Q1 to     R14C15B.A1 K00/D01/sdiv[2]
CTOF_DEL    ---     0.101     R14C15B.A1 to     R14C15B.F1 K00/D01/SLICE_10
ROUTE         1     0.000     R14C15B.F1 to    R14C15B.DI1 K00/D01/un1_sdiv[3] (to K00/sclk)
                  --------
                    0.366   (63.9% logic, 36.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path K00/D00/OSCInst0 to K00/D01/SLICE_10:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        12     0.894        OSC.OSC to    R14C15B.CLK K00/sclk
                  --------
                    0.894   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path K00/D00/OSCInst0 to K00/D01/SLICE_10:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        12     0.894        OSC.OSC to    R14C15B.CLK K00/sclk
                  --------
                    0.894   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.379ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              K00/D01/sdiv[4]  (from K00/sclk +)
   Destination:    FF         Data in        K00/D01/sdiv[4]  (to K00/sclk +)

   Delay:               0.366ns  (63.9% logic, 36.1% route), 2 logic levels.

 Constraint Details:

      0.366ns physical path delay K00/D01/SLICE_9 to K00/D01/SLICE_9 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.379ns

 Physical Path Details:

      Data path K00/D01/SLICE_9 to K00/D01/SLICE_9:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R14C15C.CLK to     R14C15C.Q1 K00/D01/SLICE_9 (from K00/sclk)
ROUTE         2     0.132     R14C15C.Q1 to     R14C15C.A1 K00/D01/sdiv[4]
CTOF_DEL    ---     0.101     R14C15C.A1 to     R14C15C.F1 K00/D01/SLICE_9
ROUTE         1     0.000     R14C15C.F1 to    R14C15C.DI1 K00/D01/un1_sdiv[5] (to K00/sclk)
                  --------
                    0.366   (63.9% logic, 36.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path K00/D00/OSCInst0 to K00/D01/SLICE_9:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        12     0.894        OSC.OSC to    R14C15C.CLK K00/sclk
                  --------
                    0.894   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path K00/D00/OSCInst0 to K00/D01/SLICE_9:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        12     0.894        OSC.OSC to    R14C15C.CLK K00/sclk
                  --------
                    0.894   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.379ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              K00/D01/sdiv[9]  (from K00/sclk +)
   Destination:    FF         Data in        K00/D01/sdiv[9]  (to K00/sclk +)

   Delay:               0.366ns  (63.9% logic, 36.1% route), 2 logic levels.

 Constraint Details:

      0.366ns physical path delay K00/D01/SLICE_6 to K00/D01/SLICE_6 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.379ns

 Physical Path Details:

      Data path K00/D01/SLICE_6 to K00/D01/SLICE_6:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R14C16B.CLK to     R14C16B.Q0 K00/D01/SLICE_6 (from K00/sclk)
ROUTE         2     0.132     R14C16B.Q0 to     R14C16B.A0 K00/D01/sdiv[9]
CTOF_DEL    ---     0.101     R14C16B.A0 to     R14C16B.F0 K00/D01/SLICE_6
ROUTE         1     0.000     R14C16B.F0 to    R14C16B.DI0 K00/D01/un1_sdiv[10] (to K00/sclk)
                  --------
                    0.366   (63.9% logic, 36.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path K00/D00/OSCInst0 to K00/D01/SLICE_6:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        12     0.894        OSC.OSC to    R14C16B.CLK K00/sclk
                  --------
                    0.894   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path K00/D00/OSCInst0 to K00/D01/SLICE_6:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        12     0.894        OSC.OSC to    R14C16B.CLK K00/sclk
                  --------
                    0.894   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.379ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              K00/D01/sdiv[13]  (from K00/sclk +)
   Destination:    FF         Data in        K00/D01/sdiv[13]  (to K00/sclk +)

   Delay:               0.366ns  (63.9% logic, 36.1% route), 2 logic levels.

 Constraint Details:

      0.366ns physical path delay K00/D01/SLICE_4 to K00/D01/SLICE_4 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.379ns

 Physical Path Details:

      Data path K00/D01/SLICE_4 to K00/D01/SLICE_4:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R14C16D.CLK to     R14C16D.Q0 K00/D01/SLICE_4 (from K00/sclk)
ROUTE         3     0.132     R14C16D.Q0 to     R14C16D.A0 K00/D01/sdiv[13]
CTOF_DEL    ---     0.101     R14C16D.A0 to     R14C16D.F0 K00/D01/SLICE_4
ROUTE         1     0.000     R14C16D.F0 to    R14C16D.DI0 K00/D01/un1_sdiv[14] (to K00/sclk)
                  --------
                    0.366   (63.9% logic, 36.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path K00/D00/OSCInst0 to K00/D01/SLICE_4:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        12     0.894        OSC.OSC to    R14C16D.CLK K00/sclk
                  --------
                    0.894   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path K00/D00/OSCInst0 to K00/D01/SLICE_4:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        12     0.894        OSC.OSC to    R14C16D.CLK K00/sclk
                  --------
                    0.894   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.379ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              K00/D01/sdiv[10]  (from K00/sclk +)
   Destination:    FF         Data in        K00/D01/sdiv[10]  (to K00/sclk +)

   Delay:               0.366ns  (63.9% logic, 36.1% route), 2 logic levels.

 Constraint Details:

      0.366ns physical path delay K00/D01/SLICE_6 to K00/D01/SLICE_6 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.379ns

 Physical Path Details:

      Data path K00/D01/SLICE_6 to K00/D01/SLICE_6:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R14C16B.CLK to     R14C16B.Q1 K00/D01/SLICE_6 (from K00/sclk)
ROUTE         2     0.132     R14C16B.Q1 to     R14C16B.A1 K00/D01/sdiv[10]
CTOF_DEL    ---     0.101     R14C16B.A1 to     R14C16B.F1 K00/D01/SLICE_6
ROUTE         1     0.000     R14C16B.F1 to    R14C16B.DI1 K00/D01/un1_sdiv[11] (to K00/sclk)
                  --------
                    0.366   (63.9% logic, 36.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path K00/D00/OSCInst0 to K00/D01/SLICE_6:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        12     0.894        OSC.OSC to    R14C16B.CLK K00/sclk
                  --------
                    0.894   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path K00/D00/OSCInst0 to K00/D01/SLICE_6:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        12     0.894        OSC.OSC to    R14C16B.CLK K00/sclk
                  --------
                    0.894   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.379ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              K00/D01/outdiv  (from K00/sclk +)
   Destination:    FF         Data in        K00/D01/outdiv  (to K00/sclk +)

   Delay:               0.366ns  (63.9% logic, 36.1% route), 2 logic levels.

 Constraint Details:

      0.366ns physical path delay K00/D01/SLICE_16 to K00/D01/SLICE_16 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.379ns

 Physical Path Details:

      Data path K00/D01/SLICE_16 to K00/D01/SLICE_16:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133     R2C19A.CLK to      R2C19A.Q0 K00/D01/SLICE_16 (from K00/sclk)
ROUTE        16     0.132      R2C19A.Q0 to      R2C19A.A0 clk00_c
CTOF_DEL    ---     0.101      R2C19A.A0 to      R2C19A.F0 K00/D01/SLICE_16
ROUTE         1     0.000      R2C19A.F0 to     R2C19A.DI0 K00/D01/outdiv_0 (to K00/sclk)
                  --------
                    0.366   (63.9% logic, 36.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path K00/D00/OSCInst0 to K00/D01/SLICE_16:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        12     0.894        OSC.OSC to     R2C19A.CLK K00/sclk
                  --------
                    0.894   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path K00/D00/OSCInst0 to K00/D01/SLICE_16:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        12     0.894        OSC.OSC to     R2C19A.CLK K00/sclk
                  --------
                    0.894   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.379ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              K00/D01/sdiv[6]  (from K00/sclk +)
   Destination:    FF         Data in        K00/D01/sdiv[6]  (to K00/sclk +)

   Delay:               0.366ns  (63.9% logic, 36.1% route), 2 logic levels.

 Constraint Details:

      0.366ns physical path delay K00/D01/SLICE_8 to K00/D01/SLICE_8 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.379ns

 Physical Path Details:

      Data path K00/D01/SLICE_8 to K00/D01/SLICE_8:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R14C15D.CLK to     R14C15D.Q1 K00/D01/SLICE_8 (from K00/sclk)
ROUTE         2     0.132     R14C15D.Q1 to     R14C15D.A1 K00/D01/sdiv[6]
CTOF_DEL    ---     0.101     R14C15D.A1 to     R14C15D.F1 K00/D01/SLICE_8
ROUTE         1     0.000     R14C15D.F1 to    R14C15D.DI1 K00/D01/un1_sdiv[7] (to K00/sclk)
                  --------
                    0.366   (63.9% logic, 36.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path K00/D00/OSCInst0 to K00/D01/SLICE_8:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        12     0.894        OSC.OSC to    R14C15D.CLK K00/sclk
                  --------
                    0.894   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path K00/D00/OSCInst0 to K00/D01/SLICE_8:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        12     0.894        OSC.OSC to    R14C15D.CLK K00/sclk
                  --------
                    0.894   (0.0% logic, 100.0% route), 0 logic levels.

Report Summary
--------------
----------------------------------------------------------------------------
Preference(MIN Delays)                  |   Constraint|       Actual|Levels
----------------------------------------------------------------------------
                                        |             |             |
FREQUENCY NET "K00/sclk" 2.080000 MHz ; |     0.000 ns|     0.379 ns|   2  
                                        |             |             |
----------------------------------------------------------------------------


All preferences were met.


Clock Domains Analysis
------------------------

Found 2 clocks:

Clock Domain: clk00_c   Source: K00/D01/SLICE_16.Q0   Loads: 16
   No transfer within this clock domain is found

Clock Domain: K00/sclk   Source: K00/D00/OSCInst0.OSC   Loads: 12
   Covered under: FREQUENCY NET "K00/sclk" 2.080000 MHz ;


Timing summary (Hold):
---------------

Timing errors: 0  Score: 0
Cumulative negative slack: 0

Constraints cover 6028 paths, 1 nets, and 324 connections (67.22% coverage)



Timing summary (Setup and Hold):
---------------

Timing errors: 0 (setup), 0 (hold)
Score: 0 (setup), 0 (hold)
Cumulative negative slack: 0 (0+0)
--------------------------------------------------------------------------------

--------------------------------------------------------------------------------

