Analysis & Synthesis report for ufmtest
Mon Feb 09 13:22:39 2009
Quartus II Version 8.1 Build 163 10/28/2008 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Analysis & Synthesis Source Files Read
  5. Analysis & Synthesis Resource Usage Summary
  6. Analysis & Synthesis Resource Utilization by Entity
  7. General Register Statistics
  8. Source assignments for para_ufm:para_ufm_inst|para_ufm_altufm_parallel_91n:para_ufm_altufm_parallel_91n_component
  9. Source assignments for para_ufm:para_ufm_inst|para_ufm_altufm_parallel_91n:para_ufm_altufm_parallel_91n_component|lpm_counter:cntr2
 10. Parameter Settings for User Entity Instance: para_ufm:para_ufm_inst|para_ufm_altufm_parallel_91n:para_ufm_altufm_parallel_91n_component|lpm_counter:cntr2
 11. Analysis & Synthesis Messages
 12. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2008 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                           ;
+-----------------------------+------------------------------------------+
; Analysis & Synthesis Status ; Successful - Mon Feb 09 13:22:38 2009    ;
; Quartus II Version          ; 8.1 Build 163 10/28/2008 SJ Full Version ;
; Revision Name               ; ufmtest                                  ;
; Top-level Entity Name       ; ufmtest                                  ;
; Family                      ; MAX II                                   ;
; Total logic elements        ; 94                                       ;
; Total pins                  ; 30                                       ;
; Total virtual pins          ; 0                                        ;
; UFM blocks                  ; 1 / 1 ( 100 % )                          ;
+-----------------------------+------------------------------------------+


+----------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                            ;
+----------------------------------------------------------------+--------------------+--------------------+
; Option                                                         ; Setting            ; Default Value      ;
+----------------------------------------------------------------+--------------------+--------------------+
; Device                                                         ; EPM570T100C5       ;                    ;
; Top-level entity name                                          ; ufmtest            ; ufmtest            ;
; Family name                                                    ; MAX II             ; Stratix II         ;
; Type of Retiming Performed During Resynthesis                  ; Full               ;                    ;
; Resynthesis Optimization Effort                                ; Normal             ;                    ;
; Physical Synthesis Level for Resynthesis                       ; Normal             ;                    ;
; Use Generated Physical Constraints File                        ; On                 ;                    ;
; Use smart compilation                                          ; Off                ; Off                ;
; Restructure Multiplexers                                       ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                            ; Off                ; Off                ;
; Preserve fewer node names                                      ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                      ; Off                ; Off                ;
; Verilog Version                                                ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                   ; VHDL93             ; VHDL93             ;
; State Machine Processing                                       ; Auto               ; Auto               ;
; Safe State Machine                                             ; Off                ; Off                ;
; Extract Verilog State Machines                                 ; On                 ; On                 ;
; Extract VHDL State Machines                                    ; On                 ; On                 ;
; Ignore Verilog initial constructs                              ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                     ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                 ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                        ; On                 ; On                 ;
; Parallel Synthesis                                             ; Off                ; Off                ;
; NOT Gate Push-Back                                             ; On                 ; On                 ;
; Power-Up Don't Care                                            ; On                 ; On                 ;
; Remove Redundant Logic Cells                                   ; Off                ; Off                ;
; Remove Duplicate Registers                                     ; On                 ; On                 ;
; Ignore CARRY Buffers                                           ; Off                ; Off                ;
; Ignore CASCADE Buffers                                         ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                          ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                      ; Off                ; Off                ;
; Ignore LCELL Buffers                                           ; Off                ; Off                ;
; Ignore SOFT Buffers                                            ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                 ; Off                ; Off                ;
; Optimization Technique                                         ; Balanced           ; Balanced           ;
; Carry Chain Length                                             ; 70                 ; 70                 ;
; Auto Carry Chains                                              ; On                 ; On                 ;
; Auto Open-Drain Pins                                           ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                          ; Off                ; Off                ;
; Perform gate-level register retiming                           ; Off                ; Off                ;
; Allow register retiming to trade off Tsu/Tco with Fmax         ; On                 ; On                 ;
; Auto Shift Register Replacement                                ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                  ; On                 ; On                 ;
; Allow Synchronous Control Signals                              ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                         ; Off                ; Off                ;
; Auto Resource Sharing                                          ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing            ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives              ; Off                ; Off                ;
; Show Parameter Settings Tables in Synthesis Report             ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                             ; Off                ; Off                ;
; Synchronization Register Chain Length                          ; 2                  ; 2                  ;
; PowerPlay Power Optimization                                   ; Normal compilation ; Normal compilation ;
; HDL message level                                              ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report       ; 100                ; 100                ;
; Number of Inverted Registers Reported in Synthesis Report      ; 100                ; 100                ;
; Clock MUX Protection                                           ; On                 ; On                 ;
; Block Design Naming                                            ; Auto               ; Auto               ;
; Synthesis Effort                                               ; Auto               ; Auto               ;
; Allows Asynchronous Clear Usage For Shift Register Replacement ; On                 ; On                 ;
; Analysis & Synthesis Message Level                             ; Medium             ; Medium             ;
+----------------------------------------------------------------+--------------------+--------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                    ;
+----------------------------------+-----------------+------------------------------+---------------------------------------------------------------------------------------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                    ; File Name with Absolute Path                                                          ;
+----------------------------------+-----------------+------------------------------+---------------------------------------------------------------------------------------+
; para_ufm.v                       ; yes             ; User Wizard-Generated File   ; C:/franchiese/FPGA文档资料/altera设计实例/MAX II和MAX设计实例/UFTtest/para_ufm.v      ;
; ufmtest.v                        ; yes             ; Auto-Found Verilog HDL File  ; C:/franchiese/FPGA文档资料/altera设计实例/MAX II和MAX设计实例/UFTtest/ufmtest.v       ;
; lpm_counter.tdf                  ; yes             ; Megafunction                 ; c:/altera/81/quartus/libraries/megafunctions/lpm_counter.tdf                          ;
; lpm_constant.inc                 ; yes             ; Megafunction                 ; c:/altera/81/quartus/libraries/megafunctions/lpm_constant.inc                         ;
; lpm_decode.inc                   ; yes             ; Megafunction                 ; c:/altera/81/quartus/libraries/megafunctions/lpm_decode.inc                           ;
; lpm_add_sub.inc                  ; yes             ; Megafunction                 ; c:/altera/81/quartus/libraries/megafunctions/lpm_add_sub.inc                          ;
; cmpconst.inc                     ; yes             ; Megafunction                 ; c:/altera/81/quartus/libraries/megafunctions/cmpconst.inc                             ;
; lpm_compare.inc                  ; yes             ; Megafunction                 ; c:/altera/81/quartus/libraries/megafunctions/lpm_compare.inc                          ;
; lpm_counter.inc                  ; yes             ; Megafunction                 ; c:/altera/81/quartus/libraries/megafunctions/lpm_counter.inc                          ;
; dffeea.inc                       ; yes             ; Megafunction                 ; c:/altera/81/quartus/libraries/megafunctions/dffeea.inc                               ;
; alt_synch_counter.inc            ; yes             ; Megafunction                 ; c:/altera/81/quartus/libraries/megafunctions/alt_synch_counter.inc                    ;
; alt_synch_counter_f.inc          ; yes             ; Megafunction                 ; c:/altera/81/quartus/libraries/megafunctions/alt_synch_counter_f.inc                  ;
; alt_counter_f10ke.inc            ; yes             ; Megafunction                 ; c:/altera/81/quartus/libraries/megafunctions/alt_counter_f10ke.inc                    ;
; alt_counter_stratix.inc          ; yes             ; Megafunction                 ; c:/altera/81/quartus/libraries/megafunctions/alt_counter_stratix.inc                  ;
; aglobal81.inc                    ; yes             ; Megafunction                 ; c:/altera/81/quartus/libraries/megafunctions/aglobal81.inc                            ;
; db/cntr_dsj.tdf                  ; yes             ; Auto-Generated Megafunction  ; C:/franchiese/FPGA文档资料/altera设计实例/MAX II和MAX设计实例/UFTtest/db/cntr_dsj.tdf ;
; db/cmpr_2vb.tdf                  ; yes             ; Auto-Generated Megafunction  ; C:/franchiese/FPGA文档资料/altera设计实例/MAX II和MAX设计实例/UFTtest/db/cmpr_2vb.tdf ;
+----------------------------------+-----------------+------------------------------+---------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                                                                                                                           ;
+---------------------------------------------+-------------------------------------------------------------------------------------------------------------------------+
; Resource                                    ; Usage                                                                                                                   ;
+---------------------------------------------+-------------------------------------------------------------------------------------------------------------------------+
; Total logic elements                        ; 94                                                                                                                      ;
;     -- Combinational with no register       ; 37                                                                                                                      ;
;     -- Register only                        ; 23                                                                                                                      ;
;     -- Combinational with a register        ; 34                                                                                                                      ;
;                                             ;                                                                                                                         ;
; Logic element usage by number of LUT inputs ;                                                                                                                         ;
;     -- 4 input functions                    ; 28                                                                                                                      ;
;     -- 3 input functions                    ; 33                                                                                                                      ;
;     -- 2 input functions                    ; 7                                                                                                                       ;
;     -- 1 input functions                    ; 2                                                                                                                       ;
;     -- 0 input functions                    ; 1                                                                                                                       ;
;                                             ;                                                                                                                         ;
; Logic elements by mode                      ;                                                                                                                         ;
;     -- normal mode                          ; 89                                                                                                                      ;
;     -- arithmetic mode                      ; 5                                                                                                                       ;
;     -- qfbk mode                            ; 0                                                                                                                       ;
;     -- register cascade mode                ; 0                                                                                                                       ;
;     -- synchronous clear/load mode          ; 5                                                                                                                       ;
;     -- asynchronous clear/load mode         ; 1                                                                                                                       ;
;                                             ;                                                                                                                         ;
; Total registers                             ; 57                                                                                                                      ;
; Total logic cells in carry chains           ; 6                                                                                                                       ;
; I/O pins                                    ; 30                                                                                                                      ;
; UFM blocks                                  ; 1                                                                                                                       ;
; Maximum fan-out node                        ; para_ufm:para_ufm_inst|para_ufm_altufm_parallel_91n:para_ufm_altufm_parallel_91n_component|wire_maxii_ufm_block1_drdout ;
; Maximum fan-out                             ; 62                                                                                                                      ;
; Total fan-out                               ; 408                                                                                                                     ;
; Average fan-out                             ; 3.26                                                                                                                    ;
+---------------------------------------------+-------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                            ;
+-----------------------------------------------------------------------------+-------------+--------------+------------+------+--------------+--------------+-------------------+------------------+-----------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                                                  ; Logic Cells ; LC Registers ; UFM Blocks ; Pins ; Virtual Pins ; LUT-Only LCs ; Register-Only LCs ; LUT/Register LCs ; Carry Chain LCs ; Packed LCs ; Full Hierarchy Name                                                                                                                                          ; Library Name ;
+-----------------------------------------------------------------------------+-------------+--------------+------------+------+--------------+--------------+-------------------+------------------+-----------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; |ufmtest                                                                    ; 94 (1)      ; 57           ; 1          ; 30   ; 0            ; 37 (1)       ; 23 (0)            ; 34 (0)           ; 6 (0)           ; 0 (0)      ; |ufmtest                                                                                                                                                     ; work         ;
;    |para_ufm:para_ufm_inst|                                                 ; 93 (0)      ; 57           ; 1          ; 0    ; 0            ; 36 (0)       ; 23 (0)            ; 34 (0)           ; 6 (0)           ; 0 (0)      ; |ufmtest|para_ufm:para_ufm_inst                                                                                                                              ; work         ;
;       |para_ufm_altufm_parallel_91n:para_ufm_altufm_parallel_91n_component| ; 93 (85)     ; 57           ; 1          ; 0    ; 0            ; 36 (33)      ; 23 (23)           ; 34 (29)          ; 6 (0)           ; 0 (0)      ; |ufmtest|para_ufm:para_ufm_inst|para_ufm_altufm_parallel_91n:para_ufm_altufm_parallel_91n_component                                                          ; work         ;
;          |lpm_counter:cntr2|                                                ; 8 (0)       ; 5            ; 0          ; 0    ; 0            ; 3 (0)        ; 0 (0)             ; 5 (0)            ; 6 (0)           ; 0 (0)      ; |ufmtest|para_ufm:para_ufm_inst|para_ufm_altufm_parallel_91n:para_ufm_altufm_parallel_91n_component|lpm_counter:cntr2                                        ; work         ;
;             |cntr_dsj:auto_generated|                                       ; 8 (7)       ; 5            ; 0          ; 0    ; 0            ; 3 (2)        ; 0 (0)             ; 5 (5)            ; 6 (6)           ; 0 (0)      ; |ufmtest|para_ufm:para_ufm_inst|para_ufm_altufm_parallel_91n:para_ufm_altufm_parallel_91n_component|lpm_counter:cntr2|cntr_dsj:auto_generated                ; work         ;
;                |cmpr_2vb:cmpr1|                                             ; 1 (1)       ; 0            ; 0          ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |ufmtest|para_ufm:para_ufm_inst|para_ufm_altufm_parallel_91n:para_ufm_altufm_parallel_91n_component|lpm_counter:cntr2|cntr_dsj:auto_generated|cmpr_2vb:cmpr1 ; work         ;
+-----------------------------------------------------------------------------+-------------+--------------+------------+------+--------------+--------------+-------------------+------------------+-----------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 57    ;
; Number of registers using Synchronous Clear  ; 0     ;
; Number of registers using Synchronous Load   ; 5     ;
; Number of registers using Asynchronous Clear ; 1     ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 49    ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-------------------------------------------------------------------------------------------------------------------+
; Source assignments for para_ufm:para_ufm_inst|para_ufm_altufm_parallel_91n:para_ufm_altufm_parallel_91n_component ;
+---------------------------+-------+------+------------------------------------------------------------------------+
; Assignment                ; Value ; From ; To                                                                     ;
+---------------------------+-------+------+------------------------------------------------------------------------+
; SUPPRESS_DA_RULE_INTERNAL ; c101  ; -    ; -                                                                      ;
; SUPPRESS_DA_RULE_INTERNAL ; c103  ; -    ; -                                                                      ;
; SUPPRESS_DA_RULE_INTERNAL ; c104  ; -    ; -                                                                      ;
; SUPPRESS_DA_RULE_INTERNAL ; r101  ; -    ; -                                                                      ;
; SUPPRESS_DA_RULE_INTERNAL ; s104  ; -    ; -                                                                      ;
; SUPPRESS_DA_RULE_INTERNAL ; s102  ; -    ; -                                                                      ;
+---------------------------+-------+------+------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for para_ufm:para_ufm_inst|para_ufm_altufm_parallel_91n:para_ufm_altufm_parallel_91n_component|lpm_counter:cntr2 ;
+---------------------------+-------+------+------------------------------------------------------------------------------------------+
; Assignment                ; Value ; From ; To                                                                                       ;
+---------------------------+-------+------+------------------------------------------------------------------------------------------+
; SUPPRESS_DA_RULE_INTERNAL ; a101  ; -    ; -                                                                                        ;
; SUPPRESS_DA_RULE_INTERNAL ; s102  ; -    ; -                                                                                        ;
; SUPPRESS_DA_RULE_INTERNAL ; s103  ; -    ; -                                                                                        ;
+---------------------------+-------+------+------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: para_ufm:para_ufm_inst|para_ufm_altufm_parallel_91n:para_ufm_altufm_parallel_91n_component|lpm_counter:cntr2 ;
+------------------------+-------------+--------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value       ; Type                                                                                                               ;
+------------------------+-------------+--------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS      ; ON          ; AUTO_CARRY                                                                                                         ;
; IGNORE_CARRY_BUFFERS   ; OFF         ; IGNORE_CARRY                                                                                                       ;
; AUTO_CASCADE_CHAINS    ; ON          ; AUTO_CASCADE                                                                                                       ;
; IGNORE_CASCADE_BUFFERS ; OFF         ; IGNORE_CASCADE                                                                                                     ;
; LPM_WIDTH              ; 5           ; Signed Integer                                                                                                     ;
; LPM_DIRECTION          ; UP          ; Untyped                                                                                                            ;
; LPM_MODULUS            ; 28          ; Signed Integer                                                                                                     ;
; LPM_AVALUE             ; UNUSED      ; Untyped                                                                                                            ;
; LPM_SVALUE             ; UNUSED      ; Untyped                                                                                                            ;
; LPM_PORT_UPDOWN        ; PORT_UNUSED ; Untyped                                                                                                            ;
; DEVICE_FAMILY          ; MAX II      ; Untyped                                                                                                            ;
; CARRY_CHAIN            ; MANUAL      ; Untyped                                                                                                            ;
; CARRY_CHAIN_LENGTH     ; 48          ; CARRY_CHAIN_LENGTH                                                                                                 ;
; NOT_GATE_PUSH_BACK     ; ON          ; NOT_GATE_PUSH_BACK                                                                                                 ;
; CARRY_CNT_EN           ; SMART       ; Untyped                                                                                                            ;
; LABWIDE_SCLR           ; ON          ; Untyped                                                                                                            ;
; USE_NEW_VERSION        ; TRUE        ; Untyped                                                                                                            ;
; CBXI_PARAMETER         ; cntr_dsj    ; Untyped                                                                                                            ;
+------------------------+-------------+--------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II Analysis & Synthesis
    Info: Version 8.1 Build 163 10/28/2008 SJ Full Version
    Info: Processing started: Mon Feb 09 13:22:36 2009
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off ufmtest -c ufmtest
Info: Found 2 design units, including 2 entities, in source file para_ufm.v
    Info: Found entity 1: para_ufm_altufm_parallel_91n
    Info: Found entity 2: para_ufm
Warning: Can't analyze file -- file C:/franchiese/FPGA文档资料/altera设计实例/MAX II和MAX设计实例/UFTtest/simulation/modelsim/tb_ufmtest.v is missing
Warning: Using design file ufmtest.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info: Found entity 1: ufmtest
Info: Elaborating entity "ufmtest" for the top level hierarchy
Info: Elaborating entity "para_ufm" for hierarchy "para_ufm:para_ufm_inst"
Info: Elaborating entity "para_ufm_altufm_parallel_91n" for hierarchy "para_ufm:para_ufm_inst|para_ufm_altufm_parallel_91n:para_ufm_altufm_parallel_91n_component"
Info: Elaborating entity "lpm_counter" for hierarchy "para_ufm:para_ufm_inst|para_ufm_altufm_parallel_91n:para_ufm_altufm_parallel_91n_component|lpm_counter:cntr2"
Info: Elaborated megafunction instantiation "para_ufm:para_ufm_inst|para_ufm_altufm_parallel_91n:para_ufm_altufm_parallel_91n_component|lpm_counter:cntr2"
Info: Instantiated megafunction "para_ufm:para_ufm_inst|para_ufm_altufm_parallel_91n:para_ufm_altufm_parallel_91n_component|lpm_counter:cntr2" with the following parameter:
    Info: Parameter "lpm_direction" = "UP"
    Info: Parameter "lpm_modulus" = "28"
    Info: Parameter "lpm_port_updown" = "PORT_UNUSED"
    Info: Parameter "lpm_width" = "5"
    Info: Parameter "lpm_type" = "lpm_counter"
Info: Found 1 design units, including 1 entities, in source file db/cntr_dsj.tdf
    Info: Found entity 1: cntr_dsj
Info: Elaborating entity "cntr_dsj" for hierarchy "para_ufm:para_ufm_inst|para_ufm_altufm_parallel_91n:para_ufm_altufm_parallel_91n_component|lpm_counter:cntr2|cntr_dsj:auto_generated"
Info: Found 1 design units, including 1 entities, in source file db/cmpr_2vb.tdf
    Info: Found entity 1: cmpr_2vb
Info: Elaborating entity "cmpr_2vb" for hierarchy "para_ufm:para_ufm_inst|para_ufm_altufm_parallel_91n:para_ufm_altufm_parallel_91n_component|lpm_counter:cntr2|cntr_dsj:auto_generated|cmpr_2vb:cmpr1"
Info: Implemented 125 device resources after synthesis - the final resource count might be different
    Info: Implemented 12 input pins
    Info: Implemented 2 output pins
    Info: Implemented 16 bidirectional pins
    Info: Implemented 94 logic cells
    Info: Implemented 1 User Flash Memory blocks
Info: Generated suppressed messages file C:/franchiese/FPGA文档资料/altera设计实例/MAX II和MAX设计实例/UFTtest/ufmtest.map.smsg
Info: Quartus II Analysis & Synthesis was successful. 0 errors, 2 warnings
    Info: Peak virtual memory: 168 megabytes
    Info: Processing ended: Mon Feb 09 13:22:39 2009
    Info: Elapsed time: 00:00:03
    Info: Total CPU time (on all processors): 00:00:03


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in C:/franchiese/FPGA文档资料/altera设计实例/MAX II和MAX设计实例/UFTtest/ufmtest.map.smsg.


