

================================================================
== Vivado HLS Report for 'subconv_1x1_16p_p'
================================================================
* Date:           Sun Dec 16 04:34:32 2018

* Version:        2017.2 (Build 1909853 on Thu Jun 15 18:55:24 MDT 2017)
* Project:        acceleartor_hls_padding
* Solution:       optimize_conv1
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      8.31|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +--------+--------+--------+--------+---------+
    |     Latency     |     Interval    | Pipeline|
    |   min  |   max  |   min  |   max  |   Type  |
    +--------+--------+--------+--------+---------+
    |  492072|  492072|  492072|  492072|   none  |
    +--------+--------+--------+--------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------+--------+--------+----------+-----------+-----------+-------+----------+
        |                     |     Latency     | Iteration|  Initiation Interval  |  Trip |          |
        |      Loop Name      |   min  |   max  |  Latency |  achieved |   target  | Count | Pipelined|
        +---------------------+--------+--------+----------+-----------+-----------+-------+----------+
        |- Loop 1             |   12289|   12289|         3|          1|          1|  12288|    yes   |
        |- Loop 2             |  467488|  467488|     29218|          -|          -|     16|    no    |
        | + Loop 2.1          |   29216|   29216|      1826|          -|          -|     16|    no    |
        |  ++ Loop 2.1.1      |    1824|    1824|        38|          -|          -|     48|    no    |
        |   +++ Loop 2.1.1.1  |      36|      36|         6|          -|          -|      6|    no    |
        |- Loop 3             |   12290|   12290|         4|          1|          1|  12288|    yes   |
        +---------------------+--------+--------+----------+-----------+-----------+-------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3
  * Pipeline-1: initiation interval (II) = 1, depth = 4


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 19
* Pipeline: 2
  Pipeline-0: II = 1, D = 3, States = { 2 3 4 }
  Pipeline-1: II = 1, D = 4, States = { 15 16 17 18 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	5  / (exitcond_flatten)
	3  / (!exitcond_flatten)
3 --> 
	4  / true
4 --> 
	2  / true
5 --> 
	6  / true
6 --> 
	7  / (!exitcond12)
	15  / (exitcond12)
7 --> 
	8  / (!exitcond13)
	6  / (exitcond13)
8 --> 
	9  / (!exitcond14)
	7  / (exitcond14)
9 --> 
	10  / (!exitcond15)
	8  / (exitcond15)
10 --> 
	11  / true
11 --> 
	12  / true
12 --> 
	13  / true
13 --> 
	14  / true
14 --> 
	9  / true
15 --> 
	19  / (exitcond_flatten9)
	16  / (!exitcond_flatten9)
16 --> 
	17  / true
17 --> 
	18  / true
18 --> 
	15  / true
19 --> 
* FSM state operations: 

 <State 1>: 1.59ns
ST_1: StgValue_20 (19)  [1/1] 1.59ns  loc: acceleartor_hls_padding/components.cpp:404
:0  br label %.preheader55


 <State 2>: 7.45ns
ST_2: indvar_flatten4 (21)  [1/1] 0.00ns
.preheader55:0  %indvar_flatten4 = phi i14 [ 0, %0 ], [ %indvar_flatten_next1, %1 ]

ST_2: co (22)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:408
.preheader55:1  %co = phi i6 [ 0, %0 ], [ %tmp_mid2_v, %1 ]

ST_2: indvar_flatten (23)  [1/1] 0.00ns
.preheader55:2  %indvar_flatten = phi i10 [ 0, %0 ], [ %indvar_flatten_next, %1 ]

ST_2: h (24)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:408
.preheader55:3  %h = phi i5 [ 1, %0 ], [ %tmp_184_mid2, %1 ]

ST_2: w (25)  [1/1] 0.00ns
.preheader55:4  %w = phi i5 [ 1, %0 ], [ %w_19, %1 ]

ST_2: exitcond_flatten (26)  [1/1] 3.01ns
.preheader55:5  %exitcond_flatten = icmp eq i14 %indvar_flatten4, -4096

ST_2: indvar_flatten_next1 (27)  [1/1] 2.34ns
.preheader55:6  %indvar_flatten_next1 = add i14 %indvar_flatten4, 1

ST_2: StgValue_28 (28)  [1/1] 0.00ns
.preheader55:7  br i1 %exitcond_flatten, label %.preheader54.preheader, label %.preheader56.preheader

ST_2: exitcond_flatten8 (32)  [1/1] 3.02ns
.preheader56.preheader:2  %exitcond_flatten8 = icmp eq i10 %indvar_flatten, 256

ST_2: not_exitcond_flatten (43)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:406 (grouped into LUT with out node exitcond32_mid)
.preheader56.preheader:13  %not_exitcond_flatten = xor i1 %exitcond_flatten8, true

ST_2: exitcond (44)  [1/1] 3.31ns  loc: acceleartor_hls_padding/components.cpp:406
.preheader56.preheader:14  %exitcond = icmp eq i5 %w, -15

ST_2: exitcond32_mid (45)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:406 (out node of the LUT)
.preheader56.preheader:15  %exitcond32_mid = and i1 %exitcond, %not_exitcond_flatten

ST_2: tmp_302 (47)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:406 (grouped into LUT with out node w_mid2)
.preheader56.preheader:17  %tmp_302 = or i1 %exitcond32_mid, %exitcond_flatten8

ST_2: w_mid2 (48)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:406 (out node of the LUT)
.preheader56.preheader:18  %w_mid2 = select i1 %tmp_302, i5 1, i5 %w

ST_2: indvar_flatten_op (99)  [1/1] 2.32ns
:2  %indvar_flatten_op = add i10 %indvar_flatten, 1

ST_2: indvar_flatten_next (100)  [1/1] 2.07ns
:3  %indvar_flatten_next = select i1 %exitcond_flatten8, i10 1, i10 %indvar_flatten_op


 <State 3>: 8.31ns
ST_3: co_19 (30)  [1/1] 2.31ns  loc: acceleartor_hls_padding/components.cpp:404
.preheader56.preheader:0  %co_19 = add i6 1, %co

ST_3: h_mid (33)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:408
.preheader56.preheader:3  %h_mid = select i1 %exitcond_flatten8, i5 1, i5 %h

ST_3: tmp_mid2_v (34)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:408
.preheader56.preheader:4  %tmp_mid2_v = select i1 %exitcond_flatten8, i6 %co_19, i6 %co

ST_3: tmp_mid2 (35)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:408
.preheader56.preheader:5  %tmp_mid2 = zext i6 %tmp_mid2_v to i64

ST_3: tmp_414 (36)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:408
.preheader56.preheader:6  %tmp_414 = trunc i6 %tmp_mid2_v to i3

ST_3: newIndex5_mid2_v (37)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:408
.preheader56.preheader:7  %newIndex5_mid2_v = call i3 @_ssdm_op_PartSelect.i3.i6.i32.i32(i6 %tmp_mid2_v, i32 3, i32 5)

ST_3: tmp (38)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:408
.preheader56.preheader:8  %tmp = call i7 @_ssdm_op_BitConcatenate.i7.i3.i4(i3 %newIndex5_mid2_v, i4 0)

ST_3: p_shl2_cast (39)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:408
.preheader56.preheader:9  %p_shl2_cast = zext i7 %tmp to i8

ST_3: tmp_s (40)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:408
.preheader56.preheader:10  %tmp_s = call i4 @_ssdm_op_BitConcatenate.i4.i3.i1(i3 %newIndex5_mid2_v, i1 false)

ST_3: p_shl3_cast (41)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:408
.preheader56.preheader:11  %p_shl3_cast = zext i4 %tmp_s to i8

ST_3: tmp_301 (42)  [1/1] 1.83ns  loc: acceleartor_hls_padding/components.cpp:408
.preheader56.preheader:12  %tmp_301 = add i8 %p_shl3_cast, %p_shl2_cast

ST_3: h_17 (46)  [1/1] 2.33ns  loc: acceleartor_hls_padding/components.cpp:405
.preheader56.preheader:16  %h_17 = add i5 1, %h_mid

ST_3: tmp_184_mid2 (49)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:408
.preheader56.preheader:19  %tmp_184_mid2 = select i1 %exitcond32_mid, i5 %h_17, i5 %h_mid

ST_3: tmp_184_mid2_cast (50)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:408
.preheader56.preheader:20  %tmp_184_mid2_cast = zext i5 %tmp_184_mid2 to i8

ST_3: tmp_303 (51)  [1/1] 1.83ns  loc: acceleartor_hls_padding/components.cpp:408
.preheader56.preheader:21  %tmp_303 = add i8 %tmp_301, %tmp_184_mid2_cast

ST_3: tmp_41 (56)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:406
.preheader56.preheader:26  %tmp_41 = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str11)

ST_3: bias_V_addr (69)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:408
.preheader56.preheader:39  %bias_V_addr = getelementptr [48 x i8]* %bias_V, i64 0, i64 %tmp_mid2

ST_3: bias_V_load (70)  [2/2] 2.32ns  loc: acceleartor_hls_padding/components.cpp:408
.preheader56.preheader:40  %bias_V_load = load i8* %bias_V_addr, align 1

ST_3: StgValue_55 (71)  [1/1] 3.31ns  loc: acceleartor_hls_padding/components.cpp:408
.preheader56.preheader:41  switch i3 %tmp_414, label %branch15 [
    i3 0, label %branch8
    i3 1, label %branch9
    i3 2, label %branch10
    i3 3, label %branch11
    i3 -4, label %branch12
    i3 -3, label %branch13
    i3 -2, label %branch14
  ]

ST_3: empty (97)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:409
:0  %empty = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str11, i32 %tmp_41)

ST_3: w_19 (98)  [1/1] 2.33ns  loc: acceleartor_hls_padding/components.cpp:406
:1  %w_19 = add i5 %w_mid2, 1

ST_3: StgValue_58 (101)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:406
:4  br label %.preheader55


 <State 4>: 7.04ns
ST_4: empty_122 (31)  [1/1] 0.00ns
.preheader56.preheader:1  %empty_122 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 12288, i64 12288, i64 12288)

ST_4: p_shl_cast (52)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:408
.preheader56.preheader:22  %p_shl_cast = call i12 @_ssdm_op_BitConcatenate.i12.i8.i4(i8 %tmp_303, i4 0)

ST_4: tmp_415 (53)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:408
.preheader56.preheader:23  %tmp_415 = call i9 @_ssdm_op_BitConcatenate.i9.i8.i1(i8 %tmp_303, i1 false)

ST_4: p_shl1_cast (54)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:408
.preheader56.preheader:24  %p_shl1_cast = zext i9 %tmp_415 to i12

ST_4: tmp_304 (55)  [1/1] 1.89ns  loc: acceleartor_hls_padding/components.cpp:408
.preheader56.preheader:25  %tmp_304 = add i12 %p_shl1_cast, %p_shl_cast

ST_4: StgValue_64 (57)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:407
.preheader56.preheader:27  call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind

ST_4: tmp_186_cast (58)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:408
.preheader56.preheader:28  %tmp_186_cast = zext i5 %w_mid2 to i12

ST_4: tmp_305 (59)  [1/1] 1.89ns  loc: acceleartor_hls_padding/components.cpp:408
.preheader56.preheader:29  %tmp_305 = add i12 %tmp_304, %tmp_186_cast

ST_4: tmp_351_cast (60)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:408
.preheader56.preheader:30  %tmp_351_cast = zext i12 %tmp_305 to i64

ST_4: ShuffleConvs_1_Downs (61)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:408
.preheader56.preheader:31  %ShuffleConvs_1_Downs = getelementptr [1944 x i8]* @ShuffleConvs_1_Downs_6, i64 0, i64 %tmp_351_cast

ST_4: ShuffleConvs_1_Downs_24 (62)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:408
.preheader56.preheader:32  %ShuffleConvs_1_Downs_24 = getelementptr [1944 x i8]* @ShuffleConvs_1_Downs_1, i64 0, i64 %tmp_351_cast

ST_4: ShuffleConvs_1_Downs_25 (63)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:408
.preheader56.preheader:33  %ShuffleConvs_1_Downs_25 = getelementptr [1944 x i8]* @ShuffleConvs_1_Downs_3, i64 0, i64 %tmp_351_cast

ST_4: ShuffleConvs_1_Downs_26 (64)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:408
.preheader56.preheader:34  %ShuffleConvs_1_Downs_26 = getelementptr [1944 x i8]* @ShuffleConvs_1_Downs_7, i64 0, i64 %tmp_351_cast

ST_4: ShuffleConvs_1_Downs_27 (65)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:408
.preheader56.preheader:35  %ShuffleConvs_1_Downs_27 = getelementptr [1944 x i8]* @ShuffleConvs_1_Downs_5, i64 0, i64 %tmp_351_cast

ST_4: ShuffleConvs_1_Downs_28 (66)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:408
.preheader56.preheader:36  %ShuffleConvs_1_Downs_28 = getelementptr [1944 x i8]* @ShuffleConvs_1_Downs, i64 0, i64 %tmp_351_cast

ST_4: ShuffleConvs_1_Downs_29 (67)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:408
.preheader56.preheader:37  %ShuffleConvs_1_Downs_29 = getelementptr [1944 x i8]* @ShuffleConvs_1_Downs_2, i64 0, i64 %tmp_351_cast

ST_4: ShuffleConvs_1_Downs_30 (68)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:408
.preheader56.preheader:38  %ShuffleConvs_1_Downs_30 = getelementptr [1944 x i8]* @ShuffleConvs_1_Downs_4, i64 0, i64 %tmp_351_cast

ST_4: bias_V_load (70)  [1/2] 2.32ns  loc: acceleartor_hls_padding/components.cpp:408
.preheader56.preheader:40  %bias_V_load = load i8* %bias_V_addr, align 1

ST_4: StgValue_77 (73)  [1/1] 3.25ns  loc: acceleartor_hls_padding/components.cpp:408
branch14:0  store i8 %bias_V_load, i8* %ShuffleConvs_1_Downs_24, align 1

ST_4: StgValue_78 (74)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:408
branch14:1  br label %1

ST_4: StgValue_79 (76)  [1/1] 3.25ns  loc: acceleartor_hls_padding/components.cpp:408
branch13:0  store i8 %bias_V_load, i8* %ShuffleConvs_1_Downs_29, align 1

ST_4: StgValue_80 (77)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:408
branch13:1  br label %1

ST_4: StgValue_81 (79)  [1/1] 3.25ns  loc: acceleartor_hls_padding/components.cpp:408
branch12:0  store i8 %bias_V_load, i8* %ShuffleConvs_1_Downs_25, align 1

ST_4: StgValue_82 (80)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:408
branch12:1  br label %1

ST_4: StgValue_83 (82)  [1/1] 3.25ns  loc: acceleartor_hls_padding/components.cpp:408
branch11:0  store i8 %bias_V_load, i8* %ShuffleConvs_1_Downs_30, align 1

ST_4: StgValue_84 (83)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:408
branch11:1  br label %1

ST_4: StgValue_85 (85)  [1/1] 3.25ns  loc: acceleartor_hls_padding/components.cpp:408
branch10:0  store i8 %bias_V_load, i8* %ShuffleConvs_1_Downs_27, align 1

ST_4: StgValue_86 (86)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:408
branch10:1  br label %1

ST_4: StgValue_87 (88)  [1/1] 3.25ns  loc: acceleartor_hls_padding/components.cpp:408
branch9:0  store i8 %bias_V_load, i8* %ShuffleConvs_1_Downs, align 1

ST_4: StgValue_88 (89)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:408
branch9:1  br label %1

ST_4: StgValue_89 (91)  [1/1] 3.25ns  loc: acceleartor_hls_padding/components.cpp:408
branch8:0  store i8 %bias_V_load, i8* %ShuffleConvs_1_Downs_26, align 1

ST_4: StgValue_90 (92)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:408
branch8:1  br label %1

ST_4: StgValue_91 (94)  [1/1] 3.25ns  loc: acceleartor_hls_padding/components.cpp:408
branch15:0  store i8 %bias_V_load, i8* %ShuffleConvs_1_Downs_28, align 1

ST_4: StgValue_92 (95)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:408
branch15:1  br label %1


 <State 5>: 1.59ns
ST_5: StgValue_93 (103)  [1/1] 1.59ns  loc: acceleartor_hls_padding/components.cpp:414
.preheader54.preheader:0  br label %.preheader54


 <State 6>: 3.31ns
ST_6: h1 (105)  [1/1] 0.00ns
.preheader54:0  %h1 = phi i5 [ %h_8, %3 ], [ 1, %.preheader54.preheader ]

ST_6: exitcond12 (106)  [1/1] 3.31ns  loc: acceleartor_hls_padding/components.cpp:414
.preheader54:1  %exitcond12 = icmp eq i5 %h1, -15

ST_6: empty_123 (107)  [1/1] 0.00ns
.preheader54:2  %empty_123 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 16, i64 16, i64 16)

ST_6: StgValue_97 (108)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:414
.preheader54:3  br i1 %exitcond12, label %.preheader.preheader, label %.preheader53.preheader

ST_6: tmp_cast4 (110)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:415
.preheader53.preheader:0  %tmp_cast4 = zext i5 %h1 to i8

ST_6: tmp_cast (111)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:415
.preheader53.preheader:1  %tmp_cast = zext i5 %h1 to i11

ST_6: StgValue_100 (112)  [1/1] 1.59ns  loc: acceleartor_hls_padding/components.cpp:415
.preheader53.preheader:2  br label %.preheader53

ST_6: StgValue_101 (518)  [1/1] 1.59ns  loc: acceleartor_hls_padding/components.cpp:427
.preheader.preheader:0  br label %.preheader


 <State 7>: 3.31ns
ST_7: w2 (114)  [1/1] 0.00ns
.preheader53:0  %w2 = phi i5 [ %w_20, %2 ], [ 1, %.preheader53.preheader ]

ST_7: exitcond13 (115)  [1/1] 3.31ns  loc: acceleartor_hls_padding/components.cpp:415
.preheader53:1  %exitcond13 = icmp eq i5 %w2, -15

ST_7: empty_124 (116)  [1/1] 0.00ns
.preheader53:2  %empty_124 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 16, i64 16, i64 16)

ST_7: StgValue_105 (117)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:415
.preheader53:3  br i1 %exitcond13, label %3, label %.preheader52.preheader

ST_7: tmp_185_cast1 (119)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:416
.preheader52.preheader:0  %tmp_185_cast1 = zext i5 %w2 to i12

ST_7: tmp_185_cast (120)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:416
.preheader52.preheader:1  %tmp_185_cast = zext i5 %w2 to i15

ST_7: StgValue_108 (121)  [1/1] 1.59ns  loc: acceleartor_hls_padding/components.cpp:416
.preheader52.preheader:2  br label %.preheader52

ST_7: h_8 (515)  [1/1] 2.33ns  loc: acceleartor_hls_padding/components.cpp:414
:0  %h_8 = add i5 %h1, 1

ST_7: StgValue_110 (516)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:414
:1  br label %.preheader54


 <State 8>: 7.63ns
ST_8: ci (123)  [1/1] 0.00ns
.preheader52:0  %ci = phi i6 [ 0, %.preheader52.preheader ], [ %ci_5, %.preheader52.loopexit ]

ST_8: exitcond14 (124)  [1/1] 3.88ns  loc: acceleartor_hls_padding/components.cpp:416
.preheader52:1  %exitcond14 = icmp eq i6 %ci, -16

ST_8: empty_125 (125)  [1/1] 0.00ns
.preheader52:2  %empty_125 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 48, i64 48, i64 48)

ST_8: ci_5 (126)  [1/1] 2.31ns  loc: acceleartor_hls_padding/components.cpp:416
.preheader52:3  %ci_5 = add i6 %ci, 1

ST_8: StgValue_115 (127)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:416
.preheader52:4  br i1 %exitcond14, label %2, label %.preheader51.preheader

ST_8: tmp_188_cast (129)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:416
.preheader51.preheader:0  %tmp_188_cast = zext i6 %ci to i10

ST_8: tmp_313 (130)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:416
.preheader51.preheader:1  %tmp_313 = call i10 @_ssdm_op_BitConcatenate.i10.i6.i4(i6 %ci, i4 0)

ST_8: p_shl6_cast (131)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:416
.preheader51.preheader:2  %p_shl6_cast = zext i10 %tmp_313 to i11

ST_8: tmp_314 (132)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:416
.preheader51.preheader:3  %tmp_314 = call i7 @_ssdm_op_BitConcatenate.i7.i6.i1(i6 %ci, i1 false)

ST_8: p_shl7_cast (133)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:419
.preheader51.preheader:4  %p_shl7_cast = zext i7 %tmp_314 to i11

ST_8: tmp_315 (134)  [1/1] 1.88ns  loc: acceleartor_hls_padding/components.cpp:419
.preheader51.preheader:5  %tmp_315 = add i11 %p_shl6_cast, %p_shl7_cast

ST_8: tmp_316 (135)  [1/1] 1.88ns  loc: acceleartor_hls_padding/components.cpp:419
.preheader51.preheader:6  %tmp_316 = add i11 %tmp_cast, %tmp_315

ST_8: p_shl4_cast (136)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:419
.preheader51.preheader:7  %p_shl4_cast = call i15 @_ssdm_op_BitConcatenate.i15.i11.i4(i11 %tmp_316, i4 0)

ST_8: tmp_419 (137)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:419
.preheader51.preheader:8  %tmp_419 = call i12 @_ssdm_op_BitConcatenate.i12.i11.i1(i11 %tmp_316, i1 false)

ST_8: p_shl5_cast (138)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:419
.preheader51.preheader:9  %p_shl5_cast = zext i12 %tmp_419 to i15

ST_8: tmp_317 (139)  [1/1] 1.94ns  loc: acceleartor_hls_padding/components.cpp:419
.preheader51.preheader:10  %tmp_317 = add i15 %p_shl4_cast, %p_shl5_cast

ST_8: tmp_318 (140)  [1/1] 1.94ns  loc: acceleartor_hls_padding/components.cpp:419
.preheader51.preheader:11  %tmp_318 = add i15 %tmp_185_cast, %tmp_317

ST_8: tmp_368_cast (141)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:419
.preheader51.preheader:12  %tmp_368_cast = zext i15 %tmp_318 to i64

ST_8: input_V_addr (142)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:419
.preheader51.preheader:13  %input_V_addr = getelementptr [15552 x i8]* %input_V, i64 0, i64 %tmp_368_cast

ST_8: StgValue_130 (143)  [1/1] 1.59ns  loc: acceleartor_hls_padding/components.cpp:417
.preheader51.preheader:14  br label %.preheader51.0

ST_8: w_20 (512)  [1/1] 2.33ns  loc: acceleartor_hls_padding/components.cpp:415
:0  %w_20 = add i5 %w2, 1

ST_8: StgValue_132 (513)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:415
:1  br label %.preheader53


 <State 9>: 7.46ns
ST_9: co3 (145)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:417
.preheader51.0:0  %co3 = phi i6 [ %co_21_7, %_ifconv ], [ 0, %.preheader51.preheader ]

ST_9: empty_126 (146)  [1/1] 0.00ns
.preheader51.0:1  %empty_126 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 6, i64 6, i64 6)

ST_9: exitcond15 (147)  [1/1] 3.88ns  loc: acceleartor_hls_padding/components.cpp:417
.preheader51.0:2  %exitcond15 = icmp eq i6 %co3, -16

ST_9: StgValue_136 (148)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:417
.preheader51.0:3  br i1 %exitcond15, label %.preheader52.loopexit, label %_ifconv

ST_9: newIndex8 (150)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:417
_ifconv:0  %newIndex8 = call i3 @_ssdm_op_PartSelect.i3.i6.i32.i32(i6 %co3, i32 3, i32 5)

ST_9: tmp_319 (151)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:417
_ifconv:1  %tmp_319 = call i9 @_ssdm_op_BitConcatenate.i9.i3.i6(i3 %newIndex8, i6 0)

ST_9: p_shl12_cast (152)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:417
_ifconv:2  %p_shl12_cast = zext i9 %tmp_319 to i10

ST_9: tmp_320 (153)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:417
_ifconv:3  %tmp_320 = call i7 @_ssdm_op_BitConcatenate.i7.i3.i4(i3 %newIndex8, i4 0)

ST_9: p_shl13_cast1 (154)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:417
_ifconv:4  %p_shl13_cast1 = zext i7 %tmp_320 to i8

ST_9: p_shl13_cast (155)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:417
_ifconv:5  %p_shl13_cast = zext i7 %tmp_320 to i10

ST_9: tmp_321 (156)  [1/1] 1.86ns  loc: acceleartor_hls_padding/components.cpp:417
_ifconv:6  %tmp_321 = sub i10 %p_shl12_cast, %p_shl13_cast

ST_9: tmp_322 (157)  [1/1] 1.86ns  loc: acceleartor_hls_padding/components.cpp:416
_ifconv:7  %tmp_322 = add i10 %tmp_188_cast, %tmp_321

ST_9: tmp_372_cast (158)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:416
_ifconv:8  %tmp_372_cast = sext i10 %tmp_322 to i64

ST_9: weight_0_V_addr (159)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:416
_ifconv:9  %weight_0_V_addr = getelementptr [288 x i8]* %weight_0_V, i64 0, i64 %tmp_372_cast

ST_9: weight_1_V_addr (160)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:416
_ifconv:10  %weight_1_V_addr = getelementptr [288 x i8]* %weight_1_V, i64 0, i64 %tmp_372_cast

ST_9: weight_2_V_addr (161)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:416
_ifconv:11  %weight_2_V_addr = getelementptr [288 x i8]* %weight_2_V, i64 0, i64 %tmp_372_cast

ST_9: weight_3_V_addr (162)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:416
_ifconv:12  %weight_3_V_addr = getelementptr [288 x i8]* %weight_3_V, i64 0, i64 %tmp_372_cast

ST_9: weight_4_V_addr (163)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:416
_ifconv:13  %weight_4_V_addr = getelementptr [288 x i8]* %weight_4_V, i64 0, i64 %tmp_372_cast

ST_9: weight_5_V_addr (164)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:416
_ifconv:14  %weight_5_V_addr = getelementptr [288 x i8]* %weight_5_V, i64 0, i64 %tmp_372_cast

ST_9: weight_6_V_addr (165)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:416
_ifconv:15  %weight_6_V_addr = getelementptr [288 x i8]* %weight_6_V, i64 0, i64 %tmp_372_cast

ST_9: weight_7_V_addr (166)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:416
_ifconv:16  %weight_7_V_addr = getelementptr [288 x i8]* %weight_7_V, i64 0, i64 %tmp_372_cast

ST_9: tmp_323 (167)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:417
_ifconv:17  %tmp_323 = call i4 @_ssdm_op_BitConcatenate.i4.i3.i1(i3 %newIndex8, i1 false)

ST_9: p_shl11_cast (168)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:417
_ifconv:18  %p_shl11_cast = zext i4 %tmp_323 to i8

ST_9: tmp_324 (169)  [1/1] 1.83ns  loc: acceleartor_hls_padding/components.cpp:417
_ifconv:19  %tmp_324 = add i8 %p_shl13_cast1, %p_shl11_cast

ST_9: tmp_325 (170)  [1/1] 1.83ns  loc: acceleartor_hls_padding/components.cpp:415
_ifconv:20  %tmp_325 = add i8 %tmp_cast4, %tmp_324

ST_9: p_shl8_cast (171)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:415
_ifconv:21  %p_shl8_cast = call i12 @_ssdm_op_BitConcatenate.i12.i8.i4(i8 %tmp_325, i4 0)

ST_9: tmp_420 (172)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:415
_ifconv:22  %tmp_420 = call i9 @_ssdm_op_BitConcatenate.i9.i8.i1(i8 %tmp_325, i1 false)

ST_9: p_shl9_cast (173)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:415
_ifconv:23  %p_shl9_cast = zext i9 %tmp_420 to i12

ST_9: tmp_326 (174)  [1/1] 1.89ns  loc: acceleartor_hls_padding/components.cpp:415
_ifconv:24  %tmp_326 = add i12 %p_shl8_cast, %p_shl9_cast

ST_9: tmp_327 (175)  [1/1] 1.89ns  loc: acceleartor_hls_padding/components.cpp:416
_ifconv:25  %tmp_327 = add i12 %tmp_185_cast1, %tmp_326

ST_9: weight_0_V_load (185)  [2/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:419
_ifconv:35  %weight_0_V_load = load i8* %weight_0_V_addr, align 1

ST_9: input_V_load (187)  [2/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:419
_ifconv:37  %input_V_load = load i8* %input_V_addr, align 1

ST_9: weight_1_V_load (227)  [2/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:419
_ifconv:77  %weight_1_V_load = load i8* %weight_1_V_addr, align 1

ST_9: weight_2_V_load (267)  [2/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:419
_ifconv:117  %weight_2_V_load = load i8* %weight_2_V_addr, align 1

ST_9: weight_3_V_load (307)  [2/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:419
_ifconv:157  %weight_3_V_load = load i8* %weight_3_V_addr, align 1

ST_9: weight_4_V_load (347)  [2/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:419
_ifconv:197  %weight_4_V_load = load i8* %weight_4_V_addr, align 1

ST_9: weight_5_V_load (387)  [2/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:419
_ifconv:237  %weight_5_V_load = load i8* %weight_5_V_addr, align 1

ST_9: weight_6_V_load (427)  [2/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:419
_ifconv:277  %weight_6_V_load = load i8* %weight_6_V_addr, align 1

ST_9: weight_7_V_load (467)  [2/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:419
_ifconv:317  %weight_7_V_load = load i8* %weight_7_V_addr, align 1

ST_9: co_21_7 (507)  [1/1] 2.31ns  loc: acceleartor_hls_padding/components.cpp:417
_ifconv:357  %co_21_7 = add i6 %co3, 8

ST_9: StgValue_173 (510)  [1/1] 0.00ns
.preheader52.loopexit:0  br label %.preheader52


 <State 10>: 3.25ns
ST_10: tmp_380_cast (176)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:416
_ifconv:26  %tmp_380_cast = zext i12 %tmp_327 to i64

ST_10: ShuffleConvs_1_Downs_31 (177)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:416
_ifconv:27  %ShuffleConvs_1_Downs_31 = getelementptr [1944 x i8]* @ShuffleConvs_1_Downs_6, i64 0, i64 %tmp_380_cast

ST_10: ShuffleConvs_1_Downs_32 (178)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:416
_ifconv:28  %ShuffleConvs_1_Downs_32 = getelementptr [1944 x i8]* @ShuffleConvs_1_Downs_1, i64 0, i64 %tmp_380_cast

ST_10: ShuffleConvs_1_Downs_33 (179)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:416
_ifconv:29  %ShuffleConvs_1_Downs_33 = getelementptr [1944 x i8]* @ShuffleConvs_1_Downs_3, i64 0, i64 %tmp_380_cast

ST_10: ShuffleConvs_1_Downs_34 (180)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:416
_ifconv:30  %ShuffleConvs_1_Downs_34 = getelementptr [1944 x i8]* @ShuffleConvs_1_Downs_7, i64 0, i64 %tmp_380_cast

ST_10: ShuffleConvs_1_Downs_35 (181)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:416
_ifconv:31  %ShuffleConvs_1_Downs_35 = getelementptr [1944 x i8]* @ShuffleConvs_1_Downs_5, i64 0, i64 %tmp_380_cast

ST_10: ShuffleConvs_1_Downs_36 (182)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:416
_ifconv:32  %ShuffleConvs_1_Downs_36 = getelementptr [1944 x i8]* @ShuffleConvs_1_Downs, i64 0, i64 %tmp_380_cast

ST_10: ShuffleConvs_1_Downs_37 (183)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:416
_ifconv:33  %ShuffleConvs_1_Downs_37 = getelementptr [1944 x i8]* @ShuffleConvs_1_Downs_2, i64 0, i64 %tmp_380_cast

ST_10: ShuffleConvs_1_Downs_38 (184)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:416
_ifconv:34  %ShuffleConvs_1_Downs_38 = getelementptr [1944 x i8]* @ShuffleConvs_1_Downs_4, i64 0, i64 %tmp_380_cast

ST_10: weight_0_V_load (185)  [1/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:419
_ifconv:35  %weight_0_V_load = load i8* %weight_0_V_addr, align 1

ST_10: input_V_load (187)  [1/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:419
_ifconv:37  %input_V_load = load i8* %input_V_addr, align 1

ST_10: ShuffleConvs_1_Downs_39 (190)  [2/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:419
_ifconv:40  %ShuffleConvs_1_Downs_39 = load i8* %ShuffleConvs_1_Downs_34, align 1

ST_10: weight_1_V_load (227)  [1/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:419
_ifconv:77  %weight_1_V_load = load i8* %weight_1_V_addr, align 1

ST_10: ShuffleConvs_1_Downs_40 (230)  [2/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:419
_ifconv:80  %ShuffleConvs_1_Downs_40 = load i8* %ShuffleConvs_1_Downs_31, align 1

ST_10: weight_2_V_load (267)  [1/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:419
_ifconv:117  %weight_2_V_load = load i8* %weight_2_V_addr, align 1

ST_10: ShuffleConvs_1_Downs_41 (270)  [2/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:419
_ifconv:120  %ShuffleConvs_1_Downs_41 = load i8* %ShuffleConvs_1_Downs_35, align 1

ST_10: weight_3_V_load (307)  [1/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:419
_ifconv:157  %weight_3_V_load = load i8* %weight_3_V_addr, align 1

ST_10: ShuffleConvs_1_Downs_42 (310)  [2/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:419
_ifconv:160  %ShuffleConvs_1_Downs_42 = load i8* %ShuffleConvs_1_Downs_38, align 1

ST_10: weight_4_V_load (347)  [1/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:419
_ifconv:197  %weight_4_V_load = load i8* %weight_4_V_addr, align 1

ST_10: ShuffleConvs_1_Downs_43 (350)  [2/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:419
_ifconv:200  %ShuffleConvs_1_Downs_43 = load i8* %ShuffleConvs_1_Downs_33, align 1

ST_10: weight_5_V_load (387)  [1/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:419
_ifconv:237  %weight_5_V_load = load i8* %weight_5_V_addr, align 1

ST_10: ShuffleConvs_1_Downs_44 (390)  [2/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:419
_ifconv:240  %ShuffleConvs_1_Downs_44 = load i8* %ShuffleConvs_1_Downs_37, align 1

ST_10: weight_6_V_load (427)  [1/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:419
_ifconv:277  %weight_6_V_load = load i8* %weight_6_V_addr, align 1

ST_10: ShuffleConvs_1_Downs_45 (430)  [2/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:419
_ifconv:280  %ShuffleConvs_1_Downs_45 = load i8* %ShuffleConvs_1_Downs_32, align 1

ST_10: weight_7_V_load (467)  [1/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:419
_ifconv:317  %weight_7_V_load = load i8* %weight_7_V_addr, align 1

ST_10: ShuffleConvs_1_Downs_46 (470)  [2/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:419
_ifconv:320  %ShuffleConvs_1_Downs_46 = load i8* %ShuffleConvs_1_Downs_36, align 1


 <State 11>: 6.43ns
ST_11: OP1_V (186)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:419
_ifconv:36  %OP1_V = sext i8 %weight_0_V_load to i16

ST_11: OP2_V (188)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:419
_ifconv:38  %OP2_V = sext i8 %input_V_load to i16

ST_11: p_Val2_s (189)  [1/1] 6.43ns  loc: acceleartor_hls_padding/components.cpp:419
_ifconv:39  %p_Val2_s = mul i16 %OP1_V, %OP2_V

ST_11: ShuffleConvs_1_Downs_39 (190)  [1/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:419
_ifconv:40  %ShuffleConvs_1_Downs_39 = load i8* %ShuffleConvs_1_Downs_34, align 1

ST_11: tmp_422 (196)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:419
_ifconv:46  %tmp_422 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %p_Val2_s, i32 5)

ST_11: OP1_V_1 (228)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:419
_ifconv:78  %OP1_V_1 = sext i8 %weight_1_V_load to i16

ST_11: p_Val2_65_1 (229)  [1/1] 6.43ns  loc: acceleartor_hls_padding/components.cpp:419
_ifconv:79  %p_Val2_65_1 = mul i16 %OP1_V_1, %OP2_V

ST_11: ShuffleConvs_1_Downs_40 (230)  [1/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:419
_ifconv:80  %ShuffleConvs_1_Downs_40 = load i8* %ShuffleConvs_1_Downs_31, align 1

ST_11: tmp_427 (236)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:419
_ifconv:86  %tmp_427 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %p_Val2_65_1, i32 5)

ST_11: OP1_V_2 (268)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:419
_ifconv:118  %OP1_V_2 = sext i8 %weight_2_V_load to i16

ST_11: p_Val2_65_2 (269)  [1/1] 6.43ns  loc: acceleartor_hls_padding/components.cpp:419
_ifconv:119  %p_Val2_65_2 = mul i16 %OP1_V_2, %OP2_V

ST_11: ShuffleConvs_1_Downs_41 (270)  [1/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:419
_ifconv:120  %ShuffleConvs_1_Downs_41 = load i8* %ShuffleConvs_1_Downs_35, align 1

ST_11: tmp_432 (276)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:419
_ifconv:126  %tmp_432 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %p_Val2_65_2, i32 5)

ST_11: OP1_V_3 (308)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:419
_ifconv:158  %OP1_V_3 = sext i8 %weight_3_V_load to i16

ST_11: p_Val2_65_3 (309)  [1/1] 6.43ns  loc: acceleartor_hls_padding/components.cpp:419
_ifconv:159  %p_Val2_65_3 = mul i16 %OP1_V_3, %OP2_V

ST_11: ShuffleConvs_1_Downs_42 (310)  [1/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:419
_ifconv:160  %ShuffleConvs_1_Downs_42 = load i8* %ShuffleConvs_1_Downs_38, align 1

ST_11: tmp_437 (316)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:419
_ifconv:166  %tmp_437 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %p_Val2_65_3, i32 5)

ST_11: OP1_V_4 (348)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:419
_ifconv:198  %OP1_V_4 = sext i8 %weight_4_V_load to i16

ST_11: p_Val2_65_4 (349)  [1/1] 6.43ns  loc: acceleartor_hls_padding/components.cpp:419
_ifconv:199  %p_Val2_65_4 = mul i16 %OP1_V_4, %OP2_V

ST_11: ShuffleConvs_1_Downs_43 (350)  [1/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:419
_ifconv:200  %ShuffleConvs_1_Downs_43 = load i8* %ShuffleConvs_1_Downs_33, align 1

ST_11: tmp_442 (356)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:419
_ifconv:206  %tmp_442 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %p_Val2_65_4, i32 5)

ST_11: OP1_V_5 (388)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:419
_ifconv:238  %OP1_V_5 = sext i8 %weight_5_V_load to i16

ST_11: p_Val2_65_5 (389)  [1/1] 6.43ns  loc: acceleartor_hls_padding/components.cpp:419
_ifconv:239  %p_Val2_65_5 = mul i16 %OP1_V_5, %OP2_V

ST_11: ShuffleConvs_1_Downs_44 (390)  [1/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:419
_ifconv:240  %ShuffleConvs_1_Downs_44 = load i8* %ShuffleConvs_1_Downs_37, align 1

ST_11: tmp_447 (396)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:419
_ifconv:246  %tmp_447 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %p_Val2_65_5, i32 5)

ST_11: OP1_V_6 (428)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:419
_ifconv:278  %OP1_V_6 = sext i8 %weight_6_V_load to i16

ST_11: p_Val2_65_6 (429)  [1/1] 6.43ns  loc: acceleartor_hls_padding/components.cpp:419
_ifconv:279  %p_Val2_65_6 = mul i16 %OP1_V_6, %OP2_V

ST_11: ShuffleConvs_1_Downs_45 (430)  [1/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:419
_ifconv:280  %ShuffleConvs_1_Downs_45 = load i8* %ShuffleConvs_1_Downs_32, align 1

ST_11: tmp_452 (436)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:419
_ifconv:286  %tmp_452 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %p_Val2_65_6, i32 5)

ST_11: OP1_V_7 (468)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:419
_ifconv:318  %OP1_V_7 = sext i8 %weight_7_V_load to i16

ST_11: p_Val2_65_7 (469)  [1/1] 6.43ns  loc: acceleartor_hls_padding/components.cpp:419
_ifconv:319  %p_Val2_65_7 = mul i16 %OP1_V_7, %OP2_V

ST_11: ShuffleConvs_1_Downs_46 (470)  [1/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:419
_ifconv:320  %ShuffleConvs_1_Downs_46 = load i8* %ShuffleConvs_1_Downs_36, align 1

ST_11: tmp_457 (476)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:419
_ifconv:326  %tmp_457 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %p_Val2_65_7, i32 5)


 <State 12>: 6.78ns
ST_12: tmp_191 (191)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:419
_ifconv:41  %tmp_191 = call i14 @_ssdm_op_BitConcatenate.i14.i8.i6(i8 %ShuffleConvs_1_Downs_39, i6 0)

ST_12: tmp_212_cast (192)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:419
_ifconv:42  %tmp_212_cast = sext i14 %tmp_191 to i16

ST_12: p_Val2_4 (193)  [1/1] 2.39ns  loc: acceleartor_hls_padding/components.cpp:419
_ifconv:43  %p_Val2_4 = add i16 %tmp_212_cast, %p_Val2_s

ST_12: tmp_421 (194)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:419
_ifconv:44  %tmp_421 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %p_Val2_4, i32 15)

ST_12: p_Val2_5 (195)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:419
_ifconv:45  %p_Val2_5 = call i8 @_ssdm_op_PartSelect.i8.i16.i32.i32(i16 %p_Val2_4, i32 6, i32 13)

ST_12: tmp_192 (197)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:419
_ifconv:47  %tmp_192 = zext i1 %tmp_422 to i8

ST_12: tmp_423 (198)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:419 (grouped into LUT with out node carry_s)
_ifconv:48  %tmp_423 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %p_Val2_4, i32 13)

ST_12: p_Val2_6 (199)  [1/1] 2.32ns  loc: acceleartor_hls_padding/components.cpp:419
_ifconv:49  %p_Val2_6 = add i8 %p_Val2_5, %tmp_192

ST_12: tmp_424 (200)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:419
_ifconv:50  %tmp_424 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %p_Val2_6, i32 7)

ST_12: tmp_193 (201)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:419 (grouped into LUT with out node carry_s)
_ifconv:51  %tmp_193 = xor i1 %tmp_424, true

ST_12: carry_s (202)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:419 (out node of the LUT)
_ifconv:52  %carry_s = and i1 %tmp_423, %tmp_193

ST_12: tmp_197 (204)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:419
_ifconv:54  %tmp_197 = call i2 @_ssdm_op_PartSelect.i2.i16.i32.i32(i16 %p_Val2_4, i32 14, i32 15)

ST_12: tmp_293_1 (231)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:419
_ifconv:81  %tmp_293_1 = call i14 @_ssdm_op_BitConcatenate.i14.i8.i6(i8 %ShuffleConvs_1_Downs_40, i6 0)

ST_12: tmp_293_1_cast (232)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:419
_ifconv:82  %tmp_293_1_cast = sext i14 %tmp_293_1 to i16

ST_12: p_Val2_66_1 (233)  [1/1] 2.39ns  loc: acceleartor_hls_padding/components.cpp:419
_ifconv:83  %p_Val2_66_1 = add i16 %tmp_293_1_cast, %p_Val2_65_1

ST_12: tmp_426 (234)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:419
_ifconv:84  %tmp_426 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %p_Val2_66_1, i32 15)

ST_12: p_Val2_67_1 (235)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:419
_ifconv:85  %p_Val2_67_1 = call i8 @_ssdm_op_PartSelect.i8.i16.i32.i32(i16 %p_Val2_66_1, i32 6, i32 13)

ST_12: tmp_297_1 (237)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:419
_ifconv:87  %tmp_297_1 = zext i1 %tmp_427 to i8

ST_12: tmp_428 (238)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:419 (grouped into LUT with out node carry_11_1)
_ifconv:88  %tmp_428 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %p_Val2_66_1, i32 13)

ST_12: p_Val2_68_1 (239)  [1/1] 2.32ns  loc: acceleartor_hls_padding/components.cpp:419
_ifconv:89  %p_Val2_68_1 = add i8 %p_Val2_67_1, %tmp_297_1

ST_12: tmp_429 (240)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:419
_ifconv:90  %tmp_429 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %p_Val2_68_1, i32 7)

ST_12: tmp_301_1 (241)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:419 (grouped into LUT with out node carry_11_1)
_ifconv:91  %tmp_301_1 = xor i1 %tmp_429, true

ST_12: carry_11_1 (242)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:419 (out node of the LUT)
_ifconv:92  %carry_11_1 = and i1 %tmp_428, %tmp_301_1

ST_12: tmp_198 (244)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:419
_ifconv:94  %tmp_198 = call i2 @_ssdm_op_PartSelect.i2.i16.i32.i32(i16 %p_Val2_66_1, i32 14, i32 15)

ST_12: tmp_293_2 (271)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:419
_ifconv:121  %tmp_293_2 = call i14 @_ssdm_op_BitConcatenate.i14.i8.i6(i8 %ShuffleConvs_1_Downs_41, i6 0)

ST_12: tmp_293_2_cast (272)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:419
_ifconv:122  %tmp_293_2_cast = sext i14 %tmp_293_2 to i16

ST_12: p_Val2_66_2 (273)  [1/1] 2.39ns  loc: acceleartor_hls_padding/components.cpp:419
_ifconv:123  %p_Val2_66_2 = add i16 %tmp_293_2_cast, %p_Val2_65_2

ST_12: tmp_431 (274)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:419
_ifconv:124  %tmp_431 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %p_Val2_66_2, i32 15)

ST_12: p_Val2_67_2 (275)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:419
_ifconv:125  %p_Val2_67_2 = call i8 @_ssdm_op_PartSelect.i8.i16.i32.i32(i16 %p_Val2_66_2, i32 6, i32 13)

ST_12: tmp_297_2 (277)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:419
_ifconv:127  %tmp_297_2 = zext i1 %tmp_432 to i8

ST_12: tmp_433 (278)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:419 (grouped into LUT with out node carry_11_2)
_ifconv:128  %tmp_433 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %p_Val2_66_2, i32 13)

ST_12: p_Val2_68_2 (279)  [1/1] 2.32ns  loc: acceleartor_hls_padding/components.cpp:419
_ifconv:129  %p_Val2_68_2 = add i8 %p_Val2_67_2, %tmp_297_2

ST_12: tmp_434 (280)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:419
_ifconv:130  %tmp_434 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %p_Val2_68_2, i32 7)

ST_12: tmp_301_2 (281)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:419 (grouped into LUT with out node carry_11_2)
_ifconv:131  %tmp_301_2 = xor i1 %tmp_434, true

ST_12: carry_11_2 (282)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:419 (out node of the LUT)
_ifconv:132  %carry_11_2 = and i1 %tmp_433, %tmp_301_2

ST_12: tmp_199 (284)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:419
_ifconv:134  %tmp_199 = call i2 @_ssdm_op_PartSelect.i2.i16.i32.i32(i16 %p_Val2_66_2, i32 14, i32 15)

ST_12: tmp_293_3 (311)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:419
_ifconv:161  %tmp_293_3 = call i14 @_ssdm_op_BitConcatenate.i14.i8.i6(i8 %ShuffleConvs_1_Downs_42, i6 0)

ST_12: tmp_293_3_cast (312)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:419
_ifconv:162  %tmp_293_3_cast = sext i14 %tmp_293_3 to i16

ST_12: p_Val2_66_3 (313)  [1/1] 2.39ns  loc: acceleartor_hls_padding/components.cpp:419
_ifconv:163  %p_Val2_66_3 = add i16 %tmp_293_3_cast, %p_Val2_65_3

ST_12: tmp_436 (314)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:419
_ifconv:164  %tmp_436 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %p_Val2_66_3, i32 15)

ST_12: p_Val2_67_3 (315)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:419
_ifconv:165  %p_Val2_67_3 = call i8 @_ssdm_op_PartSelect.i8.i16.i32.i32(i16 %p_Val2_66_3, i32 6, i32 13)

ST_12: tmp_297_3 (317)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:419
_ifconv:167  %tmp_297_3 = zext i1 %tmp_437 to i8

ST_12: tmp_438 (318)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:419 (grouped into LUT with out node carry_11_3)
_ifconv:168  %tmp_438 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %p_Val2_66_3, i32 13)

ST_12: p_Val2_68_3 (319)  [1/1] 2.32ns  loc: acceleartor_hls_padding/components.cpp:419
_ifconv:169  %p_Val2_68_3 = add i8 %p_Val2_67_3, %tmp_297_3

ST_12: tmp_439 (320)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:419
_ifconv:170  %tmp_439 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %p_Val2_68_3, i32 7)

ST_12: tmp_301_3 (321)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:419 (grouped into LUT with out node carry_11_3)
_ifconv:171  %tmp_301_3 = xor i1 %tmp_439, true

ST_12: carry_11_3 (322)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:419 (out node of the LUT)
_ifconv:172  %carry_11_3 = and i1 %tmp_438, %tmp_301_3

ST_12: tmp_200 (324)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:419
_ifconv:174  %tmp_200 = call i2 @_ssdm_op_PartSelect.i2.i16.i32.i32(i16 %p_Val2_66_3, i32 14, i32 15)

ST_12: tmp_293_4 (351)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:419
_ifconv:201  %tmp_293_4 = call i14 @_ssdm_op_BitConcatenate.i14.i8.i6(i8 %ShuffleConvs_1_Downs_43, i6 0)

ST_12: tmp_293_4_cast (352)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:419
_ifconv:202  %tmp_293_4_cast = sext i14 %tmp_293_4 to i16

ST_12: p_Val2_66_4 (353)  [1/1] 2.39ns  loc: acceleartor_hls_padding/components.cpp:419
_ifconv:203  %p_Val2_66_4 = add i16 %tmp_293_4_cast, %p_Val2_65_4

ST_12: tmp_441 (354)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:419
_ifconv:204  %tmp_441 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %p_Val2_66_4, i32 15)

ST_12: p_Val2_67_4 (355)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:419
_ifconv:205  %p_Val2_67_4 = call i8 @_ssdm_op_PartSelect.i8.i16.i32.i32(i16 %p_Val2_66_4, i32 6, i32 13)

ST_12: tmp_297_4 (357)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:419
_ifconv:207  %tmp_297_4 = zext i1 %tmp_442 to i8

ST_12: tmp_443 (358)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:419 (grouped into LUT with out node carry_11_4)
_ifconv:208  %tmp_443 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %p_Val2_66_4, i32 13)

ST_12: p_Val2_68_4 (359)  [1/1] 2.32ns  loc: acceleartor_hls_padding/components.cpp:419
_ifconv:209  %p_Val2_68_4 = add i8 %p_Val2_67_4, %tmp_297_4

ST_12: tmp_444 (360)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:419
_ifconv:210  %tmp_444 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %p_Val2_68_4, i32 7)

ST_12: tmp_301_4 (361)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:419 (grouped into LUT with out node carry_11_4)
_ifconv:211  %tmp_301_4 = xor i1 %tmp_444, true

ST_12: carry_11_4 (362)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:419 (out node of the LUT)
_ifconv:212  %carry_11_4 = and i1 %tmp_443, %tmp_301_4

ST_12: tmp_201 (364)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:419
_ifconv:214  %tmp_201 = call i2 @_ssdm_op_PartSelect.i2.i16.i32.i32(i16 %p_Val2_66_4, i32 14, i32 15)

ST_12: tmp_293_5 (391)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:419
_ifconv:241  %tmp_293_5 = call i14 @_ssdm_op_BitConcatenate.i14.i8.i6(i8 %ShuffleConvs_1_Downs_44, i6 0)

ST_12: tmp_293_5_cast (392)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:419
_ifconv:242  %tmp_293_5_cast = sext i14 %tmp_293_5 to i16

ST_12: p_Val2_66_5 (393)  [1/1] 2.39ns  loc: acceleartor_hls_padding/components.cpp:419
_ifconv:243  %p_Val2_66_5 = add i16 %tmp_293_5_cast, %p_Val2_65_5

ST_12: tmp_446 (394)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:419
_ifconv:244  %tmp_446 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %p_Val2_66_5, i32 15)

ST_12: p_Val2_67_5 (395)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:419
_ifconv:245  %p_Val2_67_5 = call i8 @_ssdm_op_PartSelect.i8.i16.i32.i32(i16 %p_Val2_66_5, i32 6, i32 13)

ST_12: tmp_297_5 (397)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:419
_ifconv:247  %tmp_297_5 = zext i1 %tmp_447 to i8

ST_12: tmp_448 (398)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:419 (grouped into LUT with out node carry_11_5)
_ifconv:248  %tmp_448 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %p_Val2_66_5, i32 13)

ST_12: p_Val2_68_5 (399)  [1/1] 2.32ns  loc: acceleartor_hls_padding/components.cpp:419
_ifconv:249  %p_Val2_68_5 = add i8 %p_Val2_67_5, %tmp_297_5

ST_12: tmp_449 (400)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:419
_ifconv:250  %tmp_449 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %p_Val2_68_5, i32 7)

ST_12: tmp_301_5 (401)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:419 (grouped into LUT with out node carry_11_5)
_ifconv:251  %tmp_301_5 = xor i1 %tmp_449, true

ST_12: carry_11_5 (402)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:419 (out node of the LUT)
_ifconv:252  %carry_11_5 = and i1 %tmp_448, %tmp_301_5

ST_12: tmp_202 (404)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:419
_ifconv:254  %tmp_202 = call i2 @_ssdm_op_PartSelect.i2.i16.i32.i32(i16 %p_Val2_66_5, i32 14, i32 15)

ST_12: tmp_293_6 (431)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:419
_ifconv:281  %tmp_293_6 = call i14 @_ssdm_op_BitConcatenate.i14.i8.i6(i8 %ShuffleConvs_1_Downs_45, i6 0)

ST_12: tmp_293_6_cast (432)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:419
_ifconv:282  %tmp_293_6_cast = sext i14 %tmp_293_6 to i16

ST_12: p_Val2_66_6 (433)  [1/1] 2.39ns  loc: acceleartor_hls_padding/components.cpp:419
_ifconv:283  %p_Val2_66_6 = add i16 %tmp_293_6_cast, %p_Val2_65_6

ST_12: tmp_451 (434)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:419
_ifconv:284  %tmp_451 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %p_Val2_66_6, i32 15)

ST_12: p_Val2_67_6 (435)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:419
_ifconv:285  %p_Val2_67_6 = call i8 @_ssdm_op_PartSelect.i8.i16.i32.i32(i16 %p_Val2_66_6, i32 6, i32 13)

ST_12: tmp_297_6 (437)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:419
_ifconv:287  %tmp_297_6 = zext i1 %tmp_452 to i8

ST_12: tmp_453 (438)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:419 (grouped into LUT with out node carry_11_6)
_ifconv:288  %tmp_453 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %p_Val2_66_6, i32 13)

ST_12: p_Val2_68_6 (439)  [1/1] 2.32ns  loc: acceleartor_hls_padding/components.cpp:419
_ifconv:289  %p_Val2_68_6 = add i8 %p_Val2_67_6, %tmp_297_6

ST_12: tmp_454 (440)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:419
_ifconv:290  %tmp_454 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %p_Val2_68_6, i32 7)

ST_12: tmp_301_6 (441)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:419 (grouped into LUT with out node carry_11_6)
_ifconv:291  %tmp_301_6 = xor i1 %tmp_454, true

ST_12: carry_11_6 (442)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:419 (out node of the LUT)
_ifconv:292  %carry_11_6 = and i1 %tmp_453, %tmp_301_6

ST_12: tmp_203 (444)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:419
_ifconv:294  %tmp_203 = call i2 @_ssdm_op_PartSelect.i2.i16.i32.i32(i16 %p_Val2_66_6, i32 14, i32 15)

ST_12: tmp_293_7 (471)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:419
_ifconv:321  %tmp_293_7 = call i14 @_ssdm_op_BitConcatenate.i14.i8.i6(i8 %ShuffleConvs_1_Downs_46, i6 0)

ST_12: tmp_293_7_cast (472)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:419
_ifconv:322  %tmp_293_7_cast = sext i14 %tmp_293_7 to i16

ST_12: p_Val2_66_7 (473)  [1/1] 2.39ns  loc: acceleartor_hls_padding/components.cpp:419
_ifconv:323  %p_Val2_66_7 = add i16 %tmp_293_7_cast, %p_Val2_65_7

ST_12: tmp_456 (474)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:419
_ifconv:324  %tmp_456 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %p_Val2_66_7, i32 15)

ST_12: p_Val2_67_7 (475)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:419
_ifconv:325  %p_Val2_67_7 = call i8 @_ssdm_op_PartSelect.i8.i16.i32.i32(i16 %p_Val2_66_7, i32 6, i32 13)

ST_12: tmp_297_7 (477)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:419
_ifconv:327  %tmp_297_7 = zext i1 %tmp_457 to i8

ST_12: tmp_458 (478)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:419 (grouped into LUT with out node carry_11_7)
_ifconv:328  %tmp_458 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %p_Val2_66_7, i32 13)

ST_12: p_Val2_68_7 (479)  [1/1] 2.32ns  loc: acceleartor_hls_padding/components.cpp:419
_ifconv:329  %p_Val2_68_7 = add i8 %p_Val2_67_7, %tmp_297_7

ST_12: tmp_459 (480)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:419
_ifconv:330  %tmp_459 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %p_Val2_68_7, i32 7)

ST_12: tmp_301_7 (481)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:419 (grouped into LUT with out node carry_11_7)
_ifconv:331  %tmp_301_7 = xor i1 %tmp_459, true

ST_12: carry_11_7 (482)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:419 (out node of the LUT)
_ifconv:332  %carry_11_7 = and i1 %tmp_458, %tmp_301_7

ST_12: tmp_204 (484)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:419
_ifconv:334  %tmp_204 = call i2 @_ssdm_op_PartSelect.i2.i16.i32.i32(i16 %p_Val2_66_7, i32 14, i32 15)


 <State 13>: 8.28ns
ST_13: tmp_425 (203)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:419 (grouped into LUT with out node brmerge40_demorgan_i)
_ifconv:53  %tmp_425 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %p_Val2_4, i32 14)

ST_13: Range1_all_ones (205)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:419
_ifconv:55  %Range1_all_ones = icmp eq i2 %tmp_197, -1

ST_13: Range1_all_zeros (206)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:419
_ifconv:56  %Range1_all_zeros = icmp eq i2 %tmp_197, 0

ST_13: deleted_zeros (207)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:419 (grouped into LUT with out node brmerge_i_i_i)
_ifconv:57  %deleted_zeros = select i1 %carry_s, i1 %Range1_all_ones, i1 %Range1_all_zeros

ST_13: tmp_194 (208)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:419 (grouped into LUT with out node brmerge40_demorgan_i)
_ifconv:58  %tmp_194 = xor i1 %tmp_425, true

ST_13: p_41_i_i (209)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:419 (grouped into LUT with out node brmerge40_demorgan_i)
_ifconv:59  %p_41_i_i = and i1 %tmp_421, %tmp_194

ST_13: deleted_ones (210)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:419 (grouped into LUT with out node brmerge40_demorgan_i)
_ifconv:60  %deleted_ones = select i1 %carry_s, i1 %p_41_i_i, i1 %Range1_all_ones

ST_13: p_38_i_i (211)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:419
_ifconv:61  %p_38_i_i = and i1 %carry_s, %Range1_all_ones

ST_13: p_not_i_i (212)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:419 (grouped into LUT with out node brmerge_i_i_i)
_ifconv:62  %p_not_i_i = xor i1 %deleted_zeros, true

ST_13: brmerge_i_i (213)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:419 (grouped into LUT with out node brmerge_i_i_i)
_ifconv:63  %brmerge_i_i = or i1 %tmp_424, %p_not_i_i

ST_13: tmp_195 (214)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:419
_ifconv:64  %tmp_195 = xor i1 %tmp_421, true

ST_13: overflow (215)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:419 (grouped into LUT with out node brmerge_i_i_i)
_ifconv:65  %overflow = and i1 %brmerge_i_i, %tmp_195

ST_13: brmerge40_demorgan_i (216)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:419 (out node of the LUT)
_ifconv:66  %brmerge40_demorgan_i = and i1 %tmp_424, %deleted_ones

ST_13: tmp1_demorgan (217)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:419 (grouped into LUT with out node underflow)
_ifconv:67  %tmp1_demorgan = or i1 %p_38_i_i, %brmerge40_demorgan_i

ST_13: tmp1 (218)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:419 (grouped into LUT with out node underflow)
_ifconv:68  %tmp1 = xor i1 %tmp1_demorgan, true

ST_13: underflow (219)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:419 (out node of the LUT)
_ifconv:69  %underflow = and i1 %tmp_421, %tmp1

ST_13: brmerge_i_i_i (220)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:419 (out node of the LUT)
_ifconv:70  %brmerge_i_i_i = or i1 %underflow, %overflow

ST_13: tmp_430 (243)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:419 (grouped into LUT with out node brmerge40_demorgan_i_23)
_ifconv:93  %tmp_430 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %p_Val2_66_1, i32 14)

ST_13: Range1_all_ones_1 (245)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:419
_ifconv:95  %Range1_all_ones_1 = icmp eq i2 %tmp_198, -1

ST_13: Range1_all_zeros_1 (246)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:419
_ifconv:96  %Range1_all_zeros_1 = icmp eq i2 %tmp_198, 0

ST_13: deleted_zeros_1 (247)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:419 (grouped into LUT with out node brmerge_i_i_i_1)
_ifconv:97  %deleted_zeros_1 = select i1 %carry_11_1, i1 %Range1_all_ones_1, i1 %Range1_all_zeros_1

ST_13: tmp_304_1 (248)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:419 (grouped into LUT with out node brmerge40_demorgan_i_23)
_ifconv:98  %tmp_304_1 = xor i1 %tmp_430, true

ST_13: p_41_i_i_1 (249)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:419 (grouped into LUT with out node brmerge40_demorgan_i_23)
_ifconv:99  %p_41_i_i_1 = and i1 %tmp_426, %tmp_304_1

ST_13: deleted_ones_1 (250)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:419 (grouped into LUT with out node brmerge40_demorgan_i_23)
_ifconv:100  %deleted_ones_1 = select i1 %carry_11_1, i1 %p_41_i_i_1, i1 %Range1_all_ones_1

ST_13: p_38_i_i_1 (251)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:419
_ifconv:101  %p_38_i_i_1 = and i1 %carry_11_1, %Range1_all_ones_1

ST_13: p_not_i_i_1 (252)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:419 (grouped into LUT with out node brmerge_i_i_i_1)
_ifconv:102  %p_not_i_i_1 = xor i1 %deleted_zeros_1, true

ST_13: brmerge_i_i_1 (253)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:419 (grouped into LUT with out node brmerge_i_i_i_1)
_ifconv:103  %brmerge_i_i_1 = or i1 %tmp_429, %p_not_i_i_1

ST_13: tmp_306_1 (254)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:419
_ifconv:104  %tmp_306_1 = xor i1 %tmp_426, true

ST_13: overflow_1 (255)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:419 (grouped into LUT with out node brmerge_i_i_i_1)
_ifconv:105  %overflow_1 = and i1 %brmerge_i_i_1, %tmp_306_1

ST_13: brmerge40_demorgan_i_23 (256)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:419 (out node of the LUT)
_ifconv:106  %brmerge40_demorgan_i_23 = and i1 %tmp_429, %deleted_ones_1

ST_13: tmp3_demorgan (257)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:419 (grouped into LUT with out node underflow_1)
_ifconv:107  %tmp3_demorgan = or i1 %p_38_i_i_1, %brmerge40_demorgan_i_23

ST_13: tmp3 (258)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:419 (grouped into LUT with out node underflow_1)
_ifconv:108  %tmp3 = xor i1 %tmp3_demorgan, true

ST_13: underflow_1 (259)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:419 (out node of the LUT)
_ifconv:109  %underflow_1 = and i1 %tmp_426, %tmp3

ST_13: brmerge_i_i_i_1 (260)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:419 (out node of the LUT)
_ifconv:110  %brmerge_i_i_i_1 = or i1 %underflow_1, %overflow_1

ST_13: tmp_435 (283)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:419 (grouped into LUT with out node brmerge40_demorgan_i_17)
_ifconv:133  %tmp_435 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %p_Val2_66_2, i32 14)

ST_13: Range1_all_ones_2 (285)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:419
_ifconv:135  %Range1_all_ones_2 = icmp eq i2 %tmp_199, -1

ST_13: Range1_all_zeros_2 (286)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:419
_ifconv:136  %Range1_all_zeros_2 = icmp eq i2 %tmp_199, 0

ST_13: deleted_zeros_2 (287)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:419 (grouped into LUT with out node brmerge_i_i_i_2)
_ifconv:137  %deleted_zeros_2 = select i1 %carry_11_2, i1 %Range1_all_ones_2, i1 %Range1_all_zeros_2

ST_13: tmp_304_2 (288)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:419 (grouped into LUT with out node brmerge40_demorgan_i_17)
_ifconv:138  %tmp_304_2 = xor i1 %tmp_435, true

ST_13: p_41_i_i_2 (289)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:419 (grouped into LUT with out node brmerge40_demorgan_i_17)
_ifconv:139  %p_41_i_i_2 = and i1 %tmp_431, %tmp_304_2

ST_13: deleted_ones_2 (290)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:419 (grouped into LUT with out node brmerge40_demorgan_i_17)
_ifconv:140  %deleted_ones_2 = select i1 %carry_11_2, i1 %p_41_i_i_2, i1 %Range1_all_ones_2

ST_13: p_38_i_i_2 (291)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:419
_ifconv:141  %p_38_i_i_2 = and i1 %carry_11_2, %Range1_all_ones_2

ST_13: p_not_i_i_2 (292)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:419 (grouped into LUT with out node brmerge_i_i_i_2)
_ifconv:142  %p_not_i_i_2 = xor i1 %deleted_zeros_2, true

ST_13: brmerge_i_i_2 (293)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:419 (grouped into LUT with out node brmerge_i_i_i_2)
_ifconv:143  %brmerge_i_i_2 = or i1 %tmp_434, %p_not_i_i_2

ST_13: tmp_306_2 (294)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:419
_ifconv:144  %tmp_306_2 = xor i1 %tmp_431, true

ST_13: overflow_2 (295)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:419 (grouped into LUT with out node brmerge_i_i_i_2)
_ifconv:145  %overflow_2 = and i1 %brmerge_i_i_2, %tmp_306_2

ST_13: brmerge40_demorgan_i_17 (296)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:419 (out node of the LUT)
_ifconv:146  %brmerge40_demorgan_i_17 = and i1 %tmp_434, %deleted_ones_2

ST_13: tmp5_demorgan (297)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:419 (grouped into LUT with out node underflow_2)
_ifconv:147  %tmp5_demorgan = or i1 %p_38_i_i_2, %brmerge40_demorgan_i_17

ST_13: tmp5 (298)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:419 (grouped into LUT with out node underflow_2)
_ifconv:148  %tmp5 = xor i1 %tmp5_demorgan, true

ST_13: underflow_2 (299)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:419 (out node of the LUT)
_ifconv:149  %underflow_2 = and i1 %tmp_431, %tmp5

ST_13: brmerge_i_i_i_2 (300)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:419 (out node of the LUT)
_ifconv:150  %brmerge_i_i_i_2 = or i1 %underflow_2, %overflow_2

ST_13: tmp_440 (323)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:419 (grouped into LUT with out node brmerge40_demorgan_i_18)
_ifconv:173  %tmp_440 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %p_Val2_66_3, i32 14)

ST_13: Range1_all_ones_3 (325)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:419
_ifconv:175  %Range1_all_ones_3 = icmp eq i2 %tmp_200, -1

ST_13: Range1_all_zeros_3 (326)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:419
_ifconv:176  %Range1_all_zeros_3 = icmp eq i2 %tmp_200, 0

ST_13: deleted_zeros_3 (327)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:419 (grouped into LUT with out node brmerge_i_i_i_3)
_ifconv:177  %deleted_zeros_3 = select i1 %carry_11_3, i1 %Range1_all_ones_3, i1 %Range1_all_zeros_3

ST_13: tmp_304_3 (328)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:419 (grouped into LUT with out node brmerge40_demorgan_i_18)
_ifconv:178  %tmp_304_3 = xor i1 %tmp_440, true

ST_13: p_41_i_i_3 (329)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:419 (grouped into LUT with out node brmerge40_demorgan_i_18)
_ifconv:179  %p_41_i_i_3 = and i1 %tmp_436, %tmp_304_3

ST_13: deleted_ones_3 (330)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:419 (grouped into LUT with out node brmerge40_demorgan_i_18)
_ifconv:180  %deleted_ones_3 = select i1 %carry_11_3, i1 %p_41_i_i_3, i1 %Range1_all_ones_3

ST_13: p_38_i_i_3 (331)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:419
_ifconv:181  %p_38_i_i_3 = and i1 %carry_11_3, %Range1_all_ones_3

ST_13: p_not_i_i_3 (332)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:419 (grouped into LUT with out node brmerge_i_i_i_3)
_ifconv:182  %p_not_i_i_3 = xor i1 %deleted_zeros_3, true

ST_13: brmerge_i_i_3 (333)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:419 (grouped into LUT with out node brmerge_i_i_i_3)
_ifconv:183  %brmerge_i_i_3 = or i1 %tmp_439, %p_not_i_i_3

ST_13: tmp_306_3 (334)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:419
_ifconv:184  %tmp_306_3 = xor i1 %tmp_436, true

ST_13: overflow_3 (335)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:419 (grouped into LUT with out node brmerge_i_i_i_3)
_ifconv:185  %overflow_3 = and i1 %brmerge_i_i_3, %tmp_306_3

ST_13: brmerge40_demorgan_i_18 (336)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:419 (out node of the LUT)
_ifconv:186  %brmerge40_demorgan_i_18 = and i1 %tmp_439, %deleted_ones_3

ST_13: tmp7_demorgan (337)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:419 (grouped into LUT with out node underflow_3)
_ifconv:187  %tmp7_demorgan = or i1 %p_38_i_i_3, %brmerge40_demorgan_i_18

ST_13: tmp7 (338)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:419 (grouped into LUT with out node underflow_3)
_ifconv:188  %tmp7 = xor i1 %tmp7_demorgan, true

ST_13: underflow_3 (339)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:419 (out node of the LUT)
_ifconv:189  %underflow_3 = and i1 %tmp_436, %tmp7

ST_13: brmerge_i_i_i_3 (340)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:419 (out node of the LUT)
_ifconv:190  %brmerge_i_i_i_3 = or i1 %underflow_3, %overflow_3

ST_13: tmp_445 (363)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:419 (grouped into LUT with out node brmerge40_demorgan_i_19)
_ifconv:213  %tmp_445 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %p_Val2_66_4, i32 14)

ST_13: Range1_all_ones_4 (365)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:419
_ifconv:215  %Range1_all_ones_4 = icmp eq i2 %tmp_201, -1

ST_13: Range1_all_zeros_4 (366)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:419
_ifconv:216  %Range1_all_zeros_4 = icmp eq i2 %tmp_201, 0

ST_13: deleted_zeros_4 (367)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:419 (grouped into LUT with out node brmerge_i_i_i_4)
_ifconv:217  %deleted_zeros_4 = select i1 %carry_11_4, i1 %Range1_all_ones_4, i1 %Range1_all_zeros_4

ST_13: tmp_304_4 (368)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:419 (grouped into LUT with out node brmerge40_demorgan_i_19)
_ifconv:218  %tmp_304_4 = xor i1 %tmp_445, true

ST_13: p_41_i_i_4 (369)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:419 (grouped into LUT with out node brmerge40_demorgan_i_19)
_ifconv:219  %p_41_i_i_4 = and i1 %tmp_441, %tmp_304_4

ST_13: deleted_ones_4 (370)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:419 (grouped into LUT with out node brmerge40_demorgan_i_19)
_ifconv:220  %deleted_ones_4 = select i1 %carry_11_4, i1 %p_41_i_i_4, i1 %Range1_all_ones_4

ST_13: p_38_i_i_4 (371)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:419
_ifconv:221  %p_38_i_i_4 = and i1 %carry_11_4, %Range1_all_ones_4

ST_13: p_not_i_i_4 (372)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:419 (grouped into LUT with out node brmerge_i_i_i_4)
_ifconv:222  %p_not_i_i_4 = xor i1 %deleted_zeros_4, true

ST_13: brmerge_i_i_4 (373)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:419 (grouped into LUT with out node brmerge_i_i_i_4)
_ifconv:223  %brmerge_i_i_4 = or i1 %tmp_444, %p_not_i_i_4

ST_13: tmp_306_4 (374)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:419
_ifconv:224  %tmp_306_4 = xor i1 %tmp_441, true

ST_13: overflow_4 (375)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:419 (grouped into LUT with out node brmerge_i_i_i_4)
_ifconv:225  %overflow_4 = and i1 %brmerge_i_i_4, %tmp_306_4

ST_13: brmerge40_demorgan_i_19 (376)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:419 (out node of the LUT)
_ifconv:226  %brmerge40_demorgan_i_19 = and i1 %tmp_444, %deleted_ones_4

ST_13: tmp9_demorgan (377)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:419 (grouped into LUT with out node underflow_4)
_ifconv:227  %tmp9_demorgan = or i1 %p_38_i_i_4, %brmerge40_demorgan_i_19

ST_13: tmp9 (378)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:419 (grouped into LUT with out node underflow_4)
_ifconv:228  %tmp9 = xor i1 %tmp9_demorgan, true

ST_13: underflow_4 (379)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:419 (out node of the LUT)
_ifconv:229  %underflow_4 = and i1 %tmp_441, %tmp9

ST_13: brmerge_i_i_i_4 (380)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:419 (out node of the LUT)
_ifconv:230  %brmerge_i_i_i_4 = or i1 %underflow_4, %overflow_4

ST_13: tmp_450 (403)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:419 (grouped into LUT with out node brmerge40_demorgan_i_20)
_ifconv:253  %tmp_450 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %p_Val2_66_5, i32 14)

ST_13: Range1_all_ones_5 (405)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:419
_ifconv:255  %Range1_all_ones_5 = icmp eq i2 %tmp_202, -1

ST_13: Range1_all_zeros_5 (406)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:419
_ifconv:256  %Range1_all_zeros_5 = icmp eq i2 %tmp_202, 0

ST_13: deleted_zeros_5 (407)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:419 (grouped into LUT with out node brmerge_i_i_i_5)
_ifconv:257  %deleted_zeros_5 = select i1 %carry_11_5, i1 %Range1_all_ones_5, i1 %Range1_all_zeros_5

ST_13: tmp_304_5 (408)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:419 (grouped into LUT with out node brmerge40_demorgan_i_20)
_ifconv:258  %tmp_304_5 = xor i1 %tmp_450, true

ST_13: p_41_i_i_5 (409)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:419 (grouped into LUT with out node brmerge40_demorgan_i_20)
_ifconv:259  %p_41_i_i_5 = and i1 %tmp_446, %tmp_304_5

ST_13: deleted_ones_5 (410)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:419 (grouped into LUT with out node brmerge40_demorgan_i_20)
_ifconv:260  %deleted_ones_5 = select i1 %carry_11_5, i1 %p_41_i_i_5, i1 %Range1_all_ones_5

ST_13: p_38_i_i_5 (411)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:419
_ifconv:261  %p_38_i_i_5 = and i1 %carry_11_5, %Range1_all_ones_5

ST_13: p_not_i_i_5 (412)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:419 (grouped into LUT with out node brmerge_i_i_i_5)
_ifconv:262  %p_not_i_i_5 = xor i1 %deleted_zeros_5, true

ST_13: brmerge_i_i_5 (413)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:419 (grouped into LUT with out node brmerge_i_i_i_5)
_ifconv:263  %brmerge_i_i_5 = or i1 %tmp_449, %p_not_i_i_5

ST_13: tmp_306_5 (414)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:419
_ifconv:264  %tmp_306_5 = xor i1 %tmp_446, true

ST_13: overflow_5 (415)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:419 (grouped into LUT with out node brmerge_i_i_i_5)
_ifconv:265  %overflow_5 = and i1 %brmerge_i_i_5, %tmp_306_5

ST_13: brmerge40_demorgan_i_20 (416)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:419 (out node of the LUT)
_ifconv:266  %brmerge40_demorgan_i_20 = and i1 %tmp_449, %deleted_ones_5

ST_13: tmp11_demorgan (417)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:419 (grouped into LUT with out node underflow_5)
_ifconv:267  %tmp11_demorgan = or i1 %p_38_i_i_5, %brmerge40_demorgan_i_20

ST_13: tmp11 (418)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:419 (grouped into LUT with out node underflow_5)
_ifconv:268  %tmp11 = xor i1 %tmp11_demorgan, true

ST_13: underflow_5 (419)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:419 (out node of the LUT)
_ifconv:269  %underflow_5 = and i1 %tmp_446, %tmp11

ST_13: brmerge_i_i_i_5 (420)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:419 (out node of the LUT)
_ifconv:270  %brmerge_i_i_i_5 = or i1 %underflow_5, %overflow_5

ST_13: tmp_455 (443)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:419 (grouped into LUT with out node brmerge40_demorgan_i_21)
_ifconv:293  %tmp_455 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %p_Val2_66_6, i32 14)

ST_13: Range1_all_ones_6 (445)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:419
_ifconv:295  %Range1_all_ones_6 = icmp eq i2 %tmp_203, -1

ST_13: Range1_all_zeros_6 (446)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:419
_ifconv:296  %Range1_all_zeros_6 = icmp eq i2 %tmp_203, 0

ST_13: deleted_zeros_6 (447)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:419 (grouped into LUT with out node brmerge_i_i_i_6)
_ifconv:297  %deleted_zeros_6 = select i1 %carry_11_6, i1 %Range1_all_ones_6, i1 %Range1_all_zeros_6

ST_13: tmp_304_6 (448)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:419 (grouped into LUT with out node brmerge40_demorgan_i_21)
_ifconv:298  %tmp_304_6 = xor i1 %tmp_455, true

ST_13: p_41_i_i_6 (449)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:419 (grouped into LUT with out node brmerge40_demorgan_i_21)
_ifconv:299  %p_41_i_i_6 = and i1 %tmp_451, %tmp_304_6

ST_13: deleted_ones_6 (450)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:419 (grouped into LUT with out node brmerge40_demorgan_i_21)
_ifconv:300  %deleted_ones_6 = select i1 %carry_11_6, i1 %p_41_i_i_6, i1 %Range1_all_ones_6

ST_13: p_38_i_i_6 (451)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:419
_ifconv:301  %p_38_i_i_6 = and i1 %carry_11_6, %Range1_all_ones_6

ST_13: p_not_i_i_6 (452)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:419 (grouped into LUT with out node brmerge_i_i_i_6)
_ifconv:302  %p_not_i_i_6 = xor i1 %deleted_zeros_6, true

ST_13: brmerge_i_i_6 (453)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:419 (grouped into LUT with out node brmerge_i_i_i_6)
_ifconv:303  %brmerge_i_i_6 = or i1 %tmp_454, %p_not_i_i_6

ST_13: tmp_306_6 (454)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:419
_ifconv:304  %tmp_306_6 = xor i1 %tmp_451, true

ST_13: overflow_6 (455)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:419 (grouped into LUT with out node brmerge_i_i_i_6)
_ifconv:305  %overflow_6 = and i1 %brmerge_i_i_6, %tmp_306_6

ST_13: brmerge40_demorgan_i_21 (456)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:419 (out node of the LUT)
_ifconv:306  %brmerge40_demorgan_i_21 = and i1 %tmp_454, %deleted_ones_6

ST_13: tmp13_demorgan (457)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:419 (grouped into LUT with out node underflow_6)
_ifconv:307  %tmp13_demorgan = or i1 %p_38_i_i_6, %brmerge40_demorgan_i_21

ST_13: tmp13 (458)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:419 (grouped into LUT with out node underflow_6)
_ifconv:308  %tmp13 = xor i1 %tmp13_demorgan, true

ST_13: underflow_6 (459)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:419 (out node of the LUT)
_ifconv:309  %underflow_6 = and i1 %tmp_451, %tmp13

ST_13: brmerge_i_i_i_6 (460)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:419 (out node of the LUT)
_ifconv:310  %brmerge_i_i_i_6 = or i1 %underflow_6, %overflow_6

ST_13: tmp_460 (483)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:419 (grouped into LUT with out node brmerge40_demorgan_i_22)
_ifconv:333  %tmp_460 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %p_Val2_66_7, i32 14)

ST_13: Range1_all_ones_7 (485)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:419
_ifconv:335  %Range1_all_ones_7 = icmp eq i2 %tmp_204, -1

ST_13: Range1_all_zeros_7 (486)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:419
_ifconv:336  %Range1_all_zeros_7 = icmp eq i2 %tmp_204, 0

ST_13: deleted_zeros_7 (487)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:419 (grouped into LUT with out node brmerge_i_i_i_7)
_ifconv:337  %deleted_zeros_7 = select i1 %carry_11_7, i1 %Range1_all_ones_7, i1 %Range1_all_zeros_7

ST_13: tmp_304_7 (488)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:419 (grouped into LUT with out node brmerge40_demorgan_i_22)
_ifconv:338  %tmp_304_7 = xor i1 %tmp_460, true

ST_13: p_41_i_i_7 (489)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:419 (grouped into LUT with out node brmerge40_demorgan_i_22)
_ifconv:339  %p_41_i_i_7 = and i1 %tmp_456, %tmp_304_7

ST_13: deleted_ones_7 (490)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:419 (grouped into LUT with out node brmerge40_demorgan_i_22)
_ifconv:340  %deleted_ones_7 = select i1 %carry_11_7, i1 %p_41_i_i_7, i1 %Range1_all_ones_7

ST_13: p_38_i_i_7 (491)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:419
_ifconv:341  %p_38_i_i_7 = and i1 %carry_11_7, %Range1_all_ones_7

ST_13: p_not_i_i_7 (492)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:419 (grouped into LUT with out node brmerge_i_i_i_7)
_ifconv:342  %p_not_i_i_7 = xor i1 %deleted_zeros_7, true

ST_13: brmerge_i_i_7 (493)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:419 (grouped into LUT with out node brmerge_i_i_i_7)
_ifconv:343  %brmerge_i_i_7 = or i1 %tmp_459, %p_not_i_i_7

ST_13: tmp_306_7 (494)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:419
_ifconv:344  %tmp_306_7 = xor i1 %tmp_456, true

ST_13: overflow_7 (495)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:419 (grouped into LUT with out node brmerge_i_i_i_7)
_ifconv:345  %overflow_7 = and i1 %brmerge_i_i_7, %tmp_306_7

ST_13: brmerge40_demorgan_i_22 (496)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:419 (out node of the LUT)
_ifconv:346  %brmerge40_demorgan_i_22 = and i1 %tmp_459, %deleted_ones_7

ST_13: tmp15_demorgan (497)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:419 (grouped into LUT with out node underflow_7)
_ifconv:347  %tmp15_demorgan = or i1 %p_38_i_i_7, %brmerge40_demorgan_i_22

ST_13: tmp15 (498)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:419 (grouped into LUT with out node underflow_7)
_ifconv:348  %tmp15 = xor i1 %tmp15_demorgan, true

ST_13: underflow_7 (499)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:419 (out node of the LUT)
_ifconv:349  %underflow_7 = and i1 %tmp_456, %tmp15

ST_13: brmerge_i_i_i_7 (500)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:419 (out node of the LUT)
_ifconv:350  %brmerge_i_i_i_7 = or i1 %underflow_7, %overflow_7


 <State 14>: 7.39ns
ST_14: tmp2 (221)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:419 (grouped into LUT with out node this_assign_1)
_ifconv:71  %tmp2 = or i1 %brmerge40_demorgan_i, %tmp_195

ST_14: underflow_not (222)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:419 (grouped into LUT with out node this_assign_1)
_ifconv:72  %underflow_not = or i1 %tmp2, %p_38_i_i

ST_14: p_Val2_68_mux (223)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:419 (out node of the LUT)
_ifconv:73  %p_Val2_68_mux = select i1 %brmerge_i_i_i, i8 127, i8 %p_Val2_6

ST_14: p_Val2_s_127 (224)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:419 (grouped into LUT with out node this_assign_1)
_ifconv:74  %p_Val2_s_127 = select i1 %underflow, i8 -128, i8 %p_Val2_6

ST_14: this_assign_1 (225)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:419 (out node of the LUT)
_ifconv:75  %this_assign_1 = select i1 %underflow_not, i8 %p_Val2_68_mux, i8 %p_Val2_s_127

ST_14: StgValue_470 (226)  [1/1] 3.25ns  loc: acceleartor_hls_padding/components.cpp:419
_ifconv:76  store i8 %this_assign_1, i8* %ShuffleConvs_1_Downs_34, align 1

ST_14: tmp4 (261)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:419 (grouped into LUT with out node this_assign_1_1)
_ifconv:111  %tmp4 = or i1 %brmerge40_demorgan_i_23, %tmp_306_1

ST_14: underflow_not_1 (262)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:419 (grouped into LUT with out node this_assign_1_1)
_ifconv:112  %underflow_not_1 = or i1 %tmp4, %p_38_i_i_1

ST_14: p_Val2_68_mux_1 (263)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:419 (out node of the LUT)
_ifconv:113  %p_Val2_68_mux_1 = select i1 %brmerge_i_i_i_1, i8 127, i8 %p_Val2_68_1

ST_14: p_Val2_68_1_128 (264)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:419 (grouped into LUT with out node this_assign_1_1)
_ifconv:114  %p_Val2_68_1_128 = select i1 %underflow_1, i8 -128, i8 %p_Val2_68_1

ST_14: this_assign_1_1 (265)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:419 (out node of the LUT)
_ifconv:115  %this_assign_1_1 = select i1 %underflow_not_1, i8 %p_Val2_68_mux_1, i8 %p_Val2_68_1_128

ST_14: StgValue_476 (266)  [1/1] 3.25ns  loc: acceleartor_hls_padding/components.cpp:419
_ifconv:116  store i8 %this_assign_1_1, i8* %ShuffleConvs_1_Downs_31, align 1

ST_14: tmp6 (301)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:419 (grouped into LUT with out node this_assign_1_2)
_ifconv:151  %tmp6 = or i1 %brmerge40_demorgan_i_17, %tmp_306_2

ST_14: underflow_not_2 (302)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:419 (grouped into LUT with out node this_assign_1_2)
_ifconv:152  %underflow_not_2 = or i1 %tmp6, %p_38_i_i_2

ST_14: p_Val2_68_mux_2 (303)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:419 (out node of the LUT)
_ifconv:153  %p_Val2_68_mux_2 = select i1 %brmerge_i_i_i_2, i8 127, i8 %p_Val2_68_2

ST_14: p_Val2_68_2_129 (304)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:419 (grouped into LUT with out node this_assign_1_2)
_ifconv:154  %p_Val2_68_2_129 = select i1 %underflow_2, i8 -128, i8 %p_Val2_68_2

ST_14: this_assign_1_2 (305)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:419 (out node of the LUT)
_ifconv:155  %this_assign_1_2 = select i1 %underflow_not_2, i8 %p_Val2_68_mux_2, i8 %p_Val2_68_2_129

ST_14: StgValue_482 (306)  [1/1] 3.25ns  loc: acceleartor_hls_padding/components.cpp:419
_ifconv:156  store i8 %this_assign_1_2, i8* %ShuffleConvs_1_Downs_35, align 1

ST_14: tmp8 (341)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:419 (grouped into LUT with out node this_assign_1_3)
_ifconv:191  %tmp8 = or i1 %brmerge40_demorgan_i_18, %tmp_306_3

ST_14: underflow_not_3 (342)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:419 (grouped into LUT with out node this_assign_1_3)
_ifconv:192  %underflow_not_3 = or i1 %tmp8, %p_38_i_i_3

ST_14: p_Val2_68_mux_3 (343)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:419 (out node of the LUT)
_ifconv:193  %p_Val2_68_mux_3 = select i1 %brmerge_i_i_i_3, i8 127, i8 %p_Val2_68_3

ST_14: p_Val2_68_3_130 (344)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:419 (grouped into LUT with out node this_assign_1_3)
_ifconv:194  %p_Val2_68_3_130 = select i1 %underflow_3, i8 -128, i8 %p_Val2_68_3

ST_14: this_assign_1_3 (345)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:419 (out node of the LUT)
_ifconv:195  %this_assign_1_3 = select i1 %underflow_not_3, i8 %p_Val2_68_mux_3, i8 %p_Val2_68_3_130

ST_14: StgValue_488 (346)  [1/1] 3.25ns  loc: acceleartor_hls_padding/components.cpp:419
_ifconv:196  store i8 %this_assign_1_3, i8* %ShuffleConvs_1_Downs_38, align 1

ST_14: tmp10 (381)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:419 (grouped into LUT with out node this_assign_1_4)
_ifconv:231  %tmp10 = or i1 %brmerge40_demorgan_i_19, %tmp_306_4

ST_14: underflow_not_4 (382)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:419 (grouped into LUT with out node this_assign_1_4)
_ifconv:232  %underflow_not_4 = or i1 %tmp10, %p_38_i_i_4

ST_14: p_Val2_68_mux_4 (383)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:419 (out node of the LUT)
_ifconv:233  %p_Val2_68_mux_4 = select i1 %brmerge_i_i_i_4, i8 127, i8 %p_Val2_68_4

ST_14: p_Val2_68_4_131 (384)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:419 (grouped into LUT with out node this_assign_1_4)
_ifconv:234  %p_Val2_68_4_131 = select i1 %underflow_4, i8 -128, i8 %p_Val2_68_4

ST_14: this_assign_1_4 (385)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:419 (out node of the LUT)
_ifconv:235  %this_assign_1_4 = select i1 %underflow_not_4, i8 %p_Val2_68_mux_4, i8 %p_Val2_68_4_131

ST_14: StgValue_494 (386)  [1/1] 3.25ns  loc: acceleartor_hls_padding/components.cpp:419
_ifconv:236  store i8 %this_assign_1_4, i8* %ShuffleConvs_1_Downs_33, align 1

ST_14: tmp12 (421)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:419 (grouped into LUT with out node this_assign_1_5)
_ifconv:271  %tmp12 = or i1 %brmerge40_demorgan_i_20, %tmp_306_5

ST_14: underflow_not_5 (422)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:419 (grouped into LUT with out node this_assign_1_5)
_ifconv:272  %underflow_not_5 = or i1 %tmp12, %p_38_i_i_5

ST_14: p_Val2_68_mux_5 (423)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:419 (out node of the LUT)
_ifconv:273  %p_Val2_68_mux_5 = select i1 %brmerge_i_i_i_5, i8 127, i8 %p_Val2_68_5

ST_14: p_Val2_68_5_132 (424)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:419 (grouped into LUT with out node this_assign_1_5)
_ifconv:274  %p_Val2_68_5_132 = select i1 %underflow_5, i8 -128, i8 %p_Val2_68_5

ST_14: this_assign_1_5 (425)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:419 (out node of the LUT)
_ifconv:275  %this_assign_1_5 = select i1 %underflow_not_5, i8 %p_Val2_68_mux_5, i8 %p_Val2_68_5_132

ST_14: StgValue_500 (426)  [1/1] 3.25ns  loc: acceleartor_hls_padding/components.cpp:419
_ifconv:276  store i8 %this_assign_1_5, i8* %ShuffleConvs_1_Downs_37, align 1

ST_14: tmp14 (461)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:419 (grouped into LUT with out node this_assign_1_6)
_ifconv:311  %tmp14 = or i1 %brmerge40_demorgan_i_21, %tmp_306_6

ST_14: underflow_not_6 (462)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:419 (grouped into LUT with out node this_assign_1_6)
_ifconv:312  %underflow_not_6 = or i1 %tmp14, %p_38_i_i_6

ST_14: p_Val2_68_mux_6 (463)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:419 (out node of the LUT)
_ifconv:313  %p_Val2_68_mux_6 = select i1 %brmerge_i_i_i_6, i8 127, i8 %p_Val2_68_6

ST_14: p_Val2_68_6_133 (464)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:419 (grouped into LUT with out node this_assign_1_6)
_ifconv:314  %p_Val2_68_6_133 = select i1 %underflow_6, i8 -128, i8 %p_Val2_68_6

ST_14: this_assign_1_6 (465)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:419 (out node of the LUT)
_ifconv:315  %this_assign_1_6 = select i1 %underflow_not_6, i8 %p_Val2_68_mux_6, i8 %p_Val2_68_6_133

ST_14: StgValue_506 (466)  [1/1] 3.25ns  loc: acceleartor_hls_padding/components.cpp:419
_ifconv:316  store i8 %this_assign_1_6, i8* %ShuffleConvs_1_Downs_32, align 1

ST_14: tmp16 (501)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:419 (grouped into LUT with out node this_assign_1_7)
_ifconv:351  %tmp16 = or i1 %brmerge40_demorgan_i_22, %tmp_306_7

ST_14: underflow_not_7 (502)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:419 (grouped into LUT with out node this_assign_1_7)
_ifconv:352  %underflow_not_7 = or i1 %tmp16, %p_38_i_i_7

ST_14: p_Val2_68_mux_7 (503)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:419 (out node of the LUT)
_ifconv:353  %p_Val2_68_mux_7 = select i1 %brmerge_i_i_i_7, i8 127, i8 %p_Val2_68_7

ST_14: p_Val2_68_7_134 (504)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:419 (grouped into LUT with out node this_assign_1_7)
_ifconv:354  %p_Val2_68_7_134 = select i1 %underflow_7, i8 -128, i8 %p_Val2_68_7

ST_14: this_assign_1_7 (505)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:419 (out node of the LUT)
_ifconv:355  %this_assign_1_7 = select i1 %underflow_not_7, i8 %p_Val2_68_mux_7, i8 %p_Val2_68_7_134

ST_14: StgValue_512 (506)  [1/1] 3.25ns  loc: acceleartor_hls_padding/components.cpp:419
_ifconv:356  store i8 %this_assign_1_7, i8* %ShuffleConvs_1_Downs_36, align 1

ST_14: StgValue_513 (508)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:417
_ifconv:358  br label %.preheader51.0


 <State 15>: 7.45ns
ST_15: indvar_flatten5 (520)  [1/1] 0.00ns
.preheader:0  %indvar_flatten5 = phi i14 [ %indvar_flatten_next1_4, %._crit_edge ], [ 0, %.preheader.preheader ]

ST_15: co4 (521)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:426
.preheader:1  %co4 = phi i6 [ %arrayNo_mid2_v, %._crit_edge ], [ 0, %.preheader.preheader ]

ST_15: indvar_flatten6 (522)  [1/1] 0.00ns
.preheader:2  %indvar_flatten6 = phi i10 [ %indvar_flatten_next1_3, %._crit_edge ], [ 0, %.preheader.preheader ]

ST_15: h5 (523)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:430
.preheader:3  %h5 = phi i5 [ %tmp_187_mid2, %._crit_edge ], [ 1, %.preheader.preheader ]

ST_15: w6 (524)  [1/1] 0.00ns
.preheader:4  %w6 = phi i5 [ %w_21, %._crit_edge ], [ 1, %.preheader.preheader ]

ST_15: exitcond_flatten9 (525)  [1/1] 3.01ns
.preheader:5  %exitcond_flatten9 = icmp eq i14 %indvar_flatten5, -4096

ST_15: indvar_flatten_next1_4 (526)  [1/1] 2.34ns
.preheader:6  %indvar_flatten_next1_4 = add i14 %indvar_flatten5, 1

ST_15: StgValue_521 (527)  [1/1] 0.00ns
.preheader:7  br i1 %exitcond_flatten9, label %4, label %.preheader50

ST_15: exitcond_flatten10 (531)  [1/1] 3.02ns
.preheader50:2  %exitcond_flatten10 = icmp eq i10 %indvar_flatten6, 256

ST_15: not_exitcond_flatten_1 (541)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:428 (grouped into LUT with out node exitcond_mid)
.preheader50:12  %not_exitcond_flatten_1 = xor i1 %exitcond_flatten10, true

ST_15: exitcond16 (542)  [1/1] 3.31ns  loc: acceleartor_hls_padding/components.cpp:428
.preheader50:13  %exitcond16 = icmp eq i5 %w6, -15

ST_15: exitcond_mid (543)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:428 (out node of the LUT)
.preheader50:14  %exitcond_mid = and i1 %exitcond16, %not_exitcond_flatten_1

ST_15: tmp_309 (545)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:428 (grouped into LUT with out node w6_mid2)
.preheader50:16  %tmp_309 = or i1 %exitcond_mid, %exitcond_flatten10

ST_15: w6_mid2 (546)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:428 (out node of the LUT)
.preheader50:17  %w6_mid2 = select i1 %tmp_309, i5 1, i5 %w6

ST_15: indvar_flatten21_op (609)  [1/1] 2.32ns
._crit_edge:2  %indvar_flatten21_op = add i10 %indvar_flatten6, 1

ST_15: indvar_flatten_next1_3 (610)  [1/1] 2.07ns
._crit_edge:3  %indvar_flatten_next1_3 = select i1 %exitcond_flatten10, i10 1, i10 %indvar_flatten21_op


 <State 16>: 8.31ns
ST_16: co_20 (529)  [1/1] 2.31ns  loc: acceleartor_hls_padding/components.cpp:426
.preheader50:0  %co_20 = add i6 1, %co4

ST_16: h5_mid (532)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:430
.preheader50:3  %h5_mid = select i1 %exitcond_flatten10, i5 1, i5 %h5

ST_16: arrayNo_mid2_v (533)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:426
.preheader50:4  %arrayNo_mid2_v = select i1 %exitcond_flatten10, i6 %co_20, i6 %co4

ST_16: tmp_416 (534)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:426
.preheader50:5  %tmp_416 = trunc i6 %arrayNo_mid2_v to i3

ST_16: newIndex7_mid2_v (535)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:426
.preheader50:6  %newIndex7_mid2_v = call i3 @_ssdm_op_PartSelect.i3.i6.i32.i32(i6 %arrayNo_mid2_v, i32 3, i32 5)

ST_16: tmp_306 (536)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:426
.preheader50:7  %tmp_306 = call i7 @_ssdm_op_BitConcatenate.i7.i3.i4(i3 %newIndex7_mid2_v, i4 0)

ST_16: p_shl16_cast (537)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:426
.preheader50:8  %p_shl16_cast = zext i7 %tmp_306 to i8

ST_16: tmp_307 (538)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:426
.preheader50:9  %tmp_307 = call i4 @_ssdm_op_BitConcatenate.i4.i3.i1(i3 %newIndex7_mid2_v, i1 false)

ST_16: p_shl17_cast (539)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:430
.preheader50:10  %p_shl17_cast = zext i4 %tmp_307 to i8

ST_16: tmp_308 (540)  [1/1] 1.83ns  loc: acceleartor_hls_padding/components.cpp:430
.preheader50:11  %tmp_308 = add i8 %p_shl17_cast, %p_shl16_cast

ST_16: h_7 (544)  [1/1] 2.33ns  loc: acceleartor_hls_padding/components.cpp:427
.preheader50:15  %h_7 = add i5 1, %h5_mid

ST_16: tmp_187_mid2 (547)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:430
.preheader50:18  %tmp_187_mid2 = select i1 %exitcond_mid, i5 %h_7, i5 %h5_mid

ST_16: tmp_187_mid2_cast (548)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:430
.preheader50:19  %tmp_187_mid2_cast = zext i5 %tmp_187_mid2 to i8

ST_16: tmp_310 (549)  [1/1] 1.83ns  loc: acceleartor_hls_padding/components.cpp:430
.preheader50:20  %tmp_310 = add i8 %tmp_308, %tmp_187_mid2_cast

ST_16: tmp_42 (554)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:428
.preheader50:25  %tmp_42 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str13)

ST_16: empty_135 (607)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:433
._crit_edge:0  %empty_135 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str13, i32 %tmp_42)

ST_16: w_21 (608)  [1/1] 2.33ns  loc: acceleartor_hls_padding/components.cpp:428
._crit_edge:1  %w_21 = add i5 %w6_mid2, 1

ST_16: StgValue_547 (611)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:428
._crit_edge:4  br label %.preheader


 <State 17>: 7.04ns
ST_17: p_shl14_cast (550)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:430
.preheader50:21  %p_shl14_cast = call i12 @_ssdm_op_BitConcatenate.i12.i8.i4(i8 %tmp_310, i4 0)

ST_17: tmp_417 (551)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:430
.preheader50:22  %tmp_417 = call i9 @_ssdm_op_BitConcatenate.i9.i8.i1(i8 %tmp_310, i1 false)

ST_17: p_shl15_cast (552)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:430
.preheader50:23  %p_shl15_cast = zext i9 %tmp_417 to i12

ST_17: tmp_311 (553)  [1/1] 1.89ns  loc: acceleartor_hls_padding/components.cpp:430
.preheader50:24  %tmp_311 = add i12 %p_shl15_cast, %p_shl14_cast

ST_17: tmp_189_cast (556)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:430
.preheader50:27  %tmp_189_cast = zext i5 %w6_mid2 to i12

ST_17: tmp_312 (557)  [1/1] 1.89ns  loc: acceleartor_hls_padding/components.cpp:430
.preheader50:28  %tmp_312 = add i12 %tmp_311, %tmp_189_cast

ST_17: tmp_360_cast (558)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:430
.preheader50:29  %tmp_360_cast = zext i12 %tmp_312 to i64

ST_17: ShuffleConvs_1_Downs_47 (559)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:430
.preheader50:30  %ShuffleConvs_1_Downs_47 = getelementptr [1944 x i8]* @ShuffleConvs_1_Downs_6, i64 0, i64 %tmp_360_cast

ST_17: ShuffleConvs_1_Downs_48 (560)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:430
.preheader50:31  %ShuffleConvs_1_Downs_48 = getelementptr [1944 x i8]* @ShuffleConvs_1_Downs_1, i64 0, i64 %tmp_360_cast

ST_17: ShuffleConvs_1_Downs_49 (561)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:430
.preheader50:32  %ShuffleConvs_1_Downs_49 = getelementptr [1944 x i8]* @ShuffleConvs_1_Downs_3, i64 0, i64 %tmp_360_cast

ST_17: ShuffleConvs_1_Downs_50 (562)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:430
.preheader50:33  %ShuffleConvs_1_Downs_50 = getelementptr [1944 x i8]* @ShuffleConvs_1_Downs_7, i64 0, i64 %tmp_360_cast

ST_17: ShuffleConvs_1_Downs_51 (563)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:430
.preheader50:34  %ShuffleConvs_1_Downs_51 = getelementptr [1944 x i8]* @ShuffleConvs_1_Downs_5, i64 0, i64 %tmp_360_cast

ST_17: ShuffleConvs_1_Downs_52 (564)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:430
.preheader50:35  %ShuffleConvs_1_Downs_52 = getelementptr [1944 x i8]* @ShuffleConvs_1_Downs, i64 0, i64 %tmp_360_cast

ST_17: ShuffleConvs_1_Downs_53 (565)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:430
.preheader50:36  %ShuffleConvs_1_Downs_53 = getelementptr [1944 x i8]* @ShuffleConvs_1_Downs_2, i64 0, i64 %tmp_360_cast

ST_17: ShuffleConvs_1_Downs_54 (566)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:430
.preheader50:37  %ShuffleConvs_1_Downs_54 = getelementptr [1944 x i8]* @ShuffleConvs_1_Downs_4, i64 0, i64 %tmp_360_cast

ST_17: ShuffleConvs_1_Downs_55 (567)  [2/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:430
.preheader50:38  %ShuffleConvs_1_Downs_55 = load i8* %ShuffleConvs_1_Downs_50, align 1

ST_17: ShuffleConvs_1_Downs_56 (568)  [2/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:430
.preheader50:39  %ShuffleConvs_1_Downs_56 = load i8* %ShuffleConvs_1_Downs_47, align 1

ST_17: ShuffleConvs_1_Downs_57 (569)  [2/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:430
.preheader50:40  %ShuffleConvs_1_Downs_57 = load i8* %ShuffleConvs_1_Downs_51, align 1

ST_17: ShuffleConvs_1_Downs_58 (570)  [2/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:430
.preheader50:41  %ShuffleConvs_1_Downs_58 = load i8* %ShuffleConvs_1_Downs_54, align 1

ST_17: ShuffleConvs_1_Downs_59 (571)  [2/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:430
.preheader50:42  %ShuffleConvs_1_Downs_59 = load i8* %ShuffleConvs_1_Downs_49, align 1

ST_17: ShuffleConvs_1_Downs_60 (572)  [2/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:430
.preheader50:43  %ShuffleConvs_1_Downs_60 = load i8* %ShuffleConvs_1_Downs_53, align 1

ST_17: ShuffleConvs_1_Downs_61 (573)  [2/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:430
.preheader50:44  %ShuffleConvs_1_Downs_61 = load i8* %ShuffleConvs_1_Downs_48, align 1

ST_17: ShuffleConvs_1_Downs_62 (574)  [2/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:430
.preheader50:45  %ShuffleConvs_1_Downs_62 = load i8* %ShuffleConvs_1_Downs_52, align 1


 <State 18>: 5.73ns
ST_18: empty_136 (530)  [1/1] 0.00ns
.preheader50:1  %empty_136 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 12288, i64 12288, i64 12288)

ST_18: StgValue_572 (555)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:429
.preheader50:26  call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind

ST_18: ShuffleConvs_1_Downs_55 (567)  [1/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:430
.preheader50:38  %ShuffleConvs_1_Downs_55 = load i8* %ShuffleConvs_1_Downs_50, align 1

ST_18: ShuffleConvs_1_Downs_56 (568)  [1/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:430
.preheader50:39  %ShuffleConvs_1_Downs_56 = load i8* %ShuffleConvs_1_Downs_47, align 1

ST_18: ShuffleConvs_1_Downs_57 (569)  [1/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:430
.preheader50:40  %ShuffleConvs_1_Downs_57 = load i8* %ShuffleConvs_1_Downs_51, align 1

ST_18: ShuffleConvs_1_Downs_58 (570)  [1/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:430
.preheader50:41  %ShuffleConvs_1_Downs_58 = load i8* %ShuffleConvs_1_Downs_54, align 1

ST_18: ShuffleConvs_1_Downs_59 (571)  [1/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:430
.preheader50:42  %ShuffleConvs_1_Downs_59 = load i8* %ShuffleConvs_1_Downs_49, align 1

ST_18: ShuffleConvs_1_Downs_60 (572)  [1/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:430
.preheader50:43  %ShuffleConvs_1_Downs_60 = load i8* %ShuffleConvs_1_Downs_53, align 1

ST_18: ShuffleConvs_1_Downs_61 (573)  [1/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:430
.preheader50:44  %ShuffleConvs_1_Downs_61 = load i8* %ShuffleConvs_1_Downs_48, align 1

ST_18: ShuffleConvs_1_Downs_62 (574)  [1/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:430
.preheader50:45  %ShuffleConvs_1_Downs_62 = load i8* %ShuffleConvs_1_Downs_52, align 1

ST_18: tmp_196 (575)  [1/1] 2.48ns  loc: acceleartor_hls_padding/components.cpp:430
.preheader50:46  %tmp_196 = call i8 @_ssdm_op_Mux.ap_auto.8i8.i3(i8 %ShuffleConvs_1_Downs_55, i8 %ShuffleConvs_1_Downs_56, i8 %ShuffleConvs_1_Downs_57, i8 %ShuffleConvs_1_Downs_58, i8 %ShuffleConvs_1_Downs_59, i8 %ShuffleConvs_1_Downs_60, i8 %ShuffleConvs_1_Downs_61, i8 %ShuffleConvs_1_Downs_62, i3 %tmp_416)

ST_18: tmp_418 (576)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:430
.preheader50:47  %tmp_418 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %tmp_196, i32 7)

ST_18: StgValue_583 (577)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:430
.preheader50:48  br i1 %tmp_418, label %_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i, label %._crit_edge

ST_18: StgValue_584 (579)  [1/1] 3.31ns  loc: acceleartor_hls_padding/components.cpp:431
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i:0  switch i3 %tmp_416, label %branch7 [
    i3 0, label %branch0
    i3 1, label %branch1
    i3 2, label %branch2
    i3 3, label %branch3
    i3 -4, label %branch4
    i3 -3, label %branch5
    i3 -2, label %branch6
  ]

ST_18: StgValue_585 (581)  [1/1] 3.25ns  loc: acceleartor_hls_padding/components.cpp:431
branch6:0  store i8 0, i8* %ShuffleConvs_1_Downs_48, align 1

ST_18: StgValue_586 (582)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:431
branch6:1  br label %_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i111

ST_18: StgValue_587 (584)  [1/1] 3.25ns  loc: acceleartor_hls_padding/components.cpp:431
branch5:0  store i8 0, i8* %ShuffleConvs_1_Downs_53, align 1

ST_18: StgValue_588 (585)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:431
branch5:1  br label %_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i111

ST_18: StgValue_589 (587)  [1/1] 3.25ns  loc: acceleartor_hls_padding/components.cpp:431
branch4:0  store i8 0, i8* %ShuffleConvs_1_Downs_49, align 1

ST_18: StgValue_590 (588)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:431
branch4:1  br label %_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i111

ST_18: StgValue_591 (590)  [1/1] 3.25ns  loc: acceleartor_hls_padding/components.cpp:431
branch3:0  store i8 0, i8* %ShuffleConvs_1_Downs_54, align 1

ST_18: StgValue_592 (591)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:431
branch3:1  br label %_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i111

ST_18: StgValue_593 (593)  [1/1] 3.25ns  loc: acceleartor_hls_padding/components.cpp:431
branch2:0  store i8 0, i8* %ShuffleConvs_1_Downs_51, align 1

ST_18: StgValue_594 (594)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:431
branch2:1  br label %_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i111

ST_18: StgValue_595 (596)  [1/1] 3.25ns  loc: acceleartor_hls_padding/components.cpp:431
branch1:0  store i8 0, i8* %ShuffleConvs_1_Downs_47, align 1

ST_18: StgValue_596 (597)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:431
branch1:1  br label %_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i111

ST_18: StgValue_597 (599)  [1/1] 3.25ns  loc: acceleartor_hls_padding/components.cpp:431
branch0:0  store i8 0, i8* %ShuffleConvs_1_Downs_50, align 1

ST_18: StgValue_598 (600)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:431
branch0:1  br label %_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i111

ST_18: StgValue_599 (602)  [1/1] 3.25ns  loc: acceleartor_hls_padding/components.cpp:431
branch7:0  store i8 0, i8* %ShuffleConvs_1_Downs_52, align 1

ST_18: StgValue_600 (603)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:431
branch7:1  br label %_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i111

ST_18: StgValue_601 (605)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:432
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i111:0  br label %._crit_edge


 <State 19>: 0.00ns
ST_19: StgValue_602 (613)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:436
:0  ret void



============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 1.25ns.

 <State 1>: 1.59ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('indvar_flatten4') with incoming values : ('indvar_flatten_next1') [21]  (1.59 ns)

 <State 2>: 7.45ns
The critical path consists of the following:
	'phi' operation ('w') with incoming values : ('w', acceleartor_hls_padding/components.cpp:406) [25]  (0 ns)
	'icmp' operation ('exitcond', acceleartor_hls_padding/components.cpp:406) [44]  (3.31 ns)
	'and' operation ('exitcond32_mid', acceleartor_hls_padding/components.cpp:406) [45]  (2.07 ns)
	'or' operation ('tmp_302', acceleartor_hls_padding/components.cpp:406) [47]  (0 ns)
	'select' operation ('w_mid2', acceleartor_hls_padding/components.cpp:406) [48]  (2.07 ns)

 <State 3>: 8.31ns
The critical path consists of the following:
	'select' operation ('h_mid', acceleartor_hls_padding/components.cpp:408) [33]  (2.07 ns)
	'add' operation ('h_17', acceleartor_hls_padding/components.cpp:405) [46]  (2.33 ns)
	'select' operation ('tmp_184_mid2', acceleartor_hls_padding/components.cpp:408) [49]  (2.07 ns)
	'add' operation ('tmp_303', acceleartor_hls_padding/components.cpp:408) [51]  (1.83 ns)

 <State 4>: 7.04ns
The critical path consists of the following:
	'add' operation ('tmp_304', acceleartor_hls_padding/components.cpp:408) [55]  (1.89 ns)
	'add' operation ('tmp_305', acceleartor_hls_padding/components.cpp:408) [59]  (1.89 ns)
	'getelementptr' operation ('ShuffleConvs_1_Downs_29', acceleartor_hls_padding/components.cpp:408) [67]  (0 ns)
	'store' operation (acceleartor_hls_padding/components.cpp:408) of variable 'bias_V_load', acceleartor_hls_padding/components.cpp:408 on array 'ShuffleConvs_1_Downs_2' [76]  (3.25 ns)

 <State 5>: 1.59ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('h') with incoming values : ('h', acceleartor_hls_padding/components.cpp:414) [105]  (1.59 ns)

 <State 6>: 3.31ns
The critical path consists of the following:
	'phi' operation ('h') with incoming values : ('h', acceleartor_hls_padding/components.cpp:414) [105]  (0 ns)
	'icmp' operation ('exitcond12', acceleartor_hls_padding/components.cpp:414) [106]  (3.31 ns)

 <State 7>: 3.31ns
The critical path consists of the following:
	'phi' operation ('w') with incoming values : ('w', acceleartor_hls_padding/components.cpp:415) [114]  (0 ns)
	'icmp' operation ('exitcond13', acceleartor_hls_padding/components.cpp:415) [115]  (3.31 ns)

 <State 8>: 7.63ns
The critical path consists of the following:
	'phi' operation ('ci') with incoming values : ('ci', acceleartor_hls_padding/components.cpp:416) [123]  (0 ns)
	'add' operation ('tmp_315', acceleartor_hls_padding/components.cpp:419) [134]  (1.88 ns)
	'add' operation ('tmp_316', acceleartor_hls_padding/components.cpp:419) [135]  (1.88 ns)
	'add' operation ('tmp_317', acceleartor_hls_padding/components.cpp:419) [139]  (1.94 ns)
	'add' operation ('tmp_318', acceleartor_hls_padding/components.cpp:419) [140]  (1.94 ns)

 <State 9>: 7.46ns
The critical path consists of the following:
	'phi' operation ('co3', acceleartor_hls_padding/components.cpp:417) with incoming values : ('co_21_7', acceleartor_hls_padding/components.cpp:417) [145]  (0 ns)
	'add' operation ('tmp_324', acceleartor_hls_padding/components.cpp:417) [169]  (1.83 ns)
	'add' operation ('tmp_325', acceleartor_hls_padding/components.cpp:415) [170]  (1.83 ns)
	'add' operation ('tmp_326', acceleartor_hls_padding/components.cpp:415) [174]  (1.89 ns)
	'add' operation ('tmp_327', acceleartor_hls_padding/components.cpp:416) [175]  (1.89 ns)

 <State 10>: 3.25ns
The critical path consists of the following:
	'getelementptr' operation ('ShuffleConvs_1_Downs_32', acceleartor_hls_padding/components.cpp:416) [178]  (0 ns)
	'load' operation ('ShuffleConvs_1_Downs_45', acceleartor_hls_padding/components.cpp:419) on array 'ShuffleConvs_1_Downs_1' [430]  (3.25 ns)

 <State 11>: 6.43ns
The critical path consists of the following:
	'mul' operation ('p_Val2_s', acceleartor_hls_padding/components.cpp:419) [189]  (6.43 ns)

 <State 12>: 6.78ns
The critical path consists of the following:
	'add' operation ('p_Val2_4', acceleartor_hls_padding/components.cpp:419) [193]  (2.39 ns)
	'add' operation ('p_Val2_6', acceleartor_hls_padding/components.cpp:419) [199]  (2.32 ns)
	'xor' operation ('tmp_193', acceleartor_hls_padding/components.cpp:419) [201]  (0 ns)
	'and' operation ('carry_s', acceleartor_hls_padding/components.cpp:419) [202]  (2.07 ns)

 <State 13>: 8.28ns
The critical path consists of the following:
	'icmp' operation ('Range1_all_ones', acceleartor_hls_padding/components.cpp:419) [205]  (2.07 ns)
	'select' operation ('deleted_ones', acceleartor_hls_padding/components.cpp:419) [210]  (0 ns)
	'and' operation ('brmerge40_demorgan_i', acceleartor_hls_padding/components.cpp:419) [216]  (2.07 ns)
	'or' operation ('tmp1_demorgan', acceleartor_hls_padding/components.cpp:419) [217]  (0 ns)
	'xor' operation ('tmp1', acceleartor_hls_padding/components.cpp:419) [218]  (0 ns)
	'and' operation ('underflow', acceleartor_hls_padding/components.cpp:419) [219]  (2.07 ns)
	'or' operation ('brmerge_i_i_i', acceleartor_hls_padding/components.cpp:419) [220]  (2.07 ns)

 <State 14>: 7.39ns
The critical path consists of the following:
	'select' operation ('p_Val2_68_mux', acceleartor_hls_padding/components.cpp:419) [223]  (2.07 ns)
	'select' operation ('this_assign_1', acceleartor_hls_padding/components.cpp:419) [225]  (2.07 ns)
	'store' operation (acceleartor_hls_padding/components.cpp:419) of variable 'this_assign_1', acceleartor_hls_padding/components.cpp:419 on array 'ShuffleConvs_1_Downs_7' [226]  (3.25 ns)

 <State 15>: 7.45ns
The critical path consists of the following:
	'phi' operation ('w') with incoming values : ('w', acceleartor_hls_padding/components.cpp:428) [524]  (0 ns)
	'icmp' operation ('exitcond16', acceleartor_hls_padding/components.cpp:428) [542]  (3.31 ns)
	'and' operation ('exitcond_mid', acceleartor_hls_padding/components.cpp:428) [543]  (2.07 ns)
	'or' operation ('tmp_309', acceleartor_hls_padding/components.cpp:428) [545]  (0 ns)
	'select' operation ('w6_mid2', acceleartor_hls_padding/components.cpp:428) [546]  (2.07 ns)

 <State 16>: 8.31ns
The critical path consists of the following:
	'select' operation ('h5_mid', acceleartor_hls_padding/components.cpp:430) [532]  (2.07 ns)
	'add' operation ('h_7', acceleartor_hls_padding/components.cpp:427) [544]  (2.33 ns)
	'select' operation ('tmp_187_mid2', acceleartor_hls_padding/components.cpp:430) [547]  (2.07 ns)
	'add' operation ('tmp_310', acceleartor_hls_padding/components.cpp:430) [549]  (1.83 ns)

 <State 17>: 7.04ns
The critical path consists of the following:
	'add' operation ('tmp_311', acceleartor_hls_padding/components.cpp:430) [553]  (1.89 ns)
	'add' operation ('tmp_312', acceleartor_hls_padding/components.cpp:430) [557]  (1.89 ns)
	'getelementptr' operation ('ShuffleConvs_1_Downs_50', acceleartor_hls_padding/components.cpp:430) [562]  (0 ns)
	'load' operation ('ShuffleConvs_1_Downs_55', acceleartor_hls_padding/components.cpp:430) on array 'ShuffleConvs_1_Downs_7' [567]  (3.25 ns)

 <State 18>: 5.73ns
The critical path consists of the following:
	'load' operation ('ShuffleConvs_1_Downs_55', acceleartor_hls_padding/components.cpp:430) on array 'ShuffleConvs_1_Downs_7' [567]  (3.25 ns)
	'mux' operation ('tmp_196', acceleartor_hls_padding/components.cpp:430) [575]  (2.48 ns)

 <State 19>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
