// Seed: 1990417633
module module_0 (
    output wand  id_0,
    output uwire id_1
);
  logic id_3;
  ;
endmodule
module module_1 (
    input supply1 id_0,
    input tri1 id_1,
    input wire id_2,
    input tri1 id_3,
    input wire id_4,
    input wire id_5,
    output uwire id_6,
    input tri0 id_7#(
        .id_22(1),
        .id_23(1),
        .id_24(1),
        .id_25(1)
    ),
    input tri1 id_8,
    input wor id_9,
    output wor id_10,
    input uwire id_11,
    input tri1 id_12,
    input supply1 id_13,
    input wor id_14,
    output wor id_15,
    inout supply1 id_16,
    input wor id_17,
    output wor id_18,
    output tri0 id_19,
    output logic id_20
);
  wire id_26;
  always_latch id_20 <= id_7;
  module_0 modCall_1 (
      id_19,
      id_10
  );
  assign modCall_1.id_1 = 0;
  wire id_27;
  ;
  assign id_22 = -1;
endmodule
