
---------- Begin Simulation Statistics ----------
sim_seconds                                 30.769871                       # Number of seconds simulated
sim_ticks                                30769871291334                       # Number of ticks simulated
final_tick                               30769871291334                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                1126298                       # Simulator instruction rate (inst/s)
host_op_rate                                  1349778                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                             1076818747                       # Simulator tick rate (ticks/s)
host_mem_usage                                 903520                       # Number of bytes of host memory used
host_seconds                                 28574.79                       # Real time elapsed on the host
sim_insts                                 32183743125                       # Number of instructions simulated
sim_ops                                   38569635018                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.realview.nvmem.bytes_read::cpu.inst           20                       # Number of bytes read from this memory
system.realview.nvmem.bytes_read::total            20                       # Number of bytes read from this memory
system.realview.nvmem.bytes_inst_read::cpu.inst           20                       # Number of instructions bytes read from this memory
system.realview.nvmem.bytes_inst_read::total           20                       # Number of instructions bytes read from this memory
system.realview.nvmem.num_reads::cpu.inst            5                       # Number of read requests responded to by this memory
system.realview.nvmem.num_reads::total              5                       # Number of read requests responded to by this memory
system.realview.nvmem.bw_read::cpu.inst             1                       # Total read bandwidth from this memory (bytes/s)
system.realview.nvmem.bw_read::total                1                       # Total read bandwidth from this memory (bytes/s)
system.realview.nvmem.bw_inst_read::cpu.inst            1                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.nvmem.bw_inst_read::total            1                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.nvmem.bw_total::cpu.inst            1                       # Total bandwidth to/from this memory (bytes/s)
system.realview.nvmem.bw_total::total               1                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bytes_read::realview.hdlcd   7650867968                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::realview.ide      2409280                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu.dtb.walker     26246592                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu.itb.walker      3755904                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu.inst       227473740                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu.data      9825060156                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total        17735813640                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu.inst    227473740                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total     227473740                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks   4960582464                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::realview.ide    119764992                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::cpu.data   1401725212                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total      6482072668                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::realview.hdlcd    119544812                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::realview.ide        37645                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu.dtb.walker       410103                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu.itb.walker        58686                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu.inst          3562530                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu.data        153517046                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total           277130822                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks      77509101                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::realview.ide      1871328                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::cpu.data        93823303                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total          173203732                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::realview.hdlcd    248648033                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::realview.ide          78300                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu.dtb.walker       852996                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu.itb.walker       122064                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu.inst            7392743                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu.data          319307808                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             576401944                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu.inst       7392743                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          7392743                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks       161215574                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::realview.ide       3892281                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::cpu.data          45555121                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            210662976                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks       161215574                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::realview.hdlcd    248648033                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::realview.ide       3970581                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.dtb.walker       852996                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.itb.walker       122064                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.inst           7392743                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.data         364862929                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            787064921                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                           0                       # Number of read requests accepted
system.mem_ctrls.writeReqs                          0                       # Number of write requests accepted
system.mem_ctrls.readBursts                         0                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                        0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM                      0                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                       0                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                       0                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                    0                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                             0                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                     0                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.totQLat                            0                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat                       0                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                          0                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                          nan                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                        nan                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                     nan                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                         0.00                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                      0.00                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.00                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.00                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       0.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                       0.00                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                        0                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                       0                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                   nan                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                  nan                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                           nan                       # Average gap between requests
system.mem_ctrls.pageHitRate                      nan                       # Row buffer hit rate, read and write combined
system.mem_ctrls.memoryStateTime::IDLE   29742393061250                       # Time in different power states
system.mem_ctrls.memoryStateTime::REF    1027473460000                       # Time in different power states
system.mem_ctrls.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.memoryStateTime::ACT               0                       # Time in different power states
system.mem_ctrls.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.actEnergy::0                       0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.actEnergy::1                       0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.preEnergy::0                       0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.preEnergy::1                       0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.readEnergy::0                      0                       # Energy for read commands per rank (pJ)
system.mem_ctrls.readEnergy::1                      0                       # Energy for read commands per rank (pJ)
system.mem_ctrls.writeEnergy::0                     0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.writeEnergy::1                     0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.refreshEnergy::0        2009738087760                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.refreshEnergy::1        2009738087760                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.actBackEnergy::0        665624970135                       # Energy for active background per rank (pJ)
system.mem_ctrls.actBackEnergy::1        665624970135                       # Energy for active background per rank (pJ)
system.mem_ctrls.preBackEnergy::0        17878038351750                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.preBackEnergy::1        17878038351750                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.totalEnergy::0          20553401409645                       # Total energy per rank (pJ)
system.mem_ctrls.totalEnergy::1          20553401409645                       # Total energy per rank (pJ)
system.mem_ctrls.averagePower::0           667.971745                       # Core power per rank (mW)
system.mem_ctrls.averagePower::1           667.971745                       # Core power per rank (mW)
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       714                       # Clock period in ticks
system.tol2bus.trans_dist::ReadReq         1150482012                       # Transaction distribution
system.tol2bus.trans_dist::ReadResp        1150482012                       # Transaction distribution
system.tol2bus.trans_dist::WriteReq          93883953                       # Transaction distribution
system.tol2bus.trans_dist::WriteResp         93883953                       # Transaction distribution
system.tol2bus.trans_dist::Writeback        164843528                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq           44523                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp          44523                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq        105483095                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp       105483095                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side   1636590768                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side   1164968822                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.itb.walker.dma::system.l2.cpu_side      3938718                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dtb.walker.dma::system.l2.cpu_side     59132386                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total            2864630694                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side  52370376096                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side  37939953323                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.itb.walker.dma::system.l2.cpu_side      7877436                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dtb.walker.dma::system.l2.cpu_side    118264772                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total            90436471627                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                         1925422                       # Total snoops (count)
system.tol2bus.snoop_fanout::samples       1422693945                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            5.001351                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.036730                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::1                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5             1420772019     99.86%     99.86% # Request fanout histogram
system.tol2bus.snoop_fanout::6                1921926      0.14%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              5                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              6                       # Request fanout histogram
system.tol2bus.snoop_fanout::total         1422693945                       # Request fanout histogram
system.membus.trans_dist::ReadReq           204677395                       # Transaction distribution
system.membus.trans_dist::ReadResp          204677395                       # Transaction distribution
system.membus.trans_dist::WriteReq           93883953                       # Transaction distribution
system.membus.trans_dist::WriteResp          93883953                       # Transaction distribution
system.membus.trans_dist::Writeback          77509101                       # Transaction distribution
system.membus.trans_dist::WriteInvalidateReq      1871328                       # Transaction distribution
system.membus.trans_dist::WriteInvalidateResp      1871328                       # Transaction distribution
system.membus.trans_dist::UpgradeReq            88020                       # Transaction distribution
system.membus.trans_dist::UpgradeResp           88020                       # Transaction distribution
system.membus.trans_dist::ReadExReq          72538202                       # Transaction distribution
system.membus.trans_dist::ReadExResp         72538202                       # Transaction distribution
system.membus.pkt_count_system.realview.hdlcd.dma::system.mem_ctrls.port    239089624                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.realview.hdlcd.dma::total    239089624                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.iocache.mem_side::system.mem_ctrls.port      3843852                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.iocache.mem_side::total      3843852                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.bridge.slave       199494                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.realview.nvmem.port           10                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.realview.gic.pio        65440                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port    580428477                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total    580693421                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total              823626897                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.realview.hdlcd.dma::system.mem_ctrls.port   7650867968                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.realview.hdlcd.dma::total   7650867968                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::system.mem_ctrls.port    123003264                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::total    123003264                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.bridge.slave       151571                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.realview.nvmem.port           20                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.realview.gic.pio       130880                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port  16444844068                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total  16445126539                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total             24218997771                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoop_fanout::samples         237058095                       # Request fanout histogram
system.membus.snoop_fanout::mean                    1                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::1               237058095    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               1                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total           237058095                       # Request fanout histogram
system.realview.ethernet.descDMAReads               0                       # Number of descriptors the device read w/ DMA
system.realview.ethernet.descDMAWrites              0                       # Number of descriptors the device wrote w/ DMA
system.realview.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.realview.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.realview.ethernet.postedSwi                  0                       # number of software interrupts posted to CPU
system.realview.ethernet.coalescedSwi             nan                       # average number of Swi's coalesced into each post
system.realview.ethernet.totalSwi                   0                       # total number of Swi written to ISR
system.realview.ethernet.postedRxIdle               0                       # number of rxIdle interrupts posted to CPU
system.realview.ethernet.coalescedRxIdle          nan                       # average number of RxIdle's coalesced into each post
system.realview.ethernet.totalRxIdle                0                       # total number of RxIdle written to ISR
system.realview.ethernet.postedRxOk                 0                       # number of RxOk interrupts posted to CPU
system.realview.ethernet.coalescedRxOk            nan                       # average number of RxOk's coalesced into each post
system.realview.ethernet.totalRxOk                  0                       # total number of RxOk written to ISR
system.realview.ethernet.postedRxDesc               0                       # number of RxDesc interrupts posted to CPU
system.realview.ethernet.coalescedRxDesc          nan                       # average number of RxDesc's coalesced into each post
system.realview.ethernet.totalRxDesc                0                       # total number of RxDesc written to ISR
system.realview.ethernet.postedTxOk                 0                       # number of TxOk interrupts posted to CPU
system.realview.ethernet.coalescedTxOk            nan                       # average number of TxOk's coalesced into each post
system.realview.ethernet.totalTxOk                  0                       # total number of TxOk written to ISR
system.realview.ethernet.postedTxIdle               0                       # number of TxIdle interrupts posted to CPU
system.realview.ethernet.coalescedTxIdle          nan                       # average number of TxIdle's coalesced into each post
system.realview.ethernet.totalTxIdle                0                       # total number of TxIdle written to ISR
system.realview.ethernet.postedTxDesc               0                       # number of TxDesc interrupts posted to CPU
system.realview.ethernet.coalescedTxDesc          nan                       # average number of TxDesc's coalesced into each post
system.realview.ethernet.totalTxDesc                0                       # total number of TxDesc written to ISR
system.realview.ethernet.postedRxOrn                0                       # number of RxOrn posted to CPU
system.realview.ethernet.coalescedRxOrn           nan                       # average number of RxOrn's coalesced into each post
system.realview.ethernet.totalRxOrn                 0                       # total number of RxOrn written to ISR
system.realview.ethernet.coalescedTotal           nan                       # average number of interrupts coalesced into each post
system.realview.ethernet.postedInterrupts            0                       # number of posts to CPU
system.realview.ethernet.droppedPackets             0                       # number of packets dropped
system.cf0.dma_read_full_pages                    639                       # Number of full page size DMA reads (not PRD).
system.cf0.dma_read_bytes                     2617344                       # Number of bytes transfered via DMA reads (not PRD).
system.cf0.dma_read_txs                           639                       # Number of DMA read transactions (not PRD).
system.cf0.dma_write_full_pages                 29239                       # Number of full page size DMA writes.
system.cf0.dma_write_bytes                  119764992                       # Number of bytes transfered via DMA writes.
system.cf0.dma_write_txs                        29241                       # Number of DMA write transactions.
system.l2.tags.replacements                 157479738                       # number of replacements
system.l2.tags.tagsinuse                 32685.580491                       # Cycle average of tags in use
system.l2.tags.total_refs                  1157457379                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                 157512383                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      7.348358                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                4375227066                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks    11564.669470                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.dtb.walker   104.225669                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.itb.walker    16.372203                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.inst       2006.912660                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.data      18993.400490                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.352926                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.dtb.walker     0.003181                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.itb.walker     0.000500                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.inst         0.061246                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.data         0.579633                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.997485                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1023           176                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024         32469                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1023::2           11                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1023::3           33                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1023::4          132                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          171                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          786                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         3434                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         7936                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4        20142                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1023     0.005371                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.990875                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses               11627218944                       # Number of tag accesses
system.l2.tags.data_accesses              11627218944                       # Number of data accesses
system.l2.tags.total_evicted_lines          157479738                       # Number of total lines getting evicted
system.l2.tags.dead_lines                   142946646                       # Number of dead lines getting evicted
system.l2.ReadReq_hits::cpu.dtb.walker       28925599                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu.itb.walker        1894520                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu.inst            814732022                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu.data            219600415                       # number of ReadReq hits
system.l2.ReadReq_hits::total              1065152556                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks        164843528                       # number of Writeback hits
system.l2.Writeback_hits::total             164843528                       # number of Writeback hits
system.l2.UpgradeReq_hits::cpu.data               531                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                  531                       # number of UpgradeReq hits
system.l2.ReadExReq_hits::cpu.data           32900865                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total              32900865                       # number of ReadExReq hits
system.l2.demand_hits::cpu.dtb.walker        28925599                       # number of demand (read+write) hits
system.l2.demand_hits::cpu.itb.walker         1894520                       # number of demand (read+write) hits
system.l2.demand_hits::cpu.inst             814732022                       # number of demand (read+write) hits
system.l2.demand_hits::cpu.data             252501280                       # number of demand (read+write) hits
system.l2.demand_hits::total               1098053421                       # number of demand (read+write) hits
system.l2.overall_hits::cpu.dtb.walker       28925599                       # number of overall hits
system.l2.overall_hits::cpu.itb.walker        1894520                       # number of overall hits
system.l2.overall_hits::cpu.inst            814732022                       # number of overall hits
system.l2.overall_hits::cpu.data            252501280                       # number of overall hits
system.l2.overall_hits::total              1098053421                       # number of overall hits
system.l2.ReadReq_misses::cpu.dtb.walker       410103                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu.itb.walker        58686                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu.inst            3553727                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu.data           80978330                       # number of ReadReq misses
system.l2.ReadReq_misses::total              85000846                       # number of ReadReq misses
system.l2.UpgradeReq_misses::cpu.data           43992                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total              43992                       # number of UpgradeReq misses
system.l2.ReadExReq_misses::cpu.data         72582230                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total            72582230                       # number of ReadExReq misses
system.l2.demand_misses::cpu.dtb.walker        410103                       # number of demand (read+write) misses
system.l2.demand_misses::cpu.itb.walker         58686                       # number of demand (read+write) misses
system.l2.demand_misses::cpu.inst             3553727                       # number of demand (read+write) misses
system.l2.demand_misses::cpu.data           153560560                       # number of demand (read+write) misses
system.l2.demand_misses::total              157583076                       # number of demand (read+write) misses
system.l2.overall_misses::cpu.dtb.walker       410103                       # number of overall misses
system.l2.overall_misses::cpu.itb.walker        58686                       # number of overall misses
system.l2.overall_misses::cpu.inst            3553727                       # number of overall misses
system.l2.overall_misses::cpu.data          153560560                       # number of overall misses
system.l2.overall_misses::total             157583076                       # number of overall misses
system.l2.ReadReq_accesses::cpu.dtb.walker     29335702                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu.itb.walker      1953206                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu.inst        818285749                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu.data        300578745                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total          1150153402                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks    164843528                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total         164843528                       # number of Writeback accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu.data         44523                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total            44523                       # number of UpgradeReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu.data      105483095                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total         105483095                       # number of ReadExReq accesses(hits+misses)
system.l2.demand_accesses::cpu.dtb.walker     29335702                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu.itb.walker      1953206                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu.inst         818285749                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu.data         406061840                       # number of demand (read+write) accesses
system.l2.demand_accesses::total           1255636497                       # number of demand (read+write) accesses
system.l2.overall_accesses::cpu.dtb.walker     29335702                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu.itb.walker      1953206                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu.inst        818285749                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu.data        406061840                       # number of overall (read+write) accesses
system.l2.overall_accesses::total          1255636497                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::cpu.dtb.walker     0.013980                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu.itb.walker     0.030046                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu.inst        0.004343                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu.data        0.269408                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.073904                       # miss rate for ReadReq accesses
system.l2.UpgradeReq_miss_rate::cpu.data     0.988074                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.988074                       # miss rate for UpgradeReq accesses
system.l2.ReadExReq_miss_rate::cpu.data      0.688093                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.688093                       # miss rate for ReadExReq accesses
system.l2.demand_miss_rate::cpu.dtb.walker     0.013980                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu.itb.walker     0.030046                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu.inst         0.004343                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu.data         0.378170                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.125501                       # miss rate for demand accesses
system.l2.overall_miss_rate::cpu.dtb.walker     0.013980                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu.itb.walker     0.030046                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu.inst        0.004343                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu.data        0.378170                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.125501                       # miss rate for overall accesses
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks             77509101                       # number of writebacks
system.l2.writebacks::total                  77509101                       # number of writebacks
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.iobus.trans_dist::ReadReq               103045                       # Transaction distribution
system.iobus.trans_dist::ReadResp              103045                       # Transaction distribution
system.iobus.trans_dist::WriteReq             1918628                       # Transaction distribution
system.iobus.trans_dist::WriteResp              47300                       # Transaction distribution
system.iobus.trans_dist::WriteInvalidateResp      1871328                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.realview.uart.pio        55010                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.realview.realview_io.pio          222                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.realview.timer0.pio           34                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.realview.timer1.pio           20                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.realview.hdlcd.pio          146                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.realview.kmi0.pio          122                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.realview.kmi1.pio          846                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.realview.rtc.pio           32                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.realview.uart1_fake.pio           16                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.realview.uart2_fake.pio           16                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.realview.uart3_fake.pio           16                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.realview.sp810_fake.pio           76                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.realview.watchdog_fake.pio           16                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.realview.aaci_fake.pio           16                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.realview.lan_fake.pio            4                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.realview.usb_fake.pio           10                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.realview.mmc_fake.pio           16                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.realview.energy_ctrl.pio          102                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.realview.ide.pio       142392                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.realview.ide-pciconf          206                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.realview.ethernet-pciconf          116                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.realview.pciconfig.pio           60                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total       199494                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.realview.ide.dma::system.iocache.cpu_side      3843852                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.realview.ide.dma::total      3843852                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                 4043346                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.realview.uart.pio        68877                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.realview.realview_io.pio          444                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.realview.timer0.pio           68                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.realview.timer1.pio           40                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.realview.hdlcd.pio          292                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.realview.kmi0.pio           85                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.realview.kmi1.pio          447                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.realview.rtc.pio           64                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.realview.uart1_fake.pio           32                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.realview.uart2_fake.pio           32                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.realview.uart3_fake.pio           32                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.realview.sp810_fake.pio          152                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.realview.watchdog_fake.pio           32                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.realview.aaci_fake.pio           32                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.realview.lan_fake.pio            8                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.realview.usb_fake.pio           20                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.realview.mmc_fake.pio           32                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.realview.energy_ctrl.pio          204                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.realview.ide.pio        80124                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.realview.ide-pciconf          261                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.realview.ethernet-pciconf          173                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.realview.pciconfig.pio          120                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total       151571                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.realview.ide.dma::system.iocache.cpu_side    122459952                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.realview.ide.dma::total    122459952                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                122611523                       # Cumulative packet size per connected master and slave (bytes)
system.cpu.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dstage2_mmu.stage2_tlb.hits              0                       # DTB hits
system.cpu.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.read_hits                   5534735889                       # DTB read hits
system.cpu.dtb.read_misses                   12826195                       # DTB read misses
system.cpu.dtb.write_hits                  5825493880                       # DTB write hits
system.cpu.dtb.write_misses                   2116486                       # DTB write misses
system.cpu.dtb.flush_tlb                           83                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_mva                    90115                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_entries                    26982                       # Number of entries that have been flushed from TLB
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.prefetch_faults                3771763                       # Number of TLB faults due to prefetch
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.perms_faults                     11661                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.read_accesses               5547562084                       # DTB read accesses
system.cpu.dtb.write_accesses              5827610366                       # DTB write accesses
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.hits                       11360229769                       # DTB hits
system.cpu.dtb.misses                        14942681                       # DTB misses
system.cpu.dtb.accesses                   11375172450                       # DTB accesses
system.cpu.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.istage2_mmu.stage2_tlb.hits              0                       # DTB hits
system.cpu.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.inst_hits                  32663676982                       # ITB inst hits
system.cpu.itb.inst_misses                    1003832                       # ITB inst misses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.itb.flush_tlb                           83                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_mva                    90115                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_entries                     5256                       # Number of entries that have been flushed from TLB
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.inst_accesses              32664680814                       # ITB inst accesses
system.cpu.itb.hits                       32663676982                       # DTB hits
system.cpu.itb.misses                         1003832                       # DTB misses
system.cpu.itb.accesses                   32664680814                       # DTB accesses
system.cpu.numCycles                      43095067675                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.committedInsts                 32183743125                       # Number of instructions committed
system.cpu.committedOps                   38569635018                       # Number of ops (including micro ops) committed
system.cpu.num_int_alu_accesses           34776428935                       # Number of integer alu accesses
system.cpu.num_fp_alu_accesses              249262204                       # Number of float alu accesses
system.cpu.num_func_calls                  1116362410                       # number of times a function call or return occured
system.cpu.num_conditional_control_insts   3508055986                       # number of instructions that are conditional controls
system.cpu.num_int_insts                  34776428935                       # number of integer instructions
system.cpu.num_fp_insts                     249262204                       # number of float instructions
system.cpu.num_int_register_reads         61106139081                       # number of times the integer registers were read
system.cpu.num_int_register_writes        23718781403                       # number of times the integer registers were written
system.cpu.num_fp_register_reads            532885991                       # number of times the floating registers were read
system.cpu.num_fp_register_writes           474865710                       # number of times the floating registers were written
system.cpu.num_cc_register_reads         115277188609                       # number of times the CC registers were read
system.cpu.num_cc_register_writes         13816874004                       # number of times the CC registers were written
system.cpu.num_mem_refs                   11688949762                       # number of memory refs
system.cpu.num_load_insts                  5735557055                       # Number of load instructions
system.cpu.num_store_insts                 5953392707                       # Number of store instructions
system.cpu.num_idle_cycles               4044477285.742806                       # Number of idle cycles
system.cpu.num_busy_cycles               39050590389.257195                       # Number of busy cycles
system.cpu.not_idle_fraction                 0.906150                       # Percentage of non-idle cycles
system.cpu.idle_fraction                     0.093850                       # Percentage of idle cycles
system.cpu.Branches                        4968265877                       # Number of branches fetched
system.cpu.op_class::No_OpClass                  3104      0.00%      0.00% # Class of executed instruction
system.cpu.op_class::IntAlu               26859320251     69.58%     69.58% # Class of executed instruction
system.cpu.op_class::IntMult                 35625537      0.09%     69.67% # Class of executed instruction
system.cpu.op_class::IntDiv                         0      0.00%     69.67% # Class of executed instruction
system.cpu.op_class::FloatAdd                14238230      0.04%     69.71% # Class of executed instruction
system.cpu.op_class::FloatCmp                       0      0.00%     69.71% # Class of executed instruction
system.cpu.op_class::FloatCvt                       0      0.00%     69.71% # Class of executed instruction
system.cpu.op_class::FloatMult                      0      0.00%     69.71% # Class of executed instruction
system.cpu.op_class::FloatDiv                       0      0.00%     69.71% # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0      0.00%     69.71% # Class of executed instruction
system.cpu.op_class::SimdAdd                   528455      0.00%     69.71% # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0      0.00%     69.71% # Class of executed instruction
system.cpu.op_class::SimdAlu                   302672      0.00%     69.71% # Class of executed instruction
system.cpu.op_class::SimdCmp                   116351      0.00%     69.71% # Class of executed instruction
system.cpu.op_class::SimdCvt                        0      0.00%     69.71% # Class of executed instruction
system.cpu.op_class::SimdMisc                  797223      0.00%     69.71% # Class of executed instruction
system.cpu.op_class::SimdMult                  375949      0.00%     69.71% # Class of executed instruction
system.cpu.op_class::SimdMultAcc               259419      0.00%     69.71% # Class of executed instruction
system.cpu.op_class::SimdShift                 365627      0.00%     69.71% # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0      0.00%     69.71% # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0      0.00%     69.71% # Class of executed instruction
system.cpu.op_class::SimdFloatAdd              236562      0.00%     69.71% # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0      0.00%     69.71% # Class of executed instruction
system.cpu.op_class::SimdFloatCmp              324878      0.00%     69.71% # Class of executed instruction
system.cpu.op_class::SimdFloatCvt              203984      0.00%     69.72% # Class of executed instruction
system.cpu.op_class::SimdFloatDiv               69801      0.00%     69.72% # Class of executed instruction
system.cpu.op_class::SimdFloatMisc            1537303      0.00%     69.72% # Class of executed instruction
system.cpu.op_class::SimdFloatMult             214459      0.00%     69.72% # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc          201802      0.00%     69.72% # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                780      0.00%     69.72% # Class of executed instruction
system.cpu.op_class::MemRead               5735557055     14.86%     84.58% # Class of executed instruction
system.cpu.op_class::MemWrite              5953392707     15.42%    100.00% # Class of executed instruction
system.cpu.op_class::IprAccess                      0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::total                38603672149                       # Class of executed instruction
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.quiesce                     9843                       # number of quiesce instructions executed
system.cpu.icache.tags.replacements         818286020                       # number of replacements
system.cpu.icache.tags.tagsinuse           255.995861                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs         31846388367                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs         818286276                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             38.918395                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle       10534688724                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::cpu.inst   255.995861                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::cpu.inst     0.999984                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.999984                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0          152                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1          104                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses       66147636462                       # Number of tag accesses
system.cpu.icache.tags.data_accesses      66147636462                       # Number of data accesses
system.cpu.icache.tags.total_evicted_lines    818286020                       # Number of total lines getting evicted
system.cpu.icache.tags.dead_lines            26886574                       # Number of dead lines getting evicted
system.cpu.icache.ReadReq_hits::cpu.inst  31846388367                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total     31846388367                       # number of ReadReq hits
system.cpu.icache.demand_hits::cpu.inst   31846388367                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total      31846388367                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::cpu.inst  31846388367                       # number of overall hits
system.cpu.icache.overall_hits::total     31846388367                       # number of overall hits
system.cpu.icache.ReadReq_misses::cpu.inst    818286576                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total     818286576                       # number of ReadReq misses
system.cpu.icache.demand_misses::cpu.inst    818286576                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total      818286576                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::cpu.inst    818286576                       # number of overall misses
system.cpu.icache.overall_misses::total     818286576                       # number of overall misses
system.cpu.icache.ReadReq_accesses::cpu.inst  32664674943                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total  32664674943                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::cpu.inst  32664674943                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total  32664674943                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::cpu.inst  32664674943                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total  32664674943                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::cpu.inst     0.025051                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.025051                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::cpu.inst     0.025051                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.025051                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::cpu.inst     0.025051                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.025051                       # miss rate for overall accesses
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.fast_writes                       0                       # number of fast writes performed
system.cpu.icache.cache_copies                      0                       # number of cache copies performed
system.cpu.icache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.dcache.tags.replacements         406061584                       # number of replacements
system.cpu.dcache.tags.tagsinuse           255.999874                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs         10875065512                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs         406061840                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             26.781796                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle          21036582                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::cpu.data   255.999874                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::cpu.data     1.000000                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     1.000000                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          131                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          123                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2            2                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses       22968316544                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses      22968316544                       # Number of data accesses
system.cpu.dcache.tags.total_evicted_lines    406061584                       # Number of total lines getting evicted
system.cpu.dcache.tags.dead_lines            73245880                       # Number of dead lines getting evicted
system.cpu.dcache.ReadReq_hits::cpu.data   5038910100                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total      5038910100                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::cpu.data   5549440159                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total     5549440159                       # number of WriteReq hits
system.cpu.dcache.SoftPFReq_hits::cpu.data    130287602                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total     130287602                       # number of SoftPFReq hits
system.cpu.dcache.LoadLockedReq_hits::cpu.data     77662587                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total     77662587                       # number of LoadLockedReq hits
system.cpu.dcache.StoreCondReq_hits::cpu.data     78720541                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total     78720541                       # number of StoreCondReq hits
system.cpu.dcache.demand_hits::cpu.data   10588350259                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total      10588350259                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::cpu.data  10718637861                       # number of overall hits
system.cpu.dcache.overall_hits::total     10718637861                       # number of overall hits
system.cpu.dcache.ReadReq_misses::cpu.data    259275490                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total     259275490                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::cpu.data    105527618                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total    105527618                       # number of WriteReq misses
system.cpu.dcache.SoftPFReq_misses::cpu.data     40181559                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total     40181559                       # number of SoftPFReq misses
system.cpu.dcache.LoadLockedReq_misses::cpu.data      1121696                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total      1121696                       # number of LoadLockedReq misses
system.cpu.dcache.demand_misses::cpu.data    364803108                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total      364803108                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::cpu.data    404984667                       # number of overall misses
system.cpu.dcache.overall_misses::total     404984667                       # number of overall misses
system.cpu.dcache.ReadReq_accesses::cpu.data   5298185590                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total   5298185590                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::cpu.data   5654967777                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total   5654967777                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::cpu.data    170469161                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total    170469161                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::cpu.data     78784283                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total     78784283                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::cpu.data     78720541                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total     78720541                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::cpu.data  10953153367                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total  10953153367                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::cpu.data  11123622528                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total  11123622528                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::cpu.data     0.048937                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.048937                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::cpu.data     0.018661                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.018661                       # miss rate for WriteReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::cpu.data     0.235712                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.235712                       # miss rate for SoftPFReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::cpu.data     0.014238                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.014238                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.demand_miss_rate::cpu.data     0.033306                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.033306                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::cpu.data     0.036408                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.036408                       # miss rate for overall accesses
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.fast_writes                       0                       # number of fast writes performed
system.cpu.dcache.cache_copies                      0                       # number of cache copies performed
system.cpu.dcache.writebacks::writebacks    164843528                       # number of writebacks
system.cpu.dcache.writebacks::total         164843528                       # number of writebacks
system.cpu.dcache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.iocache.tags.replacements              1921862                       # number of replacements
system.iocache.tags.tagsinuse               14.551498                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs              1921878                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        0                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle         521134126227                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::realview.ide    14.551498                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::realview.ide     0.909469                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total       0.909469                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::4           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses             17297334                       # Number of tag accesses
system.iocache.tags.data_accesses            17297334                       # Number of data accesses
system.iocache.tags.total_evicted_lines       1921862                       # Number of total lines getting evicted
system.iocache.tags.dead_lines                1921862                       # Number of dead lines getting evicted
system.iocache.WriteInvalidateReq_hits::realview.ide      1871328                       # number of WriteInvalidateReq hits
system.iocache.WriteInvalidateReq_hits::total      1871328                       # number of WriteInvalidateReq hits
system.iocache.ReadReq_misses::realview.ide        50598                       # number of ReadReq misses
system.iocache.ReadReq_misses::total            50598                       # number of ReadReq misses
system.iocache.demand_misses::realview.ide        50598                       # number of demand (read+write) misses
system.iocache.demand_misses::total             50598                       # number of demand (read+write) misses
system.iocache.overall_misses::realview.ide        50598                       # number of overall misses
system.iocache.overall_misses::total            50598                       # number of overall misses
system.iocache.ReadReq_accesses::realview.ide        50598                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_accesses::total          50598                       # number of ReadReq accesses(hits+misses)
system.iocache.WriteInvalidateReq_accesses::realview.ide      1871328                       # number of WriteInvalidateReq accesses(hits+misses)
system.iocache.WriteInvalidateReq_accesses::total      1871328                       # number of WriteInvalidateReq accesses(hits+misses)
system.iocache.demand_accesses::realview.ide        50598                       # number of demand (read+write) accesses
system.iocache.demand_accesses::total           50598                       # number of demand (read+write) accesses
system.iocache.overall_accesses::realview.ide        50598                       # number of overall (read+write) accesses
system.iocache.overall_accesses::total          50598                       # number of overall (read+write) accesses
system.iocache.ReadReq_miss_rate::realview.ide            1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_miss_rate::total             1                       # miss rate for ReadReq accesses
system.iocache.demand_miss_rate::realview.ide            1                       # miss rate for demand accesses
system.iocache.demand_miss_rate::total              1                       # miss rate for demand accesses
system.iocache.overall_miss_rate::realview.ide            1                       # miss rate for overall accesses
system.iocache.overall_miss_rate::total             1                       # miss rate for overall accesses
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.fast_writes                    1871328                       # number of fast writes performed
system.iocache.cache_copies                         0                       # number of cache copies performed
system.iocache.no_allocate_misses                   0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
