Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (lin64) Build 2708876 Wed Nov  6 21:39:14 MST 2019
| Date         : Fri Jul 23 01:02:47 2021
| Host         : Tars running 64-bit Ubuntu 18.04.4 LTS
| Command      : report_timing_summary -max_paths 10 -file convolution_timing_summary_routed.rpt -pb convolution_timing_summary_routed.pb -rpx convolution_timing_summary_routed.rpx -warn_on_violation
| Design       : convolution
| Device       : 7z010-clg400
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 20 register/latch pins with no clock driven by root clock pin: clk_5/clock_out_reg/Q (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: counter/counter_j/ok_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 138 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 10 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.353        0.000                      0                  622        0.163        0.000                      0                  622        3.500        0.000                       0                   324  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)         Period(ns)      Frequency(MHz)
-----        ------------         ----------      --------------
sys_clk_pin  {0.000 4.000}        8.000           125.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         0.353        0.000                      0                  613        0.163        0.000                      0                  613        3.500        0.000                       0                   324  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  sys_clk_pin        sys_clk_pin              2.218        0.000                      0                    9        0.512        0.000                      0                    9  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        0.353ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.163ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.353ns  (required time - arrival time)
  Source:                 conv1/rstl_mult_reg[7][0]/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            conv1/rstl_sum_reg[16]_rep__1/D
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin fall@12.000ns - sys_clk_pin fall@4.000ns)
  Data Path Delay:        7.298ns  (logic 3.412ns (46.750%)  route 3.886ns (53.250%))
  Logic Levels:           9  (CARRY4=5 LUT3=2 LUT4=2)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.878ns = ( 16.878 - 12.000 ) 
    Source Clock Delay      (SCD):    5.334ns = ( 9.334 - 4.000 ) 
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      4.000     4.000 f  
    K17                                               0.000     4.000 f  clk (IN)
                         net (fo=0)                   0.000     4.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     5.492 f  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     7.568    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     7.669 f  clk_IBUF_BUFG_inst/O
                         net (fo=327, routed)         1.665     9.334    conv1/clk_IBUF_BUFG
    SLICE_X28Y19         FDRE                                         r  conv1/rstl_mult_reg[7][0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y19         FDRE (Prop_fdre_C_Q)         0.524     9.858 r  conv1/rstl_mult_reg[7][0]/Q
                         net (fo=2, routed)           0.824    10.682    conv1/rstl_mult_reg[7][0]
    SLICE_X29Y19         LUT3 (Prop_lut3_I0_O)        0.150    10.832 r  conv1/rstl_sum[7]_i_29/O
                         net (fo=2, routed)           0.859    11.691    conv1/rstl_sum[7]_i_29_n_0
    SLICE_X29Y19         LUT4 (Prop_lut4_I3_O)        0.326    12.017 r  conv1/rstl_sum[7]_i_32/O
                         net (fo=1, routed)           0.000    12.017    conv1/rstl_sum[7]_i_32_n_0
    SLICE_X29Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.567 r  conv1/rstl_sum_reg[7]_i_12/CO[3]
                         net (fo=1, routed)           0.000    12.567    conv1/rstl_sum_reg[7]_i_12_n_0
    SLICE_X29Y20         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    12.880 r  conv1/rstl_sum_reg[11]_i_12/O[3]
                         net (fo=2, routed)           0.976    13.856    conv1/rstl_sum_reg[11]_i_12_n_4
    SLICE_X32Y22         LUT3 (Prop_lut3_I2_O)        0.332    14.188 r  conv1/rstl_sum[11]_i_5/O
                         net (fo=2, routed)           0.614    14.802    conv1/rstl_sum[11]_i_5_n_0
    SLICE_X32Y23         LUT4 (Prop_lut4_I3_O)        0.355    15.157 r  conv1/rstl_sum[11]_i_9/O
                         net (fo=1, routed)           0.000    15.157    conv1/rstl_sum[11]_i_9_n_0
    SLICE_X32Y23         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    15.670 r  conv1/rstl_sum_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.670    conv1/rstl_sum_reg[11]_i_1_n_0
    SLICE_X32Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.787 r  conv1/rstl_sum_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.009    15.796    conv1/rstl_sum_reg[15]_i_1_n_0
    SLICE_X32Y25         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.232    16.028 r  conv1/rstl_sum_reg[16]_rep_i_1/O[0]
                         net (fo=6, routed)           0.604    16.632    conv1/rstl_sum0[16]
    SLICE_X33Y25         FDRE                                         r  conv1/rstl_sum_reg[16]_rep__1/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                     12.000    12.000 f  
    K17                                               0.000    12.000 f  clk (IN)
                         net (fo=0)                   0.000    12.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421    13.421 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    15.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    15.392 f  clk_IBUF_BUFG_inst/O
                         net (fo=327, routed)         1.486    16.878    conv1/clk_IBUF_BUFG
    SLICE_X33Y25         FDRE                                         r  conv1/rstl_sum_reg[16]_rep__1/C  (IS_INVERTED)
                         clock pessimism              0.391    17.270    
                         clock uncertainty           -0.035    17.234    
    SLICE_X33Y25         FDRE (Setup_fdre_C_D)       -0.249    16.985    conv1/rstl_sum_reg[16]_rep__1
  -------------------------------------------------------------------
                         required time                         16.985    
                         arrival time                         -16.632    
  -------------------------------------------------------------------
                         slack                                  0.353    

Slack (MET) :             0.548ns  (required time - arrival time)
  Source:                 conv1/rstl_mult_reg[7][0]/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            conv1/rstl_sum_reg[16]_rep__0/D
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin fall@12.000ns - sys_clk_pin fall@4.000ns)
  Data Path Delay:        7.109ns  (logic 3.412ns (47.994%)  route 3.697ns (52.006%))
  Logic Levels:           9  (CARRY4=5 LUT3=2 LUT4=2)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.878ns = ( 16.878 - 12.000 ) 
    Source Clock Delay      (SCD):    5.334ns = ( 9.334 - 4.000 ) 
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      4.000     4.000 f  
    K17                                               0.000     4.000 f  clk (IN)
                         net (fo=0)                   0.000     4.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     5.492 f  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     7.568    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     7.669 f  clk_IBUF_BUFG_inst/O
                         net (fo=327, routed)         1.665     9.334    conv1/clk_IBUF_BUFG
    SLICE_X28Y19         FDRE                                         r  conv1/rstl_mult_reg[7][0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y19         FDRE (Prop_fdre_C_Q)         0.524     9.858 r  conv1/rstl_mult_reg[7][0]/Q
                         net (fo=2, routed)           0.824    10.682    conv1/rstl_mult_reg[7][0]
    SLICE_X29Y19         LUT3 (Prop_lut3_I0_O)        0.150    10.832 r  conv1/rstl_sum[7]_i_29/O
                         net (fo=2, routed)           0.859    11.691    conv1/rstl_sum[7]_i_29_n_0
    SLICE_X29Y19         LUT4 (Prop_lut4_I3_O)        0.326    12.017 r  conv1/rstl_sum[7]_i_32/O
                         net (fo=1, routed)           0.000    12.017    conv1/rstl_sum[7]_i_32_n_0
    SLICE_X29Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.567 r  conv1/rstl_sum_reg[7]_i_12/CO[3]
                         net (fo=1, routed)           0.000    12.567    conv1/rstl_sum_reg[7]_i_12_n_0
    SLICE_X29Y20         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    12.880 r  conv1/rstl_sum_reg[11]_i_12/O[3]
                         net (fo=2, routed)           0.976    13.856    conv1/rstl_sum_reg[11]_i_12_n_4
    SLICE_X32Y22         LUT3 (Prop_lut3_I2_O)        0.332    14.188 r  conv1/rstl_sum[11]_i_5/O
                         net (fo=2, routed)           0.614    14.802    conv1/rstl_sum[11]_i_5_n_0
    SLICE_X32Y23         LUT4 (Prop_lut4_I3_O)        0.355    15.157 r  conv1/rstl_sum[11]_i_9/O
                         net (fo=1, routed)           0.000    15.157    conv1/rstl_sum[11]_i_9_n_0
    SLICE_X32Y23         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    15.670 r  conv1/rstl_sum_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.670    conv1/rstl_sum_reg[11]_i_1_n_0
    SLICE_X32Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.787 r  conv1/rstl_sum_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.009    15.796    conv1/rstl_sum_reg[15]_i_1_n_0
    SLICE_X32Y25         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.232    16.028 r  conv1/rstl_sum_reg[16]_rep_i_1/O[0]
                         net (fo=6, routed)           0.415    16.443    conv1/rstl_sum0[16]
    SLICE_X33Y25         FDRE                                         r  conv1/rstl_sum_reg[16]_rep__0/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                     12.000    12.000 f  
    K17                                               0.000    12.000 f  clk (IN)
                         net (fo=0)                   0.000    12.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421    13.421 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    15.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    15.392 f  clk_IBUF_BUFG_inst/O
                         net (fo=327, routed)         1.486    16.878    conv1/clk_IBUF_BUFG
    SLICE_X33Y25         FDRE                                         r  conv1/rstl_sum_reg[16]_rep__0/C  (IS_INVERTED)
                         clock pessimism              0.391    17.270    
                         clock uncertainty           -0.035    17.234    
    SLICE_X33Y25         FDRE (Setup_fdre_C_D)       -0.243    16.991    conv1/rstl_sum_reg[16]_rep__0
  -------------------------------------------------------------------
                         required time                         16.991    
                         arrival time                         -16.443    
  -------------------------------------------------------------------
                         slack                                  0.548    

Slack (MET) :             0.560ns  (required time - arrival time)
  Source:                 conv1/rstl_mult_reg[7][0]/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            conv1/rstl_sum_reg[16]_rep__4/D
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin fall@12.000ns - sys_clk_pin fall@4.000ns)
  Data Path Delay:        7.109ns  (logic 3.412ns (47.994%)  route 3.697ns (52.006%))
  Logic Levels:           9  (CARRY4=5 LUT3=2 LUT4=2)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.878ns = ( 16.878 - 12.000 ) 
    Source Clock Delay      (SCD):    5.334ns = ( 9.334 - 4.000 ) 
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      4.000     4.000 f  
    K17                                               0.000     4.000 f  clk (IN)
                         net (fo=0)                   0.000     4.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     5.492 f  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     7.568    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     7.669 f  clk_IBUF_BUFG_inst/O
                         net (fo=327, routed)         1.665     9.334    conv1/clk_IBUF_BUFG
    SLICE_X28Y19         FDRE                                         r  conv1/rstl_mult_reg[7][0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y19         FDRE (Prop_fdre_C_Q)         0.524     9.858 r  conv1/rstl_mult_reg[7][0]/Q
                         net (fo=2, routed)           0.824    10.682    conv1/rstl_mult_reg[7][0]
    SLICE_X29Y19         LUT3 (Prop_lut3_I0_O)        0.150    10.832 r  conv1/rstl_sum[7]_i_29/O
                         net (fo=2, routed)           0.859    11.691    conv1/rstl_sum[7]_i_29_n_0
    SLICE_X29Y19         LUT4 (Prop_lut4_I3_O)        0.326    12.017 r  conv1/rstl_sum[7]_i_32/O
                         net (fo=1, routed)           0.000    12.017    conv1/rstl_sum[7]_i_32_n_0
    SLICE_X29Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.567 r  conv1/rstl_sum_reg[7]_i_12/CO[3]
                         net (fo=1, routed)           0.000    12.567    conv1/rstl_sum_reg[7]_i_12_n_0
    SLICE_X29Y20         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    12.880 r  conv1/rstl_sum_reg[11]_i_12/O[3]
                         net (fo=2, routed)           0.976    13.856    conv1/rstl_sum_reg[11]_i_12_n_4
    SLICE_X32Y22         LUT3 (Prop_lut3_I2_O)        0.332    14.188 r  conv1/rstl_sum[11]_i_5/O
                         net (fo=2, routed)           0.614    14.802    conv1/rstl_sum[11]_i_5_n_0
    SLICE_X32Y23         LUT4 (Prop_lut4_I3_O)        0.355    15.157 r  conv1/rstl_sum[11]_i_9/O
                         net (fo=1, routed)           0.000    15.157    conv1/rstl_sum[11]_i_9_n_0
    SLICE_X32Y23         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    15.670 r  conv1/rstl_sum_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.670    conv1/rstl_sum_reg[11]_i_1_n_0
    SLICE_X32Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.787 r  conv1/rstl_sum_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.009    15.796    conv1/rstl_sum_reg[15]_i_1_n_0
    SLICE_X32Y25         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.232    16.028 r  conv1/rstl_sum_reg[16]_rep_i_1/O[0]
                         net (fo=6, routed)           0.415    16.443    conv1/rstl_sum0[16]
    SLICE_X33Y25         FDRE                                         r  conv1/rstl_sum_reg[16]_rep__4/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                     12.000    12.000 f  
    K17                                               0.000    12.000 f  clk (IN)
                         net (fo=0)                   0.000    12.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421    13.421 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    15.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    15.392 f  clk_IBUF_BUFG_inst/O
                         net (fo=327, routed)         1.486    16.878    conv1/clk_IBUF_BUFG
    SLICE_X33Y25         FDRE                                         r  conv1/rstl_sum_reg[16]_rep__4/C  (IS_INVERTED)
                         clock pessimism              0.391    17.270    
                         clock uncertainty           -0.035    17.234    
    SLICE_X33Y25         FDRE (Setup_fdre_C_D)       -0.231    17.003    conv1/rstl_sum_reg[16]_rep__4
  -------------------------------------------------------------------
                         required time                         17.003    
                         arrival time                         -16.443    
  -------------------------------------------------------------------
                         slack                                  0.560    

Slack (MET) :             0.583ns  (required time - arrival time)
  Source:                 conv1/rstl_mult_reg[7][0]/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            conv1/rstl_sum_reg[16]_rep__3/D
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin fall@12.000ns - sys_clk_pin fall@4.000ns)
  Data Path Delay:        7.092ns  (logic 3.412ns (48.110%)  route 3.680ns (51.890%))
  Logic Levels:           9  (CARRY4=5 LUT3=2 LUT4=2)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.878ns = ( 16.878 - 12.000 ) 
    Source Clock Delay      (SCD):    5.334ns = ( 9.334 - 4.000 ) 
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      4.000     4.000 f  
    K17                                               0.000     4.000 f  clk (IN)
                         net (fo=0)                   0.000     4.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     5.492 f  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     7.568    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     7.669 f  clk_IBUF_BUFG_inst/O
                         net (fo=327, routed)         1.665     9.334    conv1/clk_IBUF_BUFG
    SLICE_X28Y19         FDRE                                         r  conv1/rstl_mult_reg[7][0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y19         FDRE (Prop_fdre_C_Q)         0.524     9.858 r  conv1/rstl_mult_reg[7][0]/Q
                         net (fo=2, routed)           0.824    10.682    conv1/rstl_mult_reg[7][0]
    SLICE_X29Y19         LUT3 (Prop_lut3_I0_O)        0.150    10.832 r  conv1/rstl_sum[7]_i_29/O
                         net (fo=2, routed)           0.859    11.691    conv1/rstl_sum[7]_i_29_n_0
    SLICE_X29Y19         LUT4 (Prop_lut4_I3_O)        0.326    12.017 r  conv1/rstl_sum[7]_i_32/O
                         net (fo=1, routed)           0.000    12.017    conv1/rstl_sum[7]_i_32_n_0
    SLICE_X29Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.567 r  conv1/rstl_sum_reg[7]_i_12/CO[3]
                         net (fo=1, routed)           0.000    12.567    conv1/rstl_sum_reg[7]_i_12_n_0
    SLICE_X29Y20         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    12.880 r  conv1/rstl_sum_reg[11]_i_12/O[3]
                         net (fo=2, routed)           0.976    13.856    conv1/rstl_sum_reg[11]_i_12_n_4
    SLICE_X32Y22         LUT3 (Prop_lut3_I2_O)        0.332    14.188 r  conv1/rstl_sum[11]_i_5/O
                         net (fo=2, routed)           0.614    14.802    conv1/rstl_sum[11]_i_5_n_0
    SLICE_X32Y23         LUT4 (Prop_lut4_I3_O)        0.355    15.157 r  conv1/rstl_sum[11]_i_9/O
                         net (fo=1, routed)           0.000    15.157    conv1/rstl_sum[11]_i_9_n_0
    SLICE_X32Y23         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    15.670 r  conv1/rstl_sum_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.670    conv1/rstl_sum_reg[11]_i_1_n_0
    SLICE_X32Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.787 r  conv1/rstl_sum_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.009    15.796    conv1/rstl_sum_reg[15]_i_1_n_0
    SLICE_X32Y25         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.232    16.028 r  conv1/rstl_sum_reg[16]_rep_i_1/O[0]
                         net (fo=6, routed)           0.398    16.426    conv1/rstl_sum0[16]
    SLICE_X33Y25         FDRE                                         r  conv1/rstl_sum_reg[16]_rep__3/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                     12.000    12.000 f  
    K17                                               0.000    12.000 f  clk (IN)
                         net (fo=0)                   0.000    12.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421    13.421 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    15.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    15.392 f  clk_IBUF_BUFG_inst/O
                         net (fo=327, routed)         1.486    16.878    conv1/clk_IBUF_BUFG
    SLICE_X33Y25         FDRE                                         r  conv1/rstl_sum_reg[16]_rep__3/C  (IS_INVERTED)
                         clock pessimism              0.391    17.270    
                         clock uncertainty           -0.035    17.234    
    SLICE_X33Y25         FDRE (Setup_fdre_C_D)       -0.226    17.008    conv1/rstl_sum_reg[16]_rep__3
  -------------------------------------------------------------------
                         required time                         17.008    
                         arrival time                         -16.426    
  -------------------------------------------------------------------
                         slack                                  0.583    

Slack (MET) :             0.624ns  (required time - arrival time)
  Source:                 conv1/quant/result10__1/CLK
                            (falling edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            conv1/quant/result1_reg/PCIN[0]
                            (falling edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin fall@12.000ns - sys_clk_pin fall@4.000ns)
  Data Path Delay:        5.923ns  (logic 5.919ns (99.932%)  route 0.004ns (0.068%))
  Logic Levels:           1  (DSP48E1=1)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.978ns = ( 16.978 - 12.000 ) 
    Source Clock Delay      (SCD):    5.421ns = ( 9.421 - 4.000 ) 
    Clock Pessimism Removal (CPR):    0.425ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      4.000     4.000 f  
    K17                                               0.000     4.000 f  clk (IN)
                         net (fo=0)                   0.000     4.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     5.492 f  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     7.568    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     7.669 f  clk_IBUF_BUFG_inst/O
                         net (fo=327, routed)         1.753     9.421    conv1/quant/result10__1_0
    DSP48_X1Y11          DSP48E1                                      r  conv1/quant/result10__1/CLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y11          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      4.206    13.627 r  conv1/quant/result10__1/PCOUT[47]
                         net (fo=1, routed)           0.002    13.629    conv1/quant/result10__1_n_106
    DSP48_X1Y12          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[0])
                                                      1.713    15.342 r  conv1/quant/result10__2/PCOUT[0]
                         net (fo=1, routed)           0.002    15.344    conv1/quant/result10__2_n_153
    DSP48_X1Y13          DSP48E1                                      r  conv1/quant/result1_reg/PCIN[0]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                     12.000    12.000 f  
    K17                                               0.000    12.000 f  clk (IN)
                         net (fo=0)                   0.000    12.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421    13.421 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    15.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    15.392 f  clk_IBUF_BUFG_inst/O
                         net (fo=327, routed)         1.586    16.978    conv1/quant/result10__1_0
    DSP48_X1Y13          DSP48E1                                      r  conv1/quant/result1_reg/CLK  (IS_INVERTED)
                         clock pessimism              0.425    17.403    
                         clock uncertainty           -0.035    17.368    
    DSP48_X1Y13          DSP48E1 (Setup_dsp48e1_CLK_PCIN[0])
                                                     -1.400    15.968    conv1/quant/result1_reg
  -------------------------------------------------------------------
                         required time                         15.968    
                         arrival time                         -15.344    
  -------------------------------------------------------------------
                         slack                                  0.624    

Slack (MET) :             0.624ns  (required time - arrival time)
  Source:                 conv1/quant/result10__1/CLK
                            (falling edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            conv1/quant/result1_reg/PCIN[10]
                            (falling edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin fall@12.000ns - sys_clk_pin fall@4.000ns)
  Data Path Delay:        5.923ns  (logic 5.919ns (99.932%)  route 0.004ns (0.068%))
  Logic Levels:           1  (DSP48E1=1)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.978ns = ( 16.978 - 12.000 ) 
    Source Clock Delay      (SCD):    5.421ns = ( 9.421 - 4.000 ) 
    Clock Pessimism Removal (CPR):    0.425ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      4.000     4.000 f  
    K17                                               0.000     4.000 f  clk (IN)
                         net (fo=0)                   0.000     4.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     5.492 f  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     7.568    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     7.669 f  clk_IBUF_BUFG_inst/O
                         net (fo=327, routed)         1.753     9.421    conv1/quant/result10__1_0
    DSP48_X1Y11          DSP48E1                                      r  conv1/quant/result10__1/CLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y11          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      4.206    13.627 r  conv1/quant/result10__1/PCOUT[47]
                         net (fo=1, routed)           0.002    13.629    conv1/quant/result10__1_n_106
    DSP48_X1Y12          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[10])
                                                      1.713    15.342 r  conv1/quant/result10__2/PCOUT[10]
                         net (fo=1, routed)           0.002    15.344    conv1/quant/result10__2_n_143
    DSP48_X1Y13          DSP48E1                                      r  conv1/quant/result1_reg/PCIN[10]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                     12.000    12.000 f  
    K17                                               0.000    12.000 f  clk (IN)
                         net (fo=0)                   0.000    12.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421    13.421 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    15.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    15.392 f  clk_IBUF_BUFG_inst/O
                         net (fo=327, routed)         1.586    16.978    conv1/quant/result10__1_0
    DSP48_X1Y13          DSP48E1                                      r  conv1/quant/result1_reg/CLK  (IS_INVERTED)
                         clock pessimism              0.425    17.403    
                         clock uncertainty           -0.035    17.368    
    DSP48_X1Y13          DSP48E1 (Setup_dsp48e1_CLK_PCIN[10])
                                                     -1.400    15.968    conv1/quant/result1_reg
  -------------------------------------------------------------------
                         required time                         15.968    
                         arrival time                         -15.344    
  -------------------------------------------------------------------
                         slack                                  0.624    

Slack (MET) :             0.624ns  (required time - arrival time)
  Source:                 conv1/quant/result10__1/CLK
                            (falling edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            conv1/quant/result1_reg/PCIN[11]
                            (falling edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin fall@12.000ns - sys_clk_pin fall@4.000ns)
  Data Path Delay:        5.923ns  (logic 5.919ns (99.932%)  route 0.004ns (0.068%))
  Logic Levels:           1  (DSP48E1=1)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.978ns = ( 16.978 - 12.000 ) 
    Source Clock Delay      (SCD):    5.421ns = ( 9.421 - 4.000 ) 
    Clock Pessimism Removal (CPR):    0.425ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      4.000     4.000 f  
    K17                                               0.000     4.000 f  clk (IN)
                         net (fo=0)                   0.000     4.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     5.492 f  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     7.568    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     7.669 f  clk_IBUF_BUFG_inst/O
                         net (fo=327, routed)         1.753     9.421    conv1/quant/result10__1_0
    DSP48_X1Y11          DSP48E1                                      r  conv1/quant/result10__1/CLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y11          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      4.206    13.627 r  conv1/quant/result10__1/PCOUT[47]
                         net (fo=1, routed)           0.002    13.629    conv1/quant/result10__1_n_106
    DSP48_X1Y12          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[11])
                                                      1.713    15.342 r  conv1/quant/result10__2/PCOUT[11]
                         net (fo=1, routed)           0.002    15.344    conv1/quant/result10__2_n_142
    DSP48_X1Y13          DSP48E1                                      r  conv1/quant/result1_reg/PCIN[11]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                     12.000    12.000 f  
    K17                                               0.000    12.000 f  clk (IN)
                         net (fo=0)                   0.000    12.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421    13.421 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    15.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    15.392 f  clk_IBUF_BUFG_inst/O
                         net (fo=327, routed)         1.586    16.978    conv1/quant/result10__1_0
    DSP48_X1Y13          DSP48E1                                      r  conv1/quant/result1_reg/CLK  (IS_INVERTED)
                         clock pessimism              0.425    17.403    
                         clock uncertainty           -0.035    17.368    
    DSP48_X1Y13          DSP48E1 (Setup_dsp48e1_CLK_PCIN[11])
                                                     -1.400    15.968    conv1/quant/result1_reg
  -------------------------------------------------------------------
                         required time                         15.968    
                         arrival time                         -15.344    
  -------------------------------------------------------------------
                         slack                                  0.624    

Slack (MET) :             0.624ns  (required time - arrival time)
  Source:                 conv1/quant/result10__1/CLK
                            (falling edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            conv1/quant/result1_reg/PCIN[12]
                            (falling edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin fall@12.000ns - sys_clk_pin fall@4.000ns)
  Data Path Delay:        5.923ns  (logic 5.919ns (99.932%)  route 0.004ns (0.068%))
  Logic Levels:           1  (DSP48E1=1)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.978ns = ( 16.978 - 12.000 ) 
    Source Clock Delay      (SCD):    5.421ns = ( 9.421 - 4.000 ) 
    Clock Pessimism Removal (CPR):    0.425ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      4.000     4.000 f  
    K17                                               0.000     4.000 f  clk (IN)
                         net (fo=0)                   0.000     4.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     5.492 f  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     7.568    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     7.669 f  clk_IBUF_BUFG_inst/O
                         net (fo=327, routed)         1.753     9.421    conv1/quant/result10__1_0
    DSP48_X1Y11          DSP48E1                                      r  conv1/quant/result10__1/CLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y11          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      4.206    13.627 r  conv1/quant/result10__1/PCOUT[47]
                         net (fo=1, routed)           0.002    13.629    conv1/quant/result10__1_n_106
    DSP48_X1Y12          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[12])
                                                      1.713    15.342 r  conv1/quant/result10__2/PCOUT[12]
                         net (fo=1, routed)           0.002    15.344    conv1/quant/result10__2_n_141
    DSP48_X1Y13          DSP48E1                                      r  conv1/quant/result1_reg/PCIN[12]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                     12.000    12.000 f  
    K17                                               0.000    12.000 f  clk (IN)
                         net (fo=0)                   0.000    12.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421    13.421 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    15.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    15.392 f  clk_IBUF_BUFG_inst/O
                         net (fo=327, routed)         1.586    16.978    conv1/quant/result10__1_0
    DSP48_X1Y13          DSP48E1                                      r  conv1/quant/result1_reg/CLK  (IS_INVERTED)
                         clock pessimism              0.425    17.403    
                         clock uncertainty           -0.035    17.368    
    DSP48_X1Y13          DSP48E1 (Setup_dsp48e1_CLK_PCIN[12])
                                                     -1.400    15.968    conv1/quant/result1_reg
  -------------------------------------------------------------------
                         required time                         15.968    
                         arrival time                         -15.344    
  -------------------------------------------------------------------
                         slack                                  0.624    

Slack (MET) :             0.624ns  (required time - arrival time)
  Source:                 conv1/quant/result10__1/CLK
                            (falling edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            conv1/quant/result1_reg/PCIN[13]
                            (falling edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin fall@12.000ns - sys_clk_pin fall@4.000ns)
  Data Path Delay:        5.923ns  (logic 5.919ns (99.932%)  route 0.004ns (0.068%))
  Logic Levels:           1  (DSP48E1=1)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.978ns = ( 16.978 - 12.000 ) 
    Source Clock Delay      (SCD):    5.421ns = ( 9.421 - 4.000 ) 
    Clock Pessimism Removal (CPR):    0.425ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      4.000     4.000 f  
    K17                                               0.000     4.000 f  clk (IN)
                         net (fo=0)                   0.000     4.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     5.492 f  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     7.568    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     7.669 f  clk_IBUF_BUFG_inst/O
                         net (fo=327, routed)         1.753     9.421    conv1/quant/result10__1_0
    DSP48_X1Y11          DSP48E1                                      r  conv1/quant/result10__1/CLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y11          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      4.206    13.627 r  conv1/quant/result10__1/PCOUT[47]
                         net (fo=1, routed)           0.002    13.629    conv1/quant/result10__1_n_106
    DSP48_X1Y12          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[13])
                                                      1.713    15.342 r  conv1/quant/result10__2/PCOUT[13]
                         net (fo=1, routed)           0.002    15.344    conv1/quant/result10__2_n_140
    DSP48_X1Y13          DSP48E1                                      r  conv1/quant/result1_reg/PCIN[13]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                     12.000    12.000 f  
    K17                                               0.000    12.000 f  clk (IN)
                         net (fo=0)                   0.000    12.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421    13.421 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    15.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    15.392 f  clk_IBUF_BUFG_inst/O
                         net (fo=327, routed)         1.586    16.978    conv1/quant/result10__1_0
    DSP48_X1Y13          DSP48E1                                      r  conv1/quant/result1_reg/CLK  (IS_INVERTED)
                         clock pessimism              0.425    17.403    
                         clock uncertainty           -0.035    17.368    
    DSP48_X1Y13          DSP48E1 (Setup_dsp48e1_CLK_PCIN[13])
                                                     -1.400    15.968    conv1/quant/result1_reg
  -------------------------------------------------------------------
                         required time                         15.968    
                         arrival time                         -15.344    
  -------------------------------------------------------------------
                         slack                                  0.624    

Slack (MET) :             0.624ns  (required time - arrival time)
  Source:                 conv1/quant/result10__1/CLK
                            (falling edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            conv1/quant/result1_reg/PCIN[14]
                            (falling edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin fall@12.000ns - sys_clk_pin fall@4.000ns)
  Data Path Delay:        5.923ns  (logic 5.919ns (99.932%)  route 0.004ns (0.068%))
  Logic Levels:           1  (DSP48E1=1)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.978ns = ( 16.978 - 12.000 ) 
    Source Clock Delay      (SCD):    5.421ns = ( 9.421 - 4.000 ) 
    Clock Pessimism Removal (CPR):    0.425ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      4.000     4.000 f  
    K17                                               0.000     4.000 f  clk (IN)
                         net (fo=0)                   0.000     4.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     5.492 f  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     7.568    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     7.669 f  clk_IBUF_BUFG_inst/O
                         net (fo=327, routed)         1.753     9.421    conv1/quant/result10__1_0
    DSP48_X1Y11          DSP48E1                                      r  conv1/quant/result10__1/CLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y11          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      4.206    13.627 r  conv1/quant/result10__1/PCOUT[47]
                         net (fo=1, routed)           0.002    13.629    conv1/quant/result10__1_n_106
    DSP48_X1Y12          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[14])
                                                      1.713    15.342 r  conv1/quant/result10__2/PCOUT[14]
                         net (fo=1, routed)           0.002    15.344    conv1/quant/result10__2_n_139
    DSP48_X1Y13          DSP48E1                                      r  conv1/quant/result1_reg/PCIN[14]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                     12.000    12.000 f  
    K17                                               0.000    12.000 f  clk (IN)
                         net (fo=0)                   0.000    12.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421    13.421 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    15.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    15.392 f  clk_IBUF_BUFG_inst/O
                         net (fo=327, routed)         1.586    16.978    conv1/quant/result10__1_0
    DSP48_X1Y13          DSP48E1                                      r  conv1/quant/result1_reg/CLK  (IS_INVERTED)
                         clock pessimism              0.425    17.403    
                         clock uncertainty           -0.035    17.368    
    DSP48_X1Y13          DSP48E1 (Setup_dsp48e1_CLK_PCIN[14])
                                                     -1.400    15.968    conv1/quant/result1_reg
  -------------------------------------------------------------------
                         required time                         15.968    
                         arrival time                         -15.344    
  -------------------------------------------------------------------
                         slack                                  0.624    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.163ns  (arrival time - required time)
  Source:                 conv1/quant/present_state_reg[1]/C
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            conv1/quant/next_state_reg[3]/D
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin fall@4.000ns - sys_clk_pin fall@4.000ns)
  Data Path Delay:        0.301ns  (logic 0.191ns (63.495%)  route 0.110ns (36.505%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.976ns = ( 5.976 - 4.000 ) 
    Source Clock Delay      (SCD):    1.464ns = ( 5.464 - 4.000 ) 
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      4.000     4.000 f  
    K17                                               0.000     4.000 f  clk (IN)
                         net (fo=0)                   0.000     4.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     4.260 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     4.887    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     4.913 f  clk_IBUF_BUFG_inst/O
                         net (fo=327, routed)         0.552     5.464    conv1/quant/clk_IBUF_BUFG
    SLICE_X25Y27         FDCE                                         r  conv1/quant/present_state_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y27         FDCE (Prop_fdce_C_Q)         0.146     5.610 r  conv1/quant/present_state_reg[1]/Q
                         net (fo=16, routed)          0.110     5.720    conv1/quant/present_state[1]
    SLICE_X24Y27         LUT5 (Prop_lut5_I4_O)        0.045     5.765 r  conv1/quant/next_state[3]_i_1/O
                         net (fo=1, routed)           0.000     5.765    conv1/quant/next_state[3]_i_1_n_0
    SLICE_X24Y27         FDRE                                         r  conv1/quant/next_state_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      4.000     4.000 f  
    K17                                               0.000     4.000 f  clk (IN)
                         net (fo=0)                   0.000     4.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     4.447 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     5.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     5.159 f  clk_IBUF_BUFG_inst/O
                         net (fo=327, routed)         0.817     5.976    conv1/quant/clk_IBUF_BUFG
    SLICE_X24Y27         FDRE                                         r  conv1/quant/next_state_reg[3]/C  (IS_INVERTED)
                         clock pessimism             -0.499     5.477    
    SLICE_X24Y27         FDRE (Hold_fdre_C_D)         0.125     5.602    conv1/quant/next_state_reg[3]
  -------------------------------------------------------------------
                         required time                         -5.602    
                         arrival time                           5.765    
  -------------------------------------------------------------------
                         slack                                  0.163    

Slack (MET) :             0.165ns  (arrival time - required time)
  Source:                 conv1/quant/present_state_reg[2]/C
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            conv1/quant/next_state_reg[1]/D
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin fall@4.000ns - sys_clk_pin fall@4.000ns)
  Data Path Delay:        0.303ns  (logic 0.191ns (63.089%)  route 0.112ns (36.911%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.976ns = ( 5.976 - 4.000 ) 
    Source Clock Delay      (SCD):    1.464ns = ( 5.464 - 4.000 ) 
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      4.000     4.000 f  
    K17                                               0.000     4.000 f  clk (IN)
                         net (fo=0)                   0.000     4.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     4.260 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     4.887    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     4.913 f  clk_IBUF_BUFG_inst/O
                         net (fo=327, routed)         0.552     5.464    conv1/quant/clk_IBUF_BUFG
    SLICE_X25Y27         FDCE                                         r  conv1/quant/present_state_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y27         FDCE (Prop_fdce_C_Q)         0.146     5.610 r  conv1/quant/present_state_reg[2]/Q
                         net (fo=16, routed)          0.112     5.722    conv1/quant/present_state[2]
    SLICE_X24Y27         LUT5 (Prop_lut5_I0_O)        0.045     5.767 r  conv1/quant/next_state[1]_i_1/O
                         net (fo=1, routed)           0.000     5.767    conv1/quant/next_state[1]_i_1_n_0
    SLICE_X24Y27         FDRE                                         r  conv1/quant/next_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      4.000     4.000 f  
    K17                                               0.000     4.000 f  clk (IN)
                         net (fo=0)                   0.000     4.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     4.447 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     5.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     5.159 f  clk_IBUF_BUFG_inst/O
                         net (fo=327, routed)         0.817     5.976    conv1/quant/clk_IBUF_BUFG
    SLICE_X24Y27         FDRE                                         r  conv1/quant/next_state_reg[1]/C  (IS_INVERTED)
                         clock pessimism             -0.499     5.477    
    SLICE_X24Y27         FDRE (Hold_fdre_C_D)         0.125     5.602    conv1/quant/next_state_reg[1]
  -------------------------------------------------------------------
                         required time                         -5.602    
                         arrival time                           5.767    
  -------------------------------------------------------------------
                         slack                                  0.165    

Slack (MET) :             0.165ns  (arrival time - required time)
  Source:                 conv1/quant/present_state_reg[1]/C
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            conv1/quant/next_state_reg[2]/D
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin fall@4.000ns - sys_clk_pin fall@4.000ns)
  Data Path Delay:        0.303ns  (logic 0.191ns (63.075%)  route 0.112ns (36.925%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.976ns = ( 5.976 - 4.000 ) 
    Source Clock Delay      (SCD):    1.464ns = ( 5.464 - 4.000 ) 
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      4.000     4.000 f  
    K17                                               0.000     4.000 f  clk (IN)
                         net (fo=0)                   0.000     4.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     4.260 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     4.887    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     4.913 f  clk_IBUF_BUFG_inst/O
                         net (fo=327, routed)         0.552     5.464    conv1/quant/clk_IBUF_BUFG
    SLICE_X25Y27         FDCE                                         r  conv1/quant/present_state_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y27         FDCE (Prop_fdce_C_Q)         0.146     5.610 r  conv1/quant/present_state_reg[1]/Q
                         net (fo=16, routed)          0.112     5.722    conv1/quant/present_state[1]
    SLICE_X24Y27         LUT5 (Prop_lut5_I3_O)        0.045     5.767 r  conv1/quant/next_state[2]_i_1/O
                         net (fo=1, routed)           0.000     5.767    conv1/quant/next_state[2]_i_1_n_0
    SLICE_X24Y27         FDRE                                         r  conv1/quant/next_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      4.000     4.000 f  
    K17                                               0.000     4.000 f  clk (IN)
                         net (fo=0)                   0.000     4.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     4.447 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     5.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     5.159 f  clk_IBUF_BUFG_inst/O
                         net (fo=327, routed)         0.817     5.976    conv1/quant/clk_IBUF_BUFG
    SLICE_X24Y27         FDRE                                         r  conv1/quant/next_state_reg[2]/C  (IS_INVERTED)
                         clock pessimism             -0.499     5.477    
    SLICE_X24Y27         FDRE (Hold_fdre_C_D)         0.125     5.602    conv1/quant/next_state_reg[2]
  -------------------------------------------------------------------
                         required time                         -5.602    
                         arrival time                           5.767    
  -------------------------------------------------------------------
                         slack                                  0.165    

Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 conv1/quant/present_state_reg[2]/C
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            conv1/quant/next_state_reg[0]/D
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin fall@4.000ns - sys_clk_pin fall@4.000ns)
  Data Path Delay:        0.305ns  (logic 0.191ns (62.675%)  route 0.114ns (37.325%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.976ns = ( 5.976 - 4.000 ) 
    Source Clock Delay      (SCD):    1.464ns = ( 5.464 - 4.000 ) 
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      4.000     4.000 f  
    K17                                               0.000     4.000 f  clk (IN)
                         net (fo=0)                   0.000     4.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     4.260 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     4.887    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     4.913 f  clk_IBUF_BUFG_inst/O
                         net (fo=327, routed)         0.552     5.464    conv1/quant/clk_IBUF_BUFG
    SLICE_X25Y27         FDCE                                         r  conv1/quant/present_state_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y27         FDCE (Prop_fdce_C_Q)         0.146     5.610 r  conv1/quant/present_state_reg[2]/Q
                         net (fo=16, routed)          0.114     5.724    conv1/quant/present_state[2]
    SLICE_X24Y27         LUT5 (Prop_lut5_I0_O)        0.045     5.769 r  conv1/quant/next_state[0]_i_1/O
                         net (fo=1, routed)           0.000     5.769    conv1/quant/next_state[0]_i_1_n_0
    SLICE_X24Y27         FDRE                                         r  conv1/quant/next_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      4.000     4.000 f  
    K17                                               0.000     4.000 f  clk (IN)
                         net (fo=0)                   0.000     4.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     4.447 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     5.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     5.159 f  clk_IBUF_BUFG_inst/O
                         net (fo=327, routed)         0.817     5.976    conv1/quant/clk_IBUF_BUFG
    SLICE_X24Y27         FDRE                                         r  conv1/quant/next_state_reg[0]/C  (IS_INVERTED)
                         clock pessimism             -0.499     5.477    
    SLICE_X24Y27         FDRE (Hold_fdre_C_D)         0.124     5.601    conv1/quant/next_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -5.601    
                         arrival time                           5.769    
  -------------------------------------------------------------------
                         slack                                  0.168    

Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 conv1/activation/aux_num2_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            conv1/activation/aux_num3_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.319ns  (logic 0.186ns (58.232%)  route 0.133ns (41.768%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  clk_IBUF_BUFG_inst/O
                         net (fo=327, routed)         0.557     1.469    conv1/activation/clk_IBUF_BUFG
    SLICE_X29Y30         FDRE                                         r  conv1/activation/aux_num2_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y30         FDRE (Prop_fdre_C_Q)         0.141     1.610 r  conv1/activation/aux_num2_reg[5]/Q
                         net (fo=1, routed)           0.133     1.744    conv1/activation/aux_num2[5]
    SLICE_X30Y29         LUT3 (Prop_lut3_I2_O)        0.045     1.789 r  conv1/activation/aux_num3[5]_i_1/O
                         net (fo=1, routed)           0.000     1.789    conv1/activation/aux_num3[5]_i_1_n_0
    SLICE_X30Y29         FDRE                                         r  conv1/activation/aux_num3_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=327, routed)         0.822     1.981    conv1/activation/clk_IBUF_BUFG
    SLICE_X30Y29         FDRE                                         r  conv1/activation/aux_num3_reg[5]/C
                         clock pessimism             -0.499     1.482    
    SLICE_X30Y29         FDRE (Hold_fdre_C_D)         0.121     1.603    conv1/activation/aux_num3_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.603    
                         arrival time                           1.789    
  -------------------------------------------------------------------
                         slack                                  0.185    

Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 conv1/quant/result2_reg[11]/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            conv1/quant/res1_reg[3]/D
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin fall@4.000ns - sys_clk_pin fall@4.000ns)
  Data Path Delay:        0.254ns  (logic 0.146ns (57.481%)  route 0.108ns (42.519%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns = ( 5.982 - 4.000 ) 
    Source Clock Delay      (SCD):    1.470ns = ( 5.470 - 4.000 ) 
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      4.000     4.000 f  
    K17                                               0.000     4.000 f  clk (IN)
                         net (fo=0)                   0.000     4.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     4.260 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     4.887    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     4.913 f  clk_IBUF_BUFG_inst/O
                         net (fo=327, routed)         0.558     5.470    conv1/quant/clk_IBUF_BUFG
    SLICE_X26Y31         FDRE                                         r  conv1/quant/result2_reg[11]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y31         FDRE (Prop_fdre_C_Q)         0.146     5.616 r  conv1/quant/result2_reg[11]/Q
                         net (fo=1, routed)           0.108     5.724    conv1/quant/result2[11]
    SLICE_X27Y30         FDRE                                         r  conv1/quant/res1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      4.000     4.000 f  
    K17                                               0.000     4.000 f  clk (IN)
                         net (fo=0)                   0.000     4.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     4.447 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     5.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     5.159 f  clk_IBUF_BUFG_inst/O
                         net (fo=327, routed)         0.823     5.982    conv1/quant/clk_IBUF_BUFG
    SLICE_X27Y30         FDRE                                         r  conv1/quant/res1_reg[3]/C  (IS_INVERTED)
                         clock pessimism             -0.499     5.483    
    SLICE_X27Y30         FDRE (Hold_fdre_C_D)         0.054     5.537    conv1/quant/res1_reg[3]
  -------------------------------------------------------------------
                         required time                         -5.537    
                         arrival time                           5.724    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.188ns  (arrival time - required time)
  Source:                 conv1/quant/result1_reg[12]__0/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            conv1/quant/result2_reg[15]/D
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin fall@4.000ns - sys_clk_pin fall@4.000ns)
  Data Path Delay:        0.313ns  (logic 0.256ns (81.663%)  route 0.057ns (18.337%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns = ( 5.984 - 4.000 ) 
    Source Clock Delay      (SCD):    1.471ns = ( 5.471 - 4.000 ) 
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      4.000     4.000 f  
    K17                                               0.000     4.000 f  clk (IN)
                         net (fo=0)                   0.000     4.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     4.260 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     4.887    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     4.913 f  clk_IBUF_BUFG_inst/O
                         net (fo=327, routed)         0.559     5.471    conv1/quant/clk_IBUF_BUFG
    SLICE_X27Y32         FDRE                                         r  conv1/quant/result1_reg[12]__0/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y32         FDRE (Prop_fdre_C_Q)         0.146     5.617 r  conv1/quant/result1_reg[12]__0/Q
                         net (fo=1, routed)           0.057     5.675    conv1/quant/result1_reg[12]__0_n_0
    SLICE_X26Y32         LUT2 (Prop_lut2_I1_O)        0.045     5.720 r  conv1/quant/result2[16]_i_4/O
                         net (fo=1, routed)           0.000     5.720    conv1/quant/result2[16]_i_4_n_0
    SLICE_X26Y32         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.065     5.785 r  conv1/quant/result2_reg[16]_i_2/O[1]
                         net (fo=1, routed)           0.000     5.785    conv1/quant/p_1_in[15]
    SLICE_X26Y32         FDRE                                         r  conv1/quant/result2_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      4.000     4.000 f  
    K17                                               0.000     4.000 f  clk (IN)
                         net (fo=0)                   0.000     4.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     4.447 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     5.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     5.159 f  clk_IBUF_BUFG_inst/O
                         net (fo=327, routed)         0.825     5.984    conv1/quant/clk_IBUF_BUFG
    SLICE_X26Y32         FDRE                                         r  conv1/quant/result2_reg[15]/C  (IS_INVERTED)
                         clock pessimism             -0.500     5.484    
    SLICE_X26Y32         FDRE (Hold_fdre_C_D)         0.112     5.596    conv1/quant/result2_reg[15]
  -------------------------------------------------------------------
                         required time                         -5.596    
                         arrival time                           5.785    
  -------------------------------------------------------------------
                         slack                                  0.188    

Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 conv1/activation/FSM_onehot_present_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            conv1/activation/FSM_onehot_next_state_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.275ns  (logic 0.141ns (51.203%)  route 0.134ns (48.797%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  clk_IBUF_BUFG_inst/O
                         net (fo=327, routed)         0.556     1.468    conv1/activation/clk_IBUF_BUFG
    SLICE_X31Y29         FDCE                                         r  conv1/activation/FSM_onehot_present_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y29         FDCE (Prop_fdce_C_Q)         0.141     1.609 r  conv1/activation/FSM_onehot_present_state_reg[1]/Q
                         net (fo=4, routed)           0.134     1.744    conv1/activation/FSM_onehot_present_state_reg_n_0_[1]
    SLICE_X29Y29         FDRE                                         r  conv1/activation/FSM_onehot_next_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=327, routed)         0.822     1.981    conv1/activation/clk_IBUF_BUFG
    SLICE_X29Y29         FDRE                                         r  conv1/activation/FSM_onehot_next_state_reg[2]/C
                         clock pessimism             -0.499     1.482    
    SLICE_X29Y29         FDRE (Hold_fdre_C_D)         0.070     1.552    conv1/activation/FSM_onehot_next_state_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.552    
                         arrival time                           1.744    
  -------------------------------------------------------------------
                         slack                                  0.191    

Slack (MET) :             0.202ns  (arrival time - required time)
  Source:                 conv1/quant/next_state_reg[3]/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            conv1/quant/present_state_reg[3]/D
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin fall@4.000ns - sys_clk_pin fall@4.000ns)
  Data Path Delay:        0.294ns  (logic 0.167ns (56.750%)  route 0.127ns (43.249%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.976ns = ( 5.976 - 4.000 ) 
    Source Clock Delay      (SCD):    1.464ns = ( 5.464 - 4.000 ) 
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      4.000     4.000 f  
    K17                                               0.000     4.000 f  clk (IN)
                         net (fo=0)                   0.000     4.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     4.260 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     4.887    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     4.913 f  clk_IBUF_BUFG_inst/O
                         net (fo=327, routed)         0.552     5.464    conv1/quant/clk_IBUF_BUFG
    SLICE_X24Y27         FDRE                                         r  conv1/quant/next_state_reg[3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y27         FDRE (Prop_fdre_C_Q)         0.167     5.631 r  conv1/quant/next_state_reg[3]/Q
                         net (fo=2, routed)           0.127     5.758    conv1/quant/next_state[3]
    SLICE_X25Y27         FDCE                                         r  conv1/quant/present_state_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      4.000     4.000 f  
    K17                                               0.000     4.000 f  clk (IN)
                         net (fo=0)                   0.000     4.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     4.447 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     5.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     5.159 f  clk_IBUF_BUFG_inst/O
                         net (fo=327, routed)         0.817     5.976    conv1/quant/clk_IBUF_BUFG
    SLICE_X25Y27         FDCE                                         r  conv1/quant/present_state_reg[3]/C  (IS_INVERTED)
                         clock pessimism             -0.499     5.477    
    SLICE_X25Y27         FDCE (Hold_fdce_C_D)         0.079     5.556    conv1/quant/present_state_reg[3]
  -------------------------------------------------------------------
                         required time                         -5.556    
                         arrival time                           5.758    
  -------------------------------------------------------------------
                         slack                                  0.202    

Slack (MET) :             0.204ns  (arrival time - required time)
  Source:                 conv1/activation/aux_num2_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            conv1/activation/aux_num3_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.350ns  (logic 0.189ns (54.003%)  route 0.161ns (45.997%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.467ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  clk_IBUF_BUFG_inst/O
                         net (fo=327, routed)         0.555     1.467    conv1/activation/clk_IBUF_BUFG
    SLICE_X29Y28         FDRE                                         r  conv1/activation/aux_num2_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y28         FDRE (Prop_fdre_C_Q)         0.141     1.608 r  conv1/activation/aux_num2_reg[7]/Q
                         net (fo=8, routed)           0.161     1.769    conv1/activation/aux_num2[7]
    SLICE_X30Y29         LUT3 (Prop_lut3_I0_O)        0.048     1.817 r  conv1/activation/aux_num3[4]_i_1/O
                         net (fo=1, routed)           0.000     1.817    conv1/activation/aux_num3[4]_i_1_n_0
    SLICE_X30Y29         FDRE                                         r  conv1/activation/aux_num3_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=327, routed)         0.822     1.981    conv1/activation/clk_IBUF_BUFG
    SLICE_X30Y29         FDRE                                         r  conv1/activation/aux_num3_reg[4]/C
                         clock pessimism             -0.499     1.482    
    SLICE_X30Y29         FDRE (Hold_fdre_C_D)         0.131     1.613    conv1/activation/aux_num3_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.613    
                         arrival time                           1.817    
  -------------------------------------------------------------------
                         slack                                  0.204    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { clk }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     DSP48E1/CLK  n/a            3.884         8.000       4.116      DSP48_X1Y13     conv1/quant/result1_reg/CLK
Min Period        n/a     BUFG/I       n/a            2.155         8.000       5.845      BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C       n/a            1.000         8.000       7.000      SLICE_X26Y18    clk_5/clock_out_reg/C
Min Period        n/a     FDRE/C       n/a            1.000         8.000       7.000      SLICE_X27Y17    clk_5/counter_reg[0]/C
Min Period        n/a     FDRE/C       n/a            1.000         8.000       7.000      SLICE_X27Y19    clk_5/counter_reg[10]/C
Min Period        n/a     FDRE/C       n/a            1.000         8.000       7.000      SLICE_X27Y19    clk_5/counter_reg[11]/C
Min Period        n/a     FDRE/C       n/a            1.000         8.000       7.000      SLICE_X27Y20    clk_5/counter_reg[12]/C
Min Period        n/a     FDRE/C       n/a            1.000         8.000       7.000      SLICE_X28Y31    conv1/quant/result1_reg[0]__0/C
Min Period        n/a     FDRE/C       n/a            1.000         8.000       7.000      SLICE_X27Y32    conv1/quant/result1_reg[10]__0/C
Min Period        n/a     FDRE/C       n/a            1.000         8.000       7.000      SLICE_X27Y32    conv1/quant/result1_reg[11]__0/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         4.000       3.500      SLICE_X27Y19    clk_5/counter_reg[10]/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         4.000       3.500      SLICE_X27Y19    clk_5/counter_reg[11]/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         4.000       3.500      SLICE_X27Y20    clk_5/counter_reg[12]/C
Low Pulse Width   Fast    FDRE/C       n/a            0.500         4.000       3.500      SLICE_X27Y20    clk_5/counter_reg[12]/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         4.000       3.500      SLICE_X28Y31    conv1/quant/result1_reg[0]__0/C
Low Pulse Width   Fast    FDRE/C       n/a            0.500         4.000       3.500      SLICE_X28Y31    conv1/quant/result1_reg[0]__0/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         4.000       3.500      SLICE_X27Y32    conv1/quant/result1_reg[10]__0/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         4.000       3.500      SLICE_X27Y32    conv1/quant/result1_reg[11]__0/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         4.000       3.500      SLICE_X27Y32    conv1/quant/result1_reg[12]__0/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         4.000       3.500      SLICE_X27Y32    conv1/quant/result1_reg[13]__0/C
High Pulse Width  Slow    FDRE/C       n/a            0.500         4.000       3.500      SLICE_X26Y18    clk_5/clock_out_reg/C
High Pulse Width  Fast    FDRE/C       n/a            0.500         4.000       3.500      SLICE_X26Y18    clk_5/clock_out_reg/C
High Pulse Width  Slow    FDRE/C       n/a            0.500         4.000       3.500      SLICE_X27Y17    clk_5/counter_reg[0]/C
High Pulse Width  Fast    FDRE/C       n/a            0.500         4.000       3.500      SLICE_X27Y19    clk_5/counter_reg[10]/C
High Pulse Width  Fast    FDRE/C       n/a            0.500         4.000       3.500      SLICE_X27Y19    clk_5/counter_reg[11]/C
High Pulse Width  Slow    FDRE/C       n/a            0.500         4.000       3.500      SLICE_X27Y17    clk_5/counter_reg[1]/C
High Pulse Width  Slow    FDRE/C       n/a            0.500         4.000       3.500      SLICE_X27Y22    clk_5/counter_reg[20]/C
High Pulse Width  Slow    FDRE/C       n/a            0.500         4.000       3.500      SLICE_X27Y22    clk_5/counter_reg[21]/C
High Pulse Width  Slow    FDRE/C       n/a            0.500         4.000       3.500      SLICE_X27Y22    clk_5/counter_reg[22]/C
High Pulse Width  Slow    FDRE/C       n/a            0.500         4.000       3.500      SLICE_X26Y30    conv1/quant/result2_reg[0]/C



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        2.218ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.512ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.218ns  (required time - arrival time)
  Source:                 conv1/rst_relu_reg/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            conv1/activation/FSM_onehot_present_state_reg[1]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin fall@4.000ns)
  Data Path Delay:        1.111ns  (logic 0.422ns (37.988%)  route 0.689ns (62.012%))
  Logic Levels:           0  
  Clock Path Skew:        -0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.883ns = ( 12.883 - 8.000 ) 
    Source Clock Delay      (SCD):    5.331ns = ( 9.331 - 4.000 ) 
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      4.000     4.000 f  
    K17                                               0.000     4.000 f  clk (IN)
                         net (fo=0)                   0.000     4.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     5.492 f  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     7.568    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     7.669 f  clk_IBUF_BUFG_inst/O
                         net (fo=327, routed)         1.662     9.331    conv1/clk_IBUF_BUFG
    SLICE_X27Y28         FDRE                                         r  conv1/rst_relu_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y28         FDRE (Prop_fdre_C_Q)         0.422     9.753 f  conv1/rst_relu_reg/Q
                         net (fo=6, routed)           0.689    10.442    conv1/activation/AR[0]
    SLICE_X31Y29         FDCE                                         f  conv1/activation/FSM_onehot_present_state_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    K17                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=327, routed)         1.491    12.883    conv1/activation/clk_IBUF_BUFG
    SLICE_X31Y29         FDCE                                         r  conv1/activation/FSM_onehot_present_state_reg[1]/C
                         clock pessimism              0.391    13.275    
                         clock uncertainty           -0.035    13.239    
    SLICE_X31Y29         FDCE (Recov_fdce_C_CLR)     -0.580    12.659    conv1/activation/FSM_onehot_present_state_reg[1]
  -------------------------------------------------------------------
                         required time                         12.659    
                         arrival time                         -10.442    
  -------------------------------------------------------------------
                         slack                                  2.218    

Slack (MET) :             2.218ns  (required time - arrival time)
  Source:                 conv1/rst_relu_reg/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            conv1/activation/FSM_onehot_present_state_reg[2]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin fall@4.000ns)
  Data Path Delay:        1.111ns  (logic 0.422ns (37.988%)  route 0.689ns (62.012%))
  Logic Levels:           0  
  Clock Path Skew:        -0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.883ns = ( 12.883 - 8.000 ) 
    Source Clock Delay      (SCD):    5.331ns = ( 9.331 - 4.000 ) 
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      4.000     4.000 f  
    K17                                               0.000     4.000 f  clk (IN)
                         net (fo=0)                   0.000     4.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     5.492 f  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     7.568    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     7.669 f  clk_IBUF_BUFG_inst/O
                         net (fo=327, routed)         1.662     9.331    conv1/clk_IBUF_BUFG
    SLICE_X27Y28         FDRE                                         r  conv1/rst_relu_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y28         FDRE (Prop_fdre_C_Q)         0.422     9.753 f  conv1/rst_relu_reg/Q
                         net (fo=6, routed)           0.689    10.442    conv1/activation/AR[0]
    SLICE_X31Y29         FDCE                                         f  conv1/activation/FSM_onehot_present_state_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    K17                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=327, routed)         1.491    12.883    conv1/activation/clk_IBUF_BUFG
    SLICE_X31Y29         FDCE                                         r  conv1/activation/FSM_onehot_present_state_reg[2]/C
                         clock pessimism              0.391    13.275    
                         clock uncertainty           -0.035    13.239    
    SLICE_X31Y29         FDCE (Recov_fdce_C_CLR)     -0.580    12.659    conv1/activation/FSM_onehot_present_state_reg[2]
  -------------------------------------------------------------------
                         required time                         12.659    
                         arrival time                         -10.442    
  -------------------------------------------------------------------
                         slack                                  2.218    

Slack (MET) :             2.218ns  (required time - arrival time)
  Source:                 conv1/rst_relu_reg/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            conv1/activation/FSM_onehot_present_state_reg[3]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin fall@4.000ns)
  Data Path Delay:        1.111ns  (logic 0.422ns (37.988%)  route 0.689ns (62.012%))
  Logic Levels:           0  
  Clock Path Skew:        -0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.883ns = ( 12.883 - 8.000 ) 
    Source Clock Delay      (SCD):    5.331ns = ( 9.331 - 4.000 ) 
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      4.000     4.000 f  
    K17                                               0.000     4.000 f  clk (IN)
                         net (fo=0)                   0.000     4.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     5.492 f  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     7.568    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     7.669 f  clk_IBUF_BUFG_inst/O
                         net (fo=327, routed)         1.662     9.331    conv1/clk_IBUF_BUFG
    SLICE_X27Y28         FDRE                                         r  conv1/rst_relu_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y28         FDRE (Prop_fdre_C_Q)         0.422     9.753 f  conv1/rst_relu_reg/Q
                         net (fo=6, routed)           0.689    10.442    conv1/activation/AR[0]
    SLICE_X31Y29         FDCE                                         f  conv1/activation/FSM_onehot_present_state_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    K17                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=327, routed)         1.491    12.883    conv1/activation/clk_IBUF_BUFG
    SLICE_X31Y29         FDCE                                         r  conv1/activation/FSM_onehot_present_state_reg[3]/C
                         clock pessimism              0.391    13.275    
                         clock uncertainty           -0.035    13.239    
    SLICE_X31Y29         FDCE (Recov_fdce_C_CLR)     -0.580    12.659    conv1/activation/FSM_onehot_present_state_reg[3]
  -------------------------------------------------------------------
                         required time                         12.659    
                         arrival time                         -10.442    
  -------------------------------------------------------------------
                         slack                                  2.218    

Slack (MET) :             2.218ns  (required time - arrival time)
  Source:                 conv1/rst_relu_reg/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            conv1/activation/FSM_onehot_present_state_reg[4]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin fall@4.000ns)
  Data Path Delay:        1.111ns  (logic 0.422ns (37.988%)  route 0.689ns (62.012%))
  Logic Levels:           0  
  Clock Path Skew:        -0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.883ns = ( 12.883 - 8.000 ) 
    Source Clock Delay      (SCD):    5.331ns = ( 9.331 - 4.000 ) 
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      4.000     4.000 f  
    K17                                               0.000     4.000 f  clk (IN)
                         net (fo=0)                   0.000     4.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     5.492 f  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     7.568    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     7.669 f  clk_IBUF_BUFG_inst/O
                         net (fo=327, routed)         1.662     9.331    conv1/clk_IBUF_BUFG
    SLICE_X27Y28         FDRE                                         r  conv1/rst_relu_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y28         FDRE (Prop_fdre_C_Q)         0.422     9.753 f  conv1/rst_relu_reg/Q
                         net (fo=6, routed)           0.689    10.442    conv1/activation/AR[0]
    SLICE_X31Y29         FDCE                                         f  conv1/activation/FSM_onehot_present_state_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    K17                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=327, routed)         1.491    12.883    conv1/activation/clk_IBUF_BUFG
    SLICE_X31Y29         FDCE                                         r  conv1/activation/FSM_onehot_present_state_reg[4]/C
                         clock pessimism              0.391    13.275    
                         clock uncertainty           -0.035    13.239    
    SLICE_X31Y29         FDCE (Recov_fdce_C_CLR)     -0.580    12.659    conv1/activation/FSM_onehot_present_state_reg[4]
  -------------------------------------------------------------------
                         required time                         12.659    
                         arrival time                         -10.442    
  -------------------------------------------------------------------
                         slack                                  2.218    

Slack (MET) :             2.264ns  (required time - arrival time)
  Source:                 conv1/rst_relu_reg/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            conv1/activation/FSM_onehot_present_state_reg[0]/PRE
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin fall@4.000ns)
  Data Path Delay:        1.111ns  (logic 0.422ns (37.988%)  route 0.689ns (62.012%))
  Logic Levels:           0  
  Clock Path Skew:        -0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.883ns = ( 12.883 - 8.000 ) 
    Source Clock Delay      (SCD):    5.331ns = ( 9.331 - 4.000 ) 
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      4.000     4.000 f  
    K17                                               0.000     4.000 f  clk (IN)
                         net (fo=0)                   0.000     4.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     5.492 f  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     7.568    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     7.669 f  clk_IBUF_BUFG_inst/O
                         net (fo=327, routed)         1.662     9.331    conv1/clk_IBUF_BUFG
    SLICE_X27Y28         FDRE                                         r  conv1/rst_relu_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y28         FDRE (Prop_fdre_C_Q)         0.422     9.753 f  conv1/rst_relu_reg/Q
                         net (fo=6, routed)           0.689    10.442    conv1/activation/AR[0]
    SLICE_X31Y29         FDPE                                         f  conv1/activation/FSM_onehot_present_state_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    K17                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=327, routed)         1.491    12.883    conv1/activation/clk_IBUF_BUFG
    SLICE_X31Y29         FDPE                                         r  conv1/activation/FSM_onehot_present_state_reg[0]/C
                         clock pessimism              0.391    13.275    
                         clock uncertainty           -0.035    13.239    
    SLICE_X31Y29         FDPE (Recov_fdpe_C_PRE)     -0.534    12.705    conv1/activation/FSM_onehot_present_state_reg[0]
  -------------------------------------------------------------------
                         required time                         12.705    
                         arrival time                         -10.442    
  -------------------------------------------------------------------
                         slack                                  2.264    

Slack (MET) :             6.320ns  (required time - arrival time)
  Source:                 conv1/rst_quant_reg/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            conv1/quant/present_state_reg[0]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin fall@12.000ns - sys_clk_pin fall@4.000ns)
  Data Path Delay:        1.180ns  (logic 0.459ns (38.898%)  route 0.721ns (61.102%))
  Logic Levels:           0  
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.877ns = ( 16.876 - 12.000 ) 
    Source Clock Delay      (SCD):    5.331ns = ( 9.331 - 4.000 ) 
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      4.000     4.000 f  
    K17                                               0.000     4.000 f  clk (IN)
                         net (fo=0)                   0.000     4.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     5.492 f  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     7.568    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     7.669 f  clk_IBUF_BUFG_inst/O
                         net (fo=327, routed)         1.662     9.331    conv1/clk_IBUF_BUFG
    SLICE_X27Y28         FDRE                                         r  conv1/rst_quant_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y28         FDRE (Prop_fdre_C_Q)         0.459     9.790 f  conv1/rst_quant_reg/Q
                         net (fo=5, routed)           0.721    10.511    conv1/quant/AR[0]
    SLICE_X25Y27         FDCE                                         f  conv1/quant/present_state_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                     12.000    12.000 f  
    K17                                               0.000    12.000 f  clk (IN)
                         net (fo=0)                   0.000    12.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421    13.421 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    15.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    15.392 f  clk_IBUF_BUFG_inst/O
                         net (fo=327, routed)         1.484    16.876    conv1/quant/clk_IBUF_BUFG
    SLICE_X25Y27         FDCE                                         r  conv1/quant/present_state_reg[0]/C  (IS_INVERTED)
                         clock pessimism              0.391    17.268    
                         clock uncertainty           -0.035    17.232    
    SLICE_X25Y27         FDCE (Recov_fdce_C_CLR)     -0.402    16.830    conv1/quant/present_state_reg[0]
  -------------------------------------------------------------------
                         required time                         16.830    
                         arrival time                         -10.511    
  -------------------------------------------------------------------
                         slack                                  6.320    

Slack (MET) :             6.320ns  (required time - arrival time)
  Source:                 conv1/rst_quant_reg/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            conv1/quant/present_state_reg[1]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin fall@12.000ns - sys_clk_pin fall@4.000ns)
  Data Path Delay:        1.180ns  (logic 0.459ns (38.898%)  route 0.721ns (61.102%))
  Logic Levels:           0  
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.877ns = ( 16.876 - 12.000 ) 
    Source Clock Delay      (SCD):    5.331ns = ( 9.331 - 4.000 ) 
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      4.000     4.000 f  
    K17                                               0.000     4.000 f  clk (IN)
                         net (fo=0)                   0.000     4.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     5.492 f  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     7.568    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     7.669 f  clk_IBUF_BUFG_inst/O
                         net (fo=327, routed)         1.662     9.331    conv1/clk_IBUF_BUFG
    SLICE_X27Y28         FDRE                                         r  conv1/rst_quant_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y28         FDRE (Prop_fdre_C_Q)         0.459     9.790 f  conv1/rst_quant_reg/Q
                         net (fo=5, routed)           0.721    10.511    conv1/quant/AR[0]
    SLICE_X25Y27         FDCE                                         f  conv1/quant/present_state_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                     12.000    12.000 f  
    K17                                               0.000    12.000 f  clk (IN)
                         net (fo=0)                   0.000    12.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421    13.421 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    15.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    15.392 f  clk_IBUF_BUFG_inst/O
                         net (fo=327, routed)         1.484    16.876    conv1/quant/clk_IBUF_BUFG
    SLICE_X25Y27         FDCE                                         r  conv1/quant/present_state_reg[1]/C  (IS_INVERTED)
                         clock pessimism              0.391    17.268    
                         clock uncertainty           -0.035    17.232    
    SLICE_X25Y27         FDCE (Recov_fdce_C_CLR)     -0.402    16.830    conv1/quant/present_state_reg[1]
  -------------------------------------------------------------------
                         required time                         16.830    
                         arrival time                         -10.511    
  -------------------------------------------------------------------
                         slack                                  6.320    

Slack (MET) :             6.320ns  (required time - arrival time)
  Source:                 conv1/rst_quant_reg/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            conv1/quant/present_state_reg[2]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin fall@12.000ns - sys_clk_pin fall@4.000ns)
  Data Path Delay:        1.180ns  (logic 0.459ns (38.898%)  route 0.721ns (61.102%))
  Logic Levels:           0  
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.877ns = ( 16.876 - 12.000 ) 
    Source Clock Delay      (SCD):    5.331ns = ( 9.331 - 4.000 ) 
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      4.000     4.000 f  
    K17                                               0.000     4.000 f  clk (IN)
                         net (fo=0)                   0.000     4.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     5.492 f  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     7.568    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     7.669 f  clk_IBUF_BUFG_inst/O
                         net (fo=327, routed)         1.662     9.331    conv1/clk_IBUF_BUFG
    SLICE_X27Y28         FDRE                                         r  conv1/rst_quant_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y28         FDRE (Prop_fdre_C_Q)         0.459     9.790 f  conv1/rst_quant_reg/Q
                         net (fo=5, routed)           0.721    10.511    conv1/quant/AR[0]
    SLICE_X25Y27         FDCE                                         f  conv1/quant/present_state_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                     12.000    12.000 f  
    K17                                               0.000    12.000 f  clk (IN)
                         net (fo=0)                   0.000    12.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421    13.421 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    15.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    15.392 f  clk_IBUF_BUFG_inst/O
                         net (fo=327, routed)         1.484    16.876    conv1/quant/clk_IBUF_BUFG
    SLICE_X25Y27         FDCE                                         r  conv1/quant/present_state_reg[2]/C  (IS_INVERTED)
                         clock pessimism              0.391    17.268    
                         clock uncertainty           -0.035    17.232    
    SLICE_X25Y27         FDCE (Recov_fdce_C_CLR)     -0.402    16.830    conv1/quant/present_state_reg[2]
  -------------------------------------------------------------------
                         required time                         16.830    
                         arrival time                         -10.511    
  -------------------------------------------------------------------
                         slack                                  6.320    

Slack (MET) :             6.320ns  (required time - arrival time)
  Source:                 conv1/rst_quant_reg/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            conv1/quant/present_state_reg[3]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin fall@12.000ns - sys_clk_pin fall@4.000ns)
  Data Path Delay:        1.180ns  (logic 0.459ns (38.898%)  route 0.721ns (61.102%))
  Logic Levels:           0  
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.877ns = ( 16.876 - 12.000 ) 
    Source Clock Delay      (SCD):    5.331ns = ( 9.331 - 4.000 ) 
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      4.000     4.000 f  
    K17                                               0.000     4.000 f  clk (IN)
                         net (fo=0)                   0.000     4.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     5.492 f  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     7.568    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     7.669 f  clk_IBUF_BUFG_inst/O
                         net (fo=327, routed)         1.662     9.331    conv1/clk_IBUF_BUFG
    SLICE_X27Y28         FDRE                                         r  conv1/rst_quant_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y28         FDRE (Prop_fdre_C_Q)         0.459     9.790 f  conv1/rst_quant_reg/Q
                         net (fo=5, routed)           0.721    10.511    conv1/quant/AR[0]
    SLICE_X25Y27         FDCE                                         f  conv1/quant/present_state_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                     12.000    12.000 f  
    K17                                               0.000    12.000 f  clk (IN)
                         net (fo=0)                   0.000    12.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421    13.421 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    15.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    15.392 f  clk_IBUF_BUFG_inst/O
                         net (fo=327, routed)         1.484    16.876    conv1/quant/clk_IBUF_BUFG
    SLICE_X25Y27         FDCE                                         r  conv1/quant/present_state_reg[3]/C  (IS_INVERTED)
                         clock pessimism              0.391    17.268    
                         clock uncertainty           -0.035    17.232    
    SLICE_X25Y27         FDCE (Recov_fdce_C_CLR)     -0.402    16.830    conv1/quant/present_state_reg[3]
  -------------------------------------------------------------------
                         required time                         16.830    
                         arrival time                         -10.511    
  -------------------------------------------------------------------
                         slack                                  6.320    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.512ns  (arrival time - required time)
  Source:                 conv1/rst_quant_reg/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            conv1/quant/present_state_reg[0]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin fall@4.000ns - sys_clk_pin fall@4.000ns)
  Data Path Delay:        0.456ns  (logic 0.146ns (32.016%)  route 0.310ns (67.984%))
  Logic Levels:           0  
  Clock Path Skew:        0.029ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.976ns = ( 5.976 - 4.000 ) 
    Source Clock Delay      (SCD):    1.467ns = ( 5.467 - 4.000 ) 
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      4.000     4.000 f  
    K17                                               0.000     4.000 f  clk (IN)
                         net (fo=0)                   0.000     4.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     4.260 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     4.887    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     4.913 f  clk_IBUF_BUFG_inst/O
                         net (fo=327, routed)         0.555     5.467    conv1/clk_IBUF_BUFG
    SLICE_X27Y28         FDRE                                         r  conv1/rst_quant_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y28         FDRE (Prop_fdre_C_Q)         0.146     5.613 f  conv1/rst_quant_reg/Q
                         net (fo=5, routed)           0.310     5.923    conv1/quant/AR[0]
    SLICE_X25Y27         FDCE                                         f  conv1/quant/present_state_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      4.000     4.000 f  
    K17                                               0.000     4.000 f  clk (IN)
                         net (fo=0)                   0.000     4.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     4.447 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     5.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     5.159 f  clk_IBUF_BUFG_inst/O
                         net (fo=327, routed)         0.817     5.976    conv1/quant/clk_IBUF_BUFG
    SLICE_X25Y27         FDCE                                         r  conv1/quant/present_state_reg[0]/C  (IS_INVERTED)
                         clock pessimism             -0.480     5.496    
    SLICE_X25Y27         FDCE (Remov_fdce_C_CLR)     -0.085     5.411    conv1/quant/present_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -5.411    
                         arrival time                           5.923    
  -------------------------------------------------------------------
                         slack                                  0.512    

Slack (MET) :             0.512ns  (arrival time - required time)
  Source:                 conv1/rst_quant_reg/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            conv1/quant/present_state_reg[1]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin fall@4.000ns - sys_clk_pin fall@4.000ns)
  Data Path Delay:        0.456ns  (logic 0.146ns (32.016%)  route 0.310ns (67.984%))
  Logic Levels:           0  
  Clock Path Skew:        0.029ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.976ns = ( 5.976 - 4.000 ) 
    Source Clock Delay      (SCD):    1.467ns = ( 5.467 - 4.000 ) 
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      4.000     4.000 f  
    K17                                               0.000     4.000 f  clk (IN)
                         net (fo=0)                   0.000     4.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     4.260 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     4.887    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     4.913 f  clk_IBUF_BUFG_inst/O
                         net (fo=327, routed)         0.555     5.467    conv1/clk_IBUF_BUFG
    SLICE_X27Y28         FDRE                                         r  conv1/rst_quant_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y28         FDRE (Prop_fdre_C_Q)         0.146     5.613 f  conv1/rst_quant_reg/Q
                         net (fo=5, routed)           0.310     5.923    conv1/quant/AR[0]
    SLICE_X25Y27         FDCE                                         f  conv1/quant/present_state_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      4.000     4.000 f  
    K17                                               0.000     4.000 f  clk (IN)
                         net (fo=0)                   0.000     4.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     4.447 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     5.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     5.159 f  clk_IBUF_BUFG_inst/O
                         net (fo=327, routed)         0.817     5.976    conv1/quant/clk_IBUF_BUFG
    SLICE_X25Y27         FDCE                                         r  conv1/quant/present_state_reg[1]/C  (IS_INVERTED)
                         clock pessimism             -0.480     5.496    
    SLICE_X25Y27         FDCE (Remov_fdce_C_CLR)     -0.085     5.411    conv1/quant/present_state_reg[1]
  -------------------------------------------------------------------
                         required time                         -5.411    
                         arrival time                           5.923    
  -------------------------------------------------------------------
                         slack                                  0.512    

Slack (MET) :             0.512ns  (arrival time - required time)
  Source:                 conv1/rst_quant_reg/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            conv1/quant/present_state_reg[2]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin fall@4.000ns - sys_clk_pin fall@4.000ns)
  Data Path Delay:        0.456ns  (logic 0.146ns (32.016%)  route 0.310ns (67.984%))
  Logic Levels:           0  
  Clock Path Skew:        0.029ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.976ns = ( 5.976 - 4.000 ) 
    Source Clock Delay      (SCD):    1.467ns = ( 5.467 - 4.000 ) 
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      4.000     4.000 f  
    K17                                               0.000     4.000 f  clk (IN)
                         net (fo=0)                   0.000     4.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     4.260 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     4.887    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     4.913 f  clk_IBUF_BUFG_inst/O
                         net (fo=327, routed)         0.555     5.467    conv1/clk_IBUF_BUFG
    SLICE_X27Y28         FDRE                                         r  conv1/rst_quant_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y28         FDRE (Prop_fdre_C_Q)         0.146     5.613 f  conv1/rst_quant_reg/Q
                         net (fo=5, routed)           0.310     5.923    conv1/quant/AR[0]
    SLICE_X25Y27         FDCE                                         f  conv1/quant/present_state_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      4.000     4.000 f  
    K17                                               0.000     4.000 f  clk (IN)
                         net (fo=0)                   0.000     4.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     4.447 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     5.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     5.159 f  clk_IBUF_BUFG_inst/O
                         net (fo=327, routed)         0.817     5.976    conv1/quant/clk_IBUF_BUFG
    SLICE_X25Y27         FDCE                                         r  conv1/quant/present_state_reg[2]/C  (IS_INVERTED)
                         clock pessimism             -0.480     5.496    
    SLICE_X25Y27         FDCE (Remov_fdce_C_CLR)     -0.085     5.411    conv1/quant/present_state_reg[2]
  -------------------------------------------------------------------
                         required time                         -5.411    
                         arrival time                           5.923    
  -------------------------------------------------------------------
                         slack                                  0.512    

Slack (MET) :             0.512ns  (arrival time - required time)
  Source:                 conv1/rst_quant_reg/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            conv1/quant/present_state_reg[3]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin fall@4.000ns - sys_clk_pin fall@4.000ns)
  Data Path Delay:        0.456ns  (logic 0.146ns (32.016%)  route 0.310ns (67.984%))
  Logic Levels:           0  
  Clock Path Skew:        0.029ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.976ns = ( 5.976 - 4.000 ) 
    Source Clock Delay      (SCD):    1.467ns = ( 5.467 - 4.000 ) 
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      4.000     4.000 f  
    K17                                               0.000     4.000 f  clk (IN)
                         net (fo=0)                   0.000     4.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     4.260 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     4.887    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     4.913 f  clk_IBUF_BUFG_inst/O
                         net (fo=327, routed)         0.555     5.467    conv1/clk_IBUF_BUFG
    SLICE_X27Y28         FDRE                                         r  conv1/rst_quant_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y28         FDRE (Prop_fdre_C_Q)         0.146     5.613 f  conv1/rst_quant_reg/Q
                         net (fo=5, routed)           0.310     5.923    conv1/quant/AR[0]
    SLICE_X25Y27         FDCE                                         f  conv1/quant/present_state_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      4.000     4.000 f  
    K17                                               0.000     4.000 f  clk (IN)
                         net (fo=0)                   0.000     4.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     4.447 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     5.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     5.159 f  clk_IBUF_BUFG_inst/O
                         net (fo=327, routed)         0.817     5.976    conv1/quant/clk_IBUF_BUFG
    SLICE_X25Y27         FDCE                                         r  conv1/quant/present_state_reg[3]/C  (IS_INVERTED)
                         clock pessimism             -0.480     5.496    
    SLICE_X25Y27         FDCE (Remov_fdce_C_CLR)     -0.085     5.411    conv1/quant/present_state_reg[3]
  -------------------------------------------------------------------
                         required time                         -5.411    
                         arrival time                           5.923    
  -------------------------------------------------------------------
                         slack                                  0.512    

Slack (MET) :             4.473ns  (arrival time - required time)
  Source:                 conv1/rst_relu_reg/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            conv1/activation/FSM_onehot_present_state_reg[1]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -4.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin fall@4.000ns)
  Data Path Delay:        0.397ns  (logic 0.133ns (33.512%)  route 0.264ns (66.488%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.467ns = ( 5.467 - 4.000 ) 
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      4.000     4.000 f  
    K17                                               0.000     4.000 f  clk (IN)
                         net (fo=0)                   0.000     4.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     4.260 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     4.887    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     4.913 f  clk_IBUF_BUFG_inst/O
                         net (fo=327, routed)         0.555     5.467    conv1/clk_IBUF_BUFG
    SLICE_X27Y28         FDRE                                         r  conv1/rst_relu_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y28         FDRE (Prop_fdre_C_Q)         0.133     5.600 f  conv1/rst_relu_reg/Q
                         net (fo=6, routed)           0.264     5.864    conv1/activation/AR[0]
    SLICE_X31Y29         FDCE                                         f  conv1/activation/FSM_onehot_present_state_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=327, routed)         0.822     1.981    conv1/activation/clk_IBUF_BUFG
    SLICE_X31Y29         FDCE                                         r  conv1/activation/FSM_onehot_present_state_reg[1]/C
                         clock pessimism             -0.480     1.501    
                         clock uncertainty            0.035     1.537    
    SLICE_X31Y29         FDCE (Remov_fdce_C_CLR)     -0.145     1.392    conv1/activation/FSM_onehot_present_state_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.392    
                         arrival time                           5.864    
  -------------------------------------------------------------------
                         slack                                  4.473    

Slack (MET) :             4.473ns  (arrival time - required time)
  Source:                 conv1/rst_relu_reg/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            conv1/activation/FSM_onehot_present_state_reg[2]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -4.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin fall@4.000ns)
  Data Path Delay:        0.397ns  (logic 0.133ns (33.512%)  route 0.264ns (66.488%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.467ns = ( 5.467 - 4.000 ) 
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      4.000     4.000 f  
    K17                                               0.000     4.000 f  clk (IN)
                         net (fo=0)                   0.000     4.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     4.260 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     4.887    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     4.913 f  clk_IBUF_BUFG_inst/O
                         net (fo=327, routed)         0.555     5.467    conv1/clk_IBUF_BUFG
    SLICE_X27Y28         FDRE                                         r  conv1/rst_relu_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y28         FDRE (Prop_fdre_C_Q)         0.133     5.600 f  conv1/rst_relu_reg/Q
                         net (fo=6, routed)           0.264     5.864    conv1/activation/AR[0]
    SLICE_X31Y29         FDCE                                         f  conv1/activation/FSM_onehot_present_state_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=327, routed)         0.822     1.981    conv1/activation/clk_IBUF_BUFG
    SLICE_X31Y29         FDCE                                         r  conv1/activation/FSM_onehot_present_state_reg[2]/C
                         clock pessimism             -0.480     1.501    
                         clock uncertainty            0.035     1.537    
    SLICE_X31Y29         FDCE (Remov_fdce_C_CLR)     -0.145     1.392    conv1/activation/FSM_onehot_present_state_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.392    
                         arrival time                           5.864    
  -------------------------------------------------------------------
                         slack                                  4.473    

Slack (MET) :             4.473ns  (arrival time - required time)
  Source:                 conv1/rst_relu_reg/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            conv1/activation/FSM_onehot_present_state_reg[3]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -4.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin fall@4.000ns)
  Data Path Delay:        0.397ns  (logic 0.133ns (33.512%)  route 0.264ns (66.488%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.467ns = ( 5.467 - 4.000 ) 
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      4.000     4.000 f  
    K17                                               0.000     4.000 f  clk (IN)
                         net (fo=0)                   0.000     4.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     4.260 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     4.887    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     4.913 f  clk_IBUF_BUFG_inst/O
                         net (fo=327, routed)         0.555     5.467    conv1/clk_IBUF_BUFG
    SLICE_X27Y28         FDRE                                         r  conv1/rst_relu_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y28         FDRE (Prop_fdre_C_Q)         0.133     5.600 f  conv1/rst_relu_reg/Q
                         net (fo=6, routed)           0.264     5.864    conv1/activation/AR[0]
    SLICE_X31Y29         FDCE                                         f  conv1/activation/FSM_onehot_present_state_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=327, routed)         0.822     1.981    conv1/activation/clk_IBUF_BUFG
    SLICE_X31Y29         FDCE                                         r  conv1/activation/FSM_onehot_present_state_reg[3]/C
                         clock pessimism             -0.480     1.501    
                         clock uncertainty            0.035     1.537    
    SLICE_X31Y29         FDCE (Remov_fdce_C_CLR)     -0.145     1.392    conv1/activation/FSM_onehot_present_state_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.392    
                         arrival time                           5.864    
  -------------------------------------------------------------------
                         slack                                  4.473    

Slack (MET) :             4.473ns  (arrival time - required time)
  Source:                 conv1/rst_relu_reg/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            conv1/activation/FSM_onehot_present_state_reg[4]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -4.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin fall@4.000ns)
  Data Path Delay:        0.397ns  (logic 0.133ns (33.512%)  route 0.264ns (66.488%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.467ns = ( 5.467 - 4.000 ) 
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      4.000     4.000 f  
    K17                                               0.000     4.000 f  clk (IN)
                         net (fo=0)                   0.000     4.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     4.260 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     4.887    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     4.913 f  clk_IBUF_BUFG_inst/O
                         net (fo=327, routed)         0.555     5.467    conv1/clk_IBUF_BUFG
    SLICE_X27Y28         FDRE                                         r  conv1/rst_relu_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y28         FDRE (Prop_fdre_C_Q)         0.133     5.600 f  conv1/rst_relu_reg/Q
                         net (fo=6, routed)           0.264     5.864    conv1/activation/AR[0]
    SLICE_X31Y29         FDCE                                         f  conv1/activation/FSM_onehot_present_state_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=327, routed)         0.822     1.981    conv1/activation/clk_IBUF_BUFG
    SLICE_X31Y29         FDCE                                         r  conv1/activation/FSM_onehot_present_state_reg[4]/C
                         clock pessimism             -0.480     1.501    
                         clock uncertainty            0.035     1.537    
    SLICE_X31Y29         FDCE (Remov_fdce_C_CLR)     -0.145     1.392    conv1/activation/FSM_onehot_present_state_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.392    
                         arrival time                           5.864    
  -------------------------------------------------------------------
                         slack                                  4.473    

Slack (MET) :             4.476ns  (arrival time - required time)
  Source:                 conv1/rst_relu_reg/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            conv1/activation/FSM_onehot_present_state_reg[0]/PRE
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -4.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin fall@4.000ns)
  Data Path Delay:        0.397ns  (logic 0.133ns (33.512%)  route 0.264ns (66.488%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.467ns = ( 5.467 - 4.000 ) 
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      4.000     4.000 f  
    K17                                               0.000     4.000 f  clk (IN)
                         net (fo=0)                   0.000     4.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     4.260 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     4.887    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     4.913 f  clk_IBUF_BUFG_inst/O
                         net (fo=327, routed)         0.555     5.467    conv1/clk_IBUF_BUFG
    SLICE_X27Y28         FDRE                                         r  conv1/rst_relu_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y28         FDRE (Prop_fdre_C_Q)         0.133     5.600 f  conv1/rst_relu_reg/Q
                         net (fo=6, routed)           0.264     5.864    conv1/activation/AR[0]
    SLICE_X31Y29         FDPE                                         f  conv1/activation/FSM_onehot_present_state_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=327, routed)         0.822     1.981    conv1/activation/clk_IBUF_BUFG
    SLICE_X31Y29         FDPE                                         r  conv1/activation/FSM_onehot_present_state_reg[0]/C
                         clock pessimism             -0.480     1.501    
                         clock uncertainty            0.035     1.537    
    SLICE_X31Y29         FDPE (Remov_fdpe_C_PRE)     -0.148     1.389    conv1/activation/FSM_onehot_present_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.389    
                         arrival time                           5.864    
  -------------------------------------------------------------------
                         slack                                  4.476    





