#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Tue Mar 18 19:46:32 2025
# Process ID: 6988
# Current directory: E:/Electronics/Verilog Projects/RISC-V Pipelined Core
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent6340 E:\Electronics\Verilog Projects\RISC-V Pipelined Core\RISC-V Pipelined Core.xpr
# Log file: E:/Electronics/Verilog Projects/RISC-V Pipelined Core/vivado.log
# Journal file: E:/Electronics/Verilog Projects/RISC-V Pipelined Core\vivado.jou
#-----------------------------------------------------------
start_gui
open_project {E:/Electronics/Verilog Projects/RISC-V Pipelined Core/RISC-V Pipelined Core.xpr}
update_compile_order -fileset sources_1
launch_simulation
open_wave_config {E:/Electronics/Verilog Projects/RISC-V Pipelined Core/Pipeline_top_tb_behav.wcfg}
source Pipeline_top_tb.tcl
relaunch_sim
relaunch_sim
relaunch_sim
relaunch_sim
relaunch_sim
relaunch_sim
relaunch_sim
relaunch_sim
relaunch_sim
relaunch_sim
relaunch_sim
relaunch_sim
relaunch_sim
run 50 ns
restart
run 50 ns
run 50 ns
relaunch_sim
save_wave_config {E:/Electronics/Verilog Projects/RISC-V Pipelined Core/Pipeline_top_tb_behav.wcfg}
relaunch_sim
relaunch_sim
relaunch_sim
relaunch_sim
relaunch_sim
relaunch_sim
save_wave_config {E:/Electronics/Verilog Projects/RISC-V Pipelined Core/Pipeline_top_tb_behav.wcfg}
close_sim
