
Loading design for application trce from file spumark2_firstdesign.ncd.
Design name: root
NCD version: 3.3
Vendor:      LATTICE
Device:      LCMXO3LF-6900C
Package:     CABGA256
Performance: 6
Loading device for application trce from file 'xo3c6900.nph' in environment: /usr/local/diamond/3.11_x64/ispfpga.
Package Status:                     Final          Version 1.16.
Performance Hardware Data Status:   Final          Version 37.4.
Setup and Hold Report

--------------------------------------------------------------------------------
Lattice TRACE Report - Setup, Version Diamond (64-bit) 3.11.1.441.0
Fri Dec 13 17:39:24 2019

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2019 Lattice Semiconductor Corporation,  All rights reserved.

Report Information
------------------
Command line:    trce -v 10 -gt -sethld -sp 6 -sphld m -o spumark2_firstdesign.twr -gui -msgset /home/felix/projects/lowlevel/spu-mark-2/hw/hw-impl/promote.xml spumark2_firstdesign.ncd spumark2_firstdesign.prf 
Design file:     spumark2_firstdesign.ncd
Preference file: spumark2_firstdesign.prf
Device,speed:    LCMXO3LF-6900C,6
Report level:    verbose report, limited to 10 items per preference
--------------------------------------------------------------------------------

Report Type:     based on TRACE automatically generated preferences
BLOCK ASYNCPATHS
BLOCK RESETPATHS
--------------------------------------------------------------------------------



================================================================================
Preference: FREQUENCY NET "extclk_c" 413.565000 MHz ;
            3557 items scored, 3241 timing errors detected.
--------------------------------------------------------------------------------


Error: The following path exceeds requirements by 8.523ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              UART_Sender0/clkdiv_303__i20  (from extclk_c +)
   Destination:    FF         Data in        UART_Sender0/clkdiv_303__i26  (to extclk_c +)
                   FF                        UART_Sender0/clkdiv_303__i25

   Delay:              10.717ns  (22.6% logic, 77.4% route), 6 logic levels.

 Constraint Details:

     10.717ns physical path delay UART_Sender0/SLICE_16 to UART_Sender0/SLICE_13 exceeds
      2.418ns delay constraint less
      0.000ns skew and
      0.224ns LSR_SET requirement (totaling 2.194ns) by 8.523ns

 Physical Path Details:

      Data path UART_Sender0/SLICE_16 to UART_Sender0/SLICE_13:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.368    R19C23C.CLK to     R19C23C.Q1 UART_Sender0/SLICE_16 (from extclk_c)
ROUTE         2     1.466     R19C23C.Q1 to     R18C21B.B1 UART_Sender0/clkdiv_20
CTOF_DEL    ---     0.410     R18C21B.B1 to     R18C21B.F1 UART_Sender0/SLICE_100
ROUTE         2     0.495     R18C21B.F1 to     R18C22B.D0 UART_Sender0/n52
CTOF_DEL    ---     0.410     R18C22B.D0 to     R18C22B.F0 UART_Sender0/SLICE_78
ROUTE         1     0.763     R18C22B.F0 to     R18C23D.A0 UART_Sender0/n58
CTOF_DEL    ---     0.410     R18C23D.A0 to     R18C23D.F0 UART_Sender0/SLICE_76
ROUTE         1     0.809     R18C23D.F0 to     R17C23A.B1 UART_Sender0/n61
CTOF_DEL    ---     0.410     R17C23A.B1 to     R17C23A.F1 UART_Sender0/SLICE_63
ROUTE         8     2.680     R17C23A.F1 to     R14C20B.B0 UART_Sender0/n593
CTOF_DEL    ---     0.410     R14C20B.B0 to     R14C20B.F0 UART_Sender0/SLICE_80
ROUTE        16     2.086     R14C20B.F0 to    R19C24B.LSR UART_Sender0/n1503 (to extclk_c)
                  --------
                   10.717   (22.6% logic, 77.4% route), 6 logic levels.

 Clock Skew Details: 

      Source Clock Path extclk to UART_Sender0/SLICE_16:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        66     2.160       C8.PADDI to    R19C23C.CLK extclk_c
                  --------
                    2.160   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path extclk to UART_Sender0/SLICE_13:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        66     2.160       C8.PADDI to    R19C24B.CLK extclk_c
                  --------
                    2.160   (0.0% logic, 100.0% route), 0 logic levels.


Error: The following path exceeds requirements by 8.523ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              UART_Sender0/clkdiv_303__i20  (from extclk_c +)
   Destination:    FF         Data in        UART_Sender0/clkdiv_303__i22  (to extclk_c +)
                   FF                        UART_Sender0/clkdiv_303__i21

   Delay:              10.717ns  (22.6% logic, 77.4% route), 6 logic levels.

 Constraint Details:

     10.717ns physical path delay UART_Sender0/SLICE_16 to UART_Sender0/SLICE_15 exceeds
      2.418ns delay constraint less
      0.000ns skew and
      0.224ns LSR_SET requirement (totaling 2.194ns) by 8.523ns

 Physical Path Details:

      Data path UART_Sender0/SLICE_16 to UART_Sender0/SLICE_15:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.368    R19C23C.CLK to     R19C23C.Q1 UART_Sender0/SLICE_16 (from extclk_c)
ROUTE         2     1.466     R19C23C.Q1 to     R18C21B.B1 UART_Sender0/clkdiv_20
CTOF_DEL    ---     0.410     R18C21B.B1 to     R18C21B.F1 UART_Sender0/SLICE_100
ROUTE         2     0.495     R18C21B.F1 to     R18C22B.D0 UART_Sender0/n52
CTOF_DEL    ---     0.410     R18C22B.D0 to     R18C22B.F0 UART_Sender0/SLICE_78
ROUTE         1     0.763     R18C22B.F0 to     R18C23D.A0 UART_Sender0/n58
CTOF_DEL    ---     0.410     R18C23D.A0 to     R18C23D.F0 UART_Sender0/SLICE_76
ROUTE         1     0.809     R18C23D.F0 to     R17C23A.B1 UART_Sender0/n61
CTOF_DEL    ---     0.410     R17C23A.B1 to     R17C23A.F1 UART_Sender0/SLICE_63
ROUTE         8     2.680     R17C23A.F1 to     R14C20B.B0 UART_Sender0/n593
CTOF_DEL    ---     0.410     R14C20B.B0 to     R14C20B.F0 UART_Sender0/SLICE_80
ROUTE        16     2.086     R14C20B.F0 to    R19C23D.LSR UART_Sender0/n1503 (to extclk_c)
                  --------
                   10.717   (22.6% logic, 77.4% route), 6 logic levels.

 Clock Skew Details: 

      Source Clock Path extclk to UART_Sender0/SLICE_16:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        66     2.160       C8.PADDI to    R19C23C.CLK extclk_c
                  --------
                    2.160   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path extclk to UART_Sender0/SLICE_15:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        66     2.160       C8.PADDI to    R19C23D.CLK extclk_c
                  --------
                    2.160   (0.0% logic, 100.0% route), 0 logic levels.


Error: The following path exceeds requirements by 8.523ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              UART_Sender0/clkdiv_303__i20  (from extclk_c +)
   Destination:    FF         Data in        UART_Sender0/clkdiv_303__i10  (to extclk_c +)

   Delay:              10.717ns  (22.6% logic, 77.4% route), 6 logic levels.

 Constraint Details:

     10.717ns physical path delay UART_Sender0/SLICE_16 to UART_Sender0/SLICE_3 exceeds
      2.418ns delay constraint less
      0.000ns skew and
      0.224ns LSR_SET requirement (totaling 2.194ns) by 8.523ns

 Physical Path Details:

      Data path UART_Sender0/SLICE_16 to UART_Sender0/SLICE_3:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.368    R19C23C.CLK to     R19C23C.Q1 UART_Sender0/SLICE_16 (from extclk_c)
ROUTE         2     1.466     R19C23C.Q1 to     R18C21B.B1 UART_Sender0/clkdiv_20
CTOF_DEL    ---     0.410     R18C21B.B1 to     R18C21B.F1 UART_Sender0/SLICE_100
ROUTE         2     0.495     R18C21B.F1 to     R18C22B.D0 UART_Sender0/n52
CTOF_DEL    ---     0.410     R18C22B.D0 to     R18C22B.F0 UART_Sender0/SLICE_78
ROUTE         1     0.763     R18C22B.F0 to     R18C23D.A0 UART_Sender0/n58
CTOF_DEL    ---     0.410     R18C23D.A0 to     R18C23D.F0 UART_Sender0/SLICE_76
ROUTE         1     0.809     R18C23D.F0 to     R17C23A.B1 UART_Sender0/n61
CTOF_DEL    ---     0.410     R17C23A.B1 to     R17C23A.F1 UART_Sender0/SLICE_63
ROUTE         8     2.680     R17C23A.F1 to     R14C20B.B0 UART_Sender0/n593
CTOF_DEL    ---     0.410     R14C20B.B0 to     R14C20B.F0 UART_Sender0/SLICE_80
ROUTE        16     2.086     R14C20B.F0 to    R19C22B.LSR UART_Sender0/n1503 (to extclk_c)
                  --------
                   10.717   (22.6% logic, 77.4% route), 6 logic levels.

 Clock Skew Details: 

      Source Clock Path extclk to UART_Sender0/SLICE_16:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        66     2.160       C8.PADDI to    R19C23C.CLK extclk_c
                  --------
                    2.160   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path extclk to UART_Sender0/SLICE_3:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        66     2.160       C8.PADDI to    R19C22B.CLK extclk_c
                  --------
                    2.160   (0.0% logic, 100.0% route), 0 logic levels.


Error: The following path exceeds requirements by 8.523ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              UART_Sender0/clkdiv_303__i20  (from extclk_c +)
   Destination:    FF         Data in        UART_Sender0/clkdiv_303__i14  (to extclk_c +)
                   FF                        UART_Sender0/clkdiv_303__i13

   Delay:              10.717ns  (22.6% logic, 77.4% route), 6 logic levels.

 Constraint Details:

     10.717ns physical path delay UART_Sender0/SLICE_16 to UART_Sender0/SLICE_1 exceeds
      2.418ns delay constraint less
      0.000ns skew and
      0.224ns LSR_SET requirement (totaling 2.194ns) by 8.523ns

 Physical Path Details:

      Data path UART_Sender0/SLICE_16 to UART_Sender0/SLICE_1:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.368    R19C23C.CLK to     R19C23C.Q1 UART_Sender0/SLICE_16 (from extclk_c)
ROUTE         2     1.466     R19C23C.Q1 to     R18C21B.B1 UART_Sender0/clkdiv_20
CTOF_DEL    ---     0.410     R18C21B.B1 to     R18C21B.F1 UART_Sender0/SLICE_100
ROUTE         2     0.495     R18C21B.F1 to     R18C22B.D0 UART_Sender0/n52
CTOF_DEL    ---     0.410     R18C22B.D0 to     R18C22B.F0 UART_Sender0/SLICE_78
ROUTE         1     0.763     R18C22B.F0 to     R18C23D.A0 UART_Sender0/n58
CTOF_DEL    ---     0.410     R18C23D.A0 to     R18C23D.F0 UART_Sender0/SLICE_76
ROUTE         1     0.809     R18C23D.F0 to     R17C23A.B1 UART_Sender0/n61
CTOF_DEL    ---     0.410     R17C23A.B1 to     R17C23A.F1 UART_Sender0/SLICE_63
ROUTE         8     2.680     R17C23A.F1 to     R14C20B.B0 UART_Sender0/n593
CTOF_DEL    ---     0.410     R14C20B.B0 to     R14C20B.F0 UART_Sender0/SLICE_80
ROUTE        16     2.086     R14C20B.F0 to    R19C22D.LSR UART_Sender0/n1503 (to extclk_c)
                  --------
                   10.717   (22.6% logic, 77.4% route), 6 logic levels.

 Clock Skew Details: 

      Source Clock Path extclk to UART_Sender0/SLICE_16:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        66     2.160       C8.PADDI to    R19C23C.CLK extclk_c
                  --------
                    2.160   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path extclk to UART_Sender0/SLICE_1:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        66     2.160       C8.PADDI to    R19C22D.CLK extclk_c
                  --------
                    2.160   (0.0% logic, 100.0% route), 0 logic levels.


Error: The following path exceeds requirements by 8.523ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              UART_Sender0/clkdiv_303__i20  (from extclk_c +)
   Destination:    FF         Data in        UART_Sender0/clkdiv_303__i31  (to extclk_c +)

   Delay:              10.717ns  (22.6% logic, 77.4% route), 6 logic levels.

 Constraint Details:

     10.717ns physical path delay UART_Sender0/SLICE_16 to UART_Sender0/SLICE_10 exceeds
      2.418ns delay constraint less
      0.000ns skew and
      0.224ns LSR_SET requirement (totaling 2.194ns) by 8.523ns

 Physical Path Details:

      Data path UART_Sender0/SLICE_16 to UART_Sender0/SLICE_10:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.368    R19C23C.CLK to     R19C23C.Q1 UART_Sender0/SLICE_16 (from extclk_c)
ROUTE         2     1.466     R19C23C.Q1 to     R18C21B.B1 UART_Sender0/clkdiv_20
CTOF_DEL    ---     0.410     R18C21B.B1 to     R18C21B.F1 UART_Sender0/SLICE_100
ROUTE         2     0.495     R18C21B.F1 to     R18C22B.D0 UART_Sender0/n52
CTOF_DEL    ---     0.410     R18C22B.D0 to     R18C22B.F0 UART_Sender0/SLICE_78
ROUTE         1     0.763     R18C22B.F0 to     R18C23D.A0 UART_Sender0/n58
CTOF_DEL    ---     0.410     R18C23D.A0 to     R18C23D.F0 UART_Sender0/SLICE_76
ROUTE         1     0.809     R18C23D.F0 to     R17C23A.B1 UART_Sender0/n61
CTOF_DEL    ---     0.410     R17C23A.B1 to     R17C23A.F1 UART_Sender0/SLICE_63
ROUTE         8     2.680     R17C23A.F1 to     R14C20B.B0 UART_Sender0/n593
CTOF_DEL    ---     0.410     R14C20B.B0 to     R14C20B.F0 UART_Sender0/SLICE_80
ROUTE        16     2.086     R14C20B.F0 to    R19C25A.LSR UART_Sender0/n1503 (to extclk_c)
                  --------
                   10.717   (22.6% logic, 77.4% route), 6 logic levels.

 Clock Skew Details: 

      Source Clock Path extclk to UART_Sender0/SLICE_16:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        66     2.160       C8.PADDI to    R19C23C.CLK extclk_c
                  --------
                    2.160   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path extclk to UART_Sender0/SLICE_10:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        66     2.160       C8.PADDI to    R19C25A.CLK extclk_c
                  --------
                    2.160   (0.0% logic, 100.0% route), 0 logic levels.


Error: The following path exceeds requirements by 8.523ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              UART_Sender0/clkdiv_303__i20  (from extclk_c +)
   Destination:    FF         Data in        UART_Sender0/clkdiv_303__i3  (to extclk_c +)

   Delay:              10.717ns  (22.6% logic, 77.4% route), 6 logic levels.

 Constraint Details:

     10.717ns physical path delay UART_Sender0/SLICE_16 to UART_Sender0/SLICE_6 exceeds
      2.418ns delay constraint less
      0.000ns skew and
      0.224ns LSR_SET requirement (totaling 2.194ns) by 8.523ns

 Physical Path Details:

      Data path UART_Sender0/SLICE_16 to UART_Sender0/SLICE_6:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.368    R19C23C.CLK to     R19C23C.Q1 UART_Sender0/SLICE_16 (from extclk_c)
ROUTE         2     1.466     R19C23C.Q1 to     R18C21B.B1 UART_Sender0/clkdiv_20
CTOF_DEL    ---     0.410     R18C21B.B1 to     R18C21B.F1 UART_Sender0/SLICE_100
ROUTE         2     0.495     R18C21B.F1 to     R18C22B.D0 UART_Sender0/n52
CTOF_DEL    ---     0.410     R18C22B.D0 to     R18C22B.F0 UART_Sender0/SLICE_78
ROUTE         1     0.763     R18C22B.F0 to     R18C23D.A0 UART_Sender0/n58
CTOF_DEL    ---     0.410     R18C23D.A0 to     R18C23D.F0 UART_Sender0/SLICE_76
ROUTE         1     0.809     R18C23D.F0 to     R17C23A.B1 UART_Sender0/n61
CTOF_DEL    ---     0.410     R17C23A.B1 to     R17C23A.F1 UART_Sender0/SLICE_63
ROUTE         8     2.680     R17C23A.F1 to     R14C20B.B0 UART_Sender0/n593
CTOF_DEL    ---     0.410     R14C20B.B0 to     R14C20B.F0 UART_Sender0/SLICE_80
ROUTE        16     2.086     R14C20B.F0 to    R19C21C.LSR UART_Sender0/n1503 (to extclk_c)
                  --------
                   10.717   (22.6% logic, 77.4% route), 6 logic levels.

 Clock Skew Details: 

      Source Clock Path extclk to UART_Sender0/SLICE_16:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        66     2.160       C8.PADDI to    R19C23C.CLK extclk_c
                  --------
                    2.160   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path extclk to UART_Sender0/SLICE_6:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        66     2.160       C8.PADDI to    R19C21C.CLK extclk_c
                  --------
                    2.160   (0.0% logic, 100.0% route), 0 logic levels.


Error: The following path exceeds requirements by 8.523ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              UART_Sender0/clkdiv_303__i20  (from extclk_c +)
   Destination:    FF         Data in        UART_Sender0/clkdiv_303__i28  (to extclk_c +)
                   FF                        UART_Sender0/clkdiv_303__i27

   Delay:              10.717ns  (22.6% logic, 77.4% route), 6 logic levels.

 Constraint Details:

     10.717ns physical path delay UART_Sender0/SLICE_16 to UART_Sender0/SLICE_12 exceeds
      2.418ns delay constraint less
      0.000ns skew and
      0.224ns LSR_SET requirement (totaling 2.194ns) by 8.523ns

 Physical Path Details:

      Data path UART_Sender0/SLICE_16 to UART_Sender0/SLICE_12:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.368    R19C23C.CLK to     R19C23C.Q1 UART_Sender0/SLICE_16 (from extclk_c)
ROUTE         2     1.466     R19C23C.Q1 to     R18C21B.B1 UART_Sender0/clkdiv_20
CTOF_DEL    ---     0.410     R18C21B.B1 to     R18C21B.F1 UART_Sender0/SLICE_100
ROUTE         2     0.495     R18C21B.F1 to     R18C22B.D0 UART_Sender0/n52
CTOF_DEL    ---     0.410     R18C22B.D0 to     R18C22B.F0 UART_Sender0/SLICE_78
ROUTE         1     0.763     R18C22B.F0 to     R18C23D.A0 UART_Sender0/n58
CTOF_DEL    ---     0.410     R18C23D.A0 to     R18C23D.F0 UART_Sender0/SLICE_76
ROUTE         1     0.809     R18C23D.F0 to     R17C23A.B1 UART_Sender0/n61
CTOF_DEL    ---     0.410     R17C23A.B1 to     R17C23A.F1 UART_Sender0/SLICE_63
ROUTE         8     2.680     R17C23A.F1 to     R14C20B.B0 UART_Sender0/n593
CTOF_DEL    ---     0.410     R14C20B.B0 to     R14C20B.F0 UART_Sender0/SLICE_80
ROUTE        16     2.086     R14C20B.F0 to    R19C24C.LSR UART_Sender0/n1503 (to extclk_c)
                  --------
                   10.717   (22.6% logic, 77.4% route), 6 logic levels.

 Clock Skew Details: 

      Source Clock Path extclk to UART_Sender0/SLICE_16:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        66     2.160       C8.PADDI to    R19C23C.CLK extclk_c
                  --------
                    2.160   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path extclk to UART_Sender0/SLICE_12:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        66     2.160       C8.PADDI to    R19C24C.CLK extclk_c
                  --------
                    2.160   (0.0% logic, 100.0% route), 0 logic levels.


Error: The following path exceeds requirements by 8.523ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              UART_Sender0/clkdiv_303__i20  (from extclk_c +)
   Destination:    FF         Data in        UART_Sender0/clkdiv_303__i20  (to extclk_c +)
                   FF                        UART_Sender0/clkdiv_303__i19

   Delay:              10.717ns  (22.6% logic, 77.4% route), 6 logic levels.

 Constraint Details:

     10.717ns physical path delay UART_Sender0/SLICE_16 to UART_Sender0/SLICE_16 exceeds
      2.418ns delay constraint less
      0.000ns skew and
      0.224ns LSR_SET requirement (totaling 2.194ns) by 8.523ns

 Physical Path Details:

      Data path UART_Sender0/SLICE_16 to UART_Sender0/SLICE_16:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.368    R19C23C.CLK to     R19C23C.Q1 UART_Sender0/SLICE_16 (from extclk_c)
ROUTE         2     1.466     R19C23C.Q1 to     R18C21B.B1 UART_Sender0/clkdiv_20
CTOF_DEL    ---     0.410     R18C21B.B1 to     R18C21B.F1 UART_Sender0/SLICE_100
ROUTE         2     0.495     R18C21B.F1 to     R18C22B.D0 UART_Sender0/n52
CTOF_DEL    ---     0.410     R18C22B.D0 to     R18C22B.F0 UART_Sender0/SLICE_78
ROUTE         1     0.763     R18C22B.F0 to     R18C23D.A0 UART_Sender0/n58
CTOF_DEL    ---     0.410     R18C23D.A0 to     R18C23D.F0 UART_Sender0/SLICE_76
ROUTE         1     0.809     R18C23D.F0 to     R17C23A.B1 UART_Sender0/n61
CTOF_DEL    ---     0.410     R17C23A.B1 to     R17C23A.F1 UART_Sender0/SLICE_63
ROUTE         8     2.680     R17C23A.F1 to     R14C20B.B0 UART_Sender0/n593
CTOF_DEL    ---     0.410     R14C20B.B0 to     R14C20B.F0 UART_Sender0/SLICE_80
ROUTE        16     2.086     R14C20B.F0 to    R19C23C.LSR UART_Sender0/n1503 (to extclk_c)
                  --------
                   10.717   (22.6% logic, 77.4% route), 6 logic levels.

 Clock Skew Details: 

      Source Clock Path extclk to UART_Sender0/SLICE_16:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        66     2.160       C8.PADDI to    R19C23C.CLK extclk_c
                  --------
                    2.160   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path extclk to UART_Sender0/SLICE_16:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        66     2.160       C8.PADDI to    R19C23C.CLK extclk_c
                  --------
                    2.160   (0.0% logic, 100.0% route), 0 logic levels.


Error: The following path exceeds requirements by 8.523ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              UART_Sender0/clkdiv_303__i20  (from extclk_c +)
   Destination:    FF         Data in        UART_Sender0/clkdiv_303__i24  (to extclk_c +)
                   FF                        UART_Sender0/clkdiv_303__i23

   Delay:              10.717ns  (22.6% logic, 77.4% route), 6 logic levels.

 Constraint Details:

     10.717ns physical path delay UART_Sender0/SLICE_16 to UART_Sender0/SLICE_14 exceeds
      2.418ns delay constraint less
      0.000ns skew and
      0.224ns LSR_SET requirement (totaling 2.194ns) by 8.523ns

 Physical Path Details:

      Data path UART_Sender0/SLICE_16 to UART_Sender0/SLICE_14:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.368    R19C23C.CLK to     R19C23C.Q1 UART_Sender0/SLICE_16 (from extclk_c)
ROUTE         2     1.466     R19C23C.Q1 to     R18C21B.B1 UART_Sender0/clkdiv_20
CTOF_DEL    ---     0.410     R18C21B.B1 to     R18C21B.F1 UART_Sender0/SLICE_100
ROUTE         2     0.495     R18C21B.F1 to     R18C22B.D0 UART_Sender0/n52
CTOF_DEL    ---     0.410     R18C22B.D0 to     R18C22B.F0 UART_Sender0/SLICE_78
ROUTE         1     0.763     R18C22B.F0 to     R18C23D.A0 UART_Sender0/n58
CTOF_DEL    ---     0.410     R18C23D.A0 to     R18C23D.F0 UART_Sender0/SLICE_76
ROUTE         1     0.809     R18C23D.F0 to     R17C23A.B1 UART_Sender0/n61
CTOF_DEL    ---     0.410     R17C23A.B1 to     R17C23A.F1 UART_Sender0/SLICE_63
ROUTE         8     2.680     R17C23A.F1 to     R14C20B.B0 UART_Sender0/n593
CTOF_DEL    ---     0.410     R14C20B.B0 to     R14C20B.F0 UART_Sender0/SLICE_80
ROUTE        16     2.086     R14C20B.F0 to    R19C24A.LSR UART_Sender0/n1503 (to extclk_c)
                  --------
                   10.717   (22.6% logic, 77.4% route), 6 logic levels.

 Clock Skew Details: 

      Source Clock Path extclk to UART_Sender0/SLICE_16:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        66     2.160       C8.PADDI to    R19C23C.CLK extclk_c
                  --------
                    2.160   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path extclk to UART_Sender0/SLICE_14:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        66     2.160       C8.PADDI to    R19C24A.CLK extclk_c
                  --------
                    2.160   (0.0% logic, 100.0% route), 0 logic levels.


Error: The following path exceeds requirements by 8.523ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              UART_Sender0/clkdiv_303__i20  (from extclk_c +)
   Destination:    FF         Data in        UART_Sender0/clkdiv_303__i0  (to extclk_c +)

   Delay:              10.717ns  (22.6% logic, 77.4% route), 6 logic levels.

 Constraint Details:

     10.717ns physical path delay UART_Sender0/SLICE_16 to UART_Sender0/SLICE_8 exceeds
      2.418ns delay constraint less
      0.000ns skew and
      0.224ns LSR_SET requirement (totaling 2.194ns) by 8.523ns

 Physical Path Details:

      Data path UART_Sender0/SLICE_16 to UART_Sender0/SLICE_8:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.368    R19C23C.CLK to     R19C23C.Q1 UART_Sender0/SLICE_16 (from extclk_c)
ROUTE         2     1.466     R19C23C.Q1 to     R18C21B.B1 UART_Sender0/clkdiv_20
CTOF_DEL    ---     0.410     R18C21B.B1 to     R18C21B.F1 UART_Sender0/SLICE_100
ROUTE         2     0.495     R18C21B.F1 to     R18C22B.D0 UART_Sender0/n52
CTOF_DEL    ---     0.410     R18C22B.D0 to     R18C22B.F0 UART_Sender0/SLICE_78
ROUTE         1     0.763     R18C22B.F0 to     R18C23D.A0 UART_Sender0/n58
CTOF_DEL    ---     0.410     R18C23D.A0 to     R18C23D.F0 UART_Sender0/SLICE_76
ROUTE         1     0.809     R18C23D.F0 to     R17C23A.B1 UART_Sender0/n61
CTOF_DEL    ---     0.410     R17C23A.B1 to     R17C23A.F1 UART_Sender0/SLICE_63
ROUTE         8     2.680     R17C23A.F1 to     R14C20B.B0 UART_Sender0/n593
CTOF_DEL    ---     0.410     R14C20B.B0 to     R14C20B.F0 UART_Sender0/SLICE_80
ROUTE        16     2.086     R14C20B.F0 to    R19C21A.LSR UART_Sender0/n1503 (to extclk_c)
                  --------
                   10.717   (22.6% logic, 77.4% route), 6 logic levels.

 Clock Skew Details: 

      Source Clock Path extclk to UART_Sender0/SLICE_16:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        66     2.160       C8.PADDI to    R19C23C.CLK extclk_c
                  --------
                    2.160   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path extclk to UART_Sender0/SLICE_8:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        66     2.160       C8.PADDI to    R19C21A.CLK extclk_c
                  --------
                    2.160   (0.0% logic, 100.0% route), 0 logic levels.

Warning:  91.399MHz is the maximum frequency for this preference.

Report Summary
--------------
----------------------------------------------------------------------------
Preference                              |   Constraint|       Actual|Levels
----------------------------------------------------------------------------
                                        |             |             |
FREQUENCY NET "extclk_c" 413.565000 MHz |             |             |
;                                       |  413.565 MHz|   91.399 MHz|   6 *
                                        |             |             |
----------------------------------------------------------------------------


1 preference(marked by "*" above) not met.

----------------------------------------------------------------------------
Critical Nets                           |   Loads|  Errors| % of total
----------------------------------------------------------------------------
UART_Receiver0/n1505                    |      12|    1184|     36.53%
                                        |        |        |
UART_Sender0/n593                       |       8|     800|     24.68%
                                        |        |        |
UART_Receiver0/n62                      |       1|     592|     18.27%
                                        |        |        |
UART_Sender0/n1503                      |      16|     576|     17.77%
                                        |        |        |
UART_Receiver0/n1500                    |      15|     540|     16.66%
                                        |        |        |
UART_Sender0/n61                        |       1|     400|     12.34%
                                        |        |        |
UART_Receiver0/n1502                    |       5|     396|     12.22%
                                        |        |        |
----------------------------------------------------------------------------


Clock Domains Analysis
------------------------

Found 1 clocks:

Clock Domain: extclk_c   Source: extclk.PAD   Loads: 66
   Covered under: FREQUENCY NET "extclk_c" 413.565000 MHz ;


Timing summary (Setup):
---------------

Timing errors: 3241  Score: 11694546
Cumulative negative slack: 11694546

Constraints cover 3557 paths, 1 nets, and 690 connections (96.50% coverage)

--------------------------------------------------------------------------------
Lattice TRACE Report - Hold, Version Diamond (64-bit) 3.11.1.441.0
Fri Dec 13 17:39:24 2019

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2019 Lattice Semiconductor Corporation,  All rights reserved.

Report Information
------------------
Command line:    trce -v 10 -gt -sethld -sp 6 -sphld m -o spumark2_firstdesign.twr -gui -msgset /home/felix/projects/lowlevel/spu-mark-2/hw/hw-impl/promote.xml spumark2_firstdesign.ncd spumark2_firstdesign.prf 
Design file:     spumark2_firstdesign.ncd
Preference file: spumark2_firstdesign.prf
Device,speed:    LCMXO3LF-6900C,m
Report level:    verbose report, limited to 10 items per preference
--------------------------------------------------------------------------------

BLOCK ASYNCPATHS
BLOCK RESETPATHS
--------------------------------------------------------------------------------



================================================================================
Preference: FREQUENCY NET "extclk_c" 413.565000 MHz ;
            3557 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed: The following path meets requirements by 0.372ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              UART_Receiver0/clkdiv_i15  (from extclk_c +)
   Destination:    FF         Data in        UART_Receiver0/clkdiv_i15  (to extclk_c +)

   Delay:               0.359ns  (64.1% logic, 35.9% route), 2 logic levels.

 Constraint Details:

      0.359ns physical path delay UART_Receiver0/SLICE_25 to UART_Receiver0/SLICE_25 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.372ns

 Physical Path Details:

      Data path UART_Receiver0/SLICE_25 to UART_Receiver0/SLICE_25:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.131    R11C24A.CLK to     R11C24A.Q0 UART_Receiver0/SLICE_25 (from extclk_c)
ROUTE         2     0.129     R11C24A.Q0 to     R11C24A.A0 UART_Receiver0/clkdiv_15
CTOF_DEL    ---     0.099     R11C24A.A0 to     R11C24A.F0 UART_Receiver0/SLICE_25
ROUTE         1     0.000     R11C24A.F0 to    R11C24A.DI0 UART_Receiver0/n348 (to extclk_c)
                  --------
                    0.359   (64.1% logic, 35.9% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path extclk to UART_Receiver0/SLICE_25:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        66     0.887       C8.PADDI to    R11C24A.CLK extclk_c
                  --------
                    0.887   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path extclk to UART_Receiver0/SLICE_25:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        66     0.887       C8.PADDI to    R11C24A.CLK extclk_c
                  --------
                    0.887   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.372ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              UART_Sender0/clkdiv_303__i22  (from extclk_c +)
   Destination:    FF         Data in        UART_Sender0/clkdiv_303__i22  (to extclk_c +)

   Delay:               0.359ns  (64.1% logic, 35.9% route), 2 logic levels.

 Constraint Details:

      0.359ns physical path delay UART_Sender0/SLICE_15 to UART_Sender0/SLICE_15 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.372ns

 Physical Path Details:

      Data path UART_Sender0/SLICE_15 to UART_Sender0/SLICE_15:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.131    R19C23D.CLK to     R19C23D.Q1 UART_Sender0/SLICE_15 (from extclk_c)
ROUTE         2     0.129     R19C23D.Q1 to     R19C23D.A1 UART_Sender0/clkdiv_22
CTOF_DEL    ---     0.099     R19C23D.A1 to     R19C23D.F1 UART_Sender0/SLICE_15
ROUTE         1     0.000     R19C23D.F1 to    R19C23D.DI1 UART_Sender0/n143 (to extclk_c)
                  --------
                    0.359   (64.1% logic, 35.9% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path extclk to UART_Sender0/SLICE_15:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        66     0.887       C8.PADDI to    R19C23D.CLK extclk_c
                  --------
                    0.887   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path extclk to UART_Sender0/SLICE_15:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        66     0.887       C8.PADDI to    R19C23D.CLK extclk_c
                  --------
                    0.887   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.372ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              UART_Sender0/clkdiv_303__i8  (from extclk_c +)
   Destination:    FF         Data in        UART_Sender0/clkdiv_303__i8  (to extclk_c +)

   Delay:               0.359ns  (64.1% logic, 35.9% route), 2 logic levels.

 Constraint Details:

      0.359ns physical path delay UART_Sender0/SLICE_4 to UART_Sender0/SLICE_4 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.372ns

 Physical Path Details:

      Data path UART_Sender0/SLICE_4 to UART_Sender0/SLICE_4:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.131    R19C22A.CLK to     R19C22A.Q1 UART_Sender0/SLICE_4 (from extclk_c)
ROUTE         2     0.129     R19C22A.Q1 to     R19C22A.A1 UART_Sender0/clkdiv_8
CTOF_DEL    ---     0.099     R19C22A.A1 to     R19C22A.F1 UART_Sender0/SLICE_4
ROUTE         1     0.000     R19C22A.F1 to    R19C22A.DI1 UART_Sender0/n157 (to extclk_c)
                  --------
                    0.359   (64.1% logic, 35.9% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path extclk to UART_Sender0/SLICE_4:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        66     0.887       C8.PADDI to    R19C22A.CLK extclk_c
                  --------
                    0.887   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path extclk to UART_Sender0/SLICE_4:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        66     0.887       C8.PADDI to    R19C22A.CLK extclk_c
                  --------
                    0.887   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.372ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              UART_Receiver0/clkdiv_i27  (from extclk_c +)
   Destination:    FF         Data in        UART_Receiver0/clkdiv_i27  (to extclk_c +)

   Delay:               0.359ns  (64.1% logic, 35.9% route), 2 logic levels.

 Constraint Details:

      0.359ns physical path delay UART_Receiver0/SLICE_19 to UART_Receiver0/SLICE_19 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.372ns

 Physical Path Details:

      Data path UART_Receiver0/SLICE_19 to UART_Receiver0/SLICE_19:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.131    R11C25C.CLK to     R11C25C.Q0 UART_Receiver0/SLICE_19 (from extclk_c)
ROUTE         2     0.129     R11C25C.Q0 to     R11C25C.A0 UART_Receiver0/clkdiv_27
CTOF_DEL    ---     0.099     R11C25C.A0 to     R11C25C.F0 UART_Receiver0/SLICE_19
ROUTE         1     0.000     R11C25C.F0 to    R11C25C.DI0 UART_Receiver0/n336 (to extclk_c)
                  --------
                    0.359   (64.1% logic, 35.9% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path extclk to UART_Receiver0/SLICE_19:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        66     0.887       C8.PADDI to    R11C25C.CLK extclk_c
                  --------
                    0.887   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path extclk to UART_Receiver0/SLICE_19:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        66     0.887       C8.PADDI to    R11C25C.CLK extclk_c
                  --------
                    0.887   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.372ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              UART_Receiver0/clkdiv_i22  (from extclk_c +)
   Destination:    FF         Data in        UART_Receiver0/clkdiv_i22  (to extclk_c +)

   Delay:               0.359ns  (64.1% logic, 35.9% route), 2 logic levels.

 Constraint Details:

      0.359ns physical path delay UART_Receiver0/SLICE_22 to UART_Receiver0/SLICE_22 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.372ns

 Physical Path Details:

      Data path UART_Receiver0/SLICE_22 to UART_Receiver0/SLICE_22:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.131    R11C24D.CLK to     R11C24D.Q1 UART_Receiver0/SLICE_22 (from extclk_c)
ROUTE         2     0.129     R11C24D.Q1 to     R11C24D.A1 UART_Receiver0/clkdiv_22
CTOF_DEL    ---     0.099     R11C24D.A1 to     R11C24D.F1 UART_Receiver0/SLICE_22
ROUTE         1     0.000     R11C24D.F1 to    R11C24D.DI1 UART_Receiver0/n341 (to extclk_c)
                  --------
                    0.359   (64.1% logic, 35.9% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path extclk to UART_Receiver0/SLICE_22:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        66     0.887       C8.PADDI to    R11C24D.CLK extclk_c
                  --------
                    0.887   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path extclk to UART_Receiver0/SLICE_22:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        66     0.887       C8.PADDI to    R11C24D.CLK extclk_c
                  --------
                    0.887   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.372ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              UART_Sender0/clkdiv_303__i1  (from extclk_c +)
   Destination:    FF         Data in        UART_Sender0/clkdiv_303__i1  (to extclk_c +)

   Delay:               0.359ns  (64.1% logic, 35.9% route), 2 logic levels.

 Constraint Details:

      0.359ns physical path delay UART_Sender0/SLICE_7 to UART_Sender0/SLICE_7 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.372ns

 Physical Path Details:

      Data path UART_Sender0/SLICE_7 to UART_Sender0/SLICE_7:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.131    R19C21B.CLK to     R19C21B.Q0 UART_Sender0/SLICE_7 (from extclk_c)
ROUTE         2     0.129     R19C21B.Q0 to     R19C21B.A0 UART_Sender0/clkdiv_1
CTOF_DEL    ---     0.099     R19C21B.A0 to     R19C21B.F0 UART_Sender0/SLICE_7
ROUTE         1     0.000     R19C21B.F0 to    R19C21B.DI0 UART_Sender0/n164 (to extclk_c)
                  --------
                    0.359   (64.1% logic, 35.9% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path extclk to UART_Sender0/SLICE_7:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        66     0.887       C8.PADDI to    R19C21B.CLK extclk_c
                  --------
                    0.887   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path extclk to UART_Sender0/SLICE_7:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        66     0.887       C8.PADDI to    R19C21B.CLK extclk_c
                  --------
                    0.887   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.372ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              UART_Receiver0/clkdiv_i19  (from extclk_c +)
   Destination:    FF         Data in        UART_Receiver0/clkdiv_i19  (to extclk_c +)

   Delay:               0.359ns  (64.1% logic, 35.9% route), 2 logic levels.

 Constraint Details:

      0.359ns physical path delay UART_Receiver0/SLICE_23 to UART_Receiver0/SLICE_23 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.372ns

 Physical Path Details:

      Data path UART_Receiver0/SLICE_23 to UART_Receiver0/SLICE_23:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.131    R11C24C.CLK to     R11C24C.Q0 UART_Receiver0/SLICE_23 (from extclk_c)
ROUTE         2     0.129     R11C24C.Q0 to     R11C24C.A0 UART_Receiver0/clkdiv_19
CTOF_DEL    ---     0.099     R11C24C.A0 to     R11C24C.F0 UART_Receiver0/SLICE_23
ROUTE         1     0.000     R11C24C.F0 to    R11C24C.DI0 UART_Receiver0/n344 (to extclk_c)
                  --------
                    0.359   (64.1% logic, 35.9% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path extclk to UART_Receiver0/SLICE_23:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        66     0.887       C8.PADDI to    R11C24C.CLK extclk_c
                  --------
                    0.887   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path extclk to UART_Receiver0/SLICE_23:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        66     0.887       C8.PADDI to    R11C24C.CLK extclk_c
                  --------
                    0.887   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.372ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              UART_Sender0/clkdiv_303__i29  (from extclk_c +)
   Destination:    FF         Data in        UART_Sender0/clkdiv_303__i29  (to extclk_c +)

   Delay:               0.359ns  (64.1% logic, 35.9% route), 2 logic levels.

 Constraint Details:

      0.359ns physical path delay UART_Sender0/SLICE_11 to UART_Sender0/SLICE_11 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.372ns

 Physical Path Details:

      Data path UART_Sender0/SLICE_11 to UART_Sender0/SLICE_11:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.131    R19C24D.CLK to     R19C24D.Q0 UART_Sender0/SLICE_11 (from extclk_c)
ROUTE         3     0.129     R19C24D.Q0 to     R19C24D.A0 UART_Sender0/clkdiv_29
CTOF_DEL    ---     0.099     R19C24D.A0 to     R19C24D.F0 UART_Sender0/SLICE_11
ROUTE         1     0.000     R19C24D.F0 to    R19C24D.DI0 UART_Sender0/n136 (to extclk_c)
                  --------
                    0.359   (64.1% logic, 35.9% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path extclk to UART_Sender0/SLICE_11:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        66     0.887       C8.PADDI to    R19C24D.CLK extclk_c
                  --------
                    0.887   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path extclk to UART_Sender0/SLICE_11:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        66     0.887       C8.PADDI to    R19C24D.CLK extclk_c
                  --------
                    0.887   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.372ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              UART_Receiver0/clkdiv_i25  (from extclk_c +)
   Destination:    FF         Data in        UART_Receiver0/clkdiv_i25  (to extclk_c +)

   Delay:               0.359ns  (64.1% logic, 35.9% route), 2 logic levels.

 Constraint Details:

      0.359ns physical path delay UART_Receiver0/SLICE_20 to UART_Receiver0/SLICE_20 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.372ns

 Physical Path Details:

      Data path UART_Receiver0/SLICE_20 to UART_Receiver0/SLICE_20:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.131    R11C25B.CLK to     R11C25B.Q0 UART_Receiver0/SLICE_20 (from extclk_c)
ROUTE         2     0.129     R11C25B.Q0 to     R11C25B.A0 UART_Receiver0/clkdiv_25
CTOF_DEL    ---     0.099     R11C25B.A0 to     R11C25B.F0 UART_Receiver0/SLICE_20
ROUTE         1     0.000     R11C25B.F0 to    R11C25B.DI0 UART_Receiver0/n338 (to extclk_c)
                  --------
                    0.359   (64.1% logic, 35.9% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path extclk to UART_Receiver0/SLICE_20:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        66     0.887       C8.PADDI to    R11C25B.CLK extclk_c
                  --------
                    0.887   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path extclk to UART_Receiver0/SLICE_20:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        66     0.887       C8.PADDI to    R11C25B.CLK extclk_c
                  --------
                    0.887   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.372ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              UART_Receiver0/clkdiv_i29  (from extclk_c +)
   Destination:    FF         Data in        UART_Receiver0/clkdiv_i29  (to extclk_c +)

   Delay:               0.359ns  (64.1% logic, 35.9% route), 2 logic levels.

 Constraint Details:

      0.359ns physical path delay UART_Receiver0/SLICE_18 to UART_Receiver0/SLICE_18 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.372ns

 Physical Path Details:

      Data path UART_Receiver0/SLICE_18 to UART_Receiver0/SLICE_18:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.131    R11C25D.CLK to     R11C25D.Q0 UART_Receiver0/SLICE_18 (from extclk_c)
ROUTE         2     0.129     R11C25D.Q0 to     R11C25D.A0 UART_Receiver0/clkdiv_29
CTOF_DEL    ---     0.099     R11C25D.A0 to     R11C25D.F0 UART_Receiver0/SLICE_18
ROUTE         1     0.000     R11C25D.F0 to    R11C25D.DI0 UART_Receiver0/n334 (to extclk_c)
                  --------
                    0.359   (64.1% logic, 35.9% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path extclk to UART_Receiver0/SLICE_18:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        66     0.887       C8.PADDI to    R11C25D.CLK extclk_c
                  --------
                    0.887   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path extclk to UART_Receiver0/SLICE_18:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        66     0.887       C8.PADDI to    R11C25D.CLK extclk_c
                  --------
                    0.887   (0.0% logic, 100.0% route), 0 logic levels.

Report Summary
--------------
----------------------------------------------------------------------------
Preference(MIN Delays)                  |   Constraint|       Actual|Levels
----------------------------------------------------------------------------
                                        |             |             |
FREQUENCY NET "extclk_c" 413.565000 MHz |             |             |
;                                       |     0.000 ns|     0.372 ns|   2  
                                        |             |             |
----------------------------------------------------------------------------


All preferences were met.


Clock Domains Analysis
------------------------

Found 1 clocks:

Clock Domain: extclk_c   Source: extclk.PAD   Loads: 66
   Covered under: FREQUENCY NET "extclk_c" 413.565000 MHz ;


Timing summary (Hold):
---------------

Timing errors: 0  Score: 0
Cumulative negative slack: 0

Constraints cover 3557 paths, 1 nets, and 690 connections (96.50% coverage)



Timing summary (Setup and Hold):
---------------

Timing errors: 3241 (setup), 0 (hold)
Score: 11694546 (setup), 0 (hold)
Cumulative negative slack: 11694546 (11694546+0)
--------------------------------------------------------------------------------

--------------------------------------------------------------------------------

