#cell1 bshlmx32_c CMOS schematic 24576 v7r5.6
# 27-May-92 15:15 27-May-92 15:15 dea9106 * .icn nChannelTransistor .sc
# nChannelTransistor .icn pChannelTransistor .sc pChannelTransistor .
V 4
 $H 2 10000 "Asheet" 1 ""; $B "Asheet" 1100 800; $D 2; D
"nChannelTransistor" "nChannelTransistor" 3 "gate" 0 0 1 "source" 30
-20 2 "drain" 30 20 3 3 "chwidth" 1 "chlength" 2 "gateCapacitance" 3;
D "pChannelTransistor" "pChannelTransistor" 3 "gate" 0 0 1 "source" 30
20 2 "drain" 30 -20 3 3 "chwidth" 1 "chlength" 2 "gateCapacitance" 3;
$N 17 "NNLEFT" "VSS" "VSS" "VDD" "VDD" "NASR" "NNLEFT" "NLEFT" "VSS1"
"LSL" "COMR0" "NSHL" "ASR" "COMR0" "NLEFT" "VSS1" "BULK"; $C 16; C
37 1 1; C 31 1 2; C 30 1 2; C 16 1 4; C 15 1 4; C 35 1 6; C 33 1
1; C 44 1 8; C 6 1 9; C 38 1 10; C 45 1 11; C 36 1 12; C 40 1 13
; C 46 1 11; C 43 1 8; C 5 1 9; $J 4; J 2 "u4" 3 2 1 4 1 1 12 3 1
10 2 1 0 "54" 2 0 "1"; J 1 "u2" 3 2 1 2 1 1 12 3 1 10 2 1 0 "27" 2 0
"1"; J 1 "u8" 3 1 1 6 3 1 13 2 1 2 2 1 0 "27" 2 0 "1"; J 2 "u9" 3 1
1 6 3 1 13 2 1 4 2 1 0 "54" 2 0 "1"; $I 4; I 2 "u4" "@" 550 300 0 22
2 1 0 "54" 2 0 "1"; I 1 "u2" "@" 550 260 0 22 2 1 0 "27" 2 0 "1"; I
1 "u8" "@" 640 260 0 22 2 1 0 "27" 2 0 "1"; I 2 "u9" "@" 640 300 0 22
2 1 0 "54" 2 0 "1"; $E 36; E 20000002 690 280 0; E 20200002 720 420
+ 720 425 "nnleft" 1 LB H 0 + 720 405 "" 1 LB H 0 37 0; E 20200002
720 240 + 720 245 "vss" 1 LB H 0 + 720 225 "" 1 LB H 0 31 0; E
20000002 540 280 0; E 20000002 620 280 0; E 20200002 520 240 + 520
245 "vss" 1 LB H 0 + 520 225 "" 1 LB H 0 30 0; E 20000002 580 400 0;
E 20000002 540 440 + 540 445 "nshl" 1 LB H 0 0; E 20400002 640 300 1
4 1; E 20200002 520 500 + 520 505 "vss1" 1 LB H 0 + 520 485 "" 1 LB H
0 6 0; E 20200002 720 400 + 720 405 "vdd" 1 LB H 0 + 720 385 "" 1 LB
H 0 16 0; E 20000002 600 280 0; E 20400002 640 260 1 3 1; E
20200002 520 460 + 520 465 "comr0" 1 LB H 0 + 520 445 "" 1 LB H 0 45 0
; E 20200002 520 400 + 520 405 "vdd" 1 LB H 0 + 520 385 "" 1 LB H 0 15
0; E 20200002 720 380 + 720 385 "nasr" 1 LB H 0 + 720 365 "" 1 LB H 0
35 0; E 20200002 520 420 + 520 425 "nnleft" 1 LB H 0 + 520 405 "" 1
LB H 0 33 0; E 20000002 620 380 0; E 20200002 690 220 + 690 225
"asr" 1 LB H 0 + 690 205 "" 1 LB H 0 40 0; E 20400002 580 240 1 2 2;
E 20400002 550 260 1 2 1; E 20400002 580 320 1 1 2; E 20400002 550
300 1 1 1; E 20400002 580 280 2 2 3 1 3; E 20000002 550 280 0; E
20200002 520 480 + 520 485 "nleft" 1 LB H 0 + 520 465 "" 1 LB H 0 44 0
; E 20400002 670 280 2 4 3 3 3; E 20200002 600 220 + 600 225 "lsl" 1
LB H 0 + 600 205 "" 1 LB H 0 38 0; E 20400002 670 320 1 4 2; E
20200002 720 460 + 720 465 "comr0" 1 LB H 0 + 720 445 "" 1 LB H 0 46 0
; E 20200002 720 440 + 720 445 "nshl" 1 LB H 0 + 720 425 "" 1 LB H 0
36 0; E 20000002 640 280 0; E 20400002 670 240 1 3 2; E 20000002
670 400 0; E 20200002 720 480 + 720 485 "nleft" 1 LB H 0 + 720 465 ""
1 LB H 0 43 0; E 20200002 720 500 + 720 505 "vss1" 1 LB H 0 + 720 485
"" 1 LB H 0 5 0; $S 26; S 17 2 2; S 13 32 2; S 28 12 2; S 15 7 2
; S 4 25 2; S 19 1 2; S 6 20 2; S 27 1 2; S 21 25 2; S 25 23 2;
S 4 8 2; S 34 11 2; S 5 18 2; S 24 12 2; S 14 30 2; S 33 3 2; S
8 31 2; S 22 7 2; S 26 35 2; S 20 33 2; S 18 16 2; S 7 34 2; S
29 34 2; S 5 32 2; S 32 9 2; S 10 36 2; $Z;
