<head>
  <style>
    .log { font-family: "Courier New", Consolas, monospace; font-size: 80%; }
    .test-failed { background-color: #ffaaaa; }
    .test-passed { background-color: #aaffaa; }
  </style>
</head>
<body>
<h3><a href="https://www.veripool.org/wiki/verilator" target="_blank">verilator</a></h3>
<pre class="test-failed">
description: Tests imported from hdlconv
should_fail: 0
tags: hdlconv
incdirs: /home/travis/build/SymbiFlow/sv-tests/third_party/tests/hdlconvertor/tests/sv_test/std2017
top_module: 
files: <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p339.sv.html" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p339.sv</a>
time_elapsed: 0.098s
</pre>
<pre class="log">
user_time: 0.061960999999999995
system_time: 0.036176
ram_usage: 11580

%Error: <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p339.sv.html#l-2" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p339.sv:2</a>: syntax error, unexpected clocking
 clocking dram @(clk);
 ^~~~~~~~
%Error: Cannot continue

</pre>
</body>