# FIFO_Verilog
Async Write/Read FIFO Implementation on the Verilog with custom Depth/Width.
There is different memory spaces for wrire and read operations.
