
<!--
This XML file (created on Thu Jun 22 10:52:13 2006) contains limited information
from the compilation of logic designs using Quartus II software (BUT NOT THE
LOGIC DESIGN FILES) that will be transmitted to Altera Corporation through
operation of the "TalkBack" feature.  To enable/disable this feature, run
qtb_install.exe located in your quartus/bin folder.  For more information, go
to www.altera.com/products/software/download/dnl-download_license.html
-->
<talkback>
<ver>5.1</ver>
<schema>quartus_version_5.1_build_176.xsd</schema><license>
	<host_id>0004615a8257</host_id>
	<nic_id>0004615a8257</nic_id>
	<cdrive_id>6c1257ae</cdrive_id>
</license>
<tool>
	<name>Quartus II</name>
	<version>5.1</version>
	<build>Build 176</build>
	<binary_type>32</binary_type>
	<acs_patches>
		<acs_patch>.15</acs_patch>
	</acs_patches>
	<module>quartus_tan.exe</module>
	<edition>Web Edition</edition>
	<compilation_end_time>Thu Jun 22 10:52:13 2006</compilation_end_time>
</tool>
<machine>
	<os>Windows XP</os>
	<cpu>
		<proc_count>1</proc_count>
		<cpu_freq units="MHz">1503</cpu_freq>
	</cpu>
	<ram units="MB">512</ram>
</machine>
<top_file>C:/altera/FPGA_course/ex11/ex11</top_file>
<mep_data>
	<command_line>quartus_tan --read_settings_files=off --write_settings_files=off ex11 -c ex11 --timing_analysis_only</command_line>
</mep_data>
<software_data>
	<smart_recompile>off</smart_recompile>
</software_data>
<messages>
	<warning>Warning: Found pins functioning as undefined clocks and/or memory enables</warning>
	<info>Info: Quartus II Timing Analyzer was successful. 0 errors, 1 warning</info>
	<info>Info: Elapsed time: 00:00:03</info>
	<info>Info: Processing ended: Thu Jun 22 10:52:13 2006</info>
	<info>Info: th for register &quot;sld_hub:sld_hub_inst|sld_jtag_state_machine:jtag_state_machine|tms_cnt[0]&quot; (data pin = &quot;altera_internal_jtag~TMSUTAP&quot;, clock pin = &quot;altera_internal_jtag~TCKUTAP&quot;) is 2.888 ns</info>
	<info>Info: - Shortest pin to register delay is 1.887 ns</info>
</messages>
<clock_settings_summary>
	<row>
		<clock_node_name>12_288MHz</clock_node_name>
		<type>User Pin</type>
		<fmax_requirement>None</fmax_requirement>
		<early_latency units="ns">0.000</early_latency>
		<late_latency units="ns">0.000</late_latency>
		<multiply_base_fmax_by>N/A</multiply_base_fmax_by>
		<divide_base_fmax_by>N/A</divide_base_fmax_by>
		<offset>N/A</offset>
	</row>
	<row>
		<clock_node_name>altera_internal_jtag~TCKUTAP</clock_node_name>
		<type>User Pin</type>
		<fmax_requirement>None</fmax_requirement>
		<early_latency units="ns">0.000</early_latency>
		<late_latency units="ns">0.000</late_latency>
		<multiply_base_fmax_by>N/A</multiply_base_fmax_by>
		<divide_base_fmax_by>N/A</divide_base_fmax_by>
		<offset>N/A</offset>
	</row>
</clock_settings_summary>
<performance>
	<nonclk>
		<type>Worst-case tsu</type>
		<slack>N/A</slack>
		<required>None</required>
		<actual>5.408 ns</actual>
	</nonclk>
	<nonclk>
		<type>Worst-case tco</type>
		<slack>N/A</slack>
		<required>None</required>
		<actual>13.636 ns</actual>
	</nonclk>
	<nonclk>
		<type>Worst-case tpd</type>
		<slack>N/A</slack>
		<required>None</required>
		<actual>1.879 ns</actual>
	</nonclk>
	<nonclk>
		<type>Worst-case th</type>
		<slack>N/A</slack>
		<required>None</required>
		<actual>2.888 ns</actual>
	</nonclk>
	<clk>
		<name>12_288MHz</name>
		<slack>N/A</slack>
		<required>None</required>
		<actual>46.91 MHz ( period = 21.317 ns )</actual>
	</clk>
	<clk>
		<name>altera_internal_jtag~TCKUTAP</name>
		<slack>N/A</slack>
		<required>None</required>
		<actual>107.85 MHz ( period = 9.272 ns )</actual>
	</clk>
</performance>
<compile_id>C3E82B46</compile_id>
</talkback>
