// Copyright (C) 1991-2013 Altera Corporation
// Your use of Altera Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Altera Program License 
// Subscription Agreement, Altera MegaCore Function License 
// Agreement, or other applicable license agreement, including, 
// without limitation, that your use is for the sole purpose of 
// programming logic devices manufactured by Altera and sold by 
// Altera or its authorized distributors.  Please refer to the 
// applicable agreement for further details.

// VENDOR "Altera"
// PROGRAM "Quartus II 64-Bit"
// VERSION "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition"

// DATE "05/26/2023 18:11:20"

// 
// Device: Altera EP2C5T144C8 Package TQFP144
// 

// 
// This Verilog file should be used for ModelSim-Altera (Verilog) only
// 

`timescale 1 ps/ 1 ps

module UART_5 (
	CLK,
	lee,
	esc,
	dir,
	RX_LINE,
	TX_LINE,
	BTN,
	LEDS,
	DATO);
input 	CLK;
input 	lee;
input 	esc;
input 	[1:0] dir;
input 	RX_LINE;
output 	TX_LINE;
input 	BTN;
output 	[31:0] LEDS;
input 	[7:0] DATO;

// Design Ports Information
// TX_LINE	=>  Location: PIN_42,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// LEDS[0]	=>  Location: PIN_47,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// LEDS[1]	=>  Location: PIN_48,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// LEDS[2]	=>  Location: PIN_51,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// LEDS[3]	=>  Location: PIN_52,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// LEDS[4]	=>  Location: PIN_53,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// LEDS[5]	=>  Location: PIN_55,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// LEDS[6]	=>  Location: PIN_57,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// LEDS[7]	=>  Location: PIN_58,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// LEDS[8]	=>  Location: PIN_59,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// LEDS[9]	=>  Location: PIN_60,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// LEDS[10]	=>  Location: PIN_63,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// LEDS[11]	=>  Location: PIN_64,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// LEDS[12]	=>  Location: PIN_65,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// LEDS[13]	=>  Location: PIN_67,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// LEDS[14]	=>  Location: PIN_69,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// LEDS[15]	=>  Location: PIN_70,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// LEDS[16]	=>  Location: PIN_73,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// LEDS[17]	=>  Location: PIN_74,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// LEDS[18]	=>  Location: PIN_75,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// LEDS[19]	=>  Location: PIN_79,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// LEDS[20]	=>  Location: PIN_86,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// LEDS[21]	=>  Location: PIN_87,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// LEDS[22]	=>  Location: PIN_92,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// LEDS[23]	=>  Location: PIN_93,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// LEDS[24]	=>  Location: PIN_94,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// LEDS[25]	=>  Location: PIN_96,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// LEDS[26]	=>  Location: PIN_97,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// LEDS[27]	=>  Location: PIN_99,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// LEDS[28]	=>  Location: PIN_100,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// LEDS[29]	=>  Location: PIN_101,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// LEDS[30]	=>  Location: PIN_103,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// LEDS[31]	=>  Location: PIN_104,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// CLK	=>  Location: PIN_17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// dir[1]	=>  Location: PIN_137,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// dir[0]	=>  Location: PIN_136,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// lee	=>  Location: PIN_139,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// esc	=>  Location: PIN_141,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// DATO[2]	=>  Location: PIN_118,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// BTN	=>  Location: PIN_144,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// DATO[1]	=>  Location: PIN_115,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// DATO[0]	=>  Location: PIN_114,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// DATO[3]	=>  Location: PIN_71,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// DATO[6]	=>  Location: PIN_122,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// DATO[5]	=>  Location: PIN_121,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// DATO[4]	=>  Location: PIN_120,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// DATO[7]	=>  Location: PIN_125,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// RX_LINE	=>  Location: PIN_40,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
wire \UART_TX_instance|clkCount[5]~23_combout ;
wire \UART_TX_instance|clkCount[8]~29_combout ;
wire \UART_TX_instance|Selector0~1_combout ;
wire \mem~29_regout ;
wire \mem~31_regout ;
wire \mem~35_regout ;
wire \UART_TX_instance|Selector16~0_combout ;
wire \UART_TX_instance|Selector16~1_combout ;
wire \UART_TX_instance|Selector16~2_combout ;
wire \UART_TX_instance|Selector16~3_combout ;
wire \UART_RX_instance|Selector14~0_combout ;
wire \UART_TX_instance|data[3]~feeder_combout ;
wire \UART_TX_instance|data[6]~feeder_combout ;
wire \UART_TX_instance|data[4]~feeder_combout ;
wire \mem~29feeder_combout ;
wire \mem~35feeder_combout ;
wire \data_TX[3]~feeder_combout ;
wire \data_TX[6]~feeder_combout ;
wire \data_TX[4]~feeder_combout ;
wire \CLK~combout ;
wire \CLK~clkctrl_outclk ;
wire \UART_TX_instance|clkCount[0]~13_combout ;
wire \~GND~combout ;
wire \UART_TX_instance|Selector20~0_combout ;
wire \UART_TX_instance|state.s_startBit~regout ;
wire \UART_TX_instance|clkCount[10]~33_combout ;
wire \UART_TX_instance|LessThan1~0_combout ;
wire \UART_TX_instance|LessThan1~3_combout ;
wire \UART_TX_instance|clkCount[6]~25_combout ;
wire \UART_TX_instance|clkCount[3]~19_combout ;
wire \UART_TX_instance|LessThan1~1_combout ;
wire \UART_TX_instance|LessThan1~2_combout ;
wire \UART_TX_instance|Selector18~0_combout ;
wire \UART_TX_instance|Selector18~1_combout ;
wire \UART_TX_instance|Selector18~2_combout ;
wire \UART_TX_instance|state.s_stopBit~2_combout ;
wire \UART_TX_instance|state.s_stopBit~3_combout ;
wire \UART_TX_instance|state.s_stopBit~regout ;
wire \UART_TX_instance|Selector19~0_combout ;
wire \UART_TX_instance|state.s_idle~regout ;
wire \UART_TX_instance|clkCount[0]~14 ;
wire \UART_TX_instance|clkCount[1]~15_combout ;
wire \UART_TX_instance|clkCount[1]~16 ;
wire \UART_TX_instance|clkCount[2]~17_combout ;
wire \UART_TX_instance|clkCount[2]~18 ;
wire \UART_TX_instance|clkCount[3]~20 ;
wire \UART_TX_instance|clkCount[4]~21_combout ;
wire \UART_TX_instance|clkCount[4]~22 ;
wire \UART_TX_instance|clkCount[5]~24 ;
wire \UART_TX_instance|clkCount[6]~26 ;
wire \UART_TX_instance|clkCount[7]~27_combout ;
wire \UART_TX_instance|clkCount[7]~28 ;
wire \UART_TX_instance|clkCount[8]~30 ;
wire \UART_TX_instance|clkCount[9]~31_combout ;
wire \UART_TX_instance|clkCount[9]~32 ;
wire \UART_TX_instance|clkCount[10]~34 ;
wire \UART_TX_instance|clkCount[11]~35_combout ;
wire \UART_TX_instance|clkCount[11]~36 ;
wire \UART_TX_instance|clkCount[12]~37_combout ;
wire \UART_TX_instance|LessThan1~4_combout ;
wire \UART_TX_instance|Selector21~0_combout ;
wire \UART_TX_instance|state.s_dataBits~regout ;
wire \UART_TX_instance|Selector17~0_combout ;
wire \UART_TX_instance|Selector17~1_combout ;
wire \UART_TX_instance|Selector17~2_combout ;
wire \UART_TX_instance|Selector17~3_combout ;
wire \data_TX[7]~feeder_combout ;
wire \BTN~combout ;
wire \UART_TX_instance|Selector1~0_combout ;
wire \UART_TX_instance|Selector1~1_combout ;
wire \UART_TX_instance|TX_ACTIVE~regout ;
wire \process_0~0_combout ;
wire \dataValid_TX~regout ;
wire \UART_TX_instance|data[1]~0_combout ;
wire \data_TX[5]~feeder_combout ;
wire \UART_TX_instance|Mux0~2_combout ;
wire \UART_TX_instance|Mux0~3_combout ;
wire \data_TX[2]~feeder_combout ;
wire \data_TX[0]~feeder_combout ;
wire \UART_TX_instance|data[0]~feeder_combout ;
wire \data_TX[1]~feeder_combout ;
wire \UART_TX_instance|Mux0~0_combout ;
wire \UART_TX_instance|Mux0~1_combout ;
wire \UART_TX_instance|Selector0~0_combout ;
wire \UART_TX_instance|Selector0~2_combout ;
wire \UART_TX_instance|TX_LINE~regout ;
wire \RX_LINE~combout ;
wire \UART_RX_instance|clkCount[9]~3_combout ;
wire \UART_RX_instance|Add0~14_combout ;
wire \UART_RX_instance|Add0~31_combout ;
wire \UART_RX_instance|Add0~16_combout ;
wire \UART_RX_instance|Add0~32_combout ;
wire \UART_RX_instance|LessThan1~2_combout ;
wire \UART_RX_instance|Selector16~0_combout ;
wire \UART_RX_instance|Selector16~1_combout ;
wire \UART_RX_instance|Selector19~1_combout ;
wire \UART_RX_instance|Selector19~0_combout ;
wire \UART_RX_instance|Selector19~2_combout ;
wire \UART_RX_instance|state.s_dataBits~regout ;
wire \UART_RX_instance|clkCount[9]~0_combout ;
wire \UART_RX_instance|Add0~8_combout ;
wire \UART_RX_instance|Add0~29_combout ;
wire \UART_RX_instance|Add0~0_combout ;
wire \UART_RX_instance|Add0~27_combout ;
wire \UART_RX_instance|LessThan1~0_combout ;
wire \UART_RX_instance|LessThan1~1_combout ;
wire \UART_RX_instance|clkCount[9]~1_combout ;
wire \UART_RX_instance|Add0~1 ;
wire \UART_RX_instance|Add0~2_combout ;
wire \UART_RX_instance|Add0~28_combout ;
wire \UART_RX_instance|Add0~3 ;
wire \UART_RX_instance|Add0~4_combout ;
wire \UART_RX_instance|clkCount[2]~5_combout ;
wire \UART_RX_instance|Add0~5 ;
wire \UART_RX_instance|Add0~6_combout ;
wire \UART_RX_instance|clkCount[3]~6_combout ;
wire \UART_RX_instance|Add0~7 ;
wire \UART_RX_instance|Add0~9 ;
wire \UART_RX_instance|Add0~10_combout ;
wire \UART_RX_instance|clkCount[5]~7_combout ;
wire \UART_RX_instance|Add0~11 ;
wire \UART_RX_instance|Add0~13 ;
wire \UART_RX_instance|Add0~15 ;
wire \UART_RX_instance|Add0~17 ;
wire \UART_RX_instance|Add0~18_combout ;
wire \UART_RX_instance|clkCount[9]~9_combout ;
wire \UART_RX_instance|Add0~19 ;
wire \UART_RX_instance|Add0~20_combout ;
wire \UART_RX_instance|Add0~33_combout ;
wire \UART_RX_instance|Add0~12_combout ;
wire \UART_RX_instance|Add0~30_combout ;
wire \UART_RX_instance|Equal0~2_combout ;
wire \UART_RX_instance|Equal0~0_combout ;
wire \UART_RX_instance|Equal0~1_combout ;
wire \UART_RX_instance|Equal0~3_combout ;
wire \UART_RX_instance|Selector18~0_combout ;
wire \UART_RX_instance|state.s_startBit~regout ;
wire \UART_RX_instance|clkCount[9]~2_combout ;
wire \UART_RX_instance|Add0~21 ;
wire \UART_RX_instance|Add0~23 ;
wire \UART_RX_instance|Add0~24_combout ;
wire \UART_RX_instance|Add0~26_combout ;
wire \UART_RX_instance|Selector17~0_combout ;
wire \UART_RX_instance|Selector17~1_combout ;
wire \UART_RX_instance|state.s_idle~regout ;
wire \UART_RX_instance|clkCount[9]~4_combout ;
wire \UART_RX_instance|Add0~22_combout ;
wire \UART_RX_instance|clkCount[11]~8_combout ;
wire \UART_RX_instance|LessThan1~3_combout ;
wire \UART_RX_instance|Decoder0~0_combout ;
wire \UART_RX_instance|Decoder0~1_combout ;
wire \UART_RX_instance|Decoder0~9_combout ;
wire \UART_RX_instance|state.s_stopBit~0_combout ;
wire \UART_RX_instance|state.s_stopBit~regout ;
wire \UART_RX_instance|Selector15~0_combout ;
wire \UART_RX_instance|Selector15~1_combout ;
wire \UART_RX_instance|Selector14~2_combout ;
wire \UART_RX_instance|Selector14~1_combout ;
wire \UART_RX_instance|Selector14~3_combout ;
wire \UART_RX_instance|Decoder0~2_combout ;
wire \UART_RX_instance|data[0]~0_combout ;
wire \esc~combout ;
wire \lee~combout ;
wire \mem~64_combout ;
wire \mem~37_regout ;
wire \mem~62_combout ;
wire \mem~21_regout ;
wire \mem~13feeder_combout ;
wire \mem~63_combout ;
wire \mem~13_regout ;
wire \mem~45_combout ;
wire \mem~46_combout ;
wire \Mux33~0_combout ;
wire \LEDS[0]~reg0_regout ;
wire \UART_RX_instance|Decoder0~3_combout ;
wire \UART_RX_instance|data[1]~1_combout ;
wire \mem~22_regout ;
wire \mem~38_regout ;
wire \mem~61_combout ;
wire \mem~30_regout ;
wire \mem~14_regout ;
wire \mem~47_combout ;
wire \mem~48_combout ;
wire \Mux32~0_combout ;
wire \LEDS[1]~reg0_regout ;
wire \UART_RX_instance|Decoder0~4_combout ;
wire \UART_RX_instance|data[2]~2_combout ;
wire \mem~39_regout ;
wire \mem~23_regout ;
wire \mem~15_regout ;
wire \mem~49_combout ;
wire \mem~50_combout ;
wire \Mux31~0_combout ;
wire \LEDS[2]~reg0_regout ;
wire \UART_RX_instance|Decoder0~5_combout ;
wire \UART_RX_instance|data[3]~3_combout ;
wire \mem~40_regout ;
wire \mem~24_regout ;
wire \mem~32_regout ;
wire \mem~16_regout ;
wire \mem~51_combout ;
wire \mem~52_combout ;
wire \Mux30~0_combout ;
wire \LEDS[3]~reg0_regout ;
wire \UART_RX_instance|Decoder0~6_combout ;
wire \UART_RX_instance|data[4]~4_combout ;
wire \mem~41feeder_combout ;
wire \mem~41_regout ;
wire \mem~33_regout ;
wire \mem~25_regout ;
wire \mem~17feeder_combout ;
wire \mem~17_regout ;
wire \mem~53_combout ;
wire \mem~54_combout ;
wire \Mux29~0_combout ;
wire \LEDS[4]~reg0_regout ;
wire \UART_RX_instance|Decoder0~7_combout ;
wire \UART_RX_instance|data[5]~5_combout ;
wire \mem~42_regout ;
wire \mem~26_regout ;
wire \mem~34_regout ;
wire \mem~18_regout ;
wire \mem~55_combout ;
wire \mem~56_combout ;
wire \Mux28~0_combout ;
wire \LEDS[5]~reg0_regout ;
wire \UART_RX_instance|Decoder0~8_combout ;
wire \UART_RX_instance|data[6]~6_combout ;
wire \mem~43_regout ;
wire \mem~27_regout ;
wire \mem~19feeder_combout ;
wire \mem~19_regout ;
wire \mem~57_combout ;
wire \mem~58_combout ;
wire \Mux27~0_combout ;
wire \LEDS[6]~reg0_regout ;
wire \UART_RX_instance|data[7]~7_combout ;
wire \mem~28_regout ;
wire \mem~44_regout ;
wire \mem~36_regout ;
wire \mem~20_regout ;
wire \mem~59_combout ;
wire \mem~60_combout ;
wire \Mux26~0_combout ;
wire \LEDS[7]~reg0_regout ;
wire \Mux25~0_combout ;
wire \LEDS[8]~reg0_regout ;
wire \Mux24~0_combout ;
wire \LEDS[9]~reg0_regout ;
wire \Mux23~0_combout ;
wire \LEDS[10]~reg0_regout ;
wire \Mux22~0_combout ;
wire \LEDS[11]~reg0_regout ;
wire \Mux21~0_combout ;
wire \LEDS[12]~reg0_regout ;
wire \Mux20~0_combout ;
wire \LEDS[13]~reg0_regout ;
wire \Mux19~0_combout ;
wire \LEDS[14]~reg0_regout ;
wire \Mux18~0_combout ;
wire \LEDS[15]~reg0_regout ;
wire \Mux17~0_combout ;
wire \LEDS[16]~reg0_regout ;
wire \Mux16~0_combout ;
wire \LEDS[17]~reg0_regout ;
wire \Mux15~0_combout ;
wire \LEDS[18]~reg0_regout ;
wire \Mux14~0_combout ;
wire \LEDS[19]~reg0_regout ;
wire \Mux13~0_combout ;
wire \LEDS[20]~reg0_regout ;
wire \Mux12~0_combout ;
wire \LEDS[21]~reg0_regout ;
wire \Mux11~0_combout ;
wire \LEDS[22]~reg0_regout ;
wire \Mux10~0_combout ;
wire \LEDS[23]~reg0_regout ;
wire \Mux9~0_combout ;
wire \LEDS[24]~reg0_regout ;
wire \Mux8~0_combout ;
wire \LEDS[25]~reg0_regout ;
wire \Mux7~0_combout ;
wire \LEDS[26]~reg0_regout ;
wire \Mux6~0_combout ;
wire \LEDS[27]~reg0_regout ;
wire \Mux5~0_combout ;
wire \LEDS[28]~reg0_regout ;
wire \Mux4~0_combout ;
wire \LEDS[29]~reg0_regout ;
wire \Mux3~0_combout ;
wire \LEDS[30]~reg0_regout ;
wire \Mux2~0_combout ;
wire \LEDS[31]~reg0_regout ;
wire [7:0] data_TX;
wire [2:0] \UART_TX_instance|dataIndex ;
wire [7:0] \UART_TX_instance|data ;
wire [12:0] \UART_TX_instance|clkCount ;
wire [2:0] \UART_RX_instance|dataIndex ;
wire [7:0] \UART_RX_instance|data ;
wire [12:0] \UART_RX_instance|clkCount ;
wire [1:0] \dir~combout ;
wire [7:0] \DATO~combout ;


// Location: LCFF_X18_Y11_N11
cycloneii_lcell_ff \UART_TX_instance|clkCount[5] (
	.clk(\CLK~clkctrl_outclk ),
	.datain(\UART_TX_instance|clkCount[5]~23_combout ),
	.sdata(\~GND~combout ),
	.aclr(gnd),
	.sclr(!\UART_TX_instance|state.s_idle~regout ),
	.sload(\UART_TX_instance|LessThan1~4_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\UART_TX_instance|clkCount [5]));

// Location: LCFF_X18_Y11_N17
cycloneii_lcell_ff \UART_TX_instance|clkCount[8] (
	.clk(\CLK~clkctrl_outclk ),
	.datain(\UART_TX_instance|clkCount[8]~29_combout ),
	.sdata(\~GND~combout ),
	.aclr(gnd),
	.sclr(!\UART_TX_instance|state.s_idle~regout ),
	.sload(\UART_TX_instance|LessThan1~4_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\UART_TX_instance|clkCount [8]));

// Location: LCCOMB_X18_Y11_N10
cycloneii_lcell_comb \UART_TX_instance|clkCount[5]~23 (
// Equation(s):
// \UART_TX_instance|clkCount[5]~23_combout  = (\UART_TX_instance|clkCount [5] & (!\UART_TX_instance|clkCount[4]~22 )) # (!\UART_TX_instance|clkCount [5] & ((\UART_TX_instance|clkCount[4]~22 ) # (GND)))
// \UART_TX_instance|clkCount[5]~24  = CARRY((!\UART_TX_instance|clkCount[4]~22 ) # (!\UART_TX_instance|clkCount [5]))

	.dataa(\UART_TX_instance|clkCount [5]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\UART_TX_instance|clkCount[4]~22 ),
	.combout(\UART_TX_instance|clkCount[5]~23_combout ),
	.cout(\UART_TX_instance|clkCount[5]~24 ));
// synopsys translate_off
defparam \UART_TX_instance|clkCount[5]~23 .lut_mask = 16'h5A5F;
defparam \UART_TX_instance|clkCount[5]~23 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X18_Y11_N16
cycloneii_lcell_comb \UART_TX_instance|clkCount[8]~29 (
// Equation(s):
// \UART_TX_instance|clkCount[8]~29_combout  = (\UART_TX_instance|clkCount [8] & (\UART_TX_instance|clkCount[7]~28  $ (GND))) # (!\UART_TX_instance|clkCount [8] & (!\UART_TX_instance|clkCount[7]~28  & VCC))
// \UART_TX_instance|clkCount[8]~30  = CARRY((\UART_TX_instance|clkCount [8] & !\UART_TX_instance|clkCount[7]~28 ))

	.dataa(\UART_TX_instance|clkCount [8]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\UART_TX_instance|clkCount[7]~28 ),
	.combout(\UART_TX_instance|clkCount[8]~29_combout ),
	.cout(\UART_TX_instance|clkCount[8]~30 ));
// synopsys translate_off
defparam \UART_TX_instance|clkCount[8]~29 .lut_mask = 16'hA50A;
defparam \UART_TX_instance|clkCount[8]~29 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X21_Y11_N11
cycloneii_lcell_ff \UART_TX_instance|data[3] (
	.clk(\CLK~clkctrl_outclk ),
	.datain(\UART_TX_instance|data[3]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UART_TX_instance|data[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\UART_TX_instance|data [3]));

// Location: LCFF_X19_Y11_N21
cycloneii_lcell_ff \UART_TX_instance|dataIndex[2] (
	.clk(\CLK~clkctrl_outclk ),
	.datain(\UART_TX_instance|Selector16~3_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\UART_TX_instance|dataIndex [2]));

// Location: LCFF_X21_Y11_N7
cycloneii_lcell_ff \UART_TX_instance|data[6] (
	.clk(\CLK~clkctrl_outclk ),
	.datain(\UART_TX_instance|data[6]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UART_TX_instance|data[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\UART_TX_instance|data [6]));

// Location: LCFF_X21_Y11_N21
cycloneii_lcell_ff \UART_TX_instance|data[4] (
	.clk(\CLK~clkctrl_outclk ),
	.datain(\UART_TX_instance|data[4]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UART_TX_instance|data[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\UART_TX_instance|data [4]));

// Location: LCCOMB_X20_Y11_N24
cycloneii_lcell_comb \UART_TX_instance|Selector0~1 (
// Equation(s):
// \UART_TX_instance|Selector0~1_combout  = (\UART_TX_instance|state.s_dataBits~regout  & \UART_TX_instance|dataIndex [2])

	.dataa(vcc),
	.datab(\UART_TX_instance|state.s_dataBits~regout ),
	.datac(\UART_TX_instance|dataIndex [2]),
	.datad(vcc),
	.cin(gnd),
	.combout(\UART_TX_instance|Selector0~1_combout ),
	.cout());
// synopsys translate_off
defparam \UART_TX_instance|Selector0~1 .lut_mask = 16'hC0C0;
defparam \UART_TX_instance|Selector0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X17_Y4_N9
cycloneii_lcell_ff \mem~29 (
	.clk(\CLK~clkctrl_outclk ),
	.datain(\mem~29feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~61_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\mem~29_regout ));

// Location: LCFF_X19_Y4_N31
cycloneii_lcell_ff \mem~31 (
	.clk(\CLK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\UART_RX_instance|data [2]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem~61_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\mem~31_regout ));

// Location: LCFF_X17_Y4_N15
cycloneii_lcell_ff \mem~35 (
	.clk(\CLK~clkctrl_outclk ),
	.datain(\mem~35feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~61_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\mem~35_regout ));

// Location: LCFF_X21_Y11_N3
cycloneii_lcell_ff \data_TX[3] (
	.clk(\CLK~clkctrl_outclk ),
	.datain(\data_TX[3]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\process_0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(data_TX[3]));

// Location: LCCOMB_X20_Y11_N14
cycloneii_lcell_comb \UART_TX_instance|Selector16~0 (
// Equation(s):
// \UART_TX_instance|Selector16~0_combout  = (\UART_TX_instance|dataIndex [2] & ((\UART_TX_instance|state.s_startBit~regout ) # (\UART_TX_instance|state.s_stopBit~regout )))

	.dataa(vcc),
	.datab(\UART_TX_instance|state.s_startBit~regout ),
	.datac(\UART_TX_instance|dataIndex [2]),
	.datad(\UART_TX_instance|state.s_stopBit~regout ),
	.cin(gnd),
	.combout(\UART_TX_instance|Selector16~0_combout ),
	.cout());
// synopsys translate_off
defparam \UART_TX_instance|Selector16~0 .lut_mask = 16'hF0C0;
defparam \UART_TX_instance|Selector16~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y11_N4
cycloneii_lcell_comb \UART_TX_instance|Selector16~1 (
// Equation(s):
// \UART_TX_instance|Selector16~1_combout  = (\UART_TX_instance|state.s_dataBits~regout  & (\UART_TX_instance|dataIndex [2] $ (\UART_TX_instance|dataIndex [1])))

	.dataa(\UART_TX_instance|dataIndex [2]),
	.datab(\UART_TX_instance|dataIndex [1]),
	.datac(\UART_TX_instance|state.s_dataBits~regout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\UART_TX_instance|Selector16~1_combout ),
	.cout());
// synopsys translate_off
defparam \UART_TX_instance|Selector16~1 .lut_mask = 16'h6060;
defparam \UART_TX_instance|Selector16~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y11_N10
cycloneii_lcell_comb \UART_TX_instance|Selector16~2 (
// Equation(s):
// \UART_TX_instance|Selector16~2_combout  = (\UART_TX_instance|LessThan1~4_combout  & \UART_TX_instance|dataIndex [0])

	.dataa(vcc),
	.datab(vcc),
	.datac(\UART_TX_instance|LessThan1~4_combout ),
	.datad(\UART_TX_instance|dataIndex [0]),
	.cin(gnd),
	.combout(\UART_TX_instance|Selector16~2_combout ),
	.cout());
// synopsys translate_off
defparam \UART_TX_instance|Selector16~2 .lut_mask = 16'hF000;
defparam \UART_TX_instance|Selector16~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y11_N20
cycloneii_lcell_comb \UART_TX_instance|Selector16~3 (
// Equation(s):
// \UART_TX_instance|Selector16~3_combout  = (\UART_TX_instance|Selector16~0_combout ) # ((\UART_TX_instance|Selector16~2_combout  & (\UART_TX_instance|Selector16~1_combout )) # (!\UART_TX_instance|Selector16~2_combout  & 
// ((\UART_TX_instance|Selector0~1_combout ))))

	.dataa(\UART_TX_instance|Selector16~1_combout ),
	.datab(\UART_TX_instance|Selector0~1_combout ),
	.datac(\UART_TX_instance|Selector16~0_combout ),
	.datad(\UART_TX_instance|Selector16~2_combout ),
	.cin(gnd),
	.combout(\UART_TX_instance|Selector16~3_combout ),
	.cout());
// synopsys translate_off
defparam \UART_TX_instance|Selector16~3 .lut_mask = 16'hFAFC;
defparam \UART_TX_instance|Selector16~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X20_Y11_N19
cycloneii_lcell_ff \data_TX[6] (
	.clk(\CLK~clkctrl_outclk ),
	.datain(\data_TX[6]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\process_0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(data_TX[6]));

// Location: LCFF_X20_Y11_N11
cycloneii_lcell_ff \data_TX[4] (
	.clk(\CLK~clkctrl_outclk ),
	.datain(\data_TX[4]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\process_0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(data_TX[4]));

// Location: LCCOMB_X19_Y8_N16
cycloneii_lcell_comb \UART_RX_instance|Selector14~0 (
// Equation(s):
// \UART_RX_instance|Selector14~0_combout  = (\UART_RX_instance|state.s_startBit~regout  & (((!\UART_RX_instance|state.s_dataBits~regout )))) # (!\UART_RX_instance|state.s_startBit~regout  & ((\UART_RX_instance|state.s_stopBit~regout  & 
// ((!\UART_RX_instance|state.s_dataBits~regout ))) # (!\UART_RX_instance|state.s_stopBit~regout  & (\UART_RX_instance|clkCount [12] & \UART_RX_instance|state.s_dataBits~regout ))))

	.dataa(\UART_RX_instance|state.s_startBit~regout ),
	.datab(\UART_RX_instance|state.s_stopBit~regout ),
	.datac(\UART_RX_instance|clkCount [12]),
	.datad(\UART_RX_instance|state.s_dataBits~regout ),
	.cin(gnd),
	.combout(\UART_RX_instance|Selector14~0_combout ),
	.cout());
// synopsys translate_off
defparam \UART_RX_instance|Selector14~0 .lut_mask = 16'h10EE;
defparam \UART_RX_instance|Selector14~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_71,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \DATO[3]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\DATO~combout [3]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(DATO[3]));
// synopsys translate_off
defparam \DATO[3]~I .input_async_reset = "none";
defparam \DATO[3]~I .input_power_up = "low";
defparam \DATO[3]~I .input_register_mode = "none";
defparam \DATO[3]~I .input_sync_reset = "none";
defparam \DATO[3]~I .oe_async_reset = "none";
defparam \DATO[3]~I .oe_power_up = "low";
defparam \DATO[3]~I .oe_register_mode = "none";
defparam \DATO[3]~I .oe_sync_reset = "none";
defparam \DATO[3]~I .operation_mode = "input";
defparam \DATO[3]~I .output_async_reset = "none";
defparam \DATO[3]~I .output_power_up = "low";
defparam \DATO[3]~I .output_register_mode = "none";
defparam \DATO[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_122,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \DATO[6]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\DATO~combout [6]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(DATO[6]));
// synopsys translate_off
defparam \DATO[6]~I .input_async_reset = "none";
defparam \DATO[6]~I .input_power_up = "low";
defparam \DATO[6]~I .input_register_mode = "none";
defparam \DATO[6]~I .input_sync_reset = "none";
defparam \DATO[6]~I .oe_async_reset = "none";
defparam \DATO[6]~I .oe_power_up = "low";
defparam \DATO[6]~I .oe_register_mode = "none";
defparam \DATO[6]~I .oe_sync_reset = "none";
defparam \DATO[6]~I .operation_mode = "input";
defparam \DATO[6]~I .output_async_reset = "none";
defparam \DATO[6]~I .output_power_up = "low";
defparam \DATO[6]~I .output_register_mode = "none";
defparam \DATO[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_120,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \DATO[4]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\DATO~combout [4]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(DATO[4]));
// synopsys translate_off
defparam \DATO[4]~I .input_async_reset = "none";
defparam \DATO[4]~I .input_power_up = "low";
defparam \DATO[4]~I .input_register_mode = "none";
defparam \DATO[4]~I .input_sync_reset = "none";
defparam \DATO[4]~I .oe_async_reset = "none";
defparam \DATO[4]~I .oe_power_up = "low";
defparam \DATO[4]~I .oe_register_mode = "none";
defparam \DATO[4]~I .oe_sync_reset = "none";
defparam \DATO[4]~I .operation_mode = "input";
defparam \DATO[4]~I .output_async_reset = "none";
defparam \DATO[4]~I .output_power_up = "low";
defparam \DATO[4]~I .output_register_mode = "none";
defparam \DATO[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X21_Y11_N10
cycloneii_lcell_comb \UART_TX_instance|data[3]~feeder (
// Equation(s):
// \UART_TX_instance|data[3]~feeder_combout  = data_TX[3]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(data_TX[3]),
	.cin(gnd),
	.combout(\UART_TX_instance|data[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \UART_TX_instance|data[3]~feeder .lut_mask = 16'hFF00;
defparam \UART_TX_instance|data[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y11_N6
cycloneii_lcell_comb \UART_TX_instance|data[6]~feeder (
// Equation(s):
// \UART_TX_instance|data[6]~feeder_combout  = data_TX[6]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(data_TX[6]),
	.cin(gnd),
	.combout(\UART_TX_instance|data[6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \UART_TX_instance|data[6]~feeder .lut_mask = 16'hFF00;
defparam \UART_TX_instance|data[6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y11_N20
cycloneii_lcell_comb \UART_TX_instance|data[4]~feeder (
// Equation(s):
// \UART_TX_instance|data[4]~feeder_combout  = data_TX[4]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(data_TX[4]),
	.cin(gnd),
	.combout(\UART_TX_instance|data[4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \UART_TX_instance|data[4]~feeder .lut_mask = 16'hFF00;
defparam \UART_TX_instance|data[4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y4_N8
cycloneii_lcell_comb \mem~29feeder (
// Equation(s):
// \mem~29feeder_combout  = \UART_RX_instance|data [0]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\UART_RX_instance|data [0]),
	.cin(gnd),
	.combout(\mem~29feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mem~29feeder .lut_mask = 16'hFF00;
defparam \mem~29feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y4_N14
cycloneii_lcell_comb \mem~35feeder (
// Equation(s):
// \mem~35feeder_combout  = \UART_RX_instance|data [6]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\UART_RX_instance|data [6]),
	.cin(gnd),
	.combout(\mem~35feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mem~35feeder .lut_mask = 16'hFF00;
defparam \mem~35feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y11_N2
cycloneii_lcell_comb \data_TX[3]~feeder (
// Equation(s):
// \data_TX[3]~feeder_combout  = \DATO~combout [3]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\DATO~combout [3]),
	.cin(gnd),
	.combout(\data_TX[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \data_TX[3]~feeder .lut_mask = 16'hFF00;
defparam \data_TX[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y11_N18
cycloneii_lcell_comb \data_TX[6]~feeder (
// Equation(s):
// \data_TX[6]~feeder_combout  = \DATO~combout [6]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\DATO~combout [6]),
	.cin(gnd),
	.combout(\data_TX[6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \data_TX[6]~feeder .lut_mask = 16'hFF00;
defparam \data_TX[6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y11_N10
cycloneii_lcell_comb \data_TX[4]~feeder (
// Equation(s):
// \data_TX[4]~feeder_combout  = \DATO~combout [4]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\DATO~combout [4]),
	.cin(gnd),
	.combout(\data_TX[4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \data_TX[4]~feeder .lut_mask = 16'hFF00;
defparam \data_TX[4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \CLK~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\CLK~combout ),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(CLK));
// synopsys translate_off
defparam \CLK~I .input_async_reset = "none";
defparam \CLK~I .input_power_up = "low";
defparam \CLK~I .input_register_mode = "none";
defparam \CLK~I .input_sync_reset = "none";
defparam \CLK~I .oe_async_reset = "none";
defparam \CLK~I .oe_power_up = "low";
defparam \CLK~I .oe_register_mode = "none";
defparam \CLK~I .oe_sync_reset = "none";
defparam \CLK~I .operation_mode = "input";
defparam \CLK~I .output_async_reset = "none";
defparam \CLK~I .output_power_up = "low";
defparam \CLK~I .output_register_mode = "none";
defparam \CLK~I .output_sync_reset = "none";
// synopsys translate_on

// Location: CLKCTRL_G2
cycloneii_clkctrl \CLK~clkctrl (
	.ena(vcc),
	.inclk({gnd,gnd,gnd,\CLK~combout }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\CLK~clkctrl_outclk ));
// synopsys translate_off
defparam \CLK~clkctrl .clock_type = "global clock";
defparam \CLK~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X18_Y11_N0
cycloneii_lcell_comb \UART_TX_instance|clkCount[0]~13 (
// Equation(s):
// \UART_TX_instance|clkCount[0]~13_combout  = \UART_TX_instance|clkCount [0] $ (VCC)
// \UART_TX_instance|clkCount[0]~14  = CARRY(\UART_TX_instance|clkCount [0])

	.dataa(vcc),
	.datab(\UART_TX_instance|clkCount [0]),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\UART_TX_instance|clkCount[0]~13_combout ),
	.cout(\UART_TX_instance|clkCount[0]~14 ));
// synopsys translate_off
defparam \UART_TX_instance|clkCount[0]~13 .lut_mask = 16'h33CC;
defparam \UART_TX_instance|clkCount[0]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y11_N0
cycloneii_lcell_comb \~GND (
// Equation(s):
// \~GND~combout  = GND

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\~GND~combout ),
	.cout());
// synopsys translate_off
defparam \~GND .lut_mask = 16'h0000;
defparam \~GND .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y11_N18
cycloneii_lcell_comb \UART_TX_instance|Selector20~0 (
// Equation(s):
// \UART_TX_instance|Selector20~0_combout  = (\dataValid_TX~regout  & (((\UART_TX_instance|state.s_startBit~regout  & !\UART_TX_instance|LessThan1~4_combout )) # (!\UART_TX_instance|state.s_idle~regout ))) # (!\dataValid_TX~regout  & 
// (((\UART_TX_instance|state.s_startBit~regout  & !\UART_TX_instance|LessThan1~4_combout ))))

	.dataa(\dataValid_TX~regout ),
	.datab(\UART_TX_instance|state.s_idle~regout ),
	.datac(\UART_TX_instance|state.s_startBit~regout ),
	.datad(\UART_TX_instance|LessThan1~4_combout ),
	.cin(gnd),
	.combout(\UART_TX_instance|Selector20~0_combout ),
	.cout());
// synopsys translate_off
defparam \UART_TX_instance|Selector20~0 .lut_mask = 16'h22F2;
defparam \UART_TX_instance|Selector20~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X19_Y11_N19
cycloneii_lcell_ff \UART_TX_instance|state.s_startBit (
	.clk(\CLK~clkctrl_outclk ),
	.datain(\UART_TX_instance|Selector20~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\UART_TX_instance|state.s_startBit~regout ));

// Location: LCCOMB_X18_Y11_N20
cycloneii_lcell_comb \UART_TX_instance|clkCount[10]~33 (
// Equation(s):
// \UART_TX_instance|clkCount[10]~33_combout  = (\UART_TX_instance|clkCount [10] & (\UART_TX_instance|clkCount[9]~32  $ (GND))) # (!\UART_TX_instance|clkCount [10] & (!\UART_TX_instance|clkCount[9]~32  & VCC))
// \UART_TX_instance|clkCount[10]~34  = CARRY((\UART_TX_instance|clkCount [10] & !\UART_TX_instance|clkCount[9]~32 ))

	.dataa(\UART_TX_instance|clkCount [10]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\UART_TX_instance|clkCount[9]~32 ),
	.combout(\UART_TX_instance|clkCount[10]~33_combout ),
	.cout(\UART_TX_instance|clkCount[10]~34 ));
// synopsys translate_off
defparam \UART_TX_instance|clkCount[10]~33 .lut_mask = 16'hA50A;
defparam \UART_TX_instance|clkCount[10]~33 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X18_Y11_N21
cycloneii_lcell_ff \UART_TX_instance|clkCount[10] (
	.clk(\CLK~clkctrl_outclk ),
	.datain(\UART_TX_instance|clkCount[10]~33_combout ),
	.sdata(\~GND~combout ),
	.aclr(gnd),
	.sclr(!\UART_TX_instance|state.s_idle~regout ),
	.sload(\UART_TX_instance|LessThan1~4_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\UART_TX_instance|clkCount [10]));

// Location: LCCOMB_X19_Y11_N8
cycloneii_lcell_comb \UART_TX_instance|LessThan1~0 (
// Equation(s):
// \UART_TX_instance|LessThan1~0_combout  = (!\UART_TX_instance|clkCount [10] & !\UART_TX_instance|clkCount [11])

	.dataa(vcc),
	.datab(vcc),
	.datac(\UART_TX_instance|clkCount [10]),
	.datad(\UART_TX_instance|clkCount [11]),
	.cin(gnd),
	.combout(\UART_TX_instance|LessThan1~0_combout ),
	.cout());
// synopsys translate_off
defparam \UART_TX_instance|LessThan1~0 .lut_mask = 16'h000F;
defparam \UART_TX_instance|LessThan1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y11_N30
cycloneii_lcell_comb \UART_TX_instance|LessThan1~3 (
// Equation(s):
// \UART_TX_instance|LessThan1~3_combout  = (!\UART_TX_instance|clkCount [8] & (!\UART_TX_instance|clkCount [9] & (!\UART_TX_instance|clkCount [7] & !\UART_TX_instance|clkCount [11])))

	.dataa(\UART_TX_instance|clkCount [8]),
	.datab(\UART_TX_instance|clkCount [9]),
	.datac(\UART_TX_instance|clkCount [7]),
	.datad(\UART_TX_instance|clkCount [11]),
	.cin(gnd),
	.combout(\UART_TX_instance|LessThan1~3_combout ),
	.cout());
// synopsys translate_off
defparam \UART_TX_instance|LessThan1~3 .lut_mask = 16'h0001;
defparam \UART_TX_instance|LessThan1~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y11_N12
cycloneii_lcell_comb \UART_TX_instance|clkCount[6]~25 (
// Equation(s):
// \UART_TX_instance|clkCount[6]~25_combout  = (\UART_TX_instance|clkCount [6] & (\UART_TX_instance|clkCount[5]~24  $ (GND))) # (!\UART_TX_instance|clkCount [6] & (!\UART_TX_instance|clkCount[5]~24  & VCC))
// \UART_TX_instance|clkCount[6]~26  = CARRY((\UART_TX_instance|clkCount [6] & !\UART_TX_instance|clkCount[5]~24 ))

	.dataa(\UART_TX_instance|clkCount [6]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\UART_TX_instance|clkCount[5]~24 ),
	.combout(\UART_TX_instance|clkCount[6]~25_combout ),
	.cout(\UART_TX_instance|clkCount[6]~26 ));
// synopsys translate_off
defparam \UART_TX_instance|clkCount[6]~25 .lut_mask = 16'hA50A;
defparam \UART_TX_instance|clkCount[6]~25 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X18_Y11_N13
cycloneii_lcell_ff \UART_TX_instance|clkCount[6] (
	.clk(\CLK~clkctrl_outclk ),
	.datain(\UART_TX_instance|clkCount[6]~25_combout ),
	.sdata(\~GND~combout ),
	.aclr(gnd),
	.sclr(!\UART_TX_instance|state.s_idle~regout ),
	.sload(\UART_TX_instance|LessThan1~4_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\UART_TX_instance|clkCount [6]));

// Location: LCCOMB_X18_Y11_N6
cycloneii_lcell_comb \UART_TX_instance|clkCount[3]~19 (
// Equation(s):
// \UART_TX_instance|clkCount[3]~19_combout  = (\UART_TX_instance|clkCount [3] & (!\UART_TX_instance|clkCount[2]~18 )) # (!\UART_TX_instance|clkCount [3] & ((\UART_TX_instance|clkCount[2]~18 ) # (GND)))
// \UART_TX_instance|clkCount[3]~20  = CARRY((!\UART_TX_instance|clkCount[2]~18 ) # (!\UART_TX_instance|clkCount [3]))

	.dataa(\UART_TX_instance|clkCount [3]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\UART_TX_instance|clkCount[2]~18 ),
	.combout(\UART_TX_instance|clkCount[3]~19_combout ),
	.cout(\UART_TX_instance|clkCount[3]~20 ));
// synopsys translate_off
defparam \UART_TX_instance|clkCount[3]~19 .lut_mask = 16'h5A5F;
defparam \UART_TX_instance|clkCount[3]~19 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X18_Y11_N7
cycloneii_lcell_ff \UART_TX_instance|clkCount[3] (
	.clk(\CLK~clkctrl_outclk ),
	.datain(\UART_TX_instance|clkCount[3]~19_combout ),
	.sdata(\~GND~combout ),
	.aclr(gnd),
	.sclr(!\UART_TX_instance|state.s_idle~regout ),
	.sload(\UART_TX_instance|LessThan1~4_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\UART_TX_instance|clkCount [3]));

// Location: LCCOMB_X18_Y11_N26
cycloneii_lcell_comb \UART_TX_instance|LessThan1~1 (
// Equation(s):
// \UART_TX_instance|LessThan1~1_combout  = (!\UART_TX_instance|clkCount [3] & (((!\UART_TX_instance|clkCount [2]) # (!\UART_TX_instance|clkCount [1])) # (!\UART_TX_instance|clkCount [0])))

	.dataa(\UART_TX_instance|clkCount [0]),
	.datab(\UART_TX_instance|clkCount [1]),
	.datac(\UART_TX_instance|clkCount [2]),
	.datad(\UART_TX_instance|clkCount [3]),
	.cin(gnd),
	.combout(\UART_TX_instance|LessThan1~1_combout ),
	.cout());
// synopsys translate_off
defparam \UART_TX_instance|LessThan1~1 .lut_mask = 16'h007F;
defparam \UART_TX_instance|LessThan1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y11_N28
cycloneii_lcell_comb \UART_TX_instance|LessThan1~2 (
// Equation(s):
// \UART_TX_instance|LessThan1~2_combout  = ((!\UART_TX_instance|clkCount [5] & ((\UART_TX_instance|LessThan1~1_combout ) # (!\UART_TX_instance|clkCount [4])))) # (!\UART_TX_instance|clkCount [6])

	.dataa(\UART_TX_instance|clkCount [5]),
	.datab(\UART_TX_instance|clkCount [4]),
	.datac(\UART_TX_instance|clkCount [6]),
	.datad(\UART_TX_instance|LessThan1~1_combout ),
	.cin(gnd),
	.combout(\UART_TX_instance|LessThan1~2_combout ),
	.cout());
// synopsys translate_off
defparam \UART_TX_instance|LessThan1~2 .lut_mask = 16'h5F1F;
defparam \UART_TX_instance|LessThan1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y11_N22
cycloneii_lcell_comb \UART_TX_instance|Selector18~0 (
// Equation(s):
// \UART_TX_instance|Selector18~0_combout  = (\UART_TX_instance|clkCount [12] & ((!\UART_TX_instance|LessThan1~2_combout ) # (!\UART_TX_instance|LessThan1~3_combout )))

	.dataa(vcc),
	.datab(\UART_TX_instance|clkCount [12]),
	.datac(\UART_TX_instance|LessThan1~3_combout ),
	.datad(\UART_TX_instance|LessThan1~2_combout ),
	.cin(gnd),
	.combout(\UART_TX_instance|Selector18~0_combout ),
	.cout());
// synopsys translate_off
defparam \UART_TX_instance|Selector18~0 .lut_mask = 16'h0CCC;
defparam \UART_TX_instance|Selector18~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y11_N0
cycloneii_lcell_comb \UART_TX_instance|Selector18~1 (
// Equation(s):
// \UART_TX_instance|Selector18~1_combout  = (\UART_TX_instance|state.s_dataBits~regout  & (\UART_TX_instance|dataIndex [0] $ (((!\UART_TX_instance|LessThan1~0_combout  & \UART_TX_instance|Selector18~0_combout )))))

	.dataa(\UART_TX_instance|state.s_dataBits~regout ),
	.datab(\UART_TX_instance|dataIndex [0]),
	.datac(\UART_TX_instance|LessThan1~0_combout ),
	.datad(\UART_TX_instance|Selector18~0_combout ),
	.cin(gnd),
	.combout(\UART_TX_instance|Selector18~1_combout ),
	.cout());
// synopsys translate_off
defparam \UART_TX_instance|Selector18~1 .lut_mask = 16'h8288;
defparam \UART_TX_instance|Selector18~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y11_N30
cycloneii_lcell_comb \UART_TX_instance|Selector18~2 (
// Equation(s):
// \UART_TX_instance|Selector18~2_combout  = (\UART_TX_instance|Selector18~1_combout ) # ((\UART_TX_instance|dataIndex [0] & ((\UART_TX_instance|state.s_stopBit~regout ) # (\UART_TX_instance|state.s_startBit~regout ))))

	.dataa(\UART_TX_instance|state.s_stopBit~regout ),
	.datab(\UART_TX_instance|state.s_startBit~regout ),
	.datac(\UART_TX_instance|dataIndex [0]),
	.datad(\UART_TX_instance|Selector18~1_combout ),
	.cin(gnd),
	.combout(\UART_TX_instance|Selector18~2_combout ),
	.cout());
// synopsys translate_off
defparam \UART_TX_instance|Selector18~2 .lut_mask = 16'hFFE0;
defparam \UART_TX_instance|Selector18~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X19_Y11_N31
cycloneii_lcell_ff \UART_TX_instance|dataIndex[0] (
	.clk(\CLK~clkctrl_outclk ),
	.datain(\UART_TX_instance|Selector18~2_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\UART_TX_instance|dataIndex [0]));

// Location: LCCOMB_X19_Y11_N28
cycloneii_lcell_comb \UART_TX_instance|state.s_stopBit~2 (
// Equation(s):
// \UART_TX_instance|state.s_stopBit~2_combout  = (\UART_TX_instance|dataIndex [2] & (\UART_TX_instance|dataIndex [0] & (\UART_TX_instance|dataIndex [1] & \UART_TX_instance|LessThan1~4_combout )))

	.dataa(\UART_TX_instance|dataIndex [2]),
	.datab(\UART_TX_instance|dataIndex [0]),
	.datac(\UART_TX_instance|dataIndex [1]),
	.datad(\UART_TX_instance|LessThan1~4_combout ),
	.cin(gnd),
	.combout(\UART_TX_instance|state.s_stopBit~2_combout ),
	.cout());
// synopsys translate_off
defparam \UART_TX_instance|state.s_stopBit~2 .lut_mask = 16'h8000;
defparam \UART_TX_instance|state.s_stopBit~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y11_N16
cycloneii_lcell_comb \UART_TX_instance|state.s_stopBit~3 (
// Equation(s):
// \UART_TX_instance|state.s_stopBit~3_combout  = (\UART_TX_instance|state.s_dataBits~regout  & ((\UART_TX_instance|state.s_stopBit~2_combout ) # ((!\UART_TX_instance|LessThan1~4_combout  & \UART_TX_instance|state.s_stopBit~regout )))) # 
// (!\UART_TX_instance|state.s_dataBits~regout  & (!\UART_TX_instance|LessThan1~4_combout  & (\UART_TX_instance|state.s_stopBit~regout )))

	.dataa(\UART_TX_instance|state.s_dataBits~regout ),
	.datab(\UART_TX_instance|LessThan1~4_combout ),
	.datac(\UART_TX_instance|state.s_stopBit~regout ),
	.datad(\UART_TX_instance|state.s_stopBit~2_combout ),
	.cin(gnd),
	.combout(\UART_TX_instance|state.s_stopBit~3_combout ),
	.cout());
// synopsys translate_off
defparam \UART_TX_instance|state.s_stopBit~3 .lut_mask = 16'hBA30;
defparam \UART_TX_instance|state.s_stopBit~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X19_Y11_N17
cycloneii_lcell_ff \UART_TX_instance|state.s_stopBit (
	.clk(\CLK~clkctrl_outclk ),
	.datain(\UART_TX_instance|state.s_stopBit~3_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\UART_TX_instance|state.s_stopBit~regout ));

// Location: LCCOMB_X19_Y11_N2
cycloneii_lcell_comb \UART_TX_instance|Selector19~0 (
// Equation(s):
// \UART_TX_instance|Selector19~0_combout  = (\dataValid_TX~regout  & (((!\UART_TX_instance|LessThan1~4_combout )) # (!\UART_TX_instance|state.s_stopBit~regout ))) # (!\dataValid_TX~regout  & (\UART_TX_instance|state.s_idle~regout  & 
// ((!\UART_TX_instance|LessThan1~4_combout ) # (!\UART_TX_instance|state.s_stopBit~regout ))))

	.dataa(\dataValid_TX~regout ),
	.datab(\UART_TX_instance|state.s_stopBit~regout ),
	.datac(\UART_TX_instance|state.s_idle~regout ),
	.datad(\UART_TX_instance|LessThan1~4_combout ),
	.cin(gnd),
	.combout(\UART_TX_instance|Selector19~0_combout ),
	.cout());
// synopsys translate_off
defparam \UART_TX_instance|Selector19~0 .lut_mask = 16'h32FA;
defparam \UART_TX_instance|Selector19~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X19_Y11_N3
cycloneii_lcell_ff \UART_TX_instance|state.s_idle (
	.clk(\CLK~clkctrl_outclk ),
	.datain(\UART_TX_instance|Selector19~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\UART_TX_instance|state.s_idle~regout ));

// Location: LCFF_X18_Y11_N1
cycloneii_lcell_ff \UART_TX_instance|clkCount[0] (
	.clk(\CLK~clkctrl_outclk ),
	.datain(\UART_TX_instance|clkCount[0]~13_combout ),
	.sdata(\~GND~combout ),
	.aclr(gnd),
	.sclr(!\UART_TX_instance|state.s_idle~regout ),
	.sload(\UART_TX_instance|LessThan1~4_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\UART_TX_instance|clkCount [0]));

// Location: LCCOMB_X18_Y11_N2
cycloneii_lcell_comb \UART_TX_instance|clkCount[1]~15 (
// Equation(s):
// \UART_TX_instance|clkCount[1]~15_combout  = (\UART_TX_instance|clkCount [1] & (!\UART_TX_instance|clkCount[0]~14 )) # (!\UART_TX_instance|clkCount [1] & ((\UART_TX_instance|clkCount[0]~14 ) # (GND)))
// \UART_TX_instance|clkCount[1]~16  = CARRY((!\UART_TX_instance|clkCount[0]~14 ) # (!\UART_TX_instance|clkCount [1]))

	.dataa(vcc),
	.datab(\UART_TX_instance|clkCount [1]),
	.datac(vcc),
	.datad(vcc),
	.cin(\UART_TX_instance|clkCount[0]~14 ),
	.combout(\UART_TX_instance|clkCount[1]~15_combout ),
	.cout(\UART_TX_instance|clkCount[1]~16 ));
// synopsys translate_off
defparam \UART_TX_instance|clkCount[1]~15 .lut_mask = 16'h3C3F;
defparam \UART_TX_instance|clkCount[1]~15 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X18_Y11_N3
cycloneii_lcell_ff \UART_TX_instance|clkCount[1] (
	.clk(\CLK~clkctrl_outclk ),
	.datain(\UART_TX_instance|clkCount[1]~15_combout ),
	.sdata(\~GND~combout ),
	.aclr(gnd),
	.sclr(!\UART_TX_instance|state.s_idle~regout ),
	.sload(\UART_TX_instance|LessThan1~4_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\UART_TX_instance|clkCount [1]));

// Location: LCCOMB_X18_Y11_N4
cycloneii_lcell_comb \UART_TX_instance|clkCount[2]~17 (
// Equation(s):
// \UART_TX_instance|clkCount[2]~17_combout  = (\UART_TX_instance|clkCount [2] & (\UART_TX_instance|clkCount[1]~16  $ (GND))) # (!\UART_TX_instance|clkCount [2] & (!\UART_TX_instance|clkCount[1]~16  & VCC))
// \UART_TX_instance|clkCount[2]~18  = CARRY((\UART_TX_instance|clkCount [2] & !\UART_TX_instance|clkCount[1]~16 ))

	.dataa(vcc),
	.datab(\UART_TX_instance|clkCount [2]),
	.datac(vcc),
	.datad(vcc),
	.cin(\UART_TX_instance|clkCount[1]~16 ),
	.combout(\UART_TX_instance|clkCount[2]~17_combout ),
	.cout(\UART_TX_instance|clkCount[2]~18 ));
// synopsys translate_off
defparam \UART_TX_instance|clkCount[2]~17 .lut_mask = 16'hC30C;
defparam \UART_TX_instance|clkCount[2]~17 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X18_Y11_N5
cycloneii_lcell_ff \UART_TX_instance|clkCount[2] (
	.clk(\CLK~clkctrl_outclk ),
	.datain(\UART_TX_instance|clkCount[2]~17_combout ),
	.sdata(\~GND~combout ),
	.aclr(gnd),
	.sclr(!\UART_TX_instance|state.s_idle~regout ),
	.sload(\UART_TX_instance|LessThan1~4_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\UART_TX_instance|clkCount [2]));

// Location: LCCOMB_X18_Y11_N8
cycloneii_lcell_comb \UART_TX_instance|clkCount[4]~21 (
// Equation(s):
// \UART_TX_instance|clkCount[4]~21_combout  = (\UART_TX_instance|clkCount [4] & (\UART_TX_instance|clkCount[3]~20  $ (GND))) # (!\UART_TX_instance|clkCount [4] & (!\UART_TX_instance|clkCount[3]~20  & VCC))
// \UART_TX_instance|clkCount[4]~22  = CARRY((\UART_TX_instance|clkCount [4] & !\UART_TX_instance|clkCount[3]~20 ))

	.dataa(vcc),
	.datab(\UART_TX_instance|clkCount [4]),
	.datac(vcc),
	.datad(vcc),
	.cin(\UART_TX_instance|clkCount[3]~20 ),
	.combout(\UART_TX_instance|clkCount[4]~21_combout ),
	.cout(\UART_TX_instance|clkCount[4]~22 ));
// synopsys translate_off
defparam \UART_TX_instance|clkCount[4]~21 .lut_mask = 16'hC30C;
defparam \UART_TX_instance|clkCount[4]~21 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X18_Y11_N9
cycloneii_lcell_ff \UART_TX_instance|clkCount[4] (
	.clk(\CLK~clkctrl_outclk ),
	.datain(\UART_TX_instance|clkCount[4]~21_combout ),
	.sdata(\~GND~combout ),
	.aclr(gnd),
	.sclr(!\UART_TX_instance|state.s_idle~regout ),
	.sload(\UART_TX_instance|LessThan1~4_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\UART_TX_instance|clkCount [4]));

// Location: LCCOMB_X18_Y11_N14
cycloneii_lcell_comb \UART_TX_instance|clkCount[7]~27 (
// Equation(s):
// \UART_TX_instance|clkCount[7]~27_combout  = (\UART_TX_instance|clkCount [7] & (!\UART_TX_instance|clkCount[6]~26 )) # (!\UART_TX_instance|clkCount [7] & ((\UART_TX_instance|clkCount[6]~26 ) # (GND)))
// \UART_TX_instance|clkCount[7]~28  = CARRY((!\UART_TX_instance|clkCount[6]~26 ) # (!\UART_TX_instance|clkCount [7]))

	.dataa(vcc),
	.datab(\UART_TX_instance|clkCount [7]),
	.datac(vcc),
	.datad(vcc),
	.cin(\UART_TX_instance|clkCount[6]~26 ),
	.combout(\UART_TX_instance|clkCount[7]~27_combout ),
	.cout(\UART_TX_instance|clkCount[7]~28 ));
// synopsys translate_off
defparam \UART_TX_instance|clkCount[7]~27 .lut_mask = 16'h3C3F;
defparam \UART_TX_instance|clkCount[7]~27 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X18_Y11_N15
cycloneii_lcell_ff \UART_TX_instance|clkCount[7] (
	.clk(\CLK~clkctrl_outclk ),
	.datain(\UART_TX_instance|clkCount[7]~27_combout ),
	.sdata(\~GND~combout ),
	.aclr(gnd),
	.sclr(!\UART_TX_instance|state.s_idle~regout ),
	.sload(\UART_TX_instance|LessThan1~4_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\UART_TX_instance|clkCount [7]));

// Location: LCCOMB_X18_Y11_N18
cycloneii_lcell_comb \UART_TX_instance|clkCount[9]~31 (
// Equation(s):
// \UART_TX_instance|clkCount[9]~31_combout  = (\UART_TX_instance|clkCount [9] & (!\UART_TX_instance|clkCount[8]~30 )) # (!\UART_TX_instance|clkCount [9] & ((\UART_TX_instance|clkCount[8]~30 ) # (GND)))
// \UART_TX_instance|clkCount[9]~32  = CARRY((!\UART_TX_instance|clkCount[8]~30 ) # (!\UART_TX_instance|clkCount [9]))

	.dataa(vcc),
	.datab(\UART_TX_instance|clkCount [9]),
	.datac(vcc),
	.datad(vcc),
	.cin(\UART_TX_instance|clkCount[8]~30 ),
	.combout(\UART_TX_instance|clkCount[9]~31_combout ),
	.cout(\UART_TX_instance|clkCount[9]~32 ));
// synopsys translate_off
defparam \UART_TX_instance|clkCount[9]~31 .lut_mask = 16'h3C3F;
defparam \UART_TX_instance|clkCount[9]~31 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X18_Y11_N19
cycloneii_lcell_ff \UART_TX_instance|clkCount[9] (
	.clk(\CLK~clkctrl_outclk ),
	.datain(\UART_TX_instance|clkCount[9]~31_combout ),
	.sdata(\~GND~combout ),
	.aclr(gnd),
	.sclr(!\UART_TX_instance|state.s_idle~regout ),
	.sload(\UART_TX_instance|LessThan1~4_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\UART_TX_instance|clkCount [9]));

// Location: LCCOMB_X18_Y11_N22
cycloneii_lcell_comb \UART_TX_instance|clkCount[11]~35 (
// Equation(s):
// \UART_TX_instance|clkCount[11]~35_combout  = (\UART_TX_instance|clkCount [11] & (!\UART_TX_instance|clkCount[10]~34 )) # (!\UART_TX_instance|clkCount [11] & ((\UART_TX_instance|clkCount[10]~34 ) # (GND)))
// \UART_TX_instance|clkCount[11]~36  = CARRY((!\UART_TX_instance|clkCount[10]~34 ) # (!\UART_TX_instance|clkCount [11]))

	.dataa(vcc),
	.datab(\UART_TX_instance|clkCount [11]),
	.datac(vcc),
	.datad(vcc),
	.cin(\UART_TX_instance|clkCount[10]~34 ),
	.combout(\UART_TX_instance|clkCount[11]~35_combout ),
	.cout(\UART_TX_instance|clkCount[11]~36 ));
// synopsys translate_off
defparam \UART_TX_instance|clkCount[11]~35 .lut_mask = 16'h3C3F;
defparam \UART_TX_instance|clkCount[11]~35 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X18_Y11_N23
cycloneii_lcell_ff \UART_TX_instance|clkCount[11] (
	.clk(\CLK~clkctrl_outclk ),
	.datain(\UART_TX_instance|clkCount[11]~35_combout ),
	.sdata(\~GND~combout ),
	.aclr(gnd),
	.sclr(!\UART_TX_instance|state.s_idle~regout ),
	.sload(\UART_TX_instance|LessThan1~4_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\UART_TX_instance|clkCount [11]));

// Location: LCCOMB_X18_Y11_N24
cycloneii_lcell_comb \UART_TX_instance|clkCount[12]~37 (
// Equation(s):
// \UART_TX_instance|clkCount[12]~37_combout  = \UART_TX_instance|clkCount [12] $ (!\UART_TX_instance|clkCount[11]~36 )

	.dataa(\UART_TX_instance|clkCount [12]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\UART_TX_instance|clkCount[11]~36 ),
	.combout(\UART_TX_instance|clkCount[12]~37_combout ),
	.cout());
// synopsys translate_off
defparam \UART_TX_instance|clkCount[12]~37 .lut_mask = 16'hA5A5;
defparam \UART_TX_instance|clkCount[12]~37 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X18_Y11_N25
cycloneii_lcell_ff \UART_TX_instance|clkCount[12] (
	.clk(\CLK~clkctrl_outclk ),
	.datain(\UART_TX_instance|clkCount[12]~37_combout ),
	.sdata(\~GND~combout ),
	.aclr(gnd),
	.sclr(!\UART_TX_instance|state.s_idle~regout ),
	.sload(\UART_TX_instance|LessThan1~4_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\UART_TX_instance|clkCount [12]));

// Location: LCCOMB_X19_Y11_N14
cycloneii_lcell_comb \UART_TX_instance|LessThan1~4 (
// Equation(s):
// \UART_TX_instance|LessThan1~4_combout  = (\UART_TX_instance|clkCount [12] & (!\UART_TX_instance|LessThan1~0_combout  & ((!\UART_TX_instance|LessThan1~2_combout ) # (!\UART_TX_instance|LessThan1~3_combout ))))

	.dataa(\UART_TX_instance|LessThan1~3_combout ),
	.datab(\UART_TX_instance|clkCount [12]),
	.datac(\UART_TX_instance|LessThan1~0_combout ),
	.datad(\UART_TX_instance|LessThan1~2_combout ),
	.cin(gnd),
	.combout(\UART_TX_instance|LessThan1~4_combout ),
	.cout());
// synopsys translate_off
defparam \UART_TX_instance|LessThan1~4 .lut_mask = 16'h040C;
defparam \UART_TX_instance|LessThan1~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y11_N6
cycloneii_lcell_comb \UART_TX_instance|Selector21~0 (
// Equation(s):
// \UART_TX_instance|Selector21~0_combout  = (\UART_TX_instance|state.s_startBit~regout  & ((\UART_TX_instance|LessThan1~4_combout ) # ((\UART_TX_instance|state.s_dataBits~regout  & !\UART_TX_instance|state.s_stopBit~2_combout )))) # 
// (!\UART_TX_instance|state.s_startBit~regout  & (((\UART_TX_instance|state.s_dataBits~regout  & !\UART_TX_instance|state.s_stopBit~2_combout ))))

	.dataa(\UART_TX_instance|state.s_startBit~regout ),
	.datab(\UART_TX_instance|LessThan1~4_combout ),
	.datac(\UART_TX_instance|state.s_dataBits~regout ),
	.datad(\UART_TX_instance|state.s_stopBit~2_combout ),
	.cin(gnd),
	.combout(\UART_TX_instance|Selector21~0_combout ),
	.cout());
// synopsys translate_off
defparam \UART_TX_instance|Selector21~0 .lut_mask = 16'h88F8;
defparam \UART_TX_instance|Selector21~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X19_Y11_N7
cycloneii_lcell_ff \UART_TX_instance|state.s_dataBits (
	.clk(\CLK~clkctrl_outclk ),
	.datain(\UART_TX_instance|Selector21~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\UART_TX_instance|state.s_dataBits~regout ));

// Location: LCCOMB_X19_Y11_N4
cycloneii_lcell_comb \UART_TX_instance|Selector17~0 (
// Equation(s):
// \UART_TX_instance|Selector17~0_combout  = (\UART_TX_instance|state.s_dataBits~regout  & (\UART_TX_instance|clkCount [12] & (\UART_TX_instance|dataIndex [1] $ (\UART_TX_instance|dataIndex [0]))))

	.dataa(\UART_TX_instance|dataIndex [1]),
	.datab(\UART_TX_instance|dataIndex [0]),
	.datac(\UART_TX_instance|state.s_dataBits~regout ),
	.datad(\UART_TX_instance|clkCount [12]),
	.cin(gnd),
	.combout(\UART_TX_instance|Selector17~0_combout ),
	.cout());
// synopsys translate_off
defparam \UART_TX_instance|Selector17~0 .lut_mask = 16'h6000;
defparam \UART_TX_instance|Selector17~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y11_N26
cycloneii_lcell_comb \UART_TX_instance|Selector17~1 (
// Equation(s):
// \UART_TX_instance|Selector17~1_combout  = (!\UART_TX_instance|LessThan1~0_combout  & (\UART_TX_instance|Selector17~0_combout  & ((!\UART_TX_instance|LessThan1~2_combout ) # (!\UART_TX_instance|LessThan1~3_combout ))))

	.dataa(\UART_TX_instance|LessThan1~3_combout ),
	.datab(\UART_TX_instance|LessThan1~0_combout ),
	.datac(\UART_TX_instance|Selector17~0_combout ),
	.datad(\UART_TX_instance|LessThan1~2_combout ),
	.cin(gnd),
	.combout(\UART_TX_instance|Selector17~1_combout ),
	.cout());
// synopsys translate_off
defparam \UART_TX_instance|Selector17~1 .lut_mask = 16'h1030;
defparam \UART_TX_instance|Selector17~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y11_N12
cycloneii_lcell_comb \UART_TX_instance|Selector17~2 (
// Equation(s):
// \UART_TX_instance|Selector17~2_combout  = (\UART_TX_instance|Selector17~1_combout ) # ((\UART_TX_instance|dataIndex [1] & ((\UART_TX_instance|state.s_stopBit~regout ) # (\UART_TX_instance|state.s_startBit~regout ))))

	.dataa(\UART_TX_instance|state.s_stopBit~regout ),
	.datab(\UART_TX_instance|state.s_startBit~regout ),
	.datac(\UART_TX_instance|dataIndex [1]),
	.datad(\UART_TX_instance|Selector17~1_combout ),
	.cin(gnd),
	.combout(\UART_TX_instance|Selector17~2_combout ),
	.cout());
// synopsys translate_off
defparam \UART_TX_instance|Selector17~2 .lut_mask = 16'hFFE0;
defparam \UART_TX_instance|Selector17~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y11_N24
cycloneii_lcell_comb \UART_TX_instance|Selector17~3 (
// Equation(s):
// \UART_TX_instance|Selector17~3_combout  = (\UART_TX_instance|Selector17~2_combout ) # ((\UART_TX_instance|state.s_dataBits~regout  & (!\UART_TX_instance|LessThan1~4_combout  & \UART_TX_instance|dataIndex [1])))

	.dataa(\UART_TX_instance|state.s_dataBits~regout ),
	.datab(\UART_TX_instance|LessThan1~4_combout ),
	.datac(\UART_TX_instance|dataIndex [1]),
	.datad(\UART_TX_instance|Selector17~2_combout ),
	.cin(gnd),
	.combout(\UART_TX_instance|Selector17~3_combout ),
	.cout());
// synopsys translate_off
defparam \UART_TX_instance|Selector17~3 .lut_mask = 16'hFF20;
defparam \UART_TX_instance|Selector17~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X19_Y11_N25
cycloneii_lcell_ff \UART_TX_instance|dataIndex[1] (
	.clk(\CLK~clkctrl_outclk ),
	.datain(\UART_TX_instance|Selector17~3_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\UART_TX_instance|dataIndex [1]));

// Location: PIN_125,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \DATO[7]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\DATO~combout [7]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(DATO[7]));
// synopsys translate_off
defparam \DATO[7]~I .input_async_reset = "none";
defparam \DATO[7]~I .input_power_up = "low";
defparam \DATO[7]~I .input_register_mode = "none";
defparam \DATO[7]~I .input_sync_reset = "none";
defparam \DATO[7]~I .oe_async_reset = "none";
defparam \DATO[7]~I .oe_power_up = "low";
defparam \DATO[7]~I .oe_register_mode = "none";
defparam \DATO[7]~I .oe_sync_reset = "none";
defparam \DATO[7]~I .operation_mode = "input";
defparam \DATO[7]~I .output_async_reset = "none";
defparam \DATO[7]~I .output_power_up = "low";
defparam \DATO[7]~I .output_register_mode = "none";
defparam \DATO[7]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X21_Y11_N16
cycloneii_lcell_comb \data_TX[7]~feeder (
// Equation(s):
// \data_TX[7]~feeder_combout  = \DATO~combout [7]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\DATO~combout [7]),
	.cin(gnd),
	.combout(\data_TX[7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \data_TX[7]~feeder .lut_mask = 16'hFF00;
defparam \data_TX[7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_144,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \BTN~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\BTN~combout ),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(BTN));
// synopsys translate_off
defparam \BTN~I .input_async_reset = "none";
defparam \BTN~I .input_power_up = "low";
defparam \BTN~I .input_register_mode = "none";
defparam \BTN~I .input_sync_reset = "none";
defparam \BTN~I .oe_async_reset = "none";
defparam \BTN~I .oe_power_up = "low";
defparam \BTN~I .oe_register_mode = "none";
defparam \BTN~I .oe_sync_reset = "none";
defparam \BTN~I .operation_mode = "input";
defparam \BTN~I .output_async_reset = "none";
defparam \BTN~I .output_power_up = "low";
defparam \BTN~I .output_register_mode = "none";
defparam \BTN~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X20_Y11_N22
cycloneii_lcell_comb \UART_TX_instance|Selector1~0 (
// Equation(s):
// \UART_TX_instance|Selector1~0_combout  = (\UART_TX_instance|state.s_stopBit~regout  & !\UART_TX_instance|LessThan1~4_combout )

	.dataa(vcc),
	.datab(\UART_TX_instance|state.s_stopBit~regout ),
	.datac(vcc),
	.datad(\UART_TX_instance|LessThan1~4_combout ),
	.cin(gnd),
	.combout(\UART_TX_instance|Selector1~0_combout ),
	.cout());
// synopsys translate_off
defparam \UART_TX_instance|Selector1~0 .lut_mask = 16'h00CC;
defparam \UART_TX_instance|Selector1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y11_N28
cycloneii_lcell_comb \UART_TX_instance|Selector1~1 (
// Equation(s):
// \UART_TX_instance|Selector1~1_combout  = (\UART_TX_instance|state.s_startBit~regout ) # ((\UART_TX_instance|TX_ACTIVE~regout  & ((\UART_TX_instance|state.s_dataBits~regout ) # (\UART_TX_instance|Selector1~0_combout ))))

	.dataa(\UART_TX_instance|state.s_dataBits~regout ),
	.datab(\UART_TX_instance|state.s_startBit~regout ),
	.datac(\UART_TX_instance|TX_ACTIVE~regout ),
	.datad(\UART_TX_instance|Selector1~0_combout ),
	.cin(gnd),
	.combout(\UART_TX_instance|Selector1~1_combout ),
	.cout());
// synopsys translate_off
defparam \UART_TX_instance|Selector1~1 .lut_mask = 16'hFCEC;
defparam \UART_TX_instance|Selector1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X20_Y11_N29
cycloneii_lcell_ff \UART_TX_instance|TX_ACTIVE (
	.clk(\CLK~clkctrl_outclk ),
	.datain(\UART_TX_instance|Selector1~1_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\UART_TX_instance|TX_ACTIVE~regout ));

// Location: LCCOMB_X20_Y11_N30
cycloneii_lcell_comb \process_0~0 (
// Equation(s):
// \process_0~0_combout  = (!\BTN~combout  & !\UART_TX_instance|TX_ACTIVE~regout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\BTN~combout ),
	.datad(\UART_TX_instance|TX_ACTIVE~regout ),
	.cin(gnd),
	.combout(\process_0~0_combout ),
	.cout());
// synopsys translate_off
defparam \process_0~0 .lut_mask = 16'h000F;
defparam \process_0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X21_Y11_N17
cycloneii_lcell_ff \data_TX[7] (
	.clk(\CLK~clkctrl_outclk ),
	.datain(\data_TX[7]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\process_0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(data_TX[7]));

// Location: LCFF_X20_Y11_N17
cycloneii_lcell_ff dataValid_TX(
	.clk(\CLK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\process_0~0_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\dataValid_TX~regout ));

// Location: LCCOMB_X20_Y11_N16
cycloneii_lcell_comb \UART_TX_instance|data[1]~0 (
// Equation(s):
// \UART_TX_instance|data[1]~0_combout  = (\dataValid_TX~regout  & !\UART_TX_instance|state.s_idle~regout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\dataValid_TX~regout ),
	.datad(\UART_TX_instance|state.s_idle~regout ),
	.cin(gnd),
	.combout(\UART_TX_instance|data[1]~0_combout ),
	.cout());
// synopsys translate_off
defparam \UART_TX_instance|data[1]~0 .lut_mask = 16'h00F0;
defparam \UART_TX_instance|data[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X21_Y11_N15
cycloneii_lcell_ff \UART_TX_instance|data[7] (
	.clk(\CLK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(data_TX[7]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\UART_TX_instance|data[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\UART_TX_instance|data [7]));

// Location: PIN_121,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \DATO[5]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\DATO~combout [5]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(DATO[5]));
// synopsys translate_off
defparam \DATO[5]~I .input_async_reset = "none";
defparam \DATO[5]~I .input_power_up = "low";
defparam \DATO[5]~I .input_register_mode = "none";
defparam \DATO[5]~I .input_sync_reset = "none";
defparam \DATO[5]~I .oe_async_reset = "none";
defparam \DATO[5]~I .oe_power_up = "low";
defparam \DATO[5]~I .oe_register_mode = "none";
defparam \DATO[5]~I .oe_sync_reset = "none";
defparam \DATO[5]~I .operation_mode = "input";
defparam \DATO[5]~I .output_async_reset = "none";
defparam \DATO[5]~I .output_power_up = "low";
defparam \DATO[5]~I .output_register_mode = "none";
defparam \DATO[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X20_Y11_N20
cycloneii_lcell_comb \data_TX[5]~feeder (
// Equation(s):
// \data_TX[5]~feeder_combout  = \DATO~combout [5]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\DATO~combout [5]),
	.cin(gnd),
	.combout(\data_TX[5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \data_TX[5]~feeder .lut_mask = 16'hFF00;
defparam \data_TX[5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X20_Y11_N21
cycloneii_lcell_ff \data_TX[5] (
	.clk(\CLK~clkctrl_outclk ),
	.datain(\data_TX[5]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\process_0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(data_TX[5]));

// Location: LCFF_X21_Y11_N13
cycloneii_lcell_ff \UART_TX_instance|data[5] (
	.clk(\CLK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(data_TX[5]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\UART_TX_instance|data[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\UART_TX_instance|data [5]));

// Location: LCCOMB_X21_Y11_N12
cycloneii_lcell_comb \UART_TX_instance|Mux0~2 (
// Equation(s):
// \UART_TX_instance|Mux0~2_combout  = (\UART_TX_instance|dataIndex [1] & (((\UART_TX_instance|dataIndex [0])))) # (!\UART_TX_instance|dataIndex [1] & ((\UART_TX_instance|dataIndex [0] & ((\UART_TX_instance|data [5]))) # (!\UART_TX_instance|dataIndex [0] & 
// (\UART_TX_instance|data [4]))))

	.dataa(\UART_TX_instance|data [4]),
	.datab(\UART_TX_instance|dataIndex [1]),
	.datac(\UART_TX_instance|data [5]),
	.datad(\UART_TX_instance|dataIndex [0]),
	.cin(gnd),
	.combout(\UART_TX_instance|Mux0~2_combout ),
	.cout());
// synopsys translate_off
defparam \UART_TX_instance|Mux0~2 .lut_mask = 16'hFC22;
defparam \UART_TX_instance|Mux0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y11_N14
cycloneii_lcell_comb \UART_TX_instance|Mux0~3 (
// Equation(s):
// \UART_TX_instance|Mux0~3_combout  = (\UART_TX_instance|dataIndex [1] & ((\UART_TX_instance|Mux0~2_combout  & ((\UART_TX_instance|data [7]))) # (!\UART_TX_instance|Mux0~2_combout  & (\UART_TX_instance|data [6])))) # (!\UART_TX_instance|dataIndex [1] & 
// (((\UART_TX_instance|Mux0~2_combout ))))

	.dataa(\UART_TX_instance|data [6]),
	.datab(\UART_TX_instance|dataIndex [1]),
	.datac(\UART_TX_instance|data [7]),
	.datad(\UART_TX_instance|Mux0~2_combout ),
	.cin(gnd),
	.combout(\UART_TX_instance|Mux0~3_combout ),
	.cout());
// synopsys translate_off
defparam \UART_TX_instance|Mux0~3 .lut_mask = 16'hF388;
defparam \UART_TX_instance|Mux0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_118,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \DATO[2]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\DATO~combout [2]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(DATO[2]));
// synopsys translate_off
defparam \DATO[2]~I .input_async_reset = "none";
defparam \DATO[2]~I .input_power_up = "low";
defparam \DATO[2]~I .input_register_mode = "none";
defparam \DATO[2]~I .input_sync_reset = "none";
defparam \DATO[2]~I .oe_async_reset = "none";
defparam \DATO[2]~I .oe_power_up = "low";
defparam \DATO[2]~I .oe_register_mode = "none";
defparam \DATO[2]~I .oe_sync_reset = "none";
defparam \DATO[2]~I .operation_mode = "input";
defparam \DATO[2]~I .output_async_reset = "none";
defparam \DATO[2]~I .output_power_up = "low";
defparam \DATO[2]~I .output_register_mode = "none";
defparam \DATO[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X21_Y11_N8
cycloneii_lcell_comb \data_TX[2]~feeder (
// Equation(s):
// \data_TX[2]~feeder_combout  = \DATO~combout [2]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\DATO~combout [2]),
	.cin(gnd),
	.combout(\data_TX[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \data_TX[2]~feeder .lut_mask = 16'hFF00;
defparam \data_TX[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X21_Y11_N9
cycloneii_lcell_ff \data_TX[2] (
	.clk(\CLK~clkctrl_outclk ),
	.datain(\data_TX[2]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\process_0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(data_TX[2]));

// Location: LCFF_X21_Y11_N25
cycloneii_lcell_ff \UART_TX_instance|data[2] (
	.clk(\CLK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(data_TX[2]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\UART_TX_instance|data[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\UART_TX_instance|data [2]));

// Location: PIN_114,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \DATO[0]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\DATO~combout [0]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(DATO[0]));
// synopsys translate_off
defparam \DATO[0]~I .input_async_reset = "none";
defparam \DATO[0]~I .input_power_up = "low";
defparam \DATO[0]~I .input_register_mode = "none";
defparam \DATO[0]~I .input_sync_reset = "none";
defparam \DATO[0]~I .oe_async_reset = "none";
defparam \DATO[0]~I .oe_power_up = "low";
defparam \DATO[0]~I .oe_register_mode = "none";
defparam \DATO[0]~I .oe_sync_reset = "none";
defparam \DATO[0]~I .operation_mode = "input";
defparam \DATO[0]~I .output_async_reset = "none";
defparam \DATO[0]~I .output_power_up = "low";
defparam \DATO[0]~I .output_register_mode = "none";
defparam \DATO[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X21_Y11_N0
cycloneii_lcell_comb \data_TX[0]~feeder (
// Equation(s):
// \data_TX[0]~feeder_combout  = \DATO~combout [0]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\DATO~combout [0]),
	.cin(gnd),
	.combout(\data_TX[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \data_TX[0]~feeder .lut_mask = 16'hFF00;
defparam \data_TX[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X21_Y11_N1
cycloneii_lcell_ff \data_TX[0] (
	.clk(\CLK~clkctrl_outclk ),
	.datain(\data_TX[0]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\process_0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(data_TX[0]));

// Location: LCCOMB_X21_Y11_N26
cycloneii_lcell_comb \UART_TX_instance|data[0]~feeder (
// Equation(s):
// \UART_TX_instance|data[0]~feeder_combout  = data_TX[0]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(data_TX[0]),
	.cin(gnd),
	.combout(\UART_TX_instance|data[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \UART_TX_instance|data[0]~feeder .lut_mask = 16'hFF00;
defparam \UART_TX_instance|data[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X21_Y11_N27
cycloneii_lcell_ff \UART_TX_instance|data[0] (
	.clk(\CLK~clkctrl_outclk ),
	.datain(\UART_TX_instance|data[0]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UART_TX_instance|data[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\UART_TX_instance|data [0]));

// Location: PIN_115,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \DATO[1]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\DATO~combout [1]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(DATO[1]));
// synopsys translate_off
defparam \DATO[1]~I .input_async_reset = "none";
defparam \DATO[1]~I .input_power_up = "low";
defparam \DATO[1]~I .input_register_mode = "none";
defparam \DATO[1]~I .input_sync_reset = "none";
defparam \DATO[1]~I .oe_async_reset = "none";
defparam \DATO[1]~I .oe_power_up = "low";
defparam \DATO[1]~I .oe_register_mode = "none";
defparam \DATO[1]~I .oe_sync_reset = "none";
defparam \DATO[1]~I .operation_mode = "input";
defparam \DATO[1]~I .output_async_reset = "none";
defparam \DATO[1]~I .output_power_up = "low";
defparam \DATO[1]~I .output_register_mode = "none";
defparam \DATO[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X21_Y11_N4
cycloneii_lcell_comb \data_TX[1]~feeder (
// Equation(s):
// \data_TX[1]~feeder_combout  = \DATO~combout [1]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\DATO~combout [1]),
	.cin(gnd),
	.combout(\data_TX[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \data_TX[1]~feeder .lut_mask = 16'hFF00;
defparam \data_TX[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X21_Y11_N5
cycloneii_lcell_ff \data_TX[1] (
	.clk(\CLK~clkctrl_outclk ),
	.datain(\data_TX[1]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\process_0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(data_TX[1]));

// Location: LCFF_X21_Y11_N23
cycloneii_lcell_ff \UART_TX_instance|data[1] (
	.clk(\CLK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(data_TX[1]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\UART_TX_instance|data[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\UART_TX_instance|data [1]));

// Location: LCCOMB_X21_Y11_N22
cycloneii_lcell_comb \UART_TX_instance|Mux0~0 (
// Equation(s):
// \UART_TX_instance|Mux0~0_combout  = (\UART_TX_instance|dataIndex [0] & (((\UART_TX_instance|data [1]) # (\UART_TX_instance|dataIndex [1])))) # (!\UART_TX_instance|dataIndex [0] & (\UART_TX_instance|data [0] & ((!\UART_TX_instance|dataIndex [1]))))

	.dataa(\UART_TX_instance|dataIndex [0]),
	.datab(\UART_TX_instance|data [0]),
	.datac(\UART_TX_instance|data [1]),
	.datad(\UART_TX_instance|dataIndex [1]),
	.cin(gnd),
	.combout(\UART_TX_instance|Mux0~0_combout ),
	.cout());
// synopsys translate_off
defparam \UART_TX_instance|Mux0~0 .lut_mask = 16'hAAE4;
defparam \UART_TX_instance|Mux0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y11_N24
cycloneii_lcell_comb \UART_TX_instance|Mux0~1 (
// Equation(s):
// \UART_TX_instance|Mux0~1_combout  = (\UART_TX_instance|dataIndex [1] & ((\UART_TX_instance|Mux0~0_combout  & (\UART_TX_instance|data [3])) # (!\UART_TX_instance|Mux0~0_combout  & ((\UART_TX_instance|data [2]))))) # (!\UART_TX_instance|dataIndex [1] & 
// (((\UART_TX_instance|Mux0~0_combout ))))

	.dataa(\UART_TX_instance|data [3]),
	.datab(\UART_TX_instance|dataIndex [1]),
	.datac(\UART_TX_instance|data [2]),
	.datad(\UART_TX_instance|Mux0~0_combout ),
	.cin(gnd),
	.combout(\UART_TX_instance|Mux0~1_combout ),
	.cout());
// synopsys translate_off
defparam \UART_TX_instance|Mux0~1 .lut_mask = 16'hBBC0;
defparam \UART_TX_instance|Mux0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y11_N26
cycloneii_lcell_comb \UART_TX_instance|Selector0~0 (
// Equation(s):
// \UART_TX_instance|Selector0~0_combout  = (\UART_TX_instance|state.s_stopBit~regout ) # ((!\UART_TX_instance|dataIndex [2] & (\UART_TX_instance|state.s_dataBits~regout  & \UART_TX_instance|Mux0~1_combout )))

	.dataa(\UART_TX_instance|dataIndex [2]),
	.datab(\UART_TX_instance|state.s_stopBit~regout ),
	.datac(\UART_TX_instance|state.s_dataBits~regout ),
	.datad(\UART_TX_instance|Mux0~1_combout ),
	.cin(gnd),
	.combout(\UART_TX_instance|Selector0~0_combout ),
	.cout());
// synopsys translate_off
defparam \UART_TX_instance|Selector0~0 .lut_mask = 16'hDCCC;
defparam \UART_TX_instance|Selector0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y11_N8
cycloneii_lcell_comb \UART_TX_instance|Selector0~2 (
// Equation(s):
// \UART_TX_instance|Selector0~2_combout  = ((\UART_TX_instance|Selector0~0_combout ) # ((\UART_TX_instance|Selector0~1_combout  & \UART_TX_instance|Mux0~3_combout ))) # (!\UART_TX_instance|state.s_idle~regout )

	.dataa(\UART_TX_instance|Selector0~1_combout ),
	.datab(\UART_TX_instance|Mux0~3_combout ),
	.datac(\UART_TX_instance|state.s_idle~regout ),
	.datad(\UART_TX_instance|Selector0~0_combout ),
	.cin(gnd),
	.combout(\UART_TX_instance|Selector0~2_combout ),
	.cout());
// synopsys translate_off
defparam \UART_TX_instance|Selector0~2 .lut_mask = 16'hFF8F;
defparam \UART_TX_instance|Selector0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X20_Y11_N9
cycloneii_lcell_ff \UART_TX_instance|TX_LINE (
	.clk(\CLK~clkctrl_outclk ),
	.datain(\UART_TX_instance|Selector0~2_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\UART_TX_instance|TX_LINE~regout ));

// Location: PIN_137,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \dir[1]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\dir~combout [1]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(dir[1]));
// synopsys translate_off
defparam \dir[1]~I .input_async_reset = "none";
defparam \dir[1]~I .input_power_up = "low";
defparam \dir[1]~I .input_register_mode = "none";
defparam \dir[1]~I .input_sync_reset = "none";
defparam \dir[1]~I .oe_async_reset = "none";
defparam \dir[1]~I .oe_power_up = "low";
defparam \dir[1]~I .oe_register_mode = "none";
defparam \dir[1]~I .oe_sync_reset = "none";
defparam \dir[1]~I .operation_mode = "input";
defparam \dir[1]~I .output_async_reset = "none";
defparam \dir[1]~I .output_power_up = "low";
defparam \dir[1]~I .output_register_mode = "none";
defparam \dir[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_136,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \dir[0]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\dir~combout [0]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(dir[0]));
// synopsys translate_off
defparam \dir[0]~I .input_async_reset = "none";
defparam \dir[0]~I .input_power_up = "low";
defparam \dir[0]~I .input_register_mode = "none";
defparam \dir[0]~I .input_sync_reset = "none";
defparam \dir[0]~I .oe_async_reset = "none";
defparam \dir[0]~I .oe_power_up = "low";
defparam \dir[0]~I .oe_register_mode = "none";
defparam \dir[0]~I .oe_sync_reset = "none";
defparam \dir[0]~I .operation_mode = "input";
defparam \dir[0]~I .output_async_reset = "none";
defparam \dir[0]~I .output_power_up = "low";
defparam \dir[0]~I .output_register_mode = "none";
defparam \dir[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_40,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \RX_LINE~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\RX_LINE~combout ),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(RX_LINE));
// synopsys translate_off
defparam \RX_LINE~I .input_async_reset = "none";
defparam \RX_LINE~I .input_power_up = "low";
defparam \RX_LINE~I .input_register_mode = "none";
defparam \RX_LINE~I .input_sync_reset = "none";
defparam \RX_LINE~I .oe_async_reset = "none";
defparam \RX_LINE~I .oe_power_up = "low";
defparam \RX_LINE~I .oe_register_mode = "none";
defparam \RX_LINE~I .oe_sync_reset = "none";
defparam \RX_LINE~I .operation_mode = "input";
defparam \RX_LINE~I .output_async_reset = "none";
defparam \RX_LINE~I .output_power_up = "low";
defparam \RX_LINE~I .output_register_mode = "none";
defparam \RX_LINE~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X20_Y8_N20
cycloneii_lcell_comb \UART_RX_instance|clkCount[9]~3 (
// Equation(s):
// \UART_RX_instance|clkCount[9]~3_combout  = (\UART_RX_instance|state.s_startBit~regout  & (\RX_LINE~combout  & \UART_RX_instance|Equal0~3_combout ))

	.dataa(\UART_RX_instance|state.s_startBit~regout ),
	.datab(vcc),
	.datac(\RX_LINE~combout ),
	.datad(\UART_RX_instance|Equal0~3_combout ),
	.cin(gnd),
	.combout(\UART_RX_instance|clkCount[9]~3_combout ),
	.cout());
// synopsys translate_off
defparam \UART_RX_instance|clkCount[9]~3 .lut_mask = 16'hA000;
defparam \UART_RX_instance|clkCount[9]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y8_N20
cycloneii_lcell_comb \UART_RX_instance|Add0~14 (
// Equation(s):
// \UART_RX_instance|Add0~14_combout  = (\UART_RX_instance|clkCount [7] & (!\UART_RX_instance|Add0~13 )) # (!\UART_RX_instance|clkCount [7] & ((\UART_RX_instance|Add0~13 ) # (GND)))
// \UART_RX_instance|Add0~15  = CARRY((!\UART_RX_instance|Add0~13 ) # (!\UART_RX_instance|clkCount [7]))

	.dataa(\UART_RX_instance|clkCount [7]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\UART_RX_instance|Add0~13 ),
	.combout(\UART_RX_instance|Add0~14_combout ),
	.cout(\UART_RX_instance|Add0~15 ));
// synopsys translate_off
defparam \UART_RX_instance|Add0~14 .lut_mask = 16'h5A5F;
defparam \UART_RX_instance|Add0~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X21_Y8_N14
cycloneii_lcell_comb \UART_RX_instance|Add0~31 (
// Equation(s):
// \UART_RX_instance|Add0~31_combout  = (!\UART_RX_instance|clkCount[9]~1_combout  & (\UART_RX_instance|state.s_idle~regout  & (!\UART_RX_instance|clkCount[9]~2_combout  & \UART_RX_instance|Add0~14_combout )))

	.dataa(\UART_RX_instance|clkCount[9]~1_combout ),
	.datab(\UART_RX_instance|state.s_idle~regout ),
	.datac(\UART_RX_instance|clkCount[9]~2_combout ),
	.datad(\UART_RX_instance|Add0~14_combout ),
	.cin(gnd),
	.combout(\UART_RX_instance|Add0~31_combout ),
	.cout());
// synopsys translate_off
defparam \UART_RX_instance|Add0~31 .lut_mask = 16'h0400;
defparam \UART_RX_instance|Add0~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X21_Y8_N15
cycloneii_lcell_ff \UART_RX_instance|clkCount[7] (
	.clk(\CLK~clkctrl_outclk ),
	.datain(\UART_RX_instance|Add0~31_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\UART_RX_instance|clkCount [7]));

// Location: LCCOMB_X22_Y8_N22
cycloneii_lcell_comb \UART_RX_instance|Add0~16 (
// Equation(s):
// \UART_RX_instance|Add0~16_combout  = (\UART_RX_instance|clkCount [8] & (\UART_RX_instance|Add0~15  $ (GND))) # (!\UART_RX_instance|clkCount [8] & (!\UART_RX_instance|Add0~15  & VCC))
// \UART_RX_instance|Add0~17  = CARRY((\UART_RX_instance|clkCount [8] & !\UART_RX_instance|Add0~15 ))

	.dataa(\UART_RX_instance|clkCount [8]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\UART_RX_instance|Add0~15 ),
	.combout(\UART_RX_instance|Add0~16_combout ),
	.cout(\UART_RX_instance|Add0~17 ));
// synopsys translate_off
defparam \UART_RX_instance|Add0~16 .lut_mask = 16'hA50A;
defparam \UART_RX_instance|Add0~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X21_Y8_N0
cycloneii_lcell_comb \UART_RX_instance|Add0~32 (
// Equation(s):
// \UART_RX_instance|Add0~32_combout  = (!\UART_RX_instance|clkCount[9]~1_combout  & (\UART_RX_instance|state.s_idle~regout  & (!\UART_RX_instance|clkCount[9]~2_combout  & \UART_RX_instance|Add0~16_combout )))

	.dataa(\UART_RX_instance|clkCount[9]~1_combout ),
	.datab(\UART_RX_instance|state.s_idle~regout ),
	.datac(\UART_RX_instance|clkCount[9]~2_combout ),
	.datad(\UART_RX_instance|Add0~16_combout ),
	.cin(gnd),
	.combout(\UART_RX_instance|Add0~32_combout ),
	.cout());
// synopsys translate_off
defparam \UART_RX_instance|Add0~32 .lut_mask = 16'h0400;
defparam \UART_RX_instance|Add0~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X21_Y8_N1
cycloneii_lcell_ff \UART_RX_instance|clkCount[8] (
	.clk(\CLK~clkctrl_outclk ),
	.datain(\UART_RX_instance|Add0~32_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\UART_RX_instance|clkCount [8]));

// Location: LCCOMB_X21_Y8_N8
cycloneii_lcell_comb \UART_RX_instance|LessThan1~2 (
// Equation(s):
// \UART_RX_instance|LessThan1~2_combout  = (!\UART_RX_instance|clkCount [11] & (!\UART_RX_instance|clkCount [9] & (!\UART_RX_instance|clkCount [7] & !\UART_RX_instance|clkCount [8])))

	.dataa(\UART_RX_instance|clkCount [11]),
	.datab(\UART_RX_instance|clkCount [9]),
	.datac(\UART_RX_instance|clkCount [7]),
	.datad(\UART_RX_instance|clkCount [8]),
	.cin(gnd),
	.combout(\UART_RX_instance|LessThan1~2_combout ),
	.cout());
// synopsys translate_off
defparam \UART_RX_instance|LessThan1~2 .lut_mask = 16'h0001;
defparam \UART_RX_instance|LessThan1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y8_N10
cycloneii_lcell_comb \UART_RX_instance|Selector16~0 (
// Equation(s):
// \UART_RX_instance|Selector16~0_combout  = (\UART_RX_instance|state.s_dataBits~regout  & (\UART_RX_instance|dataIndex [0] $ (((\UART_RX_instance|clkCount [12] & !\UART_RX_instance|LessThan1~3_combout )))))

	.dataa(\UART_RX_instance|clkCount [12]),
	.datab(\UART_RX_instance|dataIndex [0]),
	.datac(\UART_RX_instance|state.s_dataBits~regout ),
	.datad(\UART_RX_instance|LessThan1~3_combout ),
	.cin(gnd),
	.combout(\UART_RX_instance|Selector16~0_combout ),
	.cout());
// synopsys translate_off
defparam \UART_RX_instance|Selector16~0 .lut_mask = 16'hC060;
defparam \UART_RX_instance|Selector16~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y8_N22
cycloneii_lcell_comb \UART_RX_instance|Selector16~1 (
// Equation(s):
// \UART_RX_instance|Selector16~1_combout  = (\UART_RX_instance|Selector16~0_combout ) # ((\UART_RX_instance|dataIndex [0] & ((\UART_RX_instance|state.s_startBit~regout ) # (\UART_RX_instance|state.s_stopBit~regout ))))

	.dataa(\UART_RX_instance|state.s_startBit~regout ),
	.datab(\UART_RX_instance|state.s_stopBit~regout ),
	.datac(\UART_RX_instance|dataIndex [0]),
	.datad(\UART_RX_instance|Selector16~0_combout ),
	.cin(gnd),
	.combout(\UART_RX_instance|Selector16~1_combout ),
	.cout());
// synopsys translate_off
defparam \UART_RX_instance|Selector16~1 .lut_mask = 16'hFFE0;
defparam \UART_RX_instance|Selector16~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X19_Y8_N23
cycloneii_lcell_ff \UART_RX_instance|dataIndex[0] (
	.clk(\CLK~clkctrl_outclk ),
	.datain(\UART_RX_instance|Selector16~1_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\UART_RX_instance|dataIndex [0]));

// Location: LCCOMB_X19_Y8_N0
cycloneii_lcell_comb \UART_RX_instance|Selector19~1 (
// Equation(s):
// \UART_RX_instance|Selector19~1_combout  = (\UART_RX_instance|state.s_dataBits~regout  & (((!\UART_RX_instance|dataIndex [0]) # (!\UART_RX_instance|dataIndex [1])) # (!\UART_RX_instance|dataIndex [2])))

	.dataa(\UART_RX_instance|dataIndex [2]),
	.datab(\UART_RX_instance|state.s_dataBits~regout ),
	.datac(\UART_RX_instance|dataIndex [1]),
	.datad(\UART_RX_instance|dataIndex [0]),
	.cin(gnd),
	.combout(\UART_RX_instance|Selector19~1_combout ),
	.cout());
// synopsys translate_off
defparam \UART_RX_instance|Selector19~1 .lut_mask = 16'h4CCC;
defparam \UART_RX_instance|Selector19~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y8_N12
cycloneii_lcell_comb \UART_RX_instance|Selector19~0 (
// Equation(s):
// \UART_RX_instance|Selector19~0_combout  = (\UART_RX_instance|state.s_dataBits~regout  & ((\UART_RX_instance|LessThan1~3_combout ) # (!\UART_RX_instance|clkCount [12])))

	.dataa(\UART_RX_instance|state.s_dataBits~regout ),
	.datab(vcc),
	.datac(\UART_RX_instance|clkCount [12]),
	.datad(\UART_RX_instance|LessThan1~3_combout ),
	.cin(gnd),
	.combout(\UART_RX_instance|Selector19~0_combout ),
	.cout());
// synopsys translate_off
defparam \UART_RX_instance|Selector19~0 .lut_mask = 16'hAA0A;
defparam \UART_RX_instance|Selector19~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y8_N8
cycloneii_lcell_comb \UART_RX_instance|Selector19~2 (
// Equation(s):
// \UART_RX_instance|Selector19~2_combout  = (\UART_RX_instance|Selector19~1_combout ) # ((\UART_RX_instance|Selector19~0_combout ) # ((!\RX_LINE~combout  & \UART_RX_instance|clkCount[9]~2_combout )))

	.dataa(\RX_LINE~combout ),
	.datab(\UART_RX_instance|Selector19~1_combout ),
	.datac(\UART_RX_instance|clkCount[9]~2_combout ),
	.datad(\UART_RX_instance|Selector19~0_combout ),
	.cin(gnd),
	.combout(\UART_RX_instance|Selector19~2_combout ),
	.cout());
// synopsys translate_off
defparam \UART_RX_instance|Selector19~2 .lut_mask = 16'hFFDC;
defparam \UART_RX_instance|Selector19~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X19_Y8_N9
cycloneii_lcell_ff \UART_RX_instance|state.s_dataBits (
	.clk(\CLK~clkctrl_outclk ),
	.datain(\UART_RX_instance|Selector19~2_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\UART_RX_instance|state.s_dataBits~regout ));

// Location: LCCOMB_X20_Y8_N8
cycloneii_lcell_comb \UART_RX_instance|clkCount[9]~0 (
// Equation(s):
// \UART_RX_instance|clkCount[9]~0_combout  = (\UART_RX_instance|clkCount [10] & (((\UART_RX_instance|state.s_stopBit~regout ) # (\UART_RX_instance|state.s_dataBits~regout )))) # (!\UART_RX_instance|clkCount [10] & (\UART_RX_instance|clkCount [11] & 
// ((\UART_RX_instance|state.s_stopBit~regout ) # (\UART_RX_instance|state.s_dataBits~regout ))))

	.dataa(\UART_RX_instance|clkCount [10]),
	.datab(\UART_RX_instance|clkCount [11]),
	.datac(\UART_RX_instance|state.s_stopBit~regout ),
	.datad(\UART_RX_instance|state.s_dataBits~regout ),
	.cin(gnd),
	.combout(\UART_RX_instance|clkCount[9]~0_combout ),
	.cout());
// synopsys translate_off
defparam \UART_RX_instance|clkCount[9]~0 .lut_mask = 16'hEEE0;
defparam \UART_RX_instance|clkCount[9]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y8_N14
cycloneii_lcell_comb \UART_RX_instance|Add0~8 (
// Equation(s):
// \UART_RX_instance|Add0~8_combout  = (\UART_RX_instance|clkCount [4] & (\UART_RX_instance|Add0~7  $ (GND))) # (!\UART_RX_instance|clkCount [4] & (!\UART_RX_instance|Add0~7  & VCC))
// \UART_RX_instance|Add0~9  = CARRY((\UART_RX_instance|clkCount [4] & !\UART_RX_instance|Add0~7 ))

	.dataa(\UART_RX_instance|clkCount [4]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\UART_RX_instance|Add0~7 ),
	.combout(\UART_RX_instance|Add0~8_combout ),
	.cout(\UART_RX_instance|Add0~9 ));
// synopsys translate_off
defparam \UART_RX_instance|Add0~8 .lut_mask = 16'hA50A;
defparam \UART_RX_instance|Add0~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X21_Y8_N10
cycloneii_lcell_comb \UART_RX_instance|Add0~29 (
// Equation(s):
// \UART_RX_instance|Add0~29_combout  = (\UART_RX_instance|state.s_idle~regout  & (\UART_RX_instance|Add0~8_combout  & (!\UART_RX_instance|clkCount[9]~2_combout  & !\UART_RX_instance|clkCount[9]~1_combout )))

	.dataa(\UART_RX_instance|state.s_idle~regout ),
	.datab(\UART_RX_instance|Add0~8_combout ),
	.datac(\UART_RX_instance|clkCount[9]~2_combout ),
	.datad(\UART_RX_instance|clkCount[9]~1_combout ),
	.cin(gnd),
	.combout(\UART_RX_instance|Add0~29_combout ),
	.cout());
// synopsys translate_off
defparam \UART_RX_instance|Add0~29 .lut_mask = 16'h0008;
defparam \UART_RX_instance|Add0~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X21_Y8_N11
cycloneii_lcell_ff \UART_RX_instance|clkCount[4] (
	.clk(\CLK~clkctrl_outclk ),
	.datain(\UART_RX_instance|Add0~29_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\UART_RX_instance|clkCount [4]));

// Location: LCCOMB_X22_Y8_N6
cycloneii_lcell_comb \UART_RX_instance|Add0~0 (
// Equation(s):
// \UART_RX_instance|Add0~0_combout  = \UART_RX_instance|clkCount [0] $ (VCC)
// \UART_RX_instance|Add0~1  = CARRY(\UART_RX_instance|clkCount [0])

	.dataa(vcc),
	.datab(\UART_RX_instance|clkCount [0]),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\UART_RX_instance|Add0~0_combout ),
	.cout(\UART_RX_instance|Add0~1 ));
// synopsys translate_off
defparam \UART_RX_instance|Add0~0 .lut_mask = 16'h33CC;
defparam \UART_RX_instance|Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y8_N4
cycloneii_lcell_comb \UART_RX_instance|Add0~27 (
// Equation(s):
// \UART_RX_instance|Add0~27_combout  = (\UART_RX_instance|state.s_idle~regout  & (!\UART_RX_instance|clkCount[9]~1_combout  & (!\UART_RX_instance|clkCount[9]~2_combout  & \UART_RX_instance|Add0~0_combout )))

	.dataa(\UART_RX_instance|state.s_idle~regout ),
	.datab(\UART_RX_instance|clkCount[9]~1_combout ),
	.datac(\UART_RX_instance|clkCount[9]~2_combout ),
	.datad(\UART_RX_instance|Add0~0_combout ),
	.cin(gnd),
	.combout(\UART_RX_instance|Add0~27_combout ),
	.cout());
// synopsys translate_off
defparam \UART_RX_instance|Add0~27 .lut_mask = 16'h0200;
defparam \UART_RX_instance|Add0~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X20_Y8_N5
cycloneii_lcell_ff \UART_RX_instance|clkCount[0] (
	.clk(\CLK~clkctrl_outclk ),
	.datain(\UART_RX_instance|Add0~27_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\UART_RX_instance|clkCount [0]));

// Location: LCCOMB_X20_Y8_N0
cycloneii_lcell_comb \UART_RX_instance|LessThan1~0 (
// Equation(s):
// \UART_RX_instance|LessThan1~0_combout  = (!\UART_RX_instance|clkCount [3] & (((!\UART_RX_instance|clkCount [0]) # (!\UART_RX_instance|clkCount [1])) # (!\UART_RX_instance|clkCount [2])))

	.dataa(\UART_RX_instance|clkCount [2]),
	.datab(\UART_RX_instance|clkCount [1]),
	.datac(\UART_RX_instance|clkCount [0]),
	.datad(\UART_RX_instance|clkCount [3]),
	.cin(gnd),
	.combout(\UART_RX_instance|LessThan1~0_combout ),
	.cout());
// synopsys translate_off
defparam \UART_RX_instance|LessThan1~0 .lut_mask = 16'h007F;
defparam \UART_RX_instance|LessThan1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y8_N10
cycloneii_lcell_comb \UART_RX_instance|LessThan1~1 (
// Equation(s):
// \UART_RX_instance|LessThan1~1_combout  = ((!\UART_RX_instance|clkCount [5] & ((\UART_RX_instance|LessThan1~0_combout ) # (!\UART_RX_instance|clkCount [4])))) # (!\UART_RX_instance|clkCount [6])

	.dataa(\UART_RX_instance|clkCount [6]),
	.datab(\UART_RX_instance|clkCount [5]),
	.datac(\UART_RX_instance|clkCount [4]),
	.datad(\UART_RX_instance|LessThan1~0_combout ),
	.cin(gnd),
	.combout(\UART_RX_instance|LessThan1~1_combout ),
	.cout());
// synopsys translate_off
defparam \UART_RX_instance|LessThan1~1 .lut_mask = 16'h7757;
defparam \UART_RX_instance|LessThan1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y8_N14
cycloneii_lcell_comb \UART_RX_instance|clkCount[9]~1 (
// Equation(s):
// \UART_RX_instance|clkCount[9]~1_combout  = (\UART_RX_instance|clkCount [12] & (\UART_RX_instance|clkCount[9]~0_combout  & ((!\UART_RX_instance|LessThan1~1_combout ) # (!\UART_RX_instance|LessThan1~2_combout ))))

	.dataa(\UART_RX_instance|clkCount [12]),
	.datab(\UART_RX_instance|LessThan1~2_combout ),
	.datac(\UART_RX_instance|clkCount[9]~0_combout ),
	.datad(\UART_RX_instance|LessThan1~1_combout ),
	.cin(gnd),
	.combout(\UART_RX_instance|clkCount[9]~1_combout ),
	.cout());
// synopsys translate_off
defparam \UART_RX_instance|clkCount[9]~1 .lut_mask = 16'h20A0;
defparam \UART_RX_instance|clkCount[9]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y8_N8
cycloneii_lcell_comb \UART_RX_instance|Add0~2 (
// Equation(s):
// \UART_RX_instance|Add0~2_combout  = (\UART_RX_instance|clkCount [1] & (!\UART_RX_instance|Add0~1 )) # (!\UART_RX_instance|clkCount [1] & ((\UART_RX_instance|Add0~1 ) # (GND)))
// \UART_RX_instance|Add0~3  = CARRY((!\UART_RX_instance|Add0~1 ) # (!\UART_RX_instance|clkCount [1]))

	.dataa(vcc),
	.datab(\UART_RX_instance|clkCount [1]),
	.datac(vcc),
	.datad(vcc),
	.cin(\UART_RX_instance|Add0~1 ),
	.combout(\UART_RX_instance|Add0~2_combout ),
	.cout(\UART_RX_instance|Add0~3 ));
// synopsys translate_off
defparam \UART_RX_instance|Add0~2 .lut_mask = 16'h3C3F;
defparam \UART_RX_instance|Add0~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X20_Y8_N22
cycloneii_lcell_comb \UART_RX_instance|Add0~28 (
// Equation(s):
// \UART_RX_instance|Add0~28_combout  = (\UART_RX_instance|state.s_idle~regout  & (!\UART_RX_instance|clkCount[9]~1_combout  & (!\UART_RX_instance|clkCount[9]~2_combout  & \UART_RX_instance|Add0~2_combout )))

	.dataa(\UART_RX_instance|state.s_idle~regout ),
	.datab(\UART_RX_instance|clkCount[9]~1_combout ),
	.datac(\UART_RX_instance|clkCount[9]~2_combout ),
	.datad(\UART_RX_instance|Add0~2_combout ),
	.cin(gnd),
	.combout(\UART_RX_instance|Add0~28_combout ),
	.cout());
// synopsys translate_off
defparam \UART_RX_instance|Add0~28 .lut_mask = 16'h0200;
defparam \UART_RX_instance|Add0~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X20_Y8_N23
cycloneii_lcell_ff \UART_RX_instance|clkCount[1] (
	.clk(\CLK~clkctrl_outclk ),
	.datain(\UART_RX_instance|Add0~28_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\UART_RX_instance|clkCount [1]));

// Location: LCCOMB_X22_Y8_N10
cycloneii_lcell_comb \UART_RX_instance|Add0~4 (
// Equation(s):
// \UART_RX_instance|Add0~4_combout  = (\UART_RX_instance|clkCount [2] & (\UART_RX_instance|Add0~3  $ (GND))) # (!\UART_RX_instance|clkCount [2] & (!\UART_RX_instance|Add0~3  & VCC))
// \UART_RX_instance|Add0~5  = CARRY((\UART_RX_instance|clkCount [2] & !\UART_RX_instance|Add0~3 ))

	.dataa(vcc),
	.datab(\UART_RX_instance|clkCount [2]),
	.datac(vcc),
	.datad(vcc),
	.cin(\UART_RX_instance|Add0~3 ),
	.combout(\UART_RX_instance|Add0~4_combout ),
	.cout(\UART_RX_instance|Add0~5 ));
// synopsys translate_off
defparam \UART_RX_instance|Add0~4 .lut_mask = 16'hC30C;
defparam \UART_RX_instance|Add0~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X20_Y8_N24
cycloneii_lcell_comb \UART_RX_instance|clkCount[2]~5 (
// Equation(s):
// \UART_RX_instance|clkCount[2]~5_combout  = (\UART_RX_instance|clkCount[9]~3_combout ) # ((\UART_RX_instance|Add0~4_combout  & !\UART_RX_instance|clkCount[9]~4_combout ))

	.dataa(\UART_RX_instance|clkCount[9]~3_combout ),
	.datab(vcc),
	.datac(\UART_RX_instance|Add0~4_combout ),
	.datad(\UART_RX_instance|clkCount[9]~4_combout ),
	.cin(gnd),
	.combout(\UART_RX_instance|clkCount[2]~5_combout ),
	.cout());
// synopsys translate_off
defparam \UART_RX_instance|clkCount[2]~5 .lut_mask = 16'hAAFA;
defparam \UART_RX_instance|clkCount[2]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X20_Y8_N25
cycloneii_lcell_ff \UART_RX_instance|clkCount[2] (
	.clk(\CLK~clkctrl_outclk ),
	.datain(\UART_RX_instance|clkCount[2]~5_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\UART_RX_instance|clkCount [2]));

// Location: LCCOMB_X22_Y8_N12
cycloneii_lcell_comb \UART_RX_instance|Add0~6 (
// Equation(s):
// \UART_RX_instance|Add0~6_combout  = (\UART_RX_instance|clkCount [3] & (!\UART_RX_instance|Add0~5 )) # (!\UART_RX_instance|clkCount [3] & ((\UART_RX_instance|Add0~5 ) # (GND)))
// \UART_RX_instance|Add0~7  = CARRY((!\UART_RX_instance|Add0~5 ) # (!\UART_RX_instance|clkCount [3]))

	.dataa(vcc),
	.datab(\UART_RX_instance|clkCount [3]),
	.datac(vcc),
	.datad(vcc),
	.cin(\UART_RX_instance|Add0~5 ),
	.combout(\UART_RX_instance|Add0~6_combout ),
	.cout(\UART_RX_instance|Add0~7 ));
// synopsys translate_off
defparam \UART_RX_instance|Add0~6 .lut_mask = 16'h3C3F;
defparam \UART_RX_instance|Add0~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X20_Y8_N6
cycloneii_lcell_comb \UART_RX_instance|clkCount[3]~6 (
// Equation(s):
// \UART_RX_instance|clkCount[3]~6_combout  = (\UART_RX_instance|clkCount[9]~3_combout ) # ((!\UART_RX_instance|clkCount[9]~4_combout  & \UART_RX_instance|Add0~6_combout ))

	.dataa(vcc),
	.datab(\UART_RX_instance|clkCount[9]~4_combout ),
	.datac(\UART_RX_instance|clkCount[9]~3_combout ),
	.datad(\UART_RX_instance|Add0~6_combout ),
	.cin(gnd),
	.combout(\UART_RX_instance|clkCount[3]~6_combout ),
	.cout());
// synopsys translate_off
defparam \UART_RX_instance|clkCount[3]~6 .lut_mask = 16'hF3F0;
defparam \UART_RX_instance|clkCount[3]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X20_Y8_N7
cycloneii_lcell_ff \UART_RX_instance|clkCount[3] (
	.clk(\CLK~clkctrl_outclk ),
	.datain(\UART_RX_instance|clkCount[3]~6_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\UART_RX_instance|clkCount [3]));

// Location: LCCOMB_X22_Y8_N16
cycloneii_lcell_comb \UART_RX_instance|Add0~10 (
// Equation(s):
// \UART_RX_instance|Add0~10_combout  = (\UART_RX_instance|clkCount [5] & (!\UART_RX_instance|Add0~9 )) # (!\UART_RX_instance|clkCount [5] & ((\UART_RX_instance|Add0~9 ) # (GND)))
// \UART_RX_instance|Add0~11  = CARRY((!\UART_RX_instance|Add0~9 ) # (!\UART_RX_instance|clkCount [5]))

	.dataa(vcc),
	.datab(\UART_RX_instance|clkCount [5]),
	.datac(vcc),
	.datad(vcc),
	.cin(\UART_RX_instance|Add0~9 ),
	.combout(\UART_RX_instance|Add0~10_combout ),
	.cout(\UART_RX_instance|Add0~11 ));
// synopsys translate_off
defparam \UART_RX_instance|Add0~10 .lut_mask = 16'h3C3F;
defparam \UART_RX_instance|Add0~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X20_Y8_N18
cycloneii_lcell_comb \UART_RX_instance|clkCount[5]~7 (
// Equation(s):
// \UART_RX_instance|clkCount[5]~7_combout  = (\UART_RX_instance|clkCount[9]~3_combout ) # ((!\UART_RX_instance|clkCount[9]~4_combout  & \UART_RX_instance|Add0~10_combout ))

	.dataa(vcc),
	.datab(\UART_RX_instance|clkCount[9]~4_combout ),
	.datac(\UART_RX_instance|clkCount[9]~3_combout ),
	.datad(\UART_RX_instance|Add0~10_combout ),
	.cin(gnd),
	.combout(\UART_RX_instance|clkCount[5]~7_combout ),
	.cout());
// synopsys translate_off
defparam \UART_RX_instance|clkCount[5]~7 .lut_mask = 16'hF3F0;
defparam \UART_RX_instance|clkCount[5]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X20_Y8_N19
cycloneii_lcell_ff \UART_RX_instance|clkCount[5] (
	.clk(\CLK~clkctrl_outclk ),
	.datain(\UART_RX_instance|clkCount[5]~7_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\UART_RX_instance|clkCount [5]));

// Location: LCCOMB_X22_Y8_N18
cycloneii_lcell_comb \UART_RX_instance|Add0~12 (
// Equation(s):
// \UART_RX_instance|Add0~12_combout  = (\UART_RX_instance|clkCount [6] & (\UART_RX_instance|Add0~11  $ (GND))) # (!\UART_RX_instance|clkCount [6] & (!\UART_RX_instance|Add0~11  & VCC))
// \UART_RX_instance|Add0~13  = CARRY((\UART_RX_instance|clkCount [6] & !\UART_RX_instance|Add0~11 ))

	.dataa(\UART_RX_instance|clkCount [6]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\UART_RX_instance|Add0~11 ),
	.combout(\UART_RX_instance|Add0~12_combout ),
	.cout(\UART_RX_instance|Add0~13 ));
// synopsys translate_off
defparam \UART_RX_instance|Add0~12 .lut_mask = 16'hA50A;
defparam \UART_RX_instance|Add0~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y8_N24
cycloneii_lcell_comb \UART_RX_instance|Add0~18 (
// Equation(s):
// \UART_RX_instance|Add0~18_combout  = (\UART_RX_instance|clkCount [9] & (!\UART_RX_instance|Add0~17 )) # (!\UART_RX_instance|clkCount [9] & ((\UART_RX_instance|Add0~17 ) # (GND)))
// \UART_RX_instance|Add0~19  = CARRY((!\UART_RX_instance|Add0~17 ) # (!\UART_RX_instance|clkCount [9]))

	.dataa(vcc),
	.datab(\UART_RX_instance|clkCount [9]),
	.datac(vcc),
	.datad(vcc),
	.cin(\UART_RX_instance|Add0~17 ),
	.combout(\UART_RX_instance|Add0~18_combout ),
	.cout(\UART_RX_instance|Add0~19 ));
// synopsys translate_off
defparam \UART_RX_instance|Add0~18 .lut_mask = 16'h3C3F;
defparam \UART_RX_instance|Add0~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X21_Y8_N22
cycloneii_lcell_comb \UART_RX_instance|clkCount[9]~9 (
// Equation(s):
// \UART_RX_instance|clkCount[9]~9_combout  = (\UART_RX_instance|clkCount[9]~3_combout ) # ((!\UART_RX_instance|clkCount[9]~4_combout  & \UART_RX_instance|Add0~18_combout ))

	.dataa(\UART_RX_instance|clkCount[9]~3_combout ),
	.datab(vcc),
	.datac(\UART_RX_instance|clkCount[9]~4_combout ),
	.datad(\UART_RX_instance|Add0~18_combout ),
	.cin(gnd),
	.combout(\UART_RX_instance|clkCount[9]~9_combout ),
	.cout());
// synopsys translate_off
defparam \UART_RX_instance|clkCount[9]~9 .lut_mask = 16'hAFAA;
defparam \UART_RX_instance|clkCount[9]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X21_Y8_N23
cycloneii_lcell_ff \UART_RX_instance|clkCount[9] (
	.clk(\CLK~clkctrl_outclk ),
	.datain(\UART_RX_instance|clkCount[9]~9_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\UART_RX_instance|clkCount [9]));

// Location: LCCOMB_X22_Y8_N26
cycloneii_lcell_comb \UART_RX_instance|Add0~20 (
// Equation(s):
// \UART_RX_instance|Add0~20_combout  = (\UART_RX_instance|clkCount [10] & (\UART_RX_instance|Add0~19  $ (GND))) # (!\UART_RX_instance|clkCount [10] & (!\UART_RX_instance|Add0~19  & VCC))
// \UART_RX_instance|Add0~21  = CARRY((\UART_RX_instance|clkCount [10] & !\UART_RX_instance|Add0~19 ))

	.dataa(vcc),
	.datab(\UART_RX_instance|clkCount [10]),
	.datac(vcc),
	.datad(vcc),
	.cin(\UART_RX_instance|Add0~19 ),
	.combout(\UART_RX_instance|Add0~20_combout ),
	.cout(\UART_RX_instance|Add0~21 ));
// synopsys translate_off
defparam \UART_RX_instance|Add0~20 .lut_mask = 16'hC30C;
defparam \UART_RX_instance|Add0~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X21_Y8_N26
cycloneii_lcell_comb \UART_RX_instance|Add0~33 (
// Equation(s):
// \UART_RX_instance|Add0~33_combout  = (!\UART_RX_instance|clkCount[9]~2_combout  & (\UART_RX_instance|state.s_idle~regout  & (\UART_RX_instance|Add0~20_combout  & !\UART_RX_instance|clkCount[9]~1_combout )))

	.dataa(\UART_RX_instance|clkCount[9]~2_combout ),
	.datab(\UART_RX_instance|state.s_idle~regout ),
	.datac(\UART_RX_instance|Add0~20_combout ),
	.datad(\UART_RX_instance|clkCount[9]~1_combout ),
	.cin(gnd),
	.combout(\UART_RX_instance|Add0~33_combout ),
	.cout());
// synopsys translate_off
defparam \UART_RX_instance|Add0~33 .lut_mask = 16'h0040;
defparam \UART_RX_instance|Add0~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X21_Y8_N27
cycloneii_lcell_ff \UART_RX_instance|clkCount[10] (
	.clk(\CLK~clkctrl_outclk ),
	.datain(\UART_RX_instance|Add0~33_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\UART_RX_instance|clkCount [10]));

// Location: LCCOMB_X20_Y8_N12
cycloneii_lcell_comb \UART_RX_instance|Add0~30 (
// Equation(s):
// \UART_RX_instance|Add0~30_combout  = (\UART_RX_instance|state.s_idle~regout  & (!\UART_RX_instance|clkCount[9]~1_combout  & (!\UART_RX_instance|clkCount[9]~2_combout  & \UART_RX_instance|Add0~12_combout )))

	.dataa(\UART_RX_instance|state.s_idle~regout ),
	.datab(\UART_RX_instance|clkCount[9]~1_combout ),
	.datac(\UART_RX_instance|clkCount[9]~2_combout ),
	.datad(\UART_RX_instance|Add0~12_combout ),
	.cin(gnd),
	.combout(\UART_RX_instance|Add0~30_combout ),
	.cout());
// synopsys translate_off
defparam \UART_RX_instance|Add0~30 .lut_mask = 16'h0200;
defparam \UART_RX_instance|Add0~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X20_Y8_N13
cycloneii_lcell_ff \UART_RX_instance|clkCount[6] (
	.clk(\CLK~clkctrl_outclk ),
	.datain(\UART_RX_instance|Add0~30_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\UART_RX_instance|clkCount [6]));

// Location: LCCOMB_X21_Y8_N28
cycloneii_lcell_comb \UART_RX_instance|Equal0~2 (
// Equation(s):
// \UART_RX_instance|Equal0~2_combout  = (\UART_RX_instance|clkCount [11] & (!\UART_RX_instance|clkCount [10] & (\UART_RX_instance|clkCount [9] & !\UART_RX_instance|clkCount [6])))

	.dataa(\UART_RX_instance|clkCount [11]),
	.datab(\UART_RX_instance|clkCount [10]),
	.datac(\UART_RX_instance|clkCount [9]),
	.datad(\UART_RX_instance|clkCount [6]),
	.cin(gnd),
	.combout(\UART_RX_instance|Equal0~2_combout ),
	.cout());
// synopsys translate_off
defparam \UART_RX_instance|Equal0~2 .lut_mask = 16'h0020;
defparam \UART_RX_instance|Equal0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y8_N20
cycloneii_lcell_comb \UART_RX_instance|Equal0~0 (
// Equation(s):
// \UART_RX_instance|Equal0~0_combout  = (!\UART_RX_instance|clkCount [8] & (!\UART_RX_instance|clkCount [7] & (!\UART_RX_instance|clkCount [0] & !\UART_RX_instance|clkCount [1])))

	.dataa(\UART_RX_instance|clkCount [8]),
	.datab(\UART_RX_instance|clkCount [7]),
	.datac(\UART_RX_instance|clkCount [0]),
	.datad(\UART_RX_instance|clkCount [1]),
	.cin(gnd),
	.combout(\UART_RX_instance|Equal0~0_combout ),
	.cout());
// synopsys translate_off
defparam \UART_RX_instance|Equal0~0 .lut_mask = 16'h0001;
defparam \UART_RX_instance|Equal0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y8_N30
cycloneii_lcell_comb \UART_RX_instance|Equal0~1 (
// Equation(s):
// \UART_RX_instance|Equal0~1_combout  = (!\UART_RX_instance|clkCount [4] & (\UART_RX_instance|clkCount [2] & (\UART_RX_instance|clkCount [3] & \UART_RX_instance|clkCount [5])))

	.dataa(\UART_RX_instance|clkCount [4]),
	.datab(\UART_RX_instance|clkCount [2]),
	.datac(\UART_RX_instance|clkCount [3]),
	.datad(\UART_RX_instance|clkCount [5]),
	.cin(gnd),
	.combout(\UART_RX_instance|Equal0~1_combout ),
	.cout());
// synopsys translate_off
defparam \UART_RX_instance|Equal0~1 .lut_mask = 16'h4000;
defparam \UART_RX_instance|Equal0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y8_N6
cycloneii_lcell_comb \UART_RX_instance|Equal0~3 (
// Equation(s):
// \UART_RX_instance|Equal0~3_combout  = (!\UART_RX_instance|clkCount [12] & (\UART_RX_instance|Equal0~2_combout  & (\UART_RX_instance|Equal0~0_combout  & \UART_RX_instance|Equal0~1_combout )))

	.dataa(\UART_RX_instance|clkCount [12]),
	.datab(\UART_RX_instance|Equal0~2_combout ),
	.datac(\UART_RX_instance|Equal0~0_combout ),
	.datad(\UART_RX_instance|Equal0~1_combout ),
	.cin(gnd),
	.combout(\UART_RX_instance|Equal0~3_combout ),
	.cout());
// synopsys translate_off
defparam \UART_RX_instance|Equal0~3 .lut_mask = 16'h4000;
defparam \UART_RX_instance|Equal0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y8_N16
cycloneii_lcell_comb \UART_RX_instance|Selector18~0 (
// Equation(s):
// \UART_RX_instance|Selector18~0_combout  = (\UART_RX_instance|state.s_idle~regout  & (((\UART_RX_instance|state.s_startBit~regout  & !\UART_RX_instance|Equal0~3_combout )))) # (!\UART_RX_instance|state.s_idle~regout  & 
// (((\UART_RX_instance|state.s_startBit~regout  & !\UART_RX_instance|Equal0~3_combout )) # (!\RX_LINE~combout )))

	.dataa(\UART_RX_instance|state.s_idle~regout ),
	.datab(\RX_LINE~combout ),
	.datac(\UART_RX_instance|state.s_startBit~regout ),
	.datad(\UART_RX_instance|Equal0~3_combout ),
	.cin(gnd),
	.combout(\UART_RX_instance|Selector18~0_combout ),
	.cout());
// synopsys translate_off
defparam \UART_RX_instance|Selector18~0 .lut_mask = 16'h11F1;
defparam \UART_RX_instance|Selector18~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X20_Y8_N17
cycloneii_lcell_ff \UART_RX_instance|state.s_startBit (
	.clk(\CLK~clkctrl_outclk ),
	.datain(\UART_RX_instance|Selector18~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\UART_RX_instance|state.s_startBit~regout ));

// Location: LCCOMB_X21_Y8_N16
cycloneii_lcell_comb \UART_RX_instance|clkCount[9]~2 (
// Equation(s):
// \UART_RX_instance|clkCount[9]~2_combout  = (\UART_RX_instance|state.s_startBit~regout  & \UART_RX_instance|Equal0~3_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\UART_RX_instance|state.s_startBit~regout ),
	.datad(\UART_RX_instance|Equal0~3_combout ),
	.cin(gnd),
	.combout(\UART_RX_instance|clkCount[9]~2_combout ),
	.cout());
// synopsys translate_off
defparam \UART_RX_instance|clkCount[9]~2 .lut_mask = 16'hF000;
defparam \UART_RX_instance|clkCount[9]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y8_N28
cycloneii_lcell_comb \UART_RX_instance|Add0~22 (
// Equation(s):
// \UART_RX_instance|Add0~22_combout  = (\UART_RX_instance|clkCount [11] & (!\UART_RX_instance|Add0~21 )) # (!\UART_RX_instance|clkCount [11] & ((\UART_RX_instance|Add0~21 ) # (GND)))
// \UART_RX_instance|Add0~23  = CARRY((!\UART_RX_instance|Add0~21 ) # (!\UART_RX_instance|clkCount [11]))

	.dataa(\UART_RX_instance|clkCount [11]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\UART_RX_instance|Add0~21 ),
	.combout(\UART_RX_instance|Add0~22_combout ),
	.cout(\UART_RX_instance|Add0~23 ));
// synopsys translate_off
defparam \UART_RX_instance|Add0~22 .lut_mask = 16'h5A5F;
defparam \UART_RX_instance|Add0~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y8_N30
cycloneii_lcell_comb \UART_RX_instance|Add0~24 (
// Equation(s):
// \UART_RX_instance|Add0~24_combout  = \UART_RX_instance|Add0~23  $ (!\UART_RX_instance|clkCount [12])

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\UART_RX_instance|clkCount [12]),
	.cin(\UART_RX_instance|Add0~23 ),
	.combout(\UART_RX_instance|Add0~24_combout ),
	.cout());
// synopsys translate_off
defparam \UART_RX_instance|Add0~24 .lut_mask = 16'hF00F;
defparam \UART_RX_instance|Add0~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X21_Y8_N24
cycloneii_lcell_comb \UART_RX_instance|Add0~26 (
// Equation(s):
// \UART_RX_instance|Add0~26_combout  = (!\UART_RX_instance|clkCount[9]~1_combout  & (\UART_RX_instance|state.s_idle~regout  & (!\UART_RX_instance|clkCount[9]~2_combout  & \UART_RX_instance|Add0~24_combout )))

	.dataa(\UART_RX_instance|clkCount[9]~1_combout ),
	.datab(\UART_RX_instance|state.s_idle~regout ),
	.datac(\UART_RX_instance|clkCount[9]~2_combout ),
	.datad(\UART_RX_instance|Add0~24_combout ),
	.cin(gnd),
	.combout(\UART_RX_instance|Add0~26_combout ),
	.cout());
// synopsys translate_off
defparam \UART_RX_instance|Add0~26 .lut_mask = 16'h0400;
defparam \UART_RX_instance|Add0~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X21_Y8_N25
cycloneii_lcell_ff \UART_RX_instance|clkCount[12] (
	.clk(\CLK~clkctrl_outclk ),
	.datain(\UART_RX_instance|Add0~26_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\UART_RX_instance|clkCount [12]));

// Location: LCCOMB_X19_Y8_N26
cycloneii_lcell_comb \UART_RX_instance|Selector17~0 (
// Equation(s):
// \UART_RX_instance|Selector17~0_combout  = (\UART_RX_instance|state.s_stopBit~regout  & (\UART_RX_instance|clkCount [12] & !\UART_RX_instance|LessThan1~3_combout ))

	.dataa(\UART_RX_instance|state.s_stopBit~regout ),
	.datab(vcc),
	.datac(\UART_RX_instance|clkCount [12]),
	.datad(\UART_RX_instance|LessThan1~3_combout ),
	.cin(gnd),
	.combout(\UART_RX_instance|Selector17~0_combout ),
	.cout());
// synopsys translate_off
defparam \UART_RX_instance|Selector17~0 .lut_mask = 16'h00A0;
defparam \UART_RX_instance|Selector17~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y8_N14
cycloneii_lcell_comb \UART_RX_instance|Selector17~1 (
// Equation(s):
// \UART_RX_instance|Selector17~1_combout  = (!\UART_RX_instance|Selector17~0_combout  & (!\UART_RX_instance|clkCount[9]~3_combout  & ((\UART_RX_instance|state.s_idle~regout ) # (!\RX_LINE~combout ))))

	.dataa(\RX_LINE~combout ),
	.datab(\UART_RX_instance|Selector17~0_combout ),
	.datac(\UART_RX_instance|state.s_idle~regout ),
	.datad(\UART_RX_instance|clkCount[9]~3_combout ),
	.cin(gnd),
	.combout(\UART_RX_instance|Selector17~1_combout ),
	.cout());
// synopsys translate_off
defparam \UART_RX_instance|Selector17~1 .lut_mask = 16'h0031;
defparam \UART_RX_instance|Selector17~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X19_Y8_N15
cycloneii_lcell_ff \UART_RX_instance|state.s_idle (
	.clk(\CLK~clkctrl_outclk ),
	.datain(\UART_RX_instance|Selector17~1_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\UART_RX_instance|state.s_idle~regout ));

// Location: LCCOMB_X20_Y8_N30
cycloneii_lcell_comb \UART_RX_instance|clkCount[9]~4 (
// Equation(s):
// \UART_RX_instance|clkCount[9]~4_combout  = ((\UART_RX_instance|clkCount[9]~1_combout ) # ((\UART_RX_instance|state.s_startBit~regout  & \UART_RX_instance|Equal0~3_combout ))) # (!\UART_RX_instance|state.s_idle~regout )

	.dataa(\UART_RX_instance|state.s_startBit~regout ),
	.datab(\UART_RX_instance|state.s_idle~regout ),
	.datac(\UART_RX_instance|clkCount[9]~1_combout ),
	.datad(\UART_RX_instance|Equal0~3_combout ),
	.cin(gnd),
	.combout(\UART_RX_instance|clkCount[9]~4_combout ),
	.cout());
// synopsys translate_off
defparam \UART_RX_instance|clkCount[9]~4 .lut_mask = 16'hFBF3;
defparam \UART_RX_instance|clkCount[9]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y8_N12
cycloneii_lcell_comb \UART_RX_instance|clkCount[11]~8 (
// Equation(s):
// \UART_RX_instance|clkCount[11]~8_combout  = (\UART_RX_instance|clkCount[9]~3_combout ) # ((!\UART_RX_instance|clkCount[9]~4_combout  & \UART_RX_instance|Add0~22_combout ))

	.dataa(\UART_RX_instance|clkCount[9]~3_combout ),
	.datab(vcc),
	.datac(\UART_RX_instance|clkCount[9]~4_combout ),
	.datad(\UART_RX_instance|Add0~22_combout ),
	.cin(gnd),
	.combout(\UART_RX_instance|clkCount[11]~8_combout ),
	.cout());
// synopsys translate_off
defparam \UART_RX_instance|clkCount[11]~8 .lut_mask = 16'hAFAA;
defparam \UART_RX_instance|clkCount[11]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X21_Y8_N13
cycloneii_lcell_ff \UART_RX_instance|clkCount[11] (
	.clk(\CLK~clkctrl_outclk ),
	.datain(\UART_RX_instance|clkCount[11]~8_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\UART_RX_instance|clkCount [11]));

// Location: LCCOMB_X20_Y8_N2
cycloneii_lcell_comb \UART_RX_instance|LessThan1~3 (
// Equation(s):
// \UART_RX_instance|LessThan1~3_combout  = (\UART_RX_instance|clkCount [10] & (((\UART_RX_instance|LessThan1~2_combout  & \UART_RX_instance|LessThan1~1_combout )))) # (!\UART_RX_instance|clkCount [10] & (((\UART_RX_instance|LessThan1~2_combout  & 
// \UART_RX_instance|LessThan1~1_combout )) # (!\UART_RX_instance|clkCount [11])))

	.dataa(\UART_RX_instance|clkCount [10]),
	.datab(\UART_RX_instance|clkCount [11]),
	.datac(\UART_RX_instance|LessThan1~2_combout ),
	.datad(\UART_RX_instance|LessThan1~1_combout ),
	.cin(gnd),
	.combout(\UART_RX_instance|LessThan1~3_combout ),
	.cout());
// synopsys translate_off
defparam \UART_RX_instance|LessThan1~3 .lut_mask = 16'hF111;
defparam \UART_RX_instance|LessThan1~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y8_N28
cycloneii_lcell_comb \UART_RX_instance|Decoder0~0 (
// Equation(s):
// \UART_RX_instance|Decoder0~0_combout  = (\UART_RX_instance|state.s_dataBits~regout  & ((\UART_RX_instance|clkCount [11]) # (\UART_RX_instance|clkCount [10])))

	.dataa(vcc),
	.datab(\UART_RX_instance|clkCount [11]),
	.datac(\UART_RX_instance|clkCount [10]),
	.datad(\UART_RX_instance|state.s_dataBits~regout ),
	.cin(gnd),
	.combout(\UART_RX_instance|Decoder0~0_combout ),
	.cout());
// synopsys translate_off
defparam \UART_RX_instance|Decoder0~0 .lut_mask = 16'hFC00;
defparam \UART_RX_instance|Decoder0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y8_N26
cycloneii_lcell_comb \UART_RX_instance|Decoder0~1 (
// Equation(s):
// \UART_RX_instance|Decoder0~1_combout  = (\UART_RX_instance|clkCount [12] & (\UART_RX_instance|Decoder0~0_combout  & ((!\UART_RX_instance|LessThan1~1_combout ) # (!\UART_RX_instance|LessThan1~2_combout ))))

	.dataa(\UART_RX_instance|clkCount [12]),
	.datab(\UART_RX_instance|Decoder0~0_combout ),
	.datac(\UART_RX_instance|LessThan1~2_combout ),
	.datad(\UART_RX_instance|LessThan1~1_combout ),
	.cin(gnd),
	.combout(\UART_RX_instance|Decoder0~1_combout ),
	.cout());
// synopsys translate_off
defparam \UART_RX_instance|Decoder0~1 .lut_mask = 16'h0888;
defparam \UART_RX_instance|Decoder0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y8_N2
cycloneii_lcell_comb \UART_RX_instance|Decoder0~9 (
// Equation(s):
// \UART_RX_instance|Decoder0~9_combout  = (\UART_RX_instance|dataIndex [1] & (\UART_RX_instance|dataIndex [0] & (\UART_RX_instance|Decoder0~1_combout  & \UART_RX_instance|dataIndex [2])))

	.dataa(\UART_RX_instance|dataIndex [1]),
	.datab(\UART_RX_instance|dataIndex [0]),
	.datac(\UART_RX_instance|Decoder0~1_combout ),
	.datad(\UART_RX_instance|dataIndex [2]),
	.cin(gnd),
	.combout(\UART_RX_instance|Decoder0~9_combout ),
	.cout());
// synopsys translate_off
defparam \UART_RX_instance|Decoder0~9 .lut_mask = 16'h8000;
defparam \UART_RX_instance|Decoder0~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y8_N20
cycloneii_lcell_comb \UART_RX_instance|state.s_stopBit~0 (
// Equation(s):
// \UART_RX_instance|state.s_stopBit~0_combout  = (\UART_RX_instance|Decoder0~9_combout ) # ((\UART_RX_instance|state.s_stopBit~regout  & ((\UART_RX_instance|LessThan1~3_combout ) # (!\UART_RX_instance|clkCount [12]))))

	.dataa(\UART_RX_instance|clkCount [12]),
	.datab(\UART_RX_instance|LessThan1~3_combout ),
	.datac(\UART_RX_instance|state.s_stopBit~regout ),
	.datad(\UART_RX_instance|Decoder0~9_combout ),
	.cin(gnd),
	.combout(\UART_RX_instance|state.s_stopBit~0_combout ),
	.cout());
// synopsys translate_off
defparam \UART_RX_instance|state.s_stopBit~0 .lut_mask = 16'hFFD0;
defparam \UART_RX_instance|state.s_stopBit~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X19_Y8_N21
cycloneii_lcell_ff \UART_RX_instance|state.s_stopBit (
	.clk(\CLK~clkctrl_outclk ),
	.datain(\UART_RX_instance|state.s_stopBit~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\UART_RX_instance|state.s_stopBit~regout ));

// Location: LCCOMB_X19_Y8_N18
cycloneii_lcell_comb \UART_RX_instance|Selector15~0 (
// Equation(s):
// \UART_RX_instance|Selector15~0_combout  = (\UART_RX_instance|dataIndex [1] & ((\UART_RX_instance|Selector19~0_combout ) # ((!\UART_RX_instance|dataIndex [0] & \UART_RX_instance|Decoder0~1_combout )))) # (!\UART_RX_instance|dataIndex [1] & 
// (\UART_RX_instance|dataIndex [0] & (\UART_RX_instance|Decoder0~1_combout )))

	.dataa(\UART_RX_instance|dataIndex [1]),
	.datab(\UART_RX_instance|dataIndex [0]),
	.datac(\UART_RX_instance|Decoder0~1_combout ),
	.datad(\UART_RX_instance|Selector19~0_combout ),
	.cin(gnd),
	.combout(\UART_RX_instance|Selector15~0_combout ),
	.cout());
// synopsys translate_off
defparam \UART_RX_instance|Selector15~0 .lut_mask = 16'hEA60;
defparam \UART_RX_instance|Selector15~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y8_N24
cycloneii_lcell_comb \UART_RX_instance|Selector15~1 (
// Equation(s):
// \UART_RX_instance|Selector15~1_combout  = (\UART_RX_instance|Selector15~0_combout ) # ((\UART_RX_instance|dataIndex [1] & ((\UART_RX_instance|state.s_startBit~regout ) # (\UART_RX_instance|state.s_stopBit~regout ))))

	.dataa(\UART_RX_instance|state.s_startBit~regout ),
	.datab(\UART_RX_instance|state.s_stopBit~regout ),
	.datac(\UART_RX_instance|dataIndex [1]),
	.datad(\UART_RX_instance|Selector15~0_combout ),
	.cin(gnd),
	.combout(\UART_RX_instance|Selector15~1_combout ),
	.cout());
// synopsys translate_off
defparam \UART_RX_instance|Selector15~1 .lut_mask = 16'hFFE0;
defparam \UART_RX_instance|Selector15~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X19_Y8_N25
cycloneii_lcell_ff \UART_RX_instance|dataIndex[1] (
	.clk(\CLK~clkctrl_outclk ),
	.datain(\UART_RX_instance|Selector15~1_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\UART_RX_instance|dataIndex [1]));

// Location: LCCOMB_X19_Y8_N28
cycloneii_lcell_comb \UART_RX_instance|Selector14~2 (
// Equation(s):
// \UART_RX_instance|Selector14~2_combout  = (\UART_RX_instance|dataIndex [0] & (\UART_RX_instance|dataIndex [2] $ (\UART_RX_instance|dataIndex [1])))

	.dataa(\UART_RX_instance|dataIndex [2]),
	.datab(vcc),
	.datac(\UART_RX_instance|dataIndex [1]),
	.datad(\UART_RX_instance|dataIndex [0]),
	.cin(gnd),
	.combout(\UART_RX_instance|Selector14~2_combout ),
	.cout());
// synopsys translate_off
defparam \UART_RX_instance|Selector14~2 .lut_mask = 16'h5A00;
defparam \UART_RX_instance|Selector14~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y8_N30
cycloneii_lcell_comb \UART_RX_instance|Selector14~1 (
// Equation(s):
// \UART_RX_instance|Selector14~1_combout  = (\UART_RX_instance|Selector14~0_combout  & (((\UART_RX_instance|LessThan1~3_combout ) # (!\UART_RX_instance|state.s_dataBits~regout )) # (!\UART_RX_instance|dataIndex [0]))) # 
// (!\UART_RX_instance|Selector14~0_combout  & (((\UART_RX_instance|state.s_dataBits~regout ))))

	.dataa(\UART_RX_instance|Selector14~0_combout ),
	.datab(\UART_RX_instance|dataIndex [0]),
	.datac(\UART_RX_instance|state.s_dataBits~regout ),
	.datad(\UART_RX_instance|LessThan1~3_combout ),
	.cin(gnd),
	.combout(\UART_RX_instance|Selector14~1_combout ),
	.cout());
// synopsys translate_off
defparam \UART_RX_instance|Selector14~1 .lut_mask = 16'hFA7A;
defparam \UART_RX_instance|Selector14~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y8_N6
cycloneii_lcell_comb \UART_RX_instance|Selector14~3 (
// Equation(s):
// \UART_RX_instance|Selector14~3_combout  = (\UART_RX_instance|Decoder0~1_combout  & ((\UART_RX_instance|Selector14~2_combout ) # ((\UART_RX_instance|dataIndex [2] & \UART_RX_instance|Selector14~1_combout )))) # (!\UART_RX_instance|Decoder0~1_combout  & 
// (((\UART_RX_instance|dataIndex [2] & \UART_RX_instance|Selector14~1_combout ))))

	.dataa(\UART_RX_instance|Decoder0~1_combout ),
	.datab(\UART_RX_instance|Selector14~2_combout ),
	.datac(\UART_RX_instance|dataIndex [2]),
	.datad(\UART_RX_instance|Selector14~1_combout ),
	.cin(gnd),
	.combout(\UART_RX_instance|Selector14~3_combout ),
	.cout());
// synopsys translate_off
defparam \UART_RX_instance|Selector14~3 .lut_mask = 16'hF888;
defparam \UART_RX_instance|Selector14~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X19_Y8_N7
cycloneii_lcell_ff \UART_RX_instance|dataIndex[2] (
	.clk(\CLK~clkctrl_outclk ),
	.datain(\UART_RX_instance|Selector14~3_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\UART_RX_instance|dataIndex [2]));

// Location: LCCOMB_X19_Y6_N10
cycloneii_lcell_comb \UART_RX_instance|Decoder0~2 (
// Equation(s):
// \UART_RX_instance|Decoder0~2_combout  = (!\UART_RX_instance|dataIndex [0] & (!\UART_RX_instance|dataIndex [2] & (!\UART_RX_instance|dataIndex [1] & \UART_RX_instance|Decoder0~1_combout )))

	.dataa(\UART_RX_instance|dataIndex [0]),
	.datab(\UART_RX_instance|dataIndex [2]),
	.datac(\UART_RX_instance|dataIndex [1]),
	.datad(\UART_RX_instance|Decoder0~1_combout ),
	.cin(gnd),
	.combout(\UART_RX_instance|Decoder0~2_combout ),
	.cout());
// synopsys translate_off
defparam \UART_RX_instance|Decoder0~2 .lut_mask = 16'h0100;
defparam \UART_RX_instance|Decoder0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y6_N16
cycloneii_lcell_comb \UART_RX_instance|data[0]~0 (
// Equation(s):
// \UART_RX_instance|data[0]~0_combout  = (\UART_RX_instance|Decoder0~2_combout  & (\RX_LINE~combout )) # (!\UART_RX_instance|Decoder0~2_combout  & ((\UART_RX_instance|data [0])))

	.dataa(vcc),
	.datab(\RX_LINE~combout ),
	.datac(\UART_RX_instance|data [0]),
	.datad(\UART_RX_instance|Decoder0~2_combout ),
	.cin(gnd),
	.combout(\UART_RX_instance|data[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \UART_RX_instance|data[0]~0 .lut_mask = 16'hCCF0;
defparam \UART_RX_instance|data[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X19_Y6_N17
cycloneii_lcell_ff \UART_RX_instance|data[0] (
	.clk(\CLK~clkctrl_outclk ),
	.datain(\UART_RX_instance|data[0]~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\UART_RX_instance|data [0]));

// Location: PIN_141,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \esc~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\esc~combout ),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(esc));
// synopsys translate_off
defparam \esc~I .input_async_reset = "none";
defparam \esc~I .input_power_up = "low";
defparam \esc~I .input_register_mode = "none";
defparam \esc~I .input_sync_reset = "none";
defparam \esc~I .oe_async_reset = "none";
defparam \esc~I .oe_power_up = "low";
defparam \esc~I .oe_register_mode = "none";
defparam \esc~I .oe_sync_reset = "none";
defparam \esc~I .operation_mode = "input";
defparam \esc~I .output_async_reset = "none";
defparam \esc~I .output_power_up = "low";
defparam \esc~I .output_register_mode = "none";
defparam \esc~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_139,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \lee~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\lee~combout ),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(lee));
// synopsys translate_off
defparam \lee~I .input_async_reset = "none";
defparam \lee~I .input_power_up = "low";
defparam \lee~I .input_register_mode = "none";
defparam \lee~I .input_sync_reset = "none";
defparam \lee~I .oe_async_reset = "none";
defparam \lee~I .oe_power_up = "low";
defparam \lee~I .oe_register_mode = "none";
defparam \lee~I .oe_sync_reset = "none";
defparam \lee~I .operation_mode = "input";
defparam \lee~I .output_async_reset = "none";
defparam \lee~I .output_power_up = "low";
defparam \lee~I .output_register_mode = "none";
defparam \lee~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X18_Y4_N22
cycloneii_lcell_comb \mem~64 (
// Equation(s):
// \mem~64_combout  = (\dir~combout [0] & (\dir~combout [1] & (\esc~combout  & !\lee~combout )))

	.dataa(\dir~combout [0]),
	.datab(\dir~combout [1]),
	.datac(\esc~combout ),
	.datad(\lee~combout ),
	.cin(gnd),
	.combout(\mem~64_combout ),
	.cout());
// synopsys translate_off
defparam \mem~64 .lut_mask = 16'h0080;
defparam \mem~64 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X18_Y4_N13
cycloneii_lcell_ff \mem~37 (
	.clk(\CLK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\UART_RX_instance|data [0]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem~64_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\mem~37_regout ));

// Location: LCCOMB_X18_Y4_N10
cycloneii_lcell_comb \mem~62 (
// Equation(s):
// \mem~62_combout  = (\dir~combout [0] & (!\dir~combout [1] & (\esc~combout  & !\lee~combout )))

	.dataa(\dir~combout [0]),
	.datab(\dir~combout [1]),
	.datac(\esc~combout ),
	.datad(\lee~combout ),
	.cin(gnd),
	.combout(\mem~62_combout ),
	.cout());
// synopsys translate_off
defparam \mem~62 .lut_mask = 16'h0020;
defparam \mem~62 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X20_Y4_N5
cycloneii_lcell_ff \mem~21 (
	.clk(\CLK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\UART_RX_instance|data [0]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem~62_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\mem~21_regout ));

// Location: LCCOMB_X19_Y4_N16
cycloneii_lcell_comb \mem~13feeder (
// Equation(s):
// \mem~13feeder_combout  = \UART_RX_instance|data [0]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\UART_RX_instance|data [0]),
	.cin(gnd),
	.combout(\mem~13feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mem~13feeder .lut_mask = 16'hFF00;
defparam \mem~13feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y4_N4
cycloneii_lcell_comb \mem~63 (
// Equation(s):
// \mem~63_combout  = (!\dir~combout [0] & (!\dir~combout [1] & (\esc~combout  & !\lee~combout )))

	.dataa(\dir~combout [0]),
	.datab(\dir~combout [1]),
	.datac(\esc~combout ),
	.datad(\lee~combout ),
	.cin(gnd),
	.combout(\mem~63_combout ),
	.cout());
// synopsys translate_off
defparam \mem~63 .lut_mask = 16'h0010;
defparam \mem~63 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X19_Y4_N17
cycloneii_lcell_ff \mem~13 (
	.clk(\CLK~clkctrl_outclk ),
	.datain(\mem~13feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~63_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\mem~13_regout ));

// Location: LCCOMB_X20_Y4_N4
cycloneii_lcell_comb \mem~45 (
// Equation(s):
// \mem~45_combout  = (\dir~combout [0] & ((\dir~combout [1]) # ((\mem~21_regout )))) # (!\dir~combout [0] & (!\dir~combout [1] & ((\mem~13_regout ))))

	.dataa(\dir~combout [0]),
	.datab(\dir~combout [1]),
	.datac(\mem~21_regout ),
	.datad(\mem~13_regout ),
	.cin(gnd),
	.combout(\mem~45_combout ),
	.cout());
// synopsys translate_off
defparam \mem~45 .lut_mask = 16'hB9A8;
defparam \mem~45 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y4_N12
cycloneii_lcell_comb \mem~46 (
// Equation(s):
// \mem~46_combout  = (\dir~combout [1] & ((\mem~45_combout  & ((\mem~37_regout ))) # (!\mem~45_combout  & (\mem~29_regout )))) # (!\dir~combout [1] & (((\mem~45_combout ))))

	.dataa(\mem~29_regout ),
	.datab(\dir~combout [1]),
	.datac(\mem~37_regout ),
	.datad(\mem~45_combout ),
	.cin(gnd),
	.combout(\mem~46_combout ),
	.cout());
// synopsys translate_off
defparam \mem~46 .lut_mask = 16'hF388;
defparam \mem~46 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y4_N24
cycloneii_lcell_comb \Mux33~0 (
// Equation(s):
// \Mux33~0_combout  = (!\dir~combout [1] & (!\dir~combout [0] & \mem~46_combout ))

	.dataa(vcc),
	.datab(\dir~combout [1]),
	.datac(\dir~combout [0]),
	.datad(\mem~46_combout ),
	.cin(gnd),
	.combout(\Mux33~0_combout ),
	.cout());
// synopsys translate_off
defparam \Mux33~0 .lut_mask = 16'h0300;
defparam \Mux33~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X18_Y4_N25
cycloneii_lcell_ff \LEDS[0]~reg0 (
	.clk(\CLK~clkctrl_outclk ),
	.datain(\Mux33~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\lee~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\LEDS[0]~reg0_regout ));

// Location: LCCOMB_X19_Y6_N12
cycloneii_lcell_comb \UART_RX_instance|Decoder0~3 (
// Equation(s):
// \UART_RX_instance|Decoder0~3_combout  = (\UART_RX_instance|dataIndex [0] & (!\UART_RX_instance|dataIndex [2] & (!\UART_RX_instance|dataIndex [1] & \UART_RX_instance|Decoder0~1_combout )))

	.dataa(\UART_RX_instance|dataIndex [0]),
	.datab(\UART_RX_instance|dataIndex [2]),
	.datac(\UART_RX_instance|dataIndex [1]),
	.datad(\UART_RX_instance|Decoder0~1_combout ),
	.cin(gnd),
	.combout(\UART_RX_instance|Decoder0~3_combout ),
	.cout());
// synopsys translate_off
defparam \UART_RX_instance|Decoder0~3 .lut_mask = 16'h0200;
defparam \UART_RX_instance|Decoder0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y6_N22
cycloneii_lcell_comb \UART_RX_instance|data[1]~1 (
// Equation(s):
// \UART_RX_instance|data[1]~1_combout  = (\UART_RX_instance|Decoder0~3_combout  & (\RX_LINE~combout )) # (!\UART_RX_instance|Decoder0~3_combout  & ((\UART_RX_instance|data [1])))

	.dataa(vcc),
	.datab(\RX_LINE~combout ),
	.datac(\UART_RX_instance|data [1]),
	.datad(\UART_RX_instance|Decoder0~3_combout ),
	.cin(gnd),
	.combout(\UART_RX_instance|data[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \UART_RX_instance|data[1]~1 .lut_mask = 16'hCCF0;
defparam \UART_RX_instance|data[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X19_Y6_N23
cycloneii_lcell_ff \UART_RX_instance|data[1] (
	.clk(\CLK~clkctrl_outclk ),
	.datain(\UART_RX_instance|data[1]~1_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\UART_RX_instance|data [1]));

// Location: LCFF_X20_Y4_N19
cycloneii_lcell_ff \mem~22 (
	.clk(\CLK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\UART_RX_instance|data [1]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem~62_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\mem~22_regout ));

// Location: LCFF_X20_Y4_N21
cycloneii_lcell_ff \mem~38 (
	.clk(\CLK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\UART_RX_instance|data [1]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem~64_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\mem~38_regout ));

// Location: LCCOMB_X18_Y4_N16
cycloneii_lcell_comb \mem~61 (
// Equation(s):
// \mem~61_combout  = (!\dir~combout [0] & (\dir~combout [1] & (\esc~combout  & !\lee~combout )))

	.dataa(\dir~combout [0]),
	.datab(\dir~combout [1]),
	.datac(\esc~combout ),
	.datad(\lee~combout ),
	.cin(gnd),
	.combout(\mem~61_combout ),
	.cout());
// synopsys translate_off
defparam \mem~61 .lut_mask = 16'h0040;
defparam \mem~61 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X19_Y4_N15
cycloneii_lcell_ff \mem~30 (
	.clk(\CLK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\UART_RX_instance|data [1]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem~61_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\mem~30_regout ));

// Location: LCFF_X19_Y4_N5
cycloneii_lcell_ff \mem~14 (
	.clk(\CLK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\UART_RX_instance|data [1]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem~63_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\mem~14_regout ));

// Location: LCCOMB_X19_Y4_N14
cycloneii_lcell_comb \mem~47 (
// Equation(s):
// \mem~47_combout  = (\dir~combout [1] & ((\dir~combout [0]) # ((\mem~30_regout )))) # (!\dir~combout [1] & (!\dir~combout [0] & ((\mem~14_regout ))))

	.dataa(\dir~combout [1]),
	.datab(\dir~combout [0]),
	.datac(\mem~30_regout ),
	.datad(\mem~14_regout ),
	.cin(gnd),
	.combout(\mem~47_combout ),
	.cout());
// synopsys translate_off
defparam \mem~47 .lut_mask = 16'hB9A8;
defparam \mem~47 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y4_N20
cycloneii_lcell_comb \mem~48 (
// Equation(s):
// \mem~48_combout  = (\dir~combout [0] & ((\mem~47_combout  & ((\mem~38_regout ))) # (!\mem~47_combout  & (\mem~22_regout )))) # (!\dir~combout [0] & (((\mem~47_combout ))))

	.dataa(\dir~combout [0]),
	.datab(\mem~22_regout ),
	.datac(\mem~38_regout ),
	.datad(\mem~47_combout ),
	.cin(gnd),
	.combout(\mem~48_combout ),
	.cout());
// synopsys translate_off
defparam \mem~48 .lut_mask = 16'hF588;
defparam \mem~48 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y4_N18
cycloneii_lcell_comb \Mux32~0 (
// Equation(s):
// \Mux32~0_combout  = (!\dir~combout [1] & (!\dir~combout [0] & \mem~48_combout ))

	.dataa(vcc),
	.datab(\dir~combout [1]),
	.datac(\dir~combout [0]),
	.datad(\mem~48_combout ),
	.cin(gnd),
	.combout(\Mux32~0_combout ),
	.cout());
// synopsys translate_off
defparam \Mux32~0 .lut_mask = 16'h0300;
defparam \Mux32~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X18_Y4_N19
cycloneii_lcell_ff \LEDS[1]~reg0 (
	.clk(\CLK~clkctrl_outclk ),
	.datain(\Mux32~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\lee~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\LEDS[1]~reg0_regout ));

// Location: LCCOMB_X19_Y6_N18
cycloneii_lcell_comb \UART_RX_instance|Decoder0~4 (
// Equation(s):
// \UART_RX_instance|Decoder0~4_combout  = (!\UART_RX_instance|dataIndex [0] & (!\UART_RX_instance|dataIndex [2] & (\UART_RX_instance|dataIndex [1] & \UART_RX_instance|Decoder0~1_combout )))

	.dataa(\UART_RX_instance|dataIndex [0]),
	.datab(\UART_RX_instance|dataIndex [2]),
	.datac(\UART_RX_instance|dataIndex [1]),
	.datad(\UART_RX_instance|Decoder0~1_combout ),
	.cin(gnd),
	.combout(\UART_RX_instance|Decoder0~4_combout ),
	.cout());
// synopsys translate_off
defparam \UART_RX_instance|Decoder0~4 .lut_mask = 16'h1000;
defparam \UART_RX_instance|Decoder0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y6_N20
cycloneii_lcell_comb \UART_RX_instance|data[2]~2 (
// Equation(s):
// \UART_RX_instance|data[2]~2_combout  = (\UART_RX_instance|Decoder0~4_combout  & (\RX_LINE~combout )) # (!\UART_RX_instance|Decoder0~4_combout  & ((\UART_RX_instance|data [2])))

	.dataa(vcc),
	.datab(\RX_LINE~combout ),
	.datac(\UART_RX_instance|data [2]),
	.datad(\UART_RX_instance|Decoder0~4_combout ),
	.cin(gnd),
	.combout(\UART_RX_instance|data[2]~2_combout ),
	.cout());
// synopsys translate_off
defparam \UART_RX_instance|data[2]~2 .lut_mask = 16'hCCF0;
defparam \UART_RX_instance|data[2]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X19_Y6_N21
cycloneii_lcell_ff \UART_RX_instance|data[2] (
	.clk(\CLK~clkctrl_outclk ),
	.datain(\UART_RX_instance|data[2]~2_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\UART_RX_instance|data [2]));

// Location: LCFF_X20_Y4_N25
cycloneii_lcell_ff \mem~39 (
	.clk(\CLK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\UART_RX_instance|data [2]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem~64_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\mem~39_regout ));

// Location: LCFF_X20_Y4_N27
cycloneii_lcell_ff \mem~23 (
	.clk(\CLK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\UART_RX_instance|data [2]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem~62_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\mem~23_regout ));

// Location: LCFF_X19_Y4_N29
cycloneii_lcell_ff \mem~15 (
	.clk(\CLK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\UART_RX_instance|data [2]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem~63_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\mem~15_regout ));

// Location: LCCOMB_X20_Y4_N26
cycloneii_lcell_comb \mem~49 (
// Equation(s):
// \mem~49_combout  = (\dir~combout [0] & ((\dir~combout [1]) # ((\mem~23_regout )))) # (!\dir~combout [0] & (!\dir~combout [1] & ((\mem~15_regout ))))

	.dataa(\dir~combout [0]),
	.datab(\dir~combout [1]),
	.datac(\mem~23_regout ),
	.datad(\mem~15_regout ),
	.cin(gnd),
	.combout(\mem~49_combout ),
	.cout());
// synopsys translate_off
defparam \mem~49 .lut_mask = 16'hB9A8;
defparam \mem~49 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y4_N24
cycloneii_lcell_comb \mem~50 (
// Equation(s):
// \mem~50_combout  = (\dir~combout [1] & ((\mem~49_combout  & ((\mem~39_regout ))) # (!\mem~49_combout  & (\mem~31_regout )))) # (!\dir~combout [1] & (((\mem~49_combout ))))

	.dataa(\mem~31_regout ),
	.datab(\dir~combout [1]),
	.datac(\mem~39_regout ),
	.datad(\mem~49_combout ),
	.cin(gnd),
	.combout(\mem~50_combout ),
	.cout());
// synopsys translate_off
defparam \mem~50 .lut_mask = 16'hF388;
defparam \mem~50 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y4_N4
cycloneii_lcell_comb \Mux31~0 (
// Equation(s):
// \Mux31~0_combout  = (!\dir~combout [0] & (!\dir~combout [1] & \mem~50_combout ))

	.dataa(vcc),
	.datab(\dir~combout [0]),
	.datac(\dir~combout [1]),
	.datad(\mem~50_combout ),
	.cin(gnd),
	.combout(\Mux31~0_combout ),
	.cout());
// synopsys translate_off
defparam \Mux31~0 .lut_mask = 16'h0300;
defparam \Mux31~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X21_Y4_N5
cycloneii_lcell_ff \LEDS[2]~reg0 (
	.clk(\CLK~clkctrl_outclk ),
	.datain(\Mux31~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\lee~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\LEDS[2]~reg0_regout ));

// Location: LCCOMB_X19_Y6_N0
cycloneii_lcell_comb \UART_RX_instance|Decoder0~5 (
// Equation(s):
// \UART_RX_instance|Decoder0~5_combout  = (\UART_RX_instance|dataIndex [0] & (!\UART_RX_instance|dataIndex [2] & (\UART_RX_instance|dataIndex [1] & \UART_RX_instance|Decoder0~1_combout )))

	.dataa(\UART_RX_instance|dataIndex [0]),
	.datab(\UART_RX_instance|dataIndex [2]),
	.datac(\UART_RX_instance|dataIndex [1]),
	.datad(\UART_RX_instance|Decoder0~1_combout ),
	.cin(gnd),
	.combout(\UART_RX_instance|Decoder0~5_combout ),
	.cout());
// synopsys translate_off
defparam \UART_RX_instance|Decoder0~5 .lut_mask = 16'h2000;
defparam \UART_RX_instance|Decoder0~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y6_N14
cycloneii_lcell_comb \UART_RX_instance|data[3]~3 (
// Equation(s):
// \UART_RX_instance|data[3]~3_combout  = (\UART_RX_instance|Decoder0~5_combout  & (\RX_LINE~combout )) # (!\UART_RX_instance|Decoder0~5_combout  & ((\UART_RX_instance|data [3])))

	.dataa(vcc),
	.datab(\RX_LINE~combout ),
	.datac(\UART_RX_instance|data [3]),
	.datad(\UART_RX_instance|Decoder0~5_combout ),
	.cin(gnd),
	.combout(\UART_RX_instance|data[3]~3_combout ),
	.cout());
// synopsys translate_off
defparam \UART_RX_instance|data[3]~3 .lut_mask = 16'hCCF0;
defparam \UART_RX_instance|data[3]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X19_Y6_N15
cycloneii_lcell_ff \UART_RX_instance|data[3] (
	.clk(\CLK~clkctrl_outclk ),
	.datain(\UART_RX_instance|data[3]~3_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\UART_RX_instance|data [3]));

// Location: LCFF_X20_Y4_N1
cycloneii_lcell_ff \mem~40 (
	.clk(\CLK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\UART_RX_instance|data [3]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem~64_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\mem~40_regout ));

// Location: LCFF_X20_Y4_N15
cycloneii_lcell_ff \mem~24 (
	.clk(\CLK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\UART_RX_instance|data [3]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem~62_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\mem~24_regout ));

// Location: LCFF_X19_Y4_N3
cycloneii_lcell_ff \mem~32 (
	.clk(\CLK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\UART_RX_instance|data [3]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem~61_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\mem~32_regout ));

// Location: LCFF_X19_Y4_N13
cycloneii_lcell_ff \mem~16 (
	.clk(\CLK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\UART_RX_instance|data [3]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem~63_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\mem~16_regout ));

// Location: LCCOMB_X19_Y4_N2
cycloneii_lcell_comb \mem~51 (
// Equation(s):
// \mem~51_combout  = (\dir~combout [1] & ((\dir~combout [0]) # ((\mem~32_regout )))) # (!\dir~combout [1] & (!\dir~combout [0] & ((\mem~16_regout ))))

	.dataa(\dir~combout [1]),
	.datab(\dir~combout [0]),
	.datac(\mem~32_regout ),
	.datad(\mem~16_regout ),
	.cin(gnd),
	.combout(\mem~51_combout ),
	.cout());
// synopsys translate_off
defparam \mem~51 .lut_mask = 16'hB9A8;
defparam \mem~51 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y4_N14
cycloneii_lcell_comb \mem~52 (
// Equation(s):
// \mem~52_combout  = (\dir~combout [0] & ((\mem~51_combout  & (\mem~40_regout )) # (!\mem~51_combout  & ((\mem~24_regout ))))) # (!\dir~combout [0] & (((\mem~51_combout ))))

	.dataa(\dir~combout [0]),
	.datab(\mem~40_regout ),
	.datac(\mem~24_regout ),
	.datad(\mem~51_combout ),
	.cin(gnd),
	.combout(\mem~52_combout ),
	.cout());
// synopsys translate_off
defparam \mem~52 .lut_mask = 16'hDDA0;
defparam \mem~52 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y4_N30
cycloneii_lcell_comb \Mux30~0 (
// Equation(s):
// \Mux30~0_combout  = (!\dir~combout [0] & (!\dir~combout [1] & \mem~52_combout ))

	.dataa(vcc),
	.datab(\dir~combout [0]),
	.datac(\dir~combout [1]),
	.datad(\mem~52_combout ),
	.cin(gnd),
	.combout(\Mux30~0_combout ),
	.cout());
// synopsys translate_off
defparam \Mux30~0 .lut_mask = 16'h0300;
defparam \Mux30~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X21_Y4_N31
cycloneii_lcell_ff \LEDS[3]~reg0 (
	.clk(\CLK~clkctrl_outclk ),
	.datain(\Mux30~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\lee~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\LEDS[3]~reg0_regout ));

// Location: LCCOMB_X19_Y6_N2
cycloneii_lcell_comb \UART_RX_instance|Decoder0~6 (
// Equation(s):
// \UART_RX_instance|Decoder0~6_combout  = (!\UART_RX_instance|dataIndex [0] & (\UART_RX_instance|dataIndex [2] & (!\UART_RX_instance|dataIndex [1] & \UART_RX_instance|Decoder0~1_combout )))

	.dataa(\UART_RX_instance|dataIndex [0]),
	.datab(\UART_RX_instance|dataIndex [2]),
	.datac(\UART_RX_instance|dataIndex [1]),
	.datad(\UART_RX_instance|Decoder0~1_combout ),
	.cin(gnd),
	.combout(\UART_RX_instance|Decoder0~6_combout ),
	.cout());
// synopsys translate_off
defparam \UART_RX_instance|Decoder0~6 .lut_mask = 16'h0400;
defparam \UART_RX_instance|Decoder0~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y6_N4
cycloneii_lcell_comb \UART_RX_instance|data[4]~4 (
// Equation(s):
// \UART_RX_instance|data[4]~4_combout  = (\UART_RX_instance|Decoder0~6_combout  & (\RX_LINE~combout )) # (!\UART_RX_instance|Decoder0~6_combout  & ((\UART_RX_instance|data [4])))

	.dataa(vcc),
	.datab(\RX_LINE~combout ),
	.datac(\UART_RX_instance|data [4]),
	.datad(\UART_RX_instance|Decoder0~6_combout ),
	.cin(gnd),
	.combout(\UART_RX_instance|data[4]~4_combout ),
	.cout());
// synopsys translate_off
defparam \UART_RX_instance|data[4]~4 .lut_mask = 16'hCCF0;
defparam \UART_RX_instance|data[4]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X19_Y6_N5
cycloneii_lcell_ff \UART_RX_instance|data[4] (
	.clk(\CLK~clkctrl_outclk ),
	.datain(\UART_RX_instance|data[4]~4_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\UART_RX_instance|data [4]));

// Location: LCCOMB_X21_Y4_N14
cycloneii_lcell_comb \mem~41feeder (
// Equation(s):
// \mem~41feeder_combout  = \UART_RX_instance|data [4]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\UART_RX_instance|data [4]),
	.cin(gnd),
	.combout(\mem~41feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mem~41feeder .lut_mask = 16'hFF00;
defparam \mem~41feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X21_Y4_N15
cycloneii_lcell_ff \mem~41 (
	.clk(\CLK~clkctrl_outclk ),
	.datain(\mem~41feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~64_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\mem~41_regout ));

// Location: LCFF_X21_Y6_N27
cycloneii_lcell_ff \mem~33 (
	.clk(\CLK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\UART_RX_instance|data [4]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem~61_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\mem~33_regout ));

// Location: LCFF_X20_Y4_N3
cycloneii_lcell_ff \mem~25 (
	.clk(\CLK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\UART_RX_instance|data [4]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem~62_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\mem~25_regout ));

// Location: LCCOMB_X19_Y4_N26
cycloneii_lcell_comb \mem~17feeder (
// Equation(s):
// \mem~17feeder_combout  = \UART_RX_instance|data [4]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\UART_RX_instance|data [4]),
	.cin(gnd),
	.combout(\mem~17feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mem~17feeder .lut_mask = 16'hFF00;
defparam \mem~17feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X19_Y4_N27
cycloneii_lcell_ff \mem~17 (
	.clk(\CLK~clkctrl_outclk ),
	.datain(\mem~17feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~63_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\mem~17_regout ));

// Location: LCCOMB_X20_Y4_N2
cycloneii_lcell_comb \mem~53 (
// Equation(s):
// \mem~53_combout  = (\dir~combout [0] & ((\dir~combout [1]) # ((\mem~25_regout )))) # (!\dir~combout [0] & (!\dir~combout [1] & ((\mem~17_regout ))))

	.dataa(\dir~combout [0]),
	.datab(\dir~combout [1]),
	.datac(\mem~25_regout ),
	.datad(\mem~17_regout ),
	.cin(gnd),
	.combout(\mem~53_combout ),
	.cout());
// synopsys translate_off
defparam \mem~53 .lut_mask = 16'hB9A8;
defparam \mem~53 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y6_N26
cycloneii_lcell_comb \mem~54 (
// Equation(s):
// \mem~54_combout  = (\dir~combout [1] & ((\mem~53_combout  & (\mem~41_regout )) # (!\mem~53_combout  & ((\mem~33_regout ))))) # (!\dir~combout [1] & (((\mem~53_combout ))))

	.dataa(\dir~combout [1]),
	.datab(\mem~41_regout ),
	.datac(\mem~33_regout ),
	.datad(\mem~53_combout ),
	.cin(gnd),
	.combout(\mem~54_combout ),
	.cout());
// synopsys translate_off
defparam \mem~54 .lut_mask = 16'hDDA0;
defparam \mem~54 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y6_N16
cycloneii_lcell_comb \Mux29~0 (
// Equation(s):
// \Mux29~0_combout  = (!\dir~combout [0] & (!\dir~combout [1] & \mem~54_combout ))

	.dataa(vcc),
	.datab(\dir~combout [0]),
	.datac(\dir~combout [1]),
	.datad(\mem~54_combout ),
	.cin(gnd),
	.combout(\Mux29~0_combout ),
	.cout());
// synopsys translate_off
defparam \Mux29~0 .lut_mask = 16'h0300;
defparam \Mux29~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X21_Y6_N17
cycloneii_lcell_ff \LEDS[4]~reg0 (
	.clk(\CLK~clkctrl_outclk ),
	.datain(\Mux29~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\lee~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\LEDS[4]~reg0_regout ));

// Location: LCCOMB_X19_Y6_N28
cycloneii_lcell_comb \UART_RX_instance|Decoder0~7 (
// Equation(s):
// \UART_RX_instance|Decoder0~7_combout  = (\UART_RX_instance|dataIndex [0] & (\UART_RX_instance|dataIndex [2] & (!\UART_RX_instance|dataIndex [1] & \UART_RX_instance|Decoder0~1_combout )))

	.dataa(\UART_RX_instance|dataIndex [0]),
	.datab(\UART_RX_instance|dataIndex [2]),
	.datac(\UART_RX_instance|dataIndex [1]),
	.datad(\UART_RX_instance|Decoder0~1_combout ),
	.cin(gnd),
	.combout(\UART_RX_instance|Decoder0~7_combout ),
	.cout());
// synopsys translate_off
defparam \UART_RX_instance|Decoder0~7 .lut_mask = 16'h0800;
defparam \UART_RX_instance|Decoder0~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y6_N30
cycloneii_lcell_comb \UART_RX_instance|data[5]~5 (
// Equation(s):
// \UART_RX_instance|data[5]~5_combout  = (\UART_RX_instance|Decoder0~7_combout  & (\RX_LINE~combout )) # (!\UART_RX_instance|Decoder0~7_combout  & ((\UART_RX_instance|data [5])))

	.dataa(vcc),
	.datab(\RX_LINE~combout ),
	.datac(\UART_RX_instance|data [5]),
	.datad(\UART_RX_instance|Decoder0~7_combout ),
	.cin(gnd),
	.combout(\UART_RX_instance|data[5]~5_combout ),
	.cout());
// synopsys translate_off
defparam \UART_RX_instance|data[5]~5 .lut_mask = 16'hCCF0;
defparam \UART_RX_instance|data[5]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X19_Y6_N31
cycloneii_lcell_ff \UART_RX_instance|data[5] (
	.clk(\CLK~clkctrl_outclk ),
	.datain(\UART_RX_instance|data[5]~5_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\UART_RX_instance|data [5]));

// Location: LCFF_X20_Y4_N23
cycloneii_lcell_ff \mem~42 (
	.clk(\CLK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\UART_RX_instance|data [5]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem~64_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\mem~42_regout ));

// Location: LCFF_X20_Y4_N13
cycloneii_lcell_ff \mem~26 (
	.clk(\CLK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\UART_RX_instance|data [5]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem~62_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\mem~26_regout ));

// Location: LCFF_X19_Y4_N9
cycloneii_lcell_ff \mem~34 (
	.clk(\CLK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\UART_RX_instance|data [5]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem~61_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\mem~34_regout ));

// Location: LCFF_X19_Y4_N19
cycloneii_lcell_ff \mem~18 (
	.clk(\CLK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\UART_RX_instance|data [5]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem~63_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\mem~18_regout ));

// Location: LCCOMB_X19_Y4_N8
cycloneii_lcell_comb \mem~55 (
// Equation(s):
// \mem~55_combout  = (\dir~combout [1] & ((\dir~combout [0]) # ((\mem~34_regout )))) # (!\dir~combout [1] & (!\dir~combout [0] & ((\mem~18_regout ))))

	.dataa(\dir~combout [1]),
	.datab(\dir~combout [0]),
	.datac(\mem~34_regout ),
	.datad(\mem~18_regout ),
	.cin(gnd),
	.combout(\mem~55_combout ),
	.cout());
// synopsys translate_off
defparam \mem~55 .lut_mask = 16'hB9A8;
defparam \mem~55 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y4_N12
cycloneii_lcell_comb \mem~56 (
// Equation(s):
// \mem~56_combout  = (\dir~combout [0] & ((\mem~55_combout  & (\mem~42_regout )) # (!\mem~55_combout  & ((\mem~26_regout ))))) # (!\dir~combout [0] & (((\mem~55_combout ))))

	.dataa(\dir~combout [0]),
	.datab(\mem~42_regout ),
	.datac(\mem~26_regout ),
	.datad(\mem~55_combout ),
	.cin(gnd),
	.combout(\mem~56_combout ),
	.cout());
// synopsys translate_off
defparam \mem~56 .lut_mask = 16'hDDA0;
defparam \mem~56 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y4_N16
cycloneii_lcell_comb \Mux28~0 (
// Equation(s):
// \Mux28~0_combout  = (!\dir~combout [0] & (!\dir~combout [1] & \mem~56_combout ))

	.dataa(vcc),
	.datab(\dir~combout [0]),
	.datac(\dir~combout [1]),
	.datad(\mem~56_combout ),
	.cin(gnd),
	.combout(\Mux28~0_combout ),
	.cout());
// synopsys translate_off
defparam \Mux28~0 .lut_mask = 16'h0300;
defparam \Mux28~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X21_Y4_N17
cycloneii_lcell_ff \LEDS[5]~reg0 (
	.clk(\CLK~clkctrl_outclk ),
	.datain(\Mux28~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\lee~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\LEDS[5]~reg0_regout ));

// Location: LCCOMB_X19_Y6_N26
cycloneii_lcell_comb \UART_RX_instance|Decoder0~8 (
// Equation(s):
// \UART_RX_instance|Decoder0~8_combout  = (!\UART_RX_instance|dataIndex [0] & (\UART_RX_instance|dataIndex [2] & (\UART_RX_instance|dataIndex [1] & \UART_RX_instance|Decoder0~1_combout )))

	.dataa(\UART_RX_instance|dataIndex [0]),
	.datab(\UART_RX_instance|dataIndex [2]),
	.datac(\UART_RX_instance|dataIndex [1]),
	.datad(\UART_RX_instance|Decoder0~1_combout ),
	.cin(gnd),
	.combout(\UART_RX_instance|Decoder0~8_combout ),
	.cout());
// synopsys translate_off
defparam \UART_RX_instance|Decoder0~8 .lut_mask = 16'h4000;
defparam \UART_RX_instance|Decoder0~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y6_N24
cycloneii_lcell_comb \UART_RX_instance|data[6]~6 (
// Equation(s):
// \UART_RX_instance|data[6]~6_combout  = (\UART_RX_instance|Decoder0~8_combout  & (\RX_LINE~combout )) # (!\UART_RX_instance|Decoder0~8_combout  & ((\UART_RX_instance|data [6])))

	.dataa(vcc),
	.datab(\RX_LINE~combout ),
	.datac(\UART_RX_instance|data [6]),
	.datad(\UART_RX_instance|Decoder0~8_combout ),
	.cin(gnd),
	.combout(\UART_RX_instance|data[6]~6_combout ),
	.cout());
// synopsys translate_off
defparam \UART_RX_instance|data[6]~6 .lut_mask = 16'hCCF0;
defparam \UART_RX_instance|data[6]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X19_Y6_N25
cycloneii_lcell_ff \UART_RX_instance|data[6] (
	.clk(\CLK~clkctrl_outclk ),
	.datain(\UART_RX_instance|data[6]~6_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\UART_RX_instance|data [6]));

// Location: LCFF_X18_Y4_N31
cycloneii_lcell_ff \mem~43 (
	.clk(\CLK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\UART_RX_instance|data [6]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem~64_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\mem~43_regout ));

// Location: LCFF_X20_Y4_N29
cycloneii_lcell_ff \mem~27 (
	.clk(\CLK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\UART_RX_instance|data [6]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem~62_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\mem~27_regout ));

// Location: LCCOMB_X19_Y4_N24
cycloneii_lcell_comb \mem~19feeder (
// Equation(s):
// \mem~19feeder_combout  = \UART_RX_instance|data [6]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\UART_RX_instance|data [6]),
	.cin(gnd),
	.combout(\mem~19feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mem~19feeder .lut_mask = 16'hFF00;
defparam \mem~19feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X19_Y4_N25
cycloneii_lcell_ff \mem~19 (
	.clk(\CLK~clkctrl_outclk ),
	.datain(\mem~19feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~63_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\mem~19_regout ));

// Location: LCCOMB_X20_Y4_N28
cycloneii_lcell_comb \mem~57 (
// Equation(s):
// \mem~57_combout  = (\dir~combout [0] & ((\dir~combout [1]) # ((\mem~27_regout )))) # (!\dir~combout [0] & (!\dir~combout [1] & ((\mem~19_regout ))))

	.dataa(\dir~combout [0]),
	.datab(\dir~combout [1]),
	.datac(\mem~27_regout ),
	.datad(\mem~19_regout ),
	.cin(gnd),
	.combout(\mem~57_combout ),
	.cout());
// synopsys translate_off
defparam \mem~57 .lut_mask = 16'hB9A8;
defparam \mem~57 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y4_N30
cycloneii_lcell_comb \mem~58 (
// Equation(s):
// \mem~58_combout  = (\dir~combout [1] & ((\mem~57_combout  & ((\mem~43_regout ))) # (!\mem~57_combout  & (\mem~35_regout )))) # (!\dir~combout [1] & (((\mem~57_combout ))))

	.dataa(\mem~35_regout ),
	.datab(\dir~combout [1]),
	.datac(\mem~43_regout ),
	.datad(\mem~57_combout ),
	.cin(gnd),
	.combout(\mem~58_combout ),
	.cout());
// synopsys translate_off
defparam \mem~58 .lut_mask = 16'hF388;
defparam \mem~58 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y4_N20
cycloneii_lcell_comb \Mux27~0 (
// Equation(s):
// \Mux27~0_combout  = (!\dir~combout [1] & (!\dir~combout [0] & \mem~58_combout ))

	.dataa(vcc),
	.datab(\dir~combout [1]),
	.datac(\dir~combout [0]),
	.datad(\mem~58_combout ),
	.cin(gnd),
	.combout(\Mux27~0_combout ),
	.cout());
// synopsys translate_off
defparam \Mux27~0 .lut_mask = 16'h0300;
defparam \Mux27~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X18_Y4_N21
cycloneii_lcell_ff \LEDS[6]~reg0 (
	.clk(\CLK~clkctrl_outclk ),
	.datain(\Mux27~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\lee~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\LEDS[6]~reg0_regout ));

// Location: LCCOMB_X19_Y8_N4
cycloneii_lcell_comb \UART_RX_instance|data[7]~7 (
// Equation(s):
// \UART_RX_instance|data[7]~7_combout  = (\UART_RX_instance|Decoder0~9_combout  & (\RX_LINE~combout )) # (!\UART_RX_instance|Decoder0~9_combout  & ((\UART_RX_instance|data [7])))

	.dataa(\RX_LINE~combout ),
	.datab(vcc),
	.datac(\UART_RX_instance|data [7]),
	.datad(\UART_RX_instance|Decoder0~9_combout ),
	.cin(gnd),
	.combout(\UART_RX_instance|data[7]~7_combout ),
	.cout());
// synopsys translate_off
defparam \UART_RX_instance|data[7]~7 .lut_mask = 16'hAAF0;
defparam \UART_RX_instance|data[7]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X19_Y8_N5
cycloneii_lcell_ff \UART_RX_instance|data[7] (
	.clk(\CLK~clkctrl_outclk ),
	.datain(\UART_RX_instance|data[7]~7_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\UART_RX_instance|data [7]));

// Location: LCFF_X20_Y4_N31
cycloneii_lcell_ff \mem~28 (
	.clk(\CLK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\UART_RX_instance|data [7]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem~62_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\mem~28_regout ));

// Location: LCFF_X20_Y4_N17
cycloneii_lcell_ff \mem~44 (
	.clk(\CLK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\UART_RX_instance|data [7]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem~64_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\mem~44_regout ));

// Location: LCFF_X19_Y4_N11
cycloneii_lcell_ff \mem~36 (
	.clk(\CLK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\UART_RX_instance|data [7]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem~61_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\mem~36_regout ));

// Location: LCFF_X19_Y4_N1
cycloneii_lcell_ff \mem~20 (
	.clk(\CLK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\UART_RX_instance|data [7]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem~63_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\mem~20_regout ));

// Location: LCCOMB_X19_Y4_N10
cycloneii_lcell_comb \mem~59 (
// Equation(s):
// \mem~59_combout  = (\dir~combout [1] & ((\dir~combout [0]) # ((\mem~36_regout )))) # (!\dir~combout [1] & (!\dir~combout [0] & ((\mem~20_regout ))))

	.dataa(\dir~combout [1]),
	.datab(\dir~combout [0]),
	.datac(\mem~36_regout ),
	.datad(\mem~20_regout ),
	.cin(gnd),
	.combout(\mem~59_combout ),
	.cout());
// synopsys translate_off
defparam \mem~59 .lut_mask = 16'hB9A8;
defparam \mem~59 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y4_N16
cycloneii_lcell_comb \mem~60 (
// Equation(s):
// \mem~60_combout  = (\dir~combout [0] & ((\mem~59_combout  & ((\mem~44_regout ))) # (!\mem~59_combout  & (\mem~28_regout )))) # (!\dir~combout [0] & (((\mem~59_combout ))))

	.dataa(\dir~combout [0]),
	.datab(\mem~28_regout ),
	.datac(\mem~44_regout ),
	.datad(\mem~59_combout ),
	.cin(gnd),
	.combout(\mem~60_combout ),
	.cout());
// synopsys translate_off
defparam \mem~60 .lut_mask = 16'hF588;
defparam \mem~60 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y4_N10
cycloneii_lcell_comb \Mux26~0 (
// Equation(s):
// \Mux26~0_combout  = (!\dir~combout [0] & (!\dir~combout [1] & \mem~60_combout ))

	.dataa(vcc),
	.datab(\dir~combout [0]),
	.datac(\dir~combout [1]),
	.datad(\mem~60_combout ),
	.cin(gnd),
	.combout(\Mux26~0_combout ),
	.cout());
// synopsys translate_off
defparam \Mux26~0 .lut_mask = 16'h0300;
defparam \Mux26~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X21_Y4_N11
cycloneii_lcell_ff \LEDS[7]~reg0 (
	.clk(\CLK~clkctrl_outclk ),
	.datain(\Mux26~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\lee~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\LEDS[7]~reg0_regout ));

// Location: LCCOMB_X18_Y4_N6
cycloneii_lcell_comb \Mux25~0 (
// Equation(s):
// \Mux25~0_combout  = (!\dir~combout [1] & (\dir~combout [0] & \mem~46_combout ))

	.dataa(vcc),
	.datab(\dir~combout [1]),
	.datac(\dir~combout [0]),
	.datad(\mem~46_combout ),
	.cin(gnd),
	.combout(\Mux25~0_combout ),
	.cout());
// synopsys translate_off
defparam \Mux25~0 .lut_mask = 16'h3000;
defparam \Mux25~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X18_Y4_N7
cycloneii_lcell_ff \LEDS[8]~reg0 (
	.clk(\CLK~clkctrl_outclk ),
	.datain(\Mux25~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\lee~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\LEDS[8]~reg0_regout ));

// Location: LCCOMB_X18_Y4_N28
cycloneii_lcell_comb \Mux24~0 (
// Equation(s):
// \Mux24~0_combout  = (!\dir~combout [1] & (\dir~combout [0] & \mem~48_combout ))

	.dataa(vcc),
	.datab(\dir~combout [1]),
	.datac(\dir~combout [0]),
	.datad(\mem~48_combout ),
	.cin(gnd),
	.combout(\Mux24~0_combout ),
	.cout());
// synopsys translate_off
defparam \Mux24~0 .lut_mask = 16'h3000;
defparam \Mux24~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X18_Y4_N29
cycloneii_lcell_ff \LEDS[9]~reg0 (
	.clk(\CLK~clkctrl_outclk ),
	.datain(\Mux24~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\lee~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\LEDS[9]~reg0_regout ));

// Location: LCCOMB_X21_Y4_N8
cycloneii_lcell_comb \Mux23~0 (
// Equation(s):
// \Mux23~0_combout  = (\dir~combout [0] & (!\dir~combout [1] & \mem~50_combout ))

	.dataa(vcc),
	.datab(\dir~combout [0]),
	.datac(\dir~combout [1]),
	.datad(\mem~50_combout ),
	.cin(gnd),
	.combout(\Mux23~0_combout ),
	.cout());
// synopsys translate_off
defparam \Mux23~0 .lut_mask = 16'h0C00;
defparam \Mux23~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X21_Y4_N9
cycloneii_lcell_ff \LEDS[10]~reg0 (
	.clk(\CLK~clkctrl_outclk ),
	.datain(\Mux23~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\lee~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\LEDS[10]~reg0_regout ));

// Location: LCCOMB_X21_Y4_N18
cycloneii_lcell_comb \Mux22~0 (
// Equation(s):
// \Mux22~0_combout  = (\dir~combout [0] & (!\dir~combout [1] & \mem~52_combout ))

	.dataa(vcc),
	.datab(\dir~combout [0]),
	.datac(\dir~combout [1]),
	.datad(\mem~52_combout ),
	.cin(gnd),
	.combout(\Mux22~0_combout ),
	.cout());
// synopsys translate_off
defparam \Mux22~0 .lut_mask = 16'h0C00;
defparam \Mux22~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X21_Y4_N19
cycloneii_lcell_ff \LEDS[11]~reg0 (
	.clk(\CLK~clkctrl_outclk ),
	.datain(\Mux22~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\lee~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\LEDS[11]~reg0_regout ));

// Location: LCCOMB_X21_Y6_N10
cycloneii_lcell_comb \Mux21~0 (
// Equation(s):
// \Mux21~0_combout  = (\dir~combout [0] & (!\dir~combout [1] & \mem~54_combout ))

	.dataa(vcc),
	.datab(\dir~combout [0]),
	.datac(\dir~combout [1]),
	.datad(\mem~54_combout ),
	.cin(gnd),
	.combout(\Mux21~0_combout ),
	.cout());
// synopsys translate_off
defparam \Mux21~0 .lut_mask = 16'h0C00;
defparam \Mux21~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X21_Y6_N11
cycloneii_lcell_ff \LEDS[12]~reg0 (
	.clk(\CLK~clkctrl_outclk ),
	.datain(\Mux21~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\lee~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\LEDS[12]~reg0_regout ));

// Location: LCCOMB_X21_Y4_N20
cycloneii_lcell_comb \Mux20~0 (
// Equation(s):
// \Mux20~0_combout  = (\dir~combout [0] & (!\dir~combout [1] & \mem~56_combout ))

	.dataa(vcc),
	.datab(\dir~combout [0]),
	.datac(\dir~combout [1]),
	.datad(\mem~56_combout ),
	.cin(gnd),
	.combout(\Mux20~0_combout ),
	.cout());
// synopsys translate_off
defparam \Mux20~0 .lut_mask = 16'h0C00;
defparam \Mux20~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X21_Y4_N21
cycloneii_lcell_ff \LEDS[13]~reg0 (
	.clk(\CLK~clkctrl_outclk ),
	.datain(\Mux20~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\lee~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\LEDS[13]~reg0_regout ));

// Location: LCCOMB_X18_Y4_N26
cycloneii_lcell_comb \Mux19~0 (
// Equation(s):
// \Mux19~0_combout  = (!\dir~combout [1] & (\dir~combout [0] & \mem~58_combout ))

	.dataa(vcc),
	.datab(\dir~combout [1]),
	.datac(\dir~combout [0]),
	.datad(\mem~58_combout ),
	.cin(gnd),
	.combout(\Mux19~0_combout ),
	.cout());
// synopsys translate_off
defparam \Mux19~0 .lut_mask = 16'h3000;
defparam \Mux19~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X18_Y4_N27
cycloneii_lcell_ff \LEDS[14]~reg0 (
	.clk(\CLK~clkctrl_outclk ),
	.datain(\Mux19~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\lee~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\LEDS[14]~reg0_regout ));

// Location: LCCOMB_X21_Y4_N2
cycloneii_lcell_comb \Mux18~0 (
// Equation(s):
// \Mux18~0_combout  = (\dir~combout [0] & (!\dir~combout [1] & \mem~60_combout ))

	.dataa(vcc),
	.datab(\dir~combout [0]),
	.datac(\dir~combout [1]),
	.datad(\mem~60_combout ),
	.cin(gnd),
	.combout(\Mux18~0_combout ),
	.cout());
// synopsys translate_off
defparam \Mux18~0 .lut_mask = 16'h0C00;
defparam \Mux18~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X21_Y4_N3
cycloneii_lcell_ff \LEDS[15]~reg0 (
	.clk(\CLK~clkctrl_outclk ),
	.datain(\Mux18~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\lee~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\LEDS[15]~reg0_regout ));

// Location: LCCOMB_X18_Y4_N8
cycloneii_lcell_comb \Mux17~0 (
// Equation(s):
// \Mux17~0_combout  = (\dir~combout [1] & (!\dir~combout [0] & \mem~46_combout ))

	.dataa(vcc),
	.datab(\dir~combout [1]),
	.datac(\dir~combout [0]),
	.datad(\mem~46_combout ),
	.cin(gnd),
	.combout(\Mux17~0_combout ),
	.cout());
// synopsys translate_off
defparam \Mux17~0 .lut_mask = 16'h0C00;
defparam \Mux17~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X18_Y4_N9
cycloneii_lcell_ff \LEDS[16]~reg0 (
	.clk(\CLK~clkctrl_outclk ),
	.datain(\Mux17~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\lee~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\LEDS[16]~reg0_regout ));

// Location: LCCOMB_X21_Y4_N28
cycloneii_lcell_comb \Mux16~0 (
// Equation(s):
// \Mux16~0_combout  = (\dir~combout [1] & (!\dir~combout [0] & \mem~48_combout ))

	.dataa(\dir~combout [1]),
	.datab(\dir~combout [0]),
	.datac(\mem~48_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\Mux16~0_combout ),
	.cout());
// synopsys translate_off
defparam \Mux16~0 .lut_mask = 16'h2020;
defparam \Mux16~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X21_Y4_N29
cycloneii_lcell_ff \LEDS[17]~reg0 (
	.clk(\CLK~clkctrl_outclk ),
	.datain(\Mux16~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\lee~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\LEDS[17]~reg0_regout ));

// Location: LCCOMB_X21_Y4_N22
cycloneii_lcell_comb \Mux15~0 (
// Equation(s):
// \Mux15~0_combout  = (!\dir~combout [0] & (\dir~combout [1] & \mem~50_combout ))

	.dataa(vcc),
	.datab(\dir~combout [0]),
	.datac(\dir~combout [1]),
	.datad(\mem~50_combout ),
	.cin(gnd),
	.combout(\Mux15~0_combout ),
	.cout());
// synopsys translate_off
defparam \Mux15~0 .lut_mask = 16'h3000;
defparam \Mux15~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X21_Y4_N23
cycloneii_lcell_ff \LEDS[18]~reg0 (
	.clk(\CLK~clkctrl_outclk ),
	.datain(\Mux15~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\lee~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\LEDS[18]~reg0_regout ));

// Location: LCCOMB_X21_Y4_N0
cycloneii_lcell_comb \Mux14~0 (
// Equation(s):
// \Mux14~0_combout  = (!\dir~combout [0] & (\dir~combout [1] & \mem~52_combout ))

	.dataa(vcc),
	.datab(\dir~combout [0]),
	.datac(\dir~combout [1]),
	.datad(\mem~52_combout ),
	.cin(gnd),
	.combout(\Mux14~0_combout ),
	.cout());
// synopsys translate_off
defparam \Mux14~0 .lut_mask = 16'h3000;
defparam \Mux14~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X21_Y4_N1
cycloneii_lcell_ff \LEDS[19]~reg0 (
	.clk(\CLK~clkctrl_outclk ),
	.datain(\Mux14~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\lee~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\LEDS[19]~reg0_regout ));

// Location: LCCOMB_X21_Y6_N0
cycloneii_lcell_comb \Mux13~0 (
// Equation(s):
// \Mux13~0_combout  = (!\dir~combout [0] & (\dir~combout [1] & \mem~54_combout ))

	.dataa(vcc),
	.datab(\dir~combout [0]),
	.datac(\dir~combout [1]),
	.datad(\mem~54_combout ),
	.cin(gnd),
	.combout(\Mux13~0_combout ),
	.cout());
// synopsys translate_off
defparam \Mux13~0 .lut_mask = 16'h3000;
defparam \Mux13~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X21_Y6_N1
cycloneii_lcell_ff \LEDS[20]~reg0 (
	.clk(\CLK~clkctrl_outclk ),
	.datain(\Mux13~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\lee~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\LEDS[20]~reg0_regout ));

// Location: LCCOMB_X21_Y6_N2
cycloneii_lcell_comb \Mux12~0 (
// Equation(s):
// \Mux12~0_combout  = (!\dir~combout [0] & (\dir~combout [1] & \mem~56_combout ))

	.dataa(vcc),
	.datab(\dir~combout [0]),
	.datac(\dir~combout [1]),
	.datad(\mem~56_combout ),
	.cin(gnd),
	.combout(\Mux12~0_combout ),
	.cout());
// synopsys translate_off
defparam \Mux12~0 .lut_mask = 16'h3000;
defparam \Mux12~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X21_Y6_N3
cycloneii_lcell_ff \LEDS[21]~reg0 (
	.clk(\CLK~clkctrl_outclk ),
	.datain(\Mux12~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\lee~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\LEDS[21]~reg0_regout ));

// Location: LCCOMB_X18_Y4_N14
cycloneii_lcell_comb \Mux11~0 (
// Equation(s):
// \Mux11~0_combout  = (\dir~combout [1] & (!\dir~combout [0] & \mem~58_combout ))

	.dataa(vcc),
	.datab(\dir~combout [1]),
	.datac(\dir~combout [0]),
	.datad(\mem~58_combout ),
	.cin(gnd),
	.combout(\Mux11~0_combout ),
	.cout());
// synopsys translate_off
defparam \Mux11~0 .lut_mask = 16'h0C00;
defparam \Mux11~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X18_Y4_N15
cycloneii_lcell_ff \LEDS[22]~reg0 (
	.clk(\CLK~clkctrl_outclk ),
	.datain(\Mux11~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\lee~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\LEDS[22]~reg0_regout ));

// Location: LCCOMB_X21_Y4_N26
cycloneii_lcell_comb \Mux10~0 (
// Equation(s):
// \Mux10~0_combout  = (!\dir~combout [0] & (\dir~combout [1] & \mem~60_combout ))

	.dataa(vcc),
	.datab(\dir~combout [0]),
	.datac(\dir~combout [1]),
	.datad(\mem~60_combout ),
	.cin(gnd),
	.combout(\Mux10~0_combout ),
	.cout());
// synopsys translate_off
defparam \Mux10~0 .lut_mask = 16'h3000;
defparam \Mux10~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X21_Y4_N27
cycloneii_lcell_ff \LEDS[23]~reg0 (
	.clk(\CLK~clkctrl_outclk ),
	.datain(\Mux10~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\lee~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\LEDS[23]~reg0_regout ));

// Location: LCCOMB_X18_Y4_N0
cycloneii_lcell_comb \Mux9~0 (
// Equation(s):
// \Mux9~0_combout  = (\dir~combout [1] & (\dir~combout [0] & \mem~46_combout ))

	.dataa(vcc),
	.datab(\dir~combout [1]),
	.datac(\dir~combout [0]),
	.datad(\mem~46_combout ),
	.cin(gnd),
	.combout(\Mux9~0_combout ),
	.cout());
// synopsys translate_off
defparam \Mux9~0 .lut_mask = 16'hC000;
defparam \Mux9~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X18_Y4_N1
cycloneii_lcell_ff \LEDS[24]~reg0 (
	.clk(\CLK~clkctrl_outclk ),
	.datain(\Mux9~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\lee~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\LEDS[24]~reg0_regout ));

// Location: LCCOMB_X21_Y4_N24
cycloneii_lcell_comb \Mux8~0 (
// Equation(s):
// \Mux8~0_combout  = (\dir~combout [1] & (\dir~combout [0] & \mem~48_combout ))

	.dataa(\dir~combout [1]),
	.datab(\dir~combout [0]),
	.datac(\mem~48_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\Mux8~0_combout ),
	.cout());
// synopsys translate_off
defparam \Mux8~0 .lut_mask = 16'h8080;
defparam \Mux8~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X21_Y4_N25
cycloneii_lcell_ff \LEDS[25]~reg0 (
	.clk(\CLK~clkctrl_outclk ),
	.datain(\Mux8~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\lee~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\LEDS[25]~reg0_regout ));

// Location: LCCOMB_X21_Y6_N8
cycloneii_lcell_comb \Mux7~0 (
// Equation(s):
// \Mux7~0_combout  = (\dir~combout [0] & (\dir~combout [1] & \mem~50_combout ))

	.dataa(vcc),
	.datab(\dir~combout [0]),
	.datac(\dir~combout [1]),
	.datad(\mem~50_combout ),
	.cin(gnd),
	.combout(\Mux7~0_combout ),
	.cout());
// synopsys translate_off
defparam \Mux7~0 .lut_mask = 16'hC000;
defparam \Mux7~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X21_Y6_N9
cycloneii_lcell_ff \LEDS[26]~reg0 (
	.clk(\CLK~clkctrl_outclk ),
	.datain(\Mux7~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\lee~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\LEDS[26]~reg0_regout ));

// Location: LCCOMB_X21_Y4_N6
cycloneii_lcell_comb \Mux6~0 (
// Equation(s):
// \Mux6~0_combout  = (\dir~combout [0] & (\dir~combout [1] & \mem~52_combout ))

	.dataa(vcc),
	.datab(\dir~combout [0]),
	.datac(\dir~combout [1]),
	.datad(\mem~52_combout ),
	.cin(gnd),
	.combout(\Mux6~0_combout ),
	.cout());
// synopsys translate_off
defparam \Mux6~0 .lut_mask = 16'hC000;
defparam \Mux6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X21_Y4_N7
cycloneii_lcell_ff \LEDS[27]~reg0 (
	.clk(\CLK~clkctrl_outclk ),
	.datain(\Mux6~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\lee~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\LEDS[27]~reg0_regout ));

// Location: LCCOMB_X21_Y6_N22
cycloneii_lcell_comb \Mux5~0 (
// Equation(s):
// \Mux5~0_combout  = (\dir~combout [0] & (\dir~combout [1] & \mem~54_combout ))

	.dataa(vcc),
	.datab(\dir~combout [0]),
	.datac(\dir~combout [1]),
	.datad(\mem~54_combout ),
	.cin(gnd),
	.combout(\Mux5~0_combout ),
	.cout());
// synopsys translate_off
defparam \Mux5~0 .lut_mask = 16'hC000;
defparam \Mux5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X21_Y6_N23
cycloneii_lcell_ff \LEDS[28]~reg0 (
	.clk(\CLK~clkctrl_outclk ),
	.datain(\Mux5~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\lee~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\LEDS[28]~reg0_regout ));

// Location: LCCOMB_X21_Y6_N12
cycloneii_lcell_comb \Mux4~0 (
// Equation(s):
// \Mux4~0_combout  = (\dir~combout [0] & (\dir~combout [1] & \mem~56_combout ))

	.dataa(vcc),
	.datab(\dir~combout [0]),
	.datac(\dir~combout [1]),
	.datad(\mem~56_combout ),
	.cin(gnd),
	.combout(\Mux4~0_combout ),
	.cout());
// synopsys translate_off
defparam \Mux4~0 .lut_mask = 16'hC000;
defparam \Mux4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X21_Y6_N13
cycloneii_lcell_ff \LEDS[29]~reg0 (
	.clk(\CLK~clkctrl_outclk ),
	.datain(\Mux4~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\lee~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\LEDS[29]~reg0_regout ));

// Location: LCCOMB_X18_Y4_N2
cycloneii_lcell_comb \Mux3~0 (
// Equation(s):
// \Mux3~0_combout  = (\dir~combout [1] & (\dir~combout [0] & \mem~58_combout ))

	.dataa(vcc),
	.datab(\dir~combout [1]),
	.datac(\dir~combout [0]),
	.datad(\mem~58_combout ),
	.cin(gnd),
	.combout(\Mux3~0_combout ),
	.cout());
// synopsys translate_off
defparam \Mux3~0 .lut_mask = 16'hC000;
defparam \Mux3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X18_Y4_N3
cycloneii_lcell_ff \LEDS[30]~reg0 (
	.clk(\CLK~clkctrl_outclk ),
	.datain(\Mux3~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\lee~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\LEDS[30]~reg0_regout ));

// Location: LCCOMB_X21_Y4_N12
cycloneii_lcell_comb \Mux2~0 (
// Equation(s):
// \Mux2~0_combout  = (\dir~combout [0] & (\dir~combout [1] & \mem~60_combout ))

	.dataa(vcc),
	.datab(\dir~combout [0]),
	.datac(\dir~combout [1]),
	.datad(\mem~60_combout ),
	.cin(gnd),
	.combout(\Mux2~0_combout ),
	.cout());
// synopsys translate_off
defparam \Mux2~0 .lut_mask = 16'hC000;
defparam \Mux2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X21_Y4_N13
cycloneii_lcell_ff \LEDS[31]~reg0 (
	.clk(\CLK~clkctrl_outclk ),
	.datain(\Mux2~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\lee~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\LEDS[31]~reg0_regout ));

// Location: PIN_42,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \TX_LINE~I (
	.datain(\UART_TX_instance|TX_LINE~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(TX_LINE));
// synopsys translate_off
defparam \TX_LINE~I .input_async_reset = "none";
defparam \TX_LINE~I .input_power_up = "low";
defparam \TX_LINE~I .input_register_mode = "none";
defparam \TX_LINE~I .input_sync_reset = "none";
defparam \TX_LINE~I .oe_async_reset = "none";
defparam \TX_LINE~I .oe_power_up = "low";
defparam \TX_LINE~I .oe_register_mode = "none";
defparam \TX_LINE~I .oe_sync_reset = "none";
defparam \TX_LINE~I .operation_mode = "output";
defparam \TX_LINE~I .output_async_reset = "none";
defparam \TX_LINE~I .output_power_up = "low";
defparam \TX_LINE~I .output_register_mode = "none";
defparam \TX_LINE~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_47,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \LEDS[0]~I (
	.datain(\LEDS[0]~reg0_regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(LEDS[0]));
// synopsys translate_off
defparam \LEDS[0]~I .input_async_reset = "none";
defparam \LEDS[0]~I .input_power_up = "low";
defparam \LEDS[0]~I .input_register_mode = "none";
defparam \LEDS[0]~I .input_sync_reset = "none";
defparam \LEDS[0]~I .oe_async_reset = "none";
defparam \LEDS[0]~I .oe_power_up = "low";
defparam \LEDS[0]~I .oe_register_mode = "none";
defparam \LEDS[0]~I .oe_sync_reset = "none";
defparam \LEDS[0]~I .operation_mode = "output";
defparam \LEDS[0]~I .output_async_reset = "none";
defparam \LEDS[0]~I .output_power_up = "low";
defparam \LEDS[0]~I .output_register_mode = "none";
defparam \LEDS[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_48,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \LEDS[1]~I (
	.datain(\LEDS[1]~reg0_regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(LEDS[1]));
// synopsys translate_off
defparam \LEDS[1]~I .input_async_reset = "none";
defparam \LEDS[1]~I .input_power_up = "low";
defparam \LEDS[1]~I .input_register_mode = "none";
defparam \LEDS[1]~I .input_sync_reset = "none";
defparam \LEDS[1]~I .oe_async_reset = "none";
defparam \LEDS[1]~I .oe_power_up = "low";
defparam \LEDS[1]~I .oe_register_mode = "none";
defparam \LEDS[1]~I .oe_sync_reset = "none";
defparam \LEDS[1]~I .operation_mode = "output";
defparam \LEDS[1]~I .output_async_reset = "none";
defparam \LEDS[1]~I .output_power_up = "low";
defparam \LEDS[1]~I .output_register_mode = "none";
defparam \LEDS[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_51,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \LEDS[2]~I (
	.datain(\LEDS[2]~reg0_regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(LEDS[2]));
// synopsys translate_off
defparam \LEDS[2]~I .input_async_reset = "none";
defparam \LEDS[2]~I .input_power_up = "low";
defparam \LEDS[2]~I .input_register_mode = "none";
defparam \LEDS[2]~I .input_sync_reset = "none";
defparam \LEDS[2]~I .oe_async_reset = "none";
defparam \LEDS[2]~I .oe_power_up = "low";
defparam \LEDS[2]~I .oe_register_mode = "none";
defparam \LEDS[2]~I .oe_sync_reset = "none";
defparam \LEDS[2]~I .operation_mode = "output";
defparam \LEDS[2]~I .output_async_reset = "none";
defparam \LEDS[2]~I .output_power_up = "low";
defparam \LEDS[2]~I .output_register_mode = "none";
defparam \LEDS[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_52,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \LEDS[3]~I (
	.datain(\LEDS[3]~reg0_regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(LEDS[3]));
// synopsys translate_off
defparam \LEDS[3]~I .input_async_reset = "none";
defparam \LEDS[3]~I .input_power_up = "low";
defparam \LEDS[3]~I .input_register_mode = "none";
defparam \LEDS[3]~I .input_sync_reset = "none";
defparam \LEDS[3]~I .oe_async_reset = "none";
defparam \LEDS[3]~I .oe_power_up = "low";
defparam \LEDS[3]~I .oe_register_mode = "none";
defparam \LEDS[3]~I .oe_sync_reset = "none";
defparam \LEDS[3]~I .operation_mode = "output";
defparam \LEDS[3]~I .output_async_reset = "none";
defparam \LEDS[3]~I .output_power_up = "low";
defparam \LEDS[3]~I .output_register_mode = "none";
defparam \LEDS[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_53,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \LEDS[4]~I (
	.datain(\LEDS[4]~reg0_regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(LEDS[4]));
// synopsys translate_off
defparam \LEDS[4]~I .input_async_reset = "none";
defparam \LEDS[4]~I .input_power_up = "low";
defparam \LEDS[4]~I .input_register_mode = "none";
defparam \LEDS[4]~I .input_sync_reset = "none";
defparam \LEDS[4]~I .oe_async_reset = "none";
defparam \LEDS[4]~I .oe_power_up = "low";
defparam \LEDS[4]~I .oe_register_mode = "none";
defparam \LEDS[4]~I .oe_sync_reset = "none";
defparam \LEDS[4]~I .operation_mode = "output";
defparam \LEDS[4]~I .output_async_reset = "none";
defparam \LEDS[4]~I .output_power_up = "low";
defparam \LEDS[4]~I .output_register_mode = "none";
defparam \LEDS[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_55,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \LEDS[5]~I (
	.datain(\LEDS[5]~reg0_regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(LEDS[5]));
// synopsys translate_off
defparam \LEDS[5]~I .input_async_reset = "none";
defparam \LEDS[5]~I .input_power_up = "low";
defparam \LEDS[5]~I .input_register_mode = "none";
defparam \LEDS[5]~I .input_sync_reset = "none";
defparam \LEDS[5]~I .oe_async_reset = "none";
defparam \LEDS[5]~I .oe_power_up = "low";
defparam \LEDS[5]~I .oe_register_mode = "none";
defparam \LEDS[5]~I .oe_sync_reset = "none";
defparam \LEDS[5]~I .operation_mode = "output";
defparam \LEDS[5]~I .output_async_reset = "none";
defparam \LEDS[5]~I .output_power_up = "low";
defparam \LEDS[5]~I .output_register_mode = "none";
defparam \LEDS[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_57,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \LEDS[6]~I (
	.datain(\LEDS[6]~reg0_regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(LEDS[6]));
// synopsys translate_off
defparam \LEDS[6]~I .input_async_reset = "none";
defparam \LEDS[6]~I .input_power_up = "low";
defparam \LEDS[6]~I .input_register_mode = "none";
defparam \LEDS[6]~I .input_sync_reset = "none";
defparam \LEDS[6]~I .oe_async_reset = "none";
defparam \LEDS[6]~I .oe_power_up = "low";
defparam \LEDS[6]~I .oe_register_mode = "none";
defparam \LEDS[6]~I .oe_sync_reset = "none";
defparam \LEDS[6]~I .operation_mode = "output";
defparam \LEDS[6]~I .output_async_reset = "none";
defparam \LEDS[6]~I .output_power_up = "low";
defparam \LEDS[6]~I .output_register_mode = "none";
defparam \LEDS[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_58,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \LEDS[7]~I (
	.datain(\LEDS[7]~reg0_regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(LEDS[7]));
// synopsys translate_off
defparam \LEDS[7]~I .input_async_reset = "none";
defparam \LEDS[7]~I .input_power_up = "low";
defparam \LEDS[7]~I .input_register_mode = "none";
defparam \LEDS[7]~I .input_sync_reset = "none";
defparam \LEDS[7]~I .oe_async_reset = "none";
defparam \LEDS[7]~I .oe_power_up = "low";
defparam \LEDS[7]~I .oe_register_mode = "none";
defparam \LEDS[7]~I .oe_sync_reset = "none";
defparam \LEDS[7]~I .operation_mode = "output";
defparam \LEDS[7]~I .output_async_reset = "none";
defparam \LEDS[7]~I .output_power_up = "low";
defparam \LEDS[7]~I .output_register_mode = "none";
defparam \LEDS[7]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_59,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \LEDS[8]~I (
	.datain(\LEDS[8]~reg0_regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(LEDS[8]));
// synopsys translate_off
defparam \LEDS[8]~I .input_async_reset = "none";
defparam \LEDS[8]~I .input_power_up = "low";
defparam \LEDS[8]~I .input_register_mode = "none";
defparam \LEDS[8]~I .input_sync_reset = "none";
defparam \LEDS[8]~I .oe_async_reset = "none";
defparam \LEDS[8]~I .oe_power_up = "low";
defparam \LEDS[8]~I .oe_register_mode = "none";
defparam \LEDS[8]~I .oe_sync_reset = "none";
defparam \LEDS[8]~I .operation_mode = "output";
defparam \LEDS[8]~I .output_async_reset = "none";
defparam \LEDS[8]~I .output_power_up = "low";
defparam \LEDS[8]~I .output_register_mode = "none";
defparam \LEDS[8]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_60,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \LEDS[9]~I (
	.datain(\LEDS[9]~reg0_regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(LEDS[9]));
// synopsys translate_off
defparam \LEDS[9]~I .input_async_reset = "none";
defparam \LEDS[9]~I .input_power_up = "low";
defparam \LEDS[9]~I .input_register_mode = "none";
defparam \LEDS[9]~I .input_sync_reset = "none";
defparam \LEDS[9]~I .oe_async_reset = "none";
defparam \LEDS[9]~I .oe_power_up = "low";
defparam \LEDS[9]~I .oe_register_mode = "none";
defparam \LEDS[9]~I .oe_sync_reset = "none";
defparam \LEDS[9]~I .operation_mode = "output";
defparam \LEDS[9]~I .output_async_reset = "none";
defparam \LEDS[9]~I .output_power_up = "low";
defparam \LEDS[9]~I .output_register_mode = "none";
defparam \LEDS[9]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_63,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \LEDS[10]~I (
	.datain(\LEDS[10]~reg0_regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(LEDS[10]));
// synopsys translate_off
defparam \LEDS[10]~I .input_async_reset = "none";
defparam \LEDS[10]~I .input_power_up = "low";
defparam \LEDS[10]~I .input_register_mode = "none";
defparam \LEDS[10]~I .input_sync_reset = "none";
defparam \LEDS[10]~I .oe_async_reset = "none";
defparam \LEDS[10]~I .oe_power_up = "low";
defparam \LEDS[10]~I .oe_register_mode = "none";
defparam \LEDS[10]~I .oe_sync_reset = "none";
defparam \LEDS[10]~I .operation_mode = "output";
defparam \LEDS[10]~I .output_async_reset = "none";
defparam \LEDS[10]~I .output_power_up = "low";
defparam \LEDS[10]~I .output_register_mode = "none";
defparam \LEDS[10]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_64,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \LEDS[11]~I (
	.datain(\LEDS[11]~reg0_regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(LEDS[11]));
// synopsys translate_off
defparam \LEDS[11]~I .input_async_reset = "none";
defparam \LEDS[11]~I .input_power_up = "low";
defparam \LEDS[11]~I .input_register_mode = "none";
defparam \LEDS[11]~I .input_sync_reset = "none";
defparam \LEDS[11]~I .oe_async_reset = "none";
defparam \LEDS[11]~I .oe_power_up = "low";
defparam \LEDS[11]~I .oe_register_mode = "none";
defparam \LEDS[11]~I .oe_sync_reset = "none";
defparam \LEDS[11]~I .operation_mode = "output";
defparam \LEDS[11]~I .output_async_reset = "none";
defparam \LEDS[11]~I .output_power_up = "low";
defparam \LEDS[11]~I .output_register_mode = "none";
defparam \LEDS[11]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_65,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \LEDS[12]~I (
	.datain(\LEDS[12]~reg0_regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(LEDS[12]));
// synopsys translate_off
defparam \LEDS[12]~I .input_async_reset = "none";
defparam \LEDS[12]~I .input_power_up = "low";
defparam \LEDS[12]~I .input_register_mode = "none";
defparam \LEDS[12]~I .input_sync_reset = "none";
defparam \LEDS[12]~I .oe_async_reset = "none";
defparam \LEDS[12]~I .oe_power_up = "low";
defparam \LEDS[12]~I .oe_register_mode = "none";
defparam \LEDS[12]~I .oe_sync_reset = "none";
defparam \LEDS[12]~I .operation_mode = "output";
defparam \LEDS[12]~I .output_async_reset = "none";
defparam \LEDS[12]~I .output_power_up = "low";
defparam \LEDS[12]~I .output_register_mode = "none";
defparam \LEDS[12]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_67,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \LEDS[13]~I (
	.datain(\LEDS[13]~reg0_regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(LEDS[13]));
// synopsys translate_off
defparam \LEDS[13]~I .input_async_reset = "none";
defparam \LEDS[13]~I .input_power_up = "low";
defparam \LEDS[13]~I .input_register_mode = "none";
defparam \LEDS[13]~I .input_sync_reset = "none";
defparam \LEDS[13]~I .oe_async_reset = "none";
defparam \LEDS[13]~I .oe_power_up = "low";
defparam \LEDS[13]~I .oe_register_mode = "none";
defparam \LEDS[13]~I .oe_sync_reset = "none";
defparam \LEDS[13]~I .operation_mode = "output";
defparam \LEDS[13]~I .output_async_reset = "none";
defparam \LEDS[13]~I .output_power_up = "low";
defparam \LEDS[13]~I .output_register_mode = "none";
defparam \LEDS[13]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_69,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \LEDS[14]~I (
	.datain(\LEDS[14]~reg0_regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(LEDS[14]));
// synopsys translate_off
defparam \LEDS[14]~I .input_async_reset = "none";
defparam \LEDS[14]~I .input_power_up = "low";
defparam \LEDS[14]~I .input_register_mode = "none";
defparam \LEDS[14]~I .input_sync_reset = "none";
defparam \LEDS[14]~I .oe_async_reset = "none";
defparam \LEDS[14]~I .oe_power_up = "low";
defparam \LEDS[14]~I .oe_register_mode = "none";
defparam \LEDS[14]~I .oe_sync_reset = "none";
defparam \LEDS[14]~I .operation_mode = "output";
defparam \LEDS[14]~I .output_async_reset = "none";
defparam \LEDS[14]~I .output_power_up = "low";
defparam \LEDS[14]~I .output_register_mode = "none";
defparam \LEDS[14]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_70,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \LEDS[15]~I (
	.datain(\LEDS[15]~reg0_regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(LEDS[15]));
// synopsys translate_off
defparam \LEDS[15]~I .input_async_reset = "none";
defparam \LEDS[15]~I .input_power_up = "low";
defparam \LEDS[15]~I .input_register_mode = "none";
defparam \LEDS[15]~I .input_sync_reset = "none";
defparam \LEDS[15]~I .oe_async_reset = "none";
defparam \LEDS[15]~I .oe_power_up = "low";
defparam \LEDS[15]~I .oe_register_mode = "none";
defparam \LEDS[15]~I .oe_sync_reset = "none";
defparam \LEDS[15]~I .operation_mode = "output";
defparam \LEDS[15]~I .output_async_reset = "none";
defparam \LEDS[15]~I .output_power_up = "low";
defparam \LEDS[15]~I .output_register_mode = "none";
defparam \LEDS[15]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_73,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \LEDS[16]~I (
	.datain(\LEDS[16]~reg0_regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(LEDS[16]));
// synopsys translate_off
defparam \LEDS[16]~I .input_async_reset = "none";
defparam \LEDS[16]~I .input_power_up = "low";
defparam \LEDS[16]~I .input_register_mode = "none";
defparam \LEDS[16]~I .input_sync_reset = "none";
defparam \LEDS[16]~I .oe_async_reset = "none";
defparam \LEDS[16]~I .oe_power_up = "low";
defparam \LEDS[16]~I .oe_register_mode = "none";
defparam \LEDS[16]~I .oe_sync_reset = "none";
defparam \LEDS[16]~I .operation_mode = "output";
defparam \LEDS[16]~I .output_async_reset = "none";
defparam \LEDS[16]~I .output_power_up = "low";
defparam \LEDS[16]~I .output_register_mode = "none";
defparam \LEDS[16]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_74,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \LEDS[17]~I (
	.datain(\LEDS[17]~reg0_regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(LEDS[17]));
// synopsys translate_off
defparam \LEDS[17]~I .input_async_reset = "none";
defparam \LEDS[17]~I .input_power_up = "low";
defparam \LEDS[17]~I .input_register_mode = "none";
defparam \LEDS[17]~I .input_sync_reset = "none";
defparam \LEDS[17]~I .oe_async_reset = "none";
defparam \LEDS[17]~I .oe_power_up = "low";
defparam \LEDS[17]~I .oe_register_mode = "none";
defparam \LEDS[17]~I .oe_sync_reset = "none";
defparam \LEDS[17]~I .operation_mode = "output";
defparam \LEDS[17]~I .output_async_reset = "none";
defparam \LEDS[17]~I .output_power_up = "low";
defparam \LEDS[17]~I .output_register_mode = "none";
defparam \LEDS[17]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_75,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \LEDS[18]~I (
	.datain(\LEDS[18]~reg0_regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(LEDS[18]));
// synopsys translate_off
defparam \LEDS[18]~I .input_async_reset = "none";
defparam \LEDS[18]~I .input_power_up = "low";
defparam \LEDS[18]~I .input_register_mode = "none";
defparam \LEDS[18]~I .input_sync_reset = "none";
defparam \LEDS[18]~I .oe_async_reset = "none";
defparam \LEDS[18]~I .oe_power_up = "low";
defparam \LEDS[18]~I .oe_register_mode = "none";
defparam \LEDS[18]~I .oe_sync_reset = "none";
defparam \LEDS[18]~I .operation_mode = "output";
defparam \LEDS[18]~I .output_async_reset = "none";
defparam \LEDS[18]~I .output_power_up = "low";
defparam \LEDS[18]~I .output_register_mode = "none";
defparam \LEDS[18]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_79,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \LEDS[19]~I (
	.datain(\LEDS[19]~reg0_regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(LEDS[19]));
// synopsys translate_off
defparam \LEDS[19]~I .input_async_reset = "none";
defparam \LEDS[19]~I .input_power_up = "low";
defparam \LEDS[19]~I .input_register_mode = "none";
defparam \LEDS[19]~I .input_sync_reset = "none";
defparam \LEDS[19]~I .oe_async_reset = "none";
defparam \LEDS[19]~I .oe_power_up = "low";
defparam \LEDS[19]~I .oe_register_mode = "none";
defparam \LEDS[19]~I .oe_sync_reset = "none";
defparam \LEDS[19]~I .operation_mode = "output";
defparam \LEDS[19]~I .output_async_reset = "none";
defparam \LEDS[19]~I .output_power_up = "low";
defparam \LEDS[19]~I .output_register_mode = "none";
defparam \LEDS[19]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_86,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \LEDS[20]~I (
	.datain(\LEDS[20]~reg0_regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(LEDS[20]));
// synopsys translate_off
defparam \LEDS[20]~I .input_async_reset = "none";
defparam \LEDS[20]~I .input_power_up = "low";
defparam \LEDS[20]~I .input_register_mode = "none";
defparam \LEDS[20]~I .input_sync_reset = "none";
defparam \LEDS[20]~I .oe_async_reset = "none";
defparam \LEDS[20]~I .oe_power_up = "low";
defparam \LEDS[20]~I .oe_register_mode = "none";
defparam \LEDS[20]~I .oe_sync_reset = "none";
defparam \LEDS[20]~I .operation_mode = "output";
defparam \LEDS[20]~I .output_async_reset = "none";
defparam \LEDS[20]~I .output_power_up = "low";
defparam \LEDS[20]~I .output_register_mode = "none";
defparam \LEDS[20]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_87,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \LEDS[21]~I (
	.datain(\LEDS[21]~reg0_regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(LEDS[21]));
// synopsys translate_off
defparam \LEDS[21]~I .input_async_reset = "none";
defparam \LEDS[21]~I .input_power_up = "low";
defparam \LEDS[21]~I .input_register_mode = "none";
defparam \LEDS[21]~I .input_sync_reset = "none";
defparam \LEDS[21]~I .oe_async_reset = "none";
defparam \LEDS[21]~I .oe_power_up = "low";
defparam \LEDS[21]~I .oe_register_mode = "none";
defparam \LEDS[21]~I .oe_sync_reset = "none";
defparam \LEDS[21]~I .operation_mode = "output";
defparam \LEDS[21]~I .output_async_reset = "none";
defparam \LEDS[21]~I .output_power_up = "low";
defparam \LEDS[21]~I .output_register_mode = "none";
defparam \LEDS[21]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_92,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \LEDS[22]~I (
	.datain(\LEDS[22]~reg0_regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(LEDS[22]));
// synopsys translate_off
defparam \LEDS[22]~I .input_async_reset = "none";
defparam \LEDS[22]~I .input_power_up = "low";
defparam \LEDS[22]~I .input_register_mode = "none";
defparam \LEDS[22]~I .input_sync_reset = "none";
defparam \LEDS[22]~I .oe_async_reset = "none";
defparam \LEDS[22]~I .oe_power_up = "low";
defparam \LEDS[22]~I .oe_register_mode = "none";
defparam \LEDS[22]~I .oe_sync_reset = "none";
defparam \LEDS[22]~I .operation_mode = "output";
defparam \LEDS[22]~I .output_async_reset = "none";
defparam \LEDS[22]~I .output_power_up = "low";
defparam \LEDS[22]~I .output_register_mode = "none";
defparam \LEDS[22]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_93,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \LEDS[23]~I (
	.datain(\LEDS[23]~reg0_regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(LEDS[23]));
// synopsys translate_off
defparam \LEDS[23]~I .input_async_reset = "none";
defparam \LEDS[23]~I .input_power_up = "low";
defparam \LEDS[23]~I .input_register_mode = "none";
defparam \LEDS[23]~I .input_sync_reset = "none";
defparam \LEDS[23]~I .oe_async_reset = "none";
defparam \LEDS[23]~I .oe_power_up = "low";
defparam \LEDS[23]~I .oe_register_mode = "none";
defparam \LEDS[23]~I .oe_sync_reset = "none";
defparam \LEDS[23]~I .operation_mode = "output";
defparam \LEDS[23]~I .output_async_reset = "none";
defparam \LEDS[23]~I .output_power_up = "low";
defparam \LEDS[23]~I .output_register_mode = "none";
defparam \LEDS[23]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_94,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \LEDS[24]~I (
	.datain(\LEDS[24]~reg0_regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(LEDS[24]));
// synopsys translate_off
defparam \LEDS[24]~I .input_async_reset = "none";
defparam \LEDS[24]~I .input_power_up = "low";
defparam \LEDS[24]~I .input_register_mode = "none";
defparam \LEDS[24]~I .input_sync_reset = "none";
defparam \LEDS[24]~I .oe_async_reset = "none";
defparam \LEDS[24]~I .oe_power_up = "low";
defparam \LEDS[24]~I .oe_register_mode = "none";
defparam \LEDS[24]~I .oe_sync_reset = "none";
defparam \LEDS[24]~I .operation_mode = "output";
defparam \LEDS[24]~I .output_async_reset = "none";
defparam \LEDS[24]~I .output_power_up = "low";
defparam \LEDS[24]~I .output_register_mode = "none";
defparam \LEDS[24]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_96,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \LEDS[25]~I (
	.datain(\LEDS[25]~reg0_regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(LEDS[25]));
// synopsys translate_off
defparam \LEDS[25]~I .input_async_reset = "none";
defparam \LEDS[25]~I .input_power_up = "low";
defparam \LEDS[25]~I .input_register_mode = "none";
defparam \LEDS[25]~I .input_sync_reset = "none";
defparam \LEDS[25]~I .oe_async_reset = "none";
defparam \LEDS[25]~I .oe_power_up = "low";
defparam \LEDS[25]~I .oe_register_mode = "none";
defparam \LEDS[25]~I .oe_sync_reset = "none";
defparam \LEDS[25]~I .operation_mode = "output";
defparam \LEDS[25]~I .output_async_reset = "none";
defparam \LEDS[25]~I .output_power_up = "low";
defparam \LEDS[25]~I .output_register_mode = "none";
defparam \LEDS[25]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_97,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \LEDS[26]~I (
	.datain(\LEDS[26]~reg0_regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(LEDS[26]));
// synopsys translate_off
defparam \LEDS[26]~I .input_async_reset = "none";
defparam \LEDS[26]~I .input_power_up = "low";
defparam \LEDS[26]~I .input_register_mode = "none";
defparam \LEDS[26]~I .input_sync_reset = "none";
defparam \LEDS[26]~I .oe_async_reset = "none";
defparam \LEDS[26]~I .oe_power_up = "low";
defparam \LEDS[26]~I .oe_register_mode = "none";
defparam \LEDS[26]~I .oe_sync_reset = "none";
defparam \LEDS[26]~I .operation_mode = "output";
defparam \LEDS[26]~I .output_async_reset = "none";
defparam \LEDS[26]~I .output_power_up = "low";
defparam \LEDS[26]~I .output_register_mode = "none";
defparam \LEDS[26]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_99,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \LEDS[27]~I (
	.datain(\LEDS[27]~reg0_regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(LEDS[27]));
// synopsys translate_off
defparam \LEDS[27]~I .input_async_reset = "none";
defparam \LEDS[27]~I .input_power_up = "low";
defparam \LEDS[27]~I .input_register_mode = "none";
defparam \LEDS[27]~I .input_sync_reset = "none";
defparam \LEDS[27]~I .oe_async_reset = "none";
defparam \LEDS[27]~I .oe_power_up = "low";
defparam \LEDS[27]~I .oe_register_mode = "none";
defparam \LEDS[27]~I .oe_sync_reset = "none";
defparam \LEDS[27]~I .operation_mode = "output";
defparam \LEDS[27]~I .output_async_reset = "none";
defparam \LEDS[27]~I .output_power_up = "low";
defparam \LEDS[27]~I .output_register_mode = "none";
defparam \LEDS[27]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_100,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \LEDS[28]~I (
	.datain(\LEDS[28]~reg0_regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(LEDS[28]));
// synopsys translate_off
defparam \LEDS[28]~I .input_async_reset = "none";
defparam \LEDS[28]~I .input_power_up = "low";
defparam \LEDS[28]~I .input_register_mode = "none";
defparam \LEDS[28]~I .input_sync_reset = "none";
defparam \LEDS[28]~I .oe_async_reset = "none";
defparam \LEDS[28]~I .oe_power_up = "low";
defparam \LEDS[28]~I .oe_register_mode = "none";
defparam \LEDS[28]~I .oe_sync_reset = "none";
defparam \LEDS[28]~I .operation_mode = "output";
defparam \LEDS[28]~I .output_async_reset = "none";
defparam \LEDS[28]~I .output_power_up = "low";
defparam \LEDS[28]~I .output_register_mode = "none";
defparam \LEDS[28]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_101,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \LEDS[29]~I (
	.datain(\LEDS[29]~reg0_regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(LEDS[29]));
// synopsys translate_off
defparam \LEDS[29]~I .input_async_reset = "none";
defparam \LEDS[29]~I .input_power_up = "low";
defparam \LEDS[29]~I .input_register_mode = "none";
defparam \LEDS[29]~I .input_sync_reset = "none";
defparam \LEDS[29]~I .oe_async_reset = "none";
defparam \LEDS[29]~I .oe_power_up = "low";
defparam \LEDS[29]~I .oe_register_mode = "none";
defparam \LEDS[29]~I .oe_sync_reset = "none";
defparam \LEDS[29]~I .operation_mode = "output";
defparam \LEDS[29]~I .output_async_reset = "none";
defparam \LEDS[29]~I .output_power_up = "low";
defparam \LEDS[29]~I .output_register_mode = "none";
defparam \LEDS[29]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_103,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \LEDS[30]~I (
	.datain(\LEDS[30]~reg0_regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(LEDS[30]));
// synopsys translate_off
defparam \LEDS[30]~I .input_async_reset = "none";
defparam \LEDS[30]~I .input_power_up = "low";
defparam \LEDS[30]~I .input_register_mode = "none";
defparam \LEDS[30]~I .input_sync_reset = "none";
defparam \LEDS[30]~I .oe_async_reset = "none";
defparam \LEDS[30]~I .oe_power_up = "low";
defparam \LEDS[30]~I .oe_register_mode = "none";
defparam \LEDS[30]~I .oe_sync_reset = "none";
defparam \LEDS[30]~I .operation_mode = "output";
defparam \LEDS[30]~I .output_async_reset = "none";
defparam \LEDS[30]~I .output_power_up = "low";
defparam \LEDS[30]~I .output_register_mode = "none";
defparam \LEDS[30]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_104,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \LEDS[31]~I (
	.datain(\LEDS[31]~reg0_regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(LEDS[31]));
// synopsys translate_off
defparam \LEDS[31]~I .input_async_reset = "none";
defparam \LEDS[31]~I .input_power_up = "low";
defparam \LEDS[31]~I .input_register_mode = "none";
defparam \LEDS[31]~I .input_sync_reset = "none";
defparam \LEDS[31]~I .oe_async_reset = "none";
defparam \LEDS[31]~I .oe_power_up = "low";
defparam \LEDS[31]~I .oe_register_mode = "none";
defparam \LEDS[31]~I .oe_sync_reset = "none";
defparam \LEDS[31]~I .operation_mode = "output";
defparam \LEDS[31]~I .output_async_reset = "none";
defparam \LEDS[31]~I .output_power_up = "low";
defparam \LEDS[31]~I .output_register_mode = "none";
defparam \LEDS[31]~I .output_sync_reset = "none";
// synopsys translate_on

endmodule
