Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (lin64) Build 2902540 Wed May 27 19:54:35 MDT 2020
| Date         : Mon Nov 16 17:09:39 2020
| Host         : DJ00308 running 64-bit Ubuntu 18.04.5 LTS
| Command      : report_timing_summary -max_paths 10 -file cpu_timing_summary_routed.rpt -pb cpu_timing_summary_routed.pb -rpx cpu_timing_summary_routed.rpx -warn_on_violation
| Design       : cpu
| Device       : 7a200t-sbg484
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (16908)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (165106)
5. checking no_input_delay (1)
6. checking no_output_delay (1)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (16908)
----------------------------
 There are 95 register/latch pins with no clock driven by root clock pin: dclk_reg/Q (HIGH)

 There are 126 register/latch pins with no clock driven by root clock pin: eclk_reg/Q (HIGH)

 There are 95 register/latch pins with no clock driven by root clock pin: fclk_reg/Q (HIGH)

 There are 16486 register/latch pins with no clock driven by root clock pin: mclk_reg/Q (HIGH)

 There are 106 register/latch pins with no clock driven by root clock pin: wclk_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (165106)
-----------------------------------------------------
 There are 165106 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (1)
-------------------------------
 There is 1 port with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      6.777        0.000                      0                    5        0.296        0.000                      0                    5        3.750        0.000                       0                   102  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         6.777        0.000                      0                    5        0.296        0.000                      0                    5        3.750        0.000                       0                   102  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        6.777ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.296ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.777ns  (required time - arrival time)
  Source:                 fclk_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dclk_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.127ns  (logic 0.690ns (22.067%)  route 2.437ns (77.933%))
  Logic Levels:           1  (BUFG=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.027ns = ( 15.027 - 10.000 ) 
    Source Clock Delay      (SCD):    5.333ns
    Clock Pessimism Removal (CPR):    0.306ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.114     3.589    sysclk_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     3.685 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=101, routed)         1.648     5.333    sysclk_IBUF_BUFG
    SLICE_X85Y146        FDRE                                         r  fclk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y146        FDRE (Prop_fdre_C_Q)         0.419     5.752 r  fclk_reg/Q
                         net (fo=5, routed)           0.602     6.354    fclk
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.271     6.625 r  fclk_BUFG_inst/O
                         net (fo=96, routed)          1.835     8.460    fclk_BUFG
    SLICE_X85Y146        FDRE                                         r  dclk_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    R4                                                0.000    10.000 r  sysclk (IN)
                         net (fo=0)                   0.000    10.000    sysclk
    R4                   IBUF (Prop_ibuf_I_O)         1.405    11.405 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.004    13.409    sysclk_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    13.500 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=101, routed)         1.527    15.027    sysclk_IBUF_BUFG
    SLICE_X85Y146        FDRE                                         r  dclk_reg/C
                         clock pessimism              0.306    15.333    
                         clock uncertainty           -0.035    15.298    
    SLICE_X85Y146        FDRE (Setup_fdre_C_D)       -0.061    15.237    dclk_reg
  -------------------------------------------------------------------
                         required time                         15.237    
                         arrival time                          -8.460    
  -------------------------------------------------------------------
                         slack                                  6.777    

Slack (MET) :             8.586ns  (required time - arrival time)
  Source:                 eclk_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mclk_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.409ns  (logic 0.580ns (41.154%)  route 0.829ns (58.846%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.027ns = ( 15.027 - 10.000 ) 
    Source Clock Delay      (SCD):    5.333ns
    Clock Pessimism Removal (CPR):    0.306ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.114     3.589    sysclk_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     3.685 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=101, routed)         1.648     5.333    sysclk_IBUF_BUFG
    SLICE_X85Y146        FDRE                                         r  eclk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y146        FDRE (Prop_fdre_C_Q)         0.456     5.789 r  eclk_reg/Q
                         net (fo=5, routed)           0.829     6.618    eclk
    SLICE_X85Y146        LUT4 (Prop_lut4_I2_O)        0.124     6.742 r  mclk_i_1/O
                         net (fo=1, routed)           0.000     6.742    mclk_i_1_n_0
    SLICE_X85Y146        FDRE                                         r  mclk_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    R4                                                0.000    10.000 r  sysclk (IN)
                         net (fo=0)                   0.000    10.000    sysclk
    R4                   IBUF (Prop_ibuf_I_O)         1.405    11.405 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.004    13.409    sysclk_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    13.500 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=101, routed)         1.527    15.027    sysclk_IBUF_BUFG
    SLICE_X85Y146        FDRE                                         r  mclk_reg/C
                         clock pessimism              0.306    15.333    
                         clock uncertainty           -0.035    15.298    
    SLICE_X85Y146        FDRE (Setup_fdre_C_D)        0.031    15.329    mclk_reg
  -------------------------------------------------------------------
                         required time                         15.329    
                         arrival time                          -6.742    
  -------------------------------------------------------------------
                         slack                                  8.586    

Slack (MET) :             8.586ns  (required time - arrival time)
  Source:                 eclk_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            eclk_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.407ns  (logic 0.580ns (41.212%)  route 0.827ns (58.788%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.027ns = ( 15.027 - 10.000 ) 
    Source Clock Delay      (SCD):    5.333ns
    Clock Pessimism Removal (CPR):    0.306ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.114     3.589    sysclk_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     3.685 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=101, routed)         1.648     5.333    sysclk_IBUF_BUFG
    SLICE_X85Y146        FDRE                                         r  eclk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y146        FDRE (Prop_fdre_C_Q)         0.456     5.789 r  eclk_reg/Q
                         net (fo=5, routed)           0.827     6.616    eclk
    SLICE_X85Y146        LUT3 (Prop_lut3_I0_O)        0.124     6.740 r  eclk_i_1/O
                         net (fo=1, routed)           0.000     6.740    eclk_i_1_n_0
    SLICE_X85Y146        FDRE                                         r  eclk_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    R4                                                0.000    10.000 r  sysclk (IN)
                         net (fo=0)                   0.000    10.000    sysclk
    R4                   IBUF (Prop_ibuf_I_O)         1.405    11.405 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.004    13.409    sysclk_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    13.500 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=101, routed)         1.527    15.027    sysclk_IBUF_BUFG
    SLICE_X85Y146        FDRE                                         r  eclk_reg/C
                         clock pessimism              0.306    15.333    
                         clock uncertainty           -0.035    15.298    
    SLICE_X85Y146        FDRE (Setup_fdre_C_D)        0.029    15.327    eclk_reg
  -------------------------------------------------------------------
                         required time                         15.327    
                         arrival time                          -6.740    
  -------------------------------------------------------------------
                         slack                                  8.586    

Slack (MET) :             8.602ns  (required time - arrival time)
  Source:                 eclk_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            wclk_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.437ns  (logic 0.608ns (42.300%)  route 0.829ns (57.700%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.027ns = ( 15.027 - 10.000 ) 
    Source Clock Delay      (SCD):    5.333ns
    Clock Pessimism Removal (CPR):    0.306ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.114     3.589    sysclk_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     3.685 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=101, routed)         1.648     5.333    sysclk_IBUF_BUFG
    SLICE_X85Y146        FDRE                                         r  eclk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y146        FDRE (Prop_fdre_C_Q)         0.456     5.789 r  eclk_reg/Q
                         net (fo=5, routed)           0.829     6.618    eclk
    SLICE_X85Y146        LUT5 (Prop_lut5_I1_O)        0.152     6.770 r  wclk_i_1/O
                         net (fo=1, routed)           0.000     6.770    wclk_i_1_n_0
    SLICE_X85Y146        FDRE                                         r  wclk_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    R4                                                0.000    10.000 r  sysclk (IN)
                         net (fo=0)                   0.000    10.000    sysclk
    R4                   IBUF (Prop_ibuf_I_O)         1.405    11.405 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.004    13.409    sysclk_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    13.500 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=101, routed)         1.527    15.027    sysclk_IBUF_BUFG
    SLICE_X85Y146        FDRE                                         r  wclk_reg/C
                         clock pessimism              0.306    15.333    
                         clock uncertainty           -0.035    15.298    
    SLICE_X85Y146        FDRE (Setup_fdre_C_D)        0.075    15.373    wclk_reg
  -------------------------------------------------------------------
                         required time                         15.373    
                         arrival time                          -6.770    
  -------------------------------------------------------------------
                         slack                                  8.602    

Slack (MET) :             8.604ns  (required time - arrival time)
  Source:                 eclk_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fclk_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.435ns  (logic 0.608ns (42.359%)  route 0.827ns (57.641%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.027ns = ( 15.027 - 10.000 ) 
    Source Clock Delay      (SCD):    5.333ns
    Clock Pessimism Removal (CPR):    0.306ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.114     3.589    sysclk_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     3.685 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=101, routed)         1.648     5.333    sysclk_IBUF_BUFG
    SLICE_X85Y146        FDRE                                         r  eclk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y146        FDRE (Prop_fdre_C_Q)         0.456     5.789 f  eclk_reg/Q
                         net (fo=5, routed)           0.827     6.616    eclk
    SLICE_X85Y146        LUT4 (Prop_lut4_I1_O)        0.152     6.768 r  fclk_i_1/O
                         net (fo=1, routed)           0.000     6.768    fclk_i_1_n_0
    SLICE_X85Y146        FDRE                                         r  fclk_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    R4                                                0.000    10.000 r  sysclk (IN)
                         net (fo=0)                   0.000    10.000    sysclk
    R4                   IBUF (Prop_ibuf_I_O)         1.405    11.405 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.004    13.409    sysclk_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    13.500 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=101, routed)         1.527    15.027    sysclk_IBUF_BUFG
    SLICE_X85Y146        FDRE                                         r  fclk_reg/C
                         clock pessimism              0.306    15.333    
                         clock uncertainty           -0.035    15.298    
    SLICE_X85Y146        FDRE (Setup_fdre_C_D)        0.075    15.373    fclk_reg
  -------------------------------------------------------------------
                         required time                         15.373    
                         arrival time                          -6.768    
  -------------------------------------------------------------------
                         slack                                  8.604    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.296ns  (arrival time - required time)
  Source:                 fclk_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fclk_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.403ns  (logic 0.230ns (57.081%)  route 0.173ns (42.919%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.029ns
    Source Clock Delay      (SCD):    1.511ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.919    sysclk_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.945 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=101, routed)         0.566     1.511    sysclk_IBUF_BUFG
    SLICE_X85Y146        FDRE                                         r  fclk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y146        FDRE (Prop_fdre_C_Q)         0.128     1.639 f  fclk_reg/Q
                         net (fo=5, routed)           0.173     1.812    fclk
    SLICE_X85Y146        LUT4 (Prop_lut4_I3_O)        0.102     1.914 r  fclk_i_1/O
                         net (fo=1, routed)           0.000     1.914    fclk_i_1_n_0
    SLICE_X85Y146        FDRE                                         r  fclk_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.165    sysclk_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.194 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=101, routed)         0.836     2.029    sysclk_IBUF_BUFG
    SLICE_X85Y146        FDRE                                         r  fclk_reg/C
                         clock pessimism             -0.518     1.511    
    SLICE_X85Y146        FDRE (Hold_fdre_C_D)         0.107     1.618    fclk_reg
  -------------------------------------------------------------------
                         required time                         -1.618    
                         arrival time                           1.914    
  -------------------------------------------------------------------
                         slack                                  0.296    

Slack (MET) :             0.298ns  (arrival time - required time)
  Source:                 fclk_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            wclk_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.405ns  (logic 0.231ns (57.046%)  route 0.174ns (42.954%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.029ns
    Source Clock Delay      (SCD):    1.511ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.919    sysclk_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.945 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=101, routed)         0.566     1.511    sysclk_IBUF_BUFG
    SLICE_X85Y146        FDRE                                         r  fclk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y146        FDRE (Prop_fdre_C_Q)         0.128     1.639 r  fclk_reg/Q
                         net (fo=5, routed)           0.174     1.813    fclk
    SLICE_X85Y146        LUT5 (Prop_lut5_I3_O)        0.103     1.916 r  wclk_i_1/O
                         net (fo=1, routed)           0.000     1.916    wclk_i_1_n_0
    SLICE_X85Y146        FDRE                                         r  wclk_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.165    sysclk_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.194 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=101, routed)         0.836     2.029    sysclk_IBUF_BUFG
    SLICE_X85Y146        FDRE                                         r  wclk_reg/C
                         clock pessimism             -0.518     1.511    
    SLICE_X85Y146        FDRE (Hold_fdre_C_D)         0.107     1.618    wclk_reg
  -------------------------------------------------------------------
                         required time                         -1.618    
                         arrival time                           1.916    
  -------------------------------------------------------------------
                         slack                                  0.298    

Slack (MET) :             0.309ns  (arrival time - required time)
  Source:                 fclk_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            eclk_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.400ns  (logic 0.227ns (56.759%)  route 0.173ns (43.241%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.029ns
    Source Clock Delay      (SCD):    1.511ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.919    sysclk_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.945 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=101, routed)         0.566     1.511    sysclk_IBUF_BUFG
    SLICE_X85Y146        FDRE                                         r  fclk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y146        FDRE (Prop_fdre_C_Q)         0.128     1.639 r  fclk_reg/Q
                         net (fo=5, routed)           0.173     1.812    fclk
    SLICE_X85Y146        LUT3 (Prop_lut3_I1_O)        0.099     1.911 r  eclk_i_1/O
                         net (fo=1, routed)           0.000     1.911    eclk_i_1_n_0
    SLICE_X85Y146        FDRE                                         r  eclk_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.165    sysclk_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.194 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=101, routed)         0.836     2.029    sysclk_IBUF_BUFG
    SLICE_X85Y146        FDRE                                         r  eclk_reg/C
                         clock pessimism             -0.518     1.511    
    SLICE_X85Y146        FDRE (Hold_fdre_C_D)         0.091     1.602    eclk_reg
  -------------------------------------------------------------------
                         required time                         -1.602    
                         arrival time                           1.911    
  -------------------------------------------------------------------
                         slack                                  0.309    

Slack (MET) :             0.309ns  (arrival time - required time)
  Source:                 fclk_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mclk_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.227ns (56.618%)  route 0.174ns (43.382%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.029ns
    Source Clock Delay      (SCD):    1.511ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.919    sysclk_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.945 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=101, routed)         0.566     1.511    sysclk_IBUF_BUFG
    SLICE_X85Y146        FDRE                                         r  fclk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y146        FDRE (Prop_fdre_C_Q)         0.128     1.639 r  fclk_reg/Q
                         net (fo=5, routed)           0.174     1.813    fclk
    SLICE_X85Y146        LUT4 (Prop_lut4_I3_O)        0.099     1.912 r  mclk_i_1/O
                         net (fo=1, routed)           0.000     1.912    mclk_i_1_n_0
    SLICE_X85Y146        FDRE                                         r  mclk_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.165    sysclk_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.194 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=101, routed)         0.836     2.029    sysclk_IBUF_BUFG
    SLICE_X85Y146        FDRE                                         r  mclk_reg/C
                         clock pessimism             -0.518     1.511    
    SLICE_X85Y146        FDRE (Hold_fdre_C_D)         0.092     1.603    mclk_reg
  -------------------------------------------------------------------
                         required time                         -1.603    
                         arrival time                           1.912    
  -------------------------------------------------------------------
                         slack                                  0.309    

Slack (MET) :             0.995ns  (arrival time - required time)
  Source:                 fclk_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dclk_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.065ns  (logic 0.208ns (19.530%)  route 0.857ns (80.470%))
  Logic Levels:           1  (BUFG=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.029ns
    Source Clock Delay      (SCD):    1.511ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.919    sysclk_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.945 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=101, routed)         0.566     1.511    sysclk_IBUF_BUFG
    SLICE_X85Y146        FDRE                                         r  fclk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y146        FDRE (Prop_fdre_C_Q)         0.128     1.639 r  fclk_reg/Q
                         net (fo=5, routed)           0.233     1.872    fclk
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.080     1.952 r  fclk_BUFG_inst/O
                         net (fo=96, routed)          0.624     2.576    fclk_BUFG
    SLICE_X85Y146        FDRE                                         r  dclk_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.165    sysclk_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.194 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=101, routed)         0.836     2.029    sysclk_IBUF_BUFG
    SLICE_X85Y146        FDRE                                         r  dclk_reg/C
                         clock pessimism             -0.518     1.511    
    SLICE_X85Y146        FDRE (Hold_fdre_C_D)         0.070     1.581    dclk_reg
  -------------------------------------------------------------------
                         required time                         -1.581    
                         arrival time                           2.576    
  -------------------------------------------------------------------
                         slack                                  0.995    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { sysclk }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I      n/a            2.155         10.000      7.845      BUFGCTRL_X0Y3  sysclk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X85Y146  mclk_reg/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X85Y146  dclk_reg/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X85Y146  wclk_reg/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X85Y146  eclk_reg/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X85Y146  fclk_reg/C
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X56Y133  regfile0/register_reg_r1_0_31_0_5/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X56Y133  regfile0/register_reg_r1_0_31_0_5/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X56Y133  regfile0/register_reg_r1_0_31_0_5/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X56Y133  regfile0/register_reg_r1_0_31_0_5/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X56Y133  regfile0/register_reg_r1_0_31_0_5/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X56Y133  regfile0/register_reg_r1_0_31_0_5/RAMC_D1/CLK
Low Pulse Width   Fast    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X56Y133  regfile0/register_reg_r1_0_31_0_5/RAMD/CLK
Low Pulse Width   Fast    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X56Y133  regfile0/register_reg_r1_0_31_0_5/RAMD_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X56Y136  regfile0/register_reg_r1_0_31_18_23/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X56Y136  regfile0/register_reg_r1_0_31_18_23/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X56Y133  regfile0/register_reg_r1_0_31_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X56Y133  regfile0/register_reg_r1_0_31_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X56Y133  regfile0/register_reg_r1_0_31_0_5/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X56Y133  regfile0/register_reg_r1_0_31_0_5/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X56Y133  regfile0/register_reg_r1_0_31_0_5/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X56Y133  regfile0/register_reg_r1_0_31_0_5/RAMC_D1/CLK
High Pulse Width  Slow    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X56Y133  regfile0/register_reg_r1_0_31_0_5/RAMD/CLK
High Pulse Width  Slow    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X56Y133  regfile0/register_reg_r1_0_31_0_5/RAMD_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X56Y134  regfile0/register_reg_r2_0_31_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X56Y134  regfile0/register_reg_r2_0_31_0_5/RAMA_D1/CLK



