#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:39:14 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Sun Nov  8 18:43:29 2020
# Process ID: 91711
# Current directory: /home/caohy/work/tpu_total/tpu_double/tpu_transmit
# Command line: vivado
# Log file: /home/caohy/work/tpu_total/tpu_double/tpu_transmit/vivado.log
# Journal file: /home/caohy/work/tpu_total/tpu_double/tpu_transmit/vivado.jou
#-----------------------------------------------------------
start_gui
open_project /home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.xpr
update_compile_order -fileset sources_1
create_ip -name clk_wiz -vendor xilinx.com -library ip -version 6.0 -module_name tpu_transmit_clock
set_property -dict [list CONFIG.Component_Name {tpu_transmit_clock} CONFIG.USE_PHASE_ALIGNMENT {true} CONFIG.CLK_IN1_BOARD_INTERFACE {sysclk_125} CONFIG.CLKOUT2_USED {true} CONFIG.CLKOUT1_REQUESTED_OUT_FREQ {250.000} CONFIG.CLKOUT2_REQUESTED_OUT_FREQ {500.000} CONFIG.USE_LOCKED {true} CONFIG.USE_RESET {false} CONFIG.PRIM_SOURCE {Differential_clock_capable_pin} CONFIG.PRIM_IN_FREQ {125.000} CONFIG.SECONDARY_SOURCE {Single_ended_clock_capable_pin} CONFIG.CLKIN1_JITTER_PS {80.0} CONFIG.CLKOUT1_DRIVES {Buffer} CONFIG.CLKOUT2_DRIVES {Buffer} CONFIG.CLKOUT3_DRIVES {Buffer} CONFIG.CLKOUT4_DRIVES {Buffer} CONFIG.CLKOUT5_DRIVES {Buffer} CONFIG.CLKOUT6_DRIVES {Buffer} CONFIG.CLKOUT7_DRIVES {Buffer} CONFIG.MMCM_CLKFBOUT_MULT_F {8.000} CONFIG.MMCM_CLKIN1_PERIOD {8.000} CONFIG.MMCM_CLKOUT0_DIVIDE_F {4.000} CONFIG.MMCM_CLKOUT1_DIVIDE {2} CONFIG.NUM_OUT_CLKS {2} CONFIG.CLKOUT1_JITTER {104.759} CONFIG.CLKOUT1_PHASE_ERROR {96.948} CONFIG.CLKOUT2_JITTER {92.027} CONFIG.CLKOUT2_PHASE_ERROR {96.948}] [get_ips tpu_transmit_clock]
generate_target {instantiation_template} [get_files /home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.srcs/sources_1/ip/tpu_transmit_clock/tpu_transmit_clock.xci]
update_compile_order -fileset sources_1
generate_target all [get_files  /home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.srcs/sources_1/ip/tpu_transmit_clock/tpu_transmit_clock.xci]
catch { config_ip_cache -export [get_ips -all tpu_transmit_clock] }
export_ip_user_files -of_objects [get_files /home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.srcs/sources_1/ip/tpu_transmit_clock/tpu_transmit_clock.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] /home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.srcs/sources_1/ip/tpu_transmit_clock/tpu_transmit_clock.xci]
launch_runs -jobs 16 tpu_transmit_clock_synth_1
export_simulation -of_objects [get_files /home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.srcs/sources_1/ip/tpu_transmit_clock/tpu_transmit_clock.xci] -directory /home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.ip_user_files/sim_scripts -ip_user_files_dir /home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.ip_user_files -ipstatic_source_dir /home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.ip_user_files/ipstatic -lib_map_path [list {modelsim=/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.cache/compile_simlib/modelsim} {questa=/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.cache/compile_simlib/questa} {ies=/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.cache/compile_simlib/ies} {xcelium=/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.cache/compile_simlib/xcelium} {vcs=/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.cache/compile_simlib/vcs} {riviera=/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.cache/compile_simlib/riviera}] -use_ip_compiled_libs -force -quiet
close [ open /home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.srcs/sources_1/new/kcu105_10gbaser.sv w ]
add_files /home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.srcs/sources_1/new/kcu105_10gbaser.sv
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
add_files -norecurse /home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.srcs/sources_1/new/debounce_reset.sv
update_compile_order -fileset sources_1
set_property is_enabled false [get_files  /home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.srcs/sources_1/new/debounce_reset.sv]
add_files -norecurse {/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.srcs/sources_1/new/axi_stream_gen_mon_0.sv /home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.srcs/sources_1/new/debounce_reset.sv}
update_compile_order -fileset sources_1
add_files -norecurse /home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.srcs/sources_1/new/debounce_reset.sv
add_files -norecurse {/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.srcs/sources_1/new/axi_stream_interface.sv /home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.srcs/sources_1/new/axi_stream_gen.sv}
update_compile_order -fileset sources_1
add_files -norecurse /home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.srcs/sources_1/new/axi_stream_lb.v
update_compile_order -fileset sources_1
add_files -norecurse /home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.srcs/sources_1/new/debounce_reset.sv
add_files /home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.srcs/sources_1/new/bb_interface_fifo/bb_interface_fifo.xci
export_ip_user_files -of_objects  [get_files  /home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.srcs/sources_1/new/bb_interface_fifo/bb_interface_fifo.xci] -lib_map_path [list {modelsim=/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.cache/compile_simlib/modelsim} {questa=/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.cache/compile_simlib/questa} {ies=/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.cache/compile_simlib/ies} {xcelium=/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.cache/compile_simlib/xcelium} {vcs=/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.cache/compile_simlib/vcs} {riviera=/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.cache/compile_simlib/riviera}] -force -quiet
update_compile_order -fileset sources_1
add_files /home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.srcs/sources_1/new/axi_data_fifo_0/axis_data_fifo_0.xci
export_ip_user_files -of_objects  [get_files  /home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.srcs/sources_1/new/axi_data_fifo_0/axis_data_fifo_0.xci] -lib_map_path [list {modelsim=/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.cache/compile_simlib/modelsim} {questa=/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.cache/compile_simlib/questa} {ies=/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.cache/compile_simlib/ies} {xcelium=/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.cache/compile_simlib/xcelium} {vcs=/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.cache/compile_simlib/vcs} {riviera=/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.cache/compile_simlib/riviera}] -force -quiet
update_compile_order -fileset sources_1
add_files -norecurse /home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.srcs/sources_1/new/debounce_reset.sv
add_files /home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.srcs/sources_1/new/mac_phy/mac_phy.bd
export_ip_user_files -of_objects  [get_files  /home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.srcs/sources_1/new/mac_phy/mac_phy.bd] -lib_map_path [list {modelsim=/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.cache/compile_simlib/modelsim} {questa=/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.cache/compile_simlib/questa} {ies=/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.cache/compile_simlib/ies} {xcelium=/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.cache/compile_simlib/xcelium} {vcs=/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.cache/compile_simlib/vcs} {riviera=/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.cache/compile_simlib/riviera}] -force -quiet
update_compile_order -fileset sources_1
open_bd_design {/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.srcs/sources_1/new/mac_phy/mac_phy.bd}
add_files -norecurse /home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.srcs/sources_1/new/mac_phy_wrapper.v
update_compile_order -fileset sources_1
file mkdir /home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.srcs/sim_1/new
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open /home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.srcs/sim_1/new/th.sv w ]
add_files -fileset sim_1 /home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.srcs/sim_1/new/th.sv
update_compile_order -fileset sim_1
update_compile_order -fileset sim_1
generate_target Simulation [get_files /home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.srcs/sources_1/new/axi_data_fifo_0/axis_data_fifo_0.xci]
export_ip_user_files -of_objects [get_files /home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.srcs/sources_1/new/axi_data_fifo_0/axis_data_fifo_0.xci] -no_script -sync -force -quiet
export_simulation -of_objects [get_files /home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.srcs/sources_1/new/axi_data_fifo_0/axis_data_fifo_0.xci] -directory /home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.ip_user_files/sim_scripts -ip_user_files_dir /home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.ip_user_files -ipstatic_source_dir /home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.ip_user_files/ipstatic -lib_map_path [list {modelsim=/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.cache/compile_simlib/modelsim} {questa=/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.cache/compile_simlib/questa} {ies=/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.cache/compile_simlib/ies} {xcelium=/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.cache/compile_simlib/xcelium} {vcs=/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.cache/compile_simlib/vcs} {riviera=/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.cache/compile_simlib/riviera}] -use_ip_compiled_libs -force -quiet
launch_simulation
launch_simulation
launch_simulation
add_files -norecurse /home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.srcs/sources_1/new/debounce_reset.sv
set_property is_enabled true [get_files  /home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.srcs/sources_1/new/debounce_reset.sv]
update_compile_order -fileset sources_1
launch_simulation
launch_simulation
source tb.tcl
current_wave_config {Untitled 1}
add_wave {{/tb/tpu_transmit/kcu105_10gbaser/axi_stream_gen_mon_0/rx_axis_tdata}} {{/tb/tpu_transmit/kcu105_10gbaser/axi_stream_gen_mon_0/rx_axis_tkeep}} {{/tb/tpu_transmit/kcu105_10gbaser/axi_stream_gen_mon_0/rx_axis_tvalid}} {{/tb/tpu_transmit/kcu105_10gbaser/axi_stream_gen_mon_0/rx_axis_tlast}} {{/tb/tpu_transmit/kcu105_10gbaser/axi_stream_gen_mon_0/rx_axis_tuser}} {{/tb/tpu_transmit/kcu105_10gbaser/axi_stream_gen_mon_0/rx_axis_tready}} {{/tb/tpu_transmit/kcu105_10gbaser/axi_stream_gen_mon_0/s_axi_clk}} {{/tb/tpu_transmit/kcu105_10gbaser/axi_stream_gen_mon_0/axis_reset_n}} {{/tb/tpu_transmit/kcu105_10gbaser/axi_stream_gen_mon_0/tg_config}} {{/tb/tpu_transmit/kcu105_10gbaser/axi_stream_gen_mon_0/s_axi_areset_n}} {{/tb/tpu_transmit/kcu105_10gbaser/axi_stream_gen_mon_0/axis_clk}} {{/tb/tpu_transmit/kcu105_10gbaser/axi_stream_gen_mon_0/phy_status}} {{/tb/tpu_transmit/kcu105_10gbaser/axi_stream_gen_mon_0/tx_axis_tdata}} {{/tb/tpu_transmit/kcu105_10gbaser/axi_stream_gen_mon_0/tx_axis_tkeep}} {{/tb/tpu_transmit/kcu105_10gbaser/axi_stream_gen_mon_0/tx_axis_tvalid}} {{/tb/tpu_transmit/kcu105_10gbaser/axi_stream_gen_mon_0/tx_axis_tlast}} {{/tb/tpu_transmit/kcu105_10gbaser/axi_stream_gen_mon_0/tx_axis_tuser}} {{/tb/tpu_transmit/kcu105_10gbaser/axi_stream_gen_mon_0/tx_axis_tready}} {{/tb/tpu_transmit/kcu105_10gbaser/axi_stream_gen_mon_0/bb_rx_axis_aclk}} {{/tb/tpu_transmit/kcu105_10gbaser/axi_stream_gen_mon_0/bb_rx_axis_tdata}} {{/tb/tpu_transmit/kcu105_10gbaser/axi_stream_gen_mon_0/bb_rx_axis_tkeep}} {{/tb/tpu_transmit/kcu105_10gbaser/axi_stream_gen_mon_0/bb_rx_axis_tvalid}} {{/tb/tpu_transmit/kcu105_10gbaser/axi_stream_gen_mon_0/bb_rx_axis_tlast}} {{/tb/tpu_transmit/kcu105_10gbaser/axi_stream_gen_mon_0/bb_rx_axis_tuser}} {{/tb/tpu_transmit/kcu105_10gbaser/axi_stream_gen_mon_0/bb_rx_axis_tready}} {{/tb/tpu_transmit/kcu105_10gbaser/axi_stream_gen_mon_0/bb_tx_axis_tdata}} {{/tb/tpu_transmit/kcu105_10gbaser/axi_stream_gen_mon_0/bb_tx_axis_tkeep}} {{/tb/tpu_transmit/kcu105_10gbaser/axi_stream_gen_mon_0/bb_tx_axis_tvalid}} {{/tb/tpu_transmit/kcu105_10gbaser/axi_stream_gen_mon_0/bb_tx_axis_tlast}} {{/tb/tpu_transmit/kcu105_10gbaser/axi_stream_gen_mon_0/bb_tx_axis_tuser}} {{/tb/tpu_transmit/kcu105_10gbaser/axi_stream_gen_mon_0/bb_tx_axis_tready}} 
restart
run all
current_wave_config {Untitled 1}
add_wave {{/tb/tpu_transmit/kcu105_10gbaser/mac_phy_wrapper_i/rxn_ch0}} {{/tb/tpu_transmit/kcu105_10gbaser/mac_phy_wrapper_i/rxn_ch1}} {{/tb/tpu_transmit/kcu105_10gbaser/mac_phy_wrapper_i/rxp_ch0}} {{/tb/tpu_transmit/kcu105_10gbaser/mac_phy_wrapper_i/rxp_ch1}} 
current_wave_config {Untitled 1}
add_wave {{/tb/tpu_transmit/kcu105_10gbaser/mac_phy_wrapper_i/txn_ch0}} {{/tb/tpu_transmit/kcu105_10gbaser/mac_phy_wrapper_i/txn_ch1}} {{/tb/tpu_transmit/kcu105_10gbaser/mac_phy_wrapper_i/txp_ch0}} {{/tb/tpu_transmit/kcu105_10gbaser/mac_phy_wrapper_i/txp_ch1}} 
restart
run all
run all
open_bd_design {/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.srcs/sources_1/new/mac_phy/mac_phy.bd}
open_bd_design {/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.srcs/sources_1/new/mac_phy/mac_phy.bd}
delete_bd_objs [get_bd_intf_nets mac_phy_ch1_tx_statistics] [get_bd_nets mac_phy_ch0_gtrxreset_out] [get_bd_nets channel_1_tx_disable] [get_bd_nets channel_1_txclk322] [get_bd_nets channel_1_txp] [get_bd_nets mac_phy_ch0_txuserrdy_out] [get_bd_nets mac_phy_ch0_txusrclk_out] [get_bd_nets xlconstant_3b101_dout] [get_bd_intf_nets mac_phy_ch1_rx_statistics] [get_bd_nets mac_phy_ch0_areset_clk156_out] [get_bd_nets prtad_2] [get_bd_nets mac_phy_ch0_qpll0lock_out] [get_bd_nets mac_phy_ch0_qpll0outclk_out] [get_bd_nets mac_phy_ch0_txusrclk2_out] [get_bd_nets channel_1_rx_resetdone] [get_bd_nets channel_1_tx_resetdone] [get_bd_nets sim_speedup_control_1_1] [get_bd_intf_nets s_axis_pause_1_1] [get_bd_nets mac_phy_ch1_core_status] [get_bd_nets mac_phy_ch0_qpll0outrefclk_out] [get_bd_nets rxn_2] [get_bd_nets rxp_2] [get_bd_nets mac_phy_ch0_gttxreset_out] [get_bd_nets mac_phy_ch0_reset_counter_done_out] [get_bd_nets channel_1_txn] [get_bd_cells mac_phy_ch1]
delete_bd_objs [get_bd_intf_nets s_axis_tx_1_1] [get_bd_intf_nets mac_phy_ch1_m_axis_rx] [get_bd_cells system_ila_mac_phy2]
delete_bd_objs [get_bd_intf_ports m_axis_rx_0]
delete_bd_objs [get_bd_intf_ports rx_statistics_ch0]
delete_bd_objs [get_bd_intf_ports tx_statistics_ch0]
delete_bd_objs [get_bd_ports core_status_ch1]
delete_bd_objs [get_bd_ports rx_resetdone_ch1]
delete_bd_objs [get_bd_ports tx_resetdone_ch1]
delete_bd_objs [get_bd_ports tx_disable_ch1]
delete_bd_objs [get_bd_ports txclk322_ch1]
delete_bd_objs [get_bd_ports txn_ch1]
delete_bd_objs [get_bd_ports txp_ch1]
delete_bd_objs [get_bd_intf_ports s_axis_pause_ch1]
delete_bd_objs [get_bd_intf_ports s_axis_tx_1]
delete_bd_objs [get_bd_ports prtad_ch1]
delete_bd_objs [get_bd_ports rxn_ch1]
delete_bd_objs [get_bd_ports rxp_ch1]
delete_bd_objs [get_bd_ports sim_speedup_control_ch1]
set_property name m_axis_rx_0 [get_bd_intf_ports m_axis_rx_1]
set_property name rx_statistics_ch0 [get_bd_intf_ports rx_statistics_ch1]
set_property name tx_statistics_ch0 [get_bd_intf_ports tx_statistics_ch1]
save_bd_design
validate_bd_design
reset_target all [get_files  /home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.srcs/sources_1/new/mac_phy/mac_phy.bd]
export_ip_user_files -of_objects  [get_files  /home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.srcs/sources_1/new/mac_phy/mac_phy.bd] -sync -no_script -force -quiet
generate_target all [get_files  /home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.srcs/sources_1/new/mac_phy/mac_phy.bd]
catch { config_ip_cache -export [get_ips -all mac_phy_ten_gig_eth_mac_ch0_0] }
catch { config_ip_cache -export [get_ips -all mac_phy_ten_gig_eth_pcs_pma_ch0_0] }
export_ip_user_files -of_objects [get_files /home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.srcs/sources_1/new/mac_phy/mac_phy.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] /home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.srcs/sources_1/new/mac_phy/mac_phy.bd]
launch_runs -jobs 16 {mac_phy_ten_gig_eth_mac_ch0_0_synth_1 mac_phy_ten_gig_eth_pcs_pma_ch0_0_synth_1}
export_simulation -of_objects [get_files /home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.srcs/sources_1/new/mac_phy/mac_phy.bd] -directory /home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.ip_user_files/sim_scripts -ip_user_files_dir /home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.ip_user_files -ipstatic_source_dir /home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.ip_user_files/ipstatic -lib_map_path [list {modelsim=/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.cache/compile_simlib/modelsim} {questa=/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.cache/compile_simlib/questa} {ies=/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.cache/compile_simlib/ies} {xcelium=/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.cache/compile_simlib/xcelium} {vcs=/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.cache/compile_simlib/vcs} {riviera=/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.cache/compile_simlib/riviera}] -use_ip_compiled_libs -force -quiet
reset_target all [get_files  /home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.srcs/sources_1/new/mac_phy/mac_phy.bd]
export_ip_user_files -of_objects  [get_files  /home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.srcs/sources_1/new/mac_phy/mac_phy.bd] -sync -no_script -force -quiet
delete_ip_run [get_files -of_objects [get_fileset sources_1] /home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.srcs/sources_1/new/mac_phy/mac_phy.bd]
generate_target all [get_files  /home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.srcs/sources_1/new/mac_phy/mac_phy.bd]
catch { config_ip_cache -export [get_ips -all mac_phy_ten_gig_eth_mac_ch0_0] }
catch { config_ip_cache -export [get_ips -all mac_phy_ten_gig_eth_pcs_pma_ch0_0] }
export_ip_user_files -of_objects [get_files /home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.srcs/sources_1/new/mac_phy/mac_phy.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] /home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.srcs/sources_1/new/mac_phy/mac_phy.bd]
export_simulation -of_objects [get_files /home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.srcs/sources_1/new/mac_phy/mac_phy.bd] -directory /home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.ip_user_files/sim_scripts -ip_user_files_dir /home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.ip_user_files -ipstatic_source_dir /home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.ip_user_files/ipstatic -lib_map_path [list {modelsim=/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.cache/compile_simlib/modelsim} {questa=/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.cache/compile_simlib/questa} {ies=/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.cache/compile_simlib/ies} {xcelium=/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.cache/compile_simlib/xcelium} {vcs=/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.cache/compile_simlib/vcs} {riviera=/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.cache/compile_simlib/riviera}] -use_ip_compiled_libs -force -quiet
make_wrapper -files [get_files /home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.srcs/sources_1/new/mac_phy/mac_phy.bd] -top
add_files -norecurse /home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.srcs/sources_1/new/mac_phy/hdl/mac_phy_wrapper.v
update_compile_order -fileset sources_1
relaunch_sim
relaunch_sim
current_wave_config {Untitled 1}
add_wave {{/tb/tpu_transmit/kcu105_10gbaser/mac_phy_wrapper_i}} 
restart
run all
current_wave_config {Untitled 1}
add_wave {{/tb/tpu_transmit/kcu105_10gbaser/mac_phy_wrapper_i}} 
relaunch_sim
current_wave_config {Untitled 1}
add_wave {{/tb/tpu_transmit/kcu105_10gbaser/mac_phy_wrapper_i}} 
close_sim
