{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 4.2 Build 157 12/07/2004 SJ Web Edition " "Info: Version 4.2 Build 157 12/07/2004 SJ Web Edition" {  } {  } 0} { "Info" "IQEXE_START_BANNER_TIME" "Tue May 17 07:58:15 2005 " "Info: Processing started: Tue May 17 07:58:15 2005" {  } {  } 0}  } {  } 4}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --import_settings_files=on --export_settings_files=off uart -c uart " "Info: Command: quartus_map --import_settings_files=on --export_settings_files=off uart -c uart" {  } {  } 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "br_gen.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file br_gen.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 br_gen-arch " "Info: Found design unit 1: br_gen-arch" {  } { { "br_gen.vhd" "" { Text "D:/Brent/Project/GFEC_MAXII_Kit/program/RS232/RS232/br_gen.vhd" 15 -1 0 } }  } 0} { "Info" "ISGN_ENTITY_NAME" "1 br_gen " "Info: Found entity 1: br_gen" {  } { { "br_gen.vhd" "" { Text "D:/Brent/Project/GFEC_MAXII_Kit/program/RS232/RS232/br_gen.vhd" 5 -1 0 } }  } 0}  } {  } 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file uart.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 uart-a " "Info: Found design unit 1: uart-a" {  } { { "uart.vhd" "" { Text "D:/Brent/Project/GFEC_MAXII_Kit/program/RS232/RS232/uart.vhd" 21 -1 0 } }  } 0} { "Info" "ISGN_ENTITY_NAME" "1 uart " "Info: Found entity 1: uart" {  } { { "uart.vhd" "" { Text "D:/Brent/Project/GFEC_MAXII_Kit/program/RS232/RS232/uart.vhd" 6 -1 0 } }  } 0}  } {  } 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart_receiver.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file uart_receiver.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 uart_receiver-arch " "Info: Found design unit 1: uart_receiver-arch" {  } { { "uart_receiver.vhd" "" { Text "D:/Brent/Project/GFEC_MAXII_Kit/program/RS232/RS232/uart_receiver.vhd" 17 -1 0 } }  } 0} { "Info" "ISGN_ENTITY_NAME" "1 uart_receiver " "Info: Found entity 1: uart_receiver" {  } { { "uart_receiver.vhd" "" { Text "D:/Brent/Project/GFEC_MAXII_Kit/program/RS232/RS232/uart_receiver.vhd" 6 -1 0 } }  } 0}  } {  } 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart_transmitter.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file uart_transmitter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 uart_transmitter-arch " "Info: Found design unit 1: uart_transmitter-arch" {  } { { "uart_transmitter.vhd" "" { Text "D:/Brent/Project/GFEC_MAXII_Kit/program/RS232/RS232/uart_transmitter.vhd" 16 -1 0 } }  } 0} { "Info" "ISGN_ENTITY_NAME" "1 uart_transmitter " "Info: Found entity 1: uart_transmitter" {  } { { "uart_transmitter.vhd" "" { Text "D:/Brent/Project/GFEC_MAXII_Kit/program/RS232/RS232/uart_transmitter.vhd" 4 -1 0 } }  } 0}  } {  } 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart_test.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file uart_test.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 uart_test " "Info: Found entity 1: uart_test" {  } { { "uart_test.bdf" "" { Schematic "D:/Brent/Project/GFEC_MAXII_Kit/program/RS232/RS232/uart_test.bdf" { } } }  } 0}  } {  } 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clk_div.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file clk_div.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 clk_div-a " "Info: Found design unit 1: clk_div-a" {  } { { "clk_div.vhd" "" { Text "D:/Brent/Project/GFEC_MAXII_Kit/program/RS232/RS232/clk_div.vhd" 12 -1 0 } }  } 0} { "Info" "ISGN_ENTITY_NAME" "1 clk_div " "Info: Found entity 1: clk_div" {  } { { "clk_div.vhd" "" { Text "D:/Brent/Project/GFEC_MAXII_Kit/program/RS232/RS232/clk_div.vhd" 5 -1 0 } }  } 0}  } {  } 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "scan.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file scan.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 scan-arch " "Info: Found design unit 1: scan-arch" {  } { { "scan.vhd" "" { Text "D:/Brent/Project/GFEC_MAXII_Kit/program/RS232/RS232/scan.vhd" 18 -1 0 } }  } 0} { "Info" "ISGN_ENTITY_NAME" "1 scan " "Info: Found entity 1: scan" {  } { { "scan.vhd" "" { Text "D:/Brent/Project/GFEC_MAXII_Kit/program/RS232/RS232/scan.vhd" 6 -1 0 } }  } 0}  } {  } 0}
{ "Warning" "WVRFX_VHDL_WARNING_INITIAL_VALUE_FOR_SIGNAL_IS_IGNORED" "ctr2 br_gen.vhd(17) " "Warning: VHDL Signal Declaration warning at br_gen.vhd(17): ignored default value for signal \"ctr2\"" {  } { { "br_gen.vhd" "" { Text "D:/Brent/Project/GFEC_MAXII_Kit/program/RS232/RS232/br_gen.vhd" 17 0 0 } }  } 0}
{ "Warning" "WVRFX_VHDL_WARNING_INITIAL_VALUE_FOR_SIGNAL_IS_IGNORED" "ctr3 br_gen.vhd(18) " "Warning: VHDL Signal Declaration warning at br_gen.vhd(18): ignored default value for signal \"ctr3\"" {  } { { "br_gen.vhd" "" { Text "D:/Brent/Project/GFEC_MAXII_Kit/program/RS232/RS232/br_gen.vhd" 18 0 0 } }  } 0}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "rst scan.vhd(27) " "Warning: VHDL Process Statement warning at scan.vhd(27): signal \"rst\" is read inside the Process Statement but isn't in the Process Statement's sensivitity list" {  } { { "scan.vhd" "" { Text "D:/Brent/Project/GFEC_MAXII_Kit/program/RS232/RS232/scan.vhd" 27 0 0 } }  } 0}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "rxd_data scan.vhd(28) " "Warning: VHDL Process Statement warning at scan.vhd(28): signal \"rxd_data\" is read inside the Process Statement but isn't in the Process Statement's sensivitity list" {  } { { "scan.vhd" "" { Text "D:/Brent/Project/GFEC_MAXII_Kit/program/RS232/RS232/scan.vhd" 28 0 0 } }  } 0}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "rxd_data scan.vhd(29) " "Warning: VHDL Process Statement warning at scan.vhd(29): signal \"rxd_data\" is read inside the Process Statement but isn't in the Process Statement's sensivitity list" {  } { { "scan.vhd" "" { Text "D:/Brent/Project/GFEC_MAXII_Kit/program/RS232/RS232/scan.vhd" 29 0 0 } }  } 0}
{ "Info" "IVRFX_VHDL_CASE_STATEMENT_OTHERS_CLAUSE_NEVER_SELECTED" "scan.vhd(62) " "Info: VHDL Case Statement information at scan.vhd(62): OTHERS choice is never selected" {  } { { "scan.vhd" "" { Text "D:/Brent/Project/GFEC_MAXII_Kit/program/RS232/RS232/scan.vhd" 62 0 0 } }  } 0}
{ "Info" "IVRFX_VHDL_CASE_STATEMENT_OTHERS_CLAUSE_NEVER_SELECTED" "scan.vhd(87) " "Info: VHDL Case Statement information at scan.vhd(87): OTHERS choice is never selected" {  } { { "scan.vhd" "" { Text "D:/Brent/Project/GFEC_MAXII_Kit/program/RS232/RS232/scan.vhd" 87 0 0 } }  } 0}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "reset clk_div.vhd(18) " "Warning: VHDL Process Statement warning at clk_div.vhd(18): signal \"reset\" is read inside the Process Statement but isn't in the Process Statement's sensivitity list" {  } { { "clk_div.vhd" "" { Text "D:/Brent/Project/GFEC_MAXII_Kit/program/RS232/RS232/clk_div.vhd" 18 0 0 } }  } 0}
{ "Info" "IOPT_SMP_MACHINE_PREPROCESS_STAT" "\|uart_test\|uart:inst\|uart_transmitter:u3\|state 3 0 " "Info: State machine \"\|uart_test\|uart:inst\|uart_transmitter:u3\|state\" contains 3 states and 0 state bits" {  } {  } 0}
{ "Info" "IOPT_SMP_MACHINE_PREPROCESS_STAT" "\|uart_test\|uart:inst\|uart_receiver:u2\|state 3 0 " "Info: State machine \"\|uart_test\|uart:inst\|uart_receiver:u2\|state\" contains 3 states and 0 state bits" {  } {  } 0}
{ "Info" "IOPT_SMP_MACHINE_REPORT_PROCESSOR" "Auto \|uart_test\|uart:inst\|uart_transmitter:u3\|state " "Info: Selected Auto state machine encoding method for state machine \"\|uart_test\|uart:inst\|uart_transmitter:u3\|state\"" {  } {  } 0}
{ "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_HEADER" "\|uart_test\|uart:inst\|uart_transmitter:u3\|state " "Info: Encoding result for state machine \"\|uart_test\|uart:inst\|uart_transmitter:u3\|state\"" { { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS_HEADER" "3 " "Info: Completed encoding using 3 state bits" { { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS" "uart:inst\|uart_transmitter:u3\|state.tdata " "Info: Encoded state bit \"uart:inst\|uart_transmitter:u3\|state.tdata\"" {  } { { "uart_transmitter.vhd" "" { Text "D:/Brent/Project/GFEC_MAXII_Kit/program/RS232/RS232/uart_transmitter.vhd" 18 -1 0 } }  } 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS" "uart:inst\|uart_transmitter:u3\|state.synch " "Info: Encoded state bit \"uart:inst\|uart_transmitter:u3\|state.synch\"" {  } { { "uart_transmitter.vhd" "" { Text "D:/Brent/Project/GFEC_MAXII_Kit/program/RS232/RS232/uart_transmitter.vhd" 18 -1 0 } }  } 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS" "uart:inst\|uart_transmitter:u3\|state.idle " "Info: Encoded state bit \"uart:inst\|uart_transmitter:u3\|state.idle\"" {  } { { "uart_transmitter.vhd" "" { Text "D:/Brent/Project/GFEC_MAXII_Kit/program/RS232/RS232/uart_transmitter.vhd" 18 -1 0 } }  } 0}  } {  } 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|uart_test\|uart:inst\|uart_transmitter:u3\|state.idle 000 " "Info: State \"\|uart_test\|uart:inst\|uart_transmitter:u3\|state.idle\" uses code string \"000\"" {  } { { "uart_transmitter.vhd" "" { Text "D:/Brent/Project/GFEC_MAXII_Kit/program/RS232/RS232/uart_transmitter.vhd" 18 -1 0 } }  } 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|uart_test\|uart:inst\|uart_transmitter:u3\|state.synch 011 " "Info: State \"\|uart_test\|uart:inst\|uart_transmitter:u3\|state.synch\" uses code string \"011\"" {  } { { "uart_transmitter.vhd" "" { Text "D:/Brent/Project/GFEC_MAXII_Kit/program/RS232/RS232/uart_transmitter.vhd" 18 -1 0 } }  } 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|uart_test\|uart:inst\|uart_transmitter:u3\|state.tdata 101 " "Info: State \"\|uart_test\|uart:inst\|uart_transmitter:u3\|state.tdata\" uses code string \"101\"" {  } { { "uart_transmitter.vhd" "" { Text "D:/Brent/Project/GFEC_MAXII_Kit/program/RS232/RS232/uart_transmitter.vhd" 18 -1 0 } }  } 0}  } {  } 0}
{ "Info" "IOPT_SMP_MACHINE_REPORT_PROCESSOR" "Auto \|uart_test\|uart:inst\|uart_receiver:u2\|state " "Info: Selected Auto state machine encoding method for state machine \"\|uart_test\|uart:inst\|uart_receiver:u2\|state\"" {  } {  } 0}
{ "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_HEADER" "\|uart_test\|uart:inst\|uart_receiver:u2\|state " "Info: Encoding result for state machine \"\|uart_test\|uart:inst\|uart_receiver:u2\|state\"" { { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS_HEADER" "3 " "Info: Completed encoding using 3 state bits" { { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS" "uart:inst\|uart_receiver:u2\|state.recv_data " "Info: Encoded state bit \"uart:inst\|uart_receiver:u2\|state.recv_data\"" {  } { { "uart_receiver.vhd" "" { Text "D:/Brent/Project/GFEC_MAXII_Kit/program/RS232/RS232/uart_receiver.vhd" 19 -1 0 } }  } 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS" "uart:inst\|uart_receiver:u2\|state.start_detected " "Info: Encoded state bit \"uart:inst\|uart_receiver:u2\|state.start_detected\"" {  } { { "uart_receiver.vhd" "" { Text "D:/Brent/Project/GFEC_MAXII_Kit/program/RS232/RS232/uart_receiver.vhd" 19 -1 0 } }  } 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS" "uart:inst\|uart_receiver:u2\|state.idle " "Info: Encoded state bit \"uart:inst\|uart_receiver:u2\|state.idle\"" {  } { { "uart_receiver.vhd" "" { Text "D:/Brent/Project/GFEC_MAXII_Kit/program/RS232/RS232/uart_receiver.vhd" 19 -1 0 } }  } 0}  } {  } 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|uart_test\|uart:inst\|uart_receiver:u2\|state.idle 000 " "Info: State \"\|uart_test\|uart:inst\|uart_receiver:u2\|state.idle\" uses code string \"000\"" {  } { { "uart_receiver.vhd" "" { Text "D:/Brent/Project/GFEC_MAXII_Kit/program/RS232/RS232/uart_receiver.vhd" 19 -1 0 } }  } 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|uart_test\|uart:inst\|uart_receiver:u2\|state.start_detected 011 " "Info: State \"\|uart_test\|uart:inst\|uart_receiver:u2\|state.start_detected\" uses code string \"011\"" {  } { { "uart_receiver.vhd" "" { Text "D:/Brent/Project/GFEC_MAXII_Kit/program/RS232/RS232/uart_receiver.vhd" 19 -1 0 } }  } 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|uart_test\|uart:inst\|uart_receiver:u2\|state.recv_data 101 " "Info: State \"\|uart_test\|uart:inst\|uart_receiver:u2\|state.recv_data\" uses code string \"101\"" {  } { { "uart_receiver.vhd" "" { Text "D:/Brent/Project/GFEC_MAXII_Kit/program/RS232/RS232/uart_receiver.vhd" 19 -1 0 } }  } 0}  } {  } 0}
{ "Info" "IOPT_INFERENCING_SUMMARY" "2 " "Info: Inferred 2 megafunctions from design logic" { { "Info" "IOPT_LPM_COUNTER_INFERRED" "uart:inst\|br_gen:u1\|ctr2\[0\]~8 8 " "Info: Inferred lpm_counter megafunction (LPM_WIDTH=8) from the following logic: \"uart:inst\|br_gen:u1\|ctr2\[0\]~8\"" {  } { { "br_gen.vhd" "ctr2\[0\]~8" { Text "D:/Brent/Project/GFEC_MAXII_Kit/program/RS232/RS232/br_gen.vhd" 41 -1 0 } }  } 0} { "Info" "IOPT_LPM_COUNTER_INFERRED" "clk_div:inst1\|cnt\[0\]~24 24 " "Info: Inferred lpm_counter megafunction (LPM_WIDTH=24) from the following logic: \"clk_div:inst1\|cnt\[0\]~24\"" {  } { { "clk_div.vhd" "cnt\[0\]~24" { Text "D:/Brent/Project/GFEC_MAXII_Kit/program/RS232/RS232/clk_div.vhd" 18 -1 0 } }  } 0}  } {  } 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "c:/altera/quartus42/libraries/megafunctions/lpm_counter.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file c:/altera/quartus42/libraries/megafunctions/lpm_counter.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_counter " "Info: Found entity 1: lpm_counter" {  } { { "lpm_counter.tdf" "" { Text "c:/altera/quartus42/libraries/megafunctions/lpm_counter.tdf" 227 1 0 } }  } 0}  } {  } 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_rm6.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/cntr_rm6.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_rm6 " "Info: Found entity 1: cntr_rm6" {  } { { "db/cntr_rm6.tdf" "" { Text "D:/Brent/Project/GFEC_MAXII_Kit/program/RS232/RS232/db/cntr_rm6.tdf" 31 1 0 } }  } 0}  } {  } 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_b67.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/cntr_b67.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_b67 " "Info: Found entity 1: cntr_b67" {  } { { "db/cntr_b67.tdf" "" { Text "D:/Brent/Project/GFEC_MAXII_Kit/program/RS232/RS232/db/cntr_b67.tdf" 31 1 0 } }  } 0}  } {  } 0}
{ "Warning" "WOPT_MLS_STUCK_PIN_HDR" "" "Warning: Output pins are stuck at VCC or GND" { { "Warning" "WOPT_MLS_STUCK_PIN" "seven_seg\[7\] GND " "Warning: Pin \"seven_seg\[7\]\" stuck at GND" {  } { { "uart_test.bdf" "" { Schematic "D:/Brent/Project/GFEC_MAXII_Kit/program/RS232/RS232/uart_test.bdf" { { 384 520 717 400 "seven_seg\[7..0\]" "" } } } }  } 0}  } {  } 0}
{ "Info" "IFTM_FTM_PRESET_POWER_UP" "" "Info: Registers with preset signals will power-up high" {  } { { "uart_transmitter.vhd" "" { Text "D:/Brent/Project/GFEC_MAXII_Kit/program/RS232/RS232/uart_transmitter.vhd" 68 -1 0 } } { "uart_transmitter.vhd" "" { Text "D:/Brent/Project/GFEC_MAXII_Kit/program/RS232/RS232/uart_transmitter.vhd" 68 -1 0 } } { "uart_receiver.vhd" "" { Text "D:/Brent/Project/GFEC_MAXII_Kit/program/RS232/RS232/uart_receiver.vhd" 13 -1 0 } } { "uart_transmitter.vhd" "" { Text "D:/Brent/Project/GFEC_MAXII_Kit/program/RS232/RS232/uart_transmitter.vhd" 68 -1 0 } } { "uart_receiver.vhd" "" { Text "D:/Brent/Project/GFEC_MAXII_Kit/program/RS232/RS232/uart_receiver.vhd" 13 -1 0 } } { "uart_receiver.vhd" "" { Text "D:/Brent/Project/GFEC_MAXII_Kit/program/RS232/RS232/uart_receiver.vhd" 13 -1 0 } } { "uart_receiver.vhd" "" { Text "D:/Brent/Project/GFEC_MAXII_Kit/program/RS232/RS232/uart_receiver.vhd" 13 -1 0 } } { "uart_transmitter.vhd" "" { Text "D:/Brent/Project/GFEC_MAXII_Kit/program/RS232/RS232/uart_transmitter.vhd" 68 -1 0 } } { "uart_transmitter.vhd" "" { Text "D:/Brent/Project/GFEC_MAXII_Kit/program/RS232/RS232/uart_transmitter.vhd" 68 -1 0 } } { "uart_transmitter.vhd" "" { Text "D:/Brent/Project/GFEC_MAXII_Kit/program/RS232/RS232/uart_transmitter.vhd" 68 -1 0 } } { "uart_transmitter.vhd" "" { Text "D:/Brent/Project/GFEC_MAXII_Kit/program/RS232/RS232/uart_transmitter.vhd" 68 -1 0 } } { "uart_transmitter.vhd" "" { Text "D:/Brent/Project/GFEC_MAXII_Kit/program/RS232/RS232/uart_transmitter.vhd" 68 -1 0 } } { "uart_transmitter.vhd" "" { Text "D:/Brent/Project/GFEC_MAXII_Kit/program/RS232/RS232/uart_transmitter.vhd" 68 -1 0 } }  } 0}
{ "Info" "ISCL_SCL_TM_SUMMARY" "205 " "Info: Implemented 205 device resources after synthesis - the final resource count might be different" { { "Info" "ISCL_SCL_TM_IPINS" "7 " "Info: Implemented 7 input pins" {  } {  } 0} { "Info" "ISCL_SCL_TM_OPINS" "15 " "Info: Implemented 15 output pins" {  } {  } 0} { "Info" "ISCL_SCL_TM_LCELLS" "183 " "Info: Implemented 183 logic cells" {  } {  } 0}  } {  } 0}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 8 s " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 8 warnings" { { "Info" "IQEXE_END_BANNER_TIME" "Tue May 17 07:58:18 2005 " "Info: Processing ended: Tue May 17 07:58:18 2005" {  } {  } 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Info: Elapsed time: 00:00:03" {  } {  } 0}  } {  } 0}
