#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2700185 on Thu Oct 24 18:46:05 MDT 2019
# IP Build 2699827 on Thu Oct 24 21:16:38 MDT 2019
# Start of session at: Sun Aug 24 15:28:38 2025
# Process ID: 18476
# Current directory: D:/university/studies/FPGA/PJ_FPGA/GA_Genetic_algorithm/GA
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent9684 D:\university\studies\FPGA\PJ_FPGA\GA_Genetic_algorithm\GA\GA.xpr
# Log file: D:/university/studies/FPGA/PJ_FPGA/GA_Genetic_algorithm/GA/vivado.log
# Journal file: D:/university/studies/FPGA/PJ_FPGA/GA_Genetic_algorithm/GA\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/university/studies/FPGA/PJ_FPGA/GA_Genetic_algorithm/GA/GA.xpr
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
INFO: [Common 17-344] 'open_project' was cancelled
exit
INFO: [Common 17-206] Exiting Vivado at Sun Aug 24 15:29:13 2025...
ado IP repository 'C:/Xilinx/Vivado/2019.2/data/ip'.
open_project: Time (s): cpu = 00:00:26 ; elapsed = 00:00:17 . Memory (MB): peak = 925.262 ; gain = 264.801
update_compile_order -fileset sources_launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/university/studies/FPGA/PJ_FPGA/GA_Genetic_algorithm/GA/GA.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'mutation_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/university/studies/FPGA/PJ_FPGA/GA_Genetic_algorithm/GA/GA.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj mutation_tb_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/university/studies/FPGA/PJ_FPGA/GA_Genetic_algorithm/GA/GA.sim/sim_1/behav/xsim'
"xelab -wto bb158da9db984e639b505cb4a8db05df --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot mutation_tb_behav xil_defaultlib.mutation_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto bb158da9db984e639b505cb4a8db05df --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot mutation_tb_behav xil_defaultlib.mutation_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3815] value of parameter 'W' cannot contain a hierarchical identifier [D:/university/studies/FPGA/PJ_FPGA/GA_Genetic_algorithm/GA/GA.srcs/sim_1/new/mutation_TB.sv:397]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 58 for port 'seed_in' [D:/university/studies/FPGA/PJ_FPGA/GA_Genetic_algorithm/GA/GA.srcs/sim_1/new/mutation_TB.sv:78]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/university/studies/FPGA/PJ_FPGA/GA_Genetic_algorithm/GA/GA.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "mutation_tb_behav -key {Behavioral:sim_1:Functional:mutation_tb} -tclbatch {mutation_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source mutation_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
PASS: Reset test          16 handled correctly (done=0)
PASS: child_out reset correctly
------------------------------------------------------------
>>>ERROR!! test 17: Mode=10, child_in=0xce7a, mutation_rate=201, LSFR_input=0xc53e, mutation_done=1
Expected child_out=0xd9da, but got 0xce7a
Details: Probabilistic check passed (LSFR[7:0]=62  < rate=201)
Inversion: sorted_start=5, sorted_end=12
------------------------------------------------------------
------------------------------------------------------------
>>>ERROR!! test 32: Mode=1, child_in=0x6378, mutation_rate=210, LSFR_input=0x446b, mutation_done=1
Expected child_out=0x7a38, but got 0x6378
Details: Probabilistic check passed (LSFR[7:0]=107  < rate=210)
Bit-Swap: pos1=11, pos2=6
------------------------------------------------------------
------------------------------------------------------------
>>>ERROR!! test 34: Mode=0, child_in=0x9244, mutation_rate=212, LSFR_input=0x315a, mutation_done=1
Expected child_out=0x6dbb, but got 0x9244
Details: Probabilistic check passed (LSFR[7:0]=90  < rate=212)
Bit-Flip: flip_mask=0x315a
------------------------------------------------------------
------------------------------------------------------------
>>>ERROR!! test 36: Mode=100, child_in=0x9b49, mutation_rate=173, LSFR_input=0xfc32, mutation_done=1
Expected child_out=0xa876, but got 0x9b49
Details: Probabilistic check passed (LSFR[7:0]=50  < rate=173)
Combined: flip_mask=0xfc32, pos1=2, pos2=3
------------------------------------------------------------
------------------------------------------------------------
>>>ERROR!! test 42: Mode=11, child_in=0x0dab, mutation_rate=135, LSFR_input=0x912d, mutation_done=1
Expected child_out=0xbc84, but got 0x0dab
Details: Probabilistic check passed (LSFR[7:0]=45  < rate=135)
Scramble: mask=0x912d
------------------------------------------------------------
------------------------------------------------------------
>>>ERROR!! test 43: Mode=11, child_in=0x7d3b, mutation_rate=228, LSFR_input=0xd9b6, mutation_done=1
Expected child_out=0xa48d, but got 0x7d3b
Details: Probabilistic check passed (LSFR[7:0]=182  < rate=228)
Scramble: mask=0xd9b6
------------------------------------------------------------
------------------------------------------------------------
>>>ERROR!! test 61: Mode=11, child_in=0x7c81, mutation_rate=73, LSFR_input=0xb844, mutation_done=1
Expected child_out=0xc4c5, but got 0x7c81
Details: Probabilistic check passed (LSFR[7:0]=68  < rate=73)
Scramble: mask=0xb844
------------------------------------------------------------
------------------------------------------------------------
>>>ERROR!! test 67: Mode=0, child_in=0xa699, mutation_rate=135, LSFR_input=0xb94c, mutation_done=1
Expected child_out=0x84bb, but got 0xa699
Details: Probabilistic check passed (LSFR[7:0]=76  < rate=135)
Bit-Flip: flip_mask=0xb94c
------------------------------------------------------------
------------------------------------------------------------
>>>ERROR!! test 69: Mode=0, child_in=0x8392, mutation_rate=164, LSFR_input=0x3f75, mutation_done=1
Expected child_out=0x3829, but got 0x8392
Details: Probabilistic check passed (LSFR[7:0]=117  < rate=164)
Bit-Flip: flip_mask=0x3f75
------------------------------------------------------------
------------------------------------------------------------
>>>ERROR!! test 70: Mode=100, child_in=0x8219, mutation_rate=243, LSFR_input=0x8f9e, mutation_done=1
Expected child_out=0xc019, but got 0x8219
Details: Probabilistic check passed (LSFR[7:0]=158  < rate=243)
Combined: flip_mask=0x8f9e, pos1=14, pos2=9
------------------------------------------------------------
------------------------------------------------------------
>>>ERROR!! test 72: Mode=0, child_in=0xa679, mutation_rate=144, LSFR_input=0xd201, mutation_done=1
Expected child_out=0xd10e, but got 0xa679
Details: Probabilistic check passed (LSFR[7:0]=1  < rate=144)
Bit-Flip: flip_mask=0xd201
------------------------------------------------------------
------------------------------------------------------------
>>>ERROR!! test 75: Mode=10, child_in=0x93d8, mutation_rate=107, LSFR_input=0x1314, mutation_done=1
Expected child_out=0x93d2, but got 0x93d8
Details: Probabilistic check passed (LSFR[7:0]=20  < rate=107)
Inversion: sorted_start=1, sorted_end=3
------------------------------------------------------------
------------------------------------------------------------
>>>ERROR!! test 79: Mode=0, child_in=0xdb6a, mutation_rate=210, LSFR_input=0x3a47, mutation_done=1
Expected child_out=0x2495, but got 0xdb6a
Details: Probabilistic check passed (LSFR[7:0]=71  < rate=210)
Bit-Flip: flip_mask=0x3a47
------------------------------------------------------------
------------------------------------------------------------
>>>ERROR!! test 80: Mode=1, child_in=0x899e, mutation_rate=189, LSFR_input=0x8c07, mutation_done=1
Expected child_out=0x891f, but got 0x899e
Details: Probabilistic check passed (LSFR[7:0]=7  < rate=189)
Bit-Swap: pos1=7, pos2=0
------------------------------------------------------------
------------------------------------------------------------
>>>ERROR!! test 81: Mode=11, child_in=0x1b35, mutation_rate=141, LSFR_input=0xc703, mutation_done=1
Expected child_out=0xdc36, but got 0x1b35
Details: Probabilistic check passed (LSFR[7:0]=3  < rate=141)
Scramble: mask=0xc703
------------------------------------------------------------
------------------------------------------------------------
>>>ERROR!! test 85: Mode=100, child_in=0x7100, mutation_rate=195, LSFR_input=0xa32d, mutation_done=1
Expected child_out=0x3762, but got 0x7100
Details: Probabilistic check passed (LSFR[7:0]=45  < rate=195)
Combined: flip_mask=0xa32d, pos1=13, pos2=2
------------------------------------------------------------
------------------------------------------------------------
>>>ERROR!! test 88: Mode=0, child_in=0x8f60, mutation_rate=213, LSFR_input=0xf838, mutation_done=1
Expected child_out=0xf817, but got 0x8f60
Details: Probabilistic check passed (LSFR[7:0]=56  < rate=213)
Bit-Flip: flip_mask=0xf838
------------------------------------------------------------
------------------------------------------------------------
>>>ERROR!! test 94: Mode=11, child_in=0x6778, mutation_rate=118, LSFR_input=0x604d, mutation_done=1
Expected child_out=0x2734, but got 0x6778
Details: Probabilistic check passed (LSFR[7:0]=77  < rate=118)
Scramble: mask=0x604d
------------------------------------------------------------
------------------------------------------------------------
>>>ERROR!! test 95: Mode=10, child_in=0x168e, mutation_rate=78, LSFR_input=0x3026, mutation_done=1
Expected child_out=0x1687, but got 0x168e
Details: Probabilistic check passed (LSFR[7:0]=38  < rate=78)
Inversion: sorted_start=0, sorted_end=3
------------------------------------------------------------
------------------------------------------------------------
>>>ERROR!! test 101: Mode=0, child_in=0xb1a3, mutation_rate=190, LSFR_input=0x5c3d, mutation_done=1
Expected child_out=0x1b09, but got 0xb1a3
Details: Probabilistic check passed (LSFR[7:0]=61  < rate=190)
Bit-Flip: flip_mask=0x5c3d
------------------------------------------------------------
------------------------------------------------------------
>>>ERROR!! test 103: Mode=0, child_in=0x1ec1, mutation_rate=100, LSFR_input=0xf64d, mutation_done=1
Expected child_out=0x3ce3, but got 0x1ec1
Details: Probabilistic check passed (LSFR[7:0]=77  < rate=100)
Bit-Flip: flip_mask=0xf64d
------------------------------------------------------------
------------------------------------------------------------
>>>ERROR!! test 105: Mode=10, child_in=0x6624, mutation_rate=146, LSFR_input=0x4c75, mutation_done=1
Expected child_out=0x68c4, but got 0x6624
Details: Probabilistic check passed (LSFR[7:0]=117  < rate=146)
Inversion: sorted_start=4, sorted_end=12
------------------------------------------------------------
------------------------------------------------------------
>>>ERROR!! test 108: Mode=0, child_in=0xf845, mutation_rate=144, LSFR_input=0x982c, mutation_done=1
Expected child_out=0x9e23, but got 0xf845
Details: Probabilistic check passed (LSFR[7:0]=44  < rate=144)
Bit-Flip: flip_mask=0x982c
------------------------------------------------------------
------------------------------------------------------------
>>>ERROR!! test 109: Mode=11, child_in=0xdc81, mutation_rate=159, LSFR_input=0xfc76, mutation_done=1
Expected child_out=0x3077, but got 0xdc81
Details: Probabilistic check passed (LSFR[7:0]=118  < rate=159)
Scramble: mask=0xfc76
------------------------------------------------------------
------------------------------------------------------------
>>>ERROR!! test 113: Mode=0, child_in=0xf18e, mutation_rate=36, LSFR_input=0x5d05, mutation_done=1
Expected child_out=0xd3ac, but got 0xf18e
Details: Probabilistic check passed (LSFR[7:0]=5  < rate=36)
Bit-Flip: flip_mask=0x5d05
------------------------------------------------------------
Tests completed:         116, Errors:          25
$finish called at time : 735 ns : File "D:/university/studies/FPGA/PJ_FPGA/GA_Genetic_algorithm/GA/GA.srcs/sim_1/new/mutation_TB.sv" Line 601
INFO: [USF-XSim-96] XSim completed. Design snapshot 'mutation_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 974.688 ; gain = 27.727
run all
$stop called at time : 735 ns : File "D:/university/studies/FPGA/PJ_FPGA/GA_Genetic_algorithm/GA/GA.srcs/sim_1/new/mutation_TB.sv" Line 602
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/university/studies/FPGA/PJ_FPGA/GA_Genetic_algorithm/GA/GA.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'mutation_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/university/studies/FPGA/PJ_FPGA/GA_Genetic_algorithm/GA/GA.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj mutation_tb_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/university/studies/FPGA/PJ_FPGA/GA_Genetic_algorithm/GA/GA.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/university/studies/FPGA/PJ_FPGA/GA_Genetic_algorithm/GA/GA.sim/sim_1/behav/xsim'
"xelab -wto bb158da9db984e639b505cb4a8db05df --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot mutation_tb_behav xil_defaultlib.mutation_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto bb158da9db984e639b505cb4a8db05df --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot mutation_tb_behav xil_defaultlib.mutation_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3815] value of parameter 'W' cannot contain a hierarchical identifier [D:/university/studies/FPGA/PJ_FPGA/GA_Genetic_algorithm/GA/GA.srcs/sim_1/new/mutation_TB.sv:397]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 58 for port 'seed_in' [D:/university/studies/FPGA/PJ_FPGA/GA_Genetic_algorithm/GA/GA.srcs/sim_1/new/mutation_TB.sv:78]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
PASS: Reset test          16 handled correctly (done=0)
PASS: child_out reset correctly
------------------------------------------------------------
>>>ERROR!! test 17: Mode=10, child_in=0xce7a, mutation_rate=201, LSFR_input=0xc53e, mutation_done=1
Expected child_out=0xd9da, but got 0xce7a
Details: Probabilistic check passed (LSFR[7:0]=62  < rate=201)
Inversion: sorted_start=5, sorted_end=12
------------------------------------------------------------
------------------------------------------------------------
>>>ERROR!! test 32: Mode=1, child_in=0x6378, mutation_rate=210, LSFR_input=0x446b, mutation_done=1
Expected child_out=0x7a38, but got 0x6378
Details: Probabilistic check passed (LSFR[7:0]=107  < rate=210)
Bit-Swap: pos1=11, pos2=6
------------------------------------------------------------
------------------------------------------------------------
>>>ERROR!! test 34: Mode=0, child_in=0x9244, mutation_rate=212, LSFR_input=0x315a, mutation_done=1
Expected child_out=0x6dbb, but got 0x9244
Details: Probabilistic check passed (LSFR[7:0]=90  < rate=212)
Bit-Flip: flip_mask=0x315a
------------------------------------------------------------
------------------------------------------------------------
>>>ERROR!! test 36: Mode=100, child_in=0x9b49, mutation_rate=173, LSFR_input=0xfc32, mutation_done=1
Expected child_out=0xa876, but got 0x9b49
Details: Probabilistic check passed (LSFR[7:0]=50  < rate=173)
Combined: flip_mask=0xfc32, pos1=2, pos2=3
------------------------------------------------------------
------------------------------------------------------------
>>>ERROR!! test 42: Mode=11, child_in=0x0dab, mutation_rate=135, LSFR_input=0x912d, mutation_done=1
Expected child_out=0xbc84, but got 0x0dab
Details: Probabilistic check passed (LSFR[7:0]=45  < rate=135)
Scramble: mask=0x912d
------------------------------------------------------------
------------------------------------------------------------
>>>ERROR!! test 43: Mode=11, child_in=0x7d3b, mutation_rate=228, LSFR_input=0xd9b6, mutation_done=1
Expected child_out=0xa48d, but got 0x7d3b
Details: Probabilistic check passed (LSFR[7:0]=182  < rate=228)
Scramble: mask=0xd9b6
------------------------------------------------------------
------------------------------------------------------------
>>>ERROR!! test 61: Mode=11, child_in=0x7c81, mutation_rate=73, LSFR_input=0xb844, mutation_done=1
Expected child_out=0xc4c5, but got 0x7c81
Details: Probabilistic check passed (LSFR[7:0]=68  < rate=73)
Scramble: mask=0xb844
------------------------------------------------------------
------------------------------------------------------------
>>>ERROR!! test 67: Mode=0, child_in=0xa699, mutation_rate=135, LSFR_input=0xb94c, mutation_done=1
Expected child_out=0x84bb, but got 0xa699
Details: Probabilistic check passed (LSFR[7:0]=76  < rate=135)
Bit-Flip: flip_mask=0xb94c
------------------------------------------------------------
------------------------------------------------------------
>>>ERROR!! test 69: Mode=0, child_in=0x8392, mutation_rate=164, LSFR_input=0x3f75, mutation_done=1
Expected child_out=0x3829, but got 0x8392
Details: Probabilistic check passed (LSFR[7:0]=117  < rate=164)
Bit-Flip: flip_mask=0x3f75
------------------------------------------------------------
------------------------------------------------------------
>>>ERROR!! test 70: Mode=100, child_in=0x8219, mutation_rate=243, LSFR_input=0x8f9e, mutation_done=1
Expected child_out=0xc019, but got 0x8219
Details: Probabilistic check passed (LSFR[7:0]=158  < rate=243)
Combined: flip_mask=0x8f9e, pos1=14, pos2=9
------------------------------------------------------------
------------------------------------------------------------
>>>ERROR!! test 72: Mode=0, child_in=0xa679, mutation_rate=144, LSFR_input=0xd201, mutation_done=1
Expected child_out=0xd10e, but got 0xa679
Details: Probabilistic check passed (LSFR[7:0]=1  < rate=144)
Bit-Flip: flip_mask=0xd201
------------------------------------------------------------
------------------------------------------------------------
>>>ERROR!! test 75: Mode=10, child_in=0x93d8, mutation_rate=107, LSFR_input=0x1314, mutation_done=1
Expected child_out=0x93d2, but got 0x93d8
Details: Probabilistic check passed (LSFR[7:0]=20  < rate=107)
Inversion: sorted_start=1, sorted_end=3
------------------------------------------------------------
------------------------------------------------------------
>>>ERROR!! test 79: Mode=0, child_in=0xdb6a, mutation_rate=210, LSFR_input=0x3a47, mutation_done=1
Expected child_out=0x2495, but got 0xdb6a
Details: Probabilistic check passed (LSFR[7:0]=71  < rate=210)
Bit-Flip: flip_mask=0x3a47
------------------------------------------------------------
------------------------------------------------------------
>>>ERROR!! test 80: Mode=1, child_in=0x899e, mutation_rate=189, LSFR_input=0x8c07, mutation_done=1
Expected child_out=0x891f, but got 0x899e
Details: Probabilistic check passed (LSFR[7:0]=7  < rate=189)
Bit-Swap: pos1=7, pos2=0
------------------------------------------------------------
------------------------------------------------------------
>>>ERROR!! test 81: Mode=11, child_in=0x1b35, mutation_rate=141, LSFR_input=0xc703, mutation_done=1
Expected child_out=0xdc36, but got 0x1b35
Details: Probabilistic check passed (LSFR[7:0]=3  < rate=141)
Scramble: mask=0xc703
------------------------------------------------------------
------------------------------------------------------------
>>>ERROR!! test 85: Mode=100, child_in=0x7100, mutation_rate=195, LSFR_input=0xa32d, mutation_done=1
Expected child_out=0x3762, but got 0x7100
Details: Probabilistic check passed (LSFR[7:0]=45  < rate=195)
Combined: flip_mask=0xa32d, pos1=13, pos2=2
------------------------------------------------------------
------------------------------------------------------------
>>>ERROR!! test 88: Mode=0, child_in=0x8f60, mutation_rate=213, LSFR_input=0xf838, mutation_done=1
Expected child_out=0xf817, but got 0x8f60
Details: Probabilistic check passed (LSFR[7:0]=56  < rate=213)
Bit-Flip: flip_mask=0xf838
------------------------------------------------------------
------------------------------------------------------------
>>>ERROR!! test 94: Mode=11, child_in=0x6778, mutation_rate=118, LSFR_input=0x604d, mutation_done=1
Expected child_out=0x2734, but got 0x6778
Details: Probabilistic check passed (LSFR[7:0]=77  < rate=118)
Scramble: mask=0x604d
------------------------------------------------------------
------------------------------------------------------------
>>>ERROR!! test 95: Mode=10, child_in=0x168e, mutation_rate=78, LSFR_input=0x3026, mutation_done=1
Expected child_out=0x1687, but got 0x168e
Details: Probabilistic check passed (LSFR[7:0]=38  < rate=78)
Inversion: sorted_start=0, sorted_end=3
------------------------------------------------------------
------------------------------------------------------------
>>>ERROR!! test 101: Mode=0, child_in=0xb1a3, mutation_rate=190, LSFR_input=0x5c3d, mutation_done=1
Expected child_out=0x1b09, but got 0xb1a3
Details: Probabilistic check passed (LSFR[7:0]=61  < rate=190)
Bit-Flip: flip_mask=0x5c3d
------------------------------------------------------------
------------------------------------------------------------
>>>ERROR!! test 103: Mode=0, child_in=0x1ec1, mutation_rate=100, LSFR_input=0xf64d, mutation_done=1
Expected child_out=0x3ce3, but got 0x1ec1
Details: Probabilistic check passed (LSFR[7:0]=77  < rate=100)
Bit-Flip: flip_mask=0xf64d
------------------------------------------------------------
------------------------------------------------------------
>>>ERROR!! test 105: Mode=10, child_in=0x6624, mutation_rate=146, LSFR_input=0x4c75, mutation_done=1
Expected child_out=0x68c4, but got 0x6624
Details: Probabilistic check passed (LSFR[7:0]=117  < rate=146)
Inversion: sorted_start=4, sorted_end=12
------------------------------------------------------------
------------------------------------------------------------
>>>ERROR!! test 108: Mode=0, child_in=0xf845, mutation_rate=144, LSFR_input=0x982c, mutation_done=1
Expected child_out=0x9e23, but got 0xf845
Details: Probabilistic check passed (LSFR[7:0]=44  < rate=144)
Bit-Flip: flip_mask=0x982c
------------------------------------------------------------
------------------------------------------------------------
>>>ERROR!! test 109: Mode=11, child_in=0xdc81, mutation_rate=159, LSFR_input=0xfc76, mutation_done=1
Expected child_out=0x3077, but got 0xdc81
Details: Probabilistic check passed (LSFR[7:0]=118  < rate=159)
Scramble: mask=0xfc76
------------------------------------------------------------
------------------------------------------------------------
>>>ERROR!! test 113: Mode=0, child_in=0xf18e, mutation_rate=36, LSFR_input=0x5d05, mutation_done=1
Expected child_out=0xd3ac, but got 0xf18e
Details: Probabilistic check passed (LSFR[7:0]=5  < rate=36)
Bit-Flip: flip_mask=0x5d05
------------------------------------------------------------
Tests completed:         116, Errors:          25
$finish called at time : 735 ns : File "D:/university/studies/FPGA/PJ_FPGA/GA_Genetic_algorithm/GA/GA.srcs/sim_1/new/mutation_TB.sv" Line 601
run all
$stop called at time : 735 ns : File "D:/university/studies/FPGA/PJ_FPGA/GA_Genetic_algorithm/GA/GA.srcs/sim_1/new/mutation_TB.sv" Line 602
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/university/studies/FPGA/PJ_FPGA/GA_Genetic_algorithm/GA/GA.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'mutation_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/university/studies/FPGA/PJ_FPGA/GA_Genetic_algorithm/GA/GA.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj mutation_tb_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/university/studies/FPGA/PJ_FPGA/GA_Genetic_algorithm/GA/GA.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/university/studies/FPGA/PJ_FPGA/GA_Genetic_algorithm/GA/GA.sim/sim_1/behav/xsim'
"xelab -wto bb158da9db984e639b505cb4a8db05df --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot mutation_tb_behav xil_defaultlib.mutation_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto bb158da9db984e639b505cb4a8db05df --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot mutation_tb_behav xil_defaultlib.mutation_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3815] value of parameter 'W' cannot contain a hierarchical identifier [D:/university/studies/FPGA/PJ_FPGA/GA_Genetic_algorithm/GA/GA.srcs/sim_1/new/mutation_TB.sv:397]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 58 for port 'seed_in' [D:/university/studies/FPGA/PJ_FPGA/GA_Genetic_algorithm/GA/GA.srcs/sim_1/new/mutation_TB.sv:78]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
PASS: Reset test          16 handled correctly (done=0)
PASS: child_out reset correctly
------------------------------------------------------------
>>>ERROR!! test 17: Mode=10, child_in=0xce7a, mutation_rate=201, LSFR_input=0xc53e, mutation_done=1
Expected child_out=0xd9da, but got 0xce7a
Details: Probabilistic check passed (LSFR[7:0]=62  < rate=201)
Inversion: sorted_start=5, sorted_end=12
------------------------------------------------------------
------------------------------------------------------------
>>>ERROR!! test 32: Mode=1, child_in=0x6378, mutation_rate=210, LSFR_input=0x446b, mutation_done=1
Expected child_out=0x7a38, but got 0x6378
Details: Probabilistic check passed (LSFR[7:0]=107  < rate=210)
Bit-Swap: pos1=11, pos2=6
------------------------------------------------------------
------------------------------------------------------------
>>>ERROR!! test 34: Mode=0, child_in=0x9244, mutation_rate=212, LSFR_input=0x315a, mutation_done=1
Expected child_out=0x6dbb, but got 0x9244
Details: Probabilistic check passed (LSFR[7:0]=90  < rate=212)
Bit-Flip: flip_mask=0x315a
------------------------------------------------------------
------------------------------------------------------------
>>>ERROR!! test 36: Mode=100, child_in=0x9b49, mutation_rate=173, LSFR_input=0xfc32, mutation_done=1
Expected child_out=0xa876, but got 0x9b49
Details: Probabilistic check passed (LSFR[7:0]=50  < rate=173)
Combined: flip_mask=0xfc32, pos1=2, pos2=3
------------------------------------------------------------
------------------------------------------------------------
>>>ERROR!! test 42: Mode=11, child_in=0x0dab, mutation_rate=135, LSFR_input=0x912d, mutation_done=1
Expected child_out=0xbc84, but got 0x0dab
Details: Probabilistic check passed (LSFR[7:0]=45  < rate=135)
Scramble: mask=0x912d
------------------------------------------------------------
------------------------------------------------------------
>>>ERROR!! test 43: Mode=11, child_in=0x7d3b, mutation_rate=228, LSFR_input=0xd9b6, mutation_done=1
Expected child_out=0xa48d, but got 0x7d3b
Details: Probabilistic check passed (LSFR[7:0]=182  < rate=228)
Scramble: mask=0xd9b6
------------------------------------------------------------
------------------------------------------------------------
>>>ERROR!! test 61: Mode=11, child_in=0x7c81, mutation_rate=73, LSFR_input=0xb844, mutation_done=1
Expected child_out=0xc4c5, but got 0x7c81
Details: Probabilistic check passed (LSFR[7:0]=68  < rate=73)
Scramble: mask=0xb844
------------------------------------------------------------
------------------------------------------------------------
>>>ERROR!! test 67: Mode=0, child_in=0xa699, mutation_rate=135, LSFR_input=0xb94c, mutation_done=1
Expected child_out=0x84bb, but got 0xa699
Details: Probabilistic check passed (LSFR[7:0]=76  < rate=135)
Bit-Flip: flip_mask=0xb94c
------------------------------------------------------------
------------------------------------------------------------
>>>ERROR!! test 69: Mode=0, child_in=0x8392, mutation_rate=164, LSFR_input=0x3f75, mutation_done=1
Expected child_out=0x3829, but got 0x8392
Details: Probabilistic check passed (LSFR[7:0]=117  < rate=164)
Bit-Flip: flip_mask=0x3f75
------------------------------------------------------------
------------------------------------------------------------
>>>ERROR!! test 70: Mode=100, child_in=0x8219, mutation_rate=243, LSFR_input=0x8f9e, mutation_done=1
Expected child_out=0xc019, but got 0x8219
Details: Probabilistic check passed (LSFR[7:0]=158  < rate=243)
Combined: flip_mask=0x8f9e, pos1=14, pos2=9
------------------------------------------------------------
------------------------------------------------------------
>>>ERROR!! test 72: Mode=0, child_in=0xa679, mutation_rate=144, LSFR_input=0xd201, mutation_done=1
Expected child_out=0xd10e, but got 0xa679
Details: Probabilistic check passed (LSFR[7:0]=1  < rate=144)
Bit-Flip: flip_mask=0xd201
------------------------------------------------------------
------------------------------------------------------------
>>>ERROR!! test 75: Mode=10, child_in=0x93d8, mutation_rate=107, LSFR_input=0x1314, mutation_done=1
Expected child_out=0x93d2, but got 0x93d8
Details: Probabilistic check passed (LSFR[7:0]=20  < rate=107)
Inversion: sorted_start=1, sorted_end=3
------------------------------------------------------------
------------------------------------------------------------
>>>ERROR!! test 79: Mode=0, child_in=0xdb6a, mutation_rate=210, LSFR_input=0x3a47, mutation_done=1
Expected child_out=0x2495, but got 0xdb6a
Details: Probabilistic check passed (LSFR[7:0]=71  < rate=210)
Bit-Flip: flip_mask=0x3a47
------------------------------------------------------------
------------------------------------------------------------
>>>ERROR!! test 80: Mode=1, child_in=0x899e, mutation_rate=189, LSFR_input=0x8c07, mutation_done=1
Expected child_out=0x891f, but got 0x899e
Details: Probabilistic check passed (LSFR[7:0]=7  < rate=189)
Bit-Swap: pos1=7, pos2=0
------------------------------------------------------------
------------------------------------------------------------
>>>ERROR!! test 81: Mode=11, child_in=0x1b35, mutation_rate=141, LSFR_input=0xc703, mutation_done=1
Expected child_out=0xdc36, but got 0x1b35
Details: Probabilistic check passed (LSFR[7:0]=3  < rate=141)
Scramble: mask=0xc703
------------------------------------------------------------
------------------------------------------------------------
>>>ERROR!! test 85: Mode=100, child_in=0x7100, mutation_rate=195, LSFR_input=0xa32d, mutation_done=1
Expected child_out=0x3762, but got 0x7100
Details: Probabilistic check passed (LSFR[7:0]=45  < rate=195)
Combined: flip_mask=0xa32d, pos1=13, pos2=2
------------------------------------------------------------
------------------------------------------------------------
>>>ERROR!! test 88: Mode=0, child_in=0x8f60, mutation_rate=213, LSFR_input=0xf838, mutation_done=1
Expected child_out=0xf817, but got 0x8f60
Details: Probabilistic check passed (LSFR[7:0]=56  < rate=213)
Bit-Flip: flip_mask=0xf838
------------------------------------------------------------
------------------------------------------------------------
>>>ERROR!! test 94: Mode=11, child_in=0x6778, mutation_rate=118, LSFR_input=0x604d, mutation_done=1
Expected child_out=0x2734, but got 0x6778
Details: Probabilistic check passed (LSFR[7:0]=77  < rate=118)
Scramble: mask=0x604d
------------------------------------------------------------
------------------------------------------------------------
>>>ERROR!! test 95: Mode=10, child_in=0x168e, mutation_rate=78, LSFR_input=0x3026, mutation_done=1
Expected child_out=0x1687, but got 0x168e
Details: Probabilistic check passed (LSFR[7:0]=38  < rate=78)
Inversion: sorted_start=0, sorted_end=3
------------------------------------------------------------
------------------------------------------------------------
>>>ERROR!! test 101: Mode=0, child_in=0xb1a3, mutation_rate=190, LSFR_input=0x5c3d, mutation_done=1
Expected child_out=0x1b09, but got 0xb1a3
Details: Probabilistic check passed (LSFR[7:0]=61  < rate=190)
Bit-Flip: flip_mask=0x5c3d
------------------------------------------------------------
------------------------------------------------------------
>>>ERROR!! test 103: Mode=0, child_in=0x1ec1, mutation_rate=100, LSFR_input=0xf64d, mutation_done=1
Expected child_out=0x3ce3, but got 0x1ec1
Details: Probabilistic check passed (LSFR[7:0]=77  < rate=100)
Bit-Flip: flip_mask=0xf64d
------------------------------------------------------------
------------------------------------------------------------
>>>ERROR!! test 105: Mode=10, child_in=0x6624, mutation_rate=146, LSFR_input=0x4c75, mutation_done=1
Expected child_out=0x68c4, but got 0x6624
Details: Probabilistic check passed (LSFR[7:0]=117  < rate=146)
Inversion: sorted_start=4, sorted_end=12
------------------------------------------------------------
------------------------------------------------------------
>>>ERROR!! test 108: Mode=0, child_in=0xf845, mutation_rate=144, LSFR_input=0x982c, mutation_done=1
Expected child_out=0x9e23, but got 0xf845
Details: Probabilistic check passed (LSFR[7:0]=44  < rate=144)
Bit-Flip: flip_mask=0x982c
------------------------------------------------------------
------------------------------------------------------------
>>>ERROR!! test 109: Mode=11, child_in=0xdc81, mutation_rate=159, LSFR_input=0xfc76, mutation_done=1
Expected child_out=0x3077, but got 0xdc81
Details: Probabilistic check passed (LSFR[7:0]=118  < rate=159)
Scramble: mask=0xfc76
------------------------------------------------------------
------------------------------------------------------------
>>>ERROR!! test 113: Mode=0, child_in=0xf18e, mutation_rate=36, LSFR_input=0x5d05, mutation_done=1
Expected child_out=0xd3ac, but got 0xf18e
Details: Probabilistic check passed (LSFR[7:0]=5  < rate=36)
Bit-Flip: flip_mask=0x5d05
------------------------------------------------------------
Tests completed:         116, Errors:          25
$finish called at time : 735 ns : File "D:/university/studies/FPGA/PJ_FPGA/GA_Genetic_algorithm/GA/GA.srcs/sim_1/new/mutation_TB.sv" Line 601
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/university/studies/FPGA/PJ_FPGA/GA_Genetic_algorithm/GA/GA.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'mutation_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/university/studies/FPGA/PJ_FPGA/GA_Genetic_algorithm/GA/GA.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj mutation_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/university/studies/FPGA/PJ_FPGA/GA_Genetic_algorithm/GA/GA.srcs/sources_1/imports/GA/lfsr_random.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lfsr_SudoRandom
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/university/studies/FPGA/PJ_FPGA/GA_Genetic_algorithm/GA/GA.srcs/sources_1/imports/GA/mutation.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mutation
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/university/studies/FPGA/PJ_FPGA/GA_Genetic_algorithm/GA/GA.srcs/sim_1/new/mutation_TB.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mutation_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/university/studies/FPGA/PJ_FPGA/GA_Genetic_algorithm/GA/GA.sim/sim_1/behav/xsim'
"xelab -wto bb158da9db984e639b505cb4a8db05df --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot mutation_tb_behav xil_defaultlib.mutation_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto bb158da9db984e639b505cb4a8db05df --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot mutation_tb_behav xil_defaultlib.mutation_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3815] value of parameter 'W' cannot contain a hierarchical identifier [D:/university/studies/FPGA/PJ_FPGA/GA_Genetic_algorithm/GA/GA.srcs/sim_1/new/mutation_TB.sv:397]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 58 for port 'seed_in' [D:/university/studies/FPGA/PJ_FPGA/GA_Genetic_algorithm/GA/GA.srcs/sim_1/new/mutation_TB.sv:78]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "D:/university/studies/FPGA/PJ_FPGA/GA_Genetic_algorithm/GA/GA.srcs/sources_1/imports/GA/mutation.sv" Line 1. Module mutation doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/university/studies/FPGA/PJ_FPGA/GA_Genetic_algorithm/GA/GA.srcs/sources_1/imports/GA/lfsr_random.sv" Line 1. Module lfsr_SudoRandom doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.mutation_if
Compiling module xil_defaultlib.mutation
Compiling module xil_defaultlib.lfsr_SudoRandom
Compiling module xil_defaultlib.mutation_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot mutation_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/university/studies/FPGA/PJ_FPGA/GA_Genetic_algorithm/GA/GA.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "mutation_tb_behav -key {Behavioral:sim_1:Functional:mutation_tb} -tclbatch {mutation_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source mutation_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
PASS: Reset test          16 handled correctly (done=0)
PASS: child_out reset correctly
Tests completed:         116, Errors:           0
$finish called at time : 735 ns : File "D:/university/studies/FPGA/PJ_FPGA/GA_Genetic_algorithm/GA/GA.srcs/sim_1/new/mutation_TB.sv" Line 601
INFO: [USF-XSim-96] XSim completed. Design snapshot 'mutation_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
run all
$stop called at time : 735 ns : File "D:/university/studies/FPGA/PJ_FPGA/GA_Genetic_algorithm/GA/GA.srcs/sim_1/new/mutation_TB.sv" Line 602
close_sim
INFO: [Simtcl 6-16] Simulation closed
set_property top ga_top_tb [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
set_property top ga_top [current_fileset]
update_compile_order -fileset sim_1
update_compile_order -fileset sources_1
reset_run synth_3
launch_runs synth_3 -jobs 8
[Sun Aug 24 15:54:00 2025] Launched synth_3...
Run output will be captured here: D:/university/studies/FPGA/PJ_FPGA/GA_Genetic_algorithm/GA/GA.runs/synth_3/runme.log
set_property top ga_top [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
update_compile_order -fileset sim_1
