Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 717181e01cb542d497be2aa2ccaa6a15 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_xpm_bps_behav xil_defaultlib.tb_xpm_bps xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package xpm.vcomponents
Compiling package vl.vl_types
Compiling module xil_defaultlib.glbl
Compiling module xpm.xpm_cdc_async_rst(DEST_SYNC_FF=4...
Compiling module xpm.xpm_cdc_single(DEST_SYNC_FF=4,IN...
Compiling architecture rtl of entity xil_defaultlib.xpm_bps [xpm_bps_default]
Compiling architecture tb of entity xil_defaultlib.tb_xpm_bps
Built simulation snapshot tb_xpm_bps_behav
