timestamp 1694585882
version 8.3
tech gf180mcuC
style ngspice()
scale 1000 1 0.5
resistclasses 1000000 3250000 6300 7000 6300 7000 7300 1000000 60000 185000 60000 185000 6300 7000 6300 7000 6800 7300 350000 310000 1000000 90 90 90 90 40
use INV_BUFF INV_BUFF_5 1 0 1581 0 1 -3818
use OR OR_2 1 0 38 0 1 -3668
use OR OR_4 1 0 38 0 1 -4630
use OR OR_3 1 0 1610 0 1 -4630
use INV_BUFF INV_BUFF_6 1 0 3303 0 1 -4780
use AND AND_4 1 0 18 0 1 -2700
use OR OR_1 1 0 1327 0 1 -2708
use INV_BUFF INV_BUFF_4 1 0 2870 0 1 -2858
use OR OR_0 1 0 38 0 1 -1750
use AND AND_3 1 0 1631 0 1 -1763
use INV_BUFF INV_BUFF_2 1 0 2874 0 1 -1900
use AND AND_2 1 0 18 0 1 -802
use INV_BUFF INV_BUFF_1 1 0 1371 0 1 -939
use INV_BUFF INV_BUFF_3 1 0 2503 0 1 -939
use AND AND_0 1 0 1378 0 1 137
use AND AND_1 1 0 18 0 1 137
use INV_BUFF INV_BUFF_0 1 0 2700 0 1 0
port "D7" 12 4200 -4382 4200 -4382 m1
port "D6" 11 2471 -3426 2471 -3426 m1
port "D5" 9 3737 -2461 3737 -2461 m1
port "D3" 8 3741 -1506 3741 -1506 m1
port "D4" 7 3372 -543 3372 -543 m1
port "D2" 6 3367 -373 3367 -373 v
port "VSS" 4 1314 46 1314 46 m1
port "D1" 5 3562 396 3562 396 m1
port "B2" 1 4 398 4 398 m1
port "B3" 2 18 270 18 270 v
port "B1" 0 34 536 34 536 m1
port "VDD" 3 1320 841 1320 841 m1
node "D7" 0 57.4865 4200 -4382 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 4512 286 0 0 0 0 0 0 0 0
node "m1_3129_n4409#" 0 40.613 3129 -4409 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 5405 324 0 0 0 0 0 0 0 0
node "m1_1534_n4435#" 0 27.3316 1534 -4435 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 3772 256 0 0 0 0 0 0 0 0
node "D6" 0 43.6771 2471 -3426 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 4371 280 0 0 0 0 0 0 0 0
node "m1_1471_n3404#" 0 27.2922 1471 -3404 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 2067 184 0 0 0 0 0 0 0 0
node "D5" 0 46.9431 3737 -2461 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 3760 254 0 0 0 0 0 0 0 0
node "m1_2758_n2440#" 0 17.57 2758 -2440 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 770 114 0 0 0 0 0 0 0 0
node "m1_1233_n2511#" 0 54.4375 1233 -2511 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 8554 458 0 0 0 0 0 0 0 0
node "D3" 0 46.3746 3741 -1506 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 3478 242 0 0 0 0 0 0 0 0
node "m1_2772_n1492#" 0 26.4884 2772 -1492 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 2070 182 0 0 0 0 0 0 0 0
node "m1_1557_n1529#" 0 32.8097 1557 -1529 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 5593 332 0 0 0 0 0 0 0 0
node "D4" 0 35.0332 3372 -543 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 4371 280 0 0 0 0 0 0 0 0
node "D2" 3 578.177 3367 -373 v 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 30233 1338 81683 2960 0 0 0 0 0 0
node "VSS" 28 6891.33 1314 46 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 2289623 45172 280875 10052 0 0 0 0 0 0
node "D1" 0 22.2853 3562 396 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 470 114 0 0 0 0 0 0 0 0
node "m1_1234_371#" 0 45.6725 1234 371 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 6106 354 0 0 0 0 0 0 0 0
node "B2" 15 977.18 4 398 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 172249 7620 283377 10144 0 0 0 0 0 0
node "B3" 18 1773.16 18 270 v 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 91524 4068 506245 18160 0 0 0 0 0 0
node "B1" 29 2824.13 34 536 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 273164 10980 657259 23594 0 0 0 0 0 0
node "VDD" 8 8354.33 1320 841 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 2475054 53216 281059 10032 0 0 0 0 0 0
node "w_1535_n4240#" 10070 74.847 1535 -4240 nw 24949 1102 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "w_1570_n3427#" 26050 31.26 1570 -3427 nw 10420 1082 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "w_2859_n2486#" 11919 48.951 2859 -2486 nw 16317 956 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "w_1249_n2045#" 6086 108.405 1249 -2045 nw 36135 1092 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "w_2863_n1528#" 13364 43.659 2863 -1528 nw 14553 948 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "w_1570_n1476#" 2976 240.096 1570 -1476 nw 80032 1304 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "w_2610_372#" 4200 138.915 2610 372 nw 46305 1092 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
substrate "VSUBS" 0 0 -1073741817 -1073741817 space 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
cap "B3" "w_1249_n2045#" 0.0163343
cap "D3" "m1_2772_n1492#" 0.472719
cap "w_2863_n1528#" "B1" 0.110745
cap "B2" "m1_1534_n4435#" 1.29413
cap "B3" "m1_1233_n2511#" 1.81203
cap "B3" "m1_1234_371#" 6.36977
cap "VDD" "w_1570_n3427#" 3.68662
cap "w_1535_n4240#" "VSS" 0.0871149
cap "m1_1557_n1529#" "w_1570_n1476#" 7.39949
cap "m1_1557_n1529#" "B1" 31.3273
cap "m1_1471_n3404#" "VSS" 6.42855
cap "VDD" "B2" 336.239
cap "B3" "B1" 474.448
cap "m1_1534_n4435#" "VSS" 14.9639
cap "w_1570_n3427#" "VSS" 0.967464
cap "B2" "VSS" 222.674
cap "VDD" "D5" 2.3941
cap "VDD" "VSS" 16817.4
cap "VDD" "D2" 57.3367
cap "B3" "w_1535_n4240#" 11.6112
cap "B3" "m1_1471_n3404#" 0.0764628
cap "m1_1234_371#" "w_2610_372#" 0.1242
cap "VDD" "w_2863_n1528#" 3.77827
cap "D2" "VSS" 159.698
cap "B3" "m1_1534_n4435#" 42.0908
cap "B3" "w_1570_n3427#" 0.452726
cap "VDD" "m1_1557_n1529#" 7.26059
cap "m1_2772_n1492#" "w_1570_n1476#" 0.149242
cap "B3" "B2" 2532.84
cap "m1_2758_n2440#" "w_1249_n2045#" 0.0130495
cap "B3" "VDD" 301.666
cap "D7" "m1_3129_n4409#" 2.21403
cap "m1_2758_n2440#" "m1_1233_n2511#" 0.579531
cap "m1_3129_n4409#" "m1_1534_n4435#" 0.539082
cap "w_2863_n1528#" "VSS" 1.96533
cap "D2" "w_2863_n1528#" 0.827266
cap "D1" "w_2610_372#" 0.225819
cap "VDD" "m1_3129_n4409#" 13.6624
cap "m1_1557_n1529#" "VSS" 19.8392
cap "w_1249_n2045#" "m1_1233_n2511#" 2.8305
cap "w_2859_n2486#" "m1_2758_n2440#" 0.440065
cap "B3" "VSS" 1986.87
cap "m1_1471_n3404#" "D6" 0.188867
cap "B1" "w_1249_n2045#" 18.3991
cap "D4" "B1" 2.27215
cap "m1_1557_n1529#" "w_2863_n1528#" 0.0325204
cap "m1_3129_n4409#" "VSS" 18.7858
cap "B1" "m1_1233_n2511#" 52.1514
cap "w_2859_n2486#" "m1_1233_n2511#" 0.0227631
cap "m1_1234_371#" "B1" 0.346261
cap "VDD" "w_2610_372#" 18.7817
cap "w_1570_n3427#" "D6" 0.0298153
cap "B3" "m1_1557_n1529#" 0.553821
cap "VDD" "m1_2772_n1492#" 5.32443
cap "VDD" "D6" 9.16695
cap "B1" "w_1570_n1476#" 15.1914
cap "w_2859_n2486#" "B1" 0.160225
cap "D3" "D5" 3.32729
cap "w_2610_372#" "VSS" 5.2053
cap "D2" "w_2610_372#" 1.76707
cap "m1_2772_n1492#" "VSS" 6.65554
cap "VDD" "m1_2758_n2440#" 2.54647
cap "D6" "VSS" 7.08198
cap "D2" "m1_2772_n1492#" 0.0453012
cap "D3" "w_2863_n1528#" 0.0849808
cap "B2" "w_1249_n2045#" 0.0231896
cap "VDD" "w_1249_n2045#" 10.7892
cap "D4" "VDD" 9.18931
cap "VDD" "m1_1233_n2511#" 2.22593
cap "w_2863_n1528#" "m1_2772_n1492#" 0.52864
cap "m1_1234_371#" "B2" 1.56004
cap "m1_2758_n2440#" "VSS" 3.02123
cap "VDD" "m1_1234_371#" 14.859
cap "w_1570_n3427#" "B1" 0.0167363
cap "B3" "w_2610_372#" 0.336843
cap "m1_1557_n1529#" "m1_2772_n1492#" 0.373039
cap "B2" "w_1570_n1476#" 0.0717792
cap "B2" "B1" 3014.57
cap "VDD" "B1" 2753.89
cap "VDD" "w_1570_n1476#" 27.6322
cap "w_1249_n2045#" "VSS" 0.430684
cap "w_2859_n2486#" "VDD" 4.23624
cap "D4" "VSS" 1.50632
cap "D4" "D2" 34.0358
cap "VSS" "m1_1233_n2511#" 24.8019
cap "m1_1234_371#" "VSS" 20.9524
cap "w_1535_n4240#" "m1_1534_n4435#" 0.583359
cap "w_1570_n1476#" "VSS" 2.36059
cap "B1" "VSS" 559.234
cap "m1_1471_n3404#" "w_1570_n3427#" 0.279285
cap "VDD" "D1" 0.300311
cap "w_2859_n2486#" "VSS" 2.17321
cap "w_2859_n2486#" "D5" 0.095691
cap "D2" "B1" 176.085
cap "w_1535_n4240#" "VDD" 6.94249
cap "VDD" "m1_1471_n3404#" 5.74101
cap "OR_3/A" "OR_2/A" 42.1484
cap "OR_4/SD1" "OR_3/A" 83.9457
cap "INV_BUFF_5/VSS" "OR_4/OUT" 0.0448577
cap "OR_4/SD1" "OR_4/SD2" -1.62866
cap "OR_4/SD2" "OR_2/A" 0.169506
cap "OR_3/A" "OR_4/SD2" 16.3416
cap "OR_4/SD1" "OR_2/SD2" 1.22751
cap "OR_2/SD2" "OR_2/A" 0.0433369
cap "OR_4/SD1" "INV_BUFF_5/VDD" -0.524001
cap "AND_4/SD1" "OR_3/A" 0.00387804
cap "INV_BUFF_5/VDD" "OR_2/A" -5.65081
cap "OR_3/A" "OR_2/SD2" 0.0828192
cap "OR_4/OUT" "OR_2/B" -0.647067
cap "OR_4/SD1" "INV_BUFF_5/VSS" 18.2194
cap "INV_BUFF_5/VDD" "OR_3/A" 22.4294
cap "INV_BUFF_5/VSS" "OR_2/A" 3.2441
cap "OR_4/SD1" "OR_2/SD1" 7.4471
cap "INV_BUFF_5/VSS" "OR_3/A" 27.7419
cap "OR_3/A" "OR_2/SD1" 0.0433331
cap "INV_BUFF_5/VSS" "OR_4/SD2" 0.612168
cap "INV_BUFF_5/VDD" "OR_2/SD2" 0.0327115
cap "OR_4/SD1" "OR_2/B" -1.35419
cap "INV_BUFF_5/VDD" "INV_BUFF_5/VSS" 46.5065
cap "INV_BUFF_5/VSS" "OR_2/SD2" 2.57808
cap "OR_2/B" "OR_2/A" -34.0815
cap "OR_2/B" "OR_3/A" 55.7175
cap "INV_BUFF_5/VSS" "INV_BUFF_5/IN" 0.135576
cap "OR_4/OUT" "OR_3/A" 0.724597
cap "OR_2/B" "OR_2/SD2" 0.05916
cap "INV_BUFF_5/VDD" "OR_2/B" 4.05464
cap "INV_BUFF_5/VSS" "OR_2/B" -4.05464
cap "OR_4/SD1" "OR_3/pmos_3p3_MGRWPS_1/a_n52_n50#" 0.12155
cap "OR_4/SD1" "OR_2/A" -4.20703
cap "OR_2/B" "OR_2/SD1" 0.00268081
cap "OR_3/OUT" "OR_4/OUT" -0.269541
cap "INV_BUFF_5/VDD" "OR_4/SD2" 7.15775
cap "INV_BUFF_5/VDD" "OR_4/OUT" 7.14705
cap "OR_2/A" "INV_BUFF_5/VDD" 3.85349
cap "OR_2/B" "OR_3/A" 0.143568
cap "OR_2/SD2" "INV_BUFF_5/VDD" 6.02327
cap "OR_3/A" "OR_2/SD1" 0.713985
cap "AND_4/OUT" "OR_3/A" 0.0370261
cap "OR_4/SD2" "OR_4/SD1" -1.52647
cap "OR_4/OUT" "OR_4/SD1" 0.215696
cap "OR_2/A" "OR_4/SD1" -3.73684
cap "OR_2/SD2" "OR_4/SD1" 0.753272
cap "OR_3/SD2" "OR_3/A" 1.67165
cap "INV_BUFF_5/SD1" "OR_3/SD1" 1.77094
cap "INV_BUFF_5/VSS" "OR_3/A" 5.16683
cap "INV_BUFF_5/IN" "INV_BUFF_5/SD1" 11.5979
cap "OR_2/B" "OR_4/OUT" -0.647067
cap "OR_2/B" "OR_4/SD2" 0.0420931
cap "OR_2/B" "OR_2/A" 0.0299822
cap "OR_3/SD1" "INV_BUFF_5/VSS" 3.81217
cap "OR_3/SD1" "OR_3/A" 1.2916
cap "OR_2/SD2" "OR_2/B" 0.0120266
cap "INV_BUFF_5/VDD" "OR_4/SD1" 0.87905
cap "INV_BUFF_5/IN" "OR_3/A" 1.77568
cap "INV_BUFF_5/IN" "INV_BUFF_5/VSS" 7.61336
cap "OR_1/SD2" "OR_3/SD1" 0.057106
cap "INV_BUFF_5/SD1" "OR_4/OUT" 0.753308
cap "INV_BUFF_5/SD1" "OR_2/A" 0.000636702
cap "OR_3/SD2" "OR_4/OUT" 2.66497
cap "OR_4/SD2" "OR_3/SD2" 0.203217
cap "OR_4/SD2" "OR_3/A" 68.4759
cap "OR_4/SD2" "INV_BUFF_5/VSS" 1.25897
cap "OR_4/OUT" "OR_3/A" 192.716
cap "INV_BUFF_5/VSS" "OR_4/OUT" 0.957191
cap "OR_2/A" "OR_3/A" 34.2148
cap "OR_2/A" "INV_BUFF_5/VSS" 3.03884
cap "INV_BUFF_5/OUT" "INV_BUFF_5/IN" -0.0944336
cap "OR_2/SD2" "OR_3/A" 4.84127
cap "OR_3/SD1" "OR_4/SD2" 0.120584
cap "OR_2/SD2" "INV_BUFF_5/VSS" 0.968128
cap "OR_1/SD2" "OR_4/OUT" 0.0317821
cap "OR_2/A" "OR_3/SD1" 0.390974
cap "INV_BUFF_5/IN" "OR_4/OUT" 0.818856
cap "OR_2/SD2" "INV_BUFF_5/IN" 7.92211
cap "OR_4/SD1" "OR_2/SD1" 5.37178
cap "INV_BUFF_5/OUT" "OR_2/A" 0.000335423
cap "OR_3/OUT" "OR_3/A" 0.150278
cap "INV_BUFF_5/VDD" "INV_BUFF_5/VSS" 70.1244
cap "INV_BUFF_5/VDD" "OR_3/A" 129.392
cap "OR_4/SD2" "OR_4/OUT" 7.50895
cap "OR_2/A" "OR_4/OUT" 1.38095
cap "OR_2/A" "OR_4/SD2" 0.18567
cap "INV_BUFF_5/VDD" "OR_3/SD1" 7.18908
cap "OR_2/SD2" "OR_4/SD2" 2.09351
cap "OR_2/SD2" "OR_2/A" 0.812998
cap "AND_4/SD2" "OR_3/A" 0.0721936
cap "INV_BUFF_5/VSS" "OR_4/SD1" 5.78027
cap "OR_4/SD1" "OR_3/A" 82.4085
cap "INV_BUFF_5/IN" "INV_BUFF_5/VDD" -5.96973
cap "OR_3/SD1" "OR_4/SD1" 3.73882
cap "OR_3/A" "INV_BUFF_5/SD1" 0.105976
cap "INV_BUFF_5/OUT" "INV_BUFF_5/SD1" 0.243639
cap "OR_4/VDD" "OR_3/SD2" 2.73081
cap "INV_BUFF_6/OUT" "OR_3/OUT" -1.10701
cap "INV_BUFF_6/SD1" "OR_3/A" 0.0334437
cap "AND_4/VDD" "OR_3/A" 0.0293208
cap "INV_BUFF_5/VDD" "OR_3/SD1" 6.44719
cap "INV_BUFF_5/VSS" "INV_BUFF_5/VDD" -11.717
cap "INV_BUFF_5/VSS" "INV_BUFF_5/OUT" 0.114226
cap "OR_3/SD1" "OR_3/A" -1.42109e-14
cap "INV_BUFF_5/VSS" "OR_3/A" 1.06653
cap "OR_4/OUT" "OR_3/A" 1.05089
cap "INV_BUFF_5/VDD" "OR_4/OUT" 0.501806
cap "INV_BUFF_5/OUT" "OR_3/SD1" 2.30636
cap "OR_4/SD2" "OR_3/SD2" 0.176861
cap "OR_4/A" "OR_3/A" 0.00824517
cap "OR_4/SD1" "OR_3/A" 0.000938593
cap "OR_4/VDD" "INV_BUFF_5/SD1" 4.08352
cap "OR_1/SD2" "OR_3/A" 0.0693738
cap "INV_BUFF_5/OUT" "INV_BUFF_5/IN" -0.0944336
cap "OR_4/VDD" "OR_3/OUT" 16.9419
cap "OR_3/SD2" "INV_BUFF_5/SD1" 0.0717925
cap "OR_4/VDD" "INV_BUFF_5/VSS" -13.3809
cap "OR_4/VDD" "OR_3/SD1" 1.13118
cap "OR_3/SD2" "OR_3/OUT" 5.31439
cap "INV_BUFF_6/OUT" "OR_3/A" 0.01667
cap "INV_BUFF_5/VDD" "INV_BUFF_5/OUT" -0.0298153
cap "OR_3/SD2" "OR_4/OUT" 2.64745
cap "INV_BUFF_5/VSS" "OR_3/SD2" 0.270477
cap "INV_BUFF_5/OUT" "OR_3/A" 0.429246
cap "INV_BUFF_5/VDD" "OR_3/A" 1.06792
cap "OR_3/SD1" "OR_1/A" 0.303573
cap "INV_BUFF_5/VSS" "INV_BUFF_5/SD1" 0.102568
cap "OR_4/VDD" "INV_BUFF_5/VDD" -0.166227
cap "INV_BUFF_6/SD1" "OR_3/OUT" 6.7574
cap "OR_4/VDD" "INV_BUFF_5/OUT" 0.295708
cap "OR_4/OUT" "INV_BUFF_5/SD1" 0.0645563
cap "OR_3/SD1" "INV_BUFF_5/SD1" 3.72566
cap "OR_4/VDD" "OR_3/A" 1.96059
cap "INV_BUFF_5/VSS" "OR_3/OUT" 9.23808
cap "OR_3/OUT" "OR_4/OUT" -0.269541
cap "OR_3/SD2" "OR_3/A" 1.21635
cap "INV_BUFF_5/VSS" "OR_3/SD1" 14.9116
cap "INV_BUFF_5/VSS" "OR_4/OUT" 0.515968
cap "OR_4/A" "OR_3/SD1" 0.0156138
cap "OR_3/SD1" "OR_4/SD1" 0.0793995
cap "OR_1/SD2" "OR_3/SD1" 0.364387
cap "OR_1/SD2" "OR_4/OUT" 0.0090806
cap "INV_BUFF_5/VSS" "OR_3/OUT" 3.68766
cap "OR_3/OUT" "OR_3/VDD" 10.6229
cap "OR_3/OUT" "INV_BUFF_6/OUT" -1.10701
cap "INV_BUFF_4/SD1" "OR_3/OUT" 0.105139
cap "INV_BUFF_5/VSS" "OR_3/SD2" 0.320428
cap "OR_3/SD2" "OR_3/VDD" 0.309733
cap "INV_BUFF_6/SD1" "OR_3/VDD" 1.84509
cap "INV_BUFF_4/OUT" "OR_3/VDD" 0.0443239
cap "INV_BUFF_5/VSS" "OR_3/VDD" -46.0867
cap "INV_BUFF_6/SD1" "INV_BUFF_6/OUT" 0.257682
cap "OR_3/OUT" "OR_3/SD2" 3.87725
cap "OR_3/OUT" "INV_BUFF_6/SD1" 6.74922
cap "INV_BUFF_4/OUT" "OR_3/OUT" 0.00188705
cap "OR_3/A" "AND_4/OUT" -0.8986
cap "OR_2/B" "AND_4/SD1" 0.312823
cap "OR_2/B" "INV_BUFF_5/VSS" 15.9926
cap "OR_2/A" "AND_4/OUT" 1.61187
cap "OR_4/SD1" "OR_2/SD1" 6.9283
cap "OR_3/A" "OR_2/SD2" 0.101781
cap "INV_BUFF_5/VSS" "AND_4/OUT" 0.074878
cap "OR_3/A" "AND_4/SD2" 0.153518
cap "INV_BUFF_5/VDD" "OR_3/A" 5.44728
cap "OR_2/A" "OR_2/SD2" 0.18376
cap "OR_3/A" "OR_0/SD2" 0.151672
cap "OR_3/A" "OR_2/A" 64.6747
cap "OR_2/B" "OR_4/SD1" 0.00887365
cap "OR_0/SD2" "OR_2/A" 0.797843
cap "OR_2/A" "AND_4/SD2" 37.8309
cap "INV_BUFF_5/VDD" "OR_2/A" 38.8196
cap "INV_BUFF_5/VDD" "AND_4/SD2" 0.0206192
cap "OR_2/A" "OR_1/SD2" 0.145651
cap "OR_2/A" "AND_4/SD1" 17.9656
cap "OR_3/A" "INV_BUFF_5/VSS" -0.123129
cap "INV_BUFF_5/VSS" "OR_2/SD2" 0.906
cap "OR_3/A" "OR_0/SD1" 0.0357585
cap "INV_BUFF_5/VSS" "OR_2/A" 86.3066
cap "INV_BUFF_5/VSS" "AND_4/SD2" 1.89142
cap "INV_BUFF_5/VDD" "INV_BUFF_5/VSS" 190.518
cap "OR_3/A" "OR_2/SD1" 1.13728
cap "OR_2/B" "OR_1/SD1" 0.00522256
cap "OR_4/SD1" "OR_3/A" 0.0253028
cap "AND_4/SD2" "OR_2/SD1" 0.0632645
cap "INV_BUFF_5/VSS" "INV_BUFF_5/IN" 0.146579
cap "OR_2/A" "OR_2/SD1" 17.9324
cap "INV_BUFF_5/VDD" "OR_2/SD1" 3.65072
cap "OR_2/B" "OR_3/A" -12.7796
cap "OR_4/SD1" "OR_2/A" 0.020024
cap "AND_4/SD1" "OR_2/SD1" 1.6106
cap "OR_2/B" "AND_4/SD2" 0.139725
cap "OR_2/B" "OR_2/A" 8.59419
cap "OR_2/B" "INV_BUFF_5/VDD" 11.0164
cap "INV_BUFF_5/VSS" "OR_2/SD1" 21.0935
cap "OR_2/SD2" "OR_2/A" 1.92542
cap "AND_4/OUT" "INV_BUFF_5/IN" 0.547478
cap "INV_BUFF_5/IN" "INV_BUFF_5/VDD" 50.1559
cap "INV_BUFF_5/IN" "OR_1/SD1" 1.16299
cap "INV_BUFF_5/VSS" "OR_3/A" 1.21486
cap "OR_1/OUT" "AND_4/OUT" -0.289766
cap "OR_2/SD2" "INV_BUFF_5/IN" 4.92851
cap "OR_0/SD2" "OR_2/SD2" 0.21868
cap "OR_3/A" "OR_2/A" 8.14573
cap "INV_BUFF_1/SD1" "OR_1/SD1" 0.220341
cap "OR_1/SD2" "OR_2/A" 1.69844
cap "AND_4/OUT" "AND_4/SD1" 0.0407023
cap "INV_BUFF_5/SD1" "OR_2/A" 0.0443652
cap "OR_1/SD2" "INV_BUFF_5/IN" 0.22014
cap "AND_4/SD2" "OR_2/SD1" 2.30145
cap "OR_0/SD2" "OR_3/A" 0.111741
cap "INV_BUFF_5/IN" "INV_BUFF_5/SD1" 7.84103
cap "AND_4/SD2" "OR_4/SD1" 0.0509457
cap "OR_3/A" "OR_0/SD1" 0.0610997
cap "AND_4/OUT" "INV_BUFF_1/Inverter_1/w_n118_158#" 0.00194243
cap "OR_4/SD1" "OR_2/SD1" 5.00861
cap "OR_1/SD1" "INV_BUFF_1/Inverter_1/w_n118_158#" 0.0469944
cap "INV_BUFF_5/VSS" "OR_2/A" 8.47929
cap "INV_BUFF_5/VSS" "INV_BUFF_5/IN" 0.75982
cap "AND_4/SD2" "OR_2/B" 0.229519
cap "OR_0/OUT" "OR_1/SD1" 1.25487
cap "INV_BUFF_5/IN" "OR_2/A" 0.0610106
cap "OR_0/SD2" "OR_2/A" 3.25805
cap "OR_0/OUT" "AND_4/OUT" 0.276218
cap "AND_3/SD1" "OR_1/SD1" 0.866575
cap "AND_4/OUT" "AND_4/SD2" 7.3597
cap "AND_4/OUT" "AND_2/OUT" 0.388586
cap "AND_4/SD2" "INV_BUFF_5/VDD" 12.626
cap "OR_1/OUT" "OR_2/A" 0.121892
cap "AND_4/SD2" "OR_1/SD1" 0.0788269
cap "AND_4/SD1" "OR_2/A" 1.21031
cap "AND_3/SD2" "OR_1/SD1" 0.38748
cap "OR_2/SD1" "INV_BUFF_5/VDD" 3.30553
cap "OR_2/SD2" "AND_4/SD2" 0.0482543
cap "INV_BUFF_5/OUT" "OR_2/A" 0.0216024
cap "OR_1/SD2" "AND_4/SD2" 0.0472007
cap "AND_4/SD2" "OR_3/A" 0.192561
cap "OR_3/A" "OR_2/SD1" 2.2623
cap "OR_3/A" "OR_4/SD1" 0.0382825
cap "OR_1/SD1" "OR_2/B" 0.046229
cap "OR_2/SD2" "OR_2/B" 0.0300665
cap "INV_BUFF_5/VSS" "AND_4/SD2" 1.59694
cap "AND_4/OUT" "INV_BUFF_5/VDD" 25.2155
cap "OR_1/SD1" "INV_BUFF_5/VDD" 18.0835
cap "AND_4/SD2" "OR_2/A" 52.2234
cap "INV_BUFF_5/VSS" "OR_2/SD1" 7.68053
cap "AND_4/OUT" "OR_2/SD2" 0.100981
cap "OR_3/A" "OR_2/B" 0.302555
cap "OR_2/SD2" "INV_BUFF_5/VDD" 6.40848
cap "OR_2/SD1" "OR_2/A" 13.0307
cap "OR_0/SD2" "AND_4/SD2" 0.129439
cap "OR_1/SD1" "OR_3/A" 0.0837426
cap "OR_1/SD2" "AND_4/OUT" 4.45415
cap "AND_4/SD2" "OR_0/SD1" 0.114629
cap "AND_2/Inverter_0/IN" "AND_4/SD2" 0.221802
cap "AND_4/OUT" "OR_3/A" 0.0503632
cap "OR_3/A" "INV_BUFF_5/VDD" 5.61881
cap "OR_1/SD2" "INV_BUFF_5/VDD" -4.44089e-16
cap "OR_4/SD1" "OR_2/A" 0.278149
cap "OR_1/SD1" "INV_BUFF_5/SD1" 0.64135
cap "INV_BUFF_5/SD1" "INV_BUFF_5/VDD" 1.26013
cap "OR_2/SD2" "OR_3/A" 0.108544
cap "AND_4/SD1" "OR_2/SD1" 0.620731
cap "OR_1/SD2" "OR_3/A" 0.00022306
cap "INV_BUFF_5/VSS" "INV_BUFF_5/VDD" 249.271
cap "OR_2/B" "OR_2/A" 0.983674
cap "INV_BUFF_5/VSS" "AND_4/OUT" -4.194
cap "INV_BUFF_5/VSS" "OR_1/SD1" 16.0837
cap "AND_4/OUT" "OR_2/A" 70.5536
cap "OR_1/SD1" "OR_2/A" 8.53685
cap "INV_BUFF_5/VSS" "OR_2/SD2" 0.797919
cap "INV_BUFF_5/VDD" "OR_2/A" 140.58
cap "OR_3/A" "OR_1/A" 0.00364497
cap "OR_1/SD1" "AND_4/VDD" 1.5959
cap "OR_1/OUT" "OR_0/VDD" 0.0341816
cap "OR_1/SD2" "AND_4/VDD" 7.4322
cap "AND_3/SD2" "OR_1/SD1" 0.201885
cap "INV_BUFF_1/SD1" "OR_1/A" 0.067584
cap "INV_BUFF_4/OUT" "OR_1/A" 0.0219378
cap "AND_3/SD2" "OR_1/SD2" 1.01842
cap "INV_BUFF_5/OUT" "INV_BUFF_5/VSS" 0.114226
cap "INV_BUFF_5/SD1" "OR_1/SD1" 0.107517
cap "INV_BUFF_5/SD1" "OR_1/SD2" 0.457083
cap "INV_BUFF_5/OUT" "OR_1/A" 0.149201
cap "AND_4/B" "OR_1/SD1" 0.00819074
cap "OR_1/SD2" "OR_4/VDD" 0.33124
cap "INV_BUFF_5/VSS" "OR_1/SD1" 3.33579
cap "AND_3/OUT" "OR_1/OUT" 1.01842
cap "INV_BUFF_5/VSS" "OR_1/SD2" 1.77846
cap "OR_1/SD2" "OR_3/SD1" 0.026123
cap "OR_1/SD2" "OR_1/A" 1.29406
cap "AND_4/OUT" "OR_1/A" 1.00277
cap "OR_1/OUT" "AND_4/VDD" 42.7356
cap "OR_1/OUT" "OR_3/OUT" 0.00894283
cap "INV_BUFF_4/SD1" "OR_1/OUT" 19.4389
cap "INV_BUFF_1/SD1" "OR_1/SD1" 0.295612
cap "OR_1/A" "OR_0/VDD" 0.193589
cap "INV_BUFF_5/SD1" "INV_BUFF_5/VDD" 1.1366
cap "INV_BUFF_5/VDD" "OR_4/VDD" -0.166227
cap "INV_BUFF_1/OUT" "OR_1/SD1" 0.0900157
cap "OR_1/OUT" "OR_4/VDD" 0.40031
cap "OR_0/OUT" "OR_1/A" 2.79959
cap "INV_BUFF_5/VSS" "INV_BUFF_5/VDD" -11.717
cap "INV_BUFF_5/VSS" "OR_1/OUT" 11.778
cap "INV_BUFF_4/SD1" "AND_4/VDD" 1.26013
cap "OR_1/A" "INV_BUFF_5/VDD" 5.40082
cap "AND_3/SD1" "OR_1/A" 0.425911
cap "OR_1/SD1" "INV_BUFF_1/Inverter_1/w_n118_158#" 0.0379794
cap "AND_4/OUT" "OR_1/SD2" 0.664795
cap "INV_BUFF_5/SD1" "AND_4/VDD" 0.406522
cap "INV_BUFF_5/VSS" "AND_4/VDD" -83.0798
cap "OR_1/SD1" "OR_0/VDD" 2.11051
cap "OR_1/SD2" "OR_0/VDD" 0.0341816
cap "OR_1/A" "AND_4/VDD" 2.70434
cap "INV_BUFF_4/SD1" "OR_1/A" 0.0450019
cap "OR_0/OUT" "OR_1/SD1" 0.396089
cap "INV_BUFF_5/SD1" "INV_BUFF_5/VSS" 0.655593
cap "AND_3/SD2" "OR_1/A" 0.0127844
cap "INV_BUFF_5/VSS" "OR_4/VDD" -0.060768
cap "INV_BUFF_5/SD1" "OR_1/A" 1.4576
cap "OR_1/SD1" "INV_BUFF_5/VDD" 1.72973
cap "AND_3/SD1" "OR_1/SD1" 0.524517
cap "OR_1/A" "OR_4/VDD" 0.302195
cap "OR_1/SD2" "OR_1/OUT" 12.8506
cap "AND_4/OUT" "OR_1/OUT" -0.289766
cap "AND_4/SD2" "OR_1/SD2" 0.0827135
cap "INV_BUFF_5/VSS" "OR_1/A" 3.11254
cap "OR_3/SD1" "OR_1/A" 0.00987187
cap "INV_BUFF_4/OUT" "OR_3/VDD" 0.0443239
cap "INV_BUFF_4/OUT" "INV_BUFF_2/OUT" 0.0674451
cap "INV_BUFF_4/OUT" "OR_1/VDD" -0.095691
cap "INV_BUFF_4/SD1" "INV_BUFF_2/SD1" 1.01842
cap "AND_3/VDD" "INV_BUFF_4/SD1" 0.0341816
cap "INV_BUFF_4/SD1" "INV_BUFF_5/VSS" 0.82927
cap "INV_BUFF_4/SD1" "OR_3/VDD" 0.28044
cap "OR_3/VDD" "INV_BUFF_5/VSS" 0.445632
cap "INV_BUFF_4/SD1" "OR_1/VDD" 1.1366
cap "INV_BUFF_4/SD1" "INV_BUFF_4/OUT" 0.180346
cap "INV_BUFF_5/VSS" "OR_1/VDD" -17.4965
cap "AND_3/VDD" "INV_BUFF_4/OUT" -0.0150827
cap "INV_BUFF_4/OUT" "INV_BUFF_5/VSS" 0.152875
cap "INV_BUFF_4/SD1" "OR_3/OUT" 0.105139
cap "INV_BUFF_5/VDD" "OR_0/SD1" 0.345886
cap "AND_4/B" "INV_BUFF_5/VDD" 8.05287
cap "INV_BUFF_5/VDD" "OR_2/A" 80.9392
cap "OR_0/OUT" "AND_4/B" -0.27691
cap "OR_0/OUT" "OR_2/A" 0.0974185
cap "AND_4/VSS" "INV_BUFF_5/VDD" -18.1446
cap "INV_BUFF_5/VDD" "OR_2/B" -1.25633
cap "OR_0/OUT" "AND_4/VSS" 0.168474
cap "AND_4/B" "OR_0/SD1" -4.39883
cap "AND_4/VSS" "AND_2/OUT" 0.208168
cap "AND_4/B" "AND_4/SD1" 0.0815529
cap "INV_BUFF_5/VDD" "OR_0/SD2" 0.0327115
cap "OR_2/A" "OR_0/SD1" 94.8239
cap "AND_4/B" "OR_2/A" 26.8927
cap "AND_4/B" "OR_2/SD1" 0.019019
cap "AND_4/VSS" "OR_0/SD1" 12.2352
cap "AND_4/B" "AND_4/VSS" 2.04662
cap "OR_2/B" "OR_0/SD1" -3.53199
cap "AND_4/B" "OR_2/B" -20.7919
cap "AND_4/VSS" "OR_2/A" -3.6074
cap "OR_2/A" "OR_2/B" 38.3511
cap "OR_0/SD1" "OR_0/SD2" -1.62866
cap "AND_4/B" "OR_0/SD2" 0.0828192
cap "AND_4/VSS" "OR_2/B" 4.27208
cap "OR_2/A" "OR_0/SD2" 4.86899
cap "AND_2/SD2" "OR_0/SD1" 0.741641
cap "AND_4/B" "AND_4/SD2" 0.233423
cap "AND_4/B" "AND_2/SD2" 0.108771
cap "AND_4/SD2" "OR_2/A" 0.629273
cap "AND_2/SD2" "OR_2/A" 0.0327028
cap "AND_4/VSS" "OR_0/SD2" 4.41374
cap "OR_2/B" "OR_0/SD2" 0.355555
cap "AND_2/SD1" "OR_0/SD1" 2.06614
cap "AND_2/SD1" "AND_4/B" 0.335451
cap "AND_2/SD1" "OR_2/A" 0.0760626
cap "AND_4/VSS" "AND_2/SD2" 0.835578
cap "AND_4/SD2" "OR_2/B" 0.000731274
cap "AND_4/B" "AND_1/SD1" 0.0379212
cap "AND_2/SD1" "AND_4/VSS" 2.12653
cap "OR_2/A" "OR_1/SD1" 4.6029
cap "OR_2/SD1" "OR_2/B" 0.0106569
cap "AND_4/B" "OR_2/B" 0.267362
cap "OR_0/SD1" "INV_BUFF_5/VDD" 1.40354
cap "OR_0/SD2" "AND_2/OUT" 0.154413
cap "INV_BUFF_1/SD1" "AND_3/SD1" 0.0106155
cap "INV_BUFF_1/SD1" "OR_0/OUT" 0.00786068
cap "INV_BUFF_1/OUT" "AND_4/VSS" 0.483437
cap "AND_3/SD2" "OR_2/B" 0.000443791
cap "OR_2/A" "AND_2/OUT" 4.14453
cap "INV_BUFF_5/VDD" "AND_4/VSS" -122.481
cap "INV_BUFF_5/VDD" "OR_2/B" 15.2052
cap "AND_3/SD1" "OR_0/OUT" 0.0402716
cap "AND_4/OUT" "OR_0/SD2" 0.0797471
cap "AND_0/SD1" "OR_2/A" 0.0254806
cap "INV_BUFF_1/SD1" "OR_1/SD1" 0.00341812
cap "AND_4/B" "OR_0/SD2" 0.0530811
cap "OR_2/A" "AND_4/OUT" 1.89294
cap "OR_0/SD1" "AND_4/VSS" 4.13339
cap "OR_2/A" "AND_4/B" 0.499779
cap "OR_0/SD1" "OR_2/B" -1.70454
cap "OR_2/A" "AND_3/SD2" 1.38532
cap "OR_0/SD2" "AND_3/SD2" 0.527227
cap "INV_BUFF_5/VDD" "OR_0/SD2" 11.2854
cap "INV_BUFF_1/SD1" "AND_2/OUT" 7.19533
cap "AND_2/SD2" "AND_2/OUT" 3.07069
cap "AND_4/VSS" "OR_2/B" 4.29898
cap "INV_BUFF_5/VDD" "OR_2/A" 148.384
cap "OR_0/SD1" "OR_0/SD2" -1.52647
cap "OR_0/SD1" "OR_2/A" 80.9451
cap "OR_0/OUT" "AND_2/OUT" 0.0494117
cap "OR_0/SD2" "AND_4/VSS" 7.36016
cap "AND_4/B" "AND_2/SD2" 0.0481763
cap "OR_2/A" "OR_2/B" 34.6325
cap "OR_0/SD2" "OR_2/B" 0.299983
cap "OR_2/A" "AND_4/VSS" -2.83973
cap "INV_BUFF_1/SD1" "AND_3/SD2" 0.0263821
cap "INV_BUFF_1/SD1" "INV_BUFF_5/VDD" 0.473048
cap "OR_1/SD1" "AND_2/OUT" 0.00801215
cap "INV_BUFF_5/VDD" "AND_2/SD2" 2.95357
cap "AND_4/SD2" "OR_2/B" 0.45739
cap "AND_4/B" "OR_0/OUT" -0.27691
cap "OR_0/OUT" "AND_3/SD2" 2.51727
cap "OR_2/A" "AND_0/B" 0.202307
cap "INV_BUFF_5/VDD" "OR_0/OUT" 12.4201
cap "OR_2/A" "AND_3/OUT" 0.340769
cap "OR_2/A" "OR_0/SD2" 77.8711
cap "OR_2/B" "AND_1/SD2" 0.0512532
cap "OR_0/SD1" "AND_2/SD2" 2.64024
cap "OR_2/A" "INV_BUFF_2/SD1" 0.119078
cap "AND_2/SD2" "OR_2/B" 0.89865
cap "OR_2/A" "INV_BUFF_5/SD1" 0.0257977
cap "INV_BUFF_1/SD1" "AND_4/VSS" 0.00982164
cap "AND_2/SD2" "AND_4/VSS" 0.707279
cap "OR_2/A" "AND_4/SD2" 0.471594
cap "OR_0/SD1" "OR_0/OUT" 0.0160211
cap "AND_3/SD1" "OR_2/B" 0.00137112
cap "AND_4/OUT" "AND_2/OUT" 0.230351
cap "OR_0/OUT" "AND_4/VSS" 10.5466
cap "OR_0/SD2" "AND_2/SD2" 0.0376528
cap "INV_BUFF_1/SD1" "OR_2/A" 2.08985
cap "INV_BUFF_5/VDD" "AND_2/OUT" 3.1558
cap "OR_2/A" "AND_2/SD2" 2.45269
cap "OR_0/OUT" "AND_3/OUT" -0.186519
cap "AND_2/SD1" "OR_0/SD1" 0.654233
cap "AND_3/SD1" "OR_0/SD2" 0.193879
cap "OR_0/SD2" "OR_0/OUT" 0.893545
cap "AND_4/SD2" "AND_2/SD2" 0.221802
cap "OR_2/A" "OR_0/OUT" 41.2673
cap "OR_2/A" "OR_1/SD2" 0.115925
cap "OR_0/SD2" "OR_2/SD2" 0.21868
cap "AND_2/OUT" "AND_4/VSS" 17.2588
cap "OR_0/OUT" "AND_3/OUT" -0.186519
cap "OR_0/OUT" "INV_BUFF_1/SD1" 0.0410502
cap "INV_BUFF_1/SD1" "OR_0/VDD" 2.28782
cap "AND_3/OUT" "OR_0/VDD" 39.7329
cap "INV_BUFF_1/OUT" "AND_2/OUT" 0.657288
cap "OR_0/OUT" "OR_1/SD2" 0.00275066
cap "AND_3/SD2" "INV_BUFF_1/OUT" 2.87632
cap "INV_BUFF_1/OUT" "OR_1/SD1" 0.0273214
cap "INV_BUFF_3/OUT" "OR_0/VDD" 0.148215
cap "INV_BUFF_3/SD1" "INV_BUFF_4/SD1" 0.00516536
cap "AND_3/SD2" "INV_BUFF_3/IN" 0.799774
cap "AND_2/VDD" "OR_0/VDD" -0.35662
cap "AND_4/VSS" "OR_0/VDD" -66.4422
cap "OR_0/OUT" "AND_4/VDD" 5.89714
cap "OR_0/OUT" "INV_BUFF_5/OUT" 0.00245692
cap "OR_0/OUT" "AND_2/VDD" 1.03194
cap "OR_0/OUT" "AND_4/VSS" 1.32891
cap "INV_BUFF_3/SD1" "OR_0/VDD" 2.03651
cap "INV_BUFF_3/IN" "INV_BUFF_1/OUT" 13.3719
cap "INV_BUFF_1/SD1" "OR_1/A" 0.0711185
cap "AND_3/OUT" "INV_BUFF_2/SD1" 19.4366
cap "AND_3/SD2" "AND_3/OUT" 12.8697
cap "AND_3/SD2" "INV_BUFF_1/SD1" 0.0754456
cap "AND_3/SD2" "OR_1/SD2" 1.01427
cap "OR_1/SD1" "INV_BUFF_1/SD1" 0.0286752
cap "INV_BUFF_2/OUT" "AND_3/OUT" -0.236359
cap "INV_BUFF_1/OUT" "AND_0/OUT" 0.754311
cap "AND_3/OUT" "INV_BUFF_1/OUT" 0.17468
cap "AND_3/SD2" "AND_4/VDD" 4.32209
cap "INV_BUFF_1/OUT" "INV_BUFF_1/SD1" 2.47467
cap "INV_BUFF_1/OUT" "OR_1/SD2" 0.145464
cap "AND_4/VSS" "INV_BUFF_2/SD1" 2.02133
cap "AND_3/SD2" "AND_2/VDD" 0.360911
cap "AND_3/SD2" "AND_4/VSS" 2.62197
cap "INV_BUFF_3/SD1" "INV_BUFF_2/SD1" 0.0464974
cap "AND_3/OUT" "INV_BUFF_3/IN" 0.140696
cap "INV_BUFF_3/IN" "INV_BUFF_1/SD1" 2.12907
cap "INV_BUFF_1/OUT" "OR_1/OUT" 0.0314019
cap "OR_0/OUT" "INV_BUFF_5/VDD" 0.014852
cap "AND_4/VDD" "INV_BUFF_1/OUT" 1.69223
cap "INV_BUFF_1/OUT" "AND_2/SD2" 0.188069
cap "INV_BUFF_1/OUT" "INV_BUFF_3/OUT" 1.04175
cap "OR_0/OUT" "AND_0/VDD" 0.00840653
cap "INV_BUFF_3/IN" "OR_1/OUT" 0.0114786
cap "OR_0/OUT" "OR_0/VDD" 1.62001
cap "INV_BUFF_3/SD1" "INV_BUFF_1/OUT" 19.1505
cap "INV_BUFF_1/OUT" "AND_2/VDD" 7.49906
cap "AND_4/VSS" "INV_BUFF_1/OUT" 39.4407
cap "AND_4/VDD" "INV_BUFF_3/IN" 0.20104
cap "AND_4/VSS" "INV_BUFF_3/IN" 1.63376
cap "OR_0/SD2" "AND_3/SD2" 0.37536
cap "OR_0/OUT" "OR_1/A" 2.77989
cap "AND_3/OUT" "OR_1/OUT" 1.01427
cap "AND_3/SD1" "INV_BUFF_1/SD1" 0.0301007
cap "OR_0/VDD" "INV_BUFF_2/SD1" 1.26013
cap "AND_3/OUT" "AND_4/VDD" 2.94203
cap "AND_4/VDD" "INV_BUFF_1/SD1" 0.179246
cap "AND_3/OUT" "AND_2/VDD" 0.27664
cap "OR_0/OUT" "INV_BUFF_2/SD1" 0.0289762
cap "AND_3/OUT" "AND_4/VSS" 10.7279
cap "OR_0/OUT" "AND_3/SD2" 2.53533
cap "AND_3/OUT" "INV_BUFF_3/SD1" 1.02942
cap "AND_4/VSS" "INV_BUFF_1/SD1" 0.297411
cap "AND_3/SD2" "OR_0/VDD" 8.59588
cap "OR_0/OUT" "OR_1/SD1" 0.38046
cap "OR_0/OUT" "AND_0/SD2" 0.00632586
cap "AND_3/SD1" "AND_4/VSS" 1.42109e-14
cap "OR_0/OUT" "INV_BUFF_2/OUT" 0.0139377
cap "INV_BUFF_1/OUT" "OR_0/VDD" 10.9466
cap "AND_0/VDD" "INV_BUFF_1/OUT" 1.02038
cap "OR_0/OUT" "INV_BUFF_1/OUT" 0.627142
cap "AND_4/VDD" "INV_BUFF_3/SD1" 0.119626
cap "AND_4/VSS" "AND_2/VDD" -32.2123
cap "AND_4/VSS" "INV_BUFF_3/SD1" 0.0360127
cap "INV_BUFF_3/IN" "OR_0/VDD" 2.15754
cap "OR_0/OUT" "INV_BUFF_3/IN" 0.140012
cap "INV_BUFF_2/SD1" "INV_BUFF_4/SD1" 1.01427
cap "AND_3/OUT" "INV_BUFF_2/OUT" -0.236359
cap "AND_3/VDD" "INV_BUFF_2/SD1" 1.1366
cap "INV_BUFF_4/OUT" "AND_3/VDD" -0.0150827
cap "AND_3/VDD" "INV_BUFF_0/OUT" 0.750778
cap "OR_1/VSS" "INV_BUFF_2/SD1" 0.471062
cap "INV_BUFF_4/OUT" "OR_1/VSS" 0.152875
cap "AND_3/VDD" "INV_BUFF_2/OUT" -0.0849808
cap "AND_3/VDD" "OR_1/VDD" -0.429456
cap "INV_BUFF_2/SD1" "INV_BUFF_1/OUT" 0.0136012
cap "OR_1/VSS" "INV_BUFF_2/OUT" 1.73363
cap "OR_1/VSS" "OR_1/VDD" 10.128
cap "INV_BUFF_3/OUT" "INV_BUFF_2/SD1" 0.00868935
cap "AND_3/VDD" "OR_1/VSS" -17.8967
cap "OR_1/VDD" "INV_BUFF_2/SD1" 2.94203
cap "INV_BUFF_2/SD1" "INV_BUFF_2/OUT" 0.149735
cap "INV_BUFF_4/OUT" "INV_BUFF_2/OUT" 0.0674451
cap "AND_1/SD2" "OR_0/B" 36.3329
cap "OR_0/A" "AND_3/A" -39.4202
cap "AND_4/VDD" "AND_3/A" 63.4311
cap "AND_2/SD2" "AND_4/VDD" 0.0206192
cap "AND_2/SD2" "OR_0/A" 0.320214
cap "AND_3/A" "AND_2/SD1" 3.09523
cap "OR_0/VSS" "AND_2/OUT" 0.378523
cap "AND_3/A" "AND_1/SD1" 1.78275
cap "OR_0/VSS" "OR_0/B" 64.3561
cap "AND_1/SD2" "OR_0/A" 0.0731264
cap "AND_1/SD2" "AND_4/VDD" 0.472745
cap "OR_0/B" "AND_0/B" 1.14598
cap "AND_3/A" "INV_BUFF_1/SD1" 0.124481
cap "OR_0/VSS" "AND_4/VDD" -15.3449
cap "OR_0/VSS" "OR_0/A" -0.212369
cap "OR_0/A" "AND_0/B" -0.78002
cap "AND_2/SD2" "AND_3/A" 30.5156
cap "AND_4/VDD" "OR_0/B" 37.5626
cap "OR_0/A" "OR_0/B" 71.4721
cap "AND_1/SD2" "AND_3/A" 0.116584
cap "AND_1/SD1" "OR_0/B" 14.1108
cap "OR_0/A" "AND_4/VDD" 5.3871
cap "AND_0/SD1" "OR_0/B" 0.195545
cap "OR_0/VSS" "AND_3/A" 3.05863
cap "OR_0/VSS" "AND_2/SD2" 1.243
cap "OR_0/SD1" "AND_3/A" 7.58522
cap "OR_0/A" "AND_1/SD1" 0.132985
cap "AND_2/OUT" "AND_3/A" 0.488442
cap "AND_3/A" "OR_0/B" 4.34108
cap "AND_2/SD2" "OR_0/B" 0.0486728
cap "AND_3/A" "AND_0/SD1" 2.15245
cap "OR_1/pmos_3p3_MGRWPS_1/a_n108_n94#" "AND_2/OUT" 0.158235
cap "AND_2/SD2" "AND_1/SD2" 2.18373
cap "INV_BUFF_1/SD1" "AND_3/SD1" 0.035351
cap "OR_0/SD2" "AND_2/SD2" 0.0126899
cap "OR_0/B" "AND_2/SD2" 0.0341283
cap "AND_3/A" "AND_2/OUT" 34.8452
cap "OR_0/VSS" "AND_2/SD2" 0.925341
cap "OR_1/SD1" "INV_BUFF_1/SD1" 0.0176901
cap "AND_0/SD2" "AND_1/SD2" 0.48303
cap "AND_0/SD2" "OR_0/B" 1.38532
cap "AND_0/B" "OR_0/A" -0.78002
cap "OR_0/B" "AND_1/SD2" 58.7189
cap "INV_BUFF_1/SD1" "OR_0/A" 0.0231102
cap "AND_2/SD2" "AND_2/OUT" 6.85047
cap "AND_0/SD1" "AND_1/SD2" 0.160698
cap "AND_1/SD1" "OR_0/A" 0.0433651
cap "OR_0/VSS" "AND_1/SD2" 0.495845
cap "OR_0/VSS" "OR_0/B" -6.30757
cap "AND_3/A" "OR_0/OUT" 0.367931
cap "AND_3/A" "AND_0/B" 3.85755
cap "INV_BUFF_0/SD1" "OR_0/B" 0.107737
cap "AND_1/SD1" "AND_3/A" 0.562359
cap "INV_BUFF_1/OUT" "OR_0/A" 0.0118628
cap "INV_BUFF_1/SD1" "AND_3/A" 24.2116
cap "AND_3/A" "AND_3/SD2" 0.27511
cap "AND_4/VDD" "OR_0/A" 4.68177
cap "OR_0/B" "AND_2/OUT" 1.92245
cap "AND_4/VDD" "AND_3/A" 200.356
cap "OR_0/VSS" "AND_2/OUT" 9.93834
cap "AND_0/SD2" "AND_0/B" 3.37101
cap "AND_0/OUT" "OR_0/B" 0.328101
cap "AND_3/A" "AND_3/SD1" 0.164304
cap "AND_0/B" "AND_1/SD2" 1.04095
cap "OR_0/B" "AND_0/B" 56.9204
cap "AND_4/VDD" "AND_2/SD2" 4.60861
cap "AND_1/SD1" "OR_0/B" 1.24752
cap "INV_BUFF_1/SD1" "OR_0/B" 0.00326613
cap "OR_0/VSS" "AND_0/B" 15.6413
cap "AND_2/SD1" "AND_3/A" 0.871886
cap "OR_0/VSS" "INV_BUFF_1/SD1" 0.364834
cap "AND_0/B" "AND_0/SD1" 0.0336837
cap "AND_4/VDD" "AND_0/SD2" 0.224649
cap "INV_BUFF_1/SD1" "AND_0/SD1" 0.0924633
cap "AND_3/A" "OR_0/A" 10.3251
cap "AND_4/VDD" "OR_0/B" 98.7652
cap "AND_4/VDD" "AND_1/SD2" 5.54292
cap "AND_0/B" "AND_2/OUT" 0.0653496
cap "OR_0/VSS" "AND_4/VDD" -120.7
cap "OR_0/OUT" "AND_2/OUT" 0.0430525
cap "INV_BUFF_1/SD1" "AND_2/OUT" 7.48568
cap "AND_2/SD2" "OR_0/A" 0.526758
cap "AND_3/A" "AND_2/SD2" 32.689
cap "AND_4/VDD" "AND_2/OUT" 45.2297
cap "INV_BUFF_1/SD1" "OR_0/OUT" 0.0331349
cap "INV_BUFF_1/SD1" "AND_0/B" 1.1081
cap "OR_0/SD1" "AND_3/A" 6.3974
cap "AND_3/A" "AND_0/SD2" 1.16152
cap "OR_0/A" "AND_1/SD2" 0.111367
cap "OR_0/B" "OR_0/A" 9.02591
cap "INV_BUFF_1/SD1" "AND_3/SD2" 0.0733158
cap "OR_0/VSS" "OR_0/A" 0.77144
cap "AND_3/A" "OR_0/SD2" 0.697986
cap "AND_3/A" "AND_1/SD2" 4.55458
cap "AND_3/A" "OR_0/B" 1.98871
cap "AND_4/VDD" "AND_0/B" 13.4842
cap "OR_0/VSS" "AND_3/A" 9.54204
cap "OR_0/SD1" "AND_2/SD2" 0.0589058
cap "INV_BUFF_1/SD1" "AND_4/VDD" 2.59489
cap "AND_2/VDD" "OR_0/VDD" -0.35662
cap "INV_BUFF_3/SD1" "INV_BUFF_3/OUT" 0.243639
cap "INV_BUFF_3/SD1" "OR_0/VSS" 0.714122
cap "OR_0/VDD" "INV_BUFF_0/SD1" 0.330456
cap "INV_BUFF_0/OUT" "INV_BUFF_1/OUT" 0.258861
cap "INV_BUFF_1/OUT" "AND_0/OUT" 2.84692
cap "OR_0/VSS" "AND_0/SD2" 0.769897
cap "INV_BUFF_0/OUT" "AND_0/B" 0.0123983
cap "AND_0/VDD" "INV_BUFF_1/OUT" 5.86139
cap "INV_BUFF_1/SD1" "OR_0/VSS" 0.420694
cap "AND_0/VDD" "AND_0/B" 1.11633
cap "INV_BUFF_3/IN" "INV_BUFF_3/SD1" 2.62749
cap "AND_2/VDD" "INV_BUFF_3/SD1" 1.3987
cap "INV_BUFF_1/OUT" "INV_BUFF_3/OUT" 67.8403
cap "OR_0/VSS" "INV_BUFF_1/OUT" 5.72342
cap "INV_BUFF_3/SD1" "INV_BUFF_0/SD1" 0.122237
cap "OR_0/VSS" "AND_0/B" 0.0437034
cap "INV_BUFF_3/IN" "AND_0/SD2" 5.35578
cap "INV_BUFF_1/SD1" "INV_BUFF_3/IN" 15.1126
cap "AND_2/VDD" "AND_0/SD2" 0.659131
cap "AND_0/VDD" "AND_0/OUT" 65.3239
cap "INV_BUFF_3/SD1" "OR_0/VDD" 0.943801
cap "INV_BUFF_1/SD1" "AND_2/VDD" 2.07876
cap "OR_0/VDD" "AND_0/SD2" 0.379097
cap "INV_BUFF_3/IN" "INV_BUFF_1/OUT" 62.5759
cap "AND_3/SD2" "AND_0/B" 0.00634265
cap "INV_BUFF_3/IN" "AND_0/B" 2.41588
cap "OR_0/VSS" "AND_0/OUT" 22.2954
cap "AND_0/VDD" "OR_0/VSS" -98.3601
cap "AND_2/VDD" "INV_BUFF_1/OUT" 111.498
cap "AND_2/VDD" "AND_0/B" 2.36573
cap "INV_BUFF_1/OUT" "INV_BUFF_0/SD1" 4.34548
cap "AND_0/B" "INV_BUFF_0/SD1" 0.0245713
cap "AND_2/OUT" "INV_BUFF_1/OUT" 0.0214123
cap "AND_2/SD2" "INV_BUFF_3/IN" 0.601621
cap "INV_BUFF_3/SD1" "AND_3/OUT" 0.445277
cap "OR_0/VDD" "AND_0/B" 0.114254
cap "OR_0/VDD" "INV_BUFF_1/OUT" 9.22574
cap "AND_1/SD2" "AND_0/SD2" 0.355925
cap "INV_BUFF_3/IN" "OR_0/OUT" 1.37632
cap "OR_0/VSS" "INV_BUFF_3/OUT" 0.23784
cap "INV_BUFF_3/IN" "AND_0/OUT" 0.491887
cap "AND_2/VDD" "AND_0/OUT" 3.58112
cap "AND_0/VDD" "INV_BUFF_3/IN" 7.78573
cap "INV_BUFF_0/OUT" "INV_BUFF_0/SD1" 0.0578493
cap "INV_BUFF_0/SD1" "AND_0/OUT" 15.7681
cap "OR_0/VDD" "AND_0/OUT" 0.330456
cap "AND_0/VDD" "INV_BUFF_0/SD1" 3.03077
cap "AND_3/OUT" "INV_BUFF_1/OUT" 2.24165
cap "INV_BUFF_3/IN" "INV_BUFF_3/OUT" -2.14076
cap "INV_BUFF_3/SD1" "INV_BUFF_1/OUT" 71.2245
cap "INV_BUFF_3/IN" "OR_0/VSS" 4.68131
cap "AND_2/VDD" "OR_0/VSS" -32.2123
cap "AND_3/SD1" "INV_BUFF_3/IN" 0.330261
cap "INV_BUFF_1/SD1" "AND_0/B" 1.06843
cap "INV_BUFF_3/OUT" "INV_BUFF_0/SD1" 0.137296
cap "OR_0/VSS" "INV_BUFF_0/SD1" 0.0817529
cap "INV_BUFF_1/OUT" "AND_0/SD2" 0.109536
cap "AND_0/B" "AND_0/SD2" 1.25805
cap "OR_0/VDD" "INV_BUFF_3/OUT" 0.148215
cap "INV_BUFF_1/SD1" "INV_BUFF_1/OUT" 0.381169
cap "OR_0/VDD" "OR_0/VSS" -0.062135
cap "INV_BUFF_3/IN" "AND_0/SD1" 0.192661
cap "INV_BUFF_3/SD1" "AND_0/OUT" 0.155106
cap "INV_BUFF_3/IN" "AND_3/SD2" 1.53867
cap "AND_0/VDD" "INV_BUFF_3/SD1" 0.98897
cap "AND_2/VDD" "INV_BUFF_3/IN" 43.727
cap "INV_BUFF_1/OUT" "AND_0/B" 0.00326613
cap "AND_0/SD2" "AND_0/OUT" 10.5811
cap "INV_BUFF_2/SD1" "INV_BUFF_1/OUT" 1.01026
cap "AND_2/OUT" "INV_BUFF_3/IN" 1.92449
cap "AND_2/VDD" "INV_BUFF_0/SD1" 2.59631
cap "AND_0/VDD" "AND_0/SD2" 8.92153
cap "AND_2/SD2" "INV_BUFF_1/OUT" 0.00420653
cap "INV_BUFF_3/IN" "OR_0/VDD" 6.18279
cap "AND_0/VDD" "INV_BUFF_0/OUT" -0.225819
cap "INV_BUFF_0/OUT" "AND_3/VDD" 0.750778
cap "INV_BUFF_1/OUT" "INV_BUFF_0/OUT" 0.98647
cap "AND_0/VDD" "INV_BUFF_1/OUT" 0.238646
cap "INV_BUFF_1/OUT" "AND_3/VDD" 0.739171
cap "AND_0/VDD" "AND_3/VSS" -8.98706
cap "AND_3/VSS" "AND_3/VDD" 0.455656
cap "INV_BUFF_1/OUT" "OR_1/VDD" 6.93889e-18
cap "AND_3/VSS" "INV_BUFF_1/OUT" 0.138697
cap "INV_BUFF_1/OUT" "INV_BUFF_2/SD1" 0.0961762
merge "INV_BUFF_0/VSUBS" "INV_BUFF_0/VSS" -9313.97 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -2050839 -42532 0 0 0 0 0 0 0 0
merge "INV_BUFF_0/VSS" "AND_1/VSS"
merge "AND_1/VSS" "AND_0/VSS"
merge "AND_0/VSS" "INV_BUFF_3/VSUBS"
merge "INV_BUFF_3/VSUBS" "INV_BUFF_3/VSS"
merge "INV_BUFF_3/VSS" "INV_BUFF_1/VSUBS"
merge "INV_BUFF_1/VSUBS" "INV_BUFF_1/VSS"
merge "INV_BUFF_1/VSS" "AND_2/VSS"
merge "AND_2/VSS" "INV_BUFF_6/VSS"
merge "INV_BUFF_6/VSS" "INV_BUFF_2/VSUBS"
merge "INV_BUFF_2/VSUBS" "INV_BUFF_2/VSS"
merge "INV_BUFF_2/VSS" "INV_BUFF_4/VSUBS"
merge "INV_BUFF_4/VSUBS" "INV_BUFF_4/VSS"
merge "INV_BUFF_4/VSS" "INV_BUFF_6/VSUBS"
merge "INV_BUFF_6/VSUBS" "INV_BUFF_6/Inverter_1/VSS"
merge "INV_BUFF_6/Inverter_1/VSS" "AND_3/VSS"
merge "AND_3/VSS" "OR_0/VSS"
merge "OR_0/VSS" "OR_1/VSS"
merge "OR_1/VSS" "AND_4/VSS"
merge "AND_4/VSS" "OR_3/VSS"
merge "OR_3/VSS" "OR_4/VSS"
merge "OR_4/VSS" "OR_2/VSS"
merge "OR_2/VSS" "INV_BUFF_5/VSUBS"
merge "INV_BUFF_5/VSUBS" "VSUBS"
merge "VSUBS" "INV_BUFF_5/VSS"
merge "INV_BUFF_5/VSS" "VSS"
merge "AND_1/A" "INV_BUFF_3/IN" -1336.33 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -28179 -1718 0 0 0 0 0 0 0 0
merge "INV_BUFF_3/IN" "AND_2/A"
merge "AND_2/A" "AND_3/A"
merge "AND_3/A" "OR_1/A"
merge "OR_1/A" "OR_4/A"
merge "OR_4/A" "OR_2/A"
merge "OR_2/A" "B1"
merge "INV_BUFF_1/Inverter_0/VDD" "INV_BUFF_0/VDD" -9148.51 -76592 -12960 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -1513371 -42582 0 0 0 0 0 0 0 0
merge "INV_BUFF_0/VDD" "INV_BUFF_3/VDD"
merge "INV_BUFF_3/VDD" "w_2610_372#"
merge "w_2610_372#" "AND_1/VDD"
merge "AND_1/VDD" "AND_0/VDD"
merge "AND_0/VDD" "INV_BUFF_1/VDD"
merge "INV_BUFF_1/VDD" "AND_2/VDD"
merge "AND_2/VDD" "INV_BUFF_2/VDD"
merge "INV_BUFF_2/VDD" "AND_3/VDD"
merge "AND_3/VDD" "w_2863_n1528#"
merge "w_2863_n1528#" "OR_0/VDD"
merge "OR_0/VDD" "w_1570_n1476#"
merge "w_1570_n1476#" "INV_BUFF_6/VDD"
merge "INV_BUFF_6/VDD" "INV_BUFF_4/VDD"
merge "INV_BUFF_4/VDD" "INV_BUFF_6/Inverter_1/VDD"
merge "INV_BUFF_6/Inverter_1/VDD" "w_2859_n2486#"
merge "w_2859_n2486#" "OR_1/VDD"
merge "OR_1/VDD" "AND_4/VDD"
merge "AND_4/VDD" "w_1249_n2045#"
merge "w_1249_n2045#" "OR_3/VDD"
merge "OR_3/VDD" "OR_4/VDD"
merge "OR_4/VDD" "w_1535_n4240#"
merge "w_1535_n4240#" "OR_2/VDD"
merge "OR_2/VDD" "INV_BUFF_5/VDD"
merge "INV_BUFF_5/VDD" "VDD"
merge "VDD" "w_1570_n3427#"
merge "AND_1/B" "AND_2/B" -244.061 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -11968 -1078 0 0 0 0 0 0 0 0
merge "AND_2/B" "OR_0/A"
merge "OR_0/A" "AND_4/A"
merge "AND_4/A" "OR_4/B"
merge "OR_4/B" "OR_2/B"
merge "OR_2/B" "B2"
merge "OR_3/B" "OR_4/OUT" -123.589 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -1676 -284 0 0 0 0 0 0 0 0
merge "OR_4/OUT" "m1_1534_n4435#"
merge "INV_BUFF_5/OUT" "D6" -38.9336 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -2209 -188 0 0 0 0 0 0 0 0
merge "AND_3/B" "OR_0/OUT" -130.681 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -4855 -398 0 0 0 0 0 0 0 0
merge "OR_0/OUT" "m1_1557_n1529#"
merge "AND_1/OUT" "AND_0/B" -107.568 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -2209 -280 0 0 0 0 0 0 0 0
merge "AND_0/B" "m1_1234_371#"
merge "AND_0/A" "OR_0/B" -686.341 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -8225 -716 0 0 0 0 0 0 0 0
merge "OR_0/B" "AND_4/B"
merge "AND_4/B" "OR_3/A"
merge "OR_3/A" "B3"
merge "INV_BUFF_6/IN" "OR_3/OUT" -132.895 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -3635 -342 0 0 0 0 0 0 0 0
merge "OR_3/OUT" "m1_3129_n4409#"
merge "INV_BUFF_1/IN" "AND_2/OUT" -113.238 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -92 0 0 0 0 0 0 0 0
merge "INV_BUFF_4/IN" "OR_1/OUT" -171.72 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -5863 -502 0 0 0 0 0 0 0 0
merge "OR_1/OUT" "m1_2758_n2440#"
merge "INV_BUFF_1/OUT" "D2" -307.127 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -2209 -188 0 0 0 0 0 0 0 0
merge "INV_BUFF_4/OUT" "D5" -39.0659 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -2209 -188 0 0 0 0 0 0 0 0
merge "OR_2/OUT" "INV_BUFF_5/IN" -183.192 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -7160 -572 0 0 0 0 0 0 0 0
merge "INV_BUFF_5/IN" "m1_1471_n3404#"
merge "INV_BUFF_0/OUT" "D1" -19.8509 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -94 0 0 0 0 0 0 0 0
merge "INV_BUFF_2/IN" "AND_3/OUT" -182.913 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -7025 -564 0 0 0 0 0 0 0 0
merge "AND_3/OUT" "m1_2772_n1492#"
merge "INV_BUFF_2/OUT" "D3" -38.4611 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -2209 -188 0 0 0 0 0 0 0 0
merge "OR_1/B" "AND_4/OUT" -147.799 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -4103 -364 0 0 0 0 0 0 0 0
merge "AND_4/OUT" "m1_1233_n2511#"
merge "INV_BUFF_3/OUT" "D4" -50.5039 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -2209 -188 0 0 0 0 0 0 0 0
merge "INV_BUFF_6/OUT" "D7" -36.4781 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -2209 -188 0 0 0 0 0 0 0 0
merge "INV_BUFF_0/IN" "AND_0/OUT" -142.862 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -1426 -154 0 0 0 0 0 0 0 0
