# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../decoder_3to8.srcs/sources_1/new/decoder_3to8.vhd" \
"../../../../decoder_3to8.srcs/sources_1/new/inv.vhd" \
"../../../../decoder_3to8.srcs/sim_1/new/tb_decoder_3to8.vhd" \

# Do not sort compile order
nosort
