These are the verilog RTL codes to build floating point ALU and the simulation codes we use to examine our results.
