# This script segment is generated automatically by AutoPilot

set id 1
set name bwa_align_mux_256bkb
set corename simcore_mux
set op mux
set stage_num 1
set max_latency -1
set registered_input 1
set din0_width 8
set din0_signed 0
set din1_width 8
set din1_signed 0
set din2_width 8
set din2_signed 0
set din3_width 8
set din3_signed 0
set din4_width 8
set din4_signed 0
set din5_width 8
set din5_signed 0
set din6_width 8
set din6_signed 0
set din7_width 8
set din7_signed 0
set din8_width 8
set din8_signed 0
set din9_width 8
set din9_signed 0
set din10_width 8
set din10_signed 0
set din11_width 8
set din11_signed 0
set din12_width 8
set din12_signed 0
set din13_width 8
set din13_signed 0
set din14_width 8
set din14_signed 0
set din15_width 8
set din15_signed 0
set din16_width 8
set din16_signed 0
set din17_width 8
set din17_signed 0
set din18_width 8
set din18_signed 0
set din19_width 8
set din19_signed 0
set din20_width 8
set din20_signed 0
set din21_width 8
set din21_signed 0
set din22_width 8
set din22_signed 0
set din23_width 8
set din23_signed 0
set din24_width 8
set din24_signed 0
set din25_width 8
set din25_signed 0
set din26_width 8
set din26_signed 0
set din27_width 8
set din27_signed 0
set din28_width 8
set din28_signed 0
set din29_width 8
set din29_signed 0
set din30_width 8
set din30_signed 0
set din31_width 8
set din31_signed 0
set din32_width 8
set din32_signed 0
set din33_width 8
set din33_signed 0
set din34_width 8
set din34_signed 0
set din35_width 8
set din35_signed 0
set din36_width 8
set din36_signed 0
set din37_width 8
set din37_signed 0
set din38_width 8
set din38_signed 0
set din39_width 8
set din39_signed 0
set din40_width 8
set din40_signed 0
set din41_width 8
set din41_signed 0
set din42_width 8
set din42_signed 0
set din43_width 8
set din43_signed 0
set din44_width 8
set din44_signed 0
set din45_width 8
set din45_signed 0
set din46_width 8
set din46_signed 0
set din47_width 8
set din47_signed 0
set din48_width 8
set din48_signed 0
set din49_width 8
set din49_signed 0
set din50_width 8
set din50_signed 0
set din51_width 8
set din51_signed 0
set din52_width 8
set din52_signed 0
set din53_width 8
set din53_signed 0
set din54_width 8
set din54_signed 0
set din55_width 8
set din55_signed 0
set din56_width 8
set din56_signed 0
set din57_width 8
set din57_signed 0
set din58_width 8
set din58_signed 0
set din59_width 8
set din59_signed 0
set din60_width 8
set din60_signed 0
set din61_width 8
set din61_signed 0
set din62_width 8
set din62_signed 0
set din63_width 8
set din63_signed 0
set din64_width 8
set din64_signed 0
set din65_width 8
set din65_signed 0
set din66_width 8
set din66_signed 0
set din67_width 8
set din67_signed 0
set din68_width 8
set din68_signed 0
set din69_width 8
set din69_signed 0
set din70_width 8
set din70_signed 0
set din71_width 8
set din71_signed 0
set din72_width 8
set din72_signed 0
set din73_width 8
set din73_signed 0
set din74_width 8
set din74_signed 0
set din75_width 8
set din75_signed 0
set din76_width 8
set din76_signed 0
set din77_width 8
set din77_signed 0
set din78_width 8
set din78_signed 0
set din79_width 8
set din79_signed 0
set din80_width 8
set din80_signed 0
set din81_width 8
set din81_signed 0
set din82_width 8
set din82_signed 0
set din83_width 8
set din83_signed 0
set din84_width 8
set din84_signed 0
set din85_width 8
set din85_signed 0
set din86_width 8
set din86_signed 0
set din87_width 8
set din87_signed 0
set din88_width 8
set din88_signed 0
set din89_width 8
set din89_signed 0
set din90_width 8
set din90_signed 0
set din91_width 8
set din91_signed 0
set din92_width 8
set din92_signed 0
set din93_width 8
set din93_signed 0
set din94_width 8
set din94_signed 0
set din95_width 8
set din95_signed 0
set din96_width 8
set din96_signed 0
set din97_width 8
set din97_signed 0
set din98_width 8
set din98_signed 0
set din99_width 8
set din99_signed 0
set din100_width 8
set din100_signed 0
set din101_width 8
set din101_signed 0
set din102_width 8
set din102_signed 0
set din103_width 8
set din103_signed 0
set din104_width 8
set din104_signed 0
set din105_width 8
set din105_signed 0
set din106_width 8
set din106_signed 0
set din107_width 8
set din107_signed 0
set din108_width 8
set din108_signed 0
set din109_width 8
set din109_signed 0
set din110_width 8
set din110_signed 0
set din111_width 8
set din111_signed 0
set din112_width 8
set din112_signed 0
set din113_width 8
set din113_signed 0
set din114_width 8
set din114_signed 0
set din115_width 8
set din115_signed 0
set din116_width 8
set din116_signed 0
set din117_width 8
set din117_signed 0
set din118_width 8
set din118_signed 0
set din119_width 8
set din119_signed 0
set din120_width 8
set din120_signed 0
set din121_width 8
set din121_signed 0
set din122_width 8
set din122_signed 0
set din123_width 8
set din123_signed 0
set din124_width 8
set din124_signed 0
set din125_width 8
set din125_signed 0
set din126_width 8
set din126_signed 0
set din127_width 8
set din127_signed 0
set din128_width 8
set din128_signed 0
set din129_width 8
set din129_signed 0
set din130_width 8
set din130_signed 0
set din131_width 8
set din131_signed 0
set din132_width 8
set din132_signed 0
set din133_width 8
set din133_signed 0
set din134_width 8
set din134_signed 0
set din135_width 8
set din135_signed 0
set din136_width 8
set din136_signed 0
set din137_width 8
set din137_signed 0
set din138_width 8
set din138_signed 0
set din139_width 8
set din139_signed 0
set din140_width 8
set din140_signed 0
set din141_width 8
set din141_signed 0
set din142_width 8
set din142_signed 0
set din143_width 8
set din143_signed 0
set din144_width 8
set din144_signed 0
set din145_width 8
set din145_signed 0
set din146_width 8
set din146_signed 0
set din147_width 8
set din147_signed 0
set din148_width 8
set din148_signed 0
set din149_width 8
set din149_signed 0
set din150_width 8
set din150_signed 0
set din151_width 8
set din151_signed 0
set din152_width 8
set din152_signed 0
set din153_width 8
set din153_signed 0
set din154_width 8
set din154_signed 0
set din155_width 8
set din155_signed 0
set din156_width 8
set din156_signed 0
set din157_width 8
set din157_signed 0
set din158_width 8
set din158_signed 0
set din159_width 8
set din159_signed 0
set din160_width 8
set din160_signed 0
set din161_width 8
set din161_signed 0
set din162_width 8
set din162_signed 0
set din163_width 8
set din163_signed 0
set din164_width 8
set din164_signed 0
set din165_width 8
set din165_signed 0
set din166_width 8
set din166_signed 0
set din167_width 8
set din167_signed 0
set din168_width 8
set din168_signed 0
set din169_width 8
set din169_signed 0
set din170_width 8
set din170_signed 0
set din171_width 8
set din171_signed 0
set din172_width 8
set din172_signed 0
set din173_width 8
set din173_signed 0
set din174_width 8
set din174_signed 0
set din175_width 8
set din175_signed 0
set din176_width 8
set din176_signed 0
set din177_width 8
set din177_signed 0
set din178_width 8
set din178_signed 0
set din179_width 8
set din179_signed 0
set din180_width 8
set din180_signed 0
set din181_width 8
set din181_signed 0
set din182_width 8
set din182_signed 0
set din183_width 8
set din183_signed 0
set din184_width 8
set din184_signed 0
set din185_width 8
set din185_signed 0
set din186_width 8
set din186_signed 0
set din187_width 8
set din187_signed 0
set din188_width 8
set din188_signed 0
set din189_width 8
set din189_signed 0
set din190_width 8
set din190_signed 0
set din191_width 8
set din191_signed 0
set din192_width 8
set din192_signed 0
set din193_width 8
set din193_signed 0
set din194_width 8
set din194_signed 0
set din195_width 8
set din195_signed 0
set din196_width 8
set din196_signed 0
set din197_width 8
set din197_signed 0
set din198_width 8
set din198_signed 0
set din199_width 8
set din199_signed 0
set din200_width 8
set din200_signed 0
set din201_width 8
set din201_signed 0
set din202_width 8
set din202_signed 0
set din203_width 8
set din203_signed 0
set din204_width 8
set din204_signed 0
set din205_width 8
set din205_signed 0
set din206_width 8
set din206_signed 0
set din207_width 8
set din207_signed 0
set din208_width 8
set din208_signed 0
set din209_width 8
set din209_signed 0
set din210_width 8
set din210_signed 0
set din211_width 8
set din211_signed 0
set din212_width 8
set din212_signed 0
set din213_width 8
set din213_signed 0
set din214_width 8
set din214_signed 0
set din215_width 8
set din215_signed 0
set din216_width 8
set din216_signed 0
set din217_width 8
set din217_signed 0
set din218_width 8
set din218_signed 0
set din219_width 8
set din219_signed 0
set din220_width 8
set din220_signed 0
set din221_width 8
set din221_signed 0
set din222_width 8
set din222_signed 0
set din223_width 8
set din223_signed 0
set din224_width 8
set din224_signed 0
set din225_width 8
set din225_signed 0
set din226_width 8
set din226_signed 0
set din227_width 8
set din227_signed 0
set din228_width 8
set din228_signed 0
set din229_width 8
set din229_signed 0
set din230_width 8
set din230_signed 0
set din231_width 8
set din231_signed 0
set din232_width 8
set din232_signed 0
set din233_width 8
set din233_signed 0
set din234_width 8
set din234_signed 0
set din235_width 8
set din235_signed 0
set din236_width 8
set din236_signed 0
set din237_width 8
set din237_signed 0
set din238_width 8
set din238_signed 0
set din239_width 8
set din239_signed 0
set din240_width 8
set din240_signed 0
set din241_width 8
set din241_signed 0
set din242_width 8
set din242_signed 0
set din243_width 8
set din243_signed 0
set din244_width 8
set din244_signed 0
set din245_width 8
set din245_signed 0
set din246_width 8
set din246_signed 0
set din247_width 8
set din247_signed 0
set din248_width 8
set din248_signed 0
set din249_width 8
set din249_signed 0
set din250_width 8
set din250_signed 0
set din251_width 8
set din251_signed 0
set din252_width 8
set din252_signed 0
set din253_width 8
set din253_signed 0
set din254_width 8
set din254_signed 0
set din255_width 8
set din255_signed 0
set din256_width 8
set din256_signed 0
set dout_width 8
if {${::AESL::PGuard_simmodel_gen}} {
if {[info proc ap_gen_simcore_mux] == "ap_gen_simcore_mux"} {
eval "ap_gen_simcore_mux { \
    id ${id} \
    name ${name} \
    corename ${corename} \
    op ${op} \
    reset_level 1 \
    sync_rst true \
    stage_num ${stage_num} \
    max_latency ${max_latency} \
    registered_input ${registered_input} \
    din0_width ${din0_width} \
    din0_signed ${din0_signed} \
    din1_width ${din1_width} \
    din1_signed ${din1_signed} \
    din2_width ${din2_width} \
    din2_signed ${din2_signed} \
    din3_width ${din3_width} \
    din3_signed ${din3_signed} \
    din4_width ${din4_width} \
    din4_signed ${din4_signed} \
    din5_width ${din5_width} \
    din5_signed ${din5_signed} \
    din6_width ${din6_width} \
    din6_signed ${din6_signed} \
    din7_width ${din7_width} \
    din7_signed ${din7_signed} \
    din8_width ${din8_width} \
    din8_signed ${din8_signed} \
    din9_width ${din9_width} \
    din9_signed ${din9_signed} \
    din10_width ${din10_width} \
    din10_signed ${din10_signed} \
    din11_width ${din11_width} \
    din11_signed ${din11_signed} \
    din12_width ${din12_width} \
    din12_signed ${din12_signed} \
    din13_width ${din13_width} \
    din13_signed ${din13_signed} \
    din14_width ${din14_width} \
    din14_signed ${din14_signed} \
    din15_width ${din15_width} \
    din15_signed ${din15_signed} \
    din16_width ${din16_width} \
    din16_signed ${din16_signed} \
    din17_width ${din17_width} \
    din17_signed ${din17_signed} \
    din18_width ${din18_width} \
    din18_signed ${din18_signed} \
    din19_width ${din19_width} \
    din19_signed ${din19_signed} \
    din20_width ${din20_width} \
    din20_signed ${din20_signed} \
    din21_width ${din21_width} \
    din21_signed ${din21_signed} \
    din22_width ${din22_width} \
    din22_signed ${din22_signed} \
    din23_width ${din23_width} \
    din23_signed ${din23_signed} \
    din24_width ${din24_width} \
    din24_signed ${din24_signed} \
    din25_width ${din25_width} \
    din25_signed ${din25_signed} \
    din26_width ${din26_width} \
    din26_signed ${din26_signed} \
    din27_width ${din27_width} \
    din27_signed ${din27_signed} \
    din28_width ${din28_width} \
    din28_signed ${din28_signed} \
    din29_width ${din29_width} \
    din29_signed ${din29_signed} \
    din30_width ${din30_width} \
    din30_signed ${din30_signed} \
    din31_width ${din31_width} \
    din31_signed ${din31_signed} \
    din32_width ${din32_width} \
    din32_signed ${din32_signed} \
    din33_width ${din33_width} \
    din33_signed ${din33_signed} \
    din34_width ${din34_width} \
    din34_signed ${din34_signed} \
    din35_width ${din35_width} \
    din35_signed ${din35_signed} \
    din36_width ${din36_width} \
    din36_signed ${din36_signed} \
    din37_width ${din37_width} \
    din37_signed ${din37_signed} \
    din38_width ${din38_width} \
    din38_signed ${din38_signed} \
    din39_width ${din39_width} \
    din39_signed ${din39_signed} \
    din40_width ${din40_width} \
    din40_signed ${din40_signed} \
    din41_width ${din41_width} \
    din41_signed ${din41_signed} \
    din42_width ${din42_width} \
    din42_signed ${din42_signed} \
    din43_width ${din43_width} \
    din43_signed ${din43_signed} \
    din44_width ${din44_width} \
    din44_signed ${din44_signed} \
    din45_width ${din45_width} \
    din45_signed ${din45_signed} \
    din46_width ${din46_width} \
    din46_signed ${din46_signed} \
    din47_width ${din47_width} \
    din47_signed ${din47_signed} \
    din48_width ${din48_width} \
    din48_signed ${din48_signed} \
    din49_width ${din49_width} \
    din49_signed ${din49_signed} \
    din50_width ${din50_width} \
    din50_signed ${din50_signed} \
    din51_width ${din51_width} \
    din51_signed ${din51_signed} \
    din52_width ${din52_width} \
    din52_signed ${din52_signed} \
    din53_width ${din53_width} \
    din53_signed ${din53_signed} \
    din54_width ${din54_width} \
    din54_signed ${din54_signed} \
    din55_width ${din55_width} \
    din55_signed ${din55_signed} \
    din56_width ${din56_width} \
    din56_signed ${din56_signed} \
    din57_width ${din57_width} \
    din57_signed ${din57_signed} \
    din58_width ${din58_width} \
    din58_signed ${din58_signed} \
    din59_width ${din59_width} \
    din59_signed ${din59_signed} \
    din60_width ${din60_width} \
    din60_signed ${din60_signed} \
    din61_width ${din61_width} \
    din61_signed ${din61_signed} \
    din62_width ${din62_width} \
    din62_signed ${din62_signed} \
    din63_width ${din63_width} \
    din63_signed ${din63_signed} \
    din64_width ${din64_width} \
    din64_signed ${din64_signed} \
    din65_width ${din65_width} \
    din65_signed ${din65_signed} \
    din66_width ${din66_width} \
    din66_signed ${din66_signed} \
    din67_width ${din67_width} \
    din67_signed ${din67_signed} \
    din68_width ${din68_width} \
    din68_signed ${din68_signed} \
    din69_width ${din69_width} \
    din69_signed ${din69_signed} \
    din70_width ${din70_width} \
    din70_signed ${din70_signed} \
    din71_width ${din71_width} \
    din71_signed ${din71_signed} \
    din72_width ${din72_width} \
    din72_signed ${din72_signed} \
    din73_width ${din73_width} \
    din73_signed ${din73_signed} \
    din74_width ${din74_width} \
    din74_signed ${din74_signed} \
    din75_width ${din75_width} \
    din75_signed ${din75_signed} \
    din76_width ${din76_width} \
    din76_signed ${din76_signed} \
    din77_width ${din77_width} \
    din77_signed ${din77_signed} \
    din78_width ${din78_width} \
    din78_signed ${din78_signed} \
    din79_width ${din79_width} \
    din79_signed ${din79_signed} \
    din80_width ${din80_width} \
    din80_signed ${din80_signed} \
    din81_width ${din81_width} \
    din81_signed ${din81_signed} \
    din82_width ${din82_width} \
    din82_signed ${din82_signed} \
    din83_width ${din83_width} \
    din83_signed ${din83_signed} \
    din84_width ${din84_width} \
    din84_signed ${din84_signed} \
    din85_width ${din85_width} \
    din85_signed ${din85_signed} \
    din86_width ${din86_width} \
    din86_signed ${din86_signed} \
    din87_width ${din87_width} \
    din87_signed ${din87_signed} \
    din88_width ${din88_width} \
    din88_signed ${din88_signed} \
    din89_width ${din89_width} \
    din89_signed ${din89_signed} \
    din90_width ${din90_width} \
    din90_signed ${din90_signed} \
    din91_width ${din91_width} \
    din91_signed ${din91_signed} \
    din92_width ${din92_width} \
    din92_signed ${din92_signed} \
    din93_width ${din93_width} \
    din93_signed ${din93_signed} \
    din94_width ${din94_width} \
    din94_signed ${din94_signed} \
    din95_width ${din95_width} \
    din95_signed ${din95_signed} \
    din96_width ${din96_width} \
    din96_signed ${din96_signed} \
    din97_width ${din97_width} \
    din97_signed ${din97_signed} \
    din98_width ${din98_width} \
    din98_signed ${din98_signed} \
    din99_width ${din99_width} \
    din99_signed ${din99_signed} \
    din100_width ${din100_width} \
    din100_signed ${din100_signed} \
    din101_width ${din101_width} \
    din101_signed ${din101_signed} \
    din102_width ${din102_width} \
    din102_signed ${din102_signed} \
    din103_width ${din103_width} \
    din103_signed ${din103_signed} \
    din104_width ${din104_width} \
    din104_signed ${din104_signed} \
    din105_width ${din105_width} \
    din105_signed ${din105_signed} \
    din106_width ${din106_width} \
    din106_signed ${din106_signed} \
    din107_width ${din107_width} \
    din107_signed ${din107_signed} \
    din108_width ${din108_width} \
    din108_signed ${din108_signed} \
    din109_width ${din109_width} \
    din109_signed ${din109_signed} \
    din110_width ${din110_width} \
    din110_signed ${din110_signed} \
    din111_width ${din111_width} \
    din111_signed ${din111_signed} \
    din112_width ${din112_width} \
    din112_signed ${din112_signed} \
    din113_width ${din113_width} \
    din113_signed ${din113_signed} \
    din114_width ${din114_width} \
    din114_signed ${din114_signed} \
    din115_width ${din115_width} \
    din115_signed ${din115_signed} \
    din116_width ${din116_width} \
    din116_signed ${din116_signed} \
    din117_width ${din117_width} \
    din117_signed ${din117_signed} \
    din118_width ${din118_width} \
    din118_signed ${din118_signed} \
    din119_width ${din119_width} \
    din119_signed ${din119_signed} \
    din120_width ${din120_width} \
    din120_signed ${din120_signed} \
    din121_width ${din121_width} \
    din121_signed ${din121_signed} \
    din122_width ${din122_width} \
    din122_signed ${din122_signed} \
    din123_width ${din123_width} \
    din123_signed ${din123_signed} \
    din124_width ${din124_width} \
    din124_signed ${din124_signed} \
    din125_width ${din125_width} \
    din125_signed ${din125_signed} \
    din126_width ${din126_width} \
    din126_signed ${din126_signed} \
    din127_width ${din127_width} \
    din127_signed ${din127_signed} \
    din128_width ${din128_width} \
    din128_signed ${din128_signed} \
    din129_width ${din129_width} \
    din129_signed ${din129_signed} \
    din130_width ${din130_width} \
    din130_signed ${din130_signed} \
    din131_width ${din131_width} \
    din131_signed ${din131_signed} \
    din132_width ${din132_width} \
    din132_signed ${din132_signed} \
    din133_width ${din133_width} \
    din133_signed ${din133_signed} \
    din134_width ${din134_width} \
    din134_signed ${din134_signed} \
    din135_width ${din135_width} \
    din135_signed ${din135_signed} \
    din136_width ${din136_width} \
    din136_signed ${din136_signed} \
    din137_width ${din137_width} \
    din137_signed ${din137_signed} \
    din138_width ${din138_width} \
    din138_signed ${din138_signed} \
    din139_width ${din139_width} \
    din139_signed ${din139_signed} \
    din140_width ${din140_width} \
    din140_signed ${din140_signed} \
    din141_width ${din141_width} \
    din141_signed ${din141_signed} \
    din142_width ${din142_width} \
    din142_signed ${din142_signed} \
    din143_width ${din143_width} \
    din143_signed ${din143_signed} \
    din144_width ${din144_width} \
    din144_signed ${din144_signed} \
    din145_width ${din145_width} \
    din145_signed ${din145_signed} \
    din146_width ${din146_width} \
    din146_signed ${din146_signed} \
    din147_width ${din147_width} \
    din147_signed ${din147_signed} \
    din148_width ${din148_width} \
    din148_signed ${din148_signed} \
    din149_width ${din149_width} \
    din149_signed ${din149_signed} \
    din150_width ${din150_width} \
    din150_signed ${din150_signed} \
    din151_width ${din151_width} \
    din151_signed ${din151_signed} \
    din152_width ${din152_width} \
    din152_signed ${din152_signed} \
    din153_width ${din153_width} \
    din153_signed ${din153_signed} \
    din154_width ${din154_width} \
    din154_signed ${din154_signed} \
    din155_width ${din155_width} \
    din155_signed ${din155_signed} \
    din156_width ${din156_width} \
    din156_signed ${din156_signed} \
    din157_width ${din157_width} \
    din157_signed ${din157_signed} \
    din158_width ${din158_width} \
    din158_signed ${din158_signed} \
    din159_width ${din159_width} \
    din159_signed ${din159_signed} \
    din160_width ${din160_width} \
    din160_signed ${din160_signed} \
    din161_width ${din161_width} \
    din161_signed ${din161_signed} \
    din162_width ${din162_width} \
    din162_signed ${din162_signed} \
    din163_width ${din163_width} \
    din163_signed ${din163_signed} \
    din164_width ${din164_width} \
    din164_signed ${din164_signed} \
    din165_width ${din165_width} \
    din165_signed ${din165_signed} \
    din166_width ${din166_width} \
    din166_signed ${din166_signed} \
    din167_width ${din167_width} \
    din167_signed ${din167_signed} \
    din168_width ${din168_width} \
    din168_signed ${din168_signed} \
    din169_width ${din169_width} \
    din169_signed ${din169_signed} \
    din170_width ${din170_width} \
    din170_signed ${din170_signed} \
    din171_width ${din171_width} \
    din171_signed ${din171_signed} \
    din172_width ${din172_width} \
    din172_signed ${din172_signed} \
    din173_width ${din173_width} \
    din173_signed ${din173_signed} \
    din174_width ${din174_width} \
    din174_signed ${din174_signed} \
    din175_width ${din175_width} \
    din175_signed ${din175_signed} \
    din176_width ${din176_width} \
    din176_signed ${din176_signed} \
    din177_width ${din177_width} \
    din177_signed ${din177_signed} \
    din178_width ${din178_width} \
    din178_signed ${din178_signed} \
    din179_width ${din179_width} \
    din179_signed ${din179_signed} \
    din180_width ${din180_width} \
    din180_signed ${din180_signed} \
    din181_width ${din181_width} \
    din181_signed ${din181_signed} \
    din182_width ${din182_width} \
    din182_signed ${din182_signed} \
    din183_width ${din183_width} \
    din183_signed ${din183_signed} \
    din184_width ${din184_width} \
    din184_signed ${din184_signed} \
    din185_width ${din185_width} \
    din185_signed ${din185_signed} \
    din186_width ${din186_width} \
    din186_signed ${din186_signed} \
    din187_width ${din187_width} \
    din187_signed ${din187_signed} \
    din188_width ${din188_width} \
    din188_signed ${din188_signed} \
    din189_width ${din189_width} \
    din189_signed ${din189_signed} \
    din190_width ${din190_width} \
    din190_signed ${din190_signed} \
    din191_width ${din191_width} \
    din191_signed ${din191_signed} \
    din192_width ${din192_width} \
    din192_signed ${din192_signed} \
    din193_width ${din193_width} \
    din193_signed ${din193_signed} \
    din194_width ${din194_width} \
    din194_signed ${din194_signed} \
    din195_width ${din195_width} \
    din195_signed ${din195_signed} \
    din196_width ${din196_width} \
    din196_signed ${din196_signed} \
    din197_width ${din197_width} \
    din197_signed ${din197_signed} \
    din198_width ${din198_width} \
    din198_signed ${din198_signed} \
    din199_width ${din199_width} \
    din199_signed ${din199_signed} \
    din200_width ${din200_width} \
    din200_signed ${din200_signed} \
    din201_width ${din201_width} \
    din201_signed ${din201_signed} \
    din202_width ${din202_width} \
    din202_signed ${din202_signed} \
    din203_width ${din203_width} \
    din203_signed ${din203_signed} \
    din204_width ${din204_width} \
    din204_signed ${din204_signed} \
    din205_width ${din205_width} \
    din205_signed ${din205_signed} \
    din206_width ${din206_width} \
    din206_signed ${din206_signed} \
    din207_width ${din207_width} \
    din207_signed ${din207_signed} \
    din208_width ${din208_width} \
    din208_signed ${din208_signed} \
    din209_width ${din209_width} \
    din209_signed ${din209_signed} \
    din210_width ${din210_width} \
    din210_signed ${din210_signed} \
    din211_width ${din211_width} \
    din211_signed ${din211_signed} \
    din212_width ${din212_width} \
    din212_signed ${din212_signed} \
    din213_width ${din213_width} \
    din213_signed ${din213_signed} \
    din214_width ${din214_width} \
    din214_signed ${din214_signed} \
    din215_width ${din215_width} \
    din215_signed ${din215_signed} \
    din216_width ${din216_width} \
    din216_signed ${din216_signed} \
    din217_width ${din217_width} \
    din217_signed ${din217_signed} \
    din218_width ${din218_width} \
    din218_signed ${din218_signed} \
    din219_width ${din219_width} \
    din219_signed ${din219_signed} \
    din220_width ${din220_width} \
    din220_signed ${din220_signed} \
    din221_width ${din221_width} \
    din221_signed ${din221_signed} \
    din222_width ${din222_width} \
    din222_signed ${din222_signed} \
    din223_width ${din223_width} \
    din223_signed ${din223_signed} \
    din224_width ${din224_width} \
    din224_signed ${din224_signed} \
    din225_width ${din225_width} \
    din225_signed ${din225_signed} \
    din226_width ${din226_width} \
    din226_signed ${din226_signed} \
    din227_width ${din227_width} \
    din227_signed ${din227_signed} \
    din228_width ${din228_width} \
    din228_signed ${din228_signed} \
    din229_width ${din229_width} \
    din229_signed ${din229_signed} \
    din230_width ${din230_width} \
    din230_signed ${din230_signed} \
    din231_width ${din231_width} \
    din231_signed ${din231_signed} \
    din232_width ${din232_width} \
    din232_signed ${din232_signed} \
    din233_width ${din233_width} \
    din233_signed ${din233_signed} \
    din234_width ${din234_width} \
    din234_signed ${din234_signed} \
    din235_width ${din235_width} \
    din235_signed ${din235_signed} \
    din236_width ${din236_width} \
    din236_signed ${din236_signed} \
    din237_width ${din237_width} \
    din237_signed ${din237_signed} \
    din238_width ${din238_width} \
    din238_signed ${din238_signed} \
    din239_width ${din239_width} \
    din239_signed ${din239_signed} \
    din240_width ${din240_width} \
    din240_signed ${din240_signed} \
    din241_width ${din241_width} \
    din241_signed ${din241_signed} \
    din242_width ${din242_width} \
    din242_signed ${din242_signed} \
    din243_width ${din243_width} \
    din243_signed ${din243_signed} \
    din244_width ${din244_width} \
    din244_signed ${din244_signed} \
    din245_width ${din245_width} \
    din245_signed ${din245_signed} \
    din246_width ${din246_width} \
    din246_signed ${din246_signed} \
    din247_width ${din247_width} \
    din247_signed ${din247_signed} \
    din248_width ${din248_width} \
    din248_signed ${din248_signed} \
    din249_width ${din249_width} \
    din249_signed ${din249_signed} \
    din250_width ${din250_width} \
    din250_signed ${din250_signed} \
    din251_width ${din251_width} \
    din251_signed ${din251_signed} \
    din252_width ${din252_width} \
    din252_signed ${din252_signed} \
    din253_width ${din253_width} \
    din253_signed ${din253_signed} \
    din254_width ${din254_width} \
    din254_signed ${din254_signed} \
    din255_width ${din255_width} \
    din255_signed ${din255_signed} \
    din256_width ${din256_width} \
    din256_signed ${din256_signed} \
    dout_width ${dout_width} \
}"
} else {
puts "@W \[IMPL-100\] Cannot find ap_gen_simcore_mux, check your AutoPilot builtin lib"
}
}


if {${::AESL::PGuard_rtl_comp_handler}} {
	::AP::rtl_comp_handler ${name}
}


set op mux
set corename MuxnS
if {${::AESL::PGuard_autocg_gen} && ${::AESL::PGuard_autocg_ipmgen}} {
if {[info proc ::AESL_LIB_VIRTEX::xil_gen_pipemux] == "::AESL_LIB_VIRTEX::xil_gen_pipemux"} {
eval "::AESL_LIB_VIRTEX::xil_gen_pipemux { \
    id ${id} \
    name ${name} \
    corename ${corename} \
    op ${op} \
    reset_level 1 \
    sync_rst true \
    stage_num ${stage_num} \
    max_latency ${max_latency} \
    registered_input ${registered_input} \
    din0_width ${din0_width} \
    din0_signed ${din0_signed} \
    din1_width ${din1_width} \
    din1_signed ${din1_signed} \
    din2_width ${din2_width} \
    din2_signed ${din2_signed} \
    din3_width ${din3_width} \
    din3_signed ${din3_signed} \
    din4_width ${din4_width} \
    din4_signed ${din4_signed} \
    din5_width ${din5_width} \
    din5_signed ${din5_signed} \
    din6_width ${din6_width} \
    din6_signed ${din6_signed} \
    din7_width ${din7_width} \
    din7_signed ${din7_signed} \
    din8_width ${din8_width} \
    din8_signed ${din8_signed} \
    din9_width ${din9_width} \
    din9_signed ${din9_signed} \
    din10_width ${din10_width} \
    din10_signed ${din10_signed} \
    din11_width ${din11_width} \
    din11_signed ${din11_signed} \
    din12_width ${din12_width} \
    din12_signed ${din12_signed} \
    din13_width ${din13_width} \
    din13_signed ${din13_signed} \
    din14_width ${din14_width} \
    din14_signed ${din14_signed} \
    din15_width ${din15_width} \
    din15_signed ${din15_signed} \
    din16_width ${din16_width} \
    din16_signed ${din16_signed} \
    din17_width ${din17_width} \
    din17_signed ${din17_signed} \
    din18_width ${din18_width} \
    din18_signed ${din18_signed} \
    din19_width ${din19_width} \
    din19_signed ${din19_signed} \
    din20_width ${din20_width} \
    din20_signed ${din20_signed} \
    din21_width ${din21_width} \
    din21_signed ${din21_signed} \
    din22_width ${din22_width} \
    din22_signed ${din22_signed} \
    din23_width ${din23_width} \
    din23_signed ${din23_signed} \
    din24_width ${din24_width} \
    din24_signed ${din24_signed} \
    din25_width ${din25_width} \
    din25_signed ${din25_signed} \
    din26_width ${din26_width} \
    din26_signed ${din26_signed} \
    din27_width ${din27_width} \
    din27_signed ${din27_signed} \
    din28_width ${din28_width} \
    din28_signed ${din28_signed} \
    din29_width ${din29_width} \
    din29_signed ${din29_signed} \
    din30_width ${din30_width} \
    din30_signed ${din30_signed} \
    din31_width ${din31_width} \
    din31_signed ${din31_signed} \
    din32_width ${din32_width} \
    din32_signed ${din32_signed} \
    din33_width ${din33_width} \
    din33_signed ${din33_signed} \
    din34_width ${din34_width} \
    din34_signed ${din34_signed} \
    din35_width ${din35_width} \
    din35_signed ${din35_signed} \
    din36_width ${din36_width} \
    din36_signed ${din36_signed} \
    din37_width ${din37_width} \
    din37_signed ${din37_signed} \
    din38_width ${din38_width} \
    din38_signed ${din38_signed} \
    din39_width ${din39_width} \
    din39_signed ${din39_signed} \
    din40_width ${din40_width} \
    din40_signed ${din40_signed} \
    din41_width ${din41_width} \
    din41_signed ${din41_signed} \
    din42_width ${din42_width} \
    din42_signed ${din42_signed} \
    din43_width ${din43_width} \
    din43_signed ${din43_signed} \
    din44_width ${din44_width} \
    din44_signed ${din44_signed} \
    din45_width ${din45_width} \
    din45_signed ${din45_signed} \
    din46_width ${din46_width} \
    din46_signed ${din46_signed} \
    din47_width ${din47_width} \
    din47_signed ${din47_signed} \
    din48_width ${din48_width} \
    din48_signed ${din48_signed} \
    din49_width ${din49_width} \
    din49_signed ${din49_signed} \
    din50_width ${din50_width} \
    din50_signed ${din50_signed} \
    din51_width ${din51_width} \
    din51_signed ${din51_signed} \
    din52_width ${din52_width} \
    din52_signed ${din52_signed} \
    din53_width ${din53_width} \
    din53_signed ${din53_signed} \
    din54_width ${din54_width} \
    din54_signed ${din54_signed} \
    din55_width ${din55_width} \
    din55_signed ${din55_signed} \
    din56_width ${din56_width} \
    din56_signed ${din56_signed} \
    din57_width ${din57_width} \
    din57_signed ${din57_signed} \
    din58_width ${din58_width} \
    din58_signed ${din58_signed} \
    din59_width ${din59_width} \
    din59_signed ${din59_signed} \
    din60_width ${din60_width} \
    din60_signed ${din60_signed} \
    din61_width ${din61_width} \
    din61_signed ${din61_signed} \
    din62_width ${din62_width} \
    din62_signed ${din62_signed} \
    din63_width ${din63_width} \
    din63_signed ${din63_signed} \
    din64_width ${din64_width} \
    din64_signed ${din64_signed} \
    din65_width ${din65_width} \
    din65_signed ${din65_signed} \
    din66_width ${din66_width} \
    din66_signed ${din66_signed} \
    din67_width ${din67_width} \
    din67_signed ${din67_signed} \
    din68_width ${din68_width} \
    din68_signed ${din68_signed} \
    din69_width ${din69_width} \
    din69_signed ${din69_signed} \
    din70_width ${din70_width} \
    din70_signed ${din70_signed} \
    din71_width ${din71_width} \
    din71_signed ${din71_signed} \
    din72_width ${din72_width} \
    din72_signed ${din72_signed} \
    din73_width ${din73_width} \
    din73_signed ${din73_signed} \
    din74_width ${din74_width} \
    din74_signed ${din74_signed} \
    din75_width ${din75_width} \
    din75_signed ${din75_signed} \
    din76_width ${din76_width} \
    din76_signed ${din76_signed} \
    din77_width ${din77_width} \
    din77_signed ${din77_signed} \
    din78_width ${din78_width} \
    din78_signed ${din78_signed} \
    din79_width ${din79_width} \
    din79_signed ${din79_signed} \
    din80_width ${din80_width} \
    din80_signed ${din80_signed} \
    din81_width ${din81_width} \
    din81_signed ${din81_signed} \
    din82_width ${din82_width} \
    din82_signed ${din82_signed} \
    din83_width ${din83_width} \
    din83_signed ${din83_signed} \
    din84_width ${din84_width} \
    din84_signed ${din84_signed} \
    din85_width ${din85_width} \
    din85_signed ${din85_signed} \
    din86_width ${din86_width} \
    din86_signed ${din86_signed} \
    din87_width ${din87_width} \
    din87_signed ${din87_signed} \
    din88_width ${din88_width} \
    din88_signed ${din88_signed} \
    din89_width ${din89_width} \
    din89_signed ${din89_signed} \
    din90_width ${din90_width} \
    din90_signed ${din90_signed} \
    din91_width ${din91_width} \
    din91_signed ${din91_signed} \
    din92_width ${din92_width} \
    din92_signed ${din92_signed} \
    din93_width ${din93_width} \
    din93_signed ${din93_signed} \
    din94_width ${din94_width} \
    din94_signed ${din94_signed} \
    din95_width ${din95_width} \
    din95_signed ${din95_signed} \
    din96_width ${din96_width} \
    din96_signed ${din96_signed} \
    din97_width ${din97_width} \
    din97_signed ${din97_signed} \
    din98_width ${din98_width} \
    din98_signed ${din98_signed} \
    din99_width ${din99_width} \
    din99_signed ${din99_signed} \
    din100_width ${din100_width} \
    din100_signed ${din100_signed} \
    din101_width ${din101_width} \
    din101_signed ${din101_signed} \
    din102_width ${din102_width} \
    din102_signed ${din102_signed} \
    din103_width ${din103_width} \
    din103_signed ${din103_signed} \
    din104_width ${din104_width} \
    din104_signed ${din104_signed} \
    din105_width ${din105_width} \
    din105_signed ${din105_signed} \
    din106_width ${din106_width} \
    din106_signed ${din106_signed} \
    din107_width ${din107_width} \
    din107_signed ${din107_signed} \
    din108_width ${din108_width} \
    din108_signed ${din108_signed} \
    din109_width ${din109_width} \
    din109_signed ${din109_signed} \
    din110_width ${din110_width} \
    din110_signed ${din110_signed} \
    din111_width ${din111_width} \
    din111_signed ${din111_signed} \
    din112_width ${din112_width} \
    din112_signed ${din112_signed} \
    din113_width ${din113_width} \
    din113_signed ${din113_signed} \
    din114_width ${din114_width} \
    din114_signed ${din114_signed} \
    din115_width ${din115_width} \
    din115_signed ${din115_signed} \
    din116_width ${din116_width} \
    din116_signed ${din116_signed} \
    din117_width ${din117_width} \
    din117_signed ${din117_signed} \
    din118_width ${din118_width} \
    din118_signed ${din118_signed} \
    din119_width ${din119_width} \
    din119_signed ${din119_signed} \
    din120_width ${din120_width} \
    din120_signed ${din120_signed} \
    din121_width ${din121_width} \
    din121_signed ${din121_signed} \
    din122_width ${din122_width} \
    din122_signed ${din122_signed} \
    din123_width ${din123_width} \
    din123_signed ${din123_signed} \
    din124_width ${din124_width} \
    din124_signed ${din124_signed} \
    din125_width ${din125_width} \
    din125_signed ${din125_signed} \
    din126_width ${din126_width} \
    din126_signed ${din126_signed} \
    din127_width ${din127_width} \
    din127_signed ${din127_signed} \
    din128_width ${din128_width} \
    din128_signed ${din128_signed} \
    din129_width ${din129_width} \
    din129_signed ${din129_signed} \
    din130_width ${din130_width} \
    din130_signed ${din130_signed} \
    din131_width ${din131_width} \
    din131_signed ${din131_signed} \
    din132_width ${din132_width} \
    din132_signed ${din132_signed} \
    din133_width ${din133_width} \
    din133_signed ${din133_signed} \
    din134_width ${din134_width} \
    din134_signed ${din134_signed} \
    din135_width ${din135_width} \
    din135_signed ${din135_signed} \
    din136_width ${din136_width} \
    din136_signed ${din136_signed} \
    din137_width ${din137_width} \
    din137_signed ${din137_signed} \
    din138_width ${din138_width} \
    din138_signed ${din138_signed} \
    din139_width ${din139_width} \
    din139_signed ${din139_signed} \
    din140_width ${din140_width} \
    din140_signed ${din140_signed} \
    din141_width ${din141_width} \
    din141_signed ${din141_signed} \
    din142_width ${din142_width} \
    din142_signed ${din142_signed} \
    din143_width ${din143_width} \
    din143_signed ${din143_signed} \
    din144_width ${din144_width} \
    din144_signed ${din144_signed} \
    din145_width ${din145_width} \
    din145_signed ${din145_signed} \
    din146_width ${din146_width} \
    din146_signed ${din146_signed} \
    din147_width ${din147_width} \
    din147_signed ${din147_signed} \
    din148_width ${din148_width} \
    din148_signed ${din148_signed} \
    din149_width ${din149_width} \
    din149_signed ${din149_signed} \
    din150_width ${din150_width} \
    din150_signed ${din150_signed} \
    din151_width ${din151_width} \
    din151_signed ${din151_signed} \
    din152_width ${din152_width} \
    din152_signed ${din152_signed} \
    din153_width ${din153_width} \
    din153_signed ${din153_signed} \
    din154_width ${din154_width} \
    din154_signed ${din154_signed} \
    din155_width ${din155_width} \
    din155_signed ${din155_signed} \
    din156_width ${din156_width} \
    din156_signed ${din156_signed} \
    din157_width ${din157_width} \
    din157_signed ${din157_signed} \
    din158_width ${din158_width} \
    din158_signed ${din158_signed} \
    din159_width ${din159_width} \
    din159_signed ${din159_signed} \
    din160_width ${din160_width} \
    din160_signed ${din160_signed} \
    din161_width ${din161_width} \
    din161_signed ${din161_signed} \
    din162_width ${din162_width} \
    din162_signed ${din162_signed} \
    din163_width ${din163_width} \
    din163_signed ${din163_signed} \
    din164_width ${din164_width} \
    din164_signed ${din164_signed} \
    din165_width ${din165_width} \
    din165_signed ${din165_signed} \
    din166_width ${din166_width} \
    din166_signed ${din166_signed} \
    din167_width ${din167_width} \
    din167_signed ${din167_signed} \
    din168_width ${din168_width} \
    din168_signed ${din168_signed} \
    din169_width ${din169_width} \
    din169_signed ${din169_signed} \
    din170_width ${din170_width} \
    din170_signed ${din170_signed} \
    din171_width ${din171_width} \
    din171_signed ${din171_signed} \
    din172_width ${din172_width} \
    din172_signed ${din172_signed} \
    din173_width ${din173_width} \
    din173_signed ${din173_signed} \
    din174_width ${din174_width} \
    din174_signed ${din174_signed} \
    din175_width ${din175_width} \
    din175_signed ${din175_signed} \
    din176_width ${din176_width} \
    din176_signed ${din176_signed} \
    din177_width ${din177_width} \
    din177_signed ${din177_signed} \
    din178_width ${din178_width} \
    din178_signed ${din178_signed} \
    din179_width ${din179_width} \
    din179_signed ${din179_signed} \
    din180_width ${din180_width} \
    din180_signed ${din180_signed} \
    din181_width ${din181_width} \
    din181_signed ${din181_signed} \
    din182_width ${din182_width} \
    din182_signed ${din182_signed} \
    din183_width ${din183_width} \
    din183_signed ${din183_signed} \
    din184_width ${din184_width} \
    din184_signed ${din184_signed} \
    din185_width ${din185_width} \
    din185_signed ${din185_signed} \
    din186_width ${din186_width} \
    din186_signed ${din186_signed} \
    din187_width ${din187_width} \
    din187_signed ${din187_signed} \
    din188_width ${din188_width} \
    din188_signed ${din188_signed} \
    din189_width ${din189_width} \
    din189_signed ${din189_signed} \
    din190_width ${din190_width} \
    din190_signed ${din190_signed} \
    din191_width ${din191_width} \
    din191_signed ${din191_signed} \
    din192_width ${din192_width} \
    din192_signed ${din192_signed} \
    din193_width ${din193_width} \
    din193_signed ${din193_signed} \
    din194_width ${din194_width} \
    din194_signed ${din194_signed} \
    din195_width ${din195_width} \
    din195_signed ${din195_signed} \
    din196_width ${din196_width} \
    din196_signed ${din196_signed} \
    din197_width ${din197_width} \
    din197_signed ${din197_signed} \
    din198_width ${din198_width} \
    din198_signed ${din198_signed} \
    din199_width ${din199_width} \
    din199_signed ${din199_signed} \
    din200_width ${din200_width} \
    din200_signed ${din200_signed} \
    din201_width ${din201_width} \
    din201_signed ${din201_signed} \
    din202_width ${din202_width} \
    din202_signed ${din202_signed} \
    din203_width ${din203_width} \
    din203_signed ${din203_signed} \
    din204_width ${din204_width} \
    din204_signed ${din204_signed} \
    din205_width ${din205_width} \
    din205_signed ${din205_signed} \
    din206_width ${din206_width} \
    din206_signed ${din206_signed} \
    din207_width ${din207_width} \
    din207_signed ${din207_signed} \
    din208_width ${din208_width} \
    din208_signed ${din208_signed} \
    din209_width ${din209_width} \
    din209_signed ${din209_signed} \
    din210_width ${din210_width} \
    din210_signed ${din210_signed} \
    din211_width ${din211_width} \
    din211_signed ${din211_signed} \
    din212_width ${din212_width} \
    din212_signed ${din212_signed} \
    din213_width ${din213_width} \
    din213_signed ${din213_signed} \
    din214_width ${din214_width} \
    din214_signed ${din214_signed} \
    din215_width ${din215_width} \
    din215_signed ${din215_signed} \
    din216_width ${din216_width} \
    din216_signed ${din216_signed} \
    din217_width ${din217_width} \
    din217_signed ${din217_signed} \
    din218_width ${din218_width} \
    din218_signed ${din218_signed} \
    din219_width ${din219_width} \
    din219_signed ${din219_signed} \
    din220_width ${din220_width} \
    din220_signed ${din220_signed} \
    din221_width ${din221_width} \
    din221_signed ${din221_signed} \
    din222_width ${din222_width} \
    din222_signed ${din222_signed} \
    din223_width ${din223_width} \
    din223_signed ${din223_signed} \
    din224_width ${din224_width} \
    din224_signed ${din224_signed} \
    din225_width ${din225_width} \
    din225_signed ${din225_signed} \
    din226_width ${din226_width} \
    din226_signed ${din226_signed} \
    din227_width ${din227_width} \
    din227_signed ${din227_signed} \
    din228_width ${din228_width} \
    din228_signed ${din228_signed} \
    din229_width ${din229_width} \
    din229_signed ${din229_signed} \
    din230_width ${din230_width} \
    din230_signed ${din230_signed} \
    din231_width ${din231_width} \
    din231_signed ${din231_signed} \
    din232_width ${din232_width} \
    din232_signed ${din232_signed} \
    din233_width ${din233_width} \
    din233_signed ${din233_signed} \
    din234_width ${din234_width} \
    din234_signed ${din234_signed} \
    din235_width ${din235_width} \
    din235_signed ${din235_signed} \
    din236_width ${din236_width} \
    din236_signed ${din236_signed} \
    din237_width ${din237_width} \
    din237_signed ${din237_signed} \
    din238_width ${din238_width} \
    din238_signed ${din238_signed} \
    din239_width ${din239_width} \
    din239_signed ${din239_signed} \
    din240_width ${din240_width} \
    din240_signed ${din240_signed} \
    din241_width ${din241_width} \
    din241_signed ${din241_signed} \
    din242_width ${din242_width} \
    din242_signed ${din242_signed} \
    din243_width ${din243_width} \
    din243_signed ${din243_signed} \
    din244_width ${din244_width} \
    din244_signed ${din244_signed} \
    din245_width ${din245_width} \
    din245_signed ${din245_signed} \
    din246_width ${din246_width} \
    din246_signed ${din246_signed} \
    din247_width ${din247_width} \
    din247_signed ${din247_signed} \
    din248_width ${din248_width} \
    din248_signed ${din248_signed} \
    din249_width ${din249_width} \
    din249_signed ${din249_signed} \
    din250_width ${din250_width} \
    din250_signed ${din250_signed} \
    din251_width ${din251_width} \
    din251_signed ${din251_signed} \
    din252_width ${din252_width} \
    din252_signed ${din252_signed} \
    din253_width ${din253_width} \
    din253_signed ${din253_signed} \
    din254_width ${din254_width} \
    din254_signed ${din254_signed} \
    din255_width ${din255_width} \
    din255_signed ${din255_signed} \
    din256_width ${din256_width} \
    din256_signed ${din256_signed} \
    dout_width ${dout_width} \
}"
} else {
puts "@W \[IMPL-101\] Cannot find ::AESL_LIB_VIRTEX::xil_gen_pipemux, check your platform lib"
}
}


# clear list
if {${::AESL::PGuard_autoexp_gen}} {
    cg_default_interface_gen_dc_begin
    cg_default_interface_gen_bundle_begin
    AESL_LIB_XILADAPTER::native_axis_begin
}

set axilite_register_dict [dict create]
# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 3 \
    name res_sa_itv \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename res_sa_itv \
    op interface \
    ports { res_sa_itv_address0 { O 11 vector } res_sa_itv_ce0 { O 1 bit } res_sa_itv_we0 { O 1 bit } res_sa_itv_d0 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'res_sa_itv'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 4 \
    name buf_r \
    reset_level 1 \
    sync_rst true \
    dir IO \
    corename buf_r \
    op interface \
    ports { buf_r_address0 { O 12 vector } buf_r_ce0 { O 1 bit } buf_r_we0 { O 1 bit } buf_r_d0 { O 32 vector } buf_r_q0 { I 32 vector } buf_r_address1 { O 12 vector } buf_r_ce1 { O 1 bit } buf_r_we1 { O 1 bit } buf_r_d1 { O 32 vector } buf_r_q1 { I 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'buf_r'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 5 \
    name occ \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename occ \
    op interface \
    ports { occ_address0 { O 12 vector } occ_ce0 { O 1 bit } occ_q0 { I 32 vector } occ_address1 { O 12 vector } occ_ce1 { O 1 bit } occ_q1 { I 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'occ'"
}
}


# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 6 \
    name cum_0 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_cum_0 \
    op interface \
    ports { cum_0 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 7 \
    name cum_1 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_cum_1 \
    op interface \
    ports { cum_1 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 8 \
    name cum_2 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_cum_2 \
    op interface \
    ports { cum_2 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 9 \
    name cum_3 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_cum_3 \
    op interface \
    ports { cum_3 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 10 \
    name refn \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_refn \
    op interface \
    ports { refn { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 11 \
    name read_0 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_read_0 \
    op interface \
    ports { read_0 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 12 \
    name read_1 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_read_1 \
    op interface \
    ports { read_1 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 13 \
    name read_2 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_read_2 \
    op interface \
    ports { read_2 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 14 \
    name read_3 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_read_3 \
    op interface \
    ports { read_3 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 15 \
    name read_4 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_read_4 \
    op interface \
    ports { read_4 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 16 \
    name read_5 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_read_5 \
    op interface \
    ports { read_5 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 17 \
    name read_6 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_read_6 \
    op interface \
    ports { read_6 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 18 \
    name read_7 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_read_7 \
    op interface \
    ports { read_7 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 19 \
    name read_8 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_read_8 \
    op interface \
    ports { read_8 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 20 \
    name read_9 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_read_9 \
    op interface \
    ports { read_9 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 21 \
    name read_10 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_read_10 \
    op interface \
    ports { read_10 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 22 \
    name read_11 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_read_11 \
    op interface \
    ports { read_11 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 23 \
    name read_12 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_read_12 \
    op interface \
    ports { read_12 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 24 \
    name read_13 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_read_13 \
    op interface \
    ports { read_13 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 25 \
    name read_14 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_read_14 \
    op interface \
    ports { read_14 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 26 \
    name read_15 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_read_15 \
    op interface \
    ports { read_15 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 27 \
    name read_16 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_read_16 \
    op interface \
    ports { read_16 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 28 \
    name read_17 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_read_17 \
    op interface \
    ports { read_17 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 29 \
    name read_18 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_read_18 \
    op interface \
    ports { read_18 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 30 \
    name read_19 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_read_19 \
    op interface \
    ports { read_19 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 31 \
    name read_20 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_read_20 \
    op interface \
    ports { read_20 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 32 \
    name read_21 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_read_21 \
    op interface \
    ports { read_21 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 33 \
    name read_22 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_read_22 \
    op interface \
    ports { read_22 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 34 \
    name read_23 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_read_23 \
    op interface \
    ports { read_23 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 35 \
    name read_24 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_read_24 \
    op interface \
    ports { read_24 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 36 \
    name read_25 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_read_25 \
    op interface \
    ports { read_25 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 37 \
    name read_26 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_read_26 \
    op interface \
    ports { read_26 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 38 \
    name read_27 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_read_27 \
    op interface \
    ports { read_27 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 39 \
    name read_28 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_read_28 \
    op interface \
    ports { read_28 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 40 \
    name read_29 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_read_29 \
    op interface \
    ports { read_29 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 41 \
    name read_30 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_read_30 \
    op interface \
    ports { read_30 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 42 \
    name read_31 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_read_31 \
    op interface \
    ports { read_31 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 43 \
    name read_32 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_read_32 \
    op interface \
    ports { read_32 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 44 \
    name read_33 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_read_33 \
    op interface \
    ports { read_33 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 45 \
    name read_34 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_read_34 \
    op interface \
    ports { read_34 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 46 \
    name read_35 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_read_35 \
    op interface \
    ports { read_35 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 47 \
    name read_36 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_read_36 \
    op interface \
    ports { read_36 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 48 \
    name read_37 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_read_37 \
    op interface \
    ports { read_37 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 49 \
    name read_38 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_read_38 \
    op interface \
    ports { read_38 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 50 \
    name read_39 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_read_39 \
    op interface \
    ports { read_39 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 51 \
    name read_40 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_read_40 \
    op interface \
    ports { read_40 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 52 \
    name read_41 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_read_41 \
    op interface \
    ports { read_41 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 53 \
    name read_42 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_read_42 \
    op interface \
    ports { read_42 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 54 \
    name read_43 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_read_43 \
    op interface \
    ports { read_43 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 55 \
    name read_44 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_read_44 \
    op interface \
    ports { read_44 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 56 \
    name read_45 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_read_45 \
    op interface \
    ports { read_45 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 57 \
    name read_46 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_read_46 \
    op interface \
    ports { read_46 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 58 \
    name read_47 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_read_47 \
    op interface \
    ports { read_47 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 59 \
    name read_48 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_read_48 \
    op interface \
    ports { read_48 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 60 \
    name read_49 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_read_49 \
    op interface \
    ports { read_49 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 61 \
    name read_50 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_read_50 \
    op interface \
    ports { read_50 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 62 \
    name read_51 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_read_51 \
    op interface \
    ports { read_51 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 63 \
    name read_52 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_read_52 \
    op interface \
    ports { read_52 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 64 \
    name read_53 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_read_53 \
    op interface \
    ports { read_53 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 65 \
    name read_54 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_read_54 \
    op interface \
    ports { read_54 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 66 \
    name read_55 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_read_55 \
    op interface \
    ports { read_55 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 67 \
    name read_56 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_read_56 \
    op interface \
    ports { read_56 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 68 \
    name read_57 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_read_57 \
    op interface \
    ports { read_57 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 69 \
    name read_58 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_read_58 \
    op interface \
    ports { read_58 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 70 \
    name read_59 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_read_59 \
    op interface \
    ports { read_59 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 71 \
    name read_60 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_read_60 \
    op interface \
    ports { read_60 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 72 \
    name read_61 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_read_61 \
    op interface \
    ports { read_61 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 73 \
    name read_62 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_read_62 \
    op interface \
    ports { read_62 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 74 \
    name read_63 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_read_63 \
    op interface \
    ports { read_63 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 75 \
    name read_64 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_read_64 \
    op interface \
    ports { read_64 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 76 \
    name read_65 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_read_65 \
    op interface \
    ports { read_65 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 77 \
    name read_66 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_read_66 \
    op interface \
    ports { read_66 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 78 \
    name read_67 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_read_67 \
    op interface \
    ports { read_67 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 79 \
    name read_68 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_read_68 \
    op interface \
    ports { read_68 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 80 \
    name read_69 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_read_69 \
    op interface \
    ports { read_69 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 81 \
    name read_70 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_read_70 \
    op interface \
    ports { read_70 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 82 \
    name read_71 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_read_71 \
    op interface \
    ports { read_71 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 83 \
    name read_72 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_read_72 \
    op interface \
    ports { read_72 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 84 \
    name read_73 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_read_73 \
    op interface \
    ports { read_73 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 85 \
    name read_74 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_read_74 \
    op interface \
    ports { read_74 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 86 \
    name read_75 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_read_75 \
    op interface \
    ports { read_75 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 87 \
    name read_76 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_read_76 \
    op interface \
    ports { read_76 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 88 \
    name read_77 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_read_77 \
    op interface \
    ports { read_77 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 89 \
    name read_78 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_read_78 \
    op interface \
    ports { read_78 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 90 \
    name read_79 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_read_79 \
    op interface \
    ports { read_79 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 91 \
    name read_80 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_read_80 \
    op interface \
    ports { read_80 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 92 \
    name read_81 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_read_81 \
    op interface \
    ports { read_81 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 93 \
    name read_82 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_read_82 \
    op interface \
    ports { read_82 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 94 \
    name read_83 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_read_83 \
    op interface \
    ports { read_83 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 95 \
    name read_84 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_read_84 \
    op interface \
    ports { read_84 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 96 \
    name read_85 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_read_85 \
    op interface \
    ports { read_85 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 97 \
    name read_86 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_read_86 \
    op interface \
    ports { read_86 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 98 \
    name read_87 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_read_87 \
    op interface \
    ports { read_87 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 99 \
    name read_88 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_read_88 \
    op interface \
    ports { read_88 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 100 \
    name read_89 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_read_89 \
    op interface \
    ports { read_89 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 101 \
    name read_90 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_read_90 \
    op interface \
    ports { read_90 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 102 \
    name read_91 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_read_91 \
    op interface \
    ports { read_91 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 103 \
    name read_92 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_read_92 \
    op interface \
    ports { read_92 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 104 \
    name read_93 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_read_93 \
    op interface \
    ports { read_93 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 105 \
    name read_94 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_read_94 \
    op interface \
    ports { read_94 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 106 \
    name read_95 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_read_95 \
    op interface \
    ports { read_95 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 107 \
    name read_96 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_read_96 \
    op interface \
    ports { read_96 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 108 \
    name read_97 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_read_97 \
    op interface \
    ports { read_97 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 109 \
    name read_98 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_read_98 \
    op interface \
    ports { read_98 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 110 \
    name read_99 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_read_99 \
    op interface \
    ports { read_99 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 111 \
    name read_100 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_read_100 \
    op interface \
    ports { read_100 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 112 \
    name read_101 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_read_101 \
    op interface \
    ports { read_101 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 113 \
    name read_102 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_read_102 \
    op interface \
    ports { read_102 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 114 \
    name read_103 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_read_103 \
    op interface \
    ports { read_103 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 115 \
    name read_104 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_read_104 \
    op interface \
    ports { read_104 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 116 \
    name read_105 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_read_105 \
    op interface \
    ports { read_105 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 117 \
    name read_106 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_read_106 \
    op interface \
    ports { read_106 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 118 \
    name read_107 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_read_107 \
    op interface \
    ports { read_107 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 119 \
    name read_108 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_read_108 \
    op interface \
    ports { read_108 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 120 \
    name read_109 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_read_109 \
    op interface \
    ports { read_109 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 121 \
    name read_110 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_read_110 \
    op interface \
    ports { read_110 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 122 \
    name read_111 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_read_111 \
    op interface \
    ports { read_111 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 123 \
    name read_112 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_read_112 \
    op interface \
    ports { read_112 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 124 \
    name read_113 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_read_113 \
    op interface \
    ports { read_113 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 125 \
    name read_114 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_read_114 \
    op interface \
    ports { read_114 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 126 \
    name read_115 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_read_115 \
    op interface \
    ports { read_115 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 127 \
    name read_116 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_read_116 \
    op interface \
    ports { read_116 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 128 \
    name read_117 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_read_117 \
    op interface \
    ports { read_117 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 129 \
    name read_118 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_read_118 \
    op interface \
    ports { read_118 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 130 \
    name read_119 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_read_119 \
    op interface \
    ports { read_119 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 131 \
    name read_120 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_read_120 \
    op interface \
    ports { read_120 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 132 \
    name read_121 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_read_121 \
    op interface \
    ports { read_121 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 133 \
    name read_122 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_read_122 \
    op interface \
    ports { read_122 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 134 \
    name read_123 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_read_123 \
    op interface \
    ports { read_123 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 135 \
    name read_124 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_read_124 \
    op interface \
    ports { read_124 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 136 \
    name read_125 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_read_125 \
    op interface \
    ports { read_125 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 137 \
    name read_126 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_read_126 \
    op interface \
    ports { read_126 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 138 \
    name read_127 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_read_127 \
    op interface \
    ports { read_127 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 139 \
    name read_128 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_read_128 \
    op interface \
    ports { read_128 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 140 \
    name read_129 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_read_129 \
    op interface \
    ports { read_129 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 141 \
    name read_130 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_read_130 \
    op interface \
    ports { read_130 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 142 \
    name read_131 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_read_131 \
    op interface \
    ports { read_131 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 143 \
    name read_132 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_read_132 \
    op interface \
    ports { read_132 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 144 \
    name read_133 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_read_133 \
    op interface \
    ports { read_133 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 145 \
    name read_134 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_read_134 \
    op interface \
    ports { read_134 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 146 \
    name read_135 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_read_135 \
    op interface \
    ports { read_135 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 147 \
    name read_136 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_read_136 \
    op interface \
    ports { read_136 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 148 \
    name read_137 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_read_137 \
    op interface \
    ports { read_137 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 149 \
    name read_138 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_read_138 \
    op interface \
    ports { read_138 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 150 \
    name read_139 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_read_139 \
    op interface \
    ports { read_139 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 151 \
    name read_140 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_read_140 \
    op interface \
    ports { read_140 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 152 \
    name read_141 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_read_141 \
    op interface \
    ports { read_141 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 153 \
    name read_142 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_read_142 \
    op interface \
    ports { read_142 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 154 \
    name read_143 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_read_143 \
    op interface \
    ports { read_143 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 155 \
    name read_144 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_read_144 \
    op interface \
    ports { read_144 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 156 \
    name read_145 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_read_145 \
    op interface \
    ports { read_145 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 157 \
    name read_146 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_read_146 \
    op interface \
    ports { read_146 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 158 \
    name read_147 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_read_147 \
    op interface \
    ports { read_147 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 159 \
    name read_148 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_read_148 \
    op interface \
    ports { read_148 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 160 \
    name read_149 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_read_149 \
    op interface \
    ports { read_149 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 161 \
    name read_150 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_read_150 \
    op interface \
    ports { read_150 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 162 \
    name read_151 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_read_151 \
    op interface \
    ports { read_151 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 163 \
    name read_152 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_read_152 \
    op interface \
    ports { read_152 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 164 \
    name read_153 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_read_153 \
    op interface \
    ports { read_153 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 165 \
    name read_154 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_read_154 \
    op interface \
    ports { read_154 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 166 \
    name read_155 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_read_155 \
    op interface \
    ports { read_155 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 167 \
    name read_156 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_read_156 \
    op interface \
    ports { read_156 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 168 \
    name read_157 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_read_157 \
    op interface \
    ports { read_157 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 169 \
    name read_158 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_read_158 \
    op interface \
    ports { read_158 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 170 \
    name read_159 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_read_159 \
    op interface \
    ports { read_159 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 171 \
    name read_160 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_read_160 \
    op interface \
    ports { read_160 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 172 \
    name read_161 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_read_161 \
    op interface \
    ports { read_161 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 173 \
    name read_162 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_read_162 \
    op interface \
    ports { read_162 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 174 \
    name read_163 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_read_163 \
    op interface \
    ports { read_163 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 175 \
    name read_164 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_read_164 \
    op interface \
    ports { read_164 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 176 \
    name read_165 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_read_165 \
    op interface \
    ports { read_165 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 177 \
    name read_166 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_read_166 \
    op interface \
    ports { read_166 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 178 \
    name read_167 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_read_167 \
    op interface \
    ports { read_167 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 179 \
    name read_168 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_read_168 \
    op interface \
    ports { read_168 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 180 \
    name read_169 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_read_169 \
    op interface \
    ports { read_169 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 181 \
    name read_170 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_read_170 \
    op interface \
    ports { read_170 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 182 \
    name read_171 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_read_171 \
    op interface \
    ports { read_171 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 183 \
    name read_172 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_read_172 \
    op interface \
    ports { read_172 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 184 \
    name read_173 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_read_173 \
    op interface \
    ports { read_173 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 185 \
    name read_174 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_read_174 \
    op interface \
    ports { read_174 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 186 \
    name read_175 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_read_175 \
    op interface \
    ports { read_175 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 187 \
    name read_176 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_read_176 \
    op interface \
    ports { read_176 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 188 \
    name read_177 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_read_177 \
    op interface \
    ports { read_177 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 189 \
    name read_178 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_read_178 \
    op interface \
    ports { read_178 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 190 \
    name read_179 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_read_179 \
    op interface \
    ports { read_179 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 191 \
    name read_180 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_read_180 \
    op interface \
    ports { read_180 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 192 \
    name read_181 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_read_181 \
    op interface \
    ports { read_181 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 193 \
    name read_182 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_read_182 \
    op interface \
    ports { read_182 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 194 \
    name read_183 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_read_183 \
    op interface \
    ports { read_183 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 195 \
    name read_184 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_read_184 \
    op interface \
    ports { read_184 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 196 \
    name read_185 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_read_185 \
    op interface \
    ports { read_185 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 197 \
    name read_186 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_read_186 \
    op interface \
    ports { read_186 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 198 \
    name read_187 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_read_187 \
    op interface \
    ports { read_187 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 199 \
    name read_188 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_read_188 \
    op interface \
    ports { read_188 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 200 \
    name read_189 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_read_189 \
    op interface \
    ports { read_189 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 201 \
    name read_190 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_read_190 \
    op interface \
    ports { read_190 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 202 \
    name read_191 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_read_191 \
    op interface \
    ports { read_191 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 203 \
    name read_192 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_read_192 \
    op interface \
    ports { read_192 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 204 \
    name read_193 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_read_193 \
    op interface \
    ports { read_193 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 205 \
    name read_194 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_read_194 \
    op interface \
    ports { read_194 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 206 \
    name read_195 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_read_195 \
    op interface \
    ports { read_195 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 207 \
    name read_196 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_read_196 \
    op interface \
    ports { read_196 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 208 \
    name read_197 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_read_197 \
    op interface \
    ports { read_197 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 209 \
    name read_198 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_read_198 \
    op interface \
    ports { read_198 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 210 \
    name read_199 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_read_199 \
    op interface \
    ports { read_199 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 211 \
    name read_200 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_read_200 \
    op interface \
    ports { read_200 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 212 \
    name read_201 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_read_201 \
    op interface \
    ports { read_201 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 213 \
    name read_202 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_read_202 \
    op interface \
    ports { read_202 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 214 \
    name read_203 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_read_203 \
    op interface \
    ports { read_203 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 215 \
    name read_204 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_read_204 \
    op interface \
    ports { read_204 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 216 \
    name read_205 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_read_205 \
    op interface \
    ports { read_205 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 217 \
    name read_206 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_read_206 \
    op interface \
    ports { read_206 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 218 \
    name read_207 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_read_207 \
    op interface \
    ports { read_207 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 219 \
    name read_208 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_read_208 \
    op interface \
    ports { read_208 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 220 \
    name read_209 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_read_209 \
    op interface \
    ports { read_209 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 221 \
    name read_210 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_read_210 \
    op interface \
    ports { read_210 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 222 \
    name read_211 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_read_211 \
    op interface \
    ports { read_211 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 223 \
    name read_212 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_read_212 \
    op interface \
    ports { read_212 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 224 \
    name read_213 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_read_213 \
    op interface \
    ports { read_213 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 225 \
    name read_214 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_read_214 \
    op interface \
    ports { read_214 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 226 \
    name read_215 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_read_215 \
    op interface \
    ports { read_215 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 227 \
    name read_216 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_read_216 \
    op interface \
    ports { read_216 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 228 \
    name read_217 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_read_217 \
    op interface \
    ports { read_217 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 229 \
    name read_218 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_read_218 \
    op interface \
    ports { read_218 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 230 \
    name read_219 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_read_219 \
    op interface \
    ports { read_219 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 231 \
    name read_220 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_read_220 \
    op interface \
    ports { read_220 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 232 \
    name read_221 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_read_221 \
    op interface \
    ports { read_221 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 233 \
    name read_222 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_read_222 \
    op interface \
    ports { read_222 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 234 \
    name read_223 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_read_223 \
    op interface \
    ports { read_223 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 235 \
    name read_224 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_read_224 \
    op interface \
    ports { read_224 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 236 \
    name read_225 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_read_225 \
    op interface \
    ports { read_225 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 237 \
    name read_226 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_read_226 \
    op interface \
    ports { read_226 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 238 \
    name read_227 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_read_227 \
    op interface \
    ports { read_227 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 239 \
    name read_228 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_read_228 \
    op interface \
    ports { read_228 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 240 \
    name read_229 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_read_229 \
    op interface \
    ports { read_229 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 241 \
    name read_230 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_read_230 \
    op interface \
    ports { read_230 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 242 \
    name read_231 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_read_231 \
    op interface \
    ports { read_231 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 243 \
    name read_232 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_read_232 \
    op interface \
    ports { read_232 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 244 \
    name read_233 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_read_233 \
    op interface \
    ports { read_233 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 245 \
    name read_234 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_read_234 \
    op interface \
    ports { read_234 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 246 \
    name read_235 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_read_235 \
    op interface \
    ports { read_235 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 247 \
    name read_236 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_read_236 \
    op interface \
    ports { read_236 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 248 \
    name read_237 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_read_237 \
    op interface \
    ports { read_237 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 249 \
    name read_238 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_read_238 \
    op interface \
    ports { read_238 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 250 \
    name read_239 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_read_239 \
    op interface \
    ports { read_239 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 251 \
    name read_240 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_read_240 \
    op interface \
    ports { read_240 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 252 \
    name read_241 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_read_241 \
    op interface \
    ports { read_241 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 253 \
    name read_242 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_read_242 \
    op interface \
    ports { read_242 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 254 \
    name read_243 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_read_243 \
    op interface \
    ports { read_243 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 255 \
    name read_244 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_read_244 \
    op interface \
    ports { read_244 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 256 \
    name read_245 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_read_245 \
    op interface \
    ports { read_245 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 257 \
    name read_246 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_read_246 \
    op interface \
    ports { read_246 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 258 \
    name read_247 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_read_247 \
    op interface \
    ports { read_247 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 259 \
    name read_248 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_read_248 \
    op interface \
    ports { read_248 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 260 \
    name read_249 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_read_249 \
    op interface \
    ports { read_249 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 261 \
    name read_250 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_read_250 \
    op interface \
    ports { read_250 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 262 \
    name read_251 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_read_251 \
    op interface \
    ports { read_251 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 263 \
    name read_252 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_read_252 \
    op interface \
    ports { read_252 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 264 \
    name read_253 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_read_253 \
    op interface \
    ports { read_253 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 265 \
    name read_254 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_read_254 \
    op interface \
    ports { read_254 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 266 \
    name read_255 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_read_255 \
    op interface \
    ports { read_255 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 267 \
    name readn \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_readn \
    op interface \
    ports { readn { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id -1 \
    name ap_ctrl \
    type ap_ctrl \
    reset_level 1 \
    sync_rst true \
    corename ap_ctrl \
    op interface \
    ports { ap_start { I 1 bit } ap_ready { O 1 bit } ap_done { O 1 bit } ap_idle { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id -2 \
    name ap_return \
    type ap_return \
    reset_level 1 \
    sync_rst true \
    corename ap_return \
    op interface \
    ports { ap_return { O 32 vector } } \
} "
}


# Adapter definition:
set PortName ap_clk
set DataWd 1 
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc cg_default_interface_gen_clock] == "cg_default_interface_gen_clock"} {
eval "cg_default_interface_gen_clock { \
    id -3 \
    name ${PortName} \
    reset_level 1 \
    sync_rst true \
    corename apif_ap_clk \
    data_wd ${DataWd} \
    op interface \
}"
} else {
puts "@W \[IMPL-113\] Cannot find bus interface model in the library. Ignored generation of bus interface for '${PortName}'"
}
}


# Adapter definition:
set PortName ap_rst
set DataWd 1 
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc cg_default_interface_gen_reset] == "cg_default_interface_gen_reset"} {
eval "cg_default_interface_gen_reset { \
    id -4 \
    name ${PortName} \
    reset_level 1 \
    sync_rst true \
    corename apif_ap_rst \
    data_wd ${DataWd} \
    op interface \
}"
} else {
puts "@W \[IMPL-114\] Cannot find bus interface model in the library. Ignored generation of bus interface for '${PortName}'"
}
}



# merge
if {${::AESL::PGuard_autoexp_gen}} {
    cg_default_interface_gen_dc_end
    cg_default_interface_gen_bundle_end
    AESL_LIB_XILADAPTER::native_axis_end
}


