INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/user/Desktop/github/ece_exp2/piano/piano.srcs/sources_1/new/piano.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module piano
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/user/Desktop/github/ece_exp2/piano/piano.srcs/sim_1/new/piano_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module piano_tb
