$date
	Fri Nov  9 14:33:16 2018
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module simu_mux $end
$var wire 1 ! out $end
$var reg 1 " PCSrc $end
$var reg 1 # s0 $end
$var reg 1 $ s1 $end
$scope module test_mux $end
$var wire 1 " PCSrc $end
$var wire 1 # s0 $end
$var wire 1 $ s1 $end
$var reg 1 ! out $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0$
1#
1"
0!
$end
#30000
1!
0"
#60000
0!
1"
#100000
