// Seed: 1280360106
module module_0 ();
  assign id_1 = 1;
  assign id_2[-1] = -1;
  assign module_2.type_7 = 0;
endmodule
module module_1 (
    output wor id_0
);
  assign id_0 = 1'b0;
  always id_0 = 1'b0 | id_2;
  module_0 modCall_1 ();
  assign id_0 = 1 == id_2;
  assign id_0 = id_2;
  assign id_0 = id_2;
  wire id_3, id_4;
endmodule
module module_2 (
    input  logic id_0,
    output logic id_1,
    output logic id_2
);
  reg id_4;
  always id_2 <= id_0;
  module_0 modCall_1 ();
  always id_1 <= id_0;
  always_comb id_1 <= id_4;
  assign id_1 = -1;
endmodule
