Metric,Value
design__lint_error__count,0
design__lint_timing_construct__count,0
design__lint_warning__count,3
design__inferred_latch__count,0
design__instance__count,7309
design__instance__area,93350.9
design__instance_unmapped__count,0
synthesis__check_error__count,0
design__max_slew_violation__count__corner:nom_fast_1p32V_m40C,0
design__max_fanout_violation__count__corner:nom_fast_1p32V_m40C,1
design__max_cap_violation__count__corner:nom_fast_1p32V_m40C,0
power__internal__total,0.00480191083624959
power__switching__total,0.0014657039428129792
power__leakage__total,0.0000020011239030282013
power__total,0.006269615609198809
clock__skew__worst_hold__corner:nom_fast_1p32V_m40C,-0.2623168423391112
clock__skew__worst_setup__corner:nom_fast_1p32V_m40C,0.26607980460962394
timing__hold__ws__corner:nom_fast_1p32V_m40C,0.11983508968770425
timing__setup__ws__corner:nom_fast_1p32V_m40C,5.582490627774517
timing__hold__tns__corner:nom_fast_1p32V_m40C,0
timing__setup__tns__corner:nom_fast_1p32V_m40C,0
timing__hold__wns__corner:nom_fast_1p32V_m40C,0
timing__setup__wns__corner:nom_fast_1p32V_m40C,0
timing__hold_vio__count__corner:nom_fast_1p32V_m40C,0
timing__hold_r2r__ws__corner:nom_fast_1p32V_m40C,0.119835
timing__hold_r2r_vio__count__corner:nom_fast_1p32V_m40C,0
timing__setup_vio__count__corner:nom_fast_1p32V_m40C,0
timing__setup_r2r__ws__corner:nom_fast_1p32V_m40C,6.747148
timing__setup_r2r_vio__count__corner:nom_fast_1p32V_m40C,0
design__max_slew_violation__count__corner:nom_slow_1p08V_125C,0
design__max_fanout_violation__count__corner:nom_slow_1p08V_125C,1
design__max_cap_violation__count__corner:nom_slow_1p08V_125C,0
clock__skew__worst_hold__corner:nom_slow_1p08V_125C,-0.27386840792570477
clock__skew__worst_setup__corner:nom_slow_1p08V_125C,0.2724193447929817
timing__hold__ws__corner:nom_slow_1p08V_125C,0.6336603643374594
timing__setup__ws__corner:nom_slow_1p08V_125C,2.479073905217371
timing__hold__tns__corner:nom_slow_1p08V_125C,0
timing__setup__tns__corner:nom_slow_1p08V_125C,0
timing__hold__wns__corner:nom_slow_1p08V_125C,0
timing__setup__wns__corner:nom_slow_1p08V_125C,0
timing__hold_vio__count__corner:nom_slow_1p08V_125C,0
timing__hold_r2r__ws__corner:nom_slow_1p08V_125C,0.63366
timing__hold_r2r_vio__count__corner:nom_slow_1p08V_125C,0
timing__setup_vio__count__corner:nom_slow_1p08V_125C,0
timing__setup_r2r__ws__corner:nom_slow_1p08V_125C,2.479074
timing__setup_r2r_vio__count__corner:nom_slow_1p08V_125C,0
design__max_slew_violation__count__corner:nom_typ_1p20V_25C,0
design__max_fanout_violation__count__corner:nom_typ_1p20V_25C,1
design__max_cap_violation__count__corner:nom_typ_1p20V_25C,0
clock__skew__worst_hold__corner:nom_typ_1p20V_25C,-0.26351654937345115
clock__skew__worst_setup__corner:nom_typ_1p20V_25C,0.2665273632790838
timing__hold__ws__corner:nom_typ_1p20V_25C,0.30374675856501004
timing__setup__ws__corner:nom_typ_1p20V_25C,4.48523630931214
timing__hold__tns__corner:nom_typ_1p20V_25C,0
timing__setup__tns__corner:nom_typ_1p20V_25C,0
timing__hold__wns__corner:nom_typ_1p20V_25C,0
timing__setup__wns__corner:nom_typ_1p20V_25C,0
timing__hold_vio__count__corner:nom_typ_1p20V_25C,0
timing__hold_r2r__ws__corner:nom_typ_1p20V_25C,0.303747
timing__hold_r2r_vio__count__corner:nom_typ_1p20V_25C,0
timing__setup_vio__count__corner:nom_typ_1p20V_25C,0
timing__setup_r2r__ws__corner:nom_typ_1p20V_25C,5.188549
timing__setup_r2r_vio__count__corner:nom_typ_1p20V_25C,0
design__max_slew_violation__count,0
design__max_fanout_violation__count,1
design__max_cap_violation__count,0
clock__skew__worst_hold,-0.2623168423391112
clock__skew__worst_setup,0.26607980460962394
timing__hold__ws,0.11983508968770425
timing__setup__ws,2.479073905217371
timing__hold__tns,0
timing__setup__tns,0
timing__hold__wns,0
timing__setup__wns,0
timing__hold_vio__count,0
timing__hold_r2r__ws,0.119835
timing__hold_r2r_vio__count,0
timing__setup_vio__count,0
timing__setup_r2r__ws,2.479074
timing__setup_r2r_vio__count,0
design__die__bbox,0.0 0.0 500.0 200.0
design__core__bbox,2.88 3.78 496.8 192.78
design__io,45
design__die__area,100000
design__core__area,93350.9
design__instance__count__stdcell,4586
design__instance__area__stdcell,74916.6
design__instance__count__macros,0
design__instance__area__macros,0
design__instance__count__padcells,0
design__instance__area__padcells,0
design__instance__count__cover,0
design__instance__area__cover,0
design__instance__utilization,0.802527
design__instance__utilization__stdcell,0.802527
design__rows,50
design__rows:CoreSite,50
design__sites,51450
design__sites:CoreSite,51450
design__instance__count__class:buffer,72
design__instance__area__class:buffer,522.547
design__instance__count__class:inverter,34
design__instance__area__class:inverter,185.069
design__instance__count__class:sequential_cell,508
design__instance__area__class:sequential_cell,25004.2
design__instance__count__class:multi_input_combinational_cell,2954
design__instance__area__class:multi_input_combinational_cell,31365.5
flow__warnings__count,1
flow__errors__count,0
design__power_grid_violation__count__net:VGND,0
design__power_grid_violation__count__net:VPWR,0
design__power_grid_violation__count,0
design__instance__count__class:timing_repair_buffer,910
design__instance__area__class:timing_repair_buffer,15409.7
timing__drv__floating__nets,0
timing__drv__floating__pins,0
design__instance__displacement__total,0
design__instance__displacement__mean,0
design__instance__displacement__max,0
route__wirelength__estimated,130309
design__violations,0
design__instance__count__class:clock_buffer,100
design__instance__area__class:clock_buffer,2358.72
design__instance__count__class:clock_inverter,8
design__instance__area__class:clock_inverter,70.7616
design__instance__count__setup_buffer,0
design__instance__count__hold_buffer,512
global_route__vias,33066
global_route__wirelength,204926
antenna__violating__nets,0
antenna__violating__pins,0
route__antenna_violation__count,0
antenna_diodes_count,0
route__net,4582
route__net__special,2
route__drc_errors__iter:0,1609
route__wirelength__iter:0,139649
route__drc_errors__iter:1,505
route__wirelength__iter:1,138559
route__drc_errors__iter:2,402
route__wirelength__iter:2,138248
route__drc_errors__iter:3,16
route__wirelength__iter:3,138168
route__drc_errors__iter:4,0
route__wirelength__iter:4,138167
route__drc_errors,0
route__wirelength,138167
route__vias,29929
route__vias__singlecut,29929
route__vias__multicut,0
design__disconnected_pin__count,1
design__critical_disconnected_pin__count,0
route__wirelength__max,652.12
design__instance__count__class:fill_cell,2723
design__instance__area__class:fill_cell,18434.3
timing__unannotated_net__count__corner:nom_fast_1p32V_m40C,24
timing__unannotated_net_filtered__count__corner:nom_fast_1p32V_m40C,0
timing__unannotated_net__count__corner:nom_slow_1p08V_125C,24
timing__unannotated_net_filtered__count__corner:nom_slow_1p08V_125C,0
timing__unannotated_net__count__corner:nom_typ_1p20V_25C,24
timing__unannotated_net_filtered__count__corner:nom_typ_1p20V_25C,0
timing__unannotated_net__count,24
timing__unannotated_net_filtered__count,0
design_powergrid__voltage__worst__net:VPWR__corner:nom_typ_1p20V_25C,1.19882
design_powergrid__drop__average__net:VPWR__corner:nom_typ_1p20V_25C,1.19947
design_powergrid__drop__worst__net:VPWR__corner:nom_typ_1p20V_25C,0.00118226
design_powergrid__voltage__worst__net:VGND__corner:nom_typ_1p20V_25C,0.00119469
design_powergrid__drop__average__net:VGND__corner:nom_typ_1p20V_25C,0.000509411
design_powergrid__drop__worst__net:VGND__corner:nom_typ_1p20V_25C,0.00119469
design_powergrid__voltage__worst,0.00119469
design_powergrid__voltage__worst__net:VPWR,1.19882
design_powergrid__drop__worst,0.00119469
design_powergrid__drop__worst__net:VPWR,0.00118226
design_powergrid__voltage__worst__net:VGND,0.00119469
design_powergrid__drop__worst__net:VGND,0.00119469
ir__voltage__worst,1.2
ir__drop__avg,0.000531
ir__drop__worst,0.00118
design__xor_difference__count,0
magic__drc_error__count,0
klayout__drc_error__count,0
magic__illegal_overlap__count,0
design__lvs_device_difference__count,0
design__lvs_net_difference__count,0
design__lvs_property_fail__count,0
design__lvs_error__count,0
design__lvs_unmatched_device__count,0
design__lvs_unmatched_net__count,0
design__lvs_unmatched_pin__count,0
