// Seed: 3778323093
`timescale 1ps / 1ps
module module_0 (
    id_1,
    id_2
);
  output id_2;
  output id_1;
  reg id_2 = 1;
  reg id_3;
  always @(posedge 1 + id_3) begin
    id_3 <= id_2;
    SystemTFIdentifier(~id_2);
  end
  always @(*) begin
    id_2 = id_3 < id_2;
  end
endmodule
