
CupDrone_Boot.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000134  08000000  08000000  00008000  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .flashtext    00000000  08000134  08000134  000100e4  2**0
                  CONTENTS
  2 .text         0000276c  08000134  08000134  00008134  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  3 .data         000000e4  20000000  080028a0  00010000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  4 .bss          0000063c  200000e4  08002984  000100e4  2**2
                  ALLOC
  5 ._usrstack    00000100  20000720  08002fc0  000100e4  2**0
                  ALLOC
  6 .comment      00000070  00000000  00000000  000100e4  2**0
                  CONTENTS, READONLY
  7 .ARM.attributes 00000031  00000000  00000000  00010154  2**0
                  CONTENTS, READONLY
  8 .debug_aranges 00000fd0  00000000  00000000  00010188  2**3
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_info   0000b27c  00000000  00000000  00011158  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_abbrev 000027d6  00000000  00000000  0001c3d4  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_line   000036ae  00000000  00000000  0001ebaa  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_frame  0000219c  00000000  00000000  00022258  2**2
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_str    00003d8a  00000000  00000000  000243f4  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_loc    000060dd  00000000  00000000  0002817e  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_ranges 00000fd8  00000000  00000000  0002e25b  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .isr_vector:

08000000 <g_pfnVectors>:
 8000000:	20005000 	andcs	r5, r0, r0
 8000004:	080019c9 	stmdaeq	r0, {r0, r3, r6, r7, r8, fp, ip}
 8000008:	08000b65 	stmdaeq	r0, {r0, r2, r5, r6, r8, r9, fp}
 800000c:	08000b67 	stmdaeq	r0, {r0, r1, r2, r5, r6, r8, r9, fp}
 8000010:	08000b69 	stmdaeq	r0, {r0, r3, r5, r6, r8, r9, fp}
 8000014:	08000b6b 	stmdaeq	r0, {r0, r1, r3, r5, r6, r8, r9, fp}
 8000018:	08000b6d 	stmdaeq	r0, {r0, r2, r3, r5, r6, r8, r9, fp}
	...
 800002c:	08000b71 	stmdaeq	r0, {r0, r4, r5, r6, r8, r9, fp}
 8000030:	08000b6f 	stmdaeq	r0, {r0, r1, r2, r3, r5, r6, r8, r9, fp}
 8000034:	00000000 	andeq	r0, r0, r0
 8000038:	08000b73 	stmdaeq	r0, {r0, r1, r4, r5, r6, r8, r9, fp}
 800003c:	08000b75 	stmdaeq	r0, {r0, r2, r4, r5, r6, r8, r9, fp}
 8000040:	08000b89 	stmdaeq	r0, {r0, r3, r7, r8, r9, fp}
 8000044:	08000b8b 	stmdaeq	r0, {r0, r1, r3, r7, r8, r9, fp}
 8000048:	08000b8d 	stmdaeq	r0, {r0, r2, r3, r7, r8, r9, fp}
 800004c:	08000b8f 	stmdaeq	r0, {r0, r1, r2, r3, r7, r8, r9, fp}
 8000050:	08000b91 	stmdaeq	r0, {r0, r4, r7, r8, r9, fp}
 8000054:	08000b93 	stmdaeq	r0, {r0, r1, r4, r7, r8, r9, fp}
 8000058:	08000b95 	stmdaeq	r0, {r0, r2, r4, r7, r8, r9, fp}
 800005c:	08000b97 	stmdaeq	r0, {r0, r1, r2, r4, r7, r8, r9, fp}
 8000060:	08000b99 	stmdaeq	r0, {r0, r3, r4, r7, r8, r9, fp}
 8000064:	08000b9b 	stmdaeq	r0, {r0, r1, r3, r4, r7, r8, r9, fp}
 8000068:	08000b9d 	stmdaeq	r0, {r0, r2, r3, r4, r7, r8, r9, fp}
	...
 8000088:	08000b9f 	stmdaeq	r0, {r0, r1, r2, r3, r4, r7, r8, r9, fp}
 800008c:	08000ba1 	stmdaeq	r0, {r0, r5, r7, r8, r9, fp}
 8000090:	08000ba3 	stmdaeq	r0, {r0, r1, r5, r7, r8, r9, fp}
 8000094:	08000ba7 	stmdaeq	r0, {r0, r1, r2, r5, r7, r8, r9, fp}
 8000098:	08000ba9 	stmdaeq	r0, {r0, r3, r5, r7, r8, r9, fp}
 800009c:	08000bab 	stmdaeq	r0, {r0, r1, r3, r5, r7, r8, r9, fp}
 80000a0:	08000bad 	stmdaeq	r0, {r0, r2, r3, r5, r7, r8, r9, fp}
 80000a4:	08000baf 	stmdaeq	r0, {r0, r1, r2, r3, r5, r7, r8, r9, fp}
 80000a8:	08000bb1 	stmdaeq	r0, {r0, r4, r5, r7, r8, r9, fp}
 80000ac:	08000bb3 	stmdaeq	r0, {r0, r1, r4, r5, r7, r8, r9, fp}
 80000b0:	08000bb5 	stmdaeq	r0, {r0, r2, r4, r5, r7, r8, r9, fp}
 80000b4:	08000bc9 	stmdaeq	r0, {r0, r3, r6, r7, r8, r9, fp}
 80000b8:	08000bcb 	stmdaeq	r0, {r0, r1, r3, r6, r7, r8, r9, fp}
 80000bc:	08000bcd 	stmdaeq	r0, {r0, r2, r3, r6, r7, r8, r9, fp}
 80000c0:	08000bcf 	stmdaeq	r0, {r0, r1, r2, r3, r6, r7, r8, r9, fp}
 80000c4:	08000bd1 	stmdaeq	r0, {r0, r4, r6, r7, r8, r9, fp}
 80000c8:	08000bd3 	stmdaeq	r0, {r0, r1, r4, r6, r7, r8, r9, fp}
 80000cc:	08000bd5 	stmdaeq	r0, {r0, r2, r4, r6, r7, r8, r9, fp}
 80000d0:	08000bd7 	stmdaeq	r0, {r0, r1, r2, r4, r6, r7, r8, r9, fp}
 80000d4:	08000bd9 	stmdaeq	r0, {r0, r3, r4, r6, r7, r8, r9, fp}
 80000d8:	08000c0d 	stmdaeq	r0, {r0, r2, r3, sl, fp}
 80000dc:	08000c49 	stmdaeq	r0, {r0, r3, r6, sl, fp}
 80000e0:	08000c4b 	stmdaeq	r0, {r0, r1, r3, r6, sl, fp}
 80000e4:	08000c4d 	stmdaeq	r0, {r0, r2, r3, r6, sl, fp}
 80000e8:	08000c4f 	stmdaeq	r0, {r0, r1, r2, r3, r6, sl, fp}
 80000ec:	08000c51 	stmdaeq	r0, {r0, r4, r6, sl, fp}
 80000f0:	08000c53 	stmdaeq	r0, {r0, r1, r4, r6, sl, fp}
 80000f4:	08000c55 	stmdaeq	r0, {r0, r2, r4, r6, sl, fp}
 80000f8:	08000c57 	stmdaeq	r0, {r0, r1, r2, r4, r6, sl, fp}
 80000fc:	08000c59 	stmdaeq	r0, {r0, r3, r4, r6, sl, fp}
 8000100:	08000c5b 	stmdaeq	r0, {r0, r1, r3, r4, r6, sl, fp}
 8000104:	08000c5d 	stmdaeq	r0, {r0, r2, r3, r4, r6, sl, fp}
 8000108:	08000c5f 	stmdaeq	r0, {r0, r1, r2, r3, r4, r6, sl, fp}
 800010c:	08000c61 	stmdaeq	r0, {r0, r5, r6, sl, fp}
 8000110:	08000c63 	stmdaeq	r0, {r0, r1, r5, r6, sl, fp}
 8000114:	08000c65 	stmdaeq	r0, {r0, r2, r5, r6, sl, fp}
 8000118:	08000c67 	stmdaeq	r0, {r0, r1, r2, r5, r6, sl, fp}
 800011c:	08000c69 	stmdaeq	r0, {r0, r3, r5, r6, sl, fp}
 8000120:	08000c6b 	stmdaeq	r0, {r0, r1, r3, r5, r6, sl, fp}
 8000124:	08000c6d 	stmdaeq	r0, {r0, r2, r3, r5, r6, sl, fp}
 8000128:	08000c6f 	stmdaeq	r0, {r0, r1, r2, r3, r5, r6, sl, fp}
 800012c:	08000c71 	stmdaeq	r0, {r0, r4, r5, r6, sl, fp}
 8000130:	0000f85f 	andeq	pc, r0, pc, asr r8	; <UNPREDICTABLE>

Disassembly of section .text:

08000134 <__WFI>:
; Return         : None
;******************************************************************************/
.thumb_func
__WFI: 
 
    WFI
 8000134:	bf30      	wfi
    BX r14
 8000136:	4770      	bx	lr

08000138 <__WFE>:
; Return         : None
;******************************************************************************/
.thumb_func
__WFE:

    WFE
 8000138:	bf20      	wfe
    BX r14
 800013a:	4770      	bx	lr

0800013c <__SEV>:
; Return         : None
;******************************************************************************/
.thumb_func
__SEV:

    SEV
 800013c:	bf40      	sev
    BX r14
 800013e:	4770      	bx	lr

08000140 <__ISB>:
; Return         : None
;******************************************************************************/
.thumb_func
__ISB:

    ISB
 8000140:	f3bf 8f6f 	isb	sy
    BX r14
 8000144:	4770      	bx	lr

08000146 <__DSB>:
; Return         : None
;******************************************************************************/
.thumb_func
__DSB:

    DSB
 8000146:	f3bf 8f4f 	dsb	sy
    BX r14
 800014a:	4770      	bx	lr

0800014c <__DMB>:
; Return         : None
;******************************************************************************/
.thumb_func
__DMB:

    DMB
 800014c:	f3bf 8f5f 	dmb	sy
    BX r14
 8000150:	4770      	bx	lr

08000152 <__SVC>:
; Return         : None
;******************************************************************************/
.thumb_func
__SVC:

    SVC 0x01
 8000152:	df01      	svc	1
    BX r14
 8000154:	4770      	bx	lr

08000156 <__MRS_CONTROL>:
; Return         : - r4 : Cortex-M3 CONTROL register value.
;******************************************************************************/
.thumb_func
__MRS_CONTROL:

  MRS  r0,control
 8000156:	f3ef 8014 	mrs	r0, CONTROL
  BX r14
 800015a:	4770      	bx	lr

0800015c <__MSR_CONTROL>:
; Return         : None
;******************************************************************************/
.thumb_func
__MSR_CONTROL:

  MSR control, r0
 800015c:	f380 8814 	msr	CONTROL, r0
  ISB
 8000160:	f3bf 8f6f 	isb	sy
  BX r14
 8000164:	4770      	bx	lr

08000166 <__MRS_PSP>:
; Return         : - r0 : Process Stack value.
;******************************************************************************/
.thumb_func
__MRS_PSP:

  MRS r0, psp
 8000166:	f3ef 8009 	mrs	r0, PSP
  BX r14
 800016a:	4770      	bx	lr

0800016c <__MSR_PSP>:
; Return         : None
;******************************************************************************/
.thumb_func
__MSR_PSP:
 
    MSR psp,  r0      /* set Process Stack value*/
 800016c:	f380 8809 	msr	PSP, r0
    BX r14
 8000170:	4770      	bx	lr

08000172 <__MRS_MSP>:
; Return         : - r0 : Main Stack value.
;******************************************************************************/
.thumb_func
__MRS_MSP:

  MRS r0, msp
 8000172:	f3ef 8008 	mrs	r0, MSP
  BX r14
 8000176:	4770      	bx	lr

08000178 <__MSR_MSP>:
; Return         : None
;******************************************************************************/
.thumb_func
__MSR_MSP: 
 
    MSR msp, r0  /*; set Main Stack value*/
 8000178:	f380 8808 	msr	MSP, r0
    BX r14
 800017c:	4770      	bx	lr

0800017e <__SETPRIMASK>:
; Return         : None
;******************************************************************************/
.thumb_func
__SETPRIMASK:

  CPSID i
 800017e:	b672      	cpsid	i
  BX r14
 8000180:	4770      	bx	lr

08000182 <__RESETPRIMASK>:
; Return         : None
;******************************************************************************/
.thumb_func
__RESETPRIMASK:

  CPSIE i
 8000182:	b662      	cpsie	i
  BX r14
 8000184:	4770      	bx	lr

08000186 <__SETFAULTMASK>:
; Return         : None
;******************************************************************************/
.thumb_func
__SETFAULTMASK:

  CPSID f
 8000186:	b671      	cpsid	f
  BX r14
 8000188:	4770      	bx	lr

0800018a <__RESETFAULTMASK>:
; Return         : None
;******************************************************************************/
.thumb_func
__RESETFAULTMASK:

  CPSIE f
 800018a:	b661      	cpsie	f
  BX r14
 800018c:	4770      	bx	lr

0800018e <__BASEPRICONFIG>:
; Return         : None
;******************************************************************************/
.thumb_func
__BASEPRICONFIG:

  MSR basepri, r0
 800018e:	f380 8811 	msr	BASEPRI, r0
  BX r14
 8000192:	4770      	bx	lr

08000194 <__GetBASEPRI>:
; Return         : - r0 : Base Priority value 
;******************************************************************************/
.thumb_func
__GetBASEPRI:

  MRS r0, basepri_max
 8000194:	f3ef 8012 	mrs	r0, BASEPRI_MAX
  BX r14
 8000198:	4770      	bx	lr

0800019a <__REV_HalfWord>:
; Return         : - r0 : holds tve variable value after byte reversing.
;******************************************************************************/
.thumb_func
__REV_HalfWord: 
 
  REV16 r0, r0
 800019a:	ba40      	rev16	r0, r0
  BX r14
 800019c:	4770      	bx	lr

0800019e <__REV_Word>:
; Return         : - r0 : holds tve variable value after byte reversing.
;******************************************************************************/
.thumb_func
__REV_Word: 
 
  REV r0, r0
 800019e:	ba00      	rev	r0, r0
  BX r14
 80001a0:	4770      	bx	lr
	...

080001a4 <ClearTimeOutBuffer>:
	Jump_To_Application();
	return 0;
}
void ClearTimeOutBuffer(void){

	gu32TimingCounter1ms =0;
 80001a4:	4b01      	ldr	r3, [pc, #4]	; (80001ac <ClearTimeOutBuffer+0x8>)
 80001a6:	2200      	movs	r2, #0
 80001a8:	601a      	str	r2, [r3, #0]
 80001aa:	4770      	bx	lr
 80001ac:	200000e4 	andcs	r0, r0, r4, ror #1

080001b0 <CheckTimeOut>:
u8 CheckTimeOut(void)
{
	// Check timeout
	// Return: 0 is false, 1 is true(timeout occurred)

	if( gu32TimingCounter1ms > 16){
 80001b0:	4b03      	ldr	r3, [pc, #12]	; (80001c0 <CheckTimeOut+0x10>)
 80001b2:	6818      	ldr	r0, [r3, #0]
		return 1;

	}else
		return 0;
}
 80001b4:	2810      	cmp	r0, #16
 80001b6:	bf94      	ite	ls
 80001b8:	2000      	movls	r0, #0
 80001ba:	2001      	movhi	r0, #1
 80001bc:	4770      	bx	lr
 80001be:	bf00      	nop
 80001c0:	200000e4 	andcs	r0, r0, r4, ror #1

080001c4 <Interrupt1ms>:

//For Dynamixel
void Interrupt1ms(void)
{
	gu32TimingCounter1ms++;
 80001c4:	4b03      	ldr	r3, [pc, #12]	; (80001d4 <Interrupt1ms+0x10>)
 80001c6:	681a      	ldr	r2, [r3, #0]
 80001c8:	3201      	adds	r2, #1
 80001ca:	601a      	str	r2, [r3, #0]
	gu32TimingCounter1ms_Txd++;
 80001cc:	685a      	ldr	r2, [r3, #4]
 80001ce:	3201      	adds	r2, #1
 80001d0:	605a      	str	r2, [r3, #4]
 80001d2:	4770      	bx	lr
 80001d4:	200000e4 	andcs	r0, r0, r4, ror #1

080001d8 <Timer_Configuration>:
}

void Timer_Configuration(void)
{
 80001d8:	b51f      	push	{r0, r1, r2, r3, r4, lr}
	TIM_TimeBaseInitTypeDef TIM_TimeBaseStructure;

	/* TIM2 configuration */
	TIM_TimeBaseStructure.TIM_Period = 79;
 80001da:	234f      	movs	r3, #79	; 0x4f
 80001dc:	f8ad 3008 	strh.w	r3, [sp, #8]
	TIM_TimeBaseStructure.TIM_Prescaler = 0;
	TIM_TimeBaseStructure.TIM_ClockDivision = TIM_CKD_DIV1;
	TIM_TimeBaseStructure.TIM_CounterMode = TIM_CounterMode_Up;
	TIM_TimeBaseStructure.TIM_RepetitionCounter = 0x0000;

	TIM_TimeBaseInit(TIM2, &TIM_TimeBaseStructure);
 80001e0:	a901      	add	r1, sp, #4
	TIM_TimeBaseInitTypeDef TIM_TimeBaseStructure;

	/* TIM2 configuration */
	TIM_TimeBaseStructure.TIM_Period = 79;
	//TIM_TimeBaseStructure.TIM_Period = 7;
	TIM_TimeBaseStructure.TIM_Prescaler = 0;
 80001e2:	2300      	movs	r3, #0
	TIM_TimeBaseStructure.TIM_ClockDivision = TIM_CKD_DIV1;
	TIM_TimeBaseStructure.TIM_CounterMode = TIM_CounterMode_Up;
	TIM_TimeBaseStructure.TIM_RepetitionCounter = 0x0000;

	TIM_TimeBaseInit(TIM2, &TIM_TimeBaseStructure);
 80001e4:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
	TIM_TimeBaseInitTypeDef TIM_TimeBaseStructure;

	/* TIM2 configuration */
	TIM_TimeBaseStructure.TIM_Period = 79;
	//TIM_TimeBaseStructure.TIM_Period = 7;
	TIM_TimeBaseStructure.TIM_Prescaler = 0;
 80001e8:	f8ad 3004 	strh.w	r3, [sp, #4]
	TIM_TimeBaseStructure.TIM_ClockDivision = TIM_CKD_DIV1;
 80001ec:	f8ad 300a 	strh.w	r3, [sp, #10]
	TIM_TimeBaseStructure.TIM_CounterMode = TIM_CounterMode_Up;
 80001f0:	f8ad 3006 	strh.w	r3, [sp, #6]
	TIM_TimeBaseStructure.TIM_RepetitionCounter = 0x0000;
 80001f4:	f88d 300c 	strb.w	r3, [sp, #12]

	TIM_TimeBaseInit(TIM2, &TIM_TimeBaseStructure);
 80001f8:	f001 fa92 	bl	8001720 <TIM_TimeBaseInit>

	/* Immediate load of TIM2 Precaler value */
	//       when interrupt resolution is 1us, SysTick->CTRL |= SysTick_Counter_Enable; in
	//       SysTick_CounterCmd(u32 SysTick_Counter) endlessly looping...
	TIM_PrescalerConfig(TIM2, 899, TIM_PSCReloadMode_Immediate);
 80001fc:	2201      	movs	r2, #1
 80001fe:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
 8000202:	f240 3183 	movw	r1, #899	; 0x383
 8000206:	f001 fabe 	bl	8001786 <TIM_PrescalerConfig>
	//TIM_PrescalerConfig(TIM2, 8, TIM_PSCReloadMode_Immediate);

	TIM_ClearFlag(TIM2, TIM_FLAG_Update);
 800020a:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
 800020e:	2101      	movs	r1, #1
 8000210:	f001 fabc 	bl	800178c <TIM_ClearFlag>

	/* TIM2 IT enable */
	//       I don't know why enabling TIM_IT_CC1 makes while(gwTimingDelay != 0); endless loop...
	//TIM_ITConfig(TIM2, TIM_IT_CC1, ENABLE);
	TIM_ITConfig(TIM2, TIM_IT_Update, ENABLE);
 8000214:	2101      	movs	r1, #1
 8000216:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
 800021a:	460a      	mov	r2, r1
 800021c:	f001 faaa 	bl	8001774 <TIM_ITConfig>

	/* TIM2 enable counter */
	//TIM_Cmd(TIM2, ENABLE);


}
 8000220:	b005      	add	sp, #20
 8000222:	f85d fb04 	ldr.w	pc, [sp], #4
	...

08000228 <TxDByte>:




void TxDByte(u8 dat)
{
 8000228:	b510      	push	{r4, lr}
 800022a:	4604      	mov	r4, r0
#if 0
	USART_ClearFlag( USART2, USART_FLAG_TC );//modified @new CM-900 2012-07-24
	USART_SendData(USART2,dat);
	while( USART_GetFlagStatus(USART2, USART_FLAG_TC)==RESET );
#else
	USART_ClearFlag( USART1, USART_FLAG_TC );//modified @new CM-900 2012-07-24
 800022c:	2140      	movs	r1, #64	; 0x40
 800022e:	4807      	ldr	r0, [pc, #28]	; (800024c <TxDByte+0x24>)
 8000230:	f001 fba6 	bl	8001980 <USART_ClearFlag>
	USART_SendData(USART1,dat);
 8000234:	4805      	ldr	r0, [pc, #20]	; (800024c <TxDByte+0x24>)
 8000236:	4621      	mov	r1, r4
 8000238:	f001 fb94 	bl	8001964 <USART_SendData>
	while( USART_GetFlagStatus(USART1, USART_FLAG_TC)==RESET );
 800023c:	4803      	ldr	r0, [pc, #12]	; (800024c <TxDByte+0x24>)
 800023e:	2140      	movs	r1, #64	; 0x40
 8000240:	f001 fb98 	bl	8001974 <USART_GetFlagStatus>
 8000244:	2800      	cmp	r0, #0
 8000246:	d0f9      	beq.n	800023c <TxDByte+0x14>
#endif
}
 8000248:	bd10      	pop	{r4, pc}
 800024a:	bf00      	nop
 800024c:	40013800 	andmi	r3, r1, r0, lsl #16

08000250 <TxDString>:
    bByte -= bTmp*10;
    TxDByte( bByte+'0');
}

void TxDString(char *str)
{
 8000250:	b510      	push	{r4, lr}
 8000252:	1e44      	subs	r4, r0, #1
	int i;
	for(i=0; str[i] ; i++)
 8000254:	f814 0f01 	ldrb.w	r0, [r4, #1]!
 8000258:	b110      	cbz	r0, 8000260 <TxDString+0x10>
	{
		TxDByte(str[i]);
 800025a:	f7ff ffe5 	bl	8000228 <TxDByte>
 800025e:	e7f9      	b.n	8000254 <TxDString+0x4>
	}
}
 8000260:	bd10      	pop	{r4, pc}

08000262 <TxDHex8>:

void TxDHex8(u16 bSentData)
{
 8000262:	b510      	push	{r4, lr}
 8000264:	4604      	mov	r4, r0
	u16 bTmp;
	
	bTmp = ((bSentData>>4)&0x000f) + (u8)'0';
 8000266:	f3c0 1303 	ubfx	r3, r0, #4, #4
 800026a:	f103 0030 	add.w	r0, r3, #48	; 0x30
	if(bTmp > '9') bTmp += 7;
 800026e:	2839      	cmp	r0, #57	; 0x39
 8000270:	bf88      	it	hi
 8000272:	f103 0037 	addhi.w	r0, r3, #55	; 0x37
	TxDByte(bTmp);
	
	bTmp = (bSentData & 0x000f) + (u8)'0';
 8000276:	f004 040f 	and.w	r4, r4, #15
{
	u16 bTmp;
	
	bTmp = ((bSentData>>4)&0x000f) + (u8)'0';
	if(bTmp > '9') bTmp += 7;
	TxDByte(bTmp);
 800027a:	b2c0      	uxtb	r0, r0
 800027c:	f7ff ffd4 	bl	8000228 <TxDByte>
	
	bTmp = (bSentData & 0x000f) + (u8)'0';
 8000280:	f104 0030 	add.w	r0, r4, #48	; 0x30
	if(bTmp > '9') bTmp += 7;
 8000284:	2839      	cmp	r0, #57	; 0x39
 8000286:	bf88      	it	hi
 8000288:	f104 0037 	addhi.w	r0, r4, #55	; 0x37
	TxDByte(bTmp);
 800028c:	b2c0      	uxtb	r0, r0
}
 800028e:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
	if(bTmp > '9') bTmp += 7;
	TxDByte(bTmp);
	
	bTmp = (bSentData & 0x000f) + (u8)'0';
	if(bTmp > '9') bTmp += 7;
	TxDByte(bTmp);
 8000292:	f7ff bfc9 	b.w	8000228 <TxDByte>

08000296 <TxDHex16>:
}

void TxDHex16(u16 wSentData)
{
 8000296:	b510      	push	{r4, lr}
 8000298:	4604      	mov	r4, r0
	TxDHex8((wSentData>>8)&0x00ff );
 800029a:	0a00      	lsrs	r0, r0, #8
 800029c:	f7ff ffe1 	bl	8000262 <TxDHex8>
	TxDHex8( wSentData&0x00ff);
 80002a0:	b2e0      	uxtb	r0, r4
}
 80002a2:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
}

void TxDHex16(u16 wSentData)
{
	TxDHex8((wSentData>>8)&0x00ff );
	TxDHex8( wSentData&0x00ff);
 80002a6:	f7ff bfdc 	b.w	8000262 <TxDHex8>

080002aa <TxDHex32>:
}

void TxDHex32(u32 lSentData)
{
 80002aa:	b510      	push	{r4, lr}
 80002ac:	4604      	mov	r4, r0
	TxDHex16((lSentData>>16)&0x0000ffff );
 80002ae:	0c00      	lsrs	r0, r0, #16
 80002b0:	f7ff fff1 	bl	8000296 <TxDHex16>
	TxDHex16( lSentData&0x0000ffff);
 80002b4:	b2a0      	uxth	r0, r4
}
 80002b6:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
}

void TxDHex32(u32 lSentData)
{
	TxDHex16((lSentData>>16)&0x0000ffff );
	TxDHex16( lSentData&0x0000ffff);
 80002ba:	f7ff bfec 	b.w	8000296 <TxDHex16>

080002be <USB_TxDString>:
    USB_TxDByte( bByte+'0');
}


void USB_TxDString(char *str)
{
 80002be:	b510      	push	{r4, lr}
 80002c0:	1e44      	subs	r4, r0, #1
	int i;
	for(i=0; str[i] ; i++)
 80002c2:	f814 0f01 	ldrb.w	r0, [r4, #1]!
 80002c6:	b110      	cbz	r0, 80002ce <USB_TxDString+0x10>
	{
		USB_TxDByte(str[i]);
 80002c8:	f000 ff52 	bl	8001170 <USB_TxDByte>
 80002cc:	e7f9      	b.n	80002c2 <USB_TxDString+0x4>
	}
}
 80002ce:	bd10      	pop	{r4, pc}

080002d0 <Delay>:
* Input          : nTime: specifies the delay time length, in milliseconds.
* Output         : None
* Return         : None
*******************************************************************************/
void Delay(u32 nTime)
{
 80002d0:	b510      	push	{r4, lr}
 80002d2:	4604      	mov	r4, r0
	/* Enable the SysTick Counter */
	SysTick_CounterCmd(SysTick_Counter_Enable);
 80002d4:	2001      	movs	r0, #1
 80002d6:	f001 fa67 	bl	80017a8 <SysTick_CounterCmd>

	TimingDelay = nTime;
 80002da:	4b07      	ldr	r3, [pc, #28]	; (80002f8 <Delay+0x28>)
 80002dc:	601c      	str	r4, [r3, #0]

	while(TimingDelay != 0);
 80002de:	681c      	ldr	r4, [r3, #0]
 80002e0:	2c00      	cmp	r4, #0
 80002e2:	d1fc      	bne.n	80002de <Delay+0xe>

	/* Disable SysTick Counter */
	SysTick_CounterCmd(SysTick_Counter_Disable);
 80002e4:	f06f 0001 	mvn.w	r0, #1
 80002e8:	f001 fa5e 	bl	80017a8 <SysTick_CounterCmd>
	/* Clear SysTick Counter */
	SysTick_CounterCmd(SysTick_Counter_Clear);
 80002ec:	4620      	mov	r0, r4
}
 80002ee:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
	while(TimingDelay != 0);

	/* Disable SysTick Counter */
	SysTick_CounterCmd(SysTick_Counter_Disable);
	/* Clear SysTick Counter */
	SysTick_CounterCmd(SysTick_Counter_Clear);
 80002f2:	f001 ba59 	b.w	80017a8 <SysTick_CounterCmd>
 80002f6:	bf00      	nop
 80002f8:	20000138 	andcs	r0, r0, r8, lsr r1

080002fc <StringCompare>:
	return 0;
}
*/

u16 StringCompare(char *bpA, char *bpB, int limit)
{
 80002fc:	b530      	push	{r4, r5, lr}
 80002fe:	4604      	mov	r4, r0
	u16 wCount;
	wCount = 0;
	while(bpA[wCount] == bpB[wCount])
 8000300:	2301      	movs	r3, #1
 8000302:	f814 5b01 	ldrb.w	r5, [r4], #1
 8000306:	f811 0b01 	ldrb.w	r0, [r1], #1
 800030a:	4285      	cmp	r5, r0
 800030c:	d10b      	bne.n	8000326 <StringCompare+0x2a>
	{
		wCount++;
		if ( wCount >= limit)
 800030e:	4293      	cmp	r3, r2
{
	u16 wCount;
	wCount = 0;
	while(bpA[wCount] == bpB[wCount])
	{
		wCount++;
 8000310:	b298      	uxth	r0, r3
		if ( wCount >= limit)
 8000312:	da09      	bge.n	8000328 <StringCompare+0x2c>
			return wCount;
		if((bpA[wCount] == '\0' && bpB[wCount] == '\0') || wCount > COMMAND_BUFFER_SIZE-1 ) return wCount;
 8000314:	7825      	ldrb	r5, [r4, #0]
 8000316:	b90d      	cbnz	r5, 800031c <StringCompare+0x20>
 8000318:	780d      	ldrb	r5, [r1, #0]
 800031a:	b12d      	cbz	r5, 8000328 <StringCompare+0x2c>
 800031c:	3301      	adds	r3, #1
 800031e:	2b51      	cmp	r3, #81	; 0x51
 8000320:	d1ef      	bne.n	8000302 <StringCompare+0x6>
 8000322:	2050      	movs	r0, #80	; 0x50
 8000324:	bd30      	pop	{r4, r5, pc}
	}
	return 0;
 8000326:	2000      	movs	r0, #0
}
 8000328:	bd30      	pop	{r4, r5, pc}

0800032a <StringCopy>:

u16 StringCopy(char *bpDst, char *bpSrc)
{
 800032a:	4602      	mov	r2, r0
 800032c:	b530      	push	{r4, r5, lr}
 800032e:	3901      	subs	r1, #1
 8000330:	f100 040a 	add.w	r4, r0, #10
    u16 bCount;
    for(bCount =0; bCount < IDE_COMMAND_LENGTH/*COMMAND_BUFFER_SIZE*/; bCount++)
    {
        bpDst[bCount] = bpSrc[bCount];
 8000334:	f811 5f01 	ldrb.w	r5, [r1, #1]!
 8000338:	1a13      	subs	r3, r2, r0
 800033a:	f802 5b01 	strb.w	r5, [r2], #1
        if(bpSrc[bCount] == '\0') break;
 800033e:	780d      	ldrb	r5, [r1, #0]
 8000340:	b29b      	uxth	r3, r3
 8000342:	b115      	cbz	r5, 800034a <StringCopy+0x20>
}

u16 StringCopy(char *bpDst, char *bpSrc)
{
    u16 bCount;
    for(bCount =0; bCount < IDE_COMMAND_LENGTH/*COMMAND_BUFFER_SIZE*/; bCount++)
 8000344:	42a2      	cmp	r2, r4
 8000346:	d1f5      	bne.n	8000334 <StringCopy+0xa>
 8000348:	230a      	movs	r3, #10
    {
        bpDst[bCount] = bpSrc[bCount];
        if(bpSrc[bCount] == '\0') break;
    }
    return bCount;
}
 800034a:	4618      	mov	r0, r3
 800034c:	bd30      	pop	{r4, r5, pc}
	...

08000350 <USART_Configuration>:
	FLASHStatus = FLASH_ErasePage( EEPROM_START_ADDRESS);
	FLASH_Lock();
}
#endif
void USART_Configuration(u8 PORT, u32 baudrate)
{
 8000350:	b530      	push	{r4, r5, lr}
 8000352:	4604      	mov	r4, r0
 8000354:	460d      	mov	r5, r1
 8000356:	b085      	sub	sp, #20
	USART_InitTypeDef USART_InitStructure;

	USART_StructInit(&USART_InitStructure);
 8000358:	4668      	mov	r0, sp
 800035a:	f001 fad3 	bl	8001904 <USART_StructInit>

	USART_InitStructure.USART_BaudRate = baudrate;
	USART_InitStructure.USART_WordLength = USART_WordLength_8b;
 800035e:	2300      	movs	r3, #0
 8000360:	f8ad 3004 	strh.w	r3, [sp, #4]
	USART_InitStructure.USART_StopBits = USART_StopBits_1;
 8000364:	f8ad 3006 	strh.w	r3, [sp, #6]
	USART_InitStructure.USART_Parity = USART_Parity_No ;
 8000368:	f8ad 3008 	strh.w	r3, [sp, #8]
	USART_InitStructure.USART_HardwareFlowControl = USART_HardwareFlowControl_None;
 800036c:	f8ad 300c 	strh.w	r3, [sp, #12]
	USART_InitStructure.USART_Mode = USART_Mode_Rx | USART_Mode_Tx;

	if( PORT == 1 )
 8000370:	2c01      	cmp	r4, #1
	USART_InitStructure.USART_BaudRate = baudrate;
	USART_InitStructure.USART_WordLength = USART_WordLength_8b;
	USART_InitStructure.USART_StopBits = USART_StopBits_1;
	USART_InitStructure.USART_Parity = USART_Parity_No ;
	USART_InitStructure.USART_HardwareFlowControl = USART_HardwareFlowControl_None;
	USART_InitStructure.USART_Mode = USART_Mode_Rx | USART_Mode_Tx;
 8000372:	f04f 030c 	mov.w	r3, #12
{
	USART_InitTypeDef USART_InitStructure;

	USART_StructInit(&USART_InitStructure);

	USART_InitStructure.USART_BaudRate = baudrate;
 8000376:	9500      	str	r5, [sp, #0]
	USART_InitStructure.USART_WordLength = USART_WordLength_8b;
	USART_InitStructure.USART_StopBits = USART_StopBits_1;
	USART_InitStructure.USART_Parity = USART_Parity_No ;
	USART_InitStructure.USART_HardwareFlowControl = USART_HardwareFlowControl_None;
	USART_InitStructure.USART_Mode = USART_Mode_Rx | USART_Mode_Tx;
 8000378:	f8ad 300a 	strh.w	r3, [sp, #10]

	if( PORT == 1 )
 800037c:	d112      	bne.n	80003a4 <USART_Configuration+0x54>
	{
		USART_DeInit(USART1);
 800037e:	481f      	ldr	r0, [pc, #124]	; (80003fc <USART_Configuration+0xac>)
 8000380:	f001 fa32 	bl	80017e8 <USART_DeInit>
		Delay(10);
 8000384:	200a      	movs	r0, #10
 8000386:	f7ff ffa3 	bl	80002d0 <Delay>
		/* Configure the USART1 */
		USART_Init(USART1, &USART_InitStructure);
 800038a:	481c      	ldr	r0, [pc, #112]	; (80003fc <USART_Configuration+0xac>)
 800038c:	4669      	mov	r1, sp
 800038e:	f001 fa75 	bl	800187c <USART_Init>

		/* Enable USART1 Receive and Transmit interrupts */
		USART_ITConfig(USART1, USART_IT_RXNE, ENABLE);
 8000392:	481a      	ldr	r0, [pc, #104]	; (80003fc <USART_Configuration+0xac>)
 8000394:	f240 5125 	movw	r1, #1317	; 0x525
 8000398:	4622      	mov	r2, r4
 800039a:	f001 faca 	bl	8001932 <USART_ITConfig>
		//USART_ITConfig(USART1, USART_IT_TC, ENABLE);

		/* Enable the USART1 */
		USART_Cmd(USART1, ENABLE);
 800039e:	4817      	ldr	r0, [pc, #92]	; (80003fc <USART_Configuration+0xac>)
 80003a0:	4621      	mov	r1, r4
 80003a2:	e027      	b.n	80003f4 <USART_Configuration+0xa4>
	}

	else if( PORT == 2 )
 80003a4:	2c02      	cmp	r4, #2
 80003a6:	d111      	bne.n	80003cc <USART_Configuration+0x7c>
	{
		USART_DeInit(USART2);
 80003a8:	4815      	ldr	r0, [pc, #84]	; (8000400 <USART_Configuration+0xb0>)
 80003aa:	f001 fa1d 	bl	80017e8 <USART_DeInit>
		Delay(10);
 80003ae:	200a      	movs	r0, #10
 80003b0:	f7ff ff8e 	bl	80002d0 <Delay>
		/* Configure the UART5 */
		USART_Init(USART2, &USART_InitStructure);
 80003b4:	4812      	ldr	r0, [pc, #72]	; (8000400 <USART_Configuration+0xb0>)
 80003b6:	4669      	mov	r1, sp
 80003b8:	f001 fa60 	bl	800187c <USART_Init>

		/* Enable UART5 Receive and Transmit interrupts */
		USART_ITConfig(USART2, USART_IT_RXNE, ENABLE);
 80003bc:	4810      	ldr	r0, [pc, #64]	; (8000400 <USART_Configuration+0xb0>)
 80003be:	f240 5125 	movw	r1, #1317	; 0x525
 80003c2:	2201      	movs	r2, #1
 80003c4:	f001 fab5 	bl	8001932 <USART_ITConfig>

		/* Enable the UART5 */
		USART_Cmd(USART2, ENABLE);
 80003c8:	480d      	ldr	r0, [pc, #52]	; (8000400 <USART_Configuration+0xb0>)
 80003ca:	e012      	b.n	80003f2 <USART_Configuration+0xa2>
	}

	else if( PORT == 3 )
 80003cc:	2c03      	cmp	r4, #3
 80003ce:	d113      	bne.n	80003f8 <USART_Configuration+0xa8>
	{

		USART_DeInit(USART3);
 80003d0:	480c      	ldr	r0, [pc, #48]	; (8000404 <USART_Configuration+0xb4>)
 80003d2:	f001 fa09 	bl	80017e8 <USART_DeInit>
		Delay(10);
 80003d6:	200a      	movs	r0, #10
 80003d8:	f7ff ff7a 	bl	80002d0 <Delay>
		/* Configure the USART3 */
		USART_Init(USART3, &USART_InitStructure);
 80003dc:	4809      	ldr	r0, [pc, #36]	; (8000404 <USART_Configuration+0xb4>)
 80003de:	4669      	mov	r1, sp
 80003e0:	f001 fa4c 	bl	800187c <USART_Init>

		/* Enable USART3 Receive and Transmit interrupts */
		USART_ITConfig(USART3, USART_IT_RXNE, ENABLE);
 80003e4:	4807      	ldr	r0, [pc, #28]	; (8000404 <USART_Configuration+0xb4>)
 80003e6:	f240 5125 	movw	r1, #1317	; 0x525
 80003ea:	2201      	movs	r2, #1
 80003ec:	f001 faa1 	bl	8001932 <USART_ITConfig>
		//USART_ITConfig(USART3, USART_IT_TC, ENABLE);

		/* Enable the USART3 */
		USART_Cmd(USART3, ENABLE);
 80003f0:	4804      	ldr	r0, [pc, #16]	; (8000404 <USART_Configuration+0xb4>)
 80003f2:	2101      	movs	r1, #1
 80003f4:	f001 fa91 	bl	800191a <USART_Cmd>
	}
}
 80003f8:	b005      	add	sp, #20
 80003fa:	bd30      	pop	{r4, r5, pc}
 80003fc:	40013800 	andmi	r3, r1, r0, lsl #16
 8000400:	40004400 	andmi	r4, r0, r0, lsl #8
 8000404:	40004800 	andmi	r4, r0, r0, lsl #16

08000408 <SerialMonitor>:
u8 gbCount =0;
#define IDE_COMMAND_LENGTH 10
extern volatile u16 USB_Rx_Cnt;
extern u8 USB_Rx_Buffer[VIRTUAL_COM_PORT_DATA_SIZE];
void SerialMonitor(void)
{
 8000408:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
	u16 bTerminate;//,bRxData;
	u8 dxlBaudrate =0;
	char bpCommand[COMMAND_LENGTH];
	int i;
	for(i=0;i<COMMAND_LENGTH;i++){
 800040c:	2100      	movs	r1, #0
u8 gbCount =0;
#define IDE_COMMAND_LENGTH 10
extern volatile u16 USB_Rx_Cnt;
extern u8 USB_Rx_Buffer[VIRTUAL_COM_PORT_DATA_SIZE];
void SerialMonitor(void)
{
 800040e:	b08d      	sub	sp, #52	; 0x34
	u16 bTerminate;//,bRxData;
	u8 dxlBaudrate =0;
	char bpCommand[COMMAND_LENGTH];
	int i;
	for(i=0;i<COMMAND_LENGTH;i++){
		bpCommand[i]='\0';
 8000410:	af08      	add	r7, sp, #32
 8000412:	2400      	movs	r4, #0
 8000414:	55cc      	strb	r4, [r1, r7]
{
	u16 bTerminate;//,bRxData;
	u8 dxlBaudrate =0;
	char bpCommand[COMMAND_LENGTH];
	int i;
	for(i=0;i<COMMAND_LENGTH;i++){
 8000416:	3101      	adds	r1, #1
 8000418:	2910      	cmp	r1, #16
 800041a:	d1f9      	bne.n	8000410 <SerialMonitor+0x8>
extern volatile u16 USB_Rx_Cnt;
extern u8 USB_Rx_Buffer[VIRTUAL_COM_PORT_DATA_SIZE];
void SerialMonitor(void)
{
	u16 bTerminate;//,bRxData;
	u8 dxlBaudrate =0;
 800041c:	46a0      	mov	r8, r4
	}
	u8 bRxData=0;
	u8 usbRxCount = 0;
	//PrintProtectStatus();

	GPIO_ResetBits(PORT_LED, PIN_LED);
 800041e:	48b9      	ldr	r0, [pc, #740]	; (8000704 <SerialMonitor+0x2fc>)
	GPIO_SetBits(ST_PORT_LED, ST_PIN_LED);
	USART_BUFFER_CLEAR;
 8000420:	4eb9      	ldr	r6, [pc, #740]	; (8000708 <SerialMonitor+0x300>)
 8000422:	4dba      	ldr	r5, [pc, #744]	; (800070c <SerialMonitor+0x304>)
	}
	u8 bRxData=0;
	u8 usbRxCount = 0;
	//PrintProtectStatus();

	GPIO_ResetBits(PORT_LED, PIN_LED);
 8000424:	f000 ffc8 	bl	80013b8 <GPIO_ResetBits>
	GPIO_SetBits(ST_PORT_LED, ST_PIN_LED);
 8000428:	48b6      	ldr	r0, [pc, #728]	; (8000704 <SerialMonitor+0x2fc>)
 800042a:	2120      	movs	r1, #32
 800042c:	f000 ffc2 	bl	80013b4 <GPIO_SetBits>
	USART_BUFFER_CLEAR;
 8000430:	8034      	strh	r4, [r6, #0]
	int i;
	for(i=0;i<COMMAND_LENGTH;i++){
		bpCommand[i]='\0';
	}
	u8 bRxData=0;
	u8 usbRxCount = 0;
 8000432:	9400      	str	r4, [sp, #0]
	//PrintProtectStatus();

	GPIO_ResetBits(PORT_LED, PIN_LED);
	GPIO_SetBits(ST_PORT_LED, ST_PIN_LED);
	USART_BUFFER_CLEAR;
 8000434:	802c      	strh	r4, [r5, #0]
		}else{
			TxDString("\r\n -");
		}*/

		//GetCommandFromHost(gbpRxBuffer);
		while(!RXD_BUFFER_READY)
 8000436:	8832      	ldrh	r2, [r6, #0]
 8000438:	882b      	ldrh	r3, [r5, #0]
 800043a:	b292      	uxth	r2, r2
 800043c:	b29b      	uxth	r3, r3
 800043e:	429a      	cmp	r2, r3
 8000440:	d0f9      	beq.n	8000436 <SerialMonitor+0x2e>
#ifdef DEBUG_ENABLE_BY_USART2
	TxDString("USB_Rx_Cnt = ");	TxDHex8(USB_Rx_Cnt);	TxDString("\r\n");
	TxDString("USB_Rx_Buffer = ");	TxDString(USB_Rx_Buffer);	TxDString("\r\n");
#endif
	StringCopy(bpCommand,USB_Rx_Buffer);
	gbCount = USB_Rx_Cnt;
 8000442:	4cb3      	ldr	r4, [pc, #716]	; (8000710 <SerialMonitor+0x308>)
 8000444:	f8df 92e4 	ldr.w	r9, [pc, #740]	; 800072c <SerialMonitor+0x324>
 8000448:	46a2      	mov	sl, r4
		}*/
#ifdef DEBUG_ENABLE_BY_USART2
	TxDString("USB_Rx_Cnt = ");	TxDHex8(USB_Rx_Cnt);	TxDString("\r\n");
	TxDString("USB_Rx_Buffer = ");	TxDString(USB_Rx_Buffer);	TxDString("\r\n");
#endif
	StringCopy(bpCommand,USB_Rx_Buffer);
 800044a:	4638      	mov	r0, r7
 800044c:	49b1      	ldr	r1, [pc, #708]	; (8000714 <SerialMonitor+0x30c>)
 800044e:	f7ff ff6c 	bl	800032a <StringCopy>
	gbCount = USB_Rx_Cnt;
 8000452:	f8b9 2000 	ldrh.w	r2, [r9]
#ifdef DEBUG_ENABLE_BY_USART2
	TxDString("bpCommand = ");	TxDString(bpCommand);	TxDString("\r\n");
	TxDString("gbCount = ");	TxDHex8(gbCount);	TxDString("\r\n");
#endif
	USB_Rx_Cnt = 0;
 8000456:	2300      	movs	r3, #0
#ifdef DEBUG_ENABLE_BY_USART2
	TxDString("USB_Rx_Cnt = ");	TxDHex8(USB_Rx_Cnt);	TxDString("\r\n");
	TxDString("USB_Rx_Buffer = ");	TxDString(USB_Rx_Buffer);	TxDString("\r\n");
#endif
	StringCopy(bpCommand,USB_Rx_Buffer);
	gbCount = USB_Rx_Cnt;
 8000458:	b2d2      	uxtb	r2, r2
 800045a:	7222      	strb	r2, [r4, #8]
#ifdef DEBUG_ENABLE_BY_USART2
	TxDString("bpCommand = ");	TxDString(bpCommand);	TxDString("\r\n");
	TxDString("gbCount = ");	TxDHex8(gbCount);	TxDString("\r\n");
#endif
	USB_Rx_Cnt = 0;
 800045c:	f8a9 3000 	strh.w	r3, [r9]
	for(i=0;i < VIRTUAL_COM_PORT_DATA_SIZE;i++ ){
		 USB_Rx_Buffer[i] = '\0';
 8000460:	49ac      	ldr	r1, [pc, #688]	; (8000714 <SerialMonitor+0x30c>)
 8000462:	f04f 0b00 	mov.w	fp, #0
 8000466:	f803 b001 	strb.w	fp, [r3, r1]
#ifdef DEBUG_ENABLE_BY_USART2
	TxDString("bpCommand = ");	TxDString(bpCommand);	TxDString("\r\n");
	TxDString("gbCount = ");	TxDHex8(gbCount);	TxDString("\r\n");
#endif
	USB_Rx_Cnt = 0;
	for(i=0;i < VIRTUAL_COM_PORT_DATA_SIZE;i++ ){
 800046a:	3301      	adds	r3, #1
 800046c:	2b40      	cmp	r3, #64	; 0x40
 800046e:	9101      	str	r1, [sp, #4]
 8000470:	d1f6      	bne.n	8000460 <SerialMonitor+0x58>

	}
		//bParaNum = StringProcess(bpCommand,ulpParameter,gbpRxBuffer);
		//bParaNum =1;
		//if(bParaNum != 0)
		if(/*gbCount == IDE_COMMAND_LENGTH &&*/gbCount > 3 && bpCommand[0] == 'A' && bpCommand[2] == '&')
 8000472:	2a03      	cmp	r2, #3
 8000474:	f89d 3020 	ldrb.w	r3, [sp, #32]
 8000478:	f240 81a1 	bls.w	80007be <SerialMonitor+0x3b6>
 800047c:	2b41      	cmp	r3, #65	; 0x41
 800047e:	f040 819e 	bne.w	80007be <SerialMonitor+0x3b6>
 8000482:	f89d 3022 	ldrb.w	r3, [sp, #34]	; 0x22
 8000486:	2b26      	cmp	r3, #38	; 0x26
 8000488:	f040 819b 	bne.w	80007c2 <SerialMonitor+0x3ba>
		{
			//if(bParaNum > PARA_NUM) bParaNum = PARA_NUM;
			if( StringCompare(bpCommand,"AT&LD",5) )//if( StringCompare(bpCommand,"LD")|| StringCompare(bpCommand,"L") || bRxData == 'l' )
 800048c:	4638      	mov	r0, r7
 800048e:	49a2      	ldr	r1, [pc, #648]	; (8000718 <SerialMonitor+0x310>)
 8000490:	2205      	movs	r2, #5
 8000492:	f7ff ff33 	bl	80002fc <StringCompare>
 8000496:	2800      	cmp	r0, #0
 8000498:	f000 8094 	beq.w	80005c4 <SerialMonitor+0x1bc>
				volatile TestStatus MemoryProgramStatus;

				vu32 tStartAddr;
				bRxData=0;

				FLASHStatus = FLASH_COMPLETE;
 800049c:	2304      	movs	r3, #4
			//if(bParaNum > PARA_NUM) bParaNum = PARA_NUM;
			if( StringCompare(bpCommand,"AT&LD",5) )//if( StringCompare(bpCommand,"LD")|| StringCompare(bpCommand,"L") || bRxData == 'l' )
			{
				//TxDString("download\r\n");
				u32 EraseCounter = 0x00;
				vu32 NbrOfPage = 0x00;
 800049e:	f8cd b018 	str.w	fp, [sp, #24]
				volatile TestStatus MemoryProgramStatus;

				vu32 tStartAddr;
				bRxData=0;

				FLASHStatus = FLASH_COMPLETE;
 80004a2:	f88d 3016 	strb.w	r3, [sp, #22]
				MemoryProgramStatus = PASSED;
 80004a6:	2301      	movs	r3, #1
 80004a8:	f88d 3017 	strb.w	r3, [sp, #23]

				gwAddressPointer = FLASH_START_ADDRESS;
 80004ac:	4b9b      	ldr	r3, [pc, #620]	; (800071c <SerialMonitor+0x314>)
				gwRxTotalCount = gwCalculatedCheckSum = 0;


				/* Unlock the Flash Program Erase controller */
				FLASH_Unlock();
				gbIsFlashLock = FALSE;
 80004ae:	f8df 92a8 	ldr.w	r9, [pc, #680]	; 8000758 <SerialMonitor+0x350>
				bRxData=0;

				FLASHStatus = FLASH_COMPLETE;
				MemoryProgramStatus = PASSED;

				gwAddressPointer = FLASH_START_ADDRESS;
 80004b2:	60e3      	str	r3, [r4, #12]
				gwEndAddressPointer = FLASH_END_ADDRESS;
 80004b4:	f503 33e6 	add.w	r3, r3, #117760	; 0x1cc00
 80004b8:	6123      	str	r3, [r4, #16]
						TxDString("\r\n Out of Range!\r\n");
					}
					continue;
				}// 2012-05-15 jason added from CM-530 Bootloader 1.01*/

				tStartAddr = gwAddressPointer;
 80004ba:	68e3      	ldr	r3, [r4, #12]
 80004bc:	9307      	str	r3, [sp, #28]
				/*Init global variable related to flash download*/
				gwRxTotalCount = gwCalculatedCheckSum = 0;
 80004be:	f8c4 b014 	str.w	fp, [r4, #20]
 80004c2:	f8c4 b018 	str.w	fp, [r4, #24]


				/* Unlock the Flash Program Erase controller */
				FLASH_Unlock();
 80004c6:	f000 fe81 	bl	80011cc <FLASH_Unlock>
				gbIsFlashLock = FALSE;

				/* Define the number of page to be erased */
				NbrOfPage = ((gwEndAddressPointer - gwAddressPointer) / FLASH_PAGE_SIZE );  // 2012-05-15 jason added from CM-530 Bootloader 1.01
 80004ca:	6923      	ldr	r3, [r4, #16]
 80004cc:	68e2      	ldr	r2, [r4, #12]
				/*if ((FLASH_END_ADDRESS - gwAddressPointer) & 0x3ff)
				  NbrOfPage++;*/

				/* Clear All pending flags */
				FLASH_ClearFlag(FLASH_FLAG_BSY | FLASH_FLAG_EOP | FLASH_FLAG_PGERR | FLASH_FLAG_WRPRTERR);
 80004ce:	2035      	movs	r0, #53	; 0x35
				/* Unlock the Flash Program Erase controller */
				FLASH_Unlock();
				gbIsFlashLock = FALSE;

				/* Define the number of page to be erased */
				NbrOfPage = ((gwEndAddressPointer - gwAddressPointer) / FLASH_PAGE_SIZE );  // 2012-05-15 jason added from CM-530 Bootloader 1.01
 80004d0:	1a9b      	subs	r3, r3, r2
 80004d2:	0a9b      	lsrs	r3, r3, #10
				gwRxTotalCount = gwCalculatedCheckSum = 0;


				/* Unlock the Flash Program Erase controller */
				FLASH_Unlock();
				gbIsFlashLock = FALSE;
 80004d4:	f889 b000 	strb.w	fp, [r9]

				/* Define the number of page to be erased */
				NbrOfPage = ((gwEndAddressPointer - gwAddressPointer) / FLASH_PAGE_SIZE );  // 2012-05-15 jason added from CM-530 Bootloader 1.01
 80004d8:	9306      	str	r3, [sp, #24]
				/*if ((FLASH_END_ADDRESS - gwAddressPointer) & 0x3ff)
				  NbrOfPage++;*/

				/* Clear All pending flags */
				FLASH_ClearFlag(FLASH_FLAG_BSY | FLASH_FLAG_EOP | FLASH_FLAG_PGERR | FLASH_FLAG_WRPRTERR);
 80004da:	f000 fe8b 	bl	80011f4 <FLASH_ClearFlag>

				// 2012-05-15 jason added from CM-530 Bootloader 1.01
				//TxDString("\r\nErasing....     ");

				/* Erase the FLASH pages */
				for(EraseCounter = 0; (EraseCounter < NbrOfPage) && (FLASHStatus == FLASH_COMPLETE) ; EraseCounter++)
 80004de:	9b06      	ldr	r3, [sp, #24]
 80004e0:	459b      	cmp	fp, r3
 80004e2:	d220      	bcs.n	8000526 <SerialMonitor+0x11e>
 80004e4:	f89d 3016 	ldrb.w	r3, [sp, #22]
 80004e8:	2b04      	cmp	r3, #4
 80004ea:	d11c      	bne.n	8000526 <SerialMonitor+0x11e>
				{
					//u16 percent;
					if( (gwAddressPointer + (FLASH_PAGE_SIZE * EraseCounter)) > FLASH_END_ADDRESS)
 80004ec:	f8da 200c 	ldr.w	r2, [sl, #12]
 80004f0:	ea4f 238b 	mov.w	r3, fp, lsl #10
 80004f4:	488a      	ldr	r0, [pc, #552]	; (8000720 <SerialMonitor+0x318>)
 80004f6:	441a      	add	r2, r3
 80004f8:	4282      	cmp	r2, r0
 80004fa:	4985      	ldr	r1, [pc, #532]	; (8000710 <SerialMonitor+0x308>)
 80004fc:	d813      	bhi.n	8000526 <SerialMonitor+0x11e>
						break;
					FLASHStatus = FLASH_ErasePage(gwAddressPointer + (FLASH_PAGE_SIZE * EraseCounter));
 80004fe:	68c8      	ldr	r0, [r1, #12]
 8000500:	9103      	str	r1, [sp, #12]
 8000502:	4418      	add	r0, r3
 8000504:	9302      	str	r3, [sp, #8]
 8000506:	f000 feab 	bl	8001260 <FLASH_ErasePage>
					TxDHex32(gwAddressPointer + (FLASH_PAGE_SIZE * EraseCounter));
 800050a:	9903      	ldr	r1, [sp, #12]
				for(EraseCounter = 0; (EraseCounter < NbrOfPage) && (FLASHStatus == FLASH_COMPLETE) ; EraseCounter++)
				{
					//u16 percent;
					if( (gwAddressPointer + (FLASH_PAGE_SIZE * EraseCounter)) > FLASH_END_ADDRESS)
						break;
					FLASHStatus = FLASH_ErasePage(gwAddressPointer + (FLASH_PAGE_SIZE * EraseCounter));
 800050c:	f88d 0016 	strb.w	r0, [sp, #22]
					TxDHex32(gwAddressPointer + (FLASH_PAGE_SIZE * EraseCounter));
 8000510:	68c8      	ldr	r0, [r1, #12]
 8000512:	9b02      	ldr	r3, [sp, #8]

				// 2012-05-15 jason added from CM-530 Bootloader 1.01
				//TxDString("\r\nErasing....     ");

				/* Erase the FLASH pages */
				for(EraseCounter = 0; (EraseCounter < NbrOfPage) && (FLASHStatus == FLASH_COMPLETE) ; EraseCounter++)
 8000514:	f10b 0b01 	add.w	fp, fp, #1
				{
					//u16 percent;
					if( (gwAddressPointer + (FLASH_PAGE_SIZE * EraseCounter)) > FLASH_END_ADDRESS)
						break;
					FLASHStatus = FLASH_ErasePage(gwAddressPointer + (FLASH_PAGE_SIZE * EraseCounter));
					TxDHex32(gwAddressPointer + (FLASH_PAGE_SIZE * EraseCounter));
 8000518:	4418      	add	r0, r3
 800051a:	f7ff fec6 	bl	80002aa <TxDHex32>
					TxDString("\n");
 800051e:	4881      	ldr	r0, [pc, #516]	; (8000724 <SerialMonitor+0x31c>)
 8000520:	f7ff fe96 	bl	8000250 <TxDString>
 8000524:	e7db      	b.n	80004de <SerialMonitor+0xd6>
				}
				//USB_TxDString("\b\b\b\b");
				//USB_TxD_Dec_U8(100);
				//USB_TxDString("\%");
				//TxDString("complete!\r\n");
				if( FLASHStatus != FLASH_COMPLETE )
 8000526:	f89d 3016 	ldrb.w	r3, [sp, #22]
 800052a:	2b04      	cmp	r3, #4
 800052c:	d002      	beq.n	8000534 <SerialMonitor+0x12c>
				{
					FLASH_Lock();
 800052e:	f000 fe59 	bl	80011e4 <FLASH_Lock>
					continue;
 8000532:	e780      	b.n	8000436 <SerialMonitor+0x2e>
				}
				//USB_TxDString("\r\n Write Address : ");USB_TxDHex32(gwAddressPointer);
				USB_TxDString("Ready..\n");
 8000534:	487c      	ldr	r0, [pc, #496]	; (8000728 <SerialMonitor+0x320>)
 8000536:	f7ff fec2 	bl	80002be <USB_TxDString>
				gbFlashDownloadStart = TRUE;
 800053a:	2101      	movs	r1, #1
				TIM_Cmd(TIM2, ENABLE);
 800053c:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
					FLASH_Lock();
					continue;
				}
				//USB_TxDString("\r\n Write Address : ");USB_TxDHex32(gwAddressPointer);
				USB_TxDString("Ready..\n");
				gbFlashDownloadStart = TRUE;
 8000540:	7721      	strb	r1, [r4, #28]
				TIM_Cmd(TIM2, ENABLE);
 8000542:	f001 f90b 	bl	800175c <TIM_Cmd>
				Delay(100); // some delay is needed because PC have some time to prepare data.
 8000546:	2064      	movs	r0, #100	; 0x64
 8000548:	f7ff fec2 	bl	80002d0 <Delay>

				while(1){
					//wait until flash-download is finished
					//flash-download code is located EP3_OUT_Callback() in usb_endp.c
					//getting checksum data from Host PC(IDE)
					if(USB_Rx_Cnt != 0x0)
 800054c:	4b77      	ldr	r3, [pc, #476]	; (800072c <SerialMonitor+0x324>)
 800054e:	881b      	ldrh	r3, [r3, #0]
 8000550:	b29b      	uxth	r3, r3
 8000552:	b11b      	cbz	r3, 800055c <SerialMonitor+0x154>
						usbRxCount = USB_Rx_Cnt;
 8000554:	4b75      	ldr	r3, [pc, #468]	; (800072c <SerialMonitor+0x324>)
 8000556:	881b      	ldrh	r3, [r3, #0]
 8000558:	b2db      	uxtb	r3, r3
 800055a:	9300      	str	r3, [sp, #0]
					if(CheckTimeOut()){
 800055c:	f7ff fe28 	bl	80001b0 <CheckTimeOut>
 8000560:	2800      	cmp	r0, #0
 8000562:	d0f3      	beq.n	800054c <SerialMonitor+0x144>
						gbFlashDownloadStart = FALSE;
 8000564:	f04f 0a00 	mov.w	sl, #0
						ClearTimeOutBuffer();
						TIM_Cmd(TIM2, DISABLE);
 8000568:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
 800056c:	4651      	mov	r1, sl
					//flash-download code is located EP3_OUT_Callback() in usb_endp.c
					//getting checksum data from Host PC(IDE)
					if(USB_Rx_Cnt != 0x0)
						usbRxCount = USB_Rx_Cnt;
					if(CheckTimeOut()){
						gbFlashDownloadStart = FALSE;
 800056e:	f884 a01c 	strb.w	sl, [r4, #28]
	Jump_To_Application();
	return 0;
}
void ClearTimeOutBuffer(void){

	gu32TimingCounter1ms =0;
 8000572:	f8c4 a000 	str.w	sl, [r4]
					if(USB_Rx_Cnt != 0x0)
						usbRxCount = USB_Rx_Cnt;
					if(CheckTimeOut()){
						gbFlashDownloadStart = FALSE;
						ClearTimeOutBuffer();
						TIM_Cmd(TIM2, DISABLE);
 8000576:	f001 f8f1 	bl	800175c <TIM_Cmd>
				}
#ifdef DEBUG_ENABLE_BY_USART2
				TxDString("usbRxCount = ");	TxDHex8(usbRxCount);	TxDString("\r\n");
				TxDString("USB_Rx_Buffer = ");	TxDByte(USB_Rx_Buffer[usbRxCount-1]);	TxDString("\r\n");
#endif
				gwReceivedCheckSumFromHost = USB_Rx_Buffer[usbRxCount-1];
 800057a:	e89d 000c 	ldmia.w	sp, {r2, r3}
 800057e:	4413      	add	r3, r2
 8000580:	f813 3c01 	ldrb.w	r3, [r3, #-1]
					if(CheckTimeOut()){
						gbFlashDownloadStart = FALSE;
						ClearTimeOutBuffer();
						TIM_Cmd(TIM2, DISABLE);
						//TxDString("\r\n Flash writing finished\r\n");
						USART_BUFFER_CLEAR
 8000584:	f8a6 a000 	strh.w	sl, [r6]
 8000588:	f8a5 a000 	strh.w	sl, [r5]
				}
#ifdef DEBUG_ENABLE_BY_USART2
				TxDString("usbRxCount = ");	TxDHex8(usbRxCount);	TxDString("\r\n");
				TxDString("USB_Rx_Buffer = ");	TxDByte(USB_Rx_Buffer[usbRxCount-1]);	TxDString("\r\n");
#endif
				gwReceivedCheckSumFromHost = USB_Rx_Buffer[usbRxCount-1];
 800058c:	6223      	str	r3, [r4, #32]
				gwCalculatedCheckSum = gwCalculatedCheckSum - gwReceivedCheckSumFromHost;
 800058e:	6963      	ldr	r3, [r4, #20]
 8000590:	6a22      	ldr	r2, [r4, #32]
 8000592:	1a9b      	subs	r3, r3, r2
 8000594:	6163      	str	r3, [r4, #20]
				/*while(!RXD_BUFFER_READY); //wait until check-sum data is received from PC
				gwReceivedCheckSumFromHost = RxDBufferFromHost();
				TxDString("\r\n gwReceivedCheckSumFromHost = ");	TxDHex32(gwReceivedCheckSumFromHost);	TxDString("\r\n");
				*/
				/* Lock again the Flash Program Erase controller */
				FLASH_Lock();
 8000596:	f000 fe25 	bl	80011e4 <FLASH_Lock>
				gbIsFlashLock = TRUE;
 800059a:	2301      	movs	r3, #1
 800059c:	f889 3000 	strb.w	r3, [r9]
			//	TxDString("\r\n Size:0X");TxDHex16(gwRxTotalCount);
			//	TxDString("  Checksum:"); TxDHex16((u8)(gwCalculatedCheckSum&0xff));TxDString("-");TxDHex16(gwReceivedCheckSumFromHost);
				if((gwCalculatedCheckSum&0xff) == gwReceivedCheckSumFromHost || gwReceivedCheckSumFromHost == '*' ){
 80005a0:	6963      	ldr	r3, [r4, #20]
 80005a2:	6a22      	ldr	r2, [r4, #32]
 80005a4:	b2db      	uxtb	r3, r3
 80005a6:	4293      	cmp	r3, r2
 80005a8:	d003      	beq.n	80005b2 <SerialMonitor+0x1aa>
 80005aa:	4b59      	ldr	r3, [pc, #356]	; (8000710 <SerialMonitor+0x308>)
 80005ac:	6a1b      	ldr	r3, [r3, #32]
 80005ae:	2b2a      	cmp	r3, #42	; 0x2a
 80005b0:	d101      	bne.n	80005b6 <SerialMonitor+0x1ae>
					USB_TxDString("Success..\n");
 80005b2:	485f      	ldr	r0, [pc, #380]	; (8000730 <SerialMonitor+0x328>)
 80005b4:	e000      	b.n	80005b8 <SerialMonitor+0x1b0>
				}
				else
					USB_TxDString("Fail..\n");
 80005b6:	485f      	ldr	r0, [pc, #380]	; (8000734 <SerialMonitor+0x32c>)
 80005b8:	f7ff fe81 	bl	80002be <USB_TxDString>
			//WDTCR = 0x08;
				Delay(100);
 80005bc:	2064      	movs	r0, #100	; 0x64
 80005be:	f7ff fe87 	bl	80002d0 <Delay>
 80005c2:	e105      	b.n	80007d0 <SerialMonitor+0x3c8>

			}
			else if(StringCompare(bpCommand,"AT&GO",5))//else if(StringCompare(bpCommand,"GO")|| StringCompare(bpCommand,"G") || bRxData == 'g' )
 80005c4:	4638      	mov	r0, r7
 80005c6:	495c      	ldr	r1, [pc, #368]	; (8000738 <SerialMonitor+0x330>)
 80005c8:	2205      	movs	r2, #5
 80005ca:	f7ff fe97 	bl	80002fc <StringCompare>
 80005ce:	b148      	cbz	r0, 80005e4 <SerialMonitor+0x1dc>
				/*if(bParaNum == 2){
					JumpAddress =  *(u32 *)(ulpParameter[0] + 4);
				}
				else*/
				{
					JumpAddress =  *(u32 *)(FLASH_START_ADDRESS + 4);
 80005d0:	4b5a      	ldr	r3, [pc, #360]	; (800073c <SerialMonitor+0x334>)
				}
				//NVIC_SetVectorTable(NVIC_VectTab_FLASH, ((JumpAddress-4)&0xFFFF) );

				Jump_To_Application = (pFunction) JumpAddress;
 80005d2:	f8d3 9000 	ldr.w	r9, [r3]
					USB_TxDString("\r\n Go: ");
					USB_TxDHex32(JumpAddress);
					USB_TxDString("\r\n");
				}*/

				UsbVcpDisconnect();
 80005d6:	f000 fdaf 	bl	8001138 <UsbVcpDisconnect>
#ifdef DEBUG_ENABLE_BY_USART2
				TxDString("USB Power Off!\r\n");
#endif
				Delay(100);
 80005da:	2064      	movs	r0, #100	; 0x64
 80005dc:	f7ff fe78 	bl	80002d0 <Delay>
				Jump_To_Application();
 80005e0:	47c8      	blx	r9
 80005e2:	e0f5      	b.n	80007d0 <SerialMonitor+0x3c8>
			}
			else if(StringCompare(bpCommand,"AT&RST",6)){
 80005e4:	4638      	mov	r0, r7
 80005e6:	4956      	ldr	r1, [pc, #344]	; (8000740 <SerialMonitor+0x338>)
 80005e8:	2206      	movs	r2, #6
 80005ea:	f7ff fe87 	bl	80002fc <StringCompare>
 80005ee:	b110      	cbz	r0, 80005f6 <SerialMonitor+0x1ee>
#ifdef DEBUG_ENABLE_BY_USART2
				TxDString("system reset \r\n ");
#endif
				NVIC_GenerateSystemReset();
 80005f0:	f000 ff64 	bl	80014bc <NVIC_GenerateSystemReset>
 80005f4:	e0ec      	b.n	80007d0 <SerialMonitor+0x3c8>
			}
			else if(StringCompare(bpCommand,"AT&TOSS",7)){
 80005f6:	4638      	mov	r0, r7
 80005f8:	4952      	ldr	r1, [pc, #328]	; (8000744 <SerialMonitor+0x33c>)
 80005fa:	2207      	movs	r2, #7
 80005fc:	f7ff fe7e 	bl	80002fc <StringCompare>
 8000600:	2800      	cmp	r0, #0
 8000602:	f000 80d0 	beq.w	80007a6 <SerialMonitor+0x39e>
#ifdef DEBUG_ENABLE_BY_USART2
				TxDString("TOSS Mode for dynamixel \r\n ");
#endif
				USB_TxDString("TOSS MODE OK\r\n ");
 8000606:	4850      	ldr	r0, [pc, #320]	; (8000748 <SerialMonitor+0x340>)
 8000608:	f7ff fe59 	bl	80002be <USB_TxDString>
				if(bpCommand [7] == '=' || bpCommand [7] == '*' ){
 800060c:	f89d 1027 	ldrb.w	r1, [sp, #39]	; 0x27
 8000610:	293d      	cmp	r1, #61	; 0x3d
 8000612:	d002      	beq.n	800061a <SerialMonitor+0x212>
 8000614:	292a      	cmp	r1, #42	; 0x2a
 8000616:	f040 80db 	bne.w	80007d0 <SerialMonitor+0x3c8>

					if(gbCount == 9){
 800061a:	7a23      	ldrb	r3, [r4, #8]
 800061c:	2b09      	cmp	r3, #9
 800061e:	d107      	bne.n	8000630 <SerialMonitor+0x228>
						if(bpCommand[8] > 47 && bpCommand[8] < 58){
 8000620:	f89d 3028 	ldrb.w	r3, [sp, #40]	; 0x28
 8000624:	3b30      	subs	r3, #48	; 0x30
 8000626:	b2db      	uxtb	r3, r3
 8000628:	2b09      	cmp	r3, #9
 800062a:	bf98      	it	ls
 800062c:	4698      	movls	r8, r3
 800062e:	e013      	b.n	8000658 <SerialMonitor+0x250>
							dxlBaudrate = bpCommand[8] - 48;
						}

					}else if(gbCount == 10){
 8000630:	2b0a      	cmp	r3, #10
 8000632:	d111      	bne.n	8000658 <SerialMonitor+0x250>
						if(bpCommand[8] > 47 && bpCommand[8] < 58 && bpCommand[9] > 47 && bpCommand[9] < 58 ){
 8000634:	f89d 2028 	ldrb.w	r2, [sp, #40]	; 0x28
 8000638:	3a30      	subs	r2, #48	; 0x30
 800063a:	b2d3      	uxtb	r3, r2
 800063c:	2b09      	cmp	r3, #9
 800063e:	d80b      	bhi.n	8000658 <SerialMonitor+0x250>
 8000640:	f89d 3029 	ldrb.w	r3, [sp, #41]	; 0x29
 8000644:	3b30      	subs	r3, #48	; 0x30
 8000646:	b2db      	uxtb	r3, r3
 8000648:	2b09      	cmp	r3, #9
							dxlBaudrate = (bpCommand[8] - 48)*10 + (bpCommand[9] - 48);
 800064a:	bf9e      	ittt	ls
 800064c:	eb02 0882 	addls.w	r8, r2, r2, lsl #2
 8000650:	eb03 0848 	addls.w	r8, r3, r8, lsl #1
 8000654:	fa5f f888 	uxtbls.w	r8, r8
					//nothing...
					}
#ifdef DEBUG_ENABLE_BY_USART2
					//TxDString("Dxl baud rate =  ");TxD_Dec_U8(dxlBaudrate);TxDString("\r\n ");
#endif
					if(bpCommand[7] == '='){
 8000658:	293d      	cmp	r1, #61	; 0x3d
 800065a:	d106      	bne.n	800066a <SerialMonitor+0x262>
					// Dynamixel 1.0
						USART_Configuration(1, dxl_get_baudrate(dxlBaudrate,0));
 800065c:	4b3b      	ldr	r3, [pc, #236]	; (800074c <SerialMonitor+0x344>)
		    default:
		        return 57600;
		    }

	}else{
		return (2000000 / (baudnum + 1));
 800065e:	f108 0101 	add.w	r1, r8, #1
#ifdef DEBUG_ENABLE_BY_USART2
					//TxDString("Dxl baud rate =  ");TxD_Dec_U8(dxlBaudrate);TxDString("\r\n ");
#endif
					if(bpCommand[7] == '='){
					// Dynamixel 1.0
						USART_Configuration(1, dxl_get_baudrate(dxlBaudrate,0));
 8000662:	2001      	movs	r0, #1
 8000664:	fb93 f1f1 	sdiv	r1, r3, r1
 8000668:	e008      	b.n	800067c <SerialMonitor+0x274>
 800066a:	f1b8 0f08 	cmp.w	r8, #8
 800066e:	bf96      	itet	ls
 8000670:	4b37      	ldrls	r3, [pc, #220]	; (8000750 <SerialMonitor+0x348>)
					//nothing...
					}
#ifdef DEBUG_ENABLE_BY_USART2
					//TxDString("Dxl baud rate =  ");TxD_Dec_U8(dxlBaudrate);TxDString("\r\n ");
#endif
					if(bpCommand[7] == '='){
 8000672:	f44f 4161 	movhi.w	r1, #57600	; 0xe100
 8000676:	f853 1028 	ldrls.w	r1, [r3, r8, lsl #2]
					// Dynamixel 1.0
						USART_Configuration(1, dxl_get_baudrate(dxlBaudrate,0));
						//TxDString("Dxl baud rate =  ");TxDHex32(dxl_get_baudrate(dxlBaudrate,0));TxDString("\r\n ");
					}else{
					// Dynamixel 2.0
						USART_Configuration(1, dxl_get_baudrate(dxlBaudrate,1));
 800067a:	2001      	movs	r0, #1
					}
					USART_BUFFER_CLEAR
					gbDXLWritePointer = gbDXLReadPointer = 0;
 800067c:	f8df a0dc 	ldr.w	sl, [pc, #220]	; 800075c <SerialMonitor+0x354>
 8000680:	f8df b0dc 	ldr.w	fp, [pc, #220]	; 8000760 <SerialMonitor+0x358>
					// Dynamixel 1.0
						USART_Configuration(1, dxl_get_baudrate(dxlBaudrate,0));
						//TxDString("Dxl baud rate =  ");TxDHex32(dxl_get_baudrate(dxlBaudrate,0));TxDString("\r\n ");
					}else{
					// Dynamixel 2.0
						USART_Configuration(1, dxl_get_baudrate(dxlBaudrate,1));
 8000684:	f7ff fe64 	bl	8000350 <USART_Configuration>
					}
					USART_BUFFER_CLEAR
 8000688:	2300      	movs	r3, #0
 800068a:	8033      	strh	r3, [r6, #0]
 800068c:	802b      	strh	r3, [r5, #0]
					gbDXLWritePointer = gbDXLReadPointer = 0;
 800068e:	f88a 3000 	strb.w	r3, [sl]
 8000692:	f88b 3000 	strb.w	r3, [fp]
					USB_Rx_Cnt = 0;
 8000696:	f8a9 3000 	strh.w	r3, [r9]
					while(1)
					{

						if(USB_Rx_Cnt > 0)//if(gwUSARTReadPtr != gwUSARTWritePtr) //USB -> DXL
 800069a:	4b24      	ldr	r3, [pc, #144]	; (800072c <SerialMonitor+0x324>)
 800069c:	881b      	ldrh	r3, [r3, #0]
 800069e:	b29b      	uxth	r3, r3
 80006a0:	2b00      	cmp	r3, #0
 80006a2:	d065      	beq.n	8000770 <SerialMonitor+0x368>
						{
#ifdef DEBUG_ENABLE_BY_USART2
							TxDString("USB_Rx_Cnt = ");	TxDHex8(USB_Rx_Cnt);	TxDString("\r\n");
							TxDString("USB_Rx_Buffer = ");	TxDString(USB_Rx_Buffer);	TxDString("\r\n");
#endif
							if(USB_Rx_Buffer[0] == '!' && USB_Rx_Buffer[1] == '!' && USB_Rx_Buffer[2] == '!'){
 80006a4:	9a01      	ldr	r2, [sp, #4]
 80006a6:	4b1b      	ldr	r3, [pc, #108]	; (8000714 <SerialMonitor+0x30c>)
 80006a8:	7812      	ldrb	r2, [r2, #0]
 80006aa:	2a21      	cmp	r2, #33	; 0x21
 80006ac:	d10f      	bne.n	80006ce <SerialMonitor+0x2c6>
 80006ae:	785a      	ldrb	r2, [r3, #1]
 80006b0:	2a21      	cmp	r2, #33	; 0x21
 80006b2:	d10c      	bne.n	80006ce <SerialMonitor+0x2c6>
 80006b4:	789b      	ldrb	r3, [r3, #2]
 80006b6:	2b21      	cmp	r3, #33	; 0x21
 80006b8:	d109      	bne.n	80006ce <SerialMonitor+0x2c6>
								//TxDString("Escaped!!\r\n");
								USART_BUFFER_CLEAR
								USB_Rx_Cnt = 0;
 80006ba:	4a1c      	ldr	r2, [pc, #112]	; (800072c <SerialMonitor+0x324>)
							TxDString("USB_Rx_Cnt = ");	TxDHex8(USB_Rx_Cnt);	TxDString("\r\n");
							TxDString("USB_Rx_Buffer = ");	TxDString(USB_Rx_Buffer);	TxDString("\r\n");
#endif
							if(USB_Rx_Buffer[0] == '!' && USB_Rx_Buffer[1] == '!' && USB_Rx_Buffer[2] == '!'){
								//TxDString("Escaped!!\r\n");
								USART_BUFFER_CLEAR
 80006bc:	2300      	movs	r3, #0
 80006be:	8033      	strh	r3, [r6, #0]
 80006c0:	802b      	strh	r3, [r5, #0]
								USB_Rx_Cnt = 0;
 80006c2:	8013      	strh	r3, [r2, #0]
								gbDXLWritePointer = gbDXLReadPointer = 0;
 80006c4:	f88a 3000 	strb.w	r3, [sl]
 80006c8:	f88b 3000 	strb.w	r3, [fp]
								break;
 80006cc:	e080      	b.n	80007d0 <SerialMonitor+0x3c8>
							}
							GPIO_SetBits(GPIOB, GPIO_Pin_5);	// TX Enable
 80006ce:	480d      	ldr	r0, [pc, #52]	; (8000704 <SerialMonitor+0x2fc>)
 80006d0:	2120      	movs	r1, #32
 80006d2:	f000 fe6f 	bl	80013b4 <GPIO_SetBits>
							for(i=0; i < USB_Rx_Cnt; i++){
 80006d6:	f04f 0900 	mov.w	r9, #0
 80006da:	4b14      	ldr	r3, [pc, #80]	; (800072c <SerialMonitor+0x324>)
 80006dc:	881a      	ldrh	r2, [r3, #0]
 80006de:	b292      	uxth	r2, r2
 80006e0:	4591      	cmp	r9, r2
 80006e2:	da3f      	bge.n	8000764 <SerialMonitor+0x35c>
								USART_SendData(USART1,(u8)USB_Rx_Buffer[i]);
 80006e4:	9b01      	ldr	r3, [sp, #4]
 80006e6:	481b      	ldr	r0, [pc, #108]	; (8000754 <SerialMonitor+0x34c>)
 80006e8:	f813 1009 	ldrb.w	r1, [r3, r9]
 80006ec:	f001 f93a 	bl	8001964 <USART_SendData>
								while( USART_GetFlagStatus(USART1, USART_FLAG_TC)==RESET );
 80006f0:	4818      	ldr	r0, [pc, #96]	; (8000754 <SerialMonitor+0x34c>)
 80006f2:	2140      	movs	r1, #64	; 0x40
 80006f4:	f001 f93e 	bl	8001974 <USART_GetFlagStatus>
 80006f8:	2800      	cmp	r0, #0
 80006fa:	d0f9      	beq.n	80006f0 <SerialMonitor+0x2e8>
								USB_Rx_Cnt = 0;
								gbDXLWritePointer = gbDXLReadPointer = 0;
								break;
							}
							GPIO_SetBits(GPIOB, GPIO_Pin_5);	// TX Enable
							for(i=0; i < USB_Rx_Cnt; i++){
 80006fc:	f109 0901 	add.w	r9, r9, #1
 8000700:	e7eb      	b.n	80006da <SerialMonitor+0x2d2>
 8000702:	bf00      	nop
 8000704:	40010c00 	andmi	r0, r1, r0, lsl #24
 8000708:	20000190 	mulcs	r0, r0, r1
 800070c:	2000013c 	andcs	r0, r0, ip, lsr r1
 8000710:	200000e4 	andcs	r0, r0, r4, ror #1
 8000714:	200006a5 	andcs	r0, r0, r5, lsr #13
 8000718:	080027ab 	stmdaeq	r0, {r0, r1, r3, r5, r7, r8, r9, sl, sp}
 800071c:	08003000 	stmdaeq	r0, {ip, sp}
 8000720:	0801fc00 	stmdaeq	r1, {sl, fp, ip, sp, lr, pc}
 8000724:	08002812 	stmdaeq	r0, {r1, r4, fp, sp}
 8000728:	080027b1 	stmdaeq	r0, {r0, r4, r5, r7, r8, r9, sl, sp}
 800072c:	20000112 	andcs	r0, r0, r2, lsl r1
 8000730:	080027ba 	stmdaeq	r0, {r1, r3, r4, r5, r7, r8, r9, sl, sp}
 8000734:	080027c5 	stmdaeq	r0, {r0, r2, r6, r7, r8, r9, sl, sp}
 8000738:	080027cd 	stmdaeq	r0, {r0, r2, r3, r6, r7, r8, r9, sl, sp}
 800073c:	08003004 	stmdaeq	r0, {r2, ip, sp}
 8000740:	080027d3 	stmdaeq	r0, {r0, r1, r4, r6, r7, r8, r9, sl, sp}
 8000744:	080027da 	stmdaeq	r0, {r1, r3, r4, r6, r7, r8, r9, sl, sp}
 8000748:	080027e2 	stmdaeq	r0, {r1, r5, r6, r7, r8, r9, sl, sp}
 800074c:	001e8480 	andseq	r8, lr, r0, lsl #9
 8000750:	080026d4 	stmdaeq	r0, {r2, r4, r6, r7, r9, sl, sp}
 8000754:	40013800 	andmi	r3, r1, r0, lsl #16
 8000758:	20000000 	andcs	r0, r0, r0
 800075c:	20000135 	andcs	r0, r0, r5, lsr r1
 8000760:	200006a4 	andcs	r0, r0, r4, lsr #13
								USART_SendData(USART1,(u8)USB_Rx_Buffer[i]);
								while( USART_GetFlagStatus(USART1, USART_FLAG_TC)==RESET );
							}
							USB_Rx_Cnt = 0;
 8000764:	2200      	movs	r2, #0
							GPIO_ResetBits(GPIOB, GPIO_Pin_5);	// RX Enable
 8000766:	481f      	ldr	r0, [pc, #124]	; (80007e4 <SerialMonitor+0x3dc>)
 8000768:	2120      	movs	r1, #32
							GPIO_SetBits(GPIOB, GPIO_Pin_5);	// TX Enable
							for(i=0; i < USB_Rx_Cnt; i++){
								USART_SendData(USART1,(u8)USB_Rx_Buffer[i]);
								while( USART_GetFlagStatus(USART1, USART_FLAG_TC)==RESET );
							}
							USB_Rx_Cnt = 0;
 800076a:	801a      	strh	r2, [r3, #0]
							GPIO_ResetBits(GPIOB, GPIO_Pin_5);	// RX Enable
 800076c:	f000 fe24 	bl	80013b8 <GPIO_ResetBits>

						}

						if(gbDXLWritePointer != gbDXLReadPointer){
 8000770:	4b1d      	ldr	r3, [pc, #116]	; (80007e8 <SerialMonitor+0x3e0>)
 8000772:	781a      	ldrb	r2, [r3, #0]
 8000774:	4b1d      	ldr	r3, [pc, #116]	; (80007ec <SerialMonitor+0x3e4>)
 8000776:	781b      	ldrb	r3, [r3, #0]
 8000778:	429a      	cmp	r2, r3
 800077a:	d08e      	beq.n	800069a <SerialMonitor+0x292>
							while(gbDXLWritePointer != gbDXLReadPointer)//DXL -> USB
 800077c:	4b1a      	ldr	r3, [pc, #104]	; (80007e8 <SerialMonitor+0x3e0>)
 800077e:	7819      	ldrb	r1, [r3, #0]
 8000780:	4b1a      	ldr	r3, [pc, #104]	; (80007ec <SerialMonitor+0x3e4>)
 8000782:	781a      	ldrb	r2, [r3, #0]
 8000784:	4291      	cmp	r1, r2
 8000786:	d088      	beq.n	800069a <SerialMonitor+0x292>
							{
								USB_TxDByte(gbpDXLDataBuffer[gbDXLReadPointer++]);
 8000788:	781a      	ldrb	r2, [r3, #0]
 800078a:	9302      	str	r3, [sp, #8]
 800078c:	b2d2      	uxtb	r2, r2
 800078e:	1c51      	adds	r1, r2, #1
 8000790:	b2c9      	uxtb	r1, r1
 8000792:	7019      	strb	r1, [r3, #0]
 8000794:	4916      	ldr	r1, [pc, #88]	; (80007f0 <SerialMonitor+0x3e8>)
 8000796:	5c88      	ldrb	r0, [r1, r2]
 8000798:	f000 fcea 	bl	8001170 <USB_TxDByte>
								gbDXLReadPointer = gbDXLReadPointer & USART_BUFFER_SIZE;
 800079c:	9b02      	ldr	r3, [sp, #8]
 800079e:	781a      	ldrb	r2, [r3, #0]
 80007a0:	b2d2      	uxtb	r2, r2
 80007a2:	701a      	strb	r2, [r3, #0]
 80007a4:	e7ea      	b.n	800077c <SerialMonitor+0x374>
							}
						}
					}
				}
			}
			else if(StringCompare(bpCommand,"AT&NAME",7)){
 80007a6:	4638      	mov	r0, r7
 80007a8:	4912      	ldr	r1, [pc, #72]	; (80007f4 <SerialMonitor+0x3ec>)
 80007aa:	2207      	movs	r2, #7
 80007ac:	f7ff fda6 	bl	80002fc <StringCompare>
 80007b0:	b108      	cbz	r0, 80007b6 <SerialMonitor+0x3ae>
				USB_TxDString("CM-904\n");
 80007b2:	4811      	ldr	r0, [pc, #68]	; (80007f8 <SerialMonitor+0x3f0>)
 80007b4:	e00a      	b.n	80007cc <SerialMonitor+0x3c4>
			}
			else{
				TxDString("No IDE Command!\r\n");
 80007b6:	4811      	ldr	r0, [pc, #68]	; (80007fc <SerialMonitor+0x3f4>)
 80007b8:	f7ff fd4a 	bl	8000250 <TxDString>
 80007bc:	e008      	b.n	80007d0 <SerialMonitor+0x3c8>
			}

		}else{
			if(bpCommand[0] == 'A' && bpCommand[1] == 'T'){
 80007be:	2b41      	cmp	r3, #65	; 0x41
 80007c0:	d106      	bne.n	80007d0 <SerialMonitor+0x3c8>
 80007c2:	f89d 3021 	ldrb.w	r3, [sp, #33]	; 0x21
 80007c6:	2b54      	cmp	r3, #84	; 0x54
 80007c8:	d102      	bne.n	80007d0 <SerialMonitor+0x3c8>
				USB_TxDString("OK\n");
 80007ca:	480d      	ldr	r0, [pc, #52]	; (8000800 <SerialMonitor+0x3f8>)
 80007cc:	f7ff fd77 	bl	80002be <USB_TxDString>
			}
		}
		gbCount = 0;
 80007d0:	2300      	movs	r3, #0
 80007d2:	7223      	strb	r3, [r4, #8]
		for(i=0;i<COMMAND_LENGTH;i++){
				bpCommand[i]='\0'; //clear command buffer
 80007d4:	2200      	movs	r2, #0
 80007d6:	54fa      	strb	r2, [r7, r3]
			if(bpCommand[0] == 'A' && bpCommand[1] == 'T'){
				USB_TxDString("OK\n");
			}
		}
		gbCount = 0;
		for(i=0;i<COMMAND_LENGTH;i++){
 80007d8:	3301      	adds	r3, #1
 80007da:	2b10      	cmp	r3, #16
 80007dc:	d1fa      	bne.n	80007d4 <SerialMonitor+0x3cc>
				bpCommand[i]='\0'; //clear command buffer
		}
		USART_BUFFER_CLEAR;
 80007de:	8032      	strh	r2, [r6, #0]
 80007e0:	802a      	strh	r2, [r5, #0]
 80007e2:	e628      	b.n	8000436 <SerialMonitor+0x2e>
 80007e4:	40010c00 	andmi	r0, r1, r0, lsl #24
 80007e8:	200006a4 	andcs	r0, r0, r4, lsr #13
 80007ec:	20000135 	andcs	r0, r0, r5, lsr r1
 80007f0:	200005a4 	andcs	r0, r0, r4, lsr #11
 80007f4:	080027f2 	stmdaeq	r0, {r1, r4, r5, r6, r7, r8, r9, sl, sp}
 80007f8:	080027fa 	stmdaeq	r0, {r1, r3, r4, r5, r6, r7, r8, r9, sl, sp}
 80007fc:	08002802 	stmdaeq	r0, {r1, fp, sp}
 8000800:	08002814 	stmdaeq	r0, {r2, r4, fp, sp}

08000804 <RCC_Configuration>:
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void RCC_Configuration(void)
{
 8000804:	b510      	push	{r4, lr}
  /* RCC system reset(for debug purpose) */
  RCC_DeInit();
 8000806:	f000 fe65 	bl	80014d4 <RCC_DeInit>

  /* Enable HSE */
    RCC_HSEConfig(RCC_HSE_ON);
 800080a:	f44f 3080 	mov.w	r0, #65536	; 0x10000
 800080e:	f000 fe7f 	bl	8001510 <RCC_HSEConfig>

  /* Wait till HSE is ready */
    HSEStartUpStatus = RCC_WaitForHSEStartUp();
 8000812:	f000 ff65 	bl	80016e0 <RCC_WaitForHSEStartUp>
 8000816:	4b1c      	ldr	r3, [pc, #112]	; (8000888 <RCC_Configuration+0x84>)

  if(HSEStartUpStatus == SUCCESS)
 8000818:	2801      	cmp	r0, #1

  /* Enable HSE */
    RCC_HSEConfig(RCC_HSE_ON);

  /* Wait till HSE is ready */
    HSEStartUpStatus = RCC_WaitForHSEStartUp();
 800081a:	4604      	mov	r4, r0
 800081c:	7018      	strb	r0, [r3, #0]

  if(HSEStartUpStatus == SUCCESS)
 800081e:	d00a      	beq.n	8000836 <RCC_Configuration+0x32>
  }
	/* Enable peripheral clocks --------------------------------------------------*/
	//RCC_ADCCLKConfig(RCC_PCLK2_Div6);    // added 2012-05-10 jason

	/* Enable USART1, GPIOA, GPIOB, and AFIO clocks */ //add RCC_APB2Periph_GPIOC for USB_DISCONNECT pin by sm.lee 2012-08-13
	RCC_APB2PeriphClockCmd(	RCC_APB2Periph_USART1 |
 8000820:	f244 001d 	movw	r0, #16413	; 0x401d
 8000824:	2101      	movs	r1, #1
 8000826:	f000 ff17 	bl	8001658 <RCC_APB2PeriphClockCmd>
  						    RCC_APB1Periph_USART2 |
  						    RCC_APB1Periph_PWR ,
  						    ENABLE);

	//PWR_BackupAccessCmd(ENABLE);
}
 800082a:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
							RCC_APB2Periph_ADC2   |
#endif
						    RCC_APB2Periph_AFIO,
						    ENABLE);
	//add RCC_APB1Periph_USART2 clock @ new CM-900 with jason 2012-07-24
  	RCC_APB1PeriphClockCmd(
 800082e:	4817      	ldr	r0, [pc, #92]	; (800088c <RCC_Configuration+0x88>)
 8000830:	2101      	movs	r1, #1
 8000832:	f000 bf1d 	b.w	8001670 <RCC_APB1PeriphClockCmd>
    HSEStartUpStatus = RCC_WaitForHSEStartUp();

  if(HSEStartUpStatus == SUCCESS)
  {
    /* Enable Prefetch Buffer */
    FLASH_PrefetchBufferCmd(FLASH_PrefetchBuffer_Enable);
 8000836:	2010      	movs	r0, #16
 8000838:	f000 fcbc 	bl	80011b4 <FLASH_PrefetchBufferCmd>

    /* Flash 2 wait state */
    FLASH_SetLatency(FLASH_Latency_2);
 800083c:	2002      	movs	r0, #2
 800083e:	f000 fcad 	bl	800119c <FLASH_SetLatency>

    /* HCLK = SYSCLK */
    RCC_HCLKConfig(RCC_SYSCLK_Div1); 
 8000842:	2000      	movs	r0, #0
 8000844:	f000 fea2 	bl	800158c <RCC_HCLKConfig>
  
    /* PCLK2 = HCLK */
    RCC_PCLK2Config(RCC_HCLK_Div1); 
 8000848:	2000      	movs	r0, #0
 800084a:	f000 feb3 	bl	80015b4 <RCC_PCLK2Config>

    /* PCLK1 = HCLK/2 */
    RCC_PCLK1Config(RCC_HCLK_Div2);
 800084e:	f44f 6080 	mov.w	r0, #1024	; 0x400
 8000852:	f000 fea5 	bl	80015a0 <RCC_PCLK1Config>

    /* PLLCLK = 8MHz * 9 = 72 MHz */
    RCC_PLLConfig(RCC_PLLSource_HSE_Div1, RCC_PLLMul_9);
 8000856:	f44f 3080 	mov.w	r0, #65536	; 0x10000
 800085a:	f44f 11e0 	mov.w	r1, #1835008	; 0x1c0000
 800085e:	f000 fe73 	bl	8001548 <RCC_PLLConfig>

    /* Enable PLL */ 
	RCC_PLLCmd(ENABLE);
 8000862:	4620      	mov	r0, r4
 8000864:	f000 fe7a 	bl	800155c <RCC_PLLCmd>

    /* Wait till PLL is ready */
    while(RCC_GetFlagStatus(RCC_FLAG_PLLRDY) == RESET)
 8000868:	2039      	movs	r0, #57	; 0x39
 800086a:	f000 ff25 	bl	80016b8 <RCC_GetFlagStatus>
 800086e:	2800      	cmp	r0, #0
 8000870:	d0fa      	beq.n	8000868 <RCC_Configuration+0x64>
    {
    }
    /* Select PLL as system clock source */
    RCC_SYSCLKConfig(RCC_SYSCLKSource_PLLCLK);
 8000872:	2002      	movs	r0, #2
 8000874:	f000 fe78 	bl	8001568 <RCC_SYSCLKConfig>
    /* Select USBCLK source */
    RCC_USBCLKConfig(RCC_USBCLKSource_PLLCLK_1Div5);
 8000878:	2000      	movs	r0, #0
 800087a:	f000 fea5 	bl	80015c8 <RCC_USBCLKConfig>
    /* Wait till PLL is used as system clock source */
    while(RCC_GetSYSCLKSource() != 0x08)
 800087e:	f000 fe7d 	bl	800157c <RCC_GetSYSCLKSource>
 8000882:	2808      	cmp	r0, #8
 8000884:	d1fb      	bne.n	800087e <RCC_Configuration+0x7a>
 8000886:	e7cb      	b.n	8000820 <RCC_Configuration+0x1c>
 8000888:	20000134 	andcs	r0, r0, r4, lsr r1
 800088c:	10820001 	addne	r0, r2, r1

08000890 <GPIO_Configuration>:
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void GPIO_Configuration(void)
{
 8000890:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}


	GPIO_InitStructure.GPIO_Pin = GPIO_Pin_0;//  
	GPIO_InitStructure.GPIO_Speed = GPIO_Speed_50MHz;
	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_IPD;
	GPIO_Init(GPIOB, &GPIO_InitStructure);
 8000894:	4c3c      	ldr	r4, [pc, #240]	; (8000988 <GPIO_Configuration+0xf8>)


	/* Configure USART2 Rx(Alter.F) (PA.3) as input floating */
	GPIO_InitStructure.GPIO_Pin = GPIO_Pin_3;//modified by sm.lee 2012-07-24
	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_IN_FLOATING;
	GPIO_Init(GPIOA, &GPIO_InitStructure);
 8000896:	4d3d      	ldr	r5, [pc, #244]	; (800098c <GPIO_Configuration+0xfc>)
	GPIO_Init(GPIOB, &GPIO_InitStructure);


	/* Configure USART2 Rx(Alter.F) (PA.3) as input floating */
	GPIO_InitStructure.GPIO_Pin = GPIO_Pin_3;//modified by sm.lee 2012-07-24
	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_IN_FLOATING;
 8000898:	f04f 0804 	mov.w	r8, #4


	GPIO_InitTypeDef GPIO_InitStructure;


	GPIO_InitStructure.GPIO_Pin = GPIO_Pin_0;//  
 800089c:	2601      	movs	r6, #1
	GPIO_InitStructure.GPIO_Speed = GPIO_Speed_50MHz;
 800089e:	2703      	movs	r7, #3
	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_IPD;
 80008a0:	2328      	movs	r3, #40	; 0x28
	GPIO_Init(GPIOB, &GPIO_InitStructure);
 80008a2:	4620      	mov	r0, r4
 80008a4:	a901      	add	r1, sp, #4

	GPIO_InitTypeDef GPIO_InitStructure;


	GPIO_InitStructure.GPIO_Pin = GPIO_Pin_0;//  
	GPIO_InitStructure.GPIO_Speed = GPIO_Speed_50MHz;
 80008a6:	f88d 7006 	strb.w	r7, [sp, #6]
	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_IPD;
 80008aa:	f88d 3007 	strb.w	r3, [sp, #7]


	GPIO_InitTypeDef GPIO_InitStructure;


	GPIO_InitStructure.GPIO_Pin = GPIO_Pin_0;//  
 80008ae:	f8ad 6004 	strh.w	r6, [sp, #4]
	GPIO_InitStructure.GPIO_Speed = GPIO_Speed_50MHz;
	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_IPD;
	GPIO_Init(GPIOB, &GPIO_InitStructure);
 80008b2:	f000 fd2b 	bl	800130c <GPIO_Init>


	/* Configure USART2 Rx(Alter.F) (PA.3) as input floating */
	GPIO_InitStructure.GPIO_Pin = GPIO_Pin_3;//modified by sm.lee 2012-07-24
 80008b6:	2308      	movs	r3, #8
	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_IN_FLOATING;
	GPIO_Init(GPIOA, &GPIO_InitStructure);
 80008b8:	eb0d 0108 	add.w	r1, sp, r8
 80008bc:	4628      	mov	r0, r5
	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_IPD;
	GPIO_Init(GPIOB, &GPIO_InitStructure);


	/* Configure USART2 Rx(Alter.F) (PA.3) as input floating */
	GPIO_InitStructure.GPIO_Pin = GPIO_Pin_3;//modified by sm.lee 2012-07-24
 80008be:	f8ad 3004 	strh.w	r3, [sp, #4]
	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_IN_FLOATING;
 80008c2:	f88d 8007 	strb.w	r8, [sp, #7]
	GPIO_Init(GPIOA, &GPIO_InitStructure);

	/* Configure USART2 Tx(Alter.F) (PA.2) as alternate function push-pull */
	GPIO_InitStructure.GPIO_Pin = GPIO_Pin_2;//modified by sm.lee 2012-07-24
	GPIO_InitStructure.GPIO_Speed = GPIO_Speed_50MHz;
	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_AF_PP;
 80008c6:	f04f 0918 	mov.w	r9, #24


	/* Configure USART2 Rx(Alter.F) (PA.3) as input floating */
	GPIO_InitStructure.GPIO_Pin = GPIO_Pin_3;//modified by sm.lee 2012-07-24
	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_IN_FLOATING;
	GPIO_Init(GPIOA, &GPIO_InitStructure);
 80008ca:	f000 fd1f 	bl	800130c <GPIO_Init>

	/* Configure USART2 Tx(Alter.F) (PA.2) as alternate function push-pull */
	GPIO_InitStructure.GPIO_Pin = GPIO_Pin_2;//modified by sm.lee 2012-07-24
	GPIO_InitStructure.GPIO_Speed = GPIO_Speed_50MHz;
	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_AF_PP;
	GPIO_Init(GPIOA, &GPIO_InitStructure);
 80008ce:	eb0d 0108 	add.w	r1, sp, r8
 80008d2:	4628      	mov	r0, r5
	GPIO_InitStructure.GPIO_Pin = GPIO_Pin_3;//modified by sm.lee 2012-07-24
	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_IN_FLOATING;
	GPIO_Init(GPIOA, &GPIO_InitStructure);

	/* Configure USART2 Tx(Alter.F) (PA.2) as alternate function push-pull */
	GPIO_InitStructure.GPIO_Pin = GPIO_Pin_2;//modified by sm.lee 2012-07-24
 80008d4:	f8ad 8004 	strh.w	r8, [sp, #4]
	GPIO_InitStructure.GPIO_Speed = GPIO_Speed_50MHz;
 80008d8:	f88d 7006 	strb.w	r7, [sp, #6]
	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_AF_PP;
 80008dc:	f88d 9007 	strb.w	r9, [sp, #7]
	GPIO_Init(GPIOA, &GPIO_InitStructure);
 80008e0:	f000 fd14 	bl	800130c <GPIO_Init>


	/* Configure USART1 Rx(Alter.F) (PA.10) as input floating */
	GPIO_InitStructure.GPIO_Pin = GPIO_Pin_10;
	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_IN_FLOATING;
	GPIO_Init(GPIOA, &GPIO_InitStructure);
 80008e4:	eb0d 0108 	add.w	r1, sp, r8
	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_AF_PP;
	GPIO_Init(GPIOA, &GPIO_InitStructure);


	/* Configure USART1 Rx(Alter.F) (PA.10) as input floating */
	GPIO_InitStructure.GPIO_Pin = GPIO_Pin_10;
 80008e8:	f44f 6380 	mov.w	r3, #1024	; 0x400
	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_IN_FLOATING;
	GPIO_Init(GPIOA, &GPIO_InitStructure);
 80008ec:	4628      	mov	r0, r5
	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_AF_PP;
	GPIO_Init(GPIOA, &GPIO_InitStructure);


	/* Configure USART1 Rx(Alter.F) (PA.10) as input floating */
	GPIO_InitStructure.GPIO_Pin = GPIO_Pin_10;
 80008ee:	f8ad 3004 	strh.w	r3, [sp, #4]
	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_IN_FLOATING;
 80008f2:	f88d 8007 	strb.w	r8, [sp, #7]
	GPIO_Init(GPIOA, &GPIO_InitStructure);
 80008f6:	f000 fd09 	bl	800130c <GPIO_Init>

	/* Configure USART1 Tx(Alter.F) (PA.9) as alternate function push-pull */
	GPIO_InitStructure.GPIO_Pin = GPIO_Pin_9;
 80008fa:	f44f 7300 	mov.w	r3, #512	; 0x200
	GPIO_InitStructure.GPIO_Speed = GPIO_Speed_50MHz;
	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_AF_PP;
	GPIO_Init(GPIOA, &GPIO_InitStructure);
 80008fe:	eb0d 0108 	add.w	r1, sp, r8
 8000902:	4628      	mov	r0, r5
	GPIO_InitStructure.GPIO_Pin = GPIO_Pin_10;
	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_IN_FLOATING;
	GPIO_Init(GPIOA, &GPIO_InitStructure);

	/* Configure USART1 Tx(Alter.F) (PA.9) as alternate function push-pull */
	GPIO_InitStructure.GPIO_Pin = GPIO_Pin_9;
 8000904:	f8ad 3004 	strh.w	r3, [sp, #4]
	GPIO_InitStructure.GPIO_Pin =  PIN_USB_POWER;
	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_AIN;
	GPIO_Init(PORT_USB_POWER, &GPIO_InitStructure);
#endif
/* Configure LED (PB.4) as output push-pull */
	GPIO_InitStructure.GPIO_Pin = PIN_LED;
 8000908:	2510      	movs	r5, #16
	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_IN_FLOATING;
	GPIO_Init(GPIOA, &GPIO_InitStructure);

	/* Configure USART1 Tx(Alter.F) (PA.9) as alternate function push-pull */
	GPIO_InitStructure.GPIO_Pin = GPIO_Pin_9;
	GPIO_InitStructure.GPIO_Speed = GPIO_Speed_50MHz;
 800090a:	f88d 7006 	strb.w	r7, [sp, #6]
	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_AF_PP;
 800090e:	f88d 9007 	strb.w	r9, [sp, #7]
	GPIO_Init(GPIOA, &GPIO_InitStructure);
 8000912:	f000 fcfb 	bl	800130c <GPIO_Init>

/* Configure USB Disconnect pin (PA.8) as output push-pull */
	GPIO_InitStructure.GPIO_Pin = USB_DISCONNECT_PIN;/*test for USB disconnect*/
	GPIO_InitStructure.GPIO_Speed = GPIO_Speed_2MHz;// GPIO_Speed_50MHz;//GPIO_Speed_10MHz; PC13~15 is limited their' speed to 2Mhz
	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_Out_PP;
	GPIO_Init(USB_DISCONNECT_PORT, &GPIO_InitStructure);
 8000916:	f8df 907c 	ldr.w	r9, [pc, #124]	; 8000994 <GPIO_Configuration+0x104>
#endif
/* Configure LED (PB.4) as output push-pull */
	GPIO_InitStructure.GPIO_Pin = PIN_LED;
	GPIO_InitStructure.GPIO_Speed = GPIO_Speed_10MHz;
	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_Out_PP;
	GPIO_Init(PORT_LED, &GPIO_InitStructure);
 800091a:	eb0d 0108 	add.w	r1, sp, r8
 800091e:	4620      	mov	r0, r4

/* Configure LED (PB.5) as output push-pull */
	GPIO_InitStructure.GPIO_Pin = ST_PIN_LED;
 8000920:	2720      	movs	r7, #32
	GPIO_InitStructure.GPIO_Pin =  PIN_USB_POWER;
	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_AIN;
	GPIO_Init(PORT_USB_POWER, &GPIO_InitStructure);
#endif
/* Configure LED (PB.4) as output push-pull */
	GPIO_InitStructure.GPIO_Pin = PIN_LED;
 8000922:	f8ad 5004 	strh.w	r5, [sp, #4]
	GPIO_InitStructure.GPIO_Speed = GPIO_Speed_10MHz;
 8000926:	f88d 6006 	strb.w	r6, [sp, #6]
	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_Out_PP;
 800092a:	f88d 5007 	strb.w	r5, [sp, #7]
	GPIO_Init(PORT_LED, &GPIO_InitStructure);
 800092e:	f000 fced 	bl	800130c <GPIO_Init>

/* Configure LED (PB.5) as output push-pull */
	GPIO_InitStructure.GPIO_Pin = ST_PIN_LED;
	GPIO_InitStructure.GPIO_Speed = GPIO_Speed_10MHz;
	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_Out_PP;
	GPIO_Init(ST_PORT_LED, &GPIO_InitStructure);
 8000932:	eb0d 0108 	add.w	r1, sp, r8
 8000936:	4620      	mov	r0, r4

/* Configure USB Disconnect pin (PA.8) as output push-pull */
	GPIO_InitStructure.GPIO_Pin = USB_DISCONNECT_PIN;/*test for USB disconnect*/
 8000938:	f44f 5800 	mov.w	r8, #8192	; 0x2000
	GPIO_InitStructure.GPIO_Speed = GPIO_Speed_10MHz;
	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_Out_PP;
	GPIO_Init(PORT_LED, &GPIO_InitStructure);

/* Configure LED (PB.5) as output push-pull */
	GPIO_InitStructure.GPIO_Pin = ST_PIN_LED;
 800093c:	f8ad 7004 	strh.w	r7, [sp, #4]
	GPIO_InitStructure.GPIO_Speed = GPIO_Speed_10MHz;
 8000940:	f88d 6006 	strb.w	r6, [sp, #6]
	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_Out_PP;
 8000944:	f88d 5007 	strb.w	r5, [sp, #7]
	GPIO_Init(ST_PORT_LED, &GPIO_InitStructure);
 8000948:	f000 fce0 	bl	800130c <GPIO_Init>

/* Configure USB Disconnect pin (PA.8) as output push-pull */
	GPIO_InitStructure.GPIO_Pin = USB_DISCONNECT_PIN;/*test for USB disconnect*/
	GPIO_InitStructure.GPIO_Speed = GPIO_Speed_2MHz;// GPIO_Speed_50MHz;//GPIO_Speed_10MHz; PC13~15 is limited their' speed to 2Mhz
 800094c:	2302      	movs	r3, #2
	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_Out_PP;
	GPIO_Init(USB_DISCONNECT_PORT, &GPIO_InitStructure);
 800094e:	4648      	mov	r0, r9
 8000950:	a901      	add	r1, sp, #4
	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_Out_PP;
	GPIO_Init(ST_PORT_LED, &GPIO_InitStructure);

/* Configure USB Disconnect pin (PA.8) as output push-pull */
	GPIO_InitStructure.GPIO_Pin = USB_DISCONNECT_PIN;/*test for USB disconnect*/
	GPIO_InitStructure.GPIO_Speed = GPIO_Speed_2MHz;// GPIO_Speed_50MHz;//GPIO_Speed_10MHz; PC13~15 is limited their' speed to 2Mhz
 8000952:	f88d 3006 	strb.w	r3, [sp, #6]
	GPIO_InitStructure.GPIO_Speed = GPIO_Speed_10MHz;
	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_Out_PP;
	GPIO_Init(ST_PORT_LED, &GPIO_InitStructure);

/* Configure USB Disconnect pin (PA.8) as output push-pull */
	GPIO_InitStructure.GPIO_Pin = USB_DISCONNECT_PIN;/*test for USB disconnect*/
 8000956:	f8ad 8004 	strh.w	r8, [sp, #4]
	GPIO_InitStructure.GPIO_Speed = GPIO_Speed_2MHz;// GPIO_Speed_50MHz;//GPIO_Speed_10MHz; PC13~15 is limited their' speed to 2Mhz
	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_Out_PP;
 800095a:	f88d 5007 	strb.w	r5, [sp, #7]
	GPIO_Init(USB_DISCONNECT_PORT, &GPIO_InitStructure);
 800095e:	f000 fcd5 	bl	800130c <GPIO_Init>

	GPIO_SetBits(USB_DISCONNECT_PORT, USB_DISCONNECT_PIN);//USB Pull-up must be disabled(go to High) during system power on
 8000962:	4648      	mov	r0, r9
 8000964:	4641      	mov	r1, r8
 8000966:	f000 fd25 	bl	80013b4 <GPIO_SetBits>
	GPIO_Init(GPIOB, &GPIO_InitStructure);

	GPIO_ResetBits(GPIOB, GPIO_Pin_5);	// TX Disable // RX Enable
	*/

	GPIO_SetBits(PORT_LED, PIN_LED);		// LED Off
 800096a:	4620      	mov	r0, r4
 800096c:	4629      	mov	r1, r5
 800096e:	f000 fd21 	bl	80013b4 <GPIO_SetBits>
	GPIO_ResetBits(ST_PORT_LED, ST_PIN_LED);	// ST LED Off
 8000972:	4620      	mov	r0, r4
 8000974:	4639      	mov	r1, r7
 8000976:	f000 fd1f 	bl	80013b8 <GPIO_ResetBits>

	/* Configure USART1 Remap enable */
	//GPIO_PinRemapConfig( GPIO_Remap_USART1, ENABLE);	// chcbaram
	/* If use both DXL Enable_TX/RX pin and JTAG Debug/Downloading, need GPIO_Remap_SWJ_NoJTRST option */
	GPIO_PinRemapConfig( GPIO_Remap_SWJ_NoJTRST,ENABLE);//GPIO_Remap_SWJ_Disable, ENABLE);
 800097a:	4805      	ldr	r0, [pc, #20]	; (8000990 <GPIO_Configuration+0x100>)
 800097c:	4631      	mov	r1, r6
 800097e:	f000 fd1d 	bl	80013bc <GPIO_PinRemapConfig>


}
 8000982:	b003      	add	sp, #12
 8000984:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8000988:	40010c00 	andmi	r0, r1, r0, lsl #24
 800098c:	40010800 	andmi	r0, r1, r0, lsl #16
 8000990:	00300100 	eorseq	r0, r0, r0, lsl #2
 8000994:	40011000 	andmi	r1, r1, r0

08000998 <NVIC_Configuration>:
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void NVIC_Configuration(void)
{
 8000998:	b537      	push	{r0, r1, r2, r4, r5, lr}
/*
 * Set the Vector Table base location at 0x08000000 in Boot-loader case
 * Set the Vector Table base location at 0x08003000 in Application case
 */
//	NVIC_SetVectorTable(NVIC_VectTab_FLASH, 0x3000);   
	NVIC_SetVectorTable(NVIC_VectTab_FLASH, 0x0);   
 800099a:	2100      	movs	r1, #0
 800099c:	f04f 6000 	mov.w	r0, #134217728	; 0x8000000
 80009a0:	f000 fd82 	bl	80014a8 <NVIC_SetVectorTable>
#endif


/* Configure the NVIC Preemption Priority Bits */  
	NVIC_PriorityGroupConfig(NVIC_PriorityGroup_2);
 80009a4:	f44f 60a0 	mov.w	r0, #1280	; 0x500

	/* Enable the USB RX0 Interrupt */
	 NVIC_InitStructure.NVIC_IRQChannel = USB_LP_CAN_RX0_IRQChannel;//USB_LP_CAN1_RX0_IRQn;
	 NVIC_InitStructure.NVIC_IRQChannelPreemptionPriority = 0;
	 NVIC_InitStructure.NVIC_IRQChannelSubPriority = 0;
	 NVIC_InitStructure.NVIC_IRQChannelCmd = ENABLE;
 80009a8:	2401      	movs	r4, #1
	NVIC_SetVectorTable(NVIC_VectTab_FLASH, 0x0);   
#endif


/* Configure the NVIC Preemption Priority Bits */  
	NVIC_PriorityGroupConfig(NVIC_PriorityGroup_2);
 80009aa:	f000 fd31 	bl	8001410 <NVIC_PriorityGroupConfig>


	/* Enable the USB RX0 Interrupt */
	 NVIC_InitStructure.NVIC_IRQChannel = USB_LP_CAN_RX0_IRQChannel;//USB_LP_CAN1_RX0_IRQn;
	 NVIC_InitStructure.NVIC_IRQChannelPreemptionPriority = 0;
 80009ae:	2500      	movs	r5, #0
/* Configure the NVIC Preemption Priority Bits */  
	NVIC_PriorityGroupConfig(NVIC_PriorityGroup_2);


	/* Enable the USB RX0 Interrupt */
	 NVIC_InitStructure.NVIC_IRQChannel = USB_LP_CAN_RX0_IRQChannel;//USB_LP_CAN1_RX0_IRQn;
 80009b0:	2314      	movs	r3, #20
	 NVIC_InitStructure.NVIC_IRQChannelPreemptionPriority = 0;
	 NVIC_InitStructure.NVIC_IRQChannelSubPriority = 0;
	 NVIC_InitStructure.NVIC_IRQChannelCmd = ENABLE;
	 NVIC_Init(&NVIC_InitStructure);
 80009b2:	a801      	add	r0, sp, #4
/* Configure the NVIC Preemption Priority Bits */  
	NVIC_PriorityGroupConfig(NVIC_PriorityGroup_2);


	/* Enable the USB RX0 Interrupt */
	 NVIC_InitStructure.NVIC_IRQChannel = USB_LP_CAN_RX0_IRQChannel;//USB_LP_CAN1_RX0_IRQn;
 80009b4:	f88d 3004 	strb.w	r3, [sp, #4]
	 NVIC_InitStructure.NVIC_IRQChannelPreemptionPriority = 0;
 80009b8:	f88d 5005 	strb.w	r5, [sp, #5]
	 NVIC_InitStructure.NVIC_IRQChannelSubPriority = 0;
 80009bc:	f88d 5006 	strb.w	r5, [sp, #6]
	 NVIC_InitStructure.NVIC_IRQChannelCmd = ENABLE;
 80009c0:	f88d 4007 	strb.w	r4, [sp, #7]
	 NVIC_Init(&NVIC_InitStructure);
 80009c4:	f000 fd2e 	bl	8001424 <NVIC_Init>

	// Enable the USART1 Interrupt for DXL
	NVIC_InitStructure.NVIC_IRQChannel = USART1_IRQChannel;
 80009c8:	2325      	movs	r3, #37	; 0x25
	NVIC_InitStructure.NVIC_IRQChannelPreemptionPriority = 0;
	NVIC_InitStructure.NVIC_IRQChannelSubPriority = 1;
	NVIC_InitStructure.NVIC_IRQChannelCmd = ENABLE;
	NVIC_Init(&NVIC_InitStructure);
 80009ca:	a801      	add	r0, sp, #4
	 NVIC_InitStructure.NVIC_IRQChannelSubPriority = 0;
	 NVIC_InitStructure.NVIC_IRQChannelCmd = ENABLE;
	 NVIC_Init(&NVIC_InitStructure);

	// Enable the USART1 Interrupt for DXL
	NVIC_InitStructure.NVIC_IRQChannel = USART1_IRQChannel;
 80009cc:	f88d 3004 	strb.w	r3, [sp, #4]
	NVIC_InitStructure.NVIC_IRQChannelPreemptionPriority = 0;
 80009d0:	f88d 5005 	strb.w	r5, [sp, #5]
	NVIC_InitStructure.NVIC_IRQChannelSubPriority = 1;
 80009d4:	f88d 4006 	strb.w	r4, [sp, #6]
	NVIC_InitStructure.NVIC_IRQChannelCmd = ENABLE;
 80009d8:	f88d 4007 	strb.w	r4, [sp, #7]
	NVIC_Init(&NVIC_InitStructure);
 80009dc:	f000 fd22 	bl	8001424 <NVIC_Init>

	 /* Enable the USART2 Interrupt */
	NVIC_InitStructure.NVIC_IRQChannel = USART2_IRQChannel;// USART interrupt when connect to Zigbee USART
 80009e0:	2326      	movs	r3, #38	; 0x26
	NVIC_InitStructure.NVIC_IRQChannelPreemptionPriority = 1;
	NVIC_InitStructure.NVIC_IRQChannelSubPriority = 0;
	NVIC_InitStructure.NVIC_IRQChannelCmd = ENABLE;
	NVIC_Init(&NVIC_InitStructure);
 80009e2:	a801      	add	r0, sp, #4
	NVIC_InitStructure.NVIC_IRQChannelSubPriority = 1;
	NVIC_InitStructure.NVIC_IRQChannelCmd = ENABLE;
	NVIC_Init(&NVIC_InitStructure);

	 /* Enable the USART2 Interrupt */
	NVIC_InitStructure.NVIC_IRQChannel = USART2_IRQChannel;// USART interrupt when connect to Zigbee USART
 80009e4:	f88d 3004 	strb.w	r3, [sp, #4]
	NVIC_InitStructure.NVIC_IRQChannelPreemptionPriority = 1;
 80009e8:	f88d 4005 	strb.w	r4, [sp, #5]
	NVIC_InitStructure.NVIC_IRQChannelSubPriority = 0;
 80009ec:	f88d 5006 	strb.w	r5, [sp, #6]
	NVIC_InitStructure.NVIC_IRQChannelCmd = ENABLE;
 80009f0:	f88d 4007 	strb.w	r4, [sp, #7]
	NVIC_Init(&NVIC_InitStructure);
 80009f4:	f000 fd16 	bl	8001424 <NVIC_Init>

	NVIC_InitStructure.NVIC_IRQChannel = TIM2_IRQChannel;
 80009f8:	231c      	movs	r3, #28
	NVIC_InitStructure.NVIC_IRQChannelPreemptionPriority = 1;
	NVIC_InitStructure.NVIC_IRQChannelSubPriority = 1;
	NVIC_InitStructure.NVIC_IRQChannelCmd = ENABLE;
	NVIC_Init(&NVIC_InitStructure);
 80009fa:	a801      	add	r0, sp, #4
	NVIC_InitStructure.NVIC_IRQChannelPreemptionPriority = 1;
	NVIC_InitStructure.NVIC_IRQChannelSubPriority = 0;
	NVIC_InitStructure.NVIC_IRQChannelCmd = ENABLE;
	NVIC_Init(&NVIC_InitStructure);

	NVIC_InitStructure.NVIC_IRQChannel = TIM2_IRQChannel;
 80009fc:	f88d 3004 	strb.w	r3, [sp, #4]
	NVIC_InitStructure.NVIC_IRQChannelPreemptionPriority = 1;
 8000a00:	f88d 4005 	strb.w	r4, [sp, #5]
	NVIC_InitStructure.NVIC_IRQChannelSubPriority = 1;
 8000a04:	f88d 4006 	strb.w	r4, [sp, #6]
	NVIC_InitStructure.NVIC_IRQChannelCmd = ENABLE;
 8000a08:	f88d 4007 	strb.w	r4, [sp, #7]
	NVIC_Init(&NVIC_InitStructure);
 8000a0c:	f000 fd0a 	bl	8001424 <NVIC_Init>

}
 8000a10:	b003      	add	sp, #12
 8000a12:	bd30      	pop	{r4, r5, pc}

08000a14 <main>:
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
int main(void)
{
 8000a14:	b573      	push	{r0, r1, r4, r5, r6, lr}
	GPIO_InitTypeDef GPIO_InitStructure;


	/* System Clocks Configuration */
	RCC_Configuration();
 8000a16:	f7ff fef5 	bl	8000804 <RCC_Configuration>

	//-- GPIO  
	//
	REG_GPIOA_CRL = 0x33333333;	// PA0 - 7
	REG_GPIOA_CRH = 0x333334B3;	// PA8 - 15    //PA9,10,11,12  UART, USB 
	REG_GPIOB_CRL = 0x33333333;	// PB0 - 7
 8000a1a:	4d42      	ldr	r5, [pc, #264]	; (8000b24 <main+0x110>)
	RCC_Configuration();



	/* Configure the GPIO ports */
	GPIO_Configuration();
 8000a1c:	f7ff ff38 	bl	8000890 <GPIO_Configuration>

	//-- GPIO  
	//
	REG_GPIOA_CRL = 0x33333333;	// PA0 - 7
 8000a20:	4a41      	ldr	r2, [pc, #260]	; (8000b28 <main+0x114>)
	REG_GPIOA_CRH = 0x333334B3;	// PA8 - 15    //PA9,10,11,12  UART, USB 
 8000a22:	4942      	ldr	r1, [pc, #264]	; (8000b2c <main+0x118>)
	/* Configure the GPIO ports */
	GPIO_Configuration();

	//-- GPIO  
	//
	REG_GPIOA_CRL = 0x33333333;	// PA0 - 7
 8000a24:	f04f 3333 	mov.w	r3, #858993459	; 0x33333333
 8000a28:	6013      	str	r3, [r2, #0]
	REG_GPIOA_CRH = 0x333334B3;	// PA8 - 15    //PA9,10,11,12  UART, USB 
 8000a2a:	6051      	str	r1, [r2, #4]
	REG_GPIOB_CRL = 0x33333333;	// PB0 - 7
 8000a2c:	602b      	str	r3, [r5, #0]
	REG_GPIOB_CRH = 0x33333333;	// PB8 - 15
 8000a2e:	f8c2 3404 	str.w	r3, [r2, #1028]	; 0x404
	REG_GPIOC_CRH = 0x33444444;	// PC14, 15
 8000a32:	4a3f      	ldr	r2, [pc, #252]	; (8000b30 <main+0x11c>)
 8000a34:	4b3f      	ldr	r3, [pc, #252]	; (8000b34 <main+0x120>)

	GPIO_InitStructure.GPIO_Pin = GPIO_Pin_0;//  
	GPIO_InitStructure.GPIO_Speed = GPIO_Speed_50MHz;
	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_IPD;
	GPIO_Init(GPIOB, &GPIO_InitStructure);
 8000a36:	a901      	add	r1, sp, #4
	//
	REG_GPIOA_CRL = 0x33333333;	// PA0 - 7
	REG_GPIOA_CRH = 0x333334B3;	// PA8 - 15    //PA9,10,11,12  UART, USB 
	REG_GPIOB_CRL = 0x33333333;	// PB0 - 7
	REG_GPIOB_CRH = 0x33333333;	// PB8 - 15
	REG_GPIOC_CRH = 0x33444444;	// PC14, 15
 8000a38:	601a      	str	r2, [r3, #0]

	GPIO_InitStructure.GPIO_Pin = GPIO_Pin_0;//  
	GPIO_InitStructure.GPIO_Speed = GPIO_Speed_50MHz;
 8000a3a:	2303      	movs	r3, #3
	REG_GPIOA_CRH = 0x333334B3;	// PA8 - 15    //PA9,10,11,12  UART, USB 
	REG_GPIOB_CRL = 0x33333333;	// PB0 - 7
	REG_GPIOB_CRH = 0x33333333;	// PB8 - 15
	REG_GPIOC_CRH = 0x33444444;	// PC14, 15

	GPIO_InitStructure.GPIO_Pin = GPIO_Pin_0;//  
 8000a3c:	2401      	movs	r4, #1
	GPIO_InitStructure.GPIO_Speed = GPIO_Speed_50MHz;
	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_IPD;
	GPIO_Init(GPIOB, &GPIO_InitStructure);
 8000a3e:	4628      	mov	r0, r5
	REG_GPIOB_CRL = 0x33333333;	// PB0 - 7
	REG_GPIOB_CRH = 0x33333333;	// PB8 - 15
	REG_GPIOC_CRH = 0x33444444;	// PC14, 15

	GPIO_InitStructure.GPIO_Pin = GPIO_Pin_0;//  
	GPIO_InitStructure.GPIO_Speed = GPIO_Speed_50MHz;
 8000a40:	f88d 3006 	strb.w	r3, [sp, #6]
	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_IPD;
 8000a44:	2328      	movs	r3, #40	; 0x28
 8000a46:	f88d 3007 	strb.w	r3, [sp, #7]
	REG_GPIOA_CRH = 0x333334B3;	// PA8 - 15    //PA9,10,11,12  UART, USB 
	REG_GPIOB_CRL = 0x33333333;	// PB0 - 7
	REG_GPIOB_CRH = 0x33333333;	// PB8 - 15
	REG_GPIOC_CRH = 0x33444444;	// PC14, 15

	GPIO_InitStructure.GPIO_Pin = GPIO_Pin_0;//  
 8000a4a:	f8ad 4004 	strh.w	r4, [sp, #4]
	GPIO_InitStructure.GPIO_Speed = GPIO_Speed_50MHz;
	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_IPD;
	GPIO_Init(GPIOB, &GPIO_InitStructure);
 8000a4e:	f000 fc5d 	bl	800130c <GPIO_Init>


	/* NVIC configuration */
	NVIC_Configuration();
 8000a52:	f7ff ffa1 	bl	8000998 <NVIC_Configuration>

	Timer_Configuration();
 8000a56:	f7ff fbbf 	bl	80001d8 <Timer_Configuration>

	/* SysTick end of count event each 1ms with input clock equal to 9MHz (HCLK/8, default) */
	SysTick_SetReload(9000);
 8000a5a:	f242 3028 	movw	r0, #9000	; 0x2328
 8000a5e:	f000 fe9d 	bl	800179c <SysTick_SetReload>

	/* Enable SysTick interrupt */
	SysTick_ITConfig(ENABLE);
 8000a62:	4620      	mov	r0, r4
 8000a64:	f000 feb4 	bl	80017d0 <SysTick_ITConfig>

	IWDG_WriteAccessCmd(IWDG_WriteAccess_Enable);
 8000a68:	f245 5055 	movw	r0, #21845	; 0x5555
 8000a6c:	f000 fc3c 	bl	80012e8 <IWDG_WriteAccessCmd>

	IWDG_SetPrescaler(IWDG_Prescaler_4);
 8000a70:	2000      	movs	r0, #0
 8000a72:	f000 fc3f 	bl	80012f4 <IWDG_SetPrescaler>

	IWDG_SetReload(10);
 8000a76:	200a      	movs	r0, #10
 8000a78:	f000 fc42 	bl	8001300 <IWDG_SetReload>
#endif



	/* USART Configuration */
	USART_Configuration(1,115200); //Initialize USART 2 device
 8000a7c:	f44f 31e1 	mov.w	r1, #115200	; 0x1c200
 8000a80:	4620      	mov	r0, r4
 8000a82:	f7ff fc65 	bl	8000350 <USART_Configuration>
	USART_BUFFER_CLEAR;
 8000a86:	4a2c      	ldr	r2, [pc, #176]	; (8000b38 <main+0x124>)
 8000a88:	2300      	movs	r3, #0
 8000a8a:	8013      	strh	r3, [r2, #0]
 8000a8c:	4a2b      	ldr	r2, [pc, #172]	; (8000b3c <main+0x128>)
	Delay(70);
 8000a8e:	2046      	movs	r0, #70	; 0x46



	/* USART Configuration */
	USART_Configuration(1,115200); //Initialize USART 2 device
	USART_BUFFER_CLEAR;
 8000a90:	8013      	strh	r3, [r2, #0]
	Delay(70);
 8000a92:	f7ff fc1d 	bl	80002d0 <Delay>

	/* USB Init */
	USB_Init();
 8000a96:	f000 ffbf 	bl	8001a18 <USB_Init>


	TxDString("Boot Start.. V151001\r\n");
 8000a9a:	4829      	ldr	r0, [pc, #164]	; (8000b40 <main+0x12c>)
 8000a9c:	f7ff fbd8 	bl	8000250 <TxDString>


	if(GPIO_ReadInputDataBit(GPIOB , GPIO_Pin_0) == SET )
 8000aa0:	4628      	mov	r0, r5
 8000aa2:	4621      	mov	r1, r4
 8000aa4:	f000 fc80 	bl	80013a8 <GPIO_ReadInputDataBit>
 8000aa8:	42a0      	cmp	r0, r4
 8000aaa:	d102      	bne.n	8000ab2 <main+0x9e>
		TxDString("Detect Pin!\r\n");
 8000aac:	4825      	ldr	r0, [pc, #148]	; (8000b44 <main+0x130>)
 8000aae:	f7ff fbcf 	bl	8000250 <TxDString>
	TxDString("CM-9 SERISE SYSTEM INIT!\r\n");
#endif

	u32 NotApp = 0;

	if( *(u32 *)(FLASH_START_ADDRESS+ 4) == 0xFFFFFFFF )
 8000ab2:	4d25      	ldr	r5, [pc, #148]	; (8000b48 <main+0x134>)
	{
		NotApp = 1;
	}	

	if(RCC_GetFlagStatus(RCC_FLAG_IWDGRST) != RESET || GPIO_ReadInputDataBit(GPIOB , GPIO_Pin_0) == SET || NotApp == 1)
 8000ab4:	207d      	movs	r0, #125	; 0x7d
	TxDString("CM-9 SERISE SYSTEM INIT!\r\n");
#endif

	u32 NotApp = 0;

	if( *(u32 *)(FLASH_START_ADDRESS+ 4) == 0xFFFFFFFF )
 8000ab6:	682e      	ldr	r6, [r5, #0]
	{
		NotApp = 1;
	}	

	if(RCC_GetFlagStatus(RCC_FLAG_IWDGRST) != RESET || GPIO_ReadInputDataBit(GPIOB , GPIO_Pin_0) == SET || NotApp == 1)
 8000ab8:	f000 fdfe 	bl	80016b8 <RCC_GetFlagStatus>
 8000abc:	4604      	mov	r4, r0
 8000abe:	b110      	cbz	r0, 8000ac6 <main+0xb2>
	{


		RCC_ClearFlag();
 8000ac0:	f000 fe26 	bl	8001710 <RCC_ClearFlag>
		while(bDeviceState != CONFIGURED);  //Wait until USB CDC is fully initialized
 8000ac4:	e025      	b.n	8000b12 <main+0xfe>
	if( *(u32 *)(FLASH_START_ADDRESS+ 4) == 0xFFFFFFFF )
	{
		NotApp = 1;
	}	

	if(RCC_GetFlagStatus(RCC_FLAG_IWDGRST) != RESET || GPIO_ReadInputDataBit(GPIOB , GPIO_Pin_0) == SET || NotApp == 1)
 8000ac6:	4817      	ldr	r0, [pc, #92]	; (8000b24 <main+0x110>)
 8000ac8:	2101      	movs	r1, #1
 8000aca:	f000 fc6d 	bl	80013a8 <GPIO_ReadInputDataBit>
 8000ace:	2801      	cmp	r0, #1
 8000ad0:	d0f6      	beq.n	8000ac0 <main+0xac>
 8000ad2:	3601      	adds	r6, #1
 8000ad4:	d0f4      	beq.n	8000ac0 <main+0xac>

	/* Else case, execute user application that downloaded previously*/
	pFunction Jump_To_Application;
	u32 JumpAddress;

	JumpAddress =  *(u32 *)(FLASH_START_ADDRESS+ 4);
 8000ad6:	682d      	ldr	r5, [r5, #0]
//#ifdef DEBUG_ENABLE_BY_USART2
	TxDString("\r\n Go: 0x");
 8000ad8:	481c      	ldr	r0, [pc, #112]	; (8000b4c <main+0x138>)
 8000ada:	f7ff fbb9 	bl	8000250 <TxDString>
	TxDHex32(JumpAddress);
 8000ade:	4628      	mov	r0, r5
 8000ae0:	f7ff fbe3 	bl	80002aa <TxDHex32>
	TxDString("\r\n");
 8000ae4:	481a      	ldr	r0, [pc, #104]	; (8000b50 <main+0x13c>)
 8000ae6:	f7ff fbb3 	bl	8000250 <TxDString>
//#endif

	Delay(100);
 8000aea:	2064      	movs	r0, #100	; 0x64
 8000aec:	f7ff fbf0 	bl	80002d0 <Delay>
	PowerOff();
 8000af0:	f000 fb10 	bl	8001114 <PowerOff>
	Delay(100);
 8000af4:	2064      	movs	r0, #100	; 0x64
 8000af6:	f7ff fbeb 	bl	80002d0 <Delay>


	//-- 
	//
	REG_RCC_APB1RSTR = 0xFFFFFFFF;
 8000afa:	4a16      	ldr	r2, [pc, #88]	; (8000b54 <main+0x140>)
	REG_RCC_APB2RSTR = 0xFFFFFFFF;
 8000afc:	4b16      	ldr	r3, [pc, #88]	; (8000b58 <main+0x144>)
	Delay(100);


	//-- 
	//
	REG_RCC_APB1RSTR = 0xFFFFFFFF;
 8000afe:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 8000b02:	6011      	str	r1, [r2, #0]
	REG_RCC_APB2RSTR = 0xFFFFFFFF;
 8000b04:	6019      	str	r1, [r3, #0]
	REG_RCC_APB1RSTR = 0x00000000;
 8000b06:	6014      	str	r4, [r2, #0]
	REG_RCC_APB2RSTR = 0x00000000;
 8000b08:	601c      	str	r4, [r3, #0]


	Jump_To_Application = (pFunction) JumpAddress;
	Jump_To_Application();
 8000b0a:	47a8      	blx	r5
	return 0;
}
 8000b0c:	4620      	mov	r0, r4
 8000b0e:	b002      	add	sp, #8
 8000b10:	bd70      	pop	{r4, r5, r6, pc}
	if(RCC_GetFlagStatus(RCC_FLAG_IWDGRST) != RESET || GPIO_ReadInputDataBit(GPIOB , GPIO_Pin_0) == SET || NotApp == 1)
	{


		RCC_ClearFlag();
		while(bDeviceState != CONFIGURED);  //Wait until USB CDC is fully initialized
 8000b12:	4b12      	ldr	r3, [pc, #72]	; (8000b5c <main+0x148>)
 8000b14:	681b      	ldr	r3, [r3, #0]
 8000b16:	2b05      	cmp	r3, #5
 8000b18:	d1fb      	bne.n	8000b12 <main+0xfe>
//#ifdef DEBUG_ENABLE_BY_USART2
		TxDString("Start serial monitor\r\n");
 8000b1a:	4811      	ldr	r0, [pc, #68]	; (8000b60 <main+0x14c>)
 8000b1c:	f7ff fb98 	bl	8000250 <TxDString>
//#endif
		SerialMonitor();
 8000b20:	f7ff fc72 	bl	8000408 <SerialMonitor>
 8000b24:	40010c00 	andmi	r0, r1, r0, lsl #24
 8000b28:	40010800 	andmi	r0, r1, r0, lsl #16
 8000b2c:	333334b3 	teqcc	r3, #-1291845632	; 0xb3000000
 8000b30:	33444444 	movtcc	r4, #17476	; 0x4444
 8000b34:	40011004 	andmi	r1, r1, r4
 8000b38:	20000190 	mulcs	r0, r0, r1
 8000b3c:	2000013c 	andcs	r0, r0, ip, lsr r1
 8000b40:	08002818 	stmdaeq	r0, {r3, r4, fp, sp}
 8000b44:	0800282f 	stmdaeq	r0, {r0, r1, r2, r3, r5, fp, sp}
 8000b48:	08003004 	stmdaeq	r0, {r2, ip, sp}
 8000b4c:	08002854 	stmdaeq	r0, {r2, r4, r6, fp, sp}
 8000b50:	08002811 	stmdaeq	r0, {r0, r4, fp, sp}
 8000b54:	40021010 	andmi	r1, r2, r0, lsl r0
 8000b58:	4002100c 	andmi	r1, r2, ip
 8000b5c:	20000124 	andcs	r0, r0, r4, lsr #2
 8000b60:	0800283d 	stmdaeq	r0, {r0, r2, r3, r4, r5, fp, sp}

08000b64 <NMIException>:
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void NMIException(void)
{
 8000b64:	4770      	bx	lr

08000b66 <HardFaultException>:
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void HardFaultException(void)
{
 8000b66:	4770      	bx	lr

08000b68 <MemManageException>:
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void MemManageException(void)
{
 8000b68:	4770      	bx	lr

08000b6a <BusFaultException>:
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void BusFaultException(void)
{
 8000b6a:	4770      	bx	lr

08000b6c <UsageFaultException>:
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void UsageFaultException(void)
{
 8000b6c:	4770      	bx	lr

08000b6e <DebugMonitor>:
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void DebugMonitor(void)
{
 8000b6e:	4770      	bx	lr

08000b70 <SVCHandler>:
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void SVCHandler(void)
{
 8000b70:	4770      	bx	lr

08000b72 <PendSVC>:
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void PendSVC(void)
{
 8000b72:	4770      	bx	lr

08000b74 <SysTickHandler>:
{

	//IWDG_ReloadCounter(); //if you want to prevent resetting system, enable this function and adjust the timing
	//TxDString("IWDG counter reset!");

	if (TimingDelay != 0x00)
 8000b74:	4b03      	ldr	r3, [pc, #12]	; (8000b84 <SysTickHandler+0x10>)
 8000b76:	681a      	ldr	r2, [r3, #0]
 8000b78:	b112      	cbz	r2, 8000b80 <SysTickHandler+0xc>
	{ 
		TimingDelay--;
 8000b7a:	681a      	ldr	r2, [r3, #0]
 8000b7c:	3a01      	subs	r2, #1
 8000b7e:	601a      	str	r2, [r3, #0]
 8000b80:	4770      	bx	lr
 8000b82:	bf00      	nop
 8000b84:	20000138 	andcs	r0, r0, r8, lsr r1

08000b88 <WWDG_IRQHandler>:
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void WWDG_IRQHandler(void)
{
 8000b88:	4770      	bx	lr

08000b8a <PVD_IRQHandler>:
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void PVD_IRQHandler(void)
{
 8000b8a:	4770      	bx	lr

08000b8c <TAMPER_IRQHandler>:
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void TAMPER_IRQHandler(void)
{
 8000b8c:	4770      	bx	lr

08000b8e <RTC_IRQHandler>:
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void RTC_IRQHandler(void)
{
 8000b8e:	4770      	bx	lr

08000b90 <FLASH_IRQHandler>:
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void FLASH_IRQHandler(void)
{
 8000b90:	4770      	bx	lr

08000b92 <RCC_IRQHandler>:
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void RCC_IRQHandler(void)
{
 8000b92:	4770      	bx	lr

08000b94 <EXTI0_IRQHandler>:
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void EXTI0_IRQHandler(void)
{
 8000b94:	4770      	bx	lr

08000b96 <EXTI1_IRQHandler>:
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void EXTI1_IRQHandler(void)
{
 8000b96:	4770      	bx	lr

08000b98 <EXTI2_IRQHandler>:
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void EXTI2_IRQHandler(void)
{
 8000b98:	4770      	bx	lr

08000b9a <EXTI3_IRQHandler>:
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void EXTI3_IRQHandler(void)
{
 8000b9a:	4770      	bx	lr

08000b9c <EXTI4_IRQHandler>:
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void EXTI4_IRQHandler(void)
{
 8000b9c:	4770      	bx	lr

08000b9e <ADC1_2_IRQHandler>:
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void ADC1_2_IRQHandler(void)
{
 8000b9e:	4770      	bx	lr

08000ba0 <USB_HP_CAN_TX_IRQHandler>:
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void USB_HP_CAN_TX_IRQHandler(void)
{
 8000ba0:	4770      	bx	lr

08000ba2 <USB_LP_CAN_RX0_IRQHandler>:
* Output         : None
* Return         : None
*******************************************************************************/
void USB_LP_CAN_RX0_IRQHandler(void)
{
	__USBCDC_ISR();
 8000ba2:	f000 b91d 	b.w	8000de0 <__USBCDC_ISR>

08000ba6 <CAN_RX1_IRQHandler>:
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void CAN_RX1_IRQHandler(void)
{
 8000ba6:	4770      	bx	lr

08000ba8 <CAN_SCE_IRQHandler>:
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void CAN_SCE_IRQHandler(void)
{
 8000ba8:	4770      	bx	lr

08000baa <EXTI9_5_IRQHandler>:
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void EXTI9_5_IRQHandler(void)
{
 8000baa:	4770      	bx	lr

08000bac <TIM1_BRK_IRQHandler>:
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void TIM1_BRK_IRQHandler(void)
{
 8000bac:	4770      	bx	lr

08000bae <TIM1_UP_IRQHandler>:
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void TIM1_UP_IRQHandler(void)
{
 8000bae:	4770      	bx	lr

08000bb0 <TIM1_TRG_COM_IRQHandler>:
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void TIM1_TRG_COM_IRQHandler(void)
{
 8000bb0:	4770      	bx	lr

08000bb2 <TIM1_CC_IRQHandler>:
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void TIM1_CC_IRQHandler(void)
{
 8000bb2:	4770      	bx	lr

08000bb4 <TIM2_IRQHandler>:
extern u8 CheckTimeOut(void);
extern void Interrupt1ms(void);
extern vu32      gu32TimingCounter1ms, gw1msCounter;

void TIM2_IRQHandler(void)
{
 8000bb4:	b508      	push	{r3, lr}

	/* Clear TIM2 update interrupt */
		TIM_ClearITPendingBit(TIM2, TIM_IT_Update);
 8000bb6:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
 8000bba:	2101      	movs	r1, #1
 8000bbc:	f000 fdea 	bl	8001794 <TIM_ClearITPendingBit>

		/* Toggle Red */
		//LED(YELLOW);
		Interrupt1ms();

}
 8000bc0:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
	/* Clear TIM2 update interrupt */
		TIM_ClearITPendingBit(TIM2, TIM_IT_Update);

		/* Toggle Red */
		//LED(YELLOW);
		Interrupt1ms();
 8000bc4:	f7ff bafe 	b.w	80001c4 <Interrupt1ms>

08000bc8 <TIM3_IRQHandler>:
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void TIM3_IRQHandler(void)
{
 8000bc8:	4770      	bx	lr

08000bca <TIM4_IRQHandler>:
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void TIM4_IRQHandler(void)
{
 8000bca:	4770      	bx	lr

08000bcc <I2C1_EV_IRQHandler>:
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void I2C1_EV_IRQHandler(void)
{
 8000bcc:	4770      	bx	lr

08000bce <I2C1_ER_IRQHandler>:
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void I2C1_ER_IRQHandler(void)
{
 8000bce:	4770      	bx	lr

08000bd0 <I2C2_EV_IRQHandler>:
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void I2C2_EV_IRQHandler(void)
{
 8000bd0:	4770      	bx	lr

08000bd2 <I2C2_ER_IRQHandler>:
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void I2C2_ER_IRQHandler(void)
{
 8000bd2:	4770      	bx	lr

08000bd4 <SPI1_IRQHandler>:
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void SPI1_IRQHandler(void)
{
 8000bd4:	4770      	bx	lr

08000bd6 <SPI2_IRQHandler>:
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void SPI2_IRQHandler(void)
{
 8000bd6:	4770      	bx	lr

08000bd8 <USART1_IRQHandler>:

extern volatile u8  gbDXLWritePointer;
extern volatile u8  gbpDXLDataBuffer[256];

void USART1_IRQHandler(void)
{
 8000bd8:	b510      	push	{r4, lr}
	if(USART_GetITStatus(USART1, USART_IT_RXNE) != RESET){
 8000bda:	4809      	ldr	r0, [pc, #36]	; (8000c00 <USART1_IRQHandler+0x28>)
 8000bdc:	f240 5125 	movw	r1, #1317	; 0x525
 8000be0:	f000 fed2 	bl	8001988 <USART_GetITStatus>
 8000be4:	b158      	cbz	r0, 8000bfe <USART1_IRQHandler+0x26>
		gbpDXLDataBuffer[gbDXLWritePointer++] = USART_ReceiveData(USART1);
 8000be6:	4a07      	ldr	r2, [pc, #28]	; (8000c04 <USART1_IRQHandler+0x2c>)
 8000be8:	4805      	ldr	r0, [pc, #20]	; (8000c00 <USART1_IRQHandler+0x28>)
 8000bea:	7814      	ldrb	r4, [r2, #0]
 8000bec:	b2e4      	uxtb	r4, r4
 8000bee:	1c63      	adds	r3, r4, #1
 8000bf0:	b2db      	uxtb	r3, r3
 8000bf2:	7013      	strb	r3, [r2, #0]
 8000bf4:	f000 feba 	bl	800196c <USART_ReceiveData>
 8000bf8:	4b03      	ldr	r3, [pc, #12]	; (8000c08 <USART1_IRQHandler+0x30>)
 8000bfa:	b2c0      	uxtb	r0, r0
 8000bfc:	5518      	strb	r0, [r3, r4]
 8000bfe:	bd10      	pop	{r4, pc}
 8000c00:	40013800 	andmi	r3, r1, r0, lsl #16
 8000c04:	200006a4 	andcs	r0, r0, r4, lsr #13
 8000c08:	200005a4 	andcs	r0, r0, r4, lsr #11

08000c0c <USART2_IRQHandler>:


	//modified @new CM-900 for downloading 2012-07-24
	static u32 sr;
	/* Read one byte from the receive data register */
	gwpUSARTBuffer[(gwUSARTWritePtr++)&USART_BUFFER_SIZE] = USART_ReceiveData(USART2);
 8000c0c:	490a      	ldr	r1, [pc, #40]	; (8000c38 <USART2_IRQHandler+0x2c>)
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void USART2_IRQHandler(void)
{
 8000c0e:	b538      	push	{r3, r4, r5, lr}


	//modified @new CM-900 for downloading 2012-07-24
	static u32 sr;
	/* Read one byte from the receive data register */
	gwpUSARTBuffer[(gwUSARTWritePtr++)&USART_BUFFER_SIZE] = USART_ReceiveData(USART2);
 8000c10:	880b      	ldrh	r3, [r1, #0]
 8000c12:	4d0a      	ldr	r5, [pc, #40]	; (8000c3c <USART2_IRQHandler+0x30>)
 8000c14:	b29b      	uxth	r3, r3
 8000c16:	1c5a      	adds	r2, r3, #1
 8000c18:	b292      	uxth	r2, r2
 8000c1a:	4628      	mov	r0, r5
 8000c1c:	f3c3 0409 	ubfx	r4, r3, #0, #10
 8000c20:	800a      	strh	r2, [r1, #0]
 8000c22:	f000 fea3 	bl	800196c <USART_ReceiveData>
 8000c26:	4b06      	ldr	r3, [pc, #24]	; (8000c40 <USART2_IRQHandler+0x34>)
 8000c28:	b2c0      	uxtb	r0, r0
 8000c2a:	5518      	strb	r0, [r3, r4]
	sr = USART2->SR;
 8000c2c:	882b      	ldrh	r3, [r5, #0]
 8000c2e:	4a05      	ldr	r2, [pc, #20]	; (8000c44 <USART2_IRQHandler+0x38>)
 8000c30:	b29b      	uxth	r3, r3
 8000c32:	6013      	str	r3, [r2, #0]
 8000c34:	bd38      	pop	{r3, r4, r5, pc}
 8000c36:	bf00      	nop
 8000c38:	2000013c 	andcs	r0, r0, ip, lsr r1
 8000c3c:	40004400 	andmi	r4, r0, r0, lsl #8
 8000c40:	200001a4 	andcs	r0, r0, r4, lsr #3
 8000c44:	2000010c 	andcs	r0, r0, ip, lsl #2

08000c48 <USART3_IRQHandler>:
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void USART3_IRQHandler(void)
{
 8000c48:	4770      	bx	lr

08000c4a <EXTI15_10_IRQHandler>:
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void EXTI15_10_IRQHandler(void)
{
 8000c4a:	4770      	bx	lr

08000c4c <RTCAlarm_IRQHandler>:
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void RTCAlarm_IRQHandler(void)
{
 8000c4c:	4770      	bx	lr

08000c4e <USBWakeUp_IRQHandler>:
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void USBWakeUp_IRQHandler(void)
{
 8000c4e:	4770      	bx	lr

08000c50 <TIM8_BRK_IRQHandler>:
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void TIM8_BRK_IRQHandler(void)
{
 8000c50:	4770      	bx	lr

08000c52 <TIM8_UP_IRQHandler>:
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void TIM8_UP_IRQHandler(void)
{
 8000c52:	4770      	bx	lr

08000c54 <TIM8_TRG_COM_IRQHandler>:
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void TIM8_TRG_COM_IRQHandler(void)
{
 8000c54:	4770      	bx	lr

08000c56 <TIM8_CC_IRQHandler>:
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void TIM8_CC_IRQHandler(void)
{
 8000c56:	4770      	bx	lr

08000c58 <ADC3_IRQHandler>:
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void ADC3_IRQHandler(void)
{
 8000c58:	4770      	bx	lr

08000c5a <FSMC_IRQHandler>:
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void FSMC_IRQHandler(void)
{
 8000c5a:	4770      	bx	lr

08000c5c <SDIO_IRQHandler>:
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void SDIO_IRQHandler(void)
{
 8000c5c:	4770      	bx	lr

08000c5e <TIM5_IRQHandler>:
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void TIM5_IRQHandler(void)
{
 8000c5e:	4770      	bx	lr

08000c60 <SPI3_IRQHandler>:
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void SPI3_IRQHandler(void)
{
 8000c60:	4770      	bx	lr

08000c62 <UART4_IRQHandler>:
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void UART4_IRQHandler(void)
{
 8000c62:	4770      	bx	lr

08000c64 <UART5_IRQHandler>:
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void UART5_IRQHandler(void)
{
 8000c64:	4770      	bx	lr

08000c66 <TIM6_IRQHandler>:
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void TIM6_IRQHandler(void)
{
 8000c66:	4770      	bx	lr

08000c68 <TIM7_IRQHandler>:
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void TIM7_IRQHandler(void)
{
 8000c68:	4770      	bx	lr

08000c6a <DMA2_Channel1_IRQHandler>:
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void DMA2_Channel1_IRQHandler(void)
{
 8000c6a:	4770      	bx	lr

08000c6c <DMA2_Channel2_IRQHandler>:
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void DMA2_Channel2_IRQHandler(void)
{
 8000c6c:	4770      	bx	lr

08000c6e <DMA2_Channel3_IRQHandler>:
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void DMA2_Channel3_IRQHandler(void)
{
 8000c6e:	4770      	bx	lr

08000c70 <DMA2_Channel4_5_IRQHandler>:
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void DMA2_Channel4_5_IRQHandler(void)
{
 8000c70:	4770      	bx	lr
	...

08000c74 <EP1_IN_Callback>:
* Return         : None.
*******************************************************************************/
void EP1_IN_Callback (void)
{

	FinishToSend = 0;
 8000c74:	4b01      	ldr	r3, [pc, #4]	; (8000c7c <EP1_IN_Callback+0x8>)
 8000c76:	2200      	movs	r2, #0
 8000c78:	701a      	strb	r2, [r3, #0]
 8000c7a:	4770      	bx	lr
 8000c7c:	20000110 	andcs	r0, r0, r0, lsl r1

08000c80 <WriteFlash64>:
	SetEPRxValid(ENDP3);
#endif /* STM32F10X_CL */
}


bool WriteFlash64(u8* RxBuffer, u16 RxCount ){
 8000c80:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}

	u16 lFlashCount;
	u8 lTheRestCount=0;
	volatile FLASH_Status FLASHStatus;

	if(gbIsFlashLock == TRUE) // If flash is lock, stop to write flash.
 8000c84:	4b37      	ldr	r3, [pc, #220]	; (8000d64 <WriteFlash64+0xe4>)
	SetEPRxValid(ENDP3);
#endif /* STM32F10X_CL */
}


bool WriteFlash64(u8* RxBuffer, u16 RxCount ){
 8000c86:	b085      	sub	sp, #20

	u16 lFlashCount;
	u8 lTheRestCount=0;
	volatile FLASH_Status FLASHStatus;

	if(gbIsFlashLock == TRUE) // If flash is lock, stop to write flash.
 8000c88:	781b      	ldrb	r3, [r3, #0]
	SetEPRxValid(ENDP3);
#endif /* STM32F10X_CL */
}


bool WriteFlash64(u8* RxBuffer, u16 RxCount ){
 8000c8a:	4606      	mov	r6, r0

	u16 lFlashCount;
	u8 lTheRestCount=0;
	volatile FLASH_Status FLASHStatus;

	if(gbIsFlashLock == TRUE) // If flash is lock, stop to write flash.
 8000c8c:	2b01      	cmp	r3, #1
	SetEPRxValid(ENDP3);
#endif /* STM32F10X_CL */
}


bool WriteFlash64(u8* RxBuffer, u16 RxCount ){
 8000c8e:	460f      	mov	r7, r1

	u16 lFlashCount;
	u8 lTheRestCount=0;
	volatile FLASH_Status FLASHStatus;

	if(gbIsFlashLock == TRUE) // If flash is lock, stop to write flash.
 8000c90:	d064      	beq.n	8000d5c <WriteFlash64+0xdc>
		return FALSE;

	lTheRestCount = 4 - (RxCount % 4);
 8000c92:	f001 0403 	and.w	r4, r1, #3
 8000c96:	f1c4 0404 	rsb	r4, r4, #4
 8000c9a:	b2e4      	uxtb	r4, r4

	for(lFlashCount =0;lFlashCount < RxCount; lFlashCount += 4)
 8000c9c:	2500      	movs	r5, #0
 8000c9e:	42bd      	cmp	r5, r7
 8000ca0:	d24c      	bcs.n	8000d3c <WriteFlash64+0xbc>
		TxDByte(RxBuffer[lFlashCount]);
		TxDByte(RxBuffer[lFlashCount+1]);
		TxDByte(RxBuffer[lFlashCount+2]);
		TxDByte(RxBuffer[lFlashCount+3]);
#endif
		u32 data = (RxBuffer[lFlashCount+3]<<24)+(RxBuffer[lFlashCount+2]<<16)+(RxBuffer[lFlashCount+1]<<8)+RxBuffer[lFlashCount];
 8000ca2:	f105 0902 	add.w	r9, r5, #2
 8000ca6:	f816 3009 	ldrb.w	r3, [r6, r9]
 8000caa:	f105 0a03 	add.w	sl, r5, #3
 8000cae:	f816 200a 	ldrb.w	r2, [r6, sl]
 8000cb2:	f105 0801 	add.w	r8, r5, #1
 8000cb6:	041b      	lsls	r3, r3, #16
 8000cb8:	eb03 6302 	add.w	r3, r3, r2, lsl #24
 8000cbc:	f816 2008 	ldrb.w	r2, [r6, r8]
 8000cc0:	eb06 0b05 	add.w	fp, r6, r5
 8000cc4:	eb03 2302 	add.w	r3, r3, r2, lsl #8
 8000cc8:	5d72      	ldrb	r2, [r6, r5]
 8000cca:	4413      	add	r3, r2
		FLASHStatus = FLASH_ProgramWord(gwAddressPointer, data);
 8000ccc:	4a26      	ldr	r2, [pc, #152]	; (8000d68 <WriteFlash64+0xe8>)
 8000cce:	4619      	mov	r1, r3
 8000cd0:	6810      	ldr	r0, [r2, #0]
 8000cd2:	9201      	str	r2, [sp, #4]
 8000cd4:	9300      	str	r3, [sp, #0]
 8000cd6:	f000 fae3 	bl	80012a0 <FLASH_ProgramWord>

		if( (*(vu32*)gwAddressPointer) != data )
 8000cda:	9a01      	ldr	r2, [sp, #4]
		TxDByte(RxBuffer[lFlashCount+1]);
		TxDByte(RxBuffer[lFlashCount+2]);
		TxDByte(RxBuffer[lFlashCount+3]);
#endif
		u32 data = (RxBuffer[lFlashCount+3]<<24)+(RxBuffer[lFlashCount+2]<<16)+(RxBuffer[lFlashCount+1]<<8)+RxBuffer[lFlashCount];
		FLASHStatus = FLASH_ProgramWord(gwAddressPointer, data);
 8000cdc:	f88d 000f 	strb.w	r0, [sp, #15]

		if( (*(vu32*)gwAddressPointer) != data )
 8000ce0:	6811      	ldr	r1, [r2, #0]
 8000ce2:	9b00      	ldr	r3, [sp, #0]
 8000ce4:	6809      	ldr	r1, [r1, #0]
 8000ce6:	4299      	cmp	r1, r3
 8000ce8:	d001      	beq.n	8000cee <WriteFlash64+0x6e>
		{
			USB_TxDString("\r\n Download Failed!");
 8000cea:	4820      	ldr	r0, [pc, #128]	; (8000d6c <WriteFlash64+0xec>)
 8000cec:	e004      	b.n	8000cf8 <WriteFlash64+0x78>
			break;
		}

		if( gwAddressPointer > FLASH_END_ADDRESS )
 8000cee:	6811      	ldr	r1, [r2, #0]
 8000cf0:	4b1f      	ldr	r3, [pc, #124]	; (8000d70 <WriteFlash64+0xf0>)
 8000cf2:	4299      	cmp	r1, r3
 8000cf4:	d903      	bls.n	8000cfe <WriteFlash64+0x7e>
		{
			USB_TxDString("\r\n Download Overflow!");
 8000cf6:	481f      	ldr	r0, [pc, #124]	; (8000d74 <WriteFlash64+0xf4>)
 8000cf8:	f7ff fae1 	bl	80002be <USB_TxDString>
			break;
 8000cfc:	e01e      	b.n	8000d3c <WriteFlash64+0xbc>
		}

		if( FLASHStatus != FLASH_COMPLETE ) // flash writing error
 8000cfe:	f89d 300f 	ldrb.w	r3, [sp, #15]
 8000d02:	2b04      	cmp	r3, #4
 8000d04:	d001      	beq.n	8000d0a <WriteFlash64+0x8a>
		{
			USB_TxDString("\r\n flash writing error!");
 8000d06:	481c      	ldr	r0, [pc, #112]	; (8000d78 <WriteFlash64+0xf8>)
 8000d08:	e7f6      	b.n	8000cf8 <WriteFlash64+0x78>
			break;
		}
		gwAddressPointer = gwAddressPointer + 4;
 8000d0a:	6813      	ldr	r3, [r2, #0]

		gwCalculatedCheckSum += RxBuffer[lFlashCount+3]+RxBuffer[lFlashCount+2]+RxBuffer[lFlashCount+1]+RxBuffer[lFlashCount];
 8000d0c:	481b      	ldr	r0, [pc, #108]	; (8000d7c <WriteFlash64+0xfc>)
		if( FLASHStatus != FLASH_COMPLETE ) // flash writing error
		{
			USB_TxDString("\r\n flash writing error!");
			break;
		}
		gwAddressPointer = gwAddressPointer + 4;
 8000d0e:	3304      	adds	r3, #4
 8000d10:	6013      	str	r3, [r2, #0]

		gwCalculatedCheckSum += RxBuffer[lFlashCount+3]+RxBuffer[lFlashCount+2]+RxBuffer[lFlashCount+1]+RxBuffer[lFlashCount];
 8000d12:	f816 100a 	ldrb.w	r1, [r6, sl]
 8000d16:	f816 3009 	ldrb.w	r3, [r6, r9]
 8000d1a:	6802      	ldr	r2, [r0, #0]
 8000d1c:	440b      	add	r3, r1
 8000d1e:	f816 1008 	ldrb.w	r1, [r6, r8]
	if(gbIsFlashLock == TRUE) // If flash is lock, stop to write flash.
		return FALSE;

	lTheRestCount = 4 - (RxCount % 4);

	for(lFlashCount =0;lFlashCount < RxCount; lFlashCount += 4)
 8000d22:	3504      	adds	r5, #4
			USB_TxDString("\r\n flash writing error!");
			break;
		}
		gwAddressPointer = gwAddressPointer + 4;

		gwCalculatedCheckSum += RxBuffer[lFlashCount+3]+RxBuffer[lFlashCount+2]+RxBuffer[lFlashCount+1]+RxBuffer[lFlashCount];
 8000d24:	440b      	add	r3, r1
 8000d26:	f89b 1000 	ldrb.w	r1, [fp]
	if(gbIsFlashLock == TRUE) // If flash is lock, stop to write flash.
		return FALSE;

	lTheRestCount = 4 - (RxCount % 4);

	for(lFlashCount =0;lFlashCount < RxCount; lFlashCount += 4)
 8000d2a:	b2ad      	uxth	r5, r5
			USB_TxDString("\r\n flash writing error!");
			break;
		}
		gwAddressPointer = gwAddressPointer + 4;

		gwCalculatedCheckSum += RxBuffer[lFlashCount+3]+RxBuffer[lFlashCount+2]+RxBuffer[lFlashCount+1]+RxBuffer[lFlashCount];
 8000d2c:	440b      	add	r3, r1
 8000d2e:	4413      	add	r3, r2
		//TxDString("loop CheckSum =");	TxDHex16(gwCalculatedCheckSum);	TxDString("\r\n");
		gwRxTotalCount+=4;
 8000d30:	4a13      	ldr	r2, [pc, #76]	; (8000d80 <WriteFlash64+0x100>)
			USB_TxDString("\r\n flash writing error!");
			break;
		}
		gwAddressPointer = gwAddressPointer + 4;

		gwCalculatedCheckSum += RxBuffer[lFlashCount+3]+RxBuffer[lFlashCount+2]+RxBuffer[lFlashCount+1]+RxBuffer[lFlashCount];
 8000d32:	6003      	str	r3, [r0, #0]
		//TxDString("loop CheckSum =");	TxDHex16(gwCalculatedCheckSum);	TxDString("\r\n");
		gwRxTotalCount+=4;
 8000d34:	6813      	ldr	r3, [r2, #0]
 8000d36:	3304      	adds	r3, #4
 8000d38:	6013      	str	r3, [r2, #0]
 8000d3a:	e7b0      	b.n	8000c9e <WriteFlash64+0x1e>

	}

	if(lTheRestCount != 4 ){
 8000d3c:	2c04      	cmp	r4, #4
 8000d3e:	d00d      	beq.n	8000d5c <WriteFlash64+0xdc>
		//TxDString("lTheRestCount=");	TxDHex16(lTheRestCount);	TxDString("\r\n");
		gwRxTotalCount -= lTheRestCount;
 8000d40:	4a0f      	ldr	r2, [pc, #60]	; (8000d80 <WriteFlash64+0x100>)
 8000d42:	6813      	ldr	r3, [r2, #0]
 8000d44:	1b1b      	subs	r3, r3, r4
 8000d46:	6013      	str	r3, [r2, #0]
		while(lTheRestCount){
			//TxDString("checksum deviation=");	TxDHex16(lFlashCount-lTheRestCount);	TxDString("\r\n");
			gwCalculatedCheckSum = gwCalculatedCheckSum - RxBuffer[(lFlashCount - lTheRestCount)];
 8000d48:	4a0c      	ldr	r2, [pc, #48]	; (8000d7c <WriteFlash64+0xfc>)
 8000d4a:	1b29      	subs	r1, r5, r4
 8000d4c:	6813      	ldr	r3, [r2, #0]
 8000d4e:	5c71      	ldrb	r1, [r6, r1]
			//TxDString("gwCalculatedCheckSum =");	TxDHex16(gwCalculatedCheckSum);	TxDString("\r\n");
			lTheRestCount--;
 8000d50:	3c01      	subs	r4, #1
	if(lTheRestCount != 4 ){
		//TxDString("lTheRestCount=");	TxDHex16(lTheRestCount);	TxDString("\r\n");
		gwRxTotalCount -= lTheRestCount;
		while(lTheRestCount){
			//TxDString("checksum deviation=");	TxDHex16(lFlashCount-lTheRestCount);	TxDString("\r\n");
			gwCalculatedCheckSum = gwCalculatedCheckSum - RxBuffer[(lFlashCount - lTheRestCount)];
 8000d52:	1a5b      	subs	r3, r3, r1
	}

	if(lTheRestCount != 4 ){
		//TxDString("lTheRestCount=");	TxDHex16(lTheRestCount);	TxDString("\r\n");
		gwRxTotalCount -= lTheRestCount;
		while(lTheRestCount){
 8000d54:	f014 04ff 	ands.w	r4, r4, #255	; 0xff
			//TxDString("checksum deviation=");	TxDHex16(lFlashCount-lTheRestCount);	TxDString("\r\n");
			gwCalculatedCheckSum = gwCalculatedCheckSum - RxBuffer[(lFlashCount - lTheRestCount)];
 8000d58:	6013      	str	r3, [r2, #0]
	}

	if(lTheRestCount != 4 ){
		//TxDString("lTheRestCount=");	TxDHex16(lTheRestCount);	TxDString("\r\n");
		gwRxTotalCount -= lTheRestCount;
		while(lTheRestCount){
 8000d5a:	d1f5      	bne.n	8000d48 <WriteFlash64+0xc8>
			lTheRestCount--;
		}
	}

	return FALSE;
}
 8000d5c:	2000      	movs	r0, #0
 8000d5e:	b005      	add	sp, #20
 8000d60:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8000d64:	20000000 	andcs	r0, r0, r0
 8000d68:	200000f0 	strdcs	r0, [r0], -r0	; <UNPREDICTABLE>
 8000d6c:	0800285e 	stmdaeq	r0, {r1, r2, r3, r4, r6, fp, sp}
 8000d70:	08020000 	stmdaeq	r2, {}	; <UNPREDICTABLE>
 8000d74:	08002872 	stmdaeq	r0, {r1, r4, r5, r6, fp, sp}
 8000d78:	08002888 	stmdaeq	r0, {r3, r7, fp, sp}
 8000d7c:	200000f8 	strdcs	r0, [r0], -r8
 8000d80:	200000fc 	strdcs	r0, [r0], -ip

08000d84 <EP3_OUT_Callback>:
* Output         : None.
* Return         : None.
*******************************************************************************/
volatile u16 USB_Rx_Cnt =0;
void EP3_OUT_Callback(void)
{
 8000d84:	b538      	push	{r3, r4, r5, lr}

	/* Get the received data buffer and update the counter */
	USB_Rx_Cnt = USB_SIL_Read(EP3_OUT, USB_Rx_Buffer);
 8000d86:	2003      	movs	r0, #3
 8000d88:	4910      	ldr	r1, [pc, #64]	; (8000dcc <EP3_OUT_Callback+0x48>)
 8000d8a:	f001 fbdb 	bl	8002544 <USB_SIL_Read>

//#ifdef DEBUG_ENABLE_BY_USART2
	//TxDString("[USB]USB_Rx_Cnt = ");	TxDHex16(USB_Rx_Cnt);	TxDString("\r\n");
//#endif

	if(gbFlashDownloadStart == TRUE){
 8000d8e:	4b10      	ldr	r3, [pc, #64]	; (8000dd0 <EP3_OUT_Callback+0x4c>)
volatile u16 USB_Rx_Cnt =0;
void EP3_OUT_Callback(void)
{

	/* Get the received data buffer and update the counter */
	USB_Rx_Cnt = USB_SIL_Read(EP3_OUT, USB_Rx_Buffer);
 8000d90:	4d10      	ldr	r5, [pc, #64]	; (8000dd4 <EP3_OUT_Callback+0x50>)

//#ifdef DEBUG_ENABLE_BY_USART2
	//TxDString("[USB]USB_Rx_Cnt = ");	TxDHex16(USB_Rx_Cnt);	TxDString("\r\n");
//#endif

	if(gbFlashDownloadStart == TRUE){
 8000d92:	781b      	ldrb	r3, [r3, #0]
volatile u16 USB_Rx_Cnt =0;
void EP3_OUT_Callback(void)
{

	/* Get the received data buffer and update the counter */
	USB_Rx_Cnt = USB_SIL_Read(EP3_OUT, USB_Rx_Buffer);
 8000d94:	b280      	uxth	r0, r0

//#ifdef DEBUG_ENABLE_BY_USART2
	//TxDString("[USB]USB_Rx_Cnt = ");	TxDHex16(USB_Rx_Cnt);	TxDString("\r\n");
//#endif

	if(gbFlashDownloadStart == TRUE){
 8000d96:	2b01      	cmp	r3, #1
volatile u16 USB_Rx_Cnt =0;
void EP3_OUT_Callback(void)
{

	/* Get the received data buffer and update the counter */
	USB_Rx_Cnt = USB_SIL_Read(EP3_OUT, USB_Rx_Buffer);
 8000d98:	8068      	strh	r0, [r5, #2]
 8000d9a:	4c0c      	ldr	r4, [pc, #48]	; (8000dcc <EP3_OUT_Callback+0x48>)

//#ifdef DEBUG_ENABLE_BY_USART2
	//TxDString("[USB]USB_Rx_Cnt = ");	TxDHex16(USB_Rx_Cnt);	TxDString("\r\n");
//#endif

	if(gbFlashDownloadStart == TRUE){
 8000d9c:	d106      	bne.n	8000dac <EP3_OUT_Callback+0x28>
		ClearTimeOutBuffer();
 8000d9e:	f7ff fa01 	bl	80001a4 <ClearTimeOutBuffer>
		WriteFlash64(USB_Rx_Buffer, USB_Rx_Cnt);
 8000da2:	8869      	ldrh	r1, [r5, #2]
 8000da4:	4620      	mov	r0, r4
 8000da6:	b289      	uxth	r1, r1
 8000da8:	f7ff ff6a 	bl	8000c80 <WriteFlash64>
	}

	gwpUSARTBuffer[gwUSARTWritePtr++&USART_BUFFER_SIZE] = USB_Rx_Buffer[0];
 8000dac:	490a      	ldr	r1, [pc, #40]	; (8000dd8 <EP3_OUT_Callback+0x54>)
	//TxDString("gwUSARTWritePtr = ");	TxDHex32(gwpUSARTBuffer[gwUSARTWritePtr-1]);	TxDString("\r\n");

  
#ifndef STM32F10X_CL
	/* Enable the receive of data on EP3 */
	SetEPRxValid(ENDP3);
 8000dae:	2003      	movs	r0, #3
	if(gbFlashDownloadStart == TRUE){
		ClearTimeOutBuffer();
		WriteFlash64(USB_Rx_Buffer, USB_Rx_Cnt);
	}

	gwpUSARTBuffer[gwUSARTWritePtr++&USART_BUFFER_SIZE] = USB_Rx_Buffer[0];
 8000db0:	880b      	ldrh	r3, [r1, #0]
 8000db2:	b29b      	uxth	r3, r3
 8000db4:	1c5a      	adds	r2, r3, #1
 8000db6:	b292      	uxth	r2, r2
 8000db8:	800a      	strh	r2, [r1, #0]
 8000dba:	7821      	ldrb	r1, [r4, #0]
 8000dbc:	4a07      	ldr	r2, [pc, #28]	; (8000ddc <EP3_OUT_Callback+0x58>)
 8000dbe:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8000dc2:	54d1      	strb	r1, [r2, r3]
  
#ifndef STM32F10X_CL
	/* Enable the receive of data on EP3 */
	SetEPRxValid(ENDP3);
#endif /* STM32F10X_CL */
}
 8000dc4:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
	//TxDString("gwUSARTWritePtr = ");	TxDHex32(gwpUSARTBuffer[gwUSARTWritePtr-1]);	TxDString("\r\n");

  
#ifndef STM32F10X_CL
	/* Enable the receive of data on EP3 */
	SetEPRxValid(ENDP3);
 8000dc8:	f001 badf 	b.w	800238a <SetEPRxValid>
 8000dcc:	200006a5 	andcs	r0, r0, r5, lsr #13
 8000dd0:	20000100 	andcs	r0, r0, r0, lsl #2
 8000dd4:	20000110 	andcs	r0, r0, r0, lsl r1
 8000dd8:	2000013c 	andcs	r0, r0, ip, lsr r1
 8000ddc:	200001a4 	andcs	r0, r0, r4, lsr #3

08000de0 <__USBCDC_ISR>:

#ifndef STM32F10X_CL

//USB_Istr()
void __USBCDC_ISR(void)
{
 8000de0:	b538      	push	{r3, r4, r5, lr}

  wIstr = _GetISTR();
 8000de2:	4d16      	ldr	r5, [pc, #88]	; (8000e3c <__USBCDC_ISR+0x5c>)
 8000de4:	4c16      	ldr	r4, [pc, #88]	; (8000e40 <__USBCDC_ISR+0x60>)
 8000de6:	682b      	ldr	r3, [r5, #0]
 8000de8:	b29b      	uxth	r3, r3
 8000dea:	8023      	strh	r3, [r4, #0]


  if (wIstr & ISTR_SOF )
 8000dec:	8823      	ldrh	r3, [r4, #0]
 8000dee:	0598      	lsls	r0, r3, #22
 8000df0:	d507      	bpl.n	8000e02 <__USBCDC_ISR+0x22>
#ifdef DEBUG
	  TxDString("SOF wIstr = ");
	  TxDHex16(wIstr);
	  TxDString("\r\n");
#endif
    _SetISTR((u16)CLR_SOF);
 8000df2:	f64f 53ff 	movw	r3, #65023	; 0xfdff
    bIntPackSOF++;
 8000df6:	4a13      	ldr	r2, [pc, #76]	; (8000e44 <__USBCDC_ISR+0x64>)
#ifdef DEBUG
	  TxDString("SOF wIstr = ");
	  TxDHex16(wIstr);
	  TxDString("\r\n");
#endif
    _SetISTR((u16)CLR_SOF);
 8000df8:	602b      	str	r3, [r5, #0]
    bIntPackSOF++;
 8000dfa:	7813      	ldrb	r3, [r2, #0]
 8000dfc:	3301      	adds	r3, #1
 8000dfe:	b2db      	uxtb	r3, r3
 8000e00:	7013      	strb	r3, [r2, #0]
#ifdef SOF_CALLBACK
    SOF_Callback();
#endif
  }
/*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*/
  if (wIstr & ISTR_CTR )
 8000e02:	8823      	ldrh	r3, [r4, #0]
 8000e04:	b21b      	sxth	r3, r3
 8000e06:	2b00      	cmp	r3, #0
 8000e08:	da01      	bge.n	8000e0e <__USBCDC_ISR+0x2e>
	  TxDHex16(wIstr);
	  TxDString("\r\n");
#endif
    /* servicing of the endpoint correct transfer interrupt */
    /* clear of the CTR flag into the sub */
    CTR_LP(); //reply for device setup-request from Host
 8000e0a:	f001 fbad 	bl	8002568 <CTR_LP>
#ifdef CTR_CALLBACK
    //CTR_Callback();
#endif
  }
  /*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*/  
  if (wIstr & ISTR_RESET)
 8000e0e:	8823      	ldrh	r3, [r4, #0]
 8000e10:	0559      	lsls	r1, r3, #21
 8000e12:	d505      	bpl.n	8000e20 <__USBCDC_ISR+0x40>
	  TxDString("RESET wIstr = ");
	  TxDHex16(wIstr);
	  TxDString("\r\n");
#endif

    _SetISTR((u16)CLR_RESET);
 8000e14:	f64f 33ff 	movw	r3, #64511	; 0xfbff
 8000e18:	602b      	str	r3, [r5, #0]
    Device_Property.Reset();
 8000e1a:	4b0b      	ldr	r3, [pc, #44]	; (8000e48 <__USBCDC_ISR+0x68>)
 8000e1c:	685b      	ldr	r3, [r3, #4]
 8000e1e:	4798      	blx	r3
#ifdef RESET_CALLBACK
    RESET_Callback();
#endif
  }
/*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*/
  if (wIstr & ISTR_DOVR )//& wInterrupt_Mask)
 8000e20:	8823      	ldrh	r3, [r4, #0]
 8000e22:	045a      	lsls	r2, r3, #17
#ifdef DEBUG
	  TxDString("DOVR wIstr = ");
	  TxDHex16(wIstr);
	  TxDString("\r\n");
#endif
    _SetISTR((u16)CLR_DOVR);
 8000e24:	bf44      	itt	mi
 8000e26:	f64b 73ff 	movwmi	r3, #49151	; 0xbfff
 8000e2a:	602b      	strmi	r3, [r5, #0]
#ifdef DOVR_CALLBACK
    DOVR_Callback();
#endif
  }
  /*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*/
  if (wIstr & ISTR_ERR)// & wInterrupt_Mask)
 8000e2c:	8823      	ldrh	r3, [r4, #0]
 8000e2e:	049b      	lsls	r3, r3, #18
	TxDString("ERR wIstr = ");
	TxDHex16(wIstr);
	TxDString("\r\n");
#endif

    _SetISTR((u16)CLR_ERR);
 8000e30:	bf44      	itt	mi
 8000e32:	f64d 73ff 	movwmi	r3, #57343	; 0xdfff
 8000e36:	602b      	strmi	r3, [r5, #0]
 8000e38:	bd38      	pop	{r3, r4, r5, pc}
 8000e3a:	bf00      	nop
 8000e3c:	40005c44 	andmi	r5, r0, r4, asr #24
 8000e40:	200006e6 	andcs	r0, r0, r6, ror #13
 8000e44:	20000118 	andcs	r0, r0, r8, lsl r1
 8000e48:	2000005c 	andcs	r0, r0, ip, asr r0

08000e4c <Virtual_Com_Port_SetConfiguration>:
*******************************************************************************/
void Virtual_Com_Port_SetConfiguration(void)
{
  DEVICE_INFO *pInfo = &Device_Info;
  //TxDString("Virtual_Com_Port_SetConfiguration\r\n");
  if (pInfo->Current_Configuration != 0)
 8000e4c:	4b03      	ldr	r3, [pc, #12]	; (8000e5c <Virtual_Com_Port_SetConfiguration+0x10>)
 8000e4e:	7a9b      	ldrb	r3, [r3, #10]
 8000e50:	b113      	cbz	r3, 8000e58 <Virtual_Com_Port_SetConfiguration+0xc>
  {
    /* Device configured */
    bDeviceState = CONFIGURED;
 8000e52:	4b03      	ldr	r3, [pc, #12]	; (8000e60 <Virtual_Com_Port_SetConfiguration+0x14>)
 8000e54:	2205      	movs	r2, #5
 8000e56:	601a      	str	r2, [r3, #0]
 8000e58:	4770      	bx	lr
 8000e5a:	bf00      	nop
 8000e5c:	200006f4 	strdcs	r0, [r0], -r4
 8000e60:	20000124 	andcs	r0, r0, r4, lsr #2

08000e64 <Virtual_Com_Port_SetDeviceAddress>:
* Output         : None.
* Return         : None.
*******************************************************************************/
void Virtual_Com_Port_SetDeviceAddress (void)
{
  bDeviceState = ADDRESSED;
 8000e64:	4b01      	ldr	r3, [pc, #4]	; (8000e6c <Virtual_Com_Port_SetDeviceAddress+0x8>)
 8000e66:	2204      	movs	r2, #4
 8000e68:	601a      	str	r2, [r3, #0]
 8000e6a:	4770      	bx	lr
 8000e6c:	20000124 	andcs	r0, r0, r4, lsr #2

08000e70 <Virtual_Com_Port_Status_In>:
* Output         : None.
* Return         : None.
*******************************************************************************/
void Virtual_Com_Port_Status_In(void)
{
  if (Request == SET_LINE_CODING)
 8000e70:	4b03      	ldr	r3, [pc, #12]	; (8000e80 <Virtual_Com_Port_Status_In+0x10>)
 8000e72:	781a      	ldrb	r2, [r3, #0]
 8000e74:	2a20      	cmp	r2, #32
  {

    //USART_Config();
    //config changed
    Request = 0;
 8000e76:	bf04      	itt	eq
 8000e78:	2200      	moveq	r2, #0
 8000e7a:	701a      	strbeq	r2, [r3, #0]
 8000e7c:	4770      	bx	lr
 8000e7e:	bf00      	nop
 8000e80:	2000011c 	andcs	r0, r0, ip, lsl r1

08000e84 <Virtual_Com_Port_Status_Out>:
* Input          : None.
* Output         : None.
* Return         : None.
*******************************************************************************/
void Virtual_Com_Port_Status_Out(void)
{
 8000e84:	4770      	bx	lr
	...

08000e88 <Virtual_Com_Port_Data_Setup>:
 // TxDString("Virtual_Com_Port_Data_Setup ->RequestNo = ");  TxDHex8(RequestNo);  TxDString("\r\n");
//#endif
  u8    *(*CopyRoutine)(u16);
  CopyRoutine = NULL;

  if (RequestNo == GET_LINE_CODING)
 8000e88:	2821      	cmp	r0, #33	; 0x21
* Output         : None.
* Return         : USB_UNSUPPORT or USB_SUCCESS.
*******************************************************************************/
int comstatetemp=0;
RESULT Virtual_Com_Port_Data_Setup(u8 RequestNo)
{
 8000e8a:	b510      	push	{r4, lr}
 // TxDString("Virtual_Com_Port_Data_Setup ->RequestNo = ");  TxDHex8(RequestNo);  TxDString("\r\n");
//#endif
  u8    *(*CopyRoutine)(u16);
  CopyRoutine = NULL;

  if (RequestNo == GET_LINE_CODING)
 8000e8c:	d108      	bne.n	8000ea0 <Virtual_Com_Port_Data_Setup+0x18>
  {
    if (Type_Recipient == (CLASS_REQUEST | INTERFACE_RECIPIENT))
 8000e8e:	4b11      	ldr	r3, [pc, #68]	; (8000ed4 <Virtual_Com_Port_Data_Setup+0x4c>)
 8000e90:	681b      	ldr	r3, [r3, #0]
 8000e92:	781b      	ldrb	r3, [r3, #0]
 8000e94:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8000e98:	2b21      	cmp	r3, #33	; 0x21
 8000e9a:	d010      	beq.n	8000ebe <Virtual_Com_Port_Data_Setup+0x36>
    Request = SET_LINE_CODING;
  }

  if (CopyRoutine == NULL)
  {
    return USB_UNSUPPORT;
 8000e9c:	2002      	movs	r0, #2
 8000e9e:	bd10      	pop	{r4, pc}
    if (Type_Recipient == (CLASS_REQUEST | INTERFACE_RECIPIENT))
    {
      CopyRoutine = Virtual_Com_Port_GetLineCoding;
    }
  }
  else if (RequestNo == SET_LINE_CODING)
 8000ea0:	2820      	cmp	r0, #32
 8000ea2:	d1fb      	bne.n	8000e9c <Virtual_Com_Port_Data_Setup+0x14>
  {
    if (Type_Recipient == (CLASS_REQUEST | INTERFACE_RECIPIENT))
 8000ea4:	4b0b      	ldr	r3, [pc, #44]	; (8000ed4 <Virtual_Com_Port_Data_Setup+0x4c>)
    {
      CopyRoutine = Virtual_Com_Port_SetLineCoding;
    }
    Request = SET_LINE_CODING;
 8000ea6:	4a0c      	ldr	r2, [pc, #48]	; (8000ed8 <Virtual_Com_Port_Data_Setup+0x50>)
      CopyRoutine = Virtual_Com_Port_GetLineCoding;
    }
  }
  else if (RequestNo == SET_LINE_CODING)
  {
    if (Type_Recipient == (CLASS_REQUEST | INTERFACE_RECIPIENT))
 8000ea8:	681b      	ldr	r3, [r3, #0]
 8000eaa:	781b      	ldrb	r3, [r3, #0]
    {
      CopyRoutine = Virtual_Com_Port_SetLineCoding;
    }
    Request = SET_LINE_CODING;
 8000eac:	7010      	strb	r0, [r2, #0]
      CopyRoutine = Virtual_Com_Port_GetLineCoding;
    }
  }
  else if (RequestNo == SET_LINE_CODING)
  {
    if (Type_Recipient == (CLASS_REQUEST | INTERFACE_RECIPIENT))
 8000eae:	f003 037f 	and.w	r3, r3, #127	; 0x7f
    {
      CopyRoutine = Virtual_Com_Port_SetLineCoding;
 8000eb2:	2b21      	cmp	r3, #33	; 0x21
 8000eb4:	4b09      	ldr	r3, [pc, #36]	; (8000edc <Virtual_Com_Port_Data_Setup+0x54>)
 8000eb6:	bf18      	it	ne
 8000eb8:	2300      	movne	r3, #0
    }
    Request = SET_LINE_CODING;
  }

  if (CopyRoutine == NULL)
 8000eba:	b90b      	cbnz	r3, 8000ec0 <Virtual_Com_Port_Data_Setup+0x38>
 8000ebc:	e7ee      	b.n	8000e9c <Virtual_Com_Port_Data_Setup+0x14>

  if (RequestNo == GET_LINE_CODING)
  {
    if (Type_Recipient == (CLASS_REQUEST | INTERFACE_RECIPIENT))
    {
      CopyRoutine = Virtual_Com_Port_GetLineCoding;
 8000ebe:	4b08      	ldr	r3, [pc, #32]	; (8000ee0 <Virtual_Com_Port_Data_Setup+0x58>)
  if (CopyRoutine == NULL)
  {
    return USB_UNSUPPORT;
  }

  pInformation->Ctrl_Info.CopyData = CopyRoutine;
 8000ec0:	4a04      	ldr	r2, [pc, #16]	; (8000ed4 <Virtual_Com_Port_Data_Setup+0x4c>)
  pInformation->Ctrl_Info.Usb_wOffset = 0;
 8000ec2:	2400      	movs	r4, #0
  if (CopyRoutine == NULL)
  {
    return USB_UNSUPPORT;
  }

  pInformation->Ctrl_Info.CopyData = CopyRoutine;
 8000ec4:	6812      	ldr	r2, [r2, #0]
  pInformation->Ctrl_Info.Usb_wOffset = 0;
  (*CopyRoutine)(0);
 8000ec6:	4620      	mov	r0, r4
  if (CopyRoutine == NULL)
  {
    return USB_UNSUPPORT;
  }

  pInformation->Ctrl_Info.CopyData = CopyRoutine;
 8000ec8:	6193      	str	r3, [r2, #24]
  pInformation->Ctrl_Info.Usb_wOffset = 0;
 8000eca:	8254      	strh	r4, [r2, #18]
  (*CopyRoutine)(0);
 8000ecc:	4798      	blx	r3
  return USB_SUCCESS;
 8000ece:	4620      	mov	r0, r4
}
 8000ed0:	bd10      	pop	{r4, pc}
 8000ed2:	bf00      	nop
 8000ed4:	20000714 	andcs	r0, r0, r4, lsl r7
 8000ed8:	2000011c 	andcs	r0, r0, ip, lsl r1
 8000edc:	08000f31 	stmdaeq	r0, {r0, r4, r5, r8, r9, sl, fp}
 8000ee0:	08000f19 	stmdaeq	r0, {r0, r3, r4, r8, r9, sl, fp}

08000ee4 <Virtual_Com_Port_NoData_Setup>:
	else if(new_signal == 0x0){
		gbFlashDownloadStart = TRUE;

	}
	(gbFlashDownloadStart ? TxDString("gbFlashDownloadStart is true\r\n") : TxDString("gbFlashDownloadStart is false\r\n"));*/
  if (Type_Recipient == (CLASS_REQUEST | INTERFACE_RECIPIENT))
 8000ee4:	4b07      	ldr	r3, [pc, #28]	; (8000f04 <Virtual_Com_Port_NoData_Setup+0x20>)
 8000ee6:	681b      	ldr	r3, [r3, #0]
 8000ee8:	781b      	ldrb	r3, [r3, #0]
 8000eea:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8000eee:	2b21      	cmp	r3, #33	; 0x21
 8000ef0:	d106      	bne.n	8000f00 <Virtual_Com_Port_NoData_Setup+0x1c>
  {
    if (RequestNo == SET_COMM_FEATURE)
 8000ef2:	f000 00df 	and.w	r0, r0, #223	; 0xdf
 8000ef6:	2802      	cmp	r0, #2
    {
      return USB_SUCCESS;
 8000ef8:	bf14      	ite	ne
 8000efa:	2002      	movne	r0, #2
 8000efc:	2000      	moveq	r0, #0
 8000efe:	4770      	bx	lr
    {
      return USB_SUCCESS;
    }
  }

  return USB_UNSUPPORT;
 8000f00:	2002      	movs	r0, #2
}
 8000f02:	4770      	bx	lr
 8000f04:	20000714 	andcs	r0, r0, r4, lsl r7

08000f08 <Virtual_Com_Port_Get_Interface_Setting>:
* Return         : The address of the string descriptors.
*******************************************************************************/
RESULT Virtual_Com_Port_Get_Interface_Setting(u8 Interface, u8 AlternateSetting)
{
  //TxDString("Virtual_Com_Port_Get_Interface_Setting\r\n");
  if (AlternateSetting > 0)
 8000f08:	b921      	cbnz	r1, 8000f14 <Virtual_Com_Port_Get_Interface_Setting+0xc>
  {
    return USB_UNSUPPORT;
  }
  else if (Interface > 1)
 8000f0a:	2801      	cmp	r0, #1
  {
    return USB_UNSUPPORT;
  }
  return USB_SUCCESS;
 8000f0c:	bf8c      	ite	hi
 8000f0e:	2002      	movhi	r0, #2
 8000f10:	2000      	movls	r0, #0
 8000f12:	4770      	bx	lr
RESULT Virtual_Com_Port_Get_Interface_Setting(u8 Interface, u8 AlternateSetting)
{
  //TxDString("Virtual_Com_Port_Get_Interface_Setting\r\n");
  if (AlternateSetting > 0)
  {
    return USB_UNSUPPORT;
 8000f14:	2002      	movs	r0, #2
  else if (Interface > 1)
  {
    return USB_UNSUPPORT;
  }
  return USB_SUCCESS;
}
 8000f16:	4770      	bx	lr

08000f18 <Virtual_Com_Port_GetLineCoding>:
			  //Delay(5000);
			  //NVIC_GenerateSystemReset();
			  //NVIC_GenerateCoreReset();
	//}

  if (Length == 0)
 8000f18:	b920      	cbnz	r0, 8000f24 <Virtual_Com_Port_GetLineCoding+0xc>
  {
    pInformation->Ctrl_Info.Usb_wLength = sizeof(linecoding);
 8000f1a:	4b03      	ldr	r3, [pc, #12]	; (8000f28 <Virtual_Com_Port_GetLineCoding+0x10>)
 8000f1c:	2208      	movs	r2, #8
 8000f1e:	681b      	ldr	r3, [r3, #0]
 8000f20:	821a      	strh	r2, [r3, #16]
    return NULL;
 8000f22:	4770      	bx	lr
  }
  return(u8 *)&linecoding;
 8000f24:	4801      	ldr	r0, [pc, #4]	; (8000f2c <Virtual_Com_Port_GetLineCoding+0x14>)
}
 8000f26:	4770      	bx	lr
 8000f28:	20000714 	andcs	r0, r0, r4, lsl r7
 8000f2c:	20000054 	andcs	r0, r0, r4, asr r0

08000f30 <Virtual_Com_Port_SetLineCoding>:
u8 *Virtual_Com_Port_SetLineCoding(u16 Length)
{
#ifdef DEBUG_ENABLE_BY_USART2
	TxDString("SetLineCoding bitrate = ");TxDHex32(linecoding.bitrate);  TxDString("\r\n");
#endif
   if(linecoding.bitrate == 0x4B0){
 8000f30:	4b07      	ldr	r3, [pc, #28]	; (8000f50 <Virtual_Com_Port_SetLineCoding+0x20>)
 8000f32:	681b      	ldr	r3, [r3, #0]
 8000f34:	f5b3 6f96 	cmp.w	r3, #1200	; 0x4b0
		  //TxDString("System reset operates!\r\n");
		  comstatetemp = 100;
 8000f38:	bf02      	ittt	eq
 8000f3a:	4b06      	ldreq	r3, [pc, #24]	; (8000f54 <Virtual_Com_Port_SetLineCoding+0x24>)
 8000f3c:	2264      	moveq	r2, #100	; 0x64
 8000f3e:	605a      	streq	r2, [r3, #4]
	}
  if (Length == 0)
 8000f40:	b920      	cbnz	r0, 8000f4c <Virtual_Com_Port_SetLineCoding+0x1c>
  {
    pInformation->Ctrl_Info.Usb_wLength = sizeof(linecoding);
 8000f42:	4b05      	ldr	r3, [pc, #20]	; (8000f58 <Virtual_Com_Port_SetLineCoding+0x28>)
 8000f44:	2208      	movs	r2, #8
 8000f46:	681b      	ldr	r3, [r3, #0]
 8000f48:	821a      	strh	r2, [r3, #16]
    return NULL;
 8000f4a:	4770      	bx	lr
  }

  return(u8 *)&linecoding;
 8000f4c:	4800      	ldr	r0, [pc, #0]	; (8000f50 <Virtual_Com_Port_SetLineCoding+0x20>)
}
 8000f4e:	4770      	bx	lr
 8000f50:	20000054 	andcs	r0, r0, r4, asr r0
 8000f54:	2000011c 	andcs	r0, r0, ip, lsl r1
 8000f58:	20000714 	andcs	r0, r0, r4, lsl r7

08000f5c <Virtual_Com_Port_init>:
* Input          : None.
* Output         : None.
* Return         : None.
*******************************************************************************/
void Virtual_Com_Port_init(void)
{
 8000f5c:	b510      	push	{r4, lr}

  /* Update the serial number string descriptor with the data from the unique
  ID*/
  Get_SerialNum();
 8000f5e:	f000 f8ed 	bl	800113c <Get_SerialNum>

  pInformation->Current_Configuration = 0;
 8000f62:	4b05      	ldr	r3, [pc, #20]	; (8000f78 <Virtual_Com_Port_init+0x1c>)
 8000f64:	2400      	movs	r4, #0
 8000f66:	681b      	ldr	r3, [r3, #0]
 8000f68:	729c      	strb	r4, [r3, #10]

  /* Connect the device */
  PowerOn();
 8000f6a:	f000 f8a9 	bl	80010c0 <PowerOn>

  /* Perform basic device initialization operations */
  USB_SIL_Init();
 8000f6e:	f001 fad9 	bl	8002524 <USB_SIL_Init>

  bDeviceState = UNCONNECTED;
 8000f72:	4b02      	ldr	r3, [pc, #8]	; (8000f7c <Virtual_Com_Port_init+0x20>)
 8000f74:	601c      	str	r4, [r3, #0]
 8000f76:	bd10      	pop	{r4, pc}
 8000f78:	20000714 	andcs	r0, r0, r4, lsl r7
 8000f7c:	20000124 	andcs	r0, r0, r4, lsr #2

08000f80 <Virtual_Com_Port_Reset>:
* Return         : None.
*******************************************************************************/
void Virtual_Com_Port_Reset(void)
{
  /* Set Virtual_Com_Port DEVICE as not configured */
  pInformation->Current_Configuration = 0;
 8000f80:	4b33      	ldr	r3, [pc, #204]	; (8001050 <Virtual_Com_Port_Reset+0xd0>)

  /* Current Feature initialization */
  pInformation->Current_Feature = Virtual_Com_Port_ConfigDescriptor[7];
 8000f82:	4a34      	ldr	r2, [pc, #208]	; (8001054 <Virtual_Com_Port_Reset+0xd4>)
* Return         : None.
*******************************************************************************/
void Virtual_Com_Port_Reset(void)
{
  /* Set Virtual_Com_Port DEVICE as not configured */
  pInformation->Current_Configuration = 0;
 8000f84:	681b      	ldr	r3, [r3, #0]

  /* Current Feature initialization */
  pInformation->Current_Feature = Virtual_Com_Port_ConfigDescriptor[7];
 8000f86:	79d2      	ldrb	r2, [r2, #7]
* Input          : None.
* Output         : None.
* Return         : None.
*******************************************************************************/
void Virtual_Com_Port_Reset(void)
{
 8000f88:	b510      	push	{r4, lr}
  /* Set Virtual_Com_Port DEVICE as not configured */
  pInformation->Current_Configuration = 0;
 8000f8a:	2400      	movs	r4, #0

  /* Current Feature initialization */
  pInformation->Current_Feature = Virtual_Com_Port_ConfigDescriptor[7];
 8000f8c:	725a      	strb	r2, [r3, #9]
* Return         : None.
*******************************************************************************/
void Virtual_Com_Port_Reset(void)
{
  /* Set Virtual_Com_Port DEVICE as not configured */
  pInformation->Current_Configuration = 0;
 8000f8e:	729c      	strb	r4, [r3, #10]

  /* Current Feature initialization */
  pInformation->Current_Feature = Virtual_Com_Port_ConfigDescriptor[7];

  /* Set Virtual_Com_Port DEVICE with the default Interface*/
  pInformation->Current_Interface = 0;
 8000f90:	72dc      	strb	r4, [r3, #11]

  /* Init EP3 OUT as Bulk endpoint */
  OTG_DEV_EP_Init(EP3_OUT, OTG_DEV_EP_TYPE_BULK, VIRTUAL_COM_PORT_DATA_SIZE);  
#else 

  SetBTABLE(BTABLE_ADDRESS);
 8000f92:	4620      	mov	r0, r4
 8000f94:	f001 f99e 	bl	80022d4 <SetBTABLE>

  /* Initialize Endpoint 0 */
  SetEPType(ENDP0, EP_CONTROL);
 8000f98:	4620      	mov	r0, r4
 8000f9a:	f44f 7100 	mov.w	r1, #512	; 0x200
 8000f9e:	f001 f9a1 	bl	80022e4 <SetEPType>
  SetEPTxStatus(ENDP0, EP_TX_STALL);
 8000fa2:	4620      	mov	r0, r4
 8000fa4:	2110      	movs	r1, #16
 8000fa6:	f001 f9ab 	bl	8002300 <SetEPTxStatus>
  SetEPRxAddr(ENDP0, ENDP0_RXADDR);
 8000faa:	4620      	mov	r0, r4
 8000fac:	2140      	movs	r1, #64	; 0x40
 8000fae:	f001 fa45 	bl	800243c <SetEPRxAddr>
  SetEPTxAddr(ENDP0, ENDP0_TXADDR);
 8000fb2:	2180      	movs	r1, #128	; 0x80
 8000fb4:	4620      	mov	r0, r4
 8000fb6:	f001 fa31 	bl	800241c <SetEPTxAddr>
  Clear_Status_Out(ENDP0);
 8000fba:	4620      	mov	r0, r4
 8000fbc:	f001 f9f8 	bl	80023b0 <Clear_Status_Out>
  SetEPRxCount(ENDP0, Device_Property.MaxPacketSize);
 8000fc0:	4b25      	ldr	r3, [pc, #148]	; (8001058 <Virtual_Com_Port_Reset+0xd8>)
 8000fc2:	4620      	mov	r0, r4
 8000fc4:	f893 1034 	ldrb.w	r1, [r3, #52]	; 0x34
 8000fc8:	f001 fa76 	bl	80024b8 <SetEPRxCount>
  SetEPRxValid(ENDP0);
 8000fcc:	4620      	mov	r0, r4
 8000fce:	f001 f9dc 	bl	800238a <SetEPRxValid>

  /* Initialize Endpoint 1 */
  SetEPType(ENDP1, EP_BULK);
 8000fd2:	2001      	movs	r0, #1
 8000fd4:	4621      	mov	r1, r4
 8000fd6:	f001 f985 	bl	80022e4 <SetEPType>
  SetEPTxAddr(ENDP1, ENDP1_TXADDR);
 8000fda:	2001      	movs	r0, #1
 8000fdc:	21c0      	movs	r1, #192	; 0xc0
 8000fde:	f001 fa1d 	bl	800241c <SetEPTxAddr>
  SetEPTxStatus(ENDP1, EP_TX_NAK);
 8000fe2:	2001      	movs	r0, #1
 8000fe4:	2120      	movs	r1, #32
 8000fe6:	f001 f98b 	bl	8002300 <SetEPTxStatus>
  SetEPRxStatus(ENDP1, EP_RX_DIS);
 8000fea:	2001      	movs	r0, #1
 8000fec:	4621      	mov	r1, r4
 8000fee:	f001 f9a0 	bl	8002332 <SetEPRxStatus>

  /* Initialize Endpoint 2 */
  SetEPType(ENDP2, EP_INTERRUPT);
 8000ff2:	2002      	movs	r0, #2
 8000ff4:	f44f 61c0 	mov.w	r1, #1536	; 0x600
 8000ff8:	f001 f974 	bl	80022e4 <SetEPType>
  SetEPTxAddr(ENDP2, ENDP2_TXADDR);
 8000ffc:	2002      	movs	r0, #2
 8000ffe:	f44f 7180 	mov.w	r1, #256	; 0x100
 8001002:	f001 fa0b 	bl	800241c <SetEPTxAddr>
  SetEPRxStatus(ENDP2, EP_RX_DIS);
 8001006:	2002      	movs	r0, #2
 8001008:	4621      	mov	r1, r4
 800100a:	f001 f992 	bl	8002332 <SetEPRxStatus>
  SetEPTxStatus(ENDP2, EP_TX_NAK);
 800100e:	2002      	movs	r0, #2
 8001010:	2120      	movs	r1, #32
 8001012:	f001 f975 	bl	8002300 <SetEPTxStatus>

  /* Initialize Endpoint 3 */
  SetEPType(ENDP3, EP_BULK);
 8001016:	2003      	movs	r0, #3
 8001018:	4621      	mov	r1, r4
 800101a:	f001 f963 	bl	80022e4 <SetEPType>
  SetEPRxAddr(ENDP3, ENDP3_RXADDR);
 800101e:	2003      	movs	r0, #3
 8001020:	f44f 7188 	mov.w	r1, #272	; 0x110
 8001024:	f001 fa0a 	bl	800243c <SetEPRxAddr>
  SetEPRxCount(ENDP3, VIRTUAL_COM_PORT_DATA_SIZE);
 8001028:	2003      	movs	r0, #3
 800102a:	2140      	movs	r1, #64	; 0x40
 800102c:	f001 fa44 	bl	80024b8 <SetEPRxCount>
  SetEPRxStatus(ENDP3, EP_RX_VALID);
 8001030:	2003      	movs	r0, #3
 8001032:	f44f 5140 	mov.w	r1, #12288	; 0x3000
 8001036:	f001 f97c 	bl	8002332 <SetEPRxStatus>
  SetEPTxStatus(ENDP3, EP_TX_DIS);
 800103a:	2003      	movs	r0, #3
 800103c:	4621      	mov	r1, r4
 800103e:	f001 f95f 	bl	8002300 <SetEPTxStatus>

  /* Set this device to response on default address */
  SetDeviceAddress(0);
 8001042:	4620      	mov	r0, r4
 8001044:	f001 f8cc 	bl	80021e0 <SetDeviceAddress>
#endif /* STM32F10X_CL */

  bDeviceState = ATTACHED;
 8001048:	4b04      	ldr	r3, [pc, #16]	; (800105c <Virtual_Com_Port_Reset+0xdc>)
 800104a:	2201      	movs	r2, #1
 800104c:	601a      	str	r2, [r3, #0]
 800104e:	bd10      	pop	{r4, pc}
 8001050:	20000714 	andcs	r0, r0, r4, lsl r7
 8001054:	08002742 	stmdaeq	r0, {r1, r6, r8, r9, sl, sp}
 8001058:	20000054 	andcs	r0, r0, r4, asr r0
 800105c:	20000124 	andcs	r0, r0, r4, lsr #2

08001060 <Virtual_Com_Port_GetDeviceDescriptor>:
* Return         : The address of the device descriptor.
*******************************************************************************/
u8 *Virtual_Com_Port_GetDeviceDescriptor(u16 Length)
{
	//TxDString("Virtual_Com_Port_GetDeviceDescriptor\r\n");
  return Standard_GetDescriptorData(Length, &Device_Descriptor);
 8001060:	4901      	ldr	r1, [pc, #4]	; (8001068 <Virtual_Com_Port_GetDeviceDescriptor+0x8>)
 8001062:	f000 beb9 	b.w	8001dd8 <Standard_GetDescriptorData>
 8001066:	bf00      	nop
 8001068:	2000008c 	andcs	r0, r0, ip, lsl #1

0800106c <Virtual_Com_Port_GetConfigDescriptor>:
* Return         : The address of the configuration descriptor.
*******************************************************************************/
u8 *Virtual_Com_Port_GetConfigDescriptor(u16 Length)
{
	//TxDString("Virtual_Com_Port_GetConfigDescriptor\r\n");
  return Standard_GetDescriptorData(Length, &Config_Descriptor);
 800106c:	4901      	ldr	r1, [pc, #4]	; (8001074 <Virtual_Com_Port_GetConfigDescriptor+0x8>)
 800106e:	f000 beb3 	b.w	8001dd8 <Standard_GetDescriptorData>
 8001072:	bf00      	nop
 8001074:	20000094 	mulcs	r0, r4, r0

08001078 <Virtual_Com_Port_GetStringDescriptor>:
* Return         : The address of the string descriptors.
*******************************************************************************/
u8 *Virtual_Com_Port_GetStringDescriptor(u16 Length)
{
  //TxDString("Virtual_Com_Port_GetStringDescriptor\r\n");
  u8 wValue0 = pInformation->USBwValue0;
 8001078:	4b05      	ldr	r3, [pc, #20]	; (8001090 <Virtual_Com_Port_GetStringDescriptor+0x18>)
 800107a:	681b      	ldr	r3, [r3, #0]
 800107c:	78db      	ldrb	r3, [r3, #3]
  if (wValue0 > 4)
 800107e:	2b04      	cmp	r3, #4
 8001080:	d804      	bhi.n	800108c <Virtual_Com_Port_GetStringDescriptor+0x14>
  {
    return NULL;
  }
  else
  {
    return Standard_GetDescriptorData(Length, &String_Descriptor[wValue0]);
 8001082:	4904      	ldr	r1, [pc, #16]	; (8001094 <Virtual_Com_Port_GetStringDescriptor+0x1c>)
 8001084:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 8001088:	f000 bea6 	b.w	8001dd8 <Standard_GetDescriptorData>
  }
}
 800108c:	2000      	movs	r0, #0
 800108e:	4770      	bx	lr
 8001090:	20000714 	andcs	r0, r0, r4, lsl r7
 8001094:	2000009c 	mulcs	r0, ip, r0

08001098 <IntToUnicode>:
* Output         : None.
* Return         : None.
*******************************************************************************/

static void IntToUnicode (u32 value , u8 *pbuf , u8 len)
{
 8001098:	b530      	push	{r4, r5, lr}
  u8 idx = 0;

  for( idx = 0 ; idx < len ; idx ++)
 800109a:	2400      	movs	r4, #0
 800109c:	b2e3      	uxtb	r3, r4
 800109e:	4293      	cmp	r3, r2
 80010a0:	d20d      	bcs.n	80010be <IntToUnicode+0x26>
  {
    if( ((value >> 28)) < 0xA )
 80010a2:	0f03      	lsrs	r3, r0, #28
 80010a4:	2b09      	cmp	r3, #9
    {
      pbuf[ 2* idx] = (value >> 28) + '0';
 80010a6:	bf94      	ite	ls
 80010a8:	3330      	addls	r3, #48	; 0x30
    }
    else
    {
      pbuf[2* idx] = (value >> 28) + 'A' - 10;
 80010aa:	3337      	addhi	r3, #55	; 0x37
 80010ac:	f801 3014 	strb.w	r3, [r1, r4, lsl #1]
    }

    value = value << 4;

    pbuf[ 2* idx + 1] = 0;
 80010b0:	2500      	movs	r5, #0
 80010b2:	eb01 0344 	add.w	r3, r1, r4, lsl #1
    else
    {
      pbuf[2* idx] = (value >> 28) + 'A' - 10;
    }

    value = value << 4;
 80010b6:	0100      	lsls	r0, r0, #4

    pbuf[ 2* idx + 1] = 0;
 80010b8:	705d      	strb	r5, [r3, #1]
 80010ba:	3401      	adds	r4, #1
 80010bc:	e7ee      	b.n	800109c <IntToUnicode+0x4>
  }
}
 80010be:	bd30      	pop	{r4, r5, pc}

080010c0 <PowerOn>:
* Input          : None.
* Output         : None.
* Return         : USB_SUCCESS.
*******************************************************************************/
RESULT PowerOn(void)
{
 80010c0:	b508      	push	{r3, lr}
void USB_Cable_Config (FunctionalState NewState)
{
   if (NewState != DISABLE)
   {
	   /*TxDString("USB Pull-up Enabled\r\n");*/
 	  GPIO_ResetBits(USB_DISCONNECT_PORT, USB_DISCONNECT_PIN);
 80010c2:	4809      	ldr	r0, [pc, #36]	; (80010e8 <PowerOn+0x28>)
 80010c4:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80010c8:	f000 f976 	bl	80013b8 <GPIO_ResetBits>
  /*** cable plugged-in ? ***/
  USB_Cable_Config(ENABLE);

  /*** CNTR_PWDN = 0 ***/
  wRegVal = CNTR_FRES;
  _SetCNTR(wRegVal);
 80010cc:	4b07      	ldr	r3, [pc, #28]	; (80010ec <PowerOn+0x2c>)
 80010ce:	2201      	movs	r2, #1
 80010d0:	601a      	str	r2, [r3, #0]

  /*** CNTR_FRES = 0 ***/
  wInterrupt_Mask = 0;
  _SetCNTR(wInterrupt_Mask);
  /*** Clear pending interrupts ***/
  _SetISTR(0);
 80010d2:	4a07      	ldr	r2, [pc, #28]	; (80010f0 <PowerOn+0x30>)
  wRegVal = CNTR_FRES;
  _SetCNTR(wRegVal);

  /*** CNTR_FRES = 0 ***/
  wInterrupt_Mask = 0;
  _SetCNTR(wInterrupt_Mask);
 80010d4:	2000      	movs	r0, #0
  /*** Clear pending interrupts ***/
  _SetISTR(0);
  /*** Set interrupt mask ***/
  wInterrupt_Mask = CNTR_RESETM | CNTR_SUSPM | CNTR_WKUPM | CNTR_CTRM ; //add CNTR_SOFM
 80010d6:	4907      	ldr	r1, [pc, #28]	; (80010f4 <PowerOn+0x34>)
  wRegVal = CNTR_FRES;
  _SetCNTR(wRegVal);

  /*** CNTR_FRES = 0 ***/
  wInterrupt_Mask = 0;
  _SetCNTR(wInterrupt_Mask);
 80010d8:	6018      	str	r0, [r3, #0]
  /*** Clear pending interrupts ***/
  _SetISTR(0);
 80010da:	6010      	str	r0, [r2, #0]
  /*** Set interrupt mask ***/
  wInterrupt_Mask = CNTR_RESETM | CNTR_SUSPM | CNTR_WKUPM | CNTR_CTRM ; //add CNTR_SOFM
 80010dc:	f44f 421c 	mov.w	r2, #39936	; 0x9c00
 80010e0:	800a      	strh	r2, [r1, #0]
  _SetCNTR(wInterrupt_Mask);
 80010e2:	601a      	str	r2, [r3, #0]
#endif /* STM32F10X_CL */

  return USB_SUCCESS;
}
 80010e4:	bd08      	pop	{r3, pc}
 80010e6:	bf00      	nop
 80010e8:	40011000 	andmi	r1, r1, r0
 80010ec:	40005c40 	andmi	r5, r0, r0, asr #24
 80010f0:	40005c44 	andmi	r5, r0, r4, asr #24
 80010f4:	20000718 	andcs	r0, r0, r8, lsl r7

080010f8 <USB_Cable_Config>:
* Input          : None.
* Return         : Status
*******************************************************************************/
void USB_Cable_Config (FunctionalState NewState)
{
   if (NewState != DISABLE)
 80010f8:	b120      	cbz	r0, 8001104 <USB_Cable_Config+0xc>
   {
	   /*TxDString("USB Pull-up Enabled\r\n");*/
 	  GPIO_ResetBits(USB_DISCONNECT_PORT, USB_DISCONNECT_PIN);
 80010fa:	4805      	ldr	r0, [pc, #20]	; (8001110 <USB_Cable_Config+0x18>)
 80010fc:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8001100:	f000 b95a 	b.w	80013b8 <GPIO_ResetBits>
   }
   else
   {
	   /*TxDString("USB Pull-up Disabled\r\n");*/
 	  GPIO_SetBits(USB_DISCONNECT_PORT, USB_DISCONNECT_PIN);
 8001104:	4802      	ldr	r0, [pc, #8]	; (8001110 <USB_Cable_Config+0x18>)
 8001106:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 800110a:	f000 b953 	b.w	80013b4 <GPIO_SetBits>
 800110e:	bf00      	nop
 8001110:	40011000 	andmi	r1, r1, r0

08001114 <PowerOff>:
* Input          : None.
* Output         : None.
* Return         : USB_SUCCESS.
*******************************************************************************/
RESULT PowerOff()
{
 8001114:	b538      	push	{r3, r4, r5, lr}
#ifndef STM32F10X_CL
  /* disable all ints and force USB reset */
  _SetCNTR(CNTR_FRES);
 8001116:	4d06      	ldr	r5, [pc, #24]	; (8001130 <PowerOff+0x1c>)
 8001118:	2301      	movs	r3, #1
 800111a:	602b      	str	r3, [r5, #0]
  /* clear interrupt status register */
  _SetISTR(0);
 800111c:	4b05      	ldr	r3, [pc, #20]	; (8001134 <PowerOff+0x20>)
 800111e:	2400      	movs	r4, #0
 8001120:	601c      	str	r4, [r3, #0]
  /* Disable the Pull-Up*/
  USB_Cable_Config(DISABLE);
 8001122:	4620      	mov	r0, r4
 8001124:	f7ff ffe8 	bl	80010f8 <USB_Cable_Config>
  /* switch-off device */
 _SetCNTR(CNTR_FRES + CNTR_PDWN);
 8001128:	2303      	movs	r3, #3
 800112a:	602b      	str	r3, [r5, #0]

  /* sw variables reset */
  /* ... */

  return USB_SUCCESS;
}
 800112c:	4620      	mov	r0, r4
 800112e:	bd38      	pop	{r3, r4, r5, pc}
 8001130:	40005c40 	andmi	r5, r0, r0, asr #24
 8001134:	40005c44 	andmi	r5, r0, r4, asr #24

08001138 <UsbVcpDisconnect>:
    PowerOn();
}

void UsbVcpDisconnect(void)
{
    PowerOff();
 8001138:	f7ff bfec 	b.w	8001114 <PowerOff>

0800113c <Get_SerialNum>:
*******************************************************************************/
void Get_SerialNum(void)
{
  u32 Device_Serial0, Device_Serial1, Device_Serial2;

  Device_Serial0 = *(__IO u32*)(0x1FFFF7E8);
 800113c:	4b09      	ldr	r3, [pc, #36]	; (8001164 <Get_SerialNum+0x28>)
* Input          : None.
* Output         : None.
* Return         : None.
*******************************************************************************/
void Get_SerialNum(void)
{
 800113e:	b510      	push	{r4, lr}
  u32 Device_Serial0, Device_Serial1, Device_Serial2;

  Device_Serial0 = *(__IO u32*)(0x1FFFF7E8);
 8001140:	6818      	ldr	r0, [r3, #0]
  Device_Serial1 = *(__IO u32*)(0x1FFFF7EC);
 8001142:	685c      	ldr	r4, [r3, #4]
  Device_Serial2 = *(__IO u32*)(0x1FFFF7F0);
 8001144:	3308      	adds	r3, #8
 8001146:	681b      	ldr	r3, [r3, #0]

  Device_Serial0 += Device_Serial2;

  if (Device_Serial0 != 0)
 8001148:	1818      	adds	r0, r3, r0
 800114a:	d00a      	beq.n	8001162 <Get_SerialNum+0x26>
  {
    IntToUnicode (Device_Serial0, &Virtual_Com_Port_StringSerial[2] , 8);
 800114c:	4906      	ldr	r1, [pc, #24]	; (8001168 <Get_SerialNum+0x2c>)
 800114e:	2208      	movs	r2, #8
 8001150:	f7ff ffa2 	bl	8001098 <IntToUnicode>
    IntToUnicode (Device_Serial1, &Virtual_Com_Port_StringSerial[18], 4);
 8001154:	4620      	mov	r0, r4
  }

}
 8001156:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  Device_Serial0 += Device_Serial2;

  if (Device_Serial0 != 0)
  {
    IntToUnicode (Device_Serial0, &Virtual_Com_Port_StringSerial[2] , 8);
    IntToUnicode (Device_Serial1, &Virtual_Com_Port_StringSerial[18], 4);
 800115a:	4904      	ldr	r1, [pc, #16]	; (800116c <Get_SerialNum+0x30>)
 800115c:	2204      	movs	r2, #4
 800115e:	f7ff bf9b 	b.w	8001098 <IntToUnicode>
 8001162:	bd10      	pop	{r4, pc}
 8001164:	1ffff7e8 	svcne	0x00fff7e8
 8001168:	20000003 	andcs	r0, r0, r3
 800116c:	20000013 	andcs	r0, r0, r3, lsl r0

08001170 <USB_TxDByte>:
#endif



extern void USB_TxDByte(u8 dat)
{
 8001170:	b513      	push	{r0, r1, r4, lr}
 8001172:	ac02      	add	r4, sp, #8
 8001174:	f804 0d01 	strb.w	r0, [r4, #-1]!
  vu32 StartTimer;
  vu32 TimeOut;
	//TxDByte(dat);
	Delay(5); //some delay is needed when data send to USB Host by sm6787@robotis.com
 8001178:	2005      	movs	r0, #5
 800117a:	f7ff f8a9 	bl	80002d0 <Delay>

  UserToPMABufferCopy(&dat, ENDP1_TXADDR,1);
 800117e:	2201      	movs	r2, #1
 8001180:	4620      	mov	r0, r4
 8001182:	21c0      	movs	r1, #192	; 0xc0
 8001184:	f001 f87b 	bl	800227e <UserToPMABufferCopy>
	SetEPTxCount(ENDP1, 1);
 8001188:	2001      	movs	r0, #1
 800118a:	4601      	mov	r1, r0
 800118c:	f001 f986 	bl	800249c <SetEPTxCount>
	SetEPTxValid(ENDP1);
 8001190:	2001      	movs	r0, #1
 8001192:	f001 f8e7 	bl	8002364 <SetEPTxValid>
  
}
 8001196:	b002      	add	sp, #8
 8001198:	bd10      	pop	{r4, pc}
	...

0800119c <FLASH_SetLatency>:
{
  /* Check the parameters */
  assert_param(IS_FLASH_LATENCY(FLASH_Latency));
  
  /* Sets the Latency value */
  FLASH->ACR &= ACR_LATENCY_Mask;
 800119c:	4b04      	ldr	r3, [pc, #16]	; (80011b0 <FLASH_SetLatency+0x14>)
 800119e:	681a      	ldr	r2, [r3, #0]
 80011a0:	f002 0238 	and.w	r2, r2, #56	; 0x38
 80011a4:	601a      	str	r2, [r3, #0]
  FLASH->ACR |= FLASH_Latency;
 80011a6:	681a      	ldr	r2, [r3, #0]
 80011a8:	4310      	orrs	r0, r2
 80011aa:	6018      	str	r0, [r3, #0]
 80011ac:	4770      	bx	lr
 80011ae:	bf00      	nop
 80011b0:	40022000 	andmi	r2, r2, r0

080011b4 <FLASH_PrefetchBufferCmd>:
{
  /* Check the parameters */
  assert_param(IS_FLASH_PREFETCHBUFFER_STATE(FLASH_PrefetchBuffer));
  
  /* Enable or disable the Prefetch Buffer */
  FLASH->ACR &= ACR_PRFTBE_Mask;
 80011b4:	4b04      	ldr	r3, [pc, #16]	; (80011c8 <FLASH_PrefetchBufferCmd+0x14>)
 80011b6:	681a      	ldr	r2, [r3, #0]
 80011b8:	f022 0210 	bic.w	r2, r2, #16
 80011bc:	601a      	str	r2, [r3, #0]
  FLASH->ACR |= FLASH_PrefetchBuffer;
 80011be:	681a      	ldr	r2, [r3, #0]
 80011c0:	4310      	orrs	r0, r2
 80011c2:	6018      	str	r0, [r3, #0]
 80011c4:	4770      	bx	lr
 80011c6:	bf00      	nop
 80011c8:	40022000 	andmi	r2, r2, r0

080011cc <FLASH_Unlock>:
* Return         : None
*******************************************************************************/
void FLASH_Unlock(void)
{
  /* Authorize the FPEC Access */
  FLASH->KEYR = FLASH_KEY1;
 80011cc:	4b03      	ldr	r3, [pc, #12]	; (80011dc <FLASH_Unlock+0x10>)
 80011ce:	4a04      	ldr	r2, [pc, #16]	; (80011e0 <FLASH_Unlock+0x14>)
 80011d0:	605a      	str	r2, [r3, #4]
  FLASH->KEYR = FLASH_KEY2;
 80011d2:	f102 3288 	add.w	r2, r2, #2290649224	; 0x88888888
 80011d6:	605a      	str	r2, [r3, #4]
 80011d8:	4770      	bx	lr
 80011da:	bf00      	nop
 80011dc:	40022000 	andmi	r2, r2, r0
 80011e0:	45670123 	strbmi	r0, [r7, #-291]!	; 0x123

080011e4 <FLASH_Lock>:
* Return         : None
*******************************************************************************/
void FLASH_Lock(void)
{
  /* Set the Lock Bit to lock the FPEC and the FCR */
  FLASH->CR |= CR_LOCK_Set;
 80011e4:	4a02      	ldr	r2, [pc, #8]	; (80011f0 <FLASH_Lock+0xc>)
 80011e6:	6913      	ldr	r3, [r2, #16]
 80011e8:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80011ec:	6113      	str	r3, [r2, #16]
 80011ee:	4770      	bx	lr
 80011f0:	40022000 	andmi	r2, r2, r0

080011f4 <FLASH_ClearFlag>:
{
  /* Check the parameters */
  assert_param(IS_FLASH_CLEAR_FLAG(FLASH_FLAG)) ;
  
  /* Clear the flags */
  FLASH->SR = FLASH_FLAG;
 80011f4:	4b01      	ldr	r3, [pc, #4]	; (80011fc <FLASH_ClearFlag+0x8>)
 80011f6:	60d8      	str	r0, [r3, #12]
 80011f8:	4770      	bx	lr
 80011fa:	bf00      	nop
 80011fc:	40022000 	andmi	r2, r2, r0

08001200 <FLASH_GetStatus>:
*******************************************************************************/
FLASH_Status FLASH_GetStatus(void)
{
  FLASH_Status flashstatus = FLASH_COMPLETE;
  
  if((FLASH->SR & FLASH_FLAG_BSY) == FLASH_FLAG_BSY) 
 8001200:	4b08      	ldr	r3, [pc, #32]	; (8001224 <FLASH_GetStatus+0x24>)
 8001202:	68da      	ldr	r2, [r3, #12]
 8001204:	07d1      	lsls	r1, r2, #31
 8001206:	d409      	bmi.n	800121c <FLASH_GetStatus+0x1c>
  {
    flashstatus = FLASH_BUSY;
  }
  else 
  {  
    if(FLASH->SR & FLASH_FLAG_PGERR)
 8001208:	68da      	ldr	r2, [r3, #12]
 800120a:	0752      	lsls	r2, r2, #29
 800120c:	d408      	bmi.n	8001220 <FLASH_GetStatus+0x20>
    { 
      flashstatus = FLASH_ERROR_PG;
    }
    else 
    {
      if(FLASH->SR & FLASH_FLAG_WRPRTERR)
 800120e:	68db      	ldr	r3, [r3, #12]
 8001210:	f013 0f10 	tst.w	r3, #16
      {
        flashstatus = FLASH_ERROR_WRP;
      }
      else
      {
        flashstatus = FLASH_COMPLETE;
 8001214:	bf14      	ite	ne
 8001216:	2003      	movne	r0, #3
 8001218:	2004      	moveq	r0, #4
 800121a:	4770      	bx	lr
{
  FLASH_Status flashstatus = FLASH_COMPLETE;
  
  if((FLASH->SR & FLASH_FLAG_BSY) == FLASH_FLAG_BSY) 
  {
    flashstatus = FLASH_BUSY;
 800121c:	2001      	movs	r0, #1
 800121e:	4770      	bx	lr
  }
  else 
  {  
    if(FLASH->SR & FLASH_FLAG_PGERR)
    { 
      flashstatus = FLASH_ERROR_PG;
 8001220:	2002      	movs	r0, #2
      }
    }
  }
  /* Return the Flash Status */
  return flashstatus;
}
 8001222:	4770      	bx	lr
 8001224:	40022000 	andmi	r2, r2, r0

08001228 <FLASH_WaitForLastOperation>:
* Return         : FLASH Status: The returned value can be: FLASH_BUSY, 
*                  FLASH_ERROR_PG, FLASH_ERROR_WRP, FLASH_COMPLETE or 
*                  FLASH_TIMEOUT.
*******************************************************************************/
FLASH_Status FLASH_WaitForLastOperation(u32 Timeout)
{ 
 8001228:	b513      	push	{r0, r1, r4, lr}
 800122a:	4604      	mov	r4, r0
  FLASH_Status status = FLASH_COMPLETE;
   
  /* Check for the Flash Status */
  status = FLASH_GetStatus();
 800122c:	f7ff ffe8 	bl	8001200 <FLASH_GetStatus>

  /* Wait for a Flash operation to complete or a TIMEOUT to occur */
  while((status == FLASH_BUSY) && (Timeout != 0x00))
 8001230:	2801      	cmp	r0, #1
 8001232:	d10f      	bne.n	8001254 <FLASH_WaitForLastOperation+0x2c>
 8001234:	b164      	cbz	r4, 8001250 <FLASH_WaitForLastOperation+0x28>
* Output         : None
* Return         : None
*******************************************************************************/
static void delay(void)
{
  vu32 i = 0;
 8001236:	2300      	movs	r3, #0
 8001238:	9301      	str	r3, [sp, #4]

  for(i = 0xFF; i != 0; i--)
 800123a:	23ff      	movs	r3, #255	; 0xff
 800123c:	9301      	str	r3, [sp, #4]
 800123e:	9b01      	ldr	r3, [sp, #4]
 8001240:	b113      	cbz	r3, 8001248 <FLASH_WaitForLastOperation+0x20>
 8001242:	9b01      	ldr	r3, [sp, #4]
 8001244:	3b01      	subs	r3, #1
 8001246:	e7f9      	b.n	800123c <FLASH_WaitForLastOperation+0x14>

  /* Wait for a Flash operation to complete or a TIMEOUT to occur */
  while((status == FLASH_BUSY) && (Timeout != 0x00))
  {
    delay();
    status = FLASH_GetStatus();
 8001248:	f7ff ffda 	bl	8001200 <FLASH_GetStatus>
    Timeout--;
 800124c:	3c01      	subs	r4, #1
 800124e:	e7ef      	b.n	8001230 <FLASH_WaitForLastOperation+0x8>
  }

  if(Timeout == 0x00 )
  {
    status = FLASH_TIMEOUT;
 8001250:	2005      	movs	r0, #5
 8001252:	e002      	b.n	800125a <FLASH_WaitForLastOperation+0x32>
 8001254:	2c00      	cmp	r4, #0
 8001256:	bf08      	it	eq
 8001258:	2005      	moveq	r0, #5
  }

  /* Return the operation status */
  return status;
}
 800125a:	b002      	add	sp, #8
 800125c:	bd10      	pop	{r4, pc}
	...

08001260 <FLASH_ErasePage>:
* Return         : FLASH Status: The returned value can be: FLASH_BUSY, 
*                  FLASH_ERROR_PG, FLASH_ERROR_WRP, FLASH_COMPLETE or 
*                  FLASH_TIMEOUT.
*******************************************************************************/
FLASH_Status FLASH_ErasePage(u32 Page_Address)
{
 8001260:	b538      	push	{r3, r4, r5, lr}
 8001262:	4605      	mov	r5, r0

  /* Check the parameters */
  assert_param(IS_FLASH_ADDRESS(Page_Address));

  /* Wait for last operation to be completed */
  status = FLASH_WaitForLastOperation(EraseTimeout);
 8001264:	f640 70ff 	movw	r0, #4095	; 0xfff
 8001268:	f7ff ffde 	bl	8001228 <FLASH_WaitForLastOperation>
  
  if(status == FLASH_COMPLETE)
 800126c:	2804      	cmp	r0, #4
 800126e:	d114      	bne.n	800129a <FLASH_ErasePage+0x3a>
  { 
    /* if the previous operation is completed, proceed to erase the page */
    FLASH->CR|= CR_PER_Set;
 8001270:	4c0a      	ldr	r4, [pc, #40]	; (800129c <FLASH_ErasePage+0x3c>)
    FLASH->AR = Page_Address; 
    FLASH->CR|= CR_STRT_Set;
    
    /* Wait for last operation to be completed */
    status = FLASH_WaitForLastOperation(EraseTimeout);
 8001272:	f640 70ff 	movw	r0, #4095	; 0xfff
  status = FLASH_WaitForLastOperation(EraseTimeout);
  
  if(status == FLASH_COMPLETE)
  { 
    /* if the previous operation is completed, proceed to erase the page */
    FLASH->CR|= CR_PER_Set;
 8001276:	6923      	ldr	r3, [r4, #16]
 8001278:	f043 0302 	orr.w	r3, r3, #2
 800127c:	6123      	str	r3, [r4, #16]
    FLASH->AR = Page_Address; 
 800127e:	6165      	str	r5, [r4, #20]
    FLASH->CR|= CR_STRT_Set;
 8001280:	6923      	ldr	r3, [r4, #16]
 8001282:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8001286:	6123      	str	r3, [r4, #16]
    
    /* Wait for last operation to be completed */
    status = FLASH_WaitForLastOperation(EraseTimeout);
 8001288:	f7ff ffce 	bl	8001228 <FLASH_WaitForLastOperation>

    if(status != FLASH_BUSY)
 800128c:	2801      	cmp	r0, #1
    {
      /* if the erase operation is completed, disable the PER Bit */
      FLASH->CR &= CR_PER_Reset;
 800128e:	bf1f      	itttt	ne
 8001290:	f641 73fd 	movwne	r3, #8189	; 0x1ffd
 8001294:	6922      	ldrne	r2, [r4, #16]
 8001296:	4013      	andne	r3, r2
 8001298:	6123      	strne	r3, [r4, #16]
    }
  }
  /* Return the Erase Status */
  return status;
}
 800129a:	bd38      	pop	{r3, r4, r5, pc}
 800129c:	40022000 	andmi	r2, r2, r0

080012a0 <FLASH_ProgramWord>:
* Return         : FLASH Status: The returned value can be: FLASH_BUSY, 
*                  FLASH_ERROR_PG, FLASH_ERROR_WRP, FLASH_COMPLETE or 
*                  FLASH_TIMEOUT. 
*******************************************************************************/
FLASH_Status FLASH_ProgramWord(u32 Address, u32 Data)
{
 80012a0:	b570      	push	{r4, r5, r6, lr}
 80012a2:	4606      	mov	r6, r0

  /* Check the parameters */
  assert_param(IS_FLASH_ADDRESS(Address));

  /* Wait for last operation to be completed */
  status = FLASH_WaitForLastOperation(ProgramTimeout);
 80012a4:	200f      	movs	r0, #15
* Return         : FLASH Status: The returned value can be: FLASH_BUSY, 
*                  FLASH_ERROR_PG, FLASH_ERROR_WRP, FLASH_COMPLETE or 
*                  FLASH_TIMEOUT. 
*******************************************************************************/
FLASH_Status FLASH_ProgramWord(u32 Address, u32 Data)
{
 80012a6:	460d      	mov	r5, r1

  /* Check the parameters */
  assert_param(IS_FLASH_ADDRESS(Address));

  /* Wait for last operation to be completed */
  status = FLASH_WaitForLastOperation(ProgramTimeout);
 80012a8:	f7ff ffbe 	bl	8001228 <FLASH_WaitForLastOperation>
  
  if(status == FLASH_COMPLETE)
 80012ac:	2804      	cmp	r0, #4
 80012ae:	d117      	bne.n	80012e0 <FLASH_ProgramWord+0x40>
  {
    /* if the previous operation is completed, proceed to program the new first 
    half word */
    FLASH->CR |= CR_PG_Set;
 80012b0:	4c0c      	ldr	r4, [pc, #48]	; (80012e4 <FLASH_ProgramWord+0x44>)
  
    *(vu16*)Address = (u16)Data;

    /* Wait for last operation to be completed */
    status = FLASH_WaitForLastOperation(ProgramTimeout);
 80012b2:	200f      	movs	r0, #15
  
  if(status == FLASH_COMPLETE)
  {
    /* if the previous operation is completed, proceed to program the new first 
    half word */
    FLASH->CR |= CR_PG_Set;
 80012b4:	6923      	ldr	r3, [r4, #16]
 80012b6:	f043 0301 	orr.w	r3, r3, #1
 80012ba:	6123      	str	r3, [r4, #16]
  
    *(vu16*)Address = (u16)Data;
 80012bc:	b2ab      	uxth	r3, r5
 80012be:	8033      	strh	r3, [r6, #0]

    /* Wait for last operation to be completed */
    status = FLASH_WaitForLastOperation(ProgramTimeout);
 80012c0:	f7ff ffb2 	bl	8001228 <FLASH_WaitForLastOperation>
 
    if(status == FLASH_COMPLETE)
 80012c4:	2804      	cmp	r0, #4
 80012c6:	d104      	bne.n	80012d2 <FLASH_ProgramWord+0x32>
    {
      /* if the previous operation is completed, proceed to program the new second 
      half word */
      *(vu16*)(Address + 2) = Data >> 16;
 80012c8:	0c2d      	lsrs	r5, r5, #16
 80012ca:	8075      	strh	r5, [r6, #2]
    
      /* Wait for last operation to be completed */
      status = FLASH_WaitForLastOperation(ProgramTimeout);
 80012cc:	200f      	movs	r0, #15
 80012ce:	f7ff ffab 	bl	8001228 <FLASH_WaitForLastOperation>
        FLASH->CR &= CR_PG_Reset;
      }
    }
    else
    {
      if (status != FLASH_BUSY)
 80012d2:	2801      	cmp	r0, #1
      {
        /* Disable the PG Bit */
        FLASH->CR &= CR_PG_Reset;
 80012d4:	bf1f      	itttt	ne
 80012d6:	f641 73fe 	movwne	r3, #8190	; 0x1ffe
 80012da:	6922      	ldrne	r2, [r4, #16]
 80012dc:	4013      	andne	r3, r2
 80012de:	6123      	strne	r3, [r4, #16]
      }
     }
  }
  /* Return the Program Status */
  return status;
}
 80012e0:	bd70      	pop	{r4, r5, r6, pc}
 80012e2:	bf00      	nop
 80012e4:	40022000 	andmi	r2, r2, r0

080012e8 <IWDG_WriteAccessCmd>:
void IWDG_WriteAccessCmd(u16 IWDG_WriteAccess)
{
  /* Check the parameters */
  assert_param(IS_IWDG_WRITE_ACCESS(IWDG_WriteAccess));

  IWDG->KR = IWDG_WriteAccess;
 80012e8:	4b01      	ldr	r3, [pc, #4]	; (80012f0 <IWDG_WriteAccessCmd+0x8>)
 80012ea:	6018      	str	r0, [r3, #0]
 80012ec:	4770      	bx	lr
 80012ee:	bf00      	nop
 80012f0:	40003000 	andmi	r3, r0, r0

080012f4 <IWDG_SetPrescaler>:
void IWDG_SetPrescaler(u8 IWDG_Prescaler)
{
  /* Check the parameters */
  assert_param(IS_IWDG_PRESCALER(IWDG_Prescaler));

  IWDG->PR = IWDG_Prescaler;
 80012f4:	4b01      	ldr	r3, [pc, #4]	; (80012fc <IWDG_SetPrescaler+0x8>)
 80012f6:	6058      	str	r0, [r3, #4]
 80012f8:	4770      	bx	lr
 80012fa:	bf00      	nop
 80012fc:	40003000 	andmi	r3, r0, r0

08001300 <IWDG_SetReload>:
void IWDG_SetReload(u16 Reload)
{
  /* Check the parameters */
  assert_param(IS_IWDG_RELOAD(Reload));

  IWDG->RLR = Reload;
 8001300:	4b01      	ldr	r3, [pc, #4]	; (8001308 <IWDG_SetReload+0x8>)
 8001302:	6098      	str	r0, [r3, #8]
 8001304:	4770      	bx	lr
 8001306:	bf00      	nop
 8001308:	40003000 	andmi	r3, r0, r0

0800130c <GPIO_Init>:
  assert_param(IS_GPIO_ALL_PERIPH(GPIOx));
  assert_param(IS_GPIO_MODE(GPIO_InitStruct->GPIO_Mode));
  assert_param(IS_GPIO_PIN(GPIO_InitStruct->GPIO_Pin));  
  
/*---------------------------- GPIO Mode Configuration -----------------------*/
  currentmode = ((u32)GPIO_InitStruct->GPIO_Mode) & ((u32)0x0F);
 800130c:	78ca      	ldrb	r2, [r1, #3]
*                    peripheral.
* Output         : None
* Return         : None
*******************************************************************************/
void GPIO_Init(GPIO_TypeDef* GPIOx, GPIO_InitTypeDef* GPIO_InitStruct)
{
 800130e:	b5f0      	push	{r4, r5, r6, r7, lr}
  assert_param(IS_GPIO_PIN(GPIO_InitStruct->GPIO_Pin));  
  
/*---------------------------- GPIO Mode Configuration -----------------------*/
  currentmode = ((u32)GPIO_InitStruct->GPIO_Mode) & ((u32)0x0F);

  if ((((u32)GPIO_InitStruct->GPIO_Mode) & ((u32)0x10)) != 0x00)
 8001310:	06d4      	lsls	r4, r2, #27
  { 
    /* Check the parameters */
    assert_param(IS_GPIO_SPEED(GPIO_InitStruct->GPIO_Speed));
    /* Output mode */
    currentmode |= (u32)GPIO_InitStruct->GPIO_Speed;
 8001312:	bf48      	it	mi
 8001314:	788c      	ldrbmi	r4, [r1, #2]
  }

/*---------------------------- GPIO CRL Configuration ------------------------*/
  /* Configure the eight low port pins */
  if (((u32)GPIO_InitStruct->GPIO_Pin & ((u32)0x00FF)) != 0x00)
 8001316:	880d      	ldrh	r5, [r1, #0]
  assert_param(IS_GPIO_ALL_PERIPH(GPIOx));
  assert_param(IS_GPIO_MODE(GPIO_InitStruct->GPIO_Mode));
  assert_param(IS_GPIO_PIN(GPIO_InitStruct->GPIO_Pin));  
  
/*---------------------------- GPIO Mode Configuration -----------------------*/
  currentmode = ((u32)GPIO_InitStruct->GPIO_Mode) & ((u32)0x0F);
 8001318:	f002 030f 	and.w	r3, r2, #15
  if ((((u32)GPIO_InitStruct->GPIO_Mode) & ((u32)0x10)) != 0x00)
  { 
    /* Check the parameters */
    assert_param(IS_GPIO_SPEED(GPIO_InitStruct->GPIO_Speed));
    /* Output mode */
    currentmode |= (u32)GPIO_InitStruct->GPIO_Speed;
 800131c:	bf48      	it	mi
 800131e:	4323      	orrmi	r3, r4
  }

/*---------------------------- GPIO CRL Configuration ------------------------*/
  /* Configure the eight low port pins */
  if (((u32)GPIO_InitStruct->GPIO_Pin & ((u32)0x00FF)) != 0x00)
 8001320:	f015 0fff 	tst.w	r5, #255	; 0xff
 8001324:	d01d      	beq.n	8001362 <GPIO_Init+0x56>
  {
    tmpreg = GPIOx->CRL;
 8001326:	6801      	ldr	r1, [r0, #0]

    for (pinpos = 0x00; pinpos < 0x08; pinpos++)
 8001328:	2400      	movs	r4, #0
    {
      pos = ((u32)0x01) << pinpos;
 800132a:	2601      	movs	r6, #1
 800132c:	40a6      	lsls	r6, r4
      /* Get the port pins position */
      currentpin = (GPIO_InitStruct->GPIO_Pin) & pos;
 800132e:	ea06 0705 	and.w	r7, r6, r5

      if (currentpin == pos)
 8001332:	42b7      	cmp	r7, r6
 8001334:	d111      	bne.n	800135a <GPIO_Init+0x4e>
      {
        pos = pinpos << 2;
 8001336:	ea4f 0e84 	mov.w	lr, r4, lsl #2
        /* Clear the corresponding low control register bits */
        pinmask = ((u32)0x0F) << pos;
 800133a:	260f      	movs	r6, #15
 800133c:	fa06 f60e 	lsl.w	r6, r6, lr
        tmpreg &= ~pinmask;
 8001340:	ea21 0106 	bic.w	r1, r1, r6

        /* Write the mode configuration in the corresponding bits */
        tmpreg |= (currentmode << pos);

        /* Reset the corresponding ODR bit */
        if (GPIO_InitStruct->GPIO_Mode == GPIO_Mode_IPD)
 8001344:	2a28      	cmp	r2, #40	; 0x28
        /* Clear the corresponding low control register bits */
        pinmask = ((u32)0x0F) << pos;
        tmpreg &= ~pinmask;

        /* Write the mode configuration in the corresponding bits */
        tmpreg |= (currentmode << pos);
 8001346:	fa03 f60e 	lsl.w	r6, r3, lr
 800134a:	ea41 0106 	orr.w	r1, r1, r6

        /* Reset the corresponding ODR bit */
        if (GPIO_InitStruct->GPIO_Mode == GPIO_Mode_IPD)
 800134e:	d101      	bne.n	8001354 <GPIO_Init+0x48>
        {
          GPIOx->BRR = (((u32)0x01) << pinpos);
 8001350:	6147      	str	r7, [r0, #20]
 8001352:	e002      	b.n	800135a <GPIO_Init+0x4e>
        }
        else
        {
          /* Set the corresponding ODR bit */
          if (GPIO_InitStruct->GPIO_Mode == GPIO_Mode_IPU)
 8001354:	2a48      	cmp	r2, #72	; 0x48
          {
            GPIOx->BSRR = (((u32)0x01) << pinpos);
 8001356:	bf08      	it	eq
 8001358:	6107      	streq	r7, [r0, #16]
  /* Configure the eight low port pins */
  if (((u32)GPIO_InitStruct->GPIO_Pin & ((u32)0x00FF)) != 0x00)
  {
    tmpreg = GPIOx->CRL;

    for (pinpos = 0x00; pinpos < 0x08; pinpos++)
 800135a:	3401      	adds	r4, #1
 800135c:	2c08      	cmp	r4, #8
 800135e:	d1e4      	bne.n	800132a <GPIO_Init+0x1e>
            GPIOx->BSRR = (((u32)0x01) << pinpos);
          }
        }
      }
    }
    GPIOx->CRL = tmpreg;
 8001360:	6001      	str	r1, [r0, #0]
  }

/*---------------------------- GPIO CRH Configuration ------------------------*/
  /* Configure the eight high port pins */
  if (GPIO_InitStruct->GPIO_Pin > 0x00FF)
 8001362:	2dff      	cmp	r5, #255	; 0xff
 8001364:	d91f      	bls.n	80013a6 <GPIO_Init+0x9a>
  {
    tmpreg = GPIOx->CRH;
 8001366:	6841      	ldr	r1, [r0, #4]
    for (pinpos = 0x00; pinpos < 0x08; pinpos++)
 8001368:	2400      	movs	r4, #0
 800136a:	f104 0708 	add.w	r7, r4, #8
    {
      pos = (((u32)0x01) << (pinpos + 0x08));
 800136e:	2601      	movs	r6, #1
 8001370:	40be      	lsls	r6, r7
      /* Get the port pins position */
      currentpin = ((GPIO_InitStruct->GPIO_Pin) & pos);
 8001372:	ea06 0705 	and.w	r7, r6, r5
      if (currentpin == pos)
 8001376:	42b7      	cmp	r7, r6
 8001378:	d111      	bne.n	800139e <GPIO_Init+0x92>
      {
        pos = pinpos << 2;
 800137a:	ea4f 0e84 	mov.w	lr, r4, lsl #2
        /* Clear the corresponding high control register bits */
        pinmask = ((u32)0x0F) << pos;
 800137e:	260f      	movs	r6, #15
 8001380:	fa06 f60e 	lsl.w	r6, r6, lr
        tmpreg &= ~pinmask;
 8001384:	ea21 0106 	bic.w	r1, r1, r6

        /* Write the mode configuration in the corresponding bits */
        tmpreg |= (currentmode << pos);

        /* Reset the corresponding ODR bit */
        if (GPIO_InitStruct->GPIO_Mode == GPIO_Mode_IPD)
 8001388:	2a28      	cmp	r2, #40	; 0x28
        /* Clear the corresponding high control register bits */
        pinmask = ((u32)0x0F) << pos;
        tmpreg &= ~pinmask;

        /* Write the mode configuration in the corresponding bits */
        tmpreg |= (currentmode << pos);
 800138a:	fa03 f60e 	lsl.w	r6, r3, lr
 800138e:	ea41 0106 	orr.w	r1, r1, r6

        /* Reset the corresponding ODR bit */
        if (GPIO_InitStruct->GPIO_Mode == GPIO_Mode_IPD)
 8001392:	d101      	bne.n	8001398 <GPIO_Init+0x8c>
        {
          GPIOx->BRR = (((u32)0x01) << (pinpos + 0x08));
 8001394:	6147      	str	r7, [r0, #20]
 8001396:	e002      	b.n	800139e <GPIO_Init+0x92>
        }
        /* Set the corresponding ODR bit */
        if (GPIO_InitStruct->GPIO_Mode == GPIO_Mode_IPU)
 8001398:	2a48      	cmp	r2, #72	; 0x48
        {
          GPIOx->BSRR = (((u32)0x01) << (pinpos + 0x08));
 800139a:	bf08      	it	eq
 800139c:	6107      	streq	r7, [r0, #16]
/*---------------------------- GPIO CRH Configuration ------------------------*/
  /* Configure the eight high port pins */
  if (GPIO_InitStruct->GPIO_Pin > 0x00FF)
  {
    tmpreg = GPIOx->CRH;
    for (pinpos = 0x00; pinpos < 0x08; pinpos++)
 800139e:	3401      	adds	r4, #1
 80013a0:	2c08      	cmp	r4, #8
 80013a2:	d1e2      	bne.n	800136a <GPIO_Init+0x5e>
        {
          GPIOx->BSRR = (((u32)0x01) << (pinpos + 0x08));
        }
      }
    }
    GPIOx->CRH = tmpreg;
 80013a4:	6041      	str	r1, [r0, #4]
 80013a6:	bdf0      	pop	{r4, r5, r6, r7, pc}

080013a8 <GPIO_ReadInputDataBit>:
  
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_PERIPH(GPIOx));
  assert_param(IS_GET_GPIO_PIN(GPIO_Pin)); 
  
  if ((GPIOx->IDR & GPIO_Pin) != (u32)Bit_RESET)
 80013a8:	6883      	ldr	r3, [r0, #8]
 80013aa:	4219      	tst	r1, r3
  else
  {
    bitstatus = (u8)Bit_RESET;
  }
  return bitstatus;
}
 80013ac:	bf14      	ite	ne
 80013ae:	2001      	movne	r0, #1
 80013b0:	2000      	moveq	r0, #0
 80013b2:	4770      	bx	lr

080013b4 <GPIO_SetBits>:
{
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_PERIPH(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  
  GPIOx->BSRR = GPIO_Pin;
 80013b4:	6101      	str	r1, [r0, #16]
 80013b6:	4770      	bx	lr

080013b8 <GPIO_ResetBits>:
{
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_PERIPH(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  
  GPIOx->BRR = GPIO_Pin;
 80013b8:	6141      	str	r1, [r0, #20]
 80013ba:	4770      	bx	lr

080013bc <GPIO_PinRemapConfig>:
*                    This parameter can be: ENABLE or DISABLE.
* Output         : None
* Return         : None
*******************************************************************************/
void GPIO_PinRemapConfig(u32 GPIO_Remap, FunctionalState NewState)
{
 80013bc:	b530      	push	{r4, r5, lr}

  /* Check the parameters */
  assert_param(IS_GPIO_REMAP(GPIO_Remap));
  assert_param(IS_FUNCTIONAL_STATE(NewState));  
  
  tmpreg = AFIO->MAPR;
 80013be:	4c13      	ldr	r4, [pc, #76]	; (800140c <GPIO_PinRemapConfig+0x50>)

  tmpmask = (GPIO_Remap & DBGAFR_POSITION_MASK) >> 0x10;
  tmp = GPIO_Remap & LSB_MASK;

  if ((GPIO_Remap & (DBGAFR_LOCATION_MASK | DBGAFR_NUMBITS_MASK)) == (DBGAFR_LOCATION_MASK | DBGAFR_NUMBITS_MASK))
 80013c0:	f400 1540 	and.w	r5, r0, #3145728	; 0x300000
 80013c4:	f5b5 1f40 	cmp.w	r5, #3145728	; 0x300000

  /* Check the parameters */
  assert_param(IS_GPIO_REMAP(GPIO_Remap));
  assert_param(IS_FUNCTIONAL_STATE(NewState));  
  
  tmpreg = AFIO->MAPR;
 80013c8:	6863      	ldr	r3, [r4, #4]

  tmpmask = (GPIO_Remap & DBGAFR_POSITION_MASK) >> 0x10;
  tmp = GPIO_Remap & LSB_MASK;
 80013ca:	b282      	uxth	r2, r0

  if ((GPIO_Remap & (DBGAFR_LOCATION_MASK | DBGAFR_NUMBITS_MASK)) == (DBGAFR_LOCATION_MASK | DBGAFR_NUMBITS_MASK))
 80013cc:	d106      	bne.n	80013dc <GPIO_PinRemapConfig+0x20>
  {
    tmpreg &= DBGAFR_SWJCFG_MASK;
    AFIO->MAPR &= DBGAFR_SWJCFG_MASK;
 80013ce:	6865      	ldr	r5, [r4, #4]
  tmpmask = (GPIO_Remap & DBGAFR_POSITION_MASK) >> 0x10;
  tmp = GPIO_Remap & LSB_MASK;

  if ((GPIO_Remap & (DBGAFR_LOCATION_MASK | DBGAFR_NUMBITS_MASK)) == (DBGAFR_LOCATION_MASK | DBGAFR_NUMBITS_MASK))
  {
    tmpreg &= DBGAFR_SWJCFG_MASK;
 80013d0:	f023 6370 	bic.w	r3, r3, #251658240	; 0xf000000
    AFIO->MAPR &= DBGAFR_SWJCFG_MASK;
 80013d4:	f025 6570 	bic.w	r5, r5, #251658240	; 0xf000000
 80013d8:	6065      	str	r5, [r4, #4]
 80013da:	e00e      	b.n	80013fa <GPIO_PinRemapConfig+0x3e>
  }
  else if ((GPIO_Remap & DBGAFR_NUMBITS_MASK) == DBGAFR_NUMBITS_MASK)
 80013dc:	02c4      	lsls	r4, r0, #11
    tmpreg &= ~tmp1;
    tmpreg |= ~DBGAFR_SWJCFG_MASK;
  }
  else
  {
    tmpreg &= ~(tmp << ((GPIO_Remap >> 0x15)*0x10));
 80013de:	bf55      	itete	pl
 80013e0:	0d44      	lsrpl	r4, r0, #21
    tmpreg &= DBGAFR_SWJCFG_MASK;
    AFIO->MAPR &= DBGAFR_SWJCFG_MASK;
  }
  else if ((GPIO_Remap & DBGAFR_NUMBITS_MASK) == DBGAFR_NUMBITS_MASK)
  {
    tmp1 = ((u32)0x03) << tmpmask;
 80013e2:	2403      	movmi	r4, #3
    tmpreg &= ~tmp1;
    tmpreg |= ~DBGAFR_SWJCFG_MASK;
  }
  else
  {
    tmpreg &= ~(tmp << ((GPIO_Remap >> 0x15)*0x10));
 80013e4:	0124      	lslpl	r4, r4, #4
  assert_param(IS_GPIO_REMAP(GPIO_Remap));
  assert_param(IS_FUNCTIONAL_STATE(NewState));  
  
  tmpreg = AFIO->MAPR;

  tmpmask = (GPIO_Remap & DBGAFR_POSITION_MASK) >> 0x10;
 80013e6:	f3c0 4503 	ubfxmi	r5, r0, #16, #4
    tmpreg &= DBGAFR_SWJCFG_MASK;
    AFIO->MAPR &= DBGAFR_SWJCFG_MASK;
  }
  else if ((GPIO_Remap & DBGAFR_NUMBITS_MASK) == DBGAFR_NUMBITS_MASK)
  {
    tmp1 = ((u32)0x03) << tmpmask;
 80013ea:	bf4c      	ite	mi
 80013ec:	40ac      	lslmi	r4, r5
    tmpreg &= ~tmp1;
    tmpreg |= ~DBGAFR_SWJCFG_MASK;
  }
  else
  {
    tmpreg &= ~(tmp << ((GPIO_Remap >> 0x15)*0x10));
 80013ee:	fa02 f404 	lslpl.w	r4, r2, r4
 80013f2:	ea23 0304 	bic.w	r3, r3, r4
    tmpreg |= ~DBGAFR_SWJCFG_MASK;
 80013f6:	f043 6370 	orr.w	r3, r3, #251658240	; 0xf000000
  }

  if (NewState != DISABLE)
 80013fa:	b119      	cbz	r1, 8001404 <GPIO_PinRemapConfig+0x48>
  {
    tmpreg |= (tmp << ((GPIO_Remap >> 0x15)*0x10));
 80013fc:	0d40      	lsrs	r0, r0, #21
 80013fe:	0100      	lsls	r0, r0, #4
 8001400:	4082      	lsls	r2, r0
 8001402:	4313      	orrs	r3, r2
  }

  AFIO->MAPR = tmpreg;
 8001404:	4a01      	ldr	r2, [pc, #4]	; (800140c <GPIO_PinRemapConfig+0x50>)
 8001406:	6053      	str	r3, [r2, #4]
 8001408:	bd30      	pop	{r4, r5, pc}
 800140a:	bf00      	nop
 800140c:	40010000 	andmi	r0, r1, r0

08001410 <NVIC_PriorityGroupConfig>:
{
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(NVIC_PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to NVIC_PriorityGroup value */
  SCB->AIRCR = AIRCR_VECTKEY_MASK | NVIC_PriorityGroup;
 8001410:	f040 60bf 	orr.w	r0, r0, #100139008	; 0x5f80000
 8001414:	4b02      	ldr	r3, [pc, #8]	; (8001420 <NVIC_PriorityGroupConfig+0x10>)
 8001416:	f440 3000 	orr.w	r0, r0, #131072	; 0x20000
 800141a:	60d8      	str	r0, [r3, #12]
 800141c:	4770      	bx	lr
 800141e:	bf00      	nop
 8001420:	e000ed00 	and	lr, r0, r0, lsl #26

08001424 <NVIC_Init>:
  assert_param(IS_FUNCTIONAL_STATE(NVIC_InitStruct->NVIC_IRQChannelCmd));
  assert_param(IS_NVIC_IRQ_CHANNEL(NVIC_InitStruct->NVIC_IRQChannel));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(NVIC_InitStruct->NVIC_IRQChannelPreemptionPriority));  
  assert_param(IS_NVIC_SUB_PRIORITY(NVIC_InitStruct->NVIC_IRQChannelSubPriority));
    
  if (NVIC_InitStruct->NVIC_IRQChannelCmd != DISABLE)
 8001424:	78c2      	ldrb	r2, [r0, #3]
*                    specified NVIC peripheral.
* Output         : None
* Return         : None
*******************************************************************************/
void NVIC_Init(NVIC_InitTypeDef* NVIC_InitStruct)
{
 8001426:	b530      	push	{r4, r5, lr}
 8001428:	7803      	ldrb	r3, [r0, #0]
  assert_param(IS_FUNCTIONAL_STATE(NVIC_InitStruct->NVIC_IRQChannelCmd));
  assert_param(IS_NVIC_IRQ_CHANNEL(NVIC_InitStruct->NVIC_IRQChannel));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(NVIC_InitStruct->NVIC_IRQChannelPreemptionPriority));  
  assert_param(IS_NVIC_SUB_PRIORITY(NVIC_InitStruct->NVIC_IRQChannelSubPriority));
    
  if (NVIC_InitStruct->NVIC_IRQChannelCmd != DISABLE)
 800142a:	b372      	cbz	r2, 800148a <NVIC_Init+0x66>
  {
    /* Compute the Corresponding IRQ Priority --------------------------------*/    
    tmppriority = (0x700 - (SCB->AIRCR & (u32)0x700))>> 0x08;
 800142c:	4a1c      	ldr	r2, [pc, #112]	; (80014a0 <NVIC_Init+0x7c>)
    
    tmppriority = (u32)NVIC_InitStruct->NVIC_IRQChannelPreemptionPriority << tmppre;
    tmppriority |=  NVIC_InitStruct->NVIC_IRQChannelSubPriority & tmpsub;

    tmppriority = tmppriority << 0x04;
    tmppriority = ((u32)tmppriority) << ((NVIC_InitStruct->NVIC_IRQChannel & (u8)0x03) * 0x08);
 800142e:	f003 0503 	and.w	r5, r3, #3
  assert_param(IS_NVIC_SUB_PRIORITY(NVIC_InitStruct->NVIC_IRQChannelSubPriority));
    
  if (NVIC_InitStruct->NVIC_IRQChannelCmd != DISABLE)
  {
    /* Compute the Corresponding IRQ Priority --------------------------------*/    
    tmppriority = (0x700 - (SCB->AIRCR & (u32)0x700))>> 0x08;
 8001432:	68d4      	ldr	r4, [r2, #12]
    tmppre = (0x4 - tmppriority);
    tmpsub = tmpsub >> tmppriority;
    
    tmppriority = (u32)NVIC_InitStruct->NVIC_IRQChannelPreemptionPriority << tmppre;
 8001434:	7842      	ldrb	r2, [r0, #1]
  assert_param(IS_NVIC_SUB_PRIORITY(NVIC_InitStruct->NVIC_IRQChannelSubPriority));
    
  if (NVIC_InitStruct->NVIC_IRQChannelCmd != DISABLE)
  {
    /* Compute the Corresponding IRQ Priority --------------------------------*/    
    tmppriority = (0x700 - (SCB->AIRCR & (u32)0x700))>> 0x08;
 8001436:	43e4      	mvns	r4, r4
 8001438:	f3c4 2402 	ubfx	r4, r4, #8, #3
    tmppre = (0x4 - tmppriority);
 800143c:	f1c4 0104 	rsb	r1, r4, #4
    tmpsub = tmpsub >> tmppriority;
    
    tmppriority = (u32)NVIC_InitStruct->NVIC_IRQChannelPreemptionPriority << tmppre;
 8001440:	fa02 f101 	lsl.w	r1, r2, r1
  if (NVIC_InitStruct->NVIC_IRQChannelCmd != DISABLE)
  {
    /* Compute the Corresponding IRQ Priority --------------------------------*/    
    tmppriority = (0x700 - (SCB->AIRCR & (u32)0x700))>> 0x08;
    tmppre = (0x4 - tmppriority);
    tmpsub = tmpsub >> tmppriority;
 8001444:	220f      	movs	r2, #15
 8001446:	40e2      	lsrs	r2, r4
    
    tmppriority = (u32)NVIC_InitStruct->NVIC_IRQChannelPreemptionPriority << tmppre;
    tmppriority |=  NVIC_InitStruct->NVIC_IRQChannelSubPriority & tmpsub;
 8001448:	7884      	ldrb	r4, [r0, #2]
 800144a:	f003 03fc 	and.w	r3, r3, #252	; 0xfc
 800144e:	4022      	ands	r2, r4
 8001450:	f103 4360 	add.w	r3, r3, #3758096384	; 0xe0000000
 8001454:	f503 4361 	add.w	r3, r3, #57600	; 0xe100
 8001458:	430a      	orrs	r2, r1

    tmppriority = tmppriority << 0x04;
    tmppriority = ((u32)tmppriority) << ((NVIC_InitStruct->NVIC_IRQChannel & (u8)0x03) * 0x08);
    
    tmpreg = NVIC->IPR[(NVIC_InitStruct->NVIC_IRQChannel >> 0x02)];
 800145a:	f8d3 4300 	ldr.w	r4, [r3, #768]	; 0x300
    
    tmppriority = (u32)NVIC_InitStruct->NVIC_IRQChannelPreemptionPriority << tmppre;
    tmppriority |=  NVIC_InitStruct->NVIC_IRQChannelSubPriority & tmpsub;

    tmppriority = tmppriority << 0x04;
    tmppriority = ((u32)tmppriority) << ((NVIC_InitStruct->NVIC_IRQChannel & (u8)0x03) * 0x08);
 800145e:	00ed      	lsls	r5, r5, #3
    tmpsub = tmpsub >> tmppriority;
    
    tmppriority = (u32)NVIC_InitStruct->NVIC_IRQChannelPreemptionPriority << tmppre;
    tmppriority |=  NVIC_InitStruct->NVIC_IRQChannelSubPriority & tmpsub;

    tmppriority = tmppriority << 0x04;
 8001460:	0112      	lsls	r2, r2, #4
    tmppriority = ((u32)tmppriority) << ((NVIC_InitStruct->NVIC_IRQChannel & (u8)0x03) * 0x08);
    
    tmpreg = NVIC->IPR[(NVIC_InitStruct->NVIC_IRQChannel >> 0x02)];
    tmpmask = (u32)0xFF << ((NVIC_InitStruct->NVIC_IRQChannel & (u8)0x03) * 0x08);
 8001462:	21ff      	movs	r1, #255	; 0xff
 8001464:	40a9      	lsls	r1, r5
    
    tmppriority = (u32)NVIC_InitStruct->NVIC_IRQChannelPreemptionPriority << tmppre;
    tmppriority |=  NVIC_InitStruct->NVIC_IRQChannelSubPriority & tmpsub;

    tmppriority = tmppriority << 0x04;
    tmppriority = ((u32)tmppriority) << ((NVIC_InitStruct->NVIC_IRQChannel & (u8)0x03) * 0x08);
 8001466:	40aa      	lsls	r2, r5
    
    tmpreg = NVIC->IPR[(NVIC_InitStruct->NVIC_IRQChannel >> 0x02)];
    tmpmask = (u32)0xFF << ((NVIC_InitStruct->NVIC_IRQChannel & (u8)0x03) * 0x08);
    tmpreg &= ~tmpmask;
 8001468:	ea24 0401 	bic.w	r4, r4, r1
    tmppriority &= tmpmask;  
 800146c:	400a      	ands	r2, r1
    tmpreg |= tmppriority;
 800146e:	4322      	orrs	r2, r4

    NVIC->IPR[(NVIC_InitStruct->NVIC_IRQChannel >> 0x02)] = tmpreg;
 8001470:	f8c3 2300 	str.w	r2, [r3, #768]	; 0x300
    
    /* Enable the Selected IRQ Channels --------------------------------------*/
    NVIC->ISER[(NVIC_InitStruct->NVIC_IRQChannel >> 0x05)] =
 8001474:	7803      	ldrb	r3, [r0, #0]
      (u32)0x01 << (NVIC_InitStruct->NVIC_IRQChannel & (u8)0x1F);
 8001476:	2201      	movs	r2, #1
    tmpreg |= tmppriority;

    NVIC->IPR[(NVIC_InitStruct->NVIC_IRQChannel >> 0x02)] = tmpreg;
    
    /* Enable the Selected IRQ Channels --------------------------------------*/
    NVIC->ISER[(NVIC_InitStruct->NVIC_IRQChannel >> 0x05)] =
 8001478:	0959      	lsrs	r1, r3, #5
      (u32)0x01 << (NVIC_InitStruct->NVIC_IRQChannel & (u8)0x1F);
 800147a:	f003 031f 	and.w	r3, r3, #31
 800147e:	fa02 f303 	lsl.w	r3, r2, r3
    tmpreg |= tmppriority;

    NVIC->IPR[(NVIC_InitStruct->NVIC_IRQChannel >> 0x02)] = tmpreg;
    
    /* Enable the Selected IRQ Channels --------------------------------------*/
    NVIC->ISER[(NVIC_InitStruct->NVIC_IRQChannel >> 0x05)] =
 8001482:	4a08      	ldr	r2, [pc, #32]	; (80014a4 <NVIC_Init+0x80>)
 8001484:	f842 3021 	str.w	r3, [r2, r1, lsl #2]
 8001488:	bd30      	pop	{r4, r5, pc}
      (u32)0x01 << (NVIC_InitStruct->NVIC_IRQChannel & (u8)0x1F);
  }
  else
  {
    /* Disable the Selected IRQ Channels -------------------------------------*/
    NVIC->ICER[(NVIC_InitStruct->NVIC_IRQChannel >> 0x05)] =
 800148a:	095a      	lsrs	r2, r3, #5
      (u32)0x01 << (NVIC_InitStruct->NVIC_IRQChannel & (u8)0x1F);
 800148c:	2101      	movs	r1, #1
 800148e:	f003 031f 	and.w	r3, r3, #31
 8001492:	4099      	lsls	r1, r3
      (u32)0x01 << (NVIC_InitStruct->NVIC_IRQChannel & (u8)0x1F);
  }
  else
  {
    /* Disable the Selected IRQ Channels -------------------------------------*/
    NVIC->ICER[(NVIC_InitStruct->NVIC_IRQChannel >> 0x05)] =
 8001494:	f102 0320 	add.w	r3, r2, #32
 8001498:	4a02      	ldr	r2, [pc, #8]	; (80014a4 <NVIC_Init+0x80>)
 800149a:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
 800149e:	bd30      	pop	{r4, r5, pc}
 80014a0:	e000ed00 	and	lr, r0, r0, lsl #26
 80014a4:	e000e100 	and	lr, r0, r0, lsl #2

080014a8 <NVIC_SetVectorTable>:
{ 
  /* Check the parameters */
  assert_param(IS_NVIC_VECTTAB(NVIC_VectTab));
  assert_param(IS_NVIC_OFFSET(Offset));  
   
  SCB->VTOR = NVIC_VectTab | (Offset & (u32)0x1FFFFF80);
 80014a8:	f021 4160 	bic.w	r1, r1, #3758096384	; 0xe0000000
 80014ac:	f021 017f 	bic.w	r1, r1, #127	; 0x7f
 80014b0:	4b01      	ldr	r3, [pc, #4]	; (80014b8 <NVIC_SetVectorTable+0x10>)
 80014b2:	4308      	orrs	r0, r1
 80014b4:	6098      	str	r0, [r3, #8]
 80014b6:	4770      	bx	lr
 80014b8:	e000ed00 	and	lr, r0, r0, lsl #26

080014bc <NVIC_GenerateSystemReset>:
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void NVIC_GenerateSystemReset(void)
{
 80014bc:	b508      	push	{r3, lr}
  SCB->AIRCR = AIRCR_VECTKEY_MASK | (u32)0x04;
 80014be:	4a03      	ldr	r2, [pc, #12]	; (80014cc <NVIC_GenerateSystemReset+0x10>)
 80014c0:	4b03      	ldr	r3, [pc, #12]	; (80014d0 <NVIC_GenerateSystemReset+0x14>)
 80014c2:	60da      	str	r2, [r3, #12]
  __DSB();                                                                             /* Ensure completion of memory access */
 80014c4:	f7fe fe3f 	bl	8000146 <__DSB>
    while(1);
 80014c8:	e7fe      	b.n	80014c8 <NVIC_GenerateSystemReset+0xc>
 80014ca:	bf00      	nop
 80014cc:	05fa0004 	ldrbeq	r0, [sl, #4]!
 80014d0:	e000ed00 	and	lr, r0, r0, lsl #26

080014d4 <RCC_DeInit>:
* Return         : None
*******************************************************************************/
void RCC_DeInit(void)
{
  /* Set HSION bit */
  RCC->CR |= (u32)0x00000001;
 80014d4:	4b0c      	ldr	r3, [pc, #48]	; (8001508 <RCC_DeInit+0x34>)
 80014d6:	681a      	ldr	r2, [r3, #0]
 80014d8:	f042 0201 	orr.w	r2, r2, #1
 80014dc:	601a      	str	r2, [r3, #0]

  /* Reset SW[1:0], HPRE[3:0], PPRE1[2:0], PPRE2[2:0], ADCPRE[1:0] and MCO[2:0] bits */
  RCC->CFGR &= (u32)0xF8FF0000;
 80014de:	6859      	ldr	r1, [r3, #4]
 80014e0:	4a0a      	ldr	r2, [pc, #40]	; (800150c <RCC_DeInit+0x38>)
 80014e2:	400a      	ands	r2, r1
 80014e4:	605a      	str	r2, [r3, #4]
  
  /* Reset HSEON, CSSON and PLLON bits */
  RCC->CR &= (u32)0xFEF6FFFF;
 80014e6:	681a      	ldr	r2, [r3, #0]
 80014e8:	f022 7284 	bic.w	r2, r2, #17301504	; 0x1080000
 80014ec:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 80014f0:	601a      	str	r2, [r3, #0]

  /* Reset HSEBYP bit */
  RCC->CR &= (u32)0xFFFBFFFF;
 80014f2:	681a      	ldr	r2, [r3, #0]
 80014f4:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 80014f8:	601a      	str	r2, [r3, #0]

  /* Reset PLLSRC, PLLXTPRE, PLLMUL[3:0] and USBPRE bits */
  RCC->CFGR &= (u32)0xFF80FFFF;
 80014fa:	685a      	ldr	r2, [r3, #4]
 80014fc:	f422 02fe 	bic.w	r2, r2, #8323072	; 0x7f0000
 8001500:	605a      	str	r2, [r3, #4]

  /* Disable all interrupts */
  RCC->CIR = 0x00000000;
 8001502:	2200      	movs	r2, #0
 8001504:	609a      	str	r2, [r3, #8]
 8001506:	4770      	bx	lr
 8001508:	40021000 	andmi	r1, r2, r0
 800150c:	f8ff0000 			; <UNDEFINED> instruction: 0xf8ff0000

08001510 <RCC_HSEConfig>:
  /* Check the parameters */
  assert_param(IS_RCC_HSE(RCC_HSE));

  /* Reset HSEON and HSEBYP bits before configuring the HSE ------------------*/
  /* Reset HSEON bit */
  RCC->CR &= CR_HSEON_Reset;
 8001510:	4b0c      	ldr	r3, [pc, #48]	; (8001544 <RCC_HSEConfig+0x34>)

  /* Reset HSEBYP bit */
  RCC->CR &= CR_HSEBYP_Reset;

  /* Configure HSE (RCC_HSE_OFF is already covered by the code section above) */
  switch(RCC_HSE)
 8001512:	f5b0 3f80 	cmp.w	r0, #65536	; 0x10000
  /* Check the parameters */
  assert_param(IS_RCC_HSE(RCC_HSE));

  /* Reset HSEON and HSEBYP bits before configuring the HSE ------------------*/
  /* Reset HSEON bit */
  RCC->CR &= CR_HSEON_Reset;
 8001516:	681a      	ldr	r2, [r3, #0]
 8001518:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 800151c:	601a      	str	r2, [r3, #0]

  /* Reset HSEBYP bit */
  RCC->CR &= CR_HSEBYP_Reset;
 800151e:	681a      	ldr	r2, [r3, #0]
 8001520:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8001524:	601a      	str	r2, [r3, #0]

  /* Configure HSE (RCC_HSE_OFF is already covered by the code section above) */
  switch(RCC_HSE)
 8001526:	d003      	beq.n	8001530 <RCC_HSEConfig+0x20>
 8001528:	f5b0 2f80 	cmp.w	r0, #262144	; 0x40000
 800152c:	d004      	beq.n	8001538 <RCC_HSEConfig+0x28>
 800152e:	4770      	bx	lr
  {
    case RCC_HSE_ON:
      /* Set HSEON bit */
      RCC->CR |= CR_HSEON_Set;
 8001530:	681a      	ldr	r2, [r3, #0]
 8001532:	f442 3280 	orr.w	r2, r2, #65536	; 0x10000
 8001536:	e002      	b.n	800153e <RCC_HSEConfig+0x2e>
      break;
      
    case RCC_HSE_Bypass:
      /* Set HSEBYP and HSEON bits */
      RCC->CR |= CR_HSEBYP_Set | CR_HSEON_Set;
 8001538:	681a      	ldr	r2, [r3, #0]
 800153a:	f442 22a0 	orr.w	r2, r2, #327680	; 0x50000
 800153e:	601a      	str	r2, [r3, #0]
 8001540:	4770      	bx	lr
 8001542:	bf00      	nop
 8001544:	40021000 	andmi	r1, r2, r0

08001548 <RCC_PLLConfig>:

  /* Check the parameters */
  assert_param(IS_RCC_PLL_SOURCE(RCC_PLLSource));
  assert_param(IS_RCC_PLL_MUL(RCC_PLLMul));

  tmpreg = RCC->CFGR;
 8001548:	4a03      	ldr	r2, [pc, #12]	; (8001558 <RCC_PLLConfig+0x10>)
 800154a:	6853      	ldr	r3, [r2, #4]

  /* Clear PLLSRC, PLLXTPRE and PLLMUL[3:0] bits */
  tmpreg &= CFGR_PLL_Mask;
 800154c:	f423 137c 	bic.w	r3, r3, #4128768	; 0x3f0000
 8001550:	4319      	orrs	r1, r3

  /* Set the PLL configuration bits */
  tmpreg |= RCC_PLLSource | RCC_PLLMul;
 8001552:	4308      	orrs	r0, r1

  /* Store the new value */
  RCC->CFGR = tmpreg;
 8001554:	6050      	str	r0, [r2, #4]
 8001556:	4770      	bx	lr
 8001558:	40021000 	andmi	r1, r2, r0

0800155c <RCC_PLLCmd>:
void RCC_PLLCmd(FunctionalState NewState)
{
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  *(vu32 *) CR_PLLON_BB = (u32)NewState;
 800155c:	4b01      	ldr	r3, [pc, #4]	; (8001564 <RCC_PLLCmd+0x8>)
 800155e:	6018      	str	r0, [r3, #0]
 8001560:	4770      	bx	lr
 8001562:	bf00      	nop
 8001564:	42420060 	submi	r0, r2, #96	; 0x60

08001568 <RCC_SYSCLKConfig>:
  u32 tmpreg = 0;

  /* Check the parameters */
  assert_param(IS_RCC_SYSCLK_SOURCE(RCC_SYSCLKSource));

  tmpreg = RCC->CFGR;
 8001568:	4a03      	ldr	r2, [pc, #12]	; (8001578 <RCC_SYSCLKConfig+0x10>)
 800156a:	6853      	ldr	r3, [r2, #4]

  /* Clear SW[1:0] bits */
  tmpreg &= CFGR_SW_Mask;
 800156c:	f023 0303 	bic.w	r3, r3, #3

  /* Set SW[1:0] bits according to RCC_SYSCLKSource value */
  tmpreg |= RCC_SYSCLKSource;
 8001570:	4318      	orrs	r0, r3

  /* Store the new value */
  RCC->CFGR = tmpreg;
 8001572:	6050      	str	r0, [r2, #4]
 8001574:	4770      	bx	lr
 8001576:	bf00      	nop
 8001578:	40021000 	andmi	r1, r2, r0

0800157c <RCC_GetSYSCLKSource>:
*                       - 0x04: HSE used as system clock
*                       - 0x08: PLL used as system clock
*******************************************************************************/
u8 RCC_GetSYSCLKSource(void)
{
  return ((u8)(RCC->CFGR & CFGR_SWS_Mask));
 800157c:	4b02      	ldr	r3, [pc, #8]	; (8001588 <RCC_GetSYSCLKSource+0xc>)
 800157e:	6858      	ldr	r0, [r3, #4]
}
 8001580:	f000 000c 	and.w	r0, r0, #12
 8001584:	4770      	bx	lr
 8001586:	bf00      	nop
 8001588:	40021000 	andmi	r1, r2, r0

0800158c <RCC_HCLKConfig>:
  u32 tmpreg = 0;

  /* Check the parameters */
  assert_param(IS_RCC_HCLK(RCC_SYSCLK));

  tmpreg = RCC->CFGR;
 800158c:	4a03      	ldr	r2, [pc, #12]	; (800159c <RCC_HCLKConfig+0x10>)
 800158e:	6853      	ldr	r3, [r2, #4]

  /* Clear HPRE[3:0] bits */
  tmpreg &= CFGR_HPRE_Reset_Mask;
 8001590:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0

  /* Set HPRE[3:0] bits according to RCC_SYSCLK value */
  tmpreg |= RCC_SYSCLK;
 8001594:	4318      	orrs	r0, r3

  /* Store the new value */
  RCC->CFGR = tmpreg;
 8001596:	6050      	str	r0, [r2, #4]
 8001598:	4770      	bx	lr
 800159a:	bf00      	nop
 800159c:	40021000 	andmi	r1, r2, r0

080015a0 <RCC_PCLK1Config>:
  u32 tmpreg = 0;

  /* Check the parameters */
  assert_param(IS_RCC_PCLK(RCC_HCLK));

  tmpreg = RCC->CFGR;
 80015a0:	4a03      	ldr	r2, [pc, #12]	; (80015b0 <RCC_PCLK1Config+0x10>)
 80015a2:	6853      	ldr	r3, [r2, #4]

  /* Clear PPRE1[2:0] bits */
  tmpreg &= CFGR_PPRE1_Reset_Mask;
 80015a4:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700

  /* Set PPRE1[2:0] bits according to RCC_HCLK value */
  tmpreg |= RCC_HCLK;
 80015a8:	4318      	orrs	r0, r3

  /* Store the new value */
  RCC->CFGR = tmpreg;
 80015aa:	6050      	str	r0, [r2, #4]
 80015ac:	4770      	bx	lr
 80015ae:	bf00      	nop
 80015b0:	40021000 	andmi	r1, r2, r0

080015b4 <RCC_PCLK2Config>:
  u32 tmpreg = 0;

  /* Check the parameters */
  assert_param(IS_RCC_PCLK(RCC_HCLK));

  tmpreg = RCC->CFGR;
 80015b4:	4a03      	ldr	r2, [pc, #12]	; (80015c4 <RCC_PCLK2Config+0x10>)
 80015b6:	6853      	ldr	r3, [r2, #4]

  /* Clear PPRE2[2:0] bits */
  tmpreg &= CFGR_PPRE2_Reset_Mask;
 80015b8:	f423 5360 	bic.w	r3, r3, #14336	; 0x3800

  /* Set PPRE2[2:0] bits according to RCC_HCLK value */
  tmpreg |= RCC_HCLK << 3;
 80015bc:	ea43 00c0 	orr.w	r0, r3, r0, lsl #3

  /* Store the new value */
  RCC->CFGR = tmpreg;
 80015c0:	6050      	str	r0, [r2, #4]
 80015c2:	4770      	bx	lr
 80015c4:	40021000 	andmi	r1, r2, r0

080015c8 <RCC_USBCLKConfig>:
void RCC_USBCLKConfig(u32 RCC_USBCLKSource)
{
  /* Check the parameters */
  assert_param(IS_RCC_USBCLK_SOURCE(RCC_USBCLKSource));

  *(vu32 *) CFGR_USBPRE_BB = RCC_USBCLKSource;
 80015c8:	4b01      	ldr	r3, [pc, #4]	; (80015d0 <RCC_USBCLKConfig+0x8>)
 80015ca:	6018      	str	r0, [r3, #0]
 80015cc:	4770      	bx	lr
 80015ce:	bf00      	nop
 80015d0:	424200d8 	submi	r0, r2, #216	; 0xd8

080015d4 <RCC_GetClocksFreq>:
void RCC_GetClocksFreq(RCC_ClocksTypeDef* RCC_Clocks)
{
  u32 tmp = 0, pllmull = 0, pllsource = 0, presc = 0;

  /* Get SYSCLK source -------------------------------------------------------*/
  tmp = RCC->CFGR & CFGR_SWS_Mask;
 80015d4:	4a1c      	ldr	r2, [pc, #112]	; (8001648 <RCC_GetClocksFreq+0x74>)
*                    will hold the clocks frequencies.
* Output         : None
* Return         : None
*******************************************************************************/
void RCC_GetClocksFreq(RCC_ClocksTypeDef* RCC_Clocks)
{
 80015d6:	b510      	push	{r4, lr}
  u32 tmp = 0, pllmull = 0, pllsource = 0, presc = 0;

  /* Get SYSCLK source -------------------------------------------------------*/
  tmp = RCC->CFGR & CFGR_SWS_Mask;
 80015d8:	6853      	ldr	r3, [r2, #4]
 80015da:	f003 030c 	and.w	r3, r3, #12

  switch (tmp)
 80015de:	2b04      	cmp	r3, #4
 80015e0:	d001      	beq.n	80015e6 <RCC_GetClocksFreq+0x12>
 80015e2:	2b08      	cmp	r3, #8
 80015e4:	d001      	beq.n	80015ea <RCC_GetClocksFreq+0x16>
    case 0x00:  /* HSI used as system clock */
      RCC_Clocks->SYSCLK_Frequency = HSI_Value;
      break;

    case 0x04:  /* HSE used as system clock */
      RCC_Clocks->SYSCLK_Frequency = HSE_Value;
 80015e6:	4b19      	ldr	r3, [pc, #100]	; (800164c <RCC_GetClocksFreq+0x78>)
 80015e8:	e00e      	b.n	8001608 <RCC_GetClocksFreq+0x34>
      break;

    case 0x08:  /* PLL used as system clock */
      /* Get PLL clock source and multiplication factor ----------------------*/
      pllmull = RCC->CFGR & CFGR_PLLMull_Mask;
 80015ea:	6853      	ldr	r3, [r2, #4]
      pllmull = ( pllmull >> 18) + 2;

      pllsource = RCC->CFGR & CFGR_PLLSRC_Mask;
 80015ec:	6851      	ldr	r1, [r2, #4]
      break;

    case 0x08:  /* PLL used as system clock */
      /* Get PLL clock source and multiplication factor ----------------------*/
      pllmull = RCC->CFGR & CFGR_PLLMull_Mask;
      pllmull = ( pllmull >> 18) + 2;
 80015ee:	f3c3 4383 	ubfx	r3, r3, #18, #4

      pllsource = RCC->CFGR & CFGR_PLLSRC_Mask;

      if (pllsource == 0x00)
 80015f2:	03cc      	lsls	r4, r1, #15
      break;

    case 0x08:  /* PLL used as system clock */
      /* Get PLL clock source and multiplication factor ----------------------*/
      pllmull = RCC->CFGR & CFGR_PLLMull_Mask;
      pllmull = ( pllmull >> 18) + 2;
 80015f4:	f103 0302 	add.w	r3, r3, #2

      pllsource = RCC->CFGR & CFGR_PLLSRC_Mask;

      if (pllsource == 0x00)
 80015f8:	d502      	bpl.n	8001600 <RCC_GetClocksFreq+0x2c>
        RCC_Clocks->SYSCLK_Frequency = (HSI_Value >> 1) * pllmull;
      }
      else
      {/* HSE selected as PLL clock entry */

        if ((RCC->CFGR & CFGR_PLLXTPRE_Mask) != (u32)RESET)
 80015fa:	6851      	ldr	r1, [r2, #4]
 80015fc:	0389      	lsls	r1, r1, #14
 80015fe:	d501      	bpl.n	8001604 <RCC_GetClocksFreq+0x30>
        {/* HSE oscillator clock divided by 2 */

          RCC_Clocks->SYSCLK_Frequency = (HSE_Value >> 1) * pllmull;
 8001600:	4913      	ldr	r1, [pc, #76]	; (8001650 <RCC_GetClocksFreq+0x7c>)
 8001602:	e000      	b.n	8001606 <RCC_GetClocksFreq+0x32>
        }
        else
        {
          RCC_Clocks->SYSCLK_Frequency = HSE_Value * pllmull;
 8001604:	4911      	ldr	r1, [pc, #68]	; (800164c <RCC_GetClocksFreq+0x78>)
 8001606:	434b      	muls	r3, r1
 8001608:	6003      	str	r3, [r0, #0]
      break;
  }

  /* Compute HCLK, PCLK1, PCLK2 and ADCCLK clocks frequencies ----------------*/
  /* Get HCLK prescaler */
  tmp = RCC->CFGR & CFGR_HPRE_Set_Mask;
 800160a:	6853      	ldr	r3, [r2, #4]
  tmp = tmp >> 4;
  presc = APBAHBPrescTable[tmp];
 800160c:	4911      	ldr	r1, [pc, #68]	; (8001654 <RCC_GetClocksFreq+0x80>)
  }

  /* Compute HCLK, PCLK1, PCLK2 and ADCCLK clocks frequencies ----------------*/
  /* Get HCLK prescaler */
  tmp = RCC->CFGR & CFGR_HPRE_Set_Mask;
  tmp = tmp >> 4;
 800160e:	f3c3 1303 	ubfx	r3, r3, #4, #4
  presc = APBAHBPrescTable[tmp];

  /* HCLK clock frequency */
  RCC_Clocks->HCLK_Frequency = RCC_Clocks->SYSCLK_Frequency >> presc;
 8001612:	5ccc      	ldrb	r4, [r1, r3]
 8001614:	6803      	ldr	r3, [r0, #0]
 8001616:	40e3      	lsrs	r3, r4
 8001618:	6043      	str	r3, [r0, #4]

  /* Get PCLK1 prescaler */
  tmp = RCC->CFGR & CFGR_PPRE1_Set_Mask;
 800161a:	6854      	ldr	r4, [r2, #4]
  tmp = tmp >> 8;
 800161c:	f3c4 2402 	ubfx	r4, r4, #8, #3
  presc = APBAHBPrescTable[tmp];

  /* PCLK1 clock frequency */
  RCC_Clocks->PCLK1_Frequency = RCC_Clocks->HCLK_Frequency >> presc;
 8001620:	5d0c      	ldrb	r4, [r1, r4]
 8001622:	fa23 f404 	lsr.w	r4, r3, r4
 8001626:	6084      	str	r4, [r0, #8]

  /* Get PCLK2 prescaler */
  tmp = RCC->CFGR & CFGR_PPRE2_Set_Mask;
 8001628:	6854      	ldr	r4, [r2, #4]
  tmp = tmp >> 11;
 800162a:	f3c4 24c2 	ubfx	r4, r4, #11, #3
  presc = APBAHBPrescTable[tmp];

  /* PCLK2 clock frequency */
  RCC_Clocks->PCLK2_Frequency = RCC_Clocks->HCLK_Frequency >> presc;
 800162e:	5d0c      	ldrb	r4, [r1, r4]
 8001630:	40e3      	lsrs	r3, r4
 8001632:	60c3      	str	r3, [r0, #12]

  /* Get ADCCLK prescaler */
  tmp = RCC->CFGR & CFGR_ADCPRE_Set_Mask;
 8001634:	6852      	ldr	r2, [r2, #4]
  tmp = tmp >> 14;
 8001636:	f3c2 3281 	ubfx	r2, r2, #14, #2
  presc = ADCPrescTable[tmp];
 800163a:	440a      	add	r2, r1
 800163c:	7c12      	ldrb	r2, [r2, #16]

  /* ADCCLK clock frequency */
  RCC_Clocks->ADCCLK_Frequency = RCC_Clocks->PCLK2_Frequency / presc;
 800163e:	fbb3 f3f2 	udiv	r3, r3, r2
 8001642:	6103      	str	r3, [r0, #16]
 8001644:	bd10      	pop	{r4, pc}
 8001646:	bf00      	nop
 8001648:	40021000 	andmi	r1, r2, r0
 800164c:	007a1200 	rsbseq	r1, sl, r0, lsl #4
 8001650:	003d0900 	eorseq	r0, sp, r0, lsl #18
 8001654:	08002797 	stmdaeq	r0, {r0, r1, r2, r4, r7, r8, r9, sl, sp}

08001658 <RCC_APB2PeriphClockCmd>:
*                    This parameter can be: ENABLE or DISABLE.
* Output         : None
* Return         : None
*******************************************************************************/
void RCC_APB2PeriphClockCmd(u32 RCC_APB2Periph, FunctionalState NewState)
{
 8001658:	4b04      	ldr	r3, [pc, #16]	; (800166c <RCC_APB2PeriphClockCmd+0x14>)
  assert_param(IS_RCC_APB2_PERIPH(RCC_APB2Periph));
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
  {
    RCC->APB2ENR |= RCC_APB2Periph;
 800165a:	699a      	ldr	r2, [r3, #24]
{
  /* Check the parameters */
  assert_param(IS_RCC_APB2_PERIPH(RCC_APB2Periph));
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
 800165c:	b109      	cbz	r1, 8001662 <RCC_APB2PeriphClockCmd+0xa>
  {
    RCC->APB2ENR |= RCC_APB2Periph;
 800165e:	4310      	orrs	r0, r2
 8001660:	e001      	b.n	8001666 <RCC_APB2PeriphClockCmd+0xe>
  }
  else
  {
    RCC->APB2ENR &= ~RCC_APB2Periph;
 8001662:	ea22 0000 	bic.w	r0, r2, r0
 8001666:	6198      	str	r0, [r3, #24]
 8001668:	4770      	bx	lr
 800166a:	bf00      	nop
 800166c:	40021000 	andmi	r1, r2, r0

08001670 <RCC_APB1PeriphClockCmd>:
*                    This parameter can be: ENABLE or DISABLE.
* Output         : None
* Return         : None
*******************************************************************************/
void RCC_APB1PeriphClockCmd(u32 RCC_APB1Periph, FunctionalState NewState)
{
 8001670:	4b04      	ldr	r3, [pc, #16]	; (8001684 <RCC_APB1PeriphClockCmd+0x14>)
  assert_param(IS_RCC_APB1_PERIPH(RCC_APB1Periph));
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
  {
    RCC->APB1ENR |= RCC_APB1Periph;
 8001672:	69da      	ldr	r2, [r3, #28]
{
  /* Check the parameters */
  assert_param(IS_RCC_APB1_PERIPH(RCC_APB1Periph));
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
 8001674:	b109      	cbz	r1, 800167a <RCC_APB1PeriphClockCmd+0xa>
  {
    RCC->APB1ENR |= RCC_APB1Periph;
 8001676:	4310      	orrs	r0, r2
 8001678:	e001      	b.n	800167e <RCC_APB1PeriphClockCmd+0xe>
  }
  else
  {
    RCC->APB1ENR &= ~RCC_APB1Periph;
 800167a:	ea22 0000 	bic.w	r0, r2, r0
 800167e:	61d8      	str	r0, [r3, #28]
 8001680:	4770      	bx	lr
 8001682:	bf00      	nop
 8001684:	40021000 	andmi	r1, r2, r0

08001688 <RCC_APB2PeriphResetCmd>:
*                    This parameter can be: ENABLE or DISABLE.
* Output         : None
* Return         : None
*******************************************************************************/
void RCC_APB2PeriphResetCmd(u32 RCC_APB2Periph, FunctionalState NewState)
{
 8001688:	4b04      	ldr	r3, [pc, #16]	; (800169c <RCC_APB2PeriphResetCmd+0x14>)
  assert_param(IS_RCC_APB2_PERIPH(RCC_APB2Periph));
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
  {
    RCC->APB2RSTR |= RCC_APB2Periph;
 800168a:	68da      	ldr	r2, [r3, #12]
{
  /* Check the parameters */
  assert_param(IS_RCC_APB2_PERIPH(RCC_APB2Periph));
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
 800168c:	b109      	cbz	r1, 8001692 <RCC_APB2PeriphResetCmd+0xa>
  {
    RCC->APB2RSTR |= RCC_APB2Periph;
 800168e:	4310      	orrs	r0, r2
 8001690:	e001      	b.n	8001696 <RCC_APB2PeriphResetCmd+0xe>
  }
  else
  {
    RCC->APB2RSTR &= ~RCC_APB2Periph;
 8001692:	ea22 0000 	bic.w	r0, r2, r0
 8001696:	60d8      	str	r0, [r3, #12]
 8001698:	4770      	bx	lr
 800169a:	bf00      	nop
 800169c:	40021000 	andmi	r1, r2, r0

080016a0 <RCC_APB1PeriphResetCmd>:
*                    This parameter can be: ENABLE or DISABLE.
* Output         : None
* Return         : None
*******************************************************************************/
void RCC_APB1PeriphResetCmd(u32 RCC_APB1Periph, FunctionalState NewState)
{
 80016a0:	4b04      	ldr	r3, [pc, #16]	; (80016b4 <RCC_APB1PeriphResetCmd+0x14>)
  assert_param(IS_RCC_APB1_PERIPH(RCC_APB1Periph));
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
  {
    RCC->APB1RSTR |= RCC_APB1Periph;
 80016a2:	691a      	ldr	r2, [r3, #16]
{
  /* Check the parameters */
  assert_param(IS_RCC_APB1_PERIPH(RCC_APB1Periph));
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
 80016a4:	b109      	cbz	r1, 80016aa <RCC_APB1PeriphResetCmd+0xa>
  {
    RCC->APB1RSTR |= RCC_APB1Periph;
 80016a6:	4310      	orrs	r0, r2
 80016a8:	e001      	b.n	80016ae <RCC_APB1PeriphResetCmd+0xe>
  }
  else
  {
    RCC->APB1RSTR &= ~RCC_APB1Periph;
 80016aa:	ea22 0000 	bic.w	r0, r2, r0
 80016ae:	6118      	str	r0, [r3, #16]
 80016b0:	4770      	bx	lr
 80016b2:	bf00      	nop
 80016b4:	40021000 	andmi	r1, r2, r0

080016b8 <RCC_GetFlagStatus>:

  /* Check the parameters */
  assert_param(IS_RCC_FLAG(RCC_FLAG));

  /* Get the RCC register index */
  tmp = RCC_FLAG >> 5;
 80016b8:	0942      	lsrs	r2, r0, #5

  if (tmp == 1)               /* The flag to check is in CR register */
 80016ba:	2a01      	cmp	r2, #1
 80016bc:	4b07      	ldr	r3, [pc, #28]	; (80016dc <RCC_GetFlagStatus+0x24>)
 80016be:	d101      	bne.n	80016c4 <RCC_GetFlagStatus+0xc>
  {
    statusreg = RCC->CR;
 80016c0:	681b      	ldr	r3, [r3, #0]
 80016c2:	e003      	b.n	80016cc <RCC_GetFlagStatus+0x14>
  }
  else if (tmp == 2)          /* The flag to check is in BDCR register */
 80016c4:	2a02      	cmp	r2, #2
  {
    statusreg = RCC->BDCR;
 80016c6:	bf0c      	ite	eq
 80016c8:	6a1b      	ldreq	r3, [r3, #32]
  }
  else                       /* The flag to check is in CSR register */
  {
    statusreg = RCC->CSR;
 80016ca:	6a5b      	ldrne	r3, [r3, #36]	; 0x24
  }

  /* Get the flag position */
  tmp = RCC_FLAG & FLAG_Mask;

  if ((statusreg & ((u32)1 << tmp)) != (u32)RESET)
 80016cc:	f000 001f 	and.w	r0, r0, #31
 80016d0:	fa23 f000 	lsr.w	r0, r3, r0
    bitstatus = RESET;
  }

  /* Return the flag status */
  return bitstatus;
}
 80016d4:	f000 0001 	and.w	r0, r0, #1
 80016d8:	4770      	bx	lr
 80016da:	bf00      	nop
 80016dc:	40021000 	andmi	r1, r2, r0

080016e0 <RCC_WaitForHSEStartUp>:
* Return         : An ErrorStatus enumuration value:
*                         - SUCCESS: HSE oscillator is stable and ready to use
*                         - ERROR: HSE oscillator not yet ready
*******************************************************************************/
ErrorStatus RCC_WaitForHSEStartUp(void)
{
 80016e0:	b507      	push	{r0, r1, r2, lr}
  vu32 StartUpCounter = 0;
 80016e2:	2300      	movs	r3, #0
 80016e4:	9301      	str	r3, [sp, #4]
  FlagStatus HSEStatus = RESET;
  
  /* Wait till HSE is ready and if Time out is reached exit */
  do
  {
    HSEStatus = RCC_GetFlagStatus(RCC_FLAG_HSERDY);
 80016e6:	2031      	movs	r0, #49	; 0x31
 80016e8:	f7ff ffe6 	bl	80016b8 <RCC_GetFlagStatus>
    StartUpCounter++;  
 80016ec:	9b01      	ldr	r3, [sp, #4]
 80016ee:	3301      	adds	r3, #1
 80016f0:	9301      	str	r3, [sp, #4]
  } while((HSEStatus == RESET) && (StartUpCounter != HSEStartUp_TimeOut));
 80016f2:	b918      	cbnz	r0, 80016fc <RCC_WaitForHSEStartUp+0x1c>
 80016f4:	9b01      	ldr	r3, [sp, #4]
 80016f6:	f5b3 6fa0 	cmp.w	r3, #1280	; 0x500
 80016fa:	d1f4      	bne.n	80016e6 <RCC_WaitForHSEStartUp+0x6>


  if (RCC_GetFlagStatus(RCC_FLAG_HSERDY) != RESET)
 80016fc:	2031      	movs	r0, #49	; 0x31
 80016fe:	f7ff ffdb 	bl	80016b8 <RCC_GetFlagStatus>
  {
    status = ERROR;
  }  

  return (status);
}
 8001702:	3000      	adds	r0, #0
 8001704:	bf18      	it	ne
 8001706:	2001      	movne	r0, #1
 8001708:	b003      	add	sp, #12
 800170a:	f85d fb04 	ldr.w	pc, [sp], #4
	...

08001710 <RCC_ClearFlag>:
* Return         : None
*******************************************************************************/
void RCC_ClearFlag(void)
{
  /* Set RMVF bit to clear the reset flags */
  RCC->CSR |= CSR_RMVF_Set;
 8001710:	4a02      	ldr	r2, [pc, #8]	; (800171c <RCC_ClearFlag+0xc>)
 8001712:	6a53      	ldr	r3, [r2, #36]	; 0x24
 8001714:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8001718:	6253      	str	r3, [r2, #36]	; 0x24
 800171a:	4770      	bx	lr
 800171c:	40021000 	andmi	r1, r2, r0

08001720 <TIM_TimeBaseInit>:
  assert_param(IS_TIM_123458_PERIPH(TIMx)); 
  assert_param(IS_TIM_COUNTER_MODE(TIM_TimeBaseInitStruct->TIM_CounterMode));
  assert_param(IS_TIM_CKD_DIV(TIM_TimeBaseInitStruct->TIM_ClockDivision));

  /* Select the Counter Mode and set the clock division */
  TIMx->CR1 &= CR1_CKD_Mask & CR1_CounterMode_Mask;
 8001720:	8803      	ldrh	r3, [r0, #0]
 8001722:	88ca      	ldrh	r2, [r1, #6]
 8001724:	f003 038f 	and.w	r3, r3, #143	; 0x8f
 8001728:	8003      	strh	r3, [r0, #0]
  TIMx->CR1 |= (u32)TIM_TimeBaseInitStruct->TIM_ClockDivision |
 800172a:	8803      	ldrh	r3, [r0, #0]
 800172c:	b29b      	uxth	r3, r3
 800172e:	4313      	orrs	r3, r2
 8001730:	884a      	ldrh	r2, [r1, #2]
 8001732:	4313      	orrs	r3, r2
 8001734:	b29b      	uxth	r3, r3
 8001736:	8003      	strh	r3, [r0, #0]
                TIM_TimeBaseInitStruct->TIM_CounterMode;
  /* Set the Autoreload value */
  TIMx->ARR = TIM_TimeBaseInitStruct->TIM_Period ;
 8001738:	888b      	ldrh	r3, [r1, #4]
 800173a:	8583      	strh	r3, [r0, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = TIM_TimeBaseInitStruct->TIM_Prescaler;
 800173c:	880b      	ldrh	r3, [r1, #0]
 800173e:	8503      	strh	r3, [r0, #40]	; 0x28

  /* Generate an update event to reload the Prescaler value immediatly */
  TIMx->EGR = TIM_PSCReloadMode_Immediate;
 8001740:	2301      	movs	r3, #1
 8001742:	8283      	strh	r3, [r0, #20]
    
  if (((*(u32*)&TIMx) == TIM1_BASE) || ((*(u32*)&TIMx) == TIM8_BASE))  
 8001744:	4b04      	ldr	r3, [pc, #16]	; (8001758 <TIM_TimeBaseInit+0x38>)
 8001746:	4298      	cmp	r0, r3
 8001748:	d003      	beq.n	8001752 <TIM_TimeBaseInit+0x32>
 800174a:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800174e:	4298      	cmp	r0, r3
 8001750:	d101      	bne.n	8001756 <TIM_TimeBaseInit+0x36>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = TIM_TimeBaseInitStruct->TIM_RepetitionCounter;
 8001752:	7a0b      	ldrb	r3, [r1, #8]
 8001754:	8603      	strh	r3, [r0, #48]	; 0x30
 8001756:	4770      	bx	lr
 8001758:	40012c00 	andmi	r2, r1, r0, lsl #24

0800175c <TIM_Cmd>:
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  if (NewState != DISABLE)
  {
    /* Enable the TIM Counter */
    TIMx->CR1 |= CR1_CEN_Set;
 800175c:	8803      	ldrh	r3, [r0, #0]
{
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  if (NewState != DISABLE)
 800175e:	b119      	cbz	r1, 8001768 <TIM_Cmd+0xc>
  {
    /* Enable the TIM Counter */
    TIMx->CR1 |= CR1_CEN_Set;
 8001760:	b29b      	uxth	r3, r3
 8001762:	f043 0301 	orr.w	r3, r3, #1
 8001766:	e003      	b.n	8001770 <TIM_Cmd+0x14>
  }
  else
  {
    /* Disable the TIM Counter */
    TIMx->CR1 &= CR1_CEN_Reset;
 8001768:	f023 0301 	bic.w	r3, r3, #1
 800176c:	059b      	lsls	r3, r3, #22
 800176e:	0d9b      	lsrs	r3, r3, #22
 8001770:	8003      	strh	r3, [r0, #0]
 8001772:	4770      	bx	lr

08001774 <TIM_ITConfig>:
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  if (NewState != DISABLE)
  {
    /* Enable the Interrupt sources */
    TIMx->DIER |= TIM_IT;
 8001774:	8983      	ldrh	r3, [r0, #12]
 8001776:	b29b      	uxth	r3, r3
  assert_param(IS_TIM_ALL_PERIPH(TIMx));
  assert_param(IS_TIM_IT(TIM_IT));
  assert_param(IS_TIM_PERIPH_IT((TIMx), (TIM_IT)));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  if (NewState != DISABLE)
 8001778:	b10a      	cbz	r2, 800177e <TIM_ITConfig+0xa>
  {
    /* Enable the Interrupt sources */
    TIMx->DIER |= TIM_IT;
 800177a:	4319      	orrs	r1, r3
 800177c:	e001      	b.n	8001782 <TIM_ITConfig+0xe>
  }
  else
  {
    /* Disable the Interrupt sources */
    TIMx->DIER &= (u16)~TIM_IT;
 800177e:	ea23 0101 	bic.w	r1, r3, r1
 8001782:	8181      	strh	r1, [r0, #12]
 8001784:	4770      	bx	lr

08001786 <TIM_PrescalerConfig>:
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx));
  assert_param(IS_TIM_PRESCALER_RELOAD(TIM_PSCReloadMode));

  /* Set the Prescaler value */
  TIMx->PSC = Prescaler;
 8001786:	8501      	strh	r1, [r0, #40]	; 0x28

  /* Set or reset the UG Bit */
  TIMx->EGR = TIM_PSCReloadMode;
 8001788:	8282      	strh	r2, [r0, #20]
 800178a:	4770      	bx	lr

0800178c <TIM_ClearFlag>:
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx));
  assert_param(IS_TIM_CLEAR_FLAG(TIMx, TIM_FLAG));
   
  /* Clear the flags */
  TIMx->SR = (u16)~TIM_FLAG;
 800178c:	43c9      	mvns	r1, r1
 800178e:	b289      	uxth	r1, r1
 8001790:	8201      	strh	r1, [r0, #16]
 8001792:	4770      	bx	lr

08001794 <TIM_ClearITPendingBit>:
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx));
  assert_param(IS_TIM_PERIPH_IT(TIMx, TIM_IT));

  /* Clear the IT pending Bit */
  TIMx->SR = (u16)~TIM_IT;
 8001794:	43c9      	mvns	r1, r1
 8001796:	b289      	uxth	r1, r1
 8001798:	8201      	strh	r1, [r0, #16]
 800179a:	4770      	bx	lr

0800179c <SysTick_SetReload>:
void SysTick_SetReload(u32 Reload)
{
  /* Check the parameters */
  assert_param(IS_SYSTICK_RELOAD(Reload));

  SysTick->LOAD = Reload;
 800179c:	4b01      	ldr	r3, [pc, #4]	; (80017a4 <SysTick_SetReload+0x8>)
 800179e:	6058      	str	r0, [r3, #4]
 80017a0:	4770      	bx	lr
 80017a2:	bf00      	nop
 80017a4:	e000e010 	and	lr, r0, r0, lsl r0

080017a8 <SysTick_CounterCmd>:
void SysTick_CounterCmd(u32 SysTick_Counter)
{
  /* Check the parameters */
  assert_param(IS_SYSTICK_COUNTER(SysTick_Counter));

  if (SysTick_Counter == SysTick_Counter_Enable)
 80017a8:	2801      	cmp	r0, #1
 80017aa:	4b08      	ldr	r3, [pc, #32]	; (80017cc <SysTick_CounterCmd+0x24>)
 80017ac:	d103      	bne.n	80017b6 <SysTick_CounterCmd+0xe>
  {
    SysTick->CTRL |= SysTick_Counter_Enable;
 80017ae:	681a      	ldr	r2, [r3, #0]
 80017b0:	f042 0201 	orr.w	r2, r2, #1
 80017b4:	e004      	b.n	80017c0 <SysTick_CounterCmd+0x18>
  }
  else if (SysTick_Counter == SysTick_Counter_Disable) 
 80017b6:	3002      	adds	r0, #2
 80017b8:	d104      	bne.n	80017c4 <SysTick_CounterCmd+0x1c>
  {
    SysTick->CTRL &= SysTick_Counter_Disable;
 80017ba:	681a      	ldr	r2, [r3, #0]
 80017bc:	f022 0201 	bic.w	r2, r2, #1
 80017c0:	601a      	str	r2, [r3, #0]
 80017c2:	4770      	bx	lr
  }
  else /* SysTick_Counter == SysTick_Counter_Clear */
  {
    SysTick->VAL = SysTick_Counter_Clear;
 80017c4:	2200      	movs	r2, #0
 80017c6:	609a      	str	r2, [r3, #8]
 80017c8:	4770      	bx	lr
 80017ca:	bf00      	nop
 80017cc:	e000e010 	and	lr, r0, r0, lsl r0

080017d0 <SysTick_ITConfig>:
*                    This parameter can be: ENABLE or DISABLE.
* Output         : None
* Return         : None
*******************************************************************************/
void SysTick_ITConfig(FunctionalState NewState)
{
 80017d0:	4b04      	ldr	r3, [pc, #16]	; (80017e4 <SysTick_ITConfig+0x14>)
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
  {
    SysTick->CTRL |= CTRL_TICKINT_Set;
 80017d2:	681a      	ldr	r2, [r3, #0]
void SysTick_ITConfig(FunctionalState NewState)
{
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
 80017d4:	b110      	cbz	r0, 80017dc <SysTick_ITConfig+0xc>
  {
    SysTick->CTRL |= CTRL_TICKINT_Set;
 80017d6:	f042 0202 	orr.w	r2, r2, #2
 80017da:	e001      	b.n	80017e0 <SysTick_ITConfig+0x10>
  }
  else
  {
    SysTick->CTRL &= CTRL_TICKINT_Reset;
 80017dc:	f022 0202 	bic.w	r2, r2, #2
 80017e0:	601a      	str	r2, [r3, #0]
 80017e2:	4770      	bx	lr
 80017e4:	e000e010 	and	lr, r0, r0, lsl r0

080017e8 <USART_DeInit>:
*                     - USART1, USART2, USART3, UART4 or UART5.
* Output         : None
* Return         : None
*******************************************************************************/
void USART_DeInit(USART_TypeDef* USARTx)
{
 80017e8:	b508      	push	{r3, lr}
  /* Check the parameters */
  assert_param(IS_USART_ALL_PERIPH(USARTx));

  switch (*(u32*)&USARTx)
 80017ea:	4b22      	ldr	r3, [pc, #136]	; (8001874 <USART_DeInit+0x8c>)
 80017ec:	4298      	cmp	r0, r3
 80017ee:	d02c      	beq.n	800184a <USART_DeInit+0x62>
 80017f0:	d808      	bhi.n	8001804 <USART_DeInit+0x1c>
 80017f2:	f5a3 6300 	sub.w	r3, r3, #2048	; 0x800
 80017f6:	4298      	cmp	r0, r3
 80017f8:	d017      	beq.n	800182a <USART_DeInit+0x42>
 80017fa:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 80017fe:	4298      	cmp	r0, r3
 8001800:	d01b      	beq.n	800183a <USART_DeInit+0x52>
 8001802:	bd08      	pop	{r3, pc}
 8001804:	4b1c      	ldr	r3, [pc, #112]	; (8001878 <USART_DeInit+0x90>)
 8001806:	4298      	cmp	r0, r3
 8001808:	d027      	beq.n	800185a <USART_DeInit+0x72>
 800180a:	f503 4368 	add.w	r3, r3, #59392	; 0xe800
 800180e:	4298      	cmp	r0, r3
 8001810:	d12f      	bne.n	8001872 <USART_DeInit+0x8a>
  {
    case USART1_BASE:
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_USART1, ENABLE);
 8001812:	f44f 4080 	mov.w	r0, #16384	; 0x4000
 8001816:	2101      	movs	r1, #1
 8001818:	f7ff ff36 	bl	8001688 <RCC_APB2PeriphResetCmd>
      break;            

    default:
      break;
  }
}
 800181c:	e8bd 4008 	ldmia.w	sp!, {r3, lr}

  switch (*(u32*)&USARTx)
  {
    case USART1_BASE:
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_USART1, ENABLE);
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_USART1, DISABLE);
 8001820:	f44f 4080 	mov.w	r0, #16384	; 0x4000
 8001824:	2100      	movs	r1, #0
 8001826:	f7ff bf2f 	b.w	8001688 <RCC_APB2PeriphResetCmd>
      break;

    case USART2_BASE:
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_USART2, ENABLE);
 800182a:	f44f 3000 	mov.w	r0, #131072	; 0x20000
 800182e:	2101      	movs	r1, #1
 8001830:	f7ff ff36 	bl	80016a0 <RCC_APB1PeriphResetCmd>
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_USART2, DISABLE);
 8001834:	f44f 3000 	mov.w	r0, #131072	; 0x20000
 8001838:	e016      	b.n	8001868 <USART_DeInit+0x80>
      break;

    case USART3_BASE:
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_USART3, ENABLE);
 800183a:	f44f 2080 	mov.w	r0, #262144	; 0x40000
 800183e:	2101      	movs	r1, #1
 8001840:	f7ff ff2e 	bl	80016a0 <RCC_APB1PeriphResetCmd>
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_USART3, DISABLE);
 8001844:	f44f 2080 	mov.w	r0, #262144	; 0x40000
 8001848:	e00e      	b.n	8001868 <USART_DeInit+0x80>
      break;
    
    case UART4_BASE:
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_UART4, ENABLE);
 800184a:	f44f 2000 	mov.w	r0, #524288	; 0x80000
 800184e:	2101      	movs	r1, #1
 8001850:	f7ff ff26 	bl	80016a0 <RCC_APB1PeriphResetCmd>
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_UART4, DISABLE);
 8001854:	f44f 2000 	mov.w	r0, #524288	; 0x80000
 8001858:	e006      	b.n	8001868 <USART_DeInit+0x80>
      break;
    
    case UART5_BASE:
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_UART5, ENABLE);
 800185a:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 800185e:	2101      	movs	r1, #1
 8001860:	f7ff ff1e 	bl	80016a0 <RCC_APB1PeriphResetCmd>
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_UART5, DISABLE);
 8001864:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 8001868:	2100      	movs	r1, #0
      break;            

    default:
      break;
  }
}
 800186a:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_UART4, DISABLE);
      break;
    
    case UART5_BASE:
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_UART5, ENABLE);
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_UART5, DISABLE);
 800186e:	f7ff bf17 	b.w	80016a0 <RCC_APB1PeriphResetCmd>
 8001872:	bd08      	pop	{r3, pc}
 8001874:	40004c00 	andmi	r4, r0, r0, lsl #24
 8001878:	40005000 	andmi	r5, r0, r0

0800187c <USART_Init>:
*                    specified USART peripheral.
* Output         : None
* Return         : None
*******************************************************************************/
void USART_Init(USART_TypeDef* USARTx, USART_InitTypeDef* USART_InitStruct)
{
 800187c:	b530      	push	{r4, r5, lr}
 800187e:	460d      	mov	r5, r1
 8001880:	4604      	mov	r4, r0
  assert_param(IS_USART_PERIPH_HFC(USARTx, USART_InitStruct->USART_HardwareFlowControl));
  
  usartxbase = (*(u32*)&USARTx);

/*---------------------------- USART CR2 Configuration -----------------------*/
  tmpreg = USARTx->CR2;
 8001882:	8a03      	ldrh	r3, [r0, #16]
  /* Clear STOP[13:12] bits */
  tmpreg &= CR2_STOP_CLEAR_Mask;

  /* Configure the USART Stop Bits, Clock, CPOL, CPHA and LastBit ------------*/
  /* Set STOP[13:12] bits according to USART_StopBits value */
  tmpreg |= (u32)USART_InitStruct->USART_StopBits;
 8001884:	88ca      	ldrh	r2, [r1, #6]
  assert_param(IS_USART_PERIPH_HFC(USARTx, USART_InitStruct->USART_HardwareFlowControl));
  
  usartxbase = (*(u32*)&USARTx);

/*---------------------------- USART CR2 Configuration -----------------------*/
  tmpreg = USARTx->CR2;
 8001886:	b29b      	uxth	r3, r3
  /* Clear STOP[13:12] bits */
  tmpreg &= CR2_STOP_CLEAR_Mask;
 8001888:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000

  /* Configure the USART Stop Bits, Clock, CPOL, CPHA and LastBit ------------*/
  /* Set STOP[13:12] bits according to USART_StopBits value */
  tmpreg |= (u32)USART_InitStruct->USART_StopBits;
 800188c:	4313      	orrs	r3, r2
  
  /* Write to USART CR2 */
  USARTx->CR2 = (u16)tmpreg;
 800188e:	8203      	strh	r3, [r0, #16]

/*---------------------------- USART CR1 Configuration -----------------------*/
  tmpreg = USARTx->CR1;
 8001890:	8982      	ldrh	r2, [r0, #12]

  /* Configure the USART Word Length, Parity and mode ----------------------- */
  /* Set the M bits according to USART_WordLength value */
  /* Set PCE and PS bits according to USART_Parity value */
  /* Set TE and RE bits according to USART_Mode value */
  tmpreg |= (u32)USART_InitStruct->USART_WordLength | USART_InitStruct->USART_Parity |
 8001892:	8909      	ldrh	r1, [r1, #8]
 8001894:	88ab      	ldrh	r3, [r5, #4]
  
  /* Write to USART CR2 */
  USARTx->CR2 = (u16)tmpreg;

/*---------------------------- USART CR1 Configuration -----------------------*/
  tmpreg = USARTx->CR1;
 8001896:	b292      	uxth	r2, r2

  /* Configure the USART Word Length, Parity and mode ----------------------- */
  /* Set the M bits according to USART_WordLength value */
  /* Set PCE and PS bits according to USART_Parity value */
  /* Set TE and RE bits according to USART_Mode value */
  tmpreg |= (u32)USART_InitStruct->USART_WordLength | USART_InitStruct->USART_Parity |
 8001898:	430b      	orrs	r3, r1
 800189a:	8969      	ldrh	r1, [r5, #10]
  USARTx->CR2 = (u16)tmpreg;

/*---------------------------- USART CR1 Configuration -----------------------*/
  tmpreg = USARTx->CR1;
  /* Clear M, PCE, PS, TE and RE bits */
  tmpreg &= CR1_CLEAR_Mask;
 800189c:	f422 52b0 	bic.w	r2, r2, #5632	; 0x1600

  /* Configure the USART Word Length, Parity and mode ----------------------- */
  /* Set the M bits according to USART_WordLength value */
  /* Set PCE and PS bits according to USART_Parity value */
  /* Set TE and RE bits according to USART_Mode value */
  tmpreg |= (u32)USART_InitStruct->USART_WordLength | USART_InitStruct->USART_Parity |
 80018a0:	430b      	orrs	r3, r1
  USARTx->CR2 = (u16)tmpreg;

/*---------------------------- USART CR1 Configuration -----------------------*/
  tmpreg = USARTx->CR1;
  /* Clear M, PCE, PS, TE and RE bits */
  tmpreg &= CR1_CLEAR_Mask;
 80018a2:	f022 020c 	bic.w	r2, r2, #12

  /* Configure the USART Word Length, Parity and mode ----------------------- */
  /* Set the M bits according to USART_WordLength value */
  /* Set PCE and PS bits according to USART_Parity value */
  /* Set TE and RE bits according to USART_Mode value */
  tmpreg |= (u32)USART_InitStruct->USART_WordLength | USART_InitStruct->USART_Parity |
 80018a6:	4313      	orrs	r3, r2
 80018a8:	b29b      	uxth	r3, r3
            USART_InitStruct->USART_Mode;

  /* Write to USART CR1 */
  USARTx->CR1 = (u16)tmpreg;
 80018aa:	8183      	strh	r3, [r0, #12]

/*---------------------------- USART CR3 Configuration -----------------------*/  
  tmpreg = USARTx->CR3;
 80018ac:	8a83      	ldrh	r3, [r0, #20]
  /* Clear CTSE and RTSE bits */
  tmpreg &= CR3_CLEAR_Mask;

  /* Configure the USART HFC -------------------------------------------------*/
  /* Set CTSE and RTSE bits according to USART_HardwareFlowControl value */
  tmpreg |= USART_InitStruct->USART_HardwareFlowControl;
 80018ae:	89aa      	ldrh	r2, [r5, #12]

  /* Write to USART CR1 */
  USARTx->CR1 = (u16)tmpreg;

/*---------------------------- USART CR3 Configuration -----------------------*/  
  tmpreg = USARTx->CR3;
 80018b0:	b29b      	uxth	r3, r3
  /* Clear CTSE and RTSE bits */
  tmpreg &= CR3_CLEAR_Mask;
 80018b2:	f423 7340 	bic.w	r3, r3, #768	; 0x300
*                    specified USART peripheral.
* Output         : None
* Return         : None
*******************************************************************************/
void USART_Init(USART_TypeDef* USARTx, USART_InitTypeDef* USART_InitStruct)
{
 80018b6:	b087      	sub	sp, #28
  /* Clear CTSE and RTSE bits */
  tmpreg &= CR3_CLEAR_Mask;

  /* Configure the USART HFC -------------------------------------------------*/
  /* Set CTSE and RTSE bits according to USART_HardwareFlowControl value */
  tmpreg |= USART_InitStruct->USART_HardwareFlowControl;
 80018b8:	4313      	orrs	r3, r2

  /* Write to USART CR3 */
  USARTx->CR3 = (u16)tmpreg;
 80018ba:	8283      	strh	r3, [r0, #20]

/*---------------------------- USART BRR Configuration -----------------------*/
  /* Configure the USART Baud Rate -------------------------------------------*/
  RCC_GetClocksFreq(&RCC_ClocksStatus);
 80018bc:	a801      	add	r0, sp, #4
 80018be:	f7ff fe89 	bl	80015d4 <RCC_GetClocksFreq>
  {
    apbclock = RCC_ClocksStatus.PCLK2_Frequency;
  }
  else
  {
    apbclock = RCC_ClocksStatus.PCLK1_Frequency;
 80018c2:	9b03      	ldr	r3, [sp, #12]
/*---------------------------- USART BRR Configuration -----------------------*/
  /* Configure the USART Baud Rate -------------------------------------------*/
  RCC_GetClocksFreq(&RCC_ClocksStatus);
  if (usartxbase == USART1_BASE)
  {
    apbclock = RCC_ClocksStatus.PCLK2_Frequency;
 80018c4:	9a04      	ldr	r2, [sp, #16]
  }
  else
  {
    apbclock = RCC_ClocksStatus.PCLK1_Frequency;
 80018c6:	490e      	ldr	r1, [pc, #56]	; (8001900 <USART_Init+0x84>)
 80018c8:	428c      	cmp	r4, r1
 80018ca:	bf18      	it	ne
 80018cc:	461a      	movne	r2, r3
  }

  /* Determine the integer part */
  integerdivider = ((0x19 * apbclock) / (0x04 * (USART_InitStruct->USART_BaudRate)));
 80018ce:	2319      	movs	r3, #25
 80018d0:	4353      	muls	r3, r2
 80018d2:	682a      	ldr	r2, [r5, #0]
 80018d4:	0092      	lsls	r2, r2, #2
 80018d6:	fbb3 f2f2 	udiv	r2, r3, r2
  tmpreg = (integerdivider / 0x64) << 0x04;
 80018da:	2364      	movs	r3, #100	; 0x64
 80018dc:	fbb2 f0f3 	udiv	r0, r2, r3
 80018e0:	0100      	lsls	r0, r0, #4

  /* Determine the fractional part */
  fractionaldivider = integerdivider - (0x64 * (tmpreg >> 0x04));
 80018e2:	0901      	lsrs	r1, r0, #4
 80018e4:	fb03 2211 	mls	r2, r3, r1, r2
  tmpreg |= ((((fractionaldivider * 0x10) + 0x32) / 0x64)) & ((u8)0x0F);
 80018e8:	0112      	lsls	r2, r2, #4
 80018ea:	3232      	adds	r2, #50	; 0x32
 80018ec:	fbb2 f3f3 	udiv	r3, r2, r3
 80018f0:	f003 030f 	and.w	r3, r3, #15
 80018f4:	4303      	orrs	r3, r0

  /* Write to USART BRR */
  USARTx->BRR = (u16)tmpreg;
 80018f6:	b29b      	uxth	r3, r3
 80018f8:	8123      	strh	r3, [r4, #8]
}
 80018fa:	b007      	add	sp, #28
 80018fc:	bd30      	pop	{r4, r5, pc}
 80018fe:	bf00      	nop
 8001900:	40013800 	andmi	r3, r1, r0, lsl #16

08001904 <USART_StructInit>:
* Return         : None
*******************************************************************************/
void USART_StructInit(USART_InitTypeDef* USART_InitStruct)
{
  /* USART_InitStruct members default value */
  USART_InitStruct->USART_BaudRate = 9600;
 8001904:	f44f 5316 	mov.w	r3, #9600	; 0x2580
 8001908:	6003      	str	r3, [r0, #0]
  USART_InitStruct->USART_WordLength = USART_WordLength_8b;
  USART_InitStruct->USART_StopBits = USART_StopBits_1;
  USART_InitStruct->USART_Parity = USART_Parity_No ;
  USART_InitStruct->USART_Mode = USART_Mode_Rx | USART_Mode_Tx;
 800190a:	220c      	movs	r2, #12
*******************************************************************************/
void USART_StructInit(USART_InitTypeDef* USART_InitStruct)
{
  /* USART_InitStruct members default value */
  USART_InitStruct->USART_BaudRate = 9600;
  USART_InitStruct->USART_WordLength = USART_WordLength_8b;
 800190c:	2300      	movs	r3, #0
 800190e:	8083      	strh	r3, [r0, #4]
  USART_InitStruct->USART_StopBits = USART_StopBits_1;
 8001910:	80c3      	strh	r3, [r0, #6]
  USART_InitStruct->USART_Parity = USART_Parity_No ;
 8001912:	8103      	strh	r3, [r0, #8]
  USART_InitStruct->USART_Mode = USART_Mode_Rx | USART_Mode_Tx;
 8001914:	8142      	strh	r2, [r0, #10]
  USART_InitStruct->USART_HardwareFlowControl = USART_HardwareFlowControl_None;  
 8001916:	8183      	strh	r3, [r0, #12]
 8001918:	4770      	bx	lr

0800191a <USART_Cmd>:
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  if (NewState != DISABLE)
  {
    /* Enable the selected USART by setting the UE bit in the CR1 register */
    USARTx->CR1 |= CR1_UE_Set;
 800191a:	8983      	ldrh	r3, [r0, #12]
{
  /* Check the parameters */
  assert_param(IS_USART_ALL_PERIPH(USARTx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  if (NewState != DISABLE)
 800191c:	b119      	cbz	r1, 8001926 <USART_Cmd+0xc>
  {
    /* Enable the selected USART by setting the UE bit in the CR1 register */
    USARTx->CR1 |= CR1_UE_Set;
 800191e:	b29b      	uxth	r3, r3
 8001920:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 8001924:	e003      	b.n	800192e <USART_Cmd+0x14>
  }
  else
  {
    /* Disable the selected USART by clearing the UE bit in the CR1 register */
    USARTx->CR1 &= CR1_UE_Reset;
 8001926:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 800192a:	041b      	lsls	r3, r3, #16
 800192c:	0c1b      	lsrs	r3, r3, #16
 800192e:	8183      	strh	r3, [r0, #12]
 8001930:	4770      	bx	lr

08001932 <USART_ITConfig>:
*                    This parameter can be: ENABLE or DISABLE.
* Output         : None
* Return         : None
*******************************************************************************/
void USART_ITConfig(USART_TypeDef* USARTx, u16 USART_IT, FunctionalState NewState)
{
 8001932:	b510      	push	{r4, lr}
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  usartxbase = (*(u32*)&(USARTx));

  /* Get the USART register index */
  usartreg = (((u8)USART_IT) >> 0x05);
 8001934:	f3c1 1442 	ubfx	r4, r1, #5, #3

  /* Get the interrupt position */
  itpos = USART_IT & IT_Mask;

  itmask = (((u32)0x01) << itpos);
 8001938:	2301      	movs	r3, #1
 800193a:	f001 011f 	and.w	r1, r1, #31
    
  if (usartreg == 0x01) /* The IT is in CR1 register */
 800193e:	2c01      	cmp	r4, #1
  usartreg = (((u8)USART_IT) >> 0x05);

  /* Get the interrupt position */
  itpos = USART_IT & IT_Mask;

  itmask = (((u32)0x01) << itpos);
 8001940:	fa03 f301 	lsl.w	r3, r3, r1
    
  if (usartreg == 0x01) /* The IT is in CR1 register */
 8001944:	d101      	bne.n	800194a <USART_ITConfig+0x18>
  {
    usartxbase += 0x0C;
 8001946:	300c      	adds	r0, #12
 8001948:	e003      	b.n	8001952 <USART_ITConfig+0x20>
  }
  else if (usartreg == 0x02) /* The IT is in CR2 register */
 800194a:	2c02      	cmp	r4, #2
  {
    usartxbase += 0x10;
 800194c:	bf0c      	ite	eq
 800194e:	3010      	addeq	r0, #16
  }
  else /* The IT is in CR3 register */
  {
    usartxbase += 0x14; 
 8001950:	3014      	addne	r0, #20
  }
  if (NewState != DISABLE)
 8001952:	b112      	cbz	r2, 800195a <USART_ITConfig+0x28>
  {
    *(vu32*)usartxbase  |= itmask;
 8001954:	6802      	ldr	r2, [r0, #0]
 8001956:	4313      	orrs	r3, r2
 8001958:	e002      	b.n	8001960 <USART_ITConfig+0x2e>
  }
  else
  {
    *(vu32*)usartxbase &= ~itmask;
 800195a:	6802      	ldr	r2, [r0, #0]
 800195c:	ea22 0303 	bic.w	r3, r2, r3
 8001960:	6003      	str	r3, [r0, #0]
 8001962:	bd10      	pop	{r4, pc}

08001964 <USART_SendData>:
  /* Check the parameters */
  assert_param(IS_USART_ALL_PERIPH(USARTx));
  assert_param(IS_USART_DATA(Data)); 
    
  /* Transmit Data */
  USARTx->DR = (Data & (u16)0x01FF);
 8001964:	f3c1 0108 	ubfx	r1, r1, #0, #9
 8001968:	8081      	strh	r1, [r0, #4]
 800196a:	4770      	bx	lr

0800196c <USART_ReceiveData>:
{
  /* Check the parameters */
  assert_param(IS_USART_ALL_PERIPH(USARTx));
  
  /* Receive Data */
  return (u16)(USARTx->DR & (u16)0x01FF);
 800196c:	8880      	ldrh	r0, [r0, #4]
}
 800196e:	f3c0 0008 	ubfx	r0, r0, #0, #9
 8001972:	4770      	bx	lr

08001974 <USART_GetFlagStatus>:
  /* Check the parameters */
  assert_param(IS_USART_ALL_PERIPH(USARTx));
  assert_param(IS_USART_FLAG(USART_FLAG));
  assert_param(IS_USART_PERIPH_FLAG(USARTx, USART_FLAG)); /* The CTS flag is not available for UART4 and UART5 */   

  if ((USARTx->SR & USART_FLAG) != (u16)RESET)
 8001974:	8803      	ldrh	r3, [r0, #0]
 8001976:	4219      	tst	r1, r3
  else
  {
    bitstatus = RESET;
  }
  return bitstatus;
}
 8001978:	bf14      	ite	ne
 800197a:	2001      	movne	r0, #1
 800197c:	2000      	moveq	r0, #0
 800197e:	4770      	bx	lr

08001980 <USART_ClearFlag>:
  /* Check the parameters */
  assert_param(IS_USART_ALL_PERIPH(USARTx));
  assert_param(IS_USART_CLEAR_FLAG(USART_FLAG));
  assert_param(IS_USART_PERIPH_FLAG(USARTx, USART_FLAG)); /* The CTS flag is not available for UART4 and UART5 */   
   
  USARTx->SR = (u16)~USART_FLAG;
 8001980:	43c9      	mvns	r1, r1
 8001982:	b289      	uxth	r1, r1
 8001984:	8001      	strh	r1, [r0, #0]
 8001986:	4770      	bx	lr

08001988 <USART_GetITStatus>:
  usartreg = (((u8)USART_IT) >> 0x05);

  /* Get the interrupt position */
  itmask = USART_IT & IT_Mask;

  itmask = (u32)0x01 << itmask;
 8001988:	2301      	movs	r3, #1
*                       - USART_IT_PE:   Parity Error interrupt
* Output         : None
* Return         : The new state of USART_IT (SET or RESET).
*******************************************************************************/
ITStatus USART_GetITStatus(USART_TypeDef* USARTx, u16 USART_IT)
{
 800198a:	b510      	push	{r4, lr}
  assert_param(IS_USART_ALL_PERIPH(USARTx));
  assert_param(IS_USART_GET_IT(USART_IT));
  assert_param(IS_USART_PERIPH_IT(USARTx, USART_IT)); /* The CTS interrupt is not available for UART4 and UART5 */  
  
  /* Get the USART register index */
  usartreg = (((u8)USART_IT) >> 0x05);
 800198c:	f3c1 1442 	ubfx	r4, r1, #5, #3

  /* Get the interrupt position */
  itmask = USART_IT & IT_Mask;

  itmask = (u32)0x01 << itmask;
 8001990:	f001 021f 	and.w	r2, r1, #31
  
  if (usartreg == 0x01) /* The IT  is in CR1 register */
 8001994:	429c      	cmp	r4, r3
  usartreg = (((u8)USART_IT) >> 0x05);

  /* Get the interrupt position */
  itmask = USART_IT & IT_Mask;

  itmask = (u32)0x01 << itmask;
 8001996:	fa03 f202 	lsl.w	r2, r3, r2
  
  if (usartreg == 0x01) /* The IT  is in CR1 register */
 800199a:	d101      	bne.n	80019a0 <USART_GetITStatus+0x18>
  {
    itmask &= USARTx->CR1;
 800199c:	8983      	ldrh	r3, [r0, #12]
 800199e:	e003      	b.n	80019a8 <USART_GetITStatus+0x20>
  }
  else if (usartreg == 0x02) /* The IT  is in CR2 register */
 80019a0:	2c02      	cmp	r4, #2
  {
    itmask &= USARTx->CR2;
 80019a2:	bf0c      	ite	eq
 80019a4:	8a03      	ldrheq	r3, [r0, #16]
  }
  else /* The IT  is in CR3 register */
  {
    itmask &= USARTx->CR3;
 80019a6:	8a83      	ldrhne	r3, [r0, #20]
 80019a8:	b29b      	uxth	r3, r3
 80019aa:	4013      	ands	r3, r2
  }
  
  bitpos = USART_IT >> 0x08;

  bitpos = (u32)0x01 << bitpos;
  bitpos &= USARTx->SR;
 80019ac:	8802      	ldrh	r2, [r0, #0]
 80019ae:	b292      	uxth	r2, r2

  if ((itmask != (u16)RESET)&&(bitpos != (u16)RESET))
 80019b0:	b13b      	cbz	r3, 80019c2 <USART_GetITStatus+0x3a>
    itmask &= USARTx->CR3;
  }
  
  bitpos = USART_IT >> 0x08;

  bitpos = (u32)0x01 << bitpos;
 80019b2:	0a09      	lsrs	r1, r1, #8
 80019b4:	2301      	movs	r3, #1
 80019b6:	408b      	lsls	r3, r1
  bitpos &= USARTx->SR;

  if ((itmask != (u16)RESET)&&(bitpos != (u16)RESET))
 80019b8:	4213      	tst	r3, r2
  {
    bitstatus = SET;
 80019ba:	bf14      	ite	ne
 80019bc:	2001      	movne	r0, #1
 80019be:	2000      	moveq	r0, #0
 80019c0:	bd10      	pop	{r4, pc}
  }
  else
  {
    bitstatus = RESET;
 80019c2:	4618      	mov	r0, r3
  }
  
  return bitstatus;  
}
 80019c4:	bd10      	pop	{r4, pc}
	...

080019c8 <Reset_Handler>:
* Input          :
* Output         :
* Return         :
*******************************************************************************/
void Reset_Handler(void)
{
 80019c8:	4668      	mov	r0, sp
 80019ca:	f020 0107 	bic.w	r1, r0, #7
 80019ce:	468d      	mov	sp, r1
 80019d0:	b501      	push	{r0, lr}
 80019d2:	4a0c      	ldr	r2, [pc, #48]	; (8001a04 <Reset_Handler+0x3c>)
 80019d4:	4b0c      	ldr	r3, [pc, #48]	; (8001a08 <Reset_Handler+0x40>)

    //
    // Copy the data segment initializers from flash to SRAM.
    //
    pulSrc = &_sidata;
    for(pulDest = &_sdata; pulDest < &_edata; )
 80019d6:	490d      	ldr	r1, [pc, #52]	; (8001a0c <Reset_Handler+0x44>)
 80019d8:	428b      	cmp	r3, r1
 80019da:	d204      	bcs.n	80019e6 <Reset_Handler+0x1e>
    {
        *(pulDest++) = *(pulSrc++);
 80019dc:	f852 1f04 	ldr.w	r1, [r2, #4]!
 80019e0:	f843 1b04 	str.w	r1, [r3], #4
 80019e4:	e7f7      	b.n	80019d6 <Reset_Handler+0xe>
 80019e6:	4b0a      	ldr	r3, [pc, #40]	; (8001a10 <Reset_Handler+0x48>)
    }

    //
    // Zero fill the bss segment.
    //
    for(pulDest = &_sbss; pulDest < &_ebss; )
 80019e8:	4a0a      	ldr	r2, [pc, #40]	; (8001a14 <Reset_Handler+0x4c>)
 80019ea:	4293      	cmp	r3, r2
 80019ec:	d203      	bcs.n	80019f6 <Reset_Handler+0x2e>
    {
        *(pulDest++) = 0;
 80019ee:	2200      	movs	r2, #0
 80019f0:	f843 2b04 	str.w	r2, [r3], #4
 80019f4:	e7f8      	b.n	80019e8 <Reset_Handler+0x20>
    }

    //
    // Call the application's entry point.
    //
    main();
 80019f6:	f7ff f80d 	bl	8000a14 <main>
}
 80019fa:	e8bd 4001 	ldmia.w	sp!, {r0, lr}
 80019fe:	4685      	mov	sp, r0
 8001a00:	4770      	bx	lr
 8001a02:	bf00      	nop
 8001a04:	0800289c 	stmdaeq	r0, {r2, r3, r4, r7, fp, sp}
 8001a08:	20000000 	andcs	r0, r0, r0
 8001a0c:	200000e4 	andcs	r0, r0, r4, ror #1
 8001a10:	200000e4 	andcs	r0, r0, r4, ror #1
 8001a14:	20000720 	andcs	r0, r0, r0, lsr #14

08001a18 <USB_Init>:
* Output         : None.
* Return         : None.
*******************************************************************************/
void USB_Init(void)
{
  pInformation = &Device_Info;
 8001a18:	4b06      	ldr	r3, [pc, #24]	; (8001a34 <USB_Init+0x1c>)
 8001a1a:	4a07      	ldr	r2, [pc, #28]	; (8001a38 <USB_Init+0x20>)
  pInformation->ControlState = 2;
  pProperty = &Device_Property;
  pUser_Standard_Requests = &User_Standard_Requests;
 8001a1c:	4907      	ldr	r1, [pc, #28]	; (8001a3c <USB_Init+0x24>)
* Output         : None.
* Return         : None.
*******************************************************************************/
void USB_Init(void)
{
  pInformation = &Device_Info;
 8001a1e:	6013      	str	r3, [r2, #0]
  pInformation->ControlState = 2;
 8001a20:	2202      	movs	r2, #2
 8001a22:	721a      	strb	r2, [r3, #8]
  pProperty = &Device_Property;
 8001a24:	4b06      	ldr	r3, [pc, #24]	; (8001a40 <USB_Init+0x28>)
 8001a26:	4a07      	ldr	r2, [pc, #28]	; (8001a44 <USB_Init+0x2c>)
 8001a28:	6013      	str	r3, [r2, #0]
  pUser_Standard_Requests = &User_Standard_Requests;
 8001a2a:	4a07      	ldr	r2, [pc, #28]	; (8001a48 <USB_Init+0x30>)
  /* Initialize devices one by one */
  pProperty->Init();
 8001a2c:	681b      	ldr	r3, [r3, #0]
void USB_Init(void)
{
  pInformation = &Device_Info;
  pInformation->ControlState = 2;
  pProperty = &Device_Property;
  pUser_Standard_Requests = &User_Standard_Requests;
 8001a2e:	6011      	str	r1, [r2, #0]
  /* Initialize devices one by one */
  pProperty->Init();
 8001a30:	4718      	bx	r3
 8001a32:	bf00      	nop
 8001a34:	200006f4 	strdcs	r0, [r0], -r4
 8001a38:	20000714 	andcs	r0, r0, r4, lsl r7
 8001a3c:	200000bc 	strhcs	r0, [r0], -ip
 8001a40:	2000005c 	andcs	r0, r0, ip, asr r0
 8001a44:	200006ec 	andcs	r0, r0, ip, ror #13
 8001a48:	20000710 	andcs	r0, r0, r0, lsl r7

08001a4c <Standard_GetConfiguration>:
* Output         : None.
* Return         : Return 1 , if the request is invalid when "Length" is 0.
*                  Return "Buffer" if the "Length" is not 0.
*******************************************************************************/
u8 *Standard_GetConfiguration(u16 Length)
{
 8001a4c:	b510      	push	{r4, lr}
 8001a4e:	4c06      	ldr	r4, [pc, #24]	; (8001a68 <Standard_GetConfiguration+0x1c>)
  if (Length == 0)
 8001a50:	b918      	cbnz	r0, 8001a5a <Standard_GetConfiguration+0xe>
  {
    pInformation->Ctrl_Info.Usb_wLength =
 8001a52:	6823      	ldr	r3, [r4, #0]
 8001a54:	2201      	movs	r2, #1
 8001a56:	821a      	strh	r2, [r3, #16]
      sizeof(pInformation->Current_Configuration);
    return 0;
 8001a58:	bd10      	pop	{r4, pc}
  }
  pUser_Standard_Requests->User_GetConfiguration();
 8001a5a:	4b04      	ldr	r3, [pc, #16]	; (8001a6c <Standard_GetConfiguration+0x20>)
 8001a5c:	681b      	ldr	r3, [r3, #0]
 8001a5e:	681b      	ldr	r3, [r3, #0]
 8001a60:	4798      	blx	r3
  return (u8 *)&pInformation->Current_Configuration;
 8001a62:	6820      	ldr	r0, [r4, #0]
 8001a64:	300a      	adds	r0, #10
}
 8001a66:	bd10      	pop	{r4, pc}
 8001a68:	20000714 	andcs	r0, r0, r4, lsl r7
 8001a6c:	20000710 	andcs	r0, r0, r0, lsl r7

08001a70 <Standard_GetInterface>:
* Output         : None.
* Return         : Return 0, if the request is invalid when "Length" is 0.
*                  Return "Buffer" if the "Length" is not 0.
*******************************************************************************/
u8 *Standard_GetInterface(u16 Length)
{
 8001a70:	b510      	push	{r4, lr}
 8001a72:	4c06      	ldr	r4, [pc, #24]	; (8001a8c <Standard_GetInterface+0x1c>)
  if (Length == 0)
 8001a74:	b918      	cbnz	r0, 8001a7e <Standard_GetInterface+0xe>
  {
    pInformation->Ctrl_Info.Usb_wLength =
 8001a76:	6823      	ldr	r3, [r4, #0]
 8001a78:	2201      	movs	r2, #1
 8001a7a:	821a      	strh	r2, [r3, #16]
      sizeof(pInformation->Current_AlternateSetting);
    return 0;
 8001a7c:	bd10      	pop	{r4, pc}
  }
  pUser_Standard_Requests->User_GetInterface();
 8001a7e:	4b04      	ldr	r3, [pc, #16]	; (8001a90 <Standard_GetInterface+0x20>)
 8001a80:	681b      	ldr	r3, [r3, #0]
 8001a82:	689b      	ldr	r3, [r3, #8]
 8001a84:	4798      	blx	r3
  return (u8 *)&pInformation->Current_AlternateSetting;
 8001a86:	6820      	ldr	r0, [r4, #0]
 8001a88:	300c      	adds	r0, #12
}
 8001a8a:	bd10      	pop	{r4, pc}
 8001a8c:	20000714 	andcs	r0, r0, r4, lsl r7
 8001a90:	20000710 	andcs	r0, r0, r0, lsl r7

08001a94 <Standard_GetStatus>:
* Output         : None.
* Return         : Return 0, if the request is at end of data block,
*                  or is invalid when "Length" is 0.
*******************************************************************************/
u8 *Standard_GetStatus(u16 Length)
{
 8001a94:	b510      	push	{r4, lr}
 8001a96:	4a20      	ldr	r2, [pc, #128]	; (8001b18 <Standard_GetStatus+0x84>)
  if (Length == 0)
 8001a98:	b918      	cbnz	r0, 8001aa2 <Standard_GetStatus+0xe>
  {
    pInformation->Ctrl_Info.Usb_wLength = 2;
 8001a9a:	6813      	ldr	r3, [r2, #0]
 8001a9c:	2202      	movs	r2, #2
 8001a9e:	821a      	strh	r2, [r3, #16]
    return 0;
 8001aa0:	bd10      	pop	{r4, pc}
  }

  /* Reset Status Information */
  StatusInfo.w = 0;
 8001aa2:	481e      	ldr	r0, [pc, #120]	; (8001b1c <Standard_GetStatus+0x88>)

  if (Type_Recipient == (STANDARD_REQUEST | DEVICE_RECIPIENT))
 8001aa4:	6814      	ldr	r4, [r2, #0]
    pInformation->Ctrl_Info.Usb_wLength = 2;
    return 0;
  }

  /* Reset Status Information */
  StatusInfo.w = 0;
 8001aa6:	2300      	movs	r3, #0
 8001aa8:	8003      	strh	r3, [r0, #0]

  if (Type_Recipient == (STANDARD_REQUEST | DEVICE_RECIPIENT))
 8001aaa:	7821      	ldrb	r1, [r4, #0]
 8001aac:	4602      	mov	r2, r0
 8001aae:	f011 017f 	ands.w	r1, r1, #127	; 0x7f
 8001ab2:	d10d      	bne.n	8001ad0 <Standard_GetStatus+0x3c>
  {
    /*Get Device Status */
    u8 Feature = pInformation->Current_Feature;
 8001ab4:	7a63      	ldrb	r3, [r4, #9]

    /* Remote Wakeup enabled */
    if (ValBit(Feature, 5))
 8001ab6:	0699      	lsls	r1, r3, #26
    {
      SetBit(StatusInfo0, 1);
 8001ab8:	bf44      	itt	mi
 8001aba:	2102      	movmi	r1, #2
 8001abc:	7001      	strbmi	r1, [r0, #0]
    {
      ClrBit(StatusInfo0, 1);
    }      

    /* Bus-powered */
    if (ValBit(Feature, 6))
 8001abe:	f013 0f40 	tst.w	r3, #64	; 0x40
    {
      SetBit(StatusInfo0, 0);
 8001ac2:	7803      	ldrb	r3, [r0, #0]
 8001ac4:	bf14      	ite	ne
 8001ac6:	f043 0301 	orrne.w	r3, r3, #1
    }
    else /* Self-powered */
    {
      ClrBit(StatusInfo0, 0);
 8001aca:	f023 0301 	biceq.w	r3, r3, #1
 8001ace:	e014      	b.n	8001afa <Standard_GetStatus+0x66>
    }
  }
  /*Interface Status*/
  else if (Type_Recipient == (STANDARD_REQUEST | INTERFACE_RECIPIENT))
 8001ad0:	2901      	cmp	r1, #1
 8001ad2:	d020      	beq.n	8001b16 <Standard_GetStatus+0x82>
  {
    return (u8 *)&StatusInfo;
  }
  /*Get EndPoint Status*/
  else if (Type_Recipient == (STANDARD_REQUEST | ENDPOINT_RECIPIENT))
 8001ad4:	2902      	cmp	r1, #2
 8001ad6:	d11d      	bne.n	8001b14 <Standard_GetStatus+0x80>
  {
    u8 Related_Endpoint;
    u8 wIndex0 = pInformation->USBwIndex0;
 8001ad8:	7961      	ldrb	r1, [r4, #5]

    Related_Endpoint = (wIndex0 & 0x0f);
 8001ada:	f001 030f 	and.w	r3, r1, #15
 8001ade:	009b      	lsls	r3, r3, #2
    if (ValBit(wIndex0, 7))
    {
      /* IN endpoint */
      if (_GetTxStallStatus(Related_Endpoint))
 8001ae0:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 8001ae4:	f503 43b8 	add.w	r3, r3, #23552	; 0x5c00
  {
    u8 Related_Endpoint;
    u8 wIndex0 = pInformation->USBwIndex0;

    Related_Endpoint = (wIndex0 & 0x0f);
    if (ValBit(wIndex0, 7))
 8001ae8:	f011 0f80 	tst.w	r1, #128	; 0x80
    {
      /* IN endpoint */
      if (_GetTxStallStatus(Related_Endpoint))
 8001aec:	681b      	ldr	r3, [r3, #0]
  {
    u8 Related_Endpoint;
    u8 wIndex0 = pInformation->USBwIndex0;

    Related_Endpoint = (wIndex0 & 0x0f);
    if (ValBit(wIndex0, 7))
 8001aee:	d006      	beq.n	8001afe <Standard_GetStatus+0x6a>
    {
      /* IN endpoint */
      if (_GetTxStallStatus(Related_Endpoint))
 8001af0:	f003 0330 	and.w	r3, r3, #48	; 0x30
 8001af4:	2b10      	cmp	r3, #16
 8001af6:	d107      	bne.n	8001b08 <Standard_GetStatus+0x74>
      {
        SetBit(StatusInfo0, 0); /* IN Endpoint stalled */
 8001af8:	2301      	movs	r3, #1
 8001afa:	7013      	strb	r3, [r2, #0]
 8001afc:	e004      	b.n	8001b08 <Standard_GetStatus+0x74>
      }
    }
    else
    {
      /* OUT endpoint */
      if (_GetRxStallStatus(Related_Endpoint))
 8001afe:	f403 5340 	and.w	r3, r3, #12288	; 0x3000
 8001b02:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8001b06:	e7f6      	b.n	8001af6 <Standard_GetStatus+0x62>
  }
  else
  {
    return NULL;
  }
  pUser_Standard_Requests->User_GetStatus();
 8001b08:	4b05      	ldr	r3, [pc, #20]	; (8001b20 <Standard_GetStatus+0x8c>)
 8001b0a:	681b      	ldr	r3, [r3, #0]
 8001b0c:	691b      	ldr	r3, [r3, #16]
 8001b0e:	4798      	blx	r3
  return (u8 *)&StatusInfo;
 8001b10:	4802      	ldr	r0, [pc, #8]	; (8001b1c <Standard_GetStatus+0x88>)
 8001b12:	bd10      	pop	{r4, pc}
    }

  }
  else
  {
    return NULL;
 8001b14:	4618      	mov	r0, r3
  }
  pUser_Standard_Requests->User_GetStatus();
  return (u8 *)&StatusInfo;
}
 8001b16:	bd10      	pop	{r4, pc}
 8001b18:	20000714 	andcs	r0, r0, r4, lsl r7
 8001b1c:	2000071a 	andcs	r0, r0, sl, lsl r7
 8001b20:	20000710 	andcs	r0, r0, r0, lsl r7

08001b24 <DataStageIn>:
* Input          : None.
* Output         : None.
* Return         : None.
*******************************************************************************/
void DataStageIn(void)
{
 8001b24:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
  ENDPOINT_INFO *pEPinfo = &pInformation->Ctrl_Info;
 8001b28:	4f23      	ldr	r7, [pc, #140]	; (8001bb8 <DataStageIn+0x94>)
 8001b2a:	f8df 80a0 	ldr.w	r8, [pc, #160]	; 8001bcc <DataStageIn+0xa8>
 8001b2e:	683d      	ldr	r5, [r7, #0]
  u32 save_wLength = pEPinfo->Usb_wLength;
 8001b30:	8a2b      	ldrh	r3, [r5, #16]
  u32 ControlState = pInformation->ControlState;
 8001b32:	7a2e      	ldrb	r6, [r5, #8]

  u8 *DataBuffer;
  u32 Length;

  if ((save_wLength == 0) && (ControlState == LAST_IN_DATA))
 8001b34:	b9bb      	cbnz	r3, 8001b66 <DataStageIn+0x42>
 8001b36:	2e04      	cmp	r6, #4
 8001b38:	d115      	bne.n	8001b66 <DataStageIn+0x42>
  {
    if(Data_Mul_MaxPacketSize == TRUE)
 8001b3a:	4820      	ldr	r0, [pc, #128]	; (8001bbc <DataStageIn+0x98>)
 8001b3c:	7802      	ldrb	r2, [r0, #0]
 8001b3e:	2a01      	cmp	r2, #1
 8001b40:	d10c      	bne.n	8001b5c <DataStageIn+0x38>
    {
      /* No more data to send and empty packet */
      Send0LengthData();
 8001b42:	4a1f      	ldr	r2, [pc, #124]	; (8001bc0 <DataStageIn+0x9c>)
 8001b44:	6811      	ldr	r1, [r2, #0]
 8001b46:	4a1f      	ldr	r2, [pc, #124]	; (8001bc4 <DataStageIn+0xa0>)
 8001b48:	b289      	uxth	r1, r1
 8001b4a:	440a      	add	r2, r1
 8001b4c:	0052      	lsls	r2, r2, #1
 8001b4e:	8013      	strh	r3, [r2, #0]
 8001b50:	8053      	strh	r3, [r2, #2]
 8001b52:	2230      	movs	r2, #48	; 0x30
 8001b54:	f8a8 2000 	strh.w	r2, [r8]
      ControlState = LAST_IN_DATA;
      Data_Mul_MaxPacketSize = FALSE;
 8001b58:	7003      	strb	r3, [r0, #0]
 8001b5a:	e029      	b.n	8001bb0 <DataStageIn+0x8c>
    #ifdef STM32F10X_CL      
      PCD_EP_Read (ENDP0, 0, 0);
    #endif  /* STM32F10X_CL */ 
    
    #ifndef STM32F10X_CL 
      vSetEPTxStatus(EP_TX_STALL);
 8001b5c:	2310      	movs	r3, #16
 8001b5e:	f8a8 3000 	strh.w	r3, [r8]
      Data_Mul_MaxPacketSize = FALSE;
    }
    else 
    {
      /* No more data to send so STALL the TX Status*/
      ControlState = WAIT_STATUS_OUT;
 8001b62:	2607      	movs	r6, #7
 8001b64:	e024      	b.n	8001bb0 <DataStageIn+0x8c>
    }
    
    goto Expect_Status_Out;
  }

  Length = pEPinfo->PacketSize;
 8001b66:	8aac      	ldrh	r4, [r5, #20]
  ControlState = (save_wLength <= Length) ? LAST_IN_DATA : IN_DATA;
 8001b68:	42a3      	cmp	r3, r4
 8001b6a:	bf94      	ite	ls
 8001b6c:	2604      	movls	r6, #4
 8001b6e:	2602      	movhi	r6, #2
  if (Length > save_wLength)
  {
    Length = save_wLength;
  }

  DataBuffer = (*pEPinfo->CopyData)(Length);
 8001b70:	429c      	cmp	r4, r3
 8001b72:	bf28      	it	cs
 8001b74:	461c      	movcs	r4, r3
 8001b76:	69ab      	ldr	r3, [r5, #24]
 8001b78:	4620      	mov	r0, r4
 8001b7a:	4798      	blx	r3
 8001b7c:	4681      	mov	r9, r0

#ifdef STM32F10X_CL
  PCD_EP_Write (ENDP0, DataBuffer, Length);
#else   
  UserToPMABufferCopy(DataBuffer, GetEPTxAddr(ENDP0), Length);
 8001b7e:	2000      	movs	r0, #0
 8001b80:	f000 fc6c 	bl	800245c <GetEPTxAddr>
 8001b84:	4622      	mov	r2, r4
 8001b86:	4601      	mov	r1, r0
 8001b88:	4648      	mov	r0, r9
 8001b8a:	f000 fb78 	bl	800227e <UserToPMABufferCopy>
#endif /* STM32F10X_CL */ 

  SetEPTxCount(ENDP0, Length);
 8001b8e:	2000      	movs	r0, #0
 8001b90:	4621      	mov	r1, r4
 8001b92:	f000 fc83 	bl	800249c <SetEPTxCount>

  pEPinfo->Usb_wLength -= Length;
 8001b96:	8a2b      	ldrh	r3, [r5, #16]
  pEPinfo->Usb_wOffset += Length;
  vSetEPTxStatus(EP_TX_VALID);

  USB_StatusOut();/* Expect the host to abort the data IN stage */
 8001b98:	f44f 5240 	mov.w	r2, #12288	; 0x3000
  UserToPMABufferCopy(DataBuffer, GetEPTxAddr(ENDP0), Length);
#endif /* STM32F10X_CL */ 

  SetEPTxCount(ENDP0, Length);

  pEPinfo->Usb_wLength -= Length;
 8001b9c:	1b1b      	subs	r3, r3, r4
 8001b9e:	822b      	strh	r3, [r5, #16]
  pEPinfo->Usb_wOffset += Length;
 8001ba0:	8a6b      	ldrh	r3, [r5, #18]
 8001ba2:	4423      	add	r3, r4
 8001ba4:	826b      	strh	r3, [r5, #18]
  vSetEPTxStatus(EP_TX_VALID);
 8001ba6:	2330      	movs	r3, #48	; 0x30
 8001ba8:	f8a8 3000 	strh.w	r3, [r8]

  USB_StatusOut();/* Expect the host to abort the data IN stage */
 8001bac:	4b06      	ldr	r3, [pc, #24]	; (8001bc8 <DataStageIn+0xa4>)
 8001bae:	801a      	strh	r2, [r3, #0]

Expect_Status_Out:
  pInformation->ControlState = ControlState;
 8001bb0:	683b      	ldr	r3, [r7, #0]
 8001bb2:	721e      	strb	r6, [r3, #8]
 8001bb4:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8001bb8:	20000714 	andcs	r0, r0, r4, lsl r7
 8001bbc:	20000130 	andcs	r0, r0, r0, lsr r1
 8001bc0:	40005c50 	andmi	r5, r0, r0, asr ip
 8001bc4:	20003002 	andcs	r3, r0, r2
 8001bc8:	2000071c 	andcs	r0, r0, ip, lsl r7
 8001bcc:	2000071e 	andcs	r0, r0, lr, lsl r7

08001bd0 <Standard_SetConfiguration>:
* Output         : None.
* Return         : Return USB_SUCCESS, if the request is performed.
*                  Return USB_UNSUPPORT, if the request is invalid.
*******************************************************************************/
RESULT Standard_SetConfiguration(void)
{
 8001bd0:	b510      	push	{r4, lr}

  if ((pInformation->USBwValue0 <=
 8001bd2:	4b0a      	ldr	r3, [pc, #40]	; (8001bfc <Standard_SetConfiguration+0x2c>)
      Device_Table.Total_Configuration) && (pInformation->USBwValue1 == 0)
 8001bd4:	490a      	ldr	r1, [pc, #40]	; (8001c00 <Standard_SetConfiguration+0x30>)
*                  Return USB_UNSUPPORT, if the request is invalid.
*******************************************************************************/
RESULT Standard_SetConfiguration(void)
{

  if ((pInformation->USBwValue0 <=
 8001bd6:	681b      	ldr	r3, [r3, #0]
 8001bd8:	7849      	ldrb	r1, [r1, #1]
 8001bda:	78da      	ldrb	r2, [r3, #3]
 8001bdc:	4291      	cmp	r1, r2
 8001bde:	d30a      	bcc.n	8001bf6 <Standard_SetConfiguration+0x26>
      Device_Table.Total_Configuration) && (pInformation->USBwValue1 == 0)
 8001be0:	7899      	ldrb	r1, [r3, #2]
 8001be2:	b941      	cbnz	r1, 8001bf6 <Standard_SetConfiguration+0x26>
      && (pInformation->USBwIndex == 0)) /*call Back usb spec 2.0*/
 8001be4:	889c      	ldrh	r4, [r3, #4]
 8001be6:	b934      	cbnz	r4, 8001bf6 <Standard_SetConfiguration+0x26>
  {
    pInformation->Current_Configuration = pInformation->USBwValue0;
 8001be8:	729a      	strb	r2, [r3, #10]
    pUser_Standard_Requests->User_SetConfiguration();
 8001bea:	4b06      	ldr	r3, [pc, #24]	; (8001c04 <Standard_SetConfiguration+0x34>)
 8001bec:	681b      	ldr	r3, [r3, #0]
 8001bee:	685b      	ldr	r3, [r3, #4]
 8001bf0:	4798      	blx	r3
    return USB_SUCCESS;
 8001bf2:	4620      	mov	r0, r4
 8001bf4:	bd10      	pop	{r4, pc}
  }
  else
  {
    return USB_UNSUPPORT;
 8001bf6:	2002      	movs	r0, #2
  }
}
 8001bf8:	bd10      	pop	{r4, pc}
 8001bfa:	bf00      	nop
 8001bfc:	20000714 	andcs	r0, r0, r4, lsl r7
 8001c00:	200000e0 	andcs	r0, r0, r0, ror #1
 8001c04:	20000710 	andcs	r0, r0, r0, lsl r7

08001c08 <Standard_SetInterface>:
* Output         : None.
* Return         : - Return USB_SUCCESS, if the request is performed.
*                  - Return USB_UNSUPPORT, if the request is invalid.
*******************************************************************************/
RESULT Standard_SetInterface(void)
{
 8001c08:	b538      	push	{r3, r4, r5, lr}
  RESULT Re;
  /*Test if the specified Interface and Alternate Setting are supported by
    the application Firmware*/
  Re = (*pProperty->Class_Get_Interface_Setting)(pInformation->USBwIndex0, pInformation->USBwValue0);
 8001c0a:	4a0e      	ldr	r2, [pc, #56]	; (8001c44 <Standard_SetInterface+0x3c>)
 8001c0c:	4d0e      	ldr	r5, [pc, #56]	; (8001c48 <Standard_SetInterface+0x40>)
 8001c0e:	6812      	ldr	r2, [r2, #0]
 8001c10:	682b      	ldr	r3, [r5, #0]
 8001c12:	6992      	ldr	r2, [r2, #24]
 8001c14:	7958      	ldrb	r0, [r3, #5]
 8001c16:	78d9      	ldrb	r1, [r3, #3]
 8001c18:	4790      	blx	r2

  if (pInformation->Current_Configuration != 0)
 8001c1a:	682b      	ldr	r3, [r5, #0]
 8001c1c:	7a9a      	ldrb	r2, [r3, #10]
 8001c1e:	b17a      	cbz	r2, 8001c40 <Standard_SetInterface+0x38>
  {
    if ((Re != USB_SUCCESS) || (pInformation->USBwIndex1 != 0)
 8001c20:	b970      	cbnz	r0, 8001c40 <Standard_SetInterface+0x38>
 8001c22:	791a      	ldrb	r2, [r3, #4]
 8001c24:	b962      	cbnz	r2, 8001c40 <Standard_SetInterface+0x38>
        || (pInformation->USBwValue1 != 0))
 8001c26:	789c      	ldrb	r4, [r3, #2]
 8001c28:	b954      	cbnz	r4, 8001c40 <Standard_SetInterface+0x38>
    {
      return  USB_UNSUPPORT;
    }
    else if (Re == USB_SUCCESS)
    {
      pUser_Standard_Requests->User_SetInterface();
 8001c2a:	4b08      	ldr	r3, [pc, #32]	; (8001c4c <Standard_SetInterface+0x44>)
 8001c2c:	681b      	ldr	r3, [r3, #0]
 8001c2e:	68db      	ldr	r3, [r3, #12]
 8001c30:	4798      	blx	r3
      pInformation->Current_Interface = pInformation->USBwIndex0;
 8001c32:	682b      	ldr	r3, [r5, #0]
      pInformation->Current_AlternateSetting = pInformation->USBwValue0;
 8001c34:	4620      	mov	r0, r4
      return  USB_UNSUPPORT;
    }
    else if (Re == USB_SUCCESS)
    {
      pUser_Standard_Requests->User_SetInterface();
      pInformation->Current_Interface = pInformation->USBwIndex0;
 8001c36:	795a      	ldrb	r2, [r3, #5]
 8001c38:	72da      	strb	r2, [r3, #11]
      pInformation->Current_AlternateSetting = pInformation->USBwValue0;
 8001c3a:	78da      	ldrb	r2, [r3, #3]
 8001c3c:	731a      	strb	r2, [r3, #12]
 8001c3e:	bd38      	pop	{r3, r4, r5, pc}
      return USB_SUCCESS;
    }

  }

  return USB_UNSUPPORT;
 8001c40:	2002      	movs	r0, #2
}
 8001c42:	bd38      	pop	{r3, r4, r5, pc}
 8001c44:	200006ec 	andcs	r0, r0, ip, ror #13
 8001c48:	20000714 	andcs	r0, r0, r4, lsl r7
 8001c4c:	20000710 	andcs	r0, r0, r0, lsl r7

08001c50 <Standard_ClearFeature>:
* Output         : None.
* Return         : - Return USB_SUCCESS, if the request is performed.
*                  - Return USB_UNSUPPORT, if the request is invalid.
*******************************************************************************/
RESULT Standard_ClearFeature(void)
{
 8001c50:	b538      	push	{r3, r4, r5, lr}
  u32     Type_Rec = Type_Recipient;
 8001c52:	4b31      	ldr	r3, [pc, #196]	; (8001d18 <Standard_ClearFeature+0xc8>)
 8001c54:	681b      	ldr	r3, [r3, #0]
 8001c56:	7818      	ldrb	r0, [r3, #0]
  u32     Status;


  if (Type_Rec == (STANDARD_REQUEST | DEVICE_RECIPIENT))
 8001c58:	f010 007f 	ands.w	r0, r0, #127	; 0x7f
 8001c5c:	d104      	bne.n	8001c68 <Standard_ClearFeature+0x18>
  {/*Device Clear Feature*/
    ClrBit(pInformation->Current_Feature, 5);
 8001c5e:	7a5a      	ldrb	r2, [r3, #9]
 8001c60:	f022 0220 	bic.w	r2, r2, #32
 8001c64:	725a      	strb	r2, [r3, #9]
    return USB_SUCCESS;
 8001c66:	bd38      	pop	{r3, r4, r5, pc}
  }
  else if (Type_Rec == (STANDARD_REQUEST | ENDPOINT_RECIPIENT))
 8001c68:	2802      	cmp	r0, #2
 8001c6a:	d153      	bne.n	8001d14 <Standard_ClearFeature+0xc4>
    DEVICE* pDev;
    u32 Related_Endpoint;
    u32 wIndex0;
    u32 rEP;

    if ((pInformation->USBwValue != ENDPOINT_STALL)
 8001c6c:	885a      	ldrh	r2, [r3, #2]
 8001c6e:	2a00      	cmp	r2, #0
 8001c70:	d151      	bne.n	8001d16 <Standard_ClearFeature+0xc6>
        || (pInformation->USBwIndex1 != 0))
 8001c72:	791a      	ldrb	r2, [r3, #4]
 8001c74:	2a00      	cmp	r2, #0
 8001c76:	d14e      	bne.n	8001d16 <Standard_ClearFeature+0xc6>
    {
      return USB_UNSUPPORT;
    }

    pDev = &Device_Table;
    wIndex0 = pInformation->USBwIndex0;
 8001c78:	7959      	ldrb	r1, [r3, #5]
    else
    {
      Status = _GetEPRxStatus(Related_Endpoint);
    }

    if ((rEP >= pDev->Total_Endpoint) || (Status == 0)
 8001c7a:	4d28      	ldr	r5, [pc, #160]	; (8001d1c <Standard_ClearFeature+0xcc>)
      return USB_UNSUPPORT;
    }

    pDev = &Device_Table;
    wIndex0 = pInformation->USBwIndex0;
    rEP = wIndex0 & ~0x80;
 8001c7c:	f021 0080 	bic.w	r0, r1, #128	; 0x80
 8001c80:	0084      	lsls	r4, r0, #2

    if (ValBit(pInformation->USBwIndex0, 7))
    {
      /*Get Status of endpoint & stall the request if the related_ENdpoint
      is Disabled*/
      Status = _GetEPTxStatus(Related_Endpoint);
 8001c82:	f104 4280 	add.w	r2, r4, #1073741824	; 0x40000000
 8001c86:	f502 42b8 	add.w	r2, r2, #23552	; 0x5c00
 8001c8a:	6812      	ldr	r2, [r2, #0]
    else
    {
      Status = _GetEPRxStatus(Related_Endpoint);
    }

    if ((rEP >= pDev->Total_Endpoint) || (Status == 0)
 8001c8c:	782d      	ldrb	r5, [r5, #0]
    pDev = &Device_Table;
    wIndex0 = pInformation->USBwIndex0;
    rEP = wIndex0 & ~0x80;
    Related_Endpoint = ENDP0 + rEP;

    if (ValBit(pInformation->USBwIndex0, 7))
 8001c8e:	f011 0f80 	tst.w	r1, #128	; 0x80
    {
      /*Get Status of endpoint & stall the request if the related_ENdpoint
      is Disabled*/
      Status = _GetEPTxStatus(Related_Endpoint);
 8001c92:	bf14      	ite	ne
 8001c94:	f002 0230 	andne.w	r2, r2, #48	; 0x30
    }
    else
    {
      Status = _GetEPRxStatus(Related_Endpoint);
 8001c98:	f402 5240 	andeq.w	r2, r2, #12288	; 0x3000
    }

    if ((rEP >= pDev->Total_Endpoint) || (Status == 0)
 8001c9c:	42a8      	cmp	r0, r5
 8001c9e:	d239      	bcs.n	8001d14 <Standard_ClearFeature+0xc4>
 8001ca0:	2a00      	cmp	r2, #0
 8001ca2:	d037      	beq.n	8001d14 <Standard_ClearFeature+0xc4>
        || (pInformation->Current_Configuration == 0))
 8001ca4:	7a9b      	ldrb	r3, [r3, #10]
 8001ca6:	2b00      	cmp	r3, #0
 8001ca8:	d034      	beq.n	8001d14 <Standard_ClearFeature+0xc4>


    if (wIndex0 & 0x80)
    {
      /* IN endpoint */
      if (_GetTxStallStatus(Related_Endpoint ))
 8001caa:	f104 4480 	add.w	r4, r4, #1073741824	; 0x40000000
 8001cae:	f504 44b8 	add.w	r4, r4, #23552	; 0x5c00
    {
      return USB_UNSUPPORT;
    }


    if (wIndex0 & 0x80)
 8001cb2:	060a      	lsls	r2, r1, #24
    {
      /* IN endpoint */
      if (_GetTxStallStatus(Related_Endpoint ))
 8001cb4:	6823      	ldr	r3, [r4, #0]
    {
      return USB_UNSUPPORT;
    }


    if (wIndex0 & 0x80)
 8001cb6:	d50c      	bpl.n	8001cd2 <Standard_ClearFeature+0x82>
    {
      /* IN endpoint */
      if (_GetTxStallStatus(Related_Endpoint ))
 8001cb8:	f003 0330 	and.w	r3, r3, #48	; 0x30
 8001cbc:	2b10      	cmp	r3, #16
 8001cbe:	d123      	bne.n	8001d08 <Standard_ClearFeature+0xb8>
      {
      #ifndef STM32F10X_CL
        ClearDTOG_TX(Related_Endpoint);
 8001cc0:	b2c4      	uxtb	r4, r0
 8001cc2:	4620      	mov	r0, r4
 8001cc4:	f000 fb97 	bl	80023f6 <ClearDTOG_TX>
      #endif /* STM32F10X_CL */
        SetEPTxStatus(Related_Endpoint, EP_TX_VALID);
 8001cc8:	4620      	mov	r0, r4
 8001cca:	2130      	movs	r1, #48	; 0x30
 8001ccc:	f000 fb18 	bl	8002300 <SetEPTxStatus>
 8001cd0:	e01a      	b.n	8001d08 <Standard_ClearFeature+0xb8>
      }
    }
    else
    {
      /* OUT endpoint */
      if (_GetRxStallStatus(Related_Endpoint))
 8001cd2:	f403 5340 	and.w	r3, r3, #12288	; 0x3000
 8001cd6:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8001cda:	d115      	bne.n	8001d08 <Standard_ClearFeature+0xb8>
      {
        if (Related_Endpoint == ENDP0)
 8001cdc:	b928      	cbnz	r0, 8001cea <Standard_ClearFeature+0x9a>
        {
          /* After clear the STALL, enable the default endpoint receiver */
          SetEPRxCount(Related_Endpoint, Device_Property.MaxPacketSize);
 8001cde:	4b10      	ldr	r3, [pc, #64]	; (8001d20 <Standard_ClearFeature+0xd0>)
 8001ce0:	f893 102c 	ldrb.w	r1, [r3, #44]	; 0x2c
 8001ce4:	f000 fbe8 	bl	80024b8 <SetEPRxCount>
 8001ce8:	e001      	b.n	8001cee <Standard_ClearFeature+0x9e>
          _SetEPRxStatus(Related_Endpoint, EP_RX_VALID);
        }
        else
        {
        #ifndef STM32F10X_CL
          ClearDTOG_RX(Related_Endpoint);
 8001cea:	f000 fb71 	bl	80023d0 <ClearDTOG_RX>
        #endif /* STM32F10X_CL */
          _SetEPRxStatus(Related_Endpoint, EP_RX_VALID);
 8001cee:	6823      	ldr	r3, [r4, #0]
 8001cf0:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8001cf4:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8001cf8:	b29b      	uxth	r3, r3
 8001cfa:	f483 5340 	eor.w	r3, r3, #12288	; 0x3000
 8001cfe:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8001d02:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8001d06:	6023      	str	r3, [r4, #0]
        }
      }
    }
    pUser_Standard_Requests->User_ClearFeature();
 8001d08:	4b06      	ldr	r3, [pc, #24]	; (8001d24 <Standard_ClearFeature+0xd4>)
 8001d0a:	681b      	ldr	r3, [r3, #0]
 8001d0c:	695b      	ldr	r3, [r3, #20]
 8001d0e:	4798      	blx	r3
    return USB_SUCCESS;
 8001d10:	2000      	movs	r0, #0
 8001d12:	bd38      	pop	{r3, r4, r5, pc}
  }

  return USB_UNSUPPORT;
 8001d14:	2002      	movs	r0, #2
}
 8001d16:	bd38      	pop	{r3, r4, r5, pc}
 8001d18:	20000714 	andcs	r0, r0, r4, lsl r7
 8001d1c:	200000e0 	andcs	r0, r0, r0, ror #1
 8001d20:	2000005c 	andcs	r0, r0, ip, asr r0
 8001d24:	20000710 	andcs	r0, r0, r0, lsl r7

08001d28 <Standard_SetEndPointFeature>:
* Output         : None.
* Return         : - Return USB_SUCCESS, if the request is performed.
*                  - Return USB_UNSUPPORT, if the request is invalid.
*******************************************************************************/
RESULT Standard_SetEndPointFeature(void)
{
 8001d28:	b538      	push	{r3, r4, r5, lr}
  u32    wIndex0;
  u32    Related_Endpoint;
  u32    rEP;
  u32    Status;

  wIndex0 = pInformation->USBwIndex0;
 8001d2a:	4b1f      	ldr	r3, [pc, #124]	; (8001da8 <Standard_SetEndPointFeature+0x80>)
  else
  {
    Status = _GetEPRxStatus(Related_Endpoint);
  }

  if (Related_Endpoint >= Device_Table.Total_Endpoint
 8001d2c:	4d1f      	ldr	r5, [pc, #124]	; (8001dac <Standard_SetEndPointFeature+0x84>)
  u32    wIndex0;
  u32    Related_Endpoint;
  u32    rEP;
  u32    Status;

  wIndex0 = pInformation->USBwIndex0;
 8001d2e:	6818      	ldr	r0, [r3, #0]
  else
  {
    Status = _GetEPRxStatus(Related_Endpoint);
  }

  if (Related_Endpoint >= Device_Table.Total_Endpoint
 8001d30:	782d      	ldrb	r5, [r5, #0]
  u32    wIndex0;
  u32    Related_Endpoint;
  u32    rEP;
  u32    Status;

  wIndex0 = pInformation->USBwIndex0;
 8001d32:	7941      	ldrb	r1, [r0, #5]
  rEP = wIndex0 & ~0x80;
 8001d34:	f021 0480 	bic.w	r4, r1, #128	; 0x80
 8001d38:	00a3      	lsls	r3, r4, #2

  if (ValBit(pInformation->USBwIndex0, 7))
  {
    /* get Status of endpoint & stall the request if the related_ENdpoint
    is Disabled*/
    Status = _GetEPTxStatus(Related_Endpoint);
 8001d3a:	f103 4280 	add.w	r2, r3, #1073741824	; 0x40000000
 8001d3e:	f502 42b8 	add.w	r2, r2, #23552	; 0x5c00
 8001d42:	6812      	ldr	r2, [r2, #0]

  wIndex0 = pInformation->USBwIndex0;
  rEP = wIndex0 & ~0x80;
  Related_Endpoint = ENDP0 + rEP;

  if (ValBit(pInformation->USBwIndex0, 7))
 8001d44:	f011 0f80 	tst.w	r1, #128	; 0x80
  {
    /* get Status of endpoint & stall the request if the related_ENdpoint
    is Disabled*/
    Status = _GetEPTxStatus(Related_Endpoint);
 8001d48:	bf14      	ite	ne
 8001d4a:	f002 0230 	andne.w	r2, r2, #48	; 0x30
  }
  else
  {
    Status = _GetEPRxStatus(Related_Endpoint);
 8001d4e:	f402 5240 	andeq.w	r2, r2, #12288	; 0x3000
  }

  if (Related_Endpoint >= Device_Table.Total_Endpoint
 8001d52:	42ac      	cmp	r4, r5
 8001d54:	d225      	bcs.n	8001da2 <Standard_SetEndPointFeature+0x7a>
      || pInformation->USBwValue != 0 || Status == 0
 8001d56:	8844      	ldrh	r4, [r0, #2]
 8001d58:	bb1c      	cbnz	r4, 8001da2 <Standard_SetEndPointFeature+0x7a>
 8001d5a:	b312      	cbz	r2, 8001da2 <Standard_SetEndPointFeature+0x7a>
      || pInformation->Current_Configuration == 0)
 8001d5c:	7a82      	ldrb	r2, [r0, #10]
 8001d5e:	b302      	cbz	r2, 8001da2 <Standard_SetEndPointFeature+0x7a>
  else
  {
    if (wIndex0 & 0x80)
    {
      /* IN endpoint */
      _SetEPTxStatus(Related_Endpoint, EP_TX_STALL);
 8001d60:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 8001d64:	f503 43b8 	add.w	r3, r3, #23552	; 0x5c00
 8001d68:	681a      	ldr	r2, [r3, #0]
  {
    return USB_UNSUPPORT;
  }
  else
  {
    if (wIndex0 & 0x80)
 8001d6a:	0609      	lsls	r1, r1, #24
    {
      /* IN endpoint */
      _SetEPTxStatus(Related_Endpoint, EP_TX_STALL);
 8001d6c:	bf4b      	itete	mi
 8001d6e:	f422 42e0 	bicmi.w	r2, r2, #28672	; 0x7000
    }

    else
    {
      /* OUT endpoint */
      _SetEPRxStatus(Related_Endpoint, EP_RX_STALL);
 8001d72:	f422 4280 	bicpl.w	r2, r2, #16384	; 0x4000
  else
  {
    if (wIndex0 & 0x80)
    {
      /* IN endpoint */
      _SetEPTxStatus(Related_Endpoint, EP_TX_STALL);
 8001d76:	f022 0240 	bicmi.w	r2, r2, #64	; 0x40
    }

    else
    {
      /* OUT endpoint */
      _SetEPRxStatus(Related_Endpoint, EP_RX_STALL);
 8001d7a:	f022 0270 	bicpl.w	r2, r2, #112	; 0x70
  else
  {
    if (wIndex0 & 0x80)
    {
      /* IN endpoint */
      _SetEPTxStatus(Related_Endpoint, EP_TX_STALL);
 8001d7e:	bf4b      	itete	mi
 8001d80:	b292      	uxthmi	r2, r2
    }

    else
    {
      /* OUT endpoint */
      _SetEPRxStatus(Related_Endpoint, EP_RX_STALL);
 8001d82:	b292      	uxthpl	r2, r2
  else
  {
    if (wIndex0 & 0x80)
    {
      /* IN endpoint */
      _SetEPTxStatus(Related_Endpoint, EP_TX_STALL);
 8001d84:	f082 0210 	eormi.w	r2, r2, #16
    }

    else
    {
      /* OUT endpoint */
      _SetEPRxStatus(Related_Endpoint, EP_RX_STALL);
 8001d88:	f482 5280 	eorpl.w	r2, r2, #4096	; 0x1000
 8001d8c:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8001d90:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 8001d94:	601a      	str	r2, [r3, #0]
    }
  }
  pUser_Standard_Requests->User_SetEndPointFeature();
 8001d96:	4b06      	ldr	r3, [pc, #24]	; (8001db0 <Standard_SetEndPointFeature+0x88>)
 8001d98:	681b      	ldr	r3, [r3, #0]
 8001d9a:	699b      	ldr	r3, [r3, #24]
 8001d9c:	4798      	blx	r3
  return USB_SUCCESS;
 8001d9e:	2000      	movs	r0, #0
 8001da0:	bd38      	pop	{r3, r4, r5, pc}

  if (Related_Endpoint >= Device_Table.Total_Endpoint
      || pInformation->USBwValue != 0 || Status == 0
      || pInformation->Current_Configuration == 0)
  {
    return USB_UNSUPPORT;
 8001da2:	2002      	movs	r0, #2
      _SetEPRxStatus(Related_Endpoint, EP_RX_STALL);
    }
  }
  pUser_Standard_Requests->User_SetEndPointFeature();
  return USB_SUCCESS;
}
 8001da4:	bd38      	pop	{r3, r4, r5, pc}
 8001da6:	bf00      	nop
 8001da8:	20000714 	andcs	r0, r0, r4, lsl r7
 8001dac:	200000e0 	andcs	r0, r0, r0, ror #1
 8001db0:	20000710 	andcs	r0, r0, r0, lsl r7

08001db4 <Standard_SetDeviceFeature>:
* Output         : None.
* Return         : - Return USB_SUCCESS, if the request is performed.
*                  - Return USB_UNSUPPORT, if the request is invalid.
*******************************************************************************/
RESULT Standard_SetDeviceFeature(void)
{
 8001db4:	b508      	push	{r3, lr}
  SetBit(pInformation->Current_Feature, 5);
 8001db6:	4b06      	ldr	r3, [pc, #24]	; (8001dd0 <Standard_SetDeviceFeature+0x1c>)
 8001db8:	681a      	ldr	r2, [r3, #0]
 8001dba:	7a53      	ldrb	r3, [r2, #9]
 8001dbc:	f043 0320 	orr.w	r3, r3, #32
 8001dc0:	7253      	strb	r3, [r2, #9]
  pUser_Standard_Requests->User_SetDeviceFeature();
 8001dc2:	4b04      	ldr	r3, [pc, #16]	; (8001dd4 <Standard_SetDeviceFeature+0x20>)
 8001dc4:	681b      	ldr	r3, [r3, #0]
 8001dc6:	69db      	ldr	r3, [r3, #28]
 8001dc8:	4798      	blx	r3
  return USB_SUCCESS;
}
 8001dca:	2000      	movs	r0, #0
 8001dcc:	bd08      	pop	{r3, pc}
 8001dce:	bf00      	nop
 8001dd0:	20000714 	andcs	r0, r0, r4, lsl r7
 8001dd4:	20000710 	andcs	r0, r0, r0, lsl r7

08001dd8 <Standard_GetDescriptorData>:
*******************************************************************************/
u8 *Standard_GetDescriptorData(u16 Length, ONE_DESCRIPTOR *pDesc)
{
  u32  wOffset;

  wOffset = pInformation->Ctrl_Info.Usb_wOffset;
 8001dd8:	4b05      	ldr	r3, [pc, #20]	; (8001df0 <Standard_GetDescriptorData+0x18>)
* Return         : Address of a part of the descriptor pointed by the Usb_
*                  wOffset The buffer pointed by this address contains at least
*                  Length bytes.
*******************************************************************************/
u8 *Standard_GetDescriptorData(u16 Length, ONE_DESCRIPTOR *pDesc)
{
 8001dda:	b510      	push	{r4, lr}
  u32  wOffset;

  wOffset = pInformation->Ctrl_Info.Usb_wOffset;
 8001ddc:	681c      	ldr	r4, [r3, #0]
 8001dde:	8a62      	ldrh	r2, [r4, #18]
  if (Length == 0)
 8001de0:	b918      	cbnz	r0, 8001dea <Standard_GetDescriptorData+0x12>
  {
    pInformation->Ctrl_Info.Usb_wLength = pDesc->Descriptor_Size - wOffset;
 8001de2:	888b      	ldrh	r3, [r1, #4]
 8001de4:	1a9b      	subs	r3, r3, r2
 8001de6:	8223      	strh	r3, [r4, #16]
    return 0;
 8001de8:	bd10      	pop	{r4, pc}
  }

  return pDesc->Descriptor + wOffset;
 8001dea:	6808      	ldr	r0, [r1, #0]
 8001dec:	4410      	add	r0, r2
}
 8001dee:	bd10      	pop	{r4, pc}
 8001df0:	20000714 	andcs	r0, r0, r4, lsl r7

08001df4 <Post0_Process>:
* Output         : None.
* Return         : - 0 if the control State is in PAUSE
*                  - 1 if not.
*******************************************************************************/
u8 Post0_Process(void)
{
 8001df4:	b508      	push	{r3, lr}
#ifdef STM32F10X_CL  
  USB_OTG_EP *ep;
#endif /* STM32F10X_CL */
      
  SetEPRxCount(ENDP0, Device_Property.MaxPacketSize);
 8001df6:	4b0c      	ldr	r3, [pc, #48]	; (8001e28 <Post0_Process+0x34>)
 8001df8:	2000      	movs	r0, #0
 8001dfa:	f893 102c 	ldrb.w	r1, [r3, #44]	; 0x2c
 8001dfe:	f000 fb5b 	bl	80024b8 <SetEPRxCount>

  if (pInformation->ControlState == STALLED)
 8001e02:	4b0a      	ldr	r3, [pc, #40]	; (8001e2c <Post0_Process+0x38>)
 8001e04:	681b      	ldr	r3, [r3, #0]
 8001e06:	7a18      	ldrb	r0, [r3, #8]
 8001e08:	2808      	cmp	r0, #8
  {
    vSetEPRxStatus(EP_RX_STALL);
 8001e0a:	bf01      	itttt	eq
 8001e0c:	4b08      	ldreq	r3, [pc, #32]	; (8001e30 <Post0_Process+0x3c>)
 8001e0e:	f44f 5280 	moveq.w	r2, #4096	; 0x1000
 8001e12:	801a      	strheq	r2, [r3, #0]
    vSetEPTxStatus(EP_TX_STALL);
 8001e14:	4b07      	ldreq	r3, [pc, #28]	; (8001e34 <Post0_Process+0x40>)
 8001e16:	bf04      	itt	eq
 8001e18:	2210      	moveq	r2, #16
 8001e1a:	801a      	strheq	r2, [r3, #0]
    OTGD_FS_EP0StartXfer(ep);    
  }  
#endif /* STM32F10X_CL */

  return (pInformation->ControlState == PAUSE);
}
 8001e1c:	f1a0 0309 	sub.w	r3, r0, #9
 8001e20:	4258      	negs	r0, r3
 8001e22:	4158      	adcs	r0, r3
 8001e24:	bd08      	pop	{r3, pc}
 8001e26:	bf00      	nop
 8001e28:	2000005c 	andcs	r0, r0, ip, asr r0
 8001e2c:	20000714 	andcs	r0, r0, r4, lsl r7
 8001e30:	2000071c 	andcs	r0, r0, ip, lsl r7
 8001e34:	2000071e 	andcs	r0, r0, lr, lsl r7

08001e38 <Setup0_Process>:
* Input          : None.
* Output         : None.
* Return         : Post0_Process.
*******************************************************************************/
u8 Setup0_Process(void)
{
 8001e38:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
  ep = PCD_GetOutEP(ENDP0);
  pBuf.b = ep->xfer_buff;
#else  
  u16 offset = 1;
  
  pBuf.b = PMAAddr + (u8 *)(_GetEPRxAddr(ENDP0) * 2); /* *2 for 32 bits addr */
 8001e3a:	4e96      	ldr	r6, [pc, #600]	; (8002094 <Setup0_Process+0x25c>)
 8001e3c:	4b96      	ldr	r3, [pc, #600]	; (8002098 <Setup0_Process+0x260>)
 8001e3e:	6832      	ldr	r2, [r6, #0]
#endif /* STM32F10X_CL */

  if (pInformation->ControlState != PAUSE)
 8001e40:	4d96      	ldr	r5, [pc, #600]	; (800209c <Setup0_Process+0x264>)
 8001e42:	b292      	uxth	r2, r2
  ep = PCD_GetOutEP(ENDP0);
  pBuf.b = ep->xfer_buff;
#else  
  u16 offset = 1;
  
  pBuf.b = PMAAddr + (u8 *)(_GetEPRxAddr(ENDP0) * 2); /* *2 for 32 bits addr */
 8001e44:	4413      	add	r3, r2
#endif /* STM32F10X_CL */

  if (pInformation->ControlState != PAUSE)
 8001e46:	682f      	ldr	r7, [r5, #0]
  ep = PCD_GetOutEP(ENDP0);
  pBuf.b = ep->xfer_buff;
#else  
  u16 offset = 1;
  
  pBuf.b = PMAAddr + (u8 *)(_GetEPRxAddr(ENDP0) * 2); /* *2 for 32 bits addr */
 8001e48:	005b      	lsls	r3, r3, #1
 8001e4a:	681c      	ldr	r4, [r3, #0]
#endif /* STM32F10X_CL */

  if (pInformation->ControlState != PAUSE)
 8001e4c:	7a3b      	ldrb	r3, [r7, #8]
 8001e4e:	2b09      	cmp	r3, #9
 8001e50:	d015      	beq.n	8001e7e <Setup0_Process+0x46>
 8001e52:	b2a4      	uxth	r4, r4
  ep = PCD_GetOutEP(ENDP0);
  pBuf.b = ep->xfer_buff;
#else  
  u16 offset = 1;
  
  pBuf.b = PMAAddr + (u8 *)(_GetEPRxAddr(ENDP0) * 2); /* *2 for 32 bits addr */
 8001e54:	0064      	lsls	r4, r4, #1
 8001e56:	f104 4480 	add.w	r4, r4, #1073741824	; 0x40000000
 8001e5a:	f504 44c0 	add.w	r4, r4, #24576	; 0x6000
#endif /* STM32F10X_CL */

  if (pInformation->ControlState != PAUSE)
  {
    pInformation->USBbmRequestType = *pBuf.b++; /* bmRequestType */
 8001e5e:	7823      	ldrb	r3, [r4, #0]
 8001e60:	703b      	strb	r3, [r7, #0]
    pInformation->USBbRequest = *pBuf.b++; /* bRequest */
 8001e62:	7863      	ldrb	r3, [r4, #1]
 8001e64:	707b      	strb	r3, [r7, #1]
    pBuf.w += offset;  /* word not accessed because of 32 bits addressing */
    pInformation->USBwValue = ByteSwap(*pBuf.w++); /* wValue */
 8001e66:	88a0      	ldrh	r0, [r4, #4]
 8001e68:	f000 fb56 	bl	8002518 <ByteSwap>
 8001e6c:	8078      	strh	r0, [r7, #2]
    pBuf.w += offset;  /* word not accessed because of 32 bits addressing */
    pInformation->USBwIndex  = ByteSwap(*pBuf.w++); /* wIndex */
 8001e6e:	8920      	ldrh	r0, [r4, #8]
 8001e70:	682f      	ldr	r7, [r5, #0]
 8001e72:	f000 fb51 	bl	8002518 <ByteSwap>
 8001e76:	80b8      	strh	r0, [r7, #4]
    pBuf.w += offset;  /* word not accessed because of 32 bits addressing */
    pInformation->USBwLength = *pBuf.w; /* wLength */
 8001e78:	89a2      	ldrh	r2, [r4, #12]
 8001e7a:	682b      	ldr	r3, [r5, #0]
 8001e7c:	80da      	strh	r2, [r3, #6]
  }

  pInformation->ControlState = SETTING_UP;
 8001e7e:	682b      	ldr	r3, [r5, #0]
 8001e80:	2201      	movs	r2, #1
 8001e82:	721a      	strb	r2, [r3, #8]
  if (pInformation->USBwLength == 0)
 8001e84:	88da      	ldrh	r2, [r3, #6]
 8001e86:	785c      	ldrb	r4, [r3, #1]
 8001e88:	2a00      	cmp	r2, #0
 8001e8a:	d162      	bne.n	8001f52 <Setup0_Process+0x11a>
{
  RESULT Result = USB_UNSUPPORT;
  u32 RequestNo = pInformation->USBbRequest;
  u32 ControlState;

  if (Type_Recipient == (STANDARD_REQUEST | DEVICE_RECIPIENT))
 8001e8c:	781a      	ldrb	r2, [r3, #0]
 8001e8e:	f012 027f 	ands.w	r2, r2, #127	; 0x7f
 8001e92:	d13a      	bne.n	8001f0a <Setup0_Process+0xd2>
  {
    /* Device Request*/
    /* SET_CONFIGURATION*/
    if (RequestNo == SET_CONFIGURATION)
 8001e94:	2c09      	cmp	r4, #9
 8001e96:	d102      	bne.n	8001e9e <Setup0_Process+0x66>
    {
      Result = Standard_SetConfiguration();
 8001e98:	f7ff fe9a 	bl	8001bd0 <Standard_SetConfiguration>
 8001e9c:	e044      	b.n	8001f28 <Setup0_Process+0xf0>
    }

    /*SET ADDRESS*/
    else if (RequestNo == SET_ADDRESS)
 8001e9e:	2c05      	cmp	r4, #5
 8001ea0:	d10f      	bne.n	8001ec2 <Setup0_Process+0x8a>
    {
      if ((pInformation->USBwValue0 > 127) || (pInformation->USBwValue1 != 0)
 8001ea2:	f993 2003 	ldrsb.w	r2, [r3, #3]
 8001ea6:	2a00      	cmp	r2, #0
 8001ea8:	da01      	bge.n	8001eae <Setup0_Process+0x76>
          || (pInformation->USBwIndex != 0)
          || (pInformation->Current_Configuration != 0))
        /* Device Address should be 127 or less*/
      {
        ControlState = STALLED;
 8001eaa:	2308      	movs	r3, #8
 8001eac:	e04e      	b.n	8001f4c <Setup0_Process+0x114>
    }

    /*SET ADDRESS*/
    else if (RequestNo == SET_ADDRESS)
    {
      if ((pInformation->USBwValue0 > 127) || (pInformation->USBwValue1 != 0)
 8001eae:	789a      	ldrb	r2, [r3, #2]
 8001eb0:	2a00      	cmp	r2, #0
 8001eb2:	d1fa      	bne.n	8001eaa <Setup0_Process+0x72>
          || (pInformation->USBwIndex != 0)
 8001eb4:	889a      	ldrh	r2, [r3, #4]
 8001eb6:	2a00      	cmp	r2, #0
 8001eb8:	d1f7      	bne.n	8001eaa <Setup0_Process+0x72>
          || (pInformation->Current_Configuration != 0))
 8001eba:	7a9b      	ldrb	r3, [r3, #10]
 8001ebc:	2b00      	cmp	r3, #0
 8001ebe:	d037      	beq.n	8001f30 <Setup0_Process+0xf8>
 8001ec0:	e7f3      	b.n	8001eaa <Setup0_Process+0x72>
         SetDeviceAddress(pInformation->USBwValue0);
      #endif  /* STM32F10X_CL */
      }
    }
    /*SET FEATURE for Device*/
    else if (RequestNo == SET_FEATURE)
 8001ec2:	2c03      	cmp	r4, #3
 8001ec4:	d113      	bne.n	8001eee <Setup0_Process+0xb6>
    {
      if ((pInformation->USBwValue0 == DEVICE_REMOTE_WAKEUP)
 8001ec6:	78da      	ldrb	r2, [r3, #3]
 8001ec8:	2a01      	cmp	r2, #1
 8001eca:	d007      	beq.n	8001edc <Setup0_Process+0xa4>
  }


  if (Result != USB_SUCCESS)
  {
    Result = (*pProperty->Class_NoData_Setup)(RequestNo);
 8001ecc:	4b74      	ldr	r3, [pc, #464]	; (80020a0 <Setup0_Process+0x268>)
 8001ece:	4620      	mov	r0, r4
 8001ed0:	681b      	ldr	r3, [r3, #0]
 8001ed2:	695b      	ldr	r3, [r3, #20]
 8001ed4:	4798      	blx	r3
    if (Result == USB_NOT_READY)
 8001ed6:	2803      	cmp	r0, #3
 8001ed8:	d128      	bne.n	8001f2c <Setup0_Process+0xf4>
 8001eda:	e036      	b.n	8001f4a <Setup0_Process+0x112>
    }
    /*SET FEATURE for Device*/
    else if (RequestNo == SET_FEATURE)
    {
      if ((pInformation->USBwValue0 == DEVICE_REMOTE_WAKEUP)
          && (pInformation->USBwIndex == 0)
 8001edc:	889a      	ldrh	r2, [r3, #4]
 8001ede:	2a00      	cmp	r2, #0
 8001ee0:	d1f4      	bne.n	8001ecc <Setup0_Process+0x94>
          && (ValBit(pInformation->Current_Feature, 5)))
 8001ee2:	7a5b      	ldrb	r3, [r3, #9]
 8001ee4:	0698      	lsls	r0, r3, #26
 8001ee6:	d5f1      	bpl.n	8001ecc <Setup0_Process+0x94>
      {
        Result = Standard_SetDeviceFeature();
 8001ee8:	f7ff ff64 	bl	8001db4 <Standard_SetDeviceFeature>
 8001eec:	e01c      	b.n	8001f28 <Setup0_Process+0xf0>
      {
        Result = USB_UNSUPPORT;
      }
    }
    /*Clear FEATURE for Device */
    else if (RequestNo == CLEAR_FEATURE)
 8001eee:	2c01      	cmp	r4, #1
 8001ef0:	d1ec      	bne.n	8001ecc <Setup0_Process+0x94>
    {
      if (pInformation->USBwValue0 == DEVICE_REMOTE_WAKEUP
 8001ef2:	78da      	ldrb	r2, [r3, #3]
 8001ef4:	2a01      	cmp	r2, #1
 8001ef6:	d1e9      	bne.n	8001ecc <Setup0_Process+0x94>
          && pInformation->USBwIndex == 0
 8001ef8:	889a      	ldrh	r2, [r3, #4]
 8001efa:	2a00      	cmp	r2, #0
 8001efc:	d1e6      	bne.n	8001ecc <Setup0_Process+0x94>
          && ValBit(pInformation->Current_Feature, 5))
 8001efe:	7a5b      	ldrb	r3, [r3, #9]
 8001f00:	0699      	lsls	r1, r3, #26
 8001f02:	d5e3      	bpl.n	8001ecc <Setup0_Process+0x94>
      {
        Result = Standard_ClearFeature();
 8001f04:	f7ff fea4 	bl	8001c50 <Standard_ClearFeature>
 8001f08:	e00e      	b.n	8001f28 <Setup0_Process+0xf0>
    }

  }

  /* Interface Request*/
  else if (Type_Recipient == (STANDARD_REQUEST | INTERFACE_RECIPIENT))
 8001f0a:	2a01      	cmp	r2, #1
 8001f0c:	d104      	bne.n	8001f18 <Setup0_Process+0xe0>
  {
    /*SET INTERFACE*/
    if (RequestNo == SET_INTERFACE)
 8001f0e:	2c0b      	cmp	r4, #11
 8001f10:	d1dc      	bne.n	8001ecc <Setup0_Process+0x94>
    {
      Result = Standard_SetInterface();
 8001f12:	f7ff fe79 	bl	8001c08 <Standard_SetInterface>
 8001f16:	e007      	b.n	8001f28 <Setup0_Process+0xf0>
    }
  }

  /* EndPoint Request*/
  else if (Type_Recipient == (STANDARD_REQUEST | ENDPOINT_RECIPIENT))
 8001f18:	2a02      	cmp	r2, #2
 8001f1a:	d1d7      	bne.n	8001ecc <Setup0_Process+0x94>
  {
    /*CLEAR FEATURE for EndPoint*/
    if (RequestNo == CLEAR_FEATURE)
 8001f1c:	2c01      	cmp	r4, #1
 8001f1e:	d0f1      	beq.n	8001f04 <Setup0_Process+0xcc>
    {
      Result = Standard_ClearFeature();
    }
    /* SET FEATURE for EndPoint*/
    else if (RequestNo == SET_FEATURE)
 8001f20:	2c03      	cmp	r4, #3
 8001f22:	d1d3      	bne.n	8001ecc <Setup0_Process+0x94>
    {
      Result = Standard_SetEndPointFeature();
 8001f24:	f7ff ff00 	bl	8001d28 <Standard_SetEndPointFeature>
  {
    Result = USB_UNSUPPORT;
  }


  if (Result != USB_SUCCESS)
 8001f28:	b110      	cbz	r0, 8001f30 <Setup0_Process+0xf8>
 8001f2a:	e7cf      	b.n	8001ecc <Setup0_Process+0x94>
      ControlState = PAUSE;
      goto exit_NoData_Setup0;
    }
  }

  if (Result != USB_SUCCESS)
 8001f2c:	2800      	cmp	r0, #0
 8001f2e:	d1bc      	bne.n	8001eaa <Setup0_Process+0x72>
    goto exit_NoData_Setup0;
  }

  ControlState = WAIT_STATUS_IN;/* After no data stage SETUP */

  USB_StatusIn();
 8001f30:	6832      	ldr	r2, [r6, #0]
 8001f32:	4b5c      	ldr	r3, [pc, #368]	; (80020a4 <Setup0_Process+0x26c>)
 8001f34:	b292      	uxth	r2, r2
 8001f36:	4413      	add	r3, r2
 8001f38:	005b      	lsls	r3, r3, #1
 8001f3a:	2200      	movs	r2, #0
 8001f3c:	801a      	strh	r2, [r3, #0]
 8001f3e:	805a      	strh	r2, [r3, #2]
 8001f40:	4b59      	ldr	r3, [pc, #356]	; (80020a8 <Setup0_Process+0x270>)
 8001f42:	2230      	movs	r2, #48	; 0x30
 8001f44:	801a      	strh	r2, [r3, #0]
  {
    ControlState = STALLED;
    goto exit_NoData_Setup0;
  }

  ControlState = WAIT_STATUS_IN;/* After no data stage SETUP */
 8001f46:	2306      	movs	r3, #6
 8001f48:	e000      	b.n	8001f4c <Setup0_Process+0x114>
  if (Result != USB_SUCCESS)
  {
    Result = (*pProperty->Class_NoData_Setup)(RequestNo);
    if (Result == USB_NOT_READY)
    {
      ControlState = PAUSE;
 8001f4a:	2309      	movs	r3, #9
  ControlState = WAIT_STATUS_IN;/* After no data stage SETUP */

  USB_StatusIn();

exit_NoData_Setup0:
  pInformation->ControlState = ControlState;
 8001f4c:	682a      	ldr	r2, [r5, #0]
 8001f4e:	7213      	strb	r3, [r2, #8]
 8001f50:	e0cc      	b.n	80020ec <Setup0_Process+0x2b4>

  CopyRoutine = NULL;
  wOffset = 0;

  /*GET DESCRIPTOR*/
  if (Request_No == GET_DESCRIPTOR)
 8001f52:	2c06      	cmp	r4, #6
 8001f54:	d113      	bne.n	8001f7e <Setup0_Process+0x146>
  {
    if (Type_Recipient == (STANDARD_REQUEST | DEVICE_RECIPIENT))
 8001f56:	781a      	ldrb	r2, [r3, #0]
 8001f58:	0652      	lsls	r2, r2, #25
 8001f5a:	d175      	bne.n	8002048 <Setup0_Process+0x210>
    {
      u8 wValue1 = pInformation->USBwValue1;
 8001f5c:	789a      	ldrb	r2, [r3, #2]
 8001f5e:	4b50      	ldr	r3, [pc, #320]	; (80020a0 <Setup0_Process+0x268>)
      if (wValue1 == DEVICE_DESCRIPTOR)
 8001f60:	2a01      	cmp	r2, #1
 8001f62:	d102      	bne.n	8001f6a <Setup0_Process+0x132>
      {
        CopyRoutine = pProperty->GetDeviceDescriptor;
 8001f64:	681b      	ldr	r3, [r3, #0]
 8001f66:	69db      	ldr	r3, [r3, #28]
 8001f68:	e065      	b.n	8002036 <Setup0_Process+0x1fe>
      }
      else if (wValue1 == CONFIG_DESCRIPTOR)
 8001f6a:	2a02      	cmp	r2, #2
 8001f6c:	d102      	bne.n	8001f74 <Setup0_Process+0x13c>
      {
        CopyRoutine = pProperty->GetConfigDescriptor;
 8001f6e:	681b      	ldr	r3, [r3, #0]
 8001f70:	6a1b      	ldr	r3, [r3, #32]
 8001f72:	e060      	b.n	8002036 <Setup0_Process+0x1fe>
      }
      else if (wValue1 == STRING_DESCRIPTOR)
 8001f74:	2a03      	cmp	r2, #3
 8001f76:	d167      	bne.n	8002048 <Setup0_Process+0x210>
      {
        CopyRoutine = pProperty->GetStringDescriptor;
 8001f78:	681b      	ldr	r3, [r3, #0]
 8001f7a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001f7c:	e05b      	b.n	8002036 <Setup0_Process+0x1fe>
      }  /* End of GET_DESCRIPTOR */
    }
  }

  /*GET STATUS*/
  else if ((Request_No == GET_STATUS) && (pInformation->USBwValue == 0)
 8001f7e:	2c00      	cmp	r4, #0
 8001f80:	d13a      	bne.n	8001ff8 <Setup0_Process+0x1c0>
 8001f82:	8859      	ldrh	r1, [r3, #2]
 8001f84:	2900      	cmp	r1, #0
 8001f86:	d15f      	bne.n	8002048 <Setup0_Process+0x210>
           && (pInformation->USBwLength == 0x0002)
           && (pInformation->USBwIndex1 == 0))
 8001f88:	685a      	ldr	r2, [r3, #4]
 8001f8a:	f422 427f 	bic.w	r2, r2, #65280	; 0xff00
 8001f8e:	f5b2 3f00 	cmp.w	r2, #131072	; 0x20000
 8001f92:	d159      	bne.n	8002048 <Setup0_Process+0x210>
  {
    /* GET STATUS for Device*/
    if ((Type_Recipient == (STANDARD_REQUEST | DEVICE_RECIPIENT))
 8001f94:	781a      	ldrb	r2, [r3, #0]
 8001f96:	f012 027f 	ands.w	r2, r2, #127	; 0x7f
 8001f9a:	d104      	bne.n	8001fa6 <Setup0_Process+0x16e>
        && (pInformation->USBwIndex == 0))
 8001f9c:	889b      	ldrh	r3, [r3, #4]
 8001f9e:	2b00      	cmp	r3, #0
 8001fa0:	f000 80a8 	beq.w	80020f4 <Setup0_Process+0x2bc>
 8001fa4:	e050      	b.n	8002048 <Setup0_Process+0x210>
    {
      CopyRoutine = Standard_GetStatus;
    }

    /* GET STATUS for Interface*/
    else if (Type_Recipient == (STANDARD_REQUEST | INTERFACE_RECIPIENT))
 8001fa6:	2a01      	cmp	r2, #1
 8001fa8:	d10a      	bne.n	8001fc0 <Setup0_Process+0x188>
    {
      if (((*pProperty->Class_Get_Interface_Setting)(pInformation->USBwIndex0, 0) == USB_SUCCESS)
 8001faa:	4a3d      	ldr	r2, [pc, #244]	; (80020a0 <Setup0_Process+0x268>)
 8001fac:	7958      	ldrb	r0, [r3, #5]
 8001fae:	6812      	ldr	r2, [r2, #0]
 8001fb0:	6992      	ldr	r2, [r2, #24]
 8001fb2:	4790      	blx	r2
 8001fb4:	2800      	cmp	r0, #0
 8001fb6:	d147      	bne.n	8002048 <Setup0_Process+0x210>
          && (pInformation->Current_Configuration != 0))
 8001fb8:	4b38      	ldr	r3, [pc, #224]	; (800209c <Setup0_Process+0x264>)
 8001fba:	681b      	ldr	r3, [r3, #0]
 8001fbc:	7a9b      	ldrb	r3, [r3, #10]
 8001fbe:	e018      	b.n	8001ff2 <Setup0_Process+0x1ba>
        CopyRoutine = Standard_GetStatus;
      }
    }

    /* GET STATUS for EndPoint*/
    else if (Type_Recipient == (STANDARD_REQUEST | ENDPOINT_RECIPIENT))
 8001fc0:	2a02      	cmp	r2, #2
 8001fc2:	d141      	bne.n	8002048 <Setup0_Process+0x210>
    {
      Related_Endpoint = (pInformation->USBwIndex0 & 0x0f);
 8001fc4:	795a      	ldrb	r2, [r3, #5]
      else
      {
        Status = _GetEPRxStatus(Related_Endpoint);
      }

      if ((Related_Endpoint < Device_Table.Total_Endpoint) && (Reserved == 0)
 8001fc6:	4839      	ldr	r0, [pc, #228]	; (80020ac <Setup0_Process+0x274>)
    }

    /* GET STATUS for EndPoint*/
    else if (Type_Recipient == (STANDARD_REQUEST | ENDPOINT_RECIPIENT))
    {
      Related_Endpoint = (pInformation->USBwIndex0 & 0x0f);
 8001fc8:	f002 010f 	and.w	r1, r2, #15
 8001fcc:	008b      	lsls	r3, r1, #2

      if (ValBit(pInformation->USBwIndex0, 7))
      {
        /*Get Status of endpoint & stall the request if the related_ENdpoint
        is Disabled*/
        Status = _GetEPTxStatus(Related_Endpoint);
 8001fce:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 8001fd2:	f503 43b8 	add.w	r3, r3, #23552	; 0x5c00
 8001fd6:	681b      	ldr	r3, [r3, #0]
      else
      {
        Status = _GetEPRxStatus(Related_Endpoint);
      }

      if ((Related_Endpoint < Device_Table.Total_Endpoint) && (Reserved == 0)
 8001fd8:	7800      	ldrb	r0, [r0, #0]
    else if (Type_Recipient == (STANDARD_REQUEST | ENDPOINT_RECIPIENT))
    {
      Related_Endpoint = (pInformation->USBwIndex0 & 0x0f);
      Reserved = pInformation->USBwIndex0 & 0x70;

      if (ValBit(pInformation->USBwIndex0, 7))
 8001fda:	f012 0f80 	tst.w	r2, #128	; 0x80
      {
        /*Get Status of endpoint & stall the request if the related_ENdpoint
        is Disabled*/
        Status = _GetEPTxStatus(Related_Endpoint);
 8001fde:	bf14      	ite	ne
 8001fe0:	f003 0330 	andne.w	r3, r3, #48	; 0x30
      }
      else
      {
        Status = _GetEPRxStatus(Related_Endpoint);
 8001fe4:	f403 5340 	andeq.w	r3, r3, #12288	; 0x3000
      }

      if ((Related_Endpoint < Device_Table.Total_Endpoint) && (Reserved == 0)
 8001fe8:	4281      	cmp	r1, r0
 8001fea:	d22d      	bcs.n	8002048 <Setup0_Process+0x210>
 8001fec:	f012 0f70 	tst.w	r2, #112	; 0x70
 8001ff0:	d12a      	bne.n	8002048 <Setup0_Process+0x210>
          && (Status != 0))
 8001ff2:	2b00      	cmp	r3, #0
 8001ff4:	d17e      	bne.n	80020f4 <Setup0_Process+0x2bc>
 8001ff6:	e027      	b.n	8002048 <Setup0_Process+0x210>
    }

  }

  /*GET CONFIGURATION*/
  else if (Request_No == GET_CONFIGURATION)
 8001ff8:	2c08      	cmp	r4, #8
 8001ffa:	d103      	bne.n	8002004 <Setup0_Process+0x1cc>
  {
    if (Type_Recipient == (STANDARD_REQUEST | DEVICE_RECIPIENT))
 8001ffc:	781b      	ldrb	r3, [r3, #0]
 8001ffe:	065b      	lsls	r3, r3, #25
 8002000:	d07a      	beq.n	80020f8 <Setup0_Process+0x2c0>
 8002002:	e021      	b.n	8002048 <Setup0_Process+0x210>
    {
      CopyRoutine = Standard_GetConfiguration;
    }
  }
  /*GET INTERFACE*/
  else if (Request_No == GET_INTERFACE)
 8002004:	2c0a      	cmp	r4, #10
 8002006:	d11f      	bne.n	8002048 <Setup0_Process+0x210>
  {
    if ((Type_Recipient == (STANDARD_REQUEST | INTERFACE_RECIPIENT))
 8002008:	781a      	ldrb	r2, [r3, #0]
 800200a:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 800200e:	2a01      	cmp	r2, #1
 8002010:	d11a      	bne.n	8002048 <Setup0_Process+0x210>
        && (pInformation->Current_Configuration != 0) && (pInformation->USBwValue == 0)
 8002012:	7a9a      	ldrb	r2, [r3, #10]
 8002014:	b1c2      	cbz	r2, 8002048 <Setup0_Process+0x210>
 8002016:	8859      	ldrh	r1, [r3, #2]
 8002018:	b9b1      	cbnz	r1, 8002048 <Setup0_Process+0x210>
        && (pInformation->USBwIndex1 == 0) && (pInformation->USBwLength == 0x0001)
 800201a:	685a      	ldr	r2, [r3, #4]
 800201c:	f422 427f 	bic.w	r2, r2, #65280	; 0xff00
 8002020:	f5b2 3f80 	cmp.w	r2, #65536	; 0x10000
 8002024:	d110      	bne.n	8002048 <Setup0_Process+0x210>
        && ((*pProperty->Class_Get_Interface_Setting)(pInformation->USBwIndex0, 0) == USB_SUCCESS))
 8002026:	4a1e      	ldr	r2, [pc, #120]	; (80020a0 <Setup0_Process+0x268>)
 8002028:	7958      	ldrb	r0, [r3, #5]
 800202a:	6812      	ldr	r2, [r2, #0]
 800202c:	6992      	ldr	r2, [r2, #24]
 800202e:	4790      	blx	r2
 8002030:	2800      	cmp	r0, #0
 8002032:	d063      	beq.n	80020fc <Setup0_Process+0x2c4>
 8002034:	e008      	b.n	8002048 <Setup0_Process+0x210>
      CopyRoutine = Standard_GetInterface;
    }

  }
  
  if (CopyRoutine)
 8002036:	b13b      	cbz	r3, 8002048 <Setup0_Process+0x210>
  {
    pInformation->Ctrl_Info.Usb_wOffset = wOffset;
 8002038:	682a      	ldr	r2, [r5, #0]
 800203a:	2400      	movs	r4, #0
 800203c:	8254      	strh	r4, [r2, #18]
    pInformation->Ctrl_Info.CopyData = CopyRoutine;
 800203e:	6193      	str	r3, [r2, #24]
    /* sb in the original the cast to word was directly */
    /* now the cast is made step by step */
    (*CopyRoutine)(0);
 8002040:	4620      	mov	r0, r4
 8002042:	4798      	blx	r3
    Result = USB_SUCCESS;
 8002044:	4620      	mov	r0, r4
 8002046:	e00a      	b.n	800205e <Setup0_Process+0x226>
  }
  else
  {
    Result = (*pProperty->Class_Data_Setup)(pInformation->USBbRequest);
 8002048:	4b15      	ldr	r3, [pc, #84]	; (80020a0 <Setup0_Process+0x268>)
 800204a:	682a      	ldr	r2, [r5, #0]
 800204c:	681b      	ldr	r3, [r3, #0]
 800204e:	7850      	ldrb	r0, [r2, #1]
 8002050:	691b      	ldr	r3, [r3, #16]
 8002052:	4798      	blx	r3
    if (Result == USB_NOT_READY)
 8002054:	2803      	cmp	r0, #3
 8002056:	d102      	bne.n	800205e <Setup0_Process+0x226>
    {
      pInformation->ControlState = PAUSE;
 8002058:	4b10      	ldr	r3, [pc, #64]	; (800209c <Setup0_Process+0x264>)
 800205a:	681b      	ldr	r3, [r3, #0]
 800205c:	e005      	b.n	800206a <Setup0_Process+0x232>
      return;
    }
  }

  if (pInformation->Ctrl_Info.Usb_wLength == 0xFFFF)
 800205e:	f64f 71ff 	movw	r1, #65535	; 0xffff
 8002062:	682b      	ldr	r3, [r5, #0]
 8002064:	8a1a      	ldrh	r2, [r3, #16]
 8002066:	428a      	cmp	r2, r1
 8002068:	d101      	bne.n	800206e <Setup0_Process+0x236>
  {
    /* Data is not ready, wait it */
    pInformation->ControlState = PAUSE;
 800206a:	2209      	movs	r2, #9
 800206c:	e003      	b.n	8002076 <Setup0_Process+0x23e>
    return;
  }
  if ((Result == USB_UNSUPPORT) || (pInformation->Ctrl_Info.Usb_wLength == 0))
 800206e:	2802      	cmp	r0, #2
 8002070:	d000      	beq.n	8002074 <Setup0_Process+0x23c>
 8002072:	b912      	cbnz	r2, 800207a <Setup0_Process+0x242>
  {
    /* Unsupported request */
    pInformation->ControlState = STALLED;
 8002074:	2208      	movs	r2, #8
 8002076:	721a      	strb	r2, [r3, #8]
 8002078:	e038      	b.n	80020ec <Setup0_Process+0x2b4>
    return;
  }


  if (ValBit(pInformation->USBbmRequestType, 7))
 800207a:	f993 1000 	ldrsb.w	r1, [r3]
 800207e:	2900      	cmp	r1, #0
 8002080:	da2e      	bge.n	80020e0 <Setup0_Process+0x2a8>
  {
    /* Device ==> Host */
    __IO u32 wLength = pInformation->USBwLength;
 8002082:	88d9      	ldrh	r1, [r3, #6]
 8002084:	4c06      	ldr	r4, [pc, #24]	; (80020a0 <Setup0_Process+0x268>)
 8002086:	9101      	str	r1, [sp, #4]
     
    /* Restrict the data length to be the one host asks for */
    if (pInformation->Ctrl_Info.Usb_wLength > wLength)
 8002088:	9801      	ldr	r0, [sp, #4]
 800208a:	4282      	cmp	r2, r0
 800208c:	d910      	bls.n	80020b0 <Setup0_Process+0x278>
    {
      pInformation->Ctrl_Info.Usb_wLength = wLength;
 800208e:	9a01      	ldr	r2, [sp, #4]
 8002090:	821a      	strh	r2, [r3, #16]
 8002092:	e01e      	b.n	80020d2 <Setup0_Process+0x29a>
 8002094:	40005c50 	andmi	r5, r0, r0, asr ip
 8002098:	20003004 	andcs	r3, r0, r4
 800209c:	20000714 	andcs	r0, r0, r4, lsl r7
 80020a0:	200006ec 	andcs	r0, r0, ip, ror #13
 80020a4:	20003002 	andcs	r3, r0, r2
 80020a8:	2000071e 	andcs	r0, r0, lr, lsl r7
 80020ac:	200000e0 	andcs	r0, r0, r0, ror #1
    }
    
    else if (pInformation->Ctrl_Info.Usb_wLength < pInformation->USBwLength)
 80020b0:	428a      	cmp	r2, r1
 80020b2:	d20e      	bcs.n	80020d2 <Setup0_Process+0x29a>
    {
      if (pInformation->Ctrl_Info.Usb_wLength < pProperty->MaxPacketSize)
 80020b4:	6821      	ldr	r1, [r4, #0]
 80020b6:	f891 002c 	ldrb.w	r0, [r1, #44]	; 0x2c
 80020ba:	4282      	cmp	r2, r0
 80020bc:	d201      	bcs.n	80020c2 <Setup0_Process+0x28a>
      {
        Data_Mul_MaxPacketSize = FALSE;
 80020be:	2100      	movs	r1, #0
 80020c0:	e005      	b.n	80020ce <Setup0_Process+0x296>
      }
      else if ((pInformation->Ctrl_Info.Usb_wLength % pProperty->MaxPacketSize) == 0)
 80020c2:	fb92 f1f0 	sdiv	r1, r2, r0
 80020c6:	fb00 2211 	mls	r2, r0, r1, r2
 80020ca:	b912      	cbnz	r2, 80020d2 <Setup0_Process+0x29a>
      {
        Data_Mul_MaxPacketSize = TRUE;
 80020cc:	2101      	movs	r1, #1
 80020ce:	4a0c      	ldr	r2, [pc, #48]	; (8002100 <Setup0_Process+0x2c8>)
 80020d0:	7011      	strb	r1, [r2, #0]
      }
    }   

    pInformation->Ctrl_Info.PacketSize = pProperty->MaxPacketSize;
 80020d2:	6822      	ldr	r2, [r4, #0]
 80020d4:	f892 202c 	ldrb.w	r2, [r2, #44]	; 0x2c
 80020d8:	829a      	strh	r2, [r3, #20]
    DataStageIn();
 80020da:	f7ff fd23 	bl	8001b24 <DataStageIn>
 80020de:	e005      	b.n	80020ec <Setup0_Process+0x2b4>
  }
  else
  {
    pInformation->ControlState = OUT_DATA;
 80020e0:	2203      	movs	r2, #3
 80020e2:	721a      	strb	r2, [r3, #8]
    vSetEPRxStatus(EP_RX_VALID); /* enable for next data reception */
 80020e4:	4b07      	ldr	r3, [pc, #28]	; (8002104 <Setup0_Process+0x2cc>)
 80020e6:	f44f 5240 	mov.w	r2, #12288	; 0x3000
 80020ea:	801a      	strh	r2, [r3, #0]
  else
  {
    /* Setup with data stage */
    Data_Setup0();
  }
  return Post0_Process();
 80020ec:	f7ff fe82 	bl	8001df4 <Post0_Process>
}
 80020f0:	b003      	add	sp, #12
 80020f2:	bdf0      	pop	{r4, r5, r6, r7, pc}
  {
    /* GET STATUS for Device*/
    if ((Type_Recipient == (STANDARD_REQUEST | DEVICE_RECIPIENT))
        && (pInformation->USBwIndex == 0))
    {
      CopyRoutine = Standard_GetStatus;
 80020f4:	4b04      	ldr	r3, [pc, #16]	; (8002108 <Setup0_Process+0x2d0>)
 80020f6:	e79f      	b.n	8002038 <Setup0_Process+0x200>
  /*GET CONFIGURATION*/
  else if (Request_No == GET_CONFIGURATION)
  {
    if (Type_Recipient == (STANDARD_REQUEST | DEVICE_RECIPIENT))
    {
      CopyRoutine = Standard_GetConfiguration;
 80020f8:	4b04      	ldr	r3, [pc, #16]	; (800210c <Setup0_Process+0x2d4>)
 80020fa:	e79d      	b.n	8002038 <Setup0_Process+0x200>
    if ((Type_Recipient == (STANDARD_REQUEST | INTERFACE_RECIPIENT))
        && (pInformation->Current_Configuration != 0) && (pInformation->USBwValue == 0)
        && (pInformation->USBwIndex1 == 0) && (pInformation->USBwLength == 0x0001)
        && ((*pProperty->Class_Get_Interface_Setting)(pInformation->USBwIndex0, 0) == USB_SUCCESS))
    {
      CopyRoutine = Standard_GetInterface;
 80020fc:	4b04      	ldr	r3, [pc, #16]	; (8002110 <Setup0_Process+0x2d8>)
 80020fe:	e79b      	b.n	8002038 <Setup0_Process+0x200>
 8002100:	20000130 	andcs	r0, r0, r0, lsr r1
 8002104:	2000071c 	andcs	r0, r0, ip, lsl r7
 8002108:	08001a95 	stmdaeq	r0, {r0, r2, r4, r7, r9, fp, ip}
 800210c:	08001a4d 	stmdaeq	r0, {r0, r2, r3, r6, r9, fp, ip}
 8002110:	08001a71 	stmdaeq	r0, {r0, r4, r5, r6, r9, fp, ip}

08002114 <Out0_Process>:
* Input          : None.
* Output         : None.
* Return         : Post0_Process.
*******************************************************************************/
u8 Out0_Process(void)
{
 8002114:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  u32 ControlState = pInformation->ControlState;
 8002116:	4d2c      	ldr	r5, [pc, #176]	; (80021c8 <Out0_Process+0xb4>)
 8002118:	682c      	ldr	r4, [r5, #0]
 800211a:	7a23      	ldrb	r3, [r4, #8]

  if ((ControlState == IN_DATA) || (ControlState == LAST_IN_DATA))
 800211c:	2b02      	cmp	r3, #2
 800211e:	d04c      	beq.n	80021ba <Out0_Process+0xa6>
 8002120:	2b04      	cmp	r3, #4
 8002122:	d04a      	beq.n	80021ba <Out0_Process+0xa6>
  {
    /* host aborts the transfer before finish */
    ControlState = STALLED;
  }
  else if ((ControlState == OUT_DATA) || (ControlState == LAST_OUT_DATA))
 8002124:	2b03      	cmp	r3, #3
 8002126:	d001      	beq.n	800212c <Out0_Process+0x18>
 8002128:	2b05      	cmp	r3, #5
 800212a:	d140      	bne.n	80021ae <Out0_Process+0x9a>
  ENDPOINT_INFO *pEPinfo = &pInformation->Ctrl_Info;
  u32 save_rLength;

  save_rLength = pEPinfo->Usb_rLength;

  if (pEPinfo->CopyData && save_rLength)
 800212c:	69a1      	ldr	r1, [r4, #24]
void DataStageOut(void)
{
  ENDPOINT_INFO *pEPinfo = &pInformation->Ctrl_Info;
  u32 save_rLength;

  save_rLength = pEPinfo->Usb_rLength;
 800212e:	8a23      	ldrh	r3, [r4, #16]

  if (pEPinfo->CopyData && save_rLength)
 8002130:	b1a9      	cbz	r1, 800215e <Out0_Process+0x4a>
 8002132:	b1a3      	cbz	r3, 800215e <Out0_Process+0x4a>
  {
    u8 *Buffer;
    u32 Length;

    Length = pEPinfo->PacketSize;
 8002134:	8aa6      	ldrh	r6, [r4, #20]
    if (Length > save_rLength)
    {
      Length = save_rLength;
    }

    Buffer = (*pEPinfo->CopyData)(Length);
 8002136:	429e      	cmp	r6, r3
 8002138:	bf28      	it	cs
 800213a:	461e      	movcs	r6, r3
 800213c:	4630      	mov	r0, r6
 800213e:	4788      	blx	r1
    pEPinfo->Usb_rLength -= Length;
 8002140:	8a23      	ldrh	r3, [r4, #16]
    if (Length > save_rLength)
    {
      Length = save_rLength;
    }

    Buffer = (*pEPinfo->CopyData)(Length);
 8002142:	4607      	mov	r7, r0
    pEPinfo->Usb_rLength -= Length;
 8002144:	1b9b      	subs	r3, r3, r6
 8002146:	8223      	strh	r3, [r4, #16]
    pEPinfo->Usb_rOffset += Length;
 8002148:	8a63      	ldrh	r3, [r4, #18]

  #ifdef STM32F10X_CL  
    PCD_EP_Read(ENDP0, Buffer, Length); 
  #else  
    PMAToUserBufferCopy(Buffer, GetEPRxAddr(ENDP0), Length);
 800214a:	2000      	movs	r0, #0
      Length = save_rLength;
    }

    Buffer = (*pEPinfo->CopyData)(Length);
    pEPinfo->Usb_rLength -= Length;
    pEPinfo->Usb_rOffset += Length;
 800214c:	4433      	add	r3, r6
 800214e:	8263      	strh	r3, [r4, #18]

  #ifdef STM32F10X_CL  
    PCD_EP_Read(ENDP0, Buffer, Length); 
  #else  
    PMAToUserBufferCopy(Buffer, GetEPRxAddr(ENDP0), Length);
 8002150:	f000 f994 	bl	800247c <GetEPRxAddr>
 8002154:	4632      	mov	r2, r6
 8002156:	4601      	mov	r1, r0
 8002158:	4638      	mov	r0, r7
 800215a:	f000 f8a8 	bl	80022ae <PMAToUserBufferCopy>
  #endif  /* STM32F10X_CL */
  }

  if (pEPinfo->Usb_rLength != 0)
 800215e:	8a23      	ldrh	r3, [r4, #16]
 8002160:	b153      	cbz	r3, 8002178 <Out0_Process+0x64>
  {
    vSetEPRxStatus(EP_RX_VALID);/* re-enable for next data reception */
 8002162:	4b1a      	ldr	r3, [pc, #104]	; (80021cc <Out0_Process+0xb8>)
    SetEPTxCount(ENDP0, 0);
 8002164:	2000      	movs	r0, #0
  #endif  /* STM32F10X_CL */
  }

  if (pEPinfo->Usb_rLength != 0)
  {
    vSetEPRxStatus(EP_RX_VALID);/* re-enable for next data reception */
 8002166:	f44f 5240 	mov.w	r2, #12288	; 0x3000
    SetEPTxCount(ENDP0, 0);
 800216a:	4601      	mov	r1, r0
  #endif  /* STM32F10X_CL */
  }

  if (pEPinfo->Usb_rLength != 0)
  {
    vSetEPRxStatus(EP_RX_VALID);/* re-enable for next data reception */
 800216c:	801a      	strh	r2, [r3, #0]
    SetEPTxCount(ENDP0, 0);
 800216e:	f000 f995 	bl	800249c <SetEPTxCount>
    vSetEPTxStatus(EP_TX_VALID);/* Expect the host to abort the data OUT stage */
 8002172:	4b17      	ldr	r3, [pc, #92]	; (80021d0 <Out0_Process+0xbc>)
 8002174:	2230      	movs	r2, #48	; 0x30
 8002176:	801a      	strh	r2, [r3, #0]
  }
  /* Set the next State*/
  if (pEPinfo->Usb_rLength >= pEPinfo->PacketSize)
 8002178:	8aa3      	ldrh	r3, [r4, #20]
 800217a:	8a22      	ldrh	r2, [r4, #16]
 800217c:	4293      	cmp	r3, r2
  {
    pInformation->ControlState = OUT_DATA;
 800217e:	682b      	ldr	r3, [r5, #0]
    vSetEPRxStatus(EP_RX_VALID);/* re-enable for next data reception */
    SetEPTxCount(ENDP0, 0);
    vSetEPTxStatus(EP_TX_VALID);/* Expect the host to abort the data OUT stage */
  }
  /* Set the next State*/
  if (pEPinfo->Usb_rLength >= pEPinfo->PacketSize)
 8002180:	d801      	bhi.n	8002186 <Out0_Process+0x72>
  {
    pInformation->ControlState = OUT_DATA;
 8002182:	2203      	movs	r2, #3
 8002184:	e001      	b.n	800218a <Out0_Process+0x76>
  }
  else
  {
    if (pEPinfo->Usb_rLength > 0)
 8002186:	b112      	cbz	r2, 800218e <Out0_Process+0x7a>
    {
      pInformation->ControlState = LAST_OUT_DATA;
 8002188:	2205      	movs	r2, #5
 800218a:	721a      	strb	r2, [r3, #8]
 800218c:	e00c      	b.n	80021a8 <Out0_Process+0x94>
    }
    else if (pEPinfo->Usb_rLength == 0)
    {
      pInformation->ControlState = WAIT_STATUS_IN;
 800218e:	2106      	movs	r1, #6
 8002190:	7219      	strb	r1, [r3, #8]
      USB_StatusIn();
 8002192:	4b10      	ldr	r3, [pc, #64]	; (80021d4 <Out0_Process+0xc0>)
 8002194:	6819      	ldr	r1, [r3, #0]
 8002196:	4b10      	ldr	r3, [pc, #64]	; (80021d8 <Out0_Process+0xc4>)
 8002198:	b289      	uxth	r1, r1
 800219a:	440b      	add	r3, r1
 800219c:	005b      	lsls	r3, r3, #1
 800219e:	801a      	strh	r2, [r3, #0]
 80021a0:	805a      	strh	r2, [r3, #2]
 80021a2:	4b0b      	ldr	r3, [pc, #44]	; (80021d0 <Out0_Process+0xbc>)
 80021a4:	2230      	movs	r2, #48	; 0x30
 80021a6:	801a      	strh	r2, [r3, #0]
    ControlState = STALLED;
  }
  else if ((ControlState == OUT_DATA) || (ControlState == LAST_OUT_DATA))
  {
    DataStageOut();
    ControlState = pInformation->ControlState; /* may be changed outside the function */
 80021a8:	682b      	ldr	r3, [r5, #0]
 80021aa:	7a1b      	ldrb	r3, [r3, #8]
 80021ac:	e006      	b.n	80021bc <Out0_Process+0xa8>
  }

  else if (ControlState == WAIT_STATUS_OUT)
 80021ae:	2b07      	cmp	r3, #7
 80021b0:	d103      	bne.n	80021ba <Out0_Process+0xa6>
  {
    (*pProperty->Process_Status_OUT)();
 80021b2:	4b0a      	ldr	r3, [pc, #40]	; (80021dc <Out0_Process+0xc8>)
 80021b4:	681b      	ldr	r3, [r3, #0]
 80021b6:	68db      	ldr	r3, [r3, #12]
 80021b8:	4798      	blx	r3
  u32 ControlState = pInformation->ControlState;

  if ((ControlState == IN_DATA) || (ControlState == LAST_IN_DATA))
  {
    /* host aborts the transfer before finish */
    ControlState = STALLED;
 80021ba:	2308      	movs	r3, #8
  else
  {
    ControlState = STALLED;
  }

  pInformation->ControlState = ControlState;
 80021bc:	682a      	ldr	r2, [r5, #0]
 80021be:	7213      	strb	r3, [r2, #8]

  return Post0_Process();
}
 80021c0:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
    ControlState = STALLED;
  }

  pInformation->ControlState = ControlState;

  return Post0_Process();
 80021c4:	f7ff be16 	b.w	8001df4 <Post0_Process>
 80021c8:	20000714 	andcs	r0, r0, r4, lsl r7
 80021cc:	2000071c 	andcs	r0, r0, ip, lsl r7
 80021d0:	2000071e 	andcs	r0, r0, lr, lsl r7
 80021d4:	40005c50 	andmi	r5, r0, r0, asr ip
 80021d8:	20003002 	andcs	r3, r0, r2
 80021dc:	200006ec 	andcs	r0, r0, ip, ror #13

080021e0 <SetDeviceAddress>:
* Input          : - Val: device adress.
* Output         : None.
* Return         : None.
*******************************************************************************/
void SetDeviceAddress(u8 Val)
{
 80021e0:	b570      	push	{r4, r5, r6, lr}
#ifdef STM32F10X_CL 
  PCD_EP_SetAddress ((u8)Val);
#else 
  u32 i;
  u32 nEP = Device_Table.Total_Endpoint;
 80021e2:	4b0d      	ldr	r3, [pc, #52]	; (8002218 <SetDeviceAddress+0x38>)

  /* set address in every used endpoint */
  for (i = 0; i < nEP; i++)
 80021e4:	2200      	movs	r2, #0
{
#ifdef STM32F10X_CL 
  PCD_EP_SetAddress ((u8)Val);
#else 
  u32 i;
  u32 nEP = Device_Table.Total_Endpoint;
 80021e6:	781d      	ldrb	r5, [r3, #0]

  /* set address in every used endpoint */
  for (i = 0; i < nEP; i++)
 80021e8:	42aa      	cmp	r2, r5
 80021ea:	d210      	bcs.n	800220e <SetDeviceAddress+0x2e>
  {
    _SetEPAddress((u8)i, (u8)i);
 80021ec:	f640 710f 	movw	r1, #3855	; 0xf0f
 80021f0:	f102 5380 	add.w	r3, r2, #268435456	; 0x10000000
 80021f4:	f503 53b8 	add.w	r3, r3, #5888	; 0x1700
 80021f8:	009b      	lsls	r3, r3, #2
 80021fa:	681e      	ldr	r6, [r3, #0]
 80021fc:	f442 4400 	orr.w	r4, r2, #32768	; 0x8000
 8002200:	f044 0480 	orr.w	r4, r4, #128	; 0x80
 8002204:	4031      	ands	r1, r6
 8002206:	4321      	orrs	r1, r4
 8002208:	6019      	str	r1, [r3, #0]
#else 
  u32 i;
  u32 nEP = Device_Table.Total_Endpoint;

  /* set address in every used endpoint */
  for (i = 0; i < nEP; i++)
 800220a:	3201      	adds	r2, #1
 800220c:	e7ec      	b.n	80021e8 <SetDeviceAddress+0x8>
  {
    _SetEPAddress((u8)i, (u8)i);
  } /* for */
  _SetDADDR(Val | DADDR_EF); /* set device address and enable function */
 800220e:	4b03      	ldr	r3, [pc, #12]	; (800221c <SetDeviceAddress+0x3c>)
 8002210:	f040 0080 	orr.w	r0, r0, #128	; 0x80
 8002214:	6018      	str	r0, [r3, #0]
 8002216:	bd70      	pop	{r4, r5, r6, pc}
 8002218:	200000e0 	andcs	r0, r0, r0, ror #1
 800221c:	40005c4c 	andmi	r5, r0, ip, asr #24

08002220 <In0_Process>:
* Input          : None.
* Output         : None.
* Return         : Post0_Process.
*******************************************************************************/
u8 In0_Process(void)
{
 8002220:	b510      	push	{r4, lr}
  u32 ControlState = pInformation->ControlState;
 8002222:	4c13      	ldr	r4, [pc, #76]	; (8002270 <In0_Process+0x50>)
 8002224:	6823      	ldr	r3, [r4, #0]
 8002226:	7a1a      	ldrb	r2, [r3, #8]

  if ((ControlState == IN_DATA) || (ControlState == LAST_IN_DATA))
 8002228:	2a02      	cmp	r2, #2
 800222a:	d001      	beq.n	8002230 <In0_Process+0x10>
 800222c:	2a04      	cmp	r2, #4
 800222e:	d104      	bne.n	800223a <In0_Process+0x1a>
  {
    DataStageIn();
 8002230:	f7ff fc78 	bl	8001b24 <DataStageIn>
    /* ControlState may be changed outside the function */
    ControlState = pInformation->ControlState;
 8002234:	6823      	ldr	r3, [r4, #0]
 8002236:	7a1b      	ldrb	r3, [r3, #8]
 8002238:	e013      	b.n	8002262 <In0_Process+0x42>
  }

  else if (ControlState == WAIT_STATUS_IN)
 800223a:	2a06      	cmp	r2, #6
 800223c:	d110      	bne.n	8002260 <In0_Process+0x40>
  {
    if ((pInformation->USBbRequest == SET_ADDRESS) &&
 800223e:	785a      	ldrb	r2, [r3, #1]
 8002240:	2a05      	cmp	r2, #5
 8002242:	d109      	bne.n	8002258 <In0_Process+0x38>
        (Type_Recipient == (STANDARD_REQUEST | DEVICE_RECIPIENT)))
 8002244:	781a      	ldrb	r2, [r3, #0]
    ControlState = pInformation->ControlState;
  }

  else if (ControlState == WAIT_STATUS_IN)
  {
    if ((pInformation->USBbRequest == SET_ADDRESS) &&
 8002246:	0652      	lsls	r2, r2, #25
 8002248:	d106      	bne.n	8002258 <In0_Process+0x38>
        (Type_Recipient == (STANDARD_REQUEST | DEVICE_RECIPIENT)))
    {
      SetDeviceAddress(pInformation->USBwValue0);
 800224a:	78d8      	ldrb	r0, [r3, #3]
 800224c:	f7ff ffc8 	bl	80021e0 <SetDeviceAddress>
      pUser_Standard_Requests->User_SetDeviceAddress();
 8002250:	4b08      	ldr	r3, [pc, #32]	; (8002274 <In0_Process+0x54>)
 8002252:	681b      	ldr	r3, [r3, #0]
 8002254:	6a1b      	ldr	r3, [r3, #32]
 8002256:	4798      	blx	r3
    }
    (*pProperty->Process_Status_IN)();
 8002258:	4b07      	ldr	r3, [pc, #28]	; (8002278 <In0_Process+0x58>)
 800225a:	681b      	ldr	r3, [r3, #0]
 800225c:	689b      	ldr	r3, [r3, #8]
 800225e:	4798      	blx	r3
    ControlState = STALLED;
  }

  else
  {
    ControlState = STALLED;
 8002260:	2308      	movs	r3, #8
  }

  pInformation->ControlState = ControlState;
 8002262:	6822      	ldr	r2, [r4, #0]
 8002264:	7213      	strb	r3, [r2, #8]

  return Post0_Process();
}
 8002266:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
    ControlState = STALLED;
  }

  pInformation->ControlState = ControlState;

  return Post0_Process();
 800226a:	f7ff bdc3 	b.w	8001df4 <Post0_Process>
 800226e:	bf00      	nop
 8002270:	20000714 	andcs	r0, r0, r4, lsl r7
 8002274:	20000710 	andcs	r0, r0, r0, lsl r7
 8002278:	200006ec 	andcs	r0, r0, ip, ror #13

0800227c <NOP_Process>:
* Input          : None.
* Output         : None.
* Return         : None.
*******************************************************************************/
void NOP_Process(void)
{
 800227c:	4770      	bx	lr

0800227e <UserToPMABufferCopy>:
*                  - wNBytes: no. of bytes to be copied.
* Output         : None.
* Return         : None	.
*******************************************************************************/
void UserToPMABufferCopy(u8 *pbUsrBuf, u16 wPMABufAddr, u16 wNBytes)
{
 800227e:	b530      	push	{r4, r5, lr}
  u32 n = (wNBytes + 1) >> 1;   /* n = (wNBytes + 1) / 2 */
  u32 i, temp1, temp2;
  u16 *pdwVal;
  pdwVal = (u16 *)(wPMABufAddr * 2 + PMAAddr);
 8002280:	f101 5100 	add.w	r1, r1, #536870912	; 0x20000000
* Output         : None.
* Return         : None	.
*******************************************************************************/
void UserToPMABufferCopy(u8 *pbUsrBuf, u16 wPMABufAddr, u16 wNBytes)
{
  u32 n = (wNBytes + 1) >> 1;   /* n = (wNBytes + 1) / 2 */
 8002284:	3201      	adds	r2, #1
  u32 i, temp1, temp2;
  u16 *pdwVal;
  pdwVal = (u16 *)(wPMABufAddr * 2 + PMAAddr);
 8002286:	f501 5140 	add.w	r1, r1, #12288	; 0x3000
* Output         : None.
* Return         : None	.
*******************************************************************************/
void UserToPMABufferCopy(u8 *pbUsrBuf, u16 wPMABufAddr, u16 wNBytes)
{
  u32 n = (wNBytes + 1) >> 1;   /* n = (wNBytes + 1) / 2 */
 800228a:	1052      	asrs	r2, r2, #1
  u32 i, temp1, temp2;
  u16 *pdwVal;
  pdwVal = (u16 *)(wPMABufAddr * 2 + PMAAddr);
 800228c:	0049      	lsls	r1, r1, #1
  for (i = n; i != 0; i--)
 800228e:	2300      	movs	r3, #0
 8002290:	4293      	cmp	r3, r2
 8002292:	f100 0002 	add.w	r0, r0, #2
 8002296:	d009      	beq.n	80022ac <UserToPMABufferCopy+0x2e>
  {
    temp1 = (u16) * pbUsrBuf;
    pbUsrBuf++;
    temp2 = temp1 | (u16) * pbUsrBuf << 8;
 8002298:	f810 5c01 	ldrb.w	r5, [r0, #-1]
  u32 i, temp1, temp2;
  u16 *pdwVal;
  pdwVal = (u16 *)(wPMABufAddr * 2 + PMAAddr);
  for (i = n; i != 0; i--)
  {
    temp1 = (u16) * pbUsrBuf;
 800229c:	f810 4c02 	ldrb.w	r4, [r0, #-2]
    pbUsrBuf++;
    temp2 = temp1 | (u16) * pbUsrBuf << 8;
 80022a0:	ea44 2405 	orr.w	r4, r4, r5, lsl #8
    *pdwVal++ = temp2;
 80022a4:	f821 4023 	strh.w	r4, [r1, r3, lsl #2]
 80022a8:	3301      	adds	r3, #1
 80022aa:	e7f1      	b.n	8002290 <UserToPMABufferCopy+0x12>
    pdwVal++;
    pbUsrBuf++;
  }
}
 80022ac:	bd30      	pop	{r4, r5, pc}

080022ae <PMAToUserBufferCopy>:
*                  - wNBytes     = no. of bytes to be copied.
* Output         : None.
* Return         : None.
*******************************************************************************/
void PMAToUserBufferCopy(u8 *pbUsrBuf, u16 wPMABufAddr, u16 wNBytes)
{
 80022ae:	b510      	push	{r4, lr}
  u32 n = (wNBytes + 1) >> 1;/* /2*/
  u32 i;
  u32 *pdwVal;
  pdwVal = (u32 *)(wPMABufAddr * 2 + PMAAddr);
 80022b0:	f101 5100 	add.w	r1, r1, #536870912	; 0x20000000
* Output         : None.
* Return         : None.
*******************************************************************************/
void PMAToUserBufferCopy(u8 *pbUsrBuf, u16 wPMABufAddr, u16 wNBytes)
{
  u32 n = (wNBytes + 1) >> 1;/* /2*/
 80022b4:	3201      	adds	r2, #1
  u32 i;
  u32 *pdwVal;
  pdwVal = (u32 *)(wPMABufAddr * 2 + PMAAddr);
 80022b6:	f501 5140 	add.w	r1, r1, #12288	; 0x3000
* Output         : None.
* Return         : None.
*******************************************************************************/
void PMAToUserBufferCopy(u8 *pbUsrBuf, u16 wPMABufAddr, u16 wNBytes)
{
  u32 n = (wNBytes + 1) >> 1;/* /2*/
 80022ba:	1052      	asrs	r2, r2, #1
  u32 i;
  u32 *pdwVal;
  pdwVal = (u32 *)(wPMABufAddr * 2 + PMAAddr);
 80022bc:	0049      	lsls	r1, r1, #1
  for (i = n; i != 0; i--)
 80022be:	2300      	movs	r3, #0
 80022c0:	4293      	cmp	r3, r2
 80022c2:	d005      	beq.n	80022d0 <PMAToUserBufferCopy+0x22>
  {
    *(u16*)pbUsrBuf++ = *pdwVal++;
 80022c4:	f851 4023 	ldr.w	r4, [r1, r3, lsl #2]
 80022c8:	f820 4013 	strh.w	r4, [r0, r3, lsl #1]
 80022cc:	3301      	adds	r3, #1
 80022ce:	e7f7      	b.n	80022c0 <PMAToUserBufferCopy+0x12>
    pbUsrBuf++;
  }
}
 80022d0:	bd10      	pop	{r4, pc}
	...

080022d4 <SetBTABLE>:
* Output         : None.
* Return         : None.
*******************************************************************************/
void SetBTABLE(u16 wRegValue)
{
  _SetBTABLE(wRegValue);
 80022d4:	f64f 73f8 	movw	r3, #65528	; 0xfff8
 80022d8:	4a01      	ldr	r2, [pc, #4]	; (80022e0 <SetBTABLE+0xc>)
 80022da:	4003      	ands	r3, r0
 80022dc:	6013      	str	r3, [r2, #0]
 80022de:	4770      	bx	lr
 80022e0:	40005c50 	andmi	r5, r0, r0, asr ip

080022e4 <SetEPType>:
* Output         : None.
* Return         : None.
*******************************************************************************/
void SetEPType(u8 bEpNum, u16 wType)
{
  _SetEPType(bEpNum, wType);
 80022e4:	0080      	lsls	r0, r0, #2
 80022e6:	f100 4080 	add.w	r0, r0, #1073741824	; 0x40000000
 80022ea:	f500 40b8 	add.w	r0, r0, #23552	; 0x5c00
 80022ee:	6803      	ldr	r3, [r0, #0]
 80022f0:	f423 43ec 	bic.w	r3, r3, #30208	; 0x7600
 80022f4:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80022f8:	4319      	orrs	r1, r3
 80022fa:	b289      	uxth	r1, r1
 80022fc:	6001      	str	r1, [r0, #0]
 80022fe:	4770      	bx	lr

08002300 <SetEPTxStatus>:
* Output         : None.
* Return         : None.
*******************************************************************************/
void SetEPTxStatus(u8 bEpNum, u16 wState)
{
  _SetEPTxStatus(bEpNum, wState);
 8002300:	0080      	lsls	r0, r0, #2
 8002302:	f100 4080 	add.w	r0, r0, #1073741824	; 0x40000000
 8002306:	f500 40b8 	add.w	r0, r0, #23552	; 0x5c00
 800230a:	6803      	ldr	r3, [r0, #0]
 800230c:	06ca      	lsls	r2, r1, #27
 800230e:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8002312:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8002316:	b29b      	uxth	r3, r3
 8002318:	bf48      	it	mi
 800231a:	f083 0310 	eormi.w	r3, r3, #16
 800231e:	068a      	lsls	r2, r1, #26
 8002320:	bf48      	it	mi
 8002322:	f083 0320 	eormi.w	r3, r3, #32
 8002326:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800232a:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800232e:	6003      	str	r3, [r0, #0]
 8002330:	4770      	bx	lr

08002332 <SetEPRxStatus>:
* Output         : None.
* Return         : None.
*******************************************************************************/
void SetEPRxStatus(u8 bEpNum, u16 wState)
{
  _SetEPRxStatus(bEpNum, wState);
 8002332:	0080      	lsls	r0, r0, #2
 8002334:	f100 4080 	add.w	r0, r0, #1073741824	; 0x40000000
 8002338:	f500 40b8 	add.w	r0, r0, #23552	; 0x5c00
 800233c:	6803      	ldr	r3, [r0, #0]
 800233e:	04ca      	lsls	r2, r1, #19
 8002340:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8002344:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8002348:	b29b      	uxth	r3, r3
 800234a:	bf48      	it	mi
 800234c:	f483 5380 	eormi.w	r3, r3, #4096	; 0x1000
 8002350:	048a      	lsls	r2, r1, #18
 8002352:	bf48      	it	mi
 8002354:	f483 5300 	eormi.w	r3, r3, #8192	; 0x2000
 8002358:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800235c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8002360:	6003      	str	r3, [r0, #0]
 8002362:	4770      	bx	lr

08002364 <SetEPTxValid>:
* Output         : None.
* Return         : None.
*******************************************************************************/
void SetEPTxValid(u8 bEpNum)
{
  _SetEPTxStatus(bEpNum, EP_TX_VALID);
 8002364:	0080      	lsls	r0, r0, #2
 8002366:	f100 4080 	add.w	r0, r0, #1073741824	; 0x40000000
 800236a:	f500 40b8 	add.w	r0, r0, #23552	; 0x5c00
 800236e:	6803      	ldr	r3, [r0, #0]
 8002370:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8002374:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8002378:	b29b      	uxth	r3, r3
 800237a:	f083 0330 	eor.w	r3, r3, #48	; 0x30
 800237e:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8002382:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8002386:	6003      	str	r3, [r0, #0]
 8002388:	4770      	bx	lr

0800238a <SetEPRxValid>:
* Output         : None.
* Return         : None.
*******************************************************************************/
void SetEPRxValid(u8 bEpNum)
{
  _SetEPRxStatus(bEpNum, EP_RX_VALID);
 800238a:	0080      	lsls	r0, r0, #2
 800238c:	f100 4080 	add.w	r0, r0, #1073741824	; 0x40000000
 8002390:	f500 40b8 	add.w	r0, r0, #23552	; 0x5c00
 8002394:	6803      	ldr	r3, [r0, #0]
 8002396:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 800239a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800239e:	b29b      	uxth	r3, r3
 80023a0:	f483 5340 	eor.w	r3, r3, #12288	; 0x3000
 80023a4:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80023a8:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80023ac:	6003      	str	r3, [r0, #0]
 80023ae:	4770      	bx	lr

080023b0 <Clear_Status_Out>:
* Output         : None.
* Return         : None.
*******************************************************************************/
void Clear_Status_Out(u8 bEpNum)
{
  _ClearEP_KIND(bEpNum);
 80023b0:	0080      	lsls	r0, r0, #2
 80023b2:	f100 4080 	add.w	r0, r0, #1073741824	; 0x40000000
 80023b6:	f500 40b8 	add.w	r0, r0, #23552	; 0x5c00
 80023ba:	6803      	ldr	r3, [r0, #0]
 80023bc:	f423 73f8 	bic.w	r3, r3, #496	; 0x1f0
 80023c0:	051b      	lsls	r3, r3, #20
 80023c2:	0d1b      	lsrs	r3, r3, #20
 80023c4:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80023c8:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80023cc:	6003      	str	r3, [r0, #0]
 80023ce:	4770      	bx	lr

080023d0 <ClearDTOG_RX>:
* Output         : None.
* Return         : None.
*******************************************************************************/
void ClearDTOG_RX(u8 bEpNum)
{
  _ClearDTOG_RX(bEpNum);
 80023d0:	0080      	lsls	r0, r0, #2
 80023d2:	f100 4080 	add.w	r0, r0, #1073741824	; 0x40000000
 80023d6:	f500 40b8 	add.w	r0, r0, #23552	; 0x5c00
 80023da:	6803      	ldr	r3, [r0, #0]
 80023dc:	045b      	lsls	r3, r3, #17
 80023de:	bf41      	itttt	mi
 80023e0:	f640 730f 	movwmi	r3, #3855	; 0xf0f
 80023e4:	6802      	ldrmi	r2, [r0, #0]
 80023e6:	4013      	andmi	r3, r2
 80023e8:	f443 4340 	orrmi.w	r3, r3, #49152	; 0xc000
 80023ec:	bf44      	itt	mi
 80023ee:	f043 0380 	orrmi.w	r3, r3, #128	; 0x80
 80023f2:	6003      	strmi	r3, [r0, #0]
 80023f4:	4770      	bx	lr

080023f6 <ClearDTOG_TX>:
* Output         : None.
* Return         : None.
*******************************************************************************/
void ClearDTOG_TX(u8 bEpNum)
{
  _ClearDTOG_TX(bEpNum);
 80023f6:	0080      	lsls	r0, r0, #2
 80023f8:	f100 4080 	add.w	r0, r0, #1073741824	; 0x40000000
 80023fc:	f500 40b8 	add.w	r0, r0, #23552	; 0x5c00
 8002400:	6803      	ldr	r3, [r0, #0]
 8002402:	065b      	lsls	r3, r3, #25
 8002404:	bf41      	itttt	mi
 8002406:	f640 730f 	movwmi	r3, #3855	; 0xf0f
 800240a:	6802      	ldrmi	r2, [r0, #0]
 800240c:	4013      	andmi	r3, r2
 800240e:	f443 4300 	orrmi.w	r3, r3, #32768	; 0x8000
 8002412:	bf44      	itt	mi
 8002414:	f043 03c0 	orrmi.w	r3, r3, #192	; 0xc0
 8002418:	6003      	strmi	r3, [r0, #0]
 800241a:	4770      	bx	lr

0800241c <SetEPTxAddr>:
* Output         : None.
* Return         : None.
*******************************************************************************/
void SetEPTxAddr(u8 bEpNum, u16 wAddr)
{
  _SetEPTxAddr(bEpNum, wAddr);
 800241c:	4b06      	ldr	r3, [pc, #24]	; (8002438 <SetEPTxAddr+0x1c>)
 800241e:	0849      	lsrs	r1, r1, #1
 8002420:	681b      	ldr	r3, [r3, #0]
 8002422:	0049      	lsls	r1, r1, #1
 8002424:	b29b      	uxth	r3, r3
 8002426:	eb03 00c0 	add.w	r0, r3, r0, lsl #3
 800242a:	f100 5000 	add.w	r0, r0, #536870912	; 0x20000000
 800242e:	f500 5040 	add.w	r0, r0, #12288	; 0x3000
 8002432:	0040      	lsls	r0, r0, #1
 8002434:	6001      	str	r1, [r0, #0]
 8002436:	4770      	bx	lr
 8002438:	40005c50 	andmi	r5, r0, r0, asr ip

0800243c <SetEPRxAddr>:
* Output         : None.
* Return         : None.
*******************************************************************************/
void SetEPRxAddr(u8 bEpNum, u16 wAddr)
{
  _SetEPRxAddr(bEpNum, wAddr);
 800243c:	4b05      	ldr	r3, [pc, #20]	; (8002454 <SetEPRxAddr+0x18>)
 800243e:	0849      	lsrs	r1, r1, #1
 8002440:	681b      	ldr	r3, [r3, #0]
 8002442:	0049      	lsls	r1, r1, #1
 8002444:	b29b      	uxth	r3, r3
 8002446:	eb03 00c0 	add.w	r0, r3, r0, lsl #3
 800244a:	4b03      	ldr	r3, [pc, #12]	; (8002458 <SetEPRxAddr+0x1c>)
 800244c:	4403      	add	r3, r0
 800244e:	005b      	lsls	r3, r3, #1
 8002450:	6019      	str	r1, [r3, #0]
 8002452:	4770      	bx	lr
 8002454:	40005c50 	andmi	r5, r0, r0, asr ip
 8002458:	20003004 	andcs	r3, r0, r4

0800245c <GetEPTxAddr>:
* Output         : None.
* Return         : Rx buffer address. 
*******************************************************************************/
u16 GetEPTxAddr(u8 bEpNum)
{
  return(_GetEPTxAddr(bEpNum));
 800245c:	4b06      	ldr	r3, [pc, #24]	; (8002478 <GetEPTxAddr+0x1c>)
 800245e:	681b      	ldr	r3, [r3, #0]
 8002460:	b29b      	uxth	r3, r3
 8002462:	eb03 00c0 	add.w	r0, r3, r0, lsl #3
 8002466:	f100 5000 	add.w	r0, r0, #536870912	; 0x20000000
 800246a:	f500 5040 	add.w	r0, r0, #12288	; 0x3000
 800246e:	0040      	lsls	r0, r0, #1
 8002470:	6800      	ldr	r0, [r0, #0]
}
 8002472:	b280      	uxth	r0, r0
 8002474:	4770      	bx	lr
 8002476:	bf00      	nop
 8002478:	40005c50 	andmi	r5, r0, r0, asr ip

0800247c <GetEPRxAddr>:
* Output         : None.
* Return         : Rx buffer address.
*******************************************************************************/
u16 GetEPRxAddr(u8 bEpNum)
{
  return(_GetEPRxAddr(bEpNum));
 800247c:	4b05      	ldr	r3, [pc, #20]	; (8002494 <GetEPRxAddr+0x18>)
 800247e:	681b      	ldr	r3, [r3, #0]
 8002480:	b29b      	uxth	r3, r3
 8002482:	eb03 00c0 	add.w	r0, r3, r0, lsl #3
 8002486:	4b04      	ldr	r3, [pc, #16]	; (8002498 <GetEPRxAddr+0x1c>)
 8002488:	4403      	add	r3, r0
 800248a:	005b      	lsls	r3, r3, #1
 800248c:	6818      	ldr	r0, [r3, #0]
}
 800248e:	b280      	uxth	r0, r0
 8002490:	4770      	bx	lr
 8002492:	bf00      	nop
 8002494:	40005c50 	andmi	r5, r0, r0, asr ip
 8002498:	20003004 	andcs	r3, r0, r4

0800249c <SetEPTxCount>:
* Output         : None.
* Return         : None.
*******************************************************************************/
void SetEPTxCount(u8 bEpNum, u16 wCount)
{
  _SetEPTxCount(bEpNum, wCount);
 800249c:	4b04      	ldr	r3, [pc, #16]	; (80024b0 <SetEPTxCount+0x14>)
 800249e:	681b      	ldr	r3, [r3, #0]
 80024a0:	b29b      	uxth	r3, r3
 80024a2:	eb03 00c0 	add.w	r0, r3, r0, lsl #3
 80024a6:	4b03      	ldr	r3, [pc, #12]	; (80024b4 <SetEPTxCount+0x18>)
 80024a8:	4403      	add	r3, r0
 80024aa:	005b      	lsls	r3, r3, #1
 80024ac:	6019      	str	r1, [r3, #0]
 80024ae:	4770      	bx	lr
 80024b0:	40005c50 	andmi	r5, r0, r0, asr ip
 80024b4:	20003002 	andcs	r3, r0, r2

080024b8 <SetEPRxCount>:
* Output         : None.
* Return         : None.
*******************************************************************************/
void SetEPRxCount(u8 bEpNum, u16 wCount)
{
  _SetEPRxCount(bEpNum, wCount);
 80024b8:	4b0d      	ldr	r3, [pc, #52]	; (80024f0 <SetEPRxCount+0x38>)
 80024ba:	293e      	cmp	r1, #62	; 0x3e
 80024bc:	681b      	ldr	r3, [r3, #0]
 80024be:	b29b      	uxth	r3, r3
 80024c0:	eb03 00c0 	add.w	r0, r3, r0, lsl #3
 80024c4:	4b0b      	ldr	r3, [pc, #44]	; (80024f4 <SetEPRxCount+0x3c>)
 80024c6:	4403      	add	r3, r0
 80024c8:	ea4f 0243 	mov.w	r2, r3, lsl #1
 80024cc:	d909      	bls.n	80024e2 <SetEPRxCount+0x2a>
 80024ce:	094b      	lsrs	r3, r1, #5
 80024d0:	06c8      	lsls	r0, r1, #27
 80024d2:	bf04      	itt	eq
 80024d4:	f103 33ff 	addeq.w	r3, r3, #4294967295	; 0xffffffff
 80024d8:	b29b      	uxtheq	r3, r3
 80024da:	029b      	lsls	r3, r3, #10
 80024dc:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80024e0:	e004      	b.n	80024ec <SetEPRxCount+0x34>
 80024e2:	084b      	lsrs	r3, r1, #1
 80024e4:	07c9      	lsls	r1, r1, #31
 80024e6:	bf48      	it	mi
 80024e8:	3301      	addmi	r3, #1
 80024ea:	029b      	lsls	r3, r3, #10
 80024ec:	6013      	str	r3, [r2, #0]
 80024ee:	4770      	bx	lr
 80024f0:	40005c50 	andmi	r5, r0, r0, asr ip
 80024f4:	20003006 	andcs	r3, r0, r6

080024f8 <GetEPRxCount>:
* Output         : None.
* Return         : Rx count value.
*******************************************************************************/
u16 GetEPRxCount(u8 bEpNum)
{
  return(_GetEPRxCount(bEpNum));
 80024f8:	4b05      	ldr	r3, [pc, #20]	; (8002510 <GetEPRxCount+0x18>)
 80024fa:	681b      	ldr	r3, [r3, #0]
 80024fc:	b29b      	uxth	r3, r3
 80024fe:	eb03 00c0 	add.w	r0, r3, r0, lsl #3
 8002502:	4b04      	ldr	r3, [pc, #16]	; (8002514 <GetEPRxCount+0x1c>)
 8002504:	4403      	add	r3, r0
 8002506:	005b      	lsls	r3, r3, #1
 8002508:	6818      	ldr	r0, [r3, #0]
}
 800250a:	f3c0 0009 	ubfx	r0, r0, #0, #10
 800250e:	4770      	bx	lr
 8002510:	40005c50 	andmi	r5, r0, r0, asr ip
 8002514:	20003006 	andcs	r3, r0, r6

08002518 <ByteSwap>:
u16 ByteSwap(u16 wSwW)
{
  u8 bTemp;
  u16 wRet;
  bTemp = (u8)(wSwW & 0xff);
  wRet =  (wSwW >> 8) | ((u16)bTemp << 8);
 8002518:	b2c3      	uxtb	r3, r0
 800251a:	0a00      	lsrs	r0, r0, #8
  return(wRet);
}
 800251c:	ea40 2003 	orr.w	r0, r0, r3, lsl #8
 8002520:	4770      	bx	lr
	...

08002524 <USB_SIL_Init>:
{
#ifndef STM32F10X_CL
  
  /* USB interrupts initialization */
  /* clear pending interrupts */
  _SetISTR(0);
 8002524:	4b04      	ldr	r3, [pc, #16]	; (8002538 <USB_SIL_Init+0x14>)
 8002526:	2000      	movs	r0, #0
  wInterrupt_Mask = IMR_MSK;
 8002528:	4a04      	ldr	r2, [pc, #16]	; (800253c <USB_SIL_Init+0x18>)
{
#ifndef STM32F10X_CL
  
  /* USB interrupts initialization */
  /* clear pending interrupts */
  _SetISTR(0);
 800252a:	6018      	str	r0, [r3, #0]
  wInterrupt_Mask = IMR_MSK;
 800252c:	f44f 4306 	mov.w	r3, #34304	; 0x8600
 8002530:	8013      	strh	r3, [r2, #0]
  /* set interrupts mask */
  _SetCNTR(wInterrupt_Mask);
 8002532:	4a03      	ldr	r2, [pc, #12]	; (8002540 <USB_SIL_Init+0x1c>)
 8002534:	6013      	str	r3, [r2, #0]
  OTG_DEV_Init();
  
#endif /* STM32F10X_CL */

  return 0;
}
 8002536:	4770      	bx	lr
 8002538:	40005c44 	andmi	r5, r0, r4, asr #24
 800253c:	20000718 	andcs	r0, r0, r8, lsl r7
 8002540:	40005c40 	andmi	r5, r0, r0, asr #24

08002544 <USB_SIL_Read>:
*                     received data buffer.
* Output         : None.
* Return         : Number of received data (in Bytes).
*******************************************************************************/
u32 USB_SIL_Read(u8 bEpAddr, u8* pBufferPointer)
{
 8002544:	b570      	push	{r4, r5, r6, lr}
  u32 DataLength = 0;

#ifndef STM32F10X_CL

  /* Get the number of received data on the selected Endpoint */
  DataLength = GetEPRxCount(bEpAddr & 0x7F);
 8002546:	f000 057f 	and.w	r5, r0, #127	; 0x7f
 800254a:	4628      	mov	r0, r5
*                     received data buffer.
* Output         : None.
* Return         : Number of received data (in Bytes).
*******************************************************************************/
u32 USB_SIL_Read(u8 bEpAddr, u8* pBufferPointer)
{
 800254c:	460e      	mov	r6, r1
  u32 DataLength = 0;

#ifndef STM32F10X_CL

  /* Get the number of received data on the selected Endpoint */
  DataLength = GetEPRxCount(bEpAddr & 0x7F);
 800254e:	f7ff ffd3 	bl	80024f8 <GetEPRxCount>
 8002552:	4604      	mov	r4, r0

  /* Use the memory interface function to write to the selected endpoint */
  PMAToUserBufferCopy(pBufferPointer, GetEPRxAddr(bEpAddr & 0x7F), DataLength);
 8002554:	4628      	mov	r0, r5
 8002556:	f7ff ff91 	bl	800247c <GetEPRxAddr>
 800255a:	4622      	mov	r2, r4
 800255c:	4601      	mov	r1, r0
 800255e:	4630      	mov	r0, r6
 8002560:	f7ff fea5 	bl	80022ae <PMAToUserBufferCopy>
  
#endif /* STM32F10X_CL */

  /* Return the number of received data */
  return DataLength;
}
 8002564:	4620      	mov	r0, r4
 8002566:	bd70      	pop	{r4, r5, r6, pc}

08002568 <CTR_LP>:
* Input          : None.
* Output         : None.
* Return         : None.
*******************************************************************************/
void CTR_LP(void)
{
 8002568:	b573      	push	{r0, r1, r4, r5, r6, lr}
  __IO u16 wEPVal = 0;
 800256a:	2300      	movs	r3, #0
 800256c:	f8ad 3006 	strh.w	r3, [sp, #6]
  /* stay in loop while pending ints */
  while (((wIstr = _GetISTR()) & ISTR_CTR) != 0)
 8002570:	4b50      	ldr	r3, [pc, #320]	; (80026b4 <CTR_LP+0x14c>)
 8002572:	4a51      	ldr	r2, [pc, #324]	; (80026b8 <CTR_LP+0x150>)
 8002574:	681b      	ldr	r3, [r3, #0]
 8002576:	b299      	uxth	r1, r3
 8002578:	041b      	lsls	r3, r3, #16
 800257a:	8011      	strh	r1, [r2, #0]
 800257c:	f140 8097 	bpl.w	80026ae <CTR_LP+0x146>
  {
    /* extract highest priority endpoint number */
    EPindex = (u8)(wIstr & ISTR_EP_ID);
 8002580:	8813      	ldrh	r3, [r2, #0]
 8002582:	4c4e      	ldr	r4, [pc, #312]	; (80026bc <CTR_LP+0x154>)
 8002584:	f003 030f 	and.w	r3, r3, #15
 8002588:	7023      	strb	r3, [r4, #0]
    if (EPindex == 0)
 800258a:	2b00      	cmp	r3, #0
 800258c:	d161      	bne.n	8002652 <CTR_LP+0xea>

      /* save RX & TX status */
      /* and set both to NAK */


	    SaveRState = _GetENDPOINT(ENDP0);
 800258e:	4c4c      	ldr	r4, [pc, #304]	; (80026c0 <CTR_LP+0x158>)
 8002590:	4d4c      	ldr	r5, [pc, #304]	; (80026c4 <CTR_LP+0x15c>)
 8002592:	6823      	ldr	r3, [r4, #0]
	    SaveTState = SaveRState & EPTX_STAT;
 8002594:	4e4c      	ldr	r6, [pc, #304]	; (80026c8 <CTR_LP+0x160>)

      /* save RX & TX status */
      /* and set both to NAK */


	    SaveRState = _GetENDPOINT(ENDP0);
 8002596:	b29b      	uxth	r3, r3
 8002598:	802b      	strh	r3, [r5, #0]
	    SaveTState = SaveRState & EPTX_STAT;
 800259a:	882b      	ldrh	r3, [r5, #0]
 800259c:	f003 0330 	and.w	r3, r3, #48	; 0x30
 80025a0:	8033      	strh	r3, [r6, #0]
	    SaveRState &=  EPRX_STAT;	
 80025a2:	882b      	ldrh	r3, [r5, #0]
 80025a4:	f403 5340 	and.w	r3, r3, #12288	; 0x3000
 80025a8:	802b      	strh	r3, [r5, #0]

	    _SetEPRxTxStatus(ENDP0,EP_RX_NAK,EP_TX_NAK);
 80025aa:	f64b 73bf 	movw	r3, #49087	; 0xbfbf
 80025ae:	6821      	ldr	r1, [r4, #0]
 80025b0:	400b      	ands	r3, r1
 80025b2:	f483 5300 	eor.w	r3, r3, #8192	; 0x2000
 80025b6:	f083 0320 	eor.w	r3, r3, #32
 80025ba:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80025be:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80025c2:	6023      	str	r3, [r4, #0]

      /* DIR bit = origin of the interrupt */

      if ((wIstr & ISTR_DIR) == 0)
 80025c4:	8813      	ldrh	r3, [r2, #0]
 80025c6:	06d8      	lsls	r0, r3, #27
 80025c8:	d407      	bmi.n	80025da <CTR_LP+0x72>

        /* DIR = 0      => IN  int */
        /* DIR = 0 implies that (EP_CTR_TX = 1) always  */


        _ClearEP_CTR_TX(ENDP0);
 80025ca:	f648 730f 	movw	r3, #36623	; 0x8f0f
 80025ce:	6822      	ldr	r2, [r4, #0]
 80025d0:	4013      	ands	r3, r2
 80025d2:	6023      	str	r3, [r4, #0]
        In0_Process();
 80025d4:	f7ff fe24 	bl	8002220 <In0_Process>
 80025d8:	e01b      	b.n	8002612 <CTR_LP+0xaa>
        /* DIR = 1 */

        /* DIR = 1 & CTR_RX       => SETUP or OUT int */
        /* DIR = 1 & (CTR_TX | CTR_RX) => 2 int pending */

        wEPVal = _GetENDPOINT(ENDP0);
 80025da:	6823      	ldr	r3, [r4, #0]
 80025dc:	b29b      	uxth	r3, r3
 80025de:	f8ad 3006 	strh.w	r3, [sp, #6]
        
        if ((wEPVal &EP_SETUP) != 0)
 80025e2:	f8bd 3006 	ldrh.w	r3, [sp, #6]
 80025e6:	0519      	lsls	r1, r3, #20
 80025e8:	d507      	bpl.n	80025fa <CTR_LP+0x92>
        {
          _ClearEP_CTR_RX(ENDP0); /* SETUP bit kept frozen while CTR_RX = 1 */
 80025ea:	f640 738f 	movw	r3, #3983	; 0xf8f
 80025ee:	6822      	ldr	r2, [r4, #0]
 80025f0:	4013      	ands	r3, r2
 80025f2:	6023      	str	r3, [r4, #0]
          Setup0_Process();
 80025f4:	f7ff fc20 	bl	8001e38 <Setup0_Process>
 80025f8:	e00b      	b.n	8002612 <CTR_LP+0xaa>

		      _SetEPRxTxStatus(ENDP0,SaveRState,SaveTState);
          return;
        }

        else if ((wEPVal & EP_CTR_RX) != 0)
 80025fa:	f8bd 3006 	ldrh.w	r3, [sp, #6]
 80025fe:	b21b      	sxth	r3, r3
 8002600:	2b00      	cmp	r3, #0
 8002602:	dab5      	bge.n	8002570 <CTR_LP+0x8>
        {
          _ClearEP_CTR_RX(ENDP0);
 8002604:	f640 738f 	movw	r3, #3983	; 0xf8f
 8002608:	6822      	ldr	r2, [r4, #0]
 800260a:	4013      	ands	r3, r2
 800260c:	6023      	str	r3, [r4, #0]
          Out0_Process();
 800260e:	f7ff fd81 	bl	8002114 <Out0_Process>
          /* before terminate set Tx & Rx status */
     
		     _SetEPRxTxStatus(ENDP0,SaveRState,SaveTState);
 8002612:	f64b 73bf 	movw	r3, #49087	; 0xbfbf
 8002616:	6822      	ldr	r2, [r4, #0]
 8002618:	4013      	ands	r3, r2
 800261a:	882a      	ldrh	r2, [r5, #0]
 800261c:	04d2      	lsls	r2, r2, #19
 800261e:	882a      	ldrh	r2, [r5, #0]
 8002620:	bf48      	it	mi
 8002622:	f483 5380 	eormi.w	r3, r3, #4096	; 0x1000
 8002626:	0494      	lsls	r4, r2, #18
 8002628:	8832      	ldrh	r2, [r6, #0]
 800262a:	bf48      	it	mi
 800262c:	f483 5300 	eormi.w	r3, r3, #8192	; 0x2000
 8002630:	06d0      	lsls	r0, r2, #27
 8002632:	8832      	ldrh	r2, [r6, #0]
 8002634:	bf48      	it	mi
 8002636:	f083 0310 	eormi.w	r3, r3, #16
 800263a:	0691      	lsls	r1, r2, #26
 800263c:	bf48      	it	mi
 800263e:	f083 0320 	eormi.w	r3, r3, #32
 8002642:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8002646:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800264a:	4a1d      	ldr	r2, [pc, #116]	; (80026c0 <CTR_LP+0x158>)
 800264c:	b29b      	uxth	r3, r3
 800264e:	6013      	str	r3, [r2, #0]
          return;
 8002650:	e02d      	b.n	80026ae <CTR_LP+0x146>
    else
    {
      /* Decode and service non control endpoints interrupt  */

      /* process related endpoint register */
      wEPVal = _GetENDPOINT(EPindex);
 8002652:	009a      	lsls	r2, r3, #2
 8002654:	f102 4280 	add.w	r2, r2, #1073741824	; 0x40000000
 8002658:	f502 42b8 	add.w	r2, r2, #23552	; 0x5c00
 800265c:	6811      	ldr	r1, [r2, #0]
 800265e:	b289      	uxth	r1, r1
 8002660:	f8ad 1006 	strh.w	r1, [sp, #6]
      if ((wEPVal & EP_CTR_RX) != 0)
 8002664:	f8bd 1006 	ldrh.w	r1, [sp, #6]
 8002668:	b209      	sxth	r1, r1
 800266a:	2900      	cmp	r1, #0
 800266c:	da09      	bge.n	8002682 <CTR_LP+0x11a>
      {
        /* clear int flag */
        _ClearEP_CTR_RX(EPindex);
 800266e:	f640 718f 	movw	r1, #3983	; 0xf8f
 8002672:	6810      	ldr	r0, [r2, #0]

        /* call OUT service function */
        (*pEpInt_OUT[EPindex-1])();
 8002674:	3b01      	subs	r3, #1
      /* process related endpoint register */
      wEPVal = _GetENDPOINT(EPindex);
      if ((wEPVal & EP_CTR_RX) != 0)
      {
        /* clear int flag */
        _ClearEP_CTR_RX(EPindex);
 8002676:	4001      	ands	r1, r0
 8002678:	6011      	str	r1, [r2, #0]

        /* call OUT service function */
        (*pEpInt_OUT[EPindex-1])();
 800267a:	4a14      	ldr	r2, [pc, #80]	; (80026cc <CTR_LP+0x164>)
 800267c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002680:	4798      	blx	r3

      } /* if((wEPVal & EP_CTR_RX) */

      if ((wEPVal & EP_CTR_TX) != 0)
 8002682:	f8bd 3006 	ldrh.w	r3, [sp, #6]
 8002686:	061a      	lsls	r2, r3, #24
 8002688:	f57f af72 	bpl.w	8002570 <CTR_LP+0x8>
      {
        /* clear int flag */
        _ClearEP_CTR_TX(EPindex);
 800268c:	f648 710f 	movw	r1, #36623	; 0x8f0f
 8002690:	7822      	ldrb	r2, [r4, #0]
 8002692:	0093      	lsls	r3, r2, #2
 8002694:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 8002698:	f503 43b8 	add.w	r3, r3, #23552	; 0x5c00
 800269c:	6818      	ldr	r0, [r3, #0]

        /* call IN service function */
        (*pEpInt_IN[EPindex-1])();
 800269e:	3a01      	subs	r2, #1
      } /* if((wEPVal & EP_CTR_RX) */

      if ((wEPVal & EP_CTR_TX) != 0)
      {
        /* clear int flag */
        _ClearEP_CTR_TX(EPindex);
 80026a0:	4001      	ands	r1, r0
 80026a2:	6019      	str	r1, [r3, #0]

        /* call IN service function */
        (*pEpInt_IN[EPindex-1])();
 80026a4:	4b0a      	ldr	r3, [pc, #40]	; (80026d0 <CTR_LP+0x168>)
 80026a6:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80026aa:	4798      	blx	r3
 80026ac:	e760      	b.n	8002570 <CTR_LP+0x8>
      } /* if((wEPVal & EP_CTR_TX) != 0) */

    }/* if(EPindex == 0) else */

  }/* while(...) */
}
 80026ae:	b002      	add	sp, #8
 80026b0:	bd70      	pop	{r4, r5, r6, pc}
 80026b2:	bf00      	nop
 80026b4:	40005c44 	andmi	r5, r0, r4, asr #24
 80026b8:	200006e6 	andcs	r0, r0, r6, ror #13
 80026bc:	200006f0 	strdcs	r0, [r0], -r0	; <UNPREDICTABLE>
 80026c0:	40005c00 	andmi	r5, r0, r0, lsl #24
 80026c4:	2000071c 	andcs	r0, r0, ip, lsl r7
 80026c8:	2000071e 	andcs	r0, r0, lr, lsl r7
 80026cc:	2000001c 	andcs	r0, r0, ip, lsl r0
 80026d0:	20000038 	andcs	r0, r0, r8, lsr r0

080026d4 <CSWTCH.61>:
 80026d4:	00000960 	andeq	r0, r0, r0, ror #18
 80026d8:	0000e100 	andeq	lr, r0, r0, lsl #2
 80026dc:	0001c200 	andeq	ip, r1, r0, lsl #4
 80026e0:	000f4240 	andeq	r4, pc, r0, asr #4
 80026e4:	001e8480 	andseq	r8, lr, r0, lsl #9
 80026e8:	002dc6c0 	eoreq	ip, sp, r0, asr #13
 80026ec:	003d0900 	eorseq	r0, sp, r0, lsl #18
 80026f0:	0044aa20 	subeq	sl, r4, r0, lsr #20
 80026f4:	00a037a0 	adceq	r3, r0, r0, lsr #15

080026f8 <Virtual_Com_Port_StringProduct>:
 80026f8:	00430334 	subeq	r0, r3, r4, lsr r3
 80026fc:	00700075 	rsbseq	r0, r0, r5, ror r0
 8002700:	00720044 	rsbseq	r0, r2, r4, asr #32
 8002704:	006e006f 	rsbeq	r0, lr, pc, rrx
 8002708:	00200065 	eoreq	r0, r0, r5, rrx
 800270c:	00690056 	rsbeq	r0, r9, r6, asr r0
 8002710:	00740072 	rsbseq	r0, r4, r2, ror r0
 8002714:	00610075 	rsbeq	r0, r1, r5, ror r0
 8002718:	0020006c 	eoreq	r0, r0, ip, rrx
 800271c:	004f0043 	subeq	r0, pc, r3, asr #32
 8002720:	0020004d 	eoreq	r0, r0, sp, asr #32
 8002724:	006f0050 	rsbeq	r0, pc, r0, asr r0	; <UNPREDICTABLE>
 8002728:	00740072 	rsbseq	r0, r4, r2, ror r0

0800272c <Virtual_Com_Port_StringVendor>:
 800272c:	00430312 	subeq	r0, r3, r2, lsl r3
 8002730:	00700075 	rsbseq	r0, r0, r5, ror r0
 8002734:	00720044 	rsbseq	r0, r2, r4, asr #32
 8002738:	006e006f 	rsbeq	r0, lr, pc, rrx
 800273c:	03040065 	movweq	r0, #16485	; 0x4065

0800273e <Virtual_Com_Port_StringLangID>:
 800273e:	04090304 	streq	r0, [r9], #-772	; 0x304

08002742 <Virtual_Com_Port_ConfigDescriptor>:
 8002742:	00430209 	subeq	r0, r3, r9, lsl #4
 8002746:	80000102 	andhi	r0, r0, r2, lsl #2
 800274a:	00040900 	andeq	r0, r4, r0, lsl #18
 800274e:	02020100 	andeq	r0, r2, #0, 2
 8002752:	24050001 	strcs	r0, [r5], #-1
 8002756:	05011000 	streq	r1, [r1, #-0]
 800275a:	01000124 	tsteq	r0, r4, lsr #2
 800275e:	02022404 	andeq	r2, r2, #4, 8	; 0x4000000
 8002762:	00062405 	andeq	r2, r6, r5, lsl #8
 8002766:	82050701 	andhi	r0, r5, #262144	; 0x40000
 800276a:	ff000803 			; <UNDEFINED> instruction: 0xff000803
 800276e:	00010409 	andeq	r0, r1, r9, lsl #8
 8002772:	00000a02 	andeq	r0, r0, r2, lsl #20
 8002776:	03050700 	movweq	r0, #22272	; 0x5700
 800277a:	00004002 	andeq	r4, r0, r2
 800277e:	02810507 	addeq	r0, r1, #29360128	; 0x1c00000
 8002782:	12000040 	andne	r0, r0, #64	; 0x40

08002785 <Virtual_Com_Port_DeviceDescriptor>:
 8002785:	02000112 	andeq	r0, r0, #-2147483644	; 0x80000004
 8002789:	40000002 	andmi	r0, r0, r2
 800278d:	ff48fff1 			; <UNDEFINED> instruction: 0xff48fff1
 8002791:	02010200 	andeq	r0, r1, #0, 4
 8002795:	00000100 	andeq	r0, r0, r0, lsl #2

08002797 <APBAHBPrescTable>:
 8002797:	00000000 	andeq	r0, r0, r0
 800279b:	04030201 	streq	r0, [r3], #-513	; 0x201
 800279f:	04030201 	streq	r0, [r3], #-513	; 0x201
 80027a3:	09080706 	stmdbeq	r8, {r1, r2, r8, r9, sl}

080027a7 <ADCPrescTable>:
 80027a7:	08060402 	stmdaeq	r6, {r1, sl}
 80027ab:	4c265441 	cfstrsmi	mvf5, [r6], #-260	; 0xfffffefc
 80027af:	65520044 	ldrbvs	r0, [r2, #-68]	; 0x44
 80027b3:	2e796461 	cdpcs	4, 7, cr6, cr9, cr1, {3}
 80027b7:	53000a2e 	movwpl	r0, #2606	; 0xa2e
 80027bb:	65636375 	strbvs	r6, [r3, #-885]!	; 0x375
 80027bf:	2e2e7373 	mcrcs	3, 1, r7, cr14, cr3, {3}
 80027c3:	6146000a 	cmpvs	r6, sl
 80027c7:	2e2e6c69 	cdpcs	12, 2, cr6, cr14, cr9, {3}
 80027cb:	5441000a 	strbpl	r0, [r1], #-10
 80027cf:	004f4726 	subeq	r4, pc, r6, lsr #14
 80027d3:	52265441 	eorpl	r5, r6, #1090519040	; 0x41000000
 80027d7:	41005453 	tstmi	r0, r3, asr r4
 80027db:	4f542654 	svcmi	0x00542654
 80027df:	54005353 	strpl	r5, [r0], #-851	; 0x353
 80027e3:	2053534f 	subscs	r5, r3, pc, asr #6
 80027e7:	45444f4d 	strbmi	r4, [r4, #-3917]	; 0xf4d
 80027eb:	0d4b4f20 	stcleq	15, cr4, [fp, #-128]	; 0xffffff80
 80027ef:	4100200a 	tstmi	r0, sl
 80027f3:	414e2654 	cmpmi	lr, r4, asr r6
 80027f7:	4300454d 	movwmi	r4, #1357	; 0x54d
 80027fb:	30392d4d 	eorscc	r2, r9, sp, asr #26
 80027ff:	4e000a34 	mcrmi	10, 0, r0, cr0, cr4, {1}
 8002803:	4449206f 	strbmi	r2, [r9], #-111	; 0x6f
 8002807:	6f432045 	svcvs	0x00432045
 800280b:	6e616d6d 	cdpvs	13, 6, cr6, cr1, cr13, {3}
 800280f:	0a0d2164 	beq	834ada7 <_etext+0x348507>
 8002813:	0a4b4f00 	beq	92d641b <_etext+0x12d3b7b>
 8002817:	6f6f4200 	svcvs	0x006f4200
 800281b:	74532074 	ldrbvc	r2, [r3], #-116	; 0x74
 800281f:	2e747261 	cdpcs	2, 7, cr7, cr4, cr1, {3}
 8002823:	3156202e 	cmpcc	r6, lr, lsr #32
 8002827:	30303135 	eorscc	r3, r0, r5, lsr r1
 800282b:	000a0d31 	andeq	r0, sl, r1, lsr sp
 800282f:	65746544 	ldrbvs	r6, [r4, #-1348]!	; 0x544
 8002833:	50207463 	eorpl	r7, r0, r3, ror #8
 8002837:	0d216e69 	stceq	14, cr6, [r1, #-420]!	; 0xfffffe5c
 800283b:	7453000a 	ldrbvc	r0, [r3], #-10
 800283f:	20747261 	rsbscs	r7, r4, r1, ror #4
 8002843:	69726573 	ldmdbvs	r2!, {r0, r1, r4, r5, r6, r8, sl, sp, lr}^
 8002847:	6d206c61 	stcvs	12, cr6, [r0, #-388]!	; 0xfffffe7c
 800284b:	74696e6f 	strbtvc	r6, [r9], #-3695	; 0xe6f
 800284f:	0a0d726f 	beq	835f213 <_etext+0x35c973>
 8002853:	200a0d00 	andcs	r0, sl, r0, lsl #26
 8002857:	203a6f47 	eorscs	r6, sl, r7, asr #30
 800285b:	0d007830 	stceq	8, cr7, [r0, #-192]	; 0xffffff40
 800285f:	6f44200a 	svcvs	0x0044200a
 8002863:	6f6c6e77 	svcvs	0x006c6e77
 8002867:	46206461 	strtmi	r6, [r0], -r1, ror #8
 800286b:	656c6961 	strbvs	r6, [ip, #-2401]!	; 0x961
 800286f:	0d002164 	stfeqs	f2, [r0, #-400]	; 0xfffffe70
 8002873:	6f44200a 	svcvs	0x0044200a
 8002877:	6f6c6e77 	svcvs	0x006c6e77
 800287b:	4f206461 	svcmi	0x00206461
 800287f:	66726576 			; <UNDEFINED> instruction: 0x66726576
 8002883:	21776f6c 	cmncs	r7, ip, ror #30
 8002887:	200a0d00 	andcs	r0, sl, r0, lsl #26
 800288b:	73616c66 	cmnvc	r1, #26112	; 0x6600
 800288f:	72772068 	rsbsvc	r2, r7, #104	; 0x68
 8002893:	6e697469 	cdpvs	4, 6, cr7, cr9, cr9, {3}
 8002897:	72652067 	rsbvc	r2, r5, #103	; 0x67
 800289b:	21726f72 	cmncs	r2, r2, ror pc
	...

Disassembly of section .data:

20000000 <_sdata>:
20000000:	53031a01 	movwpl	r1, #14849	; 0x3a01

20000001 <Virtual_Com_Port_StringSerial>:
20000001:	0053031a 	subseq	r0, r3, sl, lsl r3
20000005:	004d0054 	subeq	r0, sp, r4, asr r0
20000009:	00320033 	eorseq	r0, r2, r3, lsr r0
2000000d:	00300031 	eorseq	r0, r0, r1, lsr r0
	...

2000001c <pEpInt_OUT>:
2000001c:	0800227d 	stmdaeq	r0, {r0, r2, r3, r4, r5, r6, r9, sp}
20000020:	0800227d 	stmdaeq	r0, {r0, r2, r3, r4, r5, r6, r9, sp}
20000024:	08000d85 	stmdaeq	r0, {r0, r2, r7, r8, sl, fp}
20000028:	0800227d 	stmdaeq	r0, {r0, r2, r3, r4, r5, r6, r9, sp}
2000002c:	0800227d 	stmdaeq	r0, {r0, r2, r3, r4, r5, r6, r9, sp}
20000030:	0800227d 	stmdaeq	r0, {r0, r2, r3, r4, r5, r6, r9, sp}
20000034:	0800227d 	stmdaeq	r0, {r0, r2, r3, r4, r5, r6, r9, sp}

20000038 <pEpInt_IN>:
20000038:	08000c75 	stmdaeq	r0, {r0, r2, r4, r5, r6, sl, fp}
2000003c:	0800227d 	stmdaeq	r0, {r0, r2, r3, r4, r5, r6, r9, sp}
20000040:	0800227d 	stmdaeq	r0, {r0, r2, r3, r4, r5, r6, r9, sp}
20000044:	0800227d 	stmdaeq	r0, {r0, r2, r3, r4, r5, r6, r9, sp}
20000048:	0800227d 	stmdaeq	r0, {r0, r2, r3, r4, r5, r6, r9, sp}
2000004c:	0800227d 	stmdaeq	r0, {r0, r2, r3, r4, r5, r6, r9, sp}
20000050:	0800227d 	stmdaeq	r0, {r0, r2, r3, r4, r5, r6, r9, sp}

20000054 <linecoding>:
20000054:	0001c200 	andeq	ip, r1, r0, lsl #4
20000058:	00080000 	andeq	r0, r8, r0

2000005c <Device_Property>:
2000005c:	08000f5d 	stmdaeq	r0, {r0, r2, r3, r4, r6, r8, r9, sl, fp}
20000060:	08000f81 	stmdaeq	r0, {r0, r7, r8, r9, sl, fp}
20000064:	08000e71 	stmdaeq	r0, {r0, r4, r5, r6, r9, sl, fp}
20000068:	08000e85 	stmdaeq	r0, {r0, r2, r7, r9, sl, fp}
2000006c:	08000e89 	stmdaeq	r0, {r0, r3, r7, r9, sl, fp}
20000070:	08000ee5 	stmdaeq	r0, {r0, r2, r5, r6, r7, r9, sl, fp}
20000074:	08000f09 	stmdaeq	r0, {r0, r3, r8, r9, sl, fp}
20000078:	08001061 	stmdaeq	r0, {r0, r5, r6, ip}
2000007c:	0800106d 	stmdaeq	r0, {r0, r2, r3, r5, r6, ip}
20000080:	08001079 	stmdaeq	r0, {r0, r3, r4, r5, r6, ip}
20000084:	00000000 	andeq	r0, r0, r0
20000088:	00000040 	andeq	r0, r0, r0, asr #32

2000008c <Device_Descriptor>:
2000008c:	08002785 	stmdaeq	r0, {r0, r2, r7, r8, r9, sl, sp}
20000090:	00000012 	andeq	r0, r0, r2, lsl r0

20000094 <Config_Descriptor>:
20000094:	08002742 	stmdaeq	r0, {r1, r6, r8, r9, sl, sp}
20000098:	00000043 	andeq	r0, r0, r3, asr #32

2000009c <String_Descriptor>:
2000009c:	0800273e 	stmdaeq	r0, {r1, r2, r3, r4, r5, r8, r9, sl, sp}
200000a0:	00000004 	andeq	r0, r0, r4
200000a4:	0800272c 	stmdaeq	r0, {r2, r3, r5, r8, r9, sl, sp}
200000a8:	00000012 	andeq	r0, r0, r2, lsl r0
200000ac:	080026f8 	stmdaeq	r0, {r3, r4, r5, r6, r7, r9, sl, sp}
200000b0:	00000034 	andeq	r0, r0, r4, lsr r0
200000b4:	20000001 	andcs	r0, r0, r1
200000b8:	0000001a 	andeq	r0, r0, sl, lsl r0

200000bc <User_Standard_Requests>:
200000bc:	0800227d 	stmdaeq	r0, {r0, r2, r3, r4, r5, r6, r9, sp}
200000c0:	08000e4d 	stmdaeq	r0, {r0, r2, r3, r6, r9, sl, fp}
200000c4:	0800227d 	stmdaeq	r0, {r0, r2, r3, r4, r5, r6, r9, sp}
200000c8:	0800227d 	stmdaeq	r0, {r0, r2, r3, r4, r5, r6, r9, sp}
200000cc:	0800227d 	stmdaeq	r0, {r0, r2, r3, r4, r5, r6, r9, sp}
200000d0:	0800227d 	stmdaeq	r0, {r0, r2, r3, r4, r5, r6, r9, sp}
200000d4:	0800227d 	stmdaeq	r0, {r0, r2, r3, r4, r5, r6, r9, sp}
200000d8:	0800227d 	stmdaeq	r0, {r0, r2, r3, r4, r5, r6, r9, sp}
200000dc:	08000e65 	stmdaeq	r0, {r0, r2, r5, r6, r9, sl, fp}

200000e0 <Device_Table>:
200000e0:	00000104 	andeq	r0, r0, r4, lsl #2

Disassembly of section .bss:

200000e4 <_sbss>:
200000e4:	00000000 	andeq	r0, r0, r0

200000e8 <gu32TimingCounter1ms_Txd>:
200000e8:	00000000 	andeq	r0, r0, r0

200000ec <gbCount>:
200000ec:	00000000 	andeq	r0, r0, r0

200000f0 <gwAddressPointer>:
200000f0:	00000000 	andeq	r0, r0, r0

200000f4 <gwEndAddressPointer>:
200000f4:	00000000 	andeq	r0, r0, r0

200000f8 <gwCalculatedCheckSum>:
200000f8:	00000000 	andeq	r0, r0, r0

200000fc <gwRxTotalCount>:
200000fc:	00000000 	andeq	r0, r0, r0

20000100 <gbFlashDownloadStart>:
20000100:	00000000 	andeq	r0, r0, r0

20000104 <gwReceivedCheckSumFromHost>:
20000104:	00000000 	andeq	r0, r0, r0

20000108 <gwWriteProtectedPages>:
20000108:	00000000 	andeq	r0, r0, r0

2000010c <sr.5719>:
2000010c:	00000000 	andeq	r0, r0, r0

20000110 <FinishToSend>:
	...

20000112 <USB_Rx_Cnt>:
	...

20000114 <FrameCount.5906>:
20000114:	00000000 	andeq	r0, r0, r0

20000118 <bIntPackSOF>:
20000118:	00000000 	andeq	r0, r0, r0

2000011c <Request>:
2000011c:	00000000 	andeq	r0, r0, r0

20000120 <comstatetemp>:
20000120:	00000000 	andeq	r0, r0, r0

20000124 <bDeviceState>:
20000124:	00000000 	andeq	r0, r0, r0

20000128 <USB_Tx_State>:
20000128:	00000000 	andeq	r0, r0, r0

2000012c <USART_Rx_length>:
2000012c:	00000000 	andeq	r0, r0, r0

20000130 <Data_Mul_MaxPacketSize>:
20000130:	00000000 	andeq	r0, r0, r0

20000134 <HSEStartUpStatus>:
	...

20000135 <gbDXLReadPointer>:
20000135:	00000000 	andeq	r0, r0, r0

20000138 <TimingDelay>:
20000138:	00000000 	andeq	r0, r0, r0

2000013c <gwUSARTWritePtr>:
	...

2000013e <gbpRxBuffer>:
	...

20000190 <gwUSARTReadPtr>:
20000190:	00000000 	andeq	r0, r0, r0

20000194 <USART_InitStructure>:
	...

200001a4 <gwpUSARTBuffer>:
	...

200005a4 <gbpDXLDataBuffer>:
	...

200006a4 <gbDXLWritePointer>:
	...

200006a5 <USB_Rx_Buffer>:
	...

200006e6 <wIstr>:
	...

200006e8 <SaveState>:
200006e8:	00000000 	andeq	r0, r0, r0

200006ec <pProperty>:
200006ec:	00000000 	andeq	r0, r0, r0

200006f0 <EPindex>:
200006f0:	00000000 	andeq	r0, r0, r0

200006f4 <Device_Info>:
	...

20000710 <pUser_Standard_Requests>:
20000710:	00000000 	andeq	r0, r0, r0

20000714 <pInformation>:
20000714:	00000000 	andeq	r0, r0, r0

20000718 <wInterrupt_Mask>:
	...

2000071a <StatusInfo>:
	...

2000071c <SaveRState>:
	...

2000071e <SaveTState>:
	...

Disassembly of section ._usrstack:

20000720 <_susrstack>:
	...

Disassembly of section .comment:

00000000 <.comment>:
* Input          : None.
* Output         : None.
* Return         : None.
*******************************************************************************/
void CTR_HP(void)
{
   0:	3a434347 	bcc	10d0d24 <__Stack_Size+0x10d0924>
  u32 wEPVal = 0;

  while (((wIstr = _GetISTR()) & ISTR_CTR) != 0)
   4:	4e472820 	cdpmi	8, 4, cr2, cr7, cr0, {1}
   8:	6f542055 	svcvs	0x00542055
   c:	20736c6f 	rsbscs	r6, r3, pc, ror #24
  {
    _SetISTR((u16)CLR_CTR); /* clear CTR flag */
  10:	20726f66 	rsbscs	r6, r2, r6, ror #30
  14:	204d5241 	subcs	r5, sp, r1, asr #4
    /* extract highest priority endpoint number */
    EPindex = (u8)(wIstr & ISTR_EP_ID);
  18:	65626d45 	strbvs	r6, [r2, #-3397]!	; 0xd45
  1c:	64656464 	strbtvs	r6, [r5], #-1124	; 0x464
    /* process related endpoint register */
    wEPVal = _GetENDPOINT(EPindex);
  20:	6f725020 	svcvs	0x00725020
  24:	73736563 	cmnvc	r3, #415236096	; 0x18c00000
  28:	2973726f 	ldmdbcs	r3!, {r0, r1, r2, r3, r5, r6, r9, ip, sp, lr}^
    if ((wEPVal & EP_CTR_RX) != 0)
  2c:	392e3420 	stmdbcc	lr!, {r5, sl, ip, sp}
    {
      /* clear int flag */
      _ClearEP_CTR_RX(EPindex);
  30:	3220332e 	eorcc	r3, r0, #-1207959552	; 0xb8000000
  34:	30353130 	eorscc	r3, r5, r0, lsr r1
  38:	20393235 	eorscs	r3, r9, r5, lsr r2

      /* call OUT service function */
      (*pEpInt_OUT[EPindex-1])();
  3c:	6c657228 	sfmvs	f7, 2, [r5], #-160	; 0xffffff60

    } /* if((wEPVal & EP_CTR_RX) */
    else if ((wEPVal & EP_CTR_TX) != 0)
  40:	65736165 	ldrbvs	r6, [r3, #-357]!	; 0x165
    {
      /* clear int flag */
      _ClearEP_CTR_TX(EPindex);
  44:	415b2029 	cmpmi	fp, r9, lsr #32
  48:	652f4d52 	strvs	r4, [pc, #-3410]!	; fffff2fe <SCS_BASE+0x1fff12fe>
  4c:	6465626d 	strbtvs	r6, [r5], #-621	; 0x26d

      /* call IN service function */
      (*pEpInt_IN[EPindex-1])();
  50:	2d646564 	cfstr64cs	mvdx6, [r4, #-400]!	; 0xfffffe70
  54:	2d395f34 	ldccs	15, cr5, [r9, #-208]!	; 0xffffff30
  58:	6e617262 	cdpvs	2, 6, cr7, cr1, cr2, {3}


    } /* if((wEPVal & EP_CTR_TX) != 0) */

  }/* while(...) */
}
  5c:	72206863 	eorvc	r6, r0, #6488064	; 0x630000
  60:	73697665 	cmnvc	r9, #105906176	; 0x6500000
  64:	206e6f69 	rsbcs	r6, lr, r9, ror #30
  68:	32343232 	eorscc	r3, r4, #536870915	; 0x20000003
  6c:	005d3838 	subseq	r3, sp, r8, lsr r8

Disassembly of section .ARM.attributes:

00000000 <.ARM.attributes>:
* Input          : None.
* Output         : None.
* Return         : None.
*******************************************************************************/
void CTR_HP(void)
{
   0:	00003041 	andeq	r3, r0, r1, asr #32
  u32 wEPVal = 0;

  while (((wIstr = _GetISTR()) & ISTR_CTR) != 0)
   4:	61656100 	cmnvs	r5, r0, lsl #2
   8:	01006962 	tsteq	r0, r2, ror #18
   c:	00000026 	andeq	r0, r0, r6, lsr #32
  {
    _SetISTR((u16)CLR_CTR); /* clear CTR flag */
  10:	726f4305 	rsbvc	r4, pc, #335544320	; 0x14000000
  14:	2d786574 	cfldr64cs	mvdx6, [r8, #-464]!	; 0xfffffe30
    /* extract highest priority endpoint number */
    EPindex = (u8)(wIstr & ISTR_EP_ID);
  18:	0600334d 	streq	r3, [r0], -sp, asr #6
  1c:	084d070a 	stmdaeq	sp, {r1, r3, r8, r9, sl}^
    /* process related endpoint register */
    wEPVal = _GetENDPOINT(EPindex);
  20:	12020901 	andne	r0, r2, #16384	; 0x4000
  24:	15011404 	strne	r1, [r1, #-1028]	; 0x404
  28:	18031701 	stmdane	r3, {r0, r8, r9, sl, ip}
    if ((wEPVal & EP_CTR_RX) != 0)
  2c:	22011a01 	andcs	r1, r1, #4096	; 0x1000
    {
      /* clear int flag */
      _ClearEP_CTR_RX(EPindex);
  30:	Address 0x0000000000000030 is out of bounds.


Disassembly of section .debug_aranges:

00000000 <.debug_aranges>:
* Input          : None.
* Output         : None.
* Return         : None.
*******************************************************************************/
void CTR_HP(void)
{
   0:	000000ec 	andeq	r0, r0, ip, ror #1
  u32 wEPVal = 0;

  while (((wIstr = _GetISTR()) & ISTR_CTR) != 0)
   4:	00000002 	andeq	r0, r0, r2
   8:	00040000 	andeq	r0, r4, r0
   c:	00000000 	andeq	r0, r0, r0
  {
    _SetISTR((u16)CLR_CTR); /* clear CTR flag */
  10:	080001a4 	stmdaeq	r0, {r2, r5, r7, r8}
  14:	0000000c 	andeq	r0, r0, ip
    /* extract highest priority endpoint number */
    EPindex = (u8)(wIstr & ISTR_EP_ID);
  18:	080001b0 	stmdaeq	r0, {r4, r5, r7, r8}
  1c:	00000014 	andeq	r0, r0, r4, lsl r0
    /* process related endpoint register */
    wEPVal = _GetENDPOINT(EPindex);
  20:	080001c4 	stmdaeq	r0, {r2, r6, r7, r8}
  24:	00000014 	andeq	r0, r0, r4, lsl r0
  28:	080001d8 	stmdaeq	r0, {r3, r4, r6, r7, r8}
    if ((wEPVal & EP_CTR_RX) != 0)
  2c:	0000004e 	andeq	r0, r0, lr, asr #32
    {
      /* clear int flag */
      _ClearEP_CTR_RX(EPindex);
  30:	00000000 	andeq	r0, r0, r0
  34:	00000014 	andeq	r0, r0, r4, lsl r0
  38:	00000000 	andeq	r0, r0, r0

      /* call OUT service function */
      (*pEpInt_OUT[EPindex-1])();
  3c:	00000030 	andeq	r0, r0, r0, lsr r0

    } /* if((wEPVal & EP_CTR_RX) */
    else if ((wEPVal & EP_CTR_TX) != 0)
  40:	08000228 	stmdaeq	r0, {r3, r5, r9}
    {
      /* clear int flag */
      _ClearEP_CTR_TX(EPindex);
  44:	00000028 	andeq	r0, r0, r8, lsr #32
  48:	00000000 	andeq	r0, r0, r0
  4c:	0000004a 	andeq	r0, r0, sl, asr #32

      /* call IN service function */
      (*pEpInt_IN[EPindex-1])();
  50:	08000250 	stmdaeq	r0, {r4, r6, r9}
  54:	00000012 	andeq	r0, r0, r2, lsl r0
  58:	08000262 	stmdaeq	r0, {r1, r5, r6, r9}


    } /* if((wEPVal & EP_CTR_TX) != 0) */

  }/* while(...) */
}
  5c:	00000034 	andeq	r0, r0, r4, lsr r0
  60:	08000296 	stmdaeq	r0, {r1, r2, r4, r7, r9}
  64:	00000014 	andeq	r0, r0, r4, lsl r0
  68:	080002aa 	stmdaeq	r0, {r1, r3, r5, r7, r9}
  6c:	00000014 	andeq	r0, r0, r4, lsl r0
* Output         : None.
* Return         : None.
*******************************************************************************/
void SetEPDblBuffCount(u8 bEpNum, u8 bDir, u16 wCount)
{
  _SetEPDblBuffCount(bEpNum, bDir, wCount);
  70:	00000000 	andeq	r0, r0, r0
  74:	0000004a 	andeq	r0, r0, sl, asr #32
  78:	080002be 	stmdaeq	r0, {r1, r2, r3, r4, r5, r7, r9}
  7c:	00000012 	andeq	r0, r0, r2, lsl r0
  80:	00000000 	andeq	r0, r0, r0
  84:	00000034 	andeq	r0, r0, r4, lsr r0
  88:	00000000 	andeq	r0, r0, r0
  8c:	00000014 	andeq	r0, r0, r4, lsl r0
  90:	00000000 	andeq	r0, r0, r0
  94:	00000014 	andeq	r0, r0, r4, lsl r0
  98:	00000000 	andeq	r0, r0, r0
  9c:	00000020 	andeq	r0, r0, r0, lsr #32
  a0:	080002d0 	stmdaeq	r0, {r4, r6, r7, r9}
  a4:	0000002c 	andeq	r0, r0, ip, lsr #32
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM7, ENABLE);
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM7, DISABLE);
      break;
      
    case TIM8_BASE:
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_TIM8, ENABLE);
  a8:	080002fc 	stmdaeq	r0, {r2, r3, r4, r5, r6, r7, r9}
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_TIM8, DISABLE);  
  ac:	0000002e 	andeq	r0, r0, lr, lsr #32
  b0:	0800032a 	stmdaeq	r0, {r1, r3, r5, r8, r9}
      break; 
      
    default:
      break;
  }
}
  b4:	00000024 	andeq	r0, r0, r4, lsr #32
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM7, DISABLE);
      break;
      
    case TIM8_BASE:
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_TIM8, ENABLE);
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_TIM8, DISABLE);  
  b8:	08000350 	stmdaeq	r0, {r4, r6, r8, r9}
  bc:	000000b8 	strheq	r0, [r0], -r8
  c0:	08000408 	stmdaeq	r0, {r3, sl}
  c4:	000003fc 	strdeq	r0, [r0], -ip
  c8:	08000804 	stmdaeq	r0, {r2, fp}
  cc:	0000008c 	andeq	r0, r0, ip, lsl #1
  d0:	08000890 	stmdaeq	r0, {r4, r7, fp}
  d4:	00000108 	andeq	r0, r0, r8, lsl #2
  d8:	08000998 	stmdaeq	r0, {r3, r4, r7, r8, fp}
  dc:	0000007c 	andeq	r0, r0, ip, ror r0
  e0:	08000a14 	stmdaeq	r0, {r2, r4, r9, fp}
  e4:	00000150 	andeq	r0, r0, r0, asr r1
	...
  f0:	0000023c 	andeq	r0, r0, ip, lsr r2
  f4:	1de50002 	stclne	0, cr0, [r5, #8]!
  f8:	00040000 	andeq	r0, r4, r0
  fc:	00000000 	andeq	r0, r0, r0
 100:	08000b64 	stmdaeq	r0, {r2, r5, r6, r8, r9, fp}
 104:	00000002 	andeq	r0, r0, r2
 108:	08000b66 	stmdaeq	r0, {r1, r2, r5, r6, r8, r9, fp}
 10c:	00000002 	andeq	r0, r0, r2
 110:	08000b68 	stmdaeq	r0, {r3, r5, r6, r8, r9, fp}
 114:	00000002 	andeq	r0, r0, r2
 118:	08000b6a 	stmdaeq	r0, {r1, r3, r5, r6, r8, r9, fp}
 11c:	00000002 	andeq	r0, r0, r2
 120:	08000b6c 	stmdaeq	r0, {r2, r3, r5, r6, r8, r9, fp}
 124:	00000002 	andeq	r0, r0, r2
 128:	08000b6e 	stmdaeq	r0, {r1, r2, r3, r5, r6, r8, r9, fp}
 12c:	00000002 	andeq	r0, r0, r2
 130:	08000b70 	stmdaeq	r0, {r4, r5, r6, r8, r9, fp}
 134:	00000002 	andeq	r0, r0, r2
 138:	08000b72 	stmdaeq	r0, {r1, r4, r5, r6, r8, r9, fp}
 13c:	00000002 	andeq	r0, r0, r2
 140:	08000b74 	stmdaeq	r0, {r2, r4, r5, r6, r8, r9, fp}
 144:	00000014 	andeq	r0, r0, r4, lsl r0
 148:	08000b88 	stmdaeq	r0, {r3, r7, r8, r9, fp}
 14c:	00000002 	andeq	r0, r0, r2
 150:	08000b8a 	stmdaeq	r0, {r1, r3, r7, r8, r9, fp}
 154:	00000002 	andeq	r0, r0, r2
 158:	08000b8c 	stmdaeq	r0, {r2, r3, r7, r8, r9, fp}
 15c:	00000002 	andeq	r0, r0, r2
 160:	08000b8e 	stmdaeq	r0, {r1, r2, r3, r7, r8, r9, fp}
 164:	00000002 	andeq	r0, r0, r2
 168:	08000b90 	stmdaeq	r0, {r4, r7, r8, r9, fp}
 16c:	00000002 	andeq	r0, r0, r2
 170:	08000b92 	stmdaeq	r0, {r1, r4, r7, r8, r9, fp}
 174:	00000002 	andeq	r0, r0, r2
 178:	08000b94 	stmdaeq	r0, {r2, r4, r7, r8, r9, fp}
 17c:	00000002 	andeq	r0, r0, r2
 180:	08000b96 	stmdaeq	r0, {r1, r2, r4, r7, r8, r9, fp}
 184:	00000002 	andeq	r0, r0, r2
 188:	08000b98 	stmdaeq	r0, {r3, r4, r7, r8, r9, fp}
 18c:	00000002 	andeq	r0, r0, r2
 190:	08000b9a 	stmdaeq	r0, {r1, r3, r4, r7, r8, r9, fp}
 194:	00000002 	andeq	r0, r0, r2
 198:	08000b9c 	stmdaeq	r0, {r2, r3, r4, r7, r8, r9, fp}
 19c:	00000002 	andeq	r0, r0, r2
 1a0:	00000000 	andeq	r0, r0, r0
 1a4:	00000002 	andeq	r0, r0, r2
 1a8:	00000000 	andeq	r0, r0, r0
 1ac:	00000002 	andeq	r0, r0, r2
 1b0:	00000000 	andeq	r0, r0, r0
 1b4:	00000002 	andeq	r0, r0, r2
 1b8:	00000000 	andeq	r0, r0, r0
 1bc:	00000002 	andeq	r0, r0, r2
 1c0:	00000000 	andeq	r0, r0, r0
 1c4:	00000002 	andeq	r0, r0, r2
 1c8:	00000000 	andeq	r0, r0, r0
 1cc:	00000002 	andeq	r0, r0, r2
 1d0:	00000000 	andeq	r0, r0, r0
 1d4:	00000002 	andeq	r0, r0, r2
 1d8:	08000b9e 	stmdaeq	r0, {r1, r2, r3, r4, r7, r8, r9, fp}
 1dc:	00000002 	andeq	r0, r0, r2
 1e0:	08000ba0 	stmdaeq	r0, {r5, r7, r8, r9, fp}
 1e4:	00000002 	andeq	r0, r0, r2
 1e8:	08000ba2 	stmdaeq	r0, {r1, r5, r7, r8, r9, fp}
 1ec:	00000004 	andeq	r0, r0, r4
 1f0:	08000ba6 	stmdaeq	r0, {r1, r2, r5, r7, r8, r9, fp}
 1f4:	00000002 	andeq	r0, r0, r2
 1f8:	08000ba8 	stmdaeq	r0, {r3, r5, r7, r8, r9, fp}
 1fc:	00000002 	andeq	r0, r0, r2
 200:	08000baa 	stmdaeq	r0, {r1, r3, r5, r7, r8, r9, fp}
 204:	00000002 	andeq	r0, r0, r2
 208:	08000bac 	stmdaeq	r0, {r2, r3, r5, r7, r8, r9, fp}
 20c:	00000002 	andeq	r0, r0, r2
 210:	08000bae 	stmdaeq	r0, {r1, r2, r3, r5, r7, r8, r9, fp}
 214:	00000002 	andeq	r0, r0, r2
 218:	08000bb0 	stmdaeq	r0, {r4, r5, r7, r8, r9, fp}
 21c:	00000002 	andeq	r0, r0, r2
 220:	08000bb2 	stmdaeq	r0, {r1, r4, r5, r7, r8, r9, fp}
 224:	00000002 	andeq	r0, r0, r2
 228:	08000bb4 	stmdaeq	r0, {r2, r4, r5, r7, r8, r9, fp}
 22c:	00000014 	andeq	r0, r0, r4, lsl r0
 230:	08000bc8 	stmdaeq	r0, {r3, r6, r7, r8, r9, fp}
 234:	00000002 	andeq	r0, r0, r2
 238:	08000bca 	stmdaeq	r0, {r1, r3, r6, r7, r8, r9, fp}
 23c:	00000002 	andeq	r0, r0, r2
 240:	08000bcc 	stmdaeq	r0, {r2, r3, r6, r7, r8, r9, fp}
 244:	00000002 	andeq	r0, r0, r2
 248:	08000bce 	stmdaeq	r0, {r1, r2, r3, r6, r7, r8, r9, fp}
 24c:	00000002 	andeq	r0, r0, r2
 250:	08000bd0 	stmdaeq	r0, {r4, r6, r7, r8, r9, fp}
 254:	00000002 	andeq	r0, r0, r2
 258:	08000bd2 	stmdaeq	r0, {r1, r4, r6, r7, r8, r9, fp}
 25c:	00000002 	andeq	r0, r0, r2
 260:	08000bd4 	stmdaeq	r0, {r2, r4, r6, r7, r8, r9, fp}
 264:	00000002 	andeq	r0, r0, r2
 268:	08000bd6 	stmdaeq	r0, {r1, r2, r4, r6, r7, r8, r9, fp}
 26c:	00000002 	andeq	r0, r0, r2
 270:	08000bd8 	stmdaeq	r0, {r3, r4, r6, r7, r8, r9, fp}
 274:	00000034 	andeq	r0, r0, r4, lsr r0
 278:	08000c0c 	stmdaeq	r0, {r2, r3, sl, fp}
 27c:	0000003c 	andeq	r0, r0, ip, lsr r0
 280:	08000c48 	stmdaeq	r0, {r3, r6, sl, fp}
 284:	00000002 	andeq	r0, r0, r2
 288:	08000c4a 	stmdaeq	r0, {r1, r3, r6, sl, fp}
 28c:	00000002 	andeq	r0, r0, r2
 290:	08000c4c 	stmdaeq	r0, {r2, r3, r6, sl, fp}
 294:	00000002 	andeq	r0, r0, r2
 298:	08000c4e 	stmdaeq	r0, {r1, r2, r3, r6, sl, fp}
 29c:	00000002 	andeq	r0, r0, r2
 2a0:	08000c50 	stmdaeq	r0, {r4, r6, sl, fp}
 2a4:	00000002 	andeq	r0, r0, r2
 2a8:	08000c52 	stmdaeq	r0, {r1, r4, r6, sl, fp}
 2ac:	00000002 	andeq	r0, r0, r2
 2b0:	08000c54 	stmdaeq	r0, {r2, r4, r6, sl, fp}
 2b4:	00000002 	andeq	r0, r0, r2
 2b8:	08000c56 	stmdaeq	r0, {r1, r2, r4, r6, sl, fp}
 2bc:	00000002 	andeq	r0, r0, r2
 2c0:	08000c58 	stmdaeq	r0, {r3, r4, r6, sl, fp}
 2c4:	00000002 	andeq	r0, r0, r2
 2c8:	08000c5a 	stmdaeq	r0, {r1, r3, r4, r6, sl, fp}
 2cc:	00000002 	andeq	r0, r0, r2
 2d0:	08000c5c 	stmdaeq	r0, {r2, r3, r4, r6, sl, fp}
 2d4:	00000002 	andeq	r0, r0, r2
 2d8:	08000c5e 	stmdaeq	r0, {r1, r2, r3, r4, r6, sl, fp}
 2dc:	00000002 	andeq	r0, r0, r2
 2e0:	08000c60 	stmdaeq	r0, {r5, r6, sl, fp}
 2e4:	00000002 	andeq	r0, r0, r2
 2e8:	08000c62 	stmdaeq	r0, {r1, r5, r6, sl, fp}
 2ec:	00000002 	andeq	r0, r0, r2
 2f0:	08000c64 	stmdaeq	r0, {r2, r5, r6, sl, fp}
 2f4:	00000002 	andeq	r0, r0, r2
 2f8:	08000c66 	stmdaeq	r0, {r1, r2, r5, r6, sl, fp}
 2fc:	00000002 	andeq	r0, r0, r2
 300:	08000c68 	stmdaeq	r0, {r3, r5, r6, sl, fp}
 304:	00000002 	andeq	r0, r0, r2
 308:	08000c6a 	stmdaeq	r0, {r1, r3, r5, r6, sl, fp}
 30c:	00000002 	andeq	r0, r0, r2
 310:	08000c6c 	stmdaeq	r0, {r2, r3, r5, r6, sl, fp}
 314:	00000002 	andeq	r0, r0, r2
 318:	08000c6e 	stmdaeq	r0, {r1, r2, r3, r5, r6, sl, fp}
 31c:	00000002 	andeq	r0, r0, r2
 320:	08000c70 	stmdaeq	r0, {r4, r5, r6, sl, fp}
 324:	00000002 	andeq	r0, r0, r2
	...
 330:	00000014 	andeq	r0, r0, r4, lsl r0
 334:	27aa0002 	strcs	r0, [sl, r2]!
 338:	00040000 	andeq	r0, r4, r0
	...
 348:	00000034 	andeq	r0, r0, r4, lsr r0
 34c:	28d20002 	ldmcs	r2, {r1}^
 350:	00040000 	andeq	r0, r4, r0
 354:	00000000 	andeq	r0, r0, r0
 358:	08000c74 	stmdaeq	r0, {r2, r4, r5, r6, sl, fp}
 35c:	0000000c 	andeq	r0, r0, ip
 360:	08000c80 	stmdaeq	r0, {r7, sl, fp}
 364:	00000104 	andeq	r0, r0, r4, lsl #2
 368:	08000d84 	stmdaeq	r0, {r2, r7, r8, sl, fp}
 36c:	0000005c 	andeq	r0, r0, ip, asr r0
 370:	00000000 	andeq	r0, r0, r0
 374:	00000020 	andeq	r0, r0, r0, lsr #32
	...
 380:	0000001c 	andeq	r0, r0, ip, lsl r0
 384:	2c5c0002 	mrrccs	0, 0, r0, ip, cr2
 388:	00040000 	andeq	r0, r4, r0
 38c:	00000000 	andeq	r0, r0, r0
 390:	08000de0 	stmdaeq	r0, {r5, r6, r7, r8, sl, fp}
 394:	0000006c 	andeq	r0, r0, ip, rrx
	...
 3a0:	00000084 	andeq	r0, r0, r4, lsl #1
 3a4:	2e820002 	cdpcs	0, 8, cr0, cr2, cr2, {0}
 3a8:	00040000 	andeq	r0, r4, r0
 3ac:	00000000 	andeq	r0, r0, r0
 3b0:	08000e4c 	stmdaeq	r0, {r2, r3, r6, r9, sl, fp}
 3b4:	00000018 	andeq	r0, r0, r8, lsl r0
 3b8:	08000e64 	stmdaeq	r0, {r2, r5, r6, r9, sl, fp}
 3bc:	0000000c 	andeq	r0, r0, ip
 3c0:	08000e70 	stmdaeq	r0, {r4, r5, r6, r9, sl, fp}
 3c4:	00000014 	andeq	r0, r0, r4, lsl r0
 3c8:	08000e84 	stmdaeq	r0, {r2, r7, r9, sl, fp}
 3cc:	00000002 	andeq	r0, r0, r2
 3d0:	08000e88 	stmdaeq	r0, {r3, r7, r9, sl, fp}
 3d4:	0000005c 	andeq	r0, r0, ip, asr r0
 3d8:	08000ee4 	stmdaeq	r0, {r2, r5, r6, r7, r9, sl, fp}
 3dc:	00000024 	andeq	r0, r0, r4, lsr #32
 3e0:	08000f08 	stmdaeq	r0, {r3, r8, r9, sl, fp}
 3e4:	00000010 	andeq	r0, r0, r0, lsl r0
 3e8:	08000f18 	stmdaeq	r0, {r3, r4, r8, r9, sl, fp}
 3ec:	00000018 	andeq	r0, r0, r8, lsl r0
 3f0:	08000f30 	stmdaeq	r0, {r4, r5, r8, r9, sl, fp}
 3f4:	0000002c 	andeq	r0, r0, ip, lsr #32
 3f8:	08000f5c 	stmdaeq	r0, {r2, r3, r4, r6, r8, r9, sl, fp}
 3fc:	00000024 	andeq	r0, r0, r4, lsr #32
 400:	08000f80 	stmdaeq	r0, {r7, r8, r9, sl, fp}
 404:	000000e0 	andeq	r0, r0, r0, ror #1
 408:	08001060 	stmdaeq	r0, {r5, r6, ip}
 40c:	0000000c 	andeq	r0, r0, ip
 410:	0800106c 	stmdaeq	r0, {r2, r3, r5, r6, ip}
 414:	0000000c 	andeq	r0, r0, ip
 418:	08001078 	stmdaeq	r0, {r3, r4, r5, r6, ip}
 41c:	00000020 	andeq	r0, r0, r0, lsr #32
	...
 428:	00000054 	andeq	r0, r0, r4, asr r0
 42c:	39db0002 	ldmibcc	fp, {r1}^
 430:	00040000 	andeq	r0, r4, r0
 434:	00000000 	andeq	r0, r0, r0
 438:	08001098 	stmdaeq	r0, {r3, r4, r7, ip}
 43c:	00000028 	andeq	r0, r0, r8, lsr #32
 440:	080010c0 	stmdaeq	r0, {r6, r7, ip}
 444:	00000038 	andeq	r0, r0, r8, lsr r0
 448:	00000000 	andeq	r0, r0, r0
 44c:	00000004 	andeq	r0, r0, r4
 450:	080010f8 	stmdaeq	r0, {r3, r4, r5, r6, r7, ip}
 454:	0000001c 	andeq	r0, r0, ip, lsl r0
 458:	08001114 	stmdaeq	r0, {r2, r4, r8, ip}
 45c:	00000024 	andeq	r0, r0, r4, lsr #32
 460:	08001138 	stmdaeq	r0, {r3, r4, r5, r8, ip}
 464:	00000004 	andeq	r0, r0, r4
 468:	0800113c 	stmdaeq	r0, {r2, r3, r4, r5, r8, ip}
 46c:	00000034 	andeq	r0, r0, r4, lsr r0
 470:	08001170 	stmdaeq	r0, {r4, r5, r6, r8, ip}
 474:	0000002a 	andeq	r0, r0, sl, lsr #32
	...
 480:	000000cc 	andeq	r0, r0, ip, asr #1
 484:	3edf0002 	cdpcc	0, 13, cr0, cr15, cr2, {0}
 488:	00040000 	andeq	r0, r4, r0
 48c:	00000000 	andeq	r0, r0, r0
 490:	0800119c 	stmdaeq	r0, {r2, r3, r4, r7, r8, ip}
 494:	00000018 	andeq	r0, r0, r8, lsl r0
 498:	00000000 	andeq	r0, r0, r0
 49c:	00000018 	andeq	r0, r0, r8, lsl r0
 4a0:	080011b4 	stmdaeq	r0, {r2, r4, r5, r7, r8, ip}
 4a4:	00000018 	andeq	r0, r0, r8, lsl r0
 4a8:	080011cc 	stmdaeq	r0, {r2, r3, r6, r7, r8, ip}
 4ac:	00000018 	andeq	r0, r0, r8, lsl r0
 4b0:	080011e4 	stmdaeq	r0, {r2, r5, r6, r7, r8, ip}
 4b4:	00000010 	andeq	r0, r0, r0, lsl r0
 4b8:	00000000 	andeq	r0, r0, r0
 4bc:	0000000c 	andeq	r0, r0, ip
 4c0:	00000000 	andeq	r0, r0, r0
 4c4:	0000000c 	andeq	r0, r0, ip
 4c8:	00000000 	andeq	r0, r0, r0
 4cc:	00000010 	andeq	r0, r0, r0, lsl r0
 4d0:	00000000 	andeq	r0, r0, r0
 4d4:	00000010 	andeq	r0, r0, r0, lsl r0
 4d8:	00000000 	andeq	r0, r0, r0
 4dc:	00000018 	andeq	r0, r0, r8, lsl r0
 4e0:	00000000 	andeq	r0, r0, r0
 4e4:	00000020 	andeq	r0, r0, r0, lsr #32
 4e8:	080011f4 	stmdaeq	r0, {r2, r4, r5, r6, r7, r8, ip}
 4ec:	0000000c 	andeq	r0, r0, ip
 4f0:	08001200 	stmdaeq	r0, {r9, ip}
 4f4:	00000028 	andeq	r0, r0, r8, lsr #32
 4f8:	08001228 	stmdaeq	r0, {r3, r5, r9, ip}
 4fc:	00000036 	andeq	r0, r0, r6, lsr r0
 500:	08001260 	stmdaeq	r0, {r5, r6, r9, ip}
 504:	00000040 	andeq	r0, r0, r0, asr #32
 508:	00000000 	andeq	r0, r0, r0
 50c:	0000003c 	andeq	r0, r0, ip, lsr r0
 510:	00000000 	andeq	r0, r0, r0
 514:	00000070 	andeq	r0, r0, r0, ror r0
 518:	080012a0 	stmdaeq	r0, {r5, r7, r9, ip}
 51c:	00000048 	andeq	r0, r0, r8, asr #32
 520:	00000000 	andeq	r0, r0, r0
 524:	00000038 	andeq	r0, r0, r8, lsr r0
 528:	00000000 	andeq	r0, r0, r0
 52c:	00000048 	andeq	r0, r0, r8, asr #32
 530:	00000000 	andeq	r0, r0, r0
 534:	000000a0 	andeq	r0, r0, r0, lsr #1
 538:	00000000 	andeq	r0, r0, r0
 53c:	0000008c 	andeq	r0, r0, ip, lsl #1
 540:	00000000 	andeq	r0, r0, r0
 544:	00000054 	andeq	r0, r0, r4, asr r0
	...
 550:	00000044 	andeq	r0, r0, r4, asr #32
 554:	479a0002 	ldrmi	r0, [sl, r2]
 558:	00040000 	andeq	r0, r4, r0
 55c:	00000000 	andeq	r0, r0, r0
 560:	080012e8 	stmdaeq	r0, {r3, r5, r6, r7, r9, ip}
 564:	0000000c 	andeq	r0, r0, ip
 568:	080012f4 	stmdaeq	r0, {r2, r4, r5, r6, r7, r9, ip}
 56c:	0000000c 	andeq	r0, r0, ip
 570:	08001300 	stmdaeq	r0, {r8, r9, ip}
 574:	0000000c 	andeq	r0, r0, ip
 578:	00000000 	andeq	r0, r0, r0
 57c:	00000010 	andeq	r0, r0, r0, lsl r0
 580:	00000000 	andeq	r0, r0, r0
 584:	00000010 	andeq	r0, r0, r0, lsl r0
 588:	00000000 	andeq	r0, r0, r0
 58c:	00000014 	andeq	r0, r0, r4, lsl r0
	...
 598:	0000009c 	muleq	r0, ip, r0
 59c:	49470002 	stmdbmi	r7, {r1}^
 5a0:	00040000 	andeq	r0, r4, r0
	...
 5ac:	000000a4 	andeq	r0, r0, r4, lsr #1
 5b0:	00000000 	andeq	r0, r0, r0
 5b4:	00000016 	andeq	r0, r0, r6, lsl r0
 5b8:	0800130c 	stmdaeq	r0, {r2, r3, r8, r9, ip}
 5bc:	0000009c 	muleq	r0, ip, r0
 5c0:	00000000 	andeq	r0, r0, r0
 5c4:	00000010 	andeq	r0, r0, r0, lsl r0
 5c8:	080013a8 	stmdaeq	r0, {r3, r5, r7, r8, r9, ip}
 5cc:	0000000c 	andeq	r0, r0, ip
 5d0:	00000000 	andeq	r0, r0, r0
 5d4:	00000006 	andeq	r0, r0, r6
 5d8:	00000000 	andeq	r0, r0, r0
 5dc:	0000000c 	andeq	r0, r0, ip
 5e0:	00000000 	andeq	r0, r0, r0
 5e4:	00000006 	andeq	r0, r0, r6
 5e8:	080013b4 	stmdaeq	r0, {r2, r4, r5, r7, r8, r9, ip}
 5ec:	00000004 	andeq	r0, r0, r4
 5f0:	080013b8 	stmdaeq	r0, {r3, r4, r5, r7, r8, r9, ip}
 5f4:	00000004 	andeq	r0, r0, r4
 5f8:	00000000 	andeq	r0, r0, r0
 5fc:	0000000a 	andeq	r0, r0, sl
 600:	00000000 	andeq	r0, r0, r0
 604:	00000004 	andeq	r0, r0, r4
 608:	00000000 	andeq	r0, r0, r0
 60c:	00000010 	andeq	r0, r0, r0, lsl r0
 610:	00000000 	andeq	r0, r0, r0
 614:	0000001c 	andeq	r0, r0, ip, lsl r0
 618:	00000000 	andeq	r0, r0, r0
 61c:	0000000c 	andeq	r0, r0, ip
 620:	080013bc 	stmdaeq	r0, {r2, r3, r4, r5, r7, r8, r9, ip}
 624:	00000054 	andeq	r0, r0, r4, asr r0
 628:	00000000 	andeq	r0, r0, r0
 62c:	0000002a 	andeq	r0, r0, sl, lsr #32
	...
 638:	00000104 	andeq	r0, r0, r4, lsl #2
 63c:	508e0002 	addpl	r0, lr, r2
 640:	00040000 	andeq	r0, r4, r0
	...
 64c:	00000034 	andeq	r0, r0, r4, lsr r0
 650:	00000000 	andeq	r0, r0, r0
 654:	00000030 	andeq	r0, r0, r0, lsr r0
 658:	08001410 	stmdaeq	r0, {r4, sl, ip}
 65c:	00000014 	andeq	r0, r0, r4, lsl r0
 660:	08001424 	stmdaeq	r0, {r2, r5, sl, ip}
 664:	00000084 	andeq	r0, r0, r4, lsl #1
 668:	00000000 	andeq	r0, r0, r0
 66c:	0000000c 	andeq	r0, r0, ip
 670:	00000000 	andeq	r0, r0, r0
 674:	00000004 	andeq	r0, r0, r4
 678:	00000000 	andeq	r0, r0, r0
 67c:	00000004 	andeq	r0, r0, r4
 680:	00000000 	andeq	r0, r0, r0
 684:	00000004 	andeq	r0, r0, r4
 688:	00000000 	andeq	r0, r0, r0
 68c:	00000004 	andeq	r0, r0, r4
 690:	00000000 	andeq	r0, r0, r0
 694:	00000006 	andeq	r0, r0, r6
 698:	00000000 	andeq	r0, r0, r0
 69c:	00000004 	andeq	r0, r0, r4
 6a0:	00000000 	andeq	r0, r0, r0
 6a4:	00000010 	andeq	r0, r0, r0, lsl r0
 6a8:	00000000 	andeq	r0, r0, r0
 6ac:	00000020 	andeq	r0, r0, r0, lsr #32
 6b0:	00000000 	andeq	r0, r0, r0
 6b4:	0000000c 	andeq	r0, r0, ip
 6b8:	00000000 	andeq	r0, r0, r0
 6bc:	00000018 	andeq	r0, r0, r8, lsl r0
 6c0:	00000000 	andeq	r0, r0, r0
 6c4:	00000010 	andeq	r0, r0, r0, lsl r0
 6c8:	00000000 	andeq	r0, r0, r0
 6cc:	00000020 	andeq	r0, r0, r0, lsr #32
 6d0:	00000000 	andeq	r0, r0, r0
 6d4:	0000000c 	andeq	r0, r0, ip
 6d8:	080014a8 	stmdaeq	r0, {r3, r5, r7, sl, ip}
 6dc:	00000014 	andeq	r0, r0, r4, lsl r0
 6e0:	080014bc 	stmdaeq	r0, {r2, r3, r4, r5, r7, sl, ip}
 6e4:	00000018 	andeq	r0, r0, r8, lsl r0
 6e8:	00000000 	andeq	r0, r0, r0
 6ec:	00000010 	andeq	r0, r0, r0, lsl r0
 6f0:	00000000 	andeq	r0, r0, r0
 6f4:	00000018 	andeq	r0, r0, r8, lsl r0
 6f8:	00000000 	andeq	r0, r0, r0
 6fc:	00000020 	andeq	r0, r0, r0, lsr #32
 700:	00000000 	andeq	r0, r0, r0
 704:	0000004c 	andeq	r0, r0, ip, asr #32
 708:	00000000 	andeq	r0, r0, r0
 70c:	0000001c 	andeq	r0, r0, ip, lsl r0
 710:	00000000 	andeq	r0, r0, r0
 714:	00000018 	andeq	r0, r0, r8, lsl r0
 718:	00000000 	andeq	r0, r0, r0
 71c:	00000018 	andeq	r0, r0, r8, lsl r0
 720:	00000000 	andeq	r0, r0, r0
 724:	0000001c 	andeq	r0, r0, ip, lsl r0
 728:	00000000 	andeq	r0, r0, r0
 72c:	00000030 	andeq	r0, r0, r0, lsr r0
 730:	00000000 	andeq	r0, r0, r0
 734:	00000014 	andeq	r0, r0, r4, lsl r0
	...
 740:	00000114 	andeq	r0, r0, r4, lsl r1
 744:	5a0b0002 	bpl	2c0754 <__Stack_Size+0x2c0354>
 748:	00040000 	andeq	r0, r4, r0
 74c:	00000000 	andeq	r0, r0, r0
 750:	080014d4 	stmdaeq	r0, {r2, r4, r6, r7, sl, ip}
 754:	0000003c 	andeq	r0, r0, ip, lsr r0
 758:	08001510 	stmdaeq	r0, {r4, r8, sl, ip}
 75c:	00000038 	andeq	r0, r0, r8, lsr r0
 760:	00000000 	andeq	r0, r0, r0
 764:	00000014 	andeq	r0, r0, r4, lsl r0
 768:	00000000 	andeq	r0, r0, r0
 76c:	0000000c 	andeq	r0, r0, ip
 770:	08001548 	stmdaeq	r0, {r3, r6, r8, sl, ip}
 774:	00000014 	andeq	r0, r0, r4, lsl r0
 778:	0800155c 	stmdaeq	r0, {r2, r3, r4, r6, r8, sl, ip}
 77c:	0000000c 	andeq	r0, r0, ip
 780:	08001568 	stmdaeq	r0, {r3, r5, r6, r8, sl, ip}
 784:	00000014 	andeq	r0, r0, r4, lsl r0
 788:	0800157c 	stmdaeq	r0, {r2, r3, r4, r5, r6, r8, sl, ip}
 78c:	00000010 	andeq	r0, r0, r0, lsl r0
 790:	0800158c 	stmdaeq	r0, {r2, r3, r7, r8, sl, ip}
 794:	00000014 	andeq	r0, r0, r4, lsl r0
 798:	080015a0 	stmdaeq	r0, {r5, r7, r8, sl, ip}
 79c:	00000014 	andeq	r0, r0, r4, lsl r0
 7a0:	080015b4 	stmdaeq	r0, {r2, r4, r5, r7, r8, sl, ip}
 7a4:	00000014 	andeq	r0, r0, r4, lsl r0
 7a8:	00000000 	andeq	r0, r0, r0
 7ac:	00000018 	andeq	r0, r0, r8, lsl r0
 7b0:	080015c8 	stmdaeq	r0, {r3, r6, r7, r8, sl, ip}
 7b4:	0000000c 	andeq	r0, r0, ip
 7b8:	00000000 	andeq	r0, r0, r0
 7bc:	00000014 	andeq	r0, r0, r4, lsl r0
 7c0:	00000000 	andeq	r0, r0, r0
 7c4:	00000020 	andeq	r0, r0, r0, lsr #32
 7c8:	00000000 	andeq	r0, r0, r0
 7cc:	0000000c 	andeq	r0, r0, ip
 7d0:	00000000 	andeq	r0, r0, r0
 7d4:	00000010 	andeq	r0, r0, r0, lsl r0
 7d8:	00000000 	andeq	r0, r0, r0
 7dc:	0000000c 	andeq	r0, r0, ip
 7e0:	080015d4 	stmdaeq	r0, {r2, r4, r6, r7, r8, sl, ip}
 7e4:	00000084 	andeq	r0, r0, r4, lsl #1
 7e8:	00000000 	andeq	r0, r0, r0
 7ec:	00000018 	andeq	r0, r0, r8, lsl r0
 7f0:	08001658 	stmdaeq	r0, {r3, r4, r6, r9, sl, ip}
 7f4:	00000018 	andeq	r0, r0, r8, lsl r0
 7f8:	08001670 	stmdaeq	r0, {r4, r5, r6, r9, sl, ip}
 7fc:	00000018 	andeq	r0, r0, r8, lsl r0
 800:	08001688 	stmdaeq	r0, {r3, r7, r9, sl, ip}
 804:	00000018 	andeq	r0, r0, r8, lsl r0
 808:	080016a0 	stmdaeq	r0, {r5, r7, r9, sl, ip}
 80c:	00000018 	andeq	r0, r0, r8, lsl r0
 810:	00000000 	andeq	r0, r0, r0
 814:	0000000c 	andeq	r0, r0, ip
 818:	00000000 	andeq	r0, r0, r0
 81c:	0000000c 	andeq	r0, r0, ip
 820:	00000000 	andeq	r0, r0, r0
 824:	0000000c 	andeq	r0, r0, ip
 828:	080016b8 	stmdaeq	r0, {r3, r4, r5, r7, r9, sl, ip}
 82c:	00000028 	andeq	r0, r0, r8, lsr #32
 830:	080016e0 	stmdaeq	r0, {r5, r6, r7, r9, sl, ip}
 834:	0000002e 	andeq	r0, r0, lr, lsr #32
 838:	08001710 	stmdaeq	r0, {r4, r8, r9, sl, ip}
 83c:	00000010 	andeq	r0, r0, r0, lsl r0
 840:	00000000 	andeq	r0, r0, r0
 844:	00000014 	andeq	r0, r0, r4, lsl r0
 848:	00000000 	andeq	r0, r0, r0
 84c:	0000000c 	andeq	r0, r0, ip
	...
 858:	000002dc 	ldrdeq	r0, [r0], -ip
 85c:	627c0002 	rsbsvs	r0, ip, #2
 860:	00040000 	andeq	r0, r4, r0
	...
 86c:	00000032 	andeq	r0, r0, r2, lsr r0
 870:	00000000 	andeq	r0, r0, r0
 874:	0000003a 	andeq	r0, r0, sl, lsr r0
 878:	00000000 	andeq	r0, r0, r0
 87c:	000000c8 	andeq	r0, r0, r8, asr #1
 880:	08001720 	stmdaeq	r0, {r5, r8, r9, sl, ip}
 884:	0000003c 	andeq	r0, r0, ip, lsr r0
 888:	00000000 	andeq	r0, r0, r0
 88c:	00000074 	andeq	r0, r0, r4, ror r0
 890:	00000000 	andeq	r0, r0, r0
 894:	00000088 	andeq	r0, r0, r8, lsl #1
 898:	00000000 	andeq	r0, r0, r0
 89c:	00000084 	andeq	r0, r0, r4, lsl #1
 8a0:	00000000 	andeq	r0, r0, r0
 8a4:	00000068 	andeq	r0, r0, r8, rrx
 8a8:	00000000 	andeq	r0, r0, r0
 8ac:	00000022 	andeq	r0, r0, r2, lsr #32
 8b0:	00000000 	andeq	r0, r0, r0
 8b4:	00000012 	andeq	r0, r0, r2, lsl r0
 8b8:	00000000 	andeq	r0, r0, r0
 8bc:	00000014 	andeq	r0, r0, r4, lsl r0
 8c0:	00000000 	andeq	r0, r0, r0
 8c4:	00000010 	andeq	r0, r0, r0, lsl r0
 8c8:	00000000 	andeq	r0, r0, r0
 8cc:	00000012 	andeq	r0, r0, r2, lsl r0
 8d0:	0800175c 	stmdaeq	r0, {r2, r3, r4, r6, r8, r9, sl, ip}
 8d4:	00000018 	andeq	r0, r0, r8, lsl r0
 8d8:	00000000 	andeq	r0, r0, r0
 8dc:	0000001c 	andeq	r0, r0, ip, lsl r0
 8e0:	08001774 	stmdaeq	r0, {r2, r4, r5, r6, r8, r9, sl, ip}
 8e4:	00000012 	andeq	r0, r0, r2, lsl r0
 8e8:	00000000 	andeq	r0, r0, r0
 8ec:	00000004 	andeq	r0, r0, r4
 8f0:	00000000 	andeq	r0, r0, r0
 8f4:	00000008 	andeq	r0, r0, r8
 8f8:	00000000 	andeq	r0, r0, r0
 8fc:	00000012 	andeq	r0, r0, r2, lsl r0
 900:	00000000 	andeq	r0, r0, r0
 904:	0000000e 	andeq	r0, r0, lr
 908:	00000000 	andeq	r0, r0, r0
 90c:	0000001a 	andeq	r0, r0, sl, lsl r0
 910:	00000000 	andeq	r0, r0, r0
 914:	00000034 	andeq	r0, r0, r4, lsr r0
 918:	00000000 	andeq	r0, r0, r0
 91c:	00000014 	andeq	r0, r0, r4, lsl r0
 920:	00000000 	andeq	r0, r0, r0
 924:	0000001a 	andeq	r0, r0, sl, lsl r0
 928:	00000000 	andeq	r0, r0, r0
 92c:	00000014 	andeq	r0, r0, r4, lsl r0
 930:	08001786 	stmdaeq	r0, {r1, r2, r7, r8, r9, sl, ip}
 934:	00000006 	andeq	r0, r0, r6
 938:	00000000 	andeq	r0, r0, r0
 93c:	00000010 	andeq	r0, r0, r0, lsl r0
 940:	00000000 	andeq	r0, r0, r0
 944:	00000010 	andeq	r0, r0, r0, lsl r0
 948:	00000000 	andeq	r0, r0, r0
 94c:	0000003c 	andeq	r0, r0, ip, lsr r0
 950:	00000000 	andeq	r0, r0, r0
 954:	00000010 	andeq	r0, r0, r0, lsl r0
 958:	00000000 	andeq	r0, r0, r0
 95c:	00000014 	andeq	r0, r0, r4, lsl r0
 960:	00000000 	andeq	r0, r0, r0
 964:	00000010 	andeq	r0, r0, r0, lsl r0
 968:	00000000 	andeq	r0, r0, r0
 96c:	00000014 	andeq	r0, r0, r4, lsl r0
 970:	00000000 	andeq	r0, r0, r0
 974:	00000018 	andeq	r0, r0, r8, lsl r0
 978:	00000000 	andeq	r0, r0, r0
 97c:	00000018 	andeq	r0, r0, r8, lsl r0
 980:	00000000 	andeq	r0, r0, r0
 984:	00000018 	andeq	r0, r0, r8, lsl r0
 988:	00000000 	andeq	r0, r0, r0
 98c:	00000018 	andeq	r0, r0, r8, lsl r0
 990:	00000000 	andeq	r0, r0, r0
 994:	00000010 	andeq	r0, r0, r0, lsl r0
 998:	00000000 	andeq	r0, r0, r0
 99c:	00000014 	andeq	r0, r0, r4, lsl r0
 9a0:	00000000 	andeq	r0, r0, r0
 9a4:	00000010 	andeq	r0, r0, r0, lsl r0
 9a8:	00000000 	andeq	r0, r0, r0
 9ac:	00000014 	andeq	r0, r0, r4, lsl r0
 9b0:	00000000 	andeq	r0, r0, r0
 9b4:	00000010 	andeq	r0, r0, r0, lsl r0
 9b8:	00000000 	andeq	r0, r0, r0
 9bc:	00000014 	andeq	r0, r0, r4, lsl r0
 9c0:	00000000 	andeq	r0, r0, r0
 9c4:	00000010 	andeq	r0, r0, r0, lsl r0
 9c8:	00000000 	andeq	r0, r0, r0
 9cc:	00000014 	andeq	r0, r0, r4, lsl r0
 9d0:	00000000 	andeq	r0, r0, r0
 9d4:	00000010 	andeq	r0, r0, r0, lsl r0
 9d8:	00000000 	andeq	r0, r0, r0
 9dc:	00000010 	andeq	r0, r0, r0, lsl r0
 9e0:	00000000 	andeq	r0, r0, r0
 9e4:	00000010 	andeq	r0, r0, r0, lsl r0
 9e8:	00000000 	andeq	r0, r0, r0
 9ec:	00000010 	andeq	r0, r0, r0, lsl r0
 9f0:	00000000 	andeq	r0, r0, r0
 9f4:	00000010 	andeq	r0, r0, r0, lsl r0
 9f8:	00000000 	andeq	r0, r0, r0
 9fc:	00000010 	andeq	r0, r0, r0, lsl r0
 a00:	00000000 	andeq	r0, r0, r0
 a04:	00000014 	andeq	r0, r0, r4, lsl r0
 a08:	00000000 	andeq	r0, r0, r0
 a0c:	00000014 	andeq	r0, r0, r4, lsl r0
 a10:	00000000 	andeq	r0, r0, r0
 a14:	00000014 	andeq	r0, r0, r4, lsl r0
 a18:	00000000 	andeq	r0, r0, r0
 a1c:	00000014 	andeq	r0, r0, r4, lsl r0
 a20:	00000000 	andeq	r0, r0, r0
 a24:	00000014 	andeq	r0, r0, r4, lsl r0
 a28:	00000000 	andeq	r0, r0, r0
 a2c:	0000001c 	andeq	r0, r0, ip, lsl r0
 a30:	00000000 	andeq	r0, r0, r0
 a34:	0000001c 	andeq	r0, r0, ip, lsl r0
 a38:	00000000 	andeq	r0, r0, r0
 a3c:	00000044 	andeq	r0, r0, r4, asr #32
 a40:	00000000 	andeq	r0, r0, r0
 a44:	00000018 	andeq	r0, r0, r8, lsl r0
 a48:	00000000 	andeq	r0, r0, r0
 a4c:	00000018 	andeq	r0, r0, r8, lsl r0
 a50:	00000000 	andeq	r0, r0, r0
 a54:	00000018 	andeq	r0, r0, r8, lsl r0
 a58:	00000000 	andeq	r0, r0, r0
 a5c:	00000016 	andeq	r0, r0, r6, lsl r0
 a60:	00000000 	andeq	r0, r0, r0
 a64:	00000016 	andeq	r0, r0, r6, lsl r0
 a68:	00000000 	andeq	r0, r0, r0
 a6c:	00000016 	andeq	r0, r0, r6, lsl r0
 a70:	00000000 	andeq	r0, r0, r0
 a74:	00000016 	andeq	r0, r0, r6, lsl r0
 a78:	00000000 	andeq	r0, r0, r0
 a7c:	00000004 	andeq	r0, r0, r4
 a80:	00000000 	andeq	r0, r0, r0
 a84:	00000004 	andeq	r0, r0, r4
 a88:	00000000 	andeq	r0, r0, r0
 a8c:	00000004 	andeq	r0, r0, r4
 a90:	00000000 	andeq	r0, r0, r0
 a94:	00000004 	andeq	r0, r0, r4
 a98:	00000000 	andeq	r0, r0, r0
 a9c:	00000004 	andeq	r0, r0, r4
 aa0:	00000000 	andeq	r0, r0, r0
 aa4:	00000006 	andeq	r0, r0, r6
 aa8:	00000000 	andeq	r0, r0, r0
 aac:	00000016 	andeq	r0, r0, r6, lsl r0
 ab0:	00000000 	andeq	r0, r0, r0
 ab4:	0000001a 	andeq	r0, r0, sl, lsl r0
 ab8:	00000000 	andeq	r0, r0, r0
 abc:	0000006e 	andeq	r0, r0, lr, rrx
 ac0:	00000000 	andeq	r0, r0, r0
 ac4:	00000016 	andeq	r0, r0, r6, lsl r0
 ac8:	00000000 	andeq	r0, r0, r0
 acc:	0000001a 	andeq	r0, r0, sl, lsl r0
 ad0:	00000000 	andeq	r0, r0, r0
 ad4:	000000b6 	strheq	r0, [r0], -r6
 ad8:	00000000 	andeq	r0, r0, r0
 adc:	00000010 	andeq	r0, r0, r0, lsl r0
 ae0:	00000000 	andeq	r0, r0, r0
 ae4:	00000006 	andeq	r0, r0, r6
 ae8:	00000000 	andeq	r0, r0, r0
 aec:	00000006 	andeq	r0, r0, r6
 af0:	00000000 	andeq	r0, r0, r0
 af4:	00000006 	andeq	r0, r0, r6
 af8:	00000000 	andeq	r0, r0, r0
 afc:	00000008 	andeq	r0, r0, r8
 b00:	00000000 	andeq	r0, r0, r0
 b04:	00000006 	andeq	r0, r0, r6
 b08:	00000000 	andeq	r0, r0, r0
 b0c:	00000006 	andeq	r0, r0, r6
 b10:	00000000 	andeq	r0, r0, r0
 b14:	0000000c 	andeq	r0, r0, ip
 b18:	0800178c 	stmdaeq	r0, {r2, r3, r7, r8, r9, sl, ip}
 b1c:	00000008 	andeq	r0, r0, r8
 b20:	00000000 	andeq	r0, r0, r0
 b24:	00000016 	andeq	r0, r0, r6, lsl r0
 b28:	08001794 	stmdaeq	r0, {r2, r4, r7, r8, r9, sl, ip}
 b2c:	00000008 	andeq	r0, r0, r8
	...
 b38:	00000044 	andeq	r0, r0, r4, asr #32
 b3c:	81be0002 			; <UNDEFINED> instruction: 0x81be0002
 b40:	00040000 	andeq	r0, r4, r0
	...
 b4c:	00000018 	andeq	r0, r0, r8, lsl r0
 b50:	0800179c 	stmdaeq	r0, {r2, r3, r4, r7, r8, r9, sl, ip}
 b54:	0000000c 	andeq	r0, r0, ip
 b58:	080017a8 	stmdaeq	r0, {r3, r5, r7, r8, r9, sl, ip}
 b5c:	00000028 	andeq	r0, r0, r8, lsr #32
 b60:	080017d0 	stmdaeq	r0, {r4, r6, r7, r8, r9, sl, ip}
 b64:	00000018 	andeq	r0, r0, r8, lsl r0
 b68:	00000000 	andeq	r0, r0, r0
 b6c:	0000000c 	andeq	r0, r0, ip
 b70:	00000000 	andeq	r0, r0, r0
 b74:	0000001c 	andeq	r0, r0, ip, lsl r0
	...
 b80:	000000ec 	andeq	r0, r0, ip, ror #1
 b84:	83c90002 	bichi	r0, r9, #2
 b88:	00040000 	andeq	r0, r4, r0
 b8c:	00000000 	andeq	r0, r0, r0
 b90:	080017e8 	stmdaeq	r0, {r3, r5, r6, r7, r8, r9, sl, ip}
 b94:	00000094 	muleq	r0, r4, r0
 b98:	0800187c 	stmdaeq	r0, {r2, r3, r4, r5, r6, fp, ip}
 b9c:	00000088 	andeq	r0, r0, r8, lsl #1
 ba0:	08001904 	stmdaeq	r0, {r2, r8, fp, ip}
 ba4:	00000016 	andeq	r0, r0, r6, lsl r0
 ba8:	00000000 	andeq	r0, r0, r0
 bac:	00000020 	andeq	r0, r0, r0, lsr #32
 bb0:	00000000 	andeq	r0, r0, r0
 bb4:	0000000c 	andeq	r0, r0, ip
 bb8:	0800191a 	stmdaeq	r0, {r1, r3, r4, r8, fp, ip}
 bbc:	00000018 	andeq	r0, r0, r8, lsl r0
 bc0:	08001932 	stmdaeq	r0, {r1, r4, r5, r8, fp, ip}
 bc4:	00000032 	andeq	r0, r0, r2, lsr r0
 bc8:	00000000 	andeq	r0, r0, r0
 bcc:	00000012 	andeq	r0, r0, r2, lsl r0
 bd0:	00000000 	andeq	r0, r0, r0
 bd4:	00000016 	andeq	r0, r0, r6, lsl r0
 bd8:	00000000 	andeq	r0, r0, r0
 bdc:	00000016 	andeq	r0, r0, r6, lsl r0
 be0:	00000000 	andeq	r0, r0, r0
 be4:	00000018 	andeq	r0, r0, r8, lsl r0
 be8:	00000000 	andeq	r0, r0, r0
 bec:	00000016 	andeq	r0, r0, r6, lsl r0
 bf0:	00000000 	andeq	r0, r0, r0
 bf4:	00000018 	andeq	r0, r0, r8, lsl r0
 bf8:	08001964 	stmdaeq	r0, {r2, r5, r6, r8, fp, ip}
 bfc:	00000008 	andeq	r0, r0, r8
 c00:	0800196c 	stmdaeq	r0, {r2, r3, r5, r6, r8, fp, ip}
 c04:	00000008 	andeq	r0, r0, r8
 c08:	00000000 	andeq	r0, r0, r0
 c0c:	0000000c 	andeq	r0, r0, ip
 c10:	00000000 	andeq	r0, r0, r0
 c14:	00000012 	andeq	r0, r0, r2, lsl r0
 c18:	00000000 	andeq	r0, r0, r0
 c1c:	00000012 	andeq	r0, r0, r2, lsl r0
 c20:	00000000 	andeq	r0, r0, r0
 c24:	00000018 	andeq	r0, r0, r8, lsl r0
 c28:	00000000 	andeq	r0, r0, r0
 c2c:	00000018 	andeq	r0, r0, r8, lsl r0
 c30:	00000000 	andeq	r0, r0, r0
 c34:	00000018 	andeq	r0, r0, r8, lsl r0
 c38:	00000000 	andeq	r0, r0, r0
 c3c:	00000016 	andeq	r0, r0, r6, lsl r0
 c40:	00000000 	andeq	r0, r0, r0
 c44:	00000018 	andeq	r0, r0, r8, lsl r0
 c48:	08001974 	stmdaeq	r0, {r2, r4, r5, r6, r8, fp, ip}
 c4c:	0000000c 	andeq	r0, r0, ip
 c50:	08001980 	stmdaeq	r0, {r7, r8, fp, ip}
 c54:	00000008 	andeq	r0, r0, r8
 c58:	08001988 	stmdaeq	r0, {r3, r7, r8, fp, ip}
 c5c:	0000003e 	andeq	r0, r0, lr, lsr r0
 c60:	00000000 	andeq	r0, r0, r0
 c64:	0000000e 	andeq	r0, r0, lr
	...
 c70:	0000001c 	andeq	r0, r0, ip, lsl r0
 c74:	8df50002 	ldclhi	0, cr0, [r5, #8]!
 c78:	00040000 	andeq	r0, r4, r0
 c7c:	00000000 	andeq	r0, r0, r0
 c80:	08000134 	stmdaeq	r0, {r2, r4, r5, r8}
 c84:	0000006e 	andeq	r0, r0, lr, rrx
	...
 c90:	0000001c 	andeq	r0, r0, ip, lsl r0
 c94:	8e510002 	cdphi	0, 5, cr0, cr1, cr2, {0}
 c98:	00040000 	andeq	r0, r4, r0
 c9c:	00000000 	andeq	r0, r0, r0
 ca0:	080019c8 	stmdaeq	r0, {r3, r6, r7, r8, fp, ip}
 ca4:	00000050 	andeq	r0, r0, r0, asr r0
	...
 cb0:	0000001c 	andeq	r0, r0, ip, lsl r0
 cb4:	8f410002 	svchi	0x00410002
 cb8:	00040000 	andeq	r0, r4, r0
 cbc:	00000000 	andeq	r0, r0, r0
 cc0:	08001a18 	stmdaeq	r0, {r3, r4, r9, fp, ip}
 cc4:	00000034 	andeq	r0, r0, r4, lsr r0
	...
 cd0:	00000094 	muleq	r0, r4, r0
 cd4:	933b0002 	teqls	fp, #2
 cd8:	00040000 	andeq	r0, r4, r0
 cdc:	00000000 	andeq	r0, r0, r0
 ce0:	08001a4c 	stmdaeq	r0, {r2, r3, r6, r9, fp, ip}
 ce4:	00000024 	andeq	r0, r0, r4, lsr #32
 ce8:	08001a70 	stmdaeq	r0, {r4, r5, r6, r9, fp, ip}
 cec:	00000024 	andeq	r0, r0, r4, lsr #32
 cf0:	08001a94 	stmdaeq	r0, {r2, r4, r7, r9, fp, ip}
 cf4:	00000090 	muleq	r0, r0, r0
 cf8:	08001b24 	stmdaeq	r0, {r2, r5, r8, r9, fp, ip}
 cfc:	000000ac 	andeq	r0, r0, ip, lsr #1
 d00:	08001bd0 	stmdaeq	r0, {r4, r6, r7, r8, r9, fp, ip}
 d04:	00000038 	andeq	r0, r0, r8, lsr r0
 d08:	08001c08 	stmdaeq	r0, {r3, sl, fp, ip}
 d0c:	00000048 	andeq	r0, r0, r8, asr #32
 d10:	08001c50 	stmdaeq	r0, {r4, r6, sl, fp, ip}
 d14:	000000d8 	ldrdeq	r0, [r0], -r8
 d18:	08001d28 	stmdaeq	r0, {r3, r5, r8, sl, fp, ip}
 d1c:	0000008c 	andeq	r0, r0, ip, lsl #1
 d20:	08001db4 	stmdaeq	r0, {r2, r4, r5, r7, r8, sl, fp, ip}
 d24:	00000024 	andeq	r0, r0, r4, lsr #32
 d28:	08001dd8 	stmdaeq	r0, {r3, r4, r6, r7, r8, sl, fp, ip}
 d2c:	0000001c 	andeq	r0, r0, ip, lsl r0
 d30:	08001df4 	stmdaeq	r0, {r2, r4, r5, r6, r7, r8, sl, fp, ip}
 d34:	00000044 	andeq	r0, r0, r4, asr #32
 d38:	08001e38 	stmdaeq	r0, {r3, r4, r5, r9, sl, fp, ip}
 d3c:	000002dc 	ldrdeq	r0, [r0], -ip
 d40:	08002114 	stmdaeq	r0, {r2, r4, r8, sp}
 d44:	000000cc 	andeq	r0, r0, ip, asr #1
 d48:	080021e0 	stmdaeq	r0, {r5, r6, r7, r8, sp}
 d4c:	00000040 	andeq	r0, r0, r0, asr #32
 d50:	08002220 	stmdaeq	r0, {r5, r9, sp}
 d54:	0000005c 	andeq	r0, r0, ip, asr r0
 d58:	0800227c 	stmdaeq	r0, {r2, r3, r4, r5, r6, r9, sp}
 d5c:	00000002 	andeq	r0, r0, r2
	...
 d68:	00000024 	andeq	r0, r0, r4, lsr #32
 d6c:	a1640002 	cmnge	r4, r2
 d70:	00040000 	andeq	r0, r4, r0
 d74:	00000000 	andeq	r0, r0, r0
 d78:	0800227e 	stmdaeq	r0, {r1, r2, r3, r4, r5, r6, r9, sp}
 d7c:	00000030 	andeq	r0, r0, r0, lsr r0
 d80:	080022ae 	stmdaeq	r0, {r1, r2, r3, r5, r7, r9, sp}
 d84:	00000024 	andeq	r0, r0, r4, lsr #32
	...
 d90:	000001ec 	andeq	r0, r0, ip, ror #3
 d94:	a2df0002 	sbcsge	r0, pc, #2
 d98:	00040000 	andeq	r0, r4, r0
	...
 da4:	0000000c 	andeq	r0, r0, ip
 da8:	00000000 	andeq	r0, r0, r0
 dac:	0000000c 	andeq	r0, r0, ip
 db0:	00000000 	andeq	r0, r0, r0
 db4:	0000000c 	andeq	r0, r0, ip
 db8:	00000000 	andeq	r0, r0, r0
 dbc:	0000000c 	andeq	r0, r0, ip
 dc0:	00000000 	andeq	r0, r0, r0
 dc4:	0000000c 	andeq	r0, r0, ip
 dc8:	00000000 	andeq	r0, r0, r0
 dcc:	0000000c 	andeq	r0, r0, ip
 dd0:	00000000 	andeq	r0, r0, r0
 dd4:	0000000c 	andeq	r0, r0, ip
 dd8:	080022d4 	stmdaeq	r0, {r2, r4, r6, r7, r9, sp}
 ddc:	00000010 	andeq	r0, r0, r0, lsl r0
 de0:	00000000 	andeq	r0, r0, r0
 de4:	0000000c 	andeq	r0, r0, ip
 de8:	00000000 	andeq	r0, r0, r0
 dec:	0000000e 	andeq	r0, r0, lr
 df0:	00000000 	andeq	r0, r0, r0
 df4:	00000010 	andeq	r0, r0, r0, lsl r0
 df8:	080022e4 	stmdaeq	r0, {r2, r5, r6, r7, r9, sp}
 dfc:	0000001c 	andeq	r0, r0, ip, lsl r0
 e00:	00000000 	andeq	r0, r0, r0
 e04:	00000012 	andeq	r0, r0, r2, lsl r0
 e08:	08002300 	stmdaeq	r0, {r8, r9, sp}
 e0c:	00000032 	andeq	r0, r0, r2, lsr r0
 e10:	08002332 	stmdaeq	r0, {r1, r4, r5, r8, r9, sp}
 e14:	00000032 	andeq	r0, r0, r2, lsr r0
 e18:	00000000 	andeq	r0, r0, r0
 e1c:	00000024 	andeq	r0, r0, r4, lsr #32
 e20:	00000000 	andeq	r0, r0, r0
 e24:	00000012 	andeq	r0, r0, r2, lsl r0
 e28:	00000000 	andeq	r0, r0, r0
 e2c:	00000012 	andeq	r0, r0, r2, lsl r0
 e30:	08002364 	stmdaeq	r0, {r2, r5, r6, r8, r9, sp}
 e34:	00000026 	andeq	r0, r0, r6, lsr #32
 e38:	0800238a 	stmdaeq	r0, {r1, r3, r7, r8, r9, sp}
 e3c:	00000026 	andeq	r0, r0, r6, lsr #32
 e40:	00000000 	andeq	r0, r0, r0
 e44:	00000020 	andeq	r0, r0, r0, lsr #32
 e48:	00000000 	andeq	r0, r0, r0
 e4c:	00000020 	andeq	r0, r0, r0, lsr #32
 e50:	080023b0 	stmdaeq	r0, {r4, r5, r7, r8, r9, sp}
 e54:	00000020 	andeq	r0, r0, r0, lsr #32
 e58:	00000000 	andeq	r0, r0, r0
 e5c:	00000020 	andeq	r0, r0, r0, lsr #32
 e60:	00000000 	andeq	r0, r0, r0
 e64:	00000020 	andeq	r0, r0, r0, lsr #32
 e68:	00000000 	andeq	r0, r0, r0
 e6c:	00000020 	andeq	r0, r0, r0, lsr #32
 e70:	00000000 	andeq	r0, r0, r0
 e74:	0000001a 	andeq	r0, r0, sl, lsl r0
 e78:	00000000 	andeq	r0, r0, r0
 e7c:	0000001a 	andeq	r0, r0, sl, lsl r0
 e80:	00000000 	andeq	r0, r0, r0
 e84:	00000018 	andeq	r0, r0, r8, lsl r0
 e88:	00000000 	andeq	r0, r0, r0
 e8c:	0000001c 	andeq	r0, r0, ip, lsl r0
 e90:	00000000 	andeq	r0, r0, r0
 e94:	00000020 	andeq	r0, r0, r0, lsr #32
 e98:	00000000 	andeq	r0, r0, r0
 e9c:	00000020 	andeq	r0, r0, r0, lsr #32
 ea0:	080023d0 	stmdaeq	r0, {r4, r6, r7, r8, r9, sp}
 ea4:	00000026 	andeq	r0, r0, r6, lsr #32
 ea8:	080023f6 	stmdaeq	r0, {r1, r2, r4, r5, r6, r7, r8, r9, sp}
 eac:	00000026 	andeq	r0, r0, r6, lsr #32
 eb0:	00000000 	andeq	r0, r0, r0
 eb4:	00000022 	andeq	r0, r0, r2, lsr #32
 eb8:	00000000 	andeq	r0, r0, r0
 ebc:	00000012 	andeq	r0, r0, r2, lsl r0
 ec0:	0800241c 	stmdaeq	r0, {r2, r3, r4, sl, sp}
 ec4:	00000020 	andeq	r0, r0, r0, lsr #32
 ec8:	0800243c 	stmdaeq	r0, {r2, r3, r4, r5, sl, sp}
 ecc:	00000020 	andeq	r0, r0, r0, lsr #32
 ed0:	0800245c 	stmdaeq	r0, {r2, r3, r4, r6, sl, sp}
 ed4:	00000020 	andeq	r0, r0, r0, lsr #32
 ed8:	0800247c 	stmdaeq	r0, {r2, r3, r4, r5, r6, sl, sp}
 edc:	00000020 	andeq	r0, r0, r0, lsr #32
 ee0:	0800249c 	stmdaeq	r0, {r2, r3, r4, r7, sl, sp}
 ee4:	0000001c 	andeq	r0, r0, ip, lsl r0
 ee8:	00000000 	andeq	r0, r0, r0
 eec:	00000026 	andeq	r0, r0, r6, lsr #32
 ef0:	080024b8 	stmdaeq	r0, {r3, r4, r5, r7, sl, sp}
 ef4:	00000040 	andeq	r0, r0, r0, asr #32
 ef8:	00000000 	andeq	r0, r0, r0
 efc:	00000020 	andeq	r0, r0, r0, lsr #32
 f00:	080024f8 	stmdaeq	r0, {r3, r4, r5, r6, r7, sl, sp}
 f04:	00000020 	andeq	r0, r0, r0, lsr #32
 f08:	00000000 	andeq	r0, r0, r0
 f0c:	00000038 	andeq	r0, r0, r8, lsr r0
 f10:	00000000 	andeq	r0, r0, r0
 f14:	00000020 	andeq	r0, r0, r0, lsr #32
 f18:	00000000 	andeq	r0, r0, r0
 f1c:	00000020 	andeq	r0, r0, r0, lsr #32
 f20:	00000000 	andeq	r0, r0, r0
 f24:	00000020 	andeq	r0, r0, r0, lsr #32
 f28:	00000000 	andeq	r0, r0, r0
 f2c:	00000020 	andeq	r0, r0, r0, lsr #32
 f30:	00000000 	andeq	r0, r0, r0
 f34:	000000a8 	andeq	r0, r0, r8, lsr #1
 f38:	00000000 	andeq	r0, r0, r0
 f3c:	0000005c 	andeq	r0, r0, ip, asr r0
 f40:	00000000 	andeq	r0, r0, r0
 f44:	0000005c 	andeq	r0, r0, ip, asr r0
 f48:	00000000 	andeq	r0, r0, r0
 f4c:	00000020 	andeq	r0, r0, r0, lsr #32
 f50:	00000000 	andeq	r0, r0, r0
 f54:	00000020 	andeq	r0, r0, r0, lsr #32
 f58:	00000000 	andeq	r0, r0, r0
 f5c:	00000044 	andeq	r0, r0, r4, asr #32
 f60:	00000000 	andeq	r0, r0, r0
 f64:	00000042 	andeq	r0, r0, r2, asr #32
 f68:	00000000 	andeq	r0, r0, r0
 f6c:	00000006 	andeq	r0, r0, r6
 f70:	08002518 	stmdaeq	r0, {r3, r4, r8, sl, sp}
 f74:	0000000a 	andeq	r0, r0, sl
	...
 f80:	00000024 	andeq	r0, r0, r4, lsr #32
 f84:	af760002 	svcge	0x00760002
 f88:	00040000 	andeq	r0, r4, r0
 f8c:	00000000 	andeq	r0, r0, r0
 f90:	08002524 	stmdaeq	r0, {r2, r5, r8, sl, sp}
 f94:	00000020 	andeq	r0, r0, r0, lsr #32
 f98:	08002544 	stmdaeq	r0, {r2, r6, r8, sl, sp}
 f9c:	00000024 	andeq	r0, r0, r4, lsr #32
	...
 fa8:	00000024 	andeq	r0, r0, r4, lsr #32
 fac:	b0db0002 	sbcslt	r0, fp, r2
 fb0:	00040000 	andeq	r0, r4, r0
 fb4:	00000000 	andeq	r0, r0, r0
 fb8:	08002568 	stmdaeq	r0, {r3, r5, r6, r8, sl, sp}
 fbc:	0000016c 	andeq	r0, r0, ip, ror #2
 fc0:	00000000 	andeq	r0, r0, r0
 fc4:	00000070 	andeq	r0, r0, r0, ror r0
	...

Disassembly of section .debug_info:

00000000 <.debug_info>:
* Input          : None.
* Output         : None.
* Return         : None.
*******************************************************************************/
void CTR_HP(void)
{
       0:	00001de1 	andeq	r1, r0, r1, ror #27
  u32 wEPVal = 0;

  while (((wIstr = _GetISTR()) & ISTR_CTR) != 0)
       4:	00000004 	andeq	r0, r0, r4
       8:	01040000 	mrseq	r0, (UNDEF: 4)
       c:	00000029 	andeq	r0, r0, r9, lsr #32
  {
    _SetISTR((u16)CLR_CTR); /* clear CTR flag */
      10:	0000d401 	andeq	sp, r0, r1, lsl #8
      14:	0003c200 	andeq	ip, r3, r0, lsl #4
    /* extract highest priority endpoint number */
    EPindex = (u8)(wIstr & ISTR_EP_ID);
      18:	00001800 	andeq	r1, r0, r0, lsl #16
	...
    /* process related endpoint register */
    wEPVal = _GetENDPOINT(EPindex);
      24:	07040200 	streq	r0, [r4, -r0, lsl #4]
      28:	00000969 	andeq	r0, r0, r9, ror #18
    if ((wEPVal & EP_CTR_RX) != 0)
      2c:	57050402 	strpl	r0, [r5, -r2, lsl #8]
    {
      /* clear int flag */
      _ClearEP_CTR_RX(EPindex);
      30:	02000008 	andeq	r0, r0, #8
      34:	08290502 	stmdaeq	r9!, {r1, r8, sl}
      38:	01020000 	mrseq	r0, (UNDEF: 2)

      /* call OUT service function */
      (*pEpInt_OUT[EPindex-1])();
      3c:	000a1006 	andeq	r1, sl, r6

    } /* if((wEPVal & EP_CTR_RX) */
    else if ((wEPVal & EP_CTR_TX) != 0)
      40:	33750300 	cmncc	r5, #0, 6
    {
      /* clear int flag */
      _ClearEP_CTR_TX(EPindex);
      44:	27020032 	smladxcs	r2, r2, r0, r0
      48:	0000004c 	andeq	r0, r0, ip, asr #32
      4c:	64070402 	strvs	r0, [r7], #-1026	; 0x402

      /* call IN service function */
      (*pEpInt_IN[EPindex-1])();
      50:	03000009 	movweq	r0, #9
      54:	00363175 	eorseq	r3, r6, r5, ror r1
      58:	005e2802 	subseq	r2, lr, r2, lsl #16


    } /* if((wEPVal & EP_CTR_TX) != 0) */

  }/* while(...) */
}
      5c:	02020000 	andeq	r0, r2, #0
      60:	000c0907 	andeq	r0, ip, r7, lsl #18
      64:	38750300 	ldmdacc	r5!, {r8, r9}^
      68:	6f290200 	svcvs	0x00290200
      6c:	02000000 	andeq	r0, r0, #0
      70:	0a0e0801 	beq	38207c <__Stack_Size+0x381c7c>
      74:	75040000 	strvc	r0, [r4, #-0]
      78:	02000004 	andeq	r0, r0, #4
      7c:	0000812f 	andeq	r8, r0, pc, lsr #2
      80:	004c0500 	subeq	r0, ip, r0, lsl #10
      84:	ca040000 	bgt	10008c <__Stack_Size+0xffc8c>
      88:	02000002 	andeq	r0, r0, #2
      8c:	00009130 	andeq	r9, r0, r0, lsr r1
      90:	005e0500 	subseq	r0, lr, r0, lsl #10
      94:	01060000 	mrseq	r0, (UNDEF: 6)
      98:	00ab3a02 	adceq	r3, fp, r2, lsl #20
      9c:	9f070000 	svcls	0x00070000
      a0:	00000008 	andeq	r0, r0, r8
      a4:	0002a007 	andeq	sl, r2, r7
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM7, ENABLE);
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM7, DISABLE);
      break;
      
    case TIM8_BASE:
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_TIM8, ENABLE);
      a8:	04000100 	streq	r0, [r0], #-256	; 0x100
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_TIM8, DISABLE);  
      ac:	0000061f 	andeq	r0, r0, pc, lsl r6
      b0:	00963a02 	addseq	r3, r6, r2, lsl #20
      break; 
      
    default:
      break;
  }
}
      b4:	01060000 	mrseq	r0, (UNDEF: 6)
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM7, DISABLE);
      break;
      
    case TIM8_BASE:
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_TIM8, ENABLE);
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_TIM8, DISABLE);  
      b8:	00cb3c02 	sbceq	r3, fp, r2, lsl #24
      bc:	c3070000 	movwgt	r0, #28672	; 0x7000
      c0:	0000001e 	andeq	r0, r0, lr, lsl r0
      c4:	54455308 	strbpl	r5, [r5], #-776	; 0x308
      c8:	04000100 	streq	r0, [r0], #-256	; 0x100
      cc:	000007b8 			; <UNDEFINED> instruction: 0x000007b8
      d0:	00b63c02 	adcseq	r3, r6, r2, lsl #24
      d4:	01060000 	mrseq	r0, (UNDEF: 6)
      d8:	00eb3e02 	rsceq	r3, fp, r2, lsl #28
      dc:	5b070000 	blpl	1c00e4 <__Stack_Size+0x1bfce4>
      e0:	00000005 	andeq	r0, r0, r5
      e4:	00094107 	andeq	r4, r9, r7, lsl #2
      e8:	04000100 	streq	r0, [r0], #-256	; 0x100
      ec:	00000122 	andeq	r0, r0, r2, lsr #2
      f0:	00d63e02 	sbcseq	r3, r6, r2, lsl #28
      f4:	01060000 	mrseq	r0, (UNDEF: 6)
      f8:	010b4102 	tsteq	fp, r2, lsl #2
      fc:	b5070000 	strlt	r0, [r7, #-0]
     100:	0000000c 	andeq	r0, r0, ip
     104:	00037d07 	andeq	r7, r3, r7, lsl #26
     108:	04000100 	streq	r0, [r0], #-256	; 0x100
     10c:	00000157 	andeq	r0, r0, r7, asr r1
     110:	00f64102 	rscseq	r4, r6, r2, lsl #2
     114:	04020000 	streq	r0, [r2], #-0
     118:	00095b07 	andeq	r5, r9, r7, lsl #22
     11c:	031c0900 	tsteq	ip, #0, 18
     120:	0182014e 	orreq	r0, r2, lr, asr #2
     124:	430a0000 	movwmi	r0, #40960	; 0xa000
     128:	03004c52 	movweq	r4, #3154	; 0xc52
     12c:	00760150 	rsbseq	r0, r6, r0, asr r1
     130:	0a000000 	beq	138 <_Minimum_Stack_Size+0x38>
     134:	00485243 	subeq	r5, r8, r3, asr #4
     138:	76015103 	strvc	r5, [r1], -r3, lsl #2
     13c:	04000000 	streq	r0, [r0], #-0
     140:	5244490a 	subpl	r4, r4, #163840	; 0x28000
     144:	01520300 	cmpeq	r2, r0, lsl #6
     148:	00000076 	andeq	r0, r0, r6, ror r0
     14c:	444f0a08 	strbmi	r0, [pc], #-2568	; 154 <_Minimum_Stack_Size+0x54>
     150:	53030052 	movwpl	r0, #12370	; 0x3052
     154:	00007601 	andeq	r7, r0, r1, lsl #12
     158:	db0b0c00 	blle	2c3160 <__Stack_Size+0x2c2d60>
     15c:	03000000 	movweq	r0, #0
     160:	00760154 	rsbseq	r0, r6, r4, asr r1
     164:	0a100000 	beq	40016c <__Stack_Size+0x3ffd6c>
     168:	00525242 	subseq	r5, r2, r2, asr #4
     16c:	76015503 	strvc	r5, [r1], -r3, lsl #10
     170:	14000000 	strne	r0, [r0], #-0
     174:	000cf90b 	andeq	pc, ip, fp, lsl #18
     178:	01560300 	cmpeq	r6, r0, lsl #6
     17c:	00000076 	andeq	r0, r0, r6, ror r0
     180:	040c0018 	streq	r0, [ip], #-24
     184:	03000009 	movweq	r0, #9
     188:	011d0157 	tsteq	sp, r7, asr r1
     18c:	50090000 	andpl	r0, r9, r0
     190:	9f020b03 	svcls	0x00020b03
     194:	0a000003 	beq	1a8 <_Minimum_Stack_Size+0xa8>
     198:	00315243 	eorseq	r5, r1, r3, asr #4
     19c:	86020d03 	strhi	r0, [r2], -r3, lsl #26
     1a0:	00000000 	andeq	r0, r0, r0
     1a4:	0007e30b 	andeq	lr, r7, fp, lsl #6
     1a8:	020e0300 	andeq	r0, lr, #0, 6
     1ac:	00000053 	andeq	r0, r0, r3, asr r0
     1b0:	52430a02 	subpl	r0, r3, #8192	; 0x2000
     1b4:	0f030032 	svceq	0x00030032
     1b8:	00008602 	andeq	r8, r0, r2, lsl #12
     1bc:	ed0b0400 	cfstrs	mvf0, [fp, #-0]
     1c0:	03000007 	movweq	r0, #7
     1c4:	00530210 	subseq	r0, r3, r0, lsl r2
     1c8:	0b060000 	bleq	1801d0 <__Stack_Size+0x17fdd0>
     1cc:	000005c9 	andeq	r0, r0, r9, asr #11
     1d0:	86021103 	strhi	r1, [r2], -r3, lsl #2
     1d4:	08000000 	stmdaeq	r0, {}	; <UNPREDICTABLE>
     1d8:	0007f70b 	andeq	pc, r7, fp, lsl #14
     1dc:	02120300 	andseq	r0, r2, #0, 6
     1e0:	00000053 	andeq	r0, r0, r3, asr r0
     1e4:	04930b0a 	ldreq	r0, [r3], #2826	; 0xb0a
     1e8:	13030000 	movwne	r0, #12288	; 0x3000
     1ec:	00008602 	andeq	r8, r0, r2, lsl #12
     1f0:	010b0c00 	tsteq	fp, r0, lsl #24
     1f4:	03000008 	movweq	r0, #8
     1f8:	00530214 	subseq	r0, r3, r4, lsl r2
     1fc:	0a0e0000 	beq	380204 <__Stack_Size+0x37fe04>
     200:	03005253 	movweq	r5, #595	; 0x253
     204:	00860215 	addeq	r0, r6, r5, lsl r2
     208:	0b100000 	bleq	400210 <__Stack_Size+0x3ffe10>
     20c:	0000080b 	andeq	r0, r0, fp, lsl #16
     210:	53021603 	movwpl	r1, #9731	; 0x2603
     214:	12000000 	andne	r0, r0, #0
     218:	5247450a 	subpl	r4, r7, #41943040	; 0x2800000
     21c:	02170300 	andseq	r0, r7, #0, 6
     220:	00000086 	andeq	r0, r0, r6, lsl #1
     224:	08150b14 	ldmdaeq	r5, {r2, r4, r8, r9, fp}
     228:	18030000 	stmdane	r3, {}	; <UNPREDICTABLE>
     22c:	00005302 	andeq	r5, r0, r2, lsl #6
     230:	fe0b1600 	cdp2	6, 0, cr1, cr11, cr0, {0}
     234:	03000002 	movweq	r0, #2
     238:	00860219 	addeq	r0, r6, r9, lsl r2
     23c:	0b180000 	bleq	600244 <__Stack_Size+0x5ffe44>
     240:	0000081f 	andeq	r0, r0, pc, lsl r8
     244:	53021a03 	movwpl	r1, #10755	; 0x2a03
     248:	1a000000 	bne	250 <_Minimum_Stack_Size+0x150>
     24c:	0003040b 	andeq	r0, r3, fp, lsl #8
     250:	021b0300 	andseq	r0, fp, #0, 6
     254:	00000086 	andeq	r0, r0, r6, lsl #1
     258:	0c7c0b1c 	ldcleq	11, cr0, [ip], #-112	; 0xffffff90
     25c:	1c030000 	stcne	0, cr0, [r3], {-0}
     260:	00005302 	andeq	r5, r0, r2, lsl #6
     264:	430b1e00 	movwmi	r1, #48640	; 0xbe00
     268:	03000005 	movweq	r0, #5
     26c:	0086021d 	addeq	r0, r6, sp, lsl r2
     270:	0b200000 	bleq	800278 <__Stack_Size+0x7ffe78>
     274:	00000833 	andeq	r0, r0, r3, lsr r8
     278:	53021e03 	movwpl	r1, #11779	; 0x2e03
     27c:	22000000 	andcs	r0, r0, #0
     280:	544e430a 	strbpl	r4, [lr], #-778	; 0x30a
     284:	021f0300 	andseq	r0, pc, #0, 6
     288:	00000086 	andeq	r0, r0, r6, lsl #1
     28c:	083d0b24 	ldmdaeq	sp!, {r2, r5, r8, r9, fp}
     290:	20030000 	andcs	r0, r3, r0
     294:	00005302 	andeq	r5, r0, r2, lsl #6
     298:	500a2600 	andpl	r2, sl, r0, lsl #12
     29c:	03004353 	movweq	r4, #851	; 0x353
     2a0:	00860221 	addeq	r0, r6, r1, lsr #4
     2a4:	0b280000 	bleq	a002ac <__Stack_Size+0x9ffeac>
     2a8:	00000aa6 	andeq	r0, r0, r6, lsr #21
     2ac:	53022203 	movwpl	r2, #8707	; 0x2203
     2b0:	2a000000 	bcs	2b8 <_Minimum_Stack_Size+0x1b8>
     2b4:	5252410a 	subspl	r4, r2, #-2147483646	; 0x80000002
     2b8:	02230300 	eoreq	r0, r3, #0, 6
     2bc:	00000086 	andeq	r0, r0, r6, lsl #1
     2c0:	0ab10b2c 	beq	fec42f78 <SCS_BASE+0x1ec34f78>
     2c4:	24030000 	strcs	r0, [r3], #-0
     2c8:	00005302 	andeq	r5, r0, r2, lsl #6
     2cc:	520a2e00 	andpl	r2, sl, #0, 28
     2d0:	03005243 	movweq	r5, #579	; 0x243
     2d4:	00860225 	addeq	r0, r6, r5, lsr #4
     2d8:	0b300000 	bleq	c002e0 <__Stack_Size+0xbffee0>
     2dc:	00000abc 			; <UNDEFINED> instruction: 0x00000abc
     2e0:	53022603 	movwpl	r2, #9731	; 0x2603
     2e4:	32000000 	andcc	r0, r0, #0
     2e8:	0002ea0b 	andeq	lr, r2, fp, lsl #20
     2ec:	02270300 	eoreq	r0, r7, #0, 6
     2f0:	00000086 	andeq	r0, r0, r6, lsl #1
     2f4:	0ac70b34 	beq	ff1c2fcc <SCS_BASE+0x1f1b4fcc>
     2f8:	28030000 	stmdacs	r3, {}	; <UNPREDICTABLE>
     2fc:	00005302 	andeq	r5, r0, r2, lsl #6
     300:	ef0b3600 	svc	0x000b3600
     304:	03000002 	movweq	r0, #2
     308:	00860229 	addeq	r0, r6, r9, lsr #4
     30c:	0b380000 	bleq	e00314 <__Stack_Size+0xdfff14>
     310:	00000ad2 	ldrdeq	r0, [r0], -r2
     314:	53022a03 	movwpl	r2, #10755	; 0x2a03
     318:	3a000000 	bcc	320 <_Minimum_Stack_Size+0x220>
     31c:	0002f40b 	andeq	pc, r2, fp, lsl #8
     320:	022b0300 	eoreq	r0, fp, #0, 6
     324:	00000086 	andeq	r0, r0, r6, lsl #1
     328:	0add0b3c 	beq	ff743020 <SCS_BASE+0x1f735020>
     32c:	2c030000 	stccs	0, cr0, [r3], {-0}
     330:	00005302 	andeq	r5, r0, r2, lsl #6
     334:	f90b3e00 			; <UNDEFINED> instruction: 0xf90b3e00
     338:	03000002 	movweq	r0, #2
     33c:	0086022d 	addeq	r0, r6, sp, lsr #4
     340:	0b400000 	bleq	1000348 <__Stack_Size+0xffff48>
     344:	00000ae8 	andeq	r0, r0, r8, ror #21
     348:	53022e03 	movwpl	r2, #11779	; 0x2e03
     34c:	42000000 	andmi	r0, r0, #0
     350:	0002c50b 	andeq	ip, r2, fp, lsl #10
     354:	022f0300 	eoreq	r0, pc, #0, 6
     358:	00000086 	andeq	r0, r0, r6, lsl #1
     35c:	0af30b44 	beq	ffcc3074 <SCS_BASE+0x1fcb5074>
     360:	30030000 	andcc	r0, r3, r0
     364:	00005302 	andeq	r5, r0, r2, lsl #6
     368:	440a4600 	strmi	r4, [sl], #-1536	; 0x600
     36c:	03005243 	movweq	r5, #579	; 0x243
     370:	00860231 	addeq	r0, r6, r1, lsr r2
     374:	0b480000 	bleq	120037c <__Stack_Size+0x11fff7c>
     378:	00000afe 	strdeq	r0, [r0], -lr
     37c:	53023203 	movwpl	r3, #8707	; 0x2203
     380:	4a000000 	bmi	388 <_Minimum_Stack_Size+0x288>
     384:	0008600b 	andeq	r6, r8, fp
     388:	02330300 	eorseq	r0, r3, #0, 6
     38c:	00000086 	andeq	r0, r0, r6, lsl #1
     390:	0b090b4c 	bleq	2430c8 <__Stack_Size+0x242cc8>
     394:	34030000 	strcc	r0, [r3], #-0
     398:	00005302 	andeq	r5, r0, r2, lsl #6
     39c:	0c004e00 	stceq	14, cr4, [r0], {-0}
     3a0:	0000026e 	andeq	r0, r0, lr, ror #4
     3a4:	8e023503 	cfsh32hi	mvfx3, mvfx2, #3
     3a8:	09000001 	stmdbeq	r0, {r0}
     3ac:	0238031c 	eorseq	r0, r8, #28, 6	; 0x70000000
     3b0:	00000469 	andeq	r0, r0, r9, ror #8
     3b4:	0052530a 	subseq	r5, r2, sl, lsl #6
     3b8:	86023a03 	strhi	r3, [r2], -r3, lsl #20
     3bc:	00000000 	andeq	r0, r0, r0
     3c0:	0007e30b 	andeq	lr, r7, fp, lsl #6
     3c4:	023b0300 	eorseq	r0, fp, #0, 6
     3c8:	00000053 	andeq	r0, r0, r3, asr r0
     3cc:	52440a02 	subpl	r0, r4, #8192	; 0x2000
     3d0:	023c0300 	eorseq	r0, ip, #0, 6
     3d4:	00000086 	andeq	r0, r0, r6, lsl #1
     3d8:	07ed0b04 	strbeq	r0, [sp, r4, lsl #22]!
     3dc:	3d030000 	stccc	0, cr0, [r3, #-0]
     3e0:	00005302 	andeq	r5, r0, r2, lsl #6
     3e4:	420a0600 	andmi	r0, sl, #0, 12
     3e8:	03005252 	movweq	r5, #594	; 0x252
     3ec:	0086023e 	addeq	r0, r6, lr, lsr r2
     3f0:	0b080000 	bleq	2003f8 <__Stack_Size+0x1ffff8>
     3f4:	000007f7 	strdeq	r0, [r0], -r7
     3f8:	53023f03 	movwpl	r3, #12035	; 0x2f03
     3fc:	0a000000 	beq	404 <__Stack_Size+0x4>
     400:	3152430a 	cmpcc	r2, sl, lsl #6
     404:	02400300 	subeq	r0, r0, #0, 6
     408:	00000086 	andeq	r0, r0, r6, lsl #1
     40c:	08010b0c 	stmdaeq	r1, {r2, r3, r8, r9, fp}
     410:	41030000 	mrsmi	r0, (UNDEF: 3)
     414:	00005302 	andeq	r5, r0, r2, lsl #6
     418:	430a0e00 	movwmi	r0, #44544	; 0xae00
     41c:	03003252 	movweq	r3, #594	; 0x252
     420:	00860242 	addeq	r0, r6, r2, asr #4
     424:	0b100000 	bleq	40042c <__Stack_Size+0x40002c>
     428:	0000080b 	andeq	r0, r0, fp, lsl #16
     42c:	53024303 	movwpl	r4, #8963	; 0x2303
     430:	12000000 	andne	r0, r0, #0
     434:	3352430a 	cmpcc	r2, #671088640	; 0x28000000
     438:	02440300 	subeq	r0, r4, #0, 6
     43c:	00000086 	andeq	r0, r0, r6, lsl #1
     440:	08150b14 	ldmdaeq	r5, {r2, r4, r8, r9, fp}
     444:	45030000 	strmi	r0, [r3, #-0]
     448:	00005302 	andeq	r5, r0, r2, lsl #6
     44c:	4a0b1600 	bmi	2c5c54 <__Stack_Size+0x2c5854>
     450:	03000002 	movweq	r0, #2
     454:	00860246 	addeq	r0, r6, r6, asr #4
     458:	0b180000 	bleq	600460 <__Stack_Size+0x600060>
     45c:	0000081f 	andeq	r0, r0, pc, lsl r8
     460:	53024703 	movwpl	r4, #9987	; 0x2703
     464:	1a000000 	bne	46c <__Stack_Size+0x6c>
     468:	04c70c00 	strbeq	r0, [r7], #3072	; 0xc00
     46c:	48030000 	stmdami	r3, {}	; <UNPREDICTABLE>
     470:	0003ab02 	andeq	sl, r3, r2, lsl #22
     474:	04010600 	streq	r0, [r1], #-1536	; 0x600
     478:	00049c1c 	andeq	r9, r4, ip, lsl ip
     47c:	04880700 	streq	r0, [r8], #1792	; 0x700
     480:	07010000 	streq	r0, [r1, -r0]
     484:	00000865 	andeq	r0, r0, r5, ror #16
     488:	01320702 	teqeq	r2, r2, lsl #14
     48c:	07030000 	streq	r0, [r3, -r0]
     490:	00000512 	andeq	r0, r0, r2, lsl r5
     494:	042a0704 	strteq	r0, [sl], #-1796	; 0x704
     498:	00050000 	andeq	r0, r5, r0
     49c:	00078204 	andeq	r8, r7, r4, lsl #4
     4a0:	75220400 	strvc	r0, [r2, #-1024]!	; 0x400
     4a4:	06000004 	streq	r0, [r0], -r4
     4a8:	c2230501 	eorgt	r0, r3, #4194304	; 0x400000
     4ac:	07000004 	streq	r0, [r0, -r4]
     4b0:	0000030a 	andeq	r0, r0, sl, lsl #6
     4b4:	022a0701 	eoreq	r0, sl, #262144	; 0x40000
     4b8:	07020000 	streq	r0, [r2, -r0]
     4bc:	00000a21 	andeq	r0, r0, r1, lsr #20
     4c0:	c3040003 	movwgt	r0, #16387	; 0x4003
     4c4:	05000007 	streq	r0, [r0, #-7]
     4c8:	0004a727 	andeq	sl, r4, r7, lsr #14
     4cc:	05010600 	streq	r0, [r1, #-1536]	; 0x600
     4d0:	0005072e 	andeq	r0, r5, lr, lsr #14
     4d4:	07d50700 	ldrbeq	r0, [r5, r0, lsl #14]
     4d8:	07000000 	streq	r0, [r0, -r0]
     4dc:	00000c66 	andeq	r0, r0, r6, ror #24
     4e0:	03ea0704 	mvneq	r0, #4, 14	; 0x100000
     4e4:	07280000 	streq	r0, [r8, -r0]!
     4e8:	0000041c 	andeq	r0, r0, ip, lsl r4
     4ec:	450700c8 	strmi	r0, [r7, #-200]	; 0xc8
     4f0:	14000004 	strne	r0, [r0], #-4
     4f4:	00000007 	andeq	r0, r0, r7
     4f8:	20071000 	andcs	r1, r7, r0
     4fc:	1c000007 	stcne	0, cr0, [r0], {7}
     500:	00084707 	andeq	r4, r8, r7, lsl #14
     504:	04001800 	streq	r1, [r0], #-2048	; 0x800
     508:	00000911 	andeq	r0, r0, r1, lsl r9
     50c:	04cd3605 	strbeq	r3, [sp], #1541	; 0x605
     510:	040d0000 	streq	r0, [sp], #-0
     514:	053f3e05 	ldreq	r3, [pc, #-3589]!	; fffff717 <SCS_BASE+0x1fff1717>
     518:	030e0000 	movweq	r0, #57344	; 0xe000
     51c:	05000001 	streq	r0, [r0, #-1]
     520:	00005340 	andeq	r5, r0, r0, asr #6
     524:	f80e0000 			; <UNDEFINED> instruction: 0xf80e0000
     528:	0500000b 	streq	r0, [r0, #-11]
     52c:	0004c241 	andeq	ip, r4, r1, asr #4
     530:	e00e0200 	and	r0, lr, r0, lsl #4
     534:	05000000 	streq	r0, [r0, #-0]
     538:	00050742 	andeq	r0, r5, r2, asr #14
     53c:	04000300 	streq	r0, [r0], #-768	; 0x300
     540:	000009fd 	strdeq	r0, [r0], -sp
     544:	05124305 	ldreq	r4, [r2, #-773]	; 0x305
     548:	040d0000 	streq	r0, [sp], #-0
     54c:	05831a06 	streq	r1, [r3, #2566]	; 0xa06
     550:	d30e0000 	movwle	r0, #57344	; 0xe000
     554:	06000006 	streq	r0, [r0], -r6
     558:	0000651c 	andeq	r6, r0, ip, lsl r5
     55c:	3a0e0000 	bcc	380564 <__Stack_Size+0x380164>
     560:	0600000c 	streq	r0, [r0], -ip
     564:	0000651d 	andeq	r6, r0, sp, lsl r5
     568:	390e0100 	stmdbcc	lr, {r8}
     56c:	0600000b 	streq	r0, [r0], -fp
     570:	0000651e 	andeq	r6, r0, lr, lsl r5
     574:	480e0200 	stmdami	lr, {r9}
     578:	06000009 	streq	r0, [r0], -r9
     57c:	0000eb1f 	andeq	lr, r0, pc, lsl fp
     580:	04000300 	streq	r0, [r0], #-768	; 0x300
     584:	000002cf 	andeq	r0, r0, pc, asr #5
     588:	054a2006 	strbeq	r2, [sl, #-6]
     58c:	0a0d0000 	beq	340594 <__Stack_Size+0x340194>
     590:	05d31b07 	ldrbeq	r1, [r3, #2823]	; 0xb07
     594:	7a0e0000 	bvc	38059c <__Stack_Size+0x38019c>
     598:	07000004 	streq	r0, [r0, -r4]
     59c:	0000531d 	andeq	r5, r0, sp, lsl r3
     5a0:	9f0e0000 	svcls	0x000e0000
     5a4:	07000005 	streq	r0, [r0, -r5]
     5a8:	0000531e 	andeq	r5, r0, lr, lsl r3
     5ac:	e30e0200 	movw	r0, #57856	; 0xe200
     5b0:	07000006 	streq	r0, [r0, -r6]
     5b4:	0000531f 	andeq	r5, r0, pc, lsl r3
     5b8:	a50e0400 	strge	r0, [lr, #-1024]	; 0x400
     5bc:	07000002 	streq	r0, [r0, -r2]
     5c0:	00005320 	andeq	r5, r0, r0, lsr #6
     5c4:	df0e0600 	svcle	0x000e0600
     5c8:	07000004 	streq	r0, [r0, -r4]
     5cc:	00006521 	andeq	r6, r0, r1, lsr #10
     5d0:	04000800 	streq	r0, [r0], #-2048	; 0x800
     5d4:	00000bb2 			; <UNDEFINED> instruction: 0x00000bb2
     5d8:	058e2207 	streq	r2, [lr, #519]	; 0x207
     5dc:	100d0000 	andne	r0, sp, r0
     5e0:	062f1a08 	strteq	r1, [pc], -r8, lsl #20
     5e4:	910e0000 	mrsls	r0, (UNDEF: 14)
     5e8:	08000002 	stmdaeq	r0, {r1}
     5ec:	0000411c 	andeq	r4, r0, ip, lsl r1
     5f0:	7d0e0000 	stcvc	0, cr0, [lr, #-0]
     5f4:	08000001 	stmdaeq	r0, {r0}
     5f8:	0000531d 	andeq	r5, r0, sp, lsl r3
     5fc:	bc0e0400 	cfstrslt	mvf0, [lr], {-0}
     600:	08000001 	stmdaeq	r0, {r0}
     604:	0000531e 	andeq	r5, r0, lr, lsl r3
     608:	540e0600 	strpl	r0, [lr], #-1536	; 0x600
     60c:	0800000b 	stmdaeq	r0, {r0, r1, r3}
     610:	0000531f 	andeq	r5, r0, pc, lsl r3
     614:	be0e0800 	cdplt	8, 0, cr0, cr14, cr0, {0}
     618:	08000005 	stmdaeq	r0, {r0, r2}
     61c:	00005320 	andeq	r5, r0, r0, lsr #6
     620:	dc0e0a00 	stcle	10, cr0, [lr], {-0}
     624:	08000005 	stmdaeq	r0, {r0, r2}
     628:	00005321 	andeq	r5, r0, r1, lsr #6
     62c:	04000c00 	streq	r0, [r0], #-3072	; 0xc00
     630:	00000b27 	andeq	r0, r0, r7, lsr #22
     634:	05de2208 	ldrbeq	r2, [lr, #520]	; 0x208
     638:	870f0000 	strhi	r0, [pc, -r0]
     63c:	01000009 	tsteq	r0, r9
     640:	065f3009 	ldrbeq	r3, [pc], -r9
     644:	79070000 	stmdbvc	r7, {}	; <UNPREDICTABLE>
     648:	00000003 	andeq	r0, r0, r3
     64c:	000cb107 	andeq	fp, ip, r7, lsl #2
     650:	11070100 	mrsne	r0, (UNDEF: 23)
     654:	02000002 	andeq	r0, r0, #2
     658:	00064f07 	andeq	r4, r6, r7, lsl #30
     65c:	04000300 	streq	r0, [r0], #-768	; 0x300
     660:	00000988 	andeq	r0, r0, r8, lsl #19
     664:	063a3709 	ldrteq	r3, [sl], -r9, lsl #14
     668:	11100000 	tstne	r0, r0
     66c:	00066a04 	andeq	r6, r6, r4, lsl #20
     670:	0a580f00 	beq	1604278 <__Stack_Size+0x1603e78>
     674:	0a010000 	beq	4067c <__Stack_Size+0x4027c>
     678:	0006a230 	andeq	sl, r6, r0, lsr r2
     67c:	0a9a0700 	beq	fe682284 <SCS_BASE+0x1e674284>
     680:	07000000 	streq	r0, [r0, -r0]
     684:	00000c1c 	andeq	r0, r0, ip, lsl ip
     688:	060c0701 	streq	r0, [ip], -r1, lsl #14
     68c:	07020000 	streq	r0, [r2, -r0]
     690:	00000c5c 	andeq	r0, r0, ip, asr ip
     694:	04d50703 	ldrbeq	r0, [r5], #1795	; 0x703
     698:	07040000 	streq	r0, [r4, -r0]
     69c:	000009f2 	strdeq	r0, [r0], -r2
     6a0:	01060005 	tsteq	r6, r5
     6a4:	06b74d01 	ldrteq	r4, [r7], r1, lsl #26
     6a8:	1b070000 	blne	1c06b0 <__Stack_Size+0x1c02b0>
     6ac:	00000001 	andeq	r0, r0, r1
     6b0:	00087407 	andeq	r7, r8, r7, lsl #8
     6b4:	04000100 	streq	r0, [r0], #-256	; 0x100
     6b8:	0000021f 	andeq	r0, r0, pc, lsl r2
     6bc:	06a24d01 	strteq	r4, [r2], r1, lsl #26
     6c0:	a8040000 	stmdage	r4, {}	; <UNPREDICTABLE>
     6c4:	0100000b 	tsteq	r0, fp
     6c8:	00066b4f 	andeq	r6, r6, pc, asr #22
     6cc:	09e11200 	stmibeq	r1!, {r9, ip}^
     6d0:	85010000 	strhi	r0, [r1, #-0]
     6d4:	00004101 	andeq	r4, r0, r1, lsl #2
     6d8:	06f70100 	ldrbteq	r0, [r7], r0, lsl #2
     6dc:	e3130000 	tst	r3, #0
     6e0:	01000001 	tsteq	r0, r1
     6e4:	06f70185 	ldrbteq	r0, [r7], r5, lsl #3
     6e8:	08130000 	ldmdaeq	r3, {}	; <UNPREDICTABLE>
     6ec:	01000007 	tsteq	r0, r7
     6f0:	00650185 	rsbeq	r0, r5, r5, lsl #3
     6f4:	14000000 	strne	r0, [r0], #-0
     6f8:	6e690504 	cdpvs	5, 6, cr0, cr9, cr4, {0}
     6fc:	5e150074 	mrcpl	0, 0, r0, cr5, cr4, {3}
     700:	01000007 	tsteq	r0, r7
     704:	16010148 	strne	r0, [r1], -r8, asr #2
     708:	000006fe 	strdeq	r0, [r0], -lr
     70c:	080001a4 	stmdaeq	r0, {r2, r5, r7, r8}
     710:	0000000c 	andeq	r0, r0, ip
     714:	83179c01 	tsthi	r7, #256	; 0x100
     718:	01000008 	tsteq	r0, r8
     71c:	0065014c 	rsbeq	r0, r5, ip, asr #2
     720:	01b00000 	movseq	r0, r0
     724:	00140800 	andseq	r0, r4, r0, lsl #16
     728:	9c010000 	stcls	0, cr0, [r1], {-0}
     72c:	0006b118 	andeq	fp, r6, r8, lsl r1
     730:	01590100 	cmpeq	r9, r0, lsl #2
     734:	080001c4 	stmdaeq	r0, {r2, r6, r7, r8}
     738:	00000014 	andeq	r0, r0, r4, lsl r0
     73c:	30199c01 	andscc	r9, r9, r1, lsl #24
     740:	01000007 	tsteq	r0, r7
     744:	01d8015f 	bicseq	r0, r8, pc, asr r1
     748:	004e0800 	subeq	r0, lr, r0, lsl #16
     74c:	9c010000 	stcls	0, cr0, [r1], {-0}
     750:	000007d5 	ldrdeq	r0, [r0], -r5
     754:	0009cb1a 	andeq	ip, r9, sl, lsl fp
     758:	01610100 	cmneq	r1, r0, lsl #2
     75c:	000005d3 	ldrdeq	r0, [r0], -r3
     760:	1b6c9102 	blne	1b24b70 <__Stack_Size+0x1b24770>
     764:	080001fc 	stmdaeq	r0, {r2, r3, r4, r5, r6, r7, r8}
     768:	000019f6 	strdeq	r1, [r0], -r6
     76c:	0000077e 	andeq	r0, r0, lr, ror r7
     770:	0251011c 	subseq	r0, r1, #28, 2
     774:	011c6c91 			; <UNDEFINED> instruction: 0x011c6c91
     778:	4a400350 	bmi	10014c0 <__Stack_Size+0x10010c0>
     77c:	0a1b0024 	beq	6c0814 <__Stack_Size+0x6c0414>
     780:	19080002 	stmdbne	r8, {r1}
     784:	9f00001a 	svcls	0x0000001a
     788:	1c000007 	stcne	0, cr0, [r0], {7}
     78c:	31015201 	tstcc	r1, r1, lsl #4
     790:	0351011c 	cmpeq	r1, #28, 2
     794:	1c03830a 	stcne	3, cr8, [r3], {10}
     798:	40035001 	andmi	r5, r3, r1
     79c:	1b00244a 	blne	98cc <__Stack_Size+0x94cc>
     7a0:	08000214 	stmdaeq	r0, {r2, r4, r9}
     7a4:	00001a35 	andeq	r1, r0, r5, lsr sl
     7a8:	000007b9 			; <UNDEFINED> instruction: 0x000007b9
     7ac:	0151011c 	cmpeq	r1, ip, lsl r1
     7b0:	50011c31 	andpl	r1, r1, r1, lsr ip
     7b4:	244a4003 	strbcs	r4, [sl], #-3
     7b8:	02201d00 	eoreq	r1, r0, #0, 26
     7bc:	1a4c0800 	bne	13027c4 <__Stack_Size+0x13023c4>
     7c0:	011c0000 	tsteq	ip, r0
     7c4:	1c310152 	ldfnes	f0, [r1], #-328	; 0xfffffeb8
     7c8:	31015101 	tstcc	r1, r1, lsl #2
     7cc:	0350011c 	cmpeq	r0, #28, 2
     7d0:	00244a40 	eoreq	r4, r4, r0, asr #20
     7d4:	00f41800 	rscseq	r1, r4, r0, lsl #16
     7d8:	80010000 	andhi	r0, r1, r0
     7dc:	00000001 	andeq	r0, r0, r1
     7e0:	00001400 	andeq	r1, r0, r0, lsl #8
     7e4:	1e9c0100 	fmlnee	f0, f4, f0
     7e8:	000006cd 	andeq	r0, r0, sp, asr #13
     7ec:	00000000 	andeq	r0, r0, r0
     7f0:	00000030 	andeq	r0, r0, r0, lsr r0
     7f4:	08239c01 	stmdaeq	r3!, {r0, sl, fp, ip, pc}
     7f8:	de1f0000 	cdple	0, 1, cr0, cr15, cr0, {0}
     7fc:	00000006 	andeq	r0, r0, r6
     800:	20000000 	andcs	r0, r0, r0
     804:	000006ea 	andeq	r0, r0, sl, ror #13
     808:	00215101 	eoreq	r5, r1, r1, lsl #2
     80c:	1f000000 	svcne	0x00000000
     810:	000006ea 	andeq	r0, r0, sl, ror #13
     814:	00000060 	andeq	r0, r0, r0, rrx
     818:	0006de1f 	andeq	sp, r6, pc, lsl lr
     81c:	00008000 	andeq	r8, r0, r0
     820:	19000000 	stmdbne	r0, {}	; <UNPREDICTABLE>
     824:	00000b95 	muleq	r0, r5, fp
     828:	2801d301 	stmdacs	r1, {r0, r8, r9, ip, lr, pc}
     82c:	28080002 	stmdacs	r8, {r1}
     830:	01000000 	mrseq	r0, (UNDEF: 0)
     834:	00089d9c 	muleq	r8, ip, sp
     838:	61642200 	cmnvs	r4, r0, lsl #4
     83c:	d3010074 	movwle	r0, #4212	; 0x1074
     840:	00006501 	andeq	r6, r0, r1, lsl #10
     844:	0000ba00 	andeq	fp, r0, r0, lsl #20
     848:	02341b00 	eorseq	r1, r4, #0, 22
     84c:	1a680800 	bne	1a02854 <__Stack_Size+0x1a02454>
     850:	08660000 	stmdaeq	r6!, {}^	; <UNPREDICTABLE>
     854:	011c0000 	tsteq	ip, r0
     858:	40080251 	andmi	r0, r8, r1, asr r2
     85c:	0550011c 	ldrbeq	r0, [r0, #-284]	; 0x11c
     860:	0138000c 	teqeq	r8, ip
     864:	3c1b0040 	ldccc	0, cr0, [fp], {64}	; 0x40
     868:	84080002 	strhi	r0, [r8], #-2
     86c:	8300001a 	movwhi	r0, #26
     870:	1c000008 	stcne	0, cr0, [r0], {8}
     874:	74025101 	strvc	r5, [r2], #-257	; 0x101
     878:	50011c00 	andpl	r1, r1, r0, lsl #24
     87c:	38000c05 	stmdacc	r0, {r0, r2, sl, fp}
     880:	1d004001 	stcne	0, cr4, [r0, #-4]
     884:	08000244 	stmdaeq	r0, {r2, r6, r9}
     888:	00001a9a 	muleq	r0, sl, sl
     88c:	0251011c 	subseq	r0, r1, #28, 2
     890:	011c4008 	tsteq	ip, r8
     894:	000c0550 	andeq	r0, ip, r0, asr r5
     898:	00400138 	subeq	r0, r0, r8, lsr r1
     89c:	01101900 	tsteq	r0, r0, lsl #18
     8a0:	df010000 	svcle	0x00010000
     8a4:	00000001 	andeq	r0, r0, r1
     8a8:	00004a00 	andeq	r4, r0, r0, lsl #20
     8ac:	059c0100 	ldreq	r0, [ip, #256]	; 0x100
     8b0:	23000009 	movwcs	r0, #9
     8b4:	000006cd 	andeq	r0, r0, sp, asr #13
     8b8:	6501df01 	strvs	sp, [r1, #-3841]	; 0xf01
     8bc:	db000000 	blle	8c4 <__Stack_Size+0x4c4>
     8c0:	24000000 	strcs	r0, [r0], #-0
     8c4:	00000a1c 	andeq	r0, r0, ip, lsl sl
     8c8:	6501e101 	strvs	lr, [r1, #-257]	; 0x101
     8cc:	2d000000 	stccs	0, cr0, [r0, #-0]
     8d0:	1b000001 	blne	8dc <__Stack_Size+0x4dc>
     8d4:	00000000 	andeq	r0, r0, r0
     8d8:	00000823 	andeq	r0, r0, r3, lsr #16
     8dc:	000008e7 	andeq	r0, r0, r7, ror #17
     8e0:	0250011c 	subseq	r0, r0, #28, 2
     8e4:	1b003074 	blne	cabc <__Stack_Size+0xc6bc>
     8e8:	00000000 	andeq	r0, r0, r0
     8ec:	00000823 	andeq	r0, r0, r3, lsr #16
     8f0:	000008fb 	strdeq	r0, [r0], -fp
     8f4:	0250011c 	subseq	r0, r0, #28, 2
     8f8:	25003075 	strcs	r3, [r0, #-117]	; 0x75
     8fc:	00000000 	andeq	r0, r0, r0
     900:	00000823 	andeq	r0, r0, r3, lsr #16
     904:	09c11900 	stmibeq	r1, {r8, fp, ip}^
     908:	eb010000 	bl	40910 <__Stack_Size+0x40510>
     90c:	00025001 	andeq	r5, r2, r1
     910:	00001208 	andeq	r1, r0, r8, lsl #4
     914:	439c0100 	orrsmi	r0, ip, #0, 2
     918:	22000009 	andcs	r0, r0, #9
     91c:	00727473 	rsbseq	r7, r2, r3, ror r4
     920:	4301eb01 	movwmi	lr, #6913	; 0x1b01
     924:	61000009 	tstvs	r0, r9
     928:	26000001 	strcs	r0, [r0], -r1
     92c:	ed010069 	stc	0, cr0, [r1, #-420]	; 0xfffffe5c
     930:	0006f701 	andeq	pc, r6, r1, lsl #14
     934:	00018200 	andeq	r8, r1, r0, lsl #4
     938:	025e2700 	subseq	r2, lr, #0, 14
     93c:	08230800 	stmdaeq	r3!, {fp}
     940:	11000000 	mrsne	r0, (UNDEF: 0)
     944:	00094904 	andeq	r4, r9, r4, lsl #18
     948:	08010200 	stmdaeq	r1, {r9}
     94c:	00000a17 	andeq	r0, r0, r7, lsl sl
     950:	00049c19 	andeq	r9, r4, r9, lsl ip
     954:	01f40100 	mvnseq	r0, r0, lsl #2
     958:	08000262 	stmdaeq	r0, {r1, r5, r6, r9}
     95c:	00000034 	andeq	r0, r0, r4, lsr r0
     960:	09999c01 	ldmibeq	r9, {r0, sl, fp, ip, pc}
     964:	e0230000 	eor	r0, r3, r0
     968:	01000002 	tsteq	r0, r2
     96c:	005301f4 	ldrsheq	r0, [r3], #-20	; 0xffffffec
     970:	01de0000 	bicseq	r0, lr, r0
     974:	1c240000 	stcne	0, cr0, [r4], #-0
     978:	0100000a 	tsteq	r0, sl
     97c:	005301f6 	ldrsheq	r0, [r3], #-22	; 0xffffffea
     980:	01ff0000 	mvnseq	r0, r0
     984:	80270000 	eorhi	r0, r7, r0
     988:	23080002 	movwcs	r0, #32770	; 0x8002
     98c:	25000008 	strcs	r0, [r0, #-8]
     990:	08000296 	stmdaeq	r0, {r1, r2, r4, r7, r9}
     994:	00000823 	andeq	r0, r0, r3, lsr #16
     998:	02881900 	addeq	r1, r8, #0, 18
     99c:	01010000 	mrseq	r0, (UNDEF: 1)
     9a0:	00029602 	andeq	r9, r2, r2, lsl #12
     9a4:	00001408 	andeq	r1, r0, r8, lsl #8
     9a8:	df9c0100 	svcle	0x009c0100
     9ac:	23000009 	movwcs	r0, #9
     9b0:	00000356 	andeq	r0, r0, r6, asr r3
     9b4:	53020101 	movwpl	r0, #8449	; 0x2101
     9b8:	1d000000 	stcne	0, cr0, [r0, #-0]
     9bc:	1b000002 	blne	9cc <__Stack_Size+0x5cc>
     9c0:	080002a0 	stmdaeq	r0, {r5, r7, r9}
     9c4:	00000950 	andeq	r0, r0, r0, asr r9
     9c8:	000009d5 	ldrdeq	r0, [r0], -r5
     9cc:	0450011c 	ldrbeq	r0, [r0], #-284	; 0x11c
     9d0:	25380074 	ldrcs	r0, [r8, #-116]!	; 0x74
     9d4:	02aa2500 	adceq	r2, sl, #0, 10
     9d8:	09500800 	ldmdbeq	r0, {fp}^
     9dc:	19000000 	stmdbne	r0, {}	; <UNPREDICTABLE>
     9e0:	0000043c 	andeq	r0, r0, ip, lsr r4
     9e4:	aa020701 	bge	825f0 <__Stack_Size+0x821f0>
     9e8:	14080002 	strne	r0, [r8], #-2
     9ec:	01000000 	mrseq	r0, (UNDEF: 0)
     9f0:	000a2d9c 	muleq	sl, ip, sp
     9f4:	01422300 	mrseq	r2, SPSR_svc
     9f8:	07010000 	streq	r0, [r1, -r0]
     9fc:	00004102 	andeq	r4, r0, r2, lsl #2
     a00:	00023e00 	andeq	r3, r2, r0, lsl #28
     a04:	02b41b00 	adcseq	r1, r4, #0, 22
     a08:	09990800 	ldmibeq	r9, {fp}
     a0c:	0a1b0000 	beq	6c0a14 <__Stack_Size+0x6c0614>
     a10:	011c0000 	tsteq	ip, r0
     a14:	00740450 	rsbseq	r0, r4, r0, asr r4
     a18:	28002540 	stmdacs	r0, {r6, r8, sl, sp}
     a1c:	080002be 	stmdaeq	r0, {r1, r2, r3, r4, r5, r7, r9}
     a20:	00000999 	muleq	r0, r9, r9
     a24:	0350011c 	cmpeq	r0, #28, 2
     a28:	005001f3 	ldrsheq	r0, [r0], #-19	; 0xffffffed
     a2c:	010c1900 	tsteq	ip, r0, lsl #18
     a30:	0e010000 	cdpeq	0, 0, cr0, cr1, cr0, {0}
     a34:	00000002 	andeq	r0, r0, r2
     a38:	00004a00 	andeq	r4, r0, r0, lsl #20
     a3c:	959c0100 	ldrls	r0, [ip, #256]	; 0x100
     a40:	2300000a 	movwcs	r0, #10
     a44:	000006cd 	andeq	r0, r0, sp, asr #13
     a48:	65020e01 	strvs	r0, [r2, #-3585]	; 0xe01
     a4c:	6a000000 	bvs	a54 <__Stack_Size+0x654>
     a50:	24000002 	strcs	r0, [r0], #-2
     a54:	00000a1c 	andeq	r0, r0, ip, lsl sl
     a58:	65021001 	strvs	r1, [r2, #-1]
     a5c:	bc000000 	stclt	0, cr0, [r0], {-0}
     a60:	1b000002 	blne	a70 <__Stack_Size+0x670>
     a64:	00000000 	andeq	r0, r0, r0
     a68:	00001ab4 			; <UNDEFINED> instruction: 0x00001ab4
     a6c:	00000a77 	andeq	r0, r0, r7, ror sl
     a70:	0250011c 	subseq	r0, r0, #28, 2
     a74:	1b003074 	blne	cc4c <__Stack_Size+0xc84c>
     a78:	00000000 	andeq	r0, r0, r0
     a7c:	00001ab4 			; <UNDEFINED> instruction: 0x00001ab4
     a80:	00000a8b 	andeq	r0, r0, fp, lsl #21
     a84:	0250011c 	subseq	r0, r0, #28, 2
     a88:	25003075 	strcs	r3, [r0, #-117]	; 0x75
     a8c:	00000000 	andeq	r0, r0, r0
     a90:	00001ab4 			; <UNDEFINED> instruction: 0x00001ab4
     a94:	09bd1900 	ldmibeq	sp!, {r8, fp, ip}
     a98:	1b010000 	blne	40aa0 <__Stack_Size+0x406a0>
     a9c:	0002be02 	andeq	fp, r2, r2, lsl #28
     aa0:	00001208 	andeq	r1, r0, r8, lsl #4
     aa4:	d39c0100 	orrsle	r0, ip, #0, 2
     aa8:	2200000a 	andcs	r0, r0, #10
     aac:	00727473 	rsbseq	r7, r2, r3, ror r4
     ab0:	43021b01 	movwmi	r1, #11009	; 0x2b01
     ab4:	f0000009 			; <UNDEFINED> instruction: 0xf0000009
     ab8:	26000002 	strcs	r0, [r0], -r2
     abc:	1d010069 	stcne	0, cr0, [r1, #-420]	; 0xfffffe5c
     ac0:	0006f702 	andeq	pc, r6, r2, lsl #14
     ac4:	00031100 	andeq	r1, r3, r0, lsl #2
     ac8:	02cc2700 	sbceq	r2, ip, #0, 14
     acc:	1ab40800 	bne	fed02ad4 <SCS_BASE+0x1ecf4ad4>
     ad0:	19000000 	stmdbne	r0, {}	; <UNPREDICTABLE>
     ad4:	00000498 	muleq	r0, r8, r4
     ad8:	00022401 	andeq	r2, r2, r1, lsl #8
     adc:	34000000 	strcc	r0, [r0], #-0
     ae0:	01000000 	mrseq	r0, (UNDEF: 0)
     ae4:	000b1c9c 	muleq	fp, ip, ip
     ae8:	02e02300 	rsceq	r2, r0, #0, 6
     aec:	24010000 	strcs	r0, [r1], #-0
     af0:	00005302 	andeq	r5, r0, r2, lsl #6
     af4:	00036d00 	andeq	r6, r3, r0, lsl #26
     af8:	0a1c2400 	beq	709b00 <__Stack_Size+0x709700>
     afc:	26010000 	strcs	r0, [r1], -r0
     b00:	00005302 	andeq	r5, r0, r2, lsl #6
     b04:	00038e00 	andeq	r8, r3, r0, lsl #28
     b08:	00002700 	andeq	r2, r0, r0, lsl #14
     b0c:	1ab40000 	bne	fed00b14 <SCS_BASE+0x1ecf2b14>
     b10:	00250000 	eoreq	r0, r5, r0
     b14:	b4000000 	strlt	r0, [r0], #-0
     b18:	0000001a 	andeq	r0, r0, sl, lsl r0
     b1c:	00028419 	andeq	r8, r2, r9, lsl r4
     b20:	02310100 	eorseq	r0, r1, #0, 2
     b24:	00000000 	andeq	r0, r0, r0
     b28:	00000014 	andeq	r0, r0, r4, lsl r0
     b2c:	0b629c01 	bleq	18a7b38 <__Stack_Size+0x18a7738>
     b30:	56230000 	strtpl	r0, [r3], -r0
     b34:	01000003 	tsteq	r0, r3
     b38:	00530231 	subseq	r0, r3, r1, lsr r2
     b3c:	03ac0000 			; <UNDEFINED> instruction: 0x03ac0000
     b40:	001b0000 	andseq	r0, fp, r0
     b44:	d3000000 	movwle	r0, #0
     b48:	5800000a 	stmdapl	r0, {r1, r3}
     b4c:	1c00000b 	stcne	0, cr0, [r0], {11}
     b50:	74045001 	strvc	r5, [r4], #-1
     b54:	00253800 	eoreq	r3, r5, r0, lsl #16
     b58:	00000025 	andeq	r0, r0, r5, lsr #32
     b5c:	000ad300 	andeq	sp, sl, r0, lsl #6
     b60:	38190000 	ldmdacc	r9, {}	; <UNPREDICTABLE>
     b64:	01000004 	tsteq	r0, r4
     b68:	00000237 	andeq	r0, r0, r7, lsr r2
     b6c:	00140000 	andseq	r0, r4, r0
     b70:	9c010000 	stcls	0, cr0, [r1], {-0}
     b74:	00000bb0 			; <UNDEFINED> instruction: 0x00000bb0
     b78:	00014223 	andeq	r4, r1, r3, lsr #4
     b7c:	02370100 	eorseq	r0, r7, #0, 2
     b80:	00000041 	andeq	r0, r0, r1, asr #32
     b84:	000003cd 	andeq	r0, r0, sp, asr #7
     b88:	0000001b 	andeq	r0, r0, fp, lsl r0
     b8c:	000b1c00 	andeq	r1, fp, r0, lsl #24
     b90:	000b9e00 	andeq	r9, fp, r0, lsl #28
     b94:	50011c00 	andpl	r1, r1, r0, lsl #24
     b98:	40007404 	andmi	r7, r0, r4, lsl #8
     b9c:	00280025 	eoreq	r0, r8, r5, lsr #32
     ba0:	1c000000 	stcne	0, cr0, [r0], {-0}
     ba4:	1c00000b 	stcne	0, cr0, [r0], {11}
     ba8:	f3035001 	vhadd.u8	d5, d3, d1
     bac:	00005001 	andeq	r5, r0, r1
     bb0:	00069f17 	andeq	r9, r6, r7, lsl pc
     bb4:	023e0100 	eorseq	r0, lr, #0, 2
     bb8:	00000065 	andeq	r0, r0, r5, rrx
     bbc:	00000000 	andeq	r0, r0, r0
     bc0:	00000020 	andeq	r0, r0, r0, lsr #32
     bc4:	0b199c01 	bleq	667bd0 <__Stack_Size+0x6677d0>
     bc8:	01000002 	tsteq	r0, r2
     bcc:	02d0024a 	sbcseq	r0, r0, #-1610612732	; 0xa0000004
     bd0:	002c0800 	eoreq	r0, ip, r0, lsl #16
     bd4:	9c010000 	stcls	0, cr0, [r1], {-0}
     bd8:	00000c1d 	andeq	r0, r0, sp, lsl ip
     bdc:	000cab23 	andeq	sl, ip, r3, lsr #22
     be0:	024a0100 	subeq	r0, sl, #0, 2
     be4:	00000041 	andeq	r0, r0, r1, asr #32
     be8:	000003f9 	strdeq	r0, [r0], -r9
     bec:	0002da1b 	andeq	sp, r2, fp, lsl sl
     bf0:	001ac508 	andseq	ip, sl, r8, lsl #10
     bf4:	000bff00 	andeq	pc, fp, r0, lsl #30
     bf8:	50011c00 	andpl	r1, r1, r0, lsl #24
     bfc:	1b003101 	blne	d008 <__Stack_Size+0xcc08>
     c00:	080002ec 	stmdaeq	r0, {r2, r3, r5, r6, r7, r9}
     c04:	00001ac5 	andeq	r1, r0, r5, asr #21
     c08:	00000c13 	andeq	r0, r0, r3, lsl ip
     c0c:	0250011c 	subseq	r0, r0, #28, 2
     c10:	2500fe09 	strcs	pc, [r0, #-3593]	; 0xe09
     c14:	080002f6 	stmdaeq	r0, {r1, r2, r4, r5, r6, r7, r9}
     c18:	00001ac5 	andeq	r1, r0, r5, asr #21
     c1c:	05352900 	ldreq	r2, [r5, #-2304]!	; 0x900
     c20:	1b010000 	blne	40c28 <__Stack_Size+0x40828>
     c24:	00005304 	andeq	r5, r0, r4, lsl #6
     c28:	0002fc00 	andeq	pc, r2, r0, lsl #24
     c2c:	00002e08 	andeq	r2, r0, r8, lsl #28
     c30:	769c0100 	ldrvc	r0, [ip], r0, lsl #2
     c34:	2200000c 	andcs	r0, r0, #12
     c38:	00417062 	subeq	r7, r1, r2, rrx
     c3c:	43041b01 	movwmi	r1, #19201	; 0x4b01
     c40:	34000009 	strcc	r0, [r0], #-9
     c44:	22000004 	andcs	r0, r0, #4
     c48:	00427062 	subeq	r7, r2, r2, rrx
     c4c:	43041b01 	movwmi	r1, #19201	; 0x4b01
     c50:	55000009 	strpl	r0, [r0, #-9]
     c54:	2a000004 	bcs	c6c <__Stack_Size+0x86c>
     c58:	000001b6 			; <UNDEFINED> instruction: 0x000001b6
     c5c:	f7041b01 			; <UNDEFINED> instruction: 0xf7041b01
     c60:	01000006 	tsteq	r0, r6
     c64:	00112452 	andseq	r2, r1, r2, asr r4
     c68:	1d010000 	stcne	0, cr0, [r1, #-0]
     c6c:	00005304 	andeq	r5, r0, r4, lsl #6
     c70:	00047600 	andeq	r7, r4, r0, lsl #12
     c74:	dd290000 	stcle	0, cr0, [r9, #-0]
     c78:	0100000c 	tsteq	r0, ip
     c7c:	00530429 	subseq	r0, r3, r9, lsr #8
     c80:	032a0000 	teqeq	sl, #0
     c84:	00240800 	eoreq	r0, r4, r0, lsl #16
     c88:	9c010000 	stcls	0, cr0, [r1], {-0}
     c8c:	00000cc1 	andeq	r0, r0, r1, asr #25
     c90:	00059923 	andeq	r9, r5, r3, lsr #18
     c94:	04290100 	strteq	r0, [r9], #-256	; 0x100
     c98:	00000943 	andeq	r0, r0, r3, asr #18
     c9c:	000004af 	andeq	r0, r0, pc, lsr #9
     ca0:	000c0323 	andeq	r0, ip, r3, lsr #6
     ca4:	04290100 	strteq	r0, [r9], #-256	; 0x100
     ca8:	00000943 	andeq	r0, r0, r3, asr #18
     cac:	000004cf 	andeq	r0, r0, pc, asr #9
     cb0:	00087c24 	andeq	r7, r8, r4, lsr #24
     cb4:	042b0100 	strteq	r0, [fp], #-256	; 0x100
     cb8:	00000053 	andeq	r0, r0, r3, asr r0
     cbc:	000004fd 	strdeq	r0, [r0], -sp
     cc0:	0a321900 	beq	c870c8 <__Stack_Size+0xc86cc8>
     cc4:	70010000 	andvc	r0, r1, r0
     cc8:	00035004 	andeq	r5, r3, r4
     ccc:	0000b808 	andeq	fp, r0, r8, lsl #16
     cd0:	639c0100 	orrsvs	r0, ip, #0, 2
     cd4:	2300000e 	movwcs	r0, #14
     cd8:	0000021a 	andeq	r0, r0, sl, lsl r2
     cdc:	65047001 	strvs	r7, [r4, #-1]
     ce0:	2c000000 	stccs	0, cr0, [r0], {-0}
     ce4:	23000005 	movwcs	r0, #5
     ce8:	000009e9 	andeq	r0, r0, r9, ror #19
     cec:	41047001 	tstmi	r4, r1
     cf0:	4d000000 	stcmi	0, cr0, [r0, #-0]
     cf4:	1a000005 	bne	d10 <__Stack_Size+0x910>
     cf8:	00000521 	andeq	r0, r0, r1, lsr #10
     cfc:	2f047201 	svccs	0x00047201
     d00:	02000006 	andeq	r0, r0, #6
     d04:	5e1b6091 	mrcpl	0, 0, r6, cr11, cr1, {4}
     d08:	d6080003 	strle	r0, [r8], -r3
     d0c:	1a00001a 	bne	d7c <__Stack_Size+0x97c>
     d10:	1c00000d 	stcne	0, cr0, [r0], {13}
     d14:	7d025001 	stcvc	0, cr5, [r2, #-4]
     d18:	841b0000 	ldrhi	r0, [fp], #-0
     d1c:	ed080003 	stc	0, cr0, [r8, #-12]
     d20:	3100001a 	tstcc	r0, sl, lsl r0
     d24:	1c00000d 	stcne	0, cr0, [r0], {13}
     d28:	0c055001 	stceq	0, cr5, [r5], {1}
     d2c:	40013800 	andmi	r3, r1, r0, lsl #16
     d30:	038a1b00 	orreq	r1, sl, #0, 22
     d34:	0bc60800 	bleq	ff182d3c <SCS_BASE+0x1f174d3c>
     d38:	0d440000 	stcleq	0, cr0, [r4, #-0]
     d3c:	011c0000 	tsteq	ip, r0
     d40:	003a0150 	eorseq	r0, sl, r0, asr r1
     d44:	0003921b 	andeq	r9, r3, fp, lsl r2
     d48:	001afe08 	andseq	pc, sl, r8, lsl #28
     d4c:	000d6100 	andeq	r6, sp, r0, lsl #2
     d50:	51011c00 	tstpl	r1, r0, lsl #24
     d54:	1c007d02 	stcne	13, cr7, [r0], {2}
     d58:	0c055001 	stceq	0, cr5, [r5], {1}
     d5c:	40013800 	andmi	r3, r1, r0, lsl #16
     d60:	039e1b00 	orrseq	r1, lr, #0, 22
     d64:	1b140800 	blne	502d6c <__Stack_Size+0x50296c>
     d68:	0d850000 	stceq	0, cr0, [r5]
     d6c:	011c0000 	tsteq	ip, r0
     d70:	00740252 	rsbseq	r0, r4, r2, asr r2
     d74:	0351011c 	cmpeq	r1, #28, 2
     d78:	1c05250a 	cfstr32ne	mvfx2, [r5], {10}
     d7c:	0c055001 	stceq	0, cr5, [r5], {1}
     d80:	40013800 	andmi	r3, r1, r0, lsl #16
     d84:	03ae1b00 			; <UNDEFINED> instruction: 0x03ae1b00
     d88:	1aed0800 	bne	ffb42d90 <SCS_BASE+0x1fb34d90>
     d8c:	0d9c0000 	ldceq	0, cr0, [ip]
     d90:	011c0000 	tsteq	ip, r0
     d94:	000c0550 	andeq	r0, ip, r0, asr r5
     d98:	00400044 	subeq	r0, r0, r4, asr #32
     d9c:	0003b41b 	andeq	fp, r3, fp, lsl r4
     da0:	000bc608 	andeq	ip, fp, r8, lsl #12
     da4:	000daf00 	andeq	sl, sp, r0, lsl #30
     da8:	50011c00 	andpl	r1, r1, r0, lsl #24
     dac:	1b003a01 	blne	f5b8 <__Stack_Size+0xf1b8>
     db0:	080003bc 	stmdaeq	r0, {r2, r3, r4, r5, r7, r8, r9}
     db4:	00001afe 	strdeq	r1, [r0], -lr
     db8:	00000dcc 	andeq	r0, r0, ip, asr #27
     dbc:	0251011c 	subseq	r0, r1, #28, 2
     dc0:	011c007d 	tsteq	ip, sp, ror r0
     dc4:	000c0550 	andeq	r0, ip, r0, asr r5
     dc8:	00400044 	subeq	r0, r0, r4, asr #32
     dcc:	0003c81b 	andeq	ip, r3, fp, lsl r8
     dd0:	001b1408 	andseq	r1, fp, r8, lsl #8
     dd4:	000def00 	andeq	lr, sp, r0, lsl #30
     dd8:	52011c00 	andpl	r1, r1, #0, 24
     ddc:	011c3101 	tsteq	ip, r1, lsl #2
     de0:	250a0351 	strcs	r0, [sl, #-849]	; 0x351
     de4:	50011c05 	andpl	r1, r1, r5, lsl #24
     de8:	44000c05 	strmi	r0, [r0], #-3077	; 0xc05
     dec:	1b004000 	blne	10df4 <__Stack_Size+0x109f4>
     df0:	080003d6 	stmdaeq	r0, {r1, r2, r4, r6, r7, r8, r9}
     df4:	00001aed 	andeq	r1, r0, sp, ror #21
     df8:	00000e06 	andeq	r0, r0, r6, lsl #28
     dfc:	0550011c 	ldrbeq	r0, [r0, #-284]	; 0x11c
     e00:	0048000c 	subeq	r0, r8, ip
     e04:	dc1b0040 	ldcle	0, cr0, [fp], {64}	; 0x40
     e08:	c6080003 	strgt	r0, [r8], -r3
     e0c:	1900000b 	stmdbne	r0, {r0, r1, r3}
     e10:	1c00000e 	stcne	0, cr0, [r0], {14}
     e14:	3a015001 	bcc	54e20 <__Stack_Size+0x54a20>
     e18:	03e41b00 	mvneq	r1, #0, 22
     e1c:	1afe0800 	bne	fff82e24 <SCS_BASE+0x1ff74e24>
     e20:	0e360000 	cdpeq	0, 3, cr0, cr6, cr0, {0}
     e24:	011c0000 	tsteq	ip, r0
     e28:	007d0251 	rsbseq	r0, sp, r1, asr r2
     e2c:	0550011c 	ldrbeq	r0, [r0, #-284]	; 0x11c
     e30:	0048000c 	subeq	r0, r8, ip
     e34:	f01b0040 			; <UNDEFINED> instruction: 0xf01b0040
     e38:	14080003 	strne	r0, [r8], #-3
     e3c:	5900001b 	stmdbpl	r0, {r0, r1, r3, r4}
     e40:	1c00000e 	stcne	0, cr0, [r0], {14}
     e44:	31015201 	tstcc	r1, r1, lsl #4
     e48:	0351011c 	cmpeq	r1, #28, 2
     e4c:	1c05250a 	cfstr32ne	mvfx2, [r5], {10}
     e50:	0c055001 	stceq	0, cr5, [r5], {1}
     e54:	40004800 	andmi	r4, r0, r0, lsl #16
     e58:	03f82700 	mvnseq	r2, #0, 14
     e5c:	1b2f0800 	blne	bc2e64 <__Stack_Size+0xbc2a64>
     e60:	19000000 	stmdbne	r0, {}	; <UNPREDICTABLE>
     e64:	0000099d 	muleq	r0, sp, r9
     e68:	08025d01 	stmdaeq	r2, {r0, r8, sl, fp, ip, lr}
     e6c:	fc080004 	stc2	0, cr0, [r8], {4}
     e70:	01000003 	tsteq	r0, r3
     e74:	0012439c 	mulseq	r2, ip, r3
     e78:	0b862b00 	bleq	fe18ba80 <SCS_BASE+0x1e17da80>
     e7c:	5f010000 	svcpl	0x00010000
     e80:	00005302 	andeq	r5, r0, r2, lsl #6
     e84:	fe240000 	cdp2	0, 2, cr0, cr4, cr0, {0}
     e88:	0100000c 	tsteq	r0, ip
     e8c:	00650260 	rsbeq	r0, r5, r0, ror #4
     e90:	05790000 	ldrbeq	r0, [r9, #-0]!
     e94:	ea1a0000 	b	680e9c <__Stack_Size+0x680a9c>
     e98:	01000000 	mrseq	r0, (UNDEF: 0)
     e9c:	12430261 	subne	r0, r3, #268435462	; 0x10000006
     ea0:	91020000 	mrsls	r0, (UNDEF: 2)
     ea4:	00692648 	rsbeq	r2, r9, r8, asr #12
     ea8:	f7026201 			; <UNDEFINED> instruction: 0xf7026201
     eac:	a3000006 	movwge	r0, #6
     eb0:	2b000005 	blcs	ecc <__Stack_Size+0xacc>
     eb4:	00000463 	andeq	r0, r0, r3, ror #8
     eb8:	65026601 	strvs	r6, [r2, #-1537]	; 0x601
     ebc:	00000000 	andeq	r0, r0, r0
     ec0:	00057a24 	andeq	r7, r5, r4, lsr #20
     ec4:	02670100 	rsbeq	r0, r7, #0, 2
     ec8:	00000065 	andeq	r0, r0, r5, rrx
     ecc:	000005ef 	andeq	r0, r0, pc, ror #11
     ed0:	00049c2c 	andeq	r9, r4, ip, lsr #24
     ed4:	00012608 	andeq	r2, r1, r8, lsl #12
     ed8:	00101600 	andseq	r1, r0, r0, lsl #12
     edc:	04562400 	ldrbeq	r2, [r6], #-1024	; 0x400
     ee0:	a3010000 	movwge	r0, #4096	; 0x1000
     ee4:	00004102 	andeq	r4, r0, r2, lsl #2
     ee8:	00060f00 	andeq	r0, r6, r0, lsl #30
     eec:	046b1a00 	strbteq	r1, [fp], #-2560	; 0xa00
     ef0:	a4010000 	strge	r0, [r1], #-0
     ef4:	00007602 	andeq	r7, r0, r2, lsl #12
     ef8:	40910200 	addsmi	r0, r1, r0, lsl #4
     efc:	00038e1a 	andeq	r8, r3, sl, lsl lr
     f00:	02a60100 	adceq	r0, r6, #0, 2
     f04:	00001253 	andeq	r1, r0, r3, asr r2
     f08:	7fbe9103 	svcvc	0x00be9103
     f0c:	0003f81a 	andeq	pc, r3, sl, lsl r8	; <UNPREDICTABLE>
     f10:	02a70100 	adceq	r0, r7, #0, 2
     f14:	00001258 	andeq	r1, r0, r8, asr r2
     f18:	7fbf9103 	svcvc	0x00bf9103
     f1c:	0007441a 	andeq	r4, r7, sl, lsl r4
     f20:	02a90100 	adceq	r0, r9, #0, 2
     f24:	00000076 	andeq	r0, r0, r6, ror r0
     f28:	2d449102 	stfcsp	f1, [r4, #-8]
     f2c:	000006fe 	strdeq	r0, [r0], -lr
     f30:	08000572 	stmdaeq	r0, {r1, r4, r5, r6, r8, sl}
     f34:	00000004 	andeq	r0, r0, r4
     f38:	2702fe01 	strcs	pc, [r2, -r1, lsl #28]
     f3c:	080004ca 	stmdaeq	r0, {r1, r3, r6, r7, sl}
     f40:	00001b45 	andeq	r1, r0, r5, asr #22
     f44:	0004de1b 	andeq	sp, r4, fp, lsl lr
     f48:	001b4c08 	andseq	r4, fp, r8, lsl #24
     f4c:	000f5800 	andeq	r5, pc, r0, lsl #16
     f50:	50011c00 	andpl	r1, r1, r0, lsl #24
     f54:	00350802 	eorseq	r0, r5, r2, lsl #16
     f58:	00050a27 	andeq	r0, r5, r7, lsr #20
     f5c:	001b5d08 	andseq	r5, fp, r8, lsl #26
     f60:	051e2700 	ldreq	r2, [lr, #-1792]	; 0x700
     f64:	09df0800 	ldmibeq	pc, {fp}^	; <UNPREDICTABLE>
     f68:	241b0000 	ldrcs	r0, [fp], #-0
     f6c:	05080005 	streq	r0, [r8, #-5]
     f70:	81000009 	tsthi	r0, r9
     f74:	1c00000f 	stcne	0, cr0, [r0], {15}
     f78:	03055001 	movweq	r5, #20481	; 0x5001
     f7c:	08002812 	stmdaeq	r0, {r1, r4, fp, sp}
     f80:	05322700 	ldreq	r2, [r2, #-1792]!	; 0x700
     f84:	1b720800 	blne	1c82f8c <__Stack_Size+0x1c82b8c>
     f88:	3a1b0000 	bcc	6c0f90 <__Stack_Size+0x6c0b90>
     f8c:	95080005 	strls	r0, [r8, #-5]
     f90:	a100000a 	tstge	r0, sl
     f94:	1c00000f 	stcne	0, cr0, [r0], {15}
     f98:	03055001 	movweq	r5, #20481	; 0x5001
     f9c:	080027b1 	stmdaeq	r0, {r0, r4, r5, r7, r8, r9, sl, sp}
     fa0:	05461b00 	strbeq	r1, [r6, #-2816]	; 0xb00
     fa4:	1b790800 	blne	1e42fac <__Stack_Size+0x1e42bac>
     fa8:	0fbb0000 	svceq	0x00bb0000
     fac:	011c0000 	tsteq	ip, r0
     fb0:	1c310151 	ldfnes	f0, [r1], #-324	; 0xfffffebc
     fb4:	40035001 	andmi	r5, r3, r1
     fb8:	1b00244a 	blne	a0e8 <__Stack_Size+0x9ce8>
     fbc:	0800054c 	stmdaeq	r0, {r2, r3, r6, r8, sl}
     fc0:	00000bc6 	andeq	r0, r0, r6, asr #23
     fc4:	00000fcf 	andeq	r0, r0, pc, asr #31
     fc8:	0250011c 	subseq	r0, r0, #28, 2
     fcc:	27006408 	strcs	r6, [r0, -r8, lsl #8]
     fd0:	08000560 	stmdaeq	r0, {r5, r6, r8, sl}
     fd4:	00000716 	andeq	r0, r0, r6, lsl r7
     fd8:	00057a1b 	andeq	r7, r5, fp, lsl sl
     fdc:	001b7908 	andseq	r7, fp, r8, lsl #18
     fe0:	000ff300 	andeq	pc, pc, r0, lsl #6
     fe4:	51011c00 	tstpl	r1, r0, lsl #24
     fe8:	1c007a02 	stcne	10, cr7, [r0], {2}
     fec:	40035001 	andmi	r5, r3, r1
     ff0:	2700244a 	strcs	r2, [r0, -sl, asr #8]
     ff4:	0800059a 	stmdaeq	r0, {r1, r3, r4, r7, r8, sl}
     ff8:	00001b72 	andeq	r1, r0, r2, ror fp
     ffc:	0005bc27 	andeq	fp, r5, r7, lsr #24
    1000:	000a9508 	andeq	r9, sl, r8, lsl #10
    1004:	05c21d00 	strbeq	r1, [r2, #3328]	; 0xd00
    1008:	0bc60800 	bleq	ff183010 <SCS_BASE+0x1f175010>
    100c:	011c0000 	tsteq	ip, r0
    1010:	64080250 	strvs	r0, [r8], #-592	; 0x250
    1014:	d02c0000 	eorle	r0, ip, r0
    1018:	12080005 	andne	r0, r8, #5
    101c:	69000000 	stmdbvs	r0, {}	; <UNPREDICTABLE>
    1020:	24000010 	strcs	r0, [r0], #-16
    1024:	00000a73 	andeq	r0, r0, r3, ror sl
    1028:	c2032201 	andgt	r2, r3, #268435456	; 0x10000000
    102c:	46000006 	strmi	r0, [r0], -r6
    1030:	24000006 	strcs	r0, [r0], #-6
    1034:	00000163 	andeq	r0, r0, r3, ror #2
    1038:	41032301 	tstmi	r3, r1, lsl #6
    103c:	65000000 	strvs	r0, [r0, #-0]
    1040:	27000006 	strcs	r0, [r0, -r6]
    1044:	080005da 	stmdaeq	r0, {r1, r3, r4, r6, r7, r8, sl}
    1048:	00001b90 	muleq	r0, r0, fp
    104c:	0005e01b 	andeq	lr, r5, fp, lsl r0
    1050:	000bc608 	andeq	ip, fp, r8, lsl #12
    1054:	00106000 	andseq	r6, r0, r0
    1058:	50011c00 	andpl	r1, r1, r0, lsl #24
    105c:	00640802 	rsbeq	r0, r4, r2, lsl #16
    1060:	0005e22e 	andeq	lr, r5, lr, lsr #4
    1064:	00790208 	rsbseq	r0, r9, r8, lsl #4
    1068:	06cd2f00 	strbeq	r2, [sp], r0, lsl #30
    106c:	065e0000 	ldrbeq	r0, [lr], -r0
    1070:	00040800 	andeq	r0, r4, r0, lsl #16
    1074:	5c010000 	stcpl	0, cr0, [r1], {-0}
    1078:	00109003 	andseq	r9, r0, r3
    107c:	06ea1f00 	strbteq	r1, [sl], r0, lsl #30
    1080:	06930000 	ldreq	r0, [r3], r0
    1084:	de1f0000 	cdple	0, 1, cr0, cr15, cr0, {0}
    1088:	a7000006 	strge	r0, [r0, -r6]
    108c:	00000006 	andeq	r0, r0, r6
    1090:	0004281b 	andeq	r2, r4, fp, lsl r8
    1094:	001b9708 	andseq	r9, fp, r8, lsl #14
    1098:	0010a700 	andseq	sl, r0, r0, lsl #14
    109c:	50011c00 	andpl	r1, r1, r0, lsl #24
    10a0:	0c000c05 	stceq	12, cr0, [r0], {5}
    10a4:	1b004001 	blne	110b0 <__Stack_Size+0x10cb0>
    10a8:	08000430 	stmdaeq	r0, {r4, r5, sl}
    10ac:	00001bb3 			; <UNDEFINED> instruction: 0x00001bb3
    10b0:	000010c4 	andeq	r1, r0, r4, asr #1
    10b4:	0251011c 	subseq	r0, r1, #28, 2
    10b8:	011c2008 	tsteq	ip, r8
    10bc:	000c0550 	andeq	r0, ip, r0, asr r5
    10c0:	0040010c 	subeq	r0, r0, ip, lsl #2
    10c4:	0004521b 	andeq	r5, r4, fp, lsl r2
    10c8:	000c7608 	andeq	r7, ip, r8, lsl #12
    10cc:	0010d800 	andseq	sp, r0, r0, lsl #16
    10d0:	50011c00 	andpl	r1, r1, r0, lsl #24
    10d4:	00007702 	andeq	r7, r0, r2, lsl #14
    10d8:	0004961b 	andeq	r9, r4, fp, lsl r6
    10dc:	000c1d08 	andeq	r1, ip, r8, lsl #26
    10e0:	0010fa00 	andseq	pc, r0, r0, lsl #20
    10e4:	52011c00 	andpl	r1, r1, #0, 24
    10e8:	011c3501 	tsteq	ip, r1, lsl #10
    10ec:	ab030551 	blge	c2638 <__Stack_Size+0xc2238>
    10f0:	1c080027 	stcne	0, cr0, [r8], {39}	; 0x27
    10f4:	77025001 	strvc	r5, [r2, -r1]
    10f8:	ce1b0000 	cdpgt	0, 1, cr0, cr11, cr0, {0}
    10fc:	1d080005 	stcne	0, cr0, [r8, #-20]	; 0xffffffec
    1100:	1c00000c 	stcne	0, cr0, [r0], {12}
    1104:	1c000011 	stcne	0, cr0, [r0], {17}
    1108:	35015201 	strcc	r5, [r1, #-513]	; 0x201
    110c:	0551011c 	ldrbeq	r0, [r1, #-284]	; 0x11c
    1110:	0027cd03 	eoreq	ip, r7, r3, lsl #26
    1114:	50011c08 	andpl	r1, r1, r8, lsl #24
    1118:	00007702 	andeq	r7, r0, r2, lsl #14
    111c:	0005ee1b 	andeq	lr, r5, fp, lsl lr
    1120:	000c1d08 	andeq	r1, ip, r8, lsl #26
    1124:	00113e00 	andseq	r3, r1, r0, lsl #28
    1128:	52011c00 	andpl	r1, r1, #0, 24
    112c:	011c3601 	tsteq	ip, r1, lsl #12
    1130:	d3030551 	movwle	r0, #13649	; 0x3551
    1134:	1c080027 	stcne	0, cr0, [r8], {39}	; 0x27
    1138:	77025001 	strvc	r5, [r2, -r1]
    113c:	f4270000 	vld4.8	{d0-d3}, [r7], r0
    1140:	c9080005 	stmdbgt	r8, {r0, r2}
    1144:	1b00001b 	blne	11b8 <__Stack_Size+0xdb8>
    1148:	08000600 	stmdaeq	r0, {r9, sl}
    114c:	00000c1d 	andeq	r0, r0, sp, lsl ip
    1150:	00001169 	andeq	r1, r0, r9, ror #2
    1154:	0152011c 	cmpeq	r2, ip, lsl r1
    1158:	51011c37 	tstpl	r1, r7, lsr ip
    115c:	27da0305 	ldrbcs	r0, [sl, r5, lsl #6]
    1160:	011c0800 	tsteq	ip, r0, lsl #16
    1164:	00770250 	rsbseq	r0, r7, r0, asr r2
    1168:	060c1b00 	streq	r1, [ip], -r0, lsl #22
    116c:	0a950800 	beq	fe543174 <SCS_BASE+0x1e535174>
    1170:	11800000 	orrne	r0, r0, r0
    1174:	011c0000 	tsteq	ip, r0
    1178:	e2030550 	and	r0, r3, #80, 10	; 0x14000000
    117c:	00080027 	andeq	r0, r8, r7, lsr #32
    1180:	00068827 	andeq	r8, r6, r7, lsr #16
    1184:	000cc108 	andeq	ip, ip, r8, lsl #2
    1188:	06d61b00 	ldrbeq	r1, [r6], r0, lsl #22
    118c:	1bb30800 	blne	fecc3194 <SCS_BASE+0x1ecb5194>
    1190:	11a60000 			; <UNDEFINED> instruction: 0x11a60000
    1194:	011c0000 	tsteq	ip, r0
    1198:	20080251 	andcs	r0, r8, r1, asr r2
    119c:	0550011c 	ldrbeq	r0, [r0, #-284]	; 0x11c
    11a0:	010c000c 	tsteq	ip, ip
    11a4:	f01b0040 			; <UNDEFINED> instruction: 0xf01b0040
    11a8:	84080006 	strhi	r0, [r8], #-6
    11ac:	bd00001a 	stclt	0, cr0, [r0, #-104]	; 0xffffff98
    11b0:	1c000011 	stcne	0, cr0, [r0], {17}
    11b4:	0c055001 	stceq	0, cr5, [r5], {1}
    11b8:	40013800 	andmi	r3, r1, r0, lsl #16
    11bc:	06f81b00 	ldrbteq	r1, [r8], r0, lsl #22
    11c0:	1a9a0800 	bne	fe6831c8 <SCS_BASE+0x1e6751c8>
    11c4:	11da0000 	bicsne	r0, sl, r0
    11c8:	011c0000 	tsteq	ip, r0
    11cc:	40080251 	andmi	r0, r8, r1, asr r2
    11d0:	0550011c 	ldrbeq	r0, [r0, #-284]	; 0x11c
    11d4:	0138000c 	teqeq	r8, ip
    11d8:	701b0040 	andsvc	r0, fp, r0, asr #32
    11dc:	97080007 	strls	r0, [r8, -r7]
    11e0:	f700001b 			; <UNDEFINED> instruction: 0xf700001b
    11e4:	1c000011 	stcne	0, cr0, [r0], {17}
    11e8:	08025101 	stmdaeq	r2, {r0, r8, ip, lr}
    11ec:	50011c20 	andpl	r1, r1, r0, lsr #24
    11f0:	0c000c05 	stceq	12, cr0, [r0], {5}
    11f4:	27004001 	strcs	r4, [r0, -r1]
    11f8:	0800079c 	stmdaeq	r0, {r2, r3, r4, r7, r8, r9, sl}
    11fc:	00001ab4 			; <UNDEFINED> instruction: 0x00001ab4
    1200:	0007b01b 	andeq	fp, r7, fp, lsl r0
    1204:	000c1d08 	andeq	r1, ip, r8, lsl #26
    1208:	00122200 	andseq	r2, r2, r0, lsl #4
    120c:	52011c00 	andpl	r1, r1, #0, 24
    1210:	011c3701 	tsteq	ip, r1, lsl #14
    1214:	f2030551 	vqrshl.s8	q0, <illegal reg q0.5>, <illegal reg q1.5>
    1218:	1c080027 	stcne	0, cr0, [r8], {39}	; 0x27
    121c:	77025001 	strvc	r5, [r2, -r1]
    1220:	bc1b0000 	ldclt	0, cr0, [fp], {-0}
    1224:	05080007 	streq	r0, [r8, #-7]
    1228:	39000009 	stmdbcc	r0, {r0, r3}
    122c:	1c000012 	stcne	0, cr0, [r0], {18}
    1230:	03055001 	movweq	r5, #20481	; 0x5001
    1234:	08002802 	stmdaeq	r0, {r1, fp, sp}
    1238:	07d02700 	ldrbeq	r2, [r0, r0, lsl #14]
    123c:	0a950800 	beq	fe543244 <SCS_BASE+0x1e535244>
    1240:	30000000 	andcc	r0, r0, r0
    1244:	00000949 	andeq	r0, r0, r9, asr #18
    1248:	00001253 	andeq	r1, r0, r3, asr r2
    124c:	00011631 	andeq	r1, r1, r1, lsr r6
    1250:	05000f00 	streq	r0, [r0, #-3840]	; 0xf00
    1254:	0000049c 	muleq	r0, ip, r4
    1258:	0006b705 	andeq	fp, r6, r5, lsl #14
    125c:	06241900 	strteq	r1, [r4], -r0, lsl #18
    1260:	d5010000 	strle	r0, [r1, #-0]
    1264:	00080404 	andeq	r0, r8, r4, lsl #8
    1268:	00008c08 	andeq	r8, r0, r8, lsl #24
    126c:	a59c0100 	ldrge	r0, [ip, #256]	; 0x100
    1270:	27000013 	smladcs	r0, r3, r0, r0
    1274:	0800080a 	stmdaeq	r0, {r1, r3, fp}
    1278:	00001bd1 	ldrdeq	r1, [r0], -r1	; <UNPREDICTABLE>
    127c:	0008121b 	andeq	r1, r8, fp, lsl r2
    1280:	001bd808 	andseq	sp, fp, r8, lsl #16
    1284:	00129100 	andseq	r9, r2, r0, lsl #2
    1288:	50011c00 	andpl	r1, r1, r0, lsl #24
    128c:	243c4003 	ldrtcs	r4, [ip], #-3
    1290:	08162700 	ldmdaeq	r6, {r8, r9, sl, sp}
    1294:	1be90800 	blne	ffa4329c <SCS_BASE+0x1fa3529c>
    1298:	2a1b0000 	bcs	6c12a0 <__Stack_Size+0x6c0ea0>
    129c:	f4080008 	vst4.8	{d0-d3}, [r8], r8
    12a0:	b400001b 	strlt	r0, [r0], #-27
    12a4:	1c000012 	stcne	0, cr0, [r0], {18}
    12a8:	31015101 	tstcc	r1, r1, lsl #2
    12ac:	0350011c 	cmpeq	r0, #28, 2
    12b0:	00401d0a 	subeq	r1, r0, sl, lsl #26
    12b4:	00083632 	andeq	r3, r8, r2, lsr r6
    12b8:	001c0b08 	andseq	r0, ip, r8, lsl #22
    12bc:	0012d000 	andseq	sp, r2, r0
    12c0:	51011c00 	tstpl	r1, r0, lsl #24
    12c4:	011c3101 	tsteq	ip, r1, lsl #2
    12c8:	010c0550 	tsteq	ip, r0, asr r5
    12cc:	00108200 	andseq	r8, r0, r0, lsl #4
    12d0:	00083c1b 	andeq	r3, r8, fp, lsl ip
    12d4:	001c2208 	andseq	r2, ip, r8, lsl #4
    12d8:	0012e300 	andseq	lr, r2, r0, lsl #6
    12dc:	50011c00 	andpl	r1, r1, r0, lsl #24
    12e0:	1b004001 	blne	112ec <__Stack_Size+0x10eec>
    12e4:	08000842 	stmdaeq	r0, {r1, r6, fp}
    12e8:	00001c33 	andeq	r1, r0, r3, lsr ip
    12ec:	000012f6 	strdeq	r1, [r0], -r6
    12f0:	0150011c 	cmpeq	r0, ip, lsl r1
    12f4:	481b0032 	ldmdami	fp, {r1, r4, r5}
    12f8:	44080008 	strmi	r0, [r8], #-8
    12fc:	0900001c 	stmdbeq	r0, {r2, r3, r4}
    1300:	1c000013 	stcne	0, cr0, [r0], {19}
    1304:	30015001 	andcc	r5, r1, r1
    1308:	084e1b00 	stmdaeq	lr, {r8, r9, fp, ip}^
    130c:	1c560800 	mrrcne	8, 0, r0, r6, cr0
    1310:	131c0000 	tstne	ip, #0
    1314:	011c0000 	tsteq	ip, r0
    1318:	00300150 	eorseq	r0, r0, r0, asr r1
    131c:	0008561b 	andeq	r5, r8, fp, lsl r6
    1320:	001c6808 	andseq	r6, ip, r8, lsl #16
    1324:	00133100 	andseq	r3, r3, r0, lsl #2
    1328:	50011c00 	andpl	r1, r1, r0, lsl #24
    132c:	04000a03 	streq	r0, [r0], #-2563	; 0xa03
    1330:	08621b00 	stmdaeq	r2!, {r8, r9, fp, ip}^
    1334:	1c7a0800 	ldclne	8, cr0, [sl], #-0
    1338:	134d0000 	movtne	r0, #53248	; 0xd000
    133c:	011c0000 	tsteq	ip, r0
    1340:	404c0351 	submi	r0, ip, r1, asr r3
    1344:	50011c24 	andpl	r1, r1, r4, lsr #24
    1348:	243c4003 	ldrtcs	r4, [ip], #-3
    134c:	08681b00 	stmdaeq	r8!, {r8, r9, fp, ip}^
    1350:	1c910800 	ldcne	8, cr0, [r1], {0}
    1354:	13610000 	cmnne	r1, #0
    1358:	011c0000 	tsteq	ip, r0
    135c:	00740250 	rsbseq	r0, r4, r0, asr r2
    1360:	086e1b00 	stmdaeq	lr!, {r8, r9, fp, ip}^
    1364:	1ca30800 	stcne	8, cr0, [r3]
    1368:	13750000 	cmnne	r5, #0
    136c:	011c0000 	tsteq	ip, r0
    1370:	39080250 	stmdbcc	r8, {r4, r6, r9}
    1374:	08781b00 	ldmdaeq	r8!, {r8, r9, fp, ip}^
    1378:	1cb90800 	ldcne	8, cr0, [r9]
    137c:	13880000 	orrne	r0, r8, #0
    1380:	011c0000 	tsteq	ip, r0
    1384:	00320150 	eorseq	r0, r2, r0, asr r1
    1388:	00087e1b 	andeq	r7, r8, fp, lsl lr
    138c:	001ccb08 	andseq	ip, ip, r8, lsl #22
    1390:	00139b00 	andseq	r9, r3, r0, lsl #22
    1394:	50011c00 	andpl	r1, r1, r0, lsl #24
    1398:	27003001 	strcs	r3, [r0, -r1]
    139c:	08000882 	stmdaeq	r0, {r1, r7, fp}
    13a0:	00001cdd 	ldrdeq	r1, [r0], -sp
    13a4:	0b141900 	bleq	5077ac <__Stack_Size+0x5073ac>
    13a8:	26010000 	strcs	r0, [r1], -r0
    13ac:	00089005 	andeq	r9, r8, r5
    13b0:	00010808 	andeq	r0, r1, r8, lsl #16
    13b4:	239c0100 	orrscs	r0, ip, #0, 2
    13b8:	1a000015 	bne	1414 <__Stack_Size+0x1014>
    13bc:	0000067a 	andeq	r0, r0, sl, ror r6
    13c0:	3f052c01 	svccc	0x00052c01
    13c4:	02000005 	andeq	r0, r0, #5
    13c8:	b61b5c91 			; <UNDEFINED> instruction: 0xb61b5c91
    13cc:	e9080008 	stmdb	r8, {r3}
    13d0:	e400001c 	str	r0, [r0], #-28
    13d4:	1c000013 	stcne	0, cr0, [r0], {19}
    13d8:	91025101 	tstls	r2, r1, lsl #2
    13dc:	50011c5c 	andpl	r1, r1, ip, asr ip
    13e0:	00007402 	andeq	r7, r0, r2, lsl #8
    13e4:	0008ce1b 	andeq	ip, r8, fp, lsl lr
    13e8:	001ce908 	andseq	lr, ip, r8, lsl #18
    13ec:	00140400 	andseq	r0, r4, r0, lsl #8
    13f0:	51011c00 	tstpl	r1, r0, lsl #24
    13f4:	78009108 	stmdavc	r0, {r3, r8, ip, pc}
    13f8:	28082200 	stmdacs	r8, {r9, sp}
    13fc:	50011c1c 	andpl	r1, r1, ip, lsl ip
    1400:	00007502 	andeq	r7, r0, r2, lsl #10
    1404:	0008e41b 	andeq	lr, r8, fp, lsl r4
    1408:	001ce908 	andseq	lr, ip, r8, lsl #18
    140c:	00142400 	andseq	r2, r4, r0, lsl #8
    1410:	51011c00 	tstpl	r1, r0, lsl #24
    1414:	78009108 	stmdavc	r0, {r3, r8, ip, pc}
    1418:	28082200 	stmdacs	r8, {r9, sp}
    141c:	50011c1c 	andpl	r1, r1, ip, lsl ip
    1420:	00007502 	andeq	r7, r0, r2, lsl #10
    1424:	0008fa1b 	andeq	pc, r8, fp, lsl sl	; <UNPREDICTABLE>
    1428:	001ce908 	andseq	lr, ip, r8, lsl #18
    142c:	00144400 	andseq	r4, r4, r0, lsl #8
    1430:	51011c00 	tstpl	r1, r0, lsl #24
    1434:	78009108 	stmdavc	r0, {r3, r8, ip, pc}
    1438:	28082200 	stmdacs	r8, {r9, sp}
    143c:	50011c1c 	andpl	r1, r1, ip, lsl ip
    1440:	00007502 	andeq	r7, r0, r2, lsl #10
    1444:	0009161b 	andeq	r1, r9, fp, lsl r6
    1448:	001ce908 	andseq	lr, ip, r8, lsl #18
    144c:	00146700 	andseq	r6, r4, r0, lsl #14
    1450:	51011c00 	tstpl	r1, r0, lsl #24
    1454:	78009108 	stmdavc	r0, {r3, r8, ip, pc}
    1458:	28082200 	stmdacs	r8, {r9, sp}
    145c:	50011c1c 	andpl	r1, r1, ip, lsl ip
    1460:	08000c05 	stmdaeq	r0, {r0, r2, sl, fp}
    1464:	1b004001 	blne	11470 <__Stack_Size+0x11070>
    1468:	08000932 	stmdaeq	r0, {r1, r4, r5, r8, fp}
    146c:	00001ce9 	andeq	r1, r0, r9, ror #25
    1470:	00001487 	andeq	r1, r0, r7, lsl #9
    1474:	0851011c 	ldmdaeq	r1, {r2, r3, r4, r8}^
    1478:	00780091 			; <UNDEFINED> instruction: 0x00780091
    147c:	1c280822 	stcne	8, cr0, [r8], #-136	; 0xffffff78
    1480:	0250011c 	subseq	r0, r0, #28, 2
    1484:	1b000074 	blne	165c <__Stack_Size+0x125c>
    1488:	0800094c 	stmdaeq	r0, {r2, r3, r6, r8, fp}
    148c:	00001ce9 	andeq	r1, r0, r9, ror #25
    1490:	000014a1 	andeq	r1, r0, r1, lsr #9
    1494:	0251011c 	subseq	r0, r1, #28, 2
    1498:	011c5c91 			; <UNDEFINED> instruction: 0x011c5c91
    149c:	00740250 	rsbseq	r0, r4, r0, asr r2
    14a0:	09621b00 	stmdbeq	r2!, {r8, r9, fp, ip}^
    14a4:	1ce90800 	stclne	8, cr0, [r9]
    14a8:	14bb0000 	ldrtne	r0, [fp], #0
    14ac:	011c0000 	tsteq	ip, r0
    14b0:	5c910251 	lfmpl	f0, 4, [r1], {81}	; 0x51
    14b4:	0250011c 	subseq	r0, r0, #28, 2
    14b8:	1b000079 	blne	16a4 <__Stack_Size+0x12a4>
    14bc:	0800096a 	stmdaeq	r0, {r1, r3, r5, r6, r8, fp}
    14c0:	00001bb3 			; <UNDEFINED> instruction: 0x00001bb3
    14c4:	000014d5 	ldrdeq	r1, [r0], -r5
    14c8:	0251011c 	subseq	r0, r1, #28, 2
    14cc:	011c0078 	tsteq	ip, r8, ror r0
    14d0:	00790250 	rsbseq	r0, r9, r0, asr r2
    14d4:	09721b00 	ldmdbeq	r2!, {r8, r9, fp, ip}^
    14d8:	1bb30800 	blne	fecc34e0 <SCS_BASE+0x1ecb54e0>
    14dc:	14ef0000 	strbtne	r0, [pc], #0	; 14e4 <__Stack_Size+0x10e4>
    14e0:	011c0000 	tsteq	ip, r0
    14e4:	00750251 	rsbseq	r0, r5, r1, asr r2
    14e8:	0250011c 	subseq	r0, r0, #28, 2
    14ec:	1b000074 	blne	16c4 <__Stack_Size+0x12c4>
    14f0:	0800097a 	stmdaeq	r0, {r1, r3, r4, r5, r6, r8, fp}
    14f4:	00001b97 	muleq	r0, r7, fp
    14f8:	00001509 	andeq	r1, r0, r9, lsl #10
    14fc:	0251011c 	subseq	r0, r1, #28, 2
    1500:	011c0077 	tsteq	ip, r7, ror r0
    1504:	00740250 	rsbseq	r0, r4, r0, asr r2
    1508:	09821d00 	stmibeq	r2, {r8, sl, fp, ip}
    150c:	1d050800 	stcne	8, cr0, [r5, #-0]
    1510:	011c0000 	tsteq	ip, r0
    1514:	00760251 	rsbseq	r0, r6, r1, asr r2
    1518:	0550011c 	ldrbeq	r0, [r0, #-284]	; 0x11c
    151c:	3001000c 	andcc	r0, r1, ip
    1520:	19000000 	stmdbne	r0, {}	; <UNPREDICTABLE>
    1524:	00000a87 	andeq	r0, r0, r7, lsl #21
    1528:	98058b01 	stmdals	r5, {r0, r8, r9, fp, pc}
    152c:	7c080009 	stcvc	0, cr0, [r8], {9}
    1530:	01000000 	mrseq	r0, (UNDEF: 0)
    1534:	0015c49c 	mulseq	r5, ip, r4
    1538:	05481a00 	strbeq	r1, [r8, #-2560]	; 0xa00
    153c:	8d010000 	stchi	0, cr0, [r1, #-0]
    1540:	00058305 	andeq	r8, r5, r5, lsl #6
    1544:	6c910200 	lfmvs	f0, 4, [r1], {0}
    1548:	0009a41b 	andeq	sl, r9, fp, lsl r4
    154c:	001d1b08 	andseq	r1, sp, r8, lsl #22
    1550:	00156200 	andseq	r6, r5, r0, lsl #4
    1554:	51011c00 	tstpl	r1, r0, lsl #24
    1558:	011c3001 	tsteq	ip, r1
    155c:	47400350 	smlsldmi	r0, r0, r0, r3	; <UNPREDICTABLE>
    1560:	ae1b0024 	cdpge	0, 1, cr0, cr11, cr4, {1}
    1564:	32080009 	andcc	r0, r8, #9
    1568:	7700001d 	smladvc	r0, sp, r0, r0
    156c:	1c000015 	stcne	0, cr0, [r0], {21}
    1570:	0a035001 	beq	d557c <__Stack_Size+0xd517c>
    1574:	1b000500 	blne	297c <__Stack_Size+0x257c>
    1578:	080009c8 	stmdaeq	r0, {r3, r6, r7, r8, fp}
    157c:	00001d43 	andeq	r1, r0, r3, asr #26
    1580:	0000158b 	andeq	r1, r0, fp, lsl #11
    1584:	0250011c 	subseq	r0, r0, #28, 2
    1588:	1b006c91 	blne	1c7d4 <__Stack_Size+0x1c3d4>
    158c:	080009e0 	stmdaeq	r0, {r5, r6, r7, r8, fp}
    1590:	00001d43 	andeq	r1, r0, r3, asr #26
    1594:	0000159f 	muleq	r0, pc, r5	; <UNPREDICTABLE>
    1598:	0250011c 	subseq	r0, r0, #28, 2
    159c:	1b006c91 	blne	1c7e8 <__Stack_Size+0x1c3e8>
    15a0:	080009f8 	stmdaeq	r0, {r3, r4, r5, r6, r7, r8, fp}
    15a4:	00001d43 	andeq	r1, r0, r3, asr #26
    15a8:	000015b3 			; <UNDEFINED> instruction: 0x000015b3
    15ac:	0250011c 	subseq	r0, r0, #28, 2
    15b0:	1d006c91 	stcne	12, cr6, [r0, #-580]	; 0xfffffdbc
    15b4:	08000a10 	stmdaeq	r0, {r4, r9, fp}
    15b8:	00001d43 	andeq	r1, r0, r3, asr #26
    15bc:	0250011c 	subseq	r0, r0, #28, 2
    15c0:	00006c91 	muleq	r0, r1, ip
    15c4:	000c2533 	andeq	r2, ip, r3, lsr r5
    15c8:	f7cf0100 			; <UNDEFINED> instruction: 0xf7cf0100
    15cc:	14000006 	strne	r0, [r0], #-6
    15d0:	5008000a 	andpl	r0, r8, sl
    15d4:	01000001 	tsteq	r0, r1
    15d8:	0018139c 	mulseq	r8, ip, r3
    15dc:	067a3400 	ldrbteq	r3, [sl], -r0, lsl #8
    15e0:	d1010000 	mrsle	r0, (UNDEF: 1)
    15e4:	0000053f 	andeq	r0, r0, pc, lsr r5
    15e8:	246c9102 	strbtcs	r9, [ip], #-258	; 0x102
    15ec:	0000032c 	andeq	r0, r0, ip, lsr #6
    15f0:	41011701 	tstmi	r1, r1, lsl #14
    15f4:	bf000000 	svclt	0x00000000
    15f8:	24000006 	strcs	r0, [r0], #-6
    15fc:	00000a73 	andeq	r0, r0, r3, ror sl
    1600:	c2012d01 	andgt	r2, r1, #1, 26	; 0x40
    1604:	0b000006 	bleq	1624 <__Stack_Size+0x1224>
    1608:	24000007 	strcs	r0, [r0], #-7
    160c:	00000163 	andeq	r0, r0, r3, ror #2
    1610:	41012e01 	tstmi	r1, r1, lsl #28
    1614:	1e000000 	cdpne	0, 0, cr0, cr0, cr0, {0}
    1618:	27000007 	strcs	r0, [r0, -r7]
    161c:	08000a1a 	stmdaeq	r0, {r1, r3, r4, r9, fp}
    1620:	0000125d 	andeq	r1, r0, sp, asr r2
    1624:	000a2027 	andeq	r2, sl, r7, lsr #32
    1628:	0013a508 	andseq	sl, r3, r8, lsl #10
    162c:	0a521b00 	beq	1488234 <__Stack_Size+0x1487e34>
    1630:	1ce90800 	stclne	8, cr0, [r9]
    1634:	16470000 	strbne	r0, [r7], -r0
    1638:	011c0000 	tsteq	ip, r0
    163c:	6c910251 	lfmvs	f0, 4, [r1], {81}	; 0x51
    1640:	0250011c 	subseq	r0, r0, #28, 2
    1644:	27000075 	smlsdxcs	r0, r5, r0, r0
    1648:	08000a56 	stmdaeq	r0, {r1, r2, r4, r6, r9, fp}
    164c:	00001523 	andeq	r1, r0, r3, lsr #10
    1650:	000a5a27 	andeq	r5, sl, r7, lsr #20
    1654:	00073e08 	andeq	r3, r7, r8, lsl #28
    1658:	0a621b00 	beq	1888260 <__Stack_Size+0x1887e60>
    165c:	1d5b0800 	ldclne	8, cr0, [fp, #-0]
    1660:	166e0000 	strbtne	r0, [lr], -r0
    1664:	011c0000 	tsteq	ip, r0
    1668:	280a0350 	stmdacs	sl, {r4, r6, r8, r9}
    166c:	681b0023 	ldmdavs	fp, {r0, r1, r5}
    1670:	6c08000a 	stcvs	0, cr0, [r8], {10}
    1674:	8200001d 	andhi	r0, r0, #29
    1678:	1c000016 	stcne	0, cr0, [r0], {22}
    167c:	74025001 	strvc	r5, [r2], #-1
    1680:	701b0000 	andsvc	r0, fp, r0
    1684:	7d08000a 	stcvc	0, cr0, [r8, #-40]	; 0xffffffd8
    1688:	9700001d 	smladls	r0, sp, r0, r0
    168c:	1c000016 	stcne	0, cr0, [r0], {22}
    1690:	0a035001 	beq	d569c <__Stack_Size+0xd529c>
    1694:	1b005555 	blne	16bf0 <__Stack_Size+0x167f0>
    1698:	08000a76 	stmdaeq	r0, {r1, r2, r4, r5, r6, r9, fp}
    169c:	00001d8e 	andeq	r1, r0, lr, lsl #27
    16a0:	000016aa 	andeq	r1, r0, sl, lsr #13
    16a4:	0150011c 	cmpeq	r0, ip, lsl r1
    16a8:	7c1b0030 	ldcvc	0, cr0, [fp], {48}	; 0x30
    16ac:	9f08000a 	svcls	0x0008000a
    16b0:	bd00001d 	stclt	0, cr0, [r0, #-116]	; 0xffffff8c
    16b4:	1c000016 	stcne	0, cr0, [r0], {22}
    16b8:	3a015001 	bcc	556c4 <__Stack_Size+0x552c4>
    16bc:	0a861b00 	beq	fe1882c4 <SCS_BASE+0x1e17a2c4>
    16c0:	0cc10800 	stcleq	8, cr0, [r1], {0}
    16c4:	16d90000 	ldrbne	r0, [r9], r0
    16c8:	011c0000 	tsteq	ip, r0
    16cc:	e1080451 	tst	r8, r1, asr r4
    16d0:	011c2439 	tsteq	ip, r9, lsr r4
    16d4:	00740250 	rsbseq	r0, r4, r0, asr r2
    16d8:	0a961b00 	beq	fe5882e0 <SCS_BASE+0x1e57a2e0>
    16dc:	0bc60800 	bleq	ff1836e4 <SCS_BASE+0x1f1756e4>
    16e0:	16ed0000 	strbtne	r0, [sp], r0
    16e4:	011c0000 	tsteq	ip, r0
    16e8:	46080250 			; <UNDEFINED> instruction: 0x46080250
    16ec:	0a9a2700 	beq	fe68b2f4 <SCS_BASE+0x1e67d2f4>
    16f0:	1db00800 	ldcne	8, cr0, [r0]
    16f4:	a01b0000 	andsge	r0, fp, r0
    16f8:	0508000a 	streq	r0, [r8, #-10]
    16fc:	0d000009 	stceq	0, cr0, [r0, #-36]	; 0xffffffdc
    1700:	1c000017 	stcne	0, cr0, [r0], {23}
    1704:	03055001 	movweq	r5, #20481	; 0x5001
    1708:	08002818 	stmdaeq	r0, {r3, r4, fp, sp}
    170c:	0aa81b00 	beq	fea08314 <SCS_BASE+0x1e9fa314>
    1710:	1db70800 	ldcne	8, cr0, [r7]
    1714:	17270000 	strne	r0, [r7, -r0]!
    1718:	011c0000 	tsteq	ip, r0
    171c:	00740251 	rsbseq	r0, r4, r1, asr r2
    1720:	0250011c 	subseq	r0, r0, #28, 2
    1724:	1b000075 	blne	1900 <__Stack_Size+0x1500>
    1728:	08000ab2 	stmdaeq	r0, {r1, r4, r5, r7, r9, fp}
    172c:	00000905 	andeq	r0, r0, r5, lsl #18
    1730:	0000173e 	andeq	r1, r0, lr, lsr r7
    1734:	0550011c 	ldrbeq	r0, [r0, #-284]	; 0x11c
    1738:	00282f03 	eoreq	r2, r8, r3, lsl #30
    173c:	bc1b0008 	ldclt	0, cr0, [fp], {8}
    1740:	a308000a 	movwge	r0, #32778	; 0x800a
    1744:	5200001c 	andpl	r0, r0, #28
    1748:	1c000017 	stcne	0, cr0, [r0], {23}
    174c:	08025001 	stmdaeq	r2, {r0, ip, lr}
    1750:	c427007d 	strtgt	r0, [r7], #-125	; 0x7d
    1754:	d108000a 	tstle	r8, sl
    1758:	1b00001d 	blne	17d4 <__Stack_Size+0x13d4>
    175c:	08000ace 	stmdaeq	r0, {r1, r2, r3, r6, r7, r9, fp}
    1760:	00001db7 			; <UNDEFINED> instruction: 0x00001db7
    1764:	00001777 	andeq	r1, r0, r7, ror r7
    1768:	0151011c 	cmpeq	r1, ip, lsl r1
    176c:	50011c31 	andpl	r1, r1, r1, lsr ip
    1770:	0c000c05 	stceq	12, cr0, [r0], {5}
    1774:	1b004001 	blne	11780 <__Stack_Size+0x11380>
    1778:	08000ade 	stmdaeq	r0, {r1, r2, r3, r4, r6, r7, r9, fp}
    177c:	00000905 	andeq	r0, r0, r5, lsl #18
    1780:	0000178e 	andeq	r1, r0, lr, lsl #15
    1784:	0550011c 	ldrbeq	r0, [r0, #-284]	; 0x11c
    1788:	00285403 	eoreq	r5, r8, r3, lsl #8
    178c:	e41b0008 	ldr	r0, [fp], #-8
    1790:	df08000a 	svcle	0x0008000a
    1794:	a2000009 	andge	r0, r0, #9
    1798:	1c000017 	stcne	0, cr0, [r0], {23}
    179c:	75025001 	strvc	r5, [r2, #-1]
    17a0:	ea1b0000 	b	6c17a8 <__Stack_Size+0x6c13a8>
    17a4:	0508000a 	streq	r0, [r8, #-10]
    17a8:	b9000009 	stmdblt	r0, {r0, r3}
    17ac:	1c000017 	stcne	0, cr0, [r0], {23}
    17b0:	03055001 	movweq	r5, #20481	; 0x5001
    17b4:	08002811 	stmdaeq	r0, {r0, r4, fp, sp}
    17b8:	0af01b00 	beq	ffc083c0 <SCS_BASE+0x1fbfa3c0>
    17bc:	0bc60800 	bleq	ff1837c4 <SCS_BASE+0x1f1757c4>
    17c0:	17cd0000 	strbne	r0, [sp, r0]
    17c4:	011c0000 	tsteq	ip, r0
    17c8:	64080250 	strvs	r0, [r8], #-592	; 0x250
    17cc:	0af42700 	beq	ffd0b3d4 <SCS_BASE+0x1fcfd3d4>
    17d0:	1dd90800 	ldclne	8, cr0, [r9]
    17d4:	fa1b0000 	blx	6c17dc <__Stack_Size+0x6c13dc>
    17d8:	c608000a 	strgt	r0, [r8], -sl
    17dc:	ea00000b 	b	1810 <__Stack_Size+0x1410>
    17e0:	1c000017 	stcne	0, cr0, [r0], {23}
    17e4:	08025001 	stmdaeq	r2, {r0, ip, lr}
    17e8:	0c2e0064 	stceq	0, cr0, [lr], #-400	; 0xfffffe70
    17ec:	0208000b 	andeq	r0, r8, #11
    17f0:	201b0075 	andscs	r0, fp, r5, ror r0
    17f4:	0508000b 	streq	r0, [r8, #-11]
    17f8:	09000009 	stmdbeq	r0, {r0, r3}
    17fc:	1c000018 	stcne	0, cr0, [r0], {24}
    1800:	03055001 	movweq	r5, #20481	; 0x5001
    1804:	0800283d 	stmdaeq	r0, {r0, r2, r3, r4, r5, fp, sp}
    1808:	0b242700 	bleq	90b410 <__Stack_Size+0x90b010>
    180c:	0e630800 	cdpeq	8, 6, cr0, cr3, cr0, {0}
    1810:	35000000 	strcc	r0, [r0, #-0]
    1814:	00000ccc 	andeq	r0, r0, ip, asr #25
    1818:	010b6b01 	tsteq	fp, r1, lsl #22
    181c:	03050000 	movweq	r0, #20480	; 0x5000
    1820:	20000134 	andcs	r0, r0, r4, lsr r1
    1824:	00052135 	andeq	r2, r5, r5, lsr r1
    1828:	2f6c0100 	svccs	0x006c0100
    182c:	05000006 	streq	r0, [r0, #-6]
    1830:	00019403 	andeq	r9, r1, r3, lsl #8
    1834:	00653020 	rsbeq	r3, r5, r0, lsr #32
    1838:	18460000 	stmdane	r6, {}^	; <UNPREDICTABLE>
    183c:	16360000 	ldrtne	r0, [r6], -r0
    1840:	ff000001 			; <UNDEFINED> instruction: 0xff000001
    1844:	a5350003 	ldrge	r0, [r5, #-3]!
    1848:	01000000 	mrseq	r0, (UNDEF: 0)
    184c:	0018576e 	andseq	r5, r8, lr, ror #14
    1850:	a4030500 	strge	r0, [r3], #-1280	; 0x500
    1854:	05200001 	streq	r0, [r0, #-1]!
    1858:	00001835 	andeq	r1, r0, r5, lsr r8
    185c:	0005af35 	andeq	sl, r5, r5, lsr pc
    1860:	6d6f0100 	stfvse	f0, [pc, #-0]	; 1868 <__Stack_Size+0x1468>
    1864:	05000018 	streq	r0, [r0, #-24]
    1868:	00019003 	andeq	r9, r1, r3
    186c:	00530520 	subseq	r0, r3, r0, lsr #10
    1870:	0c350000 	ldceq	0, cr0, [r5], #-0
    1874:	01000004 	tsteq	r0, r4
    1878:	00186d6f 	andseq	r6, r8, pc, ror #26
    187c:	3c030500 	cfstr32cc	mvfx0, [r3], {-0}
    1880:	30200001 	eorcc	r0, r0, r1
    1884:	00000949 	andeq	r0, r0, r9, asr #18
    1888:	00001893 	muleq	r0, r3, r8
    188c:	00011631 	andeq	r1, r1, r1, lsr r6
    1890:	35005000 	strcc	r5, [r0, #-0]
    1894:	00000360 	andeq	r0, r0, r0, ror #6
    1898:	18837101 	stmne	r3, {r0, r8, ip, sp, lr}
    189c:	03050000 	movweq	r0, #20480	; 0x5000
    18a0:	2000013e 	andcs	r0, r0, lr, lsr r1
    18a4:	00020535 	andeq	r0, r2, r5, lsr r5
    18a8:	76730100 	ldrbtvc	r0, [r3], -r0, lsl #2
    18ac:	05000000 	streq	r0, [r0, #-0]
    18b0:	00013803 	andeq	r3, r1, r3, lsl #16
    18b4:	05f63520 	ldrbeq	r3, [r6, #1312]!	; 0x520
    18b8:	75010000 	strvc	r0, [r1, #-0]
    18bc:	00000041 	andeq	r0, r0, r1, asr #32
    18c0:	01080305 	tsteq	r8, r5, lsl #6
    18c4:	bf352000 	svclt	0x00352000
    18c8:	01000000 	mrseq	r0, (UNDEF: 0)
    18cc:	000076a1 	andeq	r7, r0, r1, lsr #13
    18d0:	e4030500 	str	r0, [r3], #-1280	; 0x500
    18d4:	35200000 	strcc	r0, [r0, #-0]!
    18d8:	00000636 	andeq	r0, r0, r6, lsr r6
    18dc:	0076a201 	rsbseq	sl, r6, r1, lsl #4
    18e0:	03050000 	movweq	r0, #20480	; 0x5000
    18e4:	200000e8 	andcs	r0, r0, r8, ror #1
    18e8:	0009ab35 	andeq	sl, r9, r5, lsr fp
    18ec:	f9a80100 			; <UNDEFINED> instruction: 0xf9a80100
    18f0:	05000018 	streq	r0, [r0, #-24]
    18f4:	0006a403 	andeq	sl, r6, r3, lsl #8
    18f8:	00650520 	rsbeq	r0, r5, r0, lsr #10
    18fc:	9a350000 	bls	d41904 <__Stack_Size+0xd41504>
    1900:	0100000c 	tsteq	r0, ip
    1904:	0018f9a9 	andseq	pc, r8, r9, lsr #19
    1908:	35030500 	strcc	r0, [r3, #-1280]	; 0x500
    190c:	30200001 	eorcc	r0, r0, r1
    1910:	00000065 	andeq	r0, r0, r5, rrx
    1914:	0000191f 	andeq	r1, r0, pc, lsl r9
    1918:	00011631 	andeq	r1, r1, r1, lsr r6
    191c:	3500ff00 	strcc	pc, [r0, #-3840]	; 0xf00
    1920:	0000070f 	andeq	r0, r0, pc, lsl #14
    1924:	1930aa01 	ldmdbne	r0!, {r0, r9, fp, sp, pc}
    1928:	03050000 	movweq	r0, #20480	; 0x5000
    192c:	200005a4 	andcs	r0, r0, r4, lsr #11
    1930:	00190f05 	andseq	r0, r9, r5, lsl #30
    1934:	031b3500 	tsteq	fp, #0, 10
    1938:	b0010000 	andlt	r0, r1, r0
    193c:	00000076 	andeq	r0, r0, r6, ror r0
    1940:	00f00305 	rscseq	r0, r0, r5, lsl #6
    1944:	8e352000 	cdphi	0, 3, cr2, cr5, cr0, {0}
    1948:	01000001 	tsteq	r0, r1
    194c:	000076b0 			; <UNDEFINED> instruction: 0x000076b0
    1950:	fc030500 	stc2	5, cr0, [r3], {-0}
    1954:	35200000 	strcc	r0, [r0, #-0]!
    1958:	000008d9 	ldrdeq	r0, [r0], -r9
    195c:	0076b001 	rsbseq	fp, r6, r1
    1960:	03050000 	movweq	r0, #20480	; 0x5000
    1964:	20000104 	andcs	r0, r0, r4, lsl #2
    1968:	000bca35 	andeq	ip, fp, r5, lsr sl
    196c:	76b10100 	ldrtvc	r0, [r1], r0, lsl #2
    1970:	05000000 	streq	r0, [r0, #-0]
    1974:	0000f803 	andeq	pc, r0, r3, lsl #16
    1978:	08a53520 	stmiaeq	r5!, {r5, r8, sl, ip, sp}
    197c:	b2010000 	andlt	r0, r1, #0
    1980:	00000076 	andeq	r0, r0, r6, ror r0
    1984:	00f40305 	rscseq	r0, r4, r5, lsl #6
    1988:	f5352000 			; <UNDEFINED> instruction: 0xf5352000
    198c:	01000004 	tsteq	r0, r4
    1990:	0000abbc 			; <UNDEFINED> instruction: 0x0000abbc
    1994:	00030500 	andeq	r0, r3, r0, lsl #10
    1998:	35200001 	strcc	r0, [r0, #-1]!
    199c:	0000066c 	andeq	r0, r0, ip, ror #12
    19a0:	00abc201 	adceq	ip, fp, r1, lsl #4
    19a4:	03050000 	movweq	r0, #20480	; 0x5000
    19a8:	20000000 	andcs	r0, r0, r0
    19ac:	0003dd37 	andeq	sp, r3, r7, lsr sp
    19b0:	b7c40100 	strblt	r0, [r4, r0, lsl #2]
    19b4:	05000019 	streq	r0, [r0, #-25]
    19b8:	00000041 	andeq	r0, r0, r1, asr #32
    19bc:	00087b38 	andeq	r7, r8, r8, lsr fp
    19c0:	02590100 	subseq	r0, r9, #0, 2
    19c4:	00000065 	andeq	r0, r0, r5, rrx
    19c8:	00ec0305 	rsceq	r0, ip, r5, lsl #6
    19cc:	22392000 	eorscs	r2, r9, #0
    19d0:	01000009 	tsteq	r0, r9
    19d4:	186d025b 	stmdane	sp!, {r0, r1, r3, r4, r6, r9}^
    19d8:	65300000 	ldrvs	r0, [r0, #-0]!
    19dc:	ea000000 	b	19e4 <__Stack_Size+0x15e4>
    19e0:	31000019 	tstcc	r0, r9, lsl r0
    19e4:	00000116 	andeq	r0, r0, r6, lsl r1
    19e8:	7839003f 	ldmdavc	r9!, {r0, r1, r2, r3, r4, r5}
    19ec:	0100000b 	tsteq	r0, fp
    19f0:	19da025c 	ldmibne	sl, {r2, r3, r4, r6, r9}^
    19f4:	bb3a0000 	bllt	e819fc <__Stack_Size+0xe815fc>
    19f8:	0700000c 	streq	r0, [r0, -ip]
    19fc:	1a0d02a4 	bne	342494 <__Stack_Size+0x342094>
    1a00:	0d3b0000 	ldceq	0, cr0, [fp, #-0]
    1a04:	3b00001a 	blcc	1a74 <__Stack_Size+0x1674>
    1a08:	00001a13 	andeq	r1, r0, r3, lsl sl
    1a0c:	9f041100 	svcls	0x00041100
    1a10:	11000003 	tstne	r0, r3
    1a14:	0005d304 	andeq	sp, r5, r4, lsl #6
    1a18:	0c863a00 	vstmiaeq	r6, {s6-s5}
    1a1c:	c0070000 	andgt	r0, r7, r0
    1a20:	001a3502 	andseq	r3, sl, r2, lsl #10
    1a24:	1a0d3b00 	bne	35062c <__Stack_Size+0x35022c>
    1a28:	533b0000 	teqpl	fp, #0
    1a2c:	3b000000 	blcc	1a34 <__Stack_Size+0x1634>
    1a30:	00000053 	andeq	r0, r0, r3, asr r0
    1a34:	02b73a00 	adcseq	r3, r7, #0, 20
    1a38:	fc070000 	stc2	0, cr0, [r7], {-0}
    1a3c:	001a4c02 	andseq	r4, sl, r2, lsl #24
    1a40:	1a0d3b00 	bne	350648 <__Stack_Size+0x350248>
    1a44:	533b0000 	teqpl	fp, #0
    1a48:	00000000 	andeq	r0, r0, r0
    1a4c:	0008b93a 	andeq	fp, r8, sl, lsr r9
    1a50:	02b20700 	adcseq	r0, r2, #0, 14
    1a54:	00001a68 	andeq	r1, r0, r8, ror #20
    1a58:	001a0d3b 	andseq	r0, sl, fp, lsr sp
    1a5c:	00533b00 	subseq	r3, r3, r0, lsl #22
    1a60:	eb3b0000 	bl	ec1a68 <__Stack_Size+0xec1668>
    1a64:	00000000 	andeq	r0, r0, r0
    1a68:	0008f43c 	andeq	pc, r8, ip, lsr r4	; <UNPREDICTABLE>
    1a6c:	7ef70800 	cdpvc	8, 15, cr0, cr7, cr0, {0}
    1a70:	3b00001a 	blcc	1ae0 <__Stack_Size+0x16e0>
    1a74:	00001a7e 	andeq	r1, r0, lr, ror sl
    1a78:	0000533b 	andeq	r5, r0, fp, lsr r3
    1a7c:	04110000 	ldreq	r0, [r1], #-0
    1a80:	00000469 	andeq	r0, r0, r9, ror #8
    1a84:	0003473c 	andeq	r4, r3, ip, lsr r7
    1a88:	9aec0800 	bls	ffb03a90 <SCS_BASE+0x1faf5a90>
    1a8c:	3b00001a 	blcc	1afc <__Stack_Size+0x16fc>
    1a90:	00001a7e 	andeq	r1, r0, lr, ror sl
    1a94:	0000533b 	andeq	r5, r0, fp, lsr r3
    1a98:	ae3d0000 	cdpge	0, 3, cr0, cr13, cr0, {0}
    1a9c:	08000003 	stmdaeq	r0, {r0, r1}
    1aa0:	0000cbf6 	strdeq	ip, [r0], -r6
    1aa4:	001ab400 	andseq	fp, sl, r0, lsl #8
    1aa8:	1a7e3b00 	bne	1f906b0 <__Stack_Size+0x1f902b0>
    1aac:	533b0000 	teqpl	fp, #0
    1ab0:	00000000 	andeq	r0, r0, r0
    1ab4:	000b913c 	andeq	r9, fp, ip, lsr r1
    1ab8:	c5970100 	ldrgt	r0, [r7, #256]	; 0x100
    1abc:	3b00001a 	blcc	1b2c <__Stack_Size+0x172c>
    1ac0:	00000065 	andeq	r0, r0, r5, rrx
    1ac4:	08c63c00 	stmiaeq	r6, {sl, fp, ip, sp}^
    1ac8:	390b0000 	stmdbcc	fp, {}	; <UNPREDICTABLE>
    1acc:	00001ad6 	ldrdeq	r1, [r0], -r6
    1ad0:	0000413b 	andeq	r4, r0, fp, lsr r1
    1ad4:	e83c0000 	ldmda	ip!, {}	; <UNPREDICTABLE>
    1ad8:	0800000c 	stmdaeq	r0, {r2, r3}
    1adc:	001ae7e1 	andseq	lr, sl, r1, ror #15
    1ae0:	1ae73b00 	bne	ff9d06e8 <SCS_BASE+0x1f9c26e8>
    1ae4:	11000000 	mrsne	r0, (UNDEF: 0)
    1ae8:	00062f04 	andeq	r2, r6, r4, lsl #30
    1aec:	0a663c00 	beq	1990af4 <__Stack_Size+0x19906f4>
    1af0:	df080000 	svcle	0x00080000
    1af4:	00001afe 	strdeq	r1, [r0], -lr
    1af8:	001a7e3b 	andseq	r7, sl, fp, lsr lr
    1afc:	4c3c0000 	ldcmi	0, cr0, [ip], #-0
    1b00:	08000001 	stmdaeq	r0, {r0}
    1b04:	001b14e0 	andseq	r1, fp, r0, ror #9
    1b08:	1a7e3b00 	bne	1f90710 <__Stack_Size+0x1f90310>
    1b0c:	e73b0000 	ldr	r0, [fp, -r0]!
    1b10:	0000001a 	andeq	r0, r0, sl, lsl r0
    1b14:	0008903c 	andeq	r9, r8, ip, lsr r0
    1b18:	2fe50800 	svccs	0x00e50800
    1b1c:	3b00001b 	blcc	1b90 <__Stack_Size+0x1790>
    1b20:	00001a7e 	andeq	r1, r0, lr, ror sl
    1b24:	0000533b 	andeq	r5, r0, fp, lsr r3
    1b28:	00eb3b00 	rsceq	r3, fp, r0, lsl #22
    1b2c:	3c000000 	stccc	0, cr0, [r0], {-0}
    1b30:	0000027a 	andeq	r0, r0, sl, ror r2
    1b34:	1b45e408 	blne	117ab5c <__Stack_Size+0x117a75c>
    1b38:	7e3b0000 	cdpvc	0, 3, cr0, cr11, cr0, {0}
    1b3c:	3b00001a 	blcc	1bac <__Stack_Size+0x17ac>
    1b40:	000000eb 	andeq	r0, r0, fp, ror #1
    1b44:	04a43e00 	strteq	r3, [r4], #3584	; 0xe00
    1b48:	b8040000 	stmdalt	r4, {}	; <UNPREDICTABLE>
    1b4c:	00023a3c 	andeq	r3, r2, ip, lsr sl
    1b50:	5dc90400 	cfstrdpl	mvd0, [r9]
    1b54:	3b00001b 	blcc	1bc8 <__Stack_Size+0x17c8>
    1b58:	00000053 	andeq	r0, r0, r3, asr r0
    1b5c:	0c2a3d00 	stceq	13, cr3, [sl], #-0
    1b60:	ba040000 	blt	101b68 <__Stack_Size+0x101768>
    1b64:	0000049c 	muleq	r0, ip, r4
    1b68:	00001b72 	andeq	r1, r0, r2, ror fp
    1b6c:	0000413b 	andeq	r4, r0, fp, lsr r1
    1b70:	143e0000 	ldrtne	r0, [lr], #-0
    1b74:	04000006 	streq	r0, [r0], #-6
    1b78:	050a3ab9 	streq	r3, [sl, #-2745]	; 0xab9
    1b7c:	b0070000 	andlt	r0, r7, r0
    1b80:	001b9002 	andseq	r9, fp, r2
    1b84:	1a0d3b00 	bne	35078c <__Stack_Size+0x35038c>
    1b88:	eb3b0000 	bl	ec1b90 <__Stack_Size+0xec1790>
    1b8c:	00000000 	andeq	r0, r0, r0
    1b90:	0009763e 	andeq	r7, r9, lr, lsr r6
    1b94:	3c480a00 	mcrrcc	10, 0, r0, r8, cr0
    1b98:	0000074f 	andeq	r0, r0, pc, asr #14
    1b9c:	1bade205 	blne	feb7a3b8 <SCS_BASE+0x1eb6c3b8>
    1ba0:	ad3b0000 	ldcge	0, cr0, [fp, #-0]
    1ba4:	3b00001b 	blcc	1c18 <__Stack_Size+0x1818>
    1ba8:	00000053 	andeq	r0, r0, r3, asr r0
    1bac:	82041100 	andhi	r1, r4, #0, 2
    1bb0:	3c000001 	stccc	0, cr0, [r0], {1}
    1bb4:	0000036c 	andeq	r0, r0, ip, ror #6
    1bb8:	1bc9e105 	blne	ff279fd4 <SCS_BASE+0x1f26bfd4>
    1bbc:	ad3b0000 	ldcge	0, cr0, [fp, #-0]
    1bc0:	3b00001b 	blcc	1c34 <__Stack_Size+0x1834>
    1bc4:	00000053 	andeq	r0, r0, r3, asr r0
    1bc8:	019d3f00 	orrseq	r3, sp, r0, lsl #30
    1bcc:	10060000 	andne	r0, r6, r0
    1bd0:	00b43e01 	adcseq	r3, r4, r1, lsl #28
    1bd4:	fd0c0000 	stc2	0, cr0, [ip, #-0]
    1bd8:	0005ce3c 	andeq	ip, r5, ip, lsr lr
    1bdc:	e9fe0c00 	ldmib	lr!, {sl, fp}^
    1be0:	3b00001b 	blcc	1c54 <__Stack_Size+0x1854>
    1be4:	00000041 	andeq	r0, r0, r1, asr #32
    1be8:	024f4000 	subeq	r4, pc, #0
    1bec:	ff0c0000 			; <UNDEFINED> instruction: 0xff0c0000
    1bf0:	0000010b 	andeq	r0, r0, fp, lsl #2
    1bf4:	000b613a 	andeq	r6, fp, sl, lsr r1
    1bf8:	01120c00 	tsteq	r2, r0, lsl #24
    1bfc:	00001c0b 	andeq	r1, r0, fp, lsl #24
    1c00:	0000413b 	andeq	r4, r0, fp, lsr r1
    1c04:	00eb3b00 	rsceq	r3, fp, r0, lsl #22
    1c08:	3a000000 	bcc	1c10 <__Stack_Size+0x1810>
    1c0c:	00000563 	andeq	r0, r0, r3, ror #10
    1c10:	2201130c 	andcs	r1, r1, #12, 6	; 0x30000000
    1c14:	3b00001c 	blcc	1c8c <__Stack_Size+0x188c>
    1c18:	00000041 	andeq	r0, r0, r1, asr #32
    1c1c:	0000eb3b 	andeq	lr, r0, fp, lsr fp
    1c20:	cb3c0000 	blgt	f01c28 <__Stack_Size+0xf01828>
    1c24:	04000001 	streq	r0, [r0], #-1
    1c28:	001c33b5 			; <UNDEFINED> instruction: 0x001c33b5
    1c2c:	00413b00 	subeq	r3, r1, r0, lsl #22
    1c30:	3c000000 	stccc	0, cr0, [r0], {-0}
    1c34:	00000771 	andeq	r0, r0, r1, ror r7
    1c38:	1c44b304 	mcrrne	3, 0, fp, r4, cr4
    1c3c:	413b0000 	teqmi	fp, r0
    1c40:	00000000 	andeq	r0, r0, r0
    1c44:	0006be3a 	andeq	fp, r6, sl, lsr lr
    1c48:	01060c00 	tsteq	r6, r0, lsl #24
    1c4c:	00001c56 	andeq	r1, r0, r6, asr ip
    1c50:	0000413b 	andeq	r4, r0, fp, lsr r1
    1c54:	f53a0000 			; <UNDEFINED> instruction: 0xf53a0000
    1c58:	0c000001 	stceq	0, cr0, [r0], {1}
    1c5c:	1c680108 	stfnee	f0, [r8], #-32	; 0xffffffe0
    1c60:	413b0000 	teqmi	fp, r0
    1c64:	00000000 	andeq	r0, r0, r0
    1c68:	0006ee3a 	andeq	lr, r6, sl, lsr lr
    1c6c:	01070c00 	tsteq	r7, r0, lsl #24
    1c70:	00001c7a 	andeq	r1, r0, sl, ror ip
    1c74:	0000413b 	andeq	r4, r0, fp, lsr r1
    1c78:	6f3a0000 	svcvs	0x003a0000
    1c7c:	0c000001 	stceq	0, cr0, [r0], {1}
    1c80:	1c910102 	ldfnes	f0, [r1], {2}
    1c84:	413b0000 	teqmi	fp, r0
    1c88:	3b000000 	blcc	1c90 <__Stack_Size+0x1890>
    1c8c:	00000041 	andeq	r0, r0, r1, asr #32
    1c90:	0b9d3a00 	bleq	fe750498 <SCS_BASE+0x1e742498>
    1c94:	030c0000 	movweq	r0, #49152	; 0xc000
    1c98:	001ca301 	andseq	sl, ip, r1, lsl #6
    1c9c:	00eb3b00 	rsceq	r3, fp, r0, lsl #22
    1ca0:	41000000 	mrsmi	r0, (UNDEF: 0)
    1ca4:	000007b1 			; <UNDEFINED> instruction: 0x000007b1
    1ca8:	cb01190c 	blgt	480e0 <__Stack_Size+0x47ce0>
    1cac:	b9000000 	stmdblt	r0, {}	; <UNPREDICTABLE>
    1cb0:	3b00001c 	blcc	1d28 <__Stack_Size+0x1928>
    1cb4:	00000065 	andeq	r0, r0, r5, rrx
    1cb8:	00183a00 	andseq	r3, r8, r0, lsl #20
    1cbc:	040c0000 	streq	r0, [ip], #-0
    1cc0:	001ccb01 	andseq	ip, ip, r1, lsl #22
    1cc4:	00413b00 	subeq	r3, r1, r0, lsl #22
    1cc8:	3a000000 	bcc	1cd0 <__Stack_Size+0x18d0>
    1ccc:	000007a0 	andeq	r0, r0, r0, lsr #15
    1cd0:	dd010a0c 	vstrle	s0, [r1, #-48]	; 0xffffffd0
    1cd4:	3b00001c 	blcc	1d4c <__Stack_Size+0x194c>
    1cd8:	00000041 	andeq	r0, r0, r1, asr #32
    1cdc:	092d4200 	pusheq	{r9, lr}
    1ce0:	050c0000 	streq	r0, [ip, #-0]
    1ce4:	00006501 	andeq	r6, r0, r1, lsl #10
    1ce8:	01eb3c00 	mvneq	r3, r0, lsl #24
    1cec:	db050000 	blle	141cf4 <__Stack_Size+0x1418f4>
    1cf0:	00001cff 	strdeq	r1, [r0], -pc	; <UNPREDICTABLE>
    1cf4:	001bad3b 	andseq	sl, fp, fp, lsr sp
    1cf8:	1cff3b00 	vldmiane	pc!, {d19-d18}
    1cfc:	11000000 	mrsne	r0, (UNDEF: 0)
    1d00:	00053f04 	andeq	r3, r5, r4, lsl #30
    1d04:	039a3c00 	orrseq	r3, sl, #0, 24
    1d08:	e8050000 	stmda	r5, {}	; <UNPREDICTABLE>
    1d0c:	00001d1b 	andeq	r1, r0, fp, lsl sp
    1d10:	0000413b 	andeq	r4, r0, fp, lsr r1
    1d14:	00eb3b00 	rsceq	r3, fp, r0, lsl #22
    1d18:	3a000000 	bcc	1d20 <__Stack_Size+0x1920>
    1d1c:	00000585 	andeq	r0, r0, r5, lsl #11
    1d20:	32010f06 	andcc	r0, r1, #6, 30
    1d24:	3b00001d 	blcc	1da0 <__Stack_Size+0x19a0>
    1d28:	00000041 	andeq	r0, r0, r1, asr #32
    1d2c:	0000413b 	andeq	r4, r0, fp, lsr r1
    1d30:	df3c0000 	svcle	0x003c0000
    1d34:	0600000b 	streq	r0, [r0], -fp
    1d38:	001d43ff 			; <UNDEFINED> instruction: 0x001d43ff
    1d3c:	00413b00 	subeq	r3, r1, r0, lsl #22
    1d40:	3a000000 	bcc	1d48 <__Stack_Size+0x1948>
    1d44:	000006fe 	strdeq	r0, [r0], -lr
    1d48:	55010006 	strpl	r0, [r1, #-6]
    1d4c:	3b00001d 	blcc	1dc8 <__Stack_Size+0x19c8>
    1d50:	00001d55 	andeq	r1, r0, r5, asr sp
    1d54:	83041100 	movwhi	r1, #16640	; 0x4100
    1d58:	3c000005 	stccc	0, cr0, [r0], {5}
    1d5c:	00000a46 	andeq	r0, r0, r6, asr #20
    1d60:	1d6c380b 	stclne	8, cr3, [ip, #-44]!	; 0xffffffd4
    1d64:	413b0000 	teqmi	fp, r0
    1d68:	00000000 	andeq	r0, r0, r0
    1d6c:	00078f3c 	andeq	r8, r7, ip, lsr pc
    1d70:	7d3a0b00 	vldmdbvc	sl!, {d0-d-1}
    1d74:	3b00001d 	blcc	1df0 <__Stack_Size+0x19f0>
    1d78:	000000eb 	andeq	r0, r0, fp, ror #1
    1d7c:	03333c00 	teqeq	r3, #0, 24
    1d80:	3c0d0000 	stccc	0, cr0, [sp], {-0}
    1d84:	00001d8e 	andeq	r1, r0, lr, lsl #27
    1d88:	0000533b 	andeq	r5, r0, fp, lsr r3
    1d8c:	8d3c0000 	ldchi	0, cr0, [ip, #-0]
    1d90:	0d000006 	stceq	0, cr0, [r0, #-24]	; 0xffffffe8
    1d94:	001d9f3d 	andseq	r9, sp, sp, lsr pc
    1d98:	00653b00 	rsbeq	r3, r5, r0, lsl #22
    1d9c:	3c000000 	stccc	0, cr0, [r0], {-0}
    1da0:	0000065d 	andeq	r0, r0, sp, asr r6
    1da4:	1db03e0d 	ldcne	14, cr3, [r0, #52]!	; 0x34
    1da8:	533b0000 	teqpl	fp, #0
    1dac:	00000000 	andeq	r0, r0, r0
    1db0:	0003853e 	andeq	r8, r3, lr, lsr r5
    1db4:	3d190e00 	ldccc	14, cr0, [r9, #-0]
    1db8:	000004b1 			; <UNDEFINED> instruction: 0x000004b1
    1dbc:	0065dd05 	rsbeq	sp, r5, r5, lsl #26
    1dc0:	1dd10000 	ldclne	0, cr0, [r1]
    1dc4:	ad3b0000 	ldcge	0, cr0, [fp, #-0]
    1dc8:	3b00001b 	blcc	1e3c <__Stack_Size+0x1a3c>
    1dcc:	00000053 	andeq	r0, r0, r3, asr r0
    1dd0:	098f3f00 	stmibeq	pc, {r8, r9, sl, fp, ip, sp}	; <UNPREDICTABLE>
    1dd4:	1a0c0000 	bne	301ddc <__Stack_Size+0x3019dc>
    1dd8:	02654001 	rsbeq	r4, r5, #1
    1ddc:	450a0000 	strmi	r0, [sl, #-0]
    1de0:	0000065f 	andeq	r0, r0, pc, asr r6
    1de4:	0009c100 	andeq	ip, r9, r0, lsl #2
    1de8:	d7000400 	strle	r0, [r0, -r0, lsl #8]
    1dec:	04000003 	streq	r0, [r0], #-3
    1df0:	00002901 	andeq	r2, r0, r1, lsl #18
    1df4:	0d380100 	ldfeqs	f0, [r8, #-0]
    1df8:	03c20000 	biceq	r0, r2, #0
    1dfc:	00f80000 	rscseq	r0, r8, r0
    1e00:	00000000 	andeq	r0, r0, r0
    1e04:	05c70000 	strbeq	r0, [r7]
    1e08:	04020000 	streq	r0, [r2], #-0
    1e0c:	00085705 	andeq	r5, r8, r5, lsl #14
    1e10:	05020200 	streq	r0, [r2, #-512]	; 0x200
    1e14:	00000829 	andeq	r0, r0, r9, lsr #16
    1e18:	10060102 	andne	r0, r6, r2, lsl #2
    1e1c:	0300000a 	movweq	r0, #10
    1e20:	00323375 	eorseq	r3, r2, r5, ror r3
    1e24:	00452702 	subeq	r2, r5, r2, lsl #14
    1e28:	04020000 	streq	r0, [r2], #-0
    1e2c:	00096407 	andeq	r6, r9, r7, lsl #8
    1e30:	31750300 	cmncc	r5, r0, lsl #6
    1e34:	28020036 	stmdacs	r2, {r1, r2, r4, r5}
    1e38:	00000057 	andeq	r0, r0, r7, asr r0
    1e3c:	09070202 	stmdbeq	r7, {r1, r9}
    1e40:	0300000c 	movweq	r0, #12
    1e44:	02003875 	andeq	r3, r0, #7667712	; 0x750000
    1e48:	00006829 	andeq	r6, r0, r9, lsr #16
    1e4c:	08010200 	stmdaeq	r1, {r9}
    1e50:	00000a0e 	andeq	r0, r0, lr, lsl #20
    1e54:	00047504 	andeq	r7, r4, r4, lsl #10
    1e58:	7a2f0200 	bvc	bc2660 <__Stack_Size+0xbc2260>
    1e5c:	05000000 	streq	r0, [r0, #-0]
    1e60:	00000045 	andeq	r0, r0, r5, asr #32
    1e64:	0002ca04 	andeq	ip, r2, r4, lsl #20
    1e68:	8a300200 	bhi	c02670 <__Stack_Size+0xc02270>
    1e6c:	05000000 	streq	r0, [r0, #-0]
    1e70:	00000057 	andeq	r0, r0, r7, asr r0
    1e74:	3c020106 	stfccs	f0, [r2], {6}
    1e78:	000000a4 	andeq	r0, r0, r4, lsr #1
    1e7c:	001ec307 	andseq	ip, lr, r7, lsl #6
    1e80:	53080000 	movwpl	r0, #32768	; 0x8000
    1e84:	01005445 	tsteq	r0, r5, asr #8
    1e88:	251b0400 	ldrcs	r0, [fp, #-1024]	; 0x400
    1e8c:	3c020000 	stccc	0, cr0, [r2], {-0}
    1e90:	0000008f 	andeq	r0, r0, pc, lsl #1
    1e94:	5b070402 	blpl	1c2ea4 <__Stack_Size+0x1c2aa4>
    1e98:	09000009 	stmdbeq	r0, {r0, r3}
    1e9c:	020b0350 	andeq	r0, fp, #80, 6	; 0x40000001
    1ea0:	000002c7 	andeq	r0, r0, r7, asr #5
    1ea4:	3152430a 	cmpcc	r2, sl, lsl #6
    1ea8:	020d0300 	andeq	r0, sp, #0, 6
    1eac:	0000007f 	andeq	r0, r0, pc, ror r0
    1eb0:	07e30b00 	strbeq	r0, [r3, r0, lsl #22]!
    1eb4:	0e030000 	cdpeq	0, 0, cr0, cr3, cr0, {0}
    1eb8:	00004c02 	andeq	r4, r0, r2, lsl #24
    1ebc:	430a0200 	movwmi	r0, #41472	; 0xa200
    1ec0:	03003252 	movweq	r3, #594	; 0x252
    1ec4:	007f020f 	rsbseq	r0, pc, pc, lsl #4
    1ec8:	0b040000 	bleq	101ed0 <__Stack_Size+0x101ad0>
    1ecc:	000007ed 	andeq	r0, r0, sp, ror #15
    1ed0:	4c021003 	stcmi	0, cr1, [r2], {3}
    1ed4:	06000000 	streq	r0, [r0], -r0
    1ed8:	0005c90b 	andeq	ip, r5, fp, lsl #18
    1edc:	02110300 	andseq	r0, r1, #0, 6
    1ee0:	0000007f 	andeq	r0, r0, pc, ror r0
    1ee4:	07f70b08 	ldrbeq	r0, [r7, r8, lsl #22]!
    1ee8:	12030000 	andne	r0, r3, #0
    1eec:	00004c02 	andeq	r4, r0, r2, lsl #24
    1ef0:	930b0a00 	movwls	r0, #47616	; 0xba00
    1ef4:	03000004 	movweq	r0, #4
    1ef8:	007f0213 	rsbseq	r0, pc, r3, lsl r2	; <UNPREDICTABLE>
    1efc:	0b0c0000 	bleq	301f04 <__Stack_Size+0x301b04>
    1f00:	00000801 	andeq	r0, r0, r1, lsl #16
    1f04:	4c021403 	cfstrsmi	mvf1, [r2], {3}
    1f08:	0e000000 	cdpeq	0, 0, cr0, cr0, cr0, {0}
    1f0c:	0052530a 	subseq	r5, r2, sl, lsl #6
    1f10:	7f021503 	svcvc	0x00021503
    1f14:	10000000 	andne	r0, r0, r0
    1f18:	00080b0b 	andeq	r0, r8, fp, lsl #22
    1f1c:	02160300 	andseq	r0, r6, #0, 6
    1f20:	0000004c 	andeq	r0, r0, ip, asr #32
    1f24:	47450a12 	smlaldmi	r0, r5, r2, sl
    1f28:	17030052 	smlsdne	r3, r2, r0, r0
    1f2c:	00007f02 	andeq	r7, r0, r2, lsl #30
    1f30:	150b1400 	strne	r1, [fp, #-1024]	; 0x400
    1f34:	03000008 	movweq	r0, #8
    1f38:	004c0218 	subeq	r0, ip, r8, lsl r2
    1f3c:	0b160000 	bleq	581f44 <__Stack_Size+0x581b44>
    1f40:	000002fe 	strdeq	r0, [r0], -lr
    1f44:	7f021903 	svcvc	0x00021903
    1f48:	18000000 	stmdane	r0, {}	; <UNPREDICTABLE>
    1f4c:	00081f0b 	andeq	r1, r8, fp, lsl #30
    1f50:	021a0300 	andseq	r0, sl, #0, 6
    1f54:	0000004c 	andeq	r0, r0, ip, asr #32
    1f58:	03040b1a 	movweq	r0, #19226	; 0x4b1a
    1f5c:	1b030000 	blne	c1f64 <__Stack_Size+0xc1b64>
    1f60:	00007f02 	andeq	r7, r0, r2, lsl #30
    1f64:	7c0b1c00 	stcvc	12, cr1, [fp], {-0}
    1f68:	0300000c 	movweq	r0, #12
    1f6c:	004c021c 	subeq	r0, ip, ip, lsl r2
    1f70:	0b1e0000 	bleq	781f78 <__Stack_Size+0x781b78>
    1f74:	00000543 	andeq	r0, r0, r3, asr #10
    1f78:	7f021d03 	svcvc	0x00021d03
    1f7c:	20000000 	andcs	r0, r0, r0
    1f80:	0008330b 	andeq	r3, r8, fp, lsl #6
    1f84:	021e0300 	andseq	r0, lr, #0, 6
    1f88:	0000004c 	andeq	r0, r0, ip, asr #32
    1f8c:	4e430a22 	vmlami.f32	s1, s6, s5
    1f90:	1f030054 	svcne	0x00030054
    1f94:	00007f02 	andeq	r7, r0, r2, lsl #30
    1f98:	3d0b2400 	cfstrscc	mvf2, [fp, #-0]
    1f9c:	03000008 	movweq	r0, #8
    1fa0:	004c0220 	subeq	r0, ip, r0, lsr #4
    1fa4:	0a260000 	beq	981fac <__Stack_Size+0x981bac>
    1fa8:	00435350 	subeq	r5, r3, r0, asr r3
    1fac:	7f022103 	svcvc	0x00022103
    1fb0:	28000000 	stmdacs	r0, {}	; <UNPREDICTABLE>
    1fb4:	000aa60b 	andeq	sl, sl, fp, lsl #12
    1fb8:	02220300 	eoreq	r0, r2, #0, 6
    1fbc:	0000004c 	andeq	r0, r0, ip, asr #32
    1fc0:	52410a2a 	subpl	r0, r1, #172032	; 0x2a000
    1fc4:	23030052 	movwcs	r0, #12370	; 0x3052
    1fc8:	00007f02 	andeq	r7, r0, r2, lsl #30
    1fcc:	b10b2c00 	tstlt	fp, r0, lsl #24
    1fd0:	0300000a 	movweq	r0, #10
    1fd4:	004c0224 	subeq	r0, ip, r4, lsr #4
    1fd8:	0a2e0000 	beq	b81fe0 <__Stack_Size+0xb81be0>
    1fdc:	00524352 	subseq	r4, r2, r2, asr r3
    1fe0:	7f022503 	svcvc	0x00022503
    1fe4:	30000000 	andcc	r0, r0, r0
    1fe8:	000abc0b 	andeq	fp, sl, fp, lsl #24
    1fec:	02260300 	eoreq	r0, r6, #0, 6
    1ff0:	0000004c 	andeq	r0, r0, ip, asr #32
    1ff4:	02ea0b32 	rsceq	r0, sl, #51200	; 0xc800
    1ff8:	27030000 	strcs	r0, [r3, -r0]
    1ffc:	00007f02 	andeq	r7, r0, r2, lsl #30
    2000:	c70b3400 	strgt	r3, [fp, -r0, lsl #8]
    2004:	0300000a 	movweq	r0, #10
    2008:	004c0228 	subeq	r0, ip, r8, lsr #4
    200c:	0b360000 	bleq	d82014 <__Stack_Size+0xd81c14>
    2010:	000002ef 	andeq	r0, r0, pc, ror #5
    2014:	7f022903 	svcvc	0x00022903
    2018:	38000000 	stmdacc	r0, {}	; <UNPREDICTABLE>
    201c:	000ad20b 	andeq	sp, sl, fp, lsl #4
    2020:	022a0300 	eoreq	r0, sl, #0, 6
    2024:	0000004c 	andeq	r0, r0, ip, asr #32
    2028:	02f40b3a 	rscseq	r0, r4, #59392	; 0xe800
    202c:	2b030000 	blcs	c2034 <__Stack_Size+0xc1c34>
    2030:	00007f02 	andeq	r7, r0, r2, lsl #30
    2034:	dd0b3c00 	stcle	12, cr3, [fp, #-0]
    2038:	0300000a 	movweq	r0, #10
    203c:	004c022c 	subeq	r0, ip, ip, lsr #4
    2040:	0b3e0000 	bleq	f82048 <__Stack_Size+0xf81c48>
    2044:	000002f9 	strdeq	r0, [r0], -r9
    2048:	7f022d03 	svcvc	0x00022d03
    204c:	40000000 	andmi	r0, r0, r0
    2050:	000ae80b 	andeq	lr, sl, fp, lsl #16
    2054:	022e0300 	eoreq	r0, lr, #0, 6
    2058:	0000004c 	andeq	r0, r0, ip, asr #32
    205c:	02c50b42 	sbceq	r0, r5, #67584	; 0x10800
    2060:	2f030000 	svccs	0x00030000
    2064:	00007f02 	andeq	r7, r0, r2, lsl #30
    2068:	f30b4400 	vshl.u8	d4, d0, d11
    206c:	0300000a 	movweq	r0, #10
    2070:	004c0230 	subeq	r0, ip, r0, lsr r2
    2074:	0a460000 	beq	118207c <__Stack_Size+0x1181c7c>
    2078:	00524344 	subseq	r4, r2, r4, asr #6
    207c:	7f023103 	svcvc	0x00023103
    2080:	48000000 	stmdami	r0, {}	; <UNPREDICTABLE>
    2084:	000afe0b 	andeq	pc, sl, fp, lsl #28
    2088:	02320300 	eorseq	r0, r2, #0, 6
    208c:	0000004c 	andeq	r0, r0, ip, asr #32
    2090:	08600b4a 	stmdaeq	r0!, {r1, r3, r6, r8, r9, fp}^
    2094:	33030000 	movwcc	r0, #12288	; 0x3000
    2098:	00007f02 	andeq	r7, r0, r2, lsl #30
    209c:	090b4c00 	stmdbeq	fp, {sl, fp, lr}
    20a0:	0300000b 	movweq	r0, #11
    20a4:	004c0234 	subeq	r0, ip, r4, lsr r2
    20a8:	004e0000 	subeq	r0, lr, r0
    20ac:	00026e0c 	andeq	r6, r2, ip, lsl #28
    20b0:	02350300 	eorseq	r0, r5, #0, 6
    20b4:	000000b6 	strheq	r0, [r0], -r6
    20b8:	38031c09 	stmdacc	r3, {r0, r3, sl, fp, ip}
    20bc:	00039102 	andeq	r9, r3, r2, lsl #2
    20c0:	52530a00 	subspl	r0, r3, #0, 20
    20c4:	023a0300 	eorseq	r0, sl, #0, 6
    20c8:	0000007f 	andeq	r0, r0, pc, ror r0
    20cc:	07e30b00 	strbeq	r0, [r3, r0, lsl #22]!
    20d0:	3b030000 	blcc	c20d8 <__Stack_Size+0xc1cd8>
    20d4:	00004c02 	andeq	r4, r0, r2, lsl #24
    20d8:	440a0200 	strmi	r0, [sl], #-512	; 0x200
    20dc:	3c030052 	stccc	0, cr0, [r3], {82}	; 0x52
    20e0:	00007f02 	andeq	r7, r0, r2, lsl #30
    20e4:	ed0b0400 	cfstrs	mvf0, [fp, #-0]
    20e8:	03000007 	movweq	r0, #7
    20ec:	004c023d 	subeq	r0, ip, sp, lsr r2
    20f0:	0a060000 	beq	1820f8 <__Stack_Size+0x181cf8>
    20f4:	00525242 	subseq	r5, r2, r2, asr #4
    20f8:	7f023e03 	svcvc	0x00023e03
    20fc:	08000000 	stmdaeq	r0, {}	; <UNPREDICTABLE>
    2100:	0007f70b 	andeq	pc, r7, fp, lsl #14
    2104:	023f0300 	eorseq	r0, pc, #0, 6
    2108:	0000004c 	andeq	r0, r0, ip, asr #32
    210c:	52430a0a 	subpl	r0, r3, #40960	; 0xa000
    2110:	40030031 	andmi	r0, r3, r1, lsr r0
    2114:	00007f02 	andeq	r7, r0, r2, lsl #30
    2118:	010b0c00 	tsteq	fp, r0, lsl #24
    211c:	03000008 	movweq	r0, #8
    2120:	004c0241 	subeq	r0, ip, r1, asr #4
    2124:	0a0e0000 	beq	38212c <__Stack_Size+0x381d2c>
    2128:	00325243 	eorseq	r5, r2, r3, asr #4
    212c:	7f024203 	svcvc	0x00024203
    2130:	10000000 	andne	r0, r0, r0
    2134:	00080b0b 	andeq	r0, r8, fp, lsl #22
    2138:	02430300 	subeq	r0, r3, #0, 6
    213c:	0000004c 	andeq	r0, r0, ip, asr #32
    2140:	52430a12 	subpl	r0, r3, #73728	; 0x12000
    2144:	44030033 	strmi	r0, [r3], #-51	; 0x33
    2148:	00007f02 	andeq	r7, r0, r2, lsl #30
    214c:	150b1400 	strne	r1, [fp, #-1024]	; 0x400
    2150:	03000008 	movweq	r0, #8
    2154:	004c0245 	subeq	r0, ip, r5, asr #4
    2158:	0b160000 	bleq	582160 <__Stack_Size+0x581d60>
    215c:	0000024a 	andeq	r0, r0, sl, asr #4
    2160:	7f024603 	svcvc	0x00024603
    2164:	18000000 	stmdane	r0, {}	; <UNPREDICTABLE>
    2168:	00081f0b 	andeq	r1, r8, fp, lsl #30
    216c:	02470300 	subeq	r0, r7, #0, 6
    2170:	0000004c 	andeq	r0, r0, ip, asr #32
    2174:	c70c001a 	smladgt	ip, sl, r0, r0
    2178:	03000004 	movweq	r0, #4
    217c:	02d30248 	sbcseq	r0, r3, #72, 4	; 0x80000004
    2180:	8e0d0000 	cdphi	0, 0, cr0, cr13, cr0, {0}
    2184:	0100000f 	tsteq	r0, pc
    2188:	000b6429 	andeq	r6, fp, r9, lsr #8
    218c:	00000208 	andeq	r0, r0, r8, lsl #4
    2190:	0d9c0100 	ldfeqs	f0, [ip]
    2194:	00000f5b 	andeq	r0, r0, fp, asr pc
    2198:	0b663501 	bleq	198f5a4 <__Stack_Size+0x198f1a4>
    219c:	00020800 	andeq	r0, r2, r0, lsl #16
    21a0:	9c010000 	stcls	0, cr0, [r1], {-0}
    21a4:	0012320d 	andseq	r3, r2, sp, lsl #4
    21a8:	68440100 	stmdavs	r4, {r8}^
    21ac:	0208000b 	andeq	r0, r8, #11
    21b0:	01000000 	mrseq	r0, (UNDEF: 0)
    21b4:	0fb40d9c 	svceq	0x00b40d9c
    21b8:	51010000 	mrspl	r0, (UNDEF: 1)
    21bc:	08000b6a 	stmdaeq	r0, {r1, r3, r5, r6, r8, r9, fp}
    21c0:	00000002 	andeq	r0, r0, r2
    21c4:	eb0d9c01 	bl	3691d0 <__Stack_Size+0x368dd0>
    21c8:	0100000e 	tsteq	r0, lr
    21cc:	000b6c5e 	andeq	r6, fp, lr, asr ip
    21d0:	00000208 	andeq	r0, r0, r8, lsl #4
    21d4:	0d9c0100 	ldfeqs	f0, [ip]
    21d8:	000010bb 	strheq	r1, [r0], -fp
    21dc:	0b6e6b01 	bleq	1b9cde8 <__Stack_Size+0x1b9c9e8>
    21e0:	00020800 	andeq	r0, r2, r0, lsl #16
    21e4:	9c010000 	stcls	0, cr0, [r1], {-0}
    21e8:	00115c0d 	andseq	r5, r1, sp, lsl #24
    21ec:	70760100 	rsbsvc	r0, r6, r0, lsl #2
    21f0:	0208000b 	andeq	r0, r8, #11
    21f4:	01000000 	mrseq	r0, (UNDEF: 0)
    21f8:	0d300d9c 	ldceq	13, cr0, [r0, #-624]!	; 0xfffffd90
    21fc:	81010000 	mrshi	r0, (UNDEF: 1)
    2200:	08000b72 	stmdaeq	r0, {r1, r4, r5, r6, r8, r9, fp}
    2204:	00000002 	andeq	r0, r0, r2
    2208:	4c0d9c01 	stcmi	12, cr9, [sp], {1}
    220c:	0100000f 	tsteq	r0, pc
    2210:	000b748c 	andeq	r7, fp, ip, lsl #9
    2214:	00001408 	andeq	r1, r0, r8, lsl #8
    2218:	0d9c0100 	ldfeqs	f0, [ip]
    221c:	00000f7e 	andeq	r0, r0, lr, ror pc
    2220:	0b889f01 	bleq	fe229e2c <SCS_BASE+0x1e21be2c>
    2224:	00020800 	andeq	r0, r2, r0, lsl #16
    2228:	9c010000 	stcls	0, cr0, [r1], {-0}
    222c:	0012550d 	andseq	r5, r2, sp, lsl #10
    2230:	8aaa0100 	bhi	fea82638 <SCS_BASE+0x1ea74638>
    2234:	0208000b 	andeq	r0, r8, #11
    2238:	01000000 	mrseq	r0, (UNDEF: 0)
    223c:	10260d9c 	mlane	r6, ip, sp, r0
    2240:	b5010000 	strlt	r0, [r1, #-0]
    2244:	08000b8c 	stmdaeq	r0, {r2, r3, r7, r8, r9, fp}
    2248:	00000002 	andeq	r0, r0, r2
    224c:	c80d9c01 	stmdagt	sp, {r0, sl, fp, ip, pc}
    2250:	01000010 	tsteq	r0, r0, lsl r0
    2254:	000b8ec0 	andeq	r8, fp, r0, asr #29
    2258:	00000208 	andeq	r0, r0, r8, lsl #4
    225c:	0d9c0100 	ldfeqs	f0, [ip]
    2260:	00001125 	andeq	r1, r0, r5, lsr #2
    2264:	0b90cb01 	bleq	fe434e70 <SCS_BASE+0x1e426e70>
    2268:	00020800 	andeq	r0, r2, r0, lsl #16
    226c:	9c010000 	stcls	0, cr0, [r1], {-0}
    2270:	0011ad0d 	andseq	sl, r1, sp, lsl #26
    2274:	92d60100 	sbcsls	r0, r6, #0, 2
    2278:	0208000b 	andeq	r0, r8, #11
    227c:	01000000 	mrseq	r0, (UNDEF: 0)
    2280:	0dc30d9c 	stcleq	13, cr0, [r3, #624]	; 0x270
    2284:	e1010000 	mrs	r0, (UNDEF: 1)
    2288:	08000b94 	stmdaeq	r0, {r2, r4, r7, r8, r9, fp}
    228c:	00000002 	andeq	r0, r0, r2
    2290:	800d9c01 	andhi	r9, sp, r1, lsl #24
    2294:	01000010 	tsteq	r0, r0, lsl r0
    2298:	000b96ec 	andeq	r9, fp, ip, ror #13
    229c:	00000208 	andeq	r0, r0, r8, lsl #4
    22a0:	0d9c0100 	ldfeqs	f0, [ip]
    22a4:	000011d5 	ldrdeq	r1, [r0], -r5
    22a8:	0b98f701 	bleq	fe63feb4 <SCS_BASE+0x1e631eb4>
    22ac:	00020800 	andeq	r0, r2, r0, lsl #16
    22b0:	9c010000 	stcls	0, cr0, [r1], {-0}
    22b4:	000e7b0e 	andeq	r7, lr, lr, lsl #22
    22b8:	01020100 	mrseq	r0, (UNDEF: 18)
    22bc:	08000b9a 	stmdaeq	r0, {r1, r3, r4, r7, r8, r9, fp}
    22c0:	00000002 	andeq	r0, r0, r2
    22c4:	500e9c01 	andpl	r9, lr, r1, lsl #24
    22c8:	01000010 	tsteq	r0, r0, lsl r0
    22cc:	0b9c010d 	bleq	fe702708 <SCS_BASE+0x1e6f4708>
    22d0:	00020800 	andeq	r0, r2, r0, lsl #16
    22d4:	9c010000 	stcls	0, cr0, [r1], {-0}
    22d8:	0011bc0e 	andseq	fp, r1, lr, lsl #24
    22dc:	01180100 	tsteq	r8, r0, lsl #2
    22e0:	00000000 	andeq	r0, r0, r0
    22e4:	00000002 	andeq	r0, r0, r2
    22e8:	2e0e9c01 	cdpcs	12, 0, cr9, cr14, cr1, {0}
    22ec:	0100000e 	tsteq	r0, lr
    22f0:	00000123 	andeq	r0, r0, r3, lsr #2
    22f4:	00020000 	andeq	r0, r2, r0
    22f8:	9c010000 	stcls	0, cr0, [r1], {-0}
    22fc:	000fec0e 	andeq	lr, pc, lr, lsl #24
    2300:	012e0100 	teqeq	lr, r0, lsl #2
    2304:	00000000 	andeq	r0, r0, r0
    2308:	00000002 	andeq	r0, r0, r2
    230c:	940e9c01 	strls	r9, [lr], #-3073	; 0xc01
    2310:	01000011 	tsteq	r0, r1, lsl r0
    2314:	00000139 	andeq	r0, r0, r9, lsr r1
    2318:	00020000 	andeq	r0, r2, r0
    231c:	9c010000 	stcls	0, cr0, [r1], {-0}
    2320:	000e150e 	andeq	r1, lr, lr, lsl #10
    2324:	01440100 	mrseq	r0, (UNDEF: 84)
    2328:	00000000 	andeq	r0, r0, r0
    232c:	00000002 	andeq	r0, r0, r2
    2330:	d70e9c01 	strle	r9, [lr, -r1, lsl #24]
    2334:	01000010 	tsteq	r0, r0, lsl r0
    2338:	0000014f 	andeq	r0, r0, pc, asr #2
    233c:	00020000 	andeq	r0, r2, r0
    2340:	9c010000 	stcls	0, cr0, [r1], {-0}
    2344:	0012090e 	andseq	r0, r2, lr, lsl #18
    2348:	015a0100 	cmpeq	sl, r0, lsl #2
    234c:	00000000 	andeq	r0, r0, r0
    2350:	00000002 	andeq	r0, r0, r2
    2354:	470e9c01 	strmi	r9, [lr, -r1, lsl #24]
    2358:	0100000e 	tsteq	r0, lr
    235c:	0b9e0165 	bleq	fe7828f8 <SCS_BASE+0x1e7748f8>
    2360:	00020800 	andeq	r0, r2, r0, lsl #16
    2364:	9c010000 	stcls	0, cr0, [r1], {-0}
    2368:	000ed20e 	andeq	sp, lr, lr, lsl #4
    236c:	01710100 	cmneq	r1, r0, lsl #2
    2370:	08000ba0 	stmdaeq	r0, {r5, r7, r8, r9, fp}
    2374:	00000002 	andeq	r0, r0, r2
    2378:	a10f9c01 	tstge	pc, r1, lsl #24
    237c:	01000010 	tsteq	r0, r0, lsl r0
    2380:	0ba2017d 	bleq	fe88297c <SCS_BASE+0x1e87497c>
    2384:	00040800 	andeq	r0, r4, r0, lsl #16
    2388:	9c010000 	stcls	0, cr0, [r1], {-0}
    238c:	000005b5 			; <UNDEFINED> instruction: 0x000005b5
    2390:	000ba610 	andeq	sl, fp, r0, lsl r6
    2394:	00096708 	andeq	r6, r9, r8, lsl #14
    2398:	490e0000 	stmdbmi	lr, {}	; <UNPREDICTABLE>
    239c:	01000011 	tsteq	r0, r1, lsl r0
    23a0:	0ba60189 	bleq	fe9829cc <SCS_BASE+0x1e9749cc>
    23a4:	00020800 	andeq	r0, r2, r0, lsl #16
    23a8:	9c010000 	stcls	0, cr0, [r1], {-0}
    23ac:	000f110e 	andeq	r1, pc, lr, lsl #2
    23b0:	01940100 	orrseq	r0, r4, r0, lsl #2
    23b4:	08000ba8 	stmdaeq	r0, {r3, r5, r7, r8, r9, fp}
    23b8:	00000002 	andeq	r0, r0, r2
    23bc:	1d0e9c01 	stcne	12, cr9, [lr, #-4]
    23c0:	0100000d 	tsteq	r0, sp
    23c4:	0baa019f 	bleq	fea82a48 <SCS_BASE+0x1ea74a48>
    23c8:	00020800 	andeq	r0, r2, r0, lsl #16
    23cc:	9c010000 	stcls	0, cr0, [r1], {-0}
    23d0:	000d770e 	andeq	r7, sp, lr, lsl #14
    23d4:	01aa0100 			; <UNDEFINED> instruction: 0x01aa0100
    23d8:	08000bac 	stmdaeq	r0, {r2, r3, r5, r7, r8, r9, fp}
    23dc:	00000002 	andeq	r0, r0, r2
    23e0:	f60e9c01 			; <UNDEFINED> instruction: 0xf60e9c01
    23e4:	01000011 	tsteq	r0, r1, lsl r0
    23e8:	0bae01b6 	bleq	feb82ac8 <SCS_BASE+0x1eb74ac8>
    23ec:	00020800 	andeq	r0, r2, r0, lsl #16
    23f0:	9c010000 	stcls	0, cr0, [r1], {-0}
    23f4:	0010380e 	andseq	r3, r0, lr, lsl #16
    23f8:	01c20100 	biceq	r0, r2, r0, lsl #2
    23fc:	08000bb0 	stmdaeq	r0, {r4, r5, r7, r8, r9, fp}
    2400:	00000002 	andeq	r0, r0, r2
    2404:	d90e9c01 	stmdble	lr, {r0, sl, fp, ip, pc}
    2408:	0100000f 	tsteq	r0, pc
    240c:	0bb201cd 	bleq	fec82b48 <SCS_BASE+0x1ec74b48>
    2410:	00020800 	andeq	r0, r2, r0, lsl #16
    2414:	9c010000 	stcls	0, cr0, [r1], {-0}
    2418:	0012450f 	andseq	r4, r2, pc, lsl #10
    241c:	01dc0100 	bicseq	r0, ip, r0, lsl #2
    2420:	08000bb4 	stmdaeq	r0, {r2, r4, r5, r7, r8, r9, fp}
    2424:	00000014 	andeq	r0, r0, r4, lsl r0
    2428:	066d9c01 	strbteq	r9, [sp], -r1, lsl #24
    242c:	c0110000 	andsgt	r0, r1, r0
    2430:	6e08000b 	cdpvs	0, 0, cr0, cr8, cr11, {0}
    2434:	63000009 	movwvs	r0, #9
    2438:	12000006 	andne	r0, r0, #6
    243c:	31015101 	tstcc	r1, r1, lsl #2
    2440:	03500112 	cmpeq	r0, #-2147483644	; 0x80000004
    2444:	00244a40 	eoreq	r4, r4, r0, asr #20
    2448:	000bc810 	andeq	ip, fp, r0, lsl r8
    244c:	00098b08 	andeq	r8, r9, r8, lsl #22
    2450:	c20e0000 	andgt	r0, lr, #0
    2454:	0100000e 	tsteq	r0, lr
    2458:	0bc801ef 	bleq	ff202c1c <SCS_BASE+0x1f1f4c1c>
    245c:	00020800 	andeq	r0, r2, r0, lsl #16
    2460:	9c010000 	stcls	0, cr0, [r1], {-0}
    2464:	0010f00e 	andseq	pc, r0, lr
    2468:	01fa0100 	mvnseq	r0, r0, lsl #2
    246c:	08000bca 	stmdaeq	r0, {r1, r3, r6, r7, r8, r9, fp}
    2470:	00000002 	andeq	r0, r0, r2
    2474:	ed0e9c01 	stc	12, cr9, [lr, #-4]
    2478:	0100000d 	tsteq	r0, sp
    247c:	0bcc0205 	bleq	ff302c98 <SCS_BASE+0x1f2f4c98>
    2480:	00020800 	andeq	r0, r2, r0, lsl #16
    2484:	9c010000 	stcls	0, cr0, [r1], {-0}
    2488:	0011360e 	andseq	r3, r1, lr, lsl #12
    248c:	02100100 	andseq	r0, r0, #0, 2
    2490:	08000bce 	stmdaeq	r0, {r1, r2, r3, r6, r7, r8, r9, fp}
    2494:	00000002 	andeq	r0, r0, r2
    2498:	0a0e9c01 	beq	3a94a4 <__Stack_Size+0x3a90a4>
    249c:	0100000d 	tsteq	r0, sp
    24a0:	0bd0021b 	bleq	ff402d14 <SCS_BASE+0x1f3f4d14>
    24a4:	00020800 	andeq	r0, r2, r0, lsl #16
    24a8:	9c010000 	stcls	0, cr0, [r1], {-0}
    24ac:	0011000e 	andseq	r0, r1, lr
    24b0:	02260100 	eoreq	r0, r6, #0, 2
    24b4:	08000bd2 	stmdaeq	r0, {r1, r4, r6, r7, r8, r9, fp}
    24b8:	00000002 	andeq	r0, r0, r2
    24bc:	910e9c01 	tstls	lr, r1, lsl #24
    24c0:	01000010 	tsteq	r0, r0, lsl r0
    24c4:	0bd40231 	bleq	ff502d90 <SCS_BASE+0x1f4f4d90>
    24c8:	00020800 	andeq	r0, r2, r0, lsl #16
    24cc:	9c010000 	stcls	0, cr0, [r1], {-0}
    24d0:	0011e60e 	andseq	lr, r1, lr, lsl #12
    24d4:	023c0100 	eorseq	r0, ip, #0, 2
    24d8:	08000bd6 	stmdaeq	r0, {r1, r2, r4, r6, r7, r8, r9, fp}
    24dc:	00000002 	andeq	r0, r0, r2
    24e0:	130f9c01 	movwne	r9, #64513	; 0xfc01
    24e4:	01000011 	tsteq	r0, r1, lsl r0
    24e8:	0bd8024d 	bleq	ff602e24 <SCS_BASE+0x1f5f4e24>
    24ec:	00340800 	eorseq	r0, r4, r0, lsl #16
    24f0:	9c010000 	stcls	0, cr0, [r1], {-0}
    24f4:	00000745 	andeq	r0, r0, r5, asr #14
    24f8:	000be411 	andeq	lr, fp, r1, lsl r4
    24fc:	00099308 	andeq	r9, r9, r8, lsl #6
    2500:	00073100 	andeq	r3, r7, r0, lsl #2
    2504:	51011200 	mrspl	r1, R9_usr
    2508:	05250a03 	streq	r0, [r5, #-2563]!	; 0xa03
    250c:	05500112 	ldrbeq	r0, [r0, #-274]	; 0x112
    2510:	0138000c 	teqeq	r8, ip
    2514:	f8130040 			; <UNDEFINED> instruction: 0xf8130040
    2518:	b308000b 	movwlt	r0, #32779	; 0x800b
    251c:	12000009 	andne	r0, r0, #9
    2520:	0c055001 	stceq	0, cr5, [r5], {1}
    2524:	40013800 	andmi	r3, r1, r0, lsl #16
    2528:	640f0000 	strvs	r0, [pc], #-0	; 2530 <__Stack_Size+0x2130>
    252c:	01000012 	tsteq	r0, r2, lsl r0
    2530:	0c0c025d 	sfmeq	f0, 4, [ip], {93}	; 0x5d
    2534:	003c0800 	eorseq	r0, ip, r0, lsl #16
    2538:	9c010000 	stcls	0, cr0, [r1], {-0}
    253c:	0000077d 	andeq	r0, r0, sp, ror r7
    2540:	00727314 	rsbseq	r7, r2, r4, lsl r3
    2544:	3a026201 	bcc	9ad50 <__Stack_Size+0x9a950>
    2548:	05000000 	streq	r0, [r0, #-0]
    254c:	00010c03 	andeq	r0, r1, r3, lsl #24
    2550:	0c261320 	stceq	3, cr1, [r6], #-128	; 0xffffff80
    2554:	09b30800 	ldmibeq	r3!, {fp}
    2558:	01120000 	tsteq	r2, r0
    255c:	00750250 	rsbseq	r0, r5, r0, asr r2
    2560:	ff0e0000 			; <UNDEFINED> instruction: 0xff0e0000
    2564:	0100000e 	tsteq	r0, lr
    2568:	0c480273 	sfmeq	f0, 2, [r8], {115}	; 0x73
    256c:	00020800 	andeq	r0, r2, r0, lsl #16
    2570:	9c010000 	stcls	0, cr0, [r1], {-0}
    2574:	000d620e 	andeq	r6, sp, lr, lsl #4
    2578:	027f0100 	rsbseq	r0, pc, #0, 2
    257c:	08000c4a 	stmdaeq	r0, {r1, r3, r6, sl, fp}
    2580:	00000002 	andeq	r0, r0, r2
    2584:	9c0e9c01 	stcls	12, cr9, [lr], {1}
    2588:	0100000d 	tsteq	r0, sp
    258c:	0c4c028a 	sfmeq	f0, 2, [ip], {138}	; 0x8a
    2590:	00020800 	andeq	r0, r2, r0, lsl #16
    2594:	9c010000 	stcls	0, cr0, [r1], {-0}
    2598:	000e000e 	andeq	r0, lr, lr
    259c:	02950100 	addseq	r0, r5, #0, 2
    25a0:	08000c4e 	stmdaeq	r0, {r1, r2, r3, r6, sl, fp}
    25a4:	00000002 	andeq	r0, r0, r2
    25a8:	670e9c01 	strvs	r9, [lr, -r1, lsl #24]
    25ac:	01000011 	tsteq	r0, r1, lsl r0
    25b0:	0c5002a0 	lfmeq	f0, 2, [r0], {160}	; 0xa0
    25b4:	00020800 	andeq	r0, r2, r0, lsl #16
    25b8:	9c010000 	stcls	0, cr0, [r1], {-0}
    25bc:	000fc60e 	andeq	ip, pc, lr, lsl #12
    25c0:	02ac0100 	adceq	r0, ip, #0, 2
    25c4:	08000c52 	stmdaeq	r0, {r1, r4, r6, sl, fp}
    25c8:	00000002 	andeq	r0, r0, r2
    25cc:	240e9c01 	strcs	r9, [lr], #-3073	; 0xc01
    25d0:	0100000f 	tsteq	r0, pc
    25d4:	0c5402b8 	lfmeq	f0, 2, [r4], {184}	; 0xb8
    25d8:	00020800 	andeq	r0, r2, r0, lsl #16
    25dc:	9c010000 	stcls	0, cr0, [r1], {-0}
    25e0:	000db00e 	andeq	fp, sp, lr
    25e4:	02c30100 	sbceq	r0, r3, #0, 2
    25e8:	08000c56 	stmdaeq	r0, {r1, r2, r4, r6, sl, fp}
    25ec:	00000002 	andeq	r0, r0, r2
    25f0:	6e0e9c01 	cdpvs	12, 0, cr9, cr14, cr1, {0}
    25f4:	0100000f 	tsteq	r0, pc
    25f8:	0c5802ce 	lfmeq	f0, 2, [r8], {206}	; 0xce
    25fc:	00020800 	andeq	r0, r2, r0, lsl #16
    2600:	9c010000 	stcls	0, cr0, [r1], {-0}
    2604:	0010050e 	andseq	r0, r0, lr, lsl #10
    2608:	02d90100 	sbcseq	r0, r9, #0, 2
    260c:	08000c5a 	stmdaeq	r0, {r1, r3, r4, r6, sl, fp}
    2610:	00000002 	andeq	r0, r0, r2
    2614:	590e9c01 	stmdbpl	lr, {r0, sl, fp, ip, pc}
    2618:	0100000e 	tsteq	r0, lr
    261c:	0c5c02e4 	lfmeq	f0, 2, [ip], {228}	; 0xe4
    2620:	00020800 	andeq	r0, r2, r0, lsl #16
    2624:	9c010000 	stcls	0, cr0, [r1], {-0}
    2628:	0012220e 	andseq	r2, r2, lr, lsl #4
    262c:	02ef0100 	rsceq	r0, pc, #0, 2
    2630:	08000c5e 	stmdaeq	r0, {r1, r2, r3, r4, r6, sl, fp}
    2634:	00000002 	andeq	r0, r0, r2
    2638:	8c0e9c01 	stchi	12, cr9, [lr], {1}
    263c:	0100000e 	tsteq	r0, lr
    2640:	0c6002fa 	sfmeq	f0, 2, [r0], #-1000	; 0xfffffc18
    2644:	00020800 	andeq	r0, r2, r0, lsl #16
    2648:	9c010000 	stcls	0, cr0, [r1], {-0}
    264c:	000d8b0e 	andeq	r8, sp, lr, lsl #22
    2650:	03050100 	movweq	r0, #20736	; 0x5100
    2654:	08000c62 	stmdaeq	r0, {r1, r5, r6, sl, fp}
    2658:	00000002 	andeq	r0, r0, r2
    265c:	150e9c01 	strne	r9, [lr, #-3073]	; 0xc01
    2660:	01000010 	tsteq	r0, r0, lsl r0
    2664:	0c640310 	stcleq	3, cr0, [r4], #-64	; 0xffffffc0
    2668:	00020800 	andeq	r0, r2, r0, lsl #16
    266c:	9c010000 	stcls	0, cr0, [r1], {-0}
    2670:	000f3c0e 	andeq	r3, pc, lr, lsl #24
    2674:	031b0100 	tsteq	fp, #0, 2
    2678:	08000c66 	stmdaeq	r0, {r1, r2, r5, r6, sl, fp}
    267c:	00000002 	andeq	r0, r0, r2
    2680:	b20e9c01 	andlt	r9, lr, #256	; 0x100
    2684:	0100000e 	tsteq	r0, lr
    2688:	0c680326 	stcleq	3, cr0, [r8], #-152	; 0xffffff68
    268c:	00020800 	andeq	r0, r2, r0, lsl #16
    2690:	9c010000 	stcls	0, cr0, [r1], {-0}
    2694:	000f9b0e 	andeq	r9, pc, lr, lsl #22
    2698:	03310100 	teqeq	r1, #0, 2
    269c:	08000c6a 	stmdaeq	r0, {r1, r3, r5, r6, sl, fp}
    26a0:	00000002 	andeq	r0, r0, r2
    26a4:	7b0e9c01 	blvc	3a96b0 <__Stack_Size+0x3a92b0>
    26a8:	01000011 	tsteq	r0, r1, lsl r0
    26ac:	0c6c033c 	stcleq	3, cr0, [ip], #-240	; 0xffffff10
    26b0:	00020800 	andeq	r0, r2, r0, lsl #16
    26b4:	9c010000 	stcls	0, cr0, [r1], {-0}
    26b8:	000dd40e 	andeq	sp, sp, lr, lsl #8
    26bc:	03470100 	movteq	r0, #28928	; 0x7100
    26c0:	08000c6e 	stmdaeq	r0, {r1, r2, r3, r5, r6, sl, fp}
    26c4:	00000002 	andeq	r0, r0, r2
    26c8:	470e9c01 	strmi	r9, [lr, -r1, lsl #24]
    26cc:	0100000d 	tsteq	r0, sp
    26d0:	0c700353 	ldcleq	3, cr0, [r0], #-332	; 0xfffffeb4
    26d4:	00020800 	andeq	r0, r2, r0, lsl #16
    26d8:	9c010000 	stcls	0, cr0, [r1], {-0}
    26dc:	00020515 	andeq	r0, r2, r5, lsl r5
    26e0:	6f1d0100 	svcvs	0x001d0100
    26e4:	16000000 	strne	r0, [r0], -r0
    26e8:	0000005e 	andeq	r0, r0, lr, asr r0
    26ec:	00000913 	andeq	r0, r0, r3, lsl r9
    26f0:	0000af17 	andeq	sl, r0, r7, lsl pc
    26f4:	0003ff00 	andeq	pc, r3, r0, lsl #30
    26f8:	0000a518 	andeq	sl, r0, r8, lsl r5
    26fc:	02470100 	subeq	r0, r7, #0, 2
    2700:	0000091f 	andeq	r0, r0, pc, lsl r9
    2704:	00090205 	andeq	r0, r9, r5, lsl #4
    2708:	040c1800 	streq	r1, [ip], #-2048	; 0x800
    270c:	48010000 	stmdami	r1, {}	; <UNPREDICTABLE>
    2710:	00093002 	andeq	r3, r9, r2
    2714:	004c0500 	subeq	r0, ip, r0, lsl #10
    2718:	ab180000 	blge	602720 <__Stack_Size+0x602320>
    271c:	01000009 	tsteq	r0, r9
    2720:	0941024a 	stmdbeq	r1, {r1, r3, r6, r9}^
    2724:	5e050000 	cdppl	0, 0, cr0, cr5, cr0, {0}
    2728:	16000000 	strne	r0, [r0], -r0
    272c:	0000005e 	andeq	r0, r0, lr, asr r0
    2730:	00000956 	andeq	r0, r0, r6, asr r9
    2734:	0000af19 	andeq	sl, r0, r9, lsl pc
    2738:	1800ff00 	stmdane	r0, {r8, r9, sl, fp, ip, sp, lr, pc}
    273c:	0000070f 	andeq	r0, r0, pc, lsl #14
    2740:	62024b01 	andvs	r4, r2, #1024	; 0x400
    2744:	05000009 	streq	r0, [r0, #-9]
    2748:	00000946 	andeq	r0, r0, r6, asr #18
    274c:	0010731a 	andseq	r7, r0, sl, lsl r3
    2750:	1b150100 	blne	542b58 <__Stack_Size+0x542758>
    2754:	00000e9c 	muleq	r0, ip, lr
    2758:	8502fe04 	strhi	pc, [r2, #-3588]	; 0xe04
    275c:	1c000009 	stcne	0, cr0, [r0], {9}
    2760:	00000985 	andeq	r0, r0, r5, lsl #19
    2764:	00004c1c 	andeq	r4, r0, ip, lsl ip
    2768:	041d0000 	ldreq	r0, [sp], #-0
    276c:	000002c7 	andeq	r0, r0, r7, asr #5
    2770:	0006b11e 	andeq	fp, r6, lr, lsl r1
    2774:	01d90100 	bicseq	r0, r9, r0, lsl #2
    2778:	0010611f 	andseq	r6, r0, pc, lsl r1
    277c:	a4f80500 	ldrbtge	r0, [r8], #1280	; 0x500
    2780:	ad000000 	stcge	0, cr0, [r0, #-0]
    2784:	1c000009 	stcne	0, cr0, [r0], {9}
    2788:	000009ad 	andeq	r0, r0, sp, lsr #19
    278c:	00004c1c 	andeq	r4, r0, ip, lsl ip
    2790:	041d0000 	ldreq	r0, [sp], #-0
    2794:	00000391 	muleq	r0, r1, r3
    2798:	000e6920 	andeq	r6, lr, r0, lsr #18
    279c:	4ced0500 	cfstr64mi	mvdx0, [sp]
    27a0:	1c000000 	stcne	0, cr0, [r0], {-0}
    27a4:	000009ad 	andeq	r0, r0, sp, lsr #19
    27a8:	01240000 	teqeq	r4, r0
    27ac:	00040000 	andeq	r0, r4, r0
    27b0:	000005a3 	andeq	r0, r0, r3, lsr #11
    27b4:	00290104 	eoreq	r0, r9, r4, lsl #2
    27b8:	76010000 	strvc	r0, [r1], -r0
    27bc:	c2000012 	andgt	r0, r0, #18
    27c0:	ab000003 	blge	27d4 <__Stack_Size+0x23d4>
    27c4:	0200000a 	andeq	r0, r0, #10
    27c8:	08570504 	ldmdaeq	r7, {r2, r8, sl}^
    27cc:	02020000 	andeq	r0, r2, #0
    27d0:	00082905 	andeq	r2, r8, r5, lsl #18
    27d4:	06010200 	streq	r0, [r1], -r0, lsl #4
    27d8:	00000a10 	andeq	r0, r0, r0, lsl sl
    27dc:	64070402 	strvs	r0, [r7], #-1026	; 0x402
    27e0:	02000009 	andeq	r0, r0, #9
    27e4:	0c090702 	stceq	7, cr0, [r9], {2}
    27e8:	75030000 	strvc	r0, [r3, #-0]
    27ec:	29020038 	stmdbcs	r2, {r3, r4, r5}
    27f0:	0000004a 	andeq	r0, r0, sl, asr #32
    27f4:	0e080102 	adfeqe	f0, f0, f2
    27f8:	0200000a 	andeq	r0, r0, #10
    27fc:	095b0704 	ldmdbeq	fp, {r2, r8, r9, sl}^
    2800:	40040000 	andmi	r0, r4, r0
    2804:	68000000 	stmdavs	r0, {}	; <UNPREDICTABLE>
    2808:	05000000 	streq	r0, [r0, #-0]
    280c:	00000051 	andeq	r0, r0, r1, asr r0
    2810:	bd060011 	stclt	0, cr0, [r6, #-68]	; 0xffffffbc
    2814:	01000012 	tsteq	r0, r2, lsl r0
    2818:	00007916 	andeq	r7, r0, r6, lsl r9
    281c:	85030500 	strhi	r0, [r3, #-1280]	; 0x500
    2820:	07080027 	streq	r0, [r8, -r7, lsr #32]
    2824:	00000058 	andeq	r0, r0, r8, asr r0
    2828:	00004004 	andeq	r4, r0, r4
    282c:	00008e00 	andeq	r8, r0, r0, lsl #28
    2830:	00510500 	subseq	r0, r1, r0, lsl #10
    2834:	00420000 	subeq	r0, r2, r0
    2838:	00131c06 	andseq	r1, r3, r6, lsl #24
    283c:	9f300100 	svcls	0x00300100
    2840:	05000000 	streq	r0, [r0, #-0]
    2844:	00274203 	eoreq	r4, r7, r3, lsl #4
    2848:	007e0708 	rsbseq	r0, lr, r8, lsl #14
    284c:	40040000 	andmi	r0, r4, r0
    2850:	b4000000 	strlt	r0, [r0], #-0
    2854:	05000000 	streq	r0, [r0, #-0]
    2858:	00000051 	andeq	r0, r0, r1, asr r0
    285c:	df060003 	svcle	0x00060003
    2860:	01000012 	tsteq	r0, r2, lsl r0
    2864:	0000c583 	andeq	ip, r0, r3, lsl #11
    2868:	3e030500 	cfsh32cc	mvfx0, mvfx3, #0
    286c:	07080027 	streq	r0, [r8, -r7, lsr #32]
    2870:	000000a4 	andeq	r0, r0, r4, lsr #1
    2874:	00129f06 	andseq	r9, r2, r6, lsl #30
    2878:	db8b0100 	blle	fe2c2c80 <SCS_BASE+0x1e2b4c80>
    287c:	05000000 	streq	r0, [r0, #-0]
    2880:	00272c03 	eoreq	r2, r7, r3, lsl #24
    2884:	00580708 	subseq	r0, r8, r8, lsl #14
    2888:	40040000 	andmi	r0, r4, r0
    288c:	f0000000 			; <UNDEFINED> instruction: 0xf0000000
    2890:	05000000 	streq	r0, [r0, #-0]
    2894:	00000051 	andeq	r0, r0, r1, asr r0
    2898:	fd060033 	stc2	0, cr0, [r6, #-204]	; 0xffffff34
    289c:	01000012 	tsteq	r0, r2, lsl r0
    28a0:	0001019d 	muleq	r1, sp, r1
    28a4:	f8030500 			; <UNDEFINED> instruction: 0xf8030500
    28a8:	07080026 	streq	r0, [r8, -r6, lsr #32]
    28ac:	000000e0 	andeq	r0, r0, r0, ror #1
    28b0:	00004004 	andeq	r4, r0, r4
    28b4:	00011600 	andeq	r1, r1, r0, lsl #12
    28b8:	00510500 	subseq	r0, r1, r0, lsl #10
    28bc:	00190000 	andseq	r0, r9, r0
    28c0:	00128106 	andseq	r8, r2, r6, lsl #2
    28c4:	06b70100 	ldrteq	r0, [r7], r0, lsl #2
    28c8:	05000001 	streq	r0, [r0, #-1]
    28cc:	00000103 	andeq	r0, r0, r3, lsl #2
    28d0:	03860020 	orreq	r0, r6, #32
    28d4:	00040000 	andeq	r0, r4, r0
    28d8:	000005f5 	strdeq	r0, [r0], -r5
    28dc:	00290104 	eoreq	r0, r9, r4, lsl #2
    28e0:	4f010000 	svcmi	0x00010000
    28e4:	c2000013 	andgt	r0, r0, #19
    28e8:	48000003 	stmdami	r0, {r0, r1}
    28ec:	00000003 	andeq	r0, r0, r3
    28f0:	f2000000 	vhadd.s8	d0, d0, d0
    28f4:	0200000a 	andeq	r0, r0, #10
    28f8:	08570504 	ldmdaeq	r7, {r2, r8, sl}^
    28fc:	02020000 	andeq	r0, r2, #0
    2900:	00082905 	andeq	r2, r8, r5, lsl #18
    2904:	06010200 	streq	r0, [r1], -r0, lsl #4
    2908:	00000a10 	andeq	r0, r0, r0, lsl sl
    290c:	32337503 	eorscc	r7, r3, #12582912	; 0xc00000
    2910:	45270200 	strmi	r0, [r7, #-512]!	; 0x200
    2914:	02000000 	andeq	r0, r0, #0
    2918:	09640704 	stmdbeq	r4!, {r2, r8, r9, sl}^
    291c:	75030000 	strvc	r0, [r3, #-0]
    2920:	02003631 	andeq	r3, r0, #51380224	; 0x3100000
    2924:	00005728 	andeq	r5, r0, r8, lsr #14
    2928:	07020200 	streq	r0, [r2, -r0, lsl #4]
    292c:	00000c09 	andeq	r0, r0, r9, lsl #24
    2930:	00387503 	eorseq	r7, r8, r3, lsl #10
    2934:	00682902 	rsbeq	r2, r8, r2, lsl #18
    2938:	01020000 	mrseq	r0, (UNDEF: 2)
    293c:	000a0e08 	andeq	r0, sl, r8, lsl #28
    2940:	04750400 	ldrbteq	r0, [r5], #-1024	; 0x400
    2944:	2f020000 	svccs	0x00020000
    2948:	0000007a 	andeq	r0, r0, sl, ror r0
    294c:	00004505 	andeq	r4, r0, r5, lsl #10
    2950:	02010600 	andeq	r0, r1, #0, 12
    2954:	0000943a 	andeq	r9, r0, sl, lsr r4
    2958:	089f0700 	ldmeq	pc, {r8, r9, sl}	; <UNPREDICTABLE>
    295c:	07000000 	streq	r0, [r0, -r0]
    2960:	000002a0 	andeq	r0, r0, r0, lsr #5
    2964:	1f040001 	svcne	0x00040001
    2968:	02000006 	andeq	r0, r0, #6
    296c:	00007f3a 	andeq	r7, r0, sl, lsr pc
    2970:	07040200 	streq	r0, [r4, -r0, lsl #4]
    2974:	0000095b 	andeq	r0, r0, fp, asr r9
    2978:	1c030106 	stfnes	f0, [r3], {6}
    297c:	000000cd 	andeq	r0, r0, sp, asr #1
    2980:	00048807 	andeq	r8, r4, r7, lsl #16
    2984:	65070100 	strvs	r0, [r7, #-256]	; 0x100
    2988:	02000008 	andeq	r0, r0, #8
    298c:	00013207 	andeq	r3, r1, r7, lsl #4
    2990:	12070300 	andne	r0, r7, #0, 6
    2994:	04000005 	streq	r0, [r0], #-5
    2998:	00042a07 	andeq	r2, r4, r7, lsl #20
    299c:	04000500 	streq	r0, [r0], #-1280	; 0x500
    29a0:	00000782 	andeq	r0, r0, r2, lsl #15
    29a4:	00a62203 	adceq	r2, r6, r3, lsl #4
    29a8:	04080000 	streq	r0, [r8], #-0
    29ac:	0000005e 	andeq	r0, r0, lr, asr r0
    29b0:	000a5809 	andeq	r5, sl, r9, lsl #16
    29b4:	30050100 	andcc	r0, r5, r0, lsl #2
    29b8:	0000010f 	andeq	r0, r0, pc, lsl #2
    29bc:	000a9a07 	andeq	r9, sl, r7, lsl #20
    29c0:	1c070000 	stcne	0, cr0, [r7], {-0}
    29c4:	0100000c 	tsteq	r0, ip
    29c8:	00060c07 	andeq	r0, r6, r7, lsl #24
    29cc:	5c070200 	sfmpl	f0, 4, [r7], {-0}
    29d0:	0300000c 	movweq	r0, #12
    29d4:	0004d507 	andeq	sp, r4, r7, lsl #10
    29d8:	f2070400 	vshl.s8	d0, d0, d7
    29dc:	05000009 	streq	r0, [r0, #-9]
    29e0:	139f0a00 	orrsne	r0, pc, #0, 20
    29e4:	41010000 	mrsmi	r0, (UNDEF: 1)
    29e8:	08000c74 	stmdaeq	r0, {r2, r4, r5, r6, sl, fp}
    29ec:	0000000c 	andeq	r0, r0, ip
    29f0:	780b9c01 	stmdavc	fp, {r0, sl, fp, ip, pc}
    29f4:	01000013 	tsteq	r0, r3, lsl r0
    29f8:	00009476 	andeq	r9, r0, r6, ror r4
    29fc:	000c8000 	andeq	r8, ip, r0
    2a00:	00010408 	andeq	r0, r1, r8, lsl #8
    2a04:	b79c0100 	ldrlt	r0, [ip, r0, lsl #2]
    2a08:	0c000001 	stceq	0, cr0, [r0], {1}
    2a0c:	00000363 	andeq	r0, r0, r3, ror #6
    2a10:	00d87601 	sbcseq	r7, r8, r1, lsl #12
    2a14:	07310000 	ldreq	r0, [r1, -r0]!
    2a18:	6f0c0000 	svcvs	0x000c0000
    2a1c:	0100003c 	tsteq	r0, ip, lsr r0
    2a20:	00004c76 	andeq	r4, r0, r6, ror ip
    2a24:	00075d00 	andeq	r5, r7, r0, lsl #26
    2a28:	135a0d00 	cmpne	sl, #0, 26
    2a2c:	78010000 	stmdavc	r1, {}	; <UNPREDICTABLE>
    2a30:	0000004c 	andeq	r0, r0, ip, asr #32
    2a34:	0000077e 	andeq	r0, r0, lr, ror r7
    2a38:	0013d40d 	andseq	sp, r3, sp, lsl #8
    2a3c:	5e790100 	rpwple	f0, f1, f0
    2a40:	a8000000 	stmdage	r0, {}	; <UNPREDICTABLE>
    2a44:	0e000007 	cdpeq	0, 0, cr0, cr0, cr7, {0}
    2a48:	0000038e 	andeq	r0, r0, lr, lsl #7
    2a4c:	01b77a01 			; <UNDEFINED> instruction: 0x01b77a01
    2a50:	91020000 	mrsls	r0, (UNDEF: 2)
    2a54:	03280f57 	teqeq	r8, #348	; 0x15c
    2a58:	540d0000 	strpl	r0, [sp], #-0
    2a5c:	01000035 	tsteq	r0, r5, lsr r0
    2a60:	00003a89 	andeq	r3, r0, r9, lsl #21
    2a64:	0007c700 	andeq	ip, r7, r0, lsl #14
    2a68:	0cda1000 	ldcleq	0, cr1, [sl], {0}
    2a6c:	03180800 	tsteq	r8, #0, 16
    2a70:	01ac0000 			; <UNDEFINED> instruction: 0x01ac0000
    2a74:	01110000 	tsteq	r1, r0
    2a78:	007d0351 	rsbseq	r0, sp, r1, asr r3
    2a7c:	fc120006 	ldc2	0, cr0, [r2], {6}
    2a80:	3208000c 	andcc	r0, r8, #12
    2a84:	00000003 	andeq	r0, r0, r3
    2a88:	00cd0500 	sbceq	r0, sp, r0, lsl #10
    2a8c:	3e130000 	cdpcc	0, 1, cr0, cr3, cr0, {0}
    2a90:	01000013 	tsteq	r0, r3, lsl r0
    2a94:	000d8459 	andeq	r8, sp, r9, asr r4
    2a98:	00005c08 	andeq	r5, r0, r8, lsl #24
    2a9c:	359c0100 	ldrcc	r0, [ip, #256]	; 0x100
    2aa0:	14000002 	strne	r0, [r0], #-2
    2aa4:	08000d9e 	stmdaeq	r0, {r1, r2, r3, r4, r7, r8, sl, fp}
    2aa8:	0000000e 	andeq	r0, r0, lr
    2aac:	00000209 	andeq	r0, r0, r9, lsl #4
    2ab0:	00075e15 	andeq	r5, r7, r5, lsl lr
    2ab4:	35670100 	strbcc	r0, [r7, #-256]!	; 0x100
    2ab8:	ef000002 	svc	0x00000002
    2abc:	16000001 	strne	r0, [r0], -r1
    2ac0:	0da21200 	sfmeq	f1, 4, [r2]
    2ac4:	03500800 	cmpeq	r0, #0, 16
    2ac8:	ac170000 	ldcge	0, cr0, [r7], {-0}
    2acc:	2008000d 	andcs	r0, r8, sp
    2ad0:	11000001 	tstne	r0, r1
    2ad4:	74025001 	strvc	r5, [r2], #-1
    2ad8:	10000000 	andne	r0, r0, r0
    2adc:	08000d8e 	stmdaeq	r0, {r1, r2, r3, r7, r8, sl, fp}
    2ae0:	00000361 	andeq	r0, r0, r1, ror #6
    2ae4:	00000225 	andeq	r0, r0, r5, lsr #4
    2ae8:	05510111 	ldrbeq	r0, [r1, #-273]	; 0x111
    2aec:	0006a503 	andeq	sl, r6, r3, lsl #10
    2af0:	50011120 	andpl	r1, r1, r0, lsr #2
    2af4:	18003301 	stmdane	r0, {r0, r8, r9, ip, sp}
    2af8:	08000dcc 	stmdaeq	r0, {r2, r3, r6, r7, r8, sl, fp}
    2afc:	0000037b 	andeq	r0, r0, fp, ror r3
    2b00:	01500111 	cmpeq	r0, r1, lsl r1
    2b04:	19000033 	stmdbne	r0, {r0, r1, r4, r5}
    2b08:	6e690504 	cdpvs	5, 6, cr0, cr9, cr4, {0}
    2b0c:	af130074 	svcge	0x00130074
    2b10:	01000013 	tsteq	r0, r3, lsl r0
    2b14:	000000bd 	strheq	r0, [r0], -sp
    2b18:	00002000 	andeq	r2, r0, r0
    2b1c:	639c0100 	orrsvs	r0, ip, #0, 2
    2b20:	0e000002 	cdpeq	0, 0, cr0, cr0, cr2, {0}
    2b24:	000013bc 			; <UNDEFINED> instruction: 0x000013bc
    2b28:	003ac001 	eorseq	ip, sl, r1
    2b2c:	03050000 	movweq	r0, #20480	; 0x5000
    2b30:	20000114 	andcs	r0, r0, r4, lsl r1
    2b34:	005e1a00 	subseq	r1, lr, r0, lsl #20
    2b38:	02730000 	rsbseq	r0, r3, #0
    2b3c:	9f1b0000 	svcls	0x001b0000
    2b40:	3f000000 	svccc	0x00000000
    2b44:	0b781c00 	bleq	1e09b4c <__Stack_Size+0x1e0974c>
    2b48:	21010000 	mrscs	r0, (UNDEF: 1)
    2b4c:	00000263 	andeq	r0, r0, r3, ror #4
    2b50:	06a50305 	strteq	r0, [r5], r5, lsl #6
    2b54:	5e1a2000 	cdppl	0, 1, cr2, cr10, cr0, {0}
    2b58:	8f000000 	svchi	0x00000000
    2b5c:	1d000002 	stcne	0, cr0, [r0, #-8]
    2b60:	00a51e00 	adceq	r1, r5, r0, lsl #28
    2b64:	24010000 	strcs	r0, [r1], #-0
    2b68:	0000029a 	muleq	r0, sl, r2
    2b6c:	00028405 	andeq	r8, r2, r5, lsl #8
    2b70:	040c1e00 	streq	r1, [ip], #-3584	; 0xe00
    2b74:	25010000 	strcs	r0, [r1, #-0]
    2b78:	000002aa 	andeq	r0, r0, sl, lsr #5
    2b7c:	00004c05 	andeq	r4, r0, r5, lsl #24
    2b80:	031b1e00 	tsteq	fp, #0, 28
    2b84:	27010000 	strcs	r0, [r1, -r0]
    2b88:	0000006f 	andeq	r0, r0, pc, rrx
    2b8c:	000bca1e 	andeq	ip, fp, lr, lsl sl
    2b90:	6f270100 	svcvs	0x00270100
    2b94:	1e000000 	cdpne	0, 0, cr0, cr0, cr0, {0}
    2b98:	0000018e 	andeq	r0, r0, lr, lsl #3
    2b9c:	006f2701 	rsbeq	r2, pc, r1, lsl #14
    2ba0:	f51e0000 			; <UNDEFINED> instruction: 0xf51e0000
    2ba4:	01000004 	tsteq	r0, r4
    2ba8:	00005e28 	andeq	r5, r0, r8, lsr #28
    2bac:	066c1e00 	strbteq	r1, [ip], -r0, lsl #28
    2bb0:	29010000 	stmdbcs	r1, {}	; <UNPREDICTABLE>
    2bb4:	00000094 	muleq	r0, r4, r0
    2bb8:	0003dd1e 	andeq	sp, r3, lr, lsl sp
    2bbc:	f12a0100 			; <UNDEFINED> instruction: 0xf12a0100
    2bc0:	05000002 	streq	r0, [r0, #-2]
    2bc4:	0000003a 	andeq	r0, r0, sl, lsr r0
    2bc8:	0013851c 	andseq	r8, r3, ip, lsl r5
    2bcc:	5e380100 	rsfple	f0, f0, f0
    2bd0:	05000000 	streq	r0, [r0, #-0]
    2bd4:	00011003 	andeq	r1, r1, r3
    2bd8:	09221c20 	stmdbeq	r2!, {r5, sl, fp, ip}
    2bdc:	58010000 	stmdapl	r1, {}	; <UNPREDICTABLE>
    2be0:	000002aa 	andeq	r0, r0, sl, lsr #5
    2be4:	01120305 	tsteq	r2, r5, lsl #6
    2be8:	661f2000 	ldrvs	r2, [pc], -r0
    2bec:	03000013 	movweq	r0, #19
    2bf0:	0000cdbd 			; <UNDEFINED> instruction: 0x0000cdbd
    2bf4:	00033200 	andeq	r3, r3, r0, lsl #4
    2bf8:	003a2000 	eorseq	r2, sl, r0
    2bfc:	3a200000 	bcc	802c04 <__Stack_Size+0x802804>
    2c00:	00000000 	andeq	r0, r0, r0
    2c04:	0009bd21 	andeq	fp, r9, r1, lsr #26
    2c08:	43330100 	teqmi	r3, #0, 2
    2c0c:	20000003 	andcs	r0, r0, r3
    2c10:	00000343 	andeq	r0, r0, r3, asr #6
    2c14:	49040800 	stmdbmi	r4, {fp}
    2c18:	02000003 	andeq	r0, r0, #3
    2c1c:	0a170801 	beq	5c4c28 <__Stack_Size+0x5c4828>
    2c20:	5e150000 	cdppl	0, 1, cr0, cr5, cr0, {0}
    2c24:	01000007 	tsteq	r0, r7
    2c28:	00023567 	andeq	r3, r2, r7, ror #10
    2c2c:	00036100 	andeq	r6, r3, r0, lsl #2
    2c30:	1f001600 	svcne	0x00001600
    2c34:	00001392 	muleq	r0, r2, r3
    2c38:	003a1e04 	eorseq	r1, sl, r4, lsl #28
    2c3c:	037b0000 	cmneq	fp, #0
    2c40:	5e200000 	cdppl	0, 2, cr0, cr0, cr0, {0}
    2c44:	20000000 	andcs	r0, r0, r0
    2c48:	000000d8 	ldrdeq	r0, [r0], -r8
    2c4c:	13c72200 	bicne	r2, r7, #0, 4
    2c50:	72060000 	andvc	r0, r6, #0
    2c54:	005e2002 	subseq	r2, lr, r2
    2c58:	00000000 	andeq	r0, r0, r0
    2c5c:	00000222 	andeq	r0, r0, r2, lsr #4
    2c60:	07c90004 	strbeq	r0, [r9, r4]
    2c64:	01040000 	mrseq	r0, (UNDEF: 4)
    2c68:	00000029 	andeq	r0, r0, r9, lsr #32
    2c6c:	00145801 	andseq	r5, r4, r1, lsl #16
    2c70:	0003c200 	andeq	ip, r3, r0, lsl #4
    2c74:	00037000 	andeq	r7, r3, r0
    2c78:	00000000 	andeq	r0, r0, r0
    2c7c:	000c5700 	andeq	r5, ip, r0, lsl #14
    2c80:	05040200 	streq	r0, [r4, #-512]	; 0x200
    2c84:	00000857 	andeq	r0, r0, r7, asr r8
    2c88:	29050202 	stmdbcs	r5, {r1, r9}
    2c8c:	02000008 	andeq	r0, r0, #8
    2c90:	0a100601 	beq	40449c <__Stack_Size+0x40409c>
    2c94:	04020000 	streq	r0, [r2], #-0
    2c98:	00096407 	andeq	r6, r9, r7, lsl #8
    2c9c:	31750300 	cmncc	r5, r0, lsl #6
    2ca0:	28020036 	stmdacs	r2, {r1, r2, r4, r5}
    2ca4:	0000004c 	andeq	r0, r0, ip, asr #32
    2ca8:	09070202 	stmdbeq	r7, {r1, r9}
    2cac:	0300000c 	movweq	r0, #12
    2cb0:	02003875 	andeq	r3, r0, #7667712	; 0x750000
    2cb4:	00005d29 	andeq	r5, r0, r9, lsr #26
    2cb8:	08010200 	stmdaeq	r1, {r9}
    2cbc:	00000a0e 	andeq	r0, r0, lr, lsl #20
    2cc0:	5b070402 	blpl	1c3cd0 <__Stack_Size+0x1c38d0>
    2cc4:	04000009 	streq	r0, [r0], #-9
    2cc8:	00005304 	andeq	r5, r0, r4, lsl #6
    2ccc:	09870500 	stmibeq	r7, {r8, sl}
    2cd0:	03010000 	movweq	r0, #4096	; 0x1000
    2cd4:	00009630 	andeq	r9, r0, r0, lsr r6
    2cd8:	03790600 	cmneq	r9, #0, 12
    2cdc:	06000000 	streq	r0, [r0], -r0
    2ce0:	00000cb1 			; <UNDEFINED> instruction: 0x00000cb1
    2ce4:	02110601 	andseq	r0, r1, #1048576	; 0x100000
    2ce8:	06020000 	streq	r0, [r2], -r0
    2cec:	0000064f 	andeq	r0, r0, pc, asr #12
    2cf0:	88070003 	stmdahi	r7, {r0, r1}
    2cf4:	03000009 	movweq	r0, #9
    2cf8:	00007137 	andeq	r7, r0, r7, lsr r1
    2cfc:	006b0800 	rsbeq	r0, fp, r0, lsl #16
    2d00:	00b00000 	adcseq	r0, r0, r0
    2d04:	41090000 	mrsmi	r0, (UNDEF: 9)
    2d08:	00000000 	andeq	r0, r0, r0
    2d0c:	00a10404 	adceq	r0, r1, r4, lsl #8
    2d10:	e20a0000 	and	r0, sl, #0
    2d14:	30000013 	andcc	r0, r0, r3, lsl r0
    2d18:	01537f03 	cmpeq	r3, r3, lsl #30
    2d1c:	650b0000 	strvs	r0, [fp, #-0]
    2d20:	03000029 	movweq	r0, #41	; 0x29
    2d24:	00015481 	andeq	r5, r1, r1, lsl #9
    2d28:	d50b0000 	strle	r0, [fp, #-0]
    2d2c:	03000016 	movweq	r0, #22
    2d30:	00015482 	andeq	r5, r1, r2, lsl #9
    2d34:	900b0400 	andls	r0, fp, r0, lsl #8
    2d38:	03000014 	movweq	r0, #20
    2d3c:	00015485 	andeq	r5, r1, r5, lsl #9
    2d40:	3b0b0800 	blcc	2c4d48 <__Stack_Size+0x2c4948>
    2d44:	03000014 	movweq	r0, #20
    2d48:	00015486 	andeq	r5, r1, r6, lsl #9
    2d4c:	630b0c00 	movwvs	r0, #48128	; 0xbc00
    2d50:	03000014 	movweq	r0, #20
    2d54:	00016998 	muleq	r1, r8, r9
    2d58:	060b1000 	streq	r1, [fp], -r0
    2d5c:	03000014 	movweq	r0, #20
    2d60:	000169a3 	andeq	r6, r1, r3, lsr #19
    2d64:	740b1400 	strvc	r1, [fp], #-1024	; 0x400
    2d68:	03000014 	movweq	r0, #20
    2d6c:	000183ad 	andeq	r8, r1, sp, lsr #7
    2d70:	a10b1800 	tstge	fp, r0, lsl #16
    2d74:	03000016 	movweq	r0, #22
    2d78:	0000b0af 	andeq	fp, r0, pc, lsr #1
    2d7c:	e40b1c00 	str	r1, [fp], #-3072	; 0xc00
    2d80:	03000019 	movweq	r0, #25
    2d84:	0000b0b0 	strheq	fp, [r0], -r0
    2d88:	e20b2000 	and	r2, fp, #0
    2d8c:	03000018 	movweq	r0, #24
    2d90:	0000b0b1 	strheq	fp, [r0], -r1
    2d94:	ef0b2400 	svc	0x000b2400
    2d98:	03000013 	movweq	r0, #19
    2d9c:	000189b5 			; <UNDEFINED> instruction: 0x000189b5
    2da0:	430b2800 	movwmi	r2, #47104	; 0xb800
    2da4:	03000037 	movweq	r0, #55	; 0x37
    2da8:	000053b7 			; <UNDEFINED> instruction: 0x000053b7
    2dac:	0c002c00 	stceq	12, cr2, [r0], {-0}
    2db0:	01530404 	cmpeq	r3, r4, lsl #8
    2db4:	96080000 	strls	r0, [r8], -r0
    2db8:	69000000 	stmdbvs	r0, {}	; <UNPREDICTABLE>
    2dbc:	09000001 	stmdbeq	r0, {r0}
    2dc0:	00000053 	andeq	r0, r0, r3, asr r0
    2dc4:	5a040400 	bpl	103dcc <__Stack_Size+0x1039cc>
    2dc8:	08000001 	stmdaeq	r0, {r0}
    2dcc:	00000096 	muleq	r0, r6, r0
    2dd0:	00000183 	andeq	r0, r0, r3, lsl #3
    2dd4:	00005309 	andeq	r5, r0, r9, lsl #6
    2dd8:	00530900 	subseq	r0, r3, r0, lsl #18
    2ddc:	04000000 	streq	r0, [r0], #-0
    2de0:	00016f04 	andeq	r6, r1, r4, lsl #30
    2de4:	07040d00 	streq	r0, [r4, -r0, lsl #26]
    2de8:	000013e3 	andeq	r1, r0, r3, ror #7
    2dec:	00b6b903 	adcseq	fp, r6, r3, lsl #18
    2df0:	730e0000 	movwvc	r0, #57344	; 0xe000
    2df4:	01000010 	tsteq	r0, r0, lsl r0
    2df8:	000de03e 	andeq	lr, sp, lr, lsr r0
    2dfc:	00006c08 	andeq	r6, r0, r8, lsl #24
    2e00:	b59c0100 	ldrlt	r0, [ip, #256]	; 0x100
    2e04:	0f000001 	svceq	0x00000001
    2e08:	08000e0e 	stmdaeq	r0, {r1, r2, r3, r9, sl, fp}
    2e0c:	0000021e 	andeq	r0, r0, lr, lsl r2
    2e10:	14291000 	strtne	r1, [r9], #-0
    2e14:	1a010000 	bne	42e1c <__Stack_Size+0x42a1c>
    2e18:	000001c6 	andeq	r0, r0, r6, asr #3
    2e1c:	06e60305 	strbteq	r0, [r6], r5, lsl #6
    2e20:	41112000 	tstmi	r1, r0
    2e24:	12000000 	andne	r0, r0, #0
    2e28:	00001419 	andeq	r1, r0, r9, lsl r4
    2e2c:	018bee03 	orreq	lr, fp, r3, lsl #28
    2e30:	2f100000 	svccs	0x00100000
    2e34:	01000014 	tsteq	r0, r4, lsl r0
    2e38:	0001e71b 	andeq	lr, r1, fp, lsl r7
    2e3c:	18030500 	stmdane	r3, {r8, sl}
    2e40:	11200001 	teqne	r0, r1
    2e44:	00000053 	andeq	r0, r0, r3, asr r0
    2e48:	00015413 	andeq	r5, r1, r3, lsl r4
    2e4c:	0001fc00 	andeq	pc, r1, r0, lsl #24
    2e50:	00641400 	rsbeq	r1, r4, r0, lsl #8
    2e54:	00060000 	andeq	r0, r6, r0
    2e58:	00144e10 	andseq	r4, r4, r0, lsl lr
    2e5c:	ec250100 	stfs	f0, [r5], #-0
    2e60:	05000001 	streq	r0, [r0, #-1]
    2e64:	00003803 	andeq	r3, r0, r3, lsl #16
    2e68:	13fb1020 	mvnsne	r1, #32
    2e6c:	30010000 	andcc	r0, r1, r0
    2e70:	000001ec 	andeq	r0, r0, ip, ror #3
    2e74:	001c0305 	andseq	r0, ip, r5, lsl #6
    2e78:	a2152000 	andsge	r2, r5, #0
    2e7c:	04000014 	streq	r0, [r0], #-20
    2e80:	0b55001a 	bleq	1542ef0 <__Stack_Size+0x1542af0>
    2e84:	00040000 	andeq	r0, r4, r0
    2e88:	000008d2 	ldrdeq	r0, [r0], -r2
    2e8c:	00290104 	eoreq	r0, r9, r4, lsl #2
    2e90:	47010000 	strmi	r0, [r1, -r0]
    2e94:	c2000015 	andgt	r0, r0, #21
    2e98:	80000003 	andhi	r0, r0, r3
    2e9c:	00000003 	andeq	r0, r0, r3
    2ea0:	e9000000 	stmdb	r0, {}	; <UNPREDICTABLE>
    2ea4:	0200000c 	andeq	r0, r0, #12
    2ea8:	08570504 	ldmdaeq	r7, {r2, r8, sl}^
    2eac:	02020000 	andeq	r0, r2, #0
    2eb0:	00082905 	andeq	r2, r8, r5, lsl #18
    2eb4:	06010200 	streq	r0, [r1], -r0, lsl #4
    2eb8:	00000a10 	andeq	r0, r0, r0, lsl sl
    2ebc:	32337503 	eorscc	r7, r3, #12582912	; 0xc00000
    2ec0:	45270200 	strmi	r0, [r7, #-512]!	; 0x200
    2ec4:	02000000 	andeq	r0, r0, #0
    2ec8:	09640704 	stmdbeq	r4!, {r2, r8, r9, sl}^
    2ecc:	75030000 	strvc	r0, [r3, #-0]
    2ed0:	02003631 	andeq	r3, r0, #51380224	; 0x3100000
    2ed4:	00005728 	andeq	r5, r0, r8, lsr #14
    2ed8:	07020200 	streq	r0, [r2, -r0, lsl #4]
    2edc:	00000c09 	andeq	r0, r0, r9, lsl #24
    2ee0:	00387503 	eorseq	r7, r8, r3, lsl #10
    2ee4:	00682902 	rsbeq	r2, r8, r2, lsl #18
    2ee8:	01020000 	mrseq	r0, (UNDEF: 2)
    2eec:	000a0e08 	andeq	r0, sl, r8, lsl #28
    2ef0:	07040200 	streq	r0, [r4, -r0, lsl #4]
    2ef4:	0000095b 	andeq	r0, r0, fp, asr r9
    2ef8:	00160904 	andseq	r0, r6, r4, lsl #18
    2efc:	16040100 	strne	r0, [r4], -r0, lsl #2
    2f00:	0000009b 	muleq	r0, fp, r0
    2f04:	00178705 	andseq	r8, r7, r5, lsl #14
    2f08:	a2050000 	andge	r0, r5, #0
    2f0c:	01000018 	tsteq	r0, r8, lsl r0
    2f10:	00159405 	andseq	r9, r5, r5, lsl #8
    2f14:	f8050200 			; <UNDEFINED> instruction: 0xf8050200
    2f18:	03000019 	movweq	r0, #25
    2f1c:	14e10600 	strbtne	r0, [r1], #1536	; 0x600
    2f20:	03080000 	movweq	r0, #32768	; 0x8000
    2f24:	0000c027 	andeq	ip, r0, r7, lsr #32
    2f28:	17500700 	ldrbne	r0, [r0, -r0, lsl #14]
    2f2c:	29030000 	stmdbcs	r3, {}	; <UNPREDICTABLE>
    2f30:	000000c0 	andeq	r0, r0, r0, asr #1
    2f34:	16db0700 	ldrbne	r0, [fp], r0, lsl #14
    2f38:	2a030000 	bcs	c2f40 <__Stack_Size+0xc2b40>
    2f3c:	0000004c 	andeq	r0, r0, ip, asr #32
    2f40:	04080004 	streq	r0, [r8], #-4
    2f44:	0000005e 	andeq	r0, r0, lr, asr r0
    2f48:	0017d209 	andseq	sp, r7, r9, lsl #4
    2f4c:	9b2c0300 	blls	b03b54 <__Stack_Size+0xb03754>
    2f50:	09000000 	stmdbeq	r0, {}	; <UNPREDICTABLE>
    2f54:	000017d1 	ldrdeq	r1, [r0], -r1	; <UNPREDICTABLE>
    2f58:	00dc2c03 	sbcseq	r2, ip, r3, lsl #24
    2f5c:	04080000 	streq	r0, [r8], #-0
    2f60:	0000009b 	muleq	r0, fp, r0
    2f64:	00098704 	andeq	r8, r9, r4, lsl #14
    2f68:	30030100 	andcc	r0, r3, r0, lsl #2
    2f6c:	00000107 	andeq	r0, r0, r7, lsl #2
    2f70:	00037905 	andeq	r7, r3, r5, lsl #18
    2f74:	b1050000 	mrslt	r0, (UNDEF: 5)
    2f78:	0100000c 	tsteq	r0, ip
    2f7c:	00021105 	andeq	r1, r2, r5, lsl #2
    2f80:	4f050200 	svcmi	0x00050200
    2f84:	03000006 	movweq	r0, #6
    2f88:	09880900 	stmibeq	r8, {r8, fp}
    2f8c:	37030000 	strcc	r0, [r3, -r0]
    2f90:	000000e2 	andeq	r0, r0, r2, ror #1
    2f94:	00184706 	andseq	r4, r8, r6, lsl #14
    2f98:	3b030c00 	blcc	c5fa0 <__Stack_Size+0xc5ba0>
    2f9c:	0000014f 	andeq	r0, r0, pc, asr #2
    2fa0:	0015bd07 	andseq	fp, r5, r7, lsl #26
    2fa4:	4c530300 	mrrcmi	3, 0, r0, r3, cr0
    2fa8:	00000000 	andeq	r0, r0, r0
    2fac:	00199307 	andseq	r9, r9, r7, lsl #6
    2fb0:	4c540300 	mrrcmi	3, 0, r0, r4, cr0
    2fb4:	02000000 	andeq	r0, r0, #0
    2fb8:	00374607 	eorseq	r4, r7, r7, lsl #12
    2fbc:	4c550300 	mrrcmi	3, 0, r0, r5, cr0
    2fc0:	04000000 	streq	r0, [r0], #-0
    2fc4:	0018b607 	andseq	fp, r8, r7, lsl #12
    2fc8:	5e560300 	cdppl	3, 5, cr0, cr6, cr0, {0}
    2fcc:	08000001 	stmdaeq	r0, {r0}
    2fd0:	00c00a00 	sbceq	r0, r0, r0, lsl #20
    2fd4:	015e0000 	cmpeq	lr, r0
    2fd8:	4c0b0000 	stcmi	0, cr0, [fp], {-0}
    2fdc:	00000000 	andeq	r0, r0, r0
    2fe0:	014f0408 	cmpeq	pc, r8, lsl #8
    2fe4:	48090000 	stmdami	r9, {}	; <UNPREDICTABLE>
    2fe8:	03000018 	movweq	r0, #24
    2fec:	00011257 	andeq	r1, r1, r7, asr r2
    2ff0:	188d0600 	stmne	sp, {r9, sl}
    2ff4:	03020000 	movweq	r0, #8192	; 0x2000
    2ff8:	0001945b 	andeq	r9, r1, fp, asr r4
    2ffc:	16b50700 	ldrtne	r0, [r5], r0, lsl #14
    3000:	5d030000 	stcpl	0, cr0, [r3, #-0]
    3004:	0000005e 	andeq	r0, r0, lr, asr r0
    3008:	17e10700 	strbne	r0, [r1, r0, lsl #14]!
    300c:	5e030000 	cdppl	0, 0, cr0, cr3, cr0, {0}
    3010:	0000005e 	andeq	r0, r0, lr, asr r0
    3014:	8e090001 	cdphi	0, 0, cr0, cr9, cr1, {0}
    3018:	03000018 	movweq	r0, #24
    301c:	00016f60 	andeq	r6, r1, r0, ror #30
    3020:	57420c00 	strbpl	r0, [r2, -r0, lsl #24]
    3024:	65030200 	strvs	r0, [r3, #-512]	; 0x200
    3028:	000001c3 	andeq	r0, r0, r3, asr #3
    302c:	3162620d 	cmncc	r2, sp, lsl #4
    3030:	5e670300 	cdppl	3, 6, cr0, cr7, cr0, {0}
    3034:	00000000 	andeq	r0, r0, r0
    3038:	3062620d 	rsbcc	r6, r2, sp, lsl #4
    303c:	5e680300 	cdppl	3, 6, cr0, cr8, cr0, {0}
    3040:	01000000 	mrseq	r0, (UNDEF: 0)
    3044:	03020e00 	movweq	r0, #11776	; 0x2e00
    3048:	0001df62 	andeq	sp, r1, r2, ror #30
    304c:	00770f00 	rsbseq	r0, r7, r0, lsl #30
    3050:	004c6403 	subeq	r6, ip, r3, lsl #8
    3054:	620f0000 	andvs	r0, pc, #0
    3058:	6a030077 	bvs	c323c <__Stack_Size+0xc2e3c>
    305c:	0000019f 	muleq	r0, pc, r1	; <UNPREDICTABLE>
    3060:	1a080900 	bne	205468 <__Stack_Size+0x205068>
    3064:	6b030000 	blvs	c306c <__Stack_Size+0xc2c6c>
    3068:	000001c3 	andeq	r0, r0, r3, asr #3
    306c:	00153a06 	andseq	r3, r5, r6, lsl #20
    3070:	6d031c00 	stcvs	12, cr1, [r3, #-0]
    3074:	0000027b 	andeq	r0, r0, fp, ror r2
    3078:	0018f607 	andseq	pc, r8, r7, lsl #12
    307c:	5e6f0300 	cdppl	3, 6, cr0, cr15, cr0, {0}
    3080:	00000000 	andeq	r0, r0, r0
    3084:	0014a907 	andseq	sl, r4, r7, lsl #18
    3088:	5e700300 	cdppl	3, 7, cr0, cr0, cr0, {0}
    308c:	01000000 	mrseq	r0, (UNDEF: 0)
    3090:	00168507 	andseq	r8, r6, r7, lsl #10
    3094:	df710300 	svcle	0x00710300
    3098:	02000001 	andeq	r0, r0, #1
    309c:	00156007 	andseq	r6, r5, r7
    30a0:	df720300 	svcle	0x00720300
    30a4:	04000001 	streq	r0, [r0], #-1
    30a8:	00176507 	andseq	r6, r7, r7, lsl #10
    30ac:	df730300 	svcle	0x00730300
    30b0:	06000001 	streq	r0, [r0], -r1
    30b4:	00189507 	andseq	r9, r8, r7, lsl #10
    30b8:	5e750300 	cdppl	3, 7, cr0, cr5, cr0, {0}
    30bc:	08000000 	stmdaeq	r0, {}	; <UNPREDICTABLE>
    30c0:	00198307 	andseq	r8, r9, r7, lsl #6
    30c4:	5e760300 	cdppl	3, 7, cr0, cr6, cr0, {0}
    30c8:	09000000 	stmdbeq	r0, {}	; <UNPREDICTABLE>
    30cc:	00177107 	andseq	r7, r7, r7, lsl #2
    30d0:	5e770300 	cdppl	3, 7, cr0, cr7, cr0, {0}
    30d4:	0a000000 	beq	30dc <__Stack_Size+0x2cdc>
    30d8:	0017bf07 	andseq	fp, r7, r7, lsl #30
    30dc:	5e780300 	cdppl	3, 7, cr0, cr8, cr0, {0}
    30e0:	0b000000 	bleq	30e8 <__Stack_Size+0x2ce8>
    30e4:	00182e07 	andseq	r2, r8, r7, lsl #28
    30e8:	5e790300 	cdppl	3, 7, cr0, cr9, cr0, {0}
    30ec:	0c000000 	stceq	0, cr0, [r0], {-0}
    30f0:	00196707 	andseq	r6, r9, r7, lsl #14
    30f4:	647c0300 	ldrbtvs	r0, [ip], #-768	; 0x300
    30f8:	10000001 	andne	r0, r0, r1
    30fc:	153b0900 	ldrne	r0, [fp, #-2304]!	; 0x900
    3100:	7d030000 	stcvc	0, cr0, [r3, #-0]
    3104:	000001ea 	andeq	r0, r0, sl, ror #3
    3108:	0013e206 	andseq	lr, r3, r6, lsl #4
    310c:	7f033000 	svcvc	0x00033000
    3110:	00000323 	andeq	r0, r0, r3, lsr #6
    3114:	00296507 	eoreq	r6, r9, r7, lsl #10
    3118:	24810300 	strcs	r0, [r1], #768	; 0x300
    311c:	00000003 	andeq	r0, r0, r3
    3120:	0016d507 	andseq	sp, r6, r7, lsl #10
    3124:	24820300 	strcs	r0, [r2], #768	; 0x300
    3128:	04000003 	streq	r0, [r0], #-3
    312c:	00149007 	andseq	r9, r4, r7
    3130:	24850300 	strcs	r0, [r5], #768	; 0x300
    3134:	08000003 	stmdaeq	r0, {r0, r1}
    3138:	00143b07 	andseq	r3, r4, r7, lsl #22
    313c:	24860300 	strcs	r0, [r6], #768	; 0x300
    3140:	0c000003 	stceq	0, cr0, [r0], {3}
    3144:	00146307 	andseq	r6, r4, r7, lsl #6
    3148:	39980300 	ldmibcc	r8, {r8, r9}
    314c:	10000003 	andne	r0, r0, r3
    3150:	00140607 	andseq	r0, r4, r7, lsl #12
    3154:	39a30300 	stmibcc	r3!, {r8, r9}
    3158:	14000003 	strne	r0, [r0], #-3
    315c:	00147407 	andseq	r7, r4, r7, lsl #8
    3160:	53ad0300 			; <UNDEFINED> instruction: 0x53ad0300
    3164:	18000003 	stmdane	r0, {r0, r1}
    3168:	0016a107 	andseq	sl, r6, r7, lsl #2
    316c:	5eaf0300 	cdppl	3, 10, cr0, cr15, cr0, {0}
    3170:	1c000001 	stcne	0, cr0, [r0], {1}
    3174:	0019e407 	andseq	lr, r9, r7, lsl #8
    3178:	5eb00300 	cdppl	3, 11, cr0, cr0, cr0, {0}
    317c:	20000001 	andcs	r0, r0, r1
    3180:	0018e207 	andseq	lr, r8, r7, lsl #4
    3184:	5eb10300 	cdppl	3, 11, cr0, cr1, cr0, {0}
    3188:	24000001 	strcs	r0, [r0], #-1
    318c:	0013ef07 	andseq	lr, r3, r7, lsl #30
    3190:	59b50300 	ldmibpl	r5!, {r8, r9}
    3194:	28000003 	stmdacs	r0, {r0, r1}
    3198:	00374307 	eorseq	r4, r7, r7, lsl #6
    319c:	5eb70300 	cdppl	3, 11, cr0, cr7, cr0, {0}
    31a0:	2c000000 	stccs	0, cr0, [r0], {-0}
    31a4:	04081000 	streq	r1, [r8], #-0
    31a8:	00000323 	andeq	r0, r0, r3, lsr #6
    31ac:	0001070a 	andeq	r0, r1, sl, lsl #14
    31b0:	00033900 	andeq	r3, r3, r0, lsl #18
    31b4:	005e0b00 	subseq	r0, lr, r0, lsl #22
    31b8:	08000000 	stmdaeq	r0, {}	; <UNPREDICTABLE>
    31bc:	00032a04 	andeq	r2, r3, r4, lsl #20
    31c0:	01070a00 	tsteq	r7, r0, lsl #20
    31c4:	03530000 	cmpeq	r3, #0
    31c8:	5e0b0000 	cdppl	0, 0, cr0, cr11, cr0, {0}
    31cc:	0b000000 	bleq	31d4 <__Stack_Size+0x2dd4>
    31d0:	0000005e 	andeq	r0, r0, lr, asr r0
    31d4:	3f040800 	svccc	0x00040800
    31d8:	11000003 	tstne	r0, r3
    31dc:	13e30904 	mvnne	r0, #4, 18	; 0x10000
    31e0:	b9030000 	stmdblt	r3, {}	; <UNPREDICTABLE>
    31e4:	00000286 	andeq	r0, r0, r6, lsl #5
    31e8:	0014fb06 	andseq	pc, r4, r6, lsl #22
    31ec:	bb032400 	bllt	cc1f4 <__Stack_Size+0xcbdf4>
    31f0:	000003df 	ldrdeq	r0, [r0], -pc	; <UNPREDICTABLE>
    31f4:	0017fd07 	andseq	pc, r7, r7, lsl #26
    31f8:	24bd0300 	ldrtcs	r0, [sp], #768	; 0x300
    31fc:	00000003 	andeq	r0, r0, r3
    3200:	0016f907 	andseq	pc, r6, r7, lsl #18
    3204:	24be0300 	ldrtcs	r0, [lr], #768	; 0x300
    3208:	04000003 	streq	r0, [r0], #-3
    320c:	00165d07 	andseq	r5, r6, r7, lsl #26
    3210:	24bf0300 	ldrtcs	r0, [pc], #768	; 3218 <__Stack_Size+0x2e18>
    3214:	08000003 	stmdaeq	r0, {r0, r1}
    3218:	00170f07 	andseq	r0, r7, r7, lsl #30
    321c:	24c00300 	strbcs	r0, [r0], #768	; 0x300
    3220:	0c000003 	stceq	0, cr0, [r0], {3}
    3224:	00151307 	andseq	r1, r5, r7, lsl #6
    3228:	24c10300 	strbcs	r0, [r1], #768	; 0x300
    322c:	10000003 	andne	r0, r0, r3
    3230:	0018bf07 	andseq	fp, r8, r7, lsl #30
    3234:	24c20300 	strbcs	r0, [r2], #768	; 0x300
    3238:	14000003 	strne	r0, [r0], #-3
    323c:	00199f07 	andseq	r9, r9, r7, lsl #30
    3240:	24c30300 	strbcs	r0, [r3], #768	; 0x300
    3244:	18000003 	stmdane	r0, {r0, r1}
    3248:	0015a707 	andseq	sl, r5, r7, lsl #14
    324c:	24c40300 	strbcs	r0, [r4], #768	; 0x300
    3250:	1c000003 	stcne	0, cr0, [r0], {3}
    3254:	00166f07 	andseq	r6, r6, r7, lsl #30
    3258:	24c50300 	strbcs	r0, [r5], #768	; 0x300
    325c:	20000003 	andcs	r0, r0, r3
    3260:	14fc0900 	ldrbtne	r0, [ip], #2304	; 0x900
    3264:	c7030000 	strgt	r0, [r3, -r0]
    3268:	00000366 	andeq	r0, r0, r6, ror #6
    326c:	16050812 			; <UNDEFINED> instruction: 0x16050812
    3270:	00000423 	andeq	r0, r0, r3, lsr #8
    3274:	0015e807 	andseq	lr, r5, r7, lsl #16
    3278:	3a180500 	bcc	604680 <__Stack_Size+0x604280>
    327c:	00000000 	andeq	r0, r0, r0
    3280:	0014c207 	andseq	ip, r4, r7, lsl #4
    3284:	5e190500 	cfmul32pl	mvfx0, mvfx9, mvfx0
    3288:	04000000 	streq	r0, [r0], #-0
    328c:	00152207 	andseq	r2, r5, r7, lsl #4
    3290:	5e1a0500 	cfmul32pl	mvfx0, mvfx10, mvfx0
    3294:	05000000 	streq	r0, [r0, #-0]
    3298:	00188407 	andseq	r8, r8, r7, lsl #8
    329c:	5e1b0500 	cfmul32pl	mvfx0, mvfx11, mvfx0
    32a0:	06000000 	streq	r0, [r0], -r0
    32a4:	1a250900 	bne	9456ac <__Stack_Size+0x9452ac>
    32a8:	1c050000 	stcne	0, cr0, [r5], {-0}
    32ac:	000003ea 	andeq	r0, r0, sl, ror #7
    32b0:	000a5804 	andeq	r5, sl, r4, lsl #16
    32b4:	30060100 	andcc	r0, r6, r0, lsl #2
    32b8:	0000045f 	andeq	r0, r0, pc, asr r4
    32bc:	000a9a05 	andeq	r9, sl, r5, lsl #20
    32c0:	1c050000 	stcne	0, cr0, [r5], {-0}
    32c4:	0100000c 	tsteq	r0, ip
    32c8:	00060c05 	andeq	r0, r6, r5, lsl #24
    32cc:	5c050200 	sfmpl	f0, 4, [r5], {-0}
    32d0:	0300000c 	movweq	r0, #12
    32d4:	0004d505 	andeq	sp, r4, r5, lsl #10
    32d8:	f2050400 	vshl.s8	d0, d0, d5
    32dc:	05000009 	streq	r0, [r0, #-9]
    32e0:	18561300 	ldmdane	r6, {r8, r9, ip}^
    32e4:	c9010000 	stmdbgt	r1, {}	; <UNPREDICTABLE>
    32e8:	08000e4c 	stmdaeq	r0, {r2, r3, r6, r9, sl, fp}
    32ec:	00000018 	andeq	r0, r0, r8, lsl r0
    32f0:	04809c01 	streq	r9, [r0], #3073	; 0xc01
    32f4:	21140000 	tstcs	r4, r0
    32f8:	01000017 	tsteq	r0, r7, lsl r0
    32fc:	000480cb 	andeq	r8, r4, fp, asr #1
    3300:	04080000 	streq	r0, [r8], #-0
    3304:	0000027b 	andeq	r0, r0, fp, ror r2
    3308:	00172715 	andseq	r2, r7, r5, lsl r7
    330c:	64db0100 	ldrbvs	r0, [fp], #256	; 0x100
    3310:	0c08000e 	stceq	0, cr0, [r8], {14}
    3314:	01000000 	mrseq	r0, (UNDEF: 0)
    3318:	1813159c 	ldmdane	r3, {r2, r3, r4, r7, r8, sl, ip}
    331c:	e8010000 	stmda	r1, {}	; <UNPREDICTABLE>
    3320:	08000e70 	stmdaeq	r0, {r4, r5, r6, r9, sl, fp}
    3324:	00000014 	andeq	r0, r0, r4, lsl r0
    3328:	07159c01 	ldreq	r9, [r5, -r1, lsl #24]
    332c:	01000019 	tsteq	r0, r9, lsl r0
    3330:	000e84fb 	strdeq	r8, [lr], -fp
    3334:	00000208 	andeq	r0, r0, r8, lsl #4
    3338:	169c0100 	ldrne	r0, [ip], r0, lsl #2
    333c:	000019b7 			; <UNDEFINED> instruction: 0x000019b7
    3340:	07010801 	streq	r0, [r1, -r1, lsl #16]
    3344:	88000001 	stmdahi	r0, {r0}
    3348:	5c08000e 	stcpl	0, cr0, [r8], {14}
    334c:	01000000 	mrseq	r0, (UNDEF: 0)
    3350:	0005009c 	muleq	r5, ip, r0
    3354:	175b1700 	ldrbne	r1, [fp, -r0, lsl #14]
    3358:	08010000 	stmdaeq	r1, {}	; <UNPREDICTABLE>
    335c:	00005e01 	andeq	r5, r0, r1, lsl #28
    3360:	0007e600 	andeq	lr, r7, r0, lsl #12
    3364:	18781800 	ldmdane	r8!, {fp, ip}^
    3368:	0d010000 	stceq	0, cr0, [r1, #-0]
    336c:	00015e01 	andeq	r5, r1, r1, lsl #28
    3370:	00082000 	andeq	r2, r8, r0
    3374:	0ece1900 	cdpeq	9, 12, cr1, cr14, cr0, {0}
    3378:	011a0800 	tsteq	sl, r0, lsl #16
    337c:	00740250 	rsbseq	r0, r4, r0, asr r2
    3380:	76160000 	ldrvc	r0, [r6], -r0
    3384:	01000015 	tsteq	r0, r5, lsl r0
    3388:	01070134 	tsteq	r7, r4, lsr r1
    338c:	0ee40000 	cdpeq	0, 14, cr0, cr4, cr0, {0}
    3390:	00240800 	eoreq	r0, r4, r0, lsl #16
    3394:	9c010000 	stcls	0, cr0, [r1], {-0}
    3398:	0000052b 	andeq	r0, r0, fp, lsr #10
    339c:	00175b17 	andseq	r5, r7, r7, lsl fp
    33a0:	01340100 	teqeq	r4, r0, lsl #2
    33a4:	0000005e 	andeq	r0, r0, lr, asr r0
    33a8:	00000862 	andeq	r0, r0, r2, ror #16
    33ac:	19341600 	ldmdbne	r4!, {r9, sl, ip}
    33b0:	8e010000 	cdphi	0, 0, cr0, cr1, cr0, {0}
    33b4:	00010701 	andeq	r0, r1, r1, lsl #14
    33b8:	000f0800 	andeq	r0, pc, r0, lsl #16
    33bc:	00001008 	andeq	r1, r0, r8
    33c0:	649c0100 	ldrvs	r0, [ip], #256	; 0x100
    33c4:	17000005 	strne	r0, [r0, -r5]
    33c8:	000017c7 	andeq	r1, r0, r7, asr #15
    33cc:	5e018e01 	cdppl	14, 0, cr8, cr1, cr1, {0}
    33d0:	9c000000 	stcls	0, cr0, [r0], {-0}
    33d4:	1b000008 	blne	33fc <__Stack_Size+0x2ffc>
    33d8:	00001836 	andeq	r1, r0, r6, lsr r8
    33dc:	5e018e01 	cdppl	14, 0, cr8, cr1, cr1, {0}
    33e0:	01000000 	mrseq	r0, (UNDEF: 0)
    33e4:	34160051 	ldrcc	r0, [r6], #-81	; 0x51
    33e8:	01000016 	tsteq	r0, r6, lsl r0
    33ec:	00c001a3 	sbceq	r0, r0, r3, lsr #3
    33f0:	0f180000 	svceq	0x00180000
    33f4:	00180800 	andseq	r0, r8, r0, lsl #16
    33f8:	9c010000 	stcls	0, cr0, [r1], {-0}
    33fc:	0000058f 	andeq	r0, r0, pc, lsl #11
    3400:	003d3217 	eorseq	r3, sp, r7, lsl r2
    3404:	01a30100 			; <UNDEFINED> instruction: 0x01a30100
    3408:	0000004c 	andeq	r0, r0, ip, asr #32
    340c:	000008d6 	ldrdeq	r0, [r0], -r6
    3410:	17a01600 	strne	r1, [r0, r0, lsl #12]!
    3414:	c1010000 	mrsgt	r0, (UNDEF: 1)
    3418:	0000c001 	andeq	ip, r0, r1
    341c:	000f3000 	andeq	r3, pc, r0
    3420:	00002c08 	andeq	r2, r0, r8, lsl #24
    3424:	ba9c0100 	blt	fe70382c <SCS_BASE+0x1e6f582c>
    3428:	17000005 	strne	r0, [r0, -r5]
    342c:	00003d32 	andeq	r3, r0, r2, lsr sp
    3430:	4c01c101 	stfmid	f4, [r1], {1}
    3434:	f7000000 			; <UNDEFINED> instruction: 0xf7000000
    3438:	00000008 	andeq	r0, r0, r8
    343c:	001a0f13 	andseq	r0, sl, r3, lsl pc
    3440:	5c6a0100 	stfple	f0, [sl], #-0
    3444:	2408000f 	strcs	r0, [r8], #-15
    3448:	01000000 	mrseq	r0, (UNDEF: 0)
    344c:	0005eb9c 	muleq	r5, ip, fp
    3450:	0f621c00 	svceq	0x00621c00
    3454:	0a540800 	beq	150545c <__Stack_Size+0x150505c>
    3458:	6e1c0000 	cdpvs	0, 1, cr0, cr12, cr0, {0}
    345c:	5b08000f 	blpl	2034a0 <__Stack_Size+0x2030a0>
    3460:	1c00000a 	stcne	0, cr0, [r0], {10}
    3464:	08000f72 	stmdaeq	r0, {r1, r4, r5, r6, r8, r9, sl, fp}
    3468:	00000a66 	andeq	r0, r0, r6, ror #20
    346c:	16c41300 	strbne	r1, [r4], r0, lsl #6
    3470:	84010000 	strhi	r0, [r1], #-0
    3474:	08000f80 	stmdaeq	r0, {r7, r8, r9, sl, fp}
    3478:	000000e0 	andeq	r0, r0, r0, ror #1
    347c:	08129c01 	ldmdaeq	r2, {r0, sl, fp, ip, pc}
    3480:	981d0000 	ldmdals	sp, {}	; <UNPREDICTABLE>
    3484:	7108000f 	tstvc	r8, pc
    3488:	1400000a 	strne	r0, [r0], #-10
    348c:	1a000006 	bne	34ac <__Stack_Size+0x30ac>
    3490:	74025001 	strvc	r5, [r2], #-1
    3494:	a21d0000 	andsge	r0, sp, #0
    3498:	8308000f 	movwhi	r0, #32783	; 0x800f
    349c:	2f00000a 	svccs	0x0000000a
    34a0:	1a000006 	bne	34c0 <__Stack_Size+0x30c0>
    34a4:	0a035101 	beq	d78b0 <__Stack_Size+0xd74b0>
    34a8:	011a0200 	tsteq	sl, r0, lsl #4
    34ac:	00740250 	rsbseq	r0, r4, r0, asr r2
    34b0:	0faa1d00 	svceq	0x00aa1d00
    34b4:	0a9a0800 	beq	fe6854bc <SCS_BASE+0x1e6774bc>
    34b8:	06480000 	strbeq	r0, [r8], -r0
    34bc:	011a0000 	tsteq	sl, r0
    34c0:	1a400151 	bne	1003a0c <__Stack_Size+0x100360c>
    34c4:	74025001 	strvc	r5, [r2], #-1
    34c8:	b21d0000 	andslt	r0, sp, #0
    34cc:	b108000f 	tstlt	r8, pc
    34d0:	6200000a 	andvs	r0, r0, #10
    34d4:	1a000006 	bne	34f4 <__Stack_Size+0x30f4>
    34d8:	08025101 	stmdaeq	r2, {r0, r8, ip, lr}
    34dc:	50011a40 	andpl	r1, r1, r0, asr #20
    34e0:	00007402 	andeq	r7, r0, r2, lsl #8
    34e4:	000fba1d 	andeq	fp, pc, sp, lsl sl	; <UNPREDICTABLE>
    34e8:	000ac808 	andeq	ip, sl, r8, lsl #16
    34ec:	00067c00 	andeq	r7, r6, r0, lsl #24
    34f0:	51011a00 	tstpl	r1, r0, lsl #20
    34f4:	1a800802 	bne	fe005504 <SCS_BASE+0x1dff7504>
    34f8:	74025001 	strvc	r5, [r2], #-1
    34fc:	c01d0000 	andsgt	r0, sp, r0
    3500:	df08000f 	svcle	0x0008000f
    3504:	9000000a 	andls	r0, r0, sl
    3508:	1a000006 	bne	3528 <__Stack_Size+0x3128>
    350c:	74025001 	strvc	r5, [r2], #-1
    3510:	cc1d0000 	ldcgt	0, cr0, [sp], {-0}
    3514:	f108000f 	cps	#15
    3518:	a400000a 	strge	r0, [r0], #-10
    351c:	1a000006 	bne	353c <__Stack_Size+0x313c>
    3520:	74025001 	strvc	r5, [r2], #-1
    3524:	d21d0000 	andsle	r0, sp, #0
    3528:	0808000f 	stmdaeq	r8, {r0, r1, r2, r3}
    352c:	b800000b 	stmdalt	r0, {r0, r1, r3}
    3530:	1a000006 	bne	3550 <__Stack_Size+0x3150>
    3534:	74025001 	strvc	r5, [r2], #-1
    3538:	da1d0000 	ble	743540 <__Stack_Size+0x743140>
    353c:	8308000f 	movwhi	r0, #32783	; 0x800f
    3540:	d100000a 	tstle	r0, sl
    3544:	1a000006 	bne	3564 <__Stack_Size+0x3164>
    3548:	74025101 	strvc	r5, [r2], #-257	; 0x101
    354c:	50011a00 	andpl	r1, r1, r0, lsl #20
    3550:	1d003101 	stfnes	f3, [r0, #-4]
    3554:	08000fe2 	stmdaeq	r0, {r1, r5, r6, r7, r8, r9, sl, fp}
    3558:	00000ac8 	andeq	r0, r0, r8, asr #21
    355c:	000006ea 	andeq	r0, r0, sl, ror #13
    3560:	0251011a 	subseq	r0, r1, #-2147483642	; 0x80000006
    3564:	011ac008 	tsteq	sl, r8
    3568:	00310150 	eorseq	r0, r1, r0, asr r1
    356c:	000fea1d 	andeq	lr, pc, sp, lsl sl	; <UNPREDICTABLE>
    3570:	000a9a08 	andeq	r9, sl, r8, lsl #20
    3574:	00070300 	andeq	r0, r7, r0, lsl #6
    3578:	51011a00 	tstpl	r1, r0, lsl #20
    357c:	1a200802 	bne	80558c <__Stack_Size+0x80518c>
    3580:	31015001 	tstcc	r1, r1
    3584:	0ff21d00 	svceq	0x00f21d00
    3588:	0b1a0800 	bleq	685590 <__Stack_Size+0x685190>
    358c:	071c0000 	ldreq	r0, [ip, -r0]
    3590:	011a0000 	tsteq	sl, r0
    3594:	00740251 	rsbseq	r0, r4, r1, asr r2
    3598:	0150011a 	cmpeq	r0, sl, lsl r1
    359c:	fc1d0031 	ldc2	0, cr0, [sp], {49}	; 0x31
    35a0:	8308000f 	movwhi	r0, #32783	; 0x800f
    35a4:	3600000a 	strcc	r0, [r0], -sl
    35a8:	1a000007 	bne	35cc <__Stack_Size+0x31cc>
    35ac:	0a035101 	beq	d79b8 <__Stack_Size+0xd75b8>
    35b0:	011a0600 	tsteq	sl, r0, lsl #12
    35b4:	00320150 	eorseq	r0, r2, r0, asr r1
    35b8:	0010061d 	andseq	r0, r0, sp, lsl r6
    35bc:	000ac808 	andeq	ip, sl, r8, lsl #16
    35c0:	00075000 	andeq	r5, r7, r0
    35c4:	51011a00 	tstpl	r1, r0, lsl #20
    35c8:	01000a03 	tsteq	r0, r3, lsl #20
    35cc:	0150011a 	cmpeq	r0, sl, lsl r1
    35d0:	0e1d0032 	mrceq	0, 0, r0, cr13, cr2, {1}
    35d4:	1a080010 	bne	20361c <__Stack_Size+0x20321c>
    35d8:	6900000b 	stmdbvs	r0, {r0, r1, r3}
    35dc:	1a000007 	bne	3600 <__Stack_Size+0x3200>
    35e0:	74025101 	strvc	r5, [r2], #-257	; 0x101
    35e4:	50011a00 	andpl	r1, r1, r0, lsl #20
    35e8:	1d003201 	sfmne	f3, 4, [r0, #-4]
    35ec:	08001016 	stmdaeq	r0, {r1, r2, r4, ip}
    35f0:	00000a9a 	muleq	r0, sl, sl
    35f4:	00000782 	andeq	r0, r0, r2, lsl #15
    35f8:	0251011a 	subseq	r0, r1, #-2147483642	; 0x80000006
    35fc:	011a2008 	tsteq	sl, r8
    3600:	00320150 	eorseq	r0, r2, r0, asr r1
    3604:	00101e1d 	andseq	r1, r0, sp, lsl lr
    3608:	000a8308 	andeq	r8, sl, r8, lsl #6
    360c:	00079b00 	andeq	r9, r7, r0, lsl #22
    3610:	51011a00 	tstpl	r1, r0, lsl #20
    3614:	1a007402 	bne	20624 <__Stack_Size+0x20224>
    3618:	33015001 	movwcc	r5, #4097	; 0x1001
    361c:	10281d00 	eorne	r1, r8, r0, lsl #26
    3620:	0ab10800 	beq	fec45628 <SCS_BASE+0x1ec37628>
    3624:	07b50000 	ldreq	r0, [r5, r0]!
    3628:	011a0000 	tsteq	sl, r0
    362c:	100a0351 	andne	r0, sl, r1, asr r3
    3630:	50011a01 	andpl	r1, r1, r1, lsl #20
    3634:	1d003301 	stcne	3, cr3, [r0, #-4]
    3638:	08001030 	stmdaeq	r0, {r4, r5, ip}
    363c:	00000af1 	strdeq	r0, [r0], -r1
    3640:	000007ce 	andeq	r0, r0, lr, asr #15
    3644:	0251011a 	subseq	r0, r1, #-2147483642	; 0x80000006
    3648:	011a4008 	tsteq	sl, r8
    364c:	00330150 	eorseq	r0, r3, r0, asr r1
    3650:	00103a1d 	andseq	r3, r0, sp, lsl sl
    3654:	000b1a08 	andeq	r1, fp, r8, lsl #20
    3658:	0007e800 	andeq	lr, r7, r0, lsl #16
    365c:	51011a00 	tstpl	r1, r0, lsl #20
    3660:	30000a03 	andcc	r0, r0, r3, lsl #20
    3664:	0150011a 	cmpeq	r0, sl, lsl r1
    3668:	421d0033 	andsmi	r0, sp, #51	; 0x33
    366c:	9a080010 	bls	2036b4 <__Stack_Size+0x2032b4>
    3670:	0100000a 	tsteq	r0, sl
    3674:	1a000008 	bne	369c <__Stack_Size+0x329c>
    3678:	74025101 	strvc	r5, [r2], #-257	; 0x101
    367c:	50011a00 	andpl	r1, r1, r0, lsl #20
    3680:	1e003301 	cdpne	3, 0, cr3, cr0, cr1, {0}
    3684:	08001048 	stmdaeq	r0, {r3, r6, ip}
    3688:	00000b31 	andeq	r0, r0, r1, lsr fp
    368c:	0250011a 	subseq	r0, r0, #-2147483642	; 0x80000006
    3690:	00000074 	andeq	r0, r0, r4, ror r0
    3694:	00169016 	andseq	r9, r6, r6, lsl r0
    3698:	015d0100 	cmpeq	sp, r0, lsl #2
    369c:	000000c0 	andeq	r0, r0, r0, asr #1
    36a0:	08001060 	stmdaeq	r0, {r5, r6, ip}
    36a4:	0000000c 	andeq	r0, r0, ip
    36a8:	08509c01 	ldmdaeq	r0, {r0, sl, fp, ip, pc}^
    36ac:	32170000 	andscc	r0, r7, #0
    36b0:	0100003d 	tsteq	r0, sp, lsr r0
    36b4:	004c015d 	subeq	r0, ip, sp, asr r1
    36b8:	09180000 	ldmdbeq	r8, {}	; <UNPREDICTABLE>
    36bc:	661f0000 	ldrvs	r0, [pc], -r0
    36c0:	42080010 	andmi	r0, r8, #16
    36c4:	1a00000b 	bne	36f8 <__Stack_Size+0x32f8>
    36c8:	03055101 	movweq	r5, #20737	; 0x5101
    36cc:	2000008c 	andcs	r0, r0, ip, lsl #1
    36d0:	d3160000 	tstle	r6, #0
    36d4:	01000019 	tsteq	r0, r9, lsl r0
    36d8:	00c0016a 	sbceq	r0, r0, sl, ror #2
    36dc:	106c0000 	rsbne	r0, ip, r0
    36e0:	000c0800 	andeq	r0, ip, r0, lsl #16
    36e4:	9c010000 	stcls	0, cr0, [r1], {-0}
    36e8:	0000088e 	andeq	r0, r0, lr, lsl #17
    36ec:	003d3217 	eorseq	r3, sp, r7, lsl r2
    36f0:	016a0100 	cmneq	sl, r0, lsl #2
    36f4:	0000004c 	andeq	r0, r0, ip, asr #32
    36f8:	00000939 	andeq	r0, r0, r9, lsr r9
    36fc:	0010721f 	andseq	r7, r0, pc, lsl r2
    3700:	000b4208 	andeq	r4, fp, r8, lsl #4
    3704:	51011a00 	tstpl	r1, r0, lsl #20
    3708:	00940305 	addseq	r0, r4, r5, lsl #6
    370c:	00002000 	andeq	r2, r0, r0
    3710:	0018d116 	andseq	sp, r8, r6, lsl r1
    3714:	01770100 	cmneq	r7, r0, lsl #2
    3718:	000000c0 	andeq	r0, r0, r0, asr #1
    371c:	08001078 	stmdaeq	r0, {r3, r4, r5, r6, ip}
    3720:	00000020 	andeq	r0, r0, r0, lsr #32
    3724:	08d29c01 	ldmeq	r2, {r0, sl, fp, ip, pc}^
    3728:	32170000 	andscc	r0, r7, #0
    372c:	0100003d 	tsteq	r0, sp, lsr r0
    3730:	004c0177 	subeq	r0, ip, r7, ror r1
    3734:	095a0000 	ldmdbeq	sl, {}^	; <UNPREDICTABLE>
    3738:	98180000 	ldmdals	r8, {}	; <UNPREDICTABLE>
    373c:	01000017 	tsteq	r0, r7, lsl r0
    3740:	005e017a 	subseq	r0, lr, sl, ror r1
    3744:	09940000 	ldmibeq	r4, {}	; <UNPREDICTABLE>
    3748:	8c200000 	stchi	0, cr0, [r0], #-0
    374c:	42080010 	andmi	r0, r8, #16
    3750:	0000000b 	andeq	r0, r0, fp
    3754:	00141921 	andseq	r1, r4, r1, lsr #18
    3758:	5b2e0100 	blpl	b83b60 <__Stack_Size+0xb83760>
    375c:	05000003 	streq	r0, [r0, #-3]
    3760:	00005c03 	andeq	r5, r0, r3, lsl #24
    3764:	35642120 	strbcc	r2, [r4, #-288]!	; 0x120
    3768:	3e010000 	cdpcc	0, 0, cr0, cr1, cr0, {0}
    376c:	000003df 	ldrdeq	r0, [r0], -pc	; <UNPREDICTABLE>
    3770:	00bc0305 	adcseq	r0, ip, r5, lsl #6
    3774:	f0212000 			; <UNDEFINED> instruction: 0xf0212000
    3778:	01000015 	tsteq	r0, r5, lsl r0
    377c:	00019428 	andeq	r9, r1, r8, lsr #8
    3780:	e0030500 	and	r0, r3, r0, lsl #10
    3784:	22200000 	eorcs	r0, r0, #0
    3788:	0000195b 	andeq	r1, r0, fp, asr r9
    378c:	027bf103 	rsbseq	pc, fp, #-1073741824	; 0xc0000000
    3790:	c9220000 	stmdbgt	r2!, {}	; <UNPREDICTABLE>
    3794:	07000015 	smladeq	r0, r5, r0, r0
    3798:	00048022 	andeq	r8, r4, r2, lsr #32
    379c:	005e2300 	subseq	r2, lr, r0, lsl #6
    37a0:	092b0000 	stmdbeq	fp!, {}	; <UNPREDICTABLE>
    37a4:	6f240000 	svcvs	0x00240000
    37a8:	11000000 	mrsne	r0, (UNDEF: 0)
    37ac:	12bd2200 	adcsne	r2, sp, #0, 4
    37b0:	37080000 	strcc	r0, [r8, -r0]
    37b4:	00000936 	andeq	r0, r0, r6, lsr r9
    37b8:	00091b25 	andeq	r1, r9, r5, lsr #22
    37bc:	005e2300 	subseq	r2, lr, r0, lsl #6
    37c0:	094b0000 	stmdbeq	fp, {}^	; <UNPREDICTABLE>
    37c4:	6f240000 	svcvs	0x00240000
    37c8:	42000000 	andmi	r0, r0, #0
    37cc:	131c2200 	tstne	ip, #0, 4
    37d0:	38080000 	stmdacc	r8, {}	; <UNPREDICTABLE>
    37d4:	00000956 	andeq	r0, r0, r6, asr r9
    37d8:	00093b25 	andeq	r3, r9, r5, lsr #22
    37dc:	005e2300 	subseq	r2, lr, r0, lsl #6
    37e0:	096b0000 	stmdbeq	fp!, {}^	; <UNPREDICTABLE>
    37e4:	6f240000 	svcvs	0x00240000
    37e8:	03000000 	movweq	r0, #0
    37ec:	12df2200 	sbcsne	r2, pc, #0, 4
    37f0:	3a080000 	bcc	2037f8 <__Stack_Size+0x2033f8>
    37f4:	00000976 	andeq	r0, r0, r6, ror r9
    37f8:	00095b25 	andeq	r5, r9, r5, lsr #22
    37fc:	129f2200 	addsne	r2, pc, #0, 4
    3800:	3b080000 	blcc	203808 <__Stack_Size+0x203408>
    3804:	00000986 	andeq	r0, r0, r6, lsl #19
    3808:	00091b25 	andeq	r1, r9, r5, lsr #22
    380c:	005e2300 	subseq	r2, lr, r0, lsl #6
    3810:	099b0000 	ldmibeq	fp, {}	; <UNPREDICTABLE>
    3814:	6f240000 	svcvs	0x00240000
    3818:	33000000 	movwcc	r0, #0
    381c:	12fd2200 	rscsne	r2, sp, #0, 4
    3820:	3c080000 	stccc	0, cr0, [r8], {-0}
    3824:	000009a6 	andeq	r0, r0, r6, lsr #19
    3828:	00098b25 	andeq	r8, r9, r5, lsr #22
    382c:	005e2300 	subseq	r2, lr, r0, lsl #6
    3830:	09bb0000 	ldmibeq	fp!, {}	; <UNPREDICTABLE>
    3834:	6f240000 	svcvs	0x00240000
    3838:	19000000 	stmdbne	r0, {}	; <UNPREDICTABLE>
    383c:	12812200 	addne	r2, r1, #0, 4
    3840:	3d080000 	stccc	0, cr0, [r8, #-0]
    3844:	000009ab 	andeq	r0, r0, fp, lsr #19
    3848:	0014ad21 	andseq	sl, r4, r1, lsr #26
    384c:	5e180100 	mufple	f0, f0, f0
    3850:	05000000 	streq	r0, [r0, #-0]
    3854:	00011c03 	andeq	r1, r1, r3, lsl #24
    3858:	03dd2220 	bicseq	r2, sp, #32, 4
    385c:	1a010000 	bne	43864 <__Stack_Size+0x43464>
    3860:	000009e2 	andeq	r0, r0, r2, ror #19
    3864:	00003a26 	andeq	r3, r0, r6, lsr #20
    3868:	156b2100 	strbne	r2, [fp, #-256]!	; 0x100
    386c:	1c010000 	stcne	0, cr0, [r1], {-0}
    3870:	00000423 	andeq	r0, r0, r3, lsr #8
    3874:	00540305 	subseq	r0, r4, r5, lsl #6
    3878:	49212000 	stmdbmi	r1!, {sp}
    387c:	01000017 	tsteq	r0, r7, lsl r0
    3880:	0000c64b 	andeq	ip, r0, fp, asr #12
    3884:	8c030500 	cfstr32hi	mvfx0, [r3], {-0}
    3888:	21200000 	teqcs	r0, r0
    388c:	00001971 	andeq	r1, r0, r1, ror r9
    3890:	00c65101 	sbceq	r5, r6, r1, lsl #2
    3894:	03050000 	movweq	r0, #20480	; 0x5000
    3898:	20000094 	mulcs	r0, r4, r0
    389c:	0000c623 	andeq	ip, r0, r3, lsr #12
    38a0:	000a2a00 	andeq	r2, sl, r0, lsl #20
    38a4:	006f2400 	rsbeq	r2, pc, r0, lsl #8
    38a8:	00030000 	andeq	r0, r3, r0
    38ac:	0015d621 	andseq	sp, r5, r1, lsr #12
    38b0:	1a570100 	bne	15c3cb8 <__Stack_Size+0x15c38b8>
    38b4:	0500000a 	streq	r0, [r0, #-10]
    38b8:	00009c03 	andeq	r9, r0, r3, lsl #24
    38bc:	14b52720 	ldrtne	r2, [r5], #1824	; 0x720
    38c0:	07010000 	streq	r0, [r1, -r0]
    38c4:	000a4d01 	andeq	r4, sl, r1, lsl #26
    38c8:	20030500 	andcs	r0, r3, r0, lsl #10
    38cc:	28200001 	stmdacs	r0!, {r0}
    38d0:	6e690504 	cdpvs	5, 6, cr0, cr9, cr4, {0}
    38d4:	52290074 	eorpl	r0, r9, #116	; 0x74
    38d8:	06000015 			; <UNDEFINED> instruction: 0x06000015
    38dc:	17f52a54 	ubfxne	r2, r4, #20, #22
    38e0:	44060000 	strmi	r0, [r6], #-0
    38e4:	00000107 	andeq	r0, r0, r7, lsl #2
    38e8:	00152d2a 	andseq	r2, r5, sl, lsr #26
    38ec:	3a1a0900 	bcc	685cf4 <__Stack_Size+0x6858f4>
    38f0:	2b000000 	blcs	38f8 <__Stack_Size+0x34f8>
    38f4:	00001653 	andeq	r1, r0, r3, asr r6
    38f8:	8302620a 	movwhi	r6, #8714	; 0x220a
    38fc:	0b00000a 	bleq	392c <__Stack_Size+0x352c>
    3900:	0000004c 	andeq	r0, r0, ip, asr #32
    3904:	14d72b00 	ldrbne	r2, [r7], #2816	; 0xb00
    3908:	6a0a0000 	bvs	283910 <__Stack_Size+0x283510>
    390c:	000a9a02 	andeq	r9, sl, r2, lsl #20
    3910:	005e0b00 	subseq	r0, lr, r0, lsl #22
    3914:	4c0b0000 	stcmi	0, cr0, [fp], {-0}
    3918:	00000000 	andeq	r0, r0, r0
    391c:	0014c92b 	andseq	ip, r4, fp, lsr #18
    3920:	026c0a00 	rsbeq	r0, ip, #0, 20
    3924:	00000ab1 			; <UNDEFINED> instruction: 0x00000ab1
    3928:	00005e0b 	andeq	r5, r0, fp, lsl #28
    392c:	004c0b00 	subeq	r0, ip, r0, lsl #22
    3930:	2b000000 	blcs	3938 <__Stack_Size+0x3538>
    3934:	000014ef 	andeq	r1, r0, pc, ror #9
    3938:	c802840a 	stmdagt	r2, {r1, r3, sl, pc}
    393c:	0b00000a 	bleq	396c <__Stack_Size+0x356c>
    3940:	0000005e 	andeq	r0, r0, lr, asr r0
    3944:	00004c0b 	andeq	r4, r0, fp, lsl #24
    3948:	fd2b0000 	stc2	0, cr0, [fp, #-0]
    394c:	0a000015 	beq	39a8 <__Stack_Size+0x35a8>
    3950:	0adf0283 	beq	ff7c4364 <SCS_BASE+0x1f7b6364>
    3954:	5e0b0000 	cdppl	0, 0, cr0, cr11, cr0, {0}
    3958:	0b000000 	bleq	3960 <__Stack_Size+0x3560>
    395c:	0000004c 	andeq	r0, r0, ip, asr #32
    3960:	19232b00 	stmdbne	r3!, {r8, r9, fp, sp}
    3964:	780a0000 	stmdavc	sl, {}	; <UNPREDICTABLE>
    3968:	000af102 	andeq	pc, sl, r2, lsl #2
    396c:	005e0b00 	subseq	r0, lr, r0, lsl #22
    3970:	2b000000 	blcs	3978 <__Stack_Size+0x3578>
    3974:	00001a31 	andeq	r1, r0, r1, lsr sl
    3978:	0802890a 	stmdaeq	r2, {r1, r3, r8, fp, pc}
    397c:	0b00000b 	bleq	39b0 <__Stack_Size+0x35b0>
    3980:	0000005e 	andeq	r0, r0, lr, asr r0
    3984:	00004c0b 	andeq	r4, r0, fp, lsl #24
    3988:	c72b0000 	strgt	r0, [fp, -r0]!
    398c:	0a000013 	beq	39e0 <__Stack_Size+0x35e0>
    3990:	0b1a0272 	bleq	684360 <__Stack_Size+0x683f60>
    3994:	5e0b0000 	cdppl	0, 0, cr0, cr11, cr0, {0}
    3998:	00000000 	andeq	r0, r0, r0
    399c:	0016eb2b 	andseq	lr, r6, fp, lsr #22
    39a0:	026d0a00 	rsbeq	r0, sp, #0, 20
    39a4:	00000b31 	andeq	r0, r0, r1, lsr fp
    39a8:	00005e0b 	andeq	r5, r0, fp, lsl #28
    39ac:	004c0b00 	subeq	r0, ip, r0, lsl #22
    39b0:	2c000000 	stccs	0, cr0, [r0], {-0}
    39b4:	00001674 	andeq	r1, r0, r4, ror r6
    39b8:	0b42eb03 	bleq	10be5cc <__Stack_Size+0x10be1cc>
    39bc:	5e0b0000 	cdppl	0, 0, cr0, cr11, cr0, {0}
    39c0:	00000000 	andeq	r0, r0, r0
    39c4:	0016192d 	andseq	r1, r6, sp, lsr #18
    39c8:	c0e70300 	rscgt	r0, r7, r0, lsl #6
    39cc:	0b000000 	bleq	39d4 <__Stack_Size+0x35d4>
    39d0:	0000004c 	andeq	r0, r0, ip, asr #32
    39d4:	0000d10b 	andeq	sp, r0, fp, lsl #2
    39d8:	00000000 	andeq	r0, r0, r0
    39dc:	04000005 	streq	r0, [r0], #-5
    39e0:	000b4600 	andeq	r4, fp, r0, lsl #12
    39e4:	29010400 	stmdbcs	r1, {sl}
    39e8:	01000000 	mrseq	r0, (UNDEF: 0)
    39ec:	00001a4b 	andeq	r1, r0, fp, asr #20
    39f0:	000003c2 	andeq	r0, r0, r2, asr #7
    39f4:	000003f8 	strdeq	r0, [r0], -r8
    39f8:	00000000 	andeq	r0, r0, r0
    39fc:	00000efc 	strdeq	r0, [r0], -ip
    3a00:	57050402 	strpl	r0, [r5, -r2, lsl #8]
    3a04:	02000008 	andeq	r0, r0, #8
    3a08:	08290502 	stmdaeq	r9!, {r1, r8, sl}
    3a0c:	01020000 	mrseq	r0, (UNDEF: 2)
    3a10:	000a1006 	andeq	r1, sl, r6
    3a14:	33750300 	cmncc	r5, #0, 6
    3a18:	27020032 	smladxcs	r2, r2, r0, r0
    3a1c:	00000045 	andeq	r0, r0, r5, asr #32
    3a20:	64070402 	strvs	r0, [r7], #-1026	; 0x402
    3a24:	03000009 	movweq	r0, #9
    3a28:	00363175 	eorseq	r3, r6, r5, ror r1
    3a2c:	00572802 	subseq	r2, r7, r2, lsl #16
    3a30:	02020000 	andeq	r0, r2, #0
    3a34:	000c0907 	andeq	r0, ip, r7, lsl #18
    3a38:	38750300 	ldmdacc	r5!, {r8, r9}^
    3a3c:	68290200 	stmdavs	r9!, {r9}
    3a40:	02000000 	andeq	r0, r0, #0
    3a44:	0a0e0801 	beq	385a50 <__Stack_Size+0x385650>
    3a48:	75040000 	strvc	r0, [r4, #-0]
    3a4c:	02000004 	andeq	r0, r0, #4
    3a50:	00007a2f 	andeq	r7, r0, pc, lsr #20
    3a54:	00450500 	subeq	r0, r5, r0, lsl #10
    3a58:	01060000 	mrseq	r0, (UNDEF: 6)
    3a5c:	00943e02 	addseq	r3, r4, r2, lsl #28
    3a60:	5b070000 	blpl	1c3a68 <__Stack_Size+0x1c3668>
    3a64:	00000005 	andeq	r0, r0, r5
    3a68:	00094107 	andeq	r4, r9, r7, lsl #2
    3a6c:	04000100 	streq	r0, [r0], #-256	; 0x100
    3a70:	00000122 	andeq	r0, r0, r2, lsr #2
    3a74:	007f3e02 	rsbseq	r3, pc, r2, lsl #28
    3a78:	04020000 	streq	r0, [r2], #-0
    3a7c:	00095b07 	andeq	r5, r9, r7, lsl #22
    3a80:	031c0800 	tsteq	ip, #0, 16
    3a84:	010b014e 	tsteq	fp, lr, asr #2
    3a88:	43090000 	movwmi	r0, #36864	; 0x9000
    3a8c:	03004c52 	movweq	r4, #3154	; 0xc52
    3a90:	006f0150 	rsbeq	r0, pc, r0, asr r1	; <UNPREDICTABLE>
    3a94:	09000000 	stmdbeq	r0, {}	; <UNPREDICTABLE>
    3a98:	00485243 	subeq	r5, r8, r3, asr #4
    3a9c:	6f015103 	svcvs	0x00015103
    3aa0:	04000000 	streq	r0, [r0], #-0
    3aa4:	52444909 	subpl	r4, r4, #147456	; 0x24000
    3aa8:	01520300 	cmpeq	r2, r0, lsl #6
    3aac:	0000006f 	andeq	r0, r0, pc, rrx
    3ab0:	444f0908 	strbmi	r0, [pc], #-2312	; 3ab8 <__Stack_Size+0x36b8>
    3ab4:	53030052 	movwpl	r0, #12370	; 0x3052
    3ab8:	00006f01 	andeq	r6, r0, r1, lsl #30
    3abc:	db0a0c00 	blle	286ac4 <__Stack_Size+0x2866c4>
    3ac0:	03000000 	movweq	r0, #0
    3ac4:	006f0154 	rsbeq	r0, pc, r4, asr r1	; <UNPREDICTABLE>
    3ac8:	09100000 	ldmdbeq	r0, {}	; <UNPREDICTABLE>
    3acc:	00525242 	subseq	r5, r2, r2, asr #4
    3ad0:	6f015503 	svcvs	0x00015503
    3ad4:	14000000 	strne	r0, [r0], #-0
    3ad8:	000cf90a 	andeq	pc, ip, sl, lsl #18
    3adc:	01560300 	cmpeq	r6, r0, lsl #6
    3ae0:	0000006f 	andeq	r0, r0, pc, rrx
    3ae4:	040b0018 	streq	r0, [fp], #-24
    3ae8:	03000009 	movweq	r0, #9
    3aec:	00a60157 	adceq	r0, r6, r7, asr r1
    3af0:	040c0000 	streq	r0, [ip], #-0
    3af4:	0000005e 	andeq	r0, r0, lr, asr r0
    3af8:	0009870d 	andeq	r8, r9, sp, lsl #14
    3afc:	30040100 	andcc	r0, r4, r0, lsl #2
    3b00:	00000142 	andeq	r0, r0, r2, asr #2
    3b04:	00037907 	andeq	r7, r3, r7, lsl #18
    3b08:	b1070000 	mrslt	r0, (UNDEF: 7)
    3b0c:	0100000c 	tsteq	r0, ip
    3b10:	00021107 	andeq	r1, r2, r7, lsl #2
    3b14:	4f070200 	svcmi	0x00070200
    3b18:	03000006 	movweq	r0, #6
    3b1c:	09880400 	stmibeq	r8, {sl}
    3b20:	37040000 	strcc	r0, [r4, -r0]
    3b24:	0000011d 	andeq	r0, r0, sp, lsl r1
    3b28:	000a580d 	andeq	r5, sl, sp, lsl #16
    3b2c:	30050100 	andcc	r0, r5, r0, lsl #2
    3b30:	0000017e 	andeq	r0, r0, lr, ror r1
    3b34:	000a9a07 	andeq	r9, sl, r7, lsl #20
    3b38:	1c070000 	stcne	0, cr0, [r7], {-0}
    3b3c:	0100000c 	tsteq	r0, ip
    3b40:	00060c07 	andeq	r0, r6, r7, lsl #24
    3b44:	5c070200 	sfmpl	f0, 4, [r7], {-0}
    3b48:	0300000c 	movweq	r0, #12
    3b4c:	0004d507 	andeq	sp, r4, r7, lsl #10
    3b50:	f2070400 	vshl.s8	d0, d0, d7
    3b54:	05000009 	streq	r0, [r0, #-9]
    3b58:	1ab30e00 	bne	fecc7360 <SCS_BASE+0x1ecb9360>
    3b5c:	26010000 	strcs	r0, [r1], -r0
    3b60:	01980101 	orrseq	r0, r8, r1, lsl #2
    3b64:	7c0f0000 	stcvc	0, cr0, [pc], {-0}
    3b68:	0100001a 	tsteq	r0, sl, lsl r0
    3b6c:	00940126 	addseq	r0, r4, r6, lsr #2
    3b70:	10000000 	andne	r0, r0, r0
    3b74:	00001a3e 	andeq	r1, r0, lr, lsr sl
    3b78:	98017301 	stmdals	r1, {r0, r8, r9, ip, sp, lr}
    3b7c:	28080010 	stmdacs	r8, {r4}
    3b80:	01000000 	mrseq	r0, (UNDEF: 0)
    3b84:	0001eb9c 	muleq	r1, ip, fp
    3b88:	1b001100 	blne	7f90 <__Stack_Size+0x7b90>
    3b8c:	73010000 	movwvc	r0, #4096	; 0x1000
    3b90:	00003a01 	andeq	r3, r0, r1, lsl #20
    3b94:	0009b200 	andeq	fp, r9, r0, lsl #4
    3b98:	1b161200 	blne	5883a0 <__Stack_Size+0x587fa0>
    3b9c:	73010000 	movwvc	r0, #4096	; 0x1000
    3ba0:	00011701 	andeq	r1, r1, r1, lsl #14
    3ba4:	13510100 	cmpne	r1, #0, 2
    3ba8:	006e656c 	rsbeq	r6, lr, ip, ror #10
    3bac:	5e017301 	cdppl	3, 0, cr7, cr1, cr1, {0}
    3bb0:	01000000 	mrseq	r0, (UNDEF: 0)
    3bb4:	64691452 	strbtvs	r1, [r9], #-1106	; 0x452
    3bb8:	75010078 	strvc	r0, [r1, #-120]	; 0x78
    3bbc:	00005e01 	andeq	r5, r0, r1, lsl #28
    3bc0:	0009d000 	andeq	sp, r9, r0
    3bc4:	f5150000 			; <UNDEFINED> instruction: 0xf5150000
    3bc8:	01000017 	tsteq	r0, r7, lsl r0
    3bcc:	00014227 	andeq	r4, r1, r7, lsr #4
    3bd0:	0010c000 	andseq	ip, r0, r0
    3bd4:	00003808 	andeq	r3, r0, r8, lsl #16
    3bd8:	519c0100 	orrspl	r0, ip, r0, lsl #2
    3bdc:	16000002 	strne	r0, [r0], -r2
    3be0:	00003869 	andeq	r3, r0, r9, ror #16
    3be4:	004c2a01 	subeq	r2, ip, r1, lsl #20
    3be8:	17010000 	strne	r0, [r1, -r0]
    3bec:	0000017e 	andeq	r0, r0, lr, ror r1
    3bf0:	080010c2 	stmdaeq	r0, {r1, r6, r7, ip}
    3bf4:	0000000a 	andeq	r0, r0, sl
    3bf8:	8b182d01 	blhi	60f004 <__Stack_Size+0x60ec04>
    3bfc:	01000001 	tsteq	r0, r1
    3c00:	0010c219 	andseq	ip, r0, r9, lsl r2
    3c04:	00000a08 	andeq	r0, r0, r8, lsl #20
    3c08:	018b1800 	orreq	r1, fp, r0, lsl #16
    3c0c:	1a010000 	bne	43c14 <__Stack_Size+0x43814>
    3c10:	080010cc 	stmdaeq	r0, {r2, r3, r6, r7, ip}
    3c14:	00000480 	andeq	r0, r0, r0, lsl #9
    3c18:	0351011b 	cmpeq	r1, #-1073741818	; 0xc0000006
    3c1c:	1b20000a 	blne	803c4c <__Stack_Size+0x80384c>
    3c20:	0c055001 	stceq	0, cr5, [r5], {1}
    3c24:	40011000 	andmi	r1, r1, r0
    3c28:	00000000 	andeq	r0, r0, r0
    3c2c:	001ad11c 	andseq	sp, sl, ip, lsl r1
    3c30:	005a0100 	subseq	r0, sl, r0, lsl #2
    3c34:	04000000 	streq	r0, [r0], #-0
    3c38:	01000000 	mrseq	r0, (UNDEF: 0)
    3c3c:	0002709c 	muleq	r2, ip, r0
    3c40:	00001d00 	andeq	r1, r0, r0, lsl #26
    3c44:	01eb0000 	mvneq	r0, r0
    3c48:	1e000000 	cdpne	0, 0, cr0, cr0, cr0, {0}
    3c4c:	0000017e 	andeq	r0, r0, lr, ror r1
    3c50:	080010f8 	stmdaeq	r0, {r3, r4, r5, r6, r7, ip}
    3c54:	0000001c 	andeq	r0, r0, ip, lsl r0
    3c58:	02d89c01 	sbcseq	r9, r8, #256	; 0x100
    3c5c:	8b1f0000 	blhi	7c3c64 <__Stack_Size+0x7c3864>
    3c60:	07000001 	streq	r0, [r0, -r1]
    3c64:	2000000a 	andcs	r0, r0, sl
    3c68:	080010fa 	stmdaeq	r0, {r1, r3, r4, r5, r6, r7, ip}
    3c6c:	0000000a 	andeq	r0, r0, sl
    3c70:	000002bd 			; <UNDEFINED> instruction: 0x000002bd
    3c74:	00018b1f 	andeq	r8, r1, pc, lsl fp
    3c78:	000a4100 	andeq	r4, sl, r0, lsl #2
    3c7c:	11042100 	mrsne	r2, (UNDEF: 20)
    3c80:	04800800 	streq	r0, [r0], #2048	; 0x800
    3c84:	011b0000 	tsteq	fp, r0
    3c88:	000a0351 	andeq	r0, sl, r1, asr r3
    3c8c:	50011b20 	andpl	r1, r1, r0, lsr #22
    3c90:	10000c05 	andne	r0, r0, r5, lsl #24
    3c94:	00004001 	andeq	r4, r0, r1
    3c98:	00110e21 	andseq	r0, r1, r1, lsr #28
    3c9c:	00049c08 	andeq	r9, r4, r8, lsl #24
    3ca0:	51011b00 	tstpl	r1, r0, lsl #22
    3ca4:	20000a03 	andcs	r0, r0, r3, lsl #20
    3ca8:	0550011b 	ldrbeq	r0, [r0, #-283]	; 0x11b
    3cac:	0110000c 	tsteq	r0, ip
    3cb0:	15000040 	strne	r0, [r0, #-64]	; 0x40
    3cb4:	00000265 	andeq	r0, r0, r5, ror #4
    3cb8:	01424701 	cmpeq	r2, r1, lsl #14
    3cbc:	11140000 	tstne	r4, r0
    3cc0:	00240800 	eoreq	r0, r4, r0, lsl #16
    3cc4:	9c010000 	stcls	0, cr0, [r1], {-0}
    3cc8:	00000302 	andeq	r0, r0, r2, lsl #6
    3ccc:	0011281a 	andseq	r2, r1, sl, lsl r8
    3cd0:	00017e08 	andeq	r7, r1, r8, lsl #28
    3cd4:	50011b00 	andpl	r1, r1, r0, lsl #22
    3cd8:	00007402 	andeq	r7, r0, r2, lsl #8
    3cdc:	09761c00 	ldmdbeq	r6!, {sl, fp, ip}^
    3ce0:	5f010000 	svcpl	0x00010000
    3ce4:	08001138 	stmdaeq	r0, {r3, r4, r5, r8, ip}
    3ce8:	00000004 	andeq	r0, r0, r4
    3cec:	03219c01 	teqeq	r1, #256	; 0x100
    3cf0:	3c1d0000 	ldccc	0, cr0, [sp], {-0}
    3cf4:	d8080011 	stmdale	r8, {r0, r4}
    3cf8:	00000002 	andeq	r0, r0, r2
    3cfc:	00155222 	andseq	r5, r5, r2, lsr #4
    3d00:	013b0100 	teqeq	fp, r0, lsl #2
    3d04:	0800113c 	stmdaeq	r0, {r2, r3, r4, r5, r8, ip}
    3d08:	00000034 	andeq	r0, r0, r4, lsr r0
    3d0c:	038a9c01 	orreq	r9, sl, #256	; 0x100
    3d10:	95230000 	strls	r0, [r3, #-0]!
    3d14:	0100001a 	tsteq	r0, sl, lsl r0
    3d18:	003a013d 	eorseq	r0, sl, sp, lsr r1
    3d1c:	0a540000 	beq	1503d24 <__Stack_Size+0x1503924>
    3d20:	60230000 	eorvs	r0, r3, r0
    3d24:	0100001a 	tsteq	r0, sl, lsl r0
    3d28:	003a013d 	eorseq	r0, sl, sp, lsr r1
    3d2c:	0a8d0000 	beq	fe343d34 <SCS_BASE+0x1e335d34>
    3d30:	a4230000 	strtge	r0, [r3], #-0
    3d34:	0100001a 	tsteq	r0, sl, lsl r0
    3d38:	003a013d 	eorseq	r0, sl, sp, lsr r1
    3d3c:	0ab60000 	beq	fed83d44 <SCS_BASE+0x1ed75d44>
    3d40:	54240000 	strtpl	r0, [r4], #-0
    3d44:	98080011 	stmdals	r8, {r0, r4}
    3d48:	7a000001 	bvc	3d54 <__Stack_Size+0x3954>
    3d4c:	1b000003 	blne	3d60 <__Stack_Size+0x3960>
    3d50:	38015201 	stmdacc	r1, {r0, r9, ip, lr}
    3d54:	11622100 	cmnne	r2, r0, lsl #2
    3d58:	01980800 	orrseq	r0, r8, r0, lsl #16
    3d5c:	011b0000 	tsteq	fp, r0
    3d60:	00340152 	eorseq	r0, r4, r2, asr r1
    3d64:	0b912200 	bleq	fe44c56c <SCS_BASE+0x1e43e56c>
    3d68:	5d010000 	stcpl	0, cr0, [r1, #-0]
    3d6c:	00117001 	andseq	r7, r1, r1
    3d70:	00002a08 	andeq	r2, r0, r8, lsl #20
    3d74:	229c0100 	addscs	r0, ip, #0, 2
    3d78:	25000004 	strcs	r0, [r0, #-4]
    3d7c:	00746164 	rsbseq	r6, r4, r4, ror #2
    3d80:	5e015d01 	cdppl	13, 0, cr5, cr1, cr1, {0}
    3d84:	d4000000 	strle	r0, [r0], #-0
    3d88:	2600000a 	strcs	r0, [r0], -sl
    3d8c:	00001a55 	andeq	r1, r0, r5, asr sl
    3d90:	6f015f01 	svcvs	0x00015f01
    3d94:	26000000 	strcs	r0, [r0], -r0
    3d98:	00000888 	andeq	r0, r0, r8, lsl #17
    3d9c:	6f016001 	svcvs	0x00016001
    3da0:	24000000 	strcs	r0, [r0], #-0
    3da4:	0800117e 	stmdaeq	r0, {r1, r2, r3, r4, r5, r6, r8, ip}
    3da8:	000004b2 			; <UNDEFINED> instruction: 0x000004b2
    3dac:	000003db 	ldrdeq	r0, [r0], -fp
    3db0:	0150011b 	cmpeq	r0, fp, lsl r1
    3db4:	88240035 	stmdahi	r4!, {r0, r2, r4, r5}
    3db8:	c3080011 	movwgt	r0, #32785	; 0x8011
    3dbc:	fa000004 	blx	3dd4 <__Stack_Size+0x39d4>
    3dc0:	1b000003 	blne	3dd4 <__Stack_Size+0x39d4>
    3dc4:	31015201 	tstcc	r1, r1, lsl #4
    3dc8:	0251011b 	subseq	r0, r1, #-1073741818	; 0xc0000006
    3dcc:	011bc008 	tsteq	fp, r8
    3dd0:	00740250 	rsbseq	r0, r4, r0, asr r2
    3dd4:	11902400 	orrsne	r2, r0, r0, lsl #8
    3dd8:	04de0800 	ldrbeq	r0, [lr], #2048	; 0x800
    3ddc:	04120000 	ldreq	r0, [r2], #-0
    3de0:	011b0000 	tsteq	fp, r0
    3de4:	1b310151 	blne	c44330 <__Stack_Size+0xc43f30>
    3de8:	31015001 	tstcc	r1, r1
    3dec:	11961a00 	orrsne	r1, r6, r0, lsl #20
    3df0:	04f50800 	ldrbteq	r0, [r5], #2048	; 0x800
    3df4:	011b0000 	tsteq	fp, r0
    3df8:	00310150 	eorseq	r0, r1, r0, asr r1
    3dfc:	1a852700 	bne	fe14da04 <SCS_BASE+0x1e13fa04>
    3e00:	2d060000 	stccs	0, cr0, [r6, #-0]
    3e04:	0000004c 	andeq	r0, r0, ip, asr #32
    3e08:	00005e28 	andeq	r5, r0, r8, lsr #28
    3e0c:	00043d00 	andeq	r3, r4, r0, lsl #26
    3e10:	009f2900 	addseq	r2, pc, r0, lsl #18
    3e14:	00190000 	andseq	r0, r9, r0
    3e18:	00128127 	andseq	r8, r2, r7, lsr #2
    3e1c:	2d3d0700 	ldccs	7, cr0, [sp, #-0]
    3e20:	2a000004 	bcs	3e38 <__Stack_Size+0x3a38>
    3e24:	00001b06 	andeq	r1, r0, r6, lsl #22
    3e28:	003a0d01 	eorseq	r0, sl, r1, lsl #26
    3e2c:	03050000 	movweq	r0, #20480	; 0x5000
    3e30:	2000012c 	andcs	r0, r0, ip, lsr #2
    3e34:	001ac42a 	andseq	ip, sl, sl, lsr #8
    3e38:	5e0e0100 	adfple	f0, f6, f0
    3e3c:	05000000 	streq	r0, [r0, #-0]
    3e40:	00012803 	andeq	r2, r1, r3, lsl #16
    3e44:	03dd2a20 	bicseq	r2, sp, #32, 20	; 0x20000
    3e48:	15010000 	strne	r0, [r1, #-0]
    3e4c:	0000047b 	andeq	r0, r0, fp, ror r4
    3e50:	01240305 	teqeq	r4, r5, lsl #6
    3e54:	3a052000 	bcc	14be5c <__Stack_Size+0x14ba5c>
    3e58:	2b000000 	blcs	3e60 <__Stack_Size+0x3a60>
    3e5c:	0000074f 	andeq	r0, r0, pc, asr #14
    3e60:	0496e208 	ldreq	lr, [r6], #520	; 0x208
    3e64:	962c0000 	strtls	r0, [ip], -r0
    3e68:	2c000004 	stccs	0, cr0, [r0], {4}
    3e6c:	0000004c 	andeq	r0, r0, ip, asr #32
    3e70:	0b040c00 	bleq	106e78 <__Stack_Size+0x106a78>
    3e74:	2b000001 	blcs	3e80 <__Stack_Size+0x3a80>
    3e78:	0000036c 	andeq	r0, r0, ip, ror #6
    3e7c:	04b2e108 	ldrteq	lr, [r2], #264	; 0x108
    3e80:	962c0000 	strtls	r0, [ip], -r0
    3e84:	2c000004 	stccs	0, cr0, [r0], {4}
    3e88:	0000004c 	andeq	r0, r0, ip, asr #32
    3e8c:	020b2b00 	andeq	r2, fp, #0, 22
    3e90:	57050000 	strpl	r0, [r5, -r0]
    3e94:	000004c3 	andeq	r0, r0, r3, asr #9
    3e98:	00003a2c 	andeq	r3, r0, ip, lsr #20
    3e9c:	df2b0000 	svcle	0x002b0000
    3ea0:	0900001a 	stmdbeq	r0, {r1, r3, r4}
    3ea4:	0004de19 	andeq	sp, r4, r9, lsl lr
    3ea8:	01172c00 	tsteq	r7, r0, lsl #24
    3eac:	4c2c0000 	stcmi	0, cr0, [ip], #-0
    3eb0:	2c000000 	stccs	0, cr0, [r0], {-0}
    3eb4:	0000004c 	andeq	r0, r0, ip, asr #32
    3eb8:	1a6f2d00 	bne	1bcf2c0 <__Stack_Size+0x1bceec0>
    3ebc:	880a0000 	stmdahi	sl, {}	; <UNPREDICTABLE>
    3ec0:	0004f502 	andeq	pc, r4, r2, lsl #10
    3ec4:	005e2c00 	subseq	r2, lr, r0, lsl #24
    3ec8:	4c2c0000 	stcmi	0, cr0, [ip], #-0
    3ecc:	00000000 	andeq	r0, r0, r0
    3ed0:	001af32e 	andseq	pc, sl, lr, lsr #6
    3ed4:	02710a00 	rsbseq	r0, r1, #0, 20
    3ed8:	00005e2c 	andeq	r5, r0, ip, lsr #28
    3edc:	b7000000 	strlt	r0, [r0, -r0]
    3ee0:	04000008 	streq	r0, [r0], #-8
    3ee4:	000de300 	andeq	lr, sp, r0, lsl #6
    3ee8:	29010400 	stmdbcs	r1, {sl}
    3eec:	01000000 	mrseq	r0, (UNDEF: 0)
    3ef0:	00001b93 	muleq	r0, r3, fp
    3ef4:	000003c2 	andeq	r0, r0, r2, asr #7
    3ef8:	00000440 	andeq	r0, r0, r0, asr #8
    3efc:	00000000 	andeq	r0, r0, r0
    3f00:	00001083 	andeq	r1, r0, r3, lsl #1
    3f04:	57050402 	strpl	r0, [r5, -r2, lsl #8]
    3f08:	02000008 	andeq	r0, r0, #8
    3f0c:	08290502 	stmdaeq	r9!, {r1, r8, sl}
    3f10:	01020000 	mrseq	r0, (UNDEF: 2)
    3f14:	000a1006 	andeq	r1, sl, r6
    3f18:	33750300 	cmncc	r5, #0, 6
    3f1c:	27020032 	smladxcs	r2, r2, r0, r0
    3f20:	00000045 	andeq	r0, r0, r5, asr #32
    3f24:	64070402 	strvs	r0, [r7], #-1026	; 0x402
    3f28:	03000009 	movweq	r0, #9
    3f2c:	00363175 	eorseq	r3, r6, r5, ror r1
    3f30:	00572802 	subseq	r2, r7, r2, lsl #16
    3f34:	02020000 	andeq	r0, r2, #0
    3f38:	000c0907 	andeq	r0, ip, r7, lsl #18
    3f3c:	38750300 	ldmdacc	r5!, {r8, r9}^
    3f40:	68290200 	stmdavs	r9!, {r9}
    3f44:	02000000 	andeq	r0, r0, #0
    3f48:	0a0e0801 	beq	385f54 <__Stack_Size+0x385b54>
    3f4c:	75040000 	strvc	r0, [r4, #-0]
    3f50:	02000004 	andeq	r0, r0, #4
    3f54:	00007a2f 	andeq	r7, r0, pc, lsr #20
    3f58:	00450500 	subeq	r0, r5, r0, lsl #10
    3f5c:	ca040000 	bgt	103f64 <__Stack_Size+0x103b64>
    3f60:	02000002 	andeq	r0, r0, #2
    3f64:	00008a30 	andeq	r8, r0, r0, lsr sl
    3f68:	00570500 	subseq	r0, r7, r0, lsl #10
    3f6c:	01060000 	mrseq	r0, (UNDEF: 6)
    3f70:	00a43c02 	adceq	r3, r4, r2, lsl #24
    3f74:	c3070000 	movwgt	r0, #28672	; 0x7000
    3f78:	0000001e 	andeq	r0, r0, lr, lsl r0
    3f7c:	54455308 	strbpl	r5, [r5], #-776	; 0x308
    3f80:	04000100 	streq	r0, [r0], #-256	; 0x100
    3f84:	000007b8 			; <UNDEFINED> instruction: 0x000007b8
    3f88:	008f3c02 	addeq	r3, pc, r2, lsl #24
    3f8c:	01060000 	mrseq	r0, (UNDEF: 6)
    3f90:	00c43e02 	sbceq	r3, r4, r2, lsl #28
    3f94:	5b070000 	blpl	1c3f9c <__Stack_Size+0x1c3b9c>
    3f98:	00000005 	andeq	r0, r0, r5
    3f9c:	00094107 	andeq	r4, r9, r7, lsl #2
    3fa0:	04000100 	streq	r0, [r0], #-256	; 0x100
    3fa4:	00000122 	andeq	r0, r0, r2, lsr #2
    3fa8:	00af3e02 	adceq	r3, pc, r2, lsl #28
    3fac:	04020000 	streq	r0, [r2], #-0
    3fb0:	00095b07 	andeq	r5, r9, r7, lsl #22
    3fb4:	03240900 	teqeq	r4, #0, 18
    3fb8:	0152010c 	cmpeq	r2, ip, lsl #2
    3fbc:	410a0000 	mrsmi	r0, (UNDEF: 10)
    3fc0:	03005243 	movweq	r5, #579	; 0x243
    3fc4:	006f010e 	rsbeq	r0, pc, lr, lsl #2
    3fc8:	0b000000 	bleq	3fd0 <__Stack_Size+0x3bd0>
    3fcc:	00001c00 	andeq	r1, r0, r0, lsl #24
    3fd0:	6f010f03 	svcvs	0x00010f03
    3fd4:	04000000 	streq	r0, [r0], #-0
    3fd8:	001bfd0b 	andseq	pc, fp, fp, lsl #26
    3fdc:	01100300 	tsteq	r0, r0, lsl #6
    3fe0:	0000006f 	andeq	r0, r0, pc, rrx
    3fe4:	52530a08 	subspl	r0, r3, #8, 20	; 0x8000
    3fe8:	01110300 	tsteq	r1, r0, lsl #6
    3fec:	0000006f 	andeq	r0, r0, pc, rrx
    3ff0:	52430a0c 	subpl	r0, r3, #12, 20	; 0xc000
    3ff4:	01120300 	tsteq	r2, r0, lsl #6
    3ff8:	0000006f 	andeq	r0, r0, pc, rrx
    3ffc:	52410a10 	subpl	r0, r1, #16, 20	; 0x10000
    4000:	01130300 	tsteq	r3, r0, lsl #6
    4004:	0000006f 	andeq	r0, r0, pc, rrx
    4008:	1da80b14 	stcne	11, cr0, [r8, #80]!	; 0x50
    400c:	14030000 	strne	r0, [r3], #-0
    4010:	00006f01 	andeq	r6, r0, r1, lsl #30
    4014:	4f0a1800 	svcmi	0x000a1800
    4018:	03005242 	movweq	r5, #578	; 0x242
    401c:	006f0115 	rsbeq	r0, pc, r5, lsl r1	; <UNPREDICTABLE>
    4020:	0b1c0000 	bleq	704028 <__Stack_Size+0x703c28>
    4024:	00001bad 	andeq	r1, r0, sp, lsr #23
    4028:	6f011603 	svcvs	0x00011603
    402c:	20000000 	andcs	r0, r0, r0
    4030:	1db10c00 	ldcne	12, cr0, [r1]
    4034:	17030000 	strne	r0, [r3, -r0]
    4038:	0000d601 	andeq	sp, r0, r1, lsl #12
    403c:	03100900 	tsteq	r0, #0, 18
    4040:	01d00119 	bicseq	r0, r0, r9, lsl r1
    4044:	520a0000 	andpl	r0, sl, #0
    4048:	03005044 	movweq	r5, #68	; 0x44
    404c:	007f011b 	rsbseq	r0, pc, fp, lsl r1	; <UNPREDICTABLE>
    4050:	0b000000 	bleq	4058 <__Stack_Size+0x3c58>
    4054:	00001d82 	andeq	r1, r0, r2, lsl #27
    4058:	7f011c03 	svcvc	0x00011c03
    405c:	02000000 	andeq	r0, r0, #0
    4060:	001d870b 	andseq	r8, sp, fp, lsl #14
    4064:	011d0300 	tsteq	sp, r0, lsl #6
    4068:	0000007f 	andeq	r0, r0, pc, ror r0
    406c:	1d8d0b04 	vstrne	d0, [sp, #16]
    4070:	1e030000 	cdpne	0, 0, cr0, cr3, cr0, {0}
    4074:	00007f01 	andeq	r7, r0, r1, lsl #30
    4078:	c60b0600 	strgt	r0, [fp], -r0, lsl #12
    407c:	0300001b 	movweq	r0, #27
    4080:	007f011f 	rsbseq	r0, pc, pc, lsl r1	; <UNPREDICTABLE>
    4084:	0b080000 	bleq	20408c <__Stack_Size+0x203c8c>
    4088:	00001bcb 	andeq	r1, r0, fp, asr #23
    408c:	7f012003 	svcvc	0x00012003
    4090:	0a000000 	beq	4098 <__Stack_Size+0x3c98>
    4094:	001bd00b 	andseq	sp, fp, fp
    4098:	01210300 	teqeq	r1, r0, lsl #6
    409c:	0000007f 	andeq	r0, r0, pc, ror r0
    40a0:	1bd50b0c 	blne	ff546cd8 <SCS_BASE+0x1f538cd8>
    40a4:	22030000 	andcs	r0, r3, #0
    40a8:	00007f01 	andeq	r7, r0, r1, lsl #30
    40ac:	0c000e00 	stceq	14, cr0, [r0], {-0}
    40b0:	00001ced 	andeq	r1, r0, sp, ror #25
    40b4:	5e012303 	cdppl	3, 0, cr2, cr1, cr3, {0}
    40b8:	06000001 	streq	r0, [r0], -r1
    40bc:	031c0401 	tsteq	ip, #16777216	; 0x1000000
    40c0:	07000002 	streq	r0, [r0, -r2]
    40c4:	00000488 	andeq	r0, r0, r8, lsl #9
    40c8:	08650701 	stmdaeq	r5!, {r0, r8, r9, sl}^
    40cc:	07020000 	streq	r0, [r2, -r0]
    40d0:	00000132 	andeq	r0, r0, r2, lsr r1
    40d4:	05120703 	ldreq	r0, [r2, #-1795]	; 0x703
    40d8:	07040000 	streq	r0, [r4, -r0]
    40dc:	0000042a 	andeq	r0, r0, sl, lsr #8
    40e0:	82040005 	andhi	r0, r4, #5
    40e4:	04000007 	streq	r0, [r0], #-7
    40e8:	0001dc22 	andeq	sp, r1, r2, lsr #24
    40ec:	1cdd0d00 	ldclne	13, cr0, [sp], {0}
    40f0:	3f010000 	svccc	0x00010000
    40f4:	00020303 	andeq	r0, r2, r3, lsl #6
    40f8:	022c0100 	eoreq	r0, ip, #0, 2
    40fc:	400e0000 	andmi	r0, lr, r0
    4100:	0100001c 	tsteq	r0, ip, lsl r0
    4104:	02030341 	andeq	r0, r3, #67108865	; 0x4000001
    4108:	0f000000 	svceq	0x00000000
    410c:	00000771 	andeq	r0, r0, r1, ror r7
    4110:	119c5601 	orrsne	r5, ip, r1, lsl #12
    4114:	00180800 	andseq	r0, r8, r0, lsl #16
    4118:	9c010000 	stcls	0, cr0, [r1], {-0}
    411c:	00000251 	andeq	r0, r0, r1, asr r2
    4120:	001b6110 	andseq	r6, fp, r0, lsl r1
    4124:	3a560100 	bcc	158452c <__Stack_Size+0x158412c>
    4128:	f3000000 	vhadd.u8	d0, d0, d0
    412c:	0000000a 	andeq	r0, r0, sl
    4130:	001cf80f 	andseq	pc, ip, pc, lsl #16
    4134:	006a0100 	rsbeq	r0, sl, r0, lsl #2
    4138:	18000000 	stmdane	r0, {}	; <UNPREDICTABLE>
    413c:	01000000 	mrseq	r0, (UNDEF: 0)
    4140:	0002769c 	muleq	r2, ip, r6
    4144:	1cc71000 	stclne	0, cr1, [r7], {0}
    4148:	6a010000 	bvs	44150 <__Stack_Size+0x43d50>
    414c:	0000003a 	andeq	r0, r0, sl, lsr r0
    4150:	00000b14 	andeq	r0, r0, r4, lsl fp
    4154:	01cb0f00 	biceq	r0, fp, r0, lsl #30
    4158:	7e010000 	cdpvc	0, 0, cr0, cr1, cr0, {0}
    415c:	080011b4 	stmdaeq	r0, {r2, r4, r5, r7, r8, ip}
    4160:	00000018 	andeq	r0, r0, r8, lsl r0
    4164:	029b9c01 	addseq	r9, fp, #256	; 0x100
    4168:	da100000 	ble	404170 <__Stack_Size+0x403d70>
    416c:	0100001d 	tsteq	r0, sp, lsl r0
    4170:	00003a7e 	andeq	r3, r0, lr, ror sl
    4174:	000b3500 	andeq	r3, fp, r0, lsl #10
    4178:	a4110000 	ldrge	r0, [r1], #-0
    417c:	01000004 	tsteq	r0, r4
    4180:	0011cc90 	mulseq	r1, r0, ip
    4184:	00001808 	andeq	r1, r0, r8, lsl #16
    4188:	119c0100 	orrsne	r0, ip, r0, lsl #2
    418c:	00000614 	andeq	r0, r0, r4, lsl r6
    4190:	11e49e01 	mvnne	r9, r1, lsl #28
    4194:	00100800 	andseq	r0, r0, r0, lsl #16
    4198:	9c010000 	stcls	0, cr0, [r1], {-0}
    419c:	001d2d12 	andseq	r2, sp, r2, lsl sp
    41a0:	02960100 	addseq	r0, r6, #0, 2
    41a4:	0000003a 	andeq	r0, r0, sl, lsr r0
    41a8:	00000000 	andeq	r0, r0, r0
    41ac:	0000000c 	andeq	r0, r0, ip
    41b0:	da129c01 	ble	4ab1bc <__Stack_Size+0x4aadbc>
    41b4:	0100001b 	tsteq	r0, fp, lsl r0
    41b8:	003a02a3 	eorseq	r0, sl, r3, lsr #5
    41bc:	00000000 	andeq	r0, r0, r0
    41c0:	000c0000 	andeq	r0, ip, r0
    41c4:	9c010000 	stcls	0, cr0, [r1], {-0}
    41c8:	001c9313 	andseq	r9, ip, r3, lsl r3
    41cc:	02b10100 	adcseq	r0, r1, #0, 2
    41d0:	000000a4 	andeq	r0, r0, r4, lsr #1
    41d4:	00000000 	andeq	r0, r0, r0
    41d8:	00000010 	andeq	r0, r0, r0, lsl r0
    41dc:	03149c01 	tsteq	r4, #256	; 0x100
    41e0:	53140000 	tstpl	r4, #0
    41e4:	0100001b 	tsteq	r0, fp, lsl r0
    41e8:	00a402b3 	strhteq	r0, [r4], r3
    41ec:	0b560000 	bleq	15841f4 <__Stack_Size+0x1583df4>
    41f0:	13000000 	movwne	r0, #0
    41f4:	00001b6f 	andeq	r1, r0, pc, ror #22
    41f8:	a402c701 	strge	ip, [r2], #-1793	; 0x701
    41fc:	00000000 	andeq	r0, r0, r0
    4200:	10000000 	andne	r0, r0, r0
    4204:	01000000 	mrseq	r0, (UNDEF: 0)
    4208:	00033f9c 	muleq	r3, ip, pc	; <UNPREDICTABLE>
    420c:	1c4c1400 	cfstrdne	mvd1, [ip], {-0}
    4210:	c9010000 	stmdbgt	r1, {}	; <UNPREDICTABLE>
    4214:	0000a402 	andeq	sl, r0, r2, lsl #8
    4218:	000b7b00 	andeq	r7, fp, r0, lsl #22
    421c:	1b150000 	blne	544224 <__Stack_Size+0x543e24>
    4220:	0100001b 	tsteq	r0, fp, lsl r0
    4224:	000002e2 	andeq	r0, r0, r2, ror #5
    4228:	00180000 	andseq	r0, r8, r0
    422c:	9c010000 	stcls	0, cr0, [r1], {-0}
    4230:	00000374 	andeq	r0, r0, r4, ror r3
    4234:	001d9f16 	andseq	r9, sp, r6, lsl pc
    4238:	02e20100 	rsceq	r0, r2, #0, 2
    423c:	0000004c 	andeq	r0, r0, ip, asr #32
    4240:	00000ba1 	andeq	r0, r0, r1, lsr #23
    4244:	001a7c17 	andseq	r7, sl, r7, lsl ip
    4248:	02e20100 	rsceq	r0, r2, #0, 2
    424c:	000000c4 	andeq	r0, r0, r4, asr #1
    4250:	13005101 	movwne	r5, #257	; 0x101
    4254:	00001c6d 	andeq	r1, r0, sp, ror #24
    4258:	a4030101 	strge	r0, [r3], #-257	; 0x101
    425c:	00000000 	andeq	r0, r0, r0
    4260:	20000000 	andcs	r0, r0, r0
    4264:	01000000 	mrseq	r0, (UNDEF: 0)
    4268:	0003af9c 	muleq	r3, ip, pc	; <UNPREDICTABLE>
    426c:	1d5b1600 	ldclne	6, cr1, [fp, #-0]
    4270:	01010000 	mrseq	r0, (UNDEF: 1)
    4274:	00004c03 	andeq	r4, r0, r3, lsl #24
    4278:	000bdb00 	andeq	sp, fp, r0, lsl #22
    427c:	1c4c1400 	cfstrdne	mvd1, [ip], {-0}
    4280:	03010000 	movweq	r0, #4096	; 0x1000
    4284:	0000a403 	andeq	sl, r0, r3, lsl #8
    4288:	000c1500 	andeq	r1, ip, r0, lsl #10
    428c:	3a150000 	bcc	544294 <__Stack_Size+0x543e94>
    4290:	01000002 	tsteq	r0, r2
    4294:	11f4032e 	mvnsne	r0, lr, lsr #6
    4298:	000c0800 	andeq	r0, ip, r0, lsl #16
    429c:	9c010000 	stcls	0, cr0, [r1], {-0}
    42a0:	000003d4 	ldrdeq	r0, [r0], -r4
    42a4:	001d5b17 	andseq	r5, sp, r7, lsl fp
    42a8:	032e0100 	teqeq	lr, #0, 2
    42ac:	0000004c 	andeq	r0, r0, ip, asr #32
    42b0:	18005001 	stmdane	r0, {r0, ip, lr}
    42b4:	0000020e 	andeq	r0, r0, lr, lsl #4
    42b8:	08001200 	stmdaeq	r0, {r9, ip}
    42bc:	00000028 	andeq	r0, r0, r8, lsr #32
    42c0:	04009c01 	streq	r9, [r0], #-3073	; 0xc01
    42c4:	1f190000 	svcne	0x00190000
    42c8:	34000002 	strcc	r0, [r0], #-2
    42cc:	1a00000c 	bne	4304 <__Stack_Size+0x3f04>
    42d0:	0800120e 	stmdaeq	r0, {r1, r2, r3, r9, ip}
    42d4:	0000000e 	andeq	r0, r0, lr
    42d8:	00021f1b 	andeq	r1, r2, fp, lsl pc
    42dc:	1c000000 	stcne	0, cr0, [r0], {-0}
    42e0:	00001b8d 	andeq	r1, r0, sp, lsl #23
    42e4:	01038501 	tsteq	r3, r1, lsl #10
    42e8:	00000418 	andeq	r0, r0, r8, lsl r4
    42ec:	0100691d 	tsteq	r0, sp, lsl r9
    42f0:	006f0387 	rsbeq	r0, pc, r7, lsl #7
    42f4:	13000000 	movwne	r0, #0
    42f8:	00001dbf 			; <UNDEFINED> instruction: 0x00001dbf
    42fc:	03036601 	movweq	r6, #13825	; 0x3601
    4300:	28000002 	stmdacs	r0, {r1}
    4304:	36080012 			; <UNDEFINED> instruction: 0x36080012
    4308:	01000000 	mrseq	r0, (UNDEF: 0)
    430c:	00048c9c 	muleq	r4, ip, ip
    4310:	1c8b1600 	stcne	6, cr1, [fp], {0}
    4314:	66010000 	strvs	r0, [r1], -r0
    4318:	00003a03 	andeq	r3, r0, r3, lsl #20
    431c:	000c5300 	andeq	r5, ip, r0, lsl #6
    4320:	1c451400 	cfstrdne	mvd1, [r5], {-0}
    4324:	68010000 	stmdavs	r1, {}	; <UNPREDICTABLE>
    4328:	00020303 	andeq	r0, r2, r3, lsl #6
    432c:	000c7100 	andeq	r7, ip, r0, lsl #2
    4330:	04001e00 	streq	r1, [r0], #-3584	; 0xe00
    4334:	12360000 	eorsne	r0, r6, #0
    4338:	00120800 	andseq	r0, r2, r0, lsl #16
    433c:	70010000 	andvc	r0, r1, r0
    4340:	00047903 	andeq	r7, r4, r3, lsl #18
    4344:	12361a00 	eorsne	r1, r6, #0, 20
    4348:	00120800 	andseq	r0, r2, r0, lsl #16
    434c:	0d1f0000 	ldceq	0, cr0, [pc, #-0]	; 4354 <__Stack_Size+0x3f54>
    4350:	02000004 	andeq	r0, r0, #4
    4354:	00007491 	muleq	r0, r1, r4
    4358:	00123020 	andseq	r3, r2, r0, lsr #32
    435c:	00020e08 	andeq	r0, r2, r8, lsl #28
    4360:	124c2000 	subne	r2, ip, #0
    4364:	020e0800 	andeq	r0, lr, #0, 16
    4368:	21000000 	mrscs	r0, (UNDEF: 0)
    436c:	00000c2a 	andeq	r0, r0, sl, lsr #24
    4370:	0203ad01 	andeq	sl, r3, #1, 26	; 0x40
    4374:	12600000 	rsbne	r0, r0, #0
    4378:	00400800 	subeq	r0, r0, r0, lsl #16
    437c:	9c010000 	stcls	0, cr0, [r1], {-0}
    4380:	000004ea 	andeq	r0, r0, sl, ror #9
    4384:	001c5610 	andseq	r5, ip, r0, lsl r6
    4388:	3aad0100 	bcc	feb44790 <SCS_BASE+0x1eb36790>
    438c:	a6000000 	strge	r0, [r0], -r0
    4390:	2200000c 	andcs	r0, r0, #12
    4394:	00001c45 	andeq	r1, r0, r5, asr #24
    4398:	0203af01 	andeq	sl, r3, #1, 30
    439c:	0cd20000 	ldcleq	0, cr0, [r2], {0}
    43a0:	6c230000 	stcvs	0, cr0, [r3], #-0
    43a4:	18080012 	stmdane	r8, {r1, r4}
    43a8:	d8000004 	stmdale	r0, {r2}
    43ac:	24000004 	strcs	r0, [r0], #-4
    43b0:	0a035001 	beq	d83bc <__Stack_Size+0xd7fbc>
    43b4:	25000fff 	strcs	r0, [r0, #-4095]	; 0xfff
    43b8:	0800128c 	stmdaeq	r0, {r2, r3, r7, r9, ip}
    43bc:	00000418 	andeq	r0, r0, r8, lsl r4
    43c0:	03500124 	cmpeq	r0, #36, 2
    43c4:	000fff0a 	andeq	pc, pc, sl, lsl #30
    43c8:	1bb22100 	blne	fec8c7d0 <SCS_BASE+0x1ec7e7d0>
    43cc:	d4010000 	strle	r0, [r1], #-0
    43d0:	00000203 	andeq	r0, r0, r3, lsl #4
    43d4:	00000000 	andeq	r0, r0, r0
    43d8:	0000003c 	andeq	r0, r0, ip, lsr r0
    43dc:	05399c01 	ldreq	r9, [r9, #-3073]!	; 0xc01
    43e0:	45220000 	strmi	r0, [r2, #-0]!
    43e4:	0100001c 	tsteq	r0, ip, lsl r0
    43e8:	000203d6 	ldrdeq	r0, [r2], -r6
    43ec:	000cfc00 	andeq	pc, ip, r0, lsl #24
    43f0:	00002300 	andeq	r2, r0, r0, lsl #6
    43f4:	04180000 	ldreq	r0, [r8], #-0
    43f8:	05270000 	streq	r0, [r7, #-0]!
    43fc:	01240000 	teqeq	r4, r0
    4400:	ff0a0350 			; <UNDEFINED> instruction: 0xff0a0350
    4404:	0025000f 	eoreq	r0, r5, pc
    4408:	18000000 	stmdane	r0, {}	; <UNPREDICTABLE>
    440c:	24000004 	strcs	r0, [r0], #-4
    4410:	0a035001 	beq	d841c <__Stack_Size+0xd801c>
    4414:	00000fff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
    4418:	001b3c21 	andseq	r3, fp, r1, lsr #24
    441c:	03f70100 	mvnseq	r0, #0, 2
    4420:	00000002 	andeq	r0, r0, r2
    4424:	70000000 	andvc	r0, r0, r0
    4428:	01000000 	mrseq	r0, (UNDEF: 0)
    442c:	00059b9c 	muleq	r5, ip, fp
    4430:	1c452200 	sfmne	f2, 2, [r5], {-0}
    4434:	f9010000 			; <UNDEFINED> instruction: 0xf9010000
    4438:	00000203 	andeq	r0, r0, r3, lsl #4
    443c:	00000d26 	andeq	r0, r0, r6, lsr #26
    4440:	00000023 	andeq	r0, r0, r3, lsr #32
    4444:	00041800 	andeq	r1, r4, r0, lsl #16
    4448:	00057600 	andeq	r7, r5, r0, lsl #12
    444c:	50012400 	andpl	r2, r1, r0, lsl #8
    4450:	0fff0a03 	svceq	0x00ff0a03
    4454:	00002300 	andeq	r2, r0, r0, lsl #6
    4458:	04180000 	ldreq	r0, [r8], #-0
    445c:	058b0000 	streq	r0, [fp]
    4460:	01240000 	teqeq	r4, r0
    4464:	ff0a0350 			; <UNDEFINED> instruction: 0xff0a0350
    4468:	0025000f 	eoreq	r0, r5, pc
    446c:	18000000 	stmdane	r0, {}	; <UNPREDICTABLE>
    4470:	24000004 	strcs	r0, [r0], #-4
    4474:	3f015001 	svccc	0x00015001
    4478:	66130000 	ldrvs	r0, [r3], -r0
    447c:	01000013 	tsteq	r0, r3, lsl r0
    4480:	02030136 	andeq	r0, r3, #-2147483635	; 0x8000000d
    4484:	12a00000 	adcne	r0, r0, #0
    4488:	00480800 	subeq	r0, r8, r0, lsl #16
    448c:	9c010000 	stcls	0, cr0, [r1], {-0}
    4490:	0000061b 	andeq	r0, r0, fp, lsl r6
    4494:	003c3e16 	eorseq	r3, ip, r6, lsl lr
    4498:	01360100 	teqeq	r6, r0, lsl #2
    449c:	0000003a 	andeq	r0, r0, sl, lsr r0
    44a0:	00000d5b 	andeq	r0, r0, fp, asr sp
    44a4:	001cc216 	andseq	ip, ip, r6, lsl r2
    44a8:	01360100 	teqeq	r6, r0, lsl #2
    44ac:	0000003a 	andeq	r0, r0, sl, lsr r0
    44b0:	00000d87 	andeq	r0, r0, r7, lsl #27
    44b4:	001c4514 	andseq	r4, ip, r4, lsl r5
    44b8:	01380100 	teqeq	r8, r0, lsl #2
    44bc:	00000203 	andeq	r0, r0, r3, lsl #4
    44c0:	00000db3 			; <UNDEFINED> instruction: 0x00000db3
    44c4:	0012ac23 	andseq	sl, r2, r3, lsr #24
    44c8:	00041808 	andeq	r1, r4, r8, lsl #16
    44cc:	0005f800 	andeq	pc, r5, r0, lsl #16
    44d0:	50012400 	andpl	r2, r1, r0, lsl #8
    44d4:	23003f01 	movwcs	r3, #3841	; 0xf01
    44d8:	080012c4 	stmdaeq	r0, {r2, r6, r7, r9, ip}
    44dc:	00000418 	andeq	r0, r0, r8, lsl r4
    44e0:	0000060b 	andeq	r0, r0, fp, lsl #12
    44e4:	01500124 	cmpeq	r0, r4, lsr #2
    44e8:	d225003f 	eorle	r0, r5, #63	; 0x3f
    44ec:	18080012 	stmdane	r8, {r1, r4}
    44f0:	24000004 	strcs	r0, [r0], #-4
    44f4:	3f015001 	svccc	0x00015001
    44f8:	45130000 	ldrmi	r0, [r3, #-0]
    44fc:	0100001d 	tsteq	r0, sp, lsl r0
    4500:	02030171 	andeq	r0, r3, #1073741852	; 0x4000001c
    4504:	00000000 	andeq	r0, r0, r0
    4508:	00380000 	eorseq	r0, r8, r0
    450c:	9c010000 	stcls	0, cr0, [r1], {-0}
    4510:	00000688 	andeq	r0, r0, r8, lsl #13
    4514:	003c3e16 	eorseq	r3, ip, r6, lsl lr
    4518:	01710100 	cmneq	r1, r0, lsl #2
    451c:	0000003a 	andeq	r0, r0, sl, lsr r0
    4520:	00000de8 	andeq	r0, r0, r8, ror #27
    4524:	001cc216 	andseq	ip, ip, r6, lsl r2
    4528:	01710100 	cmneq	r1, r0, lsl #2
    452c:	0000004c 	andeq	r0, r0, ip, asr #32
    4530:	00000e14 	andeq	r0, r0, r4, lsl lr
    4534:	001c4514 	andseq	r4, ip, r4, lsl r5
    4538:	01730100 	cmneq	r3, r0, lsl #2
    453c:	00000203 	andeq	r0, r0, r3, lsl #4
    4540:	00000e35 	andeq	r0, r0, r5, lsr lr
    4544:	00000023 	andeq	r0, r0, r3, lsr #32
    4548:	00041800 	andeq	r1, r4, r0, lsl #16
    454c:	00067800 	andeq	r7, r6, r0, lsl #16
    4550:	50012400 	andpl	r2, r1, r0, lsl #8
    4554:	25003f01 	strcs	r3, [r0, #-3841]	; 0xf01
    4558:	00000000 	andeq	r0, r0, r0
    455c:	00000418 	andeq	r0, r0, r8, lsl r4
    4560:	01500124 	cmpeq	r0, r4, lsr #2
    4564:	1300003f 	movwne	r0, #63	; 0x3f
    4568:	00001d11 	andeq	r1, r0, r1, lsl sp
    456c:	03019901 	movweq	r9, #6401	; 0x1901
    4570:	00000002 	andeq	r0, r0, r2
    4574:	48000000 	stmdami	r0, {}	; <UNPREDICTABLE>
    4578:	01000000 	mrseq	r0, (UNDEF: 0)
    457c:	0006f59c 	muleq	r6, ip, r5
    4580:	3c3e1600 	ldccc	6, cr1, [lr], #-0
    4584:	99010000 	stmdbls	r1, {}	; <UNPREDICTABLE>
    4588:	00003a01 	andeq	r3, r0, r1, lsl #20
    458c:	000e5f00 	andeq	r5, lr, r0, lsl #30
    4590:	1cc21600 	stclne	6, cr1, [r2], {0}
    4594:	99010000 	stmdbls	r1, {}	; <UNPREDICTABLE>
    4598:	00005e01 	andeq	r5, r0, r1, lsl #28
    459c:	000e8b00 	andeq	r8, lr, r0, lsl #22
    45a0:	1c451400 	cfstrdne	mvd1, [r5], {-0}
    45a4:	9b010000 	blls	445ac <__Stack_Size+0x441ac>
    45a8:	00020301 	andeq	r0, r2, r1, lsl #6
    45ac:	000eac00 	andeq	sl, lr, r0, lsl #24
    45b0:	00002300 	andeq	r2, r0, r0, lsl #6
    45b4:	04180000 	ldreq	r0, [r8], #-0
    45b8:	06e50000 	strbteq	r0, [r5], r0
    45bc:	01240000 	teqeq	r4, r0
    45c0:	003f0150 	eorseq	r0, pc, r0, asr r1	; <UNPREDICTABLE>
    45c4:	00000025 	andeq	r0, r0, r5, lsr #32
    45c8:	00041800 	andeq	r1, r4, r0, lsl #16
    45cc:	50012400 	andpl	r2, r1, r0, lsl #8
    45d0:	00003f01 	andeq	r3, r0, r1, lsl #30
    45d4:	001d6613 	andseq	r6, sp, r3, lsl r6
    45d8:	01ca0100 	biceq	r0, sl, r0, lsl #2
    45dc:	00000203 	andeq	r0, r0, r3, lsl #4
    45e0:	00000000 	andeq	r0, r0, r0
    45e4:	000000a0 	andeq	r0, r0, r0, lsr #1
    45e8:	07cb9c01 	strbeq	r9, [fp, r1, lsl #24]
    45ec:	93160000 	tstls	r6, #0
    45f0:	0100001d 	tsteq	r0, sp, lsl r0
    45f4:	003a01ca 	eorseq	r0, sl, sl, asr #3
    45f8:	0ed60000 	cdpeq	0, 13, cr0, cr6, cr0, {0}
    45fc:	bd140000 	ldclt	0, cr0, [r4, #-0]
    4600:	0100001c 	tsteq	r0, ip, lsl r0
    4604:	004c01cc 	subeq	r0, ip, ip, asr #3
    4608:	0f1f0000 	svceq	0x001f0000
    460c:	81140000 	tsthi	r4, r0
    4610:	0100001c 	tsteq	r0, ip, lsl r0
    4614:	004c01cc 	subeq	r0, ip, ip, asr #3
    4618:	0f6b0000 	svceq	0x006b0000
    461c:	2a140000 	bcs	504624 <__Stack_Size+0x504224>
    4620:	0100001b 	tsteq	r0, fp, lsl r0
    4624:	004c01cc 	subeq	r0, ip, ip, asr #3
    4628:	0fc30000 	svceq	0x00c30000
    462c:	63140000 	tstvs	r4, #0
    4630:	0100001c 	tsteq	r0, ip, lsl r0
    4634:	004c01cc 	subeq	r0, ip, ip, asr #3
    4638:	101f0000 	andsne	r0, pc, r0
    463c:	45140000 	ldrmi	r0, [r4, #-0]
    4640:	0100001c 	tsteq	r0, ip, lsl r0
    4644:	020301ce 	andeq	r0, r3, #-2147483597	; 0x80000033
    4648:	10670000 	rsbne	r0, r7, r0
    464c:	00230000 	eoreq	r0, r3, r0
    4650:	18000000 	stmdane	r0, {}	; <UNPREDICTABLE>
    4654:	82000004 	andhi	r0, r0, #4
    4658:	24000007 	strcs	r0, [r0], #-7
    465c:	3f015001 	svccc	0x00015001
    4660:	00002300 	andeq	r2, r0, r0, lsl #6
    4664:	04180000 	ldreq	r0, [r8], #-0
    4668:	07950000 	ldreq	r0, [r5, r0]
    466c:	01240000 	teqeq	r4, r0
    4670:	003f0150 	eorseq	r0, pc, r0, asr r1	; <UNPREDICTABLE>
    4674:	00000023 	andeq	r0, r0, r3, lsr #32
    4678:	00041800 	andeq	r1, r4, r0, lsl #16
    467c:	0007a800 	andeq	sl, r7, r0, lsl #16
    4680:	50012400 	andpl	r2, r1, r0, lsl #8
    4684:	23003f01 	movwcs	r3, #3841	; 0xf01
    4688:	00000000 	andeq	r0, r0, r0
    468c:	00000418 	andeq	r0, r0, r8, lsl r4
    4690:	000007bb 			; <UNDEFINED> instruction: 0x000007bb
    4694:	01500124 	cmpeq	r0, r4, lsr #2
    4698:	0025003f 	eoreq	r0, r5, pc, lsr r0
    469c:	18000000 	stmdane	r0, {}	; <UNPREDICTABLE>
    46a0:	24000004 	strcs	r0, [r0], #-4
    46a4:	3f015001 	svccc	0x00015001
    46a8:	28130000 	ldmdacs	r3, {}	; <UNPREDICTABLE>
    46ac:	0100001c 	tsteq	r0, ip, lsl r0
    46b0:	02030219 	andeq	r0, r3, #-1879048191	; 0x90000001
    46b4:	00000000 	andeq	r0, r0, r0
    46b8:	008c0000 	addeq	r0, ip, r0
    46bc:	9c010000 	stcls	0, cr0, [r1], {-0}
    46c0:	00000841 	andeq	r0, r0, r1, asr #16
    46c4:	001a7c16 	andseq	r7, sl, r6, lsl ip
    46c8:	02190100 	andseq	r0, r9, #0, 2
    46cc:	000000c4 	andeq	r0, r0, r4, asr #1
    46d0:	000010bd 	strheq	r1, [r0], -sp
    46d4:	001c4514 	andseq	r4, ip, r4, lsl r5
    46d8:	021b0100 	andseq	r0, fp, #0, 2
    46dc:	00000203 	andeq	r0, r0, r3, lsl #4
    46e0:	000010de 	ldrdeq	r1, [r0], -lr
    46e4:	00000023 	andeq	r0, r0, r3, lsr #32
    46e8:	00041800 	andeq	r1, r4, r0, lsl #16
    46ec:	00081a00 	andeq	r1, r8, r0, lsl #20
    46f0:	50012400 	andpl	r2, r1, r0, lsl #8
    46f4:	0fff0a03 	svceq	0x00ff0a03
    46f8:	00002300 	andeq	r2, r0, r0, lsl #6
    46fc:	04180000 	ldreq	r0, [r8], #-0
    4700:	082f0000 	stmdaeq	pc!, {}	; <UNPREDICTABLE>
    4704:	01240000 	teqeq	r4, r0
    4708:	ff0a0350 			; <UNDEFINED> instruction: 0xff0a0350
    470c:	0025000f 	eoreq	r0, r5, pc
    4710:	18000000 	stmdane	r0, {}	; <UNPREDICTABLE>
    4714:	24000004 	strcs	r0, [r0], #-4
    4718:	0a035001 	beq	d8724 <__Stack_Size+0xd8324>
    471c:	00000fff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
    4720:	001c0526 	andseq	r0, ip, r6, lsr #10
    4724:	026a0100 	rsbeq	r0, sl, #0, 2
    4728:	00000203 	andeq	r0, r0, r3, lsl #4
    472c:	00000000 	andeq	r0, r0, r0
    4730:	00000054 	andeq	r0, r0, r4, asr r0
    4734:	20169c01 	andscs	r9, r6, r1, lsl #24
    4738:	0100001c 	tsteq	r0, ip, lsl r0
    473c:	004c026a 	subeq	r0, ip, sl, ror #4
    4740:	11130000 	tstne	r3, r0
    4744:	34160000 	ldrcc	r0, [r6], #-0
    4748:	0100001b 	tsteq	r0, fp, lsl r0
    474c:	004c026a 	subeq	r0, ip, sl, ror #4
    4750:	11340000 	teqne	r4, r0
    4754:	b4160000 	ldrlt	r0, [r6], #-0
    4758:	0100001c 	tsteq	r0, ip, lsl r0
    475c:	004c026a 	subeq	r0, ip, sl, ror #4
    4760:	11550000 	cmpne	r5, r0
    4764:	45140000 	ldrmi	r0, [r4, #-0]
    4768:	0100001c 	tsteq	r0, ip, lsl r0
    476c:	0203026c 	andeq	r0, r3, #108, 4	; 0xc0000006
    4770:	11760000 	cmnne	r6, r0
    4774:	00230000 	eoreq	r0, r3, r0
    4778:	18000000 	stmdane	r0, {}	; <UNPREDICTABLE>
    477c:	aa000004 	bge	4794 <__Stack_Size+0x4394>
    4780:	24000008 	strcs	r0, [r0], #-8
    4784:	3f015001 	svccc	0x00015001
    4788:	00002500 	andeq	r2, r0, r0, lsl #10
    478c:	04180000 	ldreq	r0, [r8], #-0
    4790:	01240000 	teqeq	r4, r0
    4794:	003f0150 	eorseq	r0, pc, r0, asr r1	; <UNPREDICTABLE>
    4798:	01a90000 			; <UNDEFINED> instruction: 0x01a90000
    479c:	00040000 	andeq	r0, r4, r0
    47a0:	00001031 	andeq	r1, r0, r1, lsr r0
    47a4:	00290104 	eoreq	r0, r9, r4, lsl #2
    47a8:	0a010000 	beq	447b0 <__Stack_Size+0x443b0>
    47ac:	c200001e 	andgt	r0, r0, #30
    47b0:	00000003 	andeq	r0, r0, r3
    47b4:	00000005 	andeq	r0, r0, r5
    47b8:	95000000 	strls	r0, [r0, #-0]
    47bc:	02000013 	andeq	r0, r0, #19
    47c0:	08570504 	ldmdaeq	r7, {r2, r8, sl}^
    47c4:	02020000 	andeq	r0, r2, #0
    47c8:	00082905 	andeq	r2, r8, r5, lsl #18
    47cc:	06010200 	streq	r0, [r1], -r0, lsl #4
    47d0:	00000a10 	andeq	r0, r0, r0, lsl sl
    47d4:	32337503 	eorscc	r7, r3, #12582912	; 0xc00000
    47d8:	45270200 	strmi	r0, [r7, #-512]!	; 0x200
    47dc:	02000000 	andeq	r0, r0, #0
    47e0:	09640704 	stmdbeq	r4!, {r2, r8, r9, sl}^
    47e4:	75030000 	strvc	r0, [r3, #-0]
    47e8:	02003631 	andeq	r3, r0, #51380224	; 0x3100000
    47ec:	00005728 	andeq	r5, r0, r8, lsr #14
    47f0:	07020200 	streq	r0, [r2, -r0, lsl #4]
    47f4:	00000c09 	andeq	r0, r0, r9, lsl #24
    47f8:	00387503 	eorseq	r7, r8, r3, lsl #10
    47fc:	00682902 	rsbeq	r2, r8, r2, lsl #18
    4800:	01020000 	mrseq	r0, (UNDEF: 2)
    4804:	000a0e08 	andeq	r0, sl, r8, lsl #28
    4808:	04750400 	ldrbteq	r0, [r5], #-1024	; 0x400
    480c:	2f020000 	svccs	0x00020000
    4810:	0000007a 	andeq	r0, r0, sl, ror r0
    4814:	00004505 	andeq	r4, r0, r5, lsl #10
    4818:	02010600 	andeq	r0, r1, #0, 12
    481c:	0000943c 	andeq	r9, r0, ip, lsr r4
    4820:	1ec30700 	cdpne	7, 12, cr0, cr3, cr0, {0}
    4824:	08000000 	stmdaeq	r0, {}	; <UNPREDICTABLE>
    4828:	00544553 	subseq	r4, r4, r3, asr r5
    482c:	b8040001 	stmdalt	r4, {r0}
    4830:	02000007 	andeq	r0, r0, #7
    4834:	00007f3c 	andeq	r7, r0, ip, lsr pc
    4838:	07040200 	streq	r0, [r4, -r0, lsl #4]
    483c:	0000095b 	andeq	r0, r0, fp, asr r9
    4840:	78031009 	stmdavc	r3, {r0, r3, ip}
    4844:	0000e101 	andeq	lr, r0, r1, lsl #2
    4848:	524b0a00 	subpl	r0, fp, #0, 20
    484c:	017a0300 	cmneq	sl, r0, lsl #6
    4850:	0000006f 	andeq	r0, r0, pc, rrx
    4854:	52500a00 	subspl	r0, r0, #0, 20
    4858:	017b0300 	cmneq	fp, r0, lsl #6
    485c:	0000006f 	andeq	r0, r0, pc, rrx
    4860:	4c520a04 	mrrcmi	10, 0, r0, r2, cr4
    4864:	7c030052 	stcvc	0, cr0, [r3], {82}	; 0x52
    4868:	00006f01 	andeq	r6, r0, r1, lsl #30
    486c:	530a0800 	movwpl	r0, #43008	; 0xa800
    4870:	7d030052 	stcvc	0, cr0, [r3, #-328]	; 0xfffffeb8
    4874:	00006f01 	andeq	r6, r0, r1, lsl #30
    4878:	0b000c00 	bleq	7880 <__Stack_Size+0x7480>
    487c:	00001e64 	andeq	r1, r0, r4, ror #28
    4880:	a6017e03 	strge	r7, [r1], -r3, lsl #28
    4884:	0c000000 	stceq	0, cr0, [r0], {-0}
    4888:	00000333 	andeq	r0, r0, r3, lsr r3
    488c:	12e82d01 	rscne	r2, r8, #1, 26	; 0x40
    4890:	000c0800 	andeq	r0, ip, r0, lsl #16
    4894:	9c010000 	stcls	0, cr0, [r1], {-0}
    4898:	00000110 	andeq	r0, r0, r0, lsl r1
    489c:	001e400d 	andseq	r4, lr, sp
    48a0:	4c2d0100 	stfmis	f0, [sp], #-0
    48a4:	01000000 	mrseq	r0, (UNDEF: 0)
    48a8:	8d0c0050 	stchi	0, cr0, [ip, #-320]	; 0xfffffec0
    48ac:	01000006 	tsteq	r0, r6
    48b0:	0012f444 	andseq	pc, r2, r4, asr #8
    48b4:	00000c08 	andeq	r0, r0, r8, lsl #24
    48b8:	339c0100 	orrscc	r0, ip, #0, 2
    48bc:	0d000001 	stceq	0, cr0, [r0, #-4]
    48c0:	00001dfb 	strdeq	r1, [r0], -fp
    48c4:	005e4401 	subseq	r4, lr, r1, lsl #8
    48c8:	50010000 	andpl	r0, r1, r0
    48cc:	065d0c00 	ldrbeq	r0, [sp], -r0, lsl #24
    48d0:	54010000 	strpl	r0, [r1], #-0
    48d4:	08001300 	stmdaeq	r0, {r8, r9, ip}
    48d8:	0000000c 	andeq	r0, r0, ip
    48dc:	01569c01 	cmpeq	r6, r1, lsl #24
    48e0:	650d0000 	strvs	r0, [sp, #-0]
    48e4:	01000006 	tsteq	r0, r6
    48e8:	00004c54 	andeq	r4, r0, r4, asr ip
    48ec:	00500100 	subseq	r0, r0, r0, lsl #2
    48f0:	001e230e 	andseq	r2, lr, lr, lsl #6
    48f4:	00640100 	rsbeq	r0, r4, r0, lsl #2
    48f8:	10000000 	andne	r0, r0, r0
    48fc:	01000000 	mrseq	r0, (UNDEF: 0)
    4900:	1def0e9c 	stclne	14, cr0, [pc, #624]!	; 4b78 <__Stack_Size+0x4778>
    4904:	71010000 	mrsvc	r0, (UNDEF: 1)
    4908:	00000000 	andeq	r0, r0, r0
    490c:	00000010 	andeq	r0, r0, r0, lsl r0
    4910:	510f9c01 	tstpl	pc, r1, lsl #24
    4914:	0100001e 	tsteq	r0, lr, lsl r0
    4918:	00009480 	andeq	r9, r0, r0, lsl #9
    491c:	00000000 	andeq	r0, r0, r0
    4920:	00001400 	andeq	r1, r0, r0, lsl #8
    4924:	109c0100 	addsne	r0, ip, r0, lsl #2
    4928:	00001e36 	andeq	r1, r0, r6, lsr lr
    492c:	004c8001 	subeq	r8, ip, r1
    4930:	11a00000 	movne	r0, r0
    4934:	4c110000 	ldcmi	0, cr0, [r1], {-0}
    4938:	0100001c 	tsteq	r0, ip, lsl r0
    493c:	00009482 	andeq	r9, r0, r2, lsl #9
    4940:	0011c100 	andseq	ip, r1, r0, lsl #2
    4944:	43000000 	movwmi	r0, #0
    4948:	04000007 	streq	r0, [r0], #-7
    494c:	00113200 	andseq	r3, r1, r0, lsl #4
    4950:	29010400 	stmdbcs	r1, {sl}
    4954:	01000000 	mrseq	r0, (UNDEF: 0)
    4958:	00001ed7 	ldrdeq	r1, [r0], -r7
    495c:	000003c2 	andeq	r0, r0, r2, asr #7
    4960:	00000538 	andeq	r0, r0, r8, lsr r5
    4964:	00000000 	andeq	r0, r0, r0
    4968:	00001465 	andeq	r1, r0, r5, ror #8
    496c:	57050402 	strpl	r0, [r5, -r2, lsl #8]
    4970:	02000008 	andeq	r0, r0, #8
    4974:	08290502 	stmdaeq	r9!, {r1, r8, sl}
    4978:	01020000 	mrseq	r0, (UNDEF: 2)
    497c:	000a1006 	andeq	r1, sl, r6
    4980:	33750300 	cmncc	r5, #0, 6
    4984:	27020032 	smladxcs	r2, r2, r0, r0
    4988:	00000045 	andeq	r0, r0, r5, asr #32
    498c:	64070402 	strvs	r0, [r7], #-1026	; 0x402
    4990:	03000009 	movweq	r0, #9
    4994:	00363175 	eorseq	r3, r6, r5, ror r1
    4998:	00572802 	subseq	r2, r7, r2, lsl #16
    499c:	02020000 	andeq	r0, r2, #0
    49a0:	000c0907 	andeq	r0, ip, r7, lsl #18
    49a4:	38750300 	ldmdacc	r5!, {r8, r9}^
    49a8:	68290200 	stmdavs	r9!, {r9}
    49ac:	02000000 	andeq	r0, r0, #0
    49b0:	0a0e0801 	beq	3869bc <__Stack_Size+0x3865bc>
    49b4:	75040000 	strvc	r0, [r4, #-0]
    49b8:	02000004 	andeq	r0, r0, #4
    49bc:	00007a2f 	andeq	r7, r0, pc, lsr #20
    49c0:	00450500 	subeq	r0, r5, r0, lsl #10
    49c4:	01060000 	mrseq	r0, (UNDEF: 6)
    49c8:	00943e02 	addseq	r3, r4, r2, lsl #28
    49cc:	5b070000 	blpl	1c49d4 <__Stack_Size+0x1c45d4>
    49d0:	00000005 	andeq	r0, r0, r5
    49d4:	00094107 	andeq	r4, r9, r7, lsl #2
    49d8:	04000100 	streq	r0, [r0], #-256	; 0x100
    49dc:	00000122 	andeq	r0, r0, r2, lsr #2
    49e0:	007f3e02 	rsbseq	r3, pc, r2, lsl #28
    49e4:	04020000 	streq	r0, [r2], #-0
    49e8:	00095b07 	andeq	r5, r9, r7, lsl #22
    49ec:	031c0800 	tsteq	ip, #0, 16
    49f0:	010b014e 	tsteq	fp, lr, asr #2
    49f4:	43090000 	movwmi	r0, #36864	; 0x9000
    49f8:	03004c52 	movweq	r4, #3154	; 0xc52
    49fc:	006f0150 	rsbeq	r0, pc, r0, asr r1	; <UNPREDICTABLE>
    4a00:	09000000 	stmdbeq	r0, {}	; <UNPREDICTABLE>
    4a04:	00485243 	subeq	r5, r8, r3, asr #4
    4a08:	6f015103 	svcvs	0x00015103
    4a0c:	04000000 	streq	r0, [r0], #-0
    4a10:	52444909 	subpl	r4, r4, #147456	; 0x24000
    4a14:	01520300 	cmpeq	r2, r0, lsl #6
    4a18:	0000006f 	andeq	r0, r0, pc, rrx
    4a1c:	444f0908 	strbmi	r0, [pc], #-2312	; 4a24 <__Stack_Size+0x4624>
    4a20:	53030052 	movwpl	r0, #12370	; 0x3052
    4a24:	00006f01 	andeq	r6, r0, r1, lsl #30
    4a28:	db0a0c00 	blle	287a30 <__Stack_Size+0x287630>
    4a2c:	03000000 	movweq	r0, #0
    4a30:	006f0154 	rsbeq	r0, pc, r4, asr r1	; <UNPREDICTABLE>
    4a34:	09100000 	ldmdbeq	r0, {}	; <UNPREDICTABLE>
    4a38:	00525242 	subseq	r5, r2, r2, asr #4
    4a3c:	6f015503 	svcvs	0x00015503
    4a40:	14000000 	strne	r0, [r0], #-0
    4a44:	000cf90a 	andeq	pc, ip, sl, lsl #18
    4a48:	01560300 	cmpeq	r6, r0, lsl #6
    4a4c:	0000006f 	andeq	r0, r0, pc, rrx
    4a50:	040b0018 	streq	r0, [fp], #-24
    4a54:	03000009 	movweq	r0, #9
    4a58:	00a60157 	adceq	r0, r6, r7, asr r1
    4a5c:	18080000 	stmdane	r8, {}	; <UNPREDICTABLE>
    4a60:	48015903 	stmdami	r1, {r0, r1, r8, fp, ip, lr}
    4a64:	0a000001 	beq	4a70 <__Stack_Size+0x4670>
    4a68:	0000200d 	andeq	r2, r0, sp
    4a6c:	6f015b03 	svcvs	0x00015b03
    4a70:	00000000 	andeq	r0, r0, r0
    4a74:	0020020a 	eoreq	r0, r0, sl, lsl #4
    4a78:	015c0300 	cmpeq	ip, r0, lsl #6
    4a7c:	0000006f 	andeq	r0, r0, pc, rrx
    4a80:	1ef00a04 	vmovne.f32	s1, #4
    4a84:	5d030000 	stcpl	0, cr0, [r3, #-0]
    4a88:	00015801 	andeq	r5, r1, r1, lsl #16
    4a8c:	0c000800 	stceq	8, cr0, [r0], {-0}
    4a90:	0000006f 	andeq	r0, r0, pc, rrx
    4a94:	00000158 	andeq	r0, r0, r8, asr r1
    4a98:	00009f0d 	andeq	r9, r0, sp, lsl #30
    4a9c:	05000300 	streq	r0, [r0, #-768]	; 0x300
    4aa0:	00000148 	andeq	r0, r0, r8, asr #2
    4aa4:	001feb0b 	andseq	lr, pc, fp, lsl #22
    4aa8:	015e0300 	cmpeq	lr, r0, lsl #6
    4aac:	00000117 	andeq	r0, r0, r7, lsl r1
    4ab0:	23040106 	movwcs	r0, #16646	; 0x4106
    4ab4:	00000184 	andeq	r0, r0, r4, lsl #3
    4ab8:	00030a07 	andeq	r0, r3, r7, lsl #20
    4abc:	2a070100 	bcs	1c4ec4 <__Stack_Size+0x1c4ac4>
    4ac0:	02000002 	andeq	r0, r0, #2
    4ac4:	000a2107 	andeq	r2, sl, r7, lsl #2
    4ac8:	04000300 	streq	r0, [r0], #-768	; 0x300
    4acc:	000007c3 	andeq	r0, r0, r3, asr #15
    4ad0:	01692704 	cmneq	r9, r4, lsl #14
    4ad4:	01060000 	mrseq	r0, (UNDEF: 6)
    4ad8:	01c92e04 	biceq	r2, r9, r4, lsl #28
    4adc:	d5070000 	strle	r0, [r7, #-0]
    4ae0:	00000007 	andeq	r0, r0, r7
    4ae4:	000c6607 	andeq	r6, ip, r7, lsl #12
    4ae8:	ea070400 	b	1c5af0 <__Stack_Size+0x1c56f0>
    4aec:	28000003 	stmdacs	r0, {r0, r1}
    4af0:	00041c07 	andeq	r1, r4, r7, lsl #24
    4af4:	0700c800 	streq	ip, [r0, -r0, lsl #16]
    4af8:	00000445 	andeq	r0, r0, r5, asr #8
    4afc:	00000714 	andeq	r0, r0, r4, lsl r7
    4b00:	07100000 	ldreq	r0, [r0, -r0]
    4b04:	00000720 	andeq	r0, r0, r0, lsr #14
    4b08:	0847071c 	stmdaeq	r7, {r2, r3, r4, r8, r9, sl}^
    4b0c:	00180000 	andseq	r0, r8, r0
    4b10:	00091104 	andeq	r1, r9, r4, lsl #2
    4b14:	8f360400 	svchi	0x00360400
    4b18:	0e000001 	cdpeq	0, 0, cr0, cr0, cr1, {0}
    4b1c:	013e0404 	teqeq	lr, r4, lsl #8
    4b20:	0f000002 	svceq	0x00000002
    4b24:	00000103 	andeq	r0, r0, r3, lsl #2
    4b28:	004c4004 	subeq	r4, ip, r4
    4b2c:	0f000000 	svceq	0x00000000
    4b30:	00000bf8 	strdeq	r0, [r0], -r8
    4b34:	01844104 	orreq	r4, r4, r4, lsl #2
    4b38:	0f020000 	svceq	0x00020000
    4b3c:	000000e0 	andeq	r0, r0, r0, ror #1
    4b40:	01c94204 	biceq	r4, r9, r4, lsl #4
    4b44:	00030000 	andeq	r0, r3, r0
    4b48:	0009fd04 	andeq	pc, r9, r4, lsl #26
    4b4c:	d4430400 	strble	r0, [r3], #-1024	; 0x400
    4b50:	06000001 	streq	r0, [r0], -r1
    4b54:	21470401 	cmpcs	r7, r1, lsl #8
    4b58:	07000002 	streq	r0, [r0, -r2]
    4b5c:	00001ebf 			; <UNDEFINED> instruction: 0x00001ebf
    4b60:	1e780700 	cdpne	7, 7, cr0, cr8, cr0, {0}
    4b64:	00010000 	andeq	r0, r1, r0
    4b68:	001ff804 	andseq	pc, pc, r4, lsl #16
    4b6c:	0c490400 	cfstrdeq	mvd0, [r9], {-0}
    4b70:	10000002 	andne	r0, r0, r2
    4b74:	00001f0f 	andeq	r1, r0, pc, lsl #30
    4b78:	00003301 	andeq	r3, r0, r1, lsl #6
    4b7c:	00a40000 	adceq	r0, r4, r0
    4b80:	9c010000 	stcls	0, cr0, [r1], {-0}
    4b84:	0000030d 	andeq	r0, r0, sp, lsl #6
    4b88:	00200711 	eoreq	r0, r0, r1, lsl r7
    4b8c:	0d330100 	ldfeqs	f0, [r3, #-0]
    4b90:	02000003 	andeq	r0, r0, #3
    4b94:	12000012 	andne	r0, r0, #18
    4b98:	00000000 	andeq	r0, r0, r0
    4b9c:	00000733 	andeq	r0, r0, r3, lsr r7
    4ba0:	00000268 	andeq	r0, r0, r8, ror #4
    4ba4:	01510113 	cmpeq	r1, r3, lsl r1
    4ba8:	50011331 	andpl	r1, r1, r1, lsr r3
    4bac:	12003401 	andne	r3, r0, #16777216	; 0x1000000
    4bb0:	00000000 	andeq	r0, r0, r0
    4bb4:	00000733 	andeq	r0, r0, r3, lsr r7
    4bb8:	00000281 	andeq	r0, r0, r1, lsl #5
    4bbc:	01510113 	cmpeq	r1, r3, lsl r1
    4bc0:	50011331 	andpl	r1, r1, r1, lsr r3
    4bc4:	00400802 	subeq	r0, r0, r2, lsl #16
    4bc8:	00000012 	andeq	r0, r0, r2, lsl r0
    4bcc:	00073300 	andeq	r3, r7, r0, lsl #6
    4bd0:	00029900 	andeq	r9, r2, r0, lsl #18
    4bd4:	51011300 	mrspl	r1, SP_irq
    4bd8:	01133101 	tsteq	r3, r1, lsl #2
    4bdc:	00380150 	eorseq	r0, r8, r0, asr r1
    4be0:	00000012 	andeq	r0, r0, r2, lsl r0
    4be4:	00073300 	andeq	r3, r7, r0, lsl #6
    4be8:	0002b100 	andeq	fp, r2, r0, lsl #2
    4bec:	51011300 	mrspl	r1, SP_irq
    4bf0:	01133101 	tsteq	r3, r1, lsl #2
    4bf4:	00400150 	subeq	r0, r0, r0, asr r1
    4bf8:	00000012 	andeq	r0, r0, r2, lsl r0
    4bfc:	00073300 	andeq	r3, r7, r0, lsl #6
    4c00:	0002ca00 	andeq	ip, r2, r0, lsl #20
    4c04:	51011300 	mrspl	r1, SP_irq
    4c08:	01133101 	tsteq	r3, r1, lsl #2
    4c0c:	20080250 	andcs	r0, r8, r0, asr r2
    4c10:	00001200 	andeq	r1, r0, r0, lsl #4
    4c14:	07330000 	ldreq	r0, [r3, -r0]!
    4c18:	02e30000 	rsceq	r0, r3, #0
    4c1c:	01130000 	tsteq	r3, r0
    4c20:	13310151 	teqne	r1, #1073741844	; 0x40000014
    4c24:	08025001 	stmdaeq	r2, {r0, ip, lr}
    4c28:	00120080 	andseq	r0, r2, r0, lsl #1
    4c2c:	33000000 	movwcc	r0, #0
    4c30:	fd000007 	stc2	0, cr0, [r0, #-28]	; 0xffffffe4
    4c34:	13000002 	movwne	r0, #2
    4c38:	31015101 	tstcc	r1, r1, lsl #2
    4c3c:	03500113 	cmpeq	r0, #-1073741820	; 0xc0000004
    4c40:	0001000a 	andeq	r0, r1, sl
    4c44:	00000014 	andeq	r0, r0, r4, lsl r0
    4c48:	00073300 	andeq	r3, r7, r0, lsl #6
    4c4c:	51011300 	mrspl	r1, SP_irq
    4c50:	00003001 	andeq	r3, r0, r1
    4c54:	010b0415 	tsteq	fp, r5, lsl r4
    4c58:	29100000 	ldmdbcs	r0, {}	; <UNPREDICTABLE>
    4c5c:	01000020 	tsteq	r0, r0, lsr #32
    4c60:	0000006b 	andeq	r0, r0, fp, rrx
    4c64:	00001600 	andeq	r1, r0, r0, lsl #12
    4c68:	559c0100 	ldrpl	r0, [ip, #256]	; 0x100
    4c6c:	12000003 	andne	r0, r0, #3
    4c70:	00000000 	andeq	r0, r0, r0
    4c74:	00000733 	andeq	r0, r0, r3, lsr r7
    4c78:	00000340 	andeq	r0, r0, r0, asr #6
    4c7c:	01510113 	cmpeq	r1, r3, lsl r1
    4c80:	50011331 	andpl	r1, r1, r1, lsr r3
    4c84:	14003101 	strne	r3, [r0], #-257	; 0x101
    4c88:	00000000 	andeq	r0, r0, r0
    4c8c:	00000733 	andeq	r0, r0, r3, lsr r7
    4c90:	01510113 	cmpeq	r1, r3, lsl r1
    4c94:	50011330 	andpl	r1, r1, r0, lsr r3
    4c98:	00003101 	andeq	r3, r0, r1, lsl #2
    4c9c:	0001eb10 	andeq	lr, r1, r0, lsl fp
    4ca0:	0c7c0100 	ldfeqe	f0, [ip], #-0
    4ca4:	9c080013 	stcls	0, cr0, [r8], {19}
    4ca8:	01000000 	mrseq	r0, (UNDEF: 0)
    4cac:	0003e19c 	muleq	r3, ip, r1
    4cb0:	20071600 	andcs	r1, r7, r0, lsl #12
    4cb4:	7c010000 	stcvc	0, cr0, [r1], {-0}
    4cb8:	0000030d 	andeq	r0, r0, sp, lsl #6
    4cbc:	99115001 	ldmdbls	r1, {r0, ip, lr}
    4cc0:	0100001f 	tsteq	r0, pc, lsl r0
    4cc4:	0003e17c 	andeq	lr, r3, ip, ror r1
    4cc8:	0012c400 	andseq	ip, r2, r0, lsl #8
    4ccc:	1f4c1700 	svcne	0x004c1700
    4cd0:	7e010000 	cdpvc	0, 0, cr0, cr1, cr0, {0}
    4cd4:	0000003a 	andeq	r0, r0, sl, lsr r0
    4cd8:	000012e5 	andeq	r1, r0, r5, ror #5
    4cdc:	001fbc17 	andseq	fp, pc, r7, lsl ip	; <UNPREDICTABLE>
    4ce0:	3a7e0100 	bcc	1f850e8 <__Stack_Size+0x1f84ce8>
    4ce4:	14000000 	strne	r0, [r0], #-0
    4ce8:	17000013 	smladne	r0, r3, r0, r0
    4cec:	00001e71 	andeq	r1, r0, r1, ror lr
    4cf0:	003a7e01 	eorseq	r7, sl, r1, lsl #28
    4cf4:	133e0000 	teqne	lr, #0
    4cf8:	70180000 	andsvc	r0, r8, r0
    4cfc:	0100736f 	tsteq	r0, pc, ror #6
    4d00:	00003a7e 	andeq	r3, r0, lr, ror sl
    4d04:	00137400 	andseq	r7, r3, r0, lsl #8
    4d08:	1f3d1700 	svcne	0x003d1700
    4d0c:	7f010000 	svcvc	0x00010000
    4d10:	0000003a 	andeq	r0, r0, sl, lsr r0
    4d14:	000013d2 	ldrdeq	r1, [r0], -r2
    4d18:	001ef717 	andseq	pc, lr, r7, lsl r7	; <UNPREDICTABLE>
    4d1c:	3a7f0100 	bcc	1fc5124 <__Stack_Size+0x1fc4d24>
    4d20:	fc000000 	stc2	0, cr0, [r0], {-0}
    4d24:	00000013 	andeq	r0, r0, r3, lsl r0
    4d28:	02010415 	andeq	r0, r1, #352321536	; 0x15000000
    4d2c:	a8100000 	ldmdage	r0, {}	; <UNPREDICTABLE>
    4d30:	0100001e 	tsteq	r0, lr, lsl r0
    4d34:	000000e5 	andeq	r0, r0, r5, ror #1
    4d38:	00001000 	andeq	r1, r0, r0
    4d3c:	0a9c0100 	beq	fe705144 <SCS_BASE+0x1e6f7144>
    4d40:	16000004 	strne	r0, [r0], -r4
    4d44:	00001f99 	muleq	r0, r9, pc	; <UNPREDICTABLE>
    4d48:	03e1e501 	mvneq	lr, #4194304	; 0x400000
    4d4c:	50010000 	andpl	r0, r1, r0
    4d50:	04b11900 	ldrteq	r1, [r1], #2304	; 0x900
    4d54:	f6010000 			; <UNDEFINED> instruction: 0xf6010000
    4d58:	0000005e 	andeq	r0, r0, lr, asr r0
    4d5c:	080013a8 	stmdaeq	r0, {r3, r5, r7, r8, r9, ip}
    4d60:	0000000c 	andeq	r0, r0, ip
    4d64:	044f9c01 	strbeq	r9, [pc], #-3073	; 4d6c <__Stack_Size+0x496c>
    4d68:	07110000 	ldreq	r0, [r1, -r0]
    4d6c:	01000020 	tsteq	r0, r0, lsr #32
    4d70:	00030df6 	strdeq	r0, [r3], -r6
    4d74:	00146200 	andseq	r6, r4, r0, lsl #4
    4d78:	01031600 	tsteq	r3, r0, lsl #12
    4d7c:	f6010000 			; <UNDEFINED> instruction: 0xf6010000
    4d80:	0000004c 	andeq	r0, r0, ip, asr #32
    4d84:	4c175101 	ldfmis	f5, [r7], {1}
    4d88:	0100001c 	tsteq	r0, ip, lsl r0
    4d8c:	00005ef8 	strdeq	r5, [r0], -r8
    4d90:	00148300 	andseq	r8, r4, r0, lsl #6
    4d94:	7e1a0000 	cdpvc	0, 1, cr0, cr10, cr0, {0}
    4d98:	0100001f 	tsteq	r0, pc, lsl r0
    4d9c:	004c0110 	subeq	r0, ip, r0, lsl r1
    4da0:	00000000 	andeq	r0, r0, r0
    4da4:	00060000 	andeq	r0, r6, r0
    4da8:	9c010000 	stcls	0, cr0, [r1], {-0}
    4dac:	0000047a 	andeq	r0, r0, sl, ror r4
    4db0:	0020071b 	eoreq	r0, r0, fp, lsl r7
    4db4:	01100100 	tsteq	r0, r0, lsl #2
    4db8:	0000030d 	andeq	r0, r0, sp, lsl #6
    4dbc:	000014ad 	andeq	r1, r0, sp, lsr #9
    4dc0:	20121a00 	andscs	r1, r2, r0, lsl #20
    4dc4:	21010000 	mrscs	r0, (UNDEF: 1)
    4dc8:	00005e01 	andeq	r5, r0, r1, lsl #28
    4dcc:	00000000 	andeq	r0, r0, r0
    4dd0:	00000c00 	andeq	r0, r0, r0, lsl #24
    4dd4:	c39c0100 	orrsgt	r0, ip, #0, 2
    4dd8:	1b000004 	blne	4df0 <__Stack_Size+0x49f0>
    4ddc:	00002007 	andeq	r2, r0, r7
    4de0:	0d012101 	stfeqs	f2, [r1, #-4]
    4de4:	ce000003 	cdpgt	0, 0, cr0, cr0, cr3, {0}
    4de8:	1c000014 	stcne	0, cr0, [r0], {20}
    4dec:	00000103 	andeq	r0, r0, r3, lsl #2
    4df0:	4c012101 	stfmis	f2, [r1], {1}
    4df4:	01000000 	mrseq	r0, (UNDEF: 0)
    4df8:	1c4c1d51 	mcrrne	13, 5, r1, ip, cr1
    4dfc:	23010000 	movwcs	r0, #4096	; 0x1000
    4e00:	00005e01 	andeq	r5, r0, r1, lsl #28
    4e04:	0014ef00 	andseq	lr, r4, r0, lsl #30
    4e08:	801a0000 	andshi	r0, sl, r0
    4e0c:	0100001e 	tsteq	r0, lr, lsl r0
    4e10:	004c013b 	subeq	r0, ip, fp, lsr r1
    4e14:	00000000 	andeq	r0, r0, r0
    4e18:	00060000 	andeq	r0, r6, r0
    4e1c:	9c010000 	stcls	0, cr0, [r1], {-0}
    4e20:	000004ee 	andeq	r0, r0, lr, ror #9
    4e24:	0020071b 	eoreq	r0, r0, fp, lsl r7
    4e28:	013b0100 	teqeq	fp, r0, lsl #2
    4e2c:	0000030d 	andeq	r0, r0, sp, lsl #6
    4e30:	00001519 	andeq	r1, r0, r9, lsl r5
    4e34:	036c1e00 	cmneq	ip, #0, 28
    4e38:	4d010000 	stcmi	0, cr0, [r1, #-0]
    4e3c:	0013b401 	andseq	fp, r3, r1, lsl #8
    4e40:	00000408 	andeq	r0, r0, r8, lsl #8
    4e44:	219c0100 	orrscs	r0, ip, r0, lsl #2
    4e48:	1c000005 	stcne	0, cr0, [r0], {5}
    4e4c:	00002007 	andeq	r2, r0, r7
    4e50:	0d014d01 	stceq	13, cr4, [r1, #-4]
    4e54:	01000003 	tsteq	r0, r3
    4e58:	01031c50 	tsteq	r3, r0, asr ip
    4e5c:	4d010000 	stcmi	0, cr0, [r1, #-0]
    4e60:	00004c01 	andeq	r4, r0, r1, lsl #24
    4e64:	00510100 	subseq	r0, r1, r0, lsl #2
    4e68:	00074f1e 	andeq	r4, r7, lr, lsl pc
    4e6c:	01600100 	cmneq	r0, r0, lsl #2
    4e70:	080013b8 	stmdaeq	r0, {r3, r4, r5, r7, r8, r9, ip}
    4e74:	00000004 	andeq	r0, r0, r4
    4e78:	05549c01 	ldrbeq	r9, [r4, #-3073]	; 0xc01
    4e7c:	071c0000 	ldreq	r0, [ip, -r0]
    4e80:	01000020 	tsteq	r0, r0, lsr #32
    4e84:	030d0160 	movweq	r0, #53600	; 0xd160
    4e88:	50010000 	andpl	r0, r1, r0
    4e8c:	0001031c 	andeq	r0, r1, ip, lsl r3
    4e90:	01600100 	cmneq	r0, r0, lsl #2
    4e94:	0000004c 	andeq	r0, r0, ip, asr #32
    4e98:	1e005101 	adfnes	f5, f0, f1
    4e9c:	00001ec9 	andeq	r1, r0, r9, asr #29
    4ea0:	00017601 	andeq	r7, r1, r1, lsl #12
    4ea4:	0a000000 	beq	4eac <__Stack_Size+0x4aac>
    4ea8:	01000000 	mrseq	r0, (UNDEF: 0)
    4eac:	0005959c 	muleq	r5, ip, r5
    4eb0:	20071c00 	andcs	r1, r7, r0, lsl #24
    4eb4:	76010000 	strvc	r0, [r1], -r0
    4eb8:	00030d01 	andeq	r0, r3, r1, lsl #26
    4ebc:	1c500100 	ldfnee	f0, [r0], {-0}
    4ec0:	00000103 	andeq	r0, r0, r3, lsl #2
    4ec4:	4c017601 	stcmi	6, cr7, [r1], {1}
    4ec8:	01000000 	mrseq	r0, (UNDEF: 0)
    4ecc:	1eb81c51 	mrcne	12, 5, r1, cr8, cr1, {2}
    4ed0:	76010000 	strvc	r0, [r1], -r0
    4ed4:	00022101 	andeq	r2, r2, r1, lsl #2
    4ed8:	00520100 	subseq	r0, r2, r0, lsl #2
    4edc:	001fc71e 	andseq	ip, pc, lr, lsl r7	; <UNPREDICTABLE>
    4ee0:	01900100 	orrseq	r0, r0, r0, lsl #2
    4ee4:	00000000 	andeq	r0, r0, r0
    4ee8:	00000004 	andeq	r0, r0, r4
    4eec:	05c89c01 	strbeq	r9, [r8, #3073]	; 0xc01
    4ef0:	071c0000 	ldreq	r0, [ip, -r0]
    4ef4:	01000020 	tsteq	r0, r0, lsr #32
    4ef8:	030d0190 	movweq	r0, #53648	; 0xd190
    4efc:	50010000 	andpl	r0, r1, r0
    4f00:	001f441c 	andseq	r4, pc, ip, lsl r4	; <UNPREDICTABLE>
    4f04:	01900100 	orrseq	r0, r0, r0, lsl #2
    4f08:	0000004c 	andeq	r0, r0, ip, asr #32
    4f0c:	1e005101 	adfnes	f5, f0, f1
    4f10:	00001fa9 	andeq	r1, r0, r9, lsr #31
    4f14:	0001a201 	andeq	sl, r1, r1, lsl #4
    4f18:	10000000 	andne	r0, r0, r0
    4f1c:	01000000 	mrseq	r0, (UNDEF: 0)
    4f20:	00060b9c 	muleq	r6, ip, fp
    4f24:	20071c00 	andcs	r1, r7, r0, lsl #24
    4f28:	a2010000 	andge	r0, r1, #0
    4f2c:	00030d01 	andeq	r0, r3, r1, lsl #26
    4f30:	1c500100 	ldfnee	f0, [r0], {-0}
    4f34:	00000103 	andeq	r0, r0, r3, lsl #2
    4f38:	4c01a201 	sfmmi	f2, 1, [r1], {1}
    4f3c:	01000000 	mrseq	r0, (UNDEF: 0)
    4f40:	6d741f51 	ldclvs	15, cr1, [r4, #-324]!	; 0xfffffebc
    4f44:	a4010070 	strge	r0, [r1], #-112	; 0x70
    4f48:	00003a01 	andeq	r3, r0, r1, lsl #20
    4f4c:	00153a00 	andseq	r3, r5, r0, lsl #20
    4f50:	1b1e0000 	blne	784f58 <__Stack_Size+0x784b58>
    4f54:	0100001f 	tsteq	r0, pc, lsl r0
    4f58:	000001c3 	andeq	r0, r0, r3, asr #3
    4f5c:	001c0000 	andseq	r0, ip, r0
    4f60:	9c010000 	stcls	0, cr0, [r1], {-0}
    4f64:	00000652 	andeq	r0, r0, r2, asr r6
    4f68:	001eff1b 	andseq	pc, lr, fp, lsl pc	; <UNPREDICTABLE>
    4f6c:	01c30100 	biceq	r0, r3, r0, lsl #2
    4f70:	0000005e 	andeq	r0, r0, lr, asr r0
    4f74:	0000155b 	andeq	r1, r0, fp, asr r5
    4f78:	001f581b 	andseq	r5, pc, fp, lsl r8	; <UNPREDICTABLE>
    4f7c:	01c30100 	biceq	r0, r3, r0, lsl #2
    4f80:	0000005e 	andeq	r0, r0, lr, asr r0
    4f84:	0000157c 	andeq	r1, r0, ip, ror r5
    4f88:	001f3d1d 	andseq	r3, pc, sp, lsl sp	; <UNPREDICTABLE>
    4f8c:	01c50100 	biceq	r0, r5, r0, lsl #2
    4f90:	0000003a 	andeq	r0, r0, sl, lsr r0
    4f94:	0000159d 	muleq	r0, sp, r5
    4f98:	1e941e00 	cdpne	14, 9, cr1, cr4, cr0, {0}
    4f9c:	dc010000 	stcle	0, cr0, [r1], {-0}
    4fa0:	00000001 	andeq	r0, r0, r1
    4fa4:	00000c00 	andeq	r0, r0, r0, lsl #24
    4fa8:	779c0100 	ldrvc	r0, [ip, r0, lsl #2]
    4fac:	1c000006 	stcne	0, cr0, [r0], {6}
    4fb0:	00001a7c 	andeq	r1, r0, ip, ror sl
    4fb4:	9401dc01 	strls	sp, [r1], #-3073	; 0xc01
    4fb8:	01000000 	mrseq	r0, (UNDEF: 0)
    4fbc:	9a1e0050 	bls	785104 <__Stack_Size+0x784d04>
    4fc0:	01000003 	tsteq	r0, r3
    4fc4:	13bc0207 			; <UNDEFINED> instruction: 0x13bc0207
    4fc8:	00540800 	subseq	r0, r4, r0, lsl #16
    4fcc:	9c010000 	stcls	0, cr0, [r1], {-0}
    4fd0:	000006ec 	andeq	r0, r0, ip, ror #13
    4fd4:	001f321b 	andseq	r3, pc, fp, lsl r2	; <UNPREDICTABLE>
    4fd8:	02070100 	andeq	r0, r7, #0, 2
    4fdc:	0000003a 	andeq	r0, r0, sl, lsr r0
    4fe0:	000015d5 	ldrdeq	r1, [r0], -r5
    4fe4:	001a7c1c 	andseq	r7, sl, ip, lsl ip
    4fe8:	02070100 	andeq	r0, r7, #0, 2
    4fec:	00000094 	muleq	r0, r4, r0
    4ff0:	741f5101 	ldrvc	r5, [pc], #-257	; 4ff8 <__Stack_Size+0x4bf8>
    4ff4:	0100706d 	tsteq	r0, sp, rrx
    4ff8:	003a0209 	eorseq	r0, sl, r9, lsl #4
    4ffc:	15f60000 	ldrbne	r0, [r6, #0]!
    5000:	e61d0000 	ldr	r0, [sp], -r0
    5004:	0100001f 	tsteq	r0, pc, lsl r0
    5008:	003a0209 	eorseq	r0, sl, r9, lsl #4
    500c:	16270000 	strtne	r0, [r7], -r0
    5010:	3d1d0000 	ldccc	0, cr0, [sp, #-0]
    5014:	0100001f 	tsteq	r0, pc, lsl r0
    5018:	003a0209 	eorseq	r0, sl, r9, lsl #4
    501c:	16500000 	ldrbne	r0, [r0], -r0
    5020:	911d0000 	tstls	sp, r0
    5024:	0100001f 	tsteq	r0, pc, lsl r0
    5028:	003a0209 	eorseq	r0, sl, r9, lsl #4
    502c:	166f0000 	strbtne	r0, [pc], -r0
    5030:	1e000000 	cdpne	0, 0, cr0, cr0, cr0, {0}
    5034:	00001fd2 	ldrdeq	r1, [r0], -r2
    5038:	00023901 	andeq	r3, r2, r1, lsl #18
    503c:	2a000000 	bcs	5044 <__Stack_Size+0x4c44>
    5040:	01000000 	mrseq	r0, (UNDEF: 0)
    5044:	0007339c 	muleq	r7, ip, r3
    5048:	1eff1b00 	vmovne.f64	d17, #240	; 0xf0
    504c:	39010000 	stmdbcc	r1, {}	; <UNPREDICTABLE>
    5050:	00005e02 	andeq	r5, r0, r2, lsl #28
    5054:	0016aa00 	andseq	sl, r6, r0, lsl #20
    5058:	1f581b00 	svcne	0x00581b00
    505c:	39010000 	stmdbcc	r1, {}	; <UNPREDICTABLE>
    5060:	00005e02 	andeq	r5, r0, r2, lsl #28
    5064:	0016cb00 	andseq	ip, r6, r0, lsl #22
    5068:	6d741f00 	ldclvs	15, cr1, [r4, #-0]
    506c:	3b010070 	blcc	45234 <__Stack_Size+0x44e34>
    5070:	00003a02 	andeq	r3, r0, r2, lsl #20
    5074:	0016ec00 	andseq	lr, r6, r0, lsl #24
    5078:	67200000 	strvs	r0, [r0, -r0]!
    507c:	0500001f 	streq	r0, [r0, #-31]
    5080:	3a210114 	bcc	8454d8 <__Stack_Size+0x8450d8>
    5084:	21000000 	mrscs	r0, (UNDEF: 0)
    5088:	00000094 	muleq	r0, r4, r0
    508c:	09790000 	ldmdbeq	r9!, {}^	; <UNPREDICTABLE>
    5090:	00040000 	andeq	r0, r4, r0
    5094:	0000131a 	andeq	r1, r0, sl, lsl r3
    5098:	00290104 	eoreq	r0, r9, r4, lsl #2
    509c:	d3010000 	movwle	r0, #4096	; 0x1000
    50a0:	c2000020 	andgt	r0, r0, #32
    50a4:	c8000003 	stmdagt	r0, {r0, r1}
    50a8:	00000005 	andeq	r0, r0, r5
    50ac:	a3000000 	movwge	r0, #0
    50b0:	02000016 	andeq	r0, r0, #22
    50b4:	08570504 	ldmdaeq	r7, {r2, r8, sl}^
    50b8:	02020000 	andeq	r0, r2, #0
    50bc:	00082905 	andeq	r2, r8, r5, lsl #18
    50c0:	06010200 	streq	r0, [r1], -r0, lsl #4
    50c4:	00000a10 	andeq	r0, r0, r0, lsl sl
    50c8:	32337503 	eorscc	r7, r3, #12582912	; 0xc00000
    50cc:	45270200 	strmi	r0, [r7, #-512]!	; 0x200
    50d0:	02000000 	andeq	r0, r0, #0
    50d4:	09640704 	stmdbeq	r4!, {r2, r8, r9, sl}^
    50d8:	75030000 	strvc	r0, [r3, #-0]
    50dc:	02003631 	andeq	r3, r0, #51380224	; 0x3100000
    50e0:	00005728 	andeq	r5, r0, r8, lsr #14
    50e4:	07020200 	streq	r0, [r2, -r0, lsl #4]
    50e8:	00000c09 	andeq	r0, r0, r9, lsl #24
    50ec:	00387503 	eorseq	r7, r8, r3, lsl #10
    50f0:	00682902 	rsbeq	r2, r8, r2, lsl #18
    50f4:	01020000 	mrseq	r0, (UNDEF: 2)
    50f8:	000a0e08 	andeq	r0, sl, r8, lsl #28
    50fc:	04750400 	ldrbteq	r0, [r5], #-1024	; 0x400
    5100:	2f020000 	svccs	0x00020000
    5104:	0000007a 	andeq	r0, r0, sl, ror r0
    5108:	00004505 	andeq	r4, r0, r5, lsl #10
    510c:	23a80400 			; <UNDEFINED> instruction: 0x23a80400
    5110:	33020000 	movwcc	r0, #8192	; 0x2000
    5114:	0000008a 	andeq	r0, r0, sl, lsl #1
    5118:	00007a06 	andeq	r7, r0, r6, lsl #20
    511c:	02010700 	andeq	r0, r1, #0, 14
    5120:	0000a43c 	andeq	sl, r0, ip, lsr r4
    5124:	1ec30800 	cdpne	8, 12, cr0, cr3, cr0, {0}
    5128:	09000000 	stmdbeq	r0, {}	; <UNPREDICTABLE>
    512c:	00544553 	subseq	r4, r4, r3, asr r5
    5130:	1b040001 	blne	10513c <__Stack_Size+0x104d3c>
    5134:	02000025 	andeq	r0, r0, #37	; 0x25
    5138:	00008f3c 	andeq	r8, r0, ip, lsr pc
    513c:	02010700 	andeq	r0, r1, #0, 14
    5140:	0000c43e 	andeq	ip, r0, lr, lsr r4
    5144:	055b0800 	ldrbeq	r0, [fp, #-2048]	; 0x800
    5148:	08000000 	stmdaeq	r0, {}	; <UNPREDICTABLE>
    514c:	00000941 	andeq	r0, r0, r1, asr #18
    5150:	22040001 	andcs	r0, r4, #1
    5154:	02000001 	andeq	r0, r0, #1
    5158:	0000af3e 	andeq	sl, r0, lr, lsr pc
    515c:	07040200 	streq	r0, [r4, -r0, lsl #4]
    5160:	0000095b 	andeq	r0, r0, fp, asr r9
    5164:	03033c0a 	movweq	r3, #15370	; 0x3c0a
    5168:	01770181 	cmneq	r7, r1, lsl #3
    516c:	330b0000 	movwcc	r0, #45056	; 0xb000
    5170:	03000023 	movweq	r0, #35	; 0x23
    5174:	01870183 	orreq	r0, r7, r3, lsl #3
    5178:	0b000000 	bleq	5180 <__Stack_Size+0x4d80>
    517c:	000007e3 	andeq	r0, r0, r3, ror #15
    5180:	8c018403 	cfstrshi	mvf8, [r1], {3}
    5184:	08000001 	stmdaeq	r0, {r0}
    5188:	0022f70b 	eoreq	pc, r2, fp, lsl #14
    518c:	01850300 	orreq	r0, r5, r0, lsl #6
    5190:	0000019c 	muleq	r0, ip, r1
    5194:	219e0b80 	orrscs	r0, lr, r0, lsl #23
    5198:	86030000 	strhi	r0, [r3], -r0
    519c:	00018c01 	andeq	r8, r1, r1, lsl #24
    51a0:	0d0c8800 	stceq	8, cr8, [ip, #-0]
    51a4:	03000023 	movweq	r0, #35	; 0x23
    51a8:	01a10187 			; <UNDEFINED> instruction: 0x01a10187
    51ac:	01000000 	mrseq	r0, (UNDEF: 0)
    51b0:	0007f70c 	andeq	pc, r7, ip, lsl #14
    51b4:	01880300 	orreq	r0, r8, r0, lsl #6
    51b8:	0000018c 	andeq	r0, r0, ip, lsl #3
    51bc:	590c0108 	stmdbpl	ip, {r3, r8}
    51c0:	03000022 	movweq	r0, #34	; 0x22
    51c4:	01a60189 			; <UNDEFINED> instruction: 0x01a60189
    51c8:	01800000 	orreq	r0, r0, r0
    51cc:	0008010c 	andeq	r0, r8, ip, lsl #2
    51d0:	018a0300 	orreq	r0, sl, r0, lsl #6
    51d4:	0000018c 	andeq	r0, r0, ip, lsl #3
    51d8:	390c0188 	stmdbcc	ip, {r3, r7, r8}
    51dc:	03000020 	movweq	r0, #32
    51e0:	01ab018b 			; <UNDEFINED> instruction: 0x01ab018b
    51e4:	02000000 	andeq	r0, r0, #0
    51e8:	00080b0c 	andeq	r0, r8, ip, lsl #22
    51ec:	018c0300 	orreq	r0, ip, r0, lsl #6
    51f0:	000001b0 			; <UNDEFINED> instruction: 0x000001b0
    51f4:	490d0208 	stmdbmi	sp, {r3, r9}
    51f8:	03005250 	movweq	r5, #592	; 0x250
    51fc:	01d0018d 	bicseq	r0, r0, sp, lsl #3
    5200:	03000000 	movweq	r0, #0
    5204:	006f0e00 	rsbeq	r0, pc, r0, lsl #28
    5208:	01870000 	orreq	r0, r7, r0
    520c:	cf0f0000 	svcgt	0x000f0000
    5210:	01000000 	mrseq	r0, (UNDEF: 0)
    5214:	01770500 	cmneq	r7, r0, lsl #10
    5218:	3a0e0000 	bcc	385220 <__Stack_Size+0x384e20>
    521c:	9c000000 	stcls	0, cr0, [r0], {-0}
    5220:	0f000001 	svceq	0x00000001
    5224:	000000cf 	andeq	r0, r0, pc, asr #1
    5228:	7705001d 	smladvc	r5, sp, r0, r0
    522c:	05000001 	streq	r0, [r0, #-1]
    5230:	00000177 	andeq	r0, r0, r7, ror r1
    5234:	00017705 	andeq	r7, r1, r5, lsl #14
    5238:	01770500 	cmneq	r7, r0, lsl #10
    523c:	3a0e0000 	bcc	385244 <__Stack_Size+0x384e44>
    5240:	c0000000 	andgt	r0, r0, r0
    5244:	0f000001 	svceq	0x00000001
    5248:	000000cf 	andeq	r0, r0, pc, asr #1
    524c:	6f0e003d 	svcvs	0x000e003d
    5250:	d0000000 	andle	r0, r0, r0
    5254:	0f000001 	svceq	0x00000001
    5258:	000000cf 	andeq	r0, r0, pc, asr #1
    525c:	c005000e 	andgt	r0, r5, lr
    5260:	10000001 	andne	r0, r0, r1
    5264:	0000227f 	andeq	r2, r0, pc, ror r2
    5268:	d6018e03 	strle	r8, [r1], -r3, lsl #28
    526c:	11000000 	mrsne	r0, (UNDEF: 0)
    5270:	01900340 	orrseq	r0, r0, r0, asr #6
    5274:	000002a1 	andeq	r0, r0, r1, lsr #5
    5278:	0021410b 	eoreq	r4, r1, fp, lsl #2
    527c:	01920300 	orrseq	r0, r2, r0, lsl #6
    5280:	0000007f 	andeq	r0, r0, pc, ror r0
    5284:	21990b00 	orrscs	r0, r9, r0, lsl #22
    5288:	93030000 	movwls	r0, #12288	; 0x3000
    528c:	00006f01 	andeq	r6, r0, r1, lsl #30
    5290:	080b0400 	stmdaeq	fp, {sl}
    5294:	03000023 	movweq	r0, #35	; 0x23
    5298:	006f0194 	mlseq	pc, r4, r1, r0	; <UNPREDICTABLE>
    529c:	0b080000 	bleq	2052a4 <__Stack_Size+0x204ea4>
    52a0:	00002253 	andeq	r2, r0, r3, asr r2
    52a4:	6f019503 	svcvs	0x00019503
    52a8:	0c000000 	stceq	0, cr0, [r0], {-0}
    52ac:	52435312 	subpl	r5, r3, #1207959552	; 0x48000000
    52b0:	01960300 	orrseq	r0, r6, r0, lsl #6
    52b4:	0000006f 	andeq	r0, r0, pc, rrx
    52b8:	43431210 	movtmi	r1, #12816	; 0x3210
    52bc:	97030052 	smlsdls	r3, r2, r0, r0
    52c0:	00006f01 	andeq	r6, r0, r1, lsl #30
    52c4:	740b1400 	strvc	r1, [fp], #-1024	; 0x400
    52c8:	03000022 	movweq	r0, #34	; 0x22
    52cc:	02b10198 	adcseq	r0, r1, #152, 2	; 0x26
    52d0:	0b180000 	bleq	6052d8 <__Stack_Size+0x604ed8>
    52d4:	00002279 	andeq	r2, r0, r9, ror r2
    52d8:	6f019903 	svcvs	0x00019903
    52dc:	24000000 	strcs	r0, [r0], #-0
    52e0:	00222e0b 	eoreq	r2, r2, fp, lsl #28
    52e4:	019a0300 	orrseq	r0, sl, r0, lsl #6
    52e8:	0000006f 	andeq	r0, r0, pc, rrx
    52ec:	232e0b28 	teqcs	lr, #40, 22	; 0xa000
    52f0:	9b030000 	blls	c52f8 <__Stack_Size+0xc4ef8>
    52f4:	00006f01 	andeq	r6, r0, r1, lsl #30
    52f8:	120b2c00 	andne	r2, fp, #0, 24
    52fc:	03000023 	movweq	r0, #35	; 0x23
    5300:	006f019c 	mlseq	pc, ip, r1, r0	; <UNPREDICTABLE>
    5304:	0b300000 	bleq	c0530c <__Stack_Size+0xc04f0c>
    5308:	000022ad 	andeq	r2, r0, sp, lsr #5
    530c:	6f019d03 	svcvs	0x00019d03
    5310:	34000000 	strcc	r0, [r0], #-0
    5314:	0022050b 	eoreq	r0, r2, fp, lsl #10
    5318:	019e0300 	orrseq	r0, lr, r0, lsl #6
    531c:	0000006f 	andeq	r0, r0, pc, rrx
    5320:	24430b38 	strbcs	r0, [r3], #-2872	; 0xb38
    5324:	9f030000 	svcls	0x00030000
    5328:	00006f01 	andeq	r6, r0, r1, lsl #30
    532c:	0e003c00 	cdpeq	12, 0, cr3, cr0, cr0, {0}
    5330:	0000006f 	andeq	r0, r0, pc, rrx
    5334:	000002b1 			; <UNDEFINED> instruction: 0x000002b1
    5338:	0000cf0f 	andeq	ip, r0, pc, lsl #30
    533c:	05000200 	streq	r0, [r0, #-512]	; 0x200
    5340:	000002a1 	andeq	r0, r0, r1, lsr #5
    5344:	00235410 	eoreq	r5, r3, r0, lsl r4
    5348:	01a00300 	lsleq	r0, r0, #6
    534c:	000001e1 	andeq	r0, r0, r1, ror #3
    5350:	1a040413 	bne	1063a4 <__Stack_Size+0x105fa4>
    5354:	000002fb 	strdeq	r0, [r0], -fp
    5358:	0006d314 	andeq	sp, r6, r4, lsl r3
    535c:	5e1c0400 	cfmulspl	mvf0, mvf12, mvf0
    5360:	00000000 	andeq	r0, r0, r0
    5364:	000c3a14 	andeq	r3, ip, r4, lsl sl
    5368:	5e1d0400 	cfmulspl	mvf0, mvf13, mvf0
    536c:	01000000 	mrseq	r0, (UNDEF: 0)
    5370:	000b3914 	andeq	r3, fp, r4, lsl r9
    5374:	5e1e0400 	cfmulspl	mvf0, mvf14, mvf0
    5378:	02000000 	andeq	r0, r0, #0
    537c:	00094814 	andeq	r4, r9, r4, lsl r8
    5380:	c41f0400 	ldrgt	r0, [pc], #-1024	; 5388 <__Stack_Size+0x4f88>
    5384:	03000000 	movweq	r0, #0
    5388:	02cf0400 	sbceq	r0, pc, #0, 8
    538c:	20040000 	andcs	r0, r4, r0
    5390:	000002c2 	andeq	r0, r0, r2, asr #5
    5394:	00249215 	eoreq	r9, r4, r5, lsl r2
    5398:	00240100 	eoreq	r0, r4, r0, lsl #2
    539c:	34000000 	strcc	r0, [r0], #-0
    53a0:	01000000 	mrseq	r0, (UNDEF: 0)
    53a4:	00032b9c 	muleq	r3, ip, fp
    53a8:	35981600 	ldrcc	r1, [r8, #1536]	; 0x600
    53ac:	26010000 	strcs	r0, [r1], -r0
    53b0:	0000003a 	andeq	r0, r0, sl, lsr r0
    53b4:	00001729 	andeq	r1, r0, r9, lsr #14
    53b8:	23fe1500 	mvnscs	r1, #0, 10
    53bc:	3b010000 	blcc	453c4 <__Stack_Size+0x44fc4>
    53c0:	00000000 	andeq	r0, r0, r0
    53c4:	00000030 	andeq	r0, r0, r0, lsr r0
    53c8:	03509c01 	cmpeq	r0, #256	; 0x100
    53cc:	98160000 	ldmdals	r6, {}	; <UNPREDICTABLE>
    53d0:	01000035 	tsteq	r0, r5, lsr r0
    53d4:	00003a3d 	andeq	r3, r0, sp, lsr sl
    53d8:	00174800 	andseq	r4, r7, r0, lsl #16
    53dc:	df150000 	svcle	0x00150000
    53e0:	0100000b 	tsteq	r0, fp
    53e4:	00141061 	andseq	r1, r4, r1, rrx
    53e8:	00001408 	andeq	r1, r0, r8, lsl #8
    53ec:	759c0100 	ldrvc	r0, [ip, #256]	; 0x100
    53f0:	17000003 	strne	r0, [r0, -r3]
    53f4:	00002147 	andeq	r2, r0, r7, asr #2
    53f8:	003a6101 	eorseq	r6, sl, r1, lsl #2
    53fc:	17800000 	strne	r0, [r0, r0]
    5400:	15000000 	strne	r0, [r0, #-0]
    5404:	000006fe 	strdeq	r0, [r0], -lr
    5408:	14247401 	strtne	r7, [r4], #-1025	; 0x401
    540c:	00840800 	addeq	r0, r4, r0, lsl #16
    5410:	9c010000 	stcls	0, cr0, [r1], {-0}
    5414:	000003e3 	andeq	r0, r0, r3, ror #7
    5418:	00205d18 	eoreq	r5, r0, r8, lsl sp
    541c:	e3740100 	cmn	r4, #0, 2
    5420:	01000003 	tsteq	r0, r3
    5424:	22fc1650 	rscscs	r1, ip, #80, 12	; 0x5000000
    5428:	76010000 	strvc	r0, [r1], -r0
    542c:	0000003a 	andeq	r0, r0, sl, lsr r0
    5430:	000017a1 	andeq	r1, r0, r1, lsr #15
    5434:	001f3d16 	andseq	r3, pc, r6, lsl sp	; <UNPREDICTABLE>
    5438:	3a760100 	bcc	1d85840 <__Stack_Size+0x1d85440>
    543c:	fd000000 	stc2	0, cr0, [r0, #-0]
    5440:	16000017 			; <UNDEFINED> instruction: 0x16000017
    5444:	00001f91 	muleq	r0, r1, pc	; <UNPREDICTABLE>
    5448:	003a7601 	eorseq	r7, sl, r1, lsl #12
    544c:	18330000 	ldmdane	r3!, {}	; <UNPREDICTABLE>
    5450:	cc160000 	ldcgt	0, cr0, [r6], {-0}
    5454:	01000020 	tsteq	r0, r0, lsr #32
    5458:	00003a77 	andeq	r3, r0, r7, ror sl
    545c:	00186e00 	andseq	r6, r8, r0, lsl #28
    5460:	22b31600 	adcscs	r1, r3, #0, 12
    5464:	77010000 	strvc	r0, [r1, -r0]
    5468:	0000003a 	andeq	r0, r0, sl, lsr r0
    546c:	000018b7 			; <UNDEFINED> instruction: 0x000018b7
    5470:	fb041900 	blx	10b87a <__Stack_Size+0x10b47a>
    5474:	15000002 	strne	r0, [r0, #-2]
    5478:	000022e7 	andeq	r2, r0, r7, ror #5
    547c:	0000a801 	andeq	sl, r0, r1, lsl #16
    5480:	000c0000 	andeq	r0, ip, r0
    5484:	9c010000 	stcls	0, cr0, [r1], {-0}
    5488:	0000040c 	andeq	r0, r0, ip, lsl #8
    548c:	00205d18 	eoreq	r5, r0, r8, lsl sp
    5490:	e3a80100 			; <UNDEFINED> instruction: 0xe3a80100
    5494:	01000003 	tsteq	r0, r3
    5498:	bc150050 	ldclt	0, cr0, [r5], {80}	; 0x50
    549c:	01000020 	tsteq	r0, r0, lsr #32
    54a0:	000000b8 	strheq	r0, [r0], -r8
    54a4:	00000400 	andeq	r0, r0, r0, lsl #8
    54a8:	2b9c0100 	blcs	fe7058b0 <SCS_BASE+0x1e6f78b0>
    54ac:	1a000004 	bne	54c4 <__Stack_Size+0x50c4>
    54b0:	00000000 	andeq	r0, r0, r0
    54b4:	0000093d 	andeq	r0, r0, sp, lsr r9
    54b8:	20ec1500 	rsccs	r1, ip, r0, lsl #10
    54bc:	c4010000 	strgt	r0, [r1], #-0
    54c0:	00000000 	andeq	r0, r0, r0
    54c4:	00000004 	andeq	r0, r0, r4
    54c8:	044a9c01 	strbeq	r9, [sl], #-3073	; 0xc01
    54cc:	001a0000 	andseq	r0, sl, r0
    54d0:	44000000 	strmi	r0, [r0], #-0
    54d4:	00000009 	andeq	r0, r0, r9
    54d8:	00231715 	eoreq	r1, r3, r5, lsl r7
    54dc:	00d00100 	sbcseq	r0, r0, r0, lsl #2
    54e0:	04000000 	streq	r0, [r0], #-0
    54e4:	01000000 	mrseq	r0, (UNDEF: 0)
    54e8:	0004699c 	muleq	r4, ip, r9
    54ec:	00001a00 	andeq	r1, r0, r0, lsl #20
    54f0:	094b0000 	stmdbeq	fp, {}^	; <UNPREDICTABLE>
    54f4:	15000000 	strne	r0, [r0, #-0]
    54f8:	0000215a 	andeq	r2, r0, sl, asr r1
    54fc:	0000dc01 	andeq	sp, r0, r1, lsl #24
    5500:	00040000 	andeq	r0, r4, r0
    5504:	9c010000 	stcls	0, cr0, [r1], {-0}
    5508:	00000488 	andeq	r0, r0, r8, lsl #9
    550c:	0000001a 	andeq	r0, r0, sl, lsl r0
    5510:	00095200 	andeq	r5, r9, r0, lsl #4
    5514:	f2150000 	vhadd.s16	d0, d5, d0
    5518:	01000021 	tsteq	r0, r1, lsr #32
    551c:	000000ea 	andeq	r0, r0, sl, ror #1
    5520:	00000600 	andeq	r0, r0, r0, lsl #12
    5524:	c09c0100 	addsgt	r0, ip, r0, lsl #2
    5528:	17000004 	strne	r0, [r0, -r4]
    552c:	0000240d 	andeq	r2, r0, sp, lsl #8
    5530:	003aea01 	eorseq	lr, sl, r1, lsl #20
    5534:	18f10000 	ldmne	r1!, {}^	; <UNPREDICTABLE>
    5538:	001b0000 	andseq	r0, fp, r0
    553c:	59000000 	stmdbpl	r0, {}	; <UNPREDICTABLE>
    5540:	1c000009 	stcne	0, cr0, [r0], {9}
    5544:	f3055001 	vhadd.u8	d5, d5, d1
    5548:	24345001 	ldrtcs	r5, [r4], #-1
    554c:	8c1d0000 	ldchi	0, cr0, [sp], {-0}
    5550:	01000022 	tsteq	r0, r2, lsr #32
    5554:	00003af9 	strdeq	r3, [r0], -r9
    5558:	00000000 	andeq	r0, r0, r0
    555c:	00000400 	andeq	r0, r0, r0, lsl #8
    5560:	e39c0100 	orrs	r0, ip, #0, 2
    5564:	1a000004 	bne	557c <__Stack_Size+0x517c>
    5568:	00000000 	andeq	r0, r0, r0
    556c:	0000096a 	andeq	r0, r0, sl, ror #18
    5570:	206d1e00 	rsbcs	r1, sp, r0, lsl #28
    5574:	05010000 	streq	r0, [r1, #-0]
    5578:	00004c01 	andeq	r4, r0, r1, lsl #24
    557c:	00000000 	andeq	r0, r0, r0
    5580:	00001000 	andeq	r1, r0, r0
    5584:	1f9c0100 	svcne	0x009c0100
    5588:	000023db 	ldrdeq	r2, [r0], -fp
    558c:	a4011201 	strge	r1, [r1], #-513	; 0x201
    5590:	00000000 	andeq	r0, r0, r0
    5594:	20000000 	andcs	r0, r0, r0
    5598:	01000000 	mrseq	r0, (UNDEF: 0)
    559c:	0005449c 	muleq	r5, ip, r4
    55a0:	06d32000 	ldrbeq	r2, [r3], r0
    55a4:	12010000 	andne	r0, r1, #0
    55a8:	00005e01 	andeq	r5, r0, r1, lsl #28
    55ac:	00191200 	andseq	r1, r9, r0, lsl #4
    55b0:	249e2100 	ldrcs	r2, [lr], #256	; 0x100
    55b4:	14010000 	strne	r0, [r1], #-0
    55b8:	0000a401 	andeq	sl, r0, r1, lsl #8
    55bc:	00193300 	andseq	r3, r9, r0, lsl #6
    55c0:	6d742200 	lfmvs	f2, 2, [r4, #-0]
    55c4:	15010070 	strne	r0, [r1, #-112]	; 0x70
    55c8:	00003a01 	andeq	r3, r0, r1, lsl #20
    55cc:	00195a00 	andseq	r5, r9, r0, lsl #20
    55d0:	0a230000 	beq	8c55d8 <__Stack_Size+0x8c51d8>
    55d4:	01000022 	tsteq	r0, r2, lsr #32
    55d8:	0000012e 	andeq	r0, r0, lr, lsr #2
    55dc:	000c0000 	andeq	r0, ip, r0
    55e0:	9c010000 	stcls	0, cr0, [r1], {-0}
    55e4:	00000569 	andeq	r0, r0, r9, ror #10
    55e8:	0006d324 	andeq	sp, r6, r4, lsr #6
    55ec:	012e0100 	teqeq	lr, r0, lsl #2
    55f0:	0000005e 	andeq	r0, r0, lr, asr r0
    55f4:	23005001 	movwcs	r5, #1
    55f8:	0000203e 	andeq	r2, r0, lr, lsr r0
    55fc:	00013d01 	andeq	r3, r1, r1, lsl #26
    5600:	18000000 	stmdane	r0, {}	; <UNPREDICTABLE>
    5604:	01000000 	mrseq	r0, (UNDEF: 0)
    5608:	0005909c 	muleq	r5, ip, r0
    560c:	06d32000 	ldrbeq	r2, [r3], r0
    5610:	3d010000 	stccc	0, cr0, [r1, #-0]
    5614:	00005e01 	andeq	r5, r0, r1, lsl #28
    5618:	00197900 	andseq	r7, r9, r0, lsl #18
    561c:	6e1e0000 	cdpvs	0, 1, cr0, cr14, cr0, {0}
    5620:	01000021 	tsteq	r0, r1, lsr #32
    5624:	004c014d 	subeq	r0, ip, sp, asr #2
    5628:	00000000 	andeq	r0, r0, r0
    562c:	00100000 	andseq	r0, r0, r0
    5630:	9c010000 	stcls	0, cr0, [r1], {-0}
    5634:	0024701f 	eoreq	r7, r4, pc, lsl r0
    5638:	015a0100 	cmpeq	sl, r0, lsl #2
    563c:	000000a4 	andeq	r0, r0, r4, lsr #1
    5640:	00000000 	andeq	r0, r0, r0
    5644:	00000020 	andeq	r0, r0, r0, lsr #32
    5648:	05f19c01 	ldrbeq	r9, [r1, #3073]!	; 0xc01
    564c:	d3200000 	teqle	r0, #0
    5650:	01000006 	tsteq	r0, r6
    5654:	005e015a 	subseq	r0, lr, sl, asr r1
    5658:	199a0000 	ldmibne	sl, {}	; <UNPREDICTABLE>
    565c:	26210000 	strtcs	r0, [r1], -r0
    5660:	01000024 	tsteq	r0, r4, lsr #32
    5664:	00a4015c 	adceq	r0, r4, ip, asr r1
    5668:	19bb0000 	ldmibne	fp!, {}	; <UNPREDICTABLE>
    566c:	74220000 	strtvc	r0, [r2], #-0
    5670:	0100706d 	tsteq	r0, sp, rrx
    5674:	003a015d 	eorseq	r0, sl, sp, asr r1
    5678:	19e20000 	stmibne	r2!, {}^	; <UNPREDICTABLE>
    567c:	1e000000 	cdpne	0, 0, cr0, cr0, cr0, {0}
    5680:	00002139 	andeq	r2, r0, r9, lsr r1
    5684:	3a017701 	bcc	63290 <__Stack_Size+0x62e90>
    5688:	00000000 	andeq	r0, r0, r0
    568c:	0c000000 	stceq	0, cr0, [r0], {-0}
    5690:	01000000 	mrseq	r0, (UNDEF: 0)
    5694:	0585239c 	streq	r2, [r5, #924]	; 0x39c
    5698:	89010000 	stmdbhi	r1, {}	; <UNPREDICTABLE>
    569c:	0014a801 	andseq	sl, r4, r1, lsl #16
    56a0:	00001408 	andeq	r1, r0, r8, lsl #8
    56a4:	3e9c0100 	fmlcce	f0, f4, f0
    56a8:	20000006 	andcs	r0, r0, r6
    56ac:	00002419 	andeq	r2, r0, r9, lsl r4
    56b0:	3a018901 	bcc	67abc <__Stack_Size+0x676bc>
    56b4:	01000000 	mrseq	r0, (UNDEF: 0)
    56b8:	2000001a 	andcs	r0, r0, sl, lsl r0
    56bc:	00001998 	muleq	r0, r8, r9
    56c0:	3a018901 	bcc	67acc <__Stack_Size+0x676cc>
    56c4:	22000000 	andcs	r0, r0, #0
    56c8:	0000001a 	andeq	r0, r0, sl, lsl r0
    56cc:	00019d23 	andeq	r9, r1, r3, lsr #26
    56d0:	01990100 	orrseq	r0, r9, r0, lsl #2
    56d4:	080014bc 	stmdaeq	r0, {r2, r3, r4, r5, r7, sl, ip}
    56d8:	00000018 	andeq	r0, r0, r8, lsl r0
    56dc:	065e9c01 	ldrbeq	r9, [lr], -r1, lsl #24
    56e0:	c8250000 	stmdagt	r5!, {}	; <UNPREDICTABLE>
    56e4:	75080014 	strvc	r0, [r8, #-20]
    56e8:	00000009 	andeq	r0, r0, r9
    56ec:	0021b626 	eoreq	fp, r1, r6, lsr #12
    56f0:	01a70100 			; <UNDEFINED> instruction: 0x01a70100
    56f4:	00000000 	andeq	r0, r0, r0
    56f8:	00000010 	andeq	r0, r0, r0, lsl r0
    56fc:	d3239c01 	teqle	r3, #256	; 0x100
    5700:	01000022 	tsteq	r0, r2, lsr #32
    5704:	000001ba 			; <UNDEFINED> instruction: 0x000001ba
    5708:	00180000 	andseq	r0, r8, r0
    570c:	9c010000 	stcls	0, cr0, [r1], {-0}
    5710:	000006a5 	andeq	r0, r0, r5, lsr #13
    5714:	00246320 	eoreq	r6, r4, r0, lsr #6
    5718:	01ba0100 			; <UNDEFINED> instruction: 0x01ba0100
    571c:	0000005e 	andeq	r0, r0, lr, asr r0
    5720:	00001a43 	andeq	r1, r0, r3, asr #20
    5724:	001a7c24 	andseq	r7, sl, r4, lsr #24
    5728:	01ba0100 			; <UNDEFINED> instruction: 0x01ba0100
    572c:	000000c4 	andeq	r0, r0, r4, asr #1
    5730:	23005101 	movwcs	r5, #257	; 0x101
    5734:	000022ba 			; <UNDEFINED> instruction: 0x000022ba
    5738:	0001d801 	andeq	sp, r1, r1, lsl #16
    573c:	20000000 	andcs	r0, r0, r0
    5740:	01000000 	mrseq	r0, (UNDEF: 0)
    5744:	0006ec9c 	muleq	r6, ip, ip
    5748:	218b2000 	orrcs	r2, fp, r0
    574c:	d8010000 	stmdale	r1, {}	; <UNPREDICTABLE>
    5750:	00003a01 	andeq	r3, r0, r1, lsl #20
    5754:	001a7d00 	andseq	r7, sl, r0, lsl #26
    5758:	1a7c2000 	bne	1f0d760 <__Stack_Size+0x1f0d360>
    575c:	d8010000 	stmdale	r1, {}	; <UNPREDICTABLE>
    5760:	0000c401 	andeq	ip, r0, r1, lsl #8
    5764:	001a9e00 	andseq	r9, sl, r0, lsl #28
    5768:	1f3d2100 	svcne	0x003d2100
    576c:	da010000 	ble	45774 <__Stack_Size+0x45374>
    5770:	00003a01 	andeq	r3, r0, r1, lsl #20
    5774:	001ad800 	andseq	sp, sl, r0, lsl #16
    5778:	0b230000 	bleq	8c5780 <__Stack_Size+0x8c5380>
    577c:	01000021 	tsteq	r0, r1, lsr #32
    5780:	00000200 	andeq	r0, r0, r0, lsl #4
    5784:	004c0000 	subeq	r0, ip, r0
    5788:	9c010000 	stcls	0, cr0, [r1], {-0}
    578c:	00000773 	andeq	r0, r0, r3, ror r7
    5790:	00218b20 	eoreq	r8, r1, r0, lsr #22
    5794:	02000100 	andeq	r0, r0, #0, 2
    5798:	0000003a 	andeq	r0, r0, sl, lsr r0
    579c:	00001b20 	andeq	r1, r0, r0, lsr #22
    57a0:	0023bb20 	eoreq	fp, r3, r0, lsr #22
    57a4:	02000100 	andeq	r0, r0, #0, 2
    57a8:	0000005e 	andeq	r0, r0, lr, asr r0
    57ac:	00001b41 	andeq	r1, r0, r1, asr #22
    57b0:	0020a320 	eoreq	sl, r0, r0, lsr #6
    57b4:	02010100 	andeq	r0, r1, #0, 2
    57b8:	0000005e 	andeq	r0, r0, lr, asr r0
    57bc:	00001b62 	andeq	r1, r0, r2, ror #22
    57c0:	001fe621 	andseq	lr, pc, r1, lsr #12
    57c4:	02030100 	andeq	r0, r3, #0, 2
    57c8:	0000003a 	andeq	r0, r0, sl, lsr r0
    57cc:	00001b83 	andeq	r1, r0, r3, lsl #23
    57d0:	00232921 	eoreq	r2, r3, r1, lsr #18
    57d4:	02030100 	andeq	r0, r3, #0, 2
    57d8:	0000003a 	andeq	r0, r0, sl, lsr r0
    57dc:	00001bc0 	andeq	r1, r0, r0, asr #23
    57e0:	00244821 	eoreq	r4, r4, r1, lsr #16
    57e4:	02030100 	andeq	r0, r3, #0, 2
    57e8:	0000003a 	andeq	r0, r0, sl, lsr r0
    57ec:	00001bf0 	strdeq	r1, [r0], -r0
    57f0:	0022fc21 	eoreq	pc, r2, r1, lsr #24
    57f4:	02040100 	andeq	r0, r4, #0, 2
    57f8:	0000003a 	andeq	r0, r0, sl, lsr r0
    57fc:	00001c14 	andeq	r1, r0, r4, lsl ip
    5800:	23601f00 	cmncs	r0, #0, 30
    5804:	2a010000 	bcs	4580c <__Stack_Size+0x4540c>
    5808:	0000a402 	andeq	sl, r0, r2, lsl #8
    580c:	00000000 	andeq	r0, r0, r0
    5810:	00001c00 	andeq	r1, r0, r0, lsl #24
    5814:	ce9c0100 	fmlgte	f0, f4, f0
    5818:	20000007 	andcs	r0, r0, r7
    581c:	0000218b 	andeq	r2, r0, fp, lsl #3
    5820:	3a022a01 	bcc	9002c <__Stack_Size+0x8fc2c>
    5824:	59000000 	stmdbpl	r0, {}	; <UNPREDICTABLE>
    5828:	2100001c 	tstcs	r0, ip, lsl r0
    582c:	00001c4c 	andeq	r1, r0, ip, asr #24
    5830:	a4022c01 	strge	r2, [r2], #-3073	; 0xc01
    5834:	7a000000 	bvc	583c <__Stack_Size+0x543c>
    5838:	2200001c 	andcs	r0, r0, #28
    583c:	00706d74 	rsbseq	r6, r0, r4, ror sp
    5840:	3a022d01 	bcc	90c4c <__Stack_Size+0x9084c>
    5844:	a1000000 	mrsge	r0, (UNDEF: 0)
    5848:	2100001c 	tstcs	r0, ip, lsl r0
    584c:	00002227 	andeq	r2, r0, r7, lsr #4
    5850:	3a022d01 	bcc	90c5c <__Stack_Size+0x9085c>
    5854:	d0000000 	andle	r0, r0, r0
    5858:	0000001c 	andeq	r0, r0, ip, lsl r0
    585c:	00223323 	eoreq	r3, r2, r3, lsr #6
    5860:	02500100 	subseq	r0, r0, #0, 2
    5864:	00000000 	andeq	r0, r0, r0
    5868:	00000018 	andeq	r0, r0, r8, lsl r0
    586c:	08059c01 	stmdaeq	r5, {r0, sl, fp, ip, pc}
    5870:	8b200000 	blhi	805878 <__Stack_Size+0x805478>
    5874:	01000021 	tsteq	r0, r1, lsr #32
    5878:	003a0250 	eorseq	r0, sl, r0, asr r2
    587c:	1d190000 	ldcne	0, cr0, [r9, #-0]
    5880:	74220000 	strtvc	r0, [r2], #-0
    5884:	0100706d 	tsteq	r0, sp, rrx
    5888:	003a0252 	eorseq	r0, sl, r2, asr r2
    588c:	1d3a0000 	ldcne	0, cr0, [sl, #-0]
    5890:	23000000 	movwcs	r0, #0
    5894:	00002386 	andeq	r2, r0, r6, lsl #7
    5898:	00026801 	andeq	r6, r2, r1, lsl #16
    589c:	18000000 	stmdane	r0, {}	; <UNPREDICTABLE>
    58a0:	01000000 	mrseq	r0, (UNDEF: 0)
    58a4:	00083c9c 	muleq	r8, ip, ip
    58a8:	218b2000 	orrcs	r2, fp, r0
    58ac:	68010000 	stmdavs	r1, {}	; <UNPREDICTABLE>
    58b0:	00003a02 	andeq	r3, r0, r2, lsl #20
    58b4:	001d5c00 	andseq	r5, sp, r0, lsl #24
    58b8:	6d742200 	lfmvs	f2, 2, [r4, #-0]
    58bc:	6a010070 	bvs	45a84 <__Stack_Size+0x45684>
    58c0:	00003a02 	andeq	r3, r0, r2, lsl #20
    58c4:	001d7d00 	andseq	r7, sp, r0, lsl #26
    58c8:	cd1f0000 	ldcgt	0, cr0, [pc, #-0]	; 58d0 <__Stack_Size+0x54d0>
    58cc:	01000021 	tsteq	r0, r1, lsr #32
    58d0:	00a40286 	adceq	r0, r4, r6, lsl #5
    58d4:	00000000 	andeq	r0, r0, r0
    58d8:	001c0000 	andseq	r0, ip, r0
    58dc:	9c010000 	stcls	0, cr0, [r1], {-0}
    58e0:	00000897 	muleq	r0, r7, r8
    58e4:	00218b20 	eoreq	r8, r1, r0, lsr #22
    58e8:	02860100 	addeq	r0, r6, #0, 2
    58ec:	0000003a 	andeq	r0, r0, sl, lsr r0
    58f0:	00001dac 	andeq	r1, r0, ip, lsr #27
    58f4:	001c4c21 	andseq	r4, ip, r1, lsr #24
    58f8:	02880100 	addeq	r0, r8, #0, 2
    58fc:	000000a4 	andeq	r0, r0, r4, lsr #1
    5900:	00001dcd 	andeq	r1, r0, sp, asr #27
    5904:	706d7422 	rsbvc	r7, sp, r2, lsr #8
    5908:	028a0100 	addeq	r0, sl, #0, 2
    590c:	0000003a 	andeq	r0, r0, sl, lsr r0
    5910:	00001df4 	strdeq	r1, [r0], -r4
    5914:	00222721 	eoreq	r2, r2, r1, lsr #14
    5918:	028a0100 	addeq	r0, sl, #0, 2
    591c:	0000003a 	andeq	r0, r0, sl, lsr r0
    5920:	00001e23 	andeq	r1, r0, r3, lsr #28
    5924:	23381f00 	teqcs	r8, #0, 30
    5928:	ae010000 	cdpge	0, 0, cr0, cr1, cr0, {0}
    592c:	00003a02 	andeq	r3, r0, r2, lsl #20
    5930:	00000000 	andeq	r0, r0, r0
    5934:	00003000 	andeq	r3, r0, r0
    5938:	f29c0100 	vaddw.s16	q0, q6, d0
    593c:	20000008 	andcs	r0, r0, r8
    5940:	0000218b 	andeq	r2, r0, fp, lsl #3
    5944:	3a02ae01 	bcc	b1150 <__Stack_Size+0xb0d50>
    5948:	6c000000 	stcvs	0, cr0, [r0], {-0}
    594c:	2100001e 	tstcs	r0, lr, lsl r0
    5950:	000023ae 	andeq	r2, r0, lr, lsr #7
    5954:	3a02b001 	bcc	b1960 <__Stack_Size+0xb1560>
    5958:	bf000000 	svclt	0x00000000
    595c:	2100001e 	tstcs	r0, lr, lsl r0
    5960:	00001f3d 	andeq	r1, r0, sp, lsr pc
    5964:	3a02b101 	bcc	b1d70 <__Stack_Size+0xb1970>
    5968:	0c000000 	stceq	0, cr0, [r0], {-0}
    596c:	2100001f 	tstcs	r0, pc, lsl r0
    5970:	00002227 	andeq	r2, r0, r7, lsr #4
    5974:	3a02b101 	bcc	b1d80 <__Stack_Size+0xb1980>
    5978:	5b000000 	blpl	5980 <__Stack_Size+0x5580>
    597c:	0000001f 	andeq	r0, r0, pc, lsl r0
    5980:	00208e1f 	eoreq	r8, r0, pc, lsl lr
    5984:	02dc0100 	sbcseq	r0, ip, #0, 2
    5988:	0000003a 	andeq	r0, r0, sl, lsr r0
    598c:	00000000 	andeq	r0, r0, r0
    5990:	00000014 	andeq	r0, r0, r4, lsl r0
    5994:	093d9c01 	ldmdbeq	sp!, {r0, sl, fp, ip, pc}
    5998:	8b200000 	blhi	8059a0 <__Stack_Size+0x8055a0>
    599c:	01000021 	tsteq	r0, r1, lsr #32
    59a0:	003a02dc 	ldrsbteq	r0, [sl], -ip
    59a4:	1fd80000 	svcne	0x00d80000
    59a8:	fe210000 	cdp2	0, 2, cr0, cr1, cr0, {0}
    59ac:	01000020 	tsteq	r0, r0, lsr #32
    59b0:	003a02de 	ldrsbteq	r0, [sl], -lr
    59b4:	1ff90000 	svcne	0x00f90000
    59b8:	74220000 	strtvc	r0, [r2], #-0
    59bc:	0100706d 	tsteq	r0, sp, rrx
    59c0:	003a02df 	ldrsbteq	r0, [sl], -pc
    59c4:	20180000 	andscs	r0, r8, r0
    59c8:	27000000 	strcs	r0, [r0, -r0]
    59cc:	00002436 	andeq	r2, r0, r6, lsr r4
    59d0:	54272905 	strtpl	r2, [r7], #-2309	; 0x905
    59d4:	05000024 	streq	r0, [r0, #-36]	; 0x24
    59d8:	21a72728 			; <UNDEFINED> instruction: 0x21a72728
    59dc:	2c050000 	stccs	0, cr0, [r5], {-0}
    59e0:	00229c27 	eoreq	r9, r2, r7, lsr #24
    59e4:	282b0500 	stmdacs	fp!, {r8, sl}
    59e8:	0000225e 	andeq	r2, r0, lr, asr r2
    59ec:	096a2e05 	stmdbeq	sl!, {r0, r2, r9, sl, fp, sp}^
    59f0:	3a290000 	bcc	a459f8 <__Stack_Size+0xa455f8>
    59f4:	00000000 	andeq	r0, r0, r0
    59f8:	00212c2a 	eoreq	r2, r1, sl, lsr #24
    59fc:	3a2f0500 	bcc	bc6e04 <__Stack_Size+0xbc6a04>
    5a00:	27000000 	strcs	r0, [r0, -r0]
    5a04:	0000226e 	andeq	r2, r0, lr, ror #4
    5a08:	6d001f05 	stcvs	15, cr1, [r0, #-20]	; 0xffffffec
    5a0c:	04000008 	streq	r0, [r0], #-8
    5a10:	00159200 	andseq	r9, r5, r0, lsl #4
    5a14:	29010400 	stmdbcs	r1, {sl}
    5a18:	01000000 	mrseq	r0, (UNDEF: 0)
    5a1c:	000024f4 	strdeq	r2, [r0], -r4
    5a20:	000003c2 	andeq	r0, r0, r2, asr #7
    5a24:	000006c0 	andeq	r0, r0, r0, asr #13
    5a28:	00000000 	andeq	r0, r0, r0
    5a2c:	000019df 	ldrdeq	r1, [r0], -pc	; <UNPREDICTABLE>
    5a30:	57050402 	strpl	r0, [r5, -r2, lsl #8]
    5a34:	02000008 	andeq	r0, r0, #8
    5a38:	08290502 	stmdaeq	r9!, {r1, r8, sl}
    5a3c:	01020000 	mrseq	r0, (UNDEF: 2)
    5a40:	000a1006 	andeq	r1, sl, r6
    5a44:	33750300 	cmncc	r5, #0, 6
    5a48:	27020032 	smladxcs	r2, r2, r0, r0
    5a4c:	00000045 	andeq	r0, r0, r5, asr #32
    5a50:	64070402 	strvs	r0, [r7], #-1026	; 0x402
    5a54:	03000009 	movweq	r0, #9
    5a58:	00363175 	eorseq	r3, r6, r5, ror r1
    5a5c:	00572802 	subseq	r2, r7, r2, lsl #16
    5a60:	02020000 	andeq	r0, r2, #0
    5a64:	000c0907 	andeq	r0, ip, r7, lsl #18
    5a68:	38750300 	ldmdacc	r5!, {r8, r9}^
    5a6c:	68290200 	stmdavs	r9!, {r9}
    5a70:	02000000 	andeq	r0, r0, #0
    5a74:	0a0e0801 	beq	387a80 <__Stack_Size+0x387680>
    5a78:	75030000 	strvc	r0, [r3, #-0]
    5a7c:	02003863 	andeq	r3, r0, #6488064	; 0x630000
    5a80:	00007a2d 	andeq	r7, r0, sp, lsr #20
    5a84:	00680400 	rsbeq	r0, r8, r0, lsl #8
    5a88:	75050000 	strvc	r0, [r5, #-0]
    5a8c:	02000004 	andeq	r0, r0, #4
    5a90:	00008a2f 	andeq	r8, r0, pc, lsr #20
    5a94:	00450600 	subeq	r0, r5, r0, lsl #12
    5a98:	76030000 	strvc	r0, [r3], -r0
    5a9c:	02003875 	andeq	r3, r0, #7667712	; 0x750000
    5aa0:	00009a31 	andeq	r9, r0, r1, lsr sl
    5aa4:	00680600 	rsbeq	r0, r8, r0, lsl #12
    5aa8:	01070000 	mrseq	r0, (UNDEF: 7)
    5aac:	00b43c02 	adcseq	r3, r4, r2, lsl #24
    5ab0:	c3080000 	movwgt	r0, #32768	; 0x8000
    5ab4:	0000001e 	andeq	r0, r0, lr, lsl r0
    5ab8:	54455309 	strbpl	r5, [r5], #-777	; 0x309
    5abc:	05000100 	streq	r0, [r0, #-256]	; 0x100
    5ac0:	000007b8 			; <UNDEFINED> instruction: 0x000007b8
    5ac4:	009f3c02 	addseq	r3, pc, r2, lsl #24
    5ac8:	1b050000 	blne	145ad0 <__Stack_Size+0x1456d0>
    5acc:	02000025 	andeq	r0, r0, #37	; 0x25
    5ad0:	00009f3c 	andeq	r9, r0, ip, lsr pc
    5ad4:	02010700 	andeq	r0, r1, #0, 14
    5ad8:	0000df3e 	andeq	sp, r0, lr, lsr pc
    5adc:	055b0800 	ldrbeq	r0, [fp, #-2048]	; 0x800
    5ae0:	08000000 	stmdaeq	r0, {}	; <UNPREDICTABLE>
    5ae4:	00000941 	andeq	r0, r0, r1, asr #18
    5ae8:	22050001 	andcs	r0, r5, #1
    5aec:	02000001 	andeq	r0, r0, #1
    5af0:	0000ca3e 	andeq	ip, r0, lr, lsr sl
    5af4:	02010700 	andeq	r0, r1, #0, 14
    5af8:	0000ff41 	andeq	pc, r0, r1, asr #30
    5afc:	0cb50800 	ldceq	8, cr0, [r5]
    5b00:	08000000 	stmdaeq	r0, {}	; <UNPREDICTABLE>
    5b04:	0000037d 	andeq	r0, r0, sp, ror r3
    5b08:	57050001 	strpl	r0, [r5, -r1]
    5b0c:	02000001 	andeq	r0, r0, #1
    5b10:	0000ea41 	andeq	lr, r0, r1, asr #20
    5b14:	07040200 	streq	r0, [r4, -r0, lsl #4]
    5b18:	0000095b 	andeq	r0, r0, fp, asr r9
    5b1c:	aa03280a 	bge	cfb4c <__Stack_Size+0xcf74c>
    5b20:	00019c01 	andeq	r9, r1, r1, lsl #24
    5b24:	52430b00 	subpl	r0, r3, #0, 22
    5b28:	01ac0300 			; <UNDEFINED> instruction: 0x01ac0300
    5b2c:	0000007f 	andeq	r0, r0, pc, ror r0
    5b30:	25750c00 	ldrbcs	r0, [r5, #-3072]!	; 0xc00
    5b34:	ad030000 	stcge	0, cr0, [r3, #-0]
    5b38:	00007f01 	andeq	r7, r0, r1, lsl #30
    5b3c:	430b0400 	movwmi	r0, #46080	; 0xb400
    5b40:	03005249 	movweq	r5, #585	; 0x249
    5b44:	007f01ae 	rsbseq	r0, pc, lr, lsr #3
    5b48:	0c080000 	stceq	0, cr0, [r8], {-0}
    5b4c:	000025da 	ldrdeq	r2, [r0], -sl
    5b50:	7f01af03 	svcvc	0x0001af03
    5b54:	0c000000 	stceq	0, cr0, [r0], {-0}
    5b58:	0024bb0c 	eoreq	fp, r4, ip, lsl #22
    5b5c:	01b00300 	lslseq	r0, r0, #6
    5b60:	0000007f 	andeq	r0, r0, pc, ror r0
    5b64:	25fc0c10 	ldrbcs	r0, [ip, #3088]!	; 0xc10
    5b68:	b1030000 	mrslt	r0, (UNDEF: 3)
    5b6c:	00007f01 	andeq	r7, r0, r1, lsl #30
    5b70:	0d0c1400 	cfstrseq	mvf1, [ip, #-0]
    5b74:	03000026 	movweq	r0, #38	; 0x26
    5b78:	007f01b2 	ldrhteq	r0, [pc], #-18
    5b7c:	0c180000 	ldceq	0, cr0, [r8], {-0}
    5b80:	00002589 	andeq	r2, r0, r9, lsl #11
    5b84:	7f01b303 	svcvc	0x0001b303
    5b88:	1c000000 	stcne	0, cr0, [r0], {-0}
    5b8c:	0025240c 	eoreq	r2, r5, ip, lsl #8
    5b90:	01b40300 			; <UNDEFINED> instruction: 0x01b40300
    5b94:	0000007f 	andeq	r0, r0, pc, ror r0
    5b98:	53430b20 	movtpl	r0, #15136	; 0x3b20
    5b9c:	b5030052 	strlt	r0, [r3, #-82]	; 0x52
    5ba0:	00007f01 	andeq	r7, r0, r1, lsl #30
    5ba4:	0d002400 	cfstrseq	mvf2, [r0, #-0]
    5ba8:	000024af 	andeq	r2, r0, pc, lsr #9
    5bac:	1101b603 	tstne	r1, r3, lsl #12
    5bb0:	0e000001 	cdpeq	0, 0, cr0, cr0, cr1, {0}
    5bb4:	ed190414 	cfldrs	mvf0, [r9, #-80]	; 0xffffffb0
    5bb8:	0f000001 	svceq	0x00000001
    5bbc:	000026b4 			; <UNDEFINED> instruction: 0x000026b4
    5bc0:	003a1b04 	eorseq	r1, sl, r4, lsl #22
    5bc4:	0f000000 	svceq	0x00000000
    5bc8:	0000257a 	andeq	r2, r0, sl, ror r5
    5bcc:	003a1c04 	eorseq	r1, sl, r4, lsl #24
    5bd0:	0f040000 	svceq	0x00040000
    5bd4:	0000270c 	andeq	r2, r0, ip, lsl #14
    5bd8:	003a1d04 	eorseq	r1, sl, r4, lsl #26
    5bdc:	0f080000 	svceq	0x00080000
    5be0:	000026d0 	ldrdeq	r2, [r0], -r0
    5be4:	003a1e04 	eorseq	r1, sl, r4, lsl #28
    5be8:	0f0c0000 	svceq	0x000c0000
    5bec:	00002655 	andeq	r2, r0, r5, asr r6
    5bf0:	003a1f04 	eorseq	r1, sl, r4, lsl #30
    5bf4:	00100000 	andseq	r0, r0, r0
    5bf8:	00254205 	eoreq	r4, r5, r5, lsl #4
    5bfc:	a8200400 	stmdage	r0!, {sl}
    5c00:	10000001 	andne	r0, r0, r1
    5c04:	000000b4 	strheq	r0, [r0], -r4
    5c08:	14d47c01 	ldrbne	r7, [r4], #3073	; 0xc01
    5c0c:	003c0800 	eorseq	r0, ip, r0, lsl #16
    5c10:	9c010000 	stcls	0, cr0, [r1], {-0}
    5c14:	0005ce11 	andeq	ip, r5, r1, lsl lr
    5c18:	109f0100 	addsne	r0, pc, r0, lsl #2
    5c1c:	38080015 	stmdacc	r8, {r0, r2, r4}
    5c20:	01000000 	mrseq	r0, (UNDEF: 0)
    5c24:	00022c9c 	muleq	r2, ip, ip
    5c28:	26f31200 	ldrbtcs	r1, [r3], r0, lsl #4
    5c2c:	9f010000 	svcls	0x00010000
    5c30:	0000003a 	andeq	r0, r0, sl, lsr r0
    5c34:	11005001 	tstne	r0, r1
    5c38:	00002637 	andeq	r2, r0, r7, lsr r6
    5c3c:	0000e901 	andeq	lr, r0, r1, lsl #18
    5c40:	00140000 	andseq	r0, r4, r0
    5c44:	9c010000 	stcls	0, cr0, [r1], {-0}
    5c48:	00000260 	andeq	r0, r0, r0, ror #4
    5c4c:	00264113 	eoreq	r4, r6, r3, lsl r1
    5c50:	5ee90100 	cdppl	1, 14, cr0, cr9, cr0, {0}
    5c54:	43000000 	movwmi	r0, #0
    5c58:	14000020 	strne	r0, [r0], #-32
    5c5c:	00001f3d 	andeq	r1, r0, sp, lsr pc
    5c60:	003aeb01 	eorseq	lr, sl, r1, lsl #22
    5c64:	20640000 	rsbcs	r0, r4, r0
    5c68:	15000000 	strne	r0, [r0, #-0]
    5c6c:	00002776 	andeq	r2, r0, r6, ror r7
    5c70:	00010601 	andeq	r0, r1, r1, lsl #12
    5c74:	0c000000 	stceq	0, cr0, [r0], {-0}
    5c78:	01000000 	mrseq	r0, (UNDEF: 0)
    5c7c:	0002859c 	muleq	r2, ip, r5
    5c80:	1a7c1600 	bne	1f0b488 <__Stack_Size+0x1f0b088>
    5c84:	06010000 	streq	r0, [r1], -r0
    5c88:	0000df01 	andeq	sp, r0, r1, lsl #30
    5c8c:	00500100 	subseq	r0, r0, r0, lsl #2
    5c90:	00016f15 	andeq	r6, r1, r5, lsl pc
    5c94:	011f0100 	tsteq	pc, r0, lsl #2
    5c98:	08001548 	stmdaeq	r0, {r3, r6, r8, sl, ip}
    5c9c:	00000014 	andeq	r0, r0, r4, lsl r0
    5ca0:	02cc9c01 	sbceq	r9, ip, #256	; 0x100
    5ca4:	6f170000 	svcvs	0x00170000
    5ca8:	01000026 	tsteq	r0, r6, lsr #32
    5cac:	003a011f 	eorseq	r0, sl, pc, lsl r1
    5cb0:	208e0000 	addcs	r0, lr, r0
    5cb4:	54170000 	ldrpl	r0, [r7], #-0
    5cb8:	01000025 	tsteq	r0, r5, lsr #32
    5cbc:	003a011f 	eorseq	r0, sl, pc, lsl r1
    5cc0:	20af0000 	adccs	r0, pc, r0
    5cc4:	3d180000 	ldccc	0, cr0, [r8, #-0]
    5cc8:	0100001f 	tsteq	r0, pc, lsl r0
    5ccc:	003a0121 	eorseq	r0, sl, r1, lsr #2
    5cd0:	20d00000 	sbcscs	r0, r0, r0
    5cd4:	15000000 	strne	r0, [r0, #-0]
    5cd8:	00000b9d 	muleq	r0, sp, fp
    5cdc:	5c013c01 	stcpl	12, cr3, [r1], {1}
    5ce0:	0c080015 	stceq	0, cr0, [r8], {21}
    5ce4:	01000000 	mrseq	r0, (UNDEF: 0)
    5ce8:	0002f19c 	muleq	r2, ip, r1
    5cec:	1a7c1600 	bne	1f0b4f4 <__Stack_Size+0x1f0b0f4>
    5cf0:	3c010000 	stccc	0, cr0, [r1], {-0}
    5cf4:	0000df01 	andeq	sp, r0, r1, lsl #30
    5cf8:	00500100 	subseq	r0, r0, r0, lsl #2
    5cfc:	00001815 	andeq	r1, r0, r5, lsl r8
    5d00:	014f0100 	mrseq	r0, (UNDEF: 95)
    5d04:	08001568 	stmdaeq	r0, {r3, r5, r6, r8, sl, ip}
    5d08:	00000014 	andeq	r0, r0, r4, lsl r0
    5d0c:	03289c01 	teqeq	r8, #256	; 0x100
    5d10:	fb170000 	blx	5c5d1a <__Stack_Size+0x5c591a>
    5d14:	01000026 	tsteq	r0, r6, lsr #32
    5d18:	003a014f 	eorseq	r0, sl, pc, asr #2
    5d1c:	210d0000 	mrscs	r0, (UNDEF: 13)
    5d20:	3d180000 	ldccc	0, cr0, [r8, #-0]
    5d24:	0100001f 	tsteq	r0, pc, lsl r0
    5d28:	003a0151 	eorseq	r0, sl, r1, asr r1
    5d2c:	212e0000 	teqcs	lr, r0
    5d30:	19000000 	stmdbne	r0, {}	; <UNPREDICTABLE>
    5d34:	0000092d 	andeq	r0, r0, sp, lsr #18
    5d38:	5e016d01 	cdppl	13, 0, cr6, cr1, cr1, {0}
    5d3c:	7c000000 	stcvc	0, cr0, [r0], {-0}
    5d40:	10080015 	andne	r0, r8, r5, lsl r0
    5d44:	01000000 	mrseq	r0, (UNDEF: 0)
    5d48:	06be159c 	ssateq	r1, #31, ip, lsl #11
    5d4c:	84010000 	strhi	r0, [r1], #-0
    5d50:	00158c01 	andseq	r8, r5, r1, lsl #24
    5d54:	00001408 	andeq	r1, r0, r8, lsl #8
    5d58:	759c0100 	ldrvc	r0, [ip, #256]	; 0x100
    5d5c:	17000003 	strne	r0, [r0, -r3]
    5d60:	0000269f 	muleq	r0, pc, r6	; <UNPREDICTABLE>
    5d64:	3a018401 	bcc	66d70 <__Stack_Size+0x66970>
    5d68:	58000000 	stmdapl	r0, {}	; <UNPREDICTABLE>
    5d6c:	18000021 	stmdane	r0, {r0, r5}
    5d70:	00001f3d 	andeq	r1, r0, sp, lsr pc
    5d74:	3a018601 	bcc	67580 <__Stack_Size+0x67180>
    5d78:	79000000 	stmdbvc	r0, {}	; <UNPREDICTABLE>
    5d7c:	00000021 	andeq	r0, r0, r1, lsr #32
    5d80:	0006ee15 	andeq	lr, r6, r5, lsl lr
    5d84:	01a50100 			; <UNDEFINED> instruction: 0x01a50100
    5d88:	080015a0 	stmdaeq	r0, {r5, r7, r8, sl, ip}
    5d8c:	00000014 	andeq	r0, r0, r4, lsl r0
    5d90:	03ac9c01 			; <UNDEFINED> instruction: 0x03ac9c01
    5d94:	c4170000 	ldrgt	r0, [r7], #-0
    5d98:	01000024 	tsteq	r0, r4, lsr #32
    5d9c:	003a01a5 	eorseq	r0, sl, r5, lsr #3
    5da0:	21a30000 			; <UNDEFINED> instruction: 0x21a30000
    5da4:	3d180000 	ldccc	0, cr0, [r8, #-0]
    5da8:	0100001f 	tsteq	r0, pc, lsl r0
    5dac:	003a01a7 	eorseq	r0, sl, r7, lsr #3
    5db0:	21c40000 	biccs	r0, r4, r0
    5db4:	15000000 	strne	r0, [r0, #-0]
    5db8:	000001f5 	strdeq	r0, [r0], -r5
    5dbc:	b401c601 	strlt	ip, [r1], #-1537	; 0x601
    5dc0:	14080015 	strne	r0, [r8], #-21
    5dc4:	01000000 	mrseq	r0, (UNDEF: 0)
    5dc8:	0003e39c 	muleq	r3, ip, r3
    5dcc:	24c41700 	strbcs	r1, [r4], #1792	; 0x700
    5dd0:	c6010000 	strgt	r0, [r1], -r0
    5dd4:	00003a01 	andeq	r3, r0, r1, lsl #20
    5dd8:	0021ee00 	eoreq	lr, r1, r0, lsl #28
    5ddc:	1f3d1800 	svcne	0x003d1800
    5de0:	c8010000 	stmdagt	r1, {}	; <UNPREDICTABLE>
    5de4:	00003a01 	andeq	r3, r0, r1, lsl #20
    5de8:	00220f00 	eoreq	r0, r2, r0, lsl #30
    5dec:	e0150000 	ands	r0, r5, r0
    5df0:	01000026 	tsteq	r0, r6, lsr #32
    5df4:	000001e9 	andeq	r0, r0, r9, ror #3
    5df8:	00180000 	andseq	r0, r8, r0
    5dfc:	9c010000 	stcls	0, cr0, [r1], {-0}
    5e00:	00000418 	andeq	r0, r0, r8, lsl r4
    5e04:	00278917 	eoreq	r8, r7, r7, lsl r9
    5e08:	01e90100 	mvneq	r0, r0, lsl #2
    5e0c:	0000005e 	andeq	r0, r0, lr, asr r0
    5e10:	00002239 	andeq	r2, r0, r9, lsr r2
    5e14:	001a7c16 	andseq	r7, sl, r6, lsl ip
    5e18:	01e90100 	mvneq	r0, r0, lsl #2
    5e1c:	000000df 	ldrdeq	r0, [r0], -pc	; <UNPREDICTABLE>
    5e20:	15005101 	strne	r5, [r0, #-257]	; 0x101
    5e24:	000007a0 	andeq	r0, r0, r0, lsr #15
    5e28:	c8020801 	stmdagt	r2, {r0, fp}
    5e2c:	0c080015 	stceq	0, cr0, [r8], {21}
    5e30:	01000000 	mrseq	r0, (UNDEF: 0)
    5e34:	00043d9c 	muleq	r4, ip, sp
    5e38:	268e1600 	strcs	r1, [lr], r0, lsl #12
    5e3c:	08010000 	stmdaeq	r1, {}	; <UNPREDICTABLE>
    5e40:	00003a02 	andeq	r3, r0, r2, lsl #20
    5e44:	00500100 	subseq	r0, r0, r0, lsl #2
    5e48:	0024cd15 	eoreq	ip, r4, r5, lsl sp
    5e4c:	021d0100 	andseq	r0, sp, #0, 2
    5e50:	00000000 	andeq	r0, r0, r0
    5e54:	00000014 	andeq	r0, r0, r4, lsl r0
    5e58:	04749c01 	ldrbteq	r9, [r4], #-3073	; 0xc01
    5e5c:	38170000 	ldmdacc	r7, {}	; <UNPREDICTABLE>
    5e60:	01000025 	tsteq	r0, r5, lsr #32
    5e64:	003a021d 	eorseq	r0, sl, sp, lsl r2
    5e68:	22730000 	rsbscs	r0, r3, #0
    5e6c:	3d180000 	ldccc	0, cr0, [r8, #-0]
    5e70:	0100001f 	tsteq	r0, pc, lsl r0
    5e74:	003a021f 	eorseq	r0, sl, pc, lsl r2
    5e78:	22940000 	addscs	r0, r4, #0
    5e7c:	15000000 	strne	r0, [r0, #-0]
    5e80:	0000271c 	andeq	r2, r0, ip, lsl r7
    5e84:	00023c01 	andeq	r3, r2, r1, lsl #24
    5e88:	20000000 	andcs	r0, r0, r0
    5e8c:	01000000 	mrseq	r0, (UNDEF: 0)
    5e90:	0004999c 	muleq	r4, ip, r9
    5e94:	250c1600 	strcs	r1, [ip, #-1536]	; 0x600
    5e98:	3c010000 	stccc	0, cr0, [r1], {-0}
    5e9c:	00005e02 	andeq	r5, r0, r2, lsl #28
    5ea0:	00500100 	subseq	r0, r0, r0, lsl #2
    5ea4:	0025cf15 	eoreq	ip, r5, r5, lsl pc
    5ea8:	02630100 	rsbeq	r0, r3, #0, 2
    5eac:	00000000 	andeq	r0, r0, r0
    5eb0:	0000000c 	andeq	r0, r0, ip
    5eb4:	04be9c01 	ldrteq	r9, [lr], #3073	; 0xc01
    5eb8:	7c160000 	ldcvc	0, cr0, [r6], {-0}
    5ebc:	0100001a 	tsteq	r0, sl, lsl r0
    5ec0:	00df0263 	sbcseq	r0, pc, r3, ror #4
    5ec4:	50010000 	andpl	r0, r1, r0
    5ec8:	267d1500 	ldrbtcs	r1, [sp], -r0, lsl #10
    5ecc:	79010000 	stmdbvc	r1, {}	; <UNPREDICTABLE>
    5ed0:	00000002 	andeq	r0, r0, r2
    5ed4:	00001000 	andeq	r1, r0, r0
    5ed8:	e59c0100 	ldr	r0, [ip, #256]	; 0x100
    5edc:	17000004 	strne	r0, [r0, -r4]
    5ee0:	0000259f 	muleq	r0, pc, r5	; <UNPREDICTABLE>
    5ee4:	3a027901 	bcc	a42f0 <__Stack_Size+0xa3ef0>
    5ee8:	be000000 	cdplt	0, 0, cr0, cr0, cr0, {0}
    5eec:	00000022 	andeq	r0, r0, r2, lsr #32
    5ef0:	00274d15 	eoreq	r4, r7, r5, lsl sp
    5ef4:	028c0100 	addeq	r0, ip, #0, 2
    5ef8:	00000000 	andeq	r0, r0, r0
    5efc:	0000000c 	andeq	r0, r0, ip
    5f00:	050a9c01 	streq	r9, [sl, #-3073]	; 0xc01
    5f04:	7c160000 	ldcvc	0, cr0, [r6], {-0}
    5f08:	0100001a 	tsteq	r0, sl, lsl r0
    5f0c:	00df028c 	sbcseq	r0, pc, ip, lsl #5
    5f10:	50010000 	andpl	r0, r1, r0
    5f14:	273b1500 	ldrcs	r1, [fp, -r0, lsl #10]!
    5f18:	9c010000 	stcls	0, cr0, [r1], {-0}
    5f1c:	0015d402 	andseq	sp, r5, r2, lsl #8
    5f20:	00008408 	andeq	r8, r0, r8, lsl #8
    5f24:	6f9c0100 	svcvs	0x009c0100
    5f28:	16000005 	strne	r0, [r0], -r5
    5f2c:	000026c5 	andeq	r2, r0, r5, asr #13
    5f30:	6f029c01 	svcvs	0x00029c01
    5f34:	01000005 	tsteq	r0, r5
    5f38:	6d741a50 	vldmdbvs	r4!, {s3-s82}
    5f3c:	9e010070 	mcrls	0, 0, r0, cr1, cr0, {3}
    5f40:	00003a02 	andeq	r3, r0, r2, lsl #20
    5f44:	0022df00 	eoreq	sp, r2, r0, lsl #30
    5f48:	25c71800 	strbcs	r1, [r7, #2048]	; 0x800
    5f4c:	9e010000 	cdpls	0, 0, cr0, cr1, cr0, {0}
    5f50:	00003a02 	andeq	r3, r0, r2, lsl #20
    5f54:	00236300 	eoreq	r6, r3, r0, lsl #6
    5f58:	25f21800 	ldrbcs	r1, [r2, #2048]!	; 0x800
    5f5c:	9e010000 	cdpls	0, 0, cr0, cr1, cr0, {0}
    5f60:	00003a02 	andeq	r3, r0, r2, lsl #20
    5f64:	00239300 	eoreq	r9, r3, r0, lsl #6
    5f68:	26ed1800 	strbtcs	r1, [sp], r0, lsl #16
    5f6c:	9e010000 	cdpls	0, 0, cr0, cr1, cr0, {0}
    5f70:	00003a02 	andeq	r3, r0, r2, lsl #20
    5f74:	0023b800 	eoreq	fp, r3, r0, lsl #16
    5f78:	041b0000 	ldreq	r0, [fp], #-0
    5f7c:	000001ed 	andeq	r0, r0, sp, ror #3
    5f80:	00255f15 	eoreq	r5, r5, r5, lsl pc
    5f84:	03000100 	movweq	r0, #256	; 0x100
    5f88:	00000000 	andeq	r0, r0, r0
    5f8c:	00000018 	andeq	r0, r0, r8, lsl r0
    5f90:	05aa9c01 	streq	r9, [sl, #3073]!	; 0xc01
    5f94:	90170000 	andsls	r0, r7, r0
    5f98:	01000027 	tsteq	r0, r7, lsr #32
    5f9c:	003a0300 	eorseq	r0, sl, r0, lsl #6
    5fa0:	24430000 	strbcs	r0, [r3], #-0
    5fa4:	7c160000 	ldcvc	0, cr0, [r6], {-0}
    5fa8:	0100001a 	tsteq	r0, sl, lsl r0
    5fac:	00df0300 	sbcseq	r0, pc, r0, lsl #6
    5fb0:	51010000 	mrspl	r0, (UNDEF: 1)
    5fb4:	0b611500 	bleq	184b3bc <__Stack_Size+0x184afbc>
    5fb8:	21010000 	mrscs	r0, (UNDEF: 1)
    5fbc:	00165803 	andseq	r5, r6, r3, lsl #16
    5fc0:	00001808 	andeq	r1, r0, r8, lsl #16
    5fc4:	df9c0100 	svcle	0x009c0100
    5fc8:	17000005 	strne	r0, [r0, -r5]
    5fcc:	00002529 	andeq	r2, r0, r9, lsr #10
    5fd0:	3a032101 	bcc	ce3dc <__Stack_Size+0xcdfdc>
    5fd4:	7d000000 	stcvc	0, cr0, [r0, #-0]
    5fd8:	16000024 	strne	r0, [r0], -r4, lsr #32
    5fdc:	00001a7c 	andeq	r1, r0, ip, ror sl
    5fe0:	df032101 	svcle	0x00032101
    5fe4:	01000000 	mrseq	r0, (UNDEF: 0)
    5fe8:	63150051 	tstvs	r5, #81	; 0x51
    5fec:	01000005 	tsteq	r0, r5
    5ff0:	16700343 	ldrbtne	r0, [r0], -r3, asr #6
    5ff4:	00180800 	andseq	r0, r8, r0, lsl #16
    5ff8:	9c010000 	stcls	0, cr0, [r1], {-0}
    5ffc:	00000614 	andeq	r0, r0, r4, lsl r6
    6000:	0025e317 	eoreq	lr, r5, r7, lsl r3
    6004:	03430100 	movteq	r0, #12544	; 0x3100
    6008:	0000003a 	andeq	r0, r0, sl, lsr r0
    600c:	000024b7 			; <UNDEFINED> instruction: 0x000024b7
    6010:	001a7c16 	andseq	r7, sl, r6, lsl ip
    6014:	03430100 	movteq	r0, #12544	; 0x3100
    6018:	000000df 	ldrdeq	r0, [r0], -pc	; <UNPREDICTABLE>
    601c:	15005101 	strne	r5, [r0, #-257]	; 0x101
    6020:	00001f67 	andeq	r1, r0, r7, ror #30
    6024:	88036301 	stmdahi	r3, {r0, r8, r9, sp, lr}
    6028:	18080016 	stmdane	r8, {r1, r2, r4}
    602c:	01000000 	mrseq	r0, (UNDEF: 0)
    6030:	0006499c 	muleq	r6, ip, r9
    6034:	25291700 	strcs	r1, [r9, #-1792]!	; 0x700
    6038:	63010000 	movwvs	r0, #4096	; 0x1000
    603c:	00003a03 	andeq	r3, r0, r3, lsl #20
    6040:	0024f100 	eoreq	pc, r4, r0, lsl #2
    6044:	1a7c1600 	bne	1f0b84c <__Stack_Size+0x1f0b44c>
    6048:	63010000 	movwvs	r0, #4096	; 0x1000
    604c:	0000df03 	andeq	sp, r0, r3, lsl #30
    6050:	00510100 	subseq	r0, r1, r0, lsl #2
    6054:	0025b015 	eoreq	fp, r5, r5, lsl r0
    6058:	03840100 	orreq	r0, r4, #0, 2
    605c:	080016a0 	stmdaeq	r0, {r5, r7, r9, sl, ip}
    6060:	00000018 	andeq	r0, r0, r8, lsl r0
    6064:	067e9c01 	ldrbteq	r9, [lr], -r1, lsl #24
    6068:	e3170000 	tst	r7, #0
    606c:	01000025 	tsteq	r0, r5, lsr #32
    6070:	003a0384 	eorseq	r0, sl, r4, lsl #7
    6074:	252b0000 	strcs	r0, [fp, #-0]!
    6078:	7c160000 	ldcvc	0, cr0, [r6], {-0}
    607c:	0100001a 	tsteq	r0, sl, lsl r0
    6080:	00df0384 	sbcseq	r0, pc, r4, lsl #7
    6084:	51010000 	mrspl	r0, (UNDEF: 1)
    6088:	26241500 	strtcs	r1, [r4], -r0, lsl #10
    608c:	9c010000 	stcls	0, cr0, [r1], {-0}
    6090:	00000003 	andeq	r0, r0, r3
    6094:	00000c00 	andeq	r0, r0, r0, lsl #24
    6098:	a39c0100 	orrsge	r0, ip, #0, 2
    609c:	16000006 	strne	r0, [r0], -r6
    60a0:	00001a7c 	andeq	r1, r0, ip, ror sl
    60a4:	df039c01 	svcle	0x00039c01
    60a8:	01000000 	mrseq	r0, (UNDEF: 0)
    60ac:	5b150050 	blpl	5461f4 <__Stack_Size+0x545df4>
    60b0:	01000027 	tsteq	r0, r7, lsr #32
    60b4:	000003ac 	andeq	r0, r0, ip, lsr #7
    60b8:	000c0000 	andeq	r0, ip, r0
    60bc:	9c010000 	stcls	0, cr0, [r1], {-0}
    60c0:	000006c8 	andeq	r0, r0, r8, asr #13
    60c4:	001a7c16 	andseq	r7, sl, r6, lsl ip
    60c8:	03ac0100 			; <UNDEFINED> instruction: 0x03ac0100
    60cc:	000000df 	ldrdeq	r0, [r0], -pc	; <UNPREDICTABLE>
    60d0:	15005001 	strne	r5, [r0, #-1]
    60d4:	00002591 	muleq	r0, r1, r5
    60d8:	0003c101 	andeq	ip, r3, r1, lsl #2
    60dc:	0c000000 	stceq	0, cr0, [r0], {-0}
    60e0:	01000000 	mrseq	r0, (UNDEF: 0)
    60e4:	0006ed9c 	muleq	r6, ip, sp
    60e8:	27811600 	strcs	r1, [r1, r0, lsl #12]
    60ec:	c1010000 	mrsgt	r0, (UNDEF: 1)
    60f0:	00005e03 	andeq	r5, r0, r3, lsl #28
    60f4:	00500100 	subseq	r0, r0, r0, lsl #2
    60f8:	0007b11c 	andeq	fp, r7, ip, lsl r1
    60fc:	03dd0100 	bicseq	r0, sp, #0, 2
    6100:	000000b4 	strheq	r0, [r0], -r4
    6104:	080016b8 	stmdaeq	r0, {r3, r4, r5, r7, r9, sl, ip}
    6108:	00000028 	andeq	r0, r0, r8, lsr #32
    610c:	07489c01 	strbeq	r9, [r8, -r1, lsl #24]
    6110:	66170000 	ldrvs	r0, [r7], -r0
    6114:	01000026 	tsteq	r0, r6, lsr #32
    6118:	005e03dd 	ldrsbeq	r0, [lr], #-61	; 0xffffffc3
    611c:	25650000 	strbcs	r0, [r5, #-0]!
    6120:	741a0000 	ldrvc	r0, [sl], #-0
    6124:	0100706d 	tsteq	r0, sp, rrx
    6128:	003a03df 	ldrsbteq	r0, [sl], -pc
    612c:	25860000 	strcs	r0, [r6]
    6130:	03180000 	tsteq	r8, #0
    6134:	01000026 	tsteq	r0, r6, lsr #32
    6138:	003a03e0 	eorseq	r0, sl, r0, ror #7
    613c:	25cf0000 	strbcs	r0, [pc]	; 6144 <__Stack_Size+0x5d44>
    6140:	4c180000 	ldcmi	0, cr0, [r8], {-0}
    6144:	0100001c 	tsteq	r0, ip, lsl r0
    6148:	00b403e1 	adcseq	r0, r4, r1, ror #7
    614c:	26050000 	strcs	r0, [r5], -r0
    6150:	1d000000 	stcne	0, cr0, [r0, #-0]
    6154:	0000024f 	andeq	r0, r0, pc, asr #4
    6158:	00ffc601 	rscseq	ip, pc, r1, lsl #12
    615c:	16e00000 	strbtne	r0, [r0], r0
    6160:	002e0800 	eoreq	r0, lr, r0, lsl #16
    6164:	9c010000 	stcls	0, cr0, [r1], {-0}
    6168:	000007b2 			; <UNDEFINED> instruction: 0x000007b2
    616c:	0026151e 	eoreq	r1, r6, lr, lsl r5
    6170:	7fc80100 	svcvc	0x00c80100
    6174:	02000000 	andeq	r0, r0, #0
    6178:	45147491 	ldrmi	r7, [r4, #-1169]	; 0x491
    617c:	0100001c 	tsteq	r0, ip, lsl r0
    6180:	0000ffc9 	andeq	pc, r0, r9, asr #31
    6184:	00264800 	eoreq	r4, r6, r0, lsl #16
    6188:	26aa1400 	strtcs	r1, [sl], r0, lsl #8
    618c:	ca010000 	bgt	46194 <__Stack_Size+0x45d94>
    6190:	000000b4 	strheq	r0, [r0], -r4
    6194:	0000266d 	andeq	r2, r0, sp, ror #12
    6198:	0016ec1f 	andseq	lr, r6, pc, lsl ip
    619c:	0006ed08 	andeq	lr, r6, r8, lsl #26
    61a0:	0007a100 	andeq	sl, r7, r0, lsl #2
    61a4:	50012000 	andpl	r2, r1, r0
    61a8:	00310802 	eorseq	r0, r1, r2, lsl #16
    61ac:	00170221 	andseq	r0, r7, r1, lsr #4
    61b0:	0006ed08 	andeq	lr, r6, r8, lsl #26
    61b4:	50012000 	andpl	r2, r1, r0
    61b8:	00310802 	eorseq	r0, r1, r2, lsl #16
    61bc:	098f2200 	stmibeq	pc, {r9, sp}	; <UNPREDICTABLE>
    61c0:	10010000 	andne	r0, r1, r0
    61c4:	00171004 	andseq	r1, r7, r4
    61c8:	00001008 	andeq	r1, r0, r8
    61cc:	1c9c0100 	ldfnes	f0, [ip], {0}
    61d0:	00002514 	andeq	r2, r0, r4, lsl r5
    61d4:	bf042401 	svclt	0x00042401
    61d8:	00000000 	andeq	r0, r0, r0
    61dc:	14000000 	strne	r0, [r0], #-0
    61e0:	01000000 	mrseq	r0, (UNDEF: 0)
    61e4:	0007ff9c 	muleq	r7, ip, pc	; <UNPREDICTABLE>
    61e8:	27891700 	strcs	r1, [r9, r0, lsl #14]
    61ec:	24010000 	strcs	r0, [r1], #-0
    61f0:	00005e04 	andeq	r5, r0, r4, lsl #28
    61f4:	00268000 	eoreq	r8, r6, r0
    61f8:	1c4c1800 	mcrrne	8, 0, r1, ip, cr0
    61fc:	26010000 	strcs	r0, [r1], -r0
    6200:	0000bf04 	andeq	fp, r0, r4, lsl #30
    6204:	0026a100 	eoreq	sl, r6, r0, lsl #2
    6208:	de150000 	cdple	0, 1, cr0, cr5, cr0, {0}
    620c:	01000024 	tsteq	r0, r4, lsr #32
    6210:	00000447 	andeq	r0, r0, r7, asr #8
    6214:	000c0000 	andeq	r0, ip, r0
    6218:	9c010000 	stcls	0, cr0, [r1], {-0}
    621c:	00000824 	andeq	r0, r0, r4, lsr #16
    6220:	00278916 	eoreq	r8, r7, r6, lsl r9
    6224:	04470100 	strbeq	r0, [r7], #-256	; 0x100
    6228:	0000005e 	andeq	r0, r0, lr, asr r0
    622c:	23005001 	movwcs	r5, #1
    6230:	0000006f 	andeq	r0, r0, pc, rrx
    6234:	00000834 	andeq	r0, r0, r4, lsr r8
    6238:	00010a24 	andeq	r0, r1, r4, lsr #20
    623c:	1e000f00 	cdpne	15, 0, cr0, cr0, cr0, {0}
    6240:	0000272a 	andeq	r2, r0, sl, lsr #14
    6244:	08456f01 	stmdaeq	r5, {r0, r8, r9, sl, fp, sp, lr}^
    6248:	03050000 	movweq	r0, #20480	; 0x5000
    624c:	08002797 	stmdaeq	r0, {r0, r1, r2, r4, r7, r8, r9, sl, sp}
    6250:	00082404 	andeq	r2, r8, r4, lsl #8
    6254:	006f2300 	rsbeq	r2, pc, r0, lsl #6
    6258:	085a0000 	ldmdaeq	sl, {}^	; <UNPREDICTABLE>
    625c:	0a240000 	beq	906264 <__Stack_Size+0x905e64>
    6260:	03000001 	movweq	r0, #1
    6264:	279e1e00 	ldrcs	r1, [lr, r0, lsl #28]
    6268:	70010000 	andvc	r0, r1, r0
    626c:	0000086b 	andeq	r0, r0, fp, ror #16
    6270:	27a70305 	strcs	r0, [r7, r5, lsl #6]!
    6274:	4a040800 	bmi	10827c <__Stack_Size+0x107e7c>
    6278:	00000008 	andeq	r0, r0, r8
    627c:	00001f3e 	andeq	r1, r0, lr, lsr pc
    6280:	17b90004 	ldrne	r0, [r9, r4]!
    6284:	01040000 	mrseq	r0, (UNDEF: 4)
    6288:	00000029 	andeq	r0, r0, r9, lsr #32
    628c:	002d6a01 	eoreq	r6, sp, r1, lsl #20
    6290:	0003c200 	andeq	ip, r3, r0, lsl #4
    6294:	00080000 	andeq	r0, r8, r0
    6298:	00000000 	andeq	r0, r0, r0
    629c:	001cfc00 	andseq	pc, ip, r0, lsl #24
    62a0:	05040200 	streq	r0, [r4, #-512]	; 0x200
    62a4:	00000857 	andeq	r0, r0, r7, asr r8
    62a8:	29050202 	stmdbcs	r5, {r1, r9}
    62ac:	02000008 	andeq	r0, r0, #8
    62b0:	0a100601 	beq	407abc <__Stack_Size+0x4076bc>
    62b4:	75030000 	strvc	r0, [r3, #-0]
    62b8:	02003233 	andeq	r3, r0, #805306371	; 0x30000003
    62bc:	00004527 	andeq	r4, r0, r7, lsr #10
    62c0:	07040200 	streq	r0, [r4, -r0, lsl #4]
    62c4:	00000964 	andeq	r0, r0, r4, ror #18
    62c8:	36317503 	ldrtcc	r7, [r1], -r3, lsl #10
    62cc:	57280200 	strpl	r0, [r8, -r0, lsl #4]!
    62d0:	02000000 	andeq	r0, r0, #0
    62d4:	0c090702 	stceq	7, cr0, [r9], {2}
    62d8:	75030000 	strvc	r0, [r3, #-0]
    62dc:	29020038 	stmdbcs	r2, {r3, r4, r5}
    62e0:	00000068 	andeq	r0, r0, r8, rrx
    62e4:	0e080102 	adfeqe	f0, f0, f2
    62e8:	0400000a 	streq	r0, [r0], #-10
    62ec:	00000475 	andeq	r0, r0, r5, ror r4
    62f0:	007a2f02 	rsbseq	r2, sl, r2, lsl #30
    62f4:	45050000 	strmi	r0, [r5, #-0]
    62f8:	04000000 	streq	r0, [r0], #-0
    62fc:	000002ca 	andeq	r0, r0, sl, asr #5
    6300:	008a3002 	addeq	r3, sl, r2
    6304:	57050000 	strpl	r0, [r5, -r0]
    6308:	06000000 	streq	r0, [r0], -r0
    630c:	a43c0201 	ldrtge	r0, [ip], #-513	; 0x201
    6310:	07000000 	streq	r0, [r0, -r0]
    6314:	00001ec3 	andeq	r1, r0, r3, asr #29
    6318:	45530800 	ldrbmi	r0, [r3, #-2048]	; 0x800
    631c:	00010054 	andeq	r0, r1, r4, asr r0
    6320:	0007b804 	andeq	fp, r7, r4, lsl #16
    6324:	8f3c0200 	svchi	0x003c0200
    6328:	04000000 	streq	r0, [r0], #-0
    632c:	0000251b 	andeq	r2, r0, fp, lsl r5
    6330:	008f3c02 	addeq	r3, pc, r2, lsl #24
    6334:	01060000 	mrseq	r0, (UNDEF: 6)
    6338:	00cf3e02 	sbceq	r3, pc, r2, lsl #28
    633c:	5b070000 	blpl	1c6344 <__Stack_Size+0x1c5f44>
    6340:	00000005 	andeq	r0, r0, r5
    6344:	00094107 	andeq	r4, r9, r7, lsl #2
    6348:	04000100 	streq	r0, [r0], #-256	; 0x100
    634c:	00000122 	andeq	r0, r0, r2, lsr #2
    6350:	00ba3e02 	adcseq	r3, sl, r2, lsl #28
    6354:	04020000 	streq	r0, [r2], #-0
    6358:	00095b07 	andeq	r5, r9, r7, lsl #22
    635c:	03500900 	cmpeq	r0, #0, 18
    6360:	02f2020b 	rscseq	r0, r2, #-1342177280	; 0xb0000000
    6364:	430a0000 	movwmi	r0, #40960	; 0xa000
    6368:	03003152 	movweq	r3, #338	; 0x152
    636c:	007f020d 	rsbseq	r0, pc, sp, lsl #4
    6370:	0b000000 	bleq	6378 <__Stack_Size+0x5f78>
    6374:	000007e3 	andeq	r0, r0, r3, ror #15
    6378:	4c020e03 	stcmi	14, cr0, [r2], {3}
    637c:	02000000 	andeq	r0, r0, #0
    6380:	3252430a 	subscc	r4, r2, #671088640	; 0x28000000
    6384:	020f0300 	andeq	r0, pc, #0, 6
    6388:	0000007f 	andeq	r0, r0, pc, ror r0
    638c:	07ed0b04 	strbeq	r0, [sp, r4, lsl #22]!
    6390:	10030000 	andne	r0, r3, r0
    6394:	00004c02 	andeq	r4, r0, r2, lsl #24
    6398:	c90b0600 	stmdbgt	fp, {r9, sl}
    639c:	03000005 	movweq	r0, #5
    63a0:	007f0211 	rsbseq	r0, pc, r1, lsl r2	; <UNPREDICTABLE>
    63a4:	0b080000 	bleq	2063ac <__Stack_Size+0x205fac>
    63a8:	000007f7 	strdeq	r0, [r0], -r7
    63ac:	4c021203 	sfmmi	f1, 4, [r2], {3}
    63b0:	0a000000 	beq	63b8 <__Stack_Size+0x5fb8>
    63b4:	0004930b 	andeq	r9, r4, fp, lsl #6
    63b8:	02130300 	andseq	r0, r3, #0, 6
    63bc:	0000007f 	andeq	r0, r0, pc, ror r0
    63c0:	08010b0c 	stmdaeq	r1, {r2, r3, r8, r9, fp}
    63c4:	14030000 	strne	r0, [r3], #-0
    63c8:	00004c02 	andeq	r4, r0, r2, lsl #24
    63cc:	530a0e00 	movwpl	r0, #44544	; 0xae00
    63d0:	15030052 	strne	r0, [r3, #-82]	; 0x52
    63d4:	00007f02 	andeq	r7, r0, r2, lsl #30
    63d8:	0b0b1000 	bleq	2ca3e0 <__Stack_Size+0x2c9fe0>
    63dc:	03000008 	movweq	r0, #8
    63e0:	004c0216 	subeq	r0, ip, r6, lsl r2
    63e4:	0a120000 	beq	4863ec <__Stack_Size+0x485fec>
    63e8:	00524745 	subseq	r4, r2, r5, asr #14
    63ec:	7f021703 	svcvc	0x00021703
    63f0:	14000000 	strne	r0, [r0], #-0
    63f4:	0008150b 	andeq	r1, r8, fp, lsl #10
    63f8:	02180300 	andseq	r0, r8, #0, 6
    63fc:	0000004c 	andeq	r0, r0, ip, asr #32
    6400:	02fe0b16 	rscseq	r0, lr, #22528	; 0x5800
    6404:	19030000 	stmdbne	r3, {}	; <UNPREDICTABLE>
    6408:	00007f02 	andeq	r7, r0, r2, lsl #30
    640c:	1f0b1800 	svcne	0x000b1800
    6410:	03000008 	movweq	r0, #8
    6414:	004c021a 	subeq	r0, ip, sl, lsl r2
    6418:	0b1a0000 	bleq	686420 <__Stack_Size+0x686020>
    641c:	00000304 	andeq	r0, r0, r4, lsl #6
    6420:	7f021b03 	svcvc	0x00021b03
    6424:	1c000000 	stcne	0, cr0, [r0], {-0}
    6428:	000c7c0b 	andeq	r7, ip, fp, lsl #24
    642c:	021c0300 	andseq	r0, ip, #0, 6
    6430:	0000004c 	andeq	r0, r0, ip, asr #32
    6434:	05430b1e 	strbeq	r0, [r3, #-2846]	; 0xb1e
    6438:	1d030000 	stcne	0, cr0, [r3, #-0]
    643c:	00007f02 	andeq	r7, r0, r2, lsl #30
    6440:	330b2000 	movwcc	r2, #45056	; 0xb000
    6444:	03000008 	movweq	r0, #8
    6448:	004c021e 	subeq	r0, ip, lr, lsl r2
    644c:	0a220000 	beq	886454 <__Stack_Size+0x886054>
    6450:	00544e43 	subseq	r4, r4, r3, asr #28
    6454:	7f021f03 	svcvc	0x00021f03
    6458:	24000000 	strcs	r0, [r0], #-0
    645c:	00083d0b 	andeq	r3, r8, fp, lsl #26
    6460:	02200300 	eoreq	r0, r0, #0, 6
    6464:	0000004c 	andeq	r0, r0, ip, asr #32
    6468:	53500a26 	cmppl	r0, #155648	; 0x26000
    646c:	21030043 	tstcs	r3, r3, asr #32
    6470:	00007f02 	andeq	r7, r0, r2, lsl #30
    6474:	a60b2800 	strge	r2, [fp], -r0, lsl #16
    6478:	0300000a 	movweq	r0, #10
    647c:	004c0222 	subeq	r0, ip, r2, lsr #4
    6480:	0a2a0000 	beq	a86488 <__Stack_Size+0xa86088>
    6484:	00525241 	subseq	r5, r2, r1, asr #4
    6488:	7f022303 	svcvc	0x00022303
    648c:	2c000000 	stccs	0, cr0, [r0], {-0}
    6490:	000ab10b 	andeq	fp, sl, fp, lsl #2
    6494:	02240300 	eoreq	r0, r4, #0, 6
    6498:	0000004c 	andeq	r0, r0, ip, asr #32
    649c:	43520a2e 	cmpmi	r2, #188416	; 0x2e000
    64a0:	25030052 	strcs	r0, [r3, #-82]	; 0x52
    64a4:	00007f02 	andeq	r7, r0, r2, lsl #30
    64a8:	bc0b3000 	stclt	0, cr3, [fp], {-0}
    64ac:	0300000a 	movweq	r0, #10
    64b0:	004c0226 	subeq	r0, ip, r6, lsr #4
    64b4:	0b320000 	bleq	c864bc <__Stack_Size+0xc860bc>
    64b8:	000002ea 	andeq	r0, r0, sl, ror #5
    64bc:	7f022703 	svcvc	0x00022703
    64c0:	34000000 	strcc	r0, [r0], #-0
    64c4:	000ac70b 	andeq	ip, sl, fp, lsl #14
    64c8:	02280300 	eoreq	r0, r8, #0, 6
    64cc:	0000004c 	andeq	r0, r0, ip, asr #32
    64d0:	02ef0b36 	rsceq	r0, pc, #55296	; 0xd800
    64d4:	29030000 	stmdbcs	r3, {}	; <UNPREDICTABLE>
    64d8:	00007f02 	andeq	r7, r0, r2, lsl #30
    64dc:	d20b3800 	andle	r3, fp, #0, 16
    64e0:	0300000a 	movweq	r0, #10
    64e4:	004c022a 	subeq	r0, ip, sl, lsr #4
    64e8:	0b3a0000 	bleq	e864f0 <__Stack_Size+0xe860f0>
    64ec:	000002f4 	strdeq	r0, [r0], -r4
    64f0:	7f022b03 	svcvc	0x00022b03
    64f4:	3c000000 	stccc	0, cr0, [r0], {-0}
    64f8:	000add0b 	andeq	sp, sl, fp, lsl #26
    64fc:	022c0300 	eoreq	r0, ip, #0, 6
    6500:	0000004c 	andeq	r0, r0, ip, asr #32
    6504:	02f90b3e 	rscseq	r0, r9, #63488	; 0xf800
    6508:	2d030000 	stccs	0, cr0, [r3, #-0]
    650c:	00007f02 	andeq	r7, r0, r2, lsl #30
    6510:	e80b4000 	stmda	fp, {lr}
    6514:	0300000a 	movweq	r0, #10
    6518:	004c022e 	subeq	r0, ip, lr, lsr #4
    651c:	0b420000 	bleq	1086524 <__Stack_Size+0x1086124>
    6520:	000002c5 	andeq	r0, r0, r5, asr #5
    6524:	7f022f03 	svcvc	0x00022f03
    6528:	44000000 	strmi	r0, [r0], #-0
    652c:	000af30b 	andeq	pc, sl, fp, lsl #6
    6530:	02300300 	eorseq	r0, r0, #0, 6
    6534:	0000004c 	andeq	r0, r0, ip, asr #32
    6538:	43440a46 	movtmi	r0, #19014	; 0x4a46
    653c:	31030052 	qaddcc	r0, r2, r3
    6540:	00007f02 	andeq	r7, r0, r2, lsl #30
    6544:	fe0b4800 	cdp2	8, 0, cr4, cr11, cr0, {0}
    6548:	0300000a 	movweq	r0, #10
    654c:	004c0232 	subeq	r0, ip, r2, lsr r2
    6550:	0b4a0000 	bleq	1286558 <__Stack_Size+0x1286158>
    6554:	00000860 	andeq	r0, r0, r0, ror #16
    6558:	7f023303 	svcvc	0x00023303
    655c:	4c000000 	stcmi	0, cr0, [r0], {-0}
    6560:	000b090b 	andeq	r0, fp, fp, lsl #18
    6564:	02340300 	eorseq	r0, r4, #0, 6
    6568:	0000004c 	andeq	r0, r0, ip, asr #32
    656c:	6e0c004e 	cdpvs	0, 0, cr0, cr12, cr14, {2}
    6570:	03000002 	movweq	r0, #2
    6574:	00e10235 	rsceq	r0, r1, r5, lsr r2
    6578:	0a0d0000 	beq	346580 <__Stack_Size+0x346180>
    657c:	03431b04 	movteq	r1, #15108	; 0x3b04
    6580:	7a0e0000 	bvc	386588 <__Stack_Size+0x386188>
    6584:	04000004 	streq	r0, [r0], #-4
    6588:	00004c1d 	andeq	r4, r0, sp, lsl ip
    658c:	9f0e0000 	svcls	0x000e0000
    6590:	04000005 	streq	r0, [r0], #-5
    6594:	00004c1e 	andeq	r4, r0, lr, lsl ip
    6598:	e30e0200 	movw	r0, #57856	; 0xe200
    659c:	04000006 	streq	r0, [r0], #-6
    65a0:	00004c1f 	andeq	r4, r0, pc, lsl ip
    65a4:	a50e0400 	strge	r0, [lr, #-1024]	; 0x400
    65a8:	04000002 	streq	r0, [r0], #-2
    65ac:	00004c20 	andeq	r4, r0, r0, lsr #24
    65b0:	df0e0600 	svcle	0x000e0600
    65b4:	04000004 	streq	r0, [r0], #-4
    65b8:	00005e21 	andeq	r5, r0, r1, lsr #28
    65bc:	04000800 	streq	r0, [r0], #-2048	; 0x800
    65c0:	00000bb2 			; <UNDEFINED> instruction: 0x00000bb2
    65c4:	02fe2204 	rscseq	r2, lr, #4, 4	; 0x40000000
    65c8:	100d0000 	andne	r0, sp, r0
    65cc:	03b72504 			; <UNDEFINED> instruction: 0x03b72504
    65d0:	220e0000 	andcs	r0, lr, #0
    65d4:	0400002f 	streq	r0, [r0], #-47	; 0x2f
    65d8:	00004c27 	andeq	r4, r0, r7, lsr #24
    65dc:	a20e0000 	andge	r0, lr, #0
    65e0:	0400002a 	streq	r0, [r0], #-42	; 0x2a
    65e4:	00004c28 	andeq	r4, r0, r8, lsr #24
    65e8:	f30e0200 	vhsub.u8	d0, d14, d0
    65ec:	0400002f 	streq	r0, [r0], #-47	; 0x2f
    65f0:	00004c29 	andeq	r4, r0, r9, lsr #24
    65f4:	850e0400 	strhi	r0, [lr, #-1024]	; 0x400
    65f8:	0400002a 	streq	r0, [r0], #-42	; 0x2a
    65fc:	00004c2a 	andeq	r4, r0, sl, lsr #24
    6600:	4b0e0600 	blmi	387e08 <__Stack_Size+0x387a08>
    6604:	04000028 	streq	r0, [r0], #-40	; 0x28
    6608:	00004c2b 	andeq	r4, r0, fp, lsr #24
    660c:	a80e0800 	stmdage	lr, {fp}
    6610:	0400002c 	streq	r0, [r0], #-44	; 0x2c
    6614:	00004c2c 	andeq	r4, r0, ip, lsr #24
    6618:	9f0e0a00 	svcls	0x000e0a00
    661c:	04000029 	streq	r0, [r0], #-41	; 0x29
    6620:	00004c2d 	andeq	r4, r0, sp, lsr #24
    6624:	ed0e0c00 	stc	12, cr0, [lr, #-0]
    6628:	0400002d 	streq	r0, [r0], #-45	; 0x2d
    662c:	00004c2e 	andeq	r4, r0, lr, lsr #24
    6630:	04000e00 	streq	r0, [r0], #-3584	; 0xe00
    6634:	00002839 	andeq	r2, r0, r9, lsr r8
    6638:	034e2f04 	movteq	r2, #61188	; 0xef04
    663c:	0a0d0000 	beq	346644 <__Stack_Size+0x346244>
    6640:	04073204 	streq	r3, [r7], #-516	; 0x204
    6644:	4f0e0000 	svcmi	0x000e0000
    6648:	0400002e 	streq	r0, [r0], #-46	; 0x2e
    664c:	00004c34 	andeq	r4, r0, r4, lsr ip
    6650:	4a0e0000 	bmi	386658 <__Stack_Size+0x386258>
    6654:	0400002f 	streq	r0, [r0], #-47	; 0x2f
    6658:	00004c35 	andeq	r4, r0, r5, lsr ip
    665c:	da0e0200 	ble	386e64 <__Stack_Size+0x386a64>
    6660:	0400002e 	streq	r0, [r0], #-46	; 0x2e
    6664:	00004c36 	andeq	r4, r0, r6, lsr ip
    6668:	d50e0400 	strle	r0, [lr, #-1024]	; 0x400
    666c:	0400002b 	streq	r0, [r0], #-43	; 0x2b
    6670:	00004c37 	andeq	r4, r0, r7, lsr ip
    6674:	220e0600 	andcs	r0, lr, #0, 12
    6678:	04000031 	streq	r0, [r0], #-49	; 0x31
    667c:	00004c38 	andeq	r4, r0, r8, lsr ip
    6680:	04000800 	streq	r0, [r0], #-2048	; 0x800
    6684:	0000289f 	muleq	r0, pc, r8	; <UNPREDICTABLE>
    6688:	03c23904 	biceq	r3, r2, #4, 18	; 0x10000
    668c:	0e0d0000 	cdpeq	0, 0, cr0, cr13, cr0, {0}
    6690:	046f3c04 	strbteq	r3, [pc], #-3076	; 6698 <__Stack_Size+0x6298>
    6694:	3c0e0000 	stccc	0, cr0, [lr], {-0}
    6698:	0400002f 	streq	r0, [r0], #-47	; 0x2f
    669c:	00004c3e 	andeq	r4, r0, lr, lsr ip
    66a0:	110e0000 	mrsne	r0, (UNDEF: 14)
    66a4:	0400002a 	streq	r0, [r0], #-42	; 0x2a
    66a8:	00004c3f 	andeq	r4, r0, pc, lsr ip
    66ac:	a80e0200 	stmdage	lr, {r9}
    66b0:	0400002b 	streq	r0, [r0], #-43	; 0x2b
    66b4:	00004c40 	andeq	r4, r0, r0, asr #24
    66b8:	450e0400 	strmi	r0, [lr, #-1024]	; 0x400
    66bc:	04000030 	streq	r0, [r0], #-48	; 0x30
    66c0:	00004c41 	andeq	r4, r0, r1, asr #24
    66c4:	9e0e0600 	cfmadd32ls	mvax0, mvfx0, mvfx14, mvfx0
    66c8:	0400002c 	streq	r0, [r0], #-44	; 0x2c
    66cc:	00004c42 	andeq	r4, r0, r2, asr #24
    66d0:	4f0e0800 	svcmi	0x000e0800
    66d4:	0400002b 	streq	r0, [r0], #-43	; 0x2b
    66d8:	00004c43 	andeq	r4, r0, r3, asr #24
    66dc:	cd0e0a00 	vstrgt	s0, [lr, #-0]
    66e0:	0400002f 	streq	r0, [r0], #-47	; 0x2f
    66e4:	00004c44 	andeq	r4, r0, r4, asr #24
    66e8:	04000c00 	streq	r0, [r0], #-3072	; 0xc00
    66ec:	00002c2b 	andeq	r2, r0, fp, lsr #24
    66f0:	04124504 	ldreq	r4, [r2], #-1284	; 0x504
    66f4:	570f0000 	strpl	r0, [pc, -r0]
    66f8:	01000031 	tsteq	r0, r1, lsr r0
    66fc:	ac010518 	cfstr32ge	mvfx0, [r1], {24}
    6700:	10000004 	andne	r0, r0, r4
    6704:	000029c9 	andeq	r2, r0, r9, asr #19
    6708:	ac051801 	stcge	8, cr1, [r5], {1}
    670c:	10000004 	andne	r0, r0, r4
    6710:	000028b1 			; <UNDEFINED> instruction: 0x000028b1
    6714:	4c051801 	stcmi	8, cr1, [r5], {1}
    6718:	11000000 	mrsne	r0, (UNDEF: 0)
    671c:	000029af 	andeq	r2, r0, pc, lsr #19
    6720:	4c051a01 	stcmi	10, cr1, [r5], {1}
    6724:	00000000 	andeq	r0, r0, r0
    6728:	02f20412 	rscseq	r0, r2, #301989888	; 0x12000000
    672c:	4a130000 	bmi	4c6734 <__Stack_Size+0x4c6334>
    6730:	0100002a 	tsteq	r0, sl, lsr #32
    6734:	00000bed 	andeq	r0, r0, sp, ror #23
    6738:	00320000 	eorseq	r0, r2, r0
    673c:	9c010000 	stcls	0, cr0, [r1], {-0}
    6740:	00000527 	andeq	r0, r0, r7, lsr #10
    6744:	0029c914 	eoreq	ip, r9, r4, lsl r9
    6748:	0bed0100 	bleq	ffb46b50 <SCS_BASE+0x1fb38b50>
    674c:	000004ac 	andeq	r0, r0, ip, lsr #9
    6750:	4a155001 	bmi	55a75c <__Stack_Size+0x55a35c>
    6754:	0100002f 	tsteq	r0, pc, lsr #32
    6758:	004c0bed 	subeq	r0, ip, sp, ror #23
    675c:	26e00000 	strbtcs	r0, [r0], r0
    6760:	da150000 	ble	546768 <__Stack_Size+0x546368>
    6764:	0100002e 	tsteq	r0, lr, lsr #32
    6768:	004c0bed 	subeq	r0, ip, sp, ror #23
    676c:	27010000 	strcs	r0, [r1, -r0]
    6770:	22150000 	andscs	r0, r5, #0
    6774:	01000031 	tsteq	r0, r1, lsr r0
    6778:	004c0bee 	subeq	r0, ip, lr, ror #23
    677c:	27220000 	strcs	r0, [r2, -r0]!
    6780:	3d160000 	ldccc	0, cr0, [r6, #-0]
    6784:	0100002e 	tsteq	r0, lr, lsr #32
    6788:	004c0bf0 	strdeq	r0, [ip], #-176	; 0xffffff50
    678c:	27430000 	strbcs	r0, [r3, -r0]
    6790:	20160000 	andscs	r0, r6, r0
    6794:	0100002b 	tsteq	r0, fp, lsr #32
    6798:	004c0bf0 	strdeq	r0, [ip], #-176	; 0xffffff50
    679c:	277e0000 	ldrbcs	r0, [lr, -r0]!
    67a0:	13000000 	movwne	r0, #0
    67a4:	00002881 	andeq	r2, r0, r1, lsl #17
    67a8:	000c1b01 	andeq	r1, ip, r1, lsl #22
    67ac:	3a000000 	bcc	67b4 <__Stack_Size+0x63b4>
    67b0:	01000000 	mrseq	r0, (UNDEF: 0)
    67b4:	0005ac9c 	muleq	r5, ip, ip
    67b8:	29c91400 	stmibcs	r9, {sl, ip}^
    67bc:	1b010000 	blne	467c4 <__Stack_Size+0x463c4>
    67c0:	0004ac0c 	andeq	sl, r4, ip, lsl #24
    67c4:	15500100 	ldrbne	r0, [r0, #-256]	; 0x100
    67c8:	00002f4a 	andeq	r2, r0, sl, asr #30
    67cc:	4c0c1b01 	stcmi	11, cr1, [ip], {1}
    67d0:	a8000000 	stmdage	r0, {}	; <UNPREDICTABLE>
    67d4:	15000027 	strne	r0, [r0, #-39]	; 0x27
    67d8:	00002eda 	ldrdeq	r2, [r0], -sl
    67dc:	4c0c1b01 	stcmi	11, cr1, [ip], {1}
    67e0:	c9000000 	stmdbgt	r0, {}	; <UNPREDICTABLE>
    67e4:	15000027 	strne	r0, [r0, #-39]	; 0x27
    67e8:	00003122 	andeq	r3, r0, r2, lsr #2
    67ec:	4c0c1c01 	stcmi	12, cr1, [ip], {1}
    67f0:	ea000000 	b	67f8 <__Stack_Size+0x63f8>
    67f4:	16000027 	strne	r0, [r0], -r7, lsr #32
    67f8:	00002e3d 	andeq	r2, r0, sp, lsr lr
    67fc:	4c0c1e01 	stcmi	14, cr1, [ip], {1}
    6800:	0b000000 	bleq	6808 <__Stack_Size+0x6408>
    6804:	16000028 	strne	r0, [r0], -r8, lsr #32
    6808:	00002b20 	andeq	r2, r0, r0, lsr #22
    680c:	4c0c1e01 	stcmi	14, cr1, [ip], {1}
    6810:	35000000 	strcc	r0, [r0, #-0]
    6814:	17000028 	strne	r0, [r0, -r8, lsr #32]
    6818:	00706d74 	rsbseq	r6, r0, r4, ror sp
    681c:	4c0c1e01 	stcmi	14, cr1, [ip], {1}
    6820:	5f000000 	svcpl	0x00000000
    6824:	00000028 	andeq	r0, r0, r8, lsr #32
    6828:	00305218 	eorseq	r5, r0, r8, lsl r2
    682c:	00860100 	addeq	r0, r6, r0, lsl #2
    6830:	c8000000 	stmdagt	r0, {}	; <UNPREDICTABLE>
    6834:	01000000 	mrseq	r0, (UNDEF: 0)
    6838:	0006b89c 	muleq	r6, ip, r8
    683c:	29c91900 	stmibcs	r9, {r8, fp, ip}^
    6840:	86010000 	strhi	r0, [r1], -r0
    6844:	000004ac 	andeq	r0, r0, ip, lsr #9
    6848:	00002892 	muleq	r0, r2, r8
    684c:	0000001a 	andeq	r0, r0, sl, lsl r0
    6850:	001f1700 	andseq	r1, pc, r0, lsl #14
    6854:	0005e800 	andeq	lr, r5, r0, lsl #16
    6858:	51011b00 	tstpl	r1, r0, lsl #22
    685c:	011b3101 	tsteq	fp, r1, lsl #2
    6860:	00310150 	eorseq	r0, r1, r0, asr r1
    6864:	0000001a 	andeq	r0, r0, sl, lsl r0
    6868:	001f2e00 	andseq	r2, pc, r0, lsl #28
    686c:	00060200 	andeq	r0, r6, r0, lsl #4
    6870:	51011b00 	tstpl	r1, r0, lsl #22
    6874:	011b3101 	tsteq	fp, r1, lsl #2
    6878:	000a0350 	andeq	r0, sl, r0, asr r3
    687c:	001a0008 	andseq	r0, sl, r8
    6880:	17000000 	strne	r0, [r0, -r0]
    6884:	1a00001f 	bne	6908 <__Stack_Size+0x6508>
    6888:	1b000006 	blne	68a8 <__Stack_Size+0x64a8>
    688c:	31015101 	tstcc	r1, r1, lsl #2
    6890:	0150011b 	cmpeq	r0, fp, lsl r1
    6894:	001c0032 	andseq	r0, ip, r2, lsr r0
    6898:	17000000 	strne	r0, [r0, -r0]
    689c:	2d00001f 	stccs	0, cr0, [r0, #-124]	; 0xffffff84
    68a0:	1b000006 	blne	68c0 <__Stack_Size+0x64c0>
    68a4:	30015101 	andcc	r5, r1, r1, lsl #2
    68a8:	00001a00 	andeq	r1, r0, r0, lsl #20
    68ac:	1f170000 	svcne	0x00170000
    68b0:	06450000 	strbeq	r0, [r5], -r0
    68b4:	011b0000 	tsteq	fp, r0
    68b8:	1b310151 	blne	c46e04 <__Stack_Size+0xc46a04>
    68bc:	34015001 	strcc	r5, [r1], #-1
    68c0:	00001a00 	andeq	r1, r0, r0, lsl #20
    68c4:	1f170000 	svcne	0x00170000
    68c8:	065d0000 	ldrbeq	r0, [sp], -r0
    68cc:	011b0000 	tsteq	fp, r0
    68d0:	1b310151 	blne	c46e1c <__Stack_Size+0xc46a1c>
    68d4:	38015001 	stmdacc	r1, {r0, ip, lr}
    68d8:	00001a00 	andeq	r1, r0, r0, lsl #20
    68dc:	1f170000 	svcne	0x00170000
    68e0:	06750000 	ldrbteq	r0, [r5], -r0
    68e4:	011b0000 	tsteq	fp, r0
    68e8:	1b310151 	blne	c46e34 <__Stack_Size+0xc46a34>
    68ec:	40015001 	andmi	r5, r1, r1
    68f0:	00001a00 	andeq	r1, r0, r0, lsl #20
    68f4:	1f170000 	svcne	0x00170000
    68f8:	068e0000 	streq	r0, [lr], r0
    68fc:	011b0000 	tsteq	fp, r0
    6900:	1b310151 	blne	c46e4c <__Stack_Size+0xc46a4c>
    6904:	08025001 	stmdaeq	r2, {r0, ip, lr}
    6908:	001a0020 	andseq	r0, sl, r0, lsr #32
    690c:	2e000000 	cdpcs	0, 0, cr0, cr0, cr0, {0}
    6910:	a800001f 	stmdage	r0, {r0, r1, r2, r3, r4}
    6914:	1b000006 	blne	6934 <__Stack_Size+0x6534>
    6918:	31015101 	tstcc	r1, r1, lsl #2
    691c:	0350011b 	cmpeq	r0, #-1073741818	; 0xc0000006
    6920:	0020000a 	eoreq	r0, r0, sl
    6924:	0000001d 	andeq	r0, r0, sp, lsl r0
    6928:	001f2e00 	andseq	r2, pc, r0, lsl #28
    692c:	51011b00 	tstpl	r1, r0, lsl #22
    6930:	00003001 	andeq	r3, r0, r1
    6934:	000cbb18 	andeq	fp, ip, r8, lsl fp
    6938:	20c60100 	sbccs	r0, r6, r0, lsl #2
    693c:	3c080017 	stccc	0, cr0, [r8], {23}
    6940:	01000000 	mrseq	r0, (UNDEF: 0)
    6944:	0006e89c 	muleq	r6, ip, r8
    6948:	29c91e00 	stmibcs	r9, {r9, sl, fp, ip}^
    694c:	c6010000 	strgt	r0, [r1], -r0
    6950:	000004ac 	andeq	r0, r0, ip, lsr #9
    6954:	791e5001 	ldmdbvc	lr, {r0, ip, lr}
    6958:	0100002b 	tsteq	r0, fp, lsr #32
    695c:	0006e8c6 	andeq	lr, r6, r6, asr #17
    6960:	00510100 	subseq	r0, r1, r0, lsl #2
    6964:	03430412 	movteq	r0, #13330	; 0x3412
    6968:	5e180000 	cdppl	0, 1, cr0, cr8, cr0, {0}
    696c:	01000029 	tsteq	r0, r9, lsr #32
    6970:	000000ed 	andeq	r0, r0, sp, ror #1
    6974:	00007400 	andeq	r7, r0, r0, lsl #8
    6978:	4b9c0100 	blmi	fe706d80 <SCS_BASE+0x1e6f8d80>
    697c:	1e000007 	cdpne	0, 0, cr0, cr0, cr7, {0}
    6980:	000029c9 	andeq	r2, r0, r9, asr #19
    6984:	04aced01 	strteq	lr, [ip], #3329	; 0xd01
    6988:	50010000 	andpl	r0, r1, r0
    698c:	002d911e 	eoreq	r9, sp, lr, lsl r1
    6990:	4bed0100 	blmi	ffb46d98 <SCS_BASE+0x1fb38d98>
    6994:	01000007 	tsteq	r0, r7
    6998:	2f021f51 	svccs	0x00021f51
    699c:	ef010000 	svc	0x00010000
    69a0:	0000004c 	andeq	r0, r0, ip, asr #32
    69a4:	0000296d 	andeq	r2, r0, sp, ror #18
    69a8:	002b201f 	eoreq	r2, fp, pc, lsl r0
    69ac:	4cef0100 	stfmie	f0, [pc]	; 69b4 <__Stack_Size+0x65b4>
    69b0:	8c000000 	stchi	0, cr0, [r0], {-0}
    69b4:	1f000029 	svcne	0x00000029
    69b8:	000030f5 	strdeq	r3, [r0], -r5
    69bc:	004cef01 	subeq	lr, ip, r1, lsl #30
    69c0:	29b60000 	ldmibcs	r6!, {}	; <UNPREDICTABLE>
    69c4:	12000000 	andne	r0, r0, #0
    69c8:	0003b704 	andeq	fp, r3, r4, lsl #14
    69cc:	2a262000 	bcs	98e9d4 <__Stack_Size+0x98e5d4>
    69d0:	48010000 	stmdami	r1, {}	; <UNPREDICTABLE>
    69d4:	00000001 	andeq	r0, r0, r1
    69d8:	00008800 	andeq	r8, r0, r0, lsl #16
    69dc:	b49c0100 	ldrlt	r0, [ip], #256	; 0x100
    69e0:	14000007 	strne	r0, [r0], #-7
    69e4:	000029c9 	andeq	r2, r0, r9, asr #19
    69e8:	ac014801 	stcge	8, cr4, [r1], {1}
    69ec:	01000004 	tsteq	r0, r4
    69f0:	2d911450 	cfldrscs	mvf1, [r1, #320]	; 0x140
    69f4:	48010000 	stmdami	r1, {}	; <UNPREDICTABLE>
    69f8:	00074b01 	andeq	r4, r7, r1, lsl #22
    69fc:	16510100 	ldrbne	r0, [r1], -r0, lsl #2
    6a00:	00002f02 	andeq	r2, r0, r2, lsl #30
    6a04:	4c014a01 	stcmi	10, cr4, [r1], {1}
    6a08:	f2000000 	vhadd.s8	d0, d0, d0
    6a0c:	16000029 	strne	r0, [r0], -r9, lsr #32
    6a10:	00002b20 	andeq	r2, r0, r0, lsr #22
    6a14:	4c014a01 	stcmi	10, cr4, [r1], {1}
    6a18:	11000000 	mrsne	r0, (UNDEF: 0)
    6a1c:	1600002a 	strne	r0, [r0], -sl, lsr #32
    6a20:	000030f5 	strdeq	r3, [r0], -r5
    6a24:	4c014a01 	stcmi	10, cr4, [r1], {1}
    6a28:	72000000 	andvc	r0, r0, #0
    6a2c:	0000002a 	andeq	r0, r0, sl, lsr #32
    6a30:	002ab220 	eoreq	fp, sl, r0, lsr #4
    6a34:	01a40100 			; <UNDEFINED> instruction: 0x01a40100
    6a38:	00000000 	andeq	r0, r0, r0
    6a3c:	00000084 	andeq	r0, r0, r4, lsl #1
    6a40:	08179c01 	ldmdaeq	r7, {r0, sl, fp, ip, pc}
    6a44:	c9140000 	ldmdbgt	r4, {}	; <UNPREDICTABLE>
    6a48:	01000029 	tsteq	r0, r9, lsr #32
    6a4c:	04ac01a4 	strteq	r0, [ip], #420	; 0x1a4
    6a50:	50010000 	andpl	r0, r1, r0
    6a54:	002d9114 	eoreq	r9, sp, r4, lsl r1
    6a58:	01a40100 			; <UNDEFINED> instruction: 0x01a40100
    6a5c:	0000074b 	andeq	r0, r0, fp, asr #14
    6a60:	02165101 	andseq	r5, r6, #1073741824	; 0x40000000
    6a64:	0100002f 	tsteq	r0, pc, lsr #32
    6a68:	004c01a6 	subeq	r0, ip, r6, lsr #3
    6a6c:	2aa70000 	bcs	fe9c6a74 <SCS_BASE+0x1e9b8a74>
    6a70:	20160000 	andscs	r0, r6, r0
    6a74:	0100002b 	tsteq	r0, fp, lsr #32
    6a78:	004c01a6 	subeq	r0, ip, r6, lsr #3
    6a7c:	2ac60000 	bcs	ff186a84 <SCS_BASE+0x1f178a84>
    6a80:	f5160000 			; <UNDEFINED> instruction: 0xf5160000
    6a84:	01000030 	tsteq	r0, r0, lsr r0
    6a88:	004c01a6 	subeq	r0, ip, r6, lsr #3
    6a8c:	2b270000 	blcs	9c6a94 <__Stack_Size+0x9c6694>
    6a90:	20000000 	andcs	r0, r0, r0
    6a94:	00002d4a 	andeq	r2, r0, sl, asr #26
    6a98:	00020001 	andeq	r0, r2, r1
    6a9c:	68000000 	stmdavs	r0, {}	; <UNPREDICTABLE>
    6aa0:	01000000 	mrseq	r0, (UNDEF: 0)
    6aa4:	00087c9c 	muleq	r8, ip, ip
    6aa8:	29c91400 	stmibcs	r9, {sl, ip}^
    6aac:	00010000 	andeq	r0, r1, r0
    6ab0:	0004ac02 	andeq	sl, r4, r2, lsl #24
    6ab4:	15500100 	ldrbne	r0, [r0, #-256]	; 0x100
    6ab8:	00002d91 	muleq	r0, r1, sp
    6abc:	4b020001 	blmi	86ac8 <__Stack_Size+0x866c8>
    6ac0:	5c000007 	stcpl	0, cr0, [r0], {7}
    6ac4:	1600002b 	strne	r0, [r0], -fp, lsr #32
    6ac8:	00002f02 	andeq	r2, r0, r2, lsl #30
    6acc:	4c020201 	sfmmi	f0, 4, [r2], {1}
    6ad0:	7d000000 	stcvc	0, cr0, [r0, #-0]
    6ad4:	1600002b 	strne	r0, [r0], -fp, lsr #32
    6ad8:	00002b20 	andeq	r2, r0, r0, lsr #22
    6adc:	4c020201 	sfmmi	f0, 4, [r2], {1}
    6ae0:	9c000000 	stcls	0, cr0, [r0], {-0}
    6ae4:	1600002b 	strne	r0, [r0], -fp, lsr #32
    6ae8:	000030f5 	strdeq	r3, [r0], -r5
    6aec:	4c020201 	sfmmi	f0, 4, [r2], {1}
    6af0:	c6000000 	strgt	r0, [r0], -r0
    6af4:	0000002b 	andeq	r0, r0, fp, lsr #32
    6af8:	002f7f20 	eoreq	r7, pc, r0, lsr #30
    6afc:	02d10100 	sbcseq	r0, r1, #0, 2
    6b00:	00000000 	andeq	r0, r0, r0
    6b04:	00000022 	andeq	r0, r0, r2, lsr #32
    6b08:	08af9c01 	stmiaeq	pc!, {r0, sl, fp, ip, pc}	; <UNPREDICTABLE>
    6b0c:	c9140000 	ldmdbgt	r4, {}	; <UNPREDICTABLE>
    6b10:	01000029 	tsteq	r0, r9, lsr #32
    6b14:	04ac02d1 	strteq	r0, [ip], #721	; 0x2d1
    6b18:	50010000 	andpl	r0, r1, r0
    6b1c:	002b0d14 	eoreq	r0, fp, r4, lsl sp
    6b20:	02d10100 	sbcseq	r0, r1, #0, 2
    6b24:	000008af 	andeq	r0, r0, pc, lsr #17
    6b28:	12005101 	andne	r5, r0, #1073741824	; 0x40000000
    6b2c:	00046f04 	andeq	r6, r4, r4, lsl #30
    6b30:	300f2000 	andcc	r2, pc, r0
    6b34:	ee010000 	cdp	0, 0, cr0, cr1, cr0, {0}
    6b38:	00000002 	andeq	r0, r0, r2
    6b3c:	00001200 	andeq	r1, r0, r0, lsl #4
    6b40:	da9c0100 	ble	fe706f48 <SCS_BASE+0x1e6f8f48>
    6b44:	14000008 	strne	r0, [r0], #-8
    6b48:	00002b79 	andeq	r2, r0, r9, ror fp
    6b4c:	e802ee01 	stmda	r2, {r0, r9, sl, fp, sp, lr, pc}
    6b50:	01000006 	tsteq	r0, r6
    6b54:	1a200050 	bne	806c9c <__Stack_Size+0x80689c>
    6b58:	01000029 	tsteq	r0, r9, lsr #32
    6b5c:	00000300 	andeq	r0, r0, r0, lsl #6
    6b60:	00140000 	andseq	r0, r4, r0
    6b64:	9c010000 	stcls	0, cr0, [r1], {-0}
    6b68:	000008ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
    6b6c:	002d9114 	eoreq	r9, sp, r4, lsl r1
    6b70:	03000100 	movweq	r0, #256	; 0x100
    6b74:	0000074b 	andeq	r0, r0, fp, asr #14
    6b78:	20005001 	andcs	r5, r0, r1
    6b7c:	000027be 			; <UNDEFINED> instruction: 0x000027be
    6b80:	00031501 	andeq	r1, r3, r1, lsl #10
    6b84:	10000000 	andne	r0, r0, r0
    6b88:	01000000 	mrseq	r0, (UNDEF: 0)
    6b8c:	0009249c 	muleq	r9, ip, r4
    6b90:	2cf81400 	cfldrdcs	mvd1, [r8]
    6b94:	15010000 	strne	r0, [r1, #-0]
    6b98:	00092403 	andeq	r2, r9, r3, lsl #8
    6b9c:	00500100 	subseq	r0, r0, r0, lsl #2
    6ba0:	04070412 	streq	r0, [r7], #-1042	; 0x412
    6ba4:	8a200000 	bhi	806bac <__Stack_Size+0x8067ac>
    6ba8:	01000030 	tsteq	r0, r0, lsr r0
    6bac:	00000327 	andeq	r0, r0, r7, lsr #6
    6bb0:	00120000 	andseq	r0, r2, r0
    6bb4:	9c010000 	stcls	0, cr0, [r1], {-0}
    6bb8:	0000094f 	andeq	r0, r0, pc, asr #18
    6bbc:	002b0d14 	eoreq	r0, fp, r4, lsl sp
    6bc0:	03270100 	teqeq	r7, #0, 2
    6bc4:	000008af 	andeq	r0, r0, pc, lsr #17
    6bc8:	20005001 	andcs	r5, r0, r1
    6bcc:	0000050a 	andeq	r0, r0, sl, lsl #10
    6bd0:	5c033c01 	stcpl	12, cr3, [r3], {1}
    6bd4:	18080017 	stmdane	r8, {r0, r1, r2, r4}
    6bd8:	01000000 	mrseq	r0, (UNDEF: 0)
    6bdc:	0009829c 	muleq	r9, ip, r2
    6be0:	29c91400 	stmibcs	r9, {sl, ip}^
    6be4:	3c010000 	stccc	0, cr0, [r1], {-0}
    6be8:	0004ac03 	andeq	sl, r4, r3, lsl #24
    6bec:	14500100 	ldrbne	r0, [r0], #-256	; 0x100
    6bf0:	00001a7c 	andeq	r1, r0, ip, ror sl
    6bf4:	cf033c01 	svcgt	0x00033c01
    6bf8:	01000000 	mrseq	r0, (UNDEF: 0)
    6bfc:	59200051 	stmdbpl	r0!, {r0, r4, r6}
    6c00:	0100002f 	tsteq	r0, pc, lsr #32
    6c04:	00000357 	andeq	r0, r0, r7, asr r3
    6c08:	001c0000 	andseq	r0, ip, r0
    6c0c:	9c010000 	stcls	0, cr0, [r1], {-0}
    6c10:	000009b5 			; <UNDEFINED> instruction: 0x000009b5
    6c14:	0029c914 	eoreq	ip, r9, r4, lsl r9
    6c18:	03570100 	cmpeq	r7, #0, 2
    6c1c:	000004ac 	andeq	r0, r0, ip, lsr #9
    6c20:	7c145001 	ldcvc	0, cr5, [r4], {1}
    6c24:	0100001a 	tsteq	r0, sl, lsl r0
    6c28:	00cf0357 	sbceq	r0, pc, r7, asr r3	; <UNPREDICTABLE>
    6c2c:	51010000 	mrspl	r0, (UNDEF: 1)
    6c30:	08b92000 	ldmeq	r9!, {sp}
    6c34:	7d010000 	stcvc	0, cr0, [r1, #-0]
    6c38:	00177403 	andseq	r7, r7, r3, lsl #8
    6c3c:	00001208 	andeq	r1, r0, r8, lsl #4
    6c40:	f89c0100 			; <UNDEFINED> instruction: 0xf89c0100
    6c44:	14000009 	strne	r0, [r0], #-9
    6c48:	000029c9 	andeq	r2, r0, r9, asr #19
    6c4c:	ac037d01 	stcge	13, cr7, [r3], {1}
    6c50:	01000004 	tsteq	r0, r4
    6c54:	30fc1550 	rscscc	r1, ip, r0, asr r5
    6c58:	7d010000 	stcvc	0, cr0, [r1, #-0]
    6c5c:	00004c03 	andeq	r4, r0, r3, lsl #24
    6c60:	002bf000 	eoreq	pc, fp, r0
    6c64:	1a7c1400 	bne	1f0bc6c <__Stack_Size+0x1f0b86c>
    6c68:	7d010000 	stcvc	0, cr0, [r1, #-0]
    6c6c:	0000cf03 	andeq	ip, r0, r3, lsl #30
    6c70:	00520100 	subseq	r0, r2, r0, lsl #2
    6c74:	002c5420 	eoreq	r5, ip, r0, lsr #8
    6c78:	03a00100 	moveq	r0, #0, 2
    6c7c:	00000000 	andeq	r0, r0, r0
    6c80:	00000004 	andeq	r0, r0, r4
    6c84:	0a2b9c01 	beq	aedc90 <__Stack_Size+0xaed890>
    6c88:	c9140000 	ldmdbgt	r4, {}	; <UNPREDICTABLE>
    6c8c:	01000029 	tsteq	r0, r9, lsr #32
    6c90:	04ac03a0 	strteq	r0, [ip], #928	; 0x3a0
    6c94:	50010000 	andpl	r0, r1, r0
    6c98:	002e2d14 	eoreq	r2, lr, r4, lsl sp
    6c9c:	03a00100 	moveq	r0, #0, 2
    6ca0:	0000004c 	andeq	r0, r0, ip, asr #32
    6ca4:	20005101 	andcs	r5, r0, r1, lsl #2
    6ca8:	00002aea 	andeq	r2, r0, sl, ror #21
    6cac:	0003bf01 	andeq	fp, r3, r1, lsl #30
    6cb0:	08000000 	stmdaeq	r0, {}	; <UNPREDICTABLE>
    6cb4:	01000000 	mrseq	r0, (UNDEF: 0)
    6cb8:	000a6e9c 	muleq	sl, ip, lr
    6cbc:	29c91400 	stmibcs	r9, {sl, ip}^
    6cc0:	bf010000 	svclt	0x00010000
    6cc4:	0004ac03 	andeq	sl, r4, r3, lsl #24
    6cc8:	14500100 	ldrbne	r0, [r0], #-256	; 0x100
    6ccc:	00002c1f 	andeq	r2, r0, pc, lsl ip
    6cd0:	4c03bf01 	stcmi	15, cr11, [r3], {1}
    6cd4:	01000000 	mrseq	r0, (UNDEF: 0)
    6cd8:	2a8f1551 	bcs	fe3cc224 <SCS_BASE+0x1e3be224>
    6cdc:	bf010000 	svclt	0x00010000
    6ce0:	00004c03 	andeq	r4, r0, r3, lsl #24
    6ce4:	002c2a00 	eoreq	r2, ip, r0, lsl #20
    6ce8:	04200000 	strteq	r0, [r0], #-0
    6cec:	01000030 	tsteq	r0, r0, lsr r0
    6cf0:	000003dc 	ldrdeq	r0, [r0], -ip
    6cf4:	00120000 	andseq	r0, r2, r0
    6cf8:	9c010000 	stcls	0, cr0, [r1], {-0}
    6cfc:	00000ab1 			; <UNDEFINED> instruction: 0x00000ab1
    6d00:	0029c914 	eoreq	ip, r9, r4, lsl r9
    6d04:	03dc0100 	bicseq	r0, ip, #0, 2
    6d08:	000004ac 	andeq	r0, r0, ip, lsr #9
    6d0c:	2f155001 	svccs	0x00155001
    6d10:	01000031 	tsteq	r0, r1, lsr r0
    6d14:	004c03dc 	ldrdeq	r0, [ip], #-60	; 0xffffffc4
    6d18:	2c4b0000 	marcs	acc0, r0, fp
    6d1c:	7c140000 	ldcvc	0, cr0, [r4], {-0}
    6d20:	0100001a 	tsteq	r0, sl, lsl r0
    6d24:	00cf03dc 	ldrdeq	r0, [pc], #60	; <UNPREDICTABLE>
    6d28:	52010000 	andpl	r0, r1, #0
    6d2c:	2e922000 	cdpcs	0, 9, cr2, cr2, cr0, {0}
    6d30:	f8010000 			; <UNDEFINED> instruction: 0xf8010000
    6d34:	00000003 	andeq	r0, r0, r3
    6d38:	00000e00 	andeq	r0, r0, r0, lsl #28
    6d3c:	d69c0100 	ldrle	r0, [ip], r0, lsl #2
    6d40:	1400000a 	strne	r0, [r0], #-10
    6d44:	000029c9 	andeq	r2, r0, r9, asr #19
    6d48:	ac03f801 	stcge	8, cr15, [r3], {1}
    6d4c:	01000004 	tsteq	r0, r4
    6d50:	ce200050 	mcrgt	0, 1, r0, cr0, cr0, {2}
    6d54:	0100002a 	tsteq	r0, sl, lsr #32
    6d58:	0000040e 	andeq	r0, r0, lr, lsl #8
    6d5c:	001a0000 	andseq	r0, sl, r0
    6d60:	9c010000 	stcls	0, cr0, [r1], {-0}
    6d64:	00000b3f 	andeq	r0, r0, pc, lsr fp
    6d68:	0029c914 	eoreq	ip, r9, r4, lsl r9
    6d6c:	040e0100 	streq	r0, [lr], #-256	; 0x100
    6d70:	000004ac 	andeq	r0, r0, ip, lsr #9
    6d74:	b1155001 	tstlt	r5, r1
    6d78:	01000028 	tsteq	r0, r8, lsr #32
    6d7c:	004c040e 	subeq	r0, ip, lr, lsl #8
    6d80:	2c850000 	stccs	0, cr0, [r5], {0}
    6d84:	7a210000 	bvc	846d8c <__Stack_Size+0x84698c>
    6d88:	00000004 	andeq	r0, r0, r4
    6d8c:	0e000000 	cdpeq	0, 0, cr0, cr0, cr0, {0}
    6d90:	01000000 	mrseq	r0, (UNDEF: 0)
    6d94:	93220415 	teqls	r2, #352321536	; 0x15000000
    6d98:	85000004 	strhi	r0, [r0, #-4]
    6d9c:	2300002c 	movwcs	r0, #44	; 0x2c
    6da0:	00000487 	andeq	r0, r0, r7, lsl #9
    6da4:	00245001 	eoreq	r5, r4, r1
    6da8:	0e000000 	cdpeq	0, 0, cr0, cr0, cr0, {0}
    6dac:	25000000 	strcs	r0, [r0, #-0]
    6db0:	0000049f 	muleq	r0, pc, r4	; <UNPREDICTABLE>
    6db4:	00002ca6 	andeq	r2, r0, r6, lsr #25
    6db8:	20000000 	andcs	r0, r0, r0
    6dbc:	00002f9e 	muleq	r0, lr, pc	; <UNPREDICTABLE>
    6dc0:	00042d01 	andeq	r2, r4, r1, lsl #26
    6dc4:	34000000 	strcc	r0, [r0], #-0
    6dc8:	01000000 	mrseq	r0, (UNDEF: 0)
    6dcc:	000bee9c 	muleq	fp, ip, lr
    6dd0:	29c91500 	stmibcs	r9, {r8, sl, ip}^
    6dd4:	2d010000 	stccs	0, cr0, [r1, #-0]
    6dd8:	0004ac04 	andeq	sl, r4, r4, lsl #24
    6ddc:	002cdb00 	eoreq	sp, ip, r0, lsl #22
    6de0:	2cb81500 	cfldr32cs	mvfx1, [r8]
    6de4:	2d010000 	stccs	0, cr0, [r1, #-0]
    6de8:	00004c04 	andeq	r4, r0, r4, lsl #24
    6dec:	002d0f00 	eoreq	r0, sp, r0, lsl #30
    6df0:	2f4a1500 	svccs	0x004a1500
    6df4:	2e010000 	cdpcs	0, 0, cr0, cr1, cr0, {0}
    6df8:	00004c04 	andeq	r4, r0, r4, lsl #24
    6dfc:	002d3000 	eoreq	r3, sp, r0
    6e00:	31261500 	teqcc	r6, r0, lsl #10
    6e04:	2e010000 	cdpcs	0, 0, cr0, cr1, cr0, {0}
    6e08:	00004c04 	andeq	r4, r0, r4, lsl #24
    6e0c:	002d5100 	eoreq	r5, sp, r0, lsl #2
    6e10:	047a2600 	ldrbteq	r2, [sl], #-1536	; 0x600
    6e14:	00000000 	andeq	r0, r0, r0
    6e18:	000e0000 	andeq	r0, lr, r0
    6e1c:	41010000 	mrsmi	r0, (UNDEF: 1)
    6e20:	000bcb04 	andeq	ip, fp, r4, lsl #22
    6e24:	04932300 	ldreq	r2, [r3], #768	; 0x300
    6e28:	55010000 	strpl	r0, [r1, #-0]
    6e2c:	00048723 	andeq	r8, r4, r3, lsr #14
    6e30:	24540100 	ldrbcs	r0, [r4], #-256	; 0x100
    6e34:	00000000 	andeq	r0, r0, r0
    6e38:	0000000e 	andeq	r0, r0, lr
    6e3c:	00049f25 	andeq	r9, r4, r5, lsr #30
    6e40:	002d8b00 	eoreq	r8, sp, r0, lsl #22
    6e44:	1a000000 	bne	6e4c <__Stack_Size+0x6a4c>
    6e48:	00000000 	andeq	r0, r0, r0
    6e4c:	00000527 	andeq	r0, r0, r7, lsr #10
    6e50:	00000be4 	andeq	r0, r0, r4, ror #23
    6e54:	0152011b 	cmpeq	r2, fp, lsl r1
    6e58:	50011b31 	andpl	r1, r1, r1, lsr fp
    6e5c:	00007402 	andeq	r7, r0, r2, lsl #8
    6e60:	00000027 	andeq	r0, r0, r7, lsr #32
    6e64:	0004b200 	andeq	fp, r4, r0, lsl #4
    6e68:	fe200000 	cdp2	0, 2, cr0, cr0, cr0, {0}
    6e6c:	0100002d 	tsteq	r0, sp, lsr #32
    6e70:	000004b1 			; <UNDEFINED> instruction: 0x000004b1
    6e74:	00140000 	andseq	r0, r4, r0
    6e78:	9c010000 	stcls	0, cr0, [r1], {-0}
    6e7c:	00000c51 	andeq	r0, r0, r1, asr ip
    6e80:	0029c914 	eoreq	ip, r9, r4, lsl r9
    6e84:	04b10100 	ldrteq	r0, [r1], #256	; 0x100
    6e88:	000004ac 	andeq	r0, r0, ip, lsr #9
    6e8c:	c8155001 	ldmdagt	r5, {r0, ip, lr}
    6e90:	01000028 	tsteq	r0, r8, lsr #32
    6e94:	004c04b1 	strheq	r0, [ip], #-65	; 0xffffffbf
    6e98:	2db50000 	ldccs	0, cr0, [r5]
    6e9c:	c3140000 	tstgt	r4, #0
    6ea0:	01000030 	tsteq	r0, r0, lsr r0
    6ea4:	004c04b1 	strheq	r0, [ip], #-65	; 0xffffffbf
    6ea8:	52010000 	andpl	r0, r1, #0
    6eac:	002da215 	eoreq	sl, sp, r5, lsl r2
    6eb0:	04b20100 	ldrteq	r0, [r2], #256	; 0x100
    6eb4:	0000004c 	andeq	r0, r0, ip, asr #32
    6eb8:	00002dd6 	ldrdeq	r2, [r0], -r6
    6ebc:	0029af16 	eoreq	sl, r9, r6, lsl pc
    6ec0:	04b40100 	ldrteq	r0, [r4], #256	; 0x100
    6ec4:	0000004c 	andeq	r0, r0, ip, asr #32
    6ec8:	00002df7 	strdeq	r2, [r0], -r7
    6ecc:	2eea2000 	cdpcs	0, 14, cr2, cr10, cr0, {0}
    6ed0:	5b010000 	blpl	46ed8 <__Stack_Size+0x46ad8>
    6ed4:	00000004 	andeq	r0, r0, r4
    6ed8:	00001a00 	andeq	r1, r0, r0, lsl #20
    6edc:	c89c0100 	ldmgt	ip, {r8}
    6ee0:	1500000c 	strne	r0, [r0, #-12]
    6ee4:	000029c9 	andeq	r2, r0, r9, asr #19
    6ee8:	ac045b01 	stcge	11, cr5, [r4], {1}
    6eec:	26000004 	strcs	r0, [r0], -r4
    6ef0:	1500002e 	strne	r0, [r0, #-46]	; 0x2e
    6ef4:	000028c8 	andeq	r2, r0, r8, asr #17
    6ef8:	4c045b01 	stcmi	11, cr5, [r4], {1}
    6efc:	44000000 	strmi	r0, [r0], #-0
    6f00:	1500002e 	strne	r0, [r0, #-46]	; 0x2e
    6f04:	000030c3 	andeq	r3, r0, r3, asr #1
    6f08:	4c045b01 	stcmi	11, cr5, [r4], {1}
    6f0c:	65000000 	strvs	r0, [r0, #-0]
    6f10:	1500002e 	strne	r0, [r0, #-46]	; 0x2e
    6f14:	00002da2 	andeq	r2, r0, r2, lsr #27
    6f18:	4c045c01 	stcmi	12, cr5, [r4], {1}
    6f1c:	86000000 	strhi	r0, [r0], -r0
    6f20:	1600002e 	strne	r0, [r0], -lr, lsr #32
    6f24:	000029af 	andeq	r2, r0, pc, lsr #19
    6f28:	4c045e01 	stcmi	14, cr5, [r4], {1}
    6f2c:	a7000000 	strge	r0, [r0, -r0]
    6f30:	2800002e 	stmdacs	r0, {r1, r2, r3, r5}
    6f34:	00000000 	andeq	r0, r0, r0
    6f38:	00000bee 	andeq	r0, r0, lr, ror #23
    6f3c:	0250011b 	subseq	r0, r0, #-1073741818	; 0xc0000006
    6f40:	00000074 	andeq	r0, r0, r4, ror r0
    6f44:	002a3220 	eoreq	r3, sl, r0, lsr #4
    6f48:	048d0100 	streq	r0, [sp], #256	; 0x100
    6f4c:	00000000 	andeq	r0, r0, r0
    6f50:	00000014 	andeq	r0, r0, r4, lsl r0
    6f54:	0d2f9c01 	stceq	12, cr9, [pc, #-4]!	; 6f58 <__Stack_Size+0x6b58>
    6f58:	c9150000 	ldmdbgt	r5, {}	; <UNPREDICTABLE>
    6f5c:	01000029 	tsteq	r0, r9, lsr #32
    6f60:	04ac048d 	strteq	r0, [ip], #1165	; 0x48d
    6f64:	2ee40000 	cdpcs	0, 14, cr0, cr4, cr0, {0}
    6f68:	c8150000 	ldmdagt	r5, {}	; <UNPREDICTABLE>
    6f6c:	01000028 	tsteq	r0, r8, lsr #32
    6f70:	004c048d 	subeq	r0, ip, sp, lsl #9
    6f74:	2f020000 	svccs	0x00020000
    6f78:	c3150000 	tstgt	r5, #0
    6f7c:	01000030 	tsteq	r0, r0, lsr r0
    6f80:	004c048e 	subeq	r0, ip, lr, lsl #9
    6f84:	2f230000 	svccs	0x00230000
    6f88:	a2150000 	andsge	r0, r5, #0
    6f8c:	0100002d 	tsteq	r0, sp, lsr #32
    6f90:	004c048e 	subeq	r0, ip, lr, lsl #9
    6f94:	2f440000 	svccs	0x00440000
    6f98:	00280000 	eoreq	r0, r8, r0
    6f9c:	ee000000 	cdp	0, 0, cr0, cr0, cr0, {0}
    6fa0:	1b00000b 	blne	6fd4 <__Stack_Size+0x6bd4>
    6fa4:	74025001 	strvc	r5, [r2], #-1
    6fa8:	20000000 	andcs	r0, r0, r0
    6fac:	00000c86 	andeq	r0, r0, r6, lsl #25
    6fb0:	8604d601 	strhi	sp, [r4], -r1, lsl #12
    6fb4:	06080017 			; <UNDEFINED> instruction: 0x06080017
    6fb8:	01000000 	mrseq	r0, (UNDEF: 0)
    6fbc:	000d709c 	muleq	sp, ip, r0
    6fc0:	29c91400 	stmibcs	r9, {sl, ip}^
    6fc4:	d6010000 	strle	r0, [r1], -r0
    6fc8:	0004ac04 	andeq	sl, r4, r4, lsl #24
    6fcc:	14500100 	ldrbne	r0, [r0], #-256	; 0x100
    6fd0:	00002eb4 			; <UNDEFINED> instruction: 0x00002eb4
    6fd4:	4c04d601 	stcmi	6, cr13, [r4], {1}
    6fd8:	01000000 	mrseq	r0, (UNDEF: 0)
    6fdc:	2bf11451 	blcs	ffc4c128 <SCS_BASE+0x1fc3e128>
    6fe0:	d6010000 	strle	r0, [r1], -r0
    6fe4:	00004c04 	andeq	r4, r0, r4, lsl #24
    6fe8:	00520100 	subseq	r0, r2, r0, lsl #2
    6fec:	002d1420 	eoreq	r1, sp, r0, lsr #8
    6ff0:	04f20100 	ldrbteq	r0, [r2], #256	; 0x100
    6ff4:	00000000 	andeq	r0, r0, r0
    6ff8:	00000010 	andeq	r0, r0, r0, lsl r0
    6ffc:	0db59c01 	ldceq	12, cr9, [r5, #4]!
    7000:	c9140000 	ldmdbgt	r4, {}	; <UNPREDICTABLE>
    7004:	01000029 	tsteq	r0, r9, lsr #32
    7008:	04ac04f2 	strteq	r0, [ip], #1266	; 0x4f2
    700c:	50010000 	andpl	r0, r1, r0
    7010:	00059f15 	andeq	r9, r5, r5, lsl pc
    7014:	04f20100 	ldrbteq	r0, [r2], #256	; 0x100
    7018:	0000004c 	andeq	r0, r0, ip, asr #32
    701c:	00002f65 	andeq	r2, r0, r5, ror #30
    7020:	002a1f16 	eoreq	r1, sl, r6, lsl pc
    7024:	04f40100 	ldrbteq	r0, [r4], #256	; 0x100
    7028:	0000004c 	andeq	r0, r0, ip, asr #32
    702c:	00002f86 	andeq	r2, r0, r6, lsl #31
    7030:	047a2900 	ldrbteq	r2, [sl], #-2304	; 0x900
    7034:	00000000 	andeq	r0, r0, r0
    7038:	00100000 	andseq	r0, r0, r0
    703c:	9c010000 	stcls	0, cr0, [r1], {-0}
    7040:	00000de2 	andeq	r0, r0, r2, ror #27
    7044:	00048723 	andeq	r8, r4, r3, lsr #14
    7048:	22500100 	subscs	r0, r0, #0, 2
    704c:	00000493 	muleq	r0, r3, r4
    7050:	00002fbb 			; <UNDEFINED> instruction: 0x00002fbb
    7054:	00049f25 	andeq	r9, r4, r5, lsr #30
    7058:	002fdc00 	eoreq	sp, pc, r0, lsl #24
    705c:	7a200000 	bvc	807064 <__Stack_Size+0x806c64>
    7060:	0100002c 	tsteq	r0, ip, lsr #32
    7064:	00000545 	andeq	r0, r0, r5, asr #10
    7068:	003c0000 	eorseq	r0, ip, r0
    706c:	9c010000 	stcls	0, cr0, [r1], {-0}
    7070:	00000e67 	andeq	r0, r0, r7, ror #28
    7074:	0029c914 	eoreq	ip, r9, r4, lsl r9
    7078:	05450100 	strbeq	r0, [r5, #-256]	; 0x100
    707c:	000004ac 	andeq	r0, r0, ip, lsr #9
    7080:	c5155001 	ldrgt	r5, [r5, #-1]
    7084:	0100002b 	tsteq	r0, fp, lsr #32
    7088:	004c0545 	subeq	r0, ip, r5, asr #10
    708c:	30110000 	andscc	r0, r1, r0
    7090:	7f150000 	svcvc	0x00150000
    7094:	01000029 	tsteq	r0, r9, lsr #32
    7098:	004c0546 	subeq	r0, ip, r6, asr #10
    709c:	30320000 	eorscc	r0, r2, r0
    70a0:	df150000 	svcle	0x00150000
    70a4:	01000029 	tsteq	r0, r9, lsr #32
    70a8:	004c0546 	subeq	r0, ip, r6, asr #10
    70ac:	30530000 	subscc	r0, r3, r0
    70b0:	af160000 	svcge	0x00160000
    70b4:	01000029 	tsteq	r0, r9, lsr #32
    70b8:	004c0548 	subeq	r0, ip, r8, asr #10
    70bc:	30740000 	rsbscc	r0, r4, r0
    70c0:	3d160000 	ldccc	0, cr0, [r6, #-0]
    70c4:	0100002e 	tsteq	r0, lr, lsr #32
    70c8:	004c0549 	subeq	r0, ip, r9, asr #10
    70cc:	30a90000 	adccc	r0, r9, r0
    70d0:	20160000 	andscs	r0, r6, r0
    70d4:	0100002b 	tsteq	r0, fp, lsr #32
    70d8:	004c054a 	subeq	r0, ip, sl, asr #10
    70dc:	30d30000 	sbcscc	r0, r3, r0
    70e0:	20000000 	andcs	r0, r0, r0
    70e4:	00003026 	andeq	r3, r0, r6, lsr #32
    70e8:	00057f01 	andeq	r7, r5, r1, lsl #30
    70ec:	10000000 	andne	r0, r0, r0
    70f0:	01000000 	mrseq	r0, (UNDEF: 0)
    70f4:	000eac9c 	muleq	lr, ip, ip
    70f8:	29c91400 	stmibcs	r9, {sl, ip}^
    70fc:	7f010000 	svcvc	0x00010000
    7100:	0004ac05 	andeq	sl, r4, r5, lsl #24
    7104:	15500100 	ldrbne	r0, [r0, #-256]	; 0x100
    7108:	000029ce 	andeq	r2, r0, lr, asr #19
    710c:	4c057f01 	stcmi	15, cr7, [r5], {1}
    7110:	fd000000 	stc2	0, cr0, [r0, #-0]
    7114:	16000030 			; <UNDEFINED> instruction: 0x16000030
    7118:	00002e3d 	andeq	r2, r0, sp, lsr lr
    711c:	4c058101 	stfmid	f0, [r5], {1}
    7120:	1e000000 	cdpne	0, 0, cr0, cr0, cr0, {0}
    7124:	00000031 	andeq	r0, r0, r1, lsr r0
    7128:	00290620 	eoreq	r0, r9, r0, lsr #12
    712c:	05a10100 	streq	r0, [r1, #256]!	; 0x100
    7130:	00000000 	andeq	r0, r0, r0
    7134:	00000014 	andeq	r0, r0, r4, lsl r0
    7138:	0ef19c01 	cdpeq	12, 15, cr9, cr1, cr1, {0}
    713c:	c9140000 	ldmdbgt	r4, {}	; <UNPREDICTABLE>
    7140:	01000029 	tsteq	r0, r9, lsr #32
    7144:	04ac05a1 	strteq	r0, [ip], #1441	; 0x5a1
    7148:	50010000 	andpl	r0, r1, r0
    714c:	0029ce15 	eoreq	ip, r9, r5, lsl lr
    7150:	05a10100 	streq	r0, [r1, #256]!	; 0x100
    7154:	0000004c 	andeq	r0, r0, ip, asr #32
    7158:	00003153 	andeq	r3, r0, r3, asr r1
    715c:	002e3d16 	eoreq	r3, lr, r6, lsl sp
    7160:	05a30100 	streq	r0, [r3, #256]!	; 0x100
    7164:	0000004c 	andeq	r0, r0, ip, asr #32
    7168:	00003174 	andeq	r3, r0, r4, ror r1
    716c:	31032000 	mrscc	r2, (UNDEF: 3)
    7170:	c3010000 	movwgt	r0, #4096	; 0x1000
    7174:	00000005 	andeq	r0, r0, r5
    7178:	00001000 	andeq	r1, r0, r0
    717c:	369c0100 	ldrcc	r0, [ip], r0, lsl #2
    7180:	1400000f 	strne	r0, [r0], #-15
    7184:	000029c9 	andeq	r2, r0, r9, asr #19
    7188:	ac05c301 	stcge	3, cr12, [r5], {1}
    718c:	01000004 	tsteq	r0, r4
    7190:	29ce1550 	stmibcs	lr, {r4, r6, r8, sl, ip}^
    7194:	c3010000 	movwgt	r0, #4096	; 0x1000
    7198:	00004c05 	andeq	r4, r0, r5, lsl #24
    719c:	0031a900 	eorseq	sl, r1, r0, lsl #18
    71a0:	2e461600 	cdpcs	6, 4, cr1, cr6, cr0, {0}
    71a4:	c5010000 	strgt	r0, [r1, #-0]
    71a8:	00004c05 	andeq	r4, r0, r5, lsl #24
    71ac:	0031ca00 	eorseq	ip, r1, r0, lsl #20
    71b0:	56200000 	strtpl	r0, [r0], -r0
    71b4:	0100002d 	tsteq	r0, sp, lsr #32
    71b8:	000005e5 	andeq	r0, r0, r5, ror #11
    71bc:	00140000 	andseq	r0, r4, r0
    71c0:	9c010000 	stcls	0, cr0, [r1], {-0}
    71c4:	00000f7b 	andeq	r0, r0, fp, ror pc
    71c8:	0029c914 	eoreq	ip, r9, r4, lsl r9
    71cc:	05e50100 	strbeq	r0, [r5, #256]!	; 0x100
    71d0:	000004ac 	andeq	r0, r0, ip, lsr #9
    71d4:	ce155001 	cdpgt	0, 1, cr5, cr5, cr1, {0}
    71d8:	01000029 	tsteq	r0, r9, lsr #32
    71dc:	004c05e5 	subeq	r0, ip, r5, ror #11
    71e0:	31ff0000 	mvnscc	r0, r0
    71e4:	46160000 	ldrmi	r0, [r6], -r0
    71e8:	0100002e 	tsteq	r0, lr, lsr #32
    71ec:	004c05e7 	subeq	r0, ip, r7, ror #11
    71f0:	32200000 	eorcc	r0, r0, #0
    71f4:	20000000 	andcs	r0, r0, r0
    71f8:	00002af8 	strdeq	r2, [r0], -r8
    71fc:	00060201 	andeq	r0, r6, r1, lsl #4
    7200:	18000000 	stmdane	r0, {}	; <UNPREDICTABLE>
    7204:	01000000 	mrseq	r0, (UNDEF: 0)
    7208:	000fae9c 	muleq	pc, ip, lr	; <UNPREDICTABLE>
    720c:	29c91400 	stmibcs	r9, {sl, ip}^
    7210:	02010000 	andeq	r0, r1, #0
    7214:	0004ac06 	andeq	sl, r4, r6, lsl #24
    7218:	14500100 	ldrbne	r0, [r0], #-256	; 0x100
    721c:	00001a7c 	andeq	r1, r0, ip, ror sl
    7220:	cf060201 	svcgt	0x00060201
    7224:	01000000 	mrseq	r0, (UNDEF: 0)
    7228:	5b200051 	blpl	807374 <__Stack_Size+0x806f74>
    722c:	0100002e 	tsteq	r0, lr, lsr #32
    7230:	0000061d 	andeq	r0, r0, sp, lsl r6
    7234:	00180000 	andseq	r0, r8, r0
    7238:	9c010000 	stcls	0, cr0, [r1], {-0}
    723c:	00000fe1 	andeq	r0, r0, r1, ror #31
    7240:	0029c914 	eoreq	ip, r9, r4, lsl r9
    7244:	061d0100 	ldreq	r0, [sp], -r0, lsl #2
    7248:	000004ac 	andeq	r0, r0, ip, lsr #9
    724c:	7c145001 	ldcvc	0, cr5, [r4], {1}
    7250:	0100001a 	tsteq	r0, sl, lsl r0
    7254:	00cf061d 	sbceq	r0, pc, sp, lsl r6	; <UNPREDICTABLE>
    7258:	51010000 	mrspl	r0, (UNDEF: 1)
    725c:	29432000 	stmdbcs	r3, {sp}^
    7260:	39010000 	stmdbcc	r1, {}	; <UNPREDICTABLE>
    7264:	00000006 	andeq	r0, r0, r6
    7268:	00001800 	andeq	r1, r0, r0, lsl #16
    726c:	149c0100 	ldrne	r0, [ip], #256	; 0x100
    7270:	14000010 	strne	r0, [r0], #-16
    7274:	000029c9 	andeq	r2, r0, r9, asr #19
    7278:	ac063901 	stcge	9, cr3, [r6], {1}
    727c:	01000004 	tsteq	r0, r4
    7280:	1a7c1450 	bne	1f0c3c8 <__Stack_Size+0x1f0bfc8>
    7284:	39010000 	stmdbcc	r1, {}	; <UNPREDICTABLE>
    7288:	0000cf06 	andeq	ip, r0, r6, lsl #30
    728c:	00510100 	subseq	r0, r1, r0, lsl #2
    7290:	002e6920 	eoreq	r6, lr, r0, lsr #18
    7294:	06550100 	ldrbeq	r0, [r5], -r0, lsl #2
    7298:	00000000 	andeq	r0, r0, r0
    729c:	00000018 	andeq	r0, r0, r8, lsl r0
    72a0:	10479c01 	subne	r9, r7, r1, lsl #24
    72a4:	c9140000 	ldmdbgt	r4, {}	; <UNPREDICTABLE>
    72a8:	01000029 	tsteq	r0, r9, lsr #32
    72ac:	04ac0655 	strteq	r0, [ip], #1621	; 0x655
    72b0:	50010000 	andpl	r0, r1, r0
    72b4:	001a7c14 	andseq	r7, sl, r4, lsl ip
    72b8:	06550100 	ldrbeq	r0, [r5], -r0, lsl #2
    72bc:	000000cf 	andeq	r0, r0, pc, asr #1
    72c0:	20005101 	andcs	r5, r0, r1, lsl #2
    72c4:	0000296a 	andeq	r2, r0, sl, ror #18
    72c8:	00067401 	andeq	r7, r6, r1, lsl #8
    72cc:	10000000 	andne	r0, r0, r0
    72d0:	01000000 	mrseq	r0, (UNDEF: 0)
    72d4:	00108c9c 	mulseq	r0, ip, ip
    72d8:	29c91400 	stmibcs	r9, {sl, ip}^
    72dc:	74010000 	strvc	r0, [r1], #-0
    72e0:	0004ac06 	andeq	sl, r4, r6, lsl #24
    72e4:	15500100 	ldrbne	r0, [r0, #-256]	; 0x100
    72e8:	0000282b 	andeq	r2, r0, fp, lsr #16
    72ec:	4c067401 	cfstrsmi	mvf7, [r6], {1}
    72f0:	55000000 	strpl	r0, [r0, #-0]
    72f4:	16000032 			; <UNDEFINED> instruction: 0x16000032
    72f8:	00002e3d 	andeq	r2, r0, sp, lsr lr
    72fc:	4c067601 	stcmi	6, cr7, [r6], {1}
    7300:	76000000 	strvc	r0, [r0], -r0
    7304:	00000032 	andeq	r0, r0, r2, lsr r0
    7308:	0028f120 	eoreq	pc, r8, r0, lsr #2
    730c:	06950100 	ldreq	r0, [r5], r0, lsl #2
    7310:	00000000 	andeq	r0, r0, r0
    7314:	00000014 	andeq	r0, r0, r4, lsl r0
    7318:	10d19c01 	sbcsne	r9, r1, r1, lsl #24
    731c:	c9140000 	ldmdbgt	r4, {}	; <UNPREDICTABLE>
    7320:	01000029 	tsteq	r0, r9, lsr #32
    7324:	04ac0695 	strteq	r0, [ip], #1685	; 0x695
    7328:	50010000 	andpl	r0, r1, r0
    732c:	00282b15 	eoreq	r2, r8, r5, lsl fp
    7330:	06950100 	ldreq	r0, [r5], r0, lsl #2
    7334:	0000004c 	andeq	r0, r0, ip, asr #32
    7338:	000032ab 	andeq	r3, r0, fp, lsr #5
    733c:	002e3d16 	eoreq	r3, lr, r6, lsl sp
    7340:	06970100 	ldreq	r0, [r7], r0, lsl #2
    7344:	0000004c 	andeq	r0, r0, ip, asr #32
    7348:	000032cc 	andeq	r3, r0, ip, asr #5
    734c:	285a2000 	ldmdacs	sl, {sp}^
    7350:	b6010000 	strlt	r0, [r1], -r0
    7354:	00000006 	andeq	r0, r0, r6
    7358:	00001000 	andeq	r1, r0, r0
    735c:	169c0100 	ldrne	r0, [ip], r0, lsl #2
    7360:	14000011 	strne	r0, [r0], #-17
    7364:	000029c9 	andeq	r2, r0, r9, asr #19
    7368:	ac06b601 	stcge	6, cr11, [r6], {1}
    736c:	01000004 	tsteq	r0, r4
    7370:	282b1550 	stmdacs	fp!, {r4, r6, r8, sl, ip}
    7374:	b6010000 	strlt	r0, [r1], -r0
    7378:	00004c06 	andeq	r4, r0, r6, lsl #24
    737c:	00330100 	eorseq	r0, r3, r0, lsl #2
    7380:	2e461600 	cdpcs	6, 4, cr1, cr6, cr0, {0}
    7384:	b8010000 	stmdalt	r1, {}	; <UNPREDICTABLE>
    7388:	00004c06 	andeq	r4, r0, r6, lsl #24
    738c:	00332200 	eorseq	r2, r3, r0, lsl #4
    7390:	cf200000 	svcgt	0x00200000
    7394:	01000027 	tsteq	r0, r7, lsr #32
    7398:	000006d7 	ldrdeq	r0, [r0], -r7
    739c:	00140000 	andseq	r0, r4, r0
    73a0:	9c010000 	stcls	0, cr0, [r1], {-0}
    73a4:	0000115b 	andeq	r1, r0, fp, asr r1
    73a8:	0029c914 	eoreq	ip, r9, r4, lsl r9
    73ac:	06d70100 	ldrbeq	r0, [r7], r0, lsl #2
    73b0:	000004ac 	andeq	r0, r0, ip, lsr #9
    73b4:	2b155001 	blcs	55b3c0 <__Stack_Size+0x55afc0>
    73b8:	01000028 	tsteq	r0, r8, lsr #32
    73bc:	004c06d7 	ldrdeq	r0, [ip], #-103	; 0xffffff99
    73c0:	33570000 	cmpcc	r7, #0
    73c4:	46160000 	ldrmi	r0, [r6], -r0
    73c8:	0100002e 	tsteq	r0, lr, lsr #32
    73cc:	004c06d9 	ldrdeq	r0, [ip], #-105	; 0xffffff97
    73d0:	33780000 	cmncc	r8, #0
    73d4:	20000000 	andcs	r0, r0, r0
    73d8:	00002ddb 	ldrdeq	r2, [r0], -fp
    73dc:	0006f701 	andeq	pc, r6, r1, lsl #14
    73e0:	10000000 	andne	r0, r0, r0
    73e4:	01000000 	mrseq	r0, (UNDEF: 0)
    73e8:	0011a09c 	mulseq	r1, ip, r0
    73ec:	29c91400 	stmibcs	r9, {sl, ip}^
    73f0:	f7010000 			; <UNDEFINED> instruction: 0xf7010000
    73f4:	0004ac06 	andeq	sl, r4, r6, lsl #24
    73f8:	15500100 	ldrbne	r0, [r0, #-256]	; 0x100
    73fc:	0000288c 	andeq	r2, r0, ip, lsl #17
    7400:	4c06f701 	stcmi	7, cr15, [r6], {1}
    7404:	ad000000 	stcge	0, cr0, [r0, #-0]
    7408:	16000033 			; <UNDEFINED> instruction: 0x16000033
    740c:	00002e3d 	andeq	r2, r0, sp, lsr lr
    7410:	4c06f901 	stcmi	9, cr15, [r6], {1}
    7414:	ce000000 	cdpgt	0, 0, cr0, cr0, cr0, {0}
    7418:	00000033 	andeq	r0, r0, r3, lsr r0
    741c:	002b3d20 	eoreq	r3, fp, r0, lsr #26
    7420:	07180100 	ldreq	r0, [r8, -r0, lsl #2]
    7424:	00000000 	andeq	r0, r0, r0
    7428:	00000014 	andeq	r0, r0, r4, lsl r0
    742c:	11e59c01 	mvnne	r9, r1, lsl #24
    7430:	c9140000 	ldmdbgt	r4, {}	; <UNPREDICTABLE>
    7434:	01000029 	tsteq	r0, r9, lsr #32
    7438:	04ac0718 	strteq	r0, [ip], #1816	; 0x718
    743c:	50010000 	andpl	r0, r1, r0
    7440:	00288c15 	eoreq	r8, r8, r5, lsl ip
    7444:	07180100 	ldreq	r0, [r8, -r0, lsl #2]
    7448:	0000004c 	andeq	r0, r0, ip, asr #32
    744c:	00003403 	andeq	r3, r0, r3, lsl #8
    7450:	002e3d16 	eoreq	r3, lr, r6, lsl sp
    7454:	071a0100 	ldreq	r0, [sl, -r0, lsl #2]
    7458:	0000004c 	andeq	r0, r0, ip, asr #32
    745c:	00003424 	andeq	r3, r0, r4, lsr #8
    7460:	29b72000 	ldmibcs	r7!, {sp}
    7464:	39010000 	stmdbcc	r1, {}	; <UNPREDICTABLE>
    7468:	00000007 	andeq	r0, r0, r7
    746c:	00001000 	andeq	r1, r0, r0
    7470:	2a9c0100 	bcs	fe707878 <SCS_BASE+0x1e6f9878>
    7474:	14000012 	strne	r0, [r0], #-18
    7478:	000029c9 	andeq	r2, r0, r9, asr #19
    747c:	ac073901 	stcge	9, cr3, [r7], {1}
    7480:	01000004 	tsteq	r0, r4
    7484:	288c1550 	stmcs	ip, {r4, r6, r8, sl, ip}
    7488:	39010000 	stmdbcc	r1, {}	; <UNPREDICTABLE>
    748c:	00004c07 	andeq	r4, r0, r7, lsl #24
    7490:	00345900 	eorseq	r5, r4, r0, lsl #18
    7494:	2e461600 	cdpcs	6, 4, cr1, cr6, cr0, {0}
    7498:	3b010000 	blcc	474a0 <__Stack_Size+0x470a0>
    749c:	00004c07 	andeq	r4, r0, r7, lsl #24
    74a0:	00347a00 	eorseq	r7, r4, r0, lsl #20
    74a4:	ac200000 	stcge	0, cr0, [r0], #-0
    74a8:	01000027 	tsteq	r0, r7, lsr #32
    74ac:	0000075a 	andeq	r0, r0, sl, asr r7
    74b0:	00140000 	andseq	r0, r4, r0
    74b4:	9c010000 	stcls	0, cr0, [r1], {-0}
    74b8:	0000126f 	andeq	r1, r0, pc, ror #4
    74bc:	0029c914 	eoreq	ip, r9, r4, lsl r9
    74c0:	075a0100 	ldrbeq	r0, [sl, -r0, lsl #2]
    74c4:	000004ac 	andeq	r0, r0, ip, lsr #9
    74c8:	8c155001 	ldchi	0, cr5, [r5], {1}
    74cc:	01000028 	tsteq	r0, r8, lsr #32
    74d0:	004c075a 	subeq	r0, ip, sl, asr r7
    74d4:	34af0000 	strtcc	r0, [pc], #0	; 74dc <__Stack_Size+0x70dc>
    74d8:	46160000 	ldrmi	r0, [r6], -r0
    74dc:	0100002e 	tsteq	r0, lr, lsr #32
    74e0:	004c075c 	subeq	r0, ip, ip, asr r7
    74e4:	34d00000 	ldrbcc	r0, [r0], #0
    74e8:	20000000 	andcs	r0, r0, r0
    74ec:	0000309d 	muleq	r0, sp, r0
    74f0:	00077b01 	andeq	r7, r7, r1, lsl #22
    74f4:	10000000 	andne	r0, r0, r0
    74f8:	01000000 	mrseq	r0, (UNDEF: 0)
    74fc:	0012b49c 	mulseq	r2, ip, r4
    7500:	29c91400 	stmibcs	r9, {sl, ip}^
    7504:	7b010000 	blvc	4750c <__Stack_Size+0x4710c>
    7508:	0004ac07 	andeq	sl, r4, r7, lsl #24
    750c:	15500100 	ldrbne	r0, [r0, #-256]	; 0x100
    7510:	00002be5 	andeq	r2, r0, r5, ror #23
    7514:	4c077b01 	stcmi	11, cr7, [r7], {1}
    7518:	05000000 	streq	r0, [r0, #-0]
    751c:	16000035 			; <UNDEFINED> instruction: 0x16000035
    7520:	00002e3d 	andeq	r2, r0, sp, lsr lr
    7524:	4c077d01 	stcmi	13, cr7, [r7], {1}
    7528:	26000000 	strcs	r0, [r0], -r0
    752c:	00000035 	andeq	r0, r0, r5, lsr r0
    7530:	002f8e20 	eoreq	r8, pc, r0, lsr #28
    7534:	079b0100 	ldreq	r0, [fp, r0, lsl #2]
    7538:	00000000 	andeq	r0, r0, r0
    753c:	00000010 	andeq	r0, r0, r0, lsl r0
    7540:	12f99c01 	rscsne	r9, r9, #256	; 0x100
    7544:	c9140000 	ldmdbgt	r4, {}	; <UNPREDICTABLE>
    7548:	01000029 	tsteq	r0, r9, lsr #32
    754c:	04ac079b 	strteq	r0, [ip], #1947	; 0x79b
    7550:	50010000 	andpl	r0, r1, r0
    7554:	002be515 	eoreq	lr, fp, r5, lsl r5
    7558:	079b0100 	ldreq	r0, [fp, r0, lsl #2]
    755c:	0000004c 	andeq	r0, r0, ip, asr #32
    7560:	0000355b 	andeq	r3, r0, fp, asr r5
    7564:	002e3d16 	eoreq	r3, lr, r6, lsl sp
    7568:	079d0100 	ldreq	r0, [sp, r0, lsl #2]
    756c:	0000004c 	andeq	r0, r0, ip, asr #32
    7570:	0000357c 	andeq	r3, r0, ip, ror r5
    7574:	2d3a2000 	ldccs	0, cr2, [sl, #-0]
    7578:	bb010000 	bllt	47580 <__Stack_Size+0x47180>
    757c:	00000007 	andeq	r0, r0, r7
    7580:	00001000 	andeq	r1, r0, r0
    7584:	3e9c0100 	fmlcce	f0, f4, f0
    7588:	14000013 	strne	r0, [r0], #-19
    758c:	000029c9 	andeq	r2, r0, r9, asr #19
    7590:	ac07bb01 	stcge	11, cr11, [r7], {1}
    7594:	01000004 	tsteq	r0, r4
    7598:	2be51550 	blcs	ff94cae0 <SCS_BASE+0x1f93eae0>
    759c:	bb010000 	bllt	475a4 <__Stack_Size+0x471a4>
    75a0:	00004c07 	andeq	r4, r0, r7, lsl #24
    75a4:	0035a600 	eorseq	sl, r5, r0, lsl #12
    75a8:	2e461600 	cdpcs	6, 4, cr1, cr6, cr0, {0}
    75ac:	bd010000 	stclt	0, cr0, [r1, #-0]
    75b0:	00004c07 	andeq	r4, r0, r7, lsl #24
    75b4:	0035c700 	eorseq	ip, r5, r0, lsl #14
    75b8:	be200000 	cdplt	0, 2, cr0, cr0, cr0, {0}
    75bc:	0100002a 	tsteq	r0, sl, lsr #32
    75c0:	000007db 	ldrdeq	r0, [r0], -fp
    75c4:	00100000 	andseq	r0, r0, r0
    75c8:	9c010000 	stcls	0, cr0, [r1], {-0}
    75cc:	00001383 	andeq	r1, r0, r3, lsl #7
    75d0:	0029c914 	eoreq	ip, r9, r4, lsl r9
    75d4:	07db0100 	ldrbeq	r0, [fp, r0, lsl #2]
    75d8:	000004ac 	andeq	r0, r0, ip, lsr #9
    75dc:	e5155001 	ldr	r5, [r5, #-1]
    75e0:	0100002b 	tsteq	r0, fp, lsr #32
    75e4:	004c07db 	ldrdeq	r0, [ip], #-123	; 0xffffff85
    75e8:	35fc0000 	ldrbcc	r0, [ip, #0]!
    75ec:	46160000 	ldrmi	r0, [r6], -r0
    75f0:	0100002e 	tsteq	r0, lr, lsr #32
    75f4:	004c07dd 	ldrdeq	r0, [ip], #-125	; 0xffffff83
    75f8:	361d0000 	ldrcc	r0, [sp], -r0
    75fc:	20000000 	andcs	r0, r0, r0
    7600:	00002cd1 	ldrdeq	r2, [r0], -r1
    7604:	0007fb01 	andeq	pc, r7, r1, lsl #22
    7608:	10000000 	andne	r0, r0, r0
    760c:	01000000 	mrseq	r0, (UNDEF: 0)
    7610:	0013c89c 	mulseq	r3, ip, r8
    7614:	29c91400 	stmibcs	r9, {sl, ip}^
    7618:	fb010000 	blx	47622 <__Stack_Size+0x47222>
    761c:	0004ac07 	andeq	sl, r4, r7, lsl #24
    7620:	15500100 	ldrbne	r0, [r0, #-256]	; 0x100
    7624:	0000284b 	andeq	r2, r0, fp, asr #16
    7628:	4c07fb01 	stcmi	11, cr15, [r7], {1}
    762c:	47000000 	strmi	r0, [r0, -r0]
    7630:	16000036 			; <UNDEFINED> instruction: 0x16000036
    7634:	00002b20 	andeq	r2, r0, r0, lsr #22
    7638:	4c07fd01 	stcmi	13, cr15, [r7], {1}
    763c:	68000000 	stmdavs	r0, {}	; <UNPREDICTABLE>
    7640:	00000036 	andeq	r0, r0, r6, lsr r0
    7644:	002e0c20 	eoreq	r0, lr, r0, lsr #24
    7648:	08180100 	ldmdaeq	r8, {r8}
    764c:	00000000 	andeq	r0, r0, r0
    7650:	00000010 	andeq	r0, r0, r0, lsl r0
    7654:	140d9c01 	strne	r9, [sp], #-3073	; 0xc01
    7658:	c9140000 	ldmdbgt	r4, {}	; <UNPREDICTABLE>
    765c:	01000029 	tsteq	r0, r9, lsr #32
    7660:	04ac0818 	strteq	r0, [ip], #2072	; 0x818
    7664:	50010000 	andpl	r0, r1, r0
    7668:	002ca815 	eoreq	sl, ip, r5, lsl r8
    766c:	08180100 	ldmdaeq	r8, {r8}
    7670:	0000004c 	andeq	r0, r0, ip, asr #32
    7674:	0000369d 	muleq	r0, sp, r6
    7678:	002b2016 	eoreq	r2, fp, r6, lsl r0
    767c:	081a0100 	ldmdaeq	sl, {r8}
    7680:	0000004c 	andeq	r0, r0, ip, asr #32
    7684:	000036be 			; <UNDEFINED> instruction: 0x000036be
    7688:	316e2000 	cmncc	lr, r0
    768c:	36010000 	strcc	r0, [r1], -r0
    7690:	00000008 	andeq	r0, r0, r8
    7694:	00001400 	andeq	r1, r0, r0, lsl #8
    7698:	529c0100 	addspl	r0, ip, #0, 2
    769c:	14000014 	strne	r0, [r0], #-20
    76a0:	000029c9 	andeq	r2, r0, r9, asr #19
    76a4:	ac083601 	stcge	6, cr3, [r8], {1}
    76a8:	01000004 	tsteq	r0, r4
    76ac:	284b1550 	stmdacs	fp, {r4, r6, r8, sl, ip}^
    76b0:	36010000 	strcc	r0, [r1], -r0
    76b4:	00004c08 	andeq	r4, r0, r8, lsl #24
    76b8:	0036f300 	eorseq	pc, r6, r0, lsl #6
    76bc:	2b201600 	blcs	80cec4 <__Stack_Size+0x80cac4>
    76c0:	38010000 	stmdacc	r1, {}	; <UNPREDICTABLE>
    76c4:	00004c08 	andeq	r4, r0, r8, lsl #24
    76c8:	00371400 	eorseq	r1, r7, r0, lsl #8
    76cc:	5d200000 	stcpl	0, cr0, [r0, #-0]
    76d0:	01000030 	tsteq	r0, r0, lsr r0
    76d4:	00000853 	andeq	r0, r0, r3, asr r8
    76d8:	00140000 	andseq	r0, r4, r0
    76dc:	9c010000 	stcls	0, cr0, [r1], {-0}
    76e0:	00001497 	muleq	r0, r7, r4
    76e4:	0029c914 	eoreq	ip, r9, r4, lsl r9
    76e8:	08530100 	ldmdaeq	r3, {r8}^
    76ec:	000004ac 	andeq	r0, r0, ip, lsr #9
    76f0:	a8155001 	ldmdage	r5, {r0, ip, lr}
    76f4:	0100002c 	tsteq	r0, ip, lsr #32
    76f8:	004c0853 	subeq	r0, ip, r3, asr r8
    76fc:	37490000 	strbcc	r0, [r9, -r0]
    7700:	20160000 	andscs	r0, r6, r0
    7704:	0100002b 	tsteq	r0, fp, lsr #32
    7708:	004c0855 	subeq	r0, ip, r5, asr r8
    770c:	376a0000 	strbcc	r0, [sl, -r0]!
    7710:	20000000 	andcs	r0, r0, r0
    7714:	000030ad 	andeq	r3, r0, sp, lsr #1
    7718:	00087101 	andeq	r7, r8, r1, lsl #2
    771c:	14000000 	strne	r0, [r0], #-0
    7720:	01000000 	mrseq	r0, (UNDEF: 0)
    7724:	0014dc9c 	mulseq	r4, ip, ip
    7728:	29c91400 	stmibcs	r9, {sl, ip}^
    772c:	71010000 	mrsvc	r0, (UNDEF: 1)
    7730:	0004ac08 	andeq	sl, r4, r8, lsl #24
    7734:	15500100 	ldrbne	r0, [r0, #-256]	; 0x100
    7738:	0000284b 	andeq	r2, r0, fp, asr #16
    773c:	4c087101 	stfmis	f7, [r8], {1}
    7740:	9f000000 	svcls	0x00000000
    7744:	16000037 			; <UNDEFINED> instruction: 0x16000037
    7748:	00002b20 	andeq	r2, r0, r0, lsr #22
    774c:	4c087301 	stcmi	3, cr7, [r8], {1}
    7750:	c0000000 	andgt	r0, r0, r0
    7754:	00000037 	andeq	r0, r0, r7, lsr r0
    7758:	00281420 	eoreq	r1, r8, r0, lsr #8
    775c:	088e0100 	stmeq	lr, {r8}
    7760:	00000000 	andeq	r0, r0, r0
    7764:	00000014 	andeq	r0, r0, r4, lsl r0
    7768:	15219c01 	strne	r9, [r1, #-3073]!	; 0xc01
    776c:	c9140000 	ldmdbgt	r4, {}	; <UNPREDICTABLE>
    7770:	01000029 	tsteq	r0, r9, lsr #32
    7774:	04ac088e 	strteq	r0, [ip], #2190	; 0x88e
    7778:	50010000 	andpl	r0, r1, r0
    777c:	002ca815 	eoreq	sl, ip, r5, lsl r8
    7780:	088e0100 	stmeq	lr, {r8}
    7784:	0000004c 	andeq	r0, r0, ip, asr #32
    7788:	000037f5 	strdeq	r3, [r0], -r5
    778c:	002b2016 	eoreq	r2, fp, r6, lsl r0
    7790:	08900100 	ldmeq	r0, {r8}
    7794:	0000004c 	andeq	r0, r0, ip, asr #32
    7798:	00003816 	andeq	r3, r0, r6, lsl r8
    779c:	30742000 	rsbscc	r2, r4, r0
    77a0:	ac010000 	stcge	0, cr0, [r1], {-0}
    77a4:	00000008 	andeq	r0, r0, r8
    77a8:	00001400 	andeq	r1, r0, r0, lsl #8
    77ac:	669c0100 	ldrvs	r0, [ip], r0, lsl #2
    77b0:	14000015 	strne	r0, [r0], #-21
    77b4:	000029c9 	andeq	r2, r0, r9, asr #19
    77b8:	ac08ac01 	stcge	12, cr10, [r8], {1}
    77bc:	01000004 	tsteq	r0, r4
    77c0:	284b1550 	stmdacs	fp, {r4, r6, r8, sl, ip}^
    77c4:	ac010000 	stcge	0, cr0, [r1], {-0}
    77c8:	00004c08 	andeq	r4, r0, r8, lsl #24
    77cc:	00384b00 	eorseq	r4, r8, r0, lsl #22
    77d0:	2b201600 	blcs	80cfd8 <__Stack_Size+0x80cbd8>
    77d4:	ae010000 	cdpge	0, 0, cr0, cr1, cr0, {0}
    77d8:	00004c08 	andeq	r4, r0, r8, lsl #24
    77dc:	00386c00 	eorseq	r6, r8, r0, lsl #24
    77e0:	03200000 	teqeq	r0, #0
    77e4:	0100002c 	tsteq	r0, ip, lsr #32
    77e8:	000008ce 	andeq	r0, r0, lr, asr #17
    77ec:	001c0000 	andseq	r0, ip, r0
    77f0:	9c010000 	stcls	0, cr0, [r1], {-0}
    77f4:	000015a9 	andeq	r1, r0, r9, lsr #11
    77f8:	0029c914 	eoreq	ip, r9, r4, lsl r9
    77fc:	08ce0100 	stmiaeq	lr, {r8}^
    7800:	000004ac 	andeq	r0, r0, ip, lsr #9
    7804:	4f145001 	svcmi	0x00145001
    7808:	0100002e 	tsteq	r0, lr, lsr #32
    780c:	004c08ce 	subeq	r0, ip, lr, asr #17
    7810:	51010000 	mrspl	r0, (UNDEF: 1)
    7814:	002ebe15 	eoreq	fp, lr, r5, lsl lr
    7818:	08ce0100 	stmiaeq	lr, {r8}^
    781c:	0000004c 	andeq	r0, r0, ip, asr #32
    7820:	000038a1 	andeq	r3, r0, r1, lsr #17
    7824:	28dc2000 	ldmcs	ip, {sp}^
    7828:	ea010000 	b	47830 <__Stack_Size+0x47430>
    782c:	00000008 	andeq	r0, r0, r8
    7830:	00001c00 	andeq	r1, r0, r0, lsl #24
    7834:	ec9c0100 	ldfs	f0, [ip], {0}
    7838:	14000015 	strne	r0, [r0], #-21
    783c:	000029c9 	andeq	r2, r0, r9, asr #19
    7840:	ac08ea01 	stcge	10, cr14, [r8], {1}
    7844:	01000004 	tsteq	r0, r4
    7848:	2e4f1450 	mcrcs	4, 2, r1, cr15, cr0, {2}
    784c:	ea010000 	b	47854 <__Stack_Size+0x47454>
    7850:	00004c08 	andeq	r4, r0, r8, lsl #24
    7854:	15510100 	ldrbne	r0, [r1, #-256]	; 0x100
    7858:	00002c95 	muleq	r0, r5, ip
    785c:	4c08ea01 	stcmi	10, cr14, [r8], {1}
    7860:	c2000000 	andgt	r0, r0, #0
    7864:	00000038 	andeq	r0, r0, r8, lsr r0
    7868:	002b9020 	eoreq	r9, fp, r0, lsr #32
    786c:	09120100 	ldmdbeq	r2, {r8}
    7870:	00000000 	andeq	r0, r0, r0
    7874:	00000044 	andeq	r0, r0, r4, asr #32
    7878:	16339c01 	ldrtne	r9, [r3], -r1, lsl #24
    787c:	c9150000 	ldmdbgt	r5, {}	; <UNPREDICTABLE>
    7880:	01000029 	tsteq	r0, r9, lsr #32
    7884:	04ac0912 	strteq	r0, [ip], #2322	; 0x912
    7888:	38e30000 	stmiacc	r3!, {}^	; <UNPREDICTABLE>
    788c:	4f150000 	svcmi	0x00150000
    7890:	0100002e 	tsteq	r0, lr, lsr #32
    7894:	004c0912 	subeq	r0, ip, r2, lsl r9
    7898:	39030000 	stmdbcc	r3, {}	; <UNPREDICTABLE>
    789c:	22150000 	andscs	r0, r5, #0
    78a0:	0100002f 	tsteq	r0, pc, lsr #32
    78a4:	004c0912 	subeq	r0, ip, r2, lsl r9
    78a8:	393d0000 	ldmdbcc	sp!, {}	; <UNPREDICTABLE>
    78ac:	20000000 	andcs	r0, r0, r0
    78b0:	00002dc3 	andeq	r2, r0, r3, asr #27
    78b4:	00093801 	andeq	r3, r9, r1, lsl #16
    78b8:	18000000 	stmdane	r0, {}	; <UNPREDICTABLE>
    78bc:	01000000 	mrseq	r0, (UNDEF: 0)
    78c0:	0016669c 	mulseq	r6, ip, r6
    78c4:	29c91400 	stmibcs	r9, {sl, ip}^
    78c8:	38010000 	stmdacc	r1, {}	; <UNPREDICTABLE>
    78cc:	0004ac09 	andeq	sl, r4, r9, lsl #24
    78d0:	14500100 	ldrbne	r0, [r0], #-256	; 0x100
    78d4:	00001a7c 	andeq	r1, r0, ip, ror sl
    78d8:	cf093801 	svcgt	0x00093801
    78dc:	01000000 	mrseq	r0, (UNDEF: 0)
    78e0:	2b200051 	blcs	807a2c <__Stack_Size+0x80762c>
    78e4:	01000029 	tsteq	r0, r9, lsr #32
    78e8:	00000955 	andeq	r0, r0, r5, asr r9
    78ec:	00180000 	andseq	r0, r8, r0
    78f0:	9c010000 	stcls	0, cr0, [r1], {-0}
    78f4:	00001699 	muleq	r0, r9, r6
    78f8:	0029c914 	eoreq	ip, r9, r4, lsl r9
    78fc:	09550100 	ldmdbeq	r5, {r8}^
    7900:	000004ac 	andeq	r0, r0, ip, lsr #9
    7904:	e7145001 	ldr	r5, [r4, -r1]
    7908:	0100002c 	tsteq	r0, ip, lsr #32
    790c:	004c0955 	subeq	r0, ip, r5, asr r9
    7910:	51010000 	mrspl	r0, (UNDEF: 1)
    7914:	2c3f2000 	ldccs	0, cr2, [pc], #-0	; 791c <__Stack_Size+0x751c>
    7918:	70010000 	andvc	r0, r1, r0
    791c:	00000009 	andeq	r0, r0, r9
    7920:	00001800 	andeq	r1, r0, r0, lsl #16
    7924:	cc9c0100 	ldfgts	f0, [ip], {0}
    7928:	14000016 	strne	r0, [r0], #-22
    792c:	000029c9 	andeq	r2, r0, r9, asr #19
    7930:	ac097001 	stcge	0, cr7, [r9], {1}
    7934:	01000004 	tsteq	r0, r4
    7938:	1a7c1450 	bne	1f0ca80 <__Stack_Size+0x1f0c680>
    793c:	70010000 	andvc	r0, r1, r0
    7940:	0000cf09 	andeq	ip, r0, r9, lsl #30
    7944:	00510100 	subseq	r0, r1, r0, lsl #2
    7948:	002f0b20 	eoreq	r0, pc, r0, lsr #22
    794c:	098d0100 	stmibeq	sp, {r8}
    7950:	00000000 	andeq	r0, r0, r0
    7954:	00000016 	andeq	r0, r0, r6, lsl r0
    7958:	17019c01 	strne	r9, [r1, -r1, lsl #24]
    795c:	c9140000 	ldmdbgt	r4, {}	; <UNPREDICTABLE>
    7960:	01000029 	tsteq	r0, r9, lsr #32
    7964:	04ac098d 	strteq	r0, [ip], #2445	; 0x98d
    7968:	50010000 	andpl	r0, r1, r0
    796c:	00295315 	eoreq	r5, r9, r5, lsl r3
    7970:	098d0100 	stmibeq	sp, {r8}
    7974:	0000004c 	andeq	r0, r0, ip, asr #32
    7978:	0000395e 	andeq	r3, r0, lr, asr r9
    797c:	2b612000 	blcs	184f984 <__Stack_Size+0x184f584>
    7980:	ae010000 	cdpge	0, 0, cr0, cr1, cr0, {0}
    7984:	00000009 	andeq	r0, r0, r9
    7988:	00001600 	andeq	r1, r0, r0, lsl #12
    798c:	369c0100 	ldrcc	r0, [ip], r0, lsl #2
    7990:	14000017 	strne	r0, [r0], #-23
    7994:	000029c9 	andeq	r2, r0, r9, asr #19
    7998:	ac09ae01 	stcge	14, cr10, [r9], {1}
    799c:	01000004 	tsteq	r0, r4
    79a0:	2f2d1550 	svccs	0x002d1550
    79a4:	ae010000 	cdpge	0, 0, cr0, cr1, cr0, {0}
    79a8:	00004c09 	andeq	r4, r0, r9, lsl #24
    79ac:	00397f00 	eorseq	r7, r9, r0, lsl #30
    79b0:	af200000 	svcge	0x00200000
    79b4:	0100002d 	tsteq	r0, sp, lsr #32
    79b8:	000009ca 	andeq	r0, r0, sl, asr #19
    79bc:	00160000 	andseq	r0, r6, r0
    79c0:	9c010000 	stcls	0, cr0, [r1], {-0}
    79c4:	0000176b 	andeq	r1, r0, fp, ror #14
    79c8:	0029c914 	eoreq	ip, r9, r4, lsl r9
    79cc:	09ca0100 	stmibeq	sl, {r8}^
    79d0:	000004ac 	andeq	r0, r0, ip, lsr #9
    79d4:	03155001 	tsteq	r5, #1
    79d8:	0100002a 	tsteq	r0, sl, lsr #32
    79dc:	004c09ca 	subeq	r0, ip, sl, asr #19
    79e0:	39a00000 	stmibcc	r0!, {}	; <UNPREDICTABLE>
    79e4:	20000000 	andcs	r0, r0, r0
    79e8:	0000313d 	andeq	r3, r0, sp, lsr r1
    79ec:	0009e401 	andeq	lr, r9, r1, lsl #8
    79f0:	16000000 	strne	r0, [r0], -r0
    79f4:	01000000 	mrseq	r0, (UNDEF: 0)
    79f8:	0017a09c 	mulseq	r7, ip, r0
    79fc:	29c91400 	stmibcs	r9, {sl, ip}^
    7a00:	e4010000 	str	r0, [r1], #-0
    7a04:	0004ac09 	andeq	sl, r4, r9, lsl #24
    7a08:	15500100 	ldrbne	r0, [r0, #-256]	; 0x100
    7a0c:	00002fb9 			; <UNDEFINED> instruction: 0x00002fb9
    7a10:	4c09e401 	cfstrsmi	mvf14, [r9], {1}
    7a14:	c1000000 	mrsgt	r0, (UNDEF: 0)
    7a18:	00000039 	andeq	r0, r0, r9, lsr r0
    7a1c:	002bb620 	eoreq	fp, fp, r0, lsr #12
    7a20:	09f90100 	ldmibeq	r9!, {r8}^
    7a24:	00000000 	andeq	r0, r0, r0
    7a28:	00000004 	andeq	r0, r0, r4
    7a2c:	17d39c01 	ldrbne	r9, [r3, r1, lsl #24]
    7a30:	c9140000 	ldmdbgt	r4, {}	; <UNPREDICTABLE>
    7a34:	01000029 	tsteq	r0, r9, lsr #32
    7a38:	04ac09f9 	strteq	r0, [ip], #2553	; 0x9f9
    7a3c:	50010000 	andpl	r0, r1, r0
    7a40:	0031f914 	eorseq	pc, r1, r4, lsl r9	; <UNPREDICTABLE>
    7a44:	09f90100 	ldmibeq	r9!, {r8}^
    7a48:	0000004c 	andeq	r0, r0, ip, asr #32
    7a4c:	20005101 	andcs	r5, r0, r1, lsl #2
    7a50:	00002fe1 	andeq	r2, r0, r1, ror #31
    7a54:	000a0a01 	andeq	r0, sl, r1, lsl #20
    7a58:	04000000 	streq	r0, [r0], #-0
    7a5c:	01000000 	mrseq	r0, (UNDEF: 0)
    7a60:	0018069c 	mulseq	r8, ip, r6
    7a64:	29c91400 	stmibcs	r9, {sl, ip}^
    7a68:	0a010000 	beq	47a70 <__Stack_Size+0x47670>
    7a6c:	0004ac0a 	andeq	sl, r4, sl, lsl #24
    7a70:	14500100 	ldrbne	r0, [r0], #-256	; 0x100
    7a74:	00002fe8 	andeq	r2, r0, r8, ror #31
    7a78:	4c0a0a01 	stcmi	10, cr0, [sl], {1}
    7a7c:	01000000 	mrseq	r0, (UNDEF: 0)
    7a80:	e4200051 	strt	r0, [r0], #-81	; 0x51
    7a84:	01000027 	tsteq	r0, r7, lsr #32
    7a88:	00000a1c 	andeq	r0, r0, ip, lsl sl
    7a8c:	00040000 	andeq	r0, r4, r0
    7a90:	9c010000 	stcls	0, cr0, [r1], {-0}
    7a94:	00001839 	andeq	r1, r0, r9, lsr r8
    7a98:	0029c914 	eoreq	ip, r9, r4, lsl r9
    7a9c:	0a1c0100 	beq	707ea4 <__Stack_Size+0x707aa4>
    7aa0:	000004ac 	andeq	r0, r0, ip, lsr #9
    7aa4:	eb145001 	bl	51bab0 <__Stack_Size+0x51b6b0>
    7aa8:	01000027 	tsteq	r0, r7, lsr #32
    7aac:	004c0a1c 	subeq	r0, ip, ip, lsl sl
    7ab0:	51010000 	mrspl	r0, (UNDEF: 1)
    7ab4:	27f42000 	ldrbcs	r2, [r4, r0]!
    7ab8:	2e010000 	cdpcs	0, 0, cr0, cr1, cr0, {0}
    7abc:	0000000a 	andeq	r0, r0, sl
    7ac0:	00000400 	andeq	r0, r0, r0, lsl #8
    7ac4:	6c9c0100 	ldfvss	f0, [ip], {0}
    7ac8:	14000018 	strne	r0, [r0], #-24
    7acc:	000029c9 	andeq	r2, r0, r9, asr #19
    7ad0:	ac0a2e01 	stcge	14, cr2, [sl], {1}
    7ad4:	01000004 	tsteq	r0, r4
    7ad8:	27fb1450 	ubfxcs	r1, r0, #8, #28
    7adc:	2e010000 	cdpcs	0, 0, cr0, cr1, cr0, {0}
    7ae0:	00004c0a 	andeq	r4, r0, sl, lsl #24
    7ae4:	00510100 	subseq	r0, r1, r0, lsl #2
    7ae8:	002d2a20 	eoreq	r2, sp, r0, lsr #20
    7aec:	0a400100 	beq	1007ef4 <__Stack_Size+0x1007af4>
    7af0:	00000000 	andeq	r0, r0, r0
    7af4:	00000004 	andeq	r0, r0, r4
    7af8:	189f9c01 	ldmne	pc, {r0, sl, fp, ip, pc}	; <UNPREDICTABLE>
    7afc:	c9140000 	ldmdbgt	r4, {}	; <UNPREDICTABLE>
    7b00:	01000029 	tsteq	r0, r9, lsr #32
    7b04:	04ac0a40 	strteq	r0, [ip], #2624	; 0xa40
    7b08:	50010000 	andpl	r0, r1, r0
    7b0c:	002d3114 	eoreq	r3, sp, r4, lsl r1
    7b10:	0a400100 	beq	1007f18 <__Stack_Size+0x1007b18>
    7b14:	0000004c 	andeq	r0, r0, ip, asr #32
    7b18:	20005101 	andcs	r5, r0, r1, lsl #2
    7b1c:	00002804 	andeq	r2, r0, r4, lsl #16
    7b20:	000a5201 	andeq	r5, sl, r1, lsl #4
    7b24:	06000000 	streq	r0, [r0], -r0
    7b28:	01000000 	mrseq	r0, (UNDEF: 0)
    7b2c:	0018d29c 	mulseq	r8, ip, r2
    7b30:	29c91400 	stmibcs	r9, {sl, ip}^
    7b34:	52010000 	andpl	r0, r1, #0
    7b38:	0004ac0a 	andeq	sl, r4, sl, lsl #24
    7b3c:	14500100 	ldrbne	r0, [r0], #-256	; 0x100
    7b40:	0000280b 	andeq	r2, r0, fp, lsl #16
    7b44:	4c0a5201 	sfmmi	f5, 4, [sl], {1}
    7b48:	01000000 	mrseq	r0, (UNDEF: 0)
    7b4c:	aa200051 	bge	807c98 <__Stack_Size+0x807898>
    7b50:	0100002e 	tsteq	r0, lr, lsr #32
    7b54:	00000a6a 	andeq	r0, r0, sl, ror #20
    7b58:	00160000 	andseq	r0, r6, r0
    7b5c:	9c010000 	stcls	0, cr0, [r1], {-0}
    7b60:	00001907 	andeq	r1, r0, r7, lsl #18
    7b64:	0029c914 	eoreq	ip, r9, r4, lsl r9
    7b68:	0a6a0100 	beq	1a87f70 <__Stack_Size+0x1a87b70>
    7b6c:	000004ac 	andeq	r0, r0, ip, lsr #9
    7b70:	23155001 	tstcs	r5, #1
    7b74:	0100002e 	tsteq	r0, lr, lsr #32
    7b78:	004c0a6a 	subeq	r0, ip, sl, ror #20
    7b7c:	39e20000 	stmibcc	r2!, {}^	; <UNPREDICTABLE>
    7b80:	20000000 	andcs	r0, r0, r0
    7b84:	00002c66 	andeq	r2, r0, r6, ror #24
    7b88:	000a8601 	andeq	r8, sl, r1, lsl #12
    7b8c:	1a000000 	bne	7b94 <__Stack_Size+0x7794>
    7b90:	01000000 	mrseq	r0, (UNDEF: 0)
    7b94:	00193c9c 	mulseq	r9, ip, ip
    7b98:	29c91400 	stmibcs	r9, {sl, ip}^
    7b9c:	86010000 	strhi	r0, [r1], -r0
    7ba0:	0004ac0a 	andeq	sl, r4, sl, lsl #24
    7ba4:	15500100 	ldrbne	r0, [r0, #-256]	; 0x100
    7ba8:	00002e23 	andeq	r2, r0, r3, lsr #28
    7bac:	4c0a8601 	stcmi	6, cr8, [sl], {1}
    7bb0:	03000000 	movweq	r0, #0
    7bb4:	0000003a 	andeq	r0, r0, sl, lsr r0
    7bb8:	0030d620 	eorseq	sp, r0, r0, lsr #12
    7bbc:	028a0100 	addeq	r0, sl, #0, 2
    7bc0:	00000000 	andeq	r0, r0, r0
    7bc4:	0000006e 	andeq	r0, r0, lr, rrx
    7bc8:	1a3e9c01 	bne	faebd4 <__Stack_Size+0xfae7d4>
    7bcc:	c9150000 	ldmdbgt	r5, {}	; <UNPREDICTABLE>
    7bd0:	01000029 	tsteq	r0, r9, lsr #32
    7bd4:	04ac028a 	strteq	r0, [ip], #650	; 0x28a
    7bd8:	3a240000 	bcc	907be0 <__Stack_Size+0x9077e0>
    7bdc:	f8150000 			; <UNDEFINED> instruction: 0xf8150000
    7be0:	0100002c 	tsteq	r0, ip, lsr #32
    7be4:	0924028a 	stmdbeq	r4!, {r1, r3, r7, r9}
    7be8:	3a8a0000 	bcc	fe287bf0 <SCS_BASE+0x1e279bf0>
    7bec:	6c160000 	ldcvs	0, cr0, [r6], {-0}
    7bf0:	0100002f 	tsteq	r0, pc, lsr #32
    7bf4:	004c028c 	subeq	r0, ip, ip, lsl #5
    7bf8:	3acf0000 	bcc	ff3c7c00 <SCS_BASE+0x1f3b9c00>
    7bfc:	7e160000 	cdpvc	0, 1, cr0, cr6, cr0, {0}
    7c00:	0100002e 	tsteq	r0, lr, lsr #32
    7c04:	004c028d 	subeq	r0, ip, sp, lsl #5
    7c08:	3af90000 	bcc	ffe47c10 <SCS_BASE+0x1fe39c10>
    7c0c:	001a0000 	andseq	r0, sl, r0
    7c10:	b2000000 	andlt	r0, r0, #0
    7c14:	a6000004 	strge	r0, [r0], -r4
    7c18:	1b000019 	blne	7c84 <__Stack_Size+0x7884>
    7c1c:	75025001 	strvc	r5, [r2, #-1]
    7c20:	001a0000 	andseq	r0, sl, r0
    7c24:	d2000000 	andle	r0, r0, #0
    7c28:	ba000018 	blt	7c90 <__Stack_Size+0x7890>
    7c2c:	1b000019 	blne	7c98 <__Stack_Size+0x7898>
    7c30:	75025001 	strvc	r5, [r2, #-1]
    7c34:	001a0000 	andseq	r0, sl, r0
    7c38:	27000000 	strcs	r0, [r0, -r0]
    7c3c:	da000005 	ble	7c58 <__Stack_Size+0x7858>
    7c40:	1b000019 	blne	7cac <__Stack_Size+0x78ac>
    7c44:	76025201 	strvc	r5, [r2], -r1, lsl #4
    7c48:	51011b00 	tstpl	r1, r0, lsl #22
    7c4c:	1b007702 	blne	2585c <__Stack_Size+0x2545c>
    7c50:	75025001 	strvc	r5, [r2, #-1]
    7c54:	001c0000 	andseq	r0, ip, r0
    7c58:	07000000 	streq	r0, [r0, -r0]
    7c5c:	ef000019 	svc	0x00000019
    7c60:	1b000019 	blne	7ccc <__Stack_Size+0x78cc>
    7c64:	f3035001 	vhadd.u8	d5, d3, d1
    7c68:	27005001 	strcs	r5, [r0, -r1]
    7c6c:	00000000 	andeq	r0, r0, r0
    7c70:	00000527 	andeq	r0, r0, r7, lsr #10
    7c74:	0000001a 	andeq	r0, r0, sl, lsl r0
    7c78:	00190700 	andseq	r0, r9, r0, lsl #14
    7c7c:	001a0c00 	andseq	r0, sl, r0, lsl #24
    7c80:	50011b00 	andpl	r1, r1, r0, lsl #22
    7c84:	00007502 	andeq	r7, r0, r2, lsl #10
    7c88:	0000001a 	andeq	r0, r0, sl, lsl r0
    7c8c:	0004b200 	andeq	fp, r4, r0, lsl #4
    7c90:	001a2c00 	andseq	r2, sl, r0, lsl #24
    7c94:	52011b00 	andpl	r1, r1, #0, 22
    7c98:	1b007602 	blne	254a8 <__Stack_Size+0x250a8>
    7c9c:	77025101 	strvc	r5, [r2, -r1, lsl #2]
    7ca0:	50011b00 	andpl	r1, r1, r0, lsl #22
    7ca4:	00007502 	andeq	r7, r0, r2, lsl #10
    7ca8:	0000001d 	andeq	r0, r0, sp, lsl r0
    7cac:	0018d200 	andseq	sp, r8, r0, lsl #4
    7cb0:	50011b00 	andpl	r1, r1, r0, lsl #22
    7cb4:	5001f303 	andpl	pc, r1, r3, lsl #6
    7cb8:	c6200000 	strtgt	r0, [r0], -r0
    7cbc:	0100002e 	tsteq	r0, lr, lsr #32
    7cc0:	00000aa2 	andeq	r0, r0, r2, lsr #21
    7cc4:	00160000 	andseq	r0, r6, r0
    7cc8:	9c010000 	stcls	0, cr0, [r1], {-0}
    7ccc:	00001a73 	andeq	r1, r0, r3, ror sl
    7cd0:	0029c914 	eoreq	ip, r9, r4, lsl r9
    7cd4:	0aa20100 	beq	fe8880dc <SCS_BASE+0x1e87a0dc>
    7cd8:	000004ac 	andeq	r0, r0, ip, lsr #9
    7cdc:	23155001 	tstcs	r5, #1
    7ce0:	0100002e 	tsteq	r0, lr, lsr #32
    7ce4:	004c0aa2 	subeq	r0, ip, r2, lsr #21
    7ce8:	3b230000 	blcc	8c7cf0 <__Stack_Size+0x8c78f0>
    7cec:	20000000 	andcs	r0, r0, r0
    7cf0:	000029ef 	andeq	r2, r0, pc, ror #19
    7cf4:	000abe01 	andeq	fp, sl, r1, lsl #28
    7cf8:	1a000000 	bne	7d00 <__Stack_Size+0x7900>
    7cfc:	01000000 	mrseq	r0, (UNDEF: 0)
    7d00:	001aa89c 	mulseq	sl, ip, r8
    7d04:	29c91400 	stmibcs	r9, {sl, ip}^
    7d08:	be010000 	cdplt	0, 0, cr0, cr1, cr0, {0}
    7d0c:	0004ac0a 	andeq	sl, r4, sl, lsl #24
    7d10:	15500100 	ldrbne	r0, [r0, #-256]	; 0x100
    7d14:	00002e23 	andeq	r2, r0, r3, lsr #28
    7d18:	4c0abe01 	stcmi	14, cr11, [sl], {1}
    7d1c:	44000000 	strmi	r0, [r0], #-0
    7d20:	0000003b 	andeq	r0, r0, fp, lsr r0
    7d24:	002d092a 	eoreq	r0, sp, sl, lsr #18
    7d28:	0c4b0100 	stfeqe	f0, [fp], {-0}
    7d2c:	001b0a01 	andseq	r0, fp, r1, lsl #20
    7d30:	29c91000 	stmibcs	r9, {ip}^
    7d34:	4b010000 	blmi	47d3c <__Stack_Size+0x4793c>
    7d38:	0004ac0c 	andeq	sl, r4, ip, lsl #24
    7d3c:	2f4a1000 	svccs	0x004a1000
    7d40:	4b010000 	blmi	47d48 <__Stack_Size+0x47948>
    7d44:	00004c0c 	andeq	r4, r0, ip, lsl #24
    7d48:	2eda1000 	cdpcs	0, 13, cr1, cr10, cr0, {0}
    7d4c:	4b010000 	blmi	47d54 <__Stack_Size+0x47954>
    7d50:	00004c0c 	andeq	r4, r0, ip, lsl #24
    7d54:	31221000 	teqcc	r2, r0
    7d58:	4c010000 	stcmi	0, cr0, [r1], {-0}
    7d5c:	00004c0c 	andeq	r4, r0, ip, lsl #24
    7d60:	2e461100 	dvfcss	f1, f6, f0
    7d64:	4e010000 	cdpmi	0, 0, cr0, cr1, cr0, {0}
    7d68:	00004c0c 	andeq	r4, r0, ip, lsl #24
    7d6c:	2b201100 	blcs	80c174 <__Stack_Size+0x80bd74>
    7d70:	4e010000 	cdpmi	0, 0, cr0, cr1, cr0, {0}
    7d74:	00004c0c 	andeq	r4, r0, ip, lsl #24
    7d78:	6d742b00 	vldmdbvs	r4!, {d18-d17}
    7d7c:	4e010070 	mcrmi	0, 0, r0, cr1, cr0, {3}
    7d80:	00004c0c 	andeq	r4, r0, ip, lsl #24
    7d84:	3a2a0000 	bcc	a87d8c <__Stack_Size+0xa8798c>
    7d88:	01000030 	tsteq	r0, r0, lsr r0
    7d8c:	6c010c7a 	stcvs	12, cr0, [r1], {122}	; 0x7a
    7d90:	1000001b 	andne	r0, r0, fp, lsl r0
    7d94:	000029c9 	andeq	r2, r0, r9, asr #19
    7d98:	ac0c7a01 	stcge	10, cr7, [ip], {1}
    7d9c:	10000004 	andne	r0, r0, r4
    7da0:	00002f4a 	andeq	r2, r0, sl, asr #30
    7da4:	4c0c7a01 	stcmi	10, cr7, [ip], {1}
    7da8:	10000000 	andne	r0, r0, r0
    7dac:	00002eda 	ldrdeq	r2, [r0], -sl
    7db0:	4c0c7a01 	stcmi	10, cr7, [ip], {1}
    7db4:	10000000 	andne	r0, r0, r0
    7db8:	00003122 	andeq	r3, r0, r2, lsr #2
    7dbc:	4c0c7b01 	stcmi	11, cr7, [ip], {1}
    7dc0:	11000000 	mrsne	r0, (UNDEF: 0)
    7dc4:	00002e46 	andeq	r2, r0, r6, asr #28
    7dc8:	4c0c7d01 	stcmi	13, cr7, [ip], {1}
    7dcc:	11000000 	mrsne	r0, (UNDEF: 0)
    7dd0:	00002b20 	andeq	r2, r0, r0, lsr #22
    7dd4:	4c0c7d01 	stcmi	13, cr7, [ip], {1}
    7dd8:	2b000000 	blcs	7de0 <__Stack_Size+0x79e0>
    7ddc:	00706d74 	rsbseq	r6, r0, r4, ror sp
    7de0:	4c0c7d01 	stcmi	13, cr7, [ip], {1}
    7de4:	00000000 	andeq	r0, r0, r0
    7de8:	00311720 	eorseq	r1, r1, r0, lsr #14
    7dec:	02490100 	subeq	r0, r9, #0, 2
    7df0:	00000000 	andeq	r0, r0, r0
    7df4:	000000b6 	strheq	r0, [r0], -r6
    7df8:	1cc49c01 	stclne	12, cr9, [r4], {1}
    7dfc:	c9150000 	ldmdbgt	r5, {}	; <UNPREDICTABLE>
    7e00:	01000029 	tsteq	r0, r9, lsr #32
    7e04:	04ac0249 	strteq	r0, [ip], #585	; 0x249
    7e08:	3b650000 	blcc	1947e10 <__Stack_Size+0x1947a10>
    7e0c:	f8150000 			; <UNDEFINED> instruction: 0xf8150000
    7e10:	0100002c 	tsteq	r0, ip, lsr #32
    7e14:	09240249 	stmdbeq	r4!, {r0, r3, r6, r9}
    7e18:	3bfd0000 	blcc	fff47e20 <SCS_BASE+0x1ff39e20>
    7e1c:	a82c0000 	stmdage	ip!, {}	; <UNPREDICTABLE>
    7e20:	0000001a 	andeq	r0, r0, sl, lsl r0
    7e24:	c8000000 	stmdagt	r0, {}	; <UNPREDICTABLE>
    7e28:	01000007 	tsteq	r0, r7
    7e2c:	1bfc026a 	blne	fff087dc <SCS_BASE+0x1fefa7dc>
    7e30:	d9220000 	stmdble	r2!, {}	; <UNPREDICTABLE>
    7e34:	5b00001a 	blpl	7ea4 <__Stack_Size+0x7aa4>
    7e38:	2200003c 	andcs	r0, r0, #60	; 0x3c
    7e3c:	00001acd 	andeq	r1, r0, sp, asr #21
    7e40:	00003c6e 	andeq	r3, r0, lr, ror #24
    7e44:	001ac122 	andseq	ip, sl, r2, lsr #2
    7e48:	003c8100 	eorseq	r8, ip, r0, lsl #2
    7e4c:	1ab52200 	bne	fed50654 <SCS_BASE+0x1ed42654>
    7e50:	3c940000 	ldccc	0, cr0, [r4], {0}
    7e54:	c82d0000 	stmdagt	sp!, {}	; <UNPREDICTABLE>
    7e58:	25000007 	strcs	r0, [r0, #-7]
    7e5c:	00001ae5 	andeq	r1, r0, r5, ror #21
    7e60:	00003cb5 			; <UNDEFINED> instruction: 0x00003cb5
    7e64:	001af125 	andseq	pc, sl, r5, lsr #2
    7e68:	003cf000 	eorseq	pc, ip, r0
    7e6c:	1afd2500 	bne	fff51274 <SCS_BASE+0x1ff43274>
    7e70:	3d260000 	stccc	0, cr0, [r6, #-0]
    7e74:	00000000 	andeq	r0, r0, r0
    7e78:	001b0a2c 	andseq	r0, fp, ip, lsr #20
    7e7c:	00000000 	andeq	r0, r0, r0
    7e80:	0007e800 	andeq	lr, r7, r0, lsl #16
    7e84:	02740100 	rsbseq	r0, r4, #0, 2
    7e88:	00001c56 	andeq	r1, r0, r6, asr ip
    7e8c:	001b3b22 	andseq	r3, fp, r2, lsr #22
    7e90:	003d4900 	eorseq	r4, sp, r0, lsl #18
    7e94:	1b2f2200 	blne	bd069c <__Stack_Size+0xbd029c>
    7e98:	3d5c0000 	ldclcc	0, cr0, [ip, #-0]
    7e9c:	23220000 	teqcs	r2, #0
    7ea0:	6f00001b 	svcvs	0x0000001b
    7ea4:	2200003d 	andcs	r0, r0, #61	; 0x3d
    7ea8:	00001b17 	andeq	r1, r0, r7, lsl fp
    7eac:	00003d82 	andeq	r3, r0, r2, lsl #27
    7eb0:	0007e82d 	andeq	lr, r7, sp, lsr #16
    7eb4:	1b472500 	blne	11d12bc <__Stack_Size+0x11d0ebc>
    7eb8:	3da30000 	stccc	0, cr0, [r3]
    7ebc:	53250000 	teqpl	r5, #0
    7ec0:	ea00001b 	b	7f34 <__Stack_Size+0x7b34>
    7ec4:	2500003d 	strcs	r0, [r0, #-61]	; 0x3d
    7ec8:	00001b5f 	andeq	r1, r0, pc, asr fp
    7ecc:	00003e25 	andeq	r3, r0, r5, lsr #28
    7ed0:	001a0000 	andseq	r0, sl, r0
    7ed4:	b2000000 	andlt	r0, r0, #0
    7ed8:	6a000004 	bvs	7ef0 <__Stack_Size+0x7af0>
    7edc:	1b00001c 	blne	7f54 <__Stack_Size+0x7b54>
    7ee0:	74025001 	strvc	r5, [r2], #-1
    7ee4:	001c0000 	andseq	r0, ip, r0
    7ee8:	d2000000 	andle	r0, r0, #0
    7eec:	7f000018 	svcvc	0x00000018
    7ef0:	1b00001c 	blne	7f68 <__Stack_Size+0x7b68>
    7ef4:	f3035001 	vhadd.u8	d5, d3, d1
    7ef8:	27005001 	strcs	r5, [r0, -r1]
    7efc:	00000000 	andeq	r0, r0, r0
    7f00:	00000527 	andeq	r0, r0, r7, lsr #10
    7f04:	0000001c 	andeq	r0, r0, ip, lsl r0
    7f08:	00190700 	andseq	r0, r9, r0, lsl #14
    7f0c:	001c9d00 	andseq	r9, ip, r0, lsl #26
    7f10:	50011b00 	andpl	r1, r1, r0, lsl #22
    7f14:	5001f303 	andpl	pc, r1, r3, lsl #6
    7f18:	00001c00 	andeq	r1, r0, r0, lsl #24
    7f1c:	1a3e0000 	bne	f87f24 <__Stack_Size+0xf87b24>
    7f20:	1cb20000 	ldcne	0, cr0, [r2]
    7f24:	011b0000 	tsteq	fp, r0
    7f28:	01f30350 	mvnseq	r0, r0, asr r3
    7f2c:	001d0050 	andseq	r0, sp, r0, asr r0
    7f30:	73000000 	movwvc	r0, #0
    7f34:	1b00001a 	blne	7fa4 <__Stack_Size+0x7ba4>
    7f38:	f3035001 	vhadd.u8	d5, d3, d1
    7f3c:	00005001 	andeq	r5, r0, r1
    7f40:	002b2820 	eoreq	r2, fp, r0, lsr #16
    7f44:	0ad80100 	beq	ff60834c <SCS_BASE+0x1f5fa34c>
    7f48:	00000000 	andeq	r0, r0, r0
    7f4c:	00000010 	andeq	r0, r0, r0, lsl r0
    7f50:	1cf99c01 	ldclne	12, cr9, [r9], #4
    7f54:	c9140000 	ldmdbgt	r4, {}	; <UNPREDICTABLE>
    7f58:	01000029 	tsteq	r0, r9, lsr #32
    7f5c:	04ac0ad8 	strteq	r0, [ip], #2776	; 0xad8
    7f60:	50010000 	andpl	r0, r1, r0
    7f64:	00289715 	eoreq	r9, r8, r5, lsl r7
    7f68:	0ad80100 	beq	ff608370 <SCS_BASE+0x1f5fa370>
    7f6c:	0000004c 	andeq	r0, r0, ip, asr #32
    7f70:	00003e48 	andeq	r3, r0, r8, asr #28
    7f74:	298f2e00 	stmibcs	pc, {r9, sl, fp, sp}	; <UNPREDICTABLE>
    7f78:	ec010000 	stc	0, cr0, [r1], {-0}
    7f7c:	00004c0a 	andeq	r4, r0, sl, lsl #24
    7f80:	00000000 	andeq	r0, r0, r0
    7f84:	00000600 	andeq	r0, r0, r0, lsl #12
    7f88:	249c0100 	ldrcs	r0, [ip], #256	; 0x100
    7f8c:	1500001d 	strne	r0, [r0, #-29]
    7f90:	000029c9 	andeq	r2, r0, r9, asr #19
    7f94:	ac0aec01 	stcge	12, cr14, [sl], {1}
    7f98:	69000004 	stmdbvs	r0, {r2}
    7f9c:	0000003e 	andeq	r0, r0, lr, lsr r0
    7fa0:	002a552e 	eoreq	r5, sl, lr, lsr #10
    7fa4:	0afd0100 	beq	fff483ac <SCS_BASE+0x1ff3a3ac>
    7fa8:	0000004c 	andeq	r0, r0, ip, asr #32
    7fac:	00000000 	andeq	r0, r0, r0
    7fb0:	00000006 	andeq	r0, r0, r6
    7fb4:	1d4f9c01 	stclne	12, cr9, [pc, #-4]	; 7fb8 <__Stack_Size+0x7bb8>
    7fb8:	c9150000 	ldmdbgt	r5, {}	; <UNPREDICTABLE>
    7fbc:	01000029 	tsteq	r0, r9, lsr #32
    7fc0:	04ac0afd 	strteq	r0, [ip], #2813	; 0xafd
    7fc4:	3e8a0000 	cdpcc	0, 8, cr0, cr10, cr0, {0}
    7fc8:	2e000000 	cdpcs	0, 0, cr0, cr0, cr0, {0}
    7fcc:	00002a65 	andeq	r2, r0, r5, ror #20
    7fd0:	4c0b0e01 	stcmi	14, cr0, [fp], {1}
    7fd4:	00000000 	andeq	r0, r0, r0
    7fd8:	06000000 	streq	r0, [r0], -r0
    7fdc:	01000000 	mrseq	r0, (UNDEF: 0)
    7fe0:	001d7a9c 	mulseq	sp, ip, sl
    7fe4:	29c91500 	stmibcs	r9, {r8, sl, ip}^
    7fe8:	0e010000 	cdpeq	0, 0, cr0, cr1, cr0, {0}
    7fec:	0004ac0b 	andeq	sl, r4, fp, lsl #24
    7ff0:	003eab00 	eorseq	sl, lr, r0, lsl #22
    7ff4:	752e0000 	strvc	r0, [lr, #-0]!
    7ff8:	0100002a 	tsteq	r0, sl, lsr #32
    7ffc:	004c0b1f 	subeq	r0, ip, pc, lsl fp
    8000:	00000000 	andeq	r0, r0, r0
    8004:	00080000 	andeq	r0, r8, r0
    8008:	9c010000 	stcls	0, cr0, [r1], {-0}
    800c:	00001da5 	andeq	r1, r0, r5, lsr #27
    8010:	0029c915 	eoreq	ip, r9, r5, lsl r9
    8014:	0b1f0100 	bleq	7c841c <__Stack_Size+0x7c801c>
    8018:	000004ac 	andeq	r0, r0, ip, lsr #9
    801c:	00003ecc 	andeq	r3, r0, ip, asr #29
    8020:	2d822e00 	stccs	14, cr2, [r2]
    8024:	2f010000 	svccs	0x00010000
    8028:	00004c0b 	andeq	r4, r0, fp, lsl #24
    802c:	00000000 	andeq	r0, r0, r0
    8030:	00000600 	andeq	r0, r0, r0, lsl #12
    8034:	d09c0100 	addsle	r0, ip, r0, lsl #2
    8038:	1500001d 	strne	r0, [r0, #-29]
    803c:	000029c9 	andeq	r2, r0, r9, asr #19
    8040:	ac0b2f01 	stcge	15, cr2, [fp], {1}
    8044:	ed000004 	stc	0, cr0, [r0, #-16]
    8048:	0000003e 	andeq	r0, r0, lr, lsr r0
    804c:	002c0e2e 	eoreq	r0, ip, lr, lsr #28
    8050:	0b3f0100 	bleq	fc8458 <__Stack_Size+0xfc8058>
    8054:	0000004c 	andeq	r0, r0, ip, asr #32
    8058:	00000000 	andeq	r0, r0, r0
    805c:	00000006 	andeq	r0, r0, r6
    8060:	1dfb9c01 	ldclne	12, cr9, [fp, #4]!
    8064:	c9150000 	ldmdbgt	r5, {}	; <UNPREDICTABLE>
    8068:	01000029 	tsteq	r0, r9, lsr #32
    806c:	04ac0b3f 	strteq	r0, [ip], #2879	; 0xb3f
    8070:	3f0e0000 	svccc	0x000e0000
    8074:	2e000000 	cdpcs	0, 0, cr0, cr0, cr0, {0}
    8078:	0000286f 	andeq	r2, r0, pc, ror #16
    807c:	a40b5d01 	strge	r5, [fp], #-3329	; 0xd01
    8080:	00000000 	andeq	r0, r0, r0
    8084:	0c000000 	stceq	0, cr0, [r0], {-0}
    8088:	01000000 	mrseq	r0, (UNDEF: 0)
    808c:	001e449c 	mulseq	lr, ip, r4
    8090:	29c91500 	stmibcs	r9, {r8, sl, ip}^
    8094:	5d010000 	stcpl	0, cr0, [r1, #-0]
    8098:	0004ac0b 	andeq	sl, r4, fp, lsl #24
    809c:	003f2f00 	eorseq	r2, pc, r0, lsl #30
    80a0:	2b9f1400 	blcs	fe7cd0a8 <SCS_BASE+0x1e7bf0a8>
    80a4:	5d010000 	stcpl	0, cr0, [r1, #-0]
    80a8:	00004c0b 	andeq	r4, r0, fp, lsl #24
    80ac:	16510100 	ldrbne	r0, [r1], -r0, lsl #2
    80b0:	00001c4c 	andeq	r1, r0, ip, asr #24
    80b4:	af0b5f01 	svcge	0x000b5f01
    80b8:	50000000 	andpl	r0, r0, r0
    80bc:	0000003f 	andeq	r0, r0, pc, lsr r0
    80c0:	0002b720 	andeq	fp, r2, r0, lsr #14
    80c4:	0b860100 	bleq	fe1884cc <SCS_BASE+0x1e17a4cc>
    80c8:	0800178c 	stmdaeq	r0, {r2, r3, r7, r8, r9, sl, ip}
    80cc:	00000008 	andeq	r0, r0, r8
    80d0:	1e799c01 	cdpne	12, 7, cr9, cr9, cr1, {0}
    80d4:	c9140000 	ldmdbgt	r4, {}	; <UNPREDICTABLE>
    80d8:	01000029 	tsteq	r0, r9, lsr #32
    80dc:	04ac0b86 	strteq	r0, [ip], #2950	; 0xb86
    80e0:	50010000 	andpl	r0, r1, r0
    80e4:	002b9f15 	eoreq	r9, fp, r5, lsl pc
    80e8:	0b860100 	bleq	fe1884f0 <SCS_BASE+0x1e17a4f0>
    80ec:	0000004c 	andeq	r0, r0, ip, asr #32
    80f0:	00003f78 	andeq	r3, r0, r8, ror pc
    80f4:	30e52e00 	rsccc	r2, r5, r0, lsl #28
    80f8:	a2010000 	andge	r0, r1, #0
    80fc:	0000af0b 	andeq	sl, r0, fp, lsl #30
    8100:	00000000 	andeq	r0, r0, r0
    8104:	00001600 	andeq	r1, r0, r0, lsl #12
    8108:	e29c0100 	adds	r0, ip, #0, 2
    810c:	1500001e 	strne	r0, [r0, #-30]
    8110:	000029c9 	andeq	r2, r0, r9, asr #19
    8114:	ac0ba201 	sfmge	f2, 1, [fp], {1}
    8118:	99000004 	stmdbls	r0, {r2}
    811c:	1400003f 	strne	r0, [r0], #-63	; 0x3f
    8120:	000030fc 	strdeq	r3, [r0], -ip
    8124:	4c0ba201 	sfmmi	f2, 1, [fp], {1}
    8128:	01000000 	mrseq	r0, (UNDEF: 0)
    812c:	1c4c1651 	mcrrne	6, 5, r1, ip, cr1
    8130:	a4010000 	strge	r0, [r1], #-0
    8134:	0000af0b 	andeq	sl, r0, fp, lsl #30
    8138:	003fba00 	eorseq	fp, pc, r0, lsl #20
    813c:	1c4d1600 	mcrrne	6, 0, r1, sp, cr0
    8140:	a5010000 	strge	r0, [r1, #-0]
    8144:	00004c0b 	andeq	r4, r0, fp, lsl #24
    8148:	003fd900 	eorseq	sp, pc, r0, lsl #18
    814c:	28e81600 	stmiacs	r8!, {r9, sl, ip}^
    8150:	a5010000 	strge	r0, [r1, #-0]
    8154:	00004c0b 	andeq	r4, r0, fp, lsl #24
    8158:	003ffd00 	eorseq	pc, pc, r0, lsl #26
    815c:	9c200000 	stcls	0, cr0, [r0], #-0
    8160:	0100000e 	tsteq	r0, lr
    8164:	17940bcd 	ldrne	r0, [r4, sp, asr #23]
    8168:	00080800 	andeq	r0, r8, r0, lsl #16
    816c:	9c010000 	stcls	0, cr0, [r1], {-0}
    8170:	00001f17 	andeq	r1, r0, r7, lsl pc
    8174:	0029c914 	eoreq	ip, r9, r4, lsl r9
    8178:	0bcd0100 	bleq	ff348580 <SCS_BASE+0x1f33a580>
    817c:	000004ac 	andeq	r0, r0, ip, lsr #9
    8180:	fc155001 	ldc2	0, cr5, [r5], {1}
    8184:	01000030 	tsteq	r0, r0, lsr r0
    8188:	004c0bcd 	subeq	r0, ip, sp, asr #23
    818c:	40210000 	eormi	r0, r1, r0
    8190:	2f000000 	svccs	0x00000000
    8194:	000025b0 			; <UNDEFINED> instruction: 0x000025b0
    8198:	2e011505 	cfsh32cs	mvfx1, mvfx1, #5
    819c:	3000001f 	andcc	r0, r0, pc, lsl r0
    81a0:	0000003a 	andeq	r0, r0, sl, lsr r0
    81a4:	0000cf30 	andeq	ip, r0, r0, lsr pc
    81a8:	67310000 	ldrvs	r0, [r1, -r0]!
    81ac:	0500001f 	streq	r0, [r0, #-31]
    81b0:	3a300114 	bcc	c08608 <__Stack_Size+0xc08208>
    81b4:	30000000 	andcc	r0, r0, r0
    81b8:	000000cf 	andeq	r0, r0, pc, asr #1
    81bc:	02070000 	andeq	r0, r7, #0
    81c0:	00040000 	andeq	r0, r4, r0
    81c4:	00001a77 	andeq	r1, r0, r7, ror sl
    81c8:	00290104 	eoreq	r0, r9, r4, lsl #2
    81cc:	97010000 	strls	r0, [r1, -r0]
    81d0:	c2000031 	andgt	r0, r0, #49	; 0x31
    81d4:	d0000003 	andle	r0, r0, r3
    81d8:	0000000a 	andeq	r0, r0, sl
    81dc:	31000000 	mrscc	r0, (UNDEF: 0)
    81e0:	02000026 	andeq	r0, r0, #38	; 0x26
    81e4:	08570504 	ldmdaeq	r7, {r2, r8, sl}^
    81e8:	02020000 	andeq	r0, r2, #0
    81ec:	00082905 	andeq	r2, r8, r5, lsl #18
    81f0:	06010200 	streq	r0, [r1], -r0, lsl #4
    81f4:	00000a10 	andeq	r0, r0, r0, lsl sl
    81f8:	32337503 	eorscc	r7, r3, #12582912	; 0xc00000
    81fc:	45270200 	strmi	r0, [r7, #-512]!	; 0x200
    8200:	02000000 	andeq	r0, r0, #0
    8204:	09640704 	stmdbeq	r4!, {r2, r8, r9, sl}^
    8208:	02020000 	andeq	r0, r2, #0
    820c:	000c0907 	andeq	r0, ip, r7, lsl #18
    8210:	38750300 	ldmdacc	r5!, {r8, r9}^
    8214:	5d290200 	sfmpl	f0, 4, [r9, #-0]
    8218:	02000000 	andeq	r0, r0, #0
    821c:	0a0e0801 	beq	38a228 <__Stack_Size+0x389e28>
    8220:	75040000 	strvc	r0, [r4, #-0]
    8224:	02000004 	andeq	r0, r0, #4
    8228:	00006f2f 	andeq	r6, r0, pc, lsr #30
    822c:	00450500 	subeq	r0, r5, r0, lsl #10
    8230:	a8040000 	stmdage	r4, {}	; <UNPREDICTABLE>
    8234:	02000023 	andeq	r0, r0, #35	; 0x23
    8238:	00007f33 	andeq	r7, r0, r3, lsr pc
    823c:	006f0600 	rsbeq	r0, pc, r0, lsl #12
    8240:	01070000 	mrseq	r0, (UNDEF: 7)
    8244:	00993c02 	addseq	r3, r9, r2, lsl #24
    8248:	c3080000 	movwgt	r0, #32768	; 0x8000
    824c:	0000001e 	andeq	r0, r0, lr, lsl r0
    8250:	54455309 	strbpl	r5, [r5], #-777	; 0x309
    8254:	04000100 	streq	r0, [r0], #-256	; 0x100
    8258:	000007b8 			; <UNDEFINED> instruction: 0x000007b8
    825c:	00843c02 	addeq	r3, r4, r2, lsl #24
    8260:	01070000 	mrseq	r0, (UNDEF: 7)
    8264:	00b93e02 	adcseq	r3, r9, r2, lsl #28
    8268:	5b080000 	blpl	208270 <__Stack_Size+0x207e70>
    826c:	00000005 	andeq	r0, r0, r5
    8270:	00094108 	andeq	r4, r9, r8, lsl #2
    8274:	04000100 	streq	r0, [r0], #-256	; 0x100
    8278:	00000122 	andeq	r0, r0, r2, lsr #2
    827c:	00a43e02 	adceq	r3, r4, r2, lsl #28
    8280:	04020000 	streq	r0, [r2], #-0
    8284:	00095b07 	andeq	r5, r9, r7, lsl #22
    8288:	03100a00 	tsteq	r0, #0, 20
    828c:	01090202 	tsteq	r9, r2, lsl #4
    8290:	ec0b0000 	stc	0, cr0, [fp], {-0}
    8294:	03000031 	movweq	r0, #49	; 0x31
    8298:	00640204 	rsbeq	r0, r4, r4, lsl #4
    829c:	0b000000 	bleq	82a4 <__Stack_Size+0x7ea4>
    82a0:	00003219 	andeq	r3, r0, r9, lsl r2
    82a4:	64020503 	strvs	r0, [r2], #-1283	; 0x503
    82a8:	04000000 	streq	r0, [r0], #-0
    82ac:	4c41560c 	mcrrmi	6, 0, r5, r1, cr12
    82b0:	02060300 	andeq	r0, r6, #0, 6
    82b4:	00000064 	andeq	r0, r0, r4, rrx
    82b8:	31d60b08 	bicscc	r0, r6, r8, lsl #22
    82bc:	07030000 	streq	r0, [r3, -r0]
    82c0:	00007402 	andeq	r7, r0, r2, lsl #8
    82c4:	0d000c00 	stceq	12, cr0, [r0, #-0]
    82c8:	000031dc 	ldrdeq	r3, [r0], -ip
    82cc:	cb020803 	blgt	8a2e0 <__Stack_Size+0x89ee0>
    82d0:	0e000000 	cdpeq	0, 0, cr0, cr0, cr0, {0}
    82d4:	00003201 	andeq	r3, r0, r1, lsl #4
    82d8:	00002b01 	andeq	r2, r0, r1, lsl #22
    82dc:	00180000 	andseq	r0, r8, r0
    82e0:	9c010000 	stcls	0, cr0, [r1], {-0}
    82e4:	00000138 	andeq	r0, r0, r8, lsr r1
    82e8:	00321e0f 	eorseq	r1, r2, pc, lsl #28
    82ec:	3a2b0100 	bcc	ac86f4 <__Stack_Size+0xac82f4>
    82f0:	01000000 	mrseq	r0, (UNDEF: 0)
    82f4:	460e0050 			; <UNDEFINED> instruction: 0x460e0050
    82f8:	0100000a 	tsteq	r0, sl
    82fc:	00179c42 	andseq	r9, r7, r2, asr #24
    8300:	00000c08 	andeq	r0, r0, r8, lsl #24
    8304:	5b9c0100 	blpl	fe70870c <SCS_BASE+0x1e6fa70c>
    8308:	0f000001 	svceq	0x00000001
    830c:	00000665 	andeq	r0, r0, r5, ror #12
    8310:	003a4201 	eorseq	r4, sl, r1, lsl #4
    8314:	50010000 	andpl	r0, r1, r0
    8318:	08c60e00 	stmiaeq	r6, {r9, sl, fp}^
    831c:	55010000 	strpl	r0, [r1, #-0]
    8320:	080017a8 	stmdaeq	r0, {r3, r5, r7, r8, r9, sl, ip}
    8324:	00000028 	andeq	r0, r0, r8, lsr #32
    8328:	01809c01 	orreq	r9, r0, r1, lsl #24
    832c:	f1100000 			; <UNDEFINED> instruction: 0xf1100000
    8330:	01000031 	tsteq	r0, r1, lsr r0
    8334:	00003a55 	andeq	r3, r0, r5, asr sl
    8338:	00404200 	subeq	r4, r0, r0, lsl #4
    833c:	8f0e0000 	svchi	0x000e0000
    8340:	01000007 	tsteq	r0, r7
    8344:	0017d070 	andseq	sp, r7, r0, ror r0
    8348:	00001808 	andeq	r1, r0, r8, lsl #16
    834c:	a39c0100 	orrsge	r0, ip, #0, 2
    8350:	0f000001 	svceq	0x00000001
    8354:	00001a7c 	andeq	r1, r0, ip, ror sl
    8358:	00b97001 	adcseq	r7, r9, r1
    835c:	50010000 	andpl	r0, r1, r0
    8360:	31841100 	orrcc	r1, r4, r0, lsl #2
    8364:	86010000 	strhi	r0, [r1], -r0
    8368:	0000003a 	andeq	r0, r0, sl, lsr r0
    836c:	00000000 	andeq	r0, r0, r0
    8370:	0000000c 	andeq	r0, r0, ip
    8374:	b3129c01 	tstlt	r2, #256	; 0x100
    8378:	01000031 	tsteq	r0, r1, lsr r0
    837c:	00009996 	muleq	r0, r6, r9
    8380:	00000000 	andeq	r0, r0, r0
    8384:	00001c00 	andeq	r1, r0, r0, lsl #24
    8388:	109c0100 	addsne	r0, ip, r0, lsl #2
    838c:	000031c9 	andeq	r3, r0, r9, asr #3
    8390:	00539601 	subseq	r9, r3, r1, lsl #12
    8394:	407d0000 	rsbsmi	r0, sp, r0
    8398:	03130000 	tsteq	r3, #0
    839c:	01000026 	tsteq	r0, r6, lsr #32
    83a0:	00003a98 	muleq	r0, r8, sl
    83a4:	00409e00 	subeq	r9, r0, r0, lsl #28
    83a8:	6d741400 	cfldrdvs	mvd1, [r4, #-0]
    83ac:	98010070 	stmdals	r1, {r4, r5, r6}
    83b0:	0000003a 	andeq	r0, r0, sl, lsr r0
    83b4:	000040bd 	strheq	r4, [r0], -sp
    83b8:	001c4c13 	andseq	r4, ip, r3, lsl ip
    83bc:	99990100 	ldmibls	r9, {r8}
    83c0:	ea000000 	b	83c8 <__Stack_Size+0x7fc8>
    83c4:	00000040 	andeq	r0, r0, r0, asr #32
    83c8:	000a2800 	andeq	r2, sl, r0, lsl #16
    83cc:	9f000400 	svcls	0x00000400
    83d0:	0400001b 	streq	r0, [r0], #-27
    83d4:	00002901 	andeq	r2, r0, r1, lsl #18
    83d8:	33c20100 	biccc	r0, r2, #0, 2
    83dc:	03c20000 	biceq	r0, r2, #0
    83e0:	0b080000 	bleq	2083e8 <__Stack_Size+0x207fe8>
    83e4:	00000000 	andeq	r0, r0, r0
    83e8:	27130000 	ldrcs	r0, [r3, -r0]
    83ec:	04020000 	streq	r0, [r2], #-0
    83f0:	00096907 	andeq	r6, r9, r7, lsl #18
    83f4:	05040200 	streq	r0, [r4, #-512]	; 0x200
    83f8:	00000857 	andeq	r0, r0, r7, asr r8
    83fc:	29050202 	stmdbcs	r5, {r1, r9}
    8400:	02000008 	andeq	r0, r0, #8
    8404:	0a100601 	beq	409c10 <__Stack_Size+0x409810>
    8408:	75030000 	strvc	r0, [r3, #-0]
    840c:	02003233 	andeq	r3, r0, #805306371	; 0x30000003
    8410:	00004c27 	andeq	r4, r0, r7, lsr #24
    8414:	07040200 	streq	r0, [r4, -r0, lsl #4]
    8418:	00000964 	andeq	r0, r0, r4, ror #18
    841c:	36317503 	ldrtcc	r7, [r1], -r3, lsl #10
    8420:	5e280200 	cdppl	2, 2, cr0, cr8, cr0, {0}
    8424:	02000000 	andeq	r0, r0, #0
    8428:	0c090702 	stceq	7, cr0, [r9], {2}
    842c:	75030000 	strvc	r0, [r3, #-0]
    8430:	29020038 	stmdbcs	r2, {r3, r4, r5}
    8434:	0000006f 	andeq	r0, r0, pc, rrx
    8438:	0e080102 	adfeqe	f0, f0, f2
    843c:	0400000a 	streq	r0, [r0], #-10
    8440:	00000475 	andeq	r0, r0, r5, ror r4
    8444:	00812f02 	addeq	r2, r1, r2, lsl #30
    8448:	4c050000 	stcmi	0, cr0, [r5], {-0}
    844c:	04000000 	streq	r0, [r0], #-0
    8450:	000002ca 	andeq	r0, r0, sl, asr #5
    8454:	00913002 	addseq	r3, r1, r2
    8458:	5e050000 	cdppl	0, 0, cr0, cr5, cr0, {0}
    845c:	06000000 	streq	r0, [r0], -r0
    8460:	ab3c0201 	blge	f08c6c <__Stack_Size+0xf0886c>
    8464:	07000000 	streq	r0, [r0, -r0]
    8468:	00001ec3 	andeq	r1, r0, r3, asr #29
    846c:	45530800 	ldrbmi	r0, [r3, #-2048]	; 0x800
    8470:	00010054 	andeq	r0, r1, r4, asr r0
    8474:	0007b804 	andeq	fp, r7, r4, lsl #16
    8478:	963c0200 	ldrtls	r0, [ip], -r0, lsl #4
    847c:	04000000 	streq	r0, [r0], #-0
    8480:	0000251b 	andeq	r2, r0, fp, lsl r5
    8484:	00963c02 	addseq	r3, r6, r2, lsl #24
    8488:	01060000 	mrseq	r0, (UNDEF: 6)
    848c:	00d63e02 	sbcseq	r3, r6, r2, lsl #28
    8490:	5b070000 	blpl	1c8498 <__Stack_Size+0x1c8098>
    8494:	00000005 	andeq	r0, r0, r5
    8498:	00094107 	andeq	r4, r9, r7, lsl #2
    849c:	04000100 	streq	r0, [r0], #-256	; 0x100
    84a0:	00000122 	andeq	r0, r0, r2, lsr #2
    84a4:	00c13e02 	sbceq	r3, r1, r2, lsl #28
    84a8:	04020000 	streq	r0, [r2], #-0
    84ac:	00095b07 	andeq	r5, r9, r7, lsl #22
    84b0:	031c0900 	tsteq	ip, #0, 18
    84b4:	01a60238 			; <UNDEFINED> instruction: 0x01a60238
    84b8:	530a0000 	movwpl	r0, #40960	; 0xa000
    84bc:	3a030052 	bcc	c860c <__Stack_Size+0xc820c>
    84c0:	00008602 	andeq	r8, r0, r2, lsl #12
    84c4:	e30b0000 	movw	r0, #45056	; 0xb000
    84c8:	03000007 	movweq	r0, #7
    84cc:	0053023b 	subseq	r0, r3, fp, lsr r2
    84d0:	0a020000 	beq	884d8 <__Stack_Size+0x880d8>
    84d4:	03005244 	movweq	r5, #580	; 0x244
    84d8:	0086023c 	addeq	r0, r6, ip, lsr r2
    84dc:	0b040000 	bleq	1084e4 <__Stack_Size+0x1080e4>
    84e0:	000007ed 	andeq	r0, r0, sp, ror #15
    84e4:	53023d03 	movwpl	r3, #11523	; 0x2d03
    84e8:	06000000 	streq	r0, [r0], -r0
    84ec:	5252420a 	subspl	r4, r2, #-1610612736	; 0xa0000000
    84f0:	023e0300 	eorseq	r0, lr, #0, 6
    84f4:	00000086 	andeq	r0, r0, r6, lsl #1
    84f8:	07f70b08 	ldrbeq	r0, [r7, r8, lsl #22]!
    84fc:	3f030000 	svccc	0x00030000
    8500:	00005302 	andeq	r5, r0, r2, lsl #6
    8504:	430a0a00 	movwmi	r0, #43520	; 0xaa00
    8508:	03003152 	movweq	r3, #338	; 0x152
    850c:	00860240 	addeq	r0, r6, r0, asr #4
    8510:	0b0c0000 	bleq	308518 <__Stack_Size+0x308118>
    8514:	00000801 	andeq	r0, r0, r1, lsl #16
    8518:	53024103 	movwpl	r4, #8451	; 0x2103
    851c:	0e000000 	cdpeq	0, 0, cr0, cr0, cr0, {0}
    8520:	3252430a 	subscc	r4, r2, #671088640	; 0x28000000
    8524:	02420300 	subeq	r0, r2, #0, 6
    8528:	00000086 	andeq	r0, r0, r6, lsl #1
    852c:	080b0b10 	stmdaeq	fp, {r4, r8, r9, fp}
    8530:	43030000 	movwmi	r0, #12288	; 0x3000
    8534:	00005302 	andeq	r5, r0, r2, lsl #6
    8538:	430a1200 	movwmi	r1, #41472	; 0xa200
    853c:	03003352 	movweq	r3, #850	; 0x352
    8540:	00860244 	addeq	r0, r6, r4, asr #4
    8544:	0b140000 	bleq	50854c <__Stack_Size+0x50814c>
    8548:	00000815 	andeq	r0, r0, r5, lsl r8
    854c:	53024503 	movwpl	r4, #9475	; 0x2503
    8550:	16000000 	strne	r0, [r0], -r0
    8554:	00024a0b 	andeq	r4, r2, fp, lsl #20
    8558:	02460300 	subeq	r0, r6, #0, 6
    855c:	00000086 	andeq	r0, r0, r6, lsl #1
    8560:	081f0b18 	ldmdaeq	pc, {r3, r4, r8, r9, fp}	; <UNPREDICTABLE>
    8564:	47030000 	strmi	r0, [r3, -r0]
    8568:	00005302 	andeq	r5, r0, r2, lsl #6
    856c:	0c001a00 	stceq	10, cr1, [r0], {-0}
    8570:	000004c7 	andeq	r0, r0, r7, asr #9
    8574:	e8024803 	stmda	r2, {r0, r1, fp, lr}
    8578:	0d000000 	stceq	0, cr0, [r0, #-0]
    857c:	031a0410 	tsteq	sl, #16, 8	; 0x10000000
    8580:	0e000002 	cdpeq	0, 0, cr0, cr0, cr2, {0}
    8584:	00000291 	muleq	r0, r1, r2
    8588:	00411c04 	subeq	r1, r1, r4, lsl #24
    858c:	0e000000 	cdpeq	0, 0, cr0, cr0, cr0, {0}
    8590:	0000017d 	andeq	r0, r0, sp, ror r1
    8594:	00531d04 	subseq	r1, r3, r4, lsl #26
    8598:	0e040000 	cdpeq	0, 0, cr0, cr4, cr0, {0}
    859c:	000001bc 			; <UNDEFINED> instruction: 0x000001bc
    85a0:	00531e04 	subseq	r1, r3, r4, lsl #28
    85a4:	0e060000 	cdpeq	0, 0, cr0, cr6, cr0, {0}
    85a8:	00000b54 	andeq	r0, r0, r4, asr fp
    85ac:	00531f04 	subseq	r1, r3, r4, lsl #30
    85b0:	0e080000 	cdpeq	0, 0, cr0, cr8, cr0, {0}
    85b4:	000005be 			; <UNDEFINED> instruction: 0x000005be
    85b8:	00532004 	subseq	r2, r3, r4
    85bc:	0e0a0000 	cdpeq	0, 0, cr0, cr10, cr0, {0}
    85c0:	000005dc 	ldrdeq	r0, [r0], -ip
    85c4:	00532104 	subseq	r2, r3, r4, lsl #2
    85c8:	000c0000 	andeq	r0, ip, r0
    85cc:	000b2704 	andeq	r2, fp, r4, lsl #14
    85d0:	b2220400 	eorlt	r0, r2, #0, 8
    85d4:	0d000001 	stceq	0, cr0, [r0, #-4]
    85d8:	47250408 	strmi	r0, [r5, -r8, lsl #8]!
    85dc:	0e000002 	cdpeq	0, 0, cr0, cr0, cr2, {0}
    85e0:	00003413 	andeq	r3, r0, r3, lsl r4
    85e4:	00532704 	subseq	r2, r3, r4, lsl #14
    85e8:	0e000000 	cdpeq	0, 0, cr0, cr0, cr0, {0}
    85ec:	000034c1 	andeq	r3, r0, r1, asr #9
    85f0:	00532804 	subseq	r2, r3, r4, lsl #16
    85f4:	0e020000 	cdpeq	0, 0, cr0, cr2, cr0, {0}
    85f8:	0000323f 	andeq	r3, r0, pc, lsr r2
    85fc:	00532904 	subseq	r2, r3, r4, lsl #18
    8600:	0e040000 	cdpeq	0, 0, cr0, cr4, cr0, {0}
    8604:	000034d3 	ldrdeq	r3, [r0], -r3	; <UNPREDICTABLE>
    8608:	00532a04 	subseq	r2, r3, r4, lsl #20
    860c:	00060000 	andeq	r0, r6, r0
    8610:	00327804 	eorseq	r7, r2, r4, lsl #16
    8614:	0e2b0400 	cdpeq	4, 2, cr0, cr11, cr0, {0}
    8618:	0d000002 	stceq	0, cr0, [r0, #-8]
    861c:	97190514 			; <UNDEFINED> instruction: 0x97190514
    8620:	0e000002 	cdpeq	0, 0, cr0, cr0, cr2, {0}
    8624:	000026b4 			; <UNDEFINED> instruction: 0x000026b4
    8628:	00411b05 	subeq	r1, r1, r5, lsl #22
    862c:	0e000000 	cdpeq	0, 0, cr0, cr0, cr0, {0}
    8630:	0000257a 	andeq	r2, r0, sl, ror r5
    8634:	00411c05 	subeq	r1, r1, r5, lsl #24
    8638:	0e040000 	cdpeq	0, 0, cr0, cr4, cr0, {0}
    863c:	0000270c 	andeq	r2, r0, ip, lsl #14
    8640:	00411d05 	subeq	r1, r1, r5, lsl #26
    8644:	0e080000 	cdpeq	0, 0, cr0, cr8, cr0, {0}
    8648:	000026d0 	ldrdeq	r2, [r0], -r0
    864c:	00411e05 	subeq	r1, r1, r5, lsl #28
    8650:	0e0c0000 	cdpeq	0, 0, cr0, cr12, cr0, {0}
    8654:	00002655 	andeq	r2, r0, r5, asr r6
    8658:	00411f05 	subeq	r1, r1, r5, lsl #30
    865c:	00100000 	andseq	r0, r0, r0
    8660:	00254204 	eoreq	r4, r5, r4, lsl #4
    8664:	52200500 	eorpl	r0, r0, #0, 10
    8668:	0f000002 	svceq	0x00000002
    866c:	00000a66 	andeq	r0, r0, r6, ror #20
    8670:	17e85a01 	strbne	r5, [r8, r1, lsl #20]!
    8674:	00940800 	addseq	r0, r4, r0, lsl #16
    8678:	9c010000 	stcls	0, cr0, [r1], {-0}
    867c:	00000372 	andeq	r0, r0, r2, ror r3
    8680:	0033bb10 	eorseq	fp, r3, r0, lsl fp
    8684:	725a0100 	subsvc	r0, sl, #0, 2
    8688:	29000003 	stmdbcs	r0, {r0, r1}
    868c:	11000041 	tstne	r0, r1, asr #32
    8690:	0800181c 	stmdaeq	r0, {r2, r3, r4, fp, ip}
    8694:	000009e5 	andeq	r0, r0, r5, ror #19
    8698:	000002e0 	andeq	r0, r0, r0, ror #5
    869c:	01510112 	cmpeq	r1, r2, lsl r1
    86a0:	50011231 	andpl	r1, r1, r1, lsr r2
    86a4:	40000a03 	andmi	r0, r0, r3, lsl #20
    86a8:	182a1300 	stmdane	sl!, {r8, r9, ip}
    86ac:	09e50800 	stmibeq	r5!, {fp}^
    86b0:	02fa0000 	rscseq	r0, sl, #0
    86b4:	01120000 	tsteq	r2, r0
    86b8:	12300151 	eorsne	r0, r0, #1073741844	; 0x40000014
    86bc:	0a035001 	beq	dc6c8 <__Stack_Size+0xdc2c8>
    86c0:	11004000 	mrsne	r4, (UNDEF: 0)
    86c4:	08001834 	stmdaeq	r0, {r2, r4, r5, fp, ip}
    86c8:	000009fc 	strdeq	r0, [r0], -ip
    86cc:	00000314 	andeq	r0, r0, r4, lsl r3
    86d0:	01510112 	cmpeq	r1, r2, lsl r1
    86d4:	50011231 	andpl	r1, r1, r1, lsr r2
    86d8:	243d4003 	ldrtcs	r4, [sp], #-3
    86dc:	18441100 	stmdane	r4, {r8, ip}^
    86e0:	09fc0800 	ldmibeq	ip!, {fp}^
    86e4:	032e0000 	teqeq	lr, #0
    86e8:	01120000 	tsteq	r2, r0
    86ec:	12310151 	eorsne	r0, r1, #1073741844	; 0x40000014
    86f0:	40035001 	andmi	r5, r3, r1
    86f4:	1100243e 	tstne	r0, lr, lsr r4
    86f8:	08001854 	stmdaeq	r0, {r2, r4, r6, fp, ip}
    86fc:	000009fc 	strdeq	r0, [r0], -ip
    8700:	00000348 	andeq	r0, r0, r8, asr #6
    8704:	01510112 	cmpeq	r1, r2, lsl r1
    8708:	50011231 	andpl	r1, r1, r1, lsr r2
    870c:	243f4003 	ldrtcs	r4, [pc], #-3	; 8714 <__Stack_Size+0x8314>
    8710:	18641100 	stmdane	r4!, {r8, ip}^
    8714:	09fc0800 	ldmibeq	ip!, {fp}^
    8718:	03620000 	cmneq	r2, #0
    871c:	01120000 	tsteq	r2, r0
    8720:	12310151 	eorsne	r0, r1, #1073741844	; 0x40000014
    8724:	40035001 	andmi	r5, r3, r1
    8728:	14002440 	strne	r2, [r0], #-1088	; 0x440
    872c:	08001872 	stmdaeq	r0, {r1, r4, r5, r6, fp, ip}
    8730:	000009fc 	strdeq	r0, [r0], -ip
    8734:	01510112 	cmpeq	r1, r2, lsl r1
    8738:	15000030 	strne	r0, [r0, #-48]	; 0x30
    873c:	0001a604 	andeq	sl, r1, r4, lsl #12
    8740:	014c0f00 	cmpeq	ip, r0, lsl #30
    8744:	8c010000 	stchi	0, cr0, [r1], {-0}
    8748:	0800187c 	stmdaeq	r0, {r2, r3, r4, r5, r6, fp, ip}
    874c:	00000088 	andeq	r0, r0, r8, lsl #1
    8750:	04159c01 	ldreq	r9, [r5], #-3073	; 0xc01
    8754:	bb100000 	bllt	40875c <__Stack_Size+0x40835c>
    8758:	01000033 	tsteq	r0, r3, lsr r0
    875c:	0003728c 	andeq	r7, r3, ip, lsl #5
    8760:	0041b900 	subeq	fp, r1, r0, lsl #18
    8764:	33dc1000 	bicscc	r1, ip, #0
    8768:	8c010000 	stchi	0, cr0, [r1], {-0}
    876c:	00000415 	andeq	r0, r0, r5, lsl r4
    8770:	000041e5 	andeq	r4, r0, r5, ror #3
    8774:	001f3d16 	andseq	r3, pc, r6, lsl sp	; <UNPREDICTABLE>
    8778:	418e0100 	orrmi	r0, lr, r0, lsl #2
    877c:	11000000 	mrsne	r0, (UNDEF: 0)
    8780:	16000042 	strne	r0, [r0], -r2, asr #32
    8784:	000032d5 	ldrdeq	r3, [r0], -r5
    8788:	00418e01 	subeq	r8, r1, r1, lsl #28
    878c:	42fe0000 	rscsmi	r0, lr, #0
    8790:	30160000 	andscc	r0, r6, r0
    8794:	01000032 	tsteq	r0, r2, lsr r0
    8798:	0000418f 	andeq	r4, r0, pc, lsl #3
    879c:	00437500 	subeq	r7, r3, r0, lsl #10
    87a0:	34521600 	ldrbcc	r1, [r2], #-1536	; 0x600
    87a4:	90010000 	andls	r0, r1, r0
    87a8:	00000041 	andeq	r0, r0, r1, asr #32
    87ac:	000043ee 	andeq	r4, r0, lr, ror #7
    87b0:	00336b16 	eorseq	r6, r3, r6, lsl fp
    87b4:	41910100 	orrsmi	r0, r1, r0, lsl #2
    87b8:	b9000000 	stmdblt	r0, {}	; <UNPREDICTABLE>
    87bc:	17000041 	strne	r0, [r0, -r1, asr #32]
    87c0:	00003376 	andeq	r3, r0, r6, ror r3
    87c4:	02979201 	addseq	r9, r7, #268435456	; 0x10000000
    87c8:	91020000 	mrsls	r0, (UNDEF: 2)
    87cc:	18c2185c 	stmiane	r2, {r2, r3, r4, r6, fp, ip}^
    87d0:	0a130800 	beq	4ca7d8 <__Stack_Size+0x4ca3d8>
    87d4:	01120000 	tsteq	r2, r0
    87d8:	5c910250 	lfmpl	f0, 4, [r1], {80}	; 0x50
    87dc:	04150000 	ldreq	r0, [r5], #-0
    87e0:	00000203 	andeq	r0, r0, r3, lsl #4
    87e4:	000ce80f 	andeq	lr, ip, pc, lsl #16
    87e8:	04e80100 	strbteq	r0, [r8], #256	; 0x100
    87ec:	16080019 			; <UNDEFINED> instruction: 0x16080019
    87f0:	01000000 	mrseq	r0, (UNDEF: 0)
    87f4:	00043e9c 	muleq	r4, ip, lr
    87f8:	33dc1900 	bicscc	r1, ip, #0, 18
    87fc:	e8010000 	stmda	r1, {}	; <UNPREDICTABLE>
    8800:	00000415 	andeq	r0, r0, r5, lsl r4
    8804:	0f005001 	svceq	0x00005001
    8808:	0000348e 	andeq	r3, r0, lr, lsl #9
    880c:	0000ff01 	andeq	pc, r0, r1, lsl #30
    8810:	00200000 	eoreq	r0, r0, r0
    8814:	9c010000 	stcls	0, cr0, [r1], {-0}
    8818:	00000480 	andeq	r0, r0, r0, lsl #9
    881c:	0033bb19 	eorseq	fp, r3, r9, lsl fp
    8820:	72ff0100 	rscsvc	r0, pc, #0, 2
    8824:	01000003 	tsteq	r0, r3
    8828:	33321050 	teqcc	r2, #80	; 0x50
    882c:	ff010000 			; <UNDEFINED> instruction: 0xff010000
    8830:	00000480 	andeq	r0, r0, r0, lsl #9
    8834:	0000448c 	andeq	r4, r0, ip, lsl #9
    8838:	001f3d1a 	andseq	r3, pc, sl, lsl sp	; <UNPREDICTABLE>
    883c:	01010100 	mrseq	r0, (UNDEF: 17)
    8840:	00000041 	andeq	r0, r0, r1, asr #32
    8844:	000044ad 	andeq	r4, r0, sp, lsr #9
    8848:	47041500 	strmi	r1, [r4, -r0, lsl #10]
    884c:	1b000002 	blne	885c <__Stack_Size+0x845c>
    8850:	00003355 	andeq	r3, r0, r5, asr r3
    8854:	00012301 	andeq	r2, r1, r1, lsl #6
    8858:	0c000000 	stceq	0, cr0, [r0], {-0}
    885c:	01000000 	mrseq	r0, (UNDEF: 0)
    8860:	0004ab9c 	muleq	r4, ip, fp
    8864:	33321c00 	teqcc	r2, #0, 24
    8868:	23010000 	movwcs	r0, #4096	; 0x1000
    886c:	00048001 	andeq	r8, r4, r1
    8870:	00500100 	subseq	r0, r0, r0, lsl #2
    8874:	00027a1b 	andeq	r7, r2, fp, lsl sl
    8878:	01370100 	teqeq	r7, r0, lsl #2
    887c:	0800191a 	stmdaeq	r0, {r1, r3, r4, r8, fp, ip}
    8880:	00000018 	andeq	r0, r0, r8, lsl r0
    8884:	04de9c01 	ldrbeq	r9, [lr], #3073	; 0xc01
    8888:	bb1c0000 	bllt	708890 <__Stack_Size+0x708490>
    888c:	01000033 	tsteq	r0, r3, lsr r0
    8890:	03720137 	cmneq	r2, #-1073741811	; 0xc000000d
    8894:	50010000 	andpl	r0, r1, r0
    8898:	001a7c1c 	andseq	r7, sl, ip, lsl ip
    889c:	01370100 	teqeq	r7, r0, lsl #2
    88a0:	000000d6 	ldrdeq	r0, [r0], -r6
    88a4:	1b005101 	blne	1ccb0 <__Stack_Size+0x1c8b0>
    88a8:	00000890 	muleq	r0, r0, r8
    88ac:	32016201 	andcc	r6, r1, #268435456	; 0x10000000
    88b0:	32080019 	andcc	r0, r8, #25
    88b4:	01000000 	mrseq	r0, (UNDEF: 0)
    88b8:	0005639c 	muleq	r5, ip, r3
    88bc:	33bb1d00 			; <UNDEFINED> instruction: 0x33bb1d00
    88c0:	62010000 	andvs	r0, r1, #0
    88c4:	00037201 	andeq	r7, r3, r1, lsl #4
    88c8:	0044e700 	subeq	lr, r4, r0, lsl #14
    88cc:	32bd1d00 	adcscc	r1, sp, #0, 26
    88d0:	62010000 	andvs	r0, r1, #0
    88d4:	00005301 	andeq	r5, r0, r1, lsl #6
    88d8:	00452000 	subeq	r2, r5, r0
    88dc:	1a7c1d00 	bne	1f0fce4 <__Stack_Size+0x1f0f8e4>
    88e0:	62010000 	andvs	r0, r1, #0
    88e4:	0000d601 	andeq	sp, r0, r1, lsl #12
    88e8:	00454100 	subeq	r4, r5, r0, lsl #2
    88ec:	34e11a00 	strbtcc	r1, [r1], #2560	; 0xa00
    88f0:	64010000 	strvs	r0, [r1], #-0
    88f4:	00004101 	andeq	r4, r0, r1, lsl #2
    88f8:	00457b00 	subeq	r7, r5, r0, lsl #22
    88fc:	33fc1a00 	mvnscc	r1, #0, 20
    8900:	64010000 	strvs	r0, [r1], #-0
    8904:	00004101 	andeq	r4, r0, r1, lsl #2
    8908:	00459f00 	subeq	r9, r5, r0, lsl #30
    890c:	34cc1a00 	strbcc	r1, [ip], #2560	; 0xa00
    8910:	64010000 	strvs	r0, [r1], #-0
    8914:	00004101 	andeq	r4, r0, r1, lsl #2
    8918:	0045da00 	subeq	sp, r5, r0, lsl #20
    891c:	336b1e00 	cmncc	fp, #0, 28
    8920:	65010000 	strvs	r0, [r1, #-0]
    8924:	00004101 	andeq	r4, r0, r1, lsl #2
    8928:	00500100 	subseq	r0, r0, r0, lsl #2
    892c:	0032b01b 	eorseq	fp, r2, fp, lsl r0
    8930:	019d0100 	orrseq	r0, sp, r0, lsl #2
    8934:	00000000 	andeq	r0, r0, r0
    8938:	00000012 	andeq	r0, r0, r2, lsl r0
    893c:	05a69c01 	streq	r9, [r6, #3073]!	; 0xc01
    8940:	bb1c0000 	bllt	708948 <__Stack_Size+0x708548>
    8944:	01000033 	tsteq	r0, r3, lsr r0
    8948:	0372019d 	cmneq	r2, #1073741863	; 0x40000027
    894c:	50010000 	andpl	r0, r1, r0
    8950:	0033481d 	eorseq	r4, r3, sp, lsl r8
    8954:	019d0100 	orrseq	r0, sp, r0, lsl #2
    8958:	00000053 	andeq	r0, r0, r3, asr r0
    895c:	00004622 	andeq	r4, r0, r2, lsr #12
    8960:	001a7c1c 	andseq	r7, sl, ip, lsl ip
    8964:	019d0100 	orrseq	r0, sp, r0, lsl #2
    8968:	000000d6 	ldrdeq	r0, [r0], -r6
    896c:	1b005201 	blne	1d178 <__Stack_Size+0x1cd78>
    8970:	00003387 	andeq	r3, r0, r7, lsl #7
    8974:	0001bc01 	andeq	fp, r1, r1, lsl #24
    8978:	16000000 	strne	r0, [r0], -r0
    897c:	01000000 	mrseq	r0, (UNDEF: 0)
    8980:	0005db9c 	muleq	r5, ip, fp
    8984:	33bb1c00 			; <UNDEFINED> instruction: 0x33bb1c00
    8988:	bc010000 	stclt	0, cr0, [r1], {-0}
    898c:	00037201 	andeq	r7, r3, r1, lsl #4
    8990:	1d500100 	ldfnee	f0, [r0, #-0]
    8994:	000033ed 	andeq	r3, r0, sp, ror #7
    8998:	6501bc01 	strvs	fp, [r1, #-3073]	; 0xc01
    899c:	5c000000 	stcpl	0, cr0, [r0], {-0}
    89a0:	00000046 	andeq	r0, r0, r6, asr #32
    89a4:	00349e1b 	eorseq	r9, r4, fp, lsl lr
    89a8:	01d50100 	bicseq	r0, r5, r0, lsl #2
    89ac:	00000000 	andeq	r0, r0, r0
    89b0:	00000016 	andeq	r0, r0, r6, lsl r0
    89b4:	06109c01 	ldreq	r9, [r0], -r1, lsl #24
    89b8:	bb1c0000 	bllt	7089c0 <__Stack_Size+0x7085c0>
    89bc:	01000033 	tsteq	r0, r3, lsr r0
    89c0:	037201d5 	cmneq	r2, #1073741877	; 0x40000035
    89c4:	50010000 	andpl	r0, r1, r0
    89c8:	0032a31d 	eorseq	sl, r2, sp, lsl r3
    89cc:	01d50100 	bicseq	r0, r5, r0, lsl #2
    89d0:	00000053 	andeq	r0, r0, r3, asr r0
    89d4:	0000467d 	andeq	r4, r0, sp, ror r6
    89d8:	341f1b00 	ldrcc	r1, [pc], #-2816	; 89e0 <__Stack_Size+0x85e0>
    89dc:	ea010000 	b	489e4 <__Stack_Size+0x485e4>
    89e0:	00000001 	andeq	r0, r0, r1
    89e4:	00001800 	andeq	r1, r0, r0, lsl #16
    89e8:	439c0100 	orrsmi	r0, ip, #0, 2
    89ec:	1c000006 	stcne	0, cr0, [r0], {6}
    89f0:	000033bb 			; <UNDEFINED> instruction: 0x000033bb
    89f4:	7201ea01 	andvc	lr, r1, #4096	; 0x1000
    89f8:	01000003 	tsteq	r0, r3
    89fc:	1a7c1c50 	bne	1f0fb44 <__Stack_Size+0x1f0f744>
    8a00:	ea010000 	b	48a08 <__Stack_Size+0x48608>
    8a04:	0000d601 	andeq	sp, r0, r1, lsl #12
    8a08:	00510100 	subseq	r0, r1, r0, lsl #2
    8a0c:	0033061b 	eorseq	r0, r3, fp, lsl r6
    8a10:	020a0100 	andeq	r0, sl, #0, 2
    8a14:	00000000 	andeq	r0, r0, r0
    8a18:	00000016 	andeq	r0, r0, r6, lsl r0
    8a1c:	06789c01 	ldrbteq	r9, [r8], -r1, lsl #24
    8a20:	bb1c0000 	bllt	708a28 <__Stack_Size+0x708628>
    8a24:	01000033 	tsteq	r0, r3, lsr r0
    8a28:	0372020a 	cmneq	r2, #-1610612736	; 0xa0000000
    8a2c:	50010000 	andpl	r0, r1, r0
    8a30:	00325d1d 	eorseq	r5, r2, sp, lsl sp
    8a34:	020a0100 	andeq	r0, sl, #0, 2
    8a38:	00000053 	andeq	r0, r0, r3, asr r0
    8a3c:	0000469e 	muleq	r0, lr, r6
    8a40:	34451b00 	strbcc	r1, [r5], #-2816	; 0xb00
    8a44:	1f010000 	svcne	0x00010000
    8a48:	00000002 	andeq	r0, r0, r2
    8a4c:	00001800 	andeq	r1, r0, r0, lsl #16
    8a50:	ab9c0100 	blge	fe708e58 <SCS_BASE+0x1e6fae58>
    8a54:	1c000006 	stcne	0, cr0, [r0], {6}
    8a58:	000033bb 			; <UNDEFINED> instruction: 0x000033bb
    8a5c:	72021f01 	andvc	r1, r2, #1, 30
    8a60:	01000003 	tsteq	r0, r3
    8a64:	1a7c1c50 	bne	1f0fbac <__Stack_Size+0x1f0f7ac>
    8a68:	1f010000 	svcne	0x00010000
    8a6c:	0000d602 	andeq	sp, r0, r2, lsl #12
    8a70:	00510100 	subseq	r0, r1, r0, lsl #2
    8a74:	0003471b 	andeq	r4, r3, fp, lsl r7
    8a78:	023b0100 	eorseq	r0, fp, #0, 2
    8a7c:	08001964 	stmdaeq	r0, {r2, r5, r6, r8, fp, ip}
    8a80:	00000008 	andeq	r0, r0, r8
    8a84:	06e09c01 	strbteq	r9, [r0], r1, lsl #24
    8a88:	bb1c0000 	bllt	708a90 <__Stack_Size+0x708690>
    8a8c:	01000033 	tsteq	r0, r3, lsr r0
    8a90:	0372023b 	cmneq	r2, #-1342177277	; 0xb0000003
    8a94:	50010000 	andpl	r0, r1, r0
    8a98:	001cc21d 	andseq	ip, ip, sp, lsl r2
    8a9c:	023b0100 	eorseq	r0, fp, #0, 2
    8aa0:	00000053 	andeq	r0, r0, r3, asr r0
    8aa4:	000046bf 			; <UNDEFINED> instruction: 0x000046bf
    8aa8:	0e691f00 	cdpeq	15, 6, cr1, cr9, cr0, {0}
    8aac:	4e010000 	cdpmi	0, 0, cr0, cr1, cr0, {0}
    8ab0:	00005302 	andeq	r5, r0, r2, lsl #6
    8ab4:	00196c00 	andseq	r6, r9, r0, lsl #24
    8ab8:	00000808 	andeq	r0, r0, r8, lsl #16
    8abc:	0b9c0100 	bleq	fe708ec4 <SCS_BASE+0x1e6faec4>
    8ac0:	1d000007 	stcne	0, cr0, [r0, #-28]	; 0xffffffe4
    8ac4:	000033bb 			; <UNDEFINED> instruction: 0x000033bb
    8ac8:	72024e01 	andvc	r4, r2, #1, 28
    8acc:	e0000003 	and	r0, r0, r3
    8ad0:	00000046 	andeq	r0, r0, r6, asr #32
    8ad4:	0033ab1b 	eorseq	sl, r3, fp, lsl fp
    8ad8:	02600100 	rsbeq	r0, r0, #0, 2
    8adc:	00000000 	andeq	r0, r0, r0
    8ae0:	0000000c 	andeq	r0, r0, ip
    8ae4:	07309c01 	ldreq	r9, [r0, -r1, lsl #24]!
    8ae8:	bb1c0000 	bllt	708af0 <__Stack_Size+0x7086f0>
    8aec:	01000033 	tsteq	r0, r3, lsr r0
    8af0:	03720260 	cmneq	r2, #96, 4
    8af4:	50010000 	andpl	r0, r1, r0
    8af8:	33981b00 	orrscc	r1, r8, #0, 22
    8afc:	73010000 	movwvc	r0, #4096	; 0x1000
    8b00:	00000002 	andeq	r0, r0, r2
    8b04:	00001200 	andeq	r1, r0, r0, lsl #4
    8b08:	659c0100 	ldrvs	r0, [ip, #256]	; 0x100
    8b0c:	1c000007 	stcne	0, cr0, [r0], {7}
    8b10:	000033bb 			; <UNDEFINED> instruction: 0x000033bb
    8b14:	72027301 	andvc	r7, r2, #67108864	; 0x4000000
    8b18:	01000003 	tsteq	r0, r3
    8b1c:	32f61d50 	rscscc	r1, r6, #80, 26	; 0x1400
    8b20:	73010000 	movwvc	r0, #4096	; 0x1000
    8b24:	00006502 	andeq	r6, r0, r2, lsl #10
    8b28:	00470100 	subeq	r0, r7, r0, lsl #2
    8b2c:	4a1b0000 	bmi	6c8b34 <__Stack_Size+0x6c8734>
    8b30:	01000032 	tsteq	r0, r2, lsr r0
    8b34:	00000289 	andeq	r0, r0, r9, lsl #5
    8b38:	00120000 	andseq	r0, r2, r0
    8b3c:	9c010000 	stcls	0, cr0, [r1], {-0}
    8b40:	0000079a 	muleq	r0, sl, r7
    8b44:	0033bb1c 	eorseq	fp, r3, ip, lsl fp
    8b48:	02890100 	addeq	r0, r9, #0, 2
    8b4c:	00000372 	andeq	r0, r0, r2, ror r3
    8b50:	b11d5001 	tstlt	sp, r1
    8b54:	01000034 	tsteq	r0, r4, lsr r0
    8b58:	00650289 	rsbeq	r0, r5, r9, lsl #5
    8b5c:	47220000 	strmi	r0, [r2, -r0]!
    8b60:	1b000000 	blne	8b68 <__Stack_Size+0x8768>
    8b64:	0000347b 	andeq	r3, r0, fp, ror r4
    8b68:	00029f01 	andeq	r9, r2, r1, lsl #30
    8b6c:	18000000 	stmdane	r0, {}	; <UNPREDICTABLE>
    8b70:	01000000 	mrseq	r0, (UNDEF: 0)
    8b74:	0007cd9c 	muleq	r7, ip, sp
    8b78:	33bb1c00 			; <UNDEFINED> instruction: 0x33bb1c00
    8b7c:	9f010000 	svcls	0x00010000
    8b80:	00037202 	andeq	r7, r3, r2, lsl #4
    8b84:	1c500100 	ldfnee	f0, [r0], {-0}
    8b88:	00001a7c 	andeq	r1, r0, ip, ror sl
    8b8c:	d6029f01 	strle	r9, [r2], -r1, lsl #30
    8b90:	01000000 	mrseq	r0, (UNDEF: 0)
    8b94:	641b0051 	ldrvs	r0, [fp], #-81	; 0x51
    8b98:	01000034 	tsteq	r0, r4, lsr r0
    8b9c:	000002bc 			; <UNDEFINED> instruction: 0x000002bc
    8ba0:	00180000 	andseq	r0, r8, r0
    8ba4:	9c010000 	stcls	0, cr0, [r1], {-0}
    8ba8:	00000800 	andeq	r0, r0, r0, lsl #16
    8bac:	0033bb1c 	eorseq	fp, r3, ip, lsl fp
    8bb0:	02bc0100 	adcseq	r0, ip, #0, 2
    8bb4:	00000372 	andeq	r0, r0, r2, ror r3
    8bb8:	7c1c5001 	ldcvc	0, cr5, [ip], {1}
    8bbc:	0100001a 	tsteq	r0, sl, lsl r0
    8bc0:	00d602bc 	ldrheq	r0, [r6], #44	; 0x2c
    8bc4:	51010000 	mrspl	r0, (UNDEF: 1)
    8bc8:	328f1b00 	addcc	r1, pc, #0, 22
    8bcc:	d9010000 	stmdble	r1, {}	; <UNPREDICTABLE>
    8bd0:	00000002 	andeq	r0, r0, r2
    8bd4:	00001800 	andeq	r1, r0, r0, lsl #16
    8bd8:	339c0100 	orrscc	r0, ip, #0, 2
    8bdc:	1c000008 	stcne	0, cr0, [r0], {8}
    8be0:	000033bb 			; <UNDEFINED> instruction: 0x000033bb
    8be4:	7202d901 	andvc	sp, r2, #16384	; 0x4000
    8be8:	01000003 	tsteq	r0, r3
    8bec:	1a7c1c50 	bne	1f0fd34 <__Stack_Size+0x1f0f934>
    8bf0:	d9010000 	stmdble	r1, {}	; <UNPREDICTABLE>
    8bf4:	0000d602 	andeq	sp, r0, r2, lsl #12
    8bf8:	00510100 	subseq	r0, r1, r0, lsl #2
    8bfc:	0034021b 	eorseq	r0, r4, fp, lsl r2
    8c00:	02f80100 	rscseq	r0, r8, #0, 2
    8c04:	00000000 	andeq	r0, r0, r0
    8c08:	00000016 	andeq	r0, r0, r6, lsl r0
    8c0c:	08689c01 	stmdaeq	r8!, {r0, sl, fp, ip, pc}^
    8c10:	bb1c0000 	bllt	708c18 <__Stack_Size+0x708818>
    8c14:	01000033 	tsteq	r0, r3, lsr r0
    8c18:	037202f8 	cmneq	r2, #248, 4	; 0x8000000f
    8c1c:	50010000 	andpl	r0, r1, r0
    8c20:	0032c61d 	eorseq	ip, r2, sp, lsl r6
    8c24:	02f80100 	rscseq	r0, r8, #0, 2
    8c28:	00000053 	andeq	r0, r0, r3, asr r0
    8c2c:	00004743 	andeq	r4, r0, r3, asr #14
    8c30:	34371b00 	ldrtcc	r1, [r7], #-2816	; 0xb00
    8c34:	0d010000 	stceq	0, cr0, [r1, #-0]
    8c38:	00000003 	andeq	r0, r0, r3
    8c3c:	00001800 	andeq	r1, r0, r0, lsl #16
    8c40:	9b9c0100 	blls	fe709048 <SCS_BASE+0x1e6fb048>
    8c44:	1c000008 	stcne	0, cr0, [r0], {8}
    8c48:	000033bb 			; <UNDEFINED> instruction: 0x000033bb
    8c4c:	72030d01 	andvc	r0, r3, #1, 26	; 0x40
    8c50:	01000003 	tsteq	r0, r3
    8c54:	1a7c1c50 	bne	1f0fd9c <__Stack_Size+0x1f0f99c>
    8c58:	0d010000 	stceq	0, cr0, [r1, #-0]
    8c5c:	0000d603 	andeq	sp, r0, r3, lsl #12
    8c60:	00510100 	subseq	r0, r1, r0, lsl #2
    8c64:	0003ae1f 	andeq	sl, r3, pc, lsl lr
    8c68:	03350100 	teqeq	r5, #0, 2
    8c6c:	000000ab 	andeq	r0, r0, fp, lsr #1
    8c70:	08001974 	stmdaeq	r0, {r2, r4, r5, r6, r8, fp, ip}
    8c74:	0000000c 	andeq	r0, r0, ip
    8c78:	08e49c01 	stmiaeq	r4!, {r0, sl, fp, ip, pc}^
    8c7c:	bb1d0000 	bllt	748c84 <__Stack_Size+0x748884>
    8c80:	01000033 	tsteq	r0, r3, lsr r0
    8c84:	03720335 	cmneq	r2, #-738197504	; 0xd4000000
    8c88:	47640000 	strbmi	r0, [r4, -r0]!
    8c8c:	271c0000 	ldrcs	r0, [ip, -r0]
    8c90:	01000033 	tsteq	r0, r3, lsr r0
    8c94:	00530335 	subseq	r0, r3, r5, lsr r3
    8c98:	51010000 	mrspl	r0, (UNDEF: 1)
    8c9c:	001c4c1a 	andseq	r4, ip, sl, lsl ip
    8ca0:	03370100 	teqeq	r7, #0, 2
    8ca4:	000000ab 	andeq	r0, r0, fp, lsr #1
    8ca8:	00004785 	andeq	r4, r0, r5, lsl #15
    8cac:	08f41b00 	ldmeq	r4!, {r8, r9, fp, ip}^
    8cb0:	69010000 	stmdbvs	r1, {}	; <UNPREDICTABLE>
    8cb4:	00198003 	andseq	r8, r9, r3
    8cb8:	00000808 	andeq	r0, r0, r8, lsl #16
    8cbc:	199c0100 	ldmibne	ip, {r8}
    8cc0:	1c000009 	stcne	0, cr0, [r0], {9}
    8cc4:	000033bb 			; <UNDEFINED> instruction: 0x000033bb
    8cc8:	72036901 	andvc	r6, r3, #16384	; 0x4000
    8ccc:	01000003 	tsteq	r0, r3
    8cd0:	33271d50 	teqcc	r7, #80, 26	; 0x1400
    8cd4:	69010000 	stmdbvs	r1, {}	; <UNPREDICTABLE>
    8cd8:	00005303 	andeq	r5, r0, r3, lsl #6
    8cdc:	0047ad00 	subeq	sl, r7, r0, lsl #26
    8ce0:	611f0000 	tstvs	pc, r0
    8ce4:	01000010 	tsteq	r0, r0, lsl r0
    8ce8:	00b6038a 	adcseq	r0, r6, sl, lsl #7
    8cec:	19880000 	stmibne	r8, {}	; <UNPREDICTABLE>
    8cf0:	003e0800 	eorseq	r0, lr, r0, lsl #16
    8cf4:	9c010000 	stcls	0, cr0, [r1], {-0}
    8cf8:	00000994 	muleq	r0, r4, r9
    8cfc:	0033bb1d 	eorseq	fp, r3, sp, lsl fp
    8d00:	038a0100 	orreq	r0, sl, #0, 2
    8d04:	00000372 	andeq	r0, r0, r2, ror r3
    8d08:	000047ce 	andeq	r4, r0, lr, asr #15
    8d0c:	0032bd1d 	eorseq	fp, r2, sp, lsl sp
    8d10:	038a0100 	orreq	r0, sl, #0, 2
    8d14:	00000053 	andeq	r0, r0, r3, asr r0
    8d18:	00004808 	andeq	r4, r0, r8, lsl #16
    8d1c:	0033fb1a 	eorseq	pc, r3, sl, lsl fp	; <UNPREDICTABLE>
    8d20:	038c0100 	orreq	r0, ip, #0, 2
    8d24:	00000041 	andeq	r0, r0, r1, asr #32
    8d28:	00004834 	andeq	r4, r0, r4, lsr r8
    8d2c:	0034cc1a 	eorseq	ip, r4, sl, lsl ip
    8d30:	038c0100 	orreq	r0, ip, #0, 2
    8d34:	00000041 	andeq	r0, r0, r1, asr #32
    8d38:	000048b2 			; <UNDEFINED> instruction: 0x000048b2
    8d3c:	0034e11a 	eorseq	lr, r4, sl, lsl r1
    8d40:	038c0100 	orreq	r0, ip, #0, 2
    8d44:	00000041 	andeq	r0, r0, r1, asr #32
    8d48:	000048fa 	strdeq	r4, [r0], -sl
    8d4c:	001c4c1a 	andseq	r4, ip, sl, lsl ip
    8d50:	038d0100 	orreq	r0, sp, #0, 2
    8d54:	000000b6 	strheq	r0, [r0], -r6
    8d58:	0000491e 	andeq	r4, r0, lr, lsl r9
    8d5c:	32de1b00 	sbcscc	r1, lr, #0, 22
    8d60:	da010000 	ble	48d68 <__Stack_Size+0x48968>
    8d64:	00000003 	andeq	r0, r0, r3
    8d68:	00000e00 	andeq	r0, r0, r0, lsl #28
    8d6c:	e59c0100 	ldr	r0, [ip, #256]	; 0x100
    8d70:	1c000009 	stcne	0, cr0, [r0], {9}
    8d74:	000033bb 			; <UNDEFINED> instruction: 0x000033bb
    8d78:	7203da01 	andvc	sp, r3, #4096	; 0x1000
    8d7c:	01000003 	tsteq	r0, r3
    8d80:	32bd1d50 	adcscc	r1, sp, #80, 26	; 0x1400
    8d84:	da010000 	ble	48d8c <__Stack_Size+0x4898c>
    8d88:	00005303 	andeq	r5, r0, r3, lsl #6
    8d8c:	00493d00 	subeq	r3, r9, r0, lsl #26
    8d90:	33fb1a00 	mvnscc	r1, #0, 20
    8d94:	dc010000 	stcle	0, cr0, [r1], {-0}
    8d98:	00005303 	andeq	r5, r0, r3, lsl #6
    8d9c:	00495e00 	subeq	r5, r9, r0, lsl #28
    8da0:	34cc2000 	strbcc	r2, [ip], #0
    8da4:	dc010000 	stcle	0, cr0, [r1], {-0}
    8da8:	00005303 	andeq	r5, r0, r3, lsl #6
    8dac:	67210000 	strvs	r0, [r1, -r0]!
    8db0:	0500001f 	streq	r0, [r0, #-31]
    8db4:	09fc0114 	ldmibeq	ip!, {r2, r4, r8}^
    8db8:	41220000 	teqmi	r2, r0
    8dbc:	22000000 	andcs	r0, r0, #0
    8dc0:	000000d6 	ldrdeq	r0, [r0], -r6
    8dc4:	25b02100 	ldrcs	r2, [r0, #256]!	; 0x100
    8dc8:	15050000 	strne	r0, [r5, #-0]
    8dcc:	000a1301 	andeq	r1, sl, r1, lsl #6
    8dd0:	00412200 	subeq	r2, r1, r0, lsl #4
    8dd4:	d6220000 	strtle	r0, [r2], -r0
    8dd8:	00000000 	andeq	r0, r0, r0
    8ddc:	00273b21 	eoreq	r3, r7, r1, lsr #22
    8de0:	01100500 	tsteq	r0, r0, lsl #10
    8de4:	00000a25 	andeq	r0, r0, r5, lsr #20
    8de8:	000a2522 	andeq	r2, sl, r2, lsr #10
    8dec:	04150000 	ldreq	r0, [r5], #-0
    8df0:	00000297 	muleq	r0, r7, r2
    8df4:	00005800 	andeq	r5, r0, r0, lsl #16
    8df8:	8c000200 	sfmhi	f0, 4, [r0], {-0}
    8dfc:	0400001d 	streq	r0, [r0], #-29
    8e00:	002a2b01 	eoreq	r2, sl, r1, lsl #22
    8e04:	00013400 	andeq	r3, r1, r0, lsl #8
    8e08:	0001a208 	andeq	sl, r1, r8, lsl #4
    8e0c:	62696c08 	rsbvs	r6, r9, #8, 24	; 0x800
    8e10:	6372732f 	cmnvs	r2, #-1140850688	; 0xbc000000
    8e14:	726f632f 	rsbvc	r6, pc, #-1140850688	; 0xbc000000
    8e18:	6d786574 	cfldr64vs	mvdx6, [r8, #-464]!	; 0xfffffe30
    8e1c:	616d5f33 	cmnvs	sp, r3, lsr pc
    8e20:	2e6f7263 	cdpcs	2, 6, cr7, cr15, cr3, {3}
    8e24:	552f0073 	strpl	r0, [pc, #-115]!	; 8db9 <__Stack_Size+0x89b9>
    8e28:	73726573 	cmnvc	r2, #482344960	; 0x1cc00000
    8e2c:	616d692f 	cmnvs	sp, pc, lsr #18
    8e30:	75432f63 	strbvc	r2, [r3, #-3939]	; 0xf63
    8e34:	6f724470 	svcvs	0x00724470
    8e38:	425f656e 	subsmi	r6, pc, #461373440	; 0x1b800000
    8e3c:	2f746f6f 	svccs	0x00746f6f
    8e40:	554e4700 	strbpl	r4, [lr, #-1792]	; 0x700
    8e44:	20534120 	subscs	r4, r3, r0, lsr #2
    8e48:	34322e32 	ldrtcc	r2, [r2], #-3634	; 0xe32
    8e4c:	0100302e 	tsteq	r0, lr, lsr #32
    8e50:	0000ec80 	andeq	lr, r0, r0, lsl #25
    8e54:	a0000400 	andge	r0, r0, r0, lsl #8
    8e58:	0400001d 	streq	r0, [r0], #-29
    8e5c:	00002901 	andeq	r2, r0, r1, lsl #18
    8e60:	34f80100 	ldrbtcc	r0, [r8], #256	; 0x100
    8e64:	03c20000 	biceq	r0, r2, #0
    8e68:	0be80000 	bleq	ffa08e70 <SCS_BASE+0x1f9fae70>
    8e6c:	00000000 	andeq	r0, r0, r0
    8e70:	2ac50000 	bcs	ff148e78 <SCS_BASE+0x1f13ae78>
    8e74:	2a020000 	bcs	88e7c <__Stack_Size+0x88a7c>
    8e78:	01000035 	tsteq	r0, r5, lsr r0
    8e7c:	0019c8d7 			; <UNDEFINED> instruction: 0x0019c8d7
    8e80:	00005008 	andeq	r5, r0, r8
    8e84:	5e9c0100 	fmlple	f0, f4, f0
    8e88:	03000000 	movweq	r0, #0
    8e8c:	00003523 	andeq	r3, r0, r3, lsr #10
    8e90:	005ed901 	subseq	sp, lr, r1, lsl #18
    8e94:	13040000 	movwne	r0, #16384	; 0x4000
    8e98:	01000035 	tsteq	r0, r5, lsr r0
    8e9c:	00005ed9 	ldrdeq	r5, [r0], -r9
    8ea0:	00498500 	subeq	r8, r9, r0, lsl #10
    8ea4:	19fa0500 	ldmibne	sl!, {r8, sl}^
    8ea8:	00dd0800 	sbcseq	r0, sp, r0, lsl #16
    8eac:	06000000 	streq	r0, [r0], -r0
    8eb0:	00006404 	andeq	r6, r0, r4, lsl #8
    8eb4:	07040700 	streq	r0, [r4, -r0, lsl #14]
    8eb8:	00000964 	andeq	r0, r0, r4, ror #18
    8ebc:	00351b08 	eorseq	r1, r5, r8, lsl #22
    8ec0:	645f0100 	ldrbvs	r0, [pc], #-256	; 8ec8 <__Stack_Size+0x8ac8>
    8ec4:	08000000 	stmdaeq	r0, {}	; <UNPREDICTABLE>
    8ec8:	0000353e 	andeq	r3, r0, lr, lsr r5
    8ecc:	00646101 	rsbeq	r6, r4, r1, lsl #2
    8ed0:	52080000 	andpl	r0, r8, #0
    8ed4:	01000035 	tsteq	r0, r5, lsr r0
    8ed8:	00006463 	andeq	r6, r0, r3, ror #8
    8edc:	35380800 	ldrcc	r0, [r8, #-2048]!	; 0x800
    8ee0:	66010000 	strvs	r0, [r1], -r0
    8ee4:	00000064 	andeq	r0, r0, r4, rrx
    8ee8:	0034f208 	eorseq	pc, r4, r8, lsl #4
    8eec:	64680100 	strbtvs	r0, [r8], #-256	; 0x100
    8ef0:	09000000 	stmdbeq	r0, {}	; <UNPREDICTABLE>
    8ef4:	000034ea 	andeq	r3, r0, sl, ror #9
    8ef8:	c00a6b01 	andgt	r6, sl, r1, lsl #22
    8efc:	b9000000 	stmdblt	r0, {}	; <UNPREDICTABLE>
    8f00:	0b000000 	bleq	8f08 <__Stack_Size+0x8b08>
    8f04:	000000b9 	strheq	r0, [r0], -r9
    8f08:	0407004c 	streq	r0, [r7], #-76	; 0x4c
    8f0c:	00095b07 	andeq	r5, r9, r7, lsl #22
    8f10:	c6040600 	strgt	r0, [r4], -r0, lsl #12
    8f14:	0c000000 	stceq	0, cr0, [r0], {-0}
    8f18:	0035450d 	eorseq	r4, r5, sp, lsl #10
    8f1c:	d87f0100 	ldmdale	pc!, {r8}^	; <UNPREDICTABLE>
    8f20:	05000000 	streq	r0, [r0, #-0]
    8f24:	00000003 	andeq	r0, r0, r3
    8f28:	00a90e08 	adceq	r0, r9, r8, lsl #28
    8f2c:	250f0000 	strcs	r0, [pc, #-0]	; 8f34 <__Stack_Size+0x8b34>
    8f30:	0100000c 	tsteq	r0, ip
    8f34:	0000e872 	andeq	lr, r0, r2, ror r8
    8f38:	05041000 	streq	r1, [r4, #-0]
    8f3c:	00746e69 	rsbseq	r6, r4, r9, ror #28
    8f40:	0003f600 	andeq	pc, r3, r0, lsl #12
    8f44:	78000400 	stmdavc	r0, {sl}
    8f48:	0400001e 	streq	r0, [r0], #-30
    8f4c:	00002901 	andeq	r2, r0, r1, lsl #18
    8f50:	357b0100 	ldrbcc	r0, [fp, #-256]!	; 0x100
    8f54:	03c20000 	biceq	r0, r2, #0
    8f58:	0bf80000 	bleq	ffe08f60 <SCS_BASE+0x1fdfaf60>
    8f5c:	00000000 	andeq	r0, r0, r0
    8f60:	2b1e0000 	blcs	788f68 <__Stack_Size+0x788b68>
    8f64:	04020000 	streq	r0, [r2], #-0
    8f68:	00085705 	andeq	r5, r8, r5, lsl #14
    8f6c:	05020200 	streq	r0, [r2, #-512]	; 0x200
    8f70:	00000829 	andeq	r0, r0, r9, lsr #16
    8f74:	10060102 	andne	r0, r6, r2, lsl #2
    8f78:	0200000a 	andeq	r0, r0, #10
    8f7c:	09640704 	stmdbeq	r4!, {r2, r8, r9, sl}^
    8f80:	75030000 	strvc	r0, [r3, #-0]
    8f84:	02003631 	andeq	r3, r0, #51380224	; 0x3100000
    8f88:	00004c28 	andeq	r4, r0, r8, lsr #24
    8f8c:	07020200 	streq	r0, [r2, -r0, lsl #4]
    8f90:	00000c09 	andeq	r0, r0, r9, lsl #24
    8f94:	00387503 	eorseq	r7, r8, r3, lsl #10
    8f98:	005d2902 	subseq	r2, sp, r2, lsl #18
    8f9c:	01020000 	mrseq	r0, (UNDEF: 2)
    8fa0:	000a0e08 	andeq	r0, sl, r8, lsl #28
    8fa4:	07040200 	streq	r0, [r4, -r0, lsl #4]
    8fa8:	0000095b 	andeq	r0, r0, fp, asr r9
    8fac:	00530404 	subseq	r0, r3, r4, lsl #8
    8fb0:	87050000 	strhi	r0, [r5, -r0]
    8fb4:	01000009 	tsteq	r0, r9
    8fb8:	00963003 	addseq	r3, r6, r3
    8fbc:	79060000 	stmdbvc	r6, {}	; <UNPREDICTABLE>
    8fc0:	00000003 	andeq	r0, r0, r3
    8fc4:	000cb106 	andeq	fp, ip, r6, lsl #2
    8fc8:	11060100 	mrsne	r0, (UNDEF: 22)
    8fcc:	02000002 	andeq	r0, r0, #2
    8fd0:	00064f06 	andeq	r4, r6, r6, lsl #30
    8fd4:	07000300 	streq	r0, [r0, -r0, lsl #6]
    8fd8:	00000988 	andeq	r0, r0, r8, lsl #19
    8fdc:	00713703 	rsbseq	r3, r1, r3, lsl #14
    8fe0:	47080000 	strmi	r0, [r8, -r0]
    8fe4:	0c000018 	stceq	0, cr0, [r0], {24}
    8fe8:	00de3b03 	sbcseq	r3, lr, r3, lsl #22
    8fec:	bd090000 	stclt	0, cr0, [r9, #-0]
    8ff0:	03000015 	movweq	r0, #21
    8ff4:	00004153 	andeq	r4, r0, r3, asr r1
    8ff8:	93090000 	movwls	r0, #36864	; 0x9000
    8ffc:	03000019 	movweq	r0, #25
    9000:	00004154 	andeq	r4, r0, r4, asr r1
    9004:	46090200 	strmi	r0, [r9], -r0, lsl #4
    9008:	03000037 	movweq	r0, #55	; 0x37
    900c:	00004155 	andeq	r4, r0, r5, asr r1
    9010:	b6090400 	strlt	r0, [r9], -r0, lsl #8
    9014:	03000018 	movweq	r0, #24
    9018:	0000ed56 	andeq	lr, r0, r6, asr sp
    901c:	0a000800 	beq	b024 <__Stack_Size+0xac24>
    9020:	0000006b 	andeq	r0, r0, fp, rrx
    9024:	000000ed 	andeq	r0, r0, sp, ror #1
    9028:	0000410b 	andeq	r4, r0, fp, lsl #2
    902c:	04040000 	streq	r0, [r4], #-0
    9030:	000000de 	ldrdeq	r0, [r0], -lr
    9034:	00184807 	andseq	r4, r8, r7, lsl #16
    9038:	a1570300 	cmpge	r7, r0, lsl #6
    903c:	0c000000 	stceq	0, cr0, [r0], {-0}
    9040:	02005742 	andeq	r5, r0, #17301504	; 0x1080000
    9044:	01226503 	teqeq	r2, r3, lsl #10
    9048:	620d0000 	andvs	r0, sp, #0
    904c:	03003162 	movweq	r3, #354	; 0x162
    9050:	00005367 	andeq	r5, r0, r7, ror #6
    9054:	620d0000 	andvs	r0, sp, #0
    9058:	03003062 	movweq	r3, #98	; 0x62
    905c:	00005368 	andeq	r5, r0, r8, ror #6
    9060:	0e000100 	adfeqs	f0, f0, f0
    9064:	3e620302 	cdpcc	3, 6, cr0, cr2, cr2, {0}
    9068:	0f000001 	svceq	0x00000001
    906c:	64030077 	strvs	r0, [r3], #-119	; 0x77
    9070:	00000041 	andeq	r0, r0, r1, asr #32
    9074:	0077620f 	rsbseq	r6, r7, pc, lsl #4
    9078:	00fe6a03 	rscseq	r6, lr, r3, lsl #20
    907c:	07000000 	streq	r0, [r0, -r0]
    9080:	00001a08 	andeq	r1, r0, r8, lsl #20
    9084:	01226b03 	teqeq	r2, r3, lsl #22
    9088:	3a080000 	bcc	209090 <__Stack_Size+0x208c90>
    908c:	1c000015 	stcne	0, cr0, [r0], {21}
    9090:	01da6d03 	bicseq	r6, sl, r3, lsl #26
    9094:	f6090000 			; <UNDEFINED> instruction: 0xf6090000
    9098:	03000018 	movweq	r0, #24
    909c:	0000536f 	andeq	r5, r0, pc, ror #6
    90a0:	a9090000 	stmdbge	r9, {}	; <UNPREDICTABLE>
    90a4:	03000014 	movweq	r0, #20
    90a8:	00005370 	andeq	r5, r0, r0, ror r3
    90ac:	85090100 	strhi	r0, [r9, #-256]	; 0x100
    90b0:	03000016 	movweq	r0, #22
    90b4:	00013e71 	andeq	r3, r1, r1, ror lr
    90b8:	60090200 	andvs	r0, r9, r0, lsl #4
    90bc:	03000015 	movweq	r0, #21
    90c0:	00013e72 	andeq	r3, r1, r2, ror lr
    90c4:	65090400 	strvs	r0, [r9, #-1024]	; 0x400
    90c8:	03000017 	movweq	r0, #23
    90cc:	00013e73 	andeq	r3, r1, r3, ror lr
    90d0:	95090600 	strls	r0, [r9, #-1536]	; 0x600
    90d4:	03000018 	movweq	r0, #24
    90d8:	00005375 	andeq	r5, r0, r5, ror r3
    90dc:	83090800 	movwhi	r0, #38912	; 0x9800
    90e0:	03000019 	movweq	r0, #25
    90e4:	00005376 	andeq	r5, r0, r6, ror r3
    90e8:	71090900 	tstvc	r9, r0, lsl #18
    90ec:	03000017 	movweq	r0, #23
    90f0:	00005377 	andeq	r5, r0, r7, ror r3
    90f4:	bf090a00 	svclt	0x00090a00
    90f8:	03000017 	movweq	r0, #23
    90fc:	00005378 	andeq	r5, r0, r8, ror r3
    9100:	2e090b00 	vmlacs.f64	d0, d9, d0
    9104:	03000018 	movweq	r0, #24
    9108:	00005379 	andeq	r5, r0, r9, ror r3
    910c:	67090c00 	strvs	r0, [r9, -r0, lsl #24]
    9110:	03000019 	movweq	r0, #25
    9114:	0000f37c 	andeq	pc, r0, ip, ror r3	; <UNPREDICTABLE>
    9118:	07001000 	streq	r1, [r0, -r0]
    911c:	0000153b 	andeq	r1, r0, fp, lsr r5
    9120:	01497d03 	cmpeq	r9, r3, lsl #26
    9124:	e2080000 	and	r0, r8, #0
    9128:	30000013 	andcc	r0, r0, r3, lsl r0
    912c:	02827f03 	addeq	r7, r2, #3, 30
    9130:	65090000 	strvs	r0, [r9, #-0]
    9134:	03000029 	movweq	r0, #41	; 0x29
    9138:	00028381 	andeq	r8, r2, r1, lsl #7
    913c:	d5090000 	strle	r0, [r9, #-0]
    9140:	03000016 	movweq	r0, #22
    9144:	00028382 	andeq	r8, r2, r2, lsl #7
    9148:	90090400 	andls	r0, r9, r0, lsl #8
    914c:	03000014 	movweq	r0, #20
    9150:	00028385 	andeq	r8, r2, r5, lsl #7
    9154:	3b090800 	blcc	24b15c <__Stack_Size+0x24ad5c>
    9158:	03000014 	movweq	r0, #20
    915c:	00028386 	andeq	r8, r2, r6, lsl #7
    9160:	63090c00 	movwvs	r0, #39936	; 0x9c00
    9164:	03000014 	movweq	r0, #20
    9168:	00029898 	muleq	r2, r8, r8
    916c:	06091000 	streq	r1, [r9], -r0
    9170:	03000014 	movweq	r0, #20
    9174:	000298a3 	andeq	r9, r2, r3, lsr #17
    9178:	74091400 	strvc	r1, [r9], #-1024	; 0x400
    917c:	03000014 	movweq	r0, #20
    9180:	0002b2ad 	andeq	fp, r2, sp, lsr #5
    9184:	a1091800 	tstge	r9, r0, lsl #16
    9188:	03000016 	movweq	r0, #22
    918c:	0000edaf 	andeq	lr, r0, pc, lsr #27
    9190:	e4091c00 	str	r1, [r9], #-3072	; 0xc00
    9194:	03000019 	movweq	r0, #25
    9198:	0000edb0 			; <UNDEFINED> instruction: 0x0000edb0
    919c:	e2092000 	and	r2, r9, #0
    91a0:	03000018 	movweq	r0, #24
    91a4:	0000edb1 			; <UNDEFINED> instruction: 0x0000edb1
    91a8:	ef092400 	svc	0x00092400
    91ac:	03000013 	movweq	r0, #19
    91b0:	0002b8b5 			; <UNDEFINED> instruction: 0x0002b8b5
    91b4:	43092800 	movwmi	r2, #38912	; 0x9800
    91b8:	03000037 	movweq	r0, #55	; 0x37
    91bc:	000053b7 			; <UNDEFINED> instruction: 0x000053b7
    91c0:	10002c00 	andne	r2, r0, r0, lsl #24
    91c4:	02820404 	addeq	r0, r2, #4, 8	; 0x4000000
    91c8:	960a0000 	strls	r0, [sl], -r0
    91cc:	98000000 	stmdals	r0, {}	; <UNPREDICTABLE>
    91d0:	0b000002 	bleq	91e0 <__Stack_Size+0x8de0>
    91d4:	00000053 	andeq	r0, r0, r3, asr r0
    91d8:	89040400 	stmdbhi	r4, {sl}
    91dc:	0a000002 	beq	91ec <__Stack_Size+0x8dec>
    91e0:	00000096 	muleq	r0, r6, r0
    91e4:	000002b2 			; <UNDEFINED> instruction: 0x000002b2
    91e8:	0000530b 	andeq	r5, r0, fp, lsl #6
    91ec:	00530b00 	subseq	r0, r3, r0, lsl #22
    91f0:	04000000 	streq	r0, [r0], #-0
    91f4:	00029e04 	andeq	r9, r2, r4, lsl #28
    91f8:	07041100 	streq	r1, [r4, -r0, lsl #2]
    91fc:	000013e3 	andeq	r1, r0, r3, ror #7
    9200:	01e5b903 	mvneq	fp, r3, lsl #18
    9204:	fb080000 	blx	20920e <__Stack_Size+0x208e0e>
    9208:	24000014 	strcs	r0, [r0], #-20
    920c:	033ebb03 	teqeq	lr, #3072	; 0xc00
    9210:	fd090000 	stc2	0, cr0, [r9, #-0]
    9214:	03000017 	movweq	r0, #23
    9218:	000283bd 			; <UNDEFINED> instruction: 0x000283bd
    921c:	f9090000 			; <UNDEFINED> instruction: 0xf9090000
    9220:	03000016 	movweq	r0, #22
    9224:	000283be 			; <UNDEFINED> instruction: 0x000283be
    9228:	5d090400 	cfstrspl	mvf0, [r9, #-0]
    922c:	03000016 	movweq	r0, #22
    9230:	000283bf 			; <UNDEFINED> instruction: 0x000283bf
    9234:	0f090800 	svceq	0x00090800
    9238:	03000017 	movweq	r0, #23
    923c:	000283c0 	andeq	r8, r2, r0, asr #7
    9240:	13090c00 	movwne	r0, #39936	; 0x9c00
    9244:	03000015 	movweq	r0, #21
    9248:	000283c1 	andeq	r8, r2, r1, asr #7
    924c:	bf091000 	svclt	0x00091000
    9250:	03000018 	movweq	r0, #24
    9254:	000283c2 	andeq	r8, r2, r2, asr #7
    9258:	9f091400 	svcls	0x00091400
    925c:	03000019 	movweq	r0, #25
    9260:	000283c3 	andeq	r8, r2, r3, asr #7
    9264:	a7091800 	strge	r1, [r9, -r0, lsl #16]
    9268:	03000015 	movweq	r0, #21
    926c:	000283c4 	andeq	r8, r2, r4, asr #7
    9270:	6f091c00 	svcvs	0x00091c00
    9274:	03000016 	movweq	r0, #22
    9278:	000283c5 	andeq	r8, r2, r5, asr #7
    927c:	07002000 	streq	r2, [r0, -r0]
    9280:	000014fc 	strdeq	r1, [r0], -ip
    9284:	02c5c703 	sbceq	ip, r5, #786432	; 0xc0000
    9288:	85120000 	ldrhi	r0, [r2, #-0]
    928c:	01000003 	tsteq	r0, r3
    9290:	001a1835 	andseq	r1, sl, r5, lsr r8
    9294:	00003408 	andeq	r3, r0, r8, lsl #8
    9298:	139c0100 	orrsne	r0, ip, #0, 2
    929c:	00001419 	andeq	r1, r0, r9, lsl r4
    92a0:	02baee03 	adcseq	lr, sl, #3, 28	; 0x30
    92a4:	64130000 	ldrvs	r0, [r3], #-0
    92a8:	03000035 	movweq	r0, #53	; 0x35
    92ac:	00033eef 	andeq	r3, r3, pc, ror #29
    92b0:	195b1400 	ldmdbne	fp, {sl, ip}^
    92b4:	27010000 	strcs	r0, [r1, -r0]
    92b8:	000001da 	ldrdeq	r0, [r0], -sl
    92bc:	06f40305 	ldrbteq	r0, [r4], r5, lsl #6
    92c0:	96142000 	ldrls	r2, [r4], -r0
    92c4:	01000035 	tsteq	r0, r5, lsr r0
    92c8:	00005318 	andeq	r5, r0, r8, lsl r3
    92cc:	f0030500 			; <UNDEFINED> instruction: 0xf0030500
    92d0:	14200006 	strtne	r0, [r0], #-6
    92d4:	000015c9 	andeq	r1, r0, r9, asr #11
    92d8:	03a31d01 			; <UNDEFINED> instruction: 0x03a31d01
    92dc:	03050000 	movweq	r0, #20480	; 0x5000
    92e0:	20000714 	andcs	r0, r0, r4, lsl r7
    92e4:	01da0404 	bicseq	r0, sl, r4, lsl #8
    92e8:	9e140000 	cdpls	0, 1, cr0, cr4, cr0, {0}
    92ec:	01000035 	tsteq	r0, r5, lsr r0
    92f0:	0003ba20 	andeq	fp, r3, r0, lsr #20
    92f4:	ec030500 	cfstr32	mvfx0, [r3], {-0}
    92f8:	04200006 	strteq	r0, [r0], #-6
    92fc:	0002ba04 	andeq	fp, r2, r4, lsl #20
    9300:	35631400 	strbcc	r1, [r3, #-1024]!	; 0x400
    9304:	28010000 	stmdacs	r1, {}	; <UNPREDICTABLE>
    9308:	000003d1 	ldrdeq	r0, [r0], -r1
    930c:	07100305 	ldreq	r0, [r0, -r5, lsl #6]
    9310:	04042000 	streq	r2, [r4], #-0
    9314:	0000033e 	andeq	r0, r0, lr, lsr r3
    9318:	00355914 	eorseq	r5, r5, r4, lsl r9
    931c:	41250100 	teqmi	r5, r0, lsl #2
    9320:	05000000 	streq	r0, [r0, #-0]
    9324:	0006e803 	andeq	lr, r6, r3, lsl #16
    9328:	1a851420 	bne	fe14e3b0 <SCS_BASE+0x1e1403b0>
    932c:	26010000 	strcs	r0, [r1], -r0
    9330:	00000041 	andeq	r0, r0, r1, asr #32
    9334:	07180305 	ldreq	r0, [r8, -r5, lsl #6]
    9338:	25002000 	strcs	r2, [r0, #-0]
    933c:	0400000e 	streq	r0, [r0], #-14
    9340:	001f7f00 	andseq	r7, pc, r0, lsl #30
    9344:	29010400 	stmdbcs	r1, {sl}
    9348:	01000000 	mrseq	r0, (UNDEF: 0)
    934c:	000035c8 	andeq	r3, r0, r8, asr #11
    9350:	000003c2 	andeq	r0, r0, r2, asr #7
    9354:	00000c78 	andeq	r0, r0, r8, ror ip
    9358:	00000000 	andeq	r0, r0, r0
    935c:	00002bad 	andeq	r2, r0, sp, lsr #23
    9360:	57050402 	strpl	r0, [r5, -r2, lsl #8]
    9364:	02000008 	andeq	r0, r0, #8
    9368:	08290502 	stmdaeq	r9!, {r1, r8, sl}
    936c:	01020000 	mrseq	r0, (UNDEF: 2)
    9370:	000a1006 	andeq	r1, sl, r6
    9374:	33750300 	cmncc	r5, #0, 6
    9378:	27020032 	smladxcs	r2, r2, r0, r0
    937c:	00000045 	andeq	r0, r0, r5, asr #32
    9380:	64070402 	strvs	r0, [r7], #-1026	; 0x402
    9384:	03000009 	movweq	r0, #9
    9388:	00363175 	eorseq	r3, r6, r5, ror r1
    938c:	00572802 	subseq	r2, r7, r2, lsl #16
    9390:	02020000 	andeq	r0, r2, #0
    9394:	000c0907 	andeq	r0, ip, r7, lsl #18
    9398:	38750300 	ldmdacc	r5!, {r8, r9}^
    939c:	68290200 	stmdavs	r9!, {r9}
    93a0:	02000000 	andeq	r0, r0, #0
    93a4:	0a0e0801 	beq	38b3b0 <__Stack_Size+0x38afb0>
    93a8:	01040000 	mrseq	r0, (UNDEF: 4)
    93ac:	00843a02 	addeq	r3, r4, r2, lsl #20
    93b0:	9f050000 	svcls	0x00050000
    93b4:	00000008 	andeq	r0, r0, r8
    93b8:	0002a005 	andeq	sl, r2, r5
    93bc:	06000100 	streq	r0, [r0], -r0, lsl #2
    93c0:	0000061f 	andeq	r0, r0, pc, lsl r6
    93c4:	006f3a02 	rsbeq	r3, pc, r2, lsl #20
    93c8:	04020000 	streq	r0, [r2], #-0
    93cc:	00095b07 	andeq	r5, r9, r7, lsl #22
    93d0:	16090700 	strne	r0, [r9], -r0, lsl #14
    93d4:	03010000 	movweq	r0, #4096	; 0x1000
    93d8:	0000bb16 	andeq	fp, r0, r6, lsl fp
    93dc:	17870500 	strne	r0, [r7, r0, lsl #10]
    93e0:	05000000 	streq	r0, [r0, #-0]
    93e4:	000018a2 	andeq	r1, r0, r2, lsr #17
    93e8:	15940501 	ldrne	r0, [r4, #1281]	; 0x501
    93ec:	05020000 	streq	r0, [r2, #-0]
    93f0:	000019f8 	strdeq	r1, [r0], -r8
    93f4:	00070003 	andeq	r0, r7, r3
    93f8:	01000015 	tsteq	r0, r5, lsl r0
    93fc:	011c1f03 	tsteq	ip, r3, lsl #30
    9400:	08050000 	stmdaeq	r5, {}	; <UNPREDICTABLE>
    9404:	00000039 	andeq	r0, r0, r9, lsr r0
    9408:	0037d605 	eorseq	sp, r7, r5, lsl #12
    940c:	ed050100 	stfs	f0, [r5, #-0]
    9410:	02000007 	andeq	r0, r0, #7
    9414:	00366f05 	eorseq	r6, r6, r5, lsl #30
    9418:	f7050300 			; <UNDEFINED> instruction: 0xf7050300
    941c:	04000007 	streq	r0, [r0], #-7
    9420:	0036d105 	eorseq	sp, r6, r5, lsl #2
    9424:	2e050500 	cfsh32cs	mvfx0, mvfx5, #0
    9428:	06000038 			; <UNDEFINED> instruction: 0x06000038
    942c:	00372b05 	eorseq	r2, r7, r5, lsl #22
    9430:	53050700 	movwpl	r0, #22272	; 0x5700
    9434:	08000039 	stmdaeq	r0, {r0, r3, r4, r5}
    9438:	0039af05 	eorseq	sl, r9, r5, lsl #30
    943c:	9d050900 	stcls	9, cr0, [r5, #-0]
    9440:	0a000037 	beq	9524 <__Stack_Size+0x9124>
    9444:	0037f905 	eorseq	pc, r7, r5, lsl #18
    9448:	f4050b00 			; <UNDEFINED> instruction: 0xf4050b00
    944c:	0c000036 	stceq	0, cr0, [r0], {54}	; 0x36
    9450:	0038e205 	eorseq	lr, r8, r5, lsl #4
    9454:	07000c00 	streq	r0, [r0, -r0, lsl #24]
    9458:	000035b7 			; <UNDEFINED> instruction: 0x000035b7
    945c:	47320301 	ldrmi	r0, [r2, -r1, lsl #6]!
    9460:	05000001 	streq	r0, [r0, #-1]
    9464:	00003965 	andeq	r3, r0, r5, ror #18
    9468:	36480501 	strbcc	r0, [r8], -r1, lsl #10
    946c:	05020000 	streq	r0, [r2, #-0]
    9470:	0000383d 	andeq	r3, r0, sp, lsr r8
    9474:	39390503 	ldmdbcc	r9!, {r0, r1, r8, sl}
    9478:	05040000 	streq	r0, [r4, #-0]
    947c:	00003913 	andeq	r3, r0, r3, lsl r9
    9480:	7b070005 	blvc	1c949c <__Stack_Size+0x1c909c>
    9484:	01000036 	tsteq	r0, r6, lsr r0
    9488:	01603c03 	cmneq	r0, r3, lsl #24
    948c:	8e050000 	cdphi	0, 0, cr0, cr5, cr0, {0}
    9490:	00000037 	andeq	r0, r0, r7, lsr r0
    9494:	00368d05 	eorseq	r8, r6, r5, lsl #26
    9498:	07000100 	streq	r0, [r0, -r0, lsl #2]
    949c:	000035a8 	andeq	r3, r0, r8, lsr #11
    94a0:	a9190401 	ldmdbge	r9, {r0, sl}
    94a4:	05000001 	streq	r0, [r0, #-1]
    94a8:	000036b2 			; <UNDEFINED> instruction: 0x000036b2
    94ac:	37590500 	ldrbcc	r0, [r9, -r0, lsl #10]
    94b0:	05010000 	streq	r0, [r1, #-0]
    94b4:	000036c9 	andeq	r3, r0, r9, asr #13
    94b8:	35fe0502 	ldrbcc	r0, [lr, #1282]!	; 0x502
    94bc:	05030000 	streq	r0, [r3, #-0]
    94c0:	000036c4 	andeq	r3, r0, r4, asr #13
    94c4:	35f90504 	ldrbcc	r0, [r9, #1284]!	; 0x504
    94c8:	05050000 	streq	r0, [r5, #-0]
    94cc:	00003892 	muleq	r0, r2, r8
    94d0:	36a20506 	strtcc	r0, [r2], r6, lsl #10
    94d4:	05070000 	streq	r0, [r7, #-0]
    94d8:	000037e4 	andeq	r3, r0, r4, ror #15
    94dc:	38a10508 	stmiacc	r1!, {r3, r8, sl}
    94e0:	00090000 	andeq	r0, r9, r0
    94e4:	0014e108 	andseq	lr, r4, r8, lsl #2
    94e8:	27040800 	strcs	r0, [r4, -r0, lsl #16]
    94ec:	000001ce 	andeq	r0, r0, lr, asr #3
    94f0:	00175009 	andseq	r5, r7, r9
    94f4:	ce290400 	cdpgt	4, 2, cr0, cr9, cr0, {0}
    94f8:	00000001 	andeq	r0, r0, r1
    94fc:	0016db09 	andseq	sp, r6, r9, lsl #22
    9500:	4c2a0400 	cfstrsmi	mvf0, [sl], #-0
    9504:	04000000 	streq	r0, [r0], #-0
    9508:	5e040a00 	vmlapl.f32	s0, s8, s0
    950c:	06000000 	streq	r0, [r0], -r0
    9510:	000017d2 	ldrdeq	r1, [r0], -r2
    9514:	01a92c04 			; <UNDEFINED> instruction: 0x01a92c04
    9518:	87070000 	strhi	r0, [r7, -r0]
    951c:	01000009 	tsteq	r0, r9
    9520:	02043004 	andeq	r3, r4, #4
    9524:	79050000 	stmdbvc	r5, {}	; <UNPREDICTABLE>
    9528:	00000003 	andeq	r0, r0, r3
    952c:	000cb105 	andeq	fp, ip, r5, lsl #2
    9530:	11050100 	mrsne	r0, (UNDEF: 21)
    9534:	02000002 	andeq	r0, r0, #2
    9538:	00064f05 	andeq	r4, r6, r5, lsl #30
    953c:	06000300 	streq	r0, [r0], -r0, lsl #6
    9540:	00000988 	andeq	r0, r0, r8, lsl #19
    9544:	01df3704 	bicseq	r3, pc, r4, lsl #14
    9548:	47080000 	strmi	r0, [r8, -r0]
    954c:	0c000018 	stceq	0, cr0, [r0], {24}
    9550:	024c3b04 	subeq	r3, ip, #4, 22	; 0x1000
    9554:	bd090000 	stclt	0, cr0, [r9, #-0]
    9558:	04000015 	streq	r0, [r0], #-21
    955c:	00004c53 	andeq	r4, r0, r3, asr ip
    9560:	93090000 	movwls	r0, #36864	; 0x9000
    9564:	04000019 	streq	r0, [r0], #-25
    9568:	00004c54 	andeq	r4, r0, r4, asr ip
    956c:	46090200 	strmi	r0, [r9], -r0, lsl #4
    9570:	04000037 	streq	r0, [r0], #-55	; 0x37
    9574:	00004c55 	andeq	r4, r0, r5, asr ip
    9578:	b6090400 	strlt	r0, [r9], -r0, lsl #8
    957c:	04000018 	streq	r0, [r0], #-24
    9580:	00025b56 	andeq	r5, r2, r6, asr fp
    9584:	0b000800 	bleq	b58c <__Stack_Size+0xb18c>
    9588:	000001ce 	andeq	r0, r0, lr, asr #3
    958c:	0000025b 	andeq	r0, r0, fp, asr r2
    9590:	00004c0c 	andeq	r4, r0, ip, lsl #24
    9594:	040a0000 	streq	r0, [sl], #-0
    9598:	0000024c 	andeq	r0, r0, ip, asr #4
    959c:	00184806 	andseq	r4, r8, r6, lsl #16
    95a0:	0f570400 	svceq	0x00570400
    95a4:	08000002 	stmdaeq	r0, {r1}
    95a8:	0000188d 	andeq	r1, r0, sp, lsl #17
    95ac:	915b0402 	cmpls	fp, r2, lsl #8
    95b0:	09000002 	stmdbeq	r0, {r1}
    95b4:	000016b5 			; <UNDEFINED> instruction: 0x000016b5
    95b8:	005e5d04 	subseq	r5, lr, r4, lsl #26
    95bc:	09000000 	stmdbeq	r0, {}	; <UNPREDICTABLE>
    95c0:	000017e1 	andeq	r1, r0, r1, ror #15
    95c4:	005e5e04 	subseq	r5, lr, r4, lsl #28
    95c8:	00010000 	andeq	r0, r1, r0
    95cc:	00188e06 	andseq	r8, r8, r6, lsl #28
    95d0:	6c600400 	cfstrdvs	mvd0, [r0], #-0
    95d4:	0d000002 	stceq	0, cr0, [r0, #-8]
    95d8:	02005742 	andeq	r5, r0, #17301504	; 0x1080000
    95dc:	02c06504 	sbceq	r6, r0, #4, 10	; 0x1000000
    95e0:	620e0000 	andvs	r0, lr, #0
    95e4:	04003162 	streq	r3, [r0], #-354	; 0x162
    95e8:	00005e67 	andeq	r5, r0, r7, ror #28
    95ec:	620e0000 	andvs	r0, lr, #0
    95f0:	04003062 	streq	r3, [r0], #-98	; 0x62
    95f4:	00005e68 	andeq	r5, r0, r8, ror #28
    95f8:	0f000100 	svceq	0x00000100
    95fc:	dc620402 	cfstrdle	mvd0, [r2], #-8
    9600:	10000002 	andne	r0, r0, r2
    9604:	64040077 	strvs	r0, [r4], #-119	; 0x77
    9608:	0000004c 	andeq	r0, r0, ip, asr #32
    960c:	00776210 	rsbseq	r6, r7, r0, lsl r2
    9610:	029c6a04 	addseq	r6, ip, #4, 20	; 0x4000
    9614:	06000000 	streq	r0, [r0], -r0
    9618:	00001a08 	andeq	r1, r0, r8, lsl #20
    961c:	02c06b04 	sbceq	r6, r0, #4, 22	; 0x1000
    9620:	3a080000 	bcc	209628 <__Stack_Size+0x209228>
    9624:	1c000015 	stcne	0, cr0, [r0], {21}
    9628:	03786d04 	cmneq	r8, #4, 26	; 0x100
    962c:	f6090000 			; <UNDEFINED> instruction: 0xf6090000
    9630:	04000018 	streq	r0, [r0], #-24
    9634:	00005e6f 	andeq	r5, r0, pc, ror #28
    9638:	a9090000 	stmdbge	r9, {}	; <UNPREDICTABLE>
    963c:	04000014 	streq	r0, [r0], #-20
    9640:	00005e70 	andeq	r5, r0, r0, ror lr
    9644:	85090100 	strhi	r0, [r9, #-256]	; 0x100
    9648:	04000016 	streq	r0, [r0], #-22
    964c:	0002dc71 	andeq	sp, r2, r1, ror ip
    9650:	60090200 	andvs	r0, r9, r0, lsl #4
    9654:	04000015 	streq	r0, [r0], #-21
    9658:	0002dc72 	andeq	sp, r2, r2, ror ip
    965c:	65090400 	strvs	r0, [r9, #-1024]	; 0x400
    9660:	04000017 	streq	r0, [r0], #-23
    9664:	0002dc73 	andeq	sp, r2, r3, ror ip
    9668:	95090600 	strls	r0, [r9, #-1536]	; 0x600
    966c:	04000018 	streq	r0, [r0], #-24
    9670:	00005e75 	andeq	r5, r0, r5, ror lr
    9674:	83090800 	movwhi	r0, #38912	; 0x9800
    9678:	04000019 	streq	r0, [r0], #-25
    967c:	00005e76 	andeq	r5, r0, r6, ror lr
    9680:	71090900 	tstvc	r9, r0, lsl #18
    9684:	04000017 	streq	r0, [r0], #-23
    9688:	00005e77 	andeq	r5, r0, r7, ror lr
    968c:	bf090a00 	svclt	0x00090a00
    9690:	04000017 	streq	r0, [r0], #-23
    9694:	00005e78 	andeq	r5, r0, r8, ror lr
    9698:	2e090b00 	vmlacs.f64	d0, d9, d0
    969c:	04000018 	streq	r0, [r0], #-24
    96a0:	00005e79 	andeq	r5, r0, r9, ror lr
    96a4:	67090c00 	strvs	r0, [r9, -r0, lsl #24]
    96a8:	04000019 	streq	r0, [r0], #-25
    96ac:	0002617c 	andeq	r6, r2, ip, ror r1
    96b0:	06001000 	streq	r1, [r0], -r0
    96b4:	0000153b 	andeq	r1, r0, fp, lsr r5
    96b8:	02e77d04 	rsceq	r7, r7, #4, 26	; 0x100
    96bc:	e2080000 	and	r0, r8, #0
    96c0:	30000013 	andcc	r0, r0, r3, lsl r0
    96c4:	04207f04 	strteq	r7, [r0], #-3844	; 0xf04
    96c8:	65090000 	strvs	r0, [r9, #-0]
    96cc:	04000029 	streq	r0, [r0], #-41	; 0x29
    96d0:	00042181 	andeq	r2, r4, r1, lsl #3
    96d4:	d5090000 	strle	r0, [r9, #-0]
    96d8:	04000016 	streq	r0, [r0], #-22
    96dc:	00042182 	andeq	r2, r4, r2, lsl #3
    96e0:	90090400 	andls	r0, r9, r0, lsl #8
    96e4:	04000014 	streq	r0, [r0], #-20
    96e8:	00042185 	andeq	r2, r4, r5, lsl #3
    96ec:	3b090800 	blcc	24b6f4 <__Stack_Size+0x24b2f4>
    96f0:	04000014 	streq	r0, [r0], #-20
    96f4:	00042186 	andeq	r2, r4, r6, lsl #3
    96f8:	63090c00 	movwvs	r0, #39936	; 0x9c00
    96fc:	04000014 	streq	r0, [r0], #-20
    9700:	00043698 	muleq	r4, r8, r6
    9704:	06091000 	streq	r1, [r9], -r0
    9708:	04000014 	streq	r0, [r0], #-20
    970c:	000436a3 	andeq	r3, r4, r3, lsr #13
    9710:	74091400 	strvc	r1, [r9], #-1024	; 0x400
    9714:	04000014 	streq	r0, [r0], #-20
    9718:	000450ad 	andeq	r5, r4, sp, lsr #1
    971c:	a1091800 	tstge	r9, r0, lsl #16
    9720:	04000016 	streq	r0, [r0], #-22
    9724:	00025baf 	andeq	r5, r2, pc, lsr #23
    9728:	e4091c00 	str	r1, [r9], #-3072	; 0xc00
    972c:	04000019 	streq	r0, [r0], #-25
    9730:	00025bb0 			; <UNDEFINED> instruction: 0x00025bb0
    9734:	e2092000 	and	r2, r9, #0
    9738:	04000018 	streq	r0, [r0], #-24
    973c:	00025bb1 			; <UNDEFINED> instruction: 0x00025bb1
    9740:	ef092400 	svc	0x00092400
    9744:	04000013 	streq	r0, [r0], #-19
    9748:	000456b5 			; <UNDEFINED> instruction: 0x000456b5
    974c:	43092800 	movwmi	r2, #38912	; 0x9800
    9750:	04000037 	streq	r0, [r0], #-55	; 0x37
    9754:	00005eb7 			; <UNDEFINED> instruction: 0x00005eb7
    9758:	11002c00 	tstne	r0, r0, lsl #24
    975c:	0420040a 	strteq	r0, [r0], #-1034	; 0x40a
    9760:	040b0000 	streq	r0, [fp], #-0
    9764:	36000002 	strcc	r0, [r0], -r2
    9768:	0c000004 	stceq	0, cr0, [r0], {4}
    976c:	0000005e 	andeq	r0, r0, lr, asr r0
    9770:	27040a00 	strcs	r0, [r4, -r0, lsl #20]
    9774:	0b000004 	bleq	978c <__Stack_Size+0x938c>
    9778:	00000204 	andeq	r0, r0, r4, lsl #4
    977c:	00000450 	andeq	r0, r0, r0, asr r4
    9780:	00005e0c 	andeq	r5, r0, ip, lsl #28
    9784:	005e0c00 	subseq	r0, lr, r0, lsl #24
    9788:	0a000000 	beq	9790 <__Stack_Size+0x9390>
    978c:	00043c04 	andeq	r3, r4, r4, lsl #24
    9790:	06041200 	streq	r1, [r4], -r0, lsl #4
    9794:	000013e3 	andeq	r1, r0, r3, ror #7
    9798:	0383b904 	orreq	fp, r3, #4, 18	; 0x10000
    979c:	fb080000 	blx	2097a6 <__Stack_Size+0x2093a6>
    97a0:	24000014 	strcs	r0, [r0], #-20
    97a4:	04dcbb04 	ldrbeq	fp, [ip], #2820	; 0xb04
    97a8:	fd090000 	stc2	0, cr0, [r9, #-0]
    97ac:	04000017 	streq	r0, [r0], #-23
    97b0:	000421bd 			; <UNDEFINED> instruction: 0x000421bd
    97b4:	f9090000 			; <UNDEFINED> instruction: 0xf9090000
    97b8:	04000016 	streq	r0, [r0], #-22
    97bc:	000421be 			; <UNDEFINED> instruction: 0x000421be
    97c0:	5d090400 	cfstrspl	mvf0, [r9, #-0]
    97c4:	04000016 	streq	r0, [r0], #-22
    97c8:	000421bf 			; <UNDEFINED> instruction: 0x000421bf
    97cc:	0f090800 	svceq	0x00090800
    97d0:	04000017 	streq	r0, [r0], #-23
    97d4:	000421c0 	andeq	r2, r4, r0, asr #3
    97d8:	13090c00 	movwne	r0, #39936	; 0x9c00
    97dc:	04000015 	streq	r0, [r0], #-21
    97e0:	000421c1 	andeq	r2, r4, r1, asr #3
    97e4:	bf091000 	svclt	0x00091000
    97e8:	04000018 	streq	r0, [r0], #-24
    97ec:	000421c2 	andeq	r2, r4, r2, asr #3
    97f0:	9f091400 	svcls	0x00091400
    97f4:	04000019 	streq	r0, [r0], #-25
    97f8:	000421c3 	andeq	r2, r4, r3, asr #3
    97fc:	a7091800 	strge	r1, [r9, -r0, lsl #16]
    9800:	04000015 	streq	r0, [r0], #-21
    9804:	000421c4 	andeq	r2, r4, r4, asr #3
    9808:	6f091c00 	svcvs	0x00091c00
    980c:	04000016 	streq	r0, [r0], #-22
    9810:	000421c5 	andeq	r2, r4, r5, asr #3
    9814:	06002000 	streq	r2, [r0], -r0
    9818:	000014fc 	strdeq	r1, [r0], -ip
    981c:	0463c704 	strbteq	ip, [r3], #-1796	; 0x704
    9820:	a7130000 	ldrge	r0, [r3, -r0]
    9824:	01000038 	tsteq	r0, r8, lsr r0
    9828:	00020480 	andeq	r0, r2, r0, lsl #9
    982c:	05020100 	streq	r0, [r2, #-256]	; 0x100
    9830:	52140000 	andspl	r0, r4, #0
    9834:	82010065 	andhi	r0, r1, #101	; 0x65
    9838:	00000204 	andeq	r0, r0, r4, lsl #4
    983c:	362e1500 	strtcc	r1, [lr], -r0, lsl #10
    9840:	3d010000 	stccc	0, cr0, [r1, #-0]
    9844:	000001ce 	andeq	r0, r0, lr, asr #3
    9848:	08001a4c 	stmdaeq	r0, {r2, r3, r6, r9, fp, ip}
    984c:	00000024 	andeq	r0, r0, r4, lsr #32
    9850:	052b9c01 	streq	r9, [fp, #-3073]!	; 0xc01
    9854:	32160000 	andscc	r0, r6, #0
    9858:	0100003d 	tsteq	r0, sp, lsr r0
    985c:	00004c3d 	andeq	r4, r0, sp, lsr ip
    9860:	0049c800 	subeq	ip, r9, r0, lsl #16
    9864:	07150000 	ldreq	r0, [r5, -r0]
    9868:	01000038 	tsteq	r0, r8, lsr r0
    986c:	0001ce6b 	andeq	ip, r1, fp, ror #28
    9870:	001a7000 	andseq	r7, sl, r0
    9874:	00002408 	andeq	r2, r0, r8, lsl #8
    9878:	549c0100 	ldrpl	r0, [ip], #256	; 0x100
    987c:	16000005 	strne	r0, [r0], -r5
    9880:	00003d32 	andeq	r3, r0, r2, lsr sp
    9884:	004c6b01 	subeq	r6, ip, r1, lsl #22
    9888:	49e90000 	stmibmi	r9!, {}^	; <UNPREDICTABLE>
    988c:	15000000 	strne	r0, [r0, #-0]
    9890:	00003977 	andeq	r3, r0, r7, ror r9
    9894:	01cea301 	biceq	sl, lr, r1, lsl #6
    9898:	1a940000 	bne	fe5098a0 <SCS_BASE+0x1e4fb8a0>
    989c:	00900800 	addseq	r0, r0, r0, lsl #16
    98a0:	9c010000 	stcls	0, cr0, [r1], {-0}
    98a4:	000005c2 	andeq	r0, r0, r2, asr #11
    98a8:	003d3216 	eorseq	r3, sp, r6, lsl r2
    98ac:	4ca30100 	stfmis	f0, [r3]
    98b0:	0a000000 	beq	98b8 <__Stack_Size+0x94b8>
    98b4:	1700004a 	strne	r0, [r0, -sl, asr #32]
    98b8:	08001ab4 	stmdaeq	r0, {r2, r4, r5, r7, r9, fp, ip}
    98bc:	0000001c 	andeq	r0, r0, ip, lsl r0
    98c0:	00000599 	muleq	r0, r9, r5
    98c4:	00198b18 	andseq	r8, r9, r8, lsl fp
    98c8:	5eb10100 	frdpls	f0, f1, f0
    98cc:	2b000000 	blcs	98d4 <__Stack_Size+0x94d4>
    98d0:	0000004a 	andeq	r0, r0, sl, asr #32
    98d4:	001ad819 	andseq	sp, sl, r9, lsl r8
    98d8:	00003008 	andeq	r3, r0, r8
    98dc:	381d1800 	ldmdacc	sp, {fp, ip}
    98e0:	cf010000 	svcgt	0x00010000
    98e4:	0000005e 	andeq	r0, r0, lr, asr r0
    98e8:	00004a4a 	andeq	r4, r0, sl, asr #20
    98ec:	00370318 	eorseq	r0, r7, r8, lsl r3
    98f0:	5ed00100 	cdppl	1, 13, cr0, cr0, cr0, {0}
    98f4:	7b000000 	blvc	98fc <__Stack_Size+0x94fc>
    98f8:	0000004a 	andeq	r0, r0, sl, asr #32
    98fc:	384f1a00 	stmdacc	pc, {r9, fp, ip}^	; <UNPREDICTABLE>
    9900:	f4010000 	vst4.8	{d0-d3}, [r1], r0
    9904:	001b2401 	andseq	r2, fp, r1, lsl #8
    9908:	0000ac08 	andeq	sl, r0, r8, lsl #24
    990c:	879c0100 	ldrhi	r0, [ip, r0, lsl #2]
    9910:	1b000006 	blne	9930 <__Stack_Size+0x9530>
    9914:	00003751 	andeq	r3, r0, r1, asr r7
    9918:	8701f601 	strhi	pc, [r1, -r1, lsl #12]
    991c:	99000006 	stmdbls	r0, {r1, r2}
    9920:	1b00004a 	blne	9a50 <__Stack_Size+0x9650>
    9924:	0000370b 	andeq	r3, r0, fp, lsl #14
    9928:	3a01f701 	bcc	87534 <__Stack_Size+0x87134>
    992c:	ae000000 	cdpge	0, 0, cr0, cr0, cr0, {0}
    9930:	1b00004a 	blne	9a60 <__Stack_Size+0x9660>
    9934:	00001895 	muleq	r0, r5, r8
    9938:	3a01f801 	bcc	87944 <__Stack_Size+0x87544>
    993c:	f2000000 	vhadd.s8	d0, d0, d0
    9940:	1b00004a 	blne	9a70 <__Stack_Size+0x9670>
    9944:	00000715 	andeq	r0, r0, r5, lsl r7
    9948:	ce01fa01 	vmlagt.f32	s30, s2, s2
    994c:	3d000001 	stccc	0, cr0, [r0, #-4]
    9950:	1b00004b 	blne	9a84 <__Stack_Size+0x9684>
    9954:	00003d32 	andeq	r3, r0, r2, lsr sp
    9958:	3a01fb01 	bcc	88564 <__Stack_Size+0x88164>
    995c:	5b000000 	blpl	9964 <__Stack_Size+0x9564>
    9960:	1c00004b 	stcne	0, cr0, [r0], {75}	; 0x4b
    9964:	00003880 	andeq	r3, r0, r0, lsl #17
    9968:	b0022f01 	andlt	r2, r2, r1, lsl #30
    996c:	1d08001b 	stcne	0, cr0, [r8, #-108]	; 0xffffff94
    9970:	08001b7c 	stmdaeq	r0, {r2, r3, r4, r5, r6, r8, r9, fp, ip}
    9974:	00000644 	andeq	r0, r0, r4, asr #12
    9978:	0250011e 	subseq	r0, r0, #-2147483641	; 0x80000007
    997c:	1f000074 	svcne	0x00000074
    9980:	08001b84 	stmdaeq	r0, {r2, r7, r8, r9, fp, ip}
    9984:	00000d4b 	andeq	r0, r0, fp, asr #26
    9988:	00000657 	andeq	r0, r0, r7, asr r6
    998c:	0150011e 	cmpeq	r0, lr, lsl r1
    9990:	8e1f0030 	mrchi	0, 0, r0, cr15, cr0, {1}
    9994:	6108001b 	tstvs	r8, fp, lsl r0
    9998:	7100000d 	tstvc	r0, sp
    999c:	1e000006 	cdpne	0, 0, cr0, cr0, cr6, {0}
    99a0:	74025201 	strvc	r5, [r2], #-513	; 0x201
    99a4:	50011e00 	andpl	r1, r1, r0, lsl #28
    99a8:	00007902 	andeq	r7, r0, r2, lsl #18
    99ac:	001b9620 	andseq	r9, fp, r0, lsr #12
    99b0:	000d7c08 	andeq	r7, sp, r8, lsl #24
    99b4:	51011e00 	tstpl	r1, r0, lsl #28
    99b8:	1e007402 	cdpne	4, 0, cr7, cr0, cr2, {0}
    99bc:	30015001 	andcc	r5, r1, r1
    99c0:	040a0000 	streq	r0, [sl], #-0
    99c4:	00000261 	andeq	r0, r0, r1, ror #4
    99c8:	00399521 	eorseq	r9, r9, r1, lsr #10
    99cc:	04520100 	ldrbeq	r0, [r2], #-256	; 0x100
    99d0:	d0000002 	andle	r0, r0, r2
    99d4:	3808001b 	stmdacc	r8, {r0, r1, r3, r4}
    99d8:	01000000 	mrseq	r0, (UNDEF: 0)
    99dc:	04e7229c 	strbteq	r2, [r7], #668	; 0x29c
    99e0:	1c080000 	stcne	0, cr0, [r8], {-0}
    99e4:	00480800 	subeq	r0, r8, r0, lsl #16
    99e8:	9c010000 	stcls	0, cr0, [r1], {-0}
    99ec:	000006ce 	andeq	r0, r0, lr, asr #13
    99f0:	0004f723 	andeq	pc, r4, r3, lsr #14
    99f4:	004be000 	subeq	lr, fp, r0
    99f8:	1c2a1900 	stcne	9, cr1, [sl], #-0
    99fc:	00160800 	andseq	r0, r6, r0, lsl #16
    9a00:	f7240000 			; <UNDEFINED> instruction: 0xf7240000
    9a04:	00000004 	andeq	r0, r0, r4
    9a08:	35e31500 	strbcc	r1, [r3, #1280]!	; 0x500
    9a0c:	f5010000 			; <UNDEFINED> instruction: 0xf5010000
    9a10:	00000204 	andeq	r0, r0, r4, lsl #4
    9a14:	08001c50 	stmdaeq	r0, {r4, r6, sl, fp, ip}
    9a18:	000000d8 	ldrdeq	r0, [r0], -r8
    9a1c:	07aa9c01 	streq	r9, [sl, r1, lsl #24]!
    9a20:	14180000 	ldrne	r0, [r8], #-0
    9a24:	01000036 	tsteq	r0, r6, lsr r0
    9a28:	00003af7 	strdeq	r3, [r0], -r7
    9a2c:	004bfe00 	subeq	pc, fp, r0, lsl #28
    9a30:	26ad1800 	strtcs	r1, [sp], r0, lsl #16
    9a34:	f8010000 			; <UNDEFINED> instruction: 0xf8010000
    9a38:	0000003a 	andeq	r0, r0, sl, lsr r0
    9a3c:	00004c36 	andeq	r4, r0, r6, lsr ip
    9a40:	001c6c19 	andseq	r6, ip, r9, lsl ip
    9a44:	0000a808 	andeq	sl, r0, r8, lsl #16
    9a48:	394e2500 	stmdbcc	lr, {r8, sl, sp}^
    9a4c:	02010000 	andeq	r0, r1, #0
    9a50:	0007aa01 	andeq	sl, r7, r1, lsl #20
    9a54:	381d1b00 	ldmdacc	sp, {r8, r9, fp, ip}
    9a58:	03010000 	movweq	r0, #4096	; 0x1000
    9a5c:	00003a01 	andeq	r3, r0, r1, lsl #20
    9a60:	004c4900 	subeq	r4, ip, r0, lsl #18
    9a64:	37031b00 	strcc	r1, [r3, -r0, lsl #22]
    9a68:	04010000 	streq	r0, [r1], #-0
    9a6c:	00003a01 	andeq	r3, r0, r1, lsl #20
    9a70:	004c8300 	subeq	r8, ip, r0, lsl #6
    9a74:	45722600 	ldrbmi	r2, [r2, #-1536]!	; 0x600
    9a78:	05010050 	streq	r0, [r1, #-80]	; 0x50
    9a7c:	00003a01 	andeq	r3, r0, r1, lsl #20
    9a80:	004c4900 	subeq	r4, ip, r0, lsl #18
    9a84:	1cee1700 	stclne	7, cr1, [lr]
    9a88:	001a0800 	andseq	r0, sl, r0, lsl #16
    9a8c:	07680000 	strbeq	r0, [r8, -r0]!
    9a90:	681b0000 	ldmdavs	fp, {}	; <UNPREDICTABLE>
    9a94:	01000038 	tsteq	r0, r8, lsr r0
    9a98:	004c013f 	subeq	r0, ip, pc, lsr r1
    9a9c:	4cbb0000 	ldcmi	0, cr0, [fp]
    9aa0:	1f000000 	svcne	0x00000000
    9aa4:	08001cc8 	stmdaeq	r0, {r3, r6, r7, sl, fp, ip}
    9aa8:	00000d93 	muleq	r0, r3, sp
    9aac:	0000077c 	andeq	r0, r0, ip, ror r7
    9ab0:	0250011e 	subseq	r0, r0, #-2147483641	; 0x80000007
    9ab4:	1f000074 	svcne	0x00000074
    9ab8:	08001cd0 	stmdaeq	r0, {r4, r6, r7, sl, fp, ip}
    9abc:	00000da5 	andeq	r0, r0, r5, lsr #27
    9ac0:	00000796 	muleq	r0, r6, r7
    9ac4:	0251011e 	subseq	r0, r1, #-2147483641	; 0x80000007
    9ac8:	011e3008 	tsteq	lr, r8
    9acc:	00740250 	rsbseq	r0, r4, r0, asr r2
    9ad0:	1ce82700 	stclne	7, cr2, [r8]
    9ad4:	0dbc0800 	ldceq	8, cr0, [ip]
    9ad8:	ee270000 	cdp	0, 2, cr0, cr7, cr0, {0}
    9adc:	d308001c 	movwle	r0, #32796	; 0x801c
    9ae0:	0000000d 	andeq	r0, r0, sp
    9ae4:	91040a00 	tstls	r4, r0, lsl #20
    9ae8:	28000002 	stmdacs	r0, {r1}
    9aec:	00003764 	andeq	r3, r0, r4, ror #14
    9af0:	04015201 	streq	r5, [r1], #-513	; 0x201
    9af4:	28000002 	stmdacs	r0, {r1}
    9af8:	8c08001d 	stchi	0, cr0, [r8], {29}
    9afc:	01000000 	mrseq	r0, (UNDEF: 0)
    9b00:	0008379c 	muleq	r8, ip, r7
    9b04:	37031b00 	strcc	r1, [r3, -r0, lsl #22]
    9b08:	54010000 	strpl	r0, [r1], #-0
    9b0c:	00003a01 	andeq	r3, r0, r1, lsl #20
    9b10:	004ce900 	subeq	lr, ip, r0, lsl #18
    9b14:	381d1b00 	ldmdacc	sp, {r8, r9, fp, ip}
    9b18:	55010000 	strpl	r0, [r1, #-0]
    9b1c:	00003a01 	andeq	r3, r0, r1, lsl #20
    9b20:	004d2300 	subeq	r2, sp, r0, lsl #6
    9b24:	45722600 	ldrbmi	r2, [r2, #-1536]!	; 0x600
    9b28:	56010050 			; <UNDEFINED> instruction: 0x56010050
    9b2c:	00003a01 	andeq	r3, r0, r1, lsl #20
    9b30:	004d2300 	subeq	r2, sp, r0, lsl #6
    9b34:	26ad1b00 	strtcs	r1, [sp], r0, lsl #22
    9b38:	57010000 	strpl	r0, [r1, -r0]
    9b3c:	00003a01 	andeq	r3, r0, r1, lsl #20
    9b40:	004d6e00 	subeq	r6, sp, r0, lsl #28
    9b44:	0c082900 	stceq	9, cr2, [r8], {-0}
    9b48:	08200000 	stmdaeq	r0!, {}	; <UNPREDICTABLE>
    9b4c:	68250000 	stmdavs	r5!, {}	; <UNPREDICTABLE>
    9b50:	01000038 	tsteq	r0, r8, lsr r0
    9b54:	004c0173 	subeq	r0, ip, r3, ror r1
    9b58:	2a000000 	bcs	9b60 <__Stack_Size+0x9760>
    9b5c:	00000c38 	andeq	r0, r0, r8, lsr ip
    9b60:	0038681b 	eorseq	r6, r8, fp, lsl r8
    9b64:	01790100 	cmneq	r9, r0, lsl #2
    9b68:	0000004c 	andeq	r0, r0, ip, asr #32
    9b6c:	00004d81 	andeq	r4, r0, r1, lsl #27
    9b70:	c82b0000 	stmdagt	fp!, {}	; <UNPREDICTABLE>
    9b74:	01000038 	tsteq	r0, r8, lsr r0
    9b78:	02040188 	andeq	r0, r4, #136, 2	; 0x22
    9b7c:	1db40000 	ldcne	0, cr0, [r4]
    9b80:	00240800 	eoreq	r0, r4, r0, lsl #16
    9b84:	9c010000 	stcls	0, cr0, [r1], {-0}
    9b88:	0016192c 	andseq	r1, r6, ip, lsr #18
    9b8c:	01a20100 			; <UNDEFINED> instruction: 0x01a20100
    9b90:	000001ce 	andeq	r0, r0, lr, asr #3
    9b94:	08001dd8 	stmdaeq	r0, {r3, r4, r6, r7, r8, sl, fp, ip}
    9b98:	0000001c 	andeq	r0, r0, ip, lsl r0
    9b9c:	08949c01 	ldmeq	r4, {r0, sl, fp, ip, pc}
    9ba0:	322d0000 	eorcc	r0, sp, #0
    9ba4:	0100003d 	tsteq	r0, sp, lsr r0
    9ba8:	004c01a2 	subeq	r0, ip, r2, lsr #3
    9bac:	4d9a0000 	ldcmi	0, cr0, [sl]
    9bb0:	022e0000 	eoreq	r0, lr, #0
    9bb4:	01000039 	tsteq	r0, r9, lsr r0
    9bb8:	089401a2 	ldmeq	r4, {r1, r5, r7, r8}
    9bbc:	51010000 	mrspl	r0, (UNDEF: 1)
    9bc0:	0019972f 	andseq	r9, r9, pc, lsr #14
    9bc4:	01a40100 			; <UNDEFINED> instruction: 0x01a40100
    9bc8:	0000003a 	andeq	r0, r0, sl, lsr r0
    9bcc:	0a005201 	beq	1e3d8 <__Stack_Size+0x1dfd8>
    9bd0:	0001d404 	andeq	sp, r1, r4, lsl #8
    9bd4:	37802c00 	strcc	r2, [r0, r0, lsl #24]
    9bd8:	f6010000 			; <UNDEFINED> instruction: 0xf6010000
    9bdc:	00005e03 	andeq	r5, r0, r3, lsl #28
    9be0:	001df400 	andseq	pc, sp, r0, lsl #8
    9be4:	00004408 	andeq	r4, r0, r8, lsl #8
    9be8:	c49c0100 	ldrgt	r0, [ip], #256	; 0x100
    9bec:	20000008 	andcs	r0, r0, r8
    9bf0:	08001e02 	stmdaeq	r0, {r1, r9, sl, fp, ip}
    9bf4:	00000dbc 			; <UNDEFINED> instruction: 0x00000dbc
    9bf8:	0150011e 	cmpeq	r0, lr, lsl r1
    9bfc:	30000030 	andcc	r0, r0, r0, lsr r0
    9c00:	0000371d 	andeq	r3, r0, sp, lsl r7
    9c04:	01023a01 	tsteq	r2, r1, lsl #20
    9c08:	000008fe 	strdeq	r0, [r0], -lr
    9c0c:	00392725 	eorseq	r2, r9, r5, lsr #14
    9c10:	023c0100 	eorseq	r0, ip, #0, 2
    9c14:	00000204 	andeq	r0, r0, r4, lsl #4
    9c18:	00175b25 	andseq	r5, r7, r5, lsr #22
    9c1c:	023d0100 	eorseq	r0, sp, #0, 2
    9c20:	0000003a 	andeq	r0, r0, sl, lsr r0
    9c24:	00189525 	andseq	r9, r8, r5, lsr #10
    9c28:	023e0100 	eorseq	r0, lr, #0, 2
    9c2c:	0000003a 	andeq	r0, r0, sl, lsr r0
    9c30:	00371831 	eorseq	r1, r7, r1, lsr r8
    9c34:	02ae0100 	adceq	r0, lr, #0, 2
    9c38:	371f3000 	ldrcc	r3, [pc, -r0]
    9c3c:	ba010000 	blt	49c44 <__Stack_Size+0x49844>
    9c40:	09800102 	stmibeq	r0, {r1, r8}
    9c44:	78250000 	stmdavc	r5!, {}	; <UNPREDICTABLE>
    9c48:	01000018 	tsteq	r0, r8, lsl r0
    9c4c:	025b02bc 	subseq	r0, fp, #188, 4	; 0xc000000b
    9c50:	27250000 	strcs	r0, [r5, -r0]!
    9c54:	01000039 	tsteq	r0, r9, lsr r0
    9c58:	020402bd 	andeq	r0, r4, #-805306357	; 0xd000000b
    9c5c:	bd250000 	stclt	0, cr0, [r5, #-0]
    9c60:	01000038 	tsteq	r0, r8, lsr r0
    9c64:	003a02be 	ldrhteq	r0, [sl], -lr
    9c68:	1d250000 	stcne	0, cr0, [r5, #-0]
    9c6c:	01000038 	tsteq	r0, r8, lsr r0
    9c70:	003a02c0 	eorseq	r0, sl, r0, asr #5
    9c74:	5a250000 	bpl	949c7c <__Stack_Size+0x94987c>
    9c78:	01000036 	tsteq	r0, r6, lsr r0
    9c7c:	003a02c0 	eorseq	r0, sl, r0, asr #5
    9c80:	97250000 	strls	r0, [r5, -r0]!
    9c84:	01000019 	tsteq	r0, r9, lsl r0
    9c88:	003a02c1 	eorseq	r0, sl, r1, asr #5
    9c8c:	ad250000 	stcge	0, cr0, [r5, #-0]
    9c90:	01000026 	tsteq	r0, r6, lsr #32
    9c94:	003a02c1 	eorseq	r0, sl, r1, asr #5
    9c98:	71320000 	teqvc	r2, r0
    9c9c:	25000009 	strcs	r0, [r0, #-9]
    9ca0:	000037ab 	andeq	r3, r0, fp, lsr #15
    9ca4:	5e02cd01 	cdppl	13, 0, cr12, cr2, cr1, {0}
    9ca8:	00000000 	andeq	r0, r0, r0
    9cac:	15c12533 	strbne	r2, [r1, #1331]	; 0x533
    9cb0:	46010000 	strmi	r0, [r1], -r0
    9cb4:	00098003 	andeq	r8, r9, r3
    9cb8:	34000000 	strcc	r0, [r0], #-0
    9cbc:	0000003a 	andeq	r0, r0, sl, lsr r0
    9cc0:	00387128 	eorseq	r7, r8, r8, lsr #2
    9cc4:	036d0100 	cmneq	sp, #0, 2
    9cc8:	0000005e 	andeq	r0, r0, lr, asr r0
    9ccc:	08001e38 	stmdaeq	r0, {r3, r4, r5, r9, sl, fp, ip}
    9cd0:	000002dc 	ldrdeq	r0, [r0], -ip
    9cd4:	0b129c01 	bleq	4b0ce0 <__Stack_Size+0x4b08e0>
    9cd8:	04350000 	ldrteq	r0, [r5], #-0
    9cdc:	bd037001 	stclt	0, cr7, [r3, #-4]
    9ce0:	36000009 	strcc	r0, [r0], -r9
    9ce4:	72010062 	andvc	r0, r1, #98	; 0x62
    9ce8:	0001ce03 	andeq	ip, r1, r3, lsl #28
    9cec:	00773600 	rsbseq	r3, r7, r0, lsl #12
    9cf0:	12037301 	andne	r7, r3, #67108864	; 0x4000000
    9cf4:	0000000b 	andeq	r0, r0, fp
    9cf8:	00361d1b 	eorseq	r1, r6, fp, lsl sp
    9cfc:	03740100 	cmneq	r4, #0, 2
    9d00:	0000099f 	muleq	r0, pc, r9	; <UNPREDICTABLE>
    9d04:	00004dbb 			; <UNDEFINED> instruction: 0x00004dbb
    9d08:	0036bd37 	eorseq	fp, r6, r7, lsr sp
    9d0c:	037d0100 	cmneq	sp, #0, 2
    9d10:	0000004c 	andeq	r0, r0, ip, asr #32
    9d14:	08c43801 	stmiaeq	r4, {r0, fp, ip, sp}^
    9d18:	1e8c0000 	cdpne	0, 8, cr0, cr12, cr0, {0}
    9d1c:	00c60800 	sbceq	r0, r6, r0, lsl #16
    9d20:	92010000 	andls	r0, r1, #0
    9d24:	000a5a03 	andeq	r5, sl, r3, lsl #20
    9d28:	1e8c1900 	cdpne	9, 8, cr1, cr12, cr0, {0}
    9d2c:	00c60800 	sbceq	r0, r6, r0, lsl #16
    9d30:	d1230000 	teqle	r3, r0
    9d34:	de000008 	cdple	0, 0, cr0, cr0, cr8, {0}
    9d38:	2300004d 	movwcs	r0, #77	; 0x4d
    9d3c:	000008dd 	ldrdeq	r0, [r0], -sp
    9d40:	00004e87 	andeq	r4, r0, r7, lsl #29
    9d44:	0008e923 	andeq	lr, r8, r3, lsr #18
    9d48:	004e9a00 	subeq	r9, lr, r0, lsl #20
    9d4c:	08f53900 	ldmeq	r5!, {r8, fp, ip, sp}^
    9d50:	1f4c0000 	svcne	0x004c0000
    9d54:	9c270800 	stcls	8, cr0, [r7], #-0
    9d58:	8d08001e 	stchi	0, cr0, [r8, #-120]	; 0xffffff88
    9d5c:	1d000006 	stcne	0, cr0, [r0, #-24]	; 0xffffffe8
    9d60:	08001ed6 	stmdaeq	r0, {r1, r2, r4, r6, r7, r9, sl, fp, ip}
    9d64:	00000a34 	andeq	r0, r0, r4, lsr sl
    9d68:	0250011e 	subseq	r0, r0, #-2147483641	; 0x80000007
    9d6c:	27000074 	smlsdxcs	r0, r4, r0, r0
    9d70:	08001eec 	stmdaeq	r0, {r2, r3, r5, r6, r7, r9, sl, fp, ip}
    9d74:	00000837 	andeq	r0, r0, r7, lsr r8
    9d78:	001f0827 	andseq	r0, pc, r7, lsr #16
    9d7c:	0006ce08 	andeq	ip, r6, r8, lsl #28
    9d80:	1f162700 	svcne	0x00162700
    9d84:	04e70800 	strbteq	r0, [r7], #2048	; 0x800
    9d88:	28270000 	stmdacs	r7!, {}	; <UNPREDICTABLE>
    9d8c:	b008001f 	andlt	r0, r8, pc, lsl r0
    9d90:	00000007 	andeq	r0, r0, r7
    9d94:	08fe3a00 	ldmeq	lr!, {r9, fp, ip, sp}^
    9d98:	1f520000 	svcne	0x00520000
    9d9c:	0c600800 	stcleq	8, cr0, [r0], #-0
    9da0:	97010000 	strls	r0, [r1, -r0]
    9da4:	000af603 	andeq	pc, sl, r3, lsl #12
    9da8:	0c602a00 	stcleq	10, cr2, [r0], #-0
    9dac:	0b230000 	bleq	8c9db4 <__Stack_Size+0x8c99b4>
    9db0:	b9000009 	stmdblt	r0, {r0, r3}
    9db4:	2300004e 	movwcs	r0, #78	; 0x4e
    9db8:	00000917 	andeq	r0, r0, r7, lsl r9
    9dbc:	00004f39 	andeq	r4, r0, r9, lsr pc
    9dc0:	00092323 	andeq	r2, r9, r3, lsr #6
    9dc4:	004f6300 	subeq	r6, pc, r0, lsl #6
    9dc8:	092f2300 	stmdbeq	pc!, {r8, r9, sp}	; <UNPREDICTABLE>
    9dcc:	4f8c0000 	svcmi	0x008c0000
    9dd0:	3b230000 	blcc	8c9dd8 <__Stack_Size+0x8c99d8>
    9dd4:	9f000009 	svcls	0x00000009
    9dd8:	2300004f 	movwcs	r0, #79	; 0x4f
    9ddc:	00000947 	andeq	r0, r0, r7, asr #18
    9de0:	00004fba 			; <UNDEFINED> instruction: 0x00004fba
    9de4:	00095323 	andeq	r5, r9, r3, lsr #6
    9de8:	004fda00 	subeq	sp, pc, r0, lsl #20
    9dec:	1f5c1700 	svcne	0x005c1700
    9df0:	00220800 	eoreq	r0, r2, r0, lsl #16
    9df4:	0ac90000 	beq	ff249dfc <SCS_BASE+0x1f23bdfc>
    9df8:	64230000 	strtvs	r0, [r3], #-0
    9dfc:	ed000009 	stc	0, cr0, [r0, #-36]	; 0xffffffdc
    9e00:	0000004f 	andeq	r0, r0, pc, asr #32
    9e04:	00208217 	eoreq	r8, r0, r7, lsl r2
    9e08:	00005e08 	andeq	r5, r0, r8, lsl #28
    9e0c:	000ae800 	andeq	lr, sl, r0, lsl #16
    9e10:	09723b00 	ldmdbeq	r2!, {r8, r9, fp, ip, sp}^
    9e14:	91020000 	mrsls	r0, (UNDEF: 2)
    9e18:	20de2764 	sbcscs	r2, lr, r4, ror #14
    9e1c:	05c20800 	strbeq	r0, [r2, #2048]	; 0x800
    9e20:	3c000000 	stccc	0, cr0, [r0], {-0}
    9e24:	08002044 	stmdaeq	r0, {r2, r6, sp}
    9e28:	0250011e 	subseq	r0, r0, #-2147483641	; 0x80000007
    9e2c:	00000074 	andeq	r0, r0, r4, ror r0
    9e30:	1e6c2700 	cdpne	7, 6, cr2, cr12, cr0, {0}
    9e34:	0de50800 	stcleq	8, cr0, [r5]
    9e38:	76270000 	strtvc	r0, [r7], -r0
    9e3c:	e508001e 	str	r0, [r8, #-30]
    9e40:	2700000d 	strcs	r0, [r0, -sp]
    9e44:	080020f0 	stmdaeq	r0, {r4, r5, r6, r7, sp}
    9e48:	0000089a 	muleq	r0, sl, r8
    9e4c:	4c040a00 	stcmi	10, cr0, [r4], {-0}
    9e50:	30000000 	andcc	r0, r0, r0
    9e54:	000037ec 	andeq	r3, r0, ip, ror #15
    9e58:	0101b701 	tsteq	r1, r1, lsl #14
    9e5c:	00000b58 	andeq	r0, r0, r8, asr fp
    9e60:	00375125 	eorseq	r5, r7, r5, lsr #2
    9e64:	01b90100 			; <UNDEFINED> instruction: 0x01b90100
    9e68:	00000687 	andeq	r0, r0, r7, lsl #13
    9e6c:	0037c925 	eorseq	ip, r7, r5, lsr #18
    9e70:	01ba0100 			; <UNDEFINED> instruction: 0x01ba0100
    9e74:	0000003a 	andeq	r0, r0, sl, lsr r0
    9e78:	00ad2533 	adceq	r2, sp, r3, lsr r5
    9e7c:	c0010000 	andgt	r0, r1, r0
    9e80:	0001ce01 	andeq	ip, r1, r1, lsl #28
    9e84:	3d322500 	cfldr32cc	mvfx2, [r2, #-0]
    9e88:	c1010000 	mrsgt	r0, (UNDEF: 1)
    9e8c:	00003a01 	andeq	r3, r0, r1, lsl #20
    9e90:	28000000 	stmdacs	r0, {}	; <UNPREDICTABLE>
    9e94:	00003607 	andeq	r3, r0, r7, lsl #12
    9e98:	5e03cb01 	vmlapl.f64	d12, d3, d1
    9e9c:	14000000 	strne	r0, [r0], #-0
    9ea0:	cc080021 	stcgt	0, cr0, [r8], {33}	; 0x21
    9ea4:	01000000 	mrseq	r0, (UNDEF: 0)
    9ea8:	000c2a9c 	muleq	ip, ip, sl
    9eac:	18951b00 	ldmne	r5, {r8, r9, fp, ip}
    9eb0:	cd010000 	stcgt	0, cr0, [r1, #-0]
    9eb4:	00003a03 	andeq	r3, r0, r3, lsl #20
    9eb8:	00500b00 	subseq	r0, r0, r0, lsl #22
    9ebc:	0b183800 	bleq	617ec4 <__Stack_Size+0x617ac4>
    9ec0:	212c0000 	teqcs	ip, r0
    9ec4:	007c0800 	rsbseq	r0, ip, r0, lsl #16
    9ec8:	d6010000 	strle	r0, [r1], -r0
    9ecc:	000c2003 	andeq	r2, ip, r3
    9ed0:	212c1900 	teqcs	ip, r0, lsl #18
    9ed4:	007c0800 	rsbseq	r0, ip, r0, lsl #16
    9ed8:	25230000 	strcs	r0, [r3, #-0]!
    9edc:	5800000b 	stmdapl	r0, {r0, r1, r3}
    9ee0:	23000050 	movwcs	r0, #80	; 0x50
    9ee4:	00000b31 	andeq	r0, r0, r1, lsr fp
    9ee8:	0000506d 	andeq	r5, r0, sp, rrx
    9eec:	00213417 	eoreq	r3, r1, r7, lsl r4
    9ef0:	00002a08 	andeq	r2, r0, r8, lsl #20
    9ef4:	000c0a00 	andeq	r0, ip, r0, lsl #20
    9ef8:	0b3e2300 	bleq	f92b00 <__Stack_Size+0xf92700>
    9efc:	50800000 	addpl	r0, r0, r0
    9f00:	4a230000 	bmi	8c9f08 <__Stack_Size+0x8c9b08>
    9f04:	9e00000b 	cdpls	0, 0, cr0, cr0, cr11, {0}
    9f08:	1d000050 	stcne	0, cr0, [r0, #-320]	; 0xfffffec0
    9f0c:	08002140 	stmdaeq	r0, {r6, r8, sp}
    9f10:	00000be0 	andeq	r0, r0, r0, ror #23
    9f14:	0250011e 	subseq	r0, r0, #-2147483641	; 0x80000007
    9f18:	1f000076 	svcne	0x00000076
    9f1c:	08002154 	stmdaeq	r0, {r2, r4, r6, r8, sp}
    9f20:	00000dfb 	strdeq	r0, [r0], -fp
    9f24:	00000bf3 	strdeq	r0, [r0], -r3
    9f28:	0150011e 	cmpeq	r0, lr, lsl r1
    9f2c:	5e200030 	mcrpl	0, 1, r0, cr0, cr0, {1}
    9f30:	11080021 	tstne	r8, r1, lsr #32
    9f34:	1e00000e 	cdpne	0, 0, cr0, cr0, cr14, {0}
    9f38:	76025201 	strvc	r5, [r2], -r1, lsl #4
    9f3c:	50011e00 	andpl	r1, r1, r0, lsl #28
    9f40:	00007702 	andeq	r7, r0, r2, lsl #14
    9f44:	21722000 	cmncs	r2, r0
    9f48:	0d7c0800 	ldcleq	8, cr0, [ip, #-0]
    9f4c:	011e0000 	tsteq	lr, r0
    9f50:	1e300151 	mrcne	1, 1, r0, cr0, cr1, {2}
    9f54:	30015001 	andcc	r5, r1, r1
    9f58:	3d000000 	stccc	0, cr0, [r0, #-0]
    9f5c:	080021c8 	stmdaeq	r0, {r3, r6, r7, r8, sp}
    9f60:	0000089a 	muleq	r0, sl, r8
    9f64:	16743e00 	ldrbtne	r3, [r4], -r0, lsl #28
    9f68:	22010000 	andcs	r0, r1, #0
    9f6c:	0021e004 	eoreq	lr, r1, r4
    9f70:	00004008 	andeq	r4, r0, r8
    9f74:	6d9c0100 	ldfvss	f0, [ip]
    9f78:	3f00000c 	svccc	0x0000000c
    9f7c:	006c6156 	rsbeq	r6, ip, r6, asr r1
    9f80:	5e042201 	cdppl	2, 0, cr2, cr4, cr1, {0}
    9f84:	ec000000 	stc	0, cr0, [r0], {-0}
    9f88:	40000050 	andmi	r0, r0, r0, asr r0
    9f8c:	27010069 	strcs	r0, [r1, -r9, rrx]
    9f90:	00003a04 	andeq	r3, r0, r4, lsl #20
    9f94:	26520100 	ldrbcs	r0, [r2], -r0, lsl #2
    9f98:	0050456e 	subseq	r4, r0, lr, ror #10
    9f9c:	3a042801 	bcc	113fa8 <__Stack_Size+0x113ba8>
    9fa0:	0d000000 	stceq	0, cr0, [r0, #-0]
    9fa4:	00000051 	andeq	r0, r0, r1, asr r0
    9fa8:	00366328 	eorseq	r6, r6, r8, lsr #6
    9fac:	03a30100 			; <UNDEFINED> instruction: 0x03a30100
    9fb0:	0000005e 	andeq	r0, r0, lr, asr r0
    9fb4:	08002220 	stmdaeq	r0, {r5, r9, sp}
    9fb8:	0000005c 	andeq	r0, r0, ip, asr r0
    9fbc:	0cb39c01 	ldceq	12, cr9, [r3], #4
    9fc0:	951b0000 	ldrls	r0, [fp, #-0]
    9fc4:	01000018 	tsteq	r0, r8, lsl r0
    9fc8:	003a03a5 	eorseq	r0, sl, r5, lsr #7
    9fcc:	51200000 	teqpl	r0, r0
    9fd0:	34270000 	strtcc	r0, [r7], #-0
    9fd4:	c2080022 	andgt	r0, r8, #34	; 0x22
    9fd8:	27000005 	strcs	r0, [r0, -r5]
    9fdc:	08002250 	stmdaeq	r0, {r4, r6, r9, sp}
    9fe0:	00000c2a 	andeq	r0, r0, sl, lsr #24
    9fe4:	00226e3d 	eoreq	r6, r2, sp, lsr lr
    9fe8:	00089a08 	andeq	r9, r8, r8, lsl #20
    9fec:	c1410000 	mrsgt	r0, (UNDEF: 65)
    9ff0:	01000039 	tsteq	r0, r9, lsr r0
    9ff4:	227c043a 	rsbscs	r0, ip, #973078528	; 0x3a000000
    9ff8:	00020800 	andeq	r0, r2, r0, lsl #16
    9ffc:	9c010000 	stcls	0, cr0, [r1], {-0}
    a000:	00141942 	andseq	r1, r4, r2, asr #18
    a004:	58ee0400 	stmiapl	lr!, {sl}^
    a008:	42000004 	andmi	r0, r0, #4
    a00c:	000015f0 	strdeq	r1, [r0], -r0
    a010:	0291f004 	addseq	pc, r1, #4
    a014:	2e420000 	cdpcs	0, 4, cr0, cr2, cr0, {0}
    a018:	04000039 	streq	r0, [r0], #-57	; 0x39
    a01c:	000ce6f4 	strdeq	lr, [ip], -r4
    a020:	004c3400 	subeq	r3, ip, r0, lsl #8
    a024:	8a420000 	bhi	108a02c <__Stack_Size+0x1089c2c>
    a028:	04000039 	streq	r0, [r0], #-57	; 0x39
    a02c:	000ce6f5 	strdeq	lr, [ip], -r5
    a030:	15c94200 	strbne	r4, [r9, #512]	; 0x200
    a034:	22050000 	andcs	r0, r5, #0
    a038:	00000d01 	andeq	r0, r0, r1, lsl #26
    a03c:	0378040a 	cmneq	r8, #167772160	; 0xa000000
    a040:	9e420000 	cdpls	0, 4, cr0, cr2, cr0, {0}
    a044:	05000035 	streq	r0, [r0, #-53]	; 0x35
    a048:	000d1225 	andeq	r1, sp, r5, lsr #4
    a04c:	58040a00 	stmdapl	r4, {r9, fp}
    a050:	42000004 	andmi	r0, r0, #4
    a054:	00003563 	andeq	r3, r0, r3, ror #10
    a058:	0d232a05 	vstmdbeq	r3!, {s4-s8}
    a05c:	040a0000 	streq	r0, [sl], #-0
    a060:	000004dc 	ldrdeq	r0, [r0], -ip
    a064:	0036e943 	eorseq	lr, r6, r3, asr #18
    a068:	dc2b0100 	stfles	f0, [fp], #-0
    a06c:	05000002 	streq	r0, [r0, #-2]
    a070:	00071a03 	andeq	r1, r7, r3, lsl #20
    a074:	373a4320 	ldrcc	r4, [sl, -r0, lsr #6]!
    a078:	2d010000 	stccs	0, cr0, [r1, #-0]
    a07c:	00000084 	andeq	r0, r0, r4, lsl #1
    a080:	01300305 	teqeq	r0, r5, lsl #6
    a084:	dd442000 	stclle	0, cr2, [r4, #-0]
    a088:	06000036 			; <UNDEFINED> instruction: 0x06000036
    a08c:	004c0285 	subeq	r0, ip, r5, lsl #5
    a090:	0d610000 	stcleq	0, cr0, [r1, #-0]
    a094:	5e0c0000 	cdppl	0, 0, cr0, cr12, cr0, {0}
    a098:	00000000 	andeq	r0, r0, r0
    a09c:	001adf45 	andseq	sp, sl, r5, asr #30
    a0a0:	7c190700 	ldcvc	7, cr0, [r9], {-0}
    a0a4:	0c00000d 	stceq	0, cr0, [r0], {13}
    a0a8:	000001ce 	andeq	r0, r0, lr, asr #3
    a0ac:	00004c0c 	andeq	r4, r0, ip, lsl #24
    a0b0:	004c0c00 	subeq	r0, ip, r0, lsl #24
    a0b4:	46000000 	strmi	r0, [r0], -r0
    a0b8:	00001a6f 	andeq	r1, r0, pc, ror #20
    a0bc:	93028806 	movwls	r8, #10246	; 0x2806
    a0c0:	0c00000d 	stceq	0, cr0, [r0], {13}
    a0c4:	0000005e 	andeq	r0, r0, lr, asr r0
    a0c8:	00004c0c 	andeq	r4, r0, ip, lsl #24
    a0cc:	5b460000 	blpl	118a0d4 <__Stack_Size+0x1189cd4>
    a0d0:	06000038 			; <UNDEFINED> instruction: 0x06000038
    a0d4:	0da50280 	sfmeq	f0, 4, [r5, #512]!	; 0x200
    a0d8:	5e0c0000 	cdppl	0, 0, cr0, cr12, cr0, {0}
    a0dc:	00000000 	andeq	r0, r0, r0
    a0e0:	0014c946 	andseq	ip, r4, r6, asr #18
    a0e4:	026c0600 	rsbeq	r0, ip, #0, 12
    a0e8:	00000dbc 			; <UNDEFINED> instruction: 0x00000dbc
    a0ec:	00005e0c 	andeq	r5, r0, ip, lsl #28
    a0f0:	004c0c00 	subeq	r0, ip, r0, lsl #24
    a0f4:	46000000 	strmi	r0, [r0], -r0
    a0f8:	00001a31 	andeq	r1, r0, r1, lsr sl
    a0fc:	d3028906 	movwle	r8, #10502	; 0x2906
    a100:	0c00000d 	stceq	0, cr0, [r0], {13}
    a104:	0000005e 	andeq	r0, r0, lr, asr r0
    a108:	00004c0c 	andeq	r4, r0, ip, lsl #24
    a10c:	bc460000 	marlt	acc0, r0, r6
    a110:	06000037 			; <UNDEFINED> instruction: 0x06000037
    a114:	0de5027f 	sfmeq	f0, 2, [r5, #508]!	; 0x1fc
    a118:	5e0c0000 	cdppl	0, 0, cr0, cr12, cr0, {0}
    a11c:	00000000 	andeq	r0, r0, r0
    a120:	0037b344 	eorseq	fp, r7, r4, asr #6
    a124:	02990600 	addseq	r0, r9, #0, 12
    a128:	0000004c 	andeq	r0, r0, ip, asr #32
    a12c:	00000dfb 	strdeq	r0, [r0], -fp
    a130:	00004c0c 	andeq	r4, r0, ip, lsl #24
    a134:	22440000 	subcs	r0, r4, #0
    a138:	06000036 			; <UNDEFINED> instruction: 0x06000036
    a13c:	004c0286 	subeq	r0, ip, r6, lsl #5
    a140:	0e110000 	cdpeq	0, 1, cr0, cr1, cr0, {0}
    a144:	5e0c0000 	cdppl	0, 0, cr0, cr12, cr0, {0}
    a148:	00000000 	andeq	r0, r0, r0
    a14c:	0038ee47 	eorseq	lr, r8, r7, asr #28
    a150:	0c1a0700 	ldceq	7, cr0, [sl], {-0}
    a154:	000001ce 	andeq	r0, r0, lr, asr #3
    a158:	00004c0c 	andeq	r4, r0, ip, lsl #24
    a15c:	004c0c00 	subeq	r0, ip, r0, lsl #24
    a160:	00000000 	andeq	r0, r0, r0
    a164:	00000177 	andeq	r0, r0, r7, ror r1
    a168:	23820004 	orrcs	r0, r2, #4
    a16c:	01040000 	mrseq	r0, (UNDEF: 4)
    a170:	00000029 	andeq	r0, r0, r9, lsr #32
    a174:	0039fd01 	eorseq	pc, r9, r1, lsl #26
    a178:	0003c200 	andeq	ip, r3, r0, lsl #4
    a17c:	000d0000 	andeq	r0, sp, r0
    a180:	00000000 	andeq	r0, r0, r0
    a184:	002f4100 	eoreq	r4, pc, r0, lsl #2
    a188:	05040200 	streq	r0, [r4, #-512]	; 0x200
    a18c:	00000857 	andeq	r0, r0, r7, asr r8
    a190:	29050202 	stmdbcs	r5, {r1, r9}
    a194:	02000008 	andeq	r0, r0, #8
    a198:	0a100601 	beq	40b9a4 <__Stack_Size+0x40b5a4>
    a19c:	75030000 	strvc	r0, [r3, #-0]
    a1a0:	02003233 	andeq	r3, r0, #805306371	; 0x30000003
    a1a4:	00004527 	andeq	r4, r0, r7, lsr #10
    a1a8:	07040200 	streq	r0, [r4, -r0, lsl #4]
    a1ac:	00000964 	andeq	r0, r0, r4, ror #18
    a1b0:	36317503 	ldrtcc	r7, [r1], -r3, lsl #10
    a1b4:	57280200 	strpl	r0, [r8, -r0, lsl #4]!
    a1b8:	02000000 	andeq	r0, r0, #0
    a1bc:	0c090702 	stceq	7, cr0, [r9], {2}
    a1c0:	75030000 	strvc	r0, [r3, #-0]
    a1c4:	29020038 	stmdbcs	r2, {r3, r4, r5}
    a1c8:	00000068 	andeq	r0, r0, r8, rrx
    a1cc:	0e080102 	adfeqe	f0, f0, f2
    a1d0:	0200000a 	andeq	r0, r0, #10
    a1d4:	095b0704 	ldmdbeq	fp, {r2, r8, r9, sl}^
    a1d8:	04040000 	streq	r0, [r4], #-0
    a1dc:	0000005e 	andeq	r0, r0, lr, asr r0
    a1e0:	001adf05 	andseq	sp, sl, r5, lsl #30
    a1e4:	7e240100 	sufvcs	f0, f4, f0
    a1e8:	30080022 	andcc	r0, r8, r2, lsr #32
    a1ec:	01000000 	mrseq	r0, (UNDEF: 0)
    a1f0:	0001049c 	muleq	r1, ip, r4
    a1f4:	39cd0600 	stmibcc	sp, {r9, sl}^
    a1f8:	24010000 	strcs	r0, [r1], #-0
    a1fc:	00000076 	andeq	r0, r0, r6, ror r0
    a200:	00005166 	andeq	r5, r0, r6, ror #2
    a204:	0039ea06 	eorseq	lr, r9, r6, lsl #20
    a208:	4c240100 	stfmis	f0, [r4], #-0
    a20c:	ab000000 	blge	a214 <__Stack_Size+0x9e14>
    a210:	06000051 			; <UNDEFINED> instruction: 0x06000051
    a214:	000039d6 	ldrdeq	r3, [r0], -r6
    a218:	004c2401 	subeq	r2, ip, r1, lsl #8
    a21c:	51cc0000 	bicpl	r0, ip, r0
    a220:	6e070000 	cdpvs	0, 0, cr0, cr7, cr0, {0}
    a224:	3a260100 	bcc	98a62c <__Stack_Size+0x98a22c>
    a228:	01000000 	mrseq	r0, (UNDEF: 0)
    a22c:	00690852 	rsbeq	r0, r9, r2, asr r8
    a230:	003a2701 	eorseq	r2, sl, r1, lsl #14
    a234:	51ed0000 	mvnpl	r0, r0
    a238:	de090000 	cdple	0, 0, cr0, cr9, cr0, {0}
    a23c:	01000039 	tsteq	r0, r9, lsr r0
    a240:	00003a27 	andeq	r3, r0, r7, lsr #20
    a244:	00524c00 	subseq	r4, r2, r0, lsl #24
    a248:	39e40900 	stmibcc	r4!, {r8, fp}^
    a24c:	27010000 	strcs	r0, [r1, -r0]
    a250:	0000003a 	andeq	r0, r0, sl, lsr r0
    a254:	00005283 	andeq	r5, r0, r3, lsl #5
    a258:	0039f609 	eorseq	pc, r9, r9, lsl #12
    a25c:	04280100 	strteq	r0, [r8], #-256	; 0x100
    a260:	a7000001 	strge	r0, [r0, -r1]
    a264:	00000052 	andeq	r0, r0, r2, asr r0
    a268:	004c0404 	subeq	r0, ip, r4, lsl #8
    a26c:	ee050000 	cdp	0, 0, cr0, cr5, cr0, {0}
    a270:	01000038 	tsteq	r0, r8, lsr r0
    a274:	0022ae3d 	eoreq	sl, r2, sp, lsr lr
    a278:	00002408 	andeq	r2, r0, r8, lsl #8
    a27c:	749c0100 	ldrvc	r0, [ip], #256	; 0x100
    a280:	06000001 	streq	r0, [r0], -r1
    a284:	000039cd 	andeq	r3, r0, sp, asr #19
    a288:	00763d01 	rsbseq	r3, r6, r1, lsl #26
    a28c:	52e20000 	rscpl	r0, r2, #0
    a290:	ea060000 	b	18a298 <__Stack_Size+0x189e98>
    a294:	01000039 	tsteq	r0, r9, lsr r0
    a298:	00004c3d 	andeq	r4, r0, sp, lsr ip
    a29c:	00531900 	subseq	r1, r3, r0, lsl #18
    a2a0:	39d60600 	ldmibcc	r6, {r9, sl}^
    a2a4:	3d010000 	stccc	0, cr0, [r1, #-0]
    a2a8:	0000004c 	andeq	r0, r0, ip, asr #32
    a2ac:	0000533a 	andeq	r5, r0, sl, lsr r3
    a2b0:	01006e07 	tsteq	r0, r7, lsl #28
    a2b4:	00003a3f 	andeq	r3, r0, pc, lsr sl
    a2b8:	08520100 	ldmdaeq	r2, {r8}^
    a2bc:	40010069 	andmi	r0, r1, r9, rrx
    a2c0:	0000003a 	andeq	r0, r0, sl, lsr r0
    a2c4:	0000535b 	andeq	r5, r0, fp, asr r3
    a2c8:	0039f609 	eorseq	pc, r9, r9, lsl #12
    a2cc:	74410100 	strbvc	r0, [r1], #-256	; 0x100
    a2d0:	ba000001 	blt	a2dc <__Stack_Size+0x9edc>
    a2d4:	00000053 	andeq	r0, r0, r3, asr r0
    a2d8:	003a0404 	eorseq	r0, sl, r4, lsl #8
    a2dc:	93000000 	movwls	r0, #0
    a2e0:	0400000c 	streq	r0, [r0], #-12
    a2e4:	00240d00 	eoreq	r0, r4, r0, lsl #26
    a2e8:	29010400 	stmdbcs	r1, {sl}
    a2ec:	01000000 	mrseq	r0, (UNDEF: 0)
    a2f0:	00003b4a 	andeq	r3, r0, sl, asr #22
    a2f4:	000003c2 	andeq	r0, r0, r2, asr #7
    a2f8:	00000dc8 	andeq	r0, r0, r8, asr #27
    a2fc:	00000000 	andeq	r0, r0, r0
    a300:	00002fea 	andeq	r2, r0, sl, ror #31
    a304:	57050402 	strpl	r0, [r5, -r2, lsl #8]
    a308:	02000008 	andeq	r0, r0, #8
    a30c:	08290502 	stmdaeq	r9!, {r1, r8, sl}
    a310:	01020000 	mrseq	r0, (UNDEF: 2)
    a314:	000a1006 	andeq	r1, sl, r6
    a318:	33750300 	cmncc	r5, #0, 6
    a31c:	27020032 	smladxcs	r2, r2, r0, r0
    a320:	00000045 	andeq	r0, r0, r5, asr #32
    a324:	64070402 	strvs	r0, [r7], #-1026	; 0x402
    a328:	03000009 	movweq	r0, #9
    a32c:	00363175 	eorseq	r3, r6, r5, ror r1
    a330:	00572802 	subseq	r2, r7, r2, lsl #16
    a334:	02020000 	andeq	r0, r2, #0
    a338:	000c0907 	andeq	r0, ip, r7, lsl #18
    a33c:	38750300 	ldmdacc	r5!, {r8, r9}^
    a340:	68290200 	stmdavs	r9!, {r9}
    a344:	02000000 	andeq	r0, r0, #0
    a348:	0a0e0801 	beq	38c354 <__Stack_Size+0x38bf54>
    a34c:	04020000 	streq	r0, [r2], #-0
    a350:	00095b07 	andeq	r5, r9, r7, lsl #22
    a354:	3a7d0400 	bcc	1f4b35c <__Stack_Size+0x1f4af5c>
    a358:	03010000 	movweq	r0, #4096	; 0x1000
    a35c:	00009518 	andeq	r9, r0, r8, lsl r5
    a360:	3a170500 	bcc	5cb768 <__Stack_Size+0x5cb368>
    a364:	05000000 	streq	r0, [r0, #-0]
    a368:	00003c16 	andeq	r3, r0, r6, lsl ip
    a36c:	3ab90501 	bcc	fee4b778 <SCS_BASE+0x1ee3d778>
    a370:	00020000 	andeq	r0, r2, r0
    a374:	003a7e06 	eorseq	r7, sl, r6, lsl #28
    a378:	761e0300 	ldrvc	r0, [lr], -r0, lsl #6
    a37c:	07000000 	streq	r0, [r0, -r0]
    a380:	00003cb9 			; <UNDEFINED> instruction: 0x00003cb9
    a384:	004c9c01 	subeq	r9, ip, r1, lsl #24
    a388:	bc010000 	stclt	0, cr0, [r1], {-0}
    a38c:	08000000 	stmdaeq	r0, {}	; <UNPREDICTABLE>
    a390:	00003b92 	muleq	r0, r2, fp
    a394:	005e9c01 	subseq	r9, lr, r1, lsl #24
    a398:	09000000 	stmdbeq	r0, {}	; <UNPREDICTABLE>
    a39c:	00003a8a 	andeq	r3, r0, sl, lsl #21
    a3a0:	00002301 	andeq	r2, r0, r1, lsl #6
    a3a4:	000c0000 	andeq	r0, ip, r0
    a3a8:	9c010000 	stcls	0, cr0, [r1], {-0}
    a3ac:	000000df 	ldrdeq	r0, [r0], -pc	; <UNPREDICTABLE>
    a3b0:	003caf0a 	eorseq	sl, ip, sl, lsl #30
    a3b4:	4c230100 	stfmis	f0, [r3], #-0
    a3b8:	01000000 	mrseq	r0, (UNDEF: 0)
    a3bc:	e60b0050 			; <UNDEFINED> instruction: 0xe60b0050
    a3c0:	0100003a 	tsteq	r0, sl, lsr r0
    a3c4:	00004c2f 	andeq	r4, r0, pc, lsr #24
    a3c8:	00000000 	andeq	r0, r0, r0
    a3cc:	00000c00 	andeq	r0, r0, r0, lsl #24
    a3d0:	099c0100 	ldmibeq	ip, {r8}
    a3d4:	00003a53 	andeq	r3, r0, r3, asr sl
    a3d8:	00003b01 	andeq	r3, r0, r1, lsl #22
    a3dc:	000c0000 	andeq	r0, ip, r0
    a3e0:	9c010000 	stcls	0, cr0, [r1], {-0}
    a3e4:	00000117 	andeq	r0, r0, r7, lsl r1
    a3e8:	003caf0a 	eorseq	sl, ip, sl, lsl #30
    a3ec:	4c3b0100 	ldfmis	f0, [fp], #-0
    a3f0:	01000000 	mrseq	r0, (UNDEF: 0)
    a3f4:	620b0050 	andvs	r0, fp, #80	; 0x50
    a3f8:	0100003c 	tsteq	r0, ip, lsr r0
    a3fc:	00004c47 	andeq	r4, r0, r7, asr #24
    a400:	00000000 	andeq	r0, r0, r0
    a404:	00000c00 	andeq	r0, r0, r0, lsl #24
    a408:	0b9c0100 	bleq	fe70a810 <SCS_BASE+0x1e6fc810>
    a40c:	00003af5 	strdeq	r3, [r0], -r5
    a410:	004c5301 	subeq	r5, ip, r1, lsl #6
    a414:	00000000 	andeq	r0, r0, r0
    a418:	000c0000 	andeq	r0, ip, r0
    a41c:	9c010000 	stcls	0, cr0, [r1], {-0}
    a420:	003b8909 	eorseq	r8, fp, r9, lsl #18
    a424:	005f0100 	subseq	r0, pc, r0, lsl #2
    a428:	0c000000 	stceq	0, cr0, [r0], {-0}
    a42c:	01000000 	mrseq	r0, (UNDEF: 0)
    a430:	0001649c 	muleq	r1, ip, r4
    a434:	3caf0a00 	vstmiacc	pc!, {s0-s-1}
    a438:	5f010000 	svcpl	0x00010000
    a43c:	0000004c 	andeq	r0, r0, ip, asr #32
    a440:	0b005001 	bleq	1e44c <__Stack_Size+0x1e04c>
    a444:	00003b02 	andeq	r3, r0, r2, lsl #22
    a448:	004c6b01 	subeq	r6, ip, r1, lsl #22
    a44c:	00000000 	andeq	r0, r0, r0
    a450:	000c0000 	andeq	r0, ip, r0
    a454:	9c010000 	stcls	0, cr0, [r1], {-0}
    a458:	00165309 	andseq	r5, r6, r9, lsl #6
    a45c:	d4770100 	ldrbtle	r0, [r7], #-256	; 0x100
    a460:	10080022 	andne	r0, r8, r2, lsr #32
    a464:	01000000 	mrseq	r0, (UNDEF: 0)
    a468:	00019c9c 	muleq	r1, ip, ip
    a46c:	3caf0a00 	vstmiacc	pc!, {s0-s-1}
    a470:	77010000 	strvc	r0, [r1, -r0]
    a474:	0000004c 	andeq	r0, r0, ip, asr #32
    a478:	0b005001 	bleq	1e484 <__Stack_Size+0x1e084>
    a47c:	00003a49 	andeq	r3, r0, r9, asr #20
    a480:	004c8301 	subeq	r8, ip, r1, lsl #6
    a484:	00000000 	andeq	r0, r0, r0
    a488:	000c0000 	andeq	r0, ip, r0
    a48c:	9c010000 	stcls	0, cr0, [r1], {-0}
    a490:	003aad09 	eorseq	sl, sl, r9, lsl #26
    a494:	00900100 	addseq	r0, r0, r0, lsl #2
    a498:	0e000000 	cdpeq	0, 0, cr0, cr0, cr0, {0}
    a49c:	01000000 	mrseq	r0, (UNDEF: 0)
    a4a0:	0001e39c 	muleq	r1, ip, r3
    a4a4:	3b920c00 	blcc	fe48d4ac <SCS_BASE+0x1e47f4ac>
    a4a8:	90010000 	andls	r0, r1, r0
    a4ac:	0000005e 	andeq	r0, r0, lr, asr r0
    a4b0:	000053f5 	strdeq	r5, [r0], -r5	; <UNPREDICTABLE>
    a4b4:	003caf0a 	eorseq	sl, ip, sl, lsl #30
    a4b8:	4c900100 	ldfmis	f0, [r0], {0}
    a4bc:	01000000 	mrseq	r0, (UNDEF: 0)
    a4c0:	a00d0051 	andge	r0, sp, r1, asr r0
    a4c4:	00000000 	andeq	r0, r0, r0
    a4c8:	10000000 	andne	r0, r0, r0
    a4cc:	01000000 	mrseq	r0, (UNDEF: 0)
    a4d0:	0002009c 	muleq	r2, ip, r0
    a4d4:	00b00e00 	adcseq	r0, r0, r0, lsl #28
    a4d8:	54160000 	ldrpl	r0, [r6], #-0
    a4dc:	09000000 	stmdbeq	r0, {}	; <UNPREDICTABLE>
    a4e0:	000014d7 	ldrdeq	r1, [r0], -r7
    a4e4:	22e4a901 	rsccs	sl, r4, #16384	; 0x4000
    a4e8:	001c0800 	andseq	r0, ip, r0, lsl #16
    a4ec:	9c010000 	stcls	0, cr0, [r1], {-0}
    a4f0:	00000234 	andeq	r0, r0, r4, lsr r2
    a4f4:	003b920c 	eorseq	r9, fp, ip, lsl #4
    a4f8:	5ea90100 	fdvple	f0, f1, f0
    a4fc:	37000000 	strcc	r0, [r0, -r0]
    a500:	0c000054 	stceq	0, cr0, [r0], {84}	; 0x54
    a504:	00003afc 	strdeq	r3, [r0], -ip
    a508:	004ca901 	subeq	sl, ip, r1, lsl #18
    a50c:	54580000 	ldrbpl	r0, [r8], #-0
    a510:	0f000000 	svceq	0x00000000
    a514:	00003d1c 	andeq	r3, r0, ip, lsl sp
    a518:	004cb501 	subeq	fp, ip, r1, lsl #10
    a51c:	00000000 	andeq	r0, r0, r0
    a520:	00120000 	andseq	r0, r2, r0
    a524:	9c010000 	stcls	0, cr0, [r1], {-0}
    a528:	0000025d 	andeq	r0, r0, sp, asr r2
    a52c:	003b920c 	eorseq	r9, fp, ip, lsl #4
    a530:	5eb50100 	frdpls	f0, f5, f0
    a534:	79000000 	stmdbvc	r0, {}	; <UNPREDICTABLE>
    a538:	00000054 	andeq	r0, r0, r4, asr r0
    a53c:	0014c909 	andseq	ip, r4, r9, lsl #18
    a540:	00c20100 	sbceq	r0, r2, r0, lsl #2
    a544:	32080023 	andcc	r0, r8, #35	; 0x23
    a548:	01000000 	mrseq	r0, (UNDEF: 0)
    a54c:	0002a89c 	muleq	r2, ip, r8
    a550:	3b920c00 	blcc	fe48d558 <SCS_BASE+0x1e47f558>
    a554:	c2010000 	andgt	r0, r1, #0
    a558:	0000005e 	andeq	r0, r0, lr, asr r0
    a55c:	0000549a 	muleq	r0, sl, r4
    a560:	001a7e0a 	andseq	r7, sl, sl, lsl #28
    a564:	4cc20100 	stfmie	f0, [r2], {0}
    a568:	01000000 	mrseq	r0, (UNDEF: 0)
    a56c:	23001051 	movwcs	r1, #81	; 0x51
    a570:	00320800 	eorseq	r0, r2, r0, lsl #16
    a574:	68110000 	ldmdavs	r1, {}	; <UNPREDICTABLE>
    a578:	01000038 	tsteq	r0, r8, lsr r0
    a57c:	00004cc4 	andeq	r4, r0, r4, asr #25
    a580:	0054bb00 	subseq	fp, r4, r0, lsl #22
    a584:	09000000 	stmdbeq	r0, {}	; <UNPREDICTABLE>
    a588:	000016eb 	andeq	r1, r0, fp, ror #13
    a58c:	2332cf01 	teqcs	r2, #1, 30
    a590:	00320800 	eorseq	r0, r2, r0, lsl #16
    a594:	9c010000 	stcls	0, cr0, [r1], {-0}
    a598:	000002f3 	strdeq	r0, [r0], -r3
    a59c:	003b920c 	eorseq	r9, fp, ip, lsl #4
    a5a0:	5ecf0100 	polple	f0, f7, f0
    a5a4:	ce000000 	cdpgt	0, 0, cr0, cr0, cr0, {0}
    a5a8:	0a000054 	beq	a700 <__Stack_Size+0xa300>
    a5ac:	00001a7e 	andeq	r1, r0, lr, ror sl
    a5b0:	004ccf01 	subeq	ip, ip, r1, lsl #30
    a5b4:	51010000 	mrspl	r0, (UNDEF: 1)
    a5b8:	00233210 	eoreq	r3, r3, r0, lsl r2
    a5bc:	00003208 	andeq	r3, r0, r8, lsl #4
    a5c0:	38681100 	stmdacc	r8!, {r8, ip}^
    a5c4:	d1010000 	mrsle	r0, (UNDEF: 1)
    a5c8:	0000004c 	andeq	r0, r0, ip, asr #32
    a5cc:	000054ef 	andeq	r5, r0, pc, ror #9
    a5d0:	9a090000 	bls	24a5d8 <__Stack_Size+0x24a1d8>
    a5d4:	0100003c 	tsteq	r0, ip, lsr r0
    a5d8:	000000dc 	ldrdeq	r0, [r0], -ip
    a5dc:	00002400 	andeq	r2, r0, r0, lsl #8
    a5e0:	499c0100 	ldmibmi	ip, {r8}
    a5e4:	0c000003 	stceq	0, cr0, [r0], {3}
    a5e8:	00003b92 	muleq	r0, r2, fp
    a5ec:	005edc01 	subseq	sp, lr, r1, lsl #24
    a5f0:	55020000 	strpl	r0, [r2, #-0]
    a5f4:	220a0000 	andcs	r0, sl, #0
    a5f8:	0100003c 	tsteq	r0, ip, lsr r0
    a5fc:	00005edc 	ldrdeq	r5, [r0], -ip
    a600:	12510100 	subsne	r0, r1, #0, 2
    a604:	00003a68 	andeq	r3, r0, r8, ror #20
    a608:	004cde01 	subeq	sp, ip, r1, lsl #28
    a60c:	a0130000 	andsge	r0, r3, r0
    a610:	00000000 	andeq	r0, r0, r0
    a614:	18000000 	stmdane	r0, {}	; <UNPREDICTABLE>
    a618:	0100000d 	tsteq	r0, sp
    a61c:	00b00edf 	ldrsbteq	r0, [r0], pc
    a620:	55020000 	strpl	r0, [r2, #-0]
    a624:	00000000 	andeq	r0, r0, r0
    a628:	003b1c0f 	eorseq	r1, fp, pc, lsl #24
    a62c:	4cf10100 	ldfmie	f0, [r1]
    a630:	00000000 	andeq	r0, r0, r0
    a634:	12000000 	andne	r0, r0, #0
    a638:	01000000 	mrseq	r0, (UNDEF: 0)
    a63c:	0003729c 	muleq	r3, ip, r2
    a640:	3b920c00 	blcc	fe48d648 <SCS_BASE+0x1e47f648>
    a644:	f1010000 	setend	le
    a648:	0000005e 	andeq	r0, r0, lr, asr r0
    a64c:	00005523 	andeq	r5, r0, r3, lsr #10
    a650:	3b6a0f00 	blcc	1a8e258 <__Stack_Size+0x1a8de58>
    a654:	fd010000 	stc2	0, cr0, [r1, #-0]
    a658:	0000004c 	andeq	r0, r0, ip, asr #32
    a65c:	00000000 	andeq	r0, r0, r0
    a660:	00000012 	andeq	r0, r0, r2, lsl r0
    a664:	039b9c01 	orrseq	r9, fp, #256	; 0x100
    a668:	920c0000 	andls	r0, ip, #0
    a66c:	0100003b 	tsteq	r0, fp, lsr r0
    a670:	00005efd 	strdeq	r5, [r0], -sp
    a674:	00554400 	subseq	r4, r5, r0, lsl #8
    a678:	f3140000 	vhadd.u16	d0, d4, d0
    a67c:	0100001a 	tsteq	r0, sl, lsl r0
    a680:	23640109 	cmncs	r4, #1073741826	; 0x40000002
    a684:	00260800 	eoreq	r0, r6, r0, lsl #16
    a688:	9c010000 	stcls	0, cr0, [r1], {-0}
    a68c:	000003dc 	ldrdeq	r0, [r0], -ip
    a690:	003b9215 	eorseq	r9, fp, r5, lsl r2
    a694:	01090100 	mrseq	r0, (UNDEF: 25)
    a698:	0000005e 	andeq	r0, r0, lr, asr r0
    a69c:	00005565 	andeq	r5, r0, r5, ror #10
    a6a0:	00236410 	eoreq	r6, r3, r0, lsl r4
    a6a4:	00002608 	andeq	r2, r0, r8, lsl #12
    a6a8:	38681600 	stmdacc	r8!, {r9, sl, ip}^
    a6ac:	0b010000 	bleq	4a6b4 <__Stack_Size+0x4a2b4>
    a6b0:	00004c01 	andeq	r4, r0, r1, lsl #24
    a6b4:	00558600 	subseq	r8, r5, r0, lsl #12
    a6b8:	14000000 	strne	r0, [r0], #-0
    a6bc:	000013c7 	andeq	r1, r0, r7, asr #7
    a6c0:	8a011501 	bhi	4facc <__Stack_Size+0x4f6cc>
    a6c4:	26080023 	strcs	r0, [r8], -r3, lsr #32
    a6c8:	01000000 	mrseq	r0, (UNDEF: 0)
    a6cc:	00041d9c 	muleq	r4, ip, sp
    a6d0:	3b921500 	blcc	fe48fad8 <SCS_BASE+0x1e481ad8>
    a6d4:	15010000 	strne	r0, [r1, #-0]
    a6d8:	00005e01 	andeq	r5, r0, r1, lsl #28
    a6dc:	0055b100 	subseq	fp, r5, r0, lsl #2
    a6e0:	238a1000 	orrcs	r1, sl, #0
    a6e4:	00260800 	eoreq	r0, r6, r0, lsl #16
    a6e8:	68160000 	ldmdavs	r6, {}	; <UNPREDICTABLE>
    a6ec:	01000038 	tsteq	r0, r8, lsr r0
    a6f0:	004c0117 	subeq	r0, ip, r7, lsl r1
    a6f4:	55d20000 	ldrbpl	r0, [r2]
    a6f8:	00000000 	andeq	r0, r0, r0
    a6fc:	003ce314 	eorseq	lr, ip, r4, lsl r3
    a700:	01210100 	teqeq	r1, r0, lsl #2
    a704:	00000000 	andeq	r0, r0, r0
    a708:	00000020 	andeq	r0, r0, r0, lsr #32
    a70c:	04449c01 	strbeq	r9, [r4], #-3073	; 0xc01
    a710:	92150000 	andsls	r0, r5, #0
    a714:	0100003b 	tsteq	r0, fp, lsr r0
    a718:	005e0121 	subseq	r0, lr, r1, lsr #2
    a71c:	56000000 	strpl	r0, [r0], -r0
    a720:	14000000 	strne	r0, [r0], #-0
    a724:	00003ac4 	andeq	r3, r0, r4, asr #21
    a728:	00012d01 	andeq	r2, r1, r1, lsl #26
    a72c:	20000000 	andcs	r0, r0, r0
    a730:	01000000 	mrseq	r0, (UNDEF: 0)
    a734:	00046b9c 	muleq	r4, ip, fp
    a738:	3b921500 	blcc	fe48fb40 <SCS_BASE+0x1e481b40>
    a73c:	2d010000 	stccs	0, cr0, [r1, #-0]
    a740:	00005e01 	andeq	r5, r0, r1, lsl #28
    a744:	00562100 	subseq	r2, r6, r0, lsl #2
    a748:	23140000 	tstcs	r4, #0
    a74c:	01000019 	tsteq	r0, r9, lsl r0
    a750:	23b00138 	movscs	r0, #56, 2
    a754:	00200800 	eoreq	r0, r0, r0, lsl #16
    a758:	9c010000 	stcls	0, cr0, [r1], {-0}
    a75c:	00000492 	muleq	r0, r2, r4
    a760:	003b9215 	eorseq	r9, fp, r5, lsl r2
    a764:	01380100 	teqeq	r8, r0, lsl #2
    a768:	0000005e 	andeq	r0, r0, lr, asr r0
    a76c:	00005642 	andeq	r5, r0, r2, asr #12
    a770:	3c4d1400 	cfstrdcc	mvd1, [sp], {-0}
    a774:	43010000 	movwmi	r0, #4096	; 0x1000
    a778:	00000001 	andeq	r0, r0, r1
    a77c:	00002000 	andeq	r2, r0, r0
    a780:	b99c0100 	ldmiblt	ip, {r8}
    a784:	15000004 	strne	r0, [r0, #-4]
    a788:	00003b92 	muleq	r0, r2, fp
    a78c:	5e014301 	cdppl	3, 0, cr4, cr1, cr1, {0}
    a790:	63000000 	movwvs	r0, #0
    a794:	00000056 	andeq	r0, r0, r6, asr r0
    a798:	003cee14 	eorseq	lr, ip, r4, lsl lr
    a79c:	014e0100 	mrseq	r0, (UNDEF: 94)
    a7a0:	00000000 	andeq	r0, r0, r0
    a7a4:	00000020 	andeq	r0, r0, r0, lsr #32
    a7a8:	04e09c01 	strbteq	r9, [r0], #3073	; 0xc01
    a7ac:	92150000 	andsls	r0, r5, #0
    a7b0:	0100003b 	tsteq	r0, fp, lsr r0
    a7b4:	005e014e 	subseq	r0, lr, lr, asr #2
    a7b8:	56840000 	strpl	r0, [r4], r0
    a7bc:	14000000 	strne	r0, [r0], #-0
    a7c0:	00003a37 	andeq	r3, r0, r7, lsr sl
    a7c4:	00015901 	andeq	r5, r1, r1, lsl #18
    a7c8:	20000000 	andcs	r0, r0, r0
    a7cc:	01000000 	mrseq	r0, (UNDEF: 0)
    a7d0:	0005079c 	muleq	r5, ip, r7
    a7d4:	3b921500 	blcc	fe48fbdc <SCS_BASE+0x1e481bdc>
    a7d8:	59010000 	stmdbpl	r1, {}	; <UNPREDICTABLE>
    a7dc:	00005e01 	andeq	r5, r0, r1, lsl #28
    a7e0:	0056a500 	subseq	sl, r6, r0, lsl #10
    a7e4:	05170000 	ldreq	r0, [r7, #-0]
    a7e8:	0100003c 	tsteq	r0, ip, lsr r0
    a7ec:	004c0164 	subeq	r0, ip, r4, ror #2
    a7f0:	00000000 	andeq	r0, r0, r0
    a7f4:	001a0000 	andseq	r0, sl, r0
    a7f8:	9c010000 	stcls	0, cr0, [r1], {-0}
    a7fc:	00000532 	andeq	r0, r0, r2, lsr r5
    a800:	003b9215 	eorseq	r9, fp, r5, lsl r2
    a804:	01640100 	cmneq	r4, r0, lsl #2
    a808:	0000005e 	andeq	r0, r0, lr, asr r0
    a80c:	000056c6 	andeq	r5, r0, r6, asr #13
    a810:	3bd01700 	blcc	ff410418 <SCS_BASE+0x1f402418>
    a814:	6f010000 	svcvs	0x00010000
    a818:	00004c01 	andeq	r4, r0, r1, lsl #24
    a81c:	00000000 	andeq	r0, r0, r0
    a820:	00001a00 	andeq	r1, r0, r0, lsl #20
    a824:	5d9c0100 	ldfpls	f0, [ip]
    a828:	15000005 	strne	r0, [r0, #-5]
    a82c:	00003b92 	muleq	r0, r2, fp
    a830:	5e016f01 	cdppl	15, 0, cr6, cr1, cr1, {0}
    a834:	e7000000 	str	r0, [r0, -r0]
    a838:	00000056 	andeq	r0, r0, r6, asr r0
    a83c:	003b9914 	eorseq	r9, fp, r4, lsl r9
    a840:	017a0100 	cmneq	sl, r0, lsl #2
    a844:	00000000 	andeq	r0, r0, r0
    a848:	00000018 	andeq	r0, r0, r8, lsl r0
    a84c:	05849c01 	streq	r9, [r4, #3073]	; 0xc01
    a850:	92150000 	andsls	r0, r5, #0
    a854:	0100003b 	tsteq	r0, fp, lsr r0
    a858:	005e017a 	subseq	r0, lr, sl, ror r1
    a85c:	57080000 	strpl	r0, [r8, -r0]
    a860:	14000000 	strne	r0, [r0], #-0
    a864:	00003ad1 	ldrdeq	r3, [r0], -r1
    a868:	00018501 	andeq	r8, r1, r1, lsl #10
    a86c:	1c000000 	stcne	0, cr0, [r0], {-0}
    a870:	01000000 	mrseq	r0, (UNDEF: 0)
    a874:	0005ab9c 	muleq	r5, ip, fp
    a878:	3b921500 	blcc	fe48fc80 <SCS_BASE+0x1e481c80>
    a87c:	85010000 	strhi	r0, [r1, #-0]
    a880:	00005e01 	andeq	r5, r0, r1, lsl #28
    a884:	00572900 	subseq	r2, r7, r0, lsl #18
    a888:	29140000 	ldmdbcs	r4, {}	; <UNPREDICTABLE>
    a88c:	0100003a 	tsteq	r0, sl, lsr r0
    a890:	00000190 	muleq	r0, r0, r1
    a894:	00200000 	eoreq	r0, r0, r0
    a898:	9c010000 	stcls	0, cr0, [r1], {-0}
    a89c:	000005d2 	ldrdeq	r0, [r0], -r2
    a8a0:	003b9215 	eorseq	r9, fp, r5, lsl r2
    a8a4:	01900100 	orrseq	r0, r0, r0, lsl #2
    a8a8:	0000005e 	andeq	r0, r0, lr, asr r0
    a8ac:	0000574a 	andeq	r5, r0, sl, asr #14
    a8b0:	3bb81400 	blcc	fee0f8b8 <SCS_BASE+0x1ee018b8>
    a8b4:	9b010000 	blls	4a8bc <__Stack_Size+0x4a4bc>
    a8b8:	00000001 	andeq	r0, r0, r1
    a8bc:	00002000 	andeq	r2, r0, r0
    a8c0:	f99c0100 			; <UNDEFINED> instruction: 0xf99c0100
    a8c4:	15000005 	strne	r0, [r0, #-5]
    a8c8:	00003b92 	muleq	r0, r2, fp
    a8cc:	5e019b01 	vmlapl.f64	d9, d1, d1
    a8d0:	6b000000 	blvs	a8d8 <__Stack_Size+0xa4d8>
    a8d4:	00000057 	andeq	r0, r0, r7, asr r0
    a8d8:	0037bc14 	eorseq	fp, r7, r4, lsl ip
    a8dc:	01a60100 			; <UNDEFINED> instruction: 0x01a60100
    a8e0:	080023d0 	stmdaeq	r0, {r4, r6, r7, r8, r9, sp}
    a8e4:	00000026 	andeq	r0, r0, r6, lsr #32
    a8e8:	06209c01 	strteq	r9, [r0], -r1, lsl #24
    a8ec:	92150000 	andsls	r0, r5, #0
    a8f0:	0100003b 	tsteq	r0, fp, lsr r0
    a8f4:	005e01a6 	subseq	r0, lr, r6, lsr #3
    a8f8:	578c0000 	strpl	r0, [ip, r0]
    a8fc:	14000000 	strne	r0, [r0], #-0
    a900:	0000385b 	andeq	r3, r0, fp, asr r8
    a904:	f601b101 			; <UNDEFINED> instruction: 0xf601b101
    a908:	26080023 	strcs	r0, [r8], -r3, lsr #32
    a90c:	01000000 	mrseq	r0, (UNDEF: 0)
    a910:	0006479c 	muleq	r6, ip, r7
    a914:	3b921500 	blcc	fe48fd1c <SCS_BASE+0x1e481d1c>
    a918:	b1010000 	mrslt	r0, (UNDEF: 1)
    a91c:	00005e01 	andeq	r5, r0, r1, lsl #28
    a920:	0057ad00 	subseq	sl, r7, r0, lsl #26
    a924:	5b140000 	blpl	50a92c <__Stack_Size+0x50a52c>
    a928:	0100003a 	tsteq	r0, sl, lsr r0
    a92c:	000001bd 			; <UNDEFINED> instruction: 0x000001bd
    a930:	00220000 	eoreq	r0, r2, r0
    a934:	9c010000 	stcls	0, cr0, [r1], {-0}
    a938:	0000067e 	andeq	r0, r0, lr, ror r6
    a93c:	003b9215 	eorseq	r9, fp, r5, lsl r2
    a940:	01bd0100 			; <UNDEFINED> instruction: 0x01bd0100
    a944:	0000005e 	andeq	r0, r0, lr, asr r0
    a948:	000057ce 	andeq	r5, r0, lr, asr #15
    a94c:	003ae015 	eorseq	lr, sl, r5, lsl r0
    a950:	01bd0100 			; <UNDEFINED> instruction: 0x01bd0100
    a954:	0000005e 	andeq	r0, r0, lr, asr r0
    a958:	000057ef 	andeq	r5, r0, pc, ror #15
    a95c:	3c391700 	ldccc	7, cr1, [r9], #-0
    a960:	c8010000 	stmdagt	r1, {}	; <UNPREDICTABLE>
    a964:	00005e01 	andeq	r5, r0, r1, lsl #28
    a968:	00000000 	andeq	r0, r0, r0
    a96c:	00001200 	andeq	r1, r0, r0, lsl #4
    a970:	a99c0100 	ldmibge	ip, {r8}
    a974:	15000006 	strne	r0, [r0, #-6]
    a978:	00003b92 	muleq	r0, r2, fp
    a97c:	5e01c801 	cdppl	8, 0, cr12, cr1, cr1, {0}
    a980:	10000000 	andne	r0, r0, r0
    a984:	00000058 	andeq	r0, r0, r8, asr r0
    a988:	0015fd14 	andseq	pc, r5, r4, lsl sp	; <UNPREDICTABLE>
    a98c:	01d40100 	bicseq	r0, r4, r0, lsl #2
    a990:	0800241c 	stmdaeq	r0, {r2, r3, r4, sl, sp}
    a994:	00000020 	andeq	r0, r0, r0, lsr #32
    a998:	06e09c01 	strbteq	r9, [r0], r1, lsl #24
    a99c:	92150000 	andsls	r0, r5, #0
    a9a0:	0100003b 	tsteq	r0, fp, lsr r0
    a9a4:	005e01d4 	ldrsbeq	r0, [lr], #-20	; 0xffffffec
    a9a8:	58310000 	ldmdapl	r1!, {}	; <UNPREDICTABLE>
    a9ac:	5c150000 	ldcpl	0, cr0, [r5], {-0}
    a9b0:	0100003c 	tsteq	r0, ip, lsr r0
    a9b4:	004c01d4 	ldrdeq	r0, [ip], #-20	; 0xffffffec
    a9b8:	58520000 	ldmdapl	r2, {}^	; <UNPREDICTABLE>
    a9bc:	14000000 	strne	r0, [r0], #-0
    a9c0:	000014ef 	andeq	r1, r0, pc, ror #9
    a9c4:	3c01e001 	stccc	0, cr14, [r1], {1}
    a9c8:	20080024 	andcs	r0, r8, r4, lsr #32
    a9cc:	01000000 	mrseq	r0, (UNDEF: 0)
    a9d0:	0007179c 	muleq	r7, ip, r7
    a9d4:	3b921500 	blcc	fe48fddc <SCS_BASE+0x1e481ddc>
    a9d8:	e0010000 	and	r0, r1, r0
    a9dc:	00005e01 	andeq	r5, r0, r1, lsl #28
    a9e0:	00587300 	subseq	r7, r8, r0, lsl #6
    a9e4:	3c5c1500 	cfldr64cc	mvdx1, [ip], {-0}
    a9e8:	e0010000 	and	r0, r1, r0
    a9ec:	00004c01 	andeq	r4, r0, r1, lsl #24
    a9f0:	00589400 	subseq	r9, r8, r0, lsl #8
    a9f4:	dd170000 	ldcle	0, cr0, [r7, #-0]
    a9f8:	01000036 	tsteq	r0, r6, lsr r0
    a9fc:	004c01eb 	subeq	r0, ip, fp, ror #3
    aa00:	245c0000 	ldrbcs	r0, [ip], #-0
    aa04:	00200800 	eoreq	r0, r0, r0, lsl #16
    aa08:	9c010000 	stcls	0, cr0, [r1], {-0}
    aa0c:	00000742 	andeq	r0, r0, r2, asr #14
    aa10:	003b9215 	eorseq	r9, fp, r5, lsl r2
    aa14:	01eb0100 	mvneq	r0, r0, lsl #2
    aa18:	0000005e 	andeq	r0, r0, lr, asr r0
    aa1c:	000058b5 			; <UNDEFINED> instruction: 0x000058b5
    aa20:	36221700 	strtcc	r1, [r2], -r0, lsl #14
    aa24:	f6010000 			; <UNDEFINED> instruction: 0xf6010000
    aa28:	00004c01 	andeq	r4, r0, r1, lsl #24
    aa2c:	00247c00 	eoreq	r7, r4, r0, lsl #24
    aa30:	00002008 	andeq	r2, r0, r8
    aa34:	6d9c0100 	ldfvss	f0, [ip]
    aa38:	15000007 	strne	r0, [r0, #-7]
    aa3c:	00003b92 	muleq	r0, r2, fp
    aa40:	5e01f601 	cfmadd32pl	mvax0, mvfx15, mvfx1, mvfx1
    aa44:	d6000000 	strle	r0, [r0], -r0
    aa48:	00000058 	andeq	r0, r0, r8, asr r0
    aa4c:	001a6f14 	andseq	r6, sl, r4, lsl pc
    aa50:	02020100 	andeq	r0, r2, #0, 2
    aa54:	0800249c 	stmdaeq	r0, {r2, r3, r4, r7, sl, sp}
    aa58:	0000001c 	andeq	r0, r0, ip, lsl r0
    aa5c:	07a29c01 	streq	r9, [r2, r1, lsl #24]!
    aa60:	92150000 	andsls	r0, r5, #0
    aa64:	0100003b 	tsteq	r0, fp, lsr r0
    aa68:	005e0202 	subseq	r0, lr, r2, lsl #4
    aa6c:	58f70000 	ldmpl	r7!, {}^	; <UNPREDICTABLE>
    aa70:	11180000 	tstne	r8, r0
    aa74:	01000000 	mrseq	r0, (UNDEF: 0)
    aa78:	004c0202 	subeq	r0, ip, r2, lsl #4
    aa7c:	51010000 	mrspl	r0, (UNDEF: 1)
    aa80:	3ba81400 	blcc	fea0fa88 <SCS_BASE+0x1ea01a88>
    aa84:	0e010000 	cdpeq	0, 0, cr0, cr1, cr0, {0}
    aa88:	00000002 	andeq	r0, r0, r2
    aa8c:	00002600 	andeq	r2, r0, r0, lsl #12
    aa90:	f19c0100 			; <UNDEFINED> instruction: 0xf19c0100
    aa94:	18000007 	stmdane	r0, {r0, r1, r2}
    aa98:	00003aee 	andeq	r3, r0, lr, ror #21
    aa9c:	f1020e01 			; <UNDEFINED> instruction: 0xf1020e01
    aaa0:	01000007 	tsteq	r0, r7
    aaa4:	00111550 	andseq	r1, r1, r0, asr r5
    aaa8:	0e010000 	cdpeq	0, 0, cr0, cr1, cr0, {0}
    aaac:	00004c02 	andeq	r4, r0, r2, lsl #24
    aab0:	00591800 	subseq	r1, r9, r0, lsl #16
    aab4:	00001000 	andeq	r1, r0, r0
    aab8:	00260000 	eoreq	r0, r6, r0
    aabc:	a4160000 	ldrge	r0, [r6], #-0
    aac0:	0100003a 	tsteq	r0, sl, lsr r0
    aac4:	004c0210 	subeq	r0, ip, r0, lsl r2
    aac8:	59520000 	ldmdbpl	r2, {}^	; <UNPREDICTABLE>
    aacc:	00000000 	andeq	r0, r0, r0
    aad0:	003a0419 	eorseq	r0, sl, r9, lsl r4
    aad4:	31140000 	tstcc	r4, r0
    aad8:	0100001a 	tsteq	r0, sl, lsl r0
    aadc:	24b8021a 	ldrtcs	r0, [r8], #538	; 0x21a
    aae0:	00400800 	subeq	r0, r0, r0, lsl #16
    aae4:	9c010000 	stcls	0, cr0, [r1], {-0}
    aae8:	0000085c 	andeq	r0, r0, ip, asr r8
    aaec:	003b9215 	eorseq	r9, fp, r5, lsl r2
    aaf0:	021a0100 	andseq	r0, sl, #0, 2
    aaf4:	0000005e 	andeq	r0, r0, lr, asr r0
    aaf8:	0000597b 	andeq	r5, r0, fp, ror r9
    aafc:	00001115 	andeq	r1, r0, r5, lsl r1
    ab00:	021a0100 	andseq	r0, sl, #0, 2
    ab04:	0000004c 	andeq	r0, r0, ip, asr #32
    ab08:	0000599c 	muleq	r0, ip, r9
    ab0c:	0024b810 	eoreq	fp, r4, r0, lsl r8
    ab10:	00004008 	andeq	r4, r0, r8
    ab14:	3aee1a00 	bcc	ffb9131c <SCS_BASE+0x1fb8331c>
    ab18:	1c010000 	stcne	0, cr0, [r1], {-0}
    ab1c:	0007f102 	andeq	pc, r7, r2, lsl #2
    ab20:	1b520100 	blne	148af28 <__Stack_Size+0x148ab28>
    ab24:	00000d30 	andeq	r0, r0, r0, lsr sp
    ab28:	003aa416 	eorseq	sl, sl, r6, lsl r4
    ab2c:	021c0100 	andseq	r0, ip, #0, 2
    ab30:	0000004c 	andeq	r0, r0, ip, asr #32
    ab34:	000059bd 			; <UNDEFINED> instruction: 0x000059bd
    ab38:	17000000 	strne	r0, [r0, -r0]
    ab3c:	00003cc5 	andeq	r3, r0, r5, asr #25
    ab40:	4c022501 	cfstr32mi	mvfx2, [r2], {1}
    ab44:	00000000 	andeq	r0, r0, r0
    ab48:	20000000 	andcs	r0, r0, r0
    ab4c:	01000000 	mrseq	r0, (UNDEF: 0)
    ab50:	0008879c 	muleq	r8, ip, r7
    ab54:	3b921500 	blcc	fe48ff5c <SCS_BASE+0x1e481f5c>
    ab58:	25010000 	strcs	r0, [r1, #-0]
    ab5c:	00005e02 	andeq	r5, r0, r2, lsl #28
    ab60:	0059f500 	subseq	pc, r9, r0, lsl #10
    ab64:	6a170000 	bvs	5cab6c <__Stack_Size+0x5ca76c>
    ab68:	0100003c 	tsteq	r0, ip, lsr r0
    ab6c:	004c0230 	subeq	r0, ip, r0, lsr r2
    ab70:	24f80000 	ldrbtcs	r0, [r8], #0
    ab74:	00200800 	eoreq	r0, r0, r0, lsl #16
    ab78:	9c010000 	stcls	0, cr0, [r1], {-0}
    ab7c:	000008b2 			; <UNDEFINED> instruction: 0x000008b2
    ab80:	003b9215 	eorseq	r9, fp, r5, lsl r2
    ab84:	02300100 	eorseq	r0, r0, #0, 2
    ab88:	0000005e 	andeq	r0, r0, lr, asr r0
    ab8c:	00005a16 	andeq	r5, r0, r6, lsl sl
    ab90:	3b2a1400 	blcc	a8fb98 <__Stack_Size+0xa8f798>
    ab94:	3d010000 	stccc	0, cr0, [r1, #-0]
    ab98:	00000002 	andeq	r0, r0, r2
    ab9c:	00003800 	andeq	r3, r0, r0, lsl #16
    aba0:	f99c0100 			; <UNDEFINED> instruction: 0xf99c0100
    aba4:	15000008 	strne	r0, [r0, #-8]
    aba8:	00003b92 	muleq	r0, r2, fp
    abac:	5e023d01 	cdppl	13, 0, cr3, cr2, cr1, {0}
    abb0:	37000000 	strcc	r0, [r0, -r0]
    abb4:	1500005a 	strne	r0, [r0, #-90]	; 0x5a
    abb8:	00003bc6 	andeq	r3, r0, r6, asr #23
    abbc:	4c023d01 	stcmi	13, cr3, [r2], {1}
    abc0:	58000000 	stmdapl	r0, {}	; <UNPREDICTABLE>
    abc4:	1500005a 	strne	r0, [r0, #-90]	; 0x5a
    abc8:	00003d03 	andeq	r3, r0, r3, lsl #26
    abcc:	4c023d01 	stcmi	13, cr3, [r2], {1}
    abd0:	79000000 	stmdbvc	r0, {}	; <UNPREDICTABLE>
    abd4:	0000005a 	andeq	r0, r0, sl, asr r0
    abd8:	003b7814 	eorseq	r7, fp, r4, lsl r8
    abdc:	02490100 	subeq	r0, r9, #0, 2
    abe0:	00000000 	andeq	r0, r0, r0
    abe4:	00000020 	andeq	r0, r0, r0, lsr #32
    abe8:	09309c01 	ldmdbeq	r0!, {r0, sl, fp, ip, pc}
    abec:	92150000 	andsls	r0, r5, #0
    abf0:	0100003b 	tsteq	r0, fp, lsr r0
    abf4:	005e0249 	subseq	r0, lr, r9, asr #4
    abf8:	5a9a0000 	bpl	fe68ac00 <SCS_BASE+0x1e67cc00>
    abfc:	c6150000 	ldrgt	r0, [r5], -r0
    ac00:	0100003b 	tsteq	r0, fp, lsr r0
    ac04:	004c0249 	subeq	r0, ip, r9, asr #4
    ac08:	5abb0000 	bpl	feecac10 <SCS_BASE+0x1eebcc10>
    ac0c:	14000000 	strne	r0, [r0], #-0
    ac10:	00003cd2 	ldrdeq	r3, [r0], -r2
    ac14:	00025501 	andeq	r5, r2, r1, lsl #10
    ac18:	20000000 	andcs	r0, r0, r0
    ac1c:	01000000 	mrseq	r0, (UNDEF: 0)
    ac20:	0009679c 	muleq	r9, ip, r7
    ac24:	3b921500 	blcc	fe49002c <SCS_BASE+0x1e48202c>
    ac28:	55010000 	strpl	r0, [r1, #-0]
    ac2c:	00005e02 	andeq	r5, r0, r2, lsl #28
    ac30:	005adc00 	subseq	sp, sl, r0, lsl #24
    ac34:	3d031500 	cfstr32cc	mvfx1, [r3, #-0]
    ac38:	55010000 	strpl	r0, [r1, #-0]
    ac3c:	00004c02 	andeq	r4, r0, r2, lsl #24
    ac40:	005afd00 	subseq	pc, sl, r0, lsl #26
    ac44:	0b170000 	bleq	5cac4c <__Stack_Size+0x5ca84c>
    ac48:	0100003b 	tsteq	r0, fp, lsr r0
    ac4c:	004c0260 	subeq	r0, ip, r0, ror #4
    ac50:	00000000 	andeq	r0, r0, r0
    ac54:	00200000 	eoreq	r0, r0, r0
    ac58:	9c010000 	stcls	0, cr0, [r1], {-0}
    ac5c:	00000992 	muleq	r0, r2, r9
    ac60:	003b9215 	eorseq	r9, fp, r5, lsl r2
    ac64:	02600100 	rsbeq	r0, r0, #0, 2
    ac68:	0000005e 	andeq	r0, r0, lr, asr r0
    ac6c:	00005b1e 	andeq	r5, r0, lr, lsl fp
    ac70:	3c771700 	ldclcc	7, cr1, [r7], #-0
    ac74:	6b010000 	blvs	4ac7c <__Stack_Size+0x4a87c>
    ac78:	00004c02 	andeq	r4, r0, r2, lsl #24
    ac7c:	00000000 	andeq	r0, r0, r0
    ac80:	00002000 	andeq	r2, r0, r0
    ac84:	bd9c0100 	ldflts	f0, [ip]
    ac88:	15000009 	strne	r0, [r0, #-9]
    ac8c:	00003b92 	muleq	r0, r2, fp
    ac90:	5e026b01 	vmlapl.f64	d6, d2, d1
    ac94:	3f000000 	svccc	0x00000000
    ac98:	0000005b 	andeq	r0, r0, fp, asr r0
    ac9c:	003c8814 	eorseq	r8, ip, r4, lsl r8
    aca0:	02770100 	rsbseq	r0, r7, #0, 2
    aca4:	00000000 	andeq	r0, r0, r0
    aca8:	000000a8 	andeq	r0, r0, r8, lsr #1
    acac:	0a649c01 	beq	1931cb8 <__Stack_Size+0x19318b8>
    acb0:	92150000 	andsls	r0, r5, #0
    acb4:	0100003b 	tsteq	r0, fp, lsr r0
    acb8:	005e0277 	subseq	r0, lr, r7, ror r2
    acbc:	5b600000 	blpl	180acc4 <__Stack_Size+0x180a8c4>
    acc0:	22150000 	andscs	r0, r5, #0
    acc4:	0100003c 	tsteq	r0, ip, lsr r0
    acc8:	005e0277 	subseq	r0, lr, r7, ror r2
    accc:	5ba50000 	blpl	fe94acd4 <SCS_BASE+0x1e93ccd4>
    acd0:	11150000 	tstne	r5, r0
    acd4:	01000000 	mrseq	r0, (UNDEF: 0)
    acd8:	004c0277 	subeq	r0, ip, r7, ror r2
    acdc:	5bea0000 	blpl	ffa8ace4 <SCS_BASE+0x1fa7cce4>
    ace0:	001c0000 	andseq	r0, ip, r0
    ace4:	3a000000 	bcc	acec <__Stack_Size+0xa8ec>
    ace8:	37000000 	strcc	r0, [r0, -r0]
    acec:	1600000a 	strne	r0, [r0], -sl
    acf0:	00003aee 	andeq	r3, r0, lr, ror #21
    acf4:	f1027901 			; <UNDEFINED> instruction: 0xf1027901
    acf8:	16000007 	strne	r0, [r0], -r7
    acfc:	1b00005c 	blne	ae74 <__Stack_Size+0xaa74>
    ad00:	00000d48 	andeq	r0, r0, r8, asr #26
    ad04:	003aa416 	eorseq	sl, sl, r6, lsl r4
    ad08:	02790100 	rsbseq	r0, r9, #0, 2
    ad0c:	0000004c 	andeq	r0, r0, ip, asr #32
    ad10:	00005c29 	andeq	r5, r0, r9, lsr #24
    ad14:	601b0000 	andsvs	r0, fp, r0
    ad18:	1600000d 	strne	r0, [r0], -sp
    ad1c:	00003aee 	andeq	r3, r0, lr, ror #21
    ad20:	f1027901 			; <UNDEFINED> instruction: 0xf1027901
    ad24:	61000007 	tstvs	r0, r7
    ad28:	1b00005c 	blne	aea0 <__Stack_Size+0xaaa0>
    ad2c:	00000d78 	andeq	r0, r0, r8, ror sp
    ad30:	003aa416 	eorseq	sl, sl, r6, lsl r4
    ad34:	02790100 	rsbseq	r0, r9, #0, 2
    ad38:	0000004c 	andeq	r0, r0, ip, asr #32
    ad3c:	00005c7f 	andeq	r5, r0, pc, ror ip
    ad40:	14000000 	strne	r0, [r0], #-0
    ad44:	00003bf3 	strdeq	r3, [r0], -r3	; <UNPREDICTABLE>
    ad48:	00028301 	andeq	r8, r2, r1, lsl #6
    ad4c:	5c000000 	stcpl	0, cr0, [r0], {-0}
    ad50:	01000000 	mrseq	r0, (UNDEF: 0)
    ad54:	000adb9c 	muleq	sl, ip, fp
    ad58:	3b921500 	blcc	fe490160 <SCS_BASE+0x1e482160>
    ad5c:	83010000 	movwhi	r0, #4096	; 0x1000
    ad60:	00005e02 	andeq	r5, r0, r2, lsl #28
    ad64:	005cb700 	subseq	fp, ip, r0, lsl #14
    ad68:	3c221500 	cfstr32cc	mvfx1, [r2], #-0
    ad6c:	83010000 	movwhi	r0, #4096	; 0x1000
    ad70:	00005e02 	andeq	r5, r0, r2, lsl #28
    ad74:	005cf100 	subseq	pc, ip, r0, lsl #2
    ad78:	00111500 	andseq	r1, r1, r0, lsl #10
    ad7c:	83010000 	movwhi	r0, #4096	; 0x1000
    ad80:	00004c02 	andeq	r4, r0, r2, lsl #24
    ad84:	005d1d00 	subseq	r1, sp, r0, lsl #26
    ad88:	00001000 	andeq	r1, r0, r0
    ad8c:	00380000 	eorseq	r0, r8, r0
    ad90:	ee160000 	cdp	0, 1, cr0, cr6, cr0, {0}
    ad94:	0100003a 	tsteq	r0, sl, lsr r0
    ad98:	07f10285 	ldrbeq	r0, [r1, r5, lsl #5]!
    ad9c:	5d490000 	stclpl	0, cr0, [r9, #-0]
    ada0:	981b0000 	ldmdals	fp, {}	; <UNPREDICTABLE>
    ada4:	1600000d 	strne	r0, [r0], -sp
    ada8:	00003aa4 	andeq	r3, r0, r4, lsr #21
    adac:	4c028501 	cfstr32mi	mvfx8, [r2], {1}
    adb0:	5c000000 	stcpl	0, cr0, [r0], {-0}
    adb4:	0000005d 	andeq	r0, r0, sp, asr r0
    adb8:	92140000 	andsls	r0, r4, #0
    adbc:	0100003a 	tsteq	r0, sl, lsr r0
    adc0:	0000028f 	andeq	r0, r0, pc, lsl #5
    adc4:	005c0000 	subseq	r0, ip, r0
    adc8:	9c010000 	stcls	0, cr0, [r1], {-0}
    adcc:	00000b52 	andeq	r0, r0, r2, asr fp
    add0:	003b9215 	eorseq	r9, fp, r5, lsl r2
    add4:	028f0100 	addeq	r0, pc, #0, 2
    add8:	0000005e 	andeq	r0, r0, lr, asr r0
    addc:	00005d94 	muleq	r0, r4, sp
    ade0:	003c2215 	eorseq	r2, ip, r5, lsl r2
    ade4:	028f0100 	addeq	r0, pc, #0, 2
    ade8:	0000005e 	andeq	r0, r0, lr, asr r0
    adec:	00005dce 	andeq	r5, r0, lr, asr #27
    adf0:	00001115 	andeq	r1, r0, r5, lsl r1
    adf4:	028f0100 	addeq	r0, pc, #0, 2
    adf8:	0000004c 	andeq	r0, r0, ip, asr #32
    adfc:	00005dfa 	strdeq	r5, [r0], -sl
    ae00:	00000010 	andeq	r0, r0, r0, lsl r0
    ae04:	00003800 	andeq	r3, r0, r0, lsl #16
    ae08:	3aee1600 	bcc	ffb90610 <SCS_BASE+0x1fb82610>
    ae0c:	91010000 	mrsls	r0, (UNDEF: 1)
    ae10:	0007f102 	andeq	pc, r7, r2, lsl #2
    ae14:	005e2600 	subseq	r2, lr, r0, lsl #12
    ae18:	0db01b00 	ldceq	11, cr1, [r0]
    ae1c:	a4160000 	ldrge	r0, [r6], #-0
    ae20:	0100003a 	tsteq	r0, sl, lsr r0
    ae24:	004c0291 	umaaleq	r0, ip, r1, r2
    ae28:	5e390000 	cdppl	0, 3, cr0, cr9, cr0, {0}
    ae2c:	00000000 	andeq	r0, r0, r0
    ae30:	3be11700 	blcc	ff850a38 <SCS_BASE+0x1f842a38>
    ae34:	9b010000 	blls	4ae3c <__Stack_Size+0x4aa3c>
    ae38:	00004c02 	andeq	r4, r0, r2, lsl #24
    ae3c:	00000000 	andeq	r0, r0, r0
    ae40:	00002000 	andeq	r2, r0, r0
    ae44:	7d9c0100 	ldfvcs	f0, [ip]
    ae48:	1500000b 	strne	r0, [r0, #-11]
    ae4c:	00003b92 	muleq	r0, r2, fp
    ae50:	5e029b01 	vmlapl.f64	d9, d2, d1
    ae54:	71000000 	mrsvc	r0, (UNDEF: 0)
    ae58:	0000005e 	andeq	r0, r0, lr, asr r0
    ae5c:	003c2717 	eorseq	r2, ip, r7, lsl r7
    ae60:	02a70100 	adceq	r0, r7, #0, 2
    ae64:	0000004c 	andeq	r0, r0, ip, asr #32
    ae68:	00000000 	andeq	r0, r0, r0
    ae6c:	00000020 	andeq	r0, r0, r0, lsr #32
    ae70:	0ba89c01 	bleq	fea31e7c <SCS_BASE+0x1ea23e7c>
    ae74:	92150000 	andsls	r0, r5, #0
    ae78:	0100003b 	tsteq	r0, fp, lsr r0
    ae7c:	005e02a7 	subseq	r0, lr, r7, lsr #5
    ae80:	5e920000 	cdppl	0, 9, cr0, cr2, cr0, {0}
    ae84:	17000000 	strne	r0, [r0, -r0]
    ae88:	00003b3b 	andeq	r3, r0, fp, lsr fp
    ae8c:	9502b301 	strls	fp, [r2, #-769]	; 0x301
    ae90:	00000000 	andeq	r0, r0, r0
    ae94:	44000000 	strmi	r0, [r0], #-0
    ae98:	01000000 	mrseq	r0, (UNDEF: 0)
    ae9c:	000bd39c 	muleq	fp, ip, r3
    aea0:	3b921500 	blcc	fe4902a8 <SCS_BASE+0x1e4822a8>
    aea4:	b3010000 	movwlt	r0, #4096	; 0x1000
    aea8:	00005e02 	andeq	r5, r0, r2, lsl #28
    aeac:	005eb300 	subseq	fp, lr, r0, lsl #6
    aeb0:	0d140000 	ldceq	0, cr0, [r4, #-0]
    aeb4:	0100003d 	tsteq	r0, sp, lsr r0
    aeb8:	000002c4 	andeq	r0, r0, r4, asr #5
    aebc:	00420000 	subeq	r0, r2, r0
    aec0:	9c010000 	stcls	0, cr0, [r1], {-0}
    aec4:	00000c08 	andeq	r0, r0, r8, lsl #24
    aec8:	003b9215 	eorseq	r9, fp, r5, lsl r2
    aecc:	02c40100 	sbceq	r0, r4, #0, 2
    aed0:	0000005e 	andeq	r0, r0, lr, asr r0
    aed4:	00005ed4 	ldrdeq	r5, [r0], -r4
    aed8:	003c2218 	eorseq	r2, ip, r8, lsl r2
    aedc:	02c40100 	sbceq	r0, r4, #0, 2
    aee0:	0000005e 	andeq	r0, r0, lr, asr r0
    aee4:	17005101 	strne	r5, [r0, -r1, lsl #2]
    aee8:	00003c46 	andeq	r3, r0, r6, asr #24
    aeec:	4c02d701 	stcmi	7, cr13, [r2], {1}
    aef0:	00000000 	andeq	r0, r0, r0
    aef4:	06000000 	streq	r0, [r0], -r0
    aef8:	01000000 	mrseq	r0, (UNDEF: 0)
    aefc:	000c4f9c 	muleq	ip, ip, pc	; <UNPREDICTABLE>
    af00:	68621d00 	stmdavs	r2!, {r8, sl, fp, ip}^
    af04:	02d70100 	sbcseq	r0, r7, #0, 2
    af08:	0000005e 	andeq	r0, r0, lr, asr r0
    af0c:	00005f0e 	andeq	r5, r0, lr, lsl #30
    af10:	006c621e 	rsbeq	r6, ip, lr, lsl r2
    af14:	5e02d701 	cdppl	7, 0, cr13, cr2, cr1, {0}
    af18:	01000000 	mrseq	r0, (UNDEF: 0)
    af1c:	3cfe1651 	ldclcc	6, cr1, [lr], #324	; 0x144
    af20:	d9010000 	stmdble	r1, {}	; <UNPREDICTABLE>
    af24:	00004c02 	andeq	r4, r0, r2, lsl #24
    af28:	005f2f00 	subseq	r2, pc, r0, lsl #30
    af2c:	b31f0000 	tstlt	pc, #0
    af30:	01000037 	tsteq	r0, r7, lsr r0
    af34:	004c02e4 	subeq	r0, ip, r4, ror #5
    af38:	25180000 	ldrcs	r0, [r8, #-0]
    af3c:	000a0800 	andeq	r0, sl, r0, lsl #16
    af40:	9c010000 	stcls	0, cr0, [r1], {-0}
    af44:	003b6515 	eorseq	r6, fp, r5, lsl r5
    af48:	02e40100 	rsceq	r0, r4, #0, 2
    af4c:	0000004c 	andeq	r0, r0, ip, asr #32
    af50:	00005f68 	andeq	r5, r0, r8, ror #30
    af54:	003a2316 	eorseq	r2, sl, r6, lsl r3
    af58:	02e60100 	rsceq	r0, r6, #0, 2
    af5c:	0000005e 	andeq	r0, r0, lr, asr r0
    af60:	00005f89 	andeq	r5, r0, r9, lsl #31
    af64:	003cfe16 	eorseq	pc, ip, r6, lsl lr	; <UNPREDICTABLE>
    af68:	02e70100 	rsceq	r0, r7, #0, 2
    af6c:	0000004c 	andeq	r0, r0, ip, asr #32
    af70:	00005fa7 	andeq	r5, r0, r7, lsr #31
    af74:	01610000 	cmneq	r1, r0
    af78:	00040000 	andeq	r0, r4, r0
    af7c:	00002602 	andeq	r2, r0, r2, lsl #12
    af80:	00290104 	eoreq	r0, r9, r4, lsl #2
    af84:	48010000 	stmdami	r1, {}	; <UNPREDICTABLE>
    af88:	c200003d 	andgt	r0, r0, #61	; 0x3d
    af8c:	a8000003 	stmdage	r0, {r0, r1}
    af90:	0000000f 	andeq	r0, r0, pc
    af94:	04000000 	streq	r0, [r0], #-0
    af98:	02000035 	andeq	r0, r0, #53	; 0x35
    af9c:	08570504 	ldmdaeq	r7, {r2, r8, sl}^
    afa0:	02020000 	andeq	r0, r2, #0
    afa4:	00082905 	andeq	r2, r8, r5, lsl #18
    afa8:	06010200 	streq	r0, [r1], -r0, lsl #4
    afac:	00000a10 	andeq	r0, r0, r0, lsl sl
    afb0:	32337503 	eorscc	r7, r3, #12582912	; 0xc00000
    afb4:	45270200 	strmi	r0, [r7, #-512]!	; 0x200
    afb8:	02000000 	andeq	r0, r0, #0
    afbc:	09640704 	stmdbeq	r4!, {r2, r8, r9, sl}^
    afc0:	75030000 	strvc	r0, [r3, #-0]
    afc4:	02003631 	andeq	r3, r0, #51380224	; 0x3100000
    afc8:	00005728 	andeq	r5, r0, r8, lsr #14
    afcc:	07020200 	streq	r0, [r2, -r0, lsl #4]
    afd0:	00000c09 	andeq	r0, r0, r9, lsl #24
    afd4:	00387503 	eorseq	r7, r8, r3, lsl #10
    afd8:	00682902 	rsbeq	r2, r8, r2, lsl #18
    afdc:	01020000 	mrseq	r0, (UNDEF: 2)
    afe0:	000a0e08 	andeq	r0, sl, r8, lsl #28
    afe4:	07040200 	streq	r0, [r4, -r0, lsl #4]
    afe8:	0000095b 	andeq	r0, r0, fp, asr r9
    afec:	005e0404 	subseq	r0, lr, r4, lsl #8
    aff0:	2d050000 	stccs	0, cr0, [r5, #-0]
    aff4:	01000015 	tsteq	r0, r5, lsl r0
    aff8:	00003a23 	andeq	r3, r0, r3, lsr #20
    affc:	00252400 	eoreq	r2, r5, r0, lsl #8
    b000:	00002008 	andeq	r2, r0, r8
    b004:	069c0100 	ldreq	r0, [ip], r0, lsl #2
    b008:	00001392 	muleq	r0, r2, r3
    b00c:	003a5f01 	eorseq	r5, sl, r1, lsl #30
    b010:	25440000 	strbcs	r0, [r4, #-0]
    b014:	00240800 	eoreq	r0, r4, r0, lsl #16
    b018:	9c010000 	stcls	0, cr0, [r1], {-0}
    b01c:	00000116 	andeq	r0, r0, r6, lsl r1
    b020:	003d2607 	eorseq	r2, sp, r7, lsl #12
    b024:	5e5f0100 	rdfple	f0, f7, f0
    b028:	de000000 	cdple	0, 0, cr0, cr0, cr0, {0}
    b02c:	0700005f 	smlsdeq	r0, pc, r0, r0	; <UNPREDICTABLE>
    b030:	00003d39 	andeq	r3, r0, r9, lsr sp
    b034:	00765f01 	rsbseq	r5, r6, r1, lsl #30
    b038:	5fff0000 	svcpl	0x00ff0000
    b03c:	2e080000 	cdpcs	0, 0, cr0, cr8, cr0, {0}
    b040:	0100003d 	tsteq	r0, sp, lsr r0
    b044:	00003a61 	andeq	r3, r0, r1, ror #20
    b048:	00601d00 	rsbeq	r1, r0, r0, lsl #26
    b04c:	25520900 	ldrbcs	r0, [r2, #-2304]	; 0x900
    b050:	01210800 	teqeq	r1, r0, lsl #16
    b054:	00eb0000 	rsceq	r0, fp, r0
    b058:	010a0000 	mrseq	r0, (UNDEF: 10)
    b05c:	00750250 	rsbseq	r0, r5, r0, asr r2
    b060:	255a0900 	ldrbcs	r0, [sl, #-2304]	; 0x900
    b064:	01370800 	teqeq	r7, r0, lsl #16
    b068:	00ff0000 	rscseq	r0, pc, r0
    b06c:	010a0000 	mrseq	r0, (UNDEF: 10)
    b070:	00750250 	rsbseq	r0, r5, r0, asr r2
    b074:	25640b00 	strbcs	r0, [r4, #-2816]!	; 0xb00
    b078:	014d0800 	cmpeq	sp, r0, lsl #16
    b07c:	010a0000 	mrseq	r0, (UNDEF: 10)
    b080:	00740252 	rsbseq	r0, r4, r2, asr r2
    b084:	0250010a 	subseq	r0, r0, #-2147483646	; 0x80000002
    b088:	00000076 	andeq	r0, r0, r6, ror r0
    b08c:	001a850c 	andseq	r8, sl, ip, lsl #10
    b090:	4c2d0400 	cfstrsmi	mvf0, [sp], #-0
    b094:	0d000000 	stceq	0, cr0, [r0, #-0]
    b098:	00003c6a 	andeq	r3, r0, sl, ror #24
    b09c:	4c028b03 	stcmi	11, cr8, [r2], {3}
    b0a0:	37000000 	strcc	r0, [r0, -r0]
    b0a4:	0e000001 	cdpeq	0, 0, cr0, cr0, cr1, {0}
    b0a8:	0000005e 	andeq	r0, r0, lr, asr r0
    b0ac:	36220d00 	strtcc	r0, [r2], -r0, lsl #26
    b0b0:	86030000 	strhi	r0, [r3], -r0
    b0b4:	00004c02 	andeq	r4, r0, r2, lsl #24
    b0b8:	00014d00 	andeq	r4, r1, r0, lsl #26
    b0bc:	005e0e00 	subseq	r0, lr, r0, lsl #28
    b0c0:	0f000000 	svceq	0x00000000
    b0c4:	000038ee 	andeq	r3, r0, lr, ror #17
    b0c8:	760e1a05 	strvc	r1, [lr], -r5, lsl #20
    b0cc:	0e000000 	cdpeq	0, 0, cr0, cr0, cr0, {0}
    b0d0:	0000004c 	andeq	r0, r0, ip, asr #32
    b0d4:	00004c0e 	andeq	r4, r0, lr, lsl #24
    b0d8:	9d000000 	stcls	0, cr0, [r0, #-0]
    b0dc:	04000001 	streq	r0, [r0], #-1
    b0e0:	0026ed00 	eoreq	lr, r6, r0, lsl #26
    b0e4:	29010400 	stmdbcs	r1, {sl}
    b0e8:	01000000 	mrseq	r0, (UNDEF: 0)
    b0ec:	00003d69 	andeq	r3, r0, r9, ror #26
    b0f0:	000003c2 	andeq	r0, r0, r2, asr #7
    b0f4:	00000fc0 	andeq	r0, r0, r0, asr #31
    b0f8:	00000000 	andeq	r0, r0, r0
    b0fc:	000035c5 	andeq	r3, r0, r5, asr #11
    b100:	57050402 	strpl	r0, [r5, -r2, lsl #8]
    b104:	02000008 	andeq	r0, r0, #8
    b108:	08290502 	stmdaeq	r9!, {r1, r8, sl}
    b10c:	01020000 	mrseq	r0, (UNDEF: 2)
    b110:	000a1006 	andeq	r1, sl, r6
    b114:	33750300 	cmncc	r5, #0, 6
    b118:	27020032 	smladxcs	r2, r2, r0, r0
    b11c:	00000045 	andeq	r0, r0, r5, asr #32
    b120:	64070402 	strvs	r0, [r7], #-1026	; 0x402
    b124:	03000009 	movweq	r0, #9
    b128:	00363175 	eorseq	r3, r6, r5, ror r1
    b12c:	00572802 	subseq	r2, r7, r2, lsl #16
    b130:	02020000 	andeq	r0, r2, #0
    b134:	000c0907 	andeq	r0, ip, r7, lsl #18
    b138:	38750300 	ldmdacc	r5!, {r8, r9}^
    b13c:	68290200 	stmdavs	r9!, {r9}
    b140:	02000000 	andeq	r0, r0, #0
    b144:	0a0e0801 	beq	38d150 <__Stack_Size+0x38cd50>
    b148:	04020000 	streq	r0, [r2], #-0
    b14c:	00095b07 	andeq	r5, r9, r7, lsl #22
    b150:	04050400 	streq	r0, [r5], #-1024	; 0x400
    b154:	00000076 	andeq	r0, r0, r6, ror r0
    b158:	0014a206 	andseq	sl, r4, r6, lsl #4
    b15c:	682a0100 	stmdavs	sl!, {r8}
    b160:	6c080025 	stcvs	0, cr0, [r8], {37}	; 0x25
    b164:	01000001 	tsteq	r0, r1
    b168:	0000f69c 	muleq	r0, ip, r6
    b16c:	3d830700 	stccc	7, cr0, [r3]
    b170:	2c010000 	stccs	0, cr0, [r1], {-0}
    b174:	000000f6 	strdeq	r0, [r0], -r6
    b178:	086e9102 	stmdaeq	lr!, {r1, r8, ip, pc}^
    b17c:	080025aa 	stmdaeq	r0, {r1, r3, r5, r7, r8, sl, sp}
    b180:	0000001a 	andeq	r0, r0, sl, lsl r0
    b184:	000000bd 	strheq	r0, [r0], -sp
    b188:	00386809 	eorseq	r6, r8, r9, lsl #16
    b18c:	3a400100 	bcc	100b594 <__Stack_Size+0x100b194>
    b190:	42000000 	andmi	r0, r0, #0
    b194:	00000060 	andeq	r0, r0, r0, rrx
    b198:	00261208 	eoreq	r1, r6, r8, lsl #4
    b19c:	00003e08 	andeq	r3, r0, r8, lsl #28
    b1a0:	0000da00 	andeq	sp, r0, r0, lsl #20
    b1a4:	38680900 	stmdacc	r8!, {r8, fp}^
    b1a8:	6d010000 	stcvs	0, cr0, [r1, #-0]
    b1ac:	0000003a 	andeq	r0, r0, sl, lsr r0
    b1b0:	000060a0 	andeq	r6, r0, r0, lsr #1
    b1b4:	25d80a00 	ldrbcs	r0, [r8, #2560]	; 0xa00
    b1b8:	017f0800 	cmneq	pc, r0, lsl #16
    b1bc:	f80a0000 			; <UNDEFINED> instruction: 0xf80a0000
    b1c0:	8a080025 	bhi	20b25c <__Stack_Size+0x20ae5c>
    b1c4:	0a000001 	beq	b1d0 <__Stack_Size+0xadd0>
    b1c8:	08002612 	stmdaeq	r0, {r1, r4, r9, sl, sp}
    b1cc:	00000195 	muleq	r0, r5, r1
    b1d0:	004c0b00 	subeq	r0, ip, r0, lsl #22
    b1d4:	62060000 	andvs	r0, r6, #0
    b1d8:	0100003d 	tsteq	r0, sp, lsr r0
    b1dc:	00000098 	muleq	r0, r8, r0
    b1e0:	00007000 	andeq	r7, r0, r0
    b1e4:	209c0100 	addscs	r0, ip, r0, lsl #2
    b1e8:	09000001 	stmdbeq	r0, {r0}
    b1ec:	00003d83 	andeq	r3, r0, r3, lsl #27
    b1f0:	003a9a01 	eorseq	r9, sl, r1, lsl #20
    b1f4:	60b30000 	adcsvs	r0, r3, r0
    b1f8:	0c000000 	stceq	0, cr0, [r0], {-0}
    b1fc:	00001429 	andeq	r1, r0, r9, lsr #8
    b200:	f6025b03 			; <UNDEFINED> instruction: 0xf6025b03
    b204:	0d000000 	stceq	0, cr0, [r0, #-0]
    b208:	0000392e 	andeq	r3, r0, lr, lsr #18
    b20c:	00f61801 	rscseq	r1, r6, r1, lsl #16
    b210:	03050000 	movweq	r0, #20480	; 0x5000
    b214:	2000071c 	andcs	r0, r0, ip, lsl r7
    b218:	00398a0d 	eorseq	r8, r9, sp, lsl #20
    b21c:	f6190100 			; <UNDEFINED> instruction: 0xf6190100
    b220:	05000000 	streq	r0, [r0, #-0]
    b224:	00071e03 	andeq	r1, r7, r3, lsl #28
    b228:	35960e20 	ldrcc	r0, [r6, #3616]	; 0xe20
    b22c:	1d040000 	stcne	0, cr0, [r4, #-0]
    b230:	0000005e 	andeq	r0, r0, lr, asr r0
    b234:	0000770f 	andeq	r7, r0, pc, lsl #14
    b238:	00016900 	andeq	r6, r1, r0, lsl #18
    b23c:	006f1000 	rsbeq	r1, pc, r0
    b240:	00060000 	andeq	r0, r6, r0
    b244:	00144e0e 	andseq	r4, r4, lr, lsl #28
    b248:	591c0100 	ldmdbpl	ip, {r8}
    b24c:	0e000001 	cdpeq	0, 0, cr0, cr0, cr1, {0}
    b250:	000013fb 	strdeq	r1, [r0], -fp
    b254:	01591d01 	cmpeq	r9, r1, lsl #26
    b258:	63110000 	tstvs	r1, #0
    b25c:	05000036 	streq	r0, [r0, #-54]	; 0x36
    b260:	00005ede 	ldrdeq	r5, [r0], -lr
    b264:	38711100 	ldmdacc	r1!, {r8, ip}^
    b268:	db050000 	blle	14b270 <__Stack_Size+0x14ae70>
    b26c:	0000005e 	andeq	r0, r0, lr, asr r0
    b270:	00360711 	eorseq	r0, r6, r1, lsl r7
    b274:	5edd0500 	cdppl	5, 13, cr0, cr13, cr0, {0}
    b278:	00000000 	andeq	r0, r0, r0

Disassembly of section .debug_abbrev:

00000000 <.debug_abbrev>:
* Input          : None.
* Output         : None.
* Return         : None.
*******************************************************************************/
void CTR_HP(void)
{
       0:	25011101 	strcs	r1, [r1, #-257]	; 0x101
  u32 wEPVal = 0;

  while (((wIstr = _GetISTR()) & ISTR_CTR) != 0)
       4:	030b130e 	movweq	r1, #45838	; 0xb30e
       8:	550e1b0e 	strpl	r1, [lr, #-2830]	; 0xb0e
       c:	10011117 	andne	r1, r1, r7, lsl r1
  {
    _SetISTR((u16)CLR_CTR); /* clear CTR flag */
      10:	02000017 	andeq	r0, r0, #23
      14:	0b0b0024 	bleq	2c00ac <__Stack_Size+0x2bfcac>
    /* extract highest priority endpoint number */
    EPindex = (u8)(wIstr & ISTR_EP_ID);
      18:	0e030b3e 	vmoveq.16	d3[0], r0
      1c:	16030000 	strne	r0, [r3], -r0
    /* process related endpoint register */
    wEPVal = _GetENDPOINT(EPindex);
      20:	3a080300 	bcc	200c28 <__Stack_Size+0x200828>
      24:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
      28:	04000013 	streq	r0, [r0], #-19
    if ((wEPVal & EP_CTR_RX) != 0)
      2c:	0e030016 	mcreq	0, 0, r0, cr3, cr6, {0}
    {
      /* clear int flag */
      _ClearEP_CTR_RX(EPindex);
      30:	0b3b0b3a 	bleq	ec2d20 <__Stack_Size+0xec2920>
      34:	00001349 	andeq	r1, r0, r9, asr #6
      38:	49003505 	stmdbmi	r0, {r0, r2, r8, sl, ip, sp}

      /* call OUT service function */
      (*pEpInt_OUT[EPindex-1])();
      3c:	06000013 			; <UNDEFINED> instruction: 0x06000013

    } /* if((wEPVal & EP_CTR_RX) */
    else if ((wEPVal & EP_CTR_TX) != 0)
      40:	0b0b0104 	bleq	2c0458 <__Stack_Size+0x2c0058>
    {
      /* clear int flag */
      _ClearEP_CTR_TX(EPindex);
      44:	0b3b0b3a 	bleq	ec2d34 <__Stack_Size+0xec2934>
      48:	00001301 	andeq	r1, r0, r1, lsl #6
      4c:	03002807 	movweq	r2, #2055	; 0x807

      /* call IN service function */
      (*pEpInt_IN[EPindex-1])();
      50:	000d1c0e 	andeq	r1, sp, lr, lsl #24
      54:	00280800 	eoreq	r0, r8, r0, lsl #16
      58:	0d1c0803 	ldceq	8, cr0, [ip, #-12]


    } /* if((wEPVal & EP_CTR_TX) != 0) */

  }/* while(...) */
}
      5c:	13090000 	movwne	r0, #36864	; 0x9000
      60:	3a0b0b01 	bcc	2c2c6c <__Stack_Size+0x2c286c>
      64:	01053b0b 	tsteq	r5, fp, lsl #22
      68:	0a000013 	beq	bc <_Minimum_Stack_Size-0x44>
      6c:	0803000d 	stmdaeq	r3, {r0, r2, r3}
      70:	053b0b3a 	ldreq	r0, [fp, #-2874]!	; 0xb3a
      74:	0b381349 	bleq	e04da0 <__Stack_Size+0xe049a0>
      78:	0d0b0000 	stceq	0, cr0, [fp, #-0]
      7c:	3a0e0300 	bcc	380c84 <__Stack_Size+0x380884>
      80:	49053b0b 	stmdbmi	r5, {r0, r1, r3, r8, r9, fp, ip, sp}
      84:	000b3813 	andeq	r3, fp, r3, lsl r8
      88:	00160c00 	andseq	r0, r6, r0, lsl #24
      8c:	0b3a0e03 	bleq	e838a0 <__Stack_Size+0xe834a0>
      90:	1349053b 	movtne	r0, #38203	; 0x953b
      94:	130d0000 	movwne	r0, #53248	; 0xd000
      98:	3a0b0b01 	bcc	2c2ca4 <__Stack_Size+0x2c28a4>
      9c:	010b3b0b 	tsteq	fp, fp, lsl #22
      a0:	0e000013 	mcreq	0, 0, r0, cr0, cr3, {0}
      a4:	0e03000d 	cdpeq	0, 0, cr0, cr3, cr13, {0}
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM7, ENABLE);
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM7, DISABLE);
      break;
      
    case TIM8_BASE:
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_TIM8, ENABLE);
      a8:	0b3b0b3a 	bleq	ec2d98 <__Stack_Size+0xec2998>
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_TIM8, DISABLE);  
      ac:	0b381349 	bleq	e04dd8 <__Stack_Size+0xe049d8>
      b0:	040f0000 	streq	r0, [pc], #-0	; b8 <_Minimum_Stack_Size-0x48>
      break; 
      
    default:
      break;
  }
}
      b4:	0b0e0301 	bleq	380cc0 <__Stack_Size+0x3808c0>
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM7, DISABLE);
      break;
      
    case TIM8_BASE:
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_TIM8, ENABLE);
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_TIM8, DISABLE);  
      b8:	3b0b3a0b 	blcc	2ce8ec <__Stack_Size+0x2ce4ec>
      bc:	0013010b 	andseq	r0, r3, fp, lsl #2
      c0:	00151000 	andseq	r1, r5, r0
      c4:	00001927 	andeq	r1, r0, r7, lsr #18
      c8:	0b000f11 	bleq	3d14 <__Stack_Size+0x3914>
      cc:	0013490b 	andseq	r4, r3, fp, lsl #18
      d0:	012e1200 	teqeq	lr, r0, lsl #4
      d4:	0e03193f 	mcreq	9, 0, r1, cr3, cr15, {1}
      d8:	053b0b3a 	ldreq	r0, [fp, #-2874]!	; 0xb3a
      dc:	13491927 	movtne	r1, #39207	; 0x9927
      e0:	13010b20 	movwne	r0, #6944	; 0x1b20
      e4:	05130000 	ldreq	r0, [r3, #-0]
      e8:	3a0e0300 	bcc	380cf0 <__Stack_Size+0x3808f0>
      ec:	49053b0b 	stmdbmi	r5, {r0, r1, r3, r8, r9, fp, ip, sp}
      f0:	14000013 	strne	r0, [r0], #-19
      f4:	0b0b0024 	bleq	2c018c <__Stack_Size+0x2bfd8c>
      f8:	08030b3e 	stmdaeq	r3, {r1, r2, r3, r4, r5, r8, r9, fp}
      fc:	2e150000 	cdpcs	0, 1, cr0, cr5, cr0, {0}
     100:	03193f00 	tsteq	r9, #0, 30
     104:	3b0b3a0e 	blcc	2ce944 <__Stack_Size+0x2ce544>
     108:	20192705 	andscs	r2, r9, r5, lsl #14
     10c:	1600000b 	strne	r0, [r0], -fp
     110:	1331002e 	teqne	r1, #46	; 0x2e
     114:	06120111 			; <UNDEFINED> instruction: 0x06120111
     118:	42971840 	addsmi	r1, r7, #64, 16	; 0x400000
     11c:	17000019 	smladne	r0, r9, r0, r0
     120:	193f002e 	ldmdbne	pc!, {r1, r2, r3, r5}	; <UNPREDICTABLE>
     124:	0b3a0e03 	bleq	e83938 <__Stack_Size+0xe83538>
     128:	1927053b 	stmdbne	r7!, {r0, r1, r3, r4, r5, r8, sl}
     12c:	01111349 	tsteq	r1, r9, asr #6
     130:	18400612 	stmdane	r0, {r1, r4, r9, sl}^
     134:	00194297 	mulseq	r9, r7, r2
     138:	002e1800 	eoreq	r1, lr, r0, lsl #16
     13c:	0e03193f 	mcreq	9, 0, r1, cr3, cr15, {1}
     140:	053b0b3a 	ldreq	r0, [fp, #-2874]!	; 0xb3a
     144:	01111927 	tsteq	r1, r7, lsr #18
     148:	18400612 	stmdane	r0, {r1, r4, r9, sl}^
     14c:	00194297 	mulseq	r9, r7, r2
     150:	012e1900 	teqeq	lr, r0, lsl #18
     154:	0e03193f 	mcreq	9, 0, r1, cr3, cr15, {1}
     158:	053b0b3a 	ldreq	r0, [fp, #-2874]!	; 0xb3a
     15c:	01111927 	tsteq	r1, r7, lsr #18
     160:	18400612 	stmdane	r0, {r1, r4, r9, sl}^
     164:	01194297 			; <UNDEFINED> instruction: 0x01194297
     168:	1a000013 	bne	1bc <_Minimum_Stack_Size+0xbc>
     16c:	0e030034 	mcreq	0, 0, r0, cr3, cr4, {1}
     170:	053b0b3a 	ldreq	r0, [fp, #-2874]!	; 0xb3a
     174:	18021349 	stmdane	r2, {r0, r3, r6, r8, r9, ip}
     178:	891b0000 	ldmdbhi	fp, {}	; <UNPREDICTABLE>
     17c:	11010182 	smlabbne	r1, r2, r1, r0
     180:	01133101 	tsteq	r3, r1, lsl #2
     184:	1c000013 	stcne	0, cr0, [r0], {19}
     188:	0001828a 	andeq	r8, r1, sl, lsl #5
     18c:	42911802 	addsmi	r1, r1, #131072	; 0x20000
     190:	1d000018 	stcne	0, cr0, [r0, #-96]	; 0xffffffa0
     194:	01018289 	smlabbeq	r1, r9, r2, r8
     198:	13310111 	teqne	r1, #1073741828	; 0x40000004
     19c:	2e1e0000 	cdpcs	0, 1, cr0, cr14, cr0, {0}
     1a0:	11133101 	tstne	r3, r1, lsl #2
     1a4:	40061201 	andmi	r1, r6, r1, lsl #4
     1a8:	19429718 	stmdbne	r2, {r3, r4, r8, r9, sl, ip, pc}^
     1ac:	00001301 	andeq	r1, r0, r1, lsl #6
     1b0:	3100051f 	tstcc	r0, pc, lsl r5
     1b4:	00170213 	andseq	r0, r7, r3, lsl r2
     1b8:	00052000 	andeq	r2, r5, r0
     1bc:	18021331 	stmdane	r2, {r0, r4, r5, r8, r9, ip}
     1c0:	0b210000 	bleq	8401c8 <__Stack_Size+0x83fdc8>
     1c4:	00175501 	andseq	r5, r7, r1, lsl #10
     1c8:	00052200 	andeq	r2, r5, r0, lsl #4
     1cc:	0b3a0803 	bleq	e821e0 <__Stack_Size+0xe81de0>
     1d0:	1349053b 	movtne	r0, #38203	; 0x953b
     1d4:	00001702 	andeq	r1, r0, r2, lsl #14
     1d8:	03000523 	movweq	r0, #1315	; 0x523
     1dc:	3b0b3a0e 	blcc	2cea1c <__Stack_Size+0x2ce61c>
     1e0:	02134905 	andseq	r4, r3, #81920	; 0x14000
     1e4:	24000017 	strcs	r0, [r0], #-23
     1e8:	0e030034 	mcreq	0, 0, r0, cr3, cr4, {1}
     1ec:	053b0b3a 	ldreq	r0, [fp, #-2874]!	; 0xb3a
     1f0:	17021349 	strne	r1, [r2, -r9, asr #6]
     1f4:	89250000 	stmdbhi	r5!, {}	; <UNPREDICTABLE>
     1f8:	11000182 	smlabbne	r0, r2, r1, r0
     1fc:	19429501 	stmdbne	r2, {r0, r8, sl, ip, pc}^
     200:	00001331 	andeq	r1, r0, r1, lsr r3
     204:	03003426 	movweq	r3, #1062	; 0x426
     208:	3b0b3a08 	blcc	2cea30 <__Stack_Size+0x2ce630>
     20c:	02134905 	andseq	r4, r3, #81920	; 0x14000
     210:	27000017 	smladcs	r0, r7, r0, r0
     214:	00018289 	andeq	r8, r1, r9, lsl #5
     218:	13310111 	teqne	r1, #1073741828	; 0x40000004
     21c:	89280000 	stmdbhi	r8!, {}	; <UNPREDICTABLE>
     220:	11010182 	smlabbne	r1, r2, r1, r0
     224:	19429501 	stmdbne	r2, {r0, r8, sl, ip, pc}^
     228:	00001331 	andeq	r1, r0, r1, lsr r3
     22c:	3f012e29 	svccc	0x00012e29
     230:	3a0e0319 	bcc	380e9c <__Stack_Size+0x380a9c>
     234:	27053b0b 	strcs	r3, [r5, -fp, lsl #22]
     238:	11134919 	tstne	r3, r9, lsl r9
     23c:	40061201 	andmi	r1, r6, r1, lsl #4
     240:	19429718 	stmdbne	r2, {r3, r4, r8, r9, sl, ip, pc}^
     244:	00001301 	andeq	r1, r0, r1, lsl #6
     248:	0300052a 	movweq	r0, #1322	; 0x52a
     24c:	3b0b3a0e 	blcc	2cea8c <__Stack_Size+0x2ce68c>
     250:	02134905 	andseq	r4, r3, #81920	; 0x14000
     254:	2b000018 	blcs	2bc <_Minimum_Stack_Size+0x1bc>
     258:	0e030034 	mcreq	0, 0, r0, cr3, cr4, {1}
     25c:	053b0b3a 	ldreq	r0, [fp, #-2874]!	; 0xb3a
     260:	0b1c1349 	bleq	704f8c <__Stack_Size+0x704b8c>
     264:	0b2c0000 	bleq	b0026c <__Stack_Size+0xaffe6c>
     268:	12011101 	andne	r1, r1, #1073741824	; 0x40000000
     26c:	00130106 	andseq	r0, r3, r6, lsl #2
     270:	001d2d00 	andseq	r2, sp, r0, lsl #26
     274:	01111331 	tsteq	r1, r1, lsr r3
     278:	0b580612 	bleq	1601ac8 <__Stack_Size+0x16016c8>
     27c:	00000559 	andeq	r0, r0, r9, asr r5
     280:	0182892e 	orreq	r8, r2, lr, lsr #18
     284:	93011100 	movwls	r1, #4352	; 0x1100
     288:	00001842 	andeq	r1, r0, r2, asr #16
     28c:	31011d2f 	tstcc	r1, pc, lsr #26
     290:	12011113 	andne	r1, r1, #-1073741820	; 0xc0000004
     294:	590b5806 	stmdbpl	fp, {r1, r2, fp, ip, lr}
     298:	00130105 	andseq	r0, r3, r5, lsl #2
     29c:	01013000 	mrseq	r3, (UNDEF: 1)
     2a0:	13011349 	movwne	r1, #4937	; 0x1349
     2a4:	21310000 	teqcs	r1, r0
     2a8:	2f134900 	svccs	0x00134900
     2ac:	3200000b 	andcc	r0, r0, #11
     2b0:	01018289 	smlabbeq	r1, r9, r2, r8
     2b4:	42950111 	addsmi	r0, r5, #1073741828	; 0x40000004
     2b8:	01133119 	tsteq	r3, r9, lsl r1
     2bc:	33000013 	movwcc	r0, #19
     2c0:	193f012e 	ldmdbne	pc!, {r1, r2, r3, r5, r8}	; <UNPREDICTABLE>
     2c4:	0b3a0e03 	bleq	e83ad8 <__Stack_Size+0xe836d8>
     2c8:	19270b3b 	stmdbne	r7!, {r0, r1, r3, r4, r5, r8, r9, fp}
     2cc:	01111349 	tsteq	r1, r9, asr #6
     2d0:	18400612 	stmdane	r0, {r1, r4, r9, sl}^
     2d4:	01194297 			; <UNDEFINED> instruction: 0x01194297
     2d8:	34000013 	strcc	r0, [r0], #-19
     2dc:	0e030034 	mcreq	0, 0, r0, cr3, cr4, {1}
     2e0:	0b3b0b3a 	bleq	ec2fd0 <__Stack_Size+0xec2bd0>
     2e4:	18021349 	stmdane	r2, {r0, r3, r6, r8, r9, ip}
     2e8:	34350000 	ldrtcc	r0, [r5], #-0
     2ec:	3a0e0300 	bcc	380ef4 <__Stack_Size+0x380af4>
     2f0:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
     2f4:	02193f13 	andseq	r3, r9, #19, 30	; 0x4c
     2f8:	36000018 			; <UNDEFINED> instruction: 0x36000018
     2fc:	13490021 	movtne	r0, #36897	; 0x9021
     300:	0000052f 	andeq	r0, r0, pc, lsr #10
     304:	03003437 	movweq	r3, #1079	; 0x437
     308:	3b0b3a0e 	blcc	2ceb48 <__Stack_Size+0x2ce748>
     30c:	3f13490b 	svccc	0x0013490b
     310:	00193c19 	andseq	r3, r9, r9, lsl ip
     314:	00343800 	eorseq	r3, r4, r0, lsl #16
     318:	0b3a0e03 	bleq	e83b2c <__Stack_Size+0xe8372c>
     31c:	1349053b 	movtne	r0, #38203	; 0x953b
     320:	1802193f 	stmdane	r2, {r0, r1, r2, r3, r4, r5, r8, fp, ip}
     324:	34390000 	ldrtcc	r0, [r9], #-0
     328:	3a0e0300 	bcc	380f30 <__Stack_Size+0x380b30>
     32c:	49053b0b 	stmdbmi	r5, {r0, r1, r3, r8, r9, fp, ip, sp}
     330:	3c193f13 	ldccc	15, cr3, [r9], {19}
     334:	3a000019 	bcc	3a0 <_Minimum_Stack_Size+0x2a0>
     338:	193f012e 	ldmdbne	pc!, {r1, r2, r3, r5, r8}	; <UNPREDICTABLE>
     33c:	0b3a0e03 	bleq	e83b50 <__Stack_Size+0xe83750>
     340:	1927053b 	stmdbne	r7!, {r0, r1, r3, r4, r5, r8, sl}
     344:	1301193c 	movwne	r1, #6460	; 0x193c
     348:	053b0000 	ldreq	r0, [fp, #-0]!
     34c:	00134900 	andseq	r4, r3, r0, lsl #18
     350:	012e3c00 	teqeq	lr, r0, lsl #24
     354:	0e03193f 	mcreq	9, 0, r1, cr3, cr15, {1}
     358:	0b3b0b3a 	bleq	ec3048 <__Stack_Size+0xec2c48>
     35c:	193c1927 	ldmdbne	ip!, {r0, r1, r2, r5, r8, fp, ip}
     360:	00001301 	andeq	r1, r0, r1, lsl #6
     364:	3f012e3d 	svccc	0x00012e3d
     368:	3a0e0319 	bcc	380fd4 <__Stack_Size+0x380bd4>
     36c:	270b3b0b 	strcs	r3, [fp, -fp, lsl #22]
     370:	3c134919 	ldccc	9, cr4, [r3], {25}
     374:	00130119 	andseq	r0, r3, r9, lsl r1
     378:	002e3e00 	eoreq	r3, lr, r0, lsl #28
     37c:	0e03193f 	mcreq	9, 0, r1, cr3, cr15, {1}
     380:	0b3b0b3a 	bleq	ec3070 <__Stack_Size+0xec2c70>
     384:	193c1927 	ldmdbne	ip!, {r0, r1, r2, r5, r8, fp, ip}
     388:	2e3f0000 	cdpcs	0, 3, cr0, cr15, cr0, {0}
     38c:	03193f00 	tsteq	r9, #0, 30
     390:	3b0b3a0e 	blcc	2cebd0 <__Stack_Size+0x2ce7d0>
     394:	3c192705 	ldccc	7, cr2, [r9], {5}
     398:	40000019 	andmi	r0, r0, r9, lsl r0
     39c:	193f002e 	ldmdbne	pc!, {r1, r2, r3, r5}	; <UNPREDICTABLE>
     3a0:	0b3a0e03 	bleq	e83bb4 <__Stack_Size+0xe837b4>
     3a4:	19270b3b 	stmdbne	r7!, {r0, r1, r3, r4, r5, r8, r9, fp}
     3a8:	193c1349 	ldmdbne	ip!, {r0, r3, r6, r8, r9, ip}
     3ac:	2e410000 	cdpcs	0, 4, cr0, cr1, cr0, {0}
     3b0:	03193f01 	tsteq	r9, #1, 30
     3b4:	3b0b3a0e 	blcc	2cebf4 <__Stack_Size+0x2ce7f4>
     3b8:	49192705 	ldmdbmi	r9, {r0, r2, r8, r9, sl, sp}
     3bc:	01193c13 	tsteq	r9, r3, lsl ip
     3c0:	42000013 	andmi	r0, r0, #19
     3c4:	193f002e 	ldmdbne	pc!, {r1, r2, r3, r5}	; <UNPREDICTABLE>
     3c8:	0b3a0e03 	bleq	e83bdc <__Stack_Size+0xe837dc>
     3cc:	1927053b 	stmdbne	r7!, {r0, r1, r3, r4, r5, r8, sl}
     3d0:	193c1349 	ldmdbne	ip!, {r0, r3, r6, r8, r9, ip}
     3d4:	01000000 	mrseq	r0, (UNDEF: 0)
     3d8:	0e250111 	mcreq	1, 1, r0, cr5, cr1, {0}
     3dc:	0e030b13 	vmoveq.32	d3[0], r0
     3e0:	17550e1b 	smmlane	r5, fp, lr, r0
     3e4:	17100111 			; <UNDEFINED> instruction: 0x17100111
     3e8:	24020000 	strcs	r0, [r2], #-0
     3ec:	3e0b0b00 	vmlacc.f64	d0, d11, d0
     3f0:	000e030b 	andeq	r0, lr, fp, lsl #6
     3f4:	00160300 	andseq	r0, r6, r0, lsl #6
     3f8:	0b3a0803 	bleq	e8240c <__Stack_Size+0xe8200c>
     3fc:	13490b3b 	movtne	r0, #39739	; 0x9b3b
     400:	16040000 	strne	r0, [r4], -r0
     404:	3a0e0300 	bcc	38100c <__Stack_Size+0x380c0c>
     408:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
     40c:	05000013 	streq	r0, [r0, #-19]
     410:	13490035 	movtne	r0, #36917	; 0x9035
     414:	04060000 	streq	r0, [r6], #-0
     418:	3a0b0b01 	bcc	2c3024 <__Stack_Size+0x2c2c24>
     41c:	010b3b0b 	tsteq	fp, fp, lsl #22
     420:	07000013 	smladeq	r0, r3, r0, r0
     424:	0e030028 	cdpeq	0, 0, cr0, cr3, cr8, {1}
     428:	00000d1c 	andeq	r0, r0, ip, lsl sp
     42c:	03002808 	movweq	r2, #2056	; 0x808
     430:	000d1c08 	andeq	r1, sp, r8, lsl #24
     434:	01130900 	tsteq	r3, r0, lsl #18
     438:	0b3a0b0b 	bleq	e8306c <__Stack_Size+0xe82c6c>
     43c:	1301053b 	movwne	r0, #5435	; 0x153b
     440:	0d0a0000 	stceq	0, cr0, [sl, #-0]
     444:	3a080300 	bcc	20104c <__Stack_Size+0x200c4c>
     448:	49053b0b 	stmdbmi	r5, {r0, r1, r3, r8, r9, fp, ip, sp}
     44c:	000b3813 	andeq	r3, fp, r3, lsl r8
     450:	000d0b00 	andeq	r0, sp, r0, lsl #22
     454:	0b3a0e03 	bleq	e83c68 <__Stack_Size+0xe83868>
     458:	1349053b 	movtne	r0, #38203	; 0x953b
     45c:	00000b38 	andeq	r0, r0, r8, lsr fp
     460:	0300160c 	movweq	r1, #1548	; 0x60c
     464:	3b0b3a0e 	blcc	2ceca4 <__Stack_Size+0x2ce8a4>
     468:	00134905 	andseq	r4, r3, r5, lsl #18
     46c:	002e0d00 	eoreq	r0, lr, r0, lsl #26
     470:	0e03193f 	mcreq	9, 0, r1, cr3, cr15, {1}
     474:	0b3b0b3a 	bleq	ec3164 <__Stack_Size+0xec2d64>
     478:	01111927 	tsteq	r1, r7, lsr #18
     47c:	18400612 	stmdane	r0, {r1, r4, r9, sl}^
     480:	00194297 	mulseq	r9, r7, r2
     484:	002e0e00 	eoreq	r0, lr, r0, lsl #28
     488:	0e03193f 	mcreq	9, 0, r1, cr3, cr15, {1}
     48c:	053b0b3a 	ldreq	r0, [fp, #-2874]!	; 0xb3a
     490:	01111927 	tsteq	r1, r7, lsr #18
     494:	18400612 	stmdane	r0, {r1, r4, r9, sl}^
     498:	00194297 	mulseq	r9, r7, r2
     49c:	012e0f00 	teqeq	lr, r0, lsl #30
     4a0:	0e03193f 	mcreq	9, 0, r1, cr3, cr15, {1}
     4a4:	053b0b3a 	ldreq	r0, [fp, #-2874]!	; 0xb3a
     4a8:	01111927 	tsteq	r1, r7, lsr #18
     4ac:	18400612 	stmdane	r0, {r1, r4, r9, sl}^
     4b0:	01194297 			; <UNDEFINED> instruction: 0x01194297
     4b4:	10000013 	andne	r0, r0, r3, lsl r0
     4b8:	00018289 	andeq	r8, r1, r9, lsl #5
     4bc:	42950111 	addsmi	r0, r5, #1073741828	; 0x40000004
     4c0:	00133119 	andseq	r3, r3, r9, lsl r1
     4c4:	82891100 	addhi	r1, r9, #0, 2
     4c8:	01110101 	tsteq	r1, r1, lsl #2
     4cc:	13011331 	movwne	r1, #4913	; 0x1331
     4d0:	8a120000 	bhi	4804d8 <__Stack_Size+0x4800d8>
     4d4:	02000182 	andeq	r0, r0, #-2147483616	; 0x80000020
     4d8:	18429118 	stmdane	r2, {r3, r4, r8, ip, pc}^
     4dc:	89130000 	ldmdbhi	r3, {}	; <UNPREDICTABLE>
     4e0:	11010182 	smlabbne	r1, r2, r1, r0
     4e4:	00133101 	andseq	r3, r3, r1, lsl #2
     4e8:	00341400 	eorseq	r1, r4, r0, lsl #8
     4ec:	0b3a0803 	bleq	e82500 <__Stack_Size+0xe82100>
     4f0:	1349053b 	movtne	r0, #38203	; 0x953b
     4f4:	00001802 	andeq	r1, r0, r2, lsl #16
     4f8:	03003415 	movweq	r3, #1045	; 0x415
     4fc:	3b0b3a0e 	blcc	2ced3c <__Stack_Size+0x2ce93c>
     500:	3f13490b 	svccc	0x0013490b
     504:	00193c19 	andseq	r3, r9, r9, lsl ip
     508:	01011600 	tsteq	r1, r0, lsl #12
     50c:	13011349 	movwne	r1, #4937	; 0x1349
     510:	21170000 	tstcs	r7, r0
     514:	2f134900 	svccs	0x00134900
     518:	18000005 	stmdane	r0, {r0, r2}
     51c:	0e030034 	mcreq	0, 0, r0, cr3, cr4, {1}
     520:	053b0b3a 	ldreq	r0, [fp, #-2874]!	; 0xb3a
     524:	193f1349 	ldmdbne	pc!, {r0, r3, r6, r8, r9, ip}	; <UNPREDICTABLE>
     528:	0000193c 	andeq	r1, r0, ip, lsr r9
     52c:	49002119 	stmdbmi	r0, {r0, r3, r4, r8, sp}
     530:	000b2f13 	andeq	r2, fp, r3, lsl pc
     534:	002e1a00 	eoreq	r1, lr, r0, lsl #20
     538:	0e03193f 	mcreq	9, 0, r1, cr3, cr15, {1}
     53c:	0b3b0b3a 	bleq	ec322c <__Stack_Size+0xec2e2c>
     540:	193c1927 	ldmdbne	ip!, {r0, r1, r2, r5, r8, fp, ip}
     544:	2e1b0000 	cdpcs	0, 1, cr0, cr11, cr0, {0}
     548:	03193f01 	tsteq	r9, #1, 30
     54c:	3b0b3a0e 	blcc	2ced8c <__Stack_Size+0x2ce98c>
     550:	3c192705 	ldccc	7, cr2, [r9], {5}
     554:	00130119 	andseq	r0, r3, r9, lsl r1
     558:	00051c00 	andeq	r1, r5, r0, lsl #24
     55c:	00001349 	andeq	r1, r0, r9, asr #6
     560:	0b000f1d 	bleq	41dc <__Stack_Size+0x3ddc>
     564:	0013490b 	andseq	r4, r3, fp, lsl #18
     568:	002e1e00 	eoreq	r1, lr, r0, lsl #28
     56c:	0e03193f 	mcreq	9, 0, r1, cr3, cr15, {1}
     570:	053b0b3a 	ldreq	r0, [fp, #-2874]!	; 0xb3a
     574:	193c1927 	ldmdbne	ip!, {r0, r1, r2, r5, r8, fp, ip}
     578:	2e1f0000 	cdpcs	0, 1, cr0, cr15, cr0, {0}
     57c:	03193f01 	tsteq	r9, #1, 30
     580:	3b0b3a0e 	blcc	2cedc0 <__Stack_Size+0x2ce9c0>
     584:	4919270b 	ldmdbmi	r9, {r0, r1, r3, r8, r9, sl, sp}
     588:	01193c13 	tsteq	r9, r3, lsl ip
     58c:	20000013 	andcs	r0, r0, r3, lsl r0
     590:	193f012e 	ldmdbne	pc!, {r1, r2, r3, r5, r8}	; <UNPREDICTABLE>
     594:	0b3a0e03 	bleq	e83da8 <__Stack_Size+0xe839a8>
     598:	19270b3b 	stmdbne	r7!, {r0, r1, r3, r4, r5, r8, r9, fp}
     59c:	193c1349 	ldmdbne	ip!, {r0, r3, r6, r8, r9, ip}
     5a0:	01000000 	mrseq	r0, (UNDEF: 0)
     5a4:	0e250111 	mcreq	1, 1, r0, cr5, cr1, {0}
     5a8:	0e030b13 	vmoveq.32	d3[0], r0
     5ac:	17100e1b 			; <UNDEFINED> instruction: 0x17100e1b
     5b0:	24020000 	strcs	r0, [r2], #-0
     5b4:	3e0b0b00 	vmlacc.f64	d0, d11, d0
     5b8:	000e030b 	andeq	r0, lr, fp, lsl #6
     5bc:	00160300 	andseq	r0, r6, r0, lsl #6
     5c0:	0b3a0803 	bleq	e825d4 <__Stack_Size+0xe821d4>
     5c4:	13490b3b 	movtne	r0, #39739	; 0x9b3b
     5c8:	01040000 	mrseq	r0, (UNDEF: 4)
     5cc:	01134901 	tsteq	r3, r1, lsl #18
     5d0:	05000013 	streq	r0, [r0, #-19]
     5d4:	13490021 	movtne	r0, #36897	; 0x9021
     5d8:	00000b2f 	andeq	r0, r0, pc, lsr #22
     5dc:	03003406 	movweq	r3, #1030	; 0x406
     5e0:	3b0b3a0e 	blcc	2cee20 <__Stack_Size+0x2cea20>
     5e4:	3f13490b 	svccc	0x0013490b
     5e8:	00180219 	andseq	r0, r8, r9, lsl r2
     5ec:	00260700 	eoreq	r0, r6, r0, lsl #14
     5f0:	00001349 	andeq	r1, r0, r9, asr #6
     5f4:	01110100 	tsteq	r1, r0, lsl #2
     5f8:	0b130e25 	bleq	4c3e94 <__Stack_Size+0x4c3a94>
     5fc:	0e1b0e03 	cdpeq	14, 1, cr0, cr11, cr3, {0}
     600:	01111755 	tsteq	r1, r5, asr r7
     604:	00001710 	andeq	r1, r0, r0, lsl r7
     608:	0b002402 	bleq	9618 <__Stack_Size+0x9218>
     60c:	030b3e0b 	movweq	r3, #48651	; 0xbe0b
     610:	0300000e 	movweq	r0, #14
     614:	08030016 	stmdaeq	r3, {r1, r2, r4}
     618:	0b3b0b3a 	bleq	ec3308 <__Stack_Size+0xec2f08>
     61c:	00001349 	andeq	r1, r0, r9, asr #6
     620:	03001604 	movweq	r1, #1540	; 0x604
     624:	3b0b3a0e 	blcc	2cee64 <__Stack_Size+0x2cea64>
     628:	0013490b 	andseq	r4, r3, fp, lsl #18
     62c:	00350500 	eorseq	r0, r5, r0, lsl #10
     630:	00001349 	andeq	r1, r0, r9, asr #6
     634:	0b010406 	bleq	41654 <__Stack_Size+0x41254>
     638:	3b0b3a0b 	blcc	2cee6c <__Stack_Size+0x2cea6c>
     63c:	0013010b 	andseq	r0, r3, fp, lsl #2
     640:	00280700 	eoreq	r0, r8, r0, lsl #14
     644:	0d1c0e03 	ldceq	14, cr0, [ip, #-12]
     648:	0f080000 	svceq	0x00080000
     64c:	490b0b00 	stmdbmi	fp, {r8, r9, fp}
     650:	09000013 	stmdbeq	r0, {r0, r1, r4}
     654:	0e030104 	adfeqs	f0, f3, f4
     658:	0b3a0b0b 	bleq	e8328c <__Stack_Size+0xe82e8c>
     65c:	13010b3b 	movwne	r0, #6971	; 0x1b3b
     660:	2e0a0000 	cdpcs	0, 0, cr0, cr10, cr0, {0}
     664:	03193f00 	tsteq	r9, #0, 30
     668:	3b0b3a0e 	blcc	2ceea8 <__Stack_Size+0x2ceaa8>
     66c:	1119270b 	tstne	r9, fp, lsl #14
     670:	40061201 	andmi	r1, r6, r1, lsl #4
     674:	19429718 	stmdbne	r2, {r3, r4, r8, r9, sl, ip, pc}^
     678:	2e0b0000 	cdpcs	0, 0, cr0, cr11, cr0, {0}
     67c:	03193f01 	tsteq	r9, #1, 30
     680:	3b0b3a0e 	blcc	2ceec0 <__Stack_Size+0x2ceac0>
     684:	4919270b 	ldmdbmi	r9, {r0, r1, r3, r8, r9, sl, sp}
     688:	12011113 	andne	r1, r1, #-1073741820	; 0xc0000004
     68c:	97184006 	ldrls	r4, [r8, -r6]
     690:	13011942 	movwne	r1, #6466	; 0x1942
     694:	050c0000 	streq	r0, [ip, #-0]
     698:	3a0e0300 	bcc	3812a0 <__Stack_Size+0x380ea0>
     69c:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
     6a0:	00170213 	andseq	r0, r7, r3, lsl r2
     6a4:	00340d00 	eorseq	r0, r4, r0, lsl #26
     6a8:	0b3a0e03 	bleq	e83ebc <__Stack_Size+0xe83abc>
     6ac:	13490b3b 	movtne	r0, #39739	; 0x9b3b
     6b0:	00001702 	andeq	r1, r0, r2, lsl #14
     6b4:	0300340e 	movweq	r3, #1038	; 0x40e
     6b8:	3b0b3a0e 	blcc	2ceef8 <__Stack_Size+0x2ceaf8>
     6bc:	0213490b 	andseq	r4, r3, #180224	; 0x2c000
     6c0:	0f000018 	svceq	0x00000018
     6c4:	1755010b 	ldrbne	r0, [r5, -fp, lsl #2]
     6c8:	89100000 	ldmdbhi	r0, {}	; <UNPREDICTABLE>
     6cc:	11010182 	smlabbne	r1, r2, r1, r0
     6d0:	01133101 	tsteq	r3, r1, lsl #2
     6d4:	11000013 	tstne	r0, r3, lsl r0
     6d8:	0001828a 	andeq	r8, r1, sl, lsl #5
     6dc:	42911802 	addsmi	r1, r1, #131072	; 0x20000
     6e0:	12000018 	andne	r0, r0, #24
     6e4:	00018289 	andeq	r8, r1, r9, lsl #5
     6e8:	13310111 	teqne	r1, #1073741828	; 0x40000004
     6ec:	2e130000 	cdpcs	0, 1, cr0, cr3, cr0, {0}
     6f0:	03193f01 	tsteq	r9, #1, 30
     6f4:	3b0b3a0e 	blcc	2cef34 <__Stack_Size+0x2ceb34>
     6f8:	1119270b 	tstne	r9, fp, lsl #14
     6fc:	40061201 	andmi	r1, r6, r1, lsl #4
     700:	19429718 	stmdbne	r2, {r3, r4, r8, r9, sl, ip, pc}^
     704:	00001301 	andeq	r1, r0, r1, lsl #6
     708:	11010b14 	tstne	r1, r4, lsl fp
     70c:	01061201 	tsteq	r6, r1, lsl #4
     710:	15000013 	strne	r0, [r0, #-19]
     714:	193f012e 	ldmdbne	pc!, {r1, r2, r3, r5, r8}	; <UNPREDICTABLE>
     718:	0b3a0e03 	bleq	e83f2c <__Stack_Size+0xe83b2c>
     71c:	13490b3b 	movtne	r0, #39739	; 0x9b3b
     720:	1301193c 	movwne	r1, #6460	; 0x193c
     724:	18160000 	ldmdane	r6, {}	; <UNPREDICTABLE>
     728:	17000000 	strne	r0, [r0, -r0]
     72c:	01018289 	smlabbeq	r1, r9, r2, r8
     730:	13310111 	teqne	r1, #1073741828	; 0x40000004
     734:	89180000 	ldmdbhi	r8, {}	; <UNPREDICTABLE>
     738:	11010182 	smlabbne	r1, r2, r1, r0
     73c:	19429501 	stmdbne	r2, {r0, r8, sl, ip, pc}^
     740:	00001331 	andeq	r1, r0, r1, lsr r3
     744:	0b002419 	bleq	97b0 <__Stack_Size+0x93b0>
     748:	030b3e0b 	movweq	r3, #48651	; 0xbe0b
     74c:	1a000008 	bne	774 <__Stack_Size+0x374>
     750:	13490101 	movtne	r0, #37121	; 0x9101
     754:	00001301 	andeq	r1, r0, r1, lsl #6
     758:	4900211b 	stmdbmi	r0, {r0, r1, r3, r4, r8, sp}
     75c:	000b2f13 	andeq	r2, fp, r3, lsl pc
     760:	00341c00 	eorseq	r1, r4, r0, lsl #24
     764:	0b3a0e03 	bleq	e83f78 <__Stack_Size+0xe83b78>
     768:	13490b3b 	movtne	r0, #39739	; 0x9b3b
     76c:	1802193f 	stmdane	r2, {r0, r1, r2, r3, r4, r5, r8, fp, ip}
     770:	211d0000 	tstcs	sp, r0
     774:	1e000000 	cdpne	0, 0, cr0, cr0, cr0, {0}
     778:	0e030034 	mcreq	0, 0, r0, cr3, cr4, {1}
     77c:	0b3b0b3a 	bleq	ec346c <__Stack_Size+0xec306c>
     780:	193f1349 	ldmdbne	pc!, {r0, r3, r6, r8, r9, ip}	; <UNPREDICTABLE>
     784:	0000193c 	andeq	r1, r0, ip, lsr r9
     788:	3f012e1f 	svccc	0x00012e1f
     78c:	3a0e0319 	bcc	3813f8 <__Stack_Size+0x380ff8>
     790:	270b3b0b 	strcs	r3, [fp, -fp, lsl #22]
     794:	3c134919 	ldccc	9, cr4, [r3], {25}
     798:	00130119 	andseq	r0, r3, r9, lsl r1
     79c:	00052000 	andeq	r2, r5, r0
     7a0:	00001349 	andeq	r1, r0, r9, asr #6
     7a4:	3f012e21 	svccc	0x00012e21
     7a8:	3a0e0319 	bcc	381414 <__Stack_Size+0x381014>
     7ac:	270b3b0b 	strcs	r3, [fp, -fp, lsl #22]
     7b0:	01193c19 	tsteq	r9, r9, lsl ip
     7b4:	22000013 	andcs	r0, r0, #19
     7b8:	193f012e 	ldmdbne	pc!, {r1, r2, r3, r5, r8}	; <UNPREDICTABLE>
     7bc:	0b3a0e03 	bleq	e83fd0 <__Stack_Size+0xe83bd0>
     7c0:	1927053b 	stmdbne	r7!, {r0, r1, r3, r4, r5, r8, sl}
     7c4:	0000193c 	andeq	r1, r0, ip, lsr r9
     7c8:	01110100 	tsteq	r1, r0, lsl #2
     7cc:	0b130e25 	bleq	4c4068 <__Stack_Size+0x4c3c68>
     7d0:	0e1b0e03 	cdpeq	14, 1, cr0, cr11, cr3, {0}
     7d4:	01111755 	tsteq	r1, r5, asr r7
     7d8:	00001710 	andeq	r1, r0, r0, lsl r7
     7dc:	0b002402 	bleq	97ec <__Stack_Size+0x93ec>
     7e0:	030b3e0b 	movweq	r3, #48651	; 0xbe0b
     7e4:	0300000e 	movweq	r0, #14
     7e8:	08030016 	stmdaeq	r3, {r1, r2, r4}
     7ec:	0b3b0b3a 	bleq	ec34dc <__Stack_Size+0xec30dc>
     7f0:	00001349 	andeq	r1, r0, r9, asr #6
     7f4:	0b000f04 	bleq	440c <__Stack_Size+0x400c>
     7f8:	0013490b 	andseq	r4, r3, fp, lsl #18
     7fc:	01040500 	tsteq	r4, r0, lsl #10
     800:	0b0b0e03 	bleq	2c4014 <__Stack_Size+0x2c3c14>
     804:	0b3b0b3a 	bleq	ec34f4 <__Stack_Size+0xec30f4>
     808:	00001301 	andeq	r1, r0, r1, lsl #6
     80c:	03002806 	movweq	r2, #2054	; 0x806
     810:	000d1c0e 	andeq	r1, sp, lr, lsl #24
     814:	00160700 	andseq	r0, r6, r0, lsl #14
     818:	0b3a0e03 	bleq	e8402c <__Stack_Size+0xe83c2c>
     81c:	13490b3b 	movtne	r0, #39739	; 0x9b3b
     820:	15080000 	strne	r0, [r8, #-0]
     824:	49192701 	ldmdbmi	r9, {r0, r8, r9, sl, sp}
     828:	00130113 	andseq	r0, r3, r3, lsl r1
     82c:	00050900 	andeq	r0, r5, r0, lsl #18
     830:	00001349 	andeq	r1, r0, r9, asr #6
     834:	0301130a 	movweq	r1, #4874	; 0x130a
     838:	3a0b0b0e 	bcc	2c3478 <__Stack_Size+0x2c3078>
     83c:	010b3b0b 	tsteq	fp, fp, lsl #22
     840:	0b000013 	bleq	894 <__Stack_Size+0x494>
     844:	0e03000d 	cdpeq	0, 0, cr0, cr3, cr13, {0}
     848:	0b3b0b3a 	bleq	ec3538 <__Stack_Size+0xec3138>
     84c:	0b381349 	bleq	e05578 <__Stack_Size+0xe05178>
     850:	150c0000 	strne	r0, [ip, #-0]
     854:	00192700 	andseq	r2, r9, r0, lsl #14
     858:	000f0d00 	andeq	r0, pc, r0, lsl #26
     85c:	00000b0b 	andeq	r0, r0, fp, lsl #22
     860:	3f012e0e 	svccc	0x00012e0e
     864:	3a0e0319 	bcc	3814d0 <__Stack_Size+0x3810d0>
     868:	270b3b0b 	strcs	r3, [fp, -fp, lsl #22]
     86c:	12011119 	andne	r1, r1, #1073741830	; 0x40000006
     870:	96184006 	ldrls	r4, [r8], -r6
     874:	13011942 	movwne	r1, #6466	; 0x1942
     878:	890f0000 	stmdbhi	pc, {}	; <UNPREDICTABLE>
     87c:	11000182 	smlabbne	r0, r2, r1, r0
     880:	00133101 	andseq	r3, r3, r1, lsl #2
     884:	00341000 	eorseq	r1, r4, r0
     888:	0b3a0e03 	bleq	e8409c <__Stack_Size+0xe83c9c>
     88c:	13490b3b 	movtne	r0, #39739	; 0x9b3b
     890:	1802193f 	stmdane	r2, {r0, r1, r2, r3, r4, r5, r8, fp, ip}
     894:	35110000 	ldrcc	r0, [r1, #-0]
     898:	00134900 	andseq	r4, r3, r0, lsl #18
     89c:	00341200 	eorseq	r1, r4, r0, lsl #4
     8a0:	0b3a0e03 	bleq	e840b4 <__Stack_Size+0xe83cb4>
     8a4:	13490b3b 	movtne	r0, #39739	; 0x9b3b
     8a8:	193c193f 	ldmdbne	ip!, {r0, r1, r2, r3, r4, r5, r8, fp, ip}
     8ac:	01130000 	tsteq	r3, r0
     8b0:	01134901 	tsteq	r3, r1, lsl #18
     8b4:	14000013 	strne	r0, [r0], #-19
     8b8:	13490021 	movtne	r0, #36897	; 0x9021
     8bc:	00000b2f 	andeq	r0, r0, pc, lsr #22
     8c0:	3f002e15 	svccc	0x00002e15
     8c4:	3a0e0319 	bcc	381530 <__Stack_Size+0x381130>
     8c8:	270b3b0b 	strcs	r3, [fp, -fp, lsl #22]
     8cc:	00193c19 	andseq	r3, r9, r9, lsl ip
     8d0:	11010000 	mrsne	r0, (UNDEF: 1)
     8d4:	130e2501 	movwne	r2, #58625	; 0xe501
     8d8:	1b0e030b 	blne	38150c <__Stack_Size+0x38110c>
     8dc:	1117550e 	tstne	r7, lr, lsl #10
     8e0:	00171001 	andseq	r1, r7, r1
     8e4:	00240200 	eoreq	r0, r4, r0, lsl #4
     8e8:	0b3e0b0b 	bleq	f8351c <__Stack_Size+0xf8311c>
     8ec:	00000e03 	andeq	r0, r0, r3, lsl #28
     8f0:	03001603 	movweq	r1, #1539	; 0x603
     8f4:	3b0b3a08 	blcc	2cf11c <__Stack_Size+0x2ced1c>
     8f8:	0013490b 	andseq	r4, r3, fp, lsl #18
     8fc:	01040400 	tsteq	r4, r0, lsl #8
     900:	0b0b0e03 	bleq	2c4114 <__Stack_Size+0x2c3d14>
     904:	0b3b0b3a 	bleq	ec35f4 <__Stack_Size+0xec31f4>
     908:	00001301 	andeq	r1, r0, r1, lsl #6
     90c:	03002805 	movweq	r2, #2053	; 0x805
     910:	000d1c0e 	andeq	r1, sp, lr, lsl #24
     914:	01130600 	tsteq	r3, r0, lsl #12
     918:	0b0b0e03 	bleq	2c412c <__Stack_Size+0x2c3d2c>
     91c:	0b3b0b3a 	bleq	ec360c <__Stack_Size+0xec320c>
     920:	00001301 	andeq	r1, r0, r1, lsl #6
     924:	03000d07 	movweq	r0, #3335	; 0xd07
     928:	3b0b3a0e 	blcc	2cf168 <__Stack_Size+0x2ced68>
     92c:	3813490b 	ldmdacc	r3, {r0, r1, r3, r8, fp, lr}
     930:	0800000b 	stmdaeq	r0, {r0, r1, r3}
     934:	0b0b000f 	bleq	2c0978 <__Stack_Size+0x2c0578>
     938:	00001349 	andeq	r1, r0, r9, asr #6
     93c:	03001609 	movweq	r1, #1545	; 0x609
     940:	3b0b3a0e 	blcc	2cf180 <__Stack_Size+0x2ced80>
     944:	0013490b 	andseq	r4, r3, fp, lsl #18
     948:	01150a00 	tsteq	r5, r0, lsl #20
     94c:	13491927 	movtne	r1, #39207	; 0x9927
     950:	00001301 	andeq	r1, r0, r1, lsl #6
     954:	4900050b 	stmdbmi	r0, {r0, r1, r3, r8, sl}
     958:	0c000013 	stceq	0, cr0, [r0], {19}
     95c:	08030113 	stmdaeq	r3, {r0, r1, r4, r8}
     960:	0b3a0b0b 	bleq	e83594 <__Stack_Size+0xe83194>
     964:	13010b3b 	movwne	r0, #6971	; 0x1b3b
     968:	0d0d0000 	stceq	0, cr0, [sp, #-0]
     96c:	3a080300 	bcc	201574 <__Stack_Size+0x201174>
     970:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
     974:	000b3813 	andeq	r3, fp, r3, lsl r8
     978:	01170e00 	tsteq	r7, r0, lsl #28
     97c:	0b3a0b0b 	bleq	e835b0 <__Stack_Size+0xe831b0>
     980:	13010b3b 	movwne	r0, #6971	; 0x1b3b
     984:	0d0f0000 	stceq	0, cr0, [pc, #-0]	; 98c <__Stack_Size+0x58c>
     988:	3a080300 	bcc	201590 <__Stack_Size+0x201190>
     98c:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
     990:	10000013 	andne	r0, r0, r3, lsl r0
     994:	19270015 	stmdbne	r7!, {r0, r2, r4}
     998:	0f110000 	svceq	0x00110000
     99c:	000b0b00 	andeq	r0, fp, r0, lsl #22
     9a0:	01131200 	tsteq	r3, r0, lsl #4
     9a4:	0b3a0b0b 	bleq	e835d8 <__Stack_Size+0xe831d8>
     9a8:	13010b3b 	movwne	r0, #6971	; 0x1b3b
     9ac:	2e130000 	cdpcs	0, 1, cr0, cr3, cr0, {0}
     9b0:	03193f01 	tsteq	r9, #1, 30
     9b4:	3b0b3a0e 	blcc	2cf1f4 <__Stack_Size+0x2cedf4>
     9b8:	1119270b 	tstne	r9, fp, lsl #14
     9bc:	40061201 	andmi	r1, r6, r1, lsl #4
     9c0:	19429718 	stmdbne	r2, {r3, r4, r8, r9, sl, ip, pc}^
     9c4:	00001301 	andeq	r1, r0, r1, lsl #6
     9c8:	03003414 	movweq	r3, #1044	; 0x414
     9cc:	3b0b3a0e 	blcc	2cf20c <__Stack_Size+0x2cee0c>
     9d0:	0013490b 	andseq	r4, r3, fp, lsl #18
     9d4:	002e1500 	eoreq	r1, lr, r0, lsl #10
     9d8:	0e03193f 	mcreq	9, 0, r1, cr3, cr15, {1}
     9dc:	0b3b0b3a 	bleq	ec36cc <__Stack_Size+0xec32cc>
     9e0:	01111927 	tsteq	r1, r7, lsr #18
     9e4:	18400612 	stmdane	r0, {r1, r4, r9, sl}^
     9e8:	00194297 	mulseq	r9, r7, r2
     9ec:	012e1600 	teqeq	lr, r0, lsl #12
     9f0:	0e03193f 	mcreq	9, 0, r1, cr3, cr15, {1}
     9f4:	053b0b3a 	ldreq	r0, [fp, #-2874]!	; 0xb3a
     9f8:	13491927 	movtne	r1, #39207	; 0x9927
     9fc:	06120111 			; <UNDEFINED> instruction: 0x06120111
     a00:	42971840 	addsmi	r1, r7, #64, 16	; 0x400000
     a04:	00130119 	andseq	r0, r3, r9, lsl r1
     a08:	00051700 	andeq	r1, r5, r0, lsl #14
     a0c:	0b3a0e03 	bleq	e84220 <__Stack_Size+0xe83e20>
     a10:	1349053b 	movtne	r0, #38203	; 0x953b
     a14:	00001702 	andeq	r1, r0, r2, lsl #14
     a18:	03003418 	movweq	r3, #1048	; 0x418
     a1c:	3b0b3a0e 	blcc	2cf25c <__Stack_Size+0x2cee5c>
     a20:	02134905 	andseq	r4, r3, #81920	; 0x14000
     a24:	19000017 	stmdbne	r0, {r0, r1, r2, r4}
     a28:	01018289 	smlabbeq	r1, r9, r2, r8
     a2c:	00000111 	andeq	r0, r0, r1, lsl r1
     a30:	01828a1a 	orreq	r8, r2, sl, lsl sl
     a34:	91180200 	tstls	r8, r0, lsl #4
     a38:	00001842 	andeq	r1, r0, r2, asr #16
     a3c:	0300051b 	movweq	r0, #1307	; 0x51b
     a40:	3b0b3a0e 	blcc	2cf280 <__Stack_Size+0x2cee80>
     a44:	02134905 	andseq	r4, r3, #81920	; 0x14000
     a48:	1c000018 	stcne	0, cr0, [r0], {24}
     a4c:	00018289 	andeq	r8, r1, r9, lsl #5
     a50:	13310111 	teqne	r1, #1073741828	; 0x40000004
     a54:	891d0000 	ldmdbhi	sp, {}	; <UNPREDICTABLE>
     a58:	11010182 	smlabbne	r1, r2, r1, r0
     a5c:	01133101 	tsteq	r3, r1, lsl #2
     a60:	1e000013 	mcrne	0, 0, r0, cr0, cr3, {0}
     a64:	01018289 	smlabbeq	r1, r9, r2, r8
     a68:	13310111 	teqne	r1, #1073741828	; 0x40000004
     a6c:	891f0000 	ldmdbhi	pc, {}	; <UNPREDICTABLE>
     a70:	11010182 	smlabbne	r1, r2, r1, r0
     a74:	19429501 	stmdbne	r2, {r0, r8, sl, ip, pc}^
     a78:	00001331 	andeq	r1, r0, r1, lsr r3
     a7c:	01828920 	orreq	r8, r2, r0, lsr #18
     a80:	95011100 	strls	r1, [r1, #-256]	; 0x100
     a84:	13311942 	teqne	r1, #1081344	; 0x108000
     a88:	34210000 	strtcc	r0, [r1], #-0
     a8c:	3a0e0300 	bcc	381694 <__Stack_Size+0x381294>
     a90:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
     a94:	02193f13 	andseq	r3, r9, #19, 30	; 0x4c
     a98:	22000018 	andcs	r0, r0, #24
     a9c:	0e030034 	mcreq	0, 0, r0, cr3, cr4, {1}
     aa0:	0b3b0b3a 	bleq	ec3790 <__Stack_Size+0xec3390>
     aa4:	193f1349 	ldmdbne	pc!, {r0, r3, r6, r8, r9, ip}	; <UNPREDICTABLE>
     aa8:	0000193c 	andeq	r1, r0, ip, lsr r9
     aac:	49010123 	stmdbmi	r1, {r0, r1, r5, r8}
     ab0:	00130113 	andseq	r0, r3, r3, lsl r1
     ab4:	00212400 	eoreq	r2, r1, r0, lsl #8
     ab8:	0b2f1349 	bleq	bc57e4 <__Stack_Size+0xbc53e4>
     abc:	26250000 	strtcs	r0, [r5], -r0
     ac0:	00134900 	andseq	r4, r3, r0, lsl #18
     ac4:	00352600 	eorseq	r2, r5, r0, lsl #12
     ac8:	00001349 	andeq	r1, r0, r9, asr #6
     acc:	03003427 	movweq	r3, #1063	; 0x427
     ad0:	3b0b3a0e 	blcc	2cf310 <__Stack_Size+0x2cef10>
     ad4:	3f134905 	svccc	0x00134905
     ad8:	00180219 	andseq	r0, r8, r9, lsl r2
     adc:	00242800 	eoreq	r2, r4, r0, lsl #16
     ae0:	0b3e0b0b 	bleq	f83714 <__Stack_Size+0xf83314>
     ae4:	00000803 	andeq	r0, r0, r3, lsl #16
     ae8:	3f002e29 	svccc	0x00002e29
     aec:	3a0e0319 	bcc	381758 <__Stack_Size+0x381358>
     af0:	270b3b0b 	strcs	r3, [fp, -fp, lsl #22]
     af4:	00193c19 	andseq	r3, r9, r9, lsl ip
     af8:	002e2a00 	eoreq	r2, lr, r0, lsl #20
     afc:	0e03193f 	mcreq	9, 0, r1, cr3, cr15, {1}
     b00:	0b3b0b3a 	bleq	ec37f0 <__Stack_Size+0xec33f0>
     b04:	13491927 	movtne	r1, #39207	; 0x9927
     b08:	0000193c 	andeq	r1, r0, ip, lsr r9
     b0c:	3f012e2b 	svccc	0x00012e2b
     b10:	3a0e0319 	bcc	38177c <__Stack_Size+0x38137c>
     b14:	27053b0b 	strcs	r3, [r5, -fp, lsl #22]
     b18:	01193c19 	tsteq	r9, r9, lsl ip
     b1c:	2c000013 	stccs	0, cr0, [r0], {19}
     b20:	193f012e 	ldmdbne	pc!, {r1, r2, r3, r5, r8}	; <UNPREDICTABLE>
     b24:	0b3a0e03 	bleq	e84338 <__Stack_Size+0xe83f38>
     b28:	19270b3b 	stmdbne	r7!, {r0, r1, r3, r4, r5, r8, r9, fp}
     b2c:	1301193c 	movwne	r1, #6460	; 0x193c
     b30:	2e2d0000 	cdpcs	0, 2, cr0, cr13, cr0, {0}
     b34:	03193f01 	tsteq	r9, #1, 30
     b38:	3b0b3a0e 	blcc	2cf378 <__Stack_Size+0x2cef78>
     b3c:	4919270b 	ldmdbmi	r9, {r0, r1, r3, r8, r9, sl, sp}
     b40:	00193c13 	andseq	r3, r9, r3, lsl ip
     b44:	11010000 	mrsne	r0, (UNDEF: 1)
     b48:	130e2501 	movwne	r2, #58625	; 0xe501
     b4c:	1b0e030b 	blne	381780 <__Stack_Size+0x381380>
     b50:	1117550e 	tstne	r7, lr, lsl #10
     b54:	00171001 	andseq	r1, r7, r1
     b58:	00240200 	eoreq	r0, r4, r0, lsl #4
     b5c:	0b3e0b0b 	bleq	f83790 <__Stack_Size+0xf83390>
     b60:	00000e03 	andeq	r0, r0, r3, lsl #28
     b64:	03001603 	movweq	r1, #1539	; 0x603
     b68:	3b0b3a08 	blcc	2cf390 <__Stack_Size+0x2cef90>
     b6c:	0013490b 	andseq	r4, r3, fp, lsl #18
     b70:	00160400 	andseq	r0, r6, r0, lsl #8
     b74:	0b3a0e03 	bleq	e84388 <__Stack_Size+0xe83f88>
     b78:	13490b3b 	movtne	r0, #39739	; 0x9b3b
     b7c:	35050000 	strcc	r0, [r5, #-0]
     b80:	00134900 	andseq	r4, r3, r0, lsl #18
     b84:	01040600 	tsteq	r4, r0, lsl #12
     b88:	0b3a0b0b 	bleq	e837bc <__Stack_Size+0xe833bc>
     b8c:	13010b3b 	movwne	r0, #6971	; 0x1b3b
     b90:	28070000 	stmdacs	r7, {}	; <UNPREDICTABLE>
     b94:	1c0e0300 	stcne	3, cr0, [lr], {-0}
     b98:	0800000d 	stmdaeq	r0, {r0, r2, r3}
     b9c:	0b0b0113 	bleq	2c0ff0 <__Stack_Size+0x2c0bf0>
     ba0:	053b0b3a 	ldreq	r0, [fp, #-2874]!	; 0xb3a
     ba4:	00001301 	andeq	r1, r0, r1, lsl #6
     ba8:	03000d09 	movweq	r0, #3337	; 0xd09
     bac:	3b0b3a08 	blcc	2cf3d4 <__Stack_Size+0x2cefd4>
     bb0:	38134905 	ldmdacc	r3, {r0, r2, r8, fp, lr}
     bb4:	0a00000b 	beq	be8 <__Stack_Size+0x7e8>
     bb8:	0e03000d 	cdpeq	0, 0, cr0, cr3, cr13, {0}
     bbc:	053b0b3a 	ldreq	r0, [fp, #-2874]!	; 0xb3a
     bc0:	0b381349 	bleq	e058ec <__Stack_Size+0xe054ec>
     bc4:	160b0000 	strne	r0, [fp], -r0
     bc8:	3a0e0300 	bcc	3817d0 <__Stack_Size+0x3813d0>
     bcc:	49053b0b 	stmdbmi	r5, {r0, r1, r3, r8, r9, fp, ip, sp}
     bd0:	0c000013 	stceq	0, cr0, [r0], {19}
     bd4:	0b0b000f 	bleq	2c0c18 <__Stack_Size+0x2c0818>
     bd8:	00001349 	andeq	r1, r0, r9, asr #6
     bdc:	0301040d 	movweq	r0, #5133	; 0x140d
     be0:	3a0b0b0e 	bcc	2c3820 <__Stack_Size+0x2c3420>
     be4:	010b3b0b 	tsteq	fp, fp, lsl #22
     be8:	0e000013 	mcreq	0, 0, r0, cr0, cr3, {0}
     bec:	193f012e 	ldmdbne	pc!, {r1, r2, r3, r5, r8}	; <UNPREDICTABLE>
     bf0:	0b3a0e03 	bleq	e84404 <__Stack_Size+0xe84004>
     bf4:	1927053b 	stmdbne	r7!, {r0, r1, r3, r4, r5, r8, sl}
     bf8:	13010b20 	movwne	r0, #6944	; 0x1b20
     bfc:	050f0000 	streq	r0, [pc, #-0]	; c04 <__Stack_Size+0x804>
     c00:	3a0e0300 	bcc	381808 <__Stack_Size+0x381408>
     c04:	49053b0b 	stmdbmi	r5, {r0, r1, r3, r8, r9, fp, ip, sp}
     c08:	10000013 	andne	r0, r0, r3, lsl r0
     c0c:	0e03012e 	adfeqsp	f0, f3, #0.5
     c10:	053b0b3a 	ldreq	r0, [fp, #-2874]!	; 0xb3a
     c14:	01111927 	tsteq	r1, r7, lsr #18
     c18:	18400612 	stmdane	r0, {r1, r4, r9, sl}^
     c1c:	01194297 			; <UNDEFINED> instruction: 0x01194297
     c20:	11000013 	tstne	r0, r3, lsl r0
     c24:	0e030005 	cdpeq	0, 0, cr0, cr3, cr5, {0}
     c28:	053b0b3a 	ldreq	r0, [fp, #-2874]!	; 0xb3a
     c2c:	17021349 	strne	r1, [r2, -r9, asr #6]
     c30:	05120000 	ldreq	r0, [r2, #-0]
     c34:	3a0e0300 	bcc	38183c <__Stack_Size+0x38143c>
     c38:	49053b0b 	stmdbmi	r5, {r0, r1, r3, r8, r9, fp, ip, sp}
     c3c:	00180213 	andseq	r0, r8, r3, lsl r2
     c40:	00051300 	andeq	r1, r5, r0, lsl #6
     c44:	0b3a0803 	bleq	e82c58 <__Stack_Size+0xe82858>
     c48:	1349053b 	movtne	r0, #38203	; 0x953b
     c4c:	00001802 	andeq	r1, r0, r2, lsl #16
     c50:	03003414 	movweq	r3, #1044	; 0x414
     c54:	3b0b3a08 	blcc	2cf47c <__Stack_Size+0x2cf07c>
     c58:	02134905 	andseq	r4, r3, #81920	; 0x14000
     c5c:	15000017 	strne	r0, [r0, #-23]
     c60:	193f012e 	ldmdbne	pc!, {r1, r2, r3, r5, r8}	; <UNPREDICTABLE>
     c64:	0b3a0e03 	bleq	e84478 <__Stack_Size+0xe84078>
     c68:	19270b3b 	stmdbne	r7!, {r0, r1, r3, r4, r5, r8, r9, fp}
     c6c:	01111349 	tsteq	r1, r9, asr #6
     c70:	18400612 	stmdane	r0, {r1, r4, r9, sl}^
     c74:	01194297 			; <UNDEFINED> instruction: 0x01194297
     c78:	16000013 			; <UNDEFINED> instruction: 0x16000013
     c7c:	0e030034 	mcreq	0, 0, r0, cr3, cr4, {1}
     c80:	0b3b0b3a 	bleq	ec3970 <__Stack_Size+0xec3570>
     c84:	0b1c1349 	bleq	7059b0 <__Stack_Size+0x7055b0>
     c88:	1d170000 	ldcne	0, cr0, [r7, #-0]
     c8c:	11133101 	tstne	r3, r1, lsl #2
     c90:	58061201 	stmdapl	r6, {r0, r9, ip}
     c94:	000b590b 	andeq	r5, fp, fp, lsl #18
     c98:	00051800 	andeq	r1, r5, r0, lsl #16
     c9c:	0b1c1331 	bleq	705968 <__Stack_Size+0x705568>
     ca0:	0b190000 	bleq	640ca8 <__Stack_Size+0x6408a8>
     ca4:	12011101 	andne	r1, r1, #1073741824	; 0x40000000
     ca8:	1a000006 	bne	cc8 <__Stack_Size+0x8c8>
     cac:	01018289 	smlabbeq	r1, r9, r2, r8
     cb0:	13310111 	teqne	r1, #1073741828	; 0x40000004
     cb4:	8a1b0000 	bhi	6c0cbc <__Stack_Size+0x6c08bc>
     cb8:	02000182 	andeq	r0, r0, #-2147483616	; 0x80000020
     cbc:	18429118 	stmdane	r2, {r3, r4, r8, ip, pc}^
     cc0:	2e1c0000 	cdpcs	0, 1, cr0, cr12, cr0, {0}
     cc4:	03193f01 	tsteq	r9, #1, 30
     cc8:	3b0b3a0e 	blcc	2cf508 <__Stack_Size+0x2cf108>
     ccc:	1119270b 	tstne	r9, fp, lsl #14
     cd0:	40061201 	andmi	r1, r6, r1, lsl #4
     cd4:	19429718 	stmdbne	r2, {r3, r4, r8, r9, sl, ip, pc}^
     cd8:	00001301 	andeq	r1, r0, r1, lsl #6
     cdc:	0182891d 	orreq	r8, r2, sp, lsl r9
     ce0:	95011100 	strls	r1, [r1, #-256]	; 0x100
     ce4:	13311942 	teqne	r1, #1081344	; 0x108000
     ce8:	2e1e0000 	cdpcs	0, 1, cr0, cr14, cr0, {0}
     cec:	11133101 	tstne	r3, r1, lsl #2
     cf0:	40061201 	andmi	r1, r6, r1, lsl #4
     cf4:	19429718 	stmdbne	r2, {r3, r4, r8, r9, sl, ip, pc}^
     cf8:	00001301 	andeq	r1, r0, r1, lsl #6
     cfc:	3100051f 	tstcc	r0, pc, lsl r5
     d00:	00170213 	andseq	r0, r7, r3, lsl r2
     d04:	010b2000 	mrseq	r2, (UNDEF: 11)
     d08:	06120111 			; <UNDEFINED> instruction: 0x06120111
     d0c:	00001301 	andeq	r1, r0, r1, lsl #6
     d10:	01828921 	orreq	r8, r2, r1, lsr #18
     d14:	95011101 	strls	r1, [r1, #-257]	; 0x101
     d18:	13311942 	teqne	r1, #1081344	; 0x108000
     d1c:	2e220000 	cdpcs	0, 2, cr0, cr2, cr0, {0}
     d20:	03193f01 	tsteq	r9, #1, 30
     d24:	3b0b3a0e 	blcc	2cf564 <__Stack_Size+0x2cf164>
     d28:	11192705 	tstne	r9, r5, lsl #14
     d2c:	40061201 	andmi	r1, r6, r1, lsl #4
     d30:	19429718 	stmdbne	r2, {r3, r4, r8, r9, sl, ip, pc}^
     d34:	00001301 	andeq	r1, r0, r1, lsl #6
     d38:	03003423 	movweq	r3, #1059	; 0x423
     d3c:	3b0b3a0e 	blcc	2cf57c <__Stack_Size+0x2cf17c>
     d40:	02134905 	andseq	r4, r3, #81920	; 0x14000
     d44:	24000017 	strcs	r0, [r0], #-23
     d48:	01018289 	smlabbeq	r1, r9, r2, r8
     d4c:	13310111 	teqne	r1, #1073741828	; 0x40000004
     d50:	00001301 	andeq	r1, r0, r1, lsl #6
     d54:	03000525 	movweq	r0, #1317	; 0x525
     d58:	3b0b3a08 	blcc	2cf580 <__Stack_Size+0x2cf180>
     d5c:	02134905 	andseq	r4, r3, #81920	; 0x14000
     d60:	26000017 			; <UNDEFINED> instruction: 0x26000017
     d64:	0e030034 	mcreq	0, 0, r0, cr3, cr4, {1}
     d68:	053b0b3a 	ldreq	r0, [fp, #-2874]!	; 0xb3a
     d6c:	00001349 	andeq	r1, r0, r9, asr #6
     d70:	03003427 	movweq	r3, #1063	; 0x427
     d74:	3b0b3a0e 	blcc	2cf5b4 <__Stack_Size+0x2cf1b4>
     d78:	3f13490b 	svccc	0x0013490b
     d7c:	00193c19 	andseq	r3, r9, r9, lsl ip
     d80:	01012800 	tsteq	r1, r0, lsl #16
     d84:	13011349 	movwne	r1, #4937	; 0x1349
     d88:	21290000 	teqcs	r9, r0
     d8c:	2f134900 	svccs	0x00134900
     d90:	2a00000b 	bcs	dc4 <__Stack_Size+0x9c4>
     d94:	0e030034 	mcreq	0, 0, r0, cr3, cr4, {1}
     d98:	0b3b0b3a 	bleq	ec3a88 <__Stack_Size+0xec3688>
     d9c:	193f1349 	ldmdbne	pc!, {r0, r3, r6, r8, r9, ip}	; <UNPREDICTABLE>
     da0:	00001802 	andeq	r1, r0, r2, lsl #16
     da4:	3f012e2b 	svccc	0x00012e2b
     da8:	3a0e0319 	bcc	381a14 <__Stack_Size+0x381614>
     dac:	270b3b0b 	strcs	r3, [fp, -fp, lsl #22]
     db0:	01193c19 	tsteq	r9, r9, lsl ip
     db4:	2c000013 	stccs	0, cr0, [r0], {19}
     db8:	13490005 	movtne	r0, #36869	; 0x9005
     dbc:	2e2d0000 	cdpcs	0, 2, cr0, cr13, cr0, {0}
     dc0:	03193f01 	tsteq	r9, #1, 30
     dc4:	3b0b3a0e 	blcc	2cf604 <__Stack_Size+0x2cf204>
     dc8:	3c192705 	ldccc	7, cr2, [r9], {5}
     dcc:	00130119 	andseq	r0, r3, r9, lsl r1
     dd0:	012e2e00 	teqeq	lr, r0, lsl #28
     dd4:	0e03193f 	mcreq	9, 0, r1, cr3, cr15, {1}
     dd8:	053b0b3a 	ldreq	r0, [fp, #-2874]!	; 0xb3a
     ddc:	193c1927 	ldmdbne	ip!, {r0, r1, r2, r5, r8, fp, ip}
     de0:	01000000 	mrseq	r0, (UNDEF: 0)
     de4:	0e250111 	mcreq	1, 1, r0, cr5, cr1, {0}
     de8:	0e030b13 	vmoveq.32	d3[0], r0
     dec:	17550e1b 	smmlane	r5, fp, lr, r0
     df0:	17100111 			; <UNDEFINED> instruction: 0x17100111
     df4:	24020000 	strcs	r0, [r2], #-0
     df8:	3e0b0b00 	vmlacc.f64	d0, d11, d0
     dfc:	000e030b 	andeq	r0, lr, fp, lsl #6
     e00:	00160300 	andseq	r0, r6, r0, lsl #6
     e04:	0b3a0803 	bleq	e82e18 <__Stack_Size+0xe82a18>
     e08:	13490b3b 	movtne	r0, #39739	; 0x9b3b
     e0c:	16040000 	strne	r0, [r4], -r0
     e10:	3a0e0300 	bcc	381a18 <__Stack_Size+0x381618>
     e14:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
     e18:	05000013 	streq	r0, [r0, #-19]
     e1c:	13490035 	movtne	r0, #36917	; 0x9035
     e20:	04060000 	streq	r0, [r6], #-0
     e24:	3a0b0b01 	bcc	2c3a30 <__Stack_Size+0x2c3630>
     e28:	010b3b0b 	tsteq	fp, fp, lsl #22
     e2c:	07000013 	smladeq	r0, r3, r0, r0
     e30:	0e030028 	cdpeq	0, 0, cr0, cr3, cr8, {1}
     e34:	00000d1c 	andeq	r0, r0, ip, lsl sp
     e38:	03002808 	movweq	r2, #2056	; 0x808
     e3c:	000d1c08 	andeq	r1, sp, r8, lsl #24
     e40:	01130900 	tsteq	r3, r0, lsl #18
     e44:	0b3a0b0b 	bleq	e83a78 <__Stack_Size+0xe83678>
     e48:	1301053b 	movwne	r0, #5435	; 0x153b
     e4c:	0d0a0000 	stceq	0, cr0, [sl, #-0]
     e50:	3a080300 	bcc	201a58 <__Stack_Size+0x201658>
     e54:	49053b0b 	stmdbmi	r5, {r0, r1, r3, r8, r9, fp, ip, sp}
     e58:	000b3813 	andeq	r3, fp, r3, lsl r8
     e5c:	000d0b00 	andeq	r0, sp, r0, lsl #22
     e60:	0b3a0e03 	bleq	e84674 <__Stack_Size+0xe84274>
     e64:	1349053b 	movtne	r0, #38203	; 0x953b
     e68:	00000b38 	andeq	r0, r0, r8, lsr fp
     e6c:	0300160c 	movweq	r1, #1548	; 0x60c
     e70:	3b0b3a0e 	blcc	2cf6b0 <__Stack_Size+0x2cf2b0>
     e74:	00134905 	andseq	r4, r3, r5, lsl #18
     e78:	012e0d00 	teqeq	lr, r0, lsl #26
     e7c:	0e03193f 	mcreq	9, 0, r1, cr3, cr15, {1}
     e80:	053b0b3a 	ldreq	r0, [fp, #-2874]!	; 0xb3a
     e84:	13491927 	movtne	r1, #39207	; 0x9927
     e88:	13010b20 	movwne	r0, #6944	; 0x1b20
     e8c:	340e0000 	strcc	r0, [lr], #-0
     e90:	3a0e0300 	bcc	381a98 <__Stack_Size+0x381698>
     e94:	49053b0b 	stmdbmi	r5, {r0, r1, r3, r8, r9, fp, ip, sp}
     e98:	0f000013 	svceq	0x00000013
     e9c:	193f012e 	ldmdbne	pc!, {r1, r2, r3, r5, r8}	; <UNPREDICTABLE>
     ea0:	0b3a0e03 	bleq	e846b4 <__Stack_Size+0xe842b4>
     ea4:	19270b3b 	stmdbne	r7!, {r0, r1, r3, r4, r5, r8, r9, fp}
     ea8:	06120111 			; <UNDEFINED> instruction: 0x06120111
     eac:	42971840 	addsmi	r1, r7, #64, 16	; 0x400000
     eb0:	00130119 	andseq	r0, r3, r9, lsl r1
     eb4:	00051000 	andeq	r1, r5, r0
     eb8:	0b3a0e03 	bleq	e846cc <__Stack_Size+0xe842cc>
     ebc:	13490b3b 	movtne	r0, #39739	; 0x9b3b
     ec0:	00001702 	andeq	r1, r0, r2, lsl #14
     ec4:	3f002e11 	svccc	0x00002e11
     ec8:	3a0e0319 	bcc	381b34 <__Stack_Size+0x381734>
     ecc:	270b3b0b 	strcs	r3, [fp, -fp, lsl #22]
     ed0:	12011119 	andne	r1, r1, #1073741830	; 0x40000006
     ed4:	97184006 	ldrls	r4, [r8, -r6]
     ed8:	00001942 	andeq	r1, r0, r2, asr #18
     edc:	3f002e12 	svccc	0x00002e12
     ee0:	3a0e0319 	bcc	381b4c <__Stack_Size+0x38174c>
     ee4:	27053b0b 	strcs	r3, [r5, -fp, lsl #22]
     ee8:	11134919 	tstne	r3, r9, lsl r9
     eec:	40061201 	andmi	r1, r6, r1, lsl #4
     ef0:	19429718 	stmdbne	r2, {r3, r4, r8, r9, sl, ip, pc}^
     ef4:	2e130000 	cdpcs	0, 1, cr0, cr3, cr0, {0}
     ef8:	03193f01 	tsteq	r9, #1, 30
     efc:	3b0b3a0e 	blcc	2cf73c <__Stack_Size+0x2cf33c>
     f00:	49192705 	ldmdbmi	r9, {r0, r2, r8, r9, sl, sp}
     f04:	12011113 	andne	r1, r1, #-1073741820	; 0xc0000004
     f08:	97184006 	ldrls	r4, [r8, -r6]
     f0c:	13011942 	movwne	r1, #6466	; 0x1942
     f10:	34140000 	ldrcc	r0, [r4], #-0
     f14:	3a0e0300 	bcc	381b1c <__Stack_Size+0x38171c>
     f18:	49053b0b 	stmdbmi	r5, {r0, r1, r3, r8, r9, fp, ip, sp}
     f1c:	00170213 	andseq	r0, r7, r3, lsl r2
     f20:	012e1500 	teqeq	lr, r0, lsl #10
     f24:	0e03193f 	mcreq	9, 0, r1, cr3, cr15, {1}
     f28:	053b0b3a 	ldreq	r0, [fp, #-2874]!	; 0xb3a
     f2c:	01111927 	tsteq	r1, r7, lsr #18
     f30:	18400612 	stmdane	r0, {r1, r4, r9, sl}^
     f34:	01194297 			; <UNDEFINED> instruction: 0x01194297
     f38:	16000013 			; <UNDEFINED> instruction: 0x16000013
     f3c:	0e030005 	cdpeq	0, 0, cr0, cr3, cr5, {0}
     f40:	053b0b3a 	ldreq	r0, [fp, #-2874]!	; 0xb3a
     f44:	17021349 	strne	r1, [r2, -r9, asr #6]
     f48:	05170000 	ldreq	r0, [r7, #-0]
     f4c:	3a0e0300 	bcc	381b54 <__Stack_Size+0x381754>
     f50:	49053b0b 	stmdbmi	r5, {r0, r1, r3, r8, r9, fp, ip, sp}
     f54:	00180213 	andseq	r0, r8, r3, lsl r2
     f58:	012e1800 	teqeq	lr, r0, lsl #16
     f5c:	01111331 	tsteq	r1, r1, lsr r3
     f60:	18400612 	stmdane	r0, {r1, r4, r9, sl}^
     f64:	01194297 			; <UNDEFINED> instruction: 0x01194297
     f68:	19000013 	stmdbne	r0, {r0, r1, r4}
     f6c:	13310034 	teqne	r1, #52	; 0x34
     f70:	00001702 	andeq	r1, r0, r2, lsl #14
     f74:	11010b1a 	tstne	r1, sl, lsl fp
     f78:	00061201 	andeq	r1, r6, r1, lsl #4
     f7c:	00341b00 	eorseq	r1, r4, r0, lsl #22
     f80:	00001331 	andeq	r1, r0, r1, lsr r3
     f84:	03012e1c 	movweq	r2, #7708	; 0x1e1c
     f88:	3b0b3a0e 	blcc	2cf7c8 <__Stack_Size+0x2cf3c8>
     f8c:	20192705 	andscs	r2, r9, r5, lsl #14
     f90:	0013010b 	andseq	r0, r3, fp, lsl #2
     f94:	00341d00 	eorseq	r1, r4, r0, lsl #26
     f98:	0b3a0803 	bleq	e82fac <__Stack_Size+0xe82bac>
     f9c:	1349053b 	movtne	r0, #38203	; 0x953b
     fa0:	1d1e0000 	ldcne	0, cr0, [lr, #-0]
     fa4:	11133101 	tstne	r3, r1, lsl #2
     fa8:	58061201 	stmdapl	r6, {r0, r9, ip}
     fac:	0105590b 	tsteq	r5, fp, lsl #18
     fb0:	1f000013 	svcne	0x00000013
     fb4:	13310034 	teqne	r1, #52	; 0x34
     fb8:	00001802 	andeq	r1, r0, r2, lsl #16
     fbc:	01828920 	orreq	r8, r2, r0, lsr #18
     fc0:	31011100 	mrscc	r1, (UNDEF: 17)
     fc4:	21000013 	tstcs	r0, r3, lsl r0
     fc8:	193f012e 	ldmdbne	pc!, {r1, r2, r3, r5, r8}	; <UNPREDICTABLE>
     fcc:	0b3a0e03 	bleq	e847e0 <__Stack_Size+0xe843e0>
     fd0:	19270b3b 	stmdbne	r7!, {r0, r1, r3, r4, r5, r8, r9, fp}
     fd4:	01111349 	tsteq	r1, r9, asr #6
     fd8:	18400612 	stmdane	r0, {r1, r4, r9, sl}^
     fdc:	01194297 			; <UNDEFINED> instruction: 0x01194297
     fe0:	22000013 	andcs	r0, r0, #19
     fe4:	0e030034 	mcreq	0, 0, r0, cr3, cr4, {1}
     fe8:	0b3b0b3a 	bleq	ec3cd8 <__Stack_Size+0xec38d8>
     fec:	17021349 	strne	r1, [r2, -r9, asr #6]
     ff0:	89230000 	stmdbhi	r3!, {}	; <UNPREDICTABLE>
     ff4:	11010182 	smlabbne	r1, r2, r1, r0
     ff8:	01133101 	tsteq	r3, r1, lsl #2
     ffc:	24000013 	strcs	r0, [r0], #-19
    1000:	0001828a 	andeq	r8, r1, sl, lsl #5
    1004:	42911802 	addsmi	r1, r1, #131072	; 0x20000
    1008:	25000018 	strcs	r0, [r0, #-24]
    100c:	01018289 	smlabbeq	r1, r9, r2, r8
    1010:	13310111 	teqne	r1, #1073741828	; 0x40000004
    1014:	2e260000 	cdpcs	0, 2, cr0, cr6, cr0, {0}
    1018:	03193f01 	tsteq	r9, #1, 30
    101c:	3b0b3a0e 	blcc	2cf85c <__Stack_Size+0x2cf45c>
    1020:	49192705 	ldmdbmi	r9, {r0, r2, r8, r9, sl, sp}
    1024:	12011113 	andne	r1, r1, #-1073741820	; 0xc0000004
    1028:	97184006 	ldrls	r4, [r8, -r6]
    102c:	00001942 	andeq	r1, r0, r2, asr #18
    1030:	01110100 	tsteq	r1, r0, lsl #2
    1034:	0b130e25 	bleq	4c48d0 <__Stack_Size+0x4c44d0>
    1038:	0e1b0e03 	cdpeq	14, 1, cr0, cr11, cr3, {0}
    103c:	01111755 	tsteq	r1, r5, asr r7
    1040:	00001710 	andeq	r1, r0, r0, lsl r7
    1044:	0b002402 	bleq	a054 <__Stack_Size+0x9c54>
    1048:	030b3e0b 	movweq	r3, #48651	; 0xbe0b
    104c:	0300000e 	movweq	r0, #14
    1050:	08030016 	stmdaeq	r3, {r1, r2, r4}
    1054:	0b3b0b3a 	bleq	ec3d44 <__Stack_Size+0xec3944>
    1058:	00001349 	andeq	r1, r0, r9, asr #6
    105c:	03001604 	movweq	r1, #1540	; 0x604
    1060:	3b0b3a0e 	blcc	2cf8a0 <__Stack_Size+0x2cf4a0>
    1064:	0013490b 	andseq	r4, r3, fp, lsl #18
    1068:	00350500 	eorseq	r0, r5, r0, lsl #10
    106c:	00001349 	andeq	r1, r0, r9, asr #6
    1070:	0b010406 	bleq	42090 <__Stack_Size+0x41c90>
    1074:	3b0b3a0b 	blcc	2cf8a8 <__Stack_Size+0x2cf4a8>
    1078:	0013010b 	andseq	r0, r3, fp, lsl #2
    107c:	00280700 	eoreq	r0, r8, r0, lsl #14
    1080:	0d1c0e03 	ldceq	14, cr0, [ip, #-12]
    1084:	28080000 	stmdacs	r8, {}	; <UNPREDICTABLE>
    1088:	1c080300 	stcne	3, cr0, [r8], {-0}
    108c:	0900000d 	stmdbeq	r0, {r0, r2, r3}
    1090:	0b0b0113 	bleq	2c14e4 <__Stack_Size+0x2c10e4>
    1094:	053b0b3a 	ldreq	r0, [fp, #-2874]!	; 0xb3a
    1098:	00001301 	andeq	r1, r0, r1, lsl #6
    109c:	03000d0a 	movweq	r0, #3338	; 0xd0a
    10a0:	3b0b3a08 	blcc	2cf8c8 <__Stack_Size+0x2cf4c8>
    10a4:	38134905 	ldmdacc	r3, {r0, r2, r8, fp, lr}
    10a8:	0b00000b 	bleq	10dc <__Stack_Size+0xcdc>
    10ac:	0e030016 	mcreq	0, 0, r0, cr3, cr6, {0}
    10b0:	053b0b3a 	ldreq	r0, [fp, #-2874]!	; 0xb3a
    10b4:	00001349 	andeq	r1, r0, r9, asr #6
    10b8:	3f012e0c 	svccc	0x00012e0c
    10bc:	3a0e0319 	bcc	381d28 <__Stack_Size+0x381928>
    10c0:	270b3b0b 	strcs	r3, [fp, -fp, lsl #22]
    10c4:	12011119 	andne	r1, r1, #1073741830	; 0x40000006
    10c8:	97184006 	ldrls	r4, [r8, -r6]
    10cc:	13011942 	movwne	r1, #6466	; 0x1942
    10d0:	050d0000 	streq	r0, [sp, #-0]
    10d4:	3a0e0300 	bcc	381cdc <__Stack_Size+0x3818dc>
    10d8:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
    10dc:	00180213 	andseq	r0, r8, r3, lsl r2
    10e0:	002e0e00 	eoreq	r0, lr, r0, lsl #28
    10e4:	0e03193f 	mcreq	9, 0, r1, cr3, cr15, {1}
    10e8:	0b3b0b3a 	bleq	ec3dd8 <__Stack_Size+0xec39d8>
    10ec:	01111927 	tsteq	r1, r7, lsr #18
    10f0:	18400612 	stmdane	r0, {r1, r4, r9, sl}^
    10f4:	00194297 	mulseq	r9, r7, r2
    10f8:	012e0f00 	teqeq	lr, r0, lsl #30
    10fc:	0e03193f 	mcreq	9, 0, r1, cr3, cr15, {1}
    1100:	0b3b0b3a 	bleq	ec3df0 <__Stack_Size+0xec39f0>
    1104:	13491927 	movtne	r1, #39207	; 0x9927
    1108:	06120111 			; <UNDEFINED> instruction: 0x06120111
    110c:	42971840 	addsmi	r1, r7, #64, 16	; 0x400000
    1110:	10000019 	andne	r0, r0, r9, lsl r0
    1114:	0e030005 	cdpeq	0, 0, cr0, cr3, cr5, {0}
    1118:	0b3b0b3a 	bleq	ec3e08 <__Stack_Size+0xec3a08>
    111c:	17021349 	strne	r1, [r2, -r9, asr #6]
    1120:	34110000 	ldrcc	r0, [r1], #-0
    1124:	3a0e0300 	bcc	381d2c <__Stack_Size+0x38192c>
    1128:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
    112c:	00170213 	andseq	r0, r7, r3, lsl r2
    1130:	11010000 	mrsne	r0, (UNDEF: 1)
    1134:	130e2501 	movwne	r2, #58625	; 0xe501
    1138:	1b0e030b 	blne	381d6c <__Stack_Size+0x38196c>
    113c:	1117550e 	tstne	r7, lr, lsl #10
    1140:	00171001 	andseq	r1, r7, r1
    1144:	00240200 	eoreq	r0, r4, r0, lsl #4
    1148:	0b3e0b0b 	bleq	f83d7c <__Stack_Size+0xf8397c>
    114c:	00000e03 	andeq	r0, r0, r3, lsl #28
    1150:	03001603 	movweq	r1, #1539	; 0x603
    1154:	3b0b3a08 	blcc	2cf97c <__Stack_Size+0x2cf57c>
    1158:	0013490b 	andseq	r4, r3, fp, lsl #18
    115c:	00160400 	andseq	r0, r6, r0, lsl #8
    1160:	0b3a0e03 	bleq	e84974 <__Stack_Size+0xe84574>
    1164:	13490b3b 	movtne	r0, #39739	; 0x9b3b
    1168:	35050000 	strcc	r0, [r5, #-0]
    116c:	00134900 	andseq	r4, r3, r0, lsl #18
    1170:	01040600 	tsteq	r4, r0, lsl #12
    1174:	0b3a0b0b 	bleq	e83da8 <__Stack_Size+0xe839a8>
    1178:	13010b3b 	movwne	r0, #6971	; 0x1b3b
    117c:	28070000 	stmdacs	r7, {}	; <UNPREDICTABLE>
    1180:	1c0e0300 	stcne	3, cr0, [lr], {-0}
    1184:	0800000d 	stmdaeq	r0, {r0, r2, r3}
    1188:	0b0b0113 	bleq	2c15dc <__Stack_Size+0x2c11dc>
    118c:	053b0b3a 	ldreq	r0, [fp, #-2874]!	; 0xb3a
    1190:	00001301 	andeq	r1, r0, r1, lsl #6
    1194:	03000d09 	movweq	r0, #3337	; 0xd09
    1198:	3b0b3a08 	blcc	2cf9c0 <__Stack_Size+0x2cf5c0>
    119c:	38134905 	ldmdacc	r3, {r0, r2, r8, fp, lr}
    11a0:	0a00000b 	beq	11d4 <__Stack_Size+0xdd4>
    11a4:	0e03000d 	cdpeq	0, 0, cr0, cr3, cr13, {0}
    11a8:	053b0b3a 	ldreq	r0, [fp, #-2874]!	; 0xb3a
    11ac:	0b381349 	bleq	e05ed8 <__Stack_Size+0xe05ad8>
    11b0:	160b0000 	strne	r0, [fp], -r0
    11b4:	3a0e0300 	bcc	381dbc <__Stack_Size+0x3819bc>
    11b8:	49053b0b 	stmdbmi	r5, {r0, r1, r3, r8, r9, fp, ip, sp}
    11bc:	0c000013 	stceq	0, cr0, [r0], {19}
    11c0:	13490101 	movtne	r0, #37121	; 0x9101
    11c4:	00001301 	andeq	r1, r0, r1, lsl #6
    11c8:	4900210d 	stmdbmi	r0, {r0, r2, r3, r8, sp}
    11cc:	000b2f13 	andeq	r2, fp, r3, lsl pc
    11d0:	01130e00 	tsteq	r3, r0, lsl #28
    11d4:	0b3a0b0b 	bleq	e83e08 <__Stack_Size+0xe83a08>
    11d8:	13010b3b 	movwne	r0, #6971	; 0x1b3b
    11dc:	0d0f0000 	stceq	0, cr0, [pc, #-0]	; 11e4 <__Stack_Size+0xde4>
    11e0:	3a0e0300 	bcc	381de8 <__Stack_Size+0x3819e8>
    11e4:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
    11e8:	000b3813 	andeq	r3, fp, r3, lsl r8
    11ec:	012e1000 	teqeq	lr, r0
    11f0:	0e03193f 	mcreq	9, 0, r1, cr3, cr15, {1}
    11f4:	0b3b0b3a 	bleq	ec3ee4 <__Stack_Size+0xec3ae4>
    11f8:	01111927 	tsteq	r1, r7, lsr #18
    11fc:	18400612 	stmdane	r0, {r1, r4, r9, sl}^
    1200:	01194297 			; <UNDEFINED> instruction: 0x01194297
    1204:	11000013 	tstne	r0, r3, lsl r0
    1208:	0e030005 	cdpeq	0, 0, cr0, cr3, cr5, {0}
    120c:	0b3b0b3a 	bleq	ec3efc <__Stack_Size+0xec3afc>
    1210:	17021349 	strne	r1, [r2, -r9, asr #6]
    1214:	89120000 	ldmdbhi	r2, {}	; <UNPREDICTABLE>
    1218:	11010182 	smlabbne	r1, r2, r1, r0
    121c:	01133101 	tsteq	r3, r1, lsl #2
    1220:	13000013 	movwne	r0, #19
    1224:	0001828a 	andeq	r8, r1, sl, lsl #5
    1228:	42911802 	addsmi	r1, r1, #131072	; 0x20000
    122c:	14000018 	strne	r0, [r0], #-24
    1230:	01018289 	smlabbeq	r1, r9, r2, r8
    1234:	42950111 	addsmi	r0, r5, #1073741828	; 0x40000004
    1238:	00133119 	andseq	r3, r3, r9, lsl r1
    123c:	000f1500 	andeq	r1, pc, r0, lsl #10
    1240:	13490b0b 	movtne	r0, #39691	; 0x9b0b
    1244:	05160000 	ldreq	r0, [r6, #-0]
    1248:	3a0e0300 	bcc	381e50 <__Stack_Size+0x381a50>
    124c:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
    1250:	00180213 	andseq	r0, r8, r3, lsl r2
    1254:	00341700 	eorseq	r1, r4, r0, lsl #14
    1258:	0b3a0e03 	bleq	e84a6c <__Stack_Size+0xe8466c>
    125c:	13490b3b 	movtne	r0, #39739	; 0x9b3b
    1260:	00001702 	andeq	r1, r0, r2, lsl #14
    1264:	03003418 	movweq	r3, #1048	; 0x418
    1268:	3b0b3a08 	blcc	2cfa90 <__Stack_Size+0x2cf690>
    126c:	0213490b 	andseq	r4, r3, #180224	; 0x2c000
    1270:	19000017 	stmdbne	r0, {r0, r1, r2, r4}
    1274:	193f012e 	ldmdbne	pc!, {r1, r2, r3, r5, r8}	; <UNPREDICTABLE>
    1278:	0b3a0e03 	bleq	e84a8c <__Stack_Size+0xe8468c>
    127c:	19270b3b 	stmdbne	r7!, {r0, r1, r3, r4, r5, r8, r9, fp}
    1280:	01111349 	tsteq	r1, r9, asr #6
    1284:	18400612 	stmdane	r0, {r1, r4, r9, sl}^
    1288:	01194297 			; <UNDEFINED> instruction: 0x01194297
    128c:	1a000013 	bne	12e0 <__Stack_Size+0xee0>
    1290:	193f012e 	ldmdbne	pc!, {r1, r2, r3, r5, r8}	; <UNPREDICTABLE>
    1294:	0b3a0e03 	bleq	e84aa8 <__Stack_Size+0xe846a8>
    1298:	1927053b 	stmdbne	r7!, {r0, r1, r3, r4, r5, r8, sl}
    129c:	01111349 	tsteq	r1, r9, asr #6
    12a0:	18400612 	stmdane	r0, {r1, r4, r9, sl}^
    12a4:	01194297 			; <UNDEFINED> instruction: 0x01194297
    12a8:	1b000013 	blne	12fc <__Stack_Size+0xefc>
    12ac:	0e030005 	cdpeq	0, 0, cr0, cr3, cr5, {0}
    12b0:	053b0b3a 	ldreq	r0, [fp, #-2874]!	; 0xb3a
    12b4:	17021349 	strne	r1, [r2, -r9, asr #6]
    12b8:	051c0000 	ldreq	r0, [ip, #-0]
    12bc:	3a0e0300 	bcc	381ec4 <__Stack_Size+0x381ac4>
    12c0:	49053b0b 	stmdbmi	r5, {r0, r1, r3, r8, r9, fp, ip, sp}
    12c4:	00180213 	andseq	r0, r8, r3, lsl r2
    12c8:	00341d00 	eorseq	r1, r4, r0, lsl #26
    12cc:	0b3a0e03 	bleq	e84ae0 <__Stack_Size+0xe846e0>
    12d0:	1349053b 	movtne	r0, #38203	; 0x953b
    12d4:	00001702 	andeq	r1, r0, r2, lsl #14
    12d8:	3f012e1e 	svccc	0x00012e1e
    12dc:	3a0e0319 	bcc	381f48 <__Stack_Size+0x381b48>
    12e0:	27053b0b 	strcs	r3, [r5, -fp, lsl #22]
    12e4:	12011119 	andne	r1, r1, #1073741830	; 0x40000006
    12e8:	97184006 	ldrls	r4, [r8, -r6]
    12ec:	13011942 	movwne	r1, #6466	; 0x1942
    12f0:	341f0000 	ldrcc	r0, [pc], #-0	; 12f8 <__Stack_Size+0xef8>
    12f4:	3a080300 	bcc	201efc <__Stack_Size+0x201afc>
    12f8:	49053b0b 	stmdbmi	r5, {r0, r1, r3, r8, r9, fp, ip, sp}
    12fc:	00170213 	andseq	r0, r7, r3, lsl r2
    1300:	012e2000 	teqeq	lr, r0
    1304:	0e03193f 	mcreq	9, 0, r1, cr3, cr15, {1}
    1308:	053b0b3a 	ldreq	r0, [fp, #-2874]!	; 0xb3a
    130c:	193c1927 	ldmdbne	ip!, {r0, r1, r2, r5, r8, fp, ip}
    1310:	05210000 	streq	r0, [r1, #-0]!
    1314:	00134900 	andseq	r4, r3, r0, lsl #18
    1318:	11010000 	mrsne	r0, (UNDEF: 1)
    131c:	130e2501 	movwne	r2, #58625	; 0xe501
    1320:	1b0e030b 	blne	381f54 <__Stack_Size+0x381b54>
    1324:	1117550e 	tstne	r7, lr, lsl #10
    1328:	00171001 	andseq	r1, r7, r1
    132c:	00240200 	eoreq	r0, r4, r0, lsl #4
    1330:	0b3e0b0b 	bleq	f83f64 <__Stack_Size+0xf83b64>
    1334:	00000e03 	andeq	r0, r0, r3, lsl #28
    1338:	03001603 	movweq	r1, #1539	; 0x603
    133c:	3b0b3a08 	blcc	2cfb64 <__Stack_Size+0x2cf764>
    1340:	0013490b 	andseq	r4, r3, fp, lsl #18
    1344:	00160400 	andseq	r0, r6, r0, lsl #8
    1348:	0b3a0e03 	bleq	e84b5c <__Stack_Size+0xe8475c>
    134c:	13490b3b 	movtne	r0, #39739	; 0x9b3b
    1350:	35050000 	strcc	r0, [r5, #-0]
    1354:	00134900 	andseq	r4, r3, r0, lsl #18
    1358:	00260600 	eoreq	r0, r6, r0, lsl #12
    135c:	00001349 	andeq	r1, r0, r9, asr #6
    1360:	0b010407 	bleq	42384 <__Stack_Size+0x41f84>
    1364:	3b0b3a0b 	blcc	2cfb98 <__Stack_Size+0x2cf798>
    1368:	0013010b 	andseq	r0, r3, fp, lsl #2
    136c:	00280800 	eoreq	r0, r8, r0, lsl #16
    1370:	0d1c0e03 	ldceq	14, cr0, [ip, #-12]
    1374:	28090000 	stmdacs	r9, {}	; <UNPREDICTABLE>
    1378:	1c080300 	stcne	3, cr0, [r8], {-0}
    137c:	0a00000d 	beq	13b8 <__Stack_Size+0xfb8>
    1380:	050b0113 	streq	r0, [fp, #-275]	; 0x113
    1384:	053b0b3a 	ldreq	r0, [fp, #-2874]!	; 0xb3a
    1388:	00001301 	andeq	r1, r0, r1, lsl #6
    138c:	03000d0b 	movweq	r0, #3339	; 0xd0b
    1390:	3b0b3a0e 	blcc	2cfbd0 <__Stack_Size+0x2cf7d0>
    1394:	38134905 	ldmdacc	r3, {r0, r2, r8, fp, lr}
    1398:	0c00000b 	stceq	0, cr0, [r0], {11}
    139c:	0e03000d 	cdpeq	0, 0, cr0, cr3, cr13, {0}
    13a0:	053b0b3a 	ldreq	r0, [fp, #-2874]!	; 0xb3a
    13a4:	05381349 	ldreq	r1, [r8, #-841]!	; 0x349
    13a8:	0d0d0000 	stceq	0, cr0, [sp, #-0]
    13ac:	3a080300 	bcc	201fb4 <__Stack_Size+0x201bb4>
    13b0:	49053b0b 	stmdbmi	r5, {r0, r1, r3, r8, r9, fp, ip, sp}
    13b4:	00053813 	andeq	r3, r5, r3, lsl r8
    13b8:	01010e00 	tsteq	r1, r0, lsl #28
    13bc:	13011349 	movwne	r1, #4937	; 0x1349
    13c0:	210f0000 	mrscs	r0, CPSR
    13c4:	2f134900 	svccs	0x00134900
    13c8:	1000000b 	andne	r0, r0, fp
    13cc:	0e030016 	mcreq	0, 0, r0, cr3, cr6, {0}
    13d0:	053b0b3a 	ldreq	r0, [fp, #-2874]!	; 0xb3a
    13d4:	00001349 	andeq	r1, r0, r9, asr #6
    13d8:	0b011311 	bleq	46024 <__Stack_Size+0x45c24>
    13dc:	3b0b3a0b 	blcc	2cfc10 <__Stack_Size+0x2cf810>
    13e0:	00130105 	andseq	r0, r3, r5, lsl #2
    13e4:	000d1200 	andeq	r1, sp, r0, lsl #4
    13e8:	0b3a0803 	bleq	e833fc <__Stack_Size+0xe82ffc>
    13ec:	1349053b 	movtne	r0, #38203	; 0x953b
    13f0:	00000b38 	andeq	r0, r0, r8, lsr fp
    13f4:	0b011313 	bleq	46048 <__Stack_Size+0x45c48>
    13f8:	3b0b3a0b 	blcc	2cfc2c <__Stack_Size+0x2cf82c>
    13fc:	0013010b 	andseq	r0, r3, fp, lsl #2
    1400:	000d1400 	andeq	r1, sp, r0, lsl #8
    1404:	0b3a0e03 	bleq	e84c18 <__Stack_Size+0xe84818>
    1408:	13490b3b 	movtne	r0, #39739	; 0x9b3b
    140c:	00000b38 	andeq	r0, r0, r8, lsr fp
    1410:	3f012e15 	svccc	0x00012e15
    1414:	3a0e0319 	bcc	382080 <__Stack_Size+0x381c80>
    1418:	270b3b0b 	strcs	r3, [fp, -fp, lsl #22]
    141c:	12011119 	andne	r1, r1, #1073741830	; 0x40000006
    1420:	97184006 	ldrls	r4, [r8, -r6]
    1424:	13011942 	movwne	r1, #6466	; 0x1942
    1428:	34160000 	ldrcc	r0, [r6], #-0
    142c:	3a0e0300 	bcc	382034 <__Stack_Size+0x381c34>
    1430:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
    1434:	00170213 	andseq	r0, r7, r3, lsl r2
    1438:	00051700 	andeq	r1, r5, r0, lsl #14
    143c:	0b3a0e03 	bleq	e84c50 <__Stack_Size+0xe84850>
    1440:	13490b3b 	movtne	r0, #39739	; 0x9b3b
    1444:	00001702 	andeq	r1, r0, r2, lsl #14
    1448:	03000518 	movweq	r0, #1304	; 0x518
    144c:	3b0b3a0e 	blcc	2cfc8c <__Stack_Size+0x2cf88c>
    1450:	0213490b 	andseq	r4, r3, #180224	; 0x2c000
    1454:	19000018 	stmdbne	r0, {r3, r4}
    1458:	0b0b000f 	bleq	2c149c <__Stack_Size+0x2c109c>
    145c:	00001349 	andeq	r1, r0, r9, asr #6
    1460:	0182891a 	orreq	r8, r2, sl, lsl r9
    1464:	95011100 	strls	r1, [r1, #-256]	; 0x100
    1468:	13311942 	teqne	r1, #1081344	; 0x108000
    146c:	891b0000 	ldmdbhi	fp, {}	; <UNPREDICTABLE>
    1470:	11010182 	smlabbne	r1, r2, r1, r0
    1474:	19429501 	stmdbne	r2, {r0, r8, sl, ip, pc}^
    1478:	00001331 	andeq	r1, r0, r1, lsr r3
    147c:	01828a1c 	orreq	r8, r2, ip, lsl sl
    1480:	91180200 	tstls	r8, r0, lsl #4
    1484:	00001842 	andeq	r1, r0, r2, asr #16
    1488:	3f012e1d 	svccc	0x00012e1d
    148c:	3a0e0319 	bcc	3820f8 <__Stack_Size+0x381cf8>
    1490:	270b3b0b 	strcs	r3, [fp, -fp, lsl #22]
    1494:	11134919 	tstne	r3, r9, lsl r9
    1498:	40061201 	andmi	r1, r6, r1, lsl #4
    149c:	19429718 	stmdbne	r2, {r3, r4, r8, r9, sl, ip, pc}^
    14a0:	00001301 	andeq	r1, r0, r1, lsl #6
    14a4:	3f002e1e 	svccc	0x00002e1e
    14a8:	3a0e0319 	bcc	382114 <__Stack_Size+0x381d14>
    14ac:	27053b0b 	strcs	r3, [r5, -fp, lsl #22]
    14b0:	11134919 	tstne	r3, r9, lsl r9
    14b4:	40061201 	andmi	r1, r6, r1, lsl #4
    14b8:	19429718 	stmdbne	r2, {r3, r4, r8, r9, sl, ip, pc}^
    14bc:	2e1f0000 	cdpcs	0, 1, cr0, cr15, cr0, {0}
    14c0:	03193f01 	tsteq	r9, #1, 30
    14c4:	3b0b3a0e 	blcc	2cfd04 <__Stack_Size+0x2cf904>
    14c8:	49192705 	ldmdbmi	r9, {r0, r2, r8, r9, sl, sp}
    14cc:	12011113 	andne	r1, r1, #-1073741820	; 0xc0000004
    14d0:	97184006 	ldrls	r4, [r8, -r6]
    14d4:	13011942 	movwne	r1, #6466	; 0x1942
    14d8:	05200000 	streq	r0, [r0, #-0]!
    14dc:	3a0e0300 	bcc	3820e4 <__Stack_Size+0x381ce4>
    14e0:	49053b0b 	stmdbmi	r5, {r0, r1, r3, r8, r9, fp, ip, sp}
    14e4:	00170213 	andseq	r0, r7, r3, lsl r2
    14e8:	00342100 	eorseq	r2, r4, r0, lsl #2
    14ec:	0b3a0e03 	bleq	e84d00 <__Stack_Size+0xe84900>
    14f0:	1349053b 	movtne	r0, #38203	; 0x953b
    14f4:	00001702 	andeq	r1, r0, r2, lsl #14
    14f8:	03003422 	movweq	r3, #1058	; 0x422
    14fc:	3b0b3a08 	blcc	2cfd24 <__Stack_Size+0x2cf924>
    1500:	02134905 	andseq	r4, r3, #81920	; 0x14000
    1504:	23000017 	movwcs	r0, #23
    1508:	193f012e 	ldmdbne	pc!, {r1, r2, r3, r5, r8}	; <UNPREDICTABLE>
    150c:	0b3a0e03 	bleq	e84d20 <__Stack_Size+0xe84920>
    1510:	1927053b 	stmdbne	r7!, {r0, r1, r3, r4, r5, r8, sl}
    1514:	06120111 			; <UNDEFINED> instruction: 0x06120111
    1518:	42971840 	addsmi	r1, r7, #64, 16	; 0x400000
    151c:	00130119 	andseq	r0, r3, r9, lsl r1
    1520:	00052400 	andeq	r2, r5, r0, lsl #8
    1524:	0b3a0e03 	bleq	e84d38 <__Stack_Size+0xe84938>
    1528:	1349053b 	movtne	r0, #38203	; 0x953b
    152c:	00001802 	andeq	r1, r0, r2, lsl #16
    1530:	01828925 	orreq	r8, r2, r5, lsr #18
    1534:	31011100 	mrscc	r1, (UNDEF: 17)
    1538:	26000013 			; <UNDEFINED> instruction: 0x26000013
    153c:	193f002e 	ldmdbne	pc!, {r1, r2, r3, r5}	; <UNPREDICTABLE>
    1540:	0b3a0e03 	bleq	e84d54 <__Stack_Size+0xe84954>
    1544:	1927053b 	stmdbne	r7!, {r0, r1, r3, r4, r5, r8, sl}
    1548:	06120111 			; <UNDEFINED> instruction: 0x06120111
    154c:	42971840 	addsmi	r1, r7, #64, 16	; 0x400000
    1550:	27000019 	smladcs	r0, r9, r0, r0
    1554:	193f002e 	ldmdbne	pc!, {r1, r2, r3, r5}	; <UNPREDICTABLE>
    1558:	0b3a0e03 	bleq	e84d6c <__Stack_Size+0xe8496c>
    155c:	19270b3b 	stmdbne	r7!, {r0, r1, r3, r4, r5, r8, r9, fp}
    1560:	0000193c 	andeq	r1, r0, ip, lsr r9
    1564:	3f012e28 	svccc	0x00012e28
    1568:	3a0e0319 	bcc	3821d4 <__Stack_Size+0x381dd4>
    156c:	270b3b0b 	strcs	r3, [fp, -fp, lsl #22]
    1570:	01193c19 	tsteq	r9, r9, lsl ip
    1574:	29000013 	stmdbcs	r0, {r0, r1, r4}
    1578:	13490005 	movtne	r0, #36869	; 0x9005
    157c:	2e2a0000 	cdpcs	0, 2, cr0, cr10, cr0, {0}
    1580:	03193f00 	tsteq	r9, #0, 30
    1584:	3b0b3a0e 	blcc	2cfdc4 <__Stack_Size+0x2cf9c4>
    1588:	4919270b 	ldmdbmi	r9, {r0, r1, r3, r8, r9, sl, sp}
    158c:	00193c13 	andseq	r3, r9, r3, lsl ip
    1590:	11010000 	mrsne	r0, (UNDEF: 1)
    1594:	130e2501 	movwne	r2, #58625	; 0xe501
    1598:	1b0e030b 	blne	3821cc <__Stack_Size+0x381dcc>
    159c:	1117550e 	tstne	r7, lr, lsl #10
    15a0:	00171001 	andseq	r1, r7, r1
    15a4:	00240200 	eoreq	r0, r4, r0, lsl #4
    15a8:	0b3e0b0b 	bleq	f841dc <__Stack_Size+0xf83ddc>
    15ac:	00000e03 	andeq	r0, r0, r3, lsl #28
    15b0:	03001603 	movweq	r1, #1539	; 0x603
    15b4:	3b0b3a08 	blcc	2cfddc <__Stack_Size+0x2cf9dc>
    15b8:	0013490b 	andseq	r4, r3, fp, lsl #18
    15bc:	00260400 	eoreq	r0, r6, r0, lsl #8
    15c0:	00001349 	andeq	r1, r0, r9, asr #6
    15c4:	03001605 	movweq	r1, #1541	; 0x605
    15c8:	3b0b3a0e 	blcc	2cfe08 <__Stack_Size+0x2cfa08>
    15cc:	0013490b 	andseq	r4, r3, fp, lsl #18
    15d0:	00350600 	eorseq	r0, r5, r0, lsl #12
    15d4:	00001349 	andeq	r1, r0, r9, asr #6
    15d8:	0b010407 	bleq	425fc <__Stack_Size+0x421fc>
    15dc:	3b0b3a0b 	blcc	2cfe10 <__Stack_Size+0x2cfa10>
    15e0:	0013010b 	andseq	r0, r3, fp, lsl #2
    15e4:	00280800 	eoreq	r0, r8, r0, lsl #16
    15e8:	0d1c0e03 	ldceq	14, cr0, [ip, #-12]
    15ec:	28090000 	stmdacs	r9, {}	; <UNPREDICTABLE>
    15f0:	1c080300 	stcne	3, cr0, [r8], {-0}
    15f4:	0a00000d 	beq	1630 <__Stack_Size+0x1230>
    15f8:	0b0b0113 	bleq	2c1a4c <__Stack_Size+0x2c164c>
    15fc:	053b0b3a 	ldreq	r0, [fp, #-2874]!	; 0xb3a
    1600:	00001301 	andeq	r1, r0, r1, lsl #6
    1604:	03000d0b 	movweq	r0, #3339	; 0xd0b
    1608:	3b0b3a08 	blcc	2cfe30 <__Stack_Size+0x2cfa30>
    160c:	38134905 	ldmdacc	r3, {r0, r2, r8, fp, lr}
    1610:	0c00000b 	stceq	0, cr0, [r0], {11}
    1614:	0e03000d 	cdpeq	0, 0, cr0, cr3, cr13, {0}
    1618:	053b0b3a 	ldreq	r0, [fp, #-2874]!	; 0xb3a
    161c:	0b381349 	bleq	e06348 <__Stack_Size+0xe05f48>
    1620:	160d0000 	strne	r0, [sp], -r0
    1624:	3a0e0300 	bcc	38222c <__Stack_Size+0x381e2c>
    1628:	49053b0b 	stmdbmi	r5, {r0, r1, r3, r8, r9, fp, ip, sp}
    162c:	0e000013 	mcreq	0, 0, r0, cr0, cr3, {0}
    1630:	0b0b0113 	bleq	2c1a84 <__Stack_Size+0x2c1684>
    1634:	0b3b0b3a 	bleq	ec4324 <__Stack_Size+0xec3f24>
    1638:	00001301 	andeq	r1, r0, r1, lsl #6
    163c:	03000d0f 	movweq	r0, #3343	; 0xd0f
    1640:	3b0b3a0e 	blcc	2cfe80 <__Stack_Size+0x2cfa80>
    1644:	3813490b 	ldmdacc	r3, {r0, r1, r3, r8, fp, lr}
    1648:	1000000b 	andne	r0, r0, fp
    164c:	193f002e 	ldmdbne	pc!, {r1, r2, r3, r5}	; <UNPREDICTABLE>
    1650:	0b3a0e03 	bleq	e84e64 <__Stack_Size+0xe84a64>
    1654:	19270b3b 	stmdbne	r7!, {r0, r1, r3, r4, r5, r8, r9, fp}
    1658:	06120111 			; <UNDEFINED> instruction: 0x06120111
    165c:	42971840 	addsmi	r1, r7, #64, 16	; 0x400000
    1660:	11000019 	tstne	r0, r9, lsl r0
    1664:	193f012e 	ldmdbne	pc!, {r1, r2, r3, r5, r8}	; <UNPREDICTABLE>
    1668:	0b3a0e03 	bleq	e84e7c <__Stack_Size+0xe84a7c>
    166c:	19270b3b 	stmdbne	r7!, {r0, r1, r3, r4, r5, r8, r9, fp}
    1670:	06120111 			; <UNDEFINED> instruction: 0x06120111
    1674:	42971840 	addsmi	r1, r7, #64, 16	; 0x400000
    1678:	00130119 	andseq	r0, r3, r9, lsl r1
    167c:	00051200 	andeq	r1, r5, r0, lsl #4
    1680:	0b3a0e03 	bleq	e84e94 <__Stack_Size+0xe84a94>
    1684:	13490b3b 	movtne	r0, #39739	; 0x9b3b
    1688:	00001802 	andeq	r1, r0, r2, lsl #16
    168c:	03000513 	movweq	r0, #1299	; 0x513
    1690:	3b0b3a0e 	blcc	2cfed0 <__Stack_Size+0x2cfad0>
    1694:	0213490b 	andseq	r4, r3, #180224	; 0x2c000
    1698:	14000017 	strne	r0, [r0], #-23
    169c:	0e030034 	mcreq	0, 0, r0, cr3, cr4, {1}
    16a0:	0b3b0b3a 	bleq	ec4390 <__Stack_Size+0xec3f90>
    16a4:	17021349 	strne	r1, [r2, -r9, asr #6]
    16a8:	2e150000 	cdpcs	0, 1, cr0, cr5, cr0, {0}
    16ac:	03193f01 	tsteq	r9, #1, 30
    16b0:	3b0b3a0e 	blcc	2cfef0 <__Stack_Size+0x2cfaf0>
    16b4:	11192705 	tstne	r9, r5, lsl #14
    16b8:	40061201 	andmi	r1, r6, r1, lsl #4
    16bc:	19429718 	stmdbne	r2, {r3, r4, r8, r9, sl, ip, pc}^
    16c0:	00001301 	andeq	r1, r0, r1, lsl #6
    16c4:	03000516 	movweq	r0, #1302	; 0x516
    16c8:	3b0b3a0e 	blcc	2cff08 <__Stack_Size+0x2cfb08>
    16cc:	02134905 	andseq	r4, r3, #81920	; 0x14000
    16d0:	17000018 	smladne	r0, r8, r0, r0
    16d4:	0e030005 	cdpeq	0, 0, cr0, cr3, cr5, {0}
    16d8:	053b0b3a 	ldreq	r0, [fp, #-2874]!	; 0xb3a
    16dc:	17021349 	strne	r1, [r2, -r9, asr #6]
    16e0:	34180000 	ldrcc	r0, [r8], #-0
    16e4:	3a0e0300 	bcc	3822ec <__Stack_Size+0x381eec>
    16e8:	49053b0b 	stmdbmi	r5, {r0, r1, r3, r8, r9, fp, ip, sp}
    16ec:	00170213 	andseq	r0, r7, r3, lsl r2
    16f0:	002e1900 	eoreq	r1, lr, r0, lsl #18
    16f4:	0e03193f 	mcreq	9, 0, r1, cr3, cr15, {1}
    16f8:	053b0b3a 	ldreq	r0, [fp, #-2874]!	; 0xb3a
    16fc:	13491927 	movtne	r1, #39207	; 0x9927
    1700:	06120111 			; <UNDEFINED> instruction: 0x06120111
    1704:	42971840 	addsmi	r1, r7, #64, 16	; 0x400000
    1708:	1a000019 	bne	1774 <__Stack_Size+0x1374>
    170c:	08030034 	stmdaeq	r3, {r2, r4, r5}
    1710:	053b0b3a 	ldreq	r0, [fp, #-2874]!	; 0xb3a
    1714:	17021349 	strne	r1, [r2, -r9, asr #6]
    1718:	0f1b0000 	svceq	0x001b0000
    171c:	490b0b00 	stmdbmi	fp, {r8, r9, fp}
    1720:	1c000013 	stcne	0, cr0, [r0], {19}
    1724:	193f012e 	ldmdbne	pc!, {r1, r2, r3, r5, r8}	; <UNPREDICTABLE>
    1728:	0b3a0e03 	bleq	e84f3c <__Stack_Size+0xe84b3c>
    172c:	1927053b 	stmdbne	r7!, {r0, r1, r3, r4, r5, r8, sl}
    1730:	01111349 	tsteq	r1, r9, asr #6
    1734:	18400612 	stmdane	r0, {r1, r4, r9, sl}^
    1738:	01194297 			; <UNDEFINED> instruction: 0x01194297
    173c:	1d000013 	stcne	0, cr0, [r0, #-76]	; 0xffffffb4
    1740:	193f012e 	ldmdbne	pc!, {r1, r2, r3, r5, r8}	; <UNPREDICTABLE>
    1744:	0b3a0e03 	bleq	e84f58 <__Stack_Size+0xe84b58>
    1748:	19270b3b 	stmdbne	r7!, {r0, r1, r3, r4, r5, r8, r9, fp}
    174c:	01111349 	tsteq	r1, r9, asr #6
    1750:	18400612 	stmdane	r0, {r1, r4, r9, sl}^
    1754:	01194297 			; <UNDEFINED> instruction: 0x01194297
    1758:	1e000013 	mcrne	0, 0, r0, cr0, cr3, {0}
    175c:	0e030034 	mcreq	0, 0, r0, cr3, cr4, {1}
    1760:	0b3b0b3a 	bleq	ec4450 <__Stack_Size+0xec4050>
    1764:	18021349 	stmdane	r2, {r0, r3, r6, r8, r9, ip}
    1768:	891f0000 	ldmdbhi	pc, {}	; <UNPREDICTABLE>
    176c:	11010182 	smlabbne	r1, r2, r1, r0
    1770:	01133101 	tsteq	r3, r1, lsl #2
    1774:	20000013 	andcs	r0, r0, r3, lsl r0
    1778:	0001828a 	andeq	r8, r1, sl, lsl #5
    177c:	42911802 	addsmi	r1, r1, #131072	; 0x20000
    1780:	21000018 	tstcs	r0, r8, lsl r0
    1784:	01018289 	smlabbeq	r1, r9, r2, r8
    1788:	13310111 	teqne	r1, #1073741828	; 0x40000004
    178c:	2e220000 	cdpcs	0, 2, cr0, cr2, cr0, {0}
    1790:	03193f00 	tsteq	r9, #0, 30
    1794:	3b0b3a0e 	blcc	2cffd4 <__Stack_Size+0x2cfbd4>
    1798:	11192705 	tstne	r9, r5, lsl #14
    179c:	40061201 	andmi	r1, r6, r1, lsl #4
    17a0:	19429718 	stmdbne	r2, {r3, r4, r8, r9, sl, ip, pc}^
    17a4:	01230000 	teqeq	r3, r0
    17a8:	01134901 	tsteq	r3, r1, lsl #18
    17ac:	24000013 	strcs	r0, [r0], #-19
    17b0:	13490021 	movtne	r0, #36897	; 0x9021
    17b4:	00000b2f 	andeq	r0, r0, pc, lsr #22
    17b8:	01110100 	tsteq	r1, r0, lsl #2
    17bc:	0b130e25 	bleq	4c5058 <__Stack_Size+0x4c4c58>
    17c0:	0e1b0e03 	cdpeq	14, 1, cr0, cr11, cr3, {0}
    17c4:	01111755 	tsteq	r1, r5, asr r7
    17c8:	00001710 	andeq	r1, r0, r0, lsl r7
    17cc:	0b002402 	bleq	a7dc <__Stack_Size+0xa3dc>
    17d0:	030b3e0b 	movweq	r3, #48651	; 0xbe0b
    17d4:	0300000e 	movweq	r0, #14
    17d8:	08030016 	stmdaeq	r3, {r1, r2, r4}
    17dc:	0b3b0b3a 	bleq	ec44cc <__Stack_Size+0xec40cc>
    17e0:	00001349 	andeq	r1, r0, r9, asr #6
    17e4:	03001604 	movweq	r1, #1540	; 0x604
    17e8:	3b0b3a0e 	blcc	2d0028 <__Stack_Size+0x2cfc28>
    17ec:	0013490b 	andseq	r4, r3, fp, lsl #18
    17f0:	00350500 	eorseq	r0, r5, r0, lsl #10
    17f4:	00001349 	andeq	r1, r0, r9, asr #6
    17f8:	0b010406 	bleq	42818 <__Stack_Size+0x42418>
    17fc:	3b0b3a0b 	blcc	2d0030 <__Stack_Size+0x2cfc30>
    1800:	0013010b 	andseq	r0, r3, fp, lsl #2
    1804:	00280700 	eoreq	r0, r8, r0, lsl #14
    1808:	0d1c0e03 	ldceq	14, cr0, [ip, #-12]
    180c:	28080000 	stmdacs	r8, {}	; <UNPREDICTABLE>
    1810:	1c080300 	stcne	3, cr0, [r8], {-0}
    1814:	0900000d 	stmdbeq	r0, {r0, r2, r3}
    1818:	0b0b0113 	bleq	2c1c6c <__Stack_Size+0x2c186c>
    181c:	053b0b3a 	ldreq	r0, [fp, #-2874]!	; 0xb3a
    1820:	00001301 	andeq	r1, r0, r1, lsl #6
    1824:	03000d0a 	movweq	r0, #3338	; 0xd0a
    1828:	3b0b3a08 	blcc	2d0050 <__Stack_Size+0x2cfc50>
    182c:	38134905 	ldmdacc	r3, {r0, r2, r8, fp, lr}
    1830:	0b00000b 	bleq	1864 <__Stack_Size+0x1464>
    1834:	0e03000d 	cdpeq	0, 0, cr0, cr3, cr13, {0}
    1838:	053b0b3a 	ldreq	r0, [fp, #-2874]!	; 0xb3a
    183c:	0b381349 	bleq	e06568 <__Stack_Size+0xe06168>
    1840:	160c0000 	strne	r0, [ip], -r0
    1844:	3a0e0300 	bcc	38244c <__Stack_Size+0x38204c>
    1848:	49053b0b 	stmdbmi	r5, {r0, r1, r3, r8, r9, fp, ip, sp}
    184c:	0d000013 	stceq	0, cr0, [r0, #-76]	; 0xffffffb4
    1850:	0b0b0113 	bleq	2c1ca4 <__Stack_Size+0x2c18a4>
    1854:	0b3b0b3a 	bleq	ec4544 <__Stack_Size+0xec4144>
    1858:	00001301 	andeq	r1, r0, r1, lsl #6
    185c:	03000d0e 	movweq	r0, #3342	; 0xd0e
    1860:	3b0b3a0e 	blcc	2d00a0 <__Stack_Size+0x2cfca0>
    1864:	3813490b 	ldmdacc	r3, {r0, r1, r3, r8, fp, lr}
    1868:	0f00000b 	svceq	0x0000000b
    186c:	193f012e 	ldmdbne	pc!, {r1, r2, r3, r5, r8}	; <UNPREDICTABLE>
    1870:	0b3a0e03 	bleq	e85084 <__Stack_Size+0xe84c84>
    1874:	1927053b 	stmdbne	r7!, {r0, r1, r3, r4, r5, r8, sl}
    1878:	13010b20 	movwne	r0, #6944	; 0x1b20
    187c:	05100000 	ldreq	r0, [r0, #-0]
    1880:	3a0e0300 	bcc	382488 <__Stack_Size+0x382088>
    1884:	49053b0b 	stmdbmi	r5, {r0, r1, r3, r8, r9, fp, ip, sp}
    1888:	11000013 	tstne	r0, r3, lsl r0
    188c:	0e030034 	mcreq	0, 0, r0, cr3, cr4, {1}
    1890:	053b0b3a 	ldreq	r0, [fp, #-2874]!	; 0xb3a
    1894:	00001349 	andeq	r1, r0, r9, asr #6
    1898:	0b000f12 	bleq	54e8 <__Stack_Size+0x50e8>
    189c:	0013490b 	andseq	r4, r3, fp, lsl #18
    18a0:	012e1300 	teqeq	lr, r0, lsl #6
    18a4:	0b3a0e03 	bleq	e850b8 <__Stack_Size+0xe84cb8>
    18a8:	1927053b 	stmdbne	r7!, {r0, r1, r3, r4, r5, r8, sl}
    18ac:	06120111 			; <UNDEFINED> instruction: 0x06120111
    18b0:	42971840 	addsmi	r1, r7, #64, 16	; 0x400000
    18b4:	00130119 	andseq	r0, r3, r9, lsl r1
    18b8:	00051400 	andeq	r1, r5, r0, lsl #8
    18bc:	0b3a0e03 	bleq	e850d0 <__Stack_Size+0xe84cd0>
    18c0:	1349053b 	movtne	r0, #38203	; 0x953b
    18c4:	00001802 	andeq	r1, r0, r2, lsl #16
    18c8:	03000515 	movweq	r0, #1301	; 0x515
    18cc:	3b0b3a0e 	blcc	2d010c <__Stack_Size+0x2cfd0c>
    18d0:	02134905 	andseq	r4, r3, #81920	; 0x14000
    18d4:	16000017 			; <UNDEFINED> instruction: 0x16000017
    18d8:	0e030034 	mcreq	0, 0, r0, cr3, cr4, {1}
    18dc:	053b0b3a 	ldreq	r0, [fp, #-2874]!	; 0xb3a
    18e0:	17021349 	strne	r1, [r2, -r9, asr #6]
    18e4:	34170000 	ldrcc	r0, [r7], #-0
    18e8:	3a080300 	bcc	2024f0 <__Stack_Size+0x2020f0>
    18ec:	49053b0b 	stmdbmi	r5, {r0, r1, r3, r8, r9, fp, ip, sp}
    18f0:	00170213 	andseq	r0, r7, r3, lsl r2
    18f4:	012e1800 	teqeq	lr, r0, lsl #16
    18f8:	0e03193f 	mcreq	9, 0, r1, cr3, cr15, {1}
    18fc:	0b3b0b3a 	bleq	ec45ec <__Stack_Size+0xec41ec>
    1900:	01111927 	tsteq	r1, r7, lsr #18
    1904:	18400612 	stmdane	r0, {r1, r4, r9, sl}^
    1908:	01194297 			; <UNDEFINED> instruction: 0x01194297
    190c:	19000013 	stmdbne	r0, {r0, r1, r4}
    1910:	0e030005 	cdpeq	0, 0, cr0, cr3, cr5, {0}
    1914:	0b3b0b3a 	bleq	ec4604 <__Stack_Size+0xec4204>
    1918:	17021349 	strne	r1, [r2, -r9, asr #6]
    191c:	891a0000 	ldmdbhi	sl, {}	; <UNPREDICTABLE>
    1920:	11010182 	smlabbne	r1, r2, r1, r0
    1924:	01133101 	tsteq	r3, r1, lsl #2
    1928:	1b000013 	blne	197c <__Stack_Size+0x157c>
    192c:	0001828a 	andeq	r8, r1, sl, lsl #5
    1930:	42911802 	addsmi	r1, r1, #131072	; 0x20000
    1934:	1c000018 	stcne	0, cr0, [r0], {24}
    1938:	01018289 	smlabbeq	r1, r9, r2, r8
    193c:	42950111 	addsmi	r0, r5, #1073741828	; 0x40000004
    1940:	01133119 	tsteq	r3, r9, lsl r1
    1944:	1d000013 	stcne	0, cr0, [r0, #-76]	; 0xffffffb4
    1948:	01018289 	smlabbeq	r1, r9, r2, r8
    194c:	42950111 	addsmi	r0, r5, #1073741828	; 0x40000004
    1950:	00133119 	andseq	r3, r3, r9, lsl r1
    1954:	00051e00 	andeq	r1, r5, r0, lsl #28
    1958:	0b3a0e03 	bleq	e8516c <__Stack_Size+0xe84d6c>
    195c:	13490b3b 	movtne	r0, #39739	; 0x9b3b
    1960:	00001802 	andeq	r1, r0, r2, lsl #16
    1964:	0300341f 	movweq	r3, #1055	; 0x41f
    1968:	3b0b3a0e 	blcc	2d01a8 <__Stack_Size+0x2cfda8>
    196c:	0213490b 	andseq	r4, r3, #180224	; 0x2c000
    1970:	20000017 	andcs	r0, r0, r7, lsl r0
    1974:	193f012e 	ldmdbne	pc!, {r1, r2, r3, r5, r8}	; <UNPREDICTABLE>
    1978:	0b3a0e03 	bleq	e8518c <__Stack_Size+0xe84d8c>
    197c:	1927053b 	stmdbne	r7!, {r0, r1, r3, r4, r5, r8, sl}
    1980:	06120111 			; <UNDEFINED> instruction: 0x06120111
    1984:	42971840 	addsmi	r1, r7, #64, 16	; 0x400000
    1988:	00130119 	andseq	r0, r3, r9, lsl r1
    198c:	011d2100 	tsteq	sp, r0, lsl #2
    1990:	01111331 	tsteq	r1, r1, lsr r3
    1994:	0b580612 	bleq	16031e4 <__Stack_Size+0x1602de4>
    1998:	00000559 	andeq	r0, r0, r9, asr r5
    199c:	31000522 	tstcc	r0, r2, lsr #10
    19a0:	00170213 	andseq	r0, r7, r3, lsl r2
    19a4:	00052300 	andeq	r2, r5, r0, lsl #6
    19a8:	18021331 	stmdane	r2, {r0, r4, r5, r8, r9, ip}
    19ac:	0b240000 	bleq	9019b4 <__Stack_Size+0x9015b4>
    19b0:	12011101 	andne	r1, r1, #1073741824	; 0x40000000
    19b4:	25000006 	strcs	r0, [r0, #-6]
    19b8:	13310034 	teqne	r1, #52	; 0x34
    19bc:	00001702 	andeq	r1, r0, r2, lsl #14
    19c0:	31011d26 	tstcc	r1, r6, lsr #26
    19c4:	12011113 	andne	r1, r1, #-1073741820	; 0xc0000004
    19c8:	590b5806 	stmdbpl	fp, {r1, r2, fp, ip, lr}
    19cc:	00130105 	andseq	r0, r3, r5, lsl #2
    19d0:	82892700 	addhi	r2, r9, #0, 14
    19d4:	01110001 	tsteq	r1, r1
    19d8:	00001331 	andeq	r1, r0, r1, lsr r3
    19dc:	01828928 	orreq	r8, r2, r8, lsr #18
    19e0:	31011101 	tstcc	r1, r1, lsl #2
    19e4:	29000013 	stmdbcs	r0, {r0, r1, r4}
    19e8:	1331012e 	teqne	r1, #-2147483637	; 0x8000000b
    19ec:	06120111 			; <UNDEFINED> instruction: 0x06120111
    19f0:	42971840 	addsmi	r1, r7, #64, 16	; 0x400000
    19f4:	00130119 	andseq	r0, r3, r9, lsl r1
    19f8:	012e2a00 	teqeq	lr, r0, lsl #20
    19fc:	0b3a0e03 	bleq	e85210 <__Stack_Size+0xe84e10>
    1a00:	1927053b 	stmdbne	r7!, {r0, r1, r3, r4, r5, r8, sl}
    1a04:	13010b20 	movwne	r0, #6944	; 0x1b20
    1a08:	342b0000 	strtcc	r0, [fp], #-0
    1a0c:	3a080300 	bcc	202614 <__Stack_Size+0x202214>
    1a10:	49053b0b 	stmdbmi	r5, {r0, r1, r3, r8, r9, fp, ip, sp}
    1a14:	2c000013 	stccs	0, cr0, [r0], {19}
    1a18:	1331011d 	teqne	r1, #1073741831	; 0x40000007
    1a1c:	17550152 			; <UNDEFINED> instruction: 0x17550152
    1a20:	05590b58 	ldrbeq	r0, [r9, #-2904]	; 0xb58
    1a24:	00001301 	andeq	r1, r0, r1, lsl #6
    1a28:	55010b2d 	strpl	r0, [r1, #-2861]	; 0xb2d
    1a2c:	2e000017 	mcrcs	0, 0, r0, cr0, cr7, {0}
    1a30:	193f012e 	ldmdbne	pc!, {r1, r2, r3, r5, r8}	; <UNPREDICTABLE>
    1a34:	0b3a0e03 	bleq	e85248 <__Stack_Size+0xe84e48>
    1a38:	1927053b 	stmdbne	r7!, {r0, r1, r3, r4, r5, r8, sl}
    1a3c:	01111349 	tsteq	r1, r9, asr #6
    1a40:	18400612 	stmdane	r0, {r1, r4, r9, sl}^
    1a44:	01194297 			; <UNDEFINED> instruction: 0x01194297
    1a48:	2f000013 	svccs	0x00000013
    1a4c:	193f012e 	ldmdbne	pc!, {r1, r2, r3, r5, r8}	; <UNPREDICTABLE>
    1a50:	0b3a0e03 	bleq	e85264 <__Stack_Size+0xe84e64>
    1a54:	1927053b 	stmdbne	r7!, {r0, r1, r3, r4, r5, r8, sl}
    1a58:	1301193c 	movwne	r1, #6460	; 0x193c
    1a5c:	05300000 	ldreq	r0, [r0, #-0]!
    1a60:	00134900 	andseq	r4, r3, r0, lsl #18
    1a64:	012e3100 	teqeq	lr, r0, lsl #2
    1a68:	0e03193f 	mcreq	9, 0, r1, cr3, cr15, {1}
    1a6c:	053b0b3a 	ldreq	r0, [fp, #-2874]!	; 0xb3a
    1a70:	193c1927 	ldmdbne	ip!, {r0, r1, r2, r5, r8, fp, ip}
    1a74:	01000000 	mrseq	r0, (UNDEF: 0)
    1a78:	0e250111 	mcreq	1, 1, r0, cr5, cr1, {0}
    1a7c:	0e030b13 	vmoveq.32	d3[0], r0
    1a80:	17550e1b 	smmlane	r5, fp, lr, r0
    1a84:	17100111 			; <UNDEFINED> instruction: 0x17100111
    1a88:	24020000 	strcs	r0, [r2], #-0
    1a8c:	3e0b0b00 	vmlacc.f64	d0, d11, d0
    1a90:	000e030b 	andeq	r0, lr, fp, lsl #6
    1a94:	00160300 	andseq	r0, r6, r0, lsl #6
    1a98:	0b3a0803 	bleq	e83aac <__Stack_Size+0xe836ac>
    1a9c:	13490b3b 	movtne	r0, #39739	; 0x9b3b
    1aa0:	16040000 	strne	r0, [r4], -r0
    1aa4:	3a0e0300 	bcc	3826ac <__Stack_Size+0x3822ac>
    1aa8:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
    1aac:	05000013 	streq	r0, [r0, #-19]
    1ab0:	13490035 	movtne	r0, #36917	; 0x9035
    1ab4:	26060000 	strcs	r0, [r6], -r0
    1ab8:	00134900 	andseq	r4, r3, r0, lsl #18
    1abc:	01040700 	tsteq	r4, r0, lsl #14
    1ac0:	0b3a0b0b 	bleq	e846f4 <__Stack_Size+0xe842f4>
    1ac4:	13010b3b 	movwne	r0, #6971	; 0x1b3b
    1ac8:	28080000 	stmdacs	r8, {}	; <UNPREDICTABLE>
    1acc:	1c0e0300 	stcne	3, cr0, [lr], {-0}
    1ad0:	0900000d 	stmdbeq	r0, {r0, r2, r3}
    1ad4:	08030028 	stmdaeq	r3, {r3, r5}
    1ad8:	00000d1c 	andeq	r0, r0, ip, lsl sp
    1adc:	0b01130a 	bleq	4670c <__Stack_Size+0x4630c>
    1ae0:	3b0b3a0b 	blcc	2d0314 <__Stack_Size+0x2cff14>
    1ae4:	00130105 	andseq	r0, r3, r5, lsl #2
    1ae8:	000d0b00 	andeq	r0, sp, r0, lsl #22
    1aec:	0b3a0e03 	bleq	e85300 <__Stack_Size+0xe84f00>
    1af0:	1349053b 	movtne	r0, #38203	; 0x953b
    1af4:	00000b38 	andeq	r0, r0, r8, lsr fp
    1af8:	03000d0c 	movweq	r0, #3340	; 0xd0c
    1afc:	3b0b3a08 	blcc	2d0324 <__Stack_Size+0x2cff24>
    1b00:	38134905 	ldmdacc	r3, {r0, r2, r8, fp, lr}
    1b04:	0d00000b 	stceq	0, cr0, [r0, #-44]	; 0xffffffd4
    1b08:	0e030016 	mcreq	0, 0, r0, cr3, cr6, {0}
    1b0c:	053b0b3a 	ldreq	r0, [fp, #-2874]!	; 0xb3a
    1b10:	00001349 	andeq	r1, r0, r9, asr #6
    1b14:	3f012e0e 	svccc	0x00012e0e
    1b18:	3a0e0319 	bcc	382784 <__Stack_Size+0x382384>
    1b1c:	270b3b0b 	strcs	r3, [fp, -fp, lsl #22]
    1b20:	12011119 	andne	r1, r1, #1073741830	; 0x40000006
    1b24:	97184006 	ldrls	r4, [r8, -r6]
    1b28:	13011942 	movwne	r1, #6466	; 0x1942
    1b2c:	050f0000 	streq	r0, [pc, #-0]	; 1b34 <__Stack_Size+0x1734>
    1b30:	3a0e0300 	bcc	382738 <__Stack_Size+0x382338>
    1b34:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
    1b38:	00180213 	andseq	r0, r8, r3, lsl r2
    1b3c:	00051000 	andeq	r1, r5, r0
    1b40:	0b3a0e03 	bleq	e85354 <__Stack_Size+0xe84f54>
    1b44:	13490b3b 	movtne	r0, #39739	; 0x9b3b
    1b48:	00001702 	andeq	r1, r0, r2, lsl #14
    1b4c:	3f002e11 	svccc	0x00002e11
    1b50:	3a0e0319 	bcc	3827bc <__Stack_Size+0x3823bc>
    1b54:	270b3b0b 	strcs	r3, [fp, -fp, lsl #22]
    1b58:	11134919 	tstne	r3, r9, lsl r9
    1b5c:	40061201 	andmi	r1, r6, r1, lsl #4
    1b60:	19429718 	stmdbne	r2, {r3, r4, r8, r9, sl, ip, pc}^
    1b64:	2e120000 	cdpcs	0, 1, cr0, cr2, cr0, {0}
    1b68:	03193f01 	tsteq	r9, #1, 30
    1b6c:	3b0b3a0e 	blcc	2d03ac <__Stack_Size+0x2cffac>
    1b70:	4919270b 	ldmdbmi	r9, {r0, r1, r3, r8, r9, sl, sp}
    1b74:	12011113 	andne	r1, r1, #-1073741820	; 0xc0000004
    1b78:	97184006 	ldrls	r4, [r8, -r6]
    1b7c:	00001942 	andeq	r1, r0, r2, asr #18
    1b80:	03003413 	movweq	r3, #1043	; 0x413
    1b84:	3b0b3a0e 	blcc	2d03c4 <__Stack_Size+0x2cffc4>
    1b88:	0213490b 	andseq	r4, r3, #180224	; 0x2c000
    1b8c:	14000017 	strne	r0, [r0], #-23
    1b90:	08030034 	stmdaeq	r3, {r2, r4, r5}
    1b94:	0b3b0b3a 	bleq	ec4884 <__Stack_Size+0xec4484>
    1b98:	17021349 	strne	r1, [r2, -r9, asr #6]
    1b9c:	01000000 	mrseq	r0, (UNDEF: 0)
    1ba0:	0e250111 	mcreq	1, 1, r0, cr5, cr1, {0}
    1ba4:	0e030b13 	vmoveq.32	d3[0], r0
    1ba8:	17550e1b 	smmlane	r5, fp, lr, r0
    1bac:	17100111 			; <UNDEFINED> instruction: 0x17100111
    1bb0:	24020000 	strcs	r0, [r2], #-0
    1bb4:	3e0b0b00 	vmlacc.f64	d0, d11, d0
    1bb8:	000e030b 	andeq	r0, lr, fp, lsl #6
    1bbc:	00160300 	andseq	r0, r6, r0, lsl #6
    1bc0:	0b3a0803 	bleq	e83bd4 <__Stack_Size+0xe837d4>
    1bc4:	13490b3b 	movtne	r0, #39739	; 0x9b3b
    1bc8:	16040000 	strne	r0, [r4], -r0
    1bcc:	3a0e0300 	bcc	3827d4 <__Stack_Size+0x3823d4>
    1bd0:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
    1bd4:	05000013 	streq	r0, [r0, #-19]
    1bd8:	13490035 	movtne	r0, #36917	; 0x9035
    1bdc:	04060000 	streq	r0, [r6], #-0
    1be0:	3a0b0b01 	bcc	2c47ec <__Stack_Size+0x2c43ec>
    1be4:	010b3b0b 	tsteq	fp, fp, lsl #22
    1be8:	07000013 	smladeq	r0, r3, r0, r0
    1bec:	0e030028 	cdpeq	0, 0, cr0, cr3, cr8, {1}
    1bf0:	00000d1c 	andeq	r0, r0, ip, lsl sp
    1bf4:	03002808 	movweq	r2, #2056	; 0x808
    1bf8:	000d1c08 	andeq	r1, sp, r8, lsl #24
    1bfc:	01130900 	tsteq	r3, r0, lsl #18
    1c00:	0b3a0b0b 	bleq	e84834 <__Stack_Size+0xe84434>
    1c04:	1301053b 	movwne	r0, #5435	; 0x153b
    1c08:	0d0a0000 	stceq	0, cr0, [sl, #-0]
    1c0c:	3a080300 	bcc	202814 <__Stack_Size+0x202414>
    1c10:	49053b0b 	stmdbmi	r5, {r0, r1, r3, r8, r9, fp, ip, sp}
    1c14:	000b3813 	andeq	r3, fp, r3, lsl r8
    1c18:	000d0b00 	andeq	r0, sp, r0, lsl #22
    1c1c:	0b3a0e03 	bleq	e85430 <__Stack_Size+0xe85030>
    1c20:	1349053b 	movtne	r0, #38203	; 0x953b
    1c24:	00000b38 	andeq	r0, r0, r8, lsr fp
    1c28:	0300160c 	movweq	r1, #1548	; 0x60c
    1c2c:	3b0b3a0e 	blcc	2d046c <__Stack_Size+0x2d006c>
    1c30:	00134905 	andseq	r4, r3, r5, lsl #18
    1c34:	01130d00 	tsteq	r3, r0, lsl #26
    1c38:	0b3a0b0b 	bleq	e8486c <__Stack_Size+0xe8446c>
    1c3c:	13010b3b 	movwne	r0, #6971	; 0x1b3b
    1c40:	0d0e0000 	stceq	0, cr0, [lr, #-0]
    1c44:	3a0e0300 	bcc	38284c <__Stack_Size+0x38244c>
    1c48:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
    1c4c:	000b3813 	andeq	r3, fp, r3, lsl r8
    1c50:	012e0f00 	teqeq	lr, r0, lsl #30
    1c54:	0e03193f 	mcreq	9, 0, r1, cr3, cr15, {1}
    1c58:	0b3b0b3a 	bleq	ec4948 <__Stack_Size+0xec4548>
    1c5c:	01111927 	tsteq	r1, r7, lsr #18
    1c60:	18400612 	stmdane	r0, {r1, r4, r9, sl}^
    1c64:	01194297 			; <UNDEFINED> instruction: 0x01194297
    1c68:	10000013 	andne	r0, r0, r3, lsl r0
    1c6c:	0e030005 	cdpeq	0, 0, cr0, cr3, cr5, {0}
    1c70:	0b3b0b3a 	bleq	ec4960 <__Stack_Size+0xec4560>
    1c74:	17021349 	strne	r1, [r2, -r9, asr #6]
    1c78:	89110000 	ldmdbhi	r1, {}	; <UNPREDICTABLE>
    1c7c:	11010182 	smlabbne	r1, r2, r1, r0
    1c80:	01133101 	tsteq	r3, r1, lsl #2
    1c84:	12000013 	andne	r0, r0, #19
    1c88:	0001828a 	andeq	r8, r1, sl, lsl #5
    1c8c:	42911802 	addsmi	r1, r1, #131072	; 0x20000
    1c90:	13000018 	movwne	r0, #24
    1c94:	01018289 	smlabbeq	r1, r9, r2, r8
    1c98:	42950111 	addsmi	r0, r5, #1073741828	; 0x40000004
    1c9c:	01133119 	tsteq	r3, r9, lsl r1
    1ca0:	14000013 	strne	r0, [r0], #-19
    1ca4:	01018289 	smlabbeq	r1, r9, r2, r8
    1ca8:	42950111 	addsmi	r0, r5, #1073741828	; 0x40000004
    1cac:	00133119 	andseq	r3, r3, r9, lsl r1
    1cb0:	000f1500 	andeq	r1, pc, r0, lsl #10
    1cb4:	13490b0b 	movtne	r0, #39691	; 0x9b0b
    1cb8:	34160000 	ldrcc	r0, [r6], #-0
    1cbc:	3a0e0300 	bcc	3828c4 <__Stack_Size+0x3824c4>
    1cc0:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
    1cc4:	00170213 	andseq	r0, r7, r3, lsl r2
    1cc8:	00341700 	eorseq	r1, r4, r0, lsl #14
    1ccc:	0b3a0e03 	bleq	e854e0 <__Stack_Size+0xe850e0>
    1cd0:	13490b3b 	movtne	r0, #39739	; 0x9b3b
    1cd4:	00001802 	andeq	r1, r0, r2, lsl #16
    1cd8:	01828918 	orreq	r8, r2, r8, lsl r9
    1cdc:	31011101 	tstcc	r1, r1, lsl #2
    1ce0:	19000013 	stmdbne	r0, {r0, r1, r4}
    1ce4:	0e030005 	cdpeq	0, 0, cr0, cr3, cr5, {0}
    1ce8:	0b3b0b3a 	bleq	ec49d8 <__Stack_Size+0xec45d8>
    1cec:	18021349 	stmdane	r2, {r0, r3, r6, r8, r9, ip}
    1cf0:	341a0000 	ldrcc	r0, [sl], #-0
    1cf4:	3a0e0300 	bcc	3828fc <__Stack_Size+0x3824fc>
    1cf8:	49053b0b 	stmdbmi	r5, {r0, r1, r3, r8, r9, fp, ip, sp}
    1cfc:	00170213 	andseq	r0, r7, r3, lsl r2
    1d00:	012e1b00 	teqeq	lr, r0, lsl #22
    1d04:	0e03193f 	mcreq	9, 0, r1, cr3, cr15, {1}
    1d08:	053b0b3a 	ldreq	r0, [fp, #-2874]!	; 0xb3a
    1d0c:	01111927 	tsteq	r1, r7, lsr #18
    1d10:	18400612 	stmdane	r0, {r1, r4, r9, sl}^
    1d14:	01194297 			; <UNDEFINED> instruction: 0x01194297
    1d18:	1c000013 	stcne	0, cr0, [r0], {19}
    1d1c:	0e030005 	cdpeq	0, 0, cr0, cr3, cr5, {0}
    1d20:	053b0b3a 	ldreq	r0, [fp, #-2874]!	; 0xb3a
    1d24:	18021349 	stmdane	r2, {r0, r3, r6, r8, r9, ip}
    1d28:	051d0000 	ldreq	r0, [sp, #-0]
    1d2c:	3a0e0300 	bcc	382934 <__Stack_Size+0x382534>
    1d30:	49053b0b 	stmdbmi	r5, {r0, r1, r3, r8, r9, fp, ip, sp}
    1d34:	00170213 	andseq	r0, r7, r3, lsl r2
    1d38:	00341e00 	eorseq	r1, r4, r0, lsl #28
    1d3c:	0b3a0e03 	bleq	e85550 <__Stack_Size+0xe85150>
    1d40:	1349053b 	movtne	r0, #38203	; 0x953b
    1d44:	00001802 	andeq	r1, r0, r2, lsl #16
    1d48:	3f012e1f 	svccc	0x00012e1f
    1d4c:	3a0e0319 	bcc	3829b8 <__Stack_Size+0x3825b8>
    1d50:	27053b0b 	strcs	r3, [r5, -fp, lsl #22]
    1d54:	11134919 	tstne	r3, r9, lsl r9
    1d58:	40061201 	andmi	r1, r6, r1, lsl #4
    1d5c:	19429718 	stmdbne	r2, {r3, r4, r8, r9, sl, ip, pc}^
    1d60:	00001301 	andeq	r1, r0, r1, lsl #6
    1d64:	03003420 	movweq	r3, #1056	; 0x420
    1d68:	3b0b3a0e 	blcc	2d05a8 <__Stack_Size+0x2d01a8>
    1d6c:	00134905 	andseq	r4, r3, r5, lsl #18
    1d70:	012e2100 	teqeq	lr, r0, lsl #2
    1d74:	0e03193f 	mcreq	9, 0, r1, cr3, cr15, {1}
    1d78:	053b0b3a 	ldreq	r0, [fp, #-2874]!	; 0xb3a
    1d7c:	193c1927 	ldmdbne	ip!, {r0, r1, r2, r5, r8, fp, ip}
    1d80:	00001301 	andeq	r1, r0, r1, lsl #6
    1d84:	49000522 	stmdbmi	r0, {r1, r5, r8, sl}
    1d88:	00000013 	andeq	r0, r0, r3, lsl r0
    1d8c:	10001101 	andne	r1, r0, r1, lsl #2
    1d90:	12011106 	andne	r1, r1, #-2147483647	; 0x80000001
    1d94:	1b080301 	blne	2029a0 <__Stack_Size+0x2025a0>
    1d98:	13082508 	movwne	r2, #34056	; 0x8508
    1d9c:	00000005 	andeq	r0, r0, r5
    1da0:	25011101 	strcs	r1, [r1, #-257]	; 0x101
    1da4:	030b130e 	movweq	r1, #45838	; 0xb30e
    1da8:	550e1b0e 	strpl	r1, [lr, #-2830]	; 0xb0e
    1dac:	10011117 	andne	r1, r1, r7, lsl r1
    1db0:	02000017 	andeq	r0, r0, #23
    1db4:	193f012e 	ldmdbne	pc!, {r1, r2, r3, r5, r8}	; <UNPREDICTABLE>
    1db8:	0b3a0e03 	bleq	e855cc <__Stack_Size+0xe851cc>
    1dbc:	19270b3b 	stmdbne	r7!, {r0, r1, r3, r4, r5, r8, r9, fp}
    1dc0:	06120111 			; <UNDEFINED> instruction: 0x06120111
    1dc4:	42971840 	addsmi	r1, r7, #64, 16	; 0x400000
    1dc8:	00130119 	andseq	r0, r3, r9, lsl r1
    1dcc:	00340300 	eorseq	r0, r4, r0, lsl #6
    1dd0:	0b3a0e03 	bleq	e855e4 <__Stack_Size+0xe851e4>
    1dd4:	13490b3b 	movtne	r0, #39739	; 0x9b3b
    1dd8:	34040000 	strcc	r0, [r4], #-0
    1ddc:	3a0e0300 	bcc	3829e4 <__Stack_Size+0x3825e4>
    1de0:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
    1de4:	00170213 	andseq	r0, r7, r3, lsl r2
    1de8:	82890500 	addhi	r0, r9, #0, 10
    1dec:	01110001 	tsteq	r1, r1
    1df0:	00001331 	andeq	r1, r0, r1, lsr r3
    1df4:	0b000f06 	bleq	5a14 <__Stack_Size+0x5614>
    1df8:	0013490b 	andseq	r4, r3, fp, lsl #18
    1dfc:	00240700 	eoreq	r0, r4, r0, lsl #14
    1e00:	0b3e0b0b 	bleq	f84a34 <__Stack_Size+0xf84634>
    1e04:	00000e03 	andeq	r0, r0, r3, lsl #28
    1e08:	03003408 	movweq	r3, #1032	; 0x408
    1e0c:	3b0b3a0e 	blcc	2d064c <__Stack_Size+0x2d024c>
    1e10:	3f13490b 	svccc	0x0013490b
    1e14:	00193c19 	andseq	r3, r9, r9, lsl ip
    1e18:	00340900 	eorseq	r0, r4, r0, lsl #18
    1e1c:	0b3a0e03 	bleq	e85630 <__Stack_Size+0xe85230>
    1e20:	193f0b3b 	ldmdbne	pc!, {r0, r1, r3, r4, r5, r8, r9, fp}	; <UNPREDICTABLE>
    1e24:	0000193c 	andeq	r1, r0, ip, lsr r9
    1e28:	4901010a 	stmdbmi	r1, {r1, r3, r8}
    1e2c:	00130113 	andseq	r0, r3, r3, lsl r1
    1e30:	00210b00 	eoreq	r0, r1, r0, lsl #22
    1e34:	0b2f1349 	bleq	bc6b60 <__Stack_Size+0xbc6760>
    1e38:	150c0000 	strne	r0, [ip, #-0]
    1e3c:	00192700 	andseq	r2, r9, r0, lsl #14
    1e40:	00340d00 	eorseq	r0, r4, r0, lsl #26
    1e44:	0b3a0e03 	bleq	e85658 <__Stack_Size+0xe85258>
    1e48:	13490b3b 	movtne	r0, #39739	; 0x9b3b
    1e4c:	1802193f 	stmdane	r2, {r0, r1, r2, r3, r4, r5, r8, fp, ip}
    1e50:	260e0000 	strcs	r0, [lr], -r0
    1e54:	00134900 	andseq	r4, r3, r0, lsl #18
    1e58:	002e0f00 	eoreq	r0, lr, r0, lsl #30
    1e5c:	0e03193f 	mcreq	9, 0, r1, cr3, cr15, {1}
    1e60:	0b3b0b3a 	bleq	ec4b50 <__Stack_Size+0xec4750>
    1e64:	13491927 	movtne	r1, #39207	; 0x9927
    1e68:	0000193c 	andeq	r1, r0, ip, lsr r9
    1e6c:	0b002410 	bleq	aeb4 <__Stack_Size+0xaab4>
    1e70:	030b3e0b 	movweq	r3, #48651	; 0xbe0b
    1e74:	00000008 	andeq	r0, r0, r8
    1e78:	25011101 	strcs	r1, [r1, #-257]	; 0x101
    1e7c:	030b130e 	movweq	r1, #45838	; 0xb30e
    1e80:	550e1b0e 	strpl	r1, [lr, #-2830]	; 0xb0e
    1e84:	10011117 	andne	r1, r1, r7, lsl r1
    1e88:	02000017 	andeq	r0, r0, #23
    1e8c:	0b0b0024 	bleq	2c1f24 <__Stack_Size+0x2c1b24>
    1e90:	0e030b3e 	vmoveq.16	d3[0], r0
    1e94:	16030000 	strne	r0, [r3], -r0
    1e98:	3a080300 	bcc	202aa0 <__Stack_Size+0x2026a0>
    1e9c:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
    1ea0:	04000013 	streq	r0, [r0], #-19
    1ea4:	0b0b000f 	bleq	2c1ee8 <__Stack_Size+0x2c1ae8>
    1ea8:	00001349 	andeq	r1, r0, r9, asr #6
    1eac:	03010405 	movweq	r0, #5125	; 0x1405
    1eb0:	3a0b0b0e 	bcc	2c4af0 <__Stack_Size+0x2c46f0>
    1eb4:	010b3b0b 	tsteq	fp, fp, lsl #22
    1eb8:	06000013 			; <UNDEFINED> instruction: 0x06000013
    1ebc:	0e030028 	cdpeq	0, 0, cr0, cr3, cr8, {1}
    1ec0:	00000d1c 	andeq	r0, r0, ip, lsl sp
    1ec4:	03001607 	movweq	r1, #1543	; 0x607
    1ec8:	3b0b3a0e 	blcc	2d0708 <__Stack_Size+0x2d0308>
    1ecc:	0013490b 	andseq	r4, r3, fp, lsl #18
    1ed0:	01130800 	tsteq	r3, r0, lsl #16
    1ed4:	0b0b0e03 	bleq	2c56e8 <__Stack_Size+0x2c52e8>
    1ed8:	0b3b0b3a 	bleq	ec4bc8 <__Stack_Size+0xec47c8>
    1edc:	00001301 	andeq	r1, r0, r1, lsl #6
    1ee0:	03000d09 	movweq	r0, #3337	; 0xd09
    1ee4:	3b0b3a0e 	blcc	2d0724 <__Stack_Size+0x2d0324>
    1ee8:	3813490b 	ldmdacc	r3, {r0, r1, r3, r8, fp, lr}
    1eec:	0a00000b 	beq	1f20 <__Stack_Size+0x1b20>
    1ef0:	19270115 	stmdbne	r7!, {r0, r2, r4, r8}
    1ef4:	13011349 	movwne	r1, #4937	; 0x1349
    1ef8:	050b0000 	streq	r0, [fp, #-0]
    1efc:	00134900 	andseq	r4, r3, r0, lsl #18
    1f00:	01130c00 	tsteq	r3, r0, lsl #24
    1f04:	0b0b0803 	bleq	2c3f18 <__Stack_Size+0x2c3b18>
    1f08:	0b3b0b3a 	bleq	ec4bf8 <__Stack_Size+0xec47f8>
    1f0c:	00001301 	andeq	r1, r0, r1, lsl #6
    1f10:	03000d0d 	movweq	r0, #3341	; 0xd0d
    1f14:	3b0b3a08 	blcc	2d073c <__Stack_Size+0x2d033c>
    1f18:	3813490b 	ldmdacc	r3, {r0, r1, r3, r8, fp, lr}
    1f1c:	0e00000b 	cdpeq	0, 0, cr0, cr0, cr11, {0}
    1f20:	0b0b0117 	bleq	2c2384 <__Stack_Size+0x2c1f84>
    1f24:	0b3b0b3a 	bleq	ec4c14 <__Stack_Size+0xec4814>
    1f28:	00001301 	andeq	r1, r0, r1, lsl #6
    1f2c:	03000d0f 	movweq	r0, #3343	; 0xd0f
    1f30:	3b0b3a08 	blcc	2d0758 <__Stack_Size+0x2d0358>
    1f34:	0013490b 	andseq	r4, r3, fp, lsl #18
    1f38:	00151000 	andseq	r1, r5, r0
    1f3c:	00001927 	andeq	r1, r0, r7, lsr #18
    1f40:	0b000f11 	bleq	5b8c <__Stack_Size+0x578c>
    1f44:	1200000b 	andne	r0, r0, #11
    1f48:	193f002e 	ldmdbne	pc!, {r1, r2, r3, r5}	; <UNPREDICTABLE>
    1f4c:	0b3a0e03 	bleq	e85760 <__Stack_Size+0xe85360>
    1f50:	19270b3b 	stmdbne	r7!, {r0, r1, r3, r4, r5, r8, r9, fp}
    1f54:	06120111 			; <UNDEFINED> instruction: 0x06120111
    1f58:	00001840 	andeq	r1, r0, r0, asr #16
    1f5c:	03003413 	movweq	r3, #1043	; 0x413
    1f60:	3b0b3a0e 	blcc	2d07a0 <__Stack_Size+0x2d03a0>
    1f64:	3f13490b 	svccc	0x0013490b
    1f68:	00193c19 	andseq	r3, r9, r9, lsl ip
    1f6c:	00341400 	eorseq	r1, r4, r0, lsl #8
    1f70:	0b3a0e03 	bleq	e85784 <__Stack_Size+0xe85384>
    1f74:	13490b3b 	movtne	r0, #39739	; 0x9b3b
    1f78:	1802193f 	stmdane	r2, {r0, r1, r2, r3, r4, r5, r8, fp, ip}
    1f7c:	01000000 	mrseq	r0, (UNDEF: 0)
    1f80:	0e250111 	mcreq	1, 1, r0, cr5, cr1, {0}
    1f84:	0e030b13 	vmoveq.32	d3[0], r0
    1f88:	17550e1b 	smmlane	r5, fp, lr, r0
    1f8c:	17100111 			; <UNDEFINED> instruction: 0x17100111
    1f90:	24020000 	strcs	r0, [r2], #-0
    1f94:	3e0b0b00 	vmlacc.f64	d0, d11, d0
    1f98:	000e030b 	andeq	r0, lr, fp, lsl #6
    1f9c:	00160300 	andseq	r0, r6, r0, lsl #6
    1fa0:	0b3a0803 	bleq	e83fb4 <__Stack_Size+0xe83bb4>
    1fa4:	13490b3b 	movtne	r0, #39739	; 0x9b3b
    1fa8:	04040000 	streq	r0, [r4], #-0
    1fac:	3a0b0b01 	bcc	2c4bb8 <__Stack_Size+0x2c47b8>
    1fb0:	010b3b0b 	tsteq	fp, fp, lsl #22
    1fb4:	05000013 	streq	r0, [r0, #-19]
    1fb8:	0e030028 	cdpeq	0, 0, cr0, cr3, cr8, {1}
    1fbc:	00000d1c 	andeq	r0, r0, ip, lsl sp
    1fc0:	03001606 	movweq	r1, #1542	; 0x606
    1fc4:	3b0b3a0e 	blcc	2d0804 <__Stack_Size+0x2d0404>
    1fc8:	0013490b 	andseq	r4, r3, fp, lsl #18
    1fcc:	01040700 	tsteq	r4, r0, lsl #14
    1fd0:	0b0b0e03 	bleq	2c57e4 <__Stack_Size+0x2c53e4>
    1fd4:	0b3b0b3a 	bleq	ec4cc4 <__Stack_Size+0xec48c4>
    1fd8:	00001301 	andeq	r1, r0, r1, lsl #6
    1fdc:	03011308 	movweq	r1, #4872	; 0x1308
    1fe0:	3a0b0b0e 	bcc	2c4c20 <__Stack_Size+0x2c4820>
    1fe4:	010b3b0b 	tsteq	fp, fp, lsl #22
    1fe8:	09000013 	stmdbeq	r0, {r0, r1, r4}
    1fec:	0e03000d 	cdpeq	0, 0, cr0, cr3, cr13, {0}
    1ff0:	0b3b0b3a 	bleq	ec4ce0 <__Stack_Size+0xec48e0>
    1ff4:	0b381349 	bleq	e06d20 <__Stack_Size+0xe06920>
    1ff8:	0f0a0000 	svceq	0x000a0000
    1ffc:	490b0b00 	stmdbmi	fp, {r8, r9, fp}
    2000:	0b000013 	bleq	2054 <__Stack_Size+0x1c54>
    2004:	19270115 	stmdbne	r7!, {r0, r2, r4, r8}
    2008:	13011349 	movwne	r1, #4937	; 0x1349
    200c:	050c0000 	streq	r0, [ip, #-0]
    2010:	00134900 	andseq	r4, r3, r0, lsl #18
    2014:	01130d00 	tsteq	r3, r0, lsl #26
    2018:	0b0b0803 	bleq	2c402c <__Stack_Size+0x2c3c2c>
    201c:	0b3b0b3a 	bleq	ec4d0c <__Stack_Size+0xec490c>
    2020:	00001301 	andeq	r1, r0, r1, lsl #6
    2024:	03000d0e 	movweq	r0, #3342	; 0xd0e
    2028:	3b0b3a08 	blcc	2d0850 <__Stack_Size+0x2d0450>
    202c:	3813490b 	ldmdacc	r3, {r0, r1, r3, r8, fp, lr}
    2030:	0f00000b 	svceq	0x0000000b
    2034:	0b0b0117 	bleq	2c2498 <__Stack_Size+0x2c2098>
    2038:	0b3b0b3a 	bleq	ec4d28 <__Stack_Size+0xec4928>
    203c:	00001301 	andeq	r1, r0, r1, lsl #6
    2040:	03000d10 	movweq	r0, #3344	; 0xd10
    2044:	3b0b3a08 	blcc	2d086c <__Stack_Size+0x2d046c>
    2048:	0013490b 	andseq	r4, r3, fp, lsl #18
    204c:	00151100 	andseq	r1, r5, r0, lsl #2
    2050:	00001927 	andeq	r1, r0, r7, lsr #18
    2054:	0b000f12 	bleq	5ca4 <__Stack_Size+0x58a4>
    2058:	1300000b 	movwne	r0, #11
    205c:	193f012e 	ldmdbne	pc!, {r1, r2, r3, r5, r8}	; <UNPREDICTABLE>
    2060:	0b3a0e03 	bleq	e85874 <__Stack_Size+0xe85474>
    2064:	19270b3b 	stmdbne	r7!, {r0, r1, r3, r4, r5, r8, r9, fp}
    2068:	0b201349 	bleq	806d94 <__Stack_Size+0x806994>
    206c:	00001301 	andeq	r1, r0, r1, lsl #6
    2070:	03003414 	movweq	r3, #1044	; 0x414
    2074:	3b0b3a08 	blcc	2d089c <__Stack_Size+0x2d049c>
    2078:	0013490b 	andseq	r4, r3, fp, lsl #18
    207c:	012e1500 	teqeq	lr, r0, lsl #10
    2080:	0e03193f 	mcreq	9, 0, r1, cr3, cr15, {1}
    2084:	0b3b0b3a 	bleq	ec4d74 <__Stack_Size+0xec4974>
    2088:	13491927 	movtne	r1, #39207	; 0x9927
    208c:	06120111 			; <UNDEFINED> instruction: 0x06120111
    2090:	42961840 	addsmi	r1, r6, #64, 16	; 0x400000
    2094:	00130119 	andseq	r0, r3, r9, lsl r1
    2098:	00051600 	andeq	r1, r5, r0, lsl #12
    209c:	0b3a0e03 	bleq	e858b0 <__Stack_Size+0xe854b0>
    20a0:	13490b3b 	movtne	r0, #39739	; 0x9b3b
    20a4:	00001702 	andeq	r1, r0, r2, lsl #14
    20a8:	11010b17 	tstne	r1, r7, lsl fp
    20ac:	01061201 	tsteq	r6, r1, lsl #4
    20b0:	18000013 	stmdane	r0, {r0, r1, r4}
    20b4:	0e030034 	mcreq	0, 0, r0, cr3, cr4, {1}
    20b8:	0b3b0b3a 	bleq	ec4da8 <__Stack_Size+0xec49a8>
    20bc:	17021349 	strne	r1, [r2, -r9, asr #6]
    20c0:	0b190000 	bleq	6420c8 <__Stack_Size+0x641cc8>
    20c4:	12011101 	andne	r1, r1, #1073741824	; 0x40000000
    20c8:	1a000006 	bne	20e8 <__Stack_Size+0x1ce8>
    20cc:	0e03012e 	adfeqsp	f0, f3, #0.5
    20d0:	053b0b3a 	ldreq	r0, [fp, #-2874]!	; 0xb3a
    20d4:	01111927 	tsteq	r1, r7, lsr #18
    20d8:	18400612 	stmdane	r0, {r1, r4, r9, sl}^
    20dc:	01194297 			; <UNDEFINED> instruction: 0x01194297
    20e0:	1b000013 	blne	2134 <__Stack_Size+0x1d34>
    20e4:	0e030034 	mcreq	0, 0, r0, cr3, cr4, {1}
    20e8:	053b0b3a 	ldreq	r0, [fp, #-2874]!	; 0xb3a
    20ec:	17021349 	strne	r1, [r2, -r9, asr #6]
    20f0:	0a1c0000 	beq	7020f8 <__Stack_Size+0x701cf8>
    20f4:	3a0e0300 	bcc	382cfc <__Stack_Size+0x3828fc>
    20f8:	11053b0b 	tstne	r5, fp, lsl #22
    20fc:	1d000001 	stcne	0, cr0, [r0, #-4]
    2100:	01018289 	smlabbeq	r1, r9, r2, r8
    2104:	13010111 	movwne	r0, #4369	; 0x1111
    2108:	8a1e0000 	bhi	782110 <__Stack_Size+0x781d10>
    210c:	02000182 	andeq	r0, r0, #-2147483616	; 0x80000020
    2110:	18429118 	stmdane	r2, {r3, r4, r8, ip, pc}^
    2114:	891f0000 	ldmdbhi	pc, {}	; <UNPREDICTABLE>
    2118:	11010182 	smlabbne	r1, r2, r1, r0
    211c:	01133101 	tsteq	r3, r1, lsl #2
    2120:	20000013 	andcs	r0, r0, r3, lsl r0
    2124:	01018289 	smlabbeq	r1, r9, r2, r8
    2128:	13310111 	teqne	r1, #1073741828	; 0x40000004
    212c:	2e210000 	cdpcs	0, 2, cr0, cr1, cr0, {0}
    2130:	03193f00 	tsteq	r9, #0, 30
    2134:	3b0b3a0e 	blcc	2d0974 <__Stack_Size+0x2d0574>
    2138:	4919270b 	ldmdbmi	r9, {r0, r1, r3, r8, r9, sl, sp}
    213c:	12011113 	andne	r1, r1, #-1073741820	; 0xc0000004
    2140:	96184006 	ldrls	r4, [r8], -r6
    2144:	00001942 	andeq	r1, r0, r2, asr #18
    2148:	31012e22 	tstcc	r1, r2, lsr #28
    214c:	12011113 	andne	r1, r1, #-1073741820	; 0xc0000004
    2150:	96184006 	ldrls	r4, [r8], -r6
    2154:	13011942 	movwne	r1, #6466	; 0x1942
    2158:	34230000 	strtcc	r0, [r3], #-0
    215c:	02133100 	andseq	r3, r3, #0, 2
    2160:	24000017 	strcs	r0, [r0], #-23
    2164:	13310034 	teqne	r1, #52	; 0x34
    2168:	34250000 	strtcc	r0, [r5], #-0
    216c:	3a0e0300 	bcc	382d74 <__Stack_Size+0x382974>
    2170:	49053b0b 	stmdbmi	r5, {r0, r1, r3, r8, r9, fp, ip, sp}
    2174:	26000013 			; <UNDEFINED> instruction: 0x26000013
    2178:	08030034 	stmdaeq	r3, {r2, r4, r5}
    217c:	053b0b3a 	ldreq	r0, [fp, #-2874]!	; 0xb3a
    2180:	17021349 	strne	r1, [r2, -r9, asr #6]
    2184:	89270000 	stmdbhi	r7!, {}	; <UNPREDICTABLE>
    2188:	11000182 	smlabbne	r0, r2, r1, r0
    218c:	00133101 	andseq	r3, r3, r1, lsl #2
    2190:	012e2800 	teqeq	lr, r0, lsl #16
    2194:	0e03193f 	mcreq	9, 0, r1, cr3, cr15, {1}
    2198:	053b0b3a 	ldreq	r0, [fp, #-2874]!	; 0xb3a
    219c:	13491927 	movtne	r1, #39207	; 0x9927
    21a0:	06120111 			; <UNDEFINED> instruction: 0x06120111
    21a4:	42961840 	addsmi	r1, r6, #64, 16	; 0x400000
    21a8:	00130119 	andseq	r0, r3, r9, lsl r1
    21ac:	010b2900 	tsteq	fp, r0, lsl #18
    21b0:	13011755 	movwne	r1, #5973	; 0x1755
    21b4:	0b2a0000 	bleq	a821bc <__Stack_Size+0xa81dbc>
    21b8:	00175501 	andseq	r5, r7, r1, lsl #10
    21bc:	002e2b00 	eoreq	r2, lr, r0, lsl #22
    21c0:	0e03193f 	mcreq	9, 0, r1, cr3, cr15, {1}
    21c4:	053b0b3a 	ldreq	r0, [fp, #-2874]!	; 0xb3a
    21c8:	13491927 	movtne	r1, #39207	; 0x9927
    21cc:	06120111 			; <UNDEFINED> instruction: 0x06120111
    21d0:	42961840 	addsmi	r1, r6, #64, 16	; 0x400000
    21d4:	2c000019 	stccs	0, cr0, [r0], {25}
    21d8:	193f012e 	ldmdbne	pc!, {r1, r2, r3, r5, r8}	; <UNPREDICTABLE>
    21dc:	0b3a0e03 	bleq	e859f0 <__Stack_Size+0xe855f0>
    21e0:	1927053b 	stmdbne	r7!, {r0, r1, r3, r4, r5, r8, sl}
    21e4:	01111349 	tsteq	r1, r9, asr #6
    21e8:	18400612 	stmdane	r0, {r1, r4, r9, sl}^
    21ec:	01194297 			; <UNDEFINED> instruction: 0x01194297
    21f0:	2d000013 	stccs	0, cr0, [r0, #-76]	; 0xffffffb4
    21f4:	0e030005 	cdpeq	0, 0, cr0, cr3, cr5, {0}
    21f8:	053b0b3a 	ldreq	r0, [fp, #-2874]!	; 0xb3a
    21fc:	17021349 	strne	r1, [r2, -r9, asr #6]
    2200:	052e0000 	streq	r0, [lr, #-0]!
    2204:	3a0e0300 	bcc	382e0c <__Stack_Size+0x382a0c>
    2208:	49053b0b 	stmdbmi	r5, {r0, r1, r3, r8, r9, fp, ip, sp}
    220c:	00180213 	andseq	r0, r8, r3, lsl r2
    2210:	00342f00 	eorseq	r2, r4, r0, lsl #30
    2214:	0b3a0e03 	bleq	e85a28 <__Stack_Size+0xe85628>
    2218:	1349053b 	movtne	r0, #38203	; 0x953b
    221c:	00001802 	andeq	r1, r0, r2, lsl #16
    2220:	03012e30 	movweq	r2, #7728	; 0x1e30
    2224:	3b0b3a0e 	blcc	2d0a64 <__Stack_Size+0x2d0664>
    2228:	20192705 	andscs	r2, r9, r5, lsl #14
    222c:	0013010b 	andseq	r0, r3, fp, lsl #2
    2230:	000a3100 	andeq	r3, sl, r0, lsl #2
    2234:	0b3a0e03 	bleq	e85a48 <__Stack_Size+0xe85648>
    2238:	0000053b 	andeq	r0, r0, fp, lsr r5
    223c:	01010b32 	tsteq	r1, r2, lsr fp
    2240:	33000013 	movwcc	r0, #19
    2244:	0000010b 	andeq	r0, r0, fp, lsl #2
    2248:	49003534 	stmdbmi	r0, {r2, r4, r5, r8, sl, ip, sp}
    224c:	35000013 	strcc	r0, [r0, #-19]
    2250:	0b0b0117 	bleq	2c26b4 <__Stack_Size+0x2c22b4>
    2254:	053b0b3a 	ldreq	r0, [fp, #-2874]!	; 0xb3a
    2258:	00001301 	andeq	r1, r0, r1, lsl #6
    225c:	03000d36 	movweq	r0, #3382	; 0xd36
    2260:	3b0b3a08 	blcc	2d0a88 <__Stack_Size+0x2d0688>
    2264:	00134905 	andseq	r4, r3, r5, lsl #18
    2268:	00343700 	eorseq	r3, r4, r0, lsl #14
    226c:	0b3a0e03 	bleq	e85a80 <__Stack_Size+0xe85680>
    2270:	1349053b 	movtne	r0, #38203	; 0x953b
    2274:	00000b1c 	andeq	r0, r0, ip, lsl fp
    2278:	31011d38 	tstcc	r1, r8, lsr sp
    227c:	12011113 	andne	r1, r1, #-1073741820	; 0xc0000004
    2280:	590b5806 	stmdbpl	fp, {r1, r2, fp, ip, lr}
    2284:	00130105 	andseq	r0, r3, r5, lsl #2
    2288:	000a3900 	andeq	r3, sl, r0, lsl #18
    228c:	01111331 	tsteq	r1, r1, lsr r3
    2290:	1d3a0000 	ldcne	0, cr0, [sl, #-0]
    2294:	52133101 	andspl	r3, r3, #1073741824	; 0x40000000
    2298:	58175501 	ldmdapl	r7, {r0, r8, sl, ip, lr}
    229c:	0105590b 	tsteq	r5, fp, lsl #18
    22a0:	3b000013 	blcc	22f4 <__Stack_Size+0x1ef4>
    22a4:	13310034 	teqne	r1, #52	; 0x34
    22a8:	00001802 	andeq	r1, r0, r2, lsl #16
    22ac:	0182893c 	orreq	r8, r2, ip, lsr r9
    22b0:	00011101 	andeq	r1, r1, r1, lsl #2
    22b4:	82893d00 	addhi	r3, r9, #0, 26
    22b8:	01110001 	tsteq	r1, r1
    22bc:	31194295 			; <UNDEFINED> instruction: 0x31194295
    22c0:	3e000013 	mcrcc	0, 0, r0, cr0, cr3, {0}
    22c4:	193f012e 	ldmdbne	pc!, {r1, r2, r3, r5, r8}	; <UNPREDICTABLE>
    22c8:	0b3a0e03 	bleq	e85adc <__Stack_Size+0xe856dc>
    22cc:	1927053b 	stmdbne	r7!, {r0, r1, r3, r4, r5, r8, sl}
    22d0:	06120111 			; <UNDEFINED> instruction: 0x06120111
    22d4:	42971840 	addsmi	r1, r7, #64, 16	; 0x400000
    22d8:	00130119 	andseq	r0, r3, r9, lsl r1
    22dc:	00053f00 	andeq	r3, r5, r0, lsl #30
    22e0:	0b3a0803 	bleq	e842f4 <__Stack_Size+0xe83ef4>
    22e4:	1349053b 	movtne	r0, #38203	; 0x953b
    22e8:	00001702 	andeq	r1, r0, r2, lsl #14
    22ec:	03003440 	movweq	r3, #1088	; 0x440
    22f0:	3b0b3a08 	blcc	2d0b18 <__Stack_Size+0x2d0718>
    22f4:	02134905 	andseq	r4, r3, #81920	; 0x14000
    22f8:	41000018 	tstmi	r0, r8, lsl r0
    22fc:	193f002e 	ldmdbne	pc!, {r1, r2, r3, r5}	; <UNPREDICTABLE>
    2300:	0b3a0e03 	bleq	e85b14 <__Stack_Size+0xe85714>
    2304:	1927053b 	stmdbne	r7!, {r0, r1, r3, r4, r5, r8, sl}
    2308:	06120111 			; <UNDEFINED> instruction: 0x06120111
    230c:	42971840 	addsmi	r1, r7, #64, 16	; 0x400000
    2310:	42000019 	andmi	r0, r0, #25
    2314:	0e030034 	mcreq	0, 0, r0, cr3, cr4, {1}
    2318:	0b3b0b3a 	bleq	ec5008 <__Stack_Size+0xec4c08>
    231c:	193f1349 	ldmdbne	pc!, {r0, r3, r6, r8, r9, ip}	; <UNPREDICTABLE>
    2320:	0000193c 	andeq	r1, r0, ip, lsr r9
    2324:	03003443 	movweq	r3, #1091	; 0x443
    2328:	3b0b3a0e 	blcc	2d0b68 <__Stack_Size+0x2d0768>
    232c:	3f13490b 	svccc	0x0013490b
    2330:	00180219 	andseq	r0, r8, r9, lsl r2
    2334:	012e4400 	teqeq	lr, r0, lsl #8
    2338:	0e03193f 	mcreq	9, 0, r1, cr3, cr15, {1}
    233c:	053b0b3a 	ldreq	r0, [fp, #-2874]!	; 0xb3a
    2340:	13491927 	movtne	r1, #39207	; 0x9927
    2344:	1301193c 	movwne	r1, #6460	; 0x193c
    2348:	2e450000 	cdpcs	0, 4, cr0, cr5, cr0, {0}
    234c:	03193f01 	tsteq	r9, #1, 30
    2350:	3b0b3a0e 	blcc	2d0b90 <__Stack_Size+0x2d0790>
    2354:	3c19270b 	ldccc	7, cr2, [r9], {11}
    2358:	00130119 	andseq	r0, r3, r9, lsl r1
    235c:	012e4600 	teqeq	lr, r0, lsl #12
    2360:	0e03193f 	mcreq	9, 0, r1, cr3, cr15, {1}
    2364:	053b0b3a 	ldreq	r0, [fp, #-2874]!	; 0xb3a
    2368:	193c1927 	ldmdbne	ip!, {r0, r1, r2, r5, r8, fp, ip}
    236c:	00001301 	andeq	r1, r0, r1, lsl #6
    2370:	3f012e47 	svccc	0x00012e47
    2374:	3a0e0319 	bcc	382fe0 <__Stack_Size+0x382be0>
    2378:	270b3b0b 	strcs	r3, [fp, -fp, lsl #22]
    237c:	00193c19 	andseq	r3, r9, r9, lsl ip
    2380:	11010000 	mrsne	r0, (UNDEF: 1)
    2384:	130e2501 	movwne	r2, #58625	; 0xe501
    2388:	1b0e030b 	blne	382fbc <__Stack_Size+0x382bbc>
    238c:	1117550e 	tstne	r7, lr, lsl #10
    2390:	00171001 	andseq	r1, r7, r1
    2394:	00240200 	eoreq	r0, r4, r0, lsl #4
    2398:	0b3e0b0b 	bleq	f84fcc <__Stack_Size+0xf84bcc>
    239c:	00000e03 	andeq	r0, r0, r3, lsl #28
    23a0:	03001603 	movweq	r1, #1539	; 0x603
    23a4:	3b0b3a08 	blcc	2d0bcc <__Stack_Size+0x2d07cc>
    23a8:	0013490b 	andseq	r4, r3, fp, lsl #18
    23ac:	000f0400 	andeq	r0, pc, r0, lsl #8
    23b0:	13490b0b 	movtne	r0, #39691	; 0x9b0b
    23b4:	2e050000 	cdpcs	0, 0, cr0, cr5, cr0, {0}
    23b8:	03193f01 	tsteq	r9, #1, 30
    23bc:	3b0b3a0e 	blcc	2d0bfc <__Stack_Size+0x2d07fc>
    23c0:	1119270b 	tstne	r9, fp, lsl #14
    23c4:	40061201 	andmi	r1, r6, r1, lsl #4
    23c8:	19429718 	stmdbne	r2, {r3, r4, r8, r9, sl, ip, pc}^
    23cc:	00001301 	andeq	r1, r0, r1, lsl #6
    23d0:	03000506 	movweq	r0, #1286	; 0x506
    23d4:	3b0b3a0e 	blcc	2d0c14 <__Stack_Size+0x2d0814>
    23d8:	0213490b 	andseq	r4, r3, #180224	; 0x2c000
    23dc:	07000017 	smladeq	r0, r7, r0, r0
    23e0:	08030034 	stmdaeq	r3, {r2, r4, r5}
    23e4:	0b3b0b3a 	bleq	ec50d4 <__Stack_Size+0xec4cd4>
    23e8:	18021349 	stmdane	r2, {r0, r3, r6, r8, r9, ip}
    23ec:	34080000 	strcc	r0, [r8], #-0
    23f0:	3a080300 	bcc	202ff8 <__Stack_Size+0x202bf8>
    23f4:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
    23f8:	00170213 	andseq	r0, r7, r3, lsl r2
    23fc:	00340900 	eorseq	r0, r4, r0, lsl #18
    2400:	0b3a0e03 	bleq	e85c14 <__Stack_Size+0xe85814>
    2404:	13490b3b 	movtne	r0, #39739	; 0x9b3b
    2408:	00001702 	andeq	r1, r0, r2, lsl #14
    240c:	01110100 	tsteq	r1, r0, lsl #2
    2410:	0b130e25 	bleq	4c5cac <__Stack_Size+0x4c58ac>
    2414:	0e1b0e03 	cdpeq	14, 1, cr0, cr11, cr3, {0}
    2418:	01111755 	tsteq	r1, r5, asr r7
    241c:	00001710 	andeq	r1, r0, r0, lsl r7
    2420:	0b002402 	bleq	b430 <__Stack_Size+0xb030>
    2424:	030b3e0b 	movweq	r3, #48651	; 0xbe0b
    2428:	0300000e 	movweq	r0, #14
    242c:	08030016 	stmdaeq	r3, {r1, r2, r4}
    2430:	0b3b0b3a 	bleq	ec5120 <__Stack_Size+0xec4d20>
    2434:	00001349 	andeq	r1, r0, r9, asr #6
    2438:	03010404 	movweq	r0, #5124	; 0x1404
    243c:	3a0b0b0e 	bcc	2c507c <__Stack_Size+0x2c4c7c>
    2440:	010b3b0b 	tsteq	fp, fp, lsl #22
    2444:	05000013 	streq	r0, [r0, #-19]
    2448:	0e030028 	cdpeq	0, 0, cr0, cr3, cr8, {1}
    244c:	00000d1c 	andeq	r0, r0, ip, lsl sp
    2450:	03001606 	movweq	r1, #1542	; 0x606
    2454:	3b0b3a0e 	blcc	2d0c94 <__Stack_Size+0x2d0894>
    2458:	0013490b 	andseq	r4, r3, fp, lsl #18
    245c:	012e0700 	teqeq	lr, r0, lsl #14
    2460:	0e03193f 	mcreq	9, 0, r1, cr3, cr15, {1}
    2464:	0b3b0b3a 	bleq	ec5154 <__Stack_Size+0xec4d54>
    2468:	13491927 	movtne	r1, #39207	; 0x9927
    246c:	13010b20 	movwne	r0, #6944	; 0x1b20
    2470:	05080000 	streq	r0, [r8, #-0]
    2474:	3a0e0300 	bcc	38307c <__Stack_Size+0x382c7c>
    2478:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
    247c:	09000013 	stmdbeq	r0, {r0, r1, r4}
    2480:	193f012e 	ldmdbne	pc!, {r1, r2, r3, r5, r8}	; <UNPREDICTABLE>
    2484:	0b3a0e03 	bleq	e85c98 <__Stack_Size+0xe85898>
    2488:	19270b3b 	stmdbne	r7!, {r0, r1, r3, r4, r5, r8, r9, fp}
    248c:	06120111 			; <UNDEFINED> instruction: 0x06120111
    2490:	42971840 	addsmi	r1, r7, #64, 16	; 0x400000
    2494:	00130119 	andseq	r0, r3, r9, lsl r1
    2498:	00050a00 	andeq	r0, r5, r0, lsl #20
    249c:	0b3a0e03 	bleq	e85cb0 <__Stack_Size+0xe858b0>
    24a0:	13490b3b 	movtne	r0, #39739	; 0x9b3b
    24a4:	00001802 	andeq	r1, r0, r2, lsl #16
    24a8:	3f002e0b 	svccc	0x00002e0b
    24ac:	3a0e0319 	bcc	383118 <__Stack_Size+0x382d18>
    24b0:	270b3b0b 	strcs	r3, [fp, -fp, lsl #22]
    24b4:	11134919 	tstne	r3, r9, lsl r9
    24b8:	40061201 	andmi	r1, r6, r1, lsl #4
    24bc:	19429718 	stmdbne	r2, {r3, r4, r8, r9, sl, ip, pc}^
    24c0:	050c0000 	streq	r0, [ip, #-0]
    24c4:	3a0e0300 	bcc	3830cc <__Stack_Size+0x382ccc>
    24c8:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
    24cc:	00170213 	andseq	r0, r7, r3, lsl r2
    24d0:	012e0d00 	teqeq	lr, r0, lsl #26
    24d4:	01111331 	tsteq	r1, r1, lsr r3
    24d8:	18400612 	stmdane	r0, {r1, r4, r9, sl}^
    24dc:	01194297 			; <UNDEFINED> instruction: 0x01194297
    24e0:	0e000013 	mcreq	0, 0, r0, cr0, cr3, {0}
    24e4:	13310005 	teqne	r1, #5
    24e8:	00001702 	andeq	r1, r0, r2, lsl #14
    24ec:	3f012e0f 	svccc	0x00012e0f
    24f0:	3a0e0319 	bcc	38315c <__Stack_Size+0x382d5c>
    24f4:	270b3b0b 	strcs	r3, [fp, -fp, lsl #22]
    24f8:	11134919 	tstne	r3, r9, lsl r9
    24fc:	40061201 	andmi	r1, r6, r1, lsl #4
    2500:	19429718 	stmdbne	r2, {r3, r4, r8, r9, sl, ip, pc}^
    2504:	00001301 	andeq	r1, r0, r1, lsl #6
    2508:	11010b10 	tstne	r1, r0, lsl fp
    250c:	00061201 	andeq	r1, r6, r1, lsl #4
    2510:	00341100 	eorseq	r1, r4, r0, lsl #2
    2514:	0b3a0e03 	bleq	e85d28 <__Stack_Size+0xe85928>
    2518:	13490b3b 	movtne	r0, #39739	; 0x9b3b
    251c:	00001702 	andeq	r1, r0, r2, lsl #14
    2520:	03003412 	movweq	r3, #1042	; 0x412
    2524:	3b0b3a0e 	blcc	2d0d64 <__Stack_Size+0x2d0964>
    2528:	0013490b 	andseq	r4, r3, fp, lsl #18
    252c:	011d1300 	tsteq	sp, r0, lsl #6
    2530:	01521331 	cmpeq	r2, r1, lsr r3
    2534:	0b581755 	bleq	1608290 <__Stack_Size+0x1607e90>
    2538:	00000b59 	andeq	r0, r0, r9, asr fp
    253c:	3f012e14 	svccc	0x00012e14
    2540:	3a0e0319 	bcc	3831ac <__Stack_Size+0x382dac>
    2544:	27053b0b 	strcs	r3, [r5, -fp, lsl #22]
    2548:	12011119 	andne	r1, r1, #1073741830	; 0x40000006
    254c:	97184006 	ldrls	r4, [r8, -r6]
    2550:	13011942 	movwne	r1, #6466	; 0x1942
    2554:	05150000 	ldreq	r0, [r5, #-0]
    2558:	3a0e0300 	bcc	383160 <__Stack_Size+0x382d60>
    255c:	49053b0b 	stmdbmi	r5, {r0, r1, r3, r8, r9, fp, ip, sp}
    2560:	00170213 	andseq	r0, r7, r3, lsl r2
    2564:	00341600 	eorseq	r1, r4, r0, lsl #12
    2568:	0b3a0e03 	bleq	e85d7c <__Stack_Size+0xe8597c>
    256c:	1349053b 	movtne	r0, #38203	; 0x953b
    2570:	00001702 	andeq	r1, r0, r2, lsl #14
    2574:	3f012e17 	svccc	0x00012e17
    2578:	3a0e0319 	bcc	3831e4 <__Stack_Size+0x382de4>
    257c:	27053b0b 	strcs	r3, [r5, -fp, lsl #22]
    2580:	11134919 	tstne	r3, r9, lsl r9
    2584:	40061201 	andmi	r1, r6, r1, lsl #4
    2588:	19429718 	stmdbne	r2, {r3, r4, r8, r9, sl, ip, pc}^
    258c:	00001301 	andeq	r1, r0, r1, lsl #6
    2590:	03000518 	movweq	r0, #1304	; 0x518
    2594:	3b0b3a0e 	blcc	2d0dd4 <__Stack_Size+0x2d09d4>
    2598:	02134905 	andseq	r4, r3, #81920	; 0x14000
    259c:	19000018 	stmdbne	r0, {r3, r4}
    25a0:	0b0b000f 	bleq	2c25e4 <__Stack_Size+0x2c21e4>
    25a4:	00001349 	andeq	r1, r0, r9, asr #6
    25a8:	0300341a 	movweq	r3, #1050	; 0x41a
    25ac:	3b0b3a0e 	blcc	2d0dec <__Stack_Size+0x2d09ec>
    25b0:	02134905 	andseq	r4, r3, #81920	; 0x14000
    25b4:	1b000018 	blne	261c <__Stack_Size+0x221c>
    25b8:	1755010b 	ldrbne	r0, [r5, -fp, lsl #2]
    25bc:	0b1c0000 	bleq	7025c4 <__Stack_Size+0x7021c4>
    25c0:	12011101 	andne	r1, r1, #1073741824	; 0x40000000
    25c4:	00130106 	andseq	r0, r3, r6, lsl #2
    25c8:	00051d00 	andeq	r1, r5, r0, lsl #26
    25cc:	0b3a0803 	bleq	e845e0 <__Stack_Size+0xe841e0>
    25d0:	1349053b 	movtne	r0, #38203	; 0x953b
    25d4:	00001702 	andeq	r1, r0, r2, lsl #14
    25d8:	0300051e 	movweq	r0, #1310	; 0x51e
    25dc:	3b0b3a08 	blcc	2d0e04 <__Stack_Size+0x2d0a04>
    25e0:	02134905 	andseq	r4, r3, #81920	; 0x14000
    25e4:	1f000018 	svcne	0x00000018
    25e8:	193f012e 	ldmdbne	pc!, {r1, r2, r3, r5, r8}	; <UNPREDICTABLE>
    25ec:	0b3a0e03 	bleq	e85e00 <__Stack_Size+0xe85a00>
    25f0:	1927053b 	stmdbne	r7!, {r0, r1, r3, r4, r5, r8, sl}
    25f4:	01111349 	tsteq	r1, r9, asr #6
    25f8:	18400612 	stmdane	r0, {r1, r4, r9, sl}^
    25fc:	00194297 	mulseq	r9, r7, r2
    2600:	11010000 	mrsne	r0, (UNDEF: 1)
    2604:	130e2501 	movwne	r2, #58625	; 0xe501
    2608:	1b0e030b 	blne	38323c <__Stack_Size+0x382e3c>
    260c:	1117550e 	tstne	r7, lr, lsl #10
    2610:	00171001 	andseq	r1, r7, r1
    2614:	00240200 	eoreq	r0, r4, r0, lsl #4
    2618:	0b3e0b0b 	bleq	f8524c <__Stack_Size+0xf84e4c>
    261c:	00000e03 	andeq	r0, r0, r3, lsl #28
    2620:	03001603 	movweq	r1, #1539	; 0x603
    2624:	3b0b3a08 	blcc	2d0e4c <__Stack_Size+0x2d0a4c>
    2628:	0013490b 	andseq	r4, r3, fp, lsl #18
    262c:	000f0400 	andeq	r0, pc, r0, lsl #8
    2630:	13490b0b 	movtne	r0, #39691	; 0x9b0b
    2634:	2e050000 	cdpcs	0, 0, cr0, cr5, cr0, {0}
    2638:	03193f00 	tsteq	r9, #0, 30
    263c:	3b0b3a0e 	blcc	2d0e7c <__Stack_Size+0x2d0a7c>
    2640:	4919270b 	ldmdbmi	r9, {r0, r1, r3, r8, r9, sl, sp}
    2644:	12011113 	andne	r1, r1, #-1073741820	; 0xc0000004
    2648:	97184006 	ldrls	r4, [r8, -r6]
    264c:	00001942 	andeq	r1, r0, r2, asr #18
    2650:	3f012e06 	svccc	0x00012e06
    2654:	3a0e0319 	bcc	3832c0 <__Stack_Size+0x382ec0>
    2658:	270b3b0b 	strcs	r3, [fp, -fp, lsl #22]
    265c:	11134919 	tstne	r3, r9, lsl r9
    2660:	40061201 	andmi	r1, r6, r1, lsl #4
    2664:	19429718 	stmdbne	r2, {r3, r4, r8, r9, sl, ip, pc}^
    2668:	00001301 	andeq	r1, r0, r1, lsl #6
    266c:	03000507 	movweq	r0, #1287	; 0x507
    2670:	3b0b3a0e 	blcc	2d0eb0 <__Stack_Size+0x2d0ab0>
    2674:	0213490b 	andseq	r4, r3, #180224	; 0x2c000
    2678:	08000017 	stmdaeq	r0, {r0, r1, r2, r4}
    267c:	0e030034 	mcreq	0, 0, r0, cr3, cr4, {1}
    2680:	0b3b0b3a 	bleq	ec5370 <__Stack_Size+0xec4f70>
    2684:	17021349 	strne	r1, [r2, -r9, asr #6]
    2688:	89090000 	stmdbhi	r9, {}	; <UNPREDICTABLE>
    268c:	11010182 	smlabbne	r1, r2, r1, r0
    2690:	01133101 	tsteq	r3, r1, lsl #2
    2694:	0a000013 	beq	26e8 <__Stack_Size+0x22e8>
    2698:	0001828a 	andeq	r8, r1, sl, lsl #5
    269c:	42911802 	addsmi	r1, r1, #131072	; 0x20000
    26a0:	0b000018 	bleq	2708 <__Stack_Size+0x2308>
    26a4:	01018289 	smlabbeq	r1, r9, r2, r8
    26a8:	13310111 	teqne	r1, #1073741828	; 0x40000004
    26ac:	340c0000 	strcc	r0, [ip], #-0
    26b0:	3a0e0300 	bcc	3832b8 <__Stack_Size+0x382eb8>
    26b4:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
    26b8:	3c193f13 	ldccc	15, cr3, [r9], {19}
    26bc:	0d000019 	stceq	0, cr0, [r0, #-100]	; 0xffffff9c
    26c0:	193f012e 	ldmdbne	pc!, {r1, r2, r3, r5, r8}	; <UNPREDICTABLE>
    26c4:	0b3a0e03 	bleq	e85ed8 <__Stack_Size+0xe85ad8>
    26c8:	1927053b 	stmdbne	r7!, {r0, r1, r3, r4, r5, r8, sl}
    26cc:	193c1349 	ldmdbne	ip!, {r0, r3, r6, r8, r9, ip}
    26d0:	00001301 	andeq	r1, r0, r1, lsl #6
    26d4:	4900050e 	stmdbmi	r0, {r1, r2, r3, r8, sl}
    26d8:	0f000013 	svceq	0x00000013
    26dc:	193f012e 	ldmdbne	pc!, {r1, r2, r3, r5, r8}	; <UNPREDICTABLE>
    26e0:	0b3a0e03 	bleq	e85ef4 <__Stack_Size+0xe85af4>
    26e4:	19270b3b 	stmdbne	r7!, {r0, r1, r3, r4, r5, r8, r9, fp}
    26e8:	0000193c 	andeq	r1, r0, ip, lsr r9
    26ec:	01110100 	tsteq	r1, r0, lsl #2
    26f0:	0b130e25 	bleq	4c5f8c <__Stack_Size+0x4c5b8c>
    26f4:	0e1b0e03 	cdpeq	14, 1, cr0, cr11, cr3, {0}
    26f8:	01111755 	tsteq	r1, r5, asr r7
    26fc:	00001710 	andeq	r1, r0, r0, lsl r7
    2700:	0b002402 	bleq	b710 <__Stack_Size+0xb310>
    2704:	030b3e0b 	movweq	r3, #48651	; 0xbe0b
    2708:	0300000e 	movweq	r0, #14
    270c:	08030016 	stmdaeq	r3, {r1, r2, r4}
    2710:	0b3b0b3a 	bleq	ec5400 <__Stack_Size+0xec5000>
    2714:	00001349 	andeq	r1, r0, r9, asr #6
    2718:	27001504 	strcs	r1, [r0, -r4, lsl #10]
    271c:	05000019 	streq	r0, [r0, #-25]
    2720:	0b0b000f 	bleq	2c2764 <__Stack_Size+0x2c2364>
    2724:	00001349 	andeq	r1, r0, r9, asr #6
    2728:	3f012e06 	svccc	0x00012e06
    272c:	3a0e0319 	bcc	383398 <__Stack_Size+0x382f98>
    2730:	270b3b0b 	strcs	r3, [fp, -fp, lsl #22]
    2734:	12011119 	andne	r1, r1, #1073741830	; 0x40000006
    2738:	96184006 	ldrls	r4, [r8], -r6
    273c:	13011942 	movwne	r1, #6466	; 0x1942
    2740:	34070000 	strcc	r0, [r7], #-0
    2744:	3a0e0300 	bcc	38334c <__Stack_Size+0x382f4c>
    2748:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
    274c:	00180213 	andseq	r0, r8, r3, lsl r2
    2750:	010b0800 	tsteq	fp, r0, lsl #16
    2754:	06120111 			; <UNDEFINED> instruction: 0x06120111
    2758:	00001301 	andeq	r1, r0, r1, lsl #6
    275c:	03003409 	movweq	r3, #1033	; 0x409
    2760:	3b0b3a0e 	blcc	2d0fa0 <__Stack_Size+0x2d0ba0>
    2764:	0213490b 	andseq	r4, r3, #180224	; 0x2c000
    2768:	0a000017 	beq	27cc <__Stack_Size+0x23cc>
    276c:	00018289 	andeq	r8, r1, r9, lsl #5
    2770:	13310111 	teqne	r1, #1073741828	; 0x40000004
    2774:	350b0000 	strcc	r0, [fp, #-0]
    2778:	00134900 	andseq	r4, r3, r0, lsl #18
    277c:	00340c00 	eorseq	r0, r4, r0, lsl #24
    2780:	0b3a0e03 	bleq	e85f94 <__Stack_Size+0xe85b94>
    2784:	1349053b 	movtne	r0, #38203	; 0x953b
    2788:	193c193f 	ldmdbne	ip!, {r0, r1, r2, r3, r4, r5, r8, fp, ip}
    278c:	340d0000 	strcc	r0, [sp], #-0
    2790:	3a0e0300 	bcc	383398 <__Stack_Size+0x382f98>
    2794:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
    2798:	02193f13 	andseq	r3, r9, #19, 30	; 0x4c
    279c:	0e000018 	mcreq	0, 0, r0, cr0, cr8, {0}
    27a0:	0e030034 	mcreq	0, 0, r0, cr3, cr4, {1}
    27a4:	0b3b0b3a 	bleq	ec5494 <__Stack_Size+0xec5094>
    27a8:	193f1349 	ldmdbne	pc!, {r0, r3, r6, r8, r9, ip}	; <UNPREDICTABLE>
    27ac:	0000193c 	andeq	r1, r0, ip, lsr r9
    27b0:	4901010f 	stmdbmi	r1, {r0, r1, r2, r3, r8}
    27b4:	00130113 	andseq	r0, r3, r3, lsl r1
    27b8:	00211000 	eoreq	r1, r1, r0
    27bc:	0b2f1349 	bleq	bc74e8 <__Stack_Size+0xbc70e8>
    27c0:	2e110000 	cdpcs	0, 1, cr0, cr1, cr0, {0}
    27c4:	03193f00 	tsteq	r9, #0, 30
    27c8:	3b0b3a0e 	blcc	2d1008 <__Stack_Size+0x2d0c08>
    27cc:	4919270b 	ldmdbmi	r9, {r0, r1, r3, r8, r9, sl, sp}
    27d0:	00193c13 	andseq	r3, r9, r3, lsl ip
	...

Disassembly of section .debug_line:

00000000 <.debug_line>:
* Input          : None.
* Output         : None.
* Return         : None.
*******************************************************************************/
void CTR_HP(void)
{
       0:	000005c3 	andeq	r0, r0, r3, asr #11
  u32 wEPVal = 0;

  while (((wIstr = _GetISTR()) & ISTR_CTR) != 0)
       4:	01280002 	teqeq	r8, r2
       8:	01020000 	mrseq	r0, (UNDEF: 2)
       c:	000d0efb 	strdeq	r0, [sp], -fp
  {
    _SetISTR((u16)CLR_CTR); /* clear CTR flag */
      10:	01010101 	tsteq	r1, r1, lsl #2
      14:	01000000 	mrseq	r0, (UNDEF: 0)
    /* extract highest priority endpoint number */
    EPindex = (u8)(wIstr & ISTR_EP_ID);
      18:	6c010000 	stcvs	0, cr0, [r1], {-0}
      1c:	692f6269 	stmdbvs	pc!, {r0, r3, r5, r6, r9, sp, lr}	; <UNPREDICTABLE>
    /* process related endpoint register */
    wEPVal = _GetENDPOINT(EPindex);
      20:	6c00636e 	stcvs	3, cr6, [r0], {110}	; 0x6e
      24:	552f6269 	strpl	r6, [pc, #-617]!	; fffffdc3 <SCS_BASE+0x1fff1dc3>
      28:	6c5f4253 	lfmvs	f4, 2, [pc], {83}	; 0x53
    if ((wEPVal & EP_CTR_RX) != 0)
      2c:	692f6269 	stmdbvs	pc!, {r0, r3, r5, r6, r9, sp, lr}	; <UNPREDICTABLE>
    {
      /* clear int flag */
      _ClearEP_CTR_RX(EPindex);
      30:	0000636e 	andeq	r6, r0, lr, ror #6
      34:	6e69616d 	powvsez	f6, f1, #5.0
      38:	0000632e 	andeq	r6, r0, lr, lsr #6

      /* call OUT service function */
      (*pEpInt_OUT[EPindex-1])();
      3c:	74730000 	ldrbtvc	r0, [r3], #-0

    } /* if((wEPVal & EP_CTR_RX) */
    else if ((wEPVal & EP_CTR_TX) != 0)
      40:	6632336d 	ldrtvs	r3, [r2], -sp, ror #6
    {
      /* clear int flag */
      _ClearEP_CTR_TX(EPindex);
      44:	5f783031 	svcpl	0x00783031
      48:	65707974 	ldrbvs	r7, [r0, #-2420]!	; 0x974
      4c:	0100682e 	tsteq	r0, lr, lsr #16

      /* call IN service function */
      (*pEpInt_IN[EPindex-1])();
      50:	74730000 	ldrbtvc	r0, [r3], #-0
      54:	6632336d 	ldrtvs	r3, [r2], -sp, ror #6
      58:	5f783031 	svcpl	0x00783031


    } /* if((wEPVal & EP_CTR_TX) != 0) */

  }/* while(...) */
}
      5c:	2e70616d 	rpwcssz	f6, f0, #5.0
      60:	00010068 	andeq	r0, r1, r8, rrx
      64:	6d747300 	ldclvs	3, cr7, [r4, #-0]
      68:	31663233 	cmncc	r6, r3, lsr r2
      6c:	665f7830 			; <UNDEFINED> instruction: 0x665f7830
      70:	6873616c 	ldmdavs	r3!, {r2, r3, r5, r6, r8, sp, lr}^
      74:	0100682e 	tsteq	r0, lr, lsr #16
      78:	74730000 	ldrbtvc	r0, [r3], #-0
      7c:	6632336d 	ldrtvs	r3, [r2], -sp, ror #6
      80:	5f783031 	svcpl	0x00783031
      84:	6f697067 	svcvs	0x00697067
      88:	0100682e 	tsteq	r0, lr, lsr #16
      8c:	74730000 	ldrbtvc	r0, [r3], #-0
      90:	6632336d 	ldrtvs	r3, [r2], -sp, ror #6
      94:	5f783031 	svcpl	0x00783031
      98:	6369766e 	cmnvs	r9, #115343360	; 0x6e00000
      9c:	0100682e 	tsteq	r0, lr, lsr #16
      a0:	74730000 	ldrbtvc	r0, [r3], #-0
      a4:	6632336d 	ldrtvs	r3, [r2], -sp, ror #6
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM7, ENABLE);
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM7, DISABLE);
      break;
      
    case TIM8_BASE:
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_TIM8, ENABLE);
      a8:	5f783031 	svcpl	0x00783031
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_TIM8, DISABLE);  
      ac:	2e6d6974 	mcrcs	9, 3, r6, cr13, cr4, {3}
      b0:	00010068 	andeq	r0, r1, r8, rrx
      break; 
      
    default:
      break;
  }
}
      b4:	6d747300 	ldclvs	3, cr7, [r4, #-0]
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM7, DISABLE);
      break;
      
    case TIM8_BASE:
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_TIM8, ENABLE);
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_TIM8, DISABLE);  
      b8:	31663233 	cmncc	r6, r3, lsr r2
      bc:	755f7830 	ldrbvc	r7, [pc, #-2096]	; fffff894 <SCS_BASE+0x1fff1894>
      c0:	74726173 	ldrbtvc	r6, [r2], #-371	; 0x173
      c4:	0100682e 	tsteq	r0, lr, lsr #16
      c8:	73750000 	cmnvc	r5, #0
      cc:	6f635f62 	svcvs	0x00635f62
      d0:	682e6572 	stmdavs	lr!, {r1, r4, r5, r6, r8, sl, sp, lr}
      d4:	00000200 	andeq	r0, r0, r0, lsl #4
      d8:	49425355 	stmdbmi	r2, {r0, r2, r4, r6, r8, r9, ip, lr}^
      dc:	2e74696e 	cdpcs	9, 7, cr6, cr4, cr14, {3}
      e0:	00000068 	andeq	r0, r0, r8, rrx
      e4:	6d747300 	ldclvs	3, cr7, [r4, #-0]
      e8:	31663233 	cmncc	r6, r3, lsr r2
      ec:	735f7830 	cmpvc	pc, #48, 16	; 0x300000
      f0:	69747379 	ldmdbvs	r4!, {r0, r3, r4, r5, r6, r8, r9, ip, sp, lr}^
      f4:	682e6b63 	stmdavs	lr!, {r0, r1, r5, r6, r8, r9, fp, sp, lr}
      f8:	00000100 	andeq	r0, r0, r0, lsl #2
      fc:	336d7473 	cmncc	sp, #1929379840	; 0x73000000
     100:	30316632 	eorscc	r6, r1, r2, lsr r6
     104:	63725f78 	cmnvs	r2, #120, 30	; 0x1e0
     108:	00682e63 	rsbeq	r2, r8, r3, ror #28
     10c:	73000001 	movwvc	r0, #1
     110:	32336d74 	eorscc	r6, r3, #116, 26	; 0x1d00
     114:	78303166 	ldmdavc	r0!, {r1, r2, r5, r6, r8, ip, sp}
     118:	6477695f 	ldrbtvs	r6, [r7], #-2399	; 0x95f
     11c:	00682e67 	rsbeq	r2, r8, r7, ror #28
     120:	75000001 	strvc	r0, [r0, #-1]
     124:	695f6273 	ldmdbvs	pc, {r0, r1, r4, r5, r6, r9, sp, lr}^	; <UNPREDICTABLE>
     128:	2e74696e 	cdpcs	9, 7, cr6, cr4, cr14, {3}
     12c:	00020068 	andeq	r0, r2, r8, rrx
     130:	05000000 	streq	r0, [r0, #-0]
     134:	0001a402 	andeq	sl, r1, r2, lsl #8
     138:	02c70308 	sbceq	r0, r7, #8, 6	; 0x20000000
     13c:	06021401 	streq	r1, [r2], -r1, lsl #8
     140:	00010100 	andeq	r0, r1, r0, lsl #2
     144:	01b00205 	lslseq	r0, r5, #4
     148:	cc030800 	stcgt	8, cr0, [r3], {-0}
     14c:	33160102 	tstcc	r6, #-2147483648	; 0x80000000
     150:	01000802 	tsteq	r0, r2, lsl #16
     154:	02050001 	andeq	r0, r5, #1
     158:	080001c4 	stmdaeq	r0, {r2, r6, r7, r8}
     15c:	0102d903 	tsteq	r2, r3, lsl #18
     160:	06024b13 			; <UNDEFINED> instruction: 0x06024b13
     164:	00010100 	andeq	r0, r1, r0, lsl #2
     168:	01d80205 	bicseq	r0, r8, r5, lsl #4
     16c:	df030800 	svcle	0x00030800
     170:	43240102 	teqmi	r4, #-2147483648	; 0x80000000
     174:	2f29251b 	svccs	0x0029251b
     178:	33302f2f 	teqcc	r0, #47, 30	; 0xbc
     17c:	026d5d77 	rsbeq	r5, sp, #7616	; 0x1dc0
     180:	01010003 	tsteq	r1, r3
     184:	00020500 	andeq	r0, r2, r0, lsl #10
     188:	03000000 	movweq	r0, #0
     18c:	13010380 	movwne	r0, #4992	; 0x1380
     190:	01000a02 	tsteq	r0, r2, lsl #20
     194:	02050001 	andeq	r0, r5, #1
     198:	00000000 	andeq	r0, r0, r0
     19c:	01038503 	tsteq	r3, r3, lsl #10
     1a0:	1c032f13 	stcne	15, cr2, [r3], {19}
     1a4:	58640390 	stmdapl	r4!, {r4, r7, r8, r9}^
     1a8:	022e1e03 	eoreq	r1, lr, #3, 28	; 0x30
     1ac:	01010006 	tsteq	r1, r6
     1b0:	28020500 	stmdacs	r2, {r8, sl}
     1b4:	03080002 	movweq	r0, #32770	; 0x8002
     1b8:	200103d3 	ldrdcs	r0, [r1], -r3
     1bc:	02004b26 	andeq	r4, r0, #38912	; 0x9800
     1c0:	684b0104 	stmdavs	fp, {r2, r8}^
     1c4:	01000402 	tsteq	r0, r2, lsl #8
     1c8:	02050001 	andeq	r0, r5, #1
     1cc:	00000000 	andeq	r0, r0, r0
     1d0:	0103df03 	tsteq	r3, r3, lsl #30
     1d4:	59233a22 	stmdbpl	r3!, {r1, r5, r9, fp, ip, sp}
     1d8:	59593d75 	ldmdbpl	r9, {r0, r2, r4, r5, r6, r8, sl, fp, ip, sp}^
     1dc:	02022d3d 	andeq	r2, r2, #3904	; 0xf40
     1e0:	00010100 	andeq	r0, r1, r0, lsl #2
     1e4:	02500205 	subseq	r0, r0, #1342177280	; 0x50000000
     1e8:	eb030800 	bl	c21f0 <__Stack_Size+0xc1df0>
     1ec:	02000103 	andeq	r0, r0, #-1073741824	; 0xc0000000
     1f0:	00300104 	eorseq	r0, r0, r4, lsl #2
     1f4:	3e030402 	cdpcc	4, 0, cr0, cr3, cr2, {0}
     1f8:	0001023e 	andeq	r0, r1, lr, lsr r2
     1fc:	05000101 	streq	r0, [r0, #-257]	; 0x101
     200:	00026202 	andeq	r6, r2, r2, lsl #4
     204:	03f40308 	mvnseq	r0, #8, 6	; 0x20000000
     208:	4b232001 	blmi	8c8214 <__Stack_Size+0x8c7e14>
     20c:	2f3e2c4d 	svccs	0x003e2c4d
     210:	022d214b 	eoreq	r2, sp, #-1073741806	; 0xc0000012
     214:	01010002 	tsteq	r1, r2
     218:	96020500 	strls	r0, [r2], -r0, lsl #10
     21c:	03080002 	movweq	r0, #32770	; 0x8002
     220:	20010481 	andcs	r0, r1, r1, lsl #9
     224:	2d213d21 	stccs	13, cr3, [r1, #-132]!	; 0xffffff7c
     228:	01000202 	tsteq	r0, r2, lsl #4
     22c:	02050001 	andeq	r0, r5, #1
     230:	080002aa 	stmdaeq	r0, {r1, r3, r5, r7, r9}
     234:	01048703 	tsteq	r4, r3, lsl #14
     238:	213d2120 	teqcs	sp, r0, lsr #2
     23c:	0002022d 	andeq	r0, r2, sp, lsr #4
     240:	05000101 	streq	r0, [r0, #-257]	; 0x101
     244:	00000002 	andeq	r0, r0, r2
     248:	048e0300 	streq	r0, [lr], #768	; 0x300
     24c:	233a2201 	teqcs	sl, #268435456	; 0x10000000
     250:	593d7559 	ldmdbpl	sp!, {r0, r3, r4, r6, r8, sl, ip, sp, lr}
     254:	022d3d59 	eoreq	r3, sp, #5696	; 0x1640
     258:	01010002 	tsteq	r1, r2
     25c:	be020500 	cfsh32lt	mvfx0, mvfx2, #0
     260:	03080002 	movweq	r0, #32770	; 0x8002
     264:	0001049b 	muleq	r1, fp, r4
     268:	30010402 	andcc	r0, r1, r2, lsl #8
     26c:	03040200 	movweq	r0, #16896	; 0x4200
     270:	01023e3e 	tsteq	r2, lr, lsr lr
     274:	00010100 	andeq	r0, r1, r0, lsl #2
     278:	00000205 	andeq	r0, r0, r5, lsl #4
     27c:	a4030000 	strge	r0, [r3], #-0
     280:	23200104 	teqcs	r0, #4, 2
     284:	3e2c4d4b 	cdpcc	13, 2, cr4, cr12, cr11, {2}
     288:	2d214b2f 	fstmdbxcs	r1!, {d4-d26}	;@ Deprecated
     28c:	01000202 	tsteq	r0, r2, lsl #4
     290:	02050001 	andeq	r0, r5, #1
     294:	00000000 	andeq	r0, r0, r0
     298:	0104b103 	tsteq	r4, r3, lsl #2
     29c:	213d2120 	teqcs	sp, r0, lsr #2
     2a0:	0002022d 	andeq	r0, r2, sp, lsr #4
     2a4:	05000101 	streq	r0, [r0, #-257]	; 0x101
     2a8:	00000002 	andeq	r0, r0, r2
     2ac:	04b70300 	ldrteq	r0, [r7], #768	; 0x300
     2b0:	3d212001 	stccc	0, cr2, [r1, #-4]!
     2b4:	02022d21 	andeq	r2, r2, #2112	; 0x840
     2b8:	00010100 	andeq	r0, r1, r0, lsl #2
     2bc:	00000205 	andeq	r0, r0, r5, lsl #4
     2c0:	be030000 	cdplt	0, 0, cr0, cr3, cr0, {0}
     2c4:	9f130104 	svcls	0x00130104
     2c8:	01000602 	tsteq	r0, r2, lsl #12
     2cc:	02050001 	andeq	r0, r5, #1
     2d0:	080002d0 	stmdaeq	r0, {r4, r6, r7, r9}
     2d4:	0104ca03 	tsteq	r4, r3, lsl #20
     2d8:	003e2220 	eorseq	r2, lr, r0, lsr #4
     2dc:	30010402 	andcc	r0, r1, r2, lsl #8
     2e0:	2d214c3f 	stccs	12, cr4, [r1, #-252]!	; 0xffffff04
     2e4:	01000502 	tsteq	r0, r2, lsl #10
     2e8:	02050001 	andeq	r0, r5, #1
     2ec:	080002fc 	stmdaeq	r0, {r2, r3, r4, r5, r6, r7, r9}
     2f0:	01089b03 	tsteq	r8, r3, lsl #22
     2f4:	211f7731 	tstcs	pc, r1, lsr r7	; <UNPREDICTABLE>
     2f8:	04020022 	streq	r0, [r2], #-34	; 0x22
     2fc:	002e0601 	eoreq	r0, lr, r1, lsl #12
     300:	3c040402 	cfstrscc	mvf0, [r4], {2}
     304:	2122063c 	teqcs	r2, ip, lsr r6
     308:	01000102 	tsteq	r0, r2, lsl #2
     30c:	02050001 	andeq	r0, r5, #1
     310:	0800032a 	stmdaeq	r0, {r1, r3, r5, r8, r9}
     314:	0108a903 	tsteq	r8, r3, lsl #18
     318:	0200595c 	andeq	r5, r0, #92, 18	; 0x170000
     31c:	42390204 	eorsmi	r0, r9, #4, 4	; 0x40000000
     320:	01000202 	tsteq	r0, r2, lsl #4
     324:	02050001 	andeq	r0, r5, #1
     328:	08000350 	stmdaeq	r0, {r4, r6, r8, r9}
     32c:	0108f003 	tsteq	r8, r3
     330:	2f3d3f4d 	svccs	0x003d3f4d
     334:	291e312f 	ldmdbcs	lr, {r0, r1, r2, r3, r5, r8, ip, sp}
     338:	3d223025 	stccc	0, cr3, [r2, #-148]!	; 0xffffff6c
     33c:	3f6a4d3e 	svccc	0x006a4d3e
     340:	4d3e3d30 	ldcmi	13, cr3, [lr, #-192]!	; 0xffffff40
     344:	3d313169 	ldfccs	f3, [r1, #-420]!	; 0xfffffe5c
     348:	4c6a4d3e 	stclmi	13, cr4, [sl], #-248	; 0xffffff08
     34c:	01000802 	tsteq	r0, r2, lsl #16
     350:	02050001 	andeq	r0, r5, #1
     354:	08000408 	stmdaeq	r0, {r3, sl}
     358:	0104dd03 	tsteq	r4, r3, lsl #26
     35c:	02001b33 	andeq	r1, r0, #52224	; 0xcc00
     360:	00260304 	eoreq	r0, r6, r4, lsl #6
     364:	3b030402 	blcc	c1374 <__Stack_Size+0xc0f74>
     368:	200a0339 	andcs	r0, sl, r9, lsr r3
     36c:	4b2f2c22 	blmi	bcb3fc <__Stack_Size+0xbcaffc>
     370:	0200251b 	andeq	r2, r0, #113246208	; 0x6c00000
     374:	0d030104 	stfeqs	f0, [r3, #-16]
     378:	66170320 	ldrvs	r0, [r7], -r0, lsr #6
     37c:	1b334b49 	blne	cd30a8 <__Stack_Size+0xcd2ca8>
     380:	04020033 	streq	r0, [r2], #-51	; 0x33
     384:	02003003 	andeq	r3, r0, #3
     388:	51570304 	cmppl	r7, r4, lsl #6
     38c:	01040200 	mrseq	r0, R12_usr
     390:	02005806 	andeq	r5, r0, #393216	; 0x60000
     394:	063c0204 	ldrteq	r0, [ip], -r4, lsl #4
     398:	820c035b 	andhi	r0, ip, #1811939329	; 0x6c000001
     39c:	36207803 	strtcc	r7, [r0], -r3, lsl #16
     3a0:	1d033e2f 	stcne	14, cr3, [r3, #-188]	; 0xffffff44
     3a4:	2e630320 	cdpcs	3, 6, cr0, cr3, cr0, {1}
     3a8:	3c150321 	ldccc	3, cr0, [r5], {33}	; 0x21
     3ac:	33324e30 	teqcc	r2, #48, 28	; 0x300
     3b0:	25312b1b 	ldrcs	r2, [r1, #-2843]!	; 0xb1b
     3b4:	01040200 	mrseq	r0, R12_usr
     3b8:	04020034 	streq	r0, [r2], #-52	; 0x34
     3bc:	063c0603 	ldrteq	r0, [ip], -r3, lsl #12
     3c0:	0402004d 	streq	r0, [r2], #-77	; 0x4d
     3c4:	02009202 	andeq	r9, r0, #536870912	; 0x20000000
     3c8:	00670204 	rsbeq	r0, r7, r4, lsl #4
     3cc:	1f020402 	svcne	0x00020402
     3d0:	02040200 	andeq	r0, r4, #0, 4
     3d4:	0402002f 	streq	r0, [r2], #-47	; 0x2f
     3d8:	2e7a0302 	cdpcs	3, 7, cr0, cr10, cr2, {0}
     3dc:	02040200 	andeq	r0, r4, #0, 4
     3e0:	04020034 	streq	r0, [r2], #-52	; 0x34
     3e4:	0a033d02 	beq	cf7f4 <__Stack_Size+0xcf3f4>
     3e8:	232f4c4a 	teqcs	pc, #18944	; 0x4a00
     3ec:	212d213d 	teqcs	sp, sp, lsr r1
     3f0:	4b4b422f 	blmi	12d0cb4 <__Stack_Size+0x12d08b4>
     3f4:	033a304b 	teqeq	sl, #75	; 0x4b
     3f8:	032e7ccd 	teqeq	lr, #52480	; 0xcd00
     3fc:	032e03b5 	teqeq	lr, #-738197502	; 0xd4000002
     400:	77032e0b 	strvc	r2, [r3, -fp, lsl #28]
     404:	4a090358 	bmi	24116c <__Stack_Size+0x240d6c>
     408:	3f2f5021 	svccc	0x002f5021
     40c:	01040200 	mrseq	r0, R12_usr
     410:	4b065806 	blmi	196430 <__Stack_Size+0x196030>
     414:	034d3e31 	movteq	r3, #56881	; 0xde31
     418:	3624660c 	strtcc	r6, [r4], -ip, lsl #12
     41c:	6a303d32 	bvs	c0f8ec <__Stack_Size+0xc0f4ec>
     420:	003d863e 	eorseq	r8, sp, lr, lsr r6
     424:	06010402 	streq	r0, [r1], -r2, lsl #8
     428:	3d3e064a 	ldccc	6, cr0, [lr, #-296]!	; 0xfffffed8
     42c:	02002f86 	andeq	r2, r0, #536	; 0x218
     430:	66060104 	strvs	r0, [r6], -r4, lsl #2
     434:	01040200 	mrseq	r0, R12_usr
     438:	09035906 	stmdbeq	r3, {r1, r2, r8, fp, ip, lr}
     43c:	c8033074 	stmdagt	r3, {r2, r4, r5, r6, ip, sp}
     440:	b803207c 	stmdalt	r3, {r2, r3, r4, r5, r6, sp}
     444:	50802e03 	addpl	r2, r0, r3, lsl #28
     448:	3d304723 	ldccc	7, cr4, [r0, #-140]!	; 0xffffff74
     44c:	005e324b 	subseq	r3, lr, fp, asr #4
     450:	06010402 	streq	r0, [r1], -r2, lsl #8
     454:	04020058 	streq	r0, [r2], #-88	; 0x58
     458:	3f063c02 	svccc	0x00063c02
     45c:	4b213d1f 	blmi	84f8e0 <__Stack_Size+0x84f4e0>
     460:	02004b22 	andeq	r4, r0, #34816	; 0x8800
     464:	2e060104 	adfcss	f0, f6, f4
     468:	02005906 	andeq	r5, r0, #98304	; 0x18000
     46c:	00670104 	rsbeq	r0, r7, r4, lsl #2
     470:	64020402 	strvs	r0, [r2], #-1026	; 0x402
     474:	21163402 	tstcs	r6, r2, lsl #8
     478:	6732212d 	ldrvs	r2, [r2, -sp, lsr #2]!
     47c:	675e9f68 	ldrbvs	r9, [lr, -r8, ror #30]
     480:	02004e31 	andeq	r4, r0, #784	; 0x310
     484:	2e060104 	adfcss	f0, f6, f4
     488:	003f4b06 	eorseq	r4, pc, r6, lsl #22
     48c:	30030402 	andcc	r0, r3, r2, lsl #8
     490:	03040200 	movweq	r0, #16896	; 0x4200
     494:	13023f2d 	movwne	r3, #12077	; 0x2f2d
     498:	00010100 	andeq	r0, r1, r0, lsl #2
     49c:	08040205 	stmdaeq	r4, {r0, r2, r9}
     4a0:	d5030800 	strle	r0, [r3, #-2048]	; 0x800
     4a4:	31220109 	teqcc	r2, r9, lsl #2
     4a8:	301e3e4d 	andscc	r3, lr, sp, asr #28
     4ac:	03202803 	teqeq	r0, #196608	; 0x30000
     4b0:	78035813 	stmdavc	r3, {r0, r1, r4, fp, ip, lr}
     4b4:	4a50032e 	bmi	1401174 <__Stack_Size+0x1400d74>
     4b8:	3f3f3f3f 	svccc	0x003f3f3f
     4bc:	0200694d 	andeq	r6, r0, #1261568	; 0x134000
     4c0:	5c3f0104 	ldfpls	f0, [pc], #-16	; 4b8 <__Stack_Size+0xb8>
     4c4:	0402003e 	streq	r0, [r2], #-62	; 0x3e
     4c8:	09023e01 	stmdbeq	r2, {r0, r9, sl, fp, ip, sp}
     4cc:	00010100 	andeq	r0, r1, r0, lsl #2
     4d0:	08900205 	ldmeq	r0, {r0, r2, r9}
     4d4:	a6030800 	strge	r0, [r3], -r0, lsl #16
     4d8:	0b03010a 	bleq	c0908 <__Stack_Size+0xc0508>
     4dc:	031f262e 	tsteq	pc, #48234496	; 0x2e00000
     4e0:	21212e78 	teqcs	r1, r8, ror lr
     4e4:	2c2f2c21 	stccs	12, cr2, [pc], #-132	; 468 <__Stack_Size+0x68>
     4e8:	3a223231 	bcc	88cdb4 <__Stack_Size+0x88c9b4>
     4ec:	3429342f 	strtcc	r3, [r9], #-1071	; 0x42f
     4f0:	2f2f2f39 	svccs	0x002f2f39
     4f4:	1e302c34 	mrcne	12, 1, r2, cr0, cr4, {1}
     4f8:	31312f2f 	teqcc	r1, pc, lsr #30
     4fc:	2e0d0339 	mcrcs	3, 0, r0, cr13, cr9, {1}
     500:	2f207403 	svccs	0x00207403
     504:	2e19032f 	cdpcs	3, 1, cr0, cr9, cr15, {1}
     508:	3f2e7403 	svccc	0x002e7403
     50c:	2f207a03 	svccs	0x00207a03
     510:	3f342f2f 	svccc	0x00342f2f
     514:	2f2e7a03 	svccs	0x002e7a03
     518:	22322f2f 	eorscs	r2, r2, #47, 30	; 0xbc
     51c:	2f302d2c 	svccs	0x00302d2c
     520:	4a140330 	bmi	5011e8 <__Stack_Size+0x500de8>
     524:	024d4f4b 	subeq	r4, sp, #300	; 0x12c
     528:	0101000b 	tsteq	r1, fp
     52c:	98020500 	stmdals	r2, {r8, sl}
     530:	03080009 	movweq	r0, #32777	; 0x8009
     534:	03010b8b 	movweq	r0, #7051	; 0x1b8b
     538:	355d200b 	ldrbcc	r2, [sp, #-11]
     53c:	33207903 	teqcc	r0, #49152	; 0xc000
     540:	2f1c241f 	svccs	0x001c241f
     544:	312f2f2f 	teqcc	pc, pc, lsr #30
     548:	2f2f1c24 	svccs	0x002f1c24
     54c:	24312f2f 	ldrtcs	r2, [r1], #-3887	; 0xf2f
     550:	2f2f2f1c 	svccs	0x002f2f1c
     554:	1c24302f 	stcne	0, cr3, [r4], #-188	; 0xffffff44
     558:	2f2f2f2f 	svccs	0x002f2f2f
     55c:	00020230 	andeq	r0, r2, r0, lsr r2
     560:	05000101 	streq	r0, [r0, #-257]	; 0x101
     564:	000a1402 	andeq	r1, sl, r2, lsl #8
     568:	01cf0308 	biceq	r0, pc, r8, lsl #6
     56c:	0b032501 	bleq	c9978 <__Stack_Size+0xc9578>
     570:	207a032e 	rsbscs	r0, sl, lr, lsr #6
     574:	3d1f2132 	ldfccs	f2, [pc, #-200]	; 4b4 <__Stack_Size+0xb4>
     578:	332f2121 	teqcc	pc, #1073741832	; 0x40000008
     57c:	231f231b 	tstcs	pc, #1811939328	; 0x6c000000
     580:	313a2f1e 	teqcc	sl, lr, lsl pc
     584:	4d313032 	ldcmi	0, cr3, [r1, #-200]!	; 0xffffff38
     588:	033e4c3e 	teqeq	lr, #15872	; 0x3e00
     58c:	4b593c0c 	blmi	164f5c4 <__Stack_Size+0x164f1c4>
     590:	3131211f 	teqcc	r1, pc, lsl r1
     594:	2544673f 	strbcs	r6, [r4, #-1855]	; 0x73f
     598:	2f4e251b 	svccs	0x004e251b
     59c:	01040200 	mrseq	r0, R12_usr
     5a0:	0402001b 	streq	r0, [r2], #-27
     5a4:	06660602 	strbteq	r0, [r6], -r2, lsl #12
     5a8:	222e1203 	eorcs	r1, lr, #805306368	; 0x30000000
     5ac:	3d3f3d3d 	ldccc	13, cr3, [pc, #-244]!	; 4c0 <__Stack_Size+0xc0>
     5b0:	1f21412f 	svcne	0x0021412f
     5b4:	2421213d 	strtcs	r2, [r1], #-317	; 0x13d
     5b8:	04020022 	streq	r0, [r2], #-34	; 0x22
     5bc:	3c5c0301 	mrrccc	3, 0, r0, ip, cr1
     5c0:	22023e4c 	andcs	r3, r2, #76, 28	; 0x4c0
     5c4:	e0010100 	and	r0, r1, r0, lsl #2
     5c8:	02000004 	andeq	r0, r0, #4
     5cc:	00007c00 	andeq	r7, r0, r0, lsl #24
     5d0:	fb010200 	blx	40dda <__Stack_Size+0x409da>
     5d4:	01000d0e 	tsteq	r0, lr, lsl #26
     5d8:	00010101 	andeq	r0, r1, r1, lsl #2
     5dc:	00010000 	andeq	r0, r1, r0
     5e0:	696c0100 	stmdbvs	ip!, {r8}^
     5e4:	6e692f62 	cdpvs	15, 6, cr2, cr9, cr2, {3}
     5e8:	73000063 	movwvc	r0, #99	; 0x63
     5ec:	32336d74 	eorscc	r6, r3, #116, 26	; 0x1d00
     5f0:	78303166 	ldmdavc	r0!, {r1, r2, r5, r6, r8, ip, sp}
     5f4:	2e74695f 	mrccs	9, 3, r6, cr4, cr15, {2}
     5f8:	00000063 	andeq	r0, r0, r3, rrx
     5fc:	6d747300 	ldclvs	3, cr7, [r4, #-0]
     600:	31663233 	cmncc	r6, r3, lsr r2
     604:	745f7830 	ldrbvc	r7, [pc], #-2096	; 60c <__Stack_Size+0x20c>
     608:	2e657079 	mcrcs	0, 3, r7, cr5, cr9, {3}
     60c:	00010068 	andeq	r0, r1, r8, rrx
     610:	6d747300 	ldclvs	3, cr7, [r4, #-0]
     614:	31663233 	cmncc	r6, r3, lsr r2
     618:	6d5f7830 	ldclvs	8, cr7, [pc, #-192]	; 560 <__Stack_Size+0x160>
     61c:	682e7061 	stmdavs	lr!, {r0, r5, r6, ip, sp, lr}
     620:	00000100 	andeq	r0, r0, r0, lsl #2
     624:	336d7473 	cmncc	sp, #1929379840	; 0x73000000
     628:	30316632 	eorscc	r6, r1, r2, lsr r6
     62c:	69745f78 	ldmdbvs	r4!, {r3, r4, r5, r6, r8, r9, sl, fp, ip, lr}^
     630:	00682e6d 	rsbeq	r2, r8, sp, ror #28
     634:	73000001 	movwvc	r0, #1
     638:	32336d74 	eorscc	r6, r3, #116, 26	; 0x1d00
     63c:	78303166 	ldmdavc	r0!, {r1, r2, r5, r6, r8, ip, sp}
     640:	6173755f 	cmnvs	r3, pc, asr r5
     644:	682e7472 	stmdavs	lr!, {r1, r4, r5, r6, sl, ip, sp, lr}
     648:	00000100 	andeq	r0, r0, r0, lsl #2
     64c:	02050000 	andeq	r0, r5, #0
     650:	08000b64 	stmdaeq	r0, {r2, r5, r6, r8, r9, fp}
     654:	02012903 	andeq	r2, r1, #49152	; 0xc000
     658:	01010001 	tsteq	r1, r1
     65c:	66020500 	strvs	r0, [r2], -r0, lsl #10
     660:	0308000b 	movweq	r0, #32779	; 0x800b
     664:	01020135 	tsteq	r2, r5, lsr r1
     668:	00010100 	andeq	r0, r1, r0, lsl #2
     66c:	0b680205 	bleq	1a00e88 <__Stack_Size+0x1a00a88>
     670:	c4030800 	strgt	r0, [r3], #-2048	; 0x800
     674:	01020100 	mrseq	r0, (UNDEF: 18)
     678:	00010100 	andeq	r0, r1, r0, lsl #2
     67c:	0b6a0205 	bleq	1a80e98 <__Stack_Size+0x1a80a98>
     680:	d1030800 	tstle	r3, r0, lsl #16
     684:	01020100 	mrseq	r0, (UNDEF: 18)
     688:	00010100 	andeq	r0, r1, r0, lsl #2
     68c:	0b6c0205 	bleq	1b00ea8 <__Stack_Size+0x1b00aa8>
     690:	de030800 	cdple	8, 0, cr0, cr3, cr0, {0}
     694:	01020100 	mrseq	r0, (UNDEF: 18)
     698:	00010100 	andeq	r0, r1, r0, lsl #2
     69c:	0b6e0205 	bleq	1b80eb8 <__Stack_Size+0x1b80ab8>
     6a0:	eb030800 	bl	c26a8 <__Stack_Size+0xc22a8>
     6a4:	01020100 	mrseq	r0, (UNDEF: 18)
     6a8:	00010100 	andeq	r0, r1, r0, lsl #2
     6ac:	0b700205 	bleq	1c00ec8 <__Stack_Size+0x1c00ac8>
     6b0:	f6030800 			; <UNDEFINED> instruction: 0xf6030800
     6b4:	01020100 	mrseq	r0, (UNDEF: 18)
     6b8:	00010100 	andeq	r0, r1, r0, lsl #2
     6bc:	0b720205 	bleq	1c80ed8 <__Stack_Size+0x1c80ad8>
     6c0:	81030800 	tsthi	r3, r0, lsl #16
     6c4:	01020101 	tsteq	r2, r1, lsl #2
     6c8:	00010100 	andeq	r0, r1, r0, lsl #2
     6cc:	0b740205 	bleq	1d00ee8 <__Stack_Size+0x1d00ae8>
     6d0:	8c030800 	stchi	8, cr0, [r3], {-0}
     6d4:	3e170101 	mufccs	f0, f7, f1
     6d8:	01000702 	tsteq	r0, r2, lsl #14
     6dc:	02050001 	andeq	r0, r5, #1
     6e0:	08000b88 	stmdaeq	r0, {r3, r7, r8, r9, fp}
     6e4:	01019f03 	tsteq	r1, r3, lsl #30
     6e8:	01000102 	tsteq	r0, r2, lsl #2
     6ec:	02050001 	andeq	r0, r5, #1
     6f0:	08000b8a 	stmdaeq	r0, {r1, r3, r7, r8, r9, fp}
     6f4:	0101aa03 	tsteq	r1, r3, lsl #20
     6f8:	01000102 	tsteq	r0, r2, lsl #2
     6fc:	02050001 	andeq	r0, r5, #1
     700:	08000b8c 	stmdaeq	r0, {r2, r3, r7, r8, r9, fp}
     704:	0101b503 	tsteq	r1, r3, lsl #10
     708:	01000102 	tsteq	r0, r2, lsl #2
     70c:	02050001 	andeq	r0, r5, #1
     710:	08000b8e 	stmdaeq	r0, {r1, r2, r3, r7, r8, r9, fp}
     714:	0101c003 	tsteq	r1, r3
     718:	01000102 	tsteq	r0, r2, lsl #2
     71c:	02050001 	andeq	r0, r5, #1
     720:	08000b90 	stmdaeq	r0, {r4, r7, r8, r9, fp}
     724:	0101cb03 	tsteq	r1, r3, lsl #22
     728:	01000102 	tsteq	r0, r2, lsl #2
     72c:	02050001 	andeq	r0, r5, #1
     730:	08000b92 	stmdaeq	r0, {r1, r4, r7, r8, r9, fp}
     734:	0101d603 	tsteq	r1, r3, lsl #12
     738:	01000102 	tsteq	r0, r2, lsl #2
     73c:	02050001 	andeq	r0, r5, #1
     740:	08000b94 	stmdaeq	r0, {r2, r4, r7, r8, r9, fp}
     744:	0101e103 	tsteq	r1, r3, lsl #2
     748:	01000102 	tsteq	r0, r2, lsl #2
     74c:	02050001 	andeq	r0, r5, #1
     750:	08000b96 	stmdaeq	r0, {r1, r2, r4, r7, r8, r9, fp}
     754:	0101ec03 	tsteq	r1, r3, lsl #24
     758:	01000102 	tsteq	r0, r2, lsl #2
     75c:	02050001 	andeq	r0, r5, #1
     760:	08000b98 	stmdaeq	r0, {r3, r4, r7, r8, r9, fp}
     764:	0101f703 	tsteq	r1, r3, lsl #14
     768:	01000102 	tsteq	r0, r2, lsl #2
     76c:	02050001 	andeq	r0, r5, #1
     770:	08000b9a 	stmdaeq	r0, {r1, r3, r4, r7, r8, r9, fp}
     774:	01028203 	tsteq	r2, r3, lsl #4
     778:	01000102 	tsteq	r0, r2, lsl #2
     77c:	02050001 	andeq	r0, r5, #1
     780:	08000b9c 	stmdaeq	r0, {r2, r3, r4, r7, r8, r9, fp}
     784:	01028d03 	tsteq	r2, r3, lsl #26
     788:	01000102 	tsteq	r0, r2, lsl #2
     78c:	02050001 	andeq	r0, r5, #1
     790:	00000000 	andeq	r0, r0, r0
     794:	01029803 	tsteq	r2, r3, lsl #16
     798:	01000102 	tsteq	r0, r2, lsl #2
     79c:	02050001 	andeq	r0, r5, #1
     7a0:	00000000 	andeq	r0, r0, r0
     7a4:	0102a303 	tsteq	r2, r3, lsl #6
     7a8:	01000102 	tsteq	r0, r2, lsl #2
     7ac:	02050001 	andeq	r0, r5, #1
     7b0:	00000000 	andeq	r0, r0, r0
     7b4:	0102ae03 	tsteq	r2, r3, lsl #28
     7b8:	01000102 	tsteq	r0, r2, lsl #2
     7bc:	02050001 	andeq	r0, r5, #1
     7c0:	00000000 	andeq	r0, r0, r0
     7c4:	0102b903 	tsteq	r2, r3, lsl #18
     7c8:	01000102 	tsteq	r0, r2, lsl #2
     7cc:	02050001 	andeq	r0, r5, #1
     7d0:	00000000 	andeq	r0, r0, r0
     7d4:	0102c403 	tsteq	r2, r3, lsl #8
     7d8:	01000102 	tsteq	r0, r2, lsl #2
     7dc:	02050001 	andeq	r0, r5, #1
     7e0:	00000000 	andeq	r0, r0, r0
     7e4:	0102cf03 	tsteq	r2, r3, lsl #30
     7e8:	01000102 	tsteq	r0, r2, lsl #2
     7ec:	02050001 	andeq	r0, r5, #1
     7f0:	00000000 	andeq	r0, r0, r0
     7f4:	0102da03 	tsteq	r2, r3, lsl #20
     7f8:	01000102 	tsteq	r0, r2, lsl #2
     7fc:	02050001 	andeq	r0, r5, #1
     800:	08000b9e 	stmdaeq	r0, {r1, r2, r3, r4, r7, r8, r9, fp}
     804:	0102e503 	tsteq	r2, r3, lsl #10
     808:	01000102 	tsteq	r0, r2, lsl #2
     80c:	02050001 	andeq	r0, r5, #1
     810:	08000ba0 	stmdaeq	r0, {r5, r7, r8, r9, fp}
     814:	0102f103 	tsteq	r2, r3, lsl #2
     818:	01000102 	tsteq	r0, r2, lsl #2
     81c:	02050001 	andeq	r0, r5, #1
     820:	08000ba2 	stmdaeq	r0, {r1, r5, r7, r8, r9, fp}
     824:	0102fd03 	tsteq	r2, r3, lsl #26
     828:	00020213 	andeq	r0, r2, r3, lsl r2
     82c:	05000101 	streq	r0, [r0, #-257]	; 0x101
     830:	000ba602 	andeq	sl, fp, r2, lsl #12
     834:	03890308 	orreq	r0, r9, #8, 6	; 0x20000000
     838:	00010201 	andeq	r0, r1, r1, lsl #4
     83c:	05000101 	streq	r0, [r0, #-257]	; 0x101
     840:	000ba802 	andeq	sl, fp, r2, lsl #16
     844:	03940308 	orrseq	r0, r4, #8, 6	; 0x20000000
     848:	00010201 	andeq	r0, r1, r1, lsl #4
     84c:	05000101 	streq	r0, [r0, #-257]	; 0x101
     850:	000baa02 	andeq	sl, fp, r2, lsl #20
     854:	039f0308 	orrseq	r0, pc, #8, 6	; 0x20000000
     858:	00010201 	andeq	r0, r1, r1, lsl #4
     85c:	05000101 	streq	r0, [r0, #-257]	; 0x101
     860:	000bac02 	andeq	sl, fp, r2, lsl #24
     864:	03aa0308 			; <UNDEFINED> instruction: 0x03aa0308
     868:	00010201 	andeq	r0, r1, r1, lsl #4
     86c:	05000101 	streq	r0, [r0, #-257]	; 0x101
     870:	000bae02 	andeq	sl, fp, r2, lsl #28
     874:	03b60308 			; <UNDEFINED> instruction: 0x03b60308
     878:	00010201 	andeq	r0, r1, r1, lsl #4
     87c:	05000101 	streq	r0, [r0, #-257]	; 0x101
     880:	000bb002 	andeq	fp, fp, r2
     884:	03c20308 	biceq	r0, r2, #8, 6	; 0x20000000
     888:	00010201 	andeq	r0, r1, r1, lsl #4
     88c:	05000101 	streq	r0, [r0, #-257]	; 0x101
     890:	000bb202 	andeq	fp, fp, r2, lsl #4
     894:	03cd0308 	biceq	r0, sp, #8, 6	; 0x20000000
     898:	00010201 	andeq	r0, r1, r1, lsl #4
     89c:	05000101 	streq	r0, [r0, #-257]	; 0x101
     8a0:	000bb402 	andeq	fp, fp, r2, lsl #8
     8a4:	03dc0308 	bicseq	r0, ip, #8, 6	; 0x20000000
     8a8:	5e230101 	sufpls	f0, f3, f1
     8ac:	0002022c 	andeq	r0, r2, ip, lsr #4
     8b0:	05000101 	streq	r0, [r0, #-257]	; 0x101
     8b4:	000bc802 	andeq	ip, fp, r2, lsl #16
     8b8:	03ef0308 	mvneq	r0, #8, 6	; 0x20000000
     8bc:	00010201 	andeq	r0, r1, r1, lsl #4
     8c0:	05000101 	streq	r0, [r0, #-257]	; 0x101
     8c4:	000bca02 	andeq	ip, fp, r2, lsl #20
     8c8:	03fa0308 	mvnseq	r0, #8, 6	; 0x20000000
     8cc:	00010201 	andeq	r0, r1, r1, lsl #4
     8d0:	05000101 	streq	r0, [r0, #-257]	; 0x101
     8d4:	000bcc02 	andeq	ip, fp, r2, lsl #24
     8d8:	04850308 	streq	r0, [r5], #776	; 0x308
     8dc:	00010201 	andeq	r0, r1, r1, lsl #4
     8e0:	05000101 	streq	r0, [r0, #-257]	; 0x101
     8e4:	000bce02 	andeq	ip, fp, r2, lsl #28
     8e8:	04900308 	ldreq	r0, [r0], #776	; 0x308
     8ec:	00010201 	andeq	r0, r1, r1, lsl #4
     8f0:	05000101 	streq	r0, [r0, #-257]	; 0x101
     8f4:	000bd002 	andeq	sp, fp, r2
     8f8:	049b0308 	ldreq	r0, [fp], #776	; 0x308
     8fc:	00010201 	andeq	r0, r1, r1, lsl #4
     900:	05000101 	streq	r0, [r0, #-257]	; 0x101
     904:	000bd202 	andeq	sp, fp, r2, lsl #4
     908:	04a60308 	strteq	r0, [r6], #776	; 0x308
     90c:	00010201 	andeq	r0, r1, r1, lsl #4
     910:	05000101 	streq	r0, [r0, #-257]	; 0x101
     914:	000bd402 	andeq	sp, fp, r2, lsl #8
     918:	04b10308 	ldrteq	r0, [r1], #776	; 0x308
     91c:	00010201 	andeq	r0, r1, r1, lsl #4
     920:	05000101 	streq	r0, [r0, #-257]	; 0x101
     924:	000bd602 	andeq	sp, fp, r2, lsl #12
     928:	04bc0308 	ldrteq	r0, [ip], #776	; 0x308
     92c:	00010201 	andeq	r0, r1, r1, lsl #4
     930:	05000101 	streq	r0, [r0, #-257]	; 0x101
     934:	000bd802 	andeq	sp, fp, r2, lsl #16
     938:	04cd0308 	strbeq	r0, [sp], #776	; 0x308
     93c:	67210101 	strvs	r0, [r1, -r1, lsl #2]!
     940:	01001302 	tsteq	r0, r2, lsl #6
     944:	02050001 	andeq	r0, r5, #1
     948:	08000c0c 	stmdaeq	r0, {r2, r3, sl, fp}
     94c:	0104dd03 	tsteq	r4, r3, lsl #26
     950:	207a0318 	rsbscs	r0, sl, r8, lsl r3
     954:	0e02d726 	cdpeq	7, 0, cr13, cr2, cr6, {1}
     958:	00010100 	andeq	r0, r1, r0, lsl #2
     95c:	0c480205 	sfmeq	f0, 2, [r8], {5}
     960:	f3030800 	vsub.i8	d0, d3, d0
     964:	01020104 	tsteq	r2, r4, lsl #2
     968:	00010100 	andeq	r0, r1, r0, lsl #2
     96c:	0c4a0205 	sfmeq	f0, 2, [sl], {5}
     970:	ff030800 			; <UNDEFINED> instruction: 0xff030800
     974:	01020104 	tsteq	r2, r4, lsl #2
     978:	00010100 	andeq	r0, r1, r0, lsl #2
     97c:	0c4c0205 	sfmeq	f0, 2, [ip], {5}
     980:	8a030800 	bhi	c2988 <__Stack_Size+0xc2588>
     984:	01020105 	tsteq	r2, r5, lsl #2
     988:	00010100 	andeq	r0, r1, r0, lsl #2
     98c:	0c4e0205 	sfmeq	f0, 2, [lr], {5}
     990:	95030800 	strls	r0, [r3, #-2048]	; 0x800
     994:	01020105 	tsteq	r2, r5, lsl #2
     998:	00010100 	andeq	r0, r1, r0, lsl #2
     99c:	0c500205 	lfmeq	f0, 2, [r0], {5}
     9a0:	a0030800 	andge	r0, r3, r0, lsl #16
     9a4:	01020105 	tsteq	r2, r5, lsl #2
     9a8:	00010100 	andeq	r0, r1, r0, lsl #2
     9ac:	0c520205 	lfmeq	f0, 2, [r2], {5}
     9b0:	ac030800 	stcge	8, cr0, [r3], {-0}
     9b4:	01020105 	tsteq	r2, r5, lsl #2
     9b8:	00010100 	andeq	r0, r1, r0, lsl #2
     9bc:	0c540205 	lfmeq	f0, 2, [r4], {5}
     9c0:	b8030800 	stmdalt	r3, {fp}
     9c4:	01020105 	tsteq	r2, r5, lsl #2
     9c8:	00010100 	andeq	r0, r1, r0, lsl #2
     9cc:	0c560205 	lfmeq	f0, 2, [r6], {5}
     9d0:	c3030800 	movwgt	r0, #14336	; 0x3800
     9d4:	01020105 	tsteq	r2, r5, lsl #2
     9d8:	00010100 	andeq	r0, r1, r0, lsl #2
     9dc:	0c580205 	lfmeq	f0, 2, [r8], {5}
     9e0:	ce030800 	cdpgt	8, 0, cr0, cr3, cr0, {0}
     9e4:	01020105 	tsteq	r2, r5, lsl #2
     9e8:	00010100 	andeq	r0, r1, r0, lsl #2
     9ec:	0c5a0205 	lfmeq	f0, 2, [sl], {5}
     9f0:	d9030800 	stmdble	r3, {fp}
     9f4:	01020105 	tsteq	r2, r5, lsl #2
     9f8:	00010100 	andeq	r0, r1, r0, lsl #2
     9fc:	0c5c0205 	lfmeq	f0, 2, [ip], {5}
     a00:	e4030800 	str	r0, [r3], #-2048	; 0x800
     a04:	01020105 	tsteq	r2, r5, lsl #2
     a08:	00010100 	andeq	r0, r1, r0, lsl #2
     a0c:	0c5e0205 	lfmeq	f0, 2, [lr], {5}
     a10:	ef030800 	svc	0x00030800
     a14:	01020105 	tsteq	r2, r5, lsl #2
     a18:	00010100 	andeq	r0, r1, r0, lsl #2
     a1c:	0c600205 	sfmeq	f0, 2, [r0], #-20	; 0xffffffec
     a20:	fa030800 	blx	c2a28 <__Stack_Size+0xc2628>
     a24:	01020105 	tsteq	r2, r5, lsl #2
     a28:	00010100 	andeq	r0, r1, r0, lsl #2
     a2c:	0c620205 	sfmeq	f0, 2, [r2], #-20	; 0xffffffec
     a30:	85030800 	strhi	r0, [r3, #-2048]	; 0x800
     a34:	01020106 	tsteq	r2, r6, lsl #2
     a38:	00010100 	andeq	r0, r1, r0, lsl #2
     a3c:	0c640205 	sfmeq	f0, 2, [r4], #-20	; 0xffffffec
     a40:	90030800 	andls	r0, r3, r0, lsl #16
     a44:	01020106 	tsteq	r2, r6, lsl #2
     a48:	00010100 	andeq	r0, r1, r0, lsl #2
     a4c:	0c660205 	sfmeq	f0, 2, [r6], #-20	; 0xffffffec
     a50:	9b030800 	blls	c2a58 <__Stack_Size+0xc2658>
     a54:	01020106 	tsteq	r2, r6, lsl #2
     a58:	00010100 	andeq	r0, r1, r0, lsl #2
     a5c:	0c680205 	sfmeq	f0, 2, [r8], #-20	; 0xffffffec
     a60:	a6030800 	strge	r0, [r3], -r0, lsl #16
     a64:	01020106 	tsteq	r2, r6, lsl #2
     a68:	00010100 	andeq	r0, r1, r0, lsl #2
     a6c:	0c6a0205 	sfmeq	f0, 2, [sl], #-20	; 0xffffffec
     a70:	b1030800 	tstlt	r3, r0, lsl #16
     a74:	01020106 	tsteq	r2, r6, lsl #2
     a78:	00010100 	andeq	r0, r1, r0, lsl #2
     a7c:	0c6c0205 	sfmeq	f0, 2, [ip], #-20	; 0xffffffec
     a80:	bc030800 	stclt	8, cr0, [r3], {-0}
     a84:	01020106 	tsteq	r2, r6, lsl #2
     a88:	00010100 	andeq	r0, r1, r0, lsl #2
     a8c:	0c6e0205 	sfmeq	f0, 2, [lr], #-20	; 0xffffffec
     a90:	c7030800 	strgt	r0, [r3, -r0, lsl #16]
     a94:	01020106 	tsteq	r2, r6, lsl #2
     a98:	00010100 	andeq	r0, r1, r0, lsl #2
     a9c:	0c700205 	lfmeq	f0, 2, [r0], #-20	; 0xffffffec
     aa0:	d3030800 	movwle	r0, #14336	; 0x3800
     aa4:	01020106 	tsteq	r2, r6, lsl #2
     aa8:	43010100 	movwmi	r0, #4352	; 0x1100
     aac:	02000000 	andeq	r0, r0, #0
     ab0:	00003d00 	andeq	r3, r0, r0, lsl #26
     ab4:	fb010200 	blx	412be <__Stack_Size+0x40ebe>
     ab8:	01000d0e 	tsteq	r0, lr, lsl #26
     abc:	00010101 	andeq	r0, r1, r1, lsl #2
     ac0:	00010000 	andeq	r0, r1, r0
     ac4:	696c0100 	stmdbvs	ip!, {r8}^
     ac8:	6e692f62 	cdpvs	15, 6, cr2, cr9, cr2, {3}
     acc:	75000063 	strvc	r0, [r0, #-99]	; 0x63
     ad0:	645f6273 	ldrbvs	r6, [pc], #-627	; ad8 <__Stack_Size+0x6d8>
     ad4:	2e637365 	cdpcs	3, 6, cr7, cr3, cr5, {3}
     ad8:	00000063 	andeq	r0, r0, r3, rrx
     adc:	6d747300 	ldclvs	3, cr7, [r4, #-0]
     ae0:	31663233 	cmncc	r6, r3, lsr r2
     ae4:	745f7830 	ldrbvc	r7, [pc], #-2096	; aec <__Stack_Size+0x6ec>
     ae8:	2e657079 	mcrcs	0, 3, r7, cr5, cr9, {3}
     aec:	00010068 	andeq	r0, r1, r8, rrx
     af0:	01610000 	cmneq	r1, r0
     af4:	00020000 	andeq	r0, r2, r0
     af8:	0000008c 	andeq	r0, r0, ip, lsl #1
     afc:	0efb0102 	cdpeq	1, 15, cr0, cr11, cr2, {0}
     b00:	0101000d 	tsteq	r1, sp
     b04:	00000101 	andeq	r0, r0, r1, lsl #2
     b08:	00000100 	andeq	r0, r0, r0, lsl #2
     b0c:	62696c01 	rsbvs	r6, r9, #256	; 0x100
     b10:	636e692f 	cmnvs	lr, #770048	; 0xbc000
     b14:	62696c00 	rsbvs	r6, r9, #0, 24
     b18:	4253552f 	subsmi	r5, r3, #197132288	; 0xbc00000
     b1c:	62696c5f 	rsbvs	r6, r9, #24320	; 0x5f00
     b20:	636e692f 	cmnvs	lr, #770048	; 0xbc000
     b24:	00002e00 	andeq	r2, r0, r0, lsl #28
     b28:	5f627375 	svcpl	0x00627375
     b2c:	70646e65 	rsbvc	r6, r4, r5, ror #28
     b30:	0000632e 	andeq	r6, r0, lr, lsr #6
     b34:	74730000 	ldrbtvc	r0, [r3], #-0
     b38:	6632336d 	ldrtvs	r3, [r2], -sp, ror #6
     b3c:	5f783031 	svcpl	0x00783031
     b40:	65707974 	ldrbvs	r7, [r0, #-2420]!	; 0x974
     b44:	0100682e 	tsteq	r0, lr, lsr #16
     b48:	74730000 	ldrbtvc	r0, [r3], #-0
     b4c:	6632336d 	ldrtvs	r3, [r2], -sp, ror #6
     b50:	5f783031 	svcpl	0x00783031
     b54:	73616c66 	cmnvc	r1, #26112	; 0x6600
     b58:	00682e68 	rsbeq	r2, r8, r8, ror #28
     b5c:	75000001 	strvc	r0, [r0, #-1]
     b60:	735f6273 	cmpvc	pc, #805306375	; 0x30000007
     b64:	682e6c69 	stmdavs	lr!, {r0, r3, r5, r6, sl, fp, sp, lr}
     b68:	00000200 	andeq	r0, r0, r0, lsl #4
     b6c:	49425355 	stmdbmi	r2, {r0, r2, r4, r6, r8, r9, ip, lr}^
     b70:	2e74696e 	cdpcs	9, 7, cr6, cr4, cr14, {3}
     b74:	00030068 	andeq	r0, r3, r8, rrx
     b78:	62737500 	rsbsvs	r7, r3, #0, 10
     b7c:	6765725f 			; <UNDEFINED> instruction: 0x6765725f
     b80:	00682e73 	rsbeq	r2, r8, r3, ror lr
     b84:	00000002 	andeq	r0, r0, r2
     b88:	74020500 	strvc	r0, [r2], #-1280	; 0x500
     b8c:	0308000c 	movweq	r0, #32780	; 0x800c
     b90:	140100c1 	strne	r0, [r1], #-193	; 0xc1
     b94:	01000602 	tsteq	r0, r2, lsl #12
     b98:	02050001 	andeq	r0, r5, #1
     b9c:	08000c80 	stmdaeq	r0, {r7, sl, fp}
     ba0:	0100f503 	tsteq	r0, r3, lsl #10
     ba4:	207a0334 	rsbscs	r0, sl, r4, lsr r3
     ba8:	207a0326 	rsbscs	r0, sl, r6, lsr #6
     bac:	207a0326 	rsbscs	r0, sl, r6, lsr #6
     bb0:	005a2326 	subseq	r2, sl, r6, lsr #6
     bb4:	06010402 	streq	r0, [r1], -r2, lsl #8
     bb8:	08360620 	ldmdaeq	r6!, {r5, r9, sl}
     bbc:	301e764b 	andscc	r7, lr, fp, asr #12
     bc0:	3d4c325a 	sfmcc	f3, 2, [ip, #-360]	; 0xfffffe98
     bc4:	02004c23 	andeq	r4, r0, #8960	; 0x2300
     bc8:	00310204 	eorseq	r0, r1, r4, lsl #4
     bcc:	22020402 	andcs	r0, r2, #33554432	; 0x2000000
     bd0:	02040200 	andeq	r0, r4, #0, 4
     bd4:	0402001e 	streq	r0, [r2], #-30
     bd8:	02003002 	andeq	r3, r0, #2
     bdc:	62030204 	andvs	r0, r3, #4, 4	; 0x40000000
     be0:	04020082 	streq	r0, [r2], #-130	; 0x82
     be4:	201e0302 	andscs	r0, lr, r2, lsl #6
     be8:	02040200 	andeq	r0, r4, #0, 4
     bec:	003c6203 	eorseq	r6, ip, r3, lsl #4
     bf0:	03020402 	movweq	r0, #9218	; 0x2402
     bf4:	0200201e 	andeq	r2, r0, #30
     bf8:	00300204 	eorseq	r0, r0, r4, lsl #4
     bfc:	1e020402 	cdpne	4, 0, cr0, cr2, cr2, {0}
     c00:	02040200 	andeq	r0, r4, #0, 4
     c04:	4d304e22 	ldcmi	14, cr4, [r0, #-136]!	; 0xffffff78
     c08:	301e1e4c 	andscc	r1, lr, ip, asr #28
     c0c:	2009031e 	andcs	r0, r9, lr, lsl r3
     c10:	01001402 	tsteq	r0, r2, lsl #8
     c14:	02050001 	andeq	r0, r5, #1
     c18:	08000d84 	stmdaeq	r0, {r2, r7, r8, sl, fp}
     c1c:	0100d903 	tsteq	r0, r3, lsl #18
     c20:	4a090323 	bmi	2418b4 <__Stack_Size+0x2414b4>
     c24:	03207703 	teqeq	r0, #786432	; 0xc0000
     c28:	77032009 	strvc	r2, [r3, -r9]
     c2c:	20090320 	andcs	r0, r9, r0, lsr #6
     c30:	03207703 	teqeq	r0, #786432	; 0xc0000
     c34:	2f212e09 	svccs	0x00212e09
     c38:	7a03265b 	bvc	ca5ac <__Stack_Size+0xca1ac>
     c3c:	022ca620 	eoreq	sl, ip, #32, 12	; 0x2000000
     c40:	0101000c 	tsteq	r1, ip
     c44:	00020500 	andeq	r0, r2, r0, lsl #10
     c48:	03000000 	movweq	r0, #0
     c4c:	150101be 	strne	r0, [r1, #-446]	; 0x1be
     c50:	07025b4c 	streq	r5, [r2, -ip, asr #22]
     c54:	8e010100 	adfhis	f0, f1, f0
     c58:	02000000 	andeq	r0, r0, #0
     c5c:	00006800 	andeq	r6, r0, r0, lsl #16
     c60:	fb010200 	blx	4146a <__Stack_Size+0x4106a>
     c64:	01000d0e 	tsteq	r0, lr, lsl #26
     c68:	00010101 	andeq	r0, r1, r1, lsl #2
     c6c:	00010000 	andeq	r0, r1, r0
     c70:	696c0100 	stmdbvs	ip!, {r8}^
     c74:	6e692f62 	cdpvs	15, 6, cr2, cr9, cr2, {3}
     c78:	696c0063 	stmdbvs	ip!, {r0, r1, r5, r6}^
     c7c:	53552f62 	cmppl	r5, #392	; 0x188
     c80:	696c5f42 	stmdbvs	ip!, {r1, r6, r8, r9, sl, fp, ip, lr}^
     c84:	6e692f62 	cdpvs	15, 6, cr2, cr9, cr2, {3}
     c88:	75000063 	strvc	r0, [r0, #-99]	; 0x63
     c8c:	695f6273 	ldmdbvs	pc, {r0, r1, r4, r5, r6, r9, sp, lr}^	; <UNPREDICTABLE>
     c90:	2e727473 	mrccs	4, 3, r7, cr2, cr3, {3}
     c94:	00000063 	andeq	r0, r0, r3, rrx
     c98:	6d747300 	ldclvs	3, cr7, [r4, #-0]
     c9c:	31663233 	cmncc	r6, r3, lsr r2
     ca0:	745f7830 	ldrbvc	r7, [pc], #-2096	; ca8 <__Stack_Size+0x8a8>
     ca4:	2e657079 	mcrcs	0, 3, r7, cr5, cr9, {3}
     ca8:	00010068 	andeq	r0, r1, r8, rrx
     cac:	62737500 	rsbsvs	r7, r3, #0, 10
     cb0:	726f635f 	rsbvc	r6, pc, #2080374785	; 0x7c000001
     cb4:	00682e65 	rsbeq	r2, r8, r5, ror #28
     cb8:	75000002 	strvc	r0, [r0, #-2]
     cbc:	695f6273 	ldmdbvs	pc, {r0, r1, r4, r5, r6, r9, sp, lr}^	; <UNPREDICTABLE>
     cc0:	682e746e 	stmdavs	lr!, {r1, r2, r3, r5, r6, sl, ip, sp, lr}
     cc4:	00000200 	andeq	r0, r0, r0, lsl #4
     cc8:	02050000 	andeq	r0, r5, #0
     ccc:	08000de0 	stmdaeq	r0, {r5, r6, r7, r8, sl, fp}
     cd0:	22013e03 	andcs	r3, r1, #3, 28	; 0x30
     cd4:	1f2f435b 	svcne	0x002f435b
     cd8:	09035021 	stmdbeq	r3, {r0, r5, ip, lr}
     cdc:	3d44344a 	cfstrdcc	mvd3, [r4, #-296]	; 0xfffffed8
     ce0:	36503543 	ldrbcc	r3, [r0], -r3, asr #10
     ce4:	01000e02 	tsteq	r0, r2, lsl #28
     ce8:	00020f01 	andeq	r0, r2, r1, lsl #30
     cec:	ba000200 	blt	14f4 <__Stack_Size+0x10f4>
     cf0:	02000000 	andeq	r0, r0, #0
     cf4:	0d0efb01 	vstreq	d15, [lr, #-4]
     cf8:	01010100 	mrseq	r0, (UNDEF: 17)
     cfc:	00000001 	andeq	r0, r0, r1
     d00:	01000001 	tsteq	r0, r1
     d04:	2f62696c 	svccs	0x0062696c
     d08:	00636e69 	rsbeq	r6, r3, r9, ror #28
     d0c:	2f62696c 	svccs	0x0062696c
     d10:	5f425355 	svcpl	0x00425355
     d14:	2f62696c 	svccs	0x0062696c
     d18:	00636e69 	rsbeq	r6, r3, r9, ror #28
     d1c:	62737500 	rsbsvs	r7, r3, #0, 10
     d20:	6f72705f 	svcvs	0x0072705f
     d24:	00632e70 	rsbeq	r2, r3, r0, ror lr
     d28:	73000000 	movwvc	r0, #0
     d2c:	32336d74 	eorscc	r6, r3, #116, 26	; 0x1d00
     d30:	78303166 	ldmdavc	r0!, {r1, r2, r5, r6, r8, ip, sp}
     d34:	7079745f 	rsbsvc	r7, r9, pc, asr r4
     d38:	00682e65 	rsbeq	r2, r8, r5, ror #28
     d3c:	75000001 	strvc	r0, [r0, #-1]
     d40:	635f6273 	cmpvs	pc, #805306375	; 0x30000007
     d44:	2e65726f 	cdpcs	2, 6, cr7, cr5, cr15, {3}
     d48:	00020068 	andeq	r0, r2, r8, rrx
     d4c:	62737500 	rsbsvs	r7, r3, #0, 10
     d50:	6665645f 			; <UNDEFINED> instruction: 0x6665645f
     d54:	0200682e 	andeq	r6, r0, #3014656	; 0x2e0000
     d58:	73750000 	cmnvc	r5, #0
     d5c:	72705f62 	rsbsvc	r5, r0, #392	; 0x188
     d60:	682e706f 	stmdavs	lr!, {r0, r1, r2, r3, r5, r6, ip, sp, lr}
     d64:	00000000 	andeq	r0, r0, r0
     d68:	49425355 	stmdbmi	r2, {r0, r2, r4, r6, r8, r9, ip, lr}^
     d6c:	2e74696e 	cdpcs	9, 7, cr6, cr4, cr14, {3}
     d70:	00000068 	andeq	r0, r0, r8, rrx
     d74:	62737500 	rsbsvs	r7, r3, #0, 10
     d78:	696e695f 	stmdbvs	lr!, {r0, r1, r2, r3, r4, r6, r8, fp, sp, lr}^
     d7c:	00682e74 	rsbeq	r2, r8, r4, ror lr
     d80:	75000002 	strvc	r0, [r0, #-2]
     d84:	645f6273 	ldrbvs	r6, [pc], #-627	; d8c <__Stack_Size+0x98c>
     d88:	2e637365 	cdpcs	3, 6, cr7, cr3, cr5, {3}
     d8c:	00000068 	andeq	r0, r0, r8, rrx
     d90:	62737500 	rsbsvs	r7, r3, #0, 10
     d94:	6c69735f 	stclvs	3, cr7, [r9], #-380	; 0xfffffe84
     d98:	0200682e 	andeq	r6, r0, #3014656	; 0x2e0000
     d9c:	73750000 	cmnvc	r5, #0
     da0:	65725f62 	ldrbvs	r5, [r2, #-3938]!	; 0xf62
     da4:	682e7367 	stmdavs	lr!, {r0, r1, r2, r5, r6, r8, r9, ip, sp, lr}
     da8:	00000200 	andeq	r0, r0, r0, lsl #4
     dac:	02050000 	andeq	r0, r5, #0
     db0:	08000e4c 	stmdaeq	r0, {r2, r3, r6, r9, sl, fp}
     db4:	0101c903 	tsteq	r1, r3, lsl #18
     db8:	09023f15 	stmdbeq	r2, {r0, r2, r4, r8, r9, sl, fp, ip, sp}
     dbc:	00010100 	andeq	r0, r1, r0, lsl #2
     dc0:	0e640205 	cdpeq	2, 6, cr0, cr4, cr5, {0}
     dc4:	db030800 	blle	c2dcc <__Stack_Size+0xc29cc>
     dc8:	02130101 	andseq	r0, r3, #1073741824	; 0x40000000
     dcc:	01010006 	tsteq	r1, r6
     dd0:	70020500 	andvc	r0, r2, r0, lsl #10
     dd4:	0308000e 	movweq	r0, #32782	; 0x800e
     dd8:	130101e8 	movwne	r0, #4584	; 0x11e8
     ddc:	00070241 	andeq	r0, r7, r1, asr #4
     de0:	05000101 	streq	r0, [r0, #-257]	; 0x101
     de4:	000e8402 	andeq	r8, lr, r2, lsl #8
     de8:	01fb0308 	mvnseq	r0, r8, lsl #6
     dec:	00010201 	andeq	r0, r1, r1, lsl #4
     df0:	05000101 	streq	r0, [r0, #-257]	; 0x101
     df4:	000e8802 	andeq	r8, lr, r2, lsl #16
     df8:	02880308 	addeq	r0, r8, #8, 6	; 0x20000000
     dfc:	79031901 	stmdbvc	r3, {r0, r8, fp, ip}
     e00:	03222720 	teqeq	r2, #32, 14	; 0x800000
     e04:	75037410 	strvc	r7, [r3, #-1040]	; 0x410
     e08:	1c24302e 	stcne	0, cr3, [r4], #-184	; 0xffffff48
     e0c:	4f301c32 	svcmi	0x00301c32
     e10:	032e7403 	teqeq	lr, #50331648	; 0x3000000
     e14:	1f212011 	svcne	0x00212011
     e18:	21211e22 	teqcs	r1, r2, lsr #28
     e1c:	0a022121 	beq	892a8 <__Stack_Size+0x88ea8>
     e20:	00010100 	andeq	r0, r1, r0, lsl #2
     e24:	0ee40205 	cdpeq	2, 14, cr0, cr4, cr5, {0}
     e28:	b4030800 	strlt	r0, [r3], #-2048	; 0x800
     e2c:	12030102 	andne	r0, r3, #-2147483648	; 0x80000000
     e30:	523e7601 	eorspl	r7, lr, #1048576	; 0x100000
     e34:	00030221 	andeq	r0, r3, r1, lsr #4
     e38:	05000101 	streq	r0, [r0, #-257]	; 0x101
     e3c:	000f0802 	andeq	r0, pc, r2, lsl #16
     e40:	038e0308 	orreq	r0, lr, #8, 6	; 0x20000000
     e44:	24241401 	strtcs	r1, [r4], #-1025	; 0x401
     e48:	274a7a03 	strbcs	r7, [sl, -r3, lsl #20]
     e4c:	01000102 	tsteq	r0, r2, lsl #2
     e50:	02050001 	andeq	r0, r5, #1
     e54:	08000f18 	stmdaeq	r0, {r3, r4, r8, r9, sl, fp}
     e58:	0103a303 	tsteq	r3, r3, lsl #6
     e5c:	22010e03 	andcs	r0, r1, #3, 28	; 0x30
     e60:	0221224b 	eoreq	r2, r1, #-1342177276	; 0xb0000004
     e64:	01010005 	tsteq	r1, r5
     e68:	30020500 	andcc	r0, r2, r0, lsl #10
     e6c:	0308000f 	movweq	r0, #32783	; 0x800f
     e70:	160103c1 	strne	r0, [r1], -r1, asr #7
     e74:	4b224c4c 	blmi	893fac <__Stack_Size+0x893bac>
     e78:	07022123 	streq	r2, [r2, -r3, lsr #2]
     e7c:	00010100 	andeq	r0, r1, r0, lsl #2
     e80:	0f5c0205 	svceq	0x005c0205
     e84:	ea030800 	b	c2e8c <__Stack_Size+0xc2a8c>
     e88:	30240100 	eorcc	r0, r4, r0, lsl #2
     e8c:	0230314d 	eorseq	r3, r0, #1073741843	; 0x40000013
     e90:	01010007 	tsteq	r1, r7
     e94:	80020500 	andhi	r0, r2, r0, lsl #10
     e98:	0308000f 	movweq	r0, #32783	; 0x800f
     e9c:	14010184 	strne	r0, [r1], #-388	; 0x184
     ea0:	1b231d23 	blne	8c8334 <__Stack_Size+0x8c7f34>
     ea4:	261d2322 	ldrcs	r2, [sp], -r2, lsr #6
     ea8:	3f200f03 	svccc	0x00200f03
     eac:	4b4b4b59 	blmi	12d3c18 <__Stack_Size+0x12d3818>
     eb0:	4b3f673d 	blmi	fdabac <__Stack_Size+0xfda7ac>
     eb4:	594d4b4b 	stmdbpl	sp, {r0, r1, r3, r6, r8, r9, fp, lr}^
     eb8:	4b4d4b59 	blmi	1353c24 <__Stack_Size+0x1353824>
     ebc:	4d594b59 	vldrmi	d20, [r9, #-356]	; 0xfffffe9c
     ec0:	000c023f 	andeq	r0, ip, pc, lsr r2
     ec4:	05000101 	streq	r0, [r0, #-257]	; 0x101
     ec8:	00106002 	andseq	r6, r0, r2
     ecc:	02dd0308 	sbcseq	r0, sp, #8, 6	; 0x20000000
     ed0:	06021401 	streq	r1, [r2], -r1, lsl #8
     ed4:	00010100 	andeq	r0, r1, r0, lsl #2
     ed8:	106c0205 	rsbne	r0, ip, r5, lsl #4
     edc:	ea030800 	b	c2ee4 <__Stack_Size+0xc2ae4>
     ee0:	02140102 	andseq	r0, r4, #-2147483648	; 0x80000000
     ee4:	01010006 	tsteq	r1, r6
     ee8:	78020500 	stmdavc	r2, {r8, sl}
     eec:	03080010 	movweq	r0, #32784	; 0x8010
     ef0:	140102f7 	strne	r0, [r1], #-759	; 0x2f7
     ef4:	025a343d 	subseq	r3, sl, #1023410176	; 0x3d000000
     ef8:	01010006 	tsteq	r1, r6
     efc:	00000183 	andeq	r0, r0, r3, lsl #3
     f00:	00c50002 	sbceq	r0, r5, r2
     f04:	01020000 	mrseq	r0, (UNDEF: 2)
     f08:	000d0efb 	strdeq	r0, [sp], -fp
     f0c:	01010101 	tsteq	r1, r1, lsl #2
     f10:	01000000 	mrseq	r0, (UNDEF: 0)
     f14:	6c010000 	stcvs	0, cr0, [r1], {-0}
     f18:	692f6269 	stmdbvs	pc!, {r0, r3, r5, r6, r9, sp, lr}	; <UNPREDICTABLE>
     f1c:	6c00636e 	stcvs	3, cr6, [r0], {110}	; 0x6e
     f20:	552f6269 	strpl	r6, [pc, #-617]!	; cbf <__Stack_Size+0x8bf>
     f24:	6c5f4253 	lfmvs	f4, 2, [pc], {83}	; 0x53
     f28:	692f6269 	stmdbvs	pc!, {r0, r3, r5, r6, r9, sp, lr}	; <UNPREDICTABLE>
     f2c:	0000636e 	andeq	r6, r0, lr, ror #6
     f30:	49425355 	stmdbmi	r2, {r0, r2, r4, r6, r8, r9, ip, lr}^
     f34:	2e74696e 	cdpcs	9, 7, cr6, cr4, cr14, {3}
     f38:	00000063 	andeq	r0, r0, r3, rrx
     f3c:	6d747300 	ldclvs	3, cr7, [r4, #-0]
     f40:	31663233 	cmncc	r6, r3, lsr r2
     f44:	745f7830 	ldrbvc	r7, [pc], #-2096	; f4c <__Stack_Size+0xb4c>
     f48:	2e657079 	mcrcs	0, 3, r7, cr5, cr9, {3}
     f4c:	00010068 	andeq	r0, r1, r8, rrx
     f50:	6d747300 	ldclvs	3, cr7, [r4, #-0]
     f54:	31663233 	cmncc	r6, r3, lsr r2
     f58:	6d5f7830 	ldclvs	8, cr7, [pc, #-192]	; ea0 <__Stack_Size+0xaa0>
     f5c:	682e7061 	stmdavs	lr!, {r0, r5, r6, ip, sp, lr}
     f60:	00000100 	andeq	r0, r0, r0, lsl #2
     f64:	5f627375 	svcpl	0x00627375
     f68:	65726f63 	ldrbvs	r6, [r2, #-3939]!	; 0xf63
     f6c:	0200682e 	andeq	r6, r0, #3014656	; 0x2e0000
     f70:	53550000 	cmppl	r5, #0
     f74:	696e4942 	stmdbvs	lr!, {r1, r6, r8, fp, lr}^
     f78:	00682e74 	rsbeq	r2, r8, r4, ror lr
     f7c:	75000000 	strvc	r0, [r0, #-0]
     f80:	695f6273 	ldmdbvs	pc, {r0, r1, r4, r5, r6, r9, sp, lr}^	; <UNPREDICTABLE>
     f84:	2e74696e 	cdpcs	9, 7, cr6, cr4, cr14, {3}
     f88:	00020068 	andeq	r0, r2, r8, rrx
     f8c:	62737500 	rsbsvs	r7, r3, #0, 10
     f90:	7365645f 	cmnvc	r5, #1593835520	; 0x5f000000
     f94:	00682e63 	rsbeq	r2, r8, r3, ror #28
     f98:	73000000 	movwvc	r0, #0
     f9c:	32336d74 	eorscc	r6, r3, #116, 26	; 0x1d00
     fa0:	78303166 	ldmdavc	r0!, {r1, r2, r5, r6, r8, ip, sp}
     fa4:	6970675f 	ldmdbvs	r0!, {r0, r1, r2, r3, r4, r6, r8, r9, sl, sp, lr}^
     fa8:	00682e6f 	rsbeq	r2, r8, pc, ror #28
     fac:	75000001 	strvc	r0, [r0, #-1]
     fb0:	6d5f6273 	lfmvs	f6, 2, [pc, #-460]	; dec <__Stack_Size+0x9ec>
     fb4:	682e6d65 	stmdavs	lr!, {r0, r2, r5, r6, r8, sl, fp, sp, lr}
     fb8:	00000200 	andeq	r0, r0, r0, lsl #4
     fbc:	5f627375 	svcpl	0x00627375
     fc0:	73676572 	cmnvc	r7, #478150656	; 0x1c800000
     fc4:	0200682e 	andeq	r6, r0, #3014656	; 0x2e0000
     fc8:	00000000 	andeq	r0, r0, r0
     fcc:	10980205 	addsne	r0, r8, r5, lsl #4
     fd0:	f3030800 	vsub.i8	d0, d3, d0
     fd4:	00230102 	eoreq	r0, r3, r2, lsl #2
     fd8:	06010402 	streq	r0, [r1], -r2, lsl #8
     fdc:	303e0620 	eorscc	r0, lr, r0, lsr #12
     fe0:	223a4132 	eorscs	r4, sl, #-2147483636	; 0x8000000c
     fe4:	0001023e 	andeq	r0, r1, lr, lsr r2
     fe8:	05000101 	streq	r0, [r0, #-257]	; 0x101
     fec:	0010c002 	andseq	ip, r0, r2
     ff0:	01270308 	teqeq	r7, r8, lsl #6
     ff4:	20028303 	andcs	r8, r2, r3, lsl #6
     ff8:	587e8603 	ldmdapl	lr!, {r0, r1, r9, sl, pc}^
     ffc:	1c241e42 	stcne	14, cr1, [r4], #-264	; 0xfffffef8
    1000:	243d2222 	ldrtcs	r2, [sp], #-546	; 0x222
    1004:	01000a02 	tsteq	r0, r2, lsl #20
    1008:	02050001 	andeq	r0, r5, #1
    100c:	00000000 	andeq	r0, r0, r0
    1010:	0100da03 	tsteq	r0, r3, lsl #20
    1014:	00020213 	andeq	r0, r2, r3, lsl r2
    1018:	05000101 	streq	r0, [r0, #-257]	; 0x101
    101c:	0010f802 	andseq	pc, r0, r2, lsl #16
    1020:	02a60308 	adceq	r0, r6, #8, 6	; 0x20000000
    1024:	5d231301 	stcpl	3, cr1, [r3, #-4]!
    1028:	01000802 	tsteq	r0, r2, lsl #16
    102c:	02050001 	andeq	r0, r5, #1
    1030:	08001114 	stmdaeq	r0, {r2, r4, r8, ip}
    1034:	0100c703 	tsteq	r0, r3, lsl #14
    1038:	3e3e3e23 	cdpcc	14, 3, cr3, cr14, cr3, {1}
    103c:	00060235 	andeq	r0, r6, r5, lsr r2
    1040:	05000101 	streq	r0, [r0, #-257]	; 0x101
    1044:	00113802 	andseq	r3, r1, r2, lsl #16
    1048:	00df0308 	sbcseq	r0, pc, r8, lsl #6
    104c:	02021301 	andeq	r1, r2, #67108864	; 0x4000000
    1050:	00010100 	andeq	r0, r1, r0, lsl #2
    1054:	113c0205 	teqne	ip, r5, lsl #4
    1058:	bb030800 	bllt	c3060 <__Stack_Size+0xc2c60>
    105c:	1d150102 	ldfnes	f0, [r5, #-8]
    1060:	32212123 	eorcc	r2, r1, #-1073741816	; 0xc0000008
    1064:	2b234b30 	blcs	8d3d2c <__Stack_Size+0x8d392c>
    1068:	01000b02 	tsteq	r0, r2, lsl #22
    106c:	02050001 	andeq	r0, r5, #1
    1070:	08001170 	stmdaeq	r0, {r4, r5, r6, r8, ip}
    1074:	0102dd03 	tsteq	r2, r3, lsl #26
    1078:	593e4020 	ldmdbpl	lr!, {r5, lr}
    107c:	02023e4b 	andeq	r3, r2, #1200	; 0x4b0
    1080:	0e010100 	adfeqs	f0, f1, f0
    1084:	02000003 	andeq	r0, r0, #3
    1088:	00007400 	andeq	r7, r0, r0, lsl #8
    108c:	fb010200 	blx	41896 <__Stack_Size+0x41496>
    1090:	01000d0e 	tsteq	r0, lr, lsl #26
    1094:	00010101 	andeq	r0, r1, r1, lsl #2
    1098:	00010000 	andeq	r0, r1, r0
    109c:	696c0100 	stmdbvs	ip!, {r8}^
    10a0:	72732f62 	rsbsvc	r2, r3, #392	; 0x188
    10a4:	696c0063 	stmdbvs	ip!, {r0, r1, r5, r6}^
    10a8:	6e692f62 	cdpvs	15, 6, cr2, cr9, cr2, {3}
    10ac:	73000063 	movwvc	r0, #99	; 0x63
    10b0:	32336d74 	eorscc	r6, r3, #116, 26	; 0x1d00
    10b4:	78303166 	ldmdavc	r0!, {r1, r2, r5, r6, r8, ip, sp}
    10b8:	616c665f 	cmnvs	ip, pc, asr r6
    10bc:	632e6873 	teqvs	lr, #7536640	; 0x730000
    10c0:	00000100 	andeq	r0, r0, r0, lsl #2
    10c4:	336d7473 	cmncc	sp, #1929379840	; 0x73000000
    10c8:	30316632 	eorscc	r6, r1, r2, lsr r6
    10cc:	79745f78 	ldmdbvc	r4!, {r3, r4, r5, r6, r8, r9, sl, fp, ip, lr}^
    10d0:	682e6570 	stmdavs	lr!, {r4, r5, r6, r8, sl, sp, lr}
    10d4:	00000200 	andeq	r0, r0, r0, lsl #4
    10d8:	336d7473 	cmncc	sp, #1929379840	; 0x73000000
    10dc:	30316632 	eorscc	r6, r1, r2, lsr r6
    10e0:	616d5f78 	smcvs	54776	; 0xd5f8
    10e4:	00682e70 	rsbeq	r2, r8, r0, ror lr
    10e8:	73000002 	movwvc	r0, #2
    10ec:	32336d74 	eorscc	r6, r3, #116, 26	; 0x1d00
    10f0:	78303166 	ldmdavc	r0!, {r1, r2, r5, r6, r8, ip, sp}
    10f4:	616c665f 	cmnvs	ip, pc, asr r6
    10f8:	682e6873 	stmdavs	lr!, {r0, r1, r4, r5, r6, fp, sp, lr}
    10fc:	00000200 	andeq	r0, r0, r0, lsl #4
    1100:	02050000 	andeq	r0, r5, #0
    1104:	0800119c 	stmdaeq	r0, {r2, r3, r4, r7, r8, ip}
    1108:	0100d603 	tsteq	r0, r3, lsl #12
    110c:	07025917 	smladeq	r2, r7, r9, r5
    1110:	00010100 	andeq	r0, r1, r0, lsl #2
    1114:	00000205 	andeq	r0, r0, r5, lsl #4
    1118:	ea030000 	b	c1120 <__Stack_Size+0xc0d20>
    111c:	59170100 	ldmdbpl	r7, {r8}
    1120:	01000702 	tsteq	r0, r2, lsl #14
    1124:	02050001 	andeq	r0, r5, #1
    1128:	080011b4 	stmdaeq	r0, {r2, r4, r5, r7, r8, ip}
    112c:	0100fe03 	tsteq	r0, r3, lsl #28
    1130:	07025917 	smladeq	r2, r7, r9, r5
    1134:	00010100 	andeq	r0, r1, r0, lsl #2
    1138:	11cc0205 	bicne	r0, ip, r5, lsl #4
    113c:	90030800 	andls	r0, r3, r0, lsl #16
    1140:	3d140101 	ldfccs	f0, [r4, #-4]
    1144:	01000902 	tsteq	r0, r2, lsl #18
    1148:	02050001 	andeq	r0, r5, #1
    114c:	080011e4 	stmdaeq	r0, {r2, r5, r6, r7, r8, ip}
    1150:	01019e03 	tsteq	r1, r3, lsl #28
    1154:	00080214 	andeq	r0, r8, r4, lsl r2
    1158:	05000101 	streq	r0, [r0, #-257]	; 0x101
    115c:	00000002 	andeq	r0, r0, r2
    1160:	05960300 	ldreq	r0, [r6, #768]	; 0x300
    1164:	022f1401 	eoreq	r1, pc, #16777216	; 0x1000000
    1168:	01010004 	tsteq	r1, r4
    116c:	00020500 	andeq	r0, r2, r0, lsl #10
    1170:	03000000 	movweq	r0, #0
    1174:	140105a3 	strne	r0, [r1], #-1443	; 0x5a3
    1178:	0004022f 	andeq	r0, r4, pc, lsr #4
    117c:	05000101 	streq	r0, [r0, #-257]	; 0x101
    1180:	00000002 	andeq	r0, r0, r2
    1184:	05b10300 	ldreq	r0, [r1, #768]!	; 0x300
    1188:	09031501 	stmdbeq	r3, {r0, r8, sl, ip}
    118c:	0006022e 	andeq	r0, r6, lr, lsr #4
    1190:	05000101 	streq	r0, [r0, #-257]	; 0x101
    1194:	00000002 	andeq	r0, r0, r2
    1198:	05c70300 	strbeq	r0, [r7, #768]	; 0x300
    119c:	0a031501 	beq	c65a8 <__Stack_Size+0xc61a8>
    11a0:	0006022e 	andeq	r0, r6, lr, lsr #4
    11a4:	05000101 	streq	r0, [r0, #-257]	; 0x101
    11a8:	00000002 	andeq	r0, r0, r2
    11ac:	05e20300 	strbeq	r0, [r2, #768]!	; 0x300
    11b0:	231d2801 	tstcs	sp, #65536	; 0x10000
    11b4:	00070233 	andeq	r0, r7, r3, lsr r2
    11b8:	05000101 	streq	r0, [r0, #-257]	; 0x101
    11bc:	00000002 	andeq	r0, r0, r2
    11c0:	06810300 	streq	r0, [r1], r0, lsl #6
    11c4:	263e1801 	ldrtcs	r1, [lr], -r1, lsl #16
    11c8:	10032941 	andne	r2, r3, r1, asr #18
    11cc:	0004023c 	andeq	r0, r4, ip, lsr r2
    11d0:	05000101 	streq	r0, [r0, #-257]	; 0x101
    11d4:	0011f402 	andseq	pc, r1, r2, lsl #8
    11d8:	06ae0308 	strteq	r0, [lr], r8, lsl #6
    11dc:	06021701 	streq	r1, [r2], -r1, lsl #14
    11e0:	00010100 	andeq	r0, r1, r0, lsl #2
    11e4:	12000205 	andne	r0, r0, #1342177280	; 0x50000000
    11e8:	bf030800 	svclt	0x00030800
    11ec:	50150106 	andspl	r0, r5, r6, lsl #2
    11f0:	70034242 	andvc	r4, r3, r2, asr #4
    11f4:	1003344a 	andne	r3, r3, sl, asr #8
    11f8:	00030220 	andeq	r0, r3, r0, lsr #4
    11fc:	05000101 	streq	r0, [r0, #-257]	; 0x101
    1200:	00122802 	andseq	r2, r2, r2, lsl #16
    1204:	06e60308 	strbteq	r0, [r6], r8, lsl #6
    1208:	31242001 	teqcc	r4, r1
    120c:	01040200 	mrseq	r0, R12_usr
    1210:	03062e06 	movweq	r2, #28166	; 0x6e06
    1214:	03302019 	teqeq	r0, #25
    1218:	332f7468 	teqcc	pc, #104, 8	; 0x68000000
    121c:	0002025d 	andeq	r0, r2, sp, asr r2
    1220:	05000101 	streq	r0, [r0, #-257]	; 0x101
    1224:	00126002 	andseq	r6, r2, r2
    1228:	01ad0308 			; <UNDEFINED> instruction: 0x01ad0308
    122c:	4c272001 	stcmi	0, cr2, [r7], #-4
    1230:	4b292531 	blmi	a4a6fc <__Stack_Size+0xa4a2fc>
    1234:	23304d21 	teqcs	r0, #2112	; 0x840
    1238:	0003026b 	andeq	r0, r3, fp, ror #4
    123c:	05000101 	streq	r0, [r0, #-257]	; 0x101
    1240:	00000002 	andeq	r0, r0, r2
    1244:	01d40300 	bicseq	r0, r4, r0, lsl #6
    1248:	314c2401 	cmpcc	ip, r1, lsl #8
    124c:	4d4b2a24 	vstrmi	s5, [fp, #-144]	; 0xffffff70
    1250:	026b2330 	rsbeq	r2, fp, #48, 6	; 0xc0000000
    1254:	01010003 	tsteq	r1, r3
    1258:	00020500 	andeq	r0, r2, r0, lsl #10
    125c:	03000000 	movweq	r0, #0
    1260:	240101f7 	strcs	r0, [r1], #-503	; 0x1f7
    1264:	0336314c 	teqeq	r6, #76, 2
    1268:	3f212e78 	svccc	0x00212e78
    126c:	31304d4b 	teqcc	r0, fp, asr #26
    1270:	033c0903 	teqeq	ip, #49152	; 0xc000
    1274:	23312077 	teqcs	r1, #119	; 0x77
    1278:	03313f1d 	teqeq	r1, #29, 30	; 0x74
    127c:	6c232e0a 	stcvs	14, cr2, [r3], #-40	; 0xffffffd8
    1280:	01000702 	tsteq	r0, r2, lsl #14
    1284:	02050001 	andeq	r0, r5, #1
    1288:	080012a0 	stmdaeq	r0, {r5, r7, r9, ip}
    128c:	0102b603 	tsteq	r2, r3, lsl #12
    1290:	79032720 	stmdbvc	r3, {r5, r8, r9, sl, sp}
    1294:	32302720 	eorscc	r2, r0, #32, 14	; 0x800000
    1298:	314c1b25 	cmpcc	ip, r5, lsr #22
    129c:	03313230 	teqeq	r1, #48, 4
    12a0:	6c233c0a 	stcvs	12, cr3, [r3], #-40	; 0xffffffd8
    12a4:	01000402 	tsteq	r0, r2, lsl #8
    12a8:	02050001 	andeq	r0, r5, #1
    12ac:	00000000 	andeq	r0, r0, r0
    12b0:	0102f103 	tsteq	r2, r3, lsl #2
    12b4:	79032720 	stmdbvc	r3, {r5, r8, r9, sl, sp}
    12b8:	31302720 	teqcc	r0, r0, lsr #14
    12bc:	224c1c24 	subcs	r1, ip, #36, 24	; 0x2400
    12c0:	026b2330 	rsbeq	r2, fp, #48, 6	; 0xc0000000
    12c4:	01010004 	tsteq	r1, r4
    12c8:	00020500 	andeq	r0, r2, r0, lsl #10
    12cc:	03000000 	movweq	r0, #0
    12d0:	20010399 	mulcs	r1, r9, r3
    12d4:	207a0326 	rsbscs	r0, sl, r6, lsr #6
    12d8:	33313026 	teqcc	r1, #38	; 0x26
    12dc:	243f211b 	ldrtcs	r2, [pc], #-283	; 12e4 <__Stack_Size+0xee4>
    12e0:	30233d1c 	eorcc	r3, r3, ip, lsl sp
    12e4:	06026b23 	streq	r6, [r2], -r3, lsr #22
    12e8:	00010100 	andeq	r0, r1, r0, lsl #2
    12ec:	00000205 	andeq	r0, r0, r5, lsl #4
    12f0:	ca030000 	bgt	c12f8 <__Stack_Size+0xc0ef8>
    12f4:	03200103 	teqeq	r0, #-1073741824	; 0xc0000000
    12f8:	033e200f 	teqeq	lr, #15
    12fc:	0c032e77 	stceq	14, cr2, [r3], {119}	; 0x77
    1300:	2e750320 	cdpcs	3, 7, cr0, cr5, cr0, {1}
    1304:	21200b03 	teqcs	r0, r3, lsl #22
    1308:	3e1e223d 	mrccc	2, 0, r2, cr14, cr13, {1}
    130c:	03207203 	teqeq	r0, #805306368	; 0x30000000
    1310:	23372e15 	teqcs	r7, #336	; 0x150
    1314:	3e30231d 	mrccc	3, 1, r2, cr0, cr13, {0}
    1318:	03206903 	teqeq	r0, #49152	; 0xc000
    131c:	3f232017 	svccc	0x00232017
    1320:	032e6403 	teqeq	lr, #50331648	; 0x3000000
    1324:	03302e1c 	teqeq	r0, #28, 28	; 0x1c0
    1328:	1e032062 	cdpne	0, 0, cr2, cr3, cr2, {3}
    132c:	033f2320 	teqeq	pc, #32, 6	; 0x80000000
    1330:	23032e5d 	movwcs	r2, #15965	; 0x3e5d
    1334:	5b034c20 	blpl	d43bc <__Stack_Size+0xd3fbc>
    1338:	20250320 	eorcs	r0, r5, r0, lsr #6
    133c:	6b313f23 	blvs	c50fd0 <__Stack_Size+0xc50bd0>
    1340:	01000702 	tsteq	r0, r2, lsl #14
    1344:	02050001 	andeq	r0, r5, #1
    1348:	00000000 	andeq	r0, r0, r0
    134c:	01049903 	tsteq	r4, r3, lsl #18
    1350:	314c2620 	cmpcc	ip, r0, lsr #12
    1354:	2e790335 	mrccs	3, 3, r0, cr9, cr5, {1}
    1358:	4d4b3e21 	stclmi	14, cr3, [fp, #-132]	; 0xffffff7c
    135c:	5a5b3130 	bpl	16cd824 <__Stack_Size+0x16cd424>
    1360:	4c323222 	lfmmi	f3, 4, [r2], #-136	; 0xffffff78
    1364:	6c237931 	stcvs	9, cr7, [r3], #-196	; 0xffffff3c
    1368:	01000702 	tsteq	r0, r2, lsl #14
    136c:	02050001 	andeq	r0, r5, #1
    1370:	00000000 	andeq	r0, r0, r0
    1374:	0104ea03 	tsteq	r4, r3, lsl #20
    1378:	03200903 	teqeq	r0, #49152	; 0xc000
    137c:	09032e77 	stmdbeq	r3, {r0, r1, r2, r4, r5, r6, r9, sl, fp, sp}
    1380:	033f2120 	teqeq	pc, #32, 2
    1384:	0d032073 	stceq	0, cr2, [r3, #-460]	; 0xfffffe34
    1388:	7631302e 	ldrtvc	r3, [r1], -lr, lsr #32
    138c:	6b233e3f 	blvs	8d0c90 <__Stack_Size+0x8d0890>
    1390:	01000702 	tsteq	r0, r2, lsl #14
    1394:	0000cc01 	andeq	ip, r0, r1, lsl #24
    1398:	5e000200 	cdppl	2, 0, cr0, cr0, cr0, {0}
    139c:	02000000 	andeq	r0, r0, #0
    13a0:	0d0efb01 	vstreq	d15, [lr, #-4]
    13a4:	01010100 	mrseq	r0, (UNDEF: 17)
    13a8:	00000001 	andeq	r0, r0, r1
    13ac:	01000001 	tsteq	r0, r1
    13b0:	2f62696c 	svccs	0x0062696c
    13b4:	00637273 	rsbeq	r7, r3, r3, ror r2
    13b8:	2f62696c 	svccs	0x0062696c
    13bc:	00636e69 	rsbeq	r6, r3, r9, ror #28
    13c0:	6d747300 	ldclvs	3, cr7, [r4, #-0]
    13c4:	31663233 	cmncc	r6, r3, lsr r2
    13c8:	695f7830 	ldmdbvs	pc, {r4, r5, fp, ip, sp, lr}^	; <UNPREDICTABLE>
    13cc:	2e676477 	mcrcs	4, 3, r6, cr7, cr7, {3}
    13d0:	00010063 	andeq	r0, r1, r3, rrx
    13d4:	6d747300 	ldclvs	3, cr7, [r4, #-0]
    13d8:	31663233 	cmncc	r6, r3, lsr r2
    13dc:	745f7830 	ldrbvc	r7, [pc], #-2096	; 13e4 <__Stack_Size+0xfe4>
    13e0:	2e657079 	mcrcs	0, 3, r7, cr5, cr9, {3}
    13e4:	00020068 	andeq	r0, r2, r8, rrx
    13e8:	6d747300 	ldclvs	3, cr7, [r4, #-0]
    13ec:	31663233 	cmncc	r6, r3, lsr r2
    13f0:	6d5f7830 	ldclvs	8, cr7, [pc, #-192]	; 1338 <__Stack_Size+0xf38>
    13f4:	682e7061 	stmdavs	lr!, {r0, r5, r6, ip, sp, lr}
    13f8:	00000200 	andeq	r0, r0, r0, lsl #4
    13fc:	02050000 	andeq	r0, r5, #0
    1400:	080012e8 	stmdaeq	r0, {r3, r5, r6, r7, r9, ip}
    1404:	16012d03 	strne	r2, [r1], -r3, lsl #26
    1408:	01000602 	tsteq	r0, r2, lsl #12
    140c:	02050001 	andeq	r0, r5, #1
    1410:	080012f4 	stmdaeq	r0, {r2, r4, r5, r6, r7, r9, ip}
    1414:	0100c403 	tsteq	r0, r3, lsl #8
    1418:	00060216 	andeq	r0, r6, r6, lsl r2
    141c:	05000101 	streq	r0, [r0, #-257]	; 0x101
    1420:	00130002 	andseq	r0, r3, r2
    1424:	00d40308 	sbcseq	r0, r4, r8, lsl #6
    1428:	06021601 	streq	r1, [r2], -r1, lsl #12
    142c:	00010100 	andeq	r0, r1, r0, lsl #2
    1430:	00000205 	andeq	r0, r0, r5, lsl #4
    1434:	e4030000 	str	r0, [r3], #-0
    1438:	02130100 	andseq	r0, r3, #0, 2
    143c:	01010008 	tsteq	r1, r8
    1440:	00020500 	andeq	r0, r2, r0, lsl #10
    1444:	03000000 	movweq	r0, #0
    1448:	130100f1 	movwne	r0, #4337	; 0x10f1
    144c:	01000802 	tsteq	r0, r2, lsl #16
    1450:	02050001 	andeq	r0, r5, #1
    1454:	00000000 	andeq	r0, r0, r0
    1458:	01018003 	tsteq	r1, r3
    145c:	3c0b0318 	stccc	3, cr0, [fp], {24}
    1460:	01000702 	tsteq	r0, r2, lsl #14
    1464:	00023a01 	andeq	r3, r2, r1, lsl #20
    1468:	85000200 	strhi	r0, [r0, #-512]	; 0x200
    146c:	02000000 	andeq	r0, r0, #0
    1470:	0d0efb01 	vstreq	d15, [lr, #-4]
    1474:	01010100 	mrseq	r0, (UNDEF: 17)
    1478:	00000001 	andeq	r0, r0, r1
    147c:	01000001 	tsteq	r0, r1
    1480:	2f62696c 	svccs	0x0062696c
    1484:	00637273 	rsbeq	r7, r3, r3, ror r2
    1488:	2f62696c 	svccs	0x0062696c
    148c:	00636e69 	rsbeq	r6, r3, r9, ror #28
    1490:	6d747300 	ldclvs	3, cr7, [r4, #-0]
    1494:	31663233 	cmncc	r6, r3, lsr r2
    1498:	675f7830 	smmlarvs	pc, r0, r8, r7	; <UNPREDICTABLE>
    149c:	2e6f6970 	mcrcs	9, 3, r6, cr15, cr0, {3}
    14a0:	00010063 	andeq	r0, r1, r3, rrx
    14a4:	6d747300 	ldclvs	3, cr7, [r4, #-0]
    14a8:	31663233 	cmncc	r6, r3, lsr r2
    14ac:	745f7830 	ldrbvc	r7, [pc], #-2096	; 14b4 <__Stack_Size+0x10b4>
    14b0:	2e657079 	mcrcs	0, 3, r7, cr5, cr9, {3}
    14b4:	00020068 	andeq	r0, r2, r8, rrx
    14b8:	6d747300 	ldclvs	3, cr7, [r4, #-0]
    14bc:	31663233 	cmncc	r6, r3, lsr r2
    14c0:	6d5f7830 	ldclvs	8, cr7, [pc, #-192]	; 1408 <__Stack_Size+0x1008>
    14c4:	682e7061 	stmdavs	lr!, {r0, r5, r6, ip, sp, lr}
    14c8:	00000200 	andeq	r0, r0, r0, lsl #4
    14cc:	336d7473 	cmncc	sp, #1929379840	; 0x73000000
    14d0:	30316632 	eorscc	r6, r1, r2, lsr r6
    14d4:	70675f78 	rsbvc	r5, r7, r8, ror pc
    14d8:	682e6f69 	stmdavs	lr!, {r0, r3, r5, r6, r8, r9, sl, fp, sp, lr}
    14dc:	00000200 	andeq	r0, r0, r0, lsl #4
    14e0:	336d7473 	cmncc	sp, #1929379840	; 0x73000000
    14e4:	30316632 	eorscc	r6, r1, r2, lsr r6
    14e8:	63725f78 	cmnvs	r2, #120, 30	; 0x1e0
    14ec:	00682e63 	rsbeq	r2, r8, r3, ror #28
    14f0:	00000002 	andeq	r0, r0, r2
    14f4:	00020500 	andeq	r0, r2, r0, lsl #10
    14f8:	03000000 	movweq	r0, #0
    14fc:	f5240133 			; <UNDEFINED> instruction: 0xf5240133
    1500:	17032a4b 	strne	r2, [r3, -fp, asr #20]
    1504:	70034bac 	andvc	r4, r3, ip, lsr #23
    1508:	4b324b2e 	blmi	c941c8 <__Stack_Size+0xc93dc8>
    150c:	09034b32 	stmdbeq	r3, {r1, r4, r5, r8, r9, fp, lr}
    1510:	59324b2e 	ldmdbpl	r2!, {r1, r2, r3, r5, r8, r9, fp, lr}
    1514:	2e7a0342 	cdpcs	3, 7, cr0, cr10, cr2, {2}
    1518:	01000802 	tsteq	r0, r2, lsl #16
    151c:	02050001 	andeq	r0, r5, #1
    1520:	00000000 	andeq	r0, r0, r0
    1524:	0100eb03 	tsteq	r0, r3, lsl #22
    1528:	022d4c21 	eoreq	r4, sp, #8448	; 0x2100
    152c:	01010004 	tsteq	r1, r4
    1530:	0c020500 	cfstr32eq	mvfx0, [r2], {-0}
    1534:	03080013 	movweq	r0, #32787	; 0x8013
    1538:	030100fc 	movweq	r0, #4348	; 0x10fc
    153c:	7603010a 	strvc	r0, [r3], -sl, lsl #2
    1540:	200c0320 	andcs	r0, ip, r0, lsr #6
    1544:	74033325 	strvc	r3, [r3], #-805	; 0x325
    1548:	3e333520 	cfabs64cc	mvdx3, mvdx3
    154c:	30302222 	eorscc	r2, r0, r2, lsr #4
    1550:	343d3030 	ldrtcc	r3, [sp], #-48	; 0x30
    1554:	33224d1d 	teqcc	r2, #1856	; 0x740
    1558:	04020022 	streq	r0, [r2], #-34	; 0x22
    155c:	2e660302 	cdpcs	3, 6, cr0, cr6, cr2, {0}
    1560:	253c1f03 	ldrcs	r1, [ip, #-3843]!	; 0xf03
    1564:	303e2130 	eorscc	r2, lr, r0, lsr r1
    1568:	3d30302f 	ldccc	0, cr3, [r0, #-188]!	; 0xffffff44
    156c:	224d1d34 	subcs	r1, sp, #52, 26	; 0xd00
    1570:	02002231 	andeq	r2, r0, #268435459	; 0x10000003
    1574:	69030204 	stmdbvs	r3, {r2, r9}
    1578:	3c1b032e 	ldccc	3, cr0, [fp], {46}	; 0x2e
    157c:	01000202 	tsteq	r0, r2, lsl #4
    1580:	02050001 	andeq	r0, r5, #1
    1584:	00000000 	andeq	r0, r0, r0
    1588:	0101e503 	tsteq	r1, r3, lsl #10
    158c:	022f3d14 	eoreq	r3, pc, #20, 26	; 0x500
    1590:	01010003 	tsteq	r1, r3
    1594:	a8020500 	stmdage	r2, {r8, sl}
    1598:	03080013 	movweq	r0, #32787	; 0x8013
    159c:	190101f6 	stmdbne	r1, {r1, r2, r4, r5, r6, r7, r8}
    15a0:	022e0903 	eoreq	r0, lr, #49152	; 0xc000
    15a4:	01010004 	tsteq	r1, r4
    15a8:	00020500 	andeq	r0, r2, r0, lsl #10
    15ac:	03000000 	movweq	r0, #0
    15b0:	16010290 			; <UNDEFINED> instruction: 0x16010290
    15b4:	00020221 	andeq	r0, r2, r1, lsr #4
    15b8:	05000101 	streq	r0, [r0, #-257]	; 0x101
    15bc:	00000002 	andeq	r0, r0, r2
    15c0:	02a10300 	adceq	r0, r1, #0, 6
    15c4:	09031901 	stmdbeq	r3, {r0, r8, fp, ip}
    15c8:	0004022e 	andeq	r0, r4, lr, lsr #4
    15cc:	05000101 	streq	r0, [r0, #-257]	; 0x101
    15d0:	00000002 	andeq	r0, r0, r2
    15d4:	02bb0300 	adcseq	r0, fp, #0, 6
    15d8:	02211601 	eoreq	r1, r1, #1048576	; 0x100000
    15dc:	01010002 	tsteq	r1, r2
    15e0:	b4020500 	strlt	r0, [r2], #-1280	; 0x500
    15e4:	03080013 	movweq	r0, #32787	; 0x8013
    15e8:	170102cd 	strne	r0, [r1, -sp, asr #5]
    15ec:	01000202 	tsteq	r0, r2, lsl #4
    15f0:	02050001 	andeq	r0, r5, #1
    15f4:	080013b8 	stmdaeq	r0, {r3, r4, r5, r7, r8, r9, ip}
    15f8:	0102e003 	tsteq	r2, r3
    15fc:	00020217 	andeq	r0, r2, r7, lsl r2
    1600:	05000101 	streq	r0, [r0, #-257]	; 0x101
    1604:	00000002 	andeq	r0, r0, r2
    1608:	02f60300 	rscseq	r0, r6, #0, 6
    160c:	32221801 	eorcc	r1, r2, #65536	; 0x10000
    1610:	01000202 	tsteq	r0, r2, lsl #4
    1614:	02050001 	andeq	r0, r5, #1
    1618:	00000000 	andeq	r0, r0, r0
    161c:	01039003 	tsteq	r3, r3
    1620:	00020216 	andeq	r0, r2, r6, lsl r2
    1624:	05000101 	streq	r0, [r0, #-257]	; 0x101
    1628:	00000002 	andeq	r0, r0, r2
    162c:	03a20300 			; <UNDEFINED> instruction: 0x03a20300
    1630:	22301901 	eorscs	r1, r0, #16384	; 0x4000
    1634:	02222222 	eoreq	r2, r2, #536870914	; 0x20000002
    1638:	01010002 	tsteq	r1, r2
    163c:	00020500 	andeq	r0, r2, r0, lsl #10
    1640:	03000000 	movweq	r0, #0
    1644:	190103c3 	stmdbne	r1, {r0, r1, r6, r7, r8, r9}
    1648:	02305a30 	eorseq	r5, r0, #48, 20	; 0x30000
    164c:	01010005 	tsteq	r1, r5
    1650:	00020500 	andeq	r0, r2, r0, lsl #10
    1654:	03000000 	movweq	r0, #0
    1658:	160103dc 			; <UNDEFINED> instruction: 0x160103dc
    165c:	01000602 	tsteq	r0, r2, lsl #12
    1660:	02050001 	andeq	r0, r5, #1
    1664:	080013bc 	stmdaeq	r0, {r2, r3, r4, r5, r7, r8, r9, ip}
    1668:	01048703 	tsteq	r4, r3, lsl #14
    166c:	23452527 	movtcs	r2, #21799	; 0x5527
    1670:	2f1f2322 	svccs	0x001f2322
    1674:	7a03284c 	bvc	cb7ac <__Stack_Size+0xcb3ac>
    1678:	7003262e 	andvc	r2, r3, lr, lsr #12
    167c:	2e0a0320 	cdpcs	3, 0, cr0, cr10, cr0, {1}
    1680:	22314b34 	eorscs	r4, r1, #52, 22	; 0xd000
    1684:	0006024d 	andeq	r0, r6, sp, asr #4
    1688:	05000101 	streq	r0, [r0, #-257]	; 0x101
    168c:	00000002 	andeq	r0, r0, r2
    1690:	04b90300 	ldrteq	r0, [r9], #768	; 0x300
    1694:	79031901 	stmdbvc	r3, {r0, r8, fp, ip}
    1698:	1e222782 	cdpne	7, 2, cr2, cr2, cr2, {4}
    169c:	05023d30 	streq	r3, [r2, #-3376]	; 0xd30
    16a0:	38010100 	stmdacc	r1, {r8}
    16a4:	02000003 	andeq	r0, r0, #3
    16a8:	00008600 	andeq	r8, r0, r0, lsl #12
    16ac:	fb010200 	blx	41eb6 <__Stack_Size+0x41ab6>
    16b0:	01000d0e 	tsteq	r0, lr, lsl #26
    16b4:	00010101 	andeq	r0, r1, r1, lsl #2
    16b8:	00010000 	andeq	r0, r1, r0
    16bc:	696c0100 	stmdbvs	ip!, {r8}^
    16c0:	72732f62 	rsbsvc	r2, r3, #392	; 0x188
    16c4:	696c0063 	stmdbvs	ip!, {r0, r1, r5, r6}^
    16c8:	6e692f62 	cdpvs	15, 6, cr2, cr9, cr2, {3}
    16cc:	73000063 	movwvc	r0, #99	; 0x63
    16d0:	32336d74 	eorscc	r6, r3, #116, 26	; 0x1d00
    16d4:	78303166 	ldmdavc	r0!, {r1, r2, r5, r6, r8, ip, sp}
    16d8:	69766e5f 	ldmdbvs	r6!, {r0, r1, r2, r3, r4, r6, r9, sl, fp, sp, lr}^
    16dc:	00632e63 	rsbeq	r2, r3, r3, ror #28
    16e0:	73000001 	movwvc	r0, #1
    16e4:	32336d74 	eorscc	r6, r3, #116, 26	; 0x1d00
    16e8:	78303166 	ldmdavc	r0!, {r1, r2, r5, r6, r8, ip, sp}
    16ec:	7079745f 	rsbsvc	r7, r9, pc, asr r4
    16f0:	00682e65 	rsbeq	r2, r8, r5, ror #28
    16f4:	73000002 	movwvc	r0, #2
    16f8:	32336d74 	eorscc	r6, r3, #116, 26	; 0x1d00
    16fc:	78303166 	ldmdavc	r0!, {r1, r2, r5, r6, r8, ip, sp}
    1700:	70616d5f 	rsbvc	r6, r1, pc, asr sp
    1704:	0200682e 	andeq	r6, r0, #3014656	; 0x2e0000
    1708:	74730000 	ldrbtvc	r0, [r3], #-0
    170c:	6632336d 	ldrtvs	r3, [r2], -sp, ror #6
    1710:	5f783031 	svcpl	0x00783031
    1714:	6369766e 	cmnvs	r9, #115343360	; 0x6e00000
    1718:	0200682e 	andeq	r6, r0, #3014656	; 0x2e0000
    171c:	6f630000 	svcvs	0x00630000
    1720:	78657472 	stmdavc	r5!, {r1, r4, r5, r6, sl, ip, sp, lr}^
    1724:	6d5f336d 	ldclvs	3, cr3, [pc, #-436]	; 1578 <__Stack_Size+0x1178>
    1728:	6f726361 	svcvs	0x00726361
    172c:	0200682e 	andeq	r6, r0, #3014656	; 0x2e0000
    1730:	00000000 	andeq	r0, r0, r0
    1734:	00000205 	andeq	r0, r0, r5, lsl #4
    1738:	24030000 	strcs	r0, [r3], #-0
    173c:	2d211501 	cfstr32cs	mvfx1, [r1, #-4]!
    1740:	302f2f4b 	eorcc	r2, pc, fp, asr #30
    1744:	03040200 	movweq	r0, #16896	; 0x4200
    1748:	04020022 	streq	r0, [r2], #-34	; 0x22
    174c:	02002c03 	andeq	r2, r0, #768	; 0x300
    1750:	00220304 	eoreq	r0, r2, r4, lsl #6
    1754:	1e030402 	cdpne	4, 0, cr0, cr3, cr2, {0}
    1758:	03040200 	movweq	r0, #16896	; 0x4200
    175c:	04020022 	streq	r0, [r2], #-34	; 0x22
    1760:	02242c03 	eoreq	r2, r4, #768	; 0x300
    1764:	01010004 	tsteq	r1, r4
    1768:	00020500 	andeq	r0, r2, r0, lsl #10
    176c:	03000000 	movweq	r0, #0
    1770:	3e15013b 	mrccc	1, 0, r0, cr5, cr11, {1}
    1774:	212f211e 	teqcs	pc, lr, lsl r1	; <UNPREDICTABLE>
    1778:	213e2321 	teqcs	lr, r1, lsr #6
    177c:	0602213d 			; <UNDEFINED> instruction: 0x0602213d
    1780:	00010100 	andeq	r0, r1, r0, lsl #2
    1784:	14100205 	ldrne	r0, [r0], #-517	; 0x205
    1788:	e1030800 	tst	r3, r0, lsl #16
    178c:	02170100 	andseq	r0, r7, #0, 2
    1790:	0101000a 	tsteq	r1, sl
    1794:	24020500 	strcs	r0, [r2], #-1280	; 0x500
    1798:	03080014 	movweq	r0, #32788	; 0x8014
    179c:	030100f4 	movweq	r0, #4340	; 0x10f4
    17a0:	7603010a 	strvc	r0, [r3], -sl, lsl #2
    17a4:	2e0a0320 	cdpcs	3, 0, cr0, cr10, cr0, {1}
    17a8:	78032823 	stmdavc	r3, {r0, r1, r5, fp, sp}
    17ac:	3d1c242e 	cfldrscc	mvf2, [ip, #-184]	; 0xffffff48
    17b0:	95312c31 	ldrls	r2, [r1, #-3121]!	; 0xc31
    17b4:	2b241f2c 	blcs	90946c <__Stack_Size+0x90906c>
    17b8:	22212f24 	eorcs	r2, r1, #36, 30	; 0x90
    17bc:	211f2131 	tstcs	pc, r1, lsr r1	; <UNPREDICTABLE>
    17c0:	49215049 	stmdbmi	r1!, {r0, r3, r6, ip, lr}
    17c4:	01000a02 	tsteq	r0, r2, lsl #20
    17c8:	02050001 	andeq	r0, r5, #1
    17cc:	00000000 	andeq	r0, r0, r0
    17d0:	0101a803 	tsteq	r1, r3, lsl #16
    17d4:	21212f14 	teqcs	r1, r4, lsl pc
    17d8:	01000202 	tsteq	r0, r2, lsl #4
    17dc:	02050001 	andeq	r0, r5, #1
    17e0:	00000000 	andeq	r0, r0, r0
    17e4:	0101b803 	tsteq	r1, r3, lsl #16
    17e8:	00020213 	andeq	r0, r2, r3, lsl r2
    17ec:	05000101 	streq	r0, [r0, #-257]	; 0x101
    17f0:	00000002 	andeq	r0, r0, r2
    17f4:	01c40300 	biceq	r0, r4, r0, lsl #6
    17f8:	02021301 	andeq	r1, r2, #67108864	; 0x4000000
    17fc:	00010100 	andeq	r0, r1, r0, lsl #2
    1800:	00000205 	andeq	r0, r0, r5, lsl #4
    1804:	d0030000 	andle	r0, r3, r0
    1808:	02130101 	andseq	r0, r3, #1073741824	; 0x40000000
    180c:	01010002 	tsteq	r1, r2
    1810:	00020500 	andeq	r0, r2, r0, lsl #10
    1814:	03000000 	movweq	r0, #0
    1818:	130101dc 	movwne	r0, #4572	; 0x11dc
    181c:	01000202 	tsteq	r0, r2, lsl #4
    1820:	02050001 	andeq	r0, r5, #1
    1824:	00000000 	andeq	r0, r0, r0
    1828:	0101ea03 	tsteq	r1, r3, lsl #20
    182c:	00030216 	andeq	r0, r3, r6, lsl r2
    1830:	05000101 	streq	r0, [r0, #-257]	; 0x101
    1834:	00000002 	andeq	r0, r0, r2
    1838:	01f90300 	mvnseq	r0, r0, lsl #6
    183c:	02021301 	andeq	r1, r2, #67108864	; 0x4000000
    1840:	00010100 	andeq	r0, r1, r0, lsl #2
    1844:	00000205 	andeq	r0, r0, r5, lsl #4
    1848:	85030000 	strhi	r0, [r3, #-0]
    184c:	2f130102 	svccs	0x00130102
    1850:	01000602 	tsteq	r0, r2, lsl #12
    1854:	02050001 	andeq	r0, r5, #1
    1858:	00000000 	andeq	r0, r0, r0
    185c:	01029203 	tsteq	r2, r3, lsl #4
    1860:	09034c19 	stmdbeq	r3, {r0, r3, r4, sl, fp, lr}
    1864:	00060266 	andeq	r0, r6, r6, ror #4
    1868:	05000101 	streq	r0, [r0, #-257]	; 0x101
    186c:	00000002 	andeq	r0, r0, r2
    1870:	02ae0300 	adceq	r0, lr, #0, 6
    1874:	06021601 	streq	r1, [r2], -r1, lsl #12
    1878:	00010100 	andeq	r0, r1, r0, lsl #2
    187c:	00000205 	andeq	r0, r0, r5, lsl #4
    1880:	bd030000 	stclt	0, cr0, [r3, #-0]
    1884:	02160102 	andseq	r0, r6, #-2147483648	; 0x80000000
    1888:	0101000c 	tsteq	r1, ip
    188c:	00020500 	andeq	r0, r2, r0, lsl #10
    1890:	03000000 	movweq	r0, #0
    1894:	130102cd 	movwne	r0, #4813	; 0x12cd
    1898:	0006022f 	andeq	r0, r6, pc, lsr #4
    189c:	05000101 	streq	r0, [r0, #-257]	; 0x101
    18a0:	00000002 	andeq	r0, r0, r2
    18a4:	02da0300 	sbcseq	r0, sl, #0, 6
    18a8:	034c1901 	movteq	r1, #51457	; 0xc901
    18ac:	06026609 	streq	r6, [r2], -r9, lsl #12
    18b0:	00010100 	andeq	r0, r1, r0, lsl #2
    18b4:	00000205 	andeq	r0, r0, r5, lsl #4
    18b8:	f7030000 			; <UNDEFINED> instruction: 0xf7030000
    18bc:	2f130102 	svccs	0x00130102
    18c0:	01000402 	tsteq	r0, r2, lsl #8
    18c4:	02050001 	andeq	r0, r5, #1
    18c8:	080014a8 	stmdaeq	r0, {r3, r5, r7, sl, ip}
    18cc:	01038903 	tsteq	r3, r3, lsl #18
    18d0:	000a0217 	andeq	r0, sl, r7, lsl r2
    18d4:	05000101 	streq	r0, [r0, #-257]	; 0x101
    18d8:	0014bc02 	andseq	fp, r4, r2, lsl #24
    18dc:	03990308 	orrseq	r0, r9, #8, 6	; 0x20000000
    18e0:	003d2101 	eorseq	r2, sp, r1, lsl #2
    18e4:	2f010402 	svccs	0x00010402
    18e8:	01000602 	tsteq	r0, r2, lsl #12
    18ec:	02050001 	andeq	r0, r5, #1
    18f0:	00000000 	andeq	r0, r0, r0
    18f4:	0103a703 	tsteq	r3, r3, lsl #14
    18f8:	00080213 	andeq	r0, r8, r3, lsl r2
    18fc:	05000101 	streq	r0, [r0, #-257]	; 0x101
    1900:	00000002 	andeq	r0, r0, r2
    1904:	03ba0300 			; <UNDEFINED> instruction: 0x03ba0300
    1908:	221e2701 	andscs	r2, lr, #262144	; 0x40000
    190c:	00070232 	andeq	r0, r7, r2, lsr r2
    1910:	05000101 	streq	r0, [r0, #-257]	; 0x101
    1914:	00000002 	andeq	r0, r0, r2
    1918:	03d80300 	bicseq	r0, r8, #0, 6
    191c:	225a1901 	subscs	r1, sl, #16384	; 0x4000
    1920:	00070240 	andeq	r0, r7, r0, asr #4
    1924:	05000101 	streq	r0, [r0, #-257]	; 0x101
    1928:	00000002 	andeq	r0, r0, r2
    192c:	04810300 	streq	r0, [r1], #768	; 0x300
    1930:	01090301 	tsteq	r9, r1, lsl #6
    1934:	03207703 	teqeq	r0, #786432	; 0xc0000
    1938:	314b2009 	cmpcc	fp, r9
    193c:	2d253f1e 	stccs	15, cr3, [r5, #-120]!	; 0xffffff88
    1940:	1e232670 	mcrne	6, 1, r2, cr3, cr0, {3}
    1944:	78033d22 	stmdavc	r3, {r1, r5, r8, sl, fp, ip, sp}
    1948:	02242420 	eoreq	r2, r4, #32, 8	; 0x20000000
    194c:	01010006 	tsteq	r1, r6
    1950:	00020500 	andeq	r0, r2, r0, lsl #10
    1954:	03000000 	movweq	r0, #0
    1958:	030104aa 	movweq	r0, #5290	; 0x14aa
    195c:	301c010c 	andscc	r0, ip, ip, lsl #2
    1960:	2e0b0330 	mcrcs	3, 0, r0, cr11, cr0, {1}
    1964:	01000702 	tsteq	r0, r2, lsl #14
    1968:	02050001 	andeq	r0, r5, #1
    196c:	00000000 	andeq	r0, r0, r0
    1970:	0104d003 	tsteq	r4, r3
    1974:	1e010903 	cdpne	9, 0, cr0, cr1, cr3, {0}
    1978:	00090230 	andeq	r0, r9, r0, lsr r2
    197c:	05000101 	streq	r0, [r0, #-257]	; 0x101
    1980:	00000002 	andeq	r0, r0, r2
    1984:	04e80300 	strbteq	r0, [r8], #768	; 0x300
    1988:	01090301 	tsteq	r9, r1, lsl #6
    198c:	0902301e 	stmdbeq	r2, {r1, r2, r3, r4, ip, sp}
    1990:	00010100 	andeq	r0, r1, r0, lsl #2
    1994:	00000205 	andeq	r0, r0, r5, lsl #4
    1998:	86030000 	strhi	r0, [r3], -r0
    199c:	0c030105 	stfeqs	f0, [r3], {5}
    19a0:	30301c01 	eorscc	r1, r0, r1, lsl #24
    19a4:	022e0b03 	eoreq	r0, lr, #3072	; 0xc00
    19a8:	01010007 	tsteq	r1, r7
    19ac:	00020500 	andeq	r0, r2, r0, lsl #10
    19b0:	03000000 	movweq	r0, #0
    19b4:	190105ae 	stmdbne	r1, {r1, r2, r3, r5, r7, r8, sl}
    19b8:	0330223f 	teqeq	r0, #-268435453	; 0xf0000003
    19bc:	3d362e7a 	ldccc	14, cr2, [r6, #-488]!	; 0xfffffe18
    19c0:	23334022 	teqcs	r3, #34	; 0x22
    19c4:	01000402 	tsteq	r0, r2, lsl #8
    19c8:	02050001 	andeq	r0, r5, #1
    19cc:	00000000 	andeq	r0, r0, r0
    19d0:	0105dc03 	tsteq	r5, r3, lsl #24
    19d4:	30200903 	eorcc	r0, r0, r3, lsl #18
    19d8:	04022332 	streq	r2, [r2], #-818	; 0x332
    19dc:	19010100 	stmdbne	r1, {r8}
    19e0:	02000003 	andeq	r0, r0, #3
    19e4:	00007000 	andeq	r7, r0, r0
    19e8:	fb010200 	blx	421f2 <__Stack_Size+0x41df2>
    19ec:	01000d0e 	tsteq	r0, lr, lsl #26
    19f0:	00010101 	andeq	r0, r1, r1, lsl #2
    19f4:	00010000 	andeq	r0, r1, r0
    19f8:	696c0100 	stmdbvs	ip!, {r8}^
    19fc:	72732f62 	rsbsvc	r2, r3, #392	; 0x188
    1a00:	696c0063 	stmdbvs	ip!, {r0, r1, r5, r6}^
    1a04:	6e692f62 	cdpvs	15, 6, cr2, cr9, cr2, {3}
    1a08:	73000063 	movwvc	r0, #99	; 0x63
    1a0c:	32336d74 	eorscc	r6, r3, #116, 26	; 0x1d00
    1a10:	78303166 	ldmdavc	r0!, {r1, r2, r5, r6, r8, ip, sp}
    1a14:	6363725f 	cmnvs	r3, #-268435451	; 0xf0000005
    1a18:	0100632e 	tsteq	r0, lr, lsr #6
    1a1c:	74730000 	ldrbtvc	r0, [r3], #-0
    1a20:	6632336d 	ldrtvs	r3, [r2], -sp, ror #6
    1a24:	5f783031 	svcpl	0x00783031
    1a28:	65707974 	ldrbvs	r7, [r0, #-2420]!	; 0x974
    1a2c:	0200682e 	andeq	r6, r0, #3014656	; 0x2e0000
    1a30:	74730000 	ldrbtvc	r0, [r3], #-0
    1a34:	6632336d 	ldrtvs	r3, [r2], -sp, ror #6
    1a38:	5f783031 	svcpl	0x00783031
    1a3c:	2e70616d 	rpwcssz	f6, f0, #5.0
    1a40:	00020068 	andeq	r0, r2, r8, rrx
    1a44:	6d747300 	ldclvs	3, cr7, [r4, #-0]
    1a48:	31663233 	cmncc	r6, r3, lsr r2
    1a4c:	725f7830 	subsvc	r7, pc, #48, 16	; 0x300000
    1a50:	682e6363 	stmdavs	lr!, {r0, r1, r5, r6, r8, r9, sp, lr}
    1a54:	00000200 	andeq	r0, r0, r0, lsl #4
    1a58:	02050000 	andeq	r0, r5, #0
    1a5c:	080014d4 	stmdaeq	r0, {r2, r4, r6, r7, sl, ip}
    1a60:	0100fc03 	tsteq	r0, r3, lsl #24
    1a64:	694d5b14 	stmdbvs	sp, {r2, r4, r8, r9, fp, ip, lr}^
    1a68:	07024d4d 	streq	r4, [r2, -sp, asr #26]
    1a6c:	00010100 	andeq	r0, r1, r0, lsl #2
    1a70:	15100205 	ldrne	r0, [r0, #-517]	; 0x205
    1a74:	9f030800 	svcls	0x00030800
    1a78:	26180101 	ldrcs	r0, [r8], -r1, lsl #2
    1a7c:	4d2e7a03 	vstmdbmi	lr!, {s14-s16}
    1a80:	024f5c4d 	subeq	r5, pc, #19712	; 0x4d00
    1a84:	01010008 	tsteq	r1, r8
    1a88:	00020500 	andeq	r0, r2, r0, lsl #10
    1a8c:	03000000 	movweq	r0, #0
    1a90:	180101e9 	stmdane	r1, {r0, r3, r5, r6, r7, r8}
    1a94:	02313131 	eorseq	r3, r1, #1073741836	; 0x4000000c
    1a98:	01010004 	tsteq	r1, r4
    1a9c:	00020500 	andeq	r0, r2, r0, lsl #10
    1aa0:	03000000 	movweq	r0, #0
    1aa4:	16010286 	strne	r0, [r1], -r6, lsl #5
    1aa8:	01000602 	tsteq	r0, r2, lsl #12
    1aac:	02050001 	andeq	r0, r5, #1
    1ab0:	08001548 	stmdaeq	r0, {r3, r6, r8, sl, ip}
    1ab4:	01029f03 	tsteq	r2, r3, lsl #30
    1ab8:	233f3119 	teqcs	pc, #1073741830	; 0x40000006
    1abc:	01000402 	tsteq	r0, r2, lsl #8
    1ac0:	02050001 	andeq	r0, r5, #1
    1ac4:	0800155c 	stmdaeq	r0, {r2, r3, r4, r6, r8, sl, ip}
    1ac8:	0102bc03 	tsteq	r2, r3, lsl #24
    1acc:	00060216 	andeq	r0, r6, r6, lsl r2
    1ad0:	05000101 	streq	r0, [r0, #-257]	; 0x101
    1ad4:	00156802 	andseq	r6, r5, r2, lsl #16
    1ad8:	02cf0308 	sbceq	r0, pc, #8, 6	; 0x20000000
    1adc:	31311801 	teqcc	r1, r1, lsl #16
    1ae0:	00050223 	andeq	r0, r5, r3, lsr #4
    1ae4:	05000101 	streq	r0, [r0, #-257]	; 0x101
    1ae8:	00157c02 	andseq	r7, r5, r2, lsl #24
    1aec:	02ed0308 	rsceq	r0, sp, #8, 6	; 0x20000000
    1af0:	022f1301 	eoreq	r1, pc, #67108864	; 0x4000000
    1af4:	01010006 	tsteq	r1, r6
    1af8:	8c020500 	cfstr32hi	mvfx0, [r2], {-0}
    1afc:	03080015 	movweq	r0, #32789	; 0x8015
    1b00:	18010384 	stmdane	r1, {r2, r7, r8, r9}
    1b04:	02233131 	eoreq	r3, r3, #1073741836	; 0x4000000c
    1b08:	01010005 	tsteq	r1, r5
    1b0c:	a0020500 	andge	r0, r2, r0, lsl #10
    1b10:	03080015 	movweq	r0, #32789	; 0x8015
    1b14:	180103a5 	stmdane	r1, {r0, r2, r5, r7, r8, r9}
    1b18:	02233131 	eoreq	r3, r3, #1073741836	; 0x4000000c
    1b1c:	01010005 	tsteq	r1, r5
    1b20:	b4020500 	strlt	r0, [r2], #-1280	; 0x500
    1b24:	03080015 	movweq	r0, #32789	; 0x8015
    1b28:	180103c6 	stmdane	r1, {r1, r2, r6, r7, r8, r9}
    1b2c:	02313131 	eorseq	r3, r1, #1073741836	; 0x4000000c
    1b30:	01010004 	tsteq	r1, r4
    1b34:	00020500 	andeq	r0, r2, r0, lsl #10
    1b38:	03000000 	movweq	r0, #0
    1b3c:	280103e9 	stmdacs	r1, {r0, r3, r5, r6, r7, r8, r9}
    1b40:	0233231d 	eorseq	r2, r3, #1946157056	; 0x74000000
    1b44:	01010007 	tsteq	r1, r7
    1b48:	c8020500 	stmdagt	r2, {r8, sl}
    1b4c:	03080015 	movweq	r0, #32789	; 0x8015
    1b50:	16010488 	strne	r0, [r1], -r8, lsl #9
    1b54:	01000602 	tsteq	r0, r2, lsl #12
    1b58:	02050001 	andeq	r0, r5, #1
    1b5c:	00000000 	andeq	r0, r0, r0
    1b60:	01049d03 	tsteq	r4, r3, lsl #26
    1b64:	23313118 	teqcs	r1, #24, 2
    1b68:	01000502 	tsteq	r0, r2, lsl #10
    1b6c:	02050001 	andeq	r0, r5, #1
    1b70:	00000000 	andeq	r0, r0, r0
    1b74:	0104bc03 	tsteq	r4, r3, lsl #24
    1b78:	7a033418 	bvc	cebe0 <__Stack_Size+0xce7e0>
    1b7c:	4e232320 	cdpmi	3, 2, cr2, cr3, cr0, {1}
    1b80:	05022421 	streq	r2, [r2, #-1057]	; 0x421
    1b84:	00010100 	andeq	r0, r1, r0, lsl #2
    1b88:	00000205 	andeq	r0, r0, r5, lsl #4
    1b8c:	e3030000 	movw	r0, #12288	; 0x3000
    1b90:	02160104 	andseq	r0, r6, #4, 2
    1b94:	01010006 	tsteq	r1, r6
    1b98:	00020500 	andeq	r0, r2, r0, lsl #10
    1b9c:	03000000 	movweq	r0, #0
    1ba0:	170104f9 			; <UNDEFINED> instruction: 0x170104f9
    1ba4:	01000802 	tsteq	r0, r2, lsl #16
    1ba8:	02050001 	andeq	r0, r5, #1
    1bac:	00000000 	andeq	r0, r0, r0
    1bb0:	01058c03 	tsteq	r5, r3, lsl #24
    1bb4:	00060216 	andeq	r0, r6, r6, lsl r2
    1bb8:	05000101 	streq	r0, [r0, #-257]	; 0x101
    1bbc:	0015d402 	andseq	sp, r5, r2, lsl #8
    1bc0:	059c0308 	ldreq	r0, [ip, #776]	; 0x308
    1bc4:	241c1601 	ldrcs	r1, [ip], #-1537	; 0x601
    1bc8:	2333513e 	teqcs	r3, #-2147483633	; 0x8000000f
    1bcc:	321c321e 	andscc	r3, ip, #-536870911	; 0xe0000001
    1bd0:	03323f27 	teqeq	r2, #39, 30	; 0x9c
    1bd4:	1f223c0c 	svcne	0x00223c0c
    1bd8:	32214d32 	eorcc	r4, r1, #3200	; 0xc80
    1bdc:	3f32214d 	svccc	0x0032214d
    1be0:	02312f21 	eorseq	r2, r1, #33, 30	; 0x84
    1be4:	0101000d 	tsteq	r1, sp
    1be8:	00020500 	andeq	r0, r2, r0, lsl #10
    1bec:	03000000 	movweq	r0, #0
    1bf0:	27010680 	strcs	r0, [r1, -r0, lsl #13]
    1bf4:	0232221e 	eorseq	r2, r2, #-536870911	; 0xe0000001
    1bf8:	01010007 	tsteq	r1, r7
    1bfc:	58020500 	stmdapl	r2, {r8, sl}
    1c00:	03080016 	movweq	r0, #32790	; 0x8016
    1c04:	270106a1 	strcs	r0, [r1, -r1, lsr #13]
    1c08:	0232221e 	eorseq	r2, r2, #-536870911	; 0xe0000001
    1c0c:	01010007 	tsteq	r1, r7
    1c10:	70020500 	andvc	r0, r2, r0, lsl #10
    1c14:	03080016 	movweq	r0, #32790	; 0x8016
    1c18:	270106c3 	strcs	r0, [r1, -r3, asr #13]
    1c1c:	0232221e 	eorseq	r2, r2, #-536870911	; 0xe0000001
    1c20:	01010007 	tsteq	r1, r7
    1c24:	88020500 	stmdahi	r2, {r8, sl}
    1c28:	03080016 	movweq	r0, #32790	; 0x8016
    1c2c:	270106e3 	strcs	r0, [r1, -r3, ror #13]
    1c30:	0232221e 	eorseq	r2, r2, #-536870911	; 0xe0000001
    1c34:	01010007 	tsteq	r1, r7
    1c38:	a0020500 	andge	r0, r2, r0, lsl #10
    1c3c:	03080016 	movweq	r0, #32790	; 0x8016
    1c40:	27010784 	strcs	r0, [r1, -r4, lsl #15]
    1c44:	0232221e 	eorseq	r2, r2, #-536870911	; 0xe0000001
    1c48:	01010007 	tsteq	r1, r7
    1c4c:	00020500 	andeq	r0, r2, r0, lsl #10
    1c50:	03000000 	movweq	r0, #0
    1c54:	1601079c 			; <UNDEFINED> instruction: 0x1601079c
    1c58:	01000602 	tsteq	r0, r2, lsl #12
    1c5c:	02050001 	andeq	r0, r5, #1
    1c60:	00000000 	andeq	r0, r0, r0
    1c64:	0107ac03 	tsteq	r7, r3, lsl #24
    1c68:	00060216 	andeq	r0, r6, r6, lsl r2
    1c6c:	05000101 	streq	r0, [r0, #-257]	; 0x101
    1c70:	00000002 	andeq	r0, r0, r2
    1c74:	07c10300 	strbeq	r0, [r1, r0, lsl #6]
    1c78:	06021701 	streq	r1, [r2], -r1, lsl #14
    1c7c:	00010100 	andeq	r0, r1, r0, lsl #2
    1c80:	16b80205 	ldrtne	r0, [r8], r5, lsl #4
    1c84:	dd030800 	stcle	8, cr0, [r3, #-0]
    1c88:	09030107 	stmdbeq	r3, {r0, r1, r2, r8}
    1c8c:	303e2201 	eorscc	r2, lr, r1, lsl #4
    1c90:	03263222 	teqeq	r6, #536870914	; 0x20000002
    1c94:	06024a0b 	streq	r4, [r2], -fp, lsl #20
    1c98:	00010100 	andeq	r0, r1, r0, lsl #2
    1c9c:	16e00205 	strbtne	r0, [r0], r5, lsl #4
    1ca0:	c6030800 	strgt	r0, [r3], -r0, lsl #16
    1ca4:	00210101 	eoreq	r0, r1, r1, lsl #2
    1ca8:	35020402 	strcc	r0, [r2, #-1026]	; 0x402
    1cac:	02040200 	andeq	r0, r4, #0, 4
    1cb0:	0402003d 	streq	r0, [r2], #-61	; 0x3d
    1cb4:	02003d02 	andeq	r3, r0, #2, 26	; 0x80
    1cb8:	20060104 	andcs	r0, r6, r4, lsl #2
    1cbc:	0a034d06 	beq	d50dc <__Stack_Size+0xd4cdc>
    1cc0:	0006023c 	andeq	r0, r6, ip, lsr r2
    1cc4:	05000101 	streq	r0, [r0, #-257]	; 0x101
    1cc8:	00171002 	andseq	r1, r7, r2
    1ccc:	08900308 	ldmeq	r0, {r3, r8, r9}
    1cd0:	08021401 	stmdaeq	r2, {r0, sl, ip}
    1cd4:	00010100 	andeq	r0, r1, r0, lsl #2
    1cd8:	00000205 	andeq	r0, r0, r5, lsl #4
    1cdc:	a4030000 	strge	r0, [r3], #-0
    1ce0:	03190108 	tsteq	r9, #8, 2
    1ce4:	07023c0b 	streq	r3, [r2, -fp, lsl #24]
    1ce8:	00010100 	andeq	r0, r1, r0, lsl #2
    1cec:	00000205 	andeq	r0, r0, r5, lsl #4
    1cf0:	c7030000 	strgt	r0, [r3, -r0]
    1cf4:	02180108 	andseq	r0, r8, #8, 2
    1cf8:	01010006 	tsteq	r1, r6
    1cfc:	00000931 	andeq	r0, r0, r1, lsr r9
    1d00:	00830002 	addeq	r0, r3, r2
    1d04:	01020000 	mrseq	r0, (UNDEF: 2)
    1d08:	000d0efb 	strdeq	r0, [sp], -fp
    1d0c:	01010101 	tsteq	r1, r1, lsl #2
    1d10:	01000000 	mrseq	r0, (UNDEF: 0)
    1d14:	6c010000 	stcvs	0, cr0, [r1], {-0}
    1d18:	732f6269 	teqvc	pc, #-1879048186	; 0x90000006
    1d1c:	6c006372 	stcvs	3, cr6, [r0], {114}	; 0x72
    1d20:	692f6269 	stmdbvs	pc!, {r0, r3, r5, r6, r9, sp, lr}	; <UNPREDICTABLE>
    1d24:	0000636e 	andeq	r6, r0, lr, ror #6
    1d28:	336d7473 	cmncc	sp, #1929379840	; 0x73000000
    1d2c:	30316632 	eorscc	r6, r1, r2, lsr r6
    1d30:	69745f78 	ldmdbvs	r4!, {r3, r4, r5, r6, r8, r9, sl, fp, ip, lr}^
    1d34:	00632e6d 	rsbeq	r2, r3, sp, ror #28
    1d38:	73000001 	movwvc	r0, #1
    1d3c:	32336d74 	eorscc	r6, r3, #116, 26	; 0x1d00
    1d40:	78303166 	ldmdavc	r0!, {r1, r2, r5, r6, r8, ip, sp}
    1d44:	7079745f 	rsbsvc	r7, r9, pc, asr r4
    1d48:	00682e65 	rsbeq	r2, r8, r5, ror #28
    1d4c:	73000002 	movwvc	r0, #2
    1d50:	32336d74 	eorscc	r6, r3, #116, 26	; 0x1d00
    1d54:	78303166 	ldmdavc	r0!, {r1, r2, r5, r6, r8, ip, sp}
    1d58:	70616d5f 	rsbvc	r6, r1, pc, asr sp
    1d5c:	0200682e 	andeq	r6, r0, #3014656	; 0x2e0000
    1d60:	74730000 	ldrbtvc	r0, [r3], #-0
    1d64:	6632336d 	ldrtvs	r3, [r2], -sp, ror #6
    1d68:	5f783031 	svcpl	0x00783031
    1d6c:	2e6d6974 	mcrcs	9, 3, r6, cr13, cr4, {3}
    1d70:	00020068 	andeq	r0, r2, r8, rrx
    1d74:	6d747300 	ldclvs	3, cr7, [r4, #-0]
    1d78:	31663233 	cmncc	r6, r3, lsr r2
    1d7c:	725f7830 	subsvc	r7, pc, #48, 16	; 0x300000
    1d80:	682e6363 	stmdavs	lr!, {r0, r1, r5, r6, r8, r9, sp, lr}
    1d84:	00000200 	andeq	r0, r0, r0, lsl #4
    1d88:	02050000 	andeq	r0, r5, #0
    1d8c:	00000000 	andeq	r0, r0, r0
    1d90:	0117ee03 	tsteq	r7, r3, lsl #28
    1d94:	1f216824 	svcne	0x00216824
    1d98:	2b402321 	blcs	100aa24 <__Stack_Size+0x100a624>
    1d9c:	0221235c 	eoreq	r2, r1, #92, 6	; 0x70000001
    1da0:	01010002 	tsteq	r1, r2
    1da4:	00020500 	andeq	r0, r2, r0, lsl #10
    1da8:	03000000 	movweq	r0, #0
    1dac:	2401189c 	strcs	r1, [r1], #-2204	; 0x89c
    1db0:	2a242168 	bcs	90a358 <__Stack_Size+0x909f58>
    1db4:	32633324 	rsbcc	r3, r3, #36, 6	; 0x90000000
    1db8:	2123242a 	teqcs	r3, sl, lsr #8
    1dbc:	01000202 	tsteq	r0, r2, lsl #4
    1dc0:	02050001 	andeq	r0, r5, #1
    1dc4:	00000000 	andeq	r0, r0, r0
    1dc8:	01018603 	tsteq	r1, r3, lsl #12
    1dcc:	034bec24 	movteq	lr, #48164	; 0xbc24
    1dd0:	15082e77 	strne	r2, [r8, #-3703]	; 0xe77
    1dd4:	3c090359 	stccc	3, cr0, [r9], {89}	; 0x59
    1dd8:	2e1f034b 	cdpcs	3, 1, cr0, cr15, cr11, {2}
    1ddc:	322e6103 	eorcc	r6, lr, #-1073741824	; 0xc0000000
    1de0:	324b324b 	subcc	r3, fp, #-1342177276	; 0xb0000004
    1de4:	324b324b 	subcc	r3, fp, #-1342177276	; 0xb0000004
    1de8:	7a034259 	bvc	d2754 <__Stack_Size+0xd2354>
    1dec:	0009022e 	andeq	r0, r9, lr, lsr #4
    1df0:	05000101 	streq	r0, [r0, #-257]	; 0x101
    1df4:	00172002 	andseq	r2, r7, r2
    1df8:	01c60308 	biceq	r0, r6, r8, lsl #6
    1dfc:	77591901 	ldrbvc	r1, [r9, -r1, lsl #18]
    1e00:	00303131 	eorseq	r3, r0, r1, lsr r1
    1e04:	06010402 	streq	r0, [r1], -r2, lsl #8
    1e08:	024d063c 	subeq	r0, sp, #60, 12	; 0x3c00000
    1e0c:	01010005 	tsteq	r1, r5
    1e10:	00020500 	andeq	r0, r2, r0, lsl #10
    1e14:	03000000 	movweq	r0, #0
    1e18:	030101ed 	movweq	r0, #4589	; 0x11ed
    1e1c:	7603010a 	strvc	r0, [r3], -sl, lsl #2
    1e20:	200a0320 	andcs	r0, sl, r0, lsr #6
    1e24:	2623235b 			; <UNDEFINED> instruction: 0x2623235b
    1e28:	3f2b501d 	svccc	0x002b501d
    1e2c:	032e0903 	teqeq	lr, #49152	; 0xc000
    1e30:	09032077 	stmdbeq	r3, {r0, r1, r2, r4, r5, r6, sp}
    1e34:	251b2220 	ldrcs	r2, [fp, #-544]	; 0x220
    1e38:	03206903 	teqeq	r0, #49152	; 0xc000
    1e3c:	00252012 	eoreq	r2, r5, r2, lsl r0
    1e40:	06010402 	streq	r0, [r1], -r2, lsl #8
    1e44:	15030620 	strne	r0, [r3, #-1568]	; 0x620
    1e48:	2e76034a 	cdpcs	3, 7, cr0, cr6, cr10, {2}
    1e4c:	1d26311d 	stfnes	f3, [r6, #-116]!	; 0xffffff8c
    1e50:	0a031c35 	beq	c8f2c <__Stack_Size+0xc8b2c>
    1e54:	2323314a 	teqcs	r3, #-2147483630	; 0x80000012
    1e58:	01000502 	tsteq	r0, r2, lsl #10
    1e5c:	02050001 	andeq	r0, r5, #1
    1e60:	00000000 	andeq	r0, r0, r0
    1e64:	0102c803 	tsteq	r2, r3, lsl #16
    1e68:	03010a03 	movweq	r0, #6659	; 0x1a03
    1e6c:	0a032076 	beq	ca04c <__Stack_Size+0xc9c4c>
    1e70:	23235b20 	teqcs	r3, #32, 22	; 0x8000
    1e74:	314d1d26 	cmpcc	sp, r6, lsr #26
    1e78:	1d23232b 	stcne	3, cr2, [r3, #-172]!	; 0xffffff54
    1e7c:	6e033123 	adfvssp	f3, f3, f3
    1e80:	20120320 	andscs	r0, r2, r0, lsr #6
    1e84:	22231d31 	eorcs	r1, r3, #3136	; 0xc40
    1e88:	01040200 	mrseq	r0, R12_usr
    1e8c:	52063c06 	andpl	r3, r6, #1536	; 0x600
    1e90:	31231d31 	teqcc	r3, r1, lsr sp
    1e94:	033f403f 	teqeq	pc, #63	; 0x3f
    1e98:	31272079 	teqcc	r7, r9, ror r0
    1e9c:	0223234e 	eoreq	r2, r3, #939524097	; 0x38000001
    1ea0:	01010004 	tsteq	r1, r4
    1ea4:	00020500 	andeq	r0, r2, r0, lsl #10
    1ea8:	03000000 	movweq	r0, #0
    1eac:	030103a4 	movweq	r0, #5028	; 0x13a4
    1eb0:	7603010a 	strvc	r0, [r3], -sl, lsl #2
    1eb4:	200a0320 	andcs	r0, sl, r0, lsr #6
    1eb8:	2623235b 			; <UNDEFINED> instruction: 0x2623235b
    1ebc:	232b501d 	teqcs	fp, #29
    1ec0:	31231d23 	teqcc	r3, r3, lsr #26
    1ec4:	03206e03 	teqeq	r0, #3, 28	; 0x30
    1ec8:	1d312012 	ldcne	0, cr2, [r1, #-72]!	; 0xffffffb8
    1ecc:	02002223 	andeq	r2, r0, #805306370	; 0x30000002
    1ed0:	3c060104 	stfccs	f0, [r6], {4}
    1ed4:	03315206 	teqeq	r1, #1610612736	; 0x60000000
    1ed8:	7303200a 	movwvc	r2, #12298	; 0x300a
    1edc:	3531232e 	ldrcc	r2, [r1, #-814]!	; 0x32e
    1ee0:	20760323 	rsbscs	r0, r6, r3, lsr #6
    1ee4:	03200a03 	teqeq	r0, #12288	; 0x3000
    1ee8:	0a032e79 	beq	cd8d4 <__Stack_Size+0xcd4d4>
    1eec:	20760320 	rsbscs	r0, r6, r0, lsr #6
    1ef0:	032e0a03 	teqeq	lr, #12288	; 0x3000
    1ef4:	0a032e76 	beq	cd8d4 <__Stack_Size+0xcd4d4>
    1ef8:	23232420 	teqcs	r3, #32, 8	; 0x20000000
    1efc:	01000402 	tsteq	r0, r2, lsl #8
    1f00:	02050001 	andeq	r0, r5, #1
    1f04:	00000000 	andeq	r0, r0, r0
    1f08:	01048003 	tsteq	r4, r3
    1f0c:	03010a03 	movweq	r0, #6659	; 0x1a03
    1f10:	0a032076 	beq	ca0f0 <__Stack_Size+0xc9cf0>
    1f14:	23235b20 	teqcs	r3, #32, 22	; 0x8000
    1f18:	2b501d26 	blcs	14093b8 <__Stack_Size+0x1408fb8>
    1f1c:	231d2331 	tstcs	sp, #-1006632960	; 0xc4000000
    1f20:	206e0331 	rsbcs	r0, lr, r1, lsr r3
    1f24:	31201203 	teqcc	r0, r3, lsl #4
    1f28:	03207403 	teqeq	r0, #50331648	; 0x3000000
    1f2c:	1b30200c 	blne	c09f64 <__Stack_Size+0xc09b64>
    1f30:	04020025 	streq	r0, [r2], #-37	; 0x25
    1f34:	062e0601 	strteq	r0, [lr], -r1, lsl #12
    1f38:	40311d52 	eorsmi	r1, r1, r2, asr sp
    1f3c:	04022323 	streq	r2, [r2], #-803	; 0x323
    1f40:	00010100 	andeq	r0, r1, r0, lsl #2
    1f44:	00000205 	andeq	r0, r0, r5, lsl #4
    1f48:	d1030000 	mrsle	r0, (UNDEF: 3)
    1f4c:	0d030105 	stfeqs	f0, [r3, #-20]	; 0xffffffec
    1f50:	01000801 	tsteq	r0, r1, lsl #16
    1f54:	02050001 	andeq	r0, r5, #1
    1f58:	00000000 	andeq	r0, r0, r0
    1f5c:	0105ee03 	tsteq	r5, r3, lsl #28
    1f60:	212f3d14 	teqcs	pc, r4, lsl sp	; <UNPREDICTABLE>
    1f64:	00020221 	andeq	r0, r2, r1, lsr #4
    1f68:	05000101 	streq	r0, [r0, #-257]	; 0x101
    1f6c:	00000002 	andeq	r0, r0, r2
    1f70:	06800300 	streq	r0, [r0], r0, lsl #6
    1f74:	212f1401 	teqcs	pc, r1, lsl #8
    1f78:	21212121 	teqcs	r1, r1, lsr #2
    1f7c:	00020221 	andeq	r0, r2, r1, lsr #4
    1f80:	05000101 	streq	r0, [r0, #-257]	; 0x101
    1f84:	00000002 	andeq	r0, r0, r2
    1f88:	06950300 	ldreq	r0, [r5], r0, lsl #6
    1f8c:	1e221401 	cdpne	4, 2, cr1, cr2, cr1, {0}
    1f90:	21212121 	teqcs	r1, r1, lsr #2
    1f94:	01000202 	tsteq	r0, r2, lsl #4
    1f98:	02050001 	andeq	r0, r5, #1
    1f9c:	00000000 	andeq	r0, r0, r0
    1fa0:	0106a703 	tsteq	r6, r3, lsl #14
    1fa4:	21212f14 	teqcs	r1, r4, lsl pc
    1fa8:	02212121 	eoreq	r2, r1, #1073741832	; 0x40000008
    1fac:	01010002 	tsteq	r1, r2
    1fb0:	5c020500 	cfstr32pl	mvfx0, [r2], {-0}
    1fb4:	03080017 	movweq	r0, #32791	; 0x8017
    1fb8:	1a0106bc 	bne	43ab0 <__Stack_Size+0x436b0>
    1fbc:	024f231d 	subeq	r2, pc, #1946157056	; 0x74000000
    1fc0:	01010006 	tsteq	r1, r6
    1fc4:	00020500 	andeq	r0, r2, r0, lsl #10
    1fc8:	03000000 	movweq	r0, #0
    1fcc:	1a0106d7 	bne	43b30 <__Stack_Size+0x43730>
    1fd0:	026b232b 	rsbeq	r2, fp, #-1409286144	; 0xac000000
    1fd4:	01010005 	tsteq	r1, r5
    1fd8:	74020500 	strvc	r0, [r2], #-1280	; 0x500
    1fdc:	03080017 	movweq	r0, #32791	; 0x8017
    1fe0:	030106fd 	movweq	r0, #5885	; 0x16fd
    1fe4:	232b010a 	teqcs	fp, #-2147483646	; 0x80000002
    1fe8:	00040233 	andeq	r0, r4, r3, lsr r2
    1fec:	05000101 	streq	r0, [r0, #-257]	; 0x101
    1ff0:	00000002 	andeq	r0, r0, r2
    1ff4:	07a00300 	streq	r0, [r0, r0, lsl #6]!
    1ff8:	02021901 	andeq	r1, r2, #16384	; 0x4000
    1ffc:	00010100 	andeq	r0, r1, r0, lsl #2
    2000:	00000205 	andeq	r0, r0, r5, lsl #4
    2004:	bf030000 	svclt	0x00030000
    2008:	02190107 	andseq	r0, r9, #-1073741823	; 0xc0000001
    200c:	01010004 	tsteq	r1, r4
    2010:	00020500 	andeq	r0, r2, r0, lsl #10
    2014:	03000000 	movweq	r0, #0
    2018:	030107dc 	movweq	r0, #6108	; 0x17dc
    201c:	232b010a 	teqcs	fp, #-2147483646	; 0x80000002
    2020:	00040233 	andeq	r0, r4, r3, lsr r2
    2024:	05000101 	streq	r0, [r0, #-257]	; 0x101
    2028:	00000002 	andeq	r0, r0, r2
    202c:	07f80300 	ldrbeq	r0, [r8, r0, lsl #6]!
    2030:	07021701 	streq	r1, [r2, -r1, lsl #14]
    2034:	00010100 	andeq	r0, r1, r0, lsl #2
    2038:	00000205 	andeq	r0, r0, r5, lsl #4
    203c:	8e030000 	cdphi	0, 0, cr0, cr3, cr0, {0}
    2040:	92030108 	andls	r0, r3, #8, 2
    2044:	4d230102 	stfmis	f0, [r3, #-8]!
    2048:	7dee0323 	stclvc	3, cr0, [lr, #140]!	; 0x8c
    204c:	00060220 	andeq	r0, r6, r0, lsr #4
    2050:	05000101 	streq	r0, [r0, #-257]	; 0x101
    2054:	00000002 	andeq	r0, r0, r2
    2058:	08ae0300 	stmiaeq	lr!, {r8, r9}
    205c:	03282001 	teqeq	r8, #1
    2060:	0a032078 	beq	ca248 <__Stack_Size+0xc9e48>
    2064:	40222c2e 	eormi	r2, r2, lr, lsr #24
    2068:	2e01e403 	cdpcs	4, 0, cr14, cr1, cr3, {0}
    206c:	03234d23 	teqeq	r3, #2240	; 0x8c0
    2070:	02207e9a 	eoreq	r7, r0, #2464	; 0x9a0
    2074:	01010006 	tsteq	r1, r6
    2078:	00020500 	andeq	r0, r2, r0, lsl #10
    207c:	03000000 	movweq	r0, #0
    2080:	030109b2 	movweq	r0, #6578	; 0x19b2
    2084:	3f3f2009 	svccc	0x003f2009
    2088:	00020223 	andeq	r0, r2, r3, lsr #4
    208c:	05000101 	streq	r0, [r0, #-257]	; 0x101
    2090:	00000002 	andeq	r0, r0, r2
    2094:	08dc0300 	ldmeq	ip, {r8, r9}^
    2098:	0a032001 	beq	ca0a4 <__Stack_Size+0xc9ca4>
    209c:	4b283120 	blmi	a0e524 <__Stack_Size+0xa0e124>
    20a0:	00020231 	andeq	r0, r2, r1, lsr r2
    20a4:	05000101 	streq	r0, [r0, #-257]	; 0x101
    20a8:	00000002 	andeq	r0, r0, r2
    20ac:	098e0300 	stmibeq	lr, {r8, r9}
    20b0:	31282001 	teqcc	r8, r1
    20b4:	01000602 	tsteq	r0, r2, lsl #12
    20b8:	02050001 	andeq	r0, r5, #1
    20bc:	08001786 	stmdaeq	r0, {r1, r2, r7, r8, r9, sl, ip}
    20c0:	0109d603 	tsteq	r9, r3, lsl #12
    20c4:	02022318 	andeq	r2, r2, #24, 6	; 0x60000000
    20c8:	00010100 	andeq	r0, r1, r0, lsl #2
    20cc:	00000205 	andeq	r0, r0, r5, lsl #4
    20d0:	f2030000 	vhadd.s8	d0, d3, d0
    20d4:	23190109 	tstcs	r9, #1073741826	; 0x40000002
    20d8:	0202234d 	andeq	r2, r2, #872415233	; 0x34000001
    20dc:	00010100 	andeq	r0, r1, r0, lsl #2
    20e0:	00000205 	andeq	r0, r0, r5, lsl #4
    20e4:	98030000 	stmdals	r3, {}	; <UNPREDICTABLE>
    20e8:	231a010a 	tstcs	sl, #-2147483646	; 0x80000002
    20ec:	0202234d 	andeq	r2, r2, #872415233	; 0x34000001
    20f0:	00010100 	andeq	r0, r1, r0, lsl #2
    20f4:	00000205 	andeq	r0, r0, r5, lsl #4
    20f8:	c6030000 	strgt	r0, [r3], -r0
    20fc:	0c03010a 	stfeqs	f0, [r3], {10}
    2100:	27232320 	strcs	r2, [r3, -r0, lsr #6]!
    2104:	272e7903 	strcs	r7, [lr, -r3, lsl #18]!
    2108:	2e780332 	mrccs	3, 3, r0, cr8, cr2, {1}
    210c:	1c242a32 	stcne	10, cr2, [r4], #-200	; 0xffffff38
    2110:	78033225 	stmdavc	r3, {r0, r2, r5, r9, ip, sp}
    2114:	2332242e 	teqcs	r2, #771751936	; 0x2e000000
    2118:	02022323 	andeq	r2, r2, #-1946157056	; 0x8c000000
    211c:	00010100 	andeq	r0, r1, r0, lsl #2
    2120:	00000205 	andeq	r0, r0, r5, lsl #4
    2124:	ff030000 			; <UNDEFINED> instruction: 0xff030000
    2128:	2319010a 	tstcs	r9, #-2147483646	; 0x80000002
    212c:	0202234d 	andeq	r2, r2, #872415233	; 0x34000001
    2130:	00010100 	andeq	r0, r1, r0, lsl #2
    2134:	00000205 	andeq	r0, r0, r5, lsl #4
    2138:	a1030000 	mrsge	r0, (UNDEF: 3)
    213c:	2319010b 	tstcs	r9, #-1073741822	; 0xc0000002
    2140:	02023f4d 	andeq	r3, r2, #308	; 0x134
    2144:	00010100 	andeq	r0, r1, r0, lsl #2
    2148:	00000205 	andeq	r0, r0, r5, lsl #4
    214c:	c3030000 	movwgt	r0, #12288	; 0x3000
    2150:	2319010b 	tstcs	r9, #-1073741822	; 0xc0000002
    2154:	0202234d 	andeq	r2, r2, #872415233	; 0x34000001
    2158:	00010100 	andeq	r0, r1, r0, lsl #2
    215c:	00000205 	andeq	r0, r0, r5, lsl #4
    2160:	e5030000 	str	r0, [r3, #-0]
    2164:	2318010b 	tstcs	r8, #-1073741822	; 0xc0000002
    2168:	02023f4d 	andeq	r3, r2, #308	; 0x134
    216c:	00010100 	andeq	r0, r1, r0, lsl #2
    2170:	00000205 	andeq	r0, r0, r5, lsl #4
    2174:	82030000 	andhi	r0, r3, #0
    2178:	1d1a010c 	ldfnes	f0, [sl, #-48]	; 0xffffffd0
    217c:	06024f23 	streq	r4, [r2], -r3, lsr #30
    2180:	00010100 	andeq	r0, r1, r0, lsl #2
    2184:	00000205 	andeq	r0, r0, r5, lsl #4
    2188:	9d030000 	stcls	0, cr0, [r3, #-0]
    218c:	1d1a010c 	ldfnes	f0, [sl, #-48]	; 0xffffffd0
    2190:	06024f23 	streq	r4, [r2], -r3, lsr #30
    2194:	00010100 	andeq	r0, r1, r0, lsl #2
    2198:	00000205 	andeq	r0, r0, r5, lsl #4
    219c:	b9030000 	stmdblt	r3, {}	; <UNPREDICTABLE>
    21a0:	1d1a010c 	ldfnes	f0, [sl, #-48]	; 0xffffffd0
    21a4:	06024f23 	streq	r4, [r2], -r3, lsr #30
    21a8:	00010100 	andeq	r0, r1, r0, lsl #2
    21ac:	00000205 	andeq	r0, r0, r5, lsl #4
    21b0:	d5030000 	strle	r0, [r3, #-0]
    21b4:	1d1a010c 	ldfnes	f0, [sl, #-48]	; 0xffffffd0
    21b8:	06024f23 	streq	r4, [r2], -r3, lsr #30
    21bc:	00010100 	andeq	r0, r1, r0, lsl #2
    21c0:	00000205 	andeq	r0, r0, r5, lsl #4
    21c4:	f4030000 	vst4.8	{d0-d3}, [r3], r0
    21c8:	2319010c 	tstcs	r9, #12, 2
    21cc:	0202234d 	andeq	r2, r2, #872415233	; 0x34000001
    21d0:	00010100 	andeq	r0, r1, r0, lsl #2
    21d4:	00000205 	andeq	r0, r0, r5, lsl #4
    21d8:	95030000 	strls	r0, [r3, #-0]
    21dc:	2319010d 	tstcs	r9, #1073741827	; 0x40000003
    21e0:	02023f4d 	andeq	r3, r2, #308	; 0x134
    21e4:	00010100 	andeq	r0, r1, r0, lsl #2
    21e8:	00000205 	andeq	r0, r0, r5, lsl #4
    21ec:	b6030000 	strlt	r0, [r3], -r0
    21f0:	2319010d 	tstcs	r9, #1073741827	; 0x40000003
    21f4:	0202234d 	andeq	r2, r2, #872415233	; 0x34000001
    21f8:	00010100 	andeq	r0, r1, r0, lsl #2
    21fc:	00000205 	andeq	r0, r0, r5, lsl #4
    2200:	d7030000 	strle	r0, [r3, -r0]
    2204:	2319010d 	tstcs	r9, #1073741827	; 0x40000003
    2208:	02023f4d 	andeq	r3, r2, #308	; 0x134
    220c:	00010100 	andeq	r0, r1, r0, lsl #2
    2210:	00000205 	andeq	r0, r0, r5, lsl #4
    2214:	f7030000 			; <UNDEFINED> instruction: 0xf7030000
    2218:	231a010d 	tstcs	sl, #1073741827	; 0x40000003
    221c:	0202234d 	andeq	r2, r2, #872415233	; 0x34000001
    2220:	00010100 	andeq	r0, r1, r0, lsl #2
    2224:	00000205 	andeq	r0, r0, r5, lsl #4
    2228:	98030000 	stmdals	r3, {}	; <UNPREDICTABLE>
    222c:	231a010e 	tstcs	sl, #-2147483645	; 0x80000003
    2230:	02023f4d 	andeq	r3, r2, #308	; 0x134
    2234:	00010100 	andeq	r0, r1, r0, lsl #2
    2238:	00000205 	andeq	r0, r0, r5, lsl #4
    223c:	b9030000 	stmdblt	r3, {}	; <UNPREDICTABLE>
    2240:	231a010e 	tstcs	sl, #-2147483645	; 0x80000003
    2244:	0202234d 	andeq	r2, r2, #872415233	; 0x34000001
    2248:	00010100 	andeq	r0, r1, r0, lsl #2
    224c:	00000205 	andeq	r0, r0, r5, lsl #4
    2250:	da030000 	ble	c2258 <__Stack_Size+0xc1e58>
    2254:	231a010e 	tstcs	sl, #-2147483645	; 0x80000003
    2258:	02023f4d 	andeq	r3, r2, #308	; 0x134
    225c:	00010100 	andeq	r0, r1, r0, lsl #2
    2260:	00000205 	andeq	r0, r0, r5, lsl #4
    2264:	fb030000 	blx	c226e <__Stack_Size+0xc1e6e>
    2268:	2319010e 	tstcs	r9, #-2147483645	; 0x80000003
    226c:	0202234d 	andeq	r2, r2, #872415233	; 0x34000001
    2270:	00010100 	andeq	r0, r1, r0, lsl #2
    2274:	00000205 	andeq	r0, r0, r5, lsl #4
    2278:	9b030000 	blls	c2280 <__Stack_Size+0xc1e80>
    227c:	2319010f 	tstcs	r9, #-1073741821	; 0xc0000003
    2280:	02023f31 	andeq	r3, r2, #49, 30	; 0xc4
    2284:	00010100 	andeq	r0, r1, r0, lsl #2
    2288:	00000205 	andeq	r0, r0, r5, lsl #4
    228c:	bb030000 	bllt	c2294 <__Stack_Size+0xc1e94>
    2290:	2319010f 	tstcs	r9, #-1073741821	; 0xc0000003
    2294:	0202234d 	andeq	r2, r2, #872415233	; 0x34000001
    2298:	00010100 	andeq	r0, r1, r0, lsl #2
    229c:	00000205 	andeq	r0, r0, r5, lsl #4
    22a0:	db030000 	blle	c22a8 <__Stack_Size+0xc1ea8>
    22a4:	2319010f 	tstcs	r9, #-1073741821	; 0xc0000003
    22a8:	02023f31 	andeq	r3, r2, #49, 30	; 0xc4
    22ac:	00010100 	andeq	r0, r1, r0, lsl #2
    22b0:	00000205 	andeq	r0, r0, r5, lsl #4
    22b4:	fb030000 	blx	c22be <__Stack_Size+0xc1ebe>
    22b8:	2319010f 	tstcs	r9, #-1073741821	; 0xc0000003
    22bc:	0202234b 	andeq	r2, r2, #738197505	; 0x2c000001
    22c0:	00010100 	andeq	r0, r1, r0, lsl #2
    22c4:	00000205 	andeq	r0, r0, r5, lsl #4
    22c8:	98030000 	stmdals	r3, {}	; <UNPREDICTABLE>
    22cc:	23190110 	tstcs	r9, #16, 2
    22d0:	0202234b 	andeq	r2, r2, #738197505	; 0x2c000001
    22d4:	00010100 	andeq	r0, r1, r0, lsl #2
    22d8:	00000205 	andeq	r0, r0, r5, lsl #4
    22dc:	b6030000 	strlt	r0, [r3], -r0
    22e0:	23190110 	tstcs	r9, #16, 2
    22e4:	02023f4b 	andeq	r3, r2, #300	; 0x12c
    22e8:	00010100 	andeq	r0, r1, r0, lsl #2
    22ec:	00000205 	andeq	r0, r0, r5, lsl #4
    22f0:	d3030000 	movwle	r0, #12288	; 0x3000
    22f4:	23190110 	tstcs	r9, #16, 2
    22f8:	02023f4b 	andeq	r3, r2, #300	; 0x12c
    22fc:	00010100 	andeq	r0, r1, r0, lsl #2
    2300:	00000205 	andeq	r0, r0, r5, lsl #4
    2304:	f1030000 			; <UNDEFINED> instruction: 0xf1030000
    2308:	23190110 	tstcs	r9, #16, 2
    230c:	02023f4b 	andeq	r3, r2, #300	; 0x12c
    2310:	00010100 	andeq	r0, r1, r0, lsl #2
    2314:	00000205 	andeq	r0, r0, r5, lsl #4
    2318:	8e030000 	cdphi	0, 0, cr0, cr3, cr0, {0}
    231c:	23190111 	tstcs	r9, #1073741828	; 0x40000004
    2320:	02023f4b 	andeq	r3, r2, #300	; 0x12c
    2324:	00010100 	andeq	r0, r1, r0, lsl #2
    2328:	00000205 	andeq	r0, r0, r5, lsl #4
    232c:	ac030000 	stcge	0, cr0, [r3], {-0}
    2330:	23190111 	tstcs	r9, #1073741828	; 0x40000004
    2334:	02023f4b 	andeq	r3, r2, #300	; 0x12c
    2338:	00010100 	andeq	r0, r1, r0, lsl #2
    233c:	00000205 	andeq	r0, r0, r5, lsl #4
    2340:	ce030000 	cdpgt	0, 0, cr0, cr3, cr0, {0}
    2344:	03190111 	tsteq	r9, #1073741828	; 0x40000004
    2348:	69272079 	stmdbvs	r7!, {r0, r3, r4, r5, r6, sp}
    234c:	01000602 	tsteq	r0, r2, lsl #12
    2350:	02050001 	andeq	r0, r5, #1
    2354:	00000000 	andeq	r0, r0, r0
    2358:	0111ea03 	tsteq	r1, r3, lsl #20
    235c:	20790319 	rsbscs	r0, r9, r9, lsl r3
    2360:	06026927 	streq	r6, [r2], -r7, lsr #18
    2364:	00010100 	andeq	r0, r1, r0, lsl #2
    2368:	00000205 	andeq	r0, r0, r5, lsl #4
    236c:	92030000 	andls	r0, r3, #0
    2370:	03190112 	tsteq	r9, #-2147483644	; 0x80000004
    2374:	68272079 	stmdavs	r7!, {r0, r3, r4, r5, r6, sp}
    2378:	6934694d 	ldmdbvs	r4!, {r0, r2, r3, r6, r8, fp, sp, lr}
    237c:	0502311d 	streq	r3, [r2, #-285]	; 0x11d
    2380:	00010100 	andeq	r0, r1, r0, lsl #2
    2384:	00000205 	andeq	r0, r0, r5, lsl #4
    2388:	b8030000 	stmdalt	r3, {}	; <UNPREDICTABLE>
    238c:	1d1a0112 	ldfnes	f0, [sl, #-72]	; 0xffffffb8
    2390:	06024f23 	streq	r4, [r2], -r3, lsr #30
    2394:	00010100 	andeq	r0, r1, r0, lsl #2
    2398:	00000205 	andeq	r0, r0, r5, lsl #4
    239c:	d5030000 	strle	r0, [r3, #-0]
    23a0:	1d1a0112 	ldfnes	f0, [sl, #-72]	; 0xffffffb8
    23a4:	06024f23 	streq	r4, [r2], -r3, lsr #30
    23a8:	00010100 	andeq	r0, r1, r0, lsl #2
    23ac:	00000205 	andeq	r0, r0, r5, lsl #4
    23b0:	f0030000 			; <UNDEFINED> instruction: 0xf0030000
    23b4:	1d1a0112 	ldfnes	f0, [sl, #-72]	; 0xffffffb8
    23b8:	06024f23 	streq	r4, [r2], -r3, lsr #30
    23bc:	00010100 	andeq	r0, r1, r0, lsl #2
    23c0:	00000205 	andeq	r0, r0, r5, lsl #4
    23c4:	8d030000 	stchi	0, cr0, [r3, #-0]
    23c8:	69180113 	ldmdbvs	r8, {r0, r1, r4, r8}
    23cc:	01000502 	tsteq	r0, r2, lsl #10
    23d0:	02050001 	andeq	r0, r5, #1
    23d4:	00000000 	andeq	r0, r0, r0
    23d8:	0113ae03 	tsteq	r3, r3, lsl #28
    23dc:	05026919 	streq	r6, [r2, #-2329]	; 0x919
    23e0:	00010100 	andeq	r0, r1, r0, lsl #2
    23e4:	00000205 	andeq	r0, r0, r5, lsl #4
    23e8:	ca030000 	bgt	c23f0 <__Stack_Size+0xc1ff0>
    23ec:	69180113 	ldmdbvs	r8, {r0, r1, r4, r8}
    23f0:	01000502 	tsteq	r0, r2, lsl #10
    23f4:	02050001 	andeq	r0, r5, #1
    23f8:	00000000 	andeq	r0, r0, r0
    23fc:	0113e403 	tsteq	r3, r3, lsl #8
    2400:	05026918 	streq	r6, [r2, #-2328]	; 0x918
    2404:	00010100 	andeq	r0, r1, r0, lsl #2
    2408:	00000205 	andeq	r0, r0, r5, lsl #4
    240c:	f9030000 			; <UNDEFINED> instruction: 0xf9030000
    2410:	02170113 	andseq	r0, r7, #-1073741820	; 0xc0000004
    2414:	01010002 	tsteq	r1, r2
    2418:	00020500 	andeq	r0, r2, r0, lsl #10
    241c:	03000000 	movweq	r0, #0
    2420:	1701148a 	strne	r1, [r1, -sl, lsl #9]
    2424:	01000202 	tsteq	r0, r2, lsl #4
    2428:	02050001 	andeq	r0, r5, #1
    242c:	00000000 	andeq	r0, r0, r0
    2430:	01149c03 	tsteq	r4, r3, lsl #24
    2434:	00020217 	andeq	r0, r2, r7, lsl r2
    2438:	05000101 	streq	r0, [r0, #-257]	; 0x101
    243c:	00000002 	andeq	r0, r0, r2
    2440:	14ae0300 	strtne	r0, [lr], #768	; 0x300
    2444:	02021701 	andeq	r1, r2, #262144	; 0x40000
    2448:	00010100 	andeq	r0, r1, r0, lsl #2
    244c:	00000205 	andeq	r0, r0, r5, lsl #4
    2450:	c0030000 	andgt	r0, r3, r0
    2454:	02170114 	andseq	r0, r7, #20, 2
    2458:	01010002 	tsteq	r1, r2
    245c:	00020500 	andeq	r0, r2, r0, lsl #10
    2460:	03000000 	movweq	r0, #0
    2464:	170114d2 			; <UNDEFINED> instruction: 0x170114d2
    2468:	01000302 	tsteq	r0, r2, lsl #6
    246c:	02050001 	andeq	r0, r5, #1
    2470:	00000000 	andeq	r0, r0, r0
    2474:	0114ea03 	tsteq	r4, r3, lsl #20
    2478:	05026918 	streq	r6, [r2, #-2328]	; 0x918
    247c:	00010100 	andeq	r0, r1, r0, lsl #2
    2480:	00000205 	andeq	r0, r0, r5, lsl #4
    2484:	86030000 	strhi	r0, [r3], -r0
    2488:	69180115 	ldmdbvs	r8, {r0, r2, r4, r8}
    248c:	01000702 	tsteq	r0, r2, lsl #14
    2490:	02050001 	andeq	r0, r5, #1
    2494:	00000000 	andeq	r0, r0, r0
    2498:	01058a03 	tsteq	r5, r3, lsl #20
    249c:	0a032820 	beq	cc524 <__Stack_Size+0xcc124>
    24a0:	20760320 	rsbscs	r0, r6, r0, lsr #6
    24a4:	03201303 	teqeq	r0, #201326592	; 0xc000000
    24a8:	03402e73 	movteq	r2, #3699	; 0xe73
    24ac:	1803206e 	stmdane	r3, {r1, r2, r3, r5, r6, sp}
    24b0:	323f4d20 	eorscc	r4, pc, #32, 26	; 0x800
    24b4:	1103694d 	tstne	r3, sp, asr #18
    24b8:	2e6f032e 	cdpcs	3, 6, cr0, cr15, cr14, {1}
    24bc:	694d3233 	stmdbvs	sp, {r0, r1, r4, r5, r9, ip, sp}^
    24c0:	02022c30 	andeq	r2, r2, #48, 24	; 0x3000
    24c4:	00010100 	andeq	r0, r1, r0, lsl #2
    24c8:	00000205 	andeq	r0, r0, r5, lsl #4
    24cc:	a2030000 	andge	r0, r3, #0
    24d0:	69180115 	ldmdbvs	r8, {r0, r2, r4, r8}
    24d4:	01000502 	tsteq	r0, r2, lsl #10
    24d8:	02050001 	andeq	r0, r5, #1
    24dc:	00000000 	andeq	r0, r0, r0
    24e0:	0115be03 	tsteq	r5, r3, lsl #28
    24e4:	07026918 	smladeq	r2, r8, r9, r6
    24e8:	00010100 	andeq	r0, r1, r0, lsl #2
    24ec:	00000205 	andeq	r0, r0, r5, lsl #4
    24f0:	c9030000 	stmdbgt	r3, {}	; <UNPREDICTABLE>
    24f4:	03200104 	teqeq	r0, #4, 2
    24f8:	77032009 	strvc	r2, [r3, -r9]
    24fc:	4a090320 	bmi	243184 <__Stack_Size+0x242d84>
    2500:	20033323 	andcs	r3, r3, r3, lsr #6
    2504:	2e60032e 	cdpcs	3, 6, cr0, cr0, cr14, {1}
    2508:	03333130 	teqeq	r3, #48, 2
    250c:	6a032e16 	bvs	cdd6c <__Stack_Size+0xcd96c>
    2510:	ea03302e 	b	ce5d0 <__Stack_Size+0xce1d0>
    2514:	96033c13 			; <UNDEFINED> instruction: 0x96033c13
    2518:	ea03206c 	b	ca6d0 <__Stack_Size+0xca2d0>
    251c:	215a2013 	cmpcs	sl, r3, lsl r0
    2520:	3224211f 	eorcc	r2, r4, #-1073741817	; 0xc0000007
    2524:	3124464b 	teqcc	r4, fp, asr #12
    2528:	206c8f03 	rsbcs	r8, ip, r3, lsl #30
    252c:	2013f203 	andscs	pc, r3, r3, lsl #4
    2530:	206c9a03 	rsbcs	r9, ip, r3, lsl #20
    2534:	032e7403 	teqeq	lr, #50331648	; 0x3000000
    2538:	5a2e1491 	bpl	b87784 <__Stack_Size+0xb87384>
    253c:	24382421 	ldrtcs	r2, [r8], #-1057	; 0x421
    2540:	322a2f40 	eorcc	r2, sl, #64, 30	; 0x100
    2544:	0331241c 	teqeq	r1, #28, 8	; 0x1c000000
    2548:	22206bea 	eorcs	r6, r0, #239616	; 0x3a800
    254c:	2e149503 	cfmul32cs	mvfx9, mvfx4, mvfx3
    2550:	206be903 	rsbcs	lr, fp, r3, lsl #18
    2554:	01000202 	tsteq	r0, r2, lsl #4
    2558:	02050001 	andeq	r0, r5, #1
    255c:	00000000 	andeq	r0, r0, r0
    2560:	0115d803 	tsteq	r5, r3, lsl #16
    2564:	05023f18 	streq	r3, [r2, #-3864]	; 0xf18
    2568:	00010100 	andeq	r0, r1, r0, lsl #2
    256c:	00000205 	andeq	r0, r0, r5, lsl #4
    2570:	ec030000 	stc	0, cr0, [r3], {-0}
    2574:	21170115 	tstcs	r7, r5, lsl r1
    2578:	01000202 	tsteq	r0, r2, lsl #4
    257c:	02050001 	andeq	r0, r5, #1
    2580:	00000000 	andeq	r0, r0, r0
    2584:	0115fd03 	tsteq	r5, r3, lsl #26
    2588:	02022117 	andeq	r2, r2, #-1073741819	; 0xc0000005
    258c:	00010100 	andeq	r0, r1, r0, lsl #2
    2590:	00000205 	andeq	r0, r0, r5, lsl #4
    2594:	8e030000 	cdphi	0, 0, cr0, cr3, cr0, {0}
    2598:	21170116 	tstcs	r7, r6, lsl r1
    259c:	01000202 	tsteq	r0, r2, lsl #4
    25a0:	02050001 	andeq	r0, r5, #1
    25a4:	00000000 	andeq	r0, r0, r0
    25a8:	01169f03 	tsteq	r6, r3, lsl #30
    25ac:	02022f17 	andeq	r2, r2, #23, 30	; 0x5c
    25b0:	00010100 	andeq	r0, r1, r0, lsl #2
    25b4:	00000205 	andeq	r0, r0, r5, lsl #4
    25b8:	af030000 	svcge	0x00030000
    25bc:	21170116 	tstcs	r7, r6, lsl r1
    25c0:	01000202 	tsteq	r0, r2, lsl #4
    25c4:	02050001 	andeq	r0, r5, #1
    25c8:	00000000 	andeq	r0, r0, r0
    25cc:	0116bf03 	tsteq	r6, r3, lsl #30
    25d0:	02022117 	andeq	r2, r2, #-1073741819	; 0xc0000005
    25d4:	00010100 	andeq	r0, r1, r0, lsl #2
    25d8:	00000205 	andeq	r0, r0, r5, lsl #4
    25dc:	dd030000 	stcle	0, cr0, [r3, #-0]
    25e0:	031a0116 	tsteq	sl, #-2147483643	; 0x80000005
    25e4:	04022e09 	streq	r2, [r2], #-3593	; 0xe09
    25e8:	00010100 	andeq	r0, r1, r0, lsl #2
    25ec:	178c0205 	strne	r0, [ip, r5, lsl #4]
    25f0:	86030800 	strhi	r0, [r3], -r0, lsl #16
    25f4:	02180117 	andseq	r0, r8, #-1073741819	; 0xc0000005
    25f8:	01010004 	tsteq	r1, r4
    25fc:	00020500 	andeq	r0, r2, r0, lsl #10
    2600:	03000000 	movweq	r0, #0
    2604:	030117a2 	movweq	r1, #6050	; 0x17a2
    2608:	22220109 	eorcs	r0, r2, #1073741826	; 0x40000002
    260c:	0200222c 	andeq	r2, r0, #44, 4	; 0xc0000002
    2610:	20060104 	andcs	r0, r6, r4, lsl #2
    2614:	01040200 	mrseq	r0, R12_usr
    2618:	02432206 	subeq	r2, r3, #1610612736	; 0x60000000
    261c:	01010001 	tsteq	r1, r1
    2620:	94020500 	strls	r0, [r2], #-1280	; 0x500
    2624:	03080017 	movweq	r0, #32791	; 0x8017
    2628:	180117cd 	stmdane	r1, {r0, r2, r3, r6, r7, r8, r9, sl, ip}
    262c:	01000402 	tsteq	r0, r2, lsl #8
    2630:	0000de01 	andeq	sp, r0, r1, lsl #28
    2634:	61000200 	mrsvs	r0, R8_usr
    2638:	02000000 	andeq	r0, r0, #0
    263c:	0d0efb01 	vstreq	d15, [lr, #-4]
    2640:	01010100 	mrseq	r0, (UNDEF: 17)
    2644:	00000001 	andeq	r0, r0, r1
    2648:	01000001 	tsteq	r0, r1
    264c:	2f62696c 	svccs	0x0062696c
    2650:	00637273 	rsbeq	r7, r3, r3, ror r2
    2654:	2f62696c 	svccs	0x0062696c
    2658:	00636e69 	rsbeq	r6, r3, r9, ror #28
    265c:	6d747300 	ldclvs	3, cr7, [r4, #-0]
    2660:	31663233 	cmncc	r6, r3, lsr r2
    2664:	735f7830 	cmpvc	pc, #48, 16	; 0x300000
    2668:	69747379 	ldmdbvs	r4!, {r0, r3, r4, r5, r6, r8, r9, ip, sp, lr}^
    266c:	632e6b63 	teqvs	lr, #101376	; 0x18c00
    2670:	00000100 	andeq	r0, r0, r0, lsl #2
    2674:	336d7473 	cmncc	sp, #1929379840	; 0x73000000
    2678:	30316632 	eorscc	r6, r1, r2, lsr r6
    267c:	79745f78 	ldmdbvc	r4!, {r3, r4, r5, r6, r8, r9, sl, fp, ip, lr}^
    2680:	682e6570 	stmdavs	lr!, {r4, r5, r6, r8, sl, sp, lr}
    2684:	00000200 	andeq	r0, r0, r0, lsl #4
    2688:	336d7473 	cmncc	sp, #1929379840	; 0x73000000
    268c:	30316632 	eorscc	r6, r1, r2, lsr r6
    2690:	616d5f78 	smcvs	54776	; 0xd5f8
    2694:	00682e70 	rsbeq	r2, r8, r0, ror lr
    2698:	00000002 	andeq	r0, r0, r2
    269c:	00020500 	andeq	r0, r2, r0, lsl #10
    26a0:	03000000 	movweq	r0, #0
    26a4:	2224012b 	eorcs	r0, r4, #-1073741814	; 0xc000000a
    26a8:	0006024e 	andeq	r0, r6, lr, asr #4
    26ac:	05000101 	streq	r0, [r0, #-257]	; 0x101
    26b0:	00179c02 	andseq	r9, r7, r2, lsl #24
    26b4:	00c20308 	sbceq	r0, r2, r8, lsl #6
    26b8:	06021601 	streq	r1, [r2], -r1, lsl #12
    26bc:	00010100 	andeq	r0, r1, r0, lsl #2
    26c0:	17a80205 	strne	r0, [r8, r5, lsl #4]!
    26c4:	d5030800 	strle	r0, [r3, #-2048]	; 0x800
    26c8:	3e160100 	mufccs	f0, f6, f0
    26cc:	025c304c 	subseq	r3, ip, #76	; 0x4c
    26d0:	01010006 	tsteq	r1, r6
    26d4:	d0020500 	andle	r0, r2, r0, lsl #10
    26d8:	03080017 	movweq	r0, #32791	; 0x8017
    26dc:	260100f0 			; <UNDEFINED> instruction: 0x260100f0
    26e0:	0240221e 	subeq	r2, r0, #-536870911	; 0xe0000001
    26e4:	01010006 	tsteq	r1, r6
    26e8:	00020500 	andeq	r0, r2, r0, lsl #10
    26ec:	03000000 	movweq	r0, #0
    26f0:	13010186 	movwne	r0, #4486	; 0x1186
    26f4:	0004022f 	andeq	r0, r4, pc, lsr #4
    26f8:	05000101 	streq	r0, [r0, #-257]	; 0x101
    26fc:	00000002 	andeq	r0, r0, r2
    2700:	01960300 	orrseq	r0, r6, r0, lsl #6
    2704:	010a0301 	tsteq	sl, r1, lsl #6
    2708:	0323323e 	teqeq	r3, #-536870909	; 0xe0000003
    270c:	06022e09 	streq	r2, [r2], -r9, lsl #28
    2710:	14010100 	strne	r0, [r1], #-256	; 0x100
    2714:	02000003 	andeq	r0, r0, #3
    2718:	00008700 	andeq	r8, r0, r0, lsl #14
    271c:	fb010200 	blx	42f26 <__Stack_Size+0x42b26>
    2720:	01000d0e 	tsteq	r0, lr, lsl #26
    2724:	00010101 	andeq	r0, r1, r1, lsl #2
    2728:	00010000 	andeq	r0, r1, r0
    272c:	696c0100 	stmdbvs	ip!, {r8}^
    2730:	72732f62 	rsbsvc	r2, r3, #392	; 0x188
    2734:	696c0063 	stmdbvs	ip!, {r0, r1, r5, r6}^
    2738:	6e692f62 	cdpvs	15, 6, cr2, cr9, cr2, {3}
    273c:	73000063 	movwvc	r0, #99	; 0x63
    2740:	32336d74 	eorscc	r6, r3, #116, 26	; 0x1d00
    2744:	78303166 	ldmdavc	r0!, {r1, r2, r5, r6, r8, ip, sp}
    2748:	6173755f 	cmnvs	r3, pc, asr r5
    274c:	632e7472 	teqvs	lr, #1912602624	; 0x72000000
    2750:	00000100 	andeq	r0, r0, r0, lsl #2
    2754:	336d7473 	cmncc	sp, #1929379840	; 0x73000000
    2758:	30316632 	eorscc	r6, r1, r2, lsr r6
    275c:	79745f78 	ldmdbvc	r4!, {r3, r4, r5, r6, r8, r9, sl, fp, ip, lr}^
    2760:	682e6570 	stmdavs	lr!, {r4, r5, r6, r8, sl, sp, lr}
    2764:	00000200 	andeq	r0, r0, r0, lsl #4
    2768:	336d7473 	cmncc	sp, #1929379840	; 0x73000000
    276c:	30316632 	eorscc	r6, r1, r2, lsr r6
    2770:	616d5f78 	smcvs	54776	; 0xd5f8
    2774:	00682e70 	rsbeq	r2, r8, r0, ror lr
    2778:	73000002 	movwvc	r0, #2
    277c:	32336d74 	eorscc	r6, r3, #116, 26	; 0x1d00
    2780:	78303166 	ldmdavc	r0!, {r1, r2, r5, r6, r8, ip, sp}
    2784:	6173755f 	cmnvs	r3, pc, asr r5
    2788:	682e7472 	stmdavs	lr!, {r1, r4, r5, r6, sl, ip, sp, lr}
    278c:	00000200 	andeq	r0, r0, r0, lsl #4
    2790:	336d7473 	cmncc	sp, #1929379840	; 0x73000000
    2794:	30316632 	eorscc	r6, r1, r2, lsr r6
    2798:	63725f78 	cmnvs	r2, #120, 30	; 0x1e0
    279c:	00682e63 	rsbeq	r2, r8, r3, ror #28
    27a0:	00000002 	andeq	r0, r0, r2
    27a4:	e8020500 	stmda	r2, {r8, sl}
    27a8:	03080017 	movweq	r0, #32791	; 0x8017
    27ac:	240100da 	strcs	r0, [r1], #-218	; 0xda
    27b0:	1b033f08 	blne	d23d8 <__Stack_Size+0xd1fd8>
    27b4:	2e660358 	mcrcs	3, 3, r0, cr6, cr8, {2}
    27b8:	5940595c 	stmdbpl	r0, {r2, r3, r4, r6, r8, fp, ip, lr}^
    27bc:	59405940 	stmdbpl	r0, {r6, r8, fp, ip, lr}^
    27c0:	2e7a0342 	cdpcs	3, 7, cr0, cr10, cr2, {2}
    27c4:	01000702 	tsteq	r0, r2, lsl #14
    27c8:	02050001 	andeq	r0, r5, #1
    27cc:	0800187c 	stmdaeq	r0, {r2, r3, r4, r5, r6, fp, ip}
    27d0:	01018c03 	tsteq	r1, r3, lsl #24
    27d4:	263c1503 	ldrtcs	r1, [ip], -r3, lsl #10
    27d8:	22207a03 	eorcs	r7, r0, #12288	; 0x3000
    27dc:	28232332 	stmdacs	r3!, {r1, r4, r5, r8, r9, sp}
    27e0:	282e7803 	stmdacs	lr!, {r0, r1, fp, ip, sp, lr}
    27e4:	342e7a03 	strtcc	r7, [lr], #-2563	; 0xa03
    27e8:	34207a03 	strtcc	r7, [r0], #-2563	; 0xa03
    27ec:	03262332 	teqeq	r6, #-939524096	; 0xc8000000
    27f0:	0322207a 	teqeq	r2, #122	; 0x7a
    27f4:	36032e4e 	strcc	r2, [r3], -lr, asr #28
    27f8:	43242320 	teqmi	r4, #32, 6	; 0x80000000
    27fc:	674e241c 	smlaldvs	r2, lr, ip, r4
    2800:	2f773d4d 	svccs	0x00773d4d
    2804:	01000502 	tsteq	r0, r2, lsl #10
    2808:	02050001 	andeq	r0, r5, #1
    280c:	08001904 	stmdaeq	r0, {r2, r8, fp, ip}
    2810:	0101e803 	tsteq	r1, r3, lsl #16
    2814:	2f1d4014 	svccs	0x001d4014
    2818:	02212121 	eoreq	r2, r1, #1073741832	; 0x40000008
    281c:	01010002 	tsteq	r1, r2
    2820:	00020500 	andeq	r0, r2, r0, lsl #10
    2824:	03000000 	movweq	r0, #0
    2828:	030101ff 	movweq	r0, #4607	; 0x11ff
    282c:	6b030115 	blvs	c2c88 <__Stack_Size+0xc2888>
    2830:	20150320 	andscs	r0, r5, r0, lsr #6
    2834:	03207603 	teqeq	r0, #3145728	; 0x300000
    2838:	7603200a 	strvc	r2, [r3], -sl
    283c:	200a033c 	andcs	r0, sl, ip, lsr r3
    2840:	352e7803 	strcc	r7, [lr, #-2051]!	; 0x803
    2844:	00020232 	andeq	r0, r2, r2, lsr r2
    2848:	05000101 	streq	r0, [r0, #-257]	; 0x101
    284c:	00000002 	andeq	r0, r0, r2
    2850:	02a30300 	adceq	r0, r3, #0, 6
    2854:	212f1401 	teqcs	pc, r1, lsl #8
    2858:	00020221 	andeq	r0, r2, r1, lsr #4
    285c:	05000101 	streq	r0, [r0, #-257]	; 0x101
    2860:	00191a02 	andseq	r1, r9, r2, lsl #20
    2864:	02b70308 	adcseq	r0, r7, #8, 6	; 0x20000000
    2868:	231d1a01 	tstcs	sp, #4096	; 0x1000
    286c:	0006024f 	andeq	r0, r6, pc, asr #4
    2870:	05000101 	streq	r0, [r0, #-257]	; 0x101
    2874:	00193202 	andseq	r3, r9, r2, lsl #4
    2878:	02e20308 	rsceq	r0, r2, #8, 6	; 0x20000000
    287c:	200d0301 	andcs	r0, sp, r1, lsl #6
    2880:	301e3e33 	andscc	r3, lr, r3, lsr lr
    2884:	32223022 	eorcc	r3, r2, #34	; 0x22
    2888:	02402222 	subeq	r2, r0, #536870914	; 0x20000002
    288c:	01010005 	tsteq	r1, r5
    2890:	00020500 	andeq	r0, r2, r0, lsl #10
    2894:	03000000 	movweq	r0, #0
    2898:	0301039d 	movweq	r0, #5021	; 0x139d
    289c:	242a010a 	strtcs	r0, [sl], #-266	; 0x10a
    28a0:	00040234 	andeq	r0, r4, r4, lsr r2
    28a4:	05000101 	streq	r0, [r0, #-257]	; 0x101
    28a8:	00000002 	andeq	r0, r0, r2
    28ac:	03bc0300 			; <UNDEFINED> instruction: 0x03bc0300
    28b0:	02681801 	rsbeq	r1, r8, #65536	; 0x10000
    28b4:	01010005 	tsteq	r1, r5
    28b8:	00020500 	andeq	r0, r2, r0, lsl #10
    28bc:	03000000 	movweq	r0, #0
    28c0:	170103d5 			; <UNDEFINED> instruction: 0x170103d5
    28c4:	00050267 	andeq	r0, r5, r7, ror #4
    28c8:	05000101 	streq	r0, [r0, #-257]	; 0x101
    28cc:	00000002 	andeq	r0, r0, r2
    28d0:	03ea0300 	mvneq	r0, #0, 6
    28d4:	231d1a01 	tstcs	sp, #4096	; 0x1000
    28d8:	0006024f 	andeq	r0, r6, pc, asr #4
    28dc:	05000101 	streq	r0, [r0, #-257]	; 0x101
    28e0:	00000002 	andeq	r0, r0, r2
    28e4:	048a0300 	streq	r0, [sl], #768	; 0x300
    28e8:	02671701 	rsbeq	r1, r7, #262144	; 0x40000
    28ec:	01010005 	tsteq	r1, r5
    28f0:	00020500 	andeq	r0, r2, r0, lsl #10
    28f4:	03000000 	movweq	r0, #0
    28f8:	1a01049f 	bne	43b7c <__Stack_Size+0x4377c>
    28fc:	024f231d 	subeq	r2, pc, #1946157056	; 0x74000000
    2900:	01010006 	tsteq	r1, r6
    2904:	64020500 	strvs	r0, [r2], #-1280	; 0x500
    2908:	03080019 	movweq	r0, #32793	; 0x8019
    290c:	180104bb 	stmdane	r1, {r0, r1, r3, r4, r5, r7, sl}
    2910:	01000402 	tsteq	r0, r2, lsl #8
    2914:	02050001 	andeq	r0, r5, #1
    2918:	0800196c 	stmdaeq	r0, {r2, r3, r5, r6, r8, fp, ip}
    291c:	0104ce03 	tsteq	r4, r3, lsl #28
    2920:	03022117 	movweq	r2, #8471	; 0x2117
    2924:	00010100 	andeq	r0, r1, r0, lsl #2
    2928:	00000205 	andeq	r0, r0, r5, lsl #4
    292c:	e0030000 	and	r0, r3, r0
    2930:	02170104 	andseq	r0, r7, #4, 2
    2934:	01010006 	tsteq	r1, r6
    2938:	00020500 	andeq	r0, r2, r0, lsl #10
    293c:	03000000 	movweq	r0, #0
    2940:	170104f3 			; <UNDEFINED> instruction: 0x170104f3
    2944:	0006023e 	andeq	r0, r6, lr, lsr r2
    2948:	05000101 	streq	r0, [r0, #-257]	; 0x101
    294c:	00000002 	andeq	r0, r0, r2
    2950:	05890300 	streq	r0, [r9, #768]	; 0x300
    2954:	024c1701 	subeq	r1, ip, #262144	; 0x40000
    2958:	01010005 	tsteq	r1, r5
    295c:	00020500 	andeq	r0, r2, r0, lsl #10
    2960:	03000000 	movweq	r0, #0
    2964:	1a01059f 	bne	43fe8 <__Stack_Size+0x43be8>
    2968:	024f231d 	subeq	r2, pc, #1946157056	; 0x74000000
    296c:	01010006 	tsteq	r1, r6
    2970:	00020500 	andeq	r0, r2, r0, lsl #10
    2974:	03000000 	movweq	r0, #0
    2978:	1a0105bc 	bne	44070 <__Stack_Size+0x43c70>
    297c:	024f231d 	subeq	r2, pc, #1946157056	; 0x74000000
    2980:	01010006 	tsteq	r1, r6
    2984:	00020500 	andeq	r0, r2, r0, lsl #10
    2988:	03000000 	movweq	r0, #0
    298c:	1a0105d9 	bne	440f8 <__Stack_Size+0x43cf8>
    2990:	024f231d 	subeq	r2, pc, #1946157056	; 0x74000000
    2994:	01010006 	tsteq	r1, r6
    2998:	00020500 	andeq	r0, r2, r0, lsl #10
    299c:	03000000 	movweq	r0, #0
    29a0:	170105f8 			; <UNDEFINED> instruction: 0x170105f8
    29a4:	00050267 	andeq	r0, r5, r7, ror #4
    29a8:	05000101 	streq	r0, [r0, #-257]	; 0x101
    29ac:	00000002 	andeq	r0, r0, r2
    29b0:	068d0300 	streq	r0, [sp], r0, lsl #6
    29b4:	231d1a01 	tstcs	sp, #4096	; 0x1000
    29b8:	0006024f 	andeq	r0, r6, pc, asr #4
    29bc:	05000101 	streq	r0, [r0, #-257]	; 0x101
    29c0:	00197402 	andseq	r7, r9, r2, lsl #8
    29c4:	06b50308 	ldrteq	r0, [r5], r8, lsl #6
    29c8:	09031a01 	stmdbeq	r3, {r0, r9, fp, ip}
    29cc:	0004022e 	andeq	r0, r4, lr, lsr #4
    29d0:	05000101 	streq	r0, [r0, #-257]	; 0x101
    29d4:	00198002 	andseq	r8, r9, r2
    29d8:	06e90308 	strbteq	r0, [r9], r8, lsl #6
    29dc:	04021801 	streq	r1, [r2], #-2049	; 0x801
    29e0:	00010100 	andeq	r0, r1, r0, lsl #2
    29e4:	19880205 	stmibne	r8, {r0, r2, r9}
    29e8:	8a030800 	bhi	c49f0 <__Stack_Size+0xc45f0>
    29ec:	0f030107 	svceq	0x00030107
    29f0:	20710301 	rsbscs	r0, r1, r1, lsl #6
    29f4:	33200a03 	teqcc	r0, #12288	; 0x3000
    29f8:	22301e30 	eorscs	r1, r0, #48, 28	; 0x300
    29fc:	42322230 	eorsmi	r2, r2, #48, 4
    2a00:	04020030 	streq	r0, [r2], #-48	; 0x30
    2a04:	02001d01 	andeq	r1, r0, #1, 26	; 0x40
    2a08:	003f0104 	eorseq	r0, pc, r4, lsl #2
    2a0c:	22010402 	andcs	r0, r1, #33554432	; 0x2000000
    2a10:	0102244e 	tsteq	r2, lr, asr #8
    2a14:	00010100 	andeq	r0, r1, r0, lsl #2
    2a18:	00000205 	andeq	r0, r0, r5, lsl #4
    2a1c:	da030000 	ble	c2a24 <__Stack_Size+0xc2624>
    2a20:	0a030107 	beq	c2e44 <__Stack_Size+0xc2a44>
    2a24:	04023d01 	streq	r3, [r2], #-3329	; 0xd01
    2a28:	96010100 	strls	r0, [r1], -r0, lsl #2
    2a2c:	02000000 	andeq	r0, r0, #0
    2a30:	00002f00 	andeq	r2, r0, r0, lsl #30
    2a34:	fb010200 	blx	4323e <__Stack_Size+0x42e3e>
    2a38:	01000d0e 	tsteq	r0, lr, lsl #26
    2a3c:	00010101 	andeq	r0, r1, r1, lsl #2
    2a40:	00010000 	andeq	r0, r1, r0
    2a44:	696c0100 	stmdbvs	ip!, {r8}^
    2a48:	72732f62 	rsbsvc	r2, r3, #392	; 0x188
    2a4c:	63000063 	movwvs	r0, #99	; 0x63
    2a50:	6574726f 	ldrbvs	r7, [r4, #-623]!	; 0x26f
    2a54:	5f336d78 	svcpl	0x00336d78
    2a58:	7263616d 	rsbvc	r6, r3, #1073741851	; 0x4000001b
    2a5c:	00732e6f 	rsbseq	r2, r3, pc, ror #28
    2a60:	00000001 	andeq	r0, r0, r1
    2a64:	34020500 	strcc	r0, [r2], #-1280	; 0x500
    2a68:	03080001 	movweq	r0, #32769	; 0x8001
    2a6c:	03210134 	teqeq	r1, #52, 2
    2a70:	0321200b 	teqeq	r1, #11
    2a74:	0321200b 	teqeq	r1, #11
    2a78:	032f200b 	teqeq	pc, #11
    2a7c:	032f200b 	teqeq	pc, #11
    2a80:	032f200b 	teqeq	pc, #11
    2a84:	0321200b 	teqeq	r1, #11
    2a88:	032f200b 	teqeq	pc, #11
    2a8c:	2f2f200b 	svccs	0x002f200b
    2a90:	2f200a03 	svccs	0x00200a03
    2a94:	2f200b03 	svccs	0x00200b03
    2a98:	2f200b03 	svccs	0x00200b03
    2a9c:	2f200b03 	svccs	0x00200b03
    2aa0:	21200a03 	teqcs	r0, r3, lsl #20
    2aa4:	21200b03 	teqcs	r0, r3, lsl #22
    2aa8:	21200b03 	teqcs	r0, r3, lsl #22
    2aac:	21200b03 	teqcs	r0, r3, lsl #22
    2ab0:	2f200b03 	svccs	0x00200b03
    2ab4:	2f200b03 	svccs	0x00200b03
    2ab8:	21200a03 	teqcs	r0, r3, lsl #20
    2abc:	21200b03 	teqcs	r0, r3, lsl #22
    2ac0:	01000102 	tsteq	r0, r2, lsl #2
    2ac4:	00005501 	andeq	r5, r0, r1, lsl #10
    2ac8:	31000200 	mrscc	r0, R8_usr
    2acc:	02000000 	andeq	r0, r0, #0
    2ad0:	0d0efb01 	vstreq	d15, [lr, #-4]
    2ad4:	01010100 	mrseq	r0, (UNDEF: 17)
    2ad8:	00000001 	andeq	r0, r0, r1
    2adc:	01000001 	tsteq	r0, r1
    2ae0:	2f62696c 	svccs	0x0062696c
    2ae4:	00637273 	rsbeq	r7, r3, r3, ror r2
    2ae8:	6d747300 	ldclvs	3, cr7, [r4, #-0]
    2aec:	31663233 	cmncc	r6, r3, lsr r2
    2af0:	765f7830 			; <UNDEFINED> instruction: 0x765f7830
    2af4:	6f746365 	svcvs	0x00746365
    2af8:	00632e72 	rsbeq	r2, r3, r2, ror lr
    2afc:	00000001 	andeq	r0, r0, r1
    2b00:	c8020500 	stmdagt	r2, {r8, sl}
    2b04:	03080019 	movweq	r0, #32793	; 0x8019
    2b08:	000101d7 	ldrdeq	r0, [r1], -r7
    2b0c:	7b010402 	blvc	43b1c <__Stack_Size+0x4371c>
    2b10:	0402003e 	streq	r0, [r2], #-62	; 0x3e
    2b14:	503e6c01 	eorspl	r6, lr, r1, lsl #24
    2b18:	000f022f 	andeq	r0, pc, pc, lsr #4
    2b1c:	008b0101 	addeq	r0, fp, r1, lsl #2
    2b20:	00020000 	andeq	r0, r2, r0
    2b24:	0000006d 	andeq	r0, r0, sp, rrx
    2b28:	0efb0102 	cdpeq	1, 15, cr0, cr11, cr2, {0}
    2b2c:	0101000d 	tsteq	r1, sp
    2b30:	00000101 	andeq	r0, r0, r1, lsl #2
    2b34:	00000100 	andeq	r0, r0, r0, lsl #2
    2b38:	62696c01 	rsbvs	r6, r9, #256	; 0x100
    2b3c:	4253552f 	subsmi	r5, r3, #197132288	; 0xbc00000
    2b40:	62696c5f 	rsbvs	r6, r9, #24320	; 0x5f00
    2b44:	6372732f 	cmnvs	r2, #-1140850688	; 0xbc000000
    2b48:	62696c00 	rsbvs	r6, r9, #0, 24
    2b4c:	636e692f 	cmnvs	lr, #770048	; 0xbc000
    2b50:	6c2f2e00 	stcvs	14, cr2, [pc], #-0	; 2b58 <__Stack_Size+0x2758>
    2b54:	552f6269 	strpl	r6, [pc, #-617]!	; 28f3 <__Stack_Size+0x24f3>
    2b58:	6c5f4253 	lfmvs	f4, 2, [pc], {83}	; 0x53
    2b5c:	692f6269 	stmdbvs	pc!, {r0, r3, r5, r6, r9, sp, lr}	; <UNPREDICTABLE>
    2b60:	0000636e 	andeq	r6, r0, lr, ror #6
    2b64:	5f627375 	svcpl	0x00627375
    2b68:	74696e69 	strbtvc	r6, [r9], #-3689	; 0xe69
    2b6c:	0100632e 	tsteq	r0, lr, lsr #6
    2b70:	74730000 	ldrbtvc	r0, [r3], #-0
    2b74:	6632336d 	ldrtvs	r3, [r2], -sp, ror #6
    2b78:	5f783031 	svcpl	0x00783031
    2b7c:	65707974 	ldrbvs	r7, [r0, #-2420]!	; 0x974
    2b80:	0200682e 	andeq	r6, r0, #3014656	; 0x2e0000
    2b84:	73750000 	cmnvc	r5, #0
    2b88:	6f635f62 	svcvs	0x00635f62
    2b8c:	682e6572 	stmdavs	lr!, {r1, r4, r5, r6, r8, sl, sp, lr}
    2b90:	00000300 	andeq	r0, r0, r0, lsl #6
    2b94:	02050000 	andeq	r0, r5, #0
    2b98:	08001a18 	stmdaeq	r0, {r3, r4, r9, fp, ip}
    2b9c:	13013503 	movwne	r3, #5379	; 0x1503
    2ba0:	2f211d31 	svccs	0x00211d31
    2ba4:	221e223d 	andscs	r2, lr, #-805306365	; 0xd0000003
    2ba8:	01000e02 	tsteq	r0, r2, lsl #28
    2bac:	00039001 	andeq	r9, r3, r1
    2bb0:	a3000200 	movwge	r0, #512	; 0x200
    2bb4:	02000000 	andeq	r0, r0, #0
    2bb8:	0d0efb01 	vstreq	d15, [lr, #-4]
    2bbc:	01010100 	mrseq	r0, (UNDEF: 17)
    2bc0:	00000001 	andeq	r0, r0, r1
    2bc4:	01000001 	tsteq	r0, r1
    2bc8:	2f62696c 	svccs	0x0062696c
    2bcc:	5f425355 	svcpl	0x00425355
    2bd0:	2f62696c 	svccs	0x0062696c
    2bd4:	00637273 	rsbeq	r7, r3, r3, ror r2
    2bd8:	2f62696c 	svccs	0x0062696c
    2bdc:	00636e69 	rsbeq	r6, r3, r9, ror #28
    2be0:	696c2f2e 	stmdbvs	ip!, {r1, r2, r3, r5, r8, r9, sl, fp, sp}^
    2be4:	53552f62 	cmppl	r5, #392	; 0x188
    2be8:	696c5f42 	stmdbvs	ip!, {r1, r6, r8, r9, sl, fp, ip, lr}^
    2bec:	6e692f62 	cdpvs	15, 6, cr2, cr9, cr2, {3}
    2bf0:	75000063 	strvc	r0, [r0, #-99]	; 0x63
    2bf4:	635f6273 	cmpvs	pc, #805306375	; 0x30000007
    2bf8:	2e65726f 	cdpcs	2, 6, cr7, cr5, cr15, {3}
    2bfc:	00010063 	andeq	r0, r1, r3, rrx
    2c00:	6d747300 	ldclvs	3, cr7, [r4, #-0]
    2c04:	31663233 	cmncc	r6, r3, lsr r2
    2c08:	745f7830 	ldrbvc	r7, [pc], #-2096	; 2c10 <__Stack_Size+0x2810>
    2c0c:	2e657079 	mcrcs	0, 3, r7, cr5, cr9, {3}
    2c10:	00020068 	andeq	r0, r2, r8, rrx
    2c14:	62737500 	rsbsvs	r7, r3, #0, 10
    2c18:	6665645f 			; <UNDEFINED> instruction: 0x6665645f
    2c1c:	0300682e 	movweq	r6, #2094	; 0x82e
    2c20:	73750000 	cmnvc	r5, #0
    2c24:	6f635f62 	svcvs	0x00635f62
    2c28:	682e6572 	stmdavs	lr!, {r1, r4, r5, r6, r8, sl, sp, lr}
    2c2c:	00000300 	andeq	r0, r0, r0, lsl #6
    2c30:	5f627375 	svcpl	0x00627375
    2c34:	74696e69 	strbtvc	r6, [r9], #-3689	; 0xe69
    2c38:	0300682e 	movweq	r6, #2094	; 0x82e
    2c3c:	73750000 	cmnvc	r5, #0
    2c40:	65725f62 	ldrbvs	r5, [r2, #-3938]!	; 0xf62
    2c44:	682e7367 	stmdavs	lr!, {r0, r1, r2, r5, r6, r8, r9, ip, sp, lr}
    2c48:	00000300 	andeq	r0, r0, r0, lsl #6
    2c4c:	5f627375 	svcpl	0x00627375
    2c50:	2e6d656d 	cdpcs	5, 6, cr6, cr13, cr13, {3}
    2c54:	00030068 	andeq	r0, r3, r8, rrx
    2c58:	05000000 	streq	r0, [r0, #-0]
    2c5c:	001a4c02 	andseq	r4, sl, r2, lsl #24
    2c60:	013d0308 	teqeq	sp, r8, lsl #6
    2c64:	223e222f 	eorscs	r2, lr, #-268435454	; 0xf0000002
    2c68:	05022f4b 	streq	r2, [r2, #-3915]	; 0xf4b
    2c6c:	00010100 	andeq	r0, r1, r0, lsl #2
    2c70:	1a700205 	bne	1c0348c <__Stack_Size+0x1c0308c>
    2c74:	eb030800 	bl	c4c7c <__Stack_Size+0xc487c>
    2c78:	222f0100 	eorcs	r0, pc, #0, 2
    2c7c:	2f4b223e 	svccs	0x004b223e
    2c80:	01000502 	tsteq	r0, r2, lsl #10
    2c84:	02050001 	andeq	r0, r5, #1
    2c88:	08001a94 	stmdaeq	r0, {r2, r4, r7, r9, fp, ip}
    2c8c:	0101a303 	tsteq	r1, r3, lsl #6
    2c90:	243d222f 	ldrtcs	r2, [sp], #-559	; 0x22f
    2c94:	5b301e22 	blpl	c0a524 <__Stack_Size+0xc0a124>
    2c98:	30442223 	subcc	r2, r4, r3, lsr #4
    2c9c:	3133404e 	teqcc	r3, lr, asr #32
    2ca0:	31474022 	cmpcc	r7, r2, lsr #32
    2ca4:	424c231d 	submi	r2, ip, #1946157056	; 0x74000000
    2ca8:	4b580b03 	blmi	16058bc <__Stack_Size+0x16054bc>
    2cac:	0702242b 	streq	r2, [r2, -fp, lsr #8]
    2cb0:	00010100 	andeq	r0, r1, r0, lsl #2
    2cb4:	1b240205 	blne	9034d0 <__Stack_Size+0x9030d0>
    2cb8:	f4030800 	vst2.8	{d0-d1}, [r3], r0
    2cbc:	4b2f0103 	blmi	bc30d0 <__Stack_Size+0xbc2cd0>
    2cc0:	02002521 	andeq	r2, r0, #138412032	; 0x8400000
    2cc4:	20060104 	andcs	r0, r6, r4, lsl #2
    2cc8:	ae4d3006 	cdpge	0, 4, cr3, cr13, cr6, {0}
    2ccc:	032e0c03 	teqeq	lr, #768	; 0x300
    2cd0:	0e033c79 	mcreq	12, 0, r3, cr3, cr9, {3}
    2cd4:	7951212e 	ldmdbvc	r1, {r1, r2, r3, r5, r8, sp}^
    2cd8:	2a244c85 	bcs	915ef4 <__Stack_Size+0x915af4>
    2cdc:	313e3d2f 	teqcc	lr, pc, lsr #26
    2ce0:	01001002 	tsteq	r0, r2
    2ce4:	02050001 	andeq	r0, r5, #1
    2ce8:	08001bd0 	stmdaeq	r0, {r4, r6, r7, r8, r9, fp, ip}
    2cec:	0100d203 	tsteq	r0, r3, lsl #4
    2cf0:	591f2122 	ldmdbpl	pc, {r1, r5, r8, sp}	; <UNPREDICTABLE>
    2cf4:	4b21302f 	blmi	84edb8 <__Stack_Size+0x84e9b8>
    2cf8:	08022232 	stmdaeq	r2, {r1, r4, r5, r9, sp}
    2cfc:	00010100 	andeq	r0, r1, r0, lsl #2
    2d00:	1c080205 	sfmne	f0, 4, [r8], {5}
    2d04:	80030800 	andhi	r0, r3, r0, lsl #16
    2d08:	84240101 	strthi	r0, [r4], #-257	; 0x101
    2d0c:	0402003e 	streq	r0, [r2], #-62	; 0x3e
    2d10:	06200601 	strteq	r0, [r0], -r1, lsl #12
    2d14:	214b342f 	cmpcs	fp, pc, lsr #8
    2d18:	21422f1f 	cmpcs	r2, pc, lsl pc
    2d1c:	01000702 	tsteq	r0, r2, lsl #14
    2d20:	02050001 	andeq	r0, r5, #1
    2d24:	08001c50 	stmdaeq	r0, {r4, r6, sl, fp, ip}
    2d28:	0101f503 	tsteq	r1, r3, lsl #10
    2d2c:	4b3e4021 	blmi	f92db8 <__Stack_Size+0xf929b8>
    2d30:	423d3522 	eorsmi	r3, sp, #142606336	; 0x8800000
    2d34:	03200f03 	teqeq	r0, #3, 30
    2d38:	5f432072 	svcpl	0x00432072
    2d3c:	32207503 	eorcc	r7, r0, #12582912	; 0xc00000
    2d40:	02003140 	andeq	r3, r0, #64, 2
    2d44:	2e060104 	adfcss	f0, f6, f4
    2d48:	09032f06 	stmdbeq	r3, {r1, r2, r8, r9, sl, fp, sp}
    2d4c:	1d23473c 	stcne	7, cr4, [r3, #-240]!	; 0xffffff10
    2d50:	5e4c4d23 	cdppl	13, 4, cr4, cr12, cr3, {1}
    2d54:	306c235a 	rsbcc	r2, ip, sl, asr r3
    2d58:	21314bcc 	teqcs	r1, ip, asr #23
    2d5c:	01000902 	tsteq	r0, r2, lsl #18
    2d60:	02050001 	andeq	r0, r5, #1
    2d64:	08001d28 	stmdaeq	r0, {r3, r5, r8, sl, fp, ip}
    2d68:	0102d203 	tsteq	r2, r3, lsl #4
    2d6c:	200f0326 	andcs	r0, pc, r6, lsr #6
    2d70:	03207103 	teqeq	r0, #-1073741824	; 0xc0000000
    2d74:	7103200f 	tstvc	r3, pc
    2d78:	54432120 	strbpl	r2, [r3], #-288	; 0x120
    2d7c:	2f314032 	svccs	0x00314032
    2d80:	01040200 	mrseq	r0, R12_usr
    2d84:	21062e06 	tstcs	r6, r6, lsl #28
    2d88:	552e0903 	strpl	r0, [lr, #-2307]!	; 0x903
    2d8c:	7a034223 	bvc	d3620 <__Stack_Size+0xd3220>
    2d90:	7a03342e 	bvc	cfe50 <__Stack_Size+0xcfa50>
    2d94:	7a03342e 	bvc	cfe54 <__Stack_Size+0xcfa54>
    2d98:	4b773420 	blmi	1dcfe20 <__Stack_Size+0x1dcfa20>
    2d9c:	032e6f03 	teqeq	lr, #3, 30
    2da0:	08022012 	stmdaeq	r2, {r1, r4, sp}
    2da4:	00010100 	andeq	r0, r1, r0, lsl #2
    2da8:	1db40205 	lfmne	f0, 4, [r4, #20]!
    2dac:	88030800 	stmdahi	r3, {fp}
    2db0:	67210103 	strvs	r0, [r1, -r3, lsl #2]!
    2db4:	0007024c 	andeq	r0, r7, ip, asr #4
    2db8:	05000101 	streq	r0, [r0, #-257]	; 0x101
    2dbc:	001dd802 	andseq	sp, sp, r2, lsl #16
    2dc0:	03a20308 			; <UNDEFINED> instruction: 0x03a20308
    2dc4:	231d1501 	tstcs	sp, #4194304	; 0x400000
    2dc8:	233d222f 	teqcs	sp, #-268435454	; 0xf0000002
    2dcc:	0003022f 	andeq	r0, r3, pc, lsr #4
    2dd0:	05000101 	streq	r0, [r0, #-257]	; 0x101
    2dd4:	001df402 	andseq	pc, sp, r2, lsl #8
    2dd8:	07f60308 	ldrbeq	r0, [r6, r8, lsl #6]!
    2ddc:	4c682501 	cfstr64mi	mvdx2, [r8], #-4
    2de0:	4a180359 	bmi	603b4c <__Stack_Size+0x60374c>
    2de4:	01000e02 	tsteq	r0, r2, lsl #28
    2de8:	02050001 	andeq	r0, r5, #1
    2dec:	08001e38 	stmdaeq	r0, {r3, r4, r5, r9, sl, fp, ip}
    2df0:	0106ed03 	tsteq	r6, r3, lsl #26
    2df4:	3f201103 	svccc	0x00201103
    2df8:	311d232b 	tstcc	sp, fp, lsr #6
    2dfc:	302f5d47 	eorcc	r5, pc, r7, asr #26
    2e00:	3d3f5a4c 	vldmdbcc	pc!, {s10-s85}
    2e04:	4a7db103 	bmi	1f6f218 <__Stack_Size+0x1f6ee18>
    2e08:	3040304e 	subcc	r3, r0, lr, asr #32
    2e0c:	3d3d294f 	ldccc	9, cr2, [sp, #-316]!	; 0xfffffec4
    2e10:	304a1003 	subcc	r1, sl, r3
    2e14:	593c3c03 	ldmdbpl	ip!, {r0, r1, sl, fp, ip, sp}
    2e18:	3d3c4403 	cfldrscc	mvf4, [ip, #-12]!
    2e1c:	3d30443e 	cfldrscc	mvf4, [r0, #-248]!	; 0xffffff08
    2e20:	0b033e3d 	bleq	d271c <__Stack_Size+0xd231c>
    2e24:	4130313c 	teqmi	r0, ip, lsr r1
    2e28:	03303331 	teqeq	r0, #-1006632960	; 0xc4000000
    2e2c:	0a032e09 	beq	ce658 <__Stack_Size+0xce258>
    2e30:	03aa362e 			; <UNDEFINED> instruction: 0x03aa362e
    2e34:	10032e75 	andne	r2, r3, r5, ror lr
    2e38:	3c1a0320 	ldccc	3, cr0, [sl], {32}
    2e3c:	302f3e30 	eorcc	r3, pc, r0, lsr lr	; <UNPREDICTABLE>
    2e40:	303e303e 	eorscc	r3, lr, lr, lsr r0
    2e44:	4b695a42 	blmi	1a59754 <__Stack_Size+0x1a59354>
    2e48:	5175305e 	cmnpl	r5, lr, asr r0
    2e4c:	200e0330 	andcs	r0, lr, r0, lsr r3
    2e50:	43207203 	teqmi	r0, #805306368	; 0x30000000
    2e54:	2075035f 	rsbscs	r0, r5, pc, asr r3
    2e58:	59314032 	ldmdbpl	r1!, {r1, r4, r5, lr}
    2e5c:	303c0903 	eorscc	r0, ip, r3, lsl #18
    2e60:	4b593050 	blmi	164efa8 <__Stack_Size+0x164eba8>
    2e64:	3d228967 	stccc	9, cr8, [r2, #-412]!	; 0xfffffe64
    2e68:	67322f23 	ldrvs	r2, [r2, -r3, lsr #30]!
    2e6c:	31694130 	cmncc	r9, r0, lsr r1
    2e70:	3f4d413f 	svccc	0x004d413f
    2e74:	3015083e 	andscc	r0, r5, lr, lsr r8
    2e78:	405a305a 	subsmi	r3, sl, sl, asr r0
    2e7c:	032f404b 	teqeq	pc, #75	; 0x4b
    2e80:	032f4a39 	teqeq	pc, #233472	; 0x39000
    2e84:	032e7ecc 	teqeq	lr, #204, 28	; 0xcc0
    2e88:	0b032e2c 	bleq	ce740 <__Stack_Size+0xce340>
    2e8c:	000c022e 	andeq	r0, ip, lr, lsr #4
    2e90:	05000101 	streq	r0, [r0, #-257]	; 0x101
    2e94:	00211402 	eoreq	r1, r1, r2, lsl #8
    2e98:	07cb0308 	strbeq	r0, [fp, r8, lsl #6]
    2e9c:	003e2101 	eorseq	r2, lr, r1, lsl #2
    2ea0:	06010402 	streq	r0, [r1], -r2, lsl #8
    2ea4:	0033062e 	eorseq	r0, r3, lr, lsr #12
    2ea8:	06010402 	streq	r0, [r1], -r2, lsl #8
    2eac:	ea03062e 	b	c476c <__Stack_Size+0xc436c>
    2eb0:	221e2e7b 	andscs	r2, lr, #1968	; 0x7b0
    2eb4:	1f592633 	svcne	0x00592633
    2eb8:	1b252f21 	blne	94eb44 <__Stack_Size+0x94e744>
    2ebc:	21307833 	teqcs	r0, r3, lsr r8
    2ec0:	211f2f1f 	tstcs	pc, pc, lsl pc	; <UNPREDICTABLE>
    2ec4:	1e3e3f2f 	cdpne	15, 3, cr3, cr14, cr15, {1}
    2ec8:	40223222 	eormi	r3, r2, r2, lsr #4
    2ecc:	03ef032f 	mvneq	r0, #-1140850688	; 0xbc000000
    2ed0:	03303fac 	teqeq	r0, #172, 30	; 0x2b0
    2ed4:	17034a76 	smlsdxne	r3, r6, sl, r4
    2ed8:	022d3120 	eoreq	r3, sp, #32, 2
    2edc:	0101000e 	tsteq	r1, lr
    2ee0:	e0020500 	and	r0, r2, r0, lsl #10
    2ee4:	03080021 	movweq	r0, #32801	; 0x8021
    2ee8:	250108a2 	strcs	r0, [r1, #-2210]	; 0x8a2
    2eec:	02001d23 	andeq	r1, r0, #2240	; 0x8c0
    2ef0:	00230104 	eoreq	r0, r3, r4, lsl #2
    2ef4:	30030402 	andcc	r0, r3, r2, lsl #8
    2ef8:	03040200 	movweq	r0, #16896	; 0x4200
    2efc:	090232e2 	stmdbeq	r2, {r1, r5, r6, r7, r9, ip, sp}
    2f00:	00010100 	andeq	r0, r1, r0, lsl #2
    2f04:	22200205 	eorcs	r0, r0, #1342177280	; 0x50000000
    2f08:	a3030800 	movwge	r0, #14336	; 0x3800
    2f0c:	3e210107 	sufccs	f0, f1, f7
    2f10:	01040200 	mrseq	r0, R12_usr
    2f14:	30062e06 	andcc	r2, r6, r6, lsl #28
    2f18:	00303f30 	eorseq	r3, r0, r0, lsr pc
    2f1c:	3d010402 	cfstrscc	mvf0, [r1, #-8]
    2f20:	01040200 	mrseq	r0, R12_usr
    2f24:	4c3d311f 	ldfmis	f3, [sp], #-124	; 0xffffff84
    2f28:	2d312350 	ldccs	3, cr2, [r1, #-320]!	; 0xfffffec0
    2f2c:	01000902 	tsteq	r0, r2, lsl #18
    2f30:	02050001 	andeq	r0, r5, #1
    2f34:	0800227c 	stmdaeq	r0, {r2, r3, r4, r5, r6, r9, sp}
    2f38:	0108ba03 	tsteq	r8, r3, lsl #20
    2f3c:	01000102 	tsteq	r0, r2, lsl #2
    2f40:	0000a501 	andeq	sl, r0, r1, lsl #10
    2f44:	4c000200 	sfmmi	f0, 4, [r0], {-0}
    2f48:	02000000 	andeq	r0, r0, #0
    2f4c:	0d0efb01 	vstreq	d15, [lr, #-4]
    2f50:	01010100 	mrseq	r0, (UNDEF: 17)
    2f54:	00000001 	andeq	r0, r0, r1
    2f58:	01000001 	tsteq	r0, r1
    2f5c:	2f62696c 	svccs	0x0062696c
    2f60:	5f425355 	svcpl	0x00425355
    2f64:	2f62696c 	svccs	0x0062696c
    2f68:	00637273 	rsbeq	r7, r3, r3, ror r2
    2f6c:	2f62696c 	svccs	0x0062696c
    2f70:	00636e69 	rsbeq	r6, r3, r9, ror #28
    2f74:	62737500 	rsbsvs	r7, r3, #0, 10
    2f78:	6d656d5f 	stclvs	13, cr6, [r5, #-380]!	; 0xfffffe84
    2f7c:	0100632e 	tsteq	r0, lr, lsr #6
    2f80:	74730000 	ldrbtvc	r0, [r3], #-0
    2f84:	6632336d 	ldrtvs	r3, [r2], -sp, ror #6
    2f88:	5f783031 	svcpl	0x00783031
    2f8c:	65707974 	ldrbvs	r7, [r0, #-2420]!	; 0x974
    2f90:	0200682e 	andeq	r6, r0, #3014656	; 0x2e0000
    2f94:	00000000 	andeq	r0, r0, r0
    2f98:	227e0205 	rsbscs	r0, lr, #1342177280	; 0x50000000
    2f9c:	24030800 	strcs	r0, [r3], #-2048	; 0x800
    2fa0:	232b2401 	teqcs	fp, #16777216	; 0x1000000
    2fa4:	0021232b 	eoreq	r2, r1, fp, lsr #6
    2fa8:	06010402 	streq	r0, [r1], -r2, lsl #8
    2fac:	04020020 	streq	r0, [r2], #-32
    2fb0:	004e0603 	subeq	r0, lr, r3, lsl #12
    2fb4:	2c030402 	cfstrscs	mvf0, [r3], {2}
    2fb8:	03040200 	movweq	r0, #16896	; 0x4200
    2fbc:	04020030 	streq	r0, [r2], #-48	; 0x30
    2fc0:	024e2f03 	subeq	r2, lr, #3, 30
    2fc4:	01010001 	tsteq	r1, r1
    2fc8:	ae020500 	cfsh32ge	mvfx0, mvfx2, #0
    2fcc:	03080022 	movweq	r0, #32802	; 0x8022
    2fd0:	2b24013d 	blcs	9034cc <__Stack_Size+0x9030cc>
    2fd4:	21232b23 	teqcs	r3, r3, lsr #22
    2fd8:	01040200 	mrseq	r0, R12_usr
    2fdc:	02002006 	andeq	r2, r0, #6
    2fe0:	30060304 	andcc	r0, r6, r4, lsl #6
    2fe4:	00010269 	andeq	r0, r1, r9, ror #4
    2fe8:	05160101 	ldreq	r0, [r6, #-257]	; 0x101
    2fec:	00020000 	andeq	r0, r2, r0
    2ff0:	0000006d 	andeq	r0, r0, sp, rrx
    2ff4:	0efb0102 	cdpeq	1, 15, cr0, cr11, cr2, {0}
    2ff8:	0101000d 	tsteq	r1, sp
    2ffc:	00000101 	andeq	r0, r0, r1, lsl #2
    3000:	00000100 	andeq	r0, r0, r0, lsl #2
    3004:	62696c01 	rsbvs	r6, r9, #256	; 0x100
    3008:	4253552f 	subsmi	r5, r3, #197132288	; 0xbc00000
    300c:	62696c5f 	rsbvs	r6, r9, #24320	; 0x5f00
    3010:	6372732f 	cmnvs	r2, #-1140850688	; 0xbc000000
    3014:	62696c00 	rsbvs	r6, r9, #0, 24
    3018:	636e692f 	cmnvs	lr, #770048	; 0xbc000
    301c:	6c2f2e00 	stcvs	14, cr2, [pc], #-0	; 3024 <__Stack_Size+0x2c24>
    3020:	552f6269 	strpl	r6, [pc, #-617]!	; 2dbf <__Stack_Size+0x29bf>
    3024:	6c5f4253 	lfmvs	f4, 2, [pc], {83}	; 0x53
    3028:	692f6269 	stmdbvs	pc!, {r0, r3, r5, r6, r9, sp, lr}	; <UNPREDICTABLE>
    302c:	0000636e 	andeq	r6, r0, lr, ror #6
    3030:	5f627375 	svcpl	0x00627375
    3034:	73676572 	cmnvc	r7, #478150656	; 0x1c800000
    3038:	0100632e 	tsteq	r0, lr, lsr #6
    303c:	74730000 	ldrbtvc	r0, [r3], #-0
    3040:	6632336d 	ldrtvs	r3, [r2], -sp, ror #6
    3044:	5f783031 	svcpl	0x00783031
    3048:	65707974 	ldrbvs	r7, [r0, #-2420]!	; 0x974
    304c:	0200682e 	andeq	r6, r0, #3014656	; 0x2e0000
    3050:	73750000 	cmnvc	r5, #0
    3054:	65725f62 	ldrbvs	r5, [r2, #-3938]!	; 0xf62
    3058:	682e7367 	stmdavs	lr!, {r0, r1, r2, r5, r6, r8, r9, ip, sp, lr}
    305c:	00000300 	andeq	r0, r0, r0, lsl #6
    3060:	02050000 	andeq	r0, r5, #0
    3064:	00000000 	andeq	r0, r0, r0
    3068:	13012303 	movwne	r2, #4867	; 0x1303
    306c:	01000602 	tsteq	r0, r2, lsl #12
    3070:	02050001 	andeq	r0, r5, #1
    3074:	00000000 	andeq	r0, r0, r0
    3078:	13012f03 	movwne	r2, #7939	; 0x1f03
    307c:	0004022f 	andeq	r0, r4, pc, lsr #4
    3080:	05000101 	streq	r0, [r0, #-257]	; 0x101
    3084:	00000002 	andeq	r0, r0, r2
    3088:	013b0300 	teqeq	fp, r0, lsl #6
    308c:	00060213 	andeq	r0, r6, r3, lsl r2
    3090:	05000101 	streq	r0, [r0, #-257]	; 0x101
    3094:	00000002 	andeq	r0, r0, r2
    3098:	00c70300 	sbceq	r0, r7, r0, lsl #6
    309c:	022f1301 	eoreq	r1, pc, #67108864	; 0x4000000
    30a0:	01010004 	tsteq	r1, r4
    30a4:	00020500 	andeq	r0, r2, r0, lsl #10
    30a8:	03000000 	movweq	r0, #0
    30ac:	130100d3 	movwne	r0, #4307	; 0x10d3
    30b0:	0004022f 	andeq	r0, r4, pc, lsr #4
    30b4:	05000101 	streq	r0, [r0, #-257]	; 0x101
    30b8:	00000002 	andeq	r0, r0, r2
    30bc:	00df0300 	sbcseq	r0, pc, r0, lsl #6
    30c0:	06021301 	streq	r1, [r2], -r1, lsl #6
    30c4:	00010100 	andeq	r0, r1, r0, lsl #2
    30c8:	00000205 	andeq	r0, r0, r5, lsl #4
    30cc:	eb030000 	bl	c30d4 <__Stack_Size+0xc2cd4>
    30d0:	2f130100 	svccs	0x00130100
    30d4:	01000402 	tsteq	r0, r2, lsl #8
    30d8:	02050001 	andeq	r0, r5, #1
    30dc:	080022d4 	stmdaeq	r0, {r2, r4, r6, r7, r9, sp}
    30e0:	0100f703 	tsteq	r0, r3, lsl #14
    30e4:	00080213 	andeq	r0, r8, r3, lsl r2
    30e8:	05000101 	streq	r0, [r0, #-257]	; 0x101
    30ec:	00000002 	andeq	r0, r0, r2
    30f0:	01830300 	orreq	r0, r3, r0, lsl #6
    30f4:	022f1301 	eoreq	r1, pc, #67108864	; 0x4000000
    30f8:	01010004 	tsteq	r1, r4
    30fc:	00020500 	andeq	r0, r2, r0, lsl #10
    3100:	03000000 	movweq	r0, #0
    3104:	13010190 	movwne	r0, #4496	; 0x1190
    3108:	01000702 	tsteq	r0, r2, lsl #14
    310c:	02050001 	andeq	r0, r5, #1
    3110:	00000000 	andeq	r0, r0, r0
    3114:	01019c03 	tsteq	r1, r3, lsl #24
    3118:	02026713 	andeq	r6, r2, #4980736	; 0x4c0000
    311c:	00010100 	andeq	r0, r1, r0, lsl #2
    3120:	22e40205 	rsccs	r0, r4, #1342177280	; 0x50000000
    3124:	a9030800 	stmdbge	r3, {fp}
    3128:	02130101 	andseq	r0, r3, #1073741824	; 0x40000000
    312c:	0101000e 	tsteq	r1, lr
    3130:	00020500 	andeq	r0, r2, r0, lsl #10
    3134:	03000000 	movweq	r0, #0
    3138:	130101b5 	movwne	r0, #4533	; 0x11b5
    313c:	00030267 	andeq	r0, r3, r7, ror #4
    3140:	05000101 	streq	r0, [r0, #-257]	; 0x101
    3144:	00230002 	eoreq	r0, r3, r2
    3148:	01c20308 	biceq	r0, r2, r8, lsl #6
    314c:	19021301 	stmdbne	r2, {r0, r8, r9, ip}
    3150:	00010100 	andeq	r0, r1, r0, lsl #2
    3154:	23320205 	teqcs	r2, #1342177280	; 0x50000000
    3158:	cf030800 	svcgt	0x00030800
    315c:	02130101 	andseq	r0, r3, #1073741824	; 0x40000000
    3160:	01010019 	tsteq	r1, r9, lsl r0
    3164:	00020500 	andeq	r0, r2, r0, lsl #10
    3168:	03000000 	movweq	r0, #0
    316c:	030101dc 	movweq	r0, #4572	; 0x11dc
    3170:	c2030141 	andgt	r0, r3, #1073741840	; 0x40000010
    3174:	be035800 	cdplt	8, 0, cr5, cr3, cr0, {0}
    3178:	c203207f 	andgt	r2, r3, #127	; 0x7f
    317c:	3e222000 	cdpcc	0, 2, cr2, cr2, cr0, {0}
    3180:	00050230 	andeq	r0, r5, r0, lsr r2
    3184:	05000101 	streq	r0, [r0, #-257]	; 0x101
    3188:	00000002 	andeq	r0, r0, r2
    318c:	01f10300 	mvnseq	r0, r0, lsl #6
    3190:	02671301 	rsbeq	r1, r7, #67108864	; 0x4000000
    3194:	01010003 	tsteq	r1, r3
    3198:	00020500 	andeq	r0, r2, r0, lsl #10
    319c:	03000000 	movweq	r0, #0
    31a0:	130101fd 	movwne	r0, #4605	; 0x11fd
    31a4:	00030267 	andeq	r0, r3, r7, ror #4
    31a8:	05000101 	streq	r0, [r0, #-257]	; 0x101
    31ac:	00236402 	eoreq	r6, r3, r2, lsl #8
    31b0:	02890308 	addeq	r0, r9, #8, 6	; 0x20000000
    31b4:	13021301 	movwne	r1, #8961	; 0x2301
    31b8:	00010100 	andeq	r0, r1, r0, lsl #2
    31bc:	238a0205 	orrcs	r0, sl, #1342177280	; 0x50000000
    31c0:	95030800 	strls	r0, [r3, #-2048]	; 0x800
    31c4:	02130102 	andseq	r0, r3, #-2147483648	; 0x80000000
    31c8:	01010013 	tsteq	r1, r3, lsl r0
    31cc:	00020500 	andeq	r0, r2, r0, lsl #10
    31d0:	03000000 	movweq	r0, #0
    31d4:	130102a1 	movwne	r0, #4769	; 0x12a1
    31d8:	01001002 	tsteq	r0, r2
    31dc:	02050001 	andeq	r0, r5, #1
    31e0:	00000000 	andeq	r0, r0, r0
    31e4:	0102ad03 	tsteq	r2, r3, lsl #26
    31e8:	00100213 	andseq	r0, r0, r3, lsl r2
    31ec:	05000101 	streq	r0, [r0, #-257]	; 0x101
    31f0:	0023b002 	eoreq	fp, r3, r2
    31f4:	02b80308 	adcseq	r0, r8, #8, 6	; 0x20000000
    31f8:	10021301 	andne	r1, r2, r1, lsl #6
    31fc:	00010100 	andeq	r0, r1, r0, lsl #2
    3200:	00000205 	andeq	r0, r0, r5, lsl #4
    3204:	c3030000 	movwgt	r0, #12288	; 0x3000
    3208:	02130102 	andseq	r0, r3, #-2147483648	; 0x80000000
    320c:	01010010 	tsteq	r1, r0, lsl r0
    3210:	00020500 	andeq	r0, r2, r0, lsl #10
    3214:	03000000 	movweq	r0, #0
    3218:	130102ce 	movwne	r0, #4814	; 0x12ce
    321c:	01001002 	tsteq	r0, r2
    3220:	02050001 	andeq	r0, r5, #1
    3224:	00000000 	andeq	r0, r0, r0
    3228:	0102d903 	tsteq	r2, r3, lsl #18
    322c:	00100213 	andseq	r0, r0, r3, lsl r2
    3230:	05000101 	streq	r0, [r0, #-257]	; 0x101
    3234:	00000002 	andeq	r0, r0, r2
    3238:	02e40300 	rsceq	r0, r4, #0, 6
    323c:	02831301 	addeq	r1, r3, #67108864	; 0x4000000
    3240:	01010005 	tsteq	r1, r5
    3244:	00020500 	andeq	r0, r2, r0, lsl #10
    3248:	03000000 	movweq	r0, #0
    324c:	130102ef 	movwne	r0, #4847	; 0x12ef
    3250:	00050283 	andeq	r0, r5, r3, lsl #5
    3254:	05000101 	streq	r0, [r0, #-257]	; 0x101
    3258:	00000002 	andeq	r0, r0, r2
    325c:	02fa0300 	rscseq	r0, sl, #0, 6
    3260:	0c021301 	stceq	3, cr1, [r2], {1}
    3264:	00010100 	andeq	r0, r1, r0, lsl #2
    3268:	00000205 	andeq	r0, r0, r5, lsl #4
    326c:	85030000 	strhi	r0, [r3, #-0]
    3270:	02130103 	andseq	r0, r3, #-1073741824	; 0xc0000000
    3274:	0101000e 	tsteq	r1, lr
    3278:	00020500 	andeq	r0, r2, r0, lsl #10
    327c:	03000000 	movweq	r0, #0
    3280:	13010390 	movwne	r0, #5008	; 0x1390
    3284:	01001002 	tsteq	r0, r2
    3288:	02050001 	andeq	r0, r5, #1
    328c:	00000000 	andeq	r0, r0, r0
    3290:	01039b03 	tsteq	r3, r3, lsl #22
    3294:	00100213 	andseq	r0, r0, r3, lsl r2
    3298:	05000101 	streq	r0, [r0, #-257]	; 0x101
    329c:	0023d002 	eoreq	sp, r3, r2
    32a0:	03a60308 			; <UNDEFINED> instruction: 0x03a60308
    32a4:	13021301 	movwne	r1, #8961	; 0x2301
    32a8:	00010100 	andeq	r0, r1, r0, lsl #2
    32ac:	23f60205 	mvnscs	r0, #1342177280	; 0x50000000
    32b0:	b1030800 	tstlt	r3, r0, lsl #16
    32b4:	02130103 	andseq	r0, r3, #-1073741824	; 0xc0000000
    32b8:	01010013 	tsteq	r1, r3, lsl r0
    32bc:	00020500 	andeq	r0, r2, r0, lsl #10
    32c0:	03000000 	movweq	r0, #0
    32c4:	130103bd 	movwne	r0, #5053	; 0x13bd
    32c8:	01010008 	tsteq	r1, r8
    32cc:	00020500 	andeq	r0, r2, r0, lsl #10
    32d0:	03000000 	movweq	r0, #0
    32d4:	130103c8 	movwne	r0, #5064	; 0x13c8
    32d8:	00030267 	andeq	r0, r3, r7, ror #4
    32dc:	05000101 	streq	r0, [r0, #-257]	; 0x101
    32e0:	00241c02 	eoreq	r1, r4, r2, lsl #24
    32e4:	03d40308 	bicseq	r0, r4, #8, 6	; 0x20000000
    32e8:	10021301 	andne	r1, r2, r1, lsl #6
    32ec:	00010100 	andeq	r0, r1, r0, lsl #2
    32f0:	243c0205 	ldrtcs	r0, [ip], #-517	; 0x205
    32f4:	e0030800 	and	r0, r3, r0, lsl #16
    32f8:	02130103 	andseq	r0, r3, #-1073741824	; 0xc0000000
    32fc:	01010010 	tsteq	r1, r0, lsl r0
    3300:	5c020500 	cfstr32pl	mvfx0, [r2], {-0}
    3304:	03080024 	movweq	r0, #32804	; 0x8024
    3308:	130103eb 	movwne	r0, #5099	; 0x13eb
    330c:	000502ad 	andeq	r0, r5, sp, lsr #5
    3310:	05000101 	streq	r0, [r0, #-257]	; 0x101
    3314:	00247c02 	eoreq	r7, r4, r2, lsl #24
    3318:	03f60308 	mvnseq	r0, #8, 6	; 0x20000000
    331c:	02911301 	addseq	r1, r1, #67108864	; 0x4000000
    3320:	01010007 	tsteq	r1, r7
    3324:	9c020500 	cfstr32ls	mvfx0, [r2], {-0}
    3328:	03080024 	movweq	r0, #32804	; 0x8024
    332c:	13010482 	movwne	r0, #5250	; 0x1482
    3330:	01000e02 	tsteq	r0, r2, lsl #28
    3334:	02050001 	andeq	r0, r5, #1
    3338:	00000000 	andeq	r0, r0, r0
    333c:	01048e03 	tsteq	r4, r3, lsl #28
    3340:	04020013 	streq	r0, [r2], #-19
    3344:	002e0601 	eoreq	r0, lr, r1, lsl #12
    3348:	9e020402 	cdpls	4, 0, cr0, cr2, cr2, {0}
    334c:	08040200 	stmdaeq	r4, {r9}
    3350:	00020258 	andeq	r0, r2, r8, asr r2
    3354:	05000101 	streq	r0, [r0, #-257]	; 0x101
    3358:	0024b802 	eoreq	fp, r4, r2, lsl #16
    335c:	049a0308 	ldreq	r0, [sl], #776	; 0x308
    3360:	02001301 	andeq	r1, r0, #67108864	; 0x4000000
    3364:	ac060104 	stfges	f0, [r6], {4}
    3368:	02040200 	andeq	r0, r4, #0, 4
    336c:	0402009e 	streq	r0, [r2], #-158	; 0x9e
    3370:	06025808 	streq	r5, [r2], -r8, lsl #16
    3374:	00010100 	andeq	r0, r1, r0, lsl #2
    3378:	00000205 	andeq	r0, r0, r5, lsl #4
    337c:	a5030000 	strge	r0, [r3, #-0]
    3380:	91130104 	tstls	r3, r4, lsl #2
    3384:	01000702 	tsteq	r0, r2, lsl #14
    3388:	02050001 	andeq	r0, r5, #1
    338c:	080024f8 	stmdaeq	r0, {r3, r4, r5, r6, r7, sl, sp}
    3390:	0104b003 	tsteq	r4, r3
    3394:	07029113 	smladeq	r2, r3, r1, r9
    3398:	00010100 	andeq	r0, r1, r0, lsl #2
    339c:	00000205 	andeq	r0, r0, r5, lsl #4
    33a0:	bd030000 	stclt	0, cr0, [r3, #-0]
    33a4:	02210104 	eoreq	r0, r1, #4, 2
    33a8:	0101001b 	tsteq	r1, fp, lsl r0
    33ac:	00020500 	andeq	r0, r2, r0, lsl #10
    33b0:	03000000 	movweq	r0, #0
    33b4:	130104c9 	movwne	r0, #5321	; 0x14c9
    33b8:	01001002 	tsteq	r0, r2
    33bc:	02050001 	andeq	r0, r5, #1
    33c0:	00000000 	andeq	r0, r0, r0
    33c4:	0104d503 	tsteq	r4, r3, lsl #10
    33c8:	00100213 	andseq	r0, r0, r3, lsl r2
    33cc:	05000101 	streq	r0, [r0, #-257]	; 0x101
    33d0:	00000002 	andeq	r0, r0, r2
    33d4:	04e00300 	strbteq	r0, [r0], #768	; 0x300
    33d8:	02ad1301 	adceq	r1, sp, #67108864	; 0x4000000
    33dc:	01010005 	tsteq	r1, r5
    33e0:	00020500 	andeq	r0, r2, r0, lsl #10
    33e4:	03000000 	movweq	r0, #0
    33e8:	130104eb 	movwne	r0, #5355	; 0x14eb
    33ec:	00070291 	muleq	r7, r1, r2
    33f0:	05000101 	streq	r0, [r0, #-257]	; 0x101
    33f4:	00000002 	andeq	r0, r0, r2
    33f8:	04f70300 	ldrbteq	r0, [r7], #768	; 0x300
    33fc:	211f1301 	tstcs	pc, r1, lsl #6
    3400:	01040200 	mrseq	r0, R12_usr
    3404:	02002006 	andeq	r2, r0, #6
    3408:	00ac0304 	adceq	r0, ip, r4, lsl #6
    340c:	ac040402 	cfstrsge	mvf0, [r4], {2}
    3410:	0a040200 	beq	103c18 <__Stack_Size+0x103818>
    3414:	04020066 	streq	r0, [r2], #-102	; 0x66
    3418:	02009e10 	andeq	r9, r0, #16, 28	; 0x100
    341c:	009e0204 	addseq	r0, lr, r4, lsl #4
    3420:	2e0b0402 	cdpcs	4, 0, cr0, cr11, cr2, {0}
    3424:	11040200 	mrsne	r0, R12_usr
    3428:	02001208 	andeq	r1, r0, #8, 4	; 0x80000000
    342c:	02581704 	subseq	r1, r8, #4, 14	; 0x100000
    3430:	01010009 	tsteq	r1, r9
    3434:	00020500 	andeq	r0, r2, r0, lsl #10
    3438:	03000000 	movweq	r0, #0
    343c:	13010583 	movwne	r0, #5507	; 0x1583
    3440:	01040200 	mrseq	r0, R12_usr
    3444:	02002e06 	andeq	r2, r0, #6, 28	; 0x60
    3448:	00ac0304 	adceq	r0, ip, r4, lsl #6
    344c:	9e040402 	cdpls	4, 0, cr0, cr4, cr2, {0}
    3450:	0a040200 	beq	103c58 <__Stack_Size+0x103858>
    3454:	04020058 	streq	r0, [r2], #-88	; 0x58
    3458:	02002e02 	andeq	r2, r0, #2, 28
    345c:	022e0b04 	eoreq	r0, lr, #4, 22	; 0x1000
    3460:	0101000e 	tsteq	r1, lr
    3464:	00020500 	andeq	r0, r2, r0, lsl #10
    3468:	03000000 	movweq	r0, #0
    346c:	1301058f 	movwne	r0, #5519	; 0x158f
    3470:	01040200 	mrseq	r0, R12_usr
    3474:	02002e06 	andeq	r2, r0, #6, 28	; 0x60
    3478:	00ac0304 	adceq	r0, ip, r4, lsl #6
    347c:	9e040402 	cdpls	4, 0, cr0, cr4, cr2, {0}
    3480:	0a040200 	beq	103c88 <__Stack_Size+0x103888>
    3484:	04020058 	streq	r0, [r2], #-88	; 0x58
    3488:	02002e02 	andeq	r2, r0, #2, 28
    348c:	022e0b04 	eoreq	r0, lr, #4, 22	; 0x1000
    3490:	0101000e 	tsteq	r1, lr
    3494:	00020500 	andeq	r0, r2, r0, lsl #10
    3498:	03000000 	movweq	r0, #0
    349c:	1301059b 	movwne	r0, #5531	; 0x159b
    34a0:	00070291 	muleq	r7, r1, r2
    34a4:	05000101 	streq	r0, [r0, #-257]	; 0x101
    34a8:	00000002 	andeq	r0, r0, r2
    34ac:	05a70300 	streq	r0, [r7, #768]!	; 0x300
    34b0:	02911301 	addseq	r1, r1, #67108864	; 0x4000000
    34b4:	01010007 	tsteq	r1, r7
    34b8:	00020500 	andeq	r0, r2, r0, lsl #10
    34bc:	03000000 	movweq	r0, #0
    34c0:	130105b3 	movwne	r0, #5555	; 0x15b3
    34c4:	2546a1bc 	strbcs	sl, [r6, #-444]	; 0x1bc
    34c8:	01000702 	tsteq	r0, r2, lsl #14
    34cc:	02050001 	andeq	r0, r5, #1
    34d0:	00000000 	andeq	r0, r0, r0
    34d4:	0105c403 	tsteq	r5, r3, lsl #8
    34d8:	30d83013 	sbcscc	r3, r8, r3, lsl r0
    34dc:	01000f02 	tsteq	r0, r2, lsl #30
    34e0:	02050001 	andeq	r0, r5, #1
    34e4:	00000000 	andeq	r0, r0, r0
    34e8:	0105d703 	tsteq	r5, r3, lsl #14
    34ec:	00030216 	andeq	r0, r3, r6, lsl r2
    34f0:	05000101 	streq	r0, [r0, #-257]	; 0x101
    34f4:	00251802 	eoreq	r1, r5, r2, lsl #16
    34f8:	05e40308 	strbeq	r0, [r4, #776]!	; 0x308
    34fc:	02301601 	eorseq	r1, r0, #1048576	; 0x100000
    3500:	01010003 	tsteq	r1, r3
    3504:	000000bd 	strheq	r0, [r0], -sp
    3508:	00870002 	addeq	r0, r7, r2
    350c:	01020000 	mrseq	r0, (UNDEF: 2)
    3510:	000d0efb 	strdeq	r0, [sp], -fp
    3514:	01010101 	tsteq	r1, r1, lsl #2
    3518:	01000000 	mrseq	r0, (UNDEF: 0)
    351c:	6c010000 	stcvs	0, cr0, [r1], {-0}
    3520:	552f6269 	strpl	r6, [pc, #-617]!	; 32bf <__Stack_Size+0x2ebf>
    3524:	6c5f4253 	lfmvs	f4, 2, [pc], {83}	; 0x53
    3528:	732f6269 	teqvc	pc, #-1879048186	; 0x90000006
    352c:	6c006372 	stcvs	3, cr6, [r0], {114}	; 0x72
    3530:	692f6269 	stmdbvs	pc!, {r0, r3, r5, r6, r9, sp, lr}	; <UNPREDICTABLE>
    3534:	2e00636e 	cdpcs	3, 0, cr6, cr0, cr14, {3}
    3538:	62696c2f 	rsbvs	r6, r9, #12032	; 0x2f00
    353c:	4253552f 	subsmi	r5, r3, #197132288	; 0xbc00000
    3540:	62696c5f 	rsbvs	r6, r9, #24320	; 0x5f00
    3544:	636e692f 	cmnvs	lr, #770048	; 0xbc000
    3548:	73750000 	cmnvc	r5, #0
    354c:	69735f62 	ldmdbvs	r3!, {r1, r5, r6, r8, r9, sl, fp, ip, lr}^
    3550:	00632e6c 	rsbeq	r2, r3, ip, ror #28
    3554:	73000001 	movwvc	r0, #1
    3558:	32336d74 	eorscc	r6, r3, #116, 26	; 0x1d00
    355c:	78303166 	ldmdavc	r0!, {r1, r2, r5, r6, r8, ip, sp}
    3560:	7079745f 	rsbsvc	r7, r9, pc, asr r4
    3564:	00682e65 	rsbeq	r2, r8, r5, ror #28
    3568:	75000002 	strvc	r0, [r0, #-2]
    356c:	725f6273 	subsvc	r6, pc, #805306375	; 0x30000007
    3570:	2e736765 	cdpcs	7, 7, cr6, cr3, cr5, {3}
    3574:	00030068 	andeq	r0, r3, r8, rrx
    3578:	62737500 	rsbsvs	r7, r3, #0, 10
    357c:	696e695f 	stmdbvs	lr!, {r0, r1, r2, r3, r4, r6, r8, fp, sp, lr}^
    3580:	00682e74 	rsbeq	r2, r8, r4, ror lr
    3584:	75000003 	strvc	r0, [r0, #-3]
    3588:	6d5f6273 	lfmvs	f6, 2, [pc, #-460]	; 33c4 <__Stack_Size+0x2fc4>
    358c:	682e6d65 	stmdavs	lr!, {r0, r2, r5, r6, r8, sl, fp, sp, lr}
    3590:	00000300 	andeq	r0, r0, r0, lsl #6
    3594:	02050000 	andeq	r0, r5, #0
    3598:	08002524 	stmdaeq	r0, {r2, r5, r8, sl, sp}
    359c:	17012303 	strne	r2, [r1, -r3, lsl #6]
    35a0:	3e211f2f 	cdpcc	15, 2, cr1, cr1, cr15, {1}
    35a4:	022e0a03 	eoreq	r0, lr, #12288	; 0x3000
    35a8:	01010007 	tsteq	r1, r7
    35ac:	44020500 	strmi	r0, [r2], #-1280	; 0x500
    35b0:	03080025 	movweq	r0, #32805	; 0x8025
    35b4:	260100df 			; <UNDEFINED> instruction: 0x260100df
    35b8:	263c7a03 	ldrtcs	r7, [ip], -r3, lsl #20
    35bc:	8213033f 	andshi	r0, r3, #-67108864	; 0xfc000000
    35c0:	01000202 	tsteq	r0, r2, lsl #4
    35c4:	0000e501 	andeq	lr, r0, r1, lsl #10
    35c8:	88000200 	stmdahi	r0, {r9}
    35cc:	02000000 	andeq	r0, r0, #0
    35d0:	0d0efb01 	vstreq	d15, [lr, #-4]
    35d4:	01010100 	mrseq	r0, (UNDEF: 17)
    35d8:	00000001 	andeq	r0, r0, r1
    35dc:	01000001 	tsteq	r0, r1
    35e0:	2f62696c 	svccs	0x0062696c
    35e4:	5f425355 	svcpl	0x00425355
    35e8:	2f62696c 	svccs	0x0062696c
    35ec:	00637273 	rsbeq	r7, r3, r3, ror r2
    35f0:	2f62696c 	svccs	0x0062696c
    35f4:	00636e69 	rsbeq	r6, r3, r9, ror #28
    35f8:	696c2f2e 	stmdbvs	ip!, {r1, r2, r3, r5, r8, r9, sl, fp, sp}^
    35fc:	53552f62 	cmppl	r5, #392	; 0x188
    3600:	696c5f42 	stmdbvs	ip!, {r1, r6, r8, r9, sl, fp, ip, lr}^
    3604:	6e692f62 	cdpvs	15, 6, cr2, cr9, cr2, {3}
    3608:	75000063 	strvc	r0, [r0, #-99]	; 0x63
    360c:	695f6273 	ldmdbvs	pc, {r0, r1, r4, r5, r6, r9, sp, lr}^	; <UNPREDICTABLE>
    3610:	632e746e 	teqvs	lr, #1845493760	; 0x6e000000
    3614:	00000100 	andeq	r0, r0, r0, lsl #2
    3618:	336d7473 	cmncc	sp, #1929379840	; 0x73000000
    361c:	30316632 	eorscc	r6, r1, r2, lsr r6
    3620:	79745f78 	ldmdbvc	r4!, {r3, r4, r5, r6, r8, r9, sl, fp, ip, lr}^
    3624:	682e6570 	stmdavs	lr!, {r4, r5, r6, r8, sl, sp, lr}
    3628:	00000200 	andeq	r0, r0, r0, lsl #4
    362c:	5f627375 	svcpl	0x00627375
    3630:	73676572 	cmnvc	r7, #478150656	; 0x1c800000
    3634:	0300682e 	movweq	r6, #2094	; 0x82e
    3638:	73750000 	cmnvc	r5, #0
    363c:	6e695f62 	cdpvs	15, 6, cr5, cr9, cr2, {3}
    3640:	682e7469 	stmdavs	lr!, {r0, r3, r5, r6, sl, ip, sp, lr}
    3644:	00000300 	andeq	r0, r0, r0, lsl #6
    3648:	5f627375 	svcpl	0x00627375
    364c:	65726f63 	ldrbvs	r6, [r2, #-3939]!	; 0xf63
    3650:	0300682e 	movweq	r6, #2094	; 0x82e
    3654:	00000000 	andeq	r0, r0, r0
    3658:	25680205 	strbcs	r0, [r8, #-517]!	; 0x205
    365c:	2a030800 	bcs	c5664 <__Stack_Size+0xc5264>
    3660:	853e2101 	ldrhi	r2, [lr, #-257]!	; 0x101
    3664:	2e0a0359 	mcrcs	3, 0, r0, cr10, cr9, {2}
    3668:	4b2f1f3d 	blmi	bcb364 <__Stack_Size+0xbcaf64>
    366c:	5944cc4c 	stmdbpl	r4, {r2, r3, r6, sl, fp, lr, pc}^
    3670:	4c3c0e03 	ldcmi	14, cr0, [ip], #-12
    3674:	5a43594c 	bpl	10d9bac <__Stack_Size+0x10d97ac>
    3678:	d7083159 	smlsdle	r8, r9, r1, r3
    367c:	91200903 	teqls	r0, r3, lsl #18
    3680:	311d3f5b 	tstcc	sp, fp, asr pc
    3684:	1d935b4e 	vldrne	d5, [r3, #312]	; 0x138
    3688:	13025e31 	movwne	r5, #11825	; 0x2e31
    368c:	00010100 	andeq	r0, r1, r0, lsl #2
    3690:	00000205 	andeq	r0, r0, r5, lsl #4
    3694:	98030000 	stmdals	r3, {}	; <UNPREDICTABLE>
    3698:	76230101 	strtvc	r0, [r3], -r1, lsl #2
    369c:	31675a3e 	cmncc	r7, lr, lsr sl
    36a0:	31311d3f 	teqcc	r1, pc, lsr sp
    36a4:	311d3f31 	tstcc	sp, r1, lsr pc
    36a8:	000b025e 	andeq	r0, fp, lr, asr r2
    36ac:	Address 0x00000000000036ac is out of bounds.


Disassembly of section .debug_frame:

00000000 <.debug_frame>:
* Input          : None.
* Output         : None.
* Return         : None.
*******************************************************************************/
void CTR_HP(void)
{
       0:	0000000c 	andeq	r0, r0, ip
  u32 wEPVal = 0;

  while (((wIstr = _GetISTR()) & ISTR_CTR) != 0)
       4:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
       8:	7c020001 	stcvc	0, cr0, [r2], {1}
       c:	000d0c0e 	andeq	r0, sp, lr, lsl #24
  {
    _SetISTR((u16)CLR_CTR); /* clear CTR flag */
      10:	0000000c 	andeq	r0, r0, ip
      14:	00000000 	andeq	r0, r0, r0
    /* extract highest priority endpoint number */
    EPindex = (u8)(wIstr & ISTR_EP_ID);
      18:	080001a4 	stmdaeq	r0, {r2, r5, r7, r8}
      1c:	0000000c 	andeq	r0, r0, ip
    /* process related endpoint register */
    wEPVal = _GetENDPOINT(EPindex);
      20:	0000000c 	andeq	r0, r0, ip
      24:	00000000 	andeq	r0, r0, r0
      28:	080001b0 	stmdaeq	r0, {r4, r5, r7, r8}
    if ((wEPVal & EP_CTR_RX) != 0)
      2c:	00000014 	andeq	r0, r0, r4, lsl r0
    {
      /* clear int flag */
      _ClearEP_CTR_RX(EPindex);
      30:	0000000c 	andeq	r0, r0, ip
      34:	00000000 	andeq	r0, r0, r0
      38:	080001c4 	stmdaeq	r0, {r2, r6, r7, r8}

      /* call OUT service function */
      (*pEpInt_OUT[EPindex-1])();
      3c:	00000014 	andeq	r0, r0, r4, lsl r0

    } /* if((wEPVal & EP_CTR_RX) */
    else if ((wEPVal & EP_CTR_TX) != 0)
      40:	00000014 	andeq	r0, r0, r4, lsl r0
    {
      /* clear int flag */
      _ClearEP_CTR_TX(EPindex);
      44:	00000000 	andeq	r0, r0, r0
      48:	080001d8 	stmdaeq	r0, {r3, r4, r6, r7, r8}
      4c:	0000004e 	andeq	r0, r0, lr, asr #32

      /* call IN service function */
      (*pEpInt_IN[EPindex-1])();
      50:	8e180e41 	cdphi	14, 1, cr0, cr8, cr1, {2}
      54:	040e6401 	streq	r6, [lr], #-1025	; 0x401
      58:	0000000c 	andeq	r0, r0, ip
	...


    } /* if((wEPVal & EP_CTR_TX) != 0) */

  }/* while(...) */
}
      64:	00000014 	andeq	r0, r0, r4, lsl r0
      68:	0000000c 	andeq	r0, r0, ip
	...
      74:	00000030 	andeq	r0, r0, r0, lsr r0
      78:	00000014 	andeq	r0, r0, r4, lsl r0
      7c:	00000000 	andeq	r0, r0, r0
      80:	08000228 	stmdaeq	r0, {r3, r5, r9}
      84:	00000028 	andeq	r0, r0, r8, lsr #32
      88:	84080e41 	strhi	r0, [r8], #-3649	; 0xe41
      8c:	00018e02 	andeq	r8, r1, r2, lsl #28
      90:	00000020 	andeq	r0, r0, r0, lsr #32
	...
      9c:	0000004a 	andeq	r0, r0, sl, asr #32
      a0:	83100e41 	tsthi	r0, #1040	; 0x410
      a4:	85038404 	strhi	r8, [r3, #-1028]	; 0x404
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM7, ENABLE);
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM7, DISABLE);
      break;
      
    case TIM8_BASE:
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_TIM8, ENABLE);
      a8:	62018e02 	andvs	r8, r1, #2, 28
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_TIM8, DISABLE);  
      ac:	c3c4c5ce 	bicgt	ip, r4, #864026624	; 0x33800000
      b0:	0000000e 	andeq	r0, r0, lr
      break; 
      
    default:
      break;
  }
}
      b4:	00000014 	andeq	r0, r0, r4, lsl r0
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM7, DISABLE);
      break;
      
    case TIM8_BASE:
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_TIM8, ENABLE);
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_TIM8, DISABLE);  
      b8:	00000000 	andeq	r0, r0, r0
      bc:	08000250 	stmdaeq	r0, {r4, r6, r9}
      c0:	00000012 	andeq	r0, r0, r2, lsl r0
      c4:	84080e41 	strhi	r0, [r8], #-3649	; 0xe41
      c8:	00018e02 	andeq	r8, r1, r2, lsl #28
      cc:	00000018 	andeq	r0, r0, r8, lsl r0
      d0:	00000000 	andeq	r0, r0, r0
      d4:	08000262 	stmdaeq	r0, {r1, r5, r6, r9}
      d8:	00000034 	andeq	r0, r0, r4, lsr r0
      dc:	84080e41 	strhi	r0, [r8], #-3649	; 0xe41
      e0:	57018e02 	strpl	r8, [r1, -r2, lsl #28]
      e4:	000ec4ce 	andeq	ip, lr, lr, asr #9
      e8:	00000018 	andeq	r0, r0, r8, lsl r0
      ec:	00000000 	andeq	r0, r0, r0
      f0:	08000296 	stmdaeq	r0, {r1, r2, r4, r7, r9}
      f4:	00000014 	andeq	r0, r0, r4, lsl r0
      f8:	84080e41 	strhi	r0, [r8], #-3649	; 0xe41
      fc:	47018e02 	strmi	r8, [r1, -r2, lsl #28]
     100:	000ec4ce 	andeq	ip, lr, lr, asr #9
     104:	00000018 	andeq	r0, r0, r8, lsl r0
     108:	00000000 	andeq	r0, r0, r0
     10c:	080002aa 	stmdaeq	r0, {r1, r3, r5, r7, r9}
     110:	00000014 	andeq	r0, r0, r4, lsl r0
     114:	84080e41 	strhi	r0, [r8], #-3649	; 0xe41
     118:	47018e02 	strmi	r8, [r1, -r2, lsl #28]
     11c:	000ec4ce 	andeq	ip, lr, lr, asr #9
     120:	00000020 	andeq	r0, r0, r0, lsr #32
	...
     12c:	0000004a 	andeq	r0, r0, sl, asr #32
     130:	83100e41 	tsthi	r0, #1040	; 0x410
     134:	85038404 	strhi	r8, [r3, #-1028]	; 0x404
     138:	62018e02 	andvs	r8, r1, #2, 28
     13c:	c3c4c5ce 	bicgt	ip, r4, #864026624	; 0x33800000
     140:	0000000e 	andeq	r0, r0, lr
     144:	00000014 	andeq	r0, r0, r4, lsl r0
     148:	00000000 	andeq	r0, r0, r0
     14c:	080002be 	stmdaeq	r0, {r1, r2, r3, r4, r5, r7, r9}
     150:	00000012 	andeq	r0, r0, r2, lsl r0
     154:	84080e41 	strhi	r0, [r8], #-3649	; 0xe41
     158:	00018e02 	andeq	r8, r1, r2, lsl #28
     15c:	00000018 	andeq	r0, r0, r8, lsl r0
	...
     168:	00000034 	andeq	r0, r0, r4, lsr r0
     16c:	84080e41 	strhi	r0, [r8], #-3649	; 0xe41
     170:	57018e02 	strpl	r8, [r1, -r2, lsl #28]
     174:	000ec4ce 	andeq	ip, lr, lr, asr #9
     178:	00000018 	andeq	r0, r0, r8, lsl r0
	...
     184:	00000014 	andeq	r0, r0, r4, lsl r0
     188:	84080e41 	strhi	r0, [r8], #-3649	; 0xe41
     18c:	47018e02 	strmi	r8, [r1, -r2, lsl #28]
     190:	000ec4ce 	andeq	ip, lr, lr, asr #9
     194:	00000018 	andeq	r0, r0, r8, lsl r0
	...
     1a0:	00000014 	andeq	r0, r0, r4, lsl r0
     1a4:	84080e41 	strhi	r0, [r8], #-3649	; 0xe41
     1a8:	47018e02 	strmi	r8, [r1, -r2, lsl #28]
     1ac:	000ec4ce 	andeq	ip, lr, lr, asr #9
     1b0:	0000000c 	andeq	r0, r0, ip
	...
     1bc:	00000020 	andeq	r0, r0, r0, lsr #32
     1c0:	00000018 	andeq	r0, r0, r8, lsl r0
     1c4:	00000000 	andeq	r0, r0, r0
     1c8:	080002d0 	stmdaeq	r0, {r4, r6, r7, r9}
     1cc:	0000002c 	andeq	r0, r0, ip, lsr #32
     1d0:	84080e41 	strhi	r0, [r8], #-3649	; 0xe41
     1d4:	50018e02 	andpl	r8, r1, r2, lsl #28
     1d8:	000ec4ce 	andeq	ip, lr, lr, asr #9
     1dc:	00000018 	andeq	r0, r0, r8, lsl r0
     1e0:	00000000 	andeq	r0, r0, r0
     1e4:	080002fc 	stmdaeq	r0, {r2, r3, r4, r5, r6, r7, r9}
     1e8:	0000002e 	andeq	r0, r0, lr, lsr #32
     1ec:	840c0e41 	strhi	r0, [ip], #-3649	; 0xe41
     1f0:	8e028503 	cfsh32hi	mvfx8, mvfx2, #3
     1f4:	00000001 	andeq	r0, r0, r1
     1f8:	00000018 	andeq	r0, r0, r8, lsl r0
     1fc:	00000000 	andeq	r0, r0, r0
     200:	0800032a 	stmdaeq	r0, {r1, r3, r5, r8, r9}
     204:	00000024 	andeq	r0, r0, r4, lsr #32
     208:	840c0e42 	strhi	r0, [ip], #-3650	; 0xe42
     20c:	8e028503 	cfsh32hi	mvfx8, mvfx2, #3
     210:	00000001 	andeq	r0, r0, r1
     214:	0000001c 	andeq	r0, r0, ip, lsl r0
     218:	00000000 	andeq	r0, r0, r0
     21c:	08000350 	stmdaeq	r0, {r4, r6, r8, r9}
     220:	000000b8 	strheq	r0, [r0], -r8
     224:	840c0e41 	strhi	r0, [ip], #-3649	; 0xe41
     228:	8e028503 	cfsh32hi	mvfx8, mvfx2, #3
     22c:	200e4301 	andcs	r4, lr, r1, lsl #6
     230:	0c0e5102 	stfeqs	f5, [lr], {2}
     234:	00000024 	andeq	r0, r0, r4, lsr #32
     238:	00000000 	andeq	r0, r0, r0
     23c:	08000408 	stmdaeq	r0, {r3, sl}
     240:	000003fc 	strdeq	r0, [r0], -ip
     244:	84240e42 	strthi	r0, [r4], #-3650	; 0xe42
     248:	86088509 	strhi	r8, [r8], -r9, lsl #10
     24c:	88068707 	stmdahi	r6, {r0, r1, r2, r8, r9, sl, pc}
     250:	8a048905 	bhi	12266c <__Stack_Size+0x12226c>
     254:	8e028b03 	vmlahi.f64	d8, d2, d3
     258:	580e4201 	stmdapl	lr, {r0, r9, lr}
     25c:	0000001c 	andeq	r0, r0, ip, lsl r0
     260:	00000000 	andeq	r0, r0, r0
     264:	08000804 	stmdaeq	r0, {r2, fp}
     268:	0000008c 	andeq	r0, r0, ip, lsl #1
     26c:	84080e41 	strhi	r0, [r8], #-3649	; 0xe41
     270:	54018e02 	strpl	r8, [r1], #-3586	; 0xe02
     274:	0ec4ce0a 	cdpeq	14, 12, cr12, cr4, cr10, {0}
     278:	000b4400 	andeq	r4, fp, r0, lsl #8
     27c:	00000024 	andeq	r0, r0, r4, lsr #32
     280:	00000000 	andeq	r0, r0, r0
     284:	08000890 	stmdaeq	r0, {r4, r7, fp}
     288:	00000108 	andeq	r0, r0, r8, lsl #2
     28c:	84280e42 	strthi	r0, [r8], #-3650	; 0xe42
     290:	86068507 	strhi	r8, [r6], -r7, lsl #10
     294:	88048705 	stmdahi	r4, {r0, r2, r8, r9, sl, pc}
     298:	8e028903 	cdphi	9, 0, cr8, cr2, cr3, {0}
     29c:	0e780201 	cdpeq	2, 7, cr0, cr8, cr1, {0}
     2a0:	0000001c 	andeq	r0, r0, ip, lsl r0
     2a4:	00000018 	andeq	r0, r0, r8, lsl r0
     2a8:	00000000 	andeq	r0, r0, r0
     2ac:	08000998 	stmdaeq	r0, {r3, r4, r7, r8, fp}
     2b0:	0000007c 	andeq	r0, r0, ip, ror r0
     2b4:	84180e41 	ldrhi	r0, [r8], #-3649	; 0xe41
     2b8:	8e028503 	cfsh32hi	mvfx8, mvfx2, #3
     2bc:	0c0e7c01 	stceq	12, cr7, [lr], {1}
     2c0:	00000020 	andeq	r0, r0, r0, lsr #32
     2c4:	00000000 	andeq	r0, r0, r0
     2c8:	08000a14 	stmdaeq	r0, {r2, r4, r9, fp}
     2cc:	00000150 	andeq	r0, r0, r0, asr r1
     2d0:	84180e41 	ldrhi	r0, [r8], #-3649	; 0xe41
     2d4:	86038504 	strhi	r8, [r3], -r4, lsl #10
     2d8:	02018e02 	andeq	r8, r1, #2, 28
     2dc:	100e0a7d 	andne	r0, lr, sp, ror sl
     2e0:	00000b41 	andeq	r0, r0, r1, asr #22
     2e4:	0000000c 	andeq	r0, r0, ip
     2e8:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
     2ec:	7c020001 	stcvc	0, cr0, [r2], {1}
     2f0:	000d0c0e 	andeq	r0, sp, lr, lsl #24
     2f4:	0000000c 	andeq	r0, r0, ip
     2f8:	000002e4 	andeq	r0, r0, r4, ror #5
     2fc:	08000b64 	stmdaeq	r0, {r2, r5, r6, r8, r9, fp}
     300:	00000002 	andeq	r0, r0, r2
     304:	0000000c 	andeq	r0, r0, ip
     308:	000002e4 	andeq	r0, r0, r4, ror #5
     30c:	08000b66 	stmdaeq	r0, {r1, r2, r5, r6, r8, r9, fp}
     310:	00000002 	andeq	r0, r0, r2
     314:	0000000c 	andeq	r0, r0, ip
     318:	000002e4 	andeq	r0, r0, r4, ror #5
     31c:	08000b68 	stmdaeq	r0, {r3, r5, r6, r8, r9, fp}
     320:	00000002 	andeq	r0, r0, r2
     324:	0000000c 	andeq	r0, r0, ip
     328:	000002e4 	andeq	r0, r0, r4, ror #5
     32c:	08000b6a 	stmdaeq	r0, {r1, r3, r5, r6, r8, r9, fp}
     330:	00000002 	andeq	r0, r0, r2
     334:	0000000c 	andeq	r0, r0, ip
     338:	000002e4 	andeq	r0, r0, r4, ror #5
     33c:	08000b6c 	stmdaeq	r0, {r2, r3, r5, r6, r8, r9, fp}
     340:	00000002 	andeq	r0, r0, r2
     344:	0000000c 	andeq	r0, r0, ip
     348:	000002e4 	andeq	r0, r0, r4, ror #5
     34c:	08000b6e 	stmdaeq	r0, {r1, r2, r3, r5, r6, r8, r9, fp}
     350:	00000002 	andeq	r0, r0, r2
     354:	0000000c 	andeq	r0, r0, ip
     358:	000002e4 	andeq	r0, r0, r4, ror #5
     35c:	08000b70 	stmdaeq	r0, {r4, r5, r6, r8, r9, fp}
     360:	00000002 	andeq	r0, r0, r2
     364:	0000000c 	andeq	r0, r0, ip
     368:	000002e4 	andeq	r0, r0, r4, ror #5
     36c:	08000b72 	stmdaeq	r0, {r1, r4, r5, r6, r8, r9, fp}
     370:	00000002 	andeq	r0, r0, r2
     374:	0000000c 	andeq	r0, r0, ip
     378:	000002e4 	andeq	r0, r0, r4, ror #5
     37c:	08000b74 	stmdaeq	r0, {r2, r4, r5, r6, r8, r9, fp}
     380:	00000014 	andeq	r0, r0, r4, lsl r0
     384:	0000000c 	andeq	r0, r0, ip
     388:	000002e4 	andeq	r0, r0, r4, ror #5
     38c:	08000b88 	stmdaeq	r0, {r3, r7, r8, r9, fp}
     390:	00000002 	andeq	r0, r0, r2
     394:	0000000c 	andeq	r0, r0, ip
     398:	000002e4 	andeq	r0, r0, r4, ror #5
     39c:	08000b8a 	stmdaeq	r0, {r1, r3, r7, r8, r9, fp}
     3a0:	00000002 	andeq	r0, r0, r2
     3a4:	0000000c 	andeq	r0, r0, ip
     3a8:	000002e4 	andeq	r0, r0, r4, ror #5
     3ac:	08000b8c 	stmdaeq	r0, {r2, r3, r7, r8, r9, fp}
     3b0:	00000002 	andeq	r0, r0, r2
     3b4:	0000000c 	andeq	r0, r0, ip
     3b8:	000002e4 	andeq	r0, r0, r4, ror #5
     3bc:	08000b8e 	stmdaeq	r0, {r1, r2, r3, r7, r8, r9, fp}
     3c0:	00000002 	andeq	r0, r0, r2
     3c4:	0000000c 	andeq	r0, r0, ip
     3c8:	000002e4 	andeq	r0, r0, r4, ror #5
     3cc:	08000b90 	stmdaeq	r0, {r4, r7, r8, r9, fp}
     3d0:	00000002 	andeq	r0, r0, r2
     3d4:	0000000c 	andeq	r0, r0, ip
     3d8:	000002e4 	andeq	r0, r0, r4, ror #5
     3dc:	08000b92 	stmdaeq	r0, {r1, r4, r7, r8, r9, fp}
     3e0:	00000002 	andeq	r0, r0, r2
     3e4:	0000000c 	andeq	r0, r0, ip
     3e8:	000002e4 	andeq	r0, r0, r4, ror #5
     3ec:	08000b94 	stmdaeq	r0, {r2, r4, r7, r8, r9, fp}
     3f0:	00000002 	andeq	r0, r0, r2
     3f4:	0000000c 	andeq	r0, r0, ip
     3f8:	000002e4 	andeq	r0, r0, r4, ror #5
     3fc:	08000b96 	stmdaeq	r0, {r1, r2, r4, r7, r8, r9, fp}
     400:	00000002 	andeq	r0, r0, r2
     404:	0000000c 	andeq	r0, r0, ip
     408:	000002e4 	andeq	r0, r0, r4, ror #5
     40c:	08000b98 	stmdaeq	r0, {r3, r4, r7, r8, r9, fp}
     410:	00000002 	andeq	r0, r0, r2
     414:	0000000c 	andeq	r0, r0, ip
     418:	000002e4 	andeq	r0, r0, r4, ror #5
     41c:	08000b9a 	stmdaeq	r0, {r1, r3, r4, r7, r8, r9, fp}
     420:	00000002 	andeq	r0, r0, r2
     424:	0000000c 	andeq	r0, r0, ip
     428:	000002e4 	andeq	r0, r0, r4, ror #5
     42c:	08000b9c 	stmdaeq	r0, {r2, r3, r4, r7, r8, r9, fp}
     430:	00000002 	andeq	r0, r0, r2
     434:	0000000c 	andeq	r0, r0, ip
     438:	000002e4 	andeq	r0, r0, r4, ror #5
     43c:	00000000 	andeq	r0, r0, r0
     440:	00000002 	andeq	r0, r0, r2
     444:	0000000c 	andeq	r0, r0, ip
     448:	000002e4 	andeq	r0, r0, r4, ror #5
     44c:	00000000 	andeq	r0, r0, r0
     450:	00000002 	andeq	r0, r0, r2
     454:	0000000c 	andeq	r0, r0, ip
     458:	000002e4 	andeq	r0, r0, r4, ror #5
     45c:	00000000 	andeq	r0, r0, r0
     460:	00000002 	andeq	r0, r0, r2
     464:	0000000c 	andeq	r0, r0, ip
     468:	000002e4 	andeq	r0, r0, r4, ror #5
     46c:	00000000 	andeq	r0, r0, r0
     470:	00000002 	andeq	r0, r0, r2
     474:	0000000c 	andeq	r0, r0, ip
     478:	000002e4 	andeq	r0, r0, r4, ror #5
     47c:	00000000 	andeq	r0, r0, r0
     480:	00000002 	andeq	r0, r0, r2
     484:	0000000c 	andeq	r0, r0, ip
     488:	000002e4 	andeq	r0, r0, r4, ror #5
     48c:	00000000 	andeq	r0, r0, r0
     490:	00000002 	andeq	r0, r0, r2
     494:	0000000c 	andeq	r0, r0, ip
     498:	000002e4 	andeq	r0, r0, r4, ror #5
     49c:	00000000 	andeq	r0, r0, r0
     4a0:	00000002 	andeq	r0, r0, r2
     4a4:	0000000c 	andeq	r0, r0, ip
     4a8:	000002e4 	andeq	r0, r0, r4, ror #5
     4ac:	08000b9e 	stmdaeq	r0, {r1, r2, r3, r4, r7, r8, r9, fp}
     4b0:	00000002 	andeq	r0, r0, r2
     4b4:	0000000c 	andeq	r0, r0, ip
     4b8:	000002e4 	andeq	r0, r0, r4, ror #5
     4bc:	08000ba0 	stmdaeq	r0, {r5, r7, r8, r9, fp}
     4c0:	00000002 	andeq	r0, r0, r2
     4c4:	0000000c 	andeq	r0, r0, ip
     4c8:	000002e4 	andeq	r0, r0, r4, ror #5
     4cc:	08000ba2 	stmdaeq	r0, {r1, r5, r7, r8, r9, fp}
     4d0:	00000004 	andeq	r0, r0, r4
     4d4:	0000000c 	andeq	r0, r0, ip
     4d8:	000002e4 	andeq	r0, r0, r4, ror #5
     4dc:	08000ba6 	stmdaeq	r0, {r1, r2, r5, r7, r8, r9, fp}
     4e0:	00000002 	andeq	r0, r0, r2
     4e4:	0000000c 	andeq	r0, r0, ip
     4e8:	000002e4 	andeq	r0, r0, r4, ror #5
     4ec:	08000ba8 	stmdaeq	r0, {r3, r5, r7, r8, r9, fp}
     4f0:	00000002 	andeq	r0, r0, r2
     4f4:	0000000c 	andeq	r0, r0, ip
     4f8:	000002e4 	andeq	r0, r0, r4, ror #5
     4fc:	08000baa 	stmdaeq	r0, {r1, r3, r5, r7, r8, r9, fp}
     500:	00000002 	andeq	r0, r0, r2
     504:	0000000c 	andeq	r0, r0, ip
     508:	000002e4 	andeq	r0, r0, r4, ror #5
     50c:	08000bac 	stmdaeq	r0, {r2, r3, r5, r7, r8, r9, fp}
     510:	00000002 	andeq	r0, r0, r2
     514:	0000000c 	andeq	r0, r0, ip
     518:	000002e4 	andeq	r0, r0, r4, ror #5
     51c:	08000bae 	stmdaeq	r0, {r1, r2, r3, r5, r7, r8, r9, fp}
     520:	00000002 	andeq	r0, r0, r2
     524:	0000000c 	andeq	r0, r0, ip
     528:	000002e4 	andeq	r0, r0, r4, ror #5
     52c:	08000bb0 	stmdaeq	r0, {r4, r5, r7, r8, r9, fp}
     530:	00000002 	andeq	r0, r0, r2
     534:	0000000c 	andeq	r0, r0, ip
     538:	000002e4 	andeq	r0, r0, r4, ror #5
     53c:	08000bb2 	stmdaeq	r0, {r1, r4, r5, r7, r8, r9, fp}
     540:	00000002 	andeq	r0, r0, r2
     544:	00000018 	andeq	r0, r0, r8, lsl r0
     548:	000002e4 	andeq	r0, r0, r4, ror #5
     54c:	08000bb4 	stmdaeq	r0, {r2, r4, r5, r7, r8, r9, fp}
     550:	00000014 	andeq	r0, r0, r4, lsl r0
     554:	83080e41 	movwhi	r0, #36417	; 0x8e41
     558:	47018e02 	strmi	r8, [r1, -r2, lsl #28]
     55c:	000ec3ce 	andeq	ip, lr, lr, asr #7
     560:	0000000c 	andeq	r0, r0, ip
     564:	000002e4 	andeq	r0, r0, r4, ror #5
     568:	08000bc8 	stmdaeq	r0, {r3, r6, r7, r8, r9, fp}
     56c:	00000002 	andeq	r0, r0, r2
     570:	0000000c 	andeq	r0, r0, ip
     574:	000002e4 	andeq	r0, r0, r4, ror #5
     578:	08000bca 	stmdaeq	r0, {r1, r3, r6, r7, r8, r9, fp}
     57c:	00000002 	andeq	r0, r0, r2
     580:	0000000c 	andeq	r0, r0, ip
     584:	000002e4 	andeq	r0, r0, r4, ror #5
     588:	08000bcc 	stmdaeq	r0, {r2, r3, r6, r7, r8, r9, fp}
     58c:	00000002 	andeq	r0, r0, r2
     590:	0000000c 	andeq	r0, r0, ip
     594:	000002e4 	andeq	r0, r0, r4, ror #5
     598:	08000bce 	stmdaeq	r0, {r1, r2, r3, r6, r7, r8, r9, fp}
     59c:	00000002 	andeq	r0, r0, r2
     5a0:	0000000c 	andeq	r0, r0, ip
     5a4:	000002e4 	andeq	r0, r0, r4, ror #5
     5a8:	08000bd0 	stmdaeq	r0, {r4, r6, r7, r8, r9, fp}
     5ac:	00000002 	andeq	r0, r0, r2
     5b0:	0000000c 	andeq	r0, r0, ip
     5b4:	000002e4 	andeq	r0, r0, r4, ror #5
     5b8:	08000bd2 	stmdaeq	r0, {r1, r4, r6, r7, r8, r9, fp}
     5bc:	00000002 	andeq	r0, r0, r2
     5c0:	0000000c 	andeq	r0, r0, ip
     5c4:	000002e4 	andeq	r0, r0, r4, ror #5
     5c8:	08000bd4 	stmdaeq	r0, {r2, r4, r6, r7, r8, r9, fp}
     5cc:	00000002 	andeq	r0, r0, r2
     5d0:	0000000c 	andeq	r0, r0, ip
     5d4:	000002e4 	andeq	r0, r0, r4, ror #5
     5d8:	08000bd6 	stmdaeq	r0, {r1, r2, r4, r6, r7, r8, r9, fp}
     5dc:	00000002 	andeq	r0, r0, r2
     5e0:	00000014 	andeq	r0, r0, r4, lsl r0
     5e4:	000002e4 	andeq	r0, r0, r4, ror #5
     5e8:	08000bd8 	stmdaeq	r0, {r3, r4, r6, r7, r8, r9, fp}
     5ec:	00000034 	andeq	r0, r0, r4, lsr r0
     5f0:	84080e41 	strhi	r0, [r8], #-3649	; 0xe41
     5f4:	00018e02 	andeq	r8, r1, r2, lsl #28
     5f8:	00000018 	andeq	r0, r0, r8, lsl r0
     5fc:	000002e4 	andeq	r0, r0, r4, ror #5
     600:	08000c0c 	stmdaeq	r0, {r2, r3, sl, fp}
     604:	0000003c 	andeq	r0, r0, ip, lsr r0
     608:	83100e42 	tsthi	r0, #1056	; 0x420
     60c:	85038404 	strhi	r8, [r3, #-1028]	; 0x404
     610:	00018e02 	andeq	r8, r1, r2, lsl #28
     614:	0000000c 	andeq	r0, r0, ip
     618:	000002e4 	andeq	r0, r0, r4, ror #5
     61c:	08000c48 	stmdaeq	r0, {r3, r6, sl, fp}
     620:	00000002 	andeq	r0, r0, r2
     624:	0000000c 	andeq	r0, r0, ip
     628:	000002e4 	andeq	r0, r0, r4, ror #5
     62c:	08000c4a 	stmdaeq	r0, {r1, r3, r6, sl, fp}
     630:	00000002 	andeq	r0, r0, r2
     634:	0000000c 	andeq	r0, r0, ip
     638:	000002e4 	andeq	r0, r0, r4, ror #5
     63c:	08000c4c 	stmdaeq	r0, {r2, r3, r6, sl, fp}
     640:	00000002 	andeq	r0, r0, r2
     644:	0000000c 	andeq	r0, r0, ip
     648:	000002e4 	andeq	r0, r0, r4, ror #5
     64c:	08000c4e 	stmdaeq	r0, {r1, r2, r3, r6, sl, fp}
     650:	00000002 	andeq	r0, r0, r2
     654:	0000000c 	andeq	r0, r0, ip
     658:	000002e4 	andeq	r0, r0, r4, ror #5
     65c:	08000c50 	stmdaeq	r0, {r4, r6, sl, fp}
     660:	00000002 	andeq	r0, r0, r2
     664:	0000000c 	andeq	r0, r0, ip
     668:	000002e4 	andeq	r0, r0, r4, ror #5
     66c:	08000c52 	stmdaeq	r0, {r1, r4, r6, sl, fp}
     670:	00000002 	andeq	r0, r0, r2
     674:	0000000c 	andeq	r0, r0, ip
     678:	000002e4 	andeq	r0, r0, r4, ror #5
     67c:	08000c54 	stmdaeq	r0, {r2, r4, r6, sl, fp}
     680:	00000002 	andeq	r0, r0, r2
     684:	0000000c 	andeq	r0, r0, ip
     688:	000002e4 	andeq	r0, r0, r4, ror #5
     68c:	08000c56 	stmdaeq	r0, {r1, r2, r4, r6, sl, fp}
     690:	00000002 	andeq	r0, r0, r2
     694:	0000000c 	andeq	r0, r0, ip
     698:	000002e4 	andeq	r0, r0, r4, ror #5
     69c:	08000c58 	stmdaeq	r0, {r3, r4, r6, sl, fp}
     6a0:	00000002 	andeq	r0, r0, r2
     6a4:	0000000c 	andeq	r0, r0, ip
     6a8:	000002e4 	andeq	r0, r0, r4, ror #5
     6ac:	08000c5a 	stmdaeq	r0, {r1, r3, r4, r6, sl, fp}
     6b0:	00000002 	andeq	r0, r0, r2
     6b4:	0000000c 	andeq	r0, r0, ip
     6b8:	000002e4 	andeq	r0, r0, r4, ror #5
     6bc:	08000c5c 	stmdaeq	r0, {r2, r3, r4, r6, sl, fp}
     6c0:	00000002 	andeq	r0, r0, r2
     6c4:	0000000c 	andeq	r0, r0, ip
     6c8:	000002e4 	andeq	r0, r0, r4, ror #5
     6cc:	08000c5e 	stmdaeq	r0, {r1, r2, r3, r4, r6, sl, fp}
     6d0:	00000002 	andeq	r0, r0, r2
     6d4:	0000000c 	andeq	r0, r0, ip
     6d8:	000002e4 	andeq	r0, r0, r4, ror #5
     6dc:	08000c60 	stmdaeq	r0, {r5, r6, sl, fp}
     6e0:	00000002 	andeq	r0, r0, r2
     6e4:	0000000c 	andeq	r0, r0, ip
     6e8:	000002e4 	andeq	r0, r0, r4, ror #5
     6ec:	08000c62 	stmdaeq	r0, {r1, r5, r6, sl, fp}
     6f0:	00000002 	andeq	r0, r0, r2
     6f4:	0000000c 	andeq	r0, r0, ip
     6f8:	000002e4 	andeq	r0, r0, r4, ror #5
     6fc:	08000c64 	stmdaeq	r0, {r2, r5, r6, sl, fp}
     700:	00000002 	andeq	r0, r0, r2
     704:	0000000c 	andeq	r0, r0, ip
     708:	000002e4 	andeq	r0, r0, r4, ror #5
     70c:	08000c66 	stmdaeq	r0, {r1, r2, r5, r6, sl, fp}
     710:	00000002 	andeq	r0, r0, r2
     714:	0000000c 	andeq	r0, r0, ip
     718:	000002e4 	andeq	r0, r0, r4, ror #5
     71c:	08000c68 	stmdaeq	r0, {r3, r5, r6, sl, fp}
     720:	00000002 	andeq	r0, r0, r2
     724:	0000000c 	andeq	r0, r0, ip
     728:	000002e4 	andeq	r0, r0, r4, ror #5
     72c:	08000c6a 	stmdaeq	r0, {r1, r3, r5, r6, sl, fp}
     730:	00000002 	andeq	r0, r0, r2
     734:	0000000c 	andeq	r0, r0, ip
     738:	000002e4 	andeq	r0, r0, r4, ror #5
     73c:	08000c6c 	stmdaeq	r0, {r2, r3, r5, r6, sl, fp}
     740:	00000002 	andeq	r0, r0, r2
     744:	0000000c 	andeq	r0, r0, ip
     748:	000002e4 	andeq	r0, r0, r4, ror #5
     74c:	08000c6e 	stmdaeq	r0, {r1, r2, r3, r5, r6, sl, fp}
     750:	00000002 	andeq	r0, r0, r2
     754:	0000000c 	andeq	r0, r0, ip
     758:	000002e4 	andeq	r0, r0, r4, ror #5
     75c:	08000c70 	stmdaeq	r0, {r4, r5, r6, sl, fp}
     760:	00000002 	andeq	r0, r0, r2
     764:	0000000c 	andeq	r0, r0, ip
     768:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
     76c:	7c020001 	stcvc	0, cr0, [r2], {1}
     770:	000d0c0e 	andeq	r0, sp, lr, lsl #24
     774:	0000000c 	andeq	r0, r0, ip
     778:	00000764 	andeq	r0, r0, r4, ror #14
     77c:	08000c74 	stmdaeq	r0, {r2, r4, r5, r6, sl, fp}
     780:	0000000c 	andeq	r0, r0, ip
     784:	00000028 	andeq	r0, r0, r8, lsr #32
     788:	00000764 	andeq	r0, r0, r4, ror #14
     78c:	08000c80 	stmdaeq	r0, {r7, sl, fp}
     790:	00000104 	andeq	r0, r0, r4, lsl #2
     794:	84240e42 	strthi	r0, [r4], #-3650	; 0xe42
     798:	86088509 	strhi	r8, [r8], -r9, lsl #10
     79c:	88068707 	stmdahi	r6, {r0, r1, r2, r8, r9, sl, pc}
     7a0:	8a048905 	bhi	122bbc <__Stack_Size+0x1227bc>
     7a4:	8e028b03 	vmlahi.f64	d8, d2, d3
     7a8:	380e4201 	stmdacc	lr, {r0, r9, lr}
     7ac:	240e6c02 	strcs	r6, [lr], #-3074	; 0xc02
     7b0:	00000020 	andeq	r0, r0, r0, lsr #32
     7b4:	00000764 	andeq	r0, r0, r4, ror #14
     7b8:	08000d84 	stmdaeq	r0, {r2, r7, r8, sl, fp}
     7bc:	0000005c 	andeq	r0, r0, ip, asr r0
     7c0:	83100e41 	tsthi	r0, #1040	; 0x410
     7c4:	85038404 	strhi	r8, [r3, #-1028]	; 0x404
     7c8:	61018e02 	tstvs	r1, r2, lsl #28
     7cc:	c3c4c5ce 	bicgt	ip, r4, #864026624	; 0x33800000
     7d0:	0000000e 	andeq	r0, r0, lr
     7d4:	0000000c 	andeq	r0, r0, ip
     7d8:	00000764 	andeq	r0, r0, r4, ror #14
     7dc:	00000000 	andeq	r0, r0, r0
     7e0:	00000020 	andeq	r0, r0, r0, lsr #32
     7e4:	0000000c 	andeq	r0, r0, ip
     7e8:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
     7ec:	7c020001 	stcvc	0, cr0, [r2], {1}
     7f0:	000d0c0e 	andeq	r0, sp, lr, lsl #24
     7f4:	00000018 	andeq	r0, r0, r8, lsl r0
     7f8:	000007e4 	andeq	r0, r0, r4, ror #15
     7fc:	08000de0 	stmdaeq	r0, {r5, r6, r7, r8, sl, fp}
     800:	0000006c 	andeq	r0, r0, ip, rrx
     804:	83100e41 	tsthi	r0, #1040	; 0x410
     808:	85038404 	strhi	r8, [r3, #-1028]	; 0x404
     80c:	00018e02 	andeq	r8, r1, r2, lsl #28
     810:	0000000c 	andeq	r0, r0, ip
     814:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
     818:	7c020001 	stcvc	0, cr0, [r2], {1}
     81c:	000d0c0e 	andeq	r0, sp, lr, lsl #24
     820:	0000000c 	andeq	r0, r0, ip
     824:	00000810 	andeq	r0, r0, r0, lsl r8
     828:	08000e4c 	stmdaeq	r0, {r2, r3, r6, r9, sl, fp}
     82c:	00000018 	andeq	r0, r0, r8, lsl r0
     830:	0000000c 	andeq	r0, r0, ip
     834:	00000810 	andeq	r0, r0, r0, lsl r8
     838:	08000e64 	stmdaeq	r0, {r2, r5, r6, r9, sl, fp}
     83c:	0000000c 	andeq	r0, r0, ip
     840:	0000000c 	andeq	r0, r0, ip
     844:	00000810 	andeq	r0, r0, r0, lsl r8
     848:	08000e70 	stmdaeq	r0, {r4, r5, r6, r9, sl, fp}
     84c:	00000014 	andeq	r0, r0, r4, lsl r0
     850:	0000000c 	andeq	r0, r0, ip
     854:	00000810 	andeq	r0, r0, r0, lsl r8
     858:	08000e84 	stmdaeq	r0, {r2, r7, r9, sl, fp}
     85c:	00000002 	andeq	r0, r0, r2
     860:	00000014 	andeq	r0, r0, r4, lsl r0
     864:	00000810 	andeq	r0, r0, r0, lsl r8
     868:	08000e88 	stmdaeq	r0, {r3, r7, r9, sl, fp}
     86c:	0000005c 	andeq	r0, r0, ip, asr r0
     870:	84080e42 	strhi	r0, [r8], #-3650	; 0xe42
     874:	00018e02 	andeq	r8, r1, r2, lsl #28
     878:	0000000c 	andeq	r0, r0, ip
     87c:	00000810 	andeq	r0, r0, r0, lsl r8
     880:	08000ee4 	stmdaeq	r0, {r2, r5, r6, r7, r9, sl, fp}
     884:	00000024 	andeq	r0, r0, r4, lsr #32
     888:	0000000c 	andeq	r0, r0, ip
     88c:	00000810 	andeq	r0, r0, r0, lsl r8
     890:	08000f08 	stmdaeq	r0, {r3, r8, r9, sl, fp}
     894:	00000010 	andeq	r0, r0, r0, lsl r0
     898:	0000000c 	andeq	r0, r0, ip
     89c:	00000810 	andeq	r0, r0, r0, lsl r8
     8a0:	08000f18 	stmdaeq	r0, {r3, r4, r8, r9, sl, fp}
     8a4:	00000018 	andeq	r0, r0, r8, lsl r0
     8a8:	0000000c 	andeq	r0, r0, ip
     8ac:	00000810 	andeq	r0, r0, r0, lsl r8
     8b0:	08000f30 	stmdaeq	r0, {r4, r5, r8, r9, sl, fp}
     8b4:	0000002c 	andeq	r0, r0, ip, lsr #32
     8b8:	00000014 	andeq	r0, r0, r4, lsl r0
     8bc:	00000810 	andeq	r0, r0, r0, lsl r8
     8c0:	08000f5c 	stmdaeq	r0, {r2, r3, r4, r6, r8, r9, sl, fp}
     8c4:	00000024 	andeq	r0, r0, r4, lsr #32
     8c8:	84080e41 	strhi	r0, [r8], #-3649	; 0xe41
     8cc:	00018e02 	andeq	r8, r1, r2, lsl #28
     8d0:	00000014 	andeq	r0, r0, r4, lsl r0
     8d4:	00000810 	andeq	r0, r0, r0, lsl r8
     8d8:	08000f80 	stmdaeq	r0, {r7, r8, r9, sl, fp}
     8dc:	000000e0 	andeq	r0, r0, r0, ror #1
     8e0:	84080e45 	strhi	r0, [r8], #-3653	; 0xe45
     8e4:	00018e02 	andeq	r8, r1, r2, lsl #28
     8e8:	0000000c 	andeq	r0, r0, ip
     8ec:	00000810 	andeq	r0, r0, r0, lsl r8
     8f0:	08001060 	stmdaeq	r0, {r5, r6, ip}
     8f4:	0000000c 	andeq	r0, r0, ip
     8f8:	0000000c 	andeq	r0, r0, ip
     8fc:	00000810 	andeq	r0, r0, r0, lsl r8
     900:	0800106c 	stmdaeq	r0, {r2, r3, r5, r6, ip}
     904:	0000000c 	andeq	r0, r0, ip
     908:	0000000c 	andeq	r0, r0, ip
     90c:	00000810 	andeq	r0, r0, r0, lsl r8
     910:	08001078 	stmdaeq	r0, {r3, r4, r5, r6, ip}
     914:	00000020 	andeq	r0, r0, r0, lsr #32
     918:	0000000c 	andeq	r0, r0, ip
     91c:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
     920:	7c020001 	stcvc	0, cr0, [r2], {1}
     924:	000d0c0e 	andeq	r0, sp, lr, lsl #24
     928:	00000018 	andeq	r0, r0, r8, lsl r0
     92c:	00000918 	andeq	r0, r0, r8, lsl r9
     930:	08001098 	stmdaeq	r0, {r3, r4, r7, ip}
     934:	00000028 	andeq	r0, r0, r8, lsr #32
     938:	840c0e41 	strhi	r0, [ip], #-3649	; 0xe41
     93c:	8e028503 	cfsh32hi	mvfx8, mvfx2, #3
     940:	00000001 	andeq	r0, r0, r1
     944:	00000014 	andeq	r0, r0, r4, lsl r0
     948:	00000918 	andeq	r0, r0, r8, lsl r9
     94c:	080010c0 	stmdaeq	r0, {r6, r7, ip}
     950:	00000038 	andeq	r0, r0, r8, lsr r0
     954:	83080e41 	movwhi	r0, #36417	; 0x8e41
     958:	00018e02 	andeq	r8, r1, r2, lsl #28
     95c:	0000000c 	andeq	r0, r0, ip
     960:	00000918 	andeq	r0, r0, r8, lsl r9
     964:	00000000 	andeq	r0, r0, r0
     968:	00000004 	andeq	r0, r0, r4
     96c:	0000000c 	andeq	r0, r0, ip
     970:	00000918 	andeq	r0, r0, r8, lsl r9
     974:	080010f8 	stmdaeq	r0, {r3, r4, r5, r6, r7, ip}
     978:	0000001c 	andeq	r0, r0, ip, lsl r0
     97c:	00000018 	andeq	r0, r0, r8, lsl r0
     980:	00000918 	andeq	r0, r0, r8, lsl r9
     984:	08001114 	stmdaeq	r0, {r2, r4, r8, ip}
     988:	00000024 	andeq	r0, r0, r4, lsr #32
     98c:	83100e41 	tsthi	r0, #1040	; 0x410
     990:	85038404 	strhi	r8, [r3, #-1028]	; 0x404
     994:	00018e02 	andeq	r8, r1, r2, lsl #28
     998:	0000000c 	andeq	r0, r0, ip
     99c:	00000918 	andeq	r0, r0, r8, lsl r9
     9a0:	08001138 	stmdaeq	r0, {r3, r4, r5, r8, ip}
     9a4:	00000004 	andeq	r0, r0, r4
     9a8:	0000001c 	andeq	r0, r0, ip, lsl r0
     9ac:	00000918 	andeq	r0, r0, r8, lsl r9
     9b0:	0800113c 	stmdaeq	r0, {r2, r3, r4, r5, r8, ip}
     9b4:	00000034 	andeq	r0, r0, r4, lsr r0
     9b8:	84080e42 	strhi	r0, [r8], #-3650	; 0xe42
     9bc:	4d018e02 	stcmi	14, cr8, [r1, #-8]
     9c0:	0ec4ce0a 	cdpeq	14, 12, cr12, cr4, cr10, {0}
     9c4:	000b4400 	andeq	r4, fp, r0, lsl #8
     9c8:	00000018 	andeq	r0, r0, r8, lsl r0
     9cc:	00000918 	andeq	r0, r0, r8, lsl r9
     9d0:	08001170 	stmdaeq	r0, {r4, r5, r6, r8, ip}
     9d4:	0000002a 	andeq	r0, r0, sl, lsr #32
     9d8:	84100e41 	ldrhi	r0, [r0], #-3649	; 0xe41
     9dc:	53018e02 	movwpl	r8, #7682	; 0x1e02
     9e0:	0000080e 	andeq	r0, r0, lr, lsl #16
     9e4:	0000000c 	andeq	r0, r0, ip
     9e8:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
     9ec:	7c020001 	stcvc	0, cr0, [r2], {1}
     9f0:	000d0c0e 	andeq	r0, sp, lr, lsl #24
     9f4:	0000000c 	andeq	r0, r0, ip
     9f8:	000009e4 	andeq	r0, r0, r4, ror #19
     9fc:	0800119c 	stmdaeq	r0, {r2, r3, r4, r7, r8, ip}
     a00:	00000018 	andeq	r0, r0, r8, lsl r0
     a04:	0000000c 	andeq	r0, r0, ip
     a08:	000009e4 	andeq	r0, r0, r4, ror #19
     a0c:	00000000 	andeq	r0, r0, r0
     a10:	00000018 	andeq	r0, r0, r8, lsl r0
     a14:	0000000c 	andeq	r0, r0, ip
     a18:	000009e4 	andeq	r0, r0, r4, ror #19
     a1c:	080011b4 	stmdaeq	r0, {r2, r4, r5, r7, r8, ip}
     a20:	00000018 	andeq	r0, r0, r8, lsl r0
     a24:	0000000c 	andeq	r0, r0, ip
     a28:	000009e4 	andeq	r0, r0, r4, ror #19
     a2c:	080011cc 	stmdaeq	r0, {r2, r3, r6, r7, r8, ip}
     a30:	00000018 	andeq	r0, r0, r8, lsl r0
     a34:	0000000c 	andeq	r0, r0, ip
     a38:	000009e4 	andeq	r0, r0, r4, ror #19
     a3c:	080011e4 	stmdaeq	r0, {r2, r5, r6, r7, r8, ip}
     a40:	00000010 	andeq	r0, r0, r0, lsl r0
     a44:	0000000c 	andeq	r0, r0, ip
     a48:	000009e4 	andeq	r0, r0, r4, ror #19
     a4c:	00000000 	andeq	r0, r0, r0
     a50:	0000000c 	andeq	r0, r0, ip
     a54:	0000000c 	andeq	r0, r0, ip
     a58:	000009e4 	andeq	r0, r0, r4, ror #19
     a5c:	00000000 	andeq	r0, r0, r0
     a60:	0000000c 	andeq	r0, r0, ip
     a64:	0000000c 	andeq	r0, r0, ip
     a68:	000009e4 	andeq	r0, r0, r4, ror #19
     a6c:	00000000 	andeq	r0, r0, r0
     a70:	00000010 	andeq	r0, r0, r0, lsl r0
     a74:	0000000c 	andeq	r0, r0, ip
     a78:	000009e4 	andeq	r0, r0, r4, ror #19
     a7c:	00000000 	andeq	r0, r0, r0
     a80:	00000010 	andeq	r0, r0, r0, lsl r0
     a84:	0000000c 	andeq	r0, r0, ip
     a88:	000009e4 	andeq	r0, r0, r4, ror #19
     a8c:	00000000 	andeq	r0, r0, r0
     a90:	00000018 	andeq	r0, r0, r8, lsl r0
     a94:	0000000c 	andeq	r0, r0, ip
     a98:	000009e4 	andeq	r0, r0, r4, ror #19
     a9c:	00000000 	andeq	r0, r0, r0
     aa0:	00000020 	andeq	r0, r0, r0, lsr #32
     aa4:	0000000c 	andeq	r0, r0, ip
     aa8:	000009e4 	andeq	r0, r0, r4, ror #19
     aac:	080011f4 	stmdaeq	r0, {r2, r4, r5, r6, r7, r8, ip}
     ab0:	0000000c 	andeq	r0, r0, ip
     ab4:	0000000c 	andeq	r0, r0, ip
     ab8:	000009e4 	andeq	r0, r0, r4, ror #19
     abc:	08001200 	stmdaeq	r0, {r9, ip}
     ac0:	00000028 	andeq	r0, r0, r8, lsr #32
     ac4:	00000018 	andeq	r0, r0, r8, lsl r0
     ac8:	000009e4 	andeq	r0, r0, r4, ror #19
     acc:	08001228 	stmdaeq	r0, {r3, r5, r9, ip}
     ad0:	00000036 	andeq	r0, r0, r6, lsr r0
     ad4:	84100e41 	ldrhi	r0, [r0], #-3649	; 0xe41
     ad8:	59018e02 	stmdbpl	r1, {r1, r9, sl, fp, pc}
     adc:	0000080e 	andeq	r0, r0, lr, lsl #16
     ae0:	00000018 	andeq	r0, r0, r8, lsl r0
     ae4:	000009e4 	andeq	r0, r0, r4, ror #19
     ae8:	08001260 	stmdaeq	r0, {r5, r6, r9, ip}
     aec:	00000040 	andeq	r0, r0, r0, asr #32
     af0:	83100e41 	tsthi	r0, #1040	; 0x410
     af4:	85038404 	strhi	r8, [r3, #-1028]	; 0x404
     af8:	00018e02 	andeq	r8, r1, r2, lsl #28
     afc:	00000014 	andeq	r0, r0, r4, lsl r0
     b00:	000009e4 	andeq	r0, r0, r4, ror #19
     b04:	00000000 	andeq	r0, r0, r0
     b08:	0000003c 	andeq	r0, r0, ip, lsr r0
     b0c:	84080e41 	strhi	r0, [r8], #-3649	; 0xe41
     b10:	00018e02 	andeq	r8, r1, r2, lsl #28
     b14:	00000014 	andeq	r0, r0, r4, lsl r0
     b18:	000009e4 	andeq	r0, r0, r4, ror #19
     b1c:	00000000 	andeq	r0, r0, r0
     b20:	00000070 	andeq	r0, r0, r0, ror r0
     b24:	84080e41 	strhi	r0, [r8], #-3649	; 0xe41
     b28:	00018e02 	andeq	r8, r1, r2, lsl #28
     b2c:	00000018 	andeq	r0, r0, r8, lsl r0
     b30:	000009e4 	andeq	r0, r0, r4, ror #19
     b34:	080012a0 	stmdaeq	r0, {r5, r7, r9, ip}
     b38:	00000048 	andeq	r0, r0, r8, asr #32
     b3c:	84100e41 	ldrhi	r0, [r0], #-3649	; 0xe41
     b40:	86038504 	strhi	r8, [r3], -r4, lsl #10
     b44:	00018e02 	andeq	r8, r1, r2, lsl #28
     b48:	00000018 	andeq	r0, r0, r8, lsl r0
     b4c:	000009e4 	andeq	r0, r0, r4, ror #19
     b50:	00000000 	andeq	r0, r0, r0
     b54:	00000038 	andeq	r0, r0, r8, lsr r0
     b58:	84100e41 	ldrhi	r0, [r0], #-3649	; 0xe41
     b5c:	86038504 	strhi	r8, [r3], -r4, lsl #10
     b60:	00018e02 	andeq	r8, r1, r2, lsl #28
     b64:	00000018 	andeq	r0, r0, r8, lsl r0
     b68:	000009e4 	andeq	r0, r0, r4, ror #19
     b6c:	00000000 	andeq	r0, r0, r0
     b70:	00000048 	andeq	r0, r0, r8, asr #32
     b74:	84100e41 	ldrhi	r0, [r0], #-3649	; 0xe41
     b78:	86038504 	strhi	r8, [r3], -r4, lsl #10
     b7c:	00018e02 	andeq	r8, r1, r2, lsl #28
     b80:	00000014 	andeq	r0, r0, r4, lsl r0
     b84:	000009e4 	andeq	r0, r0, r4, ror #19
     b88:	00000000 	andeq	r0, r0, r0
     b8c:	000000a0 	andeq	r0, r0, r0, lsr #1
     b90:	84080e41 	strhi	r0, [r8], #-3649	; 0xe41
     b94:	00018e02 	andeq	r8, r1, r2, lsl #28
     b98:	00000018 	andeq	r0, r0, r8, lsl r0
     b9c:	000009e4 	andeq	r0, r0, r4, ror #19
     ba0:	00000000 	andeq	r0, r0, r0
     ba4:	0000008c 	andeq	r0, r0, ip, lsl #1
     ba8:	83100e41 	tsthi	r0, #1040	; 0x410
     bac:	85038404 	strhi	r8, [r3, #-1028]	; 0x404
     bb0:	00018e02 	andeq	r8, r1, r2, lsl #28
     bb4:	0000001c 	andeq	r0, r0, ip, lsl r0
     bb8:	000009e4 	andeq	r0, r0, r4, ror #19
     bbc:	00000000 	andeq	r0, r0, r0
     bc0:	00000054 	andeq	r0, r0, r4, asr r0
     bc4:	83180e41 	tsthi	r8, #1040	; 0x410
     bc8:	85058406 	strhi	r8, [r5, #-1030]	; 0x406
     bcc:	87038604 	strhi	r8, [r3, -r4, lsl #12]
     bd0:	00018e02 	andeq	r8, r1, r2, lsl #28
     bd4:	0000000c 	andeq	r0, r0, ip
     bd8:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
     bdc:	7c020001 	stcvc	0, cr0, [r2], {1}
     be0:	000d0c0e 	andeq	r0, sp, lr, lsl #24
     be4:	0000000c 	andeq	r0, r0, ip
     be8:	00000bd4 	ldrdeq	r0, [r0], -r4
     bec:	080012e8 	stmdaeq	r0, {r3, r5, r6, r7, r9, ip}
     bf0:	0000000c 	andeq	r0, r0, ip
     bf4:	0000000c 	andeq	r0, r0, ip
     bf8:	00000bd4 	ldrdeq	r0, [r0], -r4
     bfc:	080012f4 	stmdaeq	r0, {r2, r4, r5, r6, r7, r9, ip}
     c00:	0000000c 	andeq	r0, r0, ip
     c04:	0000000c 	andeq	r0, r0, ip
     c08:	00000bd4 	ldrdeq	r0, [r0], -r4
     c0c:	08001300 	stmdaeq	r0, {r8, r9, ip}
     c10:	0000000c 	andeq	r0, r0, ip
     c14:	0000000c 	andeq	r0, r0, ip
     c18:	00000bd4 	ldrdeq	r0, [r0], -r4
     c1c:	00000000 	andeq	r0, r0, r0
     c20:	00000010 	andeq	r0, r0, r0, lsl r0
     c24:	0000000c 	andeq	r0, r0, ip
     c28:	00000bd4 	ldrdeq	r0, [r0], -r4
     c2c:	00000000 	andeq	r0, r0, r0
     c30:	00000010 	andeq	r0, r0, r0, lsl r0
     c34:	0000000c 	andeq	r0, r0, ip
     c38:	00000bd4 	ldrdeq	r0, [r0], -r4
     c3c:	00000000 	andeq	r0, r0, r0
     c40:	00000014 	andeq	r0, r0, r4, lsl r0
     c44:	0000000c 	andeq	r0, r0, ip
     c48:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
     c4c:	7c020001 	stcvc	0, cr0, [r2], {1}
     c50:	000d0c0e 	andeq	r0, sp, lr, lsl #24
     c54:	0000001c 	andeq	r0, r0, ip, lsl r0
     c58:	00000c44 	andeq	r0, r0, r4, asr #24
     c5c:	00000000 	andeq	r0, r0, r0
     c60:	000000a4 	andeq	r0, r0, r4, lsr #1
     c64:	83080e41 	movwhi	r0, #36417	; 0x8e41
     c68:	02018e02 	andeq	r8, r1, #2, 28
     c6c:	c3ce0a49 	bicgt	r0, lr, #299008	; 0x49000
     c70:	0b42000e 	bleq	1080cb0 <__Stack_Size+0x10808b0>
     c74:	00000018 	andeq	r0, r0, r8, lsl r0
     c78:	00000c44 	andeq	r0, r0, r4, asr #24
     c7c:	00000000 	andeq	r0, r0, r0
     c80:	00000016 	andeq	r0, r0, r6, lsl r0
     c84:	83080e41 	movwhi	r0, #36417	; 0x8e41
     c88:	46018e02 	strmi	r8, [r1], -r2, lsl #28
     c8c:	000ec3ce 	andeq	ip, lr, lr, asr #7
     c90:	0000001c 	andeq	r0, r0, ip, lsl r0
     c94:	00000c44 	andeq	r0, r0, r4, asr #24
     c98:	0800130c 	stmdaeq	r0, {r2, r3, r8, r9, ip}
     c9c:	0000009c 	muleq	r0, ip, r0
     ca0:	84140e42 	ldrhi	r0, [r4], #-3650	; 0xe42
     ca4:	86048505 	strhi	r8, [r4], -r5, lsl #10
     ca8:	8e028703 	cdphi	7, 0, cr8, cr2, cr3, {0}
     cac:	00000001 	andeq	r0, r0, r1
     cb0:	0000000c 	andeq	r0, r0, ip
     cb4:	00000c44 	andeq	r0, r0, r4, asr #24
     cb8:	00000000 	andeq	r0, r0, r0
     cbc:	00000010 	andeq	r0, r0, r0, lsl r0
     cc0:	0000000c 	andeq	r0, r0, ip
     cc4:	00000c44 	andeq	r0, r0, r4, asr #24
     cc8:	080013a8 	stmdaeq	r0, {r3, r5, r7, r8, r9, ip}
     ccc:	0000000c 	andeq	r0, r0, ip
     cd0:	0000000c 	andeq	r0, r0, ip
     cd4:	00000c44 	andeq	r0, r0, r4, asr #24
     cd8:	00000000 	andeq	r0, r0, r0
     cdc:	00000006 	andeq	r0, r0, r6
     ce0:	0000000c 	andeq	r0, r0, ip
     ce4:	00000c44 	andeq	r0, r0, r4, asr #24
     ce8:	00000000 	andeq	r0, r0, r0
     cec:	0000000c 	andeq	r0, r0, ip
     cf0:	0000000c 	andeq	r0, r0, ip
     cf4:	00000c44 	andeq	r0, r0, r4, asr #24
     cf8:	00000000 	andeq	r0, r0, r0
     cfc:	00000006 	andeq	r0, r0, r6
     d00:	0000000c 	andeq	r0, r0, ip
     d04:	00000c44 	andeq	r0, r0, r4, asr #24
     d08:	080013b4 	stmdaeq	r0, {r2, r4, r5, r7, r8, r9, ip}
     d0c:	00000004 	andeq	r0, r0, r4
     d10:	0000000c 	andeq	r0, r0, ip
     d14:	00000c44 	andeq	r0, r0, r4, asr #24
     d18:	080013b8 	stmdaeq	r0, {r3, r4, r5, r7, r8, r9, ip}
     d1c:	00000004 	andeq	r0, r0, r4
     d20:	0000000c 	andeq	r0, r0, ip
     d24:	00000c44 	andeq	r0, r0, r4, asr #24
     d28:	00000000 	andeq	r0, r0, r0
     d2c:	0000000a 	andeq	r0, r0, sl
     d30:	0000000c 	andeq	r0, r0, ip
     d34:	00000c44 	andeq	r0, r0, r4, asr #24
     d38:	00000000 	andeq	r0, r0, r0
     d3c:	00000004 	andeq	r0, r0, r4
     d40:	0000000c 	andeq	r0, r0, ip
     d44:	00000c44 	andeq	r0, r0, r4, asr #24
     d48:	00000000 	andeq	r0, r0, r0
     d4c:	00000010 	andeq	r0, r0, r0, lsl r0
     d50:	0000000c 	andeq	r0, r0, ip
     d54:	00000c44 	andeq	r0, r0, r4, asr #24
     d58:	00000000 	andeq	r0, r0, r0
     d5c:	0000001c 	andeq	r0, r0, ip, lsl r0
     d60:	0000000c 	andeq	r0, r0, ip
     d64:	00000c44 	andeq	r0, r0, r4, asr #24
     d68:	00000000 	andeq	r0, r0, r0
     d6c:	0000000c 	andeq	r0, r0, ip
     d70:	00000018 	andeq	r0, r0, r8, lsl r0
     d74:	00000c44 	andeq	r0, r0, r4, asr #24
     d78:	080013bc 	stmdaeq	r0, {r2, r3, r4, r5, r7, r8, r9, ip}
     d7c:	00000054 	andeq	r0, r0, r4, asr r0
     d80:	840c0e41 	strhi	r0, [ip], #-3649	; 0xe41
     d84:	8e028503 	cfsh32hi	mvfx8, mvfx2, #3
     d88:	00000001 	andeq	r0, r0, r1
     d8c:	00000014 	andeq	r0, r0, r4, lsl r0
     d90:	00000c44 	andeq	r0, r0, r4, asr #24
     d94:	00000000 	andeq	r0, r0, r0
     d98:	0000002a 	andeq	r0, r0, sl, lsr #32
     d9c:	84080e49 	strhi	r0, [r8], #-3657	; 0xe49
     da0:	00018e02 	andeq	r8, r1, r2, lsl #28
     da4:	0000000c 	andeq	r0, r0, ip
     da8:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
     dac:	7c020001 	stcvc	0, cr0, [r2], {1}
     db0:	000d0c0e 	andeq	r0, sp, lr, lsl #24
     db4:	0000000c 	andeq	r0, r0, ip
     db8:	00000da4 	andeq	r0, r0, r4, lsr #27
     dbc:	00000000 	andeq	r0, r0, r0
     dc0:	00000034 	andeq	r0, r0, r4, lsr r0
     dc4:	0000000c 	andeq	r0, r0, ip
     dc8:	00000da4 	andeq	r0, r0, r4, lsr #27
     dcc:	00000000 	andeq	r0, r0, r0
     dd0:	00000030 	andeq	r0, r0, r0, lsr r0
     dd4:	0000000c 	andeq	r0, r0, ip
     dd8:	00000da4 	andeq	r0, r0, r4, lsr #27
     ddc:	08001410 	stmdaeq	r0, {r4, sl, ip}
     de0:	00000014 	andeq	r0, r0, r4, lsl r0
     de4:	00000018 	andeq	r0, r0, r8, lsl r0
     de8:	00000da4 	andeq	r0, r0, r4, lsr #27
     dec:	08001424 	stmdaeq	r0, {r2, r5, sl, ip}
     df0:	00000084 	andeq	r0, r0, r4, lsl #1
     df4:	840c0e42 	strhi	r0, [ip], #-3650	; 0xe42
     df8:	8e028503 	cfsh32hi	mvfx8, mvfx2, #3
     dfc:	00000001 	andeq	r0, r0, r1
     e00:	0000000c 	andeq	r0, r0, ip
     e04:	00000da4 	andeq	r0, r0, r4, lsr #27
     e08:	00000000 	andeq	r0, r0, r0
     e0c:	0000000c 	andeq	r0, r0, ip
     e10:	0000000c 	andeq	r0, r0, ip
     e14:	00000da4 	andeq	r0, r0, r4, lsr #27
     e18:	00000000 	andeq	r0, r0, r0
     e1c:	00000004 	andeq	r0, r0, r4
     e20:	0000000c 	andeq	r0, r0, ip
     e24:	00000da4 	andeq	r0, r0, r4, lsr #27
     e28:	00000000 	andeq	r0, r0, r0
     e2c:	00000004 	andeq	r0, r0, r4
     e30:	0000000c 	andeq	r0, r0, ip
     e34:	00000da4 	andeq	r0, r0, r4, lsr #27
     e38:	00000000 	andeq	r0, r0, r0
     e3c:	00000004 	andeq	r0, r0, r4
     e40:	0000000c 	andeq	r0, r0, ip
     e44:	00000da4 	andeq	r0, r0, r4, lsr #27
     e48:	00000000 	andeq	r0, r0, r0
     e4c:	00000004 	andeq	r0, r0, r4
     e50:	0000000c 	andeq	r0, r0, ip
     e54:	00000da4 	andeq	r0, r0, r4, lsr #27
     e58:	00000000 	andeq	r0, r0, r0
     e5c:	00000006 	andeq	r0, r0, r6
     e60:	0000000c 	andeq	r0, r0, ip
     e64:	00000da4 	andeq	r0, r0, r4, lsr #27
     e68:	00000000 	andeq	r0, r0, r0
     e6c:	00000004 	andeq	r0, r0, r4
     e70:	0000000c 	andeq	r0, r0, ip
     e74:	00000da4 	andeq	r0, r0, r4, lsr #27
     e78:	00000000 	andeq	r0, r0, r0
     e7c:	00000010 	andeq	r0, r0, r0, lsl r0
     e80:	0000000c 	andeq	r0, r0, ip
     e84:	00000da4 	andeq	r0, r0, r4, lsr #27
     e88:	00000000 	andeq	r0, r0, r0
     e8c:	00000020 	andeq	r0, r0, r0, lsr #32
     e90:	0000000c 	andeq	r0, r0, ip
     e94:	00000da4 	andeq	r0, r0, r4, lsr #27
     e98:	00000000 	andeq	r0, r0, r0
     e9c:	0000000c 	andeq	r0, r0, ip
     ea0:	0000000c 	andeq	r0, r0, ip
     ea4:	00000da4 	andeq	r0, r0, r4, lsr #27
     ea8:	00000000 	andeq	r0, r0, r0
     eac:	00000018 	andeq	r0, r0, r8, lsl r0
     eb0:	0000000c 	andeq	r0, r0, ip
     eb4:	00000da4 	andeq	r0, r0, r4, lsr #27
     eb8:	00000000 	andeq	r0, r0, r0
     ebc:	00000010 	andeq	r0, r0, r0, lsl r0
     ec0:	0000000c 	andeq	r0, r0, ip
     ec4:	00000da4 	andeq	r0, r0, r4, lsr #27
     ec8:	00000000 	andeq	r0, r0, r0
     ecc:	00000020 	andeq	r0, r0, r0, lsr #32
     ed0:	0000000c 	andeq	r0, r0, ip
     ed4:	00000da4 	andeq	r0, r0, r4, lsr #27
     ed8:	00000000 	andeq	r0, r0, r0
     edc:	0000000c 	andeq	r0, r0, ip
     ee0:	0000000c 	andeq	r0, r0, ip
     ee4:	00000da4 	andeq	r0, r0, r4, lsr #27
     ee8:	080014a8 	stmdaeq	r0, {r3, r5, r7, sl, ip}
     eec:	00000014 	andeq	r0, r0, r4, lsl r0
     ef0:	00000014 	andeq	r0, r0, r4, lsl r0
     ef4:	00000da4 	andeq	r0, r0, r4, lsr #27
     ef8:	080014bc 	stmdaeq	r0, {r2, r3, r4, r5, r7, sl, ip}
     efc:	00000018 	andeq	r0, r0, r8, lsl r0
     f00:	83080e41 	movwhi	r0, #36417	; 0x8e41
     f04:	00018e02 	andeq	r8, r1, r2, lsl #28
     f08:	0000000c 	andeq	r0, r0, ip
     f0c:	00000da4 	andeq	r0, r0, r4, lsr #27
     f10:	00000000 	andeq	r0, r0, r0
     f14:	00000010 	andeq	r0, r0, r0, lsl r0
     f18:	0000000c 	andeq	r0, r0, ip
     f1c:	00000da4 	andeq	r0, r0, r4, lsr #27
     f20:	00000000 	andeq	r0, r0, r0
     f24:	00000018 	andeq	r0, r0, r8, lsl r0
     f28:	0000000c 	andeq	r0, r0, ip
     f2c:	00000da4 	andeq	r0, r0, r4, lsr #27
     f30:	00000000 	andeq	r0, r0, r0
     f34:	00000020 	andeq	r0, r0, r0, lsr #32
     f38:	00000014 	andeq	r0, r0, r4, lsl r0
     f3c:	00000da4 	andeq	r0, r0, r4, lsr #27
     f40:	00000000 	andeq	r0, r0, r0
     f44:	0000004c 	andeq	r0, r0, ip, asr #32
     f48:	84080e42 	strhi	r0, [r8], #-3650	; 0xe42
     f4c:	00018e02 	andeq	r8, r1, r2, lsl #28
     f50:	0000000c 	andeq	r0, r0, ip
     f54:	00000da4 	andeq	r0, r0, r4, lsr #27
     f58:	00000000 	andeq	r0, r0, r0
     f5c:	0000001c 	andeq	r0, r0, ip, lsl r0
     f60:	0000000c 	andeq	r0, r0, ip
     f64:	00000da4 	andeq	r0, r0, r4, lsr #27
     f68:	00000000 	andeq	r0, r0, r0
     f6c:	00000018 	andeq	r0, r0, r8, lsl r0
     f70:	0000000c 	andeq	r0, r0, ip
     f74:	00000da4 	andeq	r0, r0, r4, lsr #27
     f78:	00000000 	andeq	r0, r0, r0
     f7c:	00000018 	andeq	r0, r0, r8, lsl r0
     f80:	0000000c 	andeq	r0, r0, ip
     f84:	00000da4 	andeq	r0, r0, r4, lsr #27
     f88:	00000000 	andeq	r0, r0, r0
     f8c:	0000001c 	andeq	r0, r0, ip, lsl r0
     f90:	0000000c 	andeq	r0, r0, ip
     f94:	00000da4 	andeq	r0, r0, r4, lsr #27
     f98:	00000000 	andeq	r0, r0, r0
     f9c:	00000030 	andeq	r0, r0, r0, lsr r0
     fa0:	0000000c 	andeq	r0, r0, ip
     fa4:	00000da4 	andeq	r0, r0, r4, lsr #27
     fa8:	00000000 	andeq	r0, r0, r0
     fac:	00000014 	andeq	r0, r0, r4, lsl r0
     fb0:	0000000c 	andeq	r0, r0, ip
     fb4:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
     fb8:	7c020001 	stcvc	0, cr0, [r2], {1}
     fbc:	000d0c0e 	andeq	r0, sp, lr, lsl #24
     fc0:	0000000c 	andeq	r0, r0, ip
     fc4:	00000fb0 			; <UNDEFINED> instruction: 0x00000fb0
     fc8:	080014d4 	stmdaeq	r0, {r2, r4, r6, r7, sl, ip}
     fcc:	0000003c 	andeq	r0, r0, ip, lsr r0
     fd0:	0000000c 	andeq	r0, r0, ip
     fd4:	00000fb0 			; <UNDEFINED> instruction: 0x00000fb0
     fd8:	08001510 	stmdaeq	r0, {r4, r8, sl, ip}
     fdc:	00000038 	andeq	r0, r0, r8, lsr r0
     fe0:	0000000c 	andeq	r0, r0, ip
     fe4:	00000fb0 			; <UNDEFINED> instruction: 0x00000fb0
     fe8:	00000000 	andeq	r0, r0, r0
     fec:	00000014 	andeq	r0, r0, r4, lsl r0
     ff0:	0000000c 	andeq	r0, r0, ip
     ff4:	00000fb0 			; <UNDEFINED> instruction: 0x00000fb0
     ff8:	00000000 	andeq	r0, r0, r0
     ffc:	0000000c 	andeq	r0, r0, ip
    1000:	0000000c 	andeq	r0, r0, ip
    1004:	00000fb0 			; <UNDEFINED> instruction: 0x00000fb0
    1008:	08001548 	stmdaeq	r0, {r3, r6, r8, sl, ip}
    100c:	00000014 	andeq	r0, r0, r4, lsl r0
    1010:	0000000c 	andeq	r0, r0, ip
    1014:	00000fb0 			; <UNDEFINED> instruction: 0x00000fb0
    1018:	0800155c 	stmdaeq	r0, {r2, r3, r4, r6, r8, sl, ip}
    101c:	0000000c 	andeq	r0, r0, ip
    1020:	0000000c 	andeq	r0, r0, ip
    1024:	00000fb0 			; <UNDEFINED> instruction: 0x00000fb0
    1028:	08001568 	stmdaeq	r0, {r3, r5, r6, r8, sl, ip}
    102c:	00000014 	andeq	r0, r0, r4, lsl r0
    1030:	0000000c 	andeq	r0, r0, ip
    1034:	00000fb0 			; <UNDEFINED> instruction: 0x00000fb0
    1038:	0800157c 	stmdaeq	r0, {r2, r3, r4, r5, r6, r8, sl, ip}
    103c:	00000010 	andeq	r0, r0, r0, lsl r0
    1040:	0000000c 	andeq	r0, r0, ip
    1044:	00000fb0 			; <UNDEFINED> instruction: 0x00000fb0
    1048:	0800158c 	stmdaeq	r0, {r2, r3, r7, r8, sl, ip}
    104c:	00000014 	andeq	r0, r0, r4, lsl r0
    1050:	0000000c 	andeq	r0, r0, ip
    1054:	00000fb0 			; <UNDEFINED> instruction: 0x00000fb0
    1058:	080015a0 	stmdaeq	r0, {r5, r7, r8, sl, ip}
    105c:	00000014 	andeq	r0, r0, r4, lsl r0
    1060:	0000000c 	andeq	r0, r0, ip
    1064:	00000fb0 			; <UNDEFINED> instruction: 0x00000fb0
    1068:	080015b4 	stmdaeq	r0, {r2, r4, r5, r7, r8, sl, ip}
    106c:	00000014 	andeq	r0, r0, r4, lsl r0
    1070:	0000000c 	andeq	r0, r0, ip
    1074:	00000fb0 			; <UNDEFINED> instruction: 0x00000fb0
    1078:	00000000 	andeq	r0, r0, r0
    107c:	00000018 	andeq	r0, r0, r8, lsl r0
    1080:	0000000c 	andeq	r0, r0, ip
    1084:	00000fb0 			; <UNDEFINED> instruction: 0x00000fb0
    1088:	080015c8 	stmdaeq	r0, {r3, r6, r7, r8, sl, ip}
    108c:	0000000c 	andeq	r0, r0, ip
    1090:	0000000c 	andeq	r0, r0, ip
    1094:	00000fb0 			; <UNDEFINED> instruction: 0x00000fb0
    1098:	00000000 	andeq	r0, r0, r0
    109c:	00000014 	andeq	r0, r0, r4, lsl r0
    10a0:	0000000c 	andeq	r0, r0, ip
    10a4:	00000fb0 			; <UNDEFINED> instruction: 0x00000fb0
    10a8:	00000000 	andeq	r0, r0, r0
    10ac:	00000020 	andeq	r0, r0, r0, lsr #32
    10b0:	0000000c 	andeq	r0, r0, ip
    10b4:	00000fb0 			; <UNDEFINED> instruction: 0x00000fb0
    10b8:	00000000 	andeq	r0, r0, r0
    10bc:	0000000c 	andeq	r0, r0, ip
    10c0:	0000000c 	andeq	r0, r0, ip
    10c4:	00000fb0 			; <UNDEFINED> instruction: 0x00000fb0
    10c8:	00000000 	andeq	r0, r0, r0
    10cc:	00000010 	andeq	r0, r0, r0, lsl r0
    10d0:	0000000c 	andeq	r0, r0, ip
    10d4:	00000fb0 			; <UNDEFINED> instruction: 0x00000fb0
    10d8:	00000000 	andeq	r0, r0, r0
    10dc:	0000000c 	andeq	r0, r0, ip
    10e0:	00000014 	andeq	r0, r0, r4, lsl r0
    10e4:	00000fb0 			; <UNDEFINED> instruction: 0x00000fb0
    10e8:	080015d4 	stmdaeq	r0, {r2, r4, r6, r7, r8, sl, ip}
    10ec:	00000084 	andeq	r0, r0, r4, lsl #1
    10f0:	84080e42 	strhi	r0, [r8], #-3650	; 0xe42
    10f4:	00018e02 	andeq	r8, r1, r2, lsl #28
    10f8:	0000000c 	andeq	r0, r0, ip
    10fc:	00000fb0 			; <UNDEFINED> instruction: 0x00000fb0
    1100:	00000000 	andeq	r0, r0, r0
    1104:	00000018 	andeq	r0, r0, r8, lsl r0
    1108:	0000000c 	andeq	r0, r0, ip
    110c:	00000fb0 			; <UNDEFINED> instruction: 0x00000fb0
    1110:	08001658 	stmdaeq	r0, {r3, r4, r6, r9, sl, ip}
    1114:	00000018 	andeq	r0, r0, r8, lsl r0
    1118:	0000000c 	andeq	r0, r0, ip
    111c:	00000fb0 			; <UNDEFINED> instruction: 0x00000fb0
    1120:	08001670 	stmdaeq	r0, {r4, r5, r6, r9, sl, ip}
    1124:	00000018 	andeq	r0, r0, r8, lsl r0
    1128:	0000000c 	andeq	r0, r0, ip
    112c:	00000fb0 			; <UNDEFINED> instruction: 0x00000fb0
    1130:	08001688 	stmdaeq	r0, {r3, r7, r9, sl, ip}
    1134:	00000018 	andeq	r0, r0, r8, lsl r0
    1138:	0000000c 	andeq	r0, r0, ip
    113c:	00000fb0 			; <UNDEFINED> instruction: 0x00000fb0
    1140:	080016a0 	stmdaeq	r0, {r5, r7, r9, sl, ip}
    1144:	00000018 	andeq	r0, r0, r8, lsl r0
    1148:	0000000c 	andeq	r0, r0, ip
    114c:	00000fb0 			; <UNDEFINED> instruction: 0x00000fb0
    1150:	00000000 	andeq	r0, r0, r0
    1154:	0000000c 	andeq	r0, r0, ip
    1158:	0000000c 	andeq	r0, r0, ip
    115c:	00000fb0 			; <UNDEFINED> instruction: 0x00000fb0
    1160:	00000000 	andeq	r0, r0, r0
    1164:	0000000c 	andeq	r0, r0, ip
    1168:	0000000c 	andeq	r0, r0, ip
    116c:	00000fb0 			; <UNDEFINED> instruction: 0x00000fb0
    1170:	00000000 	andeq	r0, r0, r0
    1174:	0000000c 	andeq	r0, r0, ip
    1178:	0000000c 	andeq	r0, r0, ip
    117c:	00000fb0 			; <UNDEFINED> instruction: 0x00000fb0
    1180:	080016b8 	stmdaeq	r0, {r3, r4, r5, r7, r9, sl, ip}
    1184:	00000028 	andeq	r0, r0, r8, lsr #32
    1188:	00000014 	andeq	r0, r0, r4, lsl r0
    118c:	00000fb0 			; <UNDEFINED> instruction: 0x00000fb0
    1190:	080016e0 	stmdaeq	r0, {r5, r6, r7, r9, sl, ip}
    1194:	0000002e 	andeq	r0, r0, lr, lsr #32
    1198:	8e100e41 	cdphi	14, 1, cr0, cr0, cr1, {2}
    119c:	040e5401 	streq	r5, [lr], #-1025	; 0x401
    11a0:	0000000c 	andeq	r0, r0, ip
    11a4:	00000fb0 			; <UNDEFINED> instruction: 0x00000fb0
    11a8:	08001710 	stmdaeq	r0, {r4, r8, r9, sl, ip}
    11ac:	00000010 	andeq	r0, r0, r0, lsl r0
    11b0:	0000000c 	andeq	r0, r0, ip
    11b4:	00000fb0 			; <UNDEFINED> instruction: 0x00000fb0
    11b8:	00000000 	andeq	r0, r0, r0
    11bc:	00000014 	andeq	r0, r0, r4, lsl r0
    11c0:	0000000c 	andeq	r0, r0, ip
    11c4:	00000fb0 			; <UNDEFINED> instruction: 0x00000fb0
    11c8:	00000000 	andeq	r0, r0, r0
    11cc:	0000000c 	andeq	r0, r0, ip
    11d0:	0000000c 	andeq	r0, r0, ip
    11d4:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
    11d8:	7c020001 	stcvc	0, cr0, [r2], {1}
    11dc:	000d0c0e 	andeq	r0, sp, lr, lsl #24
    11e0:	00000018 	andeq	r0, r0, r8, lsl r0
    11e4:	000011d0 	ldrdeq	r1, [r0], -r0
    11e8:	00000000 	andeq	r0, r0, r0
    11ec:	00000032 	andeq	r0, r0, r2, lsr r0
    11f0:	840c0e41 	strhi	r0, [ip], #-3649	; 0xe41
    11f4:	8e028503 	cfsh32hi	mvfx8, mvfx2, #3
    11f8:	00000001 	andeq	r0, r0, r1
    11fc:	00000018 	andeq	r0, r0, r8, lsl r0
    1200:	000011d0 	ldrdeq	r1, [r0], -r0
    1204:	00000000 	andeq	r0, r0, r0
    1208:	0000003a 	andeq	r0, r0, sl, lsr r0
    120c:	840c0e41 	strhi	r0, [ip], #-3649	; 0xe41
    1210:	8e028503 	cfsh32hi	mvfx8, mvfx2, #3
    1214:	00000001 	andeq	r0, r0, r1
    1218:	00000024 	andeq	r0, r0, r4, lsr #32
    121c:	000011d0 	ldrdeq	r1, [r0], -r0
    1220:	00000000 	andeq	r0, r0, r0
    1224:	000000c8 	andeq	r0, r0, r8, asr #1
    1228:	83080e41 	movwhi	r0, #36417	; 0x8e41
    122c:	76018e02 	strvc	r8, [r1], -r2, lsl #28
    1230:	0ec3ce0a 	cdpeq	14, 12, cr12, cr3, cr10, {0}
    1234:	620b4200 	andvs	r4, fp, #0, 4
    1238:	0ec3ce0a 	cdpeq	14, 12, cr12, cr3, cr10, {0}
    123c:	000b4200 	andeq	r4, fp, r0, lsl #4
    1240:	0000000c 	andeq	r0, r0, ip
    1244:	000011d0 	ldrdeq	r1, [r0], -r0
    1248:	08001720 	stmdaeq	r0, {r5, r8, r9, sl, ip}
    124c:	0000003c 	andeq	r0, r0, ip, lsr r0
    1250:	00000018 	andeq	r0, r0, r8, lsl r0
    1254:	000011d0 	ldrdeq	r1, [r0], -r0
    1258:	00000000 	andeq	r0, r0, r0
    125c:	00000074 	andeq	r0, r0, r4, ror r0
    1260:	84100e42 	ldrhi	r0, [r0], #-3650	; 0xe42
    1264:	86038504 	strhi	r8, [r3], -r4, lsl #10
    1268:	00018e02 	andeq	r8, r1, r2, lsl #28
    126c:	00000018 	andeq	r0, r0, r8, lsl r0
    1270:	000011d0 	ldrdeq	r1, [r0], -r0
    1274:	00000000 	andeq	r0, r0, r0
    1278:	00000088 	andeq	r0, r0, r8, lsl #1
    127c:	840c0e42 	strhi	r0, [ip], #-3650	; 0xe42
    1280:	8e028503 	cfsh32hi	mvfx8, mvfx2, #3
    1284:	00000001 	andeq	r0, r0, r1
    1288:	00000018 	andeq	r0, r0, r8, lsl r0
    128c:	000011d0 	ldrdeq	r1, [r0], -r0
    1290:	00000000 	andeq	r0, r0, r0
    1294:	00000084 	andeq	r0, r0, r4, lsl #1
    1298:	84100e42 	ldrhi	r0, [r0], #-3650	; 0xe42
    129c:	86038504 	strhi	r8, [r3], -r4, lsl #10
    12a0:	00018e02 	andeq	r8, r1, r2, lsl #28
    12a4:	00000018 	andeq	r0, r0, r8, lsl r0
    12a8:	000011d0 	ldrdeq	r1, [r0], -r0
    12ac:	00000000 	andeq	r0, r0, r0
    12b0:	00000068 	andeq	r0, r0, r8, rrx
    12b4:	840c0e42 	strhi	r0, [ip], #-3650	; 0xe42
    12b8:	8e028503 	cfsh32hi	mvfx8, mvfx2, #3
    12bc:	00000001 	andeq	r0, r0, r1
    12c0:	0000000c 	andeq	r0, r0, ip
    12c4:	000011d0 	ldrdeq	r1, [r0], -r0
    12c8:	00000000 	andeq	r0, r0, r0
    12cc:	00000022 	andeq	r0, r0, r2, lsr #32
    12d0:	0000000c 	andeq	r0, r0, ip
    12d4:	000011d0 	ldrdeq	r1, [r0], -r0
    12d8:	00000000 	andeq	r0, r0, r0
    12dc:	00000012 	andeq	r0, r0, r2, lsl r0
    12e0:	0000000c 	andeq	r0, r0, ip
    12e4:	000011d0 	ldrdeq	r1, [r0], -r0
    12e8:	00000000 	andeq	r0, r0, r0
    12ec:	00000014 	andeq	r0, r0, r4, lsl r0
    12f0:	0000000c 	andeq	r0, r0, ip
    12f4:	000011d0 	ldrdeq	r1, [r0], -r0
    12f8:	00000000 	andeq	r0, r0, r0
    12fc:	00000010 	andeq	r0, r0, r0, lsl r0
    1300:	0000000c 	andeq	r0, r0, ip
    1304:	000011d0 	ldrdeq	r1, [r0], -r0
    1308:	00000000 	andeq	r0, r0, r0
    130c:	00000012 	andeq	r0, r0, r2, lsl r0
    1310:	0000000c 	andeq	r0, r0, ip
    1314:	000011d0 	ldrdeq	r1, [r0], -r0
    1318:	0800175c 	stmdaeq	r0, {r2, r3, r4, r6, r8, r9, sl, ip}
    131c:	00000018 	andeq	r0, r0, r8, lsl r0
    1320:	0000000c 	andeq	r0, r0, ip
    1324:	000011d0 	ldrdeq	r1, [r0], -r0
    1328:	00000000 	andeq	r0, r0, r0
    132c:	0000001c 	andeq	r0, r0, ip, lsl r0
    1330:	0000000c 	andeq	r0, r0, ip
    1334:	000011d0 	ldrdeq	r1, [r0], -r0
    1338:	08001774 	stmdaeq	r0, {r2, r4, r5, r6, r8, r9, sl, ip}
    133c:	00000012 	andeq	r0, r0, r2, lsl r0
    1340:	0000000c 	andeq	r0, r0, ip
    1344:	000011d0 	ldrdeq	r1, [r0], -r0
    1348:	00000000 	andeq	r0, r0, r0
    134c:	00000004 	andeq	r0, r0, r4
    1350:	0000000c 	andeq	r0, r0, ip
    1354:	000011d0 	ldrdeq	r1, [r0], -r0
    1358:	00000000 	andeq	r0, r0, r0
    135c:	00000008 	andeq	r0, r0, r8
    1360:	0000000c 	andeq	r0, r0, ip
    1364:	000011d0 	ldrdeq	r1, [r0], -r0
    1368:	00000000 	andeq	r0, r0, r0
    136c:	00000012 	andeq	r0, r0, r2, lsl r0
    1370:	0000000c 	andeq	r0, r0, ip
    1374:	000011d0 	ldrdeq	r1, [r0], -r0
    1378:	00000000 	andeq	r0, r0, r0
    137c:	0000000e 	andeq	r0, r0, lr
    1380:	0000000c 	andeq	r0, r0, ip
    1384:	000011d0 	ldrdeq	r1, [r0], -r0
    1388:	00000000 	andeq	r0, r0, r0
    138c:	0000001a 	andeq	r0, r0, sl, lsl r0
    1390:	00000018 	andeq	r0, r0, r8, lsl r0
    1394:	000011d0 	ldrdeq	r1, [r0], -r0
    1398:	00000000 	andeq	r0, r0, r0
    139c:	00000034 	andeq	r0, r0, r4, lsr r0
    13a0:	83100e41 	tsthi	r0, #1040	; 0x410
    13a4:	85038404 	strhi	r8, [r3, #-1028]	; 0x404
    13a8:	00018e02 	andeq	r8, r1, r2, lsl #28
    13ac:	00000014 	andeq	r0, r0, r4, lsl r0
    13b0:	000011d0 	ldrdeq	r1, [r0], -r0
    13b4:	00000000 	andeq	r0, r0, r0
    13b8:	00000014 	andeq	r0, r0, r4, lsl r0
    13bc:	84080e41 	strhi	r0, [r8], #-3649	; 0xe41
    13c0:	00018e02 	andeq	r8, r1, r2, lsl #28
    13c4:	00000014 	andeq	r0, r0, r4, lsl r0
    13c8:	000011d0 	ldrdeq	r1, [r0], -r0
    13cc:	00000000 	andeq	r0, r0, r0
    13d0:	0000001a 	andeq	r0, r0, sl, lsl r0
    13d4:	84080e41 	strhi	r0, [r8], #-3649	; 0xe41
    13d8:	00018e02 	andeq	r8, r1, r2, lsl #28
    13dc:	00000014 	andeq	r0, r0, r4, lsl r0
    13e0:	000011d0 	ldrdeq	r1, [r0], -r0
    13e4:	00000000 	andeq	r0, r0, r0
    13e8:	00000014 	andeq	r0, r0, r4, lsl r0
    13ec:	84080e41 	strhi	r0, [r8], #-3649	; 0xe41
    13f0:	00018e02 	andeq	r8, r1, r2, lsl #28
    13f4:	0000000c 	andeq	r0, r0, ip
    13f8:	000011d0 	ldrdeq	r1, [r0], -r0
    13fc:	08001786 	stmdaeq	r0, {r1, r2, r7, r8, r9, sl, ip}
    1400:	00000006 	andeq	r0, r0, r6
    1404:	0000000c 	andeq	r0, r0, ip
    1408:	000011d0 	ldrdeq	r1, [r0], -r0
    140c:	00000000 	andeq	r0, r0, r0
    1410:	00000010 	andeq	r0, r0, r0, lsl r0
    1414:	0000000c 	andeq	r0, r0, ip
    1418:	000011d0 	ldrdeq	r1, [r0], -r0
    141c:	00000000 	andeq	r0, r0, r0
    1420:	00000010 	andeq	r0, r0, r0, lsl r0
    1424:	00000018 	andeq	r0, r0, r8, lsl r0
    1428:	000011d0 	ldrdeq	r1, [r0], -r0
    142c:	00000000 	andeq	r0, r0, r0
    1430:	0000003c 	andeq	r0, r0, ip, lsr r0
    1434:	84100e41 	ldrhi	r0, [r0], #-3649	; 0xe41
    1438:	86038504 	strhi	r8, [r3], -r4, lsl #10
    143c:	00018e02 	andeq	r8, r1, r2, lsl #28
    1440:	0000000c 	andeq	r0, r0, ip
    1444:	000011d0 	ldrdeq	r1, [r0], -r0
    1448:	00000000 	andeq	r0, r0, r0
    144c:	00000010 	andeq	r0, r0, r0, lsl r0
    1450:	0000000c 	andeq	r0, r0, ip
    1454:	000011d0 	ldrdeq	r1, [r0], -r0
    1458:	00000000 	andeq	r0, r0, r0
    145c:	00000014 	andeq	r0, r0, r4, lsl r0
    1460:	0000000c 	andeq	r0, r0, ip
    1464:	000011d0 	ldrdeq	r1, [r0], -r0
    1468:	00000000 	andeq	r0, r0, r0
    146c:	00000010 	andeq	r0, r0, r0, lsl r0
    1470:	0000000c 	andeq	r0, r0, ip
    1474:	000011d0 	ldrdeq	r1, [r0], -r0
    1478:	00000000 	andeq	r0, r0, r0
    147c:	00000014 	andeq	r0, r0, r4, lsl r0
    1480:	0000000c 	andeq	r0, r0, ip
    1484:	000011d0 	ldrdeq	r1, [r0], -r0
    1488:	00000000 	andeq	r0, r0, r0
    148c:	00000018 	andeq	r0, r0, r8, lsl r0
    1490:	0000000c 	andeq	r0, r0, ip
    1494:	000011d0 	ldrdeq	r1, [r0], -r0
    1498:	00000000 	andeq	r0, r0, r0
    149c:	00000018 	andeq	r0, r0, r8, lsl r0
    14a0:	0000000c 	andeq	r0, r0, ip
    14a4:	000011d0 	ldrdeq	r1, [r0], -r0
    14a8:	00000000 	andeq	r0, r0, r0
    14ac:	00000018 	andeq	r0, r0, r8, lsl r0
    14b0:	0000000c 	andeq	r0, r0, ip
    14b4:	000011d0 	ldrdeq	r1, [r0], -r0
    14b8:	00000000 	andeq	r0, r0, r0
    14bc:	00000018 	andeq	r0, r0, r8, lsl r0
    14c0:	0000000c 	andeq	r0, r0, ip
    14c4:	000011d0 	ldrdeq	r1, [r0], -r0
    14c8:	00000000 	andeq	r0, r0, r0
    14cc:	00000010 	andeq	r0, r0, r0, lsl r0
    14d0:	0000000c 	andeq	r0, r0, ip
    14d4:	000011d0 	ldrdeq	r1, [r0], -r0
    14d8:	00000000 	andeq	r0, r0, r0
    14dc:	00000014 	andeq	r0, r0, r4, lsl r0
    14e0:	0000000c 	andeq	r0, r0, ip
    14e4:	000011d0 	ldrdeq	r1, [r0], -r0
    14e8:	00000000 	andeq	r0, r0, r0
    14ec:	00000010 	andeq	r0, r0, r0, lsl r0
    14f0:	0000000c 	andeq	r0, r0, ip
    14f4:	000011d0 	ldrdeq	r1, [r0], -r0
    14f8:	00000000 	andeq	r0, r0, r0
    14fc:	00000014 	andeq	r0, r0, r4, lsl r0
    1500:	0000000c 	andeq	r0, r0, ip
    1504:	000011d0 	ldrdeq	r1, [r0], -r0
    1508:	00000000 	andeq	r0, r0, r0
    150c:	00000010 	andeq	r0, r0, r0, lsl r0
    1510:	0000000c 	andeq	r0, r0, ip
    1514:	000011d0 	ldrdeq	r1, [r0], -r0
    1518:	00000000 	andeq	r0, r0, r0
    151c:	00000014 	andeq	r0, r0, r4, lsl r0
    1520:	0000000c 	andeq	r0, r0, ip
    1524:	000011d0 	ldrdeq	r1, [r0], -r0
    1528:	00000000 	andeq	r0, r0, r0
    152c:	00000010 	andeq	r0, r0, r0, lsl r0
    1530:	0000000c 	andeq	r0, r0, ip
    1534:	000011d0 	ldrdeq	r1, [r0], -r0
    1538:	00000000 	andeq	r0, r0, r0
    153c:	00000014 	andeq	r0, r0, r4, lsl r0
    1540:	0000000c 	andeq	r0, r0, ip
    1544:	000011d0 	ldrdeq	r1, [r0], -r0
    1548:	00000000 	andeq	r0, r0, r0
    154c:	00000010 	andeq	r0, r0, r0, lsl r0
    1550:	0000000c 	andeq	r0, r0, ip
    1554:	000011d0 	ldrdeq	r1, [r0], -r0
    1558:	00000000 	andeq	r0, r0, r0
    155c:	00000010 	andeq	r0, r0, r0, lsl r0
    1560:	0000000c 	andeq	r0, r0, ip
    1564:	000011d0 	ldrdeq	r1, [r0], -r0
    1568:	00000000 	andeq	r0, r0, r0
    156c:	00000010 	andeq	r0, r0, r0, lsl r0
    1570:	0000000c 	andeq	r0, r0, ip
    1574:	000011d0 	ldrdeq	r1, [r0], -r0
    1578:	00000000 	andeq	r0, r0, r0
    157c:	00000010 	andeq	r0, r0, r0, lsl r0
    1580:	0000000c 	andeq	r0, r0, ip
    1584:	000011d0 	ldrdeq	r1, [r0], -r0
    1588:	00000000 	andeq	r0, r0, r0
    158c:	00000010 	andeq	r0, r0, r0, lsl r0
    1590:	0000000c 	andeq	r0, r0, ip
    1594:	000011d0 	ldrdeq	r1, [r0], -r0
    1598:	00000000 	andeq	r0, r0, r0
    159c:	00000010 	andeq	r0, r0, r0, lsl r0
    15a0:	0000000c 	andeq	r0, r0, ip
    15a4:	000011d0 	ldrdeq	r1, [r0], -r0
    15a8:	00000000 	andeq	r0, r0, r0
    15ac:	00000014 	andeq	r0, r0, r4, lsl r0
    15b0:	0000000c 	andeq	r0, r0, ip
    15b4:	000011d0 	ldrdeq	r1, [r0], -r0
    15b8:	00000000 	andeq	r0, r0, r0
    15bc:	00000014 	andeq	r0, r0, r4, lsl r0
    15c0:	0000000c 	andeq	r0, r0, ip
    15c4:	000011d0 	ldrdeq	r1, [r0], -r0
    15c8:	00000000 	andeq	r0, r0, r0
    15cc:	00000014 	andeq	r0, r0, r4, lsl r0
    15d0:	0000000c 	andeq	r0, r0, ip
    15d4:	000011d0 	ldrdeq	r1, [r0], -r0
    15d8:	00000000 	andeq	r0, r0, r0
    15dc:	00000014 	andeq	r0, r0, r4, lsl r0
    15e0:	0000000c 	andeq	r0, r0, ip
    15e4:	000011d0 	ldrdeq	r1, [r0], -r0
    15e8:	00000000 	andeq	r0, r0, r0
    15ec:	00000014 	andeq	r0, r0, r4, lsl r0
    15f0:	00000014 	andeq	r0, r0, r4, lsl r0
    15f4:	000011d0 	ldrdeq	r1, [r0], -r0
    15f8:	00000000 	andeq	r0, r0, r0
    15fc:	0000001c 	andeq	r0, r0, ip, lsl r0
    1600:	84080e42 	strhi	r0, [r8], #-3650	; 0xe42
    1604:	00018e02 	andeq	r8, r1, r2, lsl #28
    1608:	00000014 	andeq	r0, r0, r4, lsl r0
    160c:	000011d0 	ldrdeq	r1, [r0], -r0
    1610:	00000000 	andeq	r0, r0, r0
    1614:	0000001c 	andeq	r0, r0, ip, lsl r0
    1618:	84080e42 	strhi	r0, [r8], #-3650	; 0xe42
    161c:	00018e02 	andeq	r8, r1, r2, lsl #28
    1620:	00000014 	andeq	r0, r0, r4, lsl r0
    1624:	000011d0 	ldrdeq	r1, [r0], -r0
    1628:	00000000 	andeq	r0, r0, r0
    162c:	00000044 	andeq	r0, r0, r4, asr #32
    1630:	84080e42 	strhi	r0, [r8], #-3650	; 0xe42
    1634:	00018e02 	andeq	r8, r1, r2, lsl #28
    1638:	0000000c 	andeq	r0, r0, ip
    163c:	000011d0 	ldrdeq	r1, [r0], -r0
    1640:	00000000 	andeq	r0, r0, r0
    1644:	00000018 	andeq	r0, r0, r8, lsl r0
    1648:	0000000c 	andeq	r0, r0, ip
    164c:	000011d0 	ldrdeq	r1, [r0], -r0
    1650:	00000000 	andeq	r0, r0, r0
    1654:	00000018 	andeq	r0, r0, r8, lsl r0
    1658:	0000000c 	andeq	r0, r0, ip
    165c:	000011d0 	ldrdeq	r1, [r0], -r0
    1660:	00000000 	andeq	r0, r0, r0
    1664:	00000018 	andeq	r0, r0, r8, lsl r0
    1668:	0000000c 	andeq	r0, r0, ip
    166c:	000011d0 	ldrdeq	r1, [r0], -r0
    1670:	00000000 	andeq	r0, r0, r0
    1674:	00000016 	andeq	r0, r0, r6, lsl r0
    1678:	0000000c 	andeq	r0, r0, ip
    167c:	000011d0 	ldrdeq	r1, [r0], -r0
    1680:	00000000 	andeq	r0, r0, r0
    1684:	00000016 	andeq	r0, r0, r6, lsl r0
    1688:	0000000c 	andeq	r0, r0, ip
    168c:	000011d0 	ldrdeq	r1, [r0], -r0
    1690:	00000000 	andeq	r0, r0, r0
    1694:	00000016 	andeq	r0, r0, r6, lsl r0
    1698:	0000000c 	andeq	r0, r0, ip
    169c:	000011d0 	ldrdeq	r1, [r0], -r0
    16a0:	00000000 	andeq	r0, r0, r0
    16a4:	00000016 	andeq	r0, r0, r6, lsl r0
    16a8:	0000000c 	andeq	r0, r0, ip
    16ac:	000011d0 	ldrdeq	r1, [r0], -r0
    16b0:	00000000 	andeq	r0, r0, r0
    16b4:	00000004 	andeq	r0, r0, r4
    16b8:	0000000c 	andeq	r0, r0, ip
    16bc:	000011d0 	ldrdeq	r1, [r0], -r0
    16c0:	00000000 	andeq	r0, r0, r0
    16c4:	00000004 	andeq	r0, r0, r4
    16c8:	0000000c 	andeq	r0, r0, ip
    16cc:	000011d0 	ldrdeq	r1, [r0], -r0
    16d0:	00000000 	andeq	r0, r0, r0
    16d4:	00000004 	andeq	r0, r0, r4
    16d8:	0000000c 	andeq	r0, r0, ip
    16dc:	000011d0 	ldrdeq	r1, [r0], -r0
    16e0:	00000000 	andeq	r0, r0, r0
    16e4:	00000004 	andeq	r0, r0, r4
    16e8:	0000000c 	andeq	r0, r0, ip
    16ec:	000011d0 	ldrdeq	r1, [r0], -r0
    16f0:	00000000 	andeq	r0, r0, r0
    16f4:	00000004 	andeq	r0, r0, r4
    16f8:	0000000c 	andeq	r0, r0, ip
    16fc:	000011d0 	ldrdeq	r1, [r0], -r0
    1700:	00000000 	andeq	r0, r0, r0
    1704:	00000006 	andeq	r0, r0, r6
    1708:	0000000c 	andeq	r0, r0, ip
    170c:	000011d0 	ldrdeq	r1, [r0], -r0
    1710:	00000000 	andeq	r0, r0, r0
    1714:	00000016 	andeq	r0, r0, r6, lsl r0
    1718:	0000000c 	andeq	r0, r0, ip
    171c:	000011d0 	ldrdeq	r1, [r0], -r0
    1720:	00000000 	andeq	r0, r0, r0
    1724:	0000001a 	andeq	r0, r0, sl, lsl r0
    1728:	00000030 	andeq	r0, r0, r0, lsr r0
    172c:	000011d0 	ldrdeq	r1, [r0], -r0
    1730:	00000000 	andeq	r0, r0, r0
    1734:	0000006e 	andeq	r0, r0, lr, rrx
    1738:	83180e41 	tsthi	r8, #1040	; 0x410
    173c:	85058406 	strhi	r8, [r5, #-1030]	; 0x406
    1740:	87038604 	strhi	r8, [r3, -r4, lsl #12]
    1744:	62018e02 	andvs	r8, r1, #2, 28
    1748:	c6c7ce0a 	strbgt	ip, [r7], sl, lsl #28
    174c:	0ec3c4c5 	cdpeq	4, 12, cr12, cr3, cr5, {6}
    1750:	500b4200 	andpl	r4, fp, r0, lsl #4
    1754:	c5c6c7ce 	strbgt	ip, [r6, #1998]	; 0x7ce
    1758:	000ec3c4 	andeq	ip, lr, r4, asr #7
    175c:	0000000c 	andeq	r0, r0, ip
    1760:	000011d0 	ldrdeq	r1, [r0], -r0
    1764:	00000000 	andeq	r0, r0, r0
    1768:	00000016 	andeq	r0, r0, r6, lsl r0
    176c:	0000000c 	andeq	r0, r0, ip
    1770:	000011d0 	ldrdeq	r1, [r0], -r0
    1774:	00000000 	andeq	r0, r0, r0
    1778:	0000001a 	andeq	r0, r0, sl, lsl r0
    177c:	00000048 	andeq	r0, r0, r8, asr #32
    1780:	000011d0 	ldrdeq	r1, [r0], -r0
    1784:	00000000 	andeq	r0, r0, r0
    1788:	000000b6 	strheq	r0, [r0], -r6
    178c:	83180e41 	tsthi	r8, #1040	; 0x410
    1790:	85058406 	strhi	r8, [r5, #-1030]	; 0x406
    1794:	87038604 	strhi	r8, [r3, -r4, lsl #12]
    1798:	4d018e02 	stcmi	14, cr8, [r1, #-8]
    179c:	c6c7ce0a 	strbgt	ip, [r7], sl, lsl #28
    17a0:	0ec3c4c5 	cdpeq	4, 12, cr12, cr3, cr5, {6}
    17a4:	480b4200 	stmdami	fp, {r9, lr}
    17a8:	c6c7ce0a 	strbgt	ip, [r7], sl, lsl #28
    17ac:	0ec3c4c5 	cdpeq	4, 12, cr12, cr3, cr5, {6}
    17b0:	600b4200 	andvs	r4, fp, r0, lsl #4
    17b4:	c6c7ce0a 	strbgt	ip, [r7], sl, lsl #28
    17b8:	0ec3c4c5 	cdpeq	4, 12, cr12, cr3, cr5, {6}
    17bc:	5c0b4200 	sfmpl	f4, 4, [fp], {-0}
    17c0:	c5c6c7ce 	strbgt	ip, [r6, #1998]	; 0x7ce
    17c4:	000ec3c4 	andeq	ip, lr, r4, asr #7
    17c8:	0000000c 	andeq	r0, r0, ip
    17cc:	000011d0 	ldrdeq	r1, [r0], -r0
    17d0:	00000000 	andeq	r0, r0, r0
    17d4:	00000010 	andeq	r0, r0, r0, lsl r0
    17d8:	0000000c 	andeq	r0, r0, ip
    17dc:	000011d0 	ldrdeq	r1, [r0], -r0
    17e0:	00000000 	andeq	r0, r0, r0
    17e4:	00000006 	andeq	r0, r0, r6
    17e8:	0000000c 	andeq	r0, r0, ip
    17ec:	000011d0 	ldrdeq	r1, [r0], -r0
    17f0:	00000000 	andeq	r0, r0, r0
    17f4:	00000006 	andeq	r0, r0, r6
    17f8:	0000000c 	andeq	r0, r0, ip
    17fc:	000011d0 	ldrdeq	r1, [r0], -r0
    1800:	00000000 	andeq	r0, r0, r0
    1804:	00000006 	andeq	r0, r0, r6
    1808:	0000000c 	andeq	r0, r0, ip
    180c:	000011d0 	ldrdeq	r1, [r0], -r0
    1810:	00000000 	andeq	r0, r0, r0
    1814:	00000008 	andeq	r0, r0, r8
    1818:	0000000c 	andeq	r0, r0, ip
    181c:	000011d0 	ldrdeq	r1, [r0], -r0
    1820:	00000000 	andeq	r0, r0, r0
    1824:	00000006 	andeq	r0, r0, r6
    1828:	0000000c 	andeq	r0, r0, ip
    182c:	000011d0 	ldrdeq	r1, [r0], -r0
    1830:	00000000 	andeq	r0, r0, r0
    1834:	00000006 	andeq	r0, r0, r6
    1838:	0000000c 	andeq	r0, r0, ip
    183c:	000011d0 	ldrdeq	r1, [r0], -r0
    1840:	00000000 	andeq	r0, r0, r0
    1844:	0000000c 	andeq	r0, r0, ip
    1848:	0000000c 	andeq	r0, r0, ip
    184c:	000011d0 	ldrdeq	r1, [r0], -r0
    1850:	0800178c 	stmdaeq	r0, {r2, r3, r7, r8, r9, sl, ip}
    1854:	00000008 	andeq	r0, r0, r8
    1858:	0000000c 	andeq	r0, r0, ip
    185c:	000011d0 	ldrdeq	r1, [r0], -r0
    1860:	00000000 	andeq	r0, r0, r0
    1864:	00000016 	andeq	r0, r0, r6, lsl r0
    1868:	0000000c 	andeq	r0, r0, ip
    186c:	000011d0 	ldrdeq	r1, [r0], -r0
    1870:	08001794 	stmdaeq	r0, {r2, r4, r7, r8, r9, sl, ip}
    1874:	00000008 	andeq	r0, r0, r8
    1878:	0000000c 	andeq	r0, r0, ip
    187c:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
    1880:	7c020001 	stcvc	0, cr0, [r2], {1}
    1884:	000d0c0e 	andeq	r0, sp, lr, lsl #24
    1888:	0000000c 	andeq	r0, r0, ip
    188c:	00001878 	andeq	r1, r0, r8, ror r8
    1890:	00000000 	andeq	r0, r0, r0
    1894:	00000018 	andeq	r0, r0, r8, lsl r0
    1898:	0000000c 	andeq	r0, r0, ip
    189c:	00001878 	andeq	r1, r0, r8, ror r8
    18a0:	0800179c 	stmdaeq	r0, {r2, r3, r4, r7, r8, r9, sl, ip}
    18a4:	0000000c 	andeq	r0, r0, ip
    18a8:	0000000c 	andeq	r0, r0, ip
    18ac:	00001878 	andeq	r1, r0, r8, ror r8
    18b0:	080017a8 	stmdaeq	r0, {r3, r5, r7, r8, r9, sl, ip}
    18b4:	00000028 	andeq	r0, r0, r8, lsr #32
    18b8:	0000000c 	andeq	r0, r0, ip
    18bc:	00001878 	andeq	r1, r0, r8, ror r8
    18c0:	080017d0 	stmdaeq	r0, {r4, r6, r7, r8, r9, sl, ip}
    18c4:	00000018 	andeq	r0, r0, r8, lsl r0
    18c8:	0000000c 	andeq	r0, r0, ip
    18cc:	00001878 	andeq	r1, r0, r8, ror r8
    18d0:	00000000 	andeq	r0, r0, r0
    18d4:	0000000c 	andeq	r0, r0, ip
    18d8:	0000000c 	andeq	r0, r0, ip
    18dc:	00001878 	andeq	r1, r0, r8, ror r8
    18e0:	00000000 	andeq	r0, r0, r0
    18e4:	0000001c 	andeq	r0, r0, ip, lsl r0
    18e8:	0000000c 	andeq	r0, r0, ip
    18ec:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
    18f0:	7c020001 	stcvc	0, cr0, [r2], {1}
    18f4:	000d0c0e 	andeq	r0, sp, lr, lsl #24
    18f8:	00000024 	andeq	r0, r0, r4, lsr #32
    18fc:	000018e8 	andeq	r1, r0, r8, ror #17
    1900:	080017e8 	stmdaeq	r0, {r3, r5, r6, r7, r8, r9, sl, ip}
    1904:	00000094 	muleq	r0, r4, r0
    1908:	83080e41 	movwhi	r0, #36417	; 0x8e41
    190c:	5b018e02 	blpl	6511c <__Stack_Size+0x64d1c>
    1910:	0ec3ce0a 	cdpeq	14, 12, cr12, cr3, cr10, {0}
    1914:	620b4500 	andvs	r4, fp, #0, 10
    1918:	0ec3ce0a 	cdpeq	14, 12, cr12, cr3, cr10, {0}
    191c:	000b4200 	andeq	r4, fp, r0, lsl #4
    1920:	0000001c 	andeq	r0, r0, ip, lsl r0
    1924:	000018e8 	andeq	r1, r0, r8, ror #17
    1928:	0800187c 	stmdaeq	r0, {r2, r3, r4, r5, r6, fp, ip}
    192c:	00000088 	andeq	r0, r0, r8, lsl #1
    1930:	840c0e41 	strhi	r0, [ip], #-3649	; 0xe41
    1934:	8e028503 	cfsh32hi	mvfx8, mvfx2, #3
    1938:	280e5d01 	stmdacs	lr, {r0, r8, sl, fp, ip, lr}
    193c:	000c0e62 	andeq	r0, ip, r2, ror #28
    1940:	0000000c 	andeq	r0, r0, ip
    1944:	000018e8 	andeq	r1, r0, r8, ror #17
    1948:	08001904 	stmdaeq	r0, {r2, r8, fp, ip}
    194c:	00000016 	andeq	r0, r0, r6, lsl r0
    1950:	00000014 	andeq	r0, r0, r4, lsl r0
    1954:	000018e8 	andeq	r1, r0, r8, ror #17
    1958:	00000000 	andeq	r0, r0, r0
    195c:	00000020 	andeq	r0, r0, r0, lsr #32
    1960:	84080e42 	strhi	r0, [r8], #-3650	; 0xe42
    1964:	00018e02 	andeq	r8, r1, r2, lsl #28
    1968:	0000000c 	andeq	r0, r0, ip
    196c:	000018e8 	andeq	r1, r0, r8, ror #17
    1970:	00000000 	andeq	r0, r0, r0
    1974:	0000000c 	andeq	r0, r0, ip
    1978:	0000000c 	andeq	r0, r0, ip
    197c:	000018e8 	andeq	r1, r0, r8, ror #17
    1980:	0800191a 	stmdaeq	r0, {r1, r3, r4, r8, fp, ip}
    1984:	00000018 	andeq	r0, r0, r8, lsl r0
    1988:	00000014 	andeq	r0, r0, r4, lsl r0
    198c:	000018e8 	andeq	r1, r0, r8, ror #17
    1990:	08001932 	stmdaeq	r0, {r1, r4, r5, r8, fp, ip}
    1994:	00000032 	andeq	r0, r0, r2, lsr r0
    1998:	84080e41 	strhi	r0, [r8], #-3649	; 0xe41
    199c:	00018e02 	andeq	r8, r1, r2, lsl #28
    19a0:	0000000c 	andeq	r0, r0, ip
    19a4:	000018e8 	andeq	r1, r0, r8, ror #17
    19a8:	00000000 	andeq	r0, r0, r0
    19ac:	00000012 	andeq	r0, r0, r2, lsl r0
    19b0:	0000000c 	andeq	r0, r0, ip
    19b4:	000018e8 	andeq	r1, r0, r8, ror #17
    19b8:	00000000 	andeq	r0, r0, r0
    19bc:	00000016 	andeq	r0, r0, r6, lsl r0
    19c0:	0000000c 	andeq	r0, r0, ip
    19c4:	000018e8 	andeq	r1, r0, r8, ror #17
    19c8:	00000000 	andeq	r0, r0, r0
    19cc:	00000016 	andeq	r0, r0, r6, lsl r0
    19d0:	0000000c 	andeq	r0, r0, ip
    19d4:	000018e8 	andeq	r1, r0, r8, ror #17
    19d8:	00000000 	andeq	r0, r0, r0
    19dc:	00000018 	andeq	r0, r0, r8, lsl r0
    19e0:	0000000c 	andeq	r0, r0, ip
    19e4:	000018e8 	andeq	r1, r0, r8, ror #17
    19e8:	00000000 	andeq	r0, r0, r0
    19ec:	00000016 	andeq	r0, r0, r6, lsl r0
    19f0:	0000000c 	andeq	r0, r0, ip
    19f4:	000018e8 	andeq	r1, r0, r8, ror #17
    19f8:	00000000 	andeq	r0, r0, r0
    19fc:	00000018 	andeq	r0, r0, r8, lsl r0
    1a00:	0000000c 	andeq	r0, r0, ip
    1a04:	000018e8 	andeq	r1, r0, r8, ror #17
    1a08:	08001964 	stmdaeq	r0, {r2, r5, r6, r8, fp, ip}
    1a0c:	00000008 	andeq	r0, r0, r8
    1a10:	0000000c 	andeq	r0, r0, ip
    1a14:	000018e8 	andeq	r1, r0, r8, ror #17
    1a18:	0800196c 	stmdaeq	r0, {r2, r3, r5, r6, r8, fp, ip}
    1a1c:	00000008 	andeq	r0, r0, r8
    1a20:	0000000c 	andeq	r0, r0, ip
    1a24:	000018e8 	andeq	r1, r0, r8, ror #17
    1a28:	00000000 	andeq	r0, r0, r0
    1a2c:	0000000c 	andeq	r0, r0, ip
    1a30:	0000000c 	andeq	r0, r0, ip
    1a34:	000018e8 	andeq	r1, r0, r8, ror #17
    1a38:	00000000 	andeq	r0, r0, r0
    1a3c:	00000012 	andeq	r0, r0, r2, lsl r0
    1a40:	0000000c 	andeq	r0, r0, ip
    1a44:	000018e8 	andeq	r1, r0, r8, ror #17
    1a48:	00000000 	andeq	r0, r0, r0
    1a4c:	00000012 	andeq	r0, r0, r2, lsl r0
    1a50:	0000000c 	andeq	r0, r0, ip
    1a54:	000018e8 	andeq	r1, r0, r8, ror #17
    1a58:	00000000 	andeq	r0, r0, r0
    1a5c:	00000018 	andeq	r0, r0, r8, lsl r0
    1a60:	0000000c 	andeq	r0, r0, ip
    1a64:	000018e8 	andeq	r1, r0, r8, ror #17
    1a68:	00000000 	andeq	r0, r0, r0
    1a6c:	00000018 	andeq	r0, r0, r8, lsl r0
    1a70:	0000000c 	andeq	r0, r0, ip
    1a74:	000018e8 	andeq	r1, r0, r8, ror #17
    1a78:	00000000 	andeq	r0, r0, r0
    1a7c:	00000018 	andeq	r0, r0, r8, lsl r0
    1a80:	0000000c 	andeq	r0, r0, ip
    1a84:	000018e8 	andeq	r1, r0, r8, ror #17
    1a88:	00000000 	andeq	r0, r0, r0
    1a8c:	00000016 	andeq	r0, r0, r6, lsl r0
    1a90:	0000000c 	andeq	r0, r0, ip
    1a94:	000018e8 	andeq	r1, r0, r8, ror #17
    1a98:	00000000 	andeq	r0, r0, r0
    1a9c:	00000018 	andeq	r0, r0, r8, lsl r0
    1aa0:	0000000c 	andeq	r0, r0, ip
    1aa4:	000018e8 	andeq	r1, r0, r8, ror #17
    1aa8:	08001974 	stmdaeq	r0, {r2, r4, r5, r6, r8, fp, ip}
    1aac:	0000000c 	andeq	r0, r0, ip
    1ab0:	0000000c 	andeq	r0, r0, ip
    1ab4:	000018e8 	andeq	r1, r0, r8, ror #17
    1ab8:	08001980 	stmdaeq	r0, {r7, r8, fp, ip}
    1abc:	00000008 	andeq	r0, r0, r8
    1ac0:	00000014 	andeq	r0, r0, r4, lsl r0
    1ac4:	000018e8 	andeq	r1, r0, r8, ror #17
    1ac8:	08001988 	stmdaeq	r0, {r3, r7, r8, fp, ip}
    1acc:	0000003e 	andeq	r0, r0, lr, lsr r0
    1ad0:	84080e42 	strhi	r0, [r8], #-3650	; 0xe42
    1ad4:	00018e02 	andeq	r8, r1, r2, lsl #28
    1ad8:	0000000c 	andeq	r0, r0, ip
    1adc:	000018e8 	andeq	r1, r0, r8, ror #17
    1ae0:	00000000 	andeq	r0, r0, r0
    1ae4:	0000000e 	andeq	r0, r0, lr
    1ae8:	0000000c 	andeq	r0, r0, ip
    1aec:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
    1af0:	7c020001 	stcvc	0, cr0, [r2], {1}
    1af4:	000d0c0e 	andeq	r0, sp, lr, lsl #24
    1af8:	0000001c 	andeq	r0, r0, ip, lsl r0
    1afc:	00001ae8 	andeq	r1, r0, r8, ror #21
    1b00:	080019c8 	stmdaeq	r0, {r3, r6, r7, r8, fp, ip}
    1b04:	00000050 	andeq	r0, r0, r0, asr r0
    1b08:	000d0941 	andeq	r0, sp, r1, asr #18
    1b0c:	8d080e44 	stchi	14, cr0, [r8, #-272]	; 0xfffffef0
    1b10:	56018e02 	strpl	r8, [r1], -r2, lsl #28
    1b14:	000ec0ce 	andeq	ip, lr, lr, asr #1
    1b18:	0000000c 	andeq	r0, r0, ip
    1b1c:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
    1b20:	7c020001 	stcvc	0, cr0, [r2], {1}
    1b24:	000d0c0e 	andeq	r0, sp, lr, lsl #24
    1b28:	0000000c 	andeq	r0, r0, ip
    1b2c:	00001b18 	andeq	r1, r0, r8, lsl fp
    1b30:	08001a18 	stmdaeq	r0, {r3, r4, r9, fp, ip}
    1b34:	00000034 	andeq	r0, r0, r4, lsr r0
    1b38:	0000000c 	andeq	r0, r0, ip
    1b3c:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
    1b40:	7c020001 	stcvc	0, cr0, [r2], {1}
    1b44:	000d0c0e 	andeq	r0, sp, lr, lsl #24
    1b48:	00000014 	andeq	r0, r0, r4, lsl r0
    1b4c:	00001b38 	andeq	r1, r0, r8, lsr fp
    1b50:	08001a4c 	stmdaeq	r0, {r2, r3, r6, r9, fp, ip}
    1b54:	00000024 	andeq	r0, r0, r4, lsr #32
    1b58:	84080e41 	strhi	r0, [r8], #-3649	; 0xe41
    1b5c:	00018e02 	andeq	r8, r1, r2, lsl #28
    1b60:	00000014 	andeq	r0, r0, r4, lsl r0
    1b64:	00001b38 	andeq	r1, r0, r8, lsr fp
    1b68:	08001a70 	stmdaeq	r0, {r4, r5, r6, r9, fp, ip}
    1b6c:	00000024 	andeq	r0, r0, r4, lsr #32
    1b70:	84080e41 	strhi	r0, [r8], #-3649	; 0xe41
    1b74:	00018e02 	andeq	r8, r1, r2, lsl #28
    1b78:	00000014 	andeq	r0, r0, r4, lsl r0
    1b7c:	00001b38 	andeq	r1, r0, r8, lsr fp
    1b80:	08001a94 	stmdaeq	r0, {r2, r4, r7, r9, fp, ip}
    1b84:	00000090 	muleq	r0, r0, r0
    1b88:	84080e41 	strhi	r0, [r8], #-3649	; 0xe41
    1b8c:	00018e02 	andeq	r8, r1, r2, lsl #28
    1b90:	00000020 	andeq	r0, r0, r0, lsr #32
    1b94:	00001b38 	andeq	r1, r0, r8, lsr fp
    1b98:	08001b24 	stmdaeq	r0, {r2, r5, r8, r9, fp, ip}
    1b9c:	000000ac 	andeq	r0, r0, ip, lsr #1
    1ba0:	83200e42 	teqhi	r0, #1056	; 0x420
    1ba4:	85078408 	strhi	r8, [r7, #-1032]	; 0x408
    1ba8:	87058606 	strhi	r8, [r5, -r6, lsl #12]
    1bac:	89038804 	stmdbhi	r3, {r2, fp, pc}
    1bb0:	00018e02 	andeq	r8, r1, r2, lsl #28
    1bb4:	00000014 	andeq	r0, r0, r4, lsl r0
    1bb8:	00001b38 	andeq	r1, r0, r8, lsr fp
    1bbc:	08001bd0 	stmdaeq	r0, {r4, r6, r7, r8, r9, fp, ip}
    1bc0:	00000038 	andeq	r0, r0, r8, lsr r0
    1bc4:	84080e41 	strhi	r0, [r8], #-3649	; 0xe41
    1bc8:	00018e02 	andeq	r8, r1, r2, lsl #28
    1bcc:	00000018 	andeq	r0, r0, r8, lsl r0
    1bd0:	00001b38 	andeq	r1, r0, r8, lsr fp
    1bd4:	08001c08 	stmdaeq	r0, {r3, sl, fp, ip}
    1bd8:	00000048 	andeq	r0, r0, r8, asr #32
    1bdc:	83100e41 	tsthi	r0, #1040	; 0x410
    1be0:	85038404 	strhi	r8, [r3, #-1028]	; 0x404
    1be4:	00018e02 	andeq	r8, r1, r2, lsl #28
    1be8:	00000018 	andeq	r0, r0, r8, lsl r0
    1bec:	00001b38 	andeq	r1, r0, r8, lsr fp
    1bf0:	08001c50 	stmdaeq	r0, {r4, r6, sl, fp, ip}
    1bf4:	000000d8 	ldrdeq	r0, [r0], -r8
    1bf8:	83100e41 	tsthi	r0, #1040	; 0x410
    1bfc:	85038404 	strhi	r8, [r3, #-1028]	; 0x404
    1c00:	00018e02 	andeq	r8, r1, r2, lsl #28
    1c04:	00000018 	andeq	r0, r0, r8, lsl r0
    1c08:	00001b38 	andeq	r1, r0, r8, lsr fp
    1c0c:	08001d28 	stmdaeq	r0, {r3, r5, r8, sl, fp, ip}
    1c10:	0000008c 	andeq	r0, r0, ip, lsl #1
    1c14:	83100e41 	tsthi	r0, #1040	; 0x410
    1c18:	85038404 	strhi	r8, [r3, #-1028]	; 0x404
    1c1c:	00018e02 	andeq	r8, r1, r2, lsl #28
    1c20:	00000014 	andeq	r0, r0, r4, lsl r0
    1c24:	00001b38 	andeq	r1, r0, r8, lsr fp
    1c28:	08001db4 	stmdaeq	r0, {r2, r4, r5, r7, r8, sl, fp, ip}
    1c2c:	00000024 	andeq	r0, r0, r4, lsr #32
    1c30:	83080e41 	movwhi	r0, #36417	; 0x8e41
    1c34:	00018e02 	andeq	r8, r1, r2, lsl #28
    1c38:	00000014 	andeq	r0, r0, r4, lsl r0
    1c3c:	00001b38 	andeq	r1, r0, r8, lsr fp
    1c40:	08001dd8 	stmdaeq	r0, {r3, r4, r6, r7, r8, sl, fp, ip}
    1c44:	0000001c 	andeq	r0, r0, ip, lsl r0
    1c48:	84080e42 	strhi	r0, [r8], #-3650	; 0xe42
    1c4c:	00018e02 	andeq	r8, r1, r2, lsl #28
    1c50:	00000014 	andeq	r0, r0, r4, lsl r0
    1c54:	00001b38 	andeq	r1, r0, r8, lsr fp
    1c58:	08001df4 	stmdaeq	r0, {r2, r4, r5, r6, r7, r8, sl, fp, ip}
    1c5c:	00000044 	andeq	r0, r0, r4, asr #32
    1c60:	83080e41 	movwhi	r0, #36417	; 0x8e41
    1c64:	00018e02 	andeq	r8, r1, r2, lsl #28
    1c68:	00000024 	andeq	r0, r0, r4, lsr #32
    1c6c:	00001b38 	andeq	r1, r0, r8, lsr fp
    1c70:	08001e38 	stmdaeq	r0, {r3, r4, r5, r9, sl, fp, ip}
    1c74:	000002dc 	ldrdeq	r0, [r0], -ip
    1c78:	84200e41 	strthi	r0, [r0], #-3649	; 0xe41
    1c7c:	86048505 	strhi	r8, [r4], -r5, lsl #10
    1c80:	8e028703 	cdphi	7, 0, cr8, cr2, cr3, {0}
    1c84:	015c0301 	cmpeq	ip, r1, lsl #6
    1c88:	41140e0a 	tstmi	r4, sl, lsl #28
    1c8c:	0000000b 	andeq	r0, r0, fp
    1c90:	00000028 	andeq	r0, r0, r8, lsr #32
    1c94:	00001b38 	andeq	r1, r0, r8, lsr fp
    1c98:	08002114 	stmdaeq	r0, {r2, r4, r8, sp}
    1c9c:	000000cc 	andeq	r0, r0, ip, asr #1
    1ca0:	83180e41 	tsthi	r8, #1040	; 0x410
    1ca4:	85058406 	strhi	r8, [r5, #-1030]	; 0x406
    1ca8:	87038604 	strhi	r8, [r3, -r4, lsl #12]
    1cac:	02018e02 	andeq	r8, r1, #2, 28
    1cb0:	c6c7ce57 			; <UNDEFINED> instruction: 0xc6c7ce57
    1cb4:	0ec3c4c5 	cdpeq	4, 12, cr12, cr3, cr5, {6}
    1cb8:	00000000 	andeq	r0, r0, r0
    1cbc:	00000018 	andeq	r0, r0, r8, lsl r0
    1cc0:	00001b38 	andeq	r1, r0, r8, lsr fp
    1cc4:	080021e0 	stmdaeq	r0, {r5, r6, r7, r8, sp}
    1cc8:	00000040 	andeq	r0, r0, r0, asr #32
    1ccc:	84100e41 	ldrhi	r0, [r0], #-3649	; 0xe41
    1cd0:	86038504 	strhi	r8, [r3], -r4, lsl #10
    1cd4:	00018e02 	andeq	r8, r1, r2, lsl #28
    1cd8:	00000018 	andeq	r0, r0, r8, lsl r0
    1cdc:	00001b38 	andeq	r1, r0, r8, lsr fp
    1ce0:	08002220 	stmdaeq	r0, {r5, r9, sp}
    1ce4:	0000005c 	andeq	r0, r0, ip, asr r0
    1ce8:	84080e41 	strhi	r0, [r8], #-3649	; 0xe41
    1cec:	64018e02 	strvs	r8, [r1], #-3586	; 0xe02
    1cf0:	000ec4ce 	andeq	ip, lr, lr, asr #9
    1cf4:	0000000c 	andeq	r0, r0, ip
    1cf8:	00001b38 	andeq	r1, r0, r8, lsr fp
    1cfc:	0800227c 	stmdaeq	r0, {r2, r3, r4, r5, r6, r9, sp}
    1d00:	00000002 	andeq	r0, r0, r2
    1d04:	0000000c 	andeq	r0, r0, ip
    1d08:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
    1d0c:	7c020001 	stcvc	0, cr0, [r2], {1}
    1d10:	000d0c0e 	andeq	r0, sp, lr, lsl #24
    1d14:	00000018 	andeq	r0, r0, r8, lsl r0
    1d18:	00001d04 	andeq	r1, r0, r4, lsl #26
    1d1c:	0800227e 	stmdaeq	r0, {r1, r2, r3, r4, r5, r6, r9, sp}
    1d20:	00000030 	andeq	r0, r0, r0, lsr r0
    1d24:	840c0e41 	strhi	r0, [ip], #-3649	; 0xe41
    1d28:	8e028503 	cfsh32hi	mvfx8, mvfx2, #3
    1d2c:	00000001 	andeq	r0, r0, r1
    1d30:	00000014 	andeq	r0, r0, r4, lsl r0
    1d34:	00001d04 	andeq	r1, r0, r4, lsl #26
    1d38:	080022ae 	stmdaeq	r0, {r1, r2, r3, r5, r7, r9, sp}
    1d3c:	00000024 	andeq	r0, r0, r4, lsr #32
    1d40:	84080e41 	strhi	r0, [r8], #-3649	; 0xe41
    1d44:	00018e02 	andeq	r8, r1, r2, lsl #28
    1d48:	0000000c 	andeq	r0, r0, ip
    1d4c:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
    1d50:	7c020001 	stcvc	0, cr0, [r2], {1}
    1d54:	000d0c0e 	andeq	r0, sp, lr, lsl #24
    1d58:	0000000c 	andeq	r0, r0, ip
    1d5c:	00001d48 	andeq	r1, r0, r8, asr #26
    1d60:	00000000 	andeq	r0, r0, r0
    1d64:	0000000c 	andeq	r0, r0, ip
    1d68:	0000000c 	andeq	r0, r0, ip
    1d6c:	00001d48 	andeq	r1, r0, r8, asr #26
    1d70:	00000000 	andeq	r0, r0, r0
    1d74:	0000000c 	andeq	r0, r0, ip
    1d78:	0000000c 	andeq	r0, r0, ip
    1d7c:	00001d48 	andeq	r1, r0, r8, asr #26
    1d80:	00000000 	andeq	r0, r0, r0
    1d84:	0000000c 	andeq	r0, r0, ip
    1d88:	0000000c 	andeq	r0, r0, ip
    1d8c:	00001d48 	andeq	r1, r0, r8, asr #26
    1d90:	00000000 	andeq	r0, r0, r0
    1d94:	0000000c 	andeq	r0, r0, ip
    1d98:	0000000c 	andeq	r0, r0, ip
    1d9c:	00001d48 	andeq	r1, r0, r8, asr #26
    1da0:	00000000 	andeq	r0, r0, r0
    1da4:	0000000c 	andeq	r0, r0, ip
    1da8:	0000000c 	andeq	r0, r0, ip
    1dac:	00001d48 	andeq	r1, r0, r8, asr #26
    1db0:	00000000 	andeq	r0, r0, r0
    1db4:	0000000c 	andeq	r0, r0, ip
    1db8:	0000000c 	andeq	r0, r0, ip
    1dbc:	00001d48 	andeq	r1, r0, r8, asr #26
    1dc0:	00000000 	andeq	r0, r0, r0
    1dc4:	0000000c 	andeq	r0, r0, ip
    1dc8:	0000000c 	andeq	r0, r0, ip
    1dcc:	00001d48 	andeq	r1, r0, r8, asr #26
    1dd0:	080022d4 	stmdaeq	r0, {r2, r4, r6, r7, r9, sp}
    1dd4:	00000010 	andeq	r0, r0, r0, lsl r0
    1dd8:	0000000c 	andeq	r0, r0, ip
    1ddc:	00001d48 	andeq	r1, r0, r8, asr #26
    1de0:	00000000 	andeq	r0, r0, r0
    1de4:	0000000c 	andeq	r0, r0, ip
    1de8:	0000000c 	andeq	r0, r0, ip
    1dec:	00001d48 	andeq	r1, r0, r8, asr #26
    1df0:	00000000 	andeq	r0, r0, r0
    1df4:	0000000e 	andeq	r0, r0, lr
    1df8:	0000000c 	andeq	r0, r0, ip
    1dfc:	00001d48 	andeq	r1, r0, r8, asr #26
    1e00:	00000000 	andeq	r0, r0, r0
    1e04:	00000010 	andeq	r0, r0, r0, lsl r0
    1e08:	0000000c 	andeq	r0, r0, ip
    1e0c:	00001d48 	andeq	r1, r0, r8, asr #26
    1e10:	080022e4 	stmdaeq	r0, {r2, r5, r6, r7, r9, sp}
    1e14:	0000001c 	andeq	r0, r0, ip, lsl r0
    1e18:	0000000c 	andeq	r0, r0, ip
    1e1c:	00001d48 	andeq	r1, r0, r8, asr #26
    1e20:	00000000 	andeq	r0, r0, r0
    1e24:	00000012 	andeq	r0, r0, r2, lsl r0
    1e28:	0000000c 	andeq	r0, r0, ip
    1e2c:	00001d48 	andeq	r1, r0, r8, asr #26
    1e30:	08002300 	stmdaeq	r0, {r8, r9, sp}
    1e34:	00000032 	andeq	r0, r0, r2, lsr r0
    1e38:	0000000c 	andeq	r0, r0, ip
    1e3c:	00001d48 	andeq	r1, r0, r8, asr #26
    1e40:	08002332 	stmdaeq	r0, {r1, r4, r5, r8, r9, sp}
    1e44:	00000032 	andeq	r0, r0, r2, lsr r0
    1e48:	0000000c 	andeq	r0, r0, ip
    1e4c:	00001d48 	andeq	r1, r0, r8, asr #26
    1e50:	00000000 	andeq	r0, r0, r0
    1e54:	00000024 	andeq	r0, r0, r4, lsr #32
    1e58:	0000000c 	andeq	r0, r0, ip
    1e5c:	00001d48 	andeq	r1, r0, r8, asr #26
    1e60:	00000000 	andeq	r0, r0, r0
    1e64:	00000012 	andeq	r0, r0, r2, lsl r0
    1e68:	0000000c 	andeq	r0, r0, ip
    1e6c:	00001d48 	andeq	r1, r0, r8, asr #26
    1e70:	00000000 	andeq	r0, r0, r0
    1e74:	00000012 	andeq	r0, r0, r2, lsl r0
    1e78:	0000000c 	andeq	r0, r0, ip
    1e7c:	00001d48 	andeq	r1, r0, r8, asr #26
    1e80:	08002364 	stmdaeq	r0, {r2, r5, r6, r8, r9, sp}
    1e84:	00000026 	andeq	r0, r0, r6, lsr #32
    1e88:	0000000c 	andeq	r0, r0, ip
    1e8c:	00001d48 	andeq	r1, r0, r8, asr #26
    1e90:	0800238a 	stmdaeq	r0, {r1, r3, r7, r8, r9, sp}
    1e94:	00000026 	andeq	r0, r0, r6, lsr #32
    1e98:	0000000c 	andeq	r0, r0, ip
    1e9c:	00001d48 	andeq	r1, r0, r8, asr #26
    1ea0:	00000000 	andeq	r0, r0, r0
    1ea4:	00000020 	andeq	r0, r0, r0, lsr #32
    1ea8:	0000000c 	andeq	r0, r0, ip
    1eac:	00001d48 	andeq	r1, r0, r8, asr #26
    1eb0:	00000000 	andeq	r0, r0, r0
    1eb4:	00000020 	andeq	r0, r0, r0, lsr #32
    1eb8:	0000000c 	andeq	r0, r0, ip
    1ebc:	00001d48 	andeq	r1, r0, r8, asr #26
    1ec0:	080023b0 	stmdaeq	r0, {r4, r5, r7, r8, r9, sp}
    1ec4:	00000020 	andeq	r0, r0, r0, lsr #32
    1ec8:	0000000c 	andeq	r0, r0, ip
    1ecc:	00001d48 	andeq	r1, r0, r8, asr #26
    1ed0:	00000000 	andeq	r0, r0, r0
    1ed4:	00000020 	andeq	r0, r0, r0, lsr #32
    1ed8:	0000000c 	andeq	r0, r0, ip
    1edc:	00001d48 	andeq	r1, r0, r8, asr #26
    1ee0:	00000000 	andeq	r0, r0, r0
    1ee4:	00000020 	andeq	r0, r0, r0, lsr #32
    1ee8:	0000000c 	andeq	r0, r0, ip
    1eec:	00001d48 	andeq	r1, r0, r8, asr #26
    1ef0:	00000000 	andeq	r0, r0, r0
    1ef4:	00000020 	andeq	r0, r0, r0, lsr #32
    1ef8:	0000000c 	andeq	r0, r0, ip
    1efc:	00001d48 	andeq	r1, r0, r8, asr #26
    1f00:	00000000 	andeq	r0, r0, r0
    1f04:	0000001a 	andeq	r0, r0, sl, lsl r0
    1f08:	0000000c 	andeq	r0, r0, ip
    1f0c:	00001d48 	andeq	r1, r0, r8, asr #26
    1f10:	00000000 	andeq	r0, r0, r0
    1f14:	0000001a 	andeq	r0, r0, sl, lsl r0
    1f18:	0000000c 	andeq	r0, r0, ip
    1f1c:	00001d48 	andeq	r1, r0, r8, asr #26
    1f20:	00000000 	andeq	r0, r0, r0
    1f24:	00000018 	andeq	r0, r0, r8, lsl r0
    1f28:	0000000c 	andeq	r0, r0, ip
    1f2c:	00001d48 	andeq	r1, r0, r8, asr #26
    1f30:	00000000 	andeq	r0, r0, r0
    1f34:	0000001c 	andeq	r0, r0, ip, lsl r0
    1f38:	0000000c 	andeq	r0, r0, ip
    1f3c:	00001d48 	andeq	r1, r0, r8, asr #26
    1f40:	00000000 	andeq	r0, r0, r0
    1f44:	00000020 	andeq	r0, r0, r0, lsr #32
    1f48:	0000000c 	andeq	r0, r0, ip
    1f4c:	00001d48 	andeq	r1, r0, r8, asr #26
    1f50:	00000000 	andeq	r0, r0, r0
    1f54:	00000020 	andeq	r0, r0, r0, lsr #32
    1f58:	0000000c 	andeq	r0, r0, ip
    1f5c:	00001d48 	andeq	r1, r0, r8, asr #26
    1f60:	080023d0 	stmdaeq	r0, {r4, r6, r7, r8, r9, sp}
    1f64:	00000026 	andeq	r0, r0, r6, lsr #32
    1f68:	0000000c 	andeq	r0, r0, ip
    1f6c:	00001d48 	andeq	r1, r0, r8, asr #26
    1f70:	080023f6 	stmdaeq	r0, {r1, r2, r4, r5, r6, r7, r8, r9, sp}
    1f74:	00000026 	andeq	r0, r0, r6, lsr #32
    1f78:	0000000c 	andeq	r0, r0, ip
    1f7c:	00001d48 	andeq	r1, r0, r8, asr #26
    1f80:	00000000 	andeq	r0, r0, r0
    1f84:	00000022 	andeq	r0, r0, r2, lsr #32
    1f88:	0000000c 	andeq	r0, r0, ip
    1f8c:	00001d48 	andeq	r1, r0, r8, asr #26
    1f90:	00000000 	andeq	r0, r0, r0
    1f94:	00000012 	andeq	r0, r0, r2, lsl r0
    1f98:	0000000c 	andeq	r0, r0, ip
    1f9c:	00001d48 	andeq	r1, r0, r8, asr #26
    1fa0:	0800241c 	stmdaeq	r0, {r2, r3, r4, sl, sp}
    1fa4:	00000020 	andeq	r0, r0, r0, lsr #32
    1fa8:	0000000c 	andeq	r0, r0, ip
    1fac:	00001d48 	andeq	r1, r0, r8, asr #26
    1fb0:	0800243c 	stmdaeq	r0, {r2, r3, r4, r5, sl, sp}
    1fb4:	00000020 	andeq	r0, r0, r0, lsr #32
    1fb8:	0000000c 	andeq	r0, r0, ip
    1fbc:	00001d48 	andeq	r1, r0, r8, asr #26
    1fc0:	0800245c 	stmdaeq	r0, {r2, r3, r4, r6, sl, sp}
    1fc4:	00000020 	andeq	r0, r0, r0, lsr #32
    1fc8:	0000000c 	andeq	r0, r0, ip
    1fcc:	00001d48 	andeq	r1, r0, r8, asr #26
    1fd0:	0800247c 	stmdaeq	r0, {r2, r3, r4, r5, r6, sl, sp}
    1fd4:	00000020 	andeq	r0, r0, r0, lsr #32
    1fd8:	0000000c 	andeq	r0, r0, ip
    1fdc:	00001d48 	andeq	r1, r0, r8, asr #26
    1fe0:	0800249c 	stmdaeq	r0, {r2, r3, r4, r7, sl, sp}
    1fe4:	0000001c 	andeq	r0, r0, ip, lsl r0
    1fe8:	0000000c 	andeq	r0, r0, ip
    1fec:	00001d48 	andeq	r1, r0, r8, asr #26
    1ff0:	00000000 	andeq	r0, r0, r0
    1ff4:	00000026 	andeq	r0, r0, r6, lsr #32
    1ff8:	0000000c 	andeq	r0, r0, ip
    1ffc:	00001d48 	andeq	r1, r0, r8, asr #26
    2000:	080024b8 	stmdaeq	r0, {r3, r4, r5, r7, sl, sp}
    2004:	00000040 	andeq	r0, r0, r0, asr #32
    2008:	0000000c 	andeq	r0, r0, ip
    200c:	00001d48 	andeq	r1, r0, r8, asr #26
    2010:	00000000 	andeq	r0, r0, r0
    2014:	00000020 	andeq	r0, r0, r0, lsr #32
    2018:	0000000c 	andeq	r0, r0, ip
    201c:	00001d48 	andeq	r1, r0, r8, asr #26
    2020:	080024f8 	stmdaeq	r0, {r3, r4, r5, r6, r7, sl, sp}
    2024:	00000020 	andeq	r0, r0, r0, lsr #32
    2028:	00000014 	andeq	r0, r0, r4, lsl r0
    202c:	00001d48 	andeq	r1, r0, r8, asr #26
    2030:	00000000 	andeq	r0, r0, r0
    2034:	00000038 	andeq	r0, r0, r8, lsr r0
    2038:	84080e41 	strhi	r0, [r8], #-3649	; 0xe41
    203c:	00018e02 	andeq	r8, r1, r2, lsl #28
    2040:	0000000c 	andeq	r0, r0, ip
    2044:	00001d48 	andeq	r1, r0, r8, asr #26
    2048:	00000000 	andeq	r0, r0, r0
    204c:	00000020 	andeq	r0, r0, r0, lsr #32
    2050:	0000000c 	andeq	r0, r0, ip
    2054:	00001d48 	andeq	r1, r0, r8, asr #26
    2058:	00000000 	andeq	r0, r0, r0
    205c:	00000020 	andeq	r0, r0, r0, lsr #32
    2060:	0000000c 	andeq	r0, r0, ip
    2064:	00001d48 	andeq	r1, r0, r8, asr #26
    2068:	00000000 	andeq	r0, r0, r0
    206c:	00000020 	andeq	r0, r0, r0, lsr #32
    2070:	0000000c 	andeq	r0, r0, ip
    2074:	00001d48 	andeq	r1, r0, r8, asr #26
    2078:	00000000 	andeq	r0, r0, r0
    207c:	00000020 	andeq	r0, r0, r0, lsr #32
    2080:	00000014 	andeq	r0, r0, r4, lsl r0
    2084:	00001d48 	andeq	r1, r0, r8, asr #26
    2088:	00000000 	andeq	r0, r0, r0
    208c:	000000a8 	andeq	r0, r0, r8, lsr #1
    2090:	84080e42 	strhi	r0, [r8], #-3650	; 0xe42
    2094:	00018e02 	andeq	r8, r1, r2, lsl #28
    2098:	0000000c 	andeq	r0, r0, ip
    209c:	00001d48 	andeq	r1, r0, r8, asr #26
    20a0:	00000000 	andeq	r0, r0, r0
    20a4:	0000005c 	andeq	r0, r0, ip, asr r0
    20a8:	0000000c 	andeq	r0, r0, ip
    20ac:	00001d48 	andeq	r1, r0, r8, asr #26
    20b0:	00000000 	andeq	r0, r0, r0
    20b4:	0000005c 	andeq	r0, r0, ip, asr r0
    20b8:	0000000c 	andeq	r0, r0, ip
    20bc:	00001d48 	andeq	r1, r0, r8, asr #26
    20c0:	00000000 	andeq	r0, r0, r0
    20c4:	00000020 	andeq	r0, r0, r0, lsr #32
    20c8:	0000000c 	andeq	r0, r0, ip
    20cc:	00001d48 	andeq	r1, r0, r8, asr #26
    20d0:	00000000 	andeq	r0, r0, r0
    20d4:	00000020 	andeq	r0, r0, r0, lsr #32
    20d8:	0000000c 	andeq	r0, r0, ip
    20dc:	00001d48 	andeq	r1, r0, r8, asr #26
    20e0:	00000000 	andeq	r0, r0, r0
    20e4:	00000044 	andeq	r0, r0, r4, asr #32
    20e8:	0000000c 	andeq	r0, r0, ip
    20ec:	00001d48 	andeq	r1, r0, r8, asr #26
    20f0:	00000000 	andeq	r0, r0, r0
    20f4:	00000042 	andeq	r0, r0, r2, asr #32
    20f8:	0000000c 	andeq	r0, r0, ip
    20fc:	00001d48 	andeq	r1, r0, r8, asr #26
    2100:	00000000 	andeq	r0, r0, r0
    2104:	00000006 	andeq	r0, r0, r6
    2108:	0000000c 	andeq	r0, r0, ip
    210c:	00001d48 	andeq	r1, r0, r8, asr #26
    2110:	08002518 	stmdaeq	r0, {r3, r4, r8, sl, sp}
    2114:	0000000a 	andeq	r0, r0, sl
    2118:	0000000c 	andeq	r0, r0, ip
    211c:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
    2120:	7c020001 	stcvc	0, cr0, [r2], {1}
    2124:	000d0c0e 	andeq	r0, sp, lr, lsl #24
    2128:	0000000c 	andeq	r0, r0, ip
    212c:	00002118 	andeq	r2, r0, r8, lsl r1
    2130:	08002524 	stmdaeq	r0, {r2, r5, r8, sl, sp}
    2134:	00000020 	andeq	r0, r0, r0, lsr #32
    2138:	00000018 	andeq	r0, r0, r8, lsl r0
    213c:	00002118 	andeq	r2, r0, r8, lsl r1
    2140:	08002544 	stmdaeq	r0, {r2, r6, r8, sl, sp}
    2144:	00000024 	andeq	r0, r0, r4, lsr #32
    2148:	84100e41 	ldrhi	r0, [r0], #-3649	; 0xe41
    214c:	86038504 	strhi	r8, [r3], -r4, lsl #10
    2150:	00018e02 	andeq	r8, r1, r2, lsl #28
    2154:	0000000c 	andeq	r0, r0, ip
    2158:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
    215c:	7c020001 	stcvc	0, cr0, [r2], {1}
    2160:	000d0c0e 	andeq	r0, sp, lr, lsl #24
    2164:	0000001c 	andeq	r0, r0, ip, lsl r0
    2168:	00002154 	andeq	r2, r0, r4, asr r1
    216c:	08002568 	stmdaeq	r0, {r3, r5, r6, r8, sl, sp}
    2170:	0000016c 	andeq	r0, r0, ip, ror #2
    2174:	84180e41 	ldrhi	r0, [r8], #-3649	; 0xe41
    2178:	86038504 	strhi	r8, [r3], -r4, lsl #10
    217c:	02018e02 	andeq	r8, r1, #2, 28
    2180:	00100ea3 	andseq	r0, r0, r3, lsr #29
    2184:	00000014 	andeq	r0, r0, r4, lsl r0
    2188:	00002154 	andeq	r2, r0, r4, asr r1
    218c:	00000000 	andeq	r0, r0, r0
    2190:	00000070 	andeq	r0, r0, r0, ror r0
    2194:	83080e41 	movwhi	r0, #36417	; 0x8e41
    2198:	00018e02 	andeq	r8, r1, r2, lsl #28

Disassembly of section .debug_str:

00000000 <.debug_str>:
* Input          : None.
* Output         : None.
* Return         : None.
*******************************************************************************/
void CTR_HP(void)
{
       0:	4f495047 	svcmi	0x00495047
  u32 wEPVal = 0;

  while (((wIstr = _GetISTR()) & ISTR_CTR) != 0)
       4:	646f4d5f 	strbtvs	r4, [pc], #-3423	; c <_Minimum_Stack_Size-0xf4>
       8:	754f5f65 	strbvc	r5, [pc, #-3941]	; fffff0ab <SCS_BASE+0x1fff10ab>
       c:	50505f74 	subspl	r5, r0, r4, ror pc
  {
    _SetISTR((u16)CLR_CTR); /* clear CTR flag */
      10:	6f437700 	svcvs	0x00437700
      14:	00746e75 	rsbseq	r6, r4, r5, ror lr
    /* extract highest priority endpoint number */
    EPindex = (u8)(wIstr & ISTR_EP_ID);
      18:	5f434352 	svcpl	0x00434352
      1c:	43535953 	cmpmi	r3, #1359872	; 0x14c000
    /* process related endpoint register */
    wEPVal = _GetENDPOINT(EPindex);
      20:	6f434b4c 	svcvs	0x00434b4c
      24:	6769666e 	strbvs	r6, [r9, -lr, ror #12]!
      28:	554e4700 	strbpl	r4, [lr, #-1792]	; 0x700
    if ((wEPVal & EP_CTR_RX) != 0)
      2c:	34204320 	strtcc	r4, [r0], #-800	; 0x320
    {
      /* clear int flag */
      _ClearEP_CTR_RX(EPindex);
      30:	332e392e 	teqcc	lr, #753664	; 0xb8000
      34:	31303220 	teqcc	r0, r0, lsr #4
      38:	32353035 	eorscc	r3, r5, #53	; 0x35

      /* call OUT service function */
      (*pEpInt_OUT[EPindex-1])();
      3c:	72282039 	eorvc	r2, r8, #57	; 0x39

    } /* if((wEPVal & EP_CTR_RX) */
    else if ((wEPVal & EP_CTR_TX) != 0)
      40:	61656c65 	cmnvs	r5, r5, ror #24
    {
      /* clear int flag */
      _ClearEP_CTR_TX(EPindex);
      44:	20296573 	eorcs	r6, r9, r3, ror r5
      48:	4d52415b 	ldfmie	f4, [r2, #-364]	; 0xfffffe94
      4c:	626d652f 	rsbvs	r6, sp, #197132288	; 0xbc00000

      /* call IN service function */
      (*pEpInt_IN[EPindex-1])();
      50:	65646465 	strbvs	r6, [r4, #-1125]!	; 0x465
      54:	5f342d64 	svcpl	0x00342d64
      58:	72622d39 	rsbvc	r2, r2, #3648	; 0xe40


    } /* if((wEPVal & EP_CTR_TX) != 0) */

  }/* while(...) */
}
      5c:	68636e61 	stmdavs	r3!, {r0, r5, r6, r9, sl, fp, sp, lr}^
      60:	76657220 	strbtvc	r7, [r5], -r0, lsr #4
      64:	6f697369 	svcvs	0x00697369
      68:	3232206e 	eorscc	r2, r2, #110	; 0x6e
      6c:	38383234 	ldmdacc	r8!, {r2, r4, r5, r9, ip, sp}
      70:	6d2d205d 	stcvs	0, cr2, [sp, #-372]!	; 0xfffffe8c
      74:	3d757063 	ldclcc	0, cr7, [r5, #-396]!	; 0xfffffe74
      78:	74726f63 	ldrbtvc	r6, [r2], #-3939	; 0xf63
      7c:	6d2d7865 	stcvs	8, cr7, [sp, #-404]!	; 0xfffffe6c
      80:	6d2d2033 	stcvs	0, cr2, [sp, #-204]!	; 0xffffff34
      84:	6d756874 	ldclvs	8, cr6, [r5, #-464]!	; 0xfffffe30
      88:	672d2062 	strvs	r2, [sp, -r2, rrx]!
      8c:	734f2d20 	movtvc	r2, #64800	; 0xfd20
      90:	66662d20 	strbtvs	r2, [r6], -r0, lsr #26
      94:	74636e75 	strbtvc	r6, [r3], #-3701	; 0xe75
      98:	2d6e6f69 	stclcs	15, cr6, [lr, #-420]!	; 0xfffffe5c
      9c:	74636573 	strbtvc	r6, [r3], #-1395	; 0x573
      a0:	736e6f69 	cmnvc	lr, #420	; 0x1a4
      a4:	70776700 	rsbsvc	r6, r7, r0, lsl #14
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM7, ENABLE);
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM7, DISABLE);
      break;
      
    case TIM8_BASE:
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_TIM8, ENABLE);
      a8:	52415355 	subpl	r5, r1, #1409286145	; 0x54000001
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_TIM8, DISABLE);  
      ac:	66754254 			; <UNDEFINED> instruction: 0x66754254
      b0:	00726566 	rsbseq	r6, r2, r6, ror #10
      break; 
      
    default:
      break;
  }
}
      b4:	5f434352 	svcpl	0x00434352
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM7, DISABLE);
      break;
      
    case TIM8_BASE:
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_TIM8, ENABLE);
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_TIM8, DISABLE);  
      b8:	6e496544 	cdpvs	5, 4, cr6, cr9, cr4, {2}
      bc:	67007469 	strvs	r7, [r0, -r9, ror #8]
      c0:	54323375 	ldrtpl	r3, [r2], #-885	; 0x375
      c4:	6e696d69 	cdpvs	13, 6, cr6, cr9, cr9, {3}
      c8:	756f4367 	strbvc	r4, [pc, #-871]!	; fffffd69 <SCS_BASE+0x1fff1d69>
      cc:	7265746e 	rsbvc	r7, r5, #1845493760	; 0x6e000000
      d0:	00736d31 	rsbseq	r6, r3, r1, lsr sp
      d4:	6e69616d 	powvsez	f6, f1, #5.0
      d8:	4200632e 	andmi	r6, r0, #-1207959552	; 0xb8000000
      dc:	00525253 	subseq	r5, r2, r3, asr r2
      e0:	4f495047 	svcmi	0x00495047
      e4:	646f4d5f 	strbtvs	r4, [pc], #-3423	; ec <_Minimum_Stack_Size-0x14>
      e8:	70620065 	rsbvc	r0, r2, r5, rrx
      ec:	6d6d6f43 	stclvs	15, cr6, [sp, #-268]!	; 0xfffffef4
      f0:	00646e61 	rsbeq	r6, r4, r1, ror #28
      f4:	61656c43 	cmnvs	r5, r3, asr #24
      f8:	66754272 			; <UNDEFINED> instruction: 0x66754272
      fc:	32726566 	rsbscc	r6, r2, #427819008	; 0x19800000
     100:	47003635 	smladxmi	r0, r5, r6, r3
     104:	5f4f4950 	svcpl	0x004f4950
     108:	006e6950 	rsbeq	r6, lr, r0, asr r9
     10c:	5f425355 	svcpl	0x00425355
     110:	5f447854 	svcpl	0x00447854
     114:	5f636544 	svcpl	0x00636544
     118:	46003855 			; <UNDEFINED> instruction: 0x46003855
     11c:	454c4941 	strbmi	r4, [ip, #-2369]	; 0x941
     120:	75460044 	strbvc	r0, [r6, #-68]	; 0x44
     124:	6974636e 	ldmdbvs	r4!, {r1, r2, r3, r5, r6, r8, r9, sp, lr}^
     128:	6c616e6f 	stclvs	14, cr6, [r1], #-444	; 0xfffffe44
     12c:	74617453 	strbtvc	r7, [r1], #-1107	; 0x453
     130:	4c460065 	mcrrmi	0, 6, r0, r6, cr5
     134:	5f485341 	svcpl	0x00485341
     138:	4f525245 	svcmi	0x00525245
     13c:	52575f52 	subspl	r5, r7, #328	; 0x148
     140:	536c0050 	cmnpl	ip, #80	; 0x50
     144:	44746e65 	ldrbtmi	r6, [r4], #-3685	; 0xe65
     148:	00617461 	rsbeq	r7, r1, r1, ror #8
     14c:	52415355 	subpl	r5, r1, #1409286145	; 0x54000001
     150:	6e495f54 	mcrvs	15, 2, r5, cr9, cr4, {2}
     154:	45007469 	strmi	r7, [r0, #-1129]	; 0x469
     158:	726f7272 	rsbvc	r7, pc, #536870919	; 0x20000007
     15c:	74617453 	strbtvc	r7, [r1], #-1107	; 0x453
     160:	4a007375 	bmi	1cf3c <__Stack_Size+0x1cb3c>
     164:	41706d75 	cmnmi	r0, r5, ror sp
     168:	65726464 	ldrbvs	r6, [r2, #-1124]!	; 0x464
     16c:	52007373 	andpl	r7, r0, #-872415231	; 0xcc000001
     170:	505f4343 	subspl	r4, pc, r3, asr #6
     174:	6f434c4c 	svcvs	0x00434c4c
     178:	6769666e 	strbvs	r6, [r9, -lr, ror #12]!
     17c:	41535500 	cmpmi	r3, r0, lsl #10
     180:	575f5452 			; <UNDEFINED> instruction: 0x575f5452
     184:	4c64726f 	sfmmi	f7, 2, [r4], #-444	; 0xfffffe44
     188:	74676e65 	strbtvc	r6, [r7], #-3685	; 0xe65
     18c:	77670068 	strbvc	r0, [r7, -r8, rrx]!
     190:	6f547852 	svcvs	0x00547852
     194:	436c6174 	cmnmi	ip, #116, 2
     198:	746e756f 	strbtvc	r7, [lr], #-1391	; 0x56f
     19c:	49564e00 	ldmdbmi	r6, {r9, sl, fp, lr}^
     1a0:	65475f43 	strbvs	r5, [r7, #-3907]	; 0xf43
     1a4:	6172656e 	cmnvs	r2, lr, ror #10
     1a8:	79536574 	ldmdbvc	r3, {r2, r4, r5, r6, r8, sl, sp, lr}^
     1ac:	6d657473 	cfstrdvs	mvd7, [r5, #-460]!	; 0xfffffe34
     1b0:	65736552 	ldrbvs	r6, [r3, #-1362]!	; 0x552
     1b4:	696c0074 	stmdbvs	ip!, {r2, r4, r5, r6}^
     1b8:	0074696d 	rsbseq	r6, r4, sp, ror #18
     1bc:	52415355 	subpl	r5, r1, #1409286145	; 0x54000001
     1c0:	74535f54 	ldrbvc	r5, [r3], #-3924	; 0xf54
     1c4:	6942706f 	stmdbvs	r2, {r0, r1, r2, r3, r5, r6, ip, sp, lr}^
     1c8:	46007374 			; <UNDEFINED> instruction: 0x46007374
     1cc:	4853414c 	ldmdami	r3, {r2, r3, r6, r8, lr}^
     1d0:	6572505f 	ldrbvs	r5, [r2, #-95]!	; 0x5f
     1d4:	63746566 	cmnvs	r4, #427819008	; 0x19800000
     1d8:	66754268 	ldrbtvs	r4, [r5], -r8, ror #4
     1dc:	43726566 	cmnmi	r2, #427819008	; 0x19800000
     1e0:	6200646d 	andvs	r6, r0, #1828716544	; 0x6d000000
     1e4:	6e647561 	cdpvs	5, 6, cr7, cr4, cr1, {3}
     1e8:	47006d75 	smlsdxmi	r0, r5, sp, r6
     1ec:	5f4f4950 	svcpl	0x004f4950
     1f0:	74696e49 	strbtvc	r6, [r9], #-3657	; 0xe49
     1f4:	43435200 	movtmi	r5, #12800	; 0x3200
     1f8:	4c43505f 	mcrrmi	0, 5, r5, r3, cr15
     1fc:	6f43324b 	svcvs	0x0043324b
     200:	6769666e 	strbvs	r6, [r9, -lr, ror #12]!
     204:	6d695400 	cfstrdvs	mvd5, [r9, #-0]
     208:	44676e69 	strbtmi	r6, [r7], #-3689	; 0xe69
     20c:	79616c65 	stmdbvc	r1!, {r0, r2, r5, r6, sl, fp, sp, lr}^
     210:	42535500 	subsmi	r5, r3, #0, 10
     214:	534e555f 	movtpl	r5, #58719	; 0xe55f
     218:	4f505055 	svcmi	0x00505055
     21c:	54005452 	strpl	r5, [r0], #-1106	; 0x452
     220:	53747365 	cmnpl	r4, #-1811939327	; 0x94000001
     224:	75746174 	ldrbvc	r6, [r4, #-372]!	; 0x174
     228:	50470073 	subpl	r0, r7, r3, ror r0
     22c:	535f4f49 	cmppl	pc, #292	; 0x124
     230:	64656570 	strbtvs	r6, [r5], #-1392	; 0x570
     234:	484d325f 	stmdami	sp, {r0, r1, r2, r3, r4, r6, r9, ip, sp}^
     238:	4c46007a 	mcrrmi	0, 7, r0, r6, cr10
     23c:	5f485341 	svcpl	0x00485341
     240:	61656c43 	cmnvs	r5, r3, asr #24
     244:	616c4672 	smcvs	50274	; 0xc462
     248:	54470067 	strbpl	r0, [r7], #-103	; 0x67
     24c:	52005250 	andpl	r5, r0, #80, 4
     250:	575f4343 	ldrbpl	r4, [pc, -r3, asr #6]
     254:	46746961 	ldrbtmi	r6, [r4], -r1, ror #18
     258:	5348726f 	movtpl	r7, #33391	; 0x826f
     25c:	61745345 	cmnvs	r4, r5, asr #6
     260:	70557472 	subsvc	r7, r5, r2, ror r4
     264:	776f5000 	strbvc	r5, [pc, -r0]!
     268:	664f7265 	strbvs	r7, [pc], -r5, ror #4
     26c:	49540066 	ldmdbmi	r4, {r1, r2, r5, r6}^
     270:	79545f4d 	ldmdbvc	r4, {r0, r2, r3, r6, r8, r9, sl, fp, ip, lr}^
     274:	65446570 	strbvs	r6, [r4, #-1392]	; 0x570
     278:	53550066 	cmppl	r5, #102	; 0x66
     27c:	5f545241 	svcpl	0x00545241
     280:	00646d43 	rsbeq	r6, r4, r3, asr #26
     284:	5f425355 	svcpl	0x00425355
     288:	48447854 	stmdami	r4, {r2, r4, r6, fp, ip, sp, lr}^
     28c:	36317865 	ldrtcc	r7, [r1], -r5, ror #16
     290:	41535500 	cmpmi	r3, r0, lsl #10
     294:	425f5452 	subsmi	r5, pc, #1375731712	; 0x52000000
     298:	52647561 	rsbpl	r7, r4, #406847488	; 0x18400000
     29c:	00657461 	rsbeq	r7, r5, r1, ror #8
     2a0:	45555254 	ldrbmi	r5, [r5, #-596]	; 0x254
     2a4:	4d495400 	cfstrdmi	mvd5, [r9, #-0]
     2a8:	6f6c435f 	svcvs	0x006c435f
     2ac:	69446b63 	stmdbvs	r4, {r0, r1, r5, r6, r8, r9, fp, sp, lr}^
     2b0:	69736976 	ldmdbvs	r3!, {r1, r2, r4, r5, r6, r8, fp, sp, lr}^
     2b4:	54006e6f 	strpl	r6, [r0], #-3695	; 0xe6f
     2b8:	435f4d49 	cmpmi	pc, #4672	; 0x1240
     2bc:	7261656c 	rsbvc	r6, r1, #108, 10	; 0x1b000000
     2c0:	67616c46 	strbvs	r6, [r1, -r6, asr #24]!
     2c4:	54444200 	strbpl	r4, [r4], #-512	; 0x200
     2c8:	75760052 	ldrbvc	r0, [r6, #-82]!	; 0x52
     2cc:	4e003631 	mcrmi	6, 0, r3, cr0, cr1, {1}
     2d0:	5f434956 	svcpl	0x00434956
     2d4:	74696e49 	strbtvc	r6, [r9], #-3657	; 0xe49
     2d8:	65707954 	ldrbvs	r7, [r0, #-2388]!	; 0x954
     2dc:	00666544 	rsbeq	r6, r6, r4, asr #10
     2e0:	6e655362 	cdpvs	3, 6, cr5, cr5, cr2, {3}
     2e4:	74614474 	strbtvc	r4, [r1], #-1140	; 0x474
     2e8:	43430061 	movtmi	r0, #12385	; 0x3061
     2ec:	43003152 	movwmi	r3, #338	; 0x152
     2f0:	00325243 	eorseq	r5, r2, r3, asr #4
     2f4:	33524343 	cmpcc	r2, #201326593	; 0xc000001
     2f8:	52434300 	subpl	r4, r3, #0, 6
     2fc:	43430034 	movtmi	r0, #12340	; 0x3034
     300:	0031524d 	eorseq	r5, r1, sp, asr #4
     304:	524d4343 	subpl	r4, sp, #201326593	; 0xc000001
     308:	50470032 	subpl	r0, r7, r2, lsr r0
     30c:	535f4f49 	cmppl	pc, #292	; 0x124
     310:	64656570 	strbtvs	r6, [r5], #-1392	; 0x570
     314:	4d30315f 	ldfmis	f3, [r0, #-380]!	; 0xfffffe84
     318:	67007a48 	strvs	r7, [r0, -r8, asr #20]
     31c:	64644177 	strbtvs	r4, [r4], #-375	; 0x177
     320:	73736572 	cmnvc	r3, #478150656	; 0x1c800000
     324:	6e696f50 	mcrvs	15, 3, r6, cr9, cr0, {2}
     328:	00726574 	rsbseq	r6, r2, r4, ror r5
     32c:	41746f4e 	cmnmi	r4, lr, asr #30
     330:	49007070 	stmdbmi	r0, {r4, r5, r6, ip, sp, lr}
     334:	5f474457 	svcpl	0x00474457
     338:	74697257 	strbtvc	r7, [r9], #-599	; 0x257
     33c:	63634165 	cmnvs	r3, #1073741849	; 0x40000019
     340:	43737365 	cmnmi	r3, #-1811939327	; 0x94000001
     344:	5500646d 	strpl	r6, [r0, #-1133]	; 0x46d
     348:	54524153 	ldrbpl	r4, [r2], #-339	; 0x153
     34c:	6e65535f 	mcrvs	3, 3, r5, cr5, cr15, {2}
     350:	74614464 	strbtvc	r4, [r1], #-1124	; 0x464
     354:	53770061 	cmnpl	r7, #97	; 0x61
     358:	44746e65 	ldrbtmi	r6, [r4], #-3685	; 0xe65
     35c:	00617461 	rsbeq	r7, r1, r1, ror #8
     360:	52706267 	rsbspl	r6, r0, #1879048198	; 0x70000006
     364:	66754278 			; <UNDEFINED> instruction: 0x66754278
     368:	00726566 	rsbseq	r6, r2, r6, ror #10
     36c:	4f495047 	svcmi	0x00495047
     370:	7465535f 	strbtvc	r5, [r5], #-863	; 0x35f
     374:	73746942 	cmnvc	r4, #1081344	; 0x108000
     378:	42535500 	subsmi	r5, r3, #0, 10
     37c:	4355535f 	cmpmi	r5, #2080374785	; 0x7c000001
     380:	53534543 	cmppl	r3, #281018368	; 0x10c00000
     384:	42535500 	subsmi	r5, r3, #0, 10
     388:	696e495f 	stmdbvs	lr!, {r0, r1, r2, r3, r4, r6, r8, fp, lr}^
     38c:	4c460074 	mcrrmi	0, 7, r0, r6, cr4
     390:	53485341 	movtpl	r5, #33601	; 0x8341
     394:	75746174 	ldrbvc	r6, [r4, #-372]!	; 0x174
     398:	50470073 	subpl	r0, r7, r3, ror r0
     39c:	505f4f49 	subspl	r4, pc, r9, asr #30
     3a0:	65526e69 	ldrbvs	r6, [r2, #-3689]	; 0xe69
     3a4:	4370616d 	cmnmi	r0, #1073741851	; 0x4000001b
     3a8:	69666e6f 	stmdbvs	r6!, {r0, r1, r2, r3, r5, r6, r9, sl, fp, sp, lr}^
     3ac:	53550067 	cmppl	r5, #103	; 0x67
     3b0:	5f545241 	svcpl	0x00545241
     3b4:	46746547 	ldrbtmi	r6, [r4], -r7, asr #10
     3b8:	5367616c 	cmnpl	r7, #108, 2
     3bc:	75746174 	ldrbvc	r6, [r4, #-372]!	; 0x174
     3c0:	552f0073 	strpl	r0, [pc, #-115]!	; 355 <_Minimum_Stack_Size+0x255>
     3c4:	73726573 	cmnvc	r2, #482344960	; 0x1cc00000
     3c8:	616d692f 	cmnvs	sp, pc, lsr #18
     3cc:	75432f63 	strbvc	r2, [r3, #-3939]	; 0xf63
     3d0:	6f724470 	svcvs	0x00724470
     3d4:	425f656e 	subsmi	r6, pc, #461373440	; 0x1b800000
     3d8:	2f746f6f 	svccs	0x00746f6f
     3dc:	65446200 	strbvs	r6, [r4, #-512]	; 0x200
     3e0:	65636976 	strbvs	r6, [r3, #-2422]!	; 0x976
     3e4:	74617453 	strbtvc	r7, [r1], #-1107	; 0x453
     3e8:	50470065 	subpl	r0, r7, r5, rrx
     3ec:	4d5f4f49 	ldclmi	15, cr4, [pc, #-292]	; 2d0 <_Minimum_Stack_Size+0x1d0>
     3f0:	5f65646f 	svcpl	0x0065646f
     3f4:	00445049 	subeq	r5, r4, r9, asr #32
     3f8:	6f6d654d 	svcvs	0x006d654d
     3fc:	72507972 	subsvc	r7, r0, #1867776	; 0x1c8000
     400:	6172676f 	cmnvs	r2, pc, ror #14
     404:	6174536d 	cmnvs	r4, sp, ror #6
     408:	00737574 	rsbseq	r7, r3, r4, ror r5
     40c:	53557767 	cmppl	r5, #27000832	; 0x19c0000
     410:	57545241 	ldrbpl	r5, [r4, -r1, asr #4]
     414:	65746972 	ldrbvs	r6, [r4, #-2418]!	; 0x972
     418:	00727450 	rsbseq	r7, r2, r0, asr r4
     41c:	4f495047 	svcmi	0x00495047
     420:	646f4d5f 	strbtvs	r4, [pc], #-3423	; 428 <__Stack_Size+0x28>
     424:	50495f65 	subpl	r5, r9, r5, ror #30
     428:	4c460055 	mcrrmi	0, 5, r0, r6, cr5
     42c:	5f485341 	svcpl	0x00485341
     430:	454d4954 	strbmi	r4, [sp, #-2388]	; 0x954
     434:	0054554f 	subseq	r5, r4, pc, asr #10
     438:	5f425355 	svcpl	0x00425355
     43c:	48447854 	stmdami	r4, {r2, r4, r6, fp, ip, sp, lr}^
     440:	32337865 	eorscc	r7, r3, #6619136	; 0x650000
     444:	49504700 	ldmdbmi	r0, {r8, r9, sl, lr}^
     448:	6f4d5f4f 	svcvs	0x004d5f4f
     44c:	4f5f6564 	svcmi	0x005f6564
     450:	4f5f7475 	svcmi	0x005f7475
     454:	72450044 	subvc	r0, r5, #68	; 0x44
     458:	43657361 	cmnmi	r5, #-2080374783	; 0x84000001
     45c:	746e756f 	strbtvc	r7, [lr], #-1391	; 0x56f
     460:	62007265 	andvs	r7, r0, #1342177286	; 0x50000006
     464:	61447852 	cmpvs	r4, r2, asr r8
     468:	4e006174 	mcrmi	1, 0, r6, cr0, cr4, {3}
     46c:	664f7262 	strbvs	r7, [pc], -r2, ror #4
     470:	65676150 	strbvs	r6, [r7, #-336]!	; 0x150
     474:	33757600 	cmncc	r5, #0, 12
     478:	49540032 	ldmdbmi	r4, {r1, r4, r5}^
     47c:	72505f4d 	subsvc	r5, r0, #308	; 0x134
     480:	61637365 	cmnvs	r3, r5, ror #6
     484:	0072656c 	rsbseq	r6, r2, ip, ror #10
     488:	53414c46 	movtpl	r4, #7238	; 0x1c46
     48c:	55425f48 	strbpl	r5, [r2, #-3912]	; 0xf48
     490:	44005953 	strmi	r5, [r0], #-2387	; 0x953
     494:	00524549 	subseq	r4, r2, r9, asr #10
     498:	5f425355 	svcpl	0x00425355
     49c:	48447854 	stmdami	r4, {r2, r4, r6, fp, ip, sp, lr}^
     4a0:	00387865 	eorseq	r7, r8, r5, ror #16
     4a4:	53414c46 	movtpl	r4, #7238	; 0x1c46
     4a8:	6e555f48 	cdpvs	15, 5, cr5, cr5, cr8, {2}
     4ac:	6b636f6c 	blvs	18dc264 <__Stack_Size+0x18dbe64>
     4b0:	49504700 	ldmdbmi	r0, {r8, r9, sl, lr}^
     4b4:	65525f4f 	ldrbvs	r5, [r2, #-3919]	; 0xf4f
     4b8:	6e496461 	cdpvs	4, 4, cr6, cr9, cr1, {3}
     4bc:	44747570 	ldrbtmi	r7, [r4], #-1392	; 0x570
     4c0:	42617461 	rsbmi	r7, r1, #1627389952	; 0x61000000
     4c4:	55007469 	strpl	r7, [r0, #-1129]	; 0x469
     4c8:	54524153 	ldrbpl	r4, [r2], #-339	; 0x153
     4cc:	7079545f 	rsbsvc	r5, r9, pc, asr r4
     4d0:	66654465 	strbtvs	r4, [r5], -r5, ror #8
     4d4:	44444100 	strbmi	r4, [r4], #-256	; 0x100
     4d8:	53534552 	cmppl	r3, #343932928	; 0x14800000
     4dc:	54004445 	strpl	r4, [r0], #-1093	; 0x445
     4e0:	525f4d49 	subspl	r4, pc, #4672	; 0x1240
     4e4:	74657065 	strbtvc	r7, [r5], #-101	; 0x65
     4e8:	6f697469 	svcvs	0x00697469
     4ec:	756f436e 	strbvc	r4, [pc, #-878]!	; 186 <_Minimum_Stack_Size+0x86>
     4f0:	7265746e 	rsbvc	r7, r5, #1845493760	; 0x6e000000
     4f4:	46626700 	strbtmi	r6, [r2], -r0, lsl #14
     4f8:	6873616c 	ldmdavs	r3!, {r2, r3, r5, r6, r8, sp, lr}^
     4fc:	6e776f44 	cdpvs	15, 7, cr6, cr7, cr4, {2}
     500:	64616f6c 	strbtvs	r6, [r1], #-3948	; 0xf6c
     504:	72617453 	rsbvc	r7, r1, #1392508928	; 0x53000000
     508:	49540074 	ldmdbmi	r4, {r2, r4, r5, r6}^
     50c:	6d435f4d 	stclvs	15, cr5, [r3, #-308]	; 0xfffffecc
     510:	4c460064 	mcrrmi	0, 6, r0, r6, cr4
     514:	5f485341 	svcpl	0x00485341
     518:	504d4f43 	subpl	r4, sp, r3, asr #30
     51c:	4554454c 	ldrbmi	r4, [r4, #-1356]	; 0x54c
     520:	41535500 	cmpmi	r3, r0, lsl #10
     524:	495f5452 	ldmdbmi	pc, {r1, r4, r6, sl, ip, lr}^	; <UNPREDICTABLE>
     528:	5374696e 	cmnpl	r4, #1802240	; 0x1b8000
     52c:	63757274 	cmnvs	r5, #116, 4	; 0x40000007
     530:	65727574 	ldrbvs	r7, [r2, #-1396]!	; 0x574
     534:	72745300 	rsbsvc	r5, r4, #0, 6
     538:	43676e69 	cmnmi	r7, #1680	; 0x690
     53c:	61706d6f 	cmnvs	r0, pc, ror #26
     540:	43006572 	movwmi	r6, #1394	; 0x572
     544:	00524543 	subseq	r4, r2, r3, asr #10
     548:	4349564e 	movtmi	r5, #38478	; 0x964e
     54c:	696e495f 	stmdbvs	lr!, {r0, r1, r2, r3, r4, r6, r8, fp, lr}^
     550:	72745374 	rsbsvc	r5, r4, #116, 6	; 0xd0000001
     554:	75746375 	ldrbvc	r6, [r4, #-885]!	; 0x375
     558:	44006572 	strmi	r6, [r0], #-1394	; 0x572
     55c:	42415349 	submi	r5, r1, #603979777	; 0x24000001
     560:	5200454c 	andpl	r4, r0, #76, 10	; 0x13000000
     564:	415f4343 	cmpmi	pc, r3, asr #6
     568:	50314250 	eorspl	r4, r1, r0, asr r2
     56c:	70697265 	rsbvc	r7, r9, r5, ror #4
     570:	6f6c4368 	svcvs	0x006c4368
     574:	6d436b63 	vstrvs	d22, [r3, #-396]	; 0xfffffe74
     578:	73750064 	cmnvc	r5, #100	; 0x64
     57c:	43785262 	cmnmi	r8, #536870918	; 0x20000006
     580:	746e756f 	strbtvc	r7, [lr], #-1391	; 0x56f
     584:	49564e00 	ldmdbmi	r6, {r9, sl, fp, lr}^
     588:	65535f43 	ldrbvs	r5, [r3, #-3907]	; 0xf43
     58c:	63655674 	cmnvs	r5, #116, 12	; 0x7400000
     590:	54726f74 	ldrbtpl	r6, [r2], #-3956	; 0xf74
     594:	656c6261 	strbvs	r6, [ip, #-609]!	; 0x261
     598:	44706200 	ldrbtmi	r6, [r0], #-512	; 0x200
     59c:	54007473 	strpl	r7, [r0], #-1139	; 0x473
     5a0:	435f4d49 	cmpmi	pc, #4672	; 0x1240
     5a4:	746e756f 	strbtvc	r7, [lr], #-1391	; 0x56f
     5a8:	6f4d7265 	svcvs	0x004d7265
     5ac:	67006564 	strvs	r6, [r0, -r4, ror #10]
     5b0:	41535577 	cmpmi	r3, r7, ror r5
     5b4:	65525452 	ldrbvs	r5, [r2, #-1106]	; 0x452
     5b8:	74506461 	ldrbvc	r6, [r0], #-1121	; 0x461
     5bc:	53550072 	cmppl	r5, #114	; 0x72
     5c0:	5f545241 	svcpl	0x00545241
     5c4:	65646f4d 	strbvs	r6, [r4, #-3917]!	; 0xf4d
     5c8:	434d5300 	movtmi	r5, #54016	; 0xd300
     5cc:	43520052 	cmpmi	r2, #82	; 0x52
     5d0:	53485f43 	movtpl	r5, #36675	; 0x8f43
     5d4:	6e6f4345 	cdpvs	3, 6, cr4, cr15, cr5, {2}
     5d8:	00676966 	rsbeq	r6, r7, r6, ror #18
     5dc:	52415355 	subpl	r5, r1, #1409286145	; 0x54000001
     5e0:	61485f54 	cmpvs	r8, r4, asr pc
     5e4:	61776472 	cmnvs	r7, r2, ror r4
     5e8:	6c466572 	cfstr64vs	mvdx6, [r6], {114}	; 0x72
     5ec:	6f43776f 	svcvs	0x0043776f
     5f0:	6f72746e 	svcvs	0x0072746e
     5f4:	7767006c 	strbvc	r0, [r7, -ip, rrx]!
     5f8:	74697257 	strbtvc	r7, [r9], #-599	; 0x257
     5fc:	6f725065 	svcvs	0x00725065
     600:	74636574 	strbtvc	r6, [r3], #-1396	; 0x574
     604:	61506465 	cmpvs	r0, r5, ror #8
     608:	00736567 	rsbseq	r6, r3, r7, ror #10
     60c:	45574f50 	ldrbmi	r4, [r7, #-3920]	; 0xf50
     610:	00444552 	subeq	r4, r4, r2, asr r5
     614:	53414c46 	movtpl	r4, #7238	; 0x1c46
     618:	6f4c5f48 	svcvs	0x004c5f48
     61c:	62006b63 	andvs	r6, r0, #101376	; 0x18c00
     620:	006c6f6f 	rsbeq	r6, ip, pc, ror #30
     624:	5f434352 	svcpl	0x00434352
     628:	666e6f43 	strbtvs	r6, [lr], -r3, asr #30
     62c:	72756769 	rsbsvc	r6, r5, #27525120	; 0x1a40000
     630:	6f697461 	svcvs	0x00697461
     634:	7567006e 	strbvc	r0, [r7, #-110]!	; 0x6e
     638:	69543233 	ldmdbvs	r4, {r0, r1, r4, r5, r9, ip, sp}^
     63c:	676e696d 	strbvs	r6, [lr, -sp, ror #18]!
     640:	6e756f43 	cdpvs	15, 7, cr6, cr5, cr3, {2}
     644:	31726574 	cmncc	r2, r4, ror r5
     648:	545f736d 	ldrbpl	r7, [pc], #-877	; 650 <__Stack_Size+0x250>
     64c:	55006478 	strpl	r6, [r0, #-1144]	; 0x478
     650:	4e5f4253 	mrcmi	2, 2, r4, cr15, cr3, {2}
     654:	525f544f 	subspl	r5, pc, #1325400064	; 0x4f000000
     658:	59444145 	stmdbpl	r4, {r0, r2, r6, r8, lr}^
     65c:	44574900 	ldrbmi	r4, [r7], #-2304	; 0x900
     660:	65535f47 	ldrbvs	r5, [r3, #-3911]	; 0xf47
     664:	6c655274 	sfmvs	f5, 2, [r5], #-464	; 0xfffffe30
     668:	0064616f 	rsbeq	r6, r4, pc, ror #2
     66c:	73496267 	movtvc	r6, #37479	; 0x9267
     670:	73616c46 	cmnvc	r1, #17920	; 0x4600
     674:	636f4c68 	cmnvs	pc, #104, 24	; 0x6800
     678:	5047006b 	subpl	r0, r7, fp, rrx
     67c:	495f4f49 	ldmdbmi	pc, {r0, r3, r6, r8, r9, sl, fp, lr}^	; <UNPREDICTABLE>
     680:	5374696e 	cmnpl	r4, #1802240	; 0x1b8000
     684:	63757274 	cmnvs	r5, #116, 4	; 0x40000007
     688:	65727574 	ldrbvs	r7, [r2, #-1396]!	; 0x574
     68c:	44574900 	ldrbmi	r4, [r7], #-2304	; 0x900
     690:	65535f47 	ldrbvs	r5, [r3, #-3911]	; 0xf47
     694:	65725074 	ldrbvs	r5, [r2, #-116]!	; 0x74
     698:	6c616373 	stclvs	3, cr6, [r1], #-460	; 0xfffffe34
     69c:	52007265 	andpl	r7, r0, #1342177286	; 0x50000006
     6a0:	75424478 	strbvc	r4, [r2, #-1144]	; 0x478
     6a4:	72656666 	rsbvc	r6, r5, #106954752	; 0x6600000
     6a8:	6d6f7246 	sfmvs	f7, 2, [pc, #-280]!	; 598 <__Stack_Size+0x198>
     6ac:	74736f48 	ldrbtvc	r6, [r3], #-3912	; 0xf48
     6b0:	746e4900 	strbtvc	r4, [lr], #-2304	; 0x900
     6b4:	75727265 	ldrbvc	r7, [r2, #-613]!	; 0x265
     6b8:	6d317470 	cfldrsvs	mvf7, [r1, #-448]!	; 0xfffffe40
     6bc:	43520073 	cmpmi	r2, #115	; 0x73
     6c0:	43485f43 	movtmi	r5, #36675	; 0x8f43
     6c4:	6f434b4c 	svcvs	0x00434b4c
     6c8:	6769666e 	strbvs	r6, [r9, -lr, ror #12]!
     6cc:	79426200 	stmdbvc	r2, {r9, sp, lr}^
     6d0:	4e006574 	cfrshl64mi	mvdx0, mvdx4, r6
     6d4:	5f434956 	svcpl	0x00434956
     6d8:	43515249 	cmpmi	r1, #-1879048188	; 0x90000004
     6dc:	6e6e6168 	powvsez	f6, f6, #0.0
     6e0:	54006c65 	strpl	r6, [r0], #-3173	; 0xc65
     6e4:	505f4d49 	subspl	r4, pc, r9, asr #26
     6e8:	6f697265 	svcvs	0x00697265
     6ec:	43520064 	cmpmi	r2, #100	; 0x64
     6f0:	43505f43 	cmpmi	r0, #268	; 0x10c
     6f4:	43314b4c 	teqmi	r1, #76, 22	; 0x13000
     6f8:	69666e6f 	stmdbvs	r6!, {r0, r1, r2, r3, r5, r6, r9, sl, fp, sp, lr}^
     6fc:	564e0067 	strbpl	r0, [lr], -r7, rrx
     700:	495f4349 	ldmdbmi	pc, {r0, r3, r6, r8, r9, lr}^	; <UNPREDICTABLE>
     704:	0074696e 	rsbseq	r6, r4, lr, ror #18
     708:	6974706f 	ldmdbvs	r4!, {r0, r1, r2, r3, r5, r6, ip, sp, lr}^
     70c:	67006e6f 	strvs	r6, [r0, -pc, ror #28]
     710:	58447062 	stmdapl	r4, {r1, r5, r6, ip, sp, lr}^
     714:	7461444c 	strbtvc	r4, [r1], #-1100	; 0x44c
     718:	66754261 	ldrbtvs	r4, [r5], -r1, ror #4
     71c:	00726566 	rsbseq	r6, r2, r6, ror #10
     720:	4f495047 	svcmi	0x00495047
     724:	646f4d5f 	strbtvs	r4, [pc], #-3423	; 72c <__Stack_Size+0x32c>
     728:	46415f65 	strbmi	r5, [r1], -r5, ror #30
     72c:	00444f5f 	subeq	r4, r4, pc, asr pc
     730:	656d6954 	strbvs	r6, [sp, #-2388]!	; 0x954
     734:	6f435f72 	svcvs	0x00435f72
     738:	6769666e 	strbvs	r6, [r9, -lr, ror #12]!
     73c:	74617275 	strbtvc	r7, [r1], #-629	; 0x275
     740:	006e6f69 	rsbeq	r6, lr, r9, ror #30
     744:	61745374 	cmnvs	r4, r4, ror r3
     748:	64417472 	strbvs	r7, [r1], #-1138	; 0x472
     74c:	47007264 	strmi	r7, [r0, -r4, ror #4]
     750:	5f4f4950 	svcpl	0x004f4950
     754:	65736552 	ldrbvs	r6, [r3, #-1362]!	; 0x552
     758:	74694274 	strbtvc	r4, [r9], #-628	; 0x274
     75c:	6c430073 	mcrrvs	0, 7, r0, r3, cr3
     760:	54726165 	ldrbtpl	r6, [r2], #-357	; 0x165
     764:	4f656d69 	svcmi	0x00656d69
     768:	75427475 	strbvc	r7, [r2, #-1141]	; 0x475
     76c:	72656666 	rsbvc	r6, r5, #106954752	; 0x6600000
     770:	414c4600 	cmpmi	ip, r0, lsl #12
     774:	535f4853 	cmppl	pc, #5439488	; 0x530000
     778:	614c7465 	cmpvs	ip, r5, ror #8
     77c:	636e6574 	cmnvs	lr, #116, 10	; 0x1d000000
     780:	4c460079 	mcrrmi	0, 7, r0, r6, cr9
     784:	5f485341 	svcpl	0x00485341
     788:	74617453 	strbtvc	r7, [r1], #-1107	; 0x453
     78c:	53007375 	movwpl	r7, #885	; 0x375
     790:	69547379 	ldmdbvs	r4, {r0, r3, r4, r5, r6, r8, r9, ip, sp, lr}^
     794:	495f6b63 	ldmdbmi	pc, {r0, r1, r5, r6, r8, r9, fp, sp, lr}^	; <UNPREDICTABLE>
     798:	6e6f4354 	mcrvs	3, 3, r4, cr15, cr4, {2}
     79c:	00676966 	rsbeq	r6, r7, r6, ror #18
     7a0:	5f434352 	svcpl	0x00434352
     7a4:	43425355 	movtmi	r5, #9045	; 0x2355
     7a8:	6f434b4c 	svcvs	0x00434b4c
     7ac:	6769666e 	strbvs	r6, [r9, -lr, ror #12]!
     7b0:	43435200 	movtmi	r5, #12800	; 0x3200
     7b4:	7465475f 	strbtvc	r4, [r5], #-1887	; 0x75f
     7b8:	67616c46 	strbvs	r6, [r1, -r6, asr #24]!
     7bc:	74617453 	strbtvc	r7, [r1], #-1107	; 0x453
     7c0:	47007375 	smlsdxmi	r0, r5, r3, r7
     7c4:	534f4950 	movtpl	r4, #63824	; 0xf950
     7c8:	64656570 	strbtvs	r6, [r5], #-1392	; 0x570
     7cc:	7079545f 	rsbsvc	r5, r9, pc, asr r4
     7d0:	66654465 	strbtvs	r4, [r5], -r5, ror #8
     7d4:	49504700 	ldmdbmi	r0, {r8, r9, sl, lr}^
     7d8:	6f4d5f4f 	svcvs	0x004d5f4f
     7dc:	415f6564 	cmpmi	pc, r4, ror #10
     7e0:	52004e49 	andpl	r4, r0, #1168	; 0x490
     7e4:	52455345 	subpl	r5, r5, #335544321	; 0x14000001
     7e8:	30444556 	subcc	r4, r4, r6, asr r5
     7ec:	53455200 	movtpl	r5, #20992	; 0x5200
     7f0:	45565245 	ldrbmi	r5, [r6, #-581]	; 0x245
     7f4:	52003144 	andpl	r3, r0, #68, 2
     7f8:	52455345 	subpl	r5, r5, #335544321	; 0x14000001
     7fc:	32444556 	subcc	r4, r4, #360710144	; 0x15800000
     800:	53455200 	movtpl	r5, #20992	; 0x5200
     804:	45565245 	ldrbmi	r5, [r6, #-581]	; 0x245
     808:	52003344 	andpl	r3, r0, #68, 6	; 0x10000001
     80c:	52455345 	subpl	r5, r5, #335544321	; 0x14000001
     810:	34444556 	strbcc	r4, [r4], #-1366	; 0x556
     814:	53455200 	movtpl	r5, #20992	; 0x5200
     818:	45565245 	ldrbmi	r5, [r6, #-581]	; 0x245
     81c:	52003544 	andpl	r3, r0, #68, 10	; 0x11000000
     820:	52455345 	subpl	r5, r5, #335544321	; 0x14000001
     824:	36444556 			; <UNDEFINED> instruction: 0x36444556
     828:	6f687300 	svcvs	0x00687300
     82c:	69207472 	stmdbvs	r0!, {r1, r4, r5, r6, sl, ip, sp, lr}
     830:	5200746e 	andpl	r7, r0, #1845493760	; 0x6e000000
     834:	52455345 	subpl	r5, r5, #335544321	; 0x14000001
     838:	38444556 	stmdacc	r4, {r1, r2, r4, r6, r8, sl, lr}^
     83c:	53455200 	movtpl	r5, #20992	; 0x5200
     840:	45565245 	ldrbmi	r5, [r6, #-581]	; 0x245
     844:	47003944 	strmi	r3, [r0, -r4, asr #18]
     848:	5f4f4950 	svcpl	0x004f4950
     84c:	65646f4d 	strbvs	r6, [r4, #-3917]!	; 0xf4d
     850:	5f46415f 	svcpl	0x0046415f
     854:	6c005050 	stcvs	0, cr5, [r0], {80}	; 0x50
     858:	20676e6f 	rsbcs	r6, r7, pc, ror #28
     85c:	00746e69 	rsbseq	r6, r4, r9, ror #28
     860:	52414d44 	subpl	r4, r1, #68, 26	; 0x1100
     864:	414c4600 	cmpmi	ip, r0, lsl #12
     868:	455f4853 	ldrbmi	r4, [pc, #-2131]	; 1d <_Minimum_Stack_Size-0xe3>
     86c:	524f5252 	subpl	r5, pc, #536870917	; 0x20000005
     870:	0047505f 	subeq	r5, r7, pc, asr r0
     874:	53534150 	cmppl	r3, #80, 2
     878:	67004445 	strvs	r4, [r0, -r5, asr #8]
     87c:	756f4362 	strbvc	r4, [pc, #-866]!	; 522 <__Stack_Size+0x122>
     880:	4300746e 	movwmi	r7, #1134	; 0x46e
     884:	6b636568 	blvs	18d9e2c <__Stack_Size+0x18d9a2c>
     888:	656d6954 	strbvs	r6, [sp, #-2388]!	; 0x954
     88c:	0074754f 	rsbseq	r7, r4, pc, asr #10
     890:	52415355 	subpl	r5, r1, #1409286145	; 0x54000001
     894:	54495f54 	strbpl	r5, [r9], #-3924	; 0xf54
     898:	666e6f43 	strbtvs	r6, [lr], -r3, asr #30
     89c:	46006769 	strmi	r6, [r0], -r9, ror #14
     8a0:	45534c41 	ldrbmi	r4, [r3, #-3137]	; 0xc41
     8a4:	45776700 	ldrbmi	r6, [r7, #-1792]!	; 0x700
     8a8:	6441646e 	strbvs	r6, [r1], #-1134	; 0x46e
     8ac:	73657264 	cmnvc	r5, #100, 4	; 0x40000006
     8b0:	696f5073 	stmdbvs	pc!, {r0, r1, r4, r5, r6, ip, lr}^	; <UNPREDICTABLE>
     8b4:	7265746e 	rsbvc	r7, r5, #1845493760	; 0x6e000000
     8b8:	4d495400 	cfstrdmi	mvd5, [r9, #-0]
     8bc:	4354495f 	cmpmi	r4, #1556480	; 0x17c000
     8c0:	69666e6f 	stmdbvs	r6!, {r0, r1, r2, r3, r5, r6, r9, sl, fp, sp, lr}^
     8c4:	79530067 	ldmdbvc	r3, {r0, r1, r2, r5, r6}^
     8c8:	63695473 	cmnvs	r9, #1929379840	; 0x73000000
     8cc:	6f435f6b 	svcvs	0x00435f6b
     8d0:	65746e75 	ldrbvs	r6, [r4, #-3701]!	; 0xe75
     8d4:	646d4372 	strbtvs	r4, [sp], #-882	; 0x372
     8d8:	52776700 	rsbspl	r6, r7, #0, 14
     8dc:	69656365 	stmdbvs	r5!, {r0, r2, r5, r6, r8, r9, sp, lr}^
     8e0:	43646576 	cmnmi	r4, #494927872	; 0x1d800000
     8e4:	6b636568 	blvs	18d9e8c <__Stack_Size+0x18d9a8c>
     8e8:	466d7553 			; <UNDEFINED> instruction: 0x466d7553
     8ec:	486d6f72 	stmdami	sp!, {r1, r4, r5, r6, r8, r9, sl, fp, sp, lr}^
     8f0:	0074736f 	rsbseq	r7, r4, pc, ror #6
     8f4:	52415355 	subpl	r5, r1, #1409286145	; 0x54000001
     8f8:	6c435f54 	mcrrvs	15, 5, r5, r3, cr4
     8fc:	46726165 	ldrbtmi	r6, [r2], -r5, ror #2
     900:	0067616c 	rsbeq	r6, r7, ip, ror #2
     904:	4f495047 	svcmi	0x00495047
     908:	7079545f 	rsbsvc	r5, r9, pc, asr r4
     90c:	66654465 	strbtvs	r4, [r5], -r5, ror #8
     910:	49504700 	ldmdbmi	r0, {r8, r9, sl, lr}^
     914:	646f4d4f 	strbtvs	r4, [pc], #-3407	; 91c <__Stack_Size+0x51c>
     918:	79545f65 	ldmdbvc	r4, {r0, r2, r5, r6, r8, r9, sl, fp, ip, lr}^
     91c:	65446570 	strbvs	r6, [r4, #-1392]	; 0x570
     920:	53550066 	cmppl	r5, #102	; 0x66
     924:	78525f42 	ldmdavc	r2, {r1, r6, r8, r9, sl, fp, ip, lr}^
     928:	746e435f 	strbtvc	r4, [lr], #-863	; 0x35f
     92c:	43435200 	movtmi	r5, #12800	; 0x3200
     930:	7465475f 	strbtvc	r4, [r5], #-1887	; 0x75f
     934:	43535953 	cmpmi	r3, #1359872	; 0x14c000
     938:	6f534b4c 	svcvs	0x00534b4c
     93c:	65637275 	strbvs	r7, [r3, #-629]!	; 0x275
     940:	414e4500 	cmpmi	lr, r0, lsl #10
     944:	00454c42 	subeq	r4, r5, r2, asr #24
     948:	4349564e 	movtmi	r5, #38478	; 0x964e
     94c:	5152495f 	cmppl	r2, pc, asr r9
     950:	6e616843 	cdpvs	8, 6, cr6, cr1, cr3, {2}
     954:	436c656e 	cmnmi	ip, #461373440	; 0x1b800000
     958:	7300646d 	movwvc	r6, #1133	; 0x46d
     95c:	74657a69 	strbtvc	r7, [r5], #-2665	; 0xa69
     960:	00657079 	rsbeq	r7, r5, r9, ror r0
     964:	676e6f6c 	strbvs	r6, [lr, -ip, ror #30]!
     968:	736e7520 	cmnvc	lr, #32, 10	; 0x8000000
     96c:	656e6769 	strbvs	r6, [lr, #-1897]!	; 0x769
     970:	6e692064 	cdpvs	0, 6, cr2, cr9, cr4, {3}
     974:	73550074 	cmpvc	r5, #116	; 0x74
     978:	70635662 	rsbvc	r5, r3, r2, ror #12
     97c:	63736944 	cmnvs	r3, #68, 18	; 0x110000
     980:	656e6e6f 	strbvs	r6, [lr, #-3695]!	; 0xe6f
     984:	5f007463 	svcpl	0x00007463
     988:	55534552 	ldrbpl	r4, [r3, #-1362]	; 0x552
     98c:	5200544c 	andpl	r5, r0, #76, 8	; 0x4c000000
     990:	435f4343 	cmpmi	pc, #201326593	; 0xc000001
     994:	7261656c 	rsbvc	r6, r1, #108, 10	; 0x1b000000
     998:	67616c46 	strbvs	r6, [r1, -r6, asr #24]!
     99c:	72655300 	rsbvc	r5, r5, #0, 6
     9a0:	4d6c6169 	stfmie	f6, [ip, #-420]!	; 0xfffffe5c
     9a4:	74696e6f 	strbtvc	r6, [r9], #-3695	; 0xe6f
     9a8:	6700726f 	strvs	r7, [r0, -pc, ror #4]
     9ac:	4c584462 	cfldrdmi	mvd4, [r8], {98}	; 0x62
     9b0:	74697257 	strbtvc	r7, [r9], #-599	; 0x257
     9b4:	696f5065 	stmdbvs	pc!, {r0, r2, r5, r6, ip, lr}^	; <UNPREDICTABLE>
     9b8:	7265746e 	rsbvc	r7, r5, #1845493760	; 0x6e000000
     9bc:	42535500 	subsmi	r5, r3, #0, 10
     9c0:	4478545f 	ldrbtmi	r5, [r8], #-1119	; 0x45f
     9c4:	69727453 	ldmdbvs	r2!, {r0, r1, r4, r6, sl, ip, sp, lr}^
     9c8:	5400676e 	strpl	r6, [r0], #-1902	; 0x76e
     9cc:	545f4d49 	ldrbpl	r4, [pc], #-3401	; 9d4 <__Stack_Size+0x5d4>
     9d0:	42656d69 	rsbmi	r6, r5, #6720	; 0x1a40
     9d4:	53657361 	cmnpl	r5, #-2080374783	; 0x84000001
     9d8:	63757274 	cmnvs	r5, #116, 4	; 0x40000007
     9dc:	65727574 	ldrbvs	r7, [r2, #-1396]!	; 0x574
     9e0:	6c786400 	cfldrdvs	mvd6, [r8], #-0
     9e4:	7465675f 	strbtvc	r6, [r5], #-1887	; 0x75f
     9e8:	7561625f 	strbvc	r6, [r1, #-607]!	; 0x25f
     9ec:	74617264 	strbtvc	r7, [r1], #-612	; 0x264
     9f0:	4f430065 	svcmi	0x00430065
     9f4:	4749464e 	strbmi	r4, [r9, -lr, asr #12]
     9f8:	44455255 	strbmi	r5, [r5], #-597	; 0x255
     9fc:	49504700 	ldmdbmi	r0, {r8, r9, sl, lr}^
     a00:	6e495f4f 	cdpvs	15, 4, cr5, cr9, cr15, {2}
     a04:	79547469 	ldmdbvc	r4, {r0, r3, r5, r6, sl, ip, sp, lr}^
     a08:	65446570 	strbvs	r6, [r4, #-1392]	; 0x570
     a0c:	6e750066 	cdpvs	0, 7, cr0, cr5, cr6, {3}
     a10:	6e676973 	mcrvs	9, 3, r6, cr7, cr3, {3}
     a14:	63206465 	teqvs	r0, #1694498816	; 0x65000000
     a18:	00726168 	rsbseq	r6, r2, r8, ror #2
     a1c:	706d5462 	rsbvc	r5, sp, r2, ror #8
     a20:	49504700 	ldmdbmi	r0, {r8, r9, sl, lr}^
     a24:	70535f4f 	subsvc	r5, r3, pc, asr #30
     a28:	5f646565 	svcpl	0x00646565
     a2c:	484d3035 	stmdami	sp, {r0, r2, r4, r5, ip, sp}^
     a30:	5355007a 	cmppl	r5, #122	; 0x7a
     a34:	5f545241 	svcpl	0x00545241
     a38:	666e6f43 	strbtvs	r6, [lr], -r3, asr #30
     a3c:	72756769 	rsbsvc	r6, r5, #27525120	; 0x1a40000
     a40:	6f697461 	svcvs	0x00697461
     a44:	7953006e 	ldmdbvc	r3, {r1, r2, r3, r5, r6}^
     a48:	63695473 	cmnvs	r9, #1929379840	; 0x73000000
     a4c:	65535f6b 	ldrbvs	r5, [r3, #-3947]	; 0xf6b
     a50:	6c655274 	sfmvs	f5, 2, [r5], #-464	; 0xfffffe30
     a54:	0064616f 	rsbeq	r6, r4, pc, ror #2
     a58:	5645445f 			; <UNDEFINED> instruction: 0x5645445f
     a5c:	5f454349 	svcpl	0x00454349
     a60:	54415453 	strbpl	r5, [r1], #-1107	; 0x453
     a64:	53550045 	cmppl	r5, #69	; 0x45
     a68:	5f545241 	svcpl	0x00545241
     a6c:	6e496544 	cdpvs	5, 4, cr6, cr9, cr4, {2}
     a70:	4a007469 	bmi	1dc1c <__Stack_Size+0x1d81c>
     a74:	5f706d75 	svcpl	0x00706d75
     a78:	415f6f54 	cmpmi	pc, r4, asr pc	; <UNPREDICTABLE>
     a7c:	696c7070 	stmdbvs	ip!, {r4, r5, r6, ip, sp, lr}^
     a80:	69746163 	ldmdbvs	r4!, {r0, r1, r5, r6, r8, sp, lr}^
     a84:	4e006e6f 	cdpmi	14, 0, cr6, cr0, cr15, {3}
     a88:	5f434956 	svcpl	0x00434956
     a8c:	666e6f43 	strbtvs	r6, [lr], -r3, asr #30
     a90:	72756769 	rsbsvc	r6, r5, #27525120	; 0x1a40000
     a94:	6f697461 	svcvs	0x00697461
     a98:	4e55006e 	cdpmi	0, 5, cr0, cr5, cr14, {3}
     a9c:	4e4e4f43 	cdpmi	15, 4, cr4, cr14, cr3, {2}
     aa0:	45544345 	ldrbmi	r4, [r4, #-837]	; 0x345
     aa4:	45520044 	ldrbmi	r0, [r2, #-68]	; 0x44
     aa8:	56524553 			; <UNDEFINED> instruction: 0x56524553
     aac:	30314445 	eorscc	r4, r1, r5, asr #8
     ab0:	53455200 	movtpl	r5, #20992	; 0x5200
     ab4:	45565245 	ldrbmi	r5, [r6, #-581]	; 0x245
     ab8:	00313144 	eorseq	r3, r1, r4, asr #2
     abc:	45534552 	ldrbmi	r4, [r3, #-1362]	; 0x552
     ac0:	44455652 	strbmi	r5, [r5], #-1618	; 0x652
     ac4:	52003231 	andpl	r3, r0, #268435459	; 0x10000003
     ac8:	52455345 	subpl	r5, r5, #335544321	; 0x14000001
     acc:	31444556 	cmpcc	r4, r6, asr r5
     ad0:	45520033 	ldrbmi	r0, [r2, #-51]	; 0x33
     ad4:	56524553 			; <UNDEFINED> instruction: 0x56524553
     ad8:	34314445 	ldrtcc	r4, [r1], #-1093	; 0x445
     adc:	53455200 	movtpl	r5, #20992	; 0x5200
     ae0:	45565245 	ldrbmi	r5, [r6, #-581]	; 0x245
     ae4:	00353144 	eorseq	r3, r5, r4, asr #2
     ae8:	45534552 	ldrbmi	r4, [r3, #-1362]	; 0x552
     aec:	44455652 	strbmi	r5, [r5], #-1618	; 0x652
     af0:	52003631 	andpl	r3, r0, #51380224	; 0x3100000
     af4:	52455345 	subpl	r5, r5, #335544321	; 0x14000001
     af8:	31444556 	cmpcc	r4, r6, asr r5
     afc:	45520037 	ldrbmi	r0, [r2, #-55]	; 0x37
     b00:	56524553 			; <UNDEFINED> instruction: 0x56524553
     b04:	38314445 	ldmdacc	r1!, {r0, r2, r6, sl, lr}
     b08:	53455200 	movtpl	r5, #20992	; 0x5200
     b0c:	45565245 	ldrbmi	r5, [r6, #-581]	; 0x245
     b10:	00393144 	eorseq	r3, r9, r4, asr #2
     b14:	4f495047 	svcmi	0x00495047
     b18:	6e6f435f 	mcrvs	3, 3, r4, cr15, cr15, {2}
     b1c:	75676966 	strbvc	r6, [r7, #-2406]!	; 0x966
     b20:	69746172 	ldmdbvs	r4!, {r1, r4, r5, r6, r8, sp, lr}^
     b24:	55006e6f 	strpl	r6, [r0, #-3695]	; 0xe6f
     b28:	54524153 	ldrbpl	r4, [r2], #-339	; 0x153
     b2c:	696e495f 	stmdbvs	lr!, {r0, r1, r2, r3, r4, r6, r8, fp, lr}^
     b30:	70795474 	rsbsvc	r5, r9, r4, ror r4
     b34:	66654465 	strbtvs	r4, [r5], -r5, ror #8
     b38:	49564e00 	ldmdbmi	r6, {r9, sl, fp, lr}^
     b3c:	52495f43 	subpl	r5, r9, #268	; 0x10c
     b40:	61684351 	cmnvs	r8, r1, asr r3
     b44:	6c656e6e 	stclvs	14, cr6, [r5], #-440	; 0xfffffe48
     b48:	50627553 	rsbpl	r7, r2, r3, asr r5
     b4c:	726f6972 	rsbvc	r6, pc, #1867776	; 0x1c8000
     b50:	00797469 	rsbseq	r7, r9, r9, ror #8
     b54:	52415355 	subpl	r5, r1, #1409286145	; 0x54000001
     b58:	61505f54 	cmpvs	r0, r4, asr pc
     b5c:	79746972 	ldmdbvc	r4!, {r1, r4, r5, r6, r8, fp, sp, lr}^
     b60:	43435200 	movtmi	r5, #12800	; 0x3200
     b64:	4250415f 	subsmi	r4, r0, #-1073741801	; 0xc0000017
     b68:	72655032 	rsbvc	r5, r5, #50	; 0x32
     b6c:	43687069 	cmnmi	r8, #105	; 0x69
     b70:	6b636f6c 	blvs	18dc928 <__Stack_Size+0x18dc528>
     b74:	00646d43 	rsbeq	r6, r4, r3, asr #26
     b78:	5f425355 	svcpl	0x00425355
     b7c:	425f7852 	subsmi	r7, pc, #5373952	; 0x520000
     b80:	65666675 	strbvs	r6, [r6, #-1653]!	; 0x675
     b84:	54620072 	strbtpl	r0, [r2], #-114	; 0x72
     b88:	696d7265 	stmdbvs	sp!, {r0, r2, r5, r6, r9, ip, sp, lr}^
     b8c:	6574616e 	ldrbvs	r6, [r4, #-366]!	; 0x16e
     b90:	42535500 	subsmi	r5, r3, #0, 10
     b94:	4478545f 	ldrbtmi	r5, [r8], #-1119	; 0x45f
     b98:	65747942 	ldrbvs	r7, [r4, #-2370]!	; 0x942
     b9c:	43435200 	movtmi	r5, #12800	; 0x3200
     ba0:	4c4c505f 	mcrrmi	0, 5, r5, ip, cr15
     ba4:	00646d43 	rsbeq	r6, r4, r3, asr #26
     ba8:	6e754670 	mrcvs	6, 3, r4, cr5, cr0, {3}
     bac:	6f697463 	svcvs	0x00697463
     bb0:	4954006e 	ldmdbmi	r4, {r1, r2, r3, r5, r6}^
     bb4:	69545f4d 	ldmdbvs	r4, {r0, r2, r3, r6, r8, r9, sl, fp, ip, lr}^
     bb8:	6142656d 	cmpvs	r2, sp, ror #10
     bbc:	6e496573 	mcrvs	5, 2, r6, cr9, cr3, {3}
     bc0:	79547469 	ldmdbvc	r4, {r0, r3, r5, r6, sl, ip, sp, lr}^
     bc4:	65446570 	strbvs	r6, [r4, #-1392]	; 0x570
     bc8:	77670066 	strbvc	r0, [r7, -r6, rrx]!
     bcc:	636c6143 	cmnvs	ip, #-1073741808	; 0xc0000010
     bd0:	74616c75 	strbtvc	r6, [r1], #-3189	; 0xc75
     bd4:	68436465 	stmdavs	r3, {r0, r2, r5, r6, sl, sp, lr}^
     bd8:	536b6365 	cmnpl	fp, #-1811939327	; 0x94000001
     bdc:	4e006d75 	mcrmi	13, 0, r6, cr0, cr5, {3}
     be0:	5f434956 	svcpl	0x00434956
     be4:	6f697250 	svcvs	0x00697250
     be8:	79746972 	ldmdbvc	r4!, {r1, r4, r5, r6, r8, fp, sp, lr}^
     bec:	756f7247 	strbvc	r7, [pc, #-583]!	; 9ad <__Stack_Size+0x5ad>
     bf0:	6e6f4370 	mcrvs	3, 3, r4, cr15, cr0, {3}
     bf4:	00676966 	rsbeq	r6, r7, r6, ror #18
     bf8:	4f495047 	svcmi	0x00495047
     bfc:	6570535f 	ldrbvs	r5, [r0, #-863]!	; 0x35f
     c00:	62006465 	andvs	r6, r0, #1694498816	; 0x65000000
     c04:	63725370 	cmnvs	r2, #112, 6	; 0xc0000001
     c08:	6f687300 	svcvs	0x00687300
     c0c:	75207472 	strvc	r7, [r0, #-1138]!	; 0x472
     c10:	6769736e 	strbvs	r7, [r9, -lr, ror #6]!
     c14:	2064656e 	rsbcs	r6, r4, lr, ror #10
     c18:	00746e69 	rsbseq	r6, r4, r9, ror #28
     c1c:	41545441 	cmpmi	r4, r1, asr #8
     c20:	44454843 	strbmi	r4, [r5], #-2115	; 0x843
     c24:	69616d00 	stmdbvs	r1!, {r8, sl, fp, sp, lr}^
     c28:	4c46006e 	mcrrmi	0, 6, r0, r6, cr14
     c2c:	5f485341 	svcpl	0x00485341
     c30:	73617245 	cmnvc	r1, #1342177284	; 0x50000004
     c34:	67615065 	strbvs	r5, [r1, -r5, rrx]!
     c38:	564e0065 	strbpl	r0, [lr], -r5, rrx
     c3c:	495f4349 	ldmdbmi	pc, {r0, r3, r6, r8, r9, lr}^	; <UNPREDICTABLE>
     c40:	68435152 	stmdavs	r3, {r1, r4, r6, r8, ip, lr}^
     c44:	656e6e61 	strbvs	r6, [lr, #-3681]!	; 0xe61
     c48:	6572506c 	ldrbvs	r5, [r2, #-108]!	; 0x6c
     c4c:	74706d65 	ldrbtvc	r6, [r0], #-3429	; 0xd65
     c50:	506e6f69 	rsbpl	r6, lr, r9, ror #30
     c54:	726f6972 	rsbvc	r6, pc, #1867776	; 0x1c8000
     c58:	00797469 	rsbseq	r7, r9, r9, ror #8
     c5c:	50535553 	subspl	r5, r3, r3, asr r5
     c60:	45444e45 	strbmi	r4, [r4, #-3653]	; 0xe45
     c64:	50470044 	subpl	r0, r7, r4, asr #32
     c68:	4d5f4f49 	ldclmi	15, cr4, [pc, #-292]	; b4c <__Stack_Size+0x74c>
     c6c:	5f65646f 	svcpl	0x0065646f
     c70:	465f4e49 	ldrbmi	r4, [pc], -r9, asr #28
     c74:	54414f4c 	strbpl	r4, [r1], #-3916	; 0xf4c
     c78:	00474e49 	subeq	r4, r7, r9, asr #28
     c7c:	45534552 	ldrbmi	r4, [r3, #-1362]	; 0x552
     c80:	44455652 	strbmi	r5, [r5], #-1618	; 0x652
     c84:	49540037 	ldmdbmi	r4, {r0, r1, r2, r4, r5}^
     c88:	72505f4d 	subsvc	r5, r0, #308	; 0x134
     c8c:	61637365 	cmnvs	r3, r5, ror #6
     c90:	4372656c 	cmnmi	r2, #108, 10	; 0x1b000000
     c94:	69666e6f 	stmdbvs	r6!, {r0, r1, r2, r3, r5, r6, r9, sl, fp, sp, lr}^
     c98:	62670067 	rsbvs	r0, r7, #103	; 0x67
     c9c:	524c5844 	subpl	r5, ip, #68, 16	; 0x440000
     ca0:	50646165 	rsbpl	r6, r4, r5, ror #2
     ca4:	746e696f 	strbtvc	r6, [lr], #-2415	; 0x96f
     ca8:	6e007265 	cdpvs	2, 0, cr7, cr0, cr5, {3}
     cac:	656d6954 	strbvs	r6, [sp, #-2388]!	; 0x954
     cb0:	42535500 	subsmi	r5, r3, #0, 10
     cb4:	5252455f 	subspl	r4, r2, #398458880	; 0x17c00000
     cb8:	5400524f 	strpl	r5, [r0], #-591	; 0x24f
     cbc:	545f4d49 	ldrbpl	r4, [pc], #-3401	; cc4 <__Stack_Size+0x8c4>
     cc0:	42656d69 	rsbmi	r6, r5, #6720	; 0x1a40
     cc4:	49657361 	stmdbmi	r5!, {r0, r5, r6, r8, r9, ip, sp, lr}^
     cc8:	0074696e 	rsbseq	r6, r4, lr, ror #18
     ccc:	53455348 	movtpl	r5, #21320	; 0x5348
     cd0:	74726174 	ldrbtvc	r6, [r2], #-372	; 0x174
     cd4:	74537055 	ldrbvc	r7, [r3], #-85	; 0x55
     cd8:	73757461 	cmnvc	r5, #1627389952	; 0x61000000
     cdc:	72745300 	rsbsvc	r5, r4, #0, 6
     ce0:	43676e69 	cmnmi	r7, #1680	; 0x690
     ce4:	0079706f 	rsbseq	r7, r9, pc, rrx
     ce8:	52415355 	subpl	r5, r1, #1409286145	; 0x54000001
     cec:	74535f54 	ldrbvc	r5, [r3], #-3924	; 0xf54
     cf0:	74637572 	strbtvc	r7, [r3], #-1394	; 0x572
     cf4:	74696e49 	strbtvc	r6, [r9], #-3657	; 0xe49
     cf8:	4b434c00 	blmi	10d3d00 <__Stack_Size+0x10d3900>
     cfc:	78640052 	stmdavc	r4!, {r1, r4, r6}^
     d00:	7561426c 	strbvc	r4, [r1, #-620]!	; 0x26c
     d04:	74617264 	strbtvc	r7, [r1], #-612	; 0x264
     d08:	32490065 	subcc	r0, r9, #101	; 0x65
     d0c:	455f3243 	ldrbmi	r3, [pc, #-579]	; ad1 <__Stack_Size+0x6d1>
     d10:	52495f56 	subpl	r5, r9, #344	; 0x158
     d14:	6e614851 	mcrvs	8, 3, r4, cr1, cr1, {2}
     d18:	72656c64 	rsbvc	r6, r5, #100, 24	; 0x6400
     d1c:	54584500 	ldrbpl	r4, [r8], #-1280	; 0x500
     d20:	355f3949 	ldrbcc	r3, [pc, #-2377]	; 3df <_Minimum_Stack_Size+0x2df>
     d24:	5152495f 	cmppl	r2, pc, asr r9
     d28:	646e6148 	strbtvs	r6, [lr], #-328	; 0x148
     d2c:	0072656c 	rsbseq	r6, r2, ip, ror #10
     d30:	646e6550 	strbtvs	r6, [lr], #-1360	; 0x550
     d34:	00435653 	subeq	r5, r3, r3, asr r6
     d38:	336d7473 	cmncc	sp, #1929379840	; 0x73000000
     d3c:	30316632 	eorscc	r6, r1, r2, lsr r6
     d40:	74695f78 	strbtvc	r5, [r9], #-3960	; 0xf78
     d44:	4400632e 	strmi	r6, [r0], #-814	; 0x32e
     d48:	5f32414d 	svcpl	0x0032414d
     d4c:	6e616843 	cdpvs	8, 6, cr6, cr1, cr3, {2}
     d50:	346c656e 	strbtcc	r6, [ip], #-1390	; 0x56e
     d54:	495f355f 	ldmdbmi	pc, {r0, r1, r2, r3, r4, r6, r8, sl, ip, sp}^	; <UNPREDICTABLE>
     d58:	61485152 	cmpvs	r8, r2, asr r1
     d5c:	656c646e 	strbvs	r6, [ip, #-1134]!	; 0x46e
     d60:	58450072 	stmdapl	r5, {r1, r4, r5, r6}^
     d64:	35314954 	ldrcc	r4, [r1, #-2388]!	; 0x954
     d68:	5f30315f 	svcpl	0x0030315f
     d6c:	48515249 	ldmdami	r1, {r0, r3, r6, r9, ip, lr}^
     d70:	6c646e61 	stclvs	14, cr6, [r4], #-388	; 0xfffffe7c
     d74:	54007265 	strpl	r7, [r0], #-613	; 0x265
     d78:	5f314d49 	svcpl	0x00314d49
     d7c:	5f4b5242 	svcpl	0x004b5242
     d80:	48515249 	ldmdami	r1, {r0, r3, r6, r9, ip, lr}^
     d84:	6c646e61 	stclvs	14, cr6, [r4], #-388	; 0xfffffe7c
     d88:	55007265 	strpl	r7, [r0, #-613]	; 0x265
     d8c:	34545241 	ldrbcc	r5, [r4], #-577	; 0x241
     d90:	5152495f 	cmppl	r2, pc, asr r9
     d94:	646e6148 	strbtvs	r6, [lr], #-328	; 0x148
     d98:	0072656c 	rsbseq	r6, r2, ip, ror #10
     d9c:	41435452 	cmpmi	r3, r2, asr r4
     da0:	6d72616c 	ldfvse	f6, [r2, #-432]!	; 0xfffffe50
     da4:	5152495f 	cmppl	r2, pc, asr r9
     da8:	646e6148 	strbtvs	r6, [lr], #-328	; 0x148
     dac:	0072656c 	rsbseq	r6, r2, ip, ror #10
     db0:	384d4954 	stmdacc	sp, {r2, r4, r6, r8, fp, lr}^
     db4:	5f43435f 	svcpl	0x0043435f
     db8:	48515249 	ldmdami	r1, {r0, r3, r6, r9, ip, lr}^
     dbc:	6c646e61 	stclvs	14, cr6, [r4], #-388	; 0xfffffe7c
     dc0:	45007265 	strmi	r7, [r0, #-613]	; 0x265
     dc4:	30495458 	subcc	r5, r9, r8, asr r4
     dc8:	5152495f 	cmppl	r2, pc, asr r9
     dcc:	646e6148 	strbtvs	r6, [lr], #-328	; 0x148
     dd0:	0072656c 	rsbseq	r6, r2, ip, ror #10
     dd4:	32414d44 	subcc	r4, r1, #68, 26	; 0x1100
     dd8:	6168435f 	cmnvs	r8, pc, asr r3
     ddc:	6c656e6e 	stclvs	14, cr6, [r5], #-440	; 0xfffffe48
     de0:	52495f33 	subpl	r5, r9, #51, 30	; 0xcc
     de4:	6e614851 	mcrvs	8, 3, r4, cr1, cr1, {2}
     de8:	72656c64 	rsbvc	r6, r5, #100, 24	; 0x6400
     dec:	43324900 	teqmi	r2, #0, 18
     df0:	56455f31 			; <UNDEFINED> instruction: 0x56455f31
     df4:	5152495f 	cmppl	r2, pc, asr r9
     df8:	646e6148 	strbtvs	r6, [lr], #-328	; 0x148
     dfc:	0072656c 	rsbseq	r6, r2, ip, ror #10
     e00:	57425355 	smlsldpl	r5, r2, r5, r3
     e04:	55656b61 	strbpl	r6, [r5, #-2913]!	; 0xb61
     e08:	52495f70 	subpl	r5, r9, #112, 30	; 0x1c0
     e0c:	6e614851 	mcrvs	8, 3, r4, cr1, cr1, {2}
     e10:	72656c64 	rsbvc	r6, r5, #100, 24	; 0x6400
     e14:	414d4400 	cmpmi	sp, r0, lsl #8
     e18:	68435f31 	stmdavs	r3, {r0, r4, r5, r8, r9, sl, fp, ip, lr}^
     e1c:	656e6e61 	strbvs	r6, [lr, #-3681]!	; 0xe61
     e20:	495f356c 	ldmdbmi	pc, {r2, r3, r5, r6, r8, sl, ip, sp}^	; <UNPREDICTABLE>
     e24:	61485152 	cmpvs	r8, r2, asr r1
     e28:	656c646e 	strbvs	r6, [ip, #-1134]!	; 0x46e
     e2c:	4d440072 	stclmi	0, cr0, [r4, #-456]	; 0xfffffe38
     e30:	435f3141 	cmpmi	pc, #1073741840	; 0x40000010
     e34:	6e6e6168 	powvsez	f6, f6, #0.0
     e38:	5f326c65 	svcpl	0x00326c65
     e3c:	48515249 	ldmdami	r1, {r0, r3, r6, r9, ip, lr}^
     e40:	6c646e61 	stclvs	14, cr6, [r4], #-388	; 0xfffffe7c
     e44:	41007265 	tstmi	r0, r5, ror #4
     e48:	5f314344 	svcpl	0x00314344
     e4c:	52495f32 	subpl	r5, r9, #50, 30	; 0xc8
     e50:	6e614851 	mcrvs	8, 3, r4, cr1, cr1, {2}
     e54:	72656c64 	rsbvc	r6, r5, #100, 24	; 0x6400
     e58:	49445300 	stmdbmi	r4, {r8, r9, ip, lr}^
     e5c:	52495f4f 	subpl	r5, r9, #316	; 0x13c
     e60:	6e614851 	mcrvs	8, 3, r4, cr1, cr1, {2}
     e64:	72656c64 	rsbvc	r6, r5, #100, 24	; 0x6400
     e68:	41535500 	cmpmi	r3, r0, lsl #10
     e6c:	525f5452 	subspl	r5, pc, #1375731712	; 0x52000000
     e70:	69656365 	stmdbvs	r5!, {r0, r2, r5, r6, r8, r9, sp, lr}^
     e74:	61446576 	hvcvs	18006	; 0x4656
     e78:	45006174 	strmi	r6, [r0, #-372]	; 0x174
     e7c:	33495458 	movtcc	r5, #37976	; 0x9458
     e80:	5152495f 	cmppl	r2, pc, asr r9
     e84:	646e6148 	strbtvs	r6, [lr], #-328	; 0x148
     e88:	0072656c 	rsbseq	r6, r2, ip, ror #10
     e8c:	33495053 	movtcc	r5, #36947	; 0x9053
     e90:	5152495f 	cmppl	r2, pc, asr r9
     e94:	646e6148 	strbtvs	r6, [lr], #-328	; 0x148
     e98:	0072656c 	rsbseq	r6, r2, ip, ror #10
     e9c:	5f4d4954 	svcpl	0x004d4954
     ea0:	61656c43 	cmnvs	r5, r3, asr #24
     ea4:	50544972 	subspl	r4, r4, r2, ror r9
     ea8:	69646e65 	stmdbvs	r4!, {r0, r2, r5, r6, r9, sl, fp, sp, lr}^
     eac:	6942676e 	stmdbvs	r2, {r1, r2, r3, r5, r6, r8, r9, sl, sp, lr}^
     eb0:	49540074 	ldmdbmi	r4, {r2, r4, r5, r6}^
     eb4:	495f374d 	ldmdbmi	pc, {r0, r2, r3, r6, r8, r9, sl, ip, sp}^	; <UNPREDICTABLE>
     eb8:	61485152 	cmpvs	r8, r2, asr r1
     ebc:	656c646e 	strbvs	r6, [ip, #-1134]!	; 0x46e
     ec0:	49540072 	ldmdbmi	r4, {r1, r4, r5, r6}^
     ec4:	495f334d 	ldmdbmi	pc, {r0, r2, r3, r6, r8, r9, ip, sp}^	; <UNPREDICTABLE>
     ec8:	61485152 	cmpvs	r8, r2, asr r1
     ecc:	656c646e 	strbvs	r6, [ip, #-1134]!	; 0x46e
     ed0:	53550072 	cmppl	r5, #114	; 0x72
     ed4:	50485f42 	subpl	r5, r8, r2, asr #30
     ed8:	4e41435f 	mcrmi	3, 2, r4, cr1, cr15, {2}
     edc:	5f58545f 	svcpl	0x0058545f
     ee0:	48515249 	ldmdami	r1, {r0, r3, r6, r9, ip, lr}^
     ee4:	6c646e61 	stclvs	14, cr6, [r4], #-388	; 0xfffffe7c
     ee8:	55007265 	strpl	r7, [r0, #-613]	; 0x265
     eec:	65676173 	strbvs	r6, [r7, #-371]!	; 0x173
     ef0:	6c756146 	ldfvse	f6, [r5], #-280	; 0xfffffee8
     ef4:	63784574 	cmnvs	r8, #116, 10	; 0x1d000000
     ef8:	69747065 	ldmdbvs	r4!, {r0, r2, r5, r6, ip, sp, lr}^
     efc:	55006e6f 	strpl	r6, [r0, #-3695]	; 0xe6f
     f00:	54524153 	ldrbpl	r4, [r2], #-339	; 0x153
     f04:	52495f33 	subpl	r5, r9, #51, 30	; 0xcc
     f08:	6e614851 	mcrvs	8, 3, r4, cr1, cr1, {2}
     f0c:	72656c64 	rsbvc	r6, r5, #100, 24	; 0x6400
     f10:	4e414300 	cdpmi	3, 4, cr4, cr1, cr0, {0}
     f14:	4543535f 	strbmi	r5, [r3, #-863]	; 0x35f
     f18:	5152495f 	cmppl	r2, pc, asr r9
     f1c:	646e6148 	strbtvs	r6, [lr], #-328	; 0x148
     f20:	0072656c 	rsbseq	r6, r2, ip, ror #10
     f24:	384d4954 	stmdacc	sp, {r2, r4, r6, r8, fp, lr}^
     f28:	4752545f 			; <UNDEFINED> instruction: 0x4752545f
     f2c:	4d4f435f 	stclmi	3, cr4, [pc, #-380]	; db8 <__Stack_Size+0x9b8>
     f30:	5152495f 	cmppl	r2, pc, asr r9
     f34:	646e6148 	strbtvs	r6, [lr], #-328	; 0x148
     f38:	0072656c 	rsbseq	r6, r2, ip, ror #10
     f3c:	364d4954 			; <UNDEFINED> instruction: 0x364d4954
     f40:	5152495f 	cmppl	r2, pc, asr r9
     f44:	646e6148 	strbtvs	r6, [lr], #-328	; 0x148
     f48:	0072656c 	rsbseq	r6, r2, ip, ror #10
     f4c:	54737953 	ldrbtpl	r7, [r3], #-2387	; 0x953
     f50:	486b6369 	stmdami	fp!, {r0, r3, r5, r6, r8, r9, sp, lr}^
     f54:	6c646e61 	stclvs	14, cr6, [r4], #-388	; 0xfffffe7c
     f58:	48007265 	stmdami	r0, {r0, r2, r5, r6, r9, ip, sp, lr}
     f5c:	46647261 	strbtmi	r7, [r4], -r1, ror #4
     f60:	746c7561 	strbtvc	r7, [ip], #-1377	; 0x561
     f64:	65637845 	strbvs	r7, [r3, #-2117]!	; 0x845
     f68:	6f697470 	svcvs	0x00697470
     f6c:	4441006e 	strbmi	r0, [r1], #-110	; 0x6e
     f70:	495f3343 	ldmdbmi	pc, {r0, r1, r6, r8, r9, ip, sp}^	; <UNPREDICTABLE>
     f74:	61485152 	cmpvs	r8, r2, asr r1
     f78:	656c646e 	strbvs	r6, [ip, #-1134]!	; 0x46e
     f7c:	57570072 			; <UNDEFINED> instruction: 0x57570072
     f80:	495f4744 	ldmdbmi	pc, {r2, r6, r8, r9, sl, lr}^	; <UNPREDICTABLE>
     f84:	61485152 	cmpvs	r8, r2, asr r1
     f88:	656c646e 	strbvs	r6, [ip, #-1134]!	; 0x46e
     f8c:	4d4e0072 	stclmi	0, cr0, [lr, #-456]	; 0xfffffe38
     f90:	63784549 	cmnvs	r8, #306184192	; 0x12400000
     f94:	69747065 	ldmdbvs	r4!, {r0, r2, r5, r6, ip, sp, lr}^
     f98:	44006e6f 	strmi	r6, [r0], #-3695	; 0xe6f
     f9c:	5f32414d 	svcpl	0x0032414d
     fa0:	6e616843 	cdpvs	8, 6, cr6, cr1, cr3, {2}
     fa4:	316c656e 	cmncc	ip, lr, ror #10
     fa8:	5152495f 	cmppl	r2, pc, asr r9
     fac:	646e6148 	strbtvs	r6, [lr], #-328	; 0x148
     fb0:	0072656c 	rsbseq	r6, r2, ip, ror #10
     fb4:	46737542 	ldrbtmi	r7, [r3], -r2, asr #10
     fb8:	746c7561 	strbtvc	r7, [ip], #-1377	; 0x561
     fbc:	65637845 	strbvs	r7, [r3, #-2117]!	; 0x845
     fc0:	6f697470 	svcvs	0x00697470
     fc4:	4954006e 	ldmdbmi	r4, {r1, r2, r3, r5, r6}^
     fc8:	555f384d 	ldrbpl	r3, [pc, #-2125]	; 783 <__Stack_Size+0x383>
     fcc:	52495f50 	subpl	r5, r9, #80, 30	; 0x140
     fd0:	6e614851 	mcrvs	8, 3, r4, cr1, cr1, {2}
     fd4:	72656c64 	rsbvc	r6, r5, #100, 24	; 0x6400
     fd8:	4d495400 	cfstrdmi	mvd5, [r9, #-0]
     fdc:	43435f31 	movtmi	r5, #16177	; 0x3f31
     fe0:	5152495f 	cmppl	r2, pc, asr r9
     fe4:	646e6148 	strbtvs	r6, [lr], #-328	; 0x148
     fe8:	0072656c 	rsbseq	r6, r2, ip, ror #10
     fec:	31414d44 	cmpcc	r1, r4, asr #26
     ff0:	6168435f 	cmnvs	r8, pc, asr r3
     ff4:	6c656e6e 	stclvs	14, cr6, [r5], #-440	; 0xfffffe48
     ff8:	52495f33 	subpl	r5, r9, #51, 30	; 0xcc
     ffc:	6e614851 	mcrvs	8, 3, r4, cr1, cr1, {2}
    1000:	72656c64 	rsbvc	r6, r5, #100, 24	; 0x6400
    1004:	4d534600 	ldclmi	6, cr4, [r3, #-0]
    1008:	52495f43 	subpl	r5, r9, #268	; 0x10c
    100c:	6e614851 	mcrvs	8, 3, r4, cr1, cr1, {2}
    1010:	72656c64 	rsbvc	r6, r5, #100, 24	; 0x6400
    1014:	52415500 	subpl	r5, r1, #0, 10
    1018:	495f3554 	ldmdbmi	pc, {r2, r4, r6, r8, sl, ip, sp}^	; <UNPREDICTABLE>
    101c:	61485152 	cmpvs	r8, r2, asr r1
    1020:	656c646e 	strbvs	r6, [ip, #-1134]!	; 0x46e
    1024:	41540072 	cmpmi	r4, r2, ror r0
    1028:	5245504d 	subpl	r5, r5, #77	; 0x4d
    102c:	5152495f 	cmppl	r2, pc, asr r9
    1030:	646e6148 	strbtvs	r6, [lr], #-328	; 0x148
    1034:	0072656c 	rsbseq	r6, r2, ip, ror #10
    1038:	314d4954 	cmpcc	sp, r4, asr r9
    103c:	4752545f 			; <UNDEFINED> instruction: 0x4752545f
    1040:	4d4f435f 	stclmi	3, cr4, [pc, #-380]	; ecc <__Stack_Size+0xacc>
    1044:	5152495f 	cmppl	r2, pc, asr r9
    1048:	646e6148 	strbtvs	r6, [lr], #-328	; 0x148
    104c:	0072656c 	rsbseq	r6, r2, ip, ror #10
    1050:	49545845 	ldmdbmi	r4, {r0, r2, r6, fp, ip, lr}^
    1054:	52495f34 	subpl	r5, r9, #52, 30	; 0xd0
    1058:	6e614851 	mcrvs	8, 3, r4, cr1, cr1, {2}
    105c:	72656c64 	rsbvc	r6, r5, #100, 24	; 0x6400
    1060:	41535500 	cmpmi	r3, r0, lsl #10
    1064:	475f5452 			; <UNDEFINED> instruction: 0x475f5452
    1068:	54497465 	strbpl	r7, [r9], #-1125	; 0x465
    106c:	74617453 	strbtvc	r7, [r1], #-1107	; 0x453
    1070:	5f007375 	svcpl	0x00007375
    1074:	4253555f 	subsmi	r5, r3, #398458880	; 0x17c00000
    1078:	5f434443 	svcpl	0x00434443
    107c:	00525349 	subseq	r5, r2, r9, asr #6
    1080:	49545845 	ldmdbmi	r4, {r0, r2, r6, fp, ip, lr}^
    1084:	52495f31 	subpl	r5, r9, #49, 30	; 0xc4
    1088:	6e614851 	mcrvs	8, 3, r4, cr1, cr1, {2}
    108c:	72656c64 	rsbvc	r6, r5, #100, 24	; 0x6400
    1090:	49505300 	ldmdbmi	r0, {r8, r9, ip, lr}^
    1094:	52495f31 	subpl	r5, r9, #49, 30	; 0xc4
    1098:	6e614851 	mcrvs	8, 3, r4, cr1, cr1, {2}
    109c:	72656c64 	rsbvc	r6, r5, #100, 24	; 0x6400
    10a0:	42535500 	subsmi	r5, r3, #0, 10
    10a4:	5f504c5f 	svcpl	0x00504c5f
    10a8:	5f4e4143 	svcpl	0x004e4143
    10ac:	5f305852 	svcpl	0x00305852
    10b0:	48515249 	ldmdami	r1, {r0, r3, r6, r9, ip, lr}^
    10b4:	6c646e61 	stclvs	14, cr6, [r4], #-388	; 0xfffffe7c
    10b8:	44007265 	strmi	r7, [r0], #-613	; 0x265
    10bc:	67756265 	ldrbvs	r6, [r5, -r5, ror #4]!
    10c0:	696e6f4d 	stmdbvs	lr!, {r0, r2, r3, r6, r8, r9, sl, fp, sp, lr}^
    10c4:	00726f74 	rsbseq	r6, r2, r4, ror pc
    10c8:	5f435452 	svcpl	0x00435452
    10cc:	48515249 	ldmdami	r1, {r0, r3, r6, r9, ip, lr}^
    10d0:	6c646e61 	stclvs	14, cr6, [r4], #-388	; 0xfffffe7c
    10d4:	44007265 	strmi	r7, [r0], #-613	; 0x265
    10d8:	5f31414d 	svcpl	0x0031414d
    10dc:	6e616843 	cdpvs	8, 6, cr6, cr1, cr3, {2}
    10e0:	366c656e 	strbtcc	r6, [ip], -lr, ror #10
    10e4:	5152495f 	cmppl	r2, pc, asr r9
    10e8:	646e6148 	strbtvs	r6, [lr], #-328	; 0x148
    10ec:	0072656c 	rsbseq	r6, r2, ip, ror #10
    10f0:	344d4954 	strbcc	r4, [sp], #-2388	; 0x954
    10f4:	5152495f 	cmppl	r2, pc, asr r9
    10f8:	646e6148 	strbtvs	r6, [lr], #-328	; 0x148
    10fc:	0072656c 	rsbseq	r6, r2, ip, ror #10
    1100:	32433249 	subcc	r3, r3, #-1879048188	; 0x90000004
    1104:	5f52455f 	svcpl	0x0052455f
    1108:	48515249 	ldmdami	r1, {r0, r3, r6, r9, ip, lr}^
    110c:	6c646e61 	stclvs	14, cr6, [r4], #-388	; 0xfffffe7c
    1110:	55007265 	strpl	r7, [r0, #-613]	; 0x265
    1114:	54524153 	ldrbpl	r4, [r2], #-339	; 0x153
    1118:	52495f31 	subpl	r5, r9, #49, 30	; 0xc4
    111c:	6e614851 	mcrvs	8, 3, r4, cr1, cr1, {2}
    1120:	72656c64 	rsbvc	r6, r5, #100, 24	; 0x6400
    1124:	414c4600 	cmpmi	ip, r0, lsl #12
    1128:	495f4853 	ldmdbmi	pc, {r0, r1, r4, r6, fp, lr}^	; <UNPREDICTABLE>
    112c:	61485152 	cmpvs	r8, r2, asr r1
    1130:	656c646e 	strbvs	r6, [ip, #-1134]!	; 0x46e
    1134:	32490072 	subcc	r0, r9, #114	; 0x72
    1138:	455f3143 	ldrbmi	r3, [pc, #-323]	; ffd <__Stack_Size+0xbfd>
    113c:	52495f52 	subpl	r5, r9, #328	; 0x148
    1140:	6e614851 	mcrvs	8, 3, r4, cr1, cr1, {2}
    1144:	72656c64 	rsbvc	r6, r5, #100, 24	; 0x6400
    1148:	4e414300 	cdpmi	3, 4, cr4, cr1, cr0, {0}
    114c:	3158525f 	cmpcc	r8, pc, asr r2
    1150:	5152495f 	cmppl	r2, pc, asr r9
    1154:	646e6148 	strbtvs	r6, [lr], #-328	; 0x148
    1158:	0072656c 	rsbseq	r6, r2, ip, ror #10
    115c:	48435653 	stmdami	r3, {r0, r1, r4, r6, r9, sl, ip, lr}^
    1160:	6c646e61 	stclvs	14, cr6, [r4], #-388	; 0xfffffe7c
    1164:	54007265 	strpl	r7, [r0], #-613	; 0x265
    1168:	5f384d49 	svcpl	0x00384d49
    116c:	5f4b5242 	svcpl	0x004b5242
    1170:	48515249 	ldmdami	r1, {r0, r3, r6, r9, ip, lr}^
    1174:	6c646e61 	stclvs	14, cr6, [r4], #-388	; 0xfffffe7c
    1178:	44007265 	strmi	r7, [r0], #-613	; 0x265
    117c:	5f32414d 	svcpl	0x0032414d
    1180:	6e616843 	cdpvs	8, 6, cr6, cr1, cr3, {2}
    1184:	326c656e 	rsbcc	r6, ip, #461373440	; 0x1b800000
    1188:	5152495f 	cmppl	r2, pc, asr r9
    118c:	646e6148 	strbtvs	r6, [lr], #-328	; 0x148
    1190:	0072656c 	rsbseq	r6, r2, ip, ror #10
    1194:	31414d44 	cmpcc	r1, r4, asr #26
    1198:	6168435f 	cmnvs	r8, pc, asr r3
    119c:	6c656e6e 	stclvs	14, cr6, [r5], #-440	; 0xfffffe48
    11a0:	52495f34 	subpl	r5, r9, #52, 30	; 0xd0
    11a4:	6e614851 	mcrvs	8, 3, r4, cr1, cr1, {2}
    11a8:	72656c64 	rsbvc	r6, r5, #100, 24	; 0x6400
    11ac:	43435200 	movtmi	r5, #12800	; 0x3200
    11b0:	5152495f 	cmppl	r2, pc, asr r9
    11b4:	646e6148 	strbtvs	r6, [lr], #-328	; 0x148
    11b8:	0072656c 	rsbseq	r6, r2, ip, ror #10
    11bc:	31414d44 	cmpcc	r1, r4, asr #26
    11c0:	6168435f 	cmnvs	r8, pc, asr r3
    11c4:	6c656e6e 	stclvs	14, cr6, [r5], #-440	; 0xfffffe48
    11c8:	52495f31 	subpl	r5, r9, #49, 30	; 0xc4
    11cc:	6e614851 	mcrvs	8, 3, r4, cr1, cr1, {2}
    11d0:	72656c64 	rsbvc	r6, r5, #100, 24	; 0x6400
    11d4:	54584500 	ldrbpl	r4, [r8], #-1280	; 0x500
    11d8:	495f3249 	ldmdbmi	pc, {r0, r3, r6, r9, ip, sp}^	; <UNPREDICTABLE>
    11dc:	61485152 	cmpvs	r8, r2, asr r1
    11e0:	656c646e 	strbvs	r6, [ip, #-1134]!	; 0x46e
    11e4:	50530072 	subspl	r0, r3, r2, ror r0
    11e8:	495f3249 	ldmdbmi	pc, {r0, r3, r6, r9, ip, sp}^	; <UNPREDICTABLE>
    11ec:	61485152 	cmpvs	r8, r2, asr r1
    11f0:	656c646e 	strbvs	r6, [ip, #-1134]!	; 0x46e
    11f4:	49540072 	ldmdbmi	r4, {r1, r4, r5, r6}^
    11f8:	555f314d 	ldrbpl	r3, [pc, #-333]	; 10b3 <__Stack_Size+0xcb3>
    11fc:	52495f50 	subpl	r5, r9, #80, 30	; 0x140
    1200:	6e614851 	mcrvs	8, 3, r4, cr1, cr1, {2}
    1204:	72656c64 	rsbvc	r6, r5, #100, 24	; 0x6400
    1208:	414d4400 	cmpmi	sp, r0, lsl #8
    120c:	68435f31 	stmdavs	r3, {r0, r4, r5, r8, r9, sl, fp, ip, lr}^
    1210:	656e6e61 	strbvs	r6, [lr, #-3681]!	; 0xe61
    1214:	495f376c 	ldmdbmi	pc, {r2, r3, r5, r6, r8, r9, sl, ip, sp}^	; <UNPREDICTABLE>
    1218:	61485152 	cmpvs	r8, r2, asr r1
    121c:	656c646e 	strbvs	r6, [ip, #-1134]!	; 0x46e
    1220:	49540072 	ldmdbmi	r4, {r1, r4, r5, r6}^
    1224:	495f354d 	ldmdbmi	pc, {r0, r2, r3, r6, r8, sl, ip, sp}^	; <UNPREDICTABLE>
    1228:	61485152 	cmpvs	r8, r2, asr r1
    122c:	656c646e 	strbvs	r6, [ip, #-1134]!	; 0x46e
    1230:	654d0072 	strbvs	r0, [sp, #-114]	; 0x72
    1234:	6e614d6d 	cdpvs	13, 6, cr4, cr1, cr13, {3}
    1238:	45656761 	strbmi	r6, [r5, #-1889]!	; 0x761
    123c:	70656378 	rsbvc	r6, r5, r8, ror r3
    1240:	6e6f6974 	mcrvs	9, 3, r6, cr15, cr4, {3}
    1244:	4d495400 	cfstrdmi	mvd5, [r9, #-0]
    1248:	52495f32 	subpl	r5, r9, #50, 30	; 0xc8
    124c:	6e614851 	mcrvs	8, 3, r4, cr1, cr1, {2}
    1250:	72656c64 	rsbvc	r6, r5, #100, 24	; 0x6400
    1254:	44565000 	ldrbmi	r5, [r6], #-0
    1258:	5152495f 	cmppl	r2, pc, asr r9
    125c:	646e6148 	strbtvs	r6, [lr], #-328	; 0x148
    1260:	0072656c 	rsbseq	r6, r2, ip, ror #10
    1264:	52415355 	subpl	r5, r1, #1409286145	; 0x54000001
    1268:	495f3254 	ldmdbmi	pc, {r2, r4, r6, r9, ip, sp}^	; <UNPREDICTABLE>
    126c:	61485152 	cmpvs	r8, r2, asr r1
    1270:	656c646e 	strbvs	r6, [ip, #-1134]!	; 0x46e
    1274:	73750072 	cmnvc	r5, #114	; 0x72
    1278:	65645f62 	strbvs	r5, [r4, #-3938]!	; 0xf62
    127c:	632e6373 	teqvs	lr, #-872415231	; 0xcc000001
    1280:	72695600 	rsbvc	r5, r9, #0, 12
    1284:	6c617574 	cfstr64vs	mvdx7, [r1], #-464	; 0xfffffe30
    1288:	6d6f435f 	stclvs	3, cr4, [pc, #-380]!	; 1114 <__Stack_Size+0xd14>
    128c:	726f505f 	rsbvc	r5, pc, #95	; 0x5f
    1290:	74535f74 	ldrbvc	r5, [r3], #-3956	; 0xf74
    1294:	676e6972 			; <UNDEFINED> instruction: 0x676e6972
    1298:	69726553 	ldmdbvs	r2!, {r0, r1, r4, r6, r8, sl, sp, lr}^
    129c:	56006c61 	strpl	r6, [r0], -r1, ror #24
    12a0:	75747269 	ldrbvc	r7, [r4, #-617]!	; 0x269
    12a4:	435f6c61 	cmpmi	pc, #24832	; 0x6100
    12a8:	505f6d6f 	subspl	r6, pc, pc, ror #26
    12ac:	5f74726f 	svcpl	0x0074726f
    12b0:	69727453 	ldmdbvs	r2!, {r0, r1, r4, r6, sl, ip, sp, lr}^
    12b4:	6556676e 	ldrbvs	r6, [r6, #-1902]	; 0x76e
    12b8:	726f646e 	rsbvc	r6, pc, #1845493760	; 0x6e000000
    12bc:	72695600 	rsbvc	r5, r9, #0, 12
    12c0:	6c617574 	cfstr64vs	mvdx7, [r1], #-464	; 0xfffffe30
    12c4:	6d6f435f 	stclvs	3, cr4, [pc, #-380]!	; 1150 <__Stack_Size+0xd50>
    12c8:	726f505f 	rsbvc	r5, pc, #95	; 0x5f
    12cc:	65445f74 	strbvs	r5, [r4, #-3956]	; 0xf74
    12d0:	65636976 	strbvs	r6, [r3, #-2422]!	; 0x976
    12d4:	63736544 	cmnvs	r3, #68, 10	; 0x11000000
    12d8:	74706972 	ldrbtvc	r6, [r0], #-2418	; 0x972
    12dc:	5600726f 	strpl	r7, [r0], -pc, ror #4
    12e0:	75747269 	ldrbvc	r7, [r4, #-617]!	; 0x269
    12e4:	435f6c61 	cmpmi	pc, #24832	; 0x6100
    12e8:	505f6d6f 	subspl	r6, pc, pc, ror #26
    12ec:	5f74726f 	svcpl	0x0074726f
    12f0:	69727453 	ldmdbvs	r2!, {r0, r1, r4, r6, sl, ip, sp, lr}^
    12f4:	614c676e 	cmpvs	ip, lr, ror #14
    12f8:	4449676e 	strbmi	r6, [r9], #-1902	; 0x76e
    12fc:	72695600 	rsbvc	r5, r9, #0, 12
    1300:	6c617574 	cfstr64vs	mvdx7, [r1], #-464	; 0xfffffe30
    1304:	6d6f435f 	stclvs	3, cr4, [pc, #-380]!	; 1190 <__Stack_Size+0xd90>
    1308:	726f505f 	rsbvc	r5, pc, #95	; 0x5f
    130c:	74535f74 	ldrbvc	r5, [r3], #-3956	; 0xf74
    1310:	676e6972 			; <UNDEFINED> instruction: 0x676e6972
    1314:	646f7250 	strbtvs	r7, [pc], #-592	; 131c <__Stack_Size+0xf1c>
    1318:	00746375 	rsbseq	r6, r4, r5, ror r3
    131c:	74726956 	ldrbtvc	r6, [r2], #-2390	; 0x956
    1320:	5f6c6175 	svcpl	0x006c6175
    1324:	5f6d6f43 	svcpl	0x006d6f43
    1328:	74726f50 	ldrbtvc	r6, [r2], #-3920	; 0xf50
    132c:	6e6f435f 	mcrvs	3, 3, r4, cr15, cr15, {2}
    1330:	44676966 	strbtmi	r6, [r7], #-2406	; 0x966
    1334:	72637365 	rsbvc	r7, r3, #-1811939327	; 0x94000001
    1338:	6f747069 	svcvs	0x00747069
    133c:	50450072 	subpl	r0, r5, r2, ror r0
    1340:	554f5f33 	strbpl	r5, [pc, #-3891]	; 415 <__Stack_Size+0x15>
    1344:	61435f54 	cmpvs	r3, r4, asr pc
    1348:	61626c6c 	cmnvs	r2, ip, ror #24
    134c:	75006b63 	strvc	r6, [r0, #-2915]	; 0xb63
    1350:	655f6273 	ldrbvs	r6, [pc, #-627]	; 10e5 <__Stack_Size+0xce5>
    1354:	2e70646e 	cdpcs	4, 7, cr6, cr0, cr14, {3}
    1358:	466c0063 	strbtmi	r0, [ip], -r3, rrx
    135c:	6873616c 	ldmdavs	r3!, {r2, r3, r5, r6, r8, sp, lr}^
    1360:	6e756f43 	cdpvs	15, 7, cr6, cr5, cr3, {2}
    1364:	4c460074 	mcrrmi	0, 7, r0, r6, cr4
    1368:	5f485341 	svcpl	0x00485341
    136c:	676f7250 			; <UNDEFINED> instruction: 0x676f7250
    1370:	576d6172 			; <UNDEFINED> instruction: 0x576d6172
    1374:	0064726f 	rsbeq	r7, r4, pc, ror #4
    1378:	74697257 	strbtvc	r7, [r9], #-599	; 0x257
    137c:	616c4665 	cmnvs	ip, r5, ror #12
    1380:	34366873 	ldrtcc	r6, [r6], #-2163	; 0x873
    1384:	6e694600 	cdpvs	6, 6, cr4, cr9, cr0, {0}
    1388:	54687369 	strbtpl	r7, [r8], #-873	; 0x369
    138c:	6e65536f 	cdpvs	3, 6, cr5, cr5, cr15, {3}
    1390:	53550064 	cmppl	r5, #100	; 0x64
    1394:	49535f42 	ldmdbmi	r3, {r1, r6, r8, r9, sl, fp, ip, lr}^
    1398:	65525f4c 	ldrbvs	r5, [r2, #-3916]	; 0xf4c
    139c:	45006461 	strmi	r6, [r0, #-1121]	; 0x461
    13a0:	495f3150 	ldmdbmi	pc, {r4, r6, r8, ip, sp}^	; <UNPREDICTABLE>
    13a4:	61435f4e 	cmpvs	r3, lr, asr #30
    13a8:	61626c6c 	cmnvs	r2, ip, ror #24
    13ac:	53006b63 	movwpl	r6, #2915	; 0xb63
    13b0:	435f464f 	cmpmi	pc, #82837504	; 0x4f00000
    13b4:	626c6c61 	rsbvs	r6, ip, #24832	; 0x6100
    13b8:	006b6361 	rsbeq	r6, fp, r1, ror #6
    13bc:	6d617246 	sfmvs	f7, 2, [r1, #-280]!	; 0xfffffee8
    13c0:	756f4365 	strbvc	r4, [pc, #-869]!	; 1063 <__Stack_Size+0xc63>
    13c4:	5300746e 	movwpl	r7, #1134	; 0x46e
    13c8:	50457465 	subpl	r7, r5, r5, ror #8
    13cc:	61567852 	cmpvs	r6, r2, asr r8
    13d0:	0064696c 	rsbeq	r6, r4, ip, ror #18
    13d4:	6568546c 	strbvs	r5, [r8, #-1132]!	; 0x46c
    13d8:	74736552 	ldrbtvc	r6, [r3], #-1362	; 0x552
    13dc:	6e756f43 	cdpvs	15, 7, cr6, cr5, cr3, {2}
    13e0:	445f0074 	ldrbmi	r0, [pc], #-116	; 13e8 <__Stack_Size+0xfe8>
    13e4:	43495645 	movtmi	r5, #38469	; 0x9645
    13e8:	52505f45 	subspl	r5, r0, #276	; 0x114
    13ec:	5200504f 	andpl	r5, r0, #79	; 0x4f
    13f0:	5f504578 	svcpl	0x00504578
    13f4:	66667562 	strbtvs	r7, [r6], -r2, ror #10
    13f8:	70007265 	andvc	r7, r0, r5, ror #4
    13fc:	6e497045 	cdpvs	0, 4, cr7, cr9, cr5, {2}
    1400:	554f5f74 	strbpl	r5, [pc, #-3956]	; 494 <__Stack_Size+0x94>
    1404:	6c430054 	mcrrvs	0, 5, r0, r3, cr4
    1408:	5f737361 	svcpl	0x00737361
    140c:	61446f4e 	cmpvs	r4, lr, asr #30
    1410:	535f6174 	cmppl	pc, #116, 2
    1414:	70757465 	rsbsvc	r7, r5, r5, ror #8
    1418:	76654400 	strbtvc	r4, [r5], -r0, lsl #8
    141c:	5f656369 	svcpl	0x00656369
    1420:	706f7250 	rsbvc	r7, pc, r0, asr r2	; <UNPREDICTABLE>
    1424:	79747265 	ldmdbvc	r4!, {r0, r2, r5, r6, r9, ip, sp, lr}^
    1428:	73497700 	movtvc	r7, #38656	; 0x9700
    142c:	62007274 	andvs	r7, r0, #116, 4	; 0x40000007
    1430:	50746e49 	rsbspl	r6, r4, r9, asr #28
    1434:	536b6361 	cmnpl	fp, #-2080374783	; 0x84000001
    1438:	5000464f 	andpl	r4, r0, pc, asr #12
    143c:	65636f72 	strbvs	r6, [r3, #-3954]!	; 0xf72
    1440:	535f7373 	cmppl	pc, #-872415231	; 0xcc000001
    1444:	75746174 	ldrbvc	r6, [r4, #-372]!	; 0x174
    1448:	554f5f73 	strbpl	r5, [pc, #-3955]	; 4dd <__Stack_Size+0xdd>
    144c:	45700054 	ldrbmi	r0, [r0, #-84]!	; 0x54
    1450:	746e4970 	strbtvc	r4, [lr], #-2416	; 0x970
    1454:	004e495f 	subeq	r4, lr, pc, asr r9
    1458:	5f627375 	svcpl	0x00627375
    145c:	72747369 	rsbsvc	r7, r4, #-1543503871	; 0xa4000001
    1460:	4300632e 	movwmi	r6, #814	; 0x32e
    1464:	7373616c 	cmnvc	r3, #108, 2
    1468:	7461445f 	strbtvc	r4, [r1], #-1119	; 0x45f
    146c:	65535f61 	ldrbvs	r5, [r3, #-3937]	; 0xf61
    1470:	00707574 	rsbseq	r7, r0, r4, ror r5
    1474:	73616c43 	cmnvc	r1, #17152	; 0x4300
    1478:	65475f73 	strbvs	r5, [r7, #-3955]	; 0xf73
    147c:	6e495f74 	mcrvs	15, 2, r5, cr9, cr4, {3}
    1480:	66726574 			; <UNDEFINED> instruction: 0x66726574
    1484:	5f656361 	svcpl	0x00656361
    1488:	74746553 	ldrbtvc	r6, [r4], #-1363	; 0x553
    148c:	00676e69 	rsbeq	r6, r7, r9, ror #28
    1490:	636f7250 	cmnvs	pc, #80, 4
    1494:	5f737365 	svcpl	0x00737365
    1498:	74617453 	strbtvc	r7, [r1], #-1107	; 0x453
    149c:	495f7375 	ldmdbmi	pc, {r0, r2, r4, r5, r6, r8, r9, ip, sp, lr}^	; <UNPREDICTABLE>
    14a0:	5443004e 	strbpl	r0, [r3], #-78	; 0x4e
    14a4:	504c5f52 	subpl	r5, ip, r2, asr pc
    14a8:	42535500 	subsmi	r5, r3, #0, 10
    14ac:	71655262 	cmnvc	r5, r2, ror #4
    14b0:	74736575 	ldrbtvc	r6, [r3], #-1397	; 0x575
    14b4:	6d6f6300 	stclvs	3, cr6, [pc, #-0]	; 14bc <__Stack_Size+0x10bc>
    14b8:	74617473 	strbtvc	r7, [r1], #-1139	; 0x473
    14bc:	6d657465 	cfstrdvs	mvd7, [r5, #-404]!	; 0xfffffe6c
    14c0:	6f660070 	svcvs	0x00660070
    14c4:	74616d72 	strbtvc	r6, [r1], #-3442	; 0xd72
    14c8:	74655300 	strbtvc	r5, [r5], #-768	; 0x300
    14cc:	78545045 	ldmdavc	r4, {r0, r2, r6, ip, lr}^
    14d0:	74617453 	strbtvc	r7, [r1], #-1107	; 0x453
    14d4:	53007375 	movwpl	r7, #885	; 0x375
    14d8:	50457465 	subpl	r7, r5, r5, ror #8
    14dc:	65707954 	ldrbvs	r7, [r0, #-2388]!	; 0x954
    14e0:	656e4f00 	strbvs	r4, [lr, #-3840]!	; 0xf00
    14e4:	63736544 	cmnvs	r3, #68, 10	; 0x11000000
    14e8:	74706972 	ldrbtvc	r6, [r0], #-2418	; 0x972
    14ec:	5300726f 	movwpl	r7, #623	; 0x26f
    14f0:	50457465 	subpl	r7, r5, r5, ror #8
    14f4:	64417852 	strbvs	r7, [r1], #-2130	; 0x852
    14f8:	5f007264 	svcpl	0x00007264
    14fc:	52455355 	subpl	r5, r5, #1409286145	; 0x54000001
    1500:	4154535f 	cmpmi	r4, pc, asr r3
    1504:	5241444e 	subpl	r4, r1, #1308622848	; 0x4e000000
    1508:	45525f44 	ldrbmi	r5, [r2, #-3908]	; 0xf44
    150c:	53455551 	movtpl	r5, #21841	; 0x5551
    1510:	55005354 	strpl	r5, [r0, #-852]	; 0x354
    1514:	5f726573 	svcpl	0x00726573
    1518:	53746547 	cmnpl	r4, #297795584	; 0x11c00000
    151c:	75746174 	ldrbvc	r6, [r4, #-372]!	; 0x174
    1520:	61700073 	cmnvs	r0, r3, ror r0
    1524:	79746972 	ldmdbvc	r4!, {r1, r4, r5, r6, r8, fp, sp, lr}^
    1528:	65707974 	ldrbvs	r7, [r0, #-2420]!	; 0x974
    152c:	42535500 	subsmi	r5, r3, #0, 10
    1530:	4c49535f 	mcrrmi	3, 5, r5, r9, cr15
    1534:	696e495f 	stmdbvs	lr!, {r0, r1, r2, r3, r4, r6, r8, fp, lr}^
    1538:	445f0074 	ldrbmi	r0, [pc], #-116	; 1540 <__Stack_Size+0x1140>
    153c:	43495645 	movtmi	r5, #38469	; 0x9645
    1540:	4e495f45 	cdpmi	15, 4, cr5, cr9, cr5, {2}
    1544:	75004f46 	strvc	r4, [r0, #-3910]	; 0xf46
    1548:	705f6273 	subsvc	r6, pc, r3, ror r2	; <UNPREDICTABLE>
    154c:	2e706f72 	mrccs	15, 3, r6, cr0, cr2, {3}
    1550:	65470063 	strbvs	r0, [r7, #-99]	; 0x63
    1554:	65535f74 	ldrbvs	r5, [r3, #-3956]	; 0xf74
    1558:	6c616972 	stclvs	9, cr6, [r1], #-456	; 0xfffffe38
    155c:	006d754e 	rsbeq	r7, sp, lr, asr #10
    1560:	77425355 	smlsldvc	r5, r2, r5, r3
    1564:	65646e49 	strbvs	r6, [r4, #-3657]!	; 0xe49
    1568:	6c007378 	stcvs	3, cr7, [r0], {120}	; 0x78
    156c:	63656e69 	cmnvs	r5, #1680	; 0x690
    1570:	6e69646f 	cdpvs	4, 6, cr6, cr9, cr15, {3}
    1574:	69560067 	ldmdbvs	r6, {r0, r1, r2, r5, r6}^
    1578:	61757472 	cmnvs	r5, r2, ror r4
    157c:	6f435f6c 	svcvs	0x00435f6c
    1580:	6f505f6d 	svcvs	0x00505f6d
    1584:	4e5f7472 	mrcmi	4, 2, r7, cr15, cr2, {3}
    1588:	7461446f 	strbtvc	r4, [r1], #-1135	; 0x46f
    158c:	65535f61 	ldrbvs	r5, [r3, #-3937]	; 0xf61
    1590:	00707574 	rsbseq	r7, r0, r4, ror r5
    1594:	50444e45 	subpl	r4, r4, r5, asr #28
    1598:	544e494f 	strbpl	r4, [lr], #-2383	; 0x94f
    159c:	4345525f 	movtmi	r5, #21087	; 0x525f
    15a0:	45495049 	strbmi	r5, [r9, #-73]	; 0x49
    15a4:	5500544e 	strpl	r5, [r0, #-1102]	; 0x44e
    15a8:	5f726573 	svcpl	0x00726573
    15ac:	44746553 	ldrbtmi	r6, [r4], #-1363	; 0x553
    15b0:	63697665 	cmnvs	r9, #105906176	; 0x6500000
    15b4:	61654665 	cmnvs	r5, r5, ror #12
    15b8:	65727574 	ldrbvs	r7, [r2, #-1396]!	; 0x574
    15bc:	62735500 	rsbsvs	r5, r3, #0, 10
    15c0:	654c775f 	strbvs	r7, [ip, #-1887]	; 0x75f
    15c4:	6874676e 	ldmdavs	r4!, {r1, r2, r3, r5, r6, r8, r9, sl, sp, lr}^
    15c8:	6e497000 	cdpvs	0, 4, cr7, cr9, cr0, {0}
    15cc:	6d726f66 	ldclvs	15, cr6, [r2, #-408]!	; 0xfffffe68
    15d0:	6f697461 	svcvs	0x00697461
    15d4:	7453006e 	ldrbvc	r0, [r3], #-110	; 0x6e
    15d8:	676e6972 			; <UNDEFINED> instruction: 0x676e6972
    15dc:	7365445f 	cmnvc	r5, #1593835520	; 0x5f000000
    15e0:	70697263 	rsbvc	r7, r9, r3, ror #4
    15e4:	00726f74 	rsbseq	r6, r2, r4, ror pc
    15e8:	72746962 	rsbsvc	r6, r4, #1605632	; 0x188000
    15ec:	00657461 	rsbeq	r7, r5, r1, ror #8
    15f0:	69766544 	ldmdbvs	r6!, {r2, r6, r8, sl, sp, lr}^
    15f4:	545f6563 	ldrbpl	r6, [pc], #-1379	; 15fc <__Stack_Size+0x11fc>
    15f8:	656c6261 	strbvs	r6, [ip, #-609]!	; 0x261
    15fc:	74655300 	strbtvc	r5, [r5], #-768	; 0x300
    1600:	78545045 	ldmdavc	r4, {r0, r2, r6, ip, lr}^
    1604:	72646441 	rsbvc	r6, r4, #1090519040	; 0x41000000
    1608:	45525f00 	ldrbmi	r5, [r2, #-3840]	; 0xf00
    160c:	49504943 	ldmdbmi	r0, {r0, r1, r6, r8, fp, lr}^
    1610:	5f544e45 	svcpl	0x00544e45
    1614:	45505954 	ldrbmi	r5, [r0, #-2388]	; 0x954
    1618:	61745300 	cmnvs	r4, r0, lsl #6
    161c:	7261646e 	rsbvc	r6, r1, #1845493760	; 0x6e000000
    1620:	65475f64 	strbvs	r5, [r7, #-3940]	; 0xf64
    1624:	73654474 	cmnvc	r5, #116, 8	; 0x74000000
    1628:	70697263 	rsbvc	r7, r9, r3, ror #4
    162c:	44726f74 	ldrbtmi	r6, [r2], #-3956	; 0xf74
    1630:	00617461 	rsbeq	r7, r1, r1, ror #8
    1634:	74726956 	ldrbtvc	r6, [r2], #-2390	; 0x956
    1638:	5f6c6175 	svcpl	0x006c6175
    163c:	5f6d6f43 	svcpl	0x006d6f43
    1640:	74726f50 	ldrbtvc	r6, [r2], #-3920	; 0xf50
    1644:	7465475f 	strbtvc	r4, [r5], #-1887	; 0x75f
    1648:	656e694c 	strbvs	r6, [lr, #-2380]!	; 0x94c
    164c:	69646f43 	stmdbvs	r4!, {r0, r1, r6, r8, r9, sl, fp, sp, lr}^
    1650:	5300676e 	movwpl	r6, #1902	; 0x76e
    1654:	54427465 	strbpl	r7, [r2], #-1125	; 0x465
    1658:	454c4241 	strbmi	r4, [ip, #-577]	; 0x241
    165c:	65735500 	ldrbvs	r5, [r3, #-1280]!	; 0x500
    1660:	65475f72 	strbvs	r5, [r7, #-3954]	; 0xf72
    1664:	746e4974 	strbtvc	r4, [lr], #-2420	; 0x974
    1668:	61667265 	cmnvs	r6, r5, ror #4
    166c:	55006563 	strpl	r6, [r0, #-1379]	; 0x563
    1670:	5f726573 	svcpl	0x00726573
    1674:	44746553 	ldrbtmi	r6, [r4], #-1363	; 0x553
    1678:	63697665 	cmnvs	r9, #105906176	; 0x6500000
    167c:	64644165 	strbtvs	r4, [r4], #-357	; 0x165
    1680:	73736572 	cmnvc	r3, #478150656	; 0x1c800000
    1684:	42535500 	subsmi	r5, r3, #0, 10
    1688:	6c615677 	stclvs	6, cr5, [r1], #-476	; 0xfffffe24
    168c:	00736575 	rsbseq	r6, r3, r5, ror r5
    1690:	74726956 	ldrbtvc	r6, [r2], #-2390	; 0x956
    1694:	5f6c6175 	svcpl	0x006c6175
    1698:	5f6d6f43 	svcpl	0x006d6f43
    169c:	74726f50 	ldrbtvc	r6, [r2], #-3920	; 0xf50
    16a0:	7465475f 	strbtvc	r4, [r5], #-1887	; 0x75f
    16a4:	69766544 	ldmdbvs	r6!, {r2, r6, r8, sl, sp, lr}^
    16a8:	65446563 	strbvs	r6, [r4, #-1379]	; 0x563
    16ac:	69726373 	ldmdbvs	r2!, {r0, r1, r4, r5, r6, r8, r9, sp, lr}^
    16b0:	726f7470 	rsbvc	r7, pc, #112, 8	; 0x70000000
    16b4:	746f5400 	strbtvc	r5, [pc], #-1024	; 16bc <__Stack_Size+0x12bc>
    16b8:	455f6c61 	ldrbmi	r6, [pc, #-3169]	; a5f <__Stack_Size+0x65f>
    16bc:	6f70646e 	svcvs	0x0070646e
    16c0:	00746e69 	rsbseq	r6, r4, r9, ror #28
    16c4:	74726956 	ldrbtvc	r6, [r2], #-2390	; 0x956
    16c8:	5f6c6175 	svcpl	0x006c6175
    16cc:	5f6d6f43 	svcpl	0x006d6f43
    16d0:	74726f50 	ldrbtvc	r6, [r2], #-3920	; 0xf50
    16d4:	7365525f 	cmnvc	r5, #-268435451	; 0xf0000005
    16d8:	44007465 	strmi	r7, [r0], #-1125	; 0x465
    16dc:	72637365 	rsbvc	r7, r3, #-1811939327	; 0x94000001
    16e0:	6f747069 	svcvs	0x00747069
    16e4:	69535f72 	ldmdbvs	r3, {r1, r4, r5, r6, r8, r9, sl, fp, ip, lr}^
    16e8:	5300657a 	movwpl	r6, #1402	; 0x57a
    16ec:	50457465 	subpl	r7, r5, r5, ror #8
    16f0:	74537852 	ldrbvc	r7, [r3], #-2130	; 0x852
    16f4:	73757461 	cmnvc	r5, #1627389952	; 0x61000000
    16f8:	65735500 	ldrbvs	r5, [r3, #-1280]!	; 0x500
    16fc:	65535f72 	ldrbvs	r5, [r3, #-3954]	; 0xf72
    1700:	6e6f4374 	mcrvs	3, 3, r4, cr15, cr4, {3}
    1704:	75676966 	strbvc	r6, [r7, #-2406]!	; 0x966
    1708:	69746172 	ldmdbvs	r4!, {r1, r4, r5, r6, r8, sp, lr}^
    170c:	55006e6f 	strpl	r6, [r0, #-3695]	; 0xe6f
    1710:	5f726573 	svcpl	0x00726573
    1714:	49746553 	ldmdbmi	r4!, {r0, r1, r4, r6, r8, sl, sp, lr}^
    1718:	7265746e 	rsbvc	r7, r5, #1845493760	; 0x6e000000
    171c:	65636166 	strbvs	r6, [r3, #-358]!	; 0x166
    1720:	6e497000 	cdpvs	0, 4, cr7, cr9, cr0, {0}
    1724:	56006f66 	strpl	r6, [r0], -r6, ror #30
    1728:	75747269 	ldrbvc	r7, [r4, #-617]!	; 0x269
    172c:	435f6c61 	cmpmi	pc, #24832	; 0x6100
    1730:	505f6d6f 	subspl	r6, pc, pc, ror #26
    1734:	5f74726f 	svcpl	0x0074726f
    1738:	44746553 	ldrbtmi	r6, [r4], #-1363	; 0x553
    173c:	63697665 	cmnvs	r9, #105906176	; 0x6500000
    1740:	64644165 	strbtvs	r4, [r4], #-357	; 0x165
    1744:	73736572 	cmnvc	r3, #478150656	; 0x1c800000
    1748:	76654400 	strbtvc	r4, [r5], -r0, lsl #8
    174c:	5f656369 	svcpl	0x00656369
    1750:	63736544 	cmnvs	r3, #68, 10	; 0x11000000
    1754:	74706972 	ldrbtvc	r6, [r0], #-2418	; 0x972
    1758:	5200726f 	andpl	r7, r0, #-268435450	; 0xf0000006
    175c:	65757165 	ldrbvs	r7, [r5, #-357]!	; 0x165
    1760:	6f4e7473 	svcvs	0x004e7473
    1764:	42535500 	subsmi	r5, r3, #0, 10
    1768:	6e654c77 	mcrvs	12, 3, r4, cr5, cr7, {3}
    176c:	73687467 	cmnvc	r8, #1728053248	; 0x67000000
    1770:	72754300 	rsbsvc	r4, r5, #0, 6
    1774:	746e6572 	strbtvc	r6, [lr], #-1394	; 0x572
    1778:	6e6f435f 	mcrvs	3, 3, r4, cr15, cr15, {2}
    177c:	75676966 	strbvc	r6, [r7, #-2406]!	; 0x966
    1780:	69746172 	ldmdbvs	r4!, {r1, r4, r5, r6, r8, sp, lr}^
    1784:	44006e6f 	strmi	r6, [r0], #-3695	; 0xe6f
    1788:	43495645 	movtmi	r5, #38469	; 0x9645
    178c:	45525f45 	ldrbmi	r5, [r2, #-3909]	; 0xf45
    1790:	49504943 	ldmdbmi	r0, {r0, r1, r6, r8, fp, lr}^
    1794:	00544e45 	subseq	r4, r4, r5, asr #28
    1798:	6c615677 	stclvs	6, cr5, [r1], #-476	; 0xfffffe24
    179c:	00306575 	eorseq	r6, r0, r5, ror r5
    17a0:	74726956 	ldrbtvc	r6, [r2], #-2390	; 0x956
    17a4:	5f6c6175 	svcpl	0x006c6175
    17a8:	5f6d6f43 	svcpl	0x006d6f43
    17ac:	74726f50 	ldrbtvc	r6, [r2], #-3920	; 0xf50
    17b0:	7465535f 	strbtvc	r5, [r5], #-863	; 0x35f
    17b4:	656e694c 	strbvs	r6, [lr, #-2380]!	; 0x94c
    17b8:	69646f43 	stmdbvs	r4!, {r0, r1, r6, r8, r9, sl, fp, sp, lr}^
    17bc:	4300676e 	movwmi	r6, #1902	; 0x76e
    17c0:	65727275 	ldrbvs	r7, [r2, #-629]!	; 0x275
    17c4:	495f746e 	ldmdbmi	pc, {r1, r2, r3, r5, r6, sl, ip, sp, lr}^	; <UNPREDICTABLE>
    17c8:	7265746e 	rsbvc	r7, r5, #1845493760	; 0x6e000000
    17cc:	65636166 	strbvs	r6, [r3, #-358]!	; 0x166
    17d0:	4e4f5000 	cdpmi	0, 4, cr5, cr15, cr0, {0}
    17d4:	45445f45 	strbmi	r5, [r4, #-3909]	; 0xf45
    17d8:	49524353 	ldmdbmi	r2, {r0, r1, r4, r6, r8, r9, lr}^
    17dc:	524f5450 	subpl	r5, pc, #80, 8	; 0x50000000
    17e0:	746f5400 	strbtvc	r5, [pc], #-1024	; 17e8 <__Stack_Size+0x13e8>
    17e4:	435f6c61 	cmpmi	pc, #24832	; 0x6100
    17e8:	69666e6f 	stmdbvs	r6!, {r0, r1, r2, r3, r5, r6, r9, sl, fp, sp, lr}^
    17ec:	61727567 	cmnvs	r2, r7, ror #10
    17f0:	6e6f6974 	mcrvs	9, 3, r6, cr15, cr4, {3}
    17f4:	776f5000 	strbvc	r5, [pc, -r0]!
    17f8:	6e4f7265 	cdpvs	2, 4, cr7, cr15, cr5, {3}
    17fc:	65735500 	ldrbvs	r5, [r3, #-1280]!	; 0x500
    1800:	65475f72 	strbvs	r5, [r7, #-3954]	; 0xf72
    1804:	6e6f4374 	mcrvs	3, 3, r4, cr15, cr4, {3}
    1808:	75676966 	strbvc	r6, [r7, #-2406]!	; 0x966
    180c:	69746172 	ldmdbvs	r4!, {r1, r4, r5, r6, r8, sp, lr}^
    1810:	56006e6f 	strpl	r6, [r0], -pc, ror #28
    1814:	75747269 	ldrbvc	r7, [r4, #-617]!	; 0x269
    1818:	435f6c61 	cmpmi	pc, #24832	; 0x6100
    181c:	505f6d6f 	subspl	r6, pc, pc, ror #26
    1820:	5f74726f 	svcpl	0x0074726f
    1824:	74617453 	strbtvc	r7, [r1], #-1107	; 0x453
    1828:	495f7375 	ldmdbmi	pc, {r0, r2, r4, r5, r6, r8, r9, ip, sp, lr}^	; <UNPREDICTABLE>
    182c:	7543006e 	strbvc	r0, [r3, #-110]	; 0x6e
    1830:	6e657272 	mcrvs	2, 3, r7, cr5, cr2, {3}
    1834:	6c415f74 	mcrrvs	15, 7, r5, r1, cr4
    1838:	6e726574 	mrcvs	5, 3, r6, cr2, cr4, {3}
    183c:	53657461 	cmnpl	r5, #1627389952	; 0x61000000
    1840:	69747465 	ldmdbvs	r4!, {r0, r2, r5, r6, sl, ip, sp, lr}^
    1844:	5f00676e 	svcpl	0x0000676e
    1848:	50444e45 	subpl	r4, r4, r5, asr #28
    184c:	544e494f 	strbpl	r4, [lr], #-2383	; 0x94f
    1850:	464e495f 			; <UNDEFINED> instruction: 0x464e495f
    1854:	6956004f 	ldmdbvs	r6, {r0, r1, r2, r3, r6}^
    1858:	61757472 	cmnvs	r5, r2, ror r4
    185c:	6f435f6c 	svcvs	0x00435f6c
    1860:	6f505f6d 	svcvs	0x00505f6d
    1864:	535f7472 	cmppl	pc, #1912602624	; 0x72000000
    1868:	6f437465 	svcvs	0x00437465
    186c:	6769666e 	strbvs	r6, [r9, -lr, ror #12]!
    1870:	74617275 	strbtvc	r7, [r1], #-629	; 0x275
    1874:	006e6f69 	rsbeq	r6, lr, r9, ror #30
    1878:	79706f43 	ldmdbvc	r0!, {r0, r1, r6, r8, r9, sl, fp, sp, lr}^
    187c:	74756f52 	ldrbtvc	r6, [r5], #-3922	; 0xf52
    1880:	00656e69 	rsbeq	r6, r5, r9, ror #28
    1884:	61746164 	cmnvs	r4, r4, ror #2
    1888:	65707974 	ldrbvs	r7, [r0, #-2420]!	; 0x974
    188c:	45445f00 	strbmi	r5, [r4, #-3840]	; 0xf00
    1890:	45434956 	strbmi	r4, [r3, #-2390]	; 0x956
    1894:	6e6f4300 	cdpvs	3, 6, cr4, cr15, cr0, {0}
    1898:	6c6f7274 	sfmvs	f7, 2, [pc], #-464	; 16d0 <__Stack_Size+0x12d0>
    189c:	74617453 	strbtvc	r7, [r1], #-1107	; 0x453
    18a0:	4e490065 	cdpmi	0, 4, cr0, cr9, cr5, {3}
    18a4:	46524554 			; <UNDEFINED> instruction: 0x46524554
    18a8:	5f454341 	svcpl	0x00454341
    18ac:	49434552 	stmdbmi	r3, {r1, r4, r6, r8, sl, lr}^
    18b0:	4e454950 	mcrmi	9, 2, r4, cr5, cr0, {2}
    18b4:	6f430054 	svcvs	0x00430054
    18b8:	61447970 	hvcvs	18320	; 0x4790
    18bc:	55006174 	strpl	r6, [r0, #-372]	; 0x174
    18c0:	5f726573 	svcpl	0x00726573
    18c4:	61656c43 	cmnvs	r5, r3, asr #24
    18c8:	61654672 	smcvs	21602	; 0x5462
    18cc:	65727574 	ldrbvs	r7, [r2, #-1396]!	; 0x574
    18d0:	72695600 	rsbvc	r5, r9, #0, 12
    18d4:	6c617574 	cfstr64vs	mvdx7, [r1], #-464	; 0xfffffe30
    18d8:	6d6f435f 	stclvs	3, cr4, [pc, #-380]!	; 1764 <__Stack_Size+0x1364>
    18dc:	726f505f 	rsbvc	r5, pc, #95	; 0x5f
    18e0:	65475f74 	strbvs	r5, [r7, #-3956]	; 0xf74
    18e4:	72745374 	rsbsvc	r5, r4, #116, 6	; 0xd0000001
    18e8:	44676e69 	strbtmi	r6, [r7], #-3689	; 0xe69
    18ec:	72637365 	rsbvc	r7, r3, #-1811939327	; 0x94000001
    18f0:	6f747069 	svcvs	0x00747069
    18f4:	53550072 	cmppl	r5, #114	; 0x72
    18f8:	526d6242 	rsbpl	r6, sp, #536870916	; 0x20000004
    18fc:	65757165 	ldrbvs	r7, [r5, #-357]!	; 0x165
    1900:	79547473 	ldmdbvc	r4, {r0, r1, r4, r5, r6, sl, ip, sp, lr}^
    1904:	56006570 			; <UNDEFINED> instruction: 0x56006570
    1908:	75747269 	ldrbvc	r7, [r4, #-617]!	; 0x269
    190c:	435f6c61 	cmpmi	pc, #24832	; 0x6100
    1910:	505f6d6f 	subspl	r6, pc, pc, ror #26
    1914:	5f74726f 	svcpl	0x0074726f
    1918:	74617453 	strbtvc	r7, [r1], #-1107	; 0x453
    191c:	4f5f7375 	svcmi	0x005f7375
    1920:	43007475 	movwmi	r7, #1141	; 0x475
    1924:	7261656c 	rsbvc	r6, r1, #108, 10	; 0x1b000000
    1928:	6174535f 	cmnvs	r4, pc, asr r3
    192c:	5f737574 	svcpl	0x00737574
    1930:	0074754f 	rsbseq	r7, r4, pc, asr #10
    1934:	74726956 	ldrbtvc	r6, [r2], #-2390	; 0x956
    1938:	5f6c6175 	svcpl	0x006c6175
    193c:	5f6d6f43 	svcpl	0x006d6f43
    1940:	74726f50 	ldrbtvc	r6, [r2], #-3920	; 0xf50
    1944:	7465475f 	strbtvc	r4, [r5], #-1887	; 0x75f
    1948:	746e495f 	strbtvc	r4, [lr], #-2399	; 0x95f
    194c:	61667265 	cmnvs	r6, r5, ror #4
    1950:	535f6563 	cmppl	pc, #415236096	; 0x18c00000
    1954:	69747465 	ldmdbvs	r4!, {r0, r2, r5, r6, sl, ip, sp, lr}^
    1958:	4400676e 	strmi	r6, [r0], #-1902	; 0x76e
    195c:	63697665 	cmnvs	r9, #105906176	; 0x6500000
    1960:	6e495f65 	cdpvs	15, 4, cr5, cr9, cr5, {3}
    1964:	43006f66 	movwmi	r6, #3942	; 0xf66
    1968:	5f6c7274 	svcpl	0x006c7274
    196c:	6f666e49 	svcvs	0x00666e49
    1970:	6e6f4300 	cdpvs	3, 6, cr4, cr15, cr0, {0}
    1974:	5f676966 	svcpl	0x00676966
    1978:	63736544 	cmnvs	r3, #68, 10	; 0x11000000
    197c:	74706972 	ldrbtvc	r6, [r0], #-2418	; 0x972
    1980:	4300726f 	movwmi	r7, #623	; 0x26f
    1984:	65727275 	ldrbvs	r7, [r2, #-629]!	; 0x275
    1988:	465f746e 	ldrbmi	r7, [pc], -lr, ror #8
    198c:	75746165 	ldrbvc	r6, [r4, #-357]!	; 0x165
    1990:	55006572 	strpl	r6, [r0, #-1394]	; 0x572
    1994:	775f6273 			; <UNDEFINED> instruction: 0x775f6273
    1998:	7366664f 	cmnvc	r6, #82837504	; 0x4f00000
    199c:	55007465 	strpl	r7, [r0, #-1125]	; 0x465
    19a0:	5f726573 	svcpl	0x00726573
    19a4:	45746553 	ldrbmi	r6, [r4, #-1363]!	; 0x553
    19a8:	6f50646e 	svcvs	0x0050646e
    19ac:	46746e69 	ldrbtmi	r6, [r4], -r9, ror #28
    19b0:	75746165 	ldrbvc	r6, [r4, #-357]!	; 0x165
    19b4:	56006572 			; <UNDEFINED> instruction: 0x56006572
    19b8:	75747269 	ldrbvc	r7, [r4, #-617]!	; 0x269
    19bc:	435f6c61 	cmpmi	pc, #24832	; 0x6100
    19c0:	505f6d6f 	subspl	r6, pc, pc, ror #26
    19c4:	5f74726f 	svcpl	0x0074726f
    19c8:	61746144 	cmnvs	r4, r4, asr #2
    19cc:	7465535f 	strbtvc	r5, [r5], #-863	; 0x35f
    19d0:	56007075 			; <UNDEFINED> instruction: 0x56007075
    19d4:	75747269 	ldrbvc	r7, [r4, #-617]!	; 0x269
    19d8:	435f6c61 	cmpmi	pc, #24832	; 0x6100
    19dc:	505f6d6f 	subspl	r6, pc, pc, ror #26
    19e0:	5f74726f 	svcpl	0x0074726f
    19e4:	43746547 	cmnmi	r4, #297795584	; 0x11c00000
    19e8:	69666e6f 	stmdbvs	r6!, {r0, r1, r2, r3, r5, r6, r9, sl, fp, sp, lr}^
    19ec:	73654467 	cmnvc	r5, #1728053248	; 0x67000000
    19f0:	70697263 	rsbvc	r7, r9, r3, ror #4
    19f4:	00726f74 	rsbseq	r6, r2, r4, ror pc
    19f8:	4548544f 	strbmi	r5, [r8, #-1103]	; 0x44f
    19fc:	45525f52 	ldrbmi	r5, [r2, #-3922]	; 0xf52
    1a00:	49504943 	ldmdbmi	r0, {r0, r1, r6, r8, fp, lr}^
    1a04:	00544e45 	subseq	r4, r4, r5, asr #28
    1a08:	5f363175 	svcpl	0x00363175
    1a0c:	56003875 			; <UNDEFINED> instruction: 0x56003875
    1a10:	75747269 	ldrbvc	r7, [r4, #-617]!	; 0x269
    1a14:	435f6c61 	cmpmi	pc, #24832	; 0x6100
    1a18:	505f6d6f 	subspl	r6, pc, pc, ror #26
    1a1c:	5f74726f 	svcpl	0x0074726f
    1a20:	74696e69 	strbtvc	r6, [r9], #-3689	; 0xe69
    1a24:	4e494c00 	cdpmi	12, 4, cr4, cr9, cr0, {0}
    1a28:	4f435f45 	svcmi	0x00435f45
    1a2c:	474e4944 	strbmi	r4, [lr, -r4, asr #18]
    1a30:	74655300 	strbtvc	r5, [r5], #-768	; 0x300
    1a34:	78525045 	ldmdavc	r2, {r0, r2, r6, ip, lr}^
    1a38:	6e756f43 	cdpvs	15, 7, cr6, cr5, cr3, {2}
    1a3c:	6e490074 	mcrvs	0, 2, r0, cr9, cr4, {3}
    1a40:	556f5474 	strbpl	r5, [pc, #-1140]!	; 15d4 <__Stack_Size+0x11d4>
    1a44:	6f63696e 	svcvs	0x0063696e
    1a48:	55006564 	strpl	r6, [r0, #-1380]	; 0x564
    1a4c:	6e494253 	mcrvs	2, 2, r4, cr9, cr3, {2}
    1a50:	632e7469 	teqvs	lr, #1761607680	; 0x69000000
    1a54:	61745300 	cmnvs	r4, r0, lsl #6
    1a58:	69547472 	ldmdbvs	r4, {r1, r4, r5, r6, sl, ip, sp, lr}^
    1a5c:	0072656d 	rsbseq	r6, r2, sp, ror #10
    1a60:	69766544 	ldmdbvs	r6!, {r2, r6, r8, sl, sp, lr}^
    1a64:	535f6563 	cmppl	pc, #415236096	; 0x18c00000
    1a68:	61697265 	cmnvs	r9, r5, ror #4
    1a6c:	5300316c 	movwpl	r3, #364	; 0x16c
    1a70:	50457465 	subpl	r7, r5, r5, ror #8
    1a74:	6f437854 	svcvs	0x00437854
    1a78:	00746e75 	rsbseq	r6, r4, r5, ror lr
    1a7c:	5377654e 	cmnpl	r7, #327155712	; 0x13800000
    1a80:	65746174 	ldrbvs	r6, [r4, #-372]!	; 0x174
    1a84:	6e497700 	cdpvs	7, 4, cr7, cr9, cr0, {0}
    1a88:	72726574 	rsbsvc	r6, r2, #116, 10	; 0x1d000000
    1a8c:	5f747075 	svcpl	0x00747075
    1a90:	6b73614d 	blvs	1cd9fcc <__Stack_Size+0x1cd9bcc>
    1a94:	76654400 	strbtvc	r4, [r5], -r0, lsl #8
    1a98:	5f656369 	svcpl	0x00656369
    1a9c:	69726553 	ldmdbvs	r2!, {r0, r1, r4, r6, r8, sl, sp, lr}^
    1aa0:	00306c61 	eorseq	r6, r0, r1, ror #24
    1aa4:	69766544 	ldmdbvs	r6!, {r2, r6, r8, sl, sp, lr}^
    1aa8:	535f6563 	cmppl	pc, #415236096	; 0x18c00000
    1aac:	61697265 	cmnvs	r9, r5, ror #4
    1ab0:	5500326c 	strpl	r3, [r0, #-620]	; 0x26c
    1ab4:	435f4253 	cmpmi	pc, #805306373	; 0x30000005
    1ab8:	656c6261 	strbvs	r6, [ip, #-609]!	; 0x261
    1abc:	6e6f435f 	mcrvs	3, 3, r4, cr15, cr15, {2}
    1ac0:	00676966 	rsbeq	r6, r7, r6, ror #18
    1ac4:	5f425355 	svcpl	0x00425355
    1ac8:	535f7854 	cmppl	pc, #84, 16	; 0x540000
    1acc:	65746174 	ldrbvs	r6, [r4, #-372]!	; 0x174
    1ad0:	62735500 	rsbsvs	r5, r3, #0, 10
    1ad4:	43706356 	cmnmi	r0, #1476395009	; 0x58000001
    1ad8:	656e6e6f 	strbvs	r6, [lr, #-3695]!	; 0xe6f
    1adc:	55007463 	strpl	r7, [r0, #-1123]	; 0x463
    1ae0:	54726573 	ldrbtpl	r6, [r2], #-1395	; 0x573
    1ae4:	414d506f 	cmpmi	sp, pc, rrx
    1ae8:	66667542 	strbtvs	r7, [r6], -r2, asr #10
    1aec:	6f437265 	svcvs	0x00437265
    1af0:	53007970 	movwpl	r7, #2416	; 0x970
    1af4:	50457465 	subpl	r7, r5, r5, ror #8
    1af8:	61567854 	cmpvs	r6, r4, asr r8
    1afc:	0064696c 	rsbeq	r6, r4, ip, ror #18
    1b00:	756c6176 	strbvc	r6, [ip, #-374]!	; 0x176
    1b04:	53550065 	cmppl	r5, #101	; 0x65
    1b08:	5f545241 	svcpl	0x00545241
    1b0c:	6c5f7852 	mrrcvs	8, 5, r7, pc, cr2	; <UNPREDICTABLE>
    1b10:	74676e65 	strbtvc	r6, [r7], #-3685	; 0xe65
    1b14:	62700068 	rsbsvs	r0, r0, #104	; 0x68
    1b18:	46006675 			; <UNDEFINED> instruction: 0x46006675
    1b1c:	4853414c 	ldmdami	r3, {r2, r3, r6, r8, lr}^
    1b20:	4354495f 	cmpmi	r4, #1556480	; 0x17c000
    1b24:	69666e6f 	stmdbvs	r6!, {r0, r1, r2, r3, r5, r6, r9, sl, fp, sp, lr}^
    1b28:	52570067 	subspl	r0, r7, #103	; 0x67
    1b2c:	445f3250 	ldrbmi	r3, [pc], #-592	; 1b34 <__Stack_Size+0x1734>
    1b30:	00617461 	rsbeq	r7, r1, r1, ror #8
    1b34:	535f424f 	cmppl	pc, #-268435452	; 0xf0000004
    1b38:	00504f54 	subseq	r4, r0, r4, asr pc
    1b3c:	53414c46 	movtpl	r4, #7238	; 0x1c46
    1b40:	72455f48 	subvc	r5, r5, #72, 30	; 0x120
    1b44:	4f657361 	svcmi	0x00657361
    1b48:	6f697470 	svcvs	0x00697470
    1b4c:	7479426e 	ldrbtvc	r4, [r9], #-622	; 0x26e
    1b50:	72007365 	andvc	r7, r0, #-1811939327	; 0x94000001
    1b54:	6f646165 	svcvs	0x00646165
    1b58:	74737475 	ldrbtvc	r7, [r3], #-1141	; 0x475
    1b5c:	73757461 	cmnvc	r5, #1627389952	; 0x61000000
    1b60:	414c4600 	cmpmi	ip, r0, lsl #12
    1b64:	4c5f4853 	mrrcmi	8, 5, r4, pc, cr3	; <UNPREDICTABLE>
    1b68:	6e657461 	cdpvs	4, 6, cr7, cr5, cr1, {3}
    1b6c:	46007963 	strmi	r7, [r0], -r3, ror #18
    1b70:	4853414c 	ldmdami	r3, {r2, r3, r6, r8, lr}^
    1b74:	7465475f 	strbtvc	r4, [r5], #-1887	; 0x75f
    1b78:	66657250 			; <UNDEFINED> instruction: 0x66657250
    1b7c:	68637465 	stmdavs	r3!, {r0, r2, r5, r6, sl, ip, sp, lr}^
    1b80:	66667542 	strbtvs	r7, [r6], -r2, asr #10
    1b84:	74537265 	ldrbvc	r7, [r3], #-613	; 0x265
    1b88:	73757461 	cmnvc	r5, #1627389952	; 0x61000000
    1b8c:	6c656400 	cfstrdvs	mvd6, [r5], #-0
    1b90:	6c007961 	stcvs	9, cr7, [r0], {97}	; 0x61
    1b94:	732f6269 	teqvc	pc, #-1879048186	; 0x90000006
    1b98:	732f6372 	teqvc	pc, #-939524095	; 0xc8000001
    1b9c:	32336d74 	eorscc	r6, r3, #116, 26	; 0x1d00
    1ba0:	78303166 	ldmdavc	r0!, {r1, r2, r5, r6, r8, ip, sp}
    1ba4:	616c665f 	cmnvs	ip, pc, asr r6
    1ba8:	632e6873 	teqvs	lr, #7536640	; 0x730000
    1bac:	50525700 	subspl	r5, r2, r0, lsl #14
    1bb0:	4c460052 	mcrrmi	0, 5, r0, r6, cr2
    1bb4:	5f485341 	svcpl	0x00485341
    1bb8:	73617245 	cmnvc	r1, #1342177284	; 0x50000004
    1bbc:	6c6c4165 	stfvse	f4, [ip], #-404	; 0xfffffe6c
    1bc0:	65676150 	strbvs	r6, [r7, #-336]!	; 0x150
    1bc4:	52570073 	subspl	r0, r7, #115	; 0x73
    1bc8:	57003050 	smlsdpl	r0, r0, r0, r3
    1bcc:	00315052 	eorseq	r5, r1, r2, asr r0
    1bd0:	32505257 	subscc	r5, r0, #1879048197	; 0x70000005
    1bd4:	50525700 	subspl	r5, r2, r0, lsl #14
    1bd8:	4c460033 	mcrrmi	0, 3, r0, r6, cr3
    1bdc:	5f485341 	svcpl	0x00485341
    1be0:	57746547 	ldrbpl	r6, [r4, -r7, asr #10]!
    1be4:	65746972 	ldrbvs	r6, [r4, #-2418]!	; 0x972
    1be8:	746f7250 	strbtvc	r7, [pc], #-592	; 1bf0 <__Stack_Size+0x17f0>
    1bec:	69746365 	ldmdbvs	r4!, {r0, r2, r5, r6, r8, r9, sp, lr}^
    1bf0:	704f6e6f 	subvc	r6, pc, pc, ror #28
    1bf4:	6e6f6974 	mcrvs	9, 3, r6, cr15, cr4, {3}
    1bf8:	65747942 	ldrbvs	r7, [r4, #-2370]!	; 0x942
    1bfc:	54504f00 	ldrbpl	r4, [r0], #-3840	; 0xf00
    1c00:	5259454b 	subspl	r4, r9, #314572800	; 0x12c00000
    1c04:	414c4600 	cmpmi	ip, r0, lsl #12
    1c08:	555f4853 	ldrbpl	r4, [pc, #-2131]	; 13bd <__Stack_Size+0xfbd>
    1c0c:	4f726573 	svcmi	0x00726573
    1c10:	6f697470 	svcvs	0x00697470
    1c14:	7479426e 	ldrbtvc	r4, [r9], #-622	; 0x26e
    1c18:	6e6f4365 	cdpvs	3, 6, cr4, cr15, cr5, {3}
    1c1c:	00676966 	rsbeq	r6, r7, r6, ror #18
    1c20:	495f424f 	ldmdbmi	pc, {r0, r1, r2, r3, r6, r9, lr}^	; <UNPREDICTABLE>
    1c24:	00474457 	subeq	r4, r7, r7, asr r4
    1c28:	53414c46 	movtpl	r4, #7238	; 0x1c46
    1c2c:	65525f48 	ldrbvs	r5, [r2, #-3912]	; 0xf48
    1c30:	754f6461 	strbvc	r6, [pc, #-1121]	; 17d7 <__Stack_Size+0x13d7>
    1c34:	6f725074 	svcvs	0x00725074
    1c38:	74636574 	strbtvc	r6, [r3], #-1396	; 0x574
    1c3c:	006e6f69 	rsbeq	r6, lr, r9, ror #30
    1c40:	73616c66 	cmnvc	r1, #26112	; 0x6600
    1c44:	61747368 	cmnvs	r4, r8, ror #6
    1c48:	00737574 	rsbseq	r7, r3, r4, ror r5
    1c4c:	73746962 	cmnvc	r4, #1605632	; 0x188000
    1c50:	75746174 	ldrbvc	r6, [r4, #-372]!	; 0x174
    1c54:	61500073 	cmpvs	r0, r3, ror r0
    1c58:	415f6567 	cmpmi	pc, r7, ror #10
    1c5c:	65726464 	ldrbvs	r6, [r2, #-1124]!	; 0x464
    1c60:	57007373 	smlsdxpl	r0, r3, r3, r7
    1c64:	5f335052 	svcpl	0x00335052
    1c68:	61746144 	cmnvs	r4, r4, asr #2
    1c6c:	414c4600 	cmpmi	ip, r0, lsl #12
    1c70:	475f4853 			; <UNDEFINED> instruction: 0x475f4853
    1c74:	6c467465 	cfstrdvs	mvd7, [r6], {101}	; 0x65
    1c78:	74536761 	ldrbvc	r6, [r3], #-1889	; 0x761
    1c7c:	73757461 	cmnvc	r5, #1627389952	; 0x61000000
    1c80:	50525700 	subspl	r5, r2, r0, lsl #14
    1c84:	61445f31 	cmpvs	r4, r1, lsr pc
    1c88:	54006174 	strpl	r6, [r0], #-372	; 0x174
    1c8c:	6f656d69 	svcvs	0x00656d69
    1c90:	46007475 			; <UNDEFINED> instruction: 0x46007475
    1c94:	4853414c 	ldmdami	r3, {r2, r3, r6, r8, lr}^
    1c98:	7465475f 	strbtvc	r4, [r5], #-1887	; 0x75f
    1c9c:	64616552 	strbtvs	r6, [r1], #-1362	; 0x552
    1ca0:	5074754f 	rsbspl	r7, r4, pc, asr #10
    1ca4:	65746f72 	ldrbvs	r6, [r4, #-3954]!	; 0xf72
    1ca8:	6f697463 	svcvs	0x00697463
    1cac:	6174536e 	cmnvs	r4, lr, ror #6
    1cb0:	00737574 	rsbseq	r7, r3, r4, ror r5
    1cb4:	535f424f 	cmppl	pc, #-268435452	; 0xf0000004
    1cb8:	59424454 	stmdbpl	r2, {r2, r4, r6, sl, lr}^
    1cbc:	50525700 	subspl	r5, r2, r0, lsl #14
    1cc0:	61445f30 	cmpvs	r4, r0, lsr pc
    1cc4:	46006174 			; <UNDEFINED> instruction: 0x46006174
    1cc8:	4853414c 	ldmdami	r3, {r2, r3, r6, r8, lr}^
    1ccc:	6c61485f 	stclvs	8, cr4, [r1], #-380	; 0xfffffe84
    1cd0:	63794366 	cmnvs	r9, #-1744830463	; 0x98000001
    1cd4:	6341656c 	movtvs	r6, #5484	; 0x156c
    1cd8:	73736563 	cmnvc	r3, #415236096	; 0x18c00000
    1cdc:	414c4600 	cmpmi	ip, r0, lsl #12
    1ce0:	475f4853 			; <UNDEFINED> instruction: 0x475f4853
    1ce4:	74537465 	ldrbvc	r7, [r3], #-1125	; 0x465
    1ce8:	73757461 	cmnvc	r5, #1627389952	; 0x61000000
    1cec:	5f424f00 	svcpl	0x00424f00
    1cf0:	65707954 	ldrbvs	r7, [r0, #-2388]!	; 0x954
    1cf4:	00666544 	rsbeq	r6, r6, r4, asr #10
    1cf8:	53414c46 	movtpl	r4, #7238	; 0x1c46
    1cfc:	61485f48 	cmpvs	r8, r8, asr #30
    1d00:	7943666c 	stmdbvc	r3, {r2, r3, r5, r6, r9, sl, sp, lr}^
    1d04:	41656c63 	cmnmi	r5, r3, ror #24
    1d08:	73656363 	cmnvc	r5, #-1946157055	; 0x8c000001
    1d0c:	646d4373 	strbtvs	r4, [sp], #-883	; 0x373
    1d10:	414c4600 	cmpmi	ip, r0, lsl #12
    1d14:	505f4853 	subspl	r4, pc, r3, asr r8	; <UNPREDICTABLE>
    1d18:	72676f72 	rsbvc	r6, r7, #456	; 0x1c8
    1d1c:	704f6d61 	subvc	r6, pc, r1, ror #26
    1d20:	6e6f6974 	mcrvs	9, 3, r6, cr15, cr4, {3}
    1d24:	65747942 	ldrbvs	r7, [r4, #-2370]!	; 0x942
    1d28:	61746144 	cmnvs	r4, r4, asr #2
    1d2c:	414c4600 	cmpmi	ip, r0, lsl #12
    1d30:	475f4853 			; <UNDEFINED> instruction: 0x475f4853
    1d34:	73557465 	cmpvc	r5, #1694498816	; 0x65000000
    1d38:	704f7265 	subvc	r7, pc, r5, ror #4
    1d3c:	6e6f6974 	mcrvs	9, 3, r6, cr15, cr4, {3}
    1d40:	65747942 	ldrbvs	r7, [r4, #-2370]!	; 0x942
    1d44:	414c4600 	cmpmi	ip, r0, lsl #12
    1d48:	505f4853 	subspl	r4, pc, r3, asr r8	; <UNPREDICTABLE>
    1d4c:	72676f72 	rsbvc	r6, r7, #456	; 0x1c8
    1d50:	61486d61 	cmpvs	r8, r1, ror #26
    1d54:	6f57666c 	svcvs	0x0057666c
    1d58:	46006472 			; <UNDEFINED> instruction: 0x46006472
    1d5c:	4853414c 	ldmdami	r3, {r2, r3, r6, r8, lr}^
    1d60:	414c465f 	cmpmi	ip, pc, asr r6
    1d64:	4c460047 	mcrrmi	0, 4, r0, r6, cr7
    1d68:	5f485341 	svcpl	0x00485341
    1d6c:	62616e45 	rsbvs	r6, r1, #1104	; 0x450
    1d70:	7257656c 	subsvc	r6, r7, #108, 10	; 0x1b000000
    1d74:	50657469 	rsbpl	r7, r5, r9, ror #8
    1d78:	65746f72 	ldrbvs	r6, [r4, #-3954]!	; 0xf72
    1d7c:	6f697463 	svcvs	0x00697463
    1d80:	5355006e 	cmppl	r5, #110	; 0x6e
    1d84:	44005245 	strmi	r5, [r0], #-581	; 0x245
    1d88:	30617461 	rsbcc	r7, r1, r1, ror #8
    1d8c:	74614400 	strbtvc	r4, [r1], #-1024	; 0x400
    1d90:	46003161 	strmi	r3, [r0], -r1, ror #2
    1d94:	4853414c 	ldmdami	r3, {r2, r3, r6, r8, lr}^
    1d98:	6761505f 			; <UNDEFINED> instruction: 0x6761505f
    1d9c:	46007365 	strmi	r7, [r0], -r5, ror #6
    1da0:	4853414c 	ldmdami	r3, {r2, r3, r6, r8, lr}^
    1da4:	0054495f 	subseq	r4, r4, pc, asr r9
    1da8:	45534552 	ldrbmi	r4, [r3, #-1362]	; 0x552
    1dac:	44455652 	strbmi	r5, [r5], #-1618	; 0x652
    1db0:	414c4600 	cmpmi	ip, r0, lsl #12
    1db4:	545f4853 	ldrbpl	r4, [pc], #-2131	; 1dbc <__Stack_Size+0x19bc>
    1db8:	44657079 	strbtmi	r7, [r5], #-121	; 0x79
    1dbc:	46006665 	strmi	r6, [r0], -r5, ror #12
    1dc0:	4853414c 	ldmdami	r3, {r2, r3, r6, r8, lr}^
    1dc4:	6961575f 	stmdbvs	r1!, {r0, r1, r2, r3, r4, r6, r8, r9, sl, ip, lr}^
    1dc8:	726f4674 	rsbvc	r4, pc, #116, 12	; 0x7400000
    1dcc:	7473614c 	ldrbtvc	r6, [r3], #-332	; 0x14c
    1dd0:	7265704f 	rsbvc	r7, r5, #79	; 0x4f
    1dd4:	6f697461 	svcvs	0x00697461
    1dd8:	4c46006e 	mcrrmi	0, 6, r0, r6, cr14
    1ddc:	5f485341 	svcpl	0x00485341
    1de0:	66657250 			; <UNDEFINED> instruction: 0x66657250
    1de4:	68637465 	stmdavs	r3!, {r0, r2, r5, r6, sl, ip, sp, lr}^
    1de8:	66667542 	strbtvs	r7, [r6], -r2, asr #10
    1dec:	49007265 	stmdbmi	r0, {r0, r2, r5, r6, r9, ip, sp, lr}
    1df0:	5f474457 	svcpl	0x00474457
    1df4:	62616e45 	rsbvs	r6, r1, #1104	; 0x450
    1df8:	4900656c 	stmdbmi	r0, {r2, r3, r5, r6, r8, sl, sp, lr}
    1dfc:	5f474457 	svcpl	0x00474457
    1e00:	73657250 	cmnvc	r5, #80, 4
    1e04:	656c6163 	strbvs	r6, [ip, #-355]!	; 0x163
    1e08:	696c0072 	stmdbvs	ip!, {r1, r4, r5, r6}^
    1e0c:	72732f62 	rsbsvc	r2, r3, #392	; 0x188
    1e10:	74732f63 	ldrbtvc	r2, [r3], #-3939	; 0xf63
    1e14:	6632336d 	ldrtvs	r3, [r2], -sp, ror #6
    1e18:	5f783031 	svcpl	0x00783031
    1e1c:	67647769 	strbvs	r7, [r4, -r9, ror #14]!
    1e20:	4900632e 	stmdbmi	r0, {r1, r2, r3, r5, r8, r9, sp, lr}
    1e24:	5f474457 	svcpl	0x00474457
    1e28:	6f6c6552 	svcvs	0x006c6552
    1e2c:	6f436461 	svcvs	0x00436461
    1e30:	65746e75 	ldrbvs	r6, [r4, #-3701]!	; 0xe75
    1e34:	57490072 	smlsldxpl	r0, r9, r2, r0
    1e38:	465f4744 	ldrbmi	r4, [pc], -r4, asr #14
    1e3c:	0047414c 	subeq	r4, r7, ip, asr #2
    1e40:	47445749 	strbmi	r5, [r4, -r9, asr #14]
    1e44:	6972575f 	ldmdbvs	r2!, {r0, r1, r2, r3, r4, r6, r8, r9, sl, ip, lr}^
    1e48:	63416574 	movtvs	r6, #5492	; 0x1574
    1e4c:	73736563 	cmnvc	r3, #415236096	; 0x18c00000
    1e50:	44574900 	ldrbmi	r4, [r7], #-2304	; 0x900
    1e54:	65475f47 	strbvs	r5, [r7, #-3911]	; 0xf47
    1e58:	616c4674 	smcvs	50276	; 0xc464
    1e5c:	61745367 	cmnvs	r4, r7, ror #6
    1e60:	00737574 	rsbseq	r7, r3, r4, ror r5
    1e64:	47445749 	strbmi	r5, [r4, -r9, asr #14]
    1e68:	7079545f 	rsbsvc	r5, r9, pc, asr r4
    1e6c:	66654465 	strbtvs	r4, [r5], -r5, ror #8
    1e70:	6e697000 	cdpvs	0, 6, cr7, cr9, cr0, {0}
    1e74:	00736f70 	rsbseq	r6, r3, r0, ror pc
    1e78:	5f746942 	svcpl	0x00746942
    1e7c:	00544553 	subseq	r4, r4, r3, asr r5
    1e80:	4f495047 	svcmi	0x00495047
    1e84:	6165525f 	cmnvs	r5, pc, asr r2
    1e88:	74754f64 	ldrbtvc	r4, [r5], #-3940	; 0xf64
    1e8c:	44747570 	ldrbtmi	r7, [r4], #-1392	; 0x570
    1e90:	00617461 	rsbeq	r7, r1, r1, ror #8
    1e94:	4f495047 	svcmi	0x00495047
    1e98:	6576455f 	ldrbvs	r4, [r6, #-1375]!	; 0x55f
    1e9c:	754f746e 	strbvc	r7, [pc, #-1134]	; 1a36 <__Stack_Size+0x1636>
    1ea0:	74757074 	ldrbtvc	r7, [r5], #-116	; 0x74
    1ea4:	00646d43 	rsbeq	r6, r4, r3, asr #26
    1ea8:	4f495047 	svcmi	0x00495047
    1eac:	7274535f 	rsbsvc	r5, r4, #2080374785	; 0x7c000001
    1eb0:	49746375 	ldmdbmi	r4!, {r0, r2, r4, r5, r6, r8, r9, sp, lr}^
    1eb4:	0074696e 	rsbseq	r6, r4, lr, ror #18
    1eb8:	56746942 	ldrbtpl	r6, [r4], -r2, asr #18
    1ebc:	42006c61 	andmi	r6, r0, #24832	; 0x6100
    1ec0:	525f7469 	subspl	r7, pc, #1761607680	; 0x69000000
    1ec4:	54455345 	strbpl	r5, [r5], #-837	; 0x345
    1ec8:	49504700 	ldmdbmi	r0, {r8, r9, sl, lr}^
    1ecc:	72575f4f 	subsvc	r5, r7, #316	; 0x13c
    1ed0:	42657469 	rsbmi	r7, r5, #1761607680	; 0x69000000
    1ed4:	6c007469 	cfstrsvs	mvf7, [r0], {105}	; 0x69
    1ed8:	732f6269 	teqvc	pc, #-1879048186	; 0x90000006
    1edc:	732f6372 	teqvc	pc, #-939524095	; 0xc8000001
    1ee0:	32336d74 	eorscc	r6, r3, #116, 26	; 0x1d00
    1ee4:	78303166 	ldmdavc	r0!, {r1, r2, r5, r6, r8, ip, sp}
    1ee8:	6970675f 	ldmdbvs	r0!, {r0, r1, r2, r3, r4, r6, r8, r9, sl, sp, lr}^
    1eec:	00632e6f 	rsbeq	r2, r3, pc, ror #28
    1ef0:	49545845 	ldmdbmi	r4, {r0, r2, r6, fp, ip, lr}^
    1ef4:	70005243 	andvc	r5, r0, r3, asr #4
    1ef8:	616d6e69 	cmnvs	sp, r9, ror #28
    1efc:	47006b73 	smlsdxmi	r0, r3, fp, r6
    1f00:	5f4f4950 	svcpl	0x004f4950
    1f04:	74726f50 	ldrbtvc	r6, [r2], #-3920	; 0xf50
    1f08:	72756f53 	rsbsvc	r6, r5, #332	; 0x14c
    1f0c:	47006563 	strmi	r6, [r0, -r3, ror #10]
    1f10:	5f4f4950 	svcpl	0x004f4950
    1f14:	6e496544 	cdpvs	5, 4, cr6, cr9, cr4, {2}
    1f18:	47007469 	strmi	r7, [r0, -r9, ror #8]
    1f1c:	5f4f4950 	svcpl	0x004f4950
    1f20:	6e657645 	cdpvs	6, 6, cr7, cr5, cr5, {2}
    1f24:	74754f74 	ldrbtvc	r4, [r5], #-3956	; 0xf74
    1f28:	43747570 	cmnmi	r4, #112, 10	; 0x1c000000
    1f2c:	69666e6f 	stmdbvs	r6!, {r0, r1, r2, r3, r5, r6, r9, sl, fp, sp, lr}^
    1f30:	50470067 	subpl	r0, r7, r7, rrx
    1f34:	525f4f49 	subspl	r4, pc, #292	; 0x124
    1f38:	70616d65 	rsbvc	r6, r1, r5, ror #26
    1f3c:	706d7400 	rsbvc	r7, sp, r0, lsl #8
    1f40:	00676572 	rsbeq	r6, r7, r2, ror r5
    1f44:	74726f50 	ldrbtvc	r6, [r2], #-3920	; 0xf50
    1f48:	006c6156 	rsbeq	r6, ip, r6, asr r1
    1f4c:	72727563 	rsbsvc	r7, r2, #415236096	; 0x18c00000
    1f50:	6d746e65 	ldclvs	14, cr6, [r4, #-404]!	; 0xfffffe6c
    1f54:	0065646f 	rsbeq	r6, r5, pc, ror #8
    1f58:	4f495047 	svcmi	0x00495047
    1f5c:	6e69505f 	mcrvs	0, 3, r5, cr9, cr15, {2}
    1f60:	72756f53 	rsbsvc	r6, r5, #332	; 0x14c
    1f64:	52006563 	andpl	r6, r0, #415236096	; 0x18c00000
    1f68:	415f4343 	cmpmi	pc, r3, asr #6
    1f6c:	50324250 	eorspl	r4, r2, r0, asr r2
    1f70:	70697265 	rsbvc	r7, r9, r5, ror #4
    1f74:	73655268 	cmnvc	r5, #104, 4	; 0x80000006
    1f78:	6d437465 	cfstrdvs	mvd7, [r3, #-404]	; 0xfffffe6c
    1f7c:	50470064 	subpl	r0, r7, r4, rrx
    1f80:	525f4f49 	subspl	r4, pc, #292	; 0x124
    1f84:	49646165 	stmdbmi	r4!, {r0, r2, r5, r6, r8, sp, lr}^
    1f88:	7475706e 	ldrbtvc	r7, [r5], #-110	; 0x6e
    1f8c:	61746144 	cmnvs	r4, r4, asr #2
    1f90:	706d7400 	rsbvc	r7, sp, r0, lsl #8
    1f94:	6b73616d 	blvs	1cda550 <__Stack_Size+0x1cda150>
    1f98:	49504700 	ldmdbmi	r0, {r8, r9, sl, lr}^
    1f9c:	6e495f4f 	cdpvs	15, 4, cr5, cr9, cr15, {2}
    1fa0:	74537469 	ldrbvc	r7, [r3], #-1129	; 0x469
    1fa4:	74637572 	strbtvc	r7, [r3], #-1394	; 0x572
    1fa8:	49504700 	ldmdbmi	r0, {r8, r9, sl, lr}^
    1fac:	69505f4f 	ldmdbvs	r0, {r0, r1, r2, r3, r6, r8, r9, sl, fp, ip, lr}^
    1fb0:	636f4c6e 	cmnvs	pc, #28160	; 0x6e00
    1fb4:	6e6f436b 	cdpvs	3, 6, cr4, cr15, cr11, {3}
    1fb8:	00676966 	rsbeq	r6, r7, r6, ror #18
    1fbc:	72727563 	rsbsvc	r7, r2, #415236096	; 0x18c00000
    1fc0:	70746e65 	rsbsvc	r6, r4, r5, ror #28
    1fc4:	47006e69 	strmi	r6, [r0, -r9, ror #28]
    1fc8:	5f4f4950 	svcpl	0x004f4950
    1fcc:	74697257 	strbtvc	r7, [r9], #-599	; 0x257
    1fd0:	50470065 	subpl	r0, r7, r5, rrx
    1fd4:	455f4f49 	ldrbmi	r4, [pc, #-3913]	; 1093 <__Stack_Size+0xc93>
    1fd8:	4c495458 	cfstrdmi	mvd5, [r9], {88}	; 0x58
    1fdc:	43656e69 	cmnmi	r5, #1680	; 0x690
    1fe0:	69666e6f 	stmdbvs	r6!, {r0, r1, r2, r3, r5, r6, r9, sl, fp, sp, lr}^
    1fe4:	6d740067 	ldclvs	0, cr0, [r4, #-412]!	; 0xfffffe64
    1fe8:	41003170 	tstmi	r0, r0, ror r1
    1fec:	5f4f4946 	svcpl	0x004f4946
    1ff0:	65707954 	ldrbvs	r7, [r0, #-2388]!	; 0x954
    1ff4:	00666544 	rsbeq	r6, r6, r4, asr #10
    1ff8:	41746942 	cmnmi	r4, r2, asr #18
    1ffc:	6f697463 	svcvs	0x00697463
    2000:	414d006e 	cmpmi	sp, lr, rrx
    2004:	47005250 	smlsdmi	r0, r0, r2, r5
    2008:	784f4950 	stmdavc	pc, {r4, r6, r8, fp, lr}^	; <UNPREDICTABLE>
    200c:	43564500 	cmpmi	r6, #0, 10
    2010:	50470052 	subpl	r0, r7, r2, asr r0
    2014:	525f4f49 	subspl	r4, pc, #292	; 0x124
    2018:	4f646165 	svcmi	0x00646165
    201c:	75707475 	ldrbvc	r7, [r0, #-1141]!	; 0x475
    2020:	74614474 	strbtvc	r4, [r1], #-1140	; 0x474
    2024:	74694261 	strbtvc	r4, [r9], #-609	; 0x261
    2028:	49504700 	ldmdbmi	r0, {r8, r9, sl, lr}^
    202c:	46415f4f 	strbmi	r5, [r1], -pc, asr #30
    2030:	65444f49 	strbvs	r4, [r4, #-3913]	; 0xf49
    2034:	74696e49 	strbtvc	r6, [r9], #-3657	; 0xe49
    2038:	42414900 	submi	r4, r1, #0, 18
    203c:	564e0052 			; <UNDEFINED> instruction: 0x564e0052
    2040:	435f4349 	cmpmi	pc, #603979777	; 0x24000001
    2044:	7261656c 	rsbvc	r6, r1, #108, 10	; 0x1b000000
    2048:	43515249 	cmpmi	r1, #-1879048188	; 0x90000004
    204c:	6e6e6168 	powvsez	f6, f6, #0.0
    2050:	65506c65 	ldrbvs	r6, [r0, #-3173]	; 0xc65
    2054:	6e69646e 	cdpvs	4, 6, cr6, cr9, cr14, {3}
    2058:	74694267 	strbtvc	r4, [r9], #-615	; 0x267
    205c:	49564e00 	ldmdbmi	r6, {r9, sl, fp, lr}^
    2060:	6e495f43 	cdpvs	15, 4, cr5, cr9, cr3, {2}
    2064:	74537469 	ldrbvc	r7, [r3], #-1129	; 0x469
    2068:	74637572 	strbtvc	r7, [r3], #-1394	; 0x572
    206c:	49564e00 	ldmdbmi	r6, {r9, sl, fp, lr}^
    2070:	65475f43 	strbvs	r5, [r7, #-3907]	; 0xf43
    2074:	72754374 	rsbsvc	r4, r5, #116, 6	; 0xd0000001
    2078:	746e6572 	strbtvc	r6, [lr], #-1394	; 0x572
    207c:	646e6550 	strbtvs	r6, [lr], #-1360	; 0x550
    2080:	49676e69 	stmdbmi	r7!, {r0, r3, r5, r6, r9, sl, fp, sp, lr}^
    2084:	68435152 	stmdavs	r3, {r1, r4, r6, r8, ip, lr}^
    2088:	656e6e61 	strbvs	r6, [lr, #-3681]!	; 0xe61
    208c:	564e006c 	strbpl	r0, [lr], -ip, rrx
    2090:	475f4349 	ldrbmi	r4, [pc, -r9, asr #6]
    2094:	61467465 	cmpvs	r6, r5, ror #8
    2098:	41746c75 	cmnmi	r4, r5, ror ip
    209c:	65726464 	ldrbvs	r6, [r2, #-1124]!	; 0x464
    20a0:	53007373 	movwpl	r7, #883	; 0x373
    20a4:	65747379 	ldrbvs	r7, [r4, #-889]!	; 0x379
    20a8:	6e61486d 	cdpvs	8, 6, cr4, cr1, cr13, {3}
    20ac:	72656c64 	rsbvc	r6, r5, #100, 24	; 0x6400
    20b0:	50627553 	rsbpl	r7, r2, r3, asr r5
    20b4:	726f6972 	rsbvc	r6, pc, #1867776	; 0x1c8000
    20b8:	00797469 	rsbseq	r7, r9, r9, ror #8
    20bc:	4349564e 	movtmi	r5, #38478	; 0x964e
    20c0:	5445535f 	strbpl	r5, [r5], #-863	; 0x35f
    20c4:	4d495250 	sfmmi	f5, 2, [r9, #-320]	; 0xfffffec0
    20c8:	004b5341 	subeq	r5, fp, r1, asr #6
    20cc:	70706d74 	rsbsvc	r6, r0, r4, ror sp
    20d0:	6c006572 	cfstr32vs	mvfx6, [r0], {114}	; 0x72
    20d4:	732f6269 	teqvc	pc, #-1879048186	; 0x90000006
    20d8:	732f6372 	teqvc	pc, #-939524095	; 0xc8000001
    20dc:	32336d74 	eorscc	r6, r3, #116, 26	; 0x1d00
    20e0:	78303166 	ldmdavc	r0!, {r1, r2, r5, r6, r8, ip, sp}
    20e4:	69766e5f 	ldmdbvs	r6!, {r0, r1, r2, r3, r4, r6, r9, sl, fp, sp, lr}^
    20e8:	00632e63 	rsbeq	r2, r3, r3, ror #28
    20ec:	4349564e 	movtmi	r5, #38478	; 0x964e
    20f0:	5345525f 	movtpl	r5, #21087	; 0x525f
    20f4:	52505445 	subspl	r5, r0, #1157627904	; 0x45000000
    20f8:	53414d49 	movtpl	r4, #7497	; 0x1d49
    20fc:	6166004b 	cmnvs	r6, fp, asr #32
    2100:	61746c75 	cmnvs	r4, r5, ror ip
    2104:	65726464 	ldrbvs	r6, [r2, #-1124]!	; 0x464
    2108:	4e007373 	mcrmi	3, 0, r7, cr0, cr3, {3}
    210c:	5f434956 	svcpl	0x00434956
    2110:	74737953 	ldrbtvc	r7, [r3], #-2387	; 0x953
    2114:	61486d65 	cmpvs	r8, r5, ror #26
    2118:	656c646e 	strbvs	r6, [ip, #-1134]!	; 0x46e
    211c:	69725072 	ldmdbvs	r2!, {r1, r4, r5, r6, ip, lr}^
    2120:	7469726f 	strbtvc	r7, [r9], #-623	; 0x26f
    2124:	6e6f4379 	mcrvs	3, 3, r4, cr15, cr9, {3}
    2128:	00676966 	rsbeq	r6, r7, r6, ror #18
    212c:	65475f5f 	strbvs	r5, [r7, #-3935]	; 0xf5f
    2130:	53414274 	movtpl	r4, #4724	; 0x1274
    2134:	49525045 	ldmdbmi	r2, {r0, r2, r6, ip, lr}^
    2138:	49564e00 	ldmdbmi	r6, {r9, sl, fp, lr}^
    213c:	65475f43 	strbvs	r5, [r7, #-3907]	; 0xf43
    2140:	55504374 	ldrbpl	r4, [r0, #-884]	; 0x374
    2144:	4e004449 	cdpmi	4, 0, cr4, cr0, cr9, {2}
    2148:	5f434956 	svcpl	0x00434956
    214c:	6f697250 	svcvs	0x00697250
    2150:	79746972 	ldmdbvc	r4!, {r1, r4, r5, r6, r8, fp, sp, lr}^
    2154:	756f7247 	strbvc	r7, [pc, #-583]!	; 1f15 <__Stack_Size+0x1b15>
    2158:	564e0070 			; <UNDEFINED> instruction: 0x564e0070
    215c:	525f4349 	subspl	r4, pc, #603979777	; 0x24000001
    2160:	54455345 	strbpl	r5, [r5], #-837	; 0x345
    2164:	4c554146 	ldfmie	f4, [r5], {70}	; 0x46
    2168:	53414d54 	movtpl	r4, #7508	; 0x1d54
    216c:	564e004b 	strbpl	r0, [lr], -fp, asr #32
    2170:	475f4349 	ldrbmi	r4, [pc, -r9, asr #6]
    2174:	75437465 	strbvc	r7, [r3, #-1125]	; 0x465
    2178:	6e657272 	mcrvs	2, 3, r7, cr5, cr2, {3}
    217c:	74634174 	strbtvc	r4, [r3], #-372	; 0x174
    2180:	48657669 	stmdami	r5!, {r0, r3, r5, r6, r9, sl, ip, sp, lr}^
    2184:	6c646e61 	stclvs	14, cr6, [r4], #-388	; 0xfffffe7c
    2188:	53007265 	movwpl	r7, #613	; 0x265
    218c:	65747379 	ldrbvs	r7, [r4, #-889]!	; 0x379
    2190:	6e61486d 	cdpvs	8, 6, cr4, cr1, cr13, {3}
    2194:	72656c64 	rsbvc	r6, r5, #100, 24	; 0x6400
    2198:	53434900 	movtpl	r4, #14592	; 0x3900
    219c:	53520052 	cmppl	r2, #82	; 0x52
    21a0:	45565245 	ldrbmi	r5, [r6, #-581]	; 0x245
    21a4:	5f003144 	svcpl	0x00003144
    21a8:	5445535f 	strbpl	r5, [r5], #-863	; 0x35f
    21ac:	4c554146 	ldfmie	f4, [r5], {70}	; 0x46
    21b0:	53414d54 	movtpl	r4, #7508	; 0x1d54
    21b4:	564e004b 	strbpl	r0, [lr], -fp, asr #32
    21b8:	475f4349 	ldrbmi	r4, [pc, -r9, asr #6]
    21bc:	72656e65 	rsbvc	r6, r5, #1616	; 0x650
    21c0:	43657461 	cmnmi	r5, #1627389952	; 0x61000000
    21c4:	5265726f 	rsbpl	r7, r5, #-268435450	; 0xf0000006
    21c8:	74657365 	strbtvc	r7, [r5], #-869	; 0x365
    21cc:	49564e00 	ldmdbmi	r6, {r9, sl, fp, lr}^
    21d0:	65475f43 	strbvs	r5, [r7, #-3907]	; 0xf43
    21d4:	73795374 	cmnvc	r9, #116, 6	; 0xd0000001
    21d8:	486d6574 	stmdami	sp!, {r2, r4, r5, r6, r8, sl, sp, lr}^
    21dc:	6c646e61 	stclvs	14, cr6, [r4], #-388	; 0xfffffe7c
    21e0:	63417265 	movtvs	r7, #4709	; 0x1265
    21e4:	65766974 	ldrbvs	r6, [r6, #-2420]!	; 0x974
    21e8:	53746942 	cmnpl	r4, #1081344	; 0x108000
    21ec:	75746174 	ldrbvc	r6, [r4, #-372]!	; 0x174
    21f0:	564e0073 			; <UNDEFINED> instruction: 0x564e0073
    21f4:	425f4349 	subsmi	r4, pc, #603979777	; 0x24000001
    21f8:	50455341 	subpl	r5, r5, r1, asr #6
    21fc:	4f434952 	svcmi	0x00434952
    2200:	4749464e 	strbmi	r4, [r9, -lr, asr #12]
    2204:	41464200 	mrsmi	r4, (UNDEF: 102)
    2208:	564e0052 			; <UNDEFINED> instruction: 0x564e0052
    220c:	535f4349 	cmppl	pc, #603979777	; 0x24000001
    2210:	52497465 	subpl	r7, r9, #1694498816	; 0x65000000
    2214:	61684351 	cmnvs	r8, r1, asr r3
    2218:	6c656e6e 	stclvs	14, cr6, [r5], #-440	; 0xfffffe48
    221c:	646e6550 	strbtvs	r6, [lr], #-1360	; 0x550
    2220:	42676e69 	rsbmi	r6, r7, #1680	; 0x690
    2224:	74007469 	strvc	r7, [r0], #-1129	; 0x469
    2228:	6f70706d 	svcvs	0x0070706d
    222c:	46430073 			; <UNDEFINED> instruction: 0x46430073
    2230:	4e005253 	mcrmi	2, 0, r5, cr0, cr3, {2}
    2234:	5f434956 	svcpl	0x00434956
    2238:	53746553 	cmnpl	r4, #348127232	; 0x14c00000
    223c:	65747379 	ldrbvs	r7, [r4, #-889]!	; 0x379
    2240:	6e61486d 	cdpvs	8, 6, cr4, cr1, cr13, {3}
    2244:	72656c64 	rsbvc	r6, r5, #100, 24	; 0x6400
    2248:	646e6550 	strbtvs	r6, [lr], #-1360	; 0x550
    224c:	42676e69 	rsbmi	r6, r7, #1680	; 0x690
    2250:	41007469 	tstmi	r0, r9, ror #8
    2254:	52435249 	subpl	r5, r3, #-1879048188	; 0x90000004
    2258:	50434900 	subpl	r4, r3, r0, lsl #18
    225c:	5f5f0052 	svcpl	0x005f0052
    2260:	45534142 	ldrbmi	r4, [r3, #-322]	; 0x142
    2264:	43495250 	movtmi	r5, #37456	; 0x9250
    2268:	49464e4f 	stmdbmi	r6, {r0, r1, r2, r3, r6, r9, sl, fp, lr}^
    226c:	5f5f0047 	svcpl	0x005f0047
    2270:	00425344 	subeq	r5, r2, r4, asr #6
    2274:	52504853 	subspl	r4, r0, #5439488	; 0x530000
    2278:	43485300 	movtmi	r5, #33536	; 0x8300
    227c:	4e005253 	mcrmi	2, 0, r5, cr0, cr3, {2}
    2280:	5f434956 	svcpl	0x00434956
    2284:	65707954 	ldrbvs	r7, [r0, #-2388]!	; 0x954
    2288:	00666544 	rsbeq	r6, r6, r4, asr #10
    228c:	4349564e 	movtmi	r5, #38478	; 0x964e
    2290:	7465475f 	strbtvc	r4, [r5], #-1887	; 0x75f
    2294:	45534142 	ldrbmi	r4, [r3, #-322]	; 0x142
    2298:	00495250 	subeq	r5, r9, r0, asr r2
    229c:	45525f5f 	ldrbmi	r5, [r2, #-3935]	; 0xf5f
    22a0:	46544553 			; <UNDEFINED> instruction: 0x46544553
    22a4:	544c5541 	strbpl	r5, [ip], #-1345	; 0x541
    22a8:	4b53414d 	blmi	14d27e4 <__Stack_Size+0x14d23e4>
    22ac:	464d4d00 	strbmi	r4, [sp], -r0, lsl #26
    22b0:	74005241 	strvc	r5, [r0], #-577	; 0x241
    22b4:	7573706d 	ldrbvc	r7, [r3, #-109]!	; 0x6d
    22b8:	564e0062 	strbpl	r0, [lr], -r2, rrx
    22bc:	535f4349 	cmppl	pc, #603979777	; 0x24000001
    22c0:	65747379 	ldrbvs	r7, [r4, #-889]!	; 0x379
    22c4:	6e61486d 	cdpvs	8, 6, cr4, cr1, cr13, {3}
    22c8:	72656c64 	rsbvc	r6, r5, #100, 24	; 0x6400
    22cc:	666e6f43 	strbtvs	r6, [lr], -r3, asr #30
    22d0:	4e006769 	cdpmi	7, 0, cr6, cr0, cr9, {3}
    22d4:	5f434956 	svcpl	0x00434956
    22d8:	74737953 	ldrbtvc	r7, [r3], #-2387	; 0x953
    22dc:	504c6d65 	subpl	r6, ip, r5, ror #26
    22e0:	666e6f43 	strbtvs	r6, [lr], -r3, asr #30
    22e4:	4e006769 	cdpmi	7, 0, cr6, cr0, cr9, {3}
    22e8:	5f434956 	svcpl	0x00434956
    22ec:	75727453 	ldrbvc	r7, [r2, #-1107]!	; 0x453
    22f0:	6e497463 	cdpvs	4, 4, cr7, cr9, cr3, {3}
    22f4:	49007469 	stmdbmi	r0, {r0, r3, r5, r6, sl, ip, sp, lr}
    22f8:	00524543 	subseq	r4, r2, r3, asr #10
    22fc:	70706d74 	rsbsvc	r6, r0, r4, ror sp
    2300:	726f6972 	rsbvc	r6, pc, #1867776	; 0x1c8000
    2304:	00797469 	rsbseq	r7, r9, r9, ror #8
    2308:	524f5456 	subpl	r5, pc, #1442840576	; 0x56000000
    230c:	50534900 	subspl	r4, r3, r0, lsl #18
    2310:	46440052 			; <UNDEFINED> instruction: 0x46440052
    2314:	4e005253 	mcrmi	2, 0, r5, cr0, cr3, {2}
    2318:	5f434956 	svcpl	0x00434956
    231c:	46544553 			; <UNDEFINED> instruction: 0x46544553
    2320:	544c5541 	strbpl	r5, [ip], #-1345	; 0x541
    2324:	4b53414d 	blmi	14d2860 <__Stack_Size+0x14d2460>
    2328:	706d7400 	rsbvc	r7, sp, r0, lsl #8
    232c:	46480032 			; <UNDEFINED> instruction: 0x46480032
    2330:	49005253 	stmdbmi	r0, {r0, r1, r4, r6, r9, ip, lr}
    2334:	00524553 	subseq	r4, r2, r3, asr r5
    2338:	4349564e 	movtmi	r5, #38478	; 0x964e
    233c:	7465475f 	strbtvc	r4, [r5], #-1887	; 0x75f
    2340:	6c756146 	ldfvse	f6, [r5], #-280	; 0xfffffee8
    2344:	6e614874 	mcrvs	8, 3, r4, cr1, cr4, {3}
    2348:	72656c64 	rsbvc	r6, r5, #100, 24	; 0x6400
    234c:	72756f53 	rsbsvc	r6, r5, #332	; 0x14c
    2350:	00736563 	rsbseq	r6, r3, r3, ror #10
    2354:	5f424353 	svcpl	0x00424353
    2358:	65707954 	ldrbvs	r7, [r0, #-2388]!	; 0x954
    235c:	00666544 	rsbeq	r6, r6, r4, asr #10
    2360:	4349564e 	movtmi	r5, #38478	; 0x964e
    2364:	7465475f 	strbtvc	r4, [r5], #-1887	; 0x75f
    2368:	74737953 	ldrbtvc	r7, [r3], #-2387	; 0x953
    236c:	61486d65 	cmpvs	r8, r5, ror #26
    2370:	656c646e 	strbvs	r6, [ip, #-1134]!	; 0x46e
    2374:	6e655072 	mcrvs	0, 3, r5, cr5, cr2, {3}
    2378:	676e6964 	strbvs	r6, [lr, -r4, ror #18]!
    237c:	53746942 	cmnpl	r4, #1081344	; 0x108000
    2380:	75746174 	ldrbvc	r6, [r4, #-372]!	; 0x174
    2384:	564e0073 			; <UNDEFINED> instruction: 0x564e0073
    2388:	435f4349 	cmpmi	pc, #603979777	; 0x24000001
    238c:	7261656c 	rsbvc	r6, r1, #108, 10	; 0x1b000000
    2390:	74737953 	ldrbtvc	r7, [r3], #-2387	; 0x953
    2394:	61486d65 	cmpvs	r8, r5, ror #26
    2398:	656c646e 	strbvs	r6, [ip, #-1134]!	; 0x46e
    239c:	6e655072 	mcrvs	0, 3, r5, cr5, cr2, {3}
    23a0:	676e6964 	strbvs	r6, [lr, -r4, ror #18]!
    23a4:	00746942 	rsbseq	r6, r4, r2, asr #18
    23a8:	33637576 	cmncc	r3, #494927872	; 0x1d800000
    23ac:	61660032 	cmnvs	r6, r2, lsr r0
    23b0:	73746c75 	cmnvc	r4, #29952	; 0x7500
    23b4:	6372756f 	cmnvs	r2, #465567744	; 0x1bc00000
    23b8:	53007365 	movwpl	r7, #869	; 0x365
    23bc:	65747379 	ldrbvs	r7, [r4, #-889]!	; 0x379
    23c0:	6e61486d 	cdpvs	8, 6, cr4, cr1, cr13, {3}
    23c4:	72656c64 	rsbvc	r6, r5, #100, 24	; 0x6400
    23c8:	65657250 	strbvs	r7, [r5, #-592]!	; 0x250
    23cc:	6974706d 	ldmdbvs	r4!, {r0, r2, r3, r5, r6, ip, sp, lr}^
    23d0:	72506e6f 	subsvc	r6, r0, #1776	; 0x6f0
    23d4:	69726f69 	ldmdbvs	r2!, {r0, r3, r5, r6, r8, r9, sl, fp, sp, lr}^
    23d8:	4e007974 	mcrmi	9, 0, r7, cr0, cr4, {3}
    23dc:	5f434956 	svcpl	0x00434956
    23e0:	49746547 	ldmdbmi	r4!, {r0, r1, r2, r6, r8, sl, sp, lr}^
    23e4:	68435152 	stmdavs	r3, {r1, r4, r6, r8, ip, lr}^
    23e8:	656e6e61 	strbvs	r6, [lr, #-3681]!	; 0xe61
    23ec:	6e65506c 	cdpvs	0, 6, cr5, cr5, cr12, {3}
    23f0:	676e6964 	strbvs	r6, [lr, -r4, ror #18]!
    23f4:	53746942 	cmnpl	r4, #1081344	; 0x108000
    23f8:	75746174 	ldrbvc	r6, [r4, #-372]!	; 0x174
    23fc:	564e0073 			; <UNDEFINED> instruction: 0x564e0073
    2400:	535f4349 	cmppl	pc, #603979777	; 0x24000001
    2404:	65444243 	strbvs	r4, [r4, #-579]	; 0x243
    2408:	74696e49 	strbtvc	r6, [r9], #-3657	; 0xe49
    240c:	77654e00 	strbvc	r4, [r5, -r0, lsl #28]!
    2410:	6f697250 	svcvs	0x00697250
    2414:	79746972 	ldmdbvc	r4!, {r1, r4, r5, r6, r8, fp, sp, lr}^
    2418:	49564e00 	ldmdbmi	r6, {r9, sl, fp, lr}^
    241c:	65565f43 	ldrbvs	r5, [r6, #-3907]	; 0xf43
    2420:	61547463 	cmpvs	r4, r3, ror #8
    2424:	63610062 	cmnvs	r1, #98	; 0x62
    2428:	65766974 	ldrbvs	r6, [r6, #-2420]!	; 0x974
    242c:	73717269 	cmnvc	r1, #-1879048186	; 0x90000006
    2430:	75746174 	ldrbvc	r6, [r4, #-372]!	; 0x174
    2434:	5f5f0073 	svcpl	0x005f0073
    2438:	50544553 	subspl	r4, r4, r3, asr r5
    243c:	414d4952 	cmpmi	sp, r2, asr r9
    2440:	41004b53 	tstmi	r0, r3, asr fp
    2444:	00525346 	subseq	r5, r2, r6, asr #6
    2448:	646e6168 	strbtvs	r6, [lr], #-360	; 0x168
    244c:	6d72656c 	cfldr64vs	mvdx6, [r2, #-432]!	; 0xfffffe50
    2450:	006b7361 	rsbeq	r7, fp, r1, ror #6
    2454:	45525f5f 	ldrbmi	r5, [r2, #-3935]	; 0xf5f
    2458:	50544553 	subspl	r4, r4, r3, asr r5
    245c:	414d4952 	cmpmi	sp, r2, asr r9
    2460:	4c004b53 	stcmi	11, cr4, [r0], {83}	; 0x53
    2464:	6f50776f 	svcvs	0x0050776f
    2468:	4d726577 	cfldr64mi	mvdx6, [r2, #-476]!	; 0xfffffe24
    246c:	0065646f 	rsbeq	r6, r5, pc, ror #8
    2470:	4349564e 	movtmi	r5, #38478	; 0x964e
    2474:	7465475f 	strbtvc	r4, [r5], #-1887	; 0x75f
    2478:	43515249 	cmpmi	r1, #-1879048188	; 0x90000004
    247c:	6e6e6168 	powvsez	f6, f6, #0.0
    2480:	63416c65 	movtvs	r6, #7269	; 0x1c65
    2484:	65766974 	ldrbvs	r6, [r6, #-2420]!	; 0x974
    2488:	53746942 	cmnpl	r4, #1081344	; 0x108000
    248c:	75746174 	ldrbvc	r6, [r4, #-372]!	; 0x174
    2490:	564e0073 			; <UNDEFINED> instruction: 0x564e0073
    2494:	445f4349 	ldrbmi	r4, [pc], #-841	; 249c <__Stack_Size+0x209c>
    2498:	696e4965 	stmdbvs	lr!, {r0, r2, r5, r6, r8, fp, lr}^
    249c:	65700074 	ldrbvs	r0, [r0, #-116]!	; 0x74
    24a0:	6e69646e 	cdpvs	4, 6, cr6, cr9, cr14, {3}
    24a4:	71726967 	cmnvc	r2, r7, ror #18
    24a8:	74617473 	strbtvc	r7, [r1], #-1139	; 0x473
    24ac:	52007375 	andpl	r7, r0, #-738197503	; 0xd4000001
    24b0:	545f4343 	ldrbpl	r4, [pc], #-835	; 24b8 <__Stack_Size+0x20b8>
    24b4:	44657079 	strbtmi	r7, [r5], #-121	; 0x79
    24b8:	41006665 	tstmi	r0, r5, ror #12
    24bc:	52314250 	eorspl	r4, r1, #80, 4
    24c0:	00525453 	subseq	r5, r2, r3, asr r4
    24c4:	5f434352 	svcpl	0x00434352
    24c8:	4b4c4348 	blmi	13131f0 <__Stack_Size+0x1312df0>
    24cc:	43435200 	movtmi	r5, #12800	; 0x3200
    24d0:	4344415f 	movtmi	r4, #16735	; 0x415f
    24d4:	434b4c43 	movtmi	r4, #48195	; 0xbc43
    24d8:	69666e6f 	stmdbvs	r6!, {r0, r1, r2, r3, r5, r6, r9, sl, fp, sp, lr}^
    24dc:	43520067 	cmpmi	r2, #103	; 0x67
    24e0:	6c435f43 	mcrrvs	15, 4, r5, r3, cr3
    24e4:	49726165 	ldmdbmi	r2!, {r0, r2, r5, r6, r8, sp, lr}^
    24e8:	6e655054 	mcrvs	0, 3, r5, cr5, cr4, {2}
    24ec:	676e6964 	strbvs	r6, [lr, -r4, ror #18]!
    24f0:	00746942 	rsbseq	r6, r4, r2, asr #18
    24f4:	2f62696c 	svccs	0x0062696c
    24f8:	2f637273 	svccs	0x00637273
    24fc:	336d7473 	cmncc	sp, #1929379840	; 0x73000000
    2500:	30316632 	eorscc	r6, r1, r2, lsr r6
    2504:	63725f78 	cmnvs	r2, #120, 30	; 0x1e0
    2508:	00632e63 	rsbeq	r2, r3, r3, ror #28
    250c:	5f434352 	svcpl	0x00434352
    2510:	0045534c 	subeq	r5, r5, ip, asr #6
    2514:	5f434352 	svcpl	0x00434352
    2518:	49746547 	ldmdbmi	r4!, {r0, r1, r2, r6, r8, sl, sp, lr}^
    251c:	61745354 	cmnvs	r4, r4, asr r3
    2520:	00737574 	rsbseq	r7, r3, r4, ror r5
    2524:	52434442 	subpl	r4, r3, #1107296256	; 0x42000000
    2528:	43435200 	movtmi	r5, #12800	; 0x3200
    252c:	4250415f 	subsmi	r4, r0, #-1073741801	; 0xc0000017
    2530:	72655032 	rsbvc	r5, r5, #50	; 0x32
    2534:	00687069 	rsbeq	r7, r8, r9, rrx
    2538:	5f434352 	svcpl	0x00434352
    253c:	4b4c4350 	blmi	1313284 <__Stack_Size+0x1312e84>
    2540:	43520032 	cmpmi	r2, #50	; 0x32
    2544:	6c435f43 	mcrrvs	15, 4, r5, r3, cr3
    2548:	736b636f 	cmnvc	fp, #-1140850687	; 0xbc000001
    254c:	65707954 	ldrbvs	r7, [r0, #-2388]!	; 0x954
    2550:	00666544 	rsbeq	r6, r6, r4, asr #10
    2554:	5f434352 	svcpl	0x00434352
    2558:	4d4c4c50 	stclmi	12, cr4, [ip, #-320]	; 0xfffffec0
    255c:	52006c75 	andpl	r6, r0, #29952	; 0x7500
    2560:	415f4343 	cmpmi	pc, r3, asr #6
    2564:	65504248 	ldrbvs	r4, [r0, #-584]	; 0x248
    2568:	68706972 	ldmdavs	r0!, {r1, r4, r5, r6, r8, fp, sp, lr}^
    256c:	636f6c43 	cmnvs	pc, #17152	; 0x4300
    2570:	646d436b 	strbtvs	r4, [sp], #-875	; 0x36b
    2574:	47464300 	strbmi	r4, [r6, -r0, lsl #6]
    2578:	43480052 	movtmi	r0, #32850	; 0x8052
    257c:	465f4b4c 	ldrbmi	r4, [pc], -ip, asr #22
    2580:	75716572 	ldrbvc	r6, [r1, #-1394]!	; 0x572
    2584:	79636e65 	stmdbvc	r3!, {r0, r2, r5, r6, r9, sl, fp, sp, lr}^
    2588:	42504100 	subsmi	r4, r0, #0, 2
    258c:	524e4531 	subpl	r4, lr, #205520896	; 0xc400000
    2590:	43435200 	movtmi	r5, #12800	; 0x3200
    2594:	4f434d5f 	svcmi	0x00434d5f
    2598:	666e6f43 	strbtvs	r6, [lr], -r3, asr #30
    259c:	52006769 	andpl	r6, r0, #27525120	; 0x1a40000
    25a0:	525f4343 	subspl	r4, pc, #201326593	; 0xc000001
    25a4:	4c434354 	mcrrmi	3, 5, r4, r3, cr4
    25a8:	756f534b 	strbvc	r5, [pc, #-843]!	; 2265 <__Stack_Size+0x1e65>
    25ac:	00656372 	rsbeq	r6, r5, r2, ror r3
    25b0:	5f434352 	svcpl	0x00434352
    25b4:	31425041 	cmpcc	r2, r1, asr #32
    25b8:	69726550 	ldmdbvs	r2!, {r4, r6, r8, sl, sp, lr}^
    25bc:	65526870 	ldrbvs	r6, [r2, #-2160]	; 0x870
    25c0:	43746573 	cmnmi	r4, #482344960	; 0x1cc00000
    25c4:	7000646d 	andvc	r6, r0, sp, ror #8
    25c8:	756d6c6c 	strbvc	r6, [sp, #-3180]!	; 0xc6c
    25cc:	52006c6c 	andpl	r6, r0, #108, 24	; 0x6c00
    25d0:	4c5f4343 	mrrcmi	3, 4, r4, pc, cr3	; <UNPREDICTABLE>
    25d4:	6d434953 	stclvs	9, cr4, [r3, #-332]	; 0xfffffeb4
    25d8:	50410064 	subpl	r0, r1, r4, rrx
    25dc:	53523242 	cmppl	r2, #536870916	; 0x20000004
    25e0:	52005254 	andpl	r5, r0, #84, 4	; 0x40000005
    25e4:	415f4343 	cmpmi	pc, r3, asr #6
    25e8:	50314250 	eorspl	r4, r1, r0, asr r2
    25ec:	70697265 	rsbvc	r7, r9, r5, ror #4
    25f0:	6c700068 	ldclvs	0, cr0, [r0], #-416	; 0xfffffe60
    25f4:	756f736c 	strbvc	r7, [pc, #-876]!	; 2290 <__Stack_Size+0x1e90>
    25f8:	00656372 	rsbeq	r6, r5, r2, ror r3
    25fc:	45424841 	strbmi	r4, [r2, #-2113]	; 0x841
    2600:	7300524e 	movwvc	r5, #590	; 0x24e
    2604:	75746174 	ldrbvc	r6, [r4, #-372]!	; 0x174
    2608:	67657273 			; <UNDEFINED> instruction: 0x67657273
    260c:	42504100 	subsmi	r4, r0, #0, 2
    2610:	524e4532 	subpl	r4, lr, #209715200	; 0xc800000
    2614:	61745300 	cmnvs	r4, r0, lsl #6
    2618:	70557472 	subsvc	r7, r5, r2, ror r4
    261c:	6e756f43 	cdpvs	15, 7, cr6, cr5, cr3, {2}
    2620:	00726574 	rsbseq	r6, r2, r4, ror r5
    2624:	5f434352 	svcpl	0x00434352
    2628:	6b636142 	blvs	18dab38 <__Stack_Size+0x18da738>
    262c:	65527075 	ldrbvs	r7, [r2, #-117]	; 0x75
    2630:	43746573 	cmnmi	r4, #482344960	; 0x1cc00000
    2634:	5200646d 	andpl	r6, r0, #1828716544	; 0x6d000000
    2638:	415f4343 	cmpmi	pc, r3, asr #6
    263c:	73756a64 	cmnvc	r5, #100, 20	; 0x64000
    2640:	49534874 	ldmdbmi	r3, {r2, r4, r5, r6, fp, lr}^
    2644:	696c6143 	stmdbvs	ip!, {r0, r1, r6, r8, sp, lr}^
    2648:	74617262 	strbtvc	r7, [r1], #-610	; 0x262
    264c:	566e6f69 	strbtpl	r6, [lr], -r9, ror #30
    2650:	65756c61 	ldrbvs	r6, [r5, #-3169]!	; 0xc61
    2654:	43444100 	movtmi	r4, #16640	; 0x4100
    2658:	5f4b4c43 	svcpl	0x004b4c43
    265c:	71657246 	cmnvc	r5, r6, asr #4
    2660:	636e6575 	cmnvs	lr, #490733568	; 0x1d400000
    2664:	43520079 	cmpmi	r2, #121	; 0x79
    2668:	4c465f43 	mcrrmi	15, 4, r5, r6, cr3
    266c:	52004741 	andpl	r4, r0, #17039360	; 0x1040000
    2670:	505f4343 	subspl	r4, pc, r3, asr #6
    2674:	6f534c4c 	svcvs	0x00534c4c
    2678:	65637275 	strbvs	r7, [r3, #-629]!	; 0x275
    267c:	43435200 	movtmi	r5, #12800	; 0x3200
    2680:	4354525f 	cmpmi	r4, #-268435451	; 0xf0000005
    2684:	434b4c43 	movtmi	r4, #48195	; 0xbc43
    2688:	69666e6f 	stmdbvs	r6!, {r0, r1, r2, r3, r5, r6, r9, sl, fp, sp, lr}^
    268c:	43520067 	cmpmi	r2, #103	; 0x67
    2690:	53555f43 	cmppl	r5, #268	; 0x10c
    2694:	4b4c4342 	blmi	13133a4 <__Stack_Size+0x1312fa4>
    2698:	72756f53 	rsbsvc	r6, r5, #332	; 0x14c
    269c:	52006563 	andpl	r6, r0, #415236096	; 0x18c00000
    26a0:	535f4343 	cmppl	pc, #201326593	; 0xc000001
    26a4:	4c435359 	mcrrmi	3, 5, r5, r3, cr9
    26a8:	5348004b 	movtpl	r0, #32843	; 0x804b
    26ac:	61745345 	cmnvs	r4, r5, asr #6
    26b0:	00737574 	rsbseq	r7, r3, r4, ror r5
    26b4:	43535953 	cmpmi	r3, #1359872	; 0x14c000
    26b8:	465f4b4c 	ldrbmi	r4, [pc], -ip, asr #22
    26bc:	75716572 	ldrbvc	r6, [r1, #-1394]!	; 0x572
    26c0:	79636e65 	stmdbvc	r3!, {r0, r2, r5, r6, r9, sl, fp, sp, lr}^
    26c4:	43435200 	movtmi	r5, #12800	; 0x3200
    26c8:	6f6c435f 	svcvs	0x006c435f
    26cc:	00736b63 	rsbseq	r6, r3, r3, ror #22
    26d0:	4b4c4350 	blmi	1313418 <__Stack_Size+0x1313018>
    26d4:	72465f32 	subvc	r5, r6, #50, 30	; 0xc8
    26d8:	65757165 	ldrbvs	r7, [r5, #-357]!	; 0x165
    26dc:	0079636e 	rsbseq	r6, r9, lr, ror #6
    26e0:	5f434352 	svcpl	0x00434352
    26e4:	6f435449 	svcvs	0x00435449
    26e8:	6769666e 	strbvs	r6, [r9, -lr, ror #12]!
    26ec:	65727000 	ldrbvs	r7, [r2, #-0]!
    26f0:	52006373 	andpl	r6, r0, #-872415231	; 0xcc000001
    26f4:	485f4343 	ldmdami	pc, {r0, r1, r6, r8, r9, lr}^	; <UNPREDICTABLE>
    26f8:	52004553 	andpl	r4, r0, #348127232	; 0x14c00000
    26fc:	535f4343 	cmppl	pc, #201326593	; 0xc000001
    2700:	4c435359 	mcrrmi	3, 5, r5, r3, cr9
    2704:	756f534b 	strbvc	r5, [pc, #-843]!	; 23c1 <__Stack_Size+0x1fc1>
    2708:	00656372 	rsbeq	r6, r5, r2, ror r3
    270c:	4b4c4350 	blmi	1313454 <__Stack_Size+0x1313054>
    2710:	72465f31 	subvc	r5, r6, #49, 30	; 0xc4
    2714:	65757165 	ldrbvs	r7, [r5, #-357]!	; 0x165
    2718:	0079636e 	rsbseq	r6, r9, lr, ror #6
    271c:	5f434352 	svcpl	0x00434352
    2720:	4345534c 	movtmi	r5, #21324	; 0x534c
    2724:	69666e6f 	stmdbvs	r6!, {r0, r1, r2, r3, r5, r6, r9, sl, fp, sp, lr}^
    2728:	50410067 	subpl	r0, r1, r7, rrx
    272c:	42484142 	submi	r4, r8, #-2147483632	; 0x80000010
    2730:	73657250 	cmnvc	r5, #80, 4
    2734:	62615463 	rsbvs	r5, r1, #1660944384	; 0x63000000
    2738:	5200656c 	andpl	r6, r0, #108, 10	; 0x1b000000
    273c:	475f4343 	ldrbmi	r4, [pc, -r3, asr #6]
    2740:	6c437465 	cfstrdvs	mvd7, [r3], {101}	; 0x65
    2744:	736b636f 	cmnvc	fp, #-1140850687	; 0xbc000001
    2748:	71657246 	cmnvc	r5, r6, asr #4
    274c:	43435200 	movtmi	r5, #12800	; 0x3200
    2750:	4354525f 	cmpmi	r4, #-268435451	; 0xf0000005
    2754:	434b4c43 	movtmi	r4, #48195	; 0xbc43
    2758:	5200646d 	andpl	r6, r0, #1828716544	; 0x6d000000
    275c:	435f4343 	cmpmi	pc, #201326593	; 0xc000001
    2760:	6b636f6c 	blvs	18de518 <__Stack_Size+0x18de118>
    2764:	75636553 	strbvc	r6, [r3, #-1363]!	; 0x553
    2768:	79746972 	ldmdbvc	r4!, {r1, r4, r5, r6, r8, fp, sp, lr}^
    276c:	74737953 	ldrbtvc	r7, [r3], #-2387	; 0x953
    2770:	6d436d65 	stclvs	13, cr6, [r3, #-404]	; 0xfffffe6c
    2774:	43520064 	cmpmi	r2, #100	; 0x64
    2778:	53485f43 	movtpl	r5, #36675	; 0x8f43
    277c:	646d4349 	strbtvs	r4, [sp], #-841	; 0x349
    2780:	43435200 	movtmi	r5, #12800	; 0x3200
    2784:	4f434d5f 	svcmi	0x00434d5f
    2788:	43435200 	movtmi	r5, #12800	; 0x3200
    278c:	0054495f 	subseq	r4, r4, pc, asr r9
    2790:	5f434352 	svcpl	0x00434352
    2794:	50424841 	subpl	r4, r2, r1, asr #16
    2798:	70697265 	rsbvc	r7, r9, r5, ror #4
    279c:	44410068 	strbmi	r0, [r1], #-104	; 0x68
    27a0:	65725043 	ldrbvs	r5, [r2, #-67]!	; 0x43
    27a4:	61546373 	cmpvs	r4, r3, ror r3
    27a8:	00656c62 	rsbeq	r6, r5, r2, ror #24
    27ac:	5f4d4954 	svcpl	0x004d4954
    27b0:	4634434f 	ldrtmi	r4, [r4], -pc, asr #6
    27b4:	43747361 	cmnmi	r4, #-2080374783	; 0x84000001
    27b8:	69666e6f 	stmdbvs	r6!, {r0, r1, r2, r3, r5, r6, r9, sl, fp, sp, lr}^
    27bc:	49540067 	ldmdbmi	r4, {r0, r1, r2, r5, r6}^
    27c0:	43495f4d 	movtmi	r5, #40781	; 0x9f4d
    27c4:	75727453 	ldrbvc	r7, [r2, #-1107]!	; 0x453
    27c8:	6e497463 	cdpvs	4, 4, cr7, cr9, cr3, {3}
    27cc:	54007469 	strpl	r7, [r0], #-1129	; 0x469
    27d0:	4f5f4d49 	svcmi	0x005f4d49
    27d4:	72503443 	subsvc	r3, r0, #1124073472	; 0x43000000
    27d8:	616f6c65 	cmnvs	pc, r5, ror #24
    27dc:	6e6f4364 	cdpvs	3, 6, cr4, cr15, cr4, {3}
    27e0:	00676966 	rsbeq	r6, r7, r6, ror #18
    27e4:	5f4d4954 	svcpl	0x004d4954
    27e8:	43746553 	cmnmi	r4, #348127232	; 0x14c00000
    27ec:	61706d6f 	cmnvs	r0, pc, ror #26
    27f0:	00316572 	eorseq	r6, r1, r2, ror r5
    27f4:	5f4d4954 	svcpl	0x004d4954
    27f8:	43746553 	cmnmi	r4, #348127232	; 0x14c00000
    27fc:	61706d6f 	cmnvs	r0, pc, ror #26
    2800:	00326572 	eorseq	r6, r2, r2, ror r5
    2804:	5f4d4954 	svcpl	0x004d4954
    2808:	43746553 	cmnmi	r4, #348127232	; 0x14c00000
    280c:	61706d6f 	cmnvs	r0, pc, ror #26
    2810:	00346572 	eorseq	r6, r4, r2, ror r5
    2814:	5f4d4954 	svcpl	0x004d4954
    2818:	4e33434f 	cdpmi	3, 3, cr4, cr3, cr15, {2}
    281c:	616c6f50 	cmnvs	ip, r0, asr pc
    2820:	79746972 	ldmdbvc	r4!, {r1, r4, r5, r6, r8, fp, sp, lr}^
    2824:	666e6f43 	strbtvs	r6, [lr], -r3, asr #30
    2828:	54006769 	strpl	r6, [r0], #-1897	; 0x769
    282c:	4f5f4d49 	svcmi	0x005f4d49
    2830:	65725043 	ldrbvs	r5, [r2, #-67]!	; 0x43
    2834:	64616f6c 	strbtvs	r6, [r1], #-3948	; 0xf6c
    2838:	4d495400 	cfstrdmi	mvd5, [r9, #-0]
    283c:	49434f5f 	stmdbmi	r3, {r0, r1, r2, r3, r4, r6, r8, r9, sl, fp, lr}^
    2840:	5474696e 	ldrbtpl	r6, [r4], #-2414	; 0x96e
    2844:	44657079 	strbtmi	r7, [r5], #-121	; 0x79
    2848:	54006665 	strpl	r6, [r0], #-1637	; 0x665
    284c:	4f5f4d49 	svcmi	0x005f4d49
    2850:	6c6f5043 	stclvs	0, cr5, [pc], #-268	; 274c <__Stack_Size+0x234c>
    2854:	74697261 	strbtvc	r7, [r9], #-609	; 0x261
    2858:	49540079 	ldmdbmi	r4, {r0, r3, r4, r5, r6}^
    285c:	434f5f4d 	movtmi	r5, #65357	; 0xff4d
    2860:	65725033 	ldrbvs	r5, [r2, #-51]!	; 0x33
    2864:	64616f6c 	strbtvs	r6, [r1], #-3948	; 0xf6c
    2868:	666e6f43 	strbtvs	r6, [lr], -r3, asr #30
    286c:	54006769 	strpl	r6, [r0], #-1897	; 0x769
    2870:	475f4d49 	ldrbmi	r4, [pc, -r9, asr #26]
    2874:	6c467465 	cfstrdvs	mvd7, [r6], {101}	; 0x65
    2878:	74536761 	ldrbvc	r6, [r3], #-1889	; 0x761
    287c:	73757461 	cmnvc	r5, #1627389952	; 0x61000000
    2880:	32495400 	subcc	r5, r9, #0, 8
    2884:	6e6f435f 	mcrvs	3, 3, r4, cr15, cr15, {2}
    2888:	00676966 	rsbeq	r6, r7, r6, ror #18
    288c:	5f4d4954 	svcpl	0x004d4954
    2890:	6146434f 	cmpvs	r6, pc, asr #6
    2894:	54007473 	strpl	r7, [r0], #-1139	; 0x473
    2898:	435f4d49 	cmpmi	pc, #4672	; 0x1240
    289c:	5400444b 	strpl	r4, [r0], #-1099	; 0x44b
    28a0:	495f4d49 	ldmdbmi	pc, {r0, r3, r6, r8, sl, fp, lr}^	; <UNPREDICTABLE>
    28a4:	696e4943 	stmdbvs	lr!, {r0, r1, r6, r8, fp, lr}^
    28a8:	70795474 	rsbsvc	r5, r9, r4, ror r4
    28ac:	66654465 	strbtvs	r4, [r5], -r5, ror #8
    28b0:	4d495400 	cfstrdmi	mvd5, [r9, #-0]
    28b4:	706e495f 	rsbvc	r4, lr, pc, asr r9
    28b8:	72547475 	subsvc	r7, r4, #1962934272	; 0x75000000
    28bc:	65676769 	strbvs	r6, [r7, #-1897]!	; 0x769
    28c0:	756f5372 	strbvc	r5, [pc, #-882]!	; 2556 <__Stack_Size+0x2156>
    28c4:	00656372 	rsbeq	r6, r5, r2, ror r3
    28c8:	5f4d4954 	svcpl	0x004d4954
    28cc:	54747845 	ldrbtpl	r7, [r4], #-2117	; 0x845
    28d0:	72504752 	subsvc	r4, r0, #21495808	; 0x1480000
    28d4:	61637365 	cmnvs	r3, r5, ror #6
    28d8:	0072656c 	rsbseq	r6, r2, ip, ror #10
    28dc:	5f4d4954 	svcpl	0x004d4954
    28e0:	4e784343 	cdpmi	3, 7, cr4, cr8, cr3, {2}
    28e4:	00646d43 	rsbeq	r6, r4, r3, asr #26
    28e8:	6e657469 	cdpvs	4, 6, cr7, cr5, cr9, {3}
    28ec:	656c6261 	strbvs	r6, [ip, #-609]!	; 0x261
    28f0:	4d495400 	cfstrdmi	mvd5, [r9, #-0]
    28f4:	32434f5f 	subcc	r4, r3, #380	; 0x17c
    28f8:	6c657250 	sfmvs	f7, 2, [r5], #-320	; 0xfffffec0
    28fc:	4364616f 	cmnmi	r4, #-1073741797	; 0xc000001b
    2900:	69666e6f 	stmdbvs	r6!, {r0, r1, r2, r3, r5, r6, r9, sl, fp, sp, lr}^
    2904:	49540067 	ldmdbmi	r4, {r0, r1, r2, r5, r6}^
    2908:	6f465f4d 	svcvs	0x00465f4d
    290c:	64656372 	strbtvs	r6, [r5], #-882	; 0x372
    2910:	4332434f 	teqmi	r2, #1006632961	; 0x3c000001
    2914:	69666e6f 	stmdbvs	r6!, {r0, r1, r2, r3, r5, r6, r9, sl, fp, sp, lr}^
    2918:	49540067 	ldmdbmi	r4, {r0, r1, r2, r5, r6}^
    291c:	434f5f4d 	movtmi	r5, #65357	; 0xff4d
    2920:	75727453 	ldrbvc	r7, [r2, #-1107]!	; 0x453
    2924:	6e497463 	cdpvs	4, 4, cr7, cr9, cr3, {3}
    2928:	54007469 	strpl	r7, [r0], #-1129	; 0x469
    292c:	555f4d49 	ldrbpl	r4, [pc, #-3401]	; 1beb <__Stack_Size+0x17eb>
    2930:	74616470 	strbtvc	r6, [r1], #-1136	; 0x470
    2934:	71655265 	cmnvc	r5, r5, ror #4
    2938:	74736575 	ldrbtvc	r6, [r3], #-1397	; 0x575
    293c:	666e6f43 	strbtvs	r6, [lr], -r3, asr #30
    2940:	54006769 	strpl	r6, [r0], #-1897	; 0x769
    2944:	535f4d49 	cmppl	pc, #4672	; 0x1240
    2948:	63656c65 	cmnvs	r5, #25856	; 0x6500
    294c:	44434374 	strbmi	r4, [r3], #-884	; 0x374
    2950:	5400414d 	strpl	r4, [r0], #-333	; 0x14d
    2954:	4f5f4d49 	svcmi	0x005f4d49
    2958:	646f4d50 	strbtvs	r4, [pc], #-3408	; 2960 <__Stack_Size+0x2560>
    295c:	49540065 	ldmdbmi	r4, {r0, r2, r5, r6}^
    2960:	434f5f4d 	movtmi	r5, #65357	; 0xff4d
    2964:	696e4931 	stmdbvs	lr!, {r0, r4, r5, r8, fp, lr}^
    2968:	49540074 	ldmdbmi	r4, {r2, r4, r5, r6}^
    296c:	434f5f4d 	movtmi	r5, #65357	; 0xff4d
    2970:	65725031 	ldrbvs	r5, [r2, #-49]!	; 0x31
    2974:	64616f6c 	strbtvs	r6, [r1], #-3948	; 0xf6c
    2978:	666e6f43 	strbtvs	r6, [lr], -r3, asr #30
    297c:	54006769 	strpl	r6, [r0], #-1897	; 0x769
    2980:	495f4d49 	ldmdbmi	pc, {r0, r3, r6, r8, sl, fp, lr}^	; <UNPREDICTABLE>
    2984:	6f503143 	svcvs	0x00503143
    2988:	6972616c 	ldmdbvs	r2!, {r2, r3, r5, r6, r8, sp, lr}^
    298c:	54007974 	strpl	r7, [r0], #-2420	; 0x974
    2990:	475f4d49 	ldrbmi	r4, [pc, -r9, asr #26]
    2994:	61437465 	cmpvs	r3, r5, ror #8
    2998:	72757470 	rsbsvc	r7, r5, #112, 8	; 0x70000000
    299c:	54003165 	strpl	r3, [r0], #-357	; 0x165
    29a0:	4f5f4d49 	svcmi	0x005f4d49
    29a4:	6c644943 	stclvs	9, cr4, [r4], #-268	; 0xfffffef4
    29a8:	61745365 	cmnvs	r4, r5, ror #6
    29ac:	74006574 	strvc	r6, [r0], #-1396	; 0x574
    29b0:	6d73706d 	ldclvs	0, cr7, [r3, #-436]!	; 0xfffffe4c
    29b4:	54007263 	strpl	r7, [r0], #-611	; 0x263
    29b8:	4f5f4d49 	svcmi	0x005f4d49
    29bc:	61463343 	cmpvs	r6, r3, asr #6
    29c0:	6f437473 	svcvs	0x00437473
    29c4:	6769666e 	strbvs	r6, [r9, -lr, ror #12]!
    29c8:	4d495400 	cfstrdmi	mvd5, [r9, #-0]
    29cc:	49540078 	ldmdbmi	r4, {r3, r4, r5, r6}^
    29d0:	6f465f4d 	svcvs	0x00465f4d
    29d4:	64656372 	strbtvs	r6, [r5], #-882	; 0x372
    29d8:	69746341 	ldmdbvs	r4!, {r0, r6, r8, r9, sp, lr}^
    29dc:	54006e6f 	strpl	r6, [r0], #-3695	; 0xe6f
    29e0:	495f4d49 	ldmdbmi	pc, {r0, r3, r6, r8, sl, fp, lr}^	; <UNPREDICTABLE>
    29e4:	6f503243 	svcvs	0x00503243
    29e8:	6972616c 	ldmdbvs	r2!, {r2, r3, r5, r6, r8, sp, lr}^
    29ec:	54007974 	strpl	r7, [r0], #-2420	; 0x974
    29f0:	535f4d49 	cmppl	pc, #4672	; 0x1240
    29f4:	43497465 	movtmi	r7, #37989	; 0x9465
    29f8:	65725034 	ldrbvs	r5, [r2, #-52]!	; 0x34
    29fc:	6c616373 	stclvs	3, cr6, [r1], #-460	; 0xfffffe34
    2a00:	54007265 	strpl	r7, [r0], #-613	; 0x265
    2a04:	535f4d49 	cmppl	pc, #4672	; 0x1240
    2a08:	6576616c 	ldrbvs	r6, [r6, #-364]!	; 0x16c
    2a0c:	65646f4d 	strbvs	r6, [r4, #-3917]!	; 0xf4d
    2a10:	4d495400 	cfstrdmi	mvd5, [r9, #-0]
    2a14:	53534f5f 	cmppl	r3, #380	; 0x17c
    2a18:	61745349 	cmnvs	r4, r9, asr #6
    2a1c:	74006574 	strvc	r6, [r0], #-1396	; 0x574
    2a20:	7263706d 	rsbvc	r7, r3, #109	; 0x6d
    2a24:	49540031 	ldmdbmi	r4, {r0, r4, r5}^
    2a28:	434f5f4d 	movtmi	r5, #65357	; 0xff4d
    2a2c:	696e4932 	stmdbvs	lr!, {r1, r4, r5, r8, fp, lr}^
    2a30:	49540074 	ldmdbmi	r4, {r2, r4, r5, r6}^
    2a34:	54455f4d 	strbpl	r5, [r5], #-3917	; 0xf4d
    2a38:	6f6c4352 	svcvs	0x006c4352
    2a3c:	6f4d6b63 	svcvs	0x004d6b63
    2a40:	43326564 	teqmi	r2, #100, 10	; 0x19000000
    2a44:	69666e6f 	stmdbvs	r6!, {r0, r1, r2, r3, r5, r6, r9, sl, fp, sp, lr}^
    2a48:	49540067 	ldmdbmi	r4, {r0, r1, r2, r5, r6}^
    2a4c:	6f435f31 	svcvs	0x00435f31
    2a50:	6769666e 	strbvs	r6, [r9, -lr, ror #12]!
    2a54:	4d495400 	cfstrdmi	mvd5, [r9, #-0]
    2a58:	7465475f 	strbtvc	r4, [r5], #-1887	; 0x75f
    2a5c:	74706143 	ldrbtvc	r6, [r0], #-323	; 0x143
    2a60:	32657275 	rsbcc	r7, r5, #1342177287	; 0x50000007
    2a64:	4d495400 	cfstrdmi	mvd5, [r9, #-0]
    2a68:	7465475f 	strbtvc	r4, [r5], #-1887	; 0x75f
    2a6c:	74706143 	ldrbtvc	r6, [r0], #-323	; 0x143
    2a70:	33657275 	cmncc	r5, #1342177287	; 0x50000007
    2a74:	4d495400 	cfstrdmi	mvd5, [r9, #-0]
    2a78:	7465475f 	strbtvc	r4, [r5], #-1887	; 0x75f
    2a7c:	74706143 	ldrbtvc	r6, [r0], #-323	; 0x143
    2a80:	34657275 	strbtcc	r7, [r5], #-629	; 0x275
    2a84:	4d495400 	cfstrdmi	mvd5, [r9, #-0]
    2a88:	6c75505f 	ldclvs	0, cr5, [r5], #-380	; 0xfffffe84
    2a8c:	54006573 	strpl	r6, [r0], #-1395	; 0x573
    2a90:	445f4d49 	ldrbmi	r4, [pc], #-3401	; 2a98 <__Stack_Size+0x2698>
    2a94:	7542414d 	strbvc	r4, [r2, #-333]	; 0x14d
    2a98:	4c747372 	ldclmi	3, cr7, [r4], #-456	; 0xfffffe38
    2a9c:	74676e65 	strbtvc	r6, [r7], #-3685	; 0xe65
    2aa0:	49540068 	ldmdbmi	r4, {r3, r5, r6}^
    2aa4:	754f5f4d 	strbvc	r5, [pc, #-3917]	; 1b5f <__Stack_Size+0x175f>
    2aa8:	74757074 	ldrbtvc	r7, [r5], #-116	; 0x74
    2aac:	74617453 	strbtvc	r7, [r1], #-1107	; 0x453
    2ab0:	49540065 	ldmdbmi	r4, {r0, r2, r5, r6}^
    2ab4:	434f5f4d 	movtmi	r5, #65357	; 0xff4d
    2ab8:	696e4933 	stmdbvs	lr!, {r0, r1, r4, r5, r8, fp, lr}^
    2abc:	49540074 	ldmdbmi	r4, {r2, r4, r5, r6}^
    2ac0:	6c435f4d 	mcrrvs	15, 4, r5, r3, cr13
    2ac4:	4f726165 	svcmi	0x00726165
    2ac8:	65523443 	ldrbvs	r3, [r2, #-1091]	; 0x443
    2acc:	49540066 	ldmdbmi	r4, {r1, r2, r5, r6}^
    2ad0:	54495f4d 	strbpl	r5, [r9], #-3917	; 0xf4d
    2ad4:	78457852 	stmdavc	r5, {r1, r4, r6, fp, ip, sp, lr}^
    2ad8:	6e726574 	mrcvs	5, 3, r6, cr2, cr4, {3}
    2adc:	6c436c61 	mcrrvs	12, 6, r6, r3, cr1
    2ae0:	436b636f 	cmnmi	fp, #-1140850687	; 0xbc000001
    2ae4:	69666e6f 	stmdbvs	r6!, {r0, r1, r2, r3, r5, r6, r9, sl, fp, sp, lr}^
    2ae8:	49540067 	ldmdbmi	r4, {r0, r1, r2, r5, r6}^
    2aec:	4d445f4d 	stclmi	15, cr5, [r4, #-308]	; 0xfffffecc
    2af0:	6e6f4341 	cdpvs	3, 6, cr4, cr15, cr1, {2}
    2af4:	00676966 	rsbeq	r6, r7, r6, ror #18
    2af8:	5f4d4954 	svcpl	0x004d4954
    2afc:	50525241 	subspl	r5, r2, r1, asr #4
    2b00:	6f6c6572 	svcvs	0x006c6572
    2b04:	6f436461 	svcvs	0x00436461
    2b08:	6769666e 	strbvs	r6, [r9, -lr, ror #12]!
    2b0c:	4d495400 	cfstrdmi	mvd5, [r9, #-0]
    2b10:	5444425f 	strbpl	r4, [r4], #-607	; 0x25f
    2b14:	696e4952 	stmdbvs	lr!, {r1, r4, r6, r8, fp, lr}^
    2b18:	72745374 	rsbsvc	r5, r4, #116, 6	; 0xd0000001
    2b1c:	00746375 	rsbseq	r6, r4, r5, ror r3
    2b20:	63706d74 	cmnvs	r0, #116, 26	; 0x1d00
    2b24:	00726563 	rsbseq	r6, r2, r3, ror #10
    2b28:	5f4d4954 	svcpl	0x004d4954
    2b2c:	43746553 	cmnmi	r4, #348127232	; 0x14c00000
    2b30:	6b636f6c 	blvs	18de8e8 <__Stack_Size+0x18de4e8>
    2b34:	69766944 	ldmdbvs	r6!, {r2, r6, r8, fp, sp, lr}^
    2b38:	6e6f6973 	mcrvs	9, 3, r6, cr15, cr3, {3}
    2b3c:	4d495400 	cfstrdmi	mvd5, [r9, #-0]
    2b40:	32434f5f 	subcc	r4, r3, #380	; 0x17c
    2b44:	74736146 	ldrbtvc	r6, [r3], #-326	; 0x146
    2b48:	666e6f43 	strbtvs	r6, [lr], -r3, asr #30
    2b4c:	54006769 	strpl	r6, [r0], #-1897	; 0x769
    2b50:	425f4d49 	subsmi	r4, pc, #4672	; 0x1240
    2b54:	6b616572 	blvs	185c124 <__Stack_Size+0x185bd24>
    2b58:	616c6f50 	cmnvs	ip, r0, asr pc
    2b5c:	79746972 	ldmdbvc	r4!, {r1, r4, r5, r6, r8, fp, sp, lr}^
    2b60:	4d495400 	cfstrdmi	mvd5, [r9, #-0]
    2b64:	6c65535f 	stclvs	3, cr5, [r5], #-380	; 0xfffffe84
    2b68:	4f746365 	svcmi	0x00746365
    2b6c:	75707475 	ldrbvc	r7, [r0, #-1141]!	; 0x475
    2b70:	69725474 	ldmdbvs	r2!, {r2, r4, r5, r6, sl, ip, lr}^
    2b74:	72656767 	rsbvc	r6, r5, #27000832	; 0x19c0000
    2b78:	4d495400 	cfstrdmi	mvd5, [r9, #-0]
    2b7c:	6d69545f 	cfstrdvs	mvd5, [r9, #-380]!	; 0xfffffe84
    2b80:	73614265 	cmnvc	r1, #1342177286	; 0x50000006
    2b84:	696e4965 	stmdbvs	lr!, {r0, r2, r5, r6, r8, fp, lr}^
    2b88:	72745374 	rsbsvc	r5, r4, #116, 6	; 0xd0000001
    2b8c:	00746375 	rsbseq	r6, r4, r5, ror r3
    2b90:	5f4d4954 	svcpl	0x004d4954
    2b94:	656c6553 	strbvs	r6, [ip, #-1363]!	; 0x553
    2b98:	434f7463 	movtmi	r7, #62563	; 0xf463
    2b9c:	54004d78 	strpl	r4, [r0], #-3448	; 0xd78
    2ba0:	465f4d49 	ldrbmi	r4, [pc], -r9, asr #26
    2ba4:	0047414c 	subeq	r4, r7, ip, asr #2
    2ba8:	5f4d4954 	svcpl	0x004d4954
    2bac:	4b434f4c 	blmi	10d68e4 <__Stack_Size+0x10d64e4>
    2bb0:	6576654c 	ldrbvs	r6, [r6, #-1356]!	; 0x54c
    2bb4:	4954006c 	ldmdbmi	r4, {r2, r3, r5, r6}^
    2bb8:	65535f4d 	ldrbvs	r5, [r3, #-3917]	; 0xf4d
    2bbc:	756f4374 	strbvc	r4, [pc, #-884]!	; 2850 <__Stack_Size+0x2450>
    2bc0:	7265746e 	rsbvc	r7, r5, #1845493760	; 0x6e000000
    2bc4:	4d495400 	cfstrdmi	mvd5, [r9, #-0]
    2bc8:	636e455f 	cmnvs	lr, #398458880	; 0x17c00000
    2bcc:	7265646f 	rsbvc	r6, r5, #1862270976	; 0x6f000000
    2bd0:	65646f4d 	strbvs	r6, [r4, #-3917]!	; 0xf4d
    2bd4:	4d495400 	cfstrdmi	mvd5, [r9, #-0]
    2bd8:	5043495f 	subpl	r4, r3, pc, asr r9
    2bdc:	63736572 	cmnvs	r3, #478150656	; 0x1c800000
    2be0:	72656c61 	rsbvc	r6, r5, #24832	; 0x6100
    2be4:	4d495400 	cfstrdmi	mvd5, [r9, #-0]
    2be8:	43434f5f 	movtmi	r4, #16223	; 0x3f5f
    2bec:	7261656c 	rsbvc	r6, r1, #108, 10	; 0x1b000000
    2bf0:	4d495400 	cfstrdmi	mvd5, [r9, #-0]
    2bf4:	4353505f 	cmpmi	r3, #95	; 0x5f
    2bf8:	6f6c6552 	svcvs	0x006c6552
    2bfc:	6f4d6461 	svcvs	0x004d6461
    2c00:	54006564 	strpl	r6, [r0], #-1380	; 0x564
    2c04:	435f4d49 	cmpmi	pc, #4672	; 0x1240
    2c08:	6d437843 	stclvs	8, cr7, [r3, #-268]	; 0xfffffef4
    2c0c:	49540064 	ldmdbmi	r4, {r2, r5, r6}^
    2c10:	65475f4d 	strbvs	r5, [r7, #-3917]	; 0xf4d
    2c14:	65725074 	ldrbvs	r5, [r2, #-116]!	; 0x74
    2c18:	6c616373 	stclvs	3, cr6, [r1], #-460	; 0xfffffe34
    2c1c:	54007265 	strpl	r7, [r0], #-613	; 0x265
    2c20:	445f4d49 	ldrbmi	r4, [pc], #-3401	; 2c28 <__Stack_Size+0x2828>
    2c24:	6142414d 	cmpvs	r2, sp, asr #2
    2c28:	54006573 	strpl	r6, [r0], #-1395	; 0x573
    2c2c:	425f4d49 	subsmi	r4, pc, #4672	; 0x1240
    2c30:	49525444 	ldmdbmi	r2, {r2, r6, sl, ip, lr}^
    2c34:	5474696e 	ldrbtpl	r6, [r4], #-2414	; 0x96e
    2c38:	44657079 	strbtmi	r7, [r5], #-121	; 0x79
    2c3c:	54006665 	strpl	r6, [r0], #-1637	; 0x665
    2c40:	535f4d49 	cmppl	pc, #4672	; 0x1240
    2c44:	63656c65 	cmnvs	r5, #25856	; 0x6500
    2c48:	6c614874 	stclvs	8, cr4, [r1], #-464	; 0xfffffe30
    2c4c:	6e65536c 	cdpvs	3, 6, cr5, cr5, cr12, {3}
    2c50:	00726f73 	rsbseq	r6, r2, r3, ror pc
    2c54:	5f4d4954 	svcpl	0x004d4954
    2c58:	656e6547 	strbvs	r6, [lr, #-1351]!	; 0x547
    2c5c:	65746172 	ldrbvs	r6, [r4, #-370]!	; 0x172
    2c60:	6e657645 	cdpvs	6, 6, cr7, cr5, cr5, {2}
    2c64:	49540074 	ldmdbmi	r4, {r2, r4, r5, r6}^
    2c68:	65535f4d 	ldrbvs	r5, [r3, #-3917]	; 0xf4d
    2c6c:	32434974 	subcc	r4, r3, #116, 18	; 0x1d0000
    2c70:	73657250 	cmnvc	r5, #80, 4
    2c74:	656c6163 	strbvs	r6, [ip, #-355]!	; 0x163
    2c78:	49540072 	ldmdbmi	r4, {r1, r4, r5, r6}^
    2c7c:	6e455f4d 	cdpvs	15, 4, cr5, cr5, cr13, {2}
    2c80:	65646f63 	strbvs	r6, [r4, #-3939]!	; 0xf63
    2c84:	746e4972 	strbtvc	r4, [lr], #-2418	; 0x972
    2c88:	61667265 	cmnvs	r6, r5, ror #4
    2c8c:	6f436563 	svcvs	0x00436563
    2c90:	6769666e 	strbvs	r6, [r9, -lr, ror #12]!
    2c94:	4d495400 	cfstrdmi	mvd5, [r9, #-0]
    2c98:	7843435f 	stmdavc	r3, {r0, r1, r2, r3, r4, r6, r8, r9, lr}^
    2c9c:	4954004e 	ldmdbmi	r4, {r1, r2, r3, r6}^
    2ca0:	72425f4d 	subvc	r5, r2, #308	; 0x134
    2ca4:	006b6165 	rsbeq	r6, fp, r5, ror #2
    2ca8:	5f4d4954 	svcpl	0x004d4954
    2cac:	504e434f 	subpl	r4, lr, pc, asr #6
    2cb0:	72616c6f 	rsbvc	r6, r1, #28416	; 0x6f00
    2cb4:	00797469 	rsbseq	r7, r9, r9, ror #8
    2cb8:	5f4d4954 	svcpl	0x004d4954
    2cbc:	45784954 	ldrbmi	r4, [r8, #-2388]!	; 0x954
    2cc0:	72657478 	rsbvc	r7, r5, #120, 8	; 0x78000000
    2cc4:	436c616e 	cmnmi	ip, #-2147483621	; 0x8000001b
    2cc8:	6f534b4c 	svcvs	0x00534b4c
    2ccc:	65637275 	strbvs	r7, [r3, #-629]!	; 0x275
    2cd0:	4d495400 	cfstrdmi	mvd5, [r9, #-0]
    2cd4:	31434f5f 	cmpcc	r3, pc, asr pc
    2cd8:	616c6f50 	cmnvs	ip, r0, asr pc
    2cdc:	79746972 	ldmdbvc	r4!, {r1, r4, r5, r6, r8, fp, sp, lr}^
    2ce0:	666e6f43 	strbtvs	r6, [lr], -r3, asr #30
    2ce4:	54006769 	strpl	r6, [r0], #-1897	; 0x769
    2ce8:	555f4d49 	ldrbpl	r4, [pc, #-3401]	; 1fa7 <__Stack_Size+0x1ba7>
    2cec:	74616470 	strbtvc	r6, [r1], #-1136	; 0x470
    2cf0:	756f5365 	strbvc	r5, [pc, #-869]!	; 2993 <__Stack_Size+0x2593>
    2cf4:	00656372 	rsbeq	r6, r5, r2, ror r3
    2cf8:	5f4d4954 	svcpl	0x004d4954
    2cfc:	6e494349 	cdpvs	3, 4, cr4, cr9, cr9, {2}
    2d00:	74537469 	ldrbvc	r7, [r3], #-1129	; 0x469
    2d04:	74637572 	strbtvc	r7, [r3], #-1394	; 0x572
    2d08:	33495400 	movtcc	r5, #37888	; 0x9400
    2d0c:	6e6f435f 	mcrvs	3, 3, r4, cr15, cr15, {2}
    2d10:	00676966 	rsbeq	r6, r7, r6, ror #18
    2d14:	5f4d4954 	svcpl	0x004d4954
    2d18:	6e756f43 	cdpvs	15, 7, cr6, cr5, cr3, {2}
    2d1c:	4d726574 	cfldr64mi	mvdx6, [r2, #-464]!	; 0xfffffe30
    2d20:	4365646f 	cmnmi	r5, #1862270976	; 0x6f000000
    2d24:	69666e6f 	stmdbvs	r6!, {r0, r1, r2, r3, r5, r6, r9, sl, fp, sp, lr}^
    2d28:	49540067 	ldmdbmi	r4, {r0, r1, r2, r5, r6}^
    2d2c:	65535f4d 	ldrbvs	r5, [r3, #-3917]	; 0xf4d
    2d30:	6d6f4374 	stclvs	3, cr4, [pc, #-464]!	; 2b68 <__Stack_Size+0x2768>
    2d34:	65726170 	ldrbvs	r6, [r2, #-368]!	; 0x170
    2d38:	49540033 	ldmdbmi	r4, {r0, r1, r4, r5}^
    2d3c:	6c435f4d 	mcrrvs	15, 4, r5, r3, cr13
    2d40:	4f726165 	svcmi	0x00726165
    2d44:	65523343 	ldrbvs	r3, [r2, #-835]	; 0x343
    2d48:	49540066 	ldmdbmi	r4, {r1, r2, r5, r6}^
    2d4c:	434f5f4d 	movtmi	r5, #65357	; 0xff4d
    2d50:	696e4934 	stmdbvs	lr!, {r2, r4, r5, r8, fp, lr}^
    2d54:	49540074 	ldmdbmi	r4, {r2, r4, r5, r6}^
    2d58:	6f465f4d 	svcvs	0x00465f4d
    2d5c:	64656372 	strbtvs	r6, [r5], #-882	; 0x372
    2d60:	4334434f 	teqmi	r4, #1006632961	; 0x3c000001
    2d64:	69666e6f 	stmdbvs	r6!, {r0, r1, r2, r3, r5, r6, r9, sl, fp, sp, lr}^
    2d68:	696c0067 	stmdbvs	ip!, {r0, r1, r2, r5, r6}^
    2d6c:	72732f62 	rsbsvc	r2, r3, #392	; 0x188
    2d70:	74732f63 	ldrbtvc	r2, [r3], #-3939	; 0xf63
    2d74:	6632336d 	ldrtvs	r3, [r2], -sp, ror #6
    2d78:	5f783031 	svcpl	0x00783031
    2d7c:	2e6d6974 	mcrcs	9, 3, r6, cr13, cr4, {3}
    2d80:	49540063 	ldmdbmi	r4, {r0, r1, r5, r6}^
    2d84:	65475f4d 	strbvs	r5, [r7, #-3917]	; 0xf4d
    2d88:	756f4374 	strbvc	r4, [pc, #-884]!	; 2a1c <__Stack_Size+0x261c>
    2d8c:	7265746e 	rsbvc	r7, r5, #1845493760	; 0x6e000000
    2d90:	4d495400 	cfstrdmi	mvd5, [r9, #-0]
    2d94:	49434f5f 	stmdbmi	r3, {r0, r1, r2, r3, r4, r6, r8, r9, sl, fp, lr}^
    2d98:	5374696e 	cmnpl	r4, #1802240	; 0x1b8000
    2d9c:	63757274 	cmnvs	r5, #116, 4	; 0x40000007
    2da0:	78450074 	stmdavc	r5, {r2, r4, r5, r6}^
    2da4:	47525474 			; <UNDEFINED> instruction: 0x47525474
    2da8:	746c6946 	strbtvc	r6, [ip], #-2374	; 0x946
    2dac:	54007265 	strpl	r7, [r0], #-613	; 0x265
    2db0:	535f4d49 	cmppl	pc, #4672	; 0x1240
    2db4:	63656c65 	cmnvs	r5, #25856	; 0x6500
    2db8:	616c5374 	smcvs	50484	; 0xc534
    2dbc:	6f4d6576 	svcvs	0x004d6576
    2dc0:	54006564 	strpl	r6, [r0], #-1380	; 0x564
    2dc4:	555f4d49 	ldrbpl	r4, [pc, #-3401]	; 2083 <__Stack_Size+0x1c83>
    2dc8:	74616470 	strbtvc	r6, [r1], #-1136	; 0x470
    2dcc:	73694465 	cmnvc	r9, #1694498816	; 0x65000000
    2dd0:	656c6261 	strbvs	r6, [ip, #-609]!	; 0x261
    2dd4:	666e6f43 	strbtvs	r6, [lr], -r3, asr #30
    2dd8:	54006769 	strpl	r6, [r0], #-1897	; 0x769
    2ddc:	4f5f4d49 	svcmi	0x005f4d49
    2de0:	61463143 	cmpvs	r6, r3, asr #2
    2de4:	6f437473 	svcvs	0x00437473
    2de8:	6769666e 	strbvs	r6, [r9, -lr, ror #12]!
    2dec:	4d495400 	cfstrdmi	mvd5, [r9, #-0]
    2df0:	4e434f5f 	mcrmi	15, 2, r4, cr3, cr15, {2}
    2df4:	656c6449 	strbvs	r6, [ip, #-1097]!	; 0x449
    2df8:	74617453 	strbtvc	r7, [r1], #-1107	; 0x453
    2dfc:	49540065 	ldmdbmi	r4, {r0, r2, r5, r6}^
    2e00:	54455f4d 	strbpl	r5, [r5], #-3917	; 0xf4d
    2e04:	6e6f4352 	mcrvs	3, 3, r4, cr15, cr2, {2}
    2e08:	00676966 	rsbeq	r6, r7, r6, ror #18
    2e0c:	5f4d4954 	svcpl	0x004d4954
    2e10:	4e31434f 	cdpmi	3, 3, cr4, cr1, cr15, {2}
    2e14:	616c6f50 	cmnvs	ip, r0, asr pc
    2e18:	79746972 	ldmdbvc	r4!, {r1, r4, r5, r6, r8, fp, sp, lr}^
    2e1c:	666e6f43 	strbtvs	r6, [lr], -r3, asr #30
    2e20:	54006769 	strpl	r6, [r0], #-1897	; 0x769
    2e24:	495f4d49 	ldmdbmi	pc, {r0, r3, r6, r8, sl, fp, lr}^	; <UNPREDICTABLE>
    2e28:	43535043 	cmpmi	r3, #67	; 0x43
    2e2c:	4d495400 	cfstrdmi	mvd5, [r9, #-0]
    2e30:	6576455f 	ldrbvs	r4, [r6, #-1375]!	; 0x55f
    2e34:	6f53746e 	svcvs	0x0053746e
    2e38:	65637275 	strbvs	r7, [r3, #-629]!	; 0x275
    2e3c:	706d7400 	rsbvc	r7, sp, r0, lsl #8
    2e40:	726d6363 	rsbvc	r6, sp, #-1946157055	; 0x8c000001
    2e44:	6d740031 	ldclvs	0, cr0, [r4, #-196]!	; 0xffffff3c
    2e48:	6d636370 	stclvs	3, cr6, [r3, #-448]!	; 0xfffffe40
    2e4c:	54003272 	strpl	r3, [r0], #-626	; 0x272
    2e50:	435f4d49 	cmpmi	pc, #4672	; 0x1240
    2e54:	6e6e6168 	powvsez	f6, f6, #0.0
    2e58:	54006c65 	strpl	r6, [r0], #-3173	; 0xc65
    2e5c:	535f4d49 	cmppl	pc, #4672	; 0x1240
    2e60:	63656c65 	cmnvs	r5, #25856	; 0x6500
    2e64:	4d4f4374 	stclmi	3, cr4, [pc, #-464]	; 2c9c <__Stack_Size+0x289c>
    2e68:	4d495400 	cfstrdmi	mvd5, [r9, #-0]
    2e6c:	5043435f 	subpl	r4, r3, pc, asr r3
    2e70:	6f6c6572 	svcvs	0x006c6572
    2e74:	6f436461 	svcvs	0x00436461
    2e78:	6f72746e 	svcvs	0x0072746e
    2e7c:	6369006c 	cmnvs	r9, #108	; 0x6c
    2e80:	6f70706f 	svcvs	0x0070706f
    2e84:	65746973 	ldrbvs	r6, [r4, #-2419]!	; 0x973
    2e88:	656c6573 	strbvs	r6, [ip, #-1395]!	; 0x573
    2e8c:	6f697463 	svcvs	0x00697463
    2e90:	4954006e 	ldmdbmi	r4, {r1, r2, r3, r5, r6}^
    2e94:	6e495f4d 	cdpvs	15, 4, cr5, cr9, cr13, {2}
    2e98:	6e726574 	mrcvs	5, 3, r6, cr2, cr4, {3}
    2e9c:	6c436c61 	mcrrvs	12, 6, r6, r3, cr1
    2ea0:	436b636f 	cmnmi	fp, #-1140850687	; 0xbc000001
    2ea4:	69666e6f 	stmdbvs	r6!, {r0, r1, r2, r3, r5, r6, r9, sl, fp, sp, lr}^
    2ea8:	49540067 	ldmdbmi	r4, {r0, r1, r2, r5, r6}^
    2eac:	65535f4d 	ldrbvs	r5, [r3, #-3917]	; 0xf4d
    2eb0:	31434974 	hvccc	13460	; 0x3494
    2eb4:	73657250 	cmnvc	r5, #80, 4
    2eb8:	656c6163 	strbvs	r6, [ip, #-355]!	; 0x163
    2ebc:	49540072 	ldmdbmi	r4, {r1, r4, r5, r6}^
    2ec0:	43435f4d 	movtmi	r5, #16205	; 0x3f4d
    2ec4:	49540078 	ldmdbmi	r4, {r3, r4, r5, r6}^
    2ec8:	65535f4d 	ldrbvs	r5, [r3, #-3917]	; 0xf4d
    2ecc:	33434974 	movtcc	r4, #14708	; 0x3974
    2ed0:	73657250 	cmnvc	r5, #80, 4
    2ed4:	656c6163 	strbvs	r6, [ip, #-355]!	; 0x163
    2ed8:	49540072 	ldmdbmi	r4, {r1, r4, r5, r6}^
    2edc:	43495f4d 	movtmi	r5, #40781	; 0x9f4d
    2ee0:	656c6553 	strbvs	r6, [ip, #-1363]!	; 0x553
    2ee4:	6f697463 	svcvs	0x00697463
    2ee8:	4954006e 	ldmdbmi	r4, {r1, r2, r3, r5, r6}^
    2eec:	54455f4d 	strbpl	r5, [r5], #-3917	; 0xf4d
    2ef0:	6f6c4352 	svcvs	0x006c4352
    2ef4:	6f4d6b63 	svcvs	0x004d6b63
    2ef8:	43316564 	teqmi	r1, #100, 10	; 0x19000000
    2efc:	69666e6f 	stmdbvs	r6!, {r0, r1, r2, r3, r5, r6, r9, sl, fp, sp, lr}^
    2f00:	6d740067 	ldclvs	0, cr0, [r4, #-412]!	; 0xfffffe64
    2f04:	6d636370 	stclvs	3, cr6, [r3, #-448]!	; 0xfffffe40
    2f08:	54007872 	strpl	r7, [r0], #-2162	; 0x872
    2f0c:	535f4d49 	cmppl	pc, #4672	; 0x1240
    2f10:	63656c65 	cmnvs	r5, #25856	; 0x6500
    2f14:	656e4f74 	strbvs	r4, [lr, #-3956]!	; 0xf74
    2f18:	736c7550 	cmnvc	ip, #80, 10	; 0x14000000
    2f1c:	646f4d65 	strbtvs	r4, [pc], #-3429	; 2f24 <__Stack_Size+0x2b24>
    2f20:	49540065 	ldmdbmi	r4, {r0, r2, r5, r6}^
    2f24:	434f5f4d 	movtmi	r5, #65357	; 0xff4d
    2f28:	65646f4d 	strbvs	r6, [r4, #-3917]!	; 0xf4d
    2f2c:	4d495400 	cfstrdmi	mvd5, [r9, #-0]
    2f30:	4752545f 			; <UNDEFINED> instruction: 0x4752545f
    2f34:	756f534f 	strbvc	r5, [pc, #-847]!	; 2bed <__Stack_Size+0x27ed>
    2f38:	00656372 	rsbeq	r6, r5, r2, ror r3
    2f3c:	5f4d4954 	svcpl	0x004d4954
    2f40:	5253534f 	subspl	r5, r3, #1006632961	; 0x3c000001
    2f44:	74617453 	strbtvc	r7, [r1], #-1107	; 0x453
    2f48:	49540065 	ldmdbmi	r4, {r0, r2, r5, r6}^
    2f4c:	43495f4d 	movtmi	r5, #40781	; 0x9f4d
    2f50:	616c6f50 	cmnvs	ip, r0, asr pc
    2f54:	79746972 	ldmdbvc	r4!, {r1, r4, r5, r6, r8, fp, sp, lr}^
    2f58:	4d495400 	cfstrdmi	mvd5, [r9, #-0]
    2f5c:	7274435f 	rsbsvc	r4, r4, #2080374785	; 0x7c000001
    2f60:	4d57506c 	ldclmi	0, cr5, [r7, #-432]	; 0xfffffe50
    2f64:	7074754f 	rsbsvc	r7, r4, pc, asr #10
    2f68:	00737475 	rsbseq	r7, r3, r5, ror r4
    2f6c:	706f6369 	rsbvc	r6, pc, r9, ror #6
    2f70:	69736f70 	ldmdbvs	r3!, {r4, r5, r6, r8, r9, sl, fp, sp, lr}^
    2f74:	6f706574 	svcvs	0x00706574
    2f78:	6972616c 	ldmdbvs	r2!, {r2, r3, r5, r6, r8, sp, lr}^
    2f7c:	54007974 	strpl	r7, [r0], #-2420	; 0x974
    2f80:	425f4d49 	subsmi	r4, pc, #4672	; 0x1240
    2f84:	43525444 	cmpmi	r2, #68, 8	; 0x44000000
    2f88:	69666e6f 	stmdbvs	r6!, {r0, r1, r2, r3, r5, r6, r9, sl, fp, sp, lr}^
    2f8c:	49540067 	ldmdbmi	r4, {r0, r1, r2, r5, r6}^
    2f90:	6c435f4d 	mcrrvs	15, 4, r5, r3, cr13
    2f94:	4f726165 	svcmi	0x00726165
    2f98:	65523243 	ldrbvs	r3, [r2, #-579]	; 0x243
    2f9c:	49540066 	ldmdbmi	r4, {r1, r2, r5, r6}^
    2fa0:	49545f4d 	ldmdbmi	r4, {r0, r2, r3, r6, r8, r9, sl, fp, ip, lr}^
    2fa4:	74784578 	ldrbtvc	r4, [r8], #-1400	; 0x578
    2fa8:	616e7265 	cmnvs	lr, r5, ror #4
    2fac:	6f6c436c 	svcvs	0x006c436c
    2fb0:	6f436b63 	svcvs	0x00436b63
    2fb4:	6769666e 	strbvs	r6, [r9, -lr, ror #12]!
    2fb8:	4d495400 	cfstrdmi	mvd5, [r9, #-0]
    2fbc:	73614d5f 	cmnvc	r1, #6080	; 0x17c0
    2fc0:	53726574 	cmnpl	r2, #116, 10	; 0x1d000000
    2fc4:	6576616c 	ldrbvs	r6, [r6, #-364]!	; 0x16c
    2fc8:	65646f4d 	strbvs	r6, [r4, #-3917]!	; 0xf4d
    2fcc:	4d495400 	cfstrdmi	mvd5, [r9, #-0]
    2fd0:	7475415f 	ldrbtvc	r4, [r5], #-351	; 0x15f
    2fd4:	74616d6f 	strbtvc	r6, [r1], #-3439	; 0xd6f
    2fd8:	754f6369 	strbvc	r6, [pc, #-873]	; 2c77 <__Stack_Size+0x2877>
    2fdc:	74757074 	ldrbtvc	r7, [r5], #-116	; 0x74
    2fe0:	4d495400 	cfstrdmi	mvd5, [r9, #-0]
    2fe4:	7465535f 	strbtvc	r5, [r5], #-863	; 0x35f
    2fe8:	6f747541 	svcvs	0x00747541
    2fec:	6f6c6572 	svcvs	0x006c6572
    2ff0:	54006461 	strpl	r6, [r0], #-1121	; 0x461
    2ff4:	4f5f4d49 	svcmi	0x005f4d49
    2ff8:	75707475 	ldrbvc	r7, [r0, #-1141]!	; 0x475
    2ffc:	74534e74 	ldrbvc	r4, [r3], #-3700	; 0xe74
    3000:	00657461 	rsbeq	r7, r5, r1, ror #8
    3004:	5f4d4954 	svcpl	0x004d4954
    3008:	43414d44 	movtmi	r4, #7492	; 0x1d44
    300c:	5400646d 	strpl	r6, [r0], #-1133	; 0x46d
    3010:	545f4d49 	ldrbpl	r4, [pc], #-3401	; 3018 <__Stack_Size+0x2c18>
    3014:	42656d69 	rsbmi	r6, r5, #6720	; 0x1a40
    3018:	53657361 	cmnpl	r5, #-2080374783	; 0x84000001
    301c:	63757274 	cmnvs	r5, #116, 4	; 0x40000007
    3020:	696e4974 	stmdbvs	lr!, {r2, r4, r5, r6, r8, fp, lr}^
    3024:	49540074 	ldmdbmi	r4, {r2, r4, r5, r6}^
    3028:	6f465f4d 	svcvs	0x00465f4d
    302c:	64656372 	strbtvs	r6, [r5], #-882	; 0x372
    3030:	4331434f 	teqmi	r1, #1006632961	; 0x3c000001
    3034:	69666e6f 	stmdbvs	r6!, {r0, r1, r2, r3, r5, r6, r9, sl, fp, sp, lr}^
    3038:	49540067 	ldmdbmi	r4, {r0, r1, r2, r5, r6}^
    303c:	6f435f34 	svcvs	0x00435f34
    3040:	6769666e 	strbvs	r6, [r9, -lr, ror #12]!
    3044:	4d495400 	cfstrdmi	mvd5, [r9, #-0]
    3048:	6165445f 	cmnvs	r5, pc, asr r4
    304c:	6d695464 	cfstrdvs	mvd5, [r9, #-400]!	; 0xfffffe70
    3050:	49540065 	ldmdbmi	r4, {r0, r2, r5, r6}^
    3054:	65445f4d 	strbvs	r5, [r4, #-3917]	; 0xf4d
    3058:	74696e49 	strbtvc	r6, [r9], #-3657	; 0xe49
    305c:	4d495400 	cfstrdmi	mvd5, [r9, #-0]
    3060:	32434f5f 	subcc	r4, r3, #380	; 0x17c
    3064:	6c6f504e 	stclvs	0, cr5, [pc], #-312	; 2f34 <__Stack_Size+0x2b34>
    3068:	74697261 	strbtvc	r7, [r9], #-609	; 0x261
    306c:	6e6f4379 	mcrvs	3, 3, r4, cr15, cr9, {3}
    3070:	00676966 	rsbeq	r6, r7, r6, ror #18
    3074:	5f4d4954 	svcpl	0x004d4954
    3078:	5034434f 	eorspl	r4, r4, pc, asr #6
    307c:	72616c6f 	rsbvc	r6, r1, #28416	; 0x6f00
    3080:	43797469 	cmnmi	r9, #1761607680	; 0x69000000
    3084:	69666e6f 	stmdbvs	r6!, {r0, r1, r2, r3, r5, r6, r9, sl, fp, sp, lr}^
    3088:	49540067 	ldmdbmi	r4, {r0, r1, r2, r5, r6}^
    308c:	44425f4d 	strbmi	r5, [r2], #-3917	; 0xf4d
    3090:	74535254 	ldrbvc	r5, [r3], #-596	; 0x254
    3094:	74637572 	strbtvc	r7, [r3], #-1394	; 0x572
    3098:	74696e49 	strbtvc	r6, [r9], #-3657	; 0xe49
    309c:	4d495400 	cfstrdmi	mvd5, [r9, #-0]
    30a0:	656c435f 	strbvs	r4, [ip, #-863]!	; 0x35f
    30a4:	434f7261 	movtmi	r7, #62049	; 0xf261
    30a8:	66655231 			; <UNDEFINED> instruction: 0x66655231
    30ac:	4d495400 	cfstrdmi	mvd5, [r9, #-0]
    30b0:	33434f5f 	movtcc	r4, #16223	; 0x3f5f
    30b4:	616c6f50 	cmnvs	ip, r0, asr pc
    30b8:	79746972 	ldmdbvc	r4!, {r1, r4, r5, r6, r8, fp, sp, lr}^
    30bc:	666e6f43 	strbtvs	r6, [lr], -r3, asr #30
    30c0:	54006769 	strpl	r6, [r0], #-1897	; 0x769
    30c4:	455f4d49 	ldrbmi	r4, [pc, #-3401]	; 2383 <__Stack_Size+0x1f83>
    30c8:	52547478 	subspl	r7, r4, #120, 8	; 0x78000000
    30cc:	6c6f5047 	stclvs	0, cr5, [pc], #-284	; 2fb8 <__Stack_Size+0x2bb8>
    30d0:	74697261 	strbtvc	r7, [r9], #-609	; 0x261
    30d4:	49540079 	ldmdbmi	r4, {r0, r3, r4, r5, r6}^
    30d8:	57505f4d 	ldrbpl	r5, [r0, -sp, asr #30]
    30dc:	6f43494d 	svcvs	0x0043494d
    30e0:	6769666e 	strbvs	r6, [r9, -lr, ror #12]!
    30e4:	4d495400 	cfstrdmi	mvd5, [r9, #-0]
    30e8:	7465475f 	strbtvc	r4, [r5], #-1887	; 0x75f
    30ec:	74535449 	ldrbvc	r5, [r3], #-1097	; 0x449
    30f0:	73757461 	cmnvc	r5, #1627389952	; 0x61000000
    30f4:	706d7400 	rsbvc	r7, sp, r0, lsl #8
    30f8:	00327263 	eorseq	r7, r2, r3, ror #4
    30fc:	5f4d4954 	svcpl	0x004d4954
    3100:	54005449 	strpl	r5, [r0], #-1097	; 0x449
    3104:	465f4d49 	ldrbmi	r4, [pc], -r9, asr #26
    3108:	6563726f 	strbvs	r7, [r3, #-623]!	; 0x26f
    310c:	33434f64 	movtcc	r4, #16228	; 0x3f64
    3110:	666e6f43 	strbtvs	r6, [lr], -r3, asr #30
    3114:	54006769 	strpl	r6, [r0], #-1897	; 0x769
    3118:	495f4d49 	ldmdbmi	pc, {r0, r3, r6, r8, sl, fp, lr}^	; <UNPREDICTABLE>
    311c:	696e4943 	stmdbvs	lr!, {r0, r1, r6, r8, fp, lr}^
    3120:	49540074 	ldmdbmi	r4, {r2, r4, r5, r6}^
    3124:	43495f4d 	movtmi	r5, #40781	; 0x9f4d
    3128:	746c6946 	strbtvc	r6, [ip], #-2374	; 0x946
    312c:	54007265 	strpl	r7, [r0], #-613	; 0x265
    3130:	445f4d49 	ldrbmi	r4, [pc], #-3401	; 3138 <__Stack_Size+0x2d38>
    3134:	6f53414d 	svcvs	0x0053414d
    3138:	65637275 	strbvs	r7, [r3, #-629]!	; 0x275
    313c:	4d495400 	cfstrdmi	mvd5, [r9, #-0]
    3140:	6c65535f 	stclvs	3, cr5, [r5], #-380	; 0xfffffe84
    3144:	4d746365 	ldclmi	3, cr6, [r4, #-404]!	; 0xfffffe6c
    3148:	65747361 	ldrbvs	r7, [r4, #-865]!	; 0x361
    314c:	616c5372 	smcvs	50482	; 0xc532
    3150:	6f4d6576 	svcvs	0x004d6576
    3154:	54006564 	strpl	r6, [r0], #-1380	; 0x564
    3158:	535f4d49 	cmppl	pc, #4672	; 0x1240
    315c:	63656c65 	cmnvs	r5, #25856	; 0x6500
    3160:	706e4974 	rsbvc	r4, lr, r4, ror r9
    3164:	72547475 	subsvc	r7, r4, #1962934272	; 0x75000000
    3168:	65676769 	strbvs	r6, [r7, #-1897]!	; 0x769
    316c:	49540072 	ldmdbmi	r4, {r1, r4, r5, r6}^
    3170:	434f5f4d 	movtmi	r5, #65357	; 0xff4d
    3174:	6c6f5032 	stclvs	0, cr5, [pc], #-200	; 30b4 <__Stack_Size+0x2cb4>
    3178:	74697261 	strbtvc	r7, [r9], #-609	; 0x261
    317c:	6e6f4379 	mcrvs	3, 3, r4, cr15, cr9, {3}
    3180:	00676966 	rsbeq	r6, r7, r6, ror #18
    3184:	54737953 	ldrbtpl	r7, [r3], #-2387	; 0x953
    3188:	5f6b6369 	svcpl	0x006b6369
    318c:	43746547 	cmnmi	r4, #297795584	; 0x11c00000
    3190:	746e756f 	strbtvc	r7, [lr], #-1391	; 0x56f
    3194:	6c007265 	sfmvs	f7, 4, [r0], {101}	; 0x65
    3198:	732f6269 	teqvc	pc, #-1879048186	; 0x90000006
    319c:	732f6372 	teqvc	pc, #-939524095	; 0xc8000001
    31a0:	32336d74 	eorscc	r6, r3, #116, 26	; 0x1d00
    31a4:	78303166 	ldmdavc	r0!, {r1, r2, r5, r6, r8, ip, sp}
    31a8:	7379735f 	cmnvc	r9, #2080374785	; 0x7c000001
    31ac:	6b636974 	blvs	18dd784 <__Stack_Size+0x18dd384>
    31b0:	5300632e 	movwpl	r6, #814	; 0x32e
    31b4:	69547379 	ldmdbvs	r4, {r0, r3, r4, r5, r6, r8, r9, ip, sp, lr}^
    31b8:	475f6b63 	ldrbmi	r6, [pc, -r3, ror #22]
    31bc:	6c467465 	cfstrdvs	mvd7, [r6], {101}	; 0x65
    31c0:	74536761 	ldrbvc	r6, [r3], #-1889	; 0x761
    31c4:	73757461 	cmnvc	r5, #1627389952	; 0x61000000
    31c8:	73795300 	cmnvc	r9, #0, 6
    31cc:	6b636954 	blvs	18dd724 <__Stack_Size+0x18dd324>
    31d0:	414c465f 	cmpmi	ip, pc, asr r6
    31d4:	41430047 	cmpmi	r3, r7, asr #32
    31d8:	0042494c 	subeq	r4, r2, ip, asr #18
    31dc:	54737953 	ldrbtpl	r7, [r3], #-2387	; 0x953
    31e0:	5f6b6369 	svcpl	0x006b6369
    31e4:	65707954 	ldrbvs	r7, [r0, #-2388]!	; 0x954
    31e8:	00666544 	rsbeq	r6, r6, r4, asr #10
    31ec:	4c525443 	cfldrdmi	mvd5, [r2], {67}	; 0x43
    31f0:	73795300 	cmnvc	r9, #0, 6
    31f4:	6b636954 	blvs	18dd74c <__Stack_Size+0x18dd34c>
    31f8:	756f435f 	strbvc	r4, [pc, #-863]!	; 2ea1 <__Stack_Size+0x2aa1>
    31fc:	7265746e 	rsbvc	r7, r5, #1845493760	; 0x6e000000
    3200:	73795300 	cmnvc	r9, #0, 6
    3204:	6b636954 	blvs	18dd75c <__Stack_Size+0x18dd35c>
    3208:	4b4c435f 	blmi	1313f8c <__Stack_Size+0x1313b8c>
    320c:	72756f53 	rsbsvc	r6, r5, #332	; 0x14c
    3210:	6f436563 	svcvs	0x00436563
    3214:	6769666e 	strbvs	r6, [r9, -lr, ror #12]!
    3218:	414f4c00 	cmpmi	pc, r0, lsl #24
    321c:	79530044 	ldmdbvc	r3, {r2, r6}^
    3220:	63695473 	cmnvs	r9, #1929379840	; 0x73000000
    3224:	4c435f6b 	mcrrmi	15, 6, r5, r3, cr11
    3228:	756f534b 	strbvc	r5, [pc, #-843]!	; 2ee5 <__Stack_Size+0x2ae5>
    322c:	00656372 	rsbeq	r6, r5, r2, ror r3
    3230:	65746e69 	ldrbvs	r6, [r4, #-3689]!	; 0xe69
    3234:	64726567 	ldrbtvs	r6, [r2], #-1383	; 0x567
    3238:	64697669 	strbtvs	r7, [r9], #-1641	; 0x669
    323c:	55007265 	strpl	r7, [r0, #-613]	; 0x265
    3240:	54524153 	ldrbpl	r4, [r2], #-339	; 0x153
    3244:	4850435f 	ldmdami	r0, {r0, r1, r2, r3, r4, r6, r8, r9, lr}^
    3248:	53550041 	cmppl	r5, #65	; 0x41
    324c:	5f545241 	svcpl	0x00545241
    3250:	50746553 	rsbspl	r6, r4, r3, asr r5
    3254:	63736572 	cmnvs	r3, #478150656	; 0x1c800000
    3258:	72656c61 	rsbvc	r6, r5, #24832	; 0x6100
    325c:	41535500 	cmpmi	r3, r0, lsl #10
    3260:	4c5f5452 	cfldrdmi	mvd5, [pc], {82}	; 0x52
    3264:	72424e49 	subvc	r4, r2, #1168	; 0x490
    3268:	446b6165 	strbtmi	r6, [fp], #-357	; 0x165
    326c:	63657465 	cmnvs	r5, #1694498816	; 0x65000000
    3270:	6e654c74 	mcrvs	12, 3, r4, cr5, cr4, {3}
    3274:	00687467 	rsbeq	r7, r8, r7, ror #8
    3278:	52415355 	subpl	r5, r1, #1409286145	; 0x54000001
    327c:	6c435f54 	mcrrvs	15, 5, r5, r3, cr4
    3280:	496b636f 	stmdbmi	fp!, {r0, r1, r2, r3, r5, r6, r8, r9, sp, lr}^
    3284:	5474696e 	ldrbtpl	r6, [r4], #-2414	; 0x96e
    3288:	44657079 	strbtmi	r7, [r5], #-121	; 0x79
    328c:	55006665 	strpl	r6, [r0, #-1637]	; 0x665
    3290:	54524153 	ldrbpl	r4, [r2], #-339	; 0x153
    3294:	6c61485f 	stclvs	8, cr4, [r1], #-380	; 0xfffffe84
    3298:	70754466 	rsbsvc	r4, r5, r6, ror #8
    329c:	4378656c 	cmnmi	r8, #108, 10	; 0x1b000000
    32a0:	5500646d 	strpl	r6, [r0, #-1133]	; 0x46d
    32a4:	54524153 	ldrbpl	r4, [r2], #-339	; 0x153
    32a8:	6b61575f 	blvs	185902c <__Stack_Size+0x1858c2c>
    32ac:	00705565 	rsbseq	r5, r0, r5, ror #10
    32b0:	52415355 	subpl	r5, r1, #1409286145	; 0x54000001
    32b4:	4d445f54 	stclmi	15, cr5, [r4, #-336]	; 0xfffffeb0
    32b8:	646d4341 	strbtvs	r4, [sp], #-833	; 0x341
    32bc:	41535500 	cmpmi	r3, r0, lsl #10
    32c0:	495f5452 	ldmdbmi	pc, {r1, r4, r6, sl, ip, lr}^	; <UNPREDICTABLE>
    32c4:	53550054 	cmppl	r5, #84	; 0x54
    32c8:	5f545241 	svcpl	0x00545241
    32cc:	41447249 	cmpmi	r4, r9, asr #4
    32d0:	65646f4d 	strbvs	r6, [r4, #-3917]!	; 0xf4d
    32d4:	62706100 	rsbsvs	r6, r0, #0, 2
    32d8:	636f6c63 	cmnvs	pc, #25344	; 0x6300
    32dc:	5355006b 	cmppl	r5, #107	; 0x6b
    32e0:	5f545241 	svcpl	0x00545241
    32e4:	61656c43 	cmnvs	r5, r3, asr #24
    32e8:	50544972 	subspl	r4, r4, r2, ror r9
    32ec:	69646e65 	stmdbvs	r4!, {r0, r2, r5, r6, r9, sl, fp, sp, lr}^
    32f0:	6942676e 	stmdbvs	r2, {r1, r2, r3, r5, r6, r8, r9, sl, sp, lr}^
    32f4:	53550074 	cmppl	r5, #116	; 0x74
    32f8:	5f545241 	svcpl	0x00545241
    32fc:	72617547 	rsbvc	r7, r1, #297795584	; 0x11c00000
    3300:	6d695464 	cfstrdvs	mvd5, [r9, #-400]!	; 0xfffffe70
    3304:	53550065 	cmppl	r5, #101	; 0x65
    3308:	5f545241 	svcpl	0x00545241
    330c:	424e494c 	submi	r4, lr, #76, 18	; 0x130000
    3310:	6b616572 	blvs	185c8e0 <__Stack_Size+0x185c4e0>
    3314:	65746544 	ldrbvs	r6, [r4, #-1348]!	; 0x544
    3318:	654c7463 	strbvs	r7, [ip, #-1123]	; 0x463
    331c:	6874676e 	ldmdavs	r4!, {r1, r2, r3, r5, r6, r8, r9, sl, sp, lr}^
    3320:	666e6f43 	strbtvs	r6, [lr], -r3, asr #30
    3324:	55006769 	strpl	r6, [r0, #-1897]	; 0x769
    3328:	54524153 	ldrbpl	r4, [r2], #-339	; 0x153
    332c:	414c465f 	cmpmi	ip, pc, asr r6
    3330:	53550047 	cmppl	r5, #71	; 0x47
    3334:	5f545241 	svcpl	0x00545241
    3338:	636f6c43 	cmnvs	pc, #17152	; 0x4300
    333c:	696e496b 	stmdbvs	lr!, {r0, r1, r3, r5, r6, r8, fp, lr}^
    3340:	72745374 	rsbsvc	r5, r4, #116, 6	; 0xd0000001
    3344:	00746375 	rsbseq	r6, r4, r5, ror r3
    3348:	52415355 	subpl	r5, r1, #1409286145	; 0x54000001
    334c:	4d445f54 	stclmi	15, cr5, [r4, #-336]	; 0xfffffeb0
    3350:	71655241 	cmnvc	r5, r1, asr #4
    3354:	41535500 	cmpmi	r3, r0, lsl #10
    3358:	435f5452 	cmpmi	pc, #1375731712	; 0x52000000
    335c:	6b636f6c 	blvs	18df114 <__Stack_Size+0x18ded14>
    3360:	75727453 	ldrbvc	r7, [r2, #-1107]!	; 0x453
    3364:	6e497463 	cdpvs	4, 4, cr7, cr9, cr3, {3}
    3368:	75007469 	strvc	r7, [r0, #-1129]	; 0x469
    336c:	74726173 	ldrbtvc	r6, [r2], #-371	; 0x173
    3370:	73616278 	cmnvc	r1, #120, 4	; 0x80000007
    3374:	43520065 	cmpmi	r2, #101	; 0x65
    3378:	6c435f43 	mcrrvs	15, 4, r5, r3, cr3
    337c:	736b636f 	cmnvc	fp, #-1140850687	; 0xbc000001
    3380:	74617453 	strbtvc	r7, [r1], #-1107	; 0x453
    3384:	55007375 	strpl	r7, [r0, #-885]	; 0x375
    3388:	54524153 	ldrbpl	r4, [r2], #-339	; 0x153
    338c:	7465535f 	strbtvc	r5, [r5], #-863	; 0x35f
    3390:	72646441 	rsbvc	r6, r4, #1090519040	; 0x41000000
    3394:	00737365 	rsbseq	r7, r3, r5, ror #6
    3398:	52415355 	subpl	r5, r1, #1409286145	; 0x54000001
    339c:	65535f54 	ldrbvs	r5, [r3, #-3924]	; 0xf54
    33a0:	61754774 	cmnvs	r5, r4, ror r7
    33a4:	69546472 	ldmdbvs	r4, {r1, r4, r5, r6, sl, sp, lr}^
    33a8:	5500656d 	strpl	r6, [r0, #-1389]	; 0x56d
    33ac:	54524153 	ldrbpl	r4, [r2], #-339	; 0x153
    33b0:	6e65535f 	mcrvs	3, 3, r5, cr5, cr15, {2}
    33b4:	65724264 	ldrbvs	r4, [r2, #-612]!	; 0x264
    33b8:	55006b61 	strpl	r6, [r0, #-2913]	; 0xb61
    33bc:	54524153 	ldrbpl	r4, [r2], #-339	; 0x153
    33c0:	696c0078 	stmdbvs	ip!, {r3, r4, r5, r6}^
    33c4:	72732f62 	rsbsvc	r2, r3, #392	; 0x188
    33c8:	74732f63 	ldrbtvc	r2, [r3], #-3939	; 0xf63
    33cc:	6632336d 	ldrtvs	r3, [r2], -sp, ror #6
    33d0:	5f783031 	svcpl	0x00783031
    33d4:	72617375 	rsbvc	r7, r1, #-738197503	; 0xd4000001
    33d8:	00632e74 	rsbeq	r2, r3, r4, ror lr
    33dc:	52415355 	subpl	r5, r1, #1409286145	; 0x54000001
    33e0:	6e495f54 	mcrvs	15, 2, r5, cr9, cr4, {2}
    33e4:	74537469 	ldrbvc	r7, [r3], #-1129	; 0x469
    33e8:	74637572 	strbtvc	r7, [r3], #-1394	; 0x572
    33ec:	41535500 	cmpmi	r3, r0, lsl #10
    33f0:	415f5452 	cmpmi	pc, r2, asr r4	; <UNPREDICTABLE>
    33f4:	65726464 	ldrbvs	r6, [r2, #-1124]!	; 0x464
    33f8:	62007373 	andvs	r7, r0, #-872415231	; 0xcc000001
    33fc:	6f707469 	svcvs	0x00707469
    3400:	53550073 	cmppl	r5, #115	; 0x73
    3404:	5f545241 	svcpl	0x00545241
    3408:	41447249 	cmpmi	r4, r9, asr #4
    340c:	666e6f43 	strbtvs	r6, [lr], -r3, asr #30
    3410:	55006769 	strpl	r6, [r0, #-1897]	; 0x769
    3414:	54524153 	ldrbpl	r4, [r2], #-339	; 0x153
    3418:	6f6c435f 	svcvs	0x006c435f
    341c:	55006b63 	strpl	r6, [r0, #-2915]	; 0xb63
    3420:	54524153 	ldrbpl	r4, [r2], #-339	; 0x153
    3424:	6365525f 	cmnvs	r5, #-268435451	; 0xf0000005
    3428:	65766965 	ldrbvs	r6, [r6, #-2405]!	; 0x965
    342c:	6b615772 	blvs	18591fc <__Stack_Size+0x1858dfc>
    3430:	43705565 	cmnmi	r0, #423624704	; 0x19400000
    3434:	5500646d 	strpl	r6, [r0, #-1133]	; 0x46d
    3438:	54524153 	ldrbpl	r4, [r2], #-339	; 0x153
    343c:	4472495f 	ldrbtmi	r4, [r2], #-2399	; 0x95f
    3440:	646d4341 	strbtvs	r4, [sp], #-833	; 0x341
    3444:	41535500 	cmpmi	r3, r0, lsl #10
    3448:	4c5f5452 	cfldrdmi	mvd5, [pc], {82}	; 0x52
    344c:	6d434e49 	stclvs	14, cr4, [r3, #-292]	; 0xfffffedc
    3450:	72660064 	rsbvc	r0, r6, #100	; 0x64
    3454:	69746361 	ldmdbvs	r4!, {r0, r5, r6, r8, r9, sp, lr}^
    3458:	6c616e6f 	stclvs	14, cr6, [r1], #-444	; 0xfffffe44
    345c:	69766964 	ldmdbvs	r6!, {r2, r5, r6, r8, fp, sp, lr}^
    3460:	00726564 	rsbseq	r6, r2, r4, ror #10
    3464:	52415355 	subpl	r5, r1, #1409286145	; 0x54000001
    3468:	6d535f54 	ldclvs	15, cr5, [r3, #-336]	; 0xfffffeb0
    346c:	43747261 	cmnmi	r4, #268435462	; 0x10000006
    3470:	4e647261 	cdpmi	2, 6, cr7, cr4, cr1, {3}
    3474:	434b4341 	movtmi	r4, #45889	; 0xb341
    3478:	5500646d 	strpl	r6, [r0, #-1133]	; 0x46d
    347c:	54524153 	ldrbpl	r4, [r2], #-339	; 0x153
    3480:	616d535f 	cmnvs	sp, pc, asr r3
    3484:	61437472 	hvcvs	14146	; 0x3742
    3488:	6d436472 	cfstrdvs	mvd6, [r3, #-456]	; 0xfffffe38
    348c:	53550064 	cmppl	r5, #100	; 0x64
    3490:	5f545241 	svcpl	0x00545241
    3494:	636f6c43 	cmnvs	pc, #17152	; 0x4300
    3498:	696e496b 	stmdbvs	lr!, {r0, r1, r3, r5, r6, r8, fp, lr}^
    349c:	53550074 	cmppl	r5, #116	; 0x74
    34a0:	5f545241 	svcpl	0x00545241
    34a4:	656b6157 	strbvs	r6, [fp, #-343]!	; 0x157
    34a8:	6f437055 	svcvs	0x00437055
    34ac:	6769666e 	strbvs	r6, [r9, -lr, ror #12]!
    34b0:	41535500 	cmpmi	r3, r0, lsl #10
    34b4:	505f5452 	subspl	r5, pc, r2, asr r4	; <UNPREDICTABLE>
    34b8:	63736572 	cmnvs	r3, #478150656	; 0x1c800000
    34bc:	72656c61 	rsbvc	r6, r5, #24832	; 0x6100
    34c0:	41535500 	cmpmi	r3, r0, lsl #10
    34c4:	435f5452 	cmpmi	pc, #1375731712	; 0x52000000
    34c8:	004c4f50 	subeq	r4, ip, r0, asr pc
    34cc:	616d7469 	cmnvs	sp, r9, ror #8
    34d0:	55006b73 	strpl	r6, [r0, #-2931]	; 0xb73
    34d4:	54524153 	ldrbpl	r4, [r2], #-339	; 0x153
    34d8:	73614c5f 	cmnvc	r1, #24320	; 0x5f00
    34dc:	74694274 	strbtvc	r4, [r9], #-628	; 0x274
    34e0:	61737500 	cmnvs	r3, r0, lsl #10
    34e4:	65727472 	ldrbvs	r7, [r2, #-1138]!	; 0x472
    34e8:	655f0067 	ldrbvs	r0, [pc, #-103]	; 3489 <__Stack_Size+0x3089>
    34ec:	63617473 	cmnvs	r1, #1929379840	; 0x73000000
    34f0:	655f006b 	ldrbvs	r0, [pc, #-107]	; 348d <__Stack_Size+0x308d>
    34f4:	00737362 	rsbseq	r7, r3, r2, ror #6
    34f8:	2f62696c 	svccs	0x0062696c
    34fc:	2f637273 	svccs	0x00637273
    3500:	336d7473 	cmncc	sp, #1929379840	; 0x73000000
    3504:	30316632 	eorscc	r6, r1, r2, lsr r6
    3508:	65765f78 	ldrbvs	r5, [r6, #-3960]!	; 0xf78
    350c:	726f7463 	rsbvc	r7, pc, #1660944384	; 0x63000000
    3510:	7000632e 	andvc	r6, r0, lr, lsr #6
    3514:	65446c75 	strbvs	r6, [r4, #-3189]	; 0xc75
    3518:	5f007473 	svcpl	0x00007473
    351c:	61646973 	smcvs	18067	; 0x4693
    3520:	70006174 	andvc	r6, r0, r4, ror r1
    3524:	72536c75 	subsvc	r6, r3, #29952	; 0x7500
    3528:	65520063 	ldrbvs	r0, [r2, #-99]	; 0x63
    352c:	5f746573 	svcpl	0x00746573
    3530:	646e6148 	strbtvs	r6, [lr], #-328	; 0x148
    3534:	0072656c 	rsbseq	r6, r2, ip, ror #10
    3538:	7362735f 	cmnvc	r2, #2080374785	; 0x7c000001
    353c:	735f0073 	cmpvc	pc, #115	; 0x73
    3540:	61746164 	cmnvs	r4, r4, ror #2
    3544:	705f6700 	subsvc	r6, pc, r0, lsl #14
    3548:	65566e66 	ldrbvs	r6, [r6, #-3686]	; 0xe66
    354c:	726f7463 	rsbvc	r7, pc, #1660944384	; 0x63000000
    3550:	655f0073 	ldrbvs	r0, [pc, #-115]	; 34e5 <__Stack_Size+0x30e5>
    3554:	61746164 	cmnvs	r4, r4, ror #2
    3558:	76615300 	strbtvc	r5, [r1], -r0, lsl #6
    355c:	61745365 	cmnvs	r4, r5, ror #6
    3560:	70006574 	andvc	r6, r0, r4, ror r5
    3564:	72657355 	rsbvc	r7, r5, #1409286145	; 0x54000001
    3568:	6174535f 	cmnvs	r4, pc, asr r3
    356c:	7261646e 	rsbvc	r6, r1, #1845493760	; 0x6e000000
    3570:	65525f64 	ldrbvs	r5, [r2, #-3940]	; 0xf64
    3574:	73657571 	cmnvc	r5, #473956352	; 0x1c400000
    3578:	6c007374 	stcvs	3, cr7, [r0], {116}	; 0x74
    357c:	552f6269 	strpl	r6, [pc, #-617]!	; 331b <__Stack_Size+0x2f1b>
    3580:	6c5f4253 	lfmvs	f4, 2, [pc], {83}	; 0x53
    3584:	732f6269 	teqvc	pc, #-1879048186	; 0x90000006
    3588:	752f6372 	strvc	r6, [pc, #-882]!	; 321e <__Stack_Size+0x2e1e>
    358c:	695f6273 	ldmdbvs	pc, {r0, r1, r4, r5, r6, r9, sp, lr}^	; <UNPREDICTABLE>
    3590:	2e74696e 	cdpcs	9, 7, cr6, cr4, cr14, {3}
    3594:	50450063 	subpl	r0, r5, r3, rrx
    3598:	65646e69 	strbvs	r6, [r4, #-3689]!	; 0xe69
    359c:	50700078 	rsbspl	r0, r0, r8, ror r0
    35a0:	65706f72 	ldrbvs	r6, [r0, #-3954]!	; 0xf72
    35a4:	00797472 	rsbseq	r7, r9, r2, ror r4
    35a8:	4e4f435f 	mcrmi	3, 2, r4, cr15, cr15, {2}
    35ac:	4c4f5254 	sfmmi	f5, 2, [pc], {84}	; 0x54
    35b0:	4154535f 	cmpmi	r4, pc, asr r3
    35b4:	5f004554 	svcpl	0x00004554
    35b8:	43534544 	cmpmi	r3, #68, 10	; 0x11000000
    35bc:	54504952 	ldrbpl	r4, [r0], #-2386	; 0x952
    35c0:	545f524f 	ldrbpl	r5, [pc], #-591	; 35c8 <__Stack_Size+0x31c8>
    35c4:	00455059 	subeq	r5, r5, r9, asr r0
    35c8:	2f62696c 	svccs	0x0062696c
    35cc:	5f425355 	svcpl	0x00425355
    35d0:	2f62696c 	svccs	0x0062696c
    35d4:	2f637273 	svccs	0x00637273
    35d8:	5f627375 	svcpl	0x00627375
    35dc:	65726f63 	ldrbvs	r6, [r2, #-3939]!	; 0xf63
    35e0:	5300632e 	movwpl	r6, #814	; 0x32e
    35e4:	646e6174 	strbtvs	r6, [lr], #-372	; 0x174
    35e8:	5f647261 	svcpl	0x00647261
    35ec:	61656c43 	cmnvs	r5, r3, asr #24
    35f0:	61654672 	smcvs	21602	; 0x5462
    35f4:	65727574 	ldrbvs	r7, [r2, #-1396]!	; 0x574
    35f8:	53414c00 	movtpl	r4, #7168	; 0x1c00
    35fc:	554f5f54 	strbpl	r5, [pc, #-3924]	; 26b0 <__Stack_Size+0x22b0>
    3600:	41445f54 	cmpmi	r4, r4, asr pc
    3604:	4f004154 	svcmi	0x00004154
    3608:	5f307475 	svcpl	0x00307475
    360c:	636f7250 	cmnvs	pc, #80, 4
    3610:	00737365 	rsbseq	r7, r3, r5, ror #6
    3614:	65707954 	ldrbvs	r7, [r0, #-2388]!	; 0x954
    3618:	6365525f 	cmnvs	r5, #-268435451	; 0xf0000005
    361c:	75427000 	strbvc	r7, [r2, #-0]
    3620:	65470066 	strbvs	r0, [r7, #-102]	; 0x66
    3624:	52504574 	subspl	r4, r0, #116, 10	; 0x1d000000
    3628:	64644178 	strbtvs	r4, [r4], #-376	; 0x178
    362c:	74530072 	ldrbvc	r0, [r3], #-114	; 0x72
    3630:	61646e61 	cmnvs	r4, r1, ror #28
    3634:	475f6472 			; <UNDEFINED> instruction: 0x475f6472
    3638:	6f437465 	svcvs	0x00437465
    363c:	6769666e 	strbvs	r6, [r9, -lr, ror #12]!
    3640:	74617275 	strbtvc	r7, [r1], #-629	; 0x275
    3644:	006e6f69 	rsbeq	r6, lr, r9, ror #30
    3648:	464e4f43 	strbmi	r4, [lr], -r3, asr #30
    364c:	445f4749 	ldrbmi	r4, [pc], #-1865	; 3654 <__Stack_Size+0x3254>
    3650:	52435345 	subpl	r5, r3, #335544321	; 0x14000001
    3654:	4f545049 	svcmi	0x00545049
    3658:	65520052 	ldrbvs	r0, [r2, #-82]	; 0x52
    365c:	76726573 			; <UNDEFINED> instruction: 0x76726573
    3660:	49006465 	stmdbmi	r0, {r0, r2, r5, r6, sl, sp, lr}
    3664:	505f306e 	subspl	r3, pc, lr, rrx
    3668:	65636f72 	strbvs	r6, [r3, #-3954]!	; 0xf72
    366c:	53007373 	movwpl	r7, #883	; 0x373
    3670:	465f5445 	ldrbmi	r5, [pc], -r5, asr #8
    3674:	55544145 	ldrbpl	r4, [r4, #-325]	; 0x145
    3678:	5f004552 	svcpl	0x00004552
    367c:	54414546 	strbpl	r4, [r1], #-1350	; 0x546
    3680:	5f455255 	svcpl	0x00455255
    3684:	454c4553 	strbmi	r4, [ip, #-1363]	; 0x553
    3688:	524f5443 	subpl	r5, pc, #1124073472	; 0x43000000
    368c:	56454400 	strbpl	r4, [r5], -r0, lsl #8
    3690:	5f454349 	svcpl	0x00454349
    3694:	4f4d4552 	svcmi	0x004d4552
    3698:	575f4554 			; <UNDEFINED> instruction: 0x575f4554
    369c:	55454b41 	strbpl	r4, [r5, #-2881]	; 0xb41
    36a0:	41570050 	cmpmi	r7, r0, asr r0
    36a4:	535f5449 	cmppl	pc, #1224736768	; 0x49000000
    36a8:	55544154 	ldrbpl	r4, [r4, #-340]	; 0x154
    36ac:	554f5f53 	strbpl	r5, [pc, #-3923]	; 2761 <__Stack_Size+0x2361>
    36b0:	41570054 	cmpmi	r7, r4, asr r0
    36b4:	535f5449 	cmppl	pc, #1224736768	; 0x49000000
    36b8:	50555445 	subspl	r5, r5, r5, asr #8
    36bc:	66666f00 	strbtvs	r6, [r6], -r0, lsl #30
    36c0:	00746573 	rsbseq	r6, r4, r3, ror r5
    36c4:	5453414c 	ldrbpl	r4, [r3], #-332	; 0x14c
    36c8:	5f4e495f 	svcpl	0x004e495f
    36cc:	41544144 	cmpmi	r4, r4, asr #2
    36d0:	54455300 	strbpl	r5, [r5], #-768	; 0x300
    36d4:	4444415f 	strbmi	r4, [r4], #-351	; 0x15f
    36d8:	53534552 	cmppl	r3, #343932928	; 0x14800000
    36dc:	74654700 	strbtvc	r4, [r5], #-1792	; 0x700
    36e0:	78545045 	ldmdavc	r4, {r0, r2, r6, ip, lr}^
    36e4:	72646441 	rsbvc	r6, r4, #1090519040	; 0x41000000
    36e8:	61745300 	cmnvs	r4, r0, lsl #6
    36ec:	49737574 	ldmdbmi	r3!, {r2, r4, r5, r6, r8, sl, ip, sp, lr}^
    36f0:	006f666e 	rsbeq	r6, pc, lr, ror #12
    36f4:	41544f54 	cmpmi	r4, r4, asr pc
    36f8:	52735f4c 	rsbspl	r5, r3, #76, 30	; 0x130
    36fc:	45555145 	ldrbmi	r5, [r5, #-325]	; 0x145
    3700:	77005453 	smlsdvc	r0, r3, r4, r5
    3704:	65646e49 	strbvs	r6, [r4, #-3657]!	; 0xe49
    3708:	73003078 	movwvc	r3, #120	; 0x78
    370c:	5f657661 	svcpl	0x00657661
    3710:	6e654c77 	mcrvs	12, 3, r4, cr5, cr7, {3}
    3714:	00687467 	rsbeq	r7, r8, r7, ror #8
    3718:	74697865 	strbtvc	r7, [r9], #-2149	; 0x865
    371c:	446f4e5f 	strbtmi	r4, [pc], #-3679	; 3724 <__Stack_Size+0x3324>
    3720:	5f617461 	svcpl	0x00617461
    3724:	75746553 	ldrbvc	r6, [r4, #-1363]!	; 0x553
    3728:	53003070 	movwpl	r3, #112	; 0x70
    372c:	445f5445 	ldrbmi	r5, [pc], #-1093	; 3734 <__Stack_Size+0x3334>
    3730:	52435345 	subpl	r5, r3, #335544321	; 0x14000001
    3734:	4f545049 	svcmi	0x00545049
    3738:	61440052 	qdaddvs	r0, r2, r4
    373c:	4d5f6174 	ldfmie	f6, [pc, #-464]	; 3574 <__Stack_Size+0x3174>
    3740:	4d5f6c75 	ldclmi	12, cr6, [pc, #-468]	; 3574 <__Stack_Size+0x3174>
    3744:	61507861 	cmpvs	r0, r1, ror #16
    3748:	74656b63 	strbtvc	r6, [r5], #-2915	; 0xb63
    374c:	657a6953 	ldrbvs	r6, [sl, #-2387]!	; 0x953
    3750:	50457000 	subpl	r7, r5, r0
    3754:	6f666e69 	svcvs	0x00666e69
    3758:	54455300 	strbpl	r5, [r5], #-768	; 0x300
    375c:	474e4954 	smlsldmi	r4, lr, r4, r9
    3760:	0050555f 	subseq	r5, r0, pc, asr r5
    3764:	6e617453 	mcrvs	4, 3, r7, cr1, cr3, {2}
    3768:	64726164 	ldrbtvs	r6, [r2], #-356	; 0x164
    376c:	7465535f 	strbtvc	r5, [r5], #-863	; 0x35f
    3770:	50646e45 	rsbpl	r6, r4, r5, asr #28
    3774:	746e696f 	strbtvc	r6, [lr], #-2415	; 0x96f
    3778:	74616546 	strbtvc	r6, [r1], #-1350	; 0x546
    377c:	00657275 	rsbeq	r7, r5, r5, ror r2
    3780:	74736f50 	ldrbtvc	r6, [r3], #-3920	; 0xf50
    3784:	72505f30 	subsvc	r5, r0, #48, 30	; 0xc0
    3788:	7365636f 	cmnvc	r5, #-1140850687	; 0xbc000001
    378c:	4e450073 	mcrmi	0, 2, r0, cr5, cr3, {3}
    3790:	494f5044 	stmdbmi	pc, {r2, r6, ip, lr}^	; <UNPREDICTABLE>
    3794:	535f544e 	cmppl	pc, #1308622848	; 0x4e000000
    3798:	4c4c4154 	stfmie	f4, [ip], {84}	; 0x54
    379c:	54454700 	strbpl	r4, [r5], #-1792	; 0x700
    37a0:	544e495f 	strbpl	r4, [lr], #-2399	; 0x95f
    37a4:	41465245 	cmpmi	r6, r5, asr #4
    37a8:	77004543 	strvc	r4, [r0, -r3, asr #10]
    37ac:	756c6156 	strbvc	r6, [ip, #-342]!	; 0x156
    37b0:	42003165 	andmi	r3, r0, #1073741849	; 0x40000019
    37b4:	53657479 	cmnpl	r5, #2030043136	; 0x79000000
    37b8:	00706177 	rsbseq	r6, r0, r7, ror r1
    37bc:	61656c43 	cmnvs	r5, r3, asr #24
    37c0:	4f544472 	svcmi	0x00544472
    37c4:	58525f47 	ldmdapl	r2, {r0, r1, r2, r6, r8, r9, sl, fp, ip, lr}^
    37c8:	76617300 	strbtvc	r7, [r1], -r0, lsl #6
    37cc:	4c725f65 	ldclmi	15, cr5, [r2], #-404	; 0xfffffe6c
    37d0:	74676e65 	strbtvc	r6, [r7], #-3685	; 0xe65
    37d4:	4c430068 	mcrrmi	0, 6, r0, r3, cr8
    37d8:	5f524145 	svcpl	0x00524145
    37dc:	54414546 	strbpl	r4, [r1], #-1350	; 0x546
    37e0:	00455255 	subeq	r5, r5, r5, asr r2
    37e4:	4c415453 	cfstrdmi	mvd5, [r1], {83}	; 0x53
    37e8:	0044454c 	subeq	r4, r4, ip, asr #10
    37ec:	61746144 	cmnvs	r4, r4, asr #2
    37f0:	67617453 			; <UNDEFINED> instruction: 0x67617453
    37f4:	74754f65 	ldrbtvc	r4, [r5], #-3941	; 0xf65
    37f8:	54455300 	strbpl	r5, [r5], #-768	; 0x300
    37fc:	544e495f 	strbpl	r4, [lr], #-2399	; 0x95f
    3800:	41465245 	cmpmi	r6, r5, asr #4
    3804:	53004543 	movwpl	r4, #1347	; 0x543
    3808:	646e6174 	strbtvs	r6, [lr], #-372	; 0x174
    380c:	5f647261 	svcpl	0x00647261
    3810:	49746547 	ldmdbmi	r4!, {r0, r1, r2, r6, r8, sl, sp, lr}^
    3814:	7265746e 	rsbvc	r7, r5, #1845493760	; 0x6e000000
    3818:	65636166 	strbvs	r6, [r3, #-358]!	; 0x166
    381c:	6c655200 	sfmvs	f5, 2, [r5], #-0
    3820:	64657461 	strbtvs	r7, [r5], #-1121	; 0x461
    3824:	646e455f 	strbtvs	r4, [lr], #-1375	; 0x55f
    3828:	6e696f70 	mcrvs	15, 3, r6, cr9, cr0, {3}
    382c:	45470074 	strbmi	r0, [r7, #-116]	; 0x74
    3830:	45445f54 	strbmi	r5, [r4, #-3924]	; 0xf54
    3834:	49524353 	ldmdbmi	r2, {r0, r1, r4, r6, r8, r9, lr}^
    3838:	524f5450 	subpl	r5, pc, #80, 8	; 0x50000000
    383c:	52545300 	subspl	r5, r4, #0, 6
    3840:	5f474e49 	svcpl	0x00474e49
    3844:	43534544 	cmpmi	r3, #68, 10	; 0x11000000
    3848:	54504952 	ldrbpl	r4, [r0], #-2386	; 0x952
    384c:	4400524f 	strmi	r5, [r0], #-591	; 0x24f
    3850:	53617461 	cmnpl	r1, #1627389952	; 0x61000000
    3854:	65676174 	strbvs	r6, [r7, #-372]!	; 0x174
    3858:	43006e49 	movwmi	r6, #3657	; 0xe49
    385c:	7261656c 	rsbvc	r6, r1, #108, 10	; 0x1b000000
    3860:	474f5444 	strbmi	r5, [pc, -r4, asr #8]
    3864:	0058545f 	subseq	r5, r8, pc, asr r4
    3868:	6552775f 	ldrbvs	r7, [r2, #-1887]	; 0x75f
    386c:	6c615667 	stclvs	6, cr5, [r1], #-412	; 0xfffffe64
    3870:	74655300 	strbtvc	r5, [r5], #-768	; 0x300
    3874:	5f307075 	svcpl	0x00307075
    3878:	636f7250 	cmnvs	pc, #80, 4
    387c:	00737365 	rsbseq	r7, r3, r5, ror #6
    3880:	65707845 	ldrbvs	r7, [r0, #-2117]!	; 0x845
    3884:	535f7463 	cmppl	pc, #1660944384	; 0x63000000
    3888:	75746174 	ldrbvc	r6, [r4, #-372]!	; 0x174
    388c:	754f5f73 	strbvc	r5, [pc, #-3955]	; 2921 <__Stack_Size+0x2521>
    3890:	41570074 	cmpmi	r7, r4, ror r0
    3894:	535f5449 	cmppl	pc, #1224736768	; 0x49000000
    3898:	55544154 	ldrbpl	r4, [r4, #-340]	; 0x154
    389c:	4e495f53 	mcrmi	15, 2, r5, cr9, cr3, {2}
    38a0:	55415000 	strbpl	r5, [r1, #-0]
    38a4:	53004553 	movwpl	r4, #1363	; 0x553
    38a8:	646e6174 	strbtvs	r6, [lr], #-372	; 0x174
    38ac:	5f647261 	svcpl	0x00647261
    38b0:	49746553 	ldmdbmi	r4!, {r0, r1, r4, r6, r8, sl, sp, lr}^
    38b4:	7265746e 	rsbvc	r7, r5, #1845493760	; 0x6e000000
    38b8:	65636166 	strbvs	r6, [r3, #-358]!	; 0x166
    38bc:	71655200 	cmnvc	r5, r0, lsl #4
    38c0:	74736575 	ldrbtvc	r6, [r3], #-1397	; 0x575
    38c4:	006f4e5f 	rsbeq	r4, pc, pc, asr lr	; <UNPREDICTABLE>
    38c8:	6e617453 	mcrvs	4, 3, r7, cr1, cr3, {2}
    38cc:	64726164 	ldrbtvs	r6, [r2], #-356	; 0x164
    38d0:	7465535f 	strbtvc	r5, [r5], #-863	; 0x35f
    38d4:	69766544 	ldmdbvs	r6!, {r2, r6, r8, sl, sp, lr}^
    38d8:	65466563 	strbvs	r6, [r6, #-1379]	; 0x563
    38dc:	72757461 	rsbsvc	r7, r5, #1627389952	; 0x61000000
    38e0:	59530065 	ldmdbpl	r3, {r0, r2, r5, r6}^
    38e4:	5f48434e 	svcpl	0x0048434e
    38e8:	4d415246 	sfmmi	f5, 2, [r1, #-280]	; 0xfffffee8
    38ec:	4d500045 	ldclmi	0, cr0, [r0, #-276]	; 0xfffffeec
    38f0:	556f5441 	strbpl	r5, [pc, #-1089]!	; 34b7 <__Stack_Size+0x30b7>
    38f4:	42726573 	rsbsmi	r6, r2, #482344960	; 0x1cc00000
    38f8:	65666675 	strbvs	r6, [r6, #-1653]!	; 0x675
    38fc:	706f4372 	rsbvc	r4, pc, r2, ror r3	; <UNPREDICTABLE>
    3900:	44700079 	ldrbtmi	r0, [r0], #-121	; 0x79
    3904:	00637365 	rsbeq	r7, r3, r5, ror #6
    3908:	5f544547 	svcpl	0x00544547
    390c:	54415453 	strbpl	r5, [r1], #-1107	; 0x453
    3910:	45005355 	strmi	r5, [r0, #-853]	; 0x355
    3914:	4f50444e 	svcmi	0x0050444e
    3918:	5f544e49 	svcpl	0x00544e49
    391c:	43534544 	cmpmi	r3, #68, 10	; 0x11000000
    3920:	54504952 	ldrbpl	r4, [r0], #-2386	; 0x952
    3924:	5200524f 	andpl	r5, r0, #-268435452	; 0xf0000004
    3928:	6c757365 	ldclvs	3, cr7, [r5], #-404	; 0xfffffe6c
    392c:	61530074 	cmpvs	r3, r4, ror r0
    3930:	53526576 	cmppl	r2, #494927872	; 0x1d800000
    3934:	65746174 	ldrbvs	r6, [r4, #-372]!	; 0x174
    3938:	544e4900 	strbpl	r4, [lr], #-2304	; 0x900
    393c:	41465245 	cmpmi	r6, r5, asr #4
    3940:	445f4543 	ldrbmi	r4, [pc], #-1347	; 3948 <__Stack_Size+0x3548>
    3944:	52435345 	subpl	r5, r3, #335544321	; 0x14000001
    3948:	4f545049 	svcmi	0x00545049
    394c:	44700052 	ldrbtmi	r0, [r0], #-82	; 0x52
    3950:	47007665 	strmi	r7, [r0, -r5, ror #12]
    3954:	435f5445 	cmpmi	pc, #1157627904	; 0x45000000
    3958:	49464e4f 	stmdbmi	r6, {r0, r1, r2, r3, r6, r9, sl, fp, lr}^
    395c:	41525547 	cmpmi	r2, r7, asr #10
    3960:	4e4f4954 	mcrmi	9, 2, r4, cr15, cr4, {2}
    3964:	56454400 	strbpl	r4, [r5], -r0, lsl #8
    3968:	5f454349 	svcpl	0x00454349
    396c:	43534544 	cmpmi	r3, #68, 10	; 0x11000000
    3970:	54504952 	ldrbpl	r4, [r0], #-2386	; 0x952
    3974:	5300524f 	movwpl	r5, #591	; 0x24f
    3978:	646e6174 	strbtvs	r6, [lr], #-372	; 0x174
    397c:	5f647261 	svcpl	0x00647261
    3980:	53746547 	cmnpl	r4, #297795584	; 0x11c00000
    3984:	75746174 	ldrbvc	r6, [r4, #-372]!	; 0x174
    3988:	61530073 	cmpvs	r3, r3, ror r0
    398c:	53546576 	cmppl	r4, #494927872	; 0x1d800000
    3990:	65746174 	ldrbvs	r6, [r4, #-372]!	; 0x174
    3994:	61745300 	cmnvs	r4, r0, lsl #6
    3998:	7261646e 	rsbvc	r6, r1, #1845493760	; 0x6e000000
    399c:	65535f64 	ldrbvs	r5, [r3, #-3940]	; 0xf64
    39a0:	6e6f4374 	mcrvs	3, 3, r4, cr15, cr4, {3}
    39a4:	75676966 	strbvc	r6, [r7, #-2406]!	; 0x966
    39a8:	69746172 	ldmdbvs	r4!, {r1, r4, r5, r6, r8, sp, lr}^
    39ac:	53006e6f 	movwpl	r6, #3695	; 0xe6f
    39b0:	435f5445 	cmpmi	pc, #1157627904	; 0x45000000
    39b4:	49464e4f 	stmdbmi	r6, {r0, r1, r2, r3, r6, r9, sl, fp, lr}^
    39b8:	41525547 	cmpmi	r2, r7, asr #10
    39bc:	4e4f4954 	mcrmi	9, 2, r4, cr15, cr4, {2}
    39c0:	504f4e00 	subpl	r4, pc, r0, lsl #28
    39c4:	6f72505f 	svcvs	0x0072505f
    39c8:	73736563 	cmnvc	r3, #415236096	; 0x18c00000
    39cc:	55627000 	strbpl	r7, [r2, #-0]!
    39d0:	75427273 	strbvc	r7, [r2, #-627]	; 0x273
    39d4:	4e770066 	cdpmi	0, 7, cr0, cr7, cr6, {3}
    39d8:	65747942 	ldrbvs	r7, [r4, #-2370]!	; 0x942
    39dc:	65740073 	ldrbvs	r0, [r4, #-115]!	; 0x73
    39e0:	0031706d 	eorseq	r7, r1, sp, rrx
    39e4:	706d6574 	rsbvc	r6, sp, r4, ror r5
    39e8:	50770032 	rsbspl	r0, r7, r2, lsr r0
    39ec:	7542414d 	strbvc	r4, [r2, #-333]	; 0x14d
    39f0:	64644166 	strbtvs	r4, [r4], #-358	; 0x166
    39f4:	64700072 	ldrbtvs	r0, [r0], #-114	; 0x72
    39f8:	6c615677 	stclvs	6, cr5, [r1], #-476	; 0xfffffe24
    39fc:	62696c00 	rsbvs	r6, r9, #0, 24
    3a00:	4253552f 	subsmi	r5, r3, #197132288	; 0xbc00000
    3a04:	62696c5f 	rsbvs	r6, r9, #24320	; 0x5f00
    3a08:	6372732f 	cmnvs	r2, #-1140850688	; 0xbc000000
    3a0c:	6273752f 	rsbsvs	r7, r3, #197132288	; 0xbc00000
    3a10:	6d656d5f 	stclvs	13, cr6, [r5, #-380]!	; 0xfffffe84
    3a14:	4500632e 	strmi	r6, [r0, #-814]	; 0x32e
    3a18:	42445f50 	submi	r5, r4, #80, 30	; 0x140
    3a1c:	455f4655 	ldrbmi	r4, [pc, #-1621]	; 33cf <__Stack_Size+0x2fcf>
    3a20:	62005252 	andvs	r5, r0, #536870917	; 0x20000005
    3a24:	706d6554 	rsbvc	r6, sp, r4, asr r5
    3a28:	676f5400 	strbvs	r5, [pc, -r0, lsl #8]!
    3a2c:	44656c67 	strbtmi	r6, [r5], #-3175	; 0xc67
    3a30:	5f474f54 	svcpl	0x00474f54
    3a34:	43005852 	movwmi	r5, #2130	; 0x852
    3a38:	7261656c 	rsbvc	r6, r1, #108, 10	; 0x1b000000
    3a3c:	6f445045 	svcvs	0x00445045
    3a40:	656c6275 	strbvs	r6, [ip, #-629]!	; 0x275
    3a44:	66667542 	strbtvs	r7, [r6], -r2, asr #10
    3a48:	74654700 	strbtvc	r4, [r5], #-1792	; 0x700
    3a4c:	42415442 	submi	r5, r1, #1107296256	; 0x42000000
    3a50:	5300454c 	movwpl	r4, #1356	; 0x54c
    3a54:	53497465 	movtpl	r7, #37989	; 0x9465
    3a58:	53005254 	movwpl	r5, #596	; 0x254
    3a5c:	50457465 	subpl	r7, r5, r5, ror #8
    3a60:	72646441 	rsbvc	r6, r4, #1090519040	; 0x41000000
    3a64:	00737365 	rsbseq	r7, r3, r5, ror #6
    3a68:	70646e45 	rsbvc	r6, r4, r5, asr #28
    3a6c:	746e696f 	strbtvc	r6, [lr], #-2415	; 0x96f
    3a70:	4f54445f 	svcmi	0x0054445f
    3a74:	74535f47 	ldrbvc	r5, [r3], #-3911	; 0xf47
    3a78:	73757461 	cmnvc	r5, #1627389952	; 0x61000000
    3a7c:	50455f00 	subpl	r5, r5, r0, lsl #30
    3a80:	5542445f 	strbpl	r4, [r2, #-1119]	; 0x45f
    3a84:	49445f46 	stmdbmi	r4, {r1, r2, r6, r8, r9, sl, fp, ip, lr}^
    3a88:	65530052 	ldrbvs	r0, [r3, #-82]	; 0x52
    3a8c:	544e4374 	strbpl	r4, [lr], #-884	; 0x374
    3a90:	65530052 	ldrbvs	r0, [r3, #-82]	; 0x52
    3a94:	44504574 	ldrbmi	r4, [r0], #-1396	; 0x574
    3a98:	75426c62 	strbvc	r6, [r2, #-3170]	; 0xc62
    3a9c:	6f433166 	svcvs	0x00433166
    3aa0:	00746e75 	rsbseq	r6, r4, r5, ror lr
    3aa4:	6c424e77 	mcrrvs	14, 7, r4, r2, cr7
    3aa8:	736b636f 	cmnvc	fp, #-1140850687	; 0xbc000001
    3aac:	74655300 	strbtvc	r5, [r5], #-768	; 0x300
    3ab0:	50444e45 	subpl	r4, r4, r5, asr #28
    3ab4:	544e494f 	strbpl	r4, [lr], #-2383	; 0x94f
    3ab8:	5f504500 	svcpl	0x00504500
    3abc:	46554244 	ldrbmi	r4, [r5], -r4, asr #4
    3ac0:	004e495f 	subeq	r4, lr, pc, asr r9
    3ac4:	61656c43 	cmnvs	r5, r3, asr #24
    3ac8:	5f504572 	svcpl	0x00504572
    3acc:	444e494b 	strbmi	r4, [lr], #-2379	; 0x94b
    3ad0:	656c4300 	strbvs	r4, [ip, #-768]!	; 0x300
    3ad4:	50457261 	subpl	r7, r5, r1, ror #4
    3ad8:	5254435f 	subspl	r4, r4, #2080374785	; 0x7c000001
    3adc:	0058545f 	subseq	r5, r8, pc, asr r4
    3ae0:	64644162 	strbtvs	r4, [r4], #-354	; 0x162
    3ae4:	65470072 	strbvs	r0, [r7, #-114]	; 0x72
    3ae8:	544e4374 	strbpl	r4, [lr], #-884	; 0x374
    3aec:	64700052 	ldrbtvs	r0, [r0], #-82	; 0x52
    3af0:	67655277 			; <UNDEFINED> instruction: 0x67655277
    3af4:	74654700 	strbtvc	r4, [r5], #-1792	; 0x700
    3af8:	00524e46 	subseq	r4, r2, r6, asr #28
    3afc:	70795477 	rsbsvc	r5, r9, r7, ror r4
    3b00:	65470065 	strbvs	r0, [r7, #-101]	; 0x65
    3b04:	44414474 	strbmi	r4, [r1], #-1140	; 0x474
    3b08:	47005244 	strmi	r5, [r0, -r4, asr #4]
    3b0c:	50457465 	subpl	r7, r5, r5, ror #8
    3b10:	426c6244 	rsbmi	r6, ip, #68, 4	; 0x40000004
    3b14:	41306675 	teqmi	r0, r5, ror r6
    3b18:	00726464 	rsbseq	r6, r2, r4, ror #8
    3b1c:	45746547 	ldrbmi	r6, [r4, #-1351]!	; 0x547
    3b20:	53785450 	cmnpl	r8, #80, 8	; 0x50000000
    3b24:	75746174 	ldrbvc	r6, [r4, #-372]!	; 0x174
    3b28:	65530073 	ldrbvs	r0, [r3, #-115]	; 0x73
    3b2c:	44504574 	ldrbmi	r4, [r0], #-1396	; 0x574
    3b30:	75426c62 	strbvc	r6, [r2, #-3170]	; 0xc62
    3b34:	64416666 	strbvs	r6, [r1], #-1638	; 0x666
    3b38:	47007264 	strmi	r7, [r0, -r4, ror #4]
    3b3c:	50457465 	subpl	r7, r5, r5, ror #8
    3b40:	426c6244 	rsbmi	r6, ip, #68, 4	; 0x40000004
    3b44:	69446675 	stmdbvs	r4, {r0, r2, r4, r5, r6, r9, sl, sp, lr}^
    3b48:	696c0072 	stmdbvs	ip!, {r1, r4, r5, r6}^
    3b4c:	53552f62 	cmppl	r5, #392	; 0x188
    3b50:	696c5f42 	stmdbvs	ip!, {r1, r6, r8, r9, sl, fp, ip, lr}^
    3b54:	72732f62 	rsbsvc	r2, r3, #392	; 0x188
    3b58:	73752f63 	cmnvc	r5, #396	; 0x18c
    3b5c:	65725f62 	ldrbvs	r5, [r2, #-3938]!	; 0xf62
    3b60:	632e7367 	teqvs	lr, #-1677721599	; 0x9c000001
    3b64:	77537700 	ldrbvc	r7, [r3, -r0, lsl #14]
    3b68:	65470057 	strbvs	r0, [r7, #-87]	; 0x57
    3b6c:	52504574 	subspl	r4, r0, #116, 10	; 0x1d000000
    3b70:	61745378 	cmnvs	r4, r8, ror r3
    3b74:	00737574 	rsbseq	r7, r3, r4, ror r5
    3b78:	45746553 	ldrbmi	r6, [r4, #-1363]!	; 0x553
    3b7c:	6c624450 	cfstrdvs	mvd4, [r2], #-320	; 0xfffffec0
    3b80:	30667542 	rsbcc	r7, r6, r2, asr #10
    3b84:	72646441 	rsbvc	r6, r4, #1090519040	; 0x41000000
    3b88:	74655300 	strbtvc	r5, [r5], #-768	; 0x300
    3b8c:	44444144 	strbmi	r4, [r4], #-324	; 0x144
    3b90:	45620052 	strbmi	r0, [r2, #-82]!	; 0x52
    3b94:	6d754e70 	ldclvs	14, cr4, [r5, #-448]!	; 0xfffffe40
    3b98:	656c4300 	strbvs	r4, [ip, #-768]!	; 0x300
    3b9c:	50457261 	subpl	r7, r5, r1, ror #4
    3ba0:	5254435f 	subspl	r4, r4, #2080374785	; 0x7c000001
    3ba4:	0058525f 	subseq	r5, r8, pc, asr r2
    3ba8:	45746553 	ldrbmi	r6, [r4, #-1363]!	; 0x553
    3bac:	756f4350 	strbvc	r4, [pc, #-848]!	; 3864 <__Stack_Size+0x3464>
    3bb0:	7852746e 	ldmdavc	r2, {r1, r2, r3, r5, r6, sl, ip, sp, lr}^
    3bb4:	00676552 	rsbeq	r6, r7, r2, asr r5
    3bb8:	67676f54 			; <UNDEFINED> instruction: 0x67676f54
    3bbc:	5444656c 	strbpl	r6, [r4], #-1388	; 0x56c
    3bc0:	545f474f 	ldrbpl	r4, [pc], #-1871	; 3bc8 <__Stack_Size+0x37c8>
    3bc4:	42770058 	rsbsmi	r0, r7, #88	; 0x58
    3bc8:	41306675 	teqmi	r0, r5, ror r6
    3bcc:	00726464 	rsbseq	r6, r2, r4, ror #8
    3bd0:	52746547 	rsbspl	r6, r4, #297795584	; 0x11c00000
    3bd4:	61745378 	cmnvs	r4, r8, ror r3
    3bd8:	74536c6c 	ldrbvc	r6, [r3], #-3180	; 0xc6c
    3bdc:	73757461 	cmnvc	r5, #1627389952	; 0x61000000
    3be0:	74654700 	strbtvc	r4, [r5], #-1792	; 0x700
    3be4:	62445045 	subvs	r5, r4, #69	; 0x45
    3be8:	6675426c 	ldrbtvs	r4, [r5], -ip, ror #4
    3bec:	756f4330 	strbvc	r4, [pc, #-816]!	; 38c4 <__Stack_Size+0x34c4>
    3bf0:	5300746e 	movwpl	r7, #1134	; 0x46e
    3bf4:	50457465 	subpl	r7, r5, r5, ror #8
    3bf8:	426c6244 	rsbmi	r6, ip, #68, 4	; 0x40000004
    3bfc:	43306675 	teqmi	r0, #122683392	; 0x7500000
    3c00:	746e756f 	strbtvc	r7, [lr], #-1391	; 0x56f
    3c04:	74654700 	strbtvc	r4, [r5], #-1792	; 0x700
    3c08:	74537854 	ldrbvc	r7, [r3], #-2132	; 0x854
    3c0c:	536c6c61 	cmnpl	ip, #24832	; 0x6100
    3c10:	75746174 	ldrbvc	r6, [r4, #-372]!	; 0x174
    3c14:	50450073 	subpl	r0, r5, r3, ror r0
    3c18:	5542445f 	strbpl	r4, [r2, #-1119]	; 0x45f
    3c1c:	554f5f46 	strbpl	r5, [pc, #-3910]	; 2cde <__Stack_Size+0x28de>
    3c20:	44620054 	strbtmi	r0, [r2], #-84	; 0x54
    3c24:	47007269 	strmi	r7, [r0, -r9, ror #4]
    3c28:	50457465 	subpl	r7, r5, r5, ror #8
    3c2c:	426c6244 	rsbmi	r6, ip, #68, 4	; 0x40000004
    3c30:	43316675 	teqmi	r1, #122683392	; 0x7500000
    3c34:	746e756f 	strbtvc	r7, [lr], #-1391	; 0x56f
    3c38:	74654700 	strbtvc	r4, [r5], #-1792	; 0x700
    3c3c:	64415045 	strbvs	r5, [r1], #-69	; 0x45
    3c40:	73657264 	cmnvc	r5, #100, 4	; 0x40000006
    3c44:	6f540073 	svcvs	0x00540073
    3c48:	64726f57 	ldrbtvs	r6, [r2], #-3927	; 0xf57
    3c4c:	74655300 	strbtvc	r5, [r5], #-768	; 0x300
    3c50:	6174535f 	cmnvs	r4, pc, asr r3
    3c54:	5f737574 	svcpl	0x00737574
    3c58:	0074754f 	rsbseq	r7, r4, pc, asr #10
    3c5c:	64644177 	strbtvs	r4, [r4], #-375	; 0x177
    3c60:	65470072 	strbvs	r0, [r7, #-114]	; 0x72
    3c64:	54534974 	ldrbpl	r4, [r3], #-2420	; 0x974
    3c68:	65470052 	strbvs	r0, [r7, #-82]	; 0x52
    3c6c:	52504574 	subspl	r4, r0, #116, 10	; 0x1d000000
    3c70:	756f4378 	strbvc	r4, [pc, #-888]!	; 3900 <__Stack_Size+0x3500>
    3c74:	4700746e 	strmi	r7, [r0, -lr, ror #8]
    3c78:	50457465 	subpl	r7, r5, r5, ror #8
    3c7c:	426c6244 	rsbmi	r6, ip, #68, 4	; 0x40000004
    3c80:	41316675 	teqmi	r1, r5, ror r6
    3c84:	00726464 	rsbseq	r6, r2, r4, ror #8
    3c88:	45746553 	ldrbmi	r6, [r4, #-1363]!	; 0x553
    3c8c:	6c624450 	cfstrdvs	mvd4, [r2], #-320	; 0xfffffec0
    3c90:	66667542 	strbtvs	r7, [r6], -r2, asr #10
    3c94:	6e756f43 	cdpvs	15, 7, cr6, cr5, cr3, {2}
    3c98:	65530074 	ldrbvs	r0, [r3, #-116]	; 0x74
    3c9c:	756f4474 	strbvc	r4, [pc, #-1140]!	; 3830 <__Stack_Size+0x3430>
    3ca0:	42656c42 	rsbmi	r6, r5, #16896	; 0x4200
    3ca4:	45666675 	strbmi	r6, [r6, #-1653]!	; 0x675
    3ca8:	61745350 	cmnvs	r4, r0, asr r3
    3cac:	77006c6c 	strvc	r6, [r0, -ip, ror #24]
    3cb0:	56676552 			; <UNDEFINED> instruction: 0x56676552
    3cb4:	65756c61 	ldrbvs	r6, [r5, #-3169]!	; 0xc61
    3cb8:	74654700 	strbtvc	r4, [r5], #-1792	; 0x700
    3cbc:	50444e45 	subpl	r4, r4, r5, asr #28
    3cc0:	544e494f 	strbpl	r4, [lr], #-2383	; 0x94f
    3cc4:	74654700 	strbtvc	r4, [r5], #-1792	; 0x700
    3cc8:	78545045 	ldmdavc	r4, {r0, r2, r6, ip, lr}^
    3ccc:	6e756f43 	cdpvs	15, 7, cr6, cr5, cr3, {2}
    3cd0:	65530074 	ldrbvs	r0, [r3, #-116]	; 0x74
    3cd4:	44504574 	ldrbmi	r4, [r0], #-1396	; 0x574
    3cd8:	75426c62 	strbvc	r6, [r2, #-3170]	; 0xc62
    3cdc:	64413166 	strbvs	r3, [r1], #-358	; 0x166
    3ce0:	53007264 	movwpl	r7, #612	; 0x264
    3ce4:	50457465 	subpl	r7, r5, r5, ror #8
    3ce8:	4e494b5f 	vmovmi.8	d9[2], r4
    3cec:	65530044 	ldrbvs	r0, [r3, #-68]	; 0x44
    3cf0:	44504574 	ldrbmi	r4, [r0], #-1396	; 0x574
    3cf4:	6c62756f 	cfstr64vs	mvdx7, [r2], #-444	; 0xfffffe44
    3cf8:	66754265 	ldrbtvs	r4, [r5], -r5, ror #4
    3cfc:	52770066 	rsbspl	r0, r7, #102	; 0x66
    3d00:	77007465 	strvc	r7, [r0, -r5, ror #8]
    3d04:	31667542 	cmncc	r6, r2, asr #10
    3d08:	72646441 	rsbvc	r6, r4, #1090519040	; 0x41000000
    3d0c:	65724600 	ldrbvs	r4, [r2, #-1536]!	; 0x600
    3d10:	65735565 	ldrbvs	r5, [r3, #-1381]!	; 0x565
    3d14:	66754272 			; <UNDEFINED> instruction: 0x66754272
    3d18:	00726566 	rsbseq	r6, r2, r6, ror #10
    3d1c:	45746547 	ldrbmi	r6, [r4, #-1351]!	; 0x547
    3d20:	70795450 	rsbsvc	r5, r9, r0, asr r4
    3d24:	45620065 	strbmi	r0, [r2, #-101]!	; 0x65
    3d28:	64644170 	strbtvs	r4, [r4], #-368	; 0x170
    3d2c:	61440072 	hvcvs	16386	; 0x4002
    3d30:	654c6174 	strbvs	r6, [ip, #-372]	; 0x174
    3d34:	6874676e 	ldmdavs	r4!, {r1, r2, r3, r5, r6, r8, r9, sl, sp, lr}^
    3d38:	75427000 	strbvc	r7, [r2, #-0]
    3d3c:	72656666 	rsbvc	r6, r5, #106954752	; 0x6600000
    3d40:	6e696f50 	mcrvs	15, 3, r6, cr9, cr0, {2}
    3d44:	00726574 	rsbseq	r6, r2, r4, ror r5
    3d48:	2f62696c 	svccs	0x0062696c
    3d4c:	5f425355 	svcpl	0x00425355
    3d50:	2f62696c 	svccs	0x0062696c
    3d54:	2f637273 	svccs	0x00637273
    3d58:	5f627375 	svcpl	0x00627375
    3d5c:	2e6c6973 	mcrcs	9, 3, r6, cr12, cr3, {3}
    3d60:	54430063 	strbpl	r0, [r3], #-99	; 0x63
    3d64:	50485f52 	subpl	r5, r8, r2, asr pc
    3d68:	62696c00 	rsbvs	r6, r9, #0, 24
    3d6c:	4253552f 	subsmi	r5, r3, #197132288	; 0xbc00000
    3d70:	62696c5f 	rsbvs	r6, r9, #24320	; 0x5f00
    3d74:	6372732f 	cmnvs	r2, #-1140850688	; 0xbc000000
    3d78:	6273752f 	rsbsvs	r7, r3, #197132288	; 0xbc00000
    3d7c:	746e695f 	strbtvc	r6, [lr], #-2399	; 0x95f
    3d80:	7700632e 	strvc	r6, [r0, -lr, lsr #6]
    3d84:	61565045 	cmpvs	r6, r5, asr #32
    3d88:	Address 0x0000000000003d88 is out of bounds.


Disassembly of section .debug_loc:

00000000 <.debug_loc>:
	...
*******************************************************************************/
void CTR_HP(void)
{
  u32 wEPVal = 0;

  while (((wIstr = _GetISTR()) & ISTR_CTR) != 0)
       8:	00500001 	subseq	r0, r0, r1
       c:	00000000 	andeq	r0, r0, r0
  {
    _SetISTR((u16)CLR_CTR); /* clear CTR flag */
      10:	04000000 	streq	r0, [r0], #-0
      14:	5001f300 	andpl	pc, r1, r0, lsl #6
    /* extract highest priority endpoint number */
    EPindex = (u8)(wIstr & ISTR_EP_ID);
      18:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
      1c:	00000000 	andeq	r0, r0, r0
    /* process related endpoint register */
    wEPVal = _GetENDPOINT(EPindex);
      20:	50000100 	andpl	r0, r0, r0, lsl #2
	...
    if ((wEPVal & EP_CTR_RX) != 0)
      2c:	7f700003 	svcvc	0x00700003
    {
      /* clear int flag */
      _ClearEP_CTR_RX(EPindex);
      30:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
      34:	00000000 	andeq	r0, r0, r0
      38:	f3000400 	vshl.u8	d0, d0, d0

      /* call OUT service function */
      (*pEpInt_OUT[EPindex-1])();
      3c:	009f5001 	addseq	r5, pc, r1

    } /* if((wEPVal & EP_CTR_RX) */
    else if ((wEPVal & EP_CTR_TX) != 0)
      40:	00000000 	andeq	r0, r0, r0
    {
      /* clear int flag */
      _ClearEP_CTR_TX(EPindex);
      44:	01000000 	mrseq	r0, (UNDEF: 0)
      48:	00005000 	andeq	r5, r0, r0
      4c:	00000000 	andeq	r0, r0, r0

      /* call IN service function */
      (*pEpInt_IN[EPindex-1])();
      50:	00040000 	andeq	r0, r4, r0
      54:	9f5001f3 	svcls	0x005001f3
	...


    } /* if((wEPVal & EP_CTR_TX) != 0) */

  }/* while(...) */
}
      68:	9f310002 	svcls	0x00310002
	...
      74:	9f310002 	svcls	0x00310002
	...
      88:	00500001 	subseq	r0, r0, r1
      8c:	00000000 	andeq	r0, r0, r0
      90:	04000000 	streq	r0, [r0], #-0
      94:	5001f300 	andpl	pc, r1, r0, lsl #6
      98:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
      9c:	00000000 	andeq	r0, r0, r0
      a0:	50000100 	andpl	r0, r0, r0, lsl #2
	...
      ac:	01f30004 	mvnseq	r0, r4
      b0:	00009f50 	andeq	r9, r0, r0, asr pc
      break; 
      
    default:
      break;
  }
}
      b4:	00000000 	andeq	r0, r0, r0
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM7, DISABLE);
      break;
      
    case TIM8_BASE:
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_TIM8, ENABLE);
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_TIM8, DISABLE);  
      b8:	02280000 	eoreq	r0, r8, #0
      bc:	02300800 	eorseq	r0, r0, #0, 16
      c0:	00010800 	andeq	r0, r1, r0, lsl #16
      c4:	00023050 	andeq	r3, r2, r0, asr r0
      c8:	00025008 	andeq	r5, r2, r8
      cc:	f3000408 	vshl.u8	d0, d8, d0
      d0:	009f5001 	addseq	r5, pc, r1
	...
      e0:	01000000 	mrseq	r0, (UNDEF: 0)
      e4:	00005000 	andeq	r5, r0, r0
      e8:	00000000 	andeq	r0, r0, r0
      ec:	00040000 	andeq	r0, r4, r0
      f0:	9f5001f3 	svcls	0x005001f3
	...
      fc:	00540001 	subseq	r0, r4, r1
     100:	00000000 	andeq	r0, r0, r0
     104:	09000000 	stmdbeq	r0, {}	; <UNPREDICTABLE>
     108:	09007500 	stmdbeq	r0, {r8, sl, ip, sp, lr}
     10c:	00741ef6 	ldrshteq	r1, [r4], #-230	; 0xffffff1a
     110:	00009f22 	andeq	r9, r0, r2, lsr #30
     114:	00000000 	andeq	r0, r0, r0
     118:	00090000 	andeq	r0, r9, r0
     11c:	f6090075 			; <UNDEFINED> instruction: 0xf6090075
     120:	2250741e 	subscs	r7, r0, #503316480	; 0x1e000000
     124:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
	...
     134:	54000100 	strpl	r0, [r0], #-256	; 0x100
	...
     140:	0075000c 	rsbseq	r0, r5, ip
     144:	640825f7 	strvs	r2, [r8], #-1527	; 0x5f7
     148:	f71b25f7 			; <UNDEFINED> instruction: 0xf71b25f7
     14c:	00009f00 	andeq	r9, r0, r0, lsl #30
     150:	00000000 	andeq	r0, r0, r0
     154:	00010000 	andeq	r0, r1, r0
     158:	00000055 	andeq	r0, r0, r5, asr r0
     15c:	00000000 	andeq	r0, r0, r0
     160:	00025000 	andeq	r5, r2, r0
     164:	00025408 	andeq	r5, r2, r8, lsl #8
     168:	50000108 	andpl	r0, r0, r8, lsl #2
     16c:	08000254 	stmdaeq	r0, {r2, r4, r6, r9}
     170:	08000262 	stmdaeq	r0, {r1, r5, r6, r9}
     174:	01f30004 	mvnseq	r0, r4
     178:	00009f50 	andeq	r9, r0, r0, asr pc
     17c:	00000000 	andeq	r0, r0, r0
     180:	02500000 	subseq	r0, r0, #0
     184:	02540800 	subseq	r0, r4, #0, 16
     188:	00020800 	andeq	r0, r2, r0, lsl #16
     18c:	02549f30 	subseq	r9, r4, #48, 30	; 0xc0
     190:	02580800 	subseq	r0, r8, #0, 16
     194:	00090800 	andeq	r0, r9, r0, lsl #16
     198:	01f30074 	mvnseq	r0, r4, ror r0
     19c:	01231c50 	teqeq	r3, r0, asr ip
     1a0:	0002589f 	muleq	r2, pc, r8	; <UNPREDICTABLE>
     1a4:	00025e08 	andeq	r5, r2, r8, lsl #28
     1a8:	74000708 	strvc	r0, [r0], #-1800	; 0x708
     1ac:	5001f300 	andpl	pc, r1, r0, lsl #6
     1b0:	025e9f1c 	subseq	r9, lr, #28, 30	; 0x70
     1b4:	02600800 	rsbeq	r0, r0, #0, 16
     1b8:	00090800 	andeq	r0, r9, r0, lsl #16
     1bc:	01f30074 	mvnseq	r0, r4, ror r0
     1c0:	01231c50 	teqeq	r3, r0, asr ip
     1c4:	0002609f 	muleq	r2, pc, r0	; <UNPREDICTABLE>
     1c8:	00026208 	andeq	r6, r2, r8, lsl #4
     1cc:	74000708 	strvc	r0, [r0], #-1800	; 0x708
     1d0:	5001f300 	andpl	pc, r1, r0, lsl #6
     1d4:	00009f1c 	andeq	r9, r0, ip, lsl pc
     1d8:	00000000 	andeq	r0, r0, r0
     1dc:	02620000 	rsbeq	r0, r2, #0
     1e0:	026e0800 	rsbeq	r0, lr, #0, 16
     1e4:	00010800 	andeq	r0, r1, r0, lsl #16
     1e8:	00026e50 	andeq	r6, r2, r0, asr lr
     1ec:	00029608 	andeq	r9, r2, r8, lsl #12
     1f0:	f3000408 	vshl.u8	d0, d8, d0
     1f4:	009f5001 	addseq	r5, pc, r1
     1f8:	00000000 	andeq	r0, r0, r0
     1fc:	6e000000 	cdpvs	0, 0, cr0, cr0, cr0, {0}
     200:	7c080002 	stcvc	0, cr0, [r8], {2}
     204:	01080002 	tsteq	r8, r2
     208:	02845000 	addeq	r5, r4, #0
     20c:	028e0800 	addeq	r0, lr, #0, 16
     210:	00010800 	andeq	r0, r1, r0, lsl #16
     214:	00000050 	andeq	r0, r0, r0, asr r0
     218:	00000000 	andeq	r0, r0, r0
     21c:	00029600 	andeq	r9, r2, r0, lsl #12
     220:	00029c08 	andeq	r9, r2, r8, lsl #24
     224:	50000108 	andpl	r0, r0, r8, lsl #2
     228:	0800029c 	stmdaeq	r0, {r2, r3, r4, r7, r9}
     22c:	080002aa 	stmdaeq	r0, {r1, r3, r5, r7, r9}
     230:	01f30004 	mvnseq	r0, r4
     234:	00009f50 	andeq	r9, r0, r0, asr pc
     238:	00000000 	andeq	r0, r0, r0
     23c:	02aa0000 	adceq	r0, sl, #0
     240:	02b00800 	adcseq	r0, r0, #0, 16
     244:	00010800 	andeq	r0, r1, r0, lsl #16
     248:	0002b050 	andeq	fp, r2, r0, asr r0
     24c:	0002ba08 	andeq	fp, r2, r8, lsl #20
     250:	54000108 	strpl	r0, [r0], #-264	; 0x108
     254:	080002ba 	stmdaeq	r0, {r1, r3, r4, r5, r7, r9}
     258:	080002be 	stmdaeq	r0, {r1, r2, r3, r4, r5, r7, r9}
     25c:	01f30004 	mvnseq	r0, r4
     260:	00009f50 	andeq	r9, r0, r0, asr pc
	...
     270:	00010000 	andeq	r0, r1, r0
     274:	00000050 	andeq	r0, r0, r0, asr r0
     278:	00000000 	andeq	r0, r0, r0
     27c:	f3000400 	vshl.u8	d0, d0, d0
     280:	009f5001 	addseq	r5, pc, r1
     284:	00000000 	andeq	r0, r0, r0
     288:	01000000 	mrseq	r0, (UNDEF: 0)
     28c:	00005400 	andeq	r5, r0, r0, lsl #8
     290:	00000000 	andeq	r0, r0, r0
     294:	00090000 	andeq	r0, r9, r0
     298:	f6090075 			; <UNDEFINED> instruction: 0xf6090075
     29c:	2200741e 	andcs	r7, r0, #503316480	; 0x1e000000
     2a0:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
     2a4:	00000000 	andeq	r0, r0, r0
     2a8:	75000900 	strvc	r0, [r0, #-2304]	; 0x900
     2ac:	1ef60900 	cdpne	9, 15, cr0, cr6, cr0, {0}
     2b0:	9f225074 	svcls	0x00225074
	...
     2c4:	00540001 	subseq	r0, r4, r1
     2c8:	00000000 	andeq	r0, r0, r0
     2cc:	0c000000 	stceq	0, cr0, [r0], {-0}
     2d0:	f7007500 			; <UNDEFINED> instruction: 0xf7007500
     2d4:	f7640825 			; <UNDEFINED> instruction: 0xf7640825
     2d8:	00f71b25 	rscseq	r1, r7, r5, lsr #22
     2dc:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
     2e0:	00000000 	andeq	r0, r0, r0
     2e4:	55000100 	strpl	r0, [r0, #-256]	; 0x100
	...
     2f0:	080002be 	stmdaeq	r0, {r1, r2, r3, r4, r5, r7, r9}
     2f4:	080002c2 	stmdaeq	r0, {r1, r6, r7, r9}
     2f8:	c2500001 	subsgt	r0, r0, #1
     2fc:	d0080002 	andle	r0, r8, r2
     300:	04080002 	streq	r0, [r8], #-2
     304:	5001f300 	andpl	pc, r1, r0, lsl #6
     308:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
     30c:	00000000 	andeq	r0, r0, r0
     310:	0002be00 	andeq	fp, r2, r0, lsl #28
     314:	0002c208 	andeq	ip, r2, r8, lsl #4
     318:	30000208 	andcc	r0, r0, r8, lsl #4
     31c:	0002c29f 	muleq	r2, pc, r2	; <UNPREDICTABLE>
     320:	0002c608 	andeq	ip, r2, r8, lsl #12
     324:	74000908 	strvc	r0, [r0], #-2312	; 0x908
     328:	5001f300 	andpl	pc, r1, r0, lsl #6
     32c:	9f01231c 	svcls	0x0001231c
     330:	080002c6 	stmdaeq	r0, {r1, r2, r6, r7, r9}
     334:	080002cc 	stmdaeq	r0, {r2, r3, r6, r7, r9}
     338:	00740007 	rsbseq	r0, r4, r7
     33c:	1c5001f3 	ldfnee	f0, [r0], {243}	; 0xf3
     340:	0002cc9f 	muleq	r2, pc, ip	; <UNPREDICTABLE>
     344:	0002ce08 	andeq	ip, r2, r8, lsl #28
     348:	74000908 	strvc	r0, [r0], #-2312	; 0x908
     34c:	5001f300 	andpl	pc, r1, r0, lsl #6
     350:	9f01231c 	svcls	0x0001231c
     354:	080002ce 	stmdaeq	r0, {r1, r2, r3, r6, r7, r9}
     358:	080002d0 	stmdaeq	r0, {r4, r6, r7, r9}
     35c:	00740007 	rsbseq	r0, r4, r7
     360:	1c5001f3 	ldfnee	f0, [r0], {243}	; 0xf3
     364:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
	...
     374:	50000100 	andpl	r0, r0, r0, lsl #2
	...
     380:	01f30004 	mvnseq	r0, r4
     384:	00009f50 	andeq	r9, r0, r0, asr pc
	...
     394:	00010000 	andeq	r0, r1, r0
     398:	00000050 	andeq	r0, r0, r0, asr r0
     39c:	00000000 	andeq	r0, r0, r0
     3a0:	50000100 	andpl	r0, r0, r0, lsl #2
	...
     3b4:	00500001 	subseq	r0, r0, r1
     3b8:	00000000 	andeq	r0, r0, r0
     3bc:	04000000 	streq	r0, [r0], #-0
     3c0:	5001f300 	andpl	pc, r1, r0, lsl #6
     3c4:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
	...
     3d4:	50000100 	andpl	r0, r0, r0, lsl #2
	...
     3e0:	00540001 	subseq	r0, r4, r1
     3e4:	00000000 	andeq	r0, r0, r0
     3e8:	04000000 	streq	r0, [r0], #-0
     3ec:	5001f300 	andpl	pc, r1, r0, lsl #6
     3f0:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
     3f4:	00000000 	andeq	r0, r0, r0
     3f8:	0002d000 	andeq	sp, r2, r0
     3fc:	0002d608 	andeq	sp, r2, r8, lsl #12
     400:	50000108 	andpl	r0, r0, r8, lsl #2
     404:	080002d6 	stmdaeq	r0, {r1, r2, r4, r6, r7, r9}
     408:	080002de 	stmdaeq	r0, {r1, r2, r3, r4, r6, r7, r9}
     40c:	de540001 	cdple	0, 5, cr0, cr4, cr1, {0}
     410:	eb080002 	bl	200420 <__Stack_Size+0x200020>
     414:	05080002 	streq	r0, [r8, #-2]
     418:	01380300 	teqeq	r8, r0, lsl #6
     41c:	02eb2000 	rsceq	r2, fp, #0
     420:	02fc0800 	rscseq	r0, ip, #0, 16
     424:	00040800 	andeq	r0, r4, r0, lsl #16
     428:	9f5001f3 	svcls	0x005001f3
	...
     434:	080002fc 	stmdaeq	r0, {r2, r3, r4, r5, r6, r7, r9}
     438:	08000302 	stmdaeq	r0, {r1, r8, r9}
     43c:	02500001 	subseq	r0, r0, #1
     440:	2a080003 	bcs	200454 <__Stack_Size+0x200054>
     444:	04080003 	streq	r0, [r8], #-3
     448:	5001f300 	andpl	pc, r1, r0, lsl #6
     44c:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
     450:	00000000 	andeq	r0, r0, r0
     454:	0002fc00 	andeq	pc, r2, r0, lsl #24
     458:	00030208 	andeq	r0, r3, r8, lsl #4
     45c:	51000108 	tstpl	r0, r8, lsl #2
     460:	08000302 	stmdaeq	r0, {r1, r8, r9}
     464:	0800032a 	stmdaeq	r0, {r1, r3, r5, r8, r9}
     468:	01f30004 	mvnseq	r0, r4
     46c:	00009f51 	andeq	r9, r0, r1, asr pc
     470:	00000000 	andeq	r0, r0, r0
     474:	02fc0000 	rscseq	r0, ip, #0
     478:	03020800 	movweq	r0, #10240	; 0x2800
     47c:	00020800 	andeq	r0, r2, r0, lsl #16
     480:	03029f30 	movweq	r9, #12080	; 0x2f30
     484:	03120800 	tsteq	r2, #0, 16
     488:	00030800 	andeq	r0, r3, r0, lsl #16
     48c:	129f7f73 	addsne	r7, pc, #460	; 0x1cc
     490:	24080003 	strcs	r0, [r8], #-3
     494:	01080003 	tsteq	r8, r3
     498:	03265000 	teqeq	r6, #0
     49c:	03280800 	teqeq	r8, #0, 16
     4a0:	00030800 	andeq	r0, r3, r0, lsl #16
     4a4:	009f7f73 	addseq	r7, pc, r3, ror pc	; <UNPREDICTABLE>
     4a8:	00000000 	andeq	r0, r0, r0
     4ac:	2a000000 	bcs	4b4 <__Stack_Size+0xb4>
     4b0:	4c080003 	stcmi	0, cr0, [r8], {3}
     4b4:	01080003 	tsteq	r8, r3
     4b8:	034c5000 	movteq	r5, #49152	; 0xc000
     4bc:	034e0800 	movteq	r0, #59392	; 0xe800
     4c0:	00030800 	andeq	r0, r3, r0, lsl #16
     4c4:	009f7674 	addseq	r7, pc, r4, ror r6	; <UNPREDICTABLE>
     4c8:	00000000 	andeq	r0, r0, r0
     4cc:	2a000000 	bcs	4d4 <__Stack_Size+0xd4>
     4d0:	30080003 	andcc	r0, r8, r3
     4d4:	01080003 	tsteq	r8, r3
     4d8:	03305100 	teqeq	r0, #0, 2
     4dc:	03340800 	teqeq	r4, #0, 16
     4e0:	00030800 	andeq	r0, r3, r0, lsl #16
     4e4:	349f0171 	ldrcc	r0, [pc], #369	; 4ec <__Stack_Size+0xec>
     4e8:	4e080003 	cdpmi	0, 0, cr0, cr8, cr3, {0}
     4ec:	04080003 	streq	r0, [r8], #-3
     4f0:	5101f300 	mrspl	pc, SP_irq	; <UNPREDICTABLE>
     4f4:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
     4f8:	00000000 	andeq	r0, r0, r0
     4fc:	00032a00 	andeq	r2, r3, r0, lsl #20
     500:	00033408 	andeq	r3, r3, r8, lsl #8
     504:	30000208 	andcc	r0, r0, r8, lsl #4
     508:	0003429f 	muleq	r3, pc, r2	; <UNPREDICTABLE>
     50c:	00034408 	andeq	r4, r3, r8, lsl #8
     510:	53000108 	movwpl	r0, #264	; 0x108
     514:	08000344 	stmdaeq	r0, {r2, r6, r8, r9}
     518:	0800034a 	stmdaeq	r0, {r1, r3, r6, r8, r9}
     51c:	00720006 	rsbseq	r0, r2, r6
     520:	9f1c0070 	svcls	0x001c0070
	...
     52c:	08000350 	stmdaeq	r0, {r4, r6, r8, r9}
     530:	0800035a 	stmdaeq	r0, {r1, r3, r4, r6, r8, r9}
     534:	5a500001 	bpl	1400540 <__Stack_Size+0x1400140>
     538:	08080003 	stmdaeq	r8, {r0, r1}
     53c:	04080004 	streq	r0, [r8], #-4
     540:	5001f300 	andpl	pc, r1, r0, lsl #6
     544:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
     548:	00000000 	andeq	r0, r0, r0
     54c:	00035000 	andeq	r5, r3, r0
     550:	00035d08 	andeq	r5, r3, r8, lsl #26
     554:	51000108 	tstpl	r0, r8, lsl #2
     558:	0800035d 	stmdaeq	r0, {r0, r2, r3, r4, r6, r8, r9}
     55c:	080003fc 	stmdaeq	r0, {r2, r3, r4, r5, r6, r7, r8, r9}
     560:	fc550001 	mrrc2	0, 0, r0, r5, cr1
     564:	08080003 	stmdaeq	r8, {r0, r1}
     568:	04080004 	streq	r0, [r8], #-4
     56c:	5101f300 	mrspl	pc, SP_irq	; <UNPREDICTABLE>
     570:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
     574:	00000000 	andeq	r0, r0, r0
     578:	00040800 	andeq	r0, r4, r0, lsl #16
     57c:	00043608 	andeq	r3, r4, r8, lsl #12
     580:	30000208 	andcc	r0, r0, r8, lsl #4
     584:	0006589f 	muleq	r6, pc, r8	; <UNPREDICTABLE>
     588:	0007a608 	andeq	sl, r7, r8, lsl #12
     58c:	58000108 	stmdapl	r0, {r3, r8}
     590:	080007d0 	stmdaeq	r0, {r4, r6, r7, r8, r9, sl}
     594:	08000804 	stmdaeq	r0, {r2, fp}
     598:	00580001 	subseq	r0, r8, r1
     59c:	00000000 	andeq	r0, r0, r0
     5a0:	08000000 	stmdaeq	r0, {}	; <UNPREDICTABLE>
     5a4:	10080004 	andne	r0, r8, r4
     5a8:	02080004 	andeq	r0, r8, #4
     5ac:	109f3000 	addsne	r3, pc, r0
     5b0:	27080004 	strcs	r0, [r8, -r4]
     5b4:	01080004 	tsteq	r8, r4
     5b8:	04605100 	strbteq	r5, [r0], #-256	; 0x100
     5bc:	04780800 	ldrbteq	r0, [r8], #-2048	; 0x800
     5c0:	00010800 	andeq	r0, r1, r0, lsl #16
     5c4:	0006d653 	andeq	sp, r6, r3, asr r6
     5c8:	0006da08 	andeq	sp, r6, r8, lsl #20
     5cc:	30000208 	andcc	r0, r0, r8, lsl #4
     5d0:	0006da9f 	muleq	r6, pc, sl	; <UNPREDICTABLE>
     5d4:	00077008 	andeq	r7, r7, r8
     5d8:	59000108 	stmdbpl	r0, {r3, r8}
     5dc:	080007d4 	stmdaeq	r0, {r2, r4, r6, r7, r8, r9, sl}
     5e0:	08000804 	stmdaeq	r0, {r2, fp}
     5e4:	00530001 	subseq	r0, r3, r1
     5e8:	00000000 	andeq	r0, r0, r0
     5ec:	1c000000 	stcne	0, cr0, [r0], {-0}
     5f0:	36080004 	strcc	r0, [r8], -r4
     5f4:	02080004 	andeq	r0, r8, #4
     5f8:	d09f3000 	addsle	r3, pc, r0
     5fc:	04080007 	streq	r0, [r8], #-7
     600:	02080008 	andeq	r0, r8, #8
     604:	00007d00 	andeq	r7, r0, r0, lsl #26
     608:	00000000 	andeq	r0, r0, r0
     60c:	9c000000 	stcls	0, cr0, [r0], {-0}
     610:	de080004 	cdple	0, 0, cr0, cr8, cr4, {0}
     614:	02080004 	andeq	r0, r8, #4
     618:	de9f3000 	cdple	0, 9, cr3, cr15, cr0, {0}
     61c:	18080004 	stmdane	r8, {r2}
     620:	01080005 	tsteq	r8, r5
     624:	05185b00 	ldreq	r5, [r8, #-2816]	; 0xb00
     628:	05240800 	streq	r0, [r4, #-2048]!	; 0x800
     62c:	00030800 	andeq	r0, r3, r0, lsl #16
     630:	249f7f7b 	ldrcs	r7, [pc], #3963	; 638 <__Stack_Size+0x238>
     634:	c4080005 	strgt	r0, [r8], #-5
     638:	01080005 	tsteq	r8, r5
     63c:	00005b00 	andeq	r5, r0, r0, lsl #22
     640:	00000000 	andeq	r0, r0, r0
     644:	05d60000 	ldrbeq	r0, [r6]
     648:	05d90800 	ldrbeq	r0, [r9, #2048]	; 0x800
     64c:	00020800 	andeq	r0, r2, r0, lsl #16
     650:	05d90073 	ldrbeq	r0, [r9, #115]	; 0x73
     654:	05e40800 	strbeq	r0, [r4, #2048]!	; 0x800
     658:	00010800 	andeq	r0, r1, r0, lsl #16
     65c:	00000059 	andeq	r0, r0, r9, asr r0
     660:	00000000 	andeq	r0, r0, r0
     664:	0005d000 	andeq	sp, r5, r0
     668:	0005d208 	andeq	sp, r5, r8, lsl #4
     66c:	0c000508 	cfstr32eq	mvfx0, [r0], {8}
     670:	08003004 	stmdaeq	r0, {r2, ip, sp}
     674:	080005d2 	stmdaeq	r0, {r1, r4, r6, r7, r8, sl}
     678:	080005d9 	stmdaeq	r0, {r0, r3, r4, r6, r7, r8, sl}
     67c:	00730002 	rsbseq	r0, r3, r2
     680:	080005d9 	stmdaeq	r0, {r0, r3, r4, r6, r7, r8, sl}
     684:	080005e4 	stmdaeq	r0, {r2, r5, r6, r7, r8, sl}
     688:	00590001 	subseq	r0, r9, r1
     68c:	00000000 	andeq	r0, r0, r0
     690:	5c000000 	stcpl	0, cr0, [r0], {-0}
     694:	6a080006 	bvs	2006b4 <__Stack_Size+0x2002b4>
     698:	02080006 	andeq	r0, r8, #6
     69c:	009f3000 	addseq	r3, pc, r0
     6a0:	00000000 	andeq	r0, r0, r0
     6a4:	5c000000 	stcpl	0, cr0, [r0], {-0}
     6a8:	6a080006 	bvs	2006c8 <__Stack_Size+0x2002c8>
     6ac:	06080006 	streq	r0, [r8], -r6
     6b0:	08007800 	stmdaeq	r0, {fp, ip, sp, lr}
     6b4:	009f1aff 			; <UNDEFINED> instruction: 0x009f1aff
     6b8:	00000000 	andeq	r0, r0, r0
     6bc:	b2000000 	andlt	r0, r0, #0
     6c0:	b808000a 	stmdalt	r8, {r1, r3}
     6c4:	0208000a 	andeq	r0, r8, #10
     6c8:	b89f3000 	ldmlt	pc, {ip, sp}	; <UNPREDICTABLE>
     6cc:	c008000a 	andgt	r0, r8, sl
     6d0:	0908000a 	stmdbeq	r8, {r1, r3}
     6d4:	09007600 	stmdbeq	r0, {r9, sl, ip, sp, lr}
     6d8:	ff0829ff 			; <UNDEFINED> instruction: 0xff0829ff
     6dc:	0ac69f1a 	beq	ff1a834c <SCS_BASE+0x1f19a34c>
     6e0:	0ad40800 	beq	ff5026e8 <SCS_BASE+0x1f4f46e8>
     6e4:	00090800 	andeq	r0, r9, r0, lsl #16
     6e8:	ff090076 			; <UNDEFINED> instruction: 0xff090076
     6ec:	1aff0829 	bne	fffc2798 <SCS_BASE+0x1ffb4798>
     6f0:	000ad49f 	muleq	sl, pc, r4	; <UNPREDICTABLE>
     6f4:	000b1208 	andeq	r1, fp, r8, lsl #4
     6f8:	76000808 	strvc	r0, [r0], -r8, lsl #16
     6fc:	08293000 	stmdaeq	r9!, {ip, sp}
     700:	009f1aff 			; <UNDEFINED> instruction: 0x009f1aff
     704:	00000000 	andeq	r0, r0, r0
     708:	0a000000 	beq	710 <__Stack_Size+0x310>
     70c:	1208000b 	andne	r0, r8, #11
     710:	0108000b 	tsteq	r8, fp
     714:	00005500 	andeq	r5, r0, r0, lsl #10
     718:	00000000 	andeq	r0, r0, r0
     71c:	0ad80000 	beq	ff600724 <SCS_BASE+0x1f5f2724>
     720:	0b120800 	bleq	482728 <__Stack_Size+0x482328>
     724:	00010800 	andeq	r0, r1, r0, lsl #16
     728:	00000055 	andeq	r0, r0, r5, asr r0
     72c:	00000000 	andeq	r0, r0, r0
     730:	000c8000 	andeq	r8, ip, r0
     734:	000c9e08 	andeq	r9, ip, r8, lsl #28
     738:	50000108 	andpl	r0, r0, r8, lsl #2
     73c:	08000c9e 	stmdaeq	r0, {r1, r2, r3, r4, r7, sl, fp}
     740:	08000d64 	stmdaeq	r0, {r2, r5, r6, r8, sl, fp}
     744:	64560001 	ldrbvs	r0, [r6], #-1
     748:	8408000d 	strhi	r0, [r8], #-13
     74c:	0408000d 	streq	r0, [r8], #-13
     750:	5001f300 	andpl	pc, r1, r0, lsl #6
     754:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
     758:	00000000 	andeq	r0, r0, r0
     75c:	000c8000 	andeq	r8, ip, r0
     760:	000c9e08 	andeq	r9, ip, r8, lsl #28
     764:	51000108 	tstpl	r0, r8, lsl #2
     768:	08000c9e 	stmdaeq	r0, {r1, r2, r3, r4, r7, sl, fp}
     76c:	08000d84 	stmdaeq	r0, {r2, r7, r8, sl, fp}
     770:	01f30004 	mvnseq	r0, r4
     774:	00009f51 	andeq	r9, r0, r1, asr pc
     778:	00000000 	andeq	r0, r0, r0
     77c:	0c9c0000 	ldceq	0, cr0, [ip], {0}
     780:	0c9e0800 	ldceq	8, cr0, [lr], {0}
     784:	00020800 	andeq	r0, r2, r0, lsl #16
     788:	0c9e9f30 	ldceq	15, cr9, [lr], {48}	; 0x30
     78c:	0d240800 	stceq	8, cr0, [r4, #-0]
     790:	00010800 	andeq	r0, r1, r0, lsl #16
     794:	000d2c55 	andeq	r2, sp, r5, asr ip
     798:	000d5c08 	andeq	r5, sp, r8, lsl #24
     79c:	55000108 	strpl	r0, [r0, #-264]	; 0x108
	...
     7a8:	08000c80 	stmdaeq	r0, {r7, sl, fp}
     7ac:	08000c9c 	stmdaeq	r0, {r2, r3, r4, r7, sl, fp}
     7b0:	9f300002 	svcls	0x00300002
     7b4:	08000c9c 	stmdaeq	r0, {r2, r3, r4, r7, sl, fp}
     7b8:	08000d58 	stmdaeq	r0, {r3, r4, r6, r8, sl, fp}
     7bc:	00540001 	subseq	r0, r4, r1
     7c0:	00000000 	andeq	r0, r0, r0
     7c4:	cc000000 	stcgt	0, cr0, [r0], {-0}
     7c8:	d908000c 	stmdble	r8, {r2, r3}
     7cc:	0108000c 	tsteq	r8, ip
     7d0:	0cd95300 	ldcleq	3, cr5, [r9], {0}
     7d4:	0d3c0800 	ldceq	8, cr0, [ip, #-0]
     7d8:	00020800 	andeq	r0, r2, r0, lsl #16
     7dc:	0000007d 	andeq	r0, r0, sp, ror r0
     7e0:	00000000 	andeq	r0, r0, r0
     7e4:	0e880000 	cdpeq	0, 8, cr0, cr8, cr0, {0}
     7e8:	0e9e0800 	cdpeq	8, 9, cr0, cr14, cr0, {0}
     7ec:	00010800 	andeq	r0, r1, r0, lsl #16
     7f0:	000e9e50 	andeq	r9, lr, r0, asr lr
     7f4:	000ea008 	andeq	sl, lr, r8
     7f8:	f3000408 	vshl.u8	d0, d8, d0
     7fc:	a09f5001 	addsge	r5, pc, r1
     800:	c808000e 	stmdagt	r8, {r1, r2, r3}
     804:	0108000e 	tsteq	r8, lr
     808:	0ec85000 	cdpeq	0, 12, cr5, cr8, cr0, {0}
     80c:	0ee40800 	cdpeq	8, 14, cr0, cr4, cr0, {0}
     810:	00040800 	andeq	r0, r4, r0, lsl #16
     814:	9f5001f3 	svcls	0x005001f3
	...
     820:	08000e88 	stmdaeq	r0, {r3, r7, r9, sl, fp}
     824:	08000e9c 	stmdaeq	r0, {r2, r3, r4, r7, r9, sl, fp}
     828:	9f300002 	svcls	0x00300002
     82c:	08000ea0 	stmdaeq	r0, {r5, r7, r9, sl, fp}
     830:	08000eba 	stmdaeq	r0, {r1, r3, r4, r5, r7, r9, sl, fp}
     834:	9f300002 	svcls	0x00300002
     838:	08000eba 	stmdaeq	r0, {r1, r3, r4, r5, r7, r9, sl, fp}
     83c:	08000ebe 	stmdaeq	r0, {r1, r2, r3, r4, r5, r7, r9, sl, fp}
     840:	be530001 	cdplt	0, 5, cr0, cr3, cr1, {0}
     844:	c008000e 	andgt	r0, r8, lr
     848:	0208000e 	andeq	r0, r8, #14
     84c:	c09f3000 	addsgt	r3, pc, r0
     850:	cd08000e 	stcgt	0, cr0, [r8, #-56]	; 0xffffffc8
     854:	0108000e 	tsteq	r8, lr
     858:	00005300 	andeq	r5, r0, r0, lsl #6
     85c:	00000000 	andeq	r0, r0, r0
     860:	0ee40000 	cdpeq	0, 14, cr0, cr4, cr0, {0}
     864:	0ef60800 	cdpeq	8, 15, cr0, cr6, cr0, {0}
     868:	00010800 	andeq	r0, r1, r0, lsl #16
     86c:	000ef650 	andeq	pc, lr, r0, asr r6	; <UNPREDICTABLE>
     870:	000f0008 	andeq	r0, pc, r8
     874:	f3000408 	vshl.u8	d0, d8, d0
     878:	009f5001 	addseq	r5, pc, r1
     87c:	0208000f 	andeq	r0, r8, #15
     880:	0108000f 	tsteq	r8, pc
     884:	0f025000 	svceq	0x00025000
     888:	0f080800 	svceq	0x00080800
     88c:	00040800 	andeq	r0, r4, r0, lsl #16
     890:	9f5001f3 	svcls	0x005001f3
	...
     89c:	08000f08 	stmdaeq	r0, {r3, r8, r9, sl, fp}
     8a0:	08000f10 	stmdaeq	r0, {r4, r8, r9, sl, fp}
     8a4:	10500001 	subsne	r0, r0, r1
     8a8:	1408000f 	strne	r0, [r8], #-15
     8ac:	0408000f 	streq	r0, [r8], #-15
     8b0:	5001f300 	andpl	pc, r1, r0, lsl #6
     8b4:	000f149f 	muleq	pc, pc, r4	; <UNPREDICTABLE>
     8b8:	000f1608 	andeq	r1, pc, r8, lsl #12
     8bc:	50000108 	andpl	r0, r0, r8, lsl #2
     8c0:	08000f16 	stmdaeq	r0, {r1, r2, r4, r8, r9, sl, fp}
     8c4:	08000f18 	stmdaeq	r0, {r3, r4, r8, r9, sl, fp}
     8c8:	01f30004 	mvnseq	r0, r4
     8cc:	00009f50 	andeq	r9, r0, r0, asr pc
     8d0:	00000000 	andeq	r0, r0, r0
     8d4:	0f180000 	svceq	0x00180000
     8d8:	0f260800 	svceq	0x00260800
     8dc:	00010800 	andeq	r0, r1, r0, lsl #16
     8e0:	000f2650 	andeq	r2, pc, r0, asr r6	; <UNPREDICTABLE>
     8e4:	000f3008 	andeq	r3, pc, r8
     8e8:	f3000408 	vshl.u8	d0, d8, d0
     8ec:	009f5001 	addseq	r5, pc, r1
     8f0:	00000000 	andeq	r0, r0, r0
     8f4:	30000000 	andcc	r0, r0, r0
     8f8:	4e08000f 	cdpmi	0, 0, cr0, cr8, cr15, {0}
     8fc:	0108000f 	tsteq	r8, pc
     900:	0f4e5000 	svceq	0x004e5000
     904:	0f5c0800 	svceq	0x005c0800
     908:	00040800 	andeq	r0, r4, r0, lsl #16
     90c:	9f5001f3 	svcls	0x005001f3
	...
     918:	08001060 	stmdaeq	r0, {r5, r6, ip}
     91c:	08001065 	stmdaeq	r0, {r0, r2, r5, r6, ip}
     920:	65500001 	ldrbvs	r0, [r0, #-1]
     924:	6c080010 	stcvs	0, cr0, [r8], {16}
     928:	04080010 	streq	r0, [r8], #-16
     92c:	5001f300 	andpl	pc, r1, r0, lsl #6
     930:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
     934:	00000000 	andeq	r0, r0, r0
     938:	00106c00 	andseq	r6, r0, r0, lsl #24
     93c:	00107108 	andseq	r7, r0, r8, lsl #2
     940:	50000108 	andpl	r0, r0, r8, lsl #2
     944:	08001071 	stmdaeq	r0, {r0, r4, r5, r6, ip}
     948:	08001078 	stmdaeq	r0, {r3, r4, r5, r6, ip}
     94c:	01f30004 	mvnseq	r0, r4
     950:	00009f50 	andeq	r9, r0, r0, asr pc
     954:	00000000 	andeq	r0, r0, r0
     958:	10780000 	rsbsne	r0, r8, r0
     95c:	108b0800 	addne	r0, fp, r0, lsl #16
     960:	00010800 	andeq	r0, r1, r0, lsl #16
     964:	00108b50 	andseq	r8, r0, r0, asr fp
     968:	00108c08 	andseq	r8, r0, r8, lsl #24
     96c:	f3000408 	vshl.u8	d0, d8, d0
     970:	8c9f5001 	ldchi	0, cr5, [pc], {1}
     974:	8e080010 	mcrhi	0, 0, r0, cr8, cr0, {0}
     978:	01080010 	tsteq	r8, r0, lsl r0
     97c:	108e5000 	addne	r5, lr, r0
     980:	10980800 	addsne	r0, r8, r0, lsl #16
     984:	00040800 	andeq	r0, r4, r0, lsl #16
     988:	9f5001f3 	svcls	0x005001f3
	...
     994:	0800107e 	stmdaeq	r0, {r1, r2, r3, r4, r5, r6, ip}
     998:	0800108b 	stmdaeq	r0, {r0, r1, r3, r7, ip}
     99c:	8c530001 	mrrchi	0, 0, r0, r3, cr1
     9a0:	98080010 	stmdals	r8, {r4}
     9a4:	01080010 	tsteq	r8, r0, lsl r0
     9a8:	00005300 	andeq	r5, r0, r0, lsl #6
     9ac:	00000000 	andeq	r0, r0, r0
     9b0:	10980000 	addsne	r0, r8, r0
     9b4:	10b80800 	adcsne	r0, r8, r0, lsl #16
     9b8:	00010800 	andeq	r0, r1, r0, lsl #16
     9bc:	0010b850 	andseq	fp, r0, r0, asr r8
     9c0:	0010c008 	andseq	ip, r0, r8
     9c4:	50000108 	andpl	r0, r0, r8, lsl #2
	...
     9d0:	08001098 	stmdaeq	r0, {r3, r4, r7, ip}
     9d4:	0800109c 	stmdaeq	r0, {r2, r3, r4, r7, ip}
     9d8:	9f300002 	svcls	0x00300002
     9dc:	0800109c 	stmdaeq	r0, {r2, r3, r4, r7, ip}
     9e0:	080010ba 	stmdaeq	r0, {r1, r3, r4, r5, r7, ip}
     9e4:	ba540001 	blt	15009f0 <__Stack_Size+0x15005f0>
     9e8:	bc080010 	stclt	0, cr0, [r8], {16}
     9ec:	03080010 	movweq	r0, #32784	; 0x8010
     9f0:	9f017400 	svcls	0x00017400
     9f4:	080010be 	stmdaeq	r0, {r1, r2, r3, r4, r5, r7, ip}
     9f8:	080010c0 	stmdaeq	r0, {r6, r7, ip}
     9fc:	00540001 	subseq	r0, r4, r1
     a00:	00000000 	andeq	r0, r0, r0
     a04:	f8000000 			; <UNDEFINED> instruction: 0xf8000000
     a08:	fc080010 	stc2	0, cr0, [r8], {16}
     a0c:	01080010 	tsteq	r8, r0, lsl r0
     a10:	10fc5000 	rscsne	r5, ip, r0
     a14:	11040800 	tstne	r4, r0, lsl #16
     a18:	00040800 	andeq	r0, r4, r0, lsl #16
     a1c:	9f5001f3 	svcls	0x005001f3
     a20:	08001104 	stmdaeq	r0, {r2, r8, ip}
     a24:	08001106 	stmdaeq	r0, {r1, r2, r8, ip}
     a28:	06500001 	ldrbeq	r0, [r0], -r1
     a2c:	14080011 	strne	r0, [r8], #-17
     a30:	04080011 	streq	r0, [r8], #-17
     a34:	5001f300 	andpl	pc, r1, r0, lsl #6
     a38:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
     a3c:	00000000 	andeq	r0, r0, r0
     a40:	0010fa00 	andseq	pc, r0, r0, lsl #20
     a44:	0010fc08 	andseq	pc, r0, r8, lsl #24
     a48:	50000108 	andpl	r0, r0, r8, lsl #2
	...
     a54:	08001142 	stmdaeq	r0, {r1, r6, r8, ip}
     a58:	08001148 	stmdaeq	r0, {r3, r6, r8, ip}
     a5c:	48500001 	ldmdami	r0, {r0}^
     a60:	4a080011 	bmi	200aac <__Stack_Size+0x2006ac>
     a64:	06080011 			; <UNDEFINED> instruction: 0x06080011
     a68:	70007300 	andvc	r7, r0, r0, lsl #6
     a6c:	4a9f2200 	bmi	fe7c9274 <SCS_BASE+0x1e7bb274>
     a70:	53080011 	movwpl	r0, #32785	; 0x8011
     a74:	01080011 	tsteq	r8, r1, lsl r0
     a78:	11625000 	cmnne	r2, r0
     a7c:	11700800 	cmnne	r0, r0, lsl #16
     a80:	00010800 	andeq	r0, r1, r0, lsl #16
     a84:	00000050 	andeq	r0, r0, r0, asr r0
     a88:	00000000 	andeq	r0, r0, r0
     a8c:	00114400 	andseq	r4, r1, r0, lsl #8
     a90:	00115a08 	andseq	r5, r1, r8, lsl #20
     a94:	54000108 	strpl	r0, [r0], #-264	; 0x108
     a98:	0800115a 	stmdaeq	r0, {r1, r3, r4, r6, r8, ip}
     a9c:	08001161 	stmdaeq	r0, {r0, r5, r6, r8, ip}
     aa0:	62500001 	subsvs	r0, r0, #1
     aa4:	64080011 	strvs	r0, [r8], #-17
     aa8:	01080011 	tsteq	r8, r1, lsl r0
     aac:	00005400 	andeq	r5, r0, r0, lsl #8
     ab0:	00000000 	andeq	r0, r0, r0
     ab4:	11480000 	mrsne	r0, (UNDEF: 72)
     ab8:	11530800 	cmpne	r3, r0, lsl #16
     abc:	00010800 	andeq	r0, r1, r0, lsl #16
     ac0:	00116253 	andseq	r6, r1, r3, asr r2
     ac4:	00117008 	andseq	r7, r1, r8
     ac8:	53000108 	movwpl	r0, #264	; 0x108
	...
     ad4:	08001170 	stmdaeq	r0, {r4, r5, r6, r8, ip}
     ad8:	0800117a 	stmdaeq	r0, {r1, r3, r4, r5, r6, r8, ip}
     adc:	7a500001 	bvc	1400ae8 <__Stack_Size+0x14006e8>
     ae0:	9a080011 	bls	200b2c <__Stack_Size+0x20072c>
     ae4:	02080011 	andeq	r0, r8, #17
     ae8:	00007400 	andeq	r7, r0, r0, lsl #8
     aec:	00000000 	andeq	r0, r0, r0
     af0:	9c000000 	stcls	0, cr0, [r0], {-0}
     af4:	aa080011 	bge	200b40 <__Stack_Size+0x200740>
     af8:	01080011 	tsteq	r8, r1, lsl r0
     afc:	11aa5000 			; <UNDEFINED> instruction: 0x11aa5000
     b00:	11b40800 			; <UNDEFINED> instruction: 0x11b40800
     b04:	00040800 	andeq	r0, r4, r0, lsl #16
     b08:	9f5001f3 	svcls	0x005001f3
	...
     b1c:	00500001 	subseq	r0, r0, r1
     b20:	00000000 	andeq	r0, r0, r0
     b24:	04000000 	streq	r0, [r0], #-0
     b28:	5001f300 	andpl	pc, r1, r0, lsl #6
     b2c:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
     b30:	00000000 	andeq	r0, r0, r0
     b34:	0011b400 	andseq	fp, r1, r0, lsl #8
     b38:	0011c208 	andseq	ip, r1, r8, lsl #4
     b3c:	50000108 	andpl	r0, r0, r8, lsl #2
     b40:	080011c2 	stmdaeq	r0, {r1, r6, r7, r8, ip}
     b44:	080011cc 	stmdaeq	r0, {r2, r3, r6, r7, r8, ip}
     b48:	01f30004 	mvnseq	r0, r4
     b4c:	00009f50 	andeq	r9, r0, r0, asr pc
	...
     b5c:	00020000 	andeq	r0, r2, r0
     b60:	00009f30 	andeq	r9, r0, r0, lsr pc
     b64:	00000000 	andeq	r0, r0, r0
     b68:	00070000 	andeq	r0, r7, r0
     b6c:	1a320070 	bne	c80d34 <__Stack_Size+0xc80934>
     b70:	009f2e30 	addseq	r2, pc, r0, lsr lr	; <UNPREDICTABLE>
	...
     b80:	02000000 	andeq	r0, r0, #0
     b84:	009f3000 	addseq	r3, pc, r0
     b88:	00000000 	andeq	r0, r0, r0
     b8c:	08000000 	stmdaeq	r0, {}	; <UNPREDICTABLE>
     b90:	08007000 	stmdaeq	r0, {ip, sp, lr}
     b94:	2e301a20 	vaddcs.f32	s2, s0, s1
     b98:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
	...
     ba8:	50000100 	andpl	r0, r0, r0, lsl #2
	...
     bb4:	01f30004 	mvnseq	r0, r4
     bb8:	00009f50 	andeq	r9, r0, r0, asr pc
     bbc:	00000000 	andeq	r0, r0, r0
     bc0:	00010000 	andeq	r0, r1, r0
     bc4:	00000050 	andeq	r0, r0, r0, asr r0
     bc8:	00000000 	andeq	r0, r0, r0
     bcc:	f3000400 	vshl.u8	d0, d0, d0
     bd0:	009f5001 	addseq	r5, pc, r1
	...
     be0:	01000000 	mrseq	r0, (UNDEF: 0)
     be4:	00005000 	andeq	r5, r0, r0
     be8:	00000000 	andeq	r0, r0, r0
     bec:	00040000 	andeq	r0, r4, r0
     bf0:	9f5001f3 	svcls	0x005001f3
	...
     bfc:	00500001 	subseq	r0, r0, r1
     c00:	00000000 	andeq	r0, r0, r0
     c04:	04000000 	streq	r0, [r0], #-0
     c08:	5001f300 	andpl	pc, r1, r0, lsl #6
     c0c:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
	...
     c1c:	30000200 	andcc	r0, r0, r0, lsl #4
     c20:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
     c24:	00000000 	andeq	r0, r0, r0
     c28:	50000100 	andpl	r0, r0, r0, lsl #2
	...
     c34:	08001200 	stmdaeq	r0, {r9, ip}
     c38:	08001222 	stmdaeq	r0, {r1, r5, r9, ip}
     c3c:	9f340002 	svcls	0x00340002
     c40:	08001222 	stmdaeq	r0, {r1, r5, r9, ip}
     c44:	08001228 	stmdaeq	r0, {r3, r5, r9, ip}
     c48:	00500001 	subseq	r0, r0, r1
     c4c:	00000000 	andeq	r0, r0, r0
     c50:	28000000 	stmdacs	r0, {}	; <UNPREDICTABLE>
     c54:	2f080012 	svccs	0x00080012
     c58:	01080012 	tsteq	r8, r2, lsl r0
     c5c:	122f5000 	eorne	r5, pc, #0
     c60:	125e0800 	subsne	r0, lr, #0, 16
     c64:	00010800 	andeq	r0, r1, r0, lsl #16
     c68:	00000054 	andeq	r0, r0, r4, asr r0
     c6c:	00000000 	andeq	r0, r0, r0
     c70:	00122800 	andseq	r2, r2, r0, lsl #16
     c74:	00123008 	andseq	r3, r2, r8
     c78:	34000208 	strcc	r0, [r0], #-520	; 0x208
     c7c:	0012309f 	mulseq	r2, pc, r0	; <UNPREDICTABLE>
     c80:	00124b08 	andseq	r4, r2, r8, lsl #22
     c84:	50000108 	andpl	r0, r0, r8, lsl #2
     c88:	0800124c 	stmdaeq	r0, {r2, r3, r6, r9, ip}
     c8c:	08001252 	stmdaeq	r0, {r1, r4, r6, r9, ip}
     c90:	54500001 	ldrbpl	r0, [r0], #-1
     c94:	5e080012 	mcrpl	0, 0, r0, cr8, cr2, {0}
     c98:	01080012 	tsteq	r8, r2, lsl r0
     c9c:	00005000 	andeq	r5, r0, r0
     ca0:	00000000 	andeq	r0, r0, r0
     ca4:	12600000 	rsbne	r0, r0, #0
     ca8:	12680800 	rsbne	r0, r8, #0, 16
     cac:	00010800 	andeq	r0, r1, r0, lsl #16
     cb0:	00126850 	andseq	r6, r2, r0, asr r8
     cb4:	00129c08 	andseq	r9, r2, r8, lsl #24
     cb8:	55000108 	strpl	r0, [r0, #-264]	; 0x108
     cbc:	0800129c 	stmdaeq	r0, {r2, r3, r4, r7, r9, ip}
     cc0:	080012a0 	stmdaeq	r0, {r5, r7, r9, ip}
     cc4:	01f30004 	mvnseq	r0, r4
     cc8:	00009f50 	andeq	r9, r0, r0, asr pc
     ccc:	00000000 	andeq	r0, r0, r0
     cd0:	12600000 	rsbne	r0, r0, #0
     cd4:	126c0800 	rsbne	r0, ip, #0, 16
     cd8:	00020800 	andeq	r0, r2, r0, lsl #16
     cdc:	126c9f34 	rsbne	r9, ip, #52, 30	; 0xd0
     ce0:	12760800 	rsbsne	r0, r6, #0, 16
     ce4:	00010800 	andeq	r0, r1, r0, lsl #16
     ce8:	00128c50 	andseq	r8, r2, r0, asr ip
     cec:	0012a008 	andseq	sl, r2, r8
     cf0:	50000108 	andpl	r0, r0, r8, lsl #2
	...
     d04:	9f340002 	svcls	0x00340002
	...
     d10:	00500001 	subseq	r0, r0, r1
     d14:	00000000 	andeq	r0, r0, r0
     d18:	01000000 	mrseq	r0, (UNDEF: 0)
     d1c:	00005000 	andeq	r5, r0, r0
	...
     d2c:	00020000 	andeq	r0, r2, r0
     d30:	00009f34 	andeq	r9, r0, r4, lsr pc
     d34:	00000000 	andeq	r0, r0, r0
     d38:	00010000 	andeq	r0, r1, r0
     d3c:	00000050 	andeq	r0, r0, r0, asr r0
     d40:	00000000 	andeq	r0, r0, r0
     d44:	50000100 	andpl	r0, r0, r0, lsl #2
	...
     d50:	00500001 	subseq	r0, r0, r1
     d54:	00000000 	andeq	r0, r0, r0
     d58:	a0000000 	andge	r0, r0, r0
     d5c:	a6080012 			; <UNDEFINED> instruction: 0xa6080012
     d60:	01080012 	tsteq	r8, r2, lsl r0
     d64:	12a65000 	adcne	r5, r6, #0
     d68:	12e20800 	rscne	r0, r2, #0, 16
     d6c:	00010800 	andeq	r0, r1, r0, lsl #16
     d70:	0012e256 	andseq	lr, r2, r6, asr r2
     d74:	0012e808 	andseq	lr, r2, r8, lsl #16
     d78:	f3000408 	vshl.u8	d0, d8, d0
     d7c:	009f5001 	addseq	r5, pc, r1
     d80:	00000000 	andeq	r0, r0, r0
     d84:	a0000000 	andge	r0, r0, r0
     d88:	ab080012 	blge	200dd8 <__Stack_Size+0x2009d8>
     d8c:	01080012 	tsteq	r8, r2, lsl r0
     d90:	12ab5100 	adcne	r5, fp, #0, 2
     d94:	12ca0800 	sbcne	r0, sl, #0, 16
     d98:	00010800 	andeq	r0, r1, r0, lsl #16
     d9c:	0012ca55 	andseq	ip, r2, r5, asr sl
     da0:	0012e808 	andseq	lr, r2, r8, lsl #16
     da4:	f3000408 	vshl.u8	d0, d8, d0
     da8:	009f5101 	addseq	r5, pc, r1, lsl #2
     dac:	00000000 	andeq	r0, r0, r0
     db0:	a0000000 	andge	r0, r0, r0
     db4:	ac080012 	stcge	0, cr0, [r8], {18}
     db8:	02080012 	andeq	r0, r8, #18
     dbc:	ac9f3400 	cfldrsge	mvf3, [pc], {0}
     dc0:	b4080012 	strlt	r0, [r8], #-18
     dc4:	01080012 	tsteq	r8, r2, lsl r0
     dc8:	12c45000 	sbcne	r5, r4, #0
     dcc:	12ce0800 	sbcne	r0, lr, #0, 16
     dd0:	00010800 	andeq	r0, r1, r0, lsl #16
     dd4:	0012d250 	andseq	sp, r2, r0, asr r2
     dd8:	0012e808 	andseq	lr, r2, r8, lsl #16
     ddc:	50000108 	andpl	r0, r0, r8, lsl #2
	...
     df0:	00500001 	subseq	r0, r0, r1
     df4:	00000000 	andeq	r0, r0, r0
     df8:	01000000 	mrseq	r0, (UNDEF: 0)
     dfc:	00005500 	andeq	r5, r0, r0, lsl #10
     e00:	00000000 	andeq	r0, r0, r0
     e04:	00040000 	andeq	r0, r4, r0
     e08:	9f5001f3 	svcls	0x005001f3
	...
     e1c:	00510001 	subseq	r0, r1, r1
     e20:	00000000 	andeq	r0, r0, r0
     e24:	04000000 	streq	r0, [r0], #-0
     e28:	5101f300 	mrspl	pc, SP_irq	; <UNPREDICTABLE>
     e2c:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
	...
     e3c:	34000200 	strcc	r0, [r0], #-512	; 0x200
     e40:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
     e44:	00000000 	andeq	r0, r0, r0
     e48:	50000100 	andpl	r0, r0, r0, lsl #2
	...
     e54:	00500001 	subseq	r0, r0, r1
	...
     e64:	01000000 	mrseq	r0, (UNDEF: 0)
     e68:	00005000 	andeq	r5, r0, r0
     e6c:	00000000 	andeq	r0, r0, r0
     e70:	00010000 	andeq	r0, r1, r0
     e74:	00000056 	andeq	r0, r0, r6, asr r0
     e78:	00000000 	andeq	r0, r0, r0
     e7c:	f3000400 	vshl.u8	d0, d0, d0
     e80:	009f5001 	addseq	r5, pc, r1
	...
     e90:	01000000 	mrseq	r0, (UNDEF: 0)
     e94:	00005100 	andeq	r5, r0, r0, lsl #2
     e98:	00000000 	andeq	r0, r0, r0
     e9c:	00040000 	andeq	r0, r4, r0
     ea0:	9f5101f3 	svcls	0x005101f3
	...
     eb4:	9f340002 	svcls	0x00340002
	...
     ec0:	00500001 	subseq	r0, r0, r1
     ec4:	00000000 	andeq	r0, r0, r0
     ec8:	01000000 	mrseq	r0, (UNDEF: 0)
     ecc:	00005000 	andeq	r5, r0, r0
	...
     edc:	00010000 	andeq	r0, r1, r0
     ee0:	00000050 	andeq	r0, r0, r0, asr r0
     ee4:	00000000 	andeq	r0, r0, r0
     ee8:	70000400 	andvc	r0, r0, r0, lsl #8
     eec:	009f2000 	addseq	r2, pc, r0
     ef0:	00000000 	andeq	r0, r0, r0
     ef4:	04000000 	streq	r0, [r0], #-0
     ef8:	20007400 	andcs	r7, r0, r0, lsl #8
     efc:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
     f00:	00000000 	andeq	r0, r0, r0
     f04:	54000100 	strpl	r0, [r0], #-256	; 0x100
	...
     f10:	01f30005 	mvnseq	r0, r5
     f14:	009f2050 	addseq	r2, pc, r0, asr r0	; <UNPREDICTABLE>
	...
     f24:	07000000 	streq	r0, [r0, -r0]
     f28:	20007000 	andcs	r7, r0, r0
     f2c:	9f1aff08 	svcls	0x001aff08
	...
     f38:	00740007 	rsbseq	r0, r4, r7
     f3c:	1aff0820 	bne	fffc2fc4 <SCS_BASE+0x1ffb4fc4>
     f40:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
     f44:	00000000 	andeq	r0, r0, r0
     f48:	74000600 	strvc	r0, [r0], #-1536	; 0x600
     f4c:	1aff0800 	bne	fffc2f54 <SCS_BASE+0x1ffb4f54>
     f50:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
     f54:	00000000 	andeq	r0, r0, r0
     f58:	f3000800 	vsub.i8	d0, d0, d0
     f5c:	08205001 	stmdaeq	r0!, {r0, ip, lr}
     f60:	009f1aff 			; <UNDEFINED> instruction: 0x009f1aff
	...
     f70:	0a000000 	beq	f78 <__Stack_Size+0xb78>
     f74:	20007000 	andcs	r7, r0, r0
     f78:	1aff000a 	bne	fffc0fa8 <SCS_BASE+0x1ffb2fa8>
     f7c:	009f2538 	addseq	r2, pc, r8, lsr r5	; <UNPREDICTABLE>
     f80:	00000000 	andeq	r0, r0, r0
     f84:	0a000000 	beq	f8c <__Stack_Size+0xb8c>
     f88:	20007400 	andcs	r7, r0, r0, lsl #8
     f8c:	1aff000a 	bne	fffc0fbc <SCS_BASE+0x1ffb2fbc>
     f90:	009f2538 	addseq	r2, pc, r8, lsr r5	; <UNPREDICTABLE>
     f94:	00000000 	andeq	r0, r0, r0
     f98:	09000000 	stmdbeq	r0, {}	; <UNPREDICTABLE>
     f9c:	0a007400 	beq	1dfa4 <__Stack_Size+0x1dba4>
     fa0:	381aff00 	ldmdacc	sl, {r8, r9, sl, fp, ip, sp, lr, pc}
     fa4:	00009f25 	andeq	r9, r0, r5, lsr #30
     fa8:	00000000 	andeq	r0, r0, r0
     fac:	000b0000 	andeq	r0, fp, r0
     fb0:	205001f3 	ldrshcs	r0, [r0], #-19	; 0xffffffed
     fb4:	1aff000a 	bne	fffc0fe4 <SCS_BASE+0x1ffb2fe4>
     fb8:	009f2538 	addseq	r2, pc, r8, lsr r5	; <UNPREDICTABLE>
	...
     fc8:	0b000000 	bleq	fd0 <__Stack_Size+0xbd0>
     fcc:	20007000 	andcs	r7, r0, r0
     fd0:	2440ff08 	strbcs	pc, [r0], #-3848	; 0xf08	; <UNPREDICTABLE>
     fd4:	9f25401a 	svcls	0x0025401a
	...
     fe0:	0074000b 	rsbseq	r0, r4, fp
     fe4:	40ff0820 	rscsmi	r0, pc, r0, lsr #16
     fe8:	25401a24 	strbcs	r1, [r0, #-2596]	; 0xa24
     fec:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
     ff0:	00000000 	andeq	r0, r0, r0
     ff4:	74000a00 	strvc	r0, [r0], #-2560	; 0xa00
     ff8:	40ff0800 	rscsmi	r0, pc, r0, lsl #16
     ffc:	25401a24 	strbcs	r1, [r0, #-2596]	; 0xa24
    1000:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    1004:	00000000 	andeq	r0, r0, r0
    1008:	f3000c00 			; <UNDEFINED> instruction: 0xf3000c00
    100c:	08205001 	stmdaeq	r0!, {r0, ip, lr}
    1010:	1a2440ff 	bne	911414 <__Stack_Size+0x911014>
    1014:	009f2540 	addseq	r2, pc, r0, asr #10
	...
    1024:	06000000 	streq	r0, [r0], -r0
    1028:	20007000 	andcs	r7, r0, r0
    102c:	009f2548 	addseq	r2, pc, r8, asr #10
    1030:	00000000 	andeq	r0, r0, r0
    1034:	06000000 	streq	r0, [r0], -r0
    1038:	20007400 	andcs	r7, r0, r0, lsl #8
    103c:	009f2548 	addseq	r2, pc, r8, asr #10
    1040:	00000000 	andeq	r0, r0, r0
    1044:	05000000 	streq	r0, [r0, #-0]
    1048:	48007400 	stmdami	r0, {sl, ip, sp, lr}
    104c:	00009f25 	andeq	r9, r0, r5, lsr #30
    1050:	00000000 	andeq	r0, r0, r0
    1054:	00070000 	andeq	r0, r7, r0
    1058:	205001f3 	ldrshcs	r0, [r0], #-19	; 0xffffffed
    105c:	009f2548 	addseq	r2, pc, r8, asr #10
	...
    106c:	02000000 	andeq	r0, r0, #0
    1070:	009f3400 	addseq	r3, pc, r0, lsl #8
    1074:	00000000 	andeq	r0, r0, r0
    1078:	01000000 	mrseq	r0, (UNDEF: 0)
    107c:	00005000 	andeq	r5, r0, r0
    1080:	00000000 	andeq	r0, r0, r0
    1084:	00010000 	andeq	r0, r1, r0
    1088:	00000050 	andeq	r0, r0, r0, asr r0
    108c:	00000000 	andeq	r0, r0, r0
    1090:	50000100 	andpl	r0, r0, r0, lsl #2
	...
    109c:	00500001 	subseq	r0, r0, r1
    10a0:	00000000 	andeq	r0, r0, r0
    10a4:	01000000 	mrseq	r0, (UNDEF: 0)
    10a8:	00005000 	andeq	r5, r0, r0
    10ac:	00000000 	andeq	r0, r0, r0
    10b0:	00010000 	andeq	r0, r1, r0
    10b4:	00000050 	andeq	r0, r0, r0, asr r0
	...
    10c4:	50000100 	andpl	r0, r0, r0, lsl #2
	...
    10d0:	01f30004 	mvnseq	r0, r4
    10d4:	00009f50 	andeq	r9, r0, r0, asr pc
	...
    10e4:	00020000 	andeq	r0, r2, r0
    10e8:	00009f34 	andeq	r9, r0, r4, lsr pc
    10ec:	00000000 	andeq	r0, r0, r0
    10f0:	00010000 	andeq	r0, r1, r0
    10f4:	00000050 	andeq	r0, r0, r0, asr r0
    10f8:	00000000 	andeq	r0, r0, r0
    10fc:	50000100 	andpl	r0, r0, r0, lsl #2
	...
    1108:	00500001 	subseq	r0, r0, r1
	...
    1118:	01000000 	mrseq	r0, (UNDEF: 0)
    111c:	00005000 	andeq	r5, r0, r0
    1120:	00000000 	andeq	r0, r0, r0
    1124:	00040000 	andeq	r0, r4, r0
    1128:	9f5001f3 	svcls	0x005001f3
	...
    113c:	00510001 	subseq	r0, r1, r1
    1140:	00000000 	andeq	r0, r0, r0
    1144:	04000000 	streq	r0, [r0], #-0
    1148:	5101f300 	mrspl	pc, SP_irq	; <UNPREDICTABLE>
    114c:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
	...
    115c:	52000100 	andpl	r0, r0, #0, 2
	...
    1168:	01f30004 	mvnseq	r0, r4
    116c:	00009f52 	andeq	r9, r0, r2, asr pc
	...
    117c:	00020000 	andeq	r0, r2, r0
    1180:	00009f34 	andeq	r9, r0, r4, lsr pc
    1184:	00000000 	andeq	r0, r0, r0
    1188:	00010000 	andeq	r0, r1, r0
    118c:	00000050 	andeq	r0, r0, r0, asr r0
    1190:	00000000 	andeq	r0, r0, r0
    1194:	50000100 	andpl	r0, r0, r0, lsl #2
	...
    11a8:	00500001 	subseq	r0, r0, r1
    11ac:	00000000 	andeq	r0, r0, r0
    11b0:	04000000 	streq	r0, [r0], #-0
    11b4:	5001f300 	andpl	pc, r1, r0, lsl #6
    11b8:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
	...
    11c8:	30000200 	andcc	r0, r0, r0, lsl #4
    11cc:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    11d0:	00000000 	andeq	r0, r0, r0
    11d4:	70000c00 	andvc	r0, r0, r0, lsl #24
    11d8:	ffff0a00 			; <UNDEFINED> instruction: 0xffff0a00
    11dc:	1a00731a 	bne	1de4c <__Stack_Size+0x1da4c>
    11e0:	009f2e30 	addseq	r2, pc, r0, lsr lr	; <UNPREDICTABLE>
    11e4:	00000000 	andeq	r0, r0, r0
    11e8:	0d000000 	stceq	0, cr0, [r0, #-0]
    11ec:	5001f300 	andpl	pc, r1, r0, lsl #6
    11f0:	1affff0a 	bne	e20 <__Stack_Size+0xa20>
    11f4:	301a0073 	andscc	r0, sl, r3, ror r0
    11f8:	00009f2e 	andeq	r9, r0, lr, lsr #30
	...
    1208:	00010000 	andeq	r0, r1, r0
    120c:	00000050 	andeq	r0, r0, r0, asr r0
    1210:	00000000 	andeq	r0, r0, r0
    1214:	f3000400 	vshl.u8	d0, d0, d0
    1218:	009f5001 	addseq	r5, pc, r1
    121c:	00000000 	andeq	r0, r0, r0
    1220:	01000000 	mrseq	r0, (UNDEF: 0)
    1224:	00005000 	andeq	r5, r0, r0
    1228:	00000000 	andeq	r0, r0, r0
    122c:	00040000 	andeq	r0, r4, r0
    1230:	9f5001f3 	svcls	0x005001f3
	...
    123c:	00500001 	subseq	r0, r0, r1
    1240:	00000000 	andeq	r0, r0, r0
    1244:	04000000 	streq	r0, [r0], #-0
    1248:	5001f300 	andpl	pc, r1, r0, lsl #6
    124c:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    1250:	00000000 	andeq	r0, r0, r0
    1254:	50000100 	andpl	r0, r0, r0, lsl #2
	...
    1260:	01f30004 	mvnseq	r0, r4
    1264:	00009f50 	andeq	r9, r0, r0, asr pc
    1268:	00000000 	andeq	r0, r0, r0
    126c:	00010000 	andeq	r0, r1, r0
    1270:	00000050 	andeq	r0, r0, r0, asr r0
    1274:	00000000 	andeq	r0, r0, r0
    1278:	f3000400 	vshl.u8	d0, d0, d0
    127c:	009f5001 	addseq	r5, pc, r1
    1280:	00000000 	andeq	r0, r0, r0
    1284:	01000000 	mrseq	r0, (UNDEF: 0)
    1288:	00005000 	andeq	r5, r0, r0
    128c:	00000000 	andeq	r0, r0, r0
    1290:	00040000 	andeq	r0, r4, r0
    1294:	9f5001f3 	svcls	0x005001f3
	...
    12a0:	00500001 	subseq	r0, r0, r1
    12a4:	00000000 	andeq	r0, r0, r0
    12a8:	04000000 	streq	r0, [r0], #-0
    12ac:	5001f300 	andpl	pc, r1, r0, lsl #6
    12b0:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    12b4:	00000000 	andeq	r0, r0, r0
    12b8:	50000100 	andpl	r0, r0, r0, lsl #2
	...
    12c4:	0800130c 	stmdaeq	r0, {r2, r3, r8, r9, ip}
    12c8:	08001328 	stmdaeq	r0, {r3, r5, r8, r9, ip}
    12cc:	28510001 	ldmdacs	r1, {r0}^
    12d0:	a8080013 	stmdage	r8, {r0, r1, r4}
    12d4:	04080013 	streq	r0, [r8], #-19
    12d8:	5101f300 	mrspl	pc, SP_irq	; <UNPREDICTABLE>
    12dc:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    12e0:	00000000 	andeq	r0, r0, r0
    12e4:	00130c00 	andseq	r0, r3, r0, lsl #24
    12e8:	00131c08 	andseq	r1, r3, r8, lsl #24
    12ec:	30000208 	andcc	r0, r0, r8, lsl #4
    12f0:	00131c9f 	mulseq	r3, pc, ip	; <UNPREDICTABLE>
    12f4:	00132008 	andseq	r2, r3, r8
    12f8:	73000608 	movwvc	r0, #1544	; 0x608
    12fc:	1aff0800 	bne	fffc3304 <SCS_BASE+0x1ffb5304>
    1300:	0013209f 	mulseq	r3, pc, r0	; <UNPREDICTABLE>
    1304:	0013a808 	andseq	sl, r3, r8, lsl #16
    1308:	53000108 	movwpl	r0, #264	; 0x108
	...
    1314:	0800130c 	stmdaeq	r0, {r2, r3, r8, r9, ip}
    1318:	0800132a 	stmdaeq	r0, {r1, r3, r5, r8, r9, ip}
    131c:	9f300002 	svcls	0x00300002
    1320:	08001332 	stmdaeq	r0, {r1, r4, r5, r8, r9, ip}
    1324:	08001362 	stmdaeq	r0, {r1, r5, r6, r8, r9, ip}
    1328:	76570001 	ldrbvc	r0, [r7], -r1
    132c:	a6080013 			; <UNDEFINED> instruction: 0xa6080013
    1330:	01080013 	tsteq	r8, r3, lsl r0
    1334:	00005700 	andeq	r5, r0, r0, lsl #14
    1338:	00000000 	andeq	r0, r0, r0
    133c:	130c0000 	movwne	r0, #49152	; 0xc000
    1340:	132a0800 	teqne	sl, #0, 16
    1344:	00020800 	andeq	r0, r2, r0, lsl #16
    1348:	132a9f30 	teqne	sl, #48, 30	; 0xc0
    134c:	13620800 	cmnne	r2, #0, 16
    1350:	00010800 	andeq	r0, r1, r0, lsl #16
    1354:	00136854 	andseq	r6, r3, r4, asr r8
    1358:	00136a08 	andseq	r6, r3, r8, lsl #20
    135c:	30000208 	andcc	r0, r0, r8, lsl #4
    1360:	00136a9f 	mulseq	r3, pc, sl	; <UNPREDICTABLE>
    1364:	0013a608 	andseq	sl, r3, r8, lsl #12
    1368:	54000108 	strpl	r0, [r0], #-264	; 0x108
	...
    1374:	0800130c 	stmdaeq	r0, {r2, r3, r8, r9, ip}
    1378:	0800132a 	stmdaeq	r0, {r1, r3, r5, r8, r9, ip}
    137c:	9f300002 	svcls	0x00300002
    1380:	0800132e 	stmdaeq	r0, {r1, r2, r3, r5, r8, r9, ip}
    1384:	08001336 	stmdaeq	r0, {r1, r2, r4, r5, r8, r9, ip}
    1388:	36560001 	ldrbcc	r0, [r6], -r1
    138c:	3a080013 	bcc	2013e0 <__Stack_Size+0x200fe0>
    1390:	05080013 	streq	r0, [r8, #-19]
    1394:	32007400 	andcc	r7, r0, #0, 8
    1398:	133a9f24 	teqne	sl, #36, 30	; 0x90
    139c:	135a0800 	cmpne	sl, #0, 16
    13a0:	00010800 	andeq	r0, r1, r0, lsl #16
    13a4:	0013725e 	andseq	r7, r3, lr, asr r2
    13a8:	00137a08 	andseq	r7, r3, r8, lsl #20
    13ac:	56000108 	strpl	r0, [r0], -r8, lsl #2
    13b0:	0800137a 	stmdaeq	r0, {r1, r3, r4, r5, r6, r8, r9, ip}
    13b4:	0800137e 	stmdaeq	r0, {r1, r2, r3, r4, r5, r6, r8, r9, ip}
    13b8:	00740005 	rsbseq	r0, r4, r5
    13bc:	7e9f2432 	mrcvc	4, 4, r2, cr15, cr2, {1}
    13c0:	9e080013 	mcrls	0, 0, r0, cr8, cr3, {0}
    13c4:	01080013 	tsteq	r8, r3, lsl r0
    13c8:	00005e00 	andeq	r5, r0, r0, lsl #28
    13cc:	00000000 	andeq	r0, r0, r0
    13d0:	130c0000 	movwne	r0, #49152	; 0xc000
    13d4:	13280800 	teqne	r8, #0, 16
    13d8:	00020800 	andeq	r0, r2, r0, lsl #16
    13dc:	13289f30 	teqne	r8, #48, 30	; 0xc0
    13e0:	13620800 	cmnne	r2, #0, 16
    13e4:	00010800 	andeq	r0, r1, r0, lsl #16
    13e8:	00136851 	andseq	r6, r3, r1, asr r8
    13ec:	0013a608 	andseq	sl, r3, r8, lsl #12
    13f0:	51000108 	tstpl	r0, r8, lsl #2
	...
    13fc:	0800130c 	stmdaeq	r0, {r2, r3, r8, r9, ip}
    1400:	0800132a 	stmdaeq	r0, {r1, r3, r5, r8, r9, ip}
    1404:	9f300002 	svcls	0x00300002
    1408:	0800133a 	stmdaeq	r0, {r1, r3, r4, r5, r8, r9, ip}
    140c:	08001340 	stmdaeq	r0, {r6, r8, r9, ip}
    1410:	7e3f0005 	cdpvc	0, 3, cr0, cr15, cr5, {0}
    1414:	409f2400 	addsmi	r2, pc, r0, lsl #8
    1418:	4a080013 	bmi	20146c <__Stack_Size+0x20106c>
    141c:	01080013 	tsteq	r8, r3, lsl r0
    1420:	134a5600 	movtne	r5, #42496	; 0xa600
    1424:	135a0800 	cmpne	sl, #0, 16
    1428:	00050800 	andeq	r0, r5, r0, lsl #16
    142c:	24007e3f 	strcs	r7, [r0], #-3647	; 0xe3f
    1430:	00137e9f 	mulseq	r3, pc, lr	; <UNPREDICTABLE>
    1434:	00138408 	andseq	r8, r3, r8, lsl #8
    1438:	3f000508 	svccc	0x00000508
    143c:	9f24007e 	svcls	0x0024007e
    1440:	08001384 	stmdaeq	r0, {r2, r7, r8, r9, ip}
    1444:	0800138e 	stmdaeq	r0, {r1, r2, r3, r7, r8, r9, ip}
    1448:	8e560001 	cdphi	0, 5, cr0, cr6, cr1, {0}
    144c:	9e080013 	mcrls	0, 0, r0, cr8, cr3, {0}
    1450:	05080013 	streq	r0, [r8, #-19]
    1454:	007e3f00 	rsbseq	r3, lr, r0, lsl #30
    1458:	00009f24 	andeq	r9, r0, r4, lsr #30
    145c:	00000000 	andeq	r0, r0, r0
    1460:	13a80000 			; <UNDEFINED> instruction: 0x13a80000
    1464:	13b00800 	movsne	r0, #0, 16
    1468:	00010800 	andeq	r0, r1, r0, lsl #16
    146c:	0013b050 	andseq	fp, r3, r0, asr r0
    1470:	0013b408 	andseq	fp, r3, r8, lsl #8
    1474:	f3000408 	vshl.u8	d0, d8, d0
    1478:	009f5001 	addseq	r5, pc, r1
    147c:	00000000 	andeq	r0, r0, r0
    1480:	a8000000 	stmdage	r0, {}	; <UNPREDICTABLE>
    1484:	aa080013 	bge	2014d8 <__Stack_Size+0x2010d8>
    1488:	02080013 	andeq	r0, r8, #19
    148c:	aa9f3000 	bge	fe7cd494 <SCS_BASE+0x1e7bf494>
    1490:	b4080013 	strlt	r0, [r8], #-19
    1494:	0c080013 	stceq	0, cr0, [r8], {19}
    1498:	0a007100 	beq	1d8a0 <__Stack_Size+0x1d4a0>
    149c:	731affff 	tstvc	sl, #1020	; 0x3fc
    14a0:	2e301a00 	vaddcs.f32	s2, s0, s0
    14a4:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
	...
    14b4:	50000100 	andpl	r0, r0, r0, lsl #2
	...
    14c0:	01f30004 	mvnseq	r0, r4
    14c4:	00009f50 	andeq	r9, r0, r0, asr pc
	...
    14d4:	00010000 	andeq	r0, r1, r0
    14d8:	00000050 	andeq	r0, r0, r0, asr r0
    14dc:	00000000 	andeq	r0, r0, r0
    14e0:	f3000400 	vshl.u8	d0, d0, d0
    14e4:	009f5001 	addseq	r5, pc, r1
	...
    14f4:	02000000 	andeq	r0, r0, #0
    14f8:	009f3000 	addseq	r3, pc, r0
    14fc:	00000000 	andeq	r0, r0, r0
    1500:	0c000000 	stceq	0, cr0, [r0], {-0}
    1504:	0a007100 	beq	1d90c <__Stack_Size+0x1d50c>
    1508:	731affff 	tstvc	sl, #1020	; 0x3fc
    150c:	2e301a00 	vaddcs.f32	s2, s0, s0
    1510:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
	...
    1520:	50000100 	andpl	r0, r0, r0, lsl #2
	...
    152c:	01f30004 	mvnseq	r0, r4
    1530:	00009f50 	andeq	r9, r0, r0, asr pc
	...
    1540:	00040000 	andeq	r0, r4, r0
    1544:	9f243c40 	svcls	0x00243c40
	...
    1550:	00530001 	subseq	r0, r3, r1
	...
    1560:	01000000 	mrseq	r0, (UNDEF: 0)
    1564:	00005000 	andeq	r5, r0, r0
    1568:	00000000 	andeq	r0, r0, r0
    156c:	00040000 	andeq	r0, r4, r0
    1570:	9f5001f3 	svcls	0x005001f3
	...
    1584:	00510001 	subseq	r0, r1, r1
    1588:	00000000 	andeq	r0, r0, r0
    158c:	04000000 	streq	r0, [r0], #-0
    1590:	5101f300 	mrspl	pc, SP_irq	; <UNPREDICTABLE>
    1594:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
	...
    15a4:	30000200 	andcc	r0, r0, r0, lsl #4
    15a8:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    15ac:	00000000 	andeq	r0, r0, r0
    15b0:	73000f00 	movwvc	r0, #3840	; 0xf00
    15b4:	ff800a00 			; <UNDEFINED> instruction: 0xff800a00
    15b8:	0800701a 	stmdaeq	r0, {r1, r3, r4, ip, sp, lr}
    15bc:	24341aff 	ldrtcs	r1, [r4], #-2815	; 0xaff
    15c0:	00009f21 	andeq	r9, r0, r1, lsr #30
    15c4:	00000000 	andeq	r0, r0, r0
    15c8:	00010000 	andeq	r0, r1, r0
    15cc:	00000050 	andeq	r0, r0, r0, asr r0
    15d0:	00000000 	andeq	r0, r0, r0
    15d4:	0013bc00 	andseq	fp, r3, r0, lsl #24
    15d8:	0013fe08 	andseq	pc, r3, r8, lsl #28
    15dc:	50000108 	andpl	r0, r0, r8, lsl #2
    15e0:	080013fe 	stmdaeq	r0, {r1, r2, r3, r4, r5, r6, r7, r8, r9, ip}
    15e4:	08001410 	stmdaeq	r0, {r4, sl, ip}
    15e8:	01f30004 	mvnseq	r0, r4
    15ec:	00009f50 	andeq	r9, r0, r0, asr pc
    15f0:	00000000 	andeq	r0, r0, r0
    15f4:	13bc0000 			; <UNDEFINED> instruction: 0x13bc0000
    15f8:	13cc0800 	bicne	r0, ip, #0, 16
    15fc:	00020800 	andeq	r0, r2, r0, lsl #16
    1600:	13cc9f30 	bicne	r9, ip, #48, 30	; 0xc0
    1604:	14020800 	strne	r0, [r2], #-2048	; 0x800
    1608:	00010800 	andeq	r0, r1, r0, lsl #16
    160c:	00140252 	andseq	r0, r4, r2, asr r2
    1610:	00141008 	andseq	r1, r4, r8
    1614:	f3000808 	vsub.i8	d0, d0, d8
    1618:	ff0a5001 			; <UNDEFINED> instruction: 0xff0a5001
    161c:	009f1aff 			; <UNDEFINED> instruction: 0x009f1aff
    1620:	00000000 	andeq	r0, r0, r0
    1624:	bc000000 	stclt	0, cr0, [r0], {-0}
    1628:	de080013 	mcrle	0, 0, r0, cr8, cr3, {0}
    162c:	02080013 	andeq	r0, r8, #19
    1630:	de9f3000 	cdple	0, 9, cr3, cr15, cr0, {0}
    1634:	fa080013 	blx	201688 <__Stack_Size+0x201288>
    1638:	0b080013 	bleq	20168c <__Stack_Size+0x20128c>
    163c:	00703300 	rsbseq	r3, r0, r0, lsl #6
    1640:	1a243f4e 	bne	911380 <__Stack_Size+0x910f80>
    1644:	9f242540 	svcls	0x00242540
	...
    1650:	080013bc 	stmdaeq	r0, {r2, r3, r4, r5, r7, r8, r9, ip}
    1654:	080013ca 	stmdaeq	r0, {r1, r3, r6, r7, r8, r9, ip}
    1658:	9f300002 	svcls	0x00300002
    165c:	080013ca 	stmdaeq	r0, {r1, r3, r6, r7, r8, r9, ip}
    1660:	08001410 	stmdaeq	r0, {r4, sl, ip}
    1664:	00530001 	subseq	r0, r3, r1
    1668:	00000000 	andeq	r0, r0, r0
    166c:	bc000000 	stclt	0, cr0, [r0], {-0}
    1670:	ca080013 	bgt	2016c4 <__Stack_Size+0x2012c4>
    1674:	02080013 	andeq	r0, r8, #19
    1678:	ca9f3000 	bgt	fe7cd680 <SCS_BASE+0x1e7bf680>
    167c:	fe080013 	mcr2	0, 0, r0, cr8, cr3, {0}
    1680:	09080013 	stmdbeq	r8, {r0, r1, r4}
    1684:	4e007000 	cdpmi	0, 0, cr7, cr0, cr0, {0}
    1688:	401a243f 	andsmi	r2, sl, pc, lsr r4
    168c:	13fe9f25 	mvnsne	r9, #37, 30	; 0x94
    1690:	14100800 	ldrne	r0, [r0], #-2048	; 0x800
    1694:	000a0800 	andeq	r0, sl, r0, lsl #16
    1698:	4e5001f3 	mrcmi	1, 2, r0, cr0, cr3, {7}
    169c:	401a243f 	andsmi	r2, sl, pc, lsr r4
    16a0:	00009f25 	andeq	r9, r0, r5, lsr #30
	...
    16b0:	00010000 	andeq	r0, r1, r0
    16b4:	00000050 	andeq	r0, r0, r0, asr r0
    16b8:	00000000 	andeq	r0, r0, r0
    16bc:	f3000400 	vshl.u8	d0, d0, d0
    16c0:	009f5001 	addseq	r5, pc, r1
	...
    16d0:	01000000 	mrseq	r0, (UNDEF: 0)
    16d4:	00005100 	andeq	r5, r0, r0, lsl #2
    16d8:	00000000 	andeq	r0, r0, r0
    16dc:	00040000 	andeq	r0, r4, r0
    16e0:	9f5101f3 	svcls	0x005101f3
	...
    16f4:	9f300002 	svcls	0x00300002
	...
    1700:	733f0005 	teqvc	pc, #5
    1704:	009f2400 	addseq	r2, pc, r0, lsl #8
    1708:	00000000 	andeq	r0, r0, r0
    170c:	01000000 	mrseq	r0, (UNDEF: 0)
    1710:	00005200 	andeq	r5, r0, r0, lsl #4
    1714:	00000000 	andeq	r0, r0, r0
    1718:	00050000 	andeq	r0, r5, r0
    171c:	2400733f 	strcs	r7, [r0], #-831	; 0x33f
    1720:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
	...
    1730:	30000200 	andcc	r0, r0, r0, lsl #4
    1734:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    1738:	00000000 	andeq	r0, r0, r0
    173c:	52000100 	andpl	r0, r0, #0, 2
	...
    1750:	9f300002 	svcls	0x00300002
	...
    175c:	9f310002 	svcls	0x00310002
	...
    1768:	9f320002 	svcls	0x00320002
	...
    1774:	9f330002 	svcls	0x00330002
	...
    1780:	08001410 	stmdaeq	r0, {r4, sl, ip}
    1784:	08001414 	stmdaeq	r0, {r2, r4, sl, ip}
    1788:	14500001 	ldrbne	r0, [r0], #-1
    178c:	24080014 	strcs	r0, [r8], #-20
    1790:	04080014 	streq	r0, [r8], #-20
    1794:	5001f300 	andpl	pc, r1, r0, lsl #6
    1798:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    179c:	00000000 	andeq	r0, r0, r0
    17a0:	00142400 	andseq	r2, r4, r0, lsl #8
    17a4:	00143c08 	andseq	r3, r4, r8, lsl #24
    17a8:	30000208 	andcc	r0, r0, r8, lsl #4
    17ac:	00143c9f 	mulseq	r4, pc, ip	; <UNPREDICTABLE>
    17b0:	00144408 	andseq	r4, r4, r8, lsl #8
    17b4:	54000108 	strpl	r0, [r0], #-264	; 0x108
    17b8:	08001444 	stmdaeq	r0, {r2, r6, sl, ip}
    17bc:	0800145a 	stmdaeq	r0, {r1, r3, r4, r6, sl, ip}
    17c0:	5a510001 	bpl	14417cc <__Stack_Size+0x14413cc>
    17c4:	6c080014 	stcvs	0, cr0, [r8], {20}
    17c8:	01080014 	tsteq	r8, r4, lsl r0
    17cc:	146c5200 	strbtne	r5, [ip], #-512	; 0x200
    17d0:	146e0800 	strbtne	r0, [lr], #-2048	; 0x800
    17d4:	00060800 	andeq	r0, r6, r0, lsl #16
    17d8:	00710072 	rsbseq	r0, r1, r2, ror r0
    17dc:	146e9f1a 	strbtne	r9, [lr], #-3866	; 0xf1a
    17e0:	14700800 	ldrbtne	r0, [r0], #-2048	; 0x800
    17e4:	00010800 	andeq	r0, r1, r0, lsl #16
    17e8:	00148a52 	andseq	r8, r4, r2, asr sl
    17ec:	0014a808 	andseq	sl, r4, r8, lsl #16
    17f0:	30000208 	andcc	r0, r0, r8, lsl #4
    17f4:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    17f8:	00000000 	andeq	r0, r0, r0
    17fc:	00142400 	andseq	r2, r4, r0, lsl #8
    1800:	00145e08 	andseq	r5, r4, r8, lsl #28
    1804:	30000208 	andcc	r0, r0, r8, lsl #4
    1808:	0014689f 	mulseq	r4, pc, r8	; <UNPREDICTABLE>
    180c:	00147008 	andseq	r7, r4, r8
    1810:	54000108 	strpl	r0, [r0], #-264	; 0x108
    1814:	08001470 	stmdaeq	r0, {r4, r5, r6, sl, ip}
    1818:	08001478 	stmdaeq	r0, {r3, r4, r5, r6, sl, ip}
    181c:	8a520001 	bhi	1481828 <__Stack_Size+0x1481428>
    1820:	a8080014 	stmdage	r8, {r2, r4}
    1824:	02080014 	andeq	r0, r8, #20
    1828:	009f3000 	addseq	r3, pc, r0
    182c:	00000000 	andeq	r0, r0, r0
    1830:	24000000 	strcs	r0, [r0], #-0
    1834:	68080014 	stmdavs	r8, {r2, r4}
    1838:	02080014 	andeq	r0, r8, #20
    183c:	689f3000 	ldmvs	pc, {ip, sp}	; <UNPREDICTABLE>
    1840:	7a080014 	bvc	201898 <__Stack_Size+0x201498>
    1844:	01080014 	tsteq	r8, r4, lsl r0
    1848:	147a5100 	ldrbtne	r5, [sl], #-256	; 0x100
    184c:	148a0800 	strne	r0, [sl], #2048	; 0x800
    1850:	00060800 	andeq	r0, r6, r0, lsl #16
    1854:	0075ff08 	rsbseq	pc, r5, r8, lsl #30
    1858:	148a9f24 	strne	r9, [sl], #3876	; 0xf24
    185c:	14a80800 	strtne	r0, [r8], #2048	; 0x800
    1860:	00020800 	andeq	r0, r2, r0, lsl #16
    1864:	00009f30 	andeq	r9, r0, r0, lsr pc
    1868:	00000000 	andeq	r0, r0, r0
    186c:	14240000 	strtne	r0, [r4], #-0
    1870:	143c0800 	ldrtne	r0, [ip], #-2048	; 0x800
    1874:	00020800 	andeq	r0, r2, r0, lsl #16
    1878:	143c9f30 	ldrtne	r9, [ip], #-3888	; 0xf30
    187c:	14400800 	strbne	r0, [r0], #-2048	; 0x800
    1880:	00050800 	andeq	r0, r5, r0, lsl #16
    1884:	1c007434 	cfstrsne	mvf7, [r0], {52}	; 0x34
    1888:	0014409f 	mulseq	r4, pc, r0	; <UNPREDICTABLE>
    188c:	00144408 	andseq	r4, r4, r8, lsl #8
    1890:	51000108 	tstpl	r0, r8, lsl #2
    1894:	08001444 	stmdaeq	r0, {r2, r6, sl, ip}
    1898:	0800144a 	stmdaeq	r0, {r1, r3, r6, sl, ip}
    189c:	74340005 	ldrtvc	r0, [r4], #-5
    18a0:	8a9f1c00 	bhi	fe7c88a8 <SCS_BASE+0x1e7ba8a8>
    18a4:	a8080014 	stmdage	r8, {r2, r4}
    18a8:	02080014 	andeq	r0, r8, #20
    18ac:	009f3000 	addseq	r3, pc, r0
    18b0:	00000000 	andeq	r0, r0, r0
    18b4:	24000000 	strcs	r0, [r0], #-0
    18b8:	3c080014 	stccc	0, cr0, [r8], {20}
    18bc:	02080014 	andeq	r0, r8, #20
    18c0:	3c9f3f00 	ldccc	15, cr3, [pc], {0}
    18c4:	48080014 	stmdami	r8, {r2, r4}
    18c8:	05080014 	streq	r0, [r8, #-20]
    18cc:	00743f00 	rsbseq	r3, r4, r0, lsl #30
    18d0:	14489f25 	strbne	r9, [r8], #-3877	; 0xf25
    18d4:	14500800 	ldrbne	r0, [r0], #-2048	; 0x800
    18d8:	00010800 	andeq	r0, r1, r0, lsl #16
    18dc:	00148a52 	andseq	r8, r4, r2, asr sl
    18e0:	0014a808 	andseq	sl, r4, r8, lsl #16
    18e4:	3f000208 	svccc	0x00000208
    18e8:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
	...
    18f8:	50000100 	andpl	r0, r0, r0, lsl #2
	...
    1904:	01f30004 	mvnseq	r0, r4
    1908:	00009f50 	andeq	r9, r0, r0, asr pc
	...
    1918:	00010000 	andeq	r0, r1, r0
    191c:	00000050 	andeq	r0, r0, r0, asr r0
    1920:	00000000 	andeq	r0, r0, r0
    1924:	f3000400 	vshl.u8	d0, d0, d0
    1928:	009f5001 	addseq	r5, pc, r1
	...
    1938:	02000000 	andeq	r0, r0, #0
    193c:	009f3000 	addseq	r3, pc, r0
    1940:	00000000 	andeq	r0, r0, r0
    1944:	09000000 	stmdbeq	r0, {}	; <UNPREDICTABLE>
    1948:	72007000 	andvc	r7, r0, #0
    194c:	00721a00 	rsbseq	r1, r2, r0, lsl #20
    1950:	00009f29 	andeq	r9, r0, r9, lsr #30
	...
    1960:	00020000 	andeq	r0, r2, r0
    1964:	00009f30 	andeq	r9, r0, r0, lsr pc
    1968:	00000000 	andeq	r0, r0, r0
    196c:	00010000 	andeq	r0, r1, r0
    1970:	00000052 	andeq	r0, r0, r2, asr r0
	...
    1980:	50000100 	andpl	r0, r0, r0, lsl #2
	...
    198c:	01f30004 	mvnseq	r0, r4
    1990:	00009f50 	andeq	r9, r0, r0, asr pc
	...
    19a0:	00010000 	andeq	r0, r1, r0
    19a4:	00000050 	andeq	r0, r0, r0, asr r0
    19a8:	00000000 	andeq	r0, r0, r0
    19ac:	f3000400 	vshl.u8	d0, d0, d0
    19b0:	009f5001 	addseq	r5, pc, r1
	...
    19c0:	02000000 	andeq	r0, r0, #0
    19c4:	009f3000 	addseq	r3, pc, r0
    19c8:	00000000 	andeq	r0, r0, r0
    19cc:	09000000 	stmdbeq	r0, {}	; <UNPREDICTABLE>
    19d0:	72007000 	andvc	r7, r0, #0
    19d4:	00721a00 	rsbseq	r1, r2, r0, lsl #20
    19d8:	00009f29 	andeq	r9, r0, r9, lsr #30
	...
    19e8:	00020000 	andeq	r0, r2, r0
    19ec:	00009f30 	andeq	r9, r0, r0, lsr pc
    19f0:	00000000 	andeq	r0, r0, r0
    19f4:	00010000 	andeq	r0, r1, r0
    19f8:	00000052 	andeq	r0, r0, r2, asr r0
    19fc:	00000000 	andeq	r0, r0, r0
    1a00:	0014a800 	andseq	sl, r4, r0, lsl #16
    1a04:	0014b408 	andseq	fp, r4, r8, lsl #8
    1a08:	50000108 	andpl	r0, r0, r8, lsl #2
    1a0c:	080014b4 	stmdaeq	r0, {r2, r4, r5, r7, sl, ip}
    1a10:	080014bc 	stmdaeq	r0, {r2, r3, r4, r5, r7, sl, ip}
    1a14:	01f30004 	mvnseq	r0, r4
    1a18:	00009f50 	andeq	r9, r0, r0, asr pc
    1a1c:	00000000 	andeq	r0, r0, r0
    1a20:	14a80000 	strtne	r0, [r8], #0
    1a24:	14ac0800 	strtne	r0, [ip], #2048	; 0x800
    1a28:	00010800 	andeq	r0, r1, r0, lsl #16
    1a2c:	0014ac51 	andseq	sl, r4, r1, asr ip
    1a30:	0014bc08 	andseq	fp, r4, r8, lsl #24
    1a34:	f3000408 	vshl.u8	d0, d8, d0
    1a38:	009f5101 	addseq	r5, pc, r1, lsl #2
	...
    1a48:	01000000 	mrseq	r0, (UNDEF: 0)
    1a4c:	00005000 	andeq	r5, r0, r0
    1a50:	00000000 	andeq	r0, r0, r0
    1a54:	00040000 	andeq	r0, r4, r0
    1a58:	9f5001f3 	svcls	0x005001f3
	...
    1a64:	00500001 	subseq	r0, r0, r1
    1a68:	00000000 	andeq	r0, r0, r0
    1a6c:	04000000 	streq	r0, [r0], #-0
    1a70:	5001f300 	andpl	pc, r1, r0, lsl #6
    1a74:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
	...
    1a84:	50000100 	andpl	r0, r0, r0, lsl #2
	...
    1a90:	01f30004 	mvnseq	r0, r4
    1a94:	00009f50 	andeq	r9, r0, r0, asr pc
	...
    1aa4:	00010000 	andeq	r0, r1, r0
    1aa8:	00000051 	andeq	r0, r0, r1, asr r0
    1aac:	00000000 	andeq	r0, r0, r0
    1ab0:	f3000400 	vshl.u8	d0, d0, d0
    1ab4:	009f5101 	addseq	r5, pc, r1, lsl #2
    1ab8:	00000000 	andeq	r0, r0, r0
    1abc:	01000000 	mrseq	r0, (UNDEF: 0)
    1ac0:	00005100 	andeq	r5, r0, r0, lsl #2
    1ac4:	00000000 	andeq	r0, r0, r0
    1ac8:	00040000 	andeq	r0, r4, r0
    1acc:	9f5101f3 	svcls	0x005101f3
	...
    1ae0:	9f300002 	svcls	0x00300002
	...
    1aec:	00520001 	subseq	r0, r2, r1
    1af0:	00000000 	andeq	r0, r0, r0
    1af4:	05000000 	streq	r0, [r0, #-0]
    1af8:	00703100 	rsbseq	r3, r0, r0, lsl #2
    1afc:	00009f24 	andeq	r9, r0, r4, lsr #30
    1b00:	00000000 	andeq	r0, r0, r0
    1b04:	00010000 	andeq	r0, r1, r0
    1b08:	00000052 	andeq	r0, r0, r2, asr r0
    1b0c:	00000000 	andeq	r0, r0, r0
    1b10:	31000500 	tstcc	r0, r0, lsl #10
    1b14:	9f240070 	svcls	0x00240070
	...
    1b28:	00500001 	subseq	r0, r0, r1
    1b2c:	00000000 	andeq	r0, r0, r0
    1b30:	04000000 	streq	r0, [r0], #-0
    1b34:	5001f300 	andpl	pc, r1, r0, lsl #6
    1b38:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
	...
    1b48:	51000100 	mrspl	r0, (UNDEF: 16)
	...
    1b54:	01f30004 	mvnseq	r0, r4
    1b58:	00009f51 	andeq	r9, r0, r1, asr pc
	...
    1b68:	00010000 	andeq	r0, r1, r0
    1b6c:	00000052 	andeq	r0, r0, r2, asr r0
    1b70:	00000000 	andeq	r0, r0, r0
    1b74:	f3000400 	vshl.u8	d0, d0, d0
    1b78:	009f5201 	addseq	r5, pc, r1, lsl #4
	...
    1b88:	02000000 	andeq	r0, r0, #0
    1b8c:	009f3000 	addseq	r3, pc, r0
    1b90:	00000000 	andeq	r0, r0, r0
    1b94:	05000000 	streq	r0, [r0, #-0]
    1b98:	00733400 	rsbseq	r3, r3, r0, lsl #8
    1b9c:	00009f1c 	andeq	r9, r0, ip, lsl pc
    1ba0:	00000000 	andeq	r0, r0, r0
    1ba4:	00010000 	andeq	r0, r1, r0
    1ba8:	00000054 	andeq	r0, r0, r4, asr r0
    1bac:	00000000 	andeq	r0, r0, r0
    1bb0:	34000500 	strcc	r0, [r0], #-1280	; 0x500
    1bb4:	9f1c0073 	svcls	0x001c0073
	...
    1bc8:	ff080003 			; <UNDEFINED> instruction: 0xff080003
    1bcc:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    1bd0:	00000000 	andeq	r0, r0, r0
    1bd4:	08000600 	stmdaeq	r0, {r9, sl}
    1bd8:	250073ff 	strcs	r7, [r0, #-1023]	; 0x3ff
    1bdc:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    1be0:	00000000 	andeq	r0, r0, r0
    1be4:	53000100 	movwpl	r0, #256	; 0x100
	...
    1bf8:	9f300002 	svcls	0x00300002
	...
    1c04:	ff080006 			; <UNDEFINED> instruction: 0xff080006
    1c08:	9f240073 	svcls	0x00240073
	...
    1c1c:	9f300002 	svcls	0x00300002
	...
    1c28:	00530001 	subseq	r0, r3, r1
    1c2c:	00000000 	andeq	r0, r0, r0
    1c30:	01000000 	mrseq	r0, (UNDEF: 0)
    1c34:	00005100 	andeq	r5, r0, r0, lsl #2
    1c38:	00000000 	andeq	r0, r0, r0
    1c3c:	00060000 	andeq	r0, r6, r0
    1c40:	00730071 	rsbseq	r0, r3, r1, ror r0
    1c44:	00009f24 	andeq	r9, r0, r4, lsr #30
    1c48:	00000000 	andeq	r0, r0, r0
    1c4c:	00010000 	andeq	r0, r1, r0
    1c50:	00000051 	andeq	r0, r0, r1, asr r0
	...
    1c60:	50000100 	andpl	r0, r0, r0, lsl #2
	...
    1c6c:	01f30004 	mvnseq	r0, r4
    1c70:	00009f50 	andeq	r9, r0, r0, asr pc
	...
    1c80:	00020000 	andeq	r0, r2, r0
    1c84:	00009f30 	andeq	r9, r0, r0, lsr pc
    1c88:	00000000 	andeq	r0, r0, r0
    1c8c:	00090000 	andeq	r0, r9, r0
    1c90:	00700073 	rsbseq	r0, r0, r3, ror r0
    1c94:	2900731a 	stmdbcs	r0, {r1, r3, r4, r8, r9, ip, sp, lr}
    1c98:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
	...
    1ca8:	30000200 	andcc	r0, r0, r0, lsl #4
    1cac:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    1cb0:	00000000 	andeq	r0, r0, r0
    1cb4:	73000600 	movwvc	r0, #1536	; 0x600
    1cb8:	1a007000 	bne	1dcc0 <__Stack_Size+0x1d8c0>
    1cbc:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    1cc0:	00000000 	andeq	r0, r0, r0
    1cc4:	50000100 	andpl	r0, r0, r0, lsl #2
	...
    1cd8:	00700007 	rsbseq	r0, r0, r7
    1cdc:	1a3f253a 	bne	fcb1cc <__Stack_Size+0xfcadcc>
    1ce0:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    1ce4:	00000000 	andeq	r0, r0, r0
    1ce8:	f3000800 	vsub.i8	d0, d0, d0
    1cec:	253a5001 	ldrcs	r5, [sl, #-1]!
    1cf0:	009f1a3f 	addseq	r1, pc, pc, lsr sl	; <UNPREDICTABLE>
    1cf4:	00000000 	andeq	r0, r0, r0
    1cf8:	01000000 	mrseq	r0, (UNDEF: 0)
    1cfc:	00005300 	andeq	r5, r0, r0, lsl #6
    1d00:	00000000 	andeq	r0, r0, r0
    1d04:	00090000 	andeq	r0, r9, r0
    1d08:	5001f331 	andpl	pc, r1, r1, lsr r3	; <UNPREDICTABLE>
    1d0c:	2424f609 	strtcs	pc, [r4], #-1545	; 0x609
    1d10:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
	...
    1d20:	50000100 	andpl	r0, r0, r0, lsl #2
	...
    1d2c:	01f30004 	mvnseq	r0, r4
    1d30:	00009f50 	andeq	r9, r0, r0, asr pc
	...
    1d40:	00050000 	andeq	r0, r5, r0
    1d44:	1a4f0070 	bne	13c1f0c <__Stack_Size+0x13c1b0c>
    1d48:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    1d4c:	00000000 	andeq	r0, r0, r0
    1d50:	50000100 	andpl	r0, r0, r0, lsl #2
	...
    1d64:	00500001 	subseq	r0, r0, r1
    1d68:	00000000 	andeq	r0, r0, r0
    1d6c:	04000000 	streq	r0, [r0], #-0
    1d70:	5001f300 	andpl	pc, r1, r0, lsl #6
    1d74:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
	...
    1d84:	70000500 	andvc	r0, r0, r0, lsl #10
    1d88:	9f1a4f00 	svcls	0x001a4f00
	...
    1d94:	00500001 	subseq	r0, r0, r1
    1d98:	00000000 	andeq	r0, r0, r0
    1d9c:	03000000 	movweq	r0, #0
    1da0:	9f017000 	svcls	0x00017000
	...
    1db4:	00500001 	subseq	r0, r0, r1
    1db8:	00000000 	andeq	r0, r0, r0
    1dbc:	04000000 	streq	r0, [r0], #-0
    1dc0:	5001f300 	andpl	pc, r1, r0, lsl #6
    1dc4:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
	...
    1dd4:	30000200 	andcc	r0, r0, r0, lsl #4
    1dd8:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    1ddc:	00000000 	andeq	r0, r0, r0
    1de0:	73000900 	movwvc	r0, #2304	; 0x900
    1de4:	1a007000 	bne	1ddec <__Stack_Size+0x1d9ec>
    1de8:	9f290073 	svcls	0x00290073
	...
    1dfc:	9f300002 	svcls	0x00300002
	...
    1e08:	00730006 	rsbseq	r0, r3, r6
    1e0c:	9f1a0070 	svcls	0x001a0070
	...
    1e18:	00500001 	subseq	r0, r0, r1
	...
    1e28:	07000000 	streq	r0, [r0, -r0]
    1e2c:	3e007000 	cdpcc	0, 0, cr7, cr0, cr0, {0}
    1e30:	9f1a3f25 	svcls	0x001a3f25
	...
    1e3c:	01f30008 	mvnseq	r0, r8
    1e40:	3f253e50 	svccc	0x00253e50
    1e44:	00009f1a 	andeq	r9, r0, sl, lsl pc
    1e48:	00000000 	andeq	r0, r0, r0
    1e4c:	00010000 	andeq	r0, r1, r0
    1e50:	00000053 	andeq	r0, r0, r3, asr r0
    1e54:	00000000 	andeq	r0, r0, r0
    1e58:	31000900 	tstcc	r0, r0, lsl #18
    1e5c:	095001f3 	ldmdbeq	r0, {r0, r1, r4, r5, r6, r7, r8}^
    1e60:	9f2424f2 	svcls	0x002424f2
	...
    1e74:	00500001 	subseq	r0, r0, r1
    1e78:	00000000 	andeq	r0, r0, r0
    1e7c:	04000000 	streq	r0, [r0], #-0
    1e80:	5001f300 	andpl	pc, r1, r0, lsl #6
    1e84:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    1e88:	00000000 	andeq	r0, r0, r0
    1e8c:	50000100 	andpl	r0, r0, r0, lsl #2
	...
    1e98:	01f30004 	mvnseq	r0, r4
    1e9c:	00009f50 	andeq	r9, r0, r0, asr pc
    1ea0:	00000000 	andeq	r0, r0, r0
    1ea4:	00010000 	andeq	r0, r1, r0
    1ea8:	00000050 	andeq	r0, r0, r0, asr r0
    1eac:	00000000 	andeq	r0, r0, r0
    1eb0:	f3000400 	vshl.u8	d0, d0, d0
    1eb4:	009f5001 	addseq	r5, pc, r1
	...
    1ec4:	02000000 	andeq	r0, r0, #0
    1ec8:	009f3000 	addseq	r3, pc, r0
    1ecc:	00000000 	andeq	r0, r0, r0
    1ed0:	01000000 	mrseq	r0, (UNDEF: 0)
    1ed4:	00005000 	andeq	r5, r0, r0
    1ed8:	00000000 	andeq	r0, r0, r0
    1edc:	00020000 	andeq	r0, r2, r0
    1ee0:	00009f30 	andeq	r9, r0, r0, lsr pc
    1ee4:	00000000 	andeq	r0, r0, r0
    1ee8:	00010000 	andeq	r0, r1, r0
    1eec:	00000050 	andeq	r0, r0, r0, asr r0
    1ef0:	00000000 	andeq	r0, r0, r0
    1ef4:	30000200 	andcc	r0, r0, r0, lsl #4
    1ef8:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    1efc:	00000000 	andeq	r0, r0, r0
    1f00:	50000100 	andpl	r0, r0, r0, lsl #2
	...
    1f14:	9f300002 	svcls	0x00300002
	...
    1f20:	00530001 	subseq	r0, r3, r1
    1f24:	00000000 	andeq	r0, r0, r0
    1f28:	08000000 	stmdaeq	r0, {}	; <UNPREDICTABLE>
    1f2c:	09007000 	stmdbeq	r0, {ip, sp, lr}
    1f30:	253224f0 	ldrcs	r2, [r2, #-1264]!	; 0x4f0
    1f34:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    1f38:	00000000 	andeq	r0, r0, r0
    1f3c:	f3000900 	vmls.i8	d0, d0, d0
    1f40:	f0095001 			; <UNDEFINED> instruction: 0xf0095001
    1f44:	9f253224 	svcls	0x00253224
	...
    1f50:	00530001 	subseq	r0, r3, r1
	...
    1f60:	02000000 	andeq	r0, r0, #0
    1f64:	009f3000 	addseq	r3, pc, r0
    1f68:	00000000 	andeq	r0, r0, r0
    1f6c:	07000000 	streq	r0, [r0, -r0]
    1f70:	44007000 	strmi	r7, [r0], #-0
    1f74:	9f1a3325 	svcls	0x001a3325
	...
    1f80:	01f30008 	mvnseq	r0, r8
    1f84:	33254450 	teqcc	r5, #80, 8	; 0x50000000
    1f88:	00009f1a 	andeq	r9, r0, sl, lsl pc
    1f8c:	00000000 	andeq	r0, r0, r0
    1f90:	00070000 	andeq	r0, r7, r0
    1f94:	25440070 	strbcs	r0, [r4, #-112]	; 0x70
    1f98:	009f1a33 	addseq	r1, pc, r3, lsr sl	; <UNPREDICTABLE>
    1f9c:	00000000 	andeq	r0, r0, r0
    1fa0:	08000000 	stmdaeq	r0, {}	; <UNPREDICTABLE>
    1fa4:	5001f300 	andpl	pc, r1, r0, lsl #6
    1fa8:	1a332544 	bne	ccb4c0 <__Stack_Size+0xccb0c0>
    1fac:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    1fb0:	00000000 	andeq	r0, r0, r0
    1fb4:	70000700 	andvc	r0, r0, r0, lsl #14
    1fb8:	33254400 	teqcc	r5, #0, 8
    1fbc:	00009f1a 	andeq	r9, r0, sl, lsl pc
    1fc0:	00000000 	andeq	r0, r0, r0
    1fc4:	00080000 	andeq	r0, r8, r0
    1fc8:	445001f3 	ldrbmi	r0, [r0], #-499	; 0x1f3
    1fcc:	9f1a3325 	svcls	0x001a3325
	...
    1fe0:	00500001 	subseq	r0, r0, r1
    1fe4:	00000000 	andeq	r0, r0, r0
    1fe8:	04000000 	streq	r0, [r0], #-0
    1fec:	5001f300 	andpl	pc, r1, r0, lsl #6
    1ff0:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
	...
    2000:	30000200 	andcc	r0, r0, r0, lsl #4
    2004:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    2008:	00000000 	andeq	r0, r0, r0
    200c:	50000100 	andpl	r0, r0, r0, lsl #2
	...
    2020:	00700007 	rsbseq	r0, r0, r7
    2024:	1a312546 	bne	c4b544 <__Stack_Size+0xc4b144>
    2028:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    202c:	00000000 	andeq	r0, r0, r0
    2030:	f3000800 	vsub.i8	d0, d0, d0
    2034:	25465001 	strbcs	r5, [r6, #-1]
    2038:	009f1a31 	addseq	r1, pc, r1, lsr sl	; <UNPREDICTABLE>
	...
    2048:	01000000 	mrseq	r0, (UNDEF: 0)
    204c:	00005000 	andeq	r5, r0, r0
    2050:	00000000 	andeq	r0, r0, r0
    2054:	00040000 	andeq	r0, r4, r0
    2058:	9f5001f3 	svcls	0x005001f3
	...
    206c:	9f300002 	svcls	0x00300002
	...
    2078:	00530001 	subseq	r0, r3, r1
    207c:	00000000 	andeq	r0, r0, r0
    2080:	01000000 	mrseq	r0, (UNDEF: 0)
    2084:	00005000 	andeq	r5, r0, r0
    2088:	00000000 	andeq	r0, r0, r0
    208c:	15480000 	strbne	r0, [r8, #-0]
    2090:	15540800 	ldrbne	r0, [r4, #-2048]	; 0x800
    2094:	00010800 	andeq	r0, r1, r0, lsl #16
    2098:	00155450 	andseq	r5, r5, r0, asr r4
    209c:	00155c08 	andseq	r5, r5, r8, lsl #24
    20a0:	f3000408 	vshl.u8	d0, d8, d0
    20a4:	009f5001 	addseq	r5, pc, r1
    20a8:	00000000 	andeq	r0, r0, r0
    20ac:	48000000 	stmdami	r0, {}	; <UNPREDICTABLE>
    20b0:	52080015 	andpl	r0, r8, #21
    20b4:	01080015 	tsteq	r8, r5, lsl r0
    20b8:	15525100 	ldrbne	r5, [r2, #-256]	; 0x100
    20bc:	155c0800 	ldrbne	r0, [ip, #-2048]	; 0x800
    20c0:	00040800 	andeq	r0, r4, r0, lsl #16
    20c4:	9f5101f3 	svcls	0x005101f3
	...
    20d0:	08001548 	stmdaeq	r0, {r3, r6, r8, sl, ip}
    20d4:	0800154c 	stmdaeq	r0, {r2, r3, r6, r8, sl, ip}
    20d8:	9f300002 	svcls	0x00300002
    20dc:	0800154c 	stmdaeq	r0, {r2, r3, r6, r8, sl, ip}
    20e0:	08001550 	stmdaeq	r0, {r4, r6, r8, sl, ip}
    20e4:	00730009 	rsbseq	r0, r3, r9
    20e8:	83ffff11 	mvnshi	pc, #17, 30	; 0x44
    20ec:	509f1a7e 	addspl	r1, pc, lr, ror sl	; <UNPREDICTABLE>
    20f0:	54080015 	strpl	r0, [r8], #-21
    20f4:	01080015 	tsteq	r8, r5, lsl r0
    20f8:	15545300 	ldrbne	r5, [r4, #-768]	; 0x300
    20fc:	155c0800 	ldrbne	r0, [ip, #-2048]	; 0x800
    2100:	00010800 	andeq	r0, r1, r0, lsl #16
    2104:	00000050 	andeq	r0, r0, r0, asr r0
    2108:	00000000 	andeq	r0, r0, r0
    210c:	00156800 	andseq	r6, r5, r0, lsl #16
    2110:	00157208 	andseq	r7, r5, r8, lsl #4
    2114:	50000108 	andpl	r0, r0, r8, lsl #2
    2118:	08001572 	stmdaeq	r0, {r1, r4, r5, r6, r8, sl, ip}
    211c:	0800157c 	stmdaeq	r0, {r2, r3, r4, r5, r6, r8, sl, ip}
    2120:	01f30004 	mvnseq	r0, r4
    2124:	00009f50 	andeq	r9, r0, r0, asr pc
    2128:	00000000 	andeq	r0, r0, r0
    212c:	15680000 	strbne	r0, [r8, #-0]!
    2130:	156c0800 	strbne	r0, [ip, #-2048]!	; 0x800
    2134:	00020800 	andeq	r0, r2, r0, lsl #16
    2138:	156c9f30 	strbne	r9, [ip, #-3888]!	; 0xf30
    213c:	15720800 	ldrbne	r0, [r2, #-2048]!	; 0x800
    2140:	00010800 	andeq	r0, r1, r0, lsl #16
    2144:	00157253 	andseq	r7, r5, r3, asr r2
    2148:	00157c08 	andseq	r7, r5, r8, lsl #24
    214c:	50000108 	andpl	r0, r0, r8, lsl #2
	...
    2158:	0800158c 	stmdaeq	r0, {r2, r3, r7, r8, sl, ip}
    215c:	08001596 	stmdaeq	r0, {r1, r2, r4, r7, r8, sl, ip}
    2160:	96500001 	ldrbls	r0, [r0], -r1
    2164:	a0080015 	andge	r0, r8, r5, lsl r0
    2168:	04080015 	streq	r0, [r8], #-21
    216c:	5001f300 	andpl	pc, r1, r0, lsl #6
    2170:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    2174:	00000000 	andeq	r0, r0, r0
    2178:	00158c00 	andseq	r8, r5, r0, lsl #24
    217c:	00159008 	andseq	r9, r5, r8
    2180:	30000208 	andcc	r0, r0, r8, lsl #4
    2184:	0015909f 	mulseq	r5, pc, r0	; <UNPREDICTABLE>
    2188:	00159608 	andseq	r9, r5, r8, lsl #12
    218c:	53000108 	movwpl	r0, #264	; 0x108
    2190:	08001596 	stmdaeq	r0, {r1, r2, r4, r7, r8, sl, ip}
    2194:	080015a0 	stmdaeq	r0, {r5, r7, r8, sl, ip}
    2198:	00500001 	subseq	r0, r0, r1
    219c:	00000000 	andeq	r0, r0, r0
    21a0:	a0000000 	andge	r0, r0, r0
    21a4:	aa080015 	bge	202200 <__Stack_Size+0x201e00>
    21a8:	01080015 	tsteq	r8, r5, lsl r0
    21ac:	15aa5000 	strne	r5, [sl, #0]!
    21b0:	15b40800 	ldrne	r0, [r4, #2048]!	; 0x800
    21b4:	00040800 	andeq	r0, r4, r0, lsl #16
    21b8:	9f5001f3 	svcls	0x005001f3
	...
    21c4:	080015a0 	stmdaeq	r0, {r5, r7, r8, sl, ip}
    21c8:	080015a4 	stmdaeq	r0, {r2, r5, r7, r8, sl, ip}
    21cc:	9f300002 	svcls	0x00300002
    21d0:	080015a4 	stmdaeq	r0, {r2, r5, r7, r8, sl, ip}
    21d4:	080015aa 	stmdaeq	r0, {r1, r3, r5, r7, r8, sl, ip}
    21d8:	aa530001 	bge	14c21e4 <__Stack_Size+0x14c1de4>
    21dc:	b4080015 	strlt	r0, [r8], #-21
    21e0:	01080015 	tsteq	r8, r5, lsl r0
    21e4:	00005000 	andeq	r5, r0, r0
    21e8:	00000000 	andeq	r0, r0, r0
    21ec:	15b40000 	ldrne	r0, [r4, #0]!
    21f0:	15c00800 	strbne	r0, [r0, #2048]	; 0x800
    21f4:	00010800 	andeq	r0, r1, r0, lsl #16
    21f8:	0015c050 	andseq	ip, r5, r0, asr r0
    21fc:	0015c808 	andseq	ip, r5, r8, lsl #16
    2200:	f3000408 	vshl.u8	d0, d8, d0
    2204:	009f5001 	addseq	r5, pc, r1
    2208:	00000000 	andeq	r0, r0, r0
    220c:	b4000000 	strlt	r0, [r0], #-0
    2210:	b8080015 	stmdalt	r8, {r0, r2, r4}
    2214:	02080015 	andeq	r0, r8, #21
    2218:	b89f3000 	ldmlt	pc, {ip, sp}	; <UNPREDICTABLE>
    221c:	c0080015 	andgt	r0, r8, r5, lsl r0
    2220:	01080015 	tsteq	r8, r5, lsl r0
    2224:	15c05300 	strbne	r5, [r0, #768]	; 0x300
    2228:	15c80800 	strbne	r0, [r8, #2048]	; 0x800
    222c:	00010800 	andeq	r0, r1, r0, lsl #16
    2230:	00000050 	andeq	r0, r0, r0, asr r0
	...
    2240:	50000100 	andpl	r0, r0, r0, lsl #2
	...
    224c:	01f30004 	mvnseq	r0, r4
    2250:	00009f50 	andeq	r9, r0, r0, asr pc
    2254:	00000000 	andeq	r0, r0, r0
    2258:	00010000 	andeq	r0, r1, r0
    225c:	00000050 	andeq	r0, r0, r0, asr r0
    2260:	00000000 	andeq	r0, r0, r0
    2264:	f3000400 	vshl.u8	d0, d0, d0
    2268:	009f5001 	addseq	r5, pc, r1
	...
    2278:	01000000 	mrseq	r0, (UNDEF: 0)
    227c:	00005000 	andeq	r5, r0, r0
    2280:	00000000 	andeq	r0, r0, r0
    2284:	00040000 	andeq	r0, r4, r0
    2288:	9f5001f3 	svcls	0x005001f3
	...
    229c:	9f300002 	svcls	0x00300002
	...
    22a8:	00530001 	subseq	r0, r3, r1
    22ac:	00000000 	andeq	r0, r0, r0
    22b0:	01000000 	mrseq	r0, (UNDEF: 0)
    22b4:	00005000 	andeq	r5, r0, r0
	...
    22c4:	00010000 	andeq	r0, r1, r0
    22c8:	00000050 	andeq	r0, r0, r0, asr r0
    22cc:	00000000 	andeq	r0, r0, r0
    22d0:	f3000400 	vshl.u8	d0, d0, d0
    22d4:	009f5001 	addseq	r5, pc, r1
    22d8:	00000000 	andeq	r0, r0, r0
    22dc:	d4000000 	strle	r0, [r0], #-0
    22e0:	da080015 	ble	20233c <__Stack_Size+0x201f3c>
    22e4:	02080015 	andeq	r0, r8, #21
    22e8:	da9f3000 	ble	fe7ce2f0 <SCS_BASE+0x1e7c02f0>
    22ec:	de080015 	mcrle	0, 0, r0, cr8, cr5, {0}
    22f0:	05080015 	streq	r0, [r8, #-21]
    22f4:	3c007300 	stccc	3, cr7, [r0], {-0}
    22f8:	15de9f1a 	ldrbne	r9, [lr, #3866]	; 0xf1a
    22fc:	15e80800 	strbne	r0, [r8, #2048]!	; 0x800
    2300:	00010800 	andeq	r0, r1, r0, lsl #16
    2304:	0015ea53 	andseq	lr, r5, r3, asr sl
    2308:	0015ec08 	andseq	lr, r5, r8, lsl #24
    230c:	53000108 	movwpl	r0, #264	; 0x108
    2310:	0800160c 	stmdaeq	r0, {r2, r3, r9, sl, ip}
    2314:	08001612 	stmdaeq	r0, {r1, r4, r9, sl, ip}
    2318:	00730008 	rsbseq	r0, r3, r8
    231c:	341af008 	ldrcc	pc, [sl], #-8
    2320:	161c9f25 	ldrne	r9, [ip], -r5, lsr #30
    2324:	16200800 	strtne	r0, [r0], -r0, lsl #16
    2328:	00090800 	andeq	r0, r9, r0, lsl #16
    232c:	000a0074 	andeq	r0, sl, r4, ror r0
    2330:	25381a07 	ldrcs	r1, [r8, #-2567]!	; 0xa07
    2334:	00162a9f 	mulseq	r6, pc, sl	; <UNPREDICTABLE>
    2338:	00162e08 	andseq	r2, r6, r8, lsl #28
    233c:	74000908 	strvc	r0, [r0], #-2312	; 0x908
    2340:	38000a00 	stmdacc	r0, {r9, fp}
    2344:	9f253b1a 	svcls	0x00253b1a
    2348:	08001636 	stmdaeq	r0, {r1, r2, r4, r5, r9, sl, ip}
    234c:	0800163a 	stmdaeq	r0, {r1, r3, r4, r5, r9, sl, ip}
    2350:	00720009 	rsbseq	r0, r2, r9
    2354:	1ac0000a 	bne	ff002384 <SCS_BASE+0x1eff4384>
    2358:	009f253e 	addseq	r2, pc, lr, lsr r5	; <UNPREDICTABLE>
    235c:	00000000 	andeq	r0, r0, r0
    2360:	d4000000 	strle	r0, [r0], #-0
    2364:	ec080015 	stc	0, cr0, [r8], {21}
    2368:	02080015 	andeq	r0, r8, #21
    236c:	ec9f3000 	ldc	0, cr3, [pc], {0}
    2370:	f2080015 	vqadd.s8	d0, d8, d5
    2374:	07080015 	smladeq	r8, r5, r0, r0
    2378:	4e007300 	cdpmi	3, 0, cr7, cr0, cr0, {0}
    237c:	9f1a2441 	svcls	0x001a2441
    2380:	080015f8 	stmdaeq	r0, {r3, r4, r5, r6, r7, r8, sl, ip}
    2384:	08001608 	stmdaeq	r0, {r3, r9, sl, ip}
    2388:	00530001 	subseq	r0, r3, r1
    238c:	00000000 	andeq	r0, r0, r0
    2390:	d4000000 	strle	r0, [r0], #-0
    2394:	f8080015 			; <UNDEFINED> instruction: 0xf8080015
    2398:	02080015 	andeq	r0, r8, #21
    239c:	f89f3000 			; <UNDEFINED> instruction: 0xf89f3000
    23a0:	fc080015 	stc2	0, cr0, [r8], {21}
    23a4:	07080015 	smladeq	r8, r5, r0, r0
    23a8:	40007100 	andmi	r7, r0, r0, lsl #2
    23ac:	9f1a243c 	svcls	0x001a243c
	...
    23b8:	080015d4 	stmdaeq	r0, {r2, r4, r6, r7, r8, sl, ip}
    23bc:	0800160c 	stmdaeq	r0, {r2, r3, r9, sl, ip}
    23c0:	9f300002 	svcls	0x00300002
    23c4:	0800160c 	stmdaeq	r0, {r2, r3, r9, sl, ip}
    23c8:	08001612 	stmdaeq	r0, {r1, r4, r9, sl, ip}
    23cc:	00730013 	rsbseq	r0, r3, r3, lsl r0
    23d0:	341af008 	ldrcc	pc, [sl], #-8
    23d4:	27970325 	ldrcs	r0, [r7, r5, lsr #6]
    23d8:	94220800 	strtls	r0, [r2], #-2048	; 0x800
    23dc:	1aff0801 	bne	fffc43e8 <SCS_BASE+0x1ffb63e8>
    23e0:	00161c9f 	mulseq	r6, pc, ip	; <UNPREDICTABLE>
    23e4:	00162008 	andseq	r2, r6, r8
    23e8:	74001408 	strvc	r1, [r0], #-1032	; 0x408
    23ec:	07000a00 	streq	r0, [r0, -r0, lsl #20]
    23f0:	0325381a 	teqeq	r5, #1703936	; 0x1a0000
    23f4:	08002797 	stmdaeq	r0, {r0, r1, r2, r4, r7, r8, r9, sl, sp}
    23f8:	08019422 	stmdaeq	r1, {r1, r5, sl, ip, pc}
    23fc:	2a9f1aff 	bcs	fe7c9000 <SCS_BASE+0x1e7bb000>
    2400:	2e080016 	mcrcs	0, 0, r0, cr8, cr6, {0}
    2404:	14080016 	strne	r0, [r8], #-22
    2408:	0a007400 	beq	1f410 <__Stack_Size+0x1f010>
    240c:	3b1a3800 	blcc	690414 <__Stack_Size+0x690014>
    2410:	27970325 	ldrcs	r0, [r7, r5, lsr #6]
    2414:	94220800 	strtls	r0, [r2], #-2048	; 0x800
    2418:	1aff0801 	bne	fffc4424 <SCS_BASE+0x1ffb6424>
    241c:	0016369f 	mulseq	r6, pc, r6	; <UNPREDICTABLE>
    2420:	00163a08 	andseq	r3, r6, r8, lsl #20
    2424:	72001408 	andvc	r1, r0, #8, 8	; 0x8000000
    2428:	c0000a00 	andgt	r0, r0, r0, lsl #20
    242c:	03253e1a 	teqeq	r5, #416	; 0x1a0
    2430:	080027a7 	stmdaeq	r0, {r0, r1, r2, r5, r7, r8, r9, sl, sp}
    2434:	08019422 	stmdaeq	r1, {r1, r5, sl, ip, pc}
    2438:	009f1aff 			; <UNDEFINED> instruction: 0x009f1aff
	...
    2448:	01000000 	mrseq	r0, (UNDEF: 0)
    244c:	00005000 	andeq	r5, r0, r0
    2450:	00000000 	andeq	r0, r0, r0
    2454:	00040000 	andeq	r0, r4, r0
    2458:	9f5001f3 	svcls	0x005001f3
	...
    2464:	00500001 	subseq	r0, r0, r1
    2468:	00000000 	andeq	r0, r0, r0
    246c:	04000000 	streq	r0, [r0], #-0
    2470:	5001f300 	andpl	pc, r1, r0, lsl #6
    2474:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    2478:	00000000 	andeq	r0, r0, r0
    247c:	00165800 	andseq	r5, r6, r0, lsl #16
    2480:	00166008 	andseq	r6, r6, r8
    2484:	50000108 	andpl	r0, r0, r8, lsl #2
    2488:	08001660 	stmdaeq	r0, {r5, r6, r9, sl, ip}
    248c:	08001662 	stmdaeq	r0, {r1, r5, r6, r9, sl, ip}
    2490:	01f30004 	mvnseq	r0, r4
    2494:	16629f50 	uqsaxne	r9, r2, r0
    2498:	16660800 	strbtne	r0, [r6], -r0, lsl #16
    249c:	00010800 	andeq	r0, r1, r0, lsl #16
    24a0:	00166650 	andseq	r6, r6, r0, asr r6
    24a4:	00167008 	andseq	r7, r6, r8
    24a8:	f3000408 	vshl.u8	d0, d8, d0
    24ac:	009f5001 	addseq	r5, pc, r1
    24b0:	00000000 	andeq	r0, r0, r0
    24b4:	70000000 	andvc	r0, r0, r0
    24b8:	78080016 	stmdavc	r8, {r1, r2, r4}
    24bc:	01080016 	tsteq	r8, r6, lsl r0
    24c0:	16785000 	ldrbtne	r5, [r8], -r0
    24c4:	167a0800 	ldrbtne	r0, [sl], -r0, lsl #16
    24c8:	00040800 	andeq	r0, r4, r0, lsl #16
    24cc:	9f5001f3 	svcls	0x005001f3
    24d0:	0800167a 	stmdaeq	r0, {r1, r3, r4, r5, r6, r9, sl, ip}
    24d4:	0800167e 	stmdaeq	r0, {r1, r2, r3, r4, r5, r6, r9, sl, ip}
    24d8:	7e500001 	cdpvc	0, 5, cr0, cr0, cr1, {0}
    24dc:	88080016 	stmdahi	r8, {r1, r2, r4}
    24e0:	04080016 	streq	r0, [r8], #-22
    24e4:	5001f300 	andpl	pc, r1, r0, lsl #6
    24e8:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    24ec:	00000000 	andeq	r0, r0, r0
    24f0:	00168800 	andseq	r8, r6, r0, lsl #16
    24f4:	00169008 	andseq	r9, r6, r8
    24f8:	50000108 	andpl	r0, r0, r8, lsl #2
    24fc:	08001690 	stmdaeq	r0, {r4, r7, r9, sl, ip}
    2500:	08001692 	stmdaeq	r0, {r1, r4, r7, r9, sl, ip}
    2504:	01f30004 	mvnseq	r0, r4
    2508:	16929f50 			; <UNDEFINED> instruction: 0x16929f50
    250c:	16960800 	ldrne	r0, [r6], r0, lsl #16
    2510:	00010800 	andeq	r0, r1, r0, lsl #16
    2514:	00169650 	andseq	r9, r6, r0, asr r6
    2518:	0016a008 	andseq	sl, r6, r8
    251c:	f3000408 	vshl.u8	d0, d8, d0
    2520:	009f5001 	addseq	r5, pc, r1
    2524:	00000000 	andeq	r0, r0, r0
    2528:	a0000000 	andge	r0, r0, r0
    252c:	a8080016 	stmdage	r8, {r1, r2, r4}
    2530:	01080016 	tsteq	r8, r6, lsl r0
    2534:	16a85000 	strtne	r5, [r8], r0
    2538:	16aa0800 	strtne	r0, [sl], r0, lsl #16
    253c:	00040800 	andeq	r0, r4, r0, lsl #16
    2540:	9f5001f3 	svcls	0x005001f3
    2544:	080016aa 	stmdaeq	r0, {r1, r3, r5, r7, r9, sl, ip}
    2548:	080016ae 	stmdaeq	r0, {r1, r2, r3, r5, r7, r9, sl, ip}
    254c:	ae500001 	cdpge	0, 5, cr0, cr0, cr1, {0}
    2550:	b8080016 	stmdalt	r8, {r1, r2, r4}
    2554:	04080016 	streq	r0, [r8], #-22
    2558:	5001f300 	andpl	pc, r1, r0, lsl #6
    255c:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    2560:	00000000 	andeq	r0, r0, r0
    2564:	0016b800 	andseq	fp, r6, r0, lsl #16
    2568:	0016d008 	andseq	sp, r6, r8
    256c:	50000108 	andpl	r0, r0, r8, lsl #2
    2570:	080016d0 	stmdaeq	r0, {r4, r6, r7, r9, sl, ip}
    2574:	080016e0 	stmdaeq	r0, {r5, r6, r7, r9, sl, ip}
    2578:	01f30004 	mvnseq	r0, r4
    257c:	00009f50 	andeq	r9, r0, r0, asr pc
    2580:	00000000 	andeq	r0, r0, r0
    2584:	16b80000 	ldrtne	r0, [r8], r0
    2588:	16ba0800 	ldrtne	r0, [sl], r0, lsl #16
    258c:	00020800 	andeq	r0, r2, r0, lsl #16
    2590:	16ba9f30 			; <UNDEFINED> instruction: 0x16ba9f30
    2594:	16cc0800 	strbne	r0, [ip], r0, lsl #16
    2598:	00060800 	andeq	r0, r6, r0, lsl #16
    259c:	ff080072 			; <UNDEFINED> instruction: 0xff080072
    25a0:	16cc9f1a 			; <UNDEFINED> instruction: 0x16cc9f1a
    25a4:	16d00800 	ldrbne	r0, [r0], r0, lsl #16
    25a8:	00080800 	andeq	r0, r8, r0, lsl #16
    25ac:	1a4f0070 	bne	13c2774 <__Stack_Size+0x13c2374>
    25b0:	9f1aff08 	svcls	0x001aff08
    25b4:	080016d0 	stmdaeq	r0, {r4, r6, r7, r9, sl, ip}
    25b8:	080016e0 	stmdaeq	r0, {r5, r6, r7, r9, sl, ip}
    25bc:	01f30009 	mvnseq	r0, r9
    25c0:	081a4f50 	ldmdaeq	sl, {r4, r6, r8, r9, sl, fp, lr}
    25c4:	009f1aff 			; <UNDEFINED> instruction: 0x009f1aff
    25c8:	00000000 	andeq	r0, r0, r0
    25cc:	b8000000 	stmdalt	r0, {}	; <UNPREDICTABLE>
    25d0:	c2080016 	andgt	r0, r8, #22
    25d4:	02080016 	andeq	r0, r8, #22
    25d8:	c29f3000 	addsgt	r3, pc, #0
    25dc:	c4080016 	strgt	r0, [r8], #-22
    25e0:	01080016 	tsteq	r8, r6, lsl r0
    25e4:	16c45300 	strbne	r5, [r4], r0, lsl #6
    25e8:	16ca0800 	strbne	r0, [sl], r0, lsl #16
    25ec:	00020800 	andeq	r0, r2, r0, lsl #16
    25f0:	16ca9f30 			; <UNDEFINED> instruction: 0x16ca9f30
    25f4:	16e00800 	strbtne	r0, [r0], r0, lsl #16
    25f8:	00010800 	andeq	r0, r1, r0, lsl #16
    25fc:	00000053 	andeq	r0, r0, r3, asr r0
    2600:	00000000 	andeq	r0, r0, r0
    2604:	0016b800 	andseq	fp, r6, r0, lsl #16
    2608:	0016cc08 	andseq	ip, r6, r8, lsl #24
    260c:	30000208 	andcc	r0, r0, r8, lsl #4
    2610:	0016cc9f 	mulseq	r6, pc, ip	; <UNPREDICTABLE>
    2614:	0016d008 	andseq	sp, r6, r8
    2618:	73000d08 	movwvc	r0, #3336	; 0xd08
    261c:	4f007000 	svcmi	0x00007000
    2620:	1aff081a 	bne	fffc4690 <SCS_BASE+0x1ffb6690>
    2624:	9f1a3125 	svcls	0x001a3125
    2628:	080016d0 	stmdaeq	r0, {r4, r6, r7, r9, sl, ip}
    262c:	080016e0 	stmdaeq	r0, {r5, r6, r7, r9, sl, ip}
    2630:	0073000e 	rsbseq	r0, r3, lr
    2634:	4f5001f3 	svcmi	0x005001f3
    2638:	1aff081a 	bne	fffc46a8 <SCS_BASE+0x1ffb66a8>
    263c:	9f1a3125 	svcls	0x001a3125
	...
    2648:	080016e6 	stmdaeq	r0, {r1, r2, r5, r6, r7, r9, sl, ip}
    264c:	08001702 	stmdaeq	r0, {r1, r8, r9, sl, ip}
    2650:	9f300002 	svcls	0x00300002
    2654:	08001702 	stmdaeq	r0, {r1, r8, r9, sl, ip}
    2658:	08001704 	stmdaeq	r0, {r2, r8, r9, sl, ip}
    265c:	00700007 	rsbseq	r0, r0, r7
    2660:	2e302448 	cdpcs	4, 3, cr2, cr0, cr8, {2}
    2664:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    2668:	00000000 	andeq	r0, r0, r0
    266c:	0016ec00 	andseq	lr, r6, r0, lsl #24
    2670:	0016fe08 	andseq	pc, r6, r8, lsl #28
    2674:	50000108 	andpl	r0, r0, r8, lsl #2
	...
    2688:	00500001 	subseq	r0, r0, r1
    268c:	00000000 	andeq	r0, r0, r0
    2690:	04000000 	streq	r0, [r0], #-0
    2694:	5001f300 	andpl	pc, r1, r0, lsl #6
    2698:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
	...
    26a8:	30000200 	andcc	r0, r0, r0, lsl #4
    26ac:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    26b0:	00000000 	andeq	r0, r0, r0
    26b4:	70000b00 	andvc	r0, r0, r0, lsl #22
    26b8:	1aff0800 	bne	fffc46c0 <SCS_BASE+0x1ffb66c0>
    26bc:	301a0073 	andscc	r0, sl, r3, ror r0
    26c0:	00009f2e 	andeq	r9, r0, lr, lsr #30
    26c4:	00000000 	andeq	r0, r0, r0
    26c8:	000c0000 	andeq	r0, ip, r0
    26cc:	085001f3 	ldmdaeq	r0, {r0, r1, r4, r5, r6, r7, r8}^
    26d0:	00731aff 	ldrshteq	r1, [r3], #-175	; 0xffffff51
    26d4:	9f2e301a 	svcls	0x002e301a
	...
    26e8:	00510001 	subseq	r0, r1, r1
    26ec:	00000000 	andeq	r0, r0, r0
    26f0:	04000000 	streq	r0, [r0], #-0
    26f4:	5101f300 	mrspl	pc, SP_irq	; <UNPREDICTABLE>
    26f8:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
	...
    2708:	52000100 	andpl	r0, r0, #0, 2
	...
    2714:	01f30004 	mvnseq	r0, r4
    2718:	00009f52 	andeq	r9, r0, r2, asr pc
	...
    2728:	00010000 	andeq	r0, r1, r0
    272c:	00000053 	andeq	r0, r0, r3, asr r0
    2730:	00000000 	andeq	r0, r0, r0
    2734:	f3000400 	vshl.u8	d0, d0, d0
    2738:	009f5301 	addseq	r5, pc, r1, lsl #6
	...
    2748:	02000000 	andeq	r0, r0, #0
    274c:	009f3000 	addseq	r3, pc, r0
    2750:	00000000 	andeq	r0, r0, r0
    2754:	01000000 	mrseq	r0, (UNDEF: 0)
    2758:	00005400 	andeq	r5, r0, r0, lsl #8
    275c:	00000000 	andeq	r0, r0, r0
    2760:	00070000 	andeq	r0, r7, r0
    2764:	0c0b0074 	stceq	0, cr0, [fp], {116}	; 0x74
    2768:	009f1aff 			; <UNDEFINED> instruction: 0x009f1aff
    276c:	00000000 	andeq	r0, r0, r0
    2770:	01000000 	mrseq	r0, (UNDEF: 0)
    2774:	00005200 	andeq	r5, r0, r0, lsl #4
	...
    2784:	00020000 	andeq	r0, r2, r0
    2788:	00009f30 	andeq	r9, r0, r0, lsr pc
    278c:	00000000 	andeq	r0, r0, r0
    2790:	00010000 	andeq	r0, r1, r0
    2794:	00000055 	andeq	r0, r0, r5, asr r0
    2798:	00000000 	andeq	r0, r0, r0
    279c:	51000100 	mrspl	r0, (UNDEF: 16)
	...
    27b0:	00510001 	subseq	r0, r1, r1
    27b4:	00000000 	andeq	r0, r0, r0
    27b8:	04000000 	streq	r0, [r0], #-0
    27bc:	5101f300 	mrspl	pc, SP_irq	; <UNPREDICTABLE>
    27c0:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
	...
    27d0:	52000100 	andpl	r0, r0, #0, 2
	...
    27dc:	01f30004 	mvnseq	r0, r4
    27e0:	00009f52 	andeq	r9, r0, r2, asr pc
	...
    27f0:	00010000 	andeq	r0, r1, r0
    27f4:	00000053 	andeq	r0, r0, r3, asr r0
    27f8:	00000000 	andeq	r0, r0, r0
    27fc:	f3000400 	vshl.u8	d0, d0, d0
    2800:	009f5301 	addseq	r5, pc, r1, lsl #6
	...
    2810:	02000000 	andeq	r0, r0, #0
    2814:	009f3000 	addseq	r3, pc, r0
    2818:	00000000 	andeq	r0, r0, r0
    281c:	01000000 	mrseq	r0, (UNDEF: 0)
    2820:	00005500 	andeq	r5, r0, r0, lsl #10
    2824:	00000000 	andeq	r0, r0, r0
    2828:	00010000 	andeq	r0, r1, r0
    282c:	00000053 	andeq	r0, r0, r3, asr r0
	...
    283c:	30000200 	andcc	r0, r0, r0, lsl #4
    2840:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    2844:	00000000 	andeq	r0, r0, r0
    2848:	54000100 	strpl	r0, [r0], #-256	; 0x100
	...
    2854:	00540001 	subseq	r0, r4, r1
	...
    2864:	02000000 	andeq	r0, r0, #0
    2868:	009f3000 	addseq	r3, pc, r0
    286c:	00000000 	andeq	r0, r0, r0
    2870:	05000000 	streq	r0, [r0, #-0]
    2874:	34007100 	strcc	r7, [r0], #-256	; 0x100
    2878:	00009f24 	andeq	r9, r0, r4, lsr #30
    287c:	00000000 	andeq	r0, r0, r0
    2880:	00060000 	andeq	r0, r6, r0
    2884:	345101f3 	ldrbcc	r0, [r1], #-499	; 0x1f3
    2888:	00009f24 	andeq	r9, r0, r4, lsr #30
	...
    2898:	00010000 	andeq	r0, r1, r0
    289c:	00000050 	andeq	r0, r0, r0, asr r0
    28a0:	00000000 	andeq	r0, r0, r0
    28a4:	f3000400 	vshl.u8	d0, d0, d0
    28a8:	009f5001 	addseq	r5, pc, r1
    28ac:	00000000 	andeq	r0, r0, r0
    28b0:	01000000 	mrseq	r0, (UNDEF: 0)
    28b4:	00005000 	andeq	r5, r0, r0
    28b8:	00000000 	andeq	r0, r0, r0
    28bc:	00040000 	andeq	r0, r4, r0
    28c0:	9f5001f3 	svcls	0x005001f3
	...
    28cc:	00500001 	subseq	r0, r0, r1
    28d0:	00000000 	andeq	r0, r0, r0
    28d4:	04000000 	streq	r0, [r0], #-0
    28d8:	5001f300 	andpl	pc, r1, r0, lsl #6
    28dc:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    28e0:	00000000 	andeq	r0, r0, r0
    28e4:	50000100 	andpl	r0, r0, r0, lsl #2
	...
    28f0:	01f30004 	mvnseq	r0, r4
    28f4:	00009f50 	andeq	r9, r0, r0, asr pc
    28f8:	00000000 	andeq	r0, r0, r0
    28fc:	00010000 	andeq	r0, r1, r0
    2900:	00000050 	andeq	r0, r0, r0, asr r0
    2904:	00000000 	andeq	r0, r0, r0
    2908:	f3000400 	vshl.u8	d0, d0, d0
    290c:	009f5001 	addseq	r5, pc, r1
    2910:	00000000 	andeq	r0, r0, r0
    2914:	01000000 	mrseq	r0, (UNDEF: 0)
    2918:	00005000 	andeq	r5, r0, r0
    291c:	00000000 	andeq	r0, r0, r0
    2920:	00040000 	andeq	r0, r4, r0
    2924:	9f5001f3 	svcls	0x005001f3
	...
    2930:	00500001 	subseq	r0, r0, r1
    2934:	00000000 	andeq	r0, r0, r0
    2938:	04000000 	streq	r0, [r0], #-0
    293c:	5001f300 	andpl	pc, r1, r0, lsl #6
    2940:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    2944:	00000000 	andeq	r0, r0, r0
    2948:	50000100 	andpl	r0, r0, r0, lsl #2
	...
    2954:	01f30004 	mvnseq	r0, r4
    2958:	00009f50 	andeq	r9, r0, r0, asr pc
    295c:	00000000 	andeq	r0, r0, r0
    2960:	00010000 	andeq	r0, r1, r0
    2964:	00000050 	andeq	r0, r0, r0, asr r0
	...
    2974:	30000200 	andcc	r0, r0, r0, lsl #4
    2978:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    297c:	00000000 	andeq	r0, r0, r0
    2980:	56000100 	strpl	r0, [r0], -r0, lsl #2
	...
    2994:	9f300002 	svcls	0x00300002
	...
    29a0:	00530001 	subseq	r0, r3, r1
    29a4:	00000000 	andeq	r0, r0, r0
    29a8:	01000000 	mrseq	r0, (UNDEF: 0)
    29ac:	00005300 	andeq	r5, r0, r0, lsl #6
	...
    29bc:	00020000 	andeq	r0, r2, r0
    29c0:	00009f30 	andeq	r9, r0, r0, lsr pc
    29c4:	00000000 	andeq	r0, r0, r0
    29c8:	00010000 	andeq	r0, r1, r0
    29cc:	00000054 	andeq	r0, r0, r4, asr r0
    29d0:	00000000 	andeq	r0, r0, r0
    29d4:	71000800 	tstvc	r0, r0, lsl #16
    29d8:	7502940c 	strvc	r9, [r2, #-1036]	; 0x40c
    29dc:	009f2100 	addseq	r2, pc, r0, lsl #2
    29e0:	00000000 	andeq	r0, r0, r0
    29e4:	01000000 	mrseq	r0, (UNDEF: 0)
    29e8:	00005400 	andeq	r5, r0, r0, lsl #8
	...
    29f8:	00020000 	andeq	r0, r2, r0
    29fc:	00009f30 	andeq	r9, r0, r0, lsr pc
    2a00:	00000000 	andeq	r0, r0, r0
    2a04:	00010000 	andeq	r0, r1, r0
    2a08:	00000054 	andeq	r0, r0, r4, asr r0
	...
    2a18:	30000200 	andcc	r0, r0, r0, lsl #4
    2a1c:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    2a20:	00000000 	andeq	r0, r0, r0
    2a24:	53000100 	movwpl	r0, #256	; 0x100
	...
    2a30:	00530001 	subseq	r0, r3, r1
    2a34:	00000000 	andeq	r0, r0, r0
    2a38:	01000000 	mrseq	r0, (UNDEF: 0)
    2a3c:	00005300 	andeq	r5, r0, r0, lsl #6
    2a40:	00000000 	andeq	r0, r0, r0
    2a44:	00010000 	andeq	r0, r1, r0
    2a48:	00000053 	andeq	r0, r0, r3, asr r0
    2a4c:	00000000 	andeq	r0, r0, r0
    2a50:	52000100 	andpl	r0, r0, #0, 2
	...
    2a5c:	00530001 	subseq	r0, r3, r1
    2a60:	00000000 	andeq	r0, r0, r0
    2a64:	01000000 	mrseq	r0, (UNDEF: 0)
    2a68:	00005300 	andeq	r5, r0, r0, lsl #6
	...
    2a78:	00020000 	andeq	r0, r2, r0
    2a7c:	00009f30 	andeq	r9, r0, r0, lsr pc
    2a80:	00000000 	andeq	r0, r0, r0
    2a84:	00010000 	andeq	r0, r1, r0
    2a88:	00000055 	andeq	r0, r0, r5, asr r0
    2a8c:	00000000 	andeq	r0, r0, r0
    2a90:	52000100 	andpl	r0, r0, #0, 2
	...
    2a9c:	00550001 	subseq	r0, r5, r1
	...
    2aac:	02000000 	andeq	r0, r0, #0
    2ab0:	009f3000 	addseq	r3, pc, r0
    2ab4:	00000000 	andeq	r0, r0, r0
    2ab8:	01000000 	mrseq	r0, (UNDEF: 0)
    2abc:	00005600 	andeq	r5, r0, r0, lsl #12
	...
    2acc:	00020000 	andeq	r0, r2, r0
    2ad0:	00009f30 	andeq	r9, r0, r0, lsr pc
    2ad4:	00000000 	andeq	r0, r0, r0
    2ad8:	00010000 	andeq	r0, r1, r0
    2adc:	00000053 	andeq	r0, r0, r3, asr r0
    2ae0:	00000000 	andeq	r0, r0, r0
    2ae4:	53000100 	movwpl	r0, #256	; 0x100
	...
    2af0:	00530001 	subseq	r0, r3, r1
    2af4:	00000000 	andeq	r0, r0, r0
    2af8:	01000000 	mrseq	r0, (UNDEF: 0)
    2afc:	00005300 	andeq	r5, r0, r0, lsl #6
    2b00:	00000000 	andeq	r0, r0, r0
    2b04:	00010000 	andeq	r0, r1, r0
    2b08:	00000052 	andeq	r0, r0, r2, asr r0
    2b0c:	00000000 	andeq	r0, r0, r0
    2b10:	53000100 	movwpl	r0, #256	; 0x100
	...
    2b1c:	00530001 	subseq	r0, r3, r1
	...
    2b2c:	02000000 	andeq	r0, r0, #0
    2b30:	009f3000 	addseq	r3, pc, r0
    2b34:	00000000 	andeq	r0, r0, r0
    2b38:	01000000 	mrseq	r0, (UNDEF: 0)
    2b3c:	00005400 	andeq	r5, r0, r0, lsl #8
    2b40:	00000000 	andeq	r0, r0, r0
    2b44:	00010000 	andeq	r0, r1, r0
    2b48:	00000055 	andeq	r0, r0, r5, asr r0
    2b4c:	00000000 	andeq	r0, r0, r0
    2b50:	54000100 	strpl	r0, [r0], #-256	; 0x100
	...
    2b64:	00510001 	subseq	r0, r1, r1
    2b68:	00000000 	andeq	r0, r0, r0
    2b6c:	04000000 	streq	r0, [r0], #-0
    2b70:	5101f300 	mrspl	pc, SP_irq	; <UNPREDICTABLE>
    2b74:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
	...
    2b84:	30000200 	andcc	r0, r0, r0, lsl #4
    2b88:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    2b8c:	00000000 	andeq	r0, r0, r0
    2b90:	52000100 	andpl	r0, r0, #0, 2
	...
    2ba4:	9f300002 	svcls	0x00300002
	...
    2bb0:	00530001 	subseq	r0, r3, r1
    2bb4:	00000000 	andeq	r0, r0, r0
    2bb8:	01000000 	mrseq	r0, (UNDEF: 0)
    2bbc:	00005300 	andeq	r5, r0, r0, lsl #6
	...
    2bcc:	00020000 	andeq	r0, r2, r0
    2bd0:	00009f30 	andeq	r9, r0, r0, lsr pc
    2bd4:	00000000 	andeq	r0, r0, r0
    2bd8:	00010000 	andeq	r0, r1, r0
    2bdc:	00000054 	andeq	r0, r0, r4, asr r0
    2be0:	00000000 	andeq	r0, r0, r0
    2be4:	54000100 	strpl	r0, [r0], #-256	; 0x100
	...
    2bf0:	08001774 	stmdaeq	r0, {r2, r4, r5, r6, r8, r9, sl, ip}
    2bf4:	0800177c 	stmdaeq	r0, {r2, r3, r4, r5, r6, r8, r9, sl, ip}
    2bf8:	7c510001 	mrrcvc	0, 0, r0, r1, cr1
    2bfc:	7e080017 	mcrvc	0, 0, r0, cr8, cr7, {0}
    2c00:	04080017 	streq	r0, [r8], #-23
    2c04:	5101f300 	mrspl	pc, SP_irq	; <UNPREDICTABLE>
    2c08:	00177e9f 	mulseq	r7, pc, lr	; <UNPREDICTABLE>
    2c0c:	00178208 	andseq	r8, r7, r8, lsl #4
    2c10:	51000108 	tstpl	r0, r8, lsl #2
    2c14:	08001782 	stmdaeq	r0, {r1, r7, r8, r9, sl, ip}
    2c18:	08001786 	stmdaeq	r0, {r1, r2, r7, r8, r9, sl, ip}
    2c1c:	01f30004 	mvnseq	r0, r4
    2c20:	00009f51 	andeq	r9, r0, r1, asr pc
	...
    2c30:	00010000 	andeq	r0, r1, r0
    2c34:	00000052 	andeq	r0, r0, r2, asr r0
    2c38:	00000000 	andeq	r0, r0, r0
    2c3c:	f3000400 	vshl.u8	d0, d0, d0
    2c40:	009f5201 	addseq	r5, pc, r1, lsl #4
	...
    2c50:	01000000 	mrseq	r0, (UNDEF: 0)
    2c54:	00005100 	andeq	r5, r0, r0, lsl #2
    2c58:	00000000 	andeq	r0, r0, r0
    2c5c:	00040000 	andeq	r0, r4, r0
    2c60:	9f5101f3 	svcls	0x005101f3
	...
    2c6c:	00510001 	subseq	r0, r1, r1
    2c70:	00000000 	andeq	r0, r0, r0
    2c74:	04000000 	streq	r0, [r0], #-0
    2c78:	5101f300 	mrspl	pc, SP_irq	; <UNPREDICTABLE>
    2c7c:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
	...
    2c8c:	51000100 	mrspl	r0, (UNDEF: 16)
	...
    2c98:	01f30004 	mvnseq	r0, r4
    2c9c:	00009f51 	andeq	r9, r0, r1, asr pc
	...
    2cac:	00020000 	andeq	r0, r2, r0
    2cb0:	00009f30 	andeq	r9, r0, r0, lsr pc
    2cb4:	00000000 	andeq	r0, r0, r0
    2cb8:	00010000 	andeq	r0, r1, r0
    2cbc:	00000053 	andeq	r0, r0, r3, asr r0
    2cc0:	00000000 	andeq	r0, r0, r0
    2cc4:	53000100 	movwpl	r0, #256	; 0x100
	...
    2cd0:	00510001 	subseq	r0, r1, r1
	...
    2ce0:	01000000 	mrseq	r0, (UNDEF: 0)
    2ce4:	00005000 	andeq	r5, r0, r0
    2ce8:	00000000 	andeq	r0, r0, r0
    2cec:	00010000 	andeq	r0, r1, r0
    2cf0:	00000054 	andeq	r0, r0, r4, asr r0
    2cf4:	00000000 	andeq	r0, r0, r0
    2cf8:	50000100 	andpl	r0, r0, r0, lsl #2
	...
    2d04:	00540001 	subseq	r0, r4, r1
	...
    2d14:	01000000 	mrseq	r0, (UNDEF: 0)
    2d18:	00005100 	andeq	r5, r0, r0, lsl #2
    2d1c:	00000000 	andeq	r0, r0, r0
    2d20:	00040000 	andeq	r0, r4, r0
    2d24:	9f5101f3 	svcls	0x005101f3
	...
    2d38:	00520001 	subseq	r0, r2, r1
    2d3c:	00000000 	andeq	r0, r0, r0
    2d40:	04000000 	streq	r0, [r0], #-0
    2d44:	5201f300 	andpl	pc, r1, #0, 6
    2d48:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
	...
    2d58:	53000100 	movwpl	r0, #256	; 0x100
	...
    2d64:	01f30004 	mvnseq	r0, r4
    2d68:	00009f53 	andeq	r9, r0, r3, asr pc
    2d6c:	00000000 	andeq	r0, r0, r0
    2d70:	00010000 	andeq	r0, r1, r0
    2d74:	00000053 	andeq	r0, r0, r3, asr r0
    2d78:	00000000 	andeq	r0, r0, r0
    2d7c:	f3000400 	vshl.u8	d0, d0, d0
    2d80:	009f5301 	addseq	r5, pc, r1, lsl #6
	...
    2d90:	02000000 	andeq	r0, r0, #0
    2d94:	009f3000 	addseq	r3, pc, r0
    2d98:	00000000 	andeq	r0, r0, r0
    2d9c:	01000000 	mrseq	r0, (UNDEF: 0)
    2da0:	00005100 	andeq	r5, r0, r0, lsl #2
    2da4:	00000000 	andeq	r0, r0, r0
    2da8:	00010000 	andeq	r0, r1, r0
    2dac:	00000051 	andeq	r0, r0, r1, asr r0
	...
    2dbc:	51000100 	mrspl	r0, (UNDEF: 16)
	...
    2dc8:	01f30004 	mvnseq	r0, r4
    2dcc:	00009f51 	andeq	r9, r0, r1, asr pc
	...
    2ddc:	00010000 	andeq	r0, r1, r0
    2de0:	00000053 	andeq	r0, r0, r3, asr r0
    2de4:	00000000 	andeq	r0, r0, r0
    2de8:	f3000400 	vshl.u8	d0, d0, d0
    2dec:	009f5301 	addseq	r5, pc, r1, lsl #6
	...
    2dfc:	02000000 	andeq	r0, r0, #0
    2e00:	009f3000 	addseq	r3, pc, r0
    2e04:	00000000 	andeq	r0, r0, r0
    2e08:	06000000 	streq	r0, [r0], -r0
    2e0c:	08007400 	stmdaeq	r0, {sl, ip, sp, lr}
    2e10:	009f1aff 			; <UNDEFINED> instruction: 0x009f1aff
    2e14:	00000000 	andeq	r0, r0, r0
    2e18:	01000000 	mrseq	r0, (UNDEF: 0)
    2e1c:	00005100 	andeq	r5, r0, r0, lsl #2
	...
    2e2c:	00010000 	andeq	r0, r1, r0
    2e30:	00000050 	andeq	r0, r0, r0, asr r0
    2e34:	00000000 	andeq	r0, r0, r0
    2e38:	54000100 	strpl	r0, [r0], #-256	; 0x100
	...
    2e4c:	00510001 	subseq	r0, r1, r1
    2e50:	00000000 	andeq	r0, r0, r0
    2e54:	04000000 	streq	r0, [r0], #-0
    2e58:	5101f300 	mrspl	pc, SP_irq	; <UNPREDICTABLE>
    2e5c:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
	...
    2e6c:	52000100 	andpl	r0, r0, #0, 2
	...
    2e78:	01f30004 	mvnseq	r0, r4
    2e7c:	00009f52 	andeq	r9, r0, r2, asr pc
	...
    2e8c:	00010000 	andeq	r0, r1, r0
    2e90:	00000053 	andeq	r0, r0, r3, asr r0
    2e94:	00000000 	andeq	r0, r0, r0
    2e98:	f3000400 	vshl.u8	d0, d0, d0
    2e9c:	009f5301 	addseq	r5, pc, r1, lsl #6
	...
    2eac:	02000000 	andeq	r0, r0, #0
    2eb0:	009f3000 	addseq	r3, pc, r0
    2eb4:	00000000 	andeq	r0, r0, r0
    2eb8:	05000000 	streq	r0, [r0, #-0]
    2ebc:	37007300 	strcc	r7, [r0, -r0, lsl #6]
    2ec0:	00009f21 	andeq	r9, r0, r1, lsr #30
    2ec4:	00000000 	andeq	r0, r0, r0
    2ec8:	00050000 	andeq	r0, r5, r0
    2ecc:	21370073 	teqcs	r7, r3, ror r0
    2ed0:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    2ed4:	00000000 	andeq	r0, r0, r0
    2ed8:	53000100 	movwpl	r0, #256	; 0x100
	...
    2eec:	00500001 	subseq	r0, r0, r1
    2ef0:	00000000 	andeq	r0, r0, r0
    2ef4:	01000000 	mrseq	r0, (UNDEF: 0)
    2ef8:	00005400 	andeq	r5, r0, r0, lsl #8
	...
    2f08:	00010000 	andeq	r0, r1, r0
    2f0c:	00000051 	andeq	r0, r0, r1, asr r0
    2f10:	00000000 	andeq	r0, r0, r0
    2f14:	f3000400 	vshl.u8	d0, d0, d0
    2f18:	009f5101 	addseq	r5, pc, r1, lsl #2
	...
    2f28:	01000000 	mrseq	r0, (UNDEF: 0)
    2f2c:	00005200 	andeq	r5, r0, r0, lsl #4
    2f30:	00000000 	andeq	r0, r0, r0
    2f34:	00040000 	andeq	r0, r4, r0
    2f38:	9f5201f3 	svcls	0x005201f3
	...
    2f4c:	00530001 	subseq	r0, r3, r1
    2f50:	00000000 	andeq	r0, r0, r0
    2f54:	04000000 	streq	r0, [r0], #-0
    2f58:	5301f300 	movwpl	pc, #4864	; 0x1300	; <UNPREDICTABLE>
    2f5c:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
	...
    2f6c:	51000100 	mrspl	r0, (UNDEF: 16)
	...
    2f78:	01f30004 	mvnseq	r0, r4
    2f7c:	00009f51 	andeq	r9, r0, r1, asr pc
	...
    2f8c:	00020000 	andeq	r0, r2, r0
    2f90:	00009f30 	andeq	r9, r0, r0, lsr pc
    2f94:	00000000 	andeq	r0, r0, r0
    2f98:	00010000 	andeq	r0, r1, r0
    2f9c:	00000053 	andeq	r0, r0, r3, asr r0
    2fa0:	00000000 	andeq	r0, r0, r0
    2fa4:	53000100 	movwpl	r0, #256	; 0x100
	...
    2fb0:	00510001 	subseq	r0, r1, r1
	...
    2fc0:	01000000 	mrseq	r0, (UNDEF: 0)
    2fc4:	00005100 	andeq	r5, r0, r0, lsl #2
    2fc8:	00000000 	andeq	r0, r0, r0
    2fcc:	00040000 	andeq	r0, r4, r0
    2fd0:	9f5101f3 	svcls	0x005101f3
	...
    2fe4:	9f300002 	svcls	0x00300002
	...
    2ff0:	00530001 	subseq	r0, r3, r1
    2ff4:	00000000 	andeq	r0, r0, r0
    2ff8:	01000000 	mrseq	r0, (UNDEF: 0)
    2ffc:	00005300 	andeq	r5, r0, r0, lsl #6
    3000:	00000000 	andeq	r0, r0, r0
    3004:	00010000 	andeq	r0, r1, r0
    3008:	00000051 	andeq	r0, r0, r1, asr r0
	...
    3018:	51000100 	mrspl	r0, (UNDEF: 16)
	...
    3024:	01f30004 	mvnseq	r0, r4
    3028:	00009f51 	andeq	r9, r0, r1, asr pc
	...
    3038:	00010000 	andeq	r0, r1, r0
    303c:	00000052 	andeq	r0, r0, r2, asr r0
    3040:	00000000 	andeq	r0, r0, r0
    3044:	f3000400 	vshl.u8	d0, d0, d0
    3048:	009f5201 	addseq	r5, pc, r1, lsl #4
	...
    3058:	01000000 	mrseq	r0, (UNDEF: 0)
    305c:	00005300 	andeq	r5, r0, r0, lsl #6
    3060:	00000000 	andeq	r0, r0, r0
    3064:	00040000 	andeq	r0, r4, r0
    3068:	9f5301f3 	svcls	0x005301f3
	...
    307c:	9f300002 	svcls	0x00300002
	...
    3088:	00560001 	subseq	r0, r6, r1
    308c:	00000000 	andeq	r0, r0, r0
    3090:	01000000 	mrseq	r0, (UNDEF: 0)
    3094:	00005600 	andeq	r5, r0, r0, lsl #12
    3098:	00000000 	andeq	r0, r0, r0
    309c:	00010000 	andeq	r0, r1, r0
    30a0:	00000051 	andeq	r0, r0, r1, asr r0
	...
    30b0:	30000200 	andcc	r0, r0, r0, lsl #4
    30b4:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    30b8:	00000000 	andeq	r0, r0, r0
    30bc:	54000100 	strpl	r0, [r0], #-256	; 0x100
	...
    30c8:	00540001 	subseq	r0, r4, r1
	...
    30d8:	02000000 	andeq	r0, r0, #0
    30dc:	009f3000 	addseq	r3, pc, r0
    30e0:	00000000 	andeq	r0, r0, r0
    30e4:	01000000 	mrseq	r0, (UNDEF: 0)
    30e8:	00005500 	andeq	r5, r0, r0, lsl #10
    30ec:	00000000 	andeq	r0, r0, r0
    30f0:	00010000 	andeq	r0, r1, r0
    30f4:	00000055 	andeq	r0, r0, r5, asr r0
	...
    3104:	51000100 	mrspl	r0, (UNDEF: 16)
	...
    3110:	01f30004 	mvnseq	r0, r4
    3114:	00009f51 	andeq	r9, r0, r1, asr pc
	...
    3124:	00020000 	andeq	r0, r2, r0
    3128:	00009f30 	andeq	r9, r0, r0, lsr pc
    312c:	00000000 	andeq	r0, r0, r0
    3130:	00010000 	andeq	r0, r1, r0
    3134:	00000053 	andeq	r0, r0, r3, asr r0
    3138:	00000000 	andeq	r0, r0, r0
    313c:	53000100 	movwpl	r0, #256	; 0x100
	...
    3148:	00510001 	subseq	r0, r1, r1
	...
    3158:	01000000 	mrseq	r0, (UNDEF: 0)
    315c:	00005100 	andeq	r5, r0, r0, lsl #2
    3160:	00000000 	andeq	r0, r0, r0
    3164:	00040000 	andeq	r0, r4, r0
    3168:	9f5101f3 	svcls	0x005101f3
	...
    317c:	9f300002 	svcls	0x00300002
	...
    3188:	00530001 	subseq	r0, r3, r1
    318c:	00000000 	andeq	r0, r0, r0
    3190:	01000000 	mrseq	r0, (UNDEF: 0)
    3194:	00005300 	andeq	r5, r0, r0, lsl #6
    3198:	00000000 	andeq	r0, r0, r0
    319c:	00010000 	andeq	r0, r1, r0
    31a0:	00000051 	andeq	r0, r0, r1, asr r0
	...
    31b0:	51000100 	mrspl	r0, (UNDEF: 16)
	...
    31bc:	01f30004 	mvnseq	r0, r4
    31c0:	00009f51 	andeq	r9, r0, r1, asr pc
	...
    31d0:	00020000 	andeq	r0, r2, r0
    31d4:	00009f30 	andeq	r9, r0, r0, lsr pc
    31d8:	00000000 	andeq	r0, r0, r0
    31dc:	00010000 	andeq	r0, r1, r0
    31e0:	00000053 	andeq	r0, r0, r3, asr r0
    31e4:	00000000 	andeq	r0, r0, r0
    31e8:	53000100 	movwpl	r0, #256	; 0x100
	...
    31f4:	00510001 	subseq	r0, r1, r1
	...
    3204:	01000000 	mrseq	r0, (UNDEF: 0)
    3208:	00005100 	andeq	r5, r0, r0, lsl #2
    320c:	00000000 	andeq	r0, r0, r0
    3210:	00040000 	andeq	r0, r4, r0
    3214:	9f5101f3 	svcls	0x005101f3
	...
    3228:	9f300002 	svcls	0x00300002
	...
    3234:	00530001 	subseq	r0, r3, r1
    3238:	00000000 	andeq	r0, r0, r0
    323c:	01000000 	mrseq	r0, (UNDEF: 0)
    3240:	00005300 	andeq	r5, r0, r0, lsl #6
    3244:	00000000 	andeq	r0, r0, r0
    3248:	00010000 	andeq	r0, r1, r0
    324c:	00000051 	andeq	r0, r0, r1, asr r0
	...
    325c:	51000100 	mrspl	r0, (UNDEF: 16)
	...
    3268:	01f30004 	mvnseq	r0, r4
    326c:	00009f51 	andeq	r9, r0, r1, asr pc
	...
    327c:	00020000 	andeq	r0, r2, r0
    3280:	00009f30 	andeq	r9, r0, r0, lsr pc
    3284:	00000000 	andeq	r0, r0, r0
    3288:	00010000 	andeq	r0, r1, r0
    328c:	00000053 	andeq	r0, r0, r3, asr r0
    3290:	00000000 	andeq	r0, r0, r0
    3294:	53000100 	movwpl	r0, #256	; 0x100
	...
    32a0:	00510001 	subseq	r0, r1, r1
	...
    32b0:	01000000 	mrseq	r0, (UNDEF: 0)
    32b4:	00005100 	andeq	r5, r0, r0, lsl #2
    32b8:	00000000 	andeq	r0, r0, r0
    32bc:	00040000 	andeq	r0, r4, r0
    32c0:	9f5101f3 	svcls	0x005101f3
	...
    32d4:	9f300002 	svcls	0x00300002
	...
    32e0:	00530001 	subseq	r0, r3, r1
    32e4:	00000000 	andeq	r0, r0, r0
    32e8:	01000000 	mrseq	r0, (UNDEF: 0)
    32ec:	00005300 	andeq	r5, r0, r0, lsl #6
    32f0:	00000000 	andeq	r0, r0, r0
    32f4:	00010000 	andeq	r0, r1, r0
    32f8:	00000051 	andeq	r0, r0, r1, asr r0
	...
    3308:	51000100 	mrspl	r0, (UNDEF: 16)
	...
    3314:	01f30004 	mvnseq	r0, r4
    3318:	00009f51 	andeq	r9, r0, r1, asr pc
	...
    3328:	00020000 	andeq	r0, r2, r0
    332c:	00009f30 	andeq	r9, r0, r0, lsr pc
    3330:	00000000 	andeq	r0, r0, r0
    3334:	00010000 	andeq	r0, r1, r0
    3338:	00000053 	andeq	r0, r0, r3, asr r0
    333c:	00000000 	andeq	r0, r0, r0
    3340:	53000100 	movwpl	r0, #256	; 0x100
	...
    334c:	00510001 	subseq	r0, r1, r1
	...
    335c:	01000000 	mrseq	r0, (UNDEF: 0)
    3360:	00005100 	andeq	r5, r0, r0, lsl #2
    3364:	00000000 	andeq	r0, r0, r0
    3368:	00040000 	andeq	r0, r4, r0
    336c:	9f5101f3 	svcls	0x005101f3
	...
    3380:	9f300002 	svcls	0x00300002
	...
    338c:	00530001 	subseq	r0, r3, r1
    3390:	00000000 	andeq	r0, r0, r0
    3394:	01000000 	mrseq	r0, (UNDEF: 0)
    3398:	00005300 	andeq	r5, r0, r0, lsl #6
    339c:	00000000 	andeq	r0, r0, r0
    33a0:	00010000 	andeq	r0, r1, r0
    33a4:	00000051 	andeq	r0, r0, r1, asr r0
	...
    33b4:	51000100 	mrspl	r0, (UNDEF: 16)
	...
    33c0:	01f30004 	mvnseq	r0, r4
    33c4:	00009f51 	andeq	r9, r0, r1, asr pc
	...
    33d4:	00020000 	andeq	r0, r2, r0
    33d8:	00009f30 	andeq	r9, r0, r0, lsr pc
    33dc:	00000000 	andeq	r0, r0, r0
    33e0:	00010000 	andeq	r0, r1, r0
    33e4:	00000053 	andeq	r0, r0, r3, asr r0
    33e8:	00000000 	andeq	r0, r0, r0
    33ec:	53000100 	movwpl	r0, #256	; 0x100
	...
    33f8:	00510001 	subseq	r0, r1, r1
	...
    3408:	01000000 	mrseq	r0, (UNDEF: 0)
    340c:	00005100 	andeq	r5, r0, r0, lsl #2
    3410:	00000000 	andeq	r0, r0, r0
    3414:	00040000 	andeq	r0, r4, r0
    3418:	9f5101f3 	svcls	0x005101f3
	...
    342c:	9f300002 	svcls	0x00300002
	...
    3438:	00530001 	subseq	r0, r3, r1
    343c:	00000000 	andeq	r0, r0, r0
    3440:	01000000 	mrseq	r0, (UNDEF: 0)
    3444:	00005300 	andeq	r5, r0, r0, lsl #6
    3448:	00000000 	andeq	r0, r0, r0
    344c:	00010000 	andeq	r0, r1, r0
    3450:	00000051 	andeq	r0, r0, r1, asr r0
	...
    3460:	51000100 	mrspl	r0, (UNDEF: 16)
	...
    346c:	01f30004 	mvnseq	r0, r4
    3470:	00009f51 	andeq	r9, r0, r1, asr pc
	...
    3480:	00020000 	andeq	r0, r2, r0
    3484:	00009f30 	andeq	r9, r0, r0, lsr pc
    3488:	00000000 	andeq	r0, r0, r0
    348c:	00010000 	andeq	r0, r1, r0
    3490:	00000053 	andeq	r0, r0, r3, asr r0
    3494:	00000000 	andeq	r0, r0, r0
    3498:	53000100 	movwpl	r0, #256	; 0x100
	...
    34a4:	00510001 	subseq	r0, r1, r1
	...
    34b4:	01000000 	mrseq	r0, (UNDEF: 0)
    34b8:	00005100 	andeq	r5, r0, r0, lsl #2
    34bc:	00000000 	andeq	r0, r0, r0
    34c0:	00040000 	andeq	r0, r4, r0
    34c4:	9f5101f3 	svcls	0x005101f3
	...
    34d8:	9f300002 	svcls	0x00300002
	...
    34e4:	00530001 	subseq	r0, r3, r1
    34e8:	00000000 	andeq	r0, r0, r0
    34ec:	01000000 	mrseq	r0, (UNDEF: 0)
    34f0:	00005300 	andeq	r5, r0, r0, lsl #6
    34f4:	00000000 	andeq	r0, r0, r0
    34f8:	00010000 	andeq	r0, r1, r0
    34fc:	00000051 	andeq	r0, r0, r1, asr r0
	...
    350c:	51000100 	mrspl	r0, (UNDEF: 16)
	...
    3518:	01f30004 	mvnseq	r0, r4
    351c:	00009f51 	andeq	r9, r0, r1, asr pc
	...
    352c:	00020000 	andeq	r0, r2, r0
    3530:	00009f30 	andeq	r9, r0, r0, lsr pc
    3534:	00000000 	andeq	r0, r0, r0
    3538:	00010000 	andeq	r0, r1, r0
    353c:	00000053 	andeq	r0, r0, r3, asr r0
    3540:	00000000 	andeq	r0, r0, r0
    3544:	53000100 	movwpl	r0, #256	; 0x100
	...
    3550:	00510001 	subseq	r0, r1, r1
	...
    3560:	01000000 	mrseq	r0, (UNDEF: 0)
    3564:	00005100 	andeq	r5, r0, r0, lsl #2
    3568:	00000000 	andeq	r0, r0, r0
    356c:	00040000 	andeq	r0, r4, r0
    3570:	9f5101f3 	svcls	0x005101f3
	...
    3584:	9f300002 	svcls	0x00300002
	...
    3590:	00530001 	subseq	r0, r3, r1
    3594:	00000000 	andeq	r0, r0, r0
    3598:	01000000 	mrseq	r0, (UNDEF: 0)
    359c:	00005100 	andeq	r5, r0, r0, lsl #2
	...
    35ac:	00010000 	andeq	r0, r1, r0
    35b0:	00000051 	andeq	r0, r0, r1, asr r0
    35b4:	00000000 	andeq	r0, r0, r0
    35b8:	f3000400 	vshl.u8	d0, d0, d0
    35bc:	009f5101 	addseq	r5, pc, r1, lsl #2
	...
    35cc:	02000000 	andeq	r0, r0, #0
    35d0:	009f3000 	addseq	r3, pc, r0
    35d4:	00000000 	andeq	r0, r0, r0
    35d8:	01000000 	mrseq	r0, (UNDEF: 0)
    35dc:	00005300 	andeq	r5, r0, r0, lsl #6
    35e0:	00000000 	andeq	r0, r0, r0
    35e4:	00010000 	andeq	r0, r1, r0
    35e8:	00000053 	andeq	r0, r0, r3, asr r0
    35ec:	00000000 	andeq	r0, r0, r0
    35f0:	51000100 	mrspl	r0, (UNDEF: 16)
	...
    3604:	00510001 	subseq	r0, r1, r1
    3608:	00000000 	andeq	r0, r0, r0
    360c:	04000000 	streq	r0, [r0], #-0
    3610:	5101f300 	mrspl	pc, SP_irq	; <UNPREDICTABLE>
    3614:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
	...
    3624:	30000200 	andcc	r0, r0, r0, lsl #4
    3628:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    362c:	00000000 	andeq	r0, r0, r0
    3630:	53000100 	movwpl	r0, #256	; 0x100
	...
    363c:	00510001 	subseq	r0, r1, r1
	...
    364c:	01000000 	mrseq	r0, (UNDEF: 0)
    3650:	00005100 	andeq	r5, r0, r0, lsl #2
    3654:	00000000 	andeq	r0, r0, r0
    3658:	00040000 	andeq	r0, r4, r0
    365c:	9f5101f3 	svcls	0x005101f3
	...
    3670:	9f300002 	svcls	0x00300002
	...
    367c:	00530001 	subseq	r0, r3, r1
    3680:	00000000 	andeq	r0, r0, r0
    3684:	01000000 	mrseq	r0, (UNDEF: 0)
    3688:	00005300 	andeq	r5, r0, r0, lsl #6
    368c:	00000000 	andeq	r0, r0, r0
    3690:	00010000 	andeq	r0, r1, r0
    3694:	00000051 	andeq	r0, r0, r1, asr r0
	...
    36a4:	51000100 	mrspl	r0, (UNDEF: 16)
	...
    36b0:	01f30004 	mvnseq	r0, r4
    36b4:	00009f51 	andeq	r9, r0, r1, asr pc
	...
    36c4:	00020000 	andeq	r0, r2, r0
    36c8:	00009f30 	andeq	r9, r0, r0, lsr pc
    36cc:	00000000 	andeq	r0, r0, r0
    36d0:	00010000 	andeq	r0, r1, r0
    36d4:	00000053 	andeq	r0, r0, r3, asr r0
    36d8:	00000000 	andeq	r0, r0, r0
    36dc:	53000100 	movwpl	r0, #256	; 0x100
	...
    36e8:	00510001 	subseq	r0, r1, r1
	...
    36f8:	01000000 	mrseq	r0, (UNDEF: 0)
    36fc:	00005100 	andeq	r5, r0, r0, lsl #2
    3700:	00000000 	andeq	r0, r0, r0
    3704:	00040000 	andeq	r0, r4, r0
    3708:	9f5101f3 	svcls	0x005101f3
	...
    371c:	9f300002 	svcls	0x00300002
	...
    3728:	00530001 	subseq	r0, r3, r1
    372c:	00000000 	andeq	r0, r0, r0
    3730:	01000000 	mrseq	r0, (UNDEF: 0)
    3734:	00005300 	andeq	r5, r0, r0, lsl #6
    3738:	00000000 	andeq	r0, r0, r0
    373c:	00010000 	andeq	r0, r1, r0
    3740:	00000051 	andeq	r0, r0, r1, asr r0
	...
    3750:	51000100 	mrspl	r0, (UNDEF: 16)
	...
    375c:	01f30004 	mvnseq	r0, r4
    3760:	00009f51 	andeq	r9, r0, r1, asr pc
	...
    3770:	00020000 	andeq	r0, r2, r0
    3774:	00009f30 	andeq	r9, r0, r0, lsr pc
    3778:	00000000 	andeq	r0, r0, r0
    377c:	00010000 	andeq	r0, r1, r0
    3780:	00000053 	andeq	r0, r0, r3, asr r0
    3784:	00000000 	andeq	r0, r0, r0
    3788:	53000100 	movwpl	r0, #256	; 0x100
	...
    3794:	00510001 	subseq	r0, r1, r1
	...
    37a4:	01000000 	mrseq	r0, (UNDEF: 0)
    37a8:	00005100 	andeq	r5, r0, r0, lsl #2
    37ac:	00000000 	andeq	r0, r0, r0
    37b0:	00040000 	andeq	r0, r4, r0
    37b4:	9f5101f3 	svcls	0x005101f3
	...
    37c8:	9f300002 	svcls	0x00300002
	...
    37d4:	00530001 	subseq	r0, r3, r1
    37d8:	00000000 	andeq	r0, r0, r0
    37dc:	01000000 	mrseq	r0, (UNDEF: 0)
    37e0:	00005300 	andeq	r5, r0, r0, lsl #6
    37e4:	00000000 	andeq	r0, r0, r0
    37e8:	00010000 	andeq	r0, r1, r0
    37ec:	00000051 	andeq	r0, r0, r1, asr r0
	...
    37fc:	51000100 	mrspl	r0, (UNDEF: 16)
	...
    3808:	01f30004 	mvnseq	r0, r4
    380c:	00009f51 	andeq	r9, r0, r1, asr pc
	...
    381c:	00020000 	andeq	r0, r2, r0
    3820:	00009f30 	andeq	r9, r0, r0, lsr pc
    3824:	00000000 	andeq	r0, r0, r0
    3828:	00010000 	andeq	r0, r1, r0
    382c:	00000053 	andeq	r0, r0, r3, asr r0
    3830:	00000000 	andeq	r0, r0, r0
    3834:	53000100 	movwpl	r0, #256	; 0x100
	...
    3840:	00510001 	subseq	r0, r1, r1
	...
    3850:	01000000 	mrseq	r0, (UNDEF: 0)
    3854:	00005100 	andeq	r5, r0, r0, lsl #2
    3858:	00000000 	andeq	r0, r0, r0
    385c:	00040000 	andeq	r0, r4, r0
    3860:	9f5101f3 	svcls	0x005101f3
	...
    3874:	9f300002 	svcls	0x00300002
	...
    3880:	00530001 	subseq	r0, r3, r1
    3884:	00000000 	andeq	r0, r0, r0
    3888:	01000000 	mrseq	r0, (UNDEF: 0)
    388c:	00005300 	andeq	r5, r0, r0, lsl #6
    3890:	00000000 	andeq	r0, r0, r0
    3894:	00010000 	andeq	r0, r1, r0
    3898:	00000051 	andeq	r0, r0, r1, asr r0
	...
    38a8:	52000100 	andpl	r0, r0, #0, 2
	...
    38b4:	01f30004 	mvnseq	r0, r4
    38b8:	00009f52 	andeq	r9, r0, r2, asr pc
	...
    38c8:	00010000 	andeq	r0, r1, r0
    38cc:	00000052 	andeq	r0, r0, r2, asr r0
    38d0:	00000000 	andeq	r0, r0, r0
    38d4:	f3000400 	vshl.u8	d0, d0, d0
    38d8:	009f5201 	addseq	r5, pc, r1, lsl #4
	...
    38e8:	01000000 	mrseq	r0, (UNDEF: 0)
    38ec:	00005000 	andeq	r5, r0, r0
    38f0:	00000000 	andeq	r0, r0, r0
    38f4:	00030000 	andeq	r0, r3, r0
    38f8:	009f6870 	addseq	r6, pc, r0, ror r8	; <UNPREDICTABLE>
	...
    3908:	01000000 	mrseq	r0, (UNDEF: 0)
    390c:	00005100 	andeq	r5, r0, r0, lsl #2
    3910:	00000000 	andeq	r0, r0, r0
    3914:	00040000 	andeq	r0, r4, r0
    3918:	9f5101f3 	svcls	0x005101f3
	...
    3924:	00510001 	subseq	r0, r1, r1
    3928:	00000000 	andeq	r0, r0, r0
    392c:	04000000 	streq	r0, [r0], #-0
    3930:	5101f300 	mrspl	pc, SP_irq	; <UNPREDICTABLE>
    3934:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
	...
    3944:	52000100 	andpl	r0, r0, #0, 2
	...
    3950:	01f30004 	mvnseq	r0, r4
    3954:	00009f52 	andeq	r9, r0, r2, asr pc
	...
    3964:	00010000 	andeq	r0, r1, r0
    3968:	00000051 	andeq	r0, r0, r1, asr r0
    396c:	00000000 	andeq	r0, r0, r0
    3970:	f3000400 	vshl.u8	d0, d0, d0
    3974:	009f5101 	addseq	r5, pc, r1, lsl #2
	...
    3984:	01000000 	mrseq	r0, (UNDEF: 0)
    3988:	00005100 	andeq	r5, r0, r0, lsl #2
    398c:	00000000 	andeq	r0, r0, r0
    3990:	00040000 	andeq	r0, r4, r0
    3994:	9f5101f3 	svcls	0x005101f3
	...
    39a8:	00510001 	subseq	r0, r1, r1
    39ac:	00000000 	andeq	r0, r0, r0
    39b0:	04000000 	streq	r0, [r0], #-0
    39b4:	5101f300 	mrspl	pc, SP_irq	; <UNPREDICTABLE>
    39b8:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
	...
    39c8:	51000100 	mrspl	r0, (UNDEF: 16)
	...
    39d4:	01f30004 	mvnseq	r0, r4
    39d8:	00009f51 	andeq	r9, r0, r1, asr pc
	...
    39e8:	00010000 	andeq	r0, r1, r0
    39ec:	00000051 	andeq	r0, r0, r1, asr r0
    39f0:	00000000 	andeq	r0, r0, r0
    39f4:	f3000400 	vshl.u8	d0, d0, d0
    39f8:	009f5101 	addseq	r5, pc, r1, lsl #2
	...
    3a08:	01000000 	mrseq	r0, (UNDEF: 0)
    3a0c:	00005100 	andeq	r5, r0, r0, lsl #2
    3a10:	00000000 	andeq	r0, r0, r0
    3a14:	00040000 	andeq	r0, r4, r0
    3a18:	9f5101f3 	svcls	0x005101f3
	...
    3a2c:	00500001 	subseq	r0, r0, r1
    3a30:	00000000 	andeq	r0, r0, r0
    3a34:	01000000 	mrseq	r0, (UNDEF: 0)
    3a38:	00005500 	andeq	r5, r0, r0, lsl #10
    3a3c:	00000000 	andeq	r0, r0, r0
    3a40:	00010000 	andeq	r0, r1, r0
    3a44:	00000050 	andeq	r0, r0, r0, asr r0
    3a48:	00000000 	andeq	r0, r0, r0
    3a4c:	f3000400 	vshl.u8	d0, d0, d0
    3a50:	009f5001 	addseq	r5, pc, r1
    3a54:	00000000 	andeq	r0, r0, r0
    3a58:	01000000 	mrseq	r0, (UNDEF: 0)
    3a5c:	00005000 	andeq	r5, r0, r0
    3a60:	00000000 	andeq	r0, r0, r0
    3a64:	00010000 	andeq	r0, r1, r0
    3a68:	00000055 	andeq	r0, r0, r5, asr r0
    3a6c:	00000000 	andeq	r0, r0, r0
    3a70:	50000100 	andpl	r0, r0, r0, lsl #2
	...
    3a7c:	01f30004 	mvnseq	r0, r4
    3a80:	00009f50 	andeq	r9, r0, r0, asr pc
	...
    3a90:	00010000 	andeq	r0, r1, r0
    3a94:	00000051 	andeq	r0, r0, r1, asr r0
    3a98:	00000000 	andeq	r0, r0, r0
    3a9c:	54000100 	strpl	r0, [r0], #-256	; 0x100
	...
    3aa8:	01f30004 	mvnseq	r0, r4
    3aac:	00009f51 	andeq	r9, r0, r1, asr pc
    3ab0:	00000000 	andeq	r0, r0, r0
    3ab4:	00010000 	andeq	r0, r1, r0
    3ab8:	00000054 	andeq	r0, r0, r4, asr r0
    3abc:	00000000 	andeq	r0, r0, r0
    3ac0:	f3000400 	vshl.u8	d0, d0, d0
    3ac4:	009f5101 	addseq	r5, pc, r1, lsl #2
	...
    3ad4:	02000000 	andeq	r0, r0, #0
    3ad8:	009f3000 	addseq	r3, pc, r0
    3adc:	00000000 	andeq	r0, r0, r0
    3ae0:	01000000 	mrseq	r0, (UNDEF: 0)
    3ae4:	00005700 	andeq	r5, r0, r0, lsl #14
    3ae8:	00000000 	andeq	r0, r0, r0
    3aec:	00010000 	andeq	r0, r1, r0
    3af0:	00000057 	andeq	r0, r0, r7, asr r0
	...
    3b00:	31000200 	mrscc	r0, R8_usr
    3b04:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    3b08:	00000000 	andeq	r0, r0, r0
    3b0c:	56000100 	strpl	r0, [r0], -r0, lsl #2
	...
    3b18:	00560001 	subseq	r0, r6, r1
	...
    3b28:	01000000 	mrseq	r0, (UNDEF: 0)
    3b2c:	00005100 	andeq	r5, r0, r0, lsl #2
    3b30:	00000000 	andeq	r0, r0, r0
    3b34:	00040000 	andeq	r0, r4, r0
    3b38:	9f5101f3 	svcls	0x005101f3
	...
    3b4c:	00510001 	subseq	r0, r1, r1
    3b50:	00000000 	andeq	r0, r0, r0
    3b54:	04000000 	streq	r0, [r0], #-0
    3b58:	5101f300 	mrspl	pc, SP_irq	; <UNPREDICTABLE>
    3b5c:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
	...
    3b6c:	50000100 	andpl	r0, r0, r0, lsl #2
	...
    3b78:	00540001 	subseq	r0, r4, r1
    3b7c:	00000000 	andeq	r0, r0, r0
    3b80:	01000000 	mrseq	r0, (UNDEF: 0)
    3b84:	00005000 	andeq	r5, r0, r0
    3b88:	00000000 	andeq	r0, r0, r0
    3b8c:	00040000 	andeq	r0, r4, r0
    3b90:	9f5001f3 	svcls	0x005001f3
	...
    3b9c:	00500001 	subseq	r0, r0, r1
    3ba0:	00000000 	andeq	r0, r0, r0
    3ba4:	01000000 	mrseq	r0, (UNDEF: 0)
    3ba8:	00005400 	andeq	r5, r0, r0, lsl #8
    3bac:	00000000 	andeq	r0, r0, r0
    3bb0:	00010000 	andeq	r0, r1, r0
    3bb4:	00000050 	andeq	r0, r0, r0, asr r0
    3bb8:	00000000 	andeq	r0, r0, r0
    3bbc:	f3000400 	vshl.u8	d0, d0, d0
    3bc0:	009f5001 	addseq	r5, pc, r1
    3bc4:	00000000 	andeq	r0, r0, r0
    3bc8:	01000000 	mrseq	r0, (UNDEF: 0)
    3bcc:	00005000 	andeq	r5, r0, r0
    3bd0:	00000000 	andeq	r0, r0, r0
    3bd4:	00040000 	andeq	r0, r4, r0
    3bd8:	9f5001f3 	svcls	0x005001f3
	...
    3be4:	00500001 	subseq	r0, r0, r1
    3be8:	00000000 	andeq	r0, r0, r0
    3bec:	04000000 	streq	r0, [r0], #-0
    3bf0:	5001f300 	andpl	pc, r1, r0, lsl #6
    3bf4:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
	...
    3c04:	51000100 	mrspl	r0, (UNDEF: 16)
	...
    3c10:	00550001 	subseq	r0, r5, r1
    3c14:	00000000 	andeq	r0, r0, r0
    3c18:	04000000 	streq	r0, [r0], #-0
    3c1c:	5101f300 	mrspl	pc, SP_irq	; <UNPREDICTABLE>
    3c20:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    3c24:	00000000 	andeq	r0, r0, r0
    3c28:	55000100 	strpl	r0, [r0, #-256]	; 0x100
	...
    3c34:	01f30004 	mvnseq	r0, r4
    3c38:	00009f51 	andeq	r9, r0, r1, asr pc
    3c3c:	00000000 	andeq	r0, r0, r0
    3c40:	00010000 	andeq	r0, r1, r0
    3c44:	00000055 	andeq	r0, r0, r5, asr r0
    3c48:	00000000 	andeq	r0, r0, r0
    3c4c:	f3000400 	vshl.u8	d0, d0, d0
    3c50:	009f5101 	addseq	r5, pc, r1, lsl #2
	...
    3c60:	01000000 	mrseq	r0, (UNDEF: 0)
    3c64:	00005300 	andeq	r5, r0, r0, lsl #6
	...
    3c74:	00010000 	andeq	r0, r1, r0
    3c78:	00000052 	andeq	r0, r0, r2, asr r0
	...
    3c88:	51000100 	mrspl	r0, (UNDEF: 16)
	...
    3c9c:	00500001 	subseq	r0, r0, r1
    3ca0:	00000000 	andeq	r0, r0, r0
    3ca4:	04000000 	streq	r0, [r0], #-0
    3ca8:	5001f300 	andpl	pc, r1, r0, lsl #6
    3cac:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
	...
    3cbc:	30000200 	andcc	r0, r0, r0, lsl #4
    3cc0:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    3cc4:	00000000 	andeq	r0, r0, r0
    3cc8:	57000100 	strpl	r0, [r0, -r0, lsl #2]
	...
    3cd4:	00770007 	rsbseq	r0, r7, r7
    3cd8:	1aff0c0b 	bne	fffc6d0c <SCS_BASE+0x1ffb8d0c>
    3cdc:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    3ce0:	00000000 	andeq	r0, r0, r0
    3ce4:	52000100 	andpl	r0, r0, #0, 2
	...
    3cf8:	9f300002 	svcls	0x00300002
	...
    3d04:	00560001 	subseq	r0, r6, r1
    3d08:	00000000 	andeq	r0, r0, r0
    3d0c:	01000000 	mrseq	r0, (UNDEF: 0)
    3d10:	00005600 	andeq	r5, r0, r0, lsl #12
    3d14:	00000000 	andeq	r0, r0, r0
    3d18:	00020000 	andeq	r0, r2, r0
    3d1c:	00002070 	andeq	r2, r0, r0, ror r0
	...
    3d2c:	00020000 	andeq	r0, r2, r0
    3d30:	00009f30 	andeq	r9, r0, r0, lsr pc
    3d34:	00000000 	andeq	r0, r0, r0
    3d38:	00050000 	andeq	r0, r5, r0
    3d3c:	24380071 	ldrtcs	r0, [r8], #-113	; 0x71
    3d40:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
	...
    3d50:	53000100 	movwpl	r0, #256	; 0x100
	...
    3d64:	00520001 	subseq	r0, r2, r1
	...
    3d74:	01000000 	mrseq	r0, (UNDEF: 0)
    3d78:	00005100 	andeq	r5, r0, r0, lsl #2
	...
    3d88:	00010000 	andeq	r0, r1, r0
    3d8c:	00000050 	andeq	r0, r0, r0, asr r0
    3d90:	00000000 	andeq	r0, r0, r0
    3d94:	f3000400 	vshl.u8	d0, d0, d0
    3d98:	009f5001 	addseq	r5, pc, r1
	...
    3da8:	02000000 	andeq	r0, r0, #0
    3dac:	009f3000 	addseq	r3, pc, r0
    3db0:	00000000 	andeq	r0, r0, r0
    3db4:	01000000 	mrseq	r0, (UNDEF: 0)
    3db8:	00005600 	andeq	r5, r0, r0, lsl #12
    3dbc:	00000000 	andeq	r0, r0, r0
    3dc0:	00070000 	andeq	r0, r7, r0
    3dc4:	ff0a0076 			; <UNDEFINED> instruction: 0xff0a0076
    3dc8:	009f1a0c 	addseq	r1, pc, ip, lsl #20
    3dcc:	00000000 	andeq	r0, r0, r0
    3dd0:	01000000 	mrseq	r0, (UNDEF: 0)
    3dd4:	00005300 	andeq	r5, r0, r0, lsl #6
    3dd8:	00000000 	andeq	r0, r0, r0
    3ddc:	00020000 	andeq	r0, r2, r0
    3de0:	00001c70 	andeq	r1, r0, r0, ror ip
	...
    3df0:	00020000 	andeq	r0, r2, r0
    3df4:	00009f30 	andeq	r9, r0, r0, lsr pc
    3df8:	00000000 	andeq	r0, r0, r0
    3dfc:	00010000 	andeq	r0, r1, r0
    3e00:	00000057 	andeq	r0, r0, r7, asr r0
    3e04:	00000000 	andeq	r0, r0, r0
    3e08:	77000700 	strvc	r0, [r0, -r0, lsl #14]
    3e0c:	dfff0b00 	svcle	0x00ff0b00
    3e10:	00009f1a 	andeq	r9, r0, sl, lsl pc
    3e14:	00000000 	andeq	r0, r0, r0
    3e18:	00010000 	andeq	r0, r1, r0
    3e1c:	00000052 	andeq	r0, r0, r2, asr r0
	...
    3e2c:	30000200 	andcc	r0, r0, r0, lsl #4
    3e30:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    3e34:	00000000 	andeq	r0, r0, r0
    3e38:	71000500 	tstvc	r0, r0, lsl #10
    3e3c:	9f243c00 	svcls	0x00243c00
	...
    3e50:	00510001 	subseq	r0, r1, r1
    3e54:	00000000 	andeq	r0, r0, r0
    3e58:	04000000 	streq	r0, [r0], #-0
    3e5c:	5101f300 	mrspl	pc, SP_irq	; <UNPREDICTABLE>
    3e60:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
	...
    3e70:	50000100 	andpl	r0, r0, r0, lsl #2
	...
    3e7c:	01f30004 	mvnseq	r0, r4
    3e80:	00009f50 	andeq	r9, r0, r0, asr pc
	...
    3e90:	00010000 	andeq	r0, r1, r0
    3e94:	00000050 	andeq	r0, r0, r0, asr r0
    3e98:	00000000 	andeq	r0, r0, r0
    3e9c:	f3000400 	vshl.u8	d0, d0, d0
    3ea0:	009f5001 	addseq	r5, pc, r1
	...
    3eb0:	01000000 	mrseq	r0, (UNDEF: 0)
    3eb4:	00005000 	andeq	r5, r0, r0
    3eb8:	00000000 	andeq	r0, r0, r0
    3ebc:	00040000 	andeq	r0, r4, r0
    3ec0:	9f5001f3 	svcls	0x005001f3
	...
    3ed4:	00500001 	subseq	r0, r0, r1
    3ed8:	00000000 	andeq	r0, r0, r0
    3edc:	04000000 	streq	r0, [r0], #-0
    3ee0:	5001f300 	andpl	pc, r1, r0, lsl #6
    3ee4:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
	...
    3ef4:	50000100 	andpl	r0, r0, r0, lsl #2
	...
    3f00:	01f30004 	mvnseq	r0, r4
    3f04:	00009f50 	andeq	r9, r0, r0, asr pc
	...
    3f14:	00010000 	andeq	r0, r1, r0
    3f18:	00000050 	andeq	r0, r0, r0, asr r0
    3f1c:	00000000 	andeq	r0, r0, r0
    3f20:	f3000400 	vshl.u8	d0, d0, d0
    3f24:	009f5001 	addseq	r5, pc, r1
	...
    3f34:	01000000 	mrseq	r0, (UNDEF: 0)
    3f38:	00005000 	andeq	r5, r0, r0
    3f3c:	00000000 	andeq	r0, r0, r0
    3f40:	00040000 	andeq	r0, r4, r0
    3f44:	9f5001f3 	svcls	0x005001f3
	...
    3f58:	9f300002 	svcls	0x00300002
	...
    3f64:	0071000a 	rsbseq	r0, r1, sl
    3f68:	401a0073 	andsmi	r0, sl, r3, ror r0
    3f6c:	9f2e3024 	svcls	0x002e3024
	...
    3f78:	0800178c 	stmdaeq	r0, {r2, r3, r7, r8, r9, sl, ip}
    3f7c:	0800178e 	stmdaeq	r0, {r1, r2, r3, r7, r8, r9, sl, ip}
    3f80:	8e510001 	cdphi	0, 5, cr0, cr1, cr1, {0}
    3f84:	94080017 	strls	r0, [r8], #-23
    3f88:	04080017 	streq	r0, [r8], #-23
    3f8c:	5101f300 	mrspl	pc, SP_irq	; <UNPREDICTABLE>
    3f90:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
	...
    3fa0:	50000100 	andpl	r0, r0, r0, lsl #2
	...
    3fac:	01f30004 	mvnseq	r0, r4
    3fb0:	00009f50 	andeq	r9, r0, r0, asr pc
	...
    3fc0:	00020000 	andeq	r0, r2, r0
    3fc4:	00009f30 	andeq	r9, r0, r0, lsr pc
    3fc8:	00000000 	andeq	r0, r0, r0
    3fcc:	00010000 	andeq	r0, r1, r0
    3fd0:	00000050 	andeq	r0, r0, r0, asr r0
	...
    3fe0:	30000200 	andcc	r0, r0, r0, lsl #4
    3fe4:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    3fe8:	00000000 	andeq	r0, r0, r0
    3fec:	73000600 	movwvc	r0, #1536	; 0x600
    3ff0:	1a007100 	bne	203f8 <__Stack_Size+0x1fff8>
    3ff4:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
	...
    4004:	30000200 	andcc	r0, r0, r0, lsl #4
    4008:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    400c:	00000000 	andeq	r0, r0, r0
    4010:	71000600 	tstvc	r0, r0, lsl #12
    4014:	1a007200 	bne	2081c <__Stack_Size+0x2041c>
    4018:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    401c:	00000000 	andeq	r0, r0, r0
    4020:	00179400 	andseq	r9, r7, r0, lsl #8
    4024:	00179608 	andseq	r9, r7, r8, lsl #12
    4028:	51000108 	tstpl	r0, r8, lsl #2
    402c:	08001796 	stmdaeq	r0, {r1, r2, r4, r7, r8, r9, sl, ip}
    4030:	0800179c 	stmdaeq	r0, {r2, r3, r4, r7, r8, r9, sl, ip}
    4034:	01f30004 	mvnseq	r0, r4
    4038:	00009f51 	andeq	r9, r0, r1, asr pc
    403c:	00000000 	andeq	r0, r0, r0
    4040:	17a80000 	strne	r0, [r8, r0]!
    4044:	17b80800 	ldrne	r0, [r8, r0, lsl #16]!
    4048:	00010800 	andeq	r0, r1, r0, lsl #16
    404c:	0017b850 	andseq	fp, r7, r0, asr r8
    4050:	0017c008 	andseq	ip, r7, r8
    4054:	70000308 	andvc	r0, r0, r8, lsl #6
    4058:	17c09f7e 			; <UNDEFINED> instruction: 0x17c09f7e
    405c:	17c40800 	strbne	r0, [r4, r0, lsl #16]
    4060:	00040800 	andeq	r0, r4, r0, lsl #16
    4064:	9f5001f3 	svcls	0x005001f3
    4068:	080017c4 	stmdaeq	r0, {r2, r6, r7, r8, r9, sl, ip}
    406c:	080017d0 	stmdaeq	r0, {r4, r6, r7, r8, r9, sl, ip}
    4070:	7e700003 	cdpvc	0, 7, cr0, cr0, cr3, {0}
    4074:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
	...
    4084:	50000100 	andpl	r0, r0, r0, lsl #2
	...
    4090:	01f30004 	mvnseq	r0, r4
    4094:	00009f50 	andeq	r9, r0, r0, asr pc
	...
    40a4:	00020000 	andeq	r0, r2, r0
    40a8:	00009f30 	andeq	r9, r0, r0, lsr pc
    40ac:	00000000 	andeq	r0, r0, r0
    40b0:	00010000 	andeq	r0, r1, r0
    40b4:	00000053 	andeq	r0, r0, r3, asr r0
	...
    40c4:	70000800 	andvc	r0, r0, r0, lsl #16
    40c8:	08253300 	stmdaeq	r5!, {r8, r9, ip, sp}
    40cc:	009f1aff 			; <UNDEFINED> instruction: 0x009f1aff
    40d0:	00000000 	andeq	r0, r0, r0
    40d4:	09000000 	stmdbeq	r0, {}	; <UNPREDICTABLE>
    40d8:	5001f300 	andpl	pc, r1, r0, lsl #6
    40dc:	ff082533 			; <UNDEFINED> instruction: 0xff082533
    40e0:	00009f1a 	andeq	r9, r0, sl, lsl pc
	...
    40f0:	00020000 	andeq	r0, r2, r0
    40f4:	00009f30 	andeq	r9, r0, r0, lsr pc
    40f8:	00000000 	andeq	r0, r0, r0
    40fc:	000b0000 	andeq	r0, fp, r0
    4100:	00700073 	rsbseq	r0, r0, r3, ror r0
    4104:	251aff08 	ldrcs	pc, [sl, #-3848]	; 0xf08
    4108:	009f1a31 	addseq	r1, pc, r1, lsr sl	; <UNPREDICTABLE>
    410c:	00000000 	andeq	r0, r0, r0
    4110:	0c000000 	stceq	0, cr0, [r0], {-0}
    4114:	f3007300 	vcgt.u8	d7, d0, d0
    4118:	ff085001 			; <UNDEFINED> instruction: 0xff085001
    411c:	1a31251a 	bne	c4d58c <__Stack_Size+0xc4d18c>
    4120:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    4124:	00000000 	andeq	r0, r0, r0
    4128:	0017e800 	andseq	lr, r7, r0, lsl #16
    412c:	00181608 	andseq	r1, r8, r8, lsl #12
    4130:	50000108 	andpl	r0, r0, r8, lsl #2
    4134:	08001816 	stmdaeq	r0, {r1, r2, r4, fp, ip}
    4138:	0800182a 	stmdaeq	r0, {r1, r3, r5, fp, ip}
    413c:	01f30004 	mvnseq	r0, r4
    4140:	182a9f50 	stmdane	sl!, {r4, r6, r8, r9, sl, fp, ip, pc}
    4144:	182e0800 	stmdane	lr!, {fp}
    4148:	00010800 	andeq	r0, r1, r0, lsl #16
    414c:	00182e50 	andseq	r2, r8, r0, asr lr
    4150:	00183a08 	andseq	r3, r8, r8, lsl #20
    4154:	f3000408 	vshl.u8	d0, d8, d0
    4158:	3a9f5001 	bcc	fe7d8164 <SCS_BASE+0x1e7ca164>
    415c:	3e080018 	mcrcc	0, 0, r0, cr8, cr8, {0}
    4160:	01080018 	tsteq	r8, r8, lsl r0
    4164:	183e5000 	ldmdane	lr!, {ip, lr}
    4168:	184a0800 	stmdane	sl, {fp}^
    416c:	00040800 	andeq	r0, r4, r0, lsl #16
    4170:	9f5001f3 	svcls	0x005001f3
    4174:	0800184a 	stmdaeq	r0, {r1, r3, r6, fp, ip}
    4178:	0800184e 	stmdaeq	r0, {r1, r2, r3, r6, fp, ip}
    417c:	4e500001 	cdpmi	0, 5, cr0, cr0, cr1, {0}
    4180:	5a080018 	bpl	2041e8 <__Stack_Size+0x203de8>
    4184:	04080018 	streq	r0, [r8], #-24
    4188:	5001f300 	andpl	pc, r1, r0, lsl #6
    418c:	00185a9f 	mulseq	r8, pc, sl	; <UNPREDICTABLE>
    4190:	00185e08 	andseq	r5, r8, r8, lsl #28
    4194:	50000108 	andpl	r0, r0, r8, lsl #2
    4198:	0800185e 	stmdaeq	r0, {r1, r2, r3, r4, r6, fp, ip}
    419c:	08001872 	stmdaeq	r0, {r1, r4, r5, r6, fp, ip}
    41a0:	01f30004 	mvnseq	r0, r4
    41a4:	18729f50 	ldmdane	r2!, {r4, r6, r8, r9, sl, fp, ip, pc}^
    41a8:	187c0800 	ldmdane	ip!, {fp}^
    41ac:	00010800 	andeq	r0, r1, r0, lsl #16
    41b0:	00000050 	andeq	r0, r0, r0, asr r0
    41b4:	00000000 	andeq	r0, r0, r0
    41b8:	00187c00 	andseq	r7, r8, r0, lsl #24
    41bc:	0018be08 	andseq	fp, r8, r8, lsl #28
    41c0:	50000108 	andpl	r0, r0, r8, lsl #2
    41c4:	080018be 	stmdaeq	r0, {r1, r2, r3, r4, r5, r7, fp, ip}
    41c8:	080018fe 	stmdaeq	r0, {r1, r2, r3, r4, r5, r6, r7, fp, ip}
    41cc:	fe540001 	cdp2	0, 5, cr0, cr4, cr1, {0}
    41d0:	04080018 	streq	r0, [r8], #-24
    41d4:	04080019 	streq	r0, [r8], #-25
    41d8:	5001f300 	andpl	pc, r1, r0, lsl #6
    41dc:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    41e0:	00000000 	andeq	r0, r0, r0
    41e4:	00187c00 	andseq	r7, r8, r0, lsl #24
    41e8:	00189408 	andseq	r9, r8, r8, lsl #8
    41ec:	51000108 	tstpl	r0, r8, lsl #2
    41f0:	08001894 	stmdaeq	r0, {r2, r4, r7, fp, ip}
    41f4:	080018fe 	stmdaeq	r0, {r1, r2, r3, r4, r5, r6, r7, fp, ip}
    41f8:	fe550001 	cdp2	0, 5, cr0, cr5, cr1, {0}
    41fc:	04080018 	streq	r0, [r8], #-24
    4200:	04080019 	streq	r0, [r8], #-25
    4204:	5101f300 	mrspl	pc, SP_irq	; <UNPREDICTABLE>
    4208:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    420c:	00000000 	andeq	r0, r0, r0
    4210:	00187c00 	andseq	r7, r8, r0, lsl #24
    4214:	00188808 	andseq	r8, r8, r8, lsl #16
    4218:	30000208 	andcc	r0, r0, r8, lsl #4
    421c:	0018889f 	mulseq	r8, pc, r8	; <UNPREDICTABLE>
    4220:	00188c08 	andseq	r8, r8, r8, lsl #24
    4224:	73000b08 	movwvc	r0, #2824	; 0xb08
    4228:	cfff0b00 	svcgt	0x00ff0b00
    422c:	ffff0a1a 			; <UNDEFINED> instruction: 0xffff0a1a
    4230:	188e9f1a 	stmne	lr, {r1, r3, r4, r8, r9, sl, fp, ip, pc}
    4234:	18960800 	ldmne	r6, {fp}
    4238:	00070800 	andeq	r0, r7, r0, lsl #16
    423c:	ff0a0073 			; <UNDEFINED> instruction: 0xff0a0073
    4240:	969f1aff 			; <UNDEFINED> instruction: 0x969f1aff
    4244:	98080018 	stmdals	r8, {r3, r4}
    4248:	09080018 	stmdbeq	r8, {r3, r4}
    424c:	94107000 	ldrls	r7, [r0], #-0
    4250:	ffff0a02 			; <UNDEFINED> instruction: 0xffff0a02
    4254:	18989f1a 	ldmne	r8, {r1, r3, r4, r8, r9, sl, fp, ip, pc}
    4258:	18a00800 	stmiane	r0!, {fp}
    425c:	000b0800 	andeq	r0, fp, r0, lsl #16
    4260:	f30b0072 	vqadd.u8	q0, <illegal reg q5.5>, q9
    4264:	ff0a1ae9 			; <UNDEFINED> instruction: 0xff0a1ae9
    4268:	aa9f1aff 	bge	fe7cae6c <SCS_BASE+0x1e7bce6c>
    426c:	ae080018 	mcrge	0, 0, r0, cr8, cr8, {0}
    4270:	07080018 	smladeq	r8, r8, r0, r0
    4274:	0a007300 	beq	20e7c <__Stack_Size+0x20a7c>
    4278:	9f1affff 	svcls	0x001affff
    427c:	080018ae 	stmdaeq	r0, {r1, r2, r3, r5, r7, fp, ip}
    4280:	080018b2 	stmdaeq	r0, {r1, r4, r5, r7, fp, ip}
    4284:	0c700009 	ldcleq	0, cr0, [r0], #-36	; 0xffffffdc
    4288:	ff0a0294 			; <UNDEFINED> instruction: 0xff0a0294
    428c:	b29f1aff 	addslt	r1, pc, #1044480	; 0xff000
    4290:	b6080018 			; <UNDEFINED> instruction: 0xb6080018
    4294:	0b080018 	bleq	2042fc <__Stack_Size+0x203efc>
    4298:	0b007300 	bleq	20ea0 <__Stack_Size+0x20aa0>
    429c:	0a1afcff 	beq	6c36a0 <__Stack_Size+0x6c32a0>
    42a0:	9f1affff 	svcls	0x001affff
    42a4:	080018ba 	stmdaeq	r0, {r1, r3, r4, r5, r7, fp, ip}
    42a8:	080018c1 	stmdaeq	r0, {r0, r6, r7, fp, ip}
    42ac:	00730007 	rsbseq	r0, r3, r7
    42b0:	1affff0a 	bne	3ee0 <__Stack_Size+0x3ae0>
    42b4:	0018e29f 	mulseq	r8, pc, r2	; <UNPREDICTABLE>
    42b8:	0018f408 	andseq	pc, r8, r8, lsl #8
    42bc:	50000108 	andpl	r0, r0, r8, lsl #2
    42c0:	080018f4 	stmdaeq	r0, {r2, r4, r5, r6, r7, fp, ip}
    42c4:	080018f6 	stmdaeq	r0, {r1, r2, r4, r5, r6, r7, fp, ip}
    42c8:	00730006 	rsbseq	r0, r3, r6
    42cc:	9f210070 	svcls	0x00210070
    42d0:	080018f6 	stmdaeq	r0, {r1, r2, r4, r5, r6, r7, fp, ip}
    42d4:	080018f8 	stmdaeq	r0, {r3, r4, r5, r6, r7, fp, ip}
    42d8:	f8530001 			; <UNDEFINED> instruction: 0xf8530001
    42dc:	04080018 	streq	r0, [r8], #-24
    42e0:	11080019 	tstne	r8, r9, lsl r0
    42e4:	f7007200 			; <UNDEFINED> instruction: 0xf7007200
    42e8:	f7640825 			; <UNDEFINED> instruction: 0xf7640825
    42ec:	00f71b25 	rscseq	r1, r7, r5, lsr #22
    42f0:	00701a3f 	rsbseq	r1, r0, pc, lsr sl
    42f4:	00009f21 	andeq	r9, r0, r1, lsr #30
    42f8:	00000000 	andeq	r0, r0, r0
    42fc:	187c0000 	ldmdane	ip!, {}^	; <UNPREDICTABLE>
    4300:	18ce0800 	stmiane	lr, {fp}^
    4304:	00020800 	andeq	r0, r2, r0, lsl #16
    4308:	18ce9f30 	stmiane	lr, {r4, r5, r8, r9, sl, fp, ip, pc}^
    430c:	18d40800 	ldmne	r4, {fp}^
    4310:	00010800 	andeq	r0, r1, r0, lsl #16
    4314:	0018d452 	andseq	sp, r8, r2, asr r4
    4318:	0018e408 	andseq	lr, r8, r8, lsl #8
    431c:	91001108 	tstls	r0, r8, lsl #2
    4320:	64910668 	ldrvs	r0, [r1], #1640	; 0x668
    4324:	71007406 	tstvc	r0, r6, lsl #8
    4328:	01282900 	teqeq	r8, r0, lsl #18
    432c:	9f131600 	svcls	0x00131600
    4330:	080018e4 	stmdaeq	r0, {r2, r5, r6, r7, fp, ip}
    4334:	080018fe 	stmdaeq	r0, {r1, r2, r3, r4, r5, r6, r7, fp, ip}
    4338:	68910014 	ldmvs	r1, {r2, r4}
    433c:	06649106 	strbteq	r9, [r4], -r6, lsl #2
    4340:	000c0074 	andeq	r0, ip, r4, ror r0
    4344:	29400138 	stmdbcs	r0, {r3, r4, r5, r8}^
    4348:	16000128 	strne	r0, [r0], -r8, lsr #2
    434c:	18fe9f13 	ldmne	lr!, {r0, r1, r4, r8, r9, sl, fp, ip, pc}^
    4350:	19040800 	stmdbne	r4, {fp}
    4354:	00150800 	andseq	r0, r5, r0, lsl #16
    4358:	7d06687d 	stcvc	8, cr6, [r6, #-500]	; 0xfffffe0c
    435c:	01f30664 	mvnseq	r0, r4, ror #12
    4360:	38000c50 	stmdacc	r0, {r4, r6, sl, fp}
    4364:	28294001 	stmdacs	r9!, {r0, lr}
    4368:	13160001 	tstne	r6, #1
    436c:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    4370:	00000000 	andeq	r0, r0, r0
    4374:	00187c00 	andseq	r7, r8, r0, lsl #24
    4378:	0018da08 	andseq	sp, r8, r8, lsl #20
    437c:	30000208 	andcc	r0, r0, r8, lsl #4
    4380:	0018da9f 	mulseq	r8, pc, sl	; <UNPREDICTABLE>
    4384:	0018e808 	andseq	lr, r8, r8, lsl #16
    4388:	52000108 	andpl	r0, r0, #8, 2
    438c:	080018e8 	stmdaeq	r0, {r3, r5, r6, r7, fp, ip}
    4390:	080018fe 	stmdaeq	r0, {r1, r2, r3, r4, r5, r6, r7, fp, ip}
    4394:	68910022 	ldmvs	r1, {r1, r5}
    4398:	06649106 	strbteq	r9, [r4], -r6, lsl #2
    439c:	000c0074 	andeq	r0, ip, r4, ror r0
    43a0:	29400138 	stmdbcs	r0, {r3, r4, r5, r8}^
    43a4:	16000128 	strne	r0, [r0], -r8, lsr #2
    43a8:	f71e4913 			; <UNDEFINED> instruction: 0xf71e4913
    43ac:	06007525 	streq	r7, [r0], -r5, lsr #10
    43b0:	25f72432 	ldrbcs	r2, [r7, #1074]!	; 0x432
    43b4:	9f00f71b 	svcls	0x0000f71b
    43b8:	080018fe 	stmdaeq	r0, {r1, r2, r3, r4, r5, r6, r7, fp, ip}
    43bc:	08001904 	stmdaeq	r0, {r2, r8, fp, ip}
    43c0:	687d0024 	ldmdavs	sp!, {r2, r5}^
    43c4:	06647d06 	strbteq	r7, [r4], -r6, lsl #26
    43c8:	0c5001f3 	ldfeqe	f0, [r0], {243}	; 0xf3
    43cc:	40013800 	andmi	r3, r1, r0, lsl #16
    43d0:	00012829 	andeq	r2, r1, r9, lsr #16
    43d4:	1e491316 	mcrne	3, 2, r1, cr9, cr6, {0}
    43d8:	01f325f7 	ldrsheq	r2, [r3, #87]!	; 0x57
    43dc:	24320651 	ldrtcs	r0, [r2], #-1617	; 0x651
    43e0:	f71b25f7 			; <UNDEFINED> instruction: 0xf71b25f7
    43e4:	00009f00 	andeq	r9, r0, r0, lsl #30
    43e8:	00000000 	andeq	r0, r0, r0
    43ec:	187c0000 	ldmdane	ip!, {}^	; <UNPREDICTABLE>
    43f0:	18e20800 	stmiane	r2!, {fp}^
    43f4:	00020800 	andeq	r0, r2, r0, lsl #16
    43f8:	18e29f30 	stmiane	r2!, {r4, r5, r8, r9, sl, fp, ip, pc}^
    43fc:	18e80800 	stmiane	r8!, {fp}^
    4400:	000b0800 	andeq	r0, fp, r0, lsl #16
    4404:	00700072 	rsbseq	r0, r0, r2, ror r0
    4408:	64082534 	strvs	r2, [r8], #-1332	; 0x534
    440c:	e89f1c1e 	ldm	pc, {r1, r2, r3, r4, sl, fp, ip}	; <UNPREDICTABLE>
    4410:	ea080018 	b	204478 <__Stack_Size+0x204078>
    4414:	01080018 	tsteq	r8, r8, lsl r0
    4418:	18ea5200 	stmiane	sl!, {r9, ip, lr}^
    441c:	18fe0800 	ldmne	lr!, {fp}^
    4420:	002a0800 	eoreq	r0, sl, r0, lsl #16
    4424:	91066891 			; <UNDEFINED> instruction: 0x91066891
    4428:	00740664 	rsbseq	r0, r4, r4, ror #12
    442c:	0138000c 	teqeq	r8, ip
    4430:	01282940 	teqeq	r8, r0, asr #18
    4434:	49131600 	ldmdbmi	r3, {r9, sl, ip}
    4438:	7525f71e 	strvc	pc, [r5, #-1822]!	; 0x71e
    443c:	24320600 	ldrtcs	r0, [r2], #-1536	; 0x600
    4440:	f71b25f7 			; <UNDEFINED> instruction: 0xf71b25f7
    4444:	34007000 	strcc	r7, [r0], #-0
    4448:	1e640825 	cdpne	8, 6, cr0, cr4, cr5, {1}
    444c:	18fe9f1c 	ldmne	lr!, {r2, r3, r4, r8, r9, sl, fp, ip, pc}^
    4450:	19040800 	stmdbne	r4, {fp}
    4454:	002c0800 	eoreq	r0, ip, r0, lsl #16
    4458:	7d06687d 	stcvc	8, cr6, [r6, #-500]	; 0xfffffe0c
    445c:	01f30664 	mvnseq	r0, r4, ror #12
    4460:	38000c50 	stmdacc	r0, {r4, r6, sl, fp}
    4464:	28294001 	stmdacs	r9!, {r0, lr}
    4468:	13160001 	tstne	r6, #1
    446c:	25f71e49 	ldrbcs	r1, [r7, #3657]!	; 0xe49
    4470:	065101f3 			; <UNDEFINED> instruction: 0x065101f3
    4474:	25f72432 	ldrbcs	r2, [r7, #1074]!	; 0x432
    4478:	7000f71b 	andvc	pc, r0, fp, lsl r7	; <UNPREDICTABLE>
    447c:	08253400 	stmdaeq	r5!, {sl, ip, sp}
    4480:	9f1c1e64 	svcls	0x001c1e64
	...
    4494:	00510001 	subseq	r0, r1, r1
    4498:	00000000 	andeq	r0, r0, r0
    449c:	04000000 	streq	r0, [r0], #-0
    44a0:	5101f300 	mrspl	pc, SP_irq	; <UNPREDICTABLE>
    44a4:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
	...
    44b4:	30000200 	andcc	r0, r0, r0, lsl #4
    44b8:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    44bc:	00000000 	andeq	r0, r0, r0
    44c0:	72000b00 	andvc	r0, r0, #0, 22
    44c4:	f0ff0b00 			; <UNDEFINED> instruction: 0xf0ff0b00
    44c8:	ffff0a1a 			; <UNDEFINED> instruction: 0xffff0a1a
    44cc:	00009f1a 	andeq	r9, r0, sl, lsl pc
    44d0:	00000000 	andeq	r0, r0, r0
    44d4:	00070000 	andeq	r0, r7, r0
    44d8:	ff0a0073 			; <UNDEFINED> instruction: 0xff0a0073
    44dc:	009f1aff 			; <UNDEFINED> instruction: 0x009f1aff
    44e0:	00000000 	andeq	r0, r0, r0
    44e4:	32000000 	andcc	r0, r0, #0
    44e8:	48080019 	stmdami	r8, {r0, r3, r4}
    44ec:	01080019 	tsteq	r8, r9, lsl r0
    44f0:	19485000 	stmdbne	r8, {ip, lr}^
    44f4:	194a0800 	stmdbne	sl, {fp}^
    44f8:	00030800 	andeq	r0, r3, r0, lsl #16
    44fc:	4a9f7470 	bmi	fe7e16c4 <SCS_BASE+0x1e7d36c4>
    4500:	50080019 	andpl	r0, r8, r9, lsl r0
    4504:	01080019 	tsteq	r8, r9, lsl r0
    4508:	19505000 	ldmdbne	r0, {ip, lr}^
    450c:	19640800 	stmdbne	r4!, {fp}^
    4510:	00040800 	andeq	r0, r4, r0, lsl #16
    4514:	9f5001f3 	svcls	0x005001f3
	...
    4520:	08001932 	stmdaeq	r0, {r1, r4, r5, r8, fp, ip}
    4524:	0800193e 	stmdaeq	r0, {r1, r2, r3, r4, r5, r8, fp, ip}
    4528:	3e510001 	cdpcc	0, 5, cr0, cr1, cr1, {0}
    452c:	64080019 	strvs	r0, [r8], #-25
    4530:	04080019 	streq	r0, [r8], #-25
    4534:	5101f300 	mrspl	pc, SP_irq	; <UNPREDICTABLE>
    4538:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    453c:	00000000 	andeq	r0, r0, r0
    4540:	00193200 	andseq	r3, r9, r0, lsl #4
    4544:	00195608 	andseq	r5, r9, r8, lsl #12
    4548:	52000108 	andpl	r0, r0, #8, 2
    454c:	08001956 	stmdaeq	r0, {r1, r2, r4, r6, r8, fp, ip}
    4550:	0800195a 	stmdaeq	r0, {r1, r3, r4, r6, r8, fp, ip}
    4554:	01f30004 	mvnseq	r0, r4
    4558:	195a9f52 	ldmdbne	sl, {r1, r4, r6, r8, r9, sl, fp, ip, pc}^
    455c:	195c0800 	ldmdbne	ip, {fp}^
    4560:	00010800 	andeq	r0, r1, r0, lsl #16
    4564:	00195c52 	andseq	r5, r9, r2, asr ip
    4568:	00196408 	andseq	r6, r9, r8, lsl #8
    456c:	f3000408 	vshl.u8	d0, d8, d0
    4570:	009f5201 	addseq	r5, pc, r1, lsl #4
    4574:	00000000 	andeq	r0, r0, r0
    4578:	32000000 	andcc	r0, r0, #0
    457c:	38080019 	stmdacc	r8, {r0, r3, r4}
    4580:	02080019 	andeq	r0, r8, #25
    4584:	389f3000 	ldmcc	pc, {ip, sp}	; <UNPREDICTABLE>
    4588:	64080019 	strvs	r0, [r8], #-25
    458c:	06080019 			; <UNDEFINED> instruction: 0x06080019
    4590:	08007400 	stmdaeq	r0, {sl, ip, sp, lr}
    4594:	009f1aff 			; <UNDEFINED> instruction: 0x009f1aff
    4598:	00000000 	andeq	r0, r0, r0
    459c:	32000000 	andcc	r0, r0, #0
    45a0:	38080019 	stmdacc	r8, {r0, r3, r4}
    45a4:	02080019 	andeq	r0, r8, #25
    45a8:	389f3000 	ldmcc	pc, {ip, sp}	; <UNPREDICTABLE>
    45ac:	3e080019 	mcrcc	0, 0, r0, cr8, cr9, {0}
    45b0:	09080019 	stmdbeq	r8, {r0, r3, r4}
    45b4:	4f007100 	svcmi	0x00007100
    45b8:	ffff0a1a 			; <UNDEFINED> instruction: 0xffff0a1a
    45bc:	193e9f1a 	ldmdbne	lr!, {r1, r3, r4, r8, r9, sl, fp, ip, pc}
    45c0:	19640800 	stmdbne	r4!, {fp}^
    45c4:	000a0800 	andeq	r0, sl, r0, lsl #16
    45c8:	4f5101f3 	svcmi	0x005101f3
    45cc:	ffff0a1a 			; <UNDEFINED> instruction: 0xffff0a1a
    45d0:	00009f1a 	andeq	r9, r0, sl, lsl pc
    45d4:	00000000 	andeq	r0, r0, r0
    45d8:	19320000 	ldmdbne	r2!, {}	; <UNPREDICTABLE>
    45dc:	19440800 	stmdbne	r4, {fp}^
    45e0:	00020800 	andeq	r0, r2, r0, lsl #16
    45e4:	19449f30 	stmdbne	r4, {r4, r5, r8, r9, sl, fp, ip, pc}^
    45e8:	19580800 	ldmdbne	r8, {fp}^
    45ec:	00010800 	andeq	r0, r1, r0, lsl #16
    45f0:	00195853 	andseq	r5, r9, r3, asr r8
    45f4:	00195a08 	andseq	r5, r9, r8, lsl #20
    45f8:	31000508 	tstcc	r0, r8, lsl #10
    45fc:	9f240071 	svcls	0x00240071
    4600:	0800195a 	stmdaeq	r0, {r1, r3, r4, r6, r8, fp, ip}
    4604:	08001960 	stmdaeq	r0, {r5, r6, r8, fp, ip}
    4608:	60530001 	subsvs	r0, r3, r1
    460c:	64080019 	strvs	r0, [r8], #-25
    4610:	05080019 	streq	r0, [r8, #-25]
    4614:	00713100 	rsbseq	r3, r1, r0, lsl #2
    4618:	00009f24 	andeq	r9, r0, r4, lsr #30
	...
    4628:	00010000 	andeq	r0, r1, r0
    462c:	00000051 	andeq	r0, r0, r1, asr r0
    4630:	00000000 	andeq	r0, r0, r0
    4634:	f3000400 	vshl.u8	d0, d0, d0
    4638:	009f5101 	addseq	r5, pc, r1, lsl #2
    463c:	00000000 	andeq	r0, r0, r0
    4640:	01000000 	mrseq	r0, (UNDEF: 0)
    4644:	00005100 	andeq	r5, r0, r0, lsl #2
    4648:	00000000 	andeq	r0, r0, r0
    464c:	00040000 	andeq	r0, r4, r0
    4650:	9f5101f3 	svcls	0x005101f3
	...
    4664:	00510001 	subseq	r0, r1, r1
    4668:	00000000 	andeq	r0, r0, r0
    466c:	04000000 	streq	r0, [r0], #-0
    4670:	5101f300 	mrspl	pc, SP_irq	; <UNPREDICTABLE>
    4674:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
	...
    4684:	51000100 	mrspl	r0, (UNDEF: 16)
	...
    4690:	01f30004 	mvnseq	r0, r4
    4694:	00009f51 	andeq	r9, r0, r1, asr pc
	...
    46a4:	00010000 	andeq	r0, r1, r0
    46a8:	00000051 	andeq	r0, r0, r1, asr r0
    46ac:	00000000 	andeq	r0, r0, r0
    46b0:	f3000400 	vshl.u8	d0, d0, d0
    46b4:	009f5101 	addseq	r5, pc, r1, lsl #2
    46b8:	00000000 	andeq	r0, r0, r0
    46bc:	64000000 	strvs	r0, [r0], #-0
    46c0:	68080019 	stmdavs	r8, {r0, r3, r4}
    46c4:	01080019 	tsteq	r8, r9, lsl r0
    46c8:	19685100 	stmdbne	r8!, {r8, ip, lr}^
    46cc:	196c0800 	stmdbne	ip!, {fp}^
    46d0:	00040800 	andeq	r0, r4, r0, lsl #16
    46d4:	9f5101f3 	svcls	0x005101f3
	...
    46e0:	0800196c 	stmdaeq	r0, {r2, r3, r5, r6, r8, fp, ip}
    46e4:	0800196e 	stmdaeq	r0, {r1, r2, r3, r5, r6, r8, fp, ip}
    46e8:	6e500001 	cdpvs	0, 5, cr0, cr0, cr1, {0}
    46ec:	74080019 	strvc	r0, [r8], #-25
    46f0:	04080019 	streq	r0, [r8], #-25
    46f4:	5001f300 	andpl	pc, r1, r0, lsl #6
    46f8:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
	...
    4708:	51000100 	mrspl	r0, (UNDEF: 16)
	...
    4714:	01f30004 	mvnseq	r0, r4
    4718:	00009f51 	andeq	r9, r0, r1, asr pc
	...
    4728:	00010000 	andeq	r0, r1, r0
    472c:	00000051 	andeq	r0, r0, r1, asr r0
    4730:	00000000 	andeq	r0, r0, r0
    4734:	f3000400 	vshl.u8	d0, d0, d0
    4738:	009f5101 	addseq	r5, pc, r1, lsl #2
	...
    4748:	01000000 	mrseq	r0, (UNDEF: 0)
    474c:	00005100 	andeq	r5, r0, r0, lsl #2
    4750:	00000000 	andeq	r0, r0, r0
    4754:	00040000 	andeq	r0, r4, r0
    4758:	9f5101f3 	svcls	0x005101f3
	...
    4764:	08001974 	stmdaeq	r0, {r2, r4, r5, r6, r8, fp, ip}
    4768:	0800197c 	stmdaeq	r0, {r2, r3, r4, r5, r6, r8, fp, ip}
    476c:	7c500001 	mrrcvc	0, 0, r0, r0, cr1	; <UNPREDICTABLE>
    4770:	80080019 	andhi	r0, r8, r9, lsl r0
    4774:	04080019 	streq	r0, [r8], #-25
    4778:	5001f300 	andpl	pc, r1, r0, lsl #6
    477c:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    4780:	00000000 	andeq	r0, r0, r0
    4784:	00197400 	andseq	r7, r9, r0, lsl #8
    4788:	00197608 	andseq	r7, r9, r8, lsl #12
    478c:	30000208 	andcc	r0, r0, r8, lsl #4
    4790:	0019769f 	mulseq	r9, pc, r6	; <UNPREDICTABLE>
    4794:	00198008 	andseq	r8, r9, r8
    4798:	71000a08 	tstvc	r0, r8, lsl #20
    479c:	1a007300 	bne	213a4 <__Stack_Size+0x20fa4>
    47a0:	2e302440 	cfnegscs	mvf2, mvf0
    47a4:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    47a8:	00000000 	andeq	r0, r0, r0
    47ac:	00198000 	andseq	r8, r9, r0
    47b0:	00198208 	andseq	r8, r9, r8, lsl #4
    47b4:	51000108 	tstpl	r0, r8, lsl #2
    47b8:	08001982 	stmdaeq	r0, {r1, r7, r8, fp, ip}
    47bc:	08001988 	stmdaeq	r0, {r3, r7, r8, fp, ip}
    47c0:	01f30004 	mvnseq	r0, r4
    47c4:	00009f51 	andeq	r9, r0, r1, asr pc
    47c8:	00000000 	andeq	r0, r0, r0
    47cc:	19880000 	stmibne	r8, {}	; <UNPREDICTABLE>
    47d0:	19be0800 	ldmibne	lr!, {fp}
    47d4:	00010800 	andeq	r0, r1, r0, lsl #16
    47d8:	0019be50 	andseq	fp, r9, r0, asr lr
    47dc:	0019c208 	andseq	ip, r9, r8, lsl #4
    47e0:	f3000408 	vshl.u8	d0, d8, d0
    47e4:	c29f5001 	addsgt	r5, pc, #1
    47e8:	c4080019 	strgt	r0, [r8], #-25
    47ec:	01080019 	tsteq	r8, r9, lsl r0
    47f0:	19c45000 	stmibne	r4, {ip, lr}^
    47f4:	19c60800 	stmibne	r6, {fp}^
    47f8:	00040800 	andeq	r0, r4, r0, lsl #16
    47fc:	9f5001f3 	svcls	0x005001f3
	...
    4808:	08001988 	stmdaeq	r0, {r3, r7, r8, fp, ip}
    480c:	080019b4 	stmdaeq	r0, {r2, r4, r5, r7, r8, fp, ip}
    4810:	b4510001 	ldrblt	r0, [r1], #-1
    4814:	c2080019 	andgt	r0, r8, #25
    4818:	04080019 	streq	r0, [r8], #-25
    481c:	5101f300 	mrspl	pc, SP_irq	; <UNPREDICTABLE>
    4820:	0019c29f 	mulseq	r9, pc, r2	; <UNPREDICTABLE>
    4824:	0019c608 	andseq	ip, r9, r8, lsl #12
    4828:	51000108 	tstpl	r0, r8, lsl #2
	...
    4834:	08001988 	stmdaeq	r0, {r3, r7, r8, fp, ip}
    4838:	080019ac 	stmdaeq	r0, {r2, r3, r5, r7, r8, fp, ip}
    483c:	9f300002 	svcls	0x00300002
    4840:	080019ac 	stmdaeq	r0, {r2, r3, r5, r7, r8, fp, ip}
    4844:	080019b0 	stmdaeq	r0, {r4, r5, r7, r8, fp, ip}
    4848:	7131000b 	teqvc	r1, fp
    484c:	0a253800 	beq	952854 <__Stack_Size+0x952454>
    4850:	241affff 	ldrcs	pc, [sl], #-4095	; 0xfff
    4854:	0019b09f 	mulseq	r9, pc, r0	; <UNPREDICTABLE>
    4858:	0019b408 	andseq	fp, r9, r8, lsl #8
    485c:	31001208 	tstcc	r0, r8, lsl #4
    4860:	25380071 	ldrcs	r0, [r8, #-113]!	; 0x71
    4864:	1affff0a 	bne	4494 <__Stack_Size+0x4094>
    4868:	0a007224 	beq	21100 <__Stack_Size+0x20d00>
    486c:	1a1affff 	bne	6c4870 <__Stack_Size+0x6c4470>
    4870:	0019b49f 	mulseq	r9, pc, r4	; <UNPREDICTABLE>
    4874:	0019c208 	andseq	ip, r9, r8, lsl #4
    4878:	31001308 	tstcc	r0, r8, lsl #6
    487c:	385101f3 	ldmdacc	r1, {r0, r1, r4, r5, r6, r7, r8}^
    4880:	ffff0a25 			; <UNDEFINED> instruction: 0xffff0a25
    4884:	0072241a 	rsbseq	r2, r2, sl, lsl r4
    4888:	1affff0a 	bne	44b8 <__Stack_Size+0x40b8>
    488c:	19c29f1a 	stmibne	r2, {r1, r3, r4, r8, r9, sl, fp, ip, pc}^
    4890:	19c60800 	stmibne	r6, {fp}^
    4894:	00120800 	andseq	r0, r2, r0, lsl #16
    4898:	38007131 	stmdacc	r0, {r0, r4, r5, r8, ip, sp, lr}
    489c:	ffff0a25 			; <UNDEFINED> instruction: 0xffff0a25
    48a0:	0072241a 	rsbseq	r2, r2, sl, lsl r4
    48a4:	1affff0a 	bne	44d4 <__Stack_Size+0x40d4>
    48a8:	00009f1a 	andeq	r9, r0, sl, lsl pc
    48ac:	00000000 	andeq	r0, r0, r0
    48b0:	19880000 	stmibne	r8, {}	; <UNPREDICTABLE>
    48b4:	19900800 	ldmibne	r0, {fp}
    48b8:	00020800 	andeq	r0, r2, r0, lsl #16
    48bc:	19909f30 	ldmibne	r0, {r4, r5, r8, r9, sl, fp, ip, pc}
    48c0:	199a0800 	ldmibne	sl, {fp}
    48c4:	00090800 	andeq	r0, r9, r0, lsl #16
    48c8:	1a4f0071 	bne	13c4a94 <__Stack_Size+0x13c4694>
    48cc:	1affff0a 	bne	44fc <__Stack_Size+0x40fc>
    48d0:	00199a9f 	mulseq	r9, pc, sl	; <UNPREDICTABLE>
    48d4:	0019ac08 	andseq	sl, r9, r8, lsl #24
    48d8:	52000108 	andpl	r0, r0, #8, 2
    48dc:	080019ac 	stmdaeq	r0, {r2, r3, r5, r7, r8, fp, ip}
    48e0:	080019b6 	stmdaeq	r0, {r1, r2, r4, r5, r7, r8, fp, ip}
    48e4:	c2530001 	subsgt	r0, r3, #1
    48e8:	c6080019 			; <UNDEFINED> instruction: 0xc6080019
    48ec:	01080019 	tsteq	r8, r9, lsl r0
    48f0:	00005300 	andeq	r5, r0, r0, lsl #6
    48f4:	00000000 	andeq	r0, r0, r0
    48f8:	19880000 	stmibne	r8, {}	; <UNPREDICTABLE>
    48fc:	19900800 	ldmibne	r0, {fp}
    4900:	00020800 	andeq	r0, r2, r0, lsl #16
    4904:	19909f30 	ldmibne	r0, {r4, r5, r8, r9, sl, fp, ip, pc}
    4908:	19c60800 	stmibne	r6, {fp}^
    490c:	00060800 	andeq	r0, r6, r0, lsl #16
    4910:	ff080074 			; <UNDEFINED> instruction: 0xff080074
    4914:	00009f1a 	andeq	r9, r0, sl, lsl pc
    4918:	00000000 	andeq	r0, r0, r0
    491c:	19880000 	stmibne	r8, {}	; <UNPREDICTABLE>
    4920:	19c40800 	stmibne	r4, {fp}^
    4924:	00020800 	andeq	r0, r2, r0, lsl #16
    4928:	19c49f30 	stmibne	r4, {r4, r5, r8, r9, sl, fp, ip, pc}^
    492c:	19c60800 	stmibne	r6, {fp}^
    4930:	00010800 	andeq	r0, r1, r0, lsl #16
    4934:	00000050 	andeq	r0, r0, r0, asr r0
	...
    4944:	51000100 	mrspl	r0, (UNDEF: 16)
	...
    4950:	01f30004 	mvnseq	r0, r4
    4954:	00009f51 	andeq	r9, r0, r1, asr pc
	...
    4964:	00050000 	andeq	r0, r5, r0
    4968:	25380071 	ldrcs	r0, [r8, #-113]!	; 0x71
    496c:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    4970:	00000000 	andeq	r0, r0, r0
    4974:	f3000600 	vmax.u8	d0, d0, d0
    4978:	25385101 	ldrcs	r5, [r8, #-257]!	; 0x101
    497c:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    4980:	00000000 	andeq	r0, r0, r0
    4984:	0019d600 	andseq	sp, r9, r0, lsl #12
    4988:	0019dc08 	andseq	sp, r9, r8, lsl #24
    498c:	53000108 	movwpl	r0, #264	; 0x108
    4990:	080019dc 	stmdaeq	r0, {r2, r3, r4, r6, r7, r8, fp, ip}
    4994:	080019e4 	stmdaeq	r0, {r2, r5, r6, r7, r8, fp, ip}
    4998:	04730003 	ldrbteq	r0, [r3], #-3
    499c:	0019e49f 	mulseq	r9, pc, r4	; <UNPREDICTABLE>
    49a0:	0019f408 	andseq	pc, r9, r8, lsl #8
    49a4:	53000108 	movwpl	r0, #264	; 0x108
    49a8:	080019f4 	stmdaeq	r0, {r2, r4, r5, r6, r7, r8, fp, ip}
    49ac:	080019f6 	stmdaeq	r0, {r1, r2, r4, r5, r6, r7, r8, fp, ip}
    49b0:	7c730003 	ldclvc	0, cr0, [r3], #-12
    49b4:	0019f69f 	mulseq	r9, pc, r6	; <UNPREDICTABLE>
    49b8:	0019f908 	andseq	pc, r9, r8, lsl #18
    49bc:	53000108 	movwpl	r0, #264	; 0x108
	...
    49c8:	08001a4c 	stmdaeq	r0, {r2, r3, r6, r9, fp, ip}
    49cc:	08001a61 	stmdaeq	r0, {r0, r5, r6, r9, fp, ip}
    49d0:	61500001 	cmpvs	r0, r1
    49d4:	7008001a 	andvc	r0, r8, sl, lsl r0
    49d8:	0408001a 	streq	r0, [r8], #-26
    49dc:	5001f300 	andpl	pc, r1, r0, lsl #6
    49e0:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    49e4:	00000000 	andeq	r0, r0, r0
    49e8:	001a7000 	andseq	r7, sl, r0
    49ec:	001a8508 	andseq	r8, sl, r8, lsl #10
    49f0:	50000108 	andpl	r0, r0, r8, lsl #2
    49f4:	08001a85 	stmdaeq	r0, {r0, r2, r7, r9, fp, ip}
    49f8:	08001a94 	stmdaeq	r0, {r2, r4, r7, r9, fp, ip}
    49fc:	01f30004 	mvnseq	r0, r4
    4a00:	00009f50 	andeq	r9, r0, r0, asr pc
    4a04:	00000000 	andeq	r0, r0, r0
    4a08:	1a940000 	bne	fe504a10 <SCS_BASE+0x1e4f6a10>
    4a0c:	1aa40800 	bne	fe906a14 <SCS_BASE+0x1e8f8a14>
    4a10:	00010800 	andeq	r0, r1, r0, lsl #16
    4a14:	001aa450 	andseq	sl, sl, r0, asr r4
    4a18:	001b2408 	andseq	r2, fp, r8, lsl #8
    4a1c:	f3000408 	vshl.u8	d0, d8, d0
    4a20:	009f5001 	addseq	r5, pc, r1
    4a24:	00000000 	andeq	r0, r0, r0
    4a28:	b6000000 	strlt	r0, [r0], -r0
    4a2c:	c408001a 	strgt	r0, [r8], #-26
    4a30:	0108001a 	tsteq	r8, sl, lsl r0
    4a34:	1ac45300 	bne	ff11963c <SCS_BASE+0x1f10b63c>
    4a38:	1ad00800 	bne	ff406a40 <SCS_BASE+0x1f3f8a40>
    4a3c:	00020800 	andeq	r0, r2, r0, lsl #16
    4a40:	00000974 	andeq	r0, r0, r4, ror r9
    4a44:	00000000 	andeq	r0, r0, r0
    4a48:	1ade0000 	bne	ff784a50 <SCS_BASE+0x1f776a50>
    4a4c:	1ae00800 	bne	ff806a54 <SCS_BASE+0x1f7f8a54>
    4a50:	00010800 	andeq	r0, r1, r0, lsl #16
    4a54:	001ae053 	andseq	lr, sl, r3, asr r0
    4a58:	001afa08 	andseq	pc, sl, r8, lsl #20
    4a5c:	71000508 	tstvc	r0, r8, lsl #10
    4a60:	9f1a3f00 	svcls	0x001a3f00
    4a64:	08001afe 	stmdaeq	r0, {r1, r2, r3, r4, r5, r6, r7, r9, fp, ip}
    4a68:	08001b08 	stmdaeq	r0, {r3, r8, r9, fp, ip}
    4a6c:	00710005 	rsbseq	r0, r1, r5
    4a70:	009f1a3f 	addseq	r1, pc, pc, lsr sl	; <UNPREDICTABLE>
    4a74:	00000000 	andeq	r0, r0, r0
    4a78:	da000000 	ble	4a80 <__Stack_Size+0x4680>
    4a7c:	fa08001a 	blx	204aec <__Stack_Size+0x2046ec>
    4a80:	0108001a 	tsteq	r8, sl, lsl r0
    4a84:	1afe5100 	bne	fff98e8c <SCS_BASE+0x1ff8ae8c>
    4a88:	1b080800 	blne	206a90 <__Stack_Size+0x206690>
    4a8c:	00010800 	andeq	r0, r1, r0, lsl #16
    4a90:	00000051 	andeq	r0, r0, r1, asr r0
    4a94:	00000000 	andeq	r0, r0, r0
    4a98:	001b3000 	andseq	r3, fp, r0
    4a9c:	001bb808 	andseq	fp, fp, r8, lsl #16
    4aa0:	75000308 	strvc	r0, [r0, #-776]	; 0x308
    4aa4:	00009f10 	andeq	r9, r0, r0, lsl pc
    4aa8:	00000000 	andeq	r0, r0, r0
    4aac:	1b320000 	blne	c84ab4 <__Stack_Size+0xc846b4>
    4ab0:	1b5e0800 	blne	1786ab8 <__Stack_Size+0x17866b8>
    4ab4:	00010800 	andeq	r0, r1, r0, lsl #16
    4ab8:	001b5e53 	andseq	r5, fp, r3, asr lr
    4abc:	001b6608 	andseq	r6, fp, r8, lsl #12
    4ac0:	75000908 	strvc	r0, [r0, #-2312]	; 0x908
    4ac4:	0a029410 	beq	a9b0c <__Stack_Size+0xa970c>
    4ac8:	9f1affff 	svcls	0x001affff
    4acc:	08001b66 	stmdaeq	r0, {r1, r2, r5, r6, r8, r9, fp, ip}
    4ad0:	08001b78 	stmdaeq	r0, {r3, r4, r5, r6, r8, r9, fp, ip}
    4ad4:	78530001 	ldmdavc	r3, {r0}^
    4ad8:	7b08001b 	blvc	204b4c <__Stack_Size+0x20474c>
    4adc:	0908001b 	stmdbeq	r8, {r0, r1, r3, r4}
    4ae0:	94107500 	ldrls	r7, [r0], #-1280	; 0x500
    4ae4:	ffff0a02 			; <UNDEFINED> instruction: 0xffff0a02
    4ae8:	00009f1a 	andeq	r9, r0, sl, lsl pc
    4aec:	00000000 	andeq	r0, r0, r0
    4af0:	1b340000 	blne	d04af8 <__Stack_Size+0xd046f8>
    4af4:	1b580800 	blne	1606afc <__Stack_Size+0x16066fc>
    4af8:	00060800 	andeq	r0, r6, r0, lsl #16
    4afc:	ff080076 			; <UNDEFINED> instruction: 0xff080076
    4b00:	1b589f1a 	blne	162c770 <__Stack_Size+0x162c370>
    4b04:	1b5c0800 	blne	1706b0c <__Stack_Size+0x170670c>
    4b08:	00020800 	andeq	r0, r2, r0, lsl #16
    4b0c:	1b5c9f34 	blne	172c7e4 <__Stack_Size+0x172c3e4>
    4b10:	1b660800 	blne	1986b18 <__Stack_Size+0x1986718>
    4b14:	00020800 	andeq	r0, r2, r0, lsl #16
    4b18:	1b669f37 	blne	19ac7fc <__Stack_Size+0x19ac3fc>
    4b1c:	1b700800 	blne	1c06b24 <__Stack_Size+0x1c06724>
    4b20:	00060800 	andeq	r0, r6, r0, lsl #16
    4b24:	ff080076 			; <UNDEFINED> instruction: 0xff080076
    4b28:	1b709f1a 	blne	1c2c798 <__Stack_Size+0x1c2c398>
    4b2c:	1bb80800 	blne	fee06b34 <SCS_BASE+0x1edf8b34>
    4b30:	00010800 	andeq	r0, r1, r0, lsl #16
    4b34:	00000056 	andeq	r0, r0, r6, asr r0
    4b38:	00000000 	andeq	r0, r0, r0
    4b3c:	001b7e00 	andseq	r7, fp, r0, lsl #28
    4b40:	001b8008 	andseq	r8, fp, r8
    4b44:	50000108 	andpl	r0, r0, r8, lsl #2
    4b48:	08001b80 	stmdaeq	r0, {r7, r8, r9, fp, ip}
    4b4c:	08001bb0 	stmdaeq	r0, {r4, r5, r7, r8, r9, fp, ip}
    4b50:	00590001 	subseq	r0, r9, r1
    4b54:	00000000 	andeq	r0, r0, r0
    4b58:	68000000 	stmdavs	r0, {}	; <UNPREDICTABLE>
    4b5c:	7008001b 	andvc	r0, r8, fp, lsl r0
    4b60:	0108001b 	tsteq	r8, fp, lsl r0
    4b64:	1b705400 	blne	1c19b6c <__Stack_Size+0x1c1976c>
    4b68:	1b760800 	blne	1d86b70 <__Stack_Size+0x1d86770>
    4b6c:	00160800 	andseq	r0, r6, r0, lsl #16
    4b70:	40120074 	andsmi	r0, r2, r4, ror r0
    4b74:	7322244b 	teqvc	r2, #1258291200	; 0x4b000000
    4b78:	40141600 	andsmi	r1, r4, r0, lsl #12
    4b7c:	2d22244b 	cfstrscs	mvf2, [r2, #-300]!	; 0xfffffed4
    4b80:	16000128 	strne	r0, [r0], -r8, lsr #2
    4b84:	1b769f13 	blne	1dac7d8 <__Stack_Size+0x1dac3d8>
    4b88:	1b780800 	blne	1e06b90 <__Stack_Size+0x1e06790>
    4b8c:	001c0800 	andseq	r0, ip, r0, lsl #16
    4b90:	02941475 	addseq	r1, r4, #1962934272	; 0x75000000
    4b94:	1affff0a 	bne	47c4 <__Stack_Size+0x43c4>
    4b98:	244b4012 	strbcs	r4, [fp], #-18
    4b9c:	16007322 	strne	r7, [r0], -r2, lsr #6
    4ba0:	244b4014 	strbcs	r4, [fp], #-20
    4ba4:	01282d22 	teqeq	r8, r2, lsr #26
    4ba8:	9f131600 	svcls	0x00131600
    4bac:	08001b78 	stmdaeq	r0, {r3, r4, r5, r6, r8, r9, fp, ip}
    4bb0:	08001b7b 	stmdaeq	r0, {r0, r1, r3, r4, r5, r6, r8, r9, fp, ip}
    4bb4:	14750022 	ldrbtne	r0, [r5], #-34	; 0x22
    4bb8:	ff0a0294 			; <UNDEFINED> instruction: 0xff0a0294
    4bbc:	40121aff 			; <UNDEFINED> instruction: 0x40121aff
    4bc0:	7522244b 	strvc	r2, [r2, #-1099]!	; 0x44b
    4bc4:	0a029410 	beq	a9c0c <__Stack_Size+0xa980c>
    4bc8:	161affff 	ssub8ne	pc, sl, pc	; <UNPREDICTABLE>
    4bcc:	244b4014 	strbcs	r4, [fp], #-20
    4bd0:	01282d22 	teqeq	r8, r2, lsr #26
    4bd4:	9f131600 	svcls	0x00131600
	...
    4be0:	08001c1a 	stmdaeq	r0, {r1, r3, r4, sl, fp, ip}
    4be4:	08001c31 	stmdaeq	r0, {r0, r4, r5, sl, fp, ip}
    4be8:	40500001 	subsmi	r0, r0, r1
    4bec:	4208001c 	andmi	r0, r8, #28
    4bf0:	0108001c 	tsteq	r8, ip, lsl r0
    4bf4:	00005000 	andeq	r5, r0, r0
    4bf8:	00000000 	andeq	r0, r0, r0
    4bfc:	1c580000 	mrane	r0, r8, acc0
    4c00:	1c5c0800 	mrrcne	8, 0, r0, ip, cr0
    4c04:	00060800 	andeq	r0, r6, r0, lsl #16
    4c08:	7f080070 	svcvc	0x00080070
    4c0c:	1c5c9f1a 	mrrcne	15, 1, r9, ip, cr10
    4c10:	1c800800 	stcne	8, cr0, [r0], {0}
    4c14:	00010800 	andeq	r0, r1, r0, lsl #16
    4c18:	001c8050 	andseq	r8, ip, r0, asr r0
    4c1c:	001ca608 	andseq	sl, ip, r8, lsl #12
    4c20:	73000b08 	movwvc	r0, #2824	; 0xb08
    4c24:	08019400 	stmdaeq	r1, {sl, ip, pc}
    4c28:	ff081a7f 			; <UNDEFINED> instruction: 0xff081a7f
    4c2c:	00009f1a 	andeq	r9, r0, sl, lsl pc
    4c30:	00000000 	andeq	r0, r0, r0
    4c34:	1c980000 	ldcne	0, cr0, [r8], {0}
    4c38:	1cb40800 	ldcne	8, cr0, [r4]
    4c3c:	00010800 	andeq	r0, r1, r0, lsl #16
    4c40:	00000052 	andeq	r0, r0, r2, asr r0
    4c44:	00000000 	andeq	r0, r0, r0
    4c48:	001c8000 	andseq	r8, ip, r0
    4c4c:	001cc408 	andseq	ip, ip, r8, lsl #8
    4c50:	50000108 	andpl	r0, r0, r8, lsl #2
    4c54:	08001cc4 	stmdaeq	r0, {r2, r6, r7, sl, fp, ip}
    4c58:	08001cc7 	stmdaeq	r0, {r0, r1, r2, r6, r7, sl, fp, ip}
    4c5c:	00710007 	rsbseq	r0, r1, r7
    4c60:	1aff7f0b 	bne	fffe4894 <SCS_BASE+0x1ffd6894>
    4c64:	001cd29f 	mulseq	ip, pc, r2	; <UNPREDICTABLE>
    4c68:	001ce708 	andseq	lr, ip, r8, lsl #14
    4c6c:	50000108 	andpl	r0, r0, r8, lsl #2
    4c70:	08001cea 	stmdaeq	r0, {r1, r3, r5, r6, r7, sl, fp, ip}
    4c74:	08001ced 	stmdaeq	r0, {r0, r2, r3, r5, r6, r7, sl, fp, ip}
    4c78:	00500001 	subseq	r0, r0, r1
    4c7c:	00000000 	andeq	r0, r0, r0
    4c80:	7a000000 	bvc	4c88 <__Stack_Size+0x4888>
    4c84:	c708001c 	smladgt	r8, ip, r0, r0
    4c88:	0608001c 			; <UNDEFINED> instruction: 0x0608001c
    4c8c:	08007100 	stmdaeq	r0, {r8, ip, sp, lr}
    4c90:	d29f1aff 	addsle	r1, pc, #1044480	; 0xff000
    4c94:	e408001c 	str	r0, [r8], #-28
    4c98:	0608001c 			; <UNDEFINED> instruction: 0x0608001c
    4c9c:	08007100 	stmdaeq	r0, {r8, ip, sp, lr}
    4ca0:	ea9f1aff 	b	fe7cb8a4 <SCS_BASE+0x1e7bd8a4>
    4ca4:	ed08001c 	stc	0, cr0, [r8, #-112]	; 0xffffff90
    4ca8:	0608001c 			; <UNDEFINED> instruction: 0x0608001c
    4cac:	08007100 	stmdaeq	r0, {r8, ip, sp, lr}
    4cb0:	009f1aff 			; <UNDEFINED> instruction: 0x009f1aff
    4cb4:	00000000 	andeq	r0, r0, r0
    4cb8:	fa000000 	blx	4cc0 <__Stack_Size+0x48c0>
    4cbc:	fe08001c 	mcr2	0, 0, r0, cr8, cr12, {0}
    4cc0:	0708001c 	smladeq	r8, ip, r0, r0
    4cc4:	0a007300 	beq	218cc <__Stack_Size+0x214cc>
    4cc8:	9f273000 	svcls	0x00273000
    4ccc:	08001cfe 	stmdaeq	r0, {r1, r2, r3, r4, r5, r6, r7, sl, fp, ip}
    4cd0:	08001d02 	stmdaeq	r0, {r1, r8, sl, fp, ip}
    4cd4:	0073000b 	rsbseq	r0, r3, fp
    4cd8:	2730000a 	ldrcs	r0, [r0, -sl]!
    4cdc:	2730000a 	ldrcs	r0, [r0, -sl]!
    4ce0:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    4ce4:	00000000 	andeq	r0, r0, r0
    4ce8:	001d3400 	andseq	r3, sp, r0, lsl #8
    4cec:	001d6c08 	andseq	r6, sp, r8, lsl #24
    4cf0:	71000608 	tstvc	r0, r8, lsl #12
    4cf4:	1aff0800 	bne	fffc6cfc <SCS_BASE+0x1ffb8cfc>
    4cf8:	001d6c9f 	mulseq	sp, pc, ip	; <UNPREDICTABLE>
    4cfc:	001d9608 	andseq	r9, sp, r8, lsl #12
    4d00:	70000808 	andvc	r0, r0, r8, lsl #16
    4d04:	08019405 	stmdaeq	r1, {r0, r2, sl, ip, pc}
    4d08:	a29f1aff 	addsge	r1, pc, #1044480	; 0xff000
    4d0c:	b408001d 	strlt	r0, [r8], #-29
    4d10:	0608001d 			; <UNDEFINED> instruction: 0x0608001d
    4d14:	08007100 	stmdaeq	r0, {r8, ip, sp, lr}
    4d18:	009f1aff 			; <UNDEFINED> instruction: 0x009f1aff
    4d1c:	00000000 	andeq	r0, r0, r0
    4d20:	38000000 	stmdacc	r0, {}	; <UNPREDICTABLE>
    4d24:	5808001d 	stmdapl	r8, {r0, r2, r3, r4}
    4d28:	0108001d 	tsteq	r8, sp, lsl r0
    4d2c:	1d585400 	cfldrdne	mvd5, [r8, #-0]
    4d30:	1d6c0800 	stclne	8, cr0, [ip, #-0]
    4d34:	00070800 	andeq	r0, r7, r0, lsl #16
    4d38:	7f0b0071 	svcvc	0x000b0071
    4d3c:	6c9f1aff 	vldmiavs	pc, {s2-s256}
    4d40:	9608001d 			; <UNDEFINED> instruction: 0x9608001d
    4d44:	0c08001d 	stceq	0, cr0, [r8], {29}
    4d48:	94057000 	strls	r7, [r5], #-0
    4d4c:	1aff0801 	bne	fffc6d58 <SCS_BASE+0x1ffb8d58>
    4d50:	1aff7f0b 	bne	fffe4984 <SCS_BASE+0x1ffd6984>
    4d54:	001da29f 	mulseq	sp, pc, r2	; <UNPREDICTABLE>
    4d58:	001db408 	andseq	fp, sp, r8, lsl #8
    4d5c:	71000708 	tstvc	r0, r8, lsl #14
    4d60:	ff7f0b00 			; <UNDEFINED> instruction: 0xff7f0b00
    4d64:	00009f1a 	andeq	r9, r0, sl, lsl pc
    4d68:	00000000 	andeq	r0, r0, r0
    4d6c:	1d4e0000 	stclne	0, cr0, [lr, #-0]
    4d70:	1d5e0800 	ldclne	8, cr0, [lr, #-0]
    4d74:	00010800 	andeq	r0, r1, r0, lsl #16
    4d78:	00000052 	andeq	r0, r0, r2, asr r0
    4d7c:	00000000 	andeq	r0, r0, r0
    4d80:	001d8800 	andseq	r8, sp, r0, lsl #16
    4d84:	001d8c08 	andseq	r8, sp, r8, lsl #24
    4d88:	72000708 	andvc	r0, r0, #8, 14	; 0x200000
    4d8c:	10000a00 	andne	r0, r0, r0, lsl #20
    4d90:	00009f27 	andeq	r9, r0, r7, lsr #30
    4d94:	00000000 	andeq	r0, r0, r0
    4d98:	1dd80000 	ldclne	0, cr0, [r8]
    4d9c:	1dec0800 	stclne	8, cr0, [ip]
    4da0:	00010800 	andeq	r0, r1, r0, lsl #16
    4da4:	001dec50 	andseq	lr, sp, r0, asr ip
    4da8:	001df408 	andseq	pc, sp, r8, lsl #8
    4dac:	f3000408 	vshl.u8	d0, d8, d0
    4db0:	009f5001 	addseq	r5, pc, r1
    4db4:	00000000 	andeq	r0, r0, r0
    4db8:	4c000000 	stcmi	0, cr0, [r0], {-0}
    4dbc:	5408001e 	strpl	r0, [r8], #-30
    4dc0:	1108001e 	tstne	r8, lr, lsl r0
    4dc4:	0a007400 	beq	21dcc <__Stack_Size+0x219cc>
    4dc8:	311affff 			; <UNDEFINED> instruction: 0x311affff
    4dcc:	c0802324 	addgt	r2, r0, r4, lsr #6
    4dd0:	9f048081 	svcls	0x00048081
    4dd4:	00000493 	muleq	r0, r3, r4
    4dd8:	00000000 	andeq	r0, r0, r0
    4ddc:	1e8c0000 	cdpne	0, 8, cr0, cr12, cr0, {0}
    4de0:	1e9c0800 	cdpne	8, 9, cr0, cr12, cr0, {0}
    4de4:	00020800 	andeq	r0, r2, r0, lsl #16
    4de8:	1e9c9f32 	mrcne	15, 4, r9, cr12, cr2, {1}
    4dec:	1e9e0800 	cdpne	8, 9, cr0, cr14, cr0, {0}
    4df0:	00010800 	andeq	r0, r1, r0, lsl #16
    4df4:	001e9e50 	andseq	r9, lr, r0, asr lr
    4df8:	001eaa08 	andseq	sl, lr, r8, lsl #20
    4dfc:	32000208 	andcc	r0, r0, #8, 4	; 0x80000000
    4e00:	001eae9f 	mulseq	lr, pc, lr	; <UNPREDICTABLE>
    4e04:	001ecc08 	andseq	ip, lr, r8, lsl #24
    4e08:	32000208 	andcc	r0, r0, #8, 4	; 0x80000000
    4e0c:	001ed69f 	mulseq	lr, pc, r6	; <UNPREDICTABLE>
    4e10:	001edc08 	andseq	sp, lr, r8, lsl #24
    4e14:	50000108 	andpl	r0, r0, r8, lsl #2
    4e18:	08001edc 	stmdaeq	r0, {r2, r3, r4, r6, r7, r9, sl, fp, ip}
    4e1c:	08001eec 	stmdaeq	r0, {r2, r3, r5, r6, r7, r9, sl, fp, ip}
    4e20:	9f320002 	svcls	0x00320002
    4e24:	08001eec 	stmdaeq	r0, {r2, r3, r5, r6, r7, r9, sl, fp, ip}
    4e28:	08001eee 	stmdaeq	r0, {r1, r2, r3, r5, r6, r7, r9, sl, fp, ip}
    4e2c:	ee500001 	cdp	0, 5, cr0, cr0, cr1, {0}
    4e30:	0808001e 	stmdaeq	r8, {r1, r2, r3, r4}
    4e34:	0208001f 	andeq	r0, r8, #31
    4e38:	089f3200 	ldmeq	pc, {r9, ip, sp}	; <UNPREDICTABLE>
    4e3c:	0a08001f 	beq	204ec0 <__Stack_Size+0x204ac0>
    4e40:	0108001f 	tsteq	r8, pc, lsl r0
    4e44:	1f0a5000 	svcne	0x000a5000
    4e48:	1f160800 	svcne	0x00160800
    4e4c:	00020800 	andeq	r0, r2, r0, lsl #16
    4e50:	1f169f32 	svcne	0x00169f32
    4e54:	1f180800 	svcne	0x00180800
    4e58:	00010800 	andeq	r0, r1, r0, lsl #16
    4e5c:	001f1850 	andseq	r1, pc, r0, asr r8	; <UNPREDICTABLE>
    4e60:	001f2808 	andseq	r2, pc, r8, lsl #16
    4e64:	32000208 	andcc	r0, r0, #8, 4	; 0x80000000
    4e68:	001f289f 	mulseq	pc, pc, r8	; <UNPREDICTABLE>
    4e6c:	001f3008 	andseq	r3, pc, r8
    4e70:	50000108 	andpl	r0, r0, r8, lsl #2
    4e74:	08001f4a 	stmdaeq	r0, {r1, r3, r6, r8, r9, sl, fp, ip}
    4e78:	08001f4c 	stmdaeq	r0, {r2, r3, r6, r8, r9, sl, fp, ip}
    4e7c:	00500001 	subseq	r0, r0, r1
    4e80:	00000000 	andeq	r0, r0, r0
    4e84:	8c000000 	stchi	0, cr0, [r0], {-0}
    4e88:	5208001e 	andpl	r0, r8, #30
    4e8c:	0108001f 	tsteq	r8, pc, lsl r0
    4e90:	00005400 	andeq	r5, r0, r0, lsl #8
    4e94:	00000000 	andeq	r0, r0, r0
    4e98:	1f300000 	svcne	0x00300000
    4e9c:	1f4a0800 	svcne	0x004a0800
    4ea0:	00020800 	andeq	r0, r2, r0, lsl #16
    4ea4:	1f4c9f36 	svcne	0x004c9f36
    4ea8:	1f520800 	svcne	0x00520800
    4eac:	00010800 	andeq	r0, r1, r0, lsl #16
    4eb0:	00000053 	andeq	r0, r0, r3, asr r0
    4eb4:	00000000 	andeq	r0, r0, r0
    4eb8:	001f5200 	andseq	r5, pc, r0, lsl #4
    4ebc:	001f6808 	andseq	r6, pc, r8, lsl #16
    4ec0:	30000208 	andcc	r0, r0, r8, lsl #4
    4ec4:	001f689f 	mulseq	pc, pc, r8	; <UNPREDICTABLE>
    4ec8:	001f6a08 	andseq	r6, pc, r8, lsl #20
    4ecc:	53000108 	movwpl	r0, #264	; 0x108
    4ed0:	08001f6a 	stmdaeq	r0, {r1, r3, r5, r6, r8, r9, sl, fp, ip}
    4ed4:	08001f72 	stmdaeq	r0, {r1, r4, r5, r6, r8, r9, sl, fp, ip}
    4ed8:	9f300002 	svcls	0x00300002
    4edc:	08001f72 	stmdaeq	r0, {r1, r4, r5, r6, r8, r9, sl, fp, ip}
    4ee0:	08001f74 	stmdaeq	r0, {r2, r4, r5, r6, r8, r9, sl, fp, ip}
    4ee4:	74530001 	ldrbvc	r0, [r3], #-1
    4ee8:	7c08001f 	stcvc	0, cr0, [r8], {31}
    4eec:	0208001f 	andeq	r0, r8, #31
    4ef0:	7c9f3000 	ldcvc	0, cr3, [pc], {0}
    4ef4:	7e08001f 	mcrvc	0, 0, r0, cr8, cr15, {0}
    4ef8:	0108001f 	tsteq	r8, pc, lsl r0
    4efc:	1f7e5300 	svcne	0x007e5300
    4f00:	20360800 	eorscs	r0, r6, r0, lsl #16
    4f04:	00020800 	andeq	r0, r2, r0, lsl #16
    4f08:	20369f30 	eorscs	r9, r6, r0, lsr pc
    4f0c:	20430800 	subcs	r0, r3, r0, lsl #16
    4f10:	00010800 	andeq	r0, r1, r0, lsl #16
    4f14:	0020f453 	eoreq	pc, r0, r3, asr r4	; <UNPREDICTABLE>
    4f18:	0020fe08 	eoreq	pc, r0, r8, lsl #28
    4f1c:	30000208 	andcc	r0, r0, r8, lsl #4
    4f20:	0020fe9f 	mlaeq	r0, pc, lr, pc	; <UNPREDICTABLE>
    4f24:	00211408 	eoreq	r1, r1, r8, lsl #8
    4f28:	03000608 	movweq	r0, #1544	; 0x608
    4f2c:	08001a71 	stmdaeq	r0, {r0, r4, r5, r6, r9, fp, ip}
    4f30:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    4f34:	00000000 	andeq	r0, r0, r0
    4f38:	00204400 	eoreq	r4, r0, r0, lsl #8
    4f3c:	00204808 	eoreq	r4, r0, r8, lsl #16
    4f40:	30000208 	andcc	r0, r0, r8, lsl #4
    4f44:	0020549f 	mlaeq	r0, pc, r4, r5	; <UNPREDICTABLE>
    4f48:	00208a08 	eoreq	r8, r0, r8, lsl #20
    4f4c:	50000108 	andpl	r0, r0, r8, lsl #2
    4f50:	080020e0 	stmdaeq	r0, {r5, r6, r7, sp}
    4f54:	080020ec 	stmdaeq	r0, {r2, r3, r5, r6, r7, sp}
    4f58:	00500001 	subseq	r0, r0, r1
    4f5c:	00000000 	andeq	r0, r0, r0
    4f60:	52000000 	andpl	r0, r0, #0
    4f64:	3c08001f 	stccc	0, cr0, [r8], {31}
    4f68:	01080020 	tsteq	r8, r0, lsr #32
    4f6c:	20485400 	subcs	r5, r8, r0, lsl #8
    4f70:	205e0800 	subscs	r0, lr, r0, lsl #16
    4f74:	00010800 	andeq	r0, r1, r0, lsl #16
    4f78:	0020f454 	eoreq	pc, r0, r4, asr r4	; <UNPREDICTABLE>
    4f7c:	00211408 	eoreq	r1, r1, r8, lsl #8
    4f80:	54000108 	strpl	r0, [r0], #-264	; 0x108
	...
    4f8c:	08001fcc 	stmdaeq	r0, {r2, r3, r6, r7, r8, r9, sl, fp, ip}
    4f90:	08001ff2 	stmdaeq	r0, {r1, r4, r5, r6, r7, r8, r9, sl, fp, ip}
    4f94:	00510001 	subseq	r0, r1, r1
    4f98:	00000000 	andeq	r0, r0, r0
    4f9c:	cc000000 	stcgt	0, cr0, [r0], {-0}
    4fa0:	f208001f 	vqadd.s8	d0, d8, d15
    4fa4:	0908001f 	stmdbeq	r8, {r0, r1, r2, r3, r4}
    4fa8:	08007200 	stmdaeq	r0, {r9, ip, sp, lr}
    4fac:	ff081a70 			; <UNDEFINED> instruction: 0xff081a70
    4fb0:	00009f1a 	andeq	r9, r0, sl, lsl pc
    4fb4:	00000000 	andeq	r0, r0, r0
    4fb8:	1f520000 	svcne	0x00520000
    4fbc:	20ec0800 	rsccs	r0, ip, r0, lsl #16
    4fc0:	00020800 	andeq	r0, r2, r0, lsl #16
    4fc4:	20f49f30 	rscscs	r9, r4, r0, lsr pc
    4fc8:	21140800 	tstcs	r4, r0, lsl #16
    4fcc:	00020800 	andeq	r0, r2, r0, lsl #16
    4fd0:	00009f30 	andeq	r9, r0, r0, lsr pc
    4fd4:	00000000 	andeq	r0, r0, r0
    4fd8:	1fe40000 	svcne	0x00e40000
    4fdc:	1ff20800 	svcne	0x00f20800
    4fe0:	00010800 	andeq	r0, r1, r0, lsl #16
    4fe4:	00000053 	andeq	r0, r0, r3, asr r0
    4fe8:	00000000 	andeq	r0, r0, r0
    4fec:	001f5e00 	andseq	r5, pc, r0, lsl #28
    4ff0:	001f7e08 	andseq	r7, pc, r8, lsl #28
    4ff4:	52000108 	andpl	r0, r0, #8, 2
    4ff8:	08002036 	stmdaeq	r0, {r1, r2, r4, r5, sp}
    4ffc:	08002038 	stmdaeq	r0, {r3, r4, r5, sp}
    5000:	00520001 	subseq	r0, r2, r1
    5004:	00000000 	andeq	r0, r0, r0
    5008:	1c000000 	stcne	0, cr0, [r0], {-0}
    500c:	30080021 	andcc	r0, r8, r1, lsr #32
    5010:	01080021 	tsteq	r8, r1, lsr #32
    5014:	21305300 	teqcs	r0, r0, lsl #6
    5018:	213f0800 	teqcs	pc, r0, lsl #16
    501c:	00080800 	andeq	r0, r8, r0, lsl #16
    5020:	01940874 	orrseq	r0, r4, r4, ror r8
    5024:	9f1aff08 	svcls	0x001aff08
    5028:	080021ac 	stmdaeq	r0, {r2, r3, r5, r7, r8, sp}
    502c:	080021b4 	stmdaeq	r0, {r2, r4, r5, r7, r8, sp}
    5030:	b4530001 	ldrblt	r0, [r3], #-1
    5034:	b9080021 	stmdblt	r8, {r0, r5}
    5038:	08080021 	stmdaeq	r8, {r0, r5}
    503c:	94087400 	strls	r7, [r8], #-1024	; 0x400
    5040:	1aff0801 	bne	fffc704c <SCS_BASE+0x1ffb904c>
    5044:	0021bc9f 	mlaeq	r1, pc, ip, fp	; <UNPREDICTABLE>
    5048:	0021c408 	eoreq	ip, r1, r8, lsl #8
    504c:	53000108 	movwpl	r0, #264	; 0x108
	...
    5058:	0800212c 	stmdaeq	r0, {r2, r3, r5, r8, sp}
    505c:	080021ae 	stmdaeq	r0, {r1, r2, r3, r5, r7, r8, sp}
    5060:	10740003 	rsbsne	r0, r4, r3
    5064:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    5068:	00000000 	andeq	r0, r0, r0
    506c:	00213000 	eoreq	r3, r1, r0
    5070:	00213f08 	eoreq	r3, r1, r8, lsl #30
    5074:	53000108 	movwpl	r0, #264	; 0x108
	...
    5080:	08002144 	stmdaeq	r0, {r2, r6, r8, sp}
    5084:	0800214c 	stmdaeq	r0, {r2, r3, r6, r8, sp}
    5088:	4c500001 	mrrcmi	0, 0, r0, r0, cr1	; <UNPREDICTABLE>
    508c:	5e080021 	cdppl	0, 0, cr0, cr8, cr1, {1}
    5090:	01080021 	tsteq	r8, r1, lsr #32
    5094:	00005700 	andeq	r5, r0, r0, lsl #14
    5098:	00000000 	andeq	r0, r0, r0
    509c:	21360000 	teqcs	r6, r0
    50a0:	213c0800 	teqcs	ip, r0, lsl #16
    50a4:	00160800 	andseq	r0, r6, r0, lsl #16
    50a8:	40120076 	andsmi	r0, r2, r6, ror r0
    50ac:	7322244b 	teqvc	r2, #1258291200	; 0x4b000000
    50b0:	40141600 	andsmi	r1, r4, r0, lsl #12
    50b4:	2d22244b 	cfstrscs	mvf2, [r2, #-300]!	; 0xfffffed4
    50b8:	16000128 	strne	r0, [r0], -r8, lsr #2
    50bc:	213c9f13 	teqcs	ip, r3, lsl pc
    50c0:	213f0800 	teqcs	pc, r0, lsl #16
    50c4:	001c0800 	andseq	r0, ip, r0, lsl #16
    50c8:	02941474 	addseq	r1, r4, #116, 8	; 0x74000000
    50cc:	1affff0a 	bne	4cfc <__Stack_Size+0x48fc>
    50d0:	244b4012 	strbcs	r4, [fp], #-18
    50d4:	16007322 	strne	r7, [r0], -r2, lsr #6
    50d8:	244b4014 	strbcs	r4, [fp], #-20
    50dc:	01282d22 	teqeq	r8, r2, lsr #26
    50e0:	9f131600 	svcls	0x00131600
	...
    50ec:	080021e0 	stmdaeq	r0, {r5, r6, r7, r8, sp}
    50f0:	08002214 	stmdaeq	r0, {r2, r4, r9, sp}
    50f4:	14500001 	ldrbne	r0, [r0], #-1
    50f8:	20080022 	andcs	r0, r8, r2, lsr #32
    50fc:	04080022 	streq	r0, [r8], #-34	; 0x22
    5100:	5001f300 	andpl	pc, r1, r0, lsl #6
    5104:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    5108:	00000000 	andeq	r0, r0, r0
    510c:	0021e800 	eoreq	lr, r1, r0, lsl #16
    5110:	00221808 	eoreq	r1, r2, r8, lsl #16
    5114:	55000108 	strpl	r0, [r0, #-264]	; 0x108
	...
    5120:	08002228 	stmdaeq	r0, {r3, r5, r9, sp}
    5124:	08002233 	stmdaeq	r0, {r0, r1, r4, r5, r9, sp}
    5128:	38520001 	ldmdacc	r2, {r0}^
    512c:	3a080022 	bcc	2051bc <__Stack_Size+0x204dbc>
    5130:	01080022 	tsteq	r8, r2, lsr #32
    5134:	223a5300 	eorscs	r5, sl, #0, 6
    5138:	22400800 	subcs	r0, r0, #0, 16
    513c:	00010800 	andeq	r0, r1, r0, lsl #16
    5140:	00224052 	eoreq	r4, r2, r2, asr r0
    5144:	00224f08 	eoreq	r4, r2, r8, lsl #30
    5148:	73000808 	movwvc	r0, #2056	; 0x808
    514c:	08019408 	stmdaeq	r1, {r3, sl, ip, pc}
    5150:	629f1aff 	addsvs	r1, pc, #1044480	; 0xff000
    5154:	6d080022 	stcvs	0, cr0, [r8, #-136]	; 0xffffff78
    5158:	01080022 	tsteq	r8, r2, lsr #32
    515c:	00005300 	andeq	r5, r0, r0, lsl #6
    5160:	00000000 	andeq	r0, r0, r0
    5164:	227e0000 	rsbscs	r0, lr, #0
    5168:	22960800 	addscs	r0, r6, #0, 16
    516c:	00010800 	andeq	r0, r1, r0, lsl #16
    5170:	00229650 	eoreq	r9, r2, r0, asr r6
    5174:	00229808 	eoreq	r9, r2, r8, lsl #16
    5178:	70000308 	andvc	r0, r0, r8, lsl #6
    517c:	22989f7e 	addscs	r9, r8, #504	; 0x1f8
    5180:	22a80800 	adccs	r0, r8, #0, 16
    5184:	00030800 	andeq	r0, r3, r0, lsl #16
    5188:	a89f7f70 	ldmge	pc, {r4, r5, r6, r8, r9, sl, fp, ip, sp, lr}	; <UNPREDICTABLE>
    518c:	ac080022 	stcge	0, cr0, [r8], {34}	; 0x22
    5190:	01080022 	tsteq	r8, r2, lsr #32
    5194:	22ac5000 	adccs	r5, ip, #0
    5198:	22ae0800 	adccs	r0, lr, #0, 16
    519c:	00030800 	andeq	r0, r3, r0, lsl #16
    51a0:	009f7e70 	addseq	r7, pc, r0, ror lr	; <UNPREDICTABLE>
    51a4:	00000000 	andeq	r0, r0, r0
    51a8:	7e000000 	cdpvc	0, 0, cr0, cr0, cr0, {0}
    51ac:	84080022 	strhi	r0, [r8], #-34	; 0x22
    51b0:	01080022 	tsteq	r8, r2, lsr #32
    51b4:	22845100 	addcs	r5, r4, #0, 2
    51b8:	22ae0800 	adccs	r0, lr, #0, 16
    51bc:	00040800 	andeq	r0, r4, r0, lsl #16
    51c0:	9f5101f3 	svcls	0x005101f3
	...
    51cc:	0800227e 	stmdaeq	r0, {r1, r2, r3, r4, r5, r6, r9, sp}
    51d0:	08002286 	stmdaeq	r0, {r1, r2, r7, r9, sp}
    51d4:	86520001 	ldrbhi	r0, [r2], -r1
    51d8:	ae080022 	cdpge	0, 0, cr0, cr8, cr2, {1}
    51dc:	04080022 	streq	r0, [r8], #-34	; 0x22
    51e0:	5201f300 	andpl	pc, r1, #0, 6
    51e4:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    51e8:	00000000 	andeq	r0, r0, r0
    51ec:	00228e00 	eoreq	r8, r2, r0, lsl #28
    51f0:	00229008 	eoreq	r9, r2, r8
    51f4:	52000108 	andpl	r0, r0, #8, 2
    51f8:	08002290 	stmdaeq	r0, {r4, r7, r9, sp}
    51fc:	080022a8 	stmdaeq	r0, {r3, r5, r7, r9, sp}
    5200:	01f3000f 	mvnseq	r0, pc
    5204:	ffff0a52 			; <UNDEFINED> instruction: 0xffff0a52
    5208:	3101231a 	tstcc	r1, sl, lsl r3
    520c:	1c007326 	stcne	3, cr7, [r0], {38}	; 0x26
    5210:	0022a89f 	mlaeq	r2, pc, r8, sl	; <UNPREDICTABLE>
    5214:	0022aa08 	eoreq	sl, r2, r8, lsl #20
    5218:	f3001008 	vhadd.u8	d1, d0, d8
    521c:	ff0a5201 			; <UNDEFINED> instruction: 0xff0a5201
    5220:	01231aff 	strdeq	r1, [r3, -pc]!
    5224:	00732631 	rsbseq	r2, r3, r1, lsr r6
    5228:	aa9f2220 	bge	fe7cdab0 <SCS_BASE+0x1e7bfab0>
    522c:	ae080022 	cdpge	0, 0, cr0, cr8, cr2, {1}
    5230:	0f080022 	svceq	0x00080022
    5234:	5201f300 	andpl	pc, r1, #0, 6
    5238:	1affff0a 	bne	4e68 <__Stack_Size+0x4a68>
    523c:	26310123 	ldrtcs	r0, [r1], -r3, lsr #2
    5240:	9f1c0073 	svcls	0x001c0073
	...
    524c:	08002298 	stmdaeq	r0, {r3, r4, r7, r9, sp}
    5250:	080022a0 	stmdaeq	r0, {r5, r7, r9, sp}
    5254:	7e700008 	cdpvc	0, 7, cr0, cr0, cr8, {0}
    5258:	ff080194 			; <UNDEFINED> instruction: 0xff080194
    525c:	22a09f1a 	adccs	r9, r0, #26, 30	; 0x68
    5260:	22a40800 	adccs	r0, r4, #0, 16
    5264:	00010800 	andeq	r0, r1, r0, lsl #16
    5268:	0022a454 	eoreq	sl, r2, r4, asr r4
    526c:	0022a808 	eoreq	sl, r2, r8, lsl #16
    5270:	70000808 	andvc	r0, r0, r8, lsl #16
    5274:	0801947e 	stmdaeq	r1, {r1, r2, r3, r4, r5, r6, sl, ip, pc}
    5278:	009f1aff 			; <UNDEFINED> instruction: 0x009f1aff
    527c:	00000000 	andeq	r0, r0, r0
    5280:	98000000 	stmdals	r0, {}	; <UNPREDICTABLE>
    5284:	a8080022 	stmdage	r8, {r1, r5}
    5288:	12080022 	andne	r0, r8, #34	; 0x22
    528c:	947f7000 	ldrbtls	r7, [pc], #-0	; 5294 <__Stack_Size+0x4e94>
    5290:	1aff0801 	bne	fffc729c <SCS_BASE+0x1ffb929c>
    5294:	7e702438 	mrcvc	4, 3, r2, cr0, cr8, {1}
    5298:	ff080194 			; <UNDEFINED> instruction: 0xff080194
    529c:	009f211a 	addseq	r2, pc, sl, lsl r1	; <UNPREDICTABLE>
    52a0:	00000000 	andeq	r0, r0, r0
    52a4:	8e000000 	cdphi	0, 0, cr0, cr0, cr0, {0}
    52a8:	90080022 	andls	r0, r8, r2, lsr #32
    52ac:	01080022 	tsteq	r8, r2, lsr #32
    52b0:	22a85100 	adccs	r5, r8, #0, 2
    52b4:	22aa0800 	adccs	r0, sl, #0, 16
    52b8:	000a0800 	andeq	r0, sl, r0, lsl #16
    52bc:	24320073 	ldrtcs	r0, [r2], #-115	; 0x73
    52c0:	23220071 	teqcs	r2, #113	; 0x71
    52c4:	22aa9f04 	adccs	r9, sl, #4, 30
    52c8:	22ac0800 	adccs	r0, ip, #0, 16
    52cc:	000a0800 	andeq	r0, sl, r0, lsl #16
    52d0:	24327f73 	ldrtcs	r7, [r2], #-3955	; 0xf73
    52d4:	23220071 	teqcs	r2, #113	; 0x71
    52d8:	00009f04 	andeq	r9, r0, r4, lsl #30
    52dc:	00000000 	andeq	r0, r0, r0
    52e0:	22ae0000 	adccs	r0, lr, #0
    52e4:	22c00800 	sbccs	r0, r0, #0, 16
    52e8:	00010800 	andeq	r0, r1, r0, lsl #16
    52ec:	0022cc50 	eoreq	ip, r2, r0, asr ip
    52f0:	0022ce08 	eoreq	ip, r2, r8, lsl #28
    52f4:	73000808 	movwvc	r0, #2056	; 0x808
    52f8:	70243101 	eorvc	r3, r4, r1, lsl #2
    52fc:	ce9f2200 	cdpgt	2, 9, cr2, cr15, cr0, {0}
    5300:	d0080022 	andle	r0, r8, r2, lsr #32
    5304:	08080022 	stmdaeq	r8, {r1, r5}
    5308:	31007300 	mrscc	r7, LR_irq
    530c:	22007024 	andcs	r7, r0, #36	; 0x24
    5310:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    5314:	00000000 	andeq	r0, r0, r0
    5318:	0022ae00 	eoreq	sl, r2, r0, lsl #28
    531c:	0022b408 	eoreq	fp, r2, r8, lsl #8
    5320:	51000108 	tstpl	r0, r8, lsl #2
    5324:	080022b4 	stmdaeq	r0, {r2, r4, r5, r7, r9, sp}
    5328:	080022d2 	stmdaeq	r0, {r1, r4, r6, r7, r9, sp}
    532c:	01f30004 	mvnseq	r0, r4
    5330:	00009f51 	andeq	r9, r0, r1, asr pc
    5334:	00000000 	andeq	r0, r0, r0
    5338:	22ae0000 	adccs	r0, lr, #0
    533c:	22b60800 	adcscs	r0, r6, #0, 16
    5340:	00010800 	andeq	r0, r1, r0, lsl #16
    5344:	0022b652 	eoreq	fp, r2, r2, asr r6
    5348:	0022d208 	eoreq	sp, r2, r8, lsl #4
    534c:	f3000408 	vshl.u8	d0, d8, d0
    5350:	009f5201 	addseq	r5, pc, r1, lsl #4
    5354:	00000000 	andeq	r0, r0, r0
    5358:	be000000 	cdplt	0, 0, cr0, cr0, cr0, {0}
    535c:	c0080022 	andgt	r0, r8, r2, lsr #32
    5360:	01080022 	tsteq	r8, r2, lsr #32
    5364:	22c05200 	sbccs	r5, r0, #0, 4
    5368:	22cc0800 	sbccs	r0, ip, #0, 16
    536c:	000f0800 	andeq	r0, pc, r0, lsl #16
    5370:	0a5201f3 	beq	1485b44 <__Stack_Size+0x1485744>
    5374:	231affff 	tstcs	sl, #1020	; 0x3fc
    5378:	73263101 	teqvc	r6, #1073741824	; 0x40000000
    537c:	cc9f1c00 	ldcgt	12, cr1, [pc], {0}
    5380:	ce080022 	cdpgt	0, 0, cr0, cr8, cr2, {1}
    5384:	10080022 	andne	r0, r8, r2, lsr #32
    5388:	5201f300 	andpl	pc, r1, #0, 6
    538c:	1affff0a 	bne	4fbc <__Stack_Size+0x4bbc>
    5390:	26310123 	ldrtcs	r0, [r1], -r3, lsr #2
    5394:	22200073 	eorcs	r0, r0, #115	; 0x73
    5398:	0022ce9f 	mlaeq	r2, pc, lr, ip	; <UNPREDICTABLE>
    539c:	0022d208 	eoreq	sp, r2, r8, lsl #4
    53a0:	f3000f08 	vpmax.f32	d0, d0, d8
    53a4:	ff0a5201 			; <UNDEFINED> instruction: 0xff0a5201
    53a8:	01231aff 	strdeq	r1, [r3, -pc]!
    53ac:	00732631 	rsbseq	r2, r3, r1, lsr r6
    53b0:	00009f1c 	andeq	r9, r0, ip, lsl pc
    53b4:	00000000 	andeq	r0, r0, r0
    53b8:	22be0000 	adcscs	r0, lr, #0
    53bc:	22c00800 	sbccs	r0, r0, #0, 16
    53c0:	00010800 	andeq	r0, r1, r0, lsl #16
    53c4:	0022c451 	eoreq	ip, r2, r1, asr r4
    53c8:	0022ce08 	eoreq	ip, r2, r8, lsl #28
    53cc:	73000a08 	movwvc	r0, #2568	; 0xa08
    53d0:	71243200 	teqvc	r4, r0, lsl #4
    53d4:	04232200 	strteq	r2, [r3], #-512	; 0x200
    53d8:	0022ce9f 	mlaeq	r2, pc, lr, ip	; <UNPREDICTABLE>
    53dc:	0022d008 	eoreq	sp, r2, r8
    53e0:	73000a08 	movwvc	r0, #2568	; 0xa08
    53e4:	7124327f 	teqvc	r4, pc, ror r2
    53e8:	04232200 	strteq	r2, [r3], #-512	; 0x200
    53ec:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
	...
    53fc:	50000100 	andpl	r0, r0, r0, lsl #2
	...
    5408:	01f30004 	mvnseq	r0, r4
    540c:	00009f50 	andeq	r9, r0, r0, asr pc
	...
    541c:	00010000 	andeq	r0, r1, r0
    5420:	00000050 	andeq	r0, r0, r0, asr r0
    5424:	00000000 	andeq	r0, r0, r0
    5428:	f3000400 	vshl.u8	d0, d0, d0
    542c:	009f5001 	addseq	r5, pc, r1
    5430:	00000000 	andeq	r0, r0, r0
    5434:	e4000000 	str	r0, [r0], #-0
    5438:	e6080022 	str	r0, [r8], -r2, lsr #32
    543c:	01080022 	tsteq	r8, r2, lsr #32
    5440:	22e65000 	rsccs	r5, r6, #0
    5444:	23000800 	movwcs	r0, #2048	; 0x800
    5448:	00040800 	andeq	r0, r4, r0, lsl #16
    544c:	9f5001f3 	svcls	0x005001f3
	...
    5458:	080022e4 	stmdaeq	r0, {r2, r5, r6, r7, r9, sp}
    545c:	080022fa 	stmdaeq	r0, {r1, r3, r4, r5, r6, r7, r9, sp}
    5460:	fa510001 	blx	144546c <__Stack_Size+0x144506c>
    5464:	00080022 	andeq	r0, r8, r2, lsr #32
    5468:	04080023 	streq	r0, [r8], #-35	; 0x23
    546c:	5101f300 	mrspl	pc, SP_irq	; <UNPREDICTABLE>
    5470:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
	...
    5480:	50000100 	andpl	r0, r0, r0, lsl #2
	...
    548c:	01f30004 	mvnseq	r0, r4
    5490:	00009f50 	andeq	r9, r0, r0, asr pc
    5494:	00000000 	andeq	r0, r0, r0
    5498:	23000000 	movwcs	r0, #0
    549c:	23020800 	movwcs	r0, #10240	; 0x2800
    54a0:	00010800 	andeq	r0, r1, r0, lsl #16
    54a4:	00230250 	eoreq	r0, r3, r0, asr r2
    54a8:	00233208 	eoreq	r3, r3, r8, lsl #4
    54ac:	f3000408 	vshl.u8	d0, d8, d0
    54b0:	009f5001 	addseq	r5, pc, r1
    54b4:	00000000 	andeq	r0, r0, r0
    54b8:	18000000 	stmdane	r0, {}	; <UNPREDICTABLE>
    54bc:	2a080023 	bcs	205550 <__Stack_Size+0x205150>
    54c0:	01080023 	tsteq	r8, r3, lsr #32
    54c4:	00005300 	andeq	r5, r0, r0, lsl #6
    54c8:	00000000 	andeq	r0, r0, r0
    54cc:	23320000 	teqcs	r2, #0
    54d0:	23340800 	teqcs	r4, #0, 16
    54d4:	00010800 	andeq	r0, r1, r0, lsl #16
    54d8:	00233450 	eoreq	r3, r3, r0, asr r4
    54dc:	00236408 	eoreq	r6, r3, r8, lsl #8
    54e0:	f3000408 	vshl.u8	d0, d8, d0
    54e4:	009f5001 	addseq	r5, pc, r1
    54e8:	00000000 	andeq	r0, r0, r0
    54ec:	4a000000 	bmi	54f4 <__Stack_Size+0x50f4>
    54f0:	5c080023 	stcpl	0, cr0, [r8], {35}	; 0x23
    54f4:	01080023 	tsteq	r8, r3, lsr #32
    54f8:	00005300 	andeq	r5, r0, r0, lsl #6
	...
    5508:	00010000 	andeq	r0, r1, r0
    550c:	00000050 	andeq	r0, r0, r0, asr r0
    5510:	00000000 	andeq	r0, r0, r0
    5514:	f3000400 	vshl.u8	d0, d0, d0
    5518:	009f5001 	addseq	r5, pc, r1
	...
    5528:	01000000 	mrseq	r0, (UNDEF: 0)
    552c:	00005000 	andeq	r5, r0, r0
    5530:	00000000 	andeq	r0, r0, r0
    5534:	00040000 	andeq	r0, r4, r0
    5538:	9f5001f3 	svcls	0x005001f3
	...
    554c:	00500001 	subseq	r0, r0, r1
    5550:	00000000 	andeq	r0, r0, r0
    5554:	04000000 	streq	r0, [r0], #-0
    5558:	5001f300 	andpl	pc, r1, r0, lsl #6
    555c:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    5560:	00000000 	andeq	r0, r0, r0
    5564:	00236400 	eoreq	r6, r3, r0, lsl #8
    5568:	00236608 	eoreq	r6, r3, r8, lsl #12
    556c:	50000108 	andpl	r0, r0, r8, lsl #2
    5570:	08002366 	stmdaeq	r0, {r1, r2, r5, r6, r8, r9, sp}
    5574:	0800238a 	stmdaeq	r0, {r1, r3, r7, r8, r9, sp}
    5578:	01f30004 	mvnseq	r0, r4
    557c:	00009f50 	andeq	r9, r0, r0, asr pc
    5580:	00000000 	andeq	r0, r0, r0
    5584:	237a0000 	cmncs	sl, #0
    5588:	237e0800 	cmncs	lr, #0, 16
    558c:	00060800 	andeq	r0, r6, r0, lsl #16
    5590:	30080073 	andcc	r0, r8, r3, ror r0
    5594:	237e9f27 	cmncs	lr, #39, 30	; 0x9c
    5598:	23820800 	orrcs	r0, r2, #0, 16
    559c:	00090800 	andeq	r0, r9, r0, lsl #16
    55a0:	30080073 	andcc	r0, r8, r3, ror r0
    55a4:	27300827 	ldrcs	r0, [r0, -r7, lsr #16]!
    55a8:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    55ac:	00000000 	andeq	r0, r0, r0
    55b0:	00238a00 	eoreq	r8, r3, r0, lsl #20
    55b4:	00238c08 	eoreq	r8, r3, r8, lsl #24
    55b8:	50000108 	andpl	r0, r0, r8, lsl #2
    55bc:	0800238c 	stmdaeq	r0, {r2, r3, r7, r8, r9, sp}
    55c0:	080023b0 	stmdaeq	r0, {r4, r5, r7, r8, r9, sp}
    55c4:	01f30004 	mvnseq	r0, r4
    55c8:	00009f50 	andeq	r9, r0, r0, asr pc
    55cc:	00000000 	andeq	r0, r0, r0
    55d0:	23a00000 	movcs	r0, #0
    55d4:	23a40800 			; <UNDEFINED> instruction: 0x23a40800
    55d8:	00070800 	andeq	r0, r7, r0, lsl #16
    55dc:	000a0073 	andeq	r0, sl, r3, ror r0
    55e0:	a49f2730 	ldrge	r2, [pc], #1840	; 55e8 <__Stack_Size+0x51e8>
    55e4:	a8080023 	stmdage	r8, {r0, r1, r5}
    55e8:	0b080023 	bleq	20567c <__Stack_Size+0x20527c>
    55ec:	0a007300 	beq	221f4 <__Stack_Size+0x21df4>
    55f0:	0a273000 	beq	9d15f8 <__Stack_Size+0x9d11f8>
    55f4:	9f273000 	svcls	0x00273000
	...
    5608:	00500001 	subseq	r0, r0, r1
    560c:	00000000 	andeq	r0, r0, r0
    5610:	04000000 	streq	r0, [r0], #-0
    5614:	5001f300 	andpl	pc, r1, r0, lsl #6
    5618:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
	...
    5628:	50000100 	andpl	r0, r0, r0, lsl #2
	...
    5634:	01f30004 	mvnseq	r0, r4
    5638:	00009f50 	andeq	r9, r0, r0, asr pc
    563c:	00000000 	andeq	r0, r0, r0
    5640:	23b00000 	movscs	r0, #0
    5644:	23b20800 			; <UNDEFINED> instruction: 0x23b20800
    5648:	00010800 	andeq	r0, r1, r0, lsl #16
    564c:	0023b250 	eoreq	fp, r3, r0, asr r2
    5650:	0023d008 	eoreq	sp, r3, r8
    5654:	f3000408 	vshl.u8	d0, d8, d0
    5658:	009f5001 	addseq	r5, pc, r1
	...
    5668:	01000000 	mrseq	r0, (UNDEF: 0)
    566c:	00005000 	andeq	r5, r0, r0
    5670:	00000000 	andeq	r0, r0, r0
    5674:	00040000 	andeq	r0, r4, r0
    5678:	9f5001f3 	svcls	0x005001f3
	...
    568c:	00500001 	subseq	r0, r0, r1
    5690:	00000000 	andeq	r0, r0, r0
    5694:	04000000 	streq	r0, [r0], #-0
    5698:	5001f300 	andpl	pc, r1, r0, lsl #6
    569c:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
	...
    56ac:	50000100 	andpl	r0, r0, r0, lsl #2
	...
    56b8:	01f30004 	mvnseq	r0, r4
    56bc:	00009f50 	andeq	r9, r0, r0, asr pc
	...
    56cc:	00010000 	andeq	r0, r1, r0
    56d0:	00000050 	andeq	r0, r0, r0, asr r0
    56d4:	00000000 	andeq	r0, r0, r0
    56d8:	f3000400 	vshl.u8	d0, d0, d0
    56dc:	009f5001 	addseq	r5, pc, r1
	...
    56ec:	01000000 	mrseq	r0, (UNDEF: 0)
    56f0:	00005000 	andeq	r5, r0, r0
    56f4:	00000000 	andeq	r0, r0, r0
    56f8:	00040000 	andeq	r0, r4, r0
    56fc:	9f5001f3 	svcls	0x005001f3
	...
    5710:	00500001 	subseq	r0, r0, r1
    5714:	00000000 	andeq	r0, r0, r0
    5718:	04000000 	streq	r0, [r0], #-0
    571c:	5001f300 	andpl	pc, r1, r0, lsl #6
    5720:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
	...
    5730:	50000100 	andpl	r0, r0, r0, lsl #2
	...
    573c:	01f30004 	mvnseq	r0, r4
    5740:	00009f50 	andeq	r9, r0, r0, asr pc
	...
    5750:	00010000 	andeq	r0, r1, r0
    5754:	00000050 	andeq	r0, r0, r0, asr r0
    5758:	00000000 	andeq	r0, r0, r0
    575c:	f3000400 	vshl.u8	d0, d0, d0
    5760:	009f5001 	addseq	r5, pc, r1
	...
    5770:	01000000 	mrseq	r0, (UNDEF: 0)
    5774:	00005000 	andeq	r5, r0, r0
    5778:	00000000 	andeq	r0, r0, r0
    577c:	00040000 	andeq	r0, r4, r0
    5780:	9f5001f3 	svcls	0x005001f3
	...
    578c:	080023d0 	stmdaeq	r0, {r4, r6, r7, r8, r9, sp}
    5790:	080023d2 	stmdaeq	r0, {r1, r4, r6, r7, r8, r9, sp}
    5794:	d2500001 	subsle	r0, r0, #1
    5798:	f6080023 			; <UNDEFINED> instruction: 0xf6080023
    579c:	04080023 	streq	r0, [r8], #-35	; 0x23
    57a0:	5001f300 	andpl	pc, r1, r0, lsl #6
    57a4:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    57a8:	00000000 	andeq	r0, r0, r0
    57ac:	0023f600 	eoreq	pc, r3, r0, lsl #12
    57b0:	0023f808 	eoreq	pc, r3, r8, lsl #16
    57b4:	50000108 	andpl	r0, r0, r8, lsl #2
    57b8:	080023f8 	stmdaeq	r0, {r3, r4, r5, r6, r7, r8, r9, sp}
    57bc:	0800241c 	stmdaeq	r0, {r2, r3, r4, sl, sp}
    57c0:	01f30004 	mvnseq	r0, r4
    57c4:	00009f50 	andeq	r9, r0, r0, asr pc
	...
    57d4:	00010000 	andeq	r0, r1, r0
    57d8:	00000050 	andeq	r0, r0, r0, asr r0
    57dc:	00000000 	andeq	r0, r0, r0
    57e0:	f3000400 	vshl.u8	d0, d0, d0
    57e4:	009f5001 	addseq	r5, pc, r1
	...
    57f4:	01000000 	mrseq	r0, (UNDEF: 0)
    57f8:	00005100 	andeq	r5, r0, r0, lsl #2
    57fc:	00000000 	andeq	r0, r0, r0
    5800:	00040000 	andeq	r0, r4, r0
    5804:	9f5101f3 	svcls	0x005101f3
	...
    5818:	00500001 	subseq	r0, r0, r1
    581c:	00000000 	andeq	r0, r0, r0
    5820:	04000000 	streq	r0, [r0], #-0
    5824:	5001f300 	andpl	pc, r1, r0, lsl #6
    5828:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    582c:	00000000 	andeq	r0, r0, r0
    5830:	00241c00 	eoreq	r1, r4, r0, lsl #24
    5834:	00242a08 	eoreq	r2, r4, r8, lsl #20
    5838:	50000108 	andpl	r0, r0, r8, lsl #2
    583c:	0800242a 	stmdaeq	r0, {r1, r3, r5, sl, sp}
    5840:	0800243c 	stmdaeq	r0, {r2, r3, r4, r5, sl, sp}
    5844:	01f30004 	mvnseq	r0, r4
    5848:	00009f50 	andeq	r9, r0, r0, asr pc
    584c:	00000000 	andeq	r0, r0, r0
    5850:	241c0000 	ldrcs	r0, [ip], #-0
    5854:	24200800 	strtcs	r0, [r0], #-2048	; 0x800
    5858:	00010800 	andeq	r0, r1, r0, lsl #16
    585c:	00242051 	eoreq	r2, r4, r1, asr r0
    5860:	00243c08 	eoreq	r3, r4, r8, lsl #24
    5864:	f3000408 	vshl.u8	d0, d8, d0
    5868:	009f5101 	addseq	r5, pc, r1, lsl #2
    586c:	00000000 	andeq	r0, r0, r0
    5870:	3c000000 	stccc	0, cr0, [r0], {-0}
    5874:	4a080024 	bmi	20590c <__Stack_Size+0x20550c>
    5878:	01080024 	tsteq	r8, r4, lsr #32
    587c:	244a5000 	strbcs	r5, [sl], #-0
    5880:	245c0800 	ldrbcs	r0, [ip], #-2048	; 0x800
    5884:	00040800 	andeq	r0, r4, r0, lsl #16
    5888:	9f5001f3 	svcls	0x005001f3
	...
    5894:	0800243c 	stmdaeq	r0, {r2, r3, r4, r5, sl, sp}
    5898:	08002440 	stmdaeq	r0, {r6, sl, sp}
    589c:	40510001 	subsmi	r0, r1, r1
    58a0:	5c080024 	stcpl	0, cr0, [r8], {36}	; 0x24
    58a4:	04080024 	streq	r0, [r8], #-36	; 0x24
    58a8:	5101f300 	mrspl	pc, SP_irq	; <UNPREDICTABLE>
    58ac:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    58b0:	00000000 	andeq	r0, r0, r0
    58b4:	00245c00 	eoreq	r5, r4, r0, lsl #24
    58b8:	00246608 	eoreq	r6, r4, r8, lsl #12
    58bc:	50000108 	andpl	r0, r0, r8, lsl #2
    58c0:	08002466 	stmdaeq	r0, {r1, r2, r5, r6, sl, sp}
    58c4:	0800247c 	stmdaeq	r0, {r2, r3, r4, r5, r6, sl, sp}
    58c8:	01f30004 	mvnseq	r0, r4
    58cc:	00009f50 	andeq	r9, r0, r0, asr pc
    58d0:	00000000 	andeq	r0, r0, r0
    58d4:	247c0000 	ldrbtcs	r0, [ip], #-0
    58d8:	24860800 	strcs	r0, [r6], #2048	; 0x800
    58dc:	00010800 	andeq	r0, r1, r0, lsl #16
    58e0:	00248650 	eoreq	r8, r4, r0, asr r6
    58e4:	00249c08 	eoreq	r9, r4, r8, lsl #24
    58e8:	f3000408 	vshl.u8	d0, d8, d0
    58ec:	009f5001 	addseq	r5, pc, r1
    58f0:	00000000 	andeq	r0, r0, r0
    58f4:	9c000000 	stcls	0, cr0, [r0], {-0}
    58f8:	a6080024 	strge	r0, [r8], -r4, lsr #32
    58fc:	01080024 	tsteq	r8, r4, lsr #32
    5900:	24a65000 	strtcs	r5, [r6], #0
    5904:	24b80800 	ldrtcs	r0, [r8], #2048	; 0x800
    5908:	00040800 	andeq	r0, r4, r0, lsl #16
    590c:	9f5001f3 	svcls	0x005001f3
	...
    5920:	00510001 	subseq	r0, r1, r1
    5924:	00000000 	andeq	r0, r0, r0
    5928:	04000000 	streq	r0, [r0], #-0
    592c:	5101f300 	mrspl	pc, SP_irq	; <UNPREDICTABLE>
    5930:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    5934:	00000000 	andeq	r0, r0, r0
    5938:	51000100 	mrspl	r0, (UNDEF: 16)
	...
    5944:	01f30004 	mvnseq	r0, r4
    5948:	00009f51 	andeq	r9, r0, r1, asr pc
	...
    5958:	00010000 	andeq	r0, r1, r0
    595c:	00000053 	andeq	r0, r0, r3, asr r0
    5960:	00000000 	andeq	r0, r0, r0
    5964:	53000100 	movwpl	r0, #256	; 0x100
	...
    5970:	00530001 	subseq	r0, r3, r1
    5974:	00000000 	andeq	r0, r0, r0
    5978:	b8000000 	stmdalt	r0, {}	; <UNPREDICTABLE>
    597c:	c4080024 	strgt	r0, [r8], #-36	; 0x24
    5980:	01080024 	tsteq	r8, r4, lsr #32
    5984:	24c45000 	strbcs	r5, [r4], #0
    5988:	24f80800 	ldrbtcs	r0, [r8], #2048	; 0x800
    598c:	00040800 	andeq	r0, r4, r0, lsl #16
    5990:	9f5001f3 	svcls	0x005001f3
	...
    599c:	080024b8 	stmdaeq	r0, {r3, r4, r5, r7, sl, sp}
    59a0:	080024e6 	stmdaeq	r0, {r1, r2, r5, r6, r7, sl, sp}
    59a4:	e6510001 	ldrb	r0, [r1], -r1
    59a8:	f8080024 			; <UNDEFINED> instruction: 0xf8080024
    59ac:	04080024 	streq	r0, [r8], #-36	; 0x24
    59b0:	5101f300 	mrspl	pc, SP_irq	; <UNPREDICTABLE>
    59b4:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    59b8:	00000000 	andeq	r0, r0, r0
    59bc:	0024d000 	eoreq	sp, r4, r0
    59c0:	0024d808 	eoreq	sp, r4, r8, lsl #16
    59c4:	53000108 	movwpl	r0, #264	; 0x108
    59c8:	080024d8 	stmdaeq	r0, {r3, r4, r6, r7, sl, sp}
    59cc:	080024da 	stmdaeq	r0, {r1, r3, r4, r6, r7, sl, sp}
    59d0:	00710005 	rsbseq	r0, r1, r5
    59d4:	da9f2535 	ble	fe7ceeb0 <SCS_BASE+0x1e7c0eb0>
    59d8:	dc080024 	stcle	0, cr0, [r8], {36}	; 0x24
    59dc:	01080024 	tsteq	r8, r4, lsr #32
    59e0:	24e45300 	strbtcs	r5, [r4], #768	; 0x300
    59e4:	24ec0800 	strbtcs	r0, [ip], #2048	; 0x800
    59e8:	00010800 	andeq	r0, r1, r0, lsl #16
    59ec:	00000053 	andeq	r0, r0, r3, asr r0
	...
    59fc:	50000100 	andpl	r0, r0, r0, lsl #2
	...
    5a08:	01f30004 	mvnseq	r0, r4
    5a0c:	00009f50 	andeq	r9, r0, r0, asr pc
    5a10:	00000000 	andeq	r0, r0, r0
    5a14:	24f80000 	ldrbtcs	r0, [r8], #0
    5a18:	25020800 	strcs	r0, [r2, #-2048]	; 0x800
    5a1c:	00010800 	andeq	r0, r1, r0, lsl #16
    5a20:	00250250 	eoreq	r0, r5, r0, asr r2
    5a24:	00251808 	eoreq	r1, r5, r8, lsl #16
    5a28:	f3000408 	vshl.u8	d0, d8, d0
    5a2c:	009f5001 	addseq	r5, pc, r1
	...
    5a3c:	01000000 	mrseq	r0, (UNDEF: 0)
    5a40:	00005000 	andeq	r5, r0, r0
    5a44:	00000000 	andeq	r0, r0, r0
    5a48:	00040000 	andeq	r0, r4, r0
    5a4c:	9f5001f3 	svcls	0x005001f3
	...
    5a60:	00510001 	subseq	r0, r1, r1
    5a64:	00000000 	andeq	r0, r0, r0
    5a68:	04000000 	streq	r0, [r0], #-0
    5a6c:	5101f300 	mrspl	pc, SP_irq	; <UNPREDICTABLE>
    5a70:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
	...
    5a80:	52000100 	andpl	r0, r0, #0, 2
	...
    5a8c:	01f30004 	mvnseq	r0, r4
    5a90:	00009f52 	andeq	r9, r0, r2, asr pc
	...
    5aa0:	00010000 	andeq	r0, r1, r0
    5aa4:	00000050 	andeq	r0, r0, r0, asr r0
    5aa8:	00000000 	andeq	r0, r0, r0
    5aac:	f3000400 	vshl.u8	d0, d0, d0
    5ab0:	009f5001 	addseq	r5, pc, r1
	...
    5ac0:	01000000 	mrseq	r0, (UNDEF: 0)
    5ac4:	00005100 	andeq	r5, r0, r0, lsl #2
    5ac8:	00000000 	andeq	r0, r0, r0
    5acc:	00040000 	andeq	r0, r4, r0
    5ad0:	9f5101f3 	svcls	0x005101f3
	...
    5ae4:	00500001 	subseq	r0, r0, r1
    5ae8:	00000000 	andeq	r0, r0, r0
    5aec:	04000000 	streq	r0, [r0], #-0
    5af0:	5001f300 	andpl	pc, r1, r0, lsl #6
    5af4:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
	...
    5b04:	51000100 	mrspl	r0, (UNDEF: 16)
	...
    5b10:	01f30004 	mvnseq	r0, r4
    5b14:	00009f51 	andeq	r9, r0, r1, asr pc
	...
    5b24:	00010000 	andeq	r0, r1, r0
    5b28:	00000050 	andeq	r0, r0, r0, asr r0
    5b2c:	00000000 	andeq	r0, r0, r0
    5b30:	f3000400 	vshl.u8	d0, d0, d0
    5b34:	009f5001 	addseq	r5, pc, r1
	...
    5b44:	01000000 	mrseq	r0, (UNDEF: 0)
    5b48:	00005000 	andeq	r5, r0, r0
    5b4c:	00000000 	andeq	r0, r0, r0
    5b50:	00040000 	andeq	r0, r4, r0
    5b54:	9f5001f3 	svcls	0x005001f3
	...
    5b68:	00500001 	subseq	r0, r0, r1
    5b6c:	00000000 	andeq	r0, r0, r0
    5b70:	04000000 	streq	r0, [r0], #-0
    5b74:	5001f300 	andpl	pc, r1, r0, lsl #6
    5b78:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    5b7c:	00000000 	andeq	r0, r0, r0
    5b80:	50000100 	andpl	r0, r0, r0, lsl #2
	...
    5b8c:	01f30004 	mvnseq	r0, r4
    5b90:	00009f50 	andeq	r9, r0, r0, asr pc
    5b94:	00000000 	andeq	r0, r0, r0
    5b98:	00010000 	andeq	r0, r1, r0
    5b9c:	00000050 	andeq	r0, r0, r0, asr r0
	...
    5bac:	51000100 	mrspl	r0, (UNDEF: 16)
	...
    5bb8:	01f30004 	mvnseq	r0, r4
    5bbc:	00009f51 	andeq	r9, r0, r1, asr pc
    5bc0:	00000000 	andeq	r0, r0, r0
    5bc4:	00010000 	andeq	r0, r1, r0
    5bc8:	00000051 	andeq	r0, r0, r1, asr r0
    5bcc:	00000000 	andeq	r0, r0, r0
    5bd0:	f3000400 	vshl.u8	d0, d0, d0
    5bd4:	009f5101 	addseq	r5, pc, r1, lsl #2
    5bd8:	00000000 	andeq	r0, r0, r0
    5bdc:	01000000 	mrseq	r0, (UNDEF: 0)
    5be0:	00005100 	andeq	r5, r0, r0, lsl #2
	...
    5bf0:	00010000 	andeq	r0, r1, r0
    5bf4:	00000052 	andeq	r0, r0, r2, asr r0
    5bf8:	00000000 	andeq	r0, r0, r0
    5bfc:	f3000400 	vshl.u8	d0, d0, d0
    5c00:	009f5201 	addseq	r5, pc, r1, lsl #4
    5c04:	00000000 	andeq	r0, r0, r0
    5c08:	01000000 	mrseq	r0, (UNDEF: 0)
    5c0c:	00005200 	andeq	r5, r0, r0, lsl #4
	...
    5c1c:	00010000 	andeq	r0, r1, r0
    5c20:	00000051 	andeq	r0, r0, r1, asr r0
	...
    5c30:	53000100 	movwpl	r0, #256	; 0x100
	...
    5c3c:	00720005 	rsbseq	r0, r2, r5
    5c40:	009f2535 	addseq	r2, pc, r5, lsr r5	; <UNPREDICTABLE>
    5c44:	00000000 	andeq	r0, r0, r0
    5c48:	01000000 	mrseq	r0, (UNDEF: 0)
    5c4c:	00005300 	andeq	r5, r0, r0, lsl #6
    5c50:	00000000 	andeq	r0, r0, r0
    5c54:	00010000 	andeq	r0, r1, r0
    5c58:	00000053 	andeq	r0, r0, r3, asr r0
	...
    5c68:	51000100 	mrspl	r0, (UNDEF: 16)
	...
    5c74:	00510001 	subseq	r0, r1, r1
	...
    5c84:	01000000 	mrseq	r0, (UNDEF: 0)
    5c88:	00005300 	andeq	r5, r0, r0, lsl #6
    5c8c:	00000000 	andeq	r0, r0, r0
    5c90:	00050000 	andeq	r0, r5, r0
    5c94:	25350072 	ldrcs	r0, [r5, #-114]!	; 0x72
    5c98:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    5c9c:	00000000 	andeq	r0, r0, r0
    5ca0:	53000100 	movwpl	r0, #256	; 0x100
	...
    5cac:	00530001 	subseq	r0, r3, r1
	...
    5cbc:	01000000 	mrseq	r0, (UNDEF: 0)
    5cc0:	00005000 	andeq	r5, r0, r0
    5cc4:	00000000 	andeq	r0, r0, r0
    5cc8:	00040000 	andeq	r0, r4, r0
    5ccc:	9f5001f3 	svcls	0x005001f3
	...
    5cd8:	00500001 	subseq	r0, r0, r1
    5cdc:	00000000 	andeq	r0, r0, r0
    5ce0:	04000000 	streq	r0, [r0], #-0
    5ce4:	5001f300 	andpl	pc, r1, r0, lsl #6
    5ce8:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
	...
    5cf8:	51000100 	mrspl	r0, (UNDEF: 16)
	...
    5d04:	01f30004 	mvnseq	r0, r4
    5d08:	00009f51 	andeq	r9, r0, r1, asr pc
    5d0c:	00000000 	andeq	r0, r0, r0
    5d10:	00010000 	andeq	r0, r1, r0
    5d14:	00000051 	andeq	r0, r0, r1, asr r0
	...
    5d24:	52000100 	andpl	r0, r0, #0, 2
	...
    5d30:	01f30004 	mvnseq	r0, r4
    5d34:	00009f52 	andeq	r9, r0, r2, asr pc
    5d38:	00000000 	andeq	r0, r0, r0
    5d3c:	00010000 	andeq	r0, r1, r0
    5d40:	00000052 	andeq	r0, r0, r2, asr r0
	...
    5d50:	51000100 	mrspl	r0, (UNDEF: 16)
	...
    5d64:	00530001 	subseq	r0, r3, r1
    5d68:	00000000 	andeq	r0, r0, r0
    5d6c:	05000000 	streq	r0, [r0, #-0]
    5d70:	35007200 	strcc	r7, [r0, #-512]	; 0x200
    5d74:	00009f25 	andeq	r9, r0, r5, lsr #30
    5d78:	00000000 	andeq	r0, r0, r0
    5d7c:	00010000 	andeq	r0, r1, r0
    5d80:	00000053 	andeq	r0, r0, r3, asr r0
    5d84:	00000000 	andeq	r0, r0, r0
    5d88:	53000100 	movwpl	r0, #256	; 0x100
	...
    5d9c:	00500001 	subseq	r0, r0, r1
    5da0:	00000000 	andeq	r0, r0, r0
    5da4:	04000000 	streq	r0, [r0], #-0
    5da8:	5001f300 	andpl	pc, r1, r0, lsl #6
    5dac:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    5db0:	00000000 	andeq	r0, r0, r0
    5db4:	50000100 	andpl	r0, r0, r0, lsl #2
	...
    5dc0:	01f30004 	mvnseq	r0, r4
    5dc4:	00009f50 	andeq	r9, r0, r0, asr pc
	...
    5dd4:	00010000 	andeq	r0, r1, r0
    5dd8:	00000051 	andeq	r0, r0, r1, asr r0
    5ddc:	00000000 	andeq	r0, r0, r0
    5de0:	f3000400 	vshl.u8	d0, d0, d0
    5de4:	009f5101 	addseq	r5, pc, r1, lsl #2
    5de8:	00000000 	andeq	r0, r0, r0
    5dec:	01000000 	mrseq	r0, (UNDEF: 0)
    5df0:	00005100 	andeq	r5, r0, r0, lsl #2
	...
    5e00:	00010000 	andeq	r0, r1, r0
    5e04:	00000052 	andeq	r0, r0, r2, asr r0
    5e08:	00000000 	andeq	r0, r0, r0
    5e0c:	f3000400 	vshl.u8	d0, d0, d0
    5e10:	009f5201 	addseq	r5, pc, r1, lsl #4
    5e14:	00000000 	andeq	r0, r0, r0
    5e18:	01000000 	mrseq	r0, (UNDEF: 0)
    5e1c:	00005200 	andeq	r5, r0, r0, lsl #4
	...
    5e2c:	00010000 	andeq	r0, r1, r0
    5e30:	00000051 	andeq	r0, r0, r1, asr r0
	...
    5e40:	53000100 	movwpl	r0, #256	; 0x100
	...
    5e4c:	00720005 	rsbseq	r0, r2, r5
    5e50:	009f2535 	addseq	r2, pc, r5, lsr r5	; <UNPREDICTABLE>
    5e54:	00000000 	andeq	r0, r0, r0
    5e58:	01000000 	mrseq	r0, (UNDEF: 0)
    5e5c:	00005300 	andeq	r5, r0, r0, lsl #6
    5e60:	00000000 	andeq	r0, r0, r0
    5e64:	00010000 	andeq	r0, r1, r0
    5e68:	00000053 	andeq	r0, r0, r3, asr r0
	...
    5e78:	50000100 	andpl	r0, r0, r0, lsl #2
	...
    5e84:	01f30004 	mvnseq	r0, r4
    5e88:	00009f50 	andeq	r9, r0, r0, asr pc
	...
    5e98:	00010000 	andeq	r0, r1, r0
    5e9c:	00000050 	andeq	r0, r0, r0, asr r0
    5ea0:	00000000 	andeq	r0, r0, r0
    5ea4:	f3000400 	vshl.u8	d0, d0, d0
    5ea8:	009f5001 	addseq	r5, pc, r1
	...
    5eb8:	01000000 	mrseq	r0, (UNDEF: 0)
    5ebc:	00005000 	andeq	r5, r0, r0
    5ec0:	00000000 	andeq	r0, r0, r0
    5ec4:	00040000 	andeq	r0, r4, r0
    5ec8:	9f5001f3 	svcls	0x005001f3
	...
    5edc:	00500001 	subseq	r0, r0, r1
    5ee0:	00000000 	andeq	r0, r0, r0
    5ee4:	04000000 	streq	r0, [r0], #-0
    5ee8:	5001f300 	andpl	pc, r1, r0, lsl #6
    5eec:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    5ef0:	00000000 	andeq	r0, r0, r0
    5ef4:	50000100 	andpl	r0, r0, r0, lsl #2
	...
    5f00:	01f30004 	mvnseq	r0, r4
    5f04:	00009f50 	andeq	r9, r0, r0, asr pc
	...
    5f14:	00010000 	andeq	r0, r1, r0
    5f18:	00000050 	andeq	r0, r0, r0, asr r0
    5f1c:	00000000 	andeq	r0, r0, r0
    5f20:	f3000400 	vshl.u8	d0, d0, d0
    5f24:	009f5001 	addseq	r5, pc, r1
	...
    5f34:	0e000000 	cdpeq	0, 0, cr0, cr0, cr0, {0}
    5f38:	08007000 	stmdaeq	r0, {ip, sp, lr}
    5f3c:	24381aff 	ldrtcs	r1, [r8], #-2815	; 0xaff
    5f40:	ff080071 			; <UNDEFINED> instruction: 0xff080071
    5f44:	009f211a 	addseq	r2, pc, sl, lsl r1	; <UNPREDICTABLE>
    5f48:	00000000 	andeq	r0, r0, r0
    5f4c:	0f000000 	svceq	0x00000000
    5f50:	5001f300 	andpl	pc, r1, r0, lsl #6
    5f54:	381aff08 	ldmdacc	sl, {r3, r8, r9, sl, fp, ip, sp, lr, pc}
    5f58:	08007124 	stmdaeq	r0, {r2, r5, r8, ip, sp, lr}
    5f5c:	9f211aff 	svcls	0x00211aff
	...
    5f68:	08002518 	stmdaeq	r0, {r3, r4, r8, sl, sp}
    5f6c:	0800251c 	stmdaeq	r0, {r2, r3, r4, r8, sl, sp}
    5f70:	1c500001 	mrrcne	0, 0, r0, r0, cr1	; <UNPREDICTABLE>
    5f74:	22080025 	andcs	r0, r8, #37	; 0x25
    5f78:	04080025 	streq	r0, [r8], #-37	; 0x25
    5f7c:	5001f300 	andpl	pc, r1, r0, lsl #6
    5f80:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    5f84:	00000000 	andeq	r0, r0, r0
    5f88:	00251800 	eoreq	r1, r5, r0, lsl #16
    5f8c:	00251c08 	eoreq	r1, r5, r8, lsl #24
    5f90:	50000108 	andpl	r0, r0, r8, lsl #2
    5f94:	0800251c 	stmdaeq	r0, {r2, r3, r4, r8, sl, sp}
    5f98:	08002522 	stmdaeq	r0, {r1, r5, r8, sl, sp}
    5f9c:	00530001 	subseq	r0, r3, r1
    5fa0:	00000000 	andeq	r0, r0, r0
    5fa4:	18000000 	stmdane	r0, {}	; <UNPREDICTABLE>
    5fa8:	1c080025 	stcne	0, cr0, [r8], {37}	; 0x25
    5fac:	0d080025 	stceq	0, cr0, [r8, #-148]	; 0xffffff6c
    5fb0:	38007000 	stmdacc	r0, {ip, sp, lr}
    5fb4:	08007025 	stmdaeq	r0, {r0, r2, r5, ip, sp, lr}
    5fb8:	24381aff 	ldrtcs	r1, [r8], #-2815	; 0xaff
    5fbc:	251c9f21 	ldrcs	r9, [ip, #-3873]	; 0xf21
    5fc0:	25220800 	strcs	r0, [r2, #-2048]!	; 0x800
    5fc4:	000e0800 	andeq	r0, lr, r0, lsl #16
    5fc8:	385001f3 	ldmdacc	r0, {r0, r1, r4, r5, r6, r7, r8}^
    5fcc:	08007325 	stmdaeq	r0, {r0, r2, r5, r8, r9, ip, sp, lr}
    5fd0:	24381aff 	ldrtcs	r1, [r8], #-2815	; 0xaff
    5fd4:	00009f21 	andeq	r9, r0, r1, lsr #30
    5fd8:	00000000 	andeq	r0, r0, r0
    5fdc:	25440000 	strbcs	r0, [r4, #-0]
    5fe0:	254c0800 	strbcs	r0, [ip, #-2048]	; 0x800
    5fe4:	00010800 	andeq	r0, r1, r0, lsl #16
    5fe8:	00254c50 	eoreq	r4, r5, r0, asr ip
    5fec:	00256808 	eoreq	r6, r5, r8, lsl #16
    5ff0:	f3000408 	vshl.u8	d0, d8, d0
    5ff4:	009f5001 	addseq	r5, pc, r1
    5ff8:	00000000 	andeq	r0, r0, r0
    5ffc:	44000000 	strmi	r0, [r0], #-0
    6000:	51080025 	tstpl	r8, r5, lsr #32
    6004:	01080025 	tsteq	r8, r5, lsr #32
    6008:	25515100 	ldrbcs	r5, [r1, #-256]	; 0x100
    600c:	25680800 	strbcs	r0, [r8, #-2048]!	; 0x800
    6010:	00010800 	andeq	r0, r1, r0, lsl #16
    6014:	00000056 	andeq	r0, r0, r6, asr r0
    6018:	00000000 	andeq	r0, r0, r0
    601c:	00254400 	eoreq	r4, r5, r0, lsl #8
    6020:	00255408 	eoreq	r5, r5, r8, lsl #8
    6024:	30000208 	andcc	r0, r0, r8, lsl #4
    6028:	0025549f 	mlaeq	r5, pc, r4, r5	; <UNPREDICTABLE>
    602c:	00256808 	eoreq	r6, r5, r8, lsl #16
    6030:	74000708 	strvc	r0, [r0], #-1800	; 0x708
    6034:	ffff0a00 			; <UNDEFINED> instruction: 0xffff0a00
    6038:	00009f1a 	andeq	r9, r0, sl, lsl pc
    603c:	00000000 	andeq	r0, r0, r0
    6040:	25b20000 	ldrcs	r0, [r2, #0]!
    6044:	25b60800 	ldrcs	r0, [r6, #2048]!	; 0x800
    6048:	00070800 	andeq	r0, r7, r0, lsl #16
    604c:	200a0073 	andcs	r0, sl, r3, ror r0
    6050:	b69f2720 	ldrlt	r2, [pc], r0, lsr #14
    6054:	ba080025 	blt	2060f0 <__Stack_Size+0x205cf0>
    6058:	06080025 	streq	r0, [r8], -r5, lsr #32
    605c:	08007300 	stmdaeq	r0, {r8, r9, ip, sp, lr}
    6060:	ba9f2720 	blt	fe7cfce8 <SCS_BASE+0x1e7c1ce8>
    6064:	be080025 	cdplt	0, 0, cr0, cr8, cr5, {1}
    6068:	01080025 	tsteq	r8, r5, lsr #32
    606c:	25be5300 	ldrcs	r5, [lr, #768]!	; 0x300
    6070:	25d70800 	ldrbcs	r0, [r7, #2048]	; 0x800
    6074:	000b0800 	andeq	r0, fp, r0, lsl #16
    6078:	bf0a0071 	svclt	0x000a0071
    607c:	200a1abf 			; <UNDEFINED> instruction: 0x200a1abf
    6080:	da9f2720 	ble	fe7cfd08 <SCS_BASE+0x1e7c1d08>
    6084:	e8080025 	stmda	r8, {r0, r2, r5}
    6088:	0b080025 	bleq	206124 <__Stack_Size+0x205d24>
    608c:	0a007100 	beq	22494 <__Stack_Size+0x22094>
    6090:	0a1abfbf 	beq	6b5f94 <__Stack_Size+0x6b5b94>
    6094:	9f272020 	svcls	0x00272020
	...
    60a0:	0800261a 	stmdaeq	r0, {r1, r3, r4, r9, sl, sp}
    60a4:	08002646 	stmdaeq	r0, {r1, r2, r6, r9, sl, sp}
    60a8:	00530001 	subseq	r0, r3, r1
	...
    60b8:	07000000 	streq	r0, [r0, -r0]
    60bc:	0a007100 	beq	224c4 <__Stack_Size+0x220c4>
    60c0:	9f1affff 	svcls	0x001affff
	...
    60cc:	00710007 	rsbseq	r0, r1, r7
    60d0:	1affff0a 	bne	5d00 <__Stack_Size+0x5900>
    60d4:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    60d8:	00000000 	andeq	r0, r0, r0
	...

Disassembly of section .debug_ranges:

00000000 <.debug_ranges>:
* Input          : None.
* Output         : None.
* Return         : None.
*******************************************************************************/
void CTR_HP(void)
{
   0:	00000001 	andeq	r0, r0, r1
  u32 wEPVal = 0;

  while (((wIstr = _GetISTR()) & ISTR_CTR) != 0)
   4:	00000001 	andeq	r0, r0, r1
   8:	00000001 	andeq	r0, r0, r1
   c:	00000001 	andeq	r0, r0, r1
	...
  {
    _SetISTR((u16)CLR_CTR); /* clear CTR flag */
    /* extract highest priority endpoint number */
    EPindex = (u8)(wIstr & ISTR_EP_ID);
  18:	080001a4 	stmdaeq	r0, {r2, r5, r7, r8}
  1c:	080001b0 	stmdaeq	r0, {r4, r5, r7, r8}
    /* process related endpoint register */
    wEPVal = _GetENDPOINT(EPindex);
  20:	080001b0 	stmdaeq	r0, {r4, r5, r7, r8}
  24:	080001c4 	stmdaeq	r0, {r2, r6, r7, r8}
  28:	080001c4 	stmdaeq	r0, {r2, r6, r7, r8}
    if ((wEPVal & EP_CTR_RX) != 0)
  2c:	080001d8 	stmdaeq	r0, {r3, r4, r6, r7, r8}
    {
      /* clear int flag */
      _ClearEP_CTR_RX(EPindex);
  30:	080001d8 	stmdaeq	r0, {r3, r4, r6, r7, r8}
  34:	08000226 	stmdaeq	r0, {r1, r2, r5, r9}
  38:	00000001 	andeq	r0, r0, r1

      /* call OUT service function */
      (*pEpInt_OUT[EPindex-1])();
  3c:	00000001 	andeq	r0, r0, r1

    } /* if((wEPVal & EP_CTR_RX) */
    else if ((wEPVal & EP_CTR_TX) != 0)
  40:	00000001 	andeq	r0, r0, r1
    {
      /* clear int flag */
      _ClearEP_CTR_TX(EPindex);
  44:	00000001 	andeq	r0, r0, r1
  48:	08000228 	stmdaeq	r0, {r3, r5, r9}
  4c:	08000250 	stmdaeq	r0, {r4, r6, r9}

      /* call IN service function */
      (*pEpInt_IN[EPindex-1])();
  50:	00000001 	andeq	r0, r0, r1
  54:	00000001 	andeq	r0, r0, r1
  58:	08000250 	stmdaeq	r0, {r4, r6, r9}


    } /* if((wEPVal & EP_CTR_TX) != 0) */

  }/* while(...) */
}
  5c:	08000262 	stmdaeq	r0, {r1, r5, r6, r9}
  60:	08000262 	stmdaeq	r0, {r1, r5, r6, r9}
  64:	08000296 	stmdaeq	r0, {r1, r2, r4, r7, r9}
  68:	08000296 	stmdaeq	r0, {r1, r2, r4, r7, r9}
  6c:	080002aa 	stmdaeq	r0, {r1, r3, r5, r7, r9}
  70:	080002aa 	stmdaeq	r0, {r1, r3, r5, r7, r9}
  74:	080002be 	stmdaeq	r0, {r1, r2, r3, r4, r5, r7, r9}
  78:	00000001 	andeq	r0, r0, r1
  7c:	00000001 	andeq	r0, r0, r1
  80:	080002be 	stmdaeq	r0, {r1, r2, r3, r4, r5, r7, r9}
  84:	080002d0 	stmdaeq	r0, {r4, r6, r7, r9}
  88:	00000001 	andeq	r0, r0, r1
  8c:	00000001 	andeq	r0, r0, r1
  90:	00000001 	andeq	r0, r0, r1
  94:	00000001 	andeq	r0, r0, r1
  98:	00000001 	andeq	r0, r0, r1
  9c:	00000001 	andeq	r0, r0, r1
  a0:	00000001 	andeq	r0, r0, r1
  a4:	00000001 	andeq	r0, r0, r1
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM7, ENABLE);
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM7, DISABLE);
      break;
      
    case TIM8_BASE:
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_TIM8, ENABLE);
  a8:	080002d0 	stmdaeq	r0, {r4, r6, r7, r9}
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_TIM8, DISABLE);  
  ac:	080002fc 	stmdaeq	r0, {r2, r3, r4, r5, r6, r7, r9}
  b0:	080002fc 	stmdaeq	r0, {r2, r3, r4, r5, r6, r7, r9}
      break; 
      
    default:
      break;
  }
}
  b4:	0800032a 	stmdaeq	r0, {r1, r3, r5, r8, r9}
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM7, DISABLE);
      break;
      
    case TIM8_BASE:
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_TIM8, ENABLE);
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_TIM8, DISABLE);  
  b8:	0800032a 	stmdaeq	r0, {r1, r3, r5, r8, r9}
  bc:	0800034e 	stmdaeq	r0, {r1, r2, r3, r6, r8, r9}
  c0:	08000350 	stmdaeq	r0, {r4, r6, r8, r9}
  c4:	08000408 	stmdaeq	r0, {r3, sl}
  c8:	08000408 	stmdaeq	r0, {r3, sl}
  cc:	08000804 	stmdaeq	r0, {r2, fp}
  d0:	08000804 	stmdaeq	r0, {r2, fp}
  d4:	08000890 	stmdaeq	r0, {r4, r7, fp}
  d8:	08000890 	stmdaeq	r0, {r4, r7, fp}
  dc:	08000998 	stmdaeq	r0, {r3, r4, r7, r8, fp}
  e0:	08000998 	stmdaeq	r0, {r3, r4, r7, r8, fp}
  e4:	08000a14 	stmdaeq	r0, {r2, r4, r9, fp}
  e8:	08000a14 	stmdaeq	r0, {r2, r4, r9, fp}
  ec:	08000b64 	stmdaeq	r0, {r2, r5, r6, r8, r9, fp}
	...
  f8:	08000b64 	stmdaeq	r0, {r2, r5, r6, r8, r9, fp}
  fc:	08000b66 	stmdaeq	r0, {r1, r2, r5, r6, r8, r9, fp}
 100:	08000b66 	stmdaeq	r0, {r1, r2, r5, r6, r8, r9, fp}
 104:	08000b68 	stmdaeq	r0, {r3, r5, r6, r8, r9, fp}
 108:	08000b68 	stmdaeq	r0, {r3, r5, r6, r8, r9, fp}
 10c:	08000b6a 	stmdaeq	r0, {r1, r3, r5, r6, r8, r9, fp}
 110:	08000b6a 	stmdaeq	r0, {r1, r3, r5, r6, r8, r9, fp}
 114:	08000b6c 	stmdaeq	r0, {r2, r3, r5, r6, r8, r9, fp}
 118:	08000b6c 	stmdaeq	r0, {r2, r3, r5, r6, r8, r9, fp}
 11c:	08000b6e 	stmdaeq	r0, {r1, r2, r3, r5, r6, r8, r9, fp}
 120:	08000b6e 	stmdaeq	r0, {r1, r2, r3, r5, r6, r8, r9, fp}
 124:	08000b70 	stmdaeq	r0, {r4, r5, r6, r8, r9, fp}
 128:	08000b70 	stmdaeq	r0, {r4, r5, r6, r8, r9, fp}
 12c:	08000b72 	stmdaeq	r0, {r1, r4, r5, r6, r8, r9, fp}
 130:	08000b72 	stmdaeq	r0, {r1, r4, r5, r6, r8, r9, fp}
 134:	08000b74 	stmdaeq	r0, {r2, r4, r5, r6, r8, r9, fp}
 138:	08000b74 	stmdaeq	r0, {r2, r4, r5, r6, r8, r9, fp}
 13c:	08000b88 	stmdaeq	r0, {r3, r7, r8, r9, fp}
 140:	08000b88 	stmdaeq	r0, {r3, r7, r8, r9, fp}
 144:	08000b8a 	stmdaeq	r0, {r1, r3, r7, r8, r9, fp}
 148:	08000b8a 	stmdaeq	r0, {r1, r3, r7, r8, r9, fp}
 14c:	08000b8c 	stmdaeq	r0, {r2, r3, r7, r8, r9, fp}
 150:	08000b8c 	stmdaeq	r0, {r2, r3, r7, r8, r9, fp}
 154:	08000b8e 	stmdaeq	r0, {r1, r2, r3, r7, r8, r9, fp}
 158:	08000b8e 	stmdaeq	r0, {r1, r2, r3, r7, r8, r9, fp}
 15c:	08000b90 	stmdaeq	r0, {r4, r7, r8, r9, fp}
 160:	08000b90 	stmdaeq	r0, {r4, r7, r8, r9, fp}
 164:	08000b92 	stmdaeq	r0, {r1, r4, r7, r8, r9, fp}
 168:	08000b92 	stmdaeq	r0, {r1, r4, r7, r8, r9, fp}
 16c:	08000b94 	stmdaeq	r0, {r2, r4, r7, r8, r9, fp}
 170:	08000b94 	stmdaeq	r0, {r2, r4, r7, r8, r9, fp}
 174:	08000b96 	stmdaeq	r0, {r1, r2, r4, r7, r8, r9, fp}
 178:	08000b96 	stmdaeq	r0, {r1, r2, r4, r7, r8, r9, fp}
 17c:	08000b98 	stmdaeq	r0, {r3, r4, r7, r8, r9, fp}
 180:	08000b98 	stmdaeq	r0, {r3, r4, r7, r8, r9, fp}
 184:	08000b9a 	stmdaeq	r0, {r1, r3, r4, r7, r8, r9, fp}
 188:	08000b9a 	stmdaeq	r0, {r1, r3, r4, r7, r8, r9, fp}
 18c:	08000b9c 	stmdaeq	r0, {r2, r3, r4, r7, r8, r9, fp}
 190:	08000b9c 	stmdaeq	r0, {r2, r3, r4, r7, r8, r9, fp}
 194:	08000b9e 	stmdaeq	r0, {r1, r2, r3, r4, r7, r8, r9, fp}
 198:	00000001 	andeq	r0, r0, r1
 19c:	00000001 	andeq	r0, r0, r1
 1a0:	00000001 	andeq	r0, r0, r1
 1a4:	00000001 	andeq	r0, r0, r1
 1a8:	00000001 	andeq	r0, r0, r1
 1ac:	00000001 	andeq	r0, r0, r1
 1b0:	00000001 	andeq	r0, r0, r1
 1b4:	00000001 	andeq	r0, r0, r1
 1b8:	00000001 	andeq	r0, r0, r1
 1bc:	00000001 	andeq	r0, r0, r1
 1c0:	00000001 	andeq	r0, r0, r1
 1c4:	00000001 	andeq	r0, r0, r1
 1c8:	00000001 	andeq	r0, r0, r1
 1cc:	00000001 	andeq	r0, r0, r1
 1d0:	08000b9e 	stmdaeq	r0, {r1, r2, r3, r4, r7, r8, r9, fp}
 1d4:	08000ba0 	stmdaeq	r0, {r5, r7, r8, r9, fp}
 1d8:	08000ba0 	stmdaeq	r0, {r5, r7, r8, r9, fp}
 1dc:	08000ba2 	stmdaeq	r0, {r1, r5, r7, r8, r9, fp}
 1e0:	08000ba2 	stmdaeq	r0, {r1, r5, r7, r8, r9, fp}
 1e4:	08000ba6 	stmdaeq	r0, {r1, r2, r5, r7, r8, r9, fp}
 1e8:	08000ba6 	stmdaeq	r0, {r1, r2, r5, r7, r8, r9, fp}
 1ec:	08000ba8 	stmdaeq	r0, {r3, r5, r7, r8, r9, fp}
 1f0:	08000ba8 	stmdaeq	r0, {r3, r5, r7, r8, r9, fp}
 1f4:	08000baa 	stmdaeq	r0, {r1, r3, r5, r7, r8, r9, fp}
 1f8:	08000baa 	stmdaeq	r0, {r1, r3, r5, r7, r8, r9, fp}
 1fc:	08000bac 	stmdaeq	r0, {r2, r3, r5, r7, r8, r9, fp}
 200:	08000bac 	stmdaeq	r0, {r2, r3, r5, r7, r8, r9, fp}
 204:	08000bae 	stmdaeq	r0, {r1, r2, r3, r5, r7, r8, r9, fp}
 208:	08000bae 	stmdaeq	r0, {r1, r2, r3, r5, r7, r8, r9, fp}
 20c:	08000bb0 	stmdaeq	r0, {r4, r5, r7, r8, r9, fp}
 210:	08000bb0 	stmdaeq	r0, {r4, r5, r7, r8, r9, fp}
 214:	08000bb2 	stmdaeq	r0, {r1, r4, r5, r7, r8, r9, fp}
 218:	08000bb2 	stmdaeq	r0, {r1, r4, r5, r7, r8, r9, fp}
 21c:	08000bb4 	stmdaeq	r0, {r2, r4, r5, r7, r8, r9, fp}
 220:	08000bb4 	stmdaeq	r0, {r2, r4, r5, r7, r8, r9, fp}
 224:	08000bc8 	stmdaeq	r0, {r3, r6, r7, r8, r9, fp}
 228:	08000bc8 	stmdaeq	r0, {r3, r6, r7, r8, r9, fp}
 22c:	08000bca 	stmdaeq	r0, {r1, r3, r6, r7, r8, r9, fp}
 230:	08000bca 	stmdaeq	r0, {r1, r3, r6, r7, r8, r9, fp}
 234:	08000bcc 	stmdaeq	r0, {r2, r3, r6, r7, r8, r9, fp}
 238:	08000bcc 	stmdaeq	r0, {r2, r3, r6, r7, r8, r9, fp}
 23c:	08000bce 	stmdaeq	r0, {r1, r2, r3, r6, r7, r8, r9, fp}
 240:	08000bce 	stmdaeq	r0, {r1, r2, r3, r6, r7, r8, r9, fp}
 244:	08000bd0 	stmdaeq	r0, {r4, r6, r7, r8, r9, fp}
 248:	08000bd0 	stmdaeq	r0, {r4, r6, r7, r8, r9, fp}
 24c:	08000bd2 	stmdaeq	r0, {r1, r4, r6, r7, r8, r9, fp}
 250:	08000bd2 	stmdaeq	r0, {r1, r4, r6, r7, r8, r9, fp}
 254:	08000bd4 	stmdaeq	r0, {r2, r4, r6, r7, r8, r9, fp}
 258:	08000bd4 	stmdaeq	r0, {r2, r4, r6, r7, r8, r9, fp}
 25c:	08000bd6 	stmdaeq	r0, {r1, r2, r4, r6, r7, r8, r9, fp}
 260:	08000bd6 	stmdaeq	r0, {r1, r2, r4, r6, r7, r8, r9, fp}
 264:	08000bd8 	stmdaeq	r0, {r3, r4, r6, r7, r8, r9, fp}
 268:	08000bd8 	stmdaeq	r0, {r3, r4, r6, r7, r8, r9, fp}
 26c:	08000c0c 	stmdaeq	r0, {r2, r3, sl, fp}
 270:	08000c0c 	stmdaeq	r0, {r2, r3, sl, fp}
 274:	08000c48 	stmdaeq	r0, {r3, r6, sl, fp}
 278:	08000c48 	stmdaeq	r0, {r3, r6, sl, fp}
 27c:	08000c4a 	stmdaeq	r0, {r1, r3, r6, sl, fp}
 280:	08000c4a 	stmdaeq	r0, {r1, r3, r6, sl, fp}
 284:	08000c4c 	stmdaeq	r0, {r2, r3, r6, sl, fp}
 288:	08000c4c 	stmdaeq	r0, {r2, r3, r6, sl, fp}
 28c:	08000c4e 	stmdaeq	r0, {r1, r2, r3, r6, sl, fp}
 290:	08000c4e 	stmdaeq	r0, {r1, r2, r3, r6, sl, fp}
 294:	08000c50 	stmdaeq	r0, {r4, r6, sl, fp}
 298:	08000c50 	stmdaeq	r0, {r4, r6, sl, fp}
 29c:	08000c52 	stmdaeq	r0, {r1, r4, r6, sl, fp}
 2a0:	08000c52 	stmdaeq	r0, {r1, r4, r6, sl, fp}
 2a4:	08000c54 	stmdaeq	r0, {r2, r4, r6, sl, fp}
 2a8:	08000c54 	stmdaeq	r0, {r2, r4, r6, sl, fp}
 2ac:	08000c56 	stmdaeq	r0, {r1, r2, r4, r6, sl, fp}
 2b0:	08000c56 	stmdaeq	r0, {r1, r2, r4, r6, sl, fp}
 2b4:	08000c58 	stmdaeq	r0, {r3, r4, r6, sl, fp}
 2b8:	08000c58 	stmdaeq	r0, {r3, r4, r6, sl, fp}
 2bc:	08000c5a 	stmdaeq	r0, {r1, r3, r4, r6, sl, fp}
 2c0:	08000c5a 	stmdaeq	r0, {r1, r3, r4, r6, sl, fp}
 2c4:	08000c5c 	stmdaeq	r0, {r2, r3, r4, r6, sl, fp}
 2c8:	08000c5c 	stmdaeq	r0, {r2, r3, r4, r6, sl, fp}
 2cc:	08000c5e 	stmdaeq	r0, {r1, r2, r3, r4, r6, sl, fp}
 2d0:	08000c5e 	stmdaeq	r0, {r1, r2, r3, r4, r6, sl, fp}
 2d4:	08000c60 	stmdaeq	r0, {r5, r6, sl, fp}
 2d8:	08000c60 	stmdaeq	r0, {r5, r6, sl, fp}
 2dc:	08000c62 	stmdaeq	r0, {r1, r5, r6, sl, fp}
 2e0:	08000c62 	stmdaeq	r0, {r1, r5, r6, sl, fp}
 2e4:	08000c64 	stmdaeq	r0, {r2, r5, r6, sl, fp}
 2e8:	08000c64 	stmdaeq	r0, {r2, r5, r6, sl, fp}
 2ec:	08000c66 	stmdaeq	r0, {r1, r2, r5, r6, sl, fp}
 2f0:	08000c66 	stmdaeq	r0, {r1, r2, r5, r6, sl, fp}
 2f4:	08000c68 	stmdaeq	r0, {r3, r5, r6, sl, fp}
 2f8:	08000c68 	stmdaeq	r0, {r3, r5, r6, sl, fp}
 2fc:	08000c6a 	stmdaeq	r0, {r1, r3, r5, r6, sl, fp}
 300:	08000c6a 	stmdaeq	r0, {r1, r3, r5, r6, sl, fp}
 304:	08000c6c 	stmdaeq	r0, {r2, r3, r5, r6, sl, fp}
 308:	08000c6c 	stmdaeq	r0, {r2, r3, r5, r6, sl, fp}
 30c:	08000c6e 	stmdaeq	r0, {r1, r2, r3, r5, r6, sl, fp}
 310:	08000c6e 	stmdaeq	r0, {r1, r2, r3, r5, r6, sl, fp}
 314:	08000c70 	stmdaeq	r0, {r4, r5, r6, sl, fp}
 318:	08000c70 	stmdaeq	r0, {r4, r5, r6, sl, fp}
 31c:	08000c72 	stmdaeq	r0, {r1, r4, r5, r6, sl, fp}
	...
 328:	08000ca2 	stmdaeq	r0, {r1, r5, r7, sl, fp}
 32c:	08000d22 	stmdaeq	r0, {r1, r5, r8, sl, fp}
 330:	08000d24 	stmdaeq	r0, {r2, r5, r8, sl, fp}
 334:	08000d2a 	stmdaeq	r0, {r1, r3, r5, r8, sl, fp}
 338:	08000d2c 	stmdaeq	r0, {r2, r3, r5, r8, sl, fp}
 33c:	08000d3c 	stmdaeq	r0, {r2, r3, r4, r5, r8, sl, fp}
	...
 348:	08000c74 	stmdaeq	r0, {r2, r4, r5, r6, sl, fp}
 34c:	08000c80 	stmdaeq	r0, {r7, sl, fp}
 350:	08000c80 	stmdaeq	r0, {r7, sl, fp}
 354:	08000d84 	stmdaeq	r0, {r2, r7, r8, sl, fp}
 358:	08000d84 	stmdaeq	r0, {r2, r7, r8, sl, fp}
 35c:	08000de0 	stmdaeq	r0, {r5, r6, r7, r8, sl, fp}
 360:	00000001 	andeq	r0, r0, r1
 364:	00000001 	andeq	r0, r0, r1
	...
 370:	08000de0 	stmdaeq	r0, {r5, r6, r7, r8, sl, fp}
 374:	08000e4c 	stmdaeq	r0, {r2, r3, r6, r9, sl, fp}
	...
 380:	08000e4c 	stmdaeq	r0, {r2, r3, r6, r9, sl, fp}
 384:	08000e64 	stmdaeq	r0, {r2, r5, r6, r9, sl, fp}
 388:	08000e64 	stmdaeq	r0, {r2, r5, r6, r9, sl, fp}
 38c:	08000e70 	stmdaeq	r0, {r4, r5, r6, r9, sl, fp}
 390:	08000e70 	stmdaeq	r0, {r4, r5, r6, r9, sl, fp}
 394:	08000e84 	stmdaeq	r0, {r2, r7, r9, sl, fp}
 398:	08000e84 	stmdaeq	r0, {r2, r7, r9, sl, fp}
 39c:	08000e86 	stmdaeq	r0, {r1, r2, r7, r9, sl, fp}
 3a0:	08000e88 	stmdaeq	r0, {r3, r7, r9, sl, fp}
 3a4:	08000ee4 	stmdaeq	r0, {r2, r5, r6, r7, r9, sl, fp}
 3a8:	08000ee4 	stmdaeq	r0, {r2, r5, r6, r7, r9, sl, fp}
 3ac:	08000f08 	stmdaeq	r0, {r3, r8, r9, sl, fp}
 3b0:	08000f08 	stmdaeq	r0, {r3, r8, r9, sl, fp}
 3b4:	08000f18 	stmdaeq	r0, {r3, r4, r8, r9, sl, fp}
 3b8:	08000f18 	stmdaeq	r0, {r3, r4, r8, r9, sl, fp}
 3bc:	08000f30 	stmdaeq	r0, {r4, r5, r8, r9, sl, fp}
 3c0:	08000f30 	stmdaeq	r0, {r4, r5, r8, r9, sl, fp}
 3c4:	08000f5c 	stmdaeq	r0, {r2, r3, r4, r6, r8, r9, sl, fp}
 3c8:	08000f5c 	stmdaeq	r0, {r2, r3, r4, r6, r8, r9, sl, fp}
 3cc:	08000f80 	stmdaeq	r0, {r7, r8, r9, sl, fp}
 3d0:	08000f80 	stmdaeq	r0, {r7, r8, r9, sl, fp}
 3d4:	08001060 	stmdaeq	r0, {r5, r6, ip}
 3d8:	08001060 	stmdaeq	r0, {r5, r6, ip}
 3dc:	0800106c 	stmdaeq	r0, {r2, r3, r5, r6, ip}
 3e0:	0800106c 	stmdaeq	r0, {r2, r3, r5, r6, ip}
 3e4:	08001078 	stmdaeq	r0, {r3, r4, r5, r6, ip}
 3e8:	08001078 	stmdaeq	r0, {r3, r4, r5, r6, ip}
 3ec:	08001098 	stmdaeq	r0, {r3, r4, r7, ip}
	...
 3f8:	08001098 	stmdaeq	r0, {r3, r4, r7, ip}
 3fc:	080010c0 	stmdaeq	r0, {r6, r7, ip}
 400:	080010c0 	stmdaeq	r0, {r6, r7, ip}
 404:	080010f8 	stmdaeq	r0, {r3, r4, r5, r6, r7, ip}
 408:	00000001 	andeq	r0, r0, r1
 40c:	00000001 	andeq	r0, r0, r1
 410:	080010f8 	stmdaeq	r0, {r3, r4, r5, r6, r7, ip}
 414:	08001114 	stmdaeq	r0, {r2, r4, r8, ip}
 418:	08001114 	stmdaeq	r0, {r2, r4, r8, ip}
 41c:	08001138 	stmdaeq	r0, {r3, r4, r5, r8, ip}
 420:	08001138 	stmdaeq	r0, {r3, r4, r5, r8, ip}
 424:	0800113c 	stmdaeq	r0, {r2, r3, r4, r5, r8, ip}
 428:	0800113c 	stmdaeq	r0, {r2, r3, r4, r5, r8, ip}
 42c:	08001170 	stmdaeq	r0, {r4, r5, r6, r8, ip}
 430:	08001170 	stmdaeq	r0, {r4, r5, r6, r8, ip}
 434:	0800119a 	stmdaeq	r0, {r1, r3, r4, r7, r8, ip}
	...
 440:	0800119c 	stmdaeq	r0, {r2, r3, r4, r7, r8, ip}
 444:	080011b4 	stmdaeq	r0, {r2, r4, r5, r7, r8, ip}
 448:	00000001 	andeq	r0, r0, r1
 44c:	00000001 	andeq	r0, r0, r1
 450:	080011b4 	stmdaeq	r0, {r2, r4, r5, r7, r8, ip}
 454:	080011cc 	stmdaeq	r0, {r2, r3, r6, r7, r8, ip}
 458:	080011cc 	stmdaeq	r0, {r2, r3, r6, r7, r8, ip}
 45c:	080011e4 	stmdaeq	r0, {r2, r5, r6, r7, r8, ip}
 460:	080011e4 	stmdaeq	r0, {r2, r5, r6, r7, r8, ip}
 464:	080011f4 	stmdaeq	r0, {r2, r4, r5, r6, r7, r8, ip}
 468:	00000001 	andeq	r0, r0, r1
 46c:	00000001 	andeq	r0, r0, r1
 470:	00000001 	andeq	r0, r0, r1
 474:	00000001 	andeq	r0, r0, r1
 478:	00000001 	andeq	r0, r0, r1
 47c:	00000001 	andeq	r0, r0, r1
 480:	00000001 	andeq	r0, r0, r1
 484:	00000001 	andeq	r0, r0, r1
 488:	00000001 	andeq	r0, r0, r1
 48c:	00000001 	andeq	r0, r0, r1
 490:	00000001 	andeq	r0, r0, r1
 494:	00000001 	andeq	r0, r0, r1
 498:	080011f4 	stmdaeq	r0, {r2, r4, r5, r6, r7, r8, ip}
 49c:	08001200 	stmdaeq	r0, {r9, ip}
 4a0:	08001200 	stmdaeq	r0, {r9, ip}
 4a4:	08001228 	stmdaeq	r0, {r3, r5, r9, ip}
 4a8:	08001228 	stmdaeq	r0, {r3, r5, r9, ip}
 4ac:	0800125e 	stmdaeq	r0, {r1, r2, r3, r4, r6, r9, ip}
 4b0:	08001260 	stmdaeq	r0, {r5, r6, r9, ip}
 4b4:	080012a0 	stmdaeq	r0, {r5, r7, r9, ip}
 4b8:	00000001 	andeq	r0, r0, r1
 4bc:	00000001 	andeq	r0, r0, r1
 4c0:	00000001 	andeq	r0, r0, r1
 4c4:	00000001 	andeq	r0, r0, r1
 4c8:	080012a0 	stmdaeq	r0, {r5, r7, r9, ip}
 4cc:	080012e8 	stmdaeq	r0, {r3, r5, r6, r7, r9, ip}
 4d0:	00000001 	andeq	r0, r0, r1
 4d4:	00000001 	andeq	r0, r0, r1
 4d8:	00000001 	andeq	r0, r0, r1
 4dc:	00000001 	andeq	r0, r0, r1
 4e0:	00000001 	andeq	r0, r0, r1
 4e4:	00000001 	andeq	r0, r0, r1
 4e8:	00000001 	andeq	r0, r0, r1
 4ec:	00000001 	andeq	r0, r0, r1
 4f0:	00000001 	andeq	r0, r0, r1
 4f4:	00000001 	andeq	r0, r0, r1
	...
 500:	080012e8 	stmdaeq	r0, {r3, r5, r6, r7, r9, ip}
 504:	080012f4 	stmdaeq	r0, {r2, r4, r5, r6, r7, r9, ip}
 508:	080012f4 	stmdaeq	r0, {r2, r4, r5, r6, r7, r9, ip}
 50c:	08001300 	stmdaeq	r0, {r8, r9, ip}
 510:	08001300 	stmdaeq	r0, {r8, r9, ip}
 514:	0800130c 	stmdaeq	r0, {r2, r3, r8, r9, ip}
 518:	00000001 	andeq	r0, r0, r1
 51c:	00000001 	andeq	r0, r0, r1
 520:	00000001 	andeq	r0, r0, r1
 524:	00000001 	andeq	r0, r0, r1
 528:	00000001 	andeq	r0, r0, r1
 52c:	00000001 	andeq	r0, r0, r1
	...
 538:	00000001 	andeq	r0, r0, r1
 53c:	00000001 	andeq	r0, r0, r1
 540:	00000001 	andeq	r0, r0, r1
 544:	00000001 	andeq	r0, r0, r1
 548:	0800130c 	stmdaeq	r0, {r2, r3, r8, r9, ip}
 54c:	080013a8 	stmdaeq	r0, {r3, r5, r7, r8, r9, ip}
 550:	00000001 	andeq	r0, r0, r1
 554:	00000001 	andeq	r0, r0, r1
 558:	080013a8 	stmdaeq	r0, {r3, r5, r7, r8, r9, ip}
 55c:	080013b4 	stmdaeq	r0, {r2, r4, r5, r7, r8, r9, ip}
 560:	00000001 	andeq	r0, r0, r1
 564:	00000001 	andeq	r0, r0, r1
 568:	00000001 	andeq	r0, r0, r1
 56c:	00000001 	andeq	r0, r0, r1
 570:	00000001 	andeq	r0, r0, r1
 574:	00000001 	andeq	r0, r0, r1
 578:	080013b4 	stmdaeq	r0, {r2, r4, r5, r7, r8, r9, ip}
 57c:	080013b8 	stmdaeq	r0, {r3, r4, r5, r7, r8, r9, ip}
 580:	080013b8 	stmdaeq	r0, {r3, r4, r5, r7, r8, r9, ip}
 584:	080013bc 	stmdaeq	r0, {r2, r3, r4, r5, r7, r8, r9, ip}
 588:	00000001 	andeq	r0, r0, r1
 58c:	00000001 	andeq	r0, r0, r1
 590:	00000001 	andeq	r0, r0, r1
 594:	00000001 	andeq	r0, r0, r1
 598:	00000001 	andeq	r0, r0, r1
 59c:	00000001 	andeq	r0, r0, r1
 5a0:	00000001 	andeq	r0, r0, r1
 5a4:	00000001 	andeq	r0, r0, r1
 5a8:	00000001 	andeq	r0, r0, r1
 5ac:	00000001 	andeq	r0, r0, r1
 5b0:	080013bc 	stmdaeq	r0, {r2, r3, r4, r5, r7, r8, r9, ip}
 5b4:	08001410 	stmdaeq	r0, {r4, sl, ip}
 5b8:	00000001 	andeq	r0, r0, r1
 5bc:	00000001 	andeq	r0, r0, r1
	...
 5c8:	00000001 	andeq	r0, r0, r1
 5cc:	00000001 	andeq	r0, r0, r1
 5d0:	00000001 	andeq	r0, r0, r1
 5d4:	00000001 	andeq	r0, r0, r1
 5d8:	08001410 	stmdaeq	r0, {r4, sl, ip}
 5dc:	08001424 	stmdaeq	r0, {r2, r5, sl, ip}
 5e0:	08001424 	stmdaeq	r0, {r2, r5, sl, ip}
 5e4:	080014a8 	stmdaeq	r0, {r3, r5, r7, sl, ip}
 5e8:	00000001 	andeq	r0, r0, r1
 5ec:	00000001 	andeq	r0, r0, r1
 5f0:	00000001 	andeq	r0, r0, r1
 5f4:	00000001 	andeq	r0, r0, r1
 5f8:	00000001 	andeq	r0, r0, r1
 5fc:	00000001 	andeq	r0, r0, r1
 600:	00000001 	andeq	r0, r0, r1
 604:	00000001 	andeq	r0, r0, r1
 608:	00000001 	andeq	r0, r0, r1
 60c:	00000001 	andeq	r0, r0, r1
 610:	00000001 	andeq	r0, r0, r1
 614:	00000001 	andeq	r0, r0, r1
 618:	00000001 	andeq	r0, r0, r1
 61c:	00000001 	andeq	r0, r0, r1
 620:	00000001 	andeq	r0, r0, r1
 624:	00000001 	andeq	r0, r0, r1
 628:	00000001 	andeq	r0, r0, r1
 62c:	00000001 	andeq	r0, r0, r1
 630:	00000001 	andeq	r0, r0, r1
 634:	00000001 	andeq	r0, r0, r1
 638:	00000001 	andeq	r0, r0, r1
 63c:	00000001 	andeq	r0, r0, r1
 640:	00000001 	andeq	r0, r0, r1
 644:	00000001 	andeq	r0, r0, r1
 648:	00000001 	andeq	r0, r0, r1
 64c:	00000001 	andeq	r0, r0, r1
 650:	00000001 	andeq	r0, r0, r1
 654:	00000001 	andeq	r0, r0, r1
 658:	080014a8 	stmdaeq	r0, {r3, r5, r7, sl, ip}
 65c:	080014bc 	stmdaeq	r0, {r2, r3, r4, r5, r7, sl, ip}
 660:	080014bc 	stmdaeq	r0, {r2, r3, r4, r5, r7, sl, ip}
 664:	080014d4 	stmdaeq	r0, {r2, r4, r6, r7, sl, ip}
 668:	00000001 	andeq	r0, r0, r1
 66c:	00000001 	andeq	r0, r0, r1
 670:	00000001 	andeq	r0, r0, r1
 674:	00000001 	andeq	r0, r0, r1
 678:	00000001 	andeq	r0, r0, r1
 67c:	00000001 	andeq	r0, r0, r1
 680:	00000001 	andeq	r0, r0, r1
 684:	00000001 	andeq	r0, r0, r1
 688:	00000001 	andeq	r0, r0, r1
 68c:	00000001 	andeq	r0, r0, r1
 690:	00000001 	andeq	r0, r0, r1
 694:	00000001 	andeq	r0, r0, r1
 698:	00000001 	andeq	r0, r0, r1
 69c:	00000001 	andeq	r0, r0, r1
 6a0:	00000001 	andeq	r0, r0, r1
 6a4:	00000001 	andeq	r0, r0, r1
 6a8:	00000001 	andeq	r0, r0, r1
 6ac:	00000001 	andeq	r0, r0, r1
 6b0:	00000001 	andeq	r0, r0, r1
 6b4:	00000001 	andeq	r0, r0, r1
	...
 6c0:	080014d4 	stmdaeq	r0, {r2, r4, r6, r7, sl, ip}
 6c4:	08001510 	stmdaeq	r0, {r4, r8, sl, ip}
 6c8:	08001510 	stmdaeq	r0, {r4, r8, sl, ip}
 6cc:	08001548 	stmdaeq	r0, {r3, r6, r8, sl, ip}
 6d0:	00000001 	andeq	r0, r0, r1
 6d4:	00000001 	andeq	r0, r0, r1
 6d8:	00000001 	andeq	r0, r0, r1
 6dc:	00000001 	andeq	r0, r0, r1
 6e0:	08001548 	stmdaeq	r0, {r3, r6, r8, sl, ip}
 6e4:	0800155c 	stmdaeq	r0, {r2, r3, r4, r6, r8, sl, ip}
 6e8:	0800155c 	stmdaeq	r0, {r2, r3, r4, r6, r8, sl, ip}
 6ec:	08001568 	stmdaeq	r0, {r3, r5, r6, r8, sl, ip}
 6f0:	08001568 	stmdaeq	r0, {r3, r5, r6, r8, sl, ip}
 6f4:	0800157c 	stmdaeq	r0, {r2, r3, r4, r5, r6, r8, sl, ip}
 6f8:	0800157c 	stmdaeq	r0, {r2, r3, r4, r5, r6, r8, sl, ip}
 6fc:	0800158c 	stmdaeq	r0, {r2, r3, r7, r8, sl, ip}
 700:	0800158c 	stmdaeq	r0, {r2, r3, r7, r8, sl, ip}
 704:	080015a0 	stmdaeq	r0, {r5, r7, r8, sl, ip}
 708:	080015a0 	stmdaeq	r0, {r5, r7, r8, sl, ip}
 70c:	080015b4 	stmdaeq	r0, {r2, r4, r5, r7, r8, sl, ip}
 710:	080015b4 	stmdaeq	r0, {r2, r4, r5, r7, r8, sl, ip}
 714:	080015c8 	stmdaeq	r0, {r3, r6, r7, r8, sl, ip}
 718:	00000001 	andeq	r0, r0, r1
 71c:	00000001 	andeq	r0, r0, r1
 720:	080015c8 	stmdaeq	r0, {r3, r6, r7, r8, sl, ip}
 724:	080015d4 	stmdaeq	r0, {r2, r4, r6, r7, r8, sl, ip}
 728:	00000001 	andeq	r0, r0, r1
 72c:	00000001 	andeq	r0, r0, r1
 730:	00000001 	andeq	r0, r0, r1
 734:	00000001 	andeq	r0, r0, r1
 738:	00000001 	andeq	r0, r0, r1
 73c:	00000001 	andeq	r0, r0, r1
 740:	00000001 	andeq	r0, r0, r1
 744:	00000001 	andeq	r0, r0, r1
 748:	00000001 	andeq	r0, r0, r1
 74c:	00000001 	andeq	r0, r0, r1
 750:	080015d4 	stmdaeq	r0, {r2, r4, r6, r7, r8, sl, ip}
 754:	08001658 	stmdaeq	r0, {r3, r4, r6, r9, sl, ip}
 758:	00000001 	andeq	r0, r0, r1
 75c:	00000001 	andeq	r0, r0, r1
 760:	08001658 	stmdaeq	r0, {r3, r4, r6, r9, sl, ip}
 764:	08001670 	stmdaeq	r0, {r4, r5, r6, r9, sl, ip}
 768:	08001670 	stmdaeq	r0, {r4, r5, r6, r9, sl, ip}
 76c:	08001688 	stmdaeq	r0, {r3, r7, r9, sl, ip}
 770:	08001688 	stmdaeq	r0, {r3, r7, r9, sl, ip}
 774:	080016a0 	stmdaeq	r0, {r5, r7, r9, sl, ip}
 778:	080016a0 	stmdaeq	r0, {r5, r7, r9, sl, ip}
 77c:	080016b8 	stmdaeq	r0, {r3, r4, r5, r7, r9, sl, ip}
 780:	00000001 	andeq	r0, r0, r1
 784:	00000001 	andeq	r0, r0, r1
 788:	00000001 	andeq	r0, r0, r1
 78c:	00000001 	andeq	r0, r0, r1
 790:	00000001 	andeq	r0, r0, r1
 794:	00000001 	andeq	r0, r0, r1
 798:	080016b8 	stmdaeq	r0, {r3, r4, r5, r7, r9, sl, ip}
 79c:	080016e0 	stmdaeq	r0, {r5, r6, r7, r9, sl, ip}
 7a0:	080016e0 	stmdaeq	r0, {r5, r6, r7, r9, sl, ip}
 7a4:	0800170e 	stmdaeq	r0, {r1, r2, r3, r8, r9, sl, ip}
 7a8:	08001710 	stmdaeq	r0, {r4, r8, r9, sl, ip}
 7ac:	08001720 	stmdaeq	r0, {r5, r8, r9, sl, ip}
 7b0:	00000001 	andeq	r0, r0, r1
 7b4:	00000001 	andeq	r0, r0, r1
 7b8:	00000001 	andeq	r0, r0, r1
 7bc:	00000001 	andeq	r0, r0, r1
	...
 7c8:	00000001 	andeq	r0, r0, r1
 7cc:	00000001 	andeq	r0, r0, r1
 7d0:	00000001 	andeq	r0, r0, r1
 7d4:	00000001 	andeq	r0, r0, r1
 7d8:	00000001 	andeq	r0, r0, r1
 7dc:	00000001 	andeq	r0, r0, r1
	...
 7e8:	00000001 	andeq	r0, r0, r1
 7ec:	00000001 	andeq	r0, r0, r1
 7f0:	00000001 	andeq	r0, r0, r1
 7f4:	00000001 	andeq	r0, r0, r1
	...
 800:	00000001 	andeq	r0, r0, r1
 804:	00000001 	andeq	r0, r0, r1
 808:	00000001 	andeq	r0, r0, r1
 80c:	00000001 	andeq	r0, r0, r1
 810:	00000001 	andeq	r0, r0, r1
 814:	00000001 	andeq	r0, r0, r1
 818:	08001720 	stmdaeq	r0, {r5, r8, r9, sl, ip}
 81c:	0800175c 	stmdaeq	r0, {r2, r3, r4, r6, r8, r9, sl, ip}
 820:	00000001 	andeq	r0, r0, r1
 824:	00000001 	andeq	r0, r0, r1
 828:	00000001 	andeq	r0, r0, r1
 82c:	00000001 	andeq	r0, r0, r1
 830:	00000001 	andeq	r0, r0, r1
 834:	00000001 	andeq	r0, r0, r1
 838:	00000001 	andeq	r0, r0, r1
 83c:	00000001 	andeq	r0, r0, r1
 840:	00000001 	andeq	r0, r0, r1
 844:	00000001 	andeq	r0, r0, r1
 848:	00000001 	andeq	r0, r0, r1
 84c:	00000001 	andeq	r0, r0, r1
 850:	00000001 	andeq	r0, r0, r1
 854:	00000001 	andeq	r0, r0, r1
 858:	00000001 	andeq	r0, r0, r1
 85c:	00000001 	andeq	r0, r0, r1
 860:	00000001 	andeq	r0, r0, r1
 864:	00000001 	andeq	r0, r0, r1
 868:	0800175c 	stmdaeq	r0, {r2, r3, r4, r6, r8, r9, sl, ip}
 86c:	08001774 	stmdaeq	r0, {r2, r4, r5, r6, r8, r9, sl, ip}
 870:	00000001 	andeq	r0, r0, r1
 874:	00000001 	andeq	r0, r0, r1
 878:	08001774 	stmdaeq	r0, {r2, r4, r5, r6, r8, r9, sl, ip}
 87c:	08001786 	stmdaeq	r0, {r1, r2, r7, r8, r9, sl, ip}
 880:	00000001 	andeq	r0, r0, r1
 884:	00000001 	andeq	r0, r0, r1
 888:	00000001 	andeq	r0, r0, r1
 88c:	00000001 	andeq	r0, r0, r1
 890:	00000001 	andeq	r0, r0, r1
 894:	00000001 	andeq	r0, r0, r1
 898:	00000001 	andeq	r0, r0, r1
 89c:	00000001 	andeq	r0, r0, r1
 8a0:	00000001 	andeq	r0, r0, r1
 8a4:	00000001 	andeq	r0, r0, r1
 8a8:	00000001 	andeq	r0, r0, r1
 8ac:	00000001 	andeq	r0, r0, r1
 8b0:	00000001 	andeq	r0, r0, r1
 8b4:	00000001 	andeq	r0, r0, r1
 8b8:	00000001 	andeq	r0, r0, r1
 8bc:	00000001 	andeq	r0, r0, r1
 8c0:	00000001 	andeq	r0, r0, r1
 8c4:	00000001 	andeq	r0, r0, r1
 8c8:	08001786 	stmdaeq	r0, {r1, r2, r7, r8, r9, sl, ip}
 8cc:	0800178c 	stmdaeq	r0, {r2, r3, r7, r8, r9, sl, ip}
 8d0:	00000001 	andeq	r0, r0, r1
 8d4:	00000001 	andeq	r0, r0, r1
 8d8:	00000001 	andeq	r0, r0, r1
 8dc:	00000001 	andeq	r0, r0, r1
 8e0:	00000001 	andeq	r0, r0, r1
 8e4:	00000001 	andeq	r0, r0, r1
 8e8:	00000001 	andeq	r0, r0, r1
 8ec:	00000001 	andeq	r0, r0, r1
 8f0:	00000001 	andeq	r0, r0, r1
 8f4:	00000001 	andeq	r0, r0, r1
 8f8:	00000001 	andeq	r0, r0, r1
 8fc:	00000001 	andeq	r0, r0, r1
 900:	00000001 	andeq	r0, r0, r1
 904:	00000001 	andeq	r0, r0, r1
 908:	00000001 	andeq	r0, r0, r1
 90c:	00000001 	andeq	r0, r0, r1
 910:	00000001 	andeq	r0, r0, r1
 914:	00000001 	andeq	r0, r0, r1
 918:	00000001 	andeq	r0, r0, r1
 91c:	00000001 	andeq	r0, r0, r1
 920:	00000001 	andeq	r0, r0, r1
 924:	00000001 	andeq	r0, r0, r1
 928:	00000001 	andeq	r0, r0, r1
 92c:	00000001 	andeq	r0, r0, r1
 930:	00000001 	andeq	r0, r0, r1
 934:	00000001 	andeq	r0, r0, r1
 938:	00000001 	andeq	r0, r0, r1
 93c:	00000001 	andeq	r0, r0, r1
 940:	00000001 	andeq	r0, r0, r1
 944:	00000001 	andeq	r0, r0, r1
 948:	00000001 	andeq	r0, r0, r1
 94c:	00000001 	andeq	r0, r0, r1
 950:	00000001 	andeq	r0, r0, r1
 954:	00000001 	andeq	r0, r0, r1
 958:	00000001 	andeq	r0, r0, r1
 95c:	00000001 	andeq	r0, r0, r1
 960:	00000001 	andeq	r0, r0, r1
 964:	00000001 	andeq	r0, r0, r1
 968:	00000001 	andeq	r0, r0, r1
 96c:	00000001 	andeq	r0, r0, r1
 970:	00000001 	andeq	r0, r0, r1
 974:	00000001 	andeq	r0, r0, r1
 978:	00000001 	andeq	r0, r0, r1
 97c:	00000001 	andeq	r0, r0, r1
 980:	00000001 	andeq	r0, r0, r1
 984:	00000001 	andeq	r0, r0, r1
 988:	00000001 	andeq	r0, r0, r1
 98c:	00000001 	andeq	r0, r0, r1
 990:	00000001 	andeq	r0, r0, r1
 994:	00000001 	andeq	r0, r0, r1
 998:	00000001 	andeq	r0, r0, r1
 99c:	00000001 	andeq	r0, r0, r1
 9a0:	00000001 	andeq	r0, r0, r1
 9a4:	00000001 	andeq	r0, r0, r1
 9a8:	00000001 	andeq	r0, r0, r1
 9ac:	00000001 	andeq	r0, r0, r1
 9b0:	00000001 	andeq	r0, r0, r1
 9b4:	00000001 	andeq	r0, r0, r1
 9b8:	00000001 	andeq	r0, r0, r1
 9bc:	00000001 	andeq	r0, r0, r1
 9c0:	00000001 	andeq	r0, r0, r1
 9c4:	00000001 	andeq	r0, r0, r1
 9c8:	00000001 	andeq	r0, r0, r1
 9cc:	00000001 	andeq	r0, r0, r1
 9d0:	00000001 	andeq	r0, r0, r1
 9d4:	00000001 	andeq	r0, r0, r1
 9d8:	00000001 	andeq	r0, r0, r1
 9dc:	00000001 	andeq	r0, r0, r1
 9e0:	00000001 	andeq	r0, r0, r1
 9e4:	00000001 	andeq	r0, r0, r1
 9e8:	00000001 	andeq	r0, r0, r1
 9ec:	00000001 	andeq	r0, r0, r1
 9f0:	00000001 	andeq	r0, r0, r1
 9f4:	00000001 	andeq	r0, r0, r1
 9f8:	00000001 	andeq	r0, r0, r1
 9fc:	00000001 	andeq	r0, r0, r1
 a00:	00000001 	andeq	r0, r0, r1
 a04:	00000001 	andeq	r0, r0, r1
 a08:	00000001 	andeq	r0, r0, r1
 a0c:	00000001 	andeq	r0, r0, r1
 a10:	00000001 	andeq	r0, r0, r1
 a14:	00000001 	andeq	r0, r0, r1
 a18:	00000001 	andeq	r0, r0, r1
 a1c:	00000001 	andeq	r0, r0, r1
 a20:	00000001 	andeq	r0, r0, r1
 a24:	00000001 	andeq	r0, r0, r1
 a28:	00000001 	andeq	r0, r0, r1
 a2c:	00000001 	andeq	r0, r0, r1
 a30:	00000001 	andeq	r0, r0, r1
 a34:	00000001 	andeq	r0, r0, r1
 a38:	00000001 	andeq	r0, r0, r1
 a3c:	00000001 	andeq	r0, r0, r1
 a40:	00000001 	andeq	r0, r0, r1
 a44:	00000001 	andeq	r0, r0, r1
 a48:	00000001 	andeq	r0, r0, r1
 a4c:	00000001 	andeq	r0, r0, r1
 a50:	00000001 	andeq	r0, r0, r1
 a54:	00000001 	andeq	r0, r0, r1
 a58:	00000001 	andeq	r0, r0, r1
 a5c:	00000001 	andeq	r0, r0, r1
 a60:	00000001 	andeq	r0, r0, r1
 a64:	00000001 	andeq	r0, r0, r1
 a68:	00000001 	andeq	r0, r0, r1
 a6c:	00000001 	andeq	r0, r0, r1
 a70:	00000001 	andeq	r0, r0, r1
 a74:	00000001 	andeq	r0, r0, r1
 a78:	00000001 	andeq	r0, r0, r1
 a7c:	00000001 	andeq	r0, r0, r1
 a80:	00000001 	andeq	r0, r0, r1
 a84:	00000001 	andeq	r0, r0, r1
 a88:	00000001 	andeq	r0, r0, r1
 a8c:	00000001 	andeq	r0, r0, r1
 a90:	00000001 	andeq	r0, r0, r1
 a94:	00000001 	andeq	r0, r0, r1
 a98:	00000001 	andeq	r0, r0, r1
 a9c:	00000001 	andeq	r0, r0, r1
 aa0:	00000001 	andeq	r0, r0, r1
 aa4:	00000001 	andeq	r0, r0, r1
 aa8:	00000001 	andeq	r0, r0, r1
 aac:	00000001 	andeq	r0, r0, r1
 ab0:	0800178c 	stmdaeq	r0, {r2, r3, r7, r8, r9, sl, ip}
 ab4:	08001794 	stmdaeq	r0, {r2, r4, r7, r8, r9, sl, ip}
 ab8:	00000001 	andeq	r0, r0, r1
 abc:	00000001 	andeq	r0, r0, r1
 ac0:	08001794 	stmdaeq	r0, {r2, r4, r7, r8, r9, sl, ip}
 ac4:	0800179c 	stmdaeq	r0, {r2, r3, r4, r7, r8, r9, sl, ip}
	...
 ad0:	00000001 	andeq	r0, r0, r1
 ad4:	00000001 	andeq	r0, r0, r1
 ad8:	0800179c 	stmdaeq	r0, {r2, r3, r4, r7, r8, r9, sl, ip}
 adc:	080017a8 	stmdaeq	r0, {r3, r5, r7, r8, r9, sl, ip}
 ae0:	080017a8 	stmdaeq	r0, {r3, r5, r7, r8, r9, sl, ip}
 ae4:	080017d0 	stmdaeq	r0, {r4, r6, r7, r8, r9, sl, ip}
 ae8:	080017d0 	stmdaeq	r0, {r4, r6, r7, r8, r9, sl, ip}
 aec:	080017e8 	stmdaeq	r0, {r3, r5, r6, r7, r8, r9, sl, ip}
 af0:	00000001 	andeq	r0, r0, r1
 af4:	00000001 	andeq	r0, r0, r1
 af8:	00000001 	andeq	r0, r0, r1
 afc:	00000001 	andeq	r0, r0, r1
	...
 b08:	080017e8 	stmdaeq	r0, {r3, r5, r6, r7, r8, r9, sl, ip}
 b0c:	0800187c 	stmdaeq	r0, {r2, r3, r4, r5, r6, fp, ip}
 b10:	0800187c 	stmdaeq	r0, {r2, r3, r4, r5, r6, fp, ip}
 b14:	08001904 	stmdaeq	r0, {r2, r8, fp, ip}
 b18:	08001904 	stmdaeq	r0, {r2, r8, fp, ip}
 b1c:	0800191a 	stmdaeq	r0, {r1, r3, r4, r8, fp, ip}
 b20:	00000001 	andeq	r0, r0, r1
 b24:	00000001 	andeq	r0, r0, r1
 b28:	00000001 	andeq	r0, r0, r1
 b2c:	00000001 	andeq	r0, r0, r1
 b30:	0800191a 	stmdaeq	r0, {r1, r3, r4, r8, fp, ip}
 b34:	08001932 	stmdaeq	r0, {r1, r4, r5, r8, fp, ip}
 b38:	08001932 	stmdaeq	r0, {r1, r4, r5, r8, fp, ip}
 b3c:	08001964 	stmdaeq	r0, {r2, r5, r6, r8, fp, ip}
 b40:	00000001 	andeq	r0, r0, r1
 b44:	00000001 	andeq	r0, r0, r1
 b48:	00000001 	andeq	r0, r0, r1
 b4c:	00000001 	andeq	r0, r0, r1
 b50:	00000001 	andeq	r0, r0, r1
 b54:	00000001 	andeq	r0, r0, r1
 b58:	00000001 	andeq	r0, r0, r1
 b5c:	00000001 	andeq	r0, r0, r1
 b60:	00000001 	andeq	r0, r0, r1
 b64:	00000001 	andeq	r0, r0, r1
 b68:	00000001 	andeq	r0, r0, r1
 b6c:	00000001 	andeq	r0, r0, r1
 b70:	08001964 	stmdaeq	r0, {r2, r5, r6, r8, fp, ip}
 b74:	0800196c 	stmdaeq	r0, {r2, r3, r5, r6, r8, fp, ip}
 b78:	0800196c 	stmdaeq	r0, {r2, r3, r5, r6, r8, fp, ip}
 b7c:	08001974 	stmdaeq	r0, {r2, r4, r5, r6, r8, fp, ip}
 b80:	00000001 	andeq	r0, r0, r1
 b84:	00000001 	andeq	r0, r0, r1
 b88:	00000001 	andeq	r0, r0, r1
 b8c:	00000001 	andeq	r0, r0, r1
 b90:	00000001 	andeq	r0, r0, r1
 b94:	00000001 	andeq	r0, r0, r1
 b98:	00000001 	andeq	r0, r0, r1
 b9c:	00000001 	andeq	r0, r0, r1
 ba0:	00000001 	andeq	r0, r0, r1
 ba4:	00000001 	andeq	r0, r0, r1
 ba8:	00000001 	andeq	r0, r0, r1
 bac:	00000001 	andeq	r0, r0, r1
 bb0:	00000001 	andeq	r0, r0, r1
 bb4:	00000001 	andeq	r0, r0, r1
 bb8:	00000001 	andeq	r0, r0, r1
 bbc:	00000001 	andeq	r0, r0, r1
 bc0:	08001974 	stmdaeq	r0, {r2, r4, r5, r6, r8, fp, ip}
 bc4:	08001980 	stmdaeq	r0, {r7, r8, fp, ip}
 bc8:	08001980 	stmdaeq	r0, {r7, r8, fp, ip}
 bcc:	08001988 	stmdaeq	r0, {r3, r7, r8, fp, ip}
 bd0:	08001988 	stmdaeq	r0, {r3, r7, r8, fp, ip}
 bd4:	080019c6 	stmdaeq	r0, {r1, r2, r6, r7, r8, fp, ip}
 bd8:	00000001 	andeq	r0, r0, r1
 bdc:	00000001 	andeq	r0, r0, r1
	...
 be8:	080019c8 	stmdaeq	r0, {r3, r6, r7, r8, fp, ip}
 bec:	08001a18 	stmdaeq	r0, {r3, r4, r9, fp, ip}
	...
 bf8:	08001a18 	stmdaeq	r0, {r3, r4, r9, fp, ip}
 bfc:	08001a4c 	stmdaeq	r0, {r2, r3, r6, r9, fp, ip}
	...
 c08:	08001d60 	stmdaeq	r0, {r5, r6, r8, sl, fp, ip}
 c0c:	08001d6a 	stmdaeq	r0, {r1, r3, r5, r6, r8, sl, fp, ip}
 c10:	08001d6c 	stmdaeq	r0, {r2, r3, r5, r6, r8, sl, fp, ip}
 c14:	08001d72 	stmdaeq	r0, {r1, r4, r5, r6, r8, sl, fp, ip}
 c18:	08001d76 	stmdaeq	r0, {r1, r2, r4, r5, r6, r8, sl, fp, ip}
 c1c:	08001d7a 	stmdaeq	r0, {r1, r3, r4, r5, r6, r8, sl, fp, ip}
 c20:	08001d7e 	stmdaeq	r0, {r1, r2, r3, r4, r5, r6, r8, sl, fp, ip}
 c24:	08001d82 	stmdaeq	r0, {r1, r7, r8, sl, fp, ip}
 c28:	08001d84 	stmdaeq	r0, {r2, r7, r8, sl, fp, ip}
 c2c:	08001d88 	stmdaeq	r0, {r3, r7, r8, sl, fp, ip}
	...
 c38:	08001d72 	stmdaeq	r0, {r1, r4, r5, r6, r8, sl, fp, ip}
 c3c:	08001d76 	stmdaeq	r0, {r1, r2, r4, r5, r6, r8, sl, fp, ip}
 c40:	08001d7a 	stmdaeq	r0, {r1, r3, r4, r5, r6, r8, sl, fp, ip}
 c44:	08001d7e 	stmdaeq	r0, {r1, r2, r3, r4, r5, r6, r8, sl, fp, ip}
 c48:	08001d82 	stmdaeq	r0, {r1, r7, r8, sl, fp, ip}
 c4c:	08001d84 	stmdaeq	r0, {r2, r7, r8, sl, fp, ip}
 c50:	08001d88 	stmdaeq	r0, {r3, r7, r8, sl, fp, ip}
 c54:	08001d96 	stmdaeq	r0, {r1, r2, r4, r7, r8, sl, fp, ip}
	...
 c60:	08001f52 	stmdaeq	r0, {r1, r4, r6, r8, r9, sl, fp, ip}
 c64:	080020ec 	stmdaeq	r0, {r2, r3, r5, r6, r7, sp}
 c68:	080020f4 	stmdaeq	r0, {r2, r4, r5, r6, r7, sp}
 c6c:	08002114 	stmdaeq	r0, {r2, r4, r8, sp}
	...
 c78:	08001a4c 	stmdaeq	r0, {r2, r3, r6, r9, fp, ip}
 c7c:	08001a70 	stmdaeq	r0, {r4, r5, r6, r9, fp, ip}
 c80:	08001a70 	stmdaeq	r0, {r4, r5, r6, r9, fp, ip}
 c84:	08001a94 	stmdaeq	r0, {r2, r4, r7, r9, fp, ip}
 c88:	08001a94 	stmdaeq	r0, {r2, r4, r7, r9, fp, ip}
 c8c:	08001b24 	stmdaeq	r0, {r2, r5, r8, r9, fp, ip}
 c90:	08001b24 	stmdaeq	r0, {r2, r5, r8, r9, fp, ip}
 c94:	08001bd0 	stmdaeq	r0, {r4, r6, r7, r8, r9, fp, ip}
 c98:	08001bd0 	stmdaeq	r0, {r4, r6, r7, r8, r9, fp, ip}
 c9c:	08001c08 	stmdaeq	r0, {r3, sl, fp, ip}
 ca0:	08001c08 	stmdaeq	r0, {r3, sl, fp, ip}
 ca4:	08001c50 	stmdaeq	r0, {r4, r6, sl, fp, ip}
 ca8:	08001c50 	stmdaeq	r0, {r4, r6, sl, fp, ip}
 cac:	08001d28 	stmdaeq	r0, {r3, r5, r8, sl, fp, ip}
 cb0:	08001d28 	stmdaeq	r0, {r3, r5, r8, sl, fp, ip}
 cb4:	08001db4 	stmdaeq	r0, {r2, r4, r5, r7, r8, sl, fp, ip}
 cb8:	08001db4 	stmdaeq	r0, {r2, r4, r5, r7, r8, sl, fp, ip}
 cbc:	08001dd8 	stmdaeq	r0, {r3, r4, r6, r7, r8, sl, fp, ip}
 cc0:	08001dd8 	stmdaeq	r0, {r3, r4, r6, r7, r8, sl, fp, ip}
 cc4:	08001df4 	stmdaeq	r0, {r2, r4, r5, r6, r7, r8, sl, fp, ip}
 cc8:	08001df4 	stmdaeq	r0, {r2, r4, r5, r6, r7, r8, sl, fp, ip}
 ccc:	08001e38 	stmdaeq	r0, {r3, r4, r5, r9, sl, fp, ip}
 cd0:	08001e38 	stmdaeq	r0, {r3, r4, r5, r9, sl, fp, ip}
 cd4:	08002114 	stmdaeq	r0, {r2, r4, r8, sp}
 cd8:	08002114 	stmdaeq	r0, {r2, r4, r8, sp}
 cdc:	080021e0 	stmdaeq	r0, {r5, r6, r7, r8, sp}
 ce0:	080021e0 	stmdaeq	r0, {r5, r6, r7, r8, sp}
 ce4:	08002220 	stmdaeq	r0, {r5, r9, sp}
 ce8:	08002220 	stmdaeq	r0, {r5, r9, sp}
 cec:	0800227c 	stmdaeq	r0, {r2, r3, r4, r5, r6, r9, sp}
 cf0:	0800227c 	stmdaeq	r0, {r2, r3, r4, r5, r6, r9, sp}
 cf4:	0800227e 	stmdaeq	r0, {r1, r2, r3, r4, r5, r6, r9, sp}
	...
 d00:	0800227e 	stmdaeq	r0, {r1, r2, r3, r4, r5, r6, r9, sp}
 d04:	080022ae 	stmdaeq	r0, {r1, r2, r3, r5, r7, r9, sp}
 d08:	080022ae 	stmdaeq	r0, {r1, r2, r3, r5, r7, r9, sp}
 d0c:	080022d2 	stmdaeq	r0, {r1, r4, r6, r7, r9, sp}
	...
 d18:	00000001 	andeq	r0, r0, r1
 d1c:	00000001 	andeq	r0, r0, r1
 d20:	00000001 	andeq	r0, r0, r1
 d24:	00000001 	andeq	r0, r0, r1
	...
 d30:	080024ba 	stmdaeq	r0, {r1, r3, r4, r5, r7, sl, sp}
 d34:	080024bc 	stmdaeq	r0, {r2, r3, r4, r5, r7, sl, sp}
 d38:	080024cc 	stmdaeq	r0, {r2, r3, r6, r7, sl, sp}
 d3c:	080024f8 	stmdaeq	r0, {r3, r4, r5, r6, r7, sl, sp}
	...
 d48:	00000001 	andeq	r0, r0, r1
 d4c:	00000001 	andeq	r0, r0, r1
 d50:	00000001 	andeq	r0, r0, r1
 d54:	00000001 	andeq	r0, r0, r1
	...
 d60:	00000001 	andeq	r0, r0, r1
 d64:	00000001 	andeq	r0, r0, r1
 d68:	00000001 	andeq	r0, r0, r1
 d6c:	00000001 	andeq	r0, r0, r1
	...
 d78:	00000001 	andeq	r0, r0, r1
 d7c:	00000001 	andeq	r0, r0, r1
 d80:	00000001 	andeq	r0, r0, r1
 d84:	00000001 	andeq	r0, r0, r1
 d88:	00000001 	andeq	r0, r0, r1
 d8c:	00000001 	andeq	r0, r0, r1
	...
 d98:	00000001 	andeq	r0, r0, r1
 d9c:	00000001 	andeq	r0, r0, r1
 da0:	00000001 	andeq	r0, r0, r1
 da4:	00000001 	andeq	r0, r0, r1
	...
 db0:	00000001 	andeq	r0, r0, r1
 db4:	00000001 	andeq	r0, r0, r1
 db8:	00000001 	andeq	r0, r0, r1
 dbc:	00000001 	andeq	r0, r0, r1
	...
 dc8:	00000001 	andeq	r0, r0, r1
 dcc:	00000001 	andeq	r0, r0, r1
 dd0:	00000001 	andeq	r0, r0, r1
 dd4:	00000001 	andeq	r0, r0, r1
 dd8:	00000001 	andeq	r0, r0, r1
 ddc:	00000001 	andeq	r0, r0, r1
 de0:	00000001 	andeq	r0, r0, r1
 de4:	00000001 	andeq	r0, r0, r1
 de8:	00000001 	andeq	r0, r0, r1
 dec:	00000001 	andeq	r0, r0, r1
 df0:	00000001 	andeq	r0, r0, r1
 df4:	00000001 	andeq	r0, r0, r1
 df8:	00000001 	andeq	r0, r0, r1
 dfc:	00000001 	andeq	r0, r0, r1
 e00:	080022d4 	stmdaeq	r0, {r2, r4, r6, r7, r9, sp}
 e04:	080022e4 	stmdaeq	r0, {r2, r5, r6, r7, r9, sp}
 e08:	00000001 	andeq	r0, r0, r1
 e0c:	00000001 	andeq	r0, r0, r1
 e10:	00000001 	andeq	r0, r0, r1
 e14:	00000001 	andeq	r0, r0, r1
 e18:	00000001 	andeq	r0, r0, r1
 e1c:	00000001 	andeq	r0, r0, r1
 e20:	080022e4 	stmdaeq	r0, {r2, r5, r6, r7, r9, sp}
 e24:	08002300 	stmdaeq	r0, {r8, r9, sp}
 e28:	00000001 	andeq	r0, r0, r1
 e2c:	00000001 	andeq	r0, r0, r1
 e30:	08002300 	stmdaeq	r0, {r8, r9, sp}
 e34:	08002332 	stmdaeq	r0, {r1, r4, r5, r8, r9, sp}
 e38:	08002332 	stmdaeq	r0, {r1, r4, r5, r8, r9, sp}
 e3c:	08002364 	stmdaeq	r0, {r2, r5, r6, r8, r9, sp}
 e40:	00000001 	andeq	r0, r0, r1
 e44:	00000001 	andeq	r0, r0, r1
 e48:	00000001 	andeq	r0, r0, r1
 e4c:	00000001 	andeq	r0, r0, r1
 e50:	00000001 	andeq	r0, r0, r1
 e54:	00000001 	andeq	r0, r0, r1
 e58:	08002364 	stmdaeq	r0, {r2, r5, r6, r8, r9, sp}
 e5c:	0800238a 	stmdaeq	r0, {r1, r3, r7, r8, r9, sp}
 e60:	0800238a 	stmdaeq	r0, {r1, r3, r7, r8, r9, sp}
 e64:	080023b0 	stmdaeq	r0, {r4, r5, r7, r8, r9, sp}
 e68:	00000001 	andeq	r0, r0, r1
 e6c:	00000001 	andeq	r0, r0, r1
 e70:	00000001 	andeq	r0, r0, r1
 e74:	00000001 	andeq	r0, r0, r1
 e78:	080023b0 	stmdaeq	r0, {r4, r5, r7, r8, r9, sp}
 e7c:	080023d0 	stmdaeq	r0, {r4, r6, r7, r8, r9, sp}
 e80:	00000001 	andeq	r0, r0, r1
 e84:	00000001 	andeq	r0, r0, r1
 e88:	00000001 	andeq	r0, r0, r1
 e8c:	00000001 	andeq	r0, r0, r1
 e90:	00000001 	andeq	r0, r0, r1
 e94:	00000001 	andeq	r0, r0, r1
 e98:	00000001 	andeq	r0, r0, r1
 e9c:	00000001 	andeq	r0, r0, r1
 ea0:	00000001 	andeq	r0, r0, r1
 ea4:	00000001 	andeq	r0, r0, r1
 ea8:	00000001 	andeq	r0, r0, r1
 eac:	00000001 	andeq	r0, r0, r1
 eb0:	00000001 	andeq	r0, r0, r1
 eb4:	00000001 	andeq	r0, r0, r1
 eb8:	00000001 	andeq	r0, r0, r1
 ebc:	00000001 	andeq	r0, r0, r1
 ec0:	00000001 	andeq	r0, r0, r1
 ec4:	00000001 	andeq	r0, r0, r1
 ec8:	080023d0 	stmdaeq	r0, {r4, r6, r7, r8, r9, sp}
 ecc:	080023f6 	stmdaeq	r0, {r1, r2, r4, r5, r6, r7, r8, r9, sp}
 ed0:	080023f6 	stmdaeq	r0, {r1, r2, r4, r5, r6, r7, r8, r9, sp}
 ed4:	0800241c 	stmdaeq	r0, {r2, r3, r4, sl, sp}
 ed8:	00000001 	andeq	r0, r0, r1
 edc:	00000001 	andeq	r0, r0, r1
 ee0:	00000001 	andeq	r0, r0, r1
 ee4:	00000001 	andeq	r0, r0, r1
 ee8:	0800241c 	stmdaeq	r0, {r2, r3, r4, sl, sp}
 eec:	0800243c 	stmdaeq	r0, {r2, r3, r4, r5, sl, sp}
 ef0:	0800243c 	stmdaeq	r0, {r2, r3, r4, r5, sl, sp}
 ef4:	0800245c 	stmdaeq	r0, {r2, r3, r4, r6, sl, sp}
 ef8:	0800245c 	stmdaeq	r0, {r2, r3, r4, r6, sl, sp}
 efc:	0800247c 	stmdaeq	r0, {r2, r3, r4, r5, r6, sl, sp}
 f00:	0800247c 	stmdaeq	r0, {r2, r3, r4, r5, r6, sl, sp}
 f04:	0800249c 	stmdaeq	r0, {r2, r3, r4, r7, sl, sp}
 f08:	0800249c 	stmdaeq	r0, {r2, r3, r4, r7, sl, sp}
 f0c:	080024b8 	stmdaeq	r0, {r3, r4, r5, r7, sl, sp}
 f10:	00000001 	andeq	r0, r0, r1
 f14:	00000001 	andeq	r0, r0, r1
 f18:	080024b8 	stmdaeq	r0, {r3, r4, r5, r7, sl, sp}
 f1c:	080024f8 	stmdaeq	r0, {r3, r4, r5, r6, r7, sl, sp}
 f20:	00000001 	andeq	r0, r0, r1
 f24:	00000001 	andeq	r0, r0, r1
 f28:	080024f8 	stmdaeq	r0, {r3, r4, r5, r6, r7, sl, sp}
 f2c:	08002518 	stmdaeq	r0, {r3, r4, r8, sl, sp}
 f30:	00000001 	andeq	r0, r0, r1
 f34:	00000001 	andeq	r0, r0, r1
 f38:	00000001 	andeq	r0, r0, r1
 f3c:	00000001 	andeq	r0, r0, r1
 f40:	00000001 	andeq	r0, r0, r1
 f44:	00000001 	andeq	r0, r0, r1
 f48:	00000001 	andeq	r0, r0, r1
 f4c:	00000001 	andeq	r0, r0, r1
 f50:	00000001 	andeq	r0, r0, r1
 f54:	00000001 	andeq	r0, r0, r1
 f58:	00000001 	andeq	r0, r0, r1
 f5c:	00000001 	andeq	r0, r0, r1
 f60:	00000001 	andeq	r0, r0, r1
 f64:	00000001 	andeq	r0, r0, r1
 f68:	00000001 	andeq	r0, r0, r1
 f6c:	00000001 	andeq	r0, r0, r1
 f70:	00000001 	andeq	r0, r0, r1
 f74:	00000001 	andeq	r0, r0, r1
 f78:	00000001 	andeq	r0, r0, r1
 f7c:	00000001 	andeq	r0, r0, r1
 f80:	00000001 	andeq	r0, r0, r1
 f84:	00000001 	andeq	r0, r0, r1
 f88:	00000001 	andeq	r0, r0, r1
 f8c:	00000001 	andeq	r0, r0, r1
 f90:	00000001 	andeq	r0, r0, r1
 f94:	00000001 	andeq	r0, r0, r1
 f98:	08002518 	stmdaeq	r0, {r3, r4, r8, sl, sp}
 f9c:	08002522 	stmdaeq	r0, {r1, r5, r8, sl, sp}
	...
 fa8:	08002524 	stmdaeq	r0, {r2, r5, r8, sl, sp}
 fac:	08002544 	stmdaeq	r0, {r2, r6, r8, sl, sp}
 fb0:	08002544 	stmdaeq	r0, {r2, r6, r8, sl, sp}
 fb4:	08002568 	stmdaeq	r0, {r3, r5, r6, r8, sl, sp}
	...
 fc0:	08002568 	stmdaeq	r0, {r3, r5, r6, r8, sl, sp}
 fc4:	080026d4 	stmdaeq	r0, {r2, r4, r6, r7, r9, sl, sp}
 fc8:	00000001 	andeq	r0, r0, r1
 fcc:	00000001 	andeq	r0, r0, r1
	...
