// Seed: 2261310377
module module_0;
  supply0 id_2, id_3 = 1;
endmodule
module module_1 (
    output tri0  id_0,
    output logic id_1,
    input  tri   id_2,
    input  logic id_3
);
  wire id_5;
  if (1) initial id_1 <= 1;
  wire id_6;
  assign id_1 = id_3;
  wire id_7;
  wire id_8;
  module_0();
  wire id_9;
  wire id_10;
endmodule
module module_2 (
    output tri0 id_0,
    output tri  id_1,
    output tri  id_2
);
  wire  id_4;
  module_0();
  wire  id_5;
  uwire id_6 = 1;
endmodule
