Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.2 (win64) Build 1909853 Thu Jun 15 18:39:09 MDT 2017
| Date         : Thu Jan 10 17:24:11 2019
| Host         : JMP-PC running 64-bit major release  (build 9200)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file dsed_audio_timing_summary_routed.rpt -rpx dsed_audio_timing_summary_routed.rpx
| Design       : dsed_audio
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.17 2017-05-11
-------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 7 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 2 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 473 register/latch pins with multiple clocks. (HIGH)


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     64.104        0.000                      0                 2927        0.018        0.000                      0                 2927        3.000        0.000                       0                   479  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                 Waveform(ns)       Period(ns)      Frequency(MHz)
-----                 ------------       ----------      --------------
clk_100Mhz            {0.000 5.000}      10.000          100.000         
  clk_out1_clk_12M    {0.000 41.667}     83.333          12.000          
  clkfbout_clk_12M    {0.000 25.000}     50.000          20.000          
sys_clk_pin           {0.000 5.000}      10.000          100.000         
  clk_out1_clk_12M_1  {0.000 41.667}     83.333          12.000          
  clkfbout_clk_12M_1  {0.000 25.000}     50.000          20.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_100Mhz                                                                                                                                                              3.000        0.000                       0                     1  
  clk_out1_clk_12M         64.104        0.000                      0                 2917        0.194        0.000                      0                 2917       41.167        0.000                       0                   475  
  clkfbout_clk_12M                                                                                                                                                     47.845        0.000                       0                     3  
sys_clk_pin                                                                                                                                                             3.000        0.000                       0                     1  
  clk_out1_clk_12M_1       64.115        0.000                      0                 2917        0.194        0.000                      0                 2917       41.167        0.000                       0                   475  
  clkfbout_clk_12M_1                                                                                                                                                   47.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock          To Clock                WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------          --------                -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out1_clk_12M_1  clk_out1_clk_12M         64.104        0.000                      0                 2917        0.018        0.000                      0                 2917  
clk_out1_clk_12M    clk_out1_clk_12M_1       64.104        0.000                      0                 2917        0.018        0.000                      0                 2917  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group          From Clock          To Clock                WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------          ----------          --------                -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**   clk_out1_clk_12M    clk_out1_clk_12M         79.897        0.000                      0                   10        0.942        0.000                      0                   10  
**async_default**   clk_out1_clk_12M_1  clk_out1_clk_12M         79.897        0.000                      0                   10        0.765        0.000                      0                   10  
**async_default**   clk_out1_clk_12M    clk_out1_clk_12M_1       79.897        0.000                      0                   10        0.765        0.000                      0                   10  
**async_default**   clk_out1_clk_12M_1  clk_out1_clk_12M_1       79.908        0.000                      0                   10        0.942        0.000                      0                   10  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_100Mhz
  To Clock:  clk_100Mhz

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_100Mhz
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_100Mhz }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  U_CLK/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  U_CLK/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  U_CLK/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  U_CLK/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  U_CLK/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  U_CLK/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_12M
  To Clock:  clk_out1_clk_12M

Setup :            0  Failing Endpoints,  Worst Slack       64.104ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.194ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       41.167ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             64.104ns  (required time - arrival time)
  Source:                 U_AI/U_MICRO/cuenta_reg_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_12M  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            MEM/MEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[15]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_12M  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_clk_12M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_out1_clk_12M rise@83.333ns - clk_out1_clk_12M rise@0.000ns)
  Data Path Delay:        18.625ns  (logic 1.220ns (6.550%)  route 17.405ns (93.450%))
  Logic Levels:           4  (LUT3=1 LUT5=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        0.087ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.305ns = ( 82.028 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.912ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_12M rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    U_CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  U_CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    U_CLK/inst/clk_in1_clk_12M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  U_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    U_CLK/inst/clk_out1_clk_12M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  U_CLK/inst/clkout1_buf/O
                         net (fo=473, routed)         1.628    -0.912    U_AI/U_MICRO/clk_out1
    SLICE_X64Y86         FDCE                                         r  U_AI/U_MICRO/cuenta_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y86         FDCE (Prop_fdce_C_Q)         0.456    -0.456 f  U_AI/U_MICRO/cuenta_reg_reg[7]/Q
                         net (fo=9, routed)           1.188     0.732    U_AI/U_MICRO/cuenta_reg[7]
    SLICE_X65Y86         LUT3 (Prop_lut3_I0_O)        0.124     0.856 f  U_AI/U_MICRO/MEM_i_50/O
                         net (fo=2, routed)           0.795     1.651    U_AI/U_MICRO/MEM_i_50_n_0
    SLICE_X63Y87         LUT5 (Prop_lut5_I0_O)        0.124     1.775 r  U_AI/U_MICRO/MEM_i_31/O
                         net (fo=3, routed)           0.000     1.775    U_AI/U_MICRO/MEM_i_31_n_0
    SLICE_X63Y87         MUXF7 (Prop_muxf7_I1_O)      0.217     1.992 r  U_AI/U_MICRO/MEM_i_32/O
                         net (fo=38, routed)          1.283     3.275    ADDR/FSM_sequential_state_reg_reg[0]
    SLICE_X59Y95         LUT6 (Prop_lut6_I5_O)        0.299     3.574 r  ADDR/MEM_i_6/O
                         net (fo=193, routed)        14.139    17.714    MEM/MEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addra[15]
    RAMB36_X0Y36         RAMB36E1                                     r  MEM/MEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[15]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_12M rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000    83.333    U_CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  U_CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    U_CLK/inst/clk_in1_clk_12M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  U_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    U_CLK/inst/clk_out1_clk_12M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  U_CLK/inst/clkout1_buf/O
                         net (fo=473, routed)         1.715    82.028    MEM/MEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y36         RAMB36E1                                     r  MEM/MEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism              0.480    82.509    
                         clock uncertainty           -0.176    82.332    
    RAMB36_X0Y36         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[15])
                                                     -0.515    81.817    MEM/MEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         81.817    
                         arrival time                         -17.714    
  -------------------------------------------------------------------
                         slack                                 64.104    

Slack (MET) :             64.525ns  (required time - arrival time)
  Source:                 U_AI/U_MICRO/cuenta_reg_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_12M  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            MEM/MEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[15]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_12M  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_clk_12M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_out1_clk_12M rise@83.333ns - clk_out1_clk_12M rise@0.000ns)
  Data Path Delay:        18.199ns  (logic 1.220ns (6.704%)  route 16.979ns (93.296%))
  Logic Levels:           4  (LUT3=1 LUT5=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        0.082ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.310ns = ( 82.023 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.912ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_12M rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    U_CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  U_CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    U_CLK/inst/clk_in1_clk_12M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  U_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    U_CLK/inst/clk_out1_clk_12M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  U_CLK/inst/clkout1_buf/O
                         net (fo=473, routed)         1.628    -0.912    U_AI/U_MICRO/clk_out1
    SLICE_X64Y86         FDCE                                         r  U_AI/U_MICRO/cuenta_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y86         FDCE (Prop_fdce_C_Q)         0.456    -0.456 f  U_AI/U_MICRO/cuenta_reg_reg[7]/Q
                         net (fo=9, routed)           1.188     0.732    U_AI/U_MICRO/cuenta_reg[7]
    SLICE_X65Y86         LUT3 (Prop_lut3_I0_O)        0.124     0.856 f  U_AI/U_MICRO/MEM_i_50/O
                         net (fo=2, routed)           0.795     1.651    U_AI/U_MICRO/MEM_i_50_n_0
    SLICE_X63Y87         LUT5 (Prop_lut5_I0_O)        0.124     1.775 r  U_AI/U_MICRO/MEM_i_31/O
                         net (fo=3, routed)           0.000     1.775    U_AI/U_MICRO/MEM_i_31_n_0
    SLICE_X63Y87         MUXF7 (Prop_muxf7_I1_O)      0.217     1.992 r  U_AI/U_MICRO/MEM_i_32/O
                         net (fo=38, routed)          1.283     3.275    ADDR/FSM_sequential_state_reg_reg[0]
    SLICE_X59Y95         LUT6 (Prop_lut6_I5_O)        0.299     3.574 r  ADDR/MEM_i_6/O
                         net (fo=193, routed)        13.713    17.287    MEM/MEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addra[15]
    RAMB36_X0Y35         RAMB36E1                                     r  MEM/MEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[15]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_12M rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000    83.333    U_CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  U_CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    U_CLK/inst/clk_in1_clk_12M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  U_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    U_CLK/inst/clk_out1_clk_12M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  U_CLK/inst/clkout1_buf/O
                         net (fo=473, routed)         1.710    82.023    MEM/MEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y35         RAMB36E1                                     r  MEM/MEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism              0.480    82.504    
                         clock uncertainty           -0.176    82.327    
    RAMB36_X0Y35         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[15])
                                                     -0.515    81.812    MEM/MEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         81.812    
                         arrival time                         -17.287    
  -------------------------------------------------------------------
                         slack                                 64.525    

Slack (MET) :             64.596ns  (required time - arrival time)
  Source:                 U_AI/U_MICRO/cuenta_reg_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_12M  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            MEM/MEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_12M  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_clk_12M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_out1_clk_12M rise@83.333ns - clk_out1_clk_12M rise@0.000ns)
  Data Path Delay:        18.200ns  (logic 1.344ns (7.385%)  route 16.856ns (92.615%))
  Logic Levels:           5  (LUT3=2 LUT5=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        0.082ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.310ns = ( 82.023 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.912ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_12M rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    U_CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  U_CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    U_CLK/inst/clk_in1_clk_12M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  U_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    U_CLK/inst/clk_out1_clk_12M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  U_CLK/inst/clkout1_buf/O
                         net (fo=473, routed)         1.628    -0.912    U_AI/U_MICRO/clk_out1
    SLICE_X64Y86         FDCE                                         r  U_AI/U_MICRO/cuenta_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y86         FDCE (Prop_fdce_C_Q)         0.456    -0.456 f  U_AI/U_MICRO/cuenta_reg_reg[7]/Q
                         net (fo=9, routed)           1.188     0.732    U_AI/U_MICRO/cuenta_reg[7]
    SLICE_X65Y86         LUT3 (Prop_lut3_I0_O)        0.124     0.856 f  U_AI/U_MICRO/MEM_i_50/O
                         net (fo=2, routed)           0.795     1.651    U_AI/U_MICRO/MEM_i_50_n_0
    SLICE_X63Y87         LUT5 (Prop_lut5_I0_O)        0.124     1.775 r  U_AI/U_MICRO/MEM_i_31/O
                         net (fo=3, routed)           0.000     1.775    U_AI/U_MICRO/MEM_i_31_n_0
    SLICE_X63Y87         MUXF7 (Prop_muxf7_I1_O)      0.217     1.992 r  U_AI/U_MICRO/MEM_i_32/O
                         net (fo=38, routed)          1.283     3.275    ADDR/FSM_sequential_state_reg_reg[0]
    SLICE_X59Y95         LUT6 (Prop_lut6_I5_O)        0.299     3.574 f  ADDR/MEM_i_6/O
                         net (fo=193, routed)        12.489    16.064    MEM/MEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addra[15]
    SLICE_X8Y157         LUT3 (Prop_lut3_I1_O)        0.124    16.188 r  MEM/MEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_ENARDEN_cooolgate_en_gate_2/O
                         net (fo=1, routed)           1.100    17.288    MEM/MEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_ENARDEN_cooolgate_en_sig_2
    RAMB36_X0Y35         RAMB36E1                                     r  MEM/MEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_12M rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000    83.333    U_CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  U_CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    U_CLK/inst/clk_in1_clk_12M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  U_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    U_CLK/inst/clk_out1_clk_12M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  U_CLK/inst/clkout1_buf/O
                         net (fo=473, routed)         1.710    82.023    MEM/MEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y35         RAMB36E1                                     r  MEM/MEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism              0.480    82.504    
                         clock uncertainty           -0.176    82.327    
    RAMB36_X0Y35         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443    81.884    MEM/MEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         81.884    
                         arrival time                         -17.288    
  -------------------------------------------------------------------
                         slack                                 64.596    

Slack (MET) :             64.615ns  (required time - arrival time)
  Source:                 U_AI/U_MICRO/cuenta_reg_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_12M  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            MEM/MEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[47].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[15]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_12M  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_clk_12M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_out1_clk_12M rise@83.333ns - clk_out1_clk_12M rise@0.000ns)
  Data Path Delay:        18.103ns  (logic 1.220ns (6.739%)  route 16.883ns (93.261%))
  Logic Levels:           4  (LUT3=1 LUT5=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        0.076ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.316ns = ( 82.017 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.912ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_12M rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    U_CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  U_CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    U_CLK/inst/clk_in1_clk_12M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  U_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    U_CLK/inst/clk_out1_clk_12M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  U_CLK/inst/clkout1_buf/O
                         net (fo=473, routed)         1.628    -0.912    U_AI/U_MICRO/clk_out1
    SLICE_X64Y86         FDCE                                         r  U_AI/U_MICRO/cuenta_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y86         FDCE (Prop_fdce_C_Q)         0.456    -0.456 f  U_AI/U_MICRO/cuenta_reg_reg[7]/Q
                         net (fo=9, routed)           1.188     0.732    U_AI/U_MICRO/cuenta_reg[7]
    SLICE_X65Y86         LUT3 (Prop_lut3_I0_O)        0.124     0.856 f  U_AI/U_MICRO/MEM_i_50/O
                         net (fo=2, routed)           0.795     1.651    U_AI/U_MICRO/MEM_i_50_n_0
    SLICE_X63Y87         LUT5 (Prop_lut5_I0_O)        0.124     1.775 r  U_AI/U_MICRO/MEM_i_31/O
                         net (fo=3, routed)           0.000     1.775    U_AI/U_MICRO/MEM_i_31_n_0
    SLICE_X63Y87         MUXF7 (Prop_muxf7_I1_O)      0.217     1.992 r  U_AI/U_MICRO/MEM_i_32/O
                         net (fo=38, routed)          1.283     3.275    ADDR/FSM_sequential_state_reg_reg[0]
    SLICE_X59Y95         LUT6 (Prop_lut6_I5_O)        0.299     3.574 r  ADDR/MEM_i_6/O
                         net (fo=193, routed)        13.617    17.191    MEM/MEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[47].ram.r/prim_noinit.ram/addra[15]
    RAMB36_X0Y34         RAMB36E1                                     r  MEM/MEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[47].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[15]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_12M rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000    83.333    U_CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  U_CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    U_CLK/inst/clk_in1_clk_12M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  U_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    U_CLK/inst/clk_out1_clk_12M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  U_CLK/inst/clkout1_buf/O
                         net (fo=473, routed)         1.704    82.017    MEM/MEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[47].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y34         RAMB36E1                                     r  MEM/MEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[47].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism              0.480    82.498    
                         clock uncertainty           -0.176    82.321    
    RAMB36_X0Y34         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[15])
                                                     -0.515    81.806    MEM/MEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[47].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         81.806    
                         arrival time                         -17.191    
  -------------------------------------------------------------------
                         slack                                 64.615    

Slack (MET) :             64.873ns  (required time - arrival time)
  Source:                 U_AI/U_MICRO/cuenta_reg_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_12M  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            MEM/MEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[41].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_12M  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_clk_12M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_out1_clk_12M rise@83.333ns - clk_out1_clk_12M rise@0.000ns)
  Data Path Delay:        17.757ns  (logic 1.344ns (7.569%)  route 16.413ns (92.431%))
  Logic Levels:           5  (LUT3=2 LUT5=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.083ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.476ns = ( 81.858 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.912ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_12M rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    U_CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  U_CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    U_CLK/inst/clk_in1_clk_12M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  U_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    U_CLK/inst/clk_out1_clk_12M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  U_CLK/inst/clkout1_buf/O
                         net (fo=473, routed)         1.628    -0.912    U_AI/U_MICRO/clk_out1
    SLICE_X64Y86         FDCE                                         r  U_AI/U_MICRO/cuenta_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y86         FDCE (Prop_fdce_C_Q)         0.456    -0.456 f  U_AI/U_MICRO/cuenta_reg_reg[7]/Q
                         net (fo=9, routed)           1.188     0.732    U_AI/U_MICRO/cuenta_reg[7]
    SLICE_X65Y86         LUT3 (Prop_lut3_I0_O)        0.124     0.856 f  U_AI/U_MICRO/MEM_i_50/O
                         net (fo=2, routed)           0.795     1.651    U_AI/U_MICRO/MEM_i_50_n_0
    SLICE_X63Y87         LUT5 (Prop_lut5_I0_O)        0.124     1.775 r  U_AI/U_MICRO/MEM_i_31/O
                         net (fo=3, routed)           0.000     1.775    U_AI/U_MICRO/MEM_i_31_n_0
    SLICE_X63Y87         MUXF7 (Prop_muxf7_I1_O)      0.217     1.992 r  U_AI/U_MICRO/MEM_i_32/O
                         net (fo=38, routed)          1.283     3.275    ADDR/FSM_sequential_state_reg_reg[0]
    SLICE_X59Y95         LUT6 (Prop_lut6_I5_O)        0.299     3.574 f  ADDR/MEM_i_6/O
                         net (fo=193, routed)        12.325    15.899    MEM/MEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[41].ram.r/prim_noinit.ram/addra[15]
    SLICE_X8Y138         LUT3 (Prop_lut3_I1_O)        0.124    16.023 r  MEM/MEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[41].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_ENARDEN_cooolgate_en_gate_129/O
                         net (fo=1, routed)           0.822    16.846    MEM/MEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[41].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_ENARDEN_cooolgate_en_sig_69
    RAMB36_X0Y29         RAMB36E1                                     r  MEM/MEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[41].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_12M rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000    83.333    U_CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  U_CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    U_CLK/inst/clk_in1_clk_12M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  U_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    U_CLK/inst/clk_out1_clk_12M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  U_CLK/inst/clkout1_buf/O
                         net (fo=473, routed)         1.545    81.858    MEM/MEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[41].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y29         RAMB36E1                                     r  MEM/MEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[41].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism              0.480    82.338    
                         clock uncertainty           -0.176    82.162    
    RAMB36_X0Y29         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443    81.719    MEM/MEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[41].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         81.719    
                         arrival time                         -16.846    
  -------------------------------------------------------------------
                         slack                                 64.873    

Slack (MET) :             64.908ns  (required time - arrival time)
  Source:                 U_AI/U_MICRO/cuenta_reg_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_12M  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            MEM/MEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[47].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[15]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_12M  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_clk_12M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_out1_clk_12M rise@83.333ns - clk_out1_clk_12M rise@0.000ns)
  Data Path Delay:        17.816ns  (logic 1.220ns (6.848%)  route 16.596ns (93.152%))
  Logic Levels:           4  (LUT3=1 LUT5=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        0.082ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.310ns = ( 82.023 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.912ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_12M rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    U_CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  U_CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    U_CLK/inst/clk_in1_clk_12M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  U_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    U_CLK/inst/clk_out1_clk_12M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  U_CLK/inst/clkout1_buf/O
                         net (fo=473, routed)         1.628    -0.912    U_AI/U_MICRO/clk_out1
    SLICE_X64Y86         FDCE                                         r  U_AI/U_MICRO/cuenta_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y86         FDCE (Prop_fdce_C_Q)         0.456    -0.456 f  U_AI/U_MICRO/cuenta_reg_reg[7]/Q
                         net (fo=9, routed)           1.188     0.732    U_AI/U_MICRO/cuenta_reg[7]
    SLICE_X65Y86         LUT3 (Prop_lut3_I0_O)        0.124     0.856 f  U_AI/U_MICRO/MEM_i_50/O
                         net (fo=2, routed)           0.795     1.651    U_AI/U_MICRO/MEM_i_50_n_0
    SLICE_X63Y87         LUT5 (Prop_lut5_I0_O)        0.124     1.775 r  U_AI/U_MICRO/MEM_i_31/O
                         net (fo=3, routed)           0.000     1.775    U_AI/U_MICRO/MEM_i_31_n_0
    SLICE_X63Y87         MUXF7 (Prop_muxf7_I1_O)      0.217     1.992 r  U_AI/U_MICRO/MEM_i_32/O
                         net (fo=38, routed)          1.283     3.275    ADDR/FSM_sequential_state_reg_reg[0]
    SLICE_X59Y95         LUT6 (Prop_lut6_I5_O)        0.299     3.574 r  ADDR/MEM_i_6/O
                         net (fo=193, routed)        13.330    16.904    MEM/MEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[47].ram.r/prim_noinit.ram/addra[15]
    RAMB36_X0Y33         RAMB36E1                                     r  MEM/MEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[47].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[15]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_12M rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000    83.333    U_CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  U_CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    U_CLK/inst/clk_in1_clk_12M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  U_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    U_CLK/inst/clk_out1_clk_12M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  U_CLK/inst/clkout1_buf/O
                         net (fo=473, routed)         1.710    82.023    MEM/MEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[47].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y33         RAMB36E1                                     r  MEM/MEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[47].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism              0.480    82.504    
                         clock uncertainty           -0.176    82.327    
    RAMB36_X0Y33         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[15])
                                                     -0.515    81.812    MEM/MEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[47].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         81.812    
                         arrival time                         -16.904    
  -------------------------------------------------------------------
                         slack                                 64.908    

Slack (MET) :             65.083ns  (required time - arrival time)
  Source:                 U_AI/U_MICRO/cuenta_reg_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_12M  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            MEM/MEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[40].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[15]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_12M  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_clk_12M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_out1_clk_12M rise@83.333ns - clk_out1_clk_12M rise@0.000ns)
  Data Path Delay:        17.647ns  (logic 1.220ns (6.913%)  route 16.427ns (93.087%))
  Logic Levels:           4  (LUT3=1 LUT5=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        0.088ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.304ns = ( 82.029 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.912ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_12M rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    U_CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  U_CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    U_CLK/inst/clk_in1_clk_12M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  U_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    U_CLK/inst/clk_out1_clk_12M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  U_CLK/inst/clkout1_buf/O
                         net (fo=473, routed)         1.628    -0.912    U_AI/U_MICRO/clk_out1
    SLICE_X64Y86         FDCE                                         r  U_AI/U_MICRO/cuenta_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y86         FDCE (Prop_fdce_C_Q)         0.456    -0.456 f  U_AI/U_MICRO/cuenta_reg_reg[7]/Q
                         net (fo=9, routed)           1.188     0.732    U_AI/U_MICRO/cuenta_reg[7]
    SLICE_X65Y86         LUT3 (Prop_lut3_I0_O)        0.124     0.856 f  U_AI/U_MICRO/MEM_i_50/O
                         net (fo=2, routed)           0.795     1.651    U_AI/U_MICRO/MEM_i_50_n_0
    SLICE_X63Y87         LUT5 (Prop_lut5_I0_O)        0.124     1.775 r  U_AI/U_MICRO/MEM_i_31/O
                         net (fo=3, routed)           0.000     1.775    U_AI/U_MICRO/MEM_i_31_n_0
    SLICE_X63Y87         MUXF7 (Prop_muxf7_I1_O)      0.217     1.992 r  U_AI/U_MICRO/MEM_i_32/O
                         net (fo=38, routed)          1.283     3.275    ADDR/FSM_sequential_state_reg_reg[0]
    SLICE_X59Y95         LUT6 (Prop_lut6_I5_O)        0.299     3.574 r  ADDR/MEM_i_6/O
                         net (fo=193, routed)        13.161    16.735    MEM/MEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[40].ram.r/prim_noinit.ram/addra[15]
    RAMB36_X0Y32         RAMB36E1                                     r  MEM/MEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[40].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[15]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_12M rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000    83.333    U_CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  U_CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    U_CLK/inst/clk_in1_clk_12M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  U_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    U_CLK/inst/clk_out1_clk_12M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  U_CLK/inst/clkout1_buf/O
                         net (fo=473, routed)         1.716    82.029    MEM/MEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[40].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y32         RAMB36E1                                     r  MEM/MEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[40].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism              0.480    82.510    
                         clock uncertainty           -0.176    82.333    
    RAMB36_X0Y32         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[15])
                                                     -0.515    81.818    MEM/MEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[40].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         81.818    
                         arrival time                         -16.735    
  -------------------------------------------------------------------
                         slack                                 65.083    

Slack (MET) :             65.283ns  (required time - arrival time)
  Source:                 U_AI/U_MICRO/cuenta_reg_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_12M  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            MEM/MEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[40].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[15]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_12M  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_clk_12M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_out1_clk_12M rise@83.333ns - clk_out1_clk_12M rise@0.000ns)
  Data Path Delay:        17.450ns  (logic 1.220ns (6.991%)  route 16.230ns (93.009%))
  Logic Levels:           4  (LUT3=1 LUT5=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        0.091ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.301ns = ( 82.032 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.912ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_12M rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    U_CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  U_CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    U_CLK/inst/clk_in1_clk_12M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  U_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    U_CLK/inst/clk_out1_clk_12M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  U_CLK/inst/clkout1_buf/O
                         net (fo=473, routed)         1.628    -0.912    U_AI/U_MICRO/clk_out1
    SLICE_X64Y86         FDCE                                         r  U_AI/U_MICRO/cuenta_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y86         FDCE (Prop_fdce_C_Q)         0.456    -0.456 f  U_AI/U_MICRO/cuenta_reg_reg[7]/Q
                         net (fo=9, routed)           1.188     0.732    U_AI/U_MICRO/cuenta_reg[7]
    SLICE_X65Y86         LUT3 (Prop_lut3_I0_O)        0.124     0.856 f  U_AI/U_MICRO/MEM_i_50/O
                         net (fo=2, routed)           0.795     1.651    U_AI/U_MICRO/MEM_i_50_n_0
    SLICE_X63Y87         LUT5 (Prop_lut5_I0_O)        0.124     1.775 r  U_AI/U_MICRO/MEM_i_31/O
                         net (fo=3, routed)           0.000     1.775    U_AI/U_MICRO/MEM_i_31_n_0
    SLICE_X63Y87         MUXF7 (Prop_muxf7_I1_O)      0.217     1.992 r  U_AI/U_MICRO/MEM_i_32/O
                         net (fo=38, routed)          1.283     3.275    ADDR/FSM_sequential_state_reg_reg[0]
    SLICE_X59Y95         LUT6 (Prop_lut6_I5_O)        0.299     3.574 r  ADDR/MEM_i_6/O
                         net (fo=193, routed)        12.964    16.538    MEM/MEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[40].ram.r/prim_noinit.ram/addra[15]
    RAMB36_X0Y31         RAMB36E1                                     r  MEM/MEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[40].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[15]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_12M rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000    83.333    U_CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  U_CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    U_CLK/inst/clk_in1_clk_12M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  U_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    U_CLK/inst/clk_out1_clk_12M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  U_CLK/inst/clkout1_buf/O
                         net (fo=473, routed)         1.719    82.032    MEM/MEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[40].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y31         RAMB36E1                                     r  MEM/MEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[40].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism              0.480    82.513    
                         clock uncertainty           -0.176    82.336    
    RAMB36_X0Y31         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[15])
                                                     -0.515    81.821    MEM/MEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[40].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         81.821    
                         arrival time                         -16.538    
  -------------------------------------------------------------------
                         slack                                 65.283    

Slack (MET) :             65.368ns  (required time - arrival time)
  Source:                 U_AI/U_MICRO/cuenta_reg_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_12M  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            MEM/MEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[40].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_12M  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_clk_12M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_out1_clk_12M rise@83.333ns - clk_out1_clk_12M rise@0.000ns)
  Data Path Delay:        17.437ns  (logic 1.344ns (7.708%)  route 16.093ns (92.292%))
  Logic Levels:           5  (LUT3=2 LUT5=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        0.091ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.301ns = ( 82.032 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.912ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_12M rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    U_CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  U_CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    U_CLK/inst/clk_in1_clk_12M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  U_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    U_CLK/inst/clk_out1_clk_12M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  U_CLK/inst/clkout1_buf/O
                         net (fo=473, routed)         1.628    -0.912    U_AI/U_MICRO/clk_out1
    SLICE_X64Y86         FDCE                                         r  U_AI/U_MICRO/cuenta_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y86         FDCE (Prop_fdce_C_Q)         0.456    -0.456 f  U_AI/U_MICRO/cuenta_reg_reg[7]/Q
                         net (fo=9, routed)           1.188     0.732    U_AI/U_MICRO/cuenta_reg[7]
    SLICE_X65Y86         LUT3 (Prop_lut3_I0_O)        0.124     0.856 f  U_AI/U_MICRO/MEM_i_50/O
                         net (fo=2, routed)           0.795     1.651    U_AI/U_MICRO/MEM_i_50_n_0
    SLICE_X63Y87         LUT5 (Prop_lut5_I0_O)        0.124     1.775 r  U_AI/U_MICRO/MEM_i_31/O
                         net (fo=3, routed)           0.000     1.775    U_AI/U_MICRO/MEM_i_31_n_0
    SLICE_X63Y87         MUXF7 (Prop_muxf7_I1_O)      0.217     1.992 r  U_AI/U_MICRO/MEM_i_32/O
                         net (fo=38, routed)          1.283     3.275    ADDR/FSM_sequential_state_reg_reg[0]
    SLICE_X59Y95         LUT6 (Prop_lut6_I5_O)        0.299     3.574 f  ADDR/MEM_i_6/O
                         net (fo=193, routed)        12.486    16.061    MEM/MEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[40].ram.r/prim_noinit.ram/addra[15]
    SLICE_X8Y157         LUT3 (Prop_lut3_I1_O)        0.124    16.185 r  MEM/MEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[40].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_ENARDEN_cooolgate_en_gate_10/O
                         net (fo=1, routed)           0.341    16.526    MEM/MEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[40].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_ENARDEN_cooolgate_en_sig_6
    RAMB36_X0Y31         RAMB36E1                                     r  MEM/MEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[40].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_12M rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000    83.333    U_CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  U_CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    U_CLK/inst/clk_in1_clk_12M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  U_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    U_CLK/inst/clk_out1_clk_12M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  U_CLK/inst/clkout1_buf/O
                         net (fo=473, routed)         1.719    82.032    MEM/MEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[40].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y31         RAMB36E1                                     r  MEM/MEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[40].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism              0.480    82.513    
                         clock uncertainty           -0.176    82.336    
    RAMB36_X0Y31         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443    81.893    MEM/MEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[40].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         81.893    
                         arrival time                         -16.526    
  -------------------------------------------------------------------
                         slack                                 65.368    

Slack (MET) :             65.980ns  (required time - arrival time)
  Source:                 U_AI/U_MICRO/cuenta_reg_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_12M  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            MEM/MEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[41].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[15]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_12M  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_clk_12M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_out1_clk_12M rise@83.333ns - clk_out1_clk_12M rise@0.000ns)
  Data Path Delay:        16.579ns  (logic 1.220ns (7.359%)  route 15.359ns (92.641%))
  Logic Levels:           4  (LUT3=1 LUT5=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.083ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.476ns = ( 81.858 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.912ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_12M rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    U_CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  U_CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    U_CLK/inst/clk_in1_clk_12M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  U_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    U_CLK/inst/clk_out1_clk_12M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  U_CLK/inst/clkout1_buf/O
                         net (fo=473, routed)         1.628    -0.912    U_AI/U_MICRO/clk_out1
    SLICE_X64Y86         FDCE                                         r  U_AI/U_MICRO/cuenta_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y86         FDCE (Prop_fdce_C_Q)         0.456    -0.456 f  U_AI/U_MICRO/cuenta_reg_reg[7]/Q
                         net (fo=9, routed)           1.188     0.732    U_AI/U_MICRO/cuenta_reg[7]
    SLICE_X65Y86         LUT3 (Prop_lut3_I0_O)        0.124     0.856 f  U_AI/U_MICRO/MEM_i_50/O
                         net (fo=2, routed)           0.795     1.651    U_AI/U_MICRO/MEM_i_50_n_0
    SLICE_X63Y87         LUT5 (Prop_lut5_I0_O)        0.124     1.775 r  U_AI/U_MICRO/MEM_i_31/O
                         net (fo=3, routed)           0.000     1.775    U_AI/U_MICRO/MEM_i_31_n_0
    SLICE_X63Y87         MUXF7 (Prop_muxf7_I1_O)      0.217     1.992 r  U_AI/U_MICRO/MEM_i_32/O
                         net (fo=38, routed)          1.283     3.275    ADDR/FSM_sequential_state_reg_reg[0]
    SLICE_X59Y95         LUT6 (Prop_lut6_I5_O)        0.299     3.574 r  ADDR/MEM_i_6/O
                         net (fo=193, routed)        12.093    15.667    MEM/MEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[41].ram.r/prim_noinit.ram/addra[15]
    RAMB36_X0Y29         RAMB36E1                                     r  MEM/MEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[41].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[15]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_12M rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000    83.333    U_CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  U_CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    U_CLK/inst/clk_in1_clk_12M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  U_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    U_CLK/inst/clk_out1_clk_12M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  U_CLK/inst/clkout1_buf/O
                         net (fo=473, routed)         1.545    81.858    MEM/MEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[41].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y29         RAMB36E1                                     r  MEM/MEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[41].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism              0.480    82.338    
                         clock uncertainty           -0.176    82.162    
    RAMB36_X0Y29         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[15])
                                                     -0.515    81.647    MEM/MEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[41].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         81.647    
                         arrival time                         -15.667    
  -------------------------------------------------------------------
                         slack                                 65.980    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.194ns  (arrival time - required time)
  Source:                 FILTR/FIR/R3/reg_signal_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_12M  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            FILTR/FIR/R4/reg_signal_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_12M  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_clk_12M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_12M rise@0.000ns - clk_out1_clk_12M rise@0.000ns)
  Data Path Delay:        0.341ns  (logic 0.250ns (73.313%)  route 0.091ns (26.687%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_12M rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    U_CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  U_CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    U_CLK/inst/clk_in1_clk_12M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  U_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    U_CLK/inst/clk_out1_clk_12M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  U_CLK/inst/clkout1_buf/O
                         net (fo=473, routed)         0.568    -0.596    FILTR/FIR/R3/CLK
    SLICE_X67Y93         FDCE                                         r  FILTR/FIR/R3/reg_signal_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y93         FDCE (Prop_fdce_C_Q)         0.141    -0.455 r  FILTR/FIR/R3/reg_signal_reg[3]/Q
                         net (fo=2, routed)           0.091    -0.364    FILTR/FIR/R3/Q[3]
    SLICE_X66Y93         LUT6 (Prop_lut6_I0_O)        0.045    -0.319 r  FILTR/FIR/R3/reg_signal[3]_i_6/O
                         net (fo=1, routed)           0.000    -0.319    FILTR/CTRL/reg_signal_reg[3]_6[3]
    SLICE_X66Y93         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064    -0.255 r  FILTR/CTRL/reg_signal_reg[3]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.255    FILTR/FIR/R4/D[3]
    SLICE_X66Y93         FDCE                                         r  FILTR/FIR/R4/reg_signal_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_12M rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    U_CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  U_CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    U_CLK/inst/clk_in1_clk_12M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  U_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    U_CLK/inst/clk_out1_clk_12M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  U_CLK/inst/clkout1_buf/O
                         net (fo=473, routed)         0.840    -0.833    FILTR/FIR/R4/CLK
    SLICE_X66Y93         FDCE                                         r  FILTR/FIR/R4/reg_signal_reg[3]/C
                         clock pessimism              0.250    -0.583    
    SLICE_X66Y93         FDCE (Hold_fdce_C_D)         0.134    -0.449    FILTR/FIR/R4/reg_signal_reg[3]
  -------------------------------------------------------------------
                         required time                          0.449    
                         arrival time                          -0.255    
  -------------------------------------------------------------------
                         slack                                  0.194    

Slack (MET) :             0.208ns  (arrival time - required time)
  Source:                 FILTR/FIR/R3/reg_signal_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_12M  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            FILTR/FIR/R4/reg_signal_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_12M  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_clk_12M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_12M rise@0.000ns - clk_out1_clk_12M rise@0.000ns)
  Data Path Delay:        0.355ns  (logic 0.256ns (72.064%)  route 0.099ns (27.936%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_12M rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    U_CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  U_CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    U_CLK/inst/clk_in1_clk_12M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  U_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    U_CLK/inst/clk_out1_clk_12M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  U_CLK/inst/clkout1_buf/O
                         net (fo=473, routed)         0.568    -0.596    FILTR/FIR/R3/CLK
    SLICE_X67Y93         FDCE                                         r  FILTR/FIR/R3/reg_signal_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y93         FDCE (Prop_fdce_C_Q)         0.141    -0.455 r  FILTR/FIR/R3/reg_signal_reg[0]/Q
                         net (fo=2, routed)           0.099    -0.356    FILTR/FIR/R3/Q[0]
    SLICE_X66Y93         LUT6 (Prop_lut6_I0_O)        0.045    -0.311 r  FILTR/FIR/R3/reg_signal[3]_i_9/O
                         net (fo=1, routed)           0.000    -0.311    FILTR/CTRL/reg_signal_reg[3]_6[0]
    SLICE_X66Y93         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070    -0.241 r  FILTR/CTRL/reg_signal_reg[3]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.241    FILTR/FIR/R4/D[0]
    SLICE_X66Y93         FDCE                                         r  FILTR/FIR/R4/reg_signal_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_12M rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    U_CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  U_CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    U_CLK/inst/clk_in1_clk_12M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  U_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    U_CLK/inst/clk_out1_clk_12M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  U_CLK/inst/clkout1_buf/O
                         net (fo=473, routed)         0.840    -0.833    FILTR/FIR/R4/CLK
    SLICE_X66Y93         FDCE                                         r  FILTR/FIR/R4/reg_signal_reg[0]/C
                         clock pessimism              0.250    -0.583    
    SLICE_X66Y93         FDCE (Hold_fdce_C_D)         0.134    -0.449    FILTR/FIR/R4/reg_signal_reg[0]
  -------------------------------------------------------------------
                         required time                          0.449    
                         arrival time                          -0.241    
  -------------------------------------------------------------------
                         slack                                  0.208    

Slack (MET) :             0.226ns  (arrival time - required time)
  Source:                 ADDR/last_address_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_12M  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            ADDR/last_record_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_12M  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_clk_12M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_12M rise@0.000ns - clk_out1_clk_12M rise@0.000ns)
  Data Path Delay:        0.335ns  (logic 0.209ns (62.439%)  route 0.126ns (37.561%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_12M rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    U_CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  U_CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    U_CLK/inst/clk_in1_clk_12M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  U_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    U_CLK/inst/clk_out1_clk_12M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  U_CLK/inst/clkout1_buf/O
                         net (fo=473, routed)         0.564    -0.600    ADDR/CLK
    SLICE_X60Y89         FDCE                                         r  ADDR/last_address_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y89         FDCE (Prop_fdce_C_Q)         0.164    -0.436 r  ADDR/last_address_reg_reg[3]/Q
                         net (fo=6, routed)           0.126    -0.311    U_AI/U_MICRO/last_address_reg_reg[18][3]
    SLICE_X59Y90         LUT6 (Prop_lut6_I0_O)        0.045    -0.266 r  U_AI/U_MICRO/last_record_reg[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.266    ADDR/last_address_reg_reg[18]_0[3]
    SLICE_X59Y90         FDCE                                         r  ADDR/last_record_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_12M rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    U_CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  U_CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    U_CLK/inst/clk_in1_clk_12M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  U_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    U_CLK/inst/clk_out1_clk_12M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  U_CLK/inst/clkout1_buf/O
                         net (fo=473, routed)         0.836    -0.837    ADDR/CLK
    SLICE_X59Y90         FDCE                                         r  ADDR/last_record_reg_reg[3]/C
                         clock pessimism              0.254    -0.583    
    SLICE_X59Y90         FDCE (Hold_fdce_C_D)         0.092    -0.491    ADDR/last_record_reg_reg[3]
  -------------------------------------------------------------------
                         required time                          0.491    
                         arrival time                          -0.266    
  -------------------------------------------------------------------
                         slack                                  0.226    

Slack (MET) :             0.227ns  (arrival time - required time)
  Source:                 FILTR/FIR/R3/reg_signal_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_12M  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            FILTR/FIR/R4/reg_signal_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_12M  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_clk_12M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_12M rise@0.000ns - clk_out1_clk_12M rise@0.000ns)
  Data Path Delay:        0.377ns  (logic 0.256ns (67.897%)  route 0.121ns (32.103%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_12M rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    U_CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  U_CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    U_CLK/inst/clk_in1_clk_12M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  U_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    U_CLK/inst/clk_out1_clk_12M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  U_CLK/inst/clkout1_buf/O
                         net (fo=473, routed)         0.568    -0.596    FILTR/FIR/R3/CLK
    SLICE_X67Y95         FDCE                                         r  FILTR/FIR/R3/reg_signal_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y95         FDCE (Prop_fdce_C_Q)         0.141    -0.455 r  FILTR/FIR/R3/reg_signal_reg[4]/Q
                         net (fo=2, routed)           0.121    -0.334    FILTR/FIR/R3/Q[4]
    SLICE_X66Y94         LUT6 (Prop_lut6_I0_O)        0.045    -0.289 r  FILTR/FIR/R3/reg_signal[7]_i_8/O
                         net (fo=1, routed)           0.000    -0.289    FILTR/CTRL/reg_signal_reg[7]_7[0]
    SLICE_X66Y94         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070    -0.219 r  FILTR/CTRL/reg_signal_reg[7]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.219    FILTR/FIR/R4/D[4]
    SLICE_X66Y94         FDCE                                         r  FILTR/FIR/R4/reg_signal_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_12M rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    U_CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  U_CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    U_CLK/inst/clk_in1_clk_12M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  U_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    U_CLK/inst/clk_out1_clk_12M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  U_CLK/inst/clkout1_buf/O
                         net (fo=473, routed)         0.840    -0.833    FILTR/FIR/R4/CLK
    SLICE_X66Y94         FDCE                                         r  FILTR/FIR/R4/reg_signal_reg[4]/C
                         clock pessimism              0.253    -0.580    
    SLICE_X66Y94         FDCE (Hold_fdce_C_D)         0.134    -0.446    FILTR/FIR/R4/reg_signal_reg[4]
  -------------------------------------------------------------------
                         required time                          0.446    
                         arrival time                          -0.219    
  -------------------------------------------------------------------
                         slack                                  0.227    

Slack (MET) :             0.237ns  (arrival time - required time)
  Source:                 FILTR/CTRL/x3_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_12M  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            FILTR/CTRL/x4_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_12M  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_clk_12M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_12M rise@0.000ns - clk_out1_clk_12M rise@0.000ns)
  Data Path Delay:        0.345ns  (logic 0.209ns (60.543%)  route 0.136ns (39.457%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.835ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_12M rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    U_CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  U_CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    U_CLK/inst/clk_in1_clk_12M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  U_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    U_CLK/inst/clk_out1_clk_12M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  U_CLK/inst/clkout1_buf/O
                         net (fo=473, routed)         0.566    -0.598    FILTR/CTRL/CLK
    SLICE_X70Y88         FDCE                                         r  FILTR/CTRL/x3_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y88         FDCE (Prop_fdce_C_Q)         0.164    -0.434 r  FILTR/CTRL/x3_reg_reg[0]/Q
                         net (fo=2, routed)           0.136    -0.298    U_AI/U_PWM/x3_reg_reg[7]_0[0]
    SLICE_X69Y88         LUT2 (Prop_lut2_I1_O)        0.045    -0.253 r  U_AI/U_PWM/x4_reg[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.253    FILTR/CTRL/sample_request_reg_4[0]
    SLICE_X69Y88         FDCE                                         r  FILTR/CTRL/x4_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_12M rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    U_CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  U_CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    U_CLK/inst/clk_in1_clk_12M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  U_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    U_CLK/inst/clk_out1_clk_12M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  U_CLK/inst/clkout1_buf/O
                         net (fo=473, routed)         0.838    -0.835    FILTR/CTRL/CLK
    SLICE_X69Y88         FDCE                                         r  FILTR/CTRL/x4_reg_reg[0]/C
                         clock pessimism              0.253    -0.582    
    SLICE_X69Y88         FDCE (Hold_fdce_C_D)         0.092    -0.490    FILTR/CTRL/x4_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          0.490    
                         arrival time                          -0.253    
  -------------------------------------------------------------------
                         slack                                  0.237    

Slack (MET) :             0.237ns  (arrival time - required time)
  Source:                 U_AI/U_MICRO/dato2_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_12M  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            U_AI/U_MICRO/dato2_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_12M  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_clk_12M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_12M rise@0.000ns - clk_out1_clk_12M rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.209ns (58.341%)  route 0.149ns (41.659%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_12M rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    U_CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  U_CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    U_CLK/inst/clk_in1_clk_12M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  U_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    U_CLK/inst/clk_out1_clk_12M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  U_CLK/inst/clkout1_buf/O
                         net (fo=473, routed)         0.564    -0.600    U_AI/U_MICRO/clk_out1
    SLICE_X62Y86         FDCE                                         r  U_AI/U_MICRO/dato2_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y86         FDCE (Prop_fdce_C_Q)         0.164    -0.436 r  U_AI/U_MICRO/dato2_reg_reg[3]/Q
                         net (fo=5, routed)           0.149    -0.287    U_AI/U_MICRO/dato2_reg[3]
    SLICE_X62Y86         LUT6 (Prop_lut6_I3_O)        0.045    -0.242 r  U_AI/U_MICRO/dato2_reg[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.242    U_AI/U_MICRO/dato2_reg[3]_i_1_n_0
    SLICE_X62Y86         FDCE                                         r  U_AI/U_MICRO/dato2_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_12M rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    U_CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  U_CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    U_CLK/inst/clk_in1_clk_12M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  U_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    U_CLK/inst/clk_out1_clk_12M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  U_CLK/inst/clkout1_buf/O
                         net (fo=473, routed)         0.834    -0.839    U_AI/U_MICRO/clk_out1
    SLICE_X62Y86         FDCE                                         r  U_AI/U_MICRO/dato2_reg_reg[3]/C
                         clock pessimism              0.239    -0.600    
    SLICE_X62Y86         FDCE (Hold_fdce_C_D)         0.121    -0.479    U_AI/U_MICRO/dato2_reg_reg[3]
  -------------------------------------------------------------------
                         required time                          0.479    
                         arrival time                          -0.242    
  -------------------------------------------------------------------
                         slack                                  0.237    

Slack (MET) :             0.243ns  (arrival time - required time)
  Source:                 FILTR/FIR/R3/reg_signal_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_12M  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            FILTR/FIR/R4/reg_signal_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_12M  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_clk_12M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_12M rise@0.000ns - clk_out1_clk_12M rise@0.000ns)
  Data Path Delay:        0.390ns  (logic 0.291ns (74.570%)  route 0.099ns (25.430%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_12M rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    U_CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  U_CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    U_CLK/inst/clk_in1_clk_12M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  U_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    U_CLK/inst/clk_out1_clk_12M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  U_CLK/inst/clkout1_buf/O
                         net (fo=473, routed)         0.568    -0.596    FILTR/FIR/R3/CLK
    SLICE_X67Y93         FDCE                                         r  FILTR/FIR/R3/reg_signal_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y93         FDCE (Prop_fdce_C_Q)         0.141    -0.455 r  FILTR/FIR/R3/reg_signal_reg[0]/Q
                         net (fo=2, routed)           0.099    -0.356    FILTR/FIR/R3/Q[0]
    SLICE_X66Y93         LUT6 (Prop_lut6_I0_O)        0.045    -0.311 r  FILTR/FIR/R3/reg_signal[3]_i_9/O
                         net (fo=1, routed)           0.000    -0.311    FILTR/CTRL/reg_signal_reg[3]_6[0]
    SLICE_X66Y93         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.105    -0.206 r  FILTR/CTRL/reg_signal_reg[3]_i_1/O[1]
                         net (fo=1, routed)           0.000    -0.206    FILTR/FIR/R4/D[1]
    SLICE_X66Y93         FDCE                                         r  FILTR/FIR/R4/reg_signal_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_12M rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    U_CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  U_CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    U_CLK/inst/clk_in1_clk_12M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  U_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    U_CLK/inst/clk_out1_clk_12M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  U_CLK/inst/clkout1_buf/O
                         net (fo=473, routed)         0.840    -0.833    FILTR/FIR/R4/CLK
    SLICE_X66Y93         FDCE                                         r  FILTR/FIR/R4/reg_signal_reg[1]/C
                         clock pessimism              0.250    -0.583    
    SLICE_X66Y93         FDCE (Hold_fdce_C_D)         0.134    -0.449    FILTR/FIR/R4/reg_signal_reg[1]
  -------------------------------------------------------------------
                         required time                          0.449    
                         arrival time                          -0.206    
  -------------------------------------------------------------------
                         slack                                  0.243    

Slack (MET) :             0.246ns  (arrival time - required time)
  Source:                 U_AI/U_MICRO/cuenta_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_12M  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            U_AI/U_MICRO/cuenta_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_12M  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_clk_12M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_12M rise@0.000ns - clk_out1_clk_12M rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.209ns (55.991%)  route 0.164ns (44.009%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_12M rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    U_CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  U_CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    U_CLK/inst/clk_in1_clk_12M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  U_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    U_CLK/inst/clk_out1_clk_12M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  U_CLK/inst/clkout1_buf/O
                         net (fo=473, routed)         0.565    -0.599    U_AI/U_MICRO/clk_out1
    SLICE_X62Y87         FDCE                                         r  U_AI/U_MICRO/cuenta_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y87         FDCE (Prop_fdce_C_Q)         0.164    -0.435 r  U_AI/U_MICRO/cuenta_reg_reg[1]/Q
                         net (fo=13, routed)          0.164    -0.271    U_AI/U_MICRO/cuenta_reg[1]
    SLICE_X64Y86         LUT6 (Prop_lut6_I2_O)        0.045    -0.226 r  U_AI/U_MICRO/cuenta_reg[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.226    U_AI/U_MICRO/cuenta[3]
    SLICE_X64Y86         FDCE                                         r  U_AI/U_MICRO/cuenta_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_12M rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    U_CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  U_CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    U_CLK/inst/clk_in1_clk_12M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  U_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    U_CLK/inst/clk_out1_clk_12M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  U_CLK/inst/clkout1_buf/O
                         net (fo=473, routed)         0.835    -0.838    U_AI/U_MICRO/clk_out1
    SLICE_X64Y86         FDCE                                         r  U_AI/U_MICRO/cuenta_reg_reg[3]/C
                         clock pessimism              0.275    -0.563    
    SLICE_X64Y86         FDCE (Hold_fdce_C_D)         0.091    -0.472    U_AI/U_MICRO/cuenta_reg_reg[3]
  -------------------------------------------------------------------
                         required time                          0.472    
                         arrival time                          -0.226    
  -------------------------------------------------------------------
                         slack                                  0.246    

Slack (MET) :             0.248ns  (arrival time - required time)
  Source:                 FILTR/CTRL/x0_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_12M  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            FILTR/CTRL/x1_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_12M  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_clk_12M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_12M rise@0.000ns - clk_out1_clk_12M rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.186ns (48.399%)  route 0.198ns (51.601%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.835ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_12M rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    U_CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  U_CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    U_CLK/inst/clk_in1_clk_12M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  U_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    U_CLK/inst/clk_out1_clk_12M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  U_CLK/inst/clkout1_buf/O
                         net (fo=473, routed)         0.566    -0.598    FILTR/CTRL/CLK
    SLICE_X69Y88         FDCE                                         r  FILTR/CTRL/x0_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y88         FDCE (Prop_fdce_C_Q)         0.141    -0.457 r  FILTR/CTRL/x0_reg_reg[0]/Q
                         net (fo=2, routed)           0.198    -0.259    U_AI/U_PWM/x0_reg_reg[7]_0[0]
    SLICE_X70Y88         LUT2 (Prop_lut2_I1_O)        0.045    -0.214 r  U_AI/U_PWM/x1_reg[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.214    FILTR/CTRL/sample_request_reg_1[0]
    SLICE_X70Y88         FDCE                                         r  FILTR/CTRL/x1_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_12M rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    U_CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  U_CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    U_CLK/inst/clk_in1_clk_12M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  U_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    U_CLK/inst/clk_out1_clk_12M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  U_CLK/inst/clkout1_buf/O
                         net (fo=473, routed)         0.838    -0.835    FILTR/CTRL/CLK
    SLICE_X70Y88         FDCE                                         r  FILTR/CTRL/x1_reg_reg[0]/C
                         clock pessimism              0.253    -0.582    
    SLICE_X70Y88         FDCE (Hold_fdce_C_D)         0.120    -0.462    FILTR/CTRL/x1_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          0.462    
                         arrival time                          -0.214    
  -------------------------------------------------------------------
                         slack                                  0.248    

Slack (MET) :             0.251ns  (arrival time - required time)
  Source:                 U_AI/U_MICRO/cuenta_reg_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_12M  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            U_AI/U_MICRO/cuenta_reg_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_12M  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_clk_12M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_12M rise@0.000ns - clk_out1_clk_12M rise@0.000ns)
  Data Path Delay:        0.343ns  (logic 0.186ns (54.254%)  route 0.157ns (45.746%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_12M rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    U_CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  U_CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    U_CLK/inst/clk_in1_clk_12M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  U_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    U_CLK/inst/clk_out1_clk_12M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  U_CLK/inst/clkout1_buf/O
                         net (fo=473, routed)         0.564    -0.600    U_AI/U_MICRO/clk_out1
    SLICE_X64Y86         FDCE                                         r  U_AI/U_MICRO/cuenta_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y86         FDCE (Prop_fdce_C_Q)         0.141    -0.459 r  U_AI/U_MICRO/cuenta_reg_reg[7]/Q
                         net (fo=9, routed)           0.157    -0.302    U_AI/U_MICRO/cuenta_reg[7]
    SLICE_X64Y86         LUT6 (Prop_lut6_I4_O)        0.045    -0.257 r  U_AI/U_MICRO/cuenta_reg[7]_i_1/O
                         net (fo=1, routed)           0.000    -0.257    U_AI/U_MICRO/cuenta[7]
    SLICE_X64Y86         FDCE                                         r  U_AI/U_MICRO/cuenta_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_12M rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    U_CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  U_CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    U_CLK/inst/clk_in1_clk_12M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  U_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    U_CLK/inst/clk_out1_clk_12M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  U_CLK/inst/clkout1_buf/O
                         net (fo=473, routed)         0.835    -0.838    U_AI/U_MICRO/clk_out1
    SLICE_X64Y86         FDCE                                         r  U_AI/U_MICRO/cuenta_reg_reg[7]/C
                         clock pessimism              0.238    -0.600    
    SLICE_X64Y86         FDCE (Hold_fdce_C_D)         0.092    -0.508    U_AI/U_MICRO/cuenta_reg_reg[7]
  -------------------------------------------------------------------
                         required time                          0.508    
                         arrival time                          -0.257    
  -------------------------------------------------------------------
                         slack                                  0.251    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_12M
Waveform(ns):       { 0.000 41.667 }
Period(ns):         83.333
Sources:            { U_CLK/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         83.333      80.441     RAMB36_X1Y7      MEM/MEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         83.333      80.441     RAMB36_X0Y15     MEM/MEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         83.333      80.441     RAMB36_X0Y4      MEM/MEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         83.333      80.441     RAMB36_X3Y10     MEM/MEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         83.333      80.441     RAMB36_X2Y17     MEM/MEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[29].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         83.333      80.441     RAMB36_X3Y28     MEM/MEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[33].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         83.333      80.441     RAMB36_X3Y25     MEM/MEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[37].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         83.333      80.441     RAMB36_X0Y29     MEM/MEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[41].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         83.333      80.441     RAMB36_X1Y37     MEM/MEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[45].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         83.333      80.441     RAMB36_X0Y27     MEM/MEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       83.333      130.027    MMCME2_ADV_X1Y2  U_CLK/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    FDCE/C              n/a            0.500         41.667      41.167     SLICE_X57Y91     ADDR/address_standby_reg[10]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         41.667      41.167     SLICE_X56Y92     ADDR/address_standby_reg[11]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         41.667      41.167     SLICE_X56Y92     ADDR/address_standby_reg[12]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         41.667      41.167     SLICE_X58Y93     ADDR/address_standby_reg[13]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         41.667      41.167     SLICE_X56Y92     ADDR/address_standby_reg[14]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         41.667      41.167     SLICE_X58Y95     ADDR/address_standby_reg[15]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         41.667      41.167     SLICE_X58Y95     ADDR/address_standby_reg[17]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         41.667      41.167     SLICE_X58Y95     ADDR/address_standby_reg[18]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         41.667      41.167     SLICE_X57Y91     ADDR/address_standby_reg[1]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         41.667      41.167     SLICE_X57Y91     ADDR/address_standby_reg[4]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         41.667      41.167     SLICE_X58Y90     ADDR/address_standby_reg[0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         41.667      41.167     SLICE_X57Y91     ADDR/address_standby_reg[10]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         41.667      41.167     SLICE_X56Y92     ADDR/address_standby_reg[11]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         41.667      41.167     SLICE_X56Y92     ADDR/address_standby_reg[12]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         41.667      41.167     SLICE_X56Y92     ADDR/address_standby_reg[14]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         41.667      41.167     SLICE_X57Y91     ADDR/address_standby_reg[1]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         41.667      41.167     SLICE_X58Y90     ADDR/address_standby_reg[3]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         41.667      41.167     SLICE_X57Y91     ADDR/address_standby_reg[4]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         41.667      41.167     SLICE_X58Y90     ADDR/address_standby_reg[5]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         41.667      41.167     SLICE_X60Y92     ADDR/address_standby_reg[6]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_12M
  To Clock:  clkfbout_clk_12M

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       47.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_12M
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { U_CLK/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         50.000      47.845     BUFGCTRL_X0Y17   U_CLK/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y2  U_CLK/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y2  U_CLK/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       50.000      50.000     MMCME2_ADV_X1Y2  U_CLK/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       50.000      163.360    MMCME2_ADV_X1Y2  U_CLK/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_100Mhz }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  U_CLK/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  U_CLK/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  U_CLK/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  U_CLK/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  U_CLK/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  U_CLK/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_12M_1
  To Clock:  clk_out1_clk_12M_1

Setup :            0  Failing Endpoints,  Worst Slack       64.115ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.194ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       41.167ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             64.115ns  (required time - arrival time)
  Source:                 U_AI/U_MICRO/cuenta_reg_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_12M_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            MEM/MEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[15]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_12M_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_clk_12M_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_out1_clk_12M_1 rise@83.333ns - clk_out1_clk_12M_1 rise@0.000ns)
  Data Path Delay:        18.625ns  (logic 1.220ns (6.550%)  route 17.405ns (93.450%))
  Logic Levels:           4  (LUT3=1 LUT5=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        0.087ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.305ns = ( 82.028 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.912ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_12M_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    U_CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  U_CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    U_CLK/inst/clk_in1_clk_12M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  U_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    U_CLK/inst/clk_out1_clk_12M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  U_CLK/inst/clkout1_buf/O
                         net (fo=473, routed)         1.628    -0.912    U_AI/U_MICRO/clk_out1
    SLICE_X64Y86         FDCE                                         r  U_AI/U_MICRO/cuenta_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y86         FDCE (Prop_fdce_C_Q)         0.456    -0.456 f  U_AI/U_MICRO/cuenta_reg_reg[7]/Q
                         net (fo=9, routed)           1.188     0.732    U_AI/U_MICRO/cuenta_reg[7]
    SLICE_X65Y86         LUT3 (Prop_lut3_I0_O)        0.124     0.856 f  U_AI/U_MICRO/MEM_i_50/O
                         net (fo=2, routed)           0.795     1.651    U_AI/U_MICRO/MEM_i_50_n_0
    SLICE_X63Y87         LUT5 (Prop_lut5_I0_O)        0.124     1.775 r  U_AI/U_MICRO/MEM_i_31/O
                         net (fo=3, routed)           0.000     1.775    U_AI/U_MICRO/MEM_i_31_n_0
    SLICE_X63Y87         MUXF7 (Prop_muxf7_I1_O)      0.217     1.992 r  U_AI/U_MICRO/MEM_i_32/O
                         net (fo=38, routed)          1.283     3.275    ADDR/FSM_sequential_state_reg_reg[0]
    SLICE_X59Y95         LUT6 (Prop_lut6_I5_O)        0.299     3.574 r  ADDR/MEM_i_6/O
                         net (fo=193, routed)        14.139    17.714    MEM/MEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addra[15]
    RAMB36_X0Y36         RAMB36E1                                     r  MEM/MEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[15]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_12M_1 rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000    83.333    U_CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  U_CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    U_CLK/inst/clk_in1_clk_12M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  U_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    U_CLK/inst/clk_out1_clk_12M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  U_CLK/inst/clkout1_buf/O
                         net (fo=473, routed)         1.715    82.028    MEM/MEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y36         RAMB36E1                                     r  MEM/MEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism              0.480    82.509    
                         clock uncertainty           -0.166    82.343    
    RAMB36_X0Y36         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[15])
                                                     -0.515    81.828    MEM/MEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         81.828    
                         arrival time                         -17.714    
  -------------------------------------------------------------------
                         slack                                 64.115    

Slack (MET) :             64.536ns  (required time - arrival time)
  Source:                 U_AI/U_MICRO/cuenta_reg_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_12M_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            MEM/MEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[15]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_12M_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_clk_12M_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_out1_clk_12M_1 rise@83.333ns - clk_out1_clk_12M_1 rise@0.000ns)
  Data Path Delay:        18.199ns  (logic 1.220ns (6.704%)  route 16.979ns (93.296%))
  Logic Levels:           4  (LUT3=1 LUT5=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        0.082ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.310ns = ( 82.023 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.912ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_12M_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    U_CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  U_CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    U_CLK/inst/clk_in1_clk_12M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  U_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    U_CLK/inst/clk_out1_clk_12M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  U_CLK/inst/clkout1_buf/O
                         net (fo=473, routed)         1.628    -0.912    U_AI/U_MICRO/clk_out1
    SLICE_X64Y86         FDCE                                         r  U_AI/U_MICRO/cuenta_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y86         FDCE (Prop_fdce_C_Q)         0.456    -0.456 f  U_AI/U_MICRO/cuenta_reg_reg[7]/Q
                         net (fo=9, routed)           1.188     0.732    U_AI/U_MICRO/cuenta_reg[7]
    SLICE_X65Y86         LUT3 (Prop_lut3_I0_O)        0.124     0.856 f  U_AI/U_MICRO/MEM_i_50/O
                         net (fo=2, routed)           0.795     1.651    U_AI/U_MICRO/MEM_i_50_n_0
    SLICE_X63Y87         LUT5 (Prop_lut5_I0_O)        0.124     1.775 r  U_AI/U_MICRO/MEM_i_31/O
                         net (fo=3, routed)           0.000     1.775    U_AI/U_MICRO/MEM_i_31_n_0
    SLICE_X63Y87         MUXF7 (Prop_muxf7_I1_O)      0.217     1.992 r  U_AI/U_MICRO/MEM_i_32/O
                         net (fo=38, routed)          1.283     3.275    ADDR/FSM_sequential_state_reg_reg[0]
    SLICE_X59Y95         LUT6 (Prop_lut6_I5_O)        0.299     3.574 r  ADDR/MEM_i_6/O
                         net (fo=193, routed)        13.713    17.287    MEM/MEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addra[15]
    RAMB36_X0Y35         RAMB36E1                                     r  MEM/MEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[15]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_12M_1 rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000    83.333    U_CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  U_CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    U_CLK/inst/clk_in1_clk_12M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  U_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    U_CLK/inst/clk_out1_clk_12M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  U_CLK/inst/clkout1_buf/O
                         net (fo=473, routed)         1.710    82.023    MEM/MEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y35         RAMB36E1                                     r  MEM/MEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism              0.480    82.504    
                         clock uncertainty           -0.166    82.338    
    RAMB36_X0Y35         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[15])
                                                     -0.515    81.823    MEM/MEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         81.823    
                         arrival time                         -17.287    
  -------------------------------------------------------------------
                         slack                                 64.536    

Slack (MET) :             64.607ns  (required time - arrival time)
  Source:                 U_AI/U_MICRO/cuenta_reg_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_12M_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            MEM/MEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_12M_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_clk_12M_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_out1_clk_12M_1 rise@83.333ns - clk_out1_clk_12M_1 rise@0.000ns)
  Data Path Delay:        18.200ns  (logic 1.344ns (7.385%)  route 16.856ns (92.615%))
  Logic Levels:           5  (LUT3=2 LUT5=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        0.082ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.310ns = ( 82.023 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.912ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_12M_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    U_CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  U_CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    U_CLK/inst/clk_in1_clk_12M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  U_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    U_CLK/inst/clk_out1_clk_12M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  U_CLK/inst/clkout1_buf/O
                         net (fo=473, routed)         1.628    -0.912    U_AI/U_MICRO/clk_out1
    SLICE_X64Y86         FDCE                                         r  U_AI/U_MICRO/cuenta_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y86         FDCE (Prop_fdce_C_Q)         0.456    -0.456 f  U_AI/U_MICRO/cuenta_reg_reg[7]/Q
                         net (fo=9, routed)           1.188     0.732    U_AI/U_MICRO/cuenta_reg[7]
    SLICE_X65Y86         LUT3 (Prop_lut3_I0_O)        0.124     0.856 f  U_AI/U_MICRO/MEM_i_50/O
                         net (fo=2, routed)           0.795     1.651    U_AI/U_MICRO/MEM_i_50_n_0
    SLICE_X63Y87         LUT5 (Prop_lut5_I0_O)        0.124     1.775 r  U_AI/U_MICRO/MEM_i_31/O
                         net (fo=3, routed)           0.000     1.775    U_AI/U_MICRO/MEM_i_31_n_0
    SLICE_X63Y87         MUXF7 (Prop_muxf7_I1_O)      0.217     1.992 r  U_AI/U_MICRO/MEM_i_32/O
                         net (fo=38, routed)          1.283     3.275    ADDR/FSM_sequential_state_reg_reg[0]
    SLICE_X59Y95         LUT6 (Prop_lut6_I5_O)        0.299     3.574 f  ADDR/MEM_i_6/O
                         net (fo=193, routed)        12.489    16.064    MEM/MEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addra[15]
    SLICE_X8Y157         LUT3 (Prop_lut3_I1_O)        0.124    16.188 r  MEM/MEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_ENARDEN_cooolgate_en_gate_2/O
                         net (fo=1, routed)           1.100    17.288    MEM/MEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_ENARDEN_cooolgate_en_sig_2
    RAMB36_X0Y35         RAMB36E1                                     r  MEM/MEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_12M_1 rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000    83.333    U_CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  U_CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    U_CLK/inst/clk_in1_clk_12M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  U_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    U_CLK/inst/clk_out1_clk_12M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  U_CLK/inst/clkout1_buf/O
                         net (fo=473, routed)         1.710    82.023    MEM/MEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y35         RAMB36E1                                     r  MEM/MEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism              0.480    82.504    
                         clock uncertainty           -0.166    82.338    
    RAMB36_X0Y35         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443    81.895    MEM/MEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         81.895    
                         arrival time                         -17.288    
  -------------------------------------------------------------------
                         slack                                 64.607    

Slack (MET) :             64.626ns  (required time - arrival time)
  Source:                 U_AI/U_MICRO/cuenta_reg_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_12M_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            MEM/MEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[47].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[15]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_12M_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_clk_12M_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_out1_clk_12M_1 rise@83.333ns - clk_out1_clk_12M_1 rise@0.000ns)
  Data Path Delay:        18.103ns  (logic 1.220ns (6.739%)  route 16.883ns (93.261%))
  Logic Levels:           4  (LUT3=1 LUT5=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        0.076ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.316ns = ( 82.017 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.912ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_12M_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    U_CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  U_CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    U_CLK/inst/clk_in1_clk_12M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  U_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    U_CLK/inst/clk_out1_clk_12M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  U_CLK/inst/clkout1_buf/O
                         net (fo=473, routed)         1.628    -0.912    U_AI/U_MICRO/clk_out1
    SLICE_X64Y86         FDCE                                         r  U_AI/U_MICRO/cuenta_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y86         FDCE (Prop_fdce_C_Q)         0.456    -0.456 f  U_AI/U_MICRO/cuenta_reg_reg[7]/Q
                         net (fo=9, routed)           1.188     0.732    U_AI/U_MICRO/cuenta_reg[7]
    SLICE_X65Y86         LUT3 (Prop_lut3_I0_O)        0.124     0.856 f  U_AI/U_MICRO/MEM_i_50/O
                         net (fo=2, routed)           0.795     1.651    U_AI/U_MICRO/MEM_i_50_n_0
    SLICE_X63Y87         LUT5 (Prop_lut5_I0_O)        0.124     1.775 r  U_AI/U_MICRO/MEM_i_31/O
                         net (fo=3, routed)           0.000     1.775    U_AI/U_MICRO/MEM_i_31_n_0
    SLICE_X63Y87         MUXF7 (Prop_muxf7_I1_O)      0.217     1.992 r  U_AI/U_MICRO/MEM_i_32/O
                         net (fo=38, routed)          1.283     3.275    ADDR/FSM_sequential_state_reg_reg[0]
    SLICE_X59Y95         LUT6 (Prop_lut6_I5_O)        0.299     3.574 r  ADDR/MEM_i_6/O
                         net (fo=193, routed)        13.617    17.191    MEM/MEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[47].ram.r/prim_noinit.ram/addra[15]
    RAMB36_X0Y34         RAMB36E1                                     r  MEM/MEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[47].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[15]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_12M_1 rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000    83.333    U_CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  U_CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    U_CLK/inst/clk_in1_clk_12M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  U_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    U_CLK/inst/clk_out1_clk_12M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  U_CLK/inst/clkout1_buf/O
                         net (fo=473, routed)         1.704    82.017    MEM/MEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[47].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y34         RAMB36E1                                     r  MEM/MEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[47].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism              0.480    82.498    
                         clock uncertainty           -0.166    82.332    
    RAMB36_X0Y34         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[15])
                                                     -0.515    81.817    MEM/MEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[47].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         81.817    
                         arrival time                         -17.191    
  -------------------------------------------------------------------
                         slack                                 64.626    

Slack (MET) :             64.884ns  (required time - arrival time)
  Source:                 U_AI/U_MICRO/cuenta_reg_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_12M_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            MEM/MEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[41].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_12M_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_clk_12M_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_out1_clk_12M_1 rise@83.333ns - clk_out1_clk_12M_1 rise@0.000ns)
  Data Path Delay:        17.757ns  (logic 1.344ns (7.569%)  route 16.413ns (92.431%))
  Logic Levels:           5  (LUT3=2 LUT5=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.083ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.476ns = ( 81.858 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.912ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_12M_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    U_CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  U_CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    U_CLK/inst/clk_in1_clk_12M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  U_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    U_CLK/inst/clk_out1_clk_12M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  U_CLK/inst/clkout1_buf/O
                         net (fo=473, routed)         1.628    -0.912    U_AI/U_MICRO/clk_out1
    SLICE_X64Y86         FDCE                                         r  U_AI/U_MICRO/cuenta_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y86         FDCE (Prop_fdce_C_Q)         0.456    -0.456 f  U_AI/U_MICRO/cuenta_reg_reg[7]/Q
                         net (fo=9, routed)           1.188     0.732    U_AI/U_MICRO/cuenta_reg[7]
    SLICE_X65Y86         LUT3 (Prop_lut3_I0_O)        0.124     0.856 f  U_AI/U_MICRO/MEM_i_50/O
                         net (fo=2, routed)           0.795     1.651    U_AI/U_MICRO/MEM_i_50_n_0
    SLICE_X63Y87         LUT5 (Prop_lut5_I0_O)        0.124     1.775 r  U_AI/U_MICRO/MEM_i_31/O
                         net (fo=3, routed)           0.000     1.775    U_AI/U_MICRO/MEM_i_31_n_0
    SLICE_X63Y87         MUXF7 (Prop_muxf7_I1_O)      0.217     1.992 r  U_AI/U_MICRO/MEM_i_32/O
                         net (fo=38, routed)          1.283     3.275    ADDR/FSM_sequential_state_reg_reg[0]
    SLICE_X59Y95         LUT6 (Prop_lut6_I5_O)        0.299     3.574 f  ADDR/MEM_i_6/O
                         net (fo=193, routed)        12.325    15.899    MEM/MEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[41].ram.r/prim_noinit.ram/addra[15]
    SLICE_X8Y138         LUT3 (Prop_lut3_I1_O)        0.124    16.023 r  MEM/MEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[41].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_ENARDEN_cooolgate_en_gate_129/O
                         net (fo=1, routed)           0.822    16.846    MEM/MEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[41].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_ENARDEN_cooolgate_en_sig_69
    RAMB36_X0Y29         RAMB36E1                                     r  MEM/MEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[41].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_12M_1 rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000    83.333    U_CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  U_CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    U_CLK/inst/clk_in1_clk_12M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  U_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    U_CLK/inst/clk_out1_clk_12M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  U_CLK/inst/clkout1_buf/O
                         net (fo=473, routed)         1.545    81.858    MEM/MEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[41].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y29         RAMB36E1                                     r  MEM/MEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[41].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism              0.480    82.338    
                         clock uncertainty           -0.166    82.173    
    RAMB36_X0Y29         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443    81.730    MEM/MEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[41].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         81.730    
                         arrival time                         -16.846    
  -------------------------------------------------------------------
                         slack                                 64.884    

Slack (MET) :             64.919ns  (required time - arrival time)
  Source:                 U_AI/U_MICRO/cuenta_reg_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_12M_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            MEM/MEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[47].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[15]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_12M_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_clk_12M_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_out1_clk_12M_1 rise@83.333ns - clk_out1_clk_12M_1 rise@0.000ns)
  Data Path Delay:        17.816ns  (logic 1.220ns (6.848%)  route 16.596ns (93.152%))
  Logic Levels:           4  (LUT3=1 LUT5=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        0.082ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.310ns = ( 82.023 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.912ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_12M_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    U_CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  U_CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    U_CLK/inst/clk_in1_clk_12M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  U_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    U_CLK/inst/clk_out1_clk_12M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  U_CLK/inst/clkout1_buf/O
                         net (fo=473, routed)         1.628    -0.912    U_AI/U_MICRO/clk_out1
    SLICE_X64Y86         FDCE                                         r  U_AI/U_MICRO/cuenta_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y86         FDCE (Prop_fdce_C_Q)         0.456    -0.456 f  U_AI/U_MICRO/cuenta_reg_reg[7]/Q
                         net (fo=9, routed)           1.188     0.732    U_AI/U_MICRO/cuenta_reg[7]
    SLICE_X65Y86         LUT3 (Prop_lut3_I0_O)        0.124     0.856 f  U_AI/U_MICRO/MEM_i_50/O
                         net (fo=2, routed)           0.795     1.651    U_AI/U_MICRO/MEM_i_50_n_0
    SLICE_X63Y87         LUT5 (Prop_lut5_I0_O)        0.124     1.775 r  U_AI/U_MICRO/MEM_i_31/O
                         net (fo=3, routed)           0.000     1.775    U_AI/U_MICRO/MEM_i_31_n_0
    SLICE_X63Y87         MUXF7 (Prop_muxf7_I1_O)      0.217     1.992 r  U_AI/U_MICRO/MEM_i_32/O
                         net (fo=38, routed)          1.283     3.275    ADDR/FSM_sequential_state_reg_reg[0]
    SLICE_X59Y95         LUT6 (Prop_lut6_I5_O)        0.299     3.574 r  ADDR/MEM_i_6/O
                         net (fo=193, routed)        13.330    16.904    MEM/MEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[47].ram.r/prim_noinit.ram/addra[15]
    RAMB36_X0Y33         RAMB36E1                                     r  MEM/MEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[47].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[15]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_12M_1 rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000    83.333    U_CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  U_CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    U_CLK/inst/clk_in1_clk_12M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  U_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    U_CLK/inst/clk_out1_clk_12M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  U_CLK/inst/clkout1_buf/O
                         net (fo=473, routed)         1.710    82.023    MEM/MEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[47].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y33         RAMB36E1                                     r  MEM/MEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[47].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism              0.480    82.504    
                         clock uncertainty           -0.166    82.338    
    RAMB36_X0Y33         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[15])
                                                     -0.515    81.823    MEM/MEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[47].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         81.823    
                         arrival time                         -16.904    
  -------------------------------------------------------------------
                         slack                                 64.919    

Slack (MET) :             65.094ns  (required time - arrival time)
  Source:                 U_AI/U_MICRO/cuenta_reg_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_12M_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            MEM/MEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[40].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[15]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_12M_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_clk_12M_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_out1_clk_12M_1 rise@83.333ns - clk_out1_clk_12M_1 rise@0.000ns)
  Data Path Delay:        17.647ns  (logic 1.220ns (6.913%)  route 16.427ns (93.087%))
  Logic Levels:           4  (LUT3=1 LUT5=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        0.088ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.304ns = ( 82.029 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.912ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_12M_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    U_CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  U_CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    U_CLK/inst/clk_in1_clk_12M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  U_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    U_CLK/inst/clk_out1_clk_12M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  U_CLK/inst/clkout1_buf/O
                         net (fo=473, routed)         1.628    -0.912    U_AI/U_MICRO/clk_out1
    SLICE_X64Y86         FDCE                                         r  U_AI/U_MICRO/cuenta_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y86         FDCE (Prop_fdce_C_Q)         0.456    -0.456 f  U_AI/U_MICRO/cuenta_reg_reg[7]/Q
                         net (fo=9, routed)           1.188     0.732    U_AI/U_MICRO/cuenta_reg[7]
    SLICE_X65Y86         LUT3 (Prop_lut3_I0_O)        0.124     0.856 f  U_AI/U_MICRO/MEM_i_50/O
                         net (fo=2, routed)           0.795     1.651    U_AI/U_MICRO/MEM_i_50_n_0
    SLICE_X63Y87         LUT5 (Prop_lut5_I0_O)        0.124     1.775 r  U_AI/U_MICRO/MEM_i_31/O
                         net (fo=3, routed)           0.000     1.775    U_AI/U_MICRO/MEM_i_31_n_0
    SLICE_X63Y87         MUXF7 (Prop_muxf7_I1_O)      0.217     1.992 r  U_AI/U_MICRO/MEM_i_32/O
                         net (fo=38, routed)          1.283     3.275    ADDR/FSM_sequential_state_reg_reg[0]
    SLICE_X59Y95         LUT6 (Prop_lut6_I5_O)        0.299     3.574 r  ADDR/MEM_i_6/O
                         net (fo=193, routed)        13.161    16.735    MEM/MEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[40].ram.r/prim_noinit.ram/addra[15]
    RAMB36_X0Y32         RAMB36E1                                     r  MEM/MEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[40].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[15]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_12M_1 rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000    83.333    U_CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  U_CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    U_CLK/inst/clk_in1_clk_12M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  U_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    U_CLK/inst/clk_out1_clk_12M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  U_CLK/inst/clkout1_buf/O
                         net (fo=473, routed)         1.716    82.029    MEM/MEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[40].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y32         RAMB36E1                                     r  MEM/MEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[40].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism              0.480    82.510    
                         clock uncertainty           -0.166    82.344    
    RAMB36_X0Y32         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[15])
                                                     -0.515    81.829    MEM/MEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[40].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         81.829    
                         arrival time                         -16.735    
  -------------------------------------------------------------------
                         slack                                 65.094    

Slack (MET) :             65.294ns  (required time - arrival time)
  Source:                 U_AI/U_MICRO/cuenta_reg_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_12M_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            MEM/MEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[40].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[15]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_12M_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_clk_12M_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_out1_clk_12M_1 rise@83.333ns - clk_out1_clk_12M_1 rise@0.000ns)
  Data Path Delay:        17.450ns  (logic 1.220ns (6.991%)  route 16.230ns (93.009%))
  Logic Levels:           4  (LUT3=1 LUT5=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        0.091ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.301ns = ( 82.032 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.912ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_12M_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    U_CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  U_CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    U_CLK/inst/clk_in1_clk_12M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  U_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    U_CLK/inst/clk_out1_clk_12M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  U_CLK/inst/clkout1_buf/O
                         net (fo=473, routed)         1.628    -0.912    U_AI/U_MICRO/clk_out1
    SLICE_X64Y86         FDCE                                         r  U_AI/U_MICRO/cuenta_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y86         FDCE (Prop_fdce_C_Q)         0.456    -0.456 f  U_AI/U_MICRO/cuenta_reg_reg[7]/Q
                         net (fo=9, routed)           1.188     0.732    U_AI/U_MICRO/cuenta_reg[7]
    SLICE_X65Y86         LUT3 (Prop_lut3_I0_O)        0.124     0.856 f  U_AI/U_MICRO/MEM_i_50/O
                         net (fo=2, routed)           0.795     1.651    U_AI/U_MICRO/MEM_i_50_n_0
    SLICE_X63Y87         LUT5 (Prop_lut5_I0_O)        0.124     1.775 r  U_AI/U_MICRO/MEM_i_31/O
                         net (fo=3, routed)           0.000     1.775    U_AI/U_MICRO/MEM_i_31_n_0
    SLICE_X63Y87         MUXF7 (Prop_muxf7_I1_O)      0.217     1.992 r  U_AI/U_MICRO/MEM_i_32/O
                         net (fo=38, routed)          1.283     3.275    ADDR/FSM_sequential_state_reg_reg[0]
    SLICE_X59Y95         LUT6 (Prop_lut6_I5_O)        0.299     3.574 r  ADDR/MEM_i_6/O
                         net (fo=193, routed)        12.964    16.538    MEM/MEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[40].ram.r/prim_noinit.ram/addra[15]
    RAMB36_X0Y31         RAMB36E1                                     r  MEM/MEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[40].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[15]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_12M_1 rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000    83.333    U_CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  U_CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    U_CLK/inst/clk_in1_clk_12M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  U_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    U_CLK/inst/clk_out1_clk_12M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  U_CLK/inst/clkout1_buf/O
                         net (fo=473, routed)         1.719    82.032    MEM/MEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[40].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y31         RAMB36E1                                     r  MEM/MEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[40].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism              0.480    82.513    
                         clock uncertainty           -0.166    82.347    
    RAMB36_X0Y31         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[15])
                                                     -0.515    81.832    MEM/MEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[40].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         81.832    
                         arrival time                         -16.538    
  -------------------------------------------------------------------
                         slack                                 65.294    

Slack (MET) :             65.379ns  (required time - arrival time)
  Source:                 U_AI/U_MICRO/cuenta_reg_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_12M_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            MEM/MEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[40].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_12M_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_clk_12M_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_out1_clk_12M_1 rise@83.333ns - clk_out1_clk_12M_1 rise@0.000ns)
  Data Path Delay:        17.437ns  (logic 1.344ns (7.708%)  route 16.093ns (92.292%))
  Logic Levels:           5  (LUT3=2 LUT5=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        0.091ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.301ns = ( 82.032 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.912ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_12M_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    U_CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  U_CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    U_CLK/inst/clk_in1_clk_12M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  U_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    U_CLK/inst/clk_out1_clk_12M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  U_CLK/inst/clkout1_buf/O
                         net (fo=473, routed)         1.628    -0.912    U_AI/U_MICRO/clk_out1
    SLICE_X64Y86         FDCE                                         r  U_AI/U_MICRO/cuenta_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y86         FDCE (Prop_fdce_C_Q)         0.456    -0.456 f  U_AI/U_MICRO/cuenta_reg_reg[7]/Q
                         net (fo=9, routed)           1.188     0.732    U_AI/U_MICRO/cuenta_reg[7]
    SLICE_X65Y86         LUT3 (Prop_lut3_I0_O)        0.124     0.856 f  U_AI/U_MICRO/MEM_i_50/O
                         net (fo=2, routed)           0.795     1.651    U_AI/U_MICRO/MEM_i_50_n_0
    SLICE_X63Y87         LUT5 (Prop_lut5_I0_O)        0.124     1.775 r  U_AI/U_MICRO/MEM_i_31/O
                         net (fo=3, routed)           0.000     1.775    U_AI/U_MICRO/MEM_i_31_n_0
    SLICE_X63Y87         MUXF7 (Prop_muxf7_I1_O)      0.217     1.992 r  U_AI/U_MICRO/MEM_i_32/O
                         net (fo=38, routed)          1.283     3.275    ADDR/FSM_sequential_state_reg_reg[0]
    SLICE_X59Y95         LUT6 (Prop_lut6_I5_O)        0.299     3.574 f  ADDR/MEM_i_6/O
                         net (fo=193, routed)        12.486    16.061    MEM/MEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[40].ram.r/prim_noinit.ram/addra[15]
    SLICE_X8Y157         LUT3 (Prop_lut3_I1_O)        0.124    16.185 r  MEM/MEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[40].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_ENARDEN_cooolgate_en_gate_10/O
                         net (fo=1, routed)           0.341    16.526    MEM/MEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[40].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_ENARDEN_cooolgate_en_sig_6
    RAMB36_X0Y31         RAMB36E1                                     r  MEM/MEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[40].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_12M_1 rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000    83.333    U_CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  U_CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    U_CLK/inst/clk_in1_clk_12M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  U_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    U_CLK/inst/clk_out1_clk_12M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  U_CLK/inst/clkout1_buf/O
                         net (fo=473, routed)         1.719    82.032    MEM/MEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[40].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y31         RAMB36E1                                     r  MEM/MEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[40].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism              0.480    82.513    
                         clock uncertainty           -0.166    82.347    
    RAMB36_X0Y31         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443    81.904    MEM/MEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[40].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         81.904    
                         arrival time                         -16.526    
  -------------------------------------------------------------------
                         slack                                 65.379    

Slack (MET) :             65.991ns  (required time - arrival time)
  Source:                 U_AI/U_MICRO/cuenta_reg_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_12M_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            MEM/MEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[41].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[15]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_12M_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_clk_12M_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_out1_clk_12M_1 rise@83.333ns - clk_out1_clk_12M_1 rise@0.000ns)
  Data Path Delay:        16.579ns  (logic 1.220ns (7.359%)  route 15.359ns (92.641%))
  Logic Levels:           4  (LUT3=1 LUT5=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.083ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.476ns = ( 81.858 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.912ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_12M_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    U_CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  U_CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    U_CLK/inst/clk_in1_clk_12M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  U_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    U_CLK/inst/clk_out1_clk_12M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  U_CLK/inst/clkout1_buf/O
                         net (fo=473, routed)         1.628    -0.912    U_AI/U_MICRO/clk_out1
    SLICE_X64Y86         FDCE                                         r  U_AI/U_MICRO/cuenta_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y86         FDCE (Prop_fdce_C_Q)         0.456    -0.456 f  U_AI/U_MICRO/cuenta_reg_reg[7]/Q
                         net (fo=9, routed)           1.188     0.732    U_AI/U_MICRO/cuenta_reg[7]
    SLICE_X65Y86         LUT3 (Prop_lut3_I0_O)        0.124     0.856 f  U_AI/U_MICRO/MEM_i_50/O
                         net (fo=2, routed)           0.795     1.651    U_AI/U_MICRO/MEM_i_50_n_0
    SLICE_X63Y87         LUT5 (Prop_lut5_I0_O)        0.124     1.775 r  U_AI/U_MICRO/MEM_i_31/O
                         net (fo=3, routed)           0.000     1.775    U_AI/U_MICRO/MEM_i_31_n_0
    SLICE_X63Y87         MUXF7 (Prop_muxf7_I1_O)      0.217     1.992 r  U_AI/U_MICRO/MEM_i_32/O
                         net (fo=38, routed)          1.283     3.275    ADDR/FSM_sequential_state_reg_reg[0]
    SLICE_X59Y95         LUT6 (Prop_lut6_I5_O)        0.299     3.574 r  ADDR/MEM_i_6/O
                         net (fo=193, routed)        12.093    15.667    MEM/MEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[41].ram.r/prim_noinit.ram/addra[15]
    RAMB36_X0Y29         RAMB36E1                                     r  MEM/MEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[41].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[15]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_12M_1 rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000    83.333    U_CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  U_CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    U_CLK/inst/clk_in1_clk_12M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  U_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    U_CLK/inst/clk_out1_clk_12M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  U_CLK/inst/clkout1_buf/O
                         net (fo=473, routed)         1.545    81.858    MEM/MEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[41].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y29         RAMB36E1                                     r  MEM/MEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[41].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism              0.480    82.338    
                         clock uncertainty           -0.166    82.173    
    RAMB36_X0Y29         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[15])
                                                     -0.515    81.658    MEM/MEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[41].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         81.658    
                         arrival time                         -15.667    
  -------------------------------------------------------------------
                         slack                                 65.991    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.194ns  (arrival time - required time)
  Source:                 FILTR/FIR/R3/reg_signal_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_12M_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            FILTR/FIR/R4/reg_signal_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_12M_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_clk_12M_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_12M_1 rise@0.000ns - clk_out1_clk_12M_1 rise@0.000ns)
  Data Path Delay:        0.341ns  (logic 0.250ns (73.313%)  route 0.091ns (26.687%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_12M_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    U_CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  U_CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    U_CLK/inst/clk_in1_clk_12M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  U_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    U_CLK/inst/clk_out1_clk_12M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  U_CLK/inst/clkout1_buf/O
                         net (fo=473, routed)         0.568    -0.596    FILTR/FIR/R3/CLK
    SLICE_X67Y93         FDCE                                         r  FILTR/FIR/R3/reg_signal_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y93         FDCE (Prop_fdce_C_Q)         0.141    -0.455 r  FILTR/FIR/R3/reg_signal_reg[3]/Q
                         net (fo=2, routed)           0.091    -0.364    FILTR/FIR/R3/Q[3]
    SLICE_X66Y93         LUT6 (Prop_lut6_I0_O)        0.045    -0.319 r  FILTR/FIR/R3/reg_signal[3]_i_6/O
                         net (fo=1, routed)           0.000    -0.319    FILTR/CTRL/reg_signal_reg[3]_6[3]
    SLICE_X66Y93         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064    -0.255 r  FILTR/CTRL/reg_signal_reg[3]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.255    FILTR/FIR/R4/D[3]
    SLICE_X66Y93         FDCE                                         r  FILTR/FIR/R4/reg_signal_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_12M_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    U_CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  U_CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    U_CLK/inst/clk_in1_clk_12M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  U_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    U_CLK/inst/clk_out1_clk_12M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  U_CLK/inst/clkout1_buf/O
                         net (fo=473, routed)         0.840    -0.833    FILTR/FIR/R4/CLK
    SLICE_X66Y93         FDCE                                         r  FILTR/FIR/R4/reg_signal_reg[3]/C
                         clock pessimism              0.250    -0.583    
    SLICE_X66Y93         FDCE (Hold_fdce_C_D)         0.134    -0.449    FILTR/FIR/R4/reg_signal_reg[3]
  -------------------------------------------------------------------
                         required time                          0.449    
                         arrival time                          -0.255    
  -------------------------------------------------------------------
                         slack                                  0.194    

Slack (MET) :             0.208ns  (arrival time - required time)
  Source:                 FILTR/FIR/R3/reg_signal_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_12M_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            FILTR/FIR/R4/reg_signal_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_12M_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_clk_12M_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_12M_1 rise@0.000ns - clk_out1_clk_12M_1 rise@0.000ns)
  Data Path Delay:        0.355ns  (logic 0.256ns (72.064%)  route 0.099ns (27.936%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_12M_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    U_CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  U_CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    U_CLK/inst/clk_in1_clk_12M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  U_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    U_CLK/inst/clk_out1_clk_12M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  U_CLK/inst/clkout1_buf/O
                         net (fo=473, routed)         0.568    -0.596    FILTR/FIR/R3/CLK
    SLICE_X67Y93         FDCE                                         r  FILTR/FIR/R3/reg_signal_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y93         FDCE (Prop_fdce_C_Q)         0.141    -0.455 r  FILTR/FIR/R3/reg_signal_reg[0]/Q
                         net (fo=2, routed)           0.099    -0.356    FILTR/FIR/R3/Q[0]
    SLICE_X66Y93         LUT6 (Prop_lut6_I0_O)        0.045    -0.311 r  FILTR/FIR/R3/reg_signal[3]_i_9/O
                         net (fo=1, routed)           0.000    -0.311    FILTR/CTRL/reg_signal_reg[3]_6[0]
    SLICE_X66Y93         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070    -0.241 r  FILTR/CTRL/reg_signal_reg[3]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.241    FILTR/FIR/R4/D[0]
    SLICE_X66Y93         FDCE                                         r  FILTR/FIR/R4/reg_signal_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_12M_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    U_CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  U_CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    U_CLK/inst/clk_in1_clk_12M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  U_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    U_CLK/inst/clk_out1_clk_12M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  U_CLK/inst/clkout1_buf/O
                         net (fo=473, routed)         0.840    -0.833    FILTR/FIR/R4/CLK
    SLICE_X66Y93         FDCE                                         r  FILTR/FIR/R4/reg_signal_reg[0]/C
                         clock pessimism              0.250    -0.583    
    SLICE_X66Y93         FDCE (Hold_fdce_C_D)         0.134    -0.449    FILTR/FIR/R4/reg_signal_reg[0]
  -------------------------------------------------------------------
                         required time                          0.449    
                         arrival time                          -0.241    
  -------------------------------------------------------------------
                         slack                                  0.208    

Slack (MET) :             0.226ns  (arrival time - required time)
  Source:                 ADDR/last_address_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_12M_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            ADDR/last_record_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_12M_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_clk_12M_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_12M_1 rise@0.000ns - clk_out1_clk_12M_1 rise@0.000ns)
  Data Path Delay:        0.335ns  (logic 0.209ns (62.439%)  route 0.126ns (37.561%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_12M_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    U_CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  U_CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    U_CLK/inst/clk_in1_clk_12M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  U_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    U_CLK/inst/clk_out1_clk_12M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  U_CLK/inst/clkout1_buf/O
                         net (fo=473, routed)         0.564    -0.600    ADDR/CLK
    SLICE_X60Y89         FDCE                                         r  ADDR/last_address_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y89         FDCE (Prop_fdce_C_Q)         0.164    -0.436 r  ADDR/last_address_reg_reg[3]/Q
                         net (fo=6, routed)           0.126    -0.311    U_AI/U_MICRO/last_address_reg_reg[18][3]
    SLICE_X59Y90         LUT6 (Prop_lut6_I0_O)        0.045    -0.266 r  U_AI/U_MICRO/last_record_reg[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.266    ADDR/last_address_reg_reg[18]_0[3]
    SLICE_X59Y90         FDCE                                         r  ADDR/last_record_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_12M_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    U_CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  U_CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    U_CLK/inst/clk_in1_clk_12M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  U_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    U_CLK/inst/clk_out1_clk_12M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  U_CLK/inst/clkout1_buf/O
                         net (fo=473, routed)         0.836    -0.837    ADDR/CLK
    SLICE_X59Y90         FDCE                                         r  ADDR/last_record_reg_reg[3]/C
                         clock pessimism              0.254    -0.583    
    SLICE_X59Y90         FDCE (Hold_fdce_C_D)         0.092    -0.491    ADDR/last_record_reg_reg[3]
  -------------------------------------------------------------------
                         required time                          0.491    
                         arrival time                          -0.266    
  -------------------------------------------------------------------
                         slack                                  0.226    

Slack (MET) :             0.227ns  (arrival time - required time)
  Source:                 FILTR/FIR/R3/reg_signal_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_12M_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            FILTR/FIR/R4/reg_signal_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_12M_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_clk_12M_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_12M_1 rise@0.000ns - clk_out1_clk_12M_1 rise@0.000ns)
  Data Path Delay:        0.377ns  (logic 0.256ns (67.897%)  route 0.121ns (32.103%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_12M_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    U_CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  U_CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    U_CLK/inst/clk_in1_clk_12M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  U_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    U_CLK/inst/clk_out1_clk_12M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  U_CLK/inst/clkout1_buf/O
                         net (fo=473, routed)         0.568    -0.596    FILTR/FIR/R3/CLK
    SLICE_X67Y95         FDCE                                         r  FILTR/FIR/R3/reg_signal_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y95         FDCE (Prop_fdce_C_Q)         0.141    -0.455 r  FILTR/FIR/R3/reg_signal_reg[4]/Q
                         net (fo=2, routed)           0.121    -0.334    FILTR/FIR/R3/Q[4]
    SLICE_X66Y94         LUT6 (Prop_lut6_I0_O)        0.045    -0.289 r  FILTR/FIR/R3/reg_signal[7]_i_8/O
                         net (fo=1, routed)           0.000    -0.289    FILTR/CTRL/reg_signal_reg[7]_7[0]
    SLICE_X66Y94         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070    -0.219 r  FILTR/CTRL/reg_signal_reg[7]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.219    FILTR/FIR/R4/D[4]
    SLICE_X66Y94         FDCE                                         r  FILTR/FIR/R4/reg_signal_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_12M_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    U_CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  U_CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    U_CLK/inst/clk_in1_clk_12M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  U_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    U_CLK/inst/clk_out1_clk_12M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  U_CLK/inst/clkout1_buf/O
                         net (fo=473, routed)         0.840    -0.833    FILTR/FIR/R4/CLK
    SLICE_X66Y94         FDCE                                         r  FILTR/FIR/R4/reg_signal_reg[4]/C
                         clock pessimism              0.253    -0.580    
    SLICE_X66Y94         FDCE (Hold_fdce_C_D)         0.134    -0.446    FILTR/FIR/R4/reg_signal_reg[4]
  -------------------------------------------------------------------
                         required time                          0.446    
                         arrival time                          -0.219    
  -------------------------------------------------------------------
                         slack                                  0.227    

Slack (MET) :             0.237ns  (arrival time - required time)
  Source:                 FILTR/CTRL/x3_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_12M_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            FILTR/CTRL/x4_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_12M_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_clk_12M_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_12M_1 rise@0.000ns - clk_out1_clk_12M_1 rise@0.000ns)
  Data Path Delay:        0.345ns  (logic 0.209ns (60.543%)  route 0.136ns (39.457%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.835ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_12M_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    U_CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  U_CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    U_CLK/inst/clk_in1_clk_12M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  U_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    U_CLK/inst/clk_out1_clk_12M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  U_CLK/inst/clkout1_buf/O
                         net (fo=473, routed)         0.566    -0.598    FILTR/CTRL/CLK
    SLICE_X70Y88         FDCE                                         r  FILTR/CTRL/x3_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y88         FDCE (Prop_fdce_C_Q)         0.164    -0.434 r  FILTR/CTRL/x3_reg_reg[0]/Q
                         net (fo=2, routed)           0.136    -0.298    U_AI/U_PWM/x3_reg_reg[7]_0[0]
    SLICE_X69Y88         LUT2 (Prop_lut2_I1_O)        0.045    -0.253 r  U_AI/U_PWM/x4_reg[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.253    FILTR/CTRL/sample_request_reg_4[0]
    SLICE_X69Y88         FDCE                                         r  FILTR/CTRL/x4_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_12M_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    U_CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  U_CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    U_CLK/inst/clk_in1_clk_12M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  U_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    U_CLK/inst/clk_out1_clk_12M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  U_CLK/inst/clkout1_buf/O
                         net (fo=473, routed)         0.838    -0.835    FILTR/CTRL/CLK
    SLICE_X69Y88         FDCE                                         r  FILTR/CTRL/x4_reg_reg[0]/C
                         clock pessimism              0.253    -0.582    
    SLICE_X69Y88         FDCE (Hold_fdce_C_D)         0.092    -0.490    FILTR/CTRL/x4_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          0.490    
                         arrival time                          -0.253    
  -------------------------------------------------------------------
                         slack                                  0.237    

Slack (MET) :             0.237ns  (arrival time - required time)
  Source:                 U_AI/U_MICRO/dato2_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_12M_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            U_AI/U_MICRO/dato2_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_12M_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_clk_12M_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_12M_1 rise@0.000ns - clk_out1_clk_12M_1 rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.209ns (58.341%)  route 0.149ns (41.659%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_12M_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    U_CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  U_CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    U_CLK/inst/clk_in1_clk_12M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  U_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    U_CLK/inst/clk_out1_clk_12M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  U_CLK/inst/clkout1_buf/O
                         net (fo=473, routed)         0.564    -0.600    U_AI/U_MICRO/clk_out1
    SLICE_X62Y86         FDCE                                         r  U_AI/U_MICRO/dato2_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y86         FDCE (Prop_fdce_C_Q)         0.164    -0.436 r  U_AI/U_MICRO/dato2_reg_reg[3]/Q
                         net (fo=5, routed)           0.149    -0.287    U_AI/U_MICRO/dato2_reg[3]
    SLICE_X62Y86         LUT6 (Prop_lut6_I3_O)        0.045    -0.242 r  U_AI/U_MICRO/dato2_reg[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.242    U_AI/U_MICRO/dato2_reg[3]_i_1_n_0
    SLICE_X62Y86         FDCE                                         r  U_AI/U_MICRO/dato2_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_12M_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    U_CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  U_CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    U_CLK/inst/clk_in1_clk_12M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  U_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    U_CLK/inst/clk_out1_clk_12M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  U_CLK/inst/clkout1_buf/O
                         net (fo=473, routed)         0.834    -0.839    U_AI/U_MICRO/clk_out1
    SLICE_X62Y86         FDCE                                         r  U_AI/U_MICRO/dato2_reg_reg[3]/C
                         clock pessimism              0.239    -0.600    
    SLICE_X62Y86         FDCE (Hold_fdce_C_D)         0.121    -0.479    U_AI/U_MICRO/dato2_reg_reg[3]
  -------------------------------------------------------------------
                         required time                          0.479    
                         arrival time                          -0.242    
  -------------------------------------------------------------------
                         slack                                  0.237    

Slack (MET) :             0.243ns  (arrival time - required time)
  Source:                 FILTR/FIR/R3/reg_signal_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_12M_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            FILTR/FIR/R4/reg_signal_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_12M_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_clk_12M_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_12M_1 rise@0.000ns - clk_out1_clk_12M_1 rise@0.000ns)
  Data Path Delay:        0.390ns  (logic 0.291ns (74.570%)  route 0.099ns (25.430%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_12M_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    U_CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  U_CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    U_CLK/inst/clk_in1_clk_12M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  U_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    U_CLK/inst/clk_out1_clk_12M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  U_CLK/inst/clkout1_buf/O
                         net (fo=473, routed)         0.568    -0.596    FILTR/FIR/R3/CLK
    SLICE_X67Y93         FDCE                                         r  FILTR/FIR/R3/reg_signal_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y93         FDCE (Prop_fdce_C_Q)         0.141    -0.455 r  FILTR/FIR/R3/reg_signal_reg[0]/Q
                         net (fo=2, routed)           0.099    -0.356    FILTR/FIR/R3/Q[0]
    SLICE_X66Y93         LUT6 (Prop_lut6_I0_O)        0.045    -0.311 r  FILTR/FIR/R3/reg_signal[3]_i_9/O
                         net (fo=1, routed)           0.000    -0.311    FILTR/CTRL/reg_signal_reg[3]_6[0]
    SLICE_X66Y93         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.105    -0.206 r  FILTR/CTRL/reg_signal_reg[3]_i_1/O[1]
                         net (fo=1, routed)           0.000    -0.206    FILTR/FIR/R4/D[1]
    SLICE_X66Y93         FDCE                                         r  FILTR/FIR/R4/reg_signal_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_12M_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    U_CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  U_CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    U_CLK/inst/clk_in1_clk_12M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  U_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    U_CLK/inst/clk_out1_clk_12M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  U_CLK/inst/clkout1_buf/O
                         net (fo=473, routed)         0.840    -0.833    FILTR/FIR/R4/CLK
    SLICE_X66Y93         FDCE                                         r  FILTR/FIR/R4/reg_signal_reg[1]/C
                         clock pessimism              0.250    -0.583    
    SLICE_X66Y93         FDCE (Hold_fdce_C_D)         0.134    -0.449    FILTR/FIR/R4/reg_signal_reg[1]
  -------------------------------------------------------------------
                         required time                          0.449    
                         arrival time                          -0.206    
  -------------------------------------------------------------------
                         slack                                  0.243    

Slack (MET) :             0.246ns  (arrival time - required time)
  Source:                 U_AI/U_MICRO/cuenta_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_12M_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            U_AI/U_MICRO/cuenta_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_12M_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_clk_12M_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_12M_1 rise@0.000ns - clk_out1_clk_12M_1 rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.209ns (55.991%)  route 0.164ns (44.009%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_12M_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    U_CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  U_CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    U_CLK/inst/clk_in1_clk_12M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  U_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    U_CLK/inst/clk_out1_clk_12M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  U_CLK/inst/clkout1_buf/O
                         net (fo=473, routed)         0.565    -0.599    U_AI/U_MICRO/clk_out1
    SLICE_X62Y87         FDCE                                         r  U_AI/U_MICRO/cuenta_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y87         FDCE (Prop_fdce_C_Q)         0.164    -0.435 r  U_AI/U_MICRO/cuenta_reg_reg[1]/Q
                         net (fo=13, routed)          0.164    -0.271    U_AI/U_MICRO/cuenta_reg[1]
    SLICE_X64Y86         LUT6 (Prop_lut6_I2_O)        0.045    -0.226 r  U_AI/U_MICRO/cuenta_reg[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.226    U_AI/U_MICRO/cuenta[3]
    SLICE_X64Y86         FDCE                                         r  U_AI/U_MICRO/cuenta_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_12M_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    U_CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  U_CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    U_CLK/inst/clk_in1_clk_12M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  U_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    U_CLK/inst/clk_out1_clk_12M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  U_CLK/inst/clkout1_buf/O
                         net (fo=473, routed)         0.835    -0.838    U_AI/U_MICRO/clk_out1
    SLICE_X64Y86         FDCE                                         r  U_AI/U_MICRO/cuenta_reg_reg[3]/C
                         clock pessimism              0.275    -0.563    
    SLICE_X64Y86         FDCE (Hold_fdce_C_D)         0.091    -0.472    U_AI/U_MICRO/cuenta_reg_reg[3]
  -------------------------------------------------------------------
                         required time                          0.472    
                         arrival time                          -0.226    
  -------------------------------------------------------------------
                         slack                                  0.246    

Slack (MET) :             0.248ns  (arrival time - required time)
  Source:                 FILTR/CTRL/x0_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_12M_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            FILTR/CTRL/x1_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_12M_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_clk_12M_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_12M_1 rise@0.000ns - clk_out1_clk_12M_1 rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.186ns (48.399%)  route 0.198ns (51.601%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.835ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_12M_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    U_CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  U_CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    U_CLK/inst/clk_in1_clk_12M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  U_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    U_CLK/inst/clk_out1_clk_12M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  U_CLK/inst/clkout1_buf/O
                         net (fo=473, routed)         0.566    -0.598    FILTR/CTRL/CLK
    SLICE_X69Y88         FDCE                                         r  FILTR/CTRL/x0_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y88         FDCE (Prop_fdce_C_Q)         0.141    -0.457 r  FILTR/CTRL/x0_reg_reg[0]/Q
                         net (fo=2, routed)           0.198    -0.259    U_AI/U_PWM/x0_reg_reg[7]_0[0]
    SLICE_X70Y88         LUT2 (Prop_lut2_I1_O)        0.045    -0.214 r  U_AI/U_PWM/x1_reg[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.214    FILTR/CTRL/sample_request_reg_1[0]
    SLICE_X70Y88         FDCE                                         r  FILTR/CTRL/x1_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_12M_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    U_CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  U_CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    U_CLK/inst/clk_in1_clk_12M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  U_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    U_CLK/inst/clk_out1_clk_12M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  U_CLK/inst/clkout1_buf/O
                         net (fo=473, routed)         0.838    -0.835    FILTR/CTRL/CLK
    SLICE_X70Y88         FDCE                                         r  FILTR/CTRL/x1_reg_reg[0]/C
                         clock pessimism              0.253    -0.582    
    SLICE_X70Y88         FDCE (Hold_fdce_C_D)         0.120    -0.462    FILTR/CTRL/x1_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          0.462    
                         arrival time                          -0.214    
  -------------------------------------------------------------------
                         slack                                  0.248    

Slack (MET) :             0.251ns  (arrival time - required time)
  Source:                 U_AI/U_MICRO/cuenta_reg_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_12M_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            U_AI/U_MICRO/cuenta_reg_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_12M_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_clk_12M_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_12M_1 rise@0.000ns - clk_out1_clk_12M_1 rise@0.000ns)
  Data Path Delay:        0.343ns  (logic 0.186ns (54.254%)  route 0.157ns (45.746%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_12M_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    U_CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  U_CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    U_CLK/inst/clk_in1_clk_12M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  U_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    U_CLK/inst/clk_out1_clk_12M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  U_CLK/inst/clkout1_buf/O
                         net (fo=473, routed)         0.564    -0.600    U_AI/U_MICRO/clk_out1
    SLICE_X64Y86         FDCE                                         r  U_AI/U_MICRO/cuenta_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y86         FDCE (Prop_fdce_C_Q)         0.141    -0.459 r  U_AI/U_MICRO/cuenta_reg_reg[7]/Q
                         net (fo=9, routed)           0.157    -0.302    U_AI/U_MICRO/cuenta_reg[7]
    SLICE_X64Y86         LUT6 (Prop_lut6_I4_O)        0.045    -0.257 r  U_AI/U_MICRO/cuenta_reg[7]_i_1/O
                         net (fo=1, routed)           0.000    -0.257    U_AI/U_MICRO/cuenta[7]
    SLICE_X64Y86         FDCE                                         r  U_AI/U_MICRO/cuenta_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_12M_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    U_CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  U_CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    U_CLK/inst/clk_in1_clk_12M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  U_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    U_CLK/inst/clk_out1_clk_12M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  U_CLK/inst/clkout1_buf/O
                         net (fo=473, routed)         0.835    -0.838    U_AI/U_MICRO/clk_out1
    SLICE_X64Y86         FDCE                                         r  U_AI/U_MICRO/cuenta_reg_reg[7]/C
                         clock pessimism              0.238    -0.600    
    SLICE_X64Y86         FDCE (Hold_fdce_C_D)         0.092    -0.508    U_AI/U_MICRO/cuenta_reg_reg[7]
  -------------------------------------------------------------------
                         required time                          0.508    
                         arrival time                          -0.257    
  -------------------------------------------------------------------
                         slack                                  0.251    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_12M_1
Waveform(ns):       { 0.000 41.667 }
Period(ns):         83.333
Sources:            { U_CLK/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         83.333      80.441     RAMB36_X1Y7      MEM/MEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         83.333      80.441     RAMB36_X0Y15     MEM/MEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         83.333      80.441     RAMB36_X0Y4      MEM/MEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         83.333      80.441     RAMB36_X3Y10     MEM/MEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         83.333      80.441     RAMB36_X2Y17     MEM/MEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[29].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         83.333      80.441     RAMB36_X3Y28     MEM/MEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[33].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         83.333      80.441     RAMB36_X3Y25     MEM/MEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[37].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         83.333      80.441     RAMB36_X0Y29     MEM/MEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[41].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         83.333      80.441     RAMB36_X1Y37     MEM/MEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[45].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         83.333      80.441     RAMB36_X0Y27     MEM/MEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       83.333      130.027    MMCME2_ADV_X1Y2  U_CLK/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    FDCE/C              n/a            0.500         41.667      41.167     SLICE_X57Y91     ADDR/address_standby_reg[10]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         41.667      41.167     SLICE_X56Y92     ADDR/address_standby_reg[11]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         41.667      41.167     SLICE_X56Y92     ADDR/address_standby_reg[12]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         41.667      41.167     SLICE_X58Y93     ADDR/address_standby_reg[13]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         41.667      41.167     SLICE_X56Y92     ADDR/address_standby_reg[14]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         41.667      41.167     SLICE_X58Y95     ADDR/address_standby_reg[15]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         41.667      41.167     SLICE_X58Y95     ADDR/address_standby_reg[17]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         41.667      41.167     SLICE_X58Y95     ADDR/address_standby_reg[18]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         41.667      41.167     SLICE_X57Y91     ADDR/address_standby_reg[1]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         41.667      41.167     SLICE_X57Y91     ADDR/address_standby_reg[4]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         41.667      41.167     SLICE_X58Y90     ADDR/address_standby_reg[0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         41.667      41.167     SLICE_X57Y91     ADDR/address_standby_reg[10]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         41.667      41.167     SLICE_X56Y92     ADDR/address_standby_reg[11]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         41.667      41.167     SLICE_X56Y92     ADDR/address_standby_reg[12]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         41.667      41.167     SLICE_X56Y92     ADDR/address_standby_reg[14]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         41.667      41.167     SLICE_X57Y91     ADDR/address_standby_reg[1]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         41.667      41.167     SLICE_X58Y90     ADDR/address_standby_reg[3]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         41.667      41.167     SLICE_X57Y91     ADDR/address_standby_reg[4]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         41.667      41.167     SLICE_X58Y90     ADDR/address_standby_reg[5]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         41.667      41.167     SLICE_X60Y92     ADDR/address_standby_reg[6]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_12M_1
  To Clock:  clkfbout_clk_12M_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       47.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_12M_1
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { U_CLK/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         50.000      47.845     BUFGCTRL_X0Y17   U_CLK/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y2  U_CLK/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y2  U_CLK/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       50.000      50.000     MMCME2_ADV_X1Y2  U_CLK/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       50.000      163.360    MMCME2_ADV_X1Y2  U_CLK/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_12M_1
  To Clock:  clk_out1_clk_12M

Setup :            0  Failing Endpoints,  Worst Slack       64.104ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.018ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             64.104ns  (required time - arrival time)
  Source:                 U_AI/U_MICRO/cuenta_reg_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_12M_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            MEM/MEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[15]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_12M  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_clk_12M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_out1_clk_12M rise@83.333ns - clk_out1_clk_12M_1 rise@0.000ns)
  Data Path Delay:        18.625ns  (logic 1.220ns (6.550%)  route 17.405ns (93.450%))
  Logic Levels:           4  (LUT3=1 LUT5=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        0.087ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.305ns = ( 82.028 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.912ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_12M_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    U_CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  U_CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    U_CLK/inst/clk_in1_clk_12M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  U_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    U_CLK/inst/clk_out1_clk_12M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  U_CLK/inst/clkout1_buf/O
                         net (fo=473, routed)         1.628    -0.912    U_AI/U_MICRO/clk_out1
    SLICE_X64Y86         FDCE                                         r  U_AI/U_MICRO/cuenta_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y86         FDCE (Prop_fdce_C_Q)         0.456    -0.456 f  U_AI/U_MICRO/cuenta_reg_reg[7]/Q
                         net (fo=9, routed)           1.188     0.732    U_AI/U_MICRO/cuenta_reg[7]
    SLICE_X65Y86         LUT3 (Prop_lut3_I0_O)        0.124     0.856 f  U_AI/U_MICRO/MEM_i_50/O
                         net (fo=2, routed)           0.795     1.651    U_AI/U_MICRO/MEM_i_50_n_0
    SLICE_X63Y87         LUT5 (Prop_lut5_I0_O)        0.124     1.775 r  U_AI/U_MICRO/MEM_i_31/O
                         net (fo=3, routed)           0.000     1.775    U_AI/U_MICRO/MEM_i_31_n_0
    SLICE_X63Y87         MUXF7 (Prop_muxf7_I1_O)      0.217     1.992 r  U_AI/U_MICRO/MEM_i_32/O
                         net (fo=38, routed)          1.283     3.275    ADDR/FSM_sequential_state_reg_reg[0]
    SLICE_X59Y95         LUT6 (Prop_lut6_I5_O)        0.299     3.574 r  ADDR/MEM_i_6/O
                         net (fo=193, routed)        14.139    17.714    MEM/MEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addra[15]
    RAMB36_X0Y36         RAMB36E1                                     r  MEM/MEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[15]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_12M rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000    83.333    U_CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  U_CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    U_CLK/inst/clk_in1_clk_12M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  U_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    U_CLK/inst/clk_out1_clk_12M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  U_CLK/inst/clkout1_buf/O
                         net (fo=473, routed)         1.715    82.028    MEM/MEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y36         RAMB36E1                                     r  MEM/MEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism              0.480    82.509    
                         clock uncertainty           -0.176    82.332    
    RAMB36_X0Y36         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[15])
                                                     -0.515    81.817    MEM/MEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         81.817    
                         arrival time                         -17.714    
  -------------------------------------------------------------------
                         slack                                 64.104    

Slack (MET) :             64.525ns  (required time - arrival time)
  Source:                 U_AI/U_MICRO/cuenta_reg_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_12M_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            MEM/MEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[15]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_12M  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_clk_12M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_out1_clk_12M rise@83.333ns - clk_out1_clk_12M_1 rise@0.000ns)
  Data Path Delay:        18.199ns  (logic 1.220ns (6.704%)  route 16.979ns (93.296%))
  Logic Levels:           4  (LUT3=1 LUT5=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        0.082ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.310ns = ( 82.023 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.912ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_12M_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    U_CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  U_CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    U_CLK/inst/clk_in1_clk_12M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  U_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    U_CLK/inst/clk_out1_clk_12M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  U_CLK/inst/clkout1_buf/O
                         net (fo=473, routed)         1.628    -0.912    U_AI/U_MICRO/clk_out1
    SLICE_X64Y86         FDCE                                         r  U_AI/U_MICRO/cuenta_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y86         FDCE (Prop_fdce_C_Q)         0.456    -0.456 f  U_AI/U_MICRO/cuenta_reg_reg[7]/Q
                         net (fo=9, routed)           1.188     0.732    U_AI/U_MICRO/cuenta_reg[7]
    SLICE_X65Y86         LUT3 (Prop_lut3_I0_O)        0.124     0.856 f  U_AI/U_MICRO/MEM_i_50/O
                         net (fo=2, routed)           0.795     1.651    U_AI/U_MICRO/MEM_i_50_n_0
    SLICE_X63Y87         LUT5 (Prop_lut5_I0_O)        0.124     1.775 r  U_AI/U_MICRO/MEM_i_31/O
                         net (fo=3, routed)           0.000     1.775    U_AI/U_MICRO/MEM_i_31_n_0
    SLICE_X63Y87         MUXF7 (Prop_muxf7_I1_O)      0.217     1.992 r  U_AI/U_MICRO/MEM_i_32/O
                         net (fo=38, routed)          1.283     3.275    ADDR/FSM_sequential_state_reg_reg[0]
    SLICE_X59Y95         LUT6 (Prop_lut6_I5_O)        0.299     3.574 r  ADDR/MEM_i_6/O
                         net (fo=193, routed)        13.713    17.287    MEM/MEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addra[15]
    RAMB36_X0Y35         RAMB36E1                                     r  MEM/MEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[15]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_12M rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000    83.333    U_CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  U_CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    U_CLK/inst/clk_in1_clk_12M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  U_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    U_CLK/inst/clk_out1_clk_12M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  U_CLK/inst/clkout1_buf/O
                         net (fo=473, routed)         1.710    82.023    MEM/MEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y35         RAMB36E1                                     r  MEM/MEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism              0.480    82.504    
                         clock uncertainty           -0.176    82.327    
    RAMB36_X0Y35         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[15])
                                                     -0.515    81.812    MEM/MEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         81.812    
                         arrival time                         -17.287    
  -------------------------------------------------------------------
                         slack                                 64.525    

Slack (MET) :             64.596ns  (required time - arrival time)
  Source:                 U_AI/U_MICRO/cuenta_reg_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_12M_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            MEM/MEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_12M  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_clk_12M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_out1_clk_12M rise@83.333ns - clk_out1_clk_12M_1 rise@0.000ns)
  Data Path Delay:        18.200ns  (logic 1.344ns (7.385%)  route 16.856ns (92.615%))
  Logic Levels:           5  (LUT3=2 LUT5=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        0.082ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.310ns = ( 82.023 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.912ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_12M_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    U_CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  U_CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    U_CLK/inst/clk_in1_clk_12M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  U_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    U_CLK/inst/clk_out1_clk_12M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  U_CLK/inst/clkout1_buf/O
                         net (fo=473, routed)         1.628    -0.912    U_AI/U_MICRO/clk_out1
    SLICE_X64Y86         FDCE                                         r  U_AI/U_MICRO/cuenta_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y86         FDCE (Prop_fdce_C_Q)         0.456    -0.456 f  U_AI/U_MICRO/cuenta_reg_reg[7]/Q
                         net (fo=9, routed)           1.188     0.732    U_AI/U_MICRO/cuenta_reg[7]
    SLICE_X65Y86         LUT3 (Prop_lut3_I0_O)        0.124     0.856 f  U_AI/U_MICRO/MEM_i_50/O
                         net (fo=2, routed)           0.795     1.651    U_AI/U_MICRO/MEM_i_50_n_0
    SLICE_X63Y87         LUT5 (Prop_lut5_I0_O)        0.124     1.775 r  U_AI/U_MICRO/MEM_i_31/O
                         net (fo=3, routed)           0.000     1.775    U_AI/U_MICRO/MEM_i_31_n_0
    SLICE_X63Y87         MUXF7 (Prop_muxf7_I1_O)      0.217     1.992 r  U_AI/U_MICRO/MEM_i_32/O
                         net (fo=38, routed)          1.283     3.275    ADDR/FSM_sequential_state_reg_reg[0]
    SLICE_X59Y95         LUT6 (Prop_lut6_I5_O)        0.299     3.574 f  ADDR/MEM_i_6/O
                         net (fo=193, routed)        12.489    16.064    MEM/MEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addra[15]
    SLICE_X8Y157         LUT3 (Prop_lut3_I1_O)        0.124    16.188 r  MEM/MEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_ENARDEN_cooolgate_en_gate_2/O
                         net (fo=1, routed)           1.100    17.288    MEM/MEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_ENARDEN_cooolgate_en_sig_2
    RAMB36_X0Y35         RAMB36E1                                     r  MEM/MEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_12M rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000    83.333    U_CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  U_CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    U_CLK/inst/clk_in1_clk_12M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  U_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    U_CLK/inst/clk_out1_clk_12M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  U_CLK/inst/clkout1_buf/O
                         net (fo=473, routed)         1.710    82.023    MEM/MEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y35         RAMB36E1                                     r  MEM/MEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism              0.480    82.504    
                         clock uncertainty           -0.176    82.327    
    RAMB36_X0Y35         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443    81.884    MEM/MEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         81.884    
                         arrival time                         -17.288    
  -------------------------------------------------------------------
                         slack                                 64.596    

Slack (MET) :             64.615ns  (required time - arrival time)
  Source:                 U_AI/U_MICRO/cuenta_reg_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_12M_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            MEM/MEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[47].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[15]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_12M  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_clk_12M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_out1_clk_12M rise@83.333ns - clk_out1_clk_12M_1 rise@0.000ns)
  Data Path Delay:        18.103ns  (logic 1.220ns (6.739%)  route 16.883ns (93.261%))
  Logic Levels:           4  (LUT3=1 LUT5=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        0.076ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.316ns = ( 82.017 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.912ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_12M_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    U_CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  U_CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    U_CLK/inst/clk_in1_clk_12M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  U_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    U_CLK/inst/clk_out1_clk_12M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  U_CLK/inst/clkout1_buf/O
                         net (fo=473, routed)         1.628    -0.912    U_AI/U_MICRO/clk_out1
    SLICE_X64Y86         FDCE                                         r  U_AI/U_MICRO/cuenta_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y86         FDCE (Prop_fdce_C_Q)         0.456    -0.456 f  U_AI/U_MICRO/cuenta_reg_reg[7]/Q
                         net (fo=9, routed)           1.188     0.732    U_AI/U_MICRO/cuenta_reg[7]
    SLICE_X65Y86         LUT3 (Prop_lut3_I0_O)        0.124     0.856 f  U_AI/U_MICRO/MEM_i_50/O
                         net (fo=2, routed)           0.795     1.651    U_AI/U_MICRO/MEM_i_50_n_0
    SLICE_X63Y87         LUT5 (Prop_lut5_I0_O)        0.124     1.775 r  U_AI/U_MICRO/MEM_i_31/O
                         net (fo=3, routed)           0.000     1.775    U_AI/U_MICRO/MEM_i_31_n_0
    SLICE_X63Y87         MUXF7 (Prop_muxf7_I1_O)      0.217     1.992 r  U_AI/U_MICRO/MEM_i_32/O
                         net (fo=38, routed)          1.283     3.275    ADDR/FSM_sequential_state_reg_reg[0]
    SLICE_X59Y95         LUT6 (Prop_lut6_I5_O)        0.299     3.574 r  ADDR/MEM_i_6/O
                         net (fo=193, routed)        13.617    17.191    MEM/MEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[47].ram.r/prim_noinit.ram/addra[15]
    RAMB36_X0Y34         RAMB36E1                                     r  MEM/MEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[47].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[15]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_12M rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000    83.333    U_CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  U_CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    U_CLK/inst/clk_in1_clk_12M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  U_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    U_CLK/inst/clk_out1_clk_12M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  U_CLK/inst/clkout1_buf/O
                         net (fo=473, routed)         1.704    82.017    MEM/MEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[47].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y34         RAMB36E1                                     r  MEM/MEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[47].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism              0.480    82.498    
                         clock uncertainty           -0.176    82.321    
    RAMB36_X0Y34         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[15])
                                                     -0.515    81.806    MEM/MEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[47].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         81.806    
                         arrival time                         -17.191    
  -------------------------------------------------------------------
                         slack                                 64.615    

Slack (MET) :             64.873ns  (required time - arrival time)
  Source:                 U_AI/U_MICRO/cuenta_reg_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_12M_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            MEM/MEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[41].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_12M  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_clk_12M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_out1_clk_12M rise@83.333ns - clk_out1_clk_12M_1 rise@0.000ns)
  Data Path Delay:        17.757ns  (logic 1.344ns (7.569%)  route 16.413ns (92.431%))
  Logic Levels:           5  (LUT3=2 LUT5=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.083ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.476ns = ( 81.858 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.912ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_12M_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    U_CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  U_CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    U_CLK/inst/clk_in1_clk_12M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  U_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    U_CLK/inst/clk_out1_clk_12M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  U_CLK/inst/clkout1_buf/O
                         net (fo=473, routed)         1.628    -0.912    U_AI/U_MICRO/clk_out1
    SLICE_X64Y86         FDCE                                         r  U_AI/U_MICRO/cuenta_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y86         FDCE (Prop_fdce_C_Q)         0.456    -0.456 f  U_AI/U_MICRO/cuenta_reg_reg[7]/Q
                         net (fo=9, routed)           1.188     0.732    U_AI/U_MICRO/cuenta_reg[7]
    SLICE_X65Y86         LUT3 (Prop_lut3_I0_O)        0.124     0.856 f  U_AI/U_MICRO/MEM_i_50/O
                         net (fo=2, routed)           0.795     1.651    U_AI/U_MICRO/MEM_i_50_n_0
    SLICE_X63Y87         LUT5 (Prop_lut5_I0_O)        0.124     1.775 r  U_AI/U_MICRO/MEM_i_31/O
                         net (fo=3, routed)           0.000     1.775    U_AI/U_MICRO/MEM_i_31_n_0
    SLICE_X63Y87         MUXF7 (Prop_muxf7_I1_O)      0.217     1.992 r  U_AI/U_MICRO/MEM_i_32/O
                         net (fo=38, routed)          1.283     3.275    ADDR/FSM_sequential_state_reg_reg[0]
    SLICE_X59Y95         LUT6 (Prop_lut6_I5_O)        0.299     3.574 f  ADDR/MEM_i_6/O
                         net (fo=193, routed)        12.325    15.899    MEM/MEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[41].ram.r/prim_noinit.ram/addra[15]
    SLICE_X8Y138         LUT3 (Prop_lut3_I1_O)        0.124    16.023 r  MEM/MEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[41].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_ENARDEN_cooolgate_en_gate_129/O
                         net (fo=1, routed)           0.822    16.846    MEM/MEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[41].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_ENARDEN_cooolgate_en_sig_69
    RAMB36_X0Y29         RAMB36E1                                     r  MEM/MEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[41].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_12M rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000    83.333    U_CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  U_CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    U_CLK/inst/clk_in1_clk_12M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  U_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    U_CLK/inst/clk_out1_clk_12M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  U_CLK/inst/clkout1_buf/O
                         net (fo=473, routed)         1.545    81.858    MEM/MEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[41].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y29         RAMB36E1                                     r  MEM/MEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[41].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism              0.480    82.338    
                         clock uncertainty           -0.176    82.162    
    RAMB36_X0Y29         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443    81.719    MEM/MEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[41].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         81.719    
                         arrival time                         -16.846    
  -------------------------------------------------------------------
                         slack                                 64.873    

Slack (MET) :             64.908ns  (required time - arrival time)
  Source:                 U_AI/U_MICRO/cuenta_reg_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_12M_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            MEM/MEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[47].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[15]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_12M  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_clk_12M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_out1_clk_12M rise@83.333ns - clk_out1_clk_12M_1 rise@0.000ns)
  Data Path Delay:        17.816ns  (logic 1.220ns (6.848%)  route 16.596ns (93.152%))
  Logic Levels:           4  (LUT3=1 LUT5=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        0.082ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.310ns = ( 82.023 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.912ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_12M_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    U_CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  U_CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    U_CLK/inst/clk_in1_clk_12M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  U_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    U_CLK/inst/clk_out1_clk_12M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  U_CLK/inst/clkout1_buf/O
                         net (fo=473, routed)         1.628    -0.912    U_AI/U_MICRO/clk_out1
    SLICE_X64Y86         FDCE                                         r  U_AI/U_MICRO/cuenta_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y86         FDCE (Prop_fdce_C_Q)         0.456    -0.456 f  U_AI/U_MICRO/cuenta_reg_reg[7]/Q
                         net (fo=9, routed)           1.188     0.732    U_AI/U_MICRO/cuenta_reg[7]
    SLICE_X65Y86         LUT3 (Prop_lut3_I0_O)        0.124     0.856 f  U_AI/U_MICRO/MEM_i_50/O
                         net (fo=2, routed)           0.795     1.651    U_AI/U_MICRO/MEM_i_50_n_0
    SLICE_X63Y87         LUT5 (Prop_lut5_I0_O)        0.124     1.775 r  U_AI/U_MICRO/MEM_i_31/O
                         net (fo=3, routed)           0.000     1.775    U_AI/U_MICRO/MEM_i_31_n_0
    SLICE_X63Y87         MUXF7 (Prop_muxf7_I1_O)      0.217     1.992 r  U_AI/U_MICRO/MEM_i_32/O
                         net (fo=38, routed)          1.283     3.275    ADDR/FSM_sequential_state_reg_reg[0]
    SLICE_X59Y95         LUT6 (Prop_lut6_I5_O)        0.299     3.574 r  ADDR/MEM_i_6/O
                         net (fo=193, routed)        13.330    16.904    MEM/MEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[47].ram.r/prim_noinit.ram/addra[15]
    RAMB36_X0Y33         RAMB36E1                                     r  MEM/MEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[47].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[15]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_12M rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000    83.333    U_CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  U_CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    U_CLK/inst/clk_in1_clk_12M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  U_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    U_CLK/inst/clk_out1_clk_12M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  U_CLK/inst/clkout1_buf/O
                         net (fo=473, routed)         1.710    82.023    MEM/MEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[47].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y33         RAMB36E1                                     r  MEM/MEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[47].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism              0.480    82.504    
                         clock uncertainty           -0.176    82.327    
    RAMB36_X0Y33         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[15])
                                                     -0.515    81.812    MEM/MEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[47].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         81.812    
                         arrival time                         -16.904    
  -------------------------------------------------------------------
                         slack                                 64.908    

Slack (MET) :             65.083ns  (required time - arrival time)
  Source:                 U_AI/U_MICRO/cuenta_reg_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_12M_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            MEM/MEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[40].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[15]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_12M  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_clk_12M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_out1_clk_12M rise@83.333ns - clk_out1_clk_12M_1 rise@0.000ns)
  Data Path Delay:        17.647ns  (logic 1.220ns (6.913%)  route 16.427ns (93.087%))
  Logic Levels:           4  (LUT3=1 LUT5=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        0.088ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.304ns = ( 82.029 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.912ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_12M_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    U_CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  U_CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    U_CLK/inst/clk_in1_clk_12M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  U_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    U_CLK/inst/clk_out1_clk_12M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  U_CLK/inst/clkout1_buf/O
                         net (fo=473, routed)         1.628    -0.912    U_AI/U_MICRO/clk_out1
    SLICE_X64Y86         FDCE                                         r  U_AI/U_MICRO/cuenta_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y86         FDCE (Prop_fdce_C_Q)         0.456    -0.456 f  U_AI/U_MICRO/cuenta_reg_reg[7]/Q
                         net (fo=9, routed)           1.188     0.732    U_AI/U_MICRO/cuenta_reg[7]
    SLICE_X65Y86         LUT3 (Prop_lut3_I0_O)        0.124     0.856 f  U_AI/U_MICRO/MEM_i_50/O
                         net (fo=2, routed)           0.795     1.651    U_AI/U_MICRO/MEM_i_50_n_0
    SLICE_X63Y87         LUT5 (Prop_lut5_I0_O)        0.124     1.775 r  U_AI/U_MICRO/MEM_i_31/O
                         net (fo=3, routed)           0.000     1.775    U_AI/U_MICRO/MEM_i_31_n_0
    SLICE_X63Y87         MUXF7 (Prop_muxf7_I1_O)      0.217     1.992 r  U_AI/U_MICRO/MEM_i_32/O
                         net (fo=38, routed)          1.283     3.275    ADDR/FSM_sequential_state_reg_reg[0]
    SLICE_X59Y95         LUT6 (Prop_lut6_I5_O)        0.299     3.574 r  ADDR/MEM_i_6/O
                         net (fo=193, routed)        13.161    16.735    MEM/MEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[40].ram.r/prim_noinit.ram/addra[15]
    RAMB36_X0Y32         RAMB36E1                                     r  MEM/MEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[40].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[15]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_12M rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000    83.333    U_CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  U_CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    U_CLK/inst/clk_in1_clk_12M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  U_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    U_CLK/inst/clk_out1_clk_12M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  U_CLK/inst/clkout1_buf/O
                         net (fo=473, routed)         1.716    82.029    MEM/MEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[40].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y32         RAMB36E1                                     r  MEM/MEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[40].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism              0.480    82.510    
                         clock uncertainty           -0.176    82.333    
    RAMB36_X0Y32         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[15])
                                                     -0.515    81.818    MEM/MEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[40].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         81.818    
                         arrival time                         -16.735    
  -------------------------------------------------------------------
                         slack                                 65.083    

Slack (MET) :             65.283ns  (required time - arrival time)
  Source:                 U_AI/U_MICRO/cuenta_reg_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_12M_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            MEM/MEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[40].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[15]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_12M  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_clk_12M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_out1_clk_12M rise@83.333ns - clk_out1_clk_12M_1 rise@0.000ns)
  Data Path Delay:        17.450ns  (logic 1.220ns (6.991%)  route 16.230ns (93.009%))
  Logic Levels:           4  (LUT3=1 LUT5=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        0.091ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.301ns = ( 82.032 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.912ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_12M_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    U_CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  U_CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    U_CLK/inst/clk_in1_clk_12M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  U_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    U_CLK/inst/clk_out1_clk_12M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  U_CLK/inst/clkout1_buf/O
                         net (fo=473, routed)         1.628    -0.912    U_AI/U_MICRO/clk_out1
    SLICE_X64Y86         FDCE                                         r  U_AI/U_MICRO/cuenta_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y86         FDCE (Prop_fdce_C_Q)         0.456    -0.456 f  U_AI/U_MICRO/cuenta_reg_reg[7]/Q
                         net (fo=9, routed)           1.188     0.732    U_AI/U_MICRO/cuenta_reg[7]
    SLICE_X65Y86         LUT3 (Prop_lut3_I0_O)        0.124     0.856 f  U_AI/U_MICRO/MEM_i_50/O
                         net (fo=2, routed)           0.795     1.651    U_AI/U_MICRO/MEM_i_50_n_0
    SLICE_X63Y87         LUT5 (Prop_lut5_I0_O)        0.124     1.775 r  U_AI/U_MICRO/MEM_i_31/O
                         net (fo=3, routed)           0.000     1.775    U_AI/U_MICRO/MEM_i_31_n_0
    SLICE_X63Y87         MUXF7 (Prop_muxf7_I1_O)      0.217     1.992 r  U_AI/U_MICRO/MEM_i_32/O
                         net (fo=38, routed)          1.283     3.275    ADDR/FSM_sequential_state_reg_reg[0]
    SLICE_X59Y95         LUT6 (Prop_lut6_I5_O)        0.299     3.574 r  ADDR/MEM_i_6/O
                         net (fo=193, routed)        12.964    16.538    MEM/MEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[40].ram.r/prim_noinit.ram/addra[15]
    RAMB36_X0Y31         RAMB36E1                                     r  MEM/MEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[40].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[15]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_12M rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000    83.333    U_CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  U_CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    U_CLK/inst/clk_in1_clk_12M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  U_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    U_CLK/inst/clk_out1_clk_12M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  U_CLK/inst/clkout1_buf/O
                         net (fo=473, routed)         1.719    82.032    MEM/MEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[40].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y31         RAMB36E1                                     r  MEM/MEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[40].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism              0.480    82.513    
                         clock uncertainty           -0.176    82.336    
    RAMB36_X0Y31         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[15])
                                                     -0.515    81.821    MEM/MEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[40].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         81.821    
                         arrival time                         -16.538    
  -------------------------------------------------------------------
                         slack                                 65.283    

Slack (MET) :             65.368ns  (required time - arrival time)
  Source:                 U_AI/U_MICRO/cuenta_reg_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_12M_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            MEM/MEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[40].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_12M  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_clk_12M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_out1_clk_12M rise@83.333ns - clk_out1_clk_12M_1 rise@0.000ns)
  Data Path Delay:        17.437ns  (logic 1.344ns (7.708%)  route 16.093ns (92.292%))
  Logic Levels:           5  (LUT3=2 LUT5=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        0.091ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.301ns = ( 82.032 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.912ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_12M_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    U_CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  U_CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    U_CLK/inst/clk_in1_clk_12M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  U_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    U_CLK/inst/clk_out1_clk_12M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  U_CLK/inst/clkout1_buf/O
                         net (fo=473, routed)         1.628    -0.912    U_AI/U_MICRO/clk_out1
    SLICE_X64Y86         FDCE                                         r  U_AI/U_MICRO/cuenta_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y86         FDCE (Prop_fdce_C_Q)         0.456    -0.456 f  U_AI/U_MICRO/cuenta_reg_reg[7]/Q
                         net (fo=9, routed)           1.188     0.732    U_AI/U_MICRO/cuenta_reg[7]
    SLICE_X65Y86         LUT3 (Prop_lut3_I0_O)        0.124     0.856 f  U_AI/U_MICRO/MEM_i_50/O
                         net (fo=2, routed)           0.795     1.651    U_AI/U_MICRO/MEM_i_50_n_0
    SLICE_X63Y87         LUT5 (Prop_lut5_I0_O)        0.124     1.775 r  U_AI/U_MICRO/MEM_i_31/O
                         net (fo=3, routed)           0.000     1.775    U_AI/U_MICRO/MEM_i_31_n_0
    SLICE_X63Y87         MUXF7 (Prop_muxf7_I1_O)      0.217     1.992 r  U_AI/U_MICRO/MEM_i_32/O
                         net (fo=38, routed)          1.283     3.275    ADDR/FSM_sequential_state_reg_reg[0]
    SLICE_X59Y95         LUT6 (Prop_lut6_I5_O)        0.299     3.574 f  ADDR/MEM_i_6/O
                         net (fo=193, routed)        12.486    16.061    MEM/MEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[40].ram.r/prim_noinit.ram/addra[15]
    SLICE_X8Y157         LUT3 (Prop_lut3_I1_O)        0.124    16.185 r  MEM/MEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[40].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_ENARDEN_cooolgate_en_gate_10/O
                         net (fo=1, routed)           0.341    16.526    MEM/MEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[40].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_ENARDEN_cooolgate_en_sig_6
    RAMB36_X0Y31         RAMB36E1                                     r  MEM/MEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[40].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_12M rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000    83.333    U_CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  U_CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    U_CLK/inst/clk_in1_clk_12M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  U_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    U_CLK/inst/clk_out1_clk_12M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  U_CLK/inst/clkout1_buf/O
                         net (fo=473, routed)         1.719    82.032    MEM/MEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[40].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y31         RAMB36E1                                     r  MEM/MEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[40].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism              0.480    82.513    
                         clock uncertainty           -0.176    82.336    
    RAMB36_X0Y31         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443    81.893    MEM/MEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[40].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         81.893    
                         arrival time                         -16.526    
  -------------------------------------------------------------------
                         slack                                 65.368    

Slack (MET) :             65.980ns  (required time - arrival time)
  Source:                 U_AI/U_MICRO/cuenta_reg_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_12M_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            MEM/MEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[41].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[15]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_12M  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_clk_12M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_out1_clk_12M rise@83.333ns - clk_out1_clk_12M_1 rise@0.000ns)
  Data Path Delay:        16.579ns  (logic 1.220ns (7.359%)  route 15.359ns (92.641%))
  Logic Levels:           4  (LUT3=1 LUT5=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.083ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.476ns = ( 81.858 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.912ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_12M_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    U_CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  U_CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    U_CLK/inst/clk_in1_clk_12M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  U_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    U_CLK/inst/clk_out1_clk_12M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  U_CLK/inst/clkout1_buf/O
                         net (fo=473, routed)         1.628    -0.912    U_AI/U_MICRO/clk_out1
    SLICE_X64Y86         FDCE                                         r  U_AI/U_MICRO/cuenta_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y86         FDCE (Prop_fdce_C_Q)         0.456    -0.456 f  U_AI/U_MICRO/cuenta_reg_reg[7]/Q
                         net (fo=9, routed)           1.188     0.732    U_AI/U_MICRO/cuenta_reg[7]
    SLICE_X65Y86         LUT3 (Prop_lut3_I0_O)        0.124     0.856 f  U_AI/U_MICRO/MEM_i_50/O
                         net (fo=2, routed)           0.795     1.651    U_AI/U_MICRO/MEM_i_50_n_0
    SLICE_X63Y87         LUT5 (Prop_lut5_I0_O)        0.124     1.775 r  U_AI/U_MICRO/MEM_i_31/O
                         net (fo=3, routed)           0.000     1.775    U_AI/U_MICRO/MEM_i_31_n_0
    SLICE_X63Y87         MUXF7 (Prop_muxf7_I1_O)      0.217     1.992 r  U_AI/U_MICRO/MEM_i_32/O
                         net (fo=38, routed)          1.283     3.275    ADDR/FSM_sequential_state_reg_reg[0]
    SLICE_X59Y95         LUT6 (Prop_lut6_I5_O)        0.299     3.574 r  ADDR/MEM_i_6/O
                         net (fo=193, routed)        12.093    15.667    MEM/MEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[41].ram.r/prim_noinit.ram/addra[15]
    RAMB36_X0Y29         RAMB36E1                                     r  MEM/MEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[41].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[15]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_12M rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000    83.333    U_CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  U_CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    U_CLK/inst/clk_in1_clk_12M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  U_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    U_CLK/inst/clk_out1_clk_12M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  U_CLK/inst/clkout1_buf/O
                         net (fo=473, routed)         1.545    81.858    MEM/MEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[41].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y29         RAMB36E1                                     r  MEM/MEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[41].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism              0.480    82.338    
                         clock uncertainty           -0.176    82.162    
    RAMB36_X0Y29         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[15])
                                                     -0.515    81.647    MEM/MEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[41].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         81.647    
                         arrival time                         -15.667    
  -------------------------------------------------------------------
                         slack                                 65.980    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.018ns  (arrival time - required time)
  Source:                 FILTR/FIR/R3/reg_signal_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_12M_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            FILTR/FIR/R4/reg_signal_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_12M  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_clk_12M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_12M rise@0.000ns - clk_out1_clk_12M_1 rise@0.000ns)
  Data Path Delay:        0.341ns  (logic 0.250ns (73.313%)  route 0.091ns (26.687%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_12M_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    U_CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  U_CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    U_CLK/inst/clk_in1_clk_12M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  U_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    U_CLK/inst/clk_out1_clk_12M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  U_CLK/inst/clkout1_buf/O
                         net (fo=473, routed)         0.568    -0.596    FILTR/FIR/R3/CLK
    SLICE_X67Y93         FDCE                                         r  FILTR/FIR/R3/reg_signal_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y93         FDCE (Prop_fdce_C_Q)         0.141    -0.455 r  FILTR/FIR/R3/reg_signal_reg[3]/Q
                         net (fo=2, routed)           0.091    -0.364    FILTR/FIR/R3/Q[3]
    SLICE_X66Y93         LUT6 (Prop_lut6_I0_O)        0.045    -0.319 r  FILTR/FIR/R3/reg_signal[3]_i_6/O
                         net (fo=1, routed)           0.000    -0.319    FILTR/CTRL/reg_signal_reg[3]_6[3]
    SLICE_X66Y93         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064    -0.255 r  FILTR/CTRL/reg_signal_reg[3]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.255    FILTR/FIR/R4/D[3]
    SLICE_X66Y93         FDCE                                         r  FILTR/FIR/R4/reg_signal_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_12M rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    U_CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  U_CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    U_CLK/inst/clk_in1_clk_12M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  U_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    U_CLK/inst/clk_out1_clk_12M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  U_CLK/inst/clkout1_buf/O
                         net (fo=473, routed)         0.840    -0.833    FILTR/FIR/R4/CLK
    SLICE_X66Y93         FDCE                                         r  FILTR/FIR/R4/reg_signal_reg[3]/C
                         clock pessimism              0.250    -0.583    
                         clock uncertainty            0.176    -0.407    
    SLICE_X66Y93         FDCE (Hold_fdce_C_D)         0.134    -0.273    FILTR/FIR/R4/reg_signal_reg[3]
  -------------------------------------------------------------------
                         required time                          0.273    
                         arrival time                          -0.255    
  -------------------------------------------------------------------
                         slack                                  0.018    

Slack (MET) :             0.032ns  (arrival time - required time)
  Source:                 FILTR/FIR/R3/reg_signal_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_12M_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            FILTR/FIR/R4/reg_signal_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_12M  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_clk_12M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_12M rise@0.000ns - clk_out1_clk_12M_1 rise@0.000ns)
  Data Path Delay:        0.355ns  (logic 0.256ns (72.064%)  route 0.099ns (27.936%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_12M_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    U_CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  U_CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    U_CLK/inst/clk_in1_clk_12M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  U_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    U_CLK/inst/clk_out1_clk_12M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  U_CLK/inst/clkout1_buf/O
                         net (fo=473, routed)         0.568    -0.596    FILTR/FIR/R3/CLK
    SLICE_X67Y93         FDCE                                         r  FILTR/FIR/R3/reg_signal_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y93         FDCE (Prop_fdce_C_Q)         0.141    -0.455 r  FILTR/FIR/R3/reg_signal_reg[0]/Q
                         net (fo=2, routed)           0.099    -0.356    FILTR/FIR/R3/Q[0]
    SLICE_X66Y93         LUT6 (Prop_lut6_I0_O)        0.045    -0.311 r  FILTR/FIR/R3/reg_signal[3]_i_9/O
                         net (fo=1, routed)           0.000    -0.311    FILTR/CTRL/reg_signal_reg[3]_6[0]
    SLICE_X66Y93         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070    -0.241 r  FILTR/CTRL/reg_signal_reg[3]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.241    FILTR/FIR/R4/D[0]
    SLICE_X66Y93         FDCE                                         r  FILTR/FIR/R4/reg_signal_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_12M rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    U_CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  U_CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    U_CLK/inst/clk_in1_clk_12M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  U_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    U_CLK/inst/clk_out1_clk_12M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  U_CLK/inst/clkout1_buf/O
                         net (fo=473, routed)         0.840    -0.833    FILTR/FIR/R4/CLK
    SLICE_X66Y93         FDCE                                         r  FILTR/FIR/R4/reg_signal_reg[0]/C
                         clock pessimism              0.250    -0.583    
                         clock uncertainty            0.176    -0.407    
    SLICE_X66Y93         FDCE (Hold_fdce_C_D)         0.134    -0.273    FILTR/FIR/R4/reg_signal_reg[0]
  -------------------------------------------------------------------
                         required time                          0.273    
                         arrival time                          -0.241    
  -------------------------------------------------------------------
                         slack                                  0.032    

Slack (MET) :             0.049ns  (arrival time - required time)
  Source:                 ADDR/last_address_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_12M_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            ADDR/last_record_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_12M  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_clk_12M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_12M rise@0.000ns - clk_out1_clk_12M_1 rise@0.000ns)
  Data Path Delay:        0.335ns  (logic 0.209ns (62.439%)  route 0.126ns (37.561%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_12M_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    U_CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  U_CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    U_CLK/inst/clk_in1_clk_12M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  U_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    U_CLK/inst/clk_out1_clk_12M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  U_CLK/inst/clkout1_buf/O
                         net (fo=473, routed)         0.564    -0.600    ADDR/CLK
    SLICE_X60Y89         FDCE                                         r  ADDR/last_address_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y89         FDCE (Prop_fdce_C_Q)         0.164    -0.436 r  ADDR/last_address_reg_reg[3]/Q
                         net (fo=6, routed)           0.126    -0.311    U_AI/U_MICRO/last_address_reg_reg[18][3]
    SLICE_X59Y90         LUT6 (Prop_lut6_I0_O)        0.045    -0.266 r  U_AI/U_MICRO/last_record_reg[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.266    ADDR/last_address_reg_reg[18]_0[3]
    SLICE_X59Y90         FDCE                                         r  ADDR/last_record_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_12M rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    U_CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  U_CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    U_CLK/inst/clk_in1_clk_12M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  U_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    U_CLK/inst/clk_out1_clk_12M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  U_CLK/inst/clkout1_buf/O
                         net (fo=473, routed)         0.836    -0.837    ADDR/CLK
    SLICE_X59Y90         FDCE                                         r  ADDR/last_record_reg_reg[3]/C
                         clock pessimism              0.254    -0.583    
                         clock uncertainty            0.176    -0.407    
    SLICE_X59Y90         FDCE (Hold_fdce_C_D)         0.092    -0.315    ADDR/last_record_reg_reg[3]
  -------------------------------------------------------------------
                         required time                          0.315    
                         arrival time                          -0.266    
  -------------------------------------------------------------------
                         slack                                  0.049    

Slack (MET) :             0.051ns  (arrival time - required time)
  Source:                 FILTR/FIR/R3/reg_signal_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_12M_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            FILTR/FIR/R4/reg_signal_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_12M  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_clk_12M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_12M rise@0.000ns - clk_out1_clk_12M_1 rise@0.000ns)
  Data Path Delay:        0.377ns  (logic 0.256ns (67.897%)  route 0.121ns (32.103%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_12M_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    U_CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  U_CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    U_CLK/inst/clk_in1_clk_12M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  U_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    U_CLK/inst/clk_out1_clk_12M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  U_CLK/inst/clkout1_buf/O
                         net (fo=473, routed)         0.568    -0.596    FILTR/FIR/R3/CLK
    SLICE_X67Y95         FDCE                                         r  FILTR/FIR/R3/reg_signal_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y95         FDCE (Prop_fdce_C_Q)         0.141    -0.455 r  FILTR/FIR/R3/reg_signal_reg[4]/Q
                         net (fo=2, routed)           0.121    -0.334    FILTR/FIR/R3/Q[4]
    SLICE_X66Y94         LUT6 (Prop_lut6_I0_O)        0.045    -0.289 r  FILTR/FIR/R3/reg_signal[7]_i_8/O
                         net (fo=1, routed)           0.000    -0.289    FILTR/CTRL/reg_signal_reg[7]_7[0]
    SLICE_X66Y94         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070    -0.219 r  FILTR/CTRL/reg_signal_reg[7]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.219    FILTR/FIR/R4/D[4]
    SLICE_X66Y94         FDCE                                         r  FILTR/FIR/R4/reg_signal_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_12M rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    U_CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  U_CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    U_CLK/inst/clk_in1_clk_12M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  U_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    U_CLK/inst/clk_out1_clk_12M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  U_CLK/inst/clkout1_buf/O
                         net (fo=473, routed)         0.840    -0.833    FILTR/FIR/R4/CLK
    SLICE_X66Y94         FDCE                                         r  FILTR/FIR/R4/reg_signal_reg[4]/C
                         clock pessimism              0.253    -0.580    
                         clock uncertainty            0.176    -0.404    
    SLICE_X66Y94         FDCE (Hold_fdce_C_D)         0.134    -0.270    FILTR/FIR/R4/reg_signal_reg[4]
  -------------------------------------------------------------------
                         required time                          0.270    
                         arrival time                          -0.219    
  -------------------------------------------------------------------
                         slack                                  0.051    

Slack (MET) :             0.061ns  (arrival time - required time)
  Source:                 FILTR/CTRL/x3_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_12M_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            FILTR/CTRL/x4_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_12M  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_clk_12M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_12M rise@0.000ns - clk_out1_clk_12M_1 rise@0.000ns)
  Data Path Delay:        0.345ns  (logic 0.209ns (60.543%)  route 0.136ns (39.457%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.835ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_12M_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    U_CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  U_CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    U_CLK/inst/clk_in1_clk_12M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  U_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    U_CLK/inst/clk_out1_clk_12M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  U_CLK/inst/clkout1_buf/O
                         net (fo=473, routed)         0.566    -0.598    FILTR/CTRL/CLK
    SLICE_X70Y88         FDCE                                         r  FILTR/CTRL/x3_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y88         FDCE (Prop_fdce_C_Q)         0.164    -0.434 r  FILTR/CTRL/x3_reg_reg[0]/Q
                         net (fo=2, routed)           0.136    -0.298    U_AI/U_PWM/x3_reg_reg[7]_0[0]
    SLICE_X69Y88         LUT2 (Prop_lut2_I1_O)        0.045    -0.253 r  U_AI/U_PWM/x4_reg[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.253    FILTR/CTRL/sample_request_reg_4[0]
    SLICE_X69Y88         FDCE                                         r  FILTR/CTRL/x4_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_12M rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    U_CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  U_CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    U_CLK/inst/clk_in1_clk_12M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  U_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    U_CLK/inst/clk_out1_clk_12M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  U_CLK/inst/clkout1_buf/O
                         net (fo=473, routed)         0.838    -0.835    FILTR/CTRL/CLK
    SLICE_X69Y88         FDCE                                         r  FILTR/CTRL/x4_reg_reg[0]/C
                         clock pessimism              0.253    -0.582    
                         clock uncertainty            0.176    -0.406    
    SLICE_X69Y88         FDCE (Hold_fdce_C_D)         0.092    -0.314    FILTR/CTRL/x4_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          0.314    
                         arrival time                          -0.253    
  -------------------------------------------------------------------
                         slack                                  0.061    

Slack (MET) :             0.061ns  (arrival time - required time)
  Source:                 U_AI/U_MICRO/dato2_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_12M_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            U_AI/U_MICRO/dato2_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_12M  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_clk_12M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_12M rise@0.000ns - clk_out1_clk_12M_1 rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.209ns (58.341%)  route 0.149ns (41.659%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_12M_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    U_CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  U_CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    U_CLK/inst/clk_in1_clk_12M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  U_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    U_CLK/inst/clk_out1_clk_12M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  U_CLK/inst/clkout1_buf/O
                         net (fo=473, routed)         0.564    -0.600    U_AI/U_MICRO/clk_out1
    SLICE_X62Y86         FDCE                                         r  U_AI/U_MICRO/dato2_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y86         FDCE (Prop_fdce_C_Q)         0.164    -0.436 r  U_AI/U_MICRO/dato2_reg_reg[3]/Q
                         net (fo=5, routed)           0.149    -0.287    U_AI/U_MICRO/dato2_reg[3]
    SLICE_X62Y86         LUT6 (Prop_lut6_I3_O)        0.045    -0.242 r  U_AI/U_MICRO/dato2_reg[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.242    U_AI/U_MICRO/dato2_reg[3]_i_1_n_0
    SLICE_X62Y86         FDCE                                         r  U_AI/U_MICRO/dato2_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_12M rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    U_CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  U_CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    U_CLK/inst/clk_in1_clk_12M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  U_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    U_CLK/inst/clk_out1_clk_12M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  U_CLK/inst/clkout1_buf/O
                         net (fo=473, routed)         0.834    -0.839    U_AI/U_MICRO/clk_out1
    SLICE_X62Y86         FDCE                                         r  U_AI/U_MICRO/dato2_reg_reg[3]/C
                         clock pessimism              0.239    -0.600    
                         clock uncertainty            0.176    -0.424    
    SLICE_X62Y86         FDCE (Hold_fdce_C_D)         0.121    -0.303    U_AI/U_MICRO/dato2_reg_reg[3]
  -------------------------------------------------------------------
                         required time                          0.303    
                         arrival time                          -0.242    
  -------------------------------------------------------------------
                         slack                                  0.061    

Slack (MET) :             0.067ns  (arrival time - required time)
  Source:                 FILTR/FIR/R3/reg_signal_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_12M_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            FILTR/FIR/R4/reg_signal_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_12M  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_clk_12M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_12M rise@0.000ns - clk_out1_clk_12M_1 rise@0.000ns)
  Data Path Delay:        0.390ns  (logic 0.291ns (74.570%)  route 0.099ns (25.430%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_12M_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    U_CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  U_CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    U_CLK/inst/clk_in1_clk_12M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  U_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    U_CLK/inst/clk_out1_clk_12M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  U_CLK/inst/clkout1_buf/O
                         net (fo=473, routed)         0.568    -0.596    FILTR/FIR/R3/CLK
    SLICE_X67Y93         FDCE                                         r  FILTR/FIR/R3/reg_signal_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y93         FDCE (Prop_fdce_C_Q)         0.141    -0.455 r  FILTR/FIR/R3/reg_signal_reg[0]/Q
                         net (fo=2, routed)           0.099    -0.356    FILTR/FIR/R3/Q[0]
    SLICE_X66Y93         LUT6 (Prop_lut6_I0_O)        0.045    -0.311 r  FILTR/FIR/R3/reg_signal[3]_i_9/O
                         net (fo=1, routed)           0.000    -0.311    FILTR/CTRL/reg_signal_reg[3]_6[0]
    SLICE_X66Y93         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.105    -0.206 r  FILTR/CTRL/reg_signal_reg[3]_i_1/O[1]
                         net (fo=1, routed)           0.000    -0.206    FILTR/FIR/R4/D[1]
    SLICE_X66Y93         FDCE                                         r  FILTR/FIR/R4/reg_signal_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_12M rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    U_CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  U_CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    U_CLK/inst/clk_in1_clk_12M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  U_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    U_CLK/inst/clk_out1_clk_12M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  U_CLK/inst/clkout1_buf/O
                         net (fo=473, routed)         0.840    -0.833    FILTR/FIR/R4/CLK
    SLICE_X66Y93         FDCE                                         r  FILTR/FIR/R4/reg_signal_reg[1]/C
                         clock pessimism              0.250    -0.583    
                         clock uncertainty            0.176    -0.407    
    SLICE_X66Y93         FDCE (Hold_fdce_C_D)         0.134    -0.273    FILTR/FIR/R4/reg_signal_reg[1]
  -------------------------------------------------------------------
                         required time                          0.273    
                         arrival time                          -0.206    
  -------------------------------------------------------------------
                         slack                                  0.067    

Slack (MET) :             0.070ns  (arrival time - required time)
  Source:                 U_AI/U_MICRO/cuenta_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_12M_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            U_AI/U_MICRO/cuenta_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_12M  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_clk_12M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_12M rise@0.000ns - clk_out1_clk_12M_1 rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.209ns (55.991%)  route 0.164ns (44.009%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_12M_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    U_CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  U_CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    U_CLK/inst/clk_in1_clk_12M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  U_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    U_CLK/inst/clk_out1_clk_12M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  U_CLK/inst/clkout1_buf/O
                         net (fo=473, routed)         0.565    -0.599    U_AI/U_MICRO/clk_out1
    SLICE_X62Y87         FDCE                                         r  U_AI/U_MICRO/cuenta_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y87         FDCE (Prop_fdce_C_Q)         0.164    -0.435 r  U_AI/U_MICRO/cuenta_reg_reg[1]/Q
                         net (fo=13, routed)          0.164    -0.271    U_AI/U_MICRO/cuenta_reg[1]
    SLICE_X64Y86         LUT6 (Prop_lut6_I2_O)        0.045    -0.226 r  U_AI/U_MICRO/cuenta_reg[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.226    U_AI/U_MICRO/cuenta[3]
    SLICE_X64Y86         FDCE                                         r  U_AI/U_MICRO/cuenta_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_12M rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    U_CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  U_CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    U_CLK/inst/clk_in1_clk_12M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  U_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    U_CLK/inst/clk_out1_clk_12M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  U_CLK/inst/clkout1_buf/O
                         net (fo=473, routed)         0.835    -0.838    U_AI/U_MICRO/clk_out1
    SLICE_X64Y86         FDCE                                         r  U_AI/U_MICRO/cuenta_reg_reg[3]/C
                         clock pessimism              0.275    -0.563    
                         clock uncertainty            0.176    -0.387    
    SLICE_X64Y86         FDCE (Hold_fdce_C_D)         0.091    -0.296    U_AI/U_MICRO/cuenta_reg_reg[3]
  -------------------------------------------------------------------
                         required time                          0.296    
                         arrival time                          -0.226    
  -------------------------------------------------------------------
                         slack                                  0.070    

Slack (MET) :             0.072ns  (arrival time - required time)
  Source:                 FILTR/CTRL/x0_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_12M_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            FILTR/CTRL/x1_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_12M  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_clk_12M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_12M rise@0.000ns - clk_out1_clk_12M_1 rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.186ns (48.399%)  route 0.198ns (51.601%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.835ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_12M_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    U_CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  U_CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    U_CLK/inst/clk_in1_clk_12M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  U_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    U_CLK/inst/clk_out1_clk_12M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  U_CLK/inst/clkout1_buf/O
                         net (fo=473, routed)         0.566    -0.598    FILTR/CTRL/CLK
    SLICE_X69Y88         FDCE                                         r  FILTR/CTRL/x0_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y88         FDCE (Prop_fdce_C_Q)         0.141    -0.457 r  FILTR/CTRL/x0_reg_reg[0]/Q
                         net (fo=2, routed)           0.198    -0.259    U_AI/U_PWM/x0_reg_reg[7]_0[0]
    SLICE_X70Y88         LUT2 (Prop_lut2_I1_O)        0.045    -0.214 r  U_AI/U_PWM/x1_reg[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.214    FILTR/CTRL/sample_request_reg_1[0]
    SLICE_X70Y88         FDCE                                         r  FILTR/CTRL/x1_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_12M rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    U_CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  U_CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    U_CLK/inst/clk_in1_clk_12M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  U_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    U_CLK/inst/clk_out1_clk_12M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  U_CLK/inst/clkout1_buf/O
                         net (fo=473, routed)         0.838    -0.835    FILTR/CTRL/CLK
    SLICE_X70Y88         FDCE                                         r  FILTR/CTRL/x1_reg_reg[0]/C
                         clock pessimism              0.253    -0.582    
                         clock uncertainty            0.176    -0.406    
    SLICE_X70Y88         FDCE (Hold_fdce_C_D)         0.120    -0.286    FILTR/CTRL/x1_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          0.286    
                         arrival time                          -0.214    
  -------------------------------------------------------------------
                         slack                                  0.072    

Slack (MET) :             0.074ns  (arrival time - required time)
  Source:                 U_AI/U_MICRO/cuenta_reg_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_12M_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            U_AI/U_MICRO/cuenta_reg_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_12M  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_clk_12M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_12M rise@0.000ns - clk_out1_clk_12M_1 rise@0.000ns)
  Data Path Delay:        0.343ns  (logic 0.186ns (54.254%)  route 0.157ns (45.746%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_12M_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    U_CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  U_CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    U_CLK/inst/clk_in1_clk_12M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  U_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    U_CLK/inst/clk_out1_clk_12M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  U_CLK/inst/clkout1_buf/O
                         net (fo=473, routed)         0.564    -0.600    U_AI/U_MICRO/clk_out1
    SLICE_X64Y86         FDCE                                         r  U_AI/U_MICRO/cuenta_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y86         FDCE (Prop_fdce_C_Q)         0.141    -0.459 r  U_AI/U_MICRO/cuenta_reg_reg[7]/Q
                         net (fo=9, routed)           0.157    -0.302    U_AI/U_MICRO/cuenta_reg[7]
    SLICE_X64Y86         LUT6 (Prop_lut6_I4_O)        0.045    -0.257 r  U_AI/U_MICRO/cuenta_reg[7]_i_1/O
                         net (fo=1, routed)           0.000    -0.257    U_AI/U_MICRO/cuenta[7]
    SLICE_X64Y86         FDCE                                         r  U_AI/U_MICRO/cuenta_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_12M rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    U_CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  U_CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    U_CLK/inst/clk_in1_clk_12M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  U_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    U_CLK/inst/clk_out1_clk_12M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  U_CLK/inst/clkout1_buf/O
                         net (fo=473, routed)         0.835    -0.838    U_AI/U_MICRO/clk_out1
    SLICE_X64Y86         FDCE                                         r  U_AI/U_MICRO/cuenta_reg_reg[7]/C
                         clock pessimism              0.238    -0.600    
                         clock uncertainty            0.176    -0.424    
    SLICE_X64Y86         FDCE (Hold_fdce_C_D)         0.092    -0.332    U_AI/U_MICRO/cuenta_reg_reg[7]
  -------------------------------------------------------------------
                         required time                          0.332    
                         arrival time                          -0.257    
  -------------------------------------------------------------------
                         slack                                  0.074    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_12M
  To Clock:  clk_out1_clk_12M_1

Setup :            0  Failing Endpoints,  Worst Slack       64.104ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.018ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             64.104ns  (required time - arrival time)
  Source:                 U_AI/U_MICRO/cuenta_reg_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_12M  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            MEM/MEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[15]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_12M_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_clk_12M_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_out1_clk_12M_1 rise@83.333ns - clk_out1_clk_12M rise@0.000ns)
  Data Path Delay:        18.625ns  (logic 1.220ns (6.550%)  route 17.405ns (93.450%))
  Logic Levels:           4  (LUT3=1 LUT5=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        0.087ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.305ns = ( 82.028 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.912ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_12M rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    U_CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  U_CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    U_CLK/inst/clk_in1_clk_12M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  U_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    U_CLK/inst/clk_out1_clk_12M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  U_CLK/inst/clkout1_buf/O
                         net (fo=473, routed)         1.628    -0.912    U_AI/U_MICRO/clk_out1
    SLICE_X64Y86         FDCE                                         r  U_AI/U_MICRO/cuenta_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y86         FDCE (Prop_fdce_C_Q)         0.456    -0.456 f  U_AI/U_MICRO/cuenta_reg_reg[7]/Q
                         net (fo=9, routed)           1.188     0.732    U_AI/U_MICRO/cuenta_reg[7]
    SLICE_X65Y86         LUT3 (Prop_lut3_I0_O)        0.124     0.856 f  U_AI/U_MICRO/MEM_i_50/O
                         net (fo=2, routed)           0.795     1.651    U_AI/U_MICRO/MEM_i_50_n_0
    SLICE_X63Y87         LUT5 (Prop_lut5_I0_O)        0.124     1.775 r  U_AI/U_MICRO/MEM_i_31/O
                         net (fo=3, routed)           0.000     1.775    U_AI/U_MICRO/MEM_i_31_n_0
    SLICE_X63Y87         MUXF7 (Prop_muxf7_I1_O)      0.217     1.992 r  U_AI/U_MICRO/MEM_i_32/O
                         net (fo=38, routed)          1.283     3.275    ADDR/FSM_sequential_state_reg_reg[0]
    SLICE_X59Y95         LUT6 (Prop_lut6_I5_O)        0.299     3.574 r  ADDR/MEM_i_6/O
                         net (fo=193, routed)        14.139    17.714    MEM/MEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addra[15]
    RAMB36_X0Y36         RAMB36E1                                     r  MEM/MEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[15]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_12M_1 rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000    83.333    U_CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  U_CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    U_CLK/inst/clk_in1_clk_12M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  U_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    U_CLK/inst/clk_out1_clk_12M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  U_CLK/inst/clkout1_buf/O
                         net (fo=473, routed)         1.715    82.028    MEM/MEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y36         RAMB36E1                                     r  MEM/MEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism              0.480    82.509    
                         clock uncertainty           -0.176    82.332    
    RAMB36_X0Y36         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[15])
                                                     -0.515    81.817    MEM/MEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         81.817    
                         arrival time                         -17.714    
  -------------------------------------------------------------------
                         slack                                 64.104    

Slack (MET) :             64.525ns  (required time - arrival time)
  Source:                 U_AI/U_MICRO/cuenta_reg_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_12M  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            MEM/MEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[15]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_12M_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_clk_12M_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_out1_clk_12M_1 rise@83.333ns - clk_out1_clk_12M rise@0.000ns)
  Data Path Delay:        18.199ns  (logic 1.220ns (6.704%)  route 16.979ns (93.296%))
  Logic Levels:           4  (LUT3=1 LUT5=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        0.082ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.310ns = ( 82.023 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.912ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_12M rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    U_CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  U_CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    U_CLK/inst/clk_in1_clk_12M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  U_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    U_CLK/inst/clk_out1_clk_12M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  U_CLK/inst/clkout1_buf/O
                         net (fo=473, routed)         1.628    -0.912    U_AI/U_MICRO/clk_out1
    SLICE_X64Y86         FDCE                                         r  U_AI/U_MICRO/cuenta_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y86         FDCE (Prop_fdce_C_Q)         0.456    -0.456 f  U_AI/U_MICRO/cuenta_reg_reg[7]/Q
                         net (fo=9, routed)           1.188     0.732    U_AI/U_MICRO/cuenta_reg[7]
    SLICE_X65Y86         LUT3 (Prop_lut3_I0_O)        0.124     0.856 f  U_AI/U_MICRO/MEM_i_50/O
                         net (fo=2, routed)           0.795     1.651    U_AI/U_MICRO/MEM_i_50_n_0
    SLICE_X63Y87         LUT5 (Prop_lut5_I0_O)        0.124     1.775 r  U_AI/U_MICRO/MEM_i_31/O
                         net (fo=3, routed)           0.000     1.775    U_AI/U_MICRO/MEM_i_31_n_0
    SLICE_X63Y87         MUXF7 (Prop_muxf7_I1_O)      0.217     1.992 r  U_AI/U_MICRO/MEM_i_32/O
                         net (fo=38, routed)          1.283     3.275    ADDR/FSM_sequential_state_reg_reg[0]
    SLICE_X59Y95         LUT6 (Prop_lut6_I5_O)        0.299     3.574 r  ADDR/MEM_i_6/O
                         net (fo=193, routed)        13.713    17.287    MEM/MEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addra[15]
    RAMB36_X0Y35         RAMB36E1                                     r  MEM/MEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[15]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_12M_1 rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000    83.333    U_CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  U_CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    U_CLK/inst/clk_in1_clk_12M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  U_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    U_CLK/inst/clk_out1_clk_12M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  U_CLK/inst/clkout1_buf/O
                         net (fo=473, routed)         1.710    82.023    MEM/MEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y35         RAMB36E1                                     r  MEM/MEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism              0.480    82.504    
                         clock uncertainty           -0.176    82.327    
    RAMB36_X0Y35         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[15])
                                                     -0.515    81.812    MEM/MEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         81.812    
                         arrival time                         -17.287    
  -------------------------------------------------------------------
                         slack                                 64.525    

Slack (MET) :             64.596ns  (required time - arrival time)
  Source:                 U_AI/U_MICRO/cuenta_reg_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_12M  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            MEM/MEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_12M_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_clk_12M_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_out1_clk_12M_1 rise@83.333ns - clk_out1_clk_12M rise@0.000ns)
  Data Path Delay:        18.200ns  (logic 1.344ns (7.385%)  route 16.856ns (92.615%))
  Logic Levels:           5  (LUT3=2 LUT5=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        0.082ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.310ns = ( 82.023 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.912ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_12M rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    U_CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  U_CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    U_CLK/inst/clk_in1_clk_12M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  U_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    U_CLK/inst/clk_out1_clk_12M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  U_CLK/inst/clkout1_buf/O
                         net (fo=473, routed)         1.628    -0.912    U_AI/U_MICRO/clk_out1
    SLICE_X64Y86         FDCE                                         r  U_AI/U_MICRO/cuenta_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y86         FDCE (Prop_fdce_C_Q)         0.456    -0.456 f  U_AI/U_MICRO/cuenta_reg_reg[7]/Q
                         net (fo=9, routed)           1.188     0.732    U_AI/U_MICRO/cuenta_reg[7]
    SLICE_X65Y86         LUT3 (Prop_lut3_I0_O)        0.124     0.856 f  U_AI/U_MICRO/MEM_i_50/O
                         net (fo=2, routed)           0.795     1.651    U_AI/U_MICRO/MEM_i_50_n_0
    SLICE_X63Y87         LUT5 (Prop_lut5_I0_O)        0.124     1.775 r  U_AI/U_MICRO/MEM_i_31/O
                         net (fo=3, routed)           0.000     1.775    U_AI/U_MICRO/MEM_i_31_n_0
    SLICE_X63Y87         MUXF7 (Prop_muxf7_I1_O)      0.217     1.992 r  U_AI/U_MICRO/MEM_i_32/O
                         net (fo=38, routed)          1.283     3.275    ADDR/FSM_sequential_state_reg_reg[0]
    SLICE_X59Y95         LUT6 (Prop_lut6_I5_O)        0.299     3.574 f  ADDR/MEM_i_6/O
                         net (fo=193, routed)        12.489    16.064    MEM/MEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addra[15]
    SLICE_X8Y157         LUT3 (Prop_lut3_I1_O)        0.124    16.188 r  MEM/MEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_ENARDEN_cooolgate_en_gate_2/O
                         net (fo=1, routed)           1.100    17.288    MEM/MEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_ENARDEN_cooolgate_en_sig_2
    RAMB36_X0Y35         RAMB36E1                                     r  MEM/MEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_12M_1 rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000    83.333    U_CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  U_CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    U_CLK/inst/clk_in1_clk_12M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  U_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    U_CLK/inst/clk_out1_clk_12M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  U_CLK/inst/clkout1_buf/O
                         net (fo=473, routed)         1.710    82.023    MEM/MEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y35         RAMB36E1                                     r  MEM/MEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism              0.480    82.504    
                         clock uncertainty           -0.176    82.327    
    RAMB36_X0Y35         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443    81.884    MEM/MEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         81.884    
                         arrival time                         -17.288    
  -------------------------------------------------------------------
                         slack                                 64.596    

Slack (MET) :             64.615ns  (required time - arrival time)
  Source:                 U_AI/U_MICRO/cuenta_reg_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_12M  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            MEM/MEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[47].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[15]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_12M_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_clk_12M_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_out1_clk_12M_1 rise@83.333ns - clk_out1_clk_12M rise@0.000ns)
  Data Path Delay:        18.103ns  (logic 1.220ns (6.739%)  route 16.883ns (93.261%))
  Logic Levels:           4  (LUT3=1 LUT5=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        0.076ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.316ns = ( 82.017 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.912ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_12M rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    U_CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  U_CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    U_CLK/inst/clk_in1_clk_12M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  U_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    U_CLK/inst/clk_out1_clk_12M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  U_CLK/inst/clkout1_buf/O
                         net (fo=473, routed)         1.628    -0.912    U_AI/U_MICRO/clk_out1
    SLICE_X64Y86         FDCE                                         r  U_AI/U_MICRO/cuenta_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y86         FDCE (Prop_fdce_C_Q)         0.456    -0.456 f  U_AI/U_MICRO/cuenta_reg_reg[7]/Q
                         net (fo=9, routed)           1.188     0.732    U_AI/U_MICRO/cuenta_reg[7]
    SLICE_X65Y86         LUT3 (Prop_lut3_I0_O)        0.124     0.856 f  U_AI/U_MICRO/MEM_i_50/O
                         net (fo=2, routed)           0.795     1.651    U_AI/U_MICRO/MEM_i_50_n_0
    SLICE_X63Y87         LUT5 (Prop_lut5_I0_O)        0.124     1.775 r  U_AI/U_MICRO/MEM_i_31/O
                         net (fo=3, routed)           0.000     1.775    U_AI/U_MICRO/MEM_i_31_n_0
    SLICE_X63Y87         MUXF7 (Prop_muxf7_I1_O)      0.217     1.992 r  U_AI/U_MICRO/MEM_i_32/O
                         net (fo=38, routed)          1.283     3.275    ADDR/FSM_sequential_state_reg_reg[0]
    SLICE_X59Y95         LUT6 (Prop_lut6_I5_O)        0.299     3.574 r  ADDR/MEM_i_6/O
                         net (fo=193, routed)        13.617    17.191    MEM/MEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[47].ram.r/prim_noinit.ram/addra[15]
    RAMB36_X0Y34         RAMB36E1                                     r  MEM/MEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[47].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[15]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_12M_1 rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000    83.333    U_CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  U_CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    U_CLK/inst/clk_in1_clk_12M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  U_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    U_CLK/inst/clk_out1_clk_12M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  U_CLK/inst/clkout1_buf/O
                         net (fo=473, routed)         1.704    82.017    MEM/MEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[47].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y34         RAMB36E1                                     r  MEM/MEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[47].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism              0.480    82.498    
                         clock uncertainty           -0.176    82.321    
    RAMB36_X0Y34         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[15])
                                                     -0.515    81.806    MEM/MEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[47].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         81.806    
                         arrival time                         -17.191    
  -------------------------------------------------------------------
                         slack                                 64.615    

Slack (MET) :             64.873ns  (required time - arrival time)
  Source:                 U_AI/U_MICRO/cuenta_reg_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_12M  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            MEM/MEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[41].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_12M_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_clk_12M_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_out1_clk_12M_1 rise@83.333ns - clk_out1_clk_12M rise@0.000ns)
  Data Path Delay:        17.757ns  (logic 1.344ns (7.569%)  route 16.413ns (92.431%))
  Logic Levels:           5  (LUT3=2 LUT5=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.083ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.476ns = ( 81.858 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.912ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_12M rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    U_CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  U_CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    U_CLK/inst/clk_in1_clk_12M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  U_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    U_CLK/inst/clk_out1_clk_12M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  U_CLK/inst/clkout1_buf/O
                         net (fo=473, routed)         1.628    -0.912    U_AI/U_MICRO/clk_out1
    SLICE_X64Y86         FDCE                                         r  U_AI/U_MICRO/cuenta_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y86         FDCE (Prop_fdce_C_Q)         0.456    -0.456 f  U_AI/U_MICRO/cuenta_reg_reg[7]/Q
                         net (fo=9, routed)           1.188     0.732    U_AI/U_MICRO/cuenta_reg[7]
    SLICE_X65Y86         LUT3 (Prop_lut3_I0_O)        0.124     0.856 f  U_AI/U_MICRO/MEM_i_50/O
                         net (fo=2, routed)           0.795     1.651    U_AI/U_MICRO/MEM_i_50_n_0
    SLICE_X63Y87         LUT5 (Prop_lut5_I0_O)        0.124     1.775 r  U_AI/U_MICRO/MEM_i_31/O
                         net (fo=3, routed)           0.000     1.775    U_AI/U_MICRO/MEM_i_31_n_0
    SLICE_X63Y87         MUXF7 (Prop_muxf7_I1_O)      0.217     1.992 r  U_AI/U_MICRO/MEM_i_32/O
                         net (fo=38, routed)          1.283     3.275    ADDR/FSM_sequential_state_reg_reg[0]
    SLICE_X59Y95         LUT6 (Prop_lut6_I5_O)        0.299     3.574 f  ADDR/MEM_i_6/O
                         net (fo=193, routed)        12.325    15.899    MEM/MEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[41].ram.r/prim_noinit.ram/addra[15]
    SLICE_X8Y138         LUT3 (Prop_lut3_I1_O)        0.124    16.023 r  MEM/MEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[41].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_ENARDEN_cooolgate_en_gate_129/O
                         net (fo=1, routed)           0.822    16.846    MEM/MEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[41].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_ENARDEN_cooolgate_en_sig_69
    RAMB36_X0Y29         RAMB36E1                                     r  MEM/MEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[41].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_12M_1 rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000    83.333    U_CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  U_CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    U_CLK/inst/clk_in1_clk_12M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  U_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    U_CLK/inst/clk_out1_clk_12M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  U_CLK/inst/clkout1_buf/O
                         net (fo=473, routed)         1.545    81.858    MEM/MEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[41].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y29         RAMB36E1                                     r  MEM/MEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[41].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism              0.480    82.338    
                         clock uncertainty           -0.176    82.162    
    RAMB36_X0Y29         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443    81.719    MEM/MEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[41].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         81.719    
                         arrival time                         -16.846    
  -------------------------------------------------------------------
                         slack                                 64.873    

Slack (MET) :             64.908ns  (required time - arrival time)
  Source:                 U_AI/U_MICRO/cuenta_reg_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_12M  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            MEM/MEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[47].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[15]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_12M_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_clk_12M_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_out1_clk_12M_1 rise@83.333ns - clk_out1_clk_12M rise@0.000ns)
  Data Path Delay:        17.816ns  (logic 1.220ns (6.848%)  route 16.596ns (93.152%))
  Logic Levels:           4  (LUT3=1 LUT5=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        0.082ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.310ns = ( 82.023 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.912ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_12M rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    U_CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  U_CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    U_CLK/inst/clk_in1_clk_12M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  U_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    U_CLK/inst/clk_out1_clk_12M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  U_CLK/inst/clkout1_buf/O
                         net (fo=473, routed)         1.628    -0.912    U_AI/U_MICRO/clk_out1
    SLICE_X64Y86         FDCE                                         r  U_AI/U_MICRO/cuenta_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y86         FDCE (Prop_fdce_C_Q)         0.456    -0.456 f  U_AI/U_MICRO/cuenta_reg_reg[7]/Q
                         net (fo=9, routed)           1.188     0.732    U_AI/U_MICRO/cuenta_reg[7]
    SLICE_X65Y86         LUT3 (Prop_lut3_I0_O)        0.124     0.856 f  U_AI/U_MICRO/MEM_i_50/O
                         net (fo=2, routed)           0.795     1.651    U_AI/U_MICRO/MEM_i_50_n_0
    SLICE_X63Y87         LUT5 (Prop_lut5_I0_O)        0.124     1.775 r  U_AI/U_MICRO/MEM_i_31/O
                         net (fo=3, routed)           0.000     1.775    U_AI/U_MICRO/MEM_i_31_n_0
    SLICE_X63Y87         MUXF7 (Prop_muxf7_I1_O)      0.217     1.992 r  U_AI/U_MICRO/MEM_i_32/O
                         net (fo=38, routed)          1.283     3.275    ADDR/FSM_sequential_state_reg_reg[0]
    SLICE_X59Y95         LUT6 (Prop_lut6_I5_O)        0.299     3.574 r  ADDR/MEM_i_6/O
                         net (fo=193, routed)        13.330    16.904    MEM/MEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[47].ram.r/prim_noinit.ram/addra[15]
    RAMB36_X0Y33         RAMB36E1                                     r  MEM/MEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[47].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[15]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_12M_1 rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000    83.333    U_CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  U_CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    U_CLK/inst/clk_in1_clk_12M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  U_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    U_CLK/inst/clk_out1_clk_12M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  U_CLK/inst/clkout1_buf/O
                         net (fo=473, routed)         1.710    82.023    MEM/MEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[47].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y33         RAMB36E1                                     r  MEM/MEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[47].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism              0.480    82.504    
                         clock uncertainty           -0.176    82.327    
    RAMB36_X0Y33         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[15])
                                                     -0.515    81.812    MEM/MEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[47].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         81.812    
                         arrival time                         -16.904    
  -------------------------------------------------------------------
                         slack                                 64.908    

Slack (MET) :             65.083ns  (required time - arrival time)
  Source:                 U_AI/U_MICRO/cuenta_reg_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_12M  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            MEM/MEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[40].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[15]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_12M_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_clk_12M_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_out1_clk_12M_1 rise@83.333ns - clk_out1_clk_12M rise@0.000ns)
  Data Path Delay:        17.647ns  (logic 1.220ns (6.913%)  route 16.427ns (93.087%))
  Logic Levels:           4  (LUT3=1 LUT5=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        0.088ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.304ns = ( 82.029 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.912ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_12M rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    U_CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  U_CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    U_CLK/inst/clk_in1_clk_12M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  U_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    U_CLK/inst/clk_out1_clk_12M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  U_CLK/inst/clkout1_buf/O
                         net (fo=473, routed)         1.628    -0.912    U_AI/U_MICRO/clk_out1
    SLICE_X64Y86         FDCE                                         r  U_AI/U_MICRO/cuenta_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y86         FDCE (Prop_fdce_C_Q)         0.456    -0.456 f  U_AI/U_MICRO/cuenta_reg_reg[7]/Q
                         net (fo=9, routed)           1.188     0.732    U_AI/U_MICRO/cuenta_reg[7]
    SLICE_X65Y86         LUT3 (Prop_lut3_I0_O)        0.124     0.856 f  U_AI/U_MICRO/MEM_i_50/O
                         net (fo=2, routed)           0.795     1.651    U_AI/U_MICRO/MEM_i_50_n_0
    SLICE_X63Y87         LUT5 (Prop_lut5_I0_O)        0.124     1.775 r  U_AI/U_MICRO/MEM_i_31/O
                         net (fo=3, routed)           0.000     1.775    U_AI/U_MICRO/MEM_i_31_n_0
    SLICE_X63Y87         MUXF7 (Prop_muxf7_I1_O)      0.217     1.992 r  U_AI/U_MICRO/MEM_i_32/O
                         net (fo=38, routed)          1.283     3.275    ADDR/FSM_sequential_state_reg_reg[0]
    SLICE_X59Y95         LUT6 (Prop_lut6_I5_O)        0.299     3.574 r  ADDR/MEM_i_6/O
                         net (fo=193, routed)        13.161    16.735    MEM/MEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[40].ram.r/prim_noinit.ram/addra[15]
    RAMB36_X0Y32         RAMB36E1                                     r  MEM/MEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[40].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[15]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_12M_1 rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000    83.333    U_CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  U_CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    U_CLK/inst/clk_in1_clk_12M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  U_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    U_CLK/inst/clk_out1_clk_12M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  U_CLK/inst/clkout1_buf/O
                         net (fo=473, routed)         1.716    82.029    MEM/MEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[40].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y32         RAMB36E1                                     r  MEM/MEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[40].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism              0.480    82.510    
                         clock uncertainty           -0.176    82.333    
    RAMB36_X0Y32         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[15])
                                                     -0.515    81.818    MEM/MEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[40].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         81.818    
                         arrival time                         -16.735    
  -------------------------------------------------------------------
                         slack                                 65.083    

Slack (MET) :             65.283ns  (required time - arrival time)
  Source:                 U_AI/U_MICRO/cuenta_reg_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_12M  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            MEM/MEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[40].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[15]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_12M_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_clk_12M_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_out1_clk_12M_1 rise@83.333ns - clk_out1_clk_12M rise@0.000ns)
  Data Path Delay:        17.450ns  (logic 1.220ns (6.991%)  route 16.230ns (93.009%))
  Logic Levels:           4  (LUT3=1 LUT5=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        0.091ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.301ns = ( 82.032 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.912ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_12M rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    U_CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  U_CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    U_CLK/inst/clk_in1_clk_12M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  U_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    U_CLK/inst/clk_out1_clk_12M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  U_CLK/inst/clkout1_buf/O
                         net (fo=473, routed)         1.628    -0.912    U_AI/U_MICRO/clk_out1
    SLICE_X64Y86         FDCE                                         r  U_AI/U_MICRO/cuenta_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y86         FDCE (Prop_fdce_C_Q)         0.456    -0.456 f  U_AI/U_MICRO/cuenta_reg_reg[7]/Q
                         net (fo=9, routed)           1.188     0.732    U_AI/U_MICRO/cuenta_reg[7]
    SLICE_X65Y86         LUT3 (Prop_lut3_I0_O)        0.124     0.856 f  U_AI/U_MICRO/MEM_i_50/O
                         net (fo=2, routed)           0.795     1.651    U_AI/U_MICRO/MEM_i_50_n_0
    SLICE_X63Y87         LUT5 (Prop_lut5_I0_O)        0.124     1.775 r  U_AI/U_MICRO/MEM_i_31/O
                         net (fo=3, routed)           0.000     1.775    U_AI/U_MICRO/MEM_i_31_n_0
    SLICE_X63Y87         MUXF7 (Prop_muxf7_I1_O)      0.217     1.992 r  U_AI/U_MICRO/MEM_i_32/O
                         net (fo=38, routed)          1.283     3.275    ADDR/FSM_sequential_state_reg_reg[0]
    SLICE_X59Y95         LUT6 (Prop_lut6_I5_O)        0.299     3.574 r  ADDR/MEM_i_6/O
                         net (fo=193, routed)        12.964    16.538    MEM/MEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[40].ram.r/prim_noinit.ram/addra[15]
    RAMB36_X0Y31         RAMB36E1                                     r  MEM/MEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[40].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[15]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_12M_1 rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000    83.333    U_CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  U_CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    U_CLK/inst/clk_in1_clk_12M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  U_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    U_CLK/inst/clk_out1_clk_12M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  U_CLK/inst/clkout1_buf/O
                         net (fo=473, routed)         1.719    82.032    MEM/MEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[40].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y31         RAMB36E1                                     r  MEM/MEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[40].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism              0.480    82.513    
                         clock uncertainty           -0.176    82.336    
    RAMB36_X0Y31         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[15])
                                                     -0.515    81.821    MEM/MEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[40].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         81.821    
                         arrival time                         -16.538    
  -------------------------------------------------------------------
                         slack                                 65.283    

Slack (MET) :             65.368ns  (required time - arrival time)
  Source:                 U_AI/U_MICRO/cuenta_reg_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_12M  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            MEM/MEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[40].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_12M_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_clk_12M_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_out1_clk_12M_1 rise@83.333ns - clk_out1_clk_12M rise@0.000ns)
  Data Path Delay:        17.437ns  (logic 1.344ns (7.708%)  route 16.093ns (92.292%))
  Logic Levels:           5  (LUT3=2 LUT5=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        0.091ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.301ns = ( 82.032 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.912ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_12M rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    U_CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  U_CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    U_CLK/inst/clk_in1_clk_12M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  U_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    U_CLK/inst/clk_out1_clk_12M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  U_CLK/inst/clkout1_buf/O
                         net (fo=473, routed)         1.628    -0.912    U_AI/U_MICRO/clk_out1
    SLICE_X64Y86         FDCE                                         r  U_AI/U_MICRO/cuenta_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y86         FDCE (Prop_fdce_C_Q)         0.456    -0.456 f  U_AI/U_MICRO/cuenta_reg_reg[7]/Q
                         net (fo=9, routed)           1.188     0.732    U_AI/U_MICRO/cuenta_reg[7]
    SLICE_X65Y86         LUT3 (Prop_lut3_I0_O)        0.124     0.856 f  U_AI/U_MICRO/MEM_i_50/O
                         net (fo=2, routed)           0.795     1.651    U_AI/U_MICRO/MEM_i_50_n_0
    SLICE_X63Y87         LUT5 (Prop_lut5_I0_O)        0.124     1.775 r  U_AI/U_MICRO/MEM_i_31/O
                         net (fo=3, routed)           0.000     1.775    U_AI/U_MICRO/MEM_i_31_n_0
    SLICE_X63Y87         MUXF7 (Prop_muxf7_I1_O)      0.217     1.992 r  U_AI/U_MICRO/MEM_i_32/O
                         net (fo=38, routed)          1.283     3.275    ADDR/FSM_sequential_state_reg_reg[0]
    SLICE_X59Y95         LUT6 (Prop_lut6_I5_O)        0.299     3.574 f  ADDR/MEM_i_6/O
                         net (fo=193, routed)        12.486    16.061    MEM/MEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[40].ram.r/prim_noinit.ram/addra[15]
    SLICE_X8Y157         LUT3 (Prop_lut3_I1_O)        0.124    16.185 r  MEM/MEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[40].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_ENARDEN_cooolgate_en_gate_10/O
                         net (fo=1, routed)           0.341    16.526    MEM/MEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[40].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_ENARDEN_cooolgate_en_sig_6
    RAMB36_X0Y31         RAMB36E1                                     r  MEM/MEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[40].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_12M_1 rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000    83.333    U_CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  U_CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    U_CLK/inst/clk_in1_clk_12M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  U_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    U_CLK/inst/clk_out1_clk_12M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  U_CLK/inst/clkout1_buf/O
                         net (fo=473, routed)         1.719    82.032    MEM/MEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[40].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y31         RAMB36E1                                     r  MEM/MEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[40].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism              0.480    82.513    
                         clock uncertainty           -0.176    82.336    
    RAMB36_X0Y31         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443    81.893    MEM/MEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[40].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         81.893    
                         arrival time                         -16.526    
  -------------------------------------------------------------------
                         slack                                 65.368    

Slack (MET) :             65.980ns  (required time - arrival time)
  Source:                 U_AI/U_MICRO/cuenta_reg_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_12M  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            MEM/MEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[41].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[15]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_12M_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_clk_12M_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_out1_clk_12M_1 rise@83.333ns - clk_out1_clk_12M rise@0.000ns)
  Data Path Delay:        16.579ns  (logic 1.220ns (7.359%)  route 15.359ns (92.641%))
  Logic Levels:           4  (LUT3=1 LUT5=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.083ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.476ns = ( 81.858 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.912ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_12M rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    U_CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  U_CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    U_CLK/inst/clk_in1_clk_12M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  U_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    U_CLK/inst/clk_out1_clk_12M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  U_CLK/inst/clkout1_buf/O
                         net (fo=473, routed)         1.628    -0.912    U_AI/U_MICRO/clk_out1
    SLICE_X64Y86         FDCE                                         r  U_AI/U_MICRO/cuenta_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y86         FDCE (Prop_fdce_C_Q)         0.456    -0.456 f  U_AI/U_MICRO/cuenta_reg_reg[7]/Q
                         net (fo=9, routed)           1.188     0.732    U_AI/U_MICRO/cuenta_reg[7]
    SLICE_X65Y86         LUT3 (Prop_lut3_I0_O)        0.124     0.856 f  U_AI/U_MICRO/MEM_i_50/O
                         net (fo=2, routed)           0.795     1.651    U_AI/U_MICRO/MEM_i_50_n_0
    SLICE_X63Y87         LUT5 (Prop_lut5_I0_O)        0.124     1.775 r  U_AI/U_MICRO/MEM_i_31/O
                         net (fo=3, routed)           0.000     1.775    U_AI/U_MICRO/MEM_i_31_n_0
    SLICE_X63Y87         MUXF7 (Prop_muxf7_I1_O)      0.217     1.992 r  U_AI/U_MICRO/MEM_i_32/O
                         net (fo=38, routed)          1.283     3.275    ADDR/FSM_sequential_state_reg_reg[0]
    SLICE_X59Y95         LUT6 (Prop_lut6_I5_O)        0.299     3.574 r  ADDR/MEM_i_6/O
                         net (fo=193, routed)        12.093    15.667    MEM/MEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[41].ram.r/prim_noinit.ram/addra[15]
    RAMB36_X0Y29         RAMB36E1                                     r  MEM/MEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[41].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[15]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_12M_1 rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000    83.333    U_CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  U_CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    U_CLK/inst/clk_in1_clk_12M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  U_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    U_CLK/inst/clk_out1_clk_12M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  U_CLK/inst/clkout1_buf/O
                         net (fo=473, routed)         1.545    81.858    MEM/MEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[41].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y29         RAMB36E1                                     r  MEM/MEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[41].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism              0.480    82.338    
                         clock uncertainty           -0.176    82.162    
    RAMB36_X0Y29         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[15])
                                                     -0.515    81.647    MEM/MEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[41].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         81.647    
                         arrival time                         -15.667    
  -------------------------------------------------------------------
                         slack                                 65.980    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.018ns  (arrival time - required time)
  Source:                 FILTR/FIR/R3/reg_signal_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_12M  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            FILTR/FIR/R4/reg_signal_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_12M_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_clk_12M_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_12M_1 rise@0.000ns - clk_out1_clk_12M rise@0.000ns)
  Data Path Delay:        0.341ns  (logic 0.250ns (73.313%)  route 0.091ns (26.687%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_12M rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    U_CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  U_CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    U_CLK/inst/clk_in1_clk_12M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  U_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    U_CLK/inst/clk_out1_clk_12M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  U_CLK/inst/clkout1_buf/O
                         net (fo=473, routed)         0.568    -0.596    FILTR/FIR/R3/CLK
    SLICE_X67Y93         FDCE                                         r  FILTR/FIR/R3/reg_signal_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y93         FDCE (Prop_fdce_C_Q)         0.141    -0.455 r  FILTR/FIR/R3/reg_signal_reg[3]/Q
                         net (fo=2, routed)           0.091    -0.364    FILTR/FIR/R3/Q[3]
    SLICE_X66Y93         LUT6 (Prop_lut6_I0_O)        0.045    -0.319 r  FILTR/FIR/R3/reg_signal[3]_i_6/O
                         net (fo=1, routed)           0.000    -0.319    FILTR/CTRL/reg_signal_reg[3]_6[3]
    SLICE_X66Y93         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064    -0.255 r  FILTR/CTRL/reg_signal_reg[3]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.255    FILTR/FIR/R4/D[3]
    SLICE_X66Y93         FDCE                                         r  FILTR/FIR/R4/reg_signal_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_12M_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    U_CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  U_CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    U_CLK/inst/clk_in1_clk_12M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  U_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    U_CLK/inst/clk_out1_clk_12M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  U_CLK/inst/clkout1_buf/O
                         net (fo=473, routed)         0.840    -0.833    FILTR/FIR/R4/CLK
    SLICE_X66Y93         FDCE                                         r  FILTR/FIR/R4/reg_signal_reg[3]/C
                         clock pessimism              0.250    -0.583    
                         clock uncertainty            0.176    -0.407    
    SLICE_X66Y93         FDCE (Hold_fdce_C_D)         0.134    -0.273    FILTR/FIR/R4/reg_signal_reg[3]
  -------------------------------------------------------------------
                         required time                          0.273    
                         arrival time                          -0.255    
  -------------------------------------------------------------------
                         slack                                  0.018    

Slack (MET) :             0.032ns  (arrival time - required time)
  Source:                 FILTR/FIR/R3/reg_signal_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_12M  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            FILTR/FIR/R4/reg_signal_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_12M_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_clk_12M_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_12M_1 rise@0.000ns - clk_out1_clk_12M rise@0.000ns)
  Data Path Delay:        0.355ns  (logic 0.256ns (72.064%)  route 0.099ns (27.936%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_12M rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    U_CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  U_CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    U_CLK/inst/clk_in1_clk_12M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  U_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    U_CLK/inst/clk_out1_clk_12M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  U_CLK/inst/clkout1_buf/O
                         net (fo=473, routed)         0.568    -0.596    FILTR/FIR/R3/CLK
    SLICE_X67Y93         FDCE                                         r  FILTR/FIR/R3/reg_signal_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y93         FDCE (Prop_fdce_C_Q)         0.141    -0.455 r  FILTR/FIR/R3/reg_signal_reg[0]/Q
                         net (fo=2, routed)           0.099    -0.356    FILTR/FIR/R3/Q[0]
    SLICE_X66Y93         LUT6 (Prop_lut6_I0_O)        0.045    -0.311 r  FILTR/FIR/R3/reg_signal[3]_i_9/O
                         net (fo=1, routed)           0.000    -0.311    FILTR/CTRL/reg_signal_reg[3]_6[0]
    SLICE_X66Y93         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070    -0.241 r  FILTR/CTRL/reg_signal_reg[3]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.241    FILTR/FIR/R4/D[0]
    SLICE_X66Y93         FDCE                                         r  FILTR/FIR/R4/reg_signal_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_12M_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    U_CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  U_CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    U_CLK/inst/clk_in1_clk_12M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  U_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    U_CLK/inst/clk_out1_clk_12M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  U_CLK/inst/clkout1_buf/O
                         net (fo=473, routed)         0.840    -0.833    FILTR/FIR/R4/CLK
    SLICE_X66Y93         FDCE                                         r  FILTR/FIR/R4/reg_signal_reg[0]/C
                         clock pessimism              0.250    -0.583    
                         clock uncertainty            0.176    -0.407    
    SLICE_X66Y93         FDCE (Hold_fdce_C_D)         0.134    -0.273    FILTR/FIR/R4/reg_signal_reg[0]
  -------------------------------------------------------------------
                         required time                          0.273    
                         arrival time                          -0.241    
  -------------------------------------------------------------------
                         slack                                  0.032    

Slack (MET) :             0.049ns  (arrival time - required time)
  Source:                 ADDR/last_address_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_12M  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            ADDR/last_record_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_12M_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_clk_12M_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_12M_1 rise@0.000ns - clk_out1_clk_12M rise@0.000ns)
  Data Path Delay:        0.335ns  (logic 0.209ns (62.439%)  route 0.126ns (37.561%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_12M rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    U_CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  U_CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    U_CLK/inst/clk_in1_clk_12M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  U_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    U_CLK/inst/clk_out1_clk_12M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  U_CLK/inst/clkout1_buf/O
                         net (fo=473, routed)         0.564    -0.600    ADDR/CLK
    SLICE_X60Y89         FDCE                                         r  ADDR/last_address_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y89         FDCE (Prop_fdce_C_Q)         0.164    -0.436 r  ADDR/last_address_reg_reg[3]/Q
                         net (fo=6, routed)           0.126    -0.311    U_AI/U_MICRO/last_address_reg_reg[18][3]
    SLICE_X59Y90         LUT6 (Prop_lut6_I0_O)        0.045    -0.266 r  U_AI/U_MICRO/last_record_reg[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.266    ADDR/last_address_reg_reg[18]_0[3]
    SLICE_X59Y90         FDCE                                         r  ADDR/last_record_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_12M_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    U_CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  U_CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    U_CLK/inst/clk_in1_clk_12M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  U_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    U_CLK/inst/clk_out1_clk_12M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  U_CLK/inst/clkout1_buf/O
                         net (fo=473, routed)         0.836    -0.837    ADDR/CLK
    SLICE_X59Y90         FDCE                                         r  ADDR/last_record_reg_reg[3]/C
                         clock pessimism              0.254    -0.583    
                         clock uncertainty            0.176    -0.407    
    SLICE_X59Y90         FDCE (Hold_fdce_C_D)         0.092    -0.315    ADDR/last_record_reg_reg[3]
  -------------------------------------------------------------------
                         required time                          0.315    
                         arrival time                          -0.266    
  -------------------------------------------------------------------
                         slack                                  0.049    

Slack (MET) :             0.051ns  (arrival time - required time)
  Source:                 FILTR/FIR/R3/reg_signal_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_12M  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            FILTR/FIR/R4/reg_signal_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_12M_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_clk_12M_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_12M_1 rise@0.000ns - clk_out1_clk_12M rise@0.000ns)
  Data Path Delay:        0.377ns  (logic 0.256ns (67.897%)  route 0.121ns (32.103%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_12M rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    U_CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  U_CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    U_CLK/inst/clk_in1_clk_12M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  U_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    U_CLK/inst/clk_out1_clk_12M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  U_CLK/inst/clkout1_buf/O
                         net (fo=473, routed)         0.568    -0.596    FILTR/FIR/R3/CLK
    SLICE_X67Y95         FDCE                                         r  FILTR/FIR/R3/reg_signal_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y95         FDCE (Prop_fdce_C_Q)         0.141    -0.455 r  FILTR/FIR/R3/reg_signal_reg[4]/Q
                         net (fo=2, routed)           0.121    -0.334    FILTR/FIR/R3/Q[4]
    SLICE_X66Y94         LUT6 (Prop_lut6_I0_O)        0.045    -0.289 r  FILTR/FIR/R3/reg_signal[7]_i_8/O
                         net (fo=1, routed)           0.000    -0.289    FILTR/CTRL/reg_signal_reg[7]_7[0]
    SLICE_X66Y94         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070    -0.219 r  FILTR/CTRL/reg_signal_reg[7]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.219    FILTR/FIR/R4/D[4]
    SLICE_X66Y94         FDCE                                         r  FILTR/FIR/R4/reg_signal_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_12M_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    U_CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  U_CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    U_CLK/inst/clk_in1_clk_12M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  U_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    U_CLK/inst/clk_out1_clk_12M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  U_CLK/inst/clkout1_buf/O
                         net (fo=473, routed)         0.840    -0.833    FILTR/FIR/R4/CLK
    SLICE_X66Y94         FDCE                                         r  FILTR/FIR/R4/reg_signal_reg[4]/C
                         clock pessimism              0.253    -0.580    
                         clock uncertainty            0.176    -0.404    
    SLICE_X66Y94         FDCE (Hold_fdce_C_D)         0.134    -0.270    FILTR/FIR/R4/reg_signal_reg[4]
  -------------------------------------------------------------------
                         required time                          0.270    
                         arrival time                          -0.219    
  -------------------------------------------------------------------
                         slack                                  0.051    

Slack (MET) :             0.061ns  (arrival time - required time)
  Source:                 FILTR/CTRL/x3_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_12M  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            FILTR/CTRL/x4_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_12M_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_clk_12M_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_12M_1 rise@0.000ns - clk_out1_clk_12M rise@0.000ns)
  Data Path Delay:        0.345ns  (logic 0.209ns (60.543%)  route 0.136ns (39.457%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.835ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_12M rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    U_CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  U_CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    U_CLK/inst/clk_in1_clk_12M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  U_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    U_CLK/inst/clk_out1_clk_12M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  U_CLK/inst/clkout1_buf/O
                         net (fo=473, routed)         0.566    -0.598    FILTR/CTRL/CLK
    SLICE_X70Y88         FDCE                                         r  FILTR/CTRL/x3_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y88         FDCE (Prop_fdce_C_Q)         0.164    -0.434 r  FILTR/CTRL/x3_reg_reg[0]/Q
                         net (fo=2, routed)           0.136    -0.298    U_AI/U_PWM/x3_reg_reg[7]_0[0]
    SLICE_X69Y88         LUT2 (Prop_lut2_I1_O)        0.045    -0.253 r  U_AI/U_PWM/x4_reg[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.253    FILTR/CTRL/sample_request_reg_4[0]
    SLICE_X69Y88         FDCE                                         r  FILTR/CTRL/x4_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_12M_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    U_CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  U_CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    U_CLK/inst/clk_in1_clk_12M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  U_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    U_CLK/inst/clk_out1_clk_12M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  U_CLK/inst/clkout1_buf/O
                         net (fo=473, routed)         0.838    -0.835    FILTR/CTRL/CLK
    SLICE_X69Y88         FDCE                                         r  FILTR/CTRL/x4_reg_reg[0]/C
                         clock pessimism              0.253    -0.582    
                         clock uncertainty            0.176    -0.406    
    SLICE_X69Y88         FDCE (Hold_fdce_C_D)         0.092    -0.314    FILTR/CTRL/x4_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          0.314    
                         arrival time                          -0.253    
  -------------------------------------------------------------------
                         slack                                  0.061    

Slack (MET) :             0.061ns  (arrival time - required time)
  Source:                 U_AI/U_MICRO/dato2_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_12M  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            U_AI/U_MICRO/dato2_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_12M_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_clk_12M_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_12M_1 rise@0.000ns - clk_out1_clk_12M rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.209ns (58.341%)  route 0.149ns (41.659%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_12M rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    U_CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  U_CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    U_CLK/inst/clk_in1_clk_12M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  U_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    U_CLK/inst/clk_out1_clk_12M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  U_CLK/inst/clkout1_buf/O
                         net (fo=473, routed)         0.564    -0.600    U_AI/U_MICRO/clk_out1
    SLICE_X62Y86         FDCE                                         r  U_AI/U_MICRO/dato2_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y86         FDCE (Prop_fdce_C_Q)         0.164    -0.436 r  U_AI/U_MICRO/dato2_reg_reg[3]/Q
                         net (fo=5, routed)           0.149    -0.287    U_AI/U_MICRO/dato2_reg[3]
    SLICE_X62Y86         LUT6 (Prop_lut6_I3_O)        0.045    -0.242 r  U_AI/U_MICRO/dato2_reg[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.242    U_AI/U_MICRO/dato2_reg[3]_i_1_n_0
    SLICE_X62Y86         FDCE                                         r  U_AI/U_MICRO/dato2_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_12M_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    U_CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  U_CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    U_CLK/inst/clk_in1_clk_12M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  U_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    U_CLK/inst/clk_out1_clk_12M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  U_CLK/inst/clkout1_buf/O
                         net (fo=473, routed)         0.834    -0.839    U_AI/U_MICRO/clk_out1
    SLICE_X62Y86         FDCE                                         r  U_AI/U_MICRO/dato2_reg_reg[3]/C
                         clock pessimism              0.239    -0.600    
                         clock uncertainty            0.176    -0.424    
    SLICE_X62Y86         FDCE (Hold_fdce_C_D)         0.121    -0.303    U_AI/U_MICRO/dato2_reg_reg[3]
  -------------------------------------------------------------------
                         required time                          0.303    
                         arrival time                          -0.242    
  -------------------------------------------------------------------
                         slack                                  0.061    

Slack (MET) :             0.067ns  (arrival time - required time)
  Source:                 FILTR/FIR/R3/reg_signal_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_12M  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            FILTR/FIR/R4/reg_signal_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_12M_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_clk_12M_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_12M_1 rise@0.000ns - clk_out1_clk_12M rise@0.000ns)
  Data Path Delay:        0.390ns  (logic 0.291ns (74.570%)  route 0.099ns (25.430%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_12M rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    U_CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  U_CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    U_CLK/inst/clk_in1_clk_12M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  U_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    U_CLK/inst/clk_out1_clk_12M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  U_CLK/inst/clkout1_buf/O
                         net (fo=473, routed)         0.568    -0.596    FILTR/FIR/R3/CLK
    SLICE_X67Y93         FDCE                                         r  FILTR/FIR/R3/reg_signal_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y93         FDCE (Prop_fdce_C_Q)         0.141    -0.455 r  FILTR/FIR/R3/reg_signal_reg[0]/Q
                         net (fo=2, routed)           0.099    -0.356    FILTR/FIR/R3/Q[0]
    SLICE_X66Y93         LUT6 (Prop_lut6_I0_O)        0.045    -0.311 r  FILTR/FIR/R3/reg_signal[3]_i_9/O
                         net (fo=1, routed)           0.000    -0.311    FILTR/CTRL/reg_signal_reg[3]_6[0]
    SLICE_X66Y93         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.105    -0.206 r  FILTR/CTRL/reg_signal_reg[3]_i_1/O[1]
                         net (fo=1, routed)           0.000    -0.206    FILTR/FIR/R4/D[1]
    SLICE_X66Y93         FDCE                                         r  FILTR/FIR/R4/reg_signal_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_12M_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    U_CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  U_CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    U_CLK/inst/clk_in1_clk_12M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  U_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    U_CLK/inst/clk_out1_clk_12M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  U_CLK/inst/clkout1_buf/O
                         net (fo=473, routed)         0.840    -0.833    FILTR/FIR/R4/CLK
    SLICE_X66Y93         FDCE                                         r  FILTR/FIR/R4/reg_signal_reg[1]/C
                         clock pessimism              0.250    -0.583    
                         clock uncertainty            0.176    -0.407    
    SLICE_X66Y93         FDCE (Hold_fdce_C_D)         0.134    -0.273    FILTR/FIR/R4/reg_signal_reg[1]
  -------------------------------------------------------------------
                         required time                          0.273    
                         arrival time                          -0.206    
  -------------------------------------------------------------------
                         slack                                  0.067    

Slack (MET) :             0.070ns  (arrival time - required time)
  Source:                 U_AI/U_MICRO/cuenta_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_12M  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            U_AI/U_MICRO/cuenta_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_12M_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_clk_12M_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_12M_1 rise@0.000ns - clk_out1_clk_12M rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.209ns (55.991%)  route 0.164ns (44.009%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_12M rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    U_CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  U_CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    U_CLK/inst/clk_in1_clk_12M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  U_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    U_CLK/inst/clk_out1_clk_12M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  U_CLK/inst/clkout1_buf/O
                         net (fo=473, routed)         0.565    -0.599    U_AI/U_MICRO/clk_out1
    SLICE_X62Y87         FDCE                                         r  U_AI/U_MICRO/cuenta_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y87         FDCE (Prop_fdce_C_Q)         0.164    -0.435 r  U_AI/U_MICRO/cuenta_reg_reg[1]/Q
                         net (fo=13, routed)          0.164    -0.271    U_AI/U_MICRO/cuenta_reg[1]
    SLICE_X64Y86         LUT6 (Prop_lut6_I2_O)        0.045    -0.226 r  U_AI/U_MICRO/cuenta_reg[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.226    U_AI/U_MICRO/cuenta[3]
    SLICE_X64Y86         FDCE                                         r  U_AI/U_MICRO/cuenta_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_12M_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    U_CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  U_CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    U_CLK/inst/clk_in1_clk_12M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  U_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    U_CLK/inst/clk_out1_clk_12M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  U_CLK/inst/clkout1_buf/O
                         net (fo=473, routed)         0.835    -0.838    U_AI/U_MICRO/clk_out1
    SLICE_X64Y86         FDCE                                         r  U_AI/U_MICRO/cuenta_reg_reg[3]/C
                         clock pessimism              0.275    -0.563    
                         clock uncertainty            0.176    -0.387    
    SLICE_X64Y86         FDCE (Hold_fdce_C_D)         0.091    -0.296    U_AI/U_MICRO/cuenta_reg_reg[3]
  -------------------------------------------------------------------
                         required time                          0.296    
                         arrival time                          -0.226    
  -------------------------------------------------------------------
                         slack                                  0.070    

Slack (MET) :             0.072ns  (arrival time - required time)
  Source:                 FILTR/CTRL/x0_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_12M  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            FILTR/CTRL/x1_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_12M_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_clk_12M_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_12M_1 rise@0.000ns - clk_out1_clk_12M rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.186ns (48.399%)  route 0.198ns (51.601%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.835ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_12M rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    U_CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  U_CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    U_CLK/inst/clk_in1_clk_12M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  U_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    U_CLK/inst/clk_out1_clk_12M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  U_CLK/inst/clkout1_buf/O
                         net (fo=473, routed)         0.566    -0.598    FILTR/CTRL/CLK
    SLICE_X69Y88         FDCE                                         r  FILTR/CTRL/x0_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y88         FDCE (Prop_fdce_C_Q)         0.141    -0.457 r  FILTR/CTRL/x0_reg_reg[0]/Q
                         net (fo=2, routed)           0.198    -0.259    U_AI/U_PWM/x0_reg_reg[7]_0[0]
    SLICE_X70Y88         LUT2 (Prop_lut2_I1_O)        0.045    -0.214 r  U_AI/U_PWM/x1_reg[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.214    FILTR/CTRL/sample_request_reg_1[0]
    SLICE_X70Y88         FDCE                                         r  FILTR/CTRL/x1_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_12M_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    U_CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  U_CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    U_CLK/inst/clk_in1_clk_12M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  U_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    U_CLK/inst/clk_out1_clk_12M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  U_CLK/inst/clkout1_buf/O
                         net (fo=473, routed)         0.838    -0.835    FILTR/CTRL/CLK
    SLICE_X70Y88         FDCE                                         r  FILTR/CTRL/x1_reg_reg[0]/C
                         clock pessimism              0.253    -0.582    
                         clock uncertainty            0.176    -0.406    
    SLICE_X70Y88         FDCE (Hold_fdce_C_D)         0.120    -0.286    FILTR/CTRL/x1_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          0.286    
                         arrival time                          -0.214    
  -------------------------------------------------------------------
                         slack                                  0.072    

Slack (MET) :             0.074ns  (arrival time - required time)
  Source:                 U_AI/U_MICRO/cuenta_reg_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_12M  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            U_AI/U_MICRO/cuenta_reg_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_12M_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_clk_12M_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_12M_1 rise@0.000ns - clk_out1_clk_12M rise@0.000ns)
  Data Path Delay:        0.343ns  (logic 0.186ns (54.254%)  route 0.157ns (45.746%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_12M rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    U_CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  U_CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    U_CLK/inst/clk_in1_clk_12M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  U_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    U_CLK/inst/clk_out1_clk_12M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  U_CLK/inst/clkout1_buf/O
                         net (fo=473, routed)         0.564    -0.600    U_AI/U_MICRO/clk_out1
    SLICE_X64Y86         FDCE                                         r  U_AI/U_MICRO/cuenta_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y86         FDCE (Prop_fdce_C_Q)         0.141    -0.459 r  U_AI/U_MICRO/cuenta_reg_reg[7]/Q
                         net (fo=9, routed)           0.157    -0.302    U_AI/U_MICRO/cuenta_reg[7]
    SLICE_X64Y86         LUT6 (Prop_lut6_I4_O)        0.045    -0.257 r  U_AI/U_MICRO/cuenta_reg[7]_i_1/O
                         net (fo=1, routed)           0.000    -0.257    U_AI/U_MICRO/cuenta[7]
    SLICE_X64Y86         FDCE                                         r  U_AI/U_MICRO/cuenta_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_12M_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    U_CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  U_CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    U_CLK/inst/clk_in1_clk_12M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  U_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    U_CLK/inst/clk_out1_clk_12M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  U_CLK/inst/clkout1_buf/O
                         net (fo=473, routed)         0.835    -0.838    U_AI/U_MICRO/clk_out1
    SLICE_X64Y86         FDCE                                         r  U_AI/U_MICRO/cuenta_reg_reg[7]/C
                         clock pessimism              0.238    -0.600    
                         clock uncertainty            0.176    -0.424    
    SLICE_X64Y86         FDCE (Hold_fdce_C_D)         0.092    -0.332    U_AI/U_MICRO/cuenta_reg_reg[7]
  -------------------------------------------------------------------
                         required time                          0.332    
                         arrival time                          -0.257    
  -------------------------------------------------------------------
                         slack                                  0.074    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_clk_12M
  To Clock:  clk_out1_clk_12M

Setup :            0  Failing Endpoints,  Worst Slack       79.897ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.942ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             79.897ns  (required time - arrival time)
  Source:                 ADDR/btnr_pressed_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_12M  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            U_AI/U_PWM/r_reg_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_12M  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_out1_clk_12M rise@83.333ns - clk_out1_clk_12M rise@0.000ns)
  Data Path Delay:        2.816ns  (logic 0.580ns (20.599%)  route 2.236ns (79.401%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.509ns = ( 81.824 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.911ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_12M rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    U_CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  U_CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    U_CLK/inst/clk_in1_clk_12M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  U_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    U_CLK/inst/clk_out1_clk_12M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  U_CLK/inst/clkout1_buf/O
                         net (fo=473, routed)         1.629    -0.911    ADDR/CLK
    SLICE_X59Y91         FDCE                                         r  ADDR/btnr_pressed_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y91         FDCE (Prop_fdce_C_Q)         0.456    -0.455 r  ADDR/btnr_pressed_reg_reg/Q
                         net (fo=7, routed)           1.155     0.700    ADDR/playing_s
    SLICE_X63Y91         LUT1 (Prop_lut1_I0_O)        0.124     0.824 f  ADDR/buf_reg_i_2/O
                         net (fo=10, routed)          1.081     1.905    U_AI/U_PWM/AR[0]
    SLICE_X63Y93         FDCE                                         f  U_AI/U_PWM/r_reg_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_12M rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000    83.333    U_CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  U_CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    U_CLK/inst/clk_in1_clk_12M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  U_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    U_CLK/inst/clk_out1_clk_12M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  U_CLK/inst/clkout1_buf/O
                         net (fo=473, routed)         1.511    81.824    U_AI/U_PWM/clk_out1
    SLICE_X63Y93         FDCE                                         r  U_AI/U_PWM/r_reg_reg[1]/C
                         clock pessimism              0.559    82.384    
                         clock uncertainty           -0.176    82.207    
    SLICE_X63Y93         FDCE (Recov_fdce_C_CLR)     -0.405    81.802    U_AI/U_PWM/r_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         81.802    
                         arrival time                          -1.905    
  -------------------------------------------------------------------
                         slack                                 79.897    

Slack (MET) :             80.178ns  (required time - arrival time)
  Source:                 ADDR/btnr_pressed_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_12M  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            U_AI/U_PWM/r_reg_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_12M  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_out1_clk_12M rise@83.333ns - clk_out1_clk_12M rise@0.000ns)
  Data Path Delay:        2.536ns  (logic 0.580ns (22.874%)  route 1.956ns (77.126%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.508ns = ( 81.825 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.911ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_12M rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    U_CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  U_CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    U_CLK/inst/clk_in1_clk_12M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  U_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    U_CLK/inst/clk_out1_clk_12M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  U_CLK/inst/clkout1_buf/O
                         net (fo=473, routed)         1.629    -0.911    ADDR/CLK
    SLICE_X59Y91         FDCE                                         r  ADDR/btnr_pressed_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y91         FDCE (Prop_fdce_C_Q)         0.456    -0.455 r  ADDR/btnr_pressed_reg_reg/Q
                         net (fo=7, routed)           1.155     0.700    ADDR/playing_s
    SLICE_X63Y91         LUT1 (Prop_lut1_I0_O)        0.124     0.824 f  ADDR/buf_reg_i_2/O
                         net (fo=10, routed)          0.800     1.625    U_AI/U_PWM/AR[0]
    SLICE_X64Y93         FDCE                                         f  U_AI/U_PWM/r_reg_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_12M rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000    83.333    U_CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  U_CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    U_CLK/inst/clk_in1_clk_12M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  U_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    U_CLK/inst/clk_out1_clk_12M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  U_CLK/inst/clkout1_buf/O
                         net (fo=473, routed)         1.512    81.825    U_AI/U_PWM/clk_out1
    SLICE_X64Y93         FDCE                                         r  U_AI/U_PWM/r_reg_reg[0]/C
                         clock pessimism              0.559    82.385    
                         clock uncertainty           -0.176    82.208    
    SLICE_X64Y93         FDCE (Recov_fdce_C_CLR)     -0.405    81.803    U_AI/U_PWM/r_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         81.803    
                         arrival time                          -1.625    
  -------------------------------------------------------------------
                         slack                                 80.178    

Slack (MET) :             80.178ns  (required time - arrival time)
  Source:                 ADDR/btnr_pressed_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_12M  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            U_AI/U_PWM/r_reg_reg[5]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_12M  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_out1_clk_12M rise@83.333ns - clk_out1_clk_12M rise@0.000ns)
  Data Path Delay:        2.536ns  (logic 0.580ns (22.874%)  route 1.956ns (77.126%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.508ns = ( 81.825 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.911ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_12M rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    U_CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  U_CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    U_CLK/inst/clk_in1_clk_12M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  U_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    U_CLK/inst/clk_out1_clk_12M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  U_CLK/inst/clkout1_buf/O
                         net (fo=473, routed)         1.629    -0.911    ADDR/CLK
    SLICE_X59Y91         FDCE                                         r  ADDR/btnr_pressed_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y91         FDCE (Prop_fdce_C_Q)         0.456    -0.455 r  ADDR/btnr_pressed_reg_reg/Q
                         net (fo=7, routed)           1.155     0.700    ADDR/playing_s
    SLICE_X63Y91         LUT1 (Prop_lut1_I0_O)        0.124     0.824 f  ADDR/buf_reg_i_2/O
                         net (fo=10, routed)          0.800     1.625    U_AI/U_PWM/AR[0]
    SLICE_X64Y93         FDCE                                         f  U_AI/U_PWM/r_reg_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_12M rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000    83.333    U_CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  U_CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    U_CLK/inst/clk_in1_clk_12M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  U_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    U_CLK/inst/clk_out1_clk_12M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  U_CLK/inst/clkout1_buf/O
                         net (fo=473, routed)         1.512    81.825    U_AI/U_PWM/clk_out1
    SLICE_X64Y93         FDCE                                         r  U_AI/U_PWM/r_reg_reg[5]/C
                         clock pessimism              0.559    82.385    
                         clock uncertainty           -0.176    82.208    
    SLICE_X64Y93         FDCE (Recov_fdce_C_CLR)     -0.405    81.803    U_AI/U_PWM/r_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         81.803    
                         arrival time                          -1.625    
  -------------------------------------------------------------------
                         slack                                 80.178    

Slack (MET) :             80.178ns  (required time - arrival time)
  Source:                 ADDR/btnr_pressed_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_12M  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            U_AI/U_PWM/r_reg_reg[8]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_12M  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_out1_clk_12M rise@83.333ns - clk_out1_clk_12M rise@0.000ns)
  Data Path Delay:        2.536ns  (logic 0.580ns (22.874%)  route 1.956ns (77.126%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.508ns = ( 81.825 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.911ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_12M rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    U_CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  U_CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    U_CLK/inst/clk_in1_clk_12M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  U_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    U_CLK/inst/clk_out1_clk_12M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  U_CLK/inst/clkout1_buf/O
                         net (fo=473, routed)         1.629    -0.911    ADDR/CLK
    SLICE_X59Y91         FDCE                                         r  ADDR/btnr_pressed_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y91         FDCE (Prop_fdce_C_Q)         0.456    -0.455 r  ADDR/btnr_pressed_reg_reg/Q
                         net (fo=7, routed)           1.155     0.700    ADDR/playing_s
    SLICE_X63Y91         LUT1 (Prop_lut1_I0_O)        0.124     0.824 f  ADDR/buf_reg_i_2/O
                         net (fo=10, routed)          0.800     1.625    U_AI/U_PWM/AR[0]
    SLICE_X64Y93         FDCE                                         f  U_AI/U_PWM/r_reg_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_12M rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000    83.333    U_CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  U_CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    U_CLK/inst/clk_in1_clk_12M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  U_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    U_CLK/inst/clk_out1_clk_12M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  U_CLK/inst/clkout1_buf/O
                         net (fo=473, routed)         1.512    81.825    U_AI/U_PWM/clk_out1
    SLICE_X64Y93         FDCE                                         r  U_AI/U_PWM/r_reg_reg[8]/C
                         clock pessimism              0.559    82.385    
                         clock uncertainty           -0.176    82.208    
    SLICE_X64Y93         FDCE (Recov_fdce_C_CLR)     -0.405    81.803    U_AI/U_PWM/r_reg_reg[8]
  -------------------------------------------------------------------
                         required time                         81.803    
                         arrival time                          -1.625    
  -------------------------------------------------------------------
                         slack                                 80.178    

Slack (MET) :             80.281ns  (required time - arrival time)
  Source:                 ADDR/btnr_pressed_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_12M  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            U_AI/U_PWM/buf_reg_reg/CLR
                            (recovery check against rising-edge clock clk_out1_clk_12M  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_out1_clk_12M rise@83.333ns - clk_out1_clk_12M rise@0.000ns)
  Data Path Delay:        2.432ns  (logic 0.580ns (23.852%)  route 1.852ns (76.148%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.509ns = ( 81.824 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.911ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_12M rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    U_CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  U_CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    U_CLK/inst/clk_in1_clk_12M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  U_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    U_CLK/inst/clk_out1_clk_12M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  U_CLK/inst/clkout1_buf/O
                         net (fo=473, routed)         1.629    -0.911    ADDR/CLK
    SLICE_X59Y91         FDCE                                         r  ADDR/btnr_pressed_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y91         FDCE (Prop_fdce_C_Q)         0.456    -0.455 r  ADDR/btnr_pressed_reg_reg/Q
                         net (fo=7, routed)           1.155     0.700    ADDR/playing_s
    SLICE_X63Y91         LUT1 (Prop_lut1_I0_O)        0.124     0.824 f  ADDR/buf_reg_i_2/O
                         net (fo=10, routed)          0.696     1.521    U_AI/U_PWM/AR[0]
    SLICE_X64Y92         FDCE                                         f  U_AI/U_PWM/buf_reg_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_12M rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000    83.333    U_CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  U_CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    U_CLK/inst/clk_in1_clk_12M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  U_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    U_CLK/inst/clk_out1_clk_12M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  U_CLK/inst/clkout1_buf/O
                         net (fo=473, routed)         1.511    81.824    U_AI/U_PWM/clk_out1
    SLICE_X64Y92         FDCE                                         r  U_AI/U_PWM/buf_reg_reg/C
                         clock pessimism              0.559    82.384    
                         clock uncertainty           -0.176    82.207    
    SLICE_X64Y92         FDCE (Recov_fdce_C_CLR)     -0.405    81.802    U_AI/U_PWM/buf_reg_reg
  -------------------------------------------------------------------
                         required time                         81.802    
                         arrival time                          -1.521    
  -------------------------------------------------------------------
                         slack                                 80.281    

Slack (MET) :             80.281ns  (required time - arrival time)
  Source:                 ADDR/btnr_pressed_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_12M  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            U_AI/U_PWM/r_reg_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_12M  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_out1_clk_12M rise@83.333ns - clk_out1_clk_12M rise@0.000ns)
  Data Path Delay:        2.432ns  (logic 0.580ns (23.852%)  route 1.852ns (76.148%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.509ns = ( 81.824 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.911ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_12M rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    U_CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  U_CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    U_CLK/inst/clk_in1_clk_12M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  U_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    U_CLK/inst/clk_out1_clk_12M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  U_CLK/inst/clkout1_buf/O
                         net (fo=473, routed)         1.629    -0.911    ADDR/CLK
    SLICE_X59Y91         FDCE                                         r  ADDR/btnr_pressed_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y91         FDCE (Prop_fdce_C_Q)         0.456    -0.455 r  ADDR/btnr_pressed_reg_reg/Q
                         net (fo=7, routed)           1.155     0.700    ADDR/playing_s
    SLICE_X63Y91         LUT1 (Prop_lut1_I0_O)        0.124     0.824 f  ADDR/buf_reg_i_2/O
                         net (fo=10, routed)          0.696     1.521    U_AI/U_PWM/AR[0]
    SLICE_X64Y92         FDCE                                         f  U_AI/U_PWM/r_reg_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_12M rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000    83.333    U_CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  U_CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    U_CLK/inst/clk_in1_clk_12M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  U_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    U_CLK/inst/clk_out1_clk_12M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  U_CLK/inst/clkout1_buf/O
                         net (fo=473, routed)         1.511    81.824    U_AI/U_PWM/clk_out1
    SLICE_X64Y92         FDCE                                         r  U_AI/U_PWM/r_reg_reg[2]/C
                         clock pessimism              0.559    82.384    
                         clock uncertainty           -0.176    82.207    
    SLICE_X64Y92         FDCE (Recov_fdce_C_CLR)     -0.405    81.802    U_AI/U_PWM/r_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         81.802    
                         arrival time                          -1.521    
  -------------------------------------------------------------------
                         slack                                 80.281    

Slack (MET) :             80.281ns  (required time - arrival time)
  Source:                 ADDR/btnr_pressed_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_12M  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            U_AI/U_PWM/r_reg_reg[3]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_12M  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_out1_clk_12M rise@83.333ns - clk_out1_clk_12M rise@0.000ns)
  Data Path Delay:        2.432ns  (logic 0.580ns (23.852%)  route 1.852ns (76.148%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.509ns = ( 81.824 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.911ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_12M rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    U_CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  U_CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    U_CLK/inst/clk_in1_clk_12M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  U_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    U_CLK/inst/clk_out1_clk_12M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  U_CLK/inst/clkout1_buf/O
                         net (fo=473, routed)         1.629    -0.911    ADDR/CLK
    SLICE_X59Y91         FDCE                                         r  ADDR/btnr_pressed_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y91         FDCE (Prop_fdce_C_Q)         0.456    -0.455 r  ADDR/btnr_pressed_reg_reg/Q
                         net (fo=7, routed)           1.155     0.700    ADDR/playing_s
    SLICE_X63Y91         LUT1 (Prop_lut1_I0_O)        0.124     0.824 f  ADDR/buf_reg_i_2/O
                         net (fo=10, routed)          0.696     1.521    U_AI/U_PWM/AR[0]
    SLICE_X64Y92         FDCE                                         f  U_AI/U_PWM/r_reg_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_12M rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000    83.333    U_CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  U_CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    U_CLK/inst/clk_in1_clk_12M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  U_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    U_CLK/inst/clk_out1_clk_12M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  U_CLK/inst/clkout1_buf/O
                         net (fo=473, routed)         1.511    81.824    U_AI/U_PWM/clk_out1
    SLICE_X64Y92         FDCE                                         r  U_AI/U_PWM/r_reg_reg[3]/C
                         clock pessimism              0.559    82.384    
                         clock uncertainty           -0.176    82.207    
    SLICE_X64Y92         FDCE (Recov_fdce_C_CLR)     -0.405    81.802    U_AI/U_PWM/r_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         81.802    
                         arrival time                          -1.521    
  -------------------------------------------------------------------
                         slack                                 80.281    

Slack (MET) :             80.281ns  (required time - arrival time)
  Source:                 ADDR/btnr_pressed_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_12M  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            U_AI/U_PWM/r_reg_reg[6]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_12M  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_out1_clk_12M rise@83.333ns - clk_out1_clk_12M rise@0.000ns)
  Data Path Delay:        2.432ns  (logic 0.580ns (23.852%)  route 1.852ns (76.148%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.509ns = ( 81.824 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.911ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_12M rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    U_CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  U_CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    U_CLK/inst/clk_in1_clk_12M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  U_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    U_CLK/inst/clk_out1_clk_12M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  U_CLK/inst/clkout1_buf/O
                         net (fo=473, routed)         1.629    -0.911    ADDR/CLK
    SLICE_X59Y91         FDCE                                         r  ADDR/btnr_pressed_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y91         FDCE (Prop_fdce_C_Q)         0.456    -0.455 r  ADDR/btnr_pressed_reg_reg/Q
                         net (fo=7, routed)           1.155     0.700    ADDR/playing_s
    SLICE_X63Y91         LUT1 (Prop_lut1_I0_O)        0.124     0.824 f  ADDR/buf_reg_i_2/O
                         net (fo=10, routed)          0.696     1.521    U_AI/U_PWM/AR[0]
    SLICE_X64Y92         FDCE                                         f  U_AI/U_PWM/r_reg_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_12M rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000    83.333    U_CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  U_CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    U_CLK/inst/clk_in1_clk_12M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  U_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    U_CLK/inst/clk_out1_clk_12M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  U_CLK/inst/clkout1_buf/O
                         net (fo=473, routed)         1.511    81.824    U_AI/U_PWM/clk_out1
    SLICE_X64Y92         FDCE                                         r  U_AI/U_PWM/r_reg_reg[6]/C
                         clock pessimism              0.559    82.384    
                         clock uncertainty           -0.176    82.207    
    SLICE_X64Y92         FDCE (Recov_fdce_C_CLR)     -0.405    81.802    U_AI/U_PWM/r_reg_reg[6]
  -------------------------------------------------------------------
                         required time                         81.802    
                         arrival time                          -1.521    
  -------------------------------------------------------------------
                         slack                                 80.281    

Slack (MET) :             80.425ns  (required time - arrival time)
  Source:                 ADDR/btnr_pressed_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_12M  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            U_AI/U_PWM/r_reg_reg[4]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_12M  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_out1_clk_12M rise@83.333ns - clk_out1_clk_12M rise@0.000ns)
  Data Path Delay:        2.288ns  (logic 0.580ns (25.351%)  route 1.708ns (74.649%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.509ns = ( 81.824 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.911ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_12M rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    U_CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  U_CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    U_CLK/inst/clk_in1_clk_12M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  U_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    U_CLK/inst/clk_out1_clk_12M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  U_CLK/inst/clkout1_buf/O
                         net (fo=473, routed)         1.629    -0.911    ADDR/CLK
    SLICE_X59Y91         FDCE                                         r  ADDR/btnr_pressed_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y91         FDCE (Prop_fdce_C_Q)         0.456    -0.455 r  ADDR/btnr_pressed_reg_reg/Q
                         net (fo=7, routed)           1.155     0.700    ADDR/playing_s
    SLICE_X63Y91         LUT1 (Prop_lut1_I0_O)        0.124     0.824 f  ADDR/buf_reg_i_2/O
                         net (fo=10, routed)          0.553     1.377    U_AI/U_PWM/AR[0]
    SLICE_X64Y91         FDCE                                         f  U_AI/U_PWM/r_reg_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_12M rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000    83.333    U_CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  U_CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    U_CLK/inst/clk_in1_clk_12M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  U_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    U_CLK/inst/clk_out1_clk_12M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  U_CLK/inst/clkout1_buf/O
                         net (fo=473, routed)         1.511    81.824    U_AI/U_PWM/clk_out1
    SLICE_X64Y91         FDCE                                         r  U_AI/U_PWM/r_reg_reg[4]/C
                         clock pessimism              0.559    82.384    
                         clock uncertainty           -0.176    82.207    
    SLICE_X64Y91         FDCE (Recov_fdce_C_CLR)     -0.405    81.802    U_AI/U_PWM/r_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         81.802    
                         arrival time                          -1.377    
  -------------------------------------------------------------------
                         slack                                 80.425    

Slack (MET) :             80.425ns  (required time - arrival time)
  Source:                 ADDR/btnr_pressed_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_12M  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            U_AI/U_PWM/r_reg_reg[7]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_12M  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_out1_clk_12M rise@83.333ns - clk_out1_clk_12M rise@0.000ns)
  Data Path Delay:        2.288ns  (logic 0.580ns (25.351%)  route 1.708ns (74.649%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.509ns = ( 81.824 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.911ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_12M rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    U_CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  U_CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    U_CLK/inst/clk_in1_clk_12M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  U_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    U_CLK/inst/clk_out1_clk_12M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  U_CLK/inst/clkout1_buf/O
                         net (fo=473, routed)         1.629    -0.911    ADDR/CLK
    SLICE_X59Y91         FDCE                                         r  ADDR/btnr_pressed_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y91         FDCE (Prop_fdce_C_Q)         0.456    -0.455 r  ADDR/btnr_pressed_reg_reg/Q
                         net (fo=7, routed)           1.155     0.700    ADDR/playing_s
    SLICE_X63Y91         LUT1 (Prop_lut1_I0_O)        0.124     0.824 f  ADDR/buf_reg_i_2/O
                         net (fo=10, routed)          0.553     1.377    U_AI/U_PWM/AR[0]
    SLICE_X64Y91         FDCE                                         f  U_AI/U_PWM/r_reg_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_12M rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000    83.333    U_CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  U_CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    U_CLK/inst/clk_in1_clk_12M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  U_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    U_CLK/inst/clk_out1_clk_12M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  U_CLK/inst/clkout1_buf/O
                         net (fo=473, routed)         1.511    81.824    U_AI/U_PWM/clk_out1
    SLICE_X64Y91         FDCE                                         r  U_AI/U_PWM/r_reg_reg[7]/C
                         clock pessimism              0.559    82.384    
                         clock uncertainty           -0.176    82.207    
    SLICE_X64Y91         FDCE (Recov_fdce_C_CLR)     -0.405    81.802    U_AI/U_PWM/r_reg_reg[7]
  -------------------------------------------------------------------
                         required time                         81.802    
                         arrival time                          -1.377    
  -------------------------------------------------------------------
                         slack                                 80.425    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.942ns  (arrival time - required time)
  Source:                 ADDR/btnr_pressed_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_12M  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            U_AI/U_PWM/r_reg_reg[4]/CLR
                            (removal check against rising-edge clock clk_out1_clk_12M  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_12M rise@0.000ns - clk_out1_clk_12M rise@0.000ns)
  Data Path Delay:        0.890ns  (logic 0.186ns (20.901%)  route 0.704ns (79.099%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_12M rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    U_CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  U_CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    U_CLK/inst/clk_in1_clk_12M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  U_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    U_CLK/inst/clk_out1_clk_12M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  U_CLK/inst/clkout1_buf/O
                         net (fo=473, routed)         0.565    -0.599    ADDR/CLK
    SLICE_X59Y91         FDCE                                         r  ADDR/btnr_pressed_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y91         FDCE (Prop_fdce_C_Q)         0.141    -0.458 r  ADDR/btnr_pressed_reg_reg/Q
                         net (fo=7, routed)           0.507     0.049    ADDR/playing_s
    SLICE_X63Y91         LUT1 (Prop_lut1_I0_O)        0.045     0.094 f  ADDR/buf_reg_i_2/O
                         net (fo=10, routed)          0.197     0.291    U_AI/U_PWM/AR[0]
    SLICE_X64Y91         FDCE                                         f  U_AI/U_PWM/r_reg_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_12M rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    U_CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  U_CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    U_CLK/inst/clk_in1_clk_12M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  U_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    U_CLK/inst/clk_out1_clk_12M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  U_CLK/inst/clkout1_buf/O
                         net (fo=473, routed)         0.839    -0.834    U_AI/U_PWM/clk_out1
    SLICE_X64Y91         FDCE                                         r  U_AI/U_PWM/r_reg_reg[4]/C
                         clock pessimism              0.275    -0.559    
    SLICE_X64Y91         FDCE (Remov_fdce_C_CLR)     -0.092    -0.651    U_AI/U_PWM/r_reg_reg[4]
  -------------------------------------------------------------------
                         required time                          0.651    
                         arrival time                           0.291    
  -------------------------------------------------------------------
                         slack                                  0.942    

Slack (MET) :             0.942ns  (arrival time - required time)
  Source:                 ADDR/btnr_pressed_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_12M  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            U_AI/U_PWM/r_reg_reg[7]/CLR
                            (removal check against rising-edge clock clk_out1_clk_12M  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_12M rise@0.000ns - clk_out1_clk_12M rise@0.000ns)
  Data Path Delay:        0.890ns  (logic 0.186ns (20.901%)  route 0.704ns (79.099%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_12M rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    U_CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  U_CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    U_CLK/inst/clk_in1_clk_12M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  U_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    U_CLK/inst/clk_out1_clk_12M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  U_CLK/inst/clkout1_buf/O
                         net (fo=473, routed)         0.565    -0.599    ADDR/CLK
    SLICE_X59Y91         FDCE                                         r  ADDR/btnr_pressed_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y91         FDCE (Prop_fdce_C_Q)         0.141    -0.458 r  ADDR/btnr_pressed_reg_reg/Q
                         net (fo=7, routed)           0.507     0.049    ADDR/playing_s
    SLICE_X63Y91         LUT1 (Prop_lut1_I0_O)        0.045     0.094 f  ADDR/buf_reg_i_2/O
                         net (fo=10, routed)          0.197     0.291    U_AI/U_PWM/AR[0]
    SLICE_X64Y91         FDCE                                         f  U_AI/U_PWM/r_reg_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_12M rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    U_CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  U_CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    U_CLK/inst/clk_in1_clk_12M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  U_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    U_CLK/inst/clk_out1_clk_12M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  U_CLK/inst/clkout1_buf/O
                         net (fo=473, routed)         0.839    -0.834    U_AI/U_PWM/clk_out1
    SLICE_X64Y91         FDCE                                         r  U_AI/U_PWM/r_reg_reg[7]/C
                         clock pessimism              0.275    -0.559    
    SLICE_X64Y91         FDCE (Remov_fdce_C_CLR)     -0.092    -0.651    U_AI/U_PWM/r_reg_reg[7]
  -------------------------------------------------------------------
                         required time                          0.651    
                         arrival time                           0.291    
  -------------------------------------------------------------------
                         slack                                  0.942    

Slack (MET) :             1.018ns  (arrival time - required time)
  Source:                 ADDR/btnr_pressed_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_12M  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            U_AI/U_PWM/buf_reg_reg/CLR
                            (removal check against rising-edge clock clk_out1_clk_12M  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_12M rise@0.000ns - clk_out1_clk_12M rise@0.000ns)
  Data Path Delay:        0.966ns  (logic 0.186ns (19.261%)  route 0.780ns (80.739%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_12M rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    U_CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  U_CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    U_CLK/inst/clk_in1_clk_12M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  U_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    U_CLK/inst/clk_out1_clk_12M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  U_CLK/inst/clkout1_buf/O
                         net (fo=473, routed)         0.565    -0.599    ADDR/CLK
    SLICE_X59Y91         FDCE                                         r  ADDR/btnr_pressed_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y91         FDCE (Prop_fdce_C_Q)         0.141    -0.458 r  ADDR/btnr_pressed_reg_reg/Q
                         net (fo=7, routed)           0.507     0.049    ADDR/playing_s
    SLICE_X63Y91         LUT1 (Prop_lut1_I0_O)        0.045     0.094 f  ADDR/buf_reg_i_2/O
                         net (fo=10, routed)          0.272     0.366    U_AI/U_PWM/AR[0]
    SLICE_X64Y92         FDCE                                         f  U_AI/U_PWM/buf_reg_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_12M rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    U_CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  U_CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    U_CLK/inst/clk_in1_clk_12M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  U_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    U_CLK/inst/clk_out1_clk_12M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  U_CLK/inst/clkout1_buf/O
                         net (fo=473, routed)         0.839    -0.834    U_AI/U_PWM/clk_out1
    SLICE_X64Y92         FDCE                                         r  U_AI/U_PWM/buf_reg_reg/C
                         clock pessimism              0.275    -0.559    
    SLICE_X64Y92         FDCE (Remov_fdce_C_CLR)     -0.092    -0.651    U_AI/U_PWM/buf_reg_reg
  -------------------------------------------------------------------
                         required time                          0.651    
                         arrival time                           0.366    
  -------------------------------------------------------------------
                         slack                                  1.018    

Slack (MET) :             1.018ns  (arrival time - required time)
  Source:                 ADDR/btnr_pressed_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_12M  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            U_AI/U_PWM/r_reg_reg[2]/CLR
                            (removal check against rising-edge clock clk_out1_clk_12M  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_12M rise@0.000ns - clk_out1_clk_12M rise@0.000ns)
  Data Path Delay:        0.966ns  (logic 0.186ns (19.261%)  route 0.780ns (80.739%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_12M rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    U_CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  U_CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    U_CLK/inst/clk_in1_clk_12M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  U_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    U_CLK/inst/clk_out1_clk_12M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  U_CLK/inst/clkout1_buf/O
                         net (fo=473, routed)         0.565    -0.599    ADDR/CLK
    SLICE_X59Y91         FDCE                                         r  ADDR/btnr_pressed_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y91         FDCE (Prop_fdce_C_Q)         0.141    -0.458 r  ADDR/btnr_pressed_reg_reg/Q
                         net (fo=7, routed)           0.507     0.049    ADDR/playing_s
    SLICE_X63Y91         LUT1 (Prop_lut1_I0_O)        0.045     0.094 f  ADDR/buf_reg_i_2/O
                         net (fo=10, routed)          0.272     0.366    U_AI/U_PWM/AR[0]
    SLICE_X64Y92         FDCE                                         f  U_AI/U_PWM/r_reg_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_12M rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    U_CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  U_CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    U_CLK/inst/clk_in1_clk_12M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  U_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    U_CLK/inst/clk_out1_clk_12M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  U_CLK/inst/clkout1_buf/O
                         net (fo=473, routed)         0.839    -0.834    U_AI/U_PWM/clk_out1
    SLICE_X64Y92         FDCE                                         r  U_AI/U_PWM/r_reg_reg[2]/C
                         clock pessimism              0.275    -0.559    
    SLICE_X64Y92         FDCE (Remov_fdce_C_CLR)     -0.092    -0.651    U_AI/U_PWM/r_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          0.651    
                         arrival time                           0.366    
  -------------------------------------------------------------------
                         slack                                  1.018    

Slack (MET) :             1.018ns  (arrival time - required time)
  Source:                 ADDR/btnr_pressed_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_12M  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            U_AI/U_PWM/r_reg_reg[3]/CLR
                            (removal check against rising-edge clock clk_out1_clk_12M  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_12M rise@0.000ns - clk_out1_clk_12M rise@0.000ns)
  Data Path Delay:        0.966ns  (logic 0.186ns (19.261%)  route 0.780ns (80.739%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_12M rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    U_CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  U_CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    U_CLK/inst/clk_in1_clk_12M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  U_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    U_CLK/inst/clk_out1_clk_12M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  U_CLK/inst/clkout1_buf/O
                         net (fo=473, routed)         0.565    -0.599    ADDR/CLK
    SLICE_X59Y91         FDCE                                         r  ADDR/btnr_pressed_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y91         FDCE (Prop_fdce_C_Q)         0.141    -0.458 r  ADDR/btnr_pressed_reg_reg/Q
                         net (fo=7, routed)           0.507     0.049    ADDR/playing_s
    SLICE_X63Y91         LUT1 (Prop_lut1_I0_O)        0.045     0.094 f  ADDR/buf_reg_i_2/O
                         net (fo=10, routed)          0.272     0.366    U_AI/U_PWM/AR[0]
    SLICE_X64Y92         FDCE                                         f  U_AI/U_PWM/r_reg_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_12M rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    U_CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  U_CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    U_CLK/inst/clk_in1_clk_12M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  U_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    U_CLK/inst/clk_out1_clk_12M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  U_CLK/inst/clkout1_buf/O
                         net (fo=473, routed)         0.839    -0.834    U_AI/U_PWM/clk_out1
    SLICE_X64Y92         FDCE                                         r  U_AI/U_PWM/r_reg_reg[3]/C
                         clock pessimism              0.275    -0.559    
    SLICE_X64Y92         FDCE (Remov_fdce_C_CLR)     -0.092    -0.651    U_AI/U_PWM/r_reg_reg[3]
  -------------------------------------------------------------------
                         required time                          0.651    
                         arrival time                           0.366    
  -------------------------------------------------------------------
                         slack                                  1.018    

Slack (MET) :             1.018ns  (arrival time - required time)
  Source:                 ADDR/btnr_pressed_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_12M  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            U_AI/U_PWM/r_reg_reg[6]/CLR
                            (removal check against rising-edge clock clk_out1_clk_12M  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_12M rise@0.000ns - clk_out1_clk_12M rise@0.000ns)
  Data Path Delay:        0.966ns  (logic 0.186ns (19.261%)  route 0.780ns (80.739%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_12M rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    U_CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  U_CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    U_CLK/inst/clk_in1_clk_12M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  U_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    U_CLK/inst/clk_out1_clk_12M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  U_CLK/inst/clkout1_buf/O
                         net (fo=473, routed)         0.565    -0.599    ADDR/CLK
    SLICE_X59Y91         FDCE                                         r  ADDR/btnr_pressed_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y91         FDCE (Prop_fdce_C_Q)         0.141    -0.458 r  ADDR/btnr_pressed_reg_reg/Q
                         net (fo=7, routed)           0.507     0.049    ADDR/playing_s
    SLICE_X63Y91         LUT1 (Prop_lut1_I0_O)        0.045     0.094 f  ADDR/buf_reg_i_2/O
                         net (fo=10, routed)          0.272     0.366    U_AI/U_PWM/AR[0]
    SLICE_X64Y92         FDCE                                         f  U_AI/U_PWM/r_reg_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_12M rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    U_CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  U_CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    U_CLK/inst/clk_in1_clk_12M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  U_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    U_CLK/inst/clk_out1_clk_12M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  U_CLK/inst/clkout1_buf/O
                         net (fo=473, routed)         0.839    -0.834    U_AI/U_PWM/clk_out1
    SLICE_X64Y92         FDCE                                         r  U_AI/U_PWM/r_reg_reg[6]/C
                         clock pessimism              0.275    -0.559    
    SLICE_X64Y92         FDCE (Remov_fdce_C_CLR)     -0.092    -0.651    U_AI/U_PWM/r_reg_reg[6]
  -------------------------------------------------------------------
                         required time                          0.651    
                         arrival time                           0.366    
  -------------------------------------------------------------------
                         slack                                  1.018    

Slack (MET) :             1.043ns  (arrival time - required time)
  Source:                 ADDR/btnr_pressed_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_12M  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            U_AI/U_PWM/r_reg_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_clk_12M  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_12M rise@0.000ns - clk_out1_clk_12M rise@0.000ns)
  Data Path Delay:        0.992ns  (logic 0.186ns (18.758%)  route 0.806ns (81.242%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.041ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_12M rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    U_CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  U_CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    U_CLK/inst/clk_in1_clk_12M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  U_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    U_CLK/inst/clk_out1_clk_12M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  U_CLK/inst/clkout1_buf/O
                         net (fo=473, routed)         0.565    -0.599    ADDR/CLK
    SLICE_X59Y91         FDCE                                         r  ADDR/btnr_pressed_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y91         FDCE (Prop_fdce_C_Q)         0.141    -0.458 r  ADDR/btnr_pressed_reg_reg/Q
                         net (fo=7, routed)           0.507     0.049    ADDR/playing_s
    SLICE_X63Y91         LUT1 (Prop_lut1_I0_O)        0.045     0.094 f  ADDR/buf_reg_i_2/O
                         net (fo=10, routed)          0.298     0.392    U_AI/U_PWM/AR[0]
    SLICE_X64Y93         FDCE                                         f  U_AI/U_PWM/r_reg_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_12M rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    U_CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  U_CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    U_CLK/inst/clk_in1_clk_12M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  U_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    U_CLK/inst/clk_out1_clk_12M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  U_CLK/inst/clkout1_buf/O
                         net (fo=473, routed)         0.840    -0.833    U_AI/U_PWM/clk_out1
    SLICE_X64Y93         FDCE                                         r  U_AI/U_PWM/r_reg_reg[0]/C
                         clock pessimism              0.275    -0.558    
    SLICE_X64Y93         FDCE (Remov_fdce_C_CLR)     -0.092    -0.650    U_AI/U_PWM/r_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          0.650    
                         arrival time                           0.392    
  -------------------------------------------------------------------
                         slack                                  1.043    

Slack (MET) :             1.043ns  (arrival time - required time)
  Source:                 ADDR/btnr_pressed_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_12M  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            U_AI/U_PWM/r_reg_reg[5]/CLR
                            (removal check against rising-edge clock clk_out1_clk_12M  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_12M rise@0.000ns - clk_out1_clk_12M rise@0.000ns)
  Data Path Delay:        0.992ns  (logic 0.186ns (18.758%)  route 0.806ns (81.242%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.041ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_12M rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    U_CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  U_CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    U_CLK/inst/clk_in1_clk_12M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  U_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    U_CLK/inst/clk_out1_clk_12M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  U_CLK/inst/clkout1_buf/O
                         net (fo=473, routed)         0.565    -0.599    ADDR/CLK
    SLICE_X59Y91         FDCE                                         r  ADDR/btnr_pressed_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y91         FDCE (Prop_fdce_C_Q)         0.141    -0.458 r  ADDR/btnr_pressed_reg_reg/Q
                         net (fo=7, routed)           0.507     0.049    ADDR/playing_s
    SLICE_X63Y91         LUT1 (Prop_lut1_I0_O)        0.045     0.094 f  ADDR/buf_reg_i_2/O
                         net (fo=10, routed)          0.298     0.392    U_AI/U_PWM/AR[0]
    SLICE_X64Y93         FDCE                                         f  U_AI/U_PWM/r_reg_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_12M rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    U_CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  U_CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    U_CLK/inst/clk_in1_clk_12M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  U_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    U_CLK/inst/clk_out1_clk_12M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  U_CLK/inst/clkout1_buf/O
                         net (fo=473, routed)         0.840    -0.833    U_AI/U_PWM/clk_out1
    SLICE_X64Y93         FDCE                                         r  U_AI/U_PWM/r_reg_reg[5]/C
                         clock pessimism              0.275    -0.558    
    SLICE_X64Y93         FDCE (Remov_fdce_C_CLR)     -0.092    -0.650    U_AI/U_PWM/r_reg_reg[5]
  -------------------------------------------------------------------
                         required time                          0.650    
                         arrival time                           0.392    
  -------------------------------------------------------------------
                         slack                                  1.043    

Slack (MET) :             1.043ns  (arrival time - required time)
  Source:                 ADDR/btnr_pressed_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_12M  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            U_AI/U_PWM/r_reg_reg[8]/CLR
                            (removal check against rising-edge clock clk_out1_clk_12M  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_12M rise@0.000ns - clk_out1_clk_12M rise@0.000ns)
  Data Path Delay:        0.992ns  (logic 0.186ns (18.758%)  route 0.806ns (81.242%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.041ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_12M rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    U_CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  U_CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    U_CLK/inst/clk_in1_clk_12M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  U_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    U_CLK/inst/clk_out1_clk_12M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  U_CLK/inst/clkout1_buf/O
                         net (fo=473, routed)         0.565    -0.599    ADDR/CLK
    SLICE_X59Y91         FDCE                                         r  ADDR/btnr_pressed_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y91         FDCE (Prop_fdce_C_Q)         0.141    -0.458 r  ADDR/btnr_pressed_reg_reg/Q
                         net (fo=7, routed)           0.507     0.049    ADDR/playing_s
    SLICE_X63Y91         LUT1 (Prop_lut1_I0_O)        0.045     0.094 f  ADDR/buf_reg_i_2/O
                         net (fo=10, routed)          0.298     0.392    U_AI/U_PWM/AR[0]
    SLICE_X64Y93         FDCE                                         f  U_AI/U_PWM/r_reg_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_12M rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    U_CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  U_CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    U_CLK/inst/clk_in1_clk_12M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  U_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    U_CLK/inst/clk_out1_clk_12M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  U_CLK/inst/clkout1_buf/O
                         net (fo=473, routed)         0.840    -0.833    U_AI/U_PWM/clk_out1
    SLICE_X64Y93         FDCE                                         r  U_AI/U_PWM/r_reg_reg[8]/C
                         clock pessimism              0.275    -0.558    
    SLICE_X64Y93         FDCE (Remov_fdce_C_CLR)     -0.092    -0.650    U_AI/U_PWM/r_reg_reg[8]
  -------------------------------------------------------------------
                         required time                          0.650    
                         arrival time                           0.392    
  -------------------------------------------------------------------
                         slack                                  1.043    

Slack (MET) :             1.147ns  (arrival time - required time)
  Source:                 ADDR/btnr_pressed_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_12M  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            U_AI/U_PWM/r_reg_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_clk_12M  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_12M rise@0.000ns - clk_out1_clk_12M rise@0.000ns)
  Data Path Delay:        1.095ns  (logic 0.186ns (16.990%)  route 0.909ns (83.010%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_12M rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    U_CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  U_CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    U_CLK/inst/clk_in1_clk_12M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  U_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    U_CLK/inst/clk_out1_clk_12M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  U_CLK/inst/clkout1_buf/O
                         net (fo=473, routed)         0.565    -0.599    ADDR/CLK
    SLICE_X59Y91         FDCE                                         r  ADDR/btnr_pressed_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y91         FDCE (Prop_fdce_C_Q)         0.141    -0.458 r  ADDR/btnr_pressed_reg_reg/Q
                         net (fo=7, routed)           0.507     0.049    ADDR/playing_s
    SLICE_X63Y91         LUT1 (Prop_lut1_I0_O)        0.045     0.094 f  ADDR/buf_reg_i_2/O
                         net (fo=10, routed)          0.402     0.495    U_AI/U_PWM/AR[0]
    SLICE_X63Y93         FDCE                                         f  U_AI/U_PWM/r_reg_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_12M rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    U_CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  U_CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    U_CLK/inst/clk_in1_clk_12M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  U_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    U_CLK/inst/clk_out1_clk_12M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  U_CLK/inst/clkout1_buf/O
                         net (fo=473, routed)         0.839    -0.834    U_AI/U_PWM/clk_out1
    SLICE_X63Y93         FDCE                                         r  U_AI/U_PWM/r_reg_reg[1]/C
                         clock pessimism              0.275    -0.559    
    SLICE_X63Y93         FDCE (Remov_fdce_C_CLR)     -0.092    -0.651    U_AI/U_PWM/r_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          0.651    
                         arrival time                           0.495    
  -------------------------------------------------------------------
                         slack                                  1.147    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_clk_12M_1
  To Clock:  clk_out1_clk_12M

Setup :            0  Failing Endpoints,  Worst Slack       79.897ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.765ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             79.897ns  (required time - arrival time)
  Source:                 ADDR/btnr_pressed_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_12M_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            U_AI/U_PWM/r_reg_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_12M  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_out1_clk_12M rise@83.333ns - clk_out1_clk_12M_1 rise@0.000ns)
  Data Path Delay:        2.816ns  (logic 0.580ns (20.599%)  route 2.236ns (79.401%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.509ns = ( 81.824 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.911ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_12M_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    U_CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  U_CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    U_CLK/inst/clk_in1_clk_12M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  U_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    U_CLK/inst/clk_out1_clk_12M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  U_CLK/inst/clkout1_buf/O
                         net (fo=473, routed)         1.629    -0.911    ADDR/CLK
    SLICE_X59Y91         FDCE                                         r  ADDR/btnr_pressed_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y91         FDCE (Prop_fdce_C_Q)         0.456    -0.455 r  ADDR/btnr_pressed_reg_reg/Q
                         net (fo=7, routed)           1.155     0.700    ADDR/playing_s
    SLICE_X63Y91         LUT1 (Prop_lut1_I0_O)        0.124     0.824 f  ADDR/buf_reg_i_2/O
                         net (fo=10, routed)          1.081     1.905    U_AI/U_PWM/AR[0]
    SLICE_X63Y93         FDCE                                         f  U_AI/U_PWM/r_reg_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_12M rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000    83.333    U_CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  U_CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    U_CLK/inst/clk_in1_clk_12M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  U_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    U_CLK/inst/clk_out1_clk_12M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  U_CLK/inst/clkout1_buf/O
                         net (fo=473, routed)         1.511    81.824    U_AI/U_PWM/clk_out1
    SLICE_X63Y93         FDCE                                         r  U_AI/U_PWM/r_reg_reg[1]/C
                         clock pessimism              0.559    82.384    
                         clock uncertainty           -0.176    82.207    
    SLICE_X63Y93         FDCE (Recov_fdce_C_CLR)     -0.405    81.802    U_AI/U_PWM/r_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         81.802    
                         arrival time                          -1.905    
  -------------------------------------------------------------------
                         slack                                 79.897    

Slack (MET) :             80.178ns  (required time - arrival time)
  Source:                 ADDR/btnr_pressed_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_12M_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            U_AI/U_PWM/r_reg_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_12M  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_out1_clk_12M rise@83.333ns - clk_out1_clk_12M_1 rise@0.000ns)
  Data Path Delay:        2.536ns  (logic 0.580ns (22.874%)  route 1.956ns (77.126%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.508ns = ( 81.825 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.911ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_12M_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    U_CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  U_CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    U_CLK/inst/clk_in1_clk_12M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  U_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    U_CLK/inst/clk_out1_clk_12M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  U_CLK/inst/clkout1_buf/O
                         net (fo=473, routed)         1.629    -0.911    ADDR/CLK
    SLICE_X59Y91         FDCE                                         r  ADDR/btnr_pressed_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y91         FDCE (Prop_fdce_C_Q)         0.456    -0.455 r  ADDR/btnr_pressed_reg_reg/Q
                         net (fo=7, routed)           1.155     0.700    ADDR/playing_s
    SLICE_X63Y91         LUT1 (Prop_lut1_I0_O)        0.124     0.824 f  ADDR/buf_reg_i_2/O
                         net (fo=10, routed)          0.800     1.625    U_AI/U_PWM/AR[0]
    SLICE_X64Y93         FDCE                                         f  U_AI/U_PWM/r_reg_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_12M rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000    83.333    U_CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  U_CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    U_CLK/inst/clk_in1_clk_12M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  U_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    U_CLK/inst/clk_out1_clk_12M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  U_CLK/inst/clkout1_buf/O
                         net (fo=473, routed)         1.512    81.825    U_AI/U_PWM/clk_out1
    SLICE_X64Y93         FDCE                                         r  U_AI/U_PWM/r_reg_reg[0]/C
                         clock pessimism              0.559    82.385    
                         clock uncertainty           -0.176    82.208    
    SLICE_X64Y93         FDCE (Recov_fdce_C_CLR)     -0.405    81.803    U_AI/U_PWM/r_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         81.803    
                         arrival time                          -1.625    
  -------------------------------------------------------------------
                         slack                                 80.178    

Slack (MET) :             80.178ns  (required time - arrival time)
  Source:                 ADDR/btnr_pressed_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_12M_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            U_AI/U_PWM/r_reg_reg[5]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_12M  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_out1_clk_12M rise@83.333ns - clk_out1_clk_12M_1 rise@0.000ns)
  Data Path Delay:        2.536ns  (logic 0.580ns (22.874%)  route 1.956ns (77.126%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.508ns = ( 81.825 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.911ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_12M_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    U_CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  U_CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    U_CLK/inst/clk_in1_clk_12M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  U_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    U_CLK/inst/clk_out1_clk_12M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  U_CLK/inst/clkout1_buf/O
                         net (fo=473, routed)         1.629    -0.911    ADDR/CLK
    SLICE_X59Y91         FDCE                                         r  ADDR/btnr_pressed_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y91         FDCE (Prop_fdce_C_Q)         0.456    -0.455 r  ADDR/btnr_pressed_reg_reg/Q
                         net (fo=7, routed)           1.155     0.700    ADDR/playing_s
    SLICE_X63Y91         LUT1 (Prop_lut1_I0_O)        0.124     0.824 f  ADDR/buf_reg_i_2/O
                         net (fo=10, routed)          0.800     1.625    U_AI/U_PWM/AR[0]
    SLICE_X64Y93         FDCE                                         f  U_AI/U_PWM/r_reg_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_12M rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000    83.333    U_CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  U_CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    U_CLK/inst/clk_in1_clk_12M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  U_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    U_CLK/inst/clk_out1_clk_12M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  U_CLK/inst/clkout1_buf/O
                         net (fo=473, routed)         1.512    81.825    U_AI/U_PWM/clk_out1
    SLICE_X64Y93         FDCE                                         r  U_AI/U_PWM/r_reg_reg[5]/C
                         clock pessimism              0.559    82.385    
                         clock uncertainty           -0.176    82.208    
    SLICE_X64Y93         FDCE (Recov_fdce_C_CLR)     -0.405    81.803    U_AI/U_PWM/r_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         81.803    
                         arrival time                          -1.625    
  -------------------------------------------------------------------
                         slack                                 80.178    

Slack (MET) :             80.178ns  (required time - arrival time)
  Source:                 ADDR/btnr_pressed_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_12M_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            U_AI/U_PWM/r_reg_reg[8]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_12M  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_out1_clk_12M rise@83.333ns - clk_out1_clk_12M_1 rise@0.000ns)
  Data Path Delay:        2.536ns  (logic 0.580ns (22.874%)  route 1.956ns (77.126%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.508ns = ( 81.825 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.911ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_12M_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    U_CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  U_CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    U_CLK/inst/clk_in1_clk_12M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  U_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    U_CLK/inst/clk_out1_clk_12M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  U_CLK/inst/clkout1_buf/O
                         net (fo=473, routed)         1.629    -0.911    ADDR/CLK
    SLICE_X59Y91         FDCE                                         r  ADDR/btnr_pressed_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y91         FDCE (Prop_fdce_C_Q)         0.456    -0.455 r  ADDR/btnr_pressed_reg_reg/Q
                         net (fo=7, routed)           1.155     0.700    ADDR/playing_s
    SLICE_X63Y91         LUT1 (Prop_lut1_I0_O)        0.124     0.824 f  ADDR/buf_reg_i_2/O
                         net (fo=10, routed)          0.800     1.625    U_AI/U_PWM/AR[0]
    SLICE_X64Y93         FDCE                                         f  U_AI/U_PWM/r_reg_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_12M rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000    83.333    U_CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  U_CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    U_CLK/inst/clk_in1_clk_12M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  U_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    U_CLK/inst/clk_out1_clk_12M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  U_CLK/inst/clkout1_buf/O
                         net (fo=473, routed)         1.512    81.825    U_AI/U_PWM/clk_out1
    SLICE_X64Y93         FDCE                                         r  U_AI/U_PWM/r_reg_reg[8]/C
                         clock pessimism              0.559    82.385    
                         clock uncertainty           -0.176    82.208    
    SLICE_X64Y93         FDCE (Recov_fdce_C_CLR)     -0.405    81.803    U_AI/U_PWM/r_reg_reg[8]
  -------------------------------------------------------------------
                         required time                         81.803    
                         arrival time                          -1.625    
  -------------------------------------------------------------------
                         slack                                 80.178    

Slack (MET) :             80.281ns  (required time - arrival time)
  Source:                 ADDR/btnr_pressed_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_12M_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            U_AI/U_PWM/buf_reg_reg/CLR
                            (recovery check against rising-edge clock clk_out1_clk_12M  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_out1_clk_12M rise@83.333ns - clk_out1_clk_12M_1 rise@0.000ns)
  Data Path Delay:        2.432ns  (logic 0.580ns (23.852%)  route 1.852ns (76.148%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.509ns = ( 81.824 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.911ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_12M_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    U_CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  U_CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    U_CLK/inst/clk_in1_clk_12M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  U_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    U_CLK/inst/clk_out1_clk_12M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  U_CLK/inst/clkout1_buf/O
                         net (fo=473, routed)         1.629    -0.911    ADDR/CLK
    SLICE_X59Y91         FDCE                                         r  ADDR/btnr_pressed_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y91         FDCE (Prop_fdce_C_Q)         0.456    -0.455 r  ADDR/btnr_pressed_reg_reg/Q
                         net (fo=7, routed)           1.155     0.700    ADDR/playing_s
    SLICE_X63Y91         LUT1 (Prop_lut1_I0_O)        0.124     0.824 f  ADDR/buf_reg_i_2/O
                         net (fo=10, routed)          0.696     1.521    U_AI/U_PWM/AR[0]
    SLICE_X64Y92         FDCE                                         f  U_AI/U_PWM/buf_reg_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_12M rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000    83.333    U_CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  U_CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    U_CLK/inst/clk_in1_clk_12M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  U_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    U_CLK/inst/clk_out1_clk_12M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  U_CLK/inst/clkout1_buf/O
                         net (fo=473, routed)         1.511    81.824    U_AI/U_PWM/clk_out1
    SLICE_X64Y92         FDCE                                         r  U_AI/U_PWM/buf_reg_reg/C
                         clock pessimism              0.559    82.384    
                         clock uncertainty           -0.176    82.207    
    SLICE_X64Y92         FDCE (Recov_fdce_C_CLR)     -0.405    81.802    U_AI/U_PWM/buf_reg_reg
  -------------------------------------------------------------------
                         required time                         81.802    
                         arrival time                          -1.521    
  -------------------------------------------------------------------
                         slack                                 80.281    

Slack (MET) :             80.281ns  (required time - arrival time)
  Source:                 ADDR/btnr_pressed_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_12M_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            U_AI/U_PWM/r_reg_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_12M  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_out1_clk_12M rise@83.333ns - clk_out1_clk_12M_1 rise@0.000ns)
  Data Path Delay:        2.432ns  (logic 0.580ns (23.852%)  route 1.852ns (76.148%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.509ns = ( 81.824 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.911ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_12M_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    U_CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  U_CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    U_CLK/inst/clk_in1_clk_12M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  U_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    U_CLK/inst/clk_out1_clk_12M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  U_CLK/inst/clkout1_buf/O
                         net (fo=473, routed)         1.629    -0.911    ADDR/CLK
    SLICE_X59Y91         FDCE                                         r  ADDR/btnr_pressed_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y91         FDCE (Prop_fdce_C_Q)         0.456    -0.455 r  ADDR/btnr_pressed_reg_reg/Q
                         net (fo=7, routed)           1.155     0.700    ADDR/playing_s
    SLICE_X63Y91         LUT1 (Prop_lut1_I0_O)        0.124     0.824 f  ADDR/buf_reg_i_2/O
                         net (fo=10, routed)          0.696     1.521    U_AI/U_PWM/AR[0]
    SLICE_X64Y92         FDCE                                         f  U_AI/U_PWM/r_reg_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_12M rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000    83.333    U_CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  U_CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    U_CLK/inst/clk_in1_clk_12M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  U_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    U_CLK/inst/clk_out1_clk_12M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  U_CLK/inst/clkout1_buf/O
                         net (fo=473, routed)         1.511    81.824    U_AI/U_PWM/clk_out1
    SLICE_X64Y92         FDCE                                         r  U_AI/U_PWM/r_reg_reg[2]/C
                         clock pessimism              0.559    82.384    
                         clock uncertainty           -0.176    82.207    
    SLICE_X64Y92         FDCE (Recov_fdce_C_CLR)     -0.405    81.802    U_AI/U_PWM/r_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         81.802    
                         arrival time                          -1.521    
  -------------------------------------------------------------------
                         slack                                 80.281    

Slack (MET) :             80.281ns  (required time - arrival time)
  Source:                 ADDR/btnr_pressed_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_12M_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            U_AI/U_PWM/r_reg_reg[3]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_12M  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_out1_clk_12M rise@83.333ns - clk_out1_clk_12M_1 rise@0.000ns)
  Data Path Delay:        2.432ns  (logic 0.580ns (23.852%)  route 1.852ns (76.148%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.509ns = ( 81.824 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.911ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_12M_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    U_CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  U_CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    U_CLK/inst/clk_in1_clk_12M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  U_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    U_CLK/inst/clk_out1_clk_12M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  U_CLK/inst/clkout1_buf/O
                         net (fo=473, routed)         1.629    -0.911    ADDR/CLK
    SLICE_X59Y91         FDCE                                         r  ADDR/btnr_pressed_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y91         FDCE (Prop_fdce_C_Q)         0.456    -0.455 r  ADDR/btnr_pressed_reg_reg/Q
                         net (fo=7, routed)           1.155     0.700    ADDR/playing_s
    SLICE_X63Y91         LUT1 (Prop_lut1_I0_O)        0.124     0.824 f  ADDR/buf_reg_i_2/O
                         net (fo=10, routed)          0.696     1.521    U_AI/U_PWM/AR[0]
    SLICE_X64Y92         FDCE                                         f  U_AI/U_PWM/r_reg_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_12M rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000    83.333    U_CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  U_CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    U_CLK/inst/clk_in1_clk_12M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  U_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    U_CLK/inst/clk_out1_clk_12M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  U_CLK/inst/clkout1_buf/O
                         net (fo=473, routed)         1.511    81.824    U_AI/U_PWM/clk_out1
    SLICE_X64Y92         FDCE                                         r  U_AI/U_PWM/r_reg_reg[3]/C
                         clock pessimism              0.559    82.384    
                         clock uncertainty           -0.176    82.207    
    SLICE_X64Y92         FDCE (Recov_fdce_C_CLR)     -0.405    81.802    U_AI/U_PWM/r_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         81.802    
                         arrival time                          -1.521    
  -------------------------------------------------------------------
                         slack                                 80.281    

Slack (MET) :             80.281ns  (required time - arrival time)
  Source:                 ADDR/btnr_pressed_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_12M_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            U_AI/U_PWM/r_reg_reg[6]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_12M  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_out1_clk_12M rise@83.333ns - clk_out1_clk_12M_1 rise@0.000ns)
  Data Path Delay:        2.432ns  (logic 0.580ns (23.852%)  route 1.852ns (76.148%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.509ns = ( 81.824 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.911ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_12M_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    U_CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  U_CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    U_CLK/inst/clk_in1_clk_12M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  U_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    U_CLK/inst/clk_out1_clk_12M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  U_CLK/inst/clkout1_buf/O
                         net (fo=473, routed)         1.629    -0.911    ADDR/CLK
    SLICE_X59Y91         FDCE                                         r  ADDR/btnr_pressed_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y91         FDCE (Prop_fdce_C_Q)         0.456    -0.455 r  ADDR/btnr_pressed_reg_reg/Q
                         net (fo=7, routed)           1.155     0.700    ADDR/playing_s
    SLICE_X63Y91         LUT1 (Prop_lut1_I0_O)        0.124     0.824 f  ADDR/buf_reg_i_2/O
                         net (fo=10, routed)          0.696     1.521    U_AI/U_PWM/AR[0]
    SLICE_X64Y92         FDCE                                         f  U_AI/U_PWM/r_reg_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_12M rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000    83.333    U_CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  U_CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    U_CLK/inst/clk_in1_clk_12M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  U_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    U_CLK/inst/clk_out1_clk_12M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  U_CLK/inst/clkout1_buf/O
                         net (fo=473, routed)         1.511    81.824    U_AI/U_PWM/clk_out1
    SLICE_X64Y92         FDCE                                         r  U_AI/U_PWM/r_reg_reg[6]/C
                         clock pessimism              0.559    82.384    
                         clock uncertainty           -0.176    82.207    
    SLICE_X64Y92         FDCE (Recov_fdce_C_CLR)     -0.405    81.802    U_AI/U_PWM/r_reg_reg[6]
  -------------------------------------------------------------------
                         required time                         81.802    
                         arrival time                          -1.521    
  -------------------------------------------------------------------
                         slack                                 80.281    

Slack (MET) :             80.425ns  (required time - arrival time)
  Source:                 ADDR/btnr_pressed_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_12M_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            U_AI/U_PWM/r_reg_reg[4]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_12M  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_out1_clk_12M rise@83.333ns - clk_out1_clk_12M_1 rise@0.000ns)
  Data Path Delay:        2.288ns  (logic 0.580ns (25.351%)  route 1.708ns (74.649%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.509ns = ( 81.824 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.911ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_12M_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    U_CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  U_CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    U_CLK/inst/clk_in1_clk_12M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  U_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    U_CLK/inst/clk_out1_clk_12M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  U_CLK/inst/clkout1_buf/O
                         net (fo=473, routed)         1.629    -0.911    ADDR/CLK
    SLICE_X59Y91         FDCE                                         r  ADDR/btnr_pressed_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y91         FDCE (Prop_fdce_C_Q)         0.456    -0.455 r  ADDR/btnr_pressed_reg_reg/Q
                         net (fo=7, routed)           1.155     0.700    ADDR/playing_s
    SLICE_X63Y91         LUT1 (Prop_lut1_I0_O)        0.124     0.824 f  ADDR/buf_reg_i_2/O
                         net (fo=10, routed)          0.553     1.377    U_AI/U_PWM/AR[0]
    SLICE_X64Y91         FDCE                                         f  U_AI/U_PWM/r_reg_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_12M rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000    83.333    U_CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  U_CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    U_CLK/inst/clk_in1_clk_12M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  U_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    U_CLK/inst/clk_out1_clk_12M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  U_CLK/inst/clkout1_buf/O
                         net (fo=473, routed)         1.511    81.824    U_AI/U_PWM/clk_out1
    SLICE_X64Y91         FDCE                                         r  U_AI/U_PWM/r_reg_reg[4]/C
                         clock pessimism              0.559    82.384    
                         clock uncertainty           -0.176    82.207    
    SLICE_X64Y91         FDCE (Recov_fdce_C_CLR)     -0.405    81.802    U_AI/U_PWM/r_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         81.802    
                         arrival time                          -1.377    
  -------------------------------------------------------------------
                         slack                                 80.425    

Slack (MET) :             80.425ns  (required time - arrival time)
  Source:                 ADDR/btnr_pressed_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_12M_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            U_AI/U_PWM/r_reg_reg[7]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_12M  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_out1_clk_12M rise@83.333ns - clk_out1_clk_12M_1 rise@0.000ns)
  Data Path Delay:        2.288ns  (logic 0.580ns (25.351%)  route 1.708ns (74.649%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.509ns = ( 81.824 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.911ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_12M_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    U_CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  U_CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    U_CLK/inst/clk_in1_clk_12M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  U_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    U_CLK/inst/clk_out1_clk_12M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  U_CLK/inst/clkout1_buf/O
                         net (fo=473, routed)         1.629    -0.911    ADDR/CLK
    SLICE_X59Y91         FDCE                                         r  ADDR/btnr_pressed_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y91         FDCE (Prop_fdce_C_Q)         0.456    -0.455 r  ADDR/btnr_pressed_reg_reg/Q
                         net (fo=7, routed)           1.155     0.700    ADDR/playing_s
    SLICE_X63Y91         LUT1 (Prop_lut1_I0_O)        0.124     0.824 f  ADDR/buf_reg_i_2/O
                         net (fo=10, routed)          0.553     1.377    U_AI/U_PWM/AR[0]
    SLICE_X64Y91         FDCE                                         f  U_AI/U_PWM/r_reg_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_12M rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000    83.333    U_CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  U_CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    U_CLK/inst/clk_in1_clk_12M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  U_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    U_CLK/inst/clk_out1_clk_12M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  U_CLK/inst/clkout1_buf/O
                         net (fo=473, routed)         1.511    81.824    U_AI/U_PWM/clk_out1
    SLICE_X64Y91         FDCE                                         r  U_AI/U_PWM/r_reg_reg[7]/C
                         clock pessimism              0.559    82.384    
                         clock uncertainty           -0.176    82.207    
    SLICE_X64Y91         FDCE (Recov_fdce_C_CLR)     -0.405    81.802    U_AI/U_PWM/r_reg_reg[7]
  -------------------------------------------------------------------
                         required time                         81.802    
                         arrival time                          -1.377    
  -------------------------------------------------------------------
                         slack                                 80.425    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.765ns  (arrival time - required time)
  Source:                 ADDR/btnr_pressed_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_12M_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            U_AI/U_PWM/r_reg_reg[4]/CLR
                            (removal check against rising-edge clock clk_out1_clk_12M  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_12M rise@0.000ns - clk_out1_clk_12M_1 rise@0.000ns)
  Data Path Delay:        0.890ns  (logic 0.186ns (20.901%)  route 0.704ns (79.099%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_12M_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    U_CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  U_CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    U_CLK/inst/clk_in1_clk_12M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  U_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    U_CLK/inst/clk_out1_clk_12M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  U_CLK/inst/clkout1_buf/O
                         net (fo=473, routed)         0.565    -0.599    ADDR/CLK
    SLICE_X59Y91         FDCE                                         r  ADDR/btnr_pressed_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y91         FDCE (Prop_fdce_C_Q)         0.141    -0.458 r  ADDR/btnr_pressed_reg_reg/Q
                         net (fo=7, routed)           0.507     0.049    ADDR/playing_s
    SLICE_X63Y91         LUT1 (Prop_lut1_I0_O)        0.045     0.094 f  ADDR/buf_reg_i_2/O
                         net (fo=10, routed)          0.197     0.291    U_AI/U_PWM/AR[0]
    SLICE_X64Y91         FDCE                                         f  U_AI/U_PWM/r_reg_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_12M rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    U_CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  U_CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    U_CLK/inst/clk_in1_clk_12M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  U_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    U_CLK/inst/clk_out1_clk_12M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  U_CLK/inst/clkout1_buf/O
                         net (fo=473, routed)         0.839    -0.834    U_AI/U_PWM/clk_out1
    SLICE_X64Y91         FDCE                                         r  U_AI/U_PWM/r_reg_reg[4]/C
                         clock pessimism              0.275    -0.559    
                         clock uncertainty            0.176    -0.383    
    SLICE_X64Y91         FDCE (Remov_fdce_C_CLR)     -0.092    -0.475    U_AI/U_PWM/r_reg_reg[4]
  -------------------------------------------------------------------
                         required time                          0.475    
                         arrival time                           0.291    
  -------------------------------------------------------------------
                         slack                                  0.765    

Slack (MET) :             0.765ns  (arrival time - required time)
  Source:                 ADDR/btnr_pressed_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_12M_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            U_AI/U_PWM/r_reg_reg[7]/CLR
                            (removal check against rising-edge clock clk_out1_clk_12M  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_12M rise@0.000ns - clk_out1_clk_12M_1 rise@0.000ns)
  Data Path Delay:        0.890ns  (logic 0.186ns (20.901%)  route 0.704ns (79.099%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_12M_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    U_CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  U_CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    U_CLK/inst/clk_in1_clk_12M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  U_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    U_CLK/inst/clk_out1_clk_12M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  U_CLK/inst/clkout1_buf/O
                         net (fo=473, routed)         0.565    -0.599    ADDR/CLK
    SLICE_X59Y91         FDCE                                         r  ADDR/btnr_pressed_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y91         FDCE (Prop_fdce_C_Q)         0.141    -0.458 r  ADDR/btnr_pressed_reg_reg/Q
                         net (fo=7, routed)           0.507     0.049    ADDR/playing_s
    SLICE_X63Y91         LUT1 (Prop_lut1_I0_O)        0.045     0.094 f  ADDR/buf_reg_i_2/O
                         net (fo=10, routed)          0.197     0.291    U_AI/U_PWM/AR[0]
    SLICE_X64Y91         FDCE                                         f  U_AI/U_PWM/r_reg_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_12M rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    U_CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  U_CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    U_CLK/inst/clk_in1_clk_12M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  U_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    U_CLK/inst/clk_out1_clk_12M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  U_CLK/inst/clkout1_buf/O
                         net (fo=473, routed)         0.839    -0.834    U_AI/U_PWM/clk_out1
    SLICE_X64Y91         FDCE                                         r  U_AI/U_PWM/r_reg_reg[7]/C
                         clock pessimism              0.275    -0.559    
                         clock uncertainty            0.176    -0.383    
    SLICE_X64Y91         FDCE (Remov_fdce_C_CLR)     -0.092    -0.475    U_AI/U_PWM/r_reg_reg[7]
  -------------------------------------------------------------------
                         required time                          0.475    
                         arrival time                           0.291    
  -------------------------------------------------------------------
                         slack                                  0.765    

Slack (MET) :             0.841ns  (arrival time - required time)
  Source:                 ADDR/btnr_pressed_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_12M_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            U_AI/U_PWM/buf_reg_reg/CLR
                            (removal check against rising-edge clock clk_out1_clk_12M  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_12M rise@0.000ns - clk_out1_clk_12M_1 rise@0.000ns)
  Data Path Delay:        0.966ns  (logic 0.186ns (19.261%)  route 0.780ns (80.739%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_12M_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    U_CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  U_CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    U_CLK/inst/clk_in1_clk_12M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  U_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    U_CLK/inst/clk_out1_clk_12M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  U_CLK/inst/clkout1_buf/O
                         net (fo=473, routed)         0.565    -0.599    ADDR/CLK
    SLICE_X59Y91         FDCE                                         r  ADDR/btnr_pressed_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y91         FDCE (Prop_fdce_C_Q)         0.141    -0.458 r  ADDR/btnr_pressed_reg_reg/Q
                         net (fo=7, routed)           0.507     0.049    ADDR/playing_s
    SLICE_X63Y91         LUT1 (Prop_lut1_I0_O)        0.045     0.094 f  ADDR/buf_reg_i_2/O
                         net (fo=10, routed)          0.272     0.366    U_AI/U_PWM/AR[0]
    SLICE_X64Y92         FDCE                                         f  U_AI/U_PWM/buf_reg_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_12M rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    U_CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  U_CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    U_CLK/inst/clk_in1_clk_12M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  U_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    U_CLK/inst/clk_out1_clk_12M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  U_CLK/inst/clkout1_buf/O
                         net (fo=473, routed)         0.839    -0.834    U_AI/U_PWM/clk_out1
    SLICE_X64Y92         FDCE                                         r  U_AI/U_PWM/buf_reg_reg/C
                         clock pessimism              0.275    -0.559    
                         clock uncertainty            0.176    -0.383    
    SLICE_X64Y92         FDCE (Remov_fdce_C_CLR)     -0.092    -0.475    U_AI/U_PWM/buf_reg_reg
  -------------------------------------------------------------------
                         required time                          0.475    
                         arrival time                           0.366    
  -------------------------------------------------------------------
                         slack                                  0.841    

Slack (MET) :             0.841ns  (arrival time - required time)
  Source:                 ADDR/btnr_pressed_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_12M_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            U_AI/U_PWM/r_reg_reg[2]/CLR
                            (removal check against rising-edge clock clk_out1_clk_12M  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_12M rise@0.000ns - clk_out1_clk_12M_1 rise@0.000ns)
  Data Path Delay:        0.966ns  (logic 0.186ns (19.261%)  route 0.780ns (80.739%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_12M_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    U_CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  U_CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    U_CLK/inst/clk_in1_clk_12M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  U_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    U_CLK/inst/clk_out1_clk_12M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  U_CLK/inst/clkout1_buf/O
                         net (fo=473, routed)         0.565    -0.599    ADDR/CLK
    SLICE_X59Y91         FDCE                                         r  ADDR/btnr_pressed_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y91         FDCE (Prop_fdce_C_Q)         0.141    -0.458 r  ADDR/btnr_pressed_reg_reg/Q
                         net (fo=7, routed)           0.507     0.049    ADDR/playing_s
    SLICE_X63Y91         LUT1 (Prop_lut1_I0_O)        0.045     0.094 f  ADDR/buf_reg_i_2/O
                         net (fo=10, routed)          0.272     0.366    U_AI/U_PWM/AR[0]
    SLICE_X64Y92         FDCE                                         f  U_AI/U_PWM/r_reg_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_12M rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    U_CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  U_CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    U_CLK/inst/clk_in1_clk_12M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  U_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    U_CLK/inst/clk_out1_clk_12M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  U_CLK/inst/clkout1_buf/O
                         net (fo=473, routed)         0.839    -0.834    U_AI/U_PWM/clk_out1
    SLICE_X64Y92         FDCE                                         r  U_AI/U_PWM/r_reg_reg[2]/C
                         clock pessimism              0.275    -0.559    
                         clock uncertainty            0.176    -0.383    
    SLICE_X64Y92         FDCE (Remov_fdce_C_CLR)     -0.092    -0.475    U_AI/U_PWM/r_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          0.475    
                         arrival time                           0.366    
  -------------------------------------------------------------------
                         slack                                  0.841    

Slack (MET) :             0.841ns  (arrival time - required time)
  Source:                 ADDR/btnr_pressed_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_12M_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            U_AI/U_PWM/r_reg_reg[3]/CLR
                            (removal check against rising-edge clock clk_out1_clk_12M  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_12M rise@0.000ns - clk_out1_clk_12M_1 rise@0.000ns)
  Data Path Delay:        0.966ns  (logic 0.186ns (19.261%)  route 0.780ns (80.739%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_12M_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    U_CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  U_CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    U_CLK/inst/clk_in1_clk_12M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  U_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    U_CLK/inst/clk_out1_clk_12M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  U_CLK/inst/clkout1_buf/O
                         net (fo=473, routed)         0.565    -0.599    ADDR/CLK
    SLICE_X59Y91         FDCE                                         r  ADDR/btnr_pressed_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y91         FDCE (Prop_fdce_C_Q)         0.141    -0.458 r  ADDR/btnr_pressed_reg_reg/Q
                         net (fo=7, routed)           0.507     0.049    ADDR/playing_s
    SLICE_X63Y91         LUT1 (Prop_lut1_I0_O)        0.045     0.094 f  ADDR/buf_reg_i_2/O
                         net (fo=10, routed)          0.272     0.366    U_AI/U_PWM/AR[0]
    SLICE_X64Y92         FDCE                                         f  U_AI/U_PWM/r_reg_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_12M rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    U_CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  U_CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    U_CLK/inst/clk_in1_clk_12M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  U_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    U_CLK/inst/clk_out1_clk_12M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  U_CLK/inst/clkout1_buf/O
                         net (fo=473, routed)         0.839    -0.834    U_AI/U_PWM/clk_out1
    SLICE_X64Y92         FDCE                                         r  U_AI/U_PWM/r_reg_reg[3]/C
                         clock pessimism              0.275    -0.559    
                         clock uncertainty            0.176    -0.383    
    SLICE_X64Y92         FDCE (Remov_fdce_C_CLR)     -0.092    -0.475    U_AI/U_PWM/r_reg_reg[3]
  -------------------------------------------------------------------
                         required time                          0.475    
                         arrival time                           0.366    
  -------------------------------------------------------------------
                         slack                                  0.841    

Slack (MET) :             0.841ns  (arrival time - required time)
  Source:                 ADDR/btnr_pressed_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_12M_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            U_AI/U_PWM/r_reg_reg[6]/CLR
                            (removal check against rising-edge clock clk_out1_clk_12M  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_12M rise@0.000ns - clk_out1_clk_12M_1 rise@0.000ns)
  Data Path Delay:        0.966ns  (logic 0.186ns (19.261%)  route 0.780ns (80.739%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_12M_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    U_CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  U_CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    U_CLK/inst/clk_in1_clk_12M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  U_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    U_CLK/inst/clk_out1_clk_12M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  U_CLK/inst/clkout1_buf/O
                         net (fo=473, routed)         0.565    -0.599    ADDR/CLK
    SLICE_X59Y91         FDCE                                         r  ADDR/btnr_pressed_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y91         FDCE (Prop_fdce_C_Q)         0.141    -0.458 r  ADDR/btnr_pressed_reg_reg/Q
                         net (fo=7, routed)           0.507     0.049    ADDR/playing_s
    SLICE_X63Y91         LUT1 (Prop_lut1_I0_O)        0.045     0.094 f  ADDR/buf_reg_i_2/O
                         net (fo=10, routed)          0.272     0.366    U_AI/U_PWM/AR[0]
    SLICE_X64Y92         FDCE                                         f  U_AI/U_PWM/r_reg_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_12M rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    U_CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  U_CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    U_CLK/inst/clk_in1_clk_12M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  U_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    U_CLK/inst/clk_out1_clk_12M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  U_CLK/inst/clkout1_buf/O
                         net (fo=473, routed)         0.839    -0.834    U_AI/U_PWM/clk_out1
    SLICE_X64Y92         FDCE                                         r  U_AI/U_PWM/r_reg_reg[6]/C
                         clock pessimism              0.275    -0.559    
                         clock uncertainty            0.176    -0.383    
    SLICE_X64Y92         FDCE (Remov_fdce_C_CLR)     -0.092    -0.475    U_AI/U_PWM/r_reg_reg[6]
  -------------------------------------------------------------------
                         required time                          0.475    
                         arrival time                           0.366    
  -------------------------------------------------------------------
                         slack                                  0.841    

Slack (MET) :             0.866ns  (arrival time - required time)
  Source:                 ADDR/btnr_pressed_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_12M_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            U_AI/U_PWM/r_reg_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_clk_12M  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_12M rise@0.000ns - clk_out1_clk_12M_1 rise@0.000ns)
  Data Path Delay:        0.992ns  (logic 0.186ns (18.758%)  route 0.806ns (81.242%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.041ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_12M_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    U_CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  U_CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    U_CLK/inst/clk_in1_clk_12M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  U_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    U_CLK/inst/clk_out1_clk_12M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  U_CLK/inst/clkout1_buf/O
                         net (fo=473, routed)         0.565    -0.599    ADDR/CLK
    SLICE_X59Y91         FDCE                                         r  ADDR/btnr_pressed_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y91         FDCE (Prop_fdce_C_Q)         0.141    -0.458 r  ADDR/btnr_pressed_reg_reg/Q
                         net (fo=7, routed)           0.507     0.049    ADDR/playing_s
    SLICE_X63Y91         LUT1 (Prop_lut1_I0_O)        0.045     0.094 f  ADDR/buf_reg_i_2/O
                         net (fo=10, routed)          0.298     0.392    U_AI/U_PWM/AR[0]
    SLICE_X64Y93         FDCE                                         f  U_AI/U_PWM/r_reg_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_12M rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    U_CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  U_CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    U_CLK/inst/clk_in1_clk_12M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  U_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    U_CLK/inst/clk_out1_clk_12M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  U_CLK/inst/clkout1_buf/O
                         net (fo=473, routed)         0.840    -0.833    U_AI/U_PWM/clk_out1
    SLICE_X64Y93         FDCE                                         r  U_AI/U_PWM/r_reg_reg[0]/C
                         clock pessimism              0.275    -0.558    
                         clock uncertainty            0.176    -0.382    
    SLICE_X64Y93         FDCE (Remov_fdce_C_CLR)     -0.092    -0.474    U_AI/U_PWM/r_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          0.474    
                         arrival time                           0.392    
  -------------------------------------------------------------------
                         slack                                  0.866    

Slack (MET) :             0.866ns  (arrival time - required time)
  Source:                 ADDR/btnr_pressed_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_12M_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            U_AI/U_PWM/r_reg_reg[5]/CLR
                            (removal check against rising-edge clock clk_out1_clk_12M  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_12M rise@0.000ns - clk_out1_clk_12M_1 rise@0.000ns)
  Data Path Delay:        0.992ns  (logic 0.186ns (18.758%)  route 0.806ns (81.242%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.041ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_12M_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    U_CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  U_CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    U_CLK/inst/clk_in1_clk_12M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  U_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    U_CLK/inst/clk_out1_clk_12M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  U_CLK/inst/clkout1_buf/O
                         net (fo=473, routed)         0.565    -0.599    ADDR/CLK
    SLICE_X59Y91         FDCE                                         r  ADDR/btnr_pressed_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y91         FDCE (Prop_fdce_C_Q)         0.141    -0.458 r  ADDR/btnr_pressed_reg_reg/Q
                         net (fo=7, routed)           0.507     0.049    ADDR/playing_s
    SLICE_X63Y91         LUT1 (Prop_lut1_I0_O)        0.045     0.094 f  ADDR/buf_reg_i_2/O
                         net (fo=10, routed)          0.298     0.392    U_AI/U_PWM/AR[0]
    SLICE_X64Y93         FDCE                                         f  U_AI/U_PWM/r_reg_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_12M rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    U_CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  U_CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    U_CLK/inst/clk_in1_clk_12M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  U_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    U_CLK/inst/clk_out1_clk_12M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  U_CLK/inst/clkout1_buf/O
                         net (fo=473, routed)         0.840    -0.833    U_AI/U_PWM/clk_out1
    SLICE_X64Y93         FDCE                                         r  U_AI/U_PWM/r_reg_reg[5]/C
                         clock pessimism              0.275    -0.558    
                         clock uncertainty            0.176    -0.382    
    SLICE_X64Y93         FDCE (Remov_fdce_C_CLR)     -0.092    -0.474    U_AI/U_PWM/r_reg_reg[5]
  -------------------------------------------------------------------
                         required time                          0.474    
                         arrival time                           0.392    
  -------------------------------------------------------------------
                         slack                                  0.866    

Slack (MET) :             0.866ns  (arrival time - required time)
  Source:                 ADDR/btnr_pressed_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_12M_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            U_AI/U_PWM/r_reg_reg[8]/CLR
                            (removal check against rising-edge clock clk_out1_clk_12M  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_12M rise@0.000ns - clk_out1_clk_12M_1 rise@0.000ns)
  Data Path Delay:        0.992ns  (logic 0.186ns (18.758%)  route 0.806ns (81.242%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.041ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_12M_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    U_CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  U_CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    U_CLK/inst/clk_in1_clk_12M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  U_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    U_CLK/inst/clk_out1_clk_12M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  U_CLK/inst/clkout1_buf/O
                         net (fo=473, routed)         0.565    -0.599    ADDR/CLK
    SLICE_X59Y91         FDCE                                         r  ADDR/btnr_pressed_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y91         FDCE (Prop_fdce_C_Q)         0.141    -0.458 r  ADDR/btnr_pressed_reg_reg/Q
                         net (fo=7, routed)           0.507     0.049    ADDR/playing_s
    SLICE_X63Y91         LUT1 (Prop_lut1_I0_O)        0.045     0.094 f  ADDR/buf_reg_i_2/O
                         net (fo=10, routed)          0.298     0.392    U_AI/U_PWM/AR[0]
    SLICE_X64Y93         FDCE                                         f  U_AI/U_PWM/r_reg_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_12M rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    U_CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  U_CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    U_CLK/inst/clk_in1_clk_12M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  U_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    U_CLK/inst/clk_out1_clk_12M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  U_CLK/inst/clkout1_buf/O
                         net (fo=473, routed)         0.840    -0.833    U_AI/U_PWM/clk_out1
    SLICE_X64Y93         FDCE                                         r  U_AI/U_PWM/r_reg_reg[8]/C
                         clock pessimism              0.275    -0.558    
                         clock uncertainty            0.176    -0.382    
    SLICE_X64Y93         FDCE (Remov_fdce_C_CLR)     -0.092    -0.474    U_AI/U_PWM/r_reg_reg[8]
  -------------------------------------------------------------------
                         required time                          0.474    
                         arrival time                           0.392    
  -------------------------------------------------------------------
                         slack                                  0.866    

Slack (MET) :             0.970ns  (arrival time - required time)
  Source:                 ADDR/btnr_pressed_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_12M_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            U_AI/U_PWM/r_reg_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_clk_12M  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_12M rise@0.000ns - clk_out1_clk_12M_1 rise@0.000ns)
  Data Path Delay:        1.095ns  (logic 0.186ns (16.990%)  route 0.909ns (83.010%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_12M_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    U_CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  U_CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    U_CLK/inst/clk_in1_clk_12M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  U_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    U_CLK/inst/clk_out1_clk_12M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  U_CLK/inst/clkout1_buf/O
                         net (fo=473, routed)         0.565    -0.599    ADDR/CLK
    SLICE_X59Y91         FDCE                                         r  ADDR/btnr_pressed_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y91         FDCE (Prop_fdce_C_Q)         0.141    -0.458 r  ADDR/btnr_pressed_reg_reg/Q
                         net (fo=7, routed)           0.507     0.049    ADDR/playing_s
    SLICE_X63Y91         LUT1 (Prop_lut1_I0_O)        0.045     0.094 f  ADDR/buf_reg_i_2/O
                         net (fo=10, routed)          0.402     0.495    U_AI/U_PWM/AR[0]
    SLICE_X63Y93         FDCE                                         f  U_AI/U_PWM/r_reg_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_12M rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    U_CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  U_CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    U_CLK/inst/clk_in1_clk_12M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  U_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    U_CLK/inst/clk_out1_clk_12M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  U_CLK/inst/clkout1_buf/O
                         net (fo=473, routed)         0.839    -0.834    U_AI/U_PWM/clk_out1
    SLICE_X63Y93         FDCE                                         r  U_AI/U_PWM/r_reg_reg[1]/C
                         clock pessimism              0.275    -0.559    
                         clock uncertainty            0.176    -0.383    
    SLICE_X63Y93         FDCE (Remov_fdce_C_CLR)     -0.092    -0.475    U_AI/U_PWM/r_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          0.475    
                         arrival time                           0.495    
  -------------------------------------------------------------------
                         slack                                  0.970    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_clk_12M
  To Clock:  clk_out1_clk_12M_1

Setup :            0  Failing Endpoints,  Worst Slack       79.897ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.765ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             79.897ns  (required time - arrival time)
  Source:                 ADDR/btnr_pressed_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_12M  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            U_AI/U_PWM/r_reg_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_12M_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_out1_clk_12M_1 rise@83.333ns - clk_out1_clk_12M rise@0.000ns)
  Data Path Delay:        2.816ns  (logic 0.580ns (20.599%)  route 2.236ns (79.401%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.509ns = ( 81.824 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.911ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_12M rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    U_CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  U_CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    U_CLK/inst/clk_in1_clk_12M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  U_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    U_CLK/inst/clk_out1_clk_12M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  U_CLK/inst/clkout1_buf/O
                         net (fo=473, routed)         1.629    -0.911    ADDR/CLK
    SLICE_X59Y91         FDCE                                         r  ADDR/btnr_pressed_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y91         FDCE (Prop_fdce_C_Q)         0.456    -0.455 r  ADDR/btnr_pressed_reg_reg/Q
                         net (fo=7, routed)           1.155     0.700    ADDR/playing_s
    SLICE_X63Y91         LUT1 (Prop_lut1_I0_O)        0.124     0.824 f  ADDR/buf_reg_i_2/O
                         net (fo=10, routed)          1.081     1.905    U_AI/U_PWM/AR[0]
    SLICE_X63Y93         FDCE                                         f  U_AI/U_PWM/r_reg_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_12M_1 rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000    83.333    U_CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  U_CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    U_CLK/inst/clk_in1_clk_12M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  U_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    U_CLK/inst/clk_out1_clk_12M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  U_CLK/inst/clkout1_buf/O
                         net (fo=473, routed)         1.511    81.824    U_AI/U_PWM/clk_out1
    SLICE_X63Y93         FDCE                                         r  U_AI/U_PWM/r_reg_reg[1]/C
                         clock pessimism              0.559    82.384    
                         clock uncertainty           -0.176    82.207    
    SLICE_X63Y93         FDCE (Recov_fdce_C_CLR)     -0.405    81.802    U_AI/U_PWM/r_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         81.802    
                         arrival time                          -1.905    
  -------------------------------------------------------------------
                         slack                                 79.897    

Slack (MET) :             80.178ns  (required time - arrival time)
  Source:                 ADDR/btnr_pressed_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_12M  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            U_AI/U_PWM/r_reg_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_12M_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_out1_clk_12M_1 rise@83.333ns - clk_out1_clk_12M rise@0.000ns)
  Data Path Delay:        2.536ns  (logic 0.580ns (22.874%)  route 1.956ns (77.126%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.508ns = ( 81.825 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.911ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_12M rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    U_CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  U_CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    U_CLK/inst/clk_in1_clk_12M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  U_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    U_CLK/inst/clk_out1_clk_12M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  U_CLK/inst/clkout1_buf/O
                         net (fo=473, routed)         1.629    -0.911    ADDR/CLK
    SLICE_X59Y91         FDCE                                         r  ADDR/btnr_pressed_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y91         FDCE (Prop_fdce_C_Q)         0.456    -0.455 r  ADDR/btnr_pressed_reg_reg/Q
                         net (fo=7, routed)           1.155     0.700    ADDR/playing_s
    SLICE_X63Y91         LUT1 (Prop_lut1_I0_O)        0.124     0.824 f  ADDR/buf_reg_i_2/O
                         net (fo=10, routed)          0.800     1.625    U_AI/U_PWM/AR[0]
    SLICE_X64Y93         FDCE                                         f  U_AI/U_PWM/r_reg_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_12M_1 rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000    83.333    U_CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  U_CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    U_CLK/inst/clk_in1_clk_12M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  U_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    U_CLK/inst/clk_out1_clk_12M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  U_CLK/inst/clkout1_buf/O
                         net (fo=473, routed)         1.512    81.825    U_AI/U_PWM/clk_out1
    SLICE_X64Y93         FDCE                                         r  U_AI/U_PWM/r_reg_reg[0]/C
                         clock pessimism              0.559    82.385    
                         clock uncertainty           -0.176    82.208    
    SLICE_X64Y93         FDCE (Recov_fdce_C_CLR)     -0.405    81.803    U_AI/U_PWM/r_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         81.803    
                         arrival time                          -1.625    
  -------------------------------------------------------------------
                         slack                                 80.178    

Slack (MET) :             80.178ns  (required time - arrival time)
  Source:                 ADDR/btnr_pressed_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_12M  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            U_AI/U_PWM/r_reg_reg[5]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_12M_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_out1_clk_12M_1 rise@83.333ns - clk_out1_clk_12M rise@0.000ns)
  Data Path Delay:        2.536ns  (logic 0.580ns (22.874%)  route 1.956ns (77.126%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.508ns = ( 81.825 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.911ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_12M rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    U_CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  U_CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    U_CLK/inst/clk_in1_clk_12M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  U_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    U_CLK/inst/clk_out1_clk_12M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  U_CLK/inst/clkout1_buf/O
                         net (fo=473, routed)         1.629    -0.911    ADDR/CLK
    SLICE_X59Y91         FDCE                                         r  ADDR/btnr_pressed_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y91         FDCE (Prop_fdce_C_Q)         0.456    -0.455 r  ADDR/btnr_pressed_reg_reg/Q
                         net (fo=7, routed)           1.155     0.700    ADDR/playing_s
    SLICE_X63Y91         LUT1 (Prop_lut1_I0_O)        0.124     0.824 f  ADDR/buf_reg_i_2/O
                         net (fo=10, routed)          0.800     1.625    U_AI/U_PWM/AR[0]
    SLICE_X64Y93         FDCE                                         f  U_AI/U_PWM/r_reg_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_12M_1 rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000    83.333    U_CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  U_CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    U_CLK/inst/clk_in1_clk_12M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  U_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    U_CLK/inst/clk_out1_clk_12M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  U_CLK/inst/clkout1_buf/O
                         net (fo=473, routed)         1.512    81.825    U_AI/U_PWM/clk_out1
    SLICE_X64Y93         FDCE                                         r  U_AI/U_PWM/r_reg_reg[5]/C
                         clock pessimism              0.559    82.385    
                         clock uncertainty           -0.176    82.208    
    SLICE_X64Y93         FDCE (Recov_fdce_C_CLR)     -0.405    81.803    U_AI/U_PWM/r_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         81.803    
                         arrival time                          -1.625    
  -------------------------------------------------------------------
                         slack                                 80.178    

Slack (MET) :             80.178ns  (required time - arrival time)
  Source:                 ADDR/btnr_pressed_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_12M  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            U_AI/U_PWM/r_reg_reg[8]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_12M_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_out1_clk_12M_1 rise@83.333ns - clk_out1_clk_12M rise@0.000ns)
  Data Path Delay:        2.536ns  (logic 0.580ns (22.874%)  route 1.956ns (77.126%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.508ns = ( 81.825 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.911ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_12M rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    U_CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  U_CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    U_CLK/inst/clk_in1_clk_12M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  U_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    U_CLK/inst/clk_out1_clk_12M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  U_CLK/inst/clkout1_buf/O
                         net (fo=473, routed)         1.629    -0.911    ADDR/CLK
    SLICE_X59Y91         FDCE                                         r  ADDR/btnr_pressed_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y91         FDCE (Prop_fdce_C_Q)         0.456    -0.455 r  ADDR/btnr_pressed_reg_reg/Q
                         net (fo=7, routed)           1.155     0.700    ADDR/playing_s
    SLICE_X63Y91         LUT1 (Prop_lut1_I0_O)        0.124     0.824 f  ADDR/buf_reg_i_2/O
                         net (fo=10, routed)          0.800     1.625    U_AI/U_PWM/AR[0]
    SLICE_X64Y93         FDCE                                         f  U_AI/U_PWM/r_reg_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_12M_1 rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000    83.333    U_CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  U_CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    U_CLK/inst/clk_in1_clk_12M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  U_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    U_CLK/inst/clk_out1_clk_12M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  U_CLK/inst/clkout1_buf/O
                         net (fo=473, routed)         1.512    81.825    U_AI/U_PWM/clk_out1
    SLICE_X64Y93         FDCE                                         r  U_AI/U_PWM/r_reg_reg[8]/C
                         clock pessimism              0.559    82.385    
                         clock uncertainty           -0.176    82.208    
    SLICE_X64Y93         FDCE (Recov_fdce_C_CLR)     -0.405    81.803    U_AI/U_PWM/r_reg_reg[8]
  -------------------------------------------------------------------
                         required time                         81.803    
                         arrival time                          -1.625    
  -------------------------------------------------------------------
                         slack                                 80.178    

Slack (MET) :             80.281ns  (required time - arrival time)
  Source:                 ADDR/btnr_pressed_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_12M  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            U_AI/U_PWM/buf_reg_reg/CLR
                            (recovery check against rising-edge clock clk_out1_clk_12M_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_out1_clk_12M_1 rise@83.333ns - clk_out1_clk_12M rise@0.000ns)
  Data Path Delay:        2.432ns  (logic 0.580ns (23.852%)  route 1.852ns (76.148%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.509ns = ( 81.824 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.911ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_12M rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    U_CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  U_CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    U_CLK/inst/clk_in1_clk_12M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  U_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    U_CLK/inst/clk_out1_clk_12M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  U_CLK/inst/clkout1_buf/O
                         net (fo=473, routed)         1.629    -0.911    ADDR/CLK
    SLICE_X59Y91         FDCE                                         r  ADDR/btnr_pressed_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y91         FDCE (Prop_fdce_C_Q)         0.456    -0.455 r  ADDR/btnr_pressed_reg_reg/Q
                         net (fo=7, routed)           1.155     0.700    ADDR/playing_s
    SLICE_X63Y91         LUT1 (Prop_lut1_I0_O)        0.124     0.824 f  ADDR/buf_reg_i_2/O
                         net (fo=10, routed)          0.696     1.521    U_AI/U_PWM/AR[0]
    SLICE_X64Y92         FDCE                                         f  U_AI/U_PWM/buf_reg_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_12M_1 rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000    83.333    U_CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  U_CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    U_CLK/inst/clk_in1_clk_12M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  U_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    U_CLK/inst/clk_out1_clk_12M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  U_CLK/inst/clkout1_buf/O
                         net (fo=473, routed)         1.511    81.824    U_AI/U_PWM/clk_out1
    SLICE_X64Y92         FDCE                                         r  U_AI/U_PWM/buf_reg_reg/C
                         clock pessimism              0.559    82.384    
                         clock uncertainty           -0.176    82.207    
    SLICE_X64Y92         FDCE (Recov_fdce_C_CLR)     -0.405    81.802    U_AI/U_PWM/buf_reg_reg
  -------------------------------------------------------------------
                         required time                         81.802    
                         arrival time                          -1.521    
  -------------------------------------------------------------------
                         slack                                 80.281    

Slack (MET) :             80.281ns  (required time - arrival time)
  Source:                 ADDR/btnr_pressed_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_12M  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            U_AI/U_PWM/r_reg_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_12M_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_out1_clk_12M_1 rise@83.333ns - clk_out1_clk_12M rise@0.000ns)
  Data Path Delay:        2.432ns  (logic 0.580ns (23.852%)  route 1.852ns (76.148%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.509ns = ( 81.824 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.911ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_12M rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    U_CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  U_CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    U_CLK/inst/clk_in1_clk_12M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  U_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    U_CLK/inst/clk_out1_clk_12M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  U_CLK/inst/clkout1_buf/O
                         net (fo=473, routed)         1.629    -0.911    ADDR/CLK
    SLICE_X59Y91         FDCE                                         r  ADDR/btnr_pressed_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y91         FDCE (Prop_fdce_C_Q)         0.456    -0.455 r  ADDR/btnr_pressed_reg_reg/Q
                         net (fo=7, routed)           1.155     0.700    ADDR/playing_s
    SLICE_X63Y91         LUT1 (Prop_lut1_I0_O)        0.124     0.824 f  ADDR/buf_reg_i_2/O
                         net (fo=10, routed)          0.696     1.521    U_AI/U_PWM/AR[0]
    SLICE_X64Y92         FDCE                                         f  U_AI/U_PWM/r_reg_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_12M_1 rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000    83.333    U_CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  U_CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    U_CLK/inst/clk_in1_clk_12M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  U_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    U_CLK/inst/clk_out1_clk_12M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  U_CLK/inst/clkout1_buf/O
                         net (fo=473, routed)         1.511    81.824    U_AI/U_PWM/clk_out1
    SLICE_X64Y92         FDCE                                         r  U_AI/U_PWM/r_reg_reg[2]/C
                         clock pessimism              0.559    82.384    
                         clock uncertainty           -0.176    82.207    
    SLICE_X64Y92         FDCE (Recov_fdce_C_CLR)     -0.405    81.802    U_AI/U_PWM/r_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         81.802    
                         arrival time                          -1.521    
  -------------------------------------------------------------------
                         slack                                 80.281    

Slack (MET) :             80.281ns  (required time - arrival time)
  Source:                 ADDR/btnr_pressed_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_12M  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            U_AI/U_PWM/r_reg_reg[3]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_12M_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_out1_clk_12M_1 rise@83.333ns - clk_out1_clk_12M rise@0.000ns)
  Data Path Delay:        2.432ns  (logic 0.580ns (23.852%)  route 1.852ns (76.148%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.509ns = ( 81.824 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.911ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_12M rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    U_CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  U_CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    U_CLK/inst/clk_in1_clk_12M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  U_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    U_CLK/inst/clk_out1_clk_12M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  U_CLK/inst/clkout1_buf/O
                         net (fo=473, routed)         1.629    -0.911    ADDR/CLK
    SLICE_X59Y91         FDCE                                         r  ADDR/btnr_pressed_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y91         FDCE (Prop_fdce_C_Q)         0.456    -0.455 r  ADDR/btnr_pressed_reg_reg/Q
                         net (fo=7, routed)           1.155     0.700    ADDR/playing_s
    SLICE_X63Y91         LUT1 (Prop_lut1_I0_O)        0.124     0.824 f  ADDR/buf_reg_i_2/O
                         net (fo=10, routed)          0.696     1.521    U_AI/U_PWM/AR[0]
    SLICE_X64Y92         FDCE                                         f  U_AI/U_PWM/r_reg_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_12M_1 rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000    83.333    U_CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  U_CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    U_CLK/inst/clk_in1_clk_12M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  U_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    U_CLK/inst/clk_out1_clk_12M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  U_CLK/inst/clkout1_buf/O
                         net (fo=473, routed)         1.511    81.824    U_AI/U_PWM/clk_out1
    SLICE_X64Y92         FDCE                                         r  U_AI/U_PWM/r_reg_reg[3]/C
                         clock pessimism              0.559    82.384    
                         clock uncertainty           -0.176    82.207    
    SLICE_X64Y92         FDCE (Recov_fdce_C_CLR)     -0.405    81.802    U_AI/U_PWM/r_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         81.802    
                         arrival time                          -1.521    
  -------------------------------------------------------------------
                         slack                                 80.281    

Slack (MET) :             80.281ns  (required time - arrival time)
  Source:                 ADDR/btnr_pressed_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_12M  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            U_AI/U_PWM/r_reg_reg[6]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_12M_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_out1_clk_12M_1 rise@83.333ns - clk_out1_clk_12M rise@0.000ns)
  Data Path Delay:        2.432ns  (logic 0.580ns (23.852%)  route 1.852ns (76.148%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.509ns = ( 81.824 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.911ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_12M rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    U_CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  U_CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    U_CLK/inst/clk_in1_clk_12M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  U_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    U_CLK/inst/clk_out1_clk_12M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  U_CLK/inst/clkout1_buf/O
                         net (fo=473, routed)         1.629    -0.911    ADDR/CLK
    SLICE_X59Y91         FDCE                                         r  ADDR/btnr_pressed_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y91         FDCE (Prop_fdce_C_Q)         0.456    -0.455 r  ADDR/btnr_pressed_reg_reg/Q
                         net (fo=7, routed)           1.155     0.700    ADDR/playing_s
    SLICE_X63Y91         LUT1 (Prop_lut1_I0_O)        0.124     0.824 f  ADDR/buf_reg_i_2/O
                         net (fo=10, routed)          0.696     1.521    U_AI/U_PWM/AR[0]
    SLICE_X64Y92         FDCE                                         f  U_AI/U_PWM/r_reg_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_12M_1 rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000    83.333    U_CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  U_CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    U_CLK/inst/clk_in1_clk_12M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  U_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    U_CLK/inst/clk_out1_clk_12M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  U_CLK/inst/clkout1_buf/O
                         net (fo=473, routed)         1.511    81.824    U_AI/U_PWM/clk_out1
    SLICE_X64Y92         FDCE                                         r  U_AI/U_PWM/r_reg_reg[6]/C
                         clock pessimism              0.559    82.384    
                         clock uncertainty           -0.176    82.207    
    SLICE_X64Y92         FDCE (Recov_fdce_C_CLR)     -0.405    81.802    U_AI/U_PWM/r_reg_reg[6]
  -------------------------------------------------------------------
                         required time                         81.802    
                         arrival time                          -1.521    
  -------------------------------------------------------------------
                         slack                                 80.281    

Slack (MET) :             80.425ns  (required time - arrival time)
  Source:                 ADDR/btnr_pressed_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_12M  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            U_AI/U_PWM/r_reg_reg[4]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_12M_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_out1_clk_12M_1 rise@83.333ns - clk_out1_clk_12M rise@0.000ns)
  Data Path Delay:        2.288ns  (logic 0.580ns (25.351%)  route 1.708ns (74.649%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.509ns = ( 81.824 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.911ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_12M rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    U_CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  U_CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    U_CLK/inst/clk_in1_clk_12M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  U_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    U_CLK/inst/clk_out1_clk_12M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  U_CLK/inst/clkout1_buf/O
                         net (fo=473, routed)         1.629    -0.911    ADDR/CLK
    SLICE_X59Y91         FDCE                                         r  ADDR/btnr_pressed_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y91         FDCE (Prop_fdce_C_Q)         0.456    -0.455 r  ADDR/btnr_pressed_reg_reg/Q
                         net (fo=7, routed)           1.155     0.700    ADDR/playing_s
    SLICE_X63Y91         LUT1 (Prop_lut1_I0_O)        0.124     0.824 f  ADDR/buf_reg_i_2/O
                         net (fo=10, routed)          0.553     1.377    U_AI/U_PWM/AR[0]
    SLICE_X64Y91         FDCE                                         f  U_AI/U_PWM/r_reg_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_12M_1 rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000    83.333    U_CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  U_CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    U_CLK/inst/clk_in1_clk_12M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  U_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    U_CLK/inst/clk_out1_clk_12M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  U_CLK/inst/clkout1_buf/O
                         net (fo=473, routed)         1.511    81.824    U_AI/U_PWM/clk_out1
    SLICE_X64Y91         FDCE                                         r  U_AI/U_PWM/r_reg_reg[4]/C
                         clock pessimism              0.559    82.384    
                         clock uncertainty           -0.176    82.207    
    SLICE_X64Y91         FDCE (Recov_fdce_C_CLR)     -0.405    81.802    U_AI/U_PWM/r_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         81.802    
                         arrival time                          -1.377    
  -------------------------------------------------------------------
                         slack                                 80.425    

Slack (MET) :             80.425ns  (required time - arrival time)
  Source:                 ADDR/btnr_pressed_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_12M  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            U_AI/U_PWM/r_reg_reg[7]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_12M_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_out1_clk_12M_1 rise@83.333ns - clk_out1_clk_12M rise@0.000ns)
  Data Path Delay:        2.288ns  (logic 0.580ns (25.351%)  route 1.708ns (74.649%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.509ns = ( 81.824 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.911ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_12M rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    U_CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  U_CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    U_CLK/inst/clk_in1_clk_12M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  U_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    U_CLK/inst/clk_out1_clk_12M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  U_CLK/inst/clkout1_buf/O
                         net (fo=473, routed)         1.629    -0.911    ADDR/CLK
    SLICE_X59Y91         FDCE                                         r  ADDR/btnr_pressed_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y91         FDCE (Prop_fdce_C_Q)         0.456    -0.455 r  ADDR/btnr_pressed_reg_reg/Q
                         net (fo=7, routed)           1.155     0.700    ADDR/playing_s
    SLICE_X63Y91         LUT1 (Prop_lut1_I0_O)        0.124     0.824 f  ADDR/buf_reg_i_2/O
                         net (fo=10, routed)          0.553     1.377    U_AI/U_PWM/AR[0]
    SLICE_X64Y91         FDCE                                         f  U_AI/U_PWM/r_reg_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_12M_1 rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000    83.333    U_CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  U_CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    U_CLK/inst/clk_in1_clk_12M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  U_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    U_CLK/inst/clk_out1_clk_12M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  U_CLK/inst/clkout1_buf/O
                         net (fo=473, routed)         1.511    81.824    U_AI/U_PWM/clk_out1
    SLICE_X64Y91         FDCE                                         r  U_AI/U_PWM/r_reg_reg[7]/C
                         clock pessimism              0.559    82.384    
                         clock uncertainty           -0.176    82.207    
    SLICE_X64Y91         FDCE (Recov_fdce_C_CLR)     -0.405    81.802    U_AI/U_PWM/r_reg_reg[7]
  -------------------------------------------------------------------
                         required time                         81.802    
                         arrival time                          -1.377    
  -------------------------------------------------------------------
                         slack                                 80.425    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.765ns  (arrival time - required time)
  Source:                 ADDR/btnr_pressed_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_12M  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            U_AI/U_PWM/r_reg_reg[4]/CLR
                            (removal check against rising-edge clock clk_out1_clk_12M_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_12M_1 rise@0.000ns - clk_out1_clk_12M rise@0.000ns)
  Data Path Delay:        0.890ns  (logic 0.186ns (20.901%)  route 0.704ns (79.099%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_12M rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    U_CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  U_CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    U_CLK/inst/clk_in1_clk_12M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  U_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    U_CLK/inst/clk_out1_clk_12M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  U_CLK/inst/clkout1_buf/O
                         net (fo=473, routed)         0.565    -0.599    ADDR/CLK
    SLICE_X59Y91         FDCE                                         r  ADDR/btnr_pressed_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y91         FDCE (Prop_fdce_C_Q)         0.141    -0.458 r  ADDR/btnr_pressed_reg_reg/Q
                         net (fo=7, routed)           0.507     0.049    ADDR/playing_s
    SLICE_X63Y91         LUT1 (Prop_lut1_I0_O)        0.045     0.094 f  ADDR/buf_reg_i_2/O
                         net (fo=10, routed)          0.197     0.291    U_AI/U_PWM/AR[0]
    SLICE_X64Y91         FDCE                                         f  U_AI/U_PWM/r_reg_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_12M_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    U_CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  U_CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    U_CLK/inst/clk_in1_clk_12M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  U_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    U_CLK/inst/clk_out1_clk_12M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  U_CLK/inst/clkout1_buf/O
                         net (fo=473, routed)         0.839    -0.834    U_AI/U_PWM/clk_out1
    SLICE_X64Y91         FDCE                                         r  U_AI/U_PWM/r_reg_reg[4]/C
                         clock pessimism              0.275    -0.559    
                         clock uncertainty            0.176    -0.383    
    SLICE_X64Y91         FDCE (Remov_fdce_C_CLR)     -0.092    -0.475    U_AI/U_PWM/r_reg_reg[4]
  -------------------------------------------------------------------
                         required time                          0.475    
                         arrival time                           0.291    
  -------------------------------------------------------------------
                         slack                                  0.765    

Slack (MET) :             0.765ns  (arrival time - required time)
  Source:                 ADDR/btnr_pressed_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_12M  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            U_AI/U_PWM/r_reg_reg[7]/CLR
                            (removal check against rising-edge clock clk_out1_clk_12M_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_12M_1 rise@0.000ns - clk_out1_clk_12M rise@0.000ns)
  Data Path Delay:        0.890ns  (logic 0.186ns (20.901%)  route 0.704ns (79.099%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_12M rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    U_CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  U_CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    U_CLK/inst/clk_in1_clk_12M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  U_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    U_CLK/inst/clk_out1_clk_12M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  U_CLK/inst/clkout1_buf/O
                         net (fo=473, routed)         0.565    -0.599    ADDR/CLK
    SLICE_X59Y91         FDCE                                         r  ADDR/btnr_pressed_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y91         FDCE (Prop_fdce_C_Q)         0.141    -0.458 r  ADDR/btnr_pressed_reg_reg/Q
                         net (fo=7, routed)           0.507     0.049    ADDR/playing_s
    SLICE_X63Y91         LUT1 (Prop_lut1_I0_O)        0.045     0.094 f  ADDR/buf_reg_i_2/O
                         net (fo=10, routed)          0.197     0.291    U_AI/U_PWM/AR[0]
    SLICE_X64Y91         FDCE                                         f  U_AI/U_PWM/r_reg_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_12M_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    U_CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  U_CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    U_CLK/inst/clk_in1_clk_12M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  U_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    U_CLK/inst/clk_out1_clk_12M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  U_CLK/inst/clkout1_buf/O
                         net (fo=473, routed)         0.839    -0.834    U_AI/U_PWM/clk_out1
    SLICE_X64Y91         FDCE                                         r  U_AI/U_PWM/r_reg_reg[7]/C
                         clock pessimism              0.275    -0.559    
                         clock uncertainty            0.176    -0.383    
    SLICE_X64Y91         FDCE (Remov_fdce_C_CLR)     -0.092    -0.475    U_AI/U_PWM/r_reg_reg[7]
  -------------------------------------------------------------------
                         required time                          0.475    
                         arrival time                           0.291    
  -------------------------------------------------------------------
                         slack                                  0.765    

Slack (MET) :             0.841ns  (arrival time - required time)
  Source:                 ADDR/btnr_pressed_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_12M  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            U_AI/U_PWM/buf_reg_reg/CLR
                            (removal check against rising-edge clock clk_out1_clk_12M_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_12M_1 rise@0.000ns - clk_out1_clk_12M rise@0.000ns)
  Data Path Delay:        0.966ns  (logic 0.186ns (19.261%)  route 0.780ns (80.739%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_12M rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    U_CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  U_CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    U_CLK/inst/clk_in1_clk_12M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  U_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    U_CLK/inst/clk_out1_clk_12M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  U_CLK/inst/clkout1_buf/O
                         net (fo=473, routed)         0.565    -0.599    ADDR/CLK
    SLICE_X59Y91         FDCE                                         r  ADDR/btnr_pressed_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y91         FDCE (Prop_fdce_C_Q)         0.141    -0.458 r  ADDR/btnr_pressed_reg_reg/Q
                         net (fo=7, routed)           0.507     0.049    ADDR/playing_s
    SLICE_X63Y91         LUT1 (Prop_lut1_I0_O)        0.045     0.094 f  ADDR/buf_reg_i_2/O
                         net (fo=10, routed)          0.272     0.366    U_AI/U_PWM/AR[0]
    SLICE_X64Y92         FDCE                                         f  U_AI/U_PWM/buf_reg_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_12M_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    U_CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  U_CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    U_CLK/inst/clk_in1_clk_12M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  U_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    U_CLK/inst/clk_out1_clk_12M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  U_CLK/inst/clkout1_buf/O
                         net (fo=473, routed)         0.839    -0.834    U_AI/U_PWM/clk_out1
    SLICE_X64Y92         FDCE                                         r  U_AI/U_PWM/buf_reg_reg/C
                         clock pessimism              0.275    -0.559    
                         clock uncertainty            0.176    -0.383    
    SLICE_X64Y92         FDCE (Remov_fdce_C_CLR)     -0.092    -0.475    U_AI/U_PWM/buf_reg_reg
  -------------------------------------------------------------------
                         required time                          0.475    
                         arrival time                           0.366    
  -------------------------------------------------------------------
                         slack                                  0.841    

Slack (MET) :             0.841ns  (arrival time - required time)
  Source:                 ADDR/btnr_pressed_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_12M  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            U_AI/U_PWM/r_reg_reg[2]/CLR
                            (removal check against rising-edge clock clk_out1_clk_12M_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_12M_1 rise@0.000ns - clk_out1_clk_12M rise@0.000ns)
  Data Path Delay:        0.966ns  (logic 0.186ns (19.261%)  route 0.780ns (80.739%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_12M rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    U_CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  U_CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    U_CLK/inst/clk_in1_clk_12M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  U_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    U_CLK/inst/clk_out1_clk_12M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  U_CLK/inst/clkout1_buf/O
                         net (fo=473, routed)         0.565    -0.599    ADDR/CLK
    SLICE_X59Y91         FDCE                                         r  ADDR/btnr_pressed_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y91         FDCE (Prop_fdce_C_Q)         0.141    -0.458 r  ADDR/btnr_pressed_reg_reg/Q
                         net (fo=7, routed)           0.507     0.049    ADDR/playing_s
    SLICE_X63Y91         LUT1 (Prop_lut1_I0_O)        0.045     0.094 f  ADDR/buf_reg_i_2/O
                         net (fo=10, routed)          0.272     0.366    U_AI/U_PWM/AR[0]
    SLICE_X64Y92         FDCE                                         f  U_AI/U_PWM/r_reg_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_12M_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    U_CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  U_CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    U_CLK/inst/clk_in1_clk_12M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  U_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    U_CLK/inst/clk_out1_clk_12M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  U_CLK/inst/clkout1_buf/O
                         net (fo=473, routed)         0.839    -0.834    U_AI/U_PWM/clk_out1
    SLICE_X64Y92         FDCE                                         r  U_AI/U_PWM/r_reg_reg[2]/C
                         clock pessimism              0.275    -0.559    
                         clock uncertainty            0.176    -0.383    
    SLICE_X64Y92         FDCE (Remov_fdce_C_CLR)     -0.092    -0.475    U_AI/U_PWM/r_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          0.475    
                         arrival time                           0.366    
  -------------------------------------------------------------------
                         slack                                  0.841    

Slack (MET) :             0.841ns  (arrival time - required time)
  Source:                 ADDR/btnr_pressed_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_12M  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            U_AI/U_PWM/r_reg_reg[3]/CLR
                            (removal check against rising-edge clock clk_out1_clk_12M_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_12M_1 rise@0.000ns - clk_out1_clk_12M rise@0.000ns)
  Data Path Delay:        0.966ns  (logic 0.186ns (19.261%)  route 0.780ns (80.739%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_12M rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    U_CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  U_CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    U_CLK/inst/clk_in1_clk_12M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  U_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    U_CLK/inst/clk_out1_clk_12M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  U_CLK/inst/clkout1_buf/O
                         net (fo=473, routed)         0.565    -0.599    ADDR/CLK
    SLICE_X59Y91         FDCE                                         r  ADDR/btnr_pressed_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y91         FDCE (Prop_fdce_C_Q)         0.141    -0.458 r  ADDR/btnr_pressed_reg_reg/Q
                         net (fo=7, routed)           0.507     0.049    ADDR/playing_s
    SLICE_X63Y91         LUT1 (Prop_lut1_I0_O)        0.045     0.094 f  ADDR/buf_reg_i_2/O
                         net (fo=10, routed)          0.272     0.366    U_AI/U_PWM/AR[0]
    SLICE_X64Y92         FDCE                                         f  U_AI/U_PWM/r_reg_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_12M_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    U_CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  U_CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    U_CLK/inst/clk_in1_clk_12M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  U_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    U_CLK/inst/clk_out1_clk_12M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  U_CLK/inst/clkout1_buf/O
                         net (fo=473, routed)         0.839    -0.834    U_AI/U_PWM/clk_out1
    SLICE_X64Y92         FDCE                                         r  U_AI/U_PWM/r_reg_reg[3]/C
                         clock pessimism              0.275    -0.559    
                         clock uncertainty            0.176    -0.383    
    SLICE_X64Y92         FDCE (Remov_fdce_C_CLR)     -0.092    -0.475    U_AI/U_PWM/r_reg_reg[3]
  -------------------------------------------------------------------
                         required time                          0.475    
                         arrival time                           0.366    
  -------------------------------------------------------------------
                         slack                                  0.841    

Slack (MET) :             0.841ns  (arrival time - required time)
  Source:                 ADDR/btnr_pressed_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_12M  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            U_AI/U_PWM/r_reg_reg[6]/CLR
                            (removal check against rising-edge clock clk_out1_clk_12M_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_12M_1 rise@0.000ns - clk_out1_clk_12M rise@0.000ns)
  Data Path Delay:        0.966ns  (logic 0.186ns (19.261%)  route 0.780ns (80.739%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_12M rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    U_CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  U_CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    U_CLK/inst/clk_in1_clk_12M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  U_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    U_CLK/inst/clk_out1_clk_12M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  U_CLK/inst/clkout1_buf/O
                         net (fo=473, routed)         0.565    -0.599    ADDR/CLK
    SLICE_X59Y91         FDCE                                         r  ADDR/btnr_pressed_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y91         FDCE (Prop_fdce_C_Q)         0.141    -0.458 r  ADDR/btnr_pressed_reg_reg/Q
                         net (fo=7, routed)           0.507     0.049    ADDR/playing_s
    SLICE_X63Y91         LUT1 (Prop_lut1_I0_O)        0.045     0.094 f  ADDR/buf_reg_i_2/O
                         net (fo=10, routed)          0.272     0.366    U_AI/U_PWM/AR[0]
    SLICE_X64Y92         FDCE                                         f  U_AI/U_PWM/r_reg_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_12M_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    U_CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  U_CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    U_CLK/inst/clk_in1_clk_12M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  U_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    U_CLK/inst/clk_out1_clk_12M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  U_CLK/inst/clkout1_buf/O
                         net (fo=473, routed)         0.839    -0.834    U_AI/U_PWM/clk_out1
    SLICE_X64Y92         FDCE                                         r  U_AI/U_PWM/r_reg_reg[6]/C
                         clock pessimism              0.275    -0.559    
                         clock uncertainty            0.176    -0.383    
    SLICE_X64Y92         FDCE (Remov_fdce_C_CLR)     -0.092    -0.475    U_AI/U_PWM/r_reg_reg[6]
  -------------------------------------------------------------------
                         required time                          0.475    
                         arrival time                           0.366    
  -------------------------------------------------------------------
                         slack                                  0.841    

Slack (MET) :             0.866ns  (arrival time - required time)
  Source:                 ADDR/btnr_pressed_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_12M  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            U_AI/U_PWM/r_reg_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_clk_12M_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_12M_1 rise@0.000ns - clk_out1_clk_12M rise@0.000ns)
  Data Path Delay:        0.992ns  (logic 0.186ns (18.758%)  route 0.806ns (81.242%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.041ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_12M rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    U_CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  U_CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    U_CLK/inst/clk_in1_clk_12M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  U_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    U_CLK/inst/clk_out1_clk_12M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  U_CLK/inst/clkout1_buf/O
                         net (fo=473, routed)         0.565    -0.599    ADDR/CLK
    SLICE_X59Y91         FDCE                                         r  ADDR/btnr_pressed_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y91         FDCE (Prop_fdce_C_Q)         0.141    -0.458 r  ADDR/btnr_pressed_reg_reg/Q
                         net (fo=7, routed)           0.507     0.049    ADDR/playing_s
    SLICE_X63Y91         LUT1 (Prop_lut1_I0_O)        0.045     0.094 f  ADDR/buf_reg_i_2/O
                         net (fo=10, routed)          0.298     0.392    U_AI/U_PWM/AR[0]
    SLICE_X64Y93         FDCE                                         f  U_AI/U_PWM/r_reg_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_12M_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    U_CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  U_CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    U_CLK/inst/clk_in1_clk_12M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  U_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    U_CLK/inst/clk_out1_clk_12M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  U_CLK/inst/clkout1_buf/O
                         net (fo=473, routed)         0.840    -0.833    U_AI/U_PWM/clk_out1
    SLICE_X64Y93         FDCE                                         r  U_AI/U_PWM/r_reg_reg[0]/C
                         clock pessimism              0.275    -0.558    
                         clock uncertainty            0.176    -0.382    
    SLICE_X64Y93         FDCE (Remov_fdce_C_CLR)     -0.092    -0.474    U_AI/U_PWM/r_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          0.474    
                         arrival time                           0.392    
  -------------------------------------------------------------------
                         slack                                  0.866    

Slack (MET) :             0.866ns  (arrival time - required time)
  Source:                 ADDR/btnr_pressed_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_12M  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            U_AI/U_PWM/r_reg_reg[5]/CLR
                            (removal check against rising-edge clock clk_out1_clk_12M_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_12M_1 rise@0.000ns - clk_out1_clk_12M rise@0.000ns)
  Data Path Delay:        0.992ns  (logic 0.186ns (18.758%)  route 0.806ns (81.242%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.041ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_12M rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    U_CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  U_CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    U_CLK/inst/clk_in1_clk_12M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  U_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    U_CLK/inst/clk_out1_clk_12M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  U_CLK/inst/clkout1_buf/O
                         net (fo=473, routed)         0.565    -0.599    ADDR/CLK
    SLICE_X59Y91         FDCE                                         r  ADDR/btnr_pressed_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y91         FDCE (Prop_fdce_C_Q)         0.141    -0.458 r  ADDR/btnr_pressed_reg_reg/Q
                         net (fo=7, routed)           0.507     0.049    ADDR/playing_s
    SLICE_X63Y91         LUT1 (Prop_lut1_I0_O)        0.045     0.094 f  ADDR/buf_reg_i_2/O
                         net (fo=10, routed)          0.298     0.392    U_AI/U_PWM/AR[0]
    SLICE_X64Y93         FDCE                                         f  U_AI/U_PWM/r_reg_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_12M_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    U_CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  U_CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    U_CLK/inst/clk_in1_clk_12M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  U_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    U_CLK/inst/clk_out1_clk_12M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  U_CLK/inst/clkout1_buf/O
                         net (fo=473, routed)         0.840    -0.833    U_AI/U_PWM/clk_out1
    SLICE_X64Y93         FDCE                                         r  U_AI/U_PWM/r_reg_reg[5]/C
                         clock pessimism              0.275    -0.558    
                         clock uncertainty            0.176    -0.382    
    SLICE_X64Y93         FDCE (Remov_fdce_C_CLR)     -0.092    -0.474    U_AI/U_PWM/r_reg_reg[5]
  -------------------------------------------------------------------
                         required time                          0.474    
                         arrival time                           0.392    
  -------------------------------------------------------------------
                         slack                                  0.866    

Slack (MET) :             0.866ns  (arrival time - required time)
  Source:                 ADDR/btnr_pressed_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_12M  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            U_AI/U_PWM/r_reg_reg[8]/CLR
                            (removal check against rising-edge clock clk_out1_clk_12M_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_12M_1 rise@0.000ns - clk_out1_clk_12M rise@0.000ns)
  Data Path Delay:        0.992ns  (logic 0.186ns (18.758%)  route 0.806ns (81.242%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.041ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_12M rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    U_CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  U_CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    U_CLK/inst/clk_in1_clk_12M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  U_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    U_CLK/inst/clk_out1_clk_12M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  U_CLK/inst/clkout1_buf/O
                         net (fo=473, routed)         0.565    -0.599    ADDR/CLK
    SLICE_X59Y91         FDCE                                         r  ADDR/btnr_pressed_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y91         FDCE (Prop_fdce_C_Q)         0.141    -0.458 r  ADDR/btnr_pressed_reg_reg/Q
                         net (fo=7, routed)           0.507     0.049    ADDR/playing_s
    SLICE_X63Y91         LUT1 (Prop_lut1_I0_O)        0.045     0.094 f  ADDR/buf_reg_i_2/O
                         net (fo=10, routed)          0.298     0.392    U_AI/U_PWM/AR[0]
    SLICE_X64Y93         FDCE                                         f  U_AI/U_PWM/r_reg_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_12M_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    U_CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  U_CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    U_CLK/inst/clk_in1_clk_12M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  U_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    U_CLK/inst/clk_out1_clk_12M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  U_CLK/inst/clkout1_buf/O
                         net (fo=473, routed)         0.840    -0.833    U_AI/U_PWM/clk_out1
    SLICE_X64Y93         FDCE                                         r  U_AI/U_PWM/r_reg_reg[8]/C
                         clock pessimism              0.275    -0.558    
                         clock uncertainty            0.176    -0.382    
    SLICE_X64Y93         FDCE (Remov_fdce_C_CLR)     -0.092    -0.474    U_AI/U_PWM/r_reg_reg[8]
  -------------------------------------------------------------------
                         required time                          0.474    
                         arrival time                           0.392    
  -------------------------------------------------------------------
                         slack                                  0.866    

Slack (MET) :             0.970ns  (arrival time - required time)
  Source:                 ADDR/btnr_pressed_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_12M  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            U_AI/U_PWM/r_reg_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_clk_12M_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_12M_1 rise@0.000ns - clk_out1_clk_12M rise@0.000ns)
  Data Path Delay:        1.095ns  (logic 0.186ns (16.990%)  route 0.909ns (83.010%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_12M rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    U_CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  U_CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    U_CLK/inst/clk_in1_clk_12M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  U_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    U_CLK/inst/clk_out1_clk_12M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  U_CLK/inst/clkout1_buf/O
                         net (fo=473, routed)         0.565    -0.599    ADDR/CLK
    SLICE_X59Y91         FDCE                                         r  ADDR/btnr_pressed_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y91         FDCE (Prop_fdce_C_Q)         0.141    -0.458 r  ADDR/btnr_pressed_reg_reg/Q
                         net (fo=7, routed)           0.507     0.049    ADDR/playing_s
    SLICE_X63Y91         LUT1 (Prop_lut1_I0_O)        0.045     0.094 f  ADDR/buf_reg_i_2/O
                         net (fo=10, routed)          0.402     0.495    U_AI/U_PWM/AR[0]
    SLICE_X63Y93         FDCE                                         f  U_AI/U_PWM/r_reg_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_12M_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    U_CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  U_CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    U_CLK/inst/clk_in1_clk_12M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  U_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    U_CLK/inst/clk_out1_clk_12M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  U_CLK/inst/clkout1_buf/O
                         net (fo=473, routed)         0.839    -0.834    U_AI/U_PWM/clk_out1
    SLICE_X63Y93         FDCE                                         r  U_AI/U_PWM/r_reg_reg[1]/C
                         clock pessimism              0.275    -0.559    
                         clock uncertainty            0.176    -0.383    
    SLICE_X63Y93         FDCE (Remov_fdce_C_CLR)     -0.092    -0.475    U_AI/U_PWM/r_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          0.475    
                         arrival time                           0.495    
  -------------------------------------------------------------------
                         slack                                  0.970    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_clk_12M_1
  To Clock:  clk_out1_clk_12M_1

Setup :            0  Failing Endpoints,  Worst Slack       79.908ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.942ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             79.908ns  (required time - arrival time)
  Source:                 ADDR/btnr_pressed_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_12M_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            U_AI/U_PWM/r_reg_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_12M_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_out1_clk_12M_1 rise@83.333ns - clk_out1_clk_12M_1 rise@0.000ns)
  Data Path Delay:        2.816ns  (logic 0.580ns (20.599%)  route 2.236ns (79.401%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.509ns = ( 81.824 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.911ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_12M_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    U_CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  U_CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    U_CLK/inst/clk_in1_clk_12M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  U_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    U_CLK/inst/clk_out1_clk_12M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  U_CLK/inst/clkout1_buf/O
                         net (fo=473, routed)         1.629    -0.911    ADDR/CLK
    SLICE_X59Y91         FDCE                                         r  ADDR/btnr_pressed_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y91         FDCE (Prop_fdce_C_Q)         0.456    -0.455 r  ADDR/btnr_pressed_reg_reg/Q
                         net (fo=7, routed)           1.155     0.700    ADDR/playing_s
    SLICE_X63Y91         LUT1 (Prop_lut1_I0_O)        0.124     0.824 f  ADDR/buf_reg_i_2/O
                         net (fo=10, routed)          1.081     1.905    U_AI/U_PWM/AR[0]
    SLICE_X63Y93         FDCE                                         f  U_AI/U_PWM/r_reg_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_12M_1 rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000    83.333    U_CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  U_CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    U_CLK/inst/clk_in1_clk_12M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  U_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    U_CLK/inst/clk_out1_clk_12M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  U_CLK/inst/clkout1_buf/O
                         net (fo=473, routed)         1.511    81.824    U_AI/U_PWM/clk_out1
    SLICE_X63Y93         FDCE                                         r  U_AI/U_PWM/r_reg_reg[1]/C
                         clock pessimism              0.559    82.384    
                         clock uncertainty           -0.166    82.218    
    SLICE_X63Y93         FDCE (Recov_fdce_C_CLR)     -0.405    81.813    U_AI/U_PWM/r_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         81.813    
                         arrival time                          -1.905    
  -------------------------------------------------------------------
                         slack                                 79.908    

Slack (MET) :             80.189ns  (required time - arrival time)
  Source:                 ADDR/btnr_pressed_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_12M_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            U_AI/U_PWM/r_reg_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_12M_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_out1_clk_12M_1 rise@83.333ns - clk_out1_clk_12M_1 rise@0.000ns)
  Data Path Delay:        2.536ns  (logic 0.580ns (22.874%)  route 1.956ns (77.126%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.508ns = ( 81.825 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.911ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_12M_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    U_CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  U_CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    U_CLK/inst/clk_in1_clk_12M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  U_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    U_CLK/inst/clk_out1_clk_12M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  U_CLK/inst/clkout1_buf/O
                         net (fo=473, routed)         1.629    -0.911    ADDR/CLK
    SLICE_X59Y91         FDCE                                         r  ADDR/btnr_pressed_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y91         FDCE (Prop_fdce_C_Q)         0.456    -0.455 r  ADDR/btnr_pressed_reg_reg/Q
                         net (fo=7, routed)           1.155     0.700    ADDR/playing_s
    SLICE_X63Y91         LUT1 (Prop_lut1_I0_O)        0.124     0.824 f  ADDR/buf_reg_i_2/O
                         net (fo=10, routed)          0.800     1.625    U_AI/U_PWM/AR[0]
    SLICE_X64Y93         FDCE                                         f  U_AI/U_PWM/r_reg_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_12M_1 rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000    83.333    U_CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  U_CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    U_CLK/inst/clk_in1_clk_12M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  U_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    U_CLK/inst/clk_out1_clk_12M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  U_CLK/inst/clkout1_buf/O
                         net (fo=473, routed)         1.512    81.825    U_AI/U_PWM/clk_out1
    SLICE_X64Y93         FDCE                                         r  U_AI/U_PWM/r_reg_reg[0]/C
                         clock pessimism              0.559    82.385    
                         clock uncertainty           -0.166    82.219    
    SLICE_X64Y93         FDCE (Recov_fdce_C_CLR)     -0.405    81.814    U_AI/U_PWM/r_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         81.814    
                         arrival time                          -1.625    
  -------------------------------------------------------------------
                         slack                                 80.189    

Slack (MET) :             80.189ns  (required time - arrival time)
  Source:                 ADDR/btnr_pressed_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_12M_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            U_AI/U_PWM/r_reg_reg[5]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_12M_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_out1_clk_12M_1 rise@83.333ns - clk_out1_clk_12M_1 rise@0.000ns)
  Data Path Delay:        2.536ns  (logic 0.580ns (22.874%)  route 1.956ns (77.126%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.508ns = ( 81.825 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.911ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_12M_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    U_CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  U_CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    U_CLK/inst/clk_in1_clk_12M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  U_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    U_CLK/inst/clk_out1_clk_12M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  U_CLK/inst/clkout1_buf/O
                         net (fo=473, routed)         1.629    -0.911    ADDR/CLK
    SLICE_X59Y91         FDCE                                         r  ADDR/btnr_pressed_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y91         FDCE (Prop_fdce_C_Q)         0.456    -0.455 r  ADDR/btnr_pressed_reg_reg/Q
                         net (fo=7, routed)           1.155     0.700    ADDR/playing_s
    SLICE_X63Y91         LUT1 (Prop_lut1_I0_O)        0.124     0.824 f  ADDR/buf_reg_i_2/O
                         net (fo=10, routed)          0.800     1.625    U_AI/U_PWM/AR[0]
    SLICE_X64Y93         FDCE                                         f  U_AI/U_PWM/r_reg_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_12M_1 rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000    83.333    U_CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  U_CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    U_CLK/inst/clk_in1_clk_12M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  U_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    U_CLK/inst/clk_out1_clk_12M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  U_CLK/inst/clkout1_buf/O
                         net (fo=473, routed)         1.512    81.825    U_AI/U_PWM/clk_out1
    SLICE_X64Y93         FDCE                                         r  U_AI/U_PWM/r_reg_reg[5]/C
                         clock pessimism              0.559    82.385    
                         clock uncertainty           -0.166    82.219    
    SLICE_X64Y93         FDCE (Recov_fdce_C_CLR)     -0.405    81.814    U_AI/U_PWM/r_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         81.814    
                         arrival time                          -1.625    
  -------------------------------------------------------------------
                         slack                                 80.189    

Slack (MET) :             80.189ns  (required time - arrival time)
  Source:                 ADDR/btnr_pressed_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_12M_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            U_AI/U_PWM/r_reg_reg[8]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_12M_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_out1_clk_12M_1 rise@83.333ns - clk_out1_clk_12M_1 rise@0.000ns)
  Data Path Delay:        2.536ns  (logic 0.580ns (22.874%)  route 1.956ns (77.126%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.508ns = ( 81.825 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.911ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_12M_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    U_CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  U_CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    U_CLK/inst/clk_in1_clk_12M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  U_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    U_CLK/inst/clk_out1_clk_12M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  U_CLK/inst/clkout1_buf/O
                         net (fo=473, routed)         1.629    -0.911    ADDR/CLK
    SLICE_X59Y91         FDCE                                         r  ADDR/btnr_pressed_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y91         FDCE (Prop_fdce_C_Q)         0.456    -0.455 r  ADDR/btnr_pressed_reg_reg/Q
                         net (fo=7, routed)           1.155     0.700    ADDR/playing_s
    SLICE_X63Y91         LUT1 (Prop_lut1_I0_O)        0.124     0.824 f  ADDR/buf_reg_i_2/O
                         net (fo=10, routed)          0.800     1.625    U_AI/U_PWM/AR[0]
    SLICE_X64Y93         FDCE                                         f  U_AI/U_PWM/r_reg_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_12M_1 rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000    83.333    U_CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  U_CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    U_CLK/inst/clk_in1_clk_12M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  U_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    U_CLK/inst/clk_out1_clk_12M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  U_CLK/inst/clkout1_buf/O
                         net (fo=473, routed)         1.512    81.825    U_AI/U_PWM/clk_out1
    SLICE_X64Y93         FDCE                                         r  U_AI/U_PWM/r_reg_reg[8]/C
                         clock pessimism              0.559    82.385    
                         clock uncertainty           -0.166    82.219    
    SLICE_X64Y93         FDCE (Recov_fdce_C_CLR)     -0.405    81.814    U_AI/U_PWM/r_reg_reg[8]
  -------------------------------------------------------------------
                         required time                         81.814    
                         arrival time                          -1.625    
  -------------------------------------------------------------------
                         slack                                 80.189    

Slack (MET) :             80.292ns  (required time - arrival time)
  Source:                 ADDR/btnr_pressed_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_12M_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            U_AI/U_PWM/buf_reg_reg/CLR
                            (recovery check against rising-edge clock clk_out1_clk_12M_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_out1_clk_12M_1 rise@83.333ns - clk_out1_clk_12M_1 rise@0.000ns)
  Data Path Delay:        2.432ns  (logic 0.580ns (23.852%)  route 1.852ns (76.148%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.509ns = ( 81.824 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.911ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_12M_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    U_CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  U_CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    U_CLK/inst/clk_in1_clk_12M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  U_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    U_CLK/inst/clk_out1_clk_12M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  U_CLK/inst/clkout1_buf/O
                         net (fo=473, routed)         1.629    -0.911    ADDR/CLK
    SLICE_X59Y91         FDCE                                         r  ADDR/btnr_pressed_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y91         FDCE (Prop_fdce_C_Q)         0.456    -0.455 r  ADDR/btnr_pressed_reg_reg/Q
                         net (fo=7, routed)           1.155     0.700    ADDR/playing_s
    SLICE_X63Y91         LUT1 (Prop_lut1_I0_O)        0.124     0.824 f  ADDR/buf_reg_i_2/O
                         net (fo=10, routed)          0.696     1.521    U_AI/U_PWM/AR[0]
    SLICE_X64Y92         FDCE                                         f  U_AI/U_PWM/buf_reg_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_12M_1 rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000    83.333    U_CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  U_CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    U_CLK/inst/clk_in1_clk_12M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  U_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    U_CLK/inst/clk_out1_clk_12M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  U_CLK/inst/clkout1_buf/O
                         net (fo=473, routed)         1.511    81.824    U_AI/U_PWM/clk_out1
    SLICE_X64Y92         FDCE                                         r  U_AI/U_PWM/buf_reg_reg/C
                         clock pessimism              0.559    82.384    
                         clock uncertainty           -0.166    82.218    
    SLICE_X64Y92         FDCE (Recov_fdce_C_CLR)     -0.405    81.813    U_AI/U_PWM/buf_reg_reg
  -------------------------------------------------------------------
                         required time                         81.813    
                         arrival time                          -1.521    
  -------------------------------------------------------------------
                         slack                                 80.292    

Slack (MET) :             80.292ns  (required time - arrival time)
  Source:                 ADDR/btnr_pressed_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_12M_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            U_AI/U_PWM/r_reg_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_12M_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_out1_clk_12M_1 rise@83.333ns - clk_out1_clk_12M_1 rise@0.000ns)
  Data Path Delay:        2.432ns  (logic 0.580ns (23.852%)  route 1.852ns (76.148%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.509ns = ( 81.824 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.911ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_12M_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    U_CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  U_CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    U_CLK/inst/clk_in1_clk_12M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  U_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    U_CLK/inst/clk_out1_clk_12M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  U_CLK/inst/clkout1_buf/O
                         net (fo=473, routed)         1.629    -0.911    ADDR/CLK
    SLICE_X59Y91         FDCE                                         r  ADDR/btnr_pressed_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y91         FDCE (Prop_fdce_C_Q)         0.456    -0.455 r  ADDR/btnr_pressed_reg_reg/Q
                         net (fo=7, routed)           1.155     0.700    ADDR/playing_s
    SLICE_X63Y91         LUT1 (Prop_lut1_I0_O)        0.124     0.824 f  ADDR/buf_reg_i_2/O
                         net (fo=10, routed)          0.696     1.521    U_AI/U_PWM/AR[0]
    SLICE_X64Y92         FDCE                                         f  U_AI/U_PWM/r_reg_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_12M_1 rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000    83.333    U_CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  U_CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    U_CLK/inst/clk_in1_clk_12M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  U_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    U_CLK/inst/clk_out1_clk_12M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  U_CLK/inst/clkout1_buf/O
                         net (fo=473, routed)         1.511    81.824    U_AI/U_PWM/clk_out1
    SLICE_X64Y92         FDCE                                         r  U_AI/U_PWM/r_reg_reg[2]/C
                         clock pessimism              0.559    82.384    
                         clock uncertainty           -0.166    82.218    
    SLICE_X64Y92         FDCE (Recov_fdce_C_CLR)     -0.405    81.813    U_AI/U_PWM/r_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         81.813    
                         arrival time                          -1.521    
  -------------------------------------------------------------------
                         slack                                 80.292    

Slack (MET) :             80.292ns  (required time - arrival time)
  Source:                 ADDR/btnr_pressed_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_12M_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            U_AI/U_PWM/r_reg_reg[3]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_12M_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_out1_clk_12M_1 rise@83.333ns - clk_out1_clk_12M_1 rise@0.000ns)
  Data Path Delay:        2.432ns  (logic 0.580ns (23.852%)  route 1.852ns (76.148%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.509ns = ( 81.824 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.911ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_12M_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    U_CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  U_CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    U_CLK/inst/clk_in1_clk_12M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  U_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    U_CLK/inst/clk_out1_clk_12M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  U_CLK/inst/clkout1_buf/O
                         net (fo=473, routed)         1.629    -0.911    ADDR/CLK
    SLICE_X59Y91         FDCE                                         r  ADDR/btnr_pressed_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y91         FDCE (Prop_fdce_C_Q)         0.456    -0.455 r  ADDR/btnr_pressed_reg_reg/Q
                         net (fo=7, routed)           1.155     0.700    ADDR/playing_s
    SLICE_X63Y91         LUT1 (Prop_lut1_I0_O)        0.124     0.824 f  ADDR/buf_reg_i_2/O
                         net (fo=10, routed)          0.696     1.521    U_AI/U_PWM/AR[0]
    SLICE_X64Y92         FDCE                                         f  U_AI/U_PWM/r_reg_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_12M_1 rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000    83.333    U_CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  U_CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    U_CLK/inst/clk_in1_clk_12M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  U_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    U_CLK/inst/clk_out1_clk_12M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  U_CLK/inst/clkout1_buf/O
                         net (fo=473, routed)         1.511    81.824    U_AI/U_PWM/clk_out1
    SLICE_X64Y92         FDCE                                         r  U_AI/U_PWM/r_reg_reg[3]/C
                         clock pessimism              0.559    82.384    
                         clock uncertainty           -0.166    82.218    
    SLICE_X64Y92         FDCE (Recov_fdce_C_CLR)     -0.405    81.813    U_AI/U_PWM/r_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         81.813    
                         arrival time                          -1.521    
  -------------------------------------------------------------------
                         slack                                 80.292    

Slack (MET) :             80.292ns  (required time - arrival time)
  Source:                 ADDR/btnr_pressed_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_12M_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            U_AI/U_PWM/r_reg_reg[6]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_12M_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_out1_clk_12M_1 rise@83.333ns - clk_out1_clk_12M_1 rise@0.000ns)
  Data Path Delay:        2.432ns  (logic 0.580ns (23.852%)  route 1.852ns (76.148%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.509ns = ( 81.824 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.911ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_12M_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    U_CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  U_CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    U_CLK/inst/clk_in1_clk_12M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  U_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    U_CLK/inst/clk_out1_clk_12M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  U_CLK/inst/clkout1_buf/O
                         net (fo=473, routed)         1.629    -0.911    ADDR/CLK
    SLICE_X59Y91         FDCE                                         r  ADDR/btnr_pressed_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y91         FDCE (Prop_fdce_C_Q)         0.456    -0.455 r  ADDR/btnr_pressed_reg_reg/Q
                         net (fo=7, routed)           1.155     0.700    ADDR/playing_s
    SLICE_X63Y91         LUT1 (Prop_lut1_I0_O)        0.124     0.824 f  ADDR/buf_reg_i_2/O
                         net (fo=10, routed)          0.696     1.521    U_AI/U_PWM/AR[0]
    SLICE_X64Y92         FDCE                                         f  U_AI/U_PWM/r_reg_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_12M_1 rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000    83.333    U_CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  U_CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    U_CLK/inst/clk_in1_clk_12M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  U_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    U_CLK/inst/clk_out1_clk_12M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  U_CLK/inst/clkout1_buf/O
                         net (fo=473, routed)         1.511    81.824    U_AI/U_PWM/clk_out1
    SLICE_X64Y92         FDCE                                         r  U_AI/U_PWM/r_reg_reg[6]/C
                         clock pessimism              0.559    82.384    
                         clock uncertainty           -0.166    82.218    
    SLICE_X64Y92         FDCE (Recov_fdce_C_CLR)     -0.405    81.813    U_AI/U_PWM/r_reg_reg[6]
  -------------------------------------------------------------------
                         required time                         81.813    
                         arrival time                          -1.521    
  -------------------------------------------------------------------
                         slack                                 80.292    

Slack (MET) :             80.436ns  (required time - arrival time)
  Source:                 ADDR/btnr_pressed_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_12M_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            U_AI/U_PWM/r_reg_reg[4]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_12M_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_out1_clk_12M_1 rise@83.333ns - clk_out1_clk_12M_1 rise@0.000ns)
  Data Path Delay:        2.288ns  (logic 0.580ns (25.351%)  route 1.708ns (74.649%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.509ns = ( 81.824 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.911ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_12M_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    U_CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  U_CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    U_CLK/inst/clk_in1_clk_12M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  U_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    U_CLK/inst/clk_out1_clk_12M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  U_CLK/inst/clkout1_buf/O
                         net (fo=473, routed)         1.629    -0.911    ADDR/CLK
    SLICE_X59Y91         FDCE                                         r  ADDR/btnr_pressed_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y91         FDCE (Prop_fdce_C_Q)         0.456    -0.455 r  ADDR/btnr_pressed_reg_reg/Q
                         net (fo=7, routed)           1.155     0.700    ADDR/playing_s
    SLICE_X63Y91         LUT1 (Prop_lut1_I0_O)        0.124     0.824 f  ADDR/buf_reg_i_2/O
                         net (fo=10, routed)          0.553     1.377    U_AI/U_PWM/AR[0]
    SLICE_X64Y91         FDCE                                         f  U_AI/U_PWM/r_reg_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_12M_1 rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000    83.333    U_CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  U_CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    U_CLK/inst/clk_in1_clk_12M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  U_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    U_CLK/inst/clk_out1_clk_12M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  U_CLK/inst/clkout1_buf/O
                         net (fo=473, routed)         1.511    81.824    U_AI/U_PWM/clk_out1
    SLICE_X64Y91         FDCE                                         r  U_AI/U_PWM/r_reg_reg[4]/C
                         clock pessimism              0.559    82.384    
                         clock uncertainty           -0.166    82.218    
    SLICE_X64Y91         FDCE (Recov_fdce_C_CLR)     -0.405    81.813    U_AI/U_PWM/r_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         81.813    
                         arrival time                          -1.377    
  -------------------------------------------------------------------
                         slack                                 80.436    

Slack (MET) :             80.436ns  (required time - arrival time)
  Source:                 ADDR/btnr_pressed_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_12M_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            U_AI/U_PWM/r_reg_reg[7]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_12M_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_out1_clk_12M_1 rise@83.333ns - clk_out1_clk_12M_1 rise@0.000ns)
  Data Path Delay:        2.288ns  (logic 0.580ns (25.351%)  route 1.708ns (74.649%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.509ns = ( 81.824 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.911ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_12M_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    U_CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  U_CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    U_CLK/inst/clk_in1_clk_12M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  U_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    U_CLK/inst/clk_out1_clk_12M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  U_CLK/inst/clkout1_buf/O
                         net (fo=473, routed)         1.629    -0.911    ADDR/CLK
    SLICE_X59Y91         FDCE                                         r  ADDR/btnr_pressed_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y91         FDCE (Prop_fdce_C_Q)         0.456    -0.455 r  ADDR/btnr_pressed_reg_reg/Q
                         net (fo=7, routed)           1.155     0.700    ADDR/playing_s
    SLICE_X63Y91         LUT1 (Prop_lut1_I0_O)        0.124     0.824 f  ADDR/buf_reg_i_2/O
                         net (fo=10, routed)          0.553     1.377    U_AI/U_PWM/AR[0]
    SLICE_X64Y91         FDCE                                         f  U_AI/U_PWM/r_reg_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_12M_1 rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000    83.333    U_CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  U_CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    U_CLK/inst/clk_in1_clk_12M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  U_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    U_CLK/inst/clk_out1_clk_12M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  U_CLK/inst/clkout1_buf/O
                         net (fo=473, routed)         1.511    81.824    U_AI/U_PWM/clk_out1
    SLICE_X64Y91         FDCE                                         r  U_AI/U_PWM/r_reg_reg[7]/C
                         clock pessimism              0.559    82.384    
                         clock uncertainty           -0.166    82.218    
    SLICE_X64Y91         FDCE (Recov_fdce_C_CLR)     -0.405    81.813    U_AI/U_PWM/r_reg_reg[7]
  -------------------------------------------------------------------
                         required time                         81.813    
                         arrival time                          -1.377    
  -------------------------------------------------------------------
                         slack                                 80.436    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.942ns  (arrival time - required time)
  Source:                 ADDR/btnr_pressed_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_12M_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            U_AI/U_PWM/r_reg_reg[4]/CLR
                            (removal check against rising-edge clock clk_out1_clk_12M_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_12M_1 rise@0.000ns - clk_out1_clk_12M_1 rise@0.000ns)
  Data Path Delay:        0.890ns  (logic 0.186ns (20.901%)  route 0.704ns (79.099%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_12M_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    U_CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  U_CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    U_CLK/inst/clk_in1_clk_12M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  U_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    U_CLK/inst/clk_out1_clk_12M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  U_CLK/inst/clkout1_buf/O
                         net (fo=473, routed)         0.565    -0.599    ADDR/CLK
    SLICE_X59Y91         FDCE                                         r  ADDR/btnr_pressed_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y91         FDCE (Prop_fdce_C_Q)         0.141    -0.458 r  ADDR/btnr_pressed_reg_reg/Q
                         net (fo=7, routed)           0.507     0.049    ADDR/playing_s
    SLICE_X63Y91         LUT1 (Prop_lut1_I0_O)        0.045     0.094 f  ADDR/buf_reg_i_2/O
                         net (fo=10, routed)          0.197     0.291    U_AI/U_PWM/AR[0]
    SLICE_X64Y91         FDCE                                         f  U_AI/U_PWM/r_reg_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_12M_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    U_CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  U_CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    U_CLK/inst/clk_in1_clk_12M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  U_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    U_CLK/inst/clk_out1_clk_12M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  U_CLK/inst/clkout1_buf/O
                         net (fo=473, routed)         0.839    -0.834    U_AI/U_PWM/clk_out1
    SLICE_X64Y91         FDCE                                         r  U_AI/U_PWM/r_reg_reg[4]/C
                         clock pessimism              0.275    -0.559    
    SLICE_X64Y91         FDCE (Remov_fdce_C_CLR)     -0.092    -0.651    U_AI/U_PWM/r_reg_reg[4]
  -------------------------------------------------------------------
                         required time                          0.651    
                         arrival time                           0.291    
  -------------------------------------------------------------------
                         slack                                  0.942    

Slack (MET) :             0.942ns  (arrival time - required time)
  Source:                 ADDR/btnr_pressed_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_12M_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            U_AI/U_PWM/r_reg_reg[7]/CLR
                            (removal check against rising-edge clock clk_out1_clk_12M_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_12M_1 rise@0.000ns - clk_out1_clk_12M_1 rise@0.000ns)
  Data Path Delay:        0.890ns  (logic 0.186ns (20.901%)  route 0.704ns (79.099%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_12M_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    U_CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  U_CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    U_CLK/inst/clk_in1_clk_12M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  U_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    U_CLK/inst/clk_out1_clk_12M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  U_CLK/inst/clkout1_buf/O
                         net (fo=473, routed)         0.565    -0.599    ADDR/CLK
    SLICE_X59Y91         FDCE                                         r  ADDR/btnr_pressed_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y91         FDCE (Prop_fdce_C_Q)         0.141    -0.458 r  ADDR/btnr_pressed_reg_reg/Q
                         net (fo=7, routed)           0.507     0.049    ADDR/playing_s
    SLICE_X63Y91         LUT1 (Prop_lut1_I0_O)        0.045     0.094 f  ADDR/buf_reg_i_2/O
                         net (fo=10, routed)          0.197     0.291    U_AI/U_PWM/AR[0]
    SLICE_X64Y91         FDCE                                         f  U_AI/U_PWM/r_reg_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_12M_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    U_CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  U_CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    U_CLK/inst/clk_in1_clk_12M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  U_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    U_CLK/inst/clk_out1_clk_12M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  U_CLK/inst/clkout1_buf/O
                         net (fo=473, routed)         0.839    -0.834    U_AI/U_PWM/clk_out1
    SLICE_X64Y91         FDCE                                         r  U_AI/U_PWM/r_reg_reg[7]/C
                         clock pessimism              0.275    -0.559    
    SLICE_X64Y91         FDCE (Remov_fdce_C_CLR)     -0.092    -0.651    U_AI/U_PWM/r_reg_reg[7]
  -------------------------------------------------------------------
                         required time                          0.651    
                         arrival time                           0.291    
  -------------------------------------------------------------------
                         slack                                  0.942    

Slack (MET) :             1.018ns  (arrival time - required time)
  Source:                 ADDR/btnr_pressed_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_12M_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            U_AI/U_PWM/buf_reg_reg/CLR
                            (removal check against rising-edge clock clk_out1_clk_12M_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_12M_1 rise@0.000ns - clk_out1_clk_12M_1 rise@0.000ns)
  Data Path Delay:        0.966ns  (logic 0.186ns (19.261%)  route 0.780ns (80.739%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_12M_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    U_CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  U_CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    U_CLK/inst/clk_in1_clk_12M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  U_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    U_CLK/inst/clk_out1_clk_12M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  U_CLK/inst/clkout1_buf/O
                         net (fo=473, routed)         0.565    -0.599    ADDR/CLK
    SLICE_X59Y91         FDCE                                         r  ADDR/btnr_pressed_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y91         FDCE (Prop_fdce_C_Q)         0.141    -0.458 r  ADDR/btnr_pressed_reg_reg/Q
                         net (fo=7, routed)           0.507     0.049    ADDR/playing_s
    SLICE_X63Y91         LUT1 (Prop_lut1_I0_O)        0.045     0.094 f  ADDR/buf_reg_i_2/O
                         net (fo=10, routed)          0.272     0.366    U_AI/U_PWM/AR[0]
    SLICE_X64Y92         FDCE                                         f  U_AI/U_PWM/buf_reg_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_12M_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    U_CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  U_CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    U_CLK/inst/clk_in1_clk_12M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  U_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    U_CLK/inst/clk_out1_clk_12M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  U_CLK/inst/clkout1_buf/O
                         net (fo=473, routed)         0.839    -0.834    U_AI/U_PWM/clk_out1
    SLICE_X64Y92         FDCE                                         r  U_AI/U_PWM/buf_reg_reg/C
                         clock pessimism              0.275    -0.559    
    SLICE_X64Y92         FDCE (Remov_fdce_C_CLR)     -0.092    -0.651    U_AI/U_PWM/buf_reg_reg
  -------------------------------------------------------------------
                         required time                          0.651    
                         arrival time                           0.366    
  -------------------------------------------------------------------
                         slack                                  1.018    

Slack (MET) :             1.018ns  (arrival time - required time)
  Source:                 ADDR/btnr_pressed_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_12M_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            U_AI/U_PWM/r_reg_reg[2]/CLR
                            (removal check against rising-edge clock clk_out1_clk_12M_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_12M_1 rise@0.000ns - clk_out1_clk_12M_1 rise@0.000ns)
  Data Path Delay:        0.966ns  (logic 0.186ns (19.261%)  route 0.780ns (80.739%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_12M_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    U_CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  U_CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    U_CLK/inst/clk_in1_clk_12M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  U_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    U_CLK/inst/clk_out1_clk_12M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  U_CLK/inst/clkout1_buf/O
                         net (fo=473, routed)         0.565    -0.599    ADDR/CLK
    SLICE_X59Y91         FDCE                                         r  ADDR/btnr_pressed_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y91         FDCE (Prop_fdce_C_Q)         0.141    -0.458 r  ADDR/btnr_pressed_reg_reg/Q
                         net (fo=7, routed)           0.507     0.049    ADDR/playing_s
    SLICE_X63Y91         LUT1 (Prop_lut1_I0_O)        0.045     0.094 f  ADDR/buf_reg_i_2/O
                         net (fo=10, routed)          0.272     0.366    U_AI/U_PWM/AR[0]
    SLICE_X64Y92         FDCE                                         f  U_AI/U_PWM/r_reg_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_12M_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    U_CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  U_CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    U_CLK/inst/clk_in1_clk_12M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  U_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    U_CLK/inst/clk_out1_clk_12M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  U_CLK/inst/clkout1_buf/O
                         net (fo=473, routed)         0.839    -0.834    U_AI/U_PWM/clk_out1
    SLICE_X64Y92         FDCE                                         r  U_AI/U_PWM/r_reg_reg[2]/C
                         clock pessimism              0.275    -0.559    
    SLICE_X64Y92         FDCE (Remov_fdce_C_CLR)     -0.092    -0.651    U_AI/U_PWM/r_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          0.651    
                         arrival time                           0.366    
  -------------------------------------------------------------------
                         slack                                  1.018    

Slack (MET) :             1.018ns  (arrival time - required time)
  Source:                 ADDR/btnr_pressed_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_12M_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            U_AI/U_PWM/r_reg_reg[3]/CLR
                            (removal check against rising-edge clock clk_out1_clk_12M_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_12M_1 rise@0.000ns - clk_out1_clk_12M_1 rise@0.000ns)
  Data Path Delay:        0.966ns  (logic 0.186ns (19.261%)  route 0.780ns (80.739%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_12M_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    U_CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  U_CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    U_CLK/inst/clk_in1_clk_12M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  U_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    U_CLK/inst/clk_out1_clk_12M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  U_CLK/inst/clkout1_buf/O
                         net (fo=473, routed)         0.565    -0.599    ADDR/CLK
    SLICE_X59Y91         FDCE                                         r  ADDR/btnr_pressed_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y91         FDCE (Prop_fdce_C_Q)         0.141    -0.458 r  ADDR/btnr_pressed_reg_reg/Q
                         net (fo=7, routed)           0.507     0.049    ADDR/playing_s
    SLICE_X63Y91         LUT1 (Prop_lut1_I0_O)        0.045     0.094 f  ADDR/buf_reg_i_2/O
                         net (fo=10, routed)          0.272     0.366    U_AI/U_PWM/AR[0]
    SLICE_X64Y92         FDCE                                         f  U_AI/U_PWM/r_reg_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_12M_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    U_CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  U_CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    U_CLK/inst/clk_in1_clk_12M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  U_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    U_CLK/inst/clk_out1_clk_12M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  U_CLK/inst/clkout1_buf/O
                         net (fo=473, routed)         0.839    -0.834    U_AI/U_PWM/clk_out1
    SLICE_X64Y92         FDCE                                         r  U_AI/U_PWM/r_reg_reg[3]/C
                         clock pessimism              0.275    -0.559    
    SLICE_X64Y92         FDCE (Remov_fdce_C_CLR)     -0.092    -0.651    U_AI/U_PWM/r_reg_reg[3]
  -------------------------------------------------------------------
                         required time                          0.651    
                         arrival time                           0.366    
  -------------------------------------------------------------------
                         slack                                  1.018    

Slack (MET) :             1.018ns  (arrival time - required time)
  Source:                 ADDR/btnr_pressed_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_12M_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            U_AI/U_PWM/r_reg_reg[6]/CLR
                            (removal check against rising-edge clock clk_out1_clk_12M_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_12M_1 rise@0.000ns - clk_out1_clk_12M_1 rise@0.000ns)
  Data Path Delay:        0.966ns  (logic 0.186ns (19.261%)  route 0.780ns (80.739%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_12M_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    U_CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  U_CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    U_CLK/inst/clk_in1_clk_12M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  U_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    U_CLK/inst/clk_out1_clk_12M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  U_CLK/inst/clkout1_buf/O
                         net (fo=473, routed)         0.565    -0.599    ADDR/CLK
    SLICE_X59Y91         FDCE                                         r  ADDR/btnr_pressed_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y91         FDCE (Prop_fdce_C_Q)         0.141    -0.458 r  ADDR/btnr_pressed_reg_reg/Q
                         net (fo=7, routed)           0.507     0.049    ADDR/playing_s
    SLICE_X63Y91         LUT1 (Prop_lut1_I0_O)        0.045     0.094 f  ADDR/buf_reg_i_2/O
                         net (fo=10, routed)          0.272     0.366    U_AI/U_PWM/AR[0]
    SLICE_X64Y92         FDCE                                         f  U_AI/U_PWM/r_reg_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_12M_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    U_CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  U_CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    U_CLK/inst/clk_in1_clk_12M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  U_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    U_CLK/inst/clk_out1_clk_12M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  U_CLK/inst/clkout1_buf/O
                         net (fo=473, routed)         0.839    -0.834    U_AI/U_PWM/clk_out1
    SLICE_X64Y92         FDCE                                         r  U_AI/U_PWM/r_reg_reg[6]/C
                         clock pessimism              0.275    -0.559    
    SLICE_X64Y92         FDCE (Remov_fdce_C_CLR)     -0.092    -0.651    U_AI/U_PWM/r_reg_reg[6]
  -------------------------------------------------------------------
                         required time                          0.651    
                         arrival time                           0.366    
  -------------------------------------------------------------------
                         slack                                  1.018    

Slack (MET) :             1.043ns  (arrival time - required time)
  Source:                 ADDR/btnr_pressed_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_12M_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            U_AI/U_PWM/r_reg_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_clk_12M_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_12M_1 rise@0.000ns - clk_out1_clk_12M_1 rise@0.000ns)
  Data Path Delay:        0.992ns  (logic 0.186ns (18.758%)  route 0.806ns (81.242%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.041ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_12M_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    U_CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  U_CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    U_CLK/inst/clk_in1_clk_12M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  U_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    U_CLK/inst/clk_out1_clk_12M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  U_CLK/inst/clkout1_buf/O
                         net (fo=473, routed)         0.565    -0.599    ADDR/CLK
    SLICE_X59Y91         FDCE                                         r  ADDR/btnr_pressed_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y91         FDCE (Prop_fdce_C_Q)         0.141    -0.458 r  ADDR/btnr_pressed_reg_reg/Q
                         net (fo=7, routed)           0.507     0.049    ADDR/playing_s
    SLICE_X63Y91         LUT1 (Prop_lut1_I0_O)        0.045     0.094 f  ADDR/buf_reg_i_2/O
                         net (fo=10, routed)          0.298     0.392    U_AI/U_PWM/AR[0]
    SLICE_X64Y93         FDCE                                         f  U_AI/U_PWM/r_reg_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_12M_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    U_CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  U_CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    U_CLK/inst/clk_in1_clk_12M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  U_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    U_CLK/inst/clk_out1_clk_12M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  U_CLK/inst/clkout1_buf/O
                         net (fo=473, routed)         0.840    -0.833    U_AI/U_PWM/clk_out1
    SLICE_X64Y93         FDCE                                         r  U_AI/U_PWM/r_reg_reg[0]/C
                         clock pessimism              0.275    -0.558    
    SLICE_X64Y93         FDCE (Remov_fdce_C_CLR)     -0.092    -0.650    U_AI/U_PWM/r_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          0.650    
                         arrival time                           0.392    
  -------------------------------------------------------------------
                         slack                                  1.043    

Slack (MET) :             1.043ns  (arrival time - required time)
  Source:                 ADDR/btnr_pressed_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_12M_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            U_AI/U_PWM/r_reg_reg[5]/CLR
                            (removal check against rising-edge clock clk_out1_clk_12M_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_12M_1 rise@0.000ns - clk_out1_clk_12M_1 rise@0.000ns)
  Data Path Delay:        0.992ns  (logic 0.186ns (18.758%)  route 0.806ns (81.242%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.041ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_12M_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    U_CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  U_CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    U_CLK/inst/clk_in1_clk_12M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  U_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    U_CLK/inst/clk_out1_clk_12M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  U_CLK/inst/clkout1_buf/O
                         net (fo=473, routed)         0.565    -0.599    ADDR/CLK
    SLICE_X59Y91         FDCE                                         r  ADDR/btnr_pressed_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y91         FDCE (Prop_fdce_C_Q)         0.141    -0.458 r  ADDR/btnr_pressed_reg_reg/Q
                         net (fo=7, routed)           0.507     0.049    ADDR/playing_s
    SLICE_X63Y91         LUT1 (Prop_lut1_I0_O)        0.045     0.094 f  ADDR/buf_reg_i_2/O
                         net (fo=10, routed)          0.298     0.392    U_AI/U_PWM/AR[0]
    SLICE_X64Y93         FDCE                                         f  U_AI/U_PWM/r_reg_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_12M_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    U_CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  U_CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    U_CLK/inst/clk_in1_clk_12M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  U_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    U_CLK/inst/clk_out1_clk_12M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  U_CLK/inst/clkout1_buf/O
                         net (fo=473, routed)         0.840    -0.833    U_AI/U_PWM/clk_out1
    SLICE_X64Y93         FDCE                                         r  U_AI/U_PWM/r_reg_reg[5]/C
                         clock pessimism              0.275    -0.558    
    SLICE_X64Y93         FDCE (Remov_fdce_C_CLR)     -0.092    -0.650    U_AI/U_PWM/r_reg_reg[5]
  -------------------------------------------------------------------
                         required time                          0.650    
                         arrival time                           0.392    
  -------------------------------------------------------------------
                         slack                                  1.043    

Slack (MET) :             1.043ns  (arrival time - required time)
  Source:                 ADDR/btnr_pressed_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_12M_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            U_AI/U_PWM/r_reg_reg[8]/CLR
                            (removal check against rising-edge clock clk_out1_clk_12M_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_12M_1 rise@0.000ns - clk_out1_clk_12M_1 rise@0.000ns)
  Data Path Delay:        0.992ns  (logic 0.186ns (18.758%)  route 0.806ns (81.242%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.041ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_12M_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    U_CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  U_CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    U_CLK/inst/clk_in1_clk_12M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  U_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    U_CLK/inst/clk_out1_clk_12M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  U_CLK/inst/clkout1_buf/O
                         net (fo=473, routed)         0.565    -0.599    ADDR/CLK
    SLICE_X59Y91         FDCE                                         r  ADDR/btnr_pressed_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y91         FDCE (Prop_fdce_C_Q)         0.141    -0.458 r  ADDR/btnr_pressed_reg_reg/Q
                         net (fo=7, routed)           0.507     0.049    ADDR/playing_s
    SLICE_X63Y91         LUT1 (Prop_lut1_I0_O)        0.045     0.094 f  ADDR/buf_reg_i_2/O
                         net (fo=10, routed)          0.298     0.392    U_AI/U_PWM/AR[0]
    SLICE_X64Y93         FDCE                                         f  U_AI/U_PWM/r_reg_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_12M_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    U_CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  U_CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    U_CLK/inst/clk_in1_clk_12M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  U_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    U_CLK/inst/clk_out1_clk_12M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  U_CLK/inst/clkout1_buf/O
                         net (fo=473, routed)         0.840    -0.833    U_AI/U_PWM/clk_out1
    SLICE_X64Y93         FDCE                                         r  U_AI/U_PWM/r_reg_reg[8]/C
                         clock pessimism              0.275    -0.558    
    SLICE_X64Y93         FDCE (Remov_fdce_C_CLR)     -0.092    -0.650    U_AI/U_PWM/r_reg_reg[8]
  -------------------------------------------------------------------
                         required time                          0.650    
                         arrival time                           0.392    
  -------------------------------------------------------------------
                         slack                                  1.043    

Slack (MET) :             1.147ns  (arrival time - required time)
  Source:                 ADDR/btnr_pressed_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_12M_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            U_AI/U_PWM/r_reg_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_clk_12M_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_12M_1 rise@0.000ns - clk_out1_clk_12M_1 rise@0.000ns)
  Data Path Delay:        1.095ns  (logic 0.186ns (16.990%)  route 0.909ns (83.010%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_12M_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    U_CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  U_CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    U_CLK/inst/clk_in1_clk_12M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  U_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    U_CLK/inst/clk_out1_clk_12M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  U_CLK/inst/clkout1_buf/O
                         net (fo=473, routed)         0.565    -0.599    ADDR/CLK
    SLICE_X59Y91         FDCE                                         r  ADDR/btnr_pressed_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y91         FDCE (Prop_fdce_C_Q)         0.141    -0.458 r  ADDR/btnr_pressed_reg_reg/Q
                         net (fo=7, routed)           0.507     0.049    ADDR/playing_s
    SLICE_X63Y91         LUT1 (Prop_lut1_I0_O)        0.045     0.094 f  ADDR/buf_reg_i_2/O
                         net (fo=10, routed)          0.402     0.495    U_AI/U_PWM/AR[0]
    SLICE_X63Y93         FDCE                                         f  U_AI/U_PWM/r_reg_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_12M_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    U_CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  U_CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    U_CLK/inst/clk_in1_clk_12M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  U_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    U_CLK/inst/clk_out1_clk_12M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  U_CLK/inst/clkout1_buf/O
                         net (fo=473, routed)         0.839    -0.834    U_AI/U_PWM/clk_out1
    SLICE_X63Y93         FDCE                                         r  U_AI/U_PWM/r_reg_reg[1]/C
                         clock pessimism              0.275    -0.559    
    SLICE_X63Y93         FDCE (Remov_fdce_C_CLR)     -0.092    -0.651    U_AI/U_PWM/r_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          0.651    
                         arrival time                           0.495    
  -------------------------------------------------------------------
                         slack                                  1.147    





