<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.9.1"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>DPC++ Runtime: sycl::_V1::ext::intel::experimental::esimd Namespace Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtreedata.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
  $(document).ready(function() { init_search(); });
/* @license-end */
</script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">DPC++ Runtime
   </div>
   <div id="projectbrief">Runtime libraries for oneAPI DPC++</div>
  </td>
   <td>        <div id="MSearchBox" class="MSearchBoxInactive">
        <span class="left">
          <img id="MSearchSelect" src="search/mag_sel.svg"
               onmouseover="return searchBox.OnSearchSelectShow()"
               onmouseout="return searchBox.OnSearchSelectHide()"
               alt=""/>
          <input type="text" id="MSearchField" value="Search" accesskey="S"
               onfocus="searchBox.OnSearchFieldFocus(true)" 
               onblur="searchBox.OnSearchFieldFocus(false)" 
               onkeyup="searchBox.OnSearchFieldChange(event)"/>
          </span><span class="right">
            <a id="MSearchClose" href="javascript:searchBox.CloseResultsWindow()"><img id="MSearchCloseImg" border="0" src="search/close.svg" alt=""/></a>
          </span>
        </div>
</td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.9.1 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
var searchBox = new SearchBox("searchBox", "search",false,'Search','.html');
/* @license-end */
</script>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(document).ready(function(){initNavTree('namespacesycl_1_1__V1_1_1ext_1_1intel_1_1experimental_1_1esimd.html',''); initResizable(); });
/* @license-end */
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="summary">
<a href="#namespaces">Namespaces</a> &#124;
<a href="#nested-classes">Classes</a> &#124;
<a href="#typedef-members">Typedefs</a> &#124;
<a href="#enum-members">Enumerations</a> &#124;
<a href="#func-members">Functions</a> &#124;
<a href="#var-members">Variables</a>  </div>
  <div class="headertitle">
<div class="title">sycl::_V1::ext::intel::experimental::esimd Namespace Reference</div>  </div>
</div><!--header-->
<div class="contents">
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="namespaces"></a>
Namespaces</h2></td></tr>
<tr class="memitem:namespacesycl_1_1__V1_1_1ext_1_1intel_1_1experimental_1_1esimd_1_1detail"><td class="memItemLeft" align="right" valign="top"> &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacesycl_1_1__V1_1_1ext_1_1intel_1_1experimental_1_1esimd_1_1detail.html">detail</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="nested-classes"></a>
Classes</h2></td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">class &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classsycl_1_1__V1_1_1ext_1_1intel_1_1experimental_1_1esimd_1_1config__2d__mem__access.html">config_2d_mem_access</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">Container class to hold parameters for <code>load2d/store2d</code> <code>functions</code>  <a href="classsycl_1_1__V1_1_1ext_1_1intel_1_1experimental_1_1esimd_1_1config__2d__mem__access.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">class &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classsycl_1_1__V1_1_1ext_1_1intel_1_1experimental_1_1esimd_1_1tfloat32.html">tfloat32</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="typedef-members"></a>
Typedefs</h2></td></tr>
<tr class="memitem:ga591593a1d11fdd990032690f7103966a"><td class="memItemLeft" align="right" valign="top">using&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__sycl__esimd__core.html#ga591593a1d11fdd990032690f7103966a">lsc_data_size</a> = (&quot;use <a class="el" href="namespacesycl_1_1__V1_1_1ext_1_1intel_1_1esimd.html#ad81b63371b6d962b629a18d19e5e4796">sycl::ext::intel::esimd::memory_kind</a>&quot;) lsc_memory_kind __ESIMD_DNS::lsc_data_size</td></tr>
<tr class="memdesc:ga591593a1d11fdd990032690f7103966a"><td class="mdescLeft">&#160;</td><td class="mdescRight">The scope that lsc_fence operation should apply to Supported platforms: DG2, PVC.  <a href="group__sycl__esimd__core.html#ga591593a1d11fdd990032690f7103966a">More...</a><br /></td></tr>
<tr class="separator:ga591593a1d11fdd990032690f7103966a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6ee90e60c4a60f8f0a32f283dc515e0f"><td class="memItemLeft" align="right" valign="top">using&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__sycl__esimd__core.html#ga6ee90e60c4a60f8f0a32f283dc515e0f">cache_hint</a> = <a class="el" href="namespacesycl_1_1__V1_1_1ext_1_1intel_1_1esimd.html#a4a6d2e5ce8bbe9ce80bac4d1467b1e6c">sycl::ext::intel::esimd::cache_hint</a></td></tr>
<tr class="memdesc:ga6ee90e60c4a60f8f0a32f283dc515e0f"><td class="mdescLeft">&#160;</td><td class="mdescRight">L1 or L2 cache hint kinds.  <a href="group__sycl__esimd__core.html#ga6ee90e60c4a60f8f0a32f283dc515e0f">More...</a><br /></td></tr>
<tr class="separator:ga6ee90e60c4a60f8f0a32f283dc515e0f"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="enum-members"></a>
Enumerations</h2></td></tr>
<tr class="memitem:gafa86c8afcf13781bdecb4c245b402ee5"><td class="memItemLeft" align="right" valign="top">enum class &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__sycl__esimd__core.html#gafa86c8afcf13781bdecb4c245b402ee5">split_barrier_action</a> : uint8_t { <a class="el" href="group__sycl__esimd__core.html#ggafa86c8afcf13781bdecb4c245b402ee5a49256b9819abacbb8e6e031a03abe81b">wait</a> = 0
, <a class="el" href="group__sycl__esimd__core.html#ggafa86c8afcf13781bdecb4c245b402ee5a521345a9fb579f52117f27be6e0673ee">signal</a> = 1
 }</td></tr>
<tr class="memdesc:gafa86c8afcf13781bdecb4c245b402ee5"><td class="mdescLeft">&#160;</td><td class="mdescRight">Represents a split barrier action.  <a href="group__sycl__esimd__core.html#gafa86c8afcf13781bdecb4c245b402ee5">More...</a><br /></td></tr>
<tr class="separator:gafa86c8afcf13781bdecb4c245b402ee5"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="func-members"></a>
Functions</h2></td></tr>
<tr class="memitem:gad2f1760abe10c06c2e08d42941e62a52"><td class="memTemplParams" colspan="2">template&lt;typename T0 , typename T1 , int SZ, typename U , class Sat  = sycl::ext::intel::esimd::saturation_off_tag&gt; </td></tr>
<tr class="memitem:gad2f1760abe10c06c2e08d42941e62a52"><td class="memTemplItemLeft" align="right" valign="top">__ESIMD_API std::enable_if_t&lt; std::is_integral&lt; T0 &gt;::value &amp;&amp;std::is_integral&lt; T1 &gt;::value &amp;&amp;std::is_integral&lt; U &gt;::value, <a class="el" href="classsycl_1_1__V1_1_1ext_1_1intel_1_1esimd_1_1simd.html">sycl::ext::intel::esimd::simd</a>&lt; T0, SZ &gt; &gt;&#160;</td><td class="memTemplItemRight" valign="bottom"><a class="el" href="group__sycl__esimd__bitmanip.html#gad2f1760abe10c06c2e08d42941e62a52">shl</a> (<a class="el" href="classsycl_1_1__V1_1_1ext_1_1intel_1_1esimd_1_1simd.html">sycl::ext::intel::esimd::simd</a>&lt; T1, SZ &gt; <a class="el" href="group__sycl__esimd__math.html#ga63a8c9a8d6aa33b7467e1ce1740a26ab">src0</a>, U <a class="el" href="group__sycl__esimd__math.html#gaf51bfab85c59e73b6e89714841780859">src1</a>, Sat sat={})</td></tr>
<tr class="memdesc:gad2f1760abe10c06c2e08d42941e62a52"><td class="mdescLeft">&#160;</td><td class="mdescRight">Shift left operation (vector version)  <a href="group__sycl__esimd__bitmanip.html#gad2f1760abe10c06c2e08d42941e62a52">More...</a><br /></td></tr>
<tr class="separator:gad2f1760abe10c06c2e08d42941e62a52"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaffffcd72e4a2f589049689949dffbe5f"><td class="memTemplParams" colspan="2">template&lt;typename T0 , typename T1 , typename T2 , class Sat  = sycl::ext::intel::esimd::saturation_off_tag&gt; </td></tr>
<tr class="memitem:gaffffcd72e4a2f589049689949dffbe5f"><td class="memTemplItemLeft" align="right" valign="top">__ESIMD_API std::enable_if_t&lt; __ESIMD_DNS::is_esimd_scalar&lt; T0 &gt;::value &amp;&amp;__ESIMD_DNS::is_esimd_scalar&lt; T1 &gt;::value &amp;&amp;__ESIMD_DNS::is_esimd_scalar&lt; T2 &gt;::value &amp;&amp;std::is_integral&lt; T0 &gt;::value &amp;&amp;std::is_integral&lt; T1 &gt;::value &amp;&amp;std::is_integral&lt; T2 &gt;::value, std::remove_const_t&lt; T0 &gt; &gt;&#160;</td><td class="memTemplItemRight" valign="bottom"><a class="el" href="group__sycl__esimd__bitmanip.html#gaffffcd72e4a2f589049689949dffbe5f">shl</a> (T1 <a class="el" href="group__sycl__esimd__math.html#ga63a8c9a8d6aa33b7467e1ce1740a26ab">src0</a>, T2 <a class="el" href="group__sycl__esimd__math.html#gaf51bfab85c59e73b6e89714841780859">src1</a>, Sat sat={})</td></tr>
<tr class="memdesc:gaffffcd72e4a2f589049689949dffbe5f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Shift left operation (scalar version)  <a href="group__sycl__esimd__bitmanip.html#gaffffcd72e4a2f589049689949dffbe5f">More...</a><br /></td></tr>
<tr class="separator:gaffffcd72e4a2f589049689949dffbe5f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga12920ecaac617af169590b581393e37c"><td class="memTemplParams" colspan="2">template&lt;typename T0 , typename T1 , int SZ, typename U , class Sat  = sycl::ext::intel::esimd::saturation_off_tag&gt; </td></tr>
<tr class="memitem:ga12920ecaac617af169590b581393e37c"><td class="memTemplItemLeft" align="right" valign="top">__ESIMD_API std::enable_if_t&lt; std::is_integral&lt; T0 &gt;::value &amp;&amp;std::is_integral&lt; T1 &gt;::value &amp;&amp;std::is_integral&lt; U &gt;::value, <a class="el" href="classsycl_1_1__V1_1_1ext_1_1intel_1_1esimd_1_1simd.html">sycl::ext::intel::esimd::simd</a>&lt; T0, SZ &gt; &gt;&#160;</td><td class="memTemplItemRight" valign="bottom"><a class="el" href="group__sycl__esimd__bitmanip.html#ga12920ecaac617af169590b581393e37c">lsr</a> (<a class="el" href="classsycl_1_1__V1_1_1ext_1_1intel_1_1esimd_1_1simd.html">sycl::ext::intel::esimd::simd</a>&lt; T1, SZ &gt; <a class="el" href="group__sycl__esimd__math.html#ga63a8c9a8d6aa33b7467e1ce1740a26ab">src0</a>, U <a class="el" href="group__sycl__esimd__math.html#gaf51bfab85c59e73b6e89714841780859">src1</a>, Sat sat={})</td></tr>
<tr class="memdesc:ga12920ecaac617af169590b581393e37c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Logical Shift Right (vector version)  <a href="group__sycl__esimd__bitmanip.html#ga12920ecaac617af169590b581393e37c">More...</a><br /></td></tr>
<tr class="separator:ga12920ecaac617af169590b581393e37c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab6f1c5753f4c7c84534cda72ae4b89dc"><td class="memTemplParams" colspan="2">template&lt;typename T0 , typename T1 , typename T2 , class Sat  = sycl::ext::intel::esimd::saturation_off_tag&gt; </td></tr>
<tr class="memitem:gab6f1c5753f4c7c84534cda72ae4b89dc"><td class="memTemplItemLeft" align="right" valign="top">__ESIMD_API std::enable_if_t&lt; __ESIMD_DNS::is_esimd_scalar&lt; T0 &gt;::value &amp;&amp;__ESIMD_DNS::is_esimd_scalar&lt; T1 &gt;::value &amp;&amp;__ESIMD_DNS::is_esimd_scalar&lt; T2 &gt;::value &amp;&amp;std::is_integral&lt; T0 &gt;::value &amp;&amp;std::is_integral&lt; T1 &gt;::value &amp;&amp;std::is_integral&lt; T2 &gt;::value, std::remove_const_t&lt; T0 &gt; &gt;&#160;</td><td class="memTemplItemRight" valign="bottom"><a class="el" href="group__sycl__esimd__bitmanip.html#gab6f1c5753f4c7c84534cda72ae4b89dc">lsr</a> (T1 <a class="el" href="group__sycl__esimd__math.html#ga63a8c9a8d6aa33b7467e1ce1740a26ab">src0</a>, T2 <a class="el" href="group__sycl__esimd__math.html#gaf51bfab85c59e73b6e89714841780859">src1</a>, Sat sat={})</td></tr>
<tr class="memdesc:gab6f1c5753f4c7c84534cda72ae4b89dc"><td class="mdescLeft">&#160;</td><td class="mdescRight">Logical Shift Right (scalar version)  <a href="group__sycl__esimd__bitmanip.html#gab6f1c5753f4c7c84534cda72ae4b89dc">More...</a><br /></td></tr>
<tr class="separator:gab6f1c5753f4c7c84534cda72ae4b89dc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab66014f1666116e2cf764b60c6377797"><td class="memTemplParams" colspan="2">template&lt;typename T0 , typename T1 , int SZ, typename U , class Sat  = sycl::ext::intel::esimd::saturation_off_tag&gt; </td></tr>
<tr class="memitem:gab66014f1666116e2cf764b60c6377797"><td class="memTemplItemLeft" align="right" valign="top">__ESIMD_API std::enable_if_t&lt; std::is_integral&lt; T0 &gt;::value &amp;&amp;std::is_integral&lt; T1 &gt;::value &amp;&amp;std::is_integral&lt; U &gt;::value, <a class="el" href="classsycl_1_1__V1_1_1ext_1_1intel_1_1esimd_1_1simd.html">sycl::ext::intel::esimd::simd</a>&lt; T0, SZ &gt; &gt;&#160;</td><td class="memTemplItemRight" valign="bottom"><a class="el" href="group__sycl__esimd__bitmanip.html#gab66014f1666116e2cf764b60c6377797">asr</a> (<a class="el" href="classsycl_1_1__V1_1_1ext_1_1intel_1_1esimd_1_1simd.html">sycl::ext::intel::esimd::simd</a>&lt; T1, SZ &gt; <a class="el" href="group__sycl__esimd__math.html#ga63a8c9a8d6aa33b7467e1ce1740a26ab">src0</a>, U <a class="el" href="group__sycl__esimd__math.html#gaf51bfab85c59e73b6e89714841780859">src1</a>, Sat sat={})</td></tr>
<tr class="memdesc:gab66014f1666116e2cf764b60c6377797"><td class="mdescLeft">&#160;</td><td class="mdescRight">Arithmetical Shift Right (vector version)  <a href="group__sycl__esimd__bitmanip.html#gab66014f1666116e2cf764b60c6377797">More...</a><br /></td></tr>
<tr class="separator:gab66014f1666116e2cf764b60c6377797"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac2f03654fe252f331d47e600a001a753"><td class="memTemplParams" colspan="2">template&lt;typename T0 , typename T1 , typename T2 , class Sat  = sycl::ext::intel::esimd::saturation_off_tag&gt; </td></tr>
<tr class="memitem:gac2f03654fe252f331d47e600a001a753"><td class="memTemplItemLeft" align="right" valign="top">__ESIMD_API std::enable_if_t&lt; __ESIMD_DNS::is_esimd_scalar&lt; T0 &gt;::value &amp;&amp;__ESIMD_DNS::is_esimd_scalar&lt; T1 &gt;::value &amp;&amp;__ESIMD_DNS::is_esimd_scalar&lt; T2 &gt;::value &amp;&amp;std::is_integral&lt; T0 &gt;::value &amp;&amp;std::is_integral&lt; T1 &gt;::value &amp;&amp;std::is_integral&lt; T2 &gt;::value, std::remove_const_t&lt; T0 &gt; &gt;&#160;</td><td class="memTemplItemRight" valign="bottom"><a class="el" href="group__sycl__esimd__bitmanip.html#gac2f03654fe252f331d47e600a001a753">asr</a> (T1 <a class="el" href="group__sycl__esimd__math.html#ga63a8c9a8d6aa33b7467e1ce1740a26ab">src0</a>, T2 <a class="el" href="group__sycl__esimd__math.html#gaf51bfab85c59e73b6e89714841780859">src1</a>, Sat sat={})</td></tr>
<tr class="memdesc:gac2f03654fe252f331d47e600a001a753"><td class="mdescLeft">&#160;</td><td class="mdescRight">Arithmetical Shift Right (scalar version)  <a href="group__sycl__esimd__bitmanip.html#gac2f03654fe252f331d47e600a001a753">More...</a><br /></td></tr>
<tr class="separator:gac2f03654fe252f331d47e600a001a753"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf5f9933eefb96aa7b51caeac6cba9254"><td class="memTemplParams" colspan="2">template&lt;typename T0 , typename T1 , int SZ, typename U , class Sat  = sycl::ext::intel::esimd::saturation_off_tag&gt; </td></tr>
<tr class="memitem:gaf5f9933eefb96aa7b51caeac6cba9254"><td class="memTemplItemLeft" align="right" valign="top">__ESIMD_API std::enable_if_t&lt; std::is_integral&lt; T0 &gt;::value &amp;&amp;std::is_integral&lt; T1 &gt;::value &amp;&amp;std::is_integral&lt; U &gt;::value, <a class="el" href="classsycl_1_1__V1_1_1ext_1_1intel_1_1esimd_1_1simd.html">sycl::ext::intel::esimd::simd</a>&lt; T0, SZ &gt; &gt;&#160;</td><td class="memTemplItemRight" valign="bottom"><a class="el" href="group__sycl__esimd__bitmanip.html#gaf5f9933eefb96aa7b51caeac6cba9254">shr</a> (<a class="el" href="classsycl_1_1__V1_1_1ext_1_1intel_1_1esimd_1_1simd.html">sycl::ext::intel::esimd::simd</a>&lt; T1, SZ &gt; <a class="el" href="group__sycl__esimd__math.html#ga63a8c9a8d6aa33b7467e1ce1740a26ab">src0</a>, U <a class="el" href="group__sycl__esimd__math.html#gaf51bfab85c59e73b6e89714841780859">src1</a>, Sat sat={})</td></tr>
<tr class="memdesc:gaf5f9933eefb96aa7b51caeac6cba9254"><td class="mdescLeft">&#160;</td><td class="mdescRight">Shift right operation (vector version)  <a href="group__sycl__esimd__bitmanip.html#gaf5f9933eefb96aa7b51caeac6cba9254">More...</a><br /></td></tr>
<tr class="separator:gaf5f9933eefb96aa7b51caeac6cba9254"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1a81998b1dd775ca8d20a651aba41561"><td class="memTemplParams" colspan="2">template&lt;typename T0 , typename T1 , typename T2 , class Sat  = sycl::ext::intel::esimd::saturation_off_tag&gt; </td></tr>
<tr class="memitem:ga1a81998b1dd775ca8d20a651aba41561"><td class="memTemplItemLeft" align="right" valign="top">__ESIMD_API std::enable_if_t&lt; __ESIMD_DNS::is_esimd_scalar&lt; T0 &gt;::value &amp;&amp;__ESIMD_DNS::is_esimd_scalar&lt; T1 &gt;::value &amp;&amp;__ESIMD_DNS::is_esimd_scalar&lt; T2 &gt;::value &amp;&amp;std::is_integral&lt; T0 &gt;::value &amp;&amp;std::is_integral&lt; T1 &gt;::value &amp;&amp;std::is_integral&lt; T2 &gt;::value, std::remove_const_t&lt; T0 &gt; &gt;&#160;</td><td class="memTemplItemRight" valign="bottom"><a class="el" href="group__sycl__esimd__bitmanip.html#ga1a81998b1dd775ca8d20a651aba41561">shr</a> (T1 <a class="el" href="group__sycl__esimd__math.html#ga63a8c9a8d6aa33b7467e1ce1740a26ab">src0</a>, T2 <a class="el" href="group__sycl__esimd__math.html#gaf51bfab85c59e73b6e89714841780859">src1</a>, Sat sat={})</td></tr>
<tr class="memdesc:ga1a81998b1dd775ca8d20a651aba41561"><td class="mdescLeft">&#160;</td><td class="mdescRight">Shift right operation (scalar version)  <a href="group__sycl__esimd__bitmanip.html#ga1a81998b1dd775ca8d20a651aba41561">More...</a><br /></td></tr>
<tr class="separator:ga1a81998b1dd775ca8d20a651aba41561"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2ceb097dd65322b8f1166543edfe5113"><td class="memTemplParams" colspan="2">template&lt;typename T0 , typename T1 , int SZ&gt; </td></tr>
<tr class="memitem:ga2ceb097dd65322b8f1166543edfe5113"><td class="memTemplItemLeft" align="right" valign="top">__ESIMD_API std::enable_if_t&lt; sycl::ext::intel::esimd::detail::is_type&lt; T0, int16_t, uint16_t, int32_t, uint32_t, int64_t, uint64_t &gt;) &amp;&amp;sycl::ext::intel::esimd::detail::is_type&lt; T1, int16_t, uint16_t, int32_t, uint32_t, int64_t, uint64_t &gt;), <a class="el" href="classsycl_1_1__V1_1_1ext_1_1intel_1_1esimd_1_1simd.html">sycl::ext::intel::esimd::simd</a>&lt; T0, SZ &gt; &gt;&#160;</td><td class="memTemplItemRight" valign="bottom"><a class="el" href="group__sycl__esimd__bitmanip.html#ga2ceb097dd65322b8f1166543edfe5113">rol</a> (<a class="el" href="classsycl_1_1__V1_1_1ext_1_1intel_1_1esimd_1_1simd.html">sycl::ext::intel::esimd::simd</a>&lt; T1, SZ &gt; <a class="el" href="group__sycl__esimd__math.html#ga63a8c9a8d6aa33b7467e1ce1740a26ab">src0</a>, <a class="el" href="classsycl_1_1__V1_1_1ext_1_1intel_1_1esimd_1_1simd.html">sycl::ext::intel::esimd::simd</a>&lt; T1, SZ &gt; <a class="el" href="group__sycl__esimd__math.html#gaf51bfab85c59e73b6e89714841780859">src1</a>)</td></tr>
<tr class="memdesc:ga2ceb097dd65322b8f1166543edfe5113"><td class="mdescLeft">&#160;</td><td class="mdescRight">Rotate left operation with two vector inputs.  <a href="group__sycl__esimd__bitmanip.html#ga2ceb097dd65322b8f1166543edfe5113">More...</a><br /></td></tr>
<tr class="separator:ga2ceb097dd65322b8f1166543edfe5113"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9bd45bcd055900f923208a06031cf2d3"><td class="memTemplParams" colspan="2">template&lt;typename T0 , typename T1 , int SZ, typename U &gt; </td></tr>
<tr class="memitem:ga9bd45bcd055900f923208a06031cf2d3"><td class="memTemplItemLeft" align="right" valign="top">__ESIMD_API std::enable_if_t&lt; sycl::ext::intel::esimd::detail::is_type&lt; T0, int16_t, uint16_t, int32_t, uint32_t, int64_t, uint64_t &gt;) &amp;&amp;sycl::ext::intel::esimd::detail::is_type&lt; T1, int16_t, uint16_t, int32_t, uint32_t, int64_t, uint64_t &gt;) &amp;&amp;sycl::ext::intel::esimd::detail::is_type&lt; U, int16_t, uint16_t, int32_t, uint32_t, int64_t, uint64_t &gt;), <a class="el" href="classsycl_1_1__V1_1_1ext_1_1intel_1_1esimd_1_1simd.html">sycl::ext::intel::esimd::simd</a>&lt; T0, SZ &gt; &gt;&#160;</td><td class="memTemplItemRight" valign="bottom"><a class="el" href="group__sycl__esimd__bitmanip.html#ga9bd45bcd055900f923208a06031cf2d3">rol</a> (<a class="el" href="classsycl_1_1__V1_1_1ext_1_1intel_1_1esimd_1_1simd.html">sycl::ext::intel::esimd::simd</a>&lt; T1, SZ &gt; <a class="el" href="group__sycl__esimd__math.html#ga63a8c9a8d6aa33b7467e1ce1740a26ab">src0</a>, U <a class="el" href="group__sycl__esimd__math.html#gaf51bfab85c59e73b6e89714841780859">src1</a>)</td></tr>
<tr class="memdesc:ga9bd45bcd055900f923208a06031cf2d3"><td class="mdescLeft">&#160;</td><td class="mdescRight">Rotate left operation with a vector and a scalar inputs.  <a href="group__sycl__esimd__bitmanip.html#ga9bd45bcd055900f923208a06031cf2d3">More...</a><br /></td></tr>
<tr class="separator:ga9bd45bcd055900f923208a06031cf2d3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab0d4b9f2b16be24ef5d9fb69939e38f5"><td class="memTemplParams" colspan="2">template&lt;typename T0 , typename T1 , typename T2 &gt; </td></tr>
<tr class="memitem:gab0d4b9f2b16be24ef5d9fb69939e38f5"><td class="memTemplItemLeft" align="right" valign="top">__ESIMD_API std::enable_if_t&lt; __ESIMD_DNS::is_esimd_scalar&lt; T0 &gt;::value &amp;&amp;__ESIMD_DNS::is_esimd_scalar&lt; T1 &gt;::value &amp;&amp;__ESIMD_DNS::is_esimd_scalar&lt; T2 &gt;::value &amp;&amp;sycl::ext::intel::esimd::detail::is_type&lt; T0, int16_t, uint16_t, int32_t, uint32_t, int64_t, uint64_t &gt;) &amp;&amp;sycl::ext::intel::esimd::detail::is_type&lt; T1, int16_t, uint16_t, int32_t, uint32_t, int64_t, uint64_t &gt;) &amp;&amp;sycl::ext::intel::esimd::detail::is_type&lt; T2, int16_t, uint16_t, int32_t, uint32_t, int64_t, uint64_t &gt;), std::remove_const_t&lt; T0 &gt; &gt;&#160;</td><td class="memTemplItemRight" valign="bottom"><a class="el" href="group__sycl__esimd__bitmanip.html#gab0d4b9f2b16be24ef5d9fb69939e38f5">rol</a> (T1 <a class="el" href="group__sycl__esimd__math.html#ga63a8c9a8d6aa33b7467e1ce1740a26ab">src0</a>, T2 <a class="el" href="group__sycl__esimd__math.html#gaf51bfab85c59e73b6e89714841780859">src1</a>)</td></tr>
<tr class="memdesc:gab0d4b9f2b16be24ef5d9fb69939e38f5"><td class="mdescLeft">&#160;</td><td class="mdescRight">Rotate left operation with two scalar inputs.  <a href="group__sycl__esimd__bitmanip.html#gab0d4b9f2b16be24ef5d9fb69939e38f5">More...</a><br /></td></tr>
<tr class="separator:gab0d4b9f2b16be24ef5d9fb69939e38f5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2c803df70f785147fa0be53b6203686b"><td class="memTemplParams" colspan="2">template&lt;typename T0 , typename T1 , int SZ&gt; </td></tr>
<tr class="memitem:ga2c803df70f785147fa0be53b6203686b"><td class="memTemplItemLeft" align="right" valign="top">__ESIMD_API std::enable_if_t&lt; sycl::ext::intel::esimd::detail::is_type&lt; T0, int16_t, uint16_t, int32_t, uint32_t, int64_t, uint64_t &gt;) &amp;&amp;sycl::ext::intel::esimd::detail::is_type&lt; T1, int16_t, uint16_t, int32_t, uint32_t, int64_t, uint64_t &gt;), <a class="el" href="classsycl_1_1__V1_1_1ext_1_1intel_1_1esimd_1_1simd.html">sycl::ext::intel::esimd::simd</a>&lt; T0, SZ &gt; &gt;&#160;</td><td class="memTemplItemRight" valign="bottom"><a class="el" href="group__sycl__esimd__bitmanip.html#ga2c803df70f785147fa0be53b6203686b">ror</a> (<a class="el" href="classsycl_1_1__V1_1_1ext_1_1intel_1_1esimd_1_1simd.html">sycl::ext::intel::esimd::simd</a>&lt; T1, SZ &gt; <a class="el" href="group__sycl__esimd__math.html#ga63a8c9a8d6aa33b7467e1ce1740a26ab">src0</a>, <a class="el" href="classsycl_1_1__V1_1_1ext_1_1intel_1_1esimd_1_1simd.html">sycl::ext::intel::esimd::simd</a>&lt; T1, SZ &gt; <a class="el" href="group__sycl__esimd__math.html#gaf51bfab85c59e73b6e89714841780859">src1</a>)</td></tr>
<tr class="memdesc:ga2c803df70f785147fa0be53b6203686b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Rotate right operation with two vector inputs.  <a href="group__sycl__esimd__bitmanip.html#ga2c803df70f785147fa0be53b6203686b">More...</a><br /></td></tr>
<tr class="separator:ga2c803df70f785147fa0be53b6203686b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7228750657857b467c4d932e485a4a7c"><td class="memTemplParams" colspan="2">template&lt;typename T0 , typename T1 , int SZ, typename U &gt; </td></tr>
<tr class="memitem:ga7228750657857b467c4d932e485a4a7c"><td class="memTemplItemLeft" align="right" valign="top">__ESIMD_API std::enable_if_t&lt; sycl::ext::intel::esimd::detail::is_type&lt; T0, int16_t, uint16_t, int32_t, uint32_t, int64_t, uint64_t &gt;) &amp;&amp;sycl::ext::intel::esimd::detail::is_type&lt; T1, int16_t, uint16_t, int32_t, uint32_t, int64_t, uint64_t &gt;) &amp;&amp;sycl::ext::intel::esimd::detail::is_type&lt; U, int16_t, uint16_t, int32_t, uint32_t, int64_t, uint64_t &gt;), <a class="el" href="classsycl_1_1__V1_1_1ext_1_1intel_1_1esimd_1_1simd.html">sycl::ext::intel::esimd::simd</a>&lt; T0, SZ &gt; &gt;&#160;</td><td class="memTemplItemRight" valign="bottom"><a class="el" href="group__sycl__esimd__bitmanip.html#ga7228750657857b467c4d932e485a4a7c">ror</a> (<a class="el" href="classsycl_1_1__V1_1_1ext_1_1intel_1_1esimd_1_1simd.html">sycl::ext::intel::esimd::simd</a>&lt; T1, SZ &gt; <a class="el" href="group__sycl__esimd__math.html#ga63a8c9a8d6aa33b7467e1ce1740a26ab">src0</a>, U <a class="el" href="group__sycl__esimd__math.html#gaf51bfab85c59e73b6e89714841780859">src1</a>)</td></tr>
<tr class="memdesc:ga7228750657857b467c4d932e485a4a7c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Rotate right operation with a vector and a scalar inputs.  <a href="group__sycl__esimd__bitmanip.html#ga7228750657857b467c4d932e485a4a7c">More...</a><br /></td></tr>
<tr class="separator:ga7228750657857b467c4d932e485a4a7c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2befaede8e051a6b4bd4043250e0d76e"><td class="memTemplParams" colspan="2">template&lt;typename T0 , typename T1 , typename T2 &gt; </td></tr>
<tr class="memitem:ga2befaede8e051a6b4bd4043250e0d76e"><td class="memTemplItemLeft" align="right" valign="top">__ESIMD_API std::enable_if_t&lt; __ESIMD_DNS::is_esimd_scalar&lt; T0 &gt;::value &amp;&amp;__ESIMD_DNS::is_esimd_scalar&lt; T1 &gt;::value &amp;&amp;__ESIMD_DNS::is_esimd_scalar&lt; T2 &gt;::value &amp;&amp;sycl::ext::intel::esimd::detail::is_type&lt; T0, int16_t, uint16_t, int32_t, uint32_t, int64_t, uint64_t &gt;) &amp;&amp;sycl::ext::intel::esimd::detail::is_type&lt; T1, int16_t, uint16_t, int32_t, uint32_t, int64_t, uint64_t &gt;) &amp;&amp;sycl::ext::intel::esimd::detail::is_type&lt; T2, int16_t, uint16_t, int32_t, uint32_t, int64_t, uint64_t &gt;), std::remove_const_t&lt; T0 &gt; &gt;&#160;</td><td class="memTemplItemRight" valign="bottom"><a class="el" href="group__sycl__esimd__bitmanip.html#ga2befaede8e051a6b4bd4043250e0d76e">ror</a> (T1 <a class="el" href="group__sycl__esimd__math.html#ga63a8c9a8d6aa33b7467e1ce1740a26ab">src0</a>, T2 <a class="el" href="group__sycl__esimd__math.html#gaf51bfab85c59e73b6e89714841780859">src1</a>)</td></tr>
<tr class="memdesc:ga2befaede8e051a6b4bd4043250e0d76e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Rotate right operation with two scalar inputs.  <a href="group__sycl__esimd__bitmanip.html#ga2befaede8e051a6b4bd4043250e0d76e">More...</a><br /></td></tr>
<tr class="separator:ga2befaede8e051a6b4bd4043250e0d76e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0f35d15b64a2db257f9682e9596bf69d"><td class="memTemplParams" colspan="2">template&lt;typename T , typename T0 , typename T1 , int N&gt; </td></tr>
<tr class="memitem:ga0f35d15b64a2db257f9682e9596bf69d"><td class="memTemplItemLeft" align="right" valign="top">__ESIMD_API <a class="el" href="classsycl_1_1__V1_1_1ext_1_1intel_1_1esimd_1_1simd.html">sycl::ext::intel::esimd::simd</a>&lt; T, N &gt;&#160;</td><td class="memTemplItemRight" valign="bottom"><a class="el" href="group__sycl__esimd__math.html#ga0f35d15b64a2db257f9682e9596bf69d">imul_impl</a> (<a class="el" href="classsycl_1_1__V1_1_1ext_1_1intel_1_1esimd_1_1simd.html">sycl::ext::intel::esimd::simd</a>&lt; T, N &gt; &amp;rmd, <a class="el" href="classsycl_1_1__V1_1_1ext_1_1intel_1_1esimd_1_1simd.html">sycl::ext::intel::esimd::simd</a>&lt; T0, N &gt; <a class="el" href="group__sycl__esimd__math.html#ga63a8c9a8d6aa33b7467e1ce1740a26ab">src0</a>, <a class="el" href="classsycl_1_1__V1_1_1ext_1_1intel_1_1esimd_1_1simd.html">sycl::ext::intel::esimd::simd</a>&lt; T1, N &gt; <a class="el" href="group__sycl__esimd__math.html#gaf51bfab85c59e73b6e89714841780859">src1</a>)</td></tr>
<tr class="memdesc:ga0f35d15b64a2db257f9682e9596bf69d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Computes the 64-bit result of two 32-bit element vectors <code>src0</code> and <code>src1</code> multiplication.  <a href="group__sycl__esimd__math.html#ga0f35d15b64a2db257f9682e9596bf69d">More...</a><br /></td></tr>
<tr class="separator:ga0f35d15b64a2db257f9682e9596bf69d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaeff2cee2cc71127c776e2253772b4e0b"><td class="memTemplParams" colspan="2">template&lt;typename T , typename T0 , typename T1 , int N&gt; </td></tr>
<tr class="memitem:gaeff2cee2cc71127c776e2253772b4e0b"><td class="memTemplItemLeft" align="right" valign="top">__ESIMD_API <a class="el" href="classsycl_1_1__V1_1_1ext_1_1intel_1_1esimd_1_1simd.html">sycl::ext::intel::esimd::simd</a>&lt; T, N &gt;&#160;</td><td class="memTemplItemRight" valign="bottom"><a class="el" href="group__sycl__esimd__math.html#gaeff2cee2cc71127c776e2253772b4e0b">imul</a> (<a class="el" href="classsycl_1_1__V1_1_1ext_1_1intel_1_1esimd_1_1simd.html">sycl::ext::intel::esimd::simd</a>&lt; T, N &gt; &amp;rmd, <a class="el" href="classsycl_1_1__V1_1_1ext_1_1intel_1_1esimd_1_1simd.html">sycl::ext::intel::esimd::simd</a>&lt; T0, N &gt; <a class="el" href="group__sycl__esimd__math.html#ga63a8c9a8d6aa33b7467e1ce1740a26ab">src0</a>, <a class="el" href="classsycl_1_1__V1_1_1ext_1_1intel_1_1esimd_1_1simd.html">sycl::ext::intel::esimd::simd</a>&lt; T1, N &gt; <a class="el" href="group__sycl__esimd__math.html#gaf51bfab85c59e73b6e89714841780859">src1</a>)</td></tr>
<tr class="memdesc:gaeff2cee2cc71127c776e2253772b4e0b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Computes the 64-bit multiply result of two 32-bit integer vectors <code>src0</code> and <code>src1</code>.  <a href="group__sycl__esimd__math.html#gaeff2cee2cc71127c776e2253772b4e0b">More...</a><br /></td></tr>
<tr class="separator:gaeff2cee2cc71127c776e2253772b4e0b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae42d46743cd7d7eb0a2938803e750c7d"><td class="memTemplParams" colspan="2">template&lt;typename T , typename T0 , typename T1 , int N&gt; </td></tr>
<tr class="memitem:gae42d46743cd7d7eb0a2938803e750c7d"><td class="memTemplItemLeft" align="right" valign="top">__ESIMD_API std::enable_if_t&lt; __ESIMD_DNS::is_dword_type&lt; T1 &gt;::value, <a class="el" href="classsycl_1_1__V1_1_1ext_1_1intel_1_1esimd_1_1simd.html">sycl::ext::intel::esimd::simd</a>&lt; T, N &gt; &gt;&#160;</td><td class="memTemplItemRight" valign="bottom"><a class="el" href="group__sycl__esimd__math.html#gae42d46743cd7d7eb0a2938803e750c7d">imul</a> (<a class="el" href="classsycl_1_1__V1_1_1ext_1_1intel_1_1esimd_1_1simd.html">sycl::ext::intel::esimd::simd</a>&lt; T, N &gt; &amp;rmd, <a class="el" href="classsycl_1_1__V1_1_1ext_1_1intel_1_1esimd_1_1simd.html">sycl::ext::intel::esimd::simd</a>&lt; T0, N &gt; <a class="el" href="group__sycl__esimd__math.html#ga63a8c9a8d6aa33b7467e1ce1740a26ab">src0</a>, T1 <a class="el" href="group__sycl__esimd__math.html#gaf51bfab85c59e73b6e89714841780859">src1</a>)</td></tr>
<tr class="memdesc:gae42d46743cd7d7eb0a2938803e750c7d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Computes the 64-bit multiply result of 32-bit integer vector <code>src0</code> and 32-bit integer scalar <code>src1</code>.  <a href="group__sycl__esimd__math.html#gae42d46743cd7d7eb0a2938803e750c7d">More...</a><br /></td></tr>
<tr class="separator:gae42d46743cd7d7eb0a2938803e750c7d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad5894816d25b48d18103afe9997f6b6c"><td class="memTemplParams" colspan="2">template&lt;typename T , typename T0 , typename T1 , int N&gt; </td></tr>
<tr class="memitem:gad5894816d25b48d18103afe9997f6b6c"><td class="memTemplItemLeft" align="right" valign="top">__ESIMD_API std::enable_if_t&lt; __ESIMD_DNS::is_dword_type&lt; T0 &gt;::value, <a class="el" href="classsycl_1_1__V1_1_1ext_1_1intel_1_1esimd_1_1simd.html">sycl::ext::intel::esimd::simd</a>&lt; T, N &gt; &gt;&#160;</td><td class="memTemplItemRight" valign="bottom"><a class="el" href="group__sycl__esimd__math.html#gad5894816d25b48d18103afe9997f6b6c">imul</a> (<a class="el" href="classsycl_1_1__V1_1_1ext_1_1intel_1_1esimd_1_1simd.html">sycl::ext::intel::esimd::simd</a>&lt; T, N &gt; &amp;rmd, T0 <a class="el" href="group__sycl__esimd__math.html#ga63a8c9a8d6aa33b7467e1ce1740a26ab">src0</a>, <a class="el" href="classsycl_1_1__V1_1_1ext_1_1intel_1_1esimd_1_1simd.html">sycl::ext::intel::esimd::simd</a>&lt; T1, N &gt; <a class="el" href="group__sycl__esimd__math.html#gaf51bfab85c59e73b6e89714841780859">src1</a>)</td></tr>
<tr class="memdesc:gad5894816d25b48d18103afe9997f6b6c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Computes the 64-bit multiply result of a scalar 32-bit integer <code>src0</code> and 32-bit integer vector <code>src1</code>.  <a href="group__sycl__esimd__math.html#gad5894816d25b48d18103afe9997f6b6c">More...</a><br /></td></tr>
<tr class="separator:gad5894816d25b48d18103afe9997f6b6c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga93f5caaecfd89300fb99d159502575f2"><td class="memTemplParams" colspan="2">template&lt;typename T , typename T0 , typename T1 &gt; </td></tr>
<tr class="memitem:ga93f5caaecfd89300fb99d159502575f2"><td class="memTemplItemLeft" align="right" valign="top">__ESIMD_API std::enable_if_t&lt; __ESIMD_DNS::is_dword_type&lt; T &gt;::value &amp;&amp;__ESIMD_DNS::is_dword_type&lt; T0 &gt;::value &amp;&amp;__ESIMD_DNS::is_dword_type&lt; T1 &gt;::value, T &gt;&#160;</td><td class="memTemplItemRight" valign="bottom"><a class="el" href="group__sycl__esimd__math.html#ga93f5caaecfd89300fb99d159502575f2">imul</a> (T &amp;rmd, T0 <a class="el" href="group__sycl__esimd__math.html#ga63a8c9a8d6aa33b7467e1ce1740a26ab">src0</a>, T1 <a class="el" href="group__sycl__esimd__math.html#gaf51bfab85c59e73b6e89714841780859">src1</a>)</td></tr>
<tr class="memdesc:ga93f5caaecfd89300fb99d159502575f2"><td class="mdescLeft">&#160;</td><td class="mdescRight">Computes the 64-bit multiply result of two scalar 32-bit integer values <code>src0</code> and <code>src1</code>.  <a href="group__sycl__esimd__math.html#ga93f5caaecfd89300fb99d159502575f2">More...</a><br /></td></tr>
<tr class="separator:ga93f5caaecfd89300fb99d159502575f2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga552953f7db8c963715e1d58eabf5b756"><td class="memTemplParams" colspan="2">template&lt;int N&gt; </td></tr>
<tr class="memitem:ga552953f7db8c963715e1d58eabf5b756"><td class="memTemplItemLeft" align="right" valign="top">&#160;</td><td class="memTemplItemRight" valign="bottom"><a class="el" href="group__sycl__esimd__math.html#ga552953f7db8c963715e1d58eabf5b756">__SYCL_DEPRECATED</a> (&quot;Please use sycl::ext::intel::esimd::addc(carry, <a class="el" href="group__sycl__esimd__math.html#ga63a8c9a8d6aa33b7467e1ce1740a26ab">src0</a>, <a class="el" href="group__sycl__esimd__math.html#gaf51bfab85c59e73b6e89714841780859">src1</a>);&quot;) __ESIMD_API sycl</td></tr>
<tr class="separator:ga552953f7db8c963715e1d58eabf5b756"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab0558177845d7f84a7183e296f072b8c"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__sycl__esimd__math.html#gab0558177845d7f84a7183e296f072b8c">__SYCL_DEPRECATED</a> (&quot;Please use sycl::ext::intel::esimd::addc(carry, <a class="el" href="group__sycl__esimd__math.html#ga63a8c9a8d6aa33b7467e1ce1740a26ab">src0</a>, <a class="el" href="group__sycl__esimd__math.html#gaf51bfab85c59e73b6e89714841780859">src1</a>);&quot;) __ESIMD_API uint32_t addc(uint32_t &amp;carry</td></tr>
<tr class="separator:gab0558177845d7f84a7183e296f072b8c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga00973936d49c6e59c137d6eb131fc18c"><td class="memTemplParams" colspan="2">template&lt;int N&gt; </td></tr>
<tr class="memitem:ga00973936d49c6e59c137d6eb131fc18c"><td class="memTemplItemLeft" align="right" valign="top">&#160;</td><td class="memTemplItemRight" valign="bottom"><a class="el" href="group__sycl__esimd__math.html#ga00973936d49c6e59c137d6eb131fc18c">__SYCL_DEPRECATED</a> (&quot;Please use sycl::ext::intel::esimd::subb(borrow, <a class="el" href="group__sycl__esimd__math.html#ga63a8c9a8d6aa33b7467e1ce1740a26ab">src0</a>, <a class="el" href="group__sycl__esimd__math.html#gaf51bfab85c59e73b6e89714841780859">src1</a>);&quot;) __ESIMD_API sycl</td></tr>
<tr class="separator:ga00973936d49c6e59c137d6eb131fc18c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga33044751c508bc4bcc9a8522d8526416"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__sycl__esimd__math.html#ga33044751c508bc4bcc9a8522d8526416">__SYCL_DEPRECATED</a> (&quot;Please use sycl::ext::intel::esimd::subb(borrow, <a class="el" href="group__sycl__esimd__math.html#ga63a8c9a8d6aa33b7467e1ce1740a26ab">src0</a>, <a class="el" href="group__sycl__esimd__math.html#gaf51bfab85c59e73b6e89714841780859">src1</a>);&quot;) __ESIMD_API uint32_t subb(uint32_t &amp;borrow</td></tr>
<tr class="separator:ga33044751c508bc4bcc9a8522d8526416"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga84e21334fabdab0ec0abc83b8bf5d6ae"><td class="memTemplParams" colspan="2">template&lt;typename T , int SZ, typename U &gt; </td></tr>
<tr class="memitem:ga84e21334fabdab0ec0abc83b8bf5d6ae"><td class="memTemplItemLeft" align="right" valign="top">__ESIMD_API std::enable_if_t&lt; std::is_integral&lt; T &gt;::value &amp;&amp;std::is_integral&lt; U &gt;::value, <a class="el" href="classsycl_1_1__V1_1_1ext_1_1intel_1_1esimd_1_1simd.html">sycl::ext::intel::esimd::simd</a>&lt; T, SZ &gt; &gt;&#160;</td><td class="memTemplItemRight" valign="bottom"><a class="el" href="group__sycl__esimd__math.html#ga84e21334fabdab0ec0abc83b8bf5d6ae">quot</a> (<a class="el" href="classsycl_1_1__V1_1_1ext_1_1intel_1_1esimd_1_1simd.html">sycl::ext::intel::esimd::simd</a>&lt; T, SZ &gt; <a class="el" href="group__sycl__esimd__math.html#ga63a8c9a8d6aa33b7467e1ce1740a26ab">src0</a>, U <a class="el" href="group__sycl__esimd__math.html#gaf51bfab85c59e73b6e89714841780859">src1</a>)</td></tr>
<tr class="memdesc:ga84e21334fabdab0ec0abc83b8bf5d6ae"><td class="mdescLeft">&#160;</td><td class="mdescRight">Integral quotient (vector version)  <a href="group__sycl__esimd__math.html#ga84e21334fabdab0ec0abc83b8bf5d6ae">More...</a><br /></td></tr>
<tr class="separator:ga84e21334fabdab0ec0abc83b8bf5d6ae"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga796cc2032ce8202a9daece1851af2657"><td class="memTemplParams" colspan="2">template&lt;typename T0 , typename T1 &gt; </td></tr>
<tr class="memitem:ga796cc2032ce8202a9daece1851af2657"><td class="memTemplItemLeft" align="right" valign="top">__ESIMD_API std::enable_if_t&lt; __ESIMD_DNS::is_esimd_scalar&lt; T0 &gt;::value &amp;&amp;__ESIMD_DNS::is_esimd_scalar&lt; T1 &gt;::value &amp;&amp;std::is_integral&lt; T0 &gt;::value &amp;&amp;std::is_integral&lt; T1 &gt;::value, std::remove_const_t&lt; T0 &gt; &gt;&#160;</td><td class="memTemplItemRight" valign="bottom"><a class="el" href="group__sycl__esimd__math.html#ga796cc2032ce8202a9daece1851af2657">quot</a> (T0 <a class="el" href="group__sycl__esimd__math.html#ga63a8c9a8d6aa33b7467e1ce1740a26ab">src0</a>, T1 <a class="el" href="group__sycl__esimd__math.html#gaf51bfab85c59e73b6e89714841780859">src1</a>)</td></tr>
<tr class="memdesc:ga796cc2032ce8202a9daece1851af2657"><td class="mdescLeft">&#160;</td><td class="mdescRight">Integral quotient (scalar version)  <a href="group__sycl__esimd__math.html#ga796cc2032ce8202a9daece1851af2657">More...</a><br /></td></tr>
<tr class="separator:ga796cc2032ce8202a9daece1851af2657"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafb7864daefc4723fcee91ff7cdbf12e6"><td class="memTemplParams" colspan="2">template&lt;typename T , int SZ, typename U &gt; </td></tr>
<tr class="memitem:gafb7864daefc4723fcee91ff7cdbf12e6"><td class="memTemplItemLeft" align="right" valign="top">__ESIMD_API std::enable_if_t&lt; std::is_integral&lt; T &gt;::value &amp;&amp;std::is_integral&lt; U &gt;::value, <a class="el" href="classsycl_1_1__V1_1_1ext_1_1intel_1_1esimd_1_1simd.html">sycl::ext::intel::esimd::simd</a>&lt; T, SZ &gt; &gt;&#160;</td><td class="memTemplItemRight" valign="bottom"><a class="el" href="group__sycl__esimd__math.html#gafb7864daefc4723fcee91ff7cdbf12e6">mod</a> (<a class="el" href="classsycl_1_1__V1_1_1ext_1_1intel_1_1esimd_1_1simd.html">sycl::ext::intel::esimd::simd</a>&lt; T, SZ &gt; <a class="el" href="group__sycl__esimd__math.html#ga63a8c9a8d6aa33b7467e1ce1740a26ab">src0</a>, U <a class="el" href="group__sycl__esimd__math.html#gaf51bfab85c59e73b6e89714841780859">src1</a>)</td></tr>
<tr class="memdesc:gafb7864daefc4723fcee91ff7cdbf12e6"><td class="mdescLeft">&#160;</td><td class="mdescRight">Modulo (vector version)  <a href="group__sycl__esimd__math.html#gafb7864daefc4723fcee91ff7cdbf12e6">More...</a><br /></td></tr>
<tr class="separator:gafb7864daefc4723fcee91ff7cdbf12e6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadc73af89ca1684743d40aea742c3f746"><td class="memTemplParams" colspan="2">template&lt;typename T0 , typename T1 &gt; </td></tr>
<tr class="memitem:gadc73af89ca1684743d40aea742c3f746"><td class="memTemplItemLeft" align="right" valign="top">__ESIMD_API std::enable_if_t&lt; __ESIMD_DNS::is_esimd_scalar&lt; T0 &gt;::value &amp;&amp;__ESIMD_DNS::is_esimd_scalar&lt; T1 &gt;::value &amp;&amp;std::is_integral&lt; T0 &gt;::value &amp;&amp;std::is_integral&lt; T1 &gt;::value, std::remove_const_t&lt; T0 &gt; &gt;&#160;</td><td class="memTemplItemRight" valign="bottom"><a class="el" href="group__sycl__esimd__math.html#gadc73af89ca1684743d40aea742c3f746">mod</a> (T0 <a class="el" href="group__sycl__esimd__math.html#ga63a8c9a8d6aa33b7467e1ce1740a26ab">src0</a>, T1 <a class="el" href="group__sycl__esimd__math.html#gaf51bfab85c59e73b6e89714841780859">src1</a>)</td></tr>
<tr class="memdesc:gadc73af89ca1684743d40aea742c3f746"><td class="mdescLeft">&#160;</td><td class="mdescRight">Modulo (scalar version)  <a href="group__sycl__esimd__math.html#gadc73af89ca1684743d40aea742c3f746">More...</a><br /></td></tr>
<tr class="separator:gadc73af89ca1684743d40aea742c3f746"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga55c39770e30aa9cfe07e1f367ffc107d"><td class="memTemplParams" colspan="2">template&lt;typename T , int SZ, typename U &gt; </td></tr>
<tr class="memitem:ga55c39770e30aa9cfe07e1f367ffc107d"><td class="memTemplItemLeft" align="right" valign="top">__ESIMD_API std::enable_if_t&lt; std::is_integral&lt; T &gt;::value &amp;&amp;std::is_integral&lt; U &gt;::value, <a class="el" href="classsycl_1_1__V1_1_1ext_1_1intel_1_1esimd_1_1simd.html">sycl::ext::intel::esimd::simd</a>&lt; T, SZ &gt; &gt;&#160;</td><td class="memTemplItemRight" valign="bottom"><a class="el" href="group__sycl__esimd__math.html#ga55c39770e30aa9cfe07e1f367ffc107d">div</a> (<a class="el" href="classsycl_1_1__V1_1_1ext_1_1intel_1_1esimd_1_1simd.html">sycl::ext::intel::esimd::simd</a>&lt; T, SZ &gt; &amp;remainder, <a class="el" href="classsycl_1_1__V1_1_1ext_1_1intel_1_1esimd_1_1simd.html">sycl::ext::intel::esimd::simd</a>&lt; T, SZ &gt; <a class="el" href="group__sycl__esimd__math.html#ga63a8c9a8d6aa33b7467e1ce1740a26ab">src0</a>, U <a class="el" href="group__sycl__esimd__math.html#gaf51bfab85c59e73b6e89714841780859">src1</a>)</td></tr>
<tr class="memdesc:ga55c39770e30aa9cfe07e1f367ffc107d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Integral division with a vector dividend and a scalar divisor.  <a href="group__sycl__esimd__math.html#ga55c39770e30aa9cfe07e1f367ffc107d">More...</a><br /></td></tr>
<tr class="separator:ga55c39770e30aa9cfe07e1f367ffc107d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafc498168220a7e8773ee2ae58a4f47f3"><td class="memTemplParams" colspan="2">template&lt;typename T , int SZ, typename U &gt; </td></tr>
<tr class="memitem:gafc498168220a7e8773ee2ae58a4f47f3"><td class="memTemplItemLeft" align="right" valign="top">__ESIMD_API std::enable_if_t&lt; std::is_integral&lt; T &gt;::value &amp;&amp;std::is_integral&lt; U &gt;::value &amp;&amp;__ESIMD_DNS::is_esimd_scalar&lt; U &gt;::value, <a class="el" href="classsycl_1_1__V1_1_1ext_1_1intel_1_1esimd_1_1simd.html">sycl::ext::intel::esimd::simd</a>&lt; T, SZ &gt; &gt;&#160;</td><td class="memTemplItemRight" valign="bottom"><a class="el" href="group__sycl__esimd__math.html#gafc498168220a7e8773ee2ae58a4f47f3">div</a> (<a class="el" href="classsycl_1_1__V1_1_1ext_1_1intel_1_1esimd_1_1simd.html">sycl::ext::intel::esimd::simd</a>&lt; T, SZ &gt; &amp;remainder, U <a class="el" href="group__sycl__esimd__math.html#ga63a8c9a8d6aa33b7467e1ce1740a26ab">src0</a>, <a class="el" href="classsycl_1_1__V1_1_1ext_1_1intel_1_1esimd_1_1simd.html">sycl::ext::intel::esimd::simd</a>&lt; T, SZ &gt; <a class="el" href="group__sycl__esimd__math.html#gaf51bfab85c59e73b6e89714841780859">src1</a>)</td></tr>
<tr class="memdesc:gafc498168220a7e8773ee2ae58a4f47f3"><td class="mdescLeft">&#160;</td><td class="mdescRight">Integral division with a scalar dividend and a vector divisor.  <a href="group__sycl__esimd__math.html#gafc498168220a7e8773ee2ae58a4f47f3">More...</a><br /></td></tr>
<tr class="separator:gafc498168220a7e8773ee2ae58a4f47f3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga716f9ff599db66e0cbf14e427693d794"><td class="memTemplParams" colspan="2">template&lt;typename RT , typename T0 , typename T1 &gt; </td></tr>
<tr class="memitem:ga716f9ff599db66e0cbf14e427693d794"><td class="memTemplItemLeft" align="right" valign="top">__ESIMD_API std::enable_if_t&lt; __ESIMD_DNS::is_esimd_scalar&lt; RT &gt;::value &amp;&amp;__ESIMD_DNS::is_esimd_scalar&lt; T0 &gt;::value &amp;&amp;__ESIMD_DNS::is_esimd_scalar&lt; T1 &gt;::value, std::remove_const_t&lt; RT &gt; &gt;&#160;</td><td class="memTemplItemRight" valign="bottom"><a class="el" href="group__sycl__esimd__math.html#ga716f9ff599db66e0cbf14e427693d794">div</a> (<a class="el" href="classsycl_1_1__V1_1_1ext_1_1intel_1_1esimd_1_1simd.html">sycl::ext::intel::esimd::simd</a>&lt; std::remove_const_t&lt; RT &gt;, 1 &gt; &amp;remainder, T0 <a class="el" href="group__sycl__esimd__math.html#ga63a8c9a8d6aa33b7467e1ce1740a26ab">src0</a>, T1 <a class="el" href="group__sycl__esimd__math.html#gaf51bfab85c59e73b6e89714841780859">src1</a>)</td></tr>
<tr class="memdesc:ga716f9ff599db66e0cbf14e427693d794"><td class="mdescLeft">&#160;</td><td class="mdescRight">Integral division (scalar version).  <a href="group__sycl__esimd__math.html#ga716f9ff599db66e0cbf14e427693d794">More...</a><br /></td></tr>
<tr class="separator:ga716f9ff599db66e0cbf14e427693d794"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadf100b37a310b5bb29228d42b54a029a"><td class="memTemplParams" colspan="2">template&lt;typename T0 , typename T1 , int SZ, typename U , class Sat  = sycl::ext::intel::esimd::saturation_off_tag&gt; </td></tr>
<tr class="memitem:gadf100b37a310b5bb29228d42b54a029a"><td class="memTemplItemLeft" align="right" valign="top">__ESIMD_API std::enable_if_t&lt; __ESIMD_DNS::is_fp_or_dword_type&lt; T1 &gt;::value &amp;&amp;std::is_floating_point&lt; T1 &gt;::value &amp;&amp;__ESIMD_DNS::is_fp_or_dword_type&lt; U &gt;::value &amp;&amp;std::is_floating_point&lt; U &gt;::value, <a class="el" href="classsycl_1_1__V1_1_1ext_1_1intel_1_1esimd_1_1simd.html">sycl::ext::intel::esimd::simd</a>&lt; T0, SZ &gt; &gt;&#160;</td><td class="memTemplItemRight" valign="bottom"><a class="el" href="group__sycl__esimd__math.html#gadf100b37a310b5bb29228d42b54a029a">dp2</a> (<a class="el" href="classsycl_1_1__V1_1_1ext_1_1intel_1_1esimd_1_1simd.html">sycl::ext::intel::esimd::simd</a>&lt; T1, SZ &gt; <a class="el" href="group__sycl__esimd__math.html#ga63a8c9a8d6aa33b7467e1ce1740a26ab">src0</a>, U <a class="el" href="group__sycl__esimd__math.html#gaf51bfab85c59e73b6e89714841780859">src1</a>, Sat sat={})</td></tr>
<tr class="memdesc:gadf100b37a310b5bb29228d42b54a029a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Dot product on groups of 4 elements.  <a href="group__sycl__esimd__math.html#gadf100b37a310b5bb29228d42b54a029a">More...</a><br /></td></tr>
<tr class="separator:gadf100b37a310b5bb29228d42b54a029a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2f93ebd576ebcfc7fb130bae3a51d274"><td class="memTemplParams" colspan="2">template&lt;typename T0 , typename T1 , int SZ, typename U , class Sat  = sycl::ext::intel::esimd::saturation_off_tag&gt; </td></tr>
<tr class="memitem:ga2f93ebd576ebcfc7fb130bae3a51d274"><td class="memTemplItemLeft" align="right" valign="top">__ESIMD_API std::enable_if_t&lt; __ESIMD_DNS::is_fp_or_dword_type&lt; T1 &gt;::value &amp;&amp;std::is_floating_point&lt; T1 &gt;::value &amp;&amp;__ESIMD_DNS::is_fp_or_dword_type&lt; U &gt;::value &amp;&amp;std::is_floating_point&lt; U &gt;::value, <a class="el" href="classsycl_1_1__V1_1_1ext_1_1intel_1_1esimd_1_1simd.html">sycl::ext::intel::esimd::simd</a>&lt; T0, SZ &gt; &gt;&#160;</td><td class="memTemplItemRight" valign="bottom"><a class="el" href="group__sycl__esimd__math.html#ga2f93ebd576ebcfc7fb130bae3a51d274">dp3</a> (<a class="el" href="classsycl_1_1__V1_1_1ext_1_1intel_1_1esimd_1_1simd.html">sycl::ext::intel::esimd::simd</a>&lt; T1, SZ &gt; <a class="el" href="group__sycl__esimd__math.html#ga63a8c9a8d6aa33b7467e1ce1740a26ab">src0</a>, U <a class="el" href="group__sycl__esimd__math.html#gaf51bfab85c59e73b6e89714841780859">src1</a>, Sat sat={})</td></tr>
<tr class="memdesc:ga2f93ebd576ebcfc7fb130bae3a51d274"><td class="mdescLeft">&#160;</td><td class="mdescRight">Dot product on groups of 4 elements.  <a href="group__sycl__esimd__math.html#ga2f93ebd576ebcfc7fb130bae3a51d274">More...</a><br /></td></tr>
<tr class="separator:ga2f93ebd576ebcfc7fb130bae3a51d274"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0f99d35445ff3d64c203f4a01214ab6b"><td class="memTemplParams" colspan="2">template&lt;typename T0 , typename T1 , int SZ, typename U , class Sat  = sycl::ext::intel::esimd::saturation_off_tag&gt; </td></tr>
<tr class="memitem:ga0f99d35445ff3d64c203f4a01214ab6b"><td class="memTemplItemLeft" align="right" valign="top">__ESIMD_API std::enable_if_t&lt; __ESIMD_DNS::is_fp_or_dword_type&lt; T1 &gt;::value &amp;&amp;std::is_floating_point&lt; T1 &gt;::value &amp;&amp;__ESIMD_DNS::is_fp_or_dword_type&lt; U &gt;::value &amp;&amp;std::is_floating_point&lt; U &gt;::value, <a class="el" href="classsycl_1_1__V1_1_1ext_1_1intel_1_1esimd_1_1simd.html">sycl::ext::intel::esimd::simd</a>&lt; T0, SZ &gt; &gt;&#160;</td><td class="memTemplItemRight" valign="bottom"><a class="el" href="group__sycl__esimd__math.html#ga0f99d35445ff3d64c203f4a01214ab6b">dp4</a> (<a class="el" href="classsycl_1_1__V1_1_1ext_1_1intel_1_1esimd_1_1simd.html">sycl::ext::intel::esimd::simd</a>&lt; T1, SZ &gt; <a class="el" href="group__sycl__esimd__math.html#ga63a8c9a8d6aa33b7467e1ce1740a26ab">src0</a>, U <a class="el" href="group__sycl__esimd__math.html#gaf51bfab85c59e73b6e89714841780859">src1</a>, Sat sat={})</td></tr>
<tr class="memdesc:ga0f99d35445ff3d64c203f4a01214ab6b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Dot product on groups of 4 elements.  <a href="group__sycl__esimd__math.html#ga0f99d35445ff3d64c203f4a01214ab6b">More...</a><br /></td></tr>
<tr class="separator:ga0f99d35445ff3d64c203f4a01214ab6b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabe68f7cae2aacded627dc3bea8ec86b6"><td class="memTemplParams" colspan="2">template&lt;typename T , typename U , int SZ, class Sat  = sycl::ext::intel::esimd::saturation_off_tag&gt; </td></tr>
<tr class="memitem:gabe68f7cae2aacded627dc3bea8ec86b6"><td class="memTemplItemLeft" align="right" valign="top">__ESIMD_API std::enable_if_t&lt; __ESIMD_DNS::is_fp_or_dword_type&lt; T &gt;::value &amp;&amp;std::is_floating_point&lt; T &gt;::value &amp;&amp;__ESIMD_DNS::is_fp_or_dword_type&lt; U &gt;::value &amp;&amp;std::is_floating_point&lt; U &gt;::value, <a class="el" href="classsycl_1_1__V1_1_1ext_1_1intel_1_1esimd_1_1simd.html">sycl::ext::intel::esimd::simd</a>&lt; T, SZ &gt; &gt;&#160;</td><td class="memTemplItemRight" valign="bottom"><a class="el" href="group__sycl__esimd__math.html#gabe68f7cae2aacded627dc3bea8ec86b6">dph</a> (<a class="el" href="classsycl_1_1__V1_1_1ext_1_1intel_1_1esimd_1_1simd.html">sycl::ext::intel::esimd::simd</a>&lt; T, SZ &gt; <a class="el" href="group__sycl__esimd__math.html#ga63a8c9a8d6aa33b7467e1ce1740a26ab">src0</a>, U <a class="el" href="group__sycl__esimd__math.html#gaf51bfab85c59e73b6e89714841780859">src1</a>, Sat sat={})</td></tr>
<tr class="memdesc:gabe68f7cae2aacded627dc3bea8ec86b6"><td class="mdescLeft">&#160;</td><td class="mdescRight">Dot product on groups of 4 elements.  <a href="group__sycl__esimd__math.html#gabe68f7cae2aacded627dc3bea8ec86b6">More...</a><br /></td></tr>
<tr class="separator:gabe68f7cae2aacded627dc3bea8ec86b6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf4dcfdc1145618c14daabd30e4eff0b0"><td class="memTemplParams" colspan="2">template&lt;typename T , int SZ, class Sat  = sycl::ext::intel::esimd::saturation_off_tag&gt; </td></tr>
<tr class="memitem:gaf4dcfdc1145618c14daabd30e4eff0b0"><td class="memTemplItemLeft" align="right" valign="top">__ESIMD_API std::enable_if_t&lt; __ESIMD_DNS::is_fp_or_dword_type&lt; T &gt;::value &amp;&amp;std::is_floating_point&lt; T &gt;::value, <a class="el" href="classsycl_1_1__V1_1_1ext_1_1intel_1_1esimd_1_1simd.html">sycl::ext::intel::esimd::simd</a>&lt; T, SZ &gt; &gt;&#160;</td><td class="memTemplItemRight" valign="bottom"><a class="el" href="group__sycl__esimd__math.html#gaf4dcfdc1145618c14daabd30e4eff0b0">line</a> (<a class="el" href="classsycl_1_1__V1_1_1ext_1_1intel_1_1esimd_1_1simd.html">sycl::ext::intel::esimd::simd</a>&lt; T, 4 &gt; <a class="el" href="group__sycl__esimd__math.html#ga63a8c9a8d6aa33b7467e1ce1740a26ab">src0</a>, <a class="el" href="classsycl_1_1__V1_1_1ext_1_1intel_1_1esimd_1_1simd.html">sycl::ext::intel::esimd::simd</a>&lt; T, SZ &gt; <a class="el" href="group__sycl__esimd__math.html#gaf51bfab85c59e73b6e89714841780859">src1</a>, Sat sat={})</td></tr>
<tr class="memdesc:gaf4dcfdc1145618c14daabd30e4eff0b0"><td class="mdescLeft">&#160;</td><td class="mdescRight">Linear equation.  <a href="group__sycl__esimd__math.html#gaf4dcfdc1145618c14daabd30e4eff0b0">More...</a><br /></td></tr>
<tr class="separator:gaf4dcfdc1145618c14daabd30e4eff0b0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7d2aab2382a2c92041c8432731af5a6d"><td class="memTemplParams" colspan="2">template&lt;typename T , int SZ, class Sat  = sycl::ext::intel::esimd::saturation_off_tag&gt; </td></tr>
<tr class="memitem:ga7d2aab2382a2c92041c8432731af5a6d"><td class="memTemplItemLeft" align="right" valign="top">__ESIMD_API std::enable_if_t&lt; __ESIMD_DNS::is_fp_or_dword_type&lt; T &gt;::value &amp;&amp;std::is_floating_point&lt; T &gt;::value, <a class="el" href="classsycl_1_1__V1_1_1ext_1_1intel_1_1esimd_1_1simd.html">sycl::ext::intel::esimd::simd</a>&lt; T, SZ &gt; &gt;&#160;</td><td class="memTemplItemRight" valign="bottom"><a class="el" href="group__sycl__esimd__math.html#ga7d2aab2382a2c92041c8432731af5a6d">line</a> (float P, float Q, <a class="el" href="classsycl_1_1__V1_1_1ext_1_1intel_1_1esimd_1_1simd.html">sycl::ext::intel::esimd::simd</a>&lt; T, SZ &gt; <a class="el" href="group__sycl__esimd__math.html#gaf51bfab85c59e73b6e89714841780859">src1</a>, Sat sat={})</td></tr>
<tr class="memdesc:ga7d2aab2382a2c92041c8432731af5a6d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Linear equation.  <a href="group__sycl__esimd__math.html#ga7d2aab2382a2c92041c8432731af5a6d">More...</a><br /></td></tr>
<tr class="separator:ga7d2aab2382a2c92041c8432731af5a6d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac542d87c5bf767eff6026c04e7270911"><td class="memTemplParams" colspan="2">template&lt;typename T , int SZ&gt; </td></tr>
<tr class="memitem:gac542d87c5bf767eff6026c04e7270911"><td class="memTemplItemLeft" align="right" valign="top">__ESIMD_API <a class="el" href="classsycl_1_1__V1_1_1ext_1_1intel_1_1esimd_1_1simd.html">sycl::ext::intel::esimd::simd</a>&lt; T, SZ &gt;&#160;</td><td class="memTemplItemRight" valign="bottom"><a class="el" href="group__sycl__esimd__math.html#gac542d87c5bf767eff6026c04e7270911">frc</a> (<a class="el" href="classsycl_1_1__V1_1_1ext_1_1intel_1_1esimd_1_1simd.html">sycl::ext::intel::esimd::simd</a>&lt; T, SZ &gt; <a class="el" href="group__sycl__esimd__math.html#ga63a8c9a8d6aa33b7467e1ce1740a26ab">src0</a>)</td></tr>
<tr class="memdesc:gac542d87c5bf767eff6026c04e7270911"><td class="mdescLeft">&#160;</td><td class="mdescRight">Performs component-wise truncate-to-minus-infinity fraction operation of <code>src0</code>.  <a href="group__sycl__esimd__math.html#gac542d87c5bf767eff6026c04e7270911">More...</a><br /></td></tr>
<tr class="separator:gac542d87c5bf767eff6026c04e7270911"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0360ded8f0e77ac5da60fc68c13c0d92"><td class="memTemplParams" colspan="2">template&lt;typename T &gt; </td></tr>
<tr class="memitem:ga0360ded8f0e77ac5da60fc68c13c0d92"><td class="memTemplItemLeft" align="right" valign="top">__ESIMD_API T&#160;</td><td class="memTemplItemRight" valign="bottom"><a class="el" href="group__sycl__esimd__math.html#ga0360ded8f0e77ac5da60fc68c13c0d92">frc</a> (T <a class="el" href="group__sycl__esimd__math.html#ga63a8c9a8d6aa33b7467e1ce1740a26ab">src0</a>)</td></tr>
<tr class="memdesc:ga0360ded8f0e77ac5da60fc68c13c0d92"><td class="mdescLeft">&#160;</td><td class="mdescRight">Performs truncate-to-minus-infinity fraction operation of <code>src0</code>.  <a href="group__sycl__esimd__math.html#ga0360ded8f0e77ac5da60fc68c13c0d92">More...</a><br /></td></tr>
<tr class="separator:ga0360ded8f0e77ac5da60fc68c13c0d92"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga47c5a28e1859f3487deec63f35ec0644"><td class="memTemplParams" colspan="2">template&lt;typename RT , typename T0 , int SZ, class Sat  = sycl::ext::intel::esimd::saturation_off_tag&gt; </td></tr>
<tr class="memitem:ga47c5a28e1859f3487deec63f35ec0644"><td class="memTemplItemLeft" align="right" valign="top">__ESIMD_API <a class="el" href="classsycl_1_1__V1_1_1ext_1_1intel_1_1esimd_1_1simd.html">sycl::ext::intel::esimd::simd</a>&lt; RT, SZ &gt;&#160;</td><td class="memTemplItemRight" valign="bottom"><a class="el" href="group__sycl__esimd__math.html#ga47c5a28e1859f3487deec63f35ec0644">lzd</a> (<a class="el" href="classsycl_1_1__V1_1_1ext_1_1intel_1_1esimd_1_1simd.html">sycl::ext::intel::esimd::simd</a>&lt; T0, SZ &gt; <a class="el" href="group__sycl__esimd__math.html#ga63a8c9a8d6aa33b7467e1ce1740a26ab">src0</a>, Sat sat={})</td></tr>
<tr class="separator:ga47c5a28e1859f3487deec63f35ec0644"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga21aab2940690ba056d96e8f4dc99e944"><td class="memTemplParams" colspan="2">template&lt;typename RT , typename T0 , class Sat  = sycl::ext::intel::esimd::saturation_off_tag&gt; </td></tr>
<tr class="memitem:ga21aab2940690ba056d96e8f4dc99e944"><td class="memTemplItemLeft" align="right" valign="top">__ESIMD_API std::enable_if_t&lt; __ESIMD_DNS::is_esimd_scalar&lt; RT &gt;::value &amp;&amp;__ESIMD_DNS::is_esimd_scalar&lt; T0 &gt;::value, std::remove_const_t&lt; RT &gt; &gt;&#160;</td><td class="memTemplItemRight" valign="bottom"><a class="el" href="group__sycl__esimd__math.html#ga21aab2940690ba056d96e8f4dc99e944">lzd</a> (T0 <a class="el" href="group__sycl__esimd__math.html#ga63a8c9a8d6aa33b7467e1ce1740a26ab">src0</a>, Sat sat={})</td></tr>
<tr class="separator:ga21aab2940690ba056d96e8f4dc99e944"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabeac5615ceff52b2027ac7ac8f7e29d3"><td class="memTemplParams" colspan="2">template&lt;typename T , int SZ, typename U , typename V , class Sat  = sycl::ext::intel::esimd::saturation_off_tag&gt; </td></tr>
<tr class="memitem:gabeac5615ceff52b2027ac7ac8f7e29d3"><td class="memTemplItemLeft" align="right" valign="top">__ESIMD_API std::enable_if_t&lt; __ESIMD_DNS::is_fp_or_dword_type&lt; T &gt;::value &amp;&amp;std::is_floating_point&lt; T &gt;::value &amp;&amp;__ESIMD_DNS::is_fp_or_dword_type&lt; U &gt;::value &amp;&amp;std::is_floating_point&lt; U &gt;::value, <a class="el" href="classsycl_1_1__V1_1_1ext_1_1intel_1_1esimd_1_1simd.html">sycl::ext::intel::esimd::simd</a>&lt; T, SZ &gt; &gt;&#160;</td><td class="memTemplItemRight" valign="bottom"><a class="el" href="group__sycl__esimd__math.html#gabeac5615ceff52b2027ac7ac8f7e29d3">lrp</a> (<a class="el" href="classsycl_1_1__V1_1_1ext_1_1intel_1_1esimd_1_1simd.html">sycl::ext::intel::esimd::simd</a>&lt; T, SZ &gt; <a class="el" href="group__sycl__esimd__math.html#ga63a8c9a8d6aa33b7467e1ce1740a26ab">src0</a>, U <a class="el" href="group__sycl__esimd__math.html#gaf51bfab85c59e73b6e89714841780859">src1</a>, V src2, Sat sat={})</td></tr>
<tr class="separator:gabeac5615ceff52b2027ac7ac8f7e29d3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab51b5cb302f9ead8629405f69d5ccd57"><td class="memTemplParams" colspan="2">template&lt;typename T0 , typename T1 , int SZ&gt; </td></tr>
<tr class="memitem:gab51b5cb302f9ead8629405f69d5ccd57"><td class="memTemplItemLeft" align="right" valign="top">__ESIMD_API <a class="el" href="classsycl_1_1__V1_1_1ext_1_1intel_1_1esimd_1_1simd.html">sycl::ext::intel::esimd::simd</a>&lt; T0, SZ &gt;&#160;</td><td class="memTemplItemRight" valign="bottom"><a class="el" href="group__sycl__esimd__bitmanip.html#gab51b5cb302f9ead8629405f69d5ccd57">bf_reverse</a> (<a class="el" href="classsycl_1_1__V1_1_1ext_1_1intel_1_1esimd_1_1simd.html">sycl::ext::intel::esimd::simd</a>&lt; T1, SZ &gt; <a class="el" href="group__sycl__esimd__math.html#ga63a8c9a8d6aa33b7467e1ce1740a26ab">src0</a>)</td></tr>
<tr class="memdesc:gab51b5cb302f9ead8629405f69d5ccd57"><td class="mdescLeft">&#160;</td><td class="mdescRight">bf_reverse  <a href="group__sycl__esimd__bitmanip.html#gab51b5cb302f9ead8629405f69d5ccd57">More...</a><br /></td></tr>
<tr class="separator:gab51b5cb302f9ead8629405f69d5ccd57"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac3f90abd29254118d3c405a034bfda8f"><td class="memTemplParams" colspan="2">template&lt;typename T0 , typename T1 &gt; </td></tr>
<tr class="memitem:gac3f90abd29254118d3c405a034bfda8f"><td class="memTemplItemLeft" align="right" valign="top">__ESIMD_API std::enable_if_t&lt; __ESIMD_DNS::is_esimd_scalar&lt; T0 &gt;::value &amp;&amp;__ESIMD_DNS::is_esimd_scalar&lt; T1 &gt;::value, std::remove_const_t&lt; T0 &gt; &gt;&#160;</td><td class="memTemplItemRight" valign="bottom"><a class="el" href="group__sycl__esimd__bitmanip.html#gac3f90abd29254118d3c405a034bfda8f">bf_reverse</a> (T1 <a class="el" href="group__sycl__esimd__math.html#ga63a8c9a8d6aa33b7467e1ce1740a26ab">src0</a>)</td></tr>
<tr class="memdesc:gac3f90abd29254118d3c405a034bfda8f"><td class="mdescLeft">&#160;</td><td class="mdescRight">bf_reverse  <a href="group__sycl__esimd__bitmanip.html#gac3f90abd29254118d3c405a034bfda8f">More...</a><br /></td></tr>
<tr class="separator:gac3f90abd29254118d3c405a034bfda8f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7e625f312708538373294fd82873a398"><td class="memTemplParams" colspan="2">template&lt;typename T0 , typename T1 , int SZ, typename U , typename V , typename W &gt; </td></tr>
<tr class="memitem:ga7e625f312708538373294fd82873a398"><td class="memTemplItemLeft" align="right" valign="top">__ESIMD_API std::enable_if_t&lt; std::is_integral&lt; T1 &gt;::value, <a class="el" href="classsycl_1_1__V1_1_1ext_1_1intel_1_1esimd_1_1simd.html">sycl::ext::intel::esimd::simd</a>&lt; T0, SZ &gt; &gt;&#160;</td><td class="memTemplItemRight" valign="bottom"><a class="el" href="group__sycl__esimd__bitmanip.html#ga7e625f312708538373294fd82873a398">bf_insert</a> (U <a class="el" href="group__sycl__esimd__math.html#ga63a8c9a8d6aa33b7467e1ce1740a26ab">src0</a>, V <a class="el" href="group__sycl__esimd__math.html#gaf51bfab85c59e73b6e89714841780859">src1</a>, W src2, <a class="el" href="classsycl_1_1__V1_1_1ext_1_1intel_1_1esimd_1_1simd.html">sycl::ext::intel::esimd::simd</a>&lt; T1, SZ &gt; src3)</td></tr>
<tr class="memdesc:ga7e625f312708538373294fd82873a398"><td class="mdescLeft">&#160;</td><td class="mdescRight">bf_insert  <a href="group__sycl__esimd__bitmanip.html#ga7e625f312708538373294fd82873a398">More...</a><br /></td></tr>
<tr class="separator:ga7e625f312708538373294fd82873a398"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacd8f77257d00adb76cc2f6c2b88fd58e"><td class="memTemplParams" colspan="2">template&lt;typename T0 , typename T1 , typename T2 , typename T3 , typename T4 &gt; </td></tr>
<tr class="memitem:gacd8f77257d00adb76cc2f6c2b88fd58e"><td class="memTemplItemLeft" align="right" valign="top">__ESIMD_API std::enable_if_t&lt; __ESIMD_DNS::is_esimd_scalar&lt; T0 &gt;::value &amp;&amp;__ESIMD_DNS::is_esimd_scalar&lt; T4 &gt;::value, std::remove_const_t&lt; T0 &gt; &gt;&#160;</td><td class="memTemplItemRight" valign="bottom"><a class="el" href="group__sycl__esimd__bitmanip.html#gacd8f77257d00adb76cc2f6c2b88fd58e">bf_insert</a> (T1 <a class="el" href="group__sycl__esimd__math.html#ga63a8c9a8d6aa33b7467e1ce1740a26ab">src0</a>, T2 <a class="el" href="group__sycl__esimd__math.html#gaf51bfab85c59e73b6e89714841780859">src1</a>, T3 src2, T4 src3)</td></tr>
<tr class="memdesc:gacd8f77257d00adb76cc2f6c2b88fd58e"><td class="mdescLeft">&#160;</td><td class="mdescRight">bf_insert  <a href="group__sycl__esimd__bitmanip.html#gacd8f77257d00adb76cc2f6c2b88fd58e">More...</a><br /></td></tr>
<tr class="separator:gacd8f77257d00adb76cc2f6c2b88fd58e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga93bdb6db767953f18f0a420f9a50fdee"><td class="memTemplParams" colspan="2">template&lt;typename T0 , typename T1 , int SZ, typename U , typename V &gt; </td></tr>
<tr class="memitem:ga93bdb6db767953f18f0a420f9a50fdee"><td class="memTemplItemLeft" align="right" valign="top">__ESIMD_API std::enable_if_t&lt; std::is_integral&lt; T1 &gt;::value, <a class="el" href="classsycl_1_1__V1_1_1ext_1_1intel_1_1esimd_1_1simd.html">sycl::ext::intel::esimd::simd</a>&lt; T0, SZ &gt; &gt;&#160;</td><td class="memTemplItemRight" valign="bottom"><a class="el" href="group__sycl__esimd__bitmanip.html#ga93bdb6db767953f18f0a420f9a50fdee">bf_extract</a> (U <a class="el" href="group__sycl__esimd__math.html#ga63a8c9a8d6aa33b7467e1ce1740a26ab">src0</a>, V <a class="el" href="group__sycl__esimd__math.html#gaf51bfab85c59e73b6e89714841780859">src1</a>, <a class="el" href="classsycl_1_1__V1_1_1ext_1_1intel_1_1esimd_1_1simd.html">sycl::ext::intel::esimd::simd</a>&lt; T1, SZ &gt; src2)</td></tr>
<tr class="memdesc:ga93bdb6db767953f18f0a420f9a50fdee"><td class="mdescLeft">&#160;</td><td class="mdescRight">bf_extract  <a href="group__sycl__esimd__bitmanip.html#ga93bdb6db767953f18f0a420f9a50fdee">More...</a><br /></td></tr>
<tr class="separator:ga93bdb6db767953f18f0a420f9a50fdee"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa0d5842685c06f7edb46ab92f1bddf34"><td class="memTemplParams" colspan="2">template&lt;typename T0 , typename T1 , typename T2 , typename T3 &gt; </td></tr>
<tr class="memitem:gaa0d5842685c06f7edb46ab92f1bddf34"><td class="memTemplItemLeft" align="right" valign="top">__ESIMD_API std::enable_if_t&lt; __ESIMD_DNS::is_esimd_scalar&lt; T0 &gt;::value &amp;&amp;__ESIMD_DNS::is_esimd_scalar&lt; T3 &gt;::value, std::remove_const_t&lt; T0 &gt; &gt;&#160;</td><td class="memTemplItemRight" valign="bottom"><a class="el" href="group__sycl__esimd__bitmanip.html#gaa0d5842685c06f7edb46ab92f1bddf34">bf_extract</a> (T1 <a class="el" href="group__sycl__esimd__math.html#ga63a8c9a8d6aa33b7467e1ce1740a26ab">src0</a>, T2 <a class="el" href="group__sycl__esimd__math.html#gaf51bfab85c59e73b6e89714841780859">src1</a>, T3 src2)</td></tr>
<tr class="memdesc:gaa0d5842685c06f7edb46ab92f1bddf34"><td class="mdescLeft">&#160;</td><td class="mdescRight">bf_extract  <a href="group__sycl__esimd__bitmanip.html#gaa0d5842685c06f7edb46ab92f1bddf34">More...</a><br /></td></tr>
<tr class="separator:gaa0d5842685c06f7edb46ab92f1bddf34"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga56283c3518f67f32c532ec8ad23b4a2e"><td class="memTemplParams" colspan="2">template&lt;int SZ, typename U , class Sat  = sycl::ext::intel::esimd::saturation_off_tag&gt; </td></tr>
<tr class="memitem:ga56283c3518f67f32c532ec8ad23b4a2e"><td class="memTemplItemLeft" align="right" valign="top">__ESIMD_API <a class="el" href="classsycl_1_1__V1_1_1ext_1_1intel_1_1esimd_1_1simd.html">sycl::ext::intel::esimd::simd</a>&lt; float, SZ &gt;&#160;</td><td class="memTemplItemRight" valign="bottom"><a class="el" href="group__sycl__esimd__math.html#ga56283c3518f67f32c532ec8ad23b4a2e">sincos</a> (<a class="el" href="classsycl_1_1__V1_1_1ext_1_1intel_1_1esimd_1_1simd.html">sycl::ext::intel::esimd::simd</a>&lt; float, SZ &gt; &amp;dstcos, U <a class="el" href="group__sycl__esimd__math.html#ga63a8c9a8d6aa33b7467e1ce1740a26ab">src0</a>, Sat sat={})</td></tr>
<tr class="separator:ga56283c3518f67f32c532ec8ad23b4a2e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5fe7e1270c3ff13e1a7c5082c8ce10a1"><td class="memTemplParams" colspan="2">template&lt;typename T , int SZ&gt; </td></tr>
<tr class="memitem:ga5fe7e1270c3ff13e1a7c5082c8ce10a1"><td class="memTemplItemLeft" align="right" valign="top">ESIMD_DETAIL __ESIMD_API <a class="el" href="classsycl_1_1__V1_1_1ext_1_1intel_1_1esimd_1_1simd.html">sycl::ext::intel::esimd::simd</a>&lt; T, SZ &gt;&#160;</td><td class="memTemplItemRight" valign="bottom"><a class="el" href="group__sycl__esimd__math.html#ga5fe7e1270c3ff13e1a7c5082c8ce10a1">atan</a> (<a class="el" href="classsycl_1_1__V1_1_1ext_1_1intel_1_1esimd_1_1simd.html">sycl::ext::intel::esimd::simd</a>&lt; T, SZ &gt; <a class="el" href="group__sycl__esimd__math.html#ga63a8c9a8d6aa33b7467e1ce1740a26ab">src0</a>)</td></tr>
<tr class="separator:ga5fe7e1270c3ff13e1a7c5082c8ce10a1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga26f4f7e8a8b345ffce62a1aebfc81b92"><td class="memTemplParams" colspan="2">template&lt;typename T &gt; </td></tr>
<tr class="memitem:ga26f4f7e8a8b345ffce62a1aebfc81b92"><td class="memTemplItemLeft" align="right" valign="top">__ESIMD_API T&#160;</td><td class="memTemplItemRight" valign="bottom"><a class="el" href="group__sycl__esimd__math.html#ga26f4f7e8a8b345ffce62a1aebfc81b92">atan</a> (T <a class="el" href="group__sycl__esimd__math.html#ga63a8c9a8d6aa33b7467e1ce1740a26ab">src0</a>)</td></tr>
<tr class="separator:ga26f4f7e8a8b345ffce62a1aebfc81b92"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1c772ae7b2044369c30184f9b7ec39df"><td class="memTemplParams" colspan="2">template&lt;typename T , int SZ&gt; </td></tr>
<tr class="memitem:ga1c772ae7b2044369c30184f9b7ec39df"><td class="memTemplItemLeft" align="right" valign="top">__ESIMD_API std::enable_if_t&lt; std::is_floating_point&lt; T &gt;::value, <a class="el" href="classsycl_1_1__V1_1_1ext_1_1intel_1_1esimd_1_1simd.html">sycl::ext::intel::esimd::simd</a>&lt; T, SZ &gt; &gt;&#160;</td><td class="memTemplItemRight" valign="bottom"><a class="el" href="group__sycl__esimd__math.html#ga1c772ae7b2044369c30184f9b7ec39df">acos</a> (<a class="el" href="classsycl_1_1__V1_1_1ext_1_1intel_1_1esimd_1_1simd.html">sycl::ext::intel::esimd::simd</a>&lt; T, SZ &gt; <a class="el" href="group__sycl__esimd__math.html#ga63a8c9a8d6aa33b7467e1ce1740a26ab">src0</a>)</td></tr>
<tr class="separator:ga1c772ae7b2044369c30184f9b7ec39df"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab99d85fef85ecd530fc610208de833db"><td class="memTemplParams" colspan="2">template&lt;typename T &gt; </td></tr>
<tr class="memitem:gab99d85fef85ecd530fc610208de833db"><td class="memTemplItemLeft" align="right" valign="top">__ESIMD_API std::enable_if_t&lt; std::is_floating_point&lt; T &gt;::value, T &gt;&#160;</td><td class="memTemplItemRight" valign="bottom"><a class="el" href="group__sycl__esimd__math.html#gab99d85fef85ecd530fc610208de833db">acos</a> (T <a class="el" href="group__sycl__esimd__math.html#ga63a8c9a8d6aa33b7467e1ce1740a26ab">src0</a>)</td></tr>
<tr class="separator:gab99d85fef85ecd530fc610208de833db"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa39cbc050d9250d352f52d4794fdcf5a"><td class="memTemplParams" colspan="2">template&lt;typename T , int SZ&gt; </td></tr>
<tr class="memitem:gaa39cbc050d9250d352f52d4794fdcf5a"><td class="memTemplItemLeft" align="right" valign="top">__ESIMD_API std::enable_if_t&lt; std::is_floating_point&lt; T &gt;::value, <a class="el" href="classsycl_1_1__V1_1_1ext_1_1intel_1_1esimd_1_1simd.html">sycl::ext::intel::esimd::simd</a>&lt; T, SZ &gt; &gt;&#160;</td><td class="memTemplItemRight" valign="bottom"><a class="el" href="group__sycl__esimd__math.html#gaa39cbc050d9250d352f52d4794fdcf5a">asin</a> (<a class="el" href="classsycl_1_1__V1_1_1ext_1_1intel_1_1esimd_1_1simd.html">sycl::ext::intel::esimd::simd</a>&lt; T, SZ &gt; <a class="el" href="group__sycl__esimd__math.html#ga63a8c9a8d6aa33b7467e1ce1740a26ab">src0</a>)</td></tr>
<tr class="separator:gaa39cbc050d9250d352f52d4794fdcf5a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga60818849ecad45e32539192fd252a937"><td class="memTemplParams" colspan="2">template&lt;typename T &gt; </td></tr>
<tr class="memitem:ga60818849ecad45e32539192fd252a937"><td class="memTemplItemLeft" align="right" valign="top">__ESIMD_API std::enable_if_t&lt; std::is_floating_point&lt; T &gt;::value, T &gt;&#160;</td><td class="memTemplItemRight" valign="bottom"><a class="el" href="group__sycl__esimd__math.html#ga60818849ecad45e32539192fd252a937">asin</a> (T <a class="el" href="group__sycl__esimd__math.html#ga63a8c9a8d6aa33b7467e1ce1740a26ab">src0</a>)</td></tr>
<tr class="separator:ga60818849ecad45e32539192fd252a937"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa20fec0b918a53ba6eed7c694cc4157c"><td class="memTemplParams" colspan="2">template&lt;int N&gt; </td></tr>
<tr class="memitem:gaa20fec0b918a53ba6eed7c694cc4157c"><td class="memTemplItemLeft" align="right" valign="top"><a class="el" href="classsycl_1_1__V1_1_1ext_1_1intel_1_1esimd_1_1simd.html">sycl::ext::intel::esimd::simd</a>&lt; float, N &gt;&#160;</td><td class="memTemplItemRight" valign="bottom"><a class="el" href="group__sycl__esimd__math.html#gaa20fec0b918a53ba6eed7c694cc4157c">atan2_fast</a> (<a class="el" href="classsycl_1_1__V1_1_1ext_1_1intel_1_1esimd_1_1simd.html">sycl::ext::intel::esimd::simd</a>&lt; float, N &gt; y, <a class="el" href="classsycl_1_1__V1_1_1ext_1_1intel_1_1esimd_1_1simd.html">sycl::ext::intel::esimd::simd</a>&lt; float, N &gt; x)</td></tr>
<tr class="separator:gaa20fec0b918a53ba6eed7c694cc4157c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga21219f2b482201aea527eb03a181cece"><td class="memTemplParams" colspan="2">template&lt;typename T &gt; </td></tr>
<tr class="memitem:ga21219f2b482201aea527eb03a181cece"><td class="memTemplItemLeft" align="right" valign="top">float&#160;</td><td class="memTemplItemRight" valign="bottom"><a class="el" href="group__sycl__esimd__math.html#ga21219f2b482201aea527eb03a181cece">atan2_fast</a> (T y, T x)</td></tr>
<tr class="separator:ga21219f2b482201aea527eb03a181cece"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf026e94db8013d627bdfbc99ec9e656e"><td class="memTemplParams" colspan="2">template&lt;int N&gt; </td></tr>
<tr class="memitem:gaf026e94db8013d627bdfbc99ec9e656e"><td class="memTemplItemLeft" align="right" valign="top"><a class="el" href="classsycl_1_1__V1_1_1ext_1_1intel_1_1esimd_1_1simd.html">sycl::ext::intel::esimd::simd</a>&lt; float, N &gt;&#160;</td><td class="memTemplItemRight" valign="bottom"><a class="el" href="group__sycl__esimd__math.html#gaf026e94db8013d627bdfbc99ec9e656e">atan2</a> (<a class="el" href="classsycl_1_1__V1_1_1ext_1_1intel_1_1esimd_1_1simd.html">sycl::ext::intel::esimd::simd</a>&lt; float, N &gt; y, <a class="el" href="classsycl_1_1__V1_1_1ext_1_1intel_1_1esimd_1_1simd.html">sycl::ext::intel::esimd::simd</a>&lt; float, N &gt; x)</td></tr>
<tr class="separator:gaf026e94db8013d627bdfbc99ec9e656e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7ed4f8898e0f4863b8fe4abb38640013"><td class="memTemplParams" colspan="2">template&lt;typename T &gt; </td></tr>
<tr class="memitem:ga7ed4f8898e0f4863b8fe4abb38640013"><td class="memTemplItemLeft" align="right" valign="top">float&#160;</td><td class="memTemplItemRight" valign="bottom"><a class="el" href="group__sycl__esimd__math.html#ga7ed4f8898e0f4863b8fe4abb38640013">atan2</a> (T y, T x)</td></tr>
<tr class="separator:ga7ed4f8898e0f4863b8fe4abb38640013"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8e7e46f8edec8360354f94437d6dfbe7"><td class="memTemplParams" colspan="2">template&lt;int N&gt; </td></tr>
<tr class="memitem:ga8e7e46f8edec8360354f94437d6dfbe7"><td class="memTemplItemLeft" align="right" valign="top"><a class="el" href="classsycl_1_1__V1_1_1ext_1_1intel_1_1esimd_1_1simd.html">sycl::ext::intel::esimd::simd</a>&lt; float, N &gt;&#160;</td><td class="memTemplItemRight" valign="bottom"><a class="el" href="group__sycl__esimd__math.html#ga8e7e46f8edec8360354f94437d6dfbe7">fmod</a> (<a class="el" href="classsycl_1_1__V1_1_1ext_1_1intel_1_1esimd_1_1simd.html">sycl::ext::intel::esimd::simd</a>&lt; float, N &gt; y, <a class="el" href="classsycl_1_1__V1_1_1ext_1_1intel_1_1esimd_1_1simd.html">sycl::ext::intel::esimd::simd</a>&lt; float, N &gt; x)</td></tr>
<tr class="separator:ga8e7e46f8edec8360354f94437d6dfbe7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab17d0a71942632d8038f092e259595d1"><td class="memTemplParams" colspan="2">template&lt;typename T &gt; </td></tr>
<tr class="memitem:gab17d0a71942632d8038f092e259595d1"><td class="memTemplItemLeft" align="right" valign="top">float&#160;</td><td class="memTemplItemRight" valign="bottom"><a class="el" href="group__sycl__esimd__math.html#gab17d0a71942632d8038f092e259595d1">fmod</a> (T y, T x)</td></tr>
<tr class="separator:gab17d0a71942632d8038f092e259595d1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4face0bafb951a1a37813b9918927889"><td class="memTemplParams" colspan="2">template&lt;int N&gt; </td></tr>
<tr class="memitem:ga4face0bafb951a1a37813b9918927889"><td class="memTemplItemLeft" align="right" valign="top"><a class="el" href="classsycl_1_1__V1_1_1ext_1_1intel_1_1esimd_1_1simd.html">sycl::ext::intel::esimd::simd</a>&lt; float, N &gt;&#160;</td><td class="memTemplItemRight" valign="bottom"><a class="el" href="group__sycl__esimd__math.html#ga4face0bafb951a1a37813b9918927889">sin_emu</a> (<a class="el" href="classsycl_1_1__V1_1_1ext_1_1intel_1_1esimd_1_1simd.html">sycl::ext::intel::esimd::simd</a>&lt; float, N &gt; x)</td></tr>
<tr class="separator:ga4face0bafb951a1a37813b9918927889"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae7b7963d5be43146cff7520058cf2eae"><td class="memTemplParams" colspan="2">template&lt;typename T &gt; </td></tr>
<tr class="memitem:gae7b7963d5be43146cff7520058cf2eae"><td class="memTemplItemLeft" align="right" valign="top">float&#160;</td><td class="memTemplItemRight" valign="bottom"><a class="el" href="group__sycl__esimd__math.html#gae7b7963d5be43146cff7520058cf2eae">sin_emu</a> (T x)</td></tr>
<tr class="separator:gae7b7963d5be43146cff7520058cf2eae"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4290262b59c6e5c13a7d88c9de393851"><td class="memTemplParams" colspan="2">template&lt;int N&gt; </td></tr>
<tr class="memitem:ga4290262b59c6e5c13a7d88c9de393851"><td class="memTemplItemLeft" align="right" valign="top"><a class="el" href="classsycl_1_1__V1_1_1ext_1_1intel_1_1esimd_1_1simd.html">sycl::ext::intel::esimd::simd</a>&lt; float, N &gt;&#160;</td><td class="memTemplItemRight" valign="bottom"><a class="el" href="group__sycl__esimd__math.html#ga4290262b59c6e5c13a7d88c9de393851">cos_emu</a> (<a class="el" href="classsycl_1_1__V1_1_1ext_1_1intel_1_1esimd_1_1simd.html">sycl::ext::intel::esimd::simd</a>&lt; float, N &gt; x)</td></tr>
<tr class="separator:ga4290262b59c6e5c13a7d88c9de393851"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1fe0a08a495df0cea227d052944f3b3b"><td class="memTemplParams" colspan="2">template&lt;typename T &gt; </td></tr>
<tr class="memitem:ga1fe0a08a495df0cea227d052944f3b3b"><td class="memTemplItemLeft" align="right" valign="top">float&#160;</td><td class="memTemplItemRight" valign="bottom"><a class="el" href="group__sycl__esimd__math.html#ga1fe0a08a495df0cea227d052944f3b3b">cos_emu</a> (T x)</td></tr>
<tr class="separator:ga1fe0a08a495df0cea227d052944f3b3b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadd1d3a4cd6277df6b9fe6e5ab709411b"><td class="memItemLeft" align="right" valign="top">float&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__sycl__esimd__math.html#gadd1d3a4cd6277df6b9fe6e5ab709411b">tanh_cody_waite</a> (float x)</td></tr>
<tr class="separator:gadd1d3a4cd6277df6b9fe6e5ab709411b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf198695b5b21492301faec498739ed4b"><td class="memTemplParams" colspan="2">template&lt;int N&gt; </td></tr>
<tr class="memitem:gaf198695b5b21492301faec498739ed4b"><td class="memTemplItemLeft" align="right" valign="top"><a class="el" href="classsycl_1_1__V1_1_1ext_1_1intel_1_1esimd_1_1simd.html">sycl::ext::intel::esimd::simd</a>&lt; float, N &gt;&#160;</td><td class="memTemplItemRight" valign="bottom"><a class="el" href="group__sycl__esimd__math.html#gaf198695b5b21492301faec498739ed4b">tanh_cody_waite</a> (<a class="el" href="classsycl_1_1__V1_1_1ext_1_1intel_1_1esimd_1_1simd.html">sycl::ext::intel::esimd::simd</a>&lt; float, N &gt; x)</td></tr>
<tr class="separator:gaf198695b5b21492301faec498739ed4b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga232db2ebfa502ff2912f625d1faedcbe"><td class="memItemLeft" align="right" valign="top">float&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__sycl__esimd__math.html#ga232db2ebfa502ff2912f625d1faedcbe">tanh</a> (float x)</td></tr>
<tr class="separator:ga232db2ebfa502ff2912f625d1faedcbe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga11aee3471d045361c6a43d064efa5665"><td class="memTemplParams" colspan="2">template&lt;int N&gt; </td></tr>
<tr class="memitem:ga11aee3471d045361c6a43d064efa5665"><td class="memTemplItemLeft" align="right" valign="top"><a class="el" href="classsycl_1_1__V1_1_1ext_1_1intel_1_1esimd_1_1simd.html">sycl::ext::intel::esimd::simd</a>&lt; float, N &gt;&#160;</td><td class="memTemplItemRight" valign="bottom"><a class="el" href="group__sycl__esimd__math.html#ga11aee3471d045361c6a43d064efa5665">tanh</a> (<a class="el" href="classsycl_1_1__V1_1_1ext_1_1intel_1_1esimd_1_1simd.html">sycl::ext::intel::esimd::simd</a>&lt; float, N &gt; x)</td></tr>
<tr class="separator:ga11aee3471d045361c6a43d064efa5665"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa20fec0b918a53ba6eed7c694cc4157c"><td class="memTemplParams" colspan="2">template&lt;int N&gt; </td></tr>
<tr class="memitem:gaa20fec0b918a53ba6eed7c694cc4157c"><td class="memTemplItemLeft" align="right" valign="top">ESIMD_INLINE <a class="el" href="classsycl_1_1__V1_1_1ext_1_1intel_1_1esimd_1_1simd.html">sycl::ext::intel::esimd::simd</a>&lt; float, N &gt;&#160;</td><td class="memTemplItemRight" valign="bottom"><a class="el" href="group__sycl__esimd__math.html#gaa20fec0b918a53ba6eed7c694cc4157c">atan2_fast</a> (<a class="el" href="classsycl_1_1__V1_1_1ext_1_1intel_1_1esimd_1_1simd.html">sycl::ext::intel::esimd::simd</a>&lt; float, N &gt; y, <a class="el" href="classsycl_1_1__V1_1_1ext_1_1intel_1_1esimd_1_1simd.html">sycl::ext::intel::esimd::simd</a>&lt; float, N &gt; x)</td></tr>
<tr class="separator:gaa20fec0b918a53ba6eed7c694cc4157c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga892a71386ba4506ed7b3c2f8a26f7b49"><td class="memItemLeft" align="right" valign="top">template&lt;&gt; </td></tr>
<tr class="memitem:ga892a71386ba4506ed7b3c2f8a26f7b49"><td class="memTemplItemLeft" align="right" valign="top">ESIMD_INLINE float&#160;</td><td class="memTemplItemRight" valign="bottom"><a class="el" href="group__sycl__esimd__math.html#ga892a71386ba4506ed7b3c2f8a26f7b49">atan2_fast</a> (float y, float x)</td></tr>
<tr class="separator:ga892a71386ba4506ed7b3c2f8a26f7b49"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf026e94db8013d627bdfbc99ec9e656e"><td class="memTemplParams" colspan="2">template&lt;int N&gt; </td></tr>
<tr class="memitem:gaf026e94db8013d627bdfbc99ec9e656e"><td class="memTemplItemLeft" align="right" valign="top">ESIMD_INLINE <a class="el" href="classsycl_1_1__V1_1_1ext_1_1intel_1_1esimd_1_1simd.html">sycl::ext::intel::esimd::simd</a>&lt; float, N &gt;&#160;</td><td class="memTemplItemRight" valign="bottom"><a class="el" href="group__sycl__esimd__math.html#gaf026e94db8013d627bdfbc99ec9e656e">atan2</a> (<a class="el" href="classsycl_1_1__V1_1_1ext_1_1intel_1_1esimd_1_1simd.html">sycl::ext::intel::esimd::simd</a>&lt; float, N &gt; y, <a class="el" href="classsycl_1_1__V1_1_1ext_1_1intel_1_1esimd_1_1simd.html">sycl::ext::intel::esimd::simd</a>&lt; float, N &gt; x)</td></tr>
<tr class="separator:gaf026e94db8013d627bdfbc99ec9e656e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga44078fa14f6a5c8802cd4f2e44697364"><td class="memItemLeft" align="right" valign="top">template&lt;&gt; </td></tr>
<tr class="memitem:ga44078fa14f6a5c8802cd4f2e44697364"><td class="memTemplItemLeft" align="right" valign="top">ESIMD_INLINE float&#160;</td><td class="memTemplItemRight" valign="bottom"><a class="el" href="group__sycl__esimd__math.html#ga44078fa14f6a5c8802cd4f2e44697364">atan2</a> (float y, float x)</td></tr>
<tr class="separator:ga44078fa14f6a5c8802cd4f2e44697364"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8e7e46f8edec8360354f94437d6dfbe7"><td class="memTemplParams" colspan="2">template&lt;int N&gt; </td></tr>
<tr class="memitem:ga8e7e46f8edec8360354f94437d6dfbe7"><td class="memTemplItemLeft" align="right" valign="top">ESIMD_INLINE <a class="el" href="classsycl_1_1__V1_1_1ext_1_1intel_1_1esimd_1_1simd.html">sycl::ext::intel::esimd::simd</a>&lt; float, N &gt;&#160;</td><td class="memTemplItemRight" valign="bottom"><a class="el" href="group__sycl__esimd__math.html#ga8e7e46f8edec8360354f94437d6dfbe7">fmod</a> (<a class="el" href="classsycl_1_1__V1_1_1ext_1_1intel_1_1esimd_1_1simd.html">sycl::ext::intel::esimd::simd</a>&lt; float, N &gt; y, <a class="el" href="classsycl_1_1__V1_1_1ext_1_1intel_1_1esimd_1_1simd.html">sycl::ext::intel::esimd::simd</a>&lt; float, N &gt; x)</td></tr>
<tr class="separator:ga8e7e46f8edec8360354f94437d6dfbe7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0d2e8cc14590ce160f1eefc6b6d2663b"><td class="memItemLeft" align="right" valign="top">template&lt;&gt; </td></tr>
<tr class="memitem:ga0d2e8cc14590ce160f1eefc6b6d2663b"><td class="memTemplItemLeft" align="right" valign="top">ESIMD_INLINE float&#160;</td><td class="memTemplItemRight" valign="bottom"><a class="el" href="group__sycl__esimd__math.html#ga0d2e8cc14590ce160f1eefc6b6d2663b">fmod</a> (float y, float x)</td></tr>
<tr class="separator:ga0d2e8cc14590ce160f1eefc6b6d2663b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4face0bafb951a1a37813b9918927889"><td class="memTemplParams" colspan="2">template&lt;int N&gt; </td></tr>
<tr class="memitem:ga4face0bafb951a1a37813b9918927889"><td class="memTemplItemLeft" align="right" valign="top">ESIMD_INLINE <a class="el" href="classsycl_1_1__V1_1_1ext_1_1intel_1_1esimd_1_1simd.html">sycl::ext::intel::esimd::simd</a>&lt; float, N &gt;&#160;</td><td class="memTemplItemRight" valign="bottom"><a class="el" href="group__sycl__esimd__math.html#ga4face0bafb951a1a37813b9918927889">sin_emu</a> (<a class="el" href="classsycl_1_1__V1_1_1ext_1_1intel_1_1esimd_1_1simd.html">sycl::ext::intel::esimd::simd</a>&lt; float, N &gt; x)</td></tr>
<tr class="separator:ga4face0bafb951a1a37813b9918927889"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga038ebe9119352d8d1905accf7413179b"><td class="memItemLeft" align="right" valign="top">template&lt;&gt; </td></tr>
<tr class="memitem:ga038ebe9119352d8d1905accf7413179b"><td class="memTemplItemLeft" align="right" valign="top">ESIMD_INLINE float&#160;</td><td class="memTemplItemRight" valign="bottom"><a class="el" href="group__sycl__esimd__math.html#ga038ebe9119352d8d1905accf7413179b">sin_emu</a> (float x0)</td></tr>
<tr class="separator:ga038ebe9119352d8d1905accf7413179b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4290262b59c6e5c13a7d88c9de393851"><td class="memTemplParams" colspan="2">template&lt;int N&gt; </td></tr>
<tr class="memitem:ga4290262b59c6e5c13a7d88c9de393851"><td class="memTemplItemLeft" align="right" valign="top">ESIMD_INLINE <a class="el" href="classsycl_1_1__V1_1_1ext_1_1intel_1_1esimd_1_1simd.html">sycl::ext::intel::esimd::simd</a>&lt; float, N &gt;&#160;</td><td class="memTemplItemRight" valign="bottom"><a class="el" href="group__sycl__esimd__math.html#ga4290262b59c6e5c13a7d88c9de393851">cos_emu</a> (<a class="el" href="classsycl_1_1__V1_1_1ext_1_1intel_1_1esimd_1_1simd.html">sycl::ext::intel::esimd::simd</a>&lt; float, N &gt; x)</td></tr>
<tr class="separator:ga4290262b59c6e5c13a7d88c9de393851"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa2fe814ad36b1eade5bb04766dceff02"><td class="memItemLeft" align="right" valign="top">template&lt;&gt; </td></tr>
<tr class="memitem:gaa2fe814ad36b1eade5bb04766dceff02"><td class="memTemplItemLeft" align="right" valign="top">ESIMD_INLINE float&#160;</td><td class="memTemplItemRight" valign="bottom"><a class="el" href="group__sycl__esimd__math.html#gaa2fe814ad36b1eade5bb04766dceff02">cos_emu</a> (float x0)</td></tr>
<tr class="separator:gaa2fe814ad36b1eade5bb04766dceff02"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf198695b5b21492301faec498739ed4b"><td class="memTemplParams" colspan="2">template&lt;int N&gt; </td></tr>
<tr class="memitem:gaf198695b5b21492301faec498739ed4b"><td class="memTemplItemLeft" align="right" valign="top">ESIMD_INLINE <a class="el" href="classsycl_1_1__V1_1_1ext_1_1intel_1_1esimd_1_1simd.html">sycl::ext::intel::esimd::simd</a>&lt; float, N &gt;&#160;</td><td class="memTemplItemRight" valign="bottom"><a class="el" href="group__sycl__esimd__math.html#gaf198695b5b21492301faec498739ed4b">tanh_cody_waite</a> (<a class="el" href="classsycl_1_1__V1_1_1ext_1_1intel_1_1esimd_1_1simd.html">sycl::ext::intel::esimd::simd</a>&lt; float, N &gt; x)</td></tr>
<tr class="separator:gaf198695b5b21492301faec498739ed4b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga11aee3471d045361c6a43d064efa5665"><td class="memTemplParams" colspan="2">template&lt;int N&gt; </td></tr>
<tr class="memitem:ga11aee3471d045361c6a43d064efa5665"><td class="memTemplItemLeft" align="right" valign="top">ESIMD_INLINE <a class="el" href="classsycl_1_1__V1_1_1ext_1_1intel_1_1esimd_1_1simd.html">sycl::ext::intel::esimd::simd</a>&lt; float, N &gt;&#160;</td><td class="memTemplItemRight" valign="bottom"><a class="el" href="group__sycl__esimd__math.html#ga11aee3471d045361c6a43d064efa5665">tanh</a> (<a class="el" href="classsycl_1_1__V1_1_1ext_1_1intel_1_1esimd_1_1simd.html">sycl::ext::intel::esimd::simd</a>&lt; float, N &gt; x)</td></tr>
<tr class="separator:ga11aee3471d045361c6a43d064efa5665"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga07e69659d546b5e9700378691719a05e"><td class="memTemplParams" colspan="2">template&lt;typename T , int N&gt; </td></tr>
<tr class="memitem:ga07e69659d546b5e9700378691719a05e"><td class="memTemplItemLeft" align="right" valign="top"><a class="el" href="classsycl_1_1__V1_1_1ext_1_1intel_1_1esimd_1_1simd.html">sycl::ext::intel::esimd::simd</a>&lt; T, N &gt;&#160;</td><td class="memTemplItemRight" valign="bottom"><a class="el" href="group__sycl__esimd__math.html#ga07e69659d546b5e9700378691719a05e">dp4</a> (<a class="el" href="classsycl_1_1__V1_1_1ext_1_1intel_1_1esimd_1_1simd.html">sycl::ext::intel::esimd::simd</a>&lt; T, N &gt; v1, <a class="el" href="classsycl_1_1__V1_1_1ext_1_1intel_1_1esimd_1_1simd.html">sycl::ext::intel::esimd::simd</a>&lt; T, N &gt; v2)</td></tr>
<tr class="separator:ga07e69659d546b5e9700378691719a05e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1f6db7d5c79af08856b882d0e31140d0"><td class="memTemplParams" colspan="2">template&lt;int N&gt; </td></tr>
<tr class="memitem:ga1f6db7d5c79af08856b882d0e31140d0"><td class="memTemplItemLeft" align="right" valign="top">ESIMD_INLINE <a class="el" href="classsycl_1_1__V1_1_1ext_1_1intel_1_1esimd_1_1simd.html">sycl::ext::intel::esimd::simd</a>&lt; <a class="el" href="namespacesycl_1_1__V1.html#ae5d7c9229b2ced1ee8c8baec1a1596fa">sycl::half</a>, N &gt;&#160;</td><td class="memTemplItemRight" valign="bottom"><a class="el" href="group__sycl__esimd__math.html#ga1f6db7d5c79af08856b882d0e31140d0">srnd</a> (<a class="el" href="classsycl_1_1__V1_1_1ext_1_1intel_1_1esimd_1_1simd.html">sycl::ext::intel::esimd::simd</a>&lt; float, N &gt; <a class="el" href="group__sycl__esimd__math.html#ga63a8c9a8d6aa33b7467e1ce1740a26ab">src0</a>, <a class="el" href="classsycl_1_1__V1_1_1ext_1_1intel_1_1esimd_1_1simd.html">sycl::ext::intel::esimd::simd</a>&lt; uint16_t, N &gt; <a class="el" href="group__sycl__esimd__math.html#gaf51bfab85c59e73b6e89714841780859">src1</a>)</td></tr>
<tr class="memdesc:ga1f6db7d5c79af08856b882d0e31140d0"><td class="mdescLeft">&#160;</td><td class="mdescRight">srnd - perform stochastic rounding.  <a href="group__sycl__esimd__math.html#ga1f6db7d5c79af08856b882d0e31140d0">More...</a><br /></td></tr>
<tr class="separator:ga1f6db7d5c79af08856b882d0e31140d0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga03459852ba14ed83a442c945c085c58b"><td class="memTemplParams" colspan="2">template&lt;bfn_t FuncControl, typename T , int N&gt; </td></tr>
<tr class="memitem:ga03459852ba14ed83a442c945c085c58b"><td class="memTemplItemLeft" align="right" valign="top">&#160;</td><td class="memTemplItemRight" valign="bottom"><a class="el" href="group__sycl__esimd__logical.html#ga03459852ba14ed83a442c945c085c58b">__SYCL_DEPRECATED</a> (&quot;Please use sycl::ext::intel::esimd::bfn&lt;FuncControl&gt;(<a class="el" href="group__sycl__esimd__math.html#ga63a8c9a8d6aa33b7467e1ce1740a26ab">src0</a>, <a class="el" href="group__sycl__esimd__math.html#gaf51bfab85c59e73b6e89714841780859">src1</a>, src2);&quot;) __ESIMD_API std</td></tr>
<tr class="memdesc:ga03459852ba14ed83a442c945c085c58b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Performs binary function computation with three vector operands.  <a href="group__sycl__esimd__logical.html#ga03459852ba14ed83a442c945c085c58b">More...</a><br /></td></tr>
<tr class="separator:ga03459852ba14ed83a442c945c085c58b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga44ce75b2666f2a68babadcc8d46b253b"><td class="memTemplParams" colspan="2">template&lt;bfn_t FuncControl, typename T &gt; </td></tr>
<tr class="memitem:ga44ce75b2666f2a68babadcc8d46b253b"><td class="memTemplItemLeft" align="right" valign="top">&#160;</td><td class="memTemplItemRight" valign="bottom"><a class="el" href="group__sycl__esimd__logical.html#ga44ce75b2666f2a68babadcc8d46b253b">__SYCL_DEPRECATED</a> (&quot;Please use sycl::ext::intel::esimd::bfn&lt;FuncControl&gt;(<a class="el" href="group__sycl__esimd__math.html#ga63a8c9a8d6aa33b7467e1ce1740a26ab">src0</a>, <a class="el" href="group__sycl__esimd__math.html#gaf51bfab85c59e73b6e89714841780859">src1</a>, src2);&quot;) __ESIMD_API std</td></tr>
<tr class="memdesc:ga44ce75b2666f2a68babadcc8d46b253b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Performs binary function computation with three scalar operands.  <a href="group__sycl__esimd__logical.html#ga44ce75b2666f2a68babadcc8d46b253b">More...</a><br /></td></tr>
<tr class="separator:ga44ce75b2666f2a68babadcc8d46b253b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga218be652432e3de796f936257d90d026"><td class="memItemLeft" align="right" valign="top">ESIMD_INLINE uint64_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__sycl__esimd__logical.html#ga218be652432e3de796f936257d90d026">rdtsc</a> ()</td></tr>
<tr class="memdesc:ga218be652432e3de796f936257d90d026"><td class="mdescLeft">&#160;</td><td class="mdescRight">rdtsc - get the value of timestamp counter.  <a href="group__sycl__esimd__logical.html#ga218be652432e3de796f936257d90d026">More...</a><br /></td></tr>
<tr class="separator:ga218be652432e3de796f936257d90d026"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga19bc022411f6706db96eb5427f784b1f"><td class="memTemplParams" colspan="2">template&lt;typename T , int N&gt; </td></tr>
<tr class="memitem:ga19bc022411f6706db96eb5427f784b1f"><td class="memTemplItemLeft" align="right" valign="top">ESIMD_INLINE <a class="el" href="classsycl_1_1__V1_1_1ext_1_1intel_1_1esimd_1_1simd.html">sycl::ext::intel::esimd::simd</a>&lt; T, N &gt;&#160;</td><td class="memTemplItemRight" valign="bottom"><a class="el" href="group__sycl__esimd__logical.html#ga19bc022411f6706db96eb5427f784b1f">fma</a> (<a class="el" href="classsycl_1_1__V1_1_1ext_1_1intel_1_1esimd_1_1simd.html">sycl::ext::intel::esimd::simd</a>&lt; T, N &gt; a, <a class="el" href="classsycl_1_1__V1_1_1ext_1_1intel_1_1esimd_1_1simd.html">sycl::ext::intel::esimd::simd</a>&lt; T, N &gt; b, <a class="el" href="classsycl_1_1__V1_1_1ext_1_1intel_1_1esimd_1_1simd.html">sycl::ext::intel::esimd::simd</a>&lt; T, N &gt; c)</td></tr>
<tr class="memdesc:ga19bc022411f6706db96eb5427f784b1f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Performs a fused multiply add computation with three vector operands.  <a href="group__sycl__esimd__logical.html#ga19bc022411f6706db96eb5427f784b1f">More...</a><br /></td></tr>
<tr class="separator:ga19bc022411f6706db96eb5427f784b1f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga852c850b4bce5bfa54af798a2007ca9d"><td class="memTemplParams" colspan="2">template&lt;split_barrier_action flag&gt; </td></tr>
<tr class="memitem:ga852c850b4bce5bfa54af798a2007ca9d"><td class="memTemplItemLeft" align="right" valign="top">__ESIMD_API void&#160;</td><td class="memTemplItemRight" valign="bottom"><a class="el" href="group__sycl__esimd__memory.html#ga852c850b4bce5bfa54af798a2007ca9d">split_barrier</a> ()</td></tr>
<tr class="memdesc:ga852c850b4bce5bfa54af798a2007ca9d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Generic work-group split barrier.  <a href="group__sycl__esimd__memory.html#ga852c850b4bce5bfa54af798a2007ca9d">More...</a><br /></td></tr>
<tr class="separator:ga852c850b4bce5bfa54af798a2007ca9d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga233d1933f5a0d5c6de69c1b8feecc93e"><td class="memItemLeft" align="right" valign="top">__ESIMD_API void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__sycl__esimd__memory.html#ga233d1933f5a0d5c6de69c1b8feecc93e">split_barrier</a> (<a class="el" href="group__sycl__esimd__core.html#gafa86c8afcf13781bdecb4c245b402ee5">split_barrier_action</a> flag)</td></tr>
<tr class="separator:ga233d1933f5a0d5c6de69c1b8feecc93e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9ee86c7f8f145f577828a0288d27b14e"><td class="memTemplParams" colspan="2">template&lt;typename T1 , int n1, typename T2 , int n2, typename T3 , int n3, int N = 16&gt; </td></tr>
<tr class="memitem:ga9ee86c7f8f145f577828a0288d27b14e"><td class="memTemplItemLeft" align="right" valign="top">__ESIMD_API <a class="el" href="classsycl_1_1__V1_1_1ext_1_1intel_1_1esimd_1_1simd.html">sycl::ext::intel::esimd::simd</a>&lt; T1, n1 &gt;&#160;</td><td class="memTemplItemRight" valign="bottom"><a class="el" href="group__sycl__esimd__raw__send.html#ga9ee86c7f8f145f577828a0288d27b14e">raw_sends</a> (<a class="el" href="classsycl_1_1__V1_1_1ext_1_1intel_1_1esimd_1_1simd.html">sycl::ext::intel::esimd::simd</a>&lt; T1, n1 &gt; msgDst, <a class="el" href="classsycl_1_1__V1_1_1ext_1_1intel_1_1esimd_1_1simd.html">sycl::ext::intel::esimd::simd</a>&lt; T2, n2 &gt; msgSrc0, <a class="el" href="classsycl_1_1__V1_1_1ext_1_1intel_1_1esimd_1_1simd.html">sycl::ext::intel::esimd::simd</a>&lt; T3, n3 &gt; msgSrc1, uint32_t exDesc, uint32_t msgDesc, uint8_t execSize, uint8_t sfid, uint8_t numSrc0, uint8_t numSrc1, uint8_t numDst, uint8_t isEOT=0, uint8_t isSendc=0, <a class="el" href="group__sycl__esimd__core__vectors.html#gabdf9f3ea8534fe5107b78fc8ae5509d3">sycl::ext::intel::esimd::simd_mask</a>&lt; N &gt; mask=1)</td></tr>
<tr class="memdesc:ga9ee86c7f8f145f577828a0288d27b14e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Raw sends.  <a href="group__sycl__esimd__raw__send.html#ga9ee86c7f8f145f577828a0288d27b14e">More...</a><br /></td></tr>
<tr class="separator:ga9ee86c7f8f145f577828a0288d27b14e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga38f20ddf95dd1075878334eeb1949959"><td class="memTemplParams" colspan="2">template&lt;uint8_t execSize, uint8_t sfid, uint8_t numSrc0, uint8_t numSrc1, uint8_t numDst, uint8_t isEOT = 0, uint8_t isSendc = 0, typename T1 , int n1, typename T2 , int n2, typename T3 , int n3&gt; </td></tr>
<tr class="memitem:ga38f20ddf95dd1075878334eeb1949959"><td class="memTemplItemLeft" align="right" valign="top">__ESIMD_API <a class="el" href="classsycl_1_1__V1_1_1ext_1_1intel_1_1esimd_1_1simd.html">sycl::ext::intel::esimd::simd</a>&lt; T1, n1 &gt;&#160;</td><td class="memTemplItemRight" valign="bottom"><a class="el" href="group__sycl__esimd__raw__send.html#ga38f20ddf95dd1075878334eeb1949959">raw_sends</a> (<a class="el" href="classsycl_1_1__V1_1_1ext_1_1intel_1_1esimd_1_1simd.html">sycl::ext::intel::esimd::simd</a>&lt; T1, n1 &gt; msgDst, <a class="el" href="classsycl_1_1__V1_1_1ext_1_1intel_1_1esimd_1_1simd.html">sycl::ext::intel::esimd::simd</a>&lt; T2, n2 &gt; msgSrc0, <a class="el" href="classsycl_1_1__V1_1_1ext_1_1intel_1_1esimd_1_1simd.html">sycl::ext::intel::esimd::simd</a>&lt; T3, n3 &gt; msgSrc1, uint32_t exDesc, uint32_t msgDesc, <a class="el" href="group__sycl__esimd__core__vectors.html#gabdf9f3ea8534fe5107b78fc8ae5509d3">sycl::ext::intel::esimd::simd_mask</a>&lt; execSize &gt; mask=1)</td></tr>
<tr class="memdesc:ga38f20ddf95dd1075878334eeb1949959"><td class="mdescLeft">&#160;</td><td class="mdescRight">Raw sends.  <a href="group__sycl__esimd__raw__send.html#ga38f20ddf95dd1075878334eeb1949959">More...</a><br /></td></tr>
<tr class="separator:ga38f20ddf95dd1075878334eeb1949959"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga675b9b9b6baae280e9d5290b185543fa"><td class="memTemplParams" colspan="2">template&lt;typename T1 , int n1, typename T2 , int n2, int N = 16&gt; </td></tr>
<tr class="memitem:ga675b9b9b6baae280e9d5290b185543fa"><td class="memTemplItemLeft" align="right" valign="top">__ESIMD_API <a class="el" href="classsycl_1_1__V1_1_1ext_1_1intel_1_1esimd_1_1simd.html">sycl::ext::intel::esimd::simd</a>&lt; T1, n1 &gt;&#160;</td><td class="memTemplItemRight" valign="bottom"><a class="el" href="group__sycl__esimd__raw__send.html#ga675b9b9b6baae280e9d5290b185543fa">raw_send</a> (<a class="el" href="classsycl_1_1__V1_1_1ext_1_1intel_1_1esimd_1_1simd.html">sycl::ext::intel::esimd::simd</a>&lt; T1, n1 &gt; msgDst, <a class="el" href="classsycl_1_1__V1_1_1ext_1_1intel_1_1esimd_1_1simd.html">sycl::ext::intel::esimd::simd</a>&lt; T2, n2 &gt; msgSrc0, uint32_t exDesc, uint32_t msgDesc, uint8_t execSize, uint8_t sfid, uint8_t numSrc0, uint8_t numDst, uint8_t isEOT=0, uint8_t isSendc=0, <a class="el" href="group__sycl__esimd__core__vectors.html#gabdf9f3ea8534fe5107b78fc8ae5509d3">sycl::ext::intel::esimd::simd_mask</a>&lt; N &gt; mask=1)</td></tr>
<tr class="memdesc:ga675b9b9b6baae280e9d5290b185543fa"><td class="mdescLeft">&#160;</td><td class="mdescRight">Raw send.  <a href="group__sycl__esimd__raw__send.html#ga675b9b9b6baae280e9d5290b185543fa">More...</a><br /></td></tr>
<tr class="separator:ga675b9b9b6baae280e9d5290b185543fa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga357a1d4551f0641b7e6b6ccad41ef1ce"><td class="memTemplParams" colspan="2">template&lt;uint8_t execSize, uint8_t sfid, uint8_t numSrc0, uint8_t numDst, uint8_t isEOT = 0, uint8_t isSendc = 0, typename T1 , int n1, typename T2 , int n2&gt; </td></tr>
<tr class="memitem:ga357a1d4551f0641b7e6b6ccad41ef1ce"><td class="memTemplItemLeft" align="right" valign="top">__ESIMD_API <a class="el" href="classsycl_1_1__V1_1_1ext_1_1intel_1_1esimd_1_1simd.html">sycl::ext::intel::esimd::simd</a>&lt; T1, n1 &gt;&#160;</td><td class="memTemplItemRight" valign="bottom"><a class="el" href="group__sycl__esimd__raw__send.html#ga357a1d4551f0641b7e6b6ccad41ef1ce">raw_send</a> (<a class="el" href="classsycl_1_1__V1_1_1ext_1_1intel_1_1esimd_1_1simd.html">sycl::ext::intel::esimd::simd</a>&lt; T1, n1 &gt; msgDst, <a class="el" href="classsycl_1_1__V1_1_1ext_1_1intel_1_1esimd_1_1simd.html">sycl::ext::intel::esimd::simd</a>&lt; T2, n2 &gt; msgSrc0, uint32_t exDesc, uint32_t msgDesc, <a class="el" href="group__sycl__esimd__core__vectors.html#gabdf9f3ea8534fe5107b78fc8ae5509d3">sycl::ext::intel::esimd::simd_mask</a>&lt; execSize &gt; mask=1)</td></tr>
<tr class="memdesc:ga357a1d4551f0641b7e6b6ccad41ef1ce"><td class="mdescLeft">&#160;</td><td class="mdescRight">Raw send.  <a href="group__sycl__esimd__raw__send.html#ga357a1d4551f0641b7e6b6ccad41ef1ce">More...</a><br /></td></tr>
<tr class="separator:ga357a1d4551f0641b7e6b6ccad41ef1ce"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac1c50f326629c0aadffa7e6933a7bad2"><td class="memTemplParams" colspan="2">template&lt;typename T1 , int n1, typename T2 , int n2, int N = 16&gt; </td></tr>
<tr class="memitem:gac1c50f326629c0aadffa7e6933a7bad2"><td class="memTemplItemLeft" align="right" valign="top">__ESIMD_API void&#160;</td><td class="memTemplItemRight" valign="bottom"><a class="el" href="group__sycl__esimd__raw__send.html#gac1c50f326629c0aadffa7e6933a7bad2">raw_sends</a> (<a class="el" href="classsycl_1_1__V1_1_1ext_1_1intel_1_1esimd_1_1simd.html">sycl::ext::intel::esimd::simd</a>&lt; T1, n1 &gt; msgSrc0, <a class="el" href="classsycl_1_1__V1_1_1ext_1_1intel_1_1esimd_1_1simd.html">sycl::ext::intel::esimd::simd</a>&lt; T2, n2 &gt; msgSrc1, uint32_t exDesc, uint32_t msgDesc, uint8_t execSize, uint8_t sfid, uint8_t numSrc0, uint8_t numSrc1, uint8_t isEOT=0, uint8_t isSendc=0, <a class="el" href="group__sycl__esimd__core__vectors.html#gabdf9f3ea8534fe5107b78fc8ae5509d3">sycl::ext::intel::esimd::simd_mask</a>&lt; N &gt; mask=1)</td></tr>
<tr class="memdesc:gac1c50f326629c0aadffa7e6933a7bad2"><td class="mdescLeft">&#160;</td><td class="mdescRight">Raw sends.  <a href="group__sycl__esimd__raw__send.html#gac1c50f326629c0aadffa7e6933a7bad2">More...</a><br /></td></tr>
<tr class="separator:gac1c50f326629c0aadffa7e6933a7bad2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5dbe510deffb152e57a45456fb92b9e5"><td class="memTemplParams" colspan="2">template&lt;uint8_t execSize, uint8_t sfid, uint8_t numSrc0, uint8_t numSrc1, uint8_t isEOT = 0, uint8_t isSendc = 0, typename T1 , int n1, typename T2 , int n2&gt; </td></tr>
<tr class="memitem:ga5dbe510deffb152e57a45456fb92b9e5"><td class="memTemplItemLeft" align="right" valign="top">__ESIMD_API void&#160;</td><td class="memTemplItemRight" valign="bottom"><a class="el" href="group__sycl__esimd__raw__send.html#ga5dbe510deffb152e57a45456fb92b9e5">raw_sends</a> (<a class="el" href="classsycl_1_1__V1_1_1ext_1_1intel_1_1esimd_1_1simd.html">sycl::ext::intel::esimd::simd</a>&lt; T1, n1 &gt; msgSrc0, <a class="el" href="classsycl_1_1__V1_1_1ext_1_1intel_1_1esimd_1_1simd.html">sycl::ext::intel::esimd::simd</a>&lt; T2, n2 &gt; msgSrc1, uint32_t exDesc, uint32_t msgDesc, <a class="el" href="group__sycl__esimd__core__vectors.html#gabdf9f3ea8534fe5107b78fc8ae5509d3">sycl::ext::intel::esimd::simd_mask</a>&lt; execSize &gt; mask=1)</td></tr>
<tr class="memdesc:ga5dbe510deffb152e57a45456fb92b9e5"><td class="mdescLeft">&#160;</td><td class="mdescRight">Raw sends.  <a href="group__sycl__esimd__raw__send.html#ga5dbe510deffb152e57a45456fb92b9e5">More...</a><br /></td></tr>
<tr class="separator:ga5dbe510deffb152e57a45456fb92b9e5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaace1b403ab97902ed1b0b5f1f3688458"><td class="memTemplParams" colspan="2">template&lt;typename T1 , int n1, int N = 16&gt; </td></tr>
<tr class="memitem:gaace1b403ab97902ed1b0b5f1f3688458"><td class="memTemplItemLeft" align="right" valign="top">__ESIMD_API void&#160;</td><td class="memTemplItemRight" valign="bottom"><a class="el" href="group__sycl__esimd__raw__send.html#gaace1b403ab97902ed1b0b5f1f3688458">raw_send</a> (<a class="el" href="classsycl_1_1__V1_1_1ext_1_1intel_1_1esimd_1_1simd.html">sycl::ext::intel::esimd::simd</a>&lt; T1, n1 &gt; msgSrc0, uint32_t exDesc, uint32_t msgDesc, uint8_t execSize, uint8_t sfid, uint8_t numSrc0, uint8_t isEOT=0, uint8_t isSendc=0, <a class="el" href="group__sycl__esimd__core__vectors.html#gabdf9f3ea8534fe5107b78fc8ae5509d3">sycl::ext::intel::esimd::simd_mask</a>&lt; N &gt; mask=1)</td></tr>
<tr class="memdesc:gaace1b403ab97902ed1b0b5f1f3688458"><td class="mdescLeft">&#160;</td><td class="mdescRight">Raw send.  <a href="group__sycl__esimd__raw__send.html#gaace1b403ab97902ed1b0b5f1f3688458">More...</a><br /></td></tr>
<tr class="separator:gaace1b403ab97902ed1b0b5f1f3688458"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga862fd7d3e06e16ed2a5b7825c7751dd1"><td class="memTemplParams" colspan="2">template&lt;uint8_t execSize, uint8_t sfid, uint8_t numSrc0, uint8_t isEOT = 0, uint8_t isSendc = 0, typename T1 , int n1&gt; </td></tr>
<tr class="memitem:ga862fd7d3e06e16ed2a5b7825c7751dd1"><td class="memTemplItemLeft" align="right" valign="top">__ESIMD_API void&#160;</td><td class="memTemplItemRight" valign="bottom"><a class="el" href="group__sycl__esimd__raw__send.html#ga862fd7d3e06e16ed2a5b7825c7751dd1">raw_send</a> (<a class="el" href="classsycl_1_1__V1_1_1ext_1_1intel_1_1esimd_1_1simd.html">sycl::ext::intel::esimd::simd</a>&lt; T1, n1 &gt; msgSrc0, uint32_t exDesc, uint32_t msgDesc, <a class="el" href="group__sycl__esimd__core__vectors.html#gabdf9f3ea8534fe5107b78fc8ae5509d3">sycl::ext::intel::esimd::simd_mask</a>&lt; execSize &gt; mask=1)</td></tr>
<tr class="memdesc:ga862fd7d3e06e16ed2a5b7825c7751dd1"><td class="mdescLeft">&#160;</td><td class="mdescRight">Raw send.  <a href="group__sycl__esimd__raw__send.html#ga862fd7d3e06e16ed2a5b7825c7751dd1">More...</a><br /></td></tr>
<tr class="separator:ga862fd7d3e06e16ed2a5b7825c7751dd1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga77e38bb86e2c4a78fac60316b4ce41e9"><td class="memItemLeft" align="right" valign="top">__ESIMD_API void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__sycl__esimd__memory__nbarrier.html#ga77e38bb86e2c4a78fac60316b4ce41e9">named_barrier_wait</a> (uint8_t <a class="el" href="classsycl_1_1__V1_1_1id.html">id</a>)</td></tr>
<tr class="memdesc:ga77e38bb86e2c4a78fac60316b4ce41e9"><td class="mdescLeft">&#160;</td><td class="mdescRight">Wait on a named barrier Available only on PVC.  <a href="group__sycl__esimd__memory__nbarrier.html#ga77e38bb86e2c4a78fac60316b4ce41e9">More...</a><br /></td></tr>
<tr class="separator:ga77e38bb86e2c4a78fac60316b4ce41e9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa62222bbfec2a072a9b762ce61ec2bb7"><td class="memTemplParams" colspan="2">template&lt;uint8_t NbarCount&gt; </td></tr>
<tr class="memitem:gaa62222bbfec2a072a9b762ce61ec2bb7"><td class="memTemplItemLeft" align="right" valign="top">__ESIMD_API void&#160;</td><td class="memTemplItemRight" valign="bottom"><a class="el" href="group__sycl__esimd__memory__nbarrier.html#gaa62222bbfec2a072a9b762ce61ec2bb7">named_barrier_init</a> ()</td></tr>
<tr class="memdesc:gaa62222bbfec2a072a9b762ce61ec2bb7"><td class="mdescLeft">&#160;</td><td class="mdescRight">Initialize number of named barriers for a kernel Available only on PVC.  <a href="group__sycl__esimd__memory__nbarrier.html#gaa62222bbfec2a072a9b762ce61ec2bb7">More...</a><br /></td></tr>
<tr class="separator:gaa62222bbfec2a072a9b762ce61ec2bb7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae63a539fb1620929dd0799df30ab091e"><td class="memItemLeft" align="right" valign="top">__ESIMD_API void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__sycl__esimd__memory__nbarrier.html#gae63a539fb1620929dd0799df30ab091e">named_barrier_signal</a> (uint8_t barrier_id, uint8_t producer_consumer_mode, uint32_t num_producers, uint32_t num_consumers)</td></tr>
<tr class="memdesc:gae63a539fb1620929dd0799df30ab091e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Perform signal operation for the given named barrier Available only on PVC.  <a href="group__sycl__esimd__memory__nbarrier.html#gae63a539fb1620929dd0799df30ab091e">More...</a><br /></td></tr>
<tr class="separator:gae63a539fb1620929dd0799df30ab091e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7b401412947e46cc2ad17651afb0184e"><td class="memTemplParams" colspan="2">template&lt;typename T , int N&gt; </td></tr>
<tr class="memitem:ga7b401412947e46cc2ad17651afb0184e"><td class="memTemplItemLeft" align="right" valign="top">__ESIMD_API std::enable_if_t&lt;(sizeof(T) *N &gt;=2)&gt;&#160;</td><td class="memTemplItemRight" valign="bottom"><a class="el" href="group__sycl__esimd__memory__nbarrier.html#ga7b401412947e46cc2ad17651afb0184e">wait</a> (<a class="el" href="classsycl_1_1__V1_1_1ext_1_1intel_1_1esimd_1_1simd.html">sycl::ext::intel::esimd::simd</a>&lt; T, N &gt; value)</td></tr>
<tr class="memdesc:ga7b401412947e46cc2ad17651afb0184e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Create explicit scoreboard dependency to avoid device code motion across this call and preserve the <code>value</code> computation even if it is unused.  <a href="group__sycl__esimd__memory__nbarrier.html#ga7b401412947e46cc2ad17651afb0184e">More...</a><br /></td></tr>
<tr class="separator:ga7b401412947e46cc2ad17651afb0184e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae28ed63a746dfff7337aa58677f1f162"><td class="memTemplParams" colspan="2">template&lt;typename T , typename RegionT &gt; </td></tr>
<tr class="memitem:gae28ed63a746dfff7337aa58677f1f162"><td class="memTemplItemLeft" align="right" valign="top">__ESIMD_API std::enable_if_t&lt;(RegionT::length *sizeof(typename RegionT::element_type) &gt;=2)&gt;&#160;</td><td class="memTemplItemRight" valign="bottom"><a class="el" href="group__sycl__esimd__memory__nbarrier.html#gae28ed63a746dfff7337aa58677f1f162">wait</a> (<a class="el" href="classsycl_1_1__V1_1_1ext_1_1intel_1_1esimd_1_1simd__view.html">sycl::ext::intel::esimd::simd_view</a>&lt; T, RegionT &gt; value)</td></tr>
<tr class="memdesc:gae28ed63a746dfff7337aa58677f1f162"><td class="mdescLeft">&#160;</td><td class="mdescRight">Create explicit scoreboard dependency to avoid device code motion across this call and preserve the <code>value</code> computation even if it is unused.  <a href="group__sycl__esimd__memory__nbarrier.html#gae28ed63a746dfff7337aa58677f1f162">More...</a><br /></td></tr>
<tr class="separator:gae28ed63a746dfff7337aa58677f1f162"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab5ecb397ce268aaab6c909e8443db0e0"><td class="memTemplParams" colspan="2">template&lt;typename T , int NElts = 1, lsc_data_size DS = lsc_data_size::default_size, int N&gt; </td></tr>
<tr class="memitem:gab5ecb397ce268aaab6c909e8443db0e0"><td class="memTemplItemLeft" align="right" valign="top">__ESIMD_API <a class="el" href="classsycl_1_1__V1_1_1ext_1_1intel_1_1esimd_1_1simd.html">sycl::ext::intel::esimd::simd</a>&lt; T, N *NElts &gt;&#160;</td><td class="memTemplItemRight" valign="bottom"><a class="el" href="group__sycl__esimd__memory__lsc.html#gab5ecb397ce268aaab6c909e8443db0e0">lsc_slm_gather</a> (<a class="el" href="classsycl_1_1__V1_1_1ext_1_1intel_1_1esimd_1_1simd.html">sycl::ext::intel::esimd::simd</a>&lt; uint32_t, N &gt; offsets, <a class="el" href="group__sycl__esimd__core__vectors.html#gabdf9f3ea8534fe5107b78fc8ae5509d3">sycl::ext::intel::esimd::simd_mask</a>&lt; N &gt; pred=1)</td></tr>
<tr class="memdesc:gab5ecb397ce268aaab6c909e8443db0e0"><td class="mdescLeft">&#160;</td><td class="mdescRight">SLM gather.  <a href="group__sycl__esimd__memory__lsc.html#gab5ecb397ce268aaab6c909e8443db0e0">More...</a><br /></td></tr>
<tr class="separator:gab5ecb397ce268aaab6c909e8443db0e0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1128f1576ca53032782d45521d4c60b8"><td class="memTemplParams" colspan="2">template&lt;typename T , int NElts = 1, lsc_data_size DS = lsc_data_size::default_size, int N&gt; </td></tr>
<tr class="memitem:ga1128f1576ca53032782d45521d4c60b8"><td class="memTemplItemLeft" align="right" valign="top">__ESIMD_API <a class="el" href="classsycl_1_1__V1_1_1ext_1_1intel_1_1esimd_1_1simd.html">sycl::ext::intel::esimd::simd</a>&lt; T, N *NElts &gt;&#160;</td><td class="memTemplItemRight" valign="bottom"><a class="el" href="group__sycl__esimd__memory__lsc.html#ga1128f1576ca53032782d45521d4c60b8">lsc_slm_gather</a> (<a class="el" href="classsycl_1_1__V1_1_1ext_1_1intel_1_1esimd_1_1simd.html">sycl::ext::intel::esimd::simd</a>&lt; uint32_t, N &gt; offsets, <a class="el" href="group__sycl__esimd__core__vectors.html#gabdf9f3ea8534fe5107b78fc8ae5509d3">sycl::ext::intel::esimd::simd_mask</a>&lt; N &gt; pred, <a class="el" href="classsycl_1_1__V1_1_1ext_1_1intel_1_1esimd_1_1simd.html">sycl::ext::intel::esimd::simd</a>&lt; T, N *NElts &gt; pass_thru)</td></tr>
<tr class="memdesc:ga1128f1576ca53032782d45521d4c60b8"><td class="mdescLeft">&#160;</td><td class="mdescRight">SLM gather.  <a href="group__sycl__esimd__memory__lsc.html#ga1128f1576ca53032782d45521d4c60b8">More...</a><br /></td></tr>
<tr class="separator:ga1128f1576ca53032782d45521d4c60b8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga972c8ff6508adc58dc09fca76c1fe4c8"><td class="memTemplParams" colspan="2">template&lt;typename T , int NElts, lsc_data_size DS = lsc_data_size::default_size, typename FlagsT  = __ESIMD_DNS::dqword_element_aligned_tag&gt; </td></tr>
<tr class="memitem:ga972c8ff6508adc58dc09fca76c1fe4c8"><td class="memTemplItemLeft" align="right" valign="top">__ESIMD_API <a class="el" href="classsycl_1_1__V1_1_1ext_1_1intel_1_1esimd_1_1simd.html">sycl::ext::intel::esimd::simd</a>&lt; T, NElts &gt;&#160;</td><td class="memTemplItemRight" valign="bottom"><a class="el" href="group__sycl__esimd__memory__lsc.html#ga972c8ff6508adc58dc09fca76c1fe4c8">lsc_slm_block_load</a> (uint32_t offset, <a class="el" href="group__sycl__esimd__core__vectors.html#gabdf9f3ea8534fe5107b78fc8ae5509d3">sycl::ext::intel::esimd::simd_mask</a>&lt; 1 &gt; pred=1, FlagsT flags=FlagsT{})</td></tr>
<tr class="memdesc:ga972c8ff6508adc58dc09fca76c1fe4c8"><td class="mdescLeft">&#160;</td><td class="mdescRight">Transposed SLM gather with 1 channel.  <a href="group__sycl__esimd__memory__lsc.html#ga972c8ff6508adc58dc09fca76c1fe4c8">More...</a><br /></td></tr>
<tr class="separator:ga972c8ff6508adc58dc09fca76c1fe4c8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab6feb5ec4d77e9119670a8186ed8013f"><td class="memTemplParams" colspan="2">template&lt;typename T , int NElts, lsc_data_size DS = lsc_data_size::default_size, typename FlagsT  = __ESIMD_DNS::dqword_element_aligned_tag&gt; </td></tr>
<tr class="memitem:gab6feb5ec4d77e9119670a8186ed8013f"><td class="memTemplItemLeft" align="right" valign="top">__ESIMD_API <a class="el" href="classsycl_1_1__V1_1_1ext_1_1intel_1_1esimd_1_1simd.html">sycl::ext::intel::esimd::simd</a>&lt; T, NElts &gt;&#160;</td><td class="memTemplItemRight" valign="bottom"><a class="el" href="group__sycl__esimd__memory__lsc.html#gab6feb5ec4d77e9119670a8186ed8013f">lsc_slm_block_load</a> (uint32_t offset, <a class="el" href="group__sycl__esimd__core__vectors.html#gabdf9f3ea8534fe5107b78fc8ae5509d3">sycl::ext::intel::esimd::simd_mask</a>&lt; 1 &gt; pred, <a class="el" href="classsycl_1_1__V1_1_1ext_1_1intel_1_1esimd_1_1simd.html">sycl::ext::intel::esimd::simd</a>&lt; T, NElts &gt; pass_thru)</td></tr>
<tr class="memdesc:gab6feb5ec4d77e9119670a8186ed8013f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Transposed SLM gather with 1 channel.  <a href="group__sycl__esimd__memory__lsc.html#gab6feb5ec4d77e9119670a8186ed8013f">More...</a><br /></td></tr>
<tr class="separator:gab6feb5ec4d77e9119670a8186ed8013f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaee6780b83f37c110c741d19f8b412f3b"><td class="memTemplParams" colspan="2">template&lt;typename T , int NElts = 1, lsc_data_size DS = lsc_data_size::default_size, cache_hint L1H = cache_hint::none, cache_hint L2H = cache_hint::none, int N, typename Toffset &gt; </td></tr>
<tr class="memitem:gaee6780b83f37c110c741d19f8b412f3b"><td class="memTemplItemLeft" align="right" valign="top">__ESIMD_API <a class="el" href="classsycl_1_1__V1_1_1ext_1_1intel_1_1esimd_1_1simd.html">sycl::ext::intel::esimd::simd</a>&lt; T, N *NElts &gt;&#160;</td><td class="memTemplItemRight" valign="bottom"><a class="el" href="group__sycl__esimd__memory__lsc.html#gaee6780b83f37c110c741d19f8b412f3b">lsc_gather</a> (const T *p, <a class="el" href="classsycl_1_1__V1_1_1ext_1_1intel_1_1esimd_1_1simd.html">sycl::ext::intel::esimd::simd</a>&lt; Toffset, N &gt; offsets, <a class="el" href="group__sycl__esimd__core__vectors.html#gabdf9f3ea8534fe5107b78fc8ae5509d3">sycl::ext::intel::esimd::simd_mask</a>&lt; N &gt; pred=1)</td></tr>
<tr class="memdesc:gaee6780b83f37c110c741d19f8b412f3b"><td class="mdescLeft">&#160;</td><td class="mdescRight">USM pointer gather.  <a href="group__sycl__esimd__memory__lsc.html#gaee6780b83f37c110c741d19f8b412f3b">More...</a><br /></td></tr>
<tr class="separator:gaee6780b83f37c110c741d19f8b412f3b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3fa3c851d7beb8af38c8b754d270ee36"><td class="memTemplParams" colspan="2">template&lt;typename T , int NElts = 1, lsc_data_size DS = lsc_data_size::default_size, cache_hint L1H = cache_hint::none, cache_hint L2H = cache_hint::none, int N, typename Toffset &gt; </td></tr>
<tr class="memitem:ga3fa3c851d7beb8af38c8b754d270ee36"><td class="memTemplItemLeft" align="right" valign="top">__ESIMD_API <a class="el" href="classsycl_1_1__V1_1_1ext_1_1intel_1_1esimd_1_1simd.html">sycl::ext::intel::esimd::simd</a>&lt; T, N *NElts &gt;&#160;</td><td class="memTemplItemRight" valign="bottom"><a class="el" href="group__sycl__esimd__memory__lsc.html#ga3fa3c851d7beb8af38c8b754d270ee36">lsc_gather</a> (const T *p, <a class="el" href="classsycl_1_1__V1_1_1ext_1_1intel_1_1esimd_1_1simd.html">sycl::ext::intel::esimd::simd</a>&lt; Toffset, N &gt; offsets, <a class="el" href="group__sycl__esimd__core__vectors.html#gabdf9f3ea8534fe5107b78fc8ae5509d3">sycl::ext::intel::esimd::simd_mask</a>&lt; N &gt; pred, <a class="el" href="classsycl_1_1__V1_1_1ext_1_1intel_1_1esimd_1_1simd.html">sycl::ext::intel::esimd::simd</a>&lt; T, N *NElts &gt; pass_thru)</td></tr>
<tr class="memdesc:ga3fa3c851d7beb8af38c8b754d270ee36"><td class="mdescLeft">&#160;</td><td class="mdescRight">USM pointer gather.  <a href="group__sycl__esimd__memory__lsc.html#ga3fa3c851d7beb8af38c8b754d270ee36">More...</a><br /></td></tr>
<tr class="separator:ga3fa3c851d7beb8af38c8b754d270ee36"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga020c090954f523630fb7336735657fcc"><td class="memTemplParams" colspan="2">template&lt;typename T , int NElts = 1, lsc_data_size DS = lsc_data_size::default_size, cache_hint L1H = cache_hint::none, cache_hint L2H = cache_hint::none, int N, typename OffsetObjT , typename RegionTy &gt; </td></tr>
<tr class="memitem:ga020c090954f523630fb7336735657fcc"><td class="memTemplItemLeft" align="right" valign="top">__ESIMD_API <a class="el" href="classsycl_1_1__V1_1_1ext_1_1intel_1_1esimd_1_1simd.html">sycl::ext::intel::esimd::simd</a>&lt; T, N *NElts &gt;&#160;</td><td class="memTemplItemRight" valign="bottom"><a class="el" href="group__sycl__esimd__memory__lsc.html#ga020c090954f523630fb7336735657fcc">lsc_gather</a> (const T *p, <a class="el" href="classsycl_1_1__V1_1_1ext_1_1intel_1_1esimd_1_1simd__view.html">sycl::ext::intel::esimd::simd_view</a>&lt; OffsetObjT, RegionTy &gt; offsets, <a class="el" href="group__sycl__esimd__core__vectors.html#gabdf9f3ea8534fe5107b78fc8ae5509d3">sycl::ext::intel::esimd::simd_mask</a>&lt; N &gt; pred=1)</td></tr>
<tr class="separator:ga020c090954f523630fb7336735657fcc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabf942c19c0df072aaa9190aec2bb63b5"><td class="memTemplParams" colspan="2">template&lt;typename T , int NElts = 1, lsc_data_size DS = lsc_data_size::default_size, cache_hint L1H = cache_hint::none, cache_hint L2H = cache_hint::none, int N, typename OffsetObjT , typename RegionTy &gt; </td></tr>
<tr class="memitem:gabf942c19c0df072aaa9190aec2bb63b5"><td class="memTemplItemLeft" align="right" valign="top">__ESIMD_API <a class="el" href="classsycl_1_1__V1_1_1ext_1_1intel_1_1esimd_1_1simd.html">sycl::ext::intel::esimd::simd</a>&lt; T, N *NElts &gt;&#160;</td><td class="memTemplItemRight" valign="bottom"><a class="el" href="group__sycl__esimd__memory__lsc.html#gabf942c19c0df072aaa9190aec2bb63b5">lsc_gather</a> (const T *p, <a class="el" href="classsycl_1_1__V1_1_1ext_1_1intel_1_1esimd_1_1simd__view.html">sycl::ext::intel::esimd::simd_view</a>&lt; OffsetObjT, RegionTy &gt; offsets, <a class="el" href="group__sycl__esimd__core__vectors.html#gabdf9f3ea8534fe5107b78fc8ae5509d3">sycl::ext::intel::esimd::simd_mask</a>&lt; N &gt; pred, <a class="el" href="classsycl_1_1__V1_1_1ext_1_1intel_1_1esimd_1_1simd.html">sycl::ext::intel::esimd::simd</a>&lt; T, N *NElts &gt; pass_thru)</td></tr>
<tr class="separator:gabf942c19c0df072aaa9190aec2bb63b5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadb98fccf2646293870dadcf3c0137db2"><td class="memTemplParams" colspan="2">template&lt;typename T , int NElts = 1, lsc_data_size DS = lsc_data_size::default_size, cache_hint L1H = cache_hint::none, cache_hint L2H = cache_hint::none, int N, typename Toffset &gt; </td></tr>
<tr class="memitem:gadb98fccf2646293870dadcf3c0137db2"><td class="memTemplItemLeft" align="right" valign="top">__ESIMD_API std::enable_if_t&lt; std::is_integral_v&lt; Toffset &gt;, <a class="el" href="classsycl_1_1__V1_1_1ext_1_1intel_1_1esimd_1_1simd.html">sycl::ext::intel::esimd::simd</a>&lt; T, N *NElts &gt; &gt;&#160;</td><td class="memTemplItemRight" valign="bottom"><a class="el" href="group__sycl__esimd__memory__lsc.html#gadb98fccf2646293870dadcf3c0137db2">lsc_gather</a> (const T *p, Toffset offset, <a class="el" href="group__sycl__esimd__core__vectors.html#gabdf9f3ea8534fe5107b78fc8ae5509d3">sycl::ext::intel::esimd::simd_mask</a>&lt; N &gt; pred=1)</td></tr>
<tr class="separator:gadb98fccf2646293870dadcf3c0137db2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4ea0fd9f294b4c40f4bdedb03868e791"><td class="memTemplParams" colspan="2">template&lt;typename T , int NElts = 1, lsc_data_size DS = lsc_data_size::default_size, cache_hint L1H = cache_hint::none, cache_hint L2H = cache_hint::none, int N, typename Toffset &gt; </td></tr>
<tr class="memitem:ga4ea0fd9f294b4c40f4bdedb03868e791"><td class="memTemplItemLeft" align="right" valign="top">__ESIMD_API std::enable_if_t&lt; std::is_integral_v&lt; Toffset &gt;, <a class="el" href="classsycl_1_1__V1_1_1ext_1_1intel_1_1esimd_1_1simd.html">sycl::ext::intel::esimd::simd</a>&lt; T, N *NElts &gt; &gt;&#160;</td><td class="memTemplItemRight" valign="bottom"><a class="el" href="group__sycl__esimd__memory__lsc.html#ga4ea0fd9f294b4c40f4bdedb03868e791">lsc_gather</a> (const T *p, Toffset offset, <a class="el" href="group__sycl__esimd__core__vectors.html#gabdf9f3ea8534fe5107b78fc8ae5509d3">sycl::ext::intel::esimd::simd_mask</a>&lt; N &gt; pred, <a class="el" href="classsycl_1_1__V1_1_1ext_1_1intel_1_1esimd_1_1simd.html">sycl::ext::intel::esimd::simd</a>&lt; T, N *NElts &gt; pass_thru)</td></tr>
<tr class="separator:ga4ea0fd9f294b4c40f4bdedb03868e791"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga556ce3fe630fafba83af453226f57ae7"><td class="memTemplParams" colspan="2">template&lt;typename T , int NElts = 1, lsc_data_size DS = lsc_data_size::default_size, cache_hint L1H = cache_hint::none, cache_hint L2H = cache_hint::none, int N, typename AccessorTy &gt; </td></tr>
<tr class="memitem:ga556ce3fe630fafba83af453226f57ae7"><td class="memTemplItemLeft" align="right" valign="top">__ESIMD_API std::enable_if_t&lt; __ESIMD_DNS::is_device_accessor_with_v&lt; AccessorTy, __ESIMD_DNS::accessor_mode_cap::can_read &gt;, <a class="el" href="classsycl_1_1__V1_1_1ext_1_1intel_1_1esimd_1_1simd.html">sycl::ext::intel::esimd::simd</a>&lt; T, N *NElts &gt; &gt;&#160;</td><td class="memTemplItemRight" valign="bottom"><a class="el" href="group__sycl__esimd__memory__lsc.html#ga556ce3fe630fafba83af453226f57ae7">lsc_gather</a> (AccessorTy acc, <a class="el" href="classsycl_1_1__V1_1_1ext_1_1intel_1_1esimd_1_1simd.html">sycl::ext::intel::esimd::simd</a>&lt; __ESIMD_DNS::DeviceAccessorOffsetT, N &gt; offsets, <a class="el" href="group__sycl__esimd__core__vectors.html#gabdf9f3ea8534fe5107b78fc8ae5509d3">sycl::ext::intel::esimd::simd_mask</a>&lt; N &gt; pred=1)</td></tr>
<tr class="memdesc:ga556ce3fe630fafba83af453226f57ae7"><td class="mdescLeft">&#160;</td><td class="mdescRight">Accessor-based gather.  <a href="group__sycl__esimd__memory__lsc.html#ga556ce3fe630fafba83af453226f57ae7">More...</a><br /></td></tr>
<tr class="separator:ga556ce3fe630fafba83af453226f57ae7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5b1231989b18ba85720ebc09a7885a3d"><td class="memTemplParams" colspan="2">template&lt;typename T , int NElts = 1, lsc_data_size DS = lsc_data_size::default_size, cache_hint L1H = cache_hint::none, cache_hint L2H = cache_hint::none, int N, typename AccessorTy &gt; </td></tr>
<tr class="memitem:ga5b1231989b18ba85720ebc09a7885a3d"><td class="memTemplItemLeft" align="right" valign="top">__ESIMD_API std::enable_if_t&lt; __ESIMD_DNS::is_local_accessor_with_v&lt; AccessorTy, __ESIMD_DNS::accessor_mode_cap::can_read &gt;, <a class="el" href="classsycl_1_1__V1_1_1ext_1_1intel_1_1esimd_1_1simd.html">sycl::ext::intel::esimd::simd</a>&lt; T, N *NElts &gt; &gt;&#160;</td><td class="memTemplItemRight" valign="bottom"><a class="el" href="group__sycl__esimd__memory__lsc.html#ga5b1231989b18ba85720ebc09a7885a3d">lsc_gather</a> (AccessorTy acc, <a class="el" href="classsycl_1_1__V1_1_1ext_1_1intel_1_1esimd_1_1simd.html">sycl::ext::intel::esimd::simd</a>&lt; uint32_t, N &gt; offsets, <a class="el" href="group__sycl__esimd__core__vectors.html#gabdf9f3ea8534fe5107b78fc8ae5509d3">sycl::ext::intel::esimd::simd_mask</a>&lt; N &gt; pred=1)</td></tr>
<tr class="separator:ga5b1231989b18ba85720ebc09a7885a3d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabb05c22e655e661c97296763c7048335"><td class="memTemplParams" colspan="2">template&lt;typename T , int NElts = 1, lsc_data_size DS = lsc_data_size::default_size, cache_hint L1H = cache_hint::none, cache_hint L2H = cache_hint::none, int N, typename AccessorTy &gt; </td></tr>
<tr class="memitem:gabb05c22e655e661c97296763c7048335"><td class="memTemplItemLeft" align="right" valign="top">__ESIMD_API std::enable_if_t&lt; __ESIMD_DNS::is_device_accessor_with_v&lt; AccessorTy, __ESIMD_DNS::accessor_mode_cap::can_read &gt;, <a class="el" href="classsycl_1_1__V1_1_1ext_1_1intel_1_1esimd_1_1simd.html">sycl::ext::intel::esimd::simd</a>&lt; T, N *NElts &gt; &gt;&#160;</td><td class="memTemplItemRight" valign="bottom"><a class="el" href="group__sycl__esimd__memory__lsc.html#gabb05c22e655e661c97296763c7048335">lsc_gather</a> (AccessorTy acc, <a class="el" href="classsycl_1_1__V1_1_1ext_1_1intel_1_1esimd_1_1simd.html">sycl::ext::intel::esimd::simd</a>&lt; __ESIMD_DNS::DeviceAccessorOffsetT, N &gt; offsets, <a class="el" href="group__sycl__esimd__core__vectors.html#gabdf9f3ea8534fe5107b78fc8ae5509d3">sycl::ext::intel::esimd::simd_mask</a>&lt; N &gt; pred, <a class="el" href="classsycl_1_1__V1_1_1ext_1_1intel_1_1esimd_1_1simd.html">sycl::ext::intel::esimd::simd</a>&lt; T, N *NElts &gt; pass_thru)</td></tr>
<tr class="memdesc:gabb05c22e655e661c97296763c7048335"><td class="mdescLeft">&#160;</td><td class="mdescRight">Accessor-based gather.  <a href="group__sycl__esimd__memory__lsc.html#gabb05c22e655e661c97296763c7048335">More...</a><br /></td></tr>
<tr class="separator:gabb05c22e655e661c97296763c7048335"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga27f961f0811e7e76f9db20855887728a"><td class="memTemplParams" colspan="2">template&lt;typename T , int NElts = 1, lsc_data_size DS = lsc_data_size::default_size, cache_hint L1H = cache_hint::none, cache_hint L2H = cache_hint::none, int N, typename AccessorTy &gt; </td></tr>
<tr class="memitem:ga27f961f0811e7e76f9db20855887728a"><td class="memTemplItemLeft" align="right" valign="top">__ESIMD_API std::enable_if_t&lt; sycl::detail::acc_properties::is_local_accessor_v&lt; AccessorTy &gt;, <a class="el" href="classsycl_1_1__V1_1_1ext_1_1intel_1_1esimd_1_1simd.html">sycl::ext::intel::esimd::simd</a>&lt; T, N *NElts &gt; &gt;&#160;</td><td class="memTemplItemRight" valign="bottom"><a class="el" href="group__sycl__esimd__memory__lsc.html#ga27f961f0811e7e76f9db20855887728a">lsc_gather</a> (AccessorTy acc, <a class="el" href="classsycl_1_1__V1_1_1ext_1_1intel_1_1esimd_1_1simd.html">sycl::ext::intel::esimd::simd</a>&lt; uint32_t, N &gt; offsets, <a class="el" href="group__sycl__esimd__core__vectors.html#gabdf9f3ea8534fe5107b78fc8ae5509d3">sycl::ext::intel::esimd::simd_mask</a>&lt; N &gt; pred, <a class="el" href="classsycl_1_1__V1_1_1ext_1_1intel_1_1esimd_1_1simd.html">sycl::ext::intel::esimd::simd</a>&lt; T, N *NElts &gt; pass_thru)</td></tr>
<tr class="separator:ga27f961f0811e7e76f9db20855887728a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad74ae0d9eecc990e01f1fb66188d6341"><td class="memTemplParams" colspan="2">template&lt;typename T , int NElts, lsc_data_size DS = lsc_data_size::default_size, cache_hint L1H = cache_hint::none, cache_hint L2H = cache_hint::none, typename FlagsT  = __ESIMD_DNS::dqword_element_aligned_tag&gt; </td></tr>
<tr class="memitem:gad74ae0d9eecc990e01f1fb66188d6341"><td class="memTemplItemLeft" align="right" valign="top">__ESIMD_API std::enable_if_t&lt; <a class="el" href="std_2experimental_2simd_8hpp.html#a78a28e5bfbe3a0f2cbc16b706346988b">sycl::ext::intel::esimd::is_simd_flag_type_v</a>&lt; FlagsT &gt;, <a class="el" href="classsycl_1_1__V1_1_1ext_1_1intel_1_1esimd_1_1simd.html">sycl::ext::intel::esimd::simd</a>&lt; T, NElts &gt; &gt;&#160;</td><td class="memTemplItemRight" valign="bottom"><a class="el" href="group__sycl__esimd__memory__lsc.html#gad74ae0d9eecc990e01f1fb66188d6341">lsc_block_load</a> (const T *p, <a class="el" href="group__sycl__esimd__core__vectors.html#gabdf9f3ea8534fe5107b78fc8ae5509d3">sycl::ext::intel::esimd::simd_mask</a>&lt; 1 &gt; pred=1, FlagsT={})</td></tr>
<tr class="memdesc:gad74ae0d9eecc990e01f1fb66188d6341"><td class="mdescLeft">&#160;</td><td class="mdescRight">USM pointer transposed gather with 1 channel.  <a href="group__sycl__esimd__memory__lsc.html#gad74ae0d9eecc990e01f1fb66188d6341">More...</a><br /></td></tr>
<tr class="separator:gad74ae0d9eecc990e01f1fb66188d6341"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga09b4479d454c636a7303589b29b4c918"><td class="memTemplParams" colspan="2">template&lt;typename T , int NElts, lsc_data_size DS = lsc_data_size::default_size, cache_hint L1H = cache_hint::none, cache_hint L2H = cache_hint::none, typename FlagsT  = __ESIMD_DNS::dqword_element_aligned_tag&gt; </td></tr>
<tr class="memitem:ga09b4479d454c636a7303589b29b4c918"><td class="memTemplItemLeft" align="right" valign="top">__ESIMD_API std::enable_if_t&lt; <a class="el" href="std_2experimental_2simd_8hpp.html#a78a28e5bfbe3a0f2cbc16b706346988b">sycl::ext::intel::esimd::is_simd_flag_type_v</a>&lt; FlagsT &gt;, <a class="el" href="classsycl_1_1__V1_1_1ext_1_1intel_1_1esimd_1_1simd.html">sycl::ext::intel::esimd::simd</a>&lt; T, NElts &gt; &gt;&#160;</td><td class="memTemplItemRight" valign="bottom"><a class="el" href="group__sycl__esimd__memory__lsc.html#ga09b4479d454c636a7303589b29b4c918">lsc_block_load</a> (const T *p, FlagsT)</td></tr>
<tr class="memdesc:ga09b4479d454c636a7303589b29b4c918"><td class="mdescLeft">&#160;</td><td class="mdescRight">A variation of lsc_block_load without predicate parameter to simplify use of alignment parameter.  <a href="group__sycl__esimd__memory__lsc.html#ga09b4479d454c636a7303589b29b4c918">More...</a><br /></td></tr>
<tr class="separator:ga09b4479d454c636a7303589b29b4c918"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa7299858491b41fee71ce8bcca46303d"><td class="memTemplParams" colspan="2">template&lt;typename T , int NElts, lsc_data_size DS = lsc_data_size::default_size, cache_hint L1H = cache_hint::none, cache_hint L2H = cache_hint::none, typename FlagsT  = __ESIMD_DNS::dqword_element_aligned_tag&gt; </td></tr>
<tr class="memitem:gaa7299858491b41fee71ce8bcca46303d"><td class="memTemplItemLeft" align="right" valign="top">__ESIMD_API std::enable_if_t&lt; <a class="el" href="std_2experimental_2simd_8hpp.html#a78a28e5bfbe3a0f2cbc16b706346988b">sycl::ext::intel::esimd::is_simd_flag_type_v</a>&lt; FlagsT &gt;, <a class="el" href="classsycl_1_1__V1_1_1ext_1_1intel_1_1esimd_1_1simd.html">sycl::ext::intel::esimd::simd</a>&lt; T, NElts &gt; &gt;&#160;</td><td class="memTemplItemRight" valign="bottom"><a class="el" href="group__sycl__esimd__memory__lsc.html#gaa7299858491b41fee71ce8bcca46303d">lsc_block_load</a> (const T *p, <a class="el" href="group__sycl__esimd__core__vectors.html#gabdf9f3ea8534fe5107b78fc8ae5509d3">sycl::ext::intel::esimd::simd_mask</a>&lt; 1 &gt; pred, <a class="el" href="classsycl_1_1__V1_1_1ext_1_1intel_1_1esimd_1_1simd.html">sycl::ext::intel::esimd::simd</a>&lt; T, NElts &gt; pass_thru, FlagsT={})</td></tr>
<tr class="memdesc:gaa7299858491b41fee71ce8bcca46303d"><td class="mdescLeft">&#160;</td><td class="mdescRight">USM pointer transposed gather with 1 channel.  <a href="group__sycl__esimd__memory__lsc.html#gaa7299858491b41fee71ce8bcca46303d">More...</a><br /></td></tr>
<tr class="separator:gaa7299858491b41fee71ce8bcca46303d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga305ea746f956a5bebccd2556e2702134"><td class="memTemplParams" colspan="2">template&lt;typename T , int NElts, lsc_data_size DS = lsc_data_size::default_size, cache_hint L1H = cache_hint::none, cache_hint L2H = cache_hint::none, typename AccessorTy , typename FlagsT  = __ESIMD_DNS::dqword_element_aligned_tag&gt; </td></tr>
<tr class="memitem:ga305ea746f956a5bebccd2556e2702134"><td class="memTemplItemLeft" align="right" valign="top">__ESIMD_API std::enable_if_t&lt; __ESIMD_DNS::is_device_accessor_with_v&lt; AccessorTy, __ESIMD_DNS::accessor_mode_cap::can_read &gt; &amp;&amp;<a class="el" href="std_2experimental_2simd_8hpp.html#a78a28e5bfbe3a0f2cbc16b706346988b">sycl::ext::intel::esimd::is_simd_flag_type_v</a>&lt; FlagsT &gt;, <a class="el" href="classsycl_1_1__V1_1_1ext_1_1intel_1_1esimd_1_1simd.html">sycl::ext::intel::esimd::simd</a>&lt; T, NElts &gt; &gt;&#160;</td><td class="memTemplItemRight" valign="bottom"><a class="el" href="group__sycl__esimd__memory__lsc.html#ga305ea746f956a5bebccd2556e2702134">lsc_block_load</a> (AccessorTy acc, __ESIMD_DNS::DeviceAccessorOffsetT offset, <a class="el" href="group__sycl__esimd__core__vectors.html#gabdf9f3ea8534fe5107b78fc8ae5509d3">sycl::ext::intel::esimd::simd_mask</a>&lt; 1 &gt; pred=1, FlagsT flags=FlagsT{})</td></tr>
<tr class="memdesc:ga305ea746f956a5bebccd2556e2702134"><td class="mdescLeft">&#160;</td><td class="mdescRight">Accessor-based transposed gather with 1 channel.  <a href="group__sycl__esimd__memory__lsc.html#ga305ea746f956a5bebccd2556e2702134">More...</a><br /></td></tr>
<tr class="separator:ga305ea746f956a5bebccd2556e2702134"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4c661e1184af6512e7d58160567ee928"><td class="memTemplParams" colspan="2">template&lt;typename T , int NElts, lsc_data_size DS = lsc_data_size::default_size, cache_hint L1H = cache_hint::none, cache_hint L2H = cache_hint::none, typename AccessorTy , typename FlagsT  = __ESIMD_DNS::dqword_element_aligned_tag&gt; </td></tr>
<tr class="memitem:ga4c661e1184af6512e7d58160567ee928"><td class="memTemplItemLeft" align="right" valign="top">__ESIMD_API std::enable_if_t&lt; __ESIMD_DNS::is_local_accessor_with_v&lt; AccessorTy, __ESIMD_DNS::accessor_mode_cap::can_read &gt; &amp;&amp;<a class="el" href="std_2experimental_2simd_8hpp.html#a78a28e5bfbe3a0f2cbc16b706346988b">sycl::ext::intel::esimd::is_simd_flag_type_v</a>&lt; FlagsT &gt;, <a class="el" href="classsycl_1_1__V1_1_1ext_1_1intel_1_1esimd_1_1simd.html">sycl::ext::intel::esimd::simd</a>&lt; T, NElts &gt; &gt;&#160;</td><td class="memTemplItemRight" valign="bottom"><a class="el" href="group__sycl__esimd__memory__lsc.html#ga4c661e1184af6512e7d58160567ee928">lsc_block_load</a> (AccessorTy acc, uint32_t offset, <a class="el" href="group__sycl__esimd__core__vectors.html#gabdf9f3ea8534fe5107b78fc8ae5509d3">sycl::ext::intel::esimd::simd_mask</a>&lt; 1 &gt; pred=1, FlagsT flags=FlagsT{})</td></tr>
<tr class="separator:ga4c661e1184af6512e7d58160567ee928"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3ed0994c99b6ceb4b1bee794cda2295c"><td class="memTemplParams" colspan="2">template&lt;typename T , int NElts, lsc_data_size DS = lsc_data_size::default_size, cache_hint L1H = cache_hint::none, cache_hint L2H = cache_hint::none, typename AccessorTy , typename FlagsT  = __ESIMD_DNS::dqword_element_aligned_tag&gt; </td></tr>
<tr class="memitem:ga3ed0994c99b6ceb4b1bee794cda2295c"><td class="memTemplItemLeft" align="right" valign="top">__ESIMD_API std::enable_if_t&lt; __ESIMD_DNS::is_device_accessor_with_v&lt; AccessorTy, __ESIMD_DNS::accessor_mode_cap::can_read &gt; &amp;&amp;<a class="el" href="std_2experimental_2simd_8hpp.html#a78a28e5bfbe3a0f2cbc16b706346988b">sycl::ext::intel::esimd::is_simd_flag_type_v</a>&lt; FlagsT &gt;, <a class="el" href="classsycl_1_1__V1_1_1ext_1_1intel_1_1esimd_1_1simd.html">sycl::ext::intel::esimd::simd</a>&lt; T, NElts &gt; &gt;&#160;</td><td class="memTemplItemRight" valign="bottom"><a class="el" href="group__sycl__esimd__memory__lsc.html#ga3ed0994c99b6ceb4b1bee794cda2295c">lsc_block_load</a> (AccessorTy acc, __ESIMD_DNS::DeviceAccessorOffsetT offset, FlagsT flags)</td></tr>
<tr class="memdesc:ga3ed0994c99b6ceb4b1bee794cda2295c"><td class="mdescLeft">&#160;</td><td class="mdescRight">A variation of lsc_block_load without predicate parameter to simplify use of alignment parameter.  <a href="group__sycl__esimd__memory__lsc.html#ga3ed0994c99b6ceb4b1bee794cda2295c">More...</a><br /></td></tr>
<tr class="separator:ga3ed0994c99b6ceb4b1bee794cda2295c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga77c9dba36c57cdeb58c182752ca8d297"><td class="memTemplParams" colspan="2">template&lt;typename T , int NElts, lsc_data_size DS = lsc_data_size::default_size, cache_hint L1H = cache_hint::none, cache_hint L2H = cache_hint::none, typename AccessorTy , typename FlagsT  = __ESIMD_DNS::dqword_element_aligned_tag&gt; </td></tr>
<tr class="memitem:ga77c9dba36c57cdeb58c182752ca8d297"><td class="memTemplItemLeft" align="right" valign="top">__ESIMD_API std::enable_if_t&lt; __ESIMD_DNS::is_local_accessor_with_v&lt; AccessorTy, __ESIMD_DNS::accessor_mode_cap::can_read &gt; &amp;&amp;<a class="el" href="std_2experimental_2simd_8hpp.html#a78a28e5bfbe3a0f2cbc16b706346988b">sycl::ext::intel::esimd::is_simd_flag_type_v</a>&lt; FlagsT &gt;, <a class="el" href="classsycl_1_1__V1_1_1ext_1_1intel_1_1esimd_1_1simd.html">sycl::ext::intel::esimd::simd</a>&lt; T, NElts &gt; &gt;&#160;</td><td class="memTemplItemRight" valign="bottom"><a class="el" href="group__sycl__esimd__memory__lsc.html#ga77c9dba36c57cdeb58c182752ca8d297">lsc_block_load</a> (AccessorTy acc, uint32_t offset, FlagsT flags)</td></tr>
<tr class="separator:ga77c9dba36c57cdeb58c182752ca8d297"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga78c396fe999c00ad10a025280cd56a6f"><td class="memTemplParams" colspan="2">template&lt;typename T , int NElts, lsc_data_size DS = lsc_data_size::default_size, cache_hint L1H = cache_hint::none, cache_hint L2H = cache_hint::none, typename AccessorTy , typename FlagsT  = __ESIMD_DNS::dqword_element_aligned_tag&gt; </td></tr>
<tr class="memitem:ga78c396fe999c00ad10a025280cd56a6f"><td class="memTemplItemLeft" align="right" valign="top">__ESIMD_API std::enable_if_t&lt; __ESIMD_DNS::is_device_accessor_with_v&lt; AccessorTy, __ESIMD_DNS::accessor_mode_cap::can_read &gt; &amp;&amp;<a class="el" href="std_2experimental_2simd_8hpp.html#a78a28e5bfbe3a0f2cbc16b706346988b">sycl::ext::intel::esimd::is_simd_flag_type_v</a>&lt; FlagsT &gt;, <a class="el" href="classsycl_1_1__V1_1_1ext_1_1intel_1_1esimd_1_1simd.html">sycl::ext::intel::esimd::simd</a>&lt; T, NElts &gt; &gt;&#160;</td><td class="memTemplItemRight" valign="bottom"><a class="el" href="group__sycl__esimd__memory__lsc.html#ga78c396fe999c00ad10a025280cd56a6f">lsc_block_load</a> (AccessorTy acc, __ESIMD_DNS::DeviceAccessorOffsetT offset, <a class="el" href="group__sycl__esimd__core__vectors.html#gabdf9f3ea8534fe5107b78fc8ae5509d3">sycl::ext::intel::esimd::simd_mask</a>&lt; 1 &gt; pred, <a class="el" href="classsycl_1_1__V1_1_1ext_1_1intel_1_1esimd_1_1simd.html">sycl::ext::intel::esimd::simd</a>&lt; T, NElts &gt; pass_thru, FlagsT={})</td></tr>
<tr class="memdesc:ga78c396fe999c00ad10a025280cd56a6f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Accessor-based transposed gather with 1 channel.  <a href="group__sycl__esimd__memory__lsc.html#ga78c396fe999c00ad10a025280cd56a6f">More...</a><br /></td></tr>
<tr class="separator:ga78c396fe999c00ad10a025280cd56a6f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3a50bd14adab8f1095ce0f454c33aef9"><td class="memTemplParams" colspan="2">template&lt;typename T , int NElts, lsc_data_size DS = lsc_data_size::default_size, cache_hint L1H = cache_hint::none, cache_hint L2H = cache_hint::none, typename AccessorTy , typename FlagsT  = __ESIMD_DNS::dqword_element_aligned_tag&gt; </td></tr>
<tr class="memitem:ga3a50bd14adab8f1095ce0f454c33aef9"><td class="memTemplItemLeft" align="right" valign="top">__ESIMD_API std::enable_if_t&lt; __ESIMD_DNS::is_local_accessor_with_v&lt; AccessorTy, __ESIMD_DNS::accessor_mode_cap::can_read &gt; &amp;&amp;<a class="el" href="std_2experimental_2simd_8hpp.html#a78a28e5bfbe3a0f2cbc16b706346988b">sycl::ext::intel::esimd::is_simd_flag_type_v</a>&lt; FlagsT &gt;, <a class="el" href="classsycl_1_1__V1_1_1ext_1_1intel_1_1esimd_1_1simd.html">sycl::ext::intel::esimd::simd</a>&lt; T, NElts &gt; &gt;&#160;</td><td class="memTemplItemRight" valign="bottom"><a class="el" href="group__sycl__esimd__memory__lsc.html#ga3a50bd14adab8f1095ce0f454c33aef9">lsc_block_load</a> (AccessorTy acc, uint32_t offset, <a class="el" href="group__sycl__esimd__core__vectors.html#gabdf9f3ea8534fe5107b78fc8ae5509d3">sycl::ext::intel::esimd::simd_mask</a>&lt; 1 &gt; pred, <a class="el" href="classsycl_1_1__V1_1_1ext_1_1intel_1_1esimd_1_1simd.html">sycl::ext::intel::esimd::simd</a>&lt; T, NElts &gt; pass_thru, FlagsT flags=FlagsT{})</td></tr>
<tr class="separator:ga3a50bd14adab8f1095ce0f454c33aef9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2b39366f8a774ff152b750cfd8d2cd07"><td class="memTemplParams" colspan="2">template&lt;typename T , int NElts = 1, lsc_data_size DS = lsc_data_size::default_size, cache_hint L1H = cache_hint::none, cache_hint L2H = cache_hint::none, int N, typename Toffset &gt; </td></tr>
<tr class="memitem:ga2b39366f8a774ff152b750cfd8d2cd07"><td class="memTemplItemLeft" align="right" valign="top">__ESIMD_API void&#160;</td><td class="memTemplItemRight" valign="bottom"><a class="el" href="group__sycl__esimd__memory__lsc.html#ga2b39366f8a774ff152b750cfd8d2cd07">lsc_prefetch</a> (const T *p, <a class="el" href="classsycl_1_1__V1_1_1ext_1_1intel_1_1esimd_1_1simd.html">sycl::ext::intel::esimd::simd</a>&lt; Toffset, N &gt; offsets, <a class="el" href="group__sycl__esimd__core__vectors.html#gabdf9f3ea8534fe5107b78fc8ae5509d3">sycl::ext::intel::esimd::simd_mask</a>&lt; N &gt; pred=1)</td></tr>
<tr class="memdesc:ga2b39366f8a774ff152b750cfd8d2cd07"><td class="mdescLeft">&#160;</td><td class="mdescRight">USM pointer prefetch gather.  <a href="group__sycl__esimd__memory__lsc.html#ga2b39366f8a774ff152b750cfd8d2cd07">More...</a><br /></td></tr>
<tr class="separator:ga2b39366f8a774ff152b750cfd8d2cd07"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5e954daee63bbca4dff392a7de3b3f0d"><td class="memTemplParams" colspan="2">template&lt;typename T , int NElts = 1, lsc_data_size DS = lsc_data_size::default_size, cache_hint L1H = cache_hint::none, cache_hint L2H = cache_hint::none, int N, typename OffsetObjT , typename RegionTy &gt; </td></tr>
<tr class="memitem:ga5e954daee63bbca4dff392a7de3b3f0d"><td class="memTemplItemLeft" align="right" valign="top">__ESIMD_API void&#160;</td><td class="memTemplItemRight" valign="bottom"><a class="el" href="group__sycl__esimd__memory__lsc.html#ga5e954daee63bbca4dff392a7de3b3f0d">lsc_prefetch</a> (const T *p, <a class="el" href="classsycl_1_1__V1_1_1ext_1_1intel_1_1esimd_1_1simd__view.html">sycl::ext::intel::esimd::simd_view</a>&lt; OffsetObjT, RegionTy &gt; offsets, <a class="el" href="group__sycl__esimd__core__vectors.html#gabdf9f3ea8534fe5107b78fc8ae5509d3">sycl::ext::intel::esimd::simd_mask</a>&lt; N &gt; pred=1)</td></tr>
<tr class="separator:ga5e954daee63bbca4dff392a7de3b3f0d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga716d4a18216f616bff2c724147bd149a"><td class="memTemplParams" colspan="2">template&lt;typename T , int NElts = 1, lsc_data_size DS = lsc_data_size::default_size, cache_hint L1H = cache_hint::none, cache_hint L2H = cache_hint::none, int N, typename Toffset &gt; </td></tr>
<tr class="memitem:ga716d4a18216f616bff2c724147bd149a"><td class="memTemplItemLeft" align="right" valign="top">__ESIMD_API std::enable_if_t&lt; std::is_integral_v&lt; Toffset &gt; &gt;&#160;</td><td class="memTemplItemRight" valign="bottom"><a class="el" href="group__sycl__esimd__memory__lsc.html#ga716d4a18216f616bff2c724147bd149a">lsc_prefetch</a> (const T *p, Toffset offset, <a class="el" href="group__sycl__esimd__core__vectors.html#gabdf9f3ea8534fe5107b78fc8ae5509d3">sycl::ext::intel::esimd::simd_mask</a>&lt; N &gt; pred=1)</td></tr>
<tr class="separator:ga716d4a18216f616bff2c724147bd149a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaec1c743f49f7b2e00c07180eaed0aabc"><td class="memTemplParams" colspan="2">template&lt;typename T , int NElts = 1, lsc_data_size DS = lsc_data_size::default_size, cache_hint L1H = cache_hint::none, cache_hint L2H = cache_hint::none, typename FlagsT  = __ESIMD_DNS::dqword_element_aligned_tag&gt; </td></tr>
<tr class="memitem:gaec1c743f49f7b2e00c07180eaed0aabc"><td class="memTemplItemLeft" align="right" valign="top">__ESIMD_API std::enable_if_t&lt; <a class="el" href="std_2experimental_2simd_8hpp.html#a78a28e5bfbe3a0f2cbc16b706346988b">sycl::ext::intel::esimd::is_simd_flag_type_v</a>&lt; FlagsT &gt; &gt;&#160;</td><td class="memTemplItemRight" valign="bottom"><a class="el" href="group__sycl__esimd__memory__lsc.html#gaec1c743f49f7b2e00c07180eaed0aabc">lsc_prefetch</a> (const T *p, FlagsT={})</td></tr>
<tr class="memdesc:gaec1c743f49f7b2e00c07180eaed0aabc"><td class="mdescLeft">&#160;</td><td class="mdescRight">USM pointer prefetch transposed gather with 1 channel.  <a href="group__sycl__esimd__memory__lsc.html#gaec1c743f49f7b2e00c07180eaed0aabc">More...</a><br /></td></tr>
<tr class="separator:gaec1c743f49f7b2e00c07180eaed0aabc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa857d3d1056ffb7ed5215d34106c23a0"><td class="memTemplParams" colspan="2">template&lt;typename T , int NElts = 1, lsc_data_size DS = lsc_data_size::default_size, cache_hint L1H = cache_hint::none, cache_hint L2H = cache_hint::none, int N, typename AccessorTy &gt; </td></tr>
<tr class="memitem:gaa857d3d1056ffb7ed5215d34106c23a0"><td class="memTemplItemLeft" align="right" valign="top">__ESIMD_API std::enable_if_t&lt; __ESIMD_DNS::is_device_accessor_with_v&lt; AccessorTy, __ESIMD_DNS::accessor_mode_cap::can_read &gt; &gt;&#160;</td><td class="memTemplItemRight" valign="bottom"><a class="el" href="group__sycl__esimd__memory__lsc.html#gaa857d3d1056ffb7ed5215d34106c23a0">lsc_prefetch</a> (AccessorTy acc, <a class="el" href="classsycl_1_1__V1_1_1ext_1_1intel_1_1esimd_1_1simd.html">sycl::ext::intel::esimd::simd</a>&lt; __ESIMD_DNS::DeviceAccessorOffsetT, N &gt; offsets, <a class="el" href="group__sycl__esimd__core__vectors.html#gabdf9f3ea8534fe5107b78fc8ae5509d3">sycl::ext::intel::esimd::simd_mask</a>&lt; N &gt; pred=1)</td></tr>
<tr class="memdesc:gaa857d3d1056ffb7ed5215d34106c23a0"><td class="mdescLeft">&#160;</td><td class="mdescRight">Accessor-based prefetch gather.  <a href="group__sycl__esimd__memory__lsc.html#gaa857d3d1056ffb7ed5215d34106c23a0">More...</a><br /></td></tr>
<tr class="separator:gaa857d3d1056ffb7ed5215d34106c23a0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaed205c44626e2ab0879b3fc5a69138bc"><td class="memTemplParams" colspan="2">template&lt;typename T , int NElts = 1, lsc_data_size DS = lsc_data_size::default_size, cache_hint L1H = cache_hint::none, cache_hint L2H = cache_hint::none, typename FlagsT  = __ESIMD_DNS::dqword_element_aligned_tag, typename AccessorTy &gt; </td></tr>
<tr class="memitem:gaed205c44626e2ab0879b3fc5a69138bc"><td class="memTemplItemLeft" align="right" valign="top">__ESIMD_API std::enable_if_t&lt; __ESIMD_DNS::is_device_accessor_with_v&lt; AccessorTy, __ESIMD_DNS::accessor_mode_cap::can_read &gt; &amp;&amp;<a class="el" href="std_2experimental_2simd_8hpp.html#a78a28e5bfbe3a0f2cbc16b706346988b">sycl::ext::intel::esimd::is_simd_flag_type_v</a>&lt; FlagsT &gt; &gt;&#160;</td><td class="memTemplItemRight" valign="bottom"><a class="el" href="group__sycl__esimd__memory__lsc.html#gaed205c44626e2ab0879b3fc5a69138bc">lsc_prefetch</a> (AccessorTy acc, __ESIMD_DNS::DeviceAccessorOffsetT offset, FlagsT flags=FlagsT{})</td></tr>
<tr class="memdesc:gaed205c44626e2ab0879b3fc5a69138bc"><td class="mdescLeft">&#160;</td><td class="mdescRight">Accessor-based transposed prefetch gather with 1 channel.  <a href="group__sycl__esimd__memory__lsc.html#gaed205c44626e2ab0879b3fc5a69138bc">More...</a><br /></td></tr>
<tr class="separator:gaed205c44626e2ab0879b3fc5a69138bc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga51841452071a8b53e530194a3fce6237"><td class="memTemplParams" colspan="2">template&lt;typename T , int NElts = 1, lsc_data_size DS = lsc_data_size::default_size, int N&gt; </td></tr>
<tr class="memitem:ga51841452071a8b53e530194a3fce6237"><td class="memTemplItemLeft" align="right" valign="top">__ESIMD_API void&#160;</td><td class="memTemplItemRight" valign="bottom"><a class="el" href="group__sycl__esimd__memory__lsc.html#ga51841452071a8b53e530194a3fce6237">lsc_slm_scatter</a> (<a class="el" href="classsycl_1_1__V1_1_1ext_1_1intel_1_1esimd_1_1simd.html">sycl::ext::intel::esimd::simd</a>&lt; uint32_t, N &gt; offsets, <a class="el" href="classsycl_1_1__V1_1_1ext_1_1intel_1_1esimd_1_1simd.html">sycl::ext::intel::esimd::simd</a>&lt; T, N *NElts &gt; vals, <a class="el" href="group__sycl__esimd__core__vectors.html#gabdf9f3ea8534fe5107b78fc8ae5509d3">sycl::ext::intel::esimd::simd_mask</a>&lt; N &gt; pred=1)</td></tr>
<tr class="memdesc:ga51841452071a8b53e530194a3fce6237"><td class="mdescLeft">&#160;</td><td class="mdescRight">SLM scatter.  <a href="group__sycl__esimd__memory__lsc.html#ga51841452071a8b53e530194a3fce6237">More...</a><br /></td></tr>
<tr class="separator:ga51841452071a8b53e530194a3fce6237"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga297e98ccc4e2d12445f4fdcf49c4e9a3"><td class="memTemplParams" colspan="2">template&lt;typename T , int NElts, lsc_data_size DS = lsc_data_size::default_size, typename FlagsT  = __ESIMD_DNS::dqword_element_aligned_tag&gt; </td></tr>
<tr class="memitem:ga297e98ccc4e2d12445f4fdcf49c4e9a3"><td class="memTemplItemLeft" align="right" valign="top">__ESIMD_API void&#160;</td><td class="memTemplItemRight" valign="bottom"><a class="el" href="group__sycl__esimd__memory__lsc.html#ga297e98ccc4e2d12445f4fdcf49c4e9a3">lsc_slm_block_store</a> (uint32_t offset, <a class="el" href="classsycl_1_1__V1_1_1ext_1_1intel_1_1esimd_1_1simd.html">sycl::ext::intel::esimd::simd</a>&lt; T, NElts &gt; vals, FlagsT flags=FlagsT{})</td></tr>
<tr class="memdesc:ga297e98ccc4e2d12445f4fdcf49c4e9a3"><td class="mdescLeft">&#160;</td><td class="mdescRight">Transposed SLM scatter with 1 channel.  <a href="group__sycl__esimd__memory__lsc.html#ga297e98ccc4e2d12445f4fdcf49c4e9a3">More...</a><br /></td></tr>
<tr class="separator:ga297e98ccc4e2d12445f4fdcf49c4e9a3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad8081477c17d72f2ee4d7dad4397d88f"><td class="memTemplParams" colspan="2">template&lt;typename T , int NElts = 1, lsc_data_size DS = lsc_data_size::default_size, cache_hint L1H = cache_hint::none, cache_hint L2H = cache_hint::none, int N, typename Toffset &gt; </td></tr>
<tr class="memitem:gad8081477c17d72f2ee4d7dad4397d88f"><td class="memTemplItemLeft" align="right" valign="top">__ESIMD_API void&#160;</td><td class="memTemplItemRight" valign="bottom"><a class="el" href="group__sycl__esimd__memory__lsc.html#gad8081477c17d72f2ee4d7dad4397d88f">lsc_scatter</a> (T *p, <a class="el" href="classsycl_1_1__V1_1_1ext_1_1intel_1_1esimd_1_1simd.html">sycl::ext::intel::esimd::simd</a>&lt; Toffset, N &gt; offsets, <a class="el" href="classsycl_1_1__V1_1_1ext_1_1intel_1_1esimd_1_1simd.html">sycl::ext::intel::esimd::simd</a>&lt; T, N *NElts &gt; vals, <a class="el" href="group__sycl__esimd__core__vectors.html#gabdf9f3ea8534fe5107b78fc8ae5509d3">sycl::ext::intel::esimd::simd_mask</a>&lt; N &gt; pred=1)</td></tr>
<tr class="memdesc:gad8081477c17d72f2ee4d7dad4397d88f"><td class="mdescLeft">&#160;</td><td class="mdescRight">USM pointer scatter.  <a href="group__sycl__esimd__memory__lsc.html#gad8081477c17d72f2ee4d7dad4397d88f">More...</a><br /></td></tr>
<tr class="separator:gad8081477c17d72f2ee4d7dad4397d88f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab4cae892bebf2dcfb6c332909f415e8e"><td class="memTemplParams" colspan="2">template&lt;typename T , int NElts = 1, lsc_data_size DS = lsc_data_size::default_size, cache_hint L1H = cache_hint::none, cache_hint L2H = cache_hint::none, int N, typename OffsetObjT , typename RegionTy &gt; </td></tr>
<tr class="memitem:gab4cae892bebf2dcfb6c332909f415e8e"><td class="memTemplItemLeft" align="right" valign="top">__ESIMD_API void&#160;</td><td class="memTemplItemRight" valign="bottom"><a class="el" href="group__sycl__esimd__memory__lsc.html#gab4cae892bebf2dcfb6c332909f415e8e">lsc_scatter</a> (T *p, <a class="el" href="classsycl_1_1__V1_1_1ext_1_1intel_1_1esimd_1_1simd__view.html">sycl::ext::intel::esimd::simd_view</a>&lt; OffsetObjT, RegionTy &gt; offsets, <a class="el" href="classsycl_1_1__V1_1_1ext_1_1intel_1_1esimd_1_1simd.html">sycl::ext::intel::esimd::simd</a>&lt; T, N *NElts &gt; vals, <a class="el" href="group__sycl__esimd__core__vectors.html#gabdf9f3ea8534fe5107b78fc8ae5509d3">sycl::ext::intel::esimd::simd_mask</a>&lt; N &gt; pred=1)</td></tr>
<tr class="separator:gab4cae892bebf2dcfb6c332909f415e8e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad36aad80d84d6f7133bdfdeb1f24a41e"><td class="memTemplParams" colspan="2">template&lt;typename T , int NElts = 1, lsc_data_size DS = lsc_data_size::default_size, cache_hint L1H = cache_hint::none, cache_hint L2H = cache_hint::none, int N, typename Toffset &gt; </td></tr>
<tr class="memitem:gad36aad80d84d6f7133bdfdeb1f24a41e"><td class="memTemplItemLeft" align="right" valign="top">__ESIMD_API std::enable_if_t&lt; std::is_integral_v&lt; Toffset &gt; &amp;&amp;N==1 &gt;&#160;</td><td class="memTemplItemRight" valign="bottom"><a class="el" href="group__sycl__esimd__memory__lsc.html#gad36aad80d84d6f7133bdfdeb1f24a41e">lsc_scatter</a> (T *p, Toffset offset, <a class="el" href="classsycl_1_1__V1_1_1ext_1_1intel_1_1esimd_1_1simd.html">sycl::ext::intel::esimd::simd</a>&lt; T, N *NElts &gt; vals, <a class="el" href="group__sycl__esimd__core__vectors.html#gabdf9f3ea8534fe5107b78fc8ae5509d3">sycl::ext::intel::esimd::simd_mask</a>&lt; N &gt; pred=1)</td></tr>
<tr class="separator:gad36aad80d84d6f7133bdfdeb1f24a41e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf3dd941ed899a312b4093d5ef1c5f7a8"><td class="memTemplParams" colspan="2">template&lt;typename T , int NElts = 1, lsc_data_size DS = lsc_data_size::default_size, cache_hint L1H = cache_hint::none, cache_hint L2H = cache_hint::none, int N, typename AccessorTy &gt; </td></tr>
<tr class="memitem:gaf3dd941ed899a312b4093d5ef1c5f7a8"><td class="memTemplItemLeft" align="right" valign="top">__ESIMD_API std::enable_if_t&lt; __ESIMD_DNS::is_device_accessor_with_v&lt; AccessorTy, __ESIMD_DNS::accessor_mode_cap::can_write &gt; &gt;&#160;</td><td class="memTemplItemRight" valign="bottom"><a class="el" href="group__sycl__esimd__memory__lsc.html#gaf3dd941ed899a312b4093d5ef1c5f7a8">lsc_scatter</a> (AccessorTy acc, <a class="el" href="classsycl_1_1__V1_1_1ext_1_1intel_1_1esimd_1_1simd.html">sycl::ext::intel::esimd::simd</a>&lt; __ESIMD_DNS::DeviceAccessorOffsetT, N &gt; offsets, <a class="el" href="classsycl_1_1__V1_1_1ext_1_1intel_1_1esimd_1_1simd.html">sycl::ext::intel::esimd::simd</a>&lt; T, N *NElts &gt; vals, <a class="el" href="group__sycl__esimd__core__vectors.html#gabdf9f3ea8534fe5107b78fc8ae5509d3">sycl::ext::intel::esimd::simd_mask</a>&lt; N &gt; pred=1)</td></tr>
<tr class="memdesc:gaf3dd941ed899a312b4093d5ef1c5f7a8"><td class="mdescLeft">&#160;</td><td class="mdescRight">Accessor-based scatter.  <a href="group__sycl__esimd__memory__lsc.html#gaf3dd941ed899a312b4093d5ef1c5f7a8">More...</a><br /></td></tr>
<tr class="separator:gaf3dd941ed899a312b4093d5ef1c5f7a8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga06d76173b8dad2141af91578804e9054"><td class="memTemplParams" colspan="2">template&lt;typename T , int NElts = 1, lsc_data_size DS = lsc_data_size::default_size, cache_hint L1H = cache_hint::none, cache_hint L2H = cache_hint::none, int N, typename AccessorTy &gt; </td></tr>
<tr class="memitem:ga06d76173b8dad2141af91578804e9054"><td class="memTemplItemLeft" align="right" valign="top">__ESIMD_API std::enable_if_t&lt; __ESIMD_DNS::is_local_accessor_with_v&lt; AccessorTy, __ESIMD_DNS::accessor_mode_cap::can_write &gt; &gt;&#160;</td><td class="memTemplItemRight" valign="bottom"><a class="el" href="group__sycl__esimd__memory__lsc.html#ga06d76173b8dad2141af91578804e9054">lsc_scatter</a> (AccessorTy acc, <a class="el" href="classsycl_1_1__V1_1_1ext_1_1intel_1_1esimd_1_1simd.html">sycl::ext::intel::esimd::simd</a>&lt; uint32_t, N &gt; offsets, <a class="el" href="classsycl_1_1__V1_1_1ext_1_1intel_1_1esimd_1_1simd.html">sycl::ext::intel::esimd::simd</a>&lt; T, N *NElts &gt; vals, <a class="el" href="group__sycl__esimd__core__vectors.html#gabdf9f3ea8534fe5107b78fc8ae5509d3">sycl::ext::intel::esimd::simd_mask</a>&lt; N &gt; pred=1)</td></tr>
<tr class="separator:ga06d76173b8dad2141af91578804e9054"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae7ab8c166b782b0160299203ad18f83c"><td class="memTemplParams" colspan="2">template&lt;typename T , int NElts, lsc_data_size DS = lsc_data_size::default_size, cache_hint L1H = cache_hint::none, cache_hint L2H = cache_hint::none, typename FlagsT  = __ESIMD_DNS::dqword_element_aligned_tag&gt; </td></tr>
<tr class="memitem:gae7ab8c166b782b0160299203ad18f83c"><td class="memTemplItemLeft" align="right" valign="top">__ESIMD_API std::enable_if_t&lt; <a class="el" href="std_2experimental_2simd_8hpp.html#a78a28e5bfbe3a0f2cbc16b706346988b">sycl::ext::intel::esimd::is_simd_flag_type_v</a>&lt; FlagsT &gt; &gt;&#160;</td><td class="memTemplItemRight" valign="bottom"><a class="el" href="group__sycl__esimd__memory__lsc.html#gae7ab8c166b782b0160299203ad18f83c">lsc_block_store</a> (T *p, <a class="el" href="classsycl_1_1__V1_1_1ext_1_1intel_1_1esimd_1_1simd.html">sycl::ext::intel::esimd::simd</a>&lt; T, NElts &gt; vals, <a class="el" href="group__sycl__esimd__core__vectors.html#gabdf9f3ea8534fe5107b78fc8ae5509d3">sycl::ext::intel::esimd::simd_mask</a>&lt; 1 &gt; pred=1, FlagsT={})</td></tr>
<tr class="memdesc:gae7ab8c166b782b0160299203ad18f83c"><td class="mdescLeft">&#160;</td><td class="mdescRight">USM pointer transposed scatter with 1 channel.  <a href="group__sycl__esimd__memory__lsc.html#gae7ab8c166b782b0160299203ad18f83c">More...</a><br /></td></tr>
<tr class="separator:gae7ab8c166b782b0160299203ad18f83c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab6ecbe7c9d3d9e4385028ed7c0cf83d3"><td class="memTemplParams" colspan="2">template&lt;typename T , int NElts, lsc_data_size DS = lsc_data_size::default_size, cache_hint L1H = cache_hint::none, cache_hint L2H = cache_hint::none, typename FlagsT  = __ESIMD_DNS::dqword_element_aligned_tag&gt; </td></tr>
<tr class="memitem:gab6ecbe7c9d3d9e4385028ed7c0cf83d3"><td class="memTemplItemLeft" align="right" valign="top">__ESIMD_API std::enable_if_t&lt; <a class="el" href="std_2experimental_2simd_8hpp.html#a78a28e5bfbe3a0f2cbc16b706346988b">sycl::ext::intel::esimd::is_simd_flag_type_v</a>&lt; FlagsT &gt; &gt;&#160;</td><td class="memTemplItemRight" valign="bottom"><a class="el" href="group__sycl__esimd__memory__lsc.html#gab6ecbe7c9d3d9e4385028ed7c0cf83d3">lsc_block_store</a> (T *p, <a class="el" href="classsycl_1_1__V1_1_1ext_1_1intel_1_1esimd_1_1simd.html">sycl::ext::intel::esimd::simd</a>&lt; T, NElts &gt; vals, FlagsT flags)</td></tr>
<tr class="memdesc:gab6ecbe7c9d3d9e4385028ed7c0cf83d3"><td class="mdescLeft">&#160;</td><td class="mdescRight">A variation of lsc_block_store without predicate parameter to simplify use of alignment parameter.  <a href="group__sycl__esimd__memory__lsc.html#gab6ecbe7c9d3d9e4385028ed7c0cf83d3">More...</a><br /></td></tr>
<tr class="separator:gab6ecbe7c9d3d9e4385028ed7c0cf83d3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4a68b0745d8ccf547536dde719fa7d9a"><td class="memTemplParams" colspan="2">template&lt;typename T , int NElts, lsc_data_size DS = lsc_data_size::default_size, cache_hint L1H = cache_hint::none, cache_hint L2H = cache_hint::none, typename AccessorTy , typename FlagsT  = __ESIMD_DNS::dqword_element_aligned_tag&gt; </td></tr>
<tr class="memitem:ga4a68b0745d8ccf547536dde719fa7d9a"><td class="memTemplItemLeft" align="right" valign="top">__ESIMD_API std::enable_if_t&lt; __ESIMD_DNS::is_device_accessor_with_v&lt; AccessorTy, __ESIMD_DNS::accessor_mode_cap::can_write &gt; &amp;&amp;<a class="el" href="std_2experimental_2simd_8hpp.html#a78a28e5bfbe3a0f2cbc16b706346988b">sycl::ext::intel::esimd::is_simd_flag_type_v</a>&lt; FlagsT &gt; &gt;&#160;</td><td class="memTemplItemRight" valign="bottom"><a class="el" href="group__sycl__esimd__memory__lsc.html#ga4a68b0745d8ccf547536dde719fa7d9a">lsc_block_store</a> (AccessorTy acc, __ESIMD_DNS::DeviceAccessorOffsetT offset, <a class="el" href="classsycl_1_1__V1_1_1ext_1_1intel_1_1esimd_1_1simd.html">sycl::ext::intel::esimd::simd</a>&lt; T, NElts &gt; vals, <a class="el" href="group__sycl__esimd__core__vectors.html#gabdf9f3ea8534fe5107b78fc8ae5509d3">sycl::ext::intel::esimd::simd_mask</a>&lt; 1 &gt; pred=1, FlagsT={})</td></tr>
<tr class="memdesc:ga4a68b0745d8ccf547536dde719fa7d9a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Accessor-based transposed scatter with 1 channel.  <a href="group__sycl__esimd__memory__lsc.html#ga4a68b0745d8ccf547536dde719fa7d9a">More...</a><br /></td></tr>
<tr class="separator:ga4a68b0745d8ccf547536dde719fa7d9a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga916111e3cad79a8b39c12c8ecb87d5a9"><td class="memTemplParams" colspan="2">template&lt;typename T , int NElts, lsc_data_size DS = lsc_data_size::default_size, cache_hint L1H = cache_hint::none, cache_hint L2H = cache_hint::none, typename AccessorTy , typename FlagsT  = __ESIMD_DNS::dqword_element_aligned_tag&gt; </td></tr>
<tr class="memitem:ga916111e3cad79a8b39c12c8ecb87d5a9"><td class="memTemplItemLeft" align="right" valign="top">__ESIMD_API std::enable_if_t&lt; __ESIMD_DNS::is_local_accessor_with_v&lt; AccessorTy, __ESIMD_DNS::accessor_mode_cap::can_write &gt; &amp;&amp;<a class="el" href="std_2experimental_2simd_8hpp.html#a78a28e5bfbe3a0f2cbc16b706346988b">sycl::ext::intel::esimd::is_simd_flag_type_v</a>&lt; FlagsT &gt; &gt;&#160;</td><td class="memTemplItemRight" valign="bottom"><a class="el" href="group__sycl__esimd__memory__lsc.html#ga916111e3cad79a8b39c12c8ecb87d5a9">lsc_block_store</a> (AccessorTy acc, uint32_t offset, <a class="el" href="classsycl_1_1__V1_1_1ext_1_1intel_1_1esimd_1_1simd.html">sycl::ext::intel::esimd::simd</a>&lt; T, NElts &gt; vals, FlagsT flags=FlagsT{})</td></tr>
<tr class="separator:ga916111e3cad79a8b39c12c8ecb87d5a9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae9ceb16735a6744200dc26ef3c7eaa85"><td class="memTemplParams" colspan="2">template&lt;typename T , int NElts, lsc_data_size DS = lsc_data_size::default_size, cache_hint L1H = cache_hint::none, cache_hint L2H = cache_hint::none, typename AccessorTy , typename FlagsT  = __ESIMD_DNS::dqword_element_aligned_tag&gt; </td></tr>
<tr class="memitem:gae9ceb16735a6744200dc26ef3c7eaa85"><td class="memTemplItemLeft" align="right" valign="top">__ESIMD_API std::enable_if_t&lt; __ESIMD_DNS::is_accessor_with_v&lt; AccessorTy, __ESIMD_DNS::accessor_mode_cap::can_write &gt; &amp;&amp;<a class="el" href="std_2experimental_2simd_8hpp.html#a78a28e5bfbe3a0f2cbc16b706346988b">sycl::ext::intel::esimd::is_simd_flag_type_v</a>&lt; FlagsT &gt; &gt;&#160;</td><td class="memTemplItemRight" valign="bottom"><a class="el" href="group__sycl__esimd__memory__lsc.html#gae9ceb16735a6744200dc26ef3c7eaa85">lsc_block_store</a> (AccessorTy acc, __ESIMD_DNS::DeviceAccessorOffsetT offset, <a class="el" href="classsycl_1_1__V1_1_1ext_1_1intel_1_1esimd_1_1simd.html">sycl::ext::intel::esimd::simd</a>&lt; T, NElts &gt; vals, FlagsT flags)</td></tr>
<tr class="memdesc:gae9ceb16735a6744200dc26ef3c7eaa85"><td class="mdescLeft">&#160;</td><td class="mdescRight">A variation of lsc_block_store without predicate parameter to simplify use of alignment parameter.  <a href="group__sycl__esimd__memory__lsc.html#gae9ceb16735a6744200dc26ef3c7eaa85">More...</a><br /></td></tr>
<tr class="separator:gae9ceb16735a6744200dc26ef3c7eaa85"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga54b22aad8ce5326ba6ecce630c7e96a1"><td class="memTemplParams" colspan="2">template&lt;typename T , int BlockWidth, int BlockHeight = 1, int NBlocks = 1, bool Transposed = false, bool Transformed = false, cache_hint L1H = cache_hint::none, cache_hint L2H = cache_hint::none, int N = detail::get_lsc_block_2d_data_size&lt;              T, NBlocks, BlockHeight, BlockWidth, Transposed, Transformed&gt;()&gt; </td></tr>
<tr class="memitem:ga54b22aad8ce5326ba6ecce630c7e96a1"><td class="memTemplItemLeft" align="right" valign="top">__ESIMD_API <a class="el" href="classsycl_1_1__V1_1_1ext_1_1intel_1_1esimd_1_1simd.html">sycl::ext::intel::esimd::simd</a>&lt; T, N &gt;&#160;</td><td class="memTemplItemRight" valign="bottom"><a class="el" href="group__sycl__esimd__memory__lsc.html#ga54b22aad8ce5326ba6ecce630c7e96a1">lsc_load_2d</a> (const T *Ptr, unsigned SurfaceWidth, unsigned SurfaceHeight, unsigned SurfacePitch, int X, int Y)</td></tr>
<tr class="memdesc:ga54b22aad8ce5326ba6ecce630c7e96a1"><td class="mdescLeft">&#160;</td><td class="mdescRight">2D USM pointer block load.  <a href="group__sycl__esimd__memory__lsc.html#ga54b22aad8ce5326ba6ecce630c7e96a1">More...</a><br /></td></tr>
<tr class="separator:ga54b22aad8ce5326ba6ecce630c7e96a1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa7c84cd33547d291ee7986d61e65aa4f"><td class="memTemplParams" colspan="2">template&lt;typename T , int BlockWidth, int BlockHeight = 1, int NBlocks = 1, cache_hint L1H = cache_hint::none, cache_hint L2H = cache_hint::none, int N = detail::get_lsc_block_2d_data_size&lt;              T, NBlocks, BlockHeight, BlockWidth, false, false&gt;()&gt; </td></tr>
<tr class="memitem:gaa7c84cd33547d291ee7986d61e65aa4f"><td class="memTemplItemLeft" align="right" valign="top">__ESIMD_API void&#160;</td><td class="memTemplItemRight" valign="bottom"><a class="el" href="group__sycl__esimd__memory__lsc.html#gaa7c84cd33547d291ee7986d61e65aa4f">lsc_prefetch_2d</a> (const T *Ptr, unsigned SurfaceWidth, unsigned SurfaceHeight, unsigned SurfacePitch, int X, int Y)</td></tr>
<tr class="memdesc:gaa7c84cd33547d291ee7986d61e65aa4f"><td class="mdescLeft">&#160;</td><td class="mdescRight">2D USM pointer block prefetch.  <a href="group__sycl__esimd__memory__lsc.html#gaa7c84cd33547d291ee7986d61e65aa4f">More...</a><br /></td></tr>
<tr class="separator:gaa7c84cd33547d291ee7986d61e65aa4f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga74ed09ebe6eb2d9662dac2913a49931b"><td class="memTemplParams" colspan="2">template&lt;typename T , int BlockWidth, int BlockHeight = 1, cache_hint L1H = cache_hint::none, cache_hint L2H = cache_hint::none, int N = detail::get_lsc_block_2d_data_size&lt;              T, 1u, BlockHeight, BlockWidth, false, false&gt;()&gt; </td></tr>
<tr class="memitem:ga74ed09ebe6eb2d9662dac2913a49931b"><td class="memTemplItemLeft" align="right" valign="top">__ESIMD_API void&#160;</td><td class="memTemplItemRight" valign="bottom"><a class="el" href="group__sycl__esimd__memory__lsc.html#ga74ed09ebe6eb2d9662dac2913a49931b">lsc_store_2d</a> (T *Ptr, unsigned SurfaceWidth, unsigned SurfaceHeight, unsigned SurfacePitch, int X, int Y, <a class="el" href="classsycl_1_1__V1_1_1ext_1_1intel_1_1esimd_1_1simd.html">sycl::ext::intel::esimd::simd</a>&lt; T, N &gt; Vals)</td></tr>
<tr class="memdesc:ga74ed09ebe6eb2d9662dac2913a49931b"><td class="mdescLeft">&#160;</td><td class="mdescRight">2D USM pointer block store.  <a href="group__sycl__esimd__memory__lsc.html#ga74ed09ebe6eb2d9662dac2913a49931b">More...</a><br /></td></tr>
<tr class="separator:ga74ed09ebe6eb2d9662dac2913a49931b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaee81777dc15edc04c5c28cfd4bfcf54b"><td class="memTemplParams" colspan="2">template&lt;typename T , int BlockWidth, int BlockHeight = 1, int NBlocks = 1, bool Transposed = false, bool Transformed = false, cache_hint L1H = cache_hint::none, cache_hint L2H = cache_hint::none, int N = detail::get_lsc_block_2d_data_size&lt;              T, NBlocks, BlockHeight, BlockWidth, Transposed, Transformed&gt;()&gt; </td></tr>
<tr class="memitem:gaee81777dc15edc04c5c28cfd4bfcf54b"><td class="memTemplItemLeft" align="right" valign="top">ESIMD_INLINE SYCL_ESIMD_FUNCTION <a class="el" href="classsycl_1_1__V1_1_1ext_1_1intel_1_1esimd_1_1simd.html">sycl::ext::intel::esimd::simd</a>&lt; T, N &gt;&#160;</td><td class="memTemplItemRight" valign="bottom"><a class="el" href="group__sycl__esimd__memory__lsc.html#gaee81777dc15edc04c5c28cfd4bfcf54b">lsc_load_2d</a> (<a class="el" href="classsycl_1_1__V1_1_1ext_1_1intel_1_1experimental_1_1esimd_1_1config__2d__mem__access.html">config_2d_mem_access</a>&lt; T, BlockWidth, BlockHeight, NBlocks &gt; &amp;payload)</td></tr>
<tr class="memdesc:gaee81777dc15edc04c5c28cfd4bfcf54b"><td class="mdescLeft">&#160;</td><td class="mdescRight">A variation of <code>2D</code> stateless block load <code>with</code> parameters passed as <code><a class="el" href="classsycl_1_1__V1_1_1ext_1_1intel_1_1experimental_1_1esimd_1_1config__2d__mem__access.html" title="Container class to hold parameters for load2d/store2d functions">config_2d_mem_access</a></code> <code>object</code> Note: Compatibility with future hardware versions is not guaranteed.  <a href="group__sycl__esimd__memory__lsc.html#gaee81777dc15edc04c5c28cfd4bfcf54b">More...</a><br /></td></tr>
<tr class="separator:gaee81777dc15edc04c5c28cfd4bfcf54b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0e6cf7a1a8492641c9d83d2aa4ddb1ec"><td class="memTemplParams" colspan="2">template&lt;typename T , int BlockWidth, int BlockHeight = 1, int NBlocks = 1, bool Transposed = false, bool Transformed = false, cache_hint L1H = cache_hint::none, cache_hint L2H = cache_hint::none, int N = detail::get_lsc_block_2d_data_size&lt;              T, NBlocks, BlockHeight, BlockWidth, Transposed, Transformed&gt;()&gt; </td></tr>
<tr class="memitem:ga0e6cf7a1a8492641c9d83d2aa4ddb1ec"><td class="memTemplItemLeft" align="right" valign="top">ESIMD_INLINE SYCL_ESIMD_FUNCTION void&#160;</td><td class="memTemplItemRight" valign="bottom"><a class="el" href="group__sycl__esimd__memory__lsc.html#ga0e6cf7a1a8492641c9d83d2aa4ddb1ec">lsc_prefetch_2d</a> (<a class="el" href="classsycl_1_1__V1_1_1ext_1_1intel_1_1experimental_1_1esimd_1_1config__2d__mem__access.html">config_2d_mem_access</a>&lt; T, BlockWidth, BlockHeight, NBlocks &gt; &amp;payload)</td></tr>
<tr class="memdesc:ga0e6cf7a1a8492641c9d83d2aa4ddb1ec"><td class="mdescLeft">&#160;</td><td class="mdescRight">A variation of <code>2D</code> stateless block prefetch <code>with</code> parameters passed as <code><a class="el" href="classsycl_1_1__V1_1_1ext_1_1intel_1_1experimental_1_1esimd_1_1config__2d__mem__access.html" title="Container class to hold parameters for load2d/store2d functions">config_2d_mem_access</a></code> <code>object</code> Note: Compatibility with future hardware versions is not guaranteed.  <a href="group__sycl__esimd__memory__lsc.html#ga0e6cf7a1a8492641c9d83d2aa4ddb1ec">More...</a><br /></td></tr>
<tr class="separator:ga0e6cf7a1a8492641c9d83d2aa4ddb1ec"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac61bc053bd928545e497668ea5e77f1a"><td class="memTemplParams" colspan="2">template&lt;typename T , int BlockWidth, int BlockHeight = 1, int NBlocks = 1, cache_hint L1H = cache_hint::none, cache_hint L2H = cache_hint::none, int N = detail::get_lsc_block_2d_data_size&lt;              T, NBlocks, BlockHeight, BlockWidth, false, false&gt;()&gt; </td></tr>
<tr class="memitem:gac61bc053bd928545e497668ea5e77f1a"><td class="memTemplItemLeft" align="right" valign="top">ESIMD_INLINE SYCL_ESIMD_FUNCTION void&#160;</td><td class="memTemplItemRight" valign="bottom"><a class="el" href="group__sycl__esimd__memory__lsc.html#gac61bc053bd928545e497668ea5e77f1a">lsc_store_2d</a> (<a class="el" href="classsycl_1_1__V1_1_1ext_1_1intel_1_1experimental_1_1esimd_1_1config__2d__mem__access.html">config_2d_mem_access</a>&lt; T, BlockWidth, BlockHeight, NBlocks &gt; &amp;payload, <a class="el" href="classsycl_1_1__V1_1_1ext_1_1intel_1_1esimd_1_1simd.html">sycl::ext::intel::esimd::simd</a>&lt; T, N &gt; Data)</td></tr>
<tr class="memdesc:gac61bc053bd928545e497668ea5e77f1a"><td class="mdescLeft">&#160;</td><td class="mdescRight">A variation of <code>2D</code> stateless block store <code>with</code> parameters passed as <code><a class="el" href="classsycl_1_1__V1_1_1ext_1_1intel_1_1experimental_1_1esimd_1_1config__2d__mem__access.html" title="Container class to hold parameters for load2d/store2d functions">config_2d_mem_access</a></code> <code>object</code> Note: Compatibility with future hardware versions is not guaranteed.  <a href="group__sycl__esimd__memory__lsc.html#gac61bc053bd928545e497668ea5e77f1a">More...</a><br /></td></tr>
<tr class="separator:gac61bc053bd928545e497668ea5e77f1a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6d15ff90c910663cc04866767c26a120"><td class="memTemplParams" colspan="2">template&lt;sycl::ext::intel::esimd::atomic_op Op, typename T , int N, lsc_data_size DS = lsc_data_size::default_size&gt; </td></tr>
<tr class="memitem:ga6d15ff90c910663cc04866767c26a120"><td class="memTemplItemLeft" align="right" valign="top">__ESIMD_API <a class="el" href="classsycl_1_1__V1_1_1ext_1_1intel_1_1esimd_1_1simd.html">sycl::ext::intel::esimd::simd</a>&lt; T, N &gt;&#160;</td><td class="memTemplItemRight" valign="bottom"><a class="el" href="group__sycl__esimd__memory__lsc.html#ga6d15ff90c910663cc04866767c26a120">lsc_slm_atomic_update</a> (<a class="el" href="classsycl_1_1__V1_1_1ext_1_1intel_1_1esimd_1_1simd.html">sycl::ext::intel::esimd::simd</a>&lt; uint32_t, N &gt; offsets, <a class="el" href="group__sycl__esimd__core__vectors.html#gabdf9f3ea8534fe5107b78fc8ae5509d3">sycl::ext::intel::esimd::simd_mask</a>&lt; N &gt; pred)</td></tr>
<tr class="memdesc:ga6d15ff90c910663cc04866767c26a120"><td class="mdescLeft">&#160;</td><td class="mdescRight">SLM atomic.  <a href="group__sycl__esimd__memory__lsc.html#ga6d15ff90c910663cc04866767c26a120">More...</a><br /></td></tr>
<tr class="separator:ga6d15ff90c910663cc04866767c26a120"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafb85655eafc44cdfe3d5b865f17df7d7"><td class="memTemplParams" colspan="2">template&lt;sycl::ext::intel::esimd::atomic_op Op, typename T , int N, lsc_data_size DS = lsc_data_size::default_size&gt; </td></tr>
<tr class="memitem:gafb85655eafc44cdfe3d5b865f17df7d7"><td class="memTemplItemLeft" align="right" valign="top">__ESIMD_API <a class="el" href="classsycl_1_1__V1_1_1ext_1_1intel_1_1esimd_1_1simd.html">sycl::ext::intel::esimd::simd</a>&lt; T, N &gt;&#160;</td><td class="memTemplItemRight" valign="bottom"><a class="el" href="group__sycl__esimd__memory__lsc.html#gafb85655eafc44cdfe3d5b865f17df7d7">lsc_slm_atomic_update</a> (<a class="el" href="classsycl_1_1__V1_1_1ext_1_1intel_1_1esimd_1_1simd.html">sycl::ext::intel::esimd::simd</a>&lt; uint32_t, N &gt; offsets, <a class="el" href="classsycl_1_1__V1_1_1ext_1_1intel_1_1esimd_1_1simd.html">sycl::ext::intel::esimd::simd</a>&lt; T, N &gt; <a class="el" href="group__sycl__esimd__math.html#ga63a8c9a8d6aa33b7467e1ce1740a26ab">src0</a>, <a class="el" href="group__sycl__esimd__core__vectors.html#gabdf9f3ea8534fe5107b78fc8ae5509d3">sycl::ext::intel::esimd::simd_mask</a>&lt; N &gt; pred)</td></tr>
<tr class="memdesc:gafb85655eafc44cdfe3d5b865f17df7d7"><td class="mdescLeft">&#160;</td><td class="mdescRight">SLM atomic.  <a href="group__sycl__esimd__memory__lsc.html#gafb85655eafc44cdfe3d5b865f17df7d7">More...</a><br /></td></tr>
<tr class="separator:gafb85655eafc44cdfe3d5b865f17df7d7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga417c531396e07a9bffede4335603a40e"><td class="memTemplParams" colspan="2">template&lt;sycl::ext::intel::esimd::atomic_op Op, typename T , int N, lsc_data_size DS = lsc_data_size::default_size&gt; </td></tr>
<tr class="memitem:ga417c531396e07a9bffede4335603a40e"><td class="memTemplItemLeft" align="right" valign="top">__ESIMD_API <a class="el" href="classsycl_1_1__V1_1_1ext_1_1intel_1_1esimd_1_1simd.html">sycl::ext::intel::esimd::simd</a>&lt; T, N &gt;&#160;</td><td class="memTemplItemRight" valign="bottom"><a class="el" href="group__sycl__esimd__memory__lsc.html#ga417c531396e07a9bffede4335603a40e">lsc_slm_atomic_update</a> (<a class="el" href="classsycl_1_1__V1_1_1ext_1_1intel_1_1esimd_1_1simd.html">sycl::ext::intel::esimd::simd</a>&lt; uint32_t, N &gt; offsets, <a class="el" href="classsycl_1_1__V1_1_1ext_1_1intel_1_1esimd_1_1simd.html">sycl::ext::intel::esimd::simd</a>&lt; T, N &gt; <a class="el" href="group__sycl__esimd__math.html#ga63a8c9a8d6aa33b7467e1ce1740a26ab">src0</a>, <a class="el" href="classsycl_1_1__V1_1_1ext_1_1intel_1_1esimd_1_1simd.html">sycl::ext::intel::esimd::simd</a>&lt; T, N &gt; <a class="el" href="group__sycl__esimd__math.html#gaf51bfab85c59e73b6e89714841780859">src1</a>, <a class="el" href="group__sycl__esimd__core__vectors.html#gabdf9f3ea8534fe5107b78fc8ae5509d3">sycl::ext::intel::esimd::simd_mask</a>&lt; N &gt; pred)</td></tr>
<tr class="memdesc:ga417c531396e07a9bffede4335603a40e"><td class="mdescLeft">&#160;</td><td class="mdescRight">SLM atomic.  <a href="group__sycl__esimd__memory__lsc.html#ga417c531396e07a9bffede4335603a40e">More...</a><br /></td></tr>
<tr class="separator:ga417c531396e07a9bffede4335603a40e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3d4f5d3d8836f91963afc0de142c2672"><td class="memTemplParams" colspan="2">template&lt;sycl::ext::intel::esimd::atomic_op Op, typename T , int N, lsc_data_size DS = lsc_data_size::default_size, cache_hint L1H = cache_hint::none, cache_hint L2H = cache_hint::none, typename Toffset &gt; </td></tr>
<tr class="memitem:ga3d4f5d3d8836f91963afc0de142c2672"><td class="memTemplItemLeft" align="right" valign="top">__ESIMD_API std::enable_if_t&lt; __ESIMD_DNS::get_num_args&lt; Op &gt;)==0, <a class="el" href="classsycl_1_1__V1_1_1ext_1_1intel_1_1esimd_1_1simd.html">sycl::ext::intel::esimd::simd</a>&lt; T, N &gt; &gt;&#160;</td><td class="memTemplItemRight" valign="bottom"><a class="el" href="group__sycl__esimd__memory__lsc.html#ga3d4f5d3d8836f91963afc0de142c2672">lsc_atomic_update</a> (T *p, <a class="el" href="classsycl_1_1__V1_1_1ext_1_1intel_1_1esimd_1_1simd.html">sycl::ext::intel::esimd::simd</a>&lt; Toffset, N &gt; offsets, <a class="el" href="group__sycl__esimd__core__vectors.html#gabdf9f3ea8534fe5107b78fc8ae5509d3">sycl::ext::intel::esimd::simd_mask</a>&lt; N &gt; pred)</td></tr>
<tr class="memdesc:ga3d4f5d3d8836f91963afc0de142c2672"><td class="mdescLeft">&#160;</td><td class="mdescRight">USM pointer atomic.  <a href="group__sycl__esimd__memory__lsc.html#ga3d4f5d3d8836f91963afc0de142c2672">More...</a><br /></td></tr>
<tr class="separator:ga3d4f5d3d8836f91963afc0de142c2672"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4f1ec8e0ab865592aa9cad105f0e3927"><td class="memTemplParams" colspan="2">template&lt;sycl::ext::intel::esimd::atomic_op Op, typename T , int N, lsc_data_size DS = lsc_data_size::default_size, cache_hint L1H = cache_hint::none, cache_hint L2H = cache_hint::none, typename Toffset &gt; </td></tr>
<tr class="memitem:ga4f1ec8e0ab865592aa9cad105f0e3927"><td class="memTemplItemLeft" align="right" valign="top">__ESIMD_API std::enable_if_t&lt; std::is_integral_v&lt; Toffset &gt; &amp;&amp;__ESIMD_DNS::get_num_args&lt; Op &gt;)==0, <a class="el" href="classsycl_1_1__V1_1_1ext_1_1intel_1_1esimd_1_1simd.html">sycl::ext::intel::esimd::simd</a>&lt; T, N &gt; &gt;&#160;</td><td class="memTemplItemRight" valign="bottom"><a class="el" href="group__sycl__esimd__memory__lsc.html#ga4f1ec8e0ab865592aa9cad105f0e3927">lsc_atomic_update</a> (T *p, Toffset offset, <a class="el" href="group__sycl__esimd__core__vectors.html#gabdf9f3ea8534fe5107b78fc8ae5509d3">sycl::ext::intel::esimd::simd_mask</a>&lt; N &gt; pred=1)</td></tr>
<tr class="separator:ga4f1ec8e0ab865592aa9cad105f0e3927"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0bf7f056315ce1962e5fdaa439cc0994"><td class="memTemplParams" colspan="2">template&lt;sycl::ext::intel::esimd::atomic_op Op, typename T , int N, lsc_data_size DS = lsc_data_size::default_size, cache_hint L1H = cache_hint::none, cache_hint L2H = cache_hint::none, typename Toffset &gt; </td></tr>
<tr class="memitem:ga0bf7f056315ce1962e5fdaa439cc0994"><td class="memTemplItemLeft" align="right" valign="top">__ESIMD_API std::enable_if_t&lt; __ESIMD_DNS::get_num_args&lt; Op &gt;)==1, <a class="el" href="classsycl_1_1__V1_1_1ext_1_1intel_1_1esimd_1_1simd.html">sycl::ext::intel::esimd::simd</a>&lt; T, N &gt; &gt;&#160;</td><td class="memTemplItemRight" valign="bottom"><a class="el" href="group__sycl__esimd__memory__lsc.html#ga0bf7f056315ce1962e5fdaa439cc0994">lsc_atomic_update</a> (T *p, <a class="el" href="classsycl_1_1__V1_1_1ext_1_1intel_1_1esimd_1_1simd.html">sycl::ext::intel::esimd::simd</a>&lt; Toffset, N &gt; offsets, <a class="el" href="classsycl_1_1__V1_1_1ext_1_1intel_1_1esimd_1_1simd.html">sycl::ext::intel::esimd::simd</a>&lt; T, N &gt; <a class="el" href="group__sycl__esimd__math.html#ga63a8c9a8d6aa33b7467e1ce1740a26ab">src0</a>, <a class="el" href="group__sycl__esimd__core__vectors.html#gabdf9f3ea8534fe5107b78fc8ae5509d3">sycl::ext::intel::esimd::simd_mask</a>&lt; N &gt; pred)</td></tr>
<tr class="memdesc:ga0bf7f056315ce1962e5fdaa439cc0994"><td class="mdescLeft">&#160;</td><td class="mdescRight">USM pointer atomic.  <a href="group__sycl__esimd__memory__lsc.html#ga0bf7f056315ce1962e5fdaa439cc0994">More...</a><br /></td></tr>
<tr class="separator:ga0bf7f056315ce1962e5fdaa439cc0994"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga26701cf6b5620b6eb5b44c7fa7d33f91"><td class="memTemplParams" colspan="2">template&lt;sycl::ext::intel::esimd::atomic_op Op, typename T , int N, lsc_data_size DS = lsc_data_size::default_size, cache_hint L1H = cache_hint::none, cache_hint L2H = cache_hint::none, typename OffsetObjT , typename RegionTy &gt; </td></tr>
<tr class="memitem:ga26701cf6b5620b6eb5b44c7fa7d33f91"><td class="memTemplItemLeft" align="right" valign="top">__ESIMD_API std::enable_if_t&lt; __ESIMD_DNS::get_num_args&lt; Op &gt;)==1, <a class="el" href="classsycl_1_1__V1_1_1ext_1_1intel_1_1esimd_1_1simd.html">sycl::ext::intel::esimd::simd</a>&lt; T, N &gt; &gt;&#160;</td><td class="memTemplItemRight" valign="bottom"><a class="el" href="group__sycl__esimd__memory__lsc.html#ga26701cf6b5620b6eb5b44c7fa7d33f91">lsc_atomic_update</a> (T *p, <a class="el" href="classsycl_1_1__V1_1_1ext_1_1intel_1_1esimd_1_1simd__view.html">sycl::ext::intel::esimd::simd_view</a>&lt; OffsetObjT, RegionTy &gt; offsets, <a class="el" href="classsycl_1_1__V1_1_1ext_1_1intel_1_1esimd_1_1simd.html">sycl::ext::intel::esimd::simd</a>&lt; T, N &gt; <a class="el" href="group__sycl__esimd__math.html#ga63a8c9a8d6aa33b7467e1ce1740a26ab">src0</a>, <a class="el" href="group__sycl__esimd__core__vectors.html#gabdf9f3ea8534fe5107b78fc8ae5509d3">sycl::ext::intel::esimd::simd_mask</a>&lt; N &gt; pred=1)</td></tr>
<tr class="separator:ga26701cf6b5620b6eb5b44c7fa7d33f91"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab5a7c090448a2856c17182734ebcdb71"><td class="memTemplParams" colspan="2">template&lt;sycl::ext::intel::esimd::atomic_op Op, typename T , int N, lsc_data_size DS = lsc_data_size::default_size, cache_hint L1H = cache_hint::none, cache_hint L2H = cache_hint::none, typename Toffset &gt; </td></tr>
<tr class="memitem:gab5a7c090448a2856c17182734ebcdb71"><td class="memTemplItemLeft" align="right" valign="top">__ESIMD_API std::enable_if_t&lt; std::is_integral_v&lt; Toffset &gt; &amp;&amp;__ESIMD_DNS::get_num_args&lt; Op &gt;)==1 &amp;&amp;((Op !=<a class="el" href="group__sycl__esimd__core.html#ggad3d821293325e83ff7ea04b0562225aaa8cd892b7b97ef9489ae4479d3f4ef0fc">sycl::ext::intel::esimd::atomic_op::store</a> &amp;&amp;Op !=sycl::ext::intel::esimd::atomic_op::xchg)||N==1), <a class="el" href="classsycl_1_1__V1_1_1ext_1_1intel_1_1esimd_1_1simd.html">sycl::ext::intel::esimd::simd</a>&lt; T, N &gt; &gt;&#160;</td><td class="memTemplItemRight" valign="bottom"><a class="el" href="group__sycl__esimd__memory__lsc.html#gab5a7c090448a2856c17182734ebcdb71">lsc_atomic_update</a> (T *p, Toffset offset, <a class="el" href="classsycl_1_1__V1_1_1ext_1_1intel_1_1esimd_1_1simd.html">sycl::ext::intel::esimd::simd</a>&lt; T, N &gt; <a class="el" href="group__sycl__esimd__math.html#ga63a8c9a8d6aa33b7467e1ce1740a26ab">src0</a>, <a class="el" href="group__sycl__esimd__core__vectors.html#gabdf9f3ea8534fe5107b78fc8ae5509d3">sycl::ext::intel::esimd::simd_mask</a>&lt; N &gt; pred=1)</td></tr>
<tr class="separator:gab5a7c090448a2856c17182734ebcdb71"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga21b09cae0dfd8defe7406e0306464f73"><td class="memTemplParams" colspan="2">template&lt;sycl::ext::intel::esimd::atomic_op Op, typename T , int N, lsc_data_size DS = lsc_data_size::default_size, cache_hint L1H = cache_hint::none, cache_hint L2H = cache_hint::none, typename Toffset &gt; </td></tr>
<tr class="memitem:ga21b09cae0dfd8defe7406e0306464f73"><td class="memTemplItemLeft" align="right" valign="top">__ESIMD_API std::enable_if_t&lt; __ESIMD_DNS::get_num_args&lt; Op &gt;)==2, <a class="el" href="classsycl_1_1__V1_1_1ext_1_1intel_1_1esimd_1_1simd.html">sycl::ext::intel::esimd::simd</a>&lt; T, N &gt; &gt;&#160;</td><td class="memTemplItemRight" valign="bottom"><a class="el" href="group__sycl__esimd__memory__lsc.html#ga21b09cae0dfd8defe7406e0306464f73">lsc_atomic_update</a> (T *p, <a class="el" href="classsycl_1_1__V1_1_1ext_1_1intel_1_1esimd_1_1simd.html">sycl::ext::intel::esimd::simd</a>&lt; Toffset, N &gt; offsets, <a class="el" href="classsycl_1_1__V1_1_1ext_1_1intel_1_1esimd_1_1simd.html">sycl::ext::intel::esimd::simd</a>&lt; T, N &gt; <a class="el" href="group__sycl__esimd__math.html#ga63a8c9a8d6aa33b7467e1ce1740a26ab">src0</a>, <a class="el" href="classsycl_1_1__V1_1_1ext_1_1intel_1_1esimd_1_1simd.html">sycl::ext::intel::esimd::simd</a>&lt; T, N &gt; <a class="el" href="group__sycl__esimd__math.html#gaf51bfab85c59e73b6e89714841780859">src1</a>, <a class="el" href="group__sycl__esimd__core__vectors.html#gabdf9f3ea8534fe5107b78fc8ae5509d3">sycl::ext::intel::esimd::simd_mask</a>&lt; N &gt; pred)</td></tr>
<tr class="memdesc:ga21b09cae0dfd8defe7406e0306464f73"><td class="mdescLeft">&#160;</td><td class="mdescRight">USM pointer atomic.  <a href="group__sycl__esimd__memory__lsc.html#ga21b09cae0dfd8defe7406e0306464f73">More...</a><br /></td></tr>
<tr class="separator:ga21b09cae0dfd8defe7406e0306464f73"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga07a13f8b7584d4a1bbe97f176942059e"><td class="memTemplParams" colspan="2">template&lt;sycl::ext::intel::esimd::atomic_op Op, typename T , int N, lsc_data_size DS = lsc_data_size::default_size, cache_hint L1H = cache_hint::none, cache_hint L2H = cache_hint::none, typename OffsetObjT , typename RegionTy &gt; </td></tr>
<tr class="memitem:ga07a13f8b7584d4a1bbe97f176942059e"><td class="memTemplItemLeft" align="right" valign="top">__ESIMD_API std::enable_if_t&lt; __ESIMD_DNS::get_num_args&lt; Op &gt;)==2, <a class="el" href="classsycl_1_1__V1_1_1ext_1_1intel_1_1esimd_1_1simd.html">sycl::ext::intel::esimd::simd</a>&lt; T, N &gt; &gt;&#160;</td><td class="memTemplItemRight" valign="bottom"><a class="el" href="group__sycl__esimd__memory__lsc.html#ga07a13f8b7584d4a1bbe97f176942059e">lsc_atomic_update</a> (T *p, <a class="el" href="classsycl_1_1__V1_1_1ext_1_1intel_1_1esimd_1_1simd__view.html">sycl::ext::intel::esimd::simd_view</a>&lt; OffsetObjT, RegionTy &gt; offsets, <a class="el" href="classsycl_1_1__V1_1_1ext_1_1intel_1_1esimd_1_1simd.html">sycl::ext::intel::esimd::simd</a>&lt; T, N &gt; <a class="el" href="group__sycl__esimd__math.html#ga63a8c9a8d6aa33b7467e1ce1740a26ab">src0</a>, <a class="el" href="classsycl_1_1__V1_1_1ext_1_1intel_1_1esimd_1_1simd.html">sycl::ext::intel::esimd::simd</a>&lt; T, N &gt; <a class="el" href="group__sycl__esimd__math.html#gaf51bfab85c59e73b6e89714841780859">src1</a>, <a class="el" href="group__sycl__esimd__core__vectors.html#gabdf9f3ea8534fe5107b78fc8ae5509d3">sycl::ext::intel::esimd::simd_mask</a>&lt; N &gt; pred=1)</td></tr>
<tr class="separator:ga07a13f8b7584d4a1bbe97f176942059e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga802c4cdd9583288401c5fb4318a6f329"><td class="memTemplParams" colspan="2">template&lt;sycl::ext::intel::esimd::atomic_op Op, typename T , int N, lsc_data_size DS = lsc_data_size::default_size, cache_hint L1H = cache_hint::none, cache_hint L2H = cache_hint::none, typename Toffset &gt; </td></tr>
<tr class="memitem:ga802c4cdd9583288401c5fb4318a6f329"><td class="memTemplItemLeft" align="right" valign="top">__ESIMD_API std::enable_if_t&lt; std::is_integral_v&lt; Toffset &gt; &amp;&amp;__ESIMD_DNS::get_num_args&lt; Op &gt;)==2, <a class="el" href="classsycl_1_1__V1_1_1ext_1_1intel_1_1esimd_1_1simd.html">sycl::ext::intel::esimd::simd</a>&lt; T, N &gt; &gt;&#160;</td><td class="memTemplItemRight" valign="bottom"><a class="el" href="group__sycl__esimd__memory__lsc.html#ga802c4cdd9583288401c5fb4318a6f329">lsc_atomic_update</a> (T *p, Toffset offset, <a class="el" href="classsycl_1_1__V1_1_1ext_1_1intel_1_1esimd_1_1simd.html">sycl::ext::intel::esimd::simd</a>&lt; T, N &gt; <a class="el" href="group__sycl__esimd__math.html#ga63a8c9a8d6aa33b7467e1ce1740a26ab">src0</a>, <a class="el" href="classsycl_1_1__V1_1_1ext_1_1intel_1_1esimd_1_1simd.html">sycl::ext::intel::esimd::simd</a>&lt; T, N &gt; <a class="el" href="group__sycl__esimd__math.html#gaf51bfab85c59e73b6e89714841780859">src1</a>, <a class="el" href="group__sycl__esimd__core__vectors.html#gabdf9f3ea8534fe5107b78fc8ae5509d3">sycl::ext::intel::esimd::simd_mask</a>&lt; N &gt; pred=1)</td></tr>
<tr class="separator:ga802c4cdd9583288401c5fb4318a6f329"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga51b5c1d8a0d366f33154fff40ce445bb"><td class="memTemplParams" colspan="2">template&lt;sycl::ext::intel::esimd::atomic_op Op, typename T , int N, lsc_data_size DS = lsc_data_size::default_size, cache_hint L1H = cache_hint::none, cache_hint L2H = cache_hint::none, typename AccessorTy , typename Toffset &gt; </td></tr>
<tr class="memitem:ga51b5c1d8a0d366f33154fff40ce445bb"><td class="memTemplItemLeft" align="right" valign="top">__ESIMD_API std::enable_if_t&lt; __ESIMD_DNS::is_device_accessor_with_v&lt; AccessorTy, __ESIMD_DNS::accessor_mode_cap::can_read &gt; &amp;&amp;(Op==<a class="el" href="group__sycl__esimd__core.html#ggad3d821293325e83ff7ea04b0562225aaaec4d1eb36b22d19728e9d1d23ca84d1c">sycl::ext::intel::esimd::atomic_op::load</a>||__ESIMD_DNS::is_device_accessor_with_v&lt; AccessorTy, __ESIMD_DNS::accessor_mode_cap::can_write &gt;), <a class="el" href="classsycl_1_1__V1_1_1ext_1_1intel_1_1esimd_1_1simd.html">sycl::ext::intel::esimd::simd</a>&lt; T, N &gt; &gt;&#160;</td><td class="memTemplItemRight" valign="bottom"><a class="el" href="group__sycl__esimd__memory__lsc.html#ga51b5c1d8a0d366f33154fff40ce445bb">lsc_atomic_update</a> (AccessorTy acc, <a class="el" href="classsycl_1_1__V1_1_1ext_1_1intel_1_1esimd_1_1simd.html">sycl::ext::intel::esimd::simd</a>&lt; Toffset, N &gt; offsets, <a class="el" href="group__sycl__esimd__core__vectors.html#gabdf9f3ea8534fe5107b78fc8ae5509d3">sycl::ext::intel::esimd::simd_mask</a>&lt; N &gt; pred)</td></tr>
<tr class="memdesc:ga51b5c1d8a0d366f33154fff40ce445bb"><td class="mdescLeft">&#160;</td><td class="mdescRight">Accessor-based atomic.  <a href="group__sycl__esimd__memory__lsc.html#ga51b5c1d8a0d366f33154fff40ce445bb">More...</a><br /></td></tr>
<tr class="separator:ga51b5c1d8a0d366f33154fff40ce445bb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa0c644731ba04a717fabdb4c2ce1bdf8"><td class="memTemplParams" colspan="2">template&lt;sycl::ext::intel::esimd::atomic_op Op, typename T , int N, lsc_data_size DS = lsc_data_size::default_size, cache_hint L1H = cache_hint::none, cache_hint L2H = cache_hint::none, typename AccessorTy &gt; </td></tr>
<tr class="memitem:gaa0c644731ba04a717fabdb4c2ce1bdf8"><td class="memTemplItemLeft" align="right" valign="top">__ESIMD_API std::enable_if_t&lt; __ESIMD_DNS::is_rw_local_accessor_v&lt; AccessorTy &gt;, <a class="el" href="classsycl_1_1__V1_1_1ext_1_1intel_1_1esimd_1_1simd.html">sycl::ext::intel::esimd::simd</a>&lt; T, N &gt; &gt;&#160;</td><td class="memTemplItemRight" valign="bottom"><a class="el" href="group__sycl__esimd__memory__lsc.html#gaa0c644731ba04a717fabdb4c2ce1bdf8">lsc_atomic_update</a> (AccessorTy acc, <a class="el" href="classsycl_1_1__V1_1_1ext_1_1intel_1_1esimd_1_1simd.html">sycl::ext::intel::esimd::simd</a>&lt; uint32_t, N &gt; offsets, <a class="el" href="group__sycl__esimd__core__vectors.html#gabdf9f3ea8534fe5107b78fc8ae5509d3">sycl::ext::intel::esimd::simd_mask</a>&lt; N &gt; pred)</td></tr>
<tr class="memdesc:gaa0c644731ba04a717fabdb4c2ce1bdf8"><td class="mdescLeft">&#160;</td><td class="mdescRight">Variant of <code>lsc_atomic_update</code> that uses <code><a class="el" href="classsycl_1_1__V1_1_1local__accessor.html">local_accessor</a></code> as a parameter.  <a href="group__sycl__esimd__memory__lsc.html#gaa0c644731ba04a717fabdb4c2ce1bdf8">More...</a><br /></td></tr>
<tr class="separator:gaa0c644731ba04a717fabdb4c2ce1bdf8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8828a49a2f30cea1dfaac32d1b9273d9"><td class="memTemplParams" colspan="2">template&lt;sycl::ext::intel::esimd::atomic_op Op, typename T , int N, lsc_data_size DS = lsc_data_size::default_size, cache_hint L1H = cache_hint::none, cache_hint L2H = cache_hint::none, typename AccessorTy , typename Toffset &gt; </td></tr>
<tr class="memitem:ga8828a49a2f30cea1dfaac32d1b9273d9"><td class="memTemplItemLeft" align="right" valign="top">__ESIMD_API std::enable_if_t&lt; __ESIMD_DNS::is_rw_device_accessor_v&lt; AccessorTy &gt;, <a class="el" href="classsycl_1_1__V1_1_1ext_1_1intel_1_1esimd_1_1simd.html">sycl::ext::intel::esimd::simd</a>&lt; T, N &gt; &gt;&#160;</td><td class="memTemplItemRight" valign="bottom"><a class="el" href="group__sycl__esimd__memory__lsc.html#ga8828a49a2f30cea1dfaac32d1b9273d9">lsc_atomic_update</a> (AccessorTy acc, <a class="el" href="classsycl_1_1__V1_1_1ext_1_1intel_1_1esimd_1_1simd.html">sycl::ext::intel::esimd::simd</a>&lt; Toffset, N &gt; offsets, <a class="el" href="classsycl_1_1__V1_1_1ext_1_1intel_1_1esimd_1_1simd.html">sycl::ext::intel::esimd::simd</a>&lt; T, N &gt; <a class="el" href="group__sycl__esimd__math.html#ga63a8c9a8d6aa33b7467e1ce1740a26ab">src0</a>, <a class="el" href="group__sycl__esimd__core__vectors.html#gabdf9f3ea8534fe5107b78fc8ae5509d3">sycl::ext::intel::esimd::simd_mask</a>&lt; N &gt; pred)</td></tr>
<tr class="memdesc:ga8828a49a2f30cea1dfaac32d1b9273d9"><td class="mdescLeft">&#160;</td><td class="mdescRight">Accessor-based atomic.  <a href="group__sycl__esimd__memory__lsc.html#ga8828a49a2f30cea1dfaac32d1b9273d9">More...</a><br /></td></tr>
<tr class="separator:ga8828a49a2f30cea1dfaac32d1b9273d9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga86bcd8a5335e9efe1ee3c2b8e554e7cd"><td class="memTemplParams" colspan="2">template&lt;sycl::ext::intel::esimd::atomic_op Op, typename T , int N, lsc_data_size DS = lsc_data_size::default_size, cache_hint L1H = cache_hint::none, cache_hint L2H = cache_hint::none, typename AccessorTy &gt; </td></tr>
<tr class="memitem:ga86bcd8a5335e9efe1ee3c2b8e554e7cd"><td class="memTemplItemLeft" align="right" valign="top">__ESIMD_API std::enable_if_t&lt; __ESIMD_DNS::is_rw_local_accessor_v&lt; AccessorTy &gt;, <a class="el" href="classsycl_1_1__V1_1_1ext_1_1intel_1_1esimd_1_1simd.html">sycl::ext::intel::esimd::simd</a>&lt; T, N &gt; &gt;&#160;</td><td class="memTemplItemRight" valign="bottom"><a class="el" href="group__sycl__esimd__memory__lsc.html#ga86bcd8a5335e9efe1ee3c2b8e554e7cd">lsc_atomic_update</a> (AccessorTy acc, <a class="el" href="classsycl_1_1__V1_1_1ext_1_1intel_1_1esimd_1_1simd.html">sycl::ext::intel::esimd::simd</a>&lt; uint32_t, N &gt; offsets, <a class="el" href="classsycl_1_1__V1_1_1ext_1_1intel_1_1esimd_1_1simd.html">sycl::ext::intel::esimd::simd</a>&lt; T, N &gt; <a class="el" href="group__sycl__esimd__math.html#ga63a8c9a8d6aa33b7467e1ce1740a26ab">src0</a>, <a class="el" href="group__sycl__esimd__core__vectors.html#gabdf9f3ea8534fe5107b78fc8ae5509d3">sycl::ext::intel::esimd::simd_mask</a>&lt; N &gt; pred)</td></tr>
<tr class="memdesc:ga86bcd8a5335e9efe1ee3c2b8e554e7cd"><td class="mdescLeft">&#160;</td><td class="mdescRight">Variant of <code>lsc_atomic_update</code> that uses <code><a class="el" href="classsycl_1_1__V1_1_1local__accessor.html">local_accessor</a></code> as a parameter.  <a href="group__sycl__esimd__memory__lsc.html#ga86bcd8a5335e9efe1ee3c2b8e554e7cd">More...</a><br /></td></tr>
<tr class="separator:ga86bcd8a5335e9efe1ee3c2b8e554e7cd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga08eaeb98ae6480eaf5ce761476d91b23"><td class="memTemplParams" colspan="2">template&lt;sycl::ext::intel::esimd::atomic_op Op, typename T , int N, lsc_data_size DS = lsc_data_size::default_size, cache_hint L1H = cache_hint::none, cache_hint L2H = cache_hint::none, typename AccessorTy , typename Toffset &gt; </td></tr>
<tr class="memitem:ga08eaeb98ae6480eaf5ce761476d91b23"><td class="memTemplItemLeft" align="right" valign="top">__ESIMD_API std::enable_if_t&lt; __ESIMD_DNS::is_rw_device_accessor_v&lt; AccessorTy &gt;, <a class="el" href="classsycl_1_1__V1_1_1ext_1_1intel_1_1esimd_1_1simd.html">sycl::ext::intel::esimd::simd</a>&lt; T, N &gt; &gt;&#160;</td><td class="memTemplItemRight" valign="bottom"><a class="el" href="group__sycl__esimd__memory__lsc.html#ga08eaeb98ae6480eaf5ce761476d91b23">lsc_atomic_update</a> (AccessorTy acc, <a class="el" href="classsycl_1_1__V1_1_1ext_1_1intel_1_1esimd_1_1simd.html">sycl::ext::intel::esimd::simd</a>&lt; Toffset, N &gt; offsets, <a class="el" href="classsycl_1_1__V1_1_1ext_1_1intel_1_1esimd_1_1simd.html">sycl::ext::intel::esimd::simd</a>&lt; T, N &gt; <a class="el" href="group__sycl__esimd__math.html#ga63a8c9a8d6aa33b7467e1ce1740a26ab">src0</a>, <a class="el" href="classsycl_1_1__V1_1_1ext_1_1intel_1_1esimd_1_1simd.html">sycl::ext::intel::esimd::simd</a>&lt; T, N &gt; <a class="el" href="group__sycl__esimd__math.html#gaf51bfab85c59e73b6e89714841780859">src1</a>, <a class="el" href="group__sycl__esimd__core__vectors.html#gabdf9f3ea8534fe5107b78fc8ae5509d3">sycl::ext::intel::esimd::simd_mask</a>&lt; N &gt; pred)</td></tr>
<tr class="memdesc:ga08eaeb98ae6480eaf5ce761476d91b23"><td class="mdescLeft">&#160;</td><td class="mdescRight">Accessor-based atomic.  <a href="group__sycl__esimd__memory__lsc.html#ga08eaeb98ae6480eaf5ce761476d91b23">More...</a><br /></td></tr>
<tr class="separator:ga08eaeb98ae6480eaf5ce761476d91b23"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa7968bf7d8bc3f038e2daf48ee04e606"><td class="memTemplParams" colspan="2">template&lt;sycl::ext::intel::esimd::atomic_op Op, typename T , int N, lsc_data_size DS = lsc_data_size::default_size, cache_hint L1H = cache_hint::none, cache_hint L2H = cache_hint::none, typename AccessorTy &gt; </td></tr>
<tr class="memitem:gaa7968bf7d8bc3f038e2daf48ee04e606"><td class="memTemplItemLeft" align="right" valign="top">__ESIMD_API std::enable_if_t&lt; __ESIMD_DNS::is_rw_local_accessor_v&lt; AccessorTy &gt;, <a class="el" href="classsycl_1_1__V1_1_1ext_1_1intel_1_1esimd_1_1simd.html">sycl::ext::intel::esimd::simd</a>&lt; T, N &gt; &gt;&#160;</td><td class="memTemplItemRight" valign="bottom"><a class="el" href="group__sycl__esimd__memory__lsc.html#gaa7968bf7d8bc3f038e2daf48ee04e606">lsc_atomic_update</a> (AccessorTy acc, <a class="el" href="classsycl_1_1__V1_1_1ext_1_1intel_1_1esimd_1_1simd.html">sycl::ext::intel::esimd::simd</a>&lt; uint32_t, N &gt; offsets, <a class="el" href="classsycl_1_1__V1_1_1ext_1_1intel_1_1esimd_1_1simd.html">sycl::ext::intel::esimd::simd</a>&lt; T, N &gt; <a class="el" href="group__sycl__esimd__math.html#ga63a8c9a8d6aa33b7467e1ce1740a26ab">src0</a>, <a class="el" href="classsycl_1_1__V1_1_1ext_1_1intel_1_1esimd_1_1simd.html">sycl::ext::intel::esimd::simd</a>&lt; T, N &gt; <a class="el" href="group__sycl__esimd__math.html#gaf51bfab85c59e73b6e89714841780859">src1</a>, <a class="el" href="group__sycl__esimd__core__vectors.html#gabdf9f3ea8534fe5107b78fc8ae5509d3">sycl::ext::intel::esimd::simd_mask</a>&lt; N &gt; pred)</td></tr>
<tr class="memdesc:gaa7968bf7d8bc3f038e2daf48ee04e606"><td class="mdescLeft">&#160;</td><td class="mdescRight">Variant of <code>lsc_atomic_update</code> that uses <code><a class="el" href="classsycl_1_1__V1_1_1local__accessor.html">local_accessor</a></code> as a parameter.  <a href="group__sycl__esimd__memory__lsc.html#gaa7968bf7d8bc3f038e2daf48ee04e606">More...</a><br /></td></tr>
<tr class="separator:gaa7968bf7d8bc3f038e2daf48ee04e606"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9d0e7f37a789976d253a5955bd97ece3"><td class="memTemplParams" colspan="2">template&lt;lsc_memory_kind Kind = lsc_memory_kind::untyped_global, lsc_fence_op FenceOp = lsc_fence_op::none, lsc_scope Scope = lsc_scope::group, int N = 16&gt; </td></tr>
<tr class="memitem:ga9d0e7f37a789976d253a5955bd97ece3"><td class="memTemplItemLeft" align="right" valign="top">__ESIMD_API void&#160;</td><td class="memTemplItemRight" valign="bottom"><a class="el" href="group__sycl__esimd__memory__lsc.html#ga9d0e7f37a789976d253a5955bd97ece3">lsc_fence</a> (<a class="el" href="group__sycl__esimd__core__vectors.html#gabdf9f3ea8534fe5107b78fc8ae5509d3">sycl::ext::intel::esimd::simd_mask</a>&lt; N &gt; pred=1)</td></tr>
<tr class="memdesc:ga9d0e7f37a789976d253a5955bd97ece3"><td class="mdescLeft">&#160;</td><td class="mdescRight">Memory fence.  <a href="group__sycl__esimd__memory__lsc.html#ga9d0e7f37a789976d253a5955bd97ece3">More...</a><br /></td></tr>
<tr class="separator:ga9d0e7f37a789976d253a5955bd97ece3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad9a79761291a61d863703ad28847baf3"><td class="memItemLeft" align="right" valign="top">__ESIMD_API int32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__sycl__esimd__hw__thread__queries.html#gad9a79761291a61d863703ad28847baf3">get_hw_thread_id</a> ()</td></tr>
<tr class="memdesc:gad9a79761291a61d863703ad28847baf3"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get HW Thread ID.  <a href="group__sycl__esimd__hw__thread__queries.html#gad9a79761291a61d863703ad28847baf3">More...</a><br /></td></tr>
<tr class="separator:gad9a79761291a61d863703ad28847baf3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa6d8283fffef274c041575f804aea9db"><td class="memItemLeft" align="right" valign="top">__ESIMD_API int32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__sycl__esimd__hw__thread__queries.html#gaa6d8283fffef274c041575f804aea9db">get_subdevice_id</a> ()</td></tr>
<tr class="memdesc:gaa6d8283fffef274c041575f804aea9db"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get subdevice ID.  <a href="group__sycl__esimd__hw__thread__queries.html#gaa6d8283fffef274c041575f804aea9db">More...</a><br /></td></tr>
<tr class="separator:gaa6d8283fffef274c041575f804aea9db"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="var-members"></a>
Variables</h2></td></tr>
<tr class="memitem:ga63a8c9a8d6aa33b7467e1ce1740a26ab"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__sycl__esimd__math.html#ga63a8c9a8d6aa33b7467e1ce1740a26ab">src0</a></td></tr>
<tr class="separator:ga63a8c9a8d6aa33b7467e1ce1740a26ab"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf51bfab85c59e73b6e89714841780859"><td class="memItemLeft" align="right" valign="top">uint32_t uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__sycl__esimd__math.html#gaf51bfab85c59e73b6e89714841780859">src1</a></td></tr>
<tr class="separator:gaf51bfab85c59e73b6e89714841780859"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
</div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="navelem"><a class="el" href="namespacesycl.html">sycl</a></li><li class="navelem"><a class="el" href="namespacesycl_1_1__V1.html">_V1</a></li><li class="navelem"><a class="el" href="namespacesycl_1_1__V1_1_1ext.html">ext</a></li><li class="navelem"><a class="el" href="namespacesycl_1_1__V1_1_1ext_1_1intel.html">intel</a></li><li class="navelem"><a class="el" href="namespacesycl_1_1__V1_1_1ext_1_1intel_1_1experimental.html">experimental</a></li><li class="navelem"><a class="el" href="namespacesycl_1_1__V1_1_1ext_1_1intel_1_1experimental_1_1esimd.html">esimd</a></li>
    <li class="footer">Generated by <a href="https://www.doxygen.org/index.html"><img class="footer" src="doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.9.1 </li>
  </ul>
</div>
</body>
</html>
