// Seed: 136511481
module module_0;
  wire id_2;
  assign module_3.type_1 = 0;
  wire id_3;
  assign module_2.id_2 = 0;
  wire id_4;
endmodule
module module_1 (
    output wor  id_0,
    output wire id_1,
    output wire id_2,
    input  wand id_3
);
  buf primCall (id_0, id_3);
  module_0 modCall_1 ();
  wire id_5, id_6;
endmodule
module module_2 (
    output tri1  id_0,
    input  wor   id_1,
    output wand  id_2,
    input  uwire id_3,
    output tri1  id_4
);
  assign id_2 = 1;
  assign id_4 = 1;
  module_0 modCall_1 ();
endmodule
module module_3 (
    input  uwire id_0,
    output tri   id_1
);
  tri0 id_3, id_4 = id_3;
  or primCall (id_1, id_3, id_4, id_5);
  id_5(
      1, id_3, 1 | 1 | 1 | 1 - 1
  );
  module_0 modCall_1 ();
endmodule
