<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p282" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_282{left:69px;bottom:68px;letter-spacing:0.12px;}
#t2_282{left:107px;bottom:68px;letter-spacing:0.09px;}
#t3_282{left:69px;bottom:1141px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t4_282{left:69px;bottom:227px;letter-spacing:-0.16px;word-spacing:-0.46px;}
#t5_282{left:189px;bottom:998px;}
#t6_282{left:531px;bottom:998px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t7_282{left:189px;bottom:973px;letter-spacing:-0.14px;}
#t8_282{left:531px;bottom:973px;letter-spacing:-0.14px;}
#t9_282{left:189px;bottom:949px;letter-spacing:-0.13px;}
#ta_282{left:531px;bottom:949px;letter-spacing:-0.13px;}
#tb_282{left:189px;bottom:924px;letter-spacing:-0.15px;}
#tc_282{left:531px;bottom:924px;letter-spacing:-0.12px;}
#td_282{left:189px;bottom:900px;letter-spacing:-0.14px;}
#te_282{left:531px;bottom:900px;letter-spacing:-0.11px;}
#tf_282{left:189px;bottom:875px;letter-spacing:-0.14px;}
#tg_282{left:531px;bottom:875px;letter-spacing:-0.12px;word-spacing:0.01px;}
#th_282{left:75px;bottom:851px;letter-spacing:-0.17px;}
#ti_282{left:132px;bottom:851px;letter-spacing:-0.17px;}
#tj_282{left:189px;bottom:851px;letter-spacing:-0.14px;}
#tk_282{left:437px;bottom:851px;letter-spacing:-0.12px;}
#tl_282{left:531px;bottom:851px;letter-spacing:-0.12px;}
#tm_282{left:189px;bottom:826px;}
#tn_282{left:531px;bottom:826px;letter-spacing:-0.11px;}
#to_282{left:189px;bottom:802px;}
#tp_282{left:531px;bottom:802px;letter-spacing:-0.11px;}
#tq_282{left:189px;bottom:778px;}
#tr_282{left:531px;bottom:778px;letter-spacing:-0.11px;}
#ts_282{left:189px;bottom:753px;}
#tt_282{left:531px;bottom:753px;letter-spacing:-0.14px;}
#tu_282{left:189px;bottom:729px;}
#tv_282{left:531px;bottom:729px;letter-spacing:-0.11px;}
#tw_282{left:189px;bottom:704px;}
#tx_282{left:531px;bottom:704px;letter-spacing:-0.14px;}
#ty_282{left:189px;bottom:680px;letter-spacing:-0.15px;}
#tz_282{left:531px;bottom:680px;letter-spacing:-0.12px;}
#t10_282{left:81px;bottom:655px;letter-spacing:-0.17px;}
#t11_282{left:138px;bottom:655px;letter-spacing:-0.17px;}
#t12_282{left:188px;bottom:655px;letter-spacing:-0.15px;}
#t13_282{left:437px;bottom:655px;letter-spacing:-0.16px;}
#t14_282{left:531px;bottom:655px;letter-spacing:-0.11px;}
#t15_282{left:189px;bottom:631px;letter-spacing:-0.12px;}
#t16_282{left:531px;bottom:631px;letter-spacing:-0.14px;}
#t17_282{left:189px;bottom:606px;letter-spacing:-0.14px;}
#t18_282{left:531px;bottom:606px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t19_282{left:81px;bottom:582px;letter-spacing:-0.16px;}
#t1a_282{left:138px;bottom:582px;letter-spacing:-0.16px;}
#t1b_282{left:189px;bottom:582px;letter-spacing:-0.13px;}
#t1c_282{left:437px;bottom:582px;letter-spacing:-0.14px;}
#t1d_282{left:531px;bottom:582px;letter-spacing:-0.11px;}
#t1e_282{left:531px;bottom:561px;letter-spacing:-0.11px;}
#t1f_282{left:531px;bottom:544px;letter-spacing:-0.11px;}
#t1g_282{left:531px;bottom:527px;letter-spacing:-0.11px;word-spacing:-0.57px;}
#t1h_282{left:531px;bottom:510px;letter-spacing:-0.12px;word-spacing:-0.78px;}
#t1i_282{left:531px;bottom:493px;letter-spacing:-0.11px;}
#t1j_282{left:189px;bottom:469px;letter-spacing:-0.14px;}
#t1k_282{left:531px;bottom:469px;letter-spacing:-0.14px;}
#t1l_282{left:189px;bottom:444px;letter-spacing:-0.16px;}
#t1m_282{left:531px;bottom:444px;letter-spacing:-0.14px;}
#t1n_282{left:531px;bottom:423px;letter-spacing:-0.11px;}
#t1o_282{left:531px;bottom:406px;letter-spacing:-0.11px;}
#t1p_282{left:189px;bottom:382px;}
#t1q_282{left:531px;bottom:382px;letter-spacing:-0.14px;}
#t1r_282{left:189px;bottom:357px;letter-spacing:-0.12px;}
#t1s_282{left:531px;bottom:357px;letter-spacing:-0.15px;}
#t1t_282{left:531px;bottom:336px;letter-spacing:-0.11px;word-spacing:-0.35px;}
#t1u_282{left:70px;bottom:309px;letter-spacing:-0.14px;}
#t1v_282{left:69px;bottom:290px;letter-spacing:-0.17px;word-spacing:0.02px;}
#t1w_282{left:145px;bottom:1086px;letter-spacing:0.12px;word-spacing:0.02px;}
#t1x_282{left:231px;bottom:1086px;letter-spacing:0.13px;word-spacing:-0.01px;}
#t1y_282{left:100px;bottom:1063px;letter-spacing:-0.12px;}
#t1z_282{left:101px;bottom:1046px;letter-spacing:-0.13px;}
#t20_282{left:226px;bottom:1046px;letter-spacing:-0.13px;word-spacing:0.04px;}
#t21_282{left:459px;bottom:1046px;letter-spacing:-0.16px;}
#t22_282{left:642px;bottom:1046px;letter-spacing:-0.12px;word-spacing:-0.03px;}
#t23_282{left:87px;bottom:1022px;letter-spacing:-0.18px;}
#t24_282{left:143px;bottom:1022px;letter-spacing:-0.14px;}

.s1_282{font-size:12px;font-family:NeoSansIntel_1aa2;color:#000;}
.s2_282{font-size:14px;font-family:NeoSansIntel_1aa2;color:#0860A8;}
.s3_282{font-size:14px;font-family:Verdana_156;color:#000;}
.s4_282{font-size:14px;font-family:NeoSansIntel_1aa2;color:#000;}
.s5_282{font-size:14px;font-family:NeoSansIntelMedium_1aa1;color:#0860A8;}
.s6_282{font-size:15px;font-family:NeoSansIntelMedium_1aa1;color:#0860A8;}
.s7_282{font-size:14px;font-family:NeoSansIntelMedium_1aa1;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts282" type="text/css" >

@font-face {
	font-family: NeoSansIntelMedium_1aa1;
	src: url("fonts/NeoSansIntelMedium_1aa1.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_1aa2;
	src: url("fonts/NeoSansIntel_1aa2.woff") format("woff");
}

@font-face {
	font-family: Verdana_156;
	src: url("fonts/Verdana_156.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg282Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg282" style="-webkit-user-select: none;"><object width="935" height="1210" data="282/282.svg" type="image/svg+xml" id="pdf282" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_282" class="t s1_282">2-266 </span><span id="t2_282" class="t s1_282">Vol. 4 </span>
<span id="t3_282" class="t s2_282">MODEL-SPECIFIC REGISTERS (MSRS) </span>
<span id="t4_282" class="t s3_282">Table 2-35 lists MSRs that are specific to Intel Core M processors and 5th Generation Intel Core Processors. </span>
<span id="t5_282" class="t s4_282">9 </span><span id="t6_282" class="t s4_282">Reserved, must be zero. </span>
<span id="t7_282" class="t s4_282">10 </span><span id="t8_282" class="t s4_282">TSCEn </span>
<span id="t9_282" class="t s4_282">11 </span><span id="ta_282" class="t s4_282">DisRETC </span>
<span id="tb_282" class="t s4_282">12 </span><span id="tc_282" class="t s4_282">Reserved, must be zero. </span>
<span id="td_282" class="t s4_282">13 </span><span id="te_282" class="t s4_282">Reserved; writing 0 will #GP if also setting TraceEn. </span>
<span id="tf_282" class="t s4_282">63:14 </span><span id="tg_282" class="t s4_282">Reserved, must be zero. </span>
<span id="th_282" class="t s4_282">571H </span><span id="ti_282" class="t s4_282">1393 </span><span id="tj_282" class="t s4_282">IA32_RTIT_STATUS </span><span id="tk_282" class="t s4_282">Thread </span><span id="tl_282" class="t s4_282">Tracing Status Register (R/W) </span>
<span id="tm_282" class="t s4_282">0 </span><span id="tn_282" class="t s4_282">Reserved, writes ignored. </span>
<span id="to_282" class="t s4_282">1 </span><span id="tp_282" class="t s4_282">ContexEn, writes ignored. </span>
<span id="tq_282" class="t s4_282">2 </span><span id="tr_282" class="t s4_282">TriggerEn, writes ignored. </span>
<span id="ts_282" class="t s4_282">3 </span><span id="tt_282" class="t s4_282">Reserved </span>
<span id="tu_282" class="t s4_282">4 </span><span id="tv_282" class="t s4_282">Error (R/W) </span>
<span id="tw_282" class="t s4_282">5 </span><span id="tx_282" class="t s4_282">Stopped </span>
<span id="ty_282" class="t s4_282">63:6 </span><span id="tz_282" class="t s4_282">Reserved, must be zero. </span>
<span id="t10_282" class="t s4_282">572H </span><span id="t11_282" class="t s4_282">1394 </span><span id="t12_282" class="t s4_282">IA32_RTIT_CR3_MATCH </span><span id="t13_282" class="t s4_282">THREAD </span><span id="t14_282" class="t s4_282">Trace Filter CR3 Match Register (R/W) </span>
<span id="t15_282" class="t s4_282">4:0 </span><span id="t16_282" class="t s4_282">Reserved </span>
<span id="t17_282" class="t s4_282">63:5 </span><span id="t18_282" class="t s4_282">CR3[63:5] value to match. </span>
<span id="t19_282" class="t s4_282">620H </span><span id="t1a_282" class="t s4_282">1568 </span><span id="t1b_282" class="t s4_282">MSR UNCORE_RATIO_LIMIT </span><span id="t1c_282" class="t s4_282">Package </span><span id="t1d_282" class="t s4_282">Uncore Ratio Limit (R/W) </span>
<span id="t1e_282" class="t s4_282">Out of reset, the min_ratio and max_ratio fields </span>
<span id="t1f_282" class="t s4_282">represent the widest possible range of uncore </span>
<span id="t1g_282" class="t s4_282">frequencies. Writing to these fields allows software to </span>
<span id="t1h_282" class="t s4_282">control the minimum and the maximum frequency that </span>
<span id="t1i_282" class="t s4_282">hardware will select. </span>
<span id="t1j_282" class="t s4_282">63:15 </span><span id="t1k_282" class="t s4_282">Reserved </span>
<span id="t1l_282" class="t s4_282">14:8 </span><span id="t1m_282" class="t s4_282">MIN_RATIO </span>
<span id="t1n_282" class="t s4_282">Writing to this field controls the minimum possible </span>
<span id="t1o_282" class="t s4_282">ratio of the LLC/Ring. </span>
<span id="t1p_282" class="t s4_282">7 </span><span id="t1q_282" class="t s4_282">Reserved </span>
<span id="t1r_282" class="t s4_282">6:0 </span><span id="t1s_282" class="t s4_282">MAX_RATIO </span>
<span id="t1t_282" class="t s4_282">This field is used to limit the max ratio of the LLC/Ring. </span>
<span id="t1u_282" class="t s5_282">NOTES: </span>
<span id="t1v_282" class="t s3_282">1. MAXPHYADDR is reported by CPUID.80000008H:EAX[7:0]. </span>
<span id="t1w_282" class="t s6_282">Table 2-34. </span><span id="t1x_282" class="t s6_282">Additional MSRs Common to Processors Based on Broadwell Microarchitectures </span>
<span id="t1y_282" class="t s7_282">Register </span>
<span id="t1z_282" class="t s7_282">Address </span><span id="t20_282" class="t s7_282">Register Name / Bit Fields </span><span id="t21_282" class="t s7_282">Scope </span><span id="t22_282" class="t s7_282">Bit Description </span>
<span id="t23_282" class="t s7_282">Hex </span><span id="t24_282" class="t s7_282">Dec </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
