{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1721419028915 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1721419028916 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Jul 19 16:57:08 2024 " "Processing started: Fri Jul 19 16:57:08 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1721419028916 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1721419028916 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off pratica2 -c pratica2 " "Command: quartus_map --read_settings_files=on --write_settings_files=off pratica2 -c pratica2" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1721419028916 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1721419029600 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pratica2.v 1 1 " "Found 1 design units, including 1 entities, in source file pratica2.v" { { "Info" "ISGN_ENTITY_NAME" "1 pratica2 " "Found entity 1: pratica2" {  } { { "pratica2.v" "" { Text "C:/Users/ryane/OneDrive/Documentos/Ryan Facul/Ryan Facul/11º Semestre/LAOCII/pratica2desenv/pratica2.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1721419029758 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1721419029758 ""}
{ "Warning" "WSGN_MEGAFN_REPLACE" "mux mux.v " "Entity \"mux\" obtained from \"mux.v\" instead of from Quartus II megafunction library" {  } { { "mux.v" "" { Text "C:/Users/ryane/OneDrive/Documentos/Ryan Facul/Ryan Facul/11º Semestre/LAOCII/pratica2desenv/mux.v" 1 -1 0 } }  } 0 12090 "Entity \"%1!s!\" obtained from \"%2!s!\" instead of from Quartus II megafunction library" 0 0 "Quartus II" 0 -1 1721419029769 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux.v 1 1 " "Found 1 design units, including 1 entities, in source file mux.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux " "Found entity 1: mux" {  } { { "mux.v" "" { Text "C:/Users/ryane/OneDrive/Documentos/Ryan Facul/Ryan Facul/11º Semestre/LAOCII/pratica2desenv/mux.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1721419029769 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1721419029769 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "extensor.v 1 1 " "Found 1 design units, including 1 entities, in source file extensor.v" { { "Info" "ISGN_ENTITY_NAME" "1 extensor " "Found entity 1: extensor" {  } { { "extensor.v" "" { Text "C:/Users/ryane/OneDrive/Documentos/Ryan Facul/Ryan Facul/11º Semestre/LAOCII/pratica2desenv/extensor.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1721419029775 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1721419029775 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "addsub.v 1 1 " "Found 1 design units, including 1 entities, in source file addsub.v" { { "Info" "ISGN_ENTITY_NAME" "1 addSub " "Found entity 1: addSub" {  } { { "addSub.v" "" { Text "C:/Users/ryane/OneDrive/Documentos/Ryan Facul/Ryan Facul/11º Semestre/LAOCII/pratica2desenv/addSub.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1721419029792 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1721419029792 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "upcount.v 1 1 " "Found 1 design units, including 1 entities, in source file upcount.v" { { "Info" "ISGN_ENTITY_NAME" "1 upcount " "Found entity 1: upcount" {  } { { "upcount.v" "" { Text "C:/Users/ryane/OneDrive/Documentos/Ryan Facul/Ryan Facul/11º Semestre/LAOCII/pratica2desenv/upcount.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1721419029803 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1721419029803 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "controle.v(22) " "Verilog HDL information at controle.v(22): always construct contains both blocking and non-blocking assignments" {  } { { "controle.v" "" { Text "C:/Users/ryane/OneDrive/Documentos/Ryan Facul/Ryan Facul/11º Semestre/LAOCII/pratica2desenv/controle.v" 22 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1721419029815 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controle.v 1 1 " "Found 1 design units, including 1 entities, in source file controle.v" { { "Info" "ISGN_ENTITY_NAME" "1 controle " "Found entity 1: controle" {  } { { "controle.v" "" { Text "C:/Users/ryane/OneDrive/Documentos/Ryan Facul/Ryan Facul/11º Semestre/LAOCII/pratica2desenv/controle.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1721419029817 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1721419029817 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registrador.v 1 1 " "Found 1 design units, including 1 entities, in source file registrador.v" { { "Info" "ISGN_ENTITY_NAME" "1 registrador " "Found entity 1: registrador" {  } { { "registrador.v" "" { Text "C:/Users/ryane/OneDrive/Documentos/Ryan Facul/Ryan Facul/11º Semestre/LAOCII/pratica2desenv/registrador.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1721419029827 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1721419029827 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux2tol.v 1 1 " "Found 1 design units, including 1 entities, in source file mux2tol.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux2to1 " "Found entity 1: mux2to1" {  } { { "mux2tol.v" "" { Text "C:/Users/ryane/OneDrive/Documentos/Ryan Facul/Ryan Facul/11º Semestre/LAOCII/pratica2desenv/mux2tol.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1721419029836 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1721419029836 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "pratica2 " "Elaborating entity \"pratica2\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1721419029940 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 pratica2.v(83) " "Verilog HDL assignment warning at pratica2.v(83): truncated value with size 32 to match size of target (2)" {  } { { "pratica2.v" "" { Text "C:/Users/ryane/OneDrive/Documentos/Ryan Facul/Ryan Facul/11º Semestre/LAOCII/pratica2desenv/pratica2.v" 83 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1721419029954 "|pratica2"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "upcount upcount:contador " "Elaborating entity \"upcount\" for hierarchy \"upcount:contador\"" {  } { { "pratica2.v" "contador" { Text "C:/Users/ryane/OneDrive/Documentos/Ryan Facul/Ryan Facul/11º Semestre/LAOCII/pratica2desenv/pratica2.v" 30 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1721419030056 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "registrador registrador:reg0 " "Elaborating entity \"registrador\" for hierarchy \"registrador:reg0\"" {  } { { "pratica2.v" "reg0" { Text "C:/Users/ryane/OneDrive/Documentos/Ryan Facul/Ryan Facul/11º Semestre/LAOCII/pratica2desenv/pratica2.v" 33 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1721419030067 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux mux:mux_inst " "Elaborating entity \"mux\" for hierarchy \"mux:mux_inst\"" {  } { { "pratica2.v" "mux_inst" { Text "C:/Users/ryane/OneDrive/Documentos/Ryan Facul/Ryan Facul/11º Semestre/LAOCII/pratica2desenv/pratica2.v" 52 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1721419030091 ""}
{ "Warning" "WVRFX_L2_VERI_ASSUMED_INCOMPLETE_CASE" "mux.v(11) " "Verilog HDL warning at mux.v(11): case statement has overlapping case item expressions with non-constant or don't care bits - unable to check case statement for completeness" {  } { { "mux.v" "" { Text "C:/Users/ryane/OneDrive/Documentos/Ryan Facul/Ryan Facul/11º Semestre/LAOCII/pratica2desenv/mux.v" 11 0 0 } }  } 0 10763 "Verilog HDL warning at %1!s!: case statement has overlapping case item expressions with non-constant or don't care bits - unable to check case statement for completeness" 0 0 "Quartus II" 0 -1 1721419030095 "|pratica2|mux:mux_inst"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "mux.v(11) " "Verilog HDL Case Statement warning at mux.v(11): incomplete case statement has no default case item" {  } { { "mux.v" "" { Text "C:/Users/ryane/OneDrive/Documentos/Ryan Facul/Ryan Facul/11º Semestre/LAOCII/pratica2desenv/mux.v" 11 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Quartus II" 0 -1 1721419030095 "|pratica2|mux:mux_inst"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "buswires mux.v(11) " "Verilog HDL Always Construct warning at mux.v(11): inferring latch(es) for variable \"buswires\", which holds its previous value in one or more paths through the always construct" {  } { { "mux.v" "" { Text "C:/Users/ryane/OneDrive/Documentos/Ryan Facul/Ryan Facul/11º Semestre/LAOCII/pratica2desenv/mux.v" 11 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1721419030095 "|pratica2|mux:mux_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "buswires\[0\] mux.v(11) " "Inferred latch for \"buswires\[0\]\" at mux.v(11)" {  } { { "mux.v" "" { Text "C:/Users/ryane/OneDrive/Documentos/Ryan Facul/Ryan Facul/11º Semestre/LAOCII/pratica2desenv/mux.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1721419030095 "|pratica2|mux:mux_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "buswires\[1\] mux.v(11) " "Inferred latch for \"buswires\[1\]\" at mux.v(11)" {  } { { "mux.v" "" { Text "C:/Users/ryane/OneDrive/Documentos/Ryan Facul/Ryan Facul/11º Semestre/LAOCII/pratica2desenv/mux.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1721419030095 "|pratica2|mux:mux_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "buswires\[2\] mux.v(11) " "Inferred latch for \"buswires\[2\]\" at mux.v(11)" {  } { { "mux.v" "" { Text "C:/Users/ryane/OneDrive/Documentos/Ryan Facul/Ryan Facul/11º Semestre/LAOCII/pratica2desenv/mux.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1721419030096 "|pratica2|mux:mux_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "buswires\[3\] mux.v(11) " "Inferred latch for \"buswires\[3\]\" at mux.v(11)" {  } { { "mux.v" "" { Text "C:/Users/ryane/OneDrive/Documentos/Ryan Facul/Ryan Facul/11º Semestre/LAOCII/pratica2desenv/mux.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1721419030096 "|pratica2|mux:mux_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "buswires\[4\] mux.v(11) " "Inferred latch for \"buswires\[4\]\" at mux.v(11)" {  } { { "mux.v" "" { Text "C:/Users/ryane/OneDrive/Documentos/Ryan Facul/Ryan Facul/11º Semestre/LAOCII/pratica2desenv/mux.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1721419030096 "|pratica2|mux:mux_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "buswires\[5\] mux.v(11) " "Inferred latch for \"buswires\[5\]\" at mux.v(11)" {  } { { "mux.v" "" { Text "C:/Users/ryane/OneDrive/Documentos/Ryan Facul/Ryan Facul/11º Semestre/LAOCII/pratica2desenv/mux.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1721419030096 "|pratica2|mux:mux_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "buswires\[6\] mux.v(11) " "Inferred latch for \"buswires\[6\]\" at mux.v(11)" {  } { { "mux.v" "" { Text "C:/Users/ryane/OneDrive/Documentos/Ryan Facul/Ryan Facul/11º Semestre/LAOCII/pratica2desenv/mux.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1721419030096 "|pratica2|mux:mux_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "buswires\[7\] mux.v(11) " "Inferred latch for \"buswires\[7\]\" at mux.v(11)" {  } { { "mux.v" "" { Text "C:/Users/ryane/OneDrive/Documentos/Ryan Facul/Ryan Facul/11º Semestre/LAOCII/pratica2desenv/mux.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1721419030096 "|pratica2|mux:mux_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "buswires\[8\] mux.v(11) " "Inferred latch for \"buswires\[8\]\" at mux.v(11)" {  } { { "mux.v" "" { Text "C:/Users/ryane/OneDrive/Documentos/Ryan Facul/Ryan Facul/11º Semestre/LAOCII/pratica2desenv/mux.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1721419030096 "|pratica2|mux:mux_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "buswires\[9\] mux.v(11) " "Inferred latch for \"buswires\[9\]\" at mux.v(11)" {  } { { "mux.v" "" { Text "C:/Users/ryane/OneDrive/Documentos/Ryan Facul/Ryan Facul/11º Semestre/LAOCII/pratica2desenv/mux.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1721419030096 "|pratica2|mux:mux_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "buswires\[10\] mux.v(11) " "Inferred latch for \"buswires\[10\]\" at mux.v(11)" {  } { { "mux.v" "" { Text "C:/Users/ryane/OneDrive/Documentos/Ryan Facul/Ryan Facul/11º Semestre/LAOCII/pratica2desenv/mux.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1721419030096 "|pratica2|mux:mux_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "buswires\[11\] mux.v(11) " "Inferred latch for \"buswires\[11\]\" at mux.v(11)" {  } { { "mux.v" "" { Text "C:/Users/ryane/OneDrive/Documentos/Ryan Facul/Ryan Facul/11º Semestre/LAOCII/pratica2desenv/mux.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1721419030096 "|pratica2|mux:mux_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "buswires\[12\] mux.v(11) " "Inferred latch for \"buswires\[12\]\" at mux.v(11)" {  } { { "mux.v" "" { Text "C:/Users/ryane/OneDrive/Documentos/Ryan Facul/Ryan Facul/11º Semestre/LAOCII/pratica2desenv/mux.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1721419030097 "|pratica2|mux:mux_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "buswires\[13\] mux.v(11) " "Inferred latch for \"buswires\[13\]\" at mux.v(11)" {  } { { "mux.v" "" { Text "C:/Users/ryane/OneDrive/Documentos/Ryan Facul/Ryan Facul/11º Semestre/LAOCII/pratica2desenv/mux.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1721419030097 "|pratica2|mux:mux_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "buswires\[14\] mux.v(11) " "Inferred latch for \"buswires\[14\]\" at mux.v(11)" {  } { { "mux.v" "" { Text "C:/Users/ryane/OneDrive/Documentos/Ryan Facul/Ryan Facul/11º Semestre/LAOCII/pratica2desenv/mux.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1721419030097 "|pratica2|mux:mux_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "buswires\[15\] mux.v(11) " "Inferred latch for \"buswires\[15\]\" at mux.v(11)" {  } { { "mux.v" "" { Text "C:/Users/ryane/OneDrive/Documentos/Ryan Facul/Ryan Facul/11º Semestre/LAOCII/pratica2desenv/mux.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1721419030097 "|pratica2|mux:mux_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "addSub addSub:add_sub_inst " "Elaborating entity \"addSub\" for hierarchy \"addSub:add_sub_inst\"" {  } { { "pratica2.v" "add_sub_inst" { Text "C:/Users/ryane/OneDrive/Documentos/Ryan Facul/Ryan Facul/11º Semestre/LAOCII/pratica2desenv/pratica2.v" 60 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1721419030101 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "controle controle:ctrl " "Elaborating entity \"controle\" for hierarchy \"controle:ctrl\"" {  } { { "pratica2.v" "ctrl" { Text "C:/Users/ryane/OneDrive/Documentos/Ryan Facul/Ryan Facul/11º Semestre/LAOCII/pratica2desenv/pratica2.v" 74 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1721419030105 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Instrucion controle.v(13) " "Verilog HDL or VHDL warning at controle.v(13): object \"Instrucion\" assigned a value but never read" {  } { { "controle.v" "" { Text "C:/Users/ryane/OneDrive/Documentos/Ryan Facul/Ryan Facul/11º Semestre/LAOCII/pratica2desenv/controle.v" 13 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1721419030110 "|pratica2|controle:ctrl"}
{ "Warning" "WVRFX_VERI_2116_UNCONVERTED" "Instrucion controle.v(15) " "Verilog HDL warning at controle.v(15): initial value for variable Instrucion should be constant" {  } { { "controle.v" "" { Text "C:/Users/ryane/OneDrive/Documentos/Ryan Facul/Ryan Facul/11º Semestre/LAOCII/pratica2desenv/controle.v" 15 0 0 } }  } 0 10855 "Verilog HDL warning at %2!s!: initial value for variable %1!s! should be constant" 0 0 "Quartus II" 0 -1 1721419030110 "|pratica2|controle:ctrl"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2to1 mux2to1:buswire_mux_inst " "Elaborating entity \"mux2to1\" for hierarchy \"mux2to1:buswire_mux_inst\"" {  } { { "pratica2.v" "buswire_mux_inst" { Text "C:/Users/ryane/OneDrive/Documentos/Ryan Facul/Ryan Facul/11º Semestre/LAOCII/pratica2desenv/pratica2.v" 92 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1721419030113 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "2 " "2 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Quartus II" 0 -1 1721419031019 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mux:mux_inst\|buswires\[1\] " "Latch mux:mux_inst\|buswires\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controle:ctrl\|r0_out " "Ports D and ENA on the latch are fed by the same signal controle:ctrl\|r0_out" {  } { { "controle.v" "" { Text "C:/Users/ryane/OneDrive/Documentos/Ryan Facul/Ryan Facul/11º Semestre/LAOCII/pratica2desenv/controle.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1721419031072 ""}  } { { "mux.v" "" { Text "C:/Users/ryane/OneDrive/Documentos/Ryan Facul/Ryan Facul/11º Semestre/LAOCII/pratica2desenv/mux.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1721419031072 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mux:mux_inst\|buswires\[2\] " "Latch mux:mux_inst\|buswires\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controle:ctrl\|r0_out " "Ports D and ENA on the latch are fed by the same signal controle:ctrl\|r0_out" {  } { { "controle.v" "" { Text "C:/Users/ryane/OneDrive/Documentos/Ryan Facul/Ryan Facul/11º Semestre/LAOCII/pratica2desenv/controle.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1721419031073 ""}  } { { "mux.v" "" { Text "C:/Users/ryane/OneDrive/Documentos/Ryan Facul/Ryan Facul/11º Semestre/LAOCII/pratica2desenv/mux.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1721419031073 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mux:mux_inst\|buswires\[3\] " "Latch mux:mux_inst\|buswires\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controle:ctrl\|r0_out " "Ports D and ENA on the latch are fed by the same signal controle:ctrl\|r0_out" {  } { { "controle.v" "" { Text "C:/Users/ryane/OneDrive/Documentos/Ryan Facul/Ryan Facul/11º Semestre/LAOCII/pratica2desenv/controle.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1721419031073 ""}  } { { "mux.v" "" { Text "C:/Users/ryane/OneDrive/Documentos/Ryan Facul/Ryan Facul/11º Semestre/LAOCII/pratica2desenv/mux.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1721419031073 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mux:mux_inst\|buswires\[4\] " "Latch mux:mux_inst\|buswires\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controle:ctrl\|r0_out " "Ports D and ENA on the latch are fed by the same signal controle:ctrl\|r0_out" {  } { { "controle.v" "" { Text "C:/Users/ryane/OneDrive/Documentos/Ryan Facul/Ryan Facul/11º Semestre/LAOCII/pratica2desenv/controle.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1721419031073 ""}  } { { "mux.v" "" { Text "C:/Users/ryane/OneDrive/Documentos/Ryan Facul/Ryan Facul/11º Semestre/LAOCII/pratica2desenv/mux.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1721419031073 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mux:mux_inst\|buswires\[5\] " "Latch mux:mux_inst\|buswires\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controle:ctrl\|r0_out " "Ports D and ENA on the latch are fed by the same signal controle:ctrl\|r0_out" {  } { { "controle.v" "" { Text "C:/Users/ryane/OneDrive/Documentos/Ryan Facul/Ryan Facul/11º Semestre/LAOCII/pratica2desenv/controle.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1721419031075 ""}  } { { "mux.v" "" { Text "C:/Users/ryane/OneDrive/Documentos/Ryan Facul/Ryan Facul/11º Semestre/LAOCII/pratica2desenv/mux.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1721419031075 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mux:mux_inst\|buswires\[6\] " "Latch mux:mux_inst\|buswires\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controle:ctrl\|r0_out " "Ports D and ENA on the latch are fed by the same signal controle:ctrl\|r0_out" {  } { { "controle.v" "" { Text "C:/Users/ryane/OneDrive/Documentos/Ryan Facul/Ryan Facul/11º Semestre/LAOCII/pratica2desenv/controle.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1721419031075 ""}  } { { "mux.v" "" { Text "C:/Users/ryane/OneDrive/Documentos/Ryan Facul/Ryan Facul/11º Semestre/LAOCII/pratica2desenv/mux.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1721419031075 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mux:mux_inst\|buswires\[7\] " "Latch mux:mux_inst\|buswires\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controle:ctrl\|r0_out " "Ports D and ENA on the latch are fed by the same signal controle:ctrl\|r0_out" {  } { { "controle.v" "" { Text "C:/Users/ryane/OneDrive/Documentos/Ryan Facul/Ryan Facul/11º Semestre/LAOCII/pratica2desenv/controle.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1721419031075 ""}  } { { "mux.v" "" { Text "C:/Users/ryane/OneDrive/Documentos/Ryan Facul/Ryan Facul/11º Semestre/LAOCII/pratica2desenv/mux.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1721419031075 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mux:mux_inst\|buswires\[8\] " "Latch mux:mux_inst\|buswires\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controle:ctrl\|r0_out " "Ports D and ENA on the latch are fed by the same signal controle:ctrl\|r0_out" {  } { { "controle.v" "" { Text "C:/Users/ryane/OneDrive/Documentos/Ryan Facul/Ryan Facul/11º Semestre/LAOCII/pratica2desenv/controle.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1721419031076 ""}  } { { "mux.v" "" { Text "C:/Users/ryane/OneDrive/Documentos/Ryan Facul/Ryan Facul/11º Semestre/LAOCII/pratica2desenv/mux.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1721419031076 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mux:mux_inst\|buswires\[9\] " "Latch mux:mux_inst\|buswires\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controle:ctrl\|r0_out " "Ports D and ENA on the latch are fed by the same signal controle:ctrl\|r0_out" {  } { { "controle.v" "" { Text "C:/Users/ryane/OneDrive/Documentos/Ryan Facul/Ryan Facul/11º Semestre/LAOCII/pratica2desenv/controle.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1721419031076 ""}  } { { "mux.v" "" { Text "C:/Users/ryane/OneDrive/Documentos/Ryan Facul/Ryan Facul/11º Semestre/LAOCII/pratica2desenv/mux.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1721419031076 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mux:mux_inst\|buswires\[10\] " "Latch mux:mux_inst\|buswires\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controle:ctrl\|r0_out " "Ports D and ENA on the latch are fed by the same signal controle:ctrl\|r0_out" {  } { { "controle.v" "" { Text "C:/Users/ryane/OneDrive/Documentos/Ryan Facul/Ryan Facul/11º Semestre/LAOCII/pratica2desenv/controle.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1721419031077 ""}  } { { "mux.v" "" { Text "C:/Users/ryane/OneDrive/Documentos/Ryan Facul/Ryan Facul/11º Semestre/LAOCII/pratica2desenv/mux.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1721419031077 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mux:mux_inst\|buswires\[11\] " "Latch mux:mux_inst\|buswires\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controle:ctrl\|r0_out " "Ports D and ENA on the latch are fed by the same signal controle:ctrl\|r0_out" {  } { { "controle.v" "" { Text "C:/Users/ryane/OneDrive/Documentos/Ryan Facul/Ryan Facul/11º Semestre/LAOCII/pratica2desenv/controle.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1721419031077 ""}  } { { "mux.v" "" { Text "C:/Users/ryane/OneDrive/Documentos/Ryan Facul/Ryan Facul/11º Semestre/LAOCII/pratica2desenv/mux.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1721419031077 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mux:mux_inst\|buswires\[12\] " "Latch mux:mux_inst\|buswires\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controle:ctrl\|r0_out " "Ports D and ENA on the latch are fed by the same signal controle:ctrl\|r0_out" {  } { { "controle.v" "" { Text "C:/Users/ryane/OneDrive/Documentos/Ryan Facul/Ryan Facul/11º Semestre/LAOCII/pratica2desenv/controle.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1721419031077 ""}  } { { "mux.v" "" { Text "C:/Users/ryane/OneDrive/Documentos/Ryan Facul/Ryan Facul/11º Semestre/LAOCII/pratica2desenv/mux.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1721419031077 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mux:mux_inst\|buswires\[13\] " "Latch mux:mux_inst\|buswires\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controle:ctrl\|r0_out " "Ports D and ENA on the latch are fed by the same signal controle:ctrl\|r0_out" {  } { { "controle.v" "" { Text "C:/Users/ryane/OneDrive/Documentos/Ryan Facul/Ryan Facul/11º Semestre/LAOCII/pratica2desenv/controle.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1721419031077 ""}  } { { "mux.v" "" { Text "C:/Users/ryane/OneDrive/Documentos/Ryan Facul/Ryan Facul/11º Semestre/LAOCII/pratica2desenv/mux.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1721419031077 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mux:mux_inst\|buswires\[14\] " "Latch mux:mux_inst\|buswires\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controle:ctrl\|r0_out " "Ports D and ENA on the latch are fed by the same signal controle:ctrl\|r0_out" {  } { { "controle.v" "" { Text "C:/Users/ryane/OneDrive/Documentos/Ryan Facul/Ryan Facul/11º Semestre/LAOCII/pratica2desenv/controle.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1721419031078 ""}  } { { "mux.v" "" { Text "C:/Users/ryane/OneDrive/Documentos/Ryan Facul/Ryan Facul/11º Semestre/LAOCII/pratica2desenv/mux.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1721419031078 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mux:mux_inst\|buswires\[0\] " "Latch mux:mux_inst\|buswires\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controle:ctrl\|r0_out " "Ports D and ENA on the latch are fed by the same signal controle:ctrl\|r0_out" {  } { { "controle.v" "" { Text "C:/Users/ryane/OneDrive/Documentos/Ryan Facul/Ryan Facul/11º Semestre/LAOCII/pratica2desenv/controle.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1721419031078 ""}  } { { "mux.v" "" { Text "C:/Users/ryane/OneDrive/Documentos/Ryan Facul/Ryan Facul/11º Semestre/LAOCII/pratica2desenv/mux.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1721419031078 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mux:mux_inst\|buswires\[15\] " "Latch mux:mux_inst\|buswires\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controle:ctrl\|r0_out " "Ports D and ENA on the latch are fed by the same signal controle:ctrl\|r0_out" {  } { { "controle.v" "" { Text "C:/Users/ryane/OneDrive/Documentos/Ryan Facul/Ryan Facul/11º Semestre/LAOCII/pratica2desenv/controle.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1721419031079 ""}  } { { "mux.v" "" { Text "C:/Users/ryane/OneDrive/Documentos/Ryan Facul/Ryan Facul/11º Semestre/LAOCII/pratica2desenv/mux.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1721419031079 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "15 " "15 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1721419031569 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/ryane/OneDrive/Documentos/Ryan Facul/Ryan Facul/11º Semestre/LAOCII/pratica2desenv/output_files/pratica2.map.smsg " "Generated suppressed messages file C:/Users/ryane/OneDrive/Documentos/Ryan Facul/Ryan Facul/11º Semestre/LAOCII/pratica2desenv/output_files/pratica2.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1721419031763 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1721419032156 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1721419032156 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "16 " "Design contains 16 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "din\[0\] " "No output dependent on input pin \"din\[0\]\"" {  } { { "pratica2.v" "" { Text "C:/Users/ryane/OneDrive/Documentos/Ryan Facul/Ryan Facul/11º Semestre/LAOCII/pratica2desenv/pratica2.v" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1721419032364 "|pratica2|din[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "din\[1\] " "No output dependent on input pin \"din\[1\]\"" {  } { { "pratica2.v" "" { Text "C:/Users/ryane/OneDrive/Documentos/Ryan Facul/Ryan Facul/11º Semestre/LAOCII/pratica2desenv/pratica2.v" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1721419032364 "|pratica2|din[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "din\[2\] " "No output dependent on input pin \"din\[2\]\"" {  } { { "pratica2.v" "" { Text "C:/Users/ryane/OneDrive/Documentos/Ryan Facul/Ryan Facul/11º Semestre/LAOCII/pratica2desenv/pratica2.v" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1721419032364 "|pratica2|din[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "din\[3\] " "No output dependent on input pin \"din\[3\]\"" {  } { { "pratica2.v" "" { Text "C:/Users/ryane/OneDrive/Documentos/Ryan Facul/Ryan Facul/11º Semestre/LAOCII/pratica2desenv/pratica2.v" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1721419032364 "|pratica2|din[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "din\[4\] " "No output dependent on input pin \"din\[4\]\"" {  } { { "pratica2.v" "" { Text "C:/Users/ryane/OneDrive/Documentos/Ryan Facul/Ryan Facul/11º Semestre/LAOCII/pratica2desenv/pratica2.v" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1721419032364 "|pratica2|din[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "din\[5\] " "No output dependent on input pin \"din\[5\]\"" {  } { { "pratica2.v" "" { Text "C:/Users/ryane/OneDrive/Documentos/Ryan Facul/Ryan Facul/11º Semestre/LAOCII/pratica2desenv/pratica2.v" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1721419032364 "|pratica2|din[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "din\[6\] " "No output dependent on input pin \"din\[6\]\"" {  } { { "pratica2.v" "" { Text "C:/Users/ryane/OneDrive/Documentos/Ryan Facul/Ryan Facul/11º Semestre/LAOCII/pratica2desenv/pratica2.v" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1721419032364 "|pratica2|din[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "din\[7\] " "No output dependent on input pin \"din\[7\]\"" {  } { { "pratica2.v" "" { Text "C:/Users/ryane/OneDrive/Documentos/Ryan Facul/Ryan Facul/11º Semestre/LAOCII/pratica2desenv/pratica2.v" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1721419032364 "|pratica2|din[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "din\[8\] " "No output dependent on input pin \"din\[8\]\"" {  } { { "pratica2.v" "" { Text "C:/Users/ryane/OneDrive/Documentos/Ryan Facul/Ryan Facul/11º Semestre/LAOCII/pratica2desenv/pratica2.v" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1721419032364 "|pratica2|din[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "din\[9\] " "No output dependent on input pin \"din\[9\]\"" {  } { { "pratica2.v" "" { Text "C:/Users/ryane/OneDrive/Documentos/Ryan Facul/Ryan Facul/11º Semestre/LAOCII/pratica2desenv/pratica2.v" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1721419032364 "|pratica2|din[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "din\[10\] " "No output dependent on input pin \"din\[10\]\"" {  } { { "pratica2.v" "" { Text "C:/Users/ryane/OneDrive/Documentos/Ryan Facul/Ryan Facul/11º Semestre/LAOCII/pratica2desenv/pratica2.v" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1721419032364 "|pratica2|din[10]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "din\[11\] " "No output dependent on input pin \"din\[11\]\"" {  } { { "pratica2.v" "" { Text "C:/Users/ryane/OneDrive/Documentos/Ryan Facul/Ryan Facul/11º Semestre/LAOCII/pratica2desenv/pratica2.v" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1721419032364 "|pratica2|din[11]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "din\[12\] " "No output dependent on input pin \"din\[12\]\"" {  } { { "pratica2.v" "" { Text "C:/Users/ryane/OneDrive/Documentos/Ryan Facul/Ryan Facul/11º Semestre/LAOCII/pratica2desenv/pratica2.v" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1721419032364 "|pratica2|din[12]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "din\[13\] " "No output dependent on input pin \"din\[13\]\"" {  } { { "pratica2.v" "" { Text "C:/Users/ryane/OneDrive/Documentos/Ryan Facul/Ryan Facul/11º Semestre/LAOCII/pratica2desenv/pratica2.v" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1721419032364 "|pratica2|din[13]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "din\[14\] " "No output dependent on input pin \"din\[14\]\"" {  } { { "pratica2.v" "" { Text "C:/Users/ryane/OneDrive/Documentos/Ryan Facul/Ryan Facul/11º Semestre/LAOCII/pratica2desenv/pratica2.v" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1721419032364 "|pratica2|din[14]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "din\[15\] " "No output dependent on input pin \"din\[15\]\"" {  } { { "pratica2.v" "" { Text "C:/Users/ryane/OneDrive/Documentos/Ryan Facul/Ryan Facul/11º Semestre/LAOCII/pratica2desenv/pratica2.v" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1721419032364 "|pratica2|din[15]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1721419032364 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "412 " "Implemented 412 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "28 " "Implemented 28 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1721419032373 ""} { "Info" "ICUT_CUT_TM_OPINS" "16 " "Implemented 16 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1721419032373 ""} { "Info" "ICUT_CUT_TM_LCELLS" "368 " "Implemented 368 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1721419032373 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1721419032373 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 58 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 58 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4598 " "Peak virtual memory: 4598 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1721419032442 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Jul 19 16:57:12 2024 " "Processing ended: Fri Jul 19 16:57:12 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1721419032442 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1721419032442 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1721419032442 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1721419032442 ""}
