

================================================================
== Vitis HLS Report for 'Linear_layer_qkv'
================================================================
* Date:           Wed Sep  6 10:23:29 2023

* Version:        2022.1.2 (Build 3605665 on Fri Aug  5 22:52:02 MDT 2022)
* Project:        out.prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.085 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+---------+---------+---------+
    |  Latency (cycles) |   Latency (absolute)  |      Interval     | Pipeline|
    |   min   |   max   |    min    |    max    |   min   |   max   |   Type  |
    +---------+---------+-----------+-----------+---------+---------+---------+
    |  7299092|  7299092|  72.991 ms|  72.991 ms|  7299092|  7299092|       no|
    +---------+---------+-----------+-----------+---------+---------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                  |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name    |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- l_gemm_i2_l_j2  |  7280640|  7280640|       790|          -|          -|  9216|        no|
        +------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 20
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 20 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 3 
20 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.58>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%j2 = alloca i32 1"   --->   Operation 21 'alloca' 'j2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%i2 = alloca i32 1"   --->   Operation 22 'alloca' 'i2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%indvar_flatten6 = alloca i32 1"   --->   Operation 23 'alloca' 'indvar_flatten6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%v27_V_loc = alloca i64 1"   --->   Operation 24 'alloca' 'v27_V_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%acc_outp_V = alloca i64 1" [kernel.cpp:46]   --->   Operation 25 'alloca' 'acc_outp_V' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 22> <Depth = 768> <RAM>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%acc_outp_V_1 = alloca i64 1" [kernel.cpp:46]   --->   Operation 26 'alloca' 'acc_outp_V_1' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 22> <Depth = 768> <RAM>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%acc_outp_V_2 = alloca i64 1" [kernel.cpp:46]   --->   Operation 27 'alloca' 'acc_outp_V_2' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 22> <Depth = 768> <RAM>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%acc_outp_V_3 = alloca i64 1" [kernel.cpp:46]   --->   Operation 28 'alloca' 'acc_outp_V_3' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 22> <Depth = 768> <RAM>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%acc_outp_V_4 = alloca i64 1" [kernel.cpp:46]   --->   Operation 29 'alloca' 'acc_outp_V_4' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 22> <Depth = 768> <RAM>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%acc_outp_V_5 = alloca i64 1" [kernel.cpp:46]   --->   Operation 30 'alloca' 'acc_outp_V_5' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 22> <Depth = 768> <RAM>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%acc_outp_V_6 = alloca i64 1" [kernel.cpp:46]   --->   Operation 31 'alloca' 'acc_outp_V_6' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 22> <Depth = 768> <RAM>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%acc_outp_V_7 = alloca i64 1" [kernel.cpp:46]   --->   Operation 32 'alloca' 'acc_outp_V_7' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 22> <Depth = 768> <RAM>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%acc_outp_V_8 = alloca i64 1" [kernel.cpp:46]   --->   Operation 33 'alloca' 'acc_outp_V_8' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 22> <Depth = 768> <RAM>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%acc_outp_V_9 = alloca i64 1" [kernel.cpp:46]   --->   Operation 34 'alloca' 'acc_outp_V_9' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 22> <Depth = 768> <RAM>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%acc_outp_V_10 = alloca i64 1" [kernel.cpp:46]   --->   Operation 35 'alloca' 'acc_outp_V_10' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 22> <Depth = 768> <RAM>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%acc_outp_V_11 = alloca i64 1" [kernel.cpp:46]   --->   Operation 36 'alloca' 'acc_outp_V_11' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 22> <Depth = 768> <RAM>
ST_1 : Operation 37 [2/2] (0.00ns)   --->   "%call_ln0 = call void @Linear_layer_qkv_Pipeline_l_bias_i1_l_j1, i12 %v325, i22 %acc_outp_V, i22 %acc_outp_V_1, i22 %acc_outp_V_2, i22 %acc_outp_V_3, i22 %acc_outp_V_4, i22 %acc_outp_V_5, i22 %acc_outp_V_6, i22 %acc_outp_V_7, i22 %acc_outp_V_8, i22 %acc_outp_V_9, i22 %acc_outp_V_10, i22 %acc_outp_V_11"   --->   Operation 37 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_1 : Operation 38 [1/1] (1.58ns)   --->   "%store_ln57 = store i14 0, i14 %indvar_flatten6" [kernel.cpp:57]   --->   Operation 38 'store' 'store_ln57' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 39 [1/1] (1.58ns)   --->   "%store_ln57 = store i4 0, i4 %i2" [kernel.cpp:57]   --->   Operation 39 'store' 'store_ln57' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 40 [1/1] (1.58ns)   --->   "%store_ln57 = store i10 0, i10 %j2" [kernel.cpp:57]   --->   Operation 40 'store' 'store_ln57' <Predicate = true> <Delay = 1.58>

State 2 <SV = 1> <Delay = 0.00>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %v341, void @empty_46, i32 0, i32 0, void @empty_32, i32 4294967295, i32 0, void @empty_32, void @empty_32, void @empty_32, i32 0, i32 0, i32 0, i32 0, void @empty_32, void @empty_32, i32 4294967295, i32 0"   --->   Operation 41 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i12 %v325, void @empty_46, i32 0, i32 0, void @empty_32, i32 4294967295, i32 0, void @empty_32, void @empty_32, void @empty_32, i32 0, i32 0, i32 0, i32 0, void @empty_32, void @empty_32, i32 4294967295, i32 0"   --->   Operation 42 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i4 %v324_11, void @empty_46, i32 0, i32 0, void @empty_32, i32 4294967295, i32 0, void @empty_32, void @empty_32, void @empty_32, i32 0, i32 0, i32 0, i32 0, void @empty_32, void @empty_32, i32 4294967295, i32 0"   --->   Operation 43 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i4 %v324_10, void @empty_46, i32 0, i32 0, void @empty_32, i32 4294967295, i32 0, void @empty_32, void @empty_32, void @empty_32, i32 0, i32 0, i32 0, i32 0, void @empty_32, void @empty_32, i32 4294967295, i32 0"   --->   Operation 44 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i4 %v324_9, void @empty_46, i32 0, i32 0, void @empty_32, i32 4294967295, i32 0, void @empty_32, void @empty_32, void @empty_32, i32 0, i32 0, i32 0, i32 0, void @empty_32, void @empty_32, i32 4294967295, i32 0"   --->   Operation 45 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i4 %v324_8, void @empty_46, i32 0, i32 0, void @empty_32, i32 4294967295, i32 0, void @empty_32, void @empty_32, void @empty_32, i32 0, i32 0, i32 0, i32 0, void @empty_32, void @empty_32, i32 4294967295, i32 0"   --->   Operation 46 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 47 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i4 %v324_7, void @empty_46, i32 0, i32 0, void @empty_32, i32 4294967295, i32 0, void @empty_32, void @empty_32, void @empty_32, i32 0, i32 0, i32 0, i32 0, void @empty_32, void @empty_32, i32 4294967295, i32 0"   --->   Operation 47 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 48 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i4 %v324_6, void @empty_46, i32 0, i32 0, void @empty_32, i32 4294967295, i32 0, void @empty_32, void @empty_32, void @empty_32, i32 0, i32 0, i32 0, i32 0, void @empty_32, void @empty_32, i32 4294967295, i32 0"   --->   Operation 48 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 49 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i4 %v324_5, void @empty_46, i32 0, i32 0, void @empty_32, i32 4294967295, i32 0, void @empty_32, void @empty_32, void @empty_32, i32 0, i32 0, i32 0, i32 0, void @empty_32, void @empty_32, i32 4294967295, i32 0"   --->   Operation 49 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 50 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i4 %v324_4, void @empty_46, i32 0, i32 0, void @empty_32, i32 4294967295, i32 0, void @empty_32, void @empty_32, void @empty_32, i32 0, i32 0, i32 0, i32 0, void @empty_32, void @empty_32, i32 4294967295, i32 0"   --->   Operation 50 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 51 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i4 %v324_3, void @empty_46, i32 0, i32 0, void @empty_32, i32 4294967295, i32 0, void @empty_32, void @empty_32, void @empty_32, i32 0, i32 0, i32 0, i32 0, void @empty_32, void @empty_32, i32 4294967295, i32 0"   --->   Operation 51 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 52 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i4 %v324_2, void @empty_46, i32 0, i32 0, void @empty_32, i32 4294967295, i32 0, void @empty_32, void @empty_32, void @empty_32, i32 0, i32 0, i32 0, i32 0, void @empty_32, void @empty_32, i32 4294967295, i32 0"   --->   Operation 52 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 53 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i4 %v324_1, void @empty_46, i32 0, i32 0, void @empty_32, i32 4294967295, i32 0, void @empty_32, void @empty_32, void @empty_32, i32 0, i32 0, i32 0, i32 0, void @empty_32, void @empty_32, i32 4294967295, i32 0"   --->   Operation 53 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 54 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i4 %v324_0, void @empty_46, i32 0, i32 0, void @empty_32, i32 4294967295, i32 0, void @empty_32, void @empty_32, void @empty_32, i32 0, i32 0, i32 0, i32 0, void @empty_32, void @empty_32, i32 4294967295, i32 0"   --->   Operation 54 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 55 [1/2] (0.00ns)   --->   "%call_ln0 = call void @Linear_layer_qkv_Pipeline_l_bias_i1_l_j1, i12 %v325, i22 %acc_outp_V, i22 %acc_outp_V_1, i22 %acc_outp_V_2, i22 %acc_outp_V_3, i22 %acc_outp_V_4, i22 %acc_outp_V_5, i22 %acc_outp_V_6, i22 %acc_outp_V_7, i22 %acc_outp_V_8, i22 %acc_outp_V_9, i22 %acc_outp_V_10, i22 %acc_outp_V_11"   --->   Operation 55 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 56 [1/1] (0.00ns)   --->   "%br_ln57 = br void %l_k" [kernel.cpp:57]   --->   Operation 56 'br' 'br_ln57' <Predicate = true> <Delay = 0.00>

State 3 <SV = 2> <Delay = 5.92>
ST_3 : Operation 57 [1/1] (0.00ns)   --->   "%indvar_flatten6_load = load i14 %indvar_flatten6" [kernel.cpp:57]   --->   Operation 57 'load' 'indvar_flatten6_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 58 [1/1] (2.20ns)   --->   "%icmp_ln57 = icmp_eq  i14 %indvar_flatten6_load, i14 9216" [kernel.cpp:57]   --->   Operation 58 'icmp' 'icmp_ln57' <Predicate = true> <Delay = 2.20> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.20> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 59 [1/1] (1.81ns)   --->   "%add_ln57_1 = add i14 %indvar_flatten6_load, i14 1" [kernel.cpp:57]   --->   Operation 59 'add' 'add_ln57_1' <Predicate = true> <Delay = 1.81> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 60 [1/1] (0.00ns)   --->   "%br_ln57 = br i1 %icmp_ln57, void %for.inc55, void %for.inc77.preheader" [kernel.cpp:57]   --->   Operation 60 'br' 'br_ln57' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 61 [1/1] (0.00ns)   --->   "%j2_load = load i10 %j2" [kernel.cpp:58]   --->   Operation 61 'load' 'j2_load' <Predicate = (!icmp_ln57)> <Delay = 0.00>
ST_3 : Operation 62 [1/1] (1.77ns)   --->   "%icmp_ln58 = icmp_eq  i10 %j2_load, i10 768" [kernel.cpp:58]   --->   Operation 62 'icmp' 'icmp_ln58' <Predicate = (!icmp_ln57)> <Delay = 1.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 63 [1/1] (0.68ns)   --->   "%select_ln57 = select i1 %icmp_ln58, i10 0, i10 %j2_load" [kernel.cpp:57]   --->   Operation 63 'select' 'select_ln57' <Predicate = (!icmp_ln57)> <Delay = 0.68> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.68> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 64 [14/14] (3.47ns)   --->   "%empty_437 = urem i10 %select_ln57, i10 12" [kernel.cpp:57]   --->   Operation 64 'urem' 'empty_437' <Predicate = (!icmp_ln57)> <Delay = 3.47> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 13> <II = 4> <Delay = 3.47> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 65 [2/2] (0.00ns)   --->   "%call_ln0 = call void @Linear_layer_qkv_Pipeline_l_scale_outp_i3_l_j3, i32 %v341, i22 %acc_outp_V, i22 %acc_outp_V_1, i22 %acc_outp_V_2, i22 %acc_outp_V_3, i22 %acc_outp_V_4, i22 %acc_outp_V_5, i22 %acc_outp_V_6, i22 %acc_outp_V_7, i22 %acc_outp_V_8, i22 %acc_outp_V_9, i22 %acc_outp_V_10, i22 %acc_outp_V_11, i8 %v13_0, i8 %v13_1, i8 %v13_2, i8 %v13_3, i8 %v13_4, i8 %v13_5, i8 %v13_6, i8 %v13_7, i8 %v13_8, i8 %v13_9, i8 %v13_10, i8 %v13_11"   --->   Operation 65 'call' 'call_ln0' <Predicate = (icmp_ln57)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 4 <SV = 3> <Delay = 3.47>
ST_4 : Operation 66 [13/14] (3.47ns)   --->   "%empty_437 = urem i10 %select_ln57, i10 12" [kernel.cpp:57]   --->   Operation 66 'urem' 'empty_437' <Predicate = true> <Delay = 3.47> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 13> <II = 4> <Delay = 3.47> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 3.47>
ST_5 : Operation 67 [12/14] (3.47ns)   --->   "%empty_437 = urem i10 %select_ln57, i10 12" [kernel.cpp:57]   --->   Operation 67 'urem' 'empty_437' <Predicate = true> <Delay = 3.47> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 13> <II = 4> <Delay = 3.47> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 3.47>
ST_6 : Operation 68 [11/14] (3.47ns)   --->   "%empty_437 = urem i10 %select_ln57, i10 12" [kernel.cpp:57]   --->   Operation 68 'urem' 'empty_437' <Predicate = true> <Delay = 3.47> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 13> <II = 4> <Delay = 3.47> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 3.47>
ST_7 : Operation 69 [10/14] (3.47ns)   --->   "%empty_437 = urem i10 %select_ln57, i10 12" [kernel.cpp:57]   --->   Operation 69 'urem' 'empty_437' <Predicate = true> <Delay = 3.47> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 13> <II = 4> <Delay = 3.47> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 3.47>
ST_8 : Operation 70 [9/14] (3.47ns)   --->   "%empty_437 = urem i10 %select_ln57, i10 12" [kernel.cpp:57]   --->   Operation 70 'urem' 'empty_437' <Predicate = true> <Delay = 3.47> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 13> <II = 4> <Delay = 3.47> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 3.47>
ST_9 : Operation 71 [8/14] (3.47ns)   --->   "%empty_437 = urem i10 %select_ln57, i10 12" [kernel.cpp:57]   --->   Operation 71 'urem' 'empty_437' <Predicate = true> <Delay = 3.47> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 13> <II = 4> <Delay = 3.47> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 3.47>
ST_10 : Operation 72 [7/14] (3.47ns)   --->   "%empty_437 = urem i10 %select_ln57, i10 12" [kernel.cpp:57]   --->   Operation 72 'urem' 'empty_437' <Predicate = true> <Delay = 3.47> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 13> <II = 4> <Delay = 3.47> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 3.47>
ST_11 : Operation 73 [6/14] (3.47ns)   --->   "%empty_437 = urem i10 %select_ln57, i10 12" [kernel.cpp:57]   --->   Operation 73 'urem' 'empty_437' <Predicate = true> <Delay = 3.47> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 13> <II = 4> <Delay = 3.47> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 3.47>
ST_12 : Operation 74 [5/14] (3.47ns)   --->   "%empty_437 = urem i10 %select_ln57, i10 12" [kernel.cpp:57]   --->   Operation 74 'urem' 'empty_437' <Predicate = true> <Delay = 3.47> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 13> <II = 4> <Delay = 3.47> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 3.47>
ST_13 : Operation 75 [4/14] (3.47ns)   --->   "%empty_437 = urem i10 %select_ln57, i10 12" [kernel.cpp:57]   --->   Operation 75 'urem' 'empty_437' <Predicate = true> <Delay = 3.47> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 13> <II = 4> <Delay = 3.47> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 76 [1/1] (0.00ns)   --->   "%select_ln57_cast = zext i10 %select_ln57" [kernel.cpp:57]   --->   Operation 76 'zext' 'select_ln57_cast' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 77 [4/4] (2.15ns) (root node of the DSP)   --->   "%mul = mul i21 %select_ln57_cast, i21 1366" [kernel.cpp:57]   --->   Operation 77 'mul' 'mul' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 14 <SV = 13> <Delay = 3.47>
ST_14 : Operation 78 [3/14] (3.47ns)   --->   "%empty_437 = urem i10 %select_ln57, i10 12" [kernel.cpp:57]   --->   Operation 78 'urem' 'empty_437' <Predicate = true> <Delay = 3.47> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 13> <II = 4> <Delay = 3.47> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 79 [3/4] (2.15ns) (root node of the DSP)   --->   "%mul = mul i21 %select_ln57_cast, i21 1366" [kernel.cpp:57]   --->   Operation 79 'mul' 'mul' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 15 <SV = 14> <Delay = 3.47>
ST_15 : Operation 80 [1/1] (0.00ns)   --->   "%zext_ln58 = zext i10 %select_ln57" [kernel.cpp:58]   --->   Operation 80 'zext' 'zext_ln58' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 81 [1/1] (0.00ns)   --->   "%acc_outp_V_addr = getelementptr i22 %acc_outp_V, i64 0, i64 %zext_ln58" [kernel.cpp:58]   --->   Operation 81 'getelementptr' 'acc_outp_V_addr' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 82 [1/1] (0.00ns)   --->   "%acc_outp_V_1_addr = getelementptr i22 %acc_outp_V_1, i64 0, i64 %zext_ln58" [kernel.cpp:58]   --->   Operation 82 'getelementptr' 'acc_outp_V_1_addr' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 83 [1/1] (0.00ns)   --->   "%acc_outp_V_2_addr = getelementptr i22 %acc_outp_V_2, i64 0, i64 %zext_ln58" [kernel.cpp:58]   --->   Operation 83 'getelementptr' 'acc_outp_V_2_addr' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 84 [1/1] (0.00ns)   --->   "%acc_outp_V_3_addr = getelementptr i22 %acc_outp_V_3, i64 0, i64 %zext_ln58" [kernel.cpp:58]   --->   Operation 84 'getelementptr' 'acc_outp_V_3_addr' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 85 [1/1] (0.00ns)   --->   "%acc_outp_V_4_addr = getelementptr i22 %acc_outp_V_4, i64 0, i64 %zext_ln58" [kernel.cpp:58]   --->   Operation 85 'getelementptr' 'acc_outp_V_4_addr' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 86 [1/1] (0.00ns)   --->   "%acc_outp_V_5_addr = getelementptr i22 %acc_outp_V_5, i64 0, i64 %zext_ln58" [kernel.cpp:58]   --->   Operation 86 'getelementptr' 'acc_outp_V_5_addr' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 87 [1/1] (0.00ns)   --->   "%acc_outp_V_6_addr = getelementptr i22 %acc_outp_V_6, i64 0, i64 %zext_ln58" [kernel.cpp:58]   --->   Operation 87 'getelementptr' 'acc_outp_V_6_addr' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 88 [1/1] (0.00ns)   --->   "%acc_outp_V_7_addr = getelementptr i22 %acc_outp_V_7, i64 0, i64 %zext_ln58" [kernel.cpp:58]   --->   Operation 88 'getelementptr' 'acc_outp_V_7_addr' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 89 [1/1] (0.00ns)   --->   "%acc_outp_V_8_addr = getelementptr i22 %acc_outp_V_8, i64 0, i64 %zext_ln58" [kernel.cpp:58]   --->   Operation 89 'getelementptr' 'acc_outp_V_8_addr' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 90 [1/1] (0.00ns)   --->   "%acc_outp_V_9_addr = getelementptr i22 %acc_outp_V_9, i64 0, i64 %zext_ln58" [kernel.cpp:58]   --->   Operation 90 'getelementptr' 'acc_outp_V_9_addr' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 91 [1/1] (0.00ns)   --->   "%acc_outp_V_10_addr = getelementptr i22 %acc_outp_V_10, i64 0, i64 %zext_ln58" [kernel.cpp:58]   --->   Operation 91 'getelementptr' 'acc_outp_V_10_addr' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 92 [1/1] (0.00ns)   --->   "%acc_outp_V_11_addr = getelementptr i22 %acc_outp_V_11, i64 0, i64 %zext_ln58" [kernel.cpp:58]   --->   Operation 92 'getelementptr' 'acc_outp_V_11_addr' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 93 [2/2] (3.25ns)   --->   "%acc_outp_V_load = load i10 %acc_outp_V_addr" [kernel.cpp:65]   --->   Operation 93 'load' 'acc_outp_V_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 22> <Depth = 768> <RAM>
ST_15 : Operation 94 [2/2] (3.25ns)   --->   "%acc_outp_V_1_load = load i10 %acc_outp_V_1_addr" [kernel.cpp:65]   --->   Operation 94 'load' 'acc_outp_V_1_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 22> <Depth = 768> <RAM>
ST_15 : Operation 95 [2/2] (3.25ns)   --->   "%acc_outp_V_2_load = load i10 %acc_outp_V_2_addr" [kernel.cpp:65]   --->   Operation 95 'load' 'acc_outp_V_2_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 22> <Depth = 768> <RAM>
ST_15 : Operation 96 [2/2] (3.25ns)   --->   "%acc_outp_V_3_load = load i10 %acc_outp_V_3_addr" [kernel.cpp:65]   --->   Operation 96 'load' 'acc_outp_V_3_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 22> <Depth = 768> <RAM>
ST_15 : Operation 97 [2/2] (3.25ns)   --->   "%acc_outp_V_4_load = load i10 %acc_outp_V_4_addr" [kernel.cpp:65]   --->   Operation 97 'load' 'acc_outp_V_4_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 22> <Depth = 768> <RAM>
ST_15 : Operation 98 [2/2] (3.25ns)   --->   "%acc_outp_V_5_load = load i10 %acc_outp_V_5_addr" [kernel.cpp:65]   --->   Operation 98 'load' 'acc_outp_V_5_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 22> <Depth = 768> <RAM>
ST_15 : Operation 99 [2/2] (3.25ns)   --->   "%acc_outp_V_6_load = load i10 %acc_outp_V_6_addr" [kernel.cpp:65]   --->   Operation 99 'load' 'acc_outp_V_6_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 22> <Depth = 768> <RAM>
ST_15 : Operation 100 [2/2] (3.25ns)   --->   "%acc_outp_V_7_load = load i10 %acc_outp_V_7_addr" [kernel.cpp:65]   --->   Operation 100 'load' 'acc_outp_V_7_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 22> <Depth = 768> <RAM>
ST_15 : Operation 101 [2/2] (3.25ns)   --->   "%acc_outp_V_8_load = load i10 %acc_outp_V_8_addr" [kernel.cpp:65]   --->   Operation 101 'load' 'acc_outp_V_8_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 22> <Depth = 768> <RAM>
ST_15 : Operation 102 [2/2] (3.25ns)   --->   "%acc_outp_V_9_load = load i10 %acc_outp_V_9_addr" [kernel.cpp:65]   --->   Operation 102 'load' 'acc_outp_V_9_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 22> <Depth = 768> <RAM>
ST_15 : Operation 103 [2/2] (3.25ns)   --->   "%acc_outp_V_10_load = load i10 %acc_outp_V_10_addr" [kernel.cpp:65]   --->   Operation 103 'load' 'acc_outp_V_10_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 22> <Depth = 768> <RAM>
ST_15 : Operation 104 [2/2] (3.25ns)   --->   "%acc_outp_V_11_load = load i10 %acc_outp_V_11_addr" [kernel.cpp:65]   --->   Operation 104 'load' 'acc_outp_V_11_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 22> <Depth = 768> <RAM>
ST_15 : Operation 105 [2/14] (3.47ns)   --->   "%empty_437 = urem i10 %select_ln57, i10 12" [kernel.cpp:57]   --->   Operation 105 'urem' 'empty_437' <Predicate = true> <Delay = 3.47> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 13> <II = 4> <Delay = 3.47> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 106 [2/4] (2.15ns) (root node of the DSP)   --->   "%mul = mul i21 %select_ln57_cast, i21 1366" [kernel.cpp:57]   --->   Operation 106 'mul' 'mul' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 16 <SV = 15> <Delay = 6.03>
ST_16 : Operation 107 [1/1] (0.00ns)   --->   "%i2_load = load i4 %i2" [kernel.cpp:57]   --->   Operation 107 'load' 'i2_load' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 108 [1/1] (1.73ns)   --->   "%add_ln57 = add i4 %i2_load, i4 1" [kernel.cpp:57]   --->   Operation 108 'add' 'add_ln57' <Predicate = (icmp_ln58)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 109 [1/1] (1.02ns)   --->   "%select_ln57_1 = select i1 %icmp_ln58, i4 %add_ln57, i4 %i2_load" [kernel.cpp:57]   --->   Operation 109 'select' 'select_ln57_1' <Predicate = true> <Delay = 1.02> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_16 : Operation 110 [1/2] (3.25ns)   --->   "%acc_outp_V_load = load i10 %acc_outp_V_addr" [kernel.cpp:65]   --->   Operation 110 'load' 'acc_outp_V_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 22> <Depth = 768> <RAM>
ST_16 : Operation 111 [1/2] (3.25ns)   --->   "%acc_outp_V_1_load = load i10 %acc_outp_V_1_addr" [kernel.cpp:65]   --->   Operation 111 'load' 'acc_outp_V_1_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 22> <Depth = 768> <RAM>
ST_16 : Operation 112 [1/2] (3.25ns)   --->   "%acc_outp_V_2_load = load i10 %acc_outp_V_2_addr" [kernel.cpp:65]   --->   Operation 112 'load' 'acc_outp_V_2_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 22> <Depth = 768> <RAM>
ST_16 : Operation 113 [1/2] (3.25ns)   --->   "%acc_outp_V_3_load = load i10 %acc_outp_V_3_addr" [kernel.cpp:65]   --->   Operation 113 'load' 'acc_outp_V_3_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 22> <Depth = 768> <RAM>
ST_16 : Operation 114 [1/2] (3.25ns)   --->   "%acc_outp_V_4_load = load i10 %acc_outp_V_4_addr" [kernel.cpp:65]   --->   Operation 114 'load' 'acc_outp_V_4_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 22> <Depth = 768> <RAM>
ST_16 : Operation 115 [1/2] (3.25ns)   --->   "%acc_outp_V_5_load = load i10 %acc_outp_V_5_addr" [kernel.cpp:65]   --->   Operation 115 'load' 'acc_outp_V_5_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 22> <Depth = 768> <RAM>
ST_16 : Operation 116 [1/2] (3.25ns)   --->   "%acc_outp_V_6_load = load i10 %acc_outp_V_6_addr" [kernel.cpp:65]   --->   Operation 116 'load' 'acc_outp_V_6_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 22> <Depth = 768> <RAM>
ST_16 : Operation 117 [1/2] (3.25ns)   --->   "%acc_outp_V_7_load = load i10 %acc_outp_V_7_addr" [kernel.cpp:65]   --->   Operation 117 'load' 'acc_outp_V_7_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 22> <Depth = 768> <RAM>
ST_16 : Operation 118 [1/2] (3.25ns)   --->   "%acc_outp_V_8_load = load i10 %acc_outp_V_8_addr" [kernel.cpp:65]   --->   Operation 118 'load' 'acc_outp_V_8_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 22> <Depth = 768> <RAM>
ST_16 : Operation 119 [1/2] (3.25ns)   --->   "%acc_outp_V_9_load = load i10 %acc_outp_V_9_addr" [kernel.cpp:65]   --->   Operation 119 'load' 'acc_outp_V_9_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 22> <Depth = 768> <RAM>
ST_16 : Operation 120 [1/2] (3.25ns)   --->   "%acc_outp_V_10_load = load i10 %acc_outp_V_10_addr" [kernel.cpp:65]   --->   Operation 120 'load' 'acc_outp_V_10_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 22> <Depth = 768> <RAM>
ST_16 : Operation 121 [1/2] (3.25ns)   --->   "%acc_outp_V_11_load = load i10 %acc_outp_V_11_addr" [kernel.cpp:65]   --->   Operation 121 'load' 'acc_outp_V_11_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 22> <Depth = 768> <RAM>
ST_16 : Operation 122 [1/1] (2.78ns)   --->   "%tmp = mux i22 @_ssdm_op_Mux.ap_auto.12i22.i4, i22 %acc_outp_V_load, i22 %acc_outp_V_1_load, i22 %acc_outp_V_2_load, i22 %acc_outp_V_3_load, i22 %acc_outp_V_4_load, i22 %acc_outp_V_5_load, i22 %acc_outp_V_6_load, i22 %acc_outp_V_7_load, i22 %acc_outp_V_8_load, i22 %acc_outp_V_9_load, i22 %acc_outp_V_10_load, i22 %acc_outp_V_11_load, i4 %select_ln57_1" [kernel.cpp:65]   --->   Operation 122 'mux' 'tmp' <Predicate = true> <Delay = 2.78> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 123 [1/14] (3.47ns)   --->   "%empty_437 = urem i10 %select_ln57, i10 12" [kernel.cpp:57]   --->   Operation 123 'urem' 'empty_437' <Predicate = true> <Delay = 3.47> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 13> <II = 4> <Delay = 3.47> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 124 [1/4] (0.00ns) (root node of the DSP)   --->   "%mul = mul i21 %select_ln57_cast, i21 1366" [kernel.cpp:57]   --->   Operation 124 'mul' 'mul' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 125 [1/1] (0.00ns)   --->   "%tmp_29 = partselect i7 @_ssdm_op_PartSelect.i7.i21.i32.i32, i21 %mul, i32 14, i32 20" [kernel.cpp:61]   --->   Operation 125 'partselect' 'tmp_29' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 126 [1/1] (0.00ns)   --->   "%tmp_282_cast = partselect i6 @_ssdm_op_PartSelect.i6.i21.i32.i32, i21 %mul, i32 14, i32 19" [kernel.cpp:61]   --->   Operation 126 'partselect' 'tmp_282_cast' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 127 [1/1] (0.00ns)   --->   "%tmp_s = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i6.i10, i6 %tmp_282_cast, i10 0" [kernel.cpp:61]   --->   Operation 127 'bitconcatenate' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 128 [1/1] (0.00ns)   --->   "%tmp_30 = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i7.i8, i7 %tmp_29, i8 0" [kernel.cpp:61]   --->   Operation 128 'bitconcatenate' 'tmp_30' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 129 [1/1] (0.00ns)   --->   "%zext_ln61 = zext i15 %tmp_30" [kernel.cpp:61]   --->   Operation 129 'zext' 'zext_ln61' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 130 [1/1] (2.07ns)   --->   "%sub_ln61 = sub i16 %tmp_s, i16 %zext_ln61" [kernel.cpp:61]   --->   Operation 130 'sub' 'sub_ln61' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 16> <Delay = 5.33>
ST_17 : Operation 131 [1/1] (0.00ns)   --->   "%empty_438 = trunc i4 %empty_437" [kernel.cpp:57]   --->   Operation 131 'trunc' 'empty_438' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 132 [2/2] (5.33ns)   --->   "%call_ln65 = call void @Linear_layer_qkv_Pipeline_l_k, i22 %tmp, i16 %sub_ln61, i4 %v324_0, i4 %v324_1, i4 %v324_2, i4 %v324_3, i4 %v324_4, i4 %v324_5, i4 %v324_6, i4 %v324_7, i4 %v324_8, i4 %v324_9, i4 %v324_10, i4 %v324_11, i8 %v9_0, i8 %v9_1, i8 %v9_2, i8 %v9_3, i8 %v9_4, i8 %v9_5, i8 %v9_6, i8 %v9_7, i8 %v9_8, i8 %v9_9, i8 %v9_10, i8 %v9_11, i4 %select_ln57_1, i4 %empty_438, i22 %v27_V_loc" [kernel.cpp:65]   --->   Operation 132 'call' 'call_ln65' <Predicate = true> <Delay = 5.33> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 18 <SV = 17> <Delay = 0.00>
ST_18 : Operation 133 [1/2] (0.00ns)   --->   "%call_ln65 = call void @Linear_layer_qkv_Pipeline_l_k, i22 %tmp, i16 %sub_ln61, i4 %v324_0, i4 %v324_1, i4 %v324_2, i4 %v324_3, i4 %v324_4, i4 %v324_5, i4 %v324_6, i4 %v324_7, i4 %v324_8, i4 %v324_9, i4 %v324_10, i4 %v324_11, i8 %v9_0, i8 %v9_1, i8 %v9_2, i8 %v9_3, i8 %v9_4, i8 %v9_5, i8 %v9_6, i8 %v9_7, i8 %v9_8, i8 %v9_9, i8 %v9_10, i8 %v9_11, i4 %select_ln57_1, i4 %empty_438, i22 %v27_V_loc" [kernel.cpp:65]   --->   Operation 133 'call' 'call_ln65' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 19 <SV = 18> <Delay = 3.31>
ST_19 : Operation 134 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @l_gemm_i2_l_j2_str"   --->   Operation 134 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 135 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 9216, i64 9216, i64 9216"   --->   Operation 135 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 136 [1/1] (0.00ns)   --->   "%specloopname_ln58 = specloopname void @_ssdm_op_SpecLoopName, void @empty_5" [kernel.cpp:58]   --->   Operation 136 'specloopname' 'specloopname_ln58' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 137 [1/1] (0.00ns)   --->   "%v27_V_loc_load = load i22 %v27_V_loc"   --->   Operation 137 'load' 'v27_V_loc_load' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 138 [1/1] (0.95ns)   --->   "%switch_ln65 = switch i4 %select_ln57_1, void %arrayidx435.case.11, i4 0, void %arrayidx435.case.0, i4 1, void %arrayidx435.case.1, i4 2, void %arrayidx435.case.2, i4 3, void %arrayidx435.case.3, i4 4, void %arrayidx435.case.4, i4 5, void %arrayidx435.case.5, i4 6, void %arrayidx435.case.6, i4 7, void %arrayidx435.case.7, i4 8, void %arrayidx435.case.8, i4 9, void %arrayidx435.case.9, i4 10, void %arrayidx435.case.10" [kernel.cpp:65]   --->   Operation 138 'switch' 'switch_ln65' <Predicate = true> <Delay = 0.95>
ST_19 : Operation 139 [1/1] (3.25ns)   --->   "%store_ln65 = store i22 %v27_V_loc_load, i10 %acc_outp_V_10_addr" [kernel.cpp:65]   --->   Operation 139 'store' 'store_ln65' <Predicate = (select_ln57_1 == 10)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 22> <Depth = 768> <RAM>
ST_19 : Operation 140 [1/1] (0.00ns)   --->   "%br_ln65 = br void %arrayidx435.exit" [kernel.cpp:65]   --->   Operation 140 'br' 'br_ln65' <Predicate = (select_ln57_1 == 10)> <Delay = 0.00>
ST_19 : Operation 141 [1/1] (3.25ns)   --->   "%store_ln65 = store i22 %v27_V_loc_load, i10 %acc_outp_V_9_addr" [kernel.cpp:65]   --->   Operation 141 'store' 'store_ln65' <Predicate = (select_ln57_1 == 9)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 22> <Depth = 768> <RAM>
ST_19 : Operation 142 [1/1] (0.00ns)   --->   "%br_ln65 = br void %arrayidx435.exit" [kernel.cpp:65]   --->   Operation 142 'br' 'br_ln65' <Predicate = (select_ln57_1 == 9)> <Delay = 0.00>
ST_19 : Operation 143 [1/1] (3.25ns)   --->   "%store_ln65 = store i22 %v27_V_loc_load, i10 %acc_outp_V_8_addr" [kernel.cpp:65]   --->   Operation 143 'store' 'store_ln65' <Predicate = (select_ln57_1 == 8)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 22> <Depth = 768> <RAM>
ST_19 : Operation 144 [1/1] (0.00ns)   --->   "%br_ln65 = br void %arrayidx435.exit" [kernel.cpp:65]   --->   Operation 144 'br' 'br_ln65' <Predicate = (select_ln57_1 == 8)> <Delay = 0.00>
ST_19 : Operation 145 [1/1] (3.25ns)   --->   "%store_ln65 = store i22 %v27_V_loc_load, i10 %acc_outp_V_7_addr" [kernel.cpp:65]   --->   Operation 145 'store' 'store_ln65' <Predicate = (select_ln57_1 == 7)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 22> <Depth = 768> <RAM>
ST_19 : Operation 146 [1/1] (0.00ns)   --->   "%br_ln65 = br void %arrayidx435.exit" [kernel.cpp:65]   --->   Operation 146 'br' 'br_ln65' <Predicate = (select_ln57_1 == 7)> <Delay = 0.00>
ST_19 : Operation 147 [1/1] (3.25ns)   --->   "%store_ln65 = store i22 %v27_V_loc_load, i10 %acc_outp_V_6_addr" [kernel.cpp:65]   --->   Operation 147 'store' 'store_ln65' <Predicate = (select_ln57_1 == 6)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 22> <Depth = 768> <RAM>
ST_19 : Operation 148 [1/1] (0.00ns)   --->   "%br_ln65 = br void %arrayidx435.exit" [kernel.cpp:65]   --->   Operation 148 'br' 'br_ln65' <Predicate = (select_ln57_1 == 6)> <Delay = 0.00>
ST_19 : Operation 149 [1/1] (3.25ns)   --->   "%store_ln65 = store i22 %v27_V_loc_load, i10 %acc_outp_V_5_addr" [kernel.cpp:65]   --->   Operation 149 'store' 'store_ln65' <Predicate = (select_ln57_1 == 5)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 22> <Depth = 768> <RAM>
ST_19 : Operation 150 [1/1] (0.00ns)   --->   "%br_ln65 = br void %arrayidx435.exit" [kernel.cpp:65]   --->   Operation 150 'br' 'br_ln65' <Predicate = (select_ln57_1 == 5)> <Delay = 0.00>
ST_19 : Operation 151 [1/1] (3.25ns)   --->   "%store_ln65 = store i22 %v27_V_loc_load, i10 %acc_outp_V_4_addr" [kernel.cpp:65]   --->   Operation 151 'store' 'store_ln65' <Predicate = (select_ln57_1 == 4)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 22> <Depth = 768> <RAM>
ST_19 : Operation 152 [1/1] (0.00ns)   --->   "%br_ln65 = br void %arrayidx435.exit" [kernel.cpp:65]   --->   Operation 152 'br' 'br_ln65' <Predicate = (select_ln57_1 == 4)> <Delay = 0.00>
ST_19 : Operation 153 [1/1] (3.25ns)   --->   "%store_ln65 = store i22 %v27_V_loc_load, i10 %acc_outp_V_3_addr" [kernel.cpp:65]   --->   Operation 153 'store' 'store_ln65' <Predicate = (select_ln57_1 == 3)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 22> <Depth = 768> <RAM>
ST_19 : Operation 154 [1/1] (0.00ns)   --->   "%br_ln65 = br void %arrayidx435.exit" [kernel.cpp:65]   --->   Operation 154 'br' 'br_ln65' <Predicate = (select_ln57_1 == 3)> <Delay = 0.00>
ST_19 : Operation 155 [1/1] (3.25ns)   --->   "%store_ln65 = store i22 %v27_V_loc_load, i10 %acc_outp_V_2_addr" [kernel.cpp:65]   --->   Operation 155 'store' 'store_ln65' <Predicate = (select_ln57_1 == 2)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 22> <Depth = 768> <RAM>
ST_19 : Operation 156 [1/1] (0.00ns)   --->   "%br_ln65 = br void %arrayidx435.exit" [kernel.cpp:65]   --->   Operation 156 'br' 'br_ln65' <Predicate = (select_ln57_1 == 2)> <Delay = 0.00>
ST_19 : Operation 157 [1/1] (3.25ns)   --->   "%store_ln65 = store i22 %v27_V_loc_load, i10 %acc_outp_V_1_addr" [kernel.cpp:65]   --->   Operation 157 'store' 'store_ln65' <Predicate = (select_ln57_1 == 1)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 22> <Depth = 768> <RAM>
ST_19 : Operation 158 [1/1] (0.00ns)   --->   "%br_ln65 = br void %arrayidx435.exit" [kernel.cpp:65]   --->   Operation 158 'br' 'br_ln65' <Predicate = (select_ln57_1 == 1)> <Delay = 0.00>
ST_19 : Operation 159 [1/1] (3.25ns)   --->   "%store_ln65 = store i22 %v27_V_loc_load, i10 %acc_outp_V_addr" [kernel.cpp:65]   --->   Operation 159 'store' 'store_ln65' <Predicate = (select_ln57_1 == 0)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 22> <Depth = 768> <RAM>
ST_19 : Operation 160 [1/1] (0.00ns)   --->   "%br_ln65 = br void %arrayidx435.exit" [kernel.cpp:65]   --->   Operation 160 'br' 'br_ln65' <Predicate = (select_ln57_1 == 0)> <Delay = 0.00>
ST_19 : Operation 161 [1/1] (3.25ns)   --->   "%store_ln65 = store i22 %v27_V_loc_load, i10 %acc_outp_V_11_addr" [kernel.cpp:65]   --->   Operation 161 'store' 'store_ln65' <Predicate = (select_ln57_1 == 15) | (select_ln57_1 == 14) | (select_ln57_1 == 13) | (select_ln57_1 == 12) | (select_ln57_1 == 11)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 22> <Depth = 768> <RAM>
ST_19 : Operation 162 [1/1] (0.00ns)   --->   "%br_ln65 = br void %arrayidx435.exit" [kernel.cpp:65]   --->   Operation 162 'br' 'br_ln65' <Predicate = (select_ln57_1 == 15) | (select_ln57_1 == 14) | (select_ln57_1 == 13) | (select_ln57_1 == 12) | (select_ln57_1 == 11)> <Delay = 0.00>
ST_19 : Operation 163 [1/1] (1.73ns)   --->   "%add_ln58 = add i10 %select_ln57, i10 1" [kernel.cpp:58]   --->   Operation 163 'add' 'add_ln58' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 164 [1/1] (1.58ns)   --->   "%store_ln58 = store i14 %add_ln57_1, i14 %indvar_flatten6" [kernel.cpp:58]   --->   Operation 164 'store' 'store_ln58' <Predicate = true> <Delay = 1.58>
ST_19 : Operation 165 [1/1] (1.58ns)   --->   "%store_ln58 = store i4 %select_ln57_1, i4 %i2" [kernel.cpp:58]   --->   Operation 165 'store' 'store_ln58' <Predicate = true> <Delay = 1.58>
ST_19 : Operation 166 [1/1] (1.58ns)   --->   "%store_ln58 = store i10 %add_ln58, i10 %j2" [kernel.cpp:58]   --->   Operation 166 'store' 'store_ln58' <Predicate = true> <Delay = 1.58>
ST_19 : Operation 167 [1/1] (0.00ns)   --->   "%br_ln58 = br void %l_k" [kernel.cpp:58]   --->   Operation 167 'br' 'br_ln58' <Predicate = true> <Delay = 0.00>

State 20 <SV = 3> <Delay = 0.00>
ST_20 : Operation 168 [1/2] (0.00ns)   --->   "%call_ln0 = call void @Linear_layer_qkv_Pipeline_l_scale_outp_i3_l_j3, i32 %v341, i22 %acc_outp_V, i22 %acc_outp_V_1, i22 %acc_outp_V_2, i22 %acc_outp_V_3, i22 %acc_outp_V_4, i22 %acc_outp_V_5, i22 %acc_outp_V_6, i22 %acc_outp_V_7, i22 %acc_outp_V_8, i22 %acc_outp_V_9, i22 %acc_outp_V_10, i22 %acc_outp_V_11, i8 %v13_0, i8 %v13_1, i8 %v13_2, i8 %v13_3, i8 %v13_4, i8 %v13_5, i8 %v13_6, i8 %v13_7, i8 %v13_8, i8 %v13_9, i8 %v13_10, i8 %v13_11"   --->   Operation 168 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_20 : Operation 169 [1/1] (0.00ns)   --->   "%ret_ln83 = ret" [kernel.cpp:83]   --->   Operation 169 'ret' 'ret_ln83' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 1.59ns
The critical path consists of the following:
	'alloca' operation ('indvar_flatten6') [41]  (0 ns)
	'store' operation ('store_ln57', kernel.cpp:57) of constant 0 on local variable 'indvar_flatten6' [70]  (1.59 ns)

 <State 2>: 0ns
The critical path consists of the following:

 <State 3>: 5.93ns
The critical path consists of the following:
	'load' operation ('j2_load', kernel.cpp:58) on local variable 'j2' [80]  (0 ns)
	'icmp' operation ('icmp_ln58', kernel.cpp:58) [85]  (1.77 ns)
	'select' operation ('select_ln57', kernel.cpp:57) [86]  (0.687 ns)
	'urem' operation ('empty_437', kernel.cpp:57) [115]  (3.47 ns)

 <State 4>: 3.47ns
The critical path consists of the following:
	'urem' operation ('empty_437', kernel.cpp:57) [115]  (3.47 ns)

 <State 5>: 3.47ns
The critical path consists of the following:
	'urem' operation ('empty_437', kernel.cpp:57) [115]  (3.47 ns)

 <State 6>: 3.47ns
The critical path consists of the following:
	'urem' operation ('empty_437', kernel.cpp:57) [115]  (3.47 ns)

 <State 7>: 3.47ns
The critical path consists of the following:
	'urem' operation ('empty_437', kernel.cpp:57) [115]  (3.47 ns)

 <State 8>: 3.47ns
The critical path consists of the following:
	'urem' operation ('empty_437', kernel.cpp:57) [115]  (3.47 ns)

 <State 9>: 3.47ns
The critical path consists of the following:
	'urem' operation ('empty_437', kernel.cpp:57) [115]  (3.47 ns)

 <State 10>: 3.47ns
The critical path consists of the following:
	'urem' operation ('empty_437', kernel.cpp:57) [115]  (3.47 ns)

 <State 11>: 3.47ns
The critical path consists of the following:
	'urem' operation ('empty_437', kernel.cpp:57) [115]  (3.47 ns)

 <State 12>: 3.47ns
The critical path consists of the following:
	'urem' operation ('empty_437', kernel.cpp:57) [115]  (3.47 ns)

 <State 13>: 3.47ns
The critical path consists of the following:
	'urem' operation ('empty_437', kernel.cpp:57) [115]  (3.47 ns)

 <State 14>: 3.47ns
The critical path consists of the following:
	'urem' operation ('empty_437', kernel.cpp:57) [115]  (3.47 ns)

 <State 15>: 3.47ns
The critical path consists of the following:
	'urem' operation ('empty_437', kernel.cpp:57) [115]  (3.47 ns)

 <State 16>: 6.04ns
The critical path consists of the following:
	'load' operation ('acc_outp_V_load', kernel.cpp:65) on array 'acc_outp.V', kernel.cpp:46 [102]  (3.25 ns)
	'mux' operation ('tmp', kernel.cpp:65) [114]  (2.78 ns)

 <State 17>: 5.33ns
The critical path consists of the following:
	'call' operation ('call_ln65', kernel.cpp:65) to 'Linear_layer_qkv_Pipeline_l_k' [125]  (5.33 ns)

 <State 18>: 0ns
The critical path consists of the following:

 <State 19>: 3.32ns
The critical path consists of the following:
	'add' operation ('add_ln58', kernel.cpp:58) [165]  (1.73 ns)
	'store' operation ('store_ln58', kernel.cpp:58) of variable 'add_ln58', kernel.cpp:58 on local variable 'j2' [168]  (1.59 ns)

 <State 20>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
