Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_ALU_2s_comp_behav xil_defaultlib.tb_ALU_2s_comp xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'Cout' [C:/Users/baaru/Documents/EE275/Mini_Project/Mini_Project.srcs/sources_1/new/ALU_2s_comp.v:45]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Full_Adder
Compiling module xil_defaultlib.ALU_default
Compiling module xil_defaultlib.ALU_2s_comp
Compiling module xil_defaultlib.tb_ALU_2s_comp
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_ALU_2s_comp_behav
