// Seed: 3996205225
module module_0 (
    input  wor   id_0,
    output uwire id_1,
    input  tri0  id_2,
    output wire  id_3,
    input  tri   id_4,
    input  wand  id_5,
    output tri0  id_6,
    output wand  id_7,
    output uwire id_8,
    input  tri   id_9,
    input  wor   id_10
);
  logic id_12;
  ;
endmodule
module module_1 #(
    parameter id_0  = 32'd96,
    parameter id_10 = 32'd4,
    parameter id_11 = 32'd38,
    parameter id_16 = 32'd80,
    parameter id_7  = 32'd18
) (
    input wand _id_0,
    output logic id_1,
    input wire id_2,
    input tri1 id_3,
    output wor id_4,
    output tri id_5,
    output supply1 id_6,
    input tri1 _id_7,
    output wire id_8,
    input tri1 id_9,
    input uwire _id_10,
    output wand _id_11,
    input tri1 id_12,
    output tri1 id_13,
    output wire id_14
);
  assign id_1 = -1'b0;
  parameter id_16 = 1 !=? 1;
  wire [id_10 : 1] id_17;
  assign id_14 = id_9;
  initial id_1 = #1 1;
  wire [1 : id_16] id_18;
  struct packed {
    id_19 id_20;
    logic [id_0 : ""] id_21;
  } [id_11 : id_7  ==?  -1] id_22;
  module_0 modCall_1 (
      id_3,
      id_14,
      id_3,
      id_5,
      id_3,
      id_2,
      id_5,
      id_13,
      id_14,
      id_2,
      id_2
  );
  assign modCall_1.id_1 = 0;
endmodule
