{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1664232579418 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1664232579422 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Sep 26 17:49:39 2022 " "Processing started: Mon Sep 26 17:49:39 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1664232579422 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1664232579422 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off lab3 -c lab3 " "Command: quartus_map --read_settings_files=on --write_settings_files=off lab3 -c lab3" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1664232579422 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1664232579833 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1664232579833 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/kayla/downloads/385_lab4_adders_provided_fa20/select_adder.sv 6 6 " "Found 6 design units, including 6 entities, in source file /users/kayla/downloads/385_lab4_adders_provided_fa20/select_adder.sv" { { "Info" "ISGN_ENTITY_NAME" "1 select_adder " "Found entity 1: select_adder" {  } { { "../../../../Downloads/385_lab4_adders_provided_fa20/select_adder.sv" "" { Text "C:/Users/kayla/Downloads/385_lab4_adders_provided_fa20/select_adder.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1664232588373 ""} { "Info" "ISGN_ENTITY_NAME" "2 mux2 " "Found entity 2: mux2" {  } { { "../../../../Downloads/385_lab4_adders_provided_fa20/select_adder.sv" "" { Text "C:/Users/kayla/Downloads/385_lab4_adders_provided_fa20/select_adder.sv" 47 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1664232588373 ""} { "Info" "ISGN_ENTITY_NAME" "3 full_adder_s " "Found entity 3: full_adder_s" {  } { { "../../../../Downloads/385_lab4_adders_provided_fa20/select_adder.sv" "" { Text "C:/Users/kayla/Downloads/385_lab4_adders_provided_fa20/select_adder.sv" 65 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1664232588373 ""} { "Info" "ISGN_ENTITY_NAME" "4 adder4 " "Found entity 4: adder4" {  } { { "../../../../Downloads/385_lab4_adders_provided_fa20/select_adder.sv" "" { Text "C:/Users/kayla/Downloads/385_lab4_adders_provided_fa20/select_adder.sv" 74 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1664232588373 ""} { "Info" "ISGN_ENTITY_NAME" "5 addercin1 " "Found entity 5: addercin1" {  } { { "../../../../Downloads/385_lab4_adders_provided_fa20/select_adder.sv" "" { Text "C:/Users/kayla/Downloads/385_lab4_adders_provided_fa20/select_adder.sv" 91 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1664232588373 ""} { "Info" "ISGN_ENTITY_NAME" "6 addercin0 " "Found entity 6: addercin0" {  } { { "../../../../Downloads/385_lab4_adders_provided_fa20/select_adder.sv" "" { Text "C:/Users/kayla/Downloads/385_lab4_adders_provided_fa20/select_adder.sv" 107 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1664232588373 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1664232588373 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/kayla/downloads/385_lab4_adders_provided_fa20/router.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/kayla/downloads/385_lab4_adders_provided_fa20/router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 router " "Found entity 1: router" {  } { { "../../../../Downloads/385_lab4_adders_provided_fa20/router.sv" "" { Text "C:/Users/kayla/Downloads/385_lab4_adders_provided_fa20/router.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1664232588376 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1664232588376 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/kayla/downloads/385_lab4_adders_provided_fa20/ripple_adder.sv 2 2 " "Found 2 design units, including 2 entities, in source file /users/kayla/downloads/385_lab4_adders_provided_fa20/ripple_adder.sv" { { "Info" "ISGN_ENTITY_NAME" "1 full_adder " "Found entity 1: full_adder" {  } { { "../../../../Downloads/385_lab4_adders_provided_fa20/ripple_adder.sv" "" { Text "C:/Users/kayla/Downloads/385_lab4_adders_provided_fa20/ripple_adder.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1664232588380 ""} { "Info" "ISGN_ENTITY_NAME" "2 ripple_adder " "Found entity 2: ripple_adder" {  } { { "../../../../Downloads/385_lab4_adders_provided_fa20/ripple_adder.sv" "" { Text "C:/Users/kayla/Downloads/385_lab4_adders_provided_fa20/ripple_adder.sv" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1664232588380 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1664232588380 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/kayla/downloads/385_lab4_adders_provided_fa20/reg_17.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/kayla/downloads/385_lab4_adders_provided_fa20/reg_17.sv" { { "Info" "ISGN_ENTITY_NAME" "1 reg_17 " "Found entity 1: reg_17" {  } { { "../../../../Downloads/385_lab4_adders_provided_fa20/reg_17.sv" "" { Text "C:/Users/kayla/Downloads/385_lab4_adders_provided_fa20/reg_17.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1664232588383 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1664232588383 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/kayla/downloads/385_lab4_adders_provided_fa20/lookahead_adder.sv 4 4 " "Found 4 design units, including 4 entities, in source file /users/kayla/downloads/385_lab4_adders_provided_fa20/lookahead_adder.sv" { { "Info" "ISGN_ENTITY_NAME" "1 full_adder_l " "Found entity 1: full_adder_l" {  } { { "../../../../Downloads/385_lab4_adders_provided_fa20/lookahead_adder.sv" "" { Text "C:/Users/kayla/Downloads/385_lab4_adders_provided_fa20/lookahead_adder.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1664232588387 ""} { "Info" "ISGN_ENTITY_NAME" "2 CLA_logic " "Found entity 2: CLA_logic" {  } { { "../../../../Downloads/385_lab4_adders_provided_fa20/lookahead_adder.sv" "" { Text "C:/Users/kayla/Downloads/385_lab4_adders_provided_fa20/lookahead_adder.sv" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1664232588387 ""} { "Info" "ISGN_ENTITY_NAME" "3 CLA_4 " "Found entity 3: CLA_4" {  } { { "../../../../Downloads/385_lab4_adders_provided_fa20/lookahead_adder.sv" "" { Text "C:/Users/kayla/Downloads/385_lab4_adders_provided_fa20/lookahead_adder.sv" 36 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1664232588387 ""} { "Info" "ISGN_ENTITY_NAME" "4 lookahead_adder " "Found entity 4: lookahead_adder" {  } { { "../../../../Downloads/385_lab4_adders_provided_fa20/lookahead_adder.sv" "" { Text "C:/Users/kayla/Downloads/385_lab4_adders_provided_fa20/lookahead_adder.sv" 61 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1664232588387 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1664232588387 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "HexDriver.sv(24) " "Verilog HDL warning at HexDriver.sv(24): extended using \"x\" or \"z\"" {  } { { "../../../../Downloads/385_lab4_adders_provided_fa20/HexDriver.sv" "" { Text "C:/Users/kayla/Downloads/385_lab4_adders_provided_fa20/HexDriver.sv" 24 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1664232588390 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/kayla/downloads/385_lab4_adders_provided_fa20/hexdriver.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/kayla/downloads/385_lab4_adders_provided_fa20/hexdriver.sv" { { "Info" "ISGN_ENTITY_NAME" "1 HexDriver " "Found entity 1: HexDriver" {  } { { "../../../../Downloads/385_lab4_adders_provided_fa20/HexDriver.sv" "" { Text "C:/Users/kayla/Downloads/385_lab4_adders_provided_fa20/HexDriver.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1664232588391 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1664232588391 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/kayla/downloads/385_lab4_adders_provided_fa20/control.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/kayla/downloads/385_lab4_adders_provided_fa20/control.sv" { { "Info" "ISGN_ENTITY_NAME" "1 control " "Found entity 1: control" {  } { { "../../../../Downloads/385_lab4_adders_provided_fa20/control.sv" "" { Text "C:/Users/kayla/Downloads/385_lab4_adders_provided_fa20/control.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1664232588394 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1664232588394 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/kayla/downloads/385_lab4_adders_provided_fa20/adder2.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/kayla/downloads/385_lab4_adders_provided_fa20/adder2.sv" { { "Info" "ISGN_ENTITY_NAME" "1 adder2 " "Found entity 1: adder2" {  } { { "../../../../Downloads/385_lab4_adders_provided_fa20/adder2.sv" "" { Text "C:/Users/kayla/Downloads/385_lab4_adders_provided_fa20/adder2.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1664232588397 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1664232588397 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/kayla/downloads/385_lab4_adders_provided_fa20/testbench.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/kayla/downloads/385_lab4_adders_provided_fa20/testbench.sv" { { "Info" "ISGN_ENTITY_NAME" "1 testbench " "Found entity 1: testbench" {  } { { "../../../../Downloads/385_lab4_adders_provided_fa20/testbench.sv" "" { Text "C:/Users/kayla/Downloads/385_lab4_adders_provided_fa20/testbench.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1664232588400 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1664232588400 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "c8 select_adder.sv(33) " "Verilog HDL Implicit Net warning at select_adder.sv(33): created implicit net for \"c8\"" {  } { { "../../../../Downloads/385_lab4_adders_provided_fa20/select_adder.sv" "" { Text "C:/Users/kayla/Downloads/385_lab4_adders_provided_fa20/select_adder.sv" 33 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1664232588401 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "c12 select_adder.sv(34) " "Verilog HDL Implicit Net warning at select_adder.sv(34): created implicit net for \"c12\"" {  } { { "../../../../Downloads/385_lab4_adders_provided_fa20/select_adder.sv" "" { Text "C:/Users/kayla/Downloads/385_lab4_adders_provided_fa20/select_adder.sv" 34 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1664232588401 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "adder2 " "Elaborating entity \"adder2\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1664232588434 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "control control:run_once " "Elaborating entity \"control\" for hierarchy \"control:run_once\"" {  } { { "../../../../Downloads/385_lab4_adders_provided_fa20/adder2.sv" "run_once" { Text "C:/Users/kayla/Downloads/385_lab4_adders_provided_fa20/adder2.sv" 34 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1664232588444 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "router router:route " "Elaborating entity \"router\" for hierarchy \"router:route\"" {  } { { "../../../../Downloads/385_lab4_adders_provided_fa20/adder2.sv" "route" { Text "C:/Users/kayla/Downloads/385_lab4_adders_provided_fa20/adder2.sv" 37 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1664232588447 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg_17 reg_17:reg_unit " "Elaborating entity \"reg_17\" for hierarchy \"reg_17:reg_unit\"" {  } { { "../../../../Downloads/385_lab4_adders_provided_fa20/adder2.sv" "reg_unit" { Text "C:/Users/kayla/Downloads/385_lab4_adders_provided_fa20/adder2.sv" 40 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1664232588449 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lookahead_adder lookahead_adder:adderla " "Elaborating entity \"lookahead_adder\" for hierarchy \"lookahead_adder:adderla\"" {  } { { "../../../../Downloads/385_lab4_adders_provided_fa20/adder2.sv" "adderla" { Text "C:/Users/kayla/Downloads/385_lab4_adders_provided_fa20/adder2.sv" 46 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1664232588451 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CLA_logic lookahead_adder:adderla\|CLA_logic:top_lookahead_logic " "Elaborating entity \"CLA_logic\" for hierarchy \"lookahead_adder:adderla\|CLA_logic:top_lookahead_logic\"" {  } { { "../../../../Downloads/385_lab4_adders_provided_fa20/lookahead_adder.sv" "top_lookahead_logic" { Text "C:/Users/kayla/Downloads/385_lab4_adders_provided_fa20/lookahead_adder.sv" 77 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1664232588462 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "cout lookahead_adder.sv(19) " "Output port \"cout\" at lookahead_adder.sv(19) has no driver" {  } { { "../../../../Downloads/385_lab4_adders_provided_fa20/lookahead_adder.sv" "" { Text "C:/Users/kayla/Downloads/385_lab4_adders_provided_fa20/lookahead_adder.sv" 19 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1664232588472 "|adder2|lookahead_adder:adderla|CLA_logic:top_lookahead_logic"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CLA_4 lookahead_adder:adderla\|CLA_4:add1 " "Elaborating entity \"CLA_4\" for hierarchy \"lookahead_adder:adderla\|CLA_4:add1\"" {  } { { "../../../../Downloads/385_lab4_adders_provided_fa20/lookahead_adder.sv" "add1" { Text "C:/Users/kayla/Downloads/385_lab4_adders_provided_fa20/lookahead_adder.sv" 80 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1664232588474 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "full_adder_l lookahead_adder:adderla\|CLA_4:add1\|full_adder_l:FA0 " "Elaborating entity \"full_adder_l\" for hierarchy \"lookahead_adder:adderla\|CLA_4:add1\|full_adder_l:FA0\"" {  } { { "../../../../Downloads/385_lab4_adders_provided_fa20/lookahead_adder.sv" "FA0" { Text "C:/Users/kayla/Downloads/385_lab4_adders_provided_fa20/lookahead_adder.sv" 48 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1664232588486 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "HexDriver HexDriver:AHex0 " "Elaborating entity \"HexDriver\" for hierarchy \"HexDriver:AHex0\"" {  } { { "../../../../Downloads/385_lab4_adders_provided_fa20/adder2.sv" "AHex0" { Text "C:/Users/kayla/Downloads/385_lab4_adders_provided_fa20/adder2.sv" 54 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1664232588521 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "2 " "2 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1664232588950 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[2\] GND " "Pin \"LED\[2\]\" is stuck at GND" {  } { { "../../../../Downloads/385_lab4_adders_provided_fa20/adder2.sv" "" { Text "C:/Users/kayla/Downloads/385_lab4_adders_provided_fa20/adder2.sv" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1664232588979 "|adder2|LED[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[3\] GND " "Pin \"LED\[3\]\" is stuck at GND" {  } { { "../../../../Downloads/385_lab4_adders_provided_fa20/adder2.sv" "" { Text "C:/Users/kayla/Downloads/385_lab4_adders_provided_fa20/adder2.sv" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1664232588979 "|adder2|LED[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[4\] GND " "Pin \"LED\[4\]\" is stuck at GND" {  } { { "../../../../Downloads/385_lab4_adders_provided_fa20/adder2.sv" "" { Text "C:/Users/kayla/Downloads/385_lab4_adders_provided_fa20/adder2.sv" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1664232588979 "|adder2|LED[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[5\] GND " "Pin \"LED\[5\]\" is stuck at GND" {  } { { "../../../../Downloads/385_lab4_adders_provided_fa20/adder2.sv" "" { Text "C:/Users/kayla/Downloads/385_lab4_adders_provided_fa20/adder2.sv" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1664232588979 "|adder2|LED[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[6\] GND " "Pin \"LED\[6\]\" is stuck at GND" {  } { { "../../../../Downloads/385_lab4_adders_provided_fa20/adder2.sv" "" { Text "C:/Users/kayla/Downloads/385_lab4_adders_provided_fa20/adder2.sv" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1664232588979 "|adder2|LED[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[7\] GND " "Pin \"LED\[7\]\" is stuck at GND" {  } { { "../../../../Downloads/385_lab4_adders_provided_fa20/adder2.sv" "" { Text "C:/Users/kayla/Downloads/385_lab4_adders_provided_fa20/adder2.sv" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1664232588979 "|adder2|LED[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[8\] GND " "Pin \"LED\[8\]\" is stuck at GND" {  } { { "../../../../Downloads/385_lab4_adders_provided_fa20/adder2.sv" "" { Text "C:/Users/kayla/Downloads/385_lab4_adders_provided_fa20/adder2.sv" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1664232588979 "|adder2|LED[8]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1664232588979 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1664232589122 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "1 " "1 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1664232589597 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/kayla/OneDrive/Documents/ECE385/lab3/output_files/lab3.map.smsg " "Generated suppressed messages file C:/Users/kayla/OneDrive/Documents/ECE385/lab3/output_files/lab3.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1664232589625 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1664232589716 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1664232589716 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "150 " "Implemented 150 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "13 " "Implemented 13 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1664232589751 ""} { "Info" "ICUT_CUT_TM_OPINS" "52 " "Implemented 52 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1664232589751 ""} { "Info" "ICUT_CUT_TM_LCELLS" "85 " "Implemented 85 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1664232589751 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1664232589751 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 13 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 13 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4790 " "Peak virtual memory: 4790 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1664232589766 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Sep 26 17:49:49 2022 " "Processing ended: Mon Sep 26 17:49:49 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1664232589766 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1664232589766 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:23 " "Total CPU time (on all processors): 00:00:23" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1664232589766 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1664232589766 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1664232590929 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1664232590933 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Sep 26 17:49:50 2022 " "Processing started: Mon Sep 26 17:49:50 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1664232590933 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1664232590933 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off lab3 -c lab3 " "Command: quartus_fit --read_settings_files=off --write_settings_files=off lab3 -c lab3" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1664232590933 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1664232591037 ""}
{ "Info" "0" "" "Project  = lab3" {  } {  } 0 0 "Project  = lab3" 0 0 "Fitter" 0 0 1664232591038 ""}
{ "Info" "0" "" "Revision = lab3" {  } {  } 0 0 "Revision = lab3" 0 0 "Fitter" 0 0 1664232591038 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1664232591125 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1664232591125 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "lab3 10M50DAF484C7G " "Selected device 10M50DAF484C7G for design \"lab3\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1664232591132 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1664232591164 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1664232591164 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1664232591348 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1664232591353 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M08DAF484I7G " "Device 10M08DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1664232591551 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M08DAF484I7P " "Device 10M08DAF484I7P is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1664232591551 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M16DAF484C7G " "Device 10M16DAF484C7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1664232591551 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M16DAF484I7G " "Device 10M16DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1664232591551 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M16DAF484I7P " "Device 10M16DAF484I7P is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1664232591551 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M25DAF484C7G " "Device 10M25DAF484C7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1664232591551 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M25DAF484I7G " "Device 10M25DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1664232591551 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M50DAF484I7G " "Device 10M50DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1664232591551 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M50DAF484I7P " "Device 10M50DAF484I7P is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1664232591551 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M40DAF484C7G " "Device 10M40DAF484C7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1664232591551 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M40DAF484I7G " "Device 10M40DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1664232591551 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1664232591551 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "8 " "Fitter converted 8 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TMS~ H2 " "Pin ~ALTERA_TMS~ is reserved at location H2" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_TMS~ } } } { "temporary_test_loc" "" { Generic "C:/Users/kayla/OneDrive/Documents/ECE385/lab3/" { { 0 { 0 ""} 0 359 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1664232591553 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TCK~ G2 " "Pin ~ALTERA_TCK~ is reserved at location G2" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_TCK~ } } } { "temporary_test_loc" "" { Generic "C:/Users/kayla/OneDrive/Documents/ECE385/lab3/" { { 0 { 0 ""} 0 361 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1664232591553 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TDI~ L4 " "Pin ~ALTERA_TDI~ is reserved at location L4" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_TDI~ } } } { "temporary_test_loc" "" { Generic "C:/Users/kayla/OneDrive/Documents/ECE385/lab3/" { { 0 { 0 ""} 0 363 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1664232591553 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TDO~ M5 " "Pin ~ALTERA_TDO~ is reserved at location M5" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_TDO~ } } } { "temporary_test_loc" "" { Generic "C:/Users/kayla/OneDrive/Documents/ECE385/lab3/" { { 0 { 0 ""} 0 365 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1664232591553 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_CONFIG_SEL~ H10 " "Pin ~ALTERA_CONFIG_SEL~ is reserved at location H10" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_CONFIG_SEL~ } } } { "temporary_test_loc" "" { Generic "C:/Users/kayla/OneDrive/Documents/ECE385/lab3/" { { 0 { 0 ""} 0 367 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1664232591553 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCONFIG~ H9 " "Pin ~ALTERA_nCONFIG~ is reserved at location H9" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCONFIG~ } } } { "temporary_test_loc" "" { Generic "C:/Users/kayla/OneDrive/Documents/ECE385/lab3/" { { 0 { 0 ""} 0 369 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1664232591553 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nSTATUS~ G9 " "Pin ~ALTERA_nSTATUS~ is reserved at location G9" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nSTATUS~ } } } { "temporary_test_loc" "" { Generic "C:/Users/kayla/OneDrive/Documents/ECE385/lab3/" { { 0 { 0 ""} 0 371 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1664232591553 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_CONF_DONE~ F8 " "Pin ~ALTERA_CONF_DONE~ is reserved at location F8" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_CONF_DONE~ } } } { "temporary_test_loc" "" { Generic "C:/Users/kayla/OneDrive/Documents/ECE385/lab3/" { { 0 { 0 ""} 0 373 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1664232591553 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1664232591553 ""}
{ "Info" "IFIOMGR_RESERVE_PIN_NO_DATA0" "" "DATA\[0\] dual-purpose pin not reserved" {  } {  } 0 169141 "DATA\[0\] dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1664232591554 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "Data\[1\]/ASDO " "Data\[1\]/ASDO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1664232591554 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "nCSO " "nCSO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1664232591554 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "DCLK " "DCLK dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1664232591554 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1664232591555 ""}
{ "Info" "ISTA_SDC_FOUND" "add2.out.sdc " "Reading SDC File: 'add2.out.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1664232592261 ""}
{ "Info" "ISTA_SDC_FOUND" "timing analysis sdc.sdc " "Reading SDC File: 'timing analysis sdc.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1664232592317 ""}
{ "Warning" "WSTA_OVERWRITING_EXISTING_CLOCK" "Clk " "Overwriting existing clock: Clk" {  } {  } 0 332043 "Overwriting existing clock: %1!s!" 0 0 "Fitter" 0 -1 1664232592318 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay timing analysis sdc.sdc 3 Set_input_delay/set_output_delay has replaced one or more delays on port \"Run_Accumulate\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_input_delay is accepted but has some problems at timing analysis sdc.sdc(3): Set_input_delay/set_output_delay has replaced one or more delays on port \"Run_Accumulate\". Please use -add_delay option if you meant to add additional constraints." { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -clock \{Clk\} -max 3 \[all_inputs\] " "set_input_delay -clock \{Clk\} -max 3 \[all_inputs\]" {  } { { "C:/Users/kayla/OneDrive/Documents/ECE385/lab3/timing analysis sdc.sdc" "" { Text "C:/Users/kayla/OneDrive/Documents/ECE385/lab3/timing analysis sdc.sdc" 3 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1664232592319 ""}  } { { "C:/Users/kayla/OneDrive/Documents/ECE385/lab3/timing analysis sdc.sdc" "" { Text "C:/Users/kayla/OneDrive/Documents/ECE385/lab3/timing analysis sdc.sdc" 3 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1664232592319 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay timing analysis sdc.sdc 3 Set_input_delay/set_output_delay has replaced one or more delays on port \"Reset_Clear\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_input_delay is accepted but has some problems at timing analysis sdc.sdc(3): Set_input_delay/set_output_delay has replaced one or more delays on port \"Reset_Clear\". Please use -add_delay option if you meant to add additional constraints." {  } { { "C:/Users/kayla/OneDrive/Documents/ECE385/lab3/timing analysis sdc.sdc" "" { Text "C:/Users/kayla/OneDrive/Documents/ECE385/lab3/timing analysis sdc.sdc" 3 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1664232592319 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay timing analysis sdc.sdc 3 Set_input_delay/set_output_delay has replaced one or more delays on port \"Clk\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_input_delay is accepted but has some problems at timing analysis sdc.sdc(3): Set_input_delay/set_output_delay has replaced one or more delays on port \"Clk\". Please use -add_delay option if you meant to add additional constraints." {  } { { "C:/Users/kayla/OneDrive/Documents/ECE385/lab3/timing analysis sdc.sdc" "" { Text "C:/Users/kayla/OneDrive/Documents/ECE385/lab3/timing analysis sdc.sdc" 3 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1664232592319 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay timing analysis sdc.sdc 3 Set_input_delay/set_output_delay has replaced one or more delays on port \"SW\[1\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_input_delay is accepted but has some problems at timing analysis sdc.sdc(3): Set_input_delay/set_output_delay has replaced one or more delays on port \"SW\[1\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "C:/Users/kayla/OneDrive/Documents/ECE385/lab3/timing analysis sdc.sdc" "" { Text "C:/Users/kayla/OneDrive/Documents/ECE385/lab3/timing analysis sdc.sdc" 3 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1664232592319 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay timing analysis sdc.sdc 3 Set_input_delay/set_output_delay has replaced one or more delays on port \"SW\[0\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_input_delay is accepted but has some problems at timing analysis sdc.sdc(3): Set_input_delay/set_output_delay has replaced one or more delays on port \"SW\[0\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "C:/Users/kayla/OneDrive/Documents/ECE385/lab3/timing analysis sdc.sdc" "" { Text "C:/Users/kayla/OneDrive/Documents/ECE385/lab3/timing analysis sdc.sdc" 3 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1664232592319 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay timing analysis sdc.sdc 3 Set_input_delay/set_output_delay has replaced one or more delays on port \"SW\[3\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_input_delay is accepted but has some problems at timing analysis sdc.sdc(3): Set_input_delay/set_output_delay has replaced one or more delays on port \"SW\[3\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "C:/Users/kayla/OneDrive/Documents/ECE385/lab3/timing analysis sdc.sdc" "" { Text "C:/Users/kayla/OneDrive/Documents/ECE385/lab3/timing analysis sdc.sdc" 3 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1664232592319 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay timing analysis sdc.sdc 3 Set_input_delay/set_output_delay has replaced one or more delays on port \"SW\[2\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_input_delay is accepted but has some problems at timing analysis sdc.sdc(3): Set_input_delay/set_output_delay has replaced one or more delays on port \"SW\[2\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "C:/Users/kayla/OneDrive/Documents/ECE385/lab3/timing analysis sdc.sdc" "" { Text "C:/Users/kayla/OneDrive/Documents/ECE385/lab3/timing analysis sdc.sdc" 3 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1664232592320 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay timing analysis sdc.sdc 3 Set_input_delay/set_output_delay has replaced one or more delays on port \"SW\[4\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_input_delay is accepted but has some problems at timing analysis sdc.sdc(3): Set_input_delay/set_output_delay has replaced one or more delays on port \"SW\[4\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "C:/Users/kayla/OneDrive/Documents/ECE385/lab3/timing analysis sdc.sdc" "" { Text "C:/Users/kayla/OneDrive/Documents/ECE385/lab3/timing analysis sdc.sdc" 3 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1664232592320 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay timing analysis sdc.sdc 3 Set_input_delay/set_output_delay has replaced one or more delays on port \"SW\[5\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_input_delay is accepted but has some problems at timing analysis sdc.sdc(3): Set_input_delay/set_output_delay has replaced one or more delays on port \"SW\[5\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "C:/Users/kayla/OneDrive/Documents/ECE385/lab3/timing analysis sdc.sdc" "" { Text "C:/Users/kayla/OneDrive/Documents/ECE385/lab3/timing analysis sdc.sdc" 3 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1664232592320 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay timing analysis sdc.sdc 3 Set_input_delay/set_output_delay has replaced one or more delays on port \"SW\[6\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_input_delay is accepted but has some problems at timing analysis sdc.sdc(3): Set_input_delay/set_output_delay has replaced one or more delays on port \"SW\[6\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "C:/Users/kayla/OneDrive/Documents/ECE385/lab3/timing analysis sdc.sdc" "" { Text "C:/Users/kayla/OneDrive/Documents/ECE385/lab3/timing analysis sdc.sdc" 3 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1664232592320 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay timing analysis sdc.sdc 3 Set_input_delay/set_output_delay has replaced one or more delays on port \"SW\[7\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_input_delay is accepted but has some problems at timing analysis sdc.sdc(3): Set_input_delay/set_output_delay has replaced one or more delays on port \"SW\[7\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "C:/Users/kayla/OneDrive/Documents/ECE385/lab3/timing analysis sdc.sdc" "" { Text "C:/Users/kayla/OneDrive/Documents/ECE385/lab3/timing analysis sdc.sdc" 3 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1664232592320 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay timing analysis sdc.sdc 3 Set_input_delay/set_output_delay has replaced one or more delays on port \"SW\[8\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_input_delay is accepted but has some problems at timing analysis sdc.sdc(3): Set_input_delay/set_output_delay has replaced one or more delays on port \"SW\[8\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "C:/Users/kayla/OneDrive/Documents/ECE385/lab3/timing analysis sdc.sdc" "" { Text "C:/Users/kayla/OneDrive/Documents/ECE385/lab3/timing analysis sdc.sdc" 3 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1664232592320 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay timing analysis sdc.sdc 3 Set_input_delay/set_output_delay has replaced one or more delays on port \"SW\[9\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_input_delay is accepted but has some problems at timing analysis sdc.sdc(3): Set_input_delay/set_output_delay has replaced one or more delays on port \"SW\[9\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "C:/Users/kayla/OneDrive/Documents/ECE385/lab3/timing analysis sdc.sdc" "" { Text "C:/Users/kayla/OneDrive/Documents/ECE385/lab3/timing analysis sdc.sdc" 3 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1664232592321 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay timing analysis sdc.sdc 4 Set_input_delay/set_output_delay has replaced one or more delays on port \"Run_Accumulate\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_input_delay is accepted but has some problems at timing analysis sdc.sdc(4): Set_input_delay/set_output_delay has replaced one or more delays on port \"Run_Accumulate\". Please use -add_delay option if you meant to add additional constraints." { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -clock \{Clk\} -min 2 \[all_inputs\] " "set_input_delay -clock \{Clk\} -min 2 \[all_inputs\]" {  } { { "C:/Users/kayla/OneDrive/Documents/ECE385/lab3/timing analysis sdc.sdc" "" { Text "C:/Users/kayla/OneDrive/Documents/ECE385/lab3/timing analysis sdc.sdc" 4 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1664232592321 ""}  } { { "C:/Users/kayla/OneDrive/Documents/ECE385/lab3/timing analysis sdc.sdc" "" { Text "C:/Users/kayla/OneDrive/Documents/ECE385/lab3/timing analysis sdc.sdc" 4 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1664232592321 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay timing analysis sdc.sdc 4 Set_input_delay/set_output_delay has replaced one or more delays on port \"Reset_Clear\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_input_delay is accepted but has some problems at timing analysis sdc.sdc(4): Set_input_delay/set_output_delay has replaced one or more delays on port \"Reset_Clear\". Please use -add_delay option if you meant to add additional constraints." {  } { { "C:/Users/kayla/OneDrive/Documents/ECE385/lab3/timing analysis sdc.sdc" "" { Text "C:/Users/kayla/OneDrive/Documents/ECE385/lab3/timing analysis sdc.sdc" 4 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1664232592321 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay timing analysis sdc.sdc 4 Set_input_delay/set_output_delay has replaced one or more delays on port \"Clk\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_input_delay is accepted but has some problems at timing analysis sdc.sdc(4): Set_input_delay/set_output_delay has replaced one or more delays on port \"Clk\". Please use -add_delay option if you meant to add additional constraints." {  } { { "C:/Users/kayla/OneDrive/Documents/ECE385/lab3/timing analysis sdc.sdc" "" { Text "C:/Users/kayla/OneDrive/Documents/ECE385/lab3/timing analysis sdc.sdc" 4 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1664232592321 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay timing analysis sdc.sdc 4 Set_input_delay/set_output_delay has replaced one or more delays on port \"SW\[1\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_input_delay is accepted but has some problems at timing analysis sdc.sdc(4): Set_input_delay/set_output_delay has replaced one or more delays on port \"SW\[1\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "C:/Users/kayla/OneDrive/Documents/ECE385/lab3/timing analysis sdc.sdc" "" { Text "C:/Users/kayla/OneDrive/Documents/ECE385/lab3/timing analysis sdc.sdc" 4 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1664232592321 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay timing analysis sdc.sdc 4 Set_input_delay/set_output_delay has replaced one or more delays on port \"SW\[0\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_input_delay is accepted but has some problems at timing analysis sdc.sdc(4): Set_input_delay/set_output_delay has replaced one or more delays on port \"SW\[0\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "C:/Users/kayla/OneDrive/Documents/ECE385/lab3/timing analysis sdc.sdc" "" { Text "C:/Users/kayla/OneDrive/Documents/ECE385/lab3/timing analysis sdc.sdc" 4 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1664232592321 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay timing analysis sdc.sdc 4 Set_input_delay/set_output_delay has replaced one or more delays on port \"SW\[3\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_input_delay is accepted but has some problems at timing analysis sdc.sdc(4): Set_input_delay/set_output_delay has replaced one or more delays on port \"SW\[3\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "C:/Users/kayla/OneDrive/Documents/ECE385/lab3/timing analysis sdc.sdc" "" { Text "C:/Users/kayla/OneDrive/Documents/ECE385/lab3/timing analysis sdc.sdc" 4 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1664232592321 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay timing analysis sdc.sdc 4 Set_input_delay/set_output_delay has replaced one or more delays on port \"SW\[2\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_input_delay is accepted but has some problems at timing analysis sdc.sdc(4): Set_input_delay/set_output_delay has replaced one or more delays on port \"SW\[2\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "C:/Users/kayla/OneDrive/Documents/ECE385/lab3/timing analysis sdc.sdc" "" { Text "C:/Users/kayla/OneDrive/Documents/ECE385/lab3/timing analysis sdc.sdc" 4 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1664232592322 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay timing analysis sdc.sdc 4 Set_input_delay/set_output_delay has replaced one or more delays on port \"SW\[4\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_input_delay is accepted but has some problems at timing analysis sdc.sdc(4): Set_input_delay/set_output_delay has replaced one or more delays on port \"SW\[4\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "C:/Users/kayla/OneDrive/Documents/ECE385/lab3/timing analysis sdc.sdc" "" { Text "C:/Users/kayla/OneDrive/Documents/ECE385/lab3/timing analysis sdc.sdc" 4 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1664232592322 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay timing analysis sdc.sdc 4 Set_input_delay/set_output_delay has replaced one or more delays on port \"SW\[5\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_input_delay is accepted but has some problems at timing analysis sdc.sdc(4): Set_input_delay/set_output_delay has replaced one or more delays on port \"SW\[5\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "C:/Users/kayla/OneDrive/Documents/ECE385/lab3/timing analysis sdc.sdc" "" { Text "C:/Users/kayla/OneDrive/Documents/ECE385/lab3/timing analysis sdc.sdc" 4 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1664232592322 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay timing analysis sdc.sdc 4 Set_input_delay/set_output_delay has replaced one or more delays on port \"SW\[6\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_input_delay is accepted but has some problems at timing analysis sdc.sdc(4): Set_input_delay/set_output_delay has replaced one or more delays on port \"SW\[6\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "C:/Users/kayla/OneDrive/Documents/ECE385/lab3/timing analysis sdc.sdc" "" { Text "C:/Users/kayla/OneDrive/Documents/ECE385/lab3/timing analysis sdc.sdc" 4 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1664232592322 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay timing analysis sdc.sdc 4 Set_input_delay/set_output_delay has replaced one or more delays on port \"SW\[7\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_input_delay is accepted but has some problems at timing analysis sdc.sdc(4): Set_input_delay/set_output_delay has replaced one or more delays on port \"SW\[7\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "C:/Users/kayla/OneDrive/Documents/ECE385/lab3/timing analysis sdc.sdc" "" { Text "C:/Users/kayla/OneDrive/Documents/ECE385/lab3/timing analysis sdc.sdc" 4 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1664232592322 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay timing analysis sdc.sdc 4 Set_input_delay/set_output_delay has replaced one or more delays on port \"SW\[8\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_input_delay is accepted but has some problems at timing analysis sdc.sdc(4): Set_input_delay/set_output_delay has replaced one or more delays on port \"SW\[8\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "C:/Users/kayla/OneDrive/Documents/ECE385/lab3/timing analysis sdc.sdc" "" { Text "C:/Users/kayla/OneDrive/Documents/ECE385/lab3/timing analysis sdc.sdc" 4 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1664232592322 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay timing analysis sdc.sdc 4 Set_input_delay/set_output_delay has replaced one or more delays on port \"SW\[9\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_input_delay is accepted but has some problems at timing analysis sdc.sdc(4): Set_input_delay/set_output_delay has replaced one or more delays on port \"SW\[9\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "C:/Users/kayla/OneDrive/Documents/ECE385/lab3/timing analysis sdc.sdc" "" { Text "C:/Users/kayla/OneDrive/Documents/ECE385/lab3/timing analysis sdc.sdc" 4 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1664232592322 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay timing analysis sdc.sdc 5 Set_input_delay/set_output_delay has replaced one or more delays on port \"LED\[0\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_output_delay is accepted but has some problems at timing analysis sdc.sdc(5): Set_input_delay/set_output_delay has replaced one or more delays on port \"LED\[0\]\". Please use -add_delay option if you meant to add additional constraints." { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -clock \{Clk\} 2 \[all_outputs\] " "set_output_delay -clock \{Clk\} 2 \[all_outputs\]" {  } { { "C:/Users/kayla/OneDrive/Documents/ECE385/lab3/timing analysis sdc.sdc" "" { Text "C:/Users/kayla/OneDrive/Documents/ECE385/lab3/timing analysis sdc.sdc" 5 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1664232592323 ""}  } { { "C:/Users/kayla/OneDrive/Documents/ECE385/lab3/timing analysis sdc.sdc" "" { Text "C:/Users/kayla/OneDrive/Documents/ECE385/lab3/timing analysis sdc.sdc" 5 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1664232592323 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay timing analysis sdc.sdc 5 Set_input_delay/set_output_delay has replaced one or more delays on port \"LED\[1\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_output_delay is accepted but has some problems at timing analysis sdc.sdc(5): Set_input_delay/set_output_delay has replaced one or more delays on port \"LED\[1\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "C:/Users/kayla/OneDrive/Documents/ECE385/lab3/timing analysis sdc.sdc" "" { Text "C:/Users/kayla/OneDrive/Documents/ECE385/lab3/timing analysis sdc.sdc" 5 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1664232592323 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay timing analysis sdc.sdc 5 Set_input_delay/set_output_delay has replaced one or more delays on port \"LED\[2\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_output_delay is accepted but has some problems at timing analysis sdc.sdc(5): Set_input_delay/set_output_delay has replaced one or more delays on port \"LED\[2\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "C:/Users/kayla/OneDrive/Documents/ECE385/lab3/timing analysis sdc.sdc" "" { Text "C:/Users/kayla/OneDrive/Documents/ECE385/lab3/timing analysis sdc.sdc" 5 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1664232592323 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay timing analysis sdc.sdc 5 Set_input_delay/set_output_delay has replaced one or more delays on port \"LED\[3\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_output_delay is accepted but has some problems at timing analysis sdc.sdc(5): Set_input_delay/set_output_delay has replaced one or more delays on port \"LED\[3\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "C:/Users/kayla/OneDrive/Documents/ECE385/lab3/timing analysis sdc.sdc" "" { Text "C:/Users/kayla/OneDrive/Documents/ECE385/lab3/timing analysis sdc.sdc" 5 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1664232592324 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay timing analysis sdc.sdc 5 Set_input_delay/set_output_delay has replaced one or more delays on port \"LED\[4\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_output_delay is accepted but has some problems at timing analysis sdc.sdc(5): Set_input_delay/set_output_delay has replaced one or more delays on port \"LED\[4\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "C:/Users/kayla/OneDrive/Documents/ECE385/lab3/timing analysis sdc.sdc" "" { Text "C:/Users/kayla/OneDrive/Documents/ECE385/lab3/timing analysis sdc.sdc" 5 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1664232592324 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay timing analysis sdc.sdc 5 Set_input_delay/set_output_delay has replaced one or more delays on port \"LED\[5\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_output_delay is accepted but has some problems at timing analysis sdc.sdc(5): Set_input_delay/set_output_delay has replaced one or more delays on port \"LED\[5\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "C:/Users/kayla/OneDrive/Documents/ECE385/lab3/timing analysis sdc.sdc" "" { Text "C:/Users/kayla/OneDrive/Documents/ECE385/lab3/timing analysis sdc.sdc" 5 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1664232592324 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay timing analysis sdc.sdc 5 Set_input_delay/set_output_delay has replaced one or more delays on port \"LED\[6\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_output_delay is accepted but has some problems at timing analysis sdc.sdc(5): Set_input_delay/set_output_delay has replaced one or more delays on port \"LED\[6\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "C:/Users/kayla/OneDrive/Documents/ECE385/lab3/timing analysis sdc.sdc" "" { Text "C:/Users/kayla/OneDrive/Documents/ECE385/lab3/timing analysis sdc.sdc" 5 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1664232592324 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay timing analysis sdc.sdc 5 Set_input_delay/set_output_delay has replaced one or more delays on port \"LED\[7\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_output_delay is accepted but has some problems at timing analysis sdc.sdc(5): Set_input_delay/set_output_delay has replaced one or more delays on port \"LED\[7\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "C:/Users/kayla/OneDrive/Documents/ECE385/lab3/timing analysis sdc.sdc" "" { Text "C:/Users/kayla/OneDrive/Documents/ECE385/lab3/timing analysis sdc.sdc" 5 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1664232592324 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay timing analysis sdc.sdc 5 Set_input_delay/set_output_delay has replaced one or more delays on port \"LED\[8\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_output_delay is accepted but has some problems at timing analysis sdc.sdc(5): Set_input_delay/set_output_delay has replaced one or more delays on port \"LED\[8\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "C:/Users/kayla/OneDrive/Documents/ECE385/lab3/timing analysis sdc.sdc" "" { Text "C:/Users/kayla/OneDrive/Documents/ECE385/lab3/timing analysis sdc.sdc" 5 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1664232592324 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay timing analysis sdc.sdc 5 Set_input_delay/set_output_delay has replaced one or more delays on port \"LED\[9\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_output_delay is accepted but has some problems at timing analysis sdc.sdc(5): Set_input_delay/set_output_delay has replaced one or more delays on port \"LED\[9\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "C:/Users/kayla/OneDrive/Documents/ECE385/lab3/timing analysis sdc.sdc" "" { Text "C:/Users/kayla/OneDrive/Documents/ECE385/lab3/timing analysis sdc.sdc" 5 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1664232592324 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay timing analysis sdc.sdc 5 Set_input_delay/set_output_delay has replaced one or more delays on port \"HEX0\[0\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_output_delay is accepted but has some problems at timing analysis sdc.sdc(5): Set_input_delay/set_output_delay has replaced one or more delays on port \"HEX0\[0\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "C:/Users/kayla/OneDrive/Documents/ECE385/lab3/timing analysis sdc.sdc" "" { Text "C:/Users/kayla/OneDrive/Documents/ECE385/lab3/timing analysis sdc.sdc" 5 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1664232592324 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay timing analysis sdc.sdc 5 Set_input_delay/set_output_delay has replaced one or more delays on port \"HEX0\[1\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_output_delay is accepted but has some problems at timing analysis sdc.sdc(5): Set_input_delay/set_output_delay has replaced one or more delays on port \"HEX0\[1\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "C:/Users/kayla/OneDrive/Documents/ECE385/lab3/timing analysis sdc.sdc" "" { Text "C:/Users/kayla/OneDrive/Documents/ECE385/lab3/timing analysis sdc.sdc" 5 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1664232592325 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay timing analysis sdc.sdc 5 Set_input_delay/set_output_delay has replaced one or more delays on port \"HEX0\[2\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_output_delay is accepted but has some problems at timing analysis sdc.sdc(5): Set_input_delay/set_output_delay has replaced one or more delays on port \"HEX0\[2\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "C:/Users/kayla/OneDrive/Documents/ECE385/lab3/timing analysis sdc.sdc" "" { Text "C:/Users/kayla/OneDrive/Documents/ECE385/lab3/timing analysis sdc.sdc" 5 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1664232592325 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay timing analysis sdc.sdc 5 Set_input_delay/set_output_delay has replaced one or more delays on port \"HEX0\[3\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_output_delay is accepted but has some problems at timing analysis sdc.sdc(5): Set_input_delay/set_output_delay has replaced one or more delays on port \"HEX0\[3\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "C:/Users/kayla/OneDrive/Documents/ECE385/lab3/timing analysis sdc.sdc" "" { Text "C:/Users/kayla/OneDrive/Documents/ECE385/lab3/timing analysis sdc.sdc" 5 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1664232592325 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay timing analysis sdc.sdc 5 Set_input_delay/set_output_delay has replaced one or more delays on port \"HEX0\[4\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_output_delay is accepted but has some problems at timing analysis sdc.sdc(5): Set_input_delay/set_output_delay has replaced one or more delays on port \"HEX0\[4\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "C:/Users/kayla/OneDrive/Documents/ECE385/lab3/timing analysis sdc.sdc" "" { Text "C:/Users/kayla/OneDrive/Documents/ECE385/lab3/timing analysis sdc.sdc" 5 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1664232592325 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay timing analysis sdc.sdc 5 Set_input_delay/set_output_delay has replaced one or more delays on port \"HEX0\[5\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_output_delay is accepted but has some problems at timing analysis sdc.sdc(5): Set_input_delay/set_output_delay has replaced one or more delays on port \"HEX0\[5\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "C:/Users/kayla/OneDrive/Documents/ECE385/lab3/timing analysis sdc.sdc" "" { Text "C:/Users/kayla/OneDrive/Documents/ECE385/lab3/timing analysis sdc.sdc" 5 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1664232592325 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay timing analysis sdc.sdc 5 Set_input_delay/set_output_delay has replaced one or more delays on port \"HEX0\[6\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_output_delay is accepted but has some problems at timing analysis sdc.sdc(5): Set_input_delay/set_output_delay has replaced one or more delays on port \"HEX0\[6\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "C:/Users/kayla/OneDrive/Documents/ECE385/lab3/timing analysis sdc.sdc" "" { Text "C:/Users/kayla/OneDrive/Documents/ECE385/lab3/timing analysis sdc.sdc" 5 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1664232592325 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay timing analysis sdc.sdc 5 Set_input_delay/set_output_delay has replaced one or more delays on port \"HEX1\[0\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_output_delay is accepted but has some problems at timing analysis sdc.sdc(5): Set_input_delay/set_output_delay has replaced one or more delays on port \"HEX1\[0\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "C:/Users/kayla/OneDrive/Documents/ECE385/lab3/timing analysis sdc.sdc" "" { Text "C:/Users/kayla/OneDrive/Documents/ECE385/lab3/timing analysis sdc.sdc" 5 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1664232592325 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay timing analysis sdc.sdc 5 Set_input_delay/set_output_delay has replaced one or more delays on port \"HEX1\[1\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_output_delay is accepted but has some problems at timing analysis sdc.sdc(5): Set_input_delay/set_output_delay has replaced one or more delays on port \"HEX1\[1\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "C:/Users/kayla/OneDrive/Documents/ECE385/lab3/timing analysis sdc.sdc" "" { Text "C:/Users/kayla/OneDrive/Documents/ECE385/lab3/timing analysis sdc.sdc" 5 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1664232592325 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay timing analysis sdc.sdc 5 Set_input_delay/set_output_delay has replaced one or more delays on port \"HEX1\[2\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_output_delay is accepted but has some problems at timing analysis sdc.sdc(5): Set_input_delay/set_output_delay has replaced one or more delays on port \"HEX1\[2\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "C:/Users/kayla/OneDrive/Documents/ECE385/lab3/timing analysis sdc.sdc" "" { Text "C:/Users/kayla/OneDrive/Documents/ECE385/lab3/timing analysis sdc.sdc" 5 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1664232592325 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay timing analysis sdc.sdc 5 Set_input_delay/set_output_delay has replaced one or more delays on port \"HEX1\[3\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_output_delay is accepted but has some problems at timing analysis sdc.sdc(5): Set_input_delay/set_output_delay has replaced one or more delays on port \"HEX1\[3\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "C:/Users/kayla/OneDrive/Documents/ECE385/lab3/timing analysis sdc.sdc" "" { Text "C:/Users/kayla/OneDrive/Documents/ECE385/lab3/timing analysis sdc.sdc" 5 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1664232592325 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay timing analysis sdc.sdc 5 Set_input_delay/set_output_delay has replaced one or more delays on port \"HEX1\[4\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_output_delay is accepted but has some problems at timing analysis sdc.sdc(5): Set_input_delay/set_output_delay has replaced one or more delays on port \"HEX1\[4\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "C:/Users/kayla/OneDrive/Documents/ECE385/lab3/timing analysis sdc.sdc" "" { Text "C:/Users/kayla/OneDrive/Documents/ECE385/lab3/timing analysis sdc.sdc" 5 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1664232592325 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay timing analysis sdc.sdc 5 Set_input_delay/set_output_delay has replaced one or more delays on port \"HEX1\[5\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_output_delay is accepted but has some problems at timing analysis sdc.sdc(5): Set_input_delay/set_output_delay has replaced one or more delays on port \"HEX1\[5\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "C:/Users/kayla/OneDrive/Documents/ECE385/lab3/timing analysis sdc.sdc" "" { Text "C:/Users/kayla/OneDrive/Documents/ECE385/lab3/timing analysis sdc.sdc" 5 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1664232592326 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay timing analysis sdc.sdc 5 Set_input_delay/set_output_delay has replaced one or more delays on port \"HEX1\[6\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_output_delay is accepted but has some problems at timing analysis sdc.sdc(5): Set_input_delay/set_output_delay has replaced one or more delays on port \"HEX1\[6\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "C:/Users/kayla/OneDrive/Documents/ECE385/lab3/timing analysis sdc.sdc" "" { Text "C:/Users/kayla/OneDrive/Documents/ECE385/lab3/timing analysis sdc.sdc" 5 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1664232592326 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay timing analysis sdc.sdc 5 Set_input_delay/set_output_delay has replaced one or more delays on port \"HEX2\[0\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_output_delay is accepted but has some problems at timing analysis sdc.sdc(5): Set_input_delay/set_output_delay has replaced one or more delays on port \"HEX2\[0\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "C:/Users/kayla/OneDrive/Documents/ECE385/lab3/timing analysis sdc.sdc" "" { Text "C:/Users/kayla/OneDrive/Documents/ECE385/lab3/timing analysis sdc.sdc" 5 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1664232592326 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay timing analysis sdc.sdc 5 Set_input_delay/set_output_delay has replaced one or more delays on port \"HEX2\[1\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_output_delay is accepted but has some problems at timing analysis sdc.sdc(5): Set_input_delay/set_output_delay has replaced one or more delays on port \"HEX2\[1\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "C:/Users/kayla/OneDrive/Documents/ECE385/lab3/timing analysis sdc.sdc" "" { Text "C:/Users/kayla/OneDrive/Documents/ECE385/lab3/timing analysis sdc.sdc" 5 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1664232592326 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay timing analysis sdc.sdc 5 Set_input_delay/set_output_delay has replaced one or more delays on port \"HEX2\[2\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_output_delay is accepted but has some problems at timing analysis sdc.sdc(5): Set_input_delay/set_output_delay has replaced one or more delays on port \"HEX2\[2\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "C:/Users/kayla/OneDrive/Documents/ECE385/lab3/timing analysis sdc.sdc" "" { Text "C:/Users/kayla/OneDrive/Documents/ECE385/lab3/timing analysis sdc.sdc" 5 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1664232592326 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay timing analysis sdc.sdc 5 Set_input_delay/set_output_delay has replaced one or more delays on port \"HEX2\[3\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_output_delay is accepted but has some problems at timing analysis sdc.sdc(5): Set_input_delay/set_output_delay has replaced one or more delays on port \"HEX2\[3\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "C:/Users/kayla/OneDrive/Documents/ECE385/lab3/timing analysis sdc.sdc" "" { Text "C:/Users/kayla/OneDrive/Documents/ECE385/lab3/timing analysis sdc.sdc" 5 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1664232592326 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay timing analysis sdc.sdc 5 Set_input_delay/set_output_delay has replaced one or more delays on port \"HEX2\[4\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_output_delay is accepted but has some problems at timing analysis sdc.sdc(5): Set_input_delay/set_output_delay has replaced one or more delays on port \"HEX2\[4\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "C:/Users/kayla/OneDrive/Documents/ECE385/lab3/timing analysis sdc.sdc" "" { Text "C:/Users/kayla/OneDrive/Documents/ECE385/lab3/timing analysis sdc.sdc" 5 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1664232592326 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay timing analysis sdc.sdc 5 Set_input_delay/set_output_delay has replaced one or more delays on port \"HEX2\[5\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_output_delay is accepted but has some problems at timing analysis sdc.sdc(5): Set_input_delay/set_output_delay has replaced one or more delays on port \"HEX2\[5\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "C:/Users/kayla/OneDrive/Documents/ECE385/lab3/timing analysis sdc.sdc" "" { Text "C:/Users/kayla/OneDrive/Documents/ECE385/lab3/timing analysis sdc.sdc" 5 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1664232592326 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay timing analysis sdc.sdc 5 Set_input_delay/set_output_delay has replaced one or more delays on port \"HEX2\[6\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_output_delay is accepted but has some problems at timing analysis sdc.sdc(5): Set_input_delay/set_output_delay has replaced one or more delays on port \"HEX2\[6\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "C:/Users/kayla/OneDrive/Documents/ECE385/lab3/timing analysis sdc.sdc" "" { Text "C:/Users/kayla/OneDrive/Documents/ECE385/lab3/timing analysis sdc.sdc" 5 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1664232592326 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay timing analysis sdc.sdc 5 Set_input_delay/set_output_delay has replaced one or more delays on port \"HEX3\[0\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_output_delay is accepted but has some problems at timing analysis sdc.sdc(5): Set_input_delay/set_output_delay has replaced one or more delays on port \"HEX3\[0\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "C:/Users/kayla/OneDrive/Documents/ECE385/lab3/timing analysis sdc.sdc" "" { Text "C:/Users/kayla/OneDrive/Documents/ECE385/lab3/timing analysis sdc.sdc" 5 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1664232592326 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay timing analysis sdc.sdc 5 Set_input_delay/set_output_delay has replaced one or more delays on port \"HEX3\[1\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_output_delay is accepted but has some problems at timing analysis sdc.sdc(5): Set_input_delay/set_output_delay has replaced one or more delays on port \"HEX3\[1\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "C:/Users/kayla/OneDrive/Documents/ECE385/lab3/timing analysis sdc.sdc" "" { Text "C:/Users/kayla/OneDrive/Documents/ECE385/lab3/timing analysis sdc.sdc" 5 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1664232592327 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay timing analysis sdc.sdc 5 Set_input_delay/set_output_delay has replaced one or more delays on port \"HEX3\[2\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_output_delay is accepted but has some problems at timing analysis sdc.sdc(5): Set_input_delay/set_output_delay has replaced one or more delays on port \"HEX3\[2\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "C:/Users/kayla/OneDrive/Documents/ECE385/lab3/timing analysis sdc.sdc" "" { Text "C:/Users/kayla/OneDrive/Documents/ECE385/lab3/timing analysis sdc.sdc" 5 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1664232592327 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay timing analysis sdc.sdc 5 Set_input_delay/set_output_delay has replaced one or more delays on port \"HEX3\[3\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_output_delay is accepted but has some problems at timing analysis sdc.sdc(5): Set_input_delay/set_output_delay has replaced one or more delays on port \"HEX3\[3\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "C:/Users/kayla/OneDrive/Documents/ECE385/lab3/timing analysis sdc.sdc" "" { Text "C:/Users/kayla/OneDrive/Documents/ECE385/lab3/timing analysis sdc.sdc" 5 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1664232592327 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay timing analysis sdc.sdc 5 Set_input_delay/set_output_delay has replaced one or more delays on port \"HEX3\[4\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_output_delay is accepted but has some problems at timing analysis sdc.sdc(5): Set_input_delay/set_output_delay has replaced one or more delays on port \"HEX3\[4\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "C:/Users/kayla/OneDrive/Documents/ECE385/lab3/timing analysis sdc.sdc" "" { Text "C:/Users/kayla/OneDrive/Documents/ECE385/lab3/timing analysis sdc.sdc" 5 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1664232592327 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay timing analysis sdc.sdc 5 Set_input_delay/set_output_delay has replaced one or more delays on port \"HEX3\[5\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_output_delay is accepted but has some problems at timing analysis sdc.sdc(5): Set_input_delay/set_output_delay has replaced one or more delays on port \"HEX3\[5\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "C:/Users/kayla/OneDrive/Documents/ECE385/lab3/timing analysis sdc.sdc" "" { Text "C:/Users/kayla/OneDrive/Documents/ECE385/lab3/timing analysis sdc.sdc" 5 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1664232592327 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay timing analysis sdc.sdc 5 Set_input_delay/set_output_delay has replaced one or more delays on port \"HEX3\[6\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_output_delay is accepted but has some problems at timing analysis sdc.sdc(5): Set_input_delay/set_output_delay has replaced one or more delays on port \"HEX3\[6\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "C:/Users/kayla/OneDrive/Documents/ECE385/lab3/timing analysis sdc.sdc" "" { Text "C:/Users/kayla/OneDrive/Documents/ECE385/lab3/timing analysis sdc.sdc" 5 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1664232592327 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay timing analysis sdc.sdc 5 Set_input_delay/set_output_delay has replaced one or more delays on port \"HEX4\[0\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_output_delay is accepted but has some problems at timing analysis sdc.sdc(5): Set_input_delay/set_output_delay has replaced one or more delays on port \"HEX4\[0\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "C:/Users/kayla/OneDrive/Documents/ECE385/lab3/timing analysis sdc.sdc" "" { Text "C:/Users/kayla/OneDrive/Documents/ECE385/lab3/timing analysis sdc.sdc" 5 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1664232592327 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay timing analysis sdc.sdc 5 Set_input_delay/set_output_delay has replaced one or more delays on port \"HEX4\[1\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_output_delay is accepted but has some problems at timing analysis sdc.sdc(5): Set_input_delay/set_output_delay has replaced one or more delays on port \"HEX4\[1\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "C:/Users/kayla/OneDrive/Documents/ECE385/lab3/timing analysis sdc.sdc" "" { Text "C:/Users/kayla/OneDrive/Documents/ECE385/lab3/timing analysis sdc.sdc" 5 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1664232592327 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay timing analysis sdc.sdc 5 Set_input_delay/set_output_delay has replaced one or more delays on port \"HEX4\[2\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_output_delay is accepted but has some problems at timing analysis sdc.sdc(5): Set_input_delay/set_output_delay has replaced one or more delays on port \"HEX4\[2\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "C:/Users/kayla/OneDrive/Documents/ECE385/lab3/timing analysis sdc.sdc" "" { Text "C:/Users/kayla/OneDrive/Documents/ECE385/lab3/timing analysis sdc.sdc" 5 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1664232592327 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay timing analysis sdc.sdc 5 Set_input_delay/set_output_delay has replaced one or more delays on port \"HEX4\[3\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_output_delay is accepted but has some problems at timing analysis sdc.sdc(5): Set_input_delay/set_output_delay has replaced one or more delays on port \"HEX4\[3\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "C:/Users/kayla/OneDrive/Documents/ECE385/lab3/timing analysis sdc.sdc" "" { Text "C:/Users/kayla/OneDrive/Documents/ECE385/lab3/timing analysis sdc.sdc" 5 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1664232592327 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay timing analysis sdc.sdc 5 Set_input_delay/set_output_delay has replaced one or more delays on port \"HEX4\[4\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_output_delay is accepted but has some problems at timing analysis sdc.sdc(5): Set_input_delay/set_output_delay has replaced one or more delays on port \"HEX4\[4\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "C:/Users/kayla/OneDrive/Documents/ECE385/lab3/timing analysis sdc.sdc" "" { Text "C:/Users/kayla/OneDrive/Documents/ECE385/lab3/timing analysis sdc.sdc" 5 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1664232592327 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay timing analysis sdc.sdc 5 Set_input_delay/set_output_delay has replaced one or more delays on port \"HEX4\[5\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_output_delay is accepted but has some problems at timing analysis sdc.sdc(5): Set_input_delay/set_output_delay has replaced one or more delays on port \"HEX4\[5\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "C:/Users/kayla/OneDrive/Documents/ECE385/lab3/timing analysis sdc.sdc" "" { Text "C:/Users/kayla/OneDrive/Documents/ECE385/lab3/timing analysis sdc.sdc" 5 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1664232592328 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay timing analysis sdc.sdc 5 Set_input_delay/set_output_delay has replaced one or more delays on port \"HEX4\[6\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_output_delay is accepted but has some problems at timing analysis sdc.sdc(5): Set_input_delay/set_output_delay has replaced one or more delays on port \"HEX4\[6\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "C:/Users/kayla/OneDrive/Documents/ECE385/lab3/timing analysis sdc.sdc" "" { Text "C:/Users/kayla/OneDrive/Documents/ECE385/lab3/timing analysis sdc.sdc" 5 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1664232592328 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay timing analysis sdc.sdc 5 Set_input_delay/set_output_delay has replaced one or more delays on port \"HEX5\[0\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_output_delay is accepted but has some problems at timing analysis sdc.sdc(5): Set_input_delay/set_output_delay has replaced one or more delays on port \"HEX5\[0\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "C:/Users/kayla/OneDrive/Documents/ECE385/lab3/timing analysis sdc.sdc" "" { Text "C:/Users/kayla/OneDrive/Documents/ECE385/lab3/timing analysis sdc.sdc" 5 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1664232592328 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay timing analysis sdc.sdc 5 Set_input_delay/set_output_delay has replaced one or more delays on port \"HEX5\[1\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_output_delay is accepted but has some problems at timing analysis sdc.sdc(5): Set_input_delay/set_output_delay has replaced one or more delays on port \"HEX5\[1\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "C:/Users/kayla/OneDrive/Documents/ECE385/lab3/timing analysis sdc.sdc" "" { Text "C:/Users/kayla/OneDrive/Documents/ECE385/lab3/timing analysis sdc.sdc" 5 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1664232592328 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay timing analysis sdc.sdc 5 Set_input_delay/set_output_delay has replaced one or more delays on port \"HEX5\[2\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_output_delay is accepted but has some problems at timing analysis sdc.sdc(5): Set_input_delay/set_output_delay has replaced one or more delays on port \"HEX5\[2\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "C:/Users/kayla/OneDrive/Documents/ECE385/lab3/timing analysis sdc.sdc" "" { Text "C:/Users/kayla/OneDrive/Documents/ECE385/lab3/timing analysis sdc.sdc" 5 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1664232592328 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay timing analysis sdc.sdc 5 Set_input_delay/set_output_delay has replaced one or more delays on port \"HEX5\[3\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_output_delay is accepted but has some problems at timing analysis sdc.sdc(5): Set_input_delay/set_output_delay has replaced one or more delays on port \"HEX5\[3\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "C:/Users/kayla/OneDrive/Documents/ECE385/lab3/timing analysis sdc.sdc" "" { Text "C:/Users/kayla/OneDrive/Documents/ECE385/lab3/timing analysis sdc.sdc" 5 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1664232592328 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay timing analysis sdc.sdc 5 Set_input_delay/set_output_delay has replaced one or more delays on port \"HEX5\[4\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_output_delay is accepted but has some problems at timing analysis sdc.sdc(5): Set_input_delay/set_output_delay has replaced one or more delays on port \"HEX5\[4\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "C:/Users/kayla/OneDrive/Documents/ECE385/lab3/timing analysis sdc.sdc" "" { Text "C:/Users/kayla/OneDrive/Documents/ECE385/lab3/timing analysis sdc.sdc" 5 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1664232592328 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay timing analysis sdc.sdc 5 Set_input_delay/set_output_delay has replaced one or more delays on port \"HEX5\[5\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_output_delay is accepted but has some problems at timing analysis sdc.sdc(5): Set_input_delay/set_output_delay has replaced one or more delays on port \"HEX5\[5\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "C:/Users/kayla/OneDrive/Documents/ECE385/lab3/timing analysis sdc.sdc" "" { Text "C:/Users/kayla/OneDrive/Documents/ECE385/lab3/timing analysis sdc.sdc" 5 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1664232592328 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay timing analysis sdc.sdc 5 Set_input_delay/set_output_delay has replaced one or more delays on port \"HEX5\[6\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_output_delay is accepted but has some problems at timing analysis sdc.sdc(5): Set_input_delay/set_output_delay has replaced one or more delays on port \"HEX5\[6\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "C:/Users/kayla/OneDrive/Documents/ECE385/lab3/timing analysis sdc.sdc" "" { Text "C:/Users/kayla/OneDrive/Documents/ECE385/lab3/timing analysis sdc.sdc" 5 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1664232592329 ""}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "Clk (Rise) Clk (Rise) setup and hold " "From Clk (Rise) to Clk (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1664232592356 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Fitter" 0 -1 1664232592356 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1664232592356 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 1 clocks " "Found 1 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1664232592356 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1664232592356 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000          Clk " "  20.000          Clk" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1664232592356 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1664232592356 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Clk~input (placed in PIN P11 (CLK7p, DIFFIO_TX_RX_B20p, DIFFOUT_B20p, High_Speed)) " "Automatically promoted node Clk~input (placed in PIN P11 (CLK7p, DIFFIO_TX_RX_B20p, DIFFOUT_B20p, High_Speed))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G19 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G19" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1664232592368 ""}  } { { "../../../../Downloads/385_lab4_adders_provided_fa20/adder2.sv" "" { Text "C:/Users/kayla/Downloads/385_lab4_adders_provided_fa20/adder2.sv" 1 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/kayla/OneDrive/Documents/ECE385/lab3/" { { 0 { 0 ""} 0 351 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1664232592368 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1664232592798 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1664232592799 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1664232592799 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1664232592799 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1664232592800 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1664232592800 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1664232592800 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1664232592800 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1664232592811 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1664232592812 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1664232592812 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1664232592903 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1664232592906 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1664232594167 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1664232594225 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1664232594247 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1664232594505 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Fitter placement operations ending: elapsed time is 00:00:00" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1664232594505 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1664232595065 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "1 X67_Y44 X78_Y54 " "Router estimated peak interconnect usage is 1% of the available device resources in the region that extends from location X67_Y44 to location X78_Y54" {  } { { "loc" "" { Generic "C:/Users/kayla/OneDrive/Documents/ECE385/lab3/" { { 1 { 0 "Router estimated peak interconnect usage is 1% of the available device resources in the region that extends from location X67_Y44 to location X78_Y54"} { { 12 { 0 ""} 67 44 12 11 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1664232596269 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1664232596269 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1664232596405 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Design Software" 0 -1 1664232596405 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1664232596405 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1664232596408 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.06 " "Total time spent on timing analysis during the Fitter is 0.06 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1664232596577 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1664232596584 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1664232596892 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1664232596892 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1664232597399 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:02 " "Fitter post-fit operations ending: elapsed time is 00:00:02" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1664232598656 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/kayla/OneDrive/Documents/ECE385/lab3/output_files/lab3.fit.smsg " "Generated suppressed messages file C:/Users/kayla/OneDrive/Documents/ECE385/lab3/output_files/lab3.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1664232598969 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 84 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 84 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5637 " "Peak virtual memory: 5637 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1664232599503 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Sep 26 17:49:59 2022 " "Processing ended: Mon Sep 26 17:49:59 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1664232599503 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1664232599503 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:11 " "Total CPU time (on all processors): 00:00:11" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1664232599503 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1664232599503 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1664232600553 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1664232600558 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Sep 26 17:50:00 2022 " "Processing started: Mon Sep 26 17:50:00 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1664232600558 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1664232600558 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off lab3 -c lab3 " "Command: quartus_asm --read_settings_files=off --write_settings_files=off lab3 -c lab3" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1664232600559 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1664232600841 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1664232602726 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1664232602855 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4681 " "Peak virtual memory: 4681 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1664232603755 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Sep 26 17:50:03 2022 " "Processing ended: Mon Sep 26 17:50:03 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1664232603755 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1664232603755 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1664232603755 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1664232603755 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1664232604746 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Power Analyzer Quartus Prime " "Running Quartus Prime Power Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1664232604751 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Sep 26 17:50:04 2022 " "Processing started: Mon Sep 26 17:50:04 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1664232604751 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Power Analyzer" 0 -1 1664232604751 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_pow --read_settings_files=off --write_settings_files=off lab3 -c lab3 " "Command: quartus_pow --read_settings_files=off --write_settings_files=off lab3 -c lab3" {  } {  } 0 0 "Command: %1!s!" 0 0 "Power Analyzer" 0 -1 1664232604752 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Power Analyzer" 0 -1 1664232605097 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Power Analyzer" 0 -1 1664232605099 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Power Analyzer" 0 -1 1664232605099 ""}
{ "Info" "ISTA_SDC_FOUND" "add2.out.sdc " "Reading SDC File: 'add2.out.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Power Analyzer" 0 -1 1664232605666 ""}
{ "Info" "ISTA_SDC_FOUND" "timing analysis sdc.sdc " "Reading SDC File: 'timing analysis sdc.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Power Analyzer" 0 -1 1664232605676 ""}
{ "Warning" "WSTA_OVERWRITING_EXISTING_CLOCK" "Clk " "Overwriting existing clock: Clk" {  } {  } 0 332043 "Overwriting existing clock: %1!s!" 0 0 "Power Analyzer" 0 -1 1664232605677 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay timing analysis sdc.sdc 3 Set_input_delay/set_output_delay has replaced one or more delays on port \"Run_Accumulate\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_input_delay is accepted but has some problems at timing analysis sdc.sdc(3): Set_input_delay/set_output_delay has replaced one or more delays on port \"Run_Accumulate\". Please use -add_delay option if you meant to add additional constraints." { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -clock \{Clk\} -max 3 \[all_inputs\] " "set_input_delay -clock \{Clk\} -max 3 \[all_inputs\]" {  } { { "C:/Users/kayla/OneDrive/Documents/ECE385/lab3/timing analysis sdc.sdc" "" { Text "C:/Users/kayla/OneDrive/Documents/ECE385/lab3/timing analysis sdc.sdc" 3 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1664232605678 ""}  } { { "C:/Users/kayla/OneDrive/Documents/ECE385/lab3/timing analysis sdc.sdc" "" { Text "C:/Users/kayla/OneDrive/Documents/ECE385/lab3/timing analysis sdc.sdc" 3 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1664232605678 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay timing analysis sdc.sdc 3 Set_input_delay/set_output_delay has replaced one or more delays on port \"Reset_Clear\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_input_delay is accepted but has some problems at timing analysis sdc.sdc(3): Set_input_delay/set_output_delay has replaced one or more delays on port \"Reset_Clear\". Please use -add_delay option if you meant to add additional constraints." {  } { { "C:/Users/kayla/OneDrive/Documents/ECE385/lab3/timing analysis sdc.sdc" "" { Text "C:/Users/kayla/OneDrive/Documents/ECE385/lab3/timing analysis sdc.sdc" 3 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1664232605679 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay timing analysis sdc.sdc 3 Set_input_delay/set_output_delay has replaced one or more delays on port \"Clk\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_input_delay is accepted but has some problems at timing analysis sdc.sdc(3): Set_input_delay/set_output_delay has replaced one or more delays on port \"Clk\". Please use -add_delay option if you meant to add additional constraints." {  } { { "C:/Users/kayla/OneDrive/Documents/ECE385/lab3/timing analysis sdc.sdc" "" { Text "C:/Users/kayla/OneDrive/Documents/ECE385/lab3/timing analysis sdc.sdc" 3 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1664232605680 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay timing analysis sdc.sdc 3 Set_input_delay/set_output_delay has replaced one or more delays on port \"SW\[1\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_input_delay is accepted but has some problems at timing analysis sdc.sdc(3): Set_input_delay/set_output_delay has replaced one or more delays on port \"SW\[1\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "C:/Users/kayla/OneDrive/Documents/ECE385/lab3/timing analysis sdc.sdc" "" { Text "C:/Users/kayla/OneDrive/Documents/ECE385/lab3/timing analysis sdc.sdc" 3 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1664232605680 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay timing analysis sdc.sdc 3 Set_input_delay/set_output_delay has replaced one or more delays on port \"SW\[0\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_input_delay is accepted but has some problems at timing analysis sdc.sdc(3): Set_input_delay/set_output_delay has replaced one or more delays on port \"SW\[0\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "C:/Users/kayla/OneDrive/Documents/ECE385/lab3/timing analysis sdc.sdc" "" { Text "C:/Users/kayla/OneDrive/Documents/ECE385/lab3/timing analysis sdc.sdc" 3 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1664232605680 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay timing analysis sdc.sdc 3 Set_input_delay/set_output_delay has replaced one or more delays on port \"SW\[2\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_input_delay is accepted but has some problems at timing analysis sdc.sdc(3): Set_input_delay/set_output_delay has replaced one or more delays on port \"SW\[2\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "C:/Users/kayla/OneDrive/Documents/ECE385/lab3/timing analysis sdc.sdc" "" { Text "C:/Users/kayla/OneDrive/Documents/ECE385/lab3/timing analysis sdc.sdc" 3 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1664232605680 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay timing analysis sdc.sdc 3 Set_input_delay/set_output_delay has replaced one or more delays on port \"SW\[3\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_input_delay is accepted but has some problems at timing analysis sdc.sdc(3): Set_input_delay/set_output_delay has replaced one or more delays on port \"SW\[3\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "C:/Users/kayla/OneDrive/Documents/ECE385/lab3/timing analysis sdc.sdc" "" { Text "C:/Users/kayla/OneDrive/Documents/ECE385/lab3/timing analysis sdc.sdc" 3 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1664232605680 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay timing analysis sdc.sdc 3 Set_input_delay/set_output_delay has replaced one or more delays on port \"SW\[6\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_input_delay is accepted but has some problems at timing analysis sdc.sdc(3): Set_input_delay/set_output_delay has replaced one or more delays on port \"SW\[6\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "C:/Users/kayla/OneDrive/Documents/ECE385/lab3/timing analysis sdc.sdc" "" { Text "C:/Users/kayla/OneDrive/Documents/ECE385/lab3/timing analysis sdc.sdc" 3 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1664232605680 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay timing analysis sdc.sdc 3 Set_input_delay/set_output_delay has replaced one or more delays on port \"SW\[5\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_input_delay is accepted but has some problems at timing analysis sdc.sdc(3): Set_input_delay/set_output_delay has replaced one or more delays on port \"SW\[5\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "C:/Users/kayla/OneDrive/Documents/ECE385/lab3/timing analysis sdc.sdc" "" { Text "C:/Users/kayla/OneDrive/Documents/ECE385/lab3/timing analysis sdc.sdc" 3 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1664232605680 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay timing analysis sdc.sdc 3 Set_input_delay/set_output_delay has replaced one or more delays on port \"SW\[4\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_input_delay is accepted but has some problems at timing analysis sdc.sdc(3): Set_input_delay/set_output_delay has replaced one or more delays on port \"SW\[4\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "C:/Users/kayla/OneDrive/Documents/ECE385/lab3/timing analysis sdc.sdc" "" { Text "C:/Users/kayla/OneDrive/Documents/ECE385/lab3/timing analysis sdc.sdc" 3 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1664232605680 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay timing analysis sdc.sdc 3 Set_input_delay/set_output_delay has replaced one or more delays on port \"SW\[7\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_input_delay is accepted but has some problems at timing analysis sdc.sdc(3): Set_input_delay/set_output_delay has replaced one or more delays on port \"SW\[7\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "C:/Users/kayla/OneDrive/Documents/ECE385/lab3/timing analysis sdc.sdc" "" { Text "C:/Users/kayla/OneDrive/Documents/ECE385/lab3/timing analysis sdc.sdc" 3 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1664232605681 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay timing analysis sdc.sdc 3 Set_input_delay/set_output_delay has replaced one or more delays on port \"SW\[8\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_input_delay is accepted but has some problems at timing analysis sdc.sdc(3): Set_input_delay/set_output_delay has replaced one or more delays on port \"SW\[8\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "C:/Users/kayla/OneDrive/Documents/ECE385/lab3/timing analysis sdc.sdc" "" { Text "C:/Users/kayla/OneDrive/Documents/ECE385/lab3/timing analysis sdc.sdc" 3 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1664232605681 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay timing analysis sdc.sdc 3 Set_input_delay/set_output_delay has replaced one or more delays on port \"SW\[9\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_input_delay is accepted but has some problems at timing analysis sdc.sdc(3): Set_input_delay/set_output_delay has replaced one or more delays on port \"SW\[9\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "C:/Users/kayla/OneDrive/Documents/ECE385/lab3/timing analysis sdc.sdc" "" { Text "C:/Users/kayla/OneDrive/Documents/ECE385/lab3/timing analysis sdc.sdc" 3 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1664232605681 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay timing analysis sdc.sdc 4 Set_input_delay/set_output_delay has replaced one or more delays on port \"Run_Accumulate\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_input_delay is accepted but has some problems at timing analysis sdc.sdc(4): Set_input_delay/set_output_delay has replaced one or more delays on port \"Run_Accumulate\". Please use -add_delay option if you meant to add additional constraints." { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -clock \{Clk\} -min 2 \[all_inputs\] " "set_input_delay -clock \{Clk\} -min 2 \[all_inputs\]" {  } { { "C:/Users/kayla/OneDrive/Documents/ECE385/lab3/timing analysis sdc.sdc" "" { Text "C:/Users/kayla/OneDrive/Documents/ECE385/lab3/timing analysis sdc.sdc" 4 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1664232605681 ""}  } { { "C:/Users/kayla/OneDrive/Documents/ECE385/lab3/timing analysis sdc.sdc" "" { Text "C:/Users/kayla/OneDrive/Documents/ECE385/lab3/timing analysis sdc.sdc" 4 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1664232605681 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay timing analysis sdc.sdc 4 Set_input_delay/set_output_delay has replaced one or more delays on port \"Reset_Clear\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_input_delay is accepted but has some problems at timing analysis sdc.sdc(4): Set_input_delay/set_output_delay has replaced one or more delays on port \"Reset_Clear\". Please use -add_delay option if you meant to add additional constraints." {  } { { "C:/Users/kayla/OneDrive/Documents/ECE385/lab3/timing analysis sdc.sdc" "" { Text "C:/Users/kayla/OneDrive/Documents/ECE385/lab3/timing analysis sdc.sdc" 4 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1664232605682 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay timing analysis sdc.sdc 4 Set_input_delay/set_output_delay has replaced one or more delays on port \"Clk\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_input_delay is accepted but has some problems at timing analysis sdc.sdc(4): Set_input_delay/set_output_delay has replaced one or more delays on port \"Clk\". Please use -add_delay option if you meant to add additional constraints." {  } { { "C:/Users/kayla/OneDrive/Documents/ECE385/lab3/timing analysis sdc.sdc" "" { Text "C:/Users/kayla/OneDrive/Documents/ECE385/lab3/timing analysis sdc.sdc" 4 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1664232605682 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay timing analysis sdc.sdc 4 Set_input_delay/set_output_delay has replaced one or more delays on port \"SW\[1\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_input_delay is accepted but has some problems at timing analysis sdc.sdc(4): Set_input_delay/set_output_delay has replaced one or more delays on port \"SW\[1\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "C:/Users/kayla/OneDrive/Documents/ECE385/lab3/timing analysis sdc.sdc" "" { Text "C:/Users/kayla/OneDrive/Documents/ECE385/lab3/timing analysis sdc.sdc" 4 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1664232605682 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay timing analysis sdc.sdc 4 Set_input_delay/set_output_delay has replaced one or more delays on port \"SW\[0\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_input_delay is accepted but has some problems at timing analysis sdc.sdc(4): Set_input_delay/set_output_delay has replaced one or more delays on port \"SW\[0\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "C:/Users/kayla/OneDrive/Documents/ECE385/lab3/timing analysis sdc.sdc" "" { Text "C:/Users/kayla/OneDrive/Documents/ECE385/lab3/timing analysis sdc.sdc" 4 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1664232605682 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay timing analysis sdc.sdc 4 Set_input_delay/set_output_delay has replaced one or more delays on port \"SW\[2\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_input_delay is accepted but has some problems at timing analysis sdc.sdc(4): Set_input_delay/set_output_delay has replaced one or more delays on port \"SW\[2\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "C:/Users/kayla/OneDrive/Documents/ECE385/lab3/timing analysis sdc.sdc" "" { Text "C:/Users/kayla/OneDrive/Documents/ECE385/lab3/timing analysis sdc.sdc" 4 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1664232605682 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay timing analysis sdc.sdc 4 Set_input_delay/set_output_delay has replaced one or more delays on port \"SW\[3\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_input_delay is accepted but has some problems at timing analysis sdc.sdc(4): Set_input_delay/set_output_delay has replaced one or more delays on port \"SW\[3\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "C:/Users/kayla/OneDrive/Documents/ECE385/lab3/timing analysis sdc.sdc" "" { Text "C:/Users/kayla/OneDrive/Documents/ECE385/lab3/timing analysis sdc.sdc" 4 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1664232605682 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay timing analysis sdc.sdc 4 Set_input_delay/set_output_delay has replaced one or more delays on port \"SW\[6\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_input_delay is accepted but has some problems at timing analysis sdc.sdc(4): Set_input_delay/set_output_delay has replaced one or more delays on port \"SW\[6\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "C:/Users/kayla/OneDrive/Documents/ECE385/lab3/timing analysis sdc.sdc" "" { Text "C:/Users/kayla/OneDrive/Documents/ECE385/lab3/timing analysis sdc.sdc" 4 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1664232605682 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay timing analysis sdc.sdc 4 Set_input_delay/set_output_delay has replaced one or more delays on port \"SW\[5\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_input_delay is accepted but has some problems at timing analysis sdc.sdc(4): Set_input_delay/set_output_delay has replaced one or more delays on port \"SW\[5\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "C:/Users/kayla/OneDrive/Documents/ECE385/lab3/timing analysis sdc.sdc" "" { Text "C:/Users/kayla/OneDrive/Documents/ECE385/lab3/timing analysis sdc.sdc" 4 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1664232605683 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay timing analysis sdc.sdc 4 Set_input_delay/set_output_delay has replaced one or more delays on port \"SW\[4\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_input_delay is accepted but has some problems at timing analysis sdc.sdc(4): Set_input_delay/set_output_delay has replaced one or more delays on port \"SW\[4\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "C:/Users/kayla/OneDrive/Documents/ECE385/lab3/timing analysis sdc.sdc" "" { Text "C:/Users/kayla/OneDrive/Documents/ECE385/lab3/timing analysis sdc.sdc" 4 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1664232605683 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay timing analysis sdc.sdc 4 Set_input_delay/set_output_delay has replaced one or more delays on port \"SW\[7\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_input_delay is accepted but has some problems at timing analysis sdc.sdc(4): Set_input_delay/set_output_delay has replaced one or more delays on port \"SW\[7\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "C:/Users/kayla/OneDrive/Documents/ECE385/lab3/timing analysis sdc.sdc" "" { Text "C:/Users/kayla/OneDrive/Documents/ECE385/lab3/timing analysis sdc.sdc" 4 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1664232605683 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay timing analysis sdc.sdc 4 Set_input_delay/set_output_delay has replaced one or more delays on port \"SW\[8\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_input_delay is accepted but has some problems at timing analysis sdc.sdc(4): Set_input_delay/set_output_delay has replaced one or more delays on port \"SW\[8\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "C:/Users/kayla/OneDrive/Documents/ECE385/lab3/timing analysis sdc.sdc" "" { Text "C:/Users/kayla/OneDrive/Documents/ECE385/lab3/timing analysis sdc.sdc" 4 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1664232605683 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay timing analysis sdc.sdc 4 Set_input_delay/set_output_delay has replaced one or more delays on port \"SW\[9\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_input_delay is accepted but has some problems at timing analysis sdc.sdc(4): Set_input_delay/set_output_delay has replaced one or more delays on port \"SW\[9\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "C:/Users/kayla/OneDrive/Documents/ECE385/lab3/timing analysis sdc.sdc" "" { Text "C:/Users/kayla/OneDrive/Documents/ECE385/lab3/timing analysis sdc.sdc" 4 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1664232605683 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay timing analysis sdc.sdc 5 Set_input_delay/set_output_delay has replaced one or more delays on port \"LED\[0\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_output_delay is accepted but has some problems at timing analysis sdc.sdc(5): Set_input_delay/set_output_delay has replaced one or more delays on port \"LED\[0\]\". Please use -add_delay option if you meant to add additional constraints." { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -clock \{Clk\} 2 \[all_outputs\] " "set_output_delay -clock \{Clk\} 2 \[all_outputs\]" {  } { { "C:/Users/kayla/OneDrive/Documents/ECE385/lab3/timing analysis sdc.sdc" "" { Text "C:/Users/kayla/OneDrive/Documents/ECE385/lab3/timing analysis sdc.sdc" 5 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1664232605684 ""}  } { { "C:/Users/kayla/OneDrive/Documents/ECE385/lab3/timing analysis sdc.sdc" "" { Text "C:/Users/kayla/OneDrive/Documents/ECE385/lab3/timing analysis sdc.sdc" 5 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1664232605684 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay timing analysis sdc.sdc 5 Set_input_delay/set_output_delay has replaced one or more delays on port \"LED\[1\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_output_delay is accepted but has some problems at timing analysis sdc.sdc(5): Set_input_delay/set_output_delay has replaced one or more delays on port \"LED\[1\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "C:/Users/kayla/OneDrive/Documents/ECE385/lab3/timing analysis sdc.sdc" "" { Text "C:/Users/kayla/OneDrive/Documents/ECE385/lab3/timing analysis sdc.sdc" 5 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1664232605685 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay timing analysis sdc.sdc 5 Set_input_delay/set_output_delay has replaced one or more delays on port \"LED\[2\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_output_delay is accepted but has some problems at timing analysis sdc.sdc(5): Set_input_delay/set_output_delay has replaced one or more delays on port \"LED\[2\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "C:/Users/kayla/OneDrive/Documents/ECE385/lab3/timing analysis sdc.sdc" "" { Text "C:/Users/kayla/OneDrive/Documents/ECE385/lab3/timing analysis sdc.sdc" 5 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1664232605685 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay timing analysis sdc.sdc 5 Set_input_delay/set_output_delay has replaced one or more delays on port \"LED\[3\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_output_delay is accepted but has some problems at timing analysis sdc.sdc(5): Set_input_delay/set_output_delay has replaced one or more delays on port \"LED\[3\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "C:/Users/kayla/OneDrive/Documents/ECE385/lab3/timing analysis sdc.sdc" "" { Text "C:/Users/kayla/OneDrive/Documents/ECE385/lab3/timing analysis sdc.sdc" 5 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1664232605685 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay timing analysis sdc.sdc 5 Set_input_delay/set_output_delay has replaced one or more delays on port \"LED\[4\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_output_delay is accepted but has some problems at timing analysis sdc.sdc(5): Set_input_delay/set_output_delay has replaced one or more delays on port \"LED\[4\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "C:/Users/kayla/OneDrive/Documents/ECE385/lab3/timing analysis sdc.sdc" "" { Text "C:/Users/kayla/OneDrive/Documents/ECE385/lab3/timing analysis sdc.sdc" 5 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1664232605685 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay timing analysis sdc.sdc 5 Set_input_delay/set_output_delay has replaced one or more delays on port \"LED\[5\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_output_delay is accepted but has some problems at timing analysis sdc.sdc(5): Set_input_delay/set_output_delay has replaced one or more delays on port \"LED\[5\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "C:/Users/kayla/OneDrive/Documents/ECE385/lab3/timing analysis sdc.sdc" "" { Text "C:/Users/kayla/OneDrive/Documents/ECE385/lab3/timing analysis sdc.sdc" 5 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1664232605685 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay timing analysis sdc.sdc 5 Set_input_delay/set_output_delay has replaced one or more delays on port \"LED\[6\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_output_delay is accepted but has some problems at timing analysis sdc.sdc(5): Set_input_delay/set_output_delay has replaced one or more delays on port \"LED\[6\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "C:/Users/kayla/OneDrive/Documents/ECE385/lab3/timing analysis sdc.sdc" "" { Text "C:/Users/kayla/OneDrive/Documents/ECE385/lab3/timing analysis sdc.sdc" 5 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1664232605685 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay timing analysis sdc.sdc 5 Set_input_delay/set_output_delay has replaced one or more delays on port \"LED\[7\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_output_delay is accepted but has some problems at timing analysis sdc.sdc(5): Set_input_delay/set_output_delay has replaced one or more delays on port \"LED\[7\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "C:/Users/kayla/OneDrive/Documents/ECE385/lab3/timing analysis sdc.sdc" "" { Text "C:/Users/kayla/OneDrive/Documents/ECE385/lab3/timing analysis sdc.sdc" 5 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1664232605685 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay timing analysis sdc.sdc 5 Set_input_delay/set_output_delay has replaced one or more delays on port \"LED\[8\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_output_delay is accepted but has some problems at timing analysis sdc.sdc(5): Set_input_delay/set_output_delay has replaced one or more delays on port \"LED\[8\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "C:/Users/kayla/OneDrive/Documents/ECE385/lab3/timing analysis sdc.sdc" "" { Text "C:/Users/kayla/OneDrive/Documents/ECE385/lab3/timing analysis sdc.sdc" 5 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1664232605685 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay timing analysis sdc.sdc 5 Set_input_delay/set_output_delay has replaced one or more delays on port \"LED\[9\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_output_delay is accepted but has some problems at timing analysis sdc.sdc(5): Set_input_delay/set_output_delay has replaced one or more delays on port \"LED\[9\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "C:/Users/kayla/OneDrive/Documents/ECE385/lab3/timing analysis sdc.sdc" "" { Text "C:/Users/kayla/OneDrive/Documents/ECE385/lab3/timing analysis sdc.sdc" 5 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1664232605685 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay timing analysis sdc.sdc 5 Set_input_delay/set_output_delay has replaced one or more delays on port \"HEX0\[0\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_output_delay is accepted but has some problems at timing analysis sdc.sdc(5): Set_input_delay/set_output_delay has replaced one or more delays on port \"HEX0\[0\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "C:/Users/kayla/OneDrive/Documents/ECE385/lab3/timing analysis sdc.sdc" "" { Text "C:/Users/kayla/OneDrive/Documents/ECE385/lab3/timing analysis sdc.sdc" 5 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1664232605685 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay timing analysis sdc.sdc 5 Set_input_delay/set_output_delay has replaced one or more delays on port \"HEX0\[1\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_output_delay is accepted but has some problems at timing analysis sdc.sdc(5): Set_input_delay/set_output_delay has replaced one or more delays on port \"HEX0\[1\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "C:/Users/kayla/OneDrive/Documents/ECE385/lab3/timing analysis sdc.sdc" "" { Text "C:/Users/kayla/OneDrive/Documents/ECE385/lab3/timing analysis sdc.sdc" 5 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1664232605685 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay timing analysis sdc.sdc 5 Set_input_delay/set_output_delay has replaced one or more delays on port \"HEX0\[2\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_output_delay is accepted but has some problems at timing analysis sdc.sdc(5): Set_input_delay/set_output_delay has replaced one or more delays on port \"HEX0\[2\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "C:/Users/kayla/OneDrive/Documents/ECE385/lab3/timing analysis sdc.sdc" "" { Text "C:/Users/kayla/OneDrive/Documents/ECE385/lab3/timing analysis sdc.sdc" 5 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1664232605685 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay timing analysis sdc.sdc 5 Set_input_delay/set_output_delay has replaced one or more delays on port \"HEX0\[3\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_output_delay is accepted but has some problems at timing analysis sdc.sdc(5): Set_input_delay/set_output_delay has replaced one or more delays on port \"HEX0\[3\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "C:/Users/kayla/OneDrive/Documents/ECE385/lab3/timing analysis sdc.sdc" "" { Text "C:/Users/kayla/OneDrive/Documents/ECE385/lab3/timing analysis sdc.sdc" 5 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1664232605686 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay timing analysis sdc.sdc 5 Set_input_delay/set_output_delay has replaced one or more delays on port \"HEX0\[4\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_output_delay is accepted but has some problems at timing analysis sdc.sdc(5): Set_input_delay/set_output_delay has replaced one or more delays on port \"HEX0\[4\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "C:/Users/kayla/OneDrive/Documents/ECE385/lab3/timing analysis sdc.sdc" "" { Text "C:/Users/kayla/OneDrive/Documents/ECE385/lab3/timing analysis sdc.sdc" 5 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1664232605686 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay timing analysis sdc.sdc 5 Set_input_delay/set_output_delay has replaced one or more delays on port \"HEX0\[5\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_output_delay is accepted but has some problems at timing analysis sdc.sdc(5): Set_input_delay/set_output_delay has replaced one or more delays on port \"HEX0\[5\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "C:/Users/kayla/OneDrive/Documents/ECE385/lab3/timing analysis sdc.sdc" "" { Text "C:/Users/kayla/OneDrive/Documents/ECE385/lab3/timing analysis sdc.sdc" 5 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1664232605686 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay timing analysis sdc.sdc 5 Set_input_delay/set_output_delay has replaced one or more delays on port \"HEX0\[6\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_output_delay is accepted but has some problems at timing analysis sdc.sdc(5): Set_input_delay/set_output_delay has replaced one or more delays on port \"HEX0\[6\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "C:/Users/kayla/OneDrive/Documents/ECE385/lab3/timing analysis sdc.sdc" "" { Text "C:/Users/kayla/OneDrive/Documents/ECE385/lab3/timing analysis sdc.sdc" 5 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1664232605686 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay timing analysis sdc.sdc 5 Set_input_delay/set_output_delay has replaced one or more delays on port \"HEX1\[0\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_output_delay is accepted but has some problems at timing analysis sdc.sdc(5): Set_input_delay/set_output_delay has replaced one or more delays on port \"HEX1\[0\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "C:/Users/kayla/OneDrive/Documents/ECE385/lab3/timing analysis sdc.sdc" "" { Text "C:/Users/kayla/OneDrive/Documents/ECE385/lab3/timing analysis sdc.sdc" 5 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1664232605686 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay timing analysis sdc.sdc 5 Set_input_delay/set_output_delay has replaced one or more delays on port \"HEX1\[1\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_output_delay is accepted but has some problems at timing analysis sdc.sdc(5): Set_input_delay/set_output_delay has replaced one or more delays on port \"HEX1\[1\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "C:/Users/kayla/OneDrive/Documents/ECE385/lab3/timing analysis sdc.sdc" "" { Text "C:/Users/kayla/OneDrive/Documents/ECE385/lab3/timing analysis sdc.sdc" 5 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1664232605686 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay timing analysis sdc.sdc 5 Set_input_delay/set_output_delay has replaced one or more delays on port \"HEX1\[2\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_output_delay is accepted but has some problems at timing analysis sdc.sdc(5): Set_input_delay/set_output_delay has replaced one or more delays on port \"HEX1\[2\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "C:/Users/kayla/OneDrive/Documents/ECE385/lab3/timing analysis sdc.sdc" "" { Text "C:/Users/kayla/OneDrive/Documents/ECE385/lab3/timing analysis sdc.sdc" 5 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1664232605686 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay timing analysis sdc.sdc 5 Set_input_delay/set_output_delay has replaced one or more delays on port \"HEX1\[3\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_output_delay is accepted but has some problems at timing analysis sdc.sdc(5): Set_input_delay/set_output_delay has replaced one or more delays on port \"HEX1\[3\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "C:/Users/kayla/OneDrive/Documents/ECE385/lab3/timing analysis sdc.sdc" "" { Text "C:/Users/kayla/OneDrive/Documents/ECE385/lab3/timing analysis sdc.sdc" 5 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1664232605686 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay timing analysis sdc.sdc 5 Set_input_delay/set_output_delay has replaced one or more delays on port \"HEX1\[4\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_output_delay is accepted but has some problems at timing analysis sdc.sdc(5): Set_input_delay/set_output_delay has replaced one or more delays on port \"HEX1\[4\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "C:/Users/kayla/OneDrive/Documents/ECE385/lab3/timing analysis sdc.sdc" "" { Text "C:/Users/kayla/OneDrive/Documents/ECE385/lab3/timing analysis sdc.sdc" 5 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1664232605687 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay timing analysis sdc.sdc 5 Set_input_delay/set_output_delay has replaced one or more delays on port \"HEX1\[5\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_output_delay is accepted but has some problems at timing analysis sdc.sdc(5): Set_input_delay/set_output_delay has replaced one or more delays on port \"HEX1\[5\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "C:/Users/kayla/OneDrive/Documents/ECE385/lab3/timing analysis sdc.sdc" "" { Text "C:/Users/kayla/OneDrive/Documents/ECE385/lab3/timing analysis sdc.sdc" 5 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1664232605687 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay timing analysis sdc.sdc 5 Set_input_delay/set_output_delay has replaced one or more delays on port \"HEX1\[6\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_output_delay is accepted but has some problems at timing analysis sdc.sdc(5): Set_input_delay/set_output_delay has replaced one or more delays on port \"HEX1\[6\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "C:/Users/kayla/OneDrive/Documents/ECE385/lab3/timing analysis sdc.sdc" "" { Text "C:/Users/kayla/OneDrive/Documents/ECE385/lab3/timing analysis sdc.sdc" 5 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1664232605687 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay timing analysis sdc.sdc 5 Set_input_delay/set_output_delay has replaced one or more delays on port \"HEX2\[0\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_output_delay is accepted but has some problems at timing analysis sdc.sdc(5): Set_input_delay/set_output_delay has replaced one or more delays on port \"HEX2\[0\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "C:/Users/kayla/OneDrive/Documents/ECE385/lab3/timing analysis sdc.sdc" "" { Text "C:/Users/kayla/OneDrive/Documents/ECE385/lab3/timing analysis sdc.sdc" 5 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1664232605687 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay timing analysis sdc.sdc 5 Set_input_delay/set_output_delay has replaced one or more delays on port \"HEX2\[1\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_output_delay is accepted but has some problems at timing analysis sdc.sdc(5): Set_input_delay/set_output_delay has replaced one or more delays on port \"HEX2\[1\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "C:/Users/kayla/OneDrive/Documents/ECE385/lab3/timing analysis sdc.sdc" "" { Text "C:/Users/kayla/OneDrive/Documents/ECE385/lab3/timing analysis sdc.sdc" 5 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1664232605687 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay timing analysis sdc.sdc 5 Set_input_delay/set_output_delay has replaced one or more delays on port \"HEX2\[2\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_output_delay is accepted but has some problems at timing analysis sdc.sdc(5): Set_input_delay/set_output_delay has replaced one or more delays on port \"HEX2\[2\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "C:/Users/kayla/OneDrive/Documents/ECE385/lab3/timing analysis sdc.sdc" "" { Text "C:/Users/kayla/OneDrive/Documents/ECE385/lab3/timing analysis sdc.sdc" 5 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1664232605687 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay timing analysis sdc.sdc 5 Set_input_delay/set_output_delay has replaced one or more delays on port \"HEX2\[3\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_output_delay is accepted but has some problems at timing analysis sdc.sdc(5): Set_input_delay/set_output_delay has replaced one or more delays on port \"HEX2\[3\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "C:/Users/kayla/OneDrive/Documents/ECE385/lab3/timing analysis sdc.sdc" "" { Text "C:/Users/kayla/OneDrive/Documents/ECE385/lab3/timing analysis sdc.sdc" 5 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1664232605687 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay timing analysis sdc.sdc 5 Set_input_delay/set_output_delay has replaced one or more delays on port \"HEX2\[4\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_output_delay is accepted but has some problems at timing analysis sdc.sdc(5): Set_input_delay/set_output_delay has replaced one or more delays on port \"HEX2\[4\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "C:/Users/kayla/OneDrive/Documents/ECE385/lab3/timing analysis sdc.sdc" "" { Text "C:/Users/kayla/OneDrive/Documents/ECE385/lab3/timing analysis sdc.sdc" 5 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1664232605687 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay timing analysis sdc.sdc 5 Set_input_delay/set_output_delay has replaced one or more delays on port \"HEX2\[5\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_output_delay is accepted but has some problems at timing analysis sdc.sdc(5): Set_input_delay/set_output_delay has replaced one or more delays on port \"HEX2\[5\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "C:/Users/kayla/OneDrive/Documents/ECE385/lab3/timing analysis sdc.sdc" "" { Text "C:/Users/kayla/OneDrive/Documents/ECE385/lab3/timing analysis sdc.sdc" 5 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1664232605688 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay timing analysis sdc.sdc 5 Set_input_delay/set_output_delay has replaced one or more delays on port \"HEX2\[6\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_output_delay is accepted but has some problems at timing analysis sdc.sdc(5): Set_input_delay/set_output_delay has replaced one or more delays on port \"HEX2\[6\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "C:/Users/kayla/OneDrive/Documents/ECE385/lab3/timing analysis sdc.sdc" "" { Text "C:/Users/kayla/OneDrive/Documents/ECE385/lab3/timing analysis sdc.sdc" 5 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1664232605688 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay timing analysis sdc.sdc 5 Set_input_delay/set_output_delay has replaced one or more delays on port \"HEX3\[0\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_output_delay is accepted but has some problems at timing analysis sdc.sdc(5): Set_input_delay/set_output_delay has replaced one or more delays on port \"HEX3\[0\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "C:/Users/kayla/OneDrive/Documents/ECE385/lab3/timing analysis sdc.sdc" "" { Text "C:/Users/kayla/OneDrive/Documents/ECE385/lab3/timing analysis sdc.sdc" 5 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1664232605688 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay timing analysis sdc.sdc 5 Set_input_delay/set_output_delay has replaced one or more delays on port \"HEX3\[1\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_output_delay is accepted but has some problems at timing analysis sdc.sdc(5): Set_input_delay/set_output_delay has replaced one or more delays on port \"HEX3\[1\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "C:/Users/kayla/OneDrive/Documents/ECE385/lab3/timing analysis sdc.sdc" "" { Text "C:/Users/kayla/OneDrive/Documents/ECE385/lab3/timing analysis sdc.sdc" 5 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1664232605689 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay timing analysis sdc.sdc 5 Set_input_delay/set_output_delay has replaced one or more delays on port \"HEX3\[2\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_output_delay is accepted but has some problems at timing analysis sdc.sdc(5): Set_input_delay/set_output_delay has replaced one or more delays on port \"HEX3\[2\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "C:/Users/kayla/OneDrive/Documents/ECE385/lab3/timing analysis sdc.sdc" "" { Text "C:/Users/kayla/OneDrive/Documents/ECE385/lab3/timing analysis sdc.sdc" 5 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1664232605689 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay timing analysis sdc.sdc 5 Set_input_delay/set_output_delay has replaced one or more delays on port \"HEX3\[3\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_output_delay is accepted but has some problems at timing analysis sdc.sdc(5): Set_input_delay/set_output_delay has replaced one or more delays on port \"HEX3\[3\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "C:/Users/kayla/OneDrive/Documents/ECE385/lab3/timing analysis sdc.sdc" "" { Text "C:/Users/kayla/OneDrive/Documents/ECE385/lab3/timing analysis sdc.sdc" 5 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1664232605689 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay timing analysis sdc.sdc 5 Set_input_delay/set_output_delay has replaced one or more delays on port \"HEX3\[4\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_output_delay is accepted but has some problems at timing analysis sdc.sdc(5): Set_input_delay/set_output_delay has replaced one or more delays on port \"HEX3\[4\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "C:/Users/kayla/OneDrive/Documents/ECE385/lab3/timing analysis sdc.sdc" "" { Text "C:/Users/kayla/OneDrive/Documents/ECE385/lab3/timing analysis sdc.sdc" 5 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1664232605689 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay timing analysis sdc.sdc 5 Set_input_delay/set_output_delay has replaced one or more delays on port \"HEX3\[5\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_output_delay is accepted but has some problems at timing analysis sdc.sdc(5): Set_input_delay/set_output_delay has replaced one or more delays on port \"HEX3\[5\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "C:/Users/kayla/OneDrive/Documents/ECE385/lab3/timing analysis sdc.sdc" "" { Text "C:/Users/kayla/OneDrive/Documents/ECE385/lab3/timing analysis sdc.sdc" 5 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1664232605689 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay timing analysis sdc.sdc 5 Set_input_delay/set_output_delay has replaced one or more delays on port \"HEX3\[6\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_output_delay is accepted but has some problems at timing analysis sdc.sdc(5): Set_input_delay/set_output_delay has replaced one or more delays on port \"HEX3\[6\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "C:/Users/kayla/OneDrive/Documents/ECE385/lab3/timing analysis sdc.sdc" "" { Text "C:/Users/kayla/OneDrive/Documents/ECE385/lab3/timing analysis sdc.sdc" 5 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1664232605689 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay timing analysis sdc.sdc 5 Set_input_delay/set_output_delay has replaced one or more delays on port \"HEX4\[0\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_output_delay is accepted but has some problems at timing analysis sdc.sdc(5): Set_input_delay/set_output_delay has replaced one or more delays on port \"HEX4\[0\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "C:/Users/kayla/OneDrive/Documents/ECE385/lab3/timing analysis sdc.sdc" "" { Text "C:/Users/kayla/OneDrive/Documents/ECE385/lab3/timing analysis sdc.sdc" 5 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1664232605689 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay timing analysis sdc.sdc 5 Set_input_delay/set_output_delay has replaced one or more delays on port \"HEX4\[1\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_output_delay is accepted but has some problems at timing analysis sdc.sdc(5): Set_input_delay/set_output_delay has replaced one or more delays on port \"HEX4\[1\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "C:/Users/kayla/OneDrive/Documents/ECE385/lab3/timing analysis sdc.sdc" "" { Text "C:/Users/kayla/OneDrive/Documents/ECE385/lab3/timing analysis sdc.sdc" 5 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1664232605689 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay timing analysis sdc.sdc 5 Set_input_delay/set_output_delay has replaced one or more delays on port \"HEX4\[2\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_output_delay is accepted but has some problems at timing analysis sdc.sdc(5): Set_input_delay/set_output_delay has replaced one or more delays on port \"HEX4\[2\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "C:/Users/kayla/OneDrive/Documents/ECE385/lab3/timing analysis sdc.sdc" "" { Text "C:/Users/kayla/OneDrive/Documents/ECE385/lab3/timing analysis sdc.sdc" 5 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1664232605689 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay timing analysis sdc.sdc 5 Set_input_delay/set_output_delay has replaced one or more delays on port \"HEX4\[3\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_output_delay is accepted but has some problems at timing analysis sdc.sdc(5): Set_input_delay/set_output_delay has replaced one or more delays on port \"HEX4\[3\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "C:/Users/kayla/OneDrive/Documents/ECE385/lab3/timing analysis sdc.sdc" "" { Text "C:/Users/kayla/OneDrive/Documents/ECE385/lab3/timing analysis sdc.sdc" 5 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1664232605689 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay timing analysis sdc.sdc 5 Set_input_delay/set_output_delay has replaced one or more delays on port \"HEX4\[4\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_output_delay is accepted but has some problems at timing analysis sdc.sdc(5): Set_input_delay/set_output_delay has replaced one or more delays on port \"HEX4\[4\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "C:/Users/kayla/OneDrive/Documents/ECE385/lab3/timing analysis sdc.sdc" "" { Text "C:/Users/kayla/OneDrive/Documents/ECE385/lab3/timing analysis sdc.sdc" 5 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1664232605689 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay timing analysis sdc.sdc 5 Set_input_delay/set_output_delay has replaced one or more delays on port \"HEX4\[5\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_output_delay is accepted but has some problems at timing analysis sdc.sdc(5): Set_input_delay/set_output_delay has replaced one or more delays on port \"HEX4\[5\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "C:/Users/kayla/OneDrive/Documents/ECE385/lab3/timing analysis sdc.sdc" "" { Text "C:/Users/kayla/OneDrive/Documents/ECE385/lab3/timing analysis sdc.sdc" 5 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1664232605689 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay timing analysis sdc.sdc 5 Set_input_delay/set_output_delay has replaced one or more delays on port \"HEX4\[6\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_output_delay is accepted but has some problems at timing analysis sdc.sdc(5): Set_input_delay/set_output_delay has replaced one or more delays on port \"HEX4\[6\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "C:/Users/kayla/OneDrive/Documents/ECE385/lab3/timing analysis sdc.sdc" "" { Text "C:/Users/kayla/OneDrive/Documents/ECE385/lab3/timing analysis sdc.sdc" 5 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1664232605689 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay timing analysis sdc.sdc 5 Set_input_delay/set_output_delay has replaced one or more delays on port \"HEX5\[0\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_output_delay is accepted but has some problems at timing analysis sdc.sdc(5): Set_input_delay/set_output_delay has replaced one or more delays on port \"HEX5\[0\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "C:/Users/kayla/OneDrive/Documents/ECE385/lab3/timing analysis sdc.sdc" "" { Text "C:/Users/kayla/OneDrive/Documents/ECE385/lab3/timing analysis sdc.sdc" 5 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1664232605690 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay timing analysis sdc.sdc 5 Set_input_delay/set_output_delay has replaced one or more delays on port \"HEX5\[1\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_output_delay is accepted but has some problems at timing analysis sdc.sdc(5): Set_input_delay/set_output_delay has replaced one or more delays on port \"HEX5\[1\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "C:/Users/kayla/OneDrive/Documents/ECE385/lab3/timing analysis sdc.sdc" "" { Text "C:/Users/kayla/OneDrive/Documents/ECE385/lab3/timing analysis sdc.sdc" 5 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1664232605690 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay timing analysis sdc.sdc 5 Set_input_delay/set_output_delay has replaced one or more delays on port \"HEX5\[2\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_output_delay is accepted but has some problems at timing analysis sdc.sdc(5): Set_input_delay/set_output_delay has replaced one or more delays on port \"HEX5\[2\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "C:/Users/kayla/OneDrive/Documents/ECE385/lab3/timing analysis sdc.sdc" "" { Text "C:/Users/kayla/OneDrive/Documents/ECE385/lab3/timing analysis sdc.sdc" 5 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1664232605690 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay timing analysis sdc.sdc 5 Set_input_delay/set_output_delay has replaced one or more delays on port \"HEX5\[3\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_output_delay is accepted but has some problems at timing analysis sdc.sdc(5): Set_input_delay/set_output_delay has replaced one or more delays on port \"HEX5\[3\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "C:/Users/kayla/OneDrive/Documents/ECE385/lab3/timing analysis sdc.sdc" "" { Text "C:/Users/kayla/OneDrive/Documents/ECE385/lab3/timing analysis sdc.sdc" 5 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1664232605691 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay timing analysis sdc.sdc 5 Set_input_delay/set_output_delay has replaced one or more delays on port \"HEX5\[4\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_output_delay is accepted but has some problems at timing analysis sdc.sdc(5): Set_input_delay/set_output_delay has replaced one or more delays on port \"HEX5\[4\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "C:/Users/kayla/OneDrive/Documents/ECE385/lab3/timing analysis sdc.sdc" "" { Text "C:/Users/kayla/OneDrive/Documents/ECE385/lab3/timing analysis sdc.sdc" 5 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1664232605691 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay timing analysis sdc.sdc 5 Set_input_delay/set_output_delay has replaced one or more delays on port \"HEX5\[5\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_output_delay is accepted but has some problems at timing analysis sdc.sdc(5): Set_input_delay/set_output_delay has replaced one or more delays on port \"HEX5\[5\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "C:/Users/kayla/OneDrive/Documents/ECE385/lab3/timing analysis sdc.sdc" "" { Text "C:/Users/kayla/OneDrive/Documents/ECE385/lab3/timing analysis sdc.sdc" 5 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1664232605691 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay timing analysis sdc.sdc 5 Set_input_delay/set_output_delay has replaced one or more delays on port \"HEX5\[6\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_output_delay is accepted but has some problems at timing analysis sdc.sdc(5): Set_input_delay/set_output_delay has replaced one or more delays on port \"HEX5\[6\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "C:/Users/kayla/OneDrive/Documents/ECE385/lab3/timing analysis sdc.sdc" "" { Text "C:/Users/kayla/OneDrive/Documents/ECE385/lab3/timing analysis sdc.sdc" 5 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1664232605691 ""}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "Clk (Rise) Clk (Rise) setup and hold " "From Clk (Rise) to Clk (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1664232605696 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Power Analyzer" 0 -1 1664232605696 ""}
{ "Info" "IPVA_PVA_START_CALCULATION" "" "Starting Vectorless Power Activity Estimation" {  } {  } 0 223000 "Starting Vectorless Power Activity Estimation" 0 0 "Power Analyzer" 0 -1 1664232605701 ""}
{ "Warning" "WPUTIL_PUTIL_NO_CLK_DOMAINS_FOUND" "" "Relative toggle rates could not be calculated because no clock domain could be identified for some nodes" {  } {  } 0 222013 "Relative toggle rates could not be calculated because no clock domain could be identified for some nodes" 0 0 "Power Analyzer" 0 -1 1664232605701 ""}
{ "Info" "IPVA_PVA_END_CALCULATION" "" "Completed Vectorless Power Activity Estimation" {  } {  } 0 223001 "Completed Vectorless Power Activity Estimation" 0 0 "Power Analyzer" 0 -1 1664232605703 ""}
{ "Info" "IPATFAM_USING_ADVANCED_IO_POWER" "" "Using Advanced I/O Power to simulate I/O buffers with the specified board trace model" {  } {  } 0 218000 "Using Advanced I/O Power to simulate I/O buffers with the specified board trace model" 0 0 "Power Analyzer" 0 -1 1664232605909 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Power Analyzer" 0 -1 1664232605955 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Power Analyzer" 0 -1 1664232606609 ""}
{ "Info" "IPAN_AVG_TOGGLE_RATE_PER_DESIGN" "5.454 millions of transitions / sec " "Average toggle rate for this design is 5.454 millions of transitions / sec" {  } {  } 0 215049 "Average toggle rate for this design is %1!s!" 0 0 "Power Analyzer" 0 -1 1664232607392 ""}
{ "Info" "IPAN_PAN_TOTAL_POWER_ESTIMATION" "105.24 mW " "Total thermal power estimate for the design is 105.24 mW" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Report_Window_01.qrpt" "" { Report "c:/intelfpga_lite/18.1/quartus/bin64/Report_Window_01.qrpt" "Compiler" "" "" "" "" { } "PowerPlay Power Analyzer Summary" } }  } 0 215031 "Total thermal power estimate for the design is %1!s!" 0 0 "Power Analyzer" 0 -1 1664232607611 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Power Analyzer 0 s 83 s Quartus Prime " "Quartus Prime Power Analyzer was successful. 0 errors, 83 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4857 " "Peak virtual memory: 4857 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1664232607855 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Sep 26 17:50:07 2022 " "Processing ended: Mon Sep 26 17:50:07 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1664232607855 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1664232607855 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1664232607855 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Power Analyzer" 0 -1 1664232607855 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Power Analyzer" 0 -1 1664232609033 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1664232609039 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Sep 26 17:50:08 2022 " "Processing started: Mon Sep 26 17:50:08 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1664232609039 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1664232609039 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta lab3 -c lab3 " "Command: quartus_sta lab3 -c lab3" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1664232609039 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1664232609175 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1664232609501 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1664232609501 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1664232609539 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1664232609539 ""}
{ "Info" "ISTA_SDC_FOUND" "add2.out.sdc " "Reading SDC File: 'add2.out.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1664232609814 ""}
{ "Info" "ISTA_SDC_FOUND" "timing analysis sdc.sdc " "Reading SDC File: 'timing analysis sdc.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1664232609820 ""}
{ "Warning" "WSTA_OVERWRITING_EXISTING_CLOCK" "Clk " "Overwriting existing clock: Clk" {  } {  } 0 332043 "Overwriting existing clock: %1!s!" 0 0 "Timing Analyzer" 0 -1 1664232609822 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay timing analysis sdc.sdc 3 Set_input_delay/set_output_delay has replaced one or more delays on port \"Run_Accumulate\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_input_delay is accepted but has some problems at timing analysis sdc.sdc(3): Set_input_delay/set_output_delay has replaced one or more delays on port \"Run_Accumulate\". Please use -add_delay option if you meant to add additional constraints." { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -clock \{Clk\} -max 3 \[all_inputs\] " "set_input_delay -clock \{Clk\} -max 3 \[all_inputs\]" {  } { { "C:/Users/kayla/OneDrive/Documents/ECE385/lab3/timing analysis sdc.sdc" "" { Text "C:/Users/kayla/OneDrive/Documents/ECE385/lab3/timing analysis sdc.sdc" 3 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1664232609822 ""}  } { { "C:/Users/kayla/OneDrive/Documents/ECE385/lab3/timing analysis sdc.sdc" "" { Text "C:/Users/kayla/OneDrive/Documents/ECE385/lab3/timing analysis sdc.sdc" 3 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1664232609822 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay timing analysis sdc.sdc 3 Set_input_delay/set_output_delay has replaced one or more delays on port \"Reset_Clear\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_input_delay is accepted but has some problems at timing analysis sdc.sdc(3): Set_input_delay/set_output_delay has replaced one or more delays on port \"Reset_Clear\". Please use -add_delay option if you meant to add additional constraints." {  } { { "C:/Users/kayla/OneDrive/Documents/ECE385/lab3/timing analysis sdc.sdc" "" { Text "C:/Users/kayla/OneDrive/Documents/ECE385/lab3/timing analysis sdc.sdc" 3 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1664232609824 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay timing analysis sdc.sdc 3 Set_input_delay/set_output_delay has replaced one or more delays on port \"Clk\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_input_delay is accepted but has some problems at timing analysis sdc.sdc(3): Set_input_delay/set_output_delay has replaced one or more delays on port \"Clk\". Please use -add_delay option if you meant to add additional constraints." {  } { { "C:/Users/kayla/OneDrive/Documents/ECE385/lab3/timing analysis sdc.sdc" "" { Text "C:/Users/kayla/OneDrive/Documents/ECE385/lab3/timing analysis sdc.sdc" 3 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1664232609824 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay timing analysis sdc.sdc 3 Set_input_delay/set_output_delay has replaced one or more delays on port \"SW\[1\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_input_delay is accepted but has some problems at timing analysis sdc.sdc(3): Set_input_delay/set_output_delay has replaced one or more delays on port \"SW\[1\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "C:/Users/kayla/OneDrive/Documents/ECE385/lab3/timing analysis sdc.sdc" "" { Text "C:/Users/kayla/OneDrive/Documents/ECE385/lab3/timing analysis sdc.sdc" 3 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1664232609824 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay timing analysis sdc.sdc 3 Set_input_delay/set_output_delay has replaced one or more delays on port \"SW\[0\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_input_delay is accepted but has some problems at timing analysis sdc.sdc(3): Set_input_delay/set_output_delay has replaced one or more delays on port \"SW\[0\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "C:/Users/kayla/OneDrive/Documents/ECE385/lab3/timing analysis sdc.sdc" "" { Text "C:/Users/kayla/OneDrive/Documents/ECE385/lab3/timing analysis sdc.sdc" 3 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1664232609824 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay timing analysis sdc.sdc 3 Set_input_delay/set_output_delay has replaced one or more delays on port \"SW\[2\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_input_delay is accepted but has some problems at timing analysis sdc.sdc(3): Set_input_delay/set_output_delay has replaced one or more delays on port \"SW\[2\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "C:/Users/kayla/OneDrive/Documents/ECE385/lab3/timing analysis sdc.sdc" "" { Text "C:/Users/kayla/OneDrive/Documents/ECE385/lab3/timing analysis sdc.sdc" 3 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1664232609824 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay timing analysis sdc.sdc 3 Set_input_delay/set_output_delay has replaced one or more delays on port \"SW\[3\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_input_delay is accepted but has some problems at timing analysis sdc.sdc(3): Set_input_delay/set_output_delay has replaced one or more delays on port \"SW\[3\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "C:/Users/kayla/OneDrive/Documents/ECE385/lab3/timing analysis sdc.sdc" "" { Text "C:/Users/kayla/OneDrive/Documents/ECE385/lab3/timing analysis sdc.sdc" 3 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1664232609824 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay timing analysis sdc.sdc 3 Set_input_delay/set_output_delay has replaced one or more delays on port \"SW\[6\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_input_delay is accepted but has some problems at timing analysis sdc.sdc(3): Set_input_delay/set_output_delay has replaced one or more delays on port \"SW\[6\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "C:/Users/kayla/OneDrive/Documents/ECE385/lab3/timing analysis sdc.sdc" "" { Text "C:/Users/kayla/OneDrive/Documents/ECE385/lab3/timing analysis sdc.sdc" 3 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1664232609824 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay timing analysis sdc.sdc 3 Set_input_delay/set_output_delay has replaced one or more delays on port \"SW\[5\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_input_delay is accepted but has some problems at timing analysis sdc.sdc(3): Set_input_delay/set_output_delay has replaced one or more delays on port \"SW\[5\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "C:/Users/kayla/OneDrive/Documents/ECE385/lab3/timing analysis sdc.sdc" "" { Text "C:/Users/kayla/OneDrive/Documents/ECE385/lab3/timing analysis sdc.sdc" 3 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1664232609824 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay timing analysis sdc.sdc 3 Set_input_delay/set_output_delay has replaced one or more delays on port \"SW\[4\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_input_delay is accepted but has some problems at timing analysis sdc.sdc(3): Set_input_delay/set_output_delay has replaced one or more delays on port \"SW\[4\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "C:/Users/kayla/OneDrive/Documents/ECE385/lab3/timing analysis sdc.sdc" "" { Text "C:/Users/kayla/OneDrive/Documents/ECE385/lab3/timing analysis sdc.sdc" 3 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1664232609825 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay timing analysis sdc.sdc 3 Set_input_delay/set_output_delay has replaced one or more delays on port \"SW\[7\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_input_delay is accepted but has some problems at timing analysis sdc.sdc(3): Set_input_delay/set_output_delay has replaced one or more delays on port \"SW\[7\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "C:/Users/kayla/OneDrive/Documents/ECE385/lab3/timing analysis sdc.sdc" "" { Text "C:/Users/kayla/OneDrive/Documents/ECE385/lab3/timing analysis sdc.sdc" 3 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1664232609825 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay timing analysis sdc.sdc 3 Set_input_delay/set_output_delay has replaced one or more delays on port \"SW\[8\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_input_delay is accepted but has some problems at timing analysis sdc.sdc(3): Set_input_delay/set_output_delay has replaced one or more delays on port \"SW\[8\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "C:/Users/kayla/OneDrive/Documents/ECE385/lab3/timing analysis sdc.sdc" "" { Text "C:/Users/kayla/OneDrive/Documents/ECE385/lab3/timing analysis sdc.sdc" 3 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1664232609825 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay timing analysis sdc.sdc 3 Set_input_delay/set_output_delay has replaced one or more delays on port \"SW\[9\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_input_delay is accepted but has some problems at timing analysis sdc.sdc(3): Set_input_delay/set_output_delay has replaced one or more delays on port \"SW\[9\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "C:/Users/kayla/OneDrive/Documents/ECE385/lab3/timing analysis sdc.sdc" "" { Text "C:/Users/kayla/OneDrive/Documents/ECE385/lab3/timing analysis sdc.sdc" 3 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1664232609825 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay timing analysis sdc.sdc 4 Set_input_delay/set_output_delay has replaced one or more delays on port \"Run_Accumulate\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_input_delay is accepted but has some problems at timing analysis sdc.sdc(4): Set_input_delay/set_output_delay has replaced one or more delays on port \"Run_Accumulate\". Please use -add_delay option if you meant to add additional constraints." { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -clock \{Clk\} -min 2 \[all_inputs\] " "set_input_delay -clock \{Clk\} -min 2 \[all_inputs\]" {  } { { "C:/Users/kayla/OneDrive/Documents/ECE385/lab3/timing analysis sdc.sdc" "" { Text "C:/Users/kayla/OneDrive/Documents/ECE385/lab3/timing analysis sdc.sdc" 4 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1664232609825 ""}  } { { "C:/Users/kayla/OneDrive/Documents/ECE385/lab3/timing analysis sdc.sdc" "" { Text "C:/Users/kayla/OneDrive/Documents/ECE385/lab3/timing analysis sdc.sdc" 4 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1664232609825 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay timing analysis sdc.sdc 4 Set_input_delay/set_output_delay has replaced one or more delays on port \"Reset_Clear\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_input_delay is accepted but has some problems at timing analysis sdc.sdc(4): Set_input_delay/set_output_delay has replaced one or more delays on port \"Reset_Clear\". Please use -add_delay option if you meant to add additional constraints." {  } { { "C:/Users/kayla/OneDrive/Documents/ECE385/lab3/timing analysis sdc.sdc" "" { Text "C:/Users/kayla/OneDrive/Documents/ECE385/lab3/timing analysis sdc.sdc" 4 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1664232609826 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay timing analysis sdc.sdc 4 Set_input_delay/set_output_delay has replaced one or more delays on port \"Clk\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_input_delay is accepted but has some problems at timing analysis sdc.sdc(4): Set_input_delay/set_output_delay has replaced one or more delays on port \"Clk\". Please use -add_delay option if you meant to add additional constraints." {  } { { "C:/Users/kayla/OneDrive/Documents/ECE385/lab3/timing analysis sdc.sdc" "" { Text "C:/Users/kayla/OneDrive/Documents/ECE385/lab3/timing analysis sdc.sdc" 4 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1664232609826 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay timing analysis sdc.sdc 4 Set_input_delay/set_output_delay has replaced one or more delays on port \"SW\[1\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_input_delay is accepted but has some problems at timing analysis sdc.sdc(4): Set_input_delay/set_output_delay has replaced one or more delays on port \"SW\[1\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "C:/Users/kayla/OneDrive/Documents/ECE385/lab3/timing analysis sdc.sdc" "" { Text "C:/Users/kayla/OneDrive/Documents/ECE385/lab3/timing analysis sdc.sdc" 4 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1664232609826 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay timing analysis sdc.sdc 4 Set_input_delay/set_output_delay has replaced one or more delays on port \"SW\[0\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_input_delay is accepted but has some problems at timing analysis sdc.sdc(4): Set_input_delay/set_output_delay has replaced one or more delays on port \"SW\[0\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "C:/Users/kayla/OneDrive/Documents/ECE385/lab3/timing analysis sdc.sdc" "" { Text "C:/Users/kayla/OneDrive/Documents/ECE385/lab3/timing analysis sdc.sdc" 4 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1664232609826 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay timing analysis sdc.sdc 4 Set_input_delay/set_output_delay has replaced one or more delays on port \"SW\[2\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_input_delay is accepted but has some problems at timing analysis sdc.sdc(4): Set_input_delay/set_output_delay has replaced one or more delays on port \"SW\[2\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "C:/Users/kayla/OneDrive/Documents/ECE385/lab3/timing analysis sdc.sdc" "" { Text "C:/Users/kayla/OneDrive/Documents/ECE385/lab3/timing analysis sdc.sdc" 4 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1664232609826 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay timing analysis sdc.sdc 4 Set_input_delay/set_output_delay has replaced one or more delays on port \"SW\[3\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_input_delay is accepted but has some problems at timing analysis sdc.sdc(4): Set_input_delay/set_output_delay has replaced one or more delays on port \"SW\[3\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "C:/Users/kayla/OneDrive/Documents/ECE385/lab3/timing analysis sdc.sdc" "" { Text "C:/Users/kayla/OneDrive/Documents/ECE385/lab3/timing analysis sdc.sdc" 4 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1664232609826 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay timing analysis sdc.sdc 4 Set_input_delay/set_output_delay has replaced one or more delays on port \"SW\[6\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_input_delay is accepted but has some problems at timing analysis sdc.sdc(4): Set_input_delay/set_output_delay has replaced one or more delays on port \"SW\[6\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "C:/Users/kayla/OneDrive/Documents/ECE385/lab3/timing analysis sdc.sdc" "" { Text "C:/Users/kayla/OneDrive/Documents/ECE385/lab3/timing analysis sdc.sdc" 4 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1664232609826 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay timing analysis sdc.sdc 4 Set_input_delay/set_output_delay has replaced one or more delays on port \"SW\[5\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_input_delay is accepted but has some problems at timing analysis sdc.sdc(4): Set_input_delay/set_output_delay has replaced one or more delays on port \"SW\[5\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "C:/Users/kayla/OneDrive/Documents/ECE385/lab3/timing analysis sdc.sdc" "" { Text "C:/Users/kayla/OneDrive/Documents/ECE385/lab3/timing analysis sdc.sdc" 4 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1664232609826 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay timing analysis sdc.sdc 4 Set_input_delay/set_output_delay has replaced one or more delays on port \"SW\[4\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_input_delay is accepted but has some problems at timing analysis sdc.sdc(4): Set_input_delay/set_output_delay has replaced one or more delays on port \"SW\[4\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "C:/Users/kayla/OneDrive/Documents/ECE385/lab3/timing analysis sdc.sdc" "" { Text "C:/Users/kayla/OneDrive/Documents/ECE385/lab3/timing analysis sdc.sdc" 4 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1664232609827 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay timing analysis sdc.sdc 4 Set_input_delay/set_output_delay has replaced one or more delays on port \"SW\[7\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_input_delay is accepted but has some problems at timing analysis sdc.sdc(4): Set_input_delay/set_output_delay has replaced one or more delays on port \"SW\[7\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "C:/Users/kayla/OneDrive/Documents/ECE385/lab3/timing analysis sdc.sdc" "" { Text "C:/Users/kayla/OneDrive/Documents/ECE385/lab3/timing analysis sdc.sdc" 4 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1664232609827 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay timing analysis sdc.sdc 4 Set_input_delay/set_output_delay has replaced one or more delays on port \"SW\[8\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_input_delay is accepted but has some problems at timing analysis sdc.sdc(4): Set_input_delay/set_output_delay has replaced one or more delays on port \"SW\[8\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "C:/Users/kayla/OneDrive/Documents/ECE385/lab3/timing analysis sdc.sdc" "" { Text "C:/Users/kayla/OneDrive/Documents/ECE385/lab3/timing analysis sdc.sdc" 4 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1664232609827 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay timing analysis sdc.sdc 4 Set_input_delay/set_output_delay has replaced one or more delays on port \"SW\[9\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_input_delay is accepted but has some problems at timing analysis sdc.sdc(4): Set_input_delay/set_output_delay has replaced one or more delays on port \"SW\[9\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "C:/Users/kayla/OneDrive/Documents/ECE385/lab3/timing analysis sdc.sdc" "" { Text "C:/Users/kayla/OneDrive/Documents/ECE385/lab3/timing analysis sdc.sdc" 4 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1664232609827 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay timing analysis sdc.sdc 5 Set_input_delay/set_output_delay has replaced one or more delays on port \"LED\[0\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_output_delay is accepted but has some problems at timing analysis sdc.sdc(5): Set_input_delay/set_output_delay has replaced one or more delays on port \"LED\[0\]\". Please use -add_delay option if you meant to add additional constraints." { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -clock \{Clk\} 2 \[all_outputs\] " "set_output_delay -clock \{Clk\} 2 \[all_outputs\]" {  } { { "C:/Users/kayla/OneDrive/Documents/ECE385/lab3/timing analysis sdc.sdc" "" { Text "C:/Users/kayla/OneDrive/Documents/ECE385/lab3/timing analysis sdc.sdc" 5 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1664232609828 ""}  } { { "C:/Users/kayla/OneDrive/Documents/ECE385/lab3/timing analysis sdc.sdc" "" { Text "C:/Users/kayla/OneDrive/Documents/ECE385/lab3/timing analysis sdc.sdc" 5 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1664232609828 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay timing analysis sdc.sdc 5 Set_input_delay/set_output_delay has replaced one or more delays on port \"LED\[1\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_output_delay is accepted but has some problems at timing analysis sdc.sdc(5): Set_input_delay/set_output_delay has replaced one or more delays on port \"LED\[1\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "C:/Users/kayla/OneDrive/Documents/ECE385/lab3/timing analysis sdc.sdc" "" { Text "C:/Users/kayla/OneDrive/Documents/ECE385/lab3/timing analysis sdc.sdc" 5 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1664232609828 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay timing analysis sdc.sdc 5 Set_input_delay/set_output_delay has replaced one or more delays on port \"LED\[2\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_output_delay is accepted but has some problems at timing analysis sdc.sdc(5): Set_input_delay/set_output_delay has replaced one or more delays on port \"LED\[2\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "C:/Users/kayla/OneDrive/Documents/ECE385/lab3/timing analysis sdc.sdc" "" { Text "C:/Users/kayla/OneDrive/Documents/ECE385/lab3/timing analysis sdc.sdc" 5 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1664232609828 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay timing analysis sdc.sdc 5 Set_input_delay/set_output_delay has replaced one or more delays on port \"LED\[3\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_output_delay is accepted but has some problems at timing analysis sdc.sdc(5): Set_input_delay/set_output_delay has replaced one or more delays on port \"LED\[3\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "C:/Users/kayla/OneDrive/Documents/ECE385/lab3/timing analysis sdc.sdc" "" { Text "C:/Users/kayla/OneDrive/Documents/ECE385/lab3/timing analysis sdc.sdc" 5 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1664232609828 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay timing analysis sdc.sdc 5 Set_input_delay/set_output_delay has replaced one or more delays on port \"LED\[4\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_output_delay is accepted but has some problems at timing analysis sdc.sdc(5): Set_input_delay/set_output_delay has replaced one or more delays on port \"LED\[4\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "C:/Users/kayla/OneDrive/Documents/ECE385/lab3/timing analysis sdc.sdc" "" { Text "C:/Users/kayla/OneDrive/Documents/ECE385/lab3/timing analysis sdc.sdc" 5 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1664232609828 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay timing analysis sdc.sdc 5 Set_input_delay/set_output_delay has replaced one or more delays on port \"LED\[5\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_output_delay is accepted but has some problems at timing analysis sdc.sdc(5): Set_input_delay/set_output_delay has replaced one or more delays on port \"LED\[5\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "C:/Users/kayla/OneDrive/Documents/ECE385/lab3/timing analysis sdc.sdc" "" { Text "C:/Users/kayla/OneDrive/Documents/ECE385/lab3/timing analysis sdc.sdc" 5 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1664232609828 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay timing analysis sdc.sdc 5 Set_input_delay/set_output_delay has replaced one or more delays on port \"LED\[6\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_output_delay is accepted but has some problems at timing analysis sdc.sdc(5): Set_input_delay/set_output_delay has replaced one or more delays on port \"LED\[6\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "C:/Users/kayla/OneDrive/Documents/ECE385/lab3/timing analysis sdc.sdc" "" { Text "C:/Users/kayla/OneDrive/Documents/ECE385/lab3/timing analysis sdc.sdc" 5 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1664232609828 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay timing analysis sdc.sdc 5 Set_input_delay/set_output_delay has replaced one or more delays on port \"LED\[7\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_output_delay is accepted but has some problems at timing analysis sdc.sdc(5): Set_input_delay/set_output_delay has replaced one or more delays on port \"LED\[7\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "C:/Users/kayla/OneDrive/Documents/ECE385/lab3/timing analysis sdc.sdc" "" { Text "C:/Users/kayla/OneDrive/Documents/ECE385/lab3/timing analysis sdc.sdc" 5 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1664232609828 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay timing analysis sdc.sdc 5 Set_input_delay/set_output_delay has replaced one or more delays on port \"LED\[8\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_output_delay is accepted but has some problems at timing analysis sdc.sdc(5): Set_input_delay/set_output_delay has replaced one or more delays on port \"LED\[8\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "C:/Users/kayla/OneDrive/Documents/ECE385/lab3/timing analysis sdc.sdc" "" { Text "C:/Users/kayla/OneDrive/Documents/ECE385/lab3/timing analysis sdc.sdc" 5 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1664232609829 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay timing analysis sdc.sdc 5 Set_input_delay/set_output_delay has replaced one or more delays on port \"LED\[9\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_output_delay is accepted but has some problems at timing analysis sdc.sdc(5): Set_input_delay/set_output_delay has replaced one or more delays on port \"LED\[9\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "C:/Users/kayla/OneDrive/Documents/ECE385/lab3/timing analysis sdc.sdc" "" { Text "C:/Users/kayla/OneDrive/Documents/ECE385/lab3/timing analysis sdc.sdc" 5 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1664232609829 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay timing analysis sdc.sdc 5 Set_input_delay/set_output_delay has replaced one or more delays on port \"HEX0\[0\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_output_delay is accepted but has some problems at timing analysis sdc.sdc(5): Set_input_delay/set_output_delay has replaced one or more delays on port \"HEX0\[0\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "C:/Users/kayla/OneDrive/Documents/ECE385/lab3/timing analysis sdc.sdc" "" { Text "C:/Users/kayla/OneDrive/Documents/ECE385/lab3/timing analysis sdc.sdc" 5 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1664232609829 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay timing analysis sdc.sdc 5 Set_input_delay/set_output_delay has replaced one or more delays on port \"HEX0\[1\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_output_delay is accepted but has some problems at timing analysis sdc.sdc(5): Set_input_delay/set_output_delay has replaced one or more delays on port \"HEX0\[1\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "C:/Users/kayla/OneDrive/Documents/ECE385/lab3/timing analysis sdc.sdc" "" { Text "C:/Users/kayla/OneDrive/Documents/ECE385/lab3/timing analysis sdc.sdc" 5 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1664232609829 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay timing analysis sdc.sdc 5 Set_input_delay/set_output_delay has replaced one or more delays on port \"HEX0\[2\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_output_delay is accepted but has some problems at timing analysis sdc.sdc(5): Set_input_delay/set_output_delay has replaced one or more delays on port \"HEX0\[2\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "C:/Users/kayla/OneDrive/Documents/ECE385/lab3/timing analysis sdc.sdc" "" { Text "C:/Users/kayla/OneDrive/Documents/ECE385/lab3/timing analysis sdc.sdc" 5 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1664232609829 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay timing analysis sdc.sdc 5 Set_input_delay/set_output_delay has replaced one or more delays on port \"HEX0\[3\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_output_delay is accepted but has some problems at timing analysis sdc.sdc(5): Set_input_delay/set_output_delay has replaced one or more delays on port \"HEX0\[3\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "C:/Users/kayla/OneDrive/Documents/ECE385/lab3/timing analysis sdc.sdc" "" { Text "C:/Users/kayla/OneDrive/Documents/ECE385/lab3/timing analysis sdc.sdc" 5 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1664232609829 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay timing analysis sdc.sdc 5 Set_input_delay/set_output_delay has replaced one or more delays on port \"HEX0\[4\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_output_delay is accepted but has some problems at timing analysis sdc.sdc(5): Set_input_delay/set_output_delay has replaced one or more delays on port \"HEX0\[4\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "C:/Users/kayla/OneDrive/Documents/ECE385/lab3/timing analysis sdc.sdc" "" { Text "C:/Users/kayla/OneDrive/Documents/ECE385/lab3/timing analysis sdc.sdc" 5 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1664232609829 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay timing analysis sdc.sdc 5 Set_input_delay/set_output_delay has replaced one or more delays on port \"HEX0\[5\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_output_delay is accepted but has some problems at timing analysis sdc.sdc(5): Set_input_delay/set_output_delay has replaced one or more delays on port \"HEX0\[5\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "C:/Users/kayla/OneDrive/Documents/ECE385/lab3/timing analysis sdc.sdc" "" { Text "C:/Users/kayla/OneDrive/Documents/ECE385/lab3/timing analysis sdc.sdc" 5 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1664232609829 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay timing analysis sdc.sdc 5 Set_input_delay/set_output_delay has replaced one or more delays on port \"HEX0\[6\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_output_delay is accepted but has some problems at timing analysis sdc.sdc(5): Set_input_delay/set_output_delay has replaced one or more delays on port \"HEX0\[6\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "C:/Users/kayla/OneDrive/Documents/ECE385/lab3/timing analysis sdc.sdc" "" { Text "C:/Users/kayla/OneDrive/Documents/ECE385/lab3/timing analysis sdc.sdc" 5 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1664232609830 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay timing analysis sdc.sdc 5 Set_input_delay/set_output_delay has replaced one or more delays on port \"HEX1\[0\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_output_delay is accepted but has some problems at timing analysis sdc.sdc(5): Set_input_delay/set_output_delay has replaced one or more delays on port \"HEX1\[0\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "C:/Users/kayla/OneDrive/Documents/ECE385/lab3/timing analysis sdc.sdc" "" { Text "C:/Users/kayla/OneDrive/Documents/ECE385/lab3/timing analysis sdc.sdc" 5 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1664232609830 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay timing analysis sdc.sdc 5 Set_input_delay/set_output_delay has replaced one or more delays on port \"HEX1\[1\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_output_delay is accepted but has some problems at timing analysis sdc.sdc(5): Set_input_delay/set_output_delay has replaced one or more delays on port \"HEX1\[1\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "C:/Users/kayla/OneDrive/Documents/ECE385/lab3/timing analysis sdc.sdc" "" { Text "C:/Users/kayla/OneDrive/Documents/ECE385/lab3/timing analysis sdc.sdc" 5 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1664232609830 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay timing analysis sdc.sdc 5 Set_input_delay/set_output_delay has replaced one or more delays on port \"HEX1\[2\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_output_delay is accepted but has some problems at timing analysis sdc.sdc(5): Set_input_delay/set_output_delay has replaced one or more delays on port \"HEX1\[2\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "C:/Users/kayla/OneDrive/Documents/ECE385/lab3/timing analysis sdc.sdc" "" { Text "C:/Users/kayla/OneDrive/Documents/ECE385/lab3/timing analysis sdc.sdc" 5 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1664232609830 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay timing analysis sdc.sdc 5 Set_input_delay/set_output_delay has replaced one or more delays on port \"HEX1\[3\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_output_delay is accepted but has some problems at timing analysis sdc.sdc(5): Set_input_delay/set_output_delay has replaced one or more delays on port \"HEX1\[3\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "C:/Users/kayla/OneDrive/Documents/ECE385/lab3/timing analysis sdc.sdc" "" { Text "C:/Users/kayla/OneDrive/Documents/ECE385/lab3/timing analysis sdc.sdc" 5 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1664232609830 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay timing analysis sdc.sdc 5 Set_input_delay/set_output_delay has replaced one or more delays on port \"HEX1\[4\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_output_delay is accepted but has some problems at timing analysis sdc.sdc(5): Set_input_delay/set_output_delay has replaced one or more delays on port \"HEX1\[4\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "C:/Users/kayla/OneDrive/Documents/ECE385/lab3/timing analysis sdc.sdc" "" { Text "C:/Users/kayla/OneDrive/Documents/ECE385/lab3/timing analysis sdc.sdc" 5 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1664232609830 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay timing analysis sdc.sdc 5 Set_input_delay/set_output_delay has replaced one or more delays on port \"HEX1\[5\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_output_delay is accepted but has some problems at timing analysis sdc.sdc(5): Set_input_delay/set_output_delay has replaced one or more delays on port \"HEX1\[5\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "C:/Users/kayla/OneDrive/Documents/ECE385/lab3/timing analysis sdc.sdc" "" { Text "C:/Users/kayla/OneDrive/Documents/ECE385/lab3/timing analysis sdc.sdc" 5 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1664232609830 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay timing analysis sdc.sdc 5 Set_input_delay/set_output_delay has replaced one or more delays on port \"HEX1\[6\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_output_delay is accepted but has some problems at timing analysis sdc.sdc(5): Set_input_delay/set_output_delay has replaced one or more delays on port \"HEX1\[6\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "C:/Users/kayla/OneDrive/Documents/ECE385/lab3/timing analysis sdc.sdc" "" { Text "C:/Users/kayla/OneDrive/Documents/ECE385/lab3/timing analysis sdc.sdc" 5 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1664232609830 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay timing analysis sdc.sdc 5 Set_input_delay/set_output_delay has replaced one or more delays on port \"HEX2\[0\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_output_delay is accepted but has some problems at timing analysis sdc.sdc(5): Set_input_delay/set_output_delay has replaced one or more delays on port \"HEX2\[0\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "C:/Users/kayla/OneDrive/Documents/ECE385/lab3/timing analysis sdc.sdc" "" { Text "C:/Users/kayla/OneDrive/Documents/ECE385/lab3/timing analysis sdc.sdc" 5 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1664232609830 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay timing analysis sdc.sdc 5 Set_input_delay/set_output_delay has replaced one or more delays on port \"HEX2\[1\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_output_delay is accepted but has some problems at timing analysis sdc.sdc(5): Set_input_delay/set_output_delay has replaced one or more delays on port \"HEX2\[1\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "C:/Users/kayla/OneDrive/Documents/ECE385/lab3/timing analysis sdc.sdc" "" { Text "C:/Users/kayla/OneDrive/Documents/ECE385/lab3/timing analysis sdc.sdc" 5 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1664232609831 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay timing analysis sdc.sdc 5 Set_input_delay/set_output_delay has replaced one or more delays on port \"HEX2\[2\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_output_delay is accepted but has some problems at timing analysis sdc.sdc(5): Set_input_delay/set_output_delay has replaced one or more delays on port \"HEX2\[2\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "C:/Users/kayla/OneDrive/Documents/ECE385/lab3/timing analysis sdc.sdc" "" { Text "C:/Users/kayla/OneDrive/Documents/ECE385/lab3/timing analysis sdc.sdc" 5 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1664232609831 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay timing analysis sdc.sdc 5 Set_input_delay/set_output_delay has replaced one or more delays on port \"HEX2\[3\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_output_delay is accepted but has some problems at timing analysis sdc.sdc(5): Set_input_delay/set_output_delay has replaced one or more delays on port \"HEX2\[3\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "C:/Users/kayla/OneDrive/Documents/ECE385/lab3/timing analysis sdc.sdc" "" { Text "C:/Users/kayla/OneDrive/Documents/ECE385/lab3/timing analysis sdc.sdc" 5 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1664232609831 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay timing analysis sdc.sdc 5 Set_input_delay/set_output_delay has replaced one or more delays on port \"HEX2\[4\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_output_delay is accepted but has some problems at timing analysis sdc.sdc(5): Set_input_delay/set_output_delay has replaced one or more delays on port \"HEX2\[4\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "C:/Users/kayla/OneDrive/Documents/ECE385/lab3/timing analysis sdc.sdc" "" { Text "C:/Users/kayla/OneDrive/Documents/ECE385/lab3/timing analysis sdc.sdc" 5 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1664232609831 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay timing analysis sdc.sdc 5 Set_input_delay/set_output_delay has replaced one or more delays on port \"HEX2\[5\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_output_delay is accepted but has some problems at timing analysis sdc.sdc(5): Set_input_delay/set_output_delay has replaced one or more delays on port \"HEX2\[5\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "C:/Users/kayla/OneDrive/Documents/ECE385/lab3/timing analysis sdc.sdc" "" { Text "C:/Users/kayla/OneDrive/Documents/ECE385/lab3/timing analysis sdc.sdc" 5 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1664232609831 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay timing analysis sdc.sdc 5 Set_input_delay/set_output_delay has replaced one or more delays on port \"HEX2\[6\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_output_delay is accepted but has some problems at timing analysis sdc.sdc(5): Set_input_delay/set_output_delay has replaced one or more delays on port \"HEX2\[6\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "C:/Users/kayla/OneDrive/Documents/ECE385/lab3/timing analysis sdc.sdc" "" { Text "C:/Users/kayla/OneDrive/Documents/ECE385/lab3/timing analysis sdc.sdc" 5 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1664232609831 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay timing analysis sdc.sdc 5 Set_input_delay/set_output_delay has replaced one or more delays on port \"HEX3\[0\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_output_delay is accepted but has some problems at timing analysis sdc.sdc(5): Set_input_delay/set_output_delay has replaced one or more delays on port \"HEX3\[0\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "C:/Users/kayla/OneDrive/Documents/ECE385/lab3/timing analysis sdc.sdc" "" { Text "C:/Users/kayla/OneDrive/Documents/ECE385/lab3/timing analysis sdc.sdc" 5 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1664232609831 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay timing analysis sdc.sdc 5 Set_input_delay/set_output_delay has replaced one or more delays on port \"HEX3\[1\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_output_delay is accepted but has some problems at timing analysis sdc.sdc(5): Set_input_delay/set_output_delay has replaced one or more delays on port \"HEX3\[1\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "C:/Users/kayla/OneDrive/Documents/ECE385/lab3/timing analysis sdc.sdc" "" { Text "C:/Users/kayla/OneDrive/Documents/ECE385/lab3/timing analysis sdc.sdc" 5 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1664232609831 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay timing analysis sdc.sdc 5 Set_input_delay/set_output_delay has replaced one or more delays on port \"HEX3\[2\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_output_delay is accepted but has some problems at timing analysis sdc.sdc(5): Set_input_delay/set_output_delay has replaced one or more delays on port \"HEX3\[2\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "C:/Users/kayla/OneDrive/Documents/ECE385/lab3/timing analysis sdc.sdc" "" { Text "C:/Users/kayla/OneDrive/Documents/ECE385/lab3/timing analysis sdc.sdc" 5 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1664232609832 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay timing analysis sdc.sdc 5 Set_input_delay/set_output_delay has replaced one or more delays on port \"HEX3\[3\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_output_delay is accepted but has some problems at timing analysis sdc.sdc(5): Set_input_delay/set_output_delay has replaced one or more delays on port \"HEX3\[3\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "C:/Users/kayla/OneDrive/Documents/ECE385/lab3/timing analysis sdc.sdc" "" { Text "C:/Users/kayla/OneDrive/Documents/ECE385/lab3/timing analysis sdc.sdc" 5 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1664232609832 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay timing analysis sdc.sdc 5 Set_input_delay/set_output_delay has replaced one or more delays on port \"HEX3\[4\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_output_delay is accepted but has some problems at timing analysis sdc.sdc(5): Set_input_delay/set_output_delay has replaced one or more delays on port \"HEX3\[4\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "C:/Users/kayla/OneDrive/Documents/ECE385/lab3/timing analysis sdc.sdc" "" { Text "C:/Users/kayla/OneDrive/Documents/ECE385/lab3/timing analysis sdc.sdc" 5 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1664232609832 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay timing analysis sdc.sdc 5 Set_input_delay/set_output_delay has replaced one or more delays on port \"HEX3\[5\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_output_delay is accepted but has some problems at timing analysis sdc.sdc(5): Set_input_delay/set_output_delay has replaced one or more delays on port \"HEX3\[5\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "C:/Users/kayla/OneDrive/Documents/ECE385/lab3/timing analysis sdc.sdc" "" { Text "C:/Users/kayla/OneDrive/Documents/ECE385/lab3/timing analysis sdc.sdc" 5 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1664232609832 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay timing analysis sdc.sdc 5 Set_input_delay/set_output_delay has replaced one or more delays on port \"HEX3\[6\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_output_delay is accepted but has some problems at timing analysis sdc.sdc(5): Set_input_delay/set_output_delay has replaced one or more delays on port \"HEX3\[6\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "C:/Users/kayla/OneDrive/Documents/ECE385/lab3/timing analysis sdc.sdc" "" { Text "C:/Users/kayla/OneDrive/Documents/ECE385/lab3/timing analysis sdc.sdc" 5 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1664232609832 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay timing analysis sdc.sdc 5 Set_input_delay/set_output_delay has replaced one or more delays on port \"HEX4\[0\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_output_delay is accepted but has some problems at timing analysis sdc.sdc(5): Set_input_delay/set_output_delay has replaced one or more delays on port \"HEX4\[0\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "C:/Users/kayla/OneDrive/Documents/ECE385/lab3/timing analysis sdc.sdc" "" { Text "C:/Users/kayla/OneDrive/Documents/ECE385/lab3/timing analysis sdc.sdc" 5 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1664232609832 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay timing analysis sdc.sdc 5 Set_input_delay/set_output_delay has replaced one or more delays on port \"HEX4\[1\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_output_delay is accepted but has some problems at timing analysis sdc.sdc(5): Set_input_delay/set_output_delay has replaced one or more delays on port \"HEX4\[1\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "C:/Users/kayla/OneDrive/Documents/ECE385/lab3/timing analysis sdc.sdc" "" { Text "C:/Users/kayla/OneDrive/Documents/ECE385/lab3/timing analysis sdc.sdc" 5 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1664232609832 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay timing analysis sdc.sdc 5 Set_input_delay/set_output_delay has replaced one or more delays on port \"HEX4\[2\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_output_delay is accepted but has some problems at timing analysis sdc.sdc(5): Set_input_delay/set_output_delay has replaced one or more delays on port \"HEX4\[2\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "C:/Users/kayla/OneDrive/Documents/ECE385/lab3/timing analysis sdc.sdc" "" { Text "C:/Users/kayla/OneDrive/Documents/ECE385/lab3/timing analysis sdc.sdc" 5 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1664232609832 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay timing analysis sdc.sdc 5 Set_input_delay/set_output_delay has replaced one or more delays on port \"HEX4\[3\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_output_delay is accepted but has some problems at timing analysis sdc.sdc(5): Set_input_delay/set_output_delay has replaced one or more delays on port \"HEX4\[3\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "C:/Users/kayla/OneDrive/Documents/ECE385/lab3/timing analysis sdc.sdc" "" { Text "C:/Users/kayla/OneDrive/Documents/ECE385/lab3/timing analysis sdc.sdc" 5 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1664232609833 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay timing analysis sdc.sdc 5 Set_input_delay/set_output_delay has replaced one or more delays on port \"HEX4\[4\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_output_delay is accepted but has some problems at timing analysis sdc.sdc(5): Set_input_delay/set_output_delay has replaced one or more delays on port \"HEX4\[4\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "C:/Users/kayla/OneDrive/Documents/ECE385/lab3/timing analysis sdc.sdc" "" { Text "C:/Users/kayla/OneDrive/Documents/ECE385/lab3/timing analysis sdc.sdc" 5 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1664232609833 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay timing analysis sdc.sdc 5 Set_input_delay/set_output_delay has replaced one or more delays on port \"HEX4\[5\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_output_delay is accepted but has some problems at timing analysis sdc.sdc(5): Set_input_delay/set_output_delay has replaced one or more delays on port \"HEX4\[5\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "C:/Users/kayla/OneDrive/Documents/ECE385/lab3/timing analysis sdc.sdc" "" { Text "C:/Users/kayla/OneDrive/Documents/ECE385/lab3/timing analysis sdc.sdc" 5 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1664232609833 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay timing analysis sdc.sdc 5 Set_input_delay/set_output_delay has replaced one or more delays on port \"HEX4\[6\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_output_delay is accepted but has some problems at timing analysis sdc.sdc(5): Set_input_delay/set_output_delay has replaced one or more delays on port \"HEX4\[6\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "C:/Users/kayla/OneDrive/Documents/ECE385/lab3/timing analysis sdc.sdc" "" { Text "C:/Users/kayla/OneDrive/Documents/ECE385/lab3/timing analysis sdc.sdc" 5 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1664232609833 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay timing analysis sdc.sdc 5 Set_input_delay/set_output_delay has replaced one or more delays on port \"HEX5\[0\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_output_delay is accepted but has some problems at timing analysis sdc.sdc(5): Set_input_delay/set_output_delay has replaced one or more delays on port \"HEX5\[0\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "C:/Users/kayla/OneDrive/Documents/ECE385/lab3/timing analysis sdc.sdc" "" { Text "C:/Users/kayla/OneDrive/Documents/ECE385/lab3/timing analysis sdc.sdc" 5 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1664232609833 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay timing analysis sdc.sdc 5 Set_input_delay/set_output_delay has replaced one or more delays on port \"HEX5\[1\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_output_delay is accepted but has some problems at timing analysis sdc.sdc(5): Set_input_delay/set_output_delay has replaced one or more delays on port \"HEX5\[1\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "C:/Users/kayla/OneDrive/Documents/ECE385/lab3/timing analysis sdc.sdc" "" { Text "C:/Users/kayla/OneDrive/Documents/ECE385/lab3/timing analysis sdc.sdc" 5 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1664232609833 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay timing analysis sdc.sdc 5 Set_input_delay/set_output_delay has replaced one or more delays on port \"HEX5\[2\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_output_delay is accepted but has some problems at timing analysis sdc.sdc(5): Set_input_delay/set_output_delay has replaced one or more delays on port \"HEX5\[2\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "C:/Users/kayla/OneDrive/Documents/ECE385/lab3/timing analysis sdc.sdc" "" { Text "C:/Users/kayla/OneDrive/Documents/ECE385/lab3/timing analysis sdc.sdc" 5 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1664232609833 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay timing analysis sdc.sdc 5 Set_input_delay/set_output_delay has replaced one or more delays on port \"HEX5\[3\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_output_delay is accepted but has some problems at timing analysis sdc.sdc(5): Set_input_delay/set_output_delay has replaced one or more delays on port \"HEX5\[3\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "C:/Users/kayla/OneDrive/Documents/ECE385/lab3/timing analysis sdc.sdc" "" { Text "C:/Users/kayla/OneDrive/Documents/ECE385/lab3/timing analysis sdc.sdc" 5 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1664232609833 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay timing analysis sdc.sdc 5 Set_input_delay/set_output_delay has replaced one or more delays on port \"HEX5\[4\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_output_delay is accepted but has some problems at timing analysis sdc.sdc(5): Set_input_delay/set_output_delay has replaced one or more delays on port \"HEX5\[4\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "C:/Users/kayla/OneDrive/Documents/ECE385/lab3/timing analysis sdc.sdc" "" { Text "C:/Users/kayla/OneDrive/Documents/ECE385/lab3/timing analysis sdc.sdc" 5 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1664232609834 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay timing analysis sdc.sdc 5 Set_input_delay/set_output_delay has replaced one or more delays on port \"HEX5\[5\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_output_delay is accepted but has some problems at timing analysis sdc.sdc(5): Set_input_delay/set_output_delay has replaced one or more delays on port \"HEX5\[5\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "C:/Users/kayla/OneDrive/Documents/ECE385/lab3/timing analysis sdc.sdc" "" { Text "C:/Users/kayla/OneDrive/Documents/ECE385/lab3/timing analysis sdc.sdc" 5 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1664232609834 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay timing analysis sdc.sdc 5 Set_input_delay/set_output_delay has replaced one or more delays on port \"HEX5\[6\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_output_delay is accepted but has some problems at timing analysis sdc.sdc(5): Set_input_delay/set_output_delay has replaced one or more delays on port \"HEX5\[6\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "C:/Users/kayla/OneDrive/Documents/ECE385/lab3/timing analysis sdc.sdc" "" { Text "C:/Users/kayla/OneDrive/Documents/ECE385/lab3/timing analysis sdc.sdc" 5 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1664232609834 ""}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "Clk (Rise) Clk (Rise) setup and hold " "From Clk (Rise) to Clk (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1664232609837 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Timing Analyzer" 0 -1 1664232609837 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1664232609838 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Timing Analyzer" 0 0 1664232609846 ""}
{ "Info" "0" "" "Can't run Report Timing Closure Recommendations. The current device family is not supported." {  } {  } 0 0 "Can't run Report Timing Closure Recommendations. The current device family is not supported." 0 0 "Timing Analyzer" 0 0 1664232609851 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 5.445 " "Worst-case setup slack is 5.445" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1664232609855 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1664232609855 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    5.445               0.000 Clk  " "    5.445               0.000 Clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1664232609855 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1664232609855 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.348 " "Worst-case hold slack is 0.348" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1664232609858 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1664232609858 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.348               0.000 Clk  " "    0.348               0.000 Clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1664232609858 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1664232609858 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 14.413 " "Worst-case recovery slack is 14.413" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1664232609861 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1664232609861 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   14.413               0.000 Clk  " "   14.413               0.000 Clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1664232609861 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1664232609861 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 3.669 " "Worst-case removal slack is 3.669" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1664232609864 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1664232609864 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.669               0.000 Clk  " "    3.669               0.000 Clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1664232609864 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1664232609864 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 4.855 " "Worst-case minimum pulse width slack is 4.855" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1664232609866 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1664232609866 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.855               0.000 Clk  " "    4.855               0.000 Clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1664232609866 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1664232609866 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1664232609871 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1664232609905 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1664232610606 ""}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "Clk (Rise) Clk (Rise) setup and hold " "From Clk (Rise) to Clk (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1664232610692 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Timing Analyzer" 0 -1 1664232610692 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 6.315 " "Worst-case setup slack is 6.315" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1664232610699 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1664232610699 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    6.315               0.000 Clk  " "    6.315               0.000 Clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1664232610699 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1664232610699 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.311 " "Worst-case hold slack is 0.311" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1664232610703 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1664232610703 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.311               0.000 Clk  " "    0.311               0.000 Clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1664232610703 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1664232610703 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 14.688 " "Worst-case recovery slack is 14.688" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1664232610706 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1664232610706 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   14.688               0.000 Clk  " "   14.688               0.000 Clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1664232610706 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1664232610706 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 3.559 " "Worst-case removal slack is 3.559" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1664232610710 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1664232610710 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.559               0.000 Clk  " "    3.559               0.000 Clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1664232610710 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1664232610710 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 4.835 " "Worst-case minimum pulse width slack is 4.835" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1664232610712 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1664232610712 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.835               0.000 Clk  " "    4.835               0.000 Clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1664232610712 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1664232610712 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1664232610717 ""}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "Clk (Rise) Clk (Rise) setup and hold " "From Clk (Rise) to Clk (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1664232610934 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Timing Analyzer" 0 -1 1664232610934 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 10.313 " "Worst-case setup slack is 10.313" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1664232610940 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1664232610940 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   10.313               0.000 Clk  " "   10.313               0.000 Clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1664232610940 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1664232610940 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.152 " "Worst-case hold slack is 0.152" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1664232610944 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1664232610944 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.152               0.000 Clk  " "    0.152               0.000 Clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1664232610944 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1664232610944 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 15.608 " "Worst-case recovery slack is 15.608" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1664232610948 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1664232610948 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   15.608               0.000 Clk  " "   15.608               0.000 Clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1664232610948 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1664232610948 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 2.575 " "Worst-case removal slack is 2.575" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1664232610951 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1664232610951 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.575               0.000 Clk  " "    2.575               0.000 Clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1664232610951 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1664232610951 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 5.000 " "Worst-case minimum pulse width slack is 5.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1664232610954 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1664232610954 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    5.000               0.000 Clk  " "    5.000               0.000 Clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1664232610954 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1664232610954 ""}
{ "Info" "ISTA_UCP_CONSTRAINED" "setup " "Design is fully constrained for setup requirements" {  } {  } 0 332101 "Design is fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1664232612021 ""}
{ "Info" "ISTA_UCP_CONSTRAINED" "hold " "Design is fully constrained for hold requirements" {  } {  } 0 332101 "Design is fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1664232612021 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 86 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 86 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4823 " "Peak virtual memory: 4823 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1664232612086 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Sep 26 17:50:12 2022 " "Processing ended: Mon Sep 26 17:50:12 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1664232612086 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1664232612086 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1664232612086 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1664232612086 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Timing Analyzer" 0 -1 1664232613145 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1664232613149 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Sep 26 17:50:13 2022 " "Processing started: Mon Sep 26 17:50:13 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1664232613149 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1664232613149 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off lab3 -c lab3 " "Command: quartus_eda --read_settings_files=off --write_settings_files=off lab3 -c lab3" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1664232613149 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "EDA Netlist Writer" 0 -1 1664232613645 ""}
{ "Warning" "WQNETO_SWITCH_TO_FUNCTIONAL_SIMULATION" "" "Generated the EDA functional simulation netlist because it is the only supported netlist type for this device." {  } {  } 0 10905 "Generated the EDA functional simulation netlist because it is the only supported netlist type for this device." 0 0 "EDA Netlist Writer" 0 -1 1664232613664 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "lab3.svo C:/Users/kayla/OneDrive/Documents/ECE385/lab3/simulation/modelsim/ simulation " "Generated file lab3.svo in folder \"C:/Users/kayla/OneDrive/Documents/ECE385/lab3/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1664232613762 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 2 s Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4644 " "Peak virtual memory: 4644 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1664232613803 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Sep 26 17:50:13 2022 " "Processing ended: Mon Sep 26 17:50:13 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1664232613803 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1664232613803 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1664232613803 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1664232613803 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 269 s " "Quartus Prime Full Compilation was successful. 0 errors, 269 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1664232614446 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1664232675242 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Netlist Viewers Preprocess Quartus Prime " "Running Quartus Prime Netlist Viewers Preprocess" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1664232675245 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Sep 26 17:51:15 2022 " "Processing started: Mon Sep 26 17:51:15 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1664232675245 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1664232675245 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_npp lab3 -c lab3 --netlist_type=atom_fit " "Command: quartus_npp lab3 -c lab3 --netlist_type=atom_fit" {  } {  } 0 0 "Command: %1!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1664232675245 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Netlist Viewers Preprocess" 0 -1 1664232675405 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Netlist Viewers Preprocess 0 s 1  Quartus Prime " "Quartus Prime Netlist Viewers Preprocess was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4566 " "Peak virtual memory: 4566 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1664232675432 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Sep 26 17:51:15 2022 " "Processing ended: Mon Sep 26 17:51:15 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1664232675432 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1664232675432 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1664232675432 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1664232675432 ""}
