
MEMORY_STM32WL.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000138  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00001d34  08000138  08000138  00001138  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000009c  08001e6c  08001e6c  00002e6c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08001f08  08001f08  0000300c  2**0
                  CONTENTS, READONLY
  4 .ARM          00000000  08001f08  08001f08  0000300c  2**0
                  CONTENTS, READONLY
  5 .preinit_array 00000000  08001f08  08001f08  0000300c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08001f08  08001f08  00002f08  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08001f0c  08001f0c  00002f0c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         0000000c  20000000  08001f10  00003000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000084  2000000c  08001f1c  0000300c  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000090  08001f1c  00003090  2**0
                  ALLOC
 11 .ARM.attributes 0000002a  00000000  00000000  0000300c  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000900c  00000000  00000000  00003036  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000019b5  00000000  00000000  0000c042  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000c38  00000000  00000000  0000d9f8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 0000091e  00000000  00000000  0000e630  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  000017b3  00000000  00000000  0000ef4e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00009b68  00000000  00000000  00010701  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000a8c5b  00000000  00000000  0001a269  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  000c2ec4  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000031cc  00000000  00000000  000c2f08  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000079  00000000  00000000  000c60d4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000138 <__do_global_dtors_aux>:
 8000138:	b510      	push	{r4, lr}
 800013a:	4c05      	ldr	r4, [pc, #20]	@ (8000150 <__do_global_dtors_aux+0x18>)
 800013c:	7823      	ldrb	r3, [r4, #0]
 800013e:	b933      	cbnz	r3, 800014e <__do_global_dtors_aux+0x16>
 8000140:	4b04      	ldr	r3, [pc, #16]	@ (8000154 <__do_global_dtors_aux+0x1c>)
 8000142:	b113      	cbz	r3, 800014a <__do_global_dtors_aux+0x12>
 8000144:	4804      	ldr	r0, [pc, #16]	@ (8000158 <__do_global_dtors_aux+0x20>)
 8000146:	f3af 8000 	nop.w
 800014a:	2301      	movs	r3, #1
 800014c:	7023      	strb	r3, [r4, #0]
 800014e:	bd10      	pop	{r4, pc}
 8000150:	2000000c 	.word	0x2000000c
 8000154:	00000000 	.word	0x00000000
 8000158:	08001e54 	.word	0x08001e54

0800015c <frame_dummy>:
 800015c:	b508      	push	{r3, lr}
 800015e:	4b03      	ldr	r3, [pc, #12]	@ (800016c <frame_dummy+0x10>)
 8000160:	b11b      	cbz	r3, 800016a <frame_dummy+0xe>
 8000162:	4903      	ldr	r1, [pc, #12]	@ (8000170 <frame_dummy+0x14>)
 8000164:	4803      	ldr	r0, [pc, #12]	@ (8000174 <frame_dummy+0x18>)
 8000166:	f3af 8000 	nop.w
 800016a:	bd08      	pop	{r3, pc}
 800016c:	00000000 	.word	0x00000000
 8000170:	20000010 	.word	0x20000010
 8000174:	08001e54 	.word	0x08001e54

08000178 <LL_AHB2_GRP1_EnableClock>:
  *         @arg @ref LL_AHB2_GRP1_PERIPH_GPIOC
  *         @arg @ref LL_AHB2_GRP1_PERIPH_GPIOH
  * @retval None
  */
__STATIC_INLINE void LL_AHB2_GRP1_EnableClock(uint32_t Periphs)
{
 8000178:	b480      	push	{r7}
 800017a:	b085      	sub	sp, #20
 800017c:	af00      	add	r7, sp, #0
 800017e:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg;
  SET_BIT(RCC->AHB2ENR, Periphs);
 8000180:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8000184:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8000186:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 800018a:	687b      	ldr	r3, [r7, #4]
 800018c:	4313      	orrs	r3, r2
 800018e:	64cb      	str	r3, [r1, #76]	@ 0x4c
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->AHB2ENR, Periphs);
 8000190:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8000194:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8000196:	687b      	ldr	r3, [r7, #4]
 8000198:	4013      	ands	r3, r2
 800019a:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 800019c:	68fb      	ldr	r3, [r7, #12]
}
 800019e:	bf00      	nop
 80001a0:	3714      	adds	r7, #20
 80001a2:	46bd      	mov	sp, r7
 80001a4:	bc80      	pop	{r7}
 80001a6:	4770      	bx	lr

080001a8 <main>:
/**
 * @brief  The application entry point.
 * @retval int
 */
int main(void)
{
 80001a8:	b580      	push	{r7, lr}
 80001aa:	af00      	add	r7, sp, #0
	/* USER CODE END 1 */

	/* MCU Configuration--------------------------------------------------------*/

	/* Reset of all peripherals, Initializes the Flash interface and the Systick. */
	HAL_Init();
 80001ac:	f000 f99c 	bl	80004e8 <HAL_Init>
	/* USER CODE BEGIN Init */

	/* USER CODE END Init */

	/* Configure the system clock */
	SystemClock_Config();
 80001b0:	f000 f806 	bl	80001c0 <SystemClock_Config>
	/* USER CODE BEGIN SysInit */

	/* USER CODE END SysInit */

	/* Initialize all configured peripherals */
	MX_GPIO_Init();
 80001b4:	f000 f894 	bl	80002e0 <MX_GPIO_Init>
	MX_SPI1_Init();
 80001b8:	f000 f854 	bl	8000264 <MX_SPI1_Init>

	/* USER CODE END 2 */

	/* Infinite loop */
	/* USER CODE BEGIN WHILE */
	while (1)
 80001bc:	bf00      	nop
 80001be:	e7fd      	b.n	80001bc <main+0x14>

080001c0 <SystemClock_Config>:
/**
 * @brief System Clock Configuration
 * @retval None
 */
void SystemClock_Config(void)
{
 80001c0:	b580      	push	{r7, lr}
 80001c2:	b09a      	sub	sp, #104	@ 0x68
 80001c4:	af00      	add	r7, sp, #0
	RCC_OscInitTypeDef RCC_OscInitStruct =
 80001c6:	f107 0320 	add.w	r3, r7, #32
 80001ca:	2248      	movs	r2, #72	@ 0x48
 80001cc:	2100      	movs	r1, #0
 80001ce:	4618      	mov	r0, r3
 80001d0:	f001 fe14 	bl	8001dfc <memset>
	{ 0 };
	RCC_ClkInitTypeDef RCC_ClkInitStruct =
 80001d4:	1d3b      	adds	r3, r7, #4
 80001d6:	2200      	movs	r2, #0
 80001d8:	601a      	str	r2, [r3, #0]
 80001da:	605a      	str	r2, [r3, #4]
 80001dc:	609a      	str	r2, [r3, #8]
 80001de:	60da      	str	r2, [r3, #12]
 80001e0:	611a      	str	r2, [r3, #16]
 80001e2:	615a      	str	r2, [r3, #20]
 80001e4:	619a      	str	r2, [r3, #24]
	{ 0 };

	/** Configure the main internal regulator output voltage
	 */
	__HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE2);
 80001e6:	4b1e      	ldr	r3, [pc, #120]	@ (8000260 <SystemClock_Config+0xa0>)
 80001e8:	681b      	ldr	r3, [r3, #0]
 80001ea:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 80001ee:	4a1c      	ldr	r2, [pc, #112]	@ (8000260 <SystemClock_Config+0xa0>)
 80001f0:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 80001f4:	6013      	str	r3, [r2, #0]
 80001f6:	4b1a      	ldr	r3, [pc, #104]	@ (8000260 <SystemClock_Config+0xa0>)
 80001f8:	681b      	ldr	r3, [r3, #0]
 80001fa:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 80001fe:	603b      	str	r3, [r7, #0]
 8000200:	683b      	ldr	r3, [r7, #0]

	/** Initializes the CPU, AHB and APB buses clocks
	 */
	RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_MSI;
 8000202:	2320      	movs	r3, #32
 8000204:	623b      	str	r3, [r7, #32]
	RCC_OscInitStruct.MSIState = RCC_MSI_ON;
 8000206:	2301      	movs	r3, #1
 8000208:	643b      	str	r3, [r7, #64]	@ 0x40
	RCC_OscInitStruct.MSICalibrationValue = RCC_MSICALIBRATION_DEFAULT;
 800020a:	2300      	movs	r3, #0
 800020c:	647b      	str	r3, [r7, #68]	@ 0x44
	RCC_OscInitStruct.MSIClockRange = RCC_MSIRANGE_6;
 800020e:	2360      	movs	r3, #96	@ 0x60
 8000210:	64bb      	str	r3, [r7, #72]	@ 0x48
	RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 8000212:	2300      	movs	r3, #0
 8000214:	64fb      	str	r3, [r7, #76]	@ 0x4c
	if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000216:	f107 0320 	add.w	r3, r7, #32
 800021a:	4618      	mov	r0, r3
 800021c:	f000 fef0 	bl	8001000 <HAL_RCC_OscConfig>
 8000220:	4603      	mov	r3, r0
 8000222:	2b00      	cmp	r3, #0
 8000224:	d001      	beq.n	800022a <SystemClock_Config+0x6a>
	{
		Error_Handler();
 8000226:	f000 f883 	bl	8000330 <Error_Handler>
	}

	/** Configure the SYSCLKSource, HCLK, PCLK1 and PCLK2 clocks dividers
	 */
	RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK3 | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_PCLK1
 800022a:	234f      	movs	r3, #79	@ 0x4f
 800022c:	607b      	str	r3, [r7, #4]
			| RCC_CLOCKTYPE_PCLK2;
	RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_MSI;
 800022e:	2300      	movs	r3, #0
 8000230:	60bb      	str	r3, [r7, #8]
	RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000232:	2300      	movs	r3, #0
 8000234:	60fb      	str	r3, [r7, #12]
	RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8000236:	2300      	movs	r3, #0
 8000238:	613b      	str	r3, [r7, #16]
	RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 800023a:	2300      	movs	r3, #0
 800023c:	617b      	str	r3, [r7, #20]
	RCC_ClkInitStruct.AHBCLK3Divider = RCC_SYSCLK_DIV1;
 800023e:	2300      	movs	r3, #0
 8000240:	61fb      	str	r3, [r7, #28]

	if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 8000242:	1d3b      	adds	r3, r7, #4
 8000244:	2100      	movs	r1, #0
 8000246:	4618      	mov	r0, r3
 8000248:	f001 fa5c 	bl	8001704 <HAL_RCC_ClockConfig>
 800024c:	4603      	mov	r3, r0
 800024e:	2b00      	cmp	r3, #0
 8000250:	d001      	beq.n	8000256 <SystemClock_Config+0x96>
	{
		Error_Handler();
 8000252:	f000 f86d 	bl	8000330 <Error_Handler>
	}
}
 8000256:	bf00      	nop
 8000258:	3768      	adds	r7, #104	@ 0x68
 800025a:	46bd      	mov	sp, r7
 800025c:	bd80      	pop	{r7, pc}
 800025e:	bf00      	nop
 8000260:	58000400 	.word	0x58000400

08000264 <MX_SPI1_Init>:
 * @brief SPI1 Initialization Function
 * @param None
 * @retval None
 */
static void MX_SPI1_Init(void)
{
 8000264:	b580      	push	{r7, lr}
 8000266:	af00      	add	r7, sp, #0

	/* USER CODE BEGIN SPI1_Init 1 */

	/* USER CODE END SPI1_Init 1 */
	/* SPI1 parameter configuration*/
	hspi1.Instance = SPI1;
 8000268:	4b1b      	ldr	r3, [pc, #108]	@ (80002d8 <MX_SPI1_Init+0x74>)
 800026a:	4a1c      	ldr	r2, [pc, #112]	@ (80002dc <MX_SPI1_Init+0x78>)
 800026c:	601a      	str	r2, [r3, #0]
	hspi1.Init.Mode = SPI_MODE_MASTER;
 800026e:	4b1a      	ldr	r3, [pc, #104]	@ (80002d8 <MX_SPI1_Init+0x74>)
 8000270:	f44f 7282 	mov.w	r2, #260	@ 0x104
 8000274:	605a      	str	r2, [r3, #4]
	hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 8000276:	4b18      	ldr	r3, [pc, #96]	@ (80002d8 <MX_SPI1_Init+0x74>)
 8000278:	2200      	movs	r2, #0
 800027a:	609a      	str	r2, [r3, #8]
	hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 800027c:	4b16      	ldr	r3, [pc, #88]	@ (80002d8 <MX_SPI1_Init+0x74>)
 800027e:	f44f 62e0 	mov.w	r2, #1792	@ 0x700
 8000282:	60da      	str	r2, [r3, #12]
	hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 8000284:	4b14      	ldr	r3, [pc, #80]	@ (80002d8 <MX_SPI1_Init+0x74>)
 8000286:	2200      	movs	r2, #0
 8000288:	611a      	str	r2, [r3, #16]
	hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 800028a:	4b13      	ldr	r3, [pc, #76]	@ (80002d8 <MX_SPI1_Init+0x74>)
 800028c:	2200      	movs	r2, #0
 800028e:	615a      	str	r2, [r3, #20]
	hspi1.Init.NSS = SPI_NSS_SOFT;
 8000290:	4b11      	ldr	r3, [pc, #68]	@ (80002d8 <MX_SPI1_Init+0x74>)
 8000292:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8000296:	619a      	str	r2, [r3, #24]
	hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8000298:	4b0f      	ldr	r3, [pc, #60]	@ (80002d8 <MX_SPI1_Init+0x74>)
 800029a:	2200      	movs	r2, #0
 800029c:	61da      	str	r2, [r3, #28]
	hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 800029e:	4b0e      	ldr	r3, [pc, #56]	@ (80002d8 <MX_SPI1_Init+0x74>)
 80002a0:	2200      	movs	r2, #0
 80002a2:	621a      	str	r2, [r3, #32]
	hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 80002a4:	4b0c      	ldr	r3, [pc, #48]	@ (80002d8 <MX_SPI1_Init+0x74>)
 80002a6:	2200      	movs	r2, #0
 80002a8:	625a      	str	r2, [r3, #36]	@ 0x24
	hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80002aa:	4b0b      	ldr	r3, [pc, #44]	@ (80002d8 <MX_SPI1_Init+0x74>)
 80002ac:	2200      	movs	r2, #0
 80002ae:	629a      	str	r2, [r3, #40]	@ 0x28
	hspi1.Init.CRCPolynomial = 7;
 80002b0:	4b09      	ldr	r3, [pc, #36]	@ (80002d8 <MX_SPI1_Init+0x74>)
 80002b2:	2207      	movs	r2, #7
 80002b4:	62da      	str	r2, [r3, #44]	@ 0x2c
	hspi1.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 80002b6:	4b08      	ldr	r3, [pc, #32]	@ (80002d8 <MX_SPI1_Init+0x74>)
 80002b8:	2200      	movs	r2, #0
 80002ba:	631a      	str	r2, [r3, #48]	@ 0x30
	hspi1.Init.NSSPMode = SPI_NSS_PULSE_DISABLE;
 80002bc:	4b06      	ldr	r3, [pc, #24]	@ (80002d8 <MX_SPI1_Init+0x74>)
 80002be:	2200      	movs	r2, #0
 80002c0:	635a      	str	r2, [r3, #52]	@ 0x34
	if (HAL_SPI_Init(&hspi1) != HAL_OK)
 80002c2:	4805      	ldr	r0, [pc, #20]	@ (80002d8 <MX_SPI1_Init+0x74>)
 80002c4:	f001 fcc6 	bl	8001c54 <HAL_SPI_Init>
 80002c8:	4603      	mov	r3, r0
 80002ca:	2b00      	cmp	r3, #0
 80002cc:	d001      	beq.n	80002d2 <MX_SPI1_Init+0x6e>
	{
		Error_Handler();
 80002ce:	f000 f82f 	bl	8000330 <Error_Handler>
	}
	/* USER CODE BEGIN SPI1_Init 2 */

	/* USER CODE END SPI1_Init 2 */

}
 80002d2:	bf00      	nop
 80002d4:	bd80      	pop	{r7, pc}
 80002d6:	bf00      	nop
 80002d8:	20000028 	.word	0x20000028
 80002dc:	40013000 	.word	0x40013000

080002e0 <MX_GPIO_Init>:
 * @brief GPIO Initialization Function
 * @param None
 * @retval None
 */
static void MX_GPIO_Init(void)
{
 80002e0:	b580      	push	{r7, lr}
 80002e2:	b086      	sub	sp, #24
 80002e4:	af00      	add	r7, sp, #0
	GPIO_InitTypeDef GPIO_InitStruct =
 80002e6:	1d3b      	adds	r3, r7, #4
 80002e8:	2200      	movs	r2, #0
 80002ea:	601a      	str	r2, [r3, #0]
 80002ec:	605a      	str	r2, [r3, #4]
 80002ee:	609a      	str	r2, [r3, #8]
 80002f0:	60da      	str	r2, [r3, #12]
 80002f2:	611a      	str	r2, [r3, #16]
	/* USER CODE BEGIN MX_GPIO_Init_1 */

	/* USER CODE END MX_GPIO_Init_1 */

	/* GPIO Ports Clock Enable */
	__HAL_RCC_GPIOA_CLK_ENABLE();
 80002f4:	2001      	movs	r0, #1
 80002f6:	f7ff ff3f 	bl	8000178 <LL_AHB2_GRP1_EnableClock>
	__HAL_RCC_GPIOB_CLK_ENABLE();
 80002fa:	2002      	movs	r0, #2
 80002fc:	f7ff ff3c 	bl	8000178 <LL_AHB2_GRP1_EnableClock>

	/*Configure GPIO pin Output Level */
	HAL_GPIO_WritePin(GPIOB, HOLD_FLASH_Pin | CS_FLASH_Pin, GPIO_PIN_SET);
 8000300:	2201      	movs	r2, #1
 8000302:	21a0      	movs	r1, #160	@ 0xa0
 8000304:	4809      	ldr	r0, [pc, #36]	@ (800032c <MX_GPIO_Init+0x4c>)
 8000306:	f000 fba7 	bl	8000a58 <HAL_GPIO_WritePin>

	/*Configure GPIO pins : HOLD_FLASH_Pin CS_FLASH_Pin */
	GPIO_InitStruct.Pin = HOLD_FLASH_Pin | CS_FLASH_Pin;
 800030a:	23a0      	movs	r3, #160	@ 0xa0
 800030c:	607b      	str	r3, [r7, #4]
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800030e:	2301      	movs	r3, #1
 8000310:	60bb      	str	r3, [r7, #8]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000312:	2300      	movs	r3, #0
 8000314:	60fb      	str	r3, [r7, #12]
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000316:	2300      	movs	r3, #0
 8000318:	613b      	str	r3, [r7, #16]
	HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800031a:	1d3b      	adds	r3, r7, #4
 800031c:	4619      	mov	r1, r3
 800031e:	4803      	ldr	r0, [pc, #12]	@ (800032c <MX_GPIO_Init+0x4c>)
 8000320:	f000 fa3a 	bl	8000798 <HAL_GPIO_Init>

	/* USER CODE BEGIN MX_GPIO_Init_2 */

	/* USER CODE END MX_GPIO_Init_2 */
}
 8000324:	bf00      	nop
 8000326:	3718      	adds	r7, #24
 8000328:	46bd      	mov	sp, r7
 800032a:	bd80      	pop	{r7, pc}
 800032c:	48000400 	.word	0x48000400

08000330 <Error_Handler>:
/**
 * @brief  This function is executed in case of error occurrence.
 * @retval None
 */
void Error_Handler(void)
{
 8000330:	b480      	push	{r7}
 8000332:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000334:	b672      	cpsid	i
}
 8000336:	bf00      	nop
	/* USER CODE BEGIN Error_Handler_Debug */
	/* User can add his own implementation to report the HAL error return state */
	__disable_irq();
	while (1)
 8000338:	bf00      	nop
 800033a:	e7fd      	b.n	8000338 <Error_Handler+0x8>

0800033c <LL_AHB2_GRP1_EnableClock>:
{
 800033c:	b480      	push	{r7}
 800033e:	b085      	sub	sp, #20
 8000340:	af00      	add	r7, sp, #0
 8000342:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->AHB2ENR, Periphs);
 8000344:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8000348:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 800034a:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 800034e:	687b      	ldr	r3, [r7, #4]
 8000350:	4313      	orrs	r3, r2
 8000352:	64cb      	str	r3, [r1, #76]	@ 0x4c
  tmpreg = READ_BIT(RCC->AHB2ENR, Periphs);
 8000354:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8000358:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 800035a:	687b      	ldr	r3, [r7, #4]
 800035c:	4013      	ands	r3, r2
 800035e:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8000360:	68fb      	ldr	r3, [r7, #12]
}
 8000362:	bf00      	nop
 8000364:	3714      	adds	r7, #20
 8000366:	46bd      	mov	sp, r7
 8000368:	bc80      	pop	{r7}
 800036a:	4770      	bx	lr

0800036c <LL_APB2_GRP1_EnableClock>:
  *         @arg @ref LL_APB2_GRP1_PERIPH_TIM16
  *         @arg @ref LL_APB2_GRP1_PERIPH_TIM17
  * @retval None
  */
__STATIC_INLINE void LL_APB2_GRP1_EnableClock(uint32_t Periphs)
{
 800036c:	b480      	push	{r7}
 800036e:	b085      	sub	sp, #20
 8000370:	af00      	add	r7, sp, #0
 8000372:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg;
  SET_BIT(RCC->APB2ENR, Periphs);
 8000374:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8000378:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 800037a:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 800037e:	687b      	ldr	r3, [r7, #4]
 8000380:	4313      	orrs	r3, r2
 8000382:	660b      	str	r3, [r1, #96]	@ 0x60
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->APB2ENR, Periphs);
 8000384:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8000388:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 800038a:	687b      	ldr	r3, [r7, #4]
 800038c:	4013      	ands	r3, r2
 800038e:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8000390:	68fb      	ldr	r3, [r7, #12]
}
 8000392:	bf00      	nop
 8000394:	3714      	adds	r7, #20
 8000396:	46bd      	mov	sp, r7
 8000398:	bc80      	pop	{r7}
 800039a:	4770      	bx	lr

0800039c <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 800039c:	b480      	push	{r7}
 800039e:	af00      	add	r7, sp, #0
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80003a0:	bf00      	nop
 80003a2:	46bd      	mov	sp, r7
 80003a4:	bc80      	pop	{r7}
 80003a6:	4770      	bx	lr

080003a8 <HAL_SPI_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hspi: SPI handle pointer
  * @retval None
  */
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 80003a8:	b580      	push	{r7, lr}
 80003aa:	b088      	sub	sp, #32
 80003ac:	af00      	add	r7, sp, #0
 80003ae:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80003b0:	f107 030c 	add.w	r3, r7, #12
 80003b4:	2200      	movs	r2, #0
 80003b6:	601a      	str	r2, [r3, #0]
 80003b8:	605a      	str	r2, [r3, #4]
 80003ba:	609a      	str	r2, [r3, #8]
 80003bc:	60da      	str	r2, [r3, #12]
 80003be:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI1)
 80003c0:	687b      	ldr	r3, [r7, #4]
 80003c2:	681b      	ldr	r3, [r3, #0]
 80003c4:	4a18      	ldr	r2, [pc, #96]	@ (8000428 <HAL_SPI_MspInit+0x80>)
 80003c6:	4293      	cmp	r3, r2
 80003c8:	d12a      	bne.n	8000420 <HAL_SPI_MspInit+0x78>
  {
    /* USER CODE BEGIN SPI1_MspInit 0 */

    /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 80003ca:	f44f 5080 	mov.w	r0, #4096	@ 0x1000
 80003ce:	f7ff ffcd 	bl	800036c <LL_APB2_GRP1_EnableClock>

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80003d2:	2001      	movs	r0, #1
 80003d4:	f7ff ffb2 	bl	800033c <LL_AHB2_GRP1_EnableClock>
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80003d8:	2002      	movs	r0, #2
 80003da:	f7ff ffaf 	bl	800033c <LL_AHB2_GRP1_EnableClock>
    /**SPI1 GPIO Configuration
    PA1     ------> SPI1_SCK
    PA7     ------> SPI1_MOSI
    PB4     ------> SPI1_MISO
    */
    GPIO_InitStruct.Pin = GPIO_PIN_1|GPIO_PIN_7;
 80003de:	2382      	movs	r3, #130	@ 0x82
 80003e0:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80003e2:	2302      	movs	r3, #2
 80003e4:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80003e6:	2300      	movs	r3, #0
 80003e8:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80003ea:	2300      	movs	r3, #0
 80003ec:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 80003ee:	2305      	movs	r3, #5
 80003f0:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80003f2:	f107 030c 	add.w	r3, r7, #12
 80003f6:	4619      	mov	r1, r3
 80003f8:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80003fc:	f000 f9cc 	bl	8000798 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_4;
 8000400:	2310      	movs	r3, #16
 8000402:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000404:	2302      	movs	r3, #2
 8000406:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000408:	2300      	movs	r3, #0
 800040a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800040c:	2300      	movs	r3, #0
 800040e:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8000410:	2305      	movs	r3, #5
 8000412:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000414:	f107 030c 	add.w	r3, r7, #12
 8000418:	4619      	mov	r1, r3
 800041a:	4804      	ldr	r0, [pc, #16]	@ (800042c <HAL_SPI_MspInit+0x84>)
 800041c:	f000 f9bc 	bl	8000798 <HAL_GPIO_Init>

    /* USER CODE END SPI1_MspInit 1 */

  }

}
 8000420:	bf00      	nop
 8000422:	3720      	adds	r7, #32
 8000424:	46bd      	mov	sp, r7
 8000426:	bd80      	pop	{r7, pc}
 8000428:	40013000 	.word	0x40013000
 800042c:	48000400 	.word	0x48000400

08000430 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000430:	b480      	push	{r7}
 8000432:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8000434:	bf00      	nop
 8000436:	e7fd      	b.n	8000434 <NMI_Handler+0x4>

08000438 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000438:	b480      	push	{r7}
 800043a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800043c:	bf00      	nop
 800043e:	e7fd      	b.n	800043c <HardFault_Handler+0x4>

08000440 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000440:	b480      	push	{r7}
 8000442:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000444:	bf00      	nop
 8000446:	e7fd      	b.n	8000444 <MemManage_Handler+0x4>

08000448 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000448:	b480      	push	{r7}
 800044a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800044c:	bf00      	nop
 800044e:	e7fd      	b.n	800044c <BusFault_Handler+0x4>

08000450 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000450:	b480      	push	{r7}
 8000452:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000454:	bf00      	nop
 8000456:	e7fd      	b.n	8000454 <UsageFault_Handler+0x4>

08000458 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000458:	b480      	push	{r7}
 800045a:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 800045c:	bf00      	nop
 800045e:	46bd      	mov	sp, r7
 8000460:	bc80      	pop	{r7}
 8000462:	4770      	bx	lr

08000464 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000464:	b480      	push	{r7}
 8000466:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000468:	bf00      	nop
 800046a:	46bd      	mov	sp, r7
 800046c:	bc80      	pop	{r7}
 800046e:	4770      	bx	lr

08000470 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000470:	b480      	push	{r7}
 8000472:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000474:	bf00      	nop
 8000476:	46bd      	mov	sp, r7
 8000478:	bc80      	pop	{r7}
 800047a:	4770      	bx	lr

0800047c <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 800047c:	b580      	push	{r7, lr}
 800047e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000480:	f000 f88c 	bl	800059c <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000484:	bf00      	nop
 8000486:	bd80      	pop	{r7, pc}

08000488 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8000488:	b480      	push	{r7}
 800048a:	af00      	add	r7, sp, #0

  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << (10UL*2UL))|(3UL << (11UL*2UL)));  /* set CP10 and CP11 Full Access */
#endif
}
 800048c:	bf00      	nop
 800048e:	46bd      	mov	sp, r7
 8000490:	bc80      	pop	{r7}
 8000492:	4770      	bx	lr

08000494 <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8000494:	480d      	ldr	r0, [pc, #52]	@ (80004cc <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 8000496:	4685      	mov	sp, r0

/* Call the clock system initialization function.*/
  bl  SystemInit
 8000498:	f7ff fff6 	bl	8000488 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 800049c:	480c      	ldr	r0, [pc, #48]	@ (80004d0 <LoopForever+0x6>)
  ldr r1, =_edata
 800049e:	490d      	ldr	r1, [pc, #52]	@ (80004d4 <LoopForever+0xa>)
  ldr r2, =_sidata
 80004a0:	4a0d      	ldr	r2, [pc, #52]	@ (80004d8 <LoopForever+0xe>)
  movs r3, #0
 80004a2:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80004a4:	e002      	b.n	80004ac <LoopCopyDataInit>

080004a6 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80004a6:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80004a8:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80004aa:	3304      	adds	r3, #4

080004ac <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80004ac:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80004ae:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80004b0:	d3f9      	bcc.n	80004a6 <CopyDataInit>

/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80004b2:	4a0a      	ldr	r2, [pc, #40]	@ (80004dc <LoopForever+0x12>)
  ldr r4, =_ebss
 80004b4:	4c0a      	ldr	r4, [pc, #40]	@ (80004e0 <LoopForever+0x16>)
  movs r3, #0
 80004b6:	2300      	movs	r3, #0
  b LoopFillZerobss
 80004b8:	e001      	b.n	80004be <LoopFillZerobss>

080004ba <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80004ba:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80004bc:	3204      	adds	r2, #4

080004be <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80004be:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80004c0:	d3fb      	bcc.n	80004ba <FillZerobss>

/* Call static constructors */
  bl __libc_init_array
 80004c2:	f001 fca3 	bl	8001e0c <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 80004c6:	f7ff fe6f 	bl	80001a8 <main>

080004ca <LoopForever>:

LoopForever:
    b LoopForever
 80004ca:	e7fe      	b.n	80004ca <LoopForever>
  ldr   r0, =_estack
 80004cc:	20010000 	.word	0x20010000
  ldr r0, =_sdata
 80004d0:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80004d4:	2000000c 	.word	0x2000000c
  ldr r2, =_sidata
 80004d8:	08001f10 	.word	0x08001f10
  ldr r2, =_sbss
 80004dc:	2000000c 	.word	0x2000000c
  ldr r4, =_ebss
 80004e0:	20000090 	.word	0x20000090

080004e4 <ADC_IRQHandler>:
 * @retval : None
*/
  .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 80004e4:	e7fe      	b.n	80004e4 <ADC_IRQHandler>
	...

080004e8 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80004e8:	b580      	push	{r7, lr}
 80004ea:	b082      	sub	sp, #8
 80004ec:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 80004ee:	2300      	movs	r3, #0
 80004f0:	71fb      	strb	r3, [r7, #7]
#endif /* PREFETCH_ENABLE */

#ifdef CORE_CM0PLUS
#else
  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80004f2:	2003      	movs	r0, #3
 80004f4:	f000 f91e 	bl	8000734 <HAL_NVIC_SetPriorityGrouping>

  /* Update the SystemCoreClock global variable */
#if defined(DUAL_CORE) && defined(CORE_CM0PLUS)
  SystemCoreClock = HAL_RCC_GetHCLK2Freq();
#else
  SystemCoreClock = HAL_RCC_GetHCLKFreq();
 80004f8:	f001 fae6 	bl	8001ac8 <HAL_RCC_GetHCLKFreq>
 80004fc:	4603      	mov	r3, r0
 80004fe:	4a09      	ldr	r2, [pc, #36]	@ (8000524 <HAL_Init+0x3c>)
 8000500:	6013      	str	r3, [r2, #0]
#endif

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8000502:	200f      	movs	r0, #15
 8000504:	f000 f810 	bl	8000528 <HAL_InitTick>
 8000508:	4603      	mov	r3, r0
 800050a:	2b00      	cmp	r3, #0
 800050c:	d002      	beq.n	8000514 <HAL_Init+0x2c>
  {
    status = HAL_ERROR;
 800050e:	2301      	movs	r3, #1
 8000510:	71fb      	strb	r3, [r7, #7]
 8000512:	e001      	b.n	8000518 <HAL_Init+0x30>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8000514:	f7ff ff42 	bl	800039c <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8000518:	79fb      	ldrb	r3, [r7, #7]
}
 800051a:	4618      	mov	r0, r3
 800051c:	3708      	adds	r7, #8
 800051e:	46bd      	mov	sp, r7
 8000520:	bd80      	pop	{r7, pc}
 8000522:	bf00      	nop
 8000524:	20000000 	.word	0x20000000

08000528 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000528:	b580      	push	{r7, lr}
 800052a:	b084      	sub	sp, #16
 800052c:	af00      	add	r7, sp, #0
 800052e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 8000530:	2300      	movs	r3, #0
 8000532:	73fb      	strb	r3, [r7, #15]

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that don't take the value zero)*/
  if ((uint32_t)uwTickFreq != 0U)
 8000534:	4b17      	ldr	r3, [pc, #92]	@ (8000594 <HAL_InitTick+0x6c>)
 8000536:	781b      	ldrb	r3, [r3, #0]
 8000538:	2b00      	cmp	r3, #0
 800053a:	d024      	beq.n	8000586 <HAL_InitTick+0x5e>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
#ifdef CORE_CM0PLUS
    if (HAL_SYSTICK_Config(HAL_RCC_GetHCLK2Freq() / (1000U / (uint32_t)uwTickFreq)) == 0U)
#else
    if (HAL_SYSTICK_Config(HAL_RCC_GetHCLKFreq() / (1000U / (uint32_t)uwTickFreq)) == 0U)
 800053c:	f001 fac4 	bl	8001ac8 <HAL_RCC_GetHCLKFreq>
 8000540:	4602      	mov	r2, r0
 8000542:	4b14      	ldr	r3, [pc, #80]	@ (8000594 <HAL_InitTick+0x6c>)
 8000544:	781b      	ldrb	r3, [r3, #0]
 8000546:	4619      	mov	r1, r3
 8000548:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 800054c:	fbb3 f3f1 	udiv	r3, r3, r1
 8000550:	fbb2 f3f3 	udiv	r3, r2, r3
 8000554:	4618      	mov	r0, r3
 8000556:	f000 f912 	bl	800077e <HAL_SYSTICK_Config>
 800055a:	4603      	mov	r3, r0
 800055c:	2b00      	cmp	r3, #0
 800055e:	d10f      	bne.n	8000580 <HAL_InitTick+0x58>
#endif
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000560:	687b      	ldr	r3, [r7, #4]
 8000562:	2b0f      	cmp	r3, #15
 8000564:	d809      	bhi.n	800057a <HAL_InitTick+0x52>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000566:	2200      	movs	r2, #0
 8000568:	6879      	ldr	r1, [r7, #4]
 800056a:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800056e:	f000 f8ec 	bl	800074a <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8000572:	4a09      	ldr	r2, [pc, #36]	@ (8000598 <HAL_InitTick+0x70>)
 8000574:	687b      	ldr	r3, [r7, #4]
 8000576:	6013      	str	r3, [r2, #0]
 8000578:	e007      	b.n	800058a <HAL_InitTick+0x62>
      }
      else
      {
        status = HAL_ERROR;
 800057a:	2301      	movs	r3, #1
 800057c:	73fb      	strb	r3, [r7, #15]
 800057e:	e004      	b.n	800058a <HAL_InitTick+0x62>
      }
    }
    else
    {
      status = HAL_ERROR;
 8000580:	2301      	movs	r3, #1
 8000582:	73fb      	strb	r3, [r7, #15]
 8000584:	e001      	b.n	800058a <HAL_InitTick+0x62>
    }
  }
  else
  {
    status = HAL_ERROR;
 8000586:	2301      	movs	r3, #1
 8000588:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 800058a:	7bfb      	ldrb	r3, [r7, #15]
}
 800058c:	4618      	mov	r0, r3
 800058e:	3710      	adds	r7, #16
 8000590:	46bd      	mov	sp, r7
 8000592:	bd80      	pop	{r7, pc}
 8000594:	20000008 	.word	0x20000008
 8000598:	20000004 	.word	0x20000004

0800059c <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 800059c:	b480      	push	{r7}
 800059e:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 80005a0:	4b05      	ldr	r3, [pc, #20]	@ (80005b8 <HAL_IncTick+0x1c>)
 80005a2:	781b      	ldrb	r3, [r3, #0]
 80005a4:	461a      	mov	r2, r3
 80005a6:	4b05      	ldr	r3, [pc, #20]	@ (80005bc <HAL_IncTick+0x20>)
 80005a8:	681b      	ldr	r3, [r3, #0]
 80005aa:	4413      	add	r3, r2
 80005ac:	4a03      	ldr	r2, [pc, #12]	@ (80005bc <HAL_IncTick+0x20>)
 80005ae:	6013      	str	r3, [r2, #0]
}
 80005b0:	bf00      	nop
 80005b2:	46bd      	mov	sp, r7
 80005b4:	bc80      	pop	{r7}
 80005b6:	4770      	bx	lr
 80005b8:	20000008 	.word	0x20000008
 80005bc:	2000008c 	.word	0x2000008c

080005c0 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80005c0:	b480      	push	{r7}
 80005c2:	af00      	add	r7, sp, #0
  return uwTick;
 80005c4:	4b02      	ldr	r3, [pc, #8]	@ (80005d0 <HAL_GetTick+0x10>)
 80005c6:	681b      	ldr	r3, [r3, #0]
}
 80005c8:	4618      	mov	r0, r3
 80005ca:	46bd      	mov	sp, r7
 80005cc:	bc80      	pop	{r7}
 80005ce:	4770      	bx	lr
 80005d0:	2000008c 	.word	0x2000008c

080005d4 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80005d4:	b480      	push	{r7}
 80005d6:	b085      	sub	sp, #20
 80005d8:	af00      	add	r7, sp, #0
 80005da:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80005dc:	687b      	ldr	r3, [r7, #4]
 80005de:	f003 0307 	and.w	r3, r3, #7
 80005e2:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80005e4:	4b0c      	ldr	r3, [pc, #48]	@ (8000618 <__NVIC_SetPriorityGrouping+0x44>)
 80005e6:	68db      	ldr	r3, [r3, #12]
 80005e8:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80005ea:	68ba      	ldr	r2, [r7, #8]
 80005ec:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 80005f0:	4013      	ands	r3, r2
 80005f2:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80005f4:	68fb      	ldr	r3, [r7, #12]
 80005f6:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80005f8:	68bb      	ldr	r3, [r7, #8]
 80005fa:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80005fc:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8000600:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8000604:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8000606:	4a04      	ldr	r2, [pc, #16]	@ (8000618 <__NVIC_SetPriorityGrouping+0x44>)
 8000608:	68bb      	ldr	r3, [r7, #8]
 800060a:	60d3      	str	r3, [r2, #12]
}
 800060c:	bf00      	nop
 800060e:	3714      	adds	r7, #20
 8000610:	46bd      	mov	sp, r7
 8000612:	bc80      	pop	{r7}
 8000614:	4770      	bx	lr
 8000616:	bf00      	nop
 8000618:	e000ed00 	.word	0xe000ed00

0800061c <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 800061c:	b480      	push	{r7}
 800061e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000620:	4b04      	ldr	r3, [pc, #16]	@ (8000634 <__NVIC_GetPriorityGrouping+0x18>)
 8000622:	68db      	ldr	r3, [r3, #12]
 8000624:	0a1b      	lsrs	r3, r3, #8
 8000626:	f003 0307 	and.w	r3, r3, #7
}
 800062a:	4618      	mov	r0, r3
 800062c:	46bd      	mov	sp, r7
 800062e:	bc80      	pop	{r7}
 8000630:	4770      	bx	lr
 8000632:	bf00      	nop
 8000634:	e000ed00 	.word	0xe000ed00

08000638 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000638:	b480      	push	{r7}
 800063a:	b083      	sub	sp, #12
 800063c:	af00      	add	r7, sp, #0
 800063e:	4603      	mov	r3, r0
 8000640:	6039      	str	r1, [r7, #0]
 8000642:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000644:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000648:	2b00      	cmp	r3, #0
 800064a:	db0a      	blt.n	8000662 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800064c:	683b      	ldr	r3, [r7, #0]
 800064e:	b2da      	uxtb	r2, r3
 8000650:	490c      	ldr	r1, [pc, #48]	@ (8000684 <__NVIC_SetPriority+0x4c>)
 8000652:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000656:	0112      	lsls	r2, r2, #4
 8000658:	b2d2      	uxtb	r2, r2
 800065a:	440b      	add	r3, r1
 800065c:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8000660:	e00a      	b.n	8000678 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000662:	683b      	ldr	r3, [r7, #0]
 8000664:	b2da      	uxtb	r2, r3
 8000666:	4908      	ldr	r1, [pc, #32]	@ (8000688 <__NVIC_SetPriority+0x50>)
 8000668:	79fb      	ldrb	r3, [r7, #7]
 800066a:	f003 030f 	and.w	r3, r3, #15
 800066e:	3b04      	subs	r3, #4
 8000670:	0112      	lsls	r2, r2, #4
 8000672:	b2d2      	uxtb	r2, r2
 8000674:	440b      	add	r3, r1
 8000676:	761a      	strb	r2, [r3, #24]
}
 8000678:	bf00      	nop
 800067a:	370c      	adds	r7, #12
 800067c:	46bd      	mov	sp, r7
 800067e:	bc80      	pop	{r7}
 8000680:	4770      	bx	lr
 8000682:	bf00      	nop
 8000684:	e000e100 	.word	0xe000e100
 8000688:	e000ed00 	.word	0xe000ed00

0800068c <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800068c:	b480      	push	{r7}
 800068e:	b089      	sub	sp, #36	@ 0x24
 8000690:	af00      	add	r7, sp, #0
 8000692:	60f8      	str	r0, [r7, #12]
 8000694:	60b9      	str	r1, [r7, #8]
 8000696:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8000698:	68fb      	ldr	r3, [r7, #12]
 800069a:	f003 0307 	and.w	r3, r3, #7
 800069e:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80006a0:	69fb      	ldr	r3, [r7, #28]
 80006a2:	f1c3 0307 	rsb	r3, r3, #7
 80006a6:	2b04      	cmp	r3, #4
 80006a8:	bf28      	it	cs
 80006aa:	2304      	movcs	r3, #4
 80006ac:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80006ae:	69fb      	ldr	r3, [r7, #28]
 80006b0:	3304      	adds	r3, #4
 80006b2:	2b06      	cmp	r3, #6
 80006b4:	d902      	bls.n	80006bc <NVIC_EncodePriority+0x30>
 80006b6:	69fb      	ldr	r3, [r7, #28]
 80006b8:	3b03      	subs	r3, #3
 80006ba:	e000      	b.n	80006be <NVIC_EncodePriority+0x32>
 80006bc:	2300      	movs	r3, #0
 80006be:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80006c0:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 80006c4:	69bb      	ldr	r3, [r7, #24]
 80006c6:	fa02 f303 	lsl.w	r3, r2, r3
 80006ca:	43da      	mvns	r2, r3
 80006cc:	68bb      	ldr	r3, [r7, #8]
 80006ce:	401a      	ands	r2, r3
 80006d0:	697b      	ldr	r3, [r7, #20]
 80006d2:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80006d4:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 80006d8:	697b      	ldr	r3, [r7, #20]
 80006da:	fa01 f303 	lsl.w	r3, r1, r3
 80006de:	43d9      	mvns	r1, r3
 80006e0:	687b      	ldr	r3, [r7, #4]
 80006e2:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80006e4:	4313      	orrs	r3, r2
         );
}
 80006e6:	4618      	mov	r0, r3
 80006e8:	3724      	adds	r7, #36	@ 0x24
 80006ea:	46bd      	mov	sp, r7
 80006ec:	bc80      	pop	{r7}
 80006ee:	4770      	bx	lr

080006f0 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80006f0:	b580      	push	{r7, lr}
 80006f2:	b082      	sub	sp, #8
 80006f4:	af00      	add	r7, sp, #0
 80006f6:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80006f8:	687b      	ldr	r3, [r7, #4]
 80006fa:	3b01      	subs	r3, #1
 80006fc:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8000700:	d301      	bcc.n	8000706 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8000702:	2301      	movs	r3, #1
 8000704:	e00f      	b.n	8000726 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8000706:	4a0a      	ldr	r2, [pc, #40]	@ (8000730 <SysTick_Config+0x40>)
 8000708:	687b      	ldr	r3, [r7, #4]
 800070a:	3b01      	subs	r3, #1
 800070c:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800070e:	210f      	movs	r1, #15
 8000710:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8000714:	f7ff ff90 	bl	8000638 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8000718:	4b05      	ldr	r3, [pc, #20]	@ (8000730 <SysTick_Config+0x40>)
 800071a:	2200      	movs	r2, #0
 800071c:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800071e:	4b04      	ldr	r3, [pc, #16]	@ (8000730 <SysTick_Config+0x40>)
 8000720:	2207      	movs	r2, #7
 8000722:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8000724:	2300      	movs	r3, #0
}
 8000726:	4618      	mov	r0, r3
 8000728:	3708      	adds	r7, #8
 800072a:	46bd      	mov	sp, r7
 800072c:	bd80      	pop	{r7, pc}
 800072e:	bf00      	nop
 8000730:	e000e010 	.word	0xe000e010

08000734 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000734:	b580      	push	{r7, lr}
 8000736:	b082      	sub	sp, #8
 8000738:	af00      	add	r7, sp, #0
 800073a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 800073c:	6878      	ldr	r0, [r7, #4]
 800073e:	f7ff ff49 	bl	80005d4 <__NVIC_SetPriorityGrouping>
}
 8000742:	bf00      	nop
 8000744:	3708      	adds	r7, #8
 8000746:	46bd      	mov	sp, r7
 8000748:	bd80      	pop	{r7, pc}

0800074a <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800074a:	b580      	push	{r7, lr}
 800074c:	b086      	sub	sp, #24
 800074e:	af00      	add	r7, sp, #0
 8000750:	4603      	mov	r3, r0
 8000752:	60b9      	str	r1, [r7, #8]
 8000754:	607a      	str	r2, [r7, #4]
 8000756:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8000758:	f7ff ff60 	bl	800061c <__NVIC_GetPriorityGrouping>
 800075c:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800075e:	687a      	ldr	r2, [r7, #4]
 8000760:	68b9      	ldr	r1, [r7, #8]
 8000762:	6978      	ldr	r0, [r7, #20]
 8000764:	f7ff ff92 	bl	800068c <NVIC_EncodePriority>
 8000768:	4602      	mov	r2, r0
 800076a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800076e:	4611      	mov	r1, r2
 8000770:	4618      	mov	r0, r3
 8000772:	f7ff ff61 	bl	8000638 <__NVIC_SetPriority>
}
 8000776:	bf00      	nop
 8000778:	3718      	adds	r7, #24
 800077a:	46bd      	mov	sp, r7
 800077c:	bd80      	pop	{r7, pc}

0800077e <HAL_SYSTICK_Config>:
  * @param TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800077e:	b580      	push	{r7, lr}
 8000780:	b082      	sub	sp, #8
 8000782:	af00      	add	r7, sp, #0
 8000784:	6078      	str	r0, [r7, #4]
  return SysTick_Config(TicksNumb);
 8000786:	6878      	ldr	r0, [r7, #4]
 8000788:	f7ff ffb2 	bl	80006f0 <SysTick_Config>
 800078c:	4603      	mov	r3, r0
}
 800078e:	4618      	mov	r0, r3
 8000790:	3708      	adds	r7, #8
 8000792:	46bd      	mov	sp, r7
 8000794:	bd80      	pop	{r7, pc}
	...

08000798 <HAL_GPIO_Init>:
  * @param GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, const GPIO_InitTypeDef *GPIO_Init)
{
 8000798:	b480      	push	{r7}
 800079a:	b087      	sub	sp, #28
 800079c:	af00      	add	r7, sp, #0
 800079e:	6078      	str	r0, [r7, #4]
 80007a0:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 80007a2:	2300      	movs	r3, #0
 80007a4:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80007a6:	e140      	b.n	8000a2a <HAL_GPIO_Init+0x292>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 80007a8:	683b      	ldr	r3, [r7, #0]
 80007aa:	681a      	ldr	r2, [r3, #0]
 80007ac:	2101      	movs	r1, #1
 80007ae:	697b      	ldr	r3, [r7, #20]
 80007b0:	fa01 f303 	lsl.w	r3, r1, r3
 80007b4:	4013      	ands	r3, r2
 80007b6:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 80007b8:	68fb      	ldr	r3, [r7, #12]
 80007ba:	2b00      	cmp	r3, #0
 80007bc:	f000 8132 	beq.w	8000a24 <HAL_GPIO_Init+0x28c>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 80007c0:	683b      	ldr	r3, [r7, #0]
 80007c2:	685b      	ldr	r3, [r3, #4]
 80007c4:	f003 0303 	and.w	r3, r3, #3
 80007c8:	2b01      	cmp	r3, #1
 80007ca:	d005      	beq.n	80007d8 <HAL_GPIO_Init+0x40>
 80007cc:	683b      	ldr	r3, [r7, #0]
 80007ce:	685b      	ldr	r3, [r3, #4]
 80007d0:	f003 0303 	and.w	r3, r3, #3
 80007d4:	2b02      	cmp	r3, #2
 80007d6:	d130      	bne.n	800083a <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 80007d8:	687b      	ldr	r3, [r7, #4]
 80007da:	689b      	ldr	r3, [r3, #8]
 80007dc:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 80007de:	697b      	ldr	r3, [r7, #20]
 80007e0:	005b      	lsls	r3, r3, #1
 80007e2:	2203      	movs	r2, #3
 80007e4:	fa02 f303 	lsl.w	r3, r2, r3
 80007e8:	43db      	mvns	r3, r3
 80007ea:	693a      	ldr	r2, [r7, #16]
 80007ec:	4013      	ands	r3, r2
 80007ee:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2U));
 80007f0:	683b      	ldr	r3, [r7, #0]
 80007f2:	68da      	ldr	r2, [r3, #12]
 80007f4:	697b      	ldr	r3, [r7, #20]
 80007f6:	005b      	lsls	r3, r3, #1
 80007f8:	fa02 f303 	lsl.w	r3, r2, r3
 80007fc:	693a      	ldr	r2, [r7, #16]
 80007fe:	4313      	orrs	r3, r2
 8000800:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8000802:	687b      	ldr	r3, [r7, #4]
 8000804:	693a      	ldr	r2, [r7, #16]
 8000806:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8000808:	687b      	ldr	r3, [r7, #4]
 800080a:	685b      	ldr	r3, [r3, #4]
 800080c:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 800080e:	2201      	movs	r2, #1
 8000810:	697b      	ldr	r3, [r7, #20]
 8000812:	fa02 f303 	lsl.w	r3, r2, r3
 8000816:	43db      	mvns	r3, r3
 8000818:	693a      	ldr	r2, [r7, #16]
 800081a:	4013      	ands	r3, r2
 800081c:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 800081e:	683b      	ldr	r3, [r7, #0]
 8000820:	685b      	ldr	r3, [r3, #4]
 8000822:	091b      	lsrs	r3, r3, #4
 8000824:	f003 0201 	and.w	r2, r3, #1
 8000828:	697b      	ldr	r3, [r7, #20]
 800082a:	fa02 f303 	lsl.w	r3, r2, r3
 800082e:	693a      	ldr	r2, [r7, #16]
 8000830:	4313      	orrs	r3, r2
 8000832:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8000834:	687b      	ldr	r3, [r7, #4]
 8000836:	693a      	ldr	r2, [r7, #16]
 8000838:	605a      	str	r2, [r3, #4]
      }

      /* Activate the Pull-up or Pull down resistor for the current IO */
      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 800083a:	683b      	ldr	r3, [r7, #0]
 800083c:	685b      	ldr	r3, [r3, #4]
 800083e:	f003 0303 	and.w	r3, r3, #3
 8000842:	2b03      	cmp	r3, #3
 8000844:	d017      	beq.n	8000876 <HAL_GPIO_Init+0xde>
      {
        temp = GPIOx->PUPDR;
 8000846:	687b      	ldr	r3, [r7, #4]
 8000848:	68db      	ldr	r3, [r3, #12]
 800084a:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 800084c:	697b      	ldr	r3, [r7, #20]
 800084e:	005b      	lsls	r3, r3, #1
 8000850:	2203      	movs	r2, #3
 8000852:	fa02 f303 	lsl.w	r3, r2, r3
 8000856:	43db      	mvns	r3, r3
 8000858:	693a      	ldr	r2, [r7, #16]
 800085a:	4013      	ands	r3, r2
 800085c:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 800085e:	683b      	ldr	r3, [r7, #0]
 8000860:	689a      	ldr	r2, [r3, #8]
 8000862:	697b      	ldr	r3, [r7, #20]
 8000864:	005b      	lsls	r3, r3, #1
 8000866:	fa02 f303 	lsl.w	r3, r2, r3
 800086a:	693a      	ldr	r2, [r7, #16]
 800086c:	4313      	orrs	r3, r2
 800086e:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8000870:	687b      	ldr	r3, [r7, #4]
 8000872:	693a      	ldr	r2, [r7, #16]
 8000874:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8000876:	683b      	ldr	r3, [r7, #0]
 8000878:	685b      	ldr	r3, [r3, #4]
 800087a:	f003 0303 	and.w	r3, r3, #3
 800087e:	2b02      	cmp	r3, #2
 8000880:	d123      	bne.n	80008ca <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8000882:	697b      	ldr	r3, [r7, #20]
 8000884:	08da      	lsrs	r2, r3, #3
 8000886:	687b      	ldr	r3, [r7, #4]
 8000888:	3208      	adds	r2, #8
 800088a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800088e:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 8000890:	697b      	ldr	r3, [r7, #20]
 8000892:	f003 0307 	and.w	r3, r3, #7
 8000896:	009b      	lsls	r3, r3, #2
 8000898:	220f      	movs	r2, #15
 800089a:	fa02 f303 	lsl.w	r3, r2, r3
 800089e:	43db      	mvns	r3, r3
 80008a0:	693a      	ldr	r2, [r7, #16]
 80008a2:	4013      	ands	r3, r2
 80008a4:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 80008a6:	683b      	ldr	r3, [r7, #0]
 80008a8:	691a      	ldr	r2, [r3, #16]
 80008aa:	697b      	ldr	r3, [r7, #20]
 80008ac:	f003 0307 	and.w	r3, r3, #7
 80008b0:	009b      	lsls	r3, r3, #2
 80008b2:	fa02 f303 	lsl.w	r3, r2, r3
 80008b6:	693a      	ldr	r2, [r7, #16]
 80008b8:	4313      	orrs	r3, r2
 80008ba:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 80008bc:	697b      	ldr	r3, [r7, #20]
 80008be:	08da      	lsrs	r2, r3, #3
 80008c0:	687b      	ldr	r3, [r7, #4]
 80008c2:	3208      	adds	r2, #8
 80008c4:	6939      	ldr	r1, [r7, #16]
 80008c6:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80008ca:	687b      	ldr	r3, [r7, #4]
 80008cc:	681b      	ldr	r3, [r3, #0]
 80008ce:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 80008d0:	697b      	ldr	r3, [r7, #20]
 80008d2:	005b      	lsls	r3, r3, #1
 80008d4:	2203      	movs	r2, #3
 80008d6:	fa02 f303 	lsl.w	r3, r2, r3
 80008da:	43db      	mvns	r3, r3
 80008dc:	693a      	ldr	r2, [r7, #16]
 80008de:	4013      	ands	r3, r2
 80008e0:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80008e2:	683b      	ldr	r3, [r7, #0]
 80008e4:	685b      	ldr	r3, [r3, #4]
 80008e6:	f003 0203 	and.w	r2, r3, #3
 80008ea:	697b      	ldr	r3, [r7, #20]
 80008ec:	005b      	lsls	r3, r3, #1
 80008ee:	fa02 f303 	lsl.w	r3, r2, r3
 80008f2:	693a      	ldr	r2, [r7, #16]
 80008f4:	4313      	orrs	r3, r2
 80008f6:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 80008f8:	687b      	ldr	r3, [r7, #4]
 80008fa:	693a      	ldr	r2, [r7, #16]
 80008fc:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 80008fe:	683b      	ldr	r3, [r7, #0]
 8000900:	685b      	ldr	r3, [r3, #4]
 8000902:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8000906:	2b00      	cmp	r3, #0
 8000908:	f000 808c 	beq.w	8000a24 <HAL_GPIO_Init+0x28c>
      {
        temp = SYSCFG->EXTICR[position >> 2u];
 800090c:	4a4e      	ldr	r2, [pc, #312]	@ (8000a48 <HAL_GPIO_Init+0x2b0>)
 800090e:	697b      	ldr	r3, [r7, #20]
 8000910:	089b      	lsrs	r3, r3, #2
 8000912:	3302      	adds	r3, #2
 8000914:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000918:	613b      	str	r3, [r7, #16]
        temp &= ~(0x07uL << (4U * (position & 0x03U)));
 800091a:	697b      	ldr	r3, [r7, #20]
 800091c:	f003 0303 	and.w	r3, r3, #3
 8000920:	009b      	lsls	r3, r3, #2
 8000922:	2207      	movs	r2, #7
 8000924:	fa02 f303 	lsl.w	r3, r2, r3
 8000928:	43db      	mvns	r3, r3
 800092a:	693a      	ldr	r2, [r7, #16]
 800092c:	4013      	ands	r3, r2
 800092e:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 8000930:	687b      	ldr	r3, [r7, #4]
 8000932:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 8000936:	d00d      	beq.n	8000954 <HAL_GPIO_Init+0x1bc>
 8000938:	687b      	ldr	r3, [r7, #4]
 800093a:	4a44      	ldr	r2, [pc, #272]	@ (8000a4c <HAL_GPIO_Init+0x2b4>)
 800093c:	4293      	cmp	r3, r2
 800093e:	d007      	beq.n	8000950 <HAL_GPIO_Init+0x1b8>
 8000940:	687b      	ldr	r3, [r7, #4]
 8000942:	4a43      	ldr	r2, [pc, #268]	@ (8000a50 <HAL_GPIO_Init+0x2b8>)
 8000944:	4293      	cmp	r3, r2
 8000946:	d101      	bne.n	800094c <HAL_GPIO_Init+0x1b4>
 8000948:	2302      	movs	r3, #2
 800094a:	e004      	b.n	8000956 <HAL_GPIO_Init+0x1be>
 800094c:	2307      	movs	r3, #7
 800094e:	e002      	b.n	8000956 <HAL_GPIO_Init+0x1be>
 8000950:	2301      	movs	r3, #1
 8000952:	e000      	b.n	8000956 <HAL_GPIO_Init+0x1be>
 8000954:	2300      	movs	r3, #0
 8000956:	697a      	ldr	r2, [r7, #20]
 8000958:	f002 0203 	and.w	r2, r2, #3
 800095c:	0092      	lsls	r2, r2, #2
 800095e:	4093      	lsls	r3, r2
 8000960:	693a      	ldr	r2, [r7, #16]
 8000962:	4313      	orrs	r3, r2
 8000964:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 8000966:	4938      	ldr	r1, [pc, #224]	@ (8000a48 <HAL_GPIO_Init+0x2b0>)
 8000968:	697b      	ldr	r3, [r7, #20]
 800096a:	089b      	lsrs	r3, r3, #2
 800096c:	3302      	adds	r3, #2
 800096e:	693a      	ldr	r2, [r7, #16]
 8000970:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8000974:	4b37      	ldr	r3, [pc, #220]	@ (8000a54 <HAL_GPIO_Init+0x2bc>)
 8000976:	681b      	ldr	r3, [r3, #0]
 8000978:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800097a:	68fb      	ldr	r3, [r7, #12]
 800097c:	43db      	mvns	r3, r3
 800097e:	693a      	ldr	r2, [r7, #16]
 8000980:	4013      	ands	r3, r2
 8000982:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8000984:	683b      	ldr	r3, [r7, #0]
 8000986:	685b      	ldr	r3, [r3, #4]
 8000988:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800098c:	2b00      	cmp	r3, #0
 800098e:	d003      	beq.n	8000998 <HAL_GPIO_Init+0x200>
        {
          temp |= iocurrent;
 8000990:	693a      	ldr	r2, [r7, #16]
 8000992:	68fb      	ldr	r3, [r7, #12]
 8000994:	4313      	orrs	r3, r2
 8000996:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8000998:	4a2e      	ldr	r2, [pc, #184]	@ (8000a54 <HAL_GPIO_Init+0x2bc>)
 800099a:	693b      	ldr	r3, [r7, #16]
 800099c:	6013      	str	r3, [r2, #0]

        temp = EXTI->FTSR1;
 800099e:	4b2d      	ldr	r3, [pc, #180]	@ (8000a54 <HAL_GPIO_Init+0x2bc>)
 80009a0:	685b      	ldr	r3, [r3, #4]
 80009a2:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80009a4:	68fb      	ldr	r3, [r7, #12]
 80009a6:	43db      	mvns	r3, r3
 80009a8:	693a      	ldr	r2, [r7, #16]
 80009aa:	4013      	ands	r3, r2
 80009ac:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 80009ae:	683b      	ldr	r3, [r7, #0]
 80009b0:	685b      	ldr	r3, [r3, #4]
 80009b2:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80009b6:	2b00      	cmp	r3, #0
 80009b8:	d003      	beq.n	80009c2 <HAL_GPIO_Init+0x22a>
        {
          temp |= iocurrent;
 80009ba:	693a      	ldr	r2, [r7, #16]
 80009bc:	68fb      	ldr	r3, [r7, #12]
 80009be:	4313      	orrs	r3, r2
 80009c0:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 80009c2:	4a24      	ldr	r2, [pc, #144]	@ (8000a54 <HAL_GPIO_Init+0x2bc>)
 80009c4:	693b      	ldr	r3, [r7, #16]
 80009c6:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
#ifdef CORE_CM0PLUS
        temp = EXTI->C2IMR1;
#else
        temp = EXTI->IMR1;
 80009c8:	4b22      	ldr	r3, [pc, #136]	@ (8000a54 <HAL_GPIO_Init+0x2bc>)
 80009ca:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80009ce:	613b      	str	r3, [r7, #16]
#endif /* CORE_CM0PLUS */
        temp &= ~(iocurrent);
 80009d0:	68fb      	ldr	r3, [r7, #12]
 80009d2:	43db      	mvns	r3, r3
 80009d4:	693a      	ldr	r2, [r7, #16]
 80009d6:	4013      	ands	r3, r2
 80009d8:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 80009da:	683b      	ldr	r3, [r7, #0]
 80009dc:	685b      	ldr	r3, [r3, #4]
 80009de:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80009e2:	2b00      	cmp	r3, #0
 80009e4:	d003      	beq.n	80009ee <HAL_GPIO_Init+0x256>
        {
          temp |= iocurrent;
 80009e6:	693a      	ldr	r2, [r7, #16]
 80009e8:	68fb      	ldr	r3, [r7, #12]
 80009ea:	4313      	orrs	r3, r2
 80009ec:	613b      	str	r3, [r7, #16]
        }
#ifdef CORE_CM0PLUS
        EXTI->C2IMR1 = temp;
#else
        EXTI->IMR1 = temp;
 80009ee:	4a19      	ldr	r2, [pc, #100]	@ (8000a54 <HAL_GPIO_Init+0x2bc>)
 80009f0:	693b      	ldr	r3, [r7, #16]
 80009f2:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
#endif /* CORE_CM0PLUS */

#ifdef CORE_CM0PLUS
        temp = EXTI->C2EMR1;
#else
        temp = EXTI->EMR1;
 80009f6:	4b17      	ldr	r3, [pc, #92]	@ (8000a54 <HAL_GPIO_Init+0x2bc>)
 80009f8:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80009fc:	613b      	str	r3, [r7, #16]
#endif /* CORE_CM0PLUS */
        temp &= ~(iocurrent);
 80009fe:	68fb      	ldr	r3, [r7, #12]
 8000a00:	43db      	mvns	r3, r3
 8000a02:	693a      	ldr	r2, [r7, #16]
 8000a04:	4013      	ands	r3, r2
 8000a06:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8000a08:	683b      	ldr	r3, [r7, #0]
 8000a0a:	685b      	ldr	r3, [r3, #4]
 8000a0c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8000a10:	2b00      	cmp	r3, #0
 8000a12:	d003      	beq.n	8000a1c <HAL_GPIO_Init+0x284>
        {
          temp |= iocurrent;
 8000a14:	693a      	ldr	r2, [r7, #16]
 8000a16:	68fb      	ldr	r3, [r7, #12]
 8000a18:	4313      	orrs	r3, r2
 8000a1a:	613b      	str	r3, [r7, #16]
        }
#ifdef CORE_CM0PLUS
        EXTI->C2EMR1 = temp;
#else
        EXTI->EMR1 = temp;
 8000a1c:	4a0d      	ldr	r2, [pc, #52]	@ (8000a54 <HAL_GPIO_Init+0x2bc>)
 8000a1e:	693b      	ldr	r3, [r7, #16]
 8000a20:	f8c2 3084 	str.w	r3, [r2, #132]	@ 0x84
#endif /* CORE_CM0PLUS */
      }
    }

    position++;
 8000a24:	697b      	ldr	r3, [r7, #20]
 8000a26:	3301      	adds	r3, #1
 8000a28:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8000a2a:	683b      	ldr	r3, [r7, #0]
 8000a2c:	681a      	ldr	r2, [r3, #0]
 8000a2e:	697b      	ldr	r3, [r7, #20]
 8000a30:	fa22 f303 	lsr.w	r3, r2, r3
 8000a34:	2b00      	cmp	r3, #0
 8000a36:	f47f aeb7 	bne.w	80007a8 <HAL_GPIO_Init+0x10>
  }
}
 8000a3a:	bf00      	nop
 8000a3c:	bf00      	nop
 8000a3e:	371c      	adds	r7, #28
 8000a40:	46bd      	mov	sp, r7
 8000a42:	bc80      	pop	{r7}
 8000a44:	4770      	bx	lr
 8000a46:	bf00      	nop
 8000a48:	40010000 	.word	0x40010000
 8000a4c:	48000400 	.word	0x48000400
 8000a50:	48000800 	.word	0x48000800
 8000a54:	58000800 	.word	0x58000800

08000a58 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8000a58:	b480      	push	{r7}
 8000a5a:	b083      	sub	sp, #12
 8000a5c:	af00      	add	r7, sp, #0
 8000a5e:	6078      	str	r0, [r7, #4]
 8000a60:	460b      	mov	r3, r1
 8000a62:	807b      	strh	r3, [r7, #2]
 8000a64:	4613      	mov	r3, r2
 8000a66:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8000a68:	787b      	ldrb	r3, [r7, #1]
 8000a6a:	2b00      	cmp	r3, #0
 8000a6c:	d003      	beq.n	8000a76 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8000a6e:	887a      	ldrh	r2, [r7, #2]
 8000a70:	687b      	ldr	r3, [r7, #4]
 8000a72:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8000a74:	e002      	b.n	8000a7c <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8000a76:	887a      	ldrh	r2, [r7, #2]
 8000a78:	687b      	ldr	r3, [r7, #4]
 8000a7a:	629a      	str	r2, [r3, #40]	@ 0x28
}
 8000a7c:	bf00      	nop
 8000a7e:	370c      	adds	r7, #12
 8000a80:	46bd      	mov	sp, r7
 8000a82:	bc80      	pop	{r7}
 8000a84:	4770      	bx	lr
	...

08000a88 <HAL_PWR_EnableBkUpAccess>:
  * @note   LSEON bit that switches on and off the LSE crystal belongs as well to the
  *         backup domain.
  * @retval None
  */
void HAL_PWR_EnableBkUpAccess(void)
{
 8000a88:	b480      	push	{r7}
 8000a8a:	af00      	add	r7, sp, #0
  SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8000a8c:	4b04      	ldr	r3, [pc, #16]	@ (8000aa0 <HAL_PWR_EnableBkUpAccess+0x18>)
 8000a8e:	681b      	ldr	r3, [r3, #0]
 8000a90:	4a03      	ldr	r2, [pc, #12]	@ (8000aa0 <HAL_PWR_EnableBkUpAccess+0x18>)
 8000a92:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8000a96:	6013      	str	r3, [r2, #0]
}
 8000a98:	bf00      	nop
 8000a9a:	46bd      	mov	sp, r7
 8000a9c:	bc80      	pop	{r7}
 8000a9e:	4770      	bx	lr
 8000aa0:	58000400 	.word	0x58000400

08000aa4 <HAL_PWREx_GetVoltageRange>:
/**
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_SCALE1 or PWPWR_REGULATOR_VOLTAGE_SCALE2)
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 8000aa4:	b480      	push	{r7}
 8000aa6:	af00      	add	r7, sp, #0
  return (PWR->CR1 & PWR_CR1_VOS);
 8000aa8:	4b03      	ldr	r3, [pc, #12]	@ (8000ab8 <HAL_PWREx_GetVoltageRange+0x14>)
 8000aaa:	681b      	ldr	r3, [r3, #0]
 8000aac:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
}
 8000ab0:	4618      	mov	r0, r3
 8000ab2:	46bd      	mov	sp, r7
 8000ab4:	bc80      	pop	{r7}
 8000ab6:	4770      	bx	lr
 8000ab8:	58000400 	.word	0x58000400

08000abc <LL_PWR_IsEnabledBkUpAccess>:
  * @brief  Check if the backup domain is enabled
  * @rmtoll CR1          DBP           LL_PWR_IsEnabledBkUpAccess
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_PWR_IsEnabledBkUpAccess(void)
{
 8000abc:	b480      	push	{r7}
 8000abe:	af00      	add	r7, sp, #0
  return ((READ_BIT(PWR->CR1, PWR_CR1_DBP) == (PWR_CR1_DBP)) ? 1UL : 0UL);
 8000ac0:	4b06      	ldr	r3, [pc, #24]	@ (8000adc <LL_PWR_IsEnabledBkUpAccess+0x20>)
 8000ac2:	681b      	ldr	r3, [r3, #0]
 8000ac4:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8000ac8:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8000acc:	d101      	bne.n	8000ad2 <LL_PWR_IsEnabledBkUpAccess+0x16>
 8000ace:	2301      	movs	r3, #1
 8000ad0:	e000      	b.n	8000ad4 <LL_PWR_IsEnabledBkUpAccess+0x18>
 8000ad2:	2300      	movs	r3, #0
}
 8000ad4:	4618      	mov	r0, r3
 8000ad6:	46bd      	mov	sp, r7
 8000ad8:	bc80      	pop	{r7}
 8000ada:	4770      	bx	lr
 8000adc:	58000400 	.word	0x58000400

08000ae0 <LL_RCC_HSE_EnableTcxo>:
  * @note PB0 must be configured in analog mode prior enabling VDDTCXO supply
  * @rmtoll CR           HSEBYPPWR        LL_RCC_HSE_EnableTcxo
  * @retval None
  */
__STATIC_INLINE void LL_RCC_HSE_EnableTcxo(void)
{
 8000ae0:	b480      	push	{r7}
 8000ae2:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_HSEBYPPWR);
 8000ae4:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8000ae8:	681b      	ldr	r3, [r3, #0]
 8000aea:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8000aee:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8000af2:	6013      	str	r3, [r2, #0]
}
 8000af4:	bf00      	nop
 8000af6:	46bd      	mov	sp, r7
 8000af8:	bc80      	pop	{r7}
 8000afa:	4770      	bx	lr

08000afc <LL_RCC_HSE_DisableTcxo>:
  * @brief  Disable HSE VDDTCXO output on package pin PB0-VDDTCXO
  * @rmtoll CR           HSEBYPPWR        LL_RCC_HSE_DisableTcxo
  * @retval None
  */
__STATIC_INLINE void LL_RCC_HSE_DisableTcxo(void)
{
 8000afc:	b480      	push	{r7}
 8000afe:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->CR, RCC_CR_HSEBYPPWR);
 8000b00:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8000b04:	681b      	ldr	r3, [r3, #0]
 8000b06:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8000b0a:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 8000b0e:	6013      	str	r3, [r2, #0]
}
 8000b10:	bf00      	nop
 8000b12:	46bd      	mov	sp, r7
 8000b14:	bc80      	pop	{r7}
 8000b16:	4770      	bx	lr

08000b18 <LL_RCC_HSE_IsEnabledDiv2>:
  * @brief  Get HSE sysclk and pll prescaler  division by 2
  * @rmtoll CR           HSEPRE        LL_RCC_HSE_IsEnabledDiv2
  * @retval None
  */
__STATIC_INLINE uint32_t LL_RCC_HSE_IsEnabledDiv2(void)
{
 8000b18:	b480      	push	{r7}
 8000b1a:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CR, RCC_CR_HSEPRE) == (RCC_CR_HSEPRE)) ? 1UL : 0UL);
 8000b1c:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8000b20:	681b      	ldr	r3, [r3, #0]
 8000b22:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8000b26:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8000b2a:	d101      	bne.n	8000b30 <LL_RCC_HSE_IsEnabledDiv2+0x18>
 8000b2c:	2301      	movs	r3, #1
 8000b2e:	e000      	b.n	8000b32 <LL_RCC_HSE_IsEnabledDiv2+0x1a>
 8000b30:	2300      	movs	r3, #0
}
 8000b32:	4618      	mov	r0, r3
 8000b34:	46bd      	mov	sp, r7
 8000b36:	bc80      	pop	{r7}
 8000b38:	4770      	bx	lr

08000b3a <LL_RCC_HSE_Enable>:
  * @brief  Enable HSE crystal oscillator (HSE ON)
  * @rmtoll CR           HSEON         LL_RCC_HSE_Enable
  * @retval None
  */
__STATIC_INLINE void LL_RCC_HSE_Enable(void)
{
 8000b3a:	b480      	push	{r7}
 8000b3c:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_HSEON);
 8000b3e:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8000b42:	681b      	ldr	r3, [r3, #0]
 8000b44:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8000b48:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8000b4c:	6013      	str	r3, [r2, #0]
}
 8000b4e:	bf00      	nop
 8000b50:	46bd      	mov	sp, r7
 8000b52:	bc80      	pop	{r7}
 8000b54:	4770      	bx	lr

08000b56 <LL_RCC_HSE_Disable>:
  * @brief  Disable HSE crystal oscillator (HSE ON)
  * @rmtoll CR           HSEON         LL_RCC_HSE_Disable
  * @retval None
  */
__STATIC_INLINE void LL_RCC_HSE_Disable(void)
{
 8000b56:	b480      	push	{r7}
 8000b58:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->CR, RCC_CR_HSEON);
 8000b5a:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8000b5e:	681b      	ldr	r3, [r3, #0]
 8000b60:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8000b64:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8000b68:	6013      	str	r3, [r2, #0]
}
 8000b6a:	bf00      	nop
 8000b6c:	46bd      	mov	sp, r7
 8000b6e:	bc80      	pop	{r7}
 8000b70:	4770      	bx	lr

08000b72 <LL_RCC_HSE_IsReady>:
  * @brief  Check if HSE oscillator Ready
  * @rmtoll CR           HSERDY        LL_RCC_HSE_IsReady
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_HSE_IsReady(void)
{
 8000b72:	b480      	push	{r7}
 8000b74:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CR, RCC_CR_HSERDY) == (RCC_CR_HSERDY)) ? 1UL : 0UL);
 8000b76:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8000b7a:	681b      	ldr	r3, [r3, #0]
 8000b7c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8000b80:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8000b84:	d101      	bne.n	8000b8a <LL_RCC_HSE_IsReady+0x18>
 8000b86:	2301      	movs	r3, #1
 8000b88:	e000      	b.n	8000b8c <LL_RCC_HSE_IsReady+0x1a>
 8000b8a:	2300      	movs	r3, #0
}
 8000b8c:	4618      	mov	r0, r3
 8000b8e:	46bd      	mov	sp, r7
 8000b90:	bc80      	pop	{r7}
 8000b92:	4770      	bx	lr

08000b94 <LL_RCC_HSI_Enable>:
  * @brief  Enable HSI oscillator
  * @rmtoll CR           HSION         LL_RCC_HSI_Enable
  * @retval None
  */
__STATIC_INLINE void LL_RCC_HSI_Enable(void)
{
 8000b94:	b480      	push	{r7}
 8000b96:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_HSION);
 8000b98:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8000b9c:	681b      	ldr	r3, [r3, #0]
 8000b9e:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8000ba2:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8000ba6:	6013      	str	r3, [r2, #0]
}
 8000ba8:	bf00      	nop
 8000baa:	46bd      	mov	sp, r7
 8000bac:	bc80      	pop	{r7}
 8000bae:	4770      	bx	lr

08000bb0 <LL_RCC_HSI_Disable>:
  * @brief  Disable HSI oscillator
  * @rmtoll CR           HSION         LL_RCC_HSI_Disable
  * @retval None
  */
__STATIC_INLINE void LL_RCC_HSI_Disable(void)
{
 8000bb0:	b480      	push	{r7}
 8000bb2:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->CR, RCC_CR_HSION);
 8000bb4:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8000bb8:	681b      	ldr	r3, [r3, #0]
 8000bba:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8000bbe:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8000bc2:	6013      	str	r3, [r2, #0]
}
 8000bc4:	bf00      	nop
 8000bc6:	46bd      	mov	sp, r7
 8000bc8:	bc80      	pop	{r7}
 8000bca:	4770      	bx	lr

08000bcc <LL_RCC_HSI_IsReady>:
  * @brief  Check if HSI clock is ready
  * @rmtoll CR           HSIRDY        LL_RCC_HSI_IsReady
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_HSI_IsReady(void)
{
 8000bcc:	b480      	push	{r7}
 8000bce:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) == (RCC_CR_HSIRDY)) ? 1UL : 0UL);
 8000bd0:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8000bd4:	681b      	ldr	r3, [r3, #0]
 8000bd6:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8000bda:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8000bde:	d101      	bne.n	8000be4 <LL_RCC_HSI_IsReady+0x18>
 8000be0:	2301      	movs	r3, #1
 8000be2:	e000      	b.n	8000be6 <LL_RCC_HSI_IsReady+0x1a>
 8000be4:	2300      	movs	r3, #0
}
 8000be6:	4618      	mov	r0, r3
 8000be8:	46bd      	mov	sp, r7
 8000bea:	bc80      	pop	{r7}
 8000bec:	4770      	bx	lr

08000bee <LL_RCC_HSI_SetCalibTrimming>:
  * @rmtoll ICSCR        HSITRIM       LL_RCC_HSI_SetCalibTrimming
  * @param  Value Between Min_Data = 0 and Max_Data = 127
  * @retval None
  */
__STATIC_INLINE void LL_RCC_HSI_SetCalibTrimming(uint32_t Value)
{
 8000bee:	b480      	push	{r7}
 8000bf0:	b083      	sub	sp, #12
 8000bf2:	af00      	add	r7, sp, #0
 8000bf4:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->ICSCR, RCC_ICSCR_HSITRIM, Value << RCC_ICSCR_HSITRIM_Pos);
 8000bf6:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8000bfa:	685b      	ldr	r3, [r3, #4]
 8000bfc:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 8000c00:	687b      	ldr	r3, [r7, #4]
 8000c02:	061b      	lsls	r3, r3, #24
 8000c04:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8000c08:	4313      	orrs	r3, r2
 8000c0a:	604b      	str	r3, [r1, #4]
}
 8000c0c:	bf00      	nop
 8000c0e:	370c      	adds	r7, #12
 8000c10:	46bd      	mov	sp, r7
 8000c12:	bc80      	pop	{r7}
 8000c14:	4770      	bx	lr

08000c16 <LL_RCC_LSE_IsReady>:
  * @brief  Check if LSE oscillator Ready
  * @rmtoll BDCR         LSERDY        LL_RCC_LSE_IsReady
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_LSE_IsReady(void)
{
 8000c16:	b480      	push	{r7}
 8000c18:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == (RCC_BDCR_LSERDY)) ? 1UL : 0UL);
 8000c1a:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8000c1e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8000c22:	f003 0302 	and.w	r3, r3, #2
 8000c26:	2b02      	cmp	r3, #2
 8000c28:	d101      	bne.n	8000c2e <LL_RCC_LSE_IsReady+0x18>
 8000c2a:	2301      	movs	r3, #1
 8000c2c:	e000      	b.n	8000c30 <LL_RCC_LSE_IsReady+0x1a>
 8000c2e:	2300      	movs	r3, #0
}
 8000c30:	4618      	mov	r0, r3
 8000c32:	46bd      	mov	sp, r7
 8000c34:	bc80      	pop	{r7}
 8000c36:	4770      	bx	lr

08000c38 <LL_RCC_LSI_Enable>:
  * @brief  Enable LSI Oscillator
  * @rmtoll CSR          LSION         LL_RCC_LSI_Enable
  * @retval None
  */
__STATIC_INLINE void LL_RCC_LSI_Enable(void)
{
 8000c38:	b480      	push	{r7}
 8000c3a:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CSR, RCC_CSR_LSION);
 8000c3c:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8000c40:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8000c44:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8000c48:	f043 0301 	orr.w	r3, r3, #1
 8000c4c:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
}
 8000c50:	bf00      	nop
 8000c52:	46bd      	mov	sp, r7
 8000c54:	bc80      	pop	{r7}
 8000c56:	4770      	bx	lr

08000c58 <LL_RCC_LSI_Disable>:
  * @brief  Disable LSI Oscillator
  * @rmtoll CSR          LSION         LL_RCC_LSI_Disable
  * @retval None
  */
__STATIC_INLINE void LL_RCC_LSI_Disable(void)
{
 8000c58:	b480      	push	{r7}
 8000c5a:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->CSR, RCC_CSR_LSION);
 8000c5c:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8000c60:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8000c64:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8000c68:	f023 0301 	bic.w	r3, r3, #1
 8000c6c:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
}
 8000c70:	bf00      	nop
 8000c72:	46bd      	mov	sp, r7
 8000c74:	bc80      	pop	{r7}
 8000c76:	4770      	bx	lr

08000c78 <LL_RCC_LSI_IsReady>:
  * @brief  Check if LSI is Ready
  * @rmtoll CSR          LSIRDY        LL_RCC_LSI_IsReady
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_LSI_IsReady(void)
{
 8000c78:	b480      	push	{r7}
 8000c7a:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == (RCC_CSR_LSIRDY)) ? 1UL : 0UL);
 8000c7c:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8000c80:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8000c84:	f003 0302 	and.w	r3, r3, #2
 8000c88:	2b02      	cmp	r3, #2
 8000c8a:	d101      	bne.n	8000c90 <LL_RCC_LSI_IsReady+0x18>
 8000c8c:	2301      	movs	r3, #1
 8000c8e:	e000      	b.n	8000c92 <LL_RCC_LSI_IsReady+0x1a>
 8000c90:	2300      	movs	r3, #0
}
 8000c92:	4618      	mov	r0, r3
 8000c94:	46bd      	mov	sp, r7
 8000c96:	bc80      	pop	{r7}
 8000c98:	4770      	bx	lr

08000c9a <LL_RCC_MSI_Enable>:
  * @brief  Enable MSI oscillator
  * @rmtoll CR           MSION         LL_RCC_MSI_Enable
  * @retval None
  */
__STATIC_INLINE void LL_RCC_MSI_Enable(void)
{
 8000c9a:	b480      	push	{r7}
 8000c9c:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_MSION);
 8000c9e:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8000ca2:	681b      	ldr	r3, [r3, #0]
 8000ca4:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8000ca8:	f043 0301 	orr.w	r3, r3, #1
 8000cac:	6013      	str	r3, [r2, #0]
}
 8000cae:	bf00      	nop
 8000cb0:	46bd      	mov	sp, r7
 8000cb2:	bc80      	pop	{r7}
 8000cb4:	4770      	bx	lr

08000cb6 <LL_RCC_MSI_Disable>:
  * @brief  Disable MSI oscillator
  * @rmtoll CR           MSION         LL_RCC_MSI_Disable
  * @retval None
  */
__STATIC_INLINE void LL_RCC_MSI_Disable(void)
{
 8000cb6:	b480      	push	{r7}
 8000cb8:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->CR, RCC_CR_MSION);
 8000cba:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8000cbe:	681b      	ldr	r3, [r3, #0]
 8000cc0:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8000cc4:	f023 0301 	bic.w	r3, r3, #1
 8000cc8:	6013      	str	r3, [r2, #0]
}
 8000cca:	bf00      	nop
 8000ccc:	46bd      	mov	sp, r7
 8000cce:	bc80      	pop	{r7}
 8000cd0:	4770      	bx	lr

08000cd2 <LL_RCC_MSI_IsReady>:
  * @brief  Check if MSI oscillator Ready
  * @rmtoll CR           MSIRDY        LL_RCC_MSI_IsReady
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_MSI_IsReady(void)
{
 8000cd2:	b480      	push	{r7}
 8000cd4:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CR, RCC_CR_MSIRDY) == (RCC_CR_MSIRDY)) ? 1UL : 0UL);
 8000cd6:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8000cda:	681b      	ldr	r3, [r3, #0]
 8000cdc:	f003 0302 	and.w	r3, r3, #2
 8000ce0:	2b02      	cmp	r3, #2
 8000ce2:	d101      	bne.n	8000ce8 <LL_RCC_MSI_IsReady+0x16>
 8000ce4:	2301      	movs	r3, #1
 8000ce6:	e000      	b.n	8000cea <LL_RCC_MSI_IsReady+0x18>
 8000ce8:	2300      	movs	r3, #0
}
 8000cea:	4618      	mov	r0, r3
 8000cec:	46bd      	mov	sp, r7
 8000cee:	bc80      	pop	{r7}
 8000cf0:	4770      	bx	lr

08000cf2 <LL_RCC_MSI_IsEnabledRangeSelect>:
  * @brief  Check if MSI clock range is selected with MSIRANGE register
  * @rmtoll CR           MSIRGSEL      LL_RCC_MSI_IsEnabledRangeSelect
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_MSI_IsEnabledRangeSelect(void)
{
 8000cf2:	b480      	push	{r7}
 8000cf4:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == (RCC_CR_MSIRGSEL)) ? 1UL : 0UL);
 8000cf6:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8000cfa:	681b      	ldr	r3, [r3, #0]
 8000cfc:	f003 0308 	and.w	r3, r3, #8
 8000d00:	2b08      	cmp	r3, #8
 8000d02:	d101      	bne.n	8000d08 <LL_RCC_MSI_IsEnabledRangeSelect+0x16>
 8000d04:	2301      	movs	r3, #1
 8000d06:	e000      	b.n	8000d0a <LL_RCC_MSI_IsEnabledRangeSelect+0x18>
 8000d08:	2300      	movs	r3, #0
}
 8000d0a:	4618      	mov	r0, r3
 8000d0c:	46bd      	mov	sp, r7
 8000d0e:	bc80      	pop	{r7}
 8000d10:	4770      	bx	lr

08000d12 <LL_RCC_MSI_GetRange>:
  *         @arg @ref LL_RCC_MSIRANGE_9
  *         @arg @ref LL_RCC_MSIRANGE_10
  *         @arg @ref LL_RCC_MSIRANGE_11
  */
__STATIC_INLINE uint32_t LL_RCC_MSI_GetRange(void)
{
 8000d12:	b480      	push	{r7}
 8000d14:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CR, RCC_CR_MSIRANGE));
 8000d16:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8000d1a:	681b      	ldr	r3, [r3, #0]
 8000d1c:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
}
 8000d20:	4618      	mov	r0, r3
 8000d22:	46bd      	mov	sp, r7
 8000d24:	bc80      	pop	{r7}
 8000d26:	4770      	bx	lr

08000d28 <LL_RCC_MSI_GetRangeAfterStandby>:
  *         @arg @ref LL_RCC_MSISRANGE_5
  *         @arg @ref LL_RCC_MSISRANGE_6
  *         @arg @ref LL_RCC_MSISRANGE_7
  */
__STATIC_INLINE uint32_t LL_RCC_MSI_GetRangeAfterStandby(void)
{
 8000d28:	b480      	push	{r7}
 8000d2a:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE));
 8000d2c:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8000d30:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8000d34:	f403 6370 	and.w	r3, r3, #3840	@ 0xf00
}
 8000d38:	4618      	mov	r0, r3
 8000d3a:	46bd      	mov	sp, r7
 8000d3c:	bc80      	pop	{r7}
 8000d3e:	4770      	bx	lr

08000d40 <LL_RCC_MSI_SetCalibTrimming>:
  * @rmtoll ICSCR        MSITRIM       LL_RCC_MSI_SetCalibTrimming
  * @param  Value Between Min_Data = 0 and Max_Data = 255
  * @retval None
  */
__STATIC_INLINE void LL_RCC_MSI_SetCalibTrimming(uint32_t Value)
{
 8000d40:	b480      	push	{r7}
 8000d42:	b083      	sub	sp, #12
 8000d44:	af00      	add	r7, sp, #0
 8000d46:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->ICSCR, RCC_ICSCR_MSITRIM, Value << RCC_ICSCR_MSITRIM_Pos);
 8000d48:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8000d4c:	685b      	ldr	r3, [r3, #4]
 8000d4e:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 8000d52:	687b      	ldr	r3, [r7, #4]
 8000d54:	021b      	lsls	r3, r3, #8
 8000d56:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8000d5a:	4313      	orrs	r3, r2
 8000d5c:	604b      	str	r3, [r1, #4]
}
 8000d5e:	bf00      	nop
 8000d60:	370c      	adds	r7, #12
 8000d62:	46bd      	mov	sp, r7
 8000d64:	bc80      	pop	{r7}
 8000d66:	4770      	bx	lr

08000d68 <LL_RCC_SetSysClkSource>:
  *         @arg @ref LL_RCC_SYS_CLKSOURCE_HSE
  *         @arg @ref LL_RCC_SYS_CLKSOURCE_PLL
  * @retval None
  */
__STATIC_INLINE void LL_RCC_SetSysClkSource(uint32_t Source)
{
 8000d68:	b480      	push	{r7}
 8000d6a:	b083      	sub	sp, #12
 8000d6c:	af00      	add	r7, sp, #0
 8000d6e:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, Source);
 8000d70:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8000d74:	689b      	ldr	r3, [r3, #8]
 8000d76:	f023 0203 	bic.w	r2, r3, #3
 8000d7a:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8000d7e:	687b      	ldr	r3, [r7, #4]
 8000d80:	4313      	orrs	r3, r2
 8000d82:	608b      	str	r3, [r1, #8]
}
 8000d84:	bf00      	nop
 8000d86:	370c      	adds	r7, #12
 8000d88:	46bd      	mov	sp, r7
 8000d8a:	bc80      	pop	{r7}
 8000d8c:	4770      	bx	lr

08000d8e <LL_RCC_GetSysClkSource>:
  *         @arg @ref LL_RCC_SYS_CLKSOURCE_STATUS_HSI
  *         @arg @ref LL_RCC_SYS_CLKSOURCE_STATUS_HSE
  *         @arg @ref LL_RCC_SYS_CLKSOURCE_STATUS_PLL
  */
__STATIC_INLINE uint32_t LL_RCC_GetSysClkSource(void)
{
 8000d8e:	b480      	push	{r7}
 8000d90:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_SWS));
 8000d92:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8000d96:	689b      	ldr	r3, [r3, #8]
 8000d98:	f003 030c 	and.w	r3, r3, #12
}
 8000d9c:	4618      	mov	r0, r3
 8000d9e:	46bd      	mov	sp, r7
 8000da0:	bc80      	pop	{r7}
 8000da2:	4770      	bx	lr

08000da4 <LL_RCC_SetAHBPrescaler>:
  *         @arg @ref LL_RCC_SYSCLK_DIV_256
  *         @arg @ref LL_RCC_SYSCLK_DIV_512
  * @retval None
  */
__STATIC_INLINE void LL_RCC_SetAHBPrescaler(uint32_t Prescaler)
{
 8000da4:	b480      	push	{r7}
 8000da6:	b083      	sub	sp, #12
 8000da8:	af00      	add	r7, sp, #0
 8000daa:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, Prescaler);
 8000dac:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8000db0:	689b      	ldr	r3, [r3, #8]
 8000db2:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8000db6:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8000dba:	687b      	ldr	r3, [r7, #4]
 8000dbc:	4313      	orrs	r3, r2
 8000dbe:	608b      	str	r3, [r1, #8]
}
 8000dc0:	bf00      	nop
 8000dc2:	370c      	adds	r7, #12
 8000dc4:	46bd      	mov	sp, r7
 8000dc6:	bc80      	pop	{r7}
 8000dc8:	4770      	bx	lr

08000dca <LL_C2_RCC_SetAHBPrescaler>:
  *         @arg @ref LL_RCC_SYSCLK_DIV_256
  *         @arg @ref LL_RCC_SYSCLK_DIV_512
  * @retval None
  */
__STATIC_INLINE void LL_C2_RCC_SetAHBPrescaler(uint32_t Prescaler)
{
 8000dca:	b480      	push	{r7}
 8000dcc:	b083      	sub	sp, #12
 8000dce:	af00      	add	r7, sp, #0
 8000dd0:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->EXTCFGR, RCC_EXTCFGR_C2HPRE, Prescaler);
 8000dd2:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8000dd6:	f8d3 3108 	ldr.w	r3, [r3, #264]	@ 0x108
 8000dda:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8000dde:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8000de2:	687b      	ldr	r3, [r7, #4]
 8000de4:	4313      	orrs	r3, r2
 8000de6:	f8c1 3108 	str.w	r3, [r1, #264]	@ 0x108
}
 8000dea:	bf00      	nop
 8000dec:	370c      	adds	r7, #12
 8000dee:	46bd      	mov	sp, r7
 8000df0:	bc80      	pop	{r7}
 8000df2:	4770      	bx	lr

08000df4 <LL_RCC_SetAHB3Prescaler>:
  *         @arg @ref LL_RCC_SYSCLK_DIV_256
  *         @arg @ref LL_RCC_SYSCLK_DIV_512
  * @retval None
  */
__STATIC_INLINE void LL_RCC_SetAHB3Prescaler(uint32_t Prescaler)
{
 8000df4:	b480      	push	{r7}
 8000df6:	b083      	sub	sp, #12
 8000df8:	af00      	add	r7, sp, #0
 8000dfa:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->EXTCFGR, RCC_EXTCFGR_SHDHPRE, Prescaler >> 4);
 8000dfc:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8000e00:	f8d3 3108 	ldr.w	r3, [r3, #264]	@ 0x108
 8000e04:	f023 020f 	bic.w	r2, r3, #15
 8000e08:	687b      	ldr	r3, [r7, #4]
 8000e0a:	091b      	lsrs	r3, r3, #4
 8000e0c:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8000e10:	4313      	orrs	r3, r2
 8000e12:	f8c1 3108 	str.w	r3, [r1, #264]	@ 0x108
}
 8000e16:	bf00      	nop
 8000e18:	370c      	adds	r7, #12
 8000e1a:	46bd      	mov	sp, r7
 8000e1c:	bc80      	pop	{r7}
 8000e1e:	4770      	bx	lr

08000e20 <LL_RCC_SetAPB1Prescaler>:
  *         @arg @ref LL_RCC_APB1_DIV_8
  *         @arg @ref LL_RCC_APB1_DIV_16
  * @retval None
  */
__STATIC_INLINE void LL_RCC_SetAPB1Prescaler(uint32_t Prescaler)
{
 8000e20:	b480      	push	{r7}
 8000e22:	b083      	sub	sp, #12
 8000e24:	af00      	add	r7, sp, #0
 8000e26:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, Prescaler);
 8000e28:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8000e2c:	689b      	ldr	r3, [r3, #8]
 8000e2e:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8000e32:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8000e36:	687b      	ldr	r3, [r7, #4]
 8000e38:	4313      	orrs	r3, r2
 8000e3a:	608b      	str	r3, [r1, #8]
}
 8000e3c:	bf00      	nop
 8000e3e:	370c      	adds	r7, #12
 8000e40:	46bd      	mov	sp, r7
 8000e42:	bc80      	pop	{r7}
 8000e44:	4770      	bx	lr

08000e46 <LL_RCC_SetAPB2Prescaler>:
  *         @arg @ref LL_RCC_APB2_DIV_8
  *         @arg @ref LL_RCC_APB2_DIV_16
  * @retval None
  */
__STATIC_INLINE void LL_RCC_SetAPB2Prescaler(uint32_t Prescaler)
{
 8000e46:	b480      	push	{r7}
 8000e48:	b083      	sub	sp, #12
 8000e4a:	af00      	add	r7, sp, #0
 8000e4c:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, Prescaler);
 8000e4e:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8000e52:	689b      	ldr	r3, [r3, #8]
 8000e54:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 8000e58:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8000e5c:	687b      	ldr	r3, [r7, #4]
 8000e5e:	4313      	orrs	r3, r2
 8000e60:	608b      	str	r3, [r1, #8]
}
 8000e62:	bf00      	nop
 8000e64:	370c      	adds	r7, #12
 8000e66:	46bd      	mov	sp, r7
 8000e68:	bc80      	pop	{r7}
 8000e6a:	4770      	bx	lr

08000e6c <LL_RCC_GetAHBPrescaler>:
  *         @arg @ref LL_RCC_SYSCLK_DIV_128
  *         @arg @ref LL_RCC_SYSCLK_DIV_256
  *         @arg @ref LL_RCC_SYSCLK_DIV_512
  */
__STATIC_INLINE uint32_t LL_RCC_GetAHBPrescaler(void)
{
 8000e6c:	b480      	push	{r7}
 8000e6e:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_HPRE));
 8000e70:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8000e74:	689b      	ldr	r3, [r3, #8]
 8000e76:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
}
 8000e7a:	4618      	mov	r0, r3
 8000e7c:	46bd      	mov	sp, r7
 8000e7e:	bc80      	pop	{r7}
 8000e80:	4770      	bx	lr

08000e82 <LL_RCC_GetAHB3Prescaler>:
  *         @arg @ref LL_RCC_SYSCLK_DIV_128
  *         @arg @ref LL_RCC_SYSCLK_DIV_256
  *         @arg @ref LL_RCC_SYSCLK_DIV_512
  */
__STATIC_INLINE uint32_t LL_RCC_GetAHB3Prescaler(void)
{
 8000e82:	b480      	push	{r7}
 8000e84:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->EXTCFGR, RCC_EXTCFGR_SHDHPRE) << 4);
 8000e86:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8000e8a:	f8d3 3108 	ldr.w	r3, [r3, #264]	@ 0x108
 8000e8e:	011b      	lsls	r3, r3, #4
 8000e90:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
}
 8000e94:	4618      	mov	r0, r3
 8000e96:	46bd      	mov	sp, r7
 8000e98:	bc80      	pop	{r7}
 8000e9a:	4770      	bx	lr

08000e9c <LL_RCC_PLL_Enable>:
  * @brief  Enable PLL
  * @rmtoll CR           PLLON         LL_RCC_PLL_Enable
  * @retval None
  */
__STATIC_INLINE void LL_RCC_PLL_Enable(void)
{
 8000e9c:	b480      	push	{r7}
 8000e9e:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_PLLON);
 8000ea0:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8000ea4:	681b      	ldr	r3, [r3, #0]
 8000ea6:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8000eaa:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8000eae:	6013      	str	r3, [r2, #0]
}
 8000eb0:	bf00      	nop
 8000eb2:	46bd      	mov	sp, r7
 8000eb4:	bc80      	pop	{r7}
 8000eb6:	4770      	bx	lr

08000eb8 <LL_RCC_PLL_Disable>:
  * @note Cannot be disabled if the PLL clock is used as the system clock
  * @rmtoll CR           PLLON         LL_RCC_PLL_Disable
  * @retval None
  */
__STATIC_INLINE void LL_RCC_PLL_Disable(void)
{
 8000eb8:	b480      	push	{r7}
 8000eba:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->CR, RCC_CR_PLLON);
 8000ebc:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8000ec0:	681b      	ldr	r3, [r3, #0]
 8000ec2:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8000ec6:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8000eca:	6013      	str	r3, [r2, #0]
}
 8000ecc:	bf00      	nop
 8000ece:	46bd      	mov	sp, r7
 8000ed0:	bc80      	pop	{r7}
 8000ed2:	4770      	bx	lr

08000ed4 <LL_RCC_PLL_IsReady>:
  * @brief  Check if PLL Ready
  * @rmtoll CR           PLLRDY        LL_RCC_PLL_IsReady
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_IsReady(void)
{
 8000ed4:	b480      	push	{r7}
 8000ed6:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CR, RCC_CR_PLLRDY) == (RCC_CR_PLLRDY)) ? 1UL : 0UL);
 8000ed8:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8000edc:	681b      	ldr	r3, [r3, #0]
 8000ede:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8000ee2:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8000ee6:	d101      	bne.n	8000eec <LL_RCC_PLL_IsReady+0x18>
 8000ee8:	2301      	movs	r3, #1
 8000eea:	e000      	b.n	8000eee <LL_RCC_PLL_IsReady+0x1a>
 8000eec:	2300      	movs	r3, #0
}
 8000eee:	4618      	mov	r0, r3
 8000ef0:	46bd      	mov	sp, r7
 8000ef2:	bc80      	pop	{r7}
 8000ef4:	4770      	bx	lr

08000ef6 <LL_RCC_PLL_GetN>:
  * @brief  Get Main PLL multiplication factor for VCO
  * @rmtoll PLLCFGR      PLLN          LL_RCC_PLL_GetN
  * @retval Between 6 and 127
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_GetN(void)
{
 8000ef6:	b480      	push	{r7}
 8000ef8:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >>  RCC_PLLCFGR_PLLN_Pos);
 8000efa:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8000efe:	68db      	ldr	r3, [r3, #12]
 8000f00:	0a1b      	lsrs	r3, r3, #8
 8000f02:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
}
 8000f06:	4618      	mov	r0, r3
 8000f08:	46bd      	mov	sp, r7
 8000f0a:	bc80      	pop	{r7}
 8000f0c:	4770      	bx	lr

08000f0e <LL_RCC_PLL_GetR>:
  *         @arg @ref LL_RCC_PLLR_DIV_6
  *         @arg @ref LL_RCC_PLLR_DIV_7
  *         @arg @ref LL_RCC_PLLR_DIV_8
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_GetR(void)
{
 8000f0e:	b480      	push	{r7}
 8000f10:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR));
 8000f12:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8000f16:	68db      	ldr	r3, [r3, #12]
 8000f18:	f003 4360 	and.w	r3, r3, #3758096384	@ 0xe0000000
}
 8000f1c:	4618      	mov	r0, r3
 8000f1e:	46bd      	mov	sp, r7
 8000f20:	bc80      	pop	{r7}
 8000f22:	4770      	bx	lr

08000f24 <LL_RCC_PLL_GetDivider>:
  *         @arg @ref LL_RCC_PLLM_DIV_6
  *         @arg @ref LL_RCC_PLLM_DIV_7
  *         @arg @ref LL_RCC_PLLM_DIV_8
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_GetDivider(void)
{
 8000f24:	b480      	push	{r7}
 8000f26:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM));
 8000f28:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8000f2c:	68db      	ldr	r3, [r3, #12]
 8000f2e:	f003 0370 	and.w	r3, r3, #112	@ 0x70
}
 8000f32:	4618      	mov	r0, r3
 8000f34:	46bd      	mov	sp, r7
 8000f36:	bc80      	pop	{r7}
 8000f38:	4770      	bx	lr

08000f3a <LL_RCC_PLL_GetMainSource>:
  *         @arg @ref LL_RCC_PLLSOURCE_MSI
  *         @arg @ref LL_RCC_PLLSOURCE_HSI
  *         @arg @ref LL_RCC_PLLSOURCE_HSE
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_GetMainSource(void)
{
 8000f3a:	b480      	push	{r7}
 8000f3c:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC));
 8000f3e:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8000f42:	68db      	ldr	r3, [r3, #12]
 8000f44:	f003 0303 	and.w	r3, r3, #3
}
 8000f48:	4618      	mov	r0, r3
 8000f4a:	46bd      	mov	sp, r7
 8000f4c:	bc80      	pop	{r7}
 8000f4e:	4770      	bx	lr

08000f50 <LL_RCC_IsActiveFlag_HPRE>:
  * @brief  Check if HCLK1 prescaler flag value has been applied or not
  * @rmtoll CFGR         HPREF       LL_RCC_IsActiveFlag_HPRE
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_IsActiveFlag_HPRE(void)
{
 8000f50:	b480      	push	{r7}
 8000f52:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CFGR, RCC_CFGR_HPREF) == (RCC_CFGR_HPREF)) ? 1UL : 0UL);
 8000f54:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8000f58:	689b      	ldr	r3, [r3, #8]
 8000f5a:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8000f5e:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8000f62:	d101      	bne.n	8000f68 <LL_RCC_IsActiveFlag_HPRE+0x18>
 8000f64:	2301      	movs	r3, #1
 8000f66:	e000      	b.n	8000f6a <LL_RCC_IsActiveFlag_HPRE+0x1a>
 8000f68:	2300      	movs	r3, #0
}
 8000f6a:	4618      	mov	r0, r3
 8000f6c:	46bd      	mov	sp, r7
 8000f6e:	bc80      	pop	{r7}
 8000f70:	4770      	bx	lr

08000f72 <LL_RCC_IsActiveFlag_C2HPRE>:
  * @brief  Check if HCLK2 prescaler flag value has been applied or not
  * @rmtoll EXTCFGR         C2HPREF       LL_RCC_IsActiveFlag_C2HPRE
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_IsActiveFlag_C2HPRE(void)
{
 8000f72:	b480      	push	{r7}
 8000f74:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->EXTCFGR, RCC_EXTCFGR_C2HPREF) == (RCC_EXTCFGR_C2HPREF)) ? 1UL : 0UL);
 8000f76:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8000f7a:	f8d3 3108 	ldr.w	r3, [r3, #264]	@ 0x108
 8000f7e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8000f82:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8000f86:	d101      	bne.n	8000f8c <LL_RCC_IsActiveFlag_C2HPRE+0x1a>
 8000f88:	2301      	movs	r3, #1
 8000f8a:	e000      	b.n	8000f8e <LL_RCC_IsActiveFlag_C2HPRE+0x1c>
 8000f8c:	2300      	movs	r3, #0
}
 8000f8e:	4618      	mov	r0, r3
 8000f90:	46bd      	mov	sp, r7
 8000f92:	bc80      	pop	{r7}
 8000f94:	4770      	bx	lr

08000f96 <LL_RCC_IsActiveFlag_SHDHPRE>:
  * @brief  Check if HCLK3 prescaler flag value has been applied or not
  * @rmtoll EXTCFGR         SHDHPREF       LL_RCC_IsActiveFlag_SHDHPRE
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_IsActiveFlag_SHDHPRE(void)
{
 8000f96:	b480      	push	{r7}
 8000f98:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->EXTCFGR, RCC_EXTCFGR_SHDHPREF) == (RCC_EXTCFGR_SHDHPREF)) ? 1UL : 0UL);
 8000f9a:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8000f9e:	f8d3 3108 	ldr.w	r3, [r3, #264]	@ 0x108
 8000fa2:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8000fa6:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8000faa:	d101      	bne.n	8000fb0 <LL_RCC_IsActiveFlag_SHDHPRE+0x1a>
 8000fac:	2301      	movs	r3, #1
 8000fae:	e000      	b.n	8000fb2 <LL_RCC_IsActiveFlag_SHDHPRE+0x1c>
 8000fb0:	2300      	movs	r3, #0
}
 8000fb2:	4618      	mov	r0, r3
 8000fb4:	46bd      	mov	sp, r7
 8000fb6:	bc80      	pop	{r7}
 8000fb8:	4770      	bx	lr

08000fba <LL_RCC_IsActiveFlag_PPRE1>:
  * @brief  Check if PLCK1 prescaler flag value has been applied or not
  * @rmtoll CFGR         PPRE1F       LL_RCC_IsActiveFlag_PPRE1
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_IsActiveFlag_PPRE1(void)
{
 8000fba:	b480      	push	{r7}
 8000fbc:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1F) == (RCC_CFGR_PPRE1F)) ? 1UL : 0UL);
 8000fbe:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8000fc2:	689b      	ldr	r3, [r3, #8]
 8000fc4:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8000fc8:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8000fcc:	d101      	bne.n	8000fd2 <LL_RCC_IsActiveFlag_PPRE1+0x18>
 8000fce:	2301      	movs	r3, #1
 8000fd0:	e000      	b.n	8000fd4 <LL_RCC_IsActiveFlag_PPRE1+0x1a>
 8000fd2:	2300      	movs	r3, #0
}
 8000fd4:	4618      	mov	r0, r3
 8000fd6:	46bd      	mov	sp, r7
 8000fd8:	bc80      	pop	{r7}
 8000fda:	4770      	bx	lr

08000fdc <LL_RCC_IsActiveFlag_PPRE2>:
  * @brief  Check if PLCK2 prescaler flag value has been applied or not
  * @rmtoll CFGR         PPRE2F       LL_RCC_IsActiveFlag_PPRE2
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_IsActiveFlag_PPRE2(void)
{
 8000fdc:	b480      	push	{r7}
 8000fde:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2F) == (RCC_CFGR_PPRE2F)) ? 1UL : 0UL);
 8000fe0:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8000fe4:	689b      	ldr	r3, [r3, #8]
 8000fe6:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8000fea:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8000fee:	d101      	bne.n	8000ff4 <LL_RCC_IsActiveFlag_PPRE2+0x18>
 8000ff0:	2301      	movs	r3, #1
 8000ff2:	e000      	b.n	8000ff6 <LL_RCC_IsActiveFlag_PPRE2+0x1a>
 8000ff4:	2300      	movs	r3, #0
}
 8000ff6:	4618      	mov	r0, r3
 8000ff8:	46bd      	mov	sp, r7
 8000ffa:	bc80      	pop	{r7}
 8000ffc:	4770      	bx	lr
	...

08001000 <HAL_RCC_OscConfig>:
  *         contains the configuration information for the RCC Oscillators.
  * @note   The PLL is not disabled when used as system clock.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8001000:	b580      	push	{r7, lr}
 8001002:	b088      	sub	sp, #32
 8001004:	af00      	add	r7, sp, #0
 8001006:	6078      	str	r0, [r7, #4]
  uint32_t sysclk_source;
  uint32_t pll_config;
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8001008:	687b      	ldr	r3, [r7, #4]
 800100a:	2b00      	cmp	r3, #0
 800100c:	d101      	bne.n	8001012 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800100e:	2301      	movs	r3, #1
 8001010:	e36f      	b.n	80016f2 <HAL_RCC_OscConfig+0x6f2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8001012:	f7ff febc 	bl	8000d8e <LL_RCC_GetSysClkSource>
 8001016:	61f8      	str	r0, [r7, #28]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 8001018:	f7ff ff8f 	bl	8000f3a <LL_RCC_PLL_GetMainSource>
 800101c:	61b8      	str	r0, [r7, #24]

  /*----------------------------- MSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 800101e:	687b      	ldr	r3, [r7, #4]
 8001020:	681b      	ldr	r3, [r3, #0]
 8001022:	f003 0320 	and.w	r3, r3, #32
 8001026:	2b00      	cmp	r3, #0
 8001028:	f000 80c4 	beq.w	80011b4 <HAL_RCC_OscConfig+0x1b4>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSI_CALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* When the MSI is used as system clock it will not be disabled */
    if ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_MSI) ||
 800102c:	69fb      	ldr	r3, [r7, #28]
 800102e:	2b00      	cmp	r3, #0
 8001030:	d005      	beq.n	800103e <HAL_RCC_OscConfig+0x3e>
 8001032:	69fb      	ldr	r3, [r7, #28]
 8001034:	2b0c      	cmp	r3, #12
 8001036:	d176      	bne.n	8001126 <HAL_RCC_OscConfig+0x126>
        ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_config == RCC_PLLSOURCE_MSI)))
 8001038:	69bb      	ldr	r3, [r7, #24]
 800103a:	2b01      	cmp	r3, #1
 800103c:	d173      	bne.n	8001126 <HAL_RCC_OscConfig+0x126>
    {
      if (RCC_OscInitStruct->MSIState == RCC_MSI_OFF)
 800103e:	687b      	ldr	r3, [r7, #4]
 8001040:	6a1b      	ldr	r3, [r3, #32]
 8001042:	2b00      	cmp	r3, #0
 8001044:	d101      	bne.n	800104a <HAL_RCC_OscConfig+0x4a>
      {
        return HAL_ERROR;
 8001046:	2301      	movs	r3, #1
 8001048:	e353      	b.n	80016f2 <HAL_RCC_OscConfig+0x6f2>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the AHB3 clock
           and the supply voltage of the device. */
        if (RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 800104a:	687b      	ldr	r3, [r7, #4]
 800104c:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 800104e:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8001052:	681b      	ldr	r3, [r3, #0]
 8001054:	f003 0308 	and.w	r3, r3, #8
 8001058:	2b00      	cmp	r3, #0
 800105a:	d005      	beq.n	8001068 <HAL_RCC_OscConfig+0x68>
 800105c:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8001060:	681b      	ldr	r3, [r3, #0]
 8001062:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8001066:	e006      	b.n	8001076 <HAL_RCC_OscConfig+0x76>
 8001068:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800106c:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8001070:	091b      	lsrs	r3, r3, #4
 8001072:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8001076:	4293      	cmp	r3, r2
 8001078:	d222      	bcs.n	80010c0 <HAL_RCC_OscConfig+0xc0>
        {
          /* First increase number of wait states update if necessary */
          if (RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 800107a:	687b      	ldr	r3, [r7, #4]
 800107c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800107e:	4618      	mov	r0, r3
 8001080:	f000 fd36 	bl	8001af0 <RCC_SetFlashLatencyFromMSIRange>
 8001084:	4603      	mov	r3, r0
 8001086:	2b00      	cmp	r3, #0
 8001088:	d001      	beq.n	800108e <HAL_RCC_OscConfig+0x8e>
          {
            return HAL_ERROR;
 800108a:	2301      	movs	r3, #1
 800108c:	e331      	b.n	80016f2 <HAL_RCC_OscConfig+0x6f2>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 800108e:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8001092:	681b      	ldr	r3, [r3, #0]
 8001094:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8001098:	f043 0308 	orr.w	r3, r3, #8
 800109c:	6013      	str	r3, [r2, #0]
 800109e:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80010a2:	681b      	ldr	r3, [r3, #0]
 80010a4:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80010a8:	687b      	ldr	r3, [r7, #4]
 80010aa:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80010ac:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 80010b0:	4313      	orrs	r3, r2
 80010b2:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 80010b4:	687b      	ldr	r3, [r7, #4]
 80010b6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80010b8:	4618      	mov	r0, r3
 80010ba:	f7ff fe41 	bl	8000d40 <LL_RCC_MSI_SetCalibTrimming>
 80010be:	e021      	b.n	8001104 <HAL_RCC_OscConfig+0x104>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range. */
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 80010c0:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80010c4:	681b      	ldr	r3, [r3, #0]
 80010c6:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 80010ca:	f043 0308 	orr.w	r3, r3, #8
 80010ce:	6013      	str	r3, [r2, #0]
 80010d0:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80010d4:	681b      	ldr	r3, [r3, #0]
 80010d6:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80010da:	687b      	ldr	r3, [r7, #4]
 80010dc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80010de:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 80010e2:	4313      	orrs	r3, r2
 80010e4:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 80010e6:	687b      	ldr	r3, [r7, #4]
 80010e8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80010ea:	4618      	mov	r0, r3
 80010ec:	f7ff fe28 	bl	8000d40 <LL_RCC_MSI_SetCalibTrimming>

          /* Decrease number of wait states update if necessary */
          if (RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 80010f0:	687b      	ldr	r3, [r7, #4]
 80010f2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80010f4:	4618      	mov	r0, r3
 80010f6:	f000 fcfb 	bl	8001af0 <RCC_SetFlashLatencyFromMSIRange>
 80010fa:	4603      	mov	r3, r0
 80010fc:	2b00      	cmp	r3, #0
 80010fe:	d001      	beq.n	8001104 <HAL_RCC_OscConfig+0x104>
          {
            return HAL_ERROR;
 8001100:	2301      	movs	r3, #1
 8001102:	e2f6      	b.n	80016f2 <HAL_RCC_OscConfig+0x6f2>
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetHCLKFreq();
 8001104:	f000 fce0 	bl	8001ac8 <HAL_RCC_GetHCLKFreq>
 8001108:	4603      	mov	r3, r0
 800110a:	4aa7      	ldr	r2, [pc, #668]	@ (80013a8 <HAL_RCC_OscConfig+0x3a8>)
 800110c:	6013      	str	r3, [r2, #0]

        /* Configure the source of time base considering new system clocks settings */
        status = HAL_InitTick(uwTickPrio);
 800110e:	4ba7      	ldr	r3, [pc, #668]	@ (80013ac <HAL_RCC_OscConfig+0x3ac>)
 8001110:	681b      	ldr	r3, [r3, #0]
 8001112:	4618      	mov	r0, r3
 8001114:	f7ff fa08 	bl	8000528 <HAL_InitTick>
 8001118:	4603      	mov	r3, r0
 800111a:	74fb      	strb	r3, [r7, #19]
        if (status != HAL_OK)
 800111c:	7cfb      	ldrb	r3, [r7, #19]
 800111e:	2b00      	cmp	r3, #0
 8001120:	d047      	beq.n	80011b2 <HAL_RCC_OscConfig+0x1b2>
        {
          return status;
 8001122:	7cfb      	ldrb	r3, [r7, #19]
 8001124:	e2e5      	b.n	80016f2 <HAL_RCC_OscConfig+0x6f2>
      }
    }
    else
    {
      /* Check the MSI State */
      if (RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 8001126:	687b      	ldr	r3, [r7, #4]
 8001128:	6a1b      	ldr	r3, [r3, #32]
 800112a:	2b00      	cmp	r3, #0
 800112c:	d02c      	beq.n	8001188 <HAL_RCC_OscConfig+0x188>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 800112e:	f7ff fdb4 	bl	8000c9a <LL_RCC_MSI_Enable>

        /* Get timeout */
        tickstart = HAL_GetTick();
 8001132:	f7ff fa45 	bl	80005c0 <HAL_GetTick>
 8001136:	6178      	str	r0, [r7, #20]

        /* Wait till MSI is ready */
        while (LL_RCC_MSI_IsReady() == 0U)
 8001138:	e008      	b.n	800114c <HAL_RCC_OscConfig+0x14c>
        {
          if ((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 800113a:	f7ff fa41 	bl	80005c0 <HAL_GetTick>
 800113e:	4602      	mov	r2, r0
 8001140:	697b      	ldr	r3, [r7, #20]
 8001142:	1ad3      	subs	r3, r2, r3
 8001144:	2b02      	cmp	r3, #2
 8001146:	d901      	bls.n	800114c <HAL_RCC_OscConfig+0x14c>
          {
            return HAL_TIMEOUT;
 8001148:	2303      	movs	r3, #3
 800114a:	e2d2      	b.n	80016f2 <HAL_RCC_OscConfig+0x6f2>
        while (LL_RCC_MSI_IsReady() == 0U)
 800114c:	f7ff fdc1 	bl	8000cd2 <LL_RCC_MSI_IsReady>
 8001150:	4603      	mov	r3, r0
 8001152:	2b00      	cmp	r3, #0
 8001154:	d0f1      	beq.n	800113a <HAL_RCC_OscConfig+0x13a>
          }
        }

        /* Selects the Multiple Speed oscillator (MSI) clock range. */
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8001156:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800115a:	681b      	ldr	r3, [r3, #0]
 800115c:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8001160:	f043 0308 	orr.w	r3, r3, #8
 8001164:	6013      	str	r3, [r2, #0]
 8001166:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800116a:	681b      	ldr	r3, [r3, #0]
 800116c:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8001170:	687b      	ldr	r3, [r7, #4]
 8001172:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001174:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8001178:	4313      	orrs	r3, r2
 800117a:	600b      	str	r3, [r1, #0]
        /* Adjusts the Multiple Speed oscillator (MSI) calibration value. */
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 800117c:	687b      	ldr	r3, [r7, #4]
 800117e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001180:	4618      	mov	r0, r3
 8001182:	f7ff fddd 	bl	8000d40 <LL_RCC_MSI_SetCalibTrimming>
 8001186:	e015      	b.n	80011b4 <HAL_RCC_OscConfig+0x1b4>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 8001188:	f7ff fd95 	bl	8000cb6 <LL_RCC_MSI_Disable>

        /* Get timeout */
        tickstart = HAL_GetTick();
 800118c:	f7ff fa18 	bl	80005c0 <HAL_GetTick>
 8001190:	6178      	str	r0, [r7, #20]

        /* Wait till MSI is disabled */
        while (LL_RCC_MSI_IsReady() != 0U)
 8001192:	e008      	b.n	80011a6 <HAL_RCC_OscConfig+0x1a6>
        {
          if ((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8001194:	f7ff fa14 	bl	80005c0 <HAL_GetTick>
 8001198:	4602      	mov	r2, r0
 800119a:	697b      	ldr	r3, [r7, #20]
 800119c:	1ad3      	subs	r3, r2, r3
 800119e:	2b02      	cmp	r3, #2
 80011a0:	d901      	bls.n	80011a6 <HAL_RCC_OscConfig+0x1a6>
          {
            return HAL_TIMEOUT;
 80011a2:	2303      	movs	r3, #3
 80011a4:	e2a5      	b.n	80016f2 <HAL_RCC_OscConfig+0x6f2>
        while (LL_RCC_MSI_IsReady() != 0U)
 80011a6:	f7ff fd94 	bl	8000cd2 <LL_RCC_MSI_IsReady>
 80011aa:	4603      	mov	r3, r0
 80011ac:	2b00      	cmp	r3, #0
 80011ae:	d1f1      	bne.n	8001194 <HAL_RCC_OscConfig+0x194>
 80011b0:	e000      	b.n	80011b4 <HAL_RCC_OscConfig+0x1b4>
      if (RCC_OscInitStruct->MSIState == RCC_MSI_OFF)
 80011b2:	bf00      	nop
      }
    }
  }

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80011b4:	687b      	ldr	r3, [r7, #4]
 80011b6:	681b      	ldr	r3, [r3, #0]
 80011b8:	f003 0301 	and.w	r3, r3, #1
 80011bc:	2b00      	cmp	r3, #0
 80011be:	d058      	beq.n	8001272 <HAL_RCC_OscConfig+0x272>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSE) ||
 80011c0:	69fb      	ldr	r3, [r7, #28]
 80011c2:	2b08      	cmp	r3, #8
 80011c4:	d005      	beq.n	80011d2 <HAL_RCC_OscConfig+0x1d2>
 80011c6:	69fb      	ldr	r3, [r7, #28]
 80011c8:	2b0c      	cmp	r3, #12
 80011ca:	d108      	bne.n	80011de <HAL_RCC_OscConfig+0x1de>
        ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_config == RCC_PLLSOURCE_HSE)))
 80011cc:	69bb      	ldr	r3, [r7, #24]
 80011ce:	2b03      	cmp	r3, #3
 80011d0:	d105      	bne.n	80011de <HAL_RCC_OscConfig+0x1de>
    {
      if (RCC_OscInitStruct->HSEState == RCC_HSE_OFF)
 80011d2:	687b      	ldr	r3, [r7, #4]
 80011d4:	685b      	ldr	r3, [r3, #4]
 80011d6:	2b00      	cmp	r3, #0
 80011d8:	d14b      	bne.n	8001272 <HAL_RCC_OscConfig+0x272>
      {
        return HAL_ERROR;
 80011da:	2301      	movs	r3, #1
 80011dc:	e289      	b.n	80016f2 <HAL_RCC_OscConfig+0x6f2>
      /* Set the new HSE configuration ---------------------------------------*/
      /* Check HSE division factor */
      assert_param(IS_RCC_HSEDIV(RCC_OscInitStruct->HSEDiv));

      /* Set HSE division factor */
      MODIFY_REG(RCC->CR, RCC_CR_HSEPRE, RCC_OscInitStruct->HSEDiv);
 80011de:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80011e2:	681b      	ldr	r3, [r3, #0]
 80011e4:	f423 1280 	bic.w	r2, r3, #1048576	@ 0x100000
 80011e8:	687b      	ldr	r3, [r7, #4]
 80011ea:	689b      	ldr	r3, [r3, #8]
 80011ec:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 80011f0:	4313      	orrs	r3, r2
 80011f2:	600b      	str	r3, [r1, #0]

      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80011f4:	687b      	ldr	r3, [r7, #4]
 80011f6:	685b      	ldr	r3, [r3, #4]
 80011f8:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80011fc:	d102      	bne.n	8001204 <HAL_RCC_OscConfig+0x204>
 80011fe:	f7ff fc9c 	bl	8000b3a <LL_RCC_HSE_Enable>
 8001202:	e00d      	b.n	8001220 <HAL_RCC_OscConfig+0x220>
 8001204:	687b      	ldr	r3, [r7, #4]
 8001206:	685b      	ldr	r3, [r3, #4]
 8001208:	f5b3 1f04 	cmp.w	r3, #2162688	@ 0x210000
 800120c:	d104      	bne.n	8001218 <HAL_RCC_OscConfig+0x218>
 800120e:	f7ff fc67 	bl	8000ae0 <LL_RCC_HSE_EnableTcxo>
 8001212:	f7ff fc92 	bl	8000b3a <LL_RCC_HSE_Enable>
 8001216:	e003      	b.n	8001220 <HAL_RCC_OscConfig+0x220>
 8001218:	f7ff fc9d 	bl	8000b56 <LL_RCC_HSE_Disable>
 800121c:	f7ff fc6e 	bl	8000afc <LL_RCC_HSE_DisableTcxo>

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8001220:	687b      	ldr	r3, [r7, #4]
 8001222:	685b      	ldr	r3, [r3, #4]
 8001224:	2b00      	cmp	r3, #0
 8001226:	d012      	beq.n	800124e <HAL_RCC_OscConfig+0x24e>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001228:	f7ff f9ca 	bl	80005c0 <HAL_GetTick>
 800122c:	6178      	str	r0, [r7, #20]

        /* Wait till HSE is ready */
        while (LL_RCC_HSE_IsReady() == 0U)
 800122e:	e008      	b.n	8001242 <HAL_RCC_OscConfig+0x242>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001230:	f7ff f9c6 	bl	80005c0 <HAL_GetTick>
 8001234:	4602      	mov	r2, r0
 8001236:	697b      	ldr	r3, [r7, #20]
 8001238:	1ad3      	subs	r3, r2, r3
 800123a:	2b64      	cmp	r3, #100	@ 0x64
 800123c:	d901      	bls.n	8001242 <HAL_RCC_OscConfig+0x242>
          {
            return HAL_TIMEOUT;
 800123e:	2303      	movs	r3, #3
 8001240:	e257      	b.n	80016f2 <HAL_RCC_OscConfig+0x6f2>
        while (LL_RCC_HSE_IsReady() == 0U)
 8001242:	f7ff fc96 	bl	8000b72 <LL_RCC_HSE_IsReady>
 8001246:	4603      	mov	r3, r0
 8001248:	2b00      	cmp	r3, #0
 800124a:	d0f1      	beq.n	8001230 <HAL_RCC_OscConfig+0x230>
 800124c:	e011      	b.n	8001272 <HAL_RCC_OscConfig+0x272>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800124e:	f7ff f9b7 	bl	80005c0 <HAL_GetTick>
 8001252:	6178      	str	r0, [r7, #20]

        /* Wait till HSE is disabled */
        while (LL_RCC_HSE_IsReady() != 0U)
 8001254:	e008      	b.n	8001268 <HAL_RCC_OscConfig+0x268>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001256:	f7ff f9b3 	bl	80005c0 <HAL_GetTick>
 800125a:	4602      	mov	r2, r0
 800125c:	697b      	ldr	r3, [r7, #20]
 800125e:	1ad3      	subs	r3, r2, r3
 8001260:	2b64      	cmp	r3, #100	@ 0x64
 8001262:	d901      	bls.n	8001268 <HAL_RCC_OscConfig+0x268>
          {
            return HAL_TIMEOUT;
 8001264:	2303      	movs	r3, #3
 8001266:	e244      	b.n	80016f2 <HAL_RCC_OscConfig+0x6f2>
        while (LL_RCC_HSE_IsReady() != 0U)
 8001268:	f7ff fc83 	bl	8000b72 <LL_RCC_HSE_IsReady>
 800126c:	4603      	mov	r3, r0
 800126e:	2b00      	cmp	r3, #0
 8001270:	d1f1      	bne.n	8001256 <HAL_RCC_OscConfig+0x256>
      }
    }
  }

  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8001272:	687b      	ldr	r3, [r7, #4]
 8001274:	681b      	ldr	r3, [r3, #0]
 8001276:	f003 0302 	and.w	r3, r3, #2
 800127a:	2b00      	cmp	r3, #0
 800127c:	d046      	beq.n	800130c <HAL_RCC_OscConfig+0x30c>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSI) ||
 800127e:	69fb      	ldr	r3, [r7, #28]
 8001280:	2b04      	cmp	r3, #4
 8001282:	d005      	beq.n	8001290 <HAL_RCC_OscConfig+0x290>
 8001284:	69fb      	ldr	r3, [r7, #28]
 8001286:	2b0c      	cmp	r3, #12
 8001288:	d10e      	bne.n	80012a8 <HAL_RCC_OscConfig+0x2a8>
        ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_config == RCC_PLLSOURCE_HSI)))
 800128a:	69bb      	ldr	r3, [r7, #24]
 800128c:	2b02      	cmp	r3, #2
 800128e:	d10b      	bne.n	80012a8 <HAL_RCC_OscConfig+0x2a8>
    {
      /* When HSI is used as system clock it will not be disabled */
      if (RCC_OscInitStruct->HSIState == RCC_HSI_OFF)
 8001290:	687b      	ldr	r3, [r7, #4]
 8001292:	691b      	ldr	r3, [r3, #16]
 8001294:	2b00      	cmp	r3, #0
 8001296:	d101      	bne.n	800129c <HAL_RCC_OscConfig+0x29c>
      {
        return HAL_ERROR;
 8001298:	2301      	movs	r3, #1
 800129a:	e22a      	b.n	80016f2 <HAL_RCC_OscConfig+0x6f2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800129c:	687b      	ldr	r3, [r7, #4]
 800129e:	695b      	ldr	r3, [r3, #20]
 80012a0:	4618      	mov	r0, r3
 80012a2:	f7ff fca4 	bl	8000bee <LL_RCC_HSI_SetCalibTrimming>
      if (RCC_OscInitStruct->HSIState == RCC_HSI_OFF)
 80012a6:	e031      	b.n	800130c <HAL_RCC_OscConfig+0x30c>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 80012a8:	687b      	ldr	r3, [r7, #4]
 80012aa:	691b      	ldr	r3, [r3, #16]
 80012ac:	2b00      	cmp	r3, #0
 80012ae:	d019      	beq.n	80012e4 <HAL_RCC_OscConfig+0x2e4>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80012b0:	f7ff fc70 	bl	8000b94 <LL_RCC_HSI_Enable>

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80012b4:	f7ff f984 	bl	80005c0 <HAL_GetTick>
 80012b8:	6178      	str	r0, [r7, #20]

        /* Wait till HSI is ready */
        while (LL_RCC_HSI_IsReady() == 0U)
 80012ba:	e008      	b.n	80012ce <HAL_RCC_OscConfig+0x2ce>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80012bc:	f7ff f980 	bl	80005c0 <HAL_GetTick>
 80012c0:	4602      	mov	r2, r0
 80012c2:	697b      	ldr	r3, [r7, #20]
 80012c4:	1ad3      	subs	r3, r2, r3
 80012c6:	2b02      	cmp	r3, #2
 80012c8:	d901      	bls.n	80012ce <HAL_RCC_OscConfig+0x2ce>
          {
            return HAL_TIMEOUT;
 80012ca:	2303      	movs	r3, #3
 80012cc:	e211      	b.n	80016f2 <HAL_RCC_OscConfig+0x6f2>
        while (LL_RCC_HSI_IsReady() == 0U)
 80012ce:	f7ff fc7d 	bl	8000bcc <LL_RCC_HSI_IsReady>
 80012d2:	4603      	mov	r3, r0
 80012d4:	2b00      	cmp	r3, #0
 80012d6:	d0f1      	beq.n	80012bc <HAL_RCC_OscConfig+0x2bc>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80012d8:	687b      	ldr	r3, [r7, #4]
 80012da:	695b      	ldr	r3, [r3, #20]
 80012dc:	4618      	mov	r0, r3
 80012de:	f7ff fc86 	bl	8000bee <LL_RCC_HSI_SetCalibTrimming>
 80012e2:	e013      	b.n	800130c <HAL_RCC_OscConfig+0x30c>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80012e4:	f7ff fc64 	bl	8000bb0 <LL_RCC_HSI_Disable>

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80012e8:	f7ff f96a 	bl	80005c0 <HAL_GetTick>
 80012ec:	6178      	str	r0, [r7, #20]

        /* Wait till HSI is disabled */
        while (LL_RCC_HSI_IsReady() != 0U)
 80012ee:	e008      	b.n	8001302 <HAL_RCC_OscConfig+0x302>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80012f0:	f7ff f966 	bl	80005c0 <HAL_GetTick>
 80012f4:	4602      	mov	r2, r0
 80012f6:	697b      	ldr	r3, [r7, #20]
 80012f8:	1ad3      	subs	r3, r2, r3
 80012fa:	2b02      	cmp	r3, #2
 80012fc:	d901      	bls.n	8001302 <HAL_RCC_OscConfig+0x302>
          {
            return HAL_TIMEOUT;
 80012fe:	2303      	movs	r3, #3
 8001300:	e1f7      	b.n	80016f2 <HAL_RCC_OscConfig+0x6f2>
        while (LL_RCC_HSI_IsReady() != 0U)
 8001302:	f7ff fc63 	bl	8000bcc <LL_RCC_HSI_IsReady>
 8001306:	4603      	mov	r3, r0
 8001308:	2b00      	cmp	r3, #0
 800130a:	d1f1      	bne.n	80012f0 <HAL_RCC_OscConfig+0x2f0>
      }
    }
  }

  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800130c:	687b      	ldr	r3, [r7, #4]
 800130e:	681b      	ldr	r3, [r3, #0]
 8001310:	f003 0308 	and.w	r3, r3, #8
 8001314:	2b00      	cmp	r3, #0
 8001316:	d06e      	beq.n	80013f6 <HAL_RCC_OscConfig+0x3f6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8001318:	687b      	ldr	r3, [r7, #4]
 800131a:	699b      	ldr	r3, [r3, #24]
 800131c:	2b00      	cmp	r3, #0
 800131e:	d056      	beq.n	80013ce <HAL_RCC_OscConfig+0x3ce>
    {
      uint32_t csr_temp = RCC->CSR;
 8001320:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8001324:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8001328:	60fb      	str	r3, [r7, #12]

      /* Check LSI division factor */
      assert_param(IS_RCC_LSIDIV(RCC_OscInitStruct->LSIDiv));

      if (RCC_OscInitStruct->LSIDiv != (csr_temp & RCC_CSR_LSIPRE))
 800132a:	687b      	ldr	r3, [r7, #4]
 800132c:	69da      	ldr	r2, [r3, #28]
 800132e:	68fb      	ldr	r3, [r7, #12]
 8001330:	f003 0310 	and.w	r3, r3, #16
 8001334:	429a      	cmp	r2, r3
 8001336:	d031      	beq.n	800139c <HAL_RCC_OscConfig+0x39c>
      {
        if (((csr_temp & RCC_CSR_LSIRDY) == RCC_CSR_LSIRDY) && \
 8001338:	68fb      	ldr	r3, [r7, #12]
 800133a:	f003 0302 	and.w	r3, r3, #2
 800133e:	2b00      	cmp	r3, #0
 8001340:	d006      	beq.n	8001350 <HAL_RCC_OscConfig+0x350>
            ((csr_temp & RCC_CSR_LSION) != RCC_CSR_LSION))
 8001342:	68fb      	ldr	r3, [r7, #12]
 8001344:	f003 0301 	and.w	r3, r3, #1
        if (((csr_temp & RCC_CSR_LSIRDY) == RCC_CSR_LSIRDY) && \
 8001348:	2b00      	cmp	r3, #0
 800134a:	d101      	bne.n	8001350 <HAL_RCC_OscConfig+0x350>
        {
          /* If LSIRDY is set while LSION is not enabled,
             LSIPRE can't be updated */
          return HAL_ERROR;
 800134c:	2301      	movs	r3, #1
 800134e:	e1d0      	b.n	80016f2 <HAL_RCC_OscConfig+0x6f2>
        }

        /* Turn off LSI before changing RCC_CSR_LSIPRE */
        if ((csr_temp & RCC_CSR_LSION) == RCC_CSR_LSION)
 8001350:	68fb      	ldr	r3, [r7, #12]
 8001352:	f003 0301 	and.w	r3, r3, #1
 8001356:	2b00      	cmp	r3, #0
 8001358:	d013      	beq.n	8001382 <HAL_RCC_OscConfig+0x382>
        {
          __HAL_RCC_LSI_DISABLE();
 800135a:	f7ff fc7d 	bl	8000c58 <LL_RCC_LSI_Disable>

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 800135e:	f7ff f92f 	bl	80005c0 <HAL_GetTick>
 8001362:	6178      	str	r0, [r7, #20]

          /* Wait till LSI is disabled */
          while (LL_RCC_LSI_IsReady() != 0U)
 8001364:	e008      	b.n	8001378 <HAL_RCC_OscConfig+0x378>
          {
            if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001366:	f7ff f92b 	bl	80005c0 <HAL_GetTick>
 800136a:	4602      	mov	r2, r0
 800136c:	697b      	ldr	r3, [r7, #20]
 800136e:	1ad3      	subs	r3, r2, r3
 8001370:	2b11      	cmp	r3, #17
 8001372:	d901      	bls.n	8001378 <HAL_RCC_OscConfig+0x378>
            {
              return HAL_TIMEOUT;
 8001374:	2303      	movs	r3, #3
 8001376:	e1bc      	b.n	80016f2 <HAL_RCC_OscConfig+0x6f2>
          while (LL_RCC_LSI_IsReady() != 0U)
 8001378:	f7ff fc7e 	bl	8000c78 <LL_RCC_LSI_IsReady>
 800137c:	4603      	mov	r3, r0
 800137e:	2b00      	cmp	r3, #0
 8001380:	d1f1      	bne.n	8001366 <HAL_RCC_OscConfig+0x366>
            }
          }
        }

        /* Set LSI division factor */
        MODIFY_REG(RCC->CSR, RCC_CSR_LSIPRE, RCC_OscInitStruct->LSIDiv);
 8001382:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8001386:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800138a:	f023 0210 	bic.w	r2, r3, #16
 800138e:	687b      	ldr	r3, [r7, #4]
 8001390:	69db      	ldr	r3, [r3, #28]
 8001392:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8001396:	4313      	orrs	r3, r2
 8001398:	f8c1 3094 	str.w	r3, [r1, #148]	@ 0x94
      }

      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800139c:	f7ff fc4c 	bl	8000c38 <LL_RCC_LSI_Enable>

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80013a0:	f7ff f90e 	bl	80005c0 <HAL_GetTick>
 80013a4:	6178      	str	r0, [r7, #20]

      /* Wait till LSI is ready */
      while (LL_RCC_LSI_IsReady() == 0U)
 80013a6:	e00c      	b.n	80013c2 <HAL_RCC_OscConfig+0x3c2>
 80013a8:	20000000 	.word	0x20000000
 80013ac:	20000004 	.word	0x20000004
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80013b0:	f7ff f906 	bl	80005c0 <HAL_GetTick>
 80013b4:	4602      	mov	r2, r0
 80013b6:	697b      	ldr	r3, [r7, #20]
 80013b8:	1ad3      	subs	r3, r2, r3
 80013ba:	2b11      	cmp	r3, #17
 80013bc:	d901      	bls.n	80013c2 <HAL_RCC_OscConfig+0x3c2>
        {
          return HAL_TIMEOUT;
 80013be:	2303      	movs	r3, #3
 80013c0:	e197      	b.n	80016f2 <HAL_RCC_OscConfig+0x6f2>
      while (LL_RCC_LSI_IsReady() == 0U)
 80013c2:	f7ff fc59 	bl	8000c78 <LL_RCC_LSI_IsReady>
 80013c6:	4603      	mov	r3, r0
 80013c8:	2b00      	cmp	r3, #0
 80013ca:	d0f1      	beq.n	80013b0 <HAL_RCC_OscConfig+0x3b0>
 80013cc:	e013      	b.n	80013f6 <HAL_RCC_OscConfig+0x3f6>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80013ce:	f7ff fc43 	bl	8000c58 <LL_RCC_LSI_Disable>

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80013d2:	f7ff f8f5 	bl	80005c0 <HAL_GetTick>
 80013d6:	6178      	str	r0, [r7, #20]

      /* Wait till LSI is disabled */
      while (LL_RCC_LSI_IsReady() != 0U)
 80013d8:	e008      	b.n	80013ec <HAL_RCC_OscConfig+0x3ec>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80013da:	f7ff f8f1 	bl	80005c0 <HAL_GetTick>
 80013de:	4602      	mov	r2, r0
 80013e0:	697b      	ldr	r3, [r7, #20]
 80013e2:	1ad3      	subs	r3, r2, r3
 80013e4:	2b11      	cmp	r3, #17
 80013e6:	d901      	bls.n	80013ec <HAL_RCC_OscConfig+0x3ec>
        {
          return HAL_TIMEOUT;
 80013e8:	2303      	movs	r3, #3
 80013ea:	e182      	b.n	80016f2 <HAL_RCC_OscConfig+0x6f2>
      while (LL_RCC_LSI_IsReady() != 0U)
 80013ec:	f7ff fc44 	bl	8000c78 <LL_RCC_LSI_IsReady>
 80013f0:	4603      	mov	r3, r0
 80013f2:	2b00      	cmp	r3, #0
 80013f4:	d1f1      	bne.n	80013da <HAL_RCC_OscConfig+0x3da>
      }
    }
  }

  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80013f6:	687b      	ldr	r3, [r7, #4]
 80013f8:	681b      	ldr	r3, [r3, #0]
 80013fa:	f003 0304 	and.w	r3, r3, #4
 80013fe:	2b00      	cmp	r3, #0
 8001400:	f000 80d8 	beq.w	80015b4 <HAL_RCC_OscConfig+0x5b4>
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */

    if (LL_PWR_IsEnabledBkUpAccess() == 0U)
 8001404:	f7ff fb5a 	bl	8000abc <LL_PWR_IsEnabledBkUpAccess>
 8001408:	4603      	mov	r3, r0
 800140a:	2b00      	cmp	r3, #0
 800140c:	d113      	bne.n	8001436 <HAL_RCC_OscConfig+0x436>
    {
      /* Enable write access to Backup domain */
      HAL_PWR_EnableBkUpAccess();
 800140e:	f7ff fb3b 	bl	8000a88 <HAL_PWR_EnableBkUpAccess>

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8001412:	f7ff f8d5 	bl	80005c0 <HAL_GetTick>
 8001416:	6178      	str	r0, [r7, #20]

      while (LL_PWR_IsEnabledBkUpAccess() == 0U)
 8001418:	e008      	b.n	800142c <HAL_RCC_OscConfig+0x42c>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800141a:	f7ff f8d1 	bl	80005c0 <HAL_GetTick>
 800141e:	4602      	mov	r2, r0
 8001420:	697b      	ldr	r3, [r7, #20]
 8001422:	1ad3      	subs	r3, r2, r3
 8001424:	2b02      	cmp	r3, #2
 8001426:	d901      	bls.n	800142c <HAL_RCC_OscConfig+0x42c>
        {
          return HAL_TIMEOUT;
 8001428:	2303      	movs	r3, #3
 800142a:	e162      	b.n	80016f2 <HAL_RCC_OscConfig+0x6f2>
      while (LL_PWR_IsEnabledBkUpAccess() == 0U)
 800142c:	f7ff fb46 	bl	8000abc <LL_PWR_IsEnabledBkUpAccess>
 8001430:	4603      	mov	r3, r0
 8001432:	2b00      	cmp	r3, #0
 8001434:	d0f1      	beq.n	800141a <HAL_RCC_OscConfig+0x41a>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8001436:	687b      	ldr	r3, [r7, #4]
 8001438:	68db      	ldr	r3, [r3, #12]
 800143a:	2b00      	cmp	r3, #0
 800143c:	d07b      	beq.n	8001536 <HAL_RCC_OscConfig+0x536>
    {
      /* Enable LSE bypasss (if requested) */
      if ((RCC_OscInitStruct->LSEState == RCC_LSE_BYPASS)
 800143e:	687b      	ldr	r3, [r7, #4]
 8001440:	68db      	ldr	r3, [r3, #12]
 8001442:	2b85      	cmp	r3, #133	@ 0x85
 8001444:	d003      	beq.n	800144e <HAL_RCC_OscConfig+0x44e>
          || (RCC_OscInitStruct->LSEState == RCC_LSE_BYPASS_RTC_ONLY))
 8001446:	687b      	ldr	r3, [r7, #4]
 8001448:	68db      	ldr	r3, [r3, #12]
 800144a:	2b05      	cmp	r3, #5
 800144c:	d109      	bne.n	8001462 <HAL_RCC_OscConfig+0x462>
      {
        /* LSE oscillator bypass enable */
        SET_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
 800144e:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8001452:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8001456:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 800145a:	f043 0304 	orr.w	r3, r3, #4
 800145e:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
      }

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001462:	f7ff f8ad 	bl	80005c0 <HAL_GetTick>
 8001466:	6178      	str	r0, [r7, #20]

      /* LSE oscillator enable */
      SET_BIT(RCC->BDCR, RCC_BDCR_LSEON);
 8001468:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800146c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8001470:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8001474:	f043 0301 	orr.w	r3, r3, #1
 8001478:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90

      /* Wait till LSE is ready */
      while (LL_RCC_LSE_IsReady() == 0U)
 800147c:	e00a      	b.n	8001494 <HAL_RCC_OscConfig+0x494>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800147e:	f7ff f89f 	bl	80005c0 <HAL_GetTick>
 8001482:	4602      	mov	r2, r0
 8001484:	697b      	ldr	r3, [r7, #20]
 8001486:	1ad3      	subs	r3, r2, r3
 8001488:	f241 3288 	movw	r2, #5000	@ 0x1388
 800148c:	4293      	cmp	r3, r2
 800148e:	d901      	bls.n	8001494 <HAL_RCC_OscConfig+0x494>
        {
          return HAL_TIMEOUT;
 8001490:	2303      	movs	r3, #3
 8001492:	e12e      	b.n	80016f2 <HAL_RCC_OscConfig+0x6f2>
      while (LL_RCC_LSE_IsReady() == 0U)
 8001494:	f7ff fbbf 	bl	8000c16 <LL_RCC_LSE_IsReady>
 8001498:	4603      	mov	r3, r0
 800149a:	2b00      	cmp	r3, #0
 800149c:	d0ef      	beq.n	800147e <HAL_RCC_OscConfig+0x47e>
        }
      }

      /* Enable LSE system clock (if requested) */
      if ((RCC_OscInitStruct->LSEState == RCC_LSE_ON)
 800149e:	687b      	ldr	r3, [r7, #4]
 80014a0:	68db      	ldr	r3, [r3, #12]
 80014a2:	2b81      	cmp	r3, #129	@ 0x81
 80014a4:	d003      	beq.n	80014ae <HAL_RCC_OscConfig+0x4ae>
          || (RCC_OscInitStruct->LSEState == RCC_LSE_BYPASS))
 80014a6:	687b      	ldr	r3, [r7, #4]
 80014a8:	68db      	ldr	r3, [r3, #12]
 80014aa:	2b85      	cmp	r3, #133	@ 0x85
 80014ac:	d121      	bne.n	80014f2 <HAL_RCC_OscConfig+0x4f2>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80014ae:	f7ff f887 	bl	80005c0 <HAL_GetTick>
 80014b2:	6178      	str	r0, [r7, #20]

        SET_BIT(RCC->BDCR, RCC_BDCR_LSESYSEN);
 80014b4:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80014b8:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80014bc:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 80014c0:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80014c4:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90

        /* Wait till LSESYS is ready */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSRDY) == 0U)
 80014c8:	e00a      	b.n	80014e0 <HAL_RCC_OscConfig+0x4e0>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80014ca:	f7ff f879 	bl	80005c0 <HAL_GetTick>
 80014ce:	4602      	mov	r2, r0
 80014d0:	697b      	ldr	r3, [r7, #20]
 80014d2:	1ad3      	subs	r3, r2, r3
 80014d4:	f241 3288 	movw	r2, #5000	@ 0x1388
 80014d8:	4293      	cmp	r3, r2
 80014da:	d901      	bls.n	80014e0 <HAL_RCC_OscConfig+0x4e0>
          {
            return HAL_TIMEOUT;
 80014dc:	2303      	movs	r3, #3
 80014de:	e108      	b.n	80016f2 <HAL_RCC_OscConfig+0x6f2>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSRDY) == 0U)
 80014e0:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80014e4:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80014e8:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80014ec:	2b00      	cmp	r3, #0
 80014ee:	d0ec      	beq.n	80014ca <HAL_RCC_OscConfig+0x4ca>
      if ((RCC_OscInitStruct->LSEState == RCC_LSE_ON)
 80014f0:	e060      	b.n	80015b4 <HAL_RCC_OscConfig+0x5b4>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80014f2:	f7ff f865 	bl	80005c0 <HAL_GetTick>
 80014f6:	6178      	str	r0, [r7, #20]

        CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSEN);
 80014f8:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80014fc:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8001500:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8001504:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8001508:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90

        /* Wait till LSESYSRDY is cleared */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSRDY) != 0U)
 800150c:	e00a      	b.n	8001524 <HAL_RCC_OscConfig+0x524>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800150e:	f7ff f857 	bl	80005c0 <HAL_GetTick>
 8001512:	4602      	mov	r2, r0
 8001514:	697b      	ldr	r3, [r7, #20]
 8001516:	1ad3      	subs	r3, r2, r3
 8001518:	f241 3288 	movw	r2, #5000	@ 0x1388
 800151c:	4293      	cmp	r3, r2
 800151e:	d901      	bls.n	8001524 <HAL_RCC_OscConfig+0x524>
          {
            return HAL_TIMEOUT;
 8001520:	2303      	movs	r3, #3
 8001522:	e0e6      	b.n	80016f2 <HAL_RCC_OscConfig+0x6f2>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSRDY) != 0U)
 8001524:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8001528:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800152c:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8001530:	2b00      	cmp	r3, #0
 8001532:	d1ec      	bne.n	800150e <HAL_RCC_OscConfig+0x50e>
 8001534:	e03e      	b.n	80015b4 <HAL_RCC_OscConfig+0x5b4>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001536:	f7ff f843 	bl	80005c0 <HAL_GetTick>
 800153a:	6178      	str	r0, [r7, #20]

      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSEN);
 800153c:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8001540:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8001544:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8001548:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800154c:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90

      /* Wait till LSESYSRDY is cleared */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSRDY) != 0U)
 8001550:	e00a      	b.n	8001568 <HAL_RCC_OscConfig+0x568>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001552:	f7ff f835 	bl	80005c0 <HAL_GetTick>
 8001556:	4602      	mov	r2, r0
 8001558:	697b      	ldr	r3, [r7, #20]
 800155a:	1ad3      	subs	r3, r2, r3
 800155c:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001560:	4293      	cmp	r3, r2
 8001562:	d901      	bls.n	8001568 <HAL_RCC_OscConfig+0x568>
        {
          return HAL_TIMEOUT;
 8001564:	2303      	movs	r3, #3
 8001566:	e0c4      	b.n	80016f2 <HAL_RCC_OscConfig+0x6f2>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSRDY) != 0U)
 8001568:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800156c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8001570:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8001574:	2b00      	cmp	r3, #0
 8001576:	d1ec      	bne.n	8001552 <HAL_RCC_OscConfig+0x552>
        }
      }

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001578:	f7ff f822 	bl	80005c0 <HAL_GetTick>
 800157c:	6178      	str	r0, [r7, #20]

      /* LSE oscillator disable */
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
 800157e:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8001582:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8001586:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 800158a:	f023 0301 	bic.w	r3, r3, #1
 800158e:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90

      /* Wait till LSE is disabled */
      while (LL_RCC_LSE_IsReady() != 0U)
 8001592:	e00a      	b.n	80015aa <HAL_RCC_OscConfig+0x5aa>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001594:	f7ff f814 	bl	80005c0 <HAL_GetTick>
 8001598:	4602      	mov	r2, r0
 800159a:	697b      	ldr	r3, [r7, #20]
 800159c:	1ad3      	subs	r3, r2, r3
 800159e:	f241 3288 	movw	r2, #5000	@ 0x1388
 80015a2:	4293      	cmp	r3, r2
 80015a4:	d901      	bls.n	80015aa <HAL_RCC_OscConfig+0x5aa>
        {
          return HAL_TIMEOUT;
 80015a6:	2303      	movs	r3, #3
 80015a8:	e0a3      	b.n	80016f2 <HAL_RCC_OscConfig+0x6f2>
      while (LL_RCC_LSE_IsReady() != 0U)
 80015aa:	f7ff fb34 	bl	8000c16 <LL_RCC_LSE_IsReady>
 80015ae:	4603      	mov	r3, r0
 80015b0:	2b00      	cmp	r3, #0
 80015b2:	d1ef      	bne.n	8001594 <HAL_RCC_OscConfig+0x594>

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if (RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 80015b4:	687b      	ldr	r3, [r7, #4]
 80015b6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80015b8:	2b00      	cmp	r3, #0
 80015ba:	f000 8099 	beq.w	80016f0 <HAL_RCC_OscConfig+0x6f0>
  {
    /* Check if the PLL is used as system clock or not */
    if (sysclk_source != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80015be:	69fb      	ldr	r3, [r7, #28]
 80015c0:	2b0c      	cmp	r3, #12
 80015c2:	d06c      	beq.n	800169e <HAL_RCC_OscConfig+0x69e>
    {
      if (RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 80015c4:	687b      	ldr	r3, [r7, #4]
 80015c6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80015c8:	2b02      	cmp	r3, #2
 80015ca:	d14b      	bne.n	8001664 <HAL_RCC_OscConfig+0x664>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80015cc:	f7ff fc74 	bl	8000eb8 <LL_RCC_PLL_Disable>

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80015d0:	f7fe fff6 	bl	80005c0 <HAL_GetTick>
 80015d4:	6178      	str	r0, [r7, #20]

        /* Wait till PLL is ready */
        while (LL_RCC_PLL_IsReady() != 0U)
 80015d6:	e008      	b.n	80015ea <HAL_RCC_OscConfig+0x5ea>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80015d8:	f7fe fff2 	bl	80005c0 <HAL_GetTick>
 80015dc:	4602      	mov	r2, r0
 80015de:	697b      	ldr	r3, [r7, #20]
 80015e0:	1ad3      	subs	r3, r2, r3
 80015e2:	2b0a      	cmp	r3, #10
 80015e4:	d901      	bls.n	80015ea <HAL_RCC_OscConfig+0x5ea>
          {
            return HAL_TIMEOUT;
 80015e6:	2303      	movs	r3, #3
 80015e8:	e083      	b.n	80016f2 <HAL_RCC_OscConfig+0x6f2>
        while (LL_RCC_PLL_IsReady() != 0U)
 80015ea:	f7ff fc73 	bl	8000ed4 <LL_RCC_PLL_IsReady>
 80015ee:	4603      	mov	r3, r0
 80015f0:	2b00      	cmp	r3, #0
 80015f2:	d1f1      	bne.n	80015d8 <HAL_RCC_OscConfig+0x5d8>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80015f4:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80015f8:	68da      	ldr	r2, [r3, #12]
 80015fa:	4b40      	ldr	r3, [pc, #256]	@ (80016fc <HAL_RCC_OscConfig+0x6fc>)
 80015fc:	4013      	ands	r3, r2
 80015fe:	687a      	ldr	r2, [r7, #4]
 8001600:	6b11      	ldr	r1, [r2, #48]	@ 0x30
 8001602:	687a      	ldr	r2, [r7, #4]
 8001604:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 8001606:	4311      	orrs	r1, r2
 8001608:	687a      	ldr	r2, [r7, #4]
 800160a:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 800160c:	0212      	lsls	r2, r2, #8
 800160e:	4311      	orrs	r1, r2
 8001610:	687a      	ldr	r2, [r7, #4]
 8001612:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 8001614:	4311      	orrs	r1, r2
 8001616:	687a      	ldr	r2, [r7, #4]
 8001618:	6c12      	ldr	r2, [r2, #64]	@ 0x40
 800161a:	4311      	orrs	r1, r2
 800161c:	687a      	ldr	r2, [r7, #4]
 800161e:	6c52      	ldr	r2, [r2, #68]	@ 0x44
 8001620:	430a      	orrs	r2, r1
 8001622:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8001626:	4313      	orrs	r3, r2
 8001628:	60cb      	str	r3, [r1, #12]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 800162a:	f7ff fc37 	bl	8000e9c <LL_RCC_PLL_Enable>

        /* Enable PLL System Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 800162e:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8001632:	68db      	ldr	r3, [r3, #12]
 8001634:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8001638:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800163c:	60d3      	str	r3, [r2, #12]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800163e:	f7fe ffbf 	bl	80005c0 <HAL_GetTick>
 8001642:	6178      	str	r0, [r7, #20]

        /* Wait till PLL is ready */
        while (LL_RCC_PLL_IsReady() == 0U)
 8001644:	e008      	b.n	8001658 <HAL_RCC_OscConfig+0x658>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001646:	f7fe ffbb 	bl	80005c0 <HAL_GetTick>
 800164a:	4602      	mov	r2, r0
 800164c:	697b      	ldr	r3, [r7, #20]
 800164e:	1ad3      	subs	r3, r2, r3
 8001650:	2b0a      	cmp	r3, #10
 8001652:	d901      	bls.n	8001658 <HAL_RCC_OscConfig+0x658>
          {
            return HAL_TIMEOUT;
 8001654:	2303      	movs	r3, #3
 8001656:	e04c      	b.n	80016f2 <HAL_RCC_OscConfig+0x6f2>
        while (LL_RCC_PLL_IsReady() == 0U)
 8001658:	f7ff fc3c 	bl	8000ed4 <LL_RCC_PLL_IsReady>
 800165c:	4603      	mov	r3, r0
 800165e:	2b00      	cmp	r3, #0
 8001660:	d0f1      	beq.n	8001646 <HAL_RCC_OscConfig+0x646>
 8001662:	e045      	b.n	80016f0 <HAL_RCC_OscConfig+0x6f0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001664:	f7ff fc28 	bl	8000eb8 <LL_RCC_PLL_Disable>

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001668:	f7fe ffaa 	bl	80005c0 <HAL_GetTick>
 800166c:	6178      	str	r0, [r7, #20]

        /* Wait till PLL is disabled */
        while (LL_RCC_PLL_IsReady() != 0U)
 800166e:	e008      	b.n	8001682 <HAL_RCC_OscConfig+0x682>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001670:	f7fe ffa6 	bl	80005c0 <HAL_GetTick>
 8001674:	4602      	mov	r2, r0
 8001676:	697b      	ldr	r3, [r7, #20]
 8001678:	1ad3      	subs	r3, r2, r3
 800167a:	2b0a      	cmp	r3, #10
 800167c:	d901      	bls.n	8001682 <HAL_RCC_OscConfig+0x682>
          {
            return HAL_TIMEOUT;
 800167e:	2303      	movs	r3, #3
 8001680:	e037      	b.n	80016f2 <HAL_RCC_OscConfig+0x6f2>
        while (LL_RCC_PLL_IsReady() != 0U)
 8001682:	f7ff fc27 	bl	8000ed4 <LL_RCC_PLL_IsReady>
 8001686:	4603      	mov	r3, r0
 8001688:	2b00      	cmp	r3, #0
 800168a:	d1f1      	bne.n	8001670 <HAL_RCC_OscConfig+0x670>
          }
        }

        /* Disable the PLL source and outputs to save power when PLL is off */
        CLEAR_BIT(RCC->PLLCFGR, (RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLPEN | RCC_PLLCFGR_PLLQEN | RCC_PLLCFGR_PLLREN));
 800168c:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8001690:	68da      	ldr	r2, [r3, #12]
 8001692:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8001696:	4b1a      	ldr	r3, [pc, #104]	@ (8001700 <HAL_RCC_OscConfig+0x700>)
 8001698:	4013      	ands	r3, r2
 800169a:	60cb      	str	r3, [r1, #12]
 800169c:	e028      	b.n	80016f0 <HAL_RCC_OscConfig+0x6f0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 800169e:	687b      	ldr	r3, [r7, #4]
 80016a0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80016a2:	2b01      	cmp	r3, #1
 80016a4:	d101      	bne.n	80016aa <HAL_RCC_OscConfig+0x6aa>
      {
        return HAL_ERROR;
 80016a6:	2301      	movs	r3, #1
 80016a8:	e023      	b.n	80016f2 <HAL_RCC_OscConfig+0x6f2>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 80016aa:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80016ae:	68db      	ldr	r3, [r3, #12]
 80016b0:	61bb      	str	r3, [r7, #24]
        if ((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource)
 80016b2:	69bb      	ldr	r3, [r7, #24]
 80016b4:	f003 0203 	and.w	r2, r3, #3
 80016b8:	687b      	ldr	r3, [r7, #4]
 80016ba:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80016bc:	429a      	cmp	r2, r3
 80016be:	d115      	bne.n	80016ec <HAL_RCC_OscConfig+0x6ec>
            || (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)   != RCC_OscInitStruct->PLL.PLLM)
 80016c0:	69bb      	ldr	r3, [r7, #24]
 80016c2:	f003 0270 	and.w	r2, r3, #112	@ 0x70
 80016c6:	687b      	ldr	r3, [r7, #4]
 80016c8:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80016ca:	429a      	cmp	r2, r3
 80016cc:	d10e      	bne.n	80016ec <HAL_RCC_OscConfig+0x6ec>
            || (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)   != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos))
 80016ce:	69bb      	ldr	r3, [r7, #24]
 80016d0:	f403 42fe 	and.w	r2, r3, #32512	@ 0x7f00
 80016d4:	687b      	ldr	r3, [r7, #4]
 80016d6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80016d8:	021b      	lsls	r3, r3, #8
 80016da:	429a      	cmp	r2, r3
 80016dc:	d106      	bne.n	80016ec <HAL_RCC_OscConfig+0x6ec>
            || (READ_BIT(pll_config, RCC_PLLCFGR_PLLR)   != RCC_OscInitStruct->PLL.PLLR))
 80016de:	69bb      	ldr	r3, [r7, #24]
 80016e0:	f003 4260 	and.w	r2, r3, #3758096384	@ 0xe0000000
 80016e4:	687b      	ldr	r3, [r7, #4]
 80016e6:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80016e8:	429a      	cmp	r2, r3
 80016ea:	d001      	beq.n	80016f0 <HAL_RCC_OscConfig+0x6f0>
        {
          return HAL_ERROR;
 80016ec:	2301      	movs	r3, #1
 80016ee:	e000      	b.n	80016f2 <HAL_RCC_OscConfig+0x6f2>
        }
      }
    }
  }
  return HAL_OK;
 80016f0:	2300      	movs	r3, #0
}
 80016f2:	4618      	mov	r0, r3
 80016f4:	3720      	adds	r7, #32
 80016f6:	46bd      	mov	sp, r7
 80016f8:	bd80      	pop	{r7, pc}
 80016fa:	bf00      	nop
 80016fc:	11c1808c 	.word	0x11c1808c
 8001700:	eefefffc 	.word	0xeefefffc

08001704 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK1 not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8001704:	b580      	push	{r7, lr}
 8001706:	b084      	sub	sp, #16
 8001708:	af00      	add	r7, sp, #0
 800170a:	6078      	str	r0, [r7, #4]
 800170c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 800170e:	687b      	ldr	r3, [r7, #4]
 8001710:	2b00      	cmp	r3, #0
 8001712:	d101      	bne.n	8001718 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8001714:	2301      	movs	r3, #1
 8001716:	e12c      	b.n	8001972 <HAL_RCC_ClockConfig+0x26e>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the FLASH clock
    (HCLK3) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8001718:	4b98      	ldr	r3, [pc, #608]	@ (800197c <HAL_RCC_ClockConfig+0x278>)
 800171a:	681b      	ldr	r3, [r3, #0]
 800171c:	f003 0307 	and.w	r3, r3, #7
 8001720:	683a      	ldr	r2, [r7, #0]
 8001722:	429a      	cmp	r2, r3
 8001724:	d91b      	bls.n	800175e <HAL_RCC_ClockConfig+0x5a>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001726:	4b95      	ldr	r3, [pc, #596]	@ (800197c <HAL_RCC_ClockConfig+0x278>)
 8001728:	681b      	ldr	r3, [r3, #0]
 800172a:	f023 0207 	bic.w	r2, r3, #7
 800172e:	4993      	ldr	r1, [pc, #588]	@ (800197c <HAL_RCC_ClockConfig+0x278>)
 8001730:	683b      	ldr	r3, [r7, #0]
 8001732:	4313      	orrs	r3, r2
 8001734:	600b      	str	r3, [r1, #0]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8001736:	f7fe ff43 	bl	80005c0 <HAL_GetTick>
 800173a:	60f8      	str	r0, [r7, #12]

    /* Check that the new number of wait states is taken into account to access the Flash
       memory by reading the FLASH_ACR register */
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 800173c:	e008      	b.n	8001750 <HAL_RCC_ClockConfig+0x4c>
    {
      if ((HAL_GetTick() - tickstart) > LATENCY_TIMEOUT_VALUE)
 800173e:	f7fe ff3f 	bl	80005c0 <HAL_GetTick>
 8001742:	4602      	mov	r2, r0
 8001744:	68fb      	ldr	r3, [r7, #12]
 8001746:	1ad3      	subs	r3, r2, r3
 8001748:	2b02      	cmp	r3, #2
 800174a:	d901      	bls.n	8001750 <HAL_RCC_ClockConfig+0x4c>
      {
        return HAL_TIMEOUT;
 800174c:	2303      	movs	r3, #3
 800174e:	e110      	b.n	8001972 <HAL_RCC_ClockConfig+0x26e>
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8001750:	4b8a      	ldr	r3, [pc, #552]	@ (800197c <HAL_RCC_ClockConfig+0x278>)
 8001752:	681b      	ldr	r3, [r3, #0]
 8001754:	f003 0307 	and.w	r3, r3, #7
 8001758:	683a      	ldr	r2, [r7, #0]
 800175a:	429a      	cmp	r2, r3
 800175c:	d1ef      	bne.n	800173e <HAL_RCC_ClockConfig+0x3a>
      }
    }
  }

  /*-------------------------- HCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800175e:	687b      	ldr	r3, [r7, #4]
 8001760:	681b      	ldr	r3, [r3, #0]
 8001762:	f003 0302 	and.w	r3, r3, #2
 8001766:	2b00      	cmp	r3, #0
 8001768:	d016      	beq.n	8001798 <HAL_RCC_ClockConfig+0x94>
  {
    assert_param(IS_RCC_HCLKx(RCC_ClkInitStruct->AHBCLKDivider));
    LL_RCC_SetAHBPrescaler(RCC_ClkInitStruct->AHBCLKDivider);
 800176a:	687b      	ldr	r3, [r7, #4]
 800176c:	689b      	ldr	r3, [r3, #8]
 800176e:	4618      	mov	r0, r3
 8001770:	f7ff fb18 	bl	8000da4 <LL_RCC_SetAHBPrescaler>

    /* HCLK1 prescaler flag when value applied */
    tickstart = HAL_GetTick();
 8001774:	f7fe ff24 	bl	80005c0 <HAL_GetTick>
 8001778:	60f8      	str	r0, [r7, #12]
    while (LL_RCC_IsActiveFlag_HPRE() == 0U)
 800177a:	e008      	b.n	800178e <HAL_RCC_ClockConfig+0x8a>
    {
      if ((HAL_GetTick() - tickstart) > PRESCALER_TIMEOUT_VALUE)
 800177c:	f7fe ff20 	bl	80005c0 <HAL_GetTick>
 8001780:	4602      	mov	r2, r0
 8001782:	68fb      	ldr	r3, [r7, #12]
 8001784:	1ad3      	subs	r3, r2, r3
 8001786:	2b02      	cmp	r3, #2
 8001788:	d901      	bls.n	800178e <HAL_RCC_ClockConfig+0x8a>
      {
        return HAL_TIMEOUT;
 800178a:	2303      	movs	r3, #3
 800178c:	e0f1      	b.n	8001972 <HAL_RCC_ClockConfig+0x26e>
    while (LL_RCC_IsActiveFlag_HPRE() == 0U)
 800178e:	f7ff fbdf 	bl	8000f50 <LL_RCC_IsActiveFlag_HPRE>
 8001792:	4603      	mov	r3, r0
 8001794:	2b00      	cmp	r3, #0
 8001796:	d0f1      	beq.n	800177c <HAL_RCC_ClockConfig+0x78>
    }
  }

#if defined(DUAL_CORE)
  /*-------------------------- HCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK2) == RCC_CLOCKTYPE_HCLK2)
 8001798:	687b      	ldr	r3, [r7, #4]
 800179a:	681b      	ldr	r3, [r3, #0]
 800179c:	f003 0320 	and.w	r3, r3, #32
 80017a0:	2b00      	cmp	r3, #0
 80017a2:	d016      	beq.n	80017d2 <HAL_RCC_ClockConfig+0xce>
  {
    assert_param(IS_RCC_HCLKx(RCC_ClkInitStruct->AHBCLK2Divider));
    LL_C2_RCC_SetAHBPrescaler(RCC_ClkInitStruct->AHBCLK2Divider);
 80017a4:	687b      	ldr	r3, [r7, #4]
 80017a6:	695b      	ldr	r3, [r3, #20]
 80017a8:	4618      	mov	r0, r3
 80017aa:	f7ff fb0e 	bl	8000dca <LL_C2_RCC_SetAHBPrescaler>

    /* HCLK2 prescaler flag when value applied */
    tickstart = HAL_GetTick();
 80017ae:	f7fe ff07 	bl	80005c0 <HAL_GetTick>
 80017b2:	60f8      	str	r0, [r7, #12]
    while (LL_RCC_IsActiveFlag_C2HPRE() == 0U)
 80017b4:	e008      	b.n	80017c8 <HAL_RCC_ClockConfig+0xc4>
    {
      if ((HAL_GetTick() - tickstart) > PRESCALER_TIMEOUT_VALUE)
 80017b6:	f7fe ff03 	bl	80005c0 <HAL_GetTick>
 80017ba:	4602      	mov	r2, r0
 80017bc:	68fb      	ldr	r3, [r7, #12]
 80017be:	1ad3      	subs	r3, r2, r3
 80017c0:	2b02      	cmp	r3, #2
 80017c2:	d901      	bls.n	80017c8 <HAL_RCC_ClockConfig+0xc4>
      {
        return HAL_TIMEOUT;
 80017c4:	2303      	movs	r3, #3
 80017c6:	e0d4      	b.n	8001972 <HAL_RCC_ClockConfig+0x26e>
    while (LL_RCC_IsActiveFlag_C2HPRE() == 0U)
 80017c8:	f7ff fbd3 	bl	8000f72 <LL_RCC_IsActiveFlag_C2HPRE>
 80017cc:	4603      	mov	r3, r0
 80017ce:	2b00      	cmp	r3, #0
 80017d0:	d0f1      	beq.n	80017b6 <HAL_RCC_ClockConfig+0xb2>
    }
  }
#endif /* DUAL_CORE */

  /*-------------------------- HCLK3 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK3) == RCC_CLOCKTYPE_HCLK3)
 80017d2:	687b      	ldr	r3, [r7, #4]
 80017d4:	681b      	ldr	r3, [r3, #0]
 80017d6:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80017da:	2b00      	cmp	r3, #0
 80017dc:	d016      	beq.n	800180c <HAL_RCC_ClockConfig+0x108>
  {
    assert_param(IS_RCC_HCLKx(RCC_ClkInitStruct->AHBCLK3Divider));
    LL_RCC_SetAHB3Prescaler(RCC_ClkInitStruct->AHBCLK3Divider);
 80017de:	687b      	ldr	r3, [r7, #4]
 80017e0:	699b      	ldr	r3, [r3, #24]
 80017e2:	4618      	mov	r0, r3
 80017e4:	f7ff fb06 	bl	8000df4 <LL_RCC_SetAHB3Prescaler>

    /* AHB shared prescaler flag when value applied */
    tickstart = HAL_GetTick();
 80017e8:	f7fe feea 	bl	80005c0 <HAL_GetTick>
 80017ec:	60f8      	str	r0, [r7, #12]
    while (LL_RCC_IsActiveFlag_SHDHPRE() == 0U)
 80017ee:	e008      	b.n	8001802 <HAL_RCC_ClockConfig+0xfe>
    {
      if ((HAL_GetTick() - tickstart) > PRESCALER_TIMEOUT_VALUE)
 80017f0:	f7fe fee6 	bl	80005c0 <HAL_GetTick>
 80017f4:	4602      	mov	r2, r0
 80017f6:	68fb      	ldr	r3, [r7, #12]
 80017f8:	1ad3      	subs	r3, r2, r3
 80017fa:	2b02      	cmp	r3, #2
 80017fc:	d901      	bls.n	8001802 <HAL_RCC_ClockConfig+0xfe>
      {
        return HAL_TIMEOUT;
 80017fe:	2303      	movs	r3, #3
 8001800:	e0b7      	b.n	8001972 <HAL_RCC_ClockConfig+0x26e>
    while (LL_RCC_IsActiveFlag_SHDHPRE() == 0U)
 8001802:	f7ff fbc8 	bl	8000f96 <LL_RCC_IsActiveFlag_SHDHPRE>
 8001806:	4603      	mov	r3, r0
 8001808:	2b00      	cmp	r3, #0
 800180a:	d0f1      	beq.n	80017f0 <HAL_RCC_ClockConfig+0xec>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800180c:	687b      	ldr	r3, [r7, #4]
 800180e:	681b      	ldr	r3, [r3, #0]
 8001810:	f003 0304 	and.w	r3, r3, #4
 8001814:	2b00      	cmp	r3, #0
 8001816:	d016      	beq.n	8001846 <HAL_RCC_ClockConfig+0x142>
  {
    assert_param(IS_RCC_PCLKx(RCC_ClkInitStruct->APB1CLKDivider));
    LL_RCC_SetAPB1Prescaler(RCC_ClkInitStruct->APB1CLKDivider);
 8001818:	687b      	ldr	r3, [r7, #4]
 800181a:	68db      	ldr	r3, [r3, #12]
 800181c:	4618      	mov	r0, r3
 800181e:	f7ff faff 	bl	8000e20 <LL_RCC_SetAPB1Prescaler>

    /* APB1 prescaler flag when value applied */
    tickstart = HAL_GetTick();
 8001822:	f7fe fecd 	bl	80005c0 <HAL_GetTick>
 8001826:	60f8      	str	r0, [r7, #12]
    while (LL_RCC_IsActiveFlag_PPRE1() == 0U)
 8001828:	e008      	b.n	800183c <HAL_RCC_ClockConfig+0x138>
    {
      if ((HAL_GetTick() - tickstart) > PRESCALER_TIMEOUT_VALUE)
 800182a:	f7fe fec9 	bl	80005c0 <HAL_GetTick>
 800182e:	4602      	mov	r2, r0
 8001830:	68fb      	ldr	r3, [r7, #12]
 8001832:	1ad3      	subs	r3, r2, r3
 8001834:	2b02      	cmp	r3, #2
 8001836:	d901      	bls.n	800183c <HAL_RCC_ClockConfig+0x138>
      {
        return HAL_TIMEOUT;
 8001838:	2303      	movs	r3, #3
 800183a:	e09a      	b.n	8001972 <HAL_RCC_ClockConfig+0x26e>
    while (LL_RCC_IsActiveFlag_PPRE1() == 0U)
 800183c:	f7ff fbbd 	bl	8000fba <LL_RCC_IsActiveFlag_PPRE1>
 8001840:	4603      	mov	r3, r0
 8001842:	2b00      	cmp	r3, #0
 8001844:	d0f1      	beq.n	800182a <HAL_RCC_ClockConfig+0x126>
      }
    }
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001846:	687b      	ldr	r3, [r7, #4]
 8001848:	681b      	ldr	r3, [r3, #0]
 800184a:	f003 0308 	and.w	r3, r3, #8
 800184e:	2b00      	cmp	r3, #0
 8001850:	d017      	beq.n	8001882 <HAL_RCC_ClockConfig+0x17e>
  {
    assert_param(IS_RCC_PCLKx(RCC_ClkInitStruct->APB2CLKDivider));
    LL_RCC_SetAPB2Prescaler((RCC_ClkInitStruct->APB2CLKDivider) << 3U);
 8001852:	687b      	ldr	r3, [r7, #4]
 8001854:	691b      	ldr	r3, [r3, #16]
 8001856:	00db      	lsls	r3, r3, #3
 8001858:	4618      	mov	r0, r3
 800185a:	f7ff faf4 	bl	8000e46 <LL_RCC_SetAPB2Prescaler>

    /* APB2 prescaler flag when value applied */
    tickstart = HAL_GetTick();
 800185e:	f7fe feaf 	bl	80005c0 <HAL_GetTick>
 8001862:	60f8      	str	r0, [r7, #12]
    while (LL_RCC_IsActiveFlag_PPRE2() == 0U)
 8001864:	e008      	b.n	8001878 <HAL_RCC_ClockConfig+0x174>
    {
      if ((HAL_GetTick() - tickstart) > PRESCALER_TIMEOUT_VALUE)
 8001866:	f7fe feab 	bl	80005c0 <HAL_GetTick>
 800186a:	4602      	mov	r2, r0
 800186c:	68fb      	ldr	r3, [r7, #12]
 800186e:	1ad3      	subs	r3, r2, r3
 8001870:	2b02      	cmp	r3, #2
 8001872:	d901      	bls.n	8001878 <HAL_RCC_ClockConfig+0x174>
      {
        return HAL_TIMEOUT;
 8001874:	2303      	movs	r3, #3
 8001876:	e07c      	b.n	8001972 <HAL_RCC_ClockConfig+0x26e>
    while (LL_RCC_IsActiveFlag_PPRE2() == 0U)
 8001878:	f7ff fbb0 	bl	8000fdc <LL_RCC_IsActiveFlag_PPRE2>
 800187c:	4603      	mov	r3, r0
 800187e:	2b00      	cmp	r3, #0
 8001880:	d0f1      	beq.n	8001866 <HAL_RCC_ClockConfig+0x162>
      }
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8001882:	687b      	ldr	r3, [r7, #4]
 8001884:	681b      	ldr	r3, [r3, #0]
 8001886:	f003 0301 	and.w	r3, r3, #1
 800188a:	2b00      	cmp	r3, #0
 800188c:	d043      	beq.n	8001916 <HAL_RCC_ClockConfig+0x212>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800188e:	687b      	ldr	r3, [r7, #4]
 8001890:	685b      	ldr	r3, [r3, #4]
 8001892:	2b02      	cmp	r3, #2
 8001894:	d106      	bne.n	80018a4 <HAL_RCC_ClockConfig+0x1a0>
    {
      /* Check the HSE ready flag */
      if (LL_RCC_HSE_IsReady() == 0U)
 8001896:	f7ff f96c 	bl	8000b72 <LL_RCC_HSE_IsReady>
 800189a:	4603      	mov	r3, r0
 800189c:	2b00      	cmp	r3, #0
 800189e:	d11e      	bne.n	80018de <HAL_RCC_ClockConfig+0x1da>
      {
        return HAL_ERROR;
 80018a0:	2301      	movs	r3, #1
 80018a2:	e066      	b.n	8001972 <HAL_RCC_ClockConfig+0x26e>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80018a4:	687b      	ldr	r3, [r7, #4]
 80018a6:	685b      	ldr	r3, [r3, #4]
 80018a8:	2b03      	cmp	r3, #3
 80018aa:	d106      	bne.n	80018ba <HAL_RCC_ClockConfig+0x1b6>
    {
      /* Check the PLL ready flag */
      if (LL_RCC_PLL_IsReady() == 0U)
 80018ac:	f7ff fb12 	bl	8000ed4 <LL_RCC_PLL_IsReady>
 80018b0:	4603      	mov	r3, r0
 80018b2:	2b00      	cmp	r3, #0
 80018b4:	d113      	bne.n	80018de <HAL_RCC_ClockConfig+0x1da>
      {
        return HAL_ERROR;
 80018b6:	2301      	movs	r3, #1
 80018b8:	e05b      	b.n	8001972 <HAL_RCC_ClockConfig+0x26e>
      }
    }
    /* MSI is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 80018ba:	687b      	ldr	r3, [r7, #4]
 80018bc:	685b      	ldr	r3, [r3, #4]
 80018be:	2b00      	cmp	r3, #0
 80018c0:	d106      	bne.n	80018d0 <HAL_RCC_ClockConfig+0x1cc>
    {
      /* Check the MSI ready flag */
      if (LL_RCC_MSI_IsReady() == 0U)
 80018c2:	f7ff fa06 	bl	8000cd2 <LL_RCC_MSI_IsReady>
 80018c6:	4603      	mov	r3, r0
 80018c8:	2b00      	cmp	r3, #0
 80018ca:	d108      	bne.n	80018de <HAL_RCC_ClockConfig+0x1da>
      {
        return HAL_ERROR;
 80018cc:	2301      	movs	r3, #1
 80018ce:	e050      	b.n	8001972 <HAL_RCC_ClockConfig+0x26e>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (LL_RCC_HSI_IsReady() == 0U)
 80018d0:	f7ff f97c 	bl	8000bcc <LL_RCC_HSI_IsReady>
 80018d4:	4603      	mov	r3, r0
 80018d6:	2b00      	cmp	r3, #0
 80018d8:	d101      	bne.n	80018de <HAL_RCC_ClockConfig+0x1da>
      {
        return HAL_ERROR;
 80018da:	2301      	movs	r3, #1
 80018dc:	e049      	b.n	8001972 <HAL_RCC_ClockConfig+0x26e>
      }

    }

    /* apply system clock switch */
    LL_RCC_SetSysClkSource(RCC_ClkInitStruct->SYSCLKSource);
 80018de:	687b      	ldr	r3, [r7, #4]
 80018e0:	685b      	ldr	r3, [r3, #4]
 80018e2:	4618      	mov	r0, r3
 80018e4:	f7ff fa40 	bl	8000d68 <LL_RCC_SetSysClkSource>

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80018e8:	f7fe fe6a 	bl	80005c0 <HAL_GetTick>
 80018ec:	60f8      	str	r0, [r7, #12]

    /* check system clock source switch status */
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80018ee:	e00a      	b.n	8001906 <HAL_RCC_ClockConfig+0x202>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80018f0:	f7fe fe66 	bl	80005c0 <HAL_GetTick>
 80018f4:	4602      	mov	r2, r0
 80018f6:	68fb      	ldr	r3, [r7, #12]
 80018f8:	1ad3      	subs	r3, r2, r3
 80018fa:	f241 3288 	movw	r2, #5000	@ 0x1388
 80018fe:	4293      	cmp	r3, r2
 8001900:	d901      	bls.n	8001906 <HAL_RCC_ClockConfig+0x202>
      {
        return HAL_TIMEOUT;
 8001902:	2303      	movs	r3, #3
 8001904:	e035      	b.n	8001972 <HAL_RCC_ClockConfig+0x26e>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001906:	f7ff fa42 	bl	8000d8e <LL_RCC_GetSysClkSource>
 800190a:	4602      	mov	r2, r0
 800190c:	687b      	ldr	r3, [r7, #4]
 800190e:	685b      	ldr	r3, [r3, #4]
 8001910:	009b      	lsls	r3, r3, #2
 8001912:	429a      	cmp	r2, r3
 8001914:	d1ec      	bne.n	80018f0 <HAL_RCC_ClockConfig+0x1ec>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8001916:	4b19      	ldr	r3, [pc, #100]	@ (800197c <HAL_RCC_ClockConfig+0x278>)
 8001918:	681b      	ldr	r3, [r3, #0]
 800191a:	f003 0307 	and.w	r3, r3, #7
 800191e:	683a      	ldr	r2, [r7, #0]
 8001920:	429a      	cmp	r2, r3
 8001922:	d21b      	bcs.n	800195c <HAL_RCC_ClockConfig+0x258>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001924:	4b15      	ldr	r3, [pc, #84]	@ (800197c <HAL_RCC_ClockConfig+0x278>)
 8001926:	681b      	ldr	r3, [r3, #0]
 8001928:	f023 0207 	bic.w	r2, r3, #7
 800192c:	4913      	ldr	r1, [pc, #76]	@ (800197c <HAL_RCC_ClockConfig+0x278>)
 800192e:	683b      	ldr	r3, [r7, #0]
 8001930:	4313      	orrs	r3, r2
 8001932:	600b      	str	r3, [r1, #0]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8001934:	f7fe fe44 	bl	80005c0 <HAL_GetTick>
 8001938:	60f8      	str	r0, [r7, #12]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 800193a:	e008      	b.n	800194e <HAL_RCC_ClockConfig+0x24a>
    {
      if ((HAL_GetTick() - tickstart) > LATENCY_TIMEOUT_VALUE)
 800193c:	f7fe fe40 	bl	80005c0 <HAL_GetTick>
 8001940:	4602      	mov	r2, r0
 8001942:	68fb      	ldr	r3, [r7, #12]
 8001944:	1ad3      	subs	r3, r2, r3
 8001946:	2b02      	cmp	r3, #2
 8001948:	d901      	bls.n	800194e <HAL_RCC_ClockConfig+0x24a>
      {
        return HAL_TIMEOUT;
 800194a:	2303      	movs	r3, #3
 800194c:	e011      	b.n	8001972 <HAL_RCC_ClockConfig+0x26e>
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 800194e:	4b0b      	ldr	r3, [pc, #44]	@ (800197c <HAL_RCC_ClockConfig+0x278>)
 8001950:	681b      	ldr	r3, [r3, #0]
 8001952:	f003 0307 	and.w	r3, r3, #7
 8001956:	683a      	ldr	r2, [r7, #0]
 8001958:	429a      	cmp	r2, r3
 800195a:	d1ef      	bne.n	800193c <HAL_RCC_ClockConfig+0x238>
  }

  /*--------------------------------------------------------------------------*/

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetHCLKFreq();
 800195c:	f000 f8b4 	bl	8001ac8 <HAL_RCC_GetHCLKFreq>
 8001960:	4603      	mov	r3, r0
 8001962:	4a07      	ldr	r2, [pc, #28]	@ (8001980 <HAL_RCC_ClockConfig+0x27c>)
 8001964:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  return HAL_InitTick(uwTickPrio);
 8001966:	4b07      	ldr	r3, [pc, #28]	@ (8001984 <HAL_RCC_ClockConfig+0x280>)
 8001968:	681b      	ldr	r3, [r3, #0]
 800196a:	4618      	mov	r0, r3
 800196c:	f7fe fddc 	bl	8000528 <HAL_InitTick>
 8001970:	4603      	mov	r3, r0
}
 8001972:	4618      	mov	r0, r3
 8001974:	3710      	adds	r7, #16
 8001976:	46bd      	mov	sp, r7
 8001978:	bd80      	pop	{r7, pc}
 800197a:	bf00      	nop
 800197c:	58004000 	.word	0x58004000
 8001980:	20000000 	.word	0x20000000
 8001984:	20000004 	.word	0x20000004

08001988 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8001988:	b590      	push	{r4, r7, lr}
 800198a:	b087      	sub	sp, #28
 800198c:	af00      	add	r7, sp, #0
  uint32_t sysclk_source;
  uint32_t pllsource;
  uint32_t sysclockfreq = 0U;
 800198e:	2300      	movs	r3, #0
 8001990:	617b      	str	r3, [r7, #20]
  uint32_t msifreq = 0U;
 8001992:	2300      	movs	r3, #0
 8001994:	613b      	str	r3, [r7, #16]
  uint32_t pllinputfreq;

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8001996:	f7ff f9fa 	bl	8000d8e <LL_RCC_GetSysClkSource>
 800199a:	60b8      	str	r0, [r7, #8]
  pllsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 800199c:	f7ff facd 	bl	8000f3a <LL_RCC_PLL_GetMainSource>
 80019a0:	6078      	str	r0, [r7, #4]

  if ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_MSI) ||
 80019a2:	68bb      	ldr	r3, [r7, #8]
 80019a4:	2b00      	cmp	r3, #0
 80019a6:	d005      	beq.n	80019b4 <HAL_RCC_GetSysClockFreq+0x2c>
 80019a8:	68bb      	ldr	r3, [r7, #8]
 80019aa:	2b0c      	cmp	r3, #12
 80019ac:	d139      	bne.n	8001a22 <HAL_RCC_GetSysClockFreq+0x9a>
      ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pllsource == RCC_PLLSOURCE_MSI)))
 80019ae:	687b      	ldr	r3, [r7, #4]
 80019b0:	2b01      	cmp	r3, #1
 80019b2:	d136      	bne.n	8001a22 <HAL_RCC_GetSysClockFreq+0x9a>
  {
    /* MSI or PLL with MSI source used as system clock source */
    /* Retrieve MSI frequency range in Hz */
    msifreq = __LL_RCC_CALC_MSI_FREQ(LL_RCC_MSI_IsEnabledRangeSelect(),
 80019b4:	f7ff f99d 	bl	8000cf2 <LL_RCC_MSI_IsEnabledRangeSelect>
 80019b8:	4603      	mov	r3, r0
 80019ba:	2b00      	cmp	r3, #0
 80019bc:	d115      	bne.n	80019ea <HAL_RCC_GetSysClockFreq+0x62>
 80019be:	f7ff f998 	bl	8000cf2 <LL_RCC_MSI_IsEnabledRangeSelect>
 80019c2:	4603      	mov	r3, r0
 80019c4:	2b01      	cmp	r3, #1
 80019c6:	d106      	bne.n	80019d6 <HAL_RCC_GetSysClockFreq+0x4e>
 80019c8:	f7ff f9a3 	bl	8000d12 <LL_RCC_MSI_GetRange>
 80019cc:	4603      	mov	r3, r0
 80019ce:	0a1b      	lsrs	r3, r3, #8
 80019d0:	f003 030f 	and.w	r3, r3, #15
 80019d4:	e005      	b.n	80019e2 <HAL_RCC_GetSysClockFreq+0x5a>
 80019d6:	f7ff f9a7 	bl	8000d28 <LL_RCC_MSI_GetRangeAfterStandby>
 80019da:	4603      	mov	r3, r0
 80019dc:	0a1b      	lsrs	r3, r3, #8
 80019de:	f003 030f 	and.w	r3, r3, #15
 80019e2:	4a36      	ldr	r2, [pc, #216]	@ (8001abc <HAL_RCC_GetSysClockFreq+0x134>)
 80019e4:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80019e8:	e014      	b.n	8001a14 <HAL_RCC_GetSysClockFreq+0x8c>
 80019ea:	f7ff f982 	bl	8000cf2 <LL_RCC_MSI_IsEnabledRangeSelect>
 80019ee:	4603      	mov	r3, r0
 80019f0:	2b01      	cmp	r3, #1
 80019f2:	d106      	bne.n	8001a02 <HAL_RCC_GetSysClockFreq+0x7a>
 80019f4:	f7ff f98d 	bl	8000d12 <LL_RCC_MSI_GetRange>
 80019f8:	4603      	mov	r3, r0
 80019fa:	091b      	lsrs	r3, r3, #4
 80019fc:	f003 030f 	and.w	r3, r3, #15
 8001a00:	e005      	b.n	8001a0e <HAL_RCC_GetSysClockFreq+0x86>
 8001a02:	f7ff f991 	bl	8000d28 <LL_RCC_MSI_GetRangeAfterStandby>
 8001a06:	4603      	mov	r3, r0
 8001a08:	091b      	lsrs	r3, r3, #4
 8001a0a:	f003 030f 	and.w	r3, r3, #15
 8001a0e:	4a2b      	ldr	r2, [pc, #172]	@ (8001abc <HAL_RCC_GetSysClockFreq+0x134>)
 8001a10:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001a14:	613b      	str	r3, [r7, #16]
                                     ((LL_RCC_MSI_IsEnabledRangeSelect() == 1U) ?
                                      LL_RCC_MSI_GetRange() :
                                      LL_RCC_MSI_GetRangeAfterStandby()));

    /* Get SYSCLK source */
    if (sysclk_source == RCC_SYSCLKSOURCE_STATUS_MSI)
 8001a16:	68bb      	ldr	r3, [r7, #8]
 8001a18:	2b00      	cmp	r3, #0
 8001a1a:	d115      	bne.n	8001a48 <HAL_RCC_GetSysClockFreq+0xc0>
    {
      /* MSI used as system clock source */
      sysclockfreq = msifreq;
 8001a1c:	693b      	ldr	r3, [r7, #16]
 8001a1e:	617b      	str	r3, [r7, #20]
    if (sysclk_source == RCC_SYSCLKSOURCE_STATUS_MSI)
 8001a20:	e012      	b.n	8001a48 <HAL_RCC_GetSysClockFreq+0xc0>
    }
  }
  else if (sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSI)
 8001a22:	68bb      	ldr	r3, [r7, #8]
 8001a24:	2b04      	cmp	r3, #4
 8001a26:	d102      	bne.n	8001a2e <HAL_RCC_GetSysClockFreq+0xa6>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 8001a28:	4b25      	ldr	r3, [pc, #148]	@ (8001ac0 <HAL_RCC_GetSysClockFreq+0x138>)
 8001a2a:	617b      	str	r3, [r7, #20]
 8001a2c:	e00c      	b.n	8001a48 <HAL_RCC_GetSysClockFreq+0xc0>
  }
  else if (sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSE)
 8001a2e:	68bb      	ldr	r3, [r7, #8]
 8001a30:	2b08      	cmp	r3, #8
 8001a32:	d109      	bne.n	8001a48 <HAL_RCC_GetSysClockFreq+0xc0>
  {
    /* HSE used as system clock source */
    if (LL_RCC_HSE_IsEnabledDiv2() == 1U)
 8001a34:	f7ff f870 	bl	8000b18 <LL_RCC_HSE_IsEnabledDiv2>
 8001a38:	4603      	mov	r3, r0
 8001a3a:	2b01      	cmp	r3, #1
 8001a3c:	d102      	bne.n	8001a44 <HAL_RCC_GetSysClockFreq+0xbc>
    {
      sysclockfreq = HSE_VALUE / 2U;
 8001a3e:	4b20      	ldr	r3, [pc, #128]	@ (8001ac0 <HAL_RCC_GetSysClockFreq+0x138>)
 8001a40:	617b      	str	r3, [r7, #20]
 8001a42:	e001      	b.n	8001a48 <HAL_RCC_GetSysClockFreq+0xc0>
    }
    else
    {
      sysclockfreq = HSE_VALUE;
 8001a44:	4b1f      	ldr	r3, [pc, #124]	@ (8001ac4 <HAL_RCC_GetSysClockFreq+0x13c>)
 8001a46:	617b      	str	r3, [r7, #20]
  else
  {
    /* Nothing to do */
  }

  if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8001a48:	f7ff f9a1 	bl	8000d8e <LL_RCC_GetSysClkSource>
 8001a4c:	4603      	mov	r3, r0
 8001a4e:	2b0c      	cmp	r3, #12
 8001a50:	d12f      	bne.n	8001ab2 <HAL_RCC_GetSysClockFreq+0x12a>
  {
    /* PLL used as system clock  source */
    pllsource = LL_RCC_PLL_GetMainSource();
 8001a52:	f7ff fa72 	bl	8000f3a <LL_RCC_PLL_GetMainSource>
 8001a56:	6078      	str	r0, [r7, #4]

    switch (pllsource)
 8001a58:	687b      	ldr	r3, [r7, #4]
 8001a5a:	2b02      	cmp	r3, #2
 8001a5c:	d003      	beq.n	8001a66 <HAL_RCC_GetSysClockFreq+0xde>
 8001a5e:	687b      	ldr	r3, [r7, #4]
 8001a60:	2b03      	cmp	r3, #3
 8001a62:	d003      	beq.n	8001a6c <HAL_RCC_GetSysClockFreq+0xe4>
 8001a64:	e00d      	b.n	8001a82 <HAL_RCC_GetSysClockFreq+0xfa>
    {
      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
        pllinputfreq = HSI_VALUE;
 8001a66:	4b16      	ldr	r3, [pc, #88]	@ (8001ac0 <HAL_RCC_GetSysClockFreq+0x138>)
 8001a68:	60fb      	str	r3, [r7, #12]
        break;
 8001a6a:	e00d      	b.n	8001a88 <HAL_RCC_GetSysClockFreq+0x100>
      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        if (LL_RCC_HSE_IsEnabledDiv2() == 1U)
 8001a6c:	f7ff f854 	bl	8000b18 <LL_RCC_HSE_IsEnabledDiv2>
 8001a70:	4603      	mov	r3, r0
 8001a72:	2b01      	cmp	r3, #1
 8001a74:	d102      	bne.n	8001a7c <HAL_RCC_GetSysClockFreq+0xf4>
        {
          pllinputfreq = HSE_VALUE / 2U;
 8001a76:	4b12      	ldr	r3, [pc, #72]	@ (8001ac0 <HAL_RCC_GetSysClockFreq+0x138>)
 8001a78:	60fb      	str	r3, [r7, #12]
        }
        else
        {
          pllinputfreq = HSE_VALUE;
        }
        break;
 8001a7a:	e005      	b.n	8001a88 <HAL_RCC_GetSysClockFreq+0x100>
          pllinputfreq = HSE_VALUE;
 8001a7c:	4b11      	ldr	r3, [pc, #68]	@ (8001ac4 <HAL_RCC_GetSysClockFreq+0x13c>)
 8001a7e:	60fb      	str	r3, [r7, #12]
        break;
 8001a80:	e002      	b.n	8001a88 <HAL_RCC_GetSysClockFreq+0x100>
      case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
      default:
        pllinputfreq = msifreq;
 8001a82:	693b      	ldr	r3, [r7, #16]
 8001a84:	60fb      	str	r3, [r7, #12]
        break;
 8001a86:	bf00      	nop
    }
    sysclockfreq = __LL_RCC_CALC_PLLCLK_FREQ(pllinputfreq, LL_RCC_PLL_GetDivider(),
 8001a88:	f7ff fa35 	bl	8000ef6 <LL_RCC_PLL_GetN>
 8001a8c:	4602      	mov	r2, r0
 8001a8e:	68fb      	ldr	r3, [r7, #12]
 8001a90:	fb03 f402 	mul.w	r4, r3, r2
 8001a94:	f7ff fa46 	bl	8000f24 <LL_RCC_PLL_GetDivider>
 8001a98:	4603      	mov	r3, r0
 8001a9a:	091b      	lsrs	r3, r3, #4
 8001a9c:	3301      	adds	r3, #1
 8001a9e:	fbb4 f4f3 	udiv	r4, r4, r3
 8001aa2:	f7ff fa34 	bl	8000f0e <LL_RCC_PLL_GetR>
 8001aa6:	4603      	mov	r3, r0
 8001aa8:	0f5b      	lsrs	r3, r3, #29
 8001aaa:	3301      	adds	r3, #1
 8001aac:	fbb4 f3f3 	udiv	r3, r4, r3
 8001ab0:	617b      	str	r3, [r7, #20]
                                             LL_RCC_PLL_GetN(), LL_RCC_PLL_GetR());
  }

  return sysclockfreq;
 8001ab2:	697b      	ldr	r3, [r7, #20]
}
 8001ab4:	4618      	mov	r0, r3
 8001ab6:	371c      	adds	r7, #28
 8001ab8:	46bd      	mov	sp, r7
 8001aba:	bd90      	pop	{r4, r7, pc}
 8001abc:	08001ec8 	.word	0x08001ec8
 8001ac0:	00f42400 	.word	0x00f42400
 8001ac4:	01e84800 	.word	0x01e84800

08001ac8 <HAL_RCC_GetHCLKFreq>:
/**
  * @brief  Return the HCLK frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8001ac8:	b598      	push	{r3, r4, r7, lr}
 8001aca:	af00      	add	r7, sp, #0
  /* Get SysClock and Compute HCLK1 frequency --------------------------------*/
  return ((uint32_t)(__LL_RCC_CALC_HCLK1_FREQ(HAL_RCC_GetSysClockFreq(), LL_RCC_GetAHBPrescaler())));
 8001acc:	f7ff ff5c 	bl	8001988 <HAL_RCC_GetSysClockFreq>
 8001ad0:	4604      	mov	r4, r0
 8001ad2:	f7ff f9cb 	bl	8000e6c <LL_RCC_GetAHBPrescaler>
 8001ad6:	4603      	mov	r3, r0
 8001ad8:	091b      	lsrs	r3, r3, #4
 8001ada:	f003 030f 	and.w	r3, r3, #15
 8001ade:	4a03      	ldr	r2, [pc, #12]	@ (8001aec <HAL_RCC_GetHCLKFreq+0x24>)
 8001ae0:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001ae4:	fbb4 f3f3 	udiv	r3, r4, r3
}
 8001ae8:	4618      	mov	r0, r3
 8001aea:	bd98      	pop	{r3, r4, r7, pc}
 8001aec:	08001e88 	.word	0x08001e88

08001af0 <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  MSI_Range  MSI range value from @ref RCC_MSIRANGE_0 to @ref RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t MSI_Range)
{
 8001af0:	b590      	push	{r4, r7, lr}
 8001af2:	b085      	sub	sp, #20
 8001af4:	af00      	add	r7, sp, #0
 8001af6:	6078      	str	r0, [r7, #4]
  uint32_t flash_clksrcfreq;
  uint32_t msifreq;

  /* MSI frequency range in Hz */
  msifreq           = __LL_RCC_CALC_MSI_FREQ(LL_RCC_MSIRANGESEL_RUN, MSI_Range);
 8001af8:	687b      	ldr	r3, [r7, #4]
 8001afa:	091b      	lsrs	r3, r3, #4
 8001afc:	f003 030f 	and.w	r3, r3, #15
 8001b00:	4a10      	ldr	r2, [pc, #64]	@ (8001b44 <RCC_SetFlashLatencyFromMSIRange+0x54>)
 8001b02:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001b06:	60fb      	str	r3, [r7, #12]
  flash_clksrcfreq  = __LL_RCC_CALC_HCLK3_FREQ(msifreq, LL_RCC_GetAHB3Prescaler());
 8001b08:	f7ff f9bb 	bl	8000e82 <LL_RCC_GetAHB3Prescaler>
 8001b0c:	4603      	mov	r3, r0
 8001b0e:	091b      	lsrs	r3, r3, #4
 8001b10:	f003 030f 	and.w	r3, r3, #15
 8001b14:	4a0c      	ldr	r2, [pc, #48]	@ (8001b48 <RCC_SetFlashLatencyFromMSIRange+0x58>)
 8001b16:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001b1a:	68fa      	ldr	r2, [r7, #12]
 8001b1c:	fbb2 f3f3 	udiv	r3, r2, r3
 8001b20:	60bb      	str	r3, [r7, #8]

  return RCC_SetFlashLatency((flash_clksrcfreq / MEGA_HZ), HAL_PWREx_GetVoltageRange());
 8001b22:	68bb      	ldr	r3, [r7, #8]
 8001b24:	4a09      	ldr	r2, [pc, #36]	@ (8001b4c <RCC_SetFlashLatencyFromMSIRange+0x5c>)
 8001b26:	fba2 2303 	umull	r2, r3, r2, r3
 8001b2a:	0c9c      	lsrs	r4, r3, #18
 8001b2c:	f7fe ffba 	bl	8000aa4 <HAL_PWREx_GetVoltageRange>
 8001b30:	4603      	mov	r3, r0
 8001b32:	4619      	mov	r1, r3
 8001b34:	4620      	mov	r0, r4
 8001b36:	f000 f80b 	bl	8001b50 <RCC_SetFlashLatency>
 8001b3a:	4603      	mov	r3, r0
}
 8001b3c:	4618      	mov	r0, r3
 8001b3e:	3714      	adds	r7, #20
 8001b40:	46bd      	mov	sp, r7
 8001b42:	bd90      	pop	{r4, r7, pc}
 8001b44:	08001ec8 	.word	0x08001ec8
 8001b48:	08001e88 	.word	0x08001e88
 8001b4c:	431bde83 	.word	0x431bde83

08001b50 <RCC_SetFlashLatency>:
  *            @arg PWR_REGULATOR_VOLTAGE_SCALE1   Regulator voltage output range 1 mode
  *            @arg PWR_REGULATOR_VOLTAGE_SCALE2   Regulator voltage output range 2 mode
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatency(uint32_t Flash_ClkSrcFreq, uint32_t VCORE_Voltage)
{
 8001b50:	b580      	push	{r7, lr}
 8001b52:	b08e      	sub	sp, #56	@ 0x38
 8001b54:	af00      	add	r7, sp, #0
 8001b56:	6078      	str	r0, [r7, #4]
 8001b58:	6039      	str	r1, [r7, #0]
  /* Flash Clock source (HCLK3) range in MHz for VCORE range1 */
  const uint16_t FLASH_CLK_SRC_RANGE_VOS1[] = {18, 36, 48};
 8001b5a:	4a3a      	ldr	r2, [pc, #232]	@ (8001c44 <RCC_SetFlashLatency+0xf4>)
 8001b5c:	f107 0320 	add.w	r3, r7, #32
 8001b60:	e892 0003 	ldmia.w	r2, {r0, r1}
 8001b64:	6018      	str	r0, [r3, #0]
 8001b66:	3304      	adds	r3, #4
 8001b68:	8019      	strh	r1, [r3, #0]

  /* Flash Clock source (HCLK3) range in MHz for VCORE range2 */
  const uint16_t FLASH_CLK_SRC_RANGE_VOS2[] = {6, 12, 16};
 8001b6a:	4a37      	ldr	r2, [pc, #220]	@ (8001c48 <RCC_SetFlashLatency+0xf8>)
 8001b6c:	f107 0318 	add.w	r3, r7, #24
 8001b70:	e892 0003 	ldmia.w	r2, {r0, r1}
 8001b74:	6018      	str	r0, [r3, #0]
 8001b76:	3304      	adds	r3, #4
 8001b78:	8019      	strh	r1, [r3, #0]

  /* Flash Latency range */
  const uint32_t FLASH_LATENCY_RANGE[] = {FLASH_LATENCY_0, FLASH_LATENCY_1, FLASH_LATENCY_2};
 8001b7a:	4a34      	ldr	r2, [pc, #208]	@ (8001c4c <RCC_SetFlashLatency+0xfc>)
 8001b7c:	f107 030c 	add.w	r3, r7, #12
 8001b80:	ca07      	ldmia	r2, {r0, r1, r2}
 8001b82:	e883 0007 	stmia.w	r3, {r0, r1, r2}

  uint32_t latency   = FLASH_LATENCY_0;  /* default value 0WS */
 8001b86:	2300      	movs	r3, #0
 8001b88:	637b      	str	r3, [r7, #52]	@ 0x34
  uint32_t tickstart;

  if (VCORE_Voltage == PWR_REGULATOR_VOLTAGE_SCALE1)
 8001b8a:	683b      	ldr	r3, [r7, #0]
 8001b8c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8001b90:	d11b      	bne.n	8001bca <RCC_SetFlashLatency+0x7a>
  {
    for (uint32_t index = 0; index < __COUNTOF(FLASH_CLK_SRC_RANGE_VOS1); index++)
 8001b92:	2300      	movs	r3, #0
 8001b94:	633b      	str	r3, [r7, #48]	@ 0x30
 8001b96:	e014      	b.n	8001bc2 <RCC_SetFlashLatency+0x72>
    {
      if (Flash_ClkSrcFreq <= FLASH_CLK_SRC_RANGE_VOS1[index])
 8001b98:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8001b9a:	005b      	lsls	r3, r3, #1
 8001b9c:	3338      	adds	r3, #56	@ 0x38
 8001b9e:	443b      	add	r3, r7
 8001ba0:	f833 3c18 	ldrh.w	r3, [r3, #-24]
 8001ba4:	461a      	mov	r2, r3
 8001ba6:	687b      	ldr	r3, [r7, #4]
 8001ba8:	4293      	cmp	r3, r2
 8001baa:	d807      	bhi.n	8001bbc <RCC_SetFlashLatency+0x6c>
      {
        latency = FLASH_LATENCY_RANGE[index];
 8001bac:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8001bae:	009b      	lsls	r3, r3, #2
 8001bb0:	3338      	adds	r3, #56	@ 0x38
 8001bb2:	443b      	add	r3, r7
 8001bb4:	f853 3c2c 	ldr.w	r3, [r3, #-44]
 8001bb8:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8001bba:	e021      	b.n	8001c00 <RCC_SetFlashLatency+0xb0>
    for (uint32_t index = 0; index < __COUNTOF(FLASH_CLK_SRC_RANGE_VOS1); index++)
 8001bbc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8001bbe:	3301      	adds	r3, #1
 8001bc0:	633b      	str	r3, [r7, #48]	@ 0x30
 8001bc2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8001bc4:	2b02      	cmp	r3, #2
 8001bc6:	d9e7      	bls.n	8001b98 <RCC_SetFlashLatency+0x48>
 8001bc8:	e01a      	b.n	8001c00 <RCC_SetFlashLatency+0xb0>
      }
    }
  }
  else  /* PWR_REGULATOR_VOLTAGE_SCALE2 */
  {
    for (uint32_t index = 0; index < __COUNTOF(FLASH_CLK_SRC_RANGE_VOS2); index++)
 8001bca:	2300      	movs	r3, #0
 8001bcc:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8001bce:	e014      	b.n	8001bfa <RCC_SetFlashLatency+0xaa>
    {
      if (Flash_ClkSrcFreq <= FLASH_CLK_SRC_RANGE_VOS2[index])
 8001bd0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001bd2:	005b      	lsls	r3, r3, #1
 8001bd4:	3338      	adds	r3, #56	@ 0x38
 8001bd6:	443b      	add	r3, r7
 8001bd8:	f833 3c20 	ldrh.w	r3, [r3, #-32]
 8001bdc:	461a      	mov	r2, r3
 8001bde:	687b      	ldr	r3, [r7, #4]
 8001be0:	4293      	cmp	r3, r2
 8001be2:	d807      	bhi.n	8001bf4 <RCC_SetFlashLatency+0xa4>
      {
        latency = FLASH_LATENCY_RANGE[index];
 8001be4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001be6:	009b      	lsls	r3, r3, #2
 8001be8:	3338      	adds	r3, #56	@ 0x38
 8001bea:	443b      	add	r3, r7
 8001bec:	f853 3c2c 	ldr.w	r3, [r3, #-44]
 8001bf0:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8001bf2:	e005      	b.n	8001c00 <RCC_SetFlashLatency+0xb0>
    for (uint32_t index = 0; index < __COUNTOF(FLASH_CLK_SRC_RANGE_VOS2); index++)
 8001bf4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001bf6:	3301      	adds	r3, #1
 8001bf8:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8001bfa:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001bfc:	2b02      	cmp	r3, #2
 8001bfe:	d9e7      	bls.n	8001bd0 <RCC_SetFlashLatency+0x80>
      }
    }
  }

  __HAL_FLASH_SET_LATENCY(latency);
 8001c00:	4b13      	ldr	r3, [pc, #76]	@ (8001c50 <RCC_SetFlashLatency+0x100>)
 8001c02:	681b      	ldr	r3, [r3, #0]
 8001c04:	f023 0207 	bic.w	r2, r3, #7
 8001c08:	4911      	ldr	r1, [pc, #68]	@ (8001c50 <RCC_SetFlashLatency+0x100>)
 8001c0a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8001c0c:	4313      	orrs	r3, r2
 8001c0e:	600b      	str	r3, [r1, #0]

  /* Get Start Tick*/
  tickstart = HAL_GetTick();
 8001c10:	f7fe fcd6 	bl	80005c0 <HAL_GetTick>
 8001c14:	62b8      	str	r0, [r7, #40]	@ 0x28

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  while (__HAL_FLASH_GET_LATENCY() != latency)
 8001c16:	e008      	b.n	8001c2a <RCC_SetFlashLatency+0xda>
  {
    if ((HAL_GetTick() - tickstart) > LATENCY_TIMEOUT_VALUE)
 8001c18:	f7fe fcd2 	bl	80005c0 <HAL_GetTick>
 8001c1c:	4602      	mov	r2, r0
 8001c1e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001c20:	1ad3      	subs	r3, r2, r3
 8001c22:	2b02      	cmp	r3, #2
 8001c24:	d901      	bls.n	8001c2a <RCC_SetFlashLatency+0xda>
    {
      return HAL_TIMEOUT;
 8001c26:	2303      	movs	r3, #3
 8001c28:	e007      	b.n	8001c3a <RCC_SetFlashLatency+0xea>
  while (__HAL_FLASH_GET_LATENCY() != latency)
 8001c2a:	4b09      	ldr	r3, [pc, #36]	@ (8001c50 <RCC_SetFlashLatency+0x100>)
 8001c2c:	681b      	ldr	r3, [r3, #0]
 8001c2e:	f003 0307 	and.w	r3, r3, #7
 8001c32:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8001c34:	429a      	cmp	r2, r3
 8001c36:	d1ef      	bne.n	8001c18 <RCC_SetFlashLatency+0xc8>
    }
  }
  return HAL_OK;
 8001c38:	2300      	movs	r3, #0
}
 8001c3a:	4618      	mov	r0, r3
 8001c3c:	3738      	adds	r7, #56	@ 0x38
 8001c3e:	46bd      	mov	sp, r7
 8001c40:	bd80      	pop	{r7, pc}
 8001c42:	bf00      	nop
 8001c44:	08001e6c 	.word	0x08001e6c
 8001c48:	08001e74 	.word	0x08001e74
 8001c4c:	08001e7c 	.word	0x08001e7c
 8001c50:	58004000 	.word	0x58004000

08001c54 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8001c54:	b580      	push	{r7, lr}
 8001c56:	b084      	sub	sp, #16
 8001c58:	af00      	add	r7, sp, #0
 8001c5a:	6078      	str	r0, [r7, #4]
  uint32_t frxth;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8001c5c:	687b      	ldr	r3, [r7, #4]
 8001c5e:	2b00      	cmp	r3, #0
 8001c60:	d101      	bne.n	8001c66 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8001c62:	2301      	movs	r3, #1
 8001c64:	e0c6      	b.n	8001df4 <HAL_SPI_Init+0x1a0>
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_NSSP(hspi->Init.NSSPMode));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8001c66:	687b      	ldr	r3, [r7, #4]
 8001c68:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001c6a:	2b00      	cmp	r3, #0
 8001c6c:	d108      	bne.n	8001c80 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8001c6e:	687b      	ldr	r3, [r7, #4]
 8001c70:	685b      	ldr	r3, [r3, #4]
 8001c72:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8001c76:	d009      	beq.n	8001c8c <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8001c78:	687b      	ldr	r3, [r7, #4]
 8001c7a:	2200      	movs	r2, #0
 8001c7c:	61da      	str	r2, [r3, #28]
 8001c7e:	e005      	b.n	8001c8c <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8001c80:	687b      	ldr	r3, [r7, #4]
 8001c82:	2200      	movs	r2, #0
 8001c84:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8001c86:	687b      	ldr	r3, [r7, #4]
 8001c88:	2200      	movs	r2, #0
 8001c8a:	615a      	str	r2, [r3, #20]
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8001c8c:	687b      	ldr	r3, [r7, #4]
 8001c8e:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 8001c92:	b2db      	uxtb	r3, r3
 8001c94:	2b00      	cmp	r3, #0
 8001c96:	d106      	bne.n	8001ca6 <HAL_SPI_Init+0x52>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8001c98:	687b      	ldr	r3, [r7, #4]
 8001c9a:	2200      	movs	r2, #0
 8001c9c:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8001ca0:	6878      	ldr	r0, [r7, #4]
 8001ca2:	f7fe fb81 	bl	80003a8 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8001ca6:	687b      	ldr	r3, [r7, #4]
 8001ca8:	2202      	movs	r2, #2
 8001caa:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8001cae:	687b      	ldr	r3, [r7, #4]
 8001cb0:	681b      	ldr	r3, [r3, #0]
 8001cb2:	681a      	ldr	r2, [r3, #0]
 8001cb4:	687b      	ldr	r3, [r7, #4]
 8001cb6:	681b      	ldr	r3, [r3, #0]
 8001cb8:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8001cbc:	601a      	str	r2, [r3, #0]

  /* Align by default the rs fifo threshold on the data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8001cbe:	687b      	ldr	r3, [r7, #4]
 8001cc0:	68db      	ldr	r3, [r3, #12]
 8001cc2:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8001cc6:	d902      	bls.n	8001cce <HAL_SPI_Init+0x7a>
  {
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 8001cc8:	2300      	movs	r3, #0
 8001cca:	60fb      	str	r3, [r7, #12]
 8001ccc:	e002      	b.n	8001cd4 <HAL_SPI_Init+0x80>
  }
  else
  {
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 8001cce:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001cd2:	60fb      	str	r3, [r7, #12]
  }

  /* CRC calculation is valid only for 16Bit and 8 Bit */
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 8001cd4:	687b      	ldr	r3, [r7, #4]
 8001cd6:	68db      	ldr	r3, [r3, #12]
 8001cd8:	f5b3 6f70 	cmp.w	r3, #3840	@ 0xf00
 8001cdc:	d007      	beq.n	8001cee <HAL_SPI_Init+0x9a>
 8001cde:	687b      	ldr	r3, [r7, #4]
 8001ce0:	68db      	ldr	r3, [r3, #12]
 8001ce2:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8001ce6:	d002      	beq.n	8001cee <HAL_SPI_Init+0x9a>
  {
    /* CRC must be disabled */
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8001ce8:	687b      	ldr	r3, [r7, #4]
 8001cea:	2200      	movs	r2, #0
 8001cec:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8001cee:	687b      	ldr	r3, [r7, #4]
 8001cf0:	685b      	ldr	r3, [r3, #4]
 8001cf2:	f403 7282 	and.w	r2, r3, #260	@ 0x104
 8001cf6:	687b      	ldr	r3, [r7, #4]
 8001cf8:	689b      	ldr	r3, [r3, #8]
 8001cfa:	f403 4304 	and.w	r3, r3, #33792	@ 0x8400
 8001cfe:	431a      	orrs	r2, r3
 8001d00:	687b      	ldr	r3, [r7, #4]
 8001d02:	691b      	ldr	r3, [r3, #16]
 8001d04:	f003 0302 	and.w	r3, r3, #2
 8001d08:	431a      	orrs	r2, r3
 8001d0a:	687b      	ldr	r3, [r7, #4]
 8001d0c:	695b      	ldr	r3, [r3, #20]
 8001d0e:	f003 0301 	and.w	r3, r3, #1
 8001d12:	431a      	orrs	r2, r3
 8001d14:	687b      	ldr	r3, [r7, #4]
 8001d16:	699b      	ldr	r3, [r3, #24]
 8001d18:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8001d1c:	431a      	orrs	r2, r3
 8001d1e:	687b      	ldr	r3, [r7, #4]
 8001d20:	69db      	ldr	r3, [r3, #28]
 8001d22:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8001d26:	431a      	orrs	r2, r3
 8001d28:	687b      	ldr	r3, [r7, #4]
 8001d2a:	6a1b      	ldr	r3, [r3, #32]
 8001d2c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8001d30:	ea42 0103 	orr.w	r1, r2, r3
 8001d34:	687b      	ldr	r3, [r7, #4]
 8001d36:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001d38:	f403 5200 	and.w	r2, r3, #8192	@ 0x2000
 8001d3c:	687b      	ldr	r3, [r7, #4]
 8001d3e:	681b      	ldr	r3, [r3, #0]
 8001d40:	430a      	orrs	r2, r1
 8001d42:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));
#if (USE_SPI_CRC != 0U)
  /*---------------------------- SPIx CRCL Configuration -------------------*/
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8001d44:	687b      	ldr	r3, [r7, #4]
 8001d46:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001d48:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8001d4c:	d11b      	bne.n	8001d86 <HAL_SPI_Init+0x132>
  {
    /* Align the CRC Length on the data size */
    if (hspi->Init.CRCLength == SPI_CRC_LENGTH_DATASIZE)
 8001d4e:	687b      	ldr	r3, [r7, #4]
 8001d50:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001d52:	2b00      	cmp	r3, #0
 8001d54:	d10b      	bne.n	8001d6e <HAL_SPI_Init+0x11a>
    {
      /* CRC Length aligned on the data size : value set by default */
      if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8001d56:	687b      	ldr	r3, [r7, #4]
 8001d58:	68db      	ldr	r3, [r3, #12]
 8001d5a:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8001d5e:	d903      	bls.n	8001d68 <HAL_SPI_Init+0x114>
      {
        hspi->Init.CRCLength = SPI_CRC_LENGTH_16BIT;
 8001d60:	687b      	ldr	r3, [r7, #4]
 8001d62:	2202      	movs	r2, #2
 8001d64:	631a      	str	r2, [r3, #48]	@ 0x30
 8001d66:	e002      	b.n	8001d6e <HAL_SPI_Init+0x11a>
      }
      else
      {
        hspi->Init.CRCLength = SPI_CRC_LENGTH_8BIT;
 8001d68:	687b      	ldr	r3, [r7, #4]
 8001d6a:	2201      	movs	r2, #1
 8001d6c:	631a      	str	r2, [r3, #48]	@ 0x30
      }
    }

    /* Configure : CRC Length */
    if (hspi->Init.CRCLength == SPI_CRC_LENGTH_16BIT)
 8001d6e:	687b      	ldr	r3, [r7, #4]
 8001d70:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001d72:	2b02      	cmp	r3, #2
 8001d74:	d107      	bne.n	8001d86 <HAL_SPI_Init+0x132>
    {
      SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCL);
 8001d76:	687b      	ldr	r3, [r7, #4]
 8001d78:	681b      	ldr	r3, [r3, #0]
 8001d7a:	681a      	ldr	r2, [r3, #0]
 8001d7c:	687b      	ldr	r3, [r7, #4]
 8001d7e:	681b      	ldr	r3, [r3, #0]
 8001d80:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8001d84:	601a      	str	r2, [r3, #0]
    }
  }
#endif /* USE_SPI_CRC */

  /* Configure : NSS management, TI Mode, NSS Pulse, Data size and Rx Fifo threshold */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 8001d86:	687b      	ldr	r3, [r7, #4]
 8001d88:	699b      	ldr	r3, [r3, #24]
 8001d8a:	0c1b      	lsrs	r3, r3, #16
 8001d8c:	f003 0204 	and.w	r2, r3, #4
 8001d90:	687b      	ldr	r3, [r7, #4]
 8001d92:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001d94:	f003 0310 	and.w	r3, r3, #16
 8001d98:	431a      	orrs	r2, r3
 8001d9a:	687b      	ldr	r3, [r7, #4]
 8001d9c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8001d9e:	f003 0308 	and.w	r3, r3, #8
 8001da2:	431a      	orrs	r2, r3
 8001da4:	687b      	ldr	r3, [r7, #4]
 8001da6:	68db      	ldr	r3, [r3, #12]
 8001da8:	f403 6370 	and.w	r3, r3, #3840	@ 0xf00
 8001dac:	ea42 0103 	orr.w	r1, r2, r3
 8001db0:	68fb      	ldr	r3, [r7, #12]
 8001db2:	f403 5280 	and.w	r2, r3, #4096	@ 0x1000
 8001db6:	687b      	ldr	r3, [r7, #4]
 8001db8:	681b      	ldr	r3, [r3, #0]
 8001dba:	430a      	orrs	r2, r1
 8001dbc:	605a      	str	r2, [r3, #4]
                                  (frxth & SPI_CR2_FRXTH)));

#if (USE_SPI_CRC != 0U)
  /*---------------------------- SPIx CRCPOLY Configuration ------------------*/
  /* Configure : CRC Polynomial */
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8001dbe:	687b      	ldr	r3, [r7, #4]
 8001dc0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001dc2:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8001dc6:	d105      	bne.n	8001dd4 <HAL_SPI_Init+0x180>
  {
    WRITE_REG(hspi->Instance->CRCPR, (hspi->Init.CRCPolynomial & SPI_CRCPR_CRCPOLY_Msk));
 8001dc8:	687b      	ldr	r3, [r7, #4]
 8001dca:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8001dcc:	687b      	ldr	r3, [r7, #4]
 8001dce:	681b      	ldr	r3, [r3, #0]
 8001dd0:	b292      	uxth	r2, r2
 8001dd2:	611a      	str	r2, [r3, #16]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8001dd4:	687b      	ldr	r3, [r7, #4]
 8001dd6:	681b      	ldr	r3, [r3, #0]
 8001dd8:	69da      	ldr	r2, [r3, #28]
 8001dda:	687b      	ldr	r3, [r7, #4]
 8001ddc:	681b      	ldr	r3, [r3, #0]
 8001dde:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8001de2:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8001de4:	687b      	ldr	r3, [r7, #4]
 8001de6:	2200      	movs	r2, #0
 8001de8:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 8001dea:	687b      	ldr	r3, [r7, #4]
 8001dec:	2201      	movs	r2, #1
 8001dee:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

  return HAL_OK;
 8001df2:	2300      	movs	r3, #0
}
 8001df4:	4618      	mov	r0, r3
 8001df6:	3710      	adds	r7, #16
 8001df8:	46bd      	mov	sp, r7
 8001dfa:	bd80      	pop	{r7, pc}

08001dfc <memset>:
 8001dfc:	4402      	add	r2, r0
 8001dfe:	4603      	mov	r3, r0
 8001e00:	4293      	cmp	r3, r2
 8001e02:	d100      	bne.n	8001e06 <memset+0xa>
 8001e04:	4770      	bx	lr
 8001e06:	f803 1b01 	strb.w	r1, [r3], #1
 8001e0a:	e7f9      	b.n	8001e00 <memset+0x4>

08001e0c <__libc_init_array>:
 8001e0c:	b570      	push	{r4, r5, r6, lr}
 8001e0e:	4d0d      	ldr	r5, [pc, #52]	@ (8001e44 <__libc_init_array+0x38>)
 8001e10:	4c0d      	ldr	r4, [pc, #52]	@ (8001e48 <__libc_init_array+0x3c>)
 8001e12:	1b64      	subs	r4, r4, r5
 8001e14:	10a4      	asrs	r4, r4, #2
 8001e16:	2600      	movs	r6, #0
 8001e18:	42a6      	cmp	r6, r4
 8001e1a:	d109      	bne.n	8001e30 <__libc_init_array+0x24>
 8001e1c:	4d0b      	ldr	r5, [pc, #44]	@ (8001e4c <__libc_init_array+0x40>)
 8001e1e:	4c0c      	ldr	r4, [pc, #48]	@ (8001e50 <__libc_init_array+0x44>)
 8001e20:	f000 f818 	bl	8001e54 <_init>
 8001e24:	1b64      	subs	r4, r4, r5
 8001e26:	10a4      	asrs	r4, r4, #2
 8001e28:	2600      	movs	r6, #0
 8001e2a:	42a6      	cmp	r6, r4
 8001e2c:	d105      	bne.n	8001e3a <__libc_init_array+0x2e>
 8001e2e:	bd70      	pop	{r4, r5, r6, pc}
 8001e30:	f855 3b04 	ldr.w	r3, [r5], #4
 8001e34:	4798      	blx	r3
 8001e36:	3601      	adds	r6, #1
 8001e38:	e7ee      	b.n	8001e18 <__libc_init_array+0xc>
 8001e3a:	f855 3b04 	ldr.w	r3, [r5], #4
 8001e3e:	4798      	blx	r3
 8001e40:	3601      	adds	r6, #1
 8001e42:	e7f2      	b.n	8001e2a <__libc_init_array+0x1e>
 8001e44:	08001f08 	.word	0x08001f08
 8001e48:	08001f08 	.word	0x08001f08
 8001e4c:	08001f08 	.word	0x08001f08
 8001e50:	08001f0c 	.word	0x08001f0c

08001e54 <_init>:
 8001e54:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8001e56:	bf00      	nop
 8001e58:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8001e5a:	bc08      	pop	{r3}
 8001e5c:	469e      	mov	lr, r3
 8001e5e:	4770      	bx	lr

08001e60 <_fini>:
 8001e60:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8001e62:	bf00      	nop
 8001e64:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8001e66:	bc08      	pop	{r3}
 8001e68:	469e      	mov	lr, r3
 8001e6a:	4770      	bx	lr
