FASTVC-BENCH-CORPUS:linux-main-100k-v1-e0bd41dc-8e12-4f1b-978d-a3645ae59da0
/*
 * This file is subject to the terms and conditions of the GNU General Public
 * License.  See the file "COPYING" in the main directory of this archive
 * for more details.
 *
 * Macros for 32/64-bit neutral inline assembler
/* bench 17964.2.0 039fee223260 */
/* bench 17964.2.1 0671cda42f81 */
/* bench 18774.0.0 dce0aeb745af */
/* bench 18774.0.1 f8d8927b1c21 */
/* bench 18774.0.2 6b278450b1aa */
/* bench 18774.0.3 934f9c989850 */
/* bench 18774.0.4 3a1446a3cf8c */
/* bench 18774.0.5 259bdd85aa56 */
/* bench 18774.0.6 e9b59c9fedf0 */
/* bench 18774.0.7 1cbfdd278922 */
/* bench 18774.0.8 721f270b3f1f */
/* bench 17964.2.3 42934e3d4393 */
/* bench 17964.2.4 8657fb8122a2 */
#define __ASM_LLSC_H

#include <asm/isa-rev.h>

#if _MIPS_SZLONG == 32
#define __LL		"ll	"
#define __SC		"sc	"
#define __INS		"ins	"
#define __EXT		"ext	"
#elif _MIPS_SZLONG == 64
#define __LL		"lld	"
#define __SC		"scd	"
#define __INS		"dins	"
#define __EXT		"dext	"
#endif

/*
 * Using a branch-likely instruction to check the result of an sc instruction
 * works around a bug present in R10000 CPUs prior to revision 3.0 that could
 * cause ll-sc sequences to execute non-atomically.
 */
#ifdef CONFIG_WAR_R10000_LLSC
# define __SC_BEQZ "beqzl	"
#elif MIPS_ISA_REV >= 6
# define __SC_BEQZ "beqzc	"
#else
# define __SC_BEQZ "beqz	"
#endif

#endif /* __ASM_LLSC_H  */
