// Library name: Dataset
// Cell name: INVERTER
// View name: schematic
subckt INVERTER A Q VDD VSS
    M0 (Q A VDD VDD) pmos4
    M1 (Q A VSS VSS) nmos4
ends INVERTER
// End of subcircuit definition.

// Library name: Dataset
// Cell name: 812
// View name: schematic
M23 (net69 net73 net71 VSS) nmos4
M22 (net70 VCLK1 net71 VSS) nmos4
M21 (net65 net75 net69 VSS) nmos4
M20 (net66 VCLK2 net69 VSS) nmos4
M19 (net67 net74 net70 VSS) nmos4
M18 (net68 VCLK2 net70 VSS) nmos4
M17 (VSS net78 net65 VSS) nmos4
M16 (net58 VCLK3 net65 VSS) nmos4
M15 (net59 net76 net66 VSS) nmos4
M14 (net60 VCLK3 net66 VSS) nmos4
M13 (net61 net80 net67 VSS) nmos4
M12 (net62 VCLK3 net67 VSS) nmos4
M11 (net63 net77 net68 VSS) nmos4
M10 (net64 VCLK3 net68 VSS) nmos4
M9 (net96 VOUT1 IB1 VSS) nmos4
M8 (net95 net71 IB1 VSS) nmos4
M5 (VOUT1 VB2 net97 VSS) nmos4
M4 (net98 VB2 net94 VSS) nmos4
M7 (net97 net98 VSS VSS) nmos4
M6 (net94 net98 VSS VSS) nmos4
R7 (net58 VSS) resistor
R6 (net59 net58) resistor
R5 (net60 net59) resistor
R4 (net61 net60) resistor
R3 (net62 net61) resistor
R2 (net63 net62) resistor
R1 (net64 net63) resistor
R0 (VREF1 net64) resistor
M1 (net96 VB3 VDD VDD) pmos4
M0 (net95 VB3 VDD VDD) pmos4
M3 (VOUT1 VB1 net96 VDD) pmos4
M2 (net98 VB1 net95 VDD) pmos4
I9 (VCLK1 net73 VDD VSS) INVERTER
I8 (VCLK2 net75 VDD VSS) INVERTER
I7 (VCLK2 net74 VDD VSS) INVERTER
I6 (VCLK3 net78 VDD VSS) INVERTER
I5 (VCLK3 net76 VDD VSS) INVERTER
I4 (VCLK3 net80 VDD VSS) INVERTER
I0 (VCLK3 net77 VDD VSS) INVERTER