

<!-- Generated by Doxygen 1.7.4 -->
  <div id="navrow1" class="tabs">
    <ul class="tablist">
      <li><a href="index.html"><span>Main&#160;Page</span></a></li>
      <li><a href="pages.html"><span>Related&#160;Pages</span></a></li>
      <li><a href="modules.html"><span>Modules</span></a></li>
      <li><a href="annotated.html"><span>Data&#160;Structures</span></a></li>
      <li class="current"><a href="files.html"><span>Files</span></a></li>
      <li><a href="dirs.html"><span>Directories</span></a></li>
    </ul>
  </div>
  <div id="navrow2" class="tabs2">
    <ul class="tablist">
      <li><a href="files.html"><span>File&#160;List</span></a></li>
      <li><a href="globals.html"><span>Globals</span></a></li>
    </ul>
  </div>
  <div id="nav-path" class="navpath">
    <ul>
      <li class="navelem"><a class="el" href="dir_9fd71c1ac00056e7d855336b2291c56c.html">bertos</a>      </li>
      <li class="navelem"><a class="el" href="dir_a5de7543e32a5f073daa04f8834eb5fd.html">cpu</a>      </li>
      <li class="navelem"><a class="el" href="dir_b85b1b77342b0233aa6bdb4655adc5e9.html">cortex-m3</a>      </li>
      <li class="navelem"><a class="el" href="dir_efaa2b5bef00a4057a273934eac082e5.html">io</a>      </li>
    </ul>
  </div>
</div>
<div class="header">
  <div class="headertitle">
<div class="title">lm3s_adc.h</div>  </div>
</div>
<div class="contents">
<a href="lm3s__adc_8h.html">Go to the documentation of this file.</a><div class="fragment"><pre class="fragment"><a name="l00001"></a>00001 
<a name="l00036"></a>00036 <span class="preprocessor">#ifndef LM3S_ADC_H</span>
<a name="l00037"></a>00037 <span class="preprocessor"></span><span class="preprocessor">#define LM3S_ADC_H</span>
<a name="l00038"></a>00038 <span class="preprocessor"></span>
<a name="l00039"></a>00039 
<a name="l00040"></a>00040 <span class="comment">/*</span>
<a name="l00041"></a>00041 <span class="comment"> * The following are defines for the ADC register offsets.</span>
<a name="l00042"></a>00042 <span class="comment"> */</span>
<a name="l00043"></a><a class="code" href="lm3s__adc_8h.html#a4b3f2d53ff70607a421ae8b689fc28fb">00043</a> <span class="preprocessor">#define ADC_O_ACTSS             0x00000000  ///&lt; ADC Active Sample Sequencer</span>
<a name="l00044"></a><a class="code" href="lm3s__adc_8h.html#a7a3b01c66e3514462f205e6fec9b6720">00044</a> <span class="preprocessor"></span><span class="preprocessor">#define ADC_O_RIS               0x00000004  ///&lt; ADC Raw Interrupt Status</span>
<a name="l00045"></a><a class="code" href="lm3s__adc_8h.html#a7ac6d51a3a2aa8ca4bf3b6aa85425a8d">00045</a> <span class="preprocessor"></span><span class="preprocessor">#define ADC_O_IM                0x00000008  ///&lt; ADC Interrupt Mask</span>
<a name="l00046"></a><a class="code" href="lm3s__adc_8h.html#a1e8864cc8bcb12e8294cfd0cc93d036c">00046</a> <span class="preprocessor"></span><span class="preprocessor">#define ADC_O_ISC               0x0000000C  ///&lt; ADC Interrupt Status and Clear</span>
<a name="l00047"></a><a class="code" href="lm3s__adc_8h.html#aa4d3a022968489e073396c0dea13849e">00047</a> <span class="preprocessor"></span><span class="preprocessor">#define ADC_O_OSTAT             0x00000010  ///&lt; ADC Overflow Status</span>
<a name="l00048"></a><a class="code" href="lm3s__adc_8h.html#ad87ab08b7e08db89cb70fa080a476bf5">00048</a> <span class="preprocessor"></span><span class="preprocessor">#define ADC_O_EMUX              0x00000014  ///&lt; ADC Event Multiplexer Select</span>
<a name="l00049"></a><a class="code" href="lm3s__adc_8h.html#aee02a7de19ed0e522deba22c11c7a7c3">00049</a> <span class="preprocessor"></span><span class="preprocessor">#define ADC_O_USTAT             0x00000018  ///&lt; ADC Underflow Status</span>
<a name="l00050"></a><a class="code" href="lm3s__adc_8h.html#ad2f9eeb26e7a31aa611adbcfbee3f658">00050</a> <span class="preprocessor"></span><span class="preprocessor">#define ADC_O_SSPRI             0x00000020  ///&lt; ADC Sample Sequencer Priority</span>
<a name="l00051"></a><a class="code" href="lm3s__adc_8h.html#a6154c36de628e9b837cd67ab0cedae6f">00051</a> <span class="preprocessor"></span><span class="preprocessor">#define ADC_O_SPC               0x00000024  ///&lt; ADC Sample Phase Control</span>
<a name="l00052"></a><a class="code" href="lm3s__adc_8h.html#a0c82b106743b5adbf0bd61483fa9dae0">00052</a> <span class="preprocessor"></span><span class="preprocessor">#define ADC_O_PSSI              0x00000028  ///&lt; ADC Processor Sample Sequence</span>
<a name="l00053"></a>00053 <span class="preprocessor"></span>
<a name="l00054"></a><a class="code" href="lm3s__adc_8h.html#a54b9b8daee41e3942a563eed9ea83696">00054</a> <span class="preprocessor">#define ADC_O_SAC               0x00000030  ///&lt; ADC Sample Averaging Control</span>
<a name="l00055"></a><a class="code" href="lm3s__adc_8h.html#af1cfb7fe9b480fa7852bc5da220132ee">00055</a> <span class="preprocessor"></span><span class="preprocessor">#define ADC_O_DCISC             0x00000034  ///&lt; ADC Digital Comparator Interrupt</span>
<a name="l00056"></a>00056 <span class="preprocessor"></span>
<a name="l00057"></a><a class="code" href="lm3s__adc_8h.html#a12a00955814d00b1d0a1a2dda20e80ba">00057</a> <span class="preprocessor">#define ADC_O_CTL               0x00000038  ///&lt; ADC Control</span>
<a name="l00058"></a><a class="code" href="lm3s__adc_8h.html#ad24cdbd8b42dbf0403dcf6dc35db912a">00058</a> <span class="preprocessor"></span><span class="preprocessor">#define ADC_O_SSMUX0            0x00000040  ///&lt; ADC Sample Sequence Input</span>
<a name="l00059"></a>00059 <span class="preprocessor"></span>
<a name="l00060"></a><a class="code" href="lm3s__adc_8h.html#a1080695ff2aa9d0f38a7047436359f51">00060</a> <span class="preprocessor">#define ADC_O_SSCTL0            0x00000044  ///&lt; ADC Sample Sequence Control 0</span>
<a name="l00061"></a><a class="code" href="lm3s__adc_8h.html#a15df5ead4a5691a8910511509f2ad16f">00061</a> <span class="preprocessor"></span><span class="preprocessor">#define ADC_O_SSFIFO0           0x00000048  ///&lt; ADC Sample Sequence Result FIFO</span>
<a name="l00062"></a>00062 <span class="preprocessor"></span>
<a name="l00063"></a><a class="code" href="lm3s__adc_8h.html#aa2ea3e5d9668cd20e5f1b30af8e769b4">00063</a> <span class="preprocessor">#define ADC_O_SSFSTAT0          0x0000004C  ///&lt; ADC Sample Sequence FIFO 0</span>
<a name="l00064"></a>00064 <span class="preprocessor"></span>
<a name="l00065"></a><a class="code" href="lm3s__adc_8h.html#ae2b564bac2a3457b60f533b98795a7d2">00065</a> <span class="preprocessor">#define ADC_O_SSOP0             0x00000050  ///&lt; ADC Sample Sequence 0 Operation</span>
<a name="l00066"></a><a class="code" href="lm3s__adc_8h.html#a2143f7941bd760815903aadf822b0bf8">00066</a> <span class="preprocessor"></span><span class="preprocessor">#define ADC_O_SSDC0             0x00000054  ///&lt; ADC Sample Sequence 0 Digital</span>
<a name="l00067"></a>00067 <span class="preprocessor"></span>
<a name="l00068"></a><a class="code" href="lm3s__adc_8h.html#a351cd7b7ebcf1480a2b03c5503d7d644">00068</a> <span class="preprocessor">#define ADC_O_SSMUX1            0x00000060  ///&lt; ADC Sample Sequence Input</span>
<a name="l00069"></a>00069 <span class="preprocessor"></span>
<a name="l00070"></a><a class="code" href="lm3s__adc_8h.html#a471fce40d279001dee6c649fcf2ad3a8">00070</a> <span class="preprocessor">#define ADC_O_SSCTL1            0x00000064  ///&lt; ADC Sample Sequence Control 1</span>
<a name="l00071"></a><a class="code" href="lm3s__adc_8h.html#a269c22ac79232ce6e760f828f7d2e9b0">00071</a> <span class="preprocessor"></span><span class="preprocessor">#define ADC_O_SSFIFO1           0x00000068  ///&lt; ADC Sample Sequence Result FIFO</span>
<a name="l00072"></a>00072 <span class="preprocessor"></span>
<a name="l00073"></a><a class="code" href="lm3s__adc_8h.html#aeed924a57ed947c3c3c288a521f3fc01">00073</a> <span class="preprocessor">#define ADC_O_SSFSTAT1          0x0000006C  ///&lt; ADC Sample Sequence FIFO 1</span>
<a name="l00074"></a>00074 <span class="preprocessor"></span>
<a name="l00075"></a><a class="code" href="lm3s__adc_8h.html#a2b83cad039aeec99994436cbbcc2e48a">00075</a> <span class="preprocessor">#define ADC_O_SSOP1             0x00000070  ///&lt; ADC Sample Sequence 1 Operation</span>
<a name="l00076"></a><a class="code" href="lm3s__adc_8h.html#a2941b9a31ff212748fa22f709064ad83">00076</a> <span class="preprocessor"></span><span class="preprocessor">#define ADC_O_SSDC1             0x00000074  ///&lt; ADC Sample Sequence 1 Digital</span>
<a name="l00077"></a>00077 <span class="preprocessor"></span>
<a name="l00078"></a><a class="code" href="lm3s__adc_8h.html#a350ad155330d0e14bcc7a8ddd6f2c252">00078</a> <span class="preprocessor">#define ADC_O_SSMUX2            0x00000080  ///&lt; ADC Sample Sequence Input</span>
<a name="l00079"></a>00079 <span class="preprocessor"></span>
<a name="l00080"></a><a class="code" href="lm3s__adc_8h.html#a317c6481a96d19daa264e9a55f3e96d4">00080</a> <span class="preprocessor">#define ADC_O_SSCTL2            0x00000084  ///&lt; ADC Sample Sequence Control 2</span>
<a name="l00081"></a><a class="code" href="lm3s__adc_8h.html#ab35123cc933d899697269714e6cfb53e">00081</a> <span class="preprocessor"></span><span class="preprocessor">#define ADC_O_SSFIFO2           0x00000088  ///&lt; ADC Sample Sequence Result FIFO</span>
<a name="l00082"></a>00082 <span class="preprocessor"></span>
<a name="l00083"></a><a class="code" href="lm3s__adc_8h.html#aaeb80bba225c283d22b1d7a85ea5194e">00083</a> <span class="preprocessor">#define ADC_O_SSFSTAT2          0x0000008C  ///&lt; ADC Sample Sequence FIFO 2</span>
<a name="l00084"></a>00084 <span class="preprocessor"></span>
<a name="l00085"></a><a class="code" href="lm3s__adc_8h.html#a20c2d37c314f5340aa063168b0515433">00085</a> <span class="preprocessor">#define ADC_O_SSOP2             0x00000090  ///&lt; ADC Sample Sequence 2 Operation</span>
<a name="l00086"></a><a class="code" href="lm3s__adc_8h.html#ae080e1965d16f5748c949c2db0b8e8e3">00086</a> <span class="preprocessor"></span><span class="preprocessor">#define ADC_O_SSDC2             0x00000094  ///&lt; ADC Sample Sequence 2 Digital</span>
<a name="l00087"></a>00087 <span class="preprocessor"></span>
<a name="l00088"></a><a class="code" href="lm3s__adc_8h.html#aecb757928adb225d92b415c9c74c2f3e">00088</a> <span class="preprocessor">#define ADC_O_SSMUX3            0x000000A0  ///&lt; ADC Sample Sequence Input</span>
<a name="l00089"></a>00089 <span class="preprocessor"></span>
<a name="l00090"></a><a class="code" href="lm3s__adc_8h.html#a174258cd7e0a7c7b54e24843a6233802">00090</a> <span class="preprocessor">#define ADC_O_SSCTL3            0x000000A4  ///&lt; ADC Sample Sequence Control 3</span>
<a name="l00091"></a><a class="code" href="lm3s__adc_8h.html#a1441a933a9b21ac17ea60150ade3b33d">00091</a> <span class="preprocessor"></span><span class="preprocessor">#define ADC_O_SSFIFO3           0x000000A8  ///&lt; ADC Sample Sequence Result FIFO</span>
<a name="l00092"></a>00092 <span class="preprocessor"></span>
<a name="l00093"></a><a class="code" href="lm3s__adc_8h.html#aaa68909303c48e012c81c02737170498">00093</a> <span class="preprocessor">#define ADC_O_SSFSTAT3          0x000000AC  ///&lt; ADC Sample Sequence FIFO 3</span>
<a name="l00094"></a>00094 <span class="preprocessor"></span>
<a name="l00095"></a><a class="code" href="lm3s__adc_8h.html#a140c99957c06c252c6a40101bd4c5fc5">00095</a> <span class="preprocessor">#define ADC_O_SSOP3             0x000000B0  ///&lt; ADC Sample Sequence 3 Operation</span>
<a name="l00096"></a><a class="code" href="lm3s__adc_8h.html#a3e278105b2c2a243bda1b17523697ad3">00096</a> <span class="preprocessor"></span><span class="preprocessor">#define ADC_O_SSDC3             0x000000B4  ///&lt; ADC Sample Sequence 3 Digital</span>
<a name="l00097"></a>00097 <span class="preprocessor"></span>
<a name="l00098"></a><a class="code" href="lm3s__adc_8h.html#a5d3a9e076e2629e5e692176a8080906c">00098</a> <span class="preprocessor">#define ADC_O_TMLB              0x00000100  ///&lt; ADC Test Mode Loopback</span>
<a name="l00099"></a><a class="code" href="lm3s__adc_8h.html#afdaaccac74918f6fcc18232dff4cf5bb">00099</a> <span class="preprocessor"></span><span class="preprocessor">#define ADC_O_DCRIC             0x00000D00  ///&lt; ADC Digital Comparator Reset</span>
<a name="l00100"></a>00100 <span class="preprocessor"></span>
<a name="l00101"></a><a class="code" href="lm3s__adc_8h.html#ac3e2a9b9900007b2b832d99da9007d25">00101</a> <span class="preprocessor">#define ADC_O_DCCTL0            0x00000E00  ///&lt; ADC Digital Comparator Control 0</span>
<a name="l00102"></a><a class="code" href="lm3s__adc_8h.html#a4c1e01c1563fa11aa118f59e0512df97">00102</a> <span class="preprocessor"></span><span class="preprocessor">#define ADC_O_DCCTL1            0x00000E04  ///&lt; ADC Digital Comparator Control 1</span>
<a name="l00103"></a><a class="code" href="lm3s__adc_8h.html#a262cd7ddfe5a88cbc7b39a932efdd4e6">00103</a> <span class="preprocessor"></span><span class="preprocessor">#define ADC_O_DCCTL2            0x00000E08  ///&lt; ADC Digital Comparator Control 2</span>
<a name="l00104"></a><a class="code" href="lm3s__adc_8h.html#a9c019876869325a68222dbf27ef23049">00104</a> <span class="preprocessor"></span><span class="preprocessor">#define ADC_O_DCCTL3            0x00000E0C  ///&lt; ADC Digital Comparator Control 3</span>
<a name="l00105"></a><a class="code" href="lm3s__adc_8h.html#a141fba8c622d5c615f94a0f64c4d1204">00105</a> <span class="preprocessor"></span><span class="preprocessor">#define ADC_O_DCCTL4            0x00000E10  ///&lt; ADC Digital Comparator Control 4</span>
<a name="l00106"></a><a class="code" href="lm3s__adc_8h.html#af94e177c406e733efb123fc4259d6e5f">00106</a> <span class="preprocessor"></span><span class="preprocessor">#define ADC_O_DCCTL5            0x00000E14  ///&lt; ADC Digital Comparator Control 5</span>
<a name="l00107"></a><a class="code" href="lm3s__adc_8h.html#a3ecc4ef0c855e96f2cd016ae4a56f1e1">00107</a> <span class="preprocessor"></span><span class="preprocessor">#define ADC_O_DCCTL6            0x00000E18  ///&lt; ADC Digital Comparator Control 6</span>
<a name="l00108"></a><a class="code" href="lm3s__adc_8h.html#a049d78a435b2b34f1312c4bec7c38183">00108</a> <span class="preprocessor"></span><span class="preprocessor">#define ADC_O_DCCTL7            0x00000E1C  ///&lt; ADC Digital Comparator Control 7</span>
<a name="l00109"></a><a class="code" href="lm3s__adc_8h.html#ad4f620bf27e52d40da42690cc0a06c1a">00109</a> <span class="preprocessor"></span><span class="preprocessor">#define ADC_O_DCCMP0            0x00000E40  ///&lt; ADC Digital Comparator Range 0</span>
<a name="l00110"></a><a class="code" href="lm3s__adc_8h.html#a009354d12b4469af9a81259859751105">00110</a> <span class="preprocessor"></span><span class="preprocessor">#define ADC_O_DCCMP1            0x00000E44  ///&lt; ADC Digital Comparator Range 1</span>
<a name="l00111"></a><a class="code" href="lm3s__adc_8h.html#a4b329af04ce78f53fcde8487984b6ede">00111</a> <span class="preprocessor"></span><span class="preprocessor">#define ADC_O_DCCMP2            0x00000E48  ///&lt; ADC Digital Comparator Range 2</span>
<a name="l00112"></a><a class="code" href="lm3s__adc_8h.html#a89e9a270ea310d8c1149cfe45cedc3ff">00112</a> <span class="preprocessor"></span><span class="preprocessor">#define ADC_O_DCCMP3            0x00000E4C  ///&lt; ADC Digital Comparator Range 3</span>
<a name="l00113"></a><a class="code" href="lm3s__adc_8h.html#a46b0d6564d50b41ce3cb6d57fef50e20">00113</a> <span class="preprocessor"></span><span class="preprocessor">#define ADC_O_DCCMP4            0x00000E50  ///&lt; ADC Digital Comparator Range 4</span>
<a name="l00114"></a><a class="code" href="lm3s__adc_8h.html#a7d0dd781234c4004ed510f0ab621d410">00114</a> <span class="preprocessor"></span><span class="preprocessor">#define ADC_O_DCCMP5            0x00000E54  ///&lt; ADC Digital Comparator Range 5</span>
<a name="l00115"></a><a class="code" href="lm3s__adc_8h.html#accdee64d96389a51b34379710c15ff77">00115</a> <span class="preprocessor"></span><span class="preprocessor">#define ADC_O_DCCMP6            0x00000E58  ///&lt; ADC Digital Comparator Range 6</span>
<a name="l00116"></a><a class="code" href="lm3s__adc_8h.html#ac68eec71fc25f6f5eda787f6800c67f4">00116</a> <span class="preprocessor"></span><span class="preprocessor">#define ADC_O_DCCMP7            0x00000E5C  ///&lt; ADC Digital Comparator Range 7</span>
<a name="l00117"></a>00117 <span class="preprocessor"></span>
<a name="l00118"></a>00118 
<a name="l00119"></a>00119 <span class="comment">/*</span>
<a name="l00120"></a>00120 <span class="comment"> * The following are defines for the bit fields in the ADC_O_ACTSS register.</span>
<a name="l00121"></a>00121 <span class="comment"> */</span>
<a name="l00122"></a>00122 <span class="preprocessor">#define ADC_ACTSS_ASEN3         0x00000008  ///&lt; ADC SS3 Enable</span>
<a name="l00123"></a>00123 <span class="preprocessor"></span><span class="preprocessor">#define ADC_ACTSS_ASEN2         0x00000004  ///&lt; ADC SS2 Enable</span>
<a name="l00124"></a>00124 <span class="preprocessor"></span><span class="preprocessor">#define ADC_ACTSS_ASEN1         0x00000002  ///&lt; ADC SS1 Enable</span>
<a name="l00125"></a>00125 <span class="preprocessor"></span><span class="preprocessor">#define ADC_ACTSS_ASEN0         0x00000001  ///&lt; ADC SS0 Enable</span>
<a name="l00126"></a>00126 <span class="preprocessor"></span>
<a name="l00127"></a>00127 
<a name="l00128"></a>00128 <span class="comment">/*</span>
<a name="l00129"></a>00129 <span class="comment"> * The following are defines for the bit fields in the ADC_O_RIS register.</span>
<a name="l00130"></a>00130 <span class="comment"> */</span>
<a name="l00131"></a><a class="code" href="lm3s__adc_8h.html#a0d295a23016df3e7dcc44d6d78e8e872">00131</a> <span class="preprocessor">#define ADC_RIS_INRDC           0x00010000  ///&lt; Digital Comparator Raw Interrupt</span>
<a name="l00132"></a>00132 <span class="preprocessor"></span>
<a name="l00133"></a>00133 <span class="preprocessor">#define ADC_RIS_INR3            0x00000008  ///&lt; SS3 Raw Interrupt Status</span>
<a name="l00134"></a>00134 <span class="preprocessor"></span><span class="preprocessor">#define ADC_RIS_INR2            0x00000004  ///&lt; SS2 Raw Interrupt Status</span>
<a name="l00135"></a>00135 <span class="preprocessor"></span><span class="preprocessor">#define ADC_RIS_INR1            0x00000002  ///&lt; SS1 Raw Interrupt Status</span>
<a name="l00136"></a>00136 <span class="preprocessor"></span><span class="preprocessor">#define ADC_RIS_INR0            0x00000001  ///&lt; SS0 Raw Interrupt Status</span>
<a name="l00137"></a>00137 <span class="preprocessor"></span>
<a name="l00138"></a>00138 
<a name="l00139"></a>00139 <span class="comment">/*</span>
<a name="l00140"></a>00140 <span class="comment"> * The following are defines for the bit fields in the ADC_O_IM register.</span>
<a name="l00141"></a>00141 <span class="comment"> */</span>
<a name="l00142"></a><a class="code" href="lm3s__adc_8h.html#a013d9acc90af7479df3016ceb5598423">00142</a> <span class="preprocessor">#define ADC_IM_DCONSS3          0x00080000  ///&lt; Digital Comparator Interrupt on</span>
<a name="l00143"></a>00143 <span class="preprocessor"></span>
<a name="l00144"></a><a class="code" href="lm3s__adc_8h.html#acb6ef86d326308c70c14dff5d3395b50">00144</a> <span class="preprocessor">#define ADC_IM_DCONSS2          0x00040000  ///&lt; Digital Comparator Interrupt on</span>
<a name="l00145"></a>00145 <span class="preprocessor"></span>
<a name="l00146"></a><a class="code" href="lm3s__adc_8h.html#ab9c515d102629e9a96a580df3e19ae27">00146</a> <span class="preprocessor">#define ADC_IM_DCONSS1          0x00020000  ///&lt; Digital Comparator Interrupt on</span>
<a name="l00147"></a>00147 <span class="preprocessor"></span>
<a name="l00148"></a><a class="code" href="lm3s__adc_8h.html#a9ed6a2b2cf0126ae5f420aaf8e94b940">00148</a> <span class="preprocessor">#define ADC_IM_DCONSS0          0x00010000  ///&lt; Digital Comparator Interrupt on</span>
<a name="l00149"></a>00149 <span class="preprocessor"></span>
<a name="l00150"></a>00150 <span class="preprocessor">#define ADC_IM_MASK3            0x00000008  ///&lt; SS3 Interrupt Mask</span>
<a name="l00151"></a>00151 <span class="preprocessor"></span><span class="preprocessor">#define ADC_IM_MASK2            0x00000004  ///&lt; SS2 Interrupt Mask</span>
<a name="l00152"></a>00152 <span class="preprocessor"></span><span class="preprocessor">#define ADC_IM_MASK1            0x00000002  ///&lt; SS1 Interrupt Mask</span>
<a name="l00153"></a>00153 <span class="preprocessor"></span><span class="preprocessor">#define ADC_IM_MASK0            0x00000001  ///&lt; SS0 Interrupt Mask</span>
<a name="l00154"></a>00154 <span class="preprocessor"></span>
<a name="l00155"></a>00155 
<a name="l00156"></a>00156 <span class="comment">/*</span>
<a name="l00157"></a>00157 <span class="comment"> * The following are defines for the bit fields in the ADC_O_ISC register.</span>
<a name="l00158"></a>00158 <span class="comment"> */</span>
<a name="l00159"></a><a class="code" href="lm3s__adc_8h.html#a7802e3066406dbfb3b759de974bf8308">00159</a> <span class="preprocessor">#define ADC_ISC_DCINSS3         0x00080000  ///&lt; Digital Comparator Interrupt</span>
<a name="l00160"></a>00160 <span class="preprocessor"></span>
<a name="l00161"></a><a class="code" href="lm3s__adc_8h.html#a09ded188c8cf5278149be66019c3f9cc">00161</a> <span class="preprocessor">#define ADC_ISC_DCINSS2         0x00040000  ///&lt; Digital Comparator Interrupt</span>
<a name="l00162"></a>00162 <span class="preprocessor"></span>
<a name="l00163"></a><a class="code" href="lm3s__adc_8h.html#af270dff6e90c5c021a7a8d083f04b12e">00163</a> <span class="preprocessor">#define ADC_ISC_DCINSS1         0x00020000  ///&lt; Digital Comparator Interrupt</span>
<a name="l00164"></a>00164 <span class="preprocessor"></span>
<a name="l00165"></a><a class="code" href="lm3s__adc_8h.html#a8c4d152f4061e163c045bd9224e64544">00165</a> <span class="preprocessor">#define ADC_ISC_DCINSS0         0x00010000  ///&lt; Digital Comparator Interrupt</span>
<a name="l00166"></a>00166 <span class="preprocessor"></span>
<a name="l00167"></a>00167 <span class="preprocessor">#define ADC_ISC_IN3             0x00000008  ///&lt; SS3 Interrupt Status and Clear</span>
<a name="l00168"></a>00168 <span class="preprocessor"></span><span class="preprocessor">#define ADC_ISC_IN2             0x00000004  ///&lt; SS2 Interrupt Status and Clear</span>
<a name="l00169"></a>00169 <span class="preprocessor"></span><span class="preprocessor">#define ADC_ISC_IN1             0x00000002  ///&lt; SS1 Interrupt Status and Clear</span>
<a name="l00170"></a>00170 <span class="preprocessor"></span><span class="preprocessor">#define ADC_ISC_IN0             0x00000001  ///&lt; SS0 Interrupt Status and Clear</span>
<a name="l00171"></a>00171 <span class="preprocessor"></span>
<a name="l00172"></a>00172 
<a name="l00173"></a>00173 <span class="comment">/*</span>
<a name="l00174"></a>00174 <span class="comment"> * The following are defines for the bit fields in the ADC_O_OSTAT register.</span>
<a name="l00175"></a>00175 <span class="comment"> */</span>
<a name="l00176"></a>00176 <span class="preprocessor">#define ADC_OSTAT_OV3           0x00000008  ///&lt; SS3 FIFO Overflow</span>
<a name="l00177"></a>00177 <span class="preprocessor"></span><span class="preprocessor">#define ADC_OSTAT_OV2           0x00000004  ///&lt; SS2 FIFO Overflow</span>
<a name="l00178"></a>00178 <span class="preprocessor"></span><span class="preprocessor">#define ADC_OSTAT_OV1           0x00000002  ///&lt; SS1 FIFO Overflow</span>
<a name="l00179"></a>00179 <span class="preprocessor"></span><span class="preprocessor">#define ADC_OSTAT_OV0           0x00000001  ///&lt; SS0 FIFO Overflow</span>
<a name="l00180"></a>00180 <span class="preprocessor"></span>
<a name="l00181"></a>00181 
<a name="l00182"></a>00182 <span class="comment">/*</span>
<a name="l00183"></a>00183 <span class="comment"> * The following are defines for the bit fields in the ADC_O_EMUX register.</span>
<a name="l00184"></a>00184 <span class="comment"> */</span>
<a name="l00185"></a>00185 <span class="preprocessor">#define ADC_EMUX_EM3_M          0x0000F000  ///&lt; SS3 Trigger Select</span>
<a name="l00186"></a>00186 <span class="preprocessor"></span><span class="preprocessor">#define ADC_EMUX_EM3_PROCESSOR  0x00000000  ///&lt; Processor (default)</span>
<a name="l00187"></a>00187 <span class="preprocessor"></span><span class="preprocessor">#define ADC_EMUX_EM3_COMP0      0x00001000  ///&lt; Analog Comparator 0</span>
<a name="l00188"></a>00188 <span class="preprocessor"></span><span class="preprocessor">#define ADC_EMUX_EM3_COMP1      0x00002000  ///&lt; Analog Comparator 1</span>
<a name="l00189"></a>00189 <span class="preprocessor"></span><span class="preprocessor">#define ADC_EMUX_EM3_COMP2      0x00003000  ///&lt; Analog Comparator 2</span>
<a name="l00190"></a>00190 <span class="preprocessor"></span><span class="preprocessor">#define ADC_EMUX_EM3_EXTERNAL   0x00004000  ///&lt; External (GPIO PB4)</span>
<a name="l00191"></a>00191 <span class="preprocessor"></span><span class="preprocessor">#define ADC_EMUX_EM3_TIMER      0x00005000  ///&lt; Timer</span>
<a name="l00192"></a>00192 <span class="preprocessor"></span><span class="preprocessor">#define ADC_EMUX_EM3_PWM0       0x00006000  ///&lt; PWM0</span>
<a name="l00193"></a>00193 <span class="preprocessor"></span><span class="preprocessor">#define ADC_EMUX_EM3_PWM1       0x00007000  ///&lt; PWM1</span>
<a name="l00194"></a>00194 <span class="preprocessor"></span><span class="preprocessor">#define ADC_EMUX_EM3_PWM2       0x00008000  ///&lt; PWM2</span>
<a name="l00195"></a><a class="code" href="lm3s__adc_8h.html#a00507f7e5e021546d6ebb7830917e9a7">00195</a> <span class="preprocessor"></span><span class="preprocessor">#define ADC_EMUX_EM3_PWM3       0x00009000  ///&lt; PWM3</span>
<a name="l00196"></a>00196 <span class="preprocessor"></span><span class="preprocessor">#define ADC_EMUX_EM3_ALWAYS     0x0000F000  ///&lt; Always (continuously sample)</span>
<a name="l00197"></a>00197 <span class="preprocessor"></span><span class="preprocessor">#define ADC_EMUX_EM2_M          0x00000F00  ///&lt; SS2 Trigger Select</span>
<a name="l00198"></a>00198 <span class="preprocessor"></span><span class="preprocessor">#define ADC_EMUX_EM2_PROCESSOR  0x00000000  ///&lt; Processor (default)</span>
<a name="l00199"></a>00199 <span class="preprocessor"></span><span class="preprocessor">#define ADC_EMUX_EM2_COMP0      0x00000100  ///&lt; Analog Comparator 0</span>
<a name="l00200"></a>00200 <span class="preprocessor"></span><span class="preprocessor">#define ADC_EMUX_EM2_COMP1      0x00000200  ///&lt; Analog Comparator 1</span>
<a name="l00201"></a>00201 <span class="preprocessor"></span><span class="preprocessor">#define ADC_EMUX_EM2_COMP2      0x00000300  ///&lt; Analog Comparator 2</span>
<a name="l00202"></a>00202 <span class="preprocessor"></span><span class="preprocessor">#define ADC_EMUX_EM2_EXTERNAL   0x00000400  ///&lt; External (GPIO PB4)</span>
<a name="l00203"></a>00203 <span class="preprocessor"></span><span class="preprocessor">#define ADC_EMUX_EM2_TIMER      0x00000500  ///&lt; Timer</span>
<a name="l00204"></a>00204 <span class="preprocessor"></span><span class="preprocessor">#define ADC_EMUX_EM2_PWM0       0x00000600  ///&lt; PWM0</span>
<a name="l00205"></a>00205 <span class="preprocessor"></span><span class="preprocessor">#define ADC_EMUX_EM2_PWM1       0x00000700  ///&lt; PWM1</span>
<a name="l00206"></a>00206 <span class="preprocessor"></span><span class="preprocessor">#define ADC_EMUX_EM2_PWM2       0x00000800  ///&lt; PWM2</span>
<a name="l00207"></a><a class="code" href="lm3s__adc_8h.html#a27411cfd7cc0406401a8bda509c1dd0f">00207</a> <span class="preprocessor"></span><span class="preprocessor">#define ADC_EMUX_EM2_PWM3       0x00000900  ///&lt; PWM3</span>
<a name="l00208"></a>00208 <span class="preprocessor"></span><span class="preprocessor">#define ADC_EMUX_EM2_ALWAYS     0x00000F00  ///&lt; Always (continuously sample)</span>
<a name="l00209"></a>00209 <span class="preprocessor"></span><span class="preprocessor">#define ADC_EMUX_EM1_M          0x000000F0  ///&lt; SS1 Trigger Select</span>
<a name="l00210"></a>00210 <span class="preprocessor"></span><span class="preprocessor">#define ADC_EMUX_EM1_PROCESSOR  0x00000000  ///&lt; Processor (default)</span>
<a name="l00211"></a>00211 <span class="preprocessor"></span><span class="preprocessor">#define ADC_EMUX_EM1_COMP0      0x00000010  ///&lt; Analog Comparator 0</span>
<a name="l00212"></a>00212 <span class="preprocessor"></span><span class="preprocessor">#define ADC_EMUX_EM1_COMP1      0x00000020  ///&lt; Analog Comparator 1</span>
<a name="l00213"></a>00213 <span class="preprocessor"></span><span class="preprocessor">#define ADC_EMUX_EM1_COMP2      0x00000030  ///&lt; Analog Comparator 2</span>
<a name="l00214"></a>00214 <span class="preprocessor"></span><span class="preprocessor">#define ADC_EMUX_EM1_EXTERNAL   0x00000040  ///&lt; External (GPIO PB4)</span>
<a name="l00215"></a>00215 <span class="preprocessor"></span><span class="preprocessor">#define ADC_EMUX_EM1_TIMER      0x00000050  ///&lt; Timer</span>
<a name="l00216"></a>00216 <span class="preprocessor"></span><span class="preprocessor">#define ADC_EMUX_EM1_PWM0       0x00000060  ///&lt; PWM0</span>
<a name="l00217"></a>00217 <span class="preprocessor"></span><span class="preprocessor">#define ADC_EMUX_EM1_PWM1       0x00000070  ///&lt; PWM1</span>
<a name="l00218"></a>00218 <span class="preprocessor"></span><span class="preprocessor">#define ADC_EMUX_EM1_PWM2       0x00000080  ///&lt; PWM2</span>
<a name="l00219"></a><a class="code" href="lm3s__adc_8h.html#ab558091048e3c9c0c46e71520e8a891a">00219</a> <span class="preprocessor"></span><span class="preprocessor">#define ADC_EMUX_EM1_PWM3       0x00000090  ///&lt; PWM3</span>
<a name="l00220"></a>00220 <span class="preprocessor"></span><span class="preprocessor">#define ADC_EMUX_EM1_ALWAYS     0x000000F0  ///&lt; Always (continuously sample)</span>
<a name="l00221"></a>00221 <span class="preprocessor"></span><span class="preprocessor">#define ADC_EMUX_EM0_M          0x0000000F  ///&lt; SS0 Trigger Select</span>
<a name="l00222"></a>00222 <span class="preprocessor"></span><span class="preprocessor">#define ADC_EMUX_EM0_PROCESSOR  0x00000000  ///&lt; Processor (default)</span>
<a name="l00223"></a>00223 <span class="preprocessor"></span><span class="preprocessor">#define ADC_EMUX_EM0_COMP0      0x00000001  ///&lt; Analog Comparator 0</span>
<a name="l00224"></a>00224 <span class="preprocessor"></span><span class="preprocessor">#define ADC_EMUX_EM0_COMP1      0x00000002  ///&lt; Analog Comparator 1</span>
<a name="l00225"></a>00225 <span class="preprocessor"></span><span class="preprocessor">#define ADC_EMUX_EM0_COMP2      0x00000003  ///&lt; Analog Comparator 2</span>
<a name="l00226"></a>00226 <span class="preprocessor"></span><span class="preprocessor">#define ADC_EMUX_EM0_EXTERNAL   0x00000004  ///&lt; External (GPIO PB4)</span>
<a name="l00227"></a>00227 <span class="preprocessor"></span><span class="preprocessor">#define ADC_EMUX_EM0_TIMER      0x00000005  ///&lt; Timer</span>
<a name="l00228"></a>00228 <span class="preprocessor"></span><span class="preprocessor">#define ADC_EMUX_EM0_PWM0       0x00000006  ///&lt; PWM0</span>
<a name="l00229"></a>00229 <span class="preprocessor"></span><span class="preprocessor">#define ADC_EMUX_EM0_PWM1       0x00000007  ///&lt; PWM1</span>
<a name="l00230"></a>00230 <span class="preprocessor"></span><span class="preprocessor">#define ADC_EMUX_EM0_PWM2       0x00000008  ///&lt; PWM2</span>
<a name="l00231"></a><a class="code" href="lm3s__adc_8h.html#a7aa587c00e874d1011fe0167e63e73bc">00231</a> <span class="preprocessor"></span><span class="preprocessor">#define ADC_EMUX_EM0_PWM3       0x00000009  ///&lt; PWM3</span>
<a name="l00232"></a>00232 <span class="preprocessor"></span><span class="preprocessor">#define ADC_EMUX_EM0_ALWAYS     0x0000000F  ///&lt; Always (continuously sample)</span>
<a name="l00233"></a>00233 <span class="preprocessor"></span>
<a name="l00234"></a>00234 
<a name="l00235"></a>00235 <span class="comment">/*</span>
<a name="l00236"></a>00236 <span class="comment"> * The following are defines for the bit fields in the ADC_O_USTAT register.</span>
<a name="l00237"></a>00237 <span class="comment"> */</span>
<a name="l00238"></a>00238 <span class="preprocessor">#define ADC_USTAT_UV3           0x00000008  ///&lt; SS3 FIFO Underflow</span>
<a name="l00239"></a>00239 <span class="preprocessor"></span><span class="preprocessor">#define ADC_USTAT_UV2           0x00000004  ///&lt; SS2 FIFO Underflow</span>
<a name="l00240"></a>00240 <span class="preprocessor"></span><span class="preprocessor">#define ADC_USTAT_UV1           0x00000002  ///&lt; SS1 FIFO Underflow</span>
<a name="l00241"></a>00241 <span class="preprocessor"></span><span class="preprocessor">#define ADC_USTAT_UV0           0x00000001  ///&lt; SS0 FIFO Underflow</span>
<a name="l00242"></a>00242 <span class="preprocessor"></span>
<a name="l00243"></a>00243 
<a name="l00244"></a>00244 <span class="comment">/*</span>
<a name="l00245"></a>00245 <span class="comment"> * The following are defines for the bit fields in the ADC_O_SSPRI register.</span>
<a name="l00246"></a>00246 <span class="comment"> */</span>
<a name="l00247"></a>00247 <span class="preprocessor">#define ADC_SSPRI_SS3_M         0x00003000  ///&lt; SS3 Priority</span>
<a name="l00248"></a>00248 <span class="preprocessor"></span><span class="preprocessor">#define ADC_SSPRI_SS3_1ST       0x00000000  ///&lt; First priority</span>
<a name="l00249"></a>00249 <span class="preprocessor"></span><span class="preprocessor">#define ADC_SSPRI_SS3_2ND       0x00001000  ///&lt; Second priority</span>
<a name="l00250"></a>00250 <span class="preprocessor"></span><span class="preprocessor">#define ADC_SSPRI_SS3_3RD       0x00002000  ///&lt; Third priority</span>
<a name="l00251"></a>00251 <span class="preprocessor"></span><span class="preprocessor">#define ADC_SSPRI_SS3_4TH       0x00003000  ///&lt; Fourth priority</span>
<a name="l00252"></a>00252 <span class="preprocessor"></span><span class="preprocessor">#define ADC_SSPRI_SS2_M         0x00000300  ///&lt; SS2 Priority</span>
<a name="l00253"></a>00253 <span class="preprocessor"></span><span class="preprocessor">#define ADC_SSPRI_SS2_1ST       0x00000000  ///&lt; First priority</span>
<a name="l00254"></a>00254 <span class="preprocessor"></span><span class="preprocessor">#define ADC_SSPRI_SS2_2ND       0x00000100  ///&lt; Second priority</span>
<a name="l00255"></a>00255 <span class="preprocessor"></span><span class="preprocessor">#define ADC_SSPRI_SS2_3RD       0x00000200  ///&lt; Third priority</span>
<a name="l00256"></a>00256 <span class="preprocessor"></span><span class="preprocessor">#define ADC_SSPRI_SS2_4TH       0x00000300  ///&lt; Fourth priority</span>
<a name="l00257"></a>00257 <span class="preprocessor"></span><span class="preprocessor">#define ADC_SSPRI_SS1_M         0x00000030  ///&lt; SS1 Priority</span>
<a name="l00258"></a>00258 <span class="preprocessor"></span><span class="preprocessor">#define ADC_SSPRI_SS1_1ST       0x00000000  ///&lt; First priority</span>
<a name="l00259"></a>00259 <span class="preprocessor"></span><span class="preprocessor">#define ADC_SSPRI_SS1_2ND       0x00000010  ///&lt; Second priority</span>
<a name="l00260"></a>00260 <span class="preprocessor"></span><span class="preprocessor">#define ADC_SSPRI_SS1_3RD       0x00000020  ///&lt; Third priority</span>
<a name="l00261"></a>00261 <span class="preprocessor"></span><span class="preprocessor">#define ADC_SSPRI_SS1_4TH       0x00000030  ///&lt; Fourth priority</span>
<a name="l00262"></a>00262 <span class="preprocessor"></span><span class="preprocessor">#define ADC_SSPRI_SS0_M         0x00000003  ///&lt; SS0 Priority</span>
<a name="l00263"></a>00263 <span class="preprocessor"></span><span class="preprocessor">#define ADC_SSPRI_SS0_1ST       0x00000000  ///&lt; First priority</span>
<a name="l00264"></a>00264 <span class="preprocessor"></span><span class="preprocessor">#define ADC_SSPRI_SS0_2ND       0x00000001  ///&lt; Second priority</span>
<a name="l00265"></a>00265 <span class="preprocessor"></span><span class="preprocessor">#define ADC_SSPRI_SS0_3RD       0x00000002  ///&lt; Third priority</span>
<a name="l00266"></a>00266 <span class="preprocessor"></span><span class="preprocessor">#define ADC_SSPRI_SS0_4TH       0x00000003  ///&lt; Fourth priority</span>
<a name="l00267"></a>00267 <span class="preprocessor"></span>
<a name="l00268"></a>00268 
<a name="l00269"></a>00269 <span class="comment">/*</span>
<a name="l00270"></a>00270 <span class="comment"> * The following are defines for the bit fields in the ADC_O_SPC register.</span>
<a name="l00271"></a>00271 <span class="comment"> */</span>
<a name="l00272"></a>00272 
<a name="l00273"></a><a class="code" href="lm3s__adc_8h.html#a744f3f7e4486b4bd3784d882e36debc5">00273</a> <span class="preprocessor">#define ADC_SPC_PHASE_M         0x0000000F  ///&lt; Phase Difference</span>
<a name="l00274"></a><a class="code" href="lm3s__adc_8h.html#a9fde4834f2f0cfacb4456dec12444acf">00274</a> <span class="preprocessor"></span><span class="preprocessor">#define ADC_SPC_PHASE_0         0x00000000  ///&lt; ADC sample lags by 0.0</span>
<a name="l00275"></a><a class="code" href="lm3s__adc_8h.html#a9044639624ec83d0bce4d3961e317537">00275</a> <span class="preprocessor"></span><span class="preprocessor">#define ADC_SPC_PHASE_22_5      0x00000001  ///&lt; ADC sample lags by 22.5</span>
<a name="l00276"></a><a class="code" href="lm3s__adc_8h.html#a700a69c681274c431bde8a9535020076">00276</a> <span class="preprocessor"></span><span class="preprocessor">#define ADC_SPC_PHASE_45        0x00000002  ///&lt; ADC sample lags by 45.0</span>
<a name="l00277"></a><a class="code" href="lm3s__adc_8h.html#aa0f6b82fad45c6873ba1e0de3a71faa0">00277</a> <span class="preprocessor"></span><span class="preprocessor">#define ADC_SPC_PHASE_67_5      0x00000003  ///&lt; ADC sample lags by 67.5</span>
<a name="l00278"></a><a class="code" href="lm3s__adc_8h.html#af1f80fbff098567ae2aa8600e2ff9859">00278</a> <span class="preprocessor"></span><span class="preprocessor">#define ADC_SPC_PHASE_90        0x00000004  ///&lt; ADC sample lags by 90.0</span>
<a name="l00279"></a><a class="code" href="lm3s__adc_8h.html#a5ede985ce220a20e142f1a042a9ff9af">00279</a> <span class="preprocessor"></span><span class="preprocessor">#define ADC_SPC_PHASE_112_5     0x00000005  ///&lt; ADC sample lags by 112.5</span>
<a name="l00280"></a><a class="code" href="lm3s__adc_8h.html#acf5d1ef9b8b60e8e54e7b8e8ad299a01">00280</a> <span class="preprocessor"></span><span class="preprocessor">#define ADC_SPC_PHASE_135       0x00000006  ///&lt; ADC sample lags by 135.0</span>
<a name="l00281"></a><a class="code" href="lm3s__adc_8h.html#a8e45c4c7916c44aa365c96c9b2e18fb3">00281</a> <span class="preprocessor"></span><span class="preprocessor">#define ADC_SPC_PHASE_157_5     0x00000007  ///&lt; ADC sample lags by 157.5</span>
<a name="l00282"></a><a class="code" href="lm3s__adc_8h.html#a39a33e36a41bc07a7f91d630fac8bc76">00282</a> <span class="preprocessor"></span><span class="preprocessor">#define ADC_SPC_PHASE_180       0x00000008  ///&lt; ADC sample lags by 180.0</span>
<a name="l00283"></a><a class="code" href="lm3s__adc_8h.html#adea744f8af7884a69b31109f7113ba9f">00283</a> <span class="preprocessor"></span><span class="preprocessor">#define ADC_SPC_PHASE_202_5     0x00000009  ///&lt; ADC sample lags by 202.5</span>
<a name="l00284"></a><a class="code" href="lm3s__adc_8h.html#a8e93961090c5f8d9b1f6408be2561834">00284</a> <span class="preprocessor"></span><span class="preprocessor">#define ADC_SPC_PHASE_225       0x0000000A  ///&lt; ADC sample lags by 225.0</span>
<a name="l00285"></a><a class="code" href="lm3s__adc_8h.html#a2a0f2b9108268a76aca788d491ac55c1">00285</a> <span class="preprocessor"></span><span class="preprocessor">#define ADC_SPC_PHASE_247_5     0x0000000B  ///&lt; ADC sample lags by 247.5</span>
<a name="l00286"></a><a class="code" href="lm3s__adc_8h.html#ab1474ffbf91f729220329e0847614416">00286</a> <span class="preprocessor"></span><span class="preprocessor">#define ADC_SPC_PHASE_270       0x0000000C  ///&lt; ADC sample lags by 270.0</span>
<a name="l00287"></a><a class="code" href="lm3s__adc_8h.html#a705c38c47108b9755d77ac57df834164">00287</a> <span class="preprocessor"></span><span class="preprocessor">#define ADC_SPC_PHASE_292_5     0x0000000D  ///&lt; ADC sample lags by 292.5</span>
<a name="l00288"></a><a class="code" href="lm3s__adc_8h.html#a9107d14e9b68b89d1ddf1b296c5edbb1">00288</a> <span class="preprocessor"></span><span class="preprocessor">#define ADC_SPC_PHASE_315       0x0000000E  ///&lt; ADC sample lags by 315.0</span>
<a name="l00289"></a><a class="code" href="lm3s__adc_8h.html#afd14eff3f1d4ef0fe7fe9acc621a3f37">00289</a> <span class="preprocessor"></span><span class="preprocessor">#define ADC_SPC_PHASE_337_5     0x0000000F  ///&lt; ADC sample lags by 337.5</span>
<a name="l00290"></a>00290 <span class="preprocessor"></span>
<a name="l00291"></a>00291 
<a name="l00292"></a>00292 <span class="comment">/*</span>
<a name="l00293"></a>00293 <span class="comment"> * The following are defines for the bit fields in the ADC_O_PSSI register.</span>
<a name="l00294"></a>00294 <span class="comment"> */</span>
<a name="l00295"></a><a class="code" href="lm3s__adc_8h.html#af894955fc48ee3e0df449cf70fcca4ed">00295</a> <span class="preprocessor">#define ADC_PSSI_GSYNC          0x80000000  ///&lt; Global Synchronize</span>
<a name="l00296"></a><a class="code" href="lm3s__adc_8h.html#a6b84557c4eedb4eb433562e75078421c">00296</a> <span class="preprocessor"></span><span class="preprocessor">#define ADC_PSSI_SYNCWAIT       0x08000000  ///&lt; Synchronize Wait</span>
<a name="l00297"></a>00297 <span class="preprocessor"></span><span class="preprocessor">#define ADC_PSSI_SS3            0x00000008  ///&lt; SS3 Initiate</span>
<a name="l00298"></a>00298 <span class="preprocessor"></span><span class="preprocessor">#define ADC_PSSI_SS2            0x00000004  ///&lt; SS2 Initiate</span>
<a name="l00299"></a>00299 <span class="preprocessor"></span><span class="preprocessor">#define ADC_PSSI_SS1            0x00000002  ///&lt; SS1 Initiate</span>
<a name="l00300"></a>00300 <span class="preprocessor"></span><span class="preprocessor">#define ADC_PSSI_SS0            0x00000001  ///&lt; SS0 Initiate</span>
<a name="l00301"></a>00301 <span class="preprocessor"></span>
<a name="l00302"></a>00302 
<a name="l00303"></a>00303 <span class="comment">/*</span>
<a name="l00304"></a>00304 <span class="comment"> * The following are defines for the bit fields in the ADC_O_SAC register.</span>
<a name="l00305"></a>00305 <span class="comment"> */</span>
<a name="l00306"></a>00306 <span class="preprocessor">#define ADC_SAC_AVG_M           0x00000007  ///&lt; Hardware Averaging Control</span>
<a name="l00307"></a>00307 <span class="preprocessor"></span><span class="preprocessor">#define ADC_SAC_AVG_OFF         0x00000000  ///&lt; No hardware oversampling</span>
<a name="l00308"></a>00308 <span class="preprocessor"></span><span class="preprocessor">#define ADC_SAC_AVG_2X          0x00000001  ///&lt; 2x hardware oversampling</span>
<a name="l00309"></a>00309 <span class="preprocessor"></span><span class="preprocessor">#define ADC_SAC_AVG_4X          0x00000002  ///&lt; 4x hardware oversampling</span>
<a name="l00310"></a>00310 <span class="preprocessor"></span><span class="preprocessor">#define ADC_SAC_AVG_8X          0x00000003  ///&lt; 8x hardware oversampling</span>
<a name="l00311"></a>00311 <span class="preprocessor"></span><span class="preprocessor">#define ADC_SAC_AVG_16X         0x00000004  ///&lt; 16x hardware oversampling</span>
<a name="l00312"></a>00312 <span class="preprocessor"></span><span class="preprocessor">#define ADC_SAC_AVG_32X         0x00000005  ///&lt; 32x hardware oversampling</span>
<a name="l00313"></a>00313 <span class="preprocessor"></span><span class="preprocessor">#define ADC_SAC_AVG_64X         0x00000006  ///&lt; 64x hardware oversampling</span>
<a name="l00314"></a>00314 <span class="preprocessor"></span>
<a name="l00315"></a>00315 
<a name="l00316"></a>00316 <span class="comment">/*</span>
<a name="l00317"></a>00317 <span class="comment"> * The following are defines for the bit fields in the ADC_O_DCISC register.</span>
<a name="l00318"></a>00318 <span class="comment"> */</span>
<a name="l00319"></a><a class="code" href="lm3s__adc_8h.html#afbd9e1266ba559b8b306a011f3ab7a67">00319</a> <span class="preprocessor">#define ADC_DCISC_DCINT7        0x00000080  ///&lt; Digital Comparator 7 Interrupt</span>
<a name="l00320"></a>00320 <span class="preprocessor"></span>
<a name="l00321"></a><a class="code" href="lm3s__adc_8h.html#a67769a22a804236a07ecdf387509646e">00321</a> <span class="preprocessor">#define ADC_DCISC_DCINT6        0x00000040  ///&lt; Digital Comparator 6 Interrupt</span>
<a name="l00322"></a>00322 <span class="preprocessor"></span>
<a name="l00323"></a><a class="code" href="lm3s__adc_8h.html#ade326d0576a9e124c84a09d2d1765842">00323</a> <span class="preprocessor">#define ADC_DCISC_DCINT5        0x00000020  ///&lt; Digital Comparator 5 Interrupt</span>
<a name="l00324"></a>00324 <span class="preprocessor"></span>
<a name="l00325"></a><a class="code" href="lm3s__adc_8h.html#a5a5186b2ba56e9a9a20a4132f263d521">00325</a> <span class="preprocessor">#define ADC_DCISC_DCINT4        0x00000010  ///&lt; Digital Comparator 4 Interrupt</span>
<a name="l00326"></a>00326 <span class="preprocessor"></span>
<a name="l00327"></a><a class="code" href="lm3s__adc_8h.html#aff3289df524ec5d340b903f98c82615b">00327</a> <span class="preprocessor">#define ADC_DCISC_DCINT3        0x00000008  ///&lt; Digital Comparator 3 Interrupt</span>
<a name="l00328"></a>00328 <span class="preprocessor"></span>
<a name="l00329"></a><a class="code" href="lm3s__adc_8h.html#a7d7ba35397db8dfb61c224b97c76a0c1">00329</a> <span class="preprocessor">#define ADC_DCISC_DCINT2        0x00000004  ///&lt; Digital Comparator 2 Interrupt</span>
<a name="l00330"></a>00330 <span class="preprocessor"></span>
<a name="l00331"></a><a class="code" href="lm3s__adc_8h.html#ae1d765eaf3fc70df3ff83ebb688b2d2f">00331</a> <span class="preprocessor">#define ADC_DCISC_DCINT1        0x00000002  ///&lt; Digital Comparator 1 Interrupt</span>
<a name="l00332"></a>00332 <span class="preprocessor"></span>
<a name="l00333"></a><a class="code" href="lm3s__adc_8h.html#a964b433cf5bbe8a9cffe51e3f64d95ca">00333</a> <span class="preprocessor">#define ADC_DCISC_DCINT0        0x00000001  ///&lt; Digital Comparator 0 Interrupt</span>
<a name="l00334"></a>00334 <span class="preprocessor"></span>
<a name="l00335"></a>00335 
<a name="l00336"></a>00336 
<a name="l00337"></a>00337 <span class="comment">/*</span>
<a name="l00338"></a>00338 <span class="comment"> * The following are defines for the bit fields in the ADC_O_CTL register.</span>
<a name="l00339"></a>00339 <span class="comment"> */</span>
<a name="l00340"></a><a class="code" href="lm3s__adc_8h.html#ad2f4c7271a873ec88a5d4ad287ba6f71">00340</a> <span class="preprocessor">#define ADC_CTL_VREF            0x00000001  ///&lt; Voltage Reference Select</span>
<a name="l00341"></a>00341 <span class="preprocessor"></span>
<a name="l00342"></a>00342 
<a name="l00343"></a>00343 
<a name="l00347"></a>00347 <span class="comment">/*\{*/</span>
<a name="l00348"></a><a class="code" href="lm3s__adc_8h.html#a57501dc5f75a4b7ac67eb93659e8b653">00348</a> <span class="preprocessor">#define ADC_ACTSS_ASEN3         0x00000008  ///&lt; ADC SS3 Enable</span>
<a name="l00349"></a><a class="code" href="lm3s__adc_8h.html#a41315999b15779b7c967f2f97f82f4b6">00349</a> <span class="preprocessor"></span><span class="preprocessor">#define ADC_ACTSS_ASEN2         0x00000004  ///&lt; ADC SS2 Enable</span>
<a name="l00350"></a><a class="code" href="lm3s__adc_8h.html#aaf945f2d05c75f74f2b4356cf6a91d6d">00350</a> <span class="preprocessor"></span><span class="preprocessor">#define ADC_ACTSS_ASEN1         0x00000002  ///&lt; ADC SS1 Enable</span>
<a name="l00351"></a><a class="code" href="lm3s__adc_8h.html#a4dbd3f07cab5c54fdd75ba766c6d5572">00351</a> <span class="preprocessor"></span><span class="preprocessor">#define ADC_ACTSS_ASEN0         0x00000001  ///&lt; ADC SS0 Enable</span>
<a name="l00352"></a>00352 <span class="preprocessor"></span><span class="comment">/*\}*/</span>
<a name="l00353"></a>00353 
<a name="l00357"></a>00357 <span class="comment">/*\{*/</span>
<a name="l00358"></a><a class="code" href="lm3s__adc_8h.html#ad0d4980ad03a0477f9ab5a19a82f95a4">00358</a> <span class="preprocessor">#define ADC_RIS_INR3            0x00000008  ///&lt; SS3 Raw Interrupt Status</span>
<a name="l00359"></a><a class="code" href="lm3s__adc_8h.html#aaa9e94d937dbc117c143c2aafb127359">00359</a> <span class="preprocessor"></span><span class="preprocessor">#define ADC_RIS_INR2            0x00000004  ///&lt; SS2 Raw Interrupt Status</span>
<a name="l00360"></a><a class="code" href="lm3s__adc_8h.html#afac2fdfe0ea1185dd5f29eb1f2eaf78b">00360</a> <span class="preprocessor"></span><span class="preprocessor">#define ADC_RIS_INR1            0x00000002  ///&lt; SS1 Raw Interrupt Status</span>
<a name="l00361"></a><a class="code" href="lm3s__adc_8h.html#aec2481b9859bb10ecd7004122f378fd0">00361</a> <span class="preprocessor"></span><span class="preprocessor">#define ADC_RIS_INR0            0x00000001  ///&lt; SS0 Raw Interrupt Status</span>
<a name="l00362"></a>00362 <span class="preprocessor"></span><span class="comment">/*\}*/</span>
<a name="l00363"></a>00363 
<a name="l00367"></a>00367 <span class="comment">/*\{*/</span>
<a name="l00368"></a><a class="code" href="lm3s__adc_8h.html#a05240dedc282984b4ab3628c772529ee">00368</a> <span class="preprocessor">#define ADC_IM_MASK3            0x00000008  ///&lt; SS3 Interrupt Mask</span>
<a name="l00369"></a><a class="code" href="lm3s__adc_8h.html#a8f75bc2e0856ee1cc8fd5683e5d42805">00369</a> <span class="preprocessor"></span><span class="preprocessor">#define ADC_IM_MASK2            0x00000004  ///&lt; SS2 Interrupt Mask</span>
<a name="l00370"></a><a class="code" href="lm3s__adc_8h.html#afe2823471d829ca75d381ec2ac9ac19b">00370</a> <span class="preprocessor"></span><span class="preprocessor">#define ADC_IM_MASK1            0x00000002  ///&lt; SS1 Interrupt Mask</span>
<a name="l00371"></a><a class="code" href="lm3s__adc_8h.html#aa03919c3402de9f11cb8c421e0a259c3">00371</a> <span class="preprocessor"></span><span class="preprocessor">#define ADC_IM_MASK0            0x00000001  ///&lt; SS0 Interrupt Mask</span>
<a name="l00372"></a>00372 <span class="preprocessor"></span><span class="comment">/*\}*/</span>
<a name="l00373"></a>00373 
<a name="l00377"></a>00377 <span class="comment">/*\{*/</span>
<a name="l00378"></a><a class="code" href="lm3s__adc_8h.html#adede8f3f323916bd34c086011f49ade6">00378</a> <span class="preprocessor">#define ADC_ISC_IN3             0x00000008  ///&lt; SS3 Interrupt Status and Clear</span>
<a name="l00379"></a><a class="code" href="lm3s__adc_8h.html#a3abb7a05b30c00706e9f69fb41afb821">00379</a> <span class="preprocessor"></span><span class="preprocessor">#define ADC_ISC_IN2             0x00000004  ///&lt; SS2 Interrupt Status and Clear</span>
<a name="l00380"></a><a class="code" href="lm3s__adc_8h.html#ad5f5fd9382f7dc2b1372d47d5e9a6a09">00380</a> <span class="preprocessor"></span><span class="preprocessor">#define ADC_ISC_IN1             0x00000002  ///&lt; SS1 Interrupt Status and Clear</span>
<a name="l00381"></a><a class="code" href="lm3s__adc_8h.html#a2f335dfca5fb4799ed8dbd94d7b36bd5">00381</a> <span class="preprocessor"></span><span class="preprocessor">#define ADC_ISC_IN0             0x00000001  ///&lt; SS0 Interrupt Status and Clear</span>
<a name="l00382"></a>00382 <span class="preprocessor"></span><span class="comment">/*\}*/</span>
<a name="l00383"></a>00383 
<a name="l00387"></a>00387 <span class="comment">/*\{*/</span>
<a name="l00388"></a><a class="code" href="lm3s__adc_8h.html#ac594d5bc6e30ea7b8f3cd376c47d1571">00388</a> <span class="preprocessor">#define ADC_OSTAT_OV3           0x00000008  ///&lt; SS3 FIFO Overflow</span>
<a name="l00389"></a><a class="code" href="lm3s__adc_8h.html#adc625e027f4b17e9a30394ff76bb29f3">00389</a> <span class="preprocessor"></span><span class="preprocessor">#define ADC_OSTAT_OV2           0x00000004  ///&lt; SS2 FIFO Overflow</span>
<a name="l00390"></a><a class="code" href="lm3s__adc_8h.html#ab8023bc342a2276d2d5110f3a70cb130">00390</a> <span class="preprocessor"></span><span class="preprocessor">#define ADC_OSTAT_OV1           0x00000002  ///&lt; SS1 FIFO Overflow</span>
<a name="l00391"></a><a class="code" href="lm3s__adc_8h.html#aeeeafd983e156a5a81b50ce3ff45718a">00391</a> <span class="preprocessor"></span><span class="preprocessor">#define ADC_OSTAT_OV0           0x00000001  ///&lt; SS0 FIFO Overflow</span>
<a name="l00392"></a>00392 <span class="preprocessor"></span><span class="comment">/*\}*/</span>
<a name="l00393"></a>00393 
<a name="l00397"></a>00397 <span class="comment">/*\{*/</span>
<a name="l00398"></a><a class="code" href="lm3s__adc_8h.html#a738add33473db577eb24b39ee8a414d7">00398</a> <span class="preprocessor">#define ADC_EMUX_EM3_M          0x0000F000  ///&lt; SS3 Trigger Select</span>
<a name="l00399"></a><a class="code" href="lm3s__adc_8h.html#a241199f49021faa07af1c50fda3e6c64">00399</a> <span class="preprocessor"></span><span class="preprocessor">#define ADC_EMUX_EM3_PROCESSOR  0x00000000  ///&lt; Processor (default)</span>
<a name="l00400"></a><a class="code" href="lm3s__adc_8h.html#a8a6c34ceeb7ec4ee6f7be255641ec9f8">00400</a> <span class="preprocessor"></span><span class="preprocessor">#define ADC_EMUX_EM3_COMP0      0x00001000  ///&lt; Analog Comparator 0</span>
<a name="l00401"></a><a class="code" href="lm3s__adc_8h.html#aec6c8ead25955af79ddc8531a5001d2b">00401</a> <span class="preprocessor"></span><span class="preprocessor">#define ADC_EMUX_EM3_COMP1      0x00002000  ///&lt; Analog Comparator 1</span>
<a name="l00402"></a><a class="code" href="lm3s__adc_8h.html#a33ba910ac86ceefb21397099e02b83f4">00402</a> <span class="preprocessor"></span><span class="preprocessor">#define ADC_EMUX_EM3_COMP2      0x00003000  ///&lt; Analog Comparator 2</span>
<a name="l00403"></a><a class="code" href="lm3s__adc_8h.html#a781e678889cc6e179273adfe6742b3b2">00403</a> <span class="preprocessor"></span><span class="preprocessor">#define ADC_EMUX_EM3_EXTERNAL   0x00004000  ///&lt; External (GPIO PB4)</span>
<a name="l00404"></a><a class="code" href="lm3s__adc_8h.html#ae64c458968d65517dbf764bd015af17a">00404</a> <span class="preprocessor"></span><span class="preprocessor">#define ADC_EMUX_EM3_TIMER      0x00005000  ///&lt; Timer</span>
<a name="l00405"></a><a class="code" href="lm3s__adc_8h.html#a6d38a071c1cec265dcf425b8e3c65e3f">00405</a> <span class="preprocessor"></span><span class="preprocessor">#define ADC_EMUX_EM3_PWM0       0x00006000  ///&lt; PWM0</span>
<a name="l00406"></a><a class="code" href="lm3s__adc_8h.html#a50af3c226e4f69a184de354b8e54be25">00406</a> <span class="preprocessor"></span><span class="preprocessor">#define ADC_EMUX_EM3_PWM1       0x00007000  ///&lt; PWM1</span>
<a name="l00407"></a><a class="code" href="lm3s__adc_8h.html#aa0aa7fe50a04b101d43caef8c7e7d8e0">00407</a> <span class="preprocessor"></span><span class="preprocessor">#define ADC_EMUX_EM3_PWM2       0x00008000  ///&lt; PWM2</span>
<a name="l00408"></a><a class="code" href="lm3s__adc_8h.html#a8ecaed0dfc774c13fbac0110b098de7b">00408</a> <span class="preprocessor"></span><span class="preprocessor">#define ADC_EMUX_EM3_ALWAYS     0x0000F000  ///&lt; Always (continuously sample)</span>
<a name="l00409"></a><a class="code" href="lm3s__adc_8h.html#ae0773c6ee9cc48c8cd65c12f84d0bdf4">00409</a> <span class="preprocessor"></span><span class="preprocessor">#define ADC_EMUX_EM2_M          0x00000F00  ///&lt; SS2 Trigger Select</span>
<a name="l00410"></a><a class="code" href="lm3s__adc_8h.html#aaf687317ea79ff1a15acdad7cb4290ce">00410</a> <span class="preprocessor"></span><span class="preprocessor">#define ADC_EMUX_EM2_PROCESSOR  0x00000000  ///&lt; Processor (default)</span>
<a name="l00411"></a><a class="code" href="lm3s__adc_8h.html#aeccc31752393a217046e012b4721b0b3">00411</a> <span class="preprocessor"></span><span class="preprocessor">#define ADC_EMUX_EM2_COMP0      0x00000100  ///&lt; Analog Comparator 0</span>
<a name="l00412"></a><a class="code" href="lm3s__adc_8h.html#abd850f76614051b8c419cc4d22caca43">00412</a> <span class="preprocessor"></span><span class="preprocessor">#define ADC_EMUX_EM2_COMP1      0x00000200  ///&lt; Analog Comparator 1</span>
<a name="l00413"></a><a class="code" href="lm3s__adc_8h.html#a8f8230433f020cb714c110ef7bb2e080">00413</a> <span class="preprocessor"></span><span class="preprocessor">#define ADC_EMUX_EM2_COMP2      0x00000300  ///&lt; Analog Comparator 2</span>
<a name="l00414"></a><a class="code" href="lm3s__adc_8h.html#a61d049c1b7b997340a9cf814ea084e2a">00414</a> <span class="preprocessor"></span><span class="preprocessor">#define ADC_EMUX_EM2_EXTERNAL   0x00000400  ///&lt; External (GPIO PB4)</span>
<a name="l00415"></a><a class="code" href="lm3s__adc_8h.html#a34ec0189aa90f7088408d73c901ae8f9">00415</a> <span class="preprocessor"></span><span class="preprocessor">#define ADC_EMUX_EM2_TIMER      0x00000500  ///&lt; Timer</span>
<a name="l00416"></a><a class="code" href="lm3s__adc_8h.html#a0842cbb265ac7e3f1c7b4025996c2531">00416</a> <span class="preprocessor"></span><span class="preprocessor">#define ADC_EMUX_EM2_PWM0       0x00000600  ///&lt; PWM0</span>
<a name="l00417"></a><a class="code" href="lm3s__adc_8h.html#a3e7bc3b371522c216be9c0f31d03e0eb">00417</a> <span class="preprocessor"></span><span class="preprocessor">#define ADC_EMUX_EM2_PWM1       0x00000700  ///&lt; PWM1</span>
<a name="l00418"></a><a class="code" href="lm3s__adc_8h.html#aa1bbd65f5a11fbe89fc7d9b1eb8fb015">00418</a> <span class="preprocessor"></span><span class="preprocessor">#define ADC_EMUX_EM2_PWM2       0x00000800  ///&lt; PWM2</span>
<a name="l00419"></a><a class="code" href="lm3s__adc_8h.html#a75e996c3ff19f60cfb96fea863bb041c">00419</a> <span class="preprocessor"></span><span class="preprocessor">#define ADC_EMUX_EM2_ALWAYS     0x00000F00  ///&lt; Always (continuously sample)</span>
<a name="l00420"></a><a class="code" href="lm3s__adc_8h.html#ac029cdbc8c83c6d2ca778f2865e53d26">00420</a> <span class="preprocessor"></span><span class="preprocessor">#define ADC_EMUX_EM1_M          0x000000F0  ///&lt; SS1 Trigger Select</span>
<a name="l00421"></a><a class="code" href="lm3s__adc_8h.html#a2798c7cfd4af7693cdf0e618910ebde1">00421</a> <span class="preprocessor"></span><span class="preprocessor">#define ADC_EMUX_EM1_PROCESSOR  0x00000000  ///&lt; Processor (default)</span>
<a name="l00422"></a><a class="code" href="lm3s__adc_8h.html#ae0abfc6781825a5138755352961ef999">00422</a> <span class="preprocessor"></span><span class="preprocessor">#define ADC_EMUX_EM1_COMP0      0x00000010  ///&lt; Analog Comparator 0</span>
<a name="l00423"></a><a class="code" href="lm3s__adc_8h.html#a4a45c335986cfc3eab1e7430d0e732c9">00423</a> <span class="preprocessor"></span><span class="preprocessor">#define ADC_EMUX_EM1_COMP1      0x00000020  ///&lt; Analog Comparator 1</span>
<a name="l00424"></a><a class="code" href="lm3s__adc_8h.html#ad7ec3d19219e4fafe92a6d8c80c3f84f">00424</a> <span class="preprocessor"></span><span class="preprocessor">#define ADC_EMUX_EM1_COMP2      0x00000030  ///&lt; Analog Comparator 2</span>
<a name="l00425"></a><a class="code" href="lm3s__adc_8h.html#a4c957e54360aa3838384286b504d4111">00425</a> <span class="preprocessor"></span><span class="preprocessor">#define ADC_EMUX_EM1_EXTERNAL   0x00000040  ///&lt; External (GPIO PB4)</span>
<a name="l00426"></a><a class="code" href="lm3s__adc_8h.html#a8e49e1d71ea6a251498f413c339b374a">00426</a> <span class="preprocessor"></span><span class="preprocessor">#define ADC_EMUX_EM1_TIMER      0x00000050  ///&lt; Timer</span>
<a name="l00427"></a><a class="code" href="lm3s__adc_8h.html#a52f42e66d1f56e48e5e59f59a6df3957">00427</a> <span class="preprocessor"></span><span class="preprocessor">#define ADC_EMUX_EM1_PWM0       0x00000060  ///&lt; PWM0</span>
<a name="l00428"></a><a class="code" href="lm3s__adc_8h.html#aa34ec9453449e96b1f3587e92b18e222">00428</a> <span class="preprocessor"></span><span class="preprocessor">#define ADC_EMUX_EM1_PWM1       0x00000070  ///&lt; PWM1</span>
<a name="l00429"></a><a class="code" href="lm3s__adc_8h.html#aeee9338502ebe5a5ec9590d91f96b31b">00429</a> <span class="preprocessor"></span><span class="preprocessor">#define ADC_EMUX_EM1_PWM2       0x00000080  ///&lt; PWM2</span>
<a name="l00430"></a><a class="code" href="lm3s__adc_8h.html#a164d243db0ac18c627a7d4c5273f2a17">00430</a> <span class="preprocessor"></span><span class="preprocessor">#define ADC_EMUX_EM1_ALWAYS     0x000000F0  ///&lt; Always (continuously sample)</span>
<a name="l00431"></a><a class="code" href="lm3s__adc_8h.html#a3fe0c0b1335739abb4916dc1cfe4e477">00431</a> <span class="preprocessor"></span><span class="preprocessor">#define ADC_EMUX_EM0_M          0x0000000F  ///&lt; SS0 Trigger Select</span>
<a name="l00432"></a><a class="code" href="lm3s__adc_8h.html#a48fd42cf2b98a4158b72d9a4e00225f2">00432</a> <span class="preprocessor"></span><span class="preprocessor">#define ADC_EMUX_EM0_PROCESSOR  0x00000000  ///&lt; Processor (default)</span>
<a name="l00433"></a><a class="code" href="lm3s__adc_8h.html#ae507f022091a7611dae93ee503b63f72">00433</a> <span class="preprocessor"></span><span class="preprocessor">#define ADC_EMUX_EM0_COMP0      0x00000001  ///&lt; Analog Comparator 0</span>
<a name="l00434"></a><a class="code" href="lm3s__adc_8h.html#a3c7465c66f2498958153f3c9267ae5f2">00434</a> <span class="preprocessor"></span><span class="preprocessor">#define ADC_EMUX_EM0_COMP1      0x00000002  ///&lt; Analog Comparator 1</span>
<a name="l00435"></a><a class="code" href="lm3s__adc_8h.html#a4e9ea9bca58c7fff5b0fa4252590eb52">00435</a> <span class="preprocessor"></span><span class="preprocessor">#define ADC_EMUX_EM0_COMP2      0x00000003  ///&lt; Analog Comparator 2</span>
<a name="l00436"></a><a class="code" href="lm3s__adc_8h.html#a71aaf62712bf14ec8217a90caf4b631c">00436</a> <span class="preprocessor"></span><span class="preprocessor">#define ADC_EMUX_EM0_EXTERNAL   0x00000004  ///&lt; External (GPIO PB4)</span>
<a name="l00437"></a><a class="code" href="lm3s__adc_8h.html#a2f1fcdb55cddf734eda33fa6f00801c6">00437</a> <span class="preprocessor"></span><span class="preprocessor">#define ADC_EMUX_EM0_TIMER      0x00000005  ///&lt; Timer</span>
<a name="l00438"></a><a class="code" href="lm3s__adc_8h.html#a2217f15ac0edcc5f60a894e22663946e">00438</a> <span class="preprocessor"></span><span class="preprocessor">#define ADC_EMUX_EM0_PWM0       0x00000006  ///&lt; PWM0</span>
<a name="l00439"></a><a class="code" href="lm3s__adc_8h.html#a9662aa8be7792bef0939eabb1e585628">00439</a> <span class="preprocessor"></span><span class="preprocessor">#define ADC_EMUX_EM0_PWM1       0x00000007  ///&lt; PWM1</span>
<a name="l00440"></a><a class="code" href="lm3s__adc_8h.html#a155fb9b7e4ba8fcd7f0a3158d00b4345">00440</a> <span class="preprocessor"></span><span class="preprocessor">#define ADC_EMUX_EM0_PWM2       0x00000008  ///&lt; PWM2</span>
<a name="l00441"></a><a class="code" href="lm3s__adc_8h.html#aaaa70bbbc766ee0e21135f2f12b794da">00441</a> <span class="preprocessor"></span><span class="preprocessor">#define ADC_EMUX_EM0_ALWAYS     0x0000000F  ///&lt; Always (continuously sample)</span>
<a name="l00442"></a>00442 <span class="preprocessor"></span><span class="comment">/*\}*/</span>
<a name="l00443"></a>00443 
<a name="l00447"></a>00447 <span class="comment">/*\{*/</span>
<a name="l00448"></a><a class="code" href="lm3s__adc_8h.html#a8d28a1d0291e2f3eebed5868d262f411">00448</a> <span class="preprocessor">#define ADC_USTAT_UV3           0x00000008  ///&lt; SS3 FIFO Underflow</span>
<a name="l00449"></a><a class="code" href="lm3s__adc_8h.html#a1858a29a0623f8406c51be645a3b660b">00449</a> <span class="preprocessor"></span><span class="preprocessor">#define ADC_USTAT_UV2           0x00000004  ///&lt; SS2 FIFO Underflow</span>
<a name="l00450"></a><a class="code" href="lm3s__adc_8h.html#abfc603e22fd4c198c54a2215f22007f9">00450</a> <span class="preprocessor"></span><span class="preprocessor">#define ADC_USTAT_UV1           0x00000002  ///&lt; SS1 FIFO Underflow</span>
<a name="l00451"></a><a class="code" href="lm3s__adc_8h.html#a316cce6e41e4f884adf6b94c4e4bae84">00451</a> <span class="preprocessor"></span><span class="preprocessor">#define ADC_USTAT_UV0           0x00000001  ///&lt; SS0 FIFO Underflow</span>
<a name="l00452"></a>00452 <span class="preprocessor"></span><span class="comment">/*\}*/</span>
<a name="l00453"></a>00453 
<a name="l00457"></a>00457 <span class="comment">/*\{*/</span>
<a name="l00458"></a><a class="code" href="lm3s__adc_8h.html#ad2d35e5ebf6e34914c30cb3c125883c9">00458</a> <span class="preprocessor">#define ADC_SSPRI_SS3_M         0x00003000  ///&lt; SS3 Priority</span>
<a name="l00459"></a><a class="code" href="lm3s__adc_8h.html#a8babc9ec2417662014c2e34fe10b1e40">00459</a> <span class="preprocessor"></span><span class="preprocessor">#define ADC_SSPRI_SS3_1ST       0x00000000  ///&lt; First priority</span>
<a name="l00460"></a><a class="code" href="lm3s__adc_8h.html#a572ff5cf036a7a9e4ac7b191320e8a1a">00460</a> <span class="preprocessor"></span><span class="preprocessor">#define ADC_SSPRI_SS3_2ND       0x00001000  ///&lt; Second priority</span>
<a name="l00461"></a><a class="code" href="lm3s__adc_8h.html#a66e297c1829c129e977da15396466a48">00461</a> <span class="preprocessor"></span><span class="preprocessor">#define ADC_SSPRI_SS3_3RD       0x00002000  ///&lt; Third priority</span>
<a name="l00462"></a><a class="code" href="lm3s__adc_8h.html#a5596b17be360cc7bbd57852a661d28ba">00462</a> <span class="preprocessor"></span><span class="preprocessor">#define ADC_SSPRI_SS3_4TH       0x00003000  ///&lt; Fourth priority</span>
<a name="l00463"></a><a class="code" href="lm3s__adc_8h.html#a3e02786cb663e8d074a224f9ceda9494">00463</a> <span class="preprocessor"></span><span class="preprocessor">#define ADC_SSPRI_SS2_M         0x00000300  ///&lt; SS2 Priority</span>
<a name="l00464"></a><a class="code" href="lm3s__adc_8h.html#a35aede355936810db5354940e6090d2d">00464</a> <span class="preprocessor"></span><span class="preprocessor">#define ADC_SSPRI_SS2_1ST       0x00000000  ///&lt; First priority</span>
<a name="l00465"></a><a class="code" href="lm3s__adc_8h.html#ade3b0f969f809fd06487debec615a106">00465</a> <span class="preprocessor"></span><span class="preprocessor">#define ADC_SSPRI_SS2_2ND       0x00000100  ///&lt; Second priority</span>
<a name="l00466"></a><a class="code" href="lm3s__adc_8h.html#af7f7d43539ebf7890480d61d6b777392">00466</a> <span class="preprocessor"></span><span class="preprocessor">#define ADC_SSPRI_SS2_3RD       0x00000200  ///&lt; Third priority</span>
<a name="l00467"></a><a class="code" href="lm3s__adc_8h.html#ac4aae18d83bb32f36bb52b130f3bf312">00467</a> <span class="preprocessor"></span><span class="preprocessor">#define ADC_SSPRI_SS2_4TH       0x00000300  ///&lt; Fourth priority</span>
<a name="l00468"></a><a class="code" href="lm3s__adc_8h.html#afa80dea17e0d8e9bf413eed04df9873b">00468</a> <span class="preprocessor"></span><span class="preprocessor">#define ADC_SSPRI_SS1_M         0x00000030  ///&lt; SS1 Priority</span>
<a name="l00469"></a><a class="code" href="lm3s__adc_8h.html#a1d96718a0e0c70ea14f9a6868bdb3177">00469</a> <span class="preprocessor"></span><span class="preprocessor">#define ADC_SSPRI_SS1_1ST       0x00000000  ///&lt; First priority</span>
<a name="l00470"></a><a class="code" href="lm3s__adc_8h.html#a61062944ba6bc4306c906ef54e2491d2">00470</a> <span class="preprocessor"></span><span class="preprocessor">#define ADC_SSPRI_SS1_2ND       0x00000010  ///&lt; Second priority</span>
<a name="l00471"></a><a class="code" href="lm3s__adc_8h.html#ae35023cbcd15cb0efcfea2bd29769cf4">00471</a> <span class="preprocessor"></span><span class="preprocessor">#define ADC_SSPRI_SS1_3RD       0x00000020  ///&lt; Third priority</span>
<a name="l00472"></a><a class="code" href="lm3s__adc_8h.html#ad1d69abd44627b98bf1100f1d94e31f3">00472</a> <span class="preprocessor"></span><span class="preprocessor">#define ADC_SSPRI_SS1_4TH       0x00000030  ///&lt; Fourth priority</span>
<a name="l00473"></a><a class="code" href="lm3s__adc_8h.html#a5de3019293400c939b10feee12a68833">00473</a> <span class="preprocessor"></span><span class="preprocessor">#define ADC_SSPRI_SS0_M         0x00000003  ///&lt; SS0 Priority</span>
<a name="l00474"></a><a class="code" href="lm3s__adc_8h.html#a1a62a49ebc83acab86d36d622b9b39b9">00474</a> <span class="preprocessor"></span><span class="preprocessor">#define ADC_SSPRI_SS0_1ST       0x00000000  ///&lt; First priority</span>
<a name="l00475"></a><a class="code" href="lm3s__adc_8h.html#a906dc83ae4a1f0b8189c9312f6548adb">00475</a> <span class="preprocessor"></span><span class="preprocessor">#define ADC_SSPRI_SS0_2ND       0x00000001  ///&lt; Second priority</span>
<a name="l00476"></a><a class="code" href="lm3s__adc_8h.html#abd6591726a90ed6dbf6b490d4eebe700">00476</a> <span class="preprocessor"></span><span class="preprocessor">#define ADC_SSPRI_SS0_3RD       0x00000002  ///&lt; Third priority</span>
<a name="l00477"></a><a class="code" href="lm3s__adc_8h.html#a6dfab76f19824fd4c48f217f8b905a36">00477</a> <span class="preprocessor"></span><span class="preprocessor">#define ADC_SSPRI_SS0_4TH       0x00000003  ///&lt; Fourth priority</span>
<a name="l00478"></a>00478 <span class="preprocessor"></span><span class="comment">/*\}*/</span>
<a name="l00479"></a>00479 
<a name="l00483"></a>00483 <span class="comment">/*\{*/</span>
<a name="l00484"></a><a class="code" href="lm3s__adc_8h.html#a07e457a22b37161161065d1ea9b9c725">00484</a> <span class="preprocessor">#define ADC_PSSI_SS3            0x00000008  ///&lt; SS3 Initiate</span>
<a name="l00485"></a><a class="code" href="lm3s__adc_8h.html#a12c282299d33c90da12f00dcb8268be8">00485</a> <span class="preprocessor"></span><span class="preprocessor">#define ADC_PSSI_SS2            0x00000004  ///&lt; SS2 Initiate</span>
<a name="l00486"></a><a class="code" href="lm3s__adc_8h.html#a2cca90eae2ac60914536b948c2559f38">00486</a> <span class="preprocessor"></span><span class="preprocessor">#define ADC_PSSI_SS1            0x00000002  ///&lt; SS1 Initiate</span>
<a name="l00487"></a><a class="code" href="lm3s__adc_8h.html#ac65a59f9a3d810bb36c8a815b4defabf">00487</a> <span class="preprocessor"></span><span class="preprocessor">#define ADC_PSSI_SS0            0x00000001  ///&lt; SS0 Initiate</span>
<a name="l00488"></a>00488 <span class="preprocessor"></span><span class="comment">/*\}*/</span>
<a name="l00489"></a>00489 
<a name="l00493"></a>00493 <span class="comment">/*\{*/</span>
<a name="l00494"></a><a class="code" href="lm3s__adc_8h.html#a054801088c25c5c28023f181b8262867">00494</a> <span class="preprocessor">#define ADC_SAC_AVG_M           0x00000007  ///&lt; Hardware Averaging Control</span>
<a name="l00495"></a><a class="code" href="lm3s__adc_8h.html#a9c8e11b4c1ae884c91da0e987a824cae">00495</a> <span class="preprocessor"></span><span class="preprocessor">#define ADC_SAC_AVG_OFF         0x00000000  ///&lt; No hardware oversampling</span>
<a name="l00496"></a><a class="code" href="lm3s__adc_8h.html#a320815aaf70b1bd8f278bed849631dcf">00496</a> <span class="preprocessor"></span><span class="preprocessor">#define ADC_SAC_AVG_2X          0x00000001  ///&lt; 2x hardware oversampling</span>
<a name="l00497"></a><a class="code" href="lm3s__adc_8h.html#a4e962e3f749ebeab4ead0091a40a2746">00497</a> <span class="preprocessor"></span><span class="preprocessor">#define ADC_SAC_AVG_4X          0x00000002  ///&lt; 4x hardware oversampling</span>
<a name="l00498"></a><a class="code" href="lm3s__adc_8h.html#a8b662c258167ccbde04ecb8f61c5da5e">00498</a> <span class="preprocessor"></span><span class="preprocessor">#define ADC_SAC_AVG_8X          0x00000003  ///&lt; 8x hardware oversampling</span>
<a name="l00499"></a><a class="code" href="lm3s__adc_8h.html#a5a75f2fde1f8f69077b28b5ddcc737b0">00499</a> <span class="preprocessor"></span><span class="preprocessor">#define ADC_SAC_AVG_16X         0x00000004  ///&lt; 16x hardware oversampling</span>
<a name="l00500"></a><a class="code" href="lm3s__adc_8h.html#aa4642d42d45cbab2182bbd0da2c9716f">00500</a> <span class="preprocessor"></span><span class="preprocessor">#define ADC_SAC_AVG_32X         0x00000005  ///&lt; 32x hardware oversampling</span>
<a name="l00501"></a><a class="code" href="lm3s__adc_8h.html#adcb4531152e39eb6a2a0f748fb39056f">00501</a> <span class="preprocessor"></span><span class="preprocessor">#define ADC_SAC_AVG_64X         0x00000006  ///&lt; 64x hardware oversampling</span>
<a name="l00502"></a>00502 <span class="preprocessor"></span><span class="comment">/*\}*/</span>
<a name="l00503"></a>00503 
<a name="l00507"></a>00507 <span class="comment">/*\{*/</span>
<a name="l00508"></a><a class="code" href="lm3s__adc_8h.html#a11dc6da824b08fabc597a68e4d9934bb">00508</a> <span class="preprocessor">#define ADC_SSMUX0_MUX7_M       0x70000000  ///&lt; 8th Sample Input Select</span>
<a name="l00509"></a><a class="code" href="lm3s__adc_8h.html#a17ed0a15a6fd70e0a5167980c2ae6d78">00509</a> <span class="preprocessor"></span><span class="preprocessor">#define ADC_SSMUX0_MUX6_M       0x07000000  ///&lt; 7th Sample Input Select</span>
<a name="l00510"></a><a class="code" href="lm3s__adc_8h.html#a970295329ad0ea0f5d4f539f0c48bfac">00510</a> <span class="preprocessor"></span><span class="preprocessor">#define ADC_SSMUX0_MUX5_M       0x00700000  ///&lt; 6th Sample Input Select</span>
<a name="l00511"></a><a class="code" href="lm3s__adc_8h.html#aac2b3b2aaa118dcdb74142dadffd84d1">00511</a> <span class="preprocessor"></span><span class="preprocessor">#define ADC_SSMUX0_MUX4_M       0x00070000  ///&lt; 5th Sample Input Select</span>
<a name="l00512"></a><a class="code" href="lm3s__adc_8h.html#add83b7267ad01fd8a95f47010e148236">00512</a> <span class="preprocessor"></span><span class="preprocessor">#define ADC_SSMUX0_MUX3_M       0x00007000  ///&lt; 4th Sample Input Select</span>
<a name="l00513"></a><a class="code" href="lm3s__adc_8h.html#a544f05ef02909ee743beab05c5d0289b">00513</a> <span class="preprocessor"></span><span class="preprocessor">#define ADC_SSMUX0_MUX2_M       0x00000700  ///&lt; 3rd Sample Input Select</span>
<a name="l00514"></a><a class="code" href="lm3s__adc_8h.html#aabe5b5cba633a830457a0deaf5699248">00514</a> <span class="preprocessor"></span><span class="preprocessor">#define ADC_SSMUX0_MUX1_M       0x00000070  ///&lt; 2nd Sample Input Select</span>
<a name="l00515"></a><a class="code" href="lm3s__adc_8h.html#a6a91df9e8b2f66346ba05b6a0d615b5b">00515</a> <span class="preprocessor"></span><span class="preprocessor">#define ADC_SSMUX0_MUX0_M       0x00000007  ///&lt; 1st Sample Input Select</span>
<a name="l00516"></a>00516 <span class="preprocessor"></span><span class="preprocessor">#define ADC_SSMUX0_MUX7_S       28</span>
<a name="l00517"></a>00517 <span class="preprocessor"></span><span class="preprocessor">#define ADC_SSMUX0_MUX6_S       24</span>
<a name="l00518"></a>00518 <span class="preprocessor"></span><span class="preprocessor">#define ADC_SSMUX0_MUX5_S       20</span>
<a name="l00519"></a>00519 <span class="preprocessor"></span><span class="preprocessor">#define ADC_SSMUX0_MUX4_S       16</span>
<a name="l00520"></a>00520 <span class="preprocessor"></span><span class="preprocessor">#define ADC_SSMUX0_MUX3_S       12</span>
<a name="l00521"></a>00521 <span class="preprocessor"></span><span class="preprocessor">#define ADC_SSMUX0_MUX2_S       8</span>
<a name="l00522"></a>00522 <span class="preprocessor"></span><span class="preprocessor">#define ADC_SSMUX0_MUX1_S       4</span>
<a name="l00523"></a>00523 <span class="preprocessor"></span><span class="preprocessor">#define ADC_SSMUX0_MUX0_S       0</span>
<a name="l00524"></a>00524 <span class="preprocessor"></span><span class="comment">/*\}*/</span>
<a name="l00525"></a>00525 
<a name="l00529"></a>00529 <span class="comment">/*\{*/</span>
<a name="l00530"></a>00530 <span class="preprocessor">#define ADC_SSCTL0_TS7          0x80000000  ///&lt; 8th Sample Temp Sensor Select</span>
<a name="l00531"></a>00531 <span class="preprocessor"></span><span class="preprocessor">#define ADC_SSCTL0_IE7          0x40000000  ///&lt; 8th Sample Interrupt Enable</span>
<a name="l00532"></a>00532 <span class="preprocessor"></span><span class="preprocessor">#define ADC_SSCTL0_END7         0x20000000  ///&lt; 8th Sample is End of Sequence</span>
<a name="l00533"></a>00533 <span class="preprocessor"></span><span class="preprocessor">#define ADC_SSCTL0_D7           0x10000000  ///&lt; 8th Sample Diff Input Select</span>
<a name="l00534"></a>00534 <span class="preprocessor"></span><span class="preprocessor">#define ADC_SSCTL0_TS6          0x08000000  ///&lt; 7th Sample Temp Sensor Select</span>
<a name="l00535"></a>00535 <span class="preprocessor"></span><span class="preprocessor">#define ADC_SSCTL0_IE6          0x04000000  ///&lt; 7th Sample Interrupt Enable</span>
<a name="l00536"></a>00536 <span class="preprocessor"></span><span class="preprocessor">#define ADC_SSCTL0_END6         0x02000000  ///&lt; 7th Sample is End of Sequence</span>
<a name="l00537"></a>00537 <span class="preprocessor"></span><span class="preprocessor">#define ADC_SSCTL0_D6           0x01000000  ///&lt; 7th Sample Diff Input Select</span>
<a name="l00538"></a>00538 <span class="preprocessor"></span><span class="preprocessor">#define ADC_SSCTL0_TS5          0x00800000  ///&lt; 6th Sample Temp Sensor Select</span>
<a name="l00539"></a>00539 <span class="preprocessor"></span><span class="preprocessor">#define ADC_SSCTL0_IE5          0x00400000  ///&lt; 6th Sample Interrupt Enable</span>
<a name="l00540"></a>00540 <span class="preprocessor"></span><span class="preprocessor">#define ADC_SSCTL0_END5         0x00200000  ///&lt; 6th Sample is End of Sequence</span>
<a name="l00541"></a>00541 <span class="preprocessor"></span><span class="preprocessor">#define ADC_SSCTL0_D5           0x00100000  ///&lt; 6th Sample Diff Input Select</span>
<a name="l00542"></a>00542 <span class="preprocessor"></span><span class="preprocessor">#define ADC_SSCTL0_TS4          0x00080000  ///&lt; 5th Sample Temp Sensor Select</span>
<a name="l00543"></a>00543 <span class="preprocessor"></span><span class="preprocessor">#define ADC_SSCTL0_IE4          0x00040000  ///&lt; 5th Sample Interrupt Enable</span>
<a name="l00544"></a>00544 <span class="preprocessor"></span><span class="preprocessor">#define ADC_SSCTL0_END4         0x00020000  ///&lt; 5th Sample is End of Sequence</span>
<a name="l00545"></a>00545 <span class="preprocessor"></span><span class="preprocessor">#define ADC_SSCTL0_D4           0x00010000  ///&lt; 5th Sample Diff Input Select</span>
<a name="l00546"></a>00546 <span class="preprocessor"></span><span class="preprocessor">#define ADC_SSCTL0_TS3          0x00008000  ///&lt; 4th Sample Temp Sensor Select</span>
<a name="l00547"></a>00547 <span class="preprocessor"></span><span class="preprocessor">#define ADC_SSCTL0_IE3          0x00004000  ///&lt; 4th Sample Interrupt Enable</span>
<a name="l00548"></a>00548 <span class="preprocessor"></span><span class="preprocessor">#define ADC_SSCTL0_END3         0x00002000  ///&lt; 4th Sample is End of Sequence</span>
<a name="l00549"></a>00549 <span class="preprocessor"></span><span class="preprocessor">#define ADC_SSCTL0_D3           0x00001000  ///&lt; 4th Sample Diff Input Select</span>
<a name="l00550"></a>00550 <span class="preprocessor"></span><span class="preprocessor">#define ADC_SSCTL0_TS2          0x00000800  ///&lt; 3rd Sample Temp Sensor Select</span>
<a name="l00551"></a>00551 <span class="preprocessor"></span><span class="preprocessor">#define ADC_SSCTL0_IE2          0x00000400  ///&lt; 3rd Sample Interrupt Enable</span>
<a name="l00552"></a>00552 <span class="preprocessor"></span><span class="preprocessor">#define ADC_SSCTL0_END2         0x00000200  ///&lt; 3rd Sample is End of Sequence</span>
<a name="l00553"></a>00553 <span class="preprocessor"></span><span class="preprocessor">#define ADC_SSCTL0_D2           0x00000100  ///&lt; 3rd Sample Diff Input Select</span>
<a name="l00554"></a>00554 <span class="preprocessor"></span><span class="preprocessor">#define ADC_SSCTL0_TS1          0x00000080  ///&lt; 2nd Sample Temp Sensor Select</span>
<a name="l00555"></a>00555 <span class="preprocessor"></span><span class="preprocessor">#define ADC_SSCTL0_IE1          0x00000040  ///&lt; 2nd Sample Interrupt Enable</span>
<a name="l00556"></a>00556 <span class="preprocessor"></span><span class="preprocessor">#define ADC_SSCTL0_END1         0x00000020  ///&lt; 2nd Sample is End of Sequence</span>
<a name="l00557"></a>00557 <span class="preprocessor"></span><span class="preprocessor">#define ADC_SSCTL0_D1           0x00000010  ///&lt; 2nd Sample Diff Input Select</span>
<a name="l00558"></a>00558 <span class="preprocessor"></span><span class="preprocessor">#define ADC_SSCTL0_TS0          0x00000008  ///&lt; 1st Sample Temp Sensor Select</span>
<a name="l00559"></a>00559 <span class="preprocessor"></span><span class="preprocessor">#define ADC_SSCTL0_IE0          0x00000004  ///&lt; 1st Sample Interrupt Enable</span>
<a name="l00560"></a>00560 <span class="preprocessor"></span><span class="preprocessor">#define ADC_SSCTL0_END0         0x00000002  ///&lt; 1st Sample is End of Sequence</span>
<a name="l00561"></a>00561 <span class="preprocessor"></span><span class="preprocessor">#define ADC_SSCTL0_D0           0x00000001  ///&lt; 1st Sample Diff Input Select</span>
<a name="l00562"></a>00562 <span class="preprocessor"></span><span class="comment">/*\}*/</span>
<a name="l00563"></a>00563 
<a name="l00567"></a>00567 <span class="comment">/*\{*/</span>
<a name="l00568"></a>00568 <span class="preprocessor">#define ADC_SSFIFO0_DATA_M      0x000003FF  ///&lt; Conversion Result Data</span>
<a name="l00569"></a>00569 <span class="preprocessor"></span><span class="preprocessor">#define ADC_SSFIFO0_DATA_S      0</span>
<a name="l00570"></a>00570 <span class="preprocessor"></span><span class="comment">/*\}*/</span>
<a name="l00571"></a>00571 
<a name="l00575"></a>00575 <span class="comment">/*\{*/</span>
<a name="l00576"></a>00576 <span class="preprocessor">#define ADC_SSFSTAT0_FULL       0x00001000  ///&lt; FIFO Full</span>
<a name="l00577"></a>00577 <span class="preprocessor"></span><span class="preprocessor">#define ADC_SSFSTAT0_EMPTY      0x00000100  ///&lt; FIFO Empty</span>
<a name="l00578"></a>00578 <span class="preprocessor"></span><span class="preprocessor">#define ADC_SSFSTAT0_HPTR_M     0x000000F0  ///&lt; FIFO Head Pointer</span>
<a name="l00579"></a>00579 <span class="preprocessor"></span><span class="preprocessor">#define ADC_SSFSTAT0_TPTR_M     0x0000000F  ///&lt; FIFO Tail Pointer</span>
<a name="l00580"></a>00580 <span class="preprocessor"></span><span class="preprocessor">#define ADC_SSFSTAT0_HPTR_S     4</span>
<a name="l00581"></a>00581 <span class="preprocessor"></span><span class="preprocessor">#define ADC_SSFSTAT0_TPTR_S     0</span>
<a name="l00582"></a>00582 <span class="preprocessor"></span><span class="comment">/*\}*/</span>
<a name="l00583"></a>00583 
<a name="l00587"></a>00587 <span class="comment">/*\{*/</span>
<a name="l00588"></a><a class="code" href="lm3s__adc_8h.html#a3a1b9bac510d090144678bb20e940236">00588</a> <span class="preprocessor">#define ADC_SSMUX1_MUX3_M       0x00007000  ///&lt; 4th Sample Input Select</span>
<a name="l00589"></a><a class="code" href="lm3s__adc_8h.html#a1c4bd27ffaf3acf0f38e381d0b06e214">00589</a> <span class="preprocessor"></span><span class="preprocessor">#define ADC_SSMUX1_MUX2_M       0x00000700  ///&lt; 3rd Sample Input Select</span>
<a name="l00590"></a><a class="code" href="lm3s__adc_8h.html#a1b44de3d0caede93ed6f159f4e57353b">00590</a> <span class="preprocessor"></span><span class="preprocessor">#define ADC_SSMUX1_MUX1_M       0x00000070  ///&lt; 2nd Sample Input Select</span>
<a name="l00591"></a><a class="code" href="lm3s__adc_8h.html#a7e76cfd92c97ebb0660114372092579a">00591</a> <span class="preprocessor"></span><span class="preprocessor">#define ADC_SSMUX1_MUX0_M       0x00000007  ///&lt; 1st Sample Input Select</span>
<a name="l00592"></a><a class="code" href="lm3s__adc_8h.html#a69364f40ea45f064a70d71043dbe06b1">00592</a> <span class="preprocessor"></span><span class="preprocessor">#define ADC_SSMUX1_MUX3_S       12</span>
<a name="l00593"></a><a class="code" href="lm3s__adc_8h.html#a20ed0cd48d240c542501f12515638df1">00593</a> <span class="preprocessor"></span><span class="preprocessor">#define ADC_SSMUX1_MUX2_S       8</span>
<a name="l00594"></a><a class="code" href="lm3s__adc_8h.html#afba504cd18083139adf63ae1345a7b2f">00594</a> <span class="preprocessor"></span><span class="preprocessor">#define ADC_SSMUX1_MUX1_S       4</span>
<a name="l00595"></a><a class="code" href="lm3s__adc_8h.html#a0a937e2e42767a3054cd80e4bb75c4cf">00595</a> <span class="preprocessor"></span><span class="preprocessor">#define ADC_SSMUX1_MUX0_S       0</span>
<a name="l00596"></a>00596 <span class="preprocessor"></span><span class="comment">/*\}*/</span>
<a name="l00597"></a>00597 
<a name="l00601"></a>00601 <span class="comment">/*\{*/</span>
<a name="l00602"></a>00602 <span class="preprocessor">#define ADC_SSCTL1_TS3          0x00008000  ///&lt; 4th Sample Temp Sensor Select</span>
<a name="l00603"></a>00603 <span class="preprocessor"></span><span class="preprocessor">#define ADC_SSCTL1_IE3          0x00004000  ///&lt; 4th Sample Interrupt Enable</span>
<a name="l00604"></a>00604 <span class="preprocessor"></span><span class="preprocessor">#define ADC_SSCTL1_END3         0x00002000  ///&lt; 4th Sample is End of Sequence</span>
<a name="l00605"></a>00605 <span class="preprocessor"></span><span class="preprocessor">#define ADC_SSCTL1_D3           0x00001000  ///&lt; 4th Sample Diff Input Select</span>
<a name="l00606"></a>00606 <span class="preprocessor"></span><span class="preprocessor">#define ADC_SSCTL1_TS2          0x00000800  ///&lt; 3rd Sample Temp Sensor Select</span>
<a name="l00607"></a>00607 <span class="preprocessor"></span><span class="preprocessor">#define ADC_SSCTL1_IE2          0x00000400  ///&lt; 3rd Sample Interrupt Enable</span>
<a name="l00608"></a>00608 <span class="preprocessor"></span><span class="preprocessor">#define ADC_SSCTL1_END2         0x00000200  ///&lt; 3rd Sample is End of Sequence</span>
<a name="l00609"></a>00609 <span class="preprocessor"></span><span class="preprocessor">#define ADC_SSCTL1_D2           0x00000100  ///&lt; 3rd Sample Diff Input Select</span>
<a name="l00610"></a>00610 <span class="preprocessor"></span><span class="preprocessor">#define ADC_SSCTL1_TS1          0x00000080  ///&lt; 2nd Sample Temp Sensor Select</span>
<a name="l00611"></a>00611 <span class="preprocessor"></span><span class="preprocessor">#define ADC_SSCTL1_IE1          0x00000040  ///&lt; 2nd Sample Interrupt Enable</span>
<a name="l00612"></a>00612 <span class="preprocessor"></span><span class="preprocessor">#define ADC_SSCTL1_END1         0x00000020  ///&lt; 2nd Sample is End of Sequence</span>
<a name="l00613"></a>00613 <span class="preprocessor"></span><span class="preprocessor">#define ADC_SSCTL1_D1           0x00000010  ///&lt; 2nd Sample Diff Input Select</span>
<a name="l00614"></a>00614 <span class="preprocessor"></span><span class="preprocessor">#define ADC_SSCTL1_TS0          0x00000008  ///&lt; 1st Sample Temp Sensor Select</span>
<a name="l00615"></a>00615 <span class="preprocessor"></span><span class="preprocessor">#define ADC_SSCTL1_IE0          0x00000004  ///&lt; 1st Sample Interrupt Enable</span>
<a name="l00616"></a>00616 <span class="preprocessor"></span><span class="preprocessor">#define ADC_SSCTL1_END0         0x00000002  ///&lt; 1st Sample is End of Sequence</span>
<a name="l00617"></a>00617 <span class="preprocessor"></span><span class="preprocessor">#define ADC_SSCTL1_D0           0x00000001  ///&lt; 1st Sample Diff Input Select</span>
<a name="l00618"></a>00618 <span class="preprocessor"></span><span class="comment">/*\}*/</span>
<a name="l00619"></a>00619 
<a name="l00623"></a>00623 <span class="comment">/*\{*/</span>
<a name="l00624"></a>00624 <span class="preprocessor">#define ADC_SSFIFO1_DATA_M      0x000003FF  ///&lt; Conversion Result Data</span>
<a name="l00625"></a>00625 <span class="preprocessor"></span><span class="preprocessor">#define ADC_SSFIFO1_DATA_S      0</span>
<a name="l00626"></a>00626 <span class="preprocessor"></span><span class="comment">/*\}*/</span>
<a name="l00627"></a>00627 
<a name="l00631"></a>00631 <span class="comment">/*\{*/</span>
<a name="l00632"></a>00632 <span class="preprocessor">#define ADC_SSFSTAT1_FULL       0x00001000  ///&lt; FIFO Full</span>
<a name="l00633"></a>00633 <span class="preprocessor"></span><span class="preprocessor">#define ADC_SSFSTAT1_EMPTY      0x00000100  ///&lt; FIFO Empty</span>
<a name="l00634"></a>00634 <span class="preprocessor"></span><span class="preprocessor">#define ADC_SSFSTAT1_HPTR_M     0x000000F0  ///&lt; FIFO Head Pointer</span>
<a name="l00635"></a>00635 <span class="preprocessor"></span><span class="preprocessor">#define ADC_SSFSTAT1_TPTR_M     0x0000000F  ///&lt; FIFO Tail Pointer</span>
<a name="l00636"></a>00636 <span class="preprocessor"></span><span class="preprocessor">#define ADC_SSFSTAT1_HPTR_S     4</span>
<a name="l00637"></a>00637 <span class="preprocessor"></span><span class="preprocessor">#define ADC_SSFSTAT1_TPTR_S     0</span>
<a name="l00638"></a>00638 <span class="preprocessor"></span><span class="comment">/*\}*/</span>
<a name="l00639"></a>00639 
<a name="l00640"></a>00640 
<a name="l00644"></a>00644 <span class="comment">/*\{*/</span>
<a name="l00645"></a>00645 <span class="preprocessor">#define ADC_SSCTL2_TS3          0x00008000  ///&lt; 4th Sample Temp Sensor Select</span>
<a name="l00646"></a>00646 <span class="preprocessor"></span><span class="preprocessor">#define ADC_SSCTL2_IE3          0x00004000  ///&lt; 4th Sample Interrupt Enable</span>
<a name="l00647"></a>00647 <span class="preprocessor"></span><span class="preprocessor">#define ADC_SSCTL2_END3         0x00002000  ///&lt; 4th Sample is End of Sequence</span>
<a name="l00648"></a>00648 <span class="preprocessor"></span><span class="preprocessor">#define ADC_SSCTL2_D3           0x00001000  ///&lt; 4th Sample Diff Input Select</span>
<a name="l00649"></a>00649 <span class="preprocessor"></span><span class="preprocessor">#define ADC_SSCTL2_TS2          0x00000800  ///&lt; 3rd Sample Temp Sensor Select</span>
<a name="l00650"></a>00650 <span class="preprocessor"></span><span class="preprocessor">#define ADC_SSCTL2_IE2          0x00000400  ///&lt; 3rd Sample Interrupt Enable</span>
<a name="l00651"></a>00651 <span class="preprocessor"></span><span class="preprocessor">#define ADC_SSCTL2_END2         0x00000200  ///&lt; 3rd Sample is End of Sequence</span>
<a name="l00652"></a>00652 <span class="preprocessor"></span><span class="preprocessor">#define ADC_SSCTL2_D2           0x00000100  ///&lt; 3rd Sample Diff Input Select</span>
<a name="l00653"></a>00653 <span class="preprocessor"></span><span class="preprocessor">#define ADC_SSCTL2_TS1          0x00000080  ///&lt; 2nd Sample Temp Sensor Select</span>
<a name="l00654"></a>00654 <span class="preprocessor"></span><span class="preprocessor">#define ADC_SSCTL2_IE1          0x00000040  ///&lt; 2nd Sample Interrupt Enable</span>
<a name="l00655"></a>00655 <span class="preprocessor"></span><span class="preprocessor">#define ADC_SSCTL2_END1         0x00000020  ///&lt; 2nd Sample is End of Sequence</span>
<a name="l00656"></a>00656 <span class="preprocessor"></span><span class="preprocessor">#define ADC_SSCTL2_D1           0x00000010  ///&lt; 2nd Sample Diff Input Select</span>
<a name="l00657"></a>00657 <span class="preprocessor"></span><span class="preprocessor">#define ADC_SSCTL2_TS0          0x00000008  ///&lt; 1st Sample Temp Sensor Select</span>
<a name="l00658"></a>00658 <span class="preprocessor"></span><span class="preprocessor">#define ADC_SSCTL2_IE0          0x00000004  ///&lt; 1st Sample Interrupt Enable</span>
<a name="l00659"></a>00659 <span class="preprocessor"></span><span class="preprocessor">#define ADC_SSCTL2_END0         0x00000002  ///&lt; 1st Sample is End of Sequence</span>
<a name="l00660"></a>00660 <span class="preprocessor"></span><span class="preprocessor">#define ADC_SSCTL2_D0           0x00000001  ///&lt; 1st Sample Diff Input Select</span>
<a name="l00661"></a>00661 <span class="preprocessor"></span><span class="comment">/*\}*/</span>
<a name="l00662"></a>00662 
<a name="l00666"></a>00666 <span class="comment">/*\{*/</span>
<a name="l00667"></a>00667 <span class="preprocessor">#define ADC_SSFIFO2_DATA_M      0x000003FF  ///&lt; Conversion Result Data</span>
<a name="l00668"></a>00668 <span class="preprocessor"></span><span class="preprocessor">#define ADC_SSFIFO2_DATA_S      0</span>
<a name="l00669"></a>00669 <span class="preprocessor"></span><span class="comment">/*\}*/</span>
<a name="l00670"></a>00670 
<a name="l00674"></a>00674 <span class="comment">/*\{*/</span>
<a name="l00675"></a>00675 <span class="preprocessor">#define ADC_SSFSTAT2_FULL       0x00001000  ///&lt; FIFO Full</span>
<a name="l00676"></a>00676 <span class="preprocessor"></span><span class="preprocessor">#define ADC_SSFSTAT2_EMPTY      0x00000100  ///&lt; FIFO Empty</span>
<a name="l00677"></a>00677 <span class="preprocessor"></span><span class="preprocessor">#define ADC_SSFSTAT2_HPTR_M     0x000000F0  ///&lt; FIFO Head Pointer</span>
<a name="l00678"></a>00678 <span class="preprocessor"></span><span class="preprocessor">#define ADC_SSFSTAT2_TPTR_M     0x0000000F  ///&lt; FIFO Tail Pointer</span>
<a name="l00679"></a>00679 <span class="preprocessor"></span><span class="preprocessor">#define ADC_SSFSTAT2_HPTR_S     4</span>
<a name="l00680"></a>00680 <span class="preprocessor"></span><span class="preprocessor">#define ADC_SSFSTAT2_TPTR_S     0</span>
<a name="l00681"></a>00681 <span class="preprocessor"></span><span class="comment">/*\}*/</span>
<a name="l00682"></a>00682 
<a name="l00686"></a>00686 <span class="comment">/*\{*/</span>
<a name="l00687"></a>00687 <span class="preprocessor">#define ADC_SSCTL3_TS0          0x00000008  ///&lt; 1st Sample Temp Sensor Select</span>
<a name="l00688"></a>00688 <span class="preprocessor"></span><span class="preprocessor">#define ADC_SSCTL3_IE0          0x00000004  ///&lt; 1st Sample Interrupt Enable</span>
<a name="l00689"></a>00689 <span class="preprocessor"></span><span class="preprocessor">#define ADC_SSCTL3_END0         0x00000002  ///&lt; 1st Sample is End of Sequence</span>
<a name="l00690"></a>00690 <span class="preprocessor"></span><span class="preprocessor">#define ADC_SSCTL3_D0           0x00000001  ///&lt; 1st Sample Diff Input Select</span>
<a name="l00691"></a>00691 <span class="preprocessor"></span><span class="comment">/*\}*/</span>
<a name="l00692"></a>00692 
<a name="l00696"></a>00696 <span class="comment">/*\{*/</span>
<a name="l00697"></a>00697 <span class="preprocessor">#define ADC_SSFIFO3_DATA_M      0x000003FF  ///&lt; Conversion Result Data</span>
<a name="l00698"></a>00698 <span class="preprocessor"></span><span class="preprocessor">#define ADC_SSFIFO3_DATA_S      0</span>
<a name="l00699"></a>00699 <span class="preprocessor"></span><span class="comment">/*\}*/</span>
<a name="l00700"></a>00700 
<a name="l00704"></a>00704 <span class="comment">/*\{*/</span>
<a name="l00705"></a>00705 <span class="preprocessor">#define ADC_SSFSTAT3_FULL       0x00001000  ///&lt; FIFO Full</span>
<a name="l00706"></a>00706 <span class="preprocessor"></span><span class="preprocessor">#define ADC_SSFSTAT3_EMPTY      0x00000100  ///&lt; FIFO Empty</span>
<a name="l00707"></a>00707 <span class="preprocessor"></span><span class="preprocessor">#define ADC_SSFSTAT3_HPTR_M     0x000000F0  ///&lt; FIFO Head Pointer</span>
<a name="l00708"></a>00708 <span class="preprocessor"></span><span class="preprocessor">#define ADC_SSFSTAT3_TPTR_M     0x0000000F  ///&lt; FIFO Tail Pointer</span>
<a name="l00709"></a>00709 <span class="preprocessor"></span><span class="preprocessor">#define ADC_SSFSTAT3_HPTR_S     4</span>
<a name="l00710"></a>00710 <span class="preprocessor"></span><span class="preprocessor">#define ADC_SSFSTAT3_TPTR_S     0</span>
<a name="l00711"></a>00711 <span class="preprocessor"></span><span class="comment">/*\}*/</span>
<a name="l00712"></a>00712 
<a name="l00716"></a>00716 <span class="comment">/*\{*/</span>
<a name="l00717"></a>00717 <span class="preprocessor">#define ADC_TMLB_LB             0x00000001  ///&lt; Loopback Mode Enable</span>
<a name="l00718"></a>00718 <span class="preprocessor"></span><span class="comment">/*\}*/</span>
<a name="l00719"></a>00719 
<a name="l00724"></a>00724 <span class="comment">/*\{*/</span>
<a name="l00725"></a>00725 <span class="preprocessor">#define ADC_SSFIFO_TMLB_CNT_M   0x000003C0  ///&lt; Continuous Sample Counter</span>
<a name="l00726"></a>00726 <span class="preprocessor"></span><span class="preprocessor">#define ADC_SSFIFO_TMLB_CONT    0x00000020  ///&lt; Continuation Sample Indicator</span>
<a name="l00727"></a>00727 <span class="preprocessor"></span><span class="preprocessor">#define ADC_SSFIFO_TMLB_DIFF    0x00000010  ///&lt; Differential Sample Indicator</span>
<a name="l00728"></a>00728 <span class="preprocessor"></span><span class="preprocessor">#define ADC_SSFIFO_TMLB_TS      0x00000008  ///&lt; Temp Sensor Sample Indicator</span>
<a name="l00729"></a>00729 <span class="preprocessor"></span><span class="preprocessor">#define ADC_SSFIFO_TMLB_MUX_M   0x00000007  ///&lt; Analog Input Indicator</span>
<a name="l00730"></a>00730 <span class="preprocessor"></span><span class="preprocessor">#define ADC_SSFIFO_TMLB_CNT_S   6           ///&lt; Sample counter shift</span>
<a name="l00731"></a>00731 <span class="preprocessor"></span><span class="preprocessor">#define ADC_SSFIFO_TMLB_MUX_S   0           ///&lt; Input channel number shift</span>
<a name="l00732"></a>00732 <span class="preprocessor"></span><span class="comment">/*\}*/</span>
<a name="l00733"></a>00733 
<a name="l00734"></a>00734 
<a name="l00735"></a>00735 <span class="comment">/*</span>
<a name="l00736"></a>00736 <span class="comment"> * The following are defines for the bit fields in the ADC_O_SSMUX0 register.</span>
<a name="l00737"></a>00737 <span class="comment"> */</span>
<a name="l00738"></a><a class="code" href="lm3s__adc_8h.html#a1f5bc723a93c1b3e20258f31bdb117f4">00738</a> <span class="preprocessor">#define ADC_SSMUX0_MUX7_S       28</span>
<a name="l00739"></a><a class="code" href="lm3s__adc_8h.html#a206bd9755b5dc2a8d988afb8f75fe2b5">00739</a> <span class="preprocessor"></span><span class="preprocessor">#define ADC_SSMUX0_MUX6_S       24</span>
<a name="l00740"></a><a class="code" href="lm3s__adc_8h.html#ad2e3f1bbb31f10df034580ae43939d05">00740</a> <span class="preprocessor"></span><span class="preprocessor">#define ADC_SSMUX0_MUX5_S       20</span>
<a name="l00741"></a><a class="code" href="lm3s__adc_8h.html#adcd46e2e0c2de7071abe38082504a7ad">00741</a> <span class="preprocessor"></span><span class="preprocessor">#define ADC_SSMUX0_MUX4_S       16</span>
<a name="l00742"></a><a class="code" href="lm3s__adc_8h.html#a303a731d0b329c57776805a39800de9a">00742</a> <span class="preprocessor"></span><span class="preprocessor">#define ADC_SSMUX0_MUX3_S       12</span>
<a name="l00743"></a><a class="code" href="lm3s__adc_8h.html#aa4ac8d645068cad7e8bd4993be0da1f5">00743</a> <span class="preprocessor"></span><span class="preprocessor">#define ADC_SSMUX0_MUX2_S       8</span>
<a name="l00744"></a><a class="code" href="lm3s__adc_8h.html#aac733de19d114c0b87ff75ec4bad5ab5">00744</a> <span class="preprocessor"></span><span class="preprocessor">#define ADC_SSMUX0_MUX1_S       4</span>
<a name="l00745"></a><a class="code" href="lm3s__adc_8h.html#af5327ca2e0a574e94b8c8231ffea71fc">00745</a> <span class="preprocessor"></span><span class="preprocessor">#define ADC_SSMUX0_MUX0_S       0</span>
<a name="l00746"></a>00746 <span class="preprocessor"></span>
<a name="l00747"></a>00747 
<a name="l00748"></a>00748 <span class="comment">/*</span>
<a name="l00749"></a>00749 <span class="comment"> * The following are defines for the bit fields in the ADC_O_SSCTL0 register.</span>
<a name="l00750"></a>00750 <span class="comment"> */</span>
<a name="l00751"></a><a class="code" href="lm3s__adc_8h.html#a8d7a44ed2a0e24aade4d02bdf379fbd3">00751</a> <span class="preprocessor">#define ADC_SSCTL0_TS7          0x80000000  ///&lt; 8th Sample Temp Sensor Select</span>
<a name="l00752"></a><a class="code" href="lm3s__adc_8h.html#a56c7fffc5a5f159ffbe4dcb6c35714b3">00752</a> <span class="preprocessor"></span><span class="preprocessor">#define ADC_SSCTL0_IE7          0x40000000  ///&lt; 8th Sample Interrupt Enable</span>
<a name="l00753"></a><a class="code" href="lm3s__adc_8h.html#a12bc8a888ac6df1db9afc8c362c4edd0">00753</a> <span class="preprocessor"></span><span class="preprocessor">#define ADC_SSCTL0_END7         0x20000000  ///&lt; 8th Sample is End of Sequence</span>
<a name="l00754"></a><a class="code" href="lm3s__adc_8h.html#ad2d09ef05570cf1ea89ca036a663c026">00754</a> <span class="preprocessor"></span><span class="preprocessor">#define ADC_SSCTL0_D7           0x10000000  ///&lt; 8th Sample Diff Input Select</span>
<a name="l00755"></a><a class="code" href="lm3s__adc_8h.html#a66b0afdc851946b3bae3eb71e4e928e0">00755</a> <span class="preprocessor"></span><span class="preprocessor">#define ADC_SSCTL0_TS6          0x08000000  ///&lt; 7th Sample Temp Sensor Select</span>
<a name="l00756"></a><a class="code" href="lm3s__adc_8h.html#afce1cf093a5b0aab39e0e27a912b89f0">00756</a> <span class="preprocessor"></span><span class="preprocessor">#define ADC_SSCTL0_IE6          0x04000000  ///&lt; 7th Sample Interrupt Enable</span>
<a name="l00757"></a><a class="code" href="lm3s__adc_8h.html#a00d6e1c95b7a891622b0256013748e45">00757</a> <span class="preprocessor"></span><span class="preprocessor">#define ADC_SSCTL0_END6         0x02000000  ///&lt; 7th Sample is End of Sequence</span>
<a name="l00758"></a><a class="code" href="lm3s__adc_8h.html#ad60df449dd4ae54eae1de79f2c9a7420">00758</a> <span class="preprocessor"></span><span class="preprocessor">#define ADC_SSCTL0_D6           0x01000000  ///&lt; 7th Sample Diff Input Select</span>
<a name="l00759"></a><a class="code" href="lm3s__adc_8h.html#a78bfd86b2fc88c9af201c79b07418f66">00759</a> <span class="preprocessor"></span><span class="preprocessor">#define ADC_SSCTL0_TS5          0x00800000  ///&lt; 6th Sample Temp Sensor Select</span>
<a name="l00760"></a><a class="code" href="lm3s__adc_8h.html#a6044ac87721cfc7e42e5c4c0df250685">00760</a> <span class="preprocessor"></span><span class="preprocessor">#define ADC_SSCTL0_IE5          0x00400000  ///&lt; 6th Sample Interrupt Enable</span>
<a name="l00761"></a><a class="code" href="lm3s__adc_8h.html#ae8051a2c0d825e318c96a11858a3ae42">00761</a> <span class="preprocessor"></span><span class="preprocessor">#define ADC_SSCTL0_END5         0x00200000  ///&lt; 6th Sample is End of Sequence</span>
<a name="l00762"></a><a class="code" href="lm3s__adc_8h.html#ad7b497721b83d013facbc6e1b335a0ff">00762</a> <span class="preprocessor"></span><span class="preprocessor">#define ADC_SSCTL0_D5           0x00100000  ///&lt; 6th Sample Diff Input Select</span>
<a name="l00763"></a><a class="code" href="lm3s__adc_8h.html#aea6d63aa936d853e568d65e6710b59f7">00763</a> <span class="preprocessor"></span><span class="preprocessor">#define ADC_SSCTL0_TS4          0x00080000  ///&lt; 5th Sample Temp Sensor Select</span>
<a name="l00764"></a><a class="code" href="lm3s__adc_8h.html#a9e9e7619d052107e0cf2d2ac73d8aa3b">00764</a> <span class="preprocessor"></span><span class="preprocessor">#define ADC_SSCTL0_IE4          0x00040000  ///&lt; 5th Sample Interrupt Enable</span>
<a name="l00765"></a><a class="code" href="lm3s__adc_8h.html#a1c2793fdfd3eb06b3006cebab2af23f6">00765</a> <span class="preprocessor"></span><span class="preprocessor">#define ADC_SSCTL0_END4         0x00020000  ///&lt; 5th Sample is End of Sequence</span>
<a name="l00766"></a><a class="code" href="lm3s__adc_8h.html#a4b195ec02bc19de8c4a66f827f013d8b">00766</a> <span class="preprocessor"></span><span class="preprocessor">#define ADC_SSCTL0_D4           0x00010000  ///&lt; 5th Sample Diff Input Select</span>
<a name="l00767"></a><a class="code" href="lm3s__adc_8h.html#ab8ad4fcdffcf1ed1fcc5136d186b9996">00767</a> <span class="preprocessor"></span><span class="preprocessor">#define ADC_SSCTL0_TS3          0x00008000  ///&lt; 4th Sample Temp Sensor Select</span>
<a name="l00768"></a><a class="code" href="lm3s__adc_8h.html#a047c7b4c13ce73646195a77918bfa569">00768</a> <span class="preprocessor"></span><span class="preprocessor">#define ADC_SSCTL0_IE3          0x00004000  ///&lt; 4th Sample Interrupt Enable</span>
<a name="l00769"></a><a class="code" href="lm3s__adc_8h.html#a3fde483d5087ce5a36de436b1bec6f92">00769</a> <span class="preprocessor"></span><span class="preprocessor">#define ADC_SSCTL0_END3         0x00002000  ///&lt; 4th Sample is End of Sequence</span>
<a name="l00770"></a><a class="code" href="lm3s__adc_8h.html#ac6ba28620e3edfa4cdbe5d0a8df084a6">00770</a> <span class="preprocessor"></span><span class="preprocessor">#define ADC_SSCTL0_D3           0x00001000  ///&lt; 4th Sample Diff Input Select</span>
<a name="l00771"></a><a class="code" href="lm3s__adc_8h.html#a3aeaf3712576d6a8f155f37184aa279a">00771</a> <span class="preprocessor"></span><span class="preprocessor">#define ADC_SSCTL0_TS2          0x00000800  ///&lt; 3rd Sample Temp Sensor Select</span>
<a name="l00772"></a><a class="code" href="lm3s__adc_8h.html#aefe886822e091d99c579ef1aad5c4109">00772</a> <span class="preprocessor"></span><span class="preprocessor">#define ADC_SSCTL0_IE2          0x00000400  ///&lt; 3rd Sample Interrupt Enable</span>
<a name="l00773"></a><a class="code" href="lm3s__adc_8h.html#a5ea3ebc699ff6e161404e86f33650310">00773</a> <span class="preprocessor"></span><span class="preprocessor">#define ADC_SSCTL0_END2         0x00000200  ///&lt; 3rd Sample is End of Sequence</span>
<a name="l00774"></a><a class="code" href="lm3s__adc_8h.html#a5fe84469d1d749196d7159f6d8a3a6f8">00774</a> <span class="preprocessor"></span><span class="preprocessor">#define ADC_SSCTL0_D2           0x00000100  ///&lt; 3rd Sample Diff Input Select</span>
<a name="l00775"></a><a class="code" href="lm3s__adc_8h.html#a99000d1eacbf6af4894bd5da5001e1a2">00775</a> <span class="preprocessor"></span><span class="preprocessor">#define ADC_SSCTL0_TS1          0x00000080  ///&lt; 2nd Sample Temp Sensor Select</span>
<a name="l00776"></a><a class="code" href="lm3s__adc_8h.html#ae045fe133c3bc4b97f0f9516eb5cf45d">00776</a> <span class="preprocessor"></span><span class="preprocessor">#define ADC_SSCTL0_IE1          0x00000040  ///&lt; 2nd Sample Interrupt Enable</span>
<a name="l00777"></a><a class="code" href="lm3s__adc_8h.html#a91d63d8adaf350b333e74b88a57ef5df">00777</a> <span class="preprocessor"></span><span class="preprocessor">#define ADC_SSCTL0_END1         0x00000020  ///&lt; 2nd Sample is End of Sequence</span>
<a name="l00778"></a><a class="code" href="lm3s__adc_8h.html#aabbd75fa28b51463fb078507dc18e0d2">00778</a> <span class="preprocessor"></span><span class="preprocessor">#define ADC_SSCTL0_D1           0x00000010  ///&lt; 2nd Sample Diff Input Select</span>
<a name="l00779"></a><a class="code" href="lm3s__adc_8h.html#ab12ef696a3c19b9ab3a9423301dafb9a">00779</a> <span class="preprocessor"></span><span class="preprocessor">#define ADC_SSCTL0_TS0          0x00000008  ///&lt; 1st Sample Temp Sensor Select</span>
<a name="l00780"></a><a class="code" href="lm3s__adc_8h.html#ad731d642439c71512017618c628d8109">00780</a> <span class="preprocessor"></span><span class="preprocessor">#define ADC_SSCTL0_IE0          0x00000004  ///&lt; 1st Sample Interrupt Enable</span>
<a name="l00781"></a><a class="code" href="lm3s__adc_8h.html#a3338e9775ca333a5edbd3c937068923f">00781</a> <span class="preprocessor"></span><span class="preprocessor">#define ADC_SSCTL0_END0         0x00000002  ///&lt; 1st Sample is End of Sequence</span>
<a name="l00782"></a><a class="code" href="lm3s__adc_8h.html#a0d8cbddf7ca114feff450e2e608274d0">00782</a> <span class="preprocessor"></span><span class="preprocessor">#define ADC_SSCTL0_D0           0x00000001  ///&lt; 1st Sample Diff Input Select</span>
<a name="l00783"></a>00783 <span class="preprocessor"></span>
<a name="l00784"></a>00784 
<a name="l00785"></a>00785 <span class="comment">/*</span>
<a name="l00786"></a>00786 <span class="comment"> * The following are defines for the bit fields in the ADC_O_SSFIFO0 register.</span>
<a name="l00787"></a>00787 <span class="comment"> */</span>
<a name="l00788"></a><a class="code" href="lm3s__adc_8h.html#a1deee13435e2ce4cb4b46c8475cccacb">00788</a> <span class="preprocessor">#define ADC_SSFIFO0_DATA_M      0x000003FF  ///&lt; Conversion Result Data</span>
<a name="l00789"></a><a class="code" href="lm3s__adc_8h.html#a2f5088b0e35a21674fad854b03ed7375">00789</a> <span class="preprocessor"></span><span class="preprocessor">#define ADC_SSFIFO0_DATA_S      0</span>
<a name="l00790"></a>00790 <span class="preprocessor"></span>
<a name="l00791"></a>00791 
<a name="l00792"></a>00792 <span class="comment">/*</span>
<a name="l00793"></a>00793 <span class="comment"> * The following are defines for the bit fields in the ADC_O_SSFSTAT0 register.</span>
<a name="l00794"></a>00794 <span class="comment"> */</span>
<a name="l00795"></a><a class="code" href="lm3s__adc_8h.html#afecffae70830598db958ccb3b579f885">00795</a> <span class="preprocessor">#define ADC_SSFSTAT0_FULL       0x00001000  ///&lt; FIFO Full</span>
<a name="l00796"></a><a class="code" href="lm3s__adc_8h.html#a8d07bcdcf16578e87bcd25d6beb8b8c2">00796</a> <span class="preprocessor"></span><span class="preprocessor">#define ADC_SSFSTAT0_EMPTY      0x00000100  ///&lt; FIFO Empty</span>
<a name="l00797"></a><a class="code" href="lm3s__adc_8h.html#a26e6af061835fa082ceb94545577280e">00797</a> <span class="preprocessor"></span><span class="preprocessor">#define ADC_SSFSTAT0_HPTR_M     0x000000F0  ///&lt; FIFO Head Pointer</span>
<a name="l00798"></a><a class="code" href="lm3s__adc_8h.html#a950e30289f1bf5e6d939b1b2f1df0b8c">00798</a> <span class="preprocessor"></span><span class="preprocessor">#define ADC_SSFSTAT0_TPTR_M     0x0000000F  ///&lt; FIFO Tail Pointer</span>
<a name="l00799"></a><a class="code" href="lm3s__adc_8h.html#ae5a8b02f521b0efa8892e3ad52eb619e">00799</a> <span class="preprocessor"></span><span class="preprocessor">#define ADC_SSFSTAT0_HPTR_S     4</span>
<a name="l00800"></a><a class="code" href="lm3s__adc_8h.html#a0e7f1783fadd2cc81d12073c7dfb41bb">00800</a> <span class="preprocessor"></span><span class="preprocessor">#define ADC_SSFSTAT0_TPTR_S     0</span>
<a name="l00801"></a>00801 <span class="preprocessor"></span>
<a name="l00802"></a>00802 
<a name="l00803"></a>00803 <span class="comment">/*</span>
<a name="l00804"></a>00804 <span class="comment"> * The following are defines for the bit fields in the ADC_O_SSOP0 register.</span>
<a name="l00805"></a>00805 <span class="comment"> */</span>
<a name="l00806"></a><a class="code" href="lm3s__adc_8h.html#a11a760f0368374291d55cbdf75a9d54b">00806</a> <span class="preprocessor">#define ADC_SSOP0_S7DCOP        0x10000000  ///&lt; Sample 7 Digital Comparator</span>
<a name="l00807"></a>00807 <span class="preprocessor"></span>
<a name="l00808"></a><a class="code" href="lm3s__adc_8h.html#a193372ac552dac83c493040f82584f6c">00808</a> <span class="preprocessor">#define ADC_SSOP0_S6DCOP        0x01000000  ///&lt; Sample 6 Digital Comparator</span>
<a name="l00809"></a>00809 <span class="preprocessor"></span>
<a name="l00810"></a><a class="code" href="lm3s__adc_8h.html#a7f089de38811c8a7dd5186b409ca9662">00810</a> <span class="preprocessor">#define ADC_SSOP0_S5DCOP        0x00100000  ///&lt; Sample 5 Digital Comparator</span>
<a name="l00811"></a>00811 <span class="preprocessor"></span>
<a name="l00812"></a><a class="code" href="lm3s__adc_8h.html#ae414da1a6370f463501f2dbdf751c6c0">00812</a> <span class="preprocessor">#define ADC_SSOP0_S4DCOP        0x00010000  ///&lt; Sample 4 Digital Comparator</span>
<a name="l00813"></a>00813 <span class="preprocessor"></span>
<a name="l00814"></a><a class="code" href="lm3s__adc_8h.html#a6bad84457c43a9eadeb94ed30ba64013">00814</a> <span class="preprocessor">#define ADC_SSOP0_S3DCOP        0x00001000  ///&lt; Sample 3 Digital Comparator</span>
<a name="l00815"></a>00815 <span class="preprocessor"></span>
<a name="l00816"></a><a class="code" href="lm3s__adc_8h.html#a6433c36dbe5005888fcb1bf4fc89b9cf">00816</a> <span class="preprocessor">#define ADC_SSOP0_S2DCOP        0x00000100  ///&lt; Sample 2 Digital Comparator</span>
<a name="l00817"></a>00817 <span class="preprocessor"></span>
<a name="l00818"></a><a class="code" href="lm3s__adc_8h.html#a8e1b3788e1bf00f1bedbdd2022c5d74e">00818</a> <span class="preprocessor">#define ADC_SSOP0_S1DCOP        0x00000010  ///&lt; Sample 1 Digital Comparator</span>
<a name="l00819"></a>00819 <span class="preprocessor"></span>
<a name="l00820"></a><a class="code" href="lm3s__adc_8h.html#a96b9db40fa9bbc22ff1079d05d4abc30">00820</a> <span class="preprocessor">#define ADC_SSOP0_S0DCOP        0x00000001  ///&lt; Sample 0 Digital Comparator</span>
<a name="l00821"></a>00821 <span class="preprocessor"></span>
<a name="l00822"></a>00822 
<a name="l00823"></a>00823 
<a name="l00824"></a>00824 <span class="comment">/*</span>
<a name="l00825"></a>00825 <span class="comment"> * The following are defines for the bit fields in the ADC_O_SSDC0 register.</span>
<a name="l00826"></a>00826 <span class="comment"> */</span>
<a name="l00827"></a><a class="code" href="lm3s__adc_8h.html#a9331b1a7d5a51d962d076b58296c3054">00827</a> <span class="preprocessor">#define ADC_SSDC0_S7DCSEL_M     0xF0000000  ///&lt; Sample 7 Digital Comparator</span>
<a name="l00828"></a>00828 <span class="preprocessor"></span>
<a name="l00829"></a><a class="code" href="lm3s__adc_8h.html#ad133a3b198bf0fe90221bcd95b5905d2">00829</a> <span class="preprocessor">#define ADC_SSDC0_S6DCSEL_M     0x0F000000  ///&lt; Sample 6 Digital Comparator</span>
<a name="l00830"></a>00830 <span class="preprocessor"></span>
<a name="l00831"></a><a class="code" href="lm3s__adc_8h.html#a13c145bc042c643f9aa341b85a1e17f3">00831</a> <span class="preprocessor">#define ADC_SSDC0_S5DCSEL_M     0x00F00000  ///&lt; Sample 5 Digital Comparator</span>
<a name="l00832"></a>00832 <span class="preprocessor"></span>
<a name="l00833"></a><a class="code" href="lm3s__adc_8h.html#a87d2d12cc89aa009e6d641b2f90229c2">00833</a> <span class="preprocessor">#define ADC_SSDC0_S4DCSEL_M     0x000F0000  ///&lt; Sample 4 Digital Comparator</span>
<a name="l00834"></a>00834 <span class="preprocessor"></span>
<a name="l00835"></a><a class="code" href="lm3s__adc_8h.html#a9517138c20741ffb79f0995e5e532bd5">00835</a> <span class="preprocessor">#define ADC_SSDC0_S3DCSEL_M     0x0000F000  ///&lt; Sample 3 Digital Comparator</span>
<a name="l00836"></a>00836 <span class="preprocessor"></span>
<a name="l00837"></a><a class="code" href="lm3s__adc_8h.html#a71f8fdb401a0efea88a01ddcd19987a6">00837</a> <span class="preprocessor">#define ADC_SSDC0_S2DCSEL_M     0x00000F00  ///&lt; Sample 2 Digital Comparator</span>
<a name="l00838"></a>00838 <span class="preprocessor"></span>
<a name="l00839"></a><a class="code" href="lm3s__adc_8h.html#a96abff20d0015d5323edd39d332d6c30">00839</a> <span class="preprocessor">#define ADC_SSDC0_S1DCSEL_M     0x000000F0  ///&lt; Sample 1 Digital Comparator</span>
<a name="l00840"></a>00840 <span class="preprocessor"></span>
<a name="l00841"></a><a class="code" href="lm3s__adc_8h.html#a563c9f3a94d0eb4bf64f9d2e3283517a">00841</a> <span class="preprocessor">#define ADC_SSDC0_S0DCSEL_M     0x0000000F  ///&lt; Sample 0 Digital Comparator</span>
<a name="l00842"></a>00842 <span class="preprocessor"></span>
<a name="l00843"></a>00843 <span class="preprocessor">#define ADC_SSDC0_S6DCSEL_S     24</span>
<a name="l00844"></a>00844 <span class="preprocessor"></span><span class="preprocessor">#define ADC_SSDC0_S5DCSEL_S     20</span>
<a name="l00845"></a>00845 <span class="preprocessor"></span><span class="preprocessor">#define ADC_SSDC0_S4DCSEL_S     16</span>
<a name="l00846"></a>00846 <span class="preprocessor"></span><span class="preprocessor">#define ADC_SSDC0_S3DCSEL_S     12</span>
<a name="l00847"></a>00847 <span class="preprocessor"></span><span class="preprocessor">#define ADC_SSDC0_S2DCSEL_S     8</span>
<a name="l00848"></a>00848 <span class="preprocessor"></span><span class="preprocessor">#define ADC_SSDC0_S1DCSEL_S     4</span>
<a name="l00849"></a>00849 <span class="preprocessor"></span><span class="preprocessor">#define ADC_SSDC0_S0DCSEL_S     0</span>
<a name="l00850"></a>00850 <span class="preprocessor"></span>
<a name="l00851"></a>00851 
<a name="l00852"></a>00852 <span class="comment">/*</span>
<a name="l00853"></a>00853 <span class="comment"> * The following are defines for the bit fields in the ADC_O_SSCTL1 register.</span>
<a name="l00854"></a>00854 <span class="comment"> */</span>
<a name="l00855"></a><a class="code" href="lm3s__adc_8h.html#a8c74e50f5f8a5a3d308d8916a756906e">00855</a> <span class="preprocessor">#define ADC_SSCTL1_TS3          0x00008000  ///&lt; 4th Sample Temp Sensor Select</span>
<a name="l00856"></a><a class="code" href="lm3s__adc_8h.html#a3295cdf6eb4f4d4fada54314c755398a">00856</a> <span class="preprocessor"></span><span class="preprocessor">#define ADC_SSCTL1_IE3          0x00004000  ///&lt; 4th Sample Interrupt Enable</span>
<a name="l00857"></a><a class="code" href="lm3s__adc_8h.html#ad5d19fa64622858fd1025c24d885cca5">00857</a> <span class="preprocessor"></span><span class="preprocessor">#define ADC_SSCTL1_END3         0x00002000  ///&lt; 4th Sample is End of Sequence</span>
<a name="l00858"></a><a class="code" href="lm3s__adc_8h.html#ae35c917351bbfe1b6dd98977f9583483">00858</a> <span class="preprocessor"></span><span class="preprocessor">#define ADC_SSCTL1_D3           0x00001000  ///&lt; 4th Sample Diff Input Select</span>
<a name="l00859"></a><a class="code" href="lm3s__adc_8h.html#a4ba835b11499e941014df4d43b77ffa2">00859</a> <span class="preprocessor"></span><span class="preprocessor">#define ADC_SSCTL1_TS2          0x00000800  ///&lt; 3rd Sample Temp Sensor Select</span>
<a name="l00860"></a><a class="code" href="lm3s__adc_8h.html#a80ad9ed3aa8027f2fd13f858b462d3b5">00860</a> <span class="preprocessor"></span><span class="preprocessor">#define ADC_SSCTL1_IE2          0x00000400  ///&lt; 3rd Sample Interrupt Enable</span>
<a name="l00861"></a><a class="code" href="lm3s__adc_8h.html#a6ef351e6327b9fd45bc45ebf93fa9808">00861</a> <span class="preprocessor"></span><span class="preprocessor">#define ADC_SSCTL1_END2         0x00000200  ///&lt; 3rd Sample is End of Sequence</span>
<a name="l00862"></a><a class="code" href="lm3s__adc_8h.html#abd92d3a73f411d4db124acd72ae53abc">00862</a> <span class="preprocessor"></span><span class="preprocessor">#define ADC_SSCTL1_D2           0x00000100  ///&lt; 3rd Sample Diff Input Select</span>
<a name="l00863"></a><a class="code" href="lm3s__adc_8h.html#ac21cf2702d172b09833f52955537beb5">00863</a> <span class="preprocessor"></span><span class="preprocessor">#define ADC_SSCTL1_TS1          0x00000080  ///&lt; 2nd Sample Temp Sensor Select</span>
<a name="l00864"></a><a class="code" href="lm3s__adc_8h.html#a3a67f34542df0fd31b1014a363b814a7">00864</a> <span class="preprocessor"></span><span class="preprocessor">#define ADC_SSCTL1_IE1          0x00000040  ///&lt; 2nd Sample Interrupt Enable</span>
<a name="l00865"></a><a class="code" href="lm3s__adc_8h.html#a9dc612fc8d3e1f5319009130655a8a66">00865</a> <span class="preprocessor"></span><span class="preprocessor">#define ADC_SSCTL1_END1         0x00000020  ///&lt; 2nd Sample is End of Sequence</span>
<a name="l00866"></a><a class="code" href="lm3s__adc_8h.html#a373641dadf43acfb0a1b27ac00421187">00866</a> <span class="preprocessor"></span><span class="preprocessor">#define ADC_SSCTL1_D1           0x00000010  ///&lt; 2nd Sample Diff Input Select</span>
<a name="l00867"></a><a class="code" href="lm3s__adc_8h.html#a3f060ef8b7d6338855d951cc92a633c2">00867</a> <span class="preprocessor"></span><span class="preprocessor">#define ADC_SSCTL1_TS0          0x00000008  ///&lt; 1st Sample Temp Sensor Select</span>
<a name="l00868"></a><a class="code" href="lm3s__adc_8h.html#a502c09e34bf657237db58546ecbc37f0">00868</a> <span class="preprocessor"></span><span class="preprocessor">#define ADC_SSCTL1_IE0          0x00000004  ///&lt; 1st Sample Interrupt Enable</span>
<a name="l00869"></a><a class="code" href="lm3s__adc_8h.html#acebac004d6465749723dbd4183d69d91">00869</a> <span class="preprocessor"></span><span class="preprocessor">#define ADC_SSCTL1_END0         0x00000002  ///&lt; 1st Sample is End of Sequence</span>
<a name="l00870"></a><a class="code" href="lm3s__adc_8h.html#ac5e5484e610246ebca8c22c42bc76a42">00870</a> <span class="preprocessor"></span><span class="preprocessor">#define ADC_SSCTL1_D0           0x00000001  ///&lt; 1st Sample Diff Input Select</span>
<a name="l00871"></a>00871 <span class="preprocessor"></span>
<a name="l00872"></a>00872 
<a name="l00873"></a>00873 <span class="comment">/*</span>
<a name="l00874"></a>00874 <span class="comment"> * The following are defines for the bit fields in the ADC_O_SSFIFO1 register.</span>
<a name="l00875"></a>00875 <span class="comment"> */</span>
<a name="l00876"></a><a class="code" href="lm3s__adc_8h.html#ac08ff475aa1e991ff1526935eb281800">00876</a> <span class="preprocessor">#define ADC_SSFIFO1_DATA_M      0x000003FF  ///&lt; Conversion Result Data</span>
<a name="l00877"></a><a class="code" href="lm3s__adc_8h.html#a0b72234bc106dbddc61b8db4fa939dc4">00877</a> <span class="preprocessor"></span><span class="preprocessor">#define ADC_SSFIFO1_DATA_S      0</span>
<a name="l00878"></a>00878 <span class="preprocessor"></span>
<a name="l00879"></a>00879 
<a name="l00880"></a>00880 <span class="comment">/*</span>
<a name="l00881"></a>00881 <span class="comment"> * The following are defines for the bit fields in the ADC_O_SSFSTAT1 register.</span>
<a name="l00882"></a>00882 <span class="comment"> */</span>
<a name="l00883"></a><a class="code" href="lm3s__adc_8h.html#a1bab60bc63a97068f37b375d3bbe66e7">00883</a> <span class="preprocessor">#define ADC_SSFSTAT1_FULL       0x00001000  ///&lt; FIFO Full</span>
<a name="l00884"></a><a class="code" href="lm3s__adc_8h.html#ac44d2bd50815ed890f6933dec82942f6">00884</a> <span class="preprocessor"></span><span class="preprocessor">#define ADC_SSFSTAT1_EMPTY      0x00000100  ///&lt; FIFO Empty</span>
<a name="l00885"></a><a class="code" href="lm3s__adc_8h.html#a6b9fd2a2be1d6cccbc4221322ce2255e">00885</a> <span class="preprocessor"></span><span class="preprocessor">#define ADC_SSFSTAT1_HPTR_M     0x000000F0  ///&lt; FIFO Head Pointer</span>
<a name="l00886"></a><a class="code" href="lm3s__adc_8h.html#ad7f2233ad15f40e0746756e66c30f643">00886</a> <span class="preprocessor"></span><span class="preprocessor">#define ADC_SSFSTAT1_TPTR_M     0x0000000F  ///&lt; FIFO Tail Pointer</span>
<a name="l00887"></a><a class="code" href="lm3s__adc_8h.html#a5bf1b70eb4540edeef211639e06f0898">00887</a> <span class="preprocessor"></span><span class="preprocessor">#define ADC_SSFSTAT1_HPTR_S     4</span>
<a name="l00888"></a><a class="code" href="lm3s__adc_8h.html#acf08f3fb5e9face53dc6864ccc87a5b4">00888</a> <span class="preprocessor"></span><span class="preprocessor">#define ADC_SSFSTAT1_TPTR_S     0</span>
<a name="l00889"></a>00889 <span class="preprocessor"></span>
<a name="l00890"></a>00890 
<a name="l00891"></a>00891 <span class="comment">/*</span>
<a name="l00892"></a>00892 <span class="comment"> * The following are defines for the bit fields in the ADC_O_SSOP1 register.</span>
<a name="l00893"></a>00893 <span class="comment"> */</span>
<a name="l00894"></a><a class="code" href="lm3s__adc_8h.html#a83ccfe50bdcea162564de86e4c6ffd06">00894</a> <span class="preprocessor">#define ADC_SSOP1_S3DCOP        0x00001000  ///&lt; Sample 3 Digital Comparator</span>
<a name="l00895"></a>00895 <span class="preprocessor"></span>
<a name="l00896"></a><a class="code" href="lm3s__adc_8h.html#aeb18fdf8aa21607353f6b986cf729bde">00896</a> <span class="preprocessor">#define ADC_SSOP1_S2DCOP        0x00000100  ///&lt; Sample 2 Digital Comparator</span>
<a name="l00897"></a>00897 <span class="preprocessor"></span>
<a name="l00898"></a><a class="code" href="lm3s__adc_8h.html#a235a6fbdcff814dbef97ca6b7fa62d05">00898</a> <span class="preprocessor">#define ADC_SSOP1_S1DCOP        0x00000010  ///&lt; Sample 1 Digital Comparator</span>
<a name="l00899"></a>00899 <span class="preprocessor"></span>
<a name="l00900"></a><a class="code" href="lm3s__adc_8h.html#ac70daf48a23d870b43a3c5a34ecf136f">00900</a> <span class="preprocessor">#define ADC_SSOP1_S0DCOP        0x00000001  ///&lt; Sample 0 Digital Comparator</span>
<a name="l00901"></a>00901 <span class="preprocessor"></span>
<a name="l00902"></a>00902 
<a name="l00903"></a>00903 
<a name="l00904"></a>00904 <span class="comment">/*</span>
<a name="l00905"></a>00905 <span class="comment"> * The following are defines for the bit fields in the ADC_O_SSDC1 register.</span>
<a name="l00906"></a>00906 <span class="comment"> */</span>
<a name="l00907"></a><a class="code" href="lm3s__adc_8h.html#a4d332a3b643aac5cede728d21436f5df">00907</a> <span class="preprocessor">#define ADC_SSDC1_S3DCSEL_M     0x0000F000  ///&lt; Sample 3 Digital Comparator</span>
<a name="l00908"></a>00908 <span class="preprocessor"></span>
<a name="l00909"></a><a class="code" href="lm3s__adc_8h.html#ab468f7dc4a36c1db35d7095fcb00b46d">00909</a> <span class="preprocessor">#define ADC_SSDC1_S2DCSEL_M     0x00000F00  ///&lt; Sample 2 Digital Comparator</span>
<a name="l00910"></a>00910 <span class="preprocessor"></span>
<a name="l00911"></a><a class="code" href="lm3s__adc_8h.html#a34fb2e6c79e6e50c321ab6200d86c159">00911</a> <span class="preprocessor">#define ADC_SSDC1_S1DCSEL_M     0x000000F0  ///&lt; Sample 1 Digital Comparator</span>
<a name="l00912"></a>00912 <span class="preprocessor"></span>
<a name="l00913"></a><a class="code" href="lm3s__adc_8h.html#a1de22973b655720d8621750a5f40f464">00913</a> <span class="preprocessor">#define ADC_SSDC1_S0DCSEL_M     0x0000000F  ///&lt; Sample 0 Digital Comparator</span>
<a name="l00914"></a>00914 <span class="preprocessor"></span>
<a name="l00915"></a>00915 <span class="preprocessor">#define ADC_SSDC1_S2DCSEL_S     8</span>
<a name="l00916"></a>00916 <span class="preprocessor"></span><span class="preprocessor">#define ADC_SSDC1_S1DCSEL_S     4</span>
<a name="l00917"></a>00917 <span class="preprocessor"></span><span class="preprocessor">#define ADC_SSDC1_S0DCSEL_S     0</span>
<a name="l00918"></a>00918 <span class="preprocessor"></span>
<a name="l00919"></a>00919 
<a name="l00920"></a>00920 <span class="comment">/*</span>
<a name="l00921"></a>00921 <span class="comment"> * The following are defines for the bit fields in the ADC_O_SSMUX2 register.</span>
<a name="l00922"></a>00922 <span class="comment"> */</span>
<a name="l00923"></a><a class="code" href="lm3s__adc_8h.html#ad855ffffdbd749bb9ad78324bb4d7c92">00923</a> <span class="preprocessor">#define ADC_SSMUX2_MUX3_M       0x0000F000  ///&lt; 4th Sample Input Select</span>
<a name="l00924"></a><a class="code" href="lm3s__adc_8h.html#a4e78bf36353ea93c6bfbe622568f784c">00924</a> <span class="preprocessor"></span><span class="preprocessor">#define ADC_SSMUX2_MUX2_M       0x00000F00  ///&lt; 3rd Sample Input Select</span>
<a name="l00925"></a><a class="code" href="lm3s__adc_8h.html#aa5206029f5f7451642599a3493fd2712">00925</a> <span class="preprocessor"></span><span class="preprocessor">#define ADC_SSMUX2_MUX1_M       0x000000F0  ///&lt; 2nd Sample Input Select</span>
<a name="l00926"></a><a class="code" href="lm3s__adc_8h.html#a3f32bc7fcad63751edf5d5c530a41ba6">00926</a> <span class="preprocessor"></span><span class="preprocessor">#define ADC_SSMUX2_MUX0_M       0x0000000F  ///&lt; 1st Sample Input Select</span>
<a name="l00927"></a>00927 <span class="preprocessor"></span><span class="preprocessor">#define ADC_SSMUX2_MUX3_S       12</span>
<a name="l00928"></a>00928 <span class="preprocessor"></span><span class="preprocessor">#define ADC_SSMUX2_MUX2_S       8</span>
<a name="l00929"></a>00929 <span class="preprocessor"></span><span class="preprocessor">#define ADC_SSMUX2_MUX1_S       4</span>
<a name="l00930"></a>00930 <span class="preprocessor"></span><span class="preprocessor">#define ADC_SSMUX2_MUX0_S       0</span>
<a name="l00931"></a>00931 <span class="preprocessor"></span>
<a name="l00932"></a>00932 
<a name="l00933"></a>00933 <span class="comment">/*</span>
<a name="l00934"></a>00934 <span class="comment"> * The following are defines for the bit fields in the ADC_O_SSCTL2 register.</span>
<a name="l00935"></a>00935 <span class="comment"> */</span>
<a name="l00936"></a><a class="code" href="lm3s__adc_8h.html#a2d5a8a8e9c6b213f24e21c31219fac8d">00936</a> <span class="preprocessor">#define ADC_SSCTL2_TS3          0x00008000  ///&lt; 4th Sample Temp Sensor Select</span>
<a name="l00937"></a><a class="code" href="lm3s__adc_8h.html#afa2f340f02e012837d1c83db0064537c">00937</a> <span class="preprocessor"></span><span class="preprocessor">#define ADC_SSCTL2_IE3          0x00004000  ///&lt; 4th Sample Interrupt Enable</span>
<a name="l00938"></a><a class="code" href="lm3s__adc_8h.html#a2b0c918a3456cfb494f1f76863461da1">00938</a> <span class="preprocessor"></span><span class="preprocessor">#define ADC_SSCTL2_END3         0x00002000  ///&lt; 4th Sample is End of Sequence</span>
<a name="l00939"></a><a class="code" href="lm3s__adc_8h.html#a531d8757e7068107bc329df02689c84b">00939</a> <span class="preprocessor"></span><span class="preprocessor">#define ADC_SSCTL2_D3           0x00001000  ///&lt; 4th Sample Diff Input Select</span>
<a name="l00940"></a><a class="code" href="lm3s__adc_8h.html#a015a9568e096fe713a1b10f19ac509d9">00940</a> <span class="preprocessor"></span><span class="preprocessor">#define ADC_SSCTL2_TS2          0x00000800  ///&lt; 3rd Sample Temp Sensor Select</span>
<a name="l00941"></a><a class="code" href="lm3s__adc_8h.html#acf8c25f9b4a4d934f82b6cbd33e1495c">00941</a> <span class="preprocessor"></span><span class="preprocessor">#define ADC_SSCTL2_IE2          0x00000400  ///&lt; 3rd Sample Interrupt Enable</span>
<a name="l00942"></a><a class="code" href="lm3s__adc_8h.html#a9c1de7c32f45164e9e76ef393f3ebfbb">00942</a> <span class="preprocessor"></span><span class="preprocessor">#define ADC_SSCTL2_END2         0x00000200  ///&lt; 3rd Sample is End of Sequence</span>
<a name="l00943"></a><a class="code" href="lm3s__adc_8h.html#a7cc39bb76210daef3006c55eaa065aaa">00943</a> <span class="preprocessor"></span><span class="preprocessor">#define ADC_SSCTL2_D2           0x00000100  ///&lt; 3rd Sample Diff Input Select</span>
<a name="l00944"></a><a class="code" href="lm3s__adc_8h.html#a79512fca0fba978b42129069ad53769c">00944</a> <span class="preprocessor"></span><span class="preprocessor">#define ADC_SSCTL2_TS1          0x00000080  ///&lt; 2nd Sample Temp Sensor Select</span>
<a name="l00945"></a><a class="code" href="lm3s__adc_8h.html#a3d5514043ff2e60b280eff590a55c3b4">00945</a> <span class="preprocessor"></span><span class="preprocessor">#define ADC_SSCTL2_IE1          0x00000040  ///&lt; 2nd Sample Interrupt Enable</span>
<a name="l00946"></a><a class="code" href="lm3s__adc_8h.html#a3684ac1cb65b792dadf07df32498e3a7">00946</a> <span class="preprocessor"></span><span class="preprocessor">#define ADC_SSCTL2_END1         0x00000020  ///&lt; 2nd Sample is End of Sequence</span>
<a name="l00947"></a><a class="code" href="lm3s__adc_8h.html#a0dbf134994a2f443fc4223159d068f7f">00947</a> <span class="preprocessor"></span><span class="preprocessor">#define ADC_SSCTL2_D1           0x00000010  ///&lt; 2nd Sample Diff Input Select</span>
<a name="l00948"></a><a class="code" href="lm3s__adc_8h.html#a74b58d903aab588a27f367c9c9f1e51d">00948</a> <span class="preprocessor"></span><span class="preprocessor">#define ADC_SSCTL2_TS0          0x00000008  ///&lt; 1st Sample Temp Sensor Select</span>
<a name="l00949"></a><a class="code" href="lm3s__adc_8h.html#a8553deb0d737f57885751a779671e816">00949</a> <span class="preprocessor"></span><span class="preprocessor">#define ADC_SSCTL2_IE0          0x00000004  ///&lt; 1st Sample Interrupt Enable</span>
<a name="l00950"></a><a class="code" href="lm3s__adc_8h.html#ad25c5ab63687306721f7c569142e5751">00950</a> <span class="preprocessor"></span><span class="preprocessor">#define ADC_SSCTL2_END0         0x00000002  ///&lt; 1st Sample is End of Sequence</span>
<a name="l00951"></a><a class="code" href="lm3s__adc_8h.html#accf2da5c5e49ceb23aad9d4d3e4840f2">00951</a> <span class="preprocessor"></span><span class="preprocessor">#define ADC_SSCTL2_D0           0x00000001  ///&lt; 1st Sample Diff Input Select</span>
<a name="l00952"></a>00952 <span class="preprocessor"></span>
<a name="l00953"></a>00953 
<a name="l00954"></a>00954 <span class="comment">/*</span>
<a name="l00955"></a>00955 <span class="comment"> * The following are defines for the bit fields in the ADC_O_SSFIFO2 register.</span>
<a name="l00956"></a>00956 <span class="comment"> */</span>
<a name="l00957"></a><a class="code" href="lm3s__adc_8h.html#afc5b7b065df9ea7283fffccbdeccce3b">00957</a> <span class="preprocessor">#define ADC_SSFIFO2_DATA_M      0x000003FF  ///&lt; Conversion Result Data</span>
<a name="l00958"></a><a class="code" href="lm3s__adc_8h.html#a99dec3f4b1cb75cdd65c4148c571b953">00958</a> <span class="preprocessor"></span><span class="preprocessor">#define ADC_SSFIFO2_DATA_S      0</span>
<a name="l00959"></a>00959 <span class="preprocessor"></span>
<a name="l00960"></a>00960 
<a name="l00961"></a>00961 <span class="comment">/*</span>
<a name="l00962"></a>00962 <span class="comment"> * The following are defines for the bit fields in the ADC_O_SSFSTAT2 register.</span>
<a name="l00963"></a>00963 <span class="comment"> */</span>
<a name="l00964"></a><a class="code" href="lm3s__adc_8h.html#ab76008fb4928b2a52cdb3d2f6e52b9ae">00964</a> <span class="preprocessor">#define ADC_SSFSTAT2_FULL       0x00001000  ///&lt; FIFO Full</span>
<a name="l00965"></a><a class="code" href="lm3s__adc_8h.html#aff21b4cde3cb2857342d3bc22bd3c5dc">00965</a> <span class="preprocessor"></span><span class="preprocessor">#define ADC_SSFSTAT2_EMPTY      0x00000100  ///&lt; FIFO Empty</span>
<a name="l00966"></a><a class="code" href="lm3s__adc_8h.html#a646b5223a681144ecdfcb66b117eb91c">00966</a> <span class="preprocessor"></span><span class="preprocessor">#define ADC_SSFSTAT2_HPTR_M     0x000000F0  ///&lt; FIFO Head Pointer</span>
<a name="l00967"></a><a class="code" href="lm3s__adc_8h.html#a2cc3d3d2f13321d9cad5517a10714f48">00967</a> <span class="preprocessor"></span><span class="preprocessor">#define ADC_SSFSTAT2_TPTR_M     0x0000000F  ///&lt; FIFO Tail Pointer</span>
<a name="l00968"></a><a class="code" href="lm3s__adc_8h.html#a5a39e41290a00ccb1690858a3e72a1b4">00968</a> <span class="preprocessor"></span><span class="preprocessor">#define ADC_SSFSTAT2_HPTR_S     4</span>
<a name="l00969"></a><a class="code" href="lm3s__adc_8h.html#ad0c0bc2bacf07fbff136aea8cae0fe11">00969</a> <span class="preprocessor"></span><span class="preprocessor">#define ADC_SSFSTAT2_TPTR_S     0</span>
<a name="l00970"></a>00970 <span class="preprocessor"></span>
<a name="l00971"></a>00971 
<a name="l00972"></a>00972 <span class="comment">/*</span>
<a name="l00973"></a>00973 <span class="comment"> * The following are defines for the bit fields in the ADC_O_SSOP2 register.</span>
<a name="l00974"></a>00974 <span class="comment"> */</span>
<a name="l00975"></a><a class="code" href="lm3s__adc_8h.html#aad48efa36e9d8de459a8b5d03fb36253">00975</a> <span class="preprocessor">#define ADC_SSOP2_S3DCOP        0x00001000  ///&lt; Sample 3 Digital Comparator</span>
<a name="l00976"></a>00976 <span class="preprocessor"></span>
<a name="l00977"></a><a class="code" href="lm3s__adc_8h.html#a6d536f6725f03088f2c4aa882e0fdd01">00977</a> <span class="preprocessor">#define ADC_SSOP2_S2DCOP        0x00000100  ///&lt; Sample 2 Digital Comparator</span>
<a name="l00978"></a>00978 <span class="preprocessor"></span>
<a name="l00979"></a><a class="code" href="lm3s__adc_8h.html#a4766dc1d109c08460c48c6f3fcdb3e9a">00979</a> <span class="preprocessor">#define ADC_SSOP2_S1DCOP        0x00000010  ///&lt; Sample 1 Digital Comparator</span>
<a name="l00980"></a>00980 <span class="preprocessor"></span>
<a name="l00981"></a><a class="code" href="lm3s__adc_8h.html#a6c052efd903774deac7753bd77a834fa">00981</a> <span class="preprocessor">#define ADC_SSOP2_S0DCOP        0x00000001  ///&lt; Sample 0 Digital Comparator</span>
<a name="l00982"></a>00982 <span class="preprocessor"></span>
<a name="l00983"></a>00983 
<a name="l00984"></a>00984 
<a name="l00985"></a>00985 <span class="comment">/*</span>
<a name="l00986"></a>00986 <span class="comment"> * The following are defines for the bit fields in the ADC_O_SSDC2 register.</span>
<a name="l00987"></a>00987 <span class="comment"> */</span>
<a name="l00988"></a><a class="code" href="lm3s__adc_8h.html#abee7d8ae13dc35e6ff91718175abd05c">00988</a> <span class="preprocessor">#define ADC_SSDC2_S3DCSEL_M     0x0000F000  ///&lt; Sample 3 Digital Comparator</span>
<a name="l00989"></a>00989 <span class="preprocessor"></span>
<a name="l00990"></a><a class="code" href="lm3s__adc_8h.html#a19041d5ad01ce892dbd4d10f537d8175">00990</a> <span class="preprocessor">#define ADC_SSDC2_S2DCSEL_M     0x00000F00  ///&lt; Sample 2 Digital Comparator</span>
<a name="l00991"></a>00991 <span class="preprocessor"></span>
<a name="l00992"></a><a class="code" href="lm3s__adc_8h.html#a2c0cf4fa01215cee9d06e0a4e459bf71">00992</a> <span class="preprocessor">#define ADC_SSDC2_S1DCSEL_M     0x000000F0  ///&lt; Sample 1 Digital Comparator</span>
<a name="l00993"></a>00993 <span class="preprocessor"></span>
<a name="l00994"></a><a class="code" href="lm3s__adc_8h.html#a1415c2bed3a0e94e493e610586b0e9e9">00994</a> <span class="preprocessor">#define ADC_SSDC2_S0DCSEL_M     0x0000000F  ///&lt; Sample 0 Digital Comparator</span>
<a name="l00995"></a>00995 <span class="preprocessor"></span>
<a name="l00996"></a>00996 <span class="preprocessor">#define ADC_SSDC2_S2DCSEL_S     8</span>
<a name="l00997"></a>00997 <span class="preprocessor"></span><span class="preprocessor">#define ADC_SSDC2_S1DCSEL_S     4</span>
<a name="l00998"></a>00998 <span class="preprocessor"></span><span class="preprocessor">#define ADC_SSDC2_S0DCSEL_S     0</span>
<a name="l00999"></a>00999 <span class="preprocessor"></span>
<a name="l01000"></a>01000 
<a name="l01001"></a>01001 <span class="comment">/*</span>
<a name="l01002"></a>01002 <span class="comment"> * The following are defines for the bit fields in the ADC_O_SSMUX3 register.</span>
<a name="l01003"></a>01003 <span class="comment"> */</span>
<a name="l01004"></a><a class="code" href="lm3s__adc_8h.html#a55fc87208715ede8fd7a093c05b014e7">01004</a> <span class="preprocessor">#define ADC_SSMUX3_MUX0_M       0x0000000F  ///&lt; 1st Sample Input Select</span>
<a name="l01005"></a>01005 <span class="preprocessor"></span><span class="preprocessor">#define ADC_SSMUX3_MUX0_S       0</span>
<a name="l01006"></a>01006 <span class="preprocessor"></span>
<a name="l01007"></a>01007 
<a name="l01008"></a>01008 <span class="comment">/*</span>
<a name="l01009"></a>01009 <span class="comment"> * The following are defines for the bit fields in the ADC_O_SSCTL3 register.</span>
<a name="l01010"></a>01010 <span class="comment"> */</span>
<a name="l01011"></a><a class="code" href="lm3s__adc_8h.html#a1e1f7a6c786862698251d1d50b41b20f">01011</a> <span class="preprocessor">#define ADC_SSCTL3_TS0          0x00000008  ///&lt; 1st Sample Temp Sensor Select</span>
<a name="l01012"></a><a class="code" href="lm3s__adc_8h.html#a35c3734d85b6770bed8440cedd12d483">01012</a> <span class="preprocessor"></span><span class="preprocessor">#define ADC_SSCTL3_IE0          0x00000004  ///&lt; 1st Sample Interrupt Enable</span>
<a name="l01013"></a><a class="code" href="lm3s__adc_8h.html#a94b87a4b6859a3530b70f2951b834cee">01013</a> <span class="preprocessor"></span><span class="preprocessor">#define ADC_SSCTL3_END0         0x00000002  ///&lt; 1st Sample is End of Sequence</span>
<a name="l01014"></a><a class="code" href="lm3s__adc_8h.html#a94ca71d8ee658377c39fa03257321af4">01014</a> <span class="preprocessor"></span><span class="preprocessor">#define ADC_SSCTL3_D0           0x00000001  ///&lt; 1st Sample Diff Input Select</span>
<a name="l01015"></a>01015 <span class="preprocessor"></span>
<a name="l01016"></a>01016 
<a name="l01017"></a>01017 <span class="comment">/*</span>
<a name="l01018"></a>01018 <span class="comment"> * The following are defines for the bit fields in the ADC_O_SSFIFO3 register.</span>
<a name="l01019"></a>01019 <span class="comment"> */</span>
<a name="l01020"></a><a class="code" href="lm3s__adc_8h.html#a7686c282880e426d46af381e2165b2ee">01020</a> <span class="preprocessor">#define ADC_SSFIFO3_DATA_M      0x000003FF  ///&lt; Conversion Result Data</span>
<a name="l01021"></a><a class="code" href="lm3s__adc_8h.html#a0b1d688dca3590fc2c76e94b30c070f2">01021</a> <span class="preprocessor"></span><span class="preprocessor">#define ADC_SSFIFO3_DATA_S      0</span>
<a name="l01022"></a>01022 <span class="preprocessor"></span>
<a name="l01023"></a>01023 
<a name="l01024"></a>01024 <span class="comment">/*</span>
<a name="l01025"></a>01025 <span class="comment"> * The following are defines for the bit fields in the ADC_O_SSFSTAT3 register.</span>
<a name="l01026"></a>01026 <span class="comment"> */</span>
<a name="l01027"></a><a class="code" href="lm3s__adc_8h.html#ab184502d38d4ee3f9251826efadf9747">01027</a> <span class="preprocessor">#define ADC_SSFSTAT3_FULL       0x00001000  ///&lt; FIFO Full</span>
<a name="l01028"></a><a class="code" href="lm3s__adc_8h.html#a3a0da49410451c97f7466ad190eab8a8">01028</a> <span class="preprocessor"></span><span class="preprocessor">#define ADC_SSFSTAT3_EMPTY      0x00000100  ///&lt; FIFO Empty</span>
<a name="l01029"></a><a class="code" href="lm3s__adc_8h.html#a9372b411f82f1af1d4ffa459a8428c84">01029</a> <span class="preprocessor"></span><span class="preprocessor">#define ADC_SSFSTAT3_HPTR_M     0x000000F0  ///&lt; FIFO Head Pointer</span>
<a name="l01030"></a><a class="code" href="lm3s__adc_8h.html#aa9aa7801abad5091ef4f76599818ebc5">01030</a> <span class="preprocessor"></span><span class="preprocessor">#define ADC_SSFSTAT3_TPTR_M     0x0000000F  ///&lt; FIFO Tail Pointer</span>
<a name="l01031"></a><a class="code" href="lm3s__adc_8h.html#a4aa6851b59d999306c6d7dcd0a5da73b">01031</a> <span class="preprocessor"></span><span class="preprocessor">#define ADC_SSFSTAT3_HPTR_S     4</span>
<a name="l01032"></a><a class="code" href="lm3s__adc_8h.html#adb987bf5533fbd87d8b3e4ef60e3e49f">01032</a> <span class="preprocessor"></span><span class="preprocessor">#define ADC_SSFSTAT3_TPTR_S     0</span>
<a name="l01033"></a>01033 <span class="preprocessor"></span>
<a name="l01034"></a>01034 
<a name="l01035"></a>01035 <span class="comment">/*</span>
<a name="l01036"></a>01036 <span class="comment"> * The following are defines for the bit fields in the ADC_O_SSOP3 register.</span>
<a name="l01037"></a>01037 <span class="comment"> */</span>
<a name="l01038"></a><a class="code" href="lm3s__adc_8h.html#a8ca2d586a81cca9c3de8402b0ec5493b">01038</a> <span class="preprocessor">#define ADC_SSOP3_S0DCOP        0x00000001  ///&lt; Sample 0 Digital Comparator</span>
<a name="l01039"></a>01039 <span class="preprocessor"></span>
<a name="l01040"></a>01040 
<a name="l01041"></a>01041 
<a name="l01042"></a>01042 <span class="comment">/*</span>
<a name="l01043"></a>01043 <span class="comment"> * The following are defines for the bit fields in the ADC_O_SSDC3 register.</span>
<a name="l01044"></a>01044 <span class="comment"> */</span>
<a name="l01045"></a><a class="code" href="lm3s__adc_8h.html#a55faaf19bcc624f7d1abfa9a99e13f28">01045</a> <span class="preprocessor">#define ADC_SSDC3_S0DCSEL_M     0x0000000F  ///&lt; Sample 0 Digital Comparator</span>
<a name="l01046"></a>01046 <span class="preprocessor"></span>
<a name="l01047"></a>01047 
<a name="l01048"></a>01048 
<a name="l01049"></a>01049 <span class="comment">/*</span>
<a name="l01050"></a>01050 <span class="comment"> * The following are defines for the bit fields in the ADC_O_TMLB register.</span>
<a name="l01051"></a>01051 <span class="comment"> */</span>
<a name="l01052"></a><a class="code" href="lm3s__adc_8h.html#aa1994446fdacbc0ad8b0f07f06f874ed">01052</a> <span class="preprocessor">#define ADC_TMLB_LB             0x00000001  ///&lt; Loopback Mode Enable</span>
<a name="l01053"></a>01053 <span class="preprocessor"></span>
<a name="l01054"></a>01054 
<a name="l01055"></a>01055 <span class="comment">/*</span>
<a name="l01056"></a>01056 <span class="comment"> * The following are defines for the bit fields in the ADC_O_DCRIC register.</span>
<a name="l01057"></a>01057 <span class="comment"> */</span>
<a name="l01058"></a><a class="code" href="lm3s__adc_8h.html#a33ae8605f6932b7748817ba22828d191">01058</a> <span class="preprocessor">#define ADC_DCRIC_DCTRIG7       0x00800000  ///&lt; Digital Comparator Trigger 7</span>
<a name="l01059"></a><a class="code" href="lm3s__adc_8h.html#afc7f260db9c758d2d92d58bf038619a5">01059</a> <span class="preprocessor"></span><span class="preprocessor">#define ADC_DCRIC_DCTRIG6       0x00400000  ///&lt; Digital Comparator Trigger 6</span>
<a name="l01060"></a><a class="code" href="lm3s__adc_8h.html#a8ddda108503488d6fb6fb20b9b4bd4c4">01060</a> <span class="preprocessor"></span><span class="preprocessor">#define ADC_DCRIC_DCTRIG5       0x00200000  ///&lt; Digital Comparator Trigger 5</span>
<a name="l01061"></a><a class="code" href="lm3s__adc_8h.html#aaa2a78eb7a7b48f0a0f86426e061c7a7">01061</a> <span class="preprocessor"></span><span class="preprocessor">#define ADC_DCRIC_DCTRIG4       0x00100000  ///&lt; Digital Comparator Trigger 4</span>
<a name="l01062"></a><a class="code" href="lm3s__adc_8h.html#a67f47f5112f835f1a277cc90021cf3c3">01062</a> <span class="preprocessor"></span><span class="preprocessor">#define ADC_DCRIC_DCTRIG3       0x00080000  ///&lt; Digital Comparator Trigger 3</span>
<a name="l01063"></a><a class="code" href="lm3s__adc_8h.html#a629a8782112a649802fdd7b23b55fa88">01063</a> <span class="preprocessor"></span><span class="preprocessor">#define ADC_DCRIC_DCTRIG2       0x00040000  ///&lt; Digital Comparator Trigger 2</span>
<a name="l01064"></a><a class="code" href="lm3s__adc_8h.html#ac3915d888c1709e3d65762aa28cdce28">01064</a> <span class="preprocessor"></span><span class="preprocessor">#define ADC_DCRIC_DCTRIG1       0x00020000  ///&lt; Digital Comparator Trigger 1</span>
<a name="l01065"></a><a class="code" href="lm3s__adc_8h.html#ac8eb9a8e3afefe99490e3d234f053ba9">01065</a> <span class="preprocessor"></span><span class="preprocessor">#define ADC_DCRIC_DCTRIG0       0x00010000  ///&lt; Digital Comparator Trigger 0</span>
<a name="l01066"></a><a class="code" href="lm3s__adc_8h.html#a8f9d9d4acaf2a6d6f60de18f6506dd0b">01066</a> <span class="preprocessor"></span><span class="preprocessor">#define ADC_DCRIC_DCINT7        0x00000080  ///&lt; Digital Comparator Interrupt 7</span>
<a name="l01067"></a><a class="code" href="lm3s__adc_8h.html#adf1884c1dff07b2753c354ad8bea9ac7">01067</a> <span class="preprocessor"></span><span class="preprocessor">#define ADC_DCRIC_DCINT6        0x00000040  ///&lt; Digital Comparator Interrupt 6</span>
<a name="l01068"></a><a class="code" href="lm3s__adc_8h.html#a01559753e34bac060246d28888e84e6e">01068</a> <span class="preprocessor"></span><span class="preprocessor">#define ADC_DCRIC_DCINT5        0x00000020  ///&lt; Digital Comparator Interrupt 5</span>
<a name="l01069"></a><a class="code" href="lm3s__adc_8h.html#a5e9f800ce0cb68296f3c1a1cdd33ca14">01069</a> <span class="preprocessor"></span><span class="preprocessor">#define ADC_DCRIC_DCINT4        0x00000010  ///&lt; Digital Comparator Interrupt 4</span>
<a name="l01070"></a><a class="code" href="lm3s__adc_8h.html#a8d1ae8fe7dde4feead30671ffe56e64d">01070</a> <span class="preprocessor"></span><span class="preprocessor">#define ADC_DCRIC_DCINT3        0x00000008  ///&lt; Digital Comparator Interrupt 3</span>
<a name="l01071"></a><a class="code" href="lm3s__adc_8h.html#a95a573d07c0968ab1273544d7ebc2f3b">01071</a> <span class="preprocessor"></span><span class="preprocessor">#define ADC_DCRIC_DCINT2        0x00000004  ///&lt; Digital Comparator Interrupt 2</span>
<a name="l01072"></a><a class="code" href="lm3s__adc_8h.html#a38d5bf2c3ab48451616612a179749793">01072</a> <span class="preprocessor"></span><span class="preprocessor">#define ADC_DCRIC_DCINT1        0x00000002  ///&lt; Digital Comparator Interrupt 1</span>
<a name="l01073"></a><a class="code" href="lm3s__adc_8h.html#ab0d18be8d28b2a34a77dc77b51b1d8d7">01073</a> <span class="preprocessor"></span><span class="preprocessor">#define ADC_DCRIC_DCINT0        0x00000001  ///&lt; Digital Comparator Interrupt 0</span>
<a name="l01074"></a>01074 <span class="preprocessor"></span>
<a name="l01075"></a>01075 
<a name="l01076"></a>01076 <span class="comment">/*</span>
<a name="l01077"></a>01077 <span class="comment"> * The following are defines for the bit fields in the ADC_O_DCCTL0 register.</span>
<a name="l01078"></a>01078 <span class="comment"> */</span>
<a name="l01079"></a><a class="code" href="lm3s__adc_8h.html#a1e2b0fe55a40195d72d5aa431e850227">01079</a> <span class="preprocessor">#define ADC_DCCTL0_CTE          0x00001000  ///&lt; Comparison Trigger Enable</span>
<a name="l01080"></a><a class="code" href="lm3s__adc_8h.html#a90e3fb01e64e9b877baf0a55b84ff089">01080</a> <span class="preprocessor"></span><span class="preprocessor">#define ADC_DCCTL0_CTC_M        0x00000C00  ///&lt; Comparison Trigger Condition</span>
<a name="l01081"></a><a class="code" href="lm3s__adc_8h.html#a747981259114bd935ec7b3ff17398017">01081</a> <span class="preprocessor"></span><span class="preprocessor">#define ADC_DCCTL0_CTC_LOW      0x00000000  ///&lt; Low Band</span>
<a name="l01082"></a><a class="code" href="lm3s__adc_8h.html#a89ec267b1b283c40694415555e1cf6c2">01082</a> <span class="preprocessor"></span><span class="preprocessor">#define ADC_DCCTL0_CTC_MID      0x00000400  ///&lt; Mid Band</span>
<a name="l01083"></a><a class="code" href="lm3s__adc_8h.html#a5b300f8e8f263287feb868c45f7f9f9a">01083</a> <span class="preprocessor"></span><span class="preprocessor">#define ADC_DCCTL0_CTC_HIGH     0x00000C00  ///&lt; High Band</span>
<a name="l01084"></a><a class="code" href="lm3s__adc_8h.html#aa5ca0f6b14c06afe05f0040779c28a55">01084</a> <span class="preprocessor"></span><span class="preprocessor">#define ADC_DCCTL0_CTM_M        0x00000300  ///&lt; Comparison Trigger Mode</span>
<a name="l01085"></a><a class="code" href="lm3s__adc_8h.html#a20634767a0a99ec27035e9b8c1d7e461">01085</a> <span class="preprocessor"></span><span class="preprocessor">#define ADC_DCCTL0_CTM_ALWAYS   0x00000000  ///&lt; Always</span>
<a name="l01086"></a><a class="code" href="lm3s__adc_8h.html#a016b5decafe6db131522db1225bd0da6">01086</a> <span class="preprocessor"></span><span class="preprocessor">#define ADC_DCCTL0_CTM_ONCE     0x00000100  ///&lt; Once</span>
<a name="l01087"></a><a class="code" href="lm3s__adc_8h.html#aa80a870c743a3e839aa66fa4ec68c027">01087</a> <span class="preprocessor"></span><span class="preprocessor">#define ADC_DCCTL0_CTM_HALWAYS  0x00000200  ///&lt; Hysteresis Always</span>
<a name="l01088"></a><a class="code" href="lm3s__adc_8h.html#a3da7fdbae943b5854d5fca836e645796">01088</a> <span class="preprocessor"></span><span class="preprocessor">#define ADC_DCCTL0_CTM_HONCE    0x00000300  ///&lt; Hysteresis Once</span>
<a name="l01089"></a><a class="code" href="lm3s__adc_8h.html#aa78fcfc5e1a37ca83406d4f90afb6ba1">01089</a> <span class="preprocessor"></span><span class="preprocessor">#define ADC_DCCTL0_CIE          0x00000010  ///&lt; Comparison Interrupt Enable</span>
<a name="l01090"></a><a class="code" href="lm3s__adc_8h.html#aea10bc5c49655b3147821d029843a892">01090</a> <span class="preprocessor"></span><span class="preprocessor">#define ADC_DCCTL0_CIC_M        0x0000000C  ///&lt; Comparison Interrupt Condition</span>
<a name="l01091"></a><a class="code" href="lm3s__adc_8h.html#ae2855cbc0fc00343ef52735f78cdc1c8">01091</a> <span class="preprocessor"></span><span class="preprocessor">#define ADC_DCCTL0_CIC_LOW      0x00000000  ///&lt; Low Band</span>
<a name="l01092"></a><a class="code" href="lm3s__adc_8h.html#aad7127d0966cf63458e3599de98a9368">01092</a> <span class="preprocessor"></span><span class="preprocessor">#define ADC_DCCTL0_CIC_MID      0x00000004  ///&lt; Mid Band</span>
<a name="l01093"></a><a class="code" href="lm3s__adc_8h.html#ac8f3dda7ae883a80d9b979756b22bba6">01093</a> <span class="preprocessor"></span><span class="preprocessor">#define ADC_DCCTL0_CIC_HIGH     0x0000000C  ///&lt; High Band</span>
<a name="l01094"></a><a class="code" href="lm3s__adc_8h.html#ad1dc261cbcbf9eaac278b995bc9da914">01094</a> <span class="preprocessor"></span><span class="preprocessor">#define ADC_DCCTL0_CIM_M        0x00000003  ///&lt; Comparison Interrupt Mode</span>
<a name="l01095"></a><a class="code" href="lm3s__adc_8h.html#aca5c1d818690f4435c2902c66897f30f">01095</a> <span class="preprocessor"></span><span class="preprocessor">#define ADC_DCCTL0_CIM_ALWAYS   0x00000000  ///&lt; Always</span>
<a name="l01096"></a><a class="code" href="lm3s__adc_8h.html#aa82ab0cb351abc641039cdb4aa0405c5">01096</a> <span class="preprocessor"></span><span class="preprocessor">#define ADC_DCCTL0_CIM_ONCE     0x00000001  ///&lt; Once</span>
<a name="l01097"></a><a class="code" href="lm3s__adc_8h.html#a357f43eda76c0fbcce1e2a092d133efa">01097</a> <span class="preprocessor"></span><span class="preprocessor">#define ADC_DCCTL0_CIM_HALWAYS  0x00000002  ///&lt; Hysteresis Always</span>
<a name="l01098"></a><a class="code" href="lm3s__adc_8h.html#ac829f3702cda9f34ca1cdb553a9a1e4a">01098</a> <span class="preprocessor"></span><span class="preprocessor">#define ADC_DCCTL0_CIM_HONCE    0x00000003  ///&lt; Hysteresis Once</span>
<a name="l01099"></a>01099 <span class="preprocessor"></span>
<a name="l01100"></a>01100 
<a name="l01101"></a>01101 <span class="comment">/*</span>
<a name="l01102"></a>01102 <span class="comment"> * The following are defines for the bit fields in the ADC_O_DCCTL1 register.</span>
<a name="l01103"></a>01103 <span class="comment"> */</span>
<a name="l01104"></a><a class="code" href="lm3s__adc_8h.html#ac5d7baf95086979914a80964ff323126">01104</a> <span class="preprocessor">#define ADC_DCCTL1_CTE          0x00001000  ///&lt; Comparison Trigger Enable</span>
<a name="l01105"></a><a class="code" href="lm3s__adc_8h.html#a00f799495e39eb088a071b40ab9a7101">01105</a> <span class="preprocessor"></span><span class="preprocessor">#define ADC_DCCTL1_CTC_M        0x00000C00  ///&lt; Comparison Trigger Condition</span>
<a name="l01106"></a><a class="code" href="lm3s__adc_8h.html#a291dd2929b24a2562c4ac7679f6d4048">01106</a> <span class="preprocessor"></span><span class="preprocessor">#define ADC_DCCTL1_CTC_LOW      0x00000000  ///&lt; Low Band</span>
<a name="l01107"></a><a class="code" href="lm3s__adc_8h.html#a66daceae85ec5227ef2b06381ad304e7">01107</a> <span class="preprocessor"></span><span class="preprocessor">#define ADC_DCCTL1_CTC_MID      0x00000400  ///&lt; Mid Band</span>
<a name="l01108"></a><a class="code" href="lm3s__adc_8h.html#a10f1cc9d792da20f207e86b33749fc7b">01108</a> <span class="preprocessor"></span><span class="preprocessor">#define ADC_DCCTL1_CTC_HIGH     0x00000C00  ///&lt; High Band</span>
<a name="l01109"></a><a class="code" href="lm3s__adc_8h.html#ab8d20f3b6d76336bafd51c19609f4ced">01109</a> <span class="preprocessor"></span><span class="preprocessor">#define ADC_DCCTL1_CTM_M        0x00000300  ///&lt; Comparison Trigger Mode</span>
<a name="l01110"></a><a class="code" href="lm3s__adc_8h.html#aa74f75b22f72ce349b5d1e593a9c343a">01110</a> <span class="preprocessor"></span><span class="preprocessor">#define ADC_DCCTL1_CTM_ALWAYS   0x00000000  ///&lt; Always</span>
<a name="l01111"></a><a class="code" href="lm3s__adc_8h.html#af2e9c0004ee35a4af41348cc3e5b2ac5">01111</a> <span class="preprocessor"></span><span class="preprocessor">#define ADC_DCCTL1_CTM_ONCE     0x00000100  ///&lt; Once</span>
<a name="l01112"></a><a class="code" href="lm3s__adc_8h.html#a9d323cb2301c994dfdbbb40b238ac9a1">01112</a> <span class="preprocessor"></span><span class="preprocessor">#define ADC_DCCTL1_CTM_HALWAYS  0x00000200  ///&lt; Hysteresis Always</span>
<a name="l01113"></a><a class="code" href="lm3s__adc_8h.html#a8718cdc0888b35c0471bf509f19b2370">01113</a> <span class="preprocessor"></span><span class="preprocessor">#define ADC_DCCTL1_CTM_HONCE    0x00000300  ///&lt; Hysteresis Once</span>
<a name="l01114"></a><a class="code" href="lm3s__adc_8h.html#a2e469796c557bd80ce9df0914599e9af">01114</a> <span class="preprocessor"></span><span class="preprocessor">#define ADC_DCCTL1_CIE          0x00000010  ///&lt; Comparison Interrupt Enable</span>
<a name="l01115"></a><a class="code" href="lm3s__adc_8h.html#aa68b58a9743d19060f39a701c03a4c3a">01115</a> <span class="preprocessor"></span><span class="preprocessor">#define ADC_DCCTL1_CIC_M        0x0000000C  ///&lt; Comparison Interrupt Condition</span>
<a name="l01116"></a><a class="code" href="lm3s__adc_8h.html#a496d6d46dbba58a0d2a4b86e96d41c89">01116</a> <span class="preprocessor"></span><span class="preprocessor">#define ADC_DCCTL1_CIC_LOW      0x00000000  ///&lt; Low Band</span>
<a name="l01117"></a><a class="code" href="lm3s__adc_8h.html#ab1e3b0142fb6b373dc92a18200b3ebb6">01117</a> <span class="preprocessor"></span><span class="preprocessor">#define ADC_DCCTL1_CIC_MID      0x00000004  ///&lt; Mid Band</span>
<a name="l01118"></a><a class="code" href="lm3s__adc_8h.html#abfa07f6662f2522caa2122ec6d6eda2f">01118</a> <span class="preprocessor"></span><span class="preprocessor">#define ADC_DCCTL1_CIC_HIGH     0x0000000C  ///&lt; High Band</span>
<a name="l01119"></a><a class="code" href="lm3s__adc_8h.html#af20b4dfae85274f5864384bf556874c5">01119</a> <span class="preprocessor"></span><span class="preprocessor">#define ADC_DCCTL1_CIM_M        0x00000003  ///&lt; Comparison Interrupt Mode</span>
<a name="l01120"></a><a class="code" href="lm3s__adc_8h.html#a741601d87fc266c3a864dc2977d15ec7">01120</a> <span class="preprocessor"></span><span class="preprocessor">#define ADC_DCCTL1_CIM_ALWAYS   0x00000000  ///&lt; Always</span>
<a name="l01121"></a><a class="code" href="lm3s__adc_8h.html#a635e366d999e3a4981b1eda33ed19f8a">01121</a> <span class="preprocessor"></span><span class="preprocessor">#define ADC_DCCTL1_CIM_ONCE     0x00000001  ///&lt; Once</span>
<a name="l01122"></a><a class="code" href="lm3s__adc_8h.html#a9b04320a20d74e2244982515ae9ebbd4">01122</a> <span class="preprocessor"></span><span class="preprocessor">#define ADC_DCCTL1_CIM_HALWAYS  0x00000002  ///&lt; Hysteresis Always</span>
<a name="l01123"></a><a class="code" href="lm3s__adc_8h.html#aaee92ef70ad5b3f6d584ff494f7502c4">01123</a> <span class="preprocessor"></span><span class="preprocessor">#define ADC_DCCTL1_CIM_HONCE    0x00000003  ///&lt; Hysteresis Once</span>
<a name="l01124"></a>01124 <span class="preprocessor"></span>
<a name="l01125"></a>01125 
<a name="l01126"></a>01126 <span class="comment">/*</span>
<a name="l01127"></a>01127 <span class="comment"> * The following are defines for the bit fields in the ADC_O_DCCTL2 register.</span>
<a name="l01128"></a>01128 <span class="comment"> */</span>
<a name="l01129"></a><a class="code" href="lm3s__adc_8h.html#a18470b4a1b1a3b547daf62ec23a9df40">01129</a> <span class="preprocessor">#define ADC_DCCTL2_CTE          0x00001000  ///&lt; Comparison Trigger Enable</span>
<a name="l01130"></a><a class="code" href="lm3s__adc_8h.html#a03631a4a53955f1cc1bc05694f400490">01130</a> <span class="preprocessor"></span><span class="preprocessor">#define ADC_DCCTL2_CTC_M        0x00000C00  ///&lt; Comparison Trigger Condition</span>
<a name="l01131"></a><a class="code" href="lm3s__adc_8h.html#a5685432f5713b17a9258a33f98c4aa17">01131</a> <span class="preprocessor"></span><span class="preprocessor">#define ADC_DCCTL2_CTC_LOW      0x00000000  ///&lt; Low Band</span>
<a name="l01132"></a><a class="code" href="lm3s__adc_8h.html#a6156790dd0e63adf783f88a8d69f5d24">01132</a> <span class="preprocessor"></span><span class="preprocessor">#define ADC_DCCTL2_CTC_MID      0x00000400  ///&lt; Mid Band</span>
<a name="l01133"></a><a class="code" href="lm3s__adc_8h.html#ac0109bfc989c3b30594aa51ad29ea3e2">01133</a> <span class="preprocessor"></span><span class="preprocessor">#define ADC_DCCTL2_CTC_HIGH     0x00000C00  ///&lt; High Band</span>
<a name="l01134"></a><a class="code" href="lm3s__adc_8h.html#a885c0b7887da27e944c2fba164e400c7">01134</a> <span class="preprocessor"></span><span class="preprocessor">#define ADC_DCCTL2_CTM_M        0x00000300  ///&lt; Comparison Trigger Mode</span>
<a name="l01135"></a><a class="code" href="lm3s__adc_8h.html#af3a7a4bd480c38fb34f4ad92fe51d0cc">01135</a> <span class="preprocessor"></span><span class="preprocessor">#define ADC_DCCTL2_CTM_ALWAYS   0x00000000  ///&lt; Always</span>
<a name="l01136"></a><a class="code" href="lm3s__adc_8h.html#a0d9ac1f3b383265ef9fce9add875e274">01136</a> <span class="preprocessor"></span><span class="preprocessor">#define ADC_DCCTL2_CTM_ONCE     0x00000100  ///&lt; Once</span>
<a name="l01137"></a><a class="code" href="lm3s__adc_8h.html#a5ded2c7b4e46d3358be0337e70facfd3">01137</a> <span class="preprocessor"></span><span class="preprocessor">#define ADC_DCCTL2_CTM_HALWAYS  0x00000200  ///&lt; Hysteresis Always</span>
<a name="l01138"></a><a class="code" href="lm3s__adc_8h.html#a975adb5122272415f53ec9bbfa5a7c7d">01138</a> <span class="preprocessor"></span><span class="preprocessor">#define ADC_DCCTL2_CTM_HONCE    0x00000300  ///&lt; Hysteresis Once</span>
<a name="l01139"></a><a class="code" href="lm3s__adc_8h.html#aadb463a24dc5d6e7f12598293bbcafd8">01139</a> <span class="preprocessor"></span><span class="preprocessor">#define ADC_DCCTL2_CIE          0x00000010  ///&lt; Comparison Interrupt Enable</span>
<a name="l01140"></a><a class="code" href="lm3s__adc_8h.html#aac03c217357371673405ce22b080946e">01140</a> <span class="preprocessor"></span><span class="preprocessor">#define ADC_DCCTL2_CIC_M        0x0000000C  ///&lt; Comparison Interrupt Condition</span>
<a name="l01141"></a><a class="code" href="lm3s__adc_8h.html#a91f260acdc68c8146c721a1720889f2f">01141</a> <span class="preprocessor"></span><span class="preprocessor">#define ADC_DCCTL2_CIC_LOW      0x00000000  ///&lt; Low Band</span>
<a name="l01142"></a><a class="code" href="lm3s__adc_8h.html#a7574b8261aff02c663928794f71feff3">01142</a> <span class="preprocessor"></span><span class="preprocessor">#define ADC_DCCTL2_CIC_MID      0x00000004  ///&lt; Mid Band</span>
<a name="l01143"></a><a class="code" href="lm3s__adc_8h.html#ae0a8a2205748f8dcf2fd5ba70145f6d3">01143</a> <span class="preprocessor"></span><span class="preprocessor">#define ADC_DCCTL2_CIC_HIGH     0x0000000C  ///&lt; High Band</span>
<a name="l01144"></a><a class="code" href="lm3s__adc_8h.html#a67a04435f674e4112c831d09ad4fce9b">01144</a> <span class="preprocessor"></span><span class="preprocessor">#define ADC_DCCTL2_CIM_M        0x00000003  ///&lt; Comparison Interrupt Mode</span>
<a name="l01145"></a><a class="code" href="lm3s__adc_8h.html#ab4533a35be2bf149132fbb84921df47f">01145</a> <span class="preprocessor"></span><span class="preprocessor">#define ADC_DCCTL2_CIM_ALWAYS   0x00000000  ///&lt; Always</span>
<a name="l01146"></a><a class="code" href="lm3s__adc_8h.html#aa1efff71c92431308cfe113bb3f98fd9">01146</a> <span class="preprocessor"></span><span class="preprocessor">#define ADC_DCCTL2_CIM_ONCE     0x00000001  ///&lt; Once</span>
<a name="l01147"></a><a class="code" href="lm3s__adc_8h.html#a628965749769ad8494503f2f46a9e35d">01147</a> <span class="preprocessor"></span><span class="preprocessor">#define ADC_DCCTL2_CIM_HALWAYS  0x00000002  ///&lt; Hysteresis Always</span>
<a name="l01148"></a><a class="code" href="lm3s__adc_8h.html#ac5ef77b72399154bff47b4ba2affb5b6">01148</a> <span class="preprocessor"></span><span class="preprocessor">#define ADC_DCCTL2_CIM_HONCE    0x00000003  ///&lt; Hysteresis Once</span>
<a name="l01149"></a>01149 <span class="preprocessor"></span>
<a name="l01150"></a>01150 
<a name="l01151"></a>01151 <span class="comment">/*</span>
<a name="l01152"></a>01152 <span class="comment"> * The following are defines for the bit fields in the ADC_O_DCCTL3 register.</span>
<a name="l01153"></a>01153 <span class="comment"> */</span>
<a name="l01154"></a><a class="code" href="lm3s__adc_8h.html#a92f5f1193317fb730447e0e5225b4e11">01154</a> <span class="preprocessor">#define ADC_DCCTL3_CTE          0x00001000  ///&lt; Comparison Trigger Enable</span>
<a name="l01155"></a><a class="code" href="lm3s__adc_8h.html#a3066ef3a0d871ee3534041ac74d6c858">01155</a> <span class="preprocessor"></span><span class="preprocessor">#define ADC_DCCTL3_CTC_M        0x00000C00  ///&lt; Comparison Trigger Condition</span>
<a name="l01156"></a><a class="code" href="lm3s__adc_8h.html#a2693d2c8cff20aa0553687e97508aa37">01156</a> <span class="preprocessor"></span><span class="preprocessor">#define ADC_DCCTL3_CTC_LOW      0x00000000  ///&lt; Low Band</span>
<a name="l01157"></a><a class="code" href="lm3s__adc_8h.html#ac3a02571435b4a21f8f0cf39b5c9445c">01157</a> <span class="preprocessor"></span><span class="preprocessor">#define ADC_DCCTL3_CTC_MID      0x00000400  ///&lt; Mid Band</span>
<a name="l01158"></a><a class="code" href="lm3s__adc_8h.html#ade6969194b7524f9c91526099fb4a228">01158</a> <span class="preprocessor"></span><span class="preprocessor">#define ADC_DCCTL3_CTC_HIGH     0x00000C00  ///&lt; High Band</span>
<a name="l01159"></a><a class="code" href="lm3s__adc_8h.html#a3f50291a641a03fba5d7494e72162c76">01159</a> <span class="preprocessor"></span><span class="preprocessor">#define ADC_DCCTL3_CTM_M        0x00000300  ///&lt; Comparison Trigger Mode</span>
<a name="l01160"></a><a class="code" href="lm3s__adc_8h.html#a3521770aafd099d6507c947a98f3fa0c">01160</a> <span class="preprocessor"></span><span class="preprocessor">#define ADC_DCCTL3_CTM_ALWAYS   0x00000000  ///&lt; Always</span>
<a name="l01161"></a><a class="code" href="lm3s__adc_8h.html#ab87ab6327647037e6ee9f3e886b1466c">01161</a> <span class="preprocessor"></span><span class="preprocessor">#define ADC_DCCTL3_CTM_ONCE     0x00000100  ///&lt; Once</span>
<a name="l01162"></a><a class="code" href="lm3s__adc_8h.html#ac45b3a72e741875b0a43035cf7422a06">01162</a> <span class="preprocessor"></span><span class="preprocessor">#define ADC_DCCTL3_CTM_HALWAYS  0x00000200  ///&lt; Hysteresis Always</span>
<a name="l01163"></a><a class="code" href="lm3s__adc_8h.html#a99620a9e5fd2c40b19c5fa87d450431d">01163</a> <span class="preprocessor"></span><span class="preprocessor">#define ADC_DCCTL3_CTM_HONCE    0x00000300  ///&lt; Hysteresis Once</span>
<a name="l01164"></a><a class="code" href="lm3s__adc_8h.html#a96a1742179a220a5088de21775057398">01164</a> <span class="preprocessor"></span><span class="preprocessor">#define ADC_DCCTL3_CIE          0x00000010  ///&lt; Comparison Interrupt Enable</span>
<a name="l01165"></a><a class="code" href="lm3s__adc_8h.html#a41ad5387d52b1ab59ca97180b6907e66">01165</a> <span class="preprocessor"></span><span class="preprocessor">#define ADC_DCCTL3_CIC_M        0x0000000C  ///&lt; Comparison Interrupt Condition</span>
<a name="l01166"></a><a class="code" href="lm3s__adc_8h.html#af0f3206b2585ef1f0f46d0ff4d993676">01166</a> <span class="preprocessor"></span><span class="preprocessor">#define ADC_DCCTL3_CIC_LOW      0x00000000  ///&lt; Low Band</span>
<a name="l01167"></a><a class="code" href="lm3s__adc_8h.html#a59d3bfcc2bad1136e818f0d1aa7e0912">01167</a> <span class="preprocessor"></span><span class="preprocessor">#define ADC_DCCTL3_CIC_MID      0x00000004  ///&lt; Mid Band</span>
<a name="l01168"></a><a class="code" href="lm3s__adc_8h.html#a412ea571b23048aafb9227b6a82d7cf8">01168</a> <span class="preprocessor"></span><span class="preprocessor">#define ADC_DCCTL3_CIC_HIGH     0x0000000C  ///&lt; High Band</span>
<a name="l01169"></a><a class="code" href="lm3s__adc_8h.html#a6d16393e1bc4ab4fadf6708482b619a9">01169</a> <span class="preprocessor"></span><span class="preprocessor">#define ADC_DCCTL3_CIM_M        0x00000003  ///&lt; Comparison Interrupt Mode</span>
<a name="l01170"></a><a class="code" href="lm3s__adc_8h.html#ab8f8b4c12ba7796fc48e40156a233018">01170</a> <span class="preprocessor"></span><span class="preprocessor">#define ADC_DCCTL3_CIM_ALWAYS   0x00000000  ///&lt; Always</span>
<a name="l01171"></a><a class="code" href="lm3s__adc_8h.html#a5767bf5728f2f68596289fb411753782">01171</a> <span class="preprocessor"></span><span class="preprocessor">#define ADC_DCCTL3_CIM_ONCE     0x00000001  ///&lt; Once</span>
<a name="l01172"></a><a class="code" href="lm3s__adc_8h.html#a019d1149cd916f2618d752a882551a12">01172</a> <span class="preprocessor"></span><span class="preprocessor">#define ADC_DCCTL3_CIM_HALWAYS  0x00000002  ///&lt; Hysteresis Always</span>
<a name="l01173"></a><a class="code" href="lm3s__adc_8h.html#a32bf377d052f16d435d94d3e81516428">01173</a> <span class="preprocessor"></span><span class="preprocessor">#define ADC_DCCTL3_CIM_HONCE    0x00000003  ///&lt; Hysteresis Once</span>
<a name="l01174"></a>01174 <span class="preprocessor"></span>
<a name="l01175"></a>01175 
<a name="l01176"></a>01176 <span class="comment">/*</span>
<a name="l01177"></a>01177 <span class="comment"> * The following are defines for the bit fields in the ADC_O_DCCTL4 register.</span>
<a name="l01178"></a>01178 <span class="comment"> */</span>
<a name="l01179"></a><a class="code" href="lm3s__adc_8h.html#ae5b4ab01d089859682b265f17e897997">01179</a> <span class="preprocessor">#define ADC_DCCTL4_CTE          0x00001000  ///&lt; Comparison Trigger Enable</span>
<a name="l01180"></a><a class="code" href="lm3s__adc_8h.html#ad1001d8429e5fb084fbe338c8730be3d">01180</a> <span class="preprocessor"></span><span class="preprocessor">#define ADC_DCCTL4_CTC_M        0x00000C00  ///&lt; Comparison Trigger Condition</span>
<a name="l01181"></a><a class="code" href="lm3s__adc_8h.html#ad93ce199de5d243966d7ea46d453ba38">01181</a> <span class="preprocessor"></span><span class="preprocessor">#define ADC_DCCTL4_CTC_LOW      0x00000000  ///&lt; Low Band</span>
<a name="l01182"></a><a class="code" href="lm3s__adc_8h.html#a57080da822bead97395efa4db0630e2b">01182</a> <span class="preprocessor"></span><span class="preprocessor">#define ADC_DCCTL4_CTC_MID      0x00000400  ///&lt; Mid Band</span>
<a name="l01183"></a><a class="code" href="lm3s__adc_8h.html#ae967d50a6d94d4cf4fae05e006adcd8b">01183</a> <span class="preprocessor"></span><span class="preprocessor">#define ADC_DCCTL4_CTC_HIGH     0x00000C00  ///&lt; High Band</span>
<a name="l01184"></a><a class="code" href="lm3s__adc_8h.html#a752917c04f9871f8e9a19c538089d846">01184</a> <span class="preprocessor"></span><span class="preprocessor">#define ADC_DCCTL4_CTM_M        0x00000300  ///&lt; Comparison Trigger Mode</span>
<a name="l01185"></a><a class="code" href="lm3s__adc_8h.html#aae26465acfada0def5626bcfca75541d">01185</a> <span class="preprocessor"></span><span class="preprocessor">#define ADC_DCCTL4_CTM_ALWAYS   0x00000000  ///&lt; Always</span>
<a name="l01186"></a><a class="code" href="lm3s__adc_8h.html#a57acac3d18504540cf1d3fd3e56df1f7">01186</a> <span class="preprocessor"></span><span class="preprocessor">#define ADC_DCCTL4_CTM_ONCE     0x00000100  ///&lt; Once</span>
<a name="l01187"></a><a class="code" href="lm3s__adc_8h.html#afb9af04b2ae883fa375f3b36df61fd21">01187</a> <span class="preprocessor"></span><span class="preprocessor">#define ADC_DCCTL4_CTM_HALWAYS  0x00000200  ///&lt; Hysteresis Always</span>
<a name="l01188"></a><a class="code" href="lm3s__adc_8h.html#a6fcab2aba27a5eabad8fa4010ee82044">01188</a> <span class="preprocessor"></span><span class="preprocessor">#define ADC_DCCTL4_CTM_HONCE    0x00000300  ///&lt; Hysteresis Once</span>
<a name="l01189"></a><a class="code" href="lm3s__adc_8h.html#aa29528a71972bfdda0b2a3b00fb6cf56">01189</a> <span class="preprocessor"></span><span class="preprocessor">#define ADC_DCCTL4_CIE          0x00000010  ///&lt; Comparison Interrupt Enable</span>
<a name="l01190"></a><a class="code" href="lm3s__adc_8h.html#a96ad2d42caf62e4dcf361ad11bbaead4">01190</a> <span class="preprocessor"></span><span class="preprocessor">#define ADC_DCCTL4_CIC_M        0x0000000C  ///&lt; Comparison Interrupt Condition</span>
<a name="l01191"></a><a class="code" href="lm3s__adc_8h.html#a2a18de5a5a62dc3a58fc56a7d266d97c">01191</a> <span class="preprocessor"></span><span class="preprocessor">#define ADC_DCCTL4_CIC_LOW      0x00000000  ///&lt; Low Band</span>
<a name="l01192"></a><a class="code" href="lm3s__adc_8h.html#a72f2b3b65ed600dab3e593a654d8f6b0">01192</a> <span class="preprocessor"></span><span class="preprocessor">#define ADC_DCCTL4_CIC_MID      0x00000004  ///&lt; Mid Band</span>
<a name="l01193"></a><a class="code" href="lm3s__adc_8h.html#a6c06549706ad1dc8ef479e53ff0d9cc2">01193</a> <span class="preprocessor"></span><span class="preprocessor">#define ADC_DCCTL4_CIC_HIGH     0x0000000C  ///&lt; High Band</span>
<a name="l01194"></a><a class="code" href="lm3s__adc_8h.html#a60ab1454e54ea2e9ca699dcade9afb12">01194</a> <span class="preprocessor"></span><span class="preprocessor">#define ADC_DCCTL4_CIM_M        0x00000003  ///&lt; Comparison Interrupt Mode</span>
<a name="l01195"></a><a class="code" href="lm3s__adc_8h.html#a09595a4e5beb857988857d3a6604689c">01195</a> <span class="preprocessor"></span><span class="preprocessor">#define ADC_DCCTL4_CIM_ALWAYS   0x00000000  ///&lt; Always</span>
<a name="l01196"></a><a class="code" href="lm3s__adc_8h.html#a69aa527364e76f3ff22f32e62f495ca9">01196</a> <span class="preprocessor"></span><span class="preprocessor">#define ADC_DCCTL4_CIM_ONCE     0x00000001  ///&lt; Once</span>
<a name="l01197"></a><a class="code" href="lm3s__adc_8h.html#ac4e507ffccb92d1899234cbfbeb8855b">01197</a> <span class="preprocessor"></span><span class="preprocessor">#define ADC_DCCTL4_CIM_HALWAYS  0x00000002  ///&lt; Hysteresis Always</span>
<a name="l01198"></a><a class="code" href="lm3s__adc_8h.html#ae75b654eae6cde795594f9adfb52c4b4">01198</a> <span class="preprocessor"></span><span class="preprocessor">#define ADC_DCCTL4_CIM_HONCE    0x00000003  ///&lt; Hysteresis Once</span>
<a name="l01199"></a>01199 <span class="preprocessor"></span>
<a name="l01200"></a>01200 
<a name="l01201"></a>01201 <span class="comment">/*</span>
<a name="l01202"></a>01202 <span class="comment"> * The following are defines for the bit fields in the ADC_O_DCCTL5 register.</span>
<a name="l01203"></a>01203 <span class="comment"> */</span>
<a name="l01204"></a><a class="code" href="lm3s__adc_8h.html#a52802f06eb41a51a16b97296d66591db">01204</a> <span class="preprocessor">#define ADC_DCCTL5_CTE          0x00001000  ///&lt; Comparison Trigger Enable</span>
<a name="l01205"></a><a class="code" href="lm3s__adc_8h.html#a3cdddef09b3f2ecefd1a9a0c31c64125">01205</a> <span class="preprocessor"></span><span class="preprocessor">#define ADC_DCCTL5_CTC_M        0x00000C00  ///&lt; Comparison Trigger Condition</span>
<a name="l01206"></a><a class="code" href="lm3s__adc_8h.html#a6f1d59263d979d7d09be1b81a269c6b8">01206</a> <span class="preprocessor"></span><span class="preprocessor">#define ADC_DCCTL5_CTC_LOW      0x00000000  ///&lt; Low Band</span>
<a name="l01207"></a><a class="code" href="lm3s__adc_8h.html#a7f7c84f80df163cabf036f1f1791b471">01207</a> <span class="preprocessor"></span><span class="preprocessor">#define ADC_DCCTL5_CTC_MID      0x00000400  ///&lt; Mid Band</span>
<a name="l01208"></a><a class="code" href="lm3s__adc_8h.html#a390e01eb759427ddc9e45fe62296fb43">01208</a> <span class="preprocessor"></span><span class="preprocessor">#define ADC_DCCTL5_CTC_HIGH     0x00000C00  ///&lt; High Band</span>
<a name="l01209"></a><a class="code" href="lm3s__adc_8h.html#af2a2bc1a8de65180cc885aa354269f04">01209</a> <span class="preprocessor"></span><span class="preprocessor">#define ADC_DCCTL5_CTM_M        0x00000300  ///&lt; Comparison Trigger Mode</span>
<a name="l01210"></a><a class="code" href="lm3s__adc_8h.html#a16d6be0527848ac3dd7c67ca3a64f769">01210</a> <span class="preprocessor"></span><span class="preprocessor">#define ADC_DCCTL5_CTM_ALWAYS   0x00000000  ///&lt; Always</span>
<a name="l01211"></a><a class="code" href="lm3s__adc_8h.html#aaa022e18ac84f38737fa2b0d4439ae75">01211</a> <span class="preprocessor"></span><span class="preprocessor">#define ADC_DCCTL5_CTM_ONCE     0x00000100  ///&lt; Once</span>
<a name="l01212"></a><a class="code" href="lm3s__adc_8h.html#ac7625b8f62c01f1e13c94a91ec76f36a">01212</a> <span class="preprocessor"></span><span class="preprocessor">#define ADC_DCCTL5_CTM_HALWAYS  0x00000200  ///&lt; Hysteresis Always</span>
<a name="l01213"></a><a class="code" href="lm3s__adc_8h.html#aa2f2150c877a0340c0cfbff98c09d6e7">01213</a> <span class="preprocessor"></span><span class="preprocessor">#define ADC_DCCTL5_CTM_HONCE    0x00000300  ///&lt; Hysteresis Once</span>
<a name="l01214"></a><a class="code" href="lm3s__adc_8h.html#ae5e3d38288868ed0567128906dc718b0">01214</a> <span class="preprocessor"></span><span class="preprocessor">#define ADC_DCCTL5_CIE          0x00000010  ///&lt; Comparison Interrupt Enable</span>
<a name="l01215"></a><a class="code" href="lm3s__adc_8h.html#afb231892103ea6115404a6c399132100">01215</a> <span class="preprocessor"></span><span class="preprocessor">#define ADC_DCCTL5_CIC_M        0x0000000C  ///&lt; Comparison Interrupt Condition</span>
<a name="l01216"></a><a class="code" href="lm3s__adc_8h.html#afe72c96ad26ed0bd1ca641defecbb91f">01216</a> <span class="preprocessor"></span><span class="preprocessor">#define ADC_DCCTL5_CIC_LOW      0x00000000  ///&lt; Low Band</span>
<a name="l01217"></a><a class="code" href="lm3s__adc_8h.html#adee86b2c3c94af4a042c93419c5ed630">01217</a> <span class="preprocessor"></span><span class="preprocessor">#define ADC_DCCTL5_CIC_MID      0x00000004  ///&lt; Mid Band</span>
<a name="l01218"></a><a class="code" href="lm3s__adc_8h.html#a12f7d53b55dbd172cda049867a236eec">01218</a> <span class="preprocessor"></span><span class="preprocessor">#define ADC_DCCTL5_CIC_HIGH     0x0000000C  ///&lt; High Band</span>
<a name="l01219"></a><a class="code" href="lm3s__adc_8h.html#a6098817c060ad15483f9d0743a1356fc">01219</a> <span class="preprocessor"></span><span class="preprocessor">#define ADC_DCCTL5_CIM_M        0x00000003  ///&lt; Comparison Interrupt Mode</span>
<a name="l01220"></a><a class="code" href="lm3s__adc_8h.html#a4d0a2cf3de99fb8b31c9232d3cd06c76">01220</a> <span class="preprocessor"></span><span class="preprocessor">#define ADC_DCCTL5_CIM_ALWAYS   0x00000000  ///&lt; Always</span>
<a name="l01221"></a><a class="code" href="lm3s__adc_8h.html#abbc226f8f35ac0d12b47c3c01ba1bcc2">01221</a> <span class="preprocessor"></span><span class="preprocessor">#define ADC_DCCTL5_CIM_ONCE     0x00000001  ///&lt; Once</span>
<a name="l01222"></a><a class="code" href="lm3s__adc_8h.html#ad9c175db0d155fcba46051c620f56b6d">01222</a> <span class="preprocessor"></span><span class="preprocessor">#define ADC_DCCTL5_CIM_HALWAYS  0x00000002  ///&lt; Hysteresis Always</span>
<a name="l01223"></a><a class="code" href="lm3s__adc_8h.html#ac5958dcc61f11653be4833a81a01f854">01223</a> <span class="preprocessor"></span><span class="preprocessor">#define ADC_DCCTL5_CIM_HONCE    0x00000003  ///&lt; Hysteresis Once</span>
<a name="l01224"></a>01224 <span class="preprocessor"></span>
<a name="l01225"></a>01225 
<a name="l01226"></a>01226 <span class="comment">/*</span>
<a name="l01227"></a>01227 <span class="comment"> * The following are defines for the bit fields in the ADC_O_DCCTL6 register.</span>
<a name="l01228"></a>01228 <span class="comment"> */</span>
<a name="l01229"></a><a class="code" href="lm3s__adc_8h.html#af658b6b39c0b17dde2ba64924696c833">01229</a> <span class="preprocessor">#define ADC_DCCTL6_CTE          0x00001000  ///&lt; Comparison Trigger Enable</span>
<a name="l01230"></a><a class="code" href="lm3s__adc_8h.html#ad790d895f4b26fee1d51b156fb344514">01230</a> <span class="preprocessor"></span><span class="preprocessor">#define ADC_DCCTL6_CTC_M        0x00000C00  ///&lt; Comparison Trigger Condition</span>
<a name="l01231"></a><a class="code" href="lm3s__adc_8h.html#a5e1207c697590fbcdf896ecf069c10d4">01231</a> <span class="preprocessor"></span><span class="preprocessor">#define ADC_DCCTL6_CTC_LOW      0x00000000  ///&lt; Low Band</span>
<a name="l01232"></a><a class="code" href="lm3s__adc_8h.html#acce5e5dc22af3a9186cfea9ebc9eb7d7">01232</a> <span class="preprocessor"></span><span class="preprocessor">#define ADC_DCCTL6_CTC_MID      0x00000400  ///&lt; Mid Band</span>
<a name="l01233"></a><a class="code" href="lm3s__adc_8h.html#ab4cc180998378ed15731bb5acc06f01c">01233</a> <span class="preprocessor"></span><span class="preprocessor">#define ADC_DCCTL6_CTC_HIGH     0x00000C00  ///&lt; High Band</span>
<a name="l01234"></a><a class="code" href="lm3s__adc_8h.html#a62acf5ea39e39b226f8109b4cbdd2ea1">01234</a> <span class="preprocessor"></span><span class="preprocessor">#define ADC_DCCTL6_CTM_M        0x00000300  ///&lt; Comparison Trigger Mode</span>
<a name="l01235"></a><a class="code" href="lm3s__adc_8h.html#a2e8c2a8c66cbd7cea87d5c11acb0c2b8">01235</a> <span class="preprocessor"></span><span class="preprocessor">#define ADC_DCCTL6_CTM_ALWAYS   0x00000000  ///&lt; Always</span>
<a name="l01236"></a><a class="code" href="lm3s__adc_8h.html#a9011739f663d2735411f43f38ea4331d">01236</a> <span class="preprocessor"></span><span class="preprocessor">#define ADC_DCCTL6_CTM_ONCE     0x00000100  ///&lt; Once</span>
<a name="l01237"></a><a class="code" href="lm3s__adc_8h.html#a7f1b4e5fe801904928292c0c90a14c6a">01237</a> <span class="preprocessor"></span><span class="preprocessor">#define ADC_DCCTL6_CTM_HALWAYS  0x00000200  ///&lt; Hysteresis Always</span>
<a name="l01238"></a><a class="code" href="lm3s__adc_8h.html#a8864eab0e01d9674c9c099355ae5596d">01238</a> <span class="preprocessor"></span><span class="preprocessor">#define ADC_DCCTL6_CTM_HONCE    0x00000300  ///&lt; Hysteresis Once</span>
<a name="l01239"></a><a class="code" href="lm3s__adc_8h.html#aa6c337449e6d862eafb2e4227a319728">01239</a> <span class="preprocessor"></span><span class="preprocessor">#define ADC_DCCTL6_CIE          0x00000010  ///&lt; Comparison Interrupt Enable</span>
<a name="l01240"></a><a class="code" href="lm3s__adc_8h.html#a18507ef7ba0a178ad3e32bffcfae360b">01240</a> <span class="preprocessor"></span><span class="preprocessor">#define ADC_DCCTL6_CIC_M        0x0000000C  ///&lt; Comparison Interrupt Condition</span>
<a name="l01241"></a><a class="code" href="lm3s__adc_8h.html#af78d0fcf9ade076d919d63c10fd8c002">01241</a> <span class="preprocessor"></span><span class="preprocessor">#define ADC_DCCTL6_CIC_LOW      0x00000000  ///&lt; Low Band</span>
<a name="l01242"></a><a class="code" href="lm3s__adc_8h.html#a83831288f8cf8c01962e0b96d0a0fc24">01242</a> <span class="preprocessor"></span><span class="preprocessor">#define ADC_DCCTL6_CIC_MID      0x00000004  ///&lt; Mid Band</span>
<a name="l01243"></a><a class="code" href="lm3s__adc_8h.html#a7b1ba5314b261788187f4d79681eb197">01243</a> <span class="preprocessor"></span><span class="preprocessor">#define ADC_DCCTL6_CIC_HIGH     0x0000000C  ///&lt; High Band</span>
<a name="l01244"></a><a class="code" href="lm3s__adc_8h.html#a63634d343aa9303ae2c6cc3a53498b4a">01244</a> <span class="preprocessor"></span><span class="preprocessor">#define ADC_DCCTL6_CIM_M        0x00000003  ///&lt; Comparison Interrupt Mode</span>
<a name="l01245"></a><a class="code" href="lm3s__adc_8h.html#a05bbf7fe7ad9de6535cd42331524ca84">01245</a> <span class="preprocessor"></span><span class="preprocessor">#define ADC_DCCTL6_CIM_ALWAYS   0x00000000  ///&lt; Always</span>
<a name="l01246"></a><a class="code" href="lm3s__adc_8h.html#a5a85366e8b55854ee87715d455ada459">01246</a> <span class="preprocessor"></span><span class="preprocessor">#define ADC_DCCTL6_CIM_ONCE     0x00000001  ///&lt; Once</span>
<a name="l01247"></a><a class="code" href="lm3s__adc_8h.html#ad14327edf33b36502d8e9ac7972cc72d">01247</a> <span class="preprocessor"></span><span class="preprocessor">#define ADC_DCCTL6_CIM_HALWAYS  0x00000002  ///&lt; Hysteresis Always</span>
<a name="l01248"></a><a class="code" href="lm3s__adc_8h.html#ae2899dfc3e58bbf71eb788735be068aa">01248</a> <span class="preprocessor"></span><span class="preprocessor">#define ADC_DCCTL6_CIM_HONCE    0x00000003  ///&lt; Hysteresis Once</span>
<a name="l01249"></a>01249 <span class="preprocessor"></span>
<a name="l01250"></a>01250 
<a name="l01251"></a>01251 <span class="comment">/*</span>
<a name="l01252"></a>01252 <span class="comment"> * The following are defines for the bit fields in the ADC_O_DCCTL7 register.</span>
<a name="l01253"></a>01253 <span class="comment"> */</span>
<a name="l01254"></a><a class="code" href="lm3s__adc_8h.html#abfa681f97ece5951859e2ec866dffc39">01254</a> <span class="preprocessor">#define ADC_DCCTL7_CTE          0x00001000  ///&lt; Comparison Trigger Enable</span>
<a name="l01255"></a><a class="code" href="lm3s__adc_8h.html#a26472e55841b480ee721a923d342dda0">01255</a> <span class="preprocessor"></span><span class="preprocessor">#define ADC_DCCTL7_CTC_M        0x00000C00  ///&lt; Comparison Trigger Condition</span>
<a name="l01256"></a><a class="code" href="lm3s__adc_8h.html#a684b67fcf77d7241e35732669127b6c3">01256</a> <span class="preprocessor"></span><span class="preprocessor">#define ADC_DCCTL7_CTC_LOW      0x00000000  ///&lt; Low Band</span>
<a name="l01257"></a><a class="code" href="lm3s__adc_8h.html#a146747801fb922b0956656276bb3733e">01257</a> <span class="preprocessor"></span><span class="preprocessor">#define ADC_DCCTL7_CTC_MID      0x00000400  ///&lt; Mid Band</span>
<a name="l01258"></a><a class="code" href="lm3s__adc_8h.html#aca1a472bb7e2ac20fcc885a47a9e008b">01258</a> <span class="preprocessor"></span><span class="preprocessor">#define ADC_DCCTL7_CTC_HIGH     0x00000C00  ///&lt; High Band</span>
<a name="l01259"></a><a class="code" href="lm3s__adc_8h.html#aab631e94d2d760333bb0b03fb7354080">01259</a> <span class="preprocessor"></span><span class="preprocessor">#define ADC_DCCTL7_CTM_M        0x00000300  ///&lt; Comparison Trigger Mode</span>
<a name="l01260"></a><a class="code" href="lm3s__adc_8h.html#a7861620fa0aef10acd6f8e266c8ddaea">01260</a> <span class="preprocessor"></span><span class="preprocessor">#define ADC_DCCTL7_CTM_ALWAYS   0x00000000  ///&lt; Always</span>
<a name="l01261"></a><a class="code" href="lm3s__adc_8h.html#a54606e8c890ccba7bf85753b1a7ed4a1">01261</a> <span class="preprocessor"></span><span class="preprocessor">#define ADC_DCCTL7_CTM_ONCE     0x00000100  ///&lt; Once</span>
<a name="l01262"></a><a class="code" href="lm3s__adc_8h.html#ac52a46ff9e91271909ffa595810e009c">01262</a> <span class="preprocessor"></span><span class="preprocessor">#define ADC_DCCTL7_CTM_HALWAYS  0x00000200  ///&lt; Hysteresis Always</span>
<a name="l01263"></a><a class="code" href="lm3s__adc_8h.html#ab9898df3f98157708a48e3828a774847">01263</a> <span class="preprocessor"></span><span class="preprocessor">#define ADC_DCCTL7_CTM_HONCE    0x00000300  ///&lt; Hysteresis Once</span>
<a name="l01264"></a><a class="code" href="lm3s__adc_8h.html#a5b1b3a8e0c8384c1223243eacfcd9e66">01264</a> <span class="preprocessor"></span><span class="preprocessor">#define ADC_DCCTL7_CIE          0x00000010  ///&lt; Comparison Interrupt Enable</span>
<a name="l01265"></a><a class="code" href="lm3s__adc_8h.html#aab925f920a980f716262843bdd3097b6">01265</a> <span class="preprocessor"></span><span class="preprocessor">#define ADC_DCCTL7_CIC_M        0x0000000C  ///&lt; Comparison Interrupt Condition</span>
<a name="l01266"></a><a class="code" href="lm3s__adc_8h.html#a8cb3976f97f05a73e93100629c4d8153">01266</a> <span class="preprocessor"></span><span class="preprocessor">#define ADC_DCCTL7_CIC_LOW      0x00000000  ///&lt; Low Band</span>
<a name="l01267"></a><a class="code" href="lm3s__adc_8h.html#a381722b7250512021cb84a1ce548fc20">01267</a> <span class="preprocessor"></span><span class="preprocessor">#define ADC_DCCTL7_CIC_MID      0x00000004  ///&lt; Mid Band</span>
<a name="l01268"></a><a class="code" href="lm3s__adc_8h.html#a4e9dd6372f1bbde8d6ab0ca326d70f3b">01268</a> <span class="preprocessor"></span><span class="preprocessor">#define ADC_DCCTL7_CIC_HIGH     0x0000000C  ///&lt; High Band</span>
<a name="l01269"></a><a class="code" href="lm3s__adc_8h.html#a96397e6e56bc5b76a3aac7b7432919f8">01269</a> <span class="preprocessor"></span><span class="preprocessor">#define ADC_DCCTL7_CIM_M        0x00000003  ///&lt; Comparison Interrupt Mode</span>
<a name="l01270"></a><a class="code" href="lm3s__adc_8h.html#a0a07dab50bdf82080b3030373ce7286f">01270</a> <span class="preprocessor"></span><span class="preprocessor">#define ADC_DCCTL7_CIM_ALWAYS   0x00000000  ///&lt; Always</span>
<a name="l01271"></a><a class="code" href="lm3s__adc_8h.html#abfd413cb79e79f14e7ecf3571db0876d">01271</a> <span class="preprocessor"></span><span class="preprocessor">#define ADC_DCCTL7_CIM_ONCE     0x00000001  ///&lt; Once</span>
<a name="l01272"></a><a class="code" href="lm3s__adc_8h.html#ae64f717153142919a635fefdb371ed65">01272</a> <span class="preprocessor"></span><span class="preprocessor">#define ADC_DCCTL7_CIM_HALWAYS  0x00000002  ///&lt; Hysteresis Always</span>
<a name="l01273"></a><a class="code" href="lm3s__adc_8h.html#a92e35e430ebb9974c7681dc847ad6283">01273</a> <span class="preprocessor"></span><span class="preprocessor">#define ADC_DCCTL7_CIM_HONCE    0x00000003  ///&lt; Hysteresis Once</span>
<a name="l01274"></a>01274 <span class="preprocessor"></span>
<a name="l01275"></a>01275 
<a name="l01276"></a>01276 <span class="comment">/*</span>
<a name="l01277"></a>01277 <span class="comment"> * The following are defines for the bit fields in the ADC_O_DCCMP0 register.</span>
<a name="l01278"></a>01278 <span class="comment"> */</span>
<a name="l01279"></a><a class="code" href="lm3s__adc_8h.html#ad8a2069363359a27349bcd0733d71c17">01279</a> <span class="preprocessor">#define ADC_DCCMP0_COMP1_M      0x03FF0000  ///&lt; Compare 1</span>
<a name="l01280"></a><a class="code" href="lm3s__adc_8h.html#a7669ad51cdc1ac58a7f900032f3dbb84">01280</a> <span class="preprocessor"></span><span class="preprocessor">#define ADC_DCCMP0_COMP0_M      0x000003FF  ///&lt; Compare 0</span>
<a name="l01281"></a>01281 <span class="preprocessor"></span><span class="preprocessor">#define ADC_DCCMP0_COMP1_S      16</span>
<a name="l01282"></a>01282 <span class="preprocessor"></span><span class="preprocessor">#define ADC_DCCMP0_COMP0_S      0</span>
<a name="l01283"></a>01283 <span class="preprocessor"></span>
<a name="l01284"></a>01284 
<a name="l01285"></a>01285 <span class="comment">/*</span>
<a name="l01286"></a>01286 <span class="comment"> * The following are defines for the bit fields in the ADC_O_DCCMP1 register.</span>
<a name="l01287"></a>01287 <span class="comment"> */</span>
<a name="l01288"></a><a class="code" href="lm3s__adc_8h.html#a6d9ecbc19cc7fad7a3f1fc7d28a92166">01288</a> <span class="preprocessor">#define ADC_DCCMP1_COMP1_M      0x03FF0000  ///&lt; Compare 1</span>
<a name="l01289"></a><a class="code" href="lm3s__adc_8h.html#a0cce07ae0685dfcacf8f03fcc3d6bf22">01289</a> <span class="preprocessor"></span><span class="preprocessor">#define ADC_DCCMP1_COMP0_M      0x000003FF  ///&lt; Compare 0</span>
<a name="l01290"></a>01290 <span class="preprocessor"></span><span class="preprocessor">#define ADC_DCCMP1_COMP1_S      16</span>
<a name="l01291"></a>01291 <span class="preprocessor"></span><span class="preprocessor">#define ADC_DCCMP1_COMP0_S      0</span>
<a name="l01292"></a>01292 <span class="preprocessor"></span>
<a name="l01293"></a>01293 
<a name="l01294"></a>01294 <span class="comment">/*</span>
<a name="l01295"></a>01295 <span class="comment"> * The following are defines for the bit fields in the ADC_O_DCCMP2 register.</span>
<a name="l01296"></a>01296 <span class="comment"> */</span>
<a name="l01297"></a><a class="code" href="lm3s__adc_8h.html#a36b1eaf9e6e34e1f796a58d59ea408b4">01297</a> <span class="preprocessor">#define ADC_DCCMP2_COMP1_M      0x03FF0000  ///&lt; Compare 1</span>
<a name="l01298"></a><a class="code" href="lm3s__adc_8h.html#a9984b129b9f8300a3786aa1f0484c4a0">01298</a> <span class="preprocessor"></span><span class="preprocessor">#define ADC_DCCMP2_COMP0_M      0x000003FF  ///&lt; Compare 0</span>
<a name="l01299"></a>01299 <span class="preprocessor"></span><span class="preprocessor">#define ADC_DCCMP2_COMP1_S      16</span>
<a name="l01300"></a>01300 <span class="preprocessor"></span><span class="preprocessor">#define ADC_DCCMP2_COMP0_S      0</span>
<a name="l01301"></a>01301 <span class="preprocessor"></span>
<a name="l01302"></a>01302 
<a name="l01303"></a>01303 <span class="comment">/*</span>
<a name="l01304"></a>01304 <span class="comment"> * The following are defines for the bit fields in the ADC_O_DCCMP3 register.</span>
<a name="l01305"></a>01305 <span class="comment"> */</span>
<a name="l01306"></a><a class="code" href="lm3s__adc_8h.html#a27fa2bb4df76fac219782a9ec1e40f34">01306</a> <span class="preprocessor">#define ADC_DCCMP3_COMP1_M      0x03FF0000  ///&lt; Compare 1</span>
<a name="l01307"></a><a class="code" href="lm3s__adc_8h.html#a31fdfb48f14548f2d1d30dfd0dd06e2a">01307</a> <span class="preprocessor"></span><span class="preprocessor">#define ADC_DCCMP3_COMP0_M      0x000003FF  ///&lt; Compare 0</span>
<a name="l01308"></a>01308 <span class="preprocessor"></span><span class="preprocessor">#define ADC_DCCMP3_COMP1_S      16</span>
<a name="l01309"></a>01309 <span class="preprocessor"></span><span class="preprocessor">#define ADC_DCCMP3_COMP0_S      0</span>
<a name="l01310"></a>01310 <span class="preprocessor"></span>
<a name="l01311"></a>01311 
<a name="l01312"></a>01312 <span class="comment">/*</span>
<a name="l01313"></a>01313 <span class="comment"> * The following are defines for the bit fields in the ADC_O_DCCMP4 register.</span>
<a name="l01314"></a>01314 <span class="comment"> */</span>
<a name="l01315"></a><a class="code" href="lm3s__adc_8h.html#a5a0a8f398b9ff17f4054fc8aae6497fb">01315</a> <span class="preprocessor">#define ADC_DCCMP4_COMP1_M      0x03FF0000  ///&lt; Compare 1</span>
<a name="l01316"></a><a class="code" href="lm3s__adc_8h.html#a86458ff0ca7e7b4c73ef836e176f4906">01316</a> <span class="preprocessor"></span><span class="preprocessor">#define ADC_DCCMP4_COMP0_M      0x000003FF  ///&lt; Compare 0</span>
<a name="l01317"></a>01317 <span class="preprocessor"></span><span class="preprocessor">#define ADC_DCCMP4_COMP1_S      16</span>
<a name="l01318"></a>01318 <span class="preprocessor"></span><span class="preprocessor">#define ADC_DCCMP4_COMP0_S      0</span>
<a name="l01319"></a>01319 <span class="preprocessor"></span>
<a name="l01320"></a>01320 
<a name="l01321"></a>01321 <span class="comment">/*</span>
<a name="l01322"></a>01322 <span class="comment"> * The following are defines for the bit fields in the ADC_O_DCCMP5 register.</span>
<a name="l01323"></a>01323 <span class="comment"> */</span>
<a name="l01324"></a><a class="code" href="lm3s__adc_8h.html#a208f8ed73cb244fc0a657dc5bb47ebfd">01324</a> <span class="preprocessor">#define ADC_DCCMP5_COMP1_M      0x03FF0000  ///&lt; Compare 1</span>
<a name="l01325"></a><a class="code" href="lm3s__adc_8h.html#ab23df4250a513d43c1e0320a5e3e28c2">01325</a> <span class="preprocessor"></span><span class="preprocessor">#define ADC_DCCMP5_COMP0_M      0x000003FF  ///&lt; Compare 0</span>
<a name="l01326"></a>01326 <span class="preprocessor"></span><span class="preprocessor">#define ADC_DCCMP5_COMP1_S      16</span>
<a name="l01327"></a>01327 <span class="preprocessor"></span><span class="preprocessor">#define ADC_DCCMP5_COMP0_S      0</span>
<a name="l01328"></a>01328 <span class="preprocessor"></span>
<a name="l01329"></a>01329 
<a name="l01330"></a>01330 <span class="comment">/*</span>
<a name="l01331"></a>01331 <span class="comment"> * The following are defines for the bit fields in the ADC_O_DCCMP6 register.</span>
<a name="l01332"></a>01332 <span class="comment"> */</span>
<a name="l01333"></a><a class="code" href="lm3s__adc_8h.html#aefb224508b4431464617eb8123d14ecf">01333</a> <span class="preprocessor">#define ADC_DCCMP6_COMP1_M      0x03FF0000  ///&lt; Compare 1</span>
<a name="l01334"></a><a class="code" href="lm3s__adc_8h.html#aed6520379dd8abd167d1f7b324b0c71d">01334</a> <span class="preprocessor"></span><span class="preprocessor">#define ADC_DCCMP6_COMP0_M      0x000003FF  ///&lt; Compare 0</span>
<a name="l01335"></a>01335 <span class="preprocessor"></span><span class="preprocessor">#define ADC_DCCMP6_COMP1_S      16</span>
<a name="l01336"></a>01336 <span class="preprocessor"></span><span class="preprocessor">#define ADC_DCCMP6_COMP0_S      0</span>
<a name="l01337"></a>01337 <span class="preprocessor"></span>
<a name="l01338"></a>01338 
<a name="l01339"></a>01339 <span class="comment">/*</span>
<a name="l01340"></a>01340 <span class="comment"> * The following are defines for the bit fields in the ADC_O_DCCMP7 register.</span>
<a name="l01341"></a>01341 <span class="comment"> */</span>
<a name="l01342"></a><a class="code" href="lm3s__adc_8h.html#a8ccdbc835473d13fcf71f7b5e4cc1fdf">01342</a> <span class="preprocessor">#define ADC_DCCMP7_COMP1_M      0x03FF0000  ///&lt; Compare 1</span>
<a name="l01343"></a><a class="code" href="lm3s__adc_8h.html#a86fb0f15d445fcadfe56b611ee9d49fd">01343</a> <span class="preprocessor"></span><span class="preprocessor">#define ADC_DCCMP7_COMP0_M      0x000003FF  ///&lt; Compare 0</span>
<a name="l01344"></a>01344 <span class="preprocessor"></span><span class="preprocessor">#define ADC_DCCMP7_COMP1_S      16</span>
<a name="l01345"></a>01345 <span class="preprocessor"></span><span class="preprocessor">#define ADC_DCCMP7_COMP0_S      0</span>
<a name="l01346"></a>01346 <span class="preprocessor"></span>
<a name="l01347"></a>01347 
<a name="l01348"></a>01348 <span class="comment">/*</span>
<a name="l01349"></a>01349 <span class="comment"> * The following are defines for the the interpretation of the data in the</span>
<a name="l01350"></a>01350 <span class="comment"> * SSFIFOx when the ADC TMLB is enabled.</span>
<a name="l01351"></a>01351 <span class="comment"> */</span>
<a name="l01352"></a>01352 
<a name="l01353"></a><a class="code" href="lm3s__adc_8h.html#a1201b2df021245829f6ff3310a3bacdf">01353</a> <span class="preprocessor">#define ADC_SSFIFO_TMLB_CNT_M   0x000003C0  ///&lt; Continuous Sample Counter</span>
<a name="l01354"></a><a class="code" href="lm3s__adc_8h.html#a875a2cf6ded8d8c937de75ef52e7847e">01354</a> <span class="preprocessor"></span><span class="preprocessor">#define ADC_SSFIFO_TMLB_CONT    0x00000020  ///&lt; Continuation Sample Indicator</span>
<a name="l01355"></a><a class="code" href="lm3s__adc_8h.html#a2ff5e9cf97e639cfcdbf46d589052719">01355</a> <span class="preprocessor"></span><span class="preprocessor">#define ADC_SSFIFO_TMLB_DIFF    0x00000010  ///&lt; Differential Sample Indicator</span>
<a name="l01356"></a><a class="code" href="lm3s__adc_8h.html#a44436facd5b423f3dccfab2ea267e8fd">01356</a> <span class="preprocessor"></span><span class="preprocessor">#define ADC_SSFIFO_TMLB_TS      0x00000008  ///&lt; Temp Sensor Sample Indicator</span>
<a name="l01357"></a><a class="code" href="lm3s__adc_8h.html#a3f5f68cafd9551a548c1d798753a8db4">01357</a> <span class="preprocessor"></span><span class="preprocessor">#define ADC_SSFIFO_TMLB_MUX_M   0x00000007  ///&lt; Analog Input Indicator</span>
<a name="l01358"></a><a class="code" href="lm3s__adc_8h.html#ad6a2f425481acd5fb8a64a19785d3557">01358</a> <span class="preprocessor"></span><span class="preprocessor">#define ADC_SSFIFO_TMLB_CNT_S   6           ///&lt; Sample counter shift</span>
<a name="l01359"></a><a class="code" href="lm3s__adc_8h.html#a175914831ba6848d7a768383af910cbe">01359</a> <span class="preprocessor"></span><span class="preprocessor">#define ADC_SSFIFO_TMLB_MUX_S   0           ///&lt; Input channel number shift</span>
<a name="l01360"></a>01360 <span class="preprocessor"></span>
<a name="l01361"></a>01361 <span class="preprocessor">#endif </span><span class="comment">/* LM3S_ADC_H */</span>
</pre></div></div>
</div>


