15:10:18 INFO  : Registering command handlers for Vitis TCF services
15:10:18 INFO  : Launching XSCT server: xsct.bat -n  -interactive E:\fpga_proj\ps\axi4_ddr_rw\vitis\temp_xsdb_launch_script.tcl
15:10:20 INFO  : Platform repository initialization has completed.
15:10:21 INFO  : XSCT server has started successfully.
15:10:23 INFO  : Successfully done setting XSCT server connection channel  
15:10:23 INFO  : plnx-install-location is set to ''
15:10:23 INFO  : Successfully done query RDI_DATADIR 
15:10:23 INFO  : Successfully done setting workspace for the tool. 
15:11:22 INFO  : Result from executing command 'getProjects': axi4_ddr_rw
15:11:22 INFO  : Result from executing command 'getPlatforms': 
15:33:52 INFO  : Result from executing command 'getProjects': axi4_ddr_rw
15:33:52 INFO  : Result from executing command 'getPlatforms': axi4_ddr_rw|E:/fpga_proj/ps/axi4_ddr_rw/vitis/axi4_ddr_rw/export/axi4_ddr_rw/axi4_ddr_rw.xpfm
15:33:52 INFO  : Checking for BSP changes to sync application flags for project 'test1'...
15:35:35 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:35:36 INFO  : Jtag cable 'Digilent Zed 210248553016' is selected.
15:35:36 INFO  : 'jtag frequency' command is executed.
15:35:36 INFO  : Context for 'APU' is selected.
15:35:36 INFO  : System reset is completed.
15:35:39 INFO  : 'after 3000' command is executed.
15:35:39 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248553016" && level==0 && jtag_device_ctx=="jsn-Zed-210248553016-23727093-0"}' command is executed.
15:35:41 INFO  : FPGA configured successfully with bitstream "E:/fpga_proj/ps/axi4_ddr_rw/vitis/test1/_ide/bitstream/design_1_wrapper.bit"
15:35:41 INFO  : Context for 'APU' is selected.
15:35:41 INFO  : Hardware design and registers information is loaded from 'E:/fpga_proj/ps/axi4_ddr_rw/vitis/axi4_ddr_rw/export/axi4_ddr_rw/hw/design_1_wrapper.xsa'.
15:35:41 INFO  : 'configparams force-mem-access 1' command is executed.
15:35:41 INFO  : Context for 'APU' is selected.
15:35:41 INFO  : Sourcing of 'E:/fpga_proj/ps/axi4_ddr_rw/vitis/test1/_ide/psinit/ps7_init.tcl' is done.
15:35:42 INFO  : 'ps7_init' command is executed.
15:35:42 INFO  : 'ps7_post_config' command is executed.
15:35:42 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:35:42 INFO  : The application 'E:/fpga_proj/ps/axi4_ddr_rw/vitis/test1/Debug/test1.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:35:42 INFO  : 'configparams force-mem-access 0' command is executed.
15:35:42 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248553016" && level==0 && jtag_device_ctx=="jsn-Zed-210248553016-23727093-0"}
fpga -file E:/fpga_proj/ps/axi4_ddr_rw/vitis/test1/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw E:/fpga_proj/ps/axi4_ddr_rw/vitis/axi4_ddr_rw/export/axi4_ddr_rw/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source E:/fpga_proj/ps/axi4_ddr_rw/vitis/test1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow E:/fpga_proj/ps/axi4_ddr_rw/vitis/test1/Debug/test1.elf
configparams force-mem-access 0
----------------End of Script----------------

15:35:42 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:35:42 INFO  : 'con' command is executed.
15:35:42 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

15:35:42 INFO  : Launch script is exported to file 'E:\fpga_proj\ps\axi4_ddr_rw\vitis\.sdk\launch_scripts\single_application_debug\systemdebugger_test1_system_standalone.tcl'
15:37:00 INFO  : Checking for BSP changes to sync application flags for project 'test1'...
15:37:12 INFO  : Disconnected from the channel tcfchan#2.
15:37:12 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:37:13 INFO  : Jtag cable 'Digilent Zed 210248553016' is selected.
15:37:13 INFO  : 'jtag frequency' command is executed.
15:37:13 INFO  : Context for 'APU' is selected.
15:37:13 INFO  : System reset is completed.
15:37:16 INFO  : 'after 3000' command is executed.
15:37:16 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248553016" && level==0 && jtag_device_ctx=="jsn-Zed-210248553016-23727093-0"}' command is executed.
15:37:18 INFO  : FPGA configured successfully with bitstream "E:/fpga_proj/ps/axi4_ddr_rw/vitis/test1/_ide/bitstream/design_1_wrapper.bit"
15:37:18 INFO  : Context for 'APU' is selected.
15:37:18 INFO  : Hardware design and registers information is loaded from 'E:/fpga_proj/ps/axi4_ddr_rw/vitis/axi4_ddr_rw/export/axi4_ddr_rw/hw/design_1_wrapper.xsa'.
15:37:18 INFO  : 'configparams force-mem-access 1' command is executed.
15:37:18 INFO  : Context for 'APU' is selected.
15:37:18 INFO  : Sourcing of 'E:/fpga_proj/ps/axi4_ddr_rw/vitis/test1/_ide/psinit/ps7_init.tcl' is done.
15:37:19 INFO  : 'ps7_init' command is executed.
15:37:19 INFO  : 'ps7_post_config' command is executed.
15:37:19 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:37:19 INFO  : The application 'E:/fpga_proj/ps/axi4_ddr_rw/vitis/test1/Debug/test1.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:37:19 INFO  : 'configparams force-mem-access 0' command is executed.
15:37:19 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248553016" && level==0 && jtag_device_ctx=="jsn-Zed-210248553016-23727093-0"}
fpga -file E:/fpga_proj/ps/axi4_ddr_rw/vitis/test1/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw E:/fpga_proj/ps/axi4_ddr_rw/vitis/axi4_ddr_rw/export/axi4_ddr_rw/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source E:/fpga_proj/ps/axi4_ddr_rw/vitis/test1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow E:/fpga_proj/ps/axi4_ddr_rw/vitis/test1/Debug/test1.elf
configparams force-mem-access 0
----------------End of Script----------------

15:37:19 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:37:19 INFO  : 'con' command is executed.
15:37:19 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

15:37:19 INFO  : Launch script is exported to file 'E:\fpga_proj\ps\axi4_ddr_rw\vitis\.sdk\launch_scripts\single_application_debug\systemdebugger_test1_system_standalone.tcl'
15:38:26 INFO  : Disconnected from the channel tcfchan#3.
15:38:26 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:38:26 INFO  : Jtag cable 'Digilent Zed 210248553016' is selected.
15:38:26 INFO  : 'jtag frequency' command is executed.
15:38:26 INFO  : Context for 'APU' is selected.
15:38:26 INFO  : System reset is completed.
15:38:30 INFO  : 'after 3000' command is executed.
15:38:30 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248553016" && level==0 && jtag_device_ctx=="jsn-Zed-210248553016-23727093-0"}' command is executed.
15:38:32 INFO  : FPGA configured successfully with bitstream "E:/fpga_proj/ps/axi4_ddr_rw/vitis/test1/_ide/bitstream/design_1_wrapper.bit"
15:38:32 INFO  : Context for 'APU' is selected.
15:38:32 INFO  : Hardware design and registers information is loaded from 'E:/fpga_proj/ps/axi4_ddr_rw/vitis/axi4_ddr_rw/export/axi4_ddr_rw/hw/design_1_wrapper.xsa'.
15:38:32 INFO  : 'configparams force-mem-access 1' command is executed.
15:38:32 INFO  : Context for 'APU' is selected.
15:38:32 INFO  : Sourcing of 'E:/fpga_proj/ps/axi4_ddr_rw/vitis/test1/_ide/psinit/ps7_init.tcl' is done.
15:38:32 INFO  : 'ps7_init' command is executed.
15:38:32 INFO  : 'ps7_post_config' command is executed.
15:38:32 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:38:33 INFO  : The application 'E:/fpga_proj/ps/axi4_ddr_rw/vitis/test1/Debug/test1.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:38:33 INFO  : 'configparams force-mem-access 0' command is executed.
15:38:33 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248553016" && level==0 && jtag_device_ctx=="jsn-Zed-210248553016-23727093-0"}
fpga -file E:/fpga_proj/ps/axi4_ddr_rw/vitis/test1/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw E:/fpga_proj/ps/axi4_ddr_rw/vitis/axi4_ddr_rw/export/axi4_ddr_rw/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source E:/fpga_proj/ps/axi4_ddr_rw/vitis/test1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow E:/fpga_proj/ps/axi4_ddr_rw/vitis/test1/Debug/test1.elf
configparams force-mem-access 0
----------------End of Script----------------

15:38:33 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:38:33 INFO  : 'con' command is executed.
15:38:33 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

15:38:33 INFO  : Launch script is exported to file 'E:\fpga_proj\ps\axi4_ddr_rw\vitis\.sdk\launch_scripts\single_application_debug\systemdebugger_test1_system_standalone.tcl'
15:38:52 INFO  : Checking for BSP changes to sync application flags for project 'test1'...
15:38:55 INFO  : Disconnected from the channel tcfchan#4.
15:38:55 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:38:55 INFO  : Jtag cable 'Digilent Zed 210248553016' is selected.
15:38:55 INFO  : 'jtag frequency' command is executed.
15:38:55 INFO  : Context for 'APU' is selected.
15:38:55 INFO  : System reset is completed.
15:38:58 INFO  : 'after 3000' command is executed.
15:38:58 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248553016" && level==0 && jtag_device_ctx=="jsn-Zed-210248553016-23727093-0"}' command is executed.
15:39:00 INFO  : FPGA configured successfully with bitstream "E:/fpga_proj/ps/axi4_ddr_rw/vitis/test1/_ide/bitstream/design_1_wrapper.bit"
15:39:01 INFO  : Context for 'APU' is selected.
15:39:01 INFO  : Hardware design and registers information is loaded from 'E:/fpga_proj/ps/axi4_ddr_rw/vitis/axi4_ddr_rw/export/axi4_ddr_rw/hw/design_1_wrapper.xsa'.
15:39:01 INFO  : 'configparams force-mem-access 1' command is executed.
15:39:01 INFO  : Context for 'APU' is selected.
15:39:01 INFO  : Sourcing of 'E:/fpga_proj/ps/axi4_ddr_rw/vitis/test1/_ide/psinit/ps7_init.tcl' is done.
15:39:01 INFO  : 'ps7_init' command is executed.
15:39:01 INFO  : 'ps7_post_config' command is executed.
15:39:01 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:39:01 INFO  : The application 'E:/fpga_proj/ps/axi4_ddr_rw/vitis/test1/Debug/test1.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:39:01 INFO  : 'configparams force-mem-access 0' command is executed.
15:39:01 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248553016" && level==0 && jtag_device_ctx=="jsn-Zed-210248553016-23727093-0"}
fpga -file E:/fpga_proj/ps/axi4_ddr_rw/vitis/test1/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw E:/fpga_proj/ps/axi4_ddr_rw/vitis/axi4_ddr_rw/export/axi4_ddr_rw/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source E:/fpga_proj/ps/axi4_ddr_rw/vitis/test1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow E:/fpga_proj/ps/axi4_ddr_rw/vitis/test1/Debug/test1.elf
configparams force-mem-access 0
----------------End of Script----------------

15:39:01 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:39:01 INFO  : 'con' command is executed.
15:39:01 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

15:39:01 INFO  : Launch script is exported to file 'E:\fpga_proj\ps\axi4_ddr_rw\vitis\.sdk\launch_scripts\single_application_debug\systemdebugger_test1_system_standalone.tcl'
15:40:02 INFO  : Disconnected from the channel tcfchan#5.
15:40:02 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:40:03 INFO  : Jtag cable 'Digilent Zed 210248553016' is selected.
15:40:03 INFO  : 'jtag frequency' command is executed.
15:40:03 INFO  : Context for 'APU' is selected.
15:40:03 INFO  : System reset is completed.
15:40:06 INFO  : 'after 3000' command is executed.
15:40:06 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248553016" && level==0 && jtag_device_ctx=="jsn-Zed-210248553016-23727093-0"}' command is executed.
15:40:08 INFO  : FPGA configured successfully with bitstream "E:/fpga_proj/ps/axi4_ddr_rw/vitis/test1/_ide/bitstream/design_1_wrapper.bit"
15:40:08 INFO  : Context for 'APU' is selected.
15:40:08 INFO  : Hardware design and registers information is loaded from 'E:/fpga_proj/ps/axi4_ddr_rw/vitis/axi4_ddr_rw/export/axi4_ddr_rw/hw/design_1_wrapper.xsa'.
15:40:08 INFO  : 'configparams force-mem-access 1' command is executed.
15:40:08 INFO  : Context for 'APU' is selected.
15:40:08 INFO  : Sourcing of 'E:/fpga_proj/ps/axi4_ddr_rw/vitis/test1/_ide/psinit/ps7_init.tcl' is done.
15:40:09 INFO  : 'ps7_init' command is executed.
15:40:09 INFO  : 'ps7_post_config' command is executed.
15:40:09 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:40:09 INFO  : The application 'E:/fpga_proj/ps/axi4_ddr_rw/vitis/test1/Debug/test1.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:40:09 INFO  : 'configparams force-mem-access 0' command is executed.
15:40:09 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248553016" && level==0 && jtag_device_ctx=="jsn-Zed-210248553016-23727093-0"}
fpga -file E:/fpga_proj/ps/axi4_ddr_rw/vitis/test1/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw E:/fpga_proj/ps/axi4_ddr_rw/vitis/axi4_ddr_rw/export/axi4_ddr_rw/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source E:/fpga_proj/ps/axi4_ddr_rw/vitis/test1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow E:/fpga_proj/ps/axi4_ddr_rw/vitis/test1/Debug/test1.elf
configparams force-mem-access 0
----------------End of Script----------------

15:40:09 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:40:09 INFO  : 'con' command is executed.
15:40:09 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

15:40:09 INFO  : Launch script is exported to file 'E:\fpga_proj\ps\axi4_ddr_rw\vitis\.sdk\launch_scripts\single_application_debug\systemdebugger_test1_system_standalone.tcl'
15:41:31 INFO  : Disconnected from the channel tcfchan#6.
15:41:31 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:41:31 INFO  : Jtag cable 'Digilent Zed 210248553016' is selected.
15:41:31 INFO  : 'jtag frequency' command is executed.
15:41:31 INFO  : Context for 'APU' is selected.
15:41:31 INFO  : System reset is completed.
15:41:34 INFO  : 'after 3000' command is executed.
15:41:34 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248553016" && level==0 && jtag_device_ctx=="jsn-Zed-210248553016-23727093-0"}' command is executed.
15:41:37 INFO  : FPGA configured successfully with bitstream "E:/fpga_proj/ps/axi4_ddr_rw/vitis/test1/_ide/bitstream/design_1_wrapper.bit"
15:41:37 INFO  : Context for 'APU' is selected.
15:41:37 INFO  : Hardware design and registers information is loaded from 'E:/fpga_proj/ps/axi4_ddr_rw/vitis/axi4_ddr_rw/export/axi4_ddr_rw/hw/design_1_wrapper.xsa'.
15:41:37 INFO  : 'configparams force-mem-access 1' command is executed.
15:41:37 INFO  : Context for 'APU' is selected.
15:41:37 INFO  : Sourcing of 'E:/fpga_proj/ps/axi4_ddr_rw/vitis/test1/_ide/psinit/ps7_init.tcl' is done.
15:41:37 INFO  : 'ps7_init' command is executed.
15:41:37 INFO  : 'ps7_post_config' command is executed.
15:41:37 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:41:37 INFO  : The application 'E:/fpga_proj/ps/axi4_ddr_rw/vitis/test1/Debug/test1.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:41:37 INFO  : 'configparams force-mem-access 0' command is executed.
15:41:37 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248553016" && level==0 && jtag_device_ctx=="jsn-Zed-210248553016-23727093-0"}
fpga -file E:/fpga_proj/ps/axi4_ddr_rw/vitis/test1/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw E:/fpga_proj/ps/axi4_ddr_rw/vitis/axi4_ddr_rw/export/axi4_ddr_rw/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source E:/fpga_proj/ps/axi4_ddr_rw/vitis/test1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow E:/fpga_proj/ps/axi4_ddr_rw/vitis/test1/Debug/test1.elf
configparams force-mem-access 0
----------------End of Script----------------

15:41:37 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:41:37 INFO  : 'con' command is executed.
15:41:37 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

15:41:37 INFO  : Launch script is exported to file 'E:\fpga_proj\ps\axi4_ddr_rw\vitis\.sdk\launch_scripts\single_application_debug\systemdebugger_test1_system_standalone.tcl'
15:42:04 INFO  : Disconnected from the channel tcfchan#7.
15:42:04 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:42:04 INFO  : Jtag cable 'Digilent Zed 210248553016' is selected.
15:42:04 INFO  : 'jtag frequency' command is executed.
15:42:04 INFO  : Context for 'APU' is selected.
15:42:04 INFO  : System reset is completed.
15:42:07 INFO  : 'after 3000' command is executed.
15:42:07 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248553016" && level==0 && jtag_device_ctx=="jsn-Zed-210248553016-23727093-0"}' command is executed.
15:42:10 INFO  : FPGA configured successfully with bitstream "E:/fpga_proj/ps/axi4_ddr_rw/vitis/test1/_ide/bitstream/design_1_wrapper.bit"
15:42:10 INFO  : Context for 'APU' is selected.
15:42:10 INFO  : Hardware design and registers information is loaded from 'E:/fpga_proj/ps/axi4_ddr_rw/vitis/axi4_ddr_rw/export/axi4_ddr_rw/hw/design_1_wrapper.xsa'.
15:42:10 INFO  : 'configparams force-mem-access 1' command is executed.
15:42:10 INFO  : Context for 'APU' is selected.
15:42:10 INFO  : Sourcing of 'E:/fpga_proj/ps/axi4_ddr_rw/vitis/test1/_ide/psinit/ps7_init.tcl' is done.
15:42:10 INFO  : 'ps7_init' command is executed.
15:42:10 INFO  : 'ps7_post_config' command is executed.
15:42:10 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:42:11 INFO  : The application 'E:/fpga_proj/ps/axi4_ddr_rw/vitis/test1/Debug/test1.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:42:11 INFO  : 'configparams force-mem-access 0' command is executed.
15:42:11 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248553016" && level==0 && jtag_device_ctx=="jsn-Zed-210248553016-23727093-0"}
fpga -file E:/fpga_proj/ps/axi4_ddr_rw/vitis/test1/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw E:/fpga_proj/ps/axi4_ddr_rw/vitis/axi4_ddr_rw/export/axi4_ddr_rw/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source E:/fpga_proj/ps/axi4_ddr_rw/vitis/test1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow E:/fpga_proj/ps/axi4_ddr_rw/vitis/test1/Debug/test1.elf
configparams force-mem-access 0
----------------End of Script----------------

15:42:11 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:42:11 INFO  : 'con' command is executed.
15:42:11 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

15:42:11 INFO  : Launch script is exported to file 'E:\fpga_proj\ps\axi4_ddr_rw\vitis\.sdk\launch_scripts\single_application_debug\systemdebugger_test1_system_standalone.tcl'
19:13:28 INFO  : Disconnected from the channel tcfchan#8.
19:13:28 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:13:46 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

19:13:46 ERROR : Could not find ARM device on the board for connection 'Local'.
Check if the target is in:
1. Split JTAG - No operations are possible with ARM DAP.
2. Non JTAG bootmode - Bootrom may need time to enable DAP.
Please try again.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
19:13:58 INFO  : Checking for BSP changes to sync application flags for project 'test1'...
19:23:26 INFO  : Checking for BSP changes to sync application flags for project 'test1'...
19:24:53 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:24:53 INFO  : Jtag cable 'Digilent Zed 210248553016' is selected.
19:24:53 INFO  : 'jtag frequency' command is executed.
19:24:53 INFO  : Context for 'APU' is selected.
19:24:53 INFO  : System reset is completed.
19:24:56 INFO  : 'after 3000' command is executed.
19:24:56 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248553016" && level==0 && jtag_device_ctx=="jsn-Zed-210248553016-23727093-0"}' command is executed.
19:24:59 INFO  : FPGA configured successfully with bitstream "E:/fpga_proj/ps/axi4_ddr_rw/vitis/test1/_ide/bitstream/design_1_wrapper.bit"
19:24:59 INFO  : Context for 'APU' is selected.
19:24:59 INFO  : Hardware design and registers information is loaded from 'E:/fpga_proj/ps/axi4_ddr_rw/vitis/axi4_ddr_rw/export/axi4_ddr_rw/hw/design_1_wrapper.xsa'.
19:24:59 INFO  : 'configparams force-mem-access 1' command is executed.
19:24:59 INFO  : Context for 'APU' is selected.
19:24:59 INFO  : Sourcing of 'E:/fpga_proj/ps/axi4_ddr_rw/vitis/test1/_ide/psinit/ps7_init.tcl' is done.
19:24:59 INFO  : 'ps7_init' command is executed.
19:24:59 INFO  : 'ps7_post_config' command is executed.
19:24:59 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:24:59 INFO  : The application 'E:/fpga_proj/ps/axi4_ddr_rw/vitis/test1/Debug/test1.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:25:00 INFO  : 'configparams force-mem-access 0' command is executed.
19:25:00 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248553016" && level==0 && jtag_device_ctx=="jsn-Zed-210248553016-23727093-0"}
fpga -file E:/fpga_proj/ps/axi4_ddr_rw/vitis/test1/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw E:/fpga_proj/ps/axi4_ddr_rw/vitis/axi4_ddr_rw/export/axi4_ddr_rw/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source E:/fpga_proj/ps/axi4_ddr_rw/vitis/test1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow E:/fpga_proj/ps/axi4_ddr_rw/vitis/test1/Debug/test1.elf
configparams force-mem-access 0
----------------End of Script----------------

19:25:00 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:25:00 INFO  : 'con' command is executed.
19:25:00 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

19:25:00 INFO  : Launch script is exported to file 'E:\fpga_proj\ps\axi4_ddr_rw\vitis\.sdk\launch_scripts\single_application_debug\systemdebugger_test1_system_standalone.tcl'
19:25:44 INFO  : Disconnected from the channel tcfchan#9.
19:25:45 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:25:45 INFO  : Jtag cable 'Digilent Zed 210248553016' is selected.
19:25:45 INFO  : 'jtag frequency' command is executed.
19:25:45 INFO  : Context for 'APU' is selected.
19:25:45 INFO  : System reset is completed.
19:25:48 INFO  : 'after 3000' command is executed.
19:25:48 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248553016" && level==0 && jtag_device_ctx=="jsn-Zed-210248553016-23727093-0"}' command is executed.
19:25:50 INFO  : FPGA configured successfully with bitstream "E:/fpga_proj/ps/axi4_ddr_rw/vitis/test1/_ide/bitstream/design_1_wrapper.bit"
19:25:50 INFO  : Context for 'APU' is selected.
19:25:50 INFO  : Hardware design and registers information is loaded from 'E:/fpga_proj/ps/axi4_ddr_rw/vitis/axi4_ddr_rw/export/axi4_ddr_rw/hw/design_1_wrapper.xsa'.
19:25:50 INFO  : 'configparams force-mem-access 1' command is executed.
19:25:51 INFO  : Context for 'APU' is selected.
19:25:51 INFO  : Sourcing of 'E:/fpga_proj/ps/axi4_ddr_rw/vitis/test1/_ide/psinit/ps7_init.tcl' is done.
19:25:51 INFO  : 'ps7_init' command is executed.
19:25:51 INFO  : 'ps7_post_config' command is executed.
19:25:51 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:25:51 INFO  : The application 'E:/fpga_proj/ps/axi4_ddr_rw/vitis/test1/Debug/test1.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:25:51 INFO  : 'configparams force-mem-access 0' command is executed.
19:25:51 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248553016" && level==0 && jtag_device_ctx=="jsn-Zed-210248553016-23727093-0"}
fpga -file E:/fpga_proj/ps/axi4_ddr_rw/vitis/test1/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw E:/fpga_proj/ps/axi4_ddr_rw/vitis/axi4_ddr_rw/export/axi4_ddr_rw/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source E:/fpga_proj/ps/axi4_ddr_rw/vitis/test1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow E:/fpga_proj/ps/axi4_ddr_rw/vitis/test1/Debug/test1.elf
configparams force-mem-access 0
----------------End of Script----------------

19:25:51 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:25:51 INFO  : 'con' command is executed.
19:25:51 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

19:25:51 INFO  : Launch script is exported to file 'E:\fpga_proj\ps\axi4_ddr_rw\vitis\.sdk\launch_scripts\single_application_debug\systemdebugger_test1_system_standalone.tcl'
19:26:56 INFO  : Checking for BSP changes to sync application flags for project 'test1'...
19:27:03 INFO  : Disconnected from the channel tcfchan#10.
19:27:04 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:27:04 INFO  : Jtag cable 'Digilent Zed 210248553016' is selected.
19:27:04 INFO  : 'jtag frequency' command is executed.
19:27:04 INFO  : Context for 'APU' is selected.
19:27:04 INFO  : System reset is completed.
19:27:07 INFO  : 'after 3000' command is executed.
19:27:07 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248553016" && level==0 && jtag_device_ctx=="jsn-Zed-210248553016-23727093-0"}' command is executed.
19:27:10 INFO  : FPGA configured successfully with bitstream "E:/fpga_proj/ps/axi4_ddr_rw/vitis/test1/_ide/bitstream/design_1_wrapper.bit"
19:27:10 INFO  : Context for 'APU' is selected.
19:27:10 INFO  : Hardware design and registers information is loaded from 'E:/fpga_proj/ps/axi4_ddr_rw/vitis/axi4_ddr_rw/export/axi4_ddr_rw/hw/design_1_wrapper.xsa'.
19:27:10 INFO  : 'configparams force-mem-access 1' command is executed.
19:27:10 INFO  : Context for 'APU' is selected.
19:27:10 INFO  : Sourcing of 'E:/fpga_proj/ps/axi4_ddr_rw/vitis/test1/_ide/psinit/ps7_init.tcl' is done.
19:27:10 INFO  : 'ps7_init' command is executed.
19:27:10 INFO  : 'ps7_post_config' command is executed.
19:27:10 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:27:11 INFO  : The application 'E:/fpga_proj/ps/axi4_ddr_rw/vitis/test1/Debug/test1.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:27:11 INFO  : 'configparams force-mem-access 0' command is executed.
19:27:11 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248553016" && level==0 && jtag_device_ctx=="jsn-Zed-210248553016-23727093-0"}
fpga -file E:/fpga_proj/ps/axi4_ddr_rw/vitis/test1/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw E:/fpga_proj/ps/axi4_ddr_rw/vitis/axi4_ddr_rw/export/axi4_ddr_rw/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source E:/fpga_proj/ps/axi4_ddr_rw/vitis/test1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow E:/fpga_proj/ps/axi4_ddr_rw/vitis/test1/Debug/test1.elf
configparams force-mem-access 0
----------------End of Script----------------

19:27:11 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:27:11 INFO  : 'con' command is executed.
19:27:11 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

19:27:11 INFO  : Launch script is exported to file 'E:\fpga_proj\ps\axi4_ddr_rw\vitis\.sdk\launch_scripts\single_application_debug\systemdebugger_test1_system_standalone.tcl'
19:28:36 INFO  : Checking for BSP changes to sync application flags for project 'test1'...
19:28:40 INFO  : Disconnected from the channel tcfchan#11.
19:28:40 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:28:40 INFO  : Jtag cable 'Digilent Zed 210248553016' is selected.
19:28:40 INFO  : 'jtag frequency' command is executed.
19:28:40 INFO  : Context for 'APU' is selected.
19:28:40 INFO  : System reset is completed.
19:28:43 INFO  : 'after 3000' command is executed.
19:28:43 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248553016" && level==0 && jtag_device_ctx=="jsn-Zed-210248553016-23727093-0"}' command is executed.
19:28:46 INFO  : FPGA configured successfully with bitstream "E:/fpga_proj/ps/axi4_ddr_rw/vitis/test1/_ide/bitstream/design_1_wrapper.bit"
19:28:46 INFO  : Context for 'APU' is selected.
19:28:46 INFO  : Hardware design and registers information is loaded from 'E:/fpga_proj/ps/axi4_ddr_rw/vitis/axi4_ddr_rw/export/axi4_ddr_rw/hw/design_1_wrapper.xsa'.
19:28:46 INFO  : 'configparams force-mem-access 1' command is executed.
19:28:46 INFO  : Context for 'APU' is selected.
19:28:46 INFO  : Sourcing of 'E:/fpga_proj/ps/axi4_ddr_rw/vitis/test1/_ide/psinit/ps7_init.tcl' is done.
19:28:46 INFO  : 'ps7_init' command is executed.
19:28:46 INFO  : 'ps7_post_config' command is executed.
19:28:46 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:28:46 INFO  : The application 'E:/fpga_proj/ps/axi4_ddr_rw/vitis/test1/Debug/test1.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:28:46 INFO  : 'configparams force-mem-access 0' command is executed.
19:28:46 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248553016" && level==0 && jtag_device_ctx=="jsn-Zed-210248553016-23727093-0"}
fpga -file E:/fpga_proj/ps/axi4_ddr_rw/vitis/test1/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw E:/fpga_proj/ps/axi4_ddr_rw/vitis/axi4_ddr_rw/export/axi4_ddr_rw/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source E:/fpga_proj/ps/axi4_ddr_rw/vitis/test1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow E:/fpga_proj/ps/axi4_ddr_rw/vitis/test1/Debug/test1.elf
configparams force-mem-access 0
----------------End of Script----------------

19:28:47 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:28:47 INFO  : 'con' command is executed.
19:28:47 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

19:28:47 INFO  : Launch script is exported to file 'E:\fpga_proj\ps\axi4_ddr_rw\vitis\.sdk\launch_scripts\single_application_debug\systemdebugger_test1_system_standalone.tcl'
19:32:12 INFO  : Checking for BSP changes to sync application flags for project 'test1'...
19:32:14 INFO  : Disconnected from the channel tcfchan#12.
19:32:14 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:32:15 INFO  : Jtag cable 'Digilent Zed 210248553016' is selected.
19:32:15 INFO  : 'jtag frequency' command is executed.
19:32:15 INFO  : Context for 'APU' is selected.
19:32:15 INFO  : System reset is completed.
19:32:18 INFO  : 'after 3000' command is executed.
19:32:18 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248553016" && level==0 && jtag_device_ctx=="jsn-Zed-210248553016-23727093-0"}' command is executed.
19:32:20 INFO  : FPGA configured successfully with bitstream "E:/fpga_proj/ps/axi4_ddr_rw/vitis/test1/_ide/bitstream/design_1_wrapper.bit"
19:32:20 INFO  : Context for 'APU' is selected.
19:32:20 INFO  : Hardware design and registers information is loaded from 'E:/fpga_proj/ps/axi4_ddr_rw/vitis/axi4_ddr_rw/export/axi4_ddr_rw/hw/design_1_wrapper.xsa'.
19:32:20 INFO  : 'configparams force-mem-access 1' command is executed.
19:32:20 INFO  : Context for 'APU' is selected.
19:32:20 INFO  : Sourcing of 'E:/fpga_proj/ps/axi4_ddr_rw/vitis/test1/_ide/psinit/ps7_init.tcl' is done.
19:32:21 INFO  : 'ps7_init' command is executed.
19:32:21 INFO  : 'ps7_post_config' command is executed.
19:32:21 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:32:21 INFO  : The application 'E:/fpga_proj/ps/axi4_ddr_rw/vitis/test1/Debug/test1.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:32:21 INFO  : 'configparams force-mem-access 0' command is executed.
19:32:21 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248553016" && level==0 && jtag_device_ctx=="jsn-Zed-210248553016-23727093-0"}
fpga -file E:/fpga_proj/ps/axi4_ddr_rw/vitis/test1/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw E:/fpga_proj/ps/axi4_ddr_rw/vitis/axi4_ddr_rw/export/axi4_ddr_rw/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source E:/fpga_proj/ps/axi4_ddr_rw/vitis/test1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow E:/fpga_proj/ps/axi4_ddr_rw/vitis/test1/Debug/test1.elf
configparams force-mem-access 0
----------------End of Script----------------

19:32:21 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:32:21 INFO  : 'con' command is executed.
19:32:21 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

19:32:21 INFO  : Launch script is exported to file 'E:\fpga_proj\ps\axi4_ddr_rw\vitis\.sdk\launch_scripts\single_application_debug\systemdebugger_test1_system_standalone.tcl'
19:33:38 INFO  : Checking for BSP changes to sync application flags for project 'test1'...
19:33:43 INFO  : Disconnected from the channel tcfchan#13.
19:33:43 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:33:43 INFO  : Jtag cable 'Digilent Zed 210248553016' is selected.
19:33:43 INFO  : 'jtag frequency' command is executed.
19:33:43 INFO  : Context for 'APU' is selected.
19:33:43 INFO  : System reset is completed.
19:33:46 INFO  : 'after 3000' command is executed.
19:33:46 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248553016" && level==0 && jtag_device_ctx=="jsn-Zed-210248553016-23727093-0"}' command is executed.
19:33:48 INFO  : FPGA configured successfully with bitstream "E:/fpga_proj/ps/axi4_ddr_rw/vitis/test1/_ide/bitstream/design_1_wrapper.bit"
19:33:48 INFO  : Context for 'APU' is selected.
19:33:49 INFO  : Hardware design and registers information is loaded from 'E:/fpga_proj/ps/axi4_ddr_rw/vitis/axi4_ddr_rw/export/axi4_ddr_rw/hw/design_1_wrapper.xsa'.
19:33:49 INFO  : 'configparams force-mem-access 1' command is executed.
19:33:49 INFO  : Context for 'APU' is selected.
19:33:49 INFO  : Sourcing of 'E:/fpga_proj/ps/axi4_ddr_rw/vitis/test1/_ide/psinit/ps7_init.tcl' is done.
19:33:49 INFO  : 'ps7_init' command is executed.
19:33:49 INFO  : 'ps7_post_config' command is executed.
19:33:49 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:33:49 INFO  : The application 'E:/fpga_proj/ps/axi4_ddr_rw/vitis/test1/Debug/test1.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:33:49 INFO  : 'configparams force-mem-access 0' command is executed.
19:33:49 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248553016" && level==0 && jtag_device_ctx=="jsn-Zed-210248553016-23727093-0"}
fpga -file E:/fpga_proj/ps/axi4_ddr_rw/vitis/test1/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw E:/fpga_proj/ps/axi4_ddr_rw/vitis/axi4_ddr_rw/export/axi4_ddr_rw/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source E:/fpga_proj/ps/axi4_ddr_rw/vitis/test1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow E:/fpga_proj/ps/axi4_ddr_rw/vitis/test1/Debug/test1.elf
configparams force-mem-access 0
----------------End of Script----------------

19:33:49 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:33:49 INFO  : 'con' command is executed.
19:33:49 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

19:33:49 INFO  : Launch script is exported to file 'E:\fpga_proj\ps\axi4_ddr_rw\vitis\.sdk\launch_scripts\single_application_debug\systemdebugger_test1_system_standalone.tcl'
20:38:28 INFO  : Disconnected from the channel tcfchan#14.
14:24:46 INFO  : Launching XSCT server: xsct.bat -n  -interactive E:\fpga_proj\ps\axi4_ddr_rw\vitis\temp_xsdb_launch_script.tcl
14:24:49 INFO  : XSCT server has started successfully.
14:24:49 INFO  : Successfully done setting XSCT server connection channel  
14:24:49 INFO  : plnx-install-location is set to ''
14:24:49 INFO  : Successfully done setting workspace for the tool. 
14:24:53 INFO  : Platform repository initialization has completed.
14:24:53 INFO  : Registering command handlers for Vitis TCF services
14:24:56 INFO  : Successfully done query RDI_DATADIR 
14:25:25 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:25:26 INFO  : Jtag cable 'Digilent Zed 210248553016' is selected.
14:25:26 INFO  : 'jtag frequency' command is executed.
14:25:26 INFO  : Context for 'APU' is selected.
14:25:26 INFO  : System reset is completed.
14:25:29 INFO  : 'after 3000' command is executed.
14:25:29 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248553016" && level==0 && jtag_device_ctx=="jsn-Zed-210248553016-23727093-0"}' command is executed.
14:25:31 INFO  : FPGA configured successfully with bitstream "E:/fpga_proj/ps/axi4_ddr_rw/vitis/test1/_ide/bitstream/design_1_wrapper.bit"
14:25:31 INFO  : Context for 'APU' is selected.
14:25:31 INFO  : Hardware design and registers information is loaded from 'E:/fpga_proj/ps/axi4_ddr_rw/vitis/axi4_ddr_rw/export/axi4_ddr_rw/hw/design_1_wrapper.xsa'.
14:25:31 INFO  : 'configparams force-mem-access 1' command is executed.
14:25:32 INFO  : Context for 'APU' is selected.
14:25:32 INFO  : Sourcing of 'E:/fpga_proj/ps/axi4_ddr_rw/vitis/test1/_ide/psinit/ps7_init.tcl' is done.
14:25:32 INFO  : 'ps7_init' command is executed.
14:25:32 INFO  : 'ps7_post_config' command is executed.
14:25:32 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:25:32 INFO  : The application 'E:/fpga_proj/ps/axi4_ddr_rw/vitis/test1/Debug/test1.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:25:32 INFO  : 'configparams force-mem-access 0' command is executed.
14:25:32 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248553016" && level==0 && jtag_device_ctx=="jsn-Zed-210248553016-23727093-0"}
fpga -file E:/fpga_proj/ps/axi4_ddr_rw/vitis/test1/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw E:/fpga_proj/ps/axi4_ddr_rw/vitis/axi4_ddr_rw/export/axi4_ddr_rw/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source E:/fpga_proj/ps/axi4_ddr_rw/vitis/test1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow E:/fpga_proj/ps/axi4_ddr_rw/vitis/test1/Debug/test1.elf
configparams force-mem-access 0
----------------End of Script----------------

14:25:32 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:25:32 INFO  : 'con' command is executed.
14:25:32 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

14:25:32 INFO  : Launch script is exported to file 'E:\fpga_proj\ps\axi4_ddr_rw\vitis\.sdk\launch_scripts\single_application_debug\debugger_test1-default.tcl'
14:31:10 INFO  : Disconnected from the channel tcfchan#1.
