{"vcs1":{"timestamp_begin":1694887473.477717910, "rt":14.40, "ut":13.23, "st":0.62}}
{"vcselab":{"timestamp_begin":1694887487.965286135, "rt":1.06, "ut":0.42, "st":0.16}}
{"link":{"timestamp_begin":1694887489.094672734, "rt":0.43, "ut":0.25, "st":0.19}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1694887472.781859967}
{"VCS_COMP_START_TIME": 1694887472.781859967}
{"VCS_COMP_END_TIME": 1694887489.687559483}
{"VCS_USER_OPTIONS": "-full64 -debug_access+r -sverilog +acc +vpi +incdir+/home/hitesh.patel/UVM/UVM_1.2/src /home/hitesh.patel/UVM/UVM_1.2/src/uvm.sv /home/hitesh.patel/UVM/UVM_1.2/src/dpi/uvm_dpi.cc -CFLAGS -DVCS ../TOP/ei_tdp_ram_top.sv -f compile.f +define+UVM_REPORT_DISABLE_FILE_LINE"}
{"vcs1": {"peak_mem": 384684}}
{"stitch_vcselab": {"peak_mem": 227832}}
