--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 2
-n 3 -fastpaths -xml main.twx main.ncd -o main.twr main.pcf -ucf main.ucf

Design file:              main.ncd
Physical constraint file: main.pcf
Device,package,speed:     xc6slx9,tqg144,C,-2 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock Trigger
------------+------------+------------+------------+------------+------------------+--------+
            |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source      | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
------------+------------+------------+------------+------------+------------------+--------+
Sen         |   -0.665(R)|      FAST  |    3.565(R)|      SLOW  |Trigger_BUFGP     |   0.000|
------------+------------+------------+------------+------------+------------------+--------+

Clock CLK to Pad
------------+-----------------+------------+-----------------+------------+------------------+--------+
            |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                  | Clock  |
Destination |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s) | Phase  |
------------+-----------------+------------+-----------------+------------+------------------+--------+
Data<0>     |        10.851(R)|      SLOW  |         4.649(R)|      FAST  |CLK_BUFGP         |   0.000|
Data<1>     |        10.799(R)|      SLOW  |         4.622(R)|      FAST  |CLK_BUFGP         |   0.000|
Data<2>     |        11.215(R)|      SLOW  |         4.836(R)|      FAST  |CLK_BUFGP         |   0.000|
Data<3>     |        11.439(R)|      SLOW  |         4.993(R)|      FAST  |CLK_BUFGP         |   0.000|
Data<4>     |        10.944(R)|      SLOW  |         4.708(R)|      FAST  |CLK_BUFGP         |   0.000|
Data<5>     |        11.311(R)|      SLOW  |         4.954(R)|      FAST  |CLK_BUFGP         |   0.000|
Data<6>     |        11.290(R)|      SLOW  |         4.930(R)|      FAST  |CLK_BUFGP         |   0.000|
seg<0>      |        11.568(R)|      SLOW  |         5.083(R)|      FAST  |CLK_BUFGP         |   0.000|
seg<1>      |        11.249(R)|      SLOW  |         4.947(R)|      FAST  |CLK_BUFGP         |   0.000|
------------+-----------------+------------+-----------------+------------+------------------+--------+

Clock Trigger to Pad
------------+-----------------+------------+-----------------+------------+------------------+--------+
            |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                  | Clock  |
Destination |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s) | Phase  |
------------+-----------------+------------+-----------------+------------+------------------+--------+
Data<0>     |        14.993(R)|      SLOW  |         6.918(R)|      FAST  |Trigger_BUFGP     |   0.000|
Data<1>     |        15.095(R)|      SLOW  |         6.723(R)|      FAST  |Trigger_BUFGP     |   0.000|
Data<2>     |        15.151(R)|      SLOW  |         6.966(R)|      FAST  |Trigger_BUFGP     |   0.000|
Data<3>     |        15.331(R)|      SLOW  |         6.854(R)|      FAST  |Trigger_BUFGP     |   0.000|
Data<4>     |        15.086(R)|      SLOW  |         6.977(R)|      FAST  |Trigger_BUFGP     |   0.000|
Data<5>     |        15.066(R)|      SLOW  |         6.826(R)|      FAST  |Trigger_BUFGP     |   0.000|
Data<6>     |        15.551(R)|      SLOW  |         6.968(R)|      FAST  |Trigger_BUFGP     |   0.000|
------------+-----------------+------------+-----------------+------------+------------------+--------+

Clock to Setup on destination clock CLK
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLK            |    3.843|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock Trigger
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
Trigger        |    3.002|         |         |         |
---------------+---------+---------+---------+---------+


Analysis completed Thu May 27 00:50:09 2021 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 4572 MB



