Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2015.2 (win64) Build 1266856 Fri Jun 26 16:35:25 MDT 2015
| Date             : Thu Jan 14 00:01:26 2016
| Host             : ultype running 64-bit major release  (build 9200)
| Command          : report_power -file top_power_routed.rpt -pb top_power_summary_routed.pb
| Design           : top
| Device           : xc7a35tcpg236-1
| Design State     : Routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
-----------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+-------+
| Total On-Chip Power (W)  | 0.128 |
| Dynamic (W)              | 0.054 |
| Device Static (W)        | 0.074 |
| Effective TJA (C/W)      | 5.0   |
| Max Ambient (C)          | 84.4  |
| Junction Temperature (C) | 25.6  |
| Confidence Level         | Low   |
| Setting File             | ---   |
| Simulation Activity File | ---   |
| Design Nets Matched      | NA    |
+--------------------------+-------+


1.1 On-Chip Components
----------------------

+----------------+-----------+----------+-----------+-----------------+
| On-Chip        | Power (W) | Used     | Available | Utilization (%) |
+----------------+-----------+----------+-----------+-----------------+
| Clocks         |     0.003 |        3 |       --- |             --- |
| Slice Logic    |     0.016 |     3595 |       --- |             --- |
|   LUT as Logic |     0.014 |     2237 |     20800 |           10.75 |
|   CARRY4       |     0.002 |      401 |      8150 |            4.92 |
|   Register     |    <0.001 |      371 |     41600 |            0.89 |
|   F7/F8 Muxes  |    <0.001 |       71 |     32600 |            0.22 |
|   BUFG         |    <0.001 |        2 |        32 |            6.25 |
|   Others       |     0.000 |      211 |       --- |             --- |
| Signals        |     0.016 |     2985 |       --- |             --- |
| Block RAM      |     0.005 |     48.5 |        50 |           97.00 |
| DSPs           |     0.002 |        4 |        90 |            4.44 |
| I/O            |     0.012 |       44 |       106 |           41.51 |
| Static Power   |     0.074 |          |           |                 |
| Total          |     0.128 |          |           |                 |
+----------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+-----------+-------------+-----------+-------------+------------+
| Vccint    |       1.000 |     0.052 |       0.042 |      0.011 |
| Vccaux    |       1.800 |     0.013 |       0.000 |      0.013 |
| Vcco33    |       3.300 |     0.004 |       0.003 |      0.001 |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |
| Vcco18    |       1.800 |     0.000 |       0.000 |      0.000 |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccbram   |       1.000 |     0.002 |       0.000 |      0.001 |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |
+-----------+-------------+-----------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                                | Action                                                                                                             |
+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                       |                                                                                                                    |
| Clock nodes activity        | Low        | User specified less than 75% of clocks                 | Provide missing clock activity with a constraint file, simulation results or by editing the "By Clock Domain" view |
| I/O nodes activity          | Low        | More than 75% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view           |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes         | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views         |
| Device models               | High       | Device models are Production                           |                                                                                                                    |
|                             |            |                                                        |                                                                                                                    |
| Overall confidence level    | Low        |                                                        |                                                                                                                    |
+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+--------------------------+
| Ambient Temp (C)      | 25.0                     |
| ThetaJA (C/W)         | 5.0                      |
| Airflow (LFM)         | 250                      |
| Heat Sink             | medium (Medium Profile)  |
| ThetaSA (C/W)         | 4.6                      |
| Board Selection       | medium (10"x10")         |
| # of Board Layers     | 12to15 (12 to 15 Layers) |
| Board Temperature (C) | 25.0                     |
+-----------------------+--------------------------+


2.2 Clock Constraints
---------------------

+-------------+--------+-----------------+
| Clock       | Domain | Constraint (ns) |
+-------------+--------+-----------------+
| sys_clk_pin | clk    |            10.0 |
+-------------+--------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+-----------------------------------------+-----------+
| Name                                    | Power (W) |
+-----------------------------------------+-----------+
| top                                     |     0.054 |
|   btSpeedGen                            |     0.002 |
|   clk_wiz_0_inst                        |    <0.001 |
|   key_de                                |     0.002 |
|     inst                                |     0.002 |
|       inst                              |     0.002 |
|         Ps2Interface_i                  |     0.001 |
|           IOBUF_inst_0                  |    <0.001 |
|           IOBUF_inst_1                  |    <0.001 |
|     op                                  |    <0.001 |
|   pixel_gen_inst                        |     0.007 |
|     blk_mem_gen_0_inst                  |    <0.001 |
|       U0                                |    <0.001 |
|         inst_blk_mem_gen                |    <0.001 |
|           gnativebmg.native_blk_mem_gen |    <0.001 |
|             valid.cstr                  |    <0.001 |
|               has_mux_a.A               |    <0.001 |
|               ramloop[0].ram.r          |    <0.001 |
|                 prim_init.ram           |    <0.001 |
|               ramloop[1].ram.r          |    <0.001 |
|                 prim_init.ram           |    <0.001 |
|               ramloop[2].ram.r          |    <0.001 |
|                 prim_init.ram           |    <0.001 |
|               ramloop[3].ram.r          |    <0.001 |
|                 prim_init.ram           |    <0.001 |
|               ramloop[4].ram.r          |    <0.001 |
|                 prim_init.ram           |    <0.001 |
|               ramloop[5].ram.r          |    <0.001 |
|                 prim_init.ram           |    <0.001 |
|     blk_mem_gen_1_inst                  |    <0.001 |
|       U0                                |    <0.001 |
|         inst_blk_mem_gen                |    <0.001 |
|           gnativebmg.native_blk_mem_gen |    <0.001 |
|             valid.cstr                  |    <0.001 |
|               has_mux_a.A               |    <0.001 |
|               ramloop[0].ram.r          |    <0.001 |
|                 prim_init.ram           |    <0.001 |
|               ramloop[1].ram.r          |    <0.001 |
|                 prim_init.ram           |    <0.001 |
|               ramloop[2].ram.r          |    <0.001 |
|                 prim_init.ram           |    <0.001 |
|               ramloop[3].ram.r          |    <0.001 |
|                 prim_init.ram           |    <0.001 |
|               ramloop[4].ram.r          |    <0.001 |
|                 prim_init.ram           |    <0.001 |
|               ramloop[5].ram.r          |    <0.001 |
|                 prim_init.ram           |    <0.001 |
|     blk_mem_gen_2_inst                  |    <0.001 |
|       U0                                |    <0.001 |
|         inst_blk_mem_gen                |    <0.001 |
|           gnativebmg.native_blk_mem_gen |    <0.001 |
|             valid.cstr                  |    <0.001 |
|               has_mux_a.A               |    <0.001 |
|               ramloop[0].ram.r          |    <0.001 |
|                 prim_init.ram           |    <0.001 |
|               ramloop[1].ram.r          |    <0.001 |
|                 prim_init.ram           |    <0.001 |
|               ramloop[2].ram.r          |    <0.001 |
|                 prim_init.ram           |    <0.001 |
|               ramloop[3].ram.r          |    <0.001 |
|                 prim_init.ram           |    <0.001 |
|               ramloop[4].ram.r          |    <0.001 |
|                 prim_init.ram           |    <0.001 |
|               ramloop[5].ram.r          |    <0.001 |
|                 prim_init.ram           |    <0.001 |
|     blk_mem_gen_3_inst                  |    <0.001 |
|       U0                                |    <0.001 |
|         inst_blk_mem_gen                |    <0.001 |
|           gnativebmg.native_blk_mem_gen |    <0.001 |
|             valid.cstr                  |    <0.001 |
|               has_mux_a.A               |    <0.001 |
|               ramloop[0].ram.r          |    <0.001 |
|                 prim_init.ram           |    <0.001 |
|               ramloop[1].ram.r          |    <0.001 |
|                 prim_init.ram           |    <0.001 |
|               ramloop[2].ram.r          |    <0.001 |
|                 prim_init.ram           |    <0.001 |
|               ramloop[3].ram.r          |    <0.001 |
|                 prim_init.ram           |    <0.001 |
|               ramloop[4].ram.r          |    <0.001 |
|                 prim_init.ram           |    <0.001 |
|               ramloop[5].ram.r          |    <0.001 |
|                 prim_init.ram           |    <0.001 |
|     blk_mem_gen_4_inst                  |     0.003 |
|       U0                                |     0.003 |
|         inst_blk_mem_gen                |     0.003 |
|           gnativebmg.native_blk_mem_gen |     0.003 |
|             valid.cstr                  |     0.003 |
|               has_mux_a.A               |     0.001 |
|               ramloop[0].ram.r          |    <0.001 |
|                 prim_init.ram           |    <0.001 |
|               ramloop[10].ram.r         |    <0.001 |
|                 prim_init.ram           |    <0.001 |
|               ramloop[11].ram.r         |    <0.001 |
|                 prim_init.ram           |    <0.001 |
|               ramloop[12].ram.r         |    <0.001 |
|                 prim_init.ram           |    <0.001 |
|               ramloop[13].ram.r         |    <0.001 |
|                 prim_init.ram           |    <0.001 |
|               ramloop[14].ram.r         |    <0.001 |
|                 prim_init.ram           |    <0.001 |
|               ramloop[15].ram.r         |    <0.001 |
|                 prim_init.ram           |    <0.001 |
|               ramloop[16].ram.r         |    <0.001 |
|                 prim_init.ram           |    <0.001 |
|               ramloop[17].ram.r         |    <0.001 |
|                 prim_init.ram           |    <0.001 |
|               ramloop[18].ram.r         |    <0.001 |
|                 prim_init.ram           |    <0.001 |
|               ramloop[19].ram.r         |    <0.001 |
|                 prim_init.ram           |    <0.001 |
|               ramloop[1].ram.r          |    <0.001 |
|                 prim_init.ram           |    <0.001 |
|               ramloop[20].ram.r         |    <0.001 |
|                 prim_init.ram           |    <0.001 |
|               ramloop[21].ram.r         |    <0.001 |
|                 prim_init.ram           |    <0.001 |
|               ramloop[22].ram.r         |    <0.001 |
|                 prim_init.ram           |    <0.001 |
|               ramloop[23].ram.r         |    <0.001 |
|                 prim_init.ram           |    <0.001 |
|               ramloop[2].ram.r          |    <0.001 |
|                 prim_init.ram           |    <0.001 |
|               ramloop[3].ram.r          |    <0.001 |
|                 prim_init.ram           |    <0.001 |
|               ramloop[4].ram.r          |    <0.001 |
|                 prim_init.ram           |    <0.001 |
|               ramloop[5].ram.r          |    <0.001 |
|                 prim_init.ram           |    <0.001 |
|               ramloop[6].ram.r          |    <0.001 |
|                 prim_init.ram           |    <0.001 |
|               ramloop[7].ram.r          |    <0.001 |
|                 prim_init.ram           |    <0.001 |
|               ramloop[8].ram.r          |    <0.001 |
|                 prim_init.ram           |    <0.001 |
|               ramloop[9].ram.r          |    <0.001 |
|                 prim_init.ram           |    <0.001 |
|   playerCtrl_00                         |     0.018 |
|   toneGen                               |     0.007 |
|   vga_inst                              |     0.002 |
+-----------------------------------------+-----------+


