==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2017.2
Copyright (C) 1986-2017 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [HLS 200-10] Setting target device to 'xcvu095-ffvc1517-2-e'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 4ns.
INFO: [HLS 200-10] Analyzing design file '../conv_test/conv_layer.cpp' ... 
INFO: [HLS 200-10] Validating synthesis directives ...
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:09 ; elapsed = 00:00:04 . Memory (MB): peak = 353.047 ; gain = 18.730 ; free physical = 61370 ; free virtual = 64221
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:10 ; elapsed = 00:00:04 . Memory (MB): peak = 353.047 ; gain = 18.730 ; free physical = 61370 ; free virtual = 64221
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'std::max<float>' into 'conv_layer' (../conv_test/conv_layer.cpp:90).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:10 ; elapsed = 00:00:04 . Memory (MB): peak = 353.047 ; gain = 18.730 ; free physical = 61368 ; free virtual = 64219
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:10 ; elapsed = 00:00:04 . Memory (MB): peak = 353.047 ; gain = 18.730 ; free physical = 61368 ; free virtual = 64219
INFO: [XFORM 203-721] Changing loop 'Loop_batch_loop_proc' (../conv_test/conv_layer.cpp:46) to a process function for dataflow in function 'conv_layer'.
INFO: [XFORM 203-712] Applying dataflow to function 'conv_layer' (../conv_test/conv_layer.cpp:6), detected/extracted 2 process function(s):
	 'Block__proc4'
	 'Loop_batch_loop_proc'.
INFO: [XFORM 203-11] Balancing expressions in function 'Loop_batch_loop_proc' (../conv_test/conv_layer.cpp:45:59)...23 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'Block__proc4' (../conv_test/conv_layer.cpp:38:87)...3 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:10 ; elapsed = 00:00:04 . Memory (MB): peak = 481.043 ; gain = 146.727 ; free physical = 61347 ; free virtual = 64198
INFO: [XFORM 203-541] Flattening a loop nest 'input_y_dimension_loop' (../conv_test/conv_layer.cpp:76:14) in function 'Loop_batch_loop_proc'.
INFO: [XFORM 203-541] Flattening a loop nest 'input_dimensions_loop' (../conv_test/conv_layer.cpp:71:12) in function 'Loop_batch_loop_proc'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'output_x_dimension_loop' (../conv_test/conv_layer.cpp:61:10) in function 'Loop_batch_loop_proc' : 
                         the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
INFO: [XFORM 203-541] Flattening a loop nest 'output_y_dimension_loop' (../conv_test/conv_layer.cpp:56:8) in function 'Loop_batch_loop_proc'.
INFO: [XFORM 203-541] Flattening a loop nest 'output_dimensions_loop' (../conv_test/conv_layer.cpp:51:6) in function 'Loop_batch_loop_proc'.
INFO: [XFORM 203-541] Flattening a loop nest 'batch_loop' (../conv_test/conv_layer.cpp:46:4) in function 'Loop_batch_loop_proc'.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:10 ; elapsed = 00:00:05 . Memory (MB): peak = 481.043 ; gain = 146.727 ; free physical = 61338 ; free virtual = 64189
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'conv_layer' ...
WARNING: [SYN 201-103] Legalizing function name 'Block__proc4' to 'Block_proc4'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Implementing module 'Block_proc4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 4.91 seconds; current allocated memory: 80.278 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 80.555 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Implementing module 'Loop_batch_loop_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'input_dimensions_loop_input_y_dimension_loop_input_x_dimension_loop'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('output_element', ../conv_test/conv_layer.cpp:84) and 'fadd' operation ('output_element', ../conv_test/conv_layer.cpp:84).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('output_element', ../conv_test/conv_layer.cpp:84) and 'fadd' operation ('output_element', ../conv_test/conv_layer.cpp:84).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('output_element', ../conv_test/conv_layer.cpp:84) and 'fadd' operation ('output_element', ../conv_test/conv_layer.cpp:84).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('output_element', ../conv_test/conv_layer.cpp:84) and 'fadd' operation ('output_element', ../conv_test/conv_layer.cpp:84).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 7)
   between 'fadd' operation ('output_element', ../conv_test/conv_layer.cpp:84) and 'fadd' operation ('output_element', ../conv_test/conv_layer.cpp:84).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 8)
   between 'fadd' operation ('output_element', ../conv_test/conv_layer.cpp:84) and 'fadd' operation ('output_element', ../conv_test/conv_layer.cpp:84).
INFO: [SCHED 204-61] Pipelining result: Target II: 1, Final II: 9, Depth: 32.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.64 seconds; current allocated memory: 82.200 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.38 seconds; current allocated memory: 83.764 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Implementing module 'conv_layer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.42 seconds; current allocated memory: 84.091 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.25 seconds; current allocated memory: 84.600 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_proc4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'conv_layer_mul_32s_32s_32_3' to 'conv_layer_mul_32bkb' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'conv_layer_mul_32bkb': 3 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_proc4'.
INFO: [HLS 200-111]  Elapsed time: 0.38 seconds; current allocated memory: 85.209 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Loop_batch_loop_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'conv_layer_fadd_32ns_32ns_32_9_full_dsp' to 'conv_layer_fadd_3cud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_layer_fmul_32ns_32ns_32_5_max_dsp' to 'conv_layer_fmul_3dEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_layer_fcmp_32ns_32ns_1_2' to 'conv_layer_fcmp_3eOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_layer_mul_32ns_32ns_64_3' to 'conv_layer_mul_32fYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_layer_mul_64ns_32ns_96_5' to 'conv_layer_mul_64g8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_layer_mul_96ns_32ns_128_5' to 'conv_layer_mul_96hbi' due to the length limit 20
WARNING: [RTGEN 206-101] RTL name 'conv_layer_mul_32bkb' is changed to 'conv_layer_mul_32bkb_x' due to conflict.
INFO: [SYN 201-210] Renamed object name 'conv_layer_mul_31ns_32s_32_3' to 'conv_layer_mul_31ibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_layer_mul_32s_31ns_32_3' to 'conv_layer_mul_32jbC' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'conv_layer_fadd_3cud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'conv_layer_fcmp_3eOg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'conv_layer_fmul_3dEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'conv_layer_mul_31ibs': 6 instance(s).
INFO: [RTGEN 206-100] Generating core module 'conv_layer_mul_32bkb': 14 instance(s).
INFO: [RTGEN 206-100] Generating core module 'conv_layer_mul_32fYi': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'conv_layer_mul_32jbC': 7 instance(s).
INFO: [RTGEN 206-100] Generating core module 'conv_layer_mul_64g8j': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'conv_layer_mul_96hbi': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Loop_batch_loop_proc'.
INFO: [HLS 200-111]  Elapsed time: 0.17 seconds; current allocated memory: 88.866 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv_layer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'conv_layer/mem' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv_layer/input_offset' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv_layer/output_offset' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv_layer/b' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv_layer/od' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv_layer/ox' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv_layer/oy' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv_layer/id' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv_layer/ix' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv_layer/iy' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv_layer/s' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv_layer/k' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'conv_layer' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return', 'input_offset', 'b', 'od', 'ox', 'oy', 'id', 'ix', 'iy', 's' and 'k' to AXI-Lite port CTRL_BUS.
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv_layer'.
INFO: [HLS 200-111]  Elapsed time: 1.18 seconds; current allocated memory: 94.829 MB.
INFO: [RTMG 210-282] Generating pipelined core: 'conv_layer_mul_32bkb_MulnS_0'
INFO: [RTMG 210-282] Generating pipelined core: 'conv_layer_mul_32fYi_MulnS_1'
INFO: [RTMG 210-282] Generating pipelined core: 'conv_layer_mul_64g8j_MulnS_2'
INFO: [RTMG 210-282] Generating pipelined core: 'conv_layer_mul_96hbi_MulnS_3'
INFO: [RTMG 210-282] Generating pipelined core: 'conv_layer_mul_31ibs_MulnS_4'
INFO: [RTMG 210-282] Generating pipelined core: 'conv_layer_mul_32jbC_MulnS_5'
INFO: [RTMG 210-285] Implementing FIFO 'fifo_w64_d2_A' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_w64_d2_A' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_w64_d2_A' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_w64_d2_A' using Shift Registers.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:14 ; elapsed = 00:00:10 . Memory (MB): peak = 481.043 ; gain = 146.727 ; free physical = 61295 ; free virtual = 64153
INFO: [SYSC 207-301] Generating SystemC RTL for conv_layer.
INFO: [VHDL 208-304] Generating VHDL RTL for conv_layer.
INFO: [VLOG 209-307] Generating Verilog RTL for conv_layer.
INFO: [IMPL 213-8] Exporting RTL as an IP in IP-XACT.
INFO: [HLS 200-112] Total elapsed time: 59.33 seconds; peak allocated memory: 94.829 MB.
