Vivado Simulator v2022.1
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: D:/Apps/Vivado/Vivado/2022.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot AXI_tb_behav xil_defaultlib.AXI_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'read_result' [D:/KUNNN/HK2_nam4/SoC/TH/axi4/axi4.srcs/sources_1/new/AXI_top.v:115]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'read_result' [D:/KUNNN/HK2_nam4/SoC/TH/axi4/axi4.srcs/sources_1/new/AXI_top.v:128]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "D:/KUNNN/HK2_nam4/SoC/TH/axi4/axi4.srcs/sources_1/new/AXI_top.v" Line 5. Module AXI_top doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/KUNNN/HK2_nam4/SoC/TH/axi4/axi4.srcs/sources_1/new/AXI_master.v" Line 3. Module AXI_master doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/KUNNN/HK2_nam4/SoC/TH/axi4/axi4.srcs/sources_1/new/AXI_slave.v" Line 3. Module AXI_slave doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/KUNNN/HK2_nam4/SoC/TH/axi4/axi4.srcs/sources_1/new/ALU.v" Line 1. Module ALU doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/KUNNN/HK2_nam4/SoC/TH/axi4/axi4.srcs/sources_1/new/register.v" Line 1. Module register doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/KUNNN/HK2_nam4/SoC/TH/axi4/axi4.srcs/sources_1/new/register.v" Line 1. Module register doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/KUNNN/HK2_nam4/SoC/TH/axi4/axi4.srcs/sources_1/new/register.v" Line 1. Module register doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/KUNNN/HK2_nam4/SoC/TH/axi4/axi4.srcs/sources_1/new/AXI_top.v" Line 5. Module AXI_top doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/KUNNN/HK2_nam4/SoC/TH/axi4/axi4.srcs/sources_1/new/AXI_master.v" Line 3. Module AXI_master doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/KUNNN/HK2_nam4/SoC/TH/axi4/axi4.srcs/sources_1/new/AXI_slave.v" Line 3. Module AXI_slave doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/KUNNN/HK2_nam4/SoC/TH/axi4/axi4.srcs/sources_1/new/ALU.v" Line 1. Module ALU doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/KUNNN/HK2_nam4/SoC/TH/axi4/axi4.srcs/sources_1/new/register.v" Line 1. Module register doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/KUNNN/HK2_nam4/SoC/TH/axi4/axi4.srcs/sources_1/new/register.v" Line 1. Module register doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/KUNNN/HK2_nam4/SoC/TH/axi4/axi4.srcs/sources_1/new/register.v" Line 1. Module register doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.AXI_master
Compiling module xil_defaultlib.AXI_slave
Compiling module xil_defaultlib.register
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.AXI_top
Compiling module xil_defaultlib.AXI_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot AXI_tb_behav
