# set-1

#### 1. A time-sharing system implies:

1. More than one processor in the memory
2. More than one program in the memory
3. More than one memory in the system
4. None of above

<details>

<summary>Show me the answer</summary>

**Answer:** 2. More than one program in the memory

**Explanation:**

* A time-sharing system allows multiple programs to reside in memory simultaneously, enabling the CPU to switch between them.

</details>

#### 2. A multiprocessor computer is of the type:

1. SISD
2. MIMD
3. SIMD
4. All of the above

<details>

<summary>Show me the answer</summary>

**Answer:** 2. MIMD

**Explanation:**

* MIMD (Multiple Instruction, Multiple Data) is a type of multiprocessor system where multiple processors execute different instructions on different data.

</details>

#### 3. Microprocessor is a device which has at least:

1. Memory
2. Registers
3. I/O devices
4. CPU

<details>

<summary>Show me the answer</summary>

**Answer:** 4. CPU

**Explanation:**

* A microprocessor is essentially a CPU (Central Processing Unit) on a single chip, which performs arithmetic, logic, and control operations.

</details>

#### 4. A supercomputer has the capabilities of execution:

1. Pipeline instruction
2. Floating point arithmetic operation
3. Vector instruction
4. All of the above

<details>

<summary>Show me the answer</summary>

**Answer:** 4. All of the above

**Explanation:**

* Supercomputers are designed to handle complex tasks, including pipeline instructions, floating-point arithmetic, and vector instructions.

</details>

#### 5. The maximum stages in pipelining architecture are:

1. 4
2. 6
3. 2
4. 5

<details>

<summary>Show me the answer</summary>

**Answer:** 4. 5

**Explanation:**

* Pipelining typically involves multiple stages, and the maximum number of stages can vary, but 5 is a common number in many architectures.

</details>

#### 6. Instruction pipelining has minimum stages:

1. 4
2. 6
3. 2
4. 3

<details>

<summary>Show me the answer</summary>

**Answer:** 3. 2

**Explanation:**

* Instruction pipelining requires at least 2 stages: Fetch and Execute.

</details>

#### 7. Systems do not have parallel processing capabilities are:

1. SISD
2. MIMD
3. SIMD
4. All of the above

<details>

<summary>Show me the answer</summary>

**Answer:** 1. SISD

**Explanation:**

* SISD (Single Instruction, Single Data) systems do not have parallel processing capabilities, as they process one instruction at a time on a single data stream.

</details>

#### 8. Memory access in RISC architecture is limited to instructions:

1. CALL & RET
2. STA & LDA
3. PUSH & POP
4. MOV & JMP

<details>

<summary>Show me the answer</summary>

**Answer:** 2. STA & LDA

**Explanation:**

* In RISC architecture, memory access is typically limited to load (LDA) and store (STA) instructions.

</details>

#### 9. Interrupt which are initiated by an I/O device are:

1. Internal
2. Software
3. External
4. All of the above

<details>

<summary>Show me the answer</summary>

**Answer:** 3. External

**Explanation:**

* Interrupts initiated by I/O devices are external interrupts, as they originate from outside the CPU.

</details>

#### 10. Interrupt which are initiated by an instruction are:

1. Hardware
2. Internal
3. External
4. Software

<details>

<summary>Show me the answer</summary>

**Answer:** 4. Software

**Explanation:**

* Software interrupts are initiated by specific instructions in the program, such as system calls.

</details>

#### 11. States bit of the CPU are stored in a flag:

1. Carry
2. Zero
3. Sign
4. All of the above

<details>

<summary>Show me the answer</summary>

**Answer:** 4. All of the above

**Explanation:**

* The CPU's state bits, such as Carry, Zero, and Sign, are stored in the flag register.

</details>

#### 12. The effective address is the address of the operand in an instruction of type:

1. Immediate
2. Register
3. Indirect
4. Computational

<details>

<summary>Show me the answer</summary>

**Answer:** 4. Computational

**Explanation:**

* The effective address is calculated during the execution of computational instructions.

</details>

#### 13. Program counter of a CPU stores the address of the instruction:

1. Currently executed
2. Just executed
3. To be executed next
4. None of the above

<details>

<summary>Show me the answer</summary>

**Answer:** 3. To be executed next

**Explanation:**

* The program counter (PC) holds the address of the next instruction to be executed.

</details>

#### 14. A stack-organized computer has:

1. Three-address instruction
2. One-address instruction
3. Two-address instruction
4. Zero-address instruction

<details>

<summary>Show me the answer</summary>

**Answer:** 4. Zero-address instruction

**Explanation:**

* In a stack-organized computer, operations are performed using the stack, and no explicit addresses are needed for operands.

</details>

#### 15. The operation performed on stack are:

1. IN & OUT
2. PUSH & POP
3. CALL & RET
4. POP & OUT

<details>

<summary>Show me the answer</summary>

**Answer:** 2. PUSH & POP

**Explanation:**

* The primary operations on a stack are PUSH (to add data) and POP (to remove data).

</details>

#### 16. The stack is the list of type:

1. LIFO
2. FILO
3. LILO
4. All of the above

<details>

<summary>Show me the answer</summary>

**Answer:** 1. LIFO

**Explanation:**

* A stack follows the Last-In-First-Out (LIFO) principle, where the last element added is the first one to be removed.

</details>

#### 17. A microprocessor consists of:

1. Control unit
2. ALU
3. Program counter
4. All of the above

<details>

<summary>Show me the answer</summary>

**Answer:** 4. All of the above

**Explanation:**

* A microprocessor includes the Control Unit, ALU (Arithmetic Logic Unit), and Program Counter as essential components.

</details>

#### 18. A microprocessor sequencer performs the operation:

1. Read
2. Execute
3. Write
4. Read and execute

<details>

<summary>Show me the answer</summary>

**Answer:** 4. Read and execute

**Explanation:**

* The sequencer in a microprocessor controls the sequence of operations, including reading and executing instructions.

</details>

#### 19. A microprogram written as a string of 0's and 1's is a:

1. Symbolic microinstruction
2. Binary microprogram
3. Binary microinstruction
4. All of the above

<details>

<summary>Show me the answer</summary>

**Answer:** 2. Binary microprogram

**Explanation:**

* A microprogram written in binary form is called a binary microprogram.

</details>

#### 20. The branch logic that provides decision-making capabilities in the control unit is known as:

1. Controlled transfer
2. Unconditional transfer
3. Conditional transfer
4. None of the above

<details>

<summary>Show me the answer</summary>

**Answer:** 3. Conditional transfer

**Explanation:**

* Conditional transfer refers to the branch logic that allows the control unit to make decisions based on certain conditions.

</details>

#### 21. A control unit whose binary control variables are stored in memory is known as:

1. Hardwired control unit
2. Software control unit
3. Micro-programmed control unit
4. Hardware control unit

<details>

<summary>Show me the answer</summary>

**Answer:** 3. Micro-programmed control unit

**Explanation:**

* In a micro-programmed control unit, control signals are stored in memory as microinstructions.

</details>

#### 22. During execution, subroutine return address is stored in:

1. Control address register
2. Stack pointer
3. Subroutine address
4. Memory location

<details>

<summary>Show me the answer</summary>

**Answer:** 2. Stack pointer

**Explanation:**

* The return address of a subroutine is stored in the stack, which is managed by the stack pointer.

</details>

#### 23. The next address generator is sometimes called a:

1. Instruction sequence
2. Micro program sequence
3. Program sequence
4. Translator

<details>

<summary>Show me the answer</summary>

**Answer:** 3. Program sequence

**Explanation:**

* The next address generator determines the sequence of instructions to be executed, often referred to as the program sequence.

</details>

#### 24. The control data register holds the present microinstruction and is sometimes called:

1. Instruction register
2. Sequence register
3. Microinstruction register
4. Pipeline register

<details>

<summary>Show me the answer</summary>

**Answer:** 3. Microinstruction register

**Explanation:**

* The control data register that holds the current microinstruction is called the microinstruction register.

</details>

#### 25. A memory that is a part of a control unit is referred to as:

1. External memory
2. Cache memory
3. Internal memory
4. Control memory

<details>

<summary>Show me the answer</summary>

**Answer:** 4. Control memory

**Explanation:**

* The memory used to store microinstructions in a control unit is called control memory.

</details>

#### 26. Whenever POP H instruction is executed:

1. Data byte in the HL pair are stored on the stack
2. Two data bytes at the top of the stack are transferred to the HP register pair
3. Two data bytes at the top of the stack are transferred to the program counter
4. Two data bytes from the HL register that were previously stored on the stack are transferred back to the HL pointer

<details>

<summary>Show me the answer</summary>

**Answer:** 4. Two data bytes from the HL register that were previously stored on the stack are transferred back to the HL pointer

**Explanation:**

* The POP H instruction retrieves the top two bytes from the stack and places them into the HL register pair.

</details>

#### 27. When the RET instruction at the end of a subroutine is executed:

1. The information where the stack is initialized is transferred to the stack pointer
2. The memory address of the RET instructions is transferred to the program counter
3. Two data bytes stored in the top two locations of the stack are transferred to the program counter
4. Two data bytes stored in the top two locations of the stack are transferred to the stack pointer

<details>

<summary>Show me the answer</summary>

**Answer:** 3. Two data bytes stored in the top two locations of the stack are transferred to the program counter

**Explanation:**

* The RET instruction pops the return address from the stack and transfers it to the program counter (PC).

</details>

#### 28. When a subroutine is called, the address of the instruction following the CALL is stored in/on the:

1. Stack pointer
2. Program counter
3. Accumulator
4. Stack

<details>

<summary>Show me the answer</summary>

**Answer:** 4. Stack

**Explanation:**

* The return address (address of the next instruction after CALL) is pushed onto the stack when a subroutine is called.

</details>

#### 29. A stack pointer is:

1. A 16-bit register in the microprocessor that indicates the beginning of the stack memory
2. A register that decodes and executes 16-bit arithmetic expressions
3. The first memory locations where a subroutine address is stored
4. A register in which flag bits are stored

<details>

<summary>Show me the answer</summary>

**Answer:** 1. A 16-bit register in the microprocessor that indicates the beginning of the stack memory

**Explanation:**

* The stack pointer (SP) is a 16-bit register that points to the top of the stack memory.

</details>

#### 30. A stack is:

1. An 8-bit register in the microprocessor
2. A set of memory locations in R/WM reserved for storing information temporarily during the execution of a program
3. A 16-bit memory address stored in the program counter
4. A 16-bit register in the microprocessor

<details>

<summary>Show me the answer</summary>

**Answer:** 2. A set of memory locations in R/WM reserved for storing information temporarily during the execution of a program

**Explanation:**

* A stack is a region of memory used for temporary storage of data during program execution.

</details>

#### 31. A third and last component of CPU is:

1. ALU
2. Supervisor – control unit
3. Input device
4. Register unit

<details>

<summary>Show me the answer</summary>

**Answer:** 2. Supervisor – control unit

**Explanation:**

* The supervisor or control unit is responsible for managing and coordinating the operations of the CPU.

</details>

#### 32. The section of the CPU that selects, interprets, and sees to the execution of program instructions is:

1. Memory
2. Control unit
3. Register unit
4. ALU

<details>

<summary>Show me the answer</summary>

**Answer:** 2. Control unit

**Explanation:**

* The control unit is responsible for fetching, decoding, and executing instructions.

</details>

#### 33. A device used to bring information into a computer is:

1. ALU
2. Control unit
3. Input device
4. Output device

<details>

<summary>Show me the answer</summary>

**Answer:** 3. Input device

**Explanation:**

* Input devices, such as keyboards and mice, are used to bring information into a computer.

</details>

#### 34. A microprocessor is a..... on a chip:

1. Computer
2. ALU
3. CPU
4. Control unit

<details>

<summary>Show me the answer</summary>

**Answer:** 3. CPU

**Explanation:**

* A microprocessor is essentially a CPU (Central Processing Unit) integrated onto a single chip.

</details>

#### 35. Part of the computer where the data and instructions are held is:

1. Register unit
2. Memory unit
3. Accumulator
4. CPU

<details>

<summary>Show me the answer</summary>

**Answer:** 2. Memory unit

**Explanation:**

* The memory unit stores data and instructions that are being processed by the CPU.

</details>

#### 36. Backing storage is so named because:

1. It is always kept at the back of the CPU
2. It backs up the computer's main memory
3. It lags behind the main memory
4. It is slow and backward

<details>

<summary>Show me the answer</summary>

**Answer:** 2. It backs up the computer's main memory

**Explanation:**

* Backing storage, such as hard drives, provides additional storage capacity to back up data from the main memory.

</details>

#### 37. The ALU and control unit of most of the microcomputers are combined and manufactured on a single silicon chip. What is it called?

1. Monochip
2. ALU
3. Microprocessor
4. Control unit

<details>

<summary>Show me the answer</summary>

**Answer:** 3. Microprocessor

**Explanation:**

* The ALU and control unit are integrated into a single chip, known as a microprocessor.

</details>

#### 38. Which of the following code used in present-day computing was developed by IBM corporation?

1. ASCII
2. Baudot code
3. Hollerith code
4. EBCDIC CODE

<details>

<summary>Show me the answer</summary>

**Answer:** 4. EBCDIC CODE

**Explanation:**

* EBCDIC (Extended Binary Coded Decimal Interchange Code) was developed by IBM for use in its mainframe computers.

</details>

#### 39. Which parts of the computer are used for calculating and comparing?

1. Disk unit
2. ALU
3. Control unit
4. Modem

<details>

<summary>Show me the answer</summary>

**Answer:** 2. ALU

**Explanation:**

* The Arithmetic Logic Unit (ALU) performs calculations and comparisons in a computer.

</details>

#### 40. Instruction LXI in 8085 loads:

1. Stack pointer
2. None of the above
3. Register pair
4. All of the above

<details>

<summary>Show me the answer</summary>

**Answer:** 4. All of the above

**Explanation:**

* The LXI instruction in the 8085 microprocessor can load a register pair, stack pointer, or other registers.

</details>

#### 41. A CALL instruction is always encountered by instructions:

1. IN
2. OUT
3. RET
4. INTR

<details>

<summary>Show me the answer</summary>

**Answer:** 3. RET

**Explanation:**

* The CALL instruction is used to call a subroutine, and it is always followed by a RET (Return) instruction to return to the main program.

</details>

#### 42. In I/O mapped I/O 8085 duplicates the I/O address on:

1. Address and data line
2. Lower byte of address and control line
3. Lower and higher byte of address
4. Higher byte of address and data line

<details>

<summary>Show me the answer</summary>

**Answer:** 3. Lower and higher byte of address

**Explanation:**

* In I/O mapped I/O, the 8085 microprocessor duplicates the I/O address on both the lower and higher byte of the address bus.

</details>

#### 43. Address and data line in 8085 are:

1. Separate lines
2. Only lower byte of address is multiplexed
3. Common line
4. Shared line

<details>

<summary>Show me the answer</summary>

**Answer:** 2. Only lower byte of address is multiplexed

**Explanation:**

* In the 8085 microprocessor, the lower byte of the address (A0-A7) is multiplexed with the data bus (D0-D7).

</details>

#### 44. The 16-bit register in 8085 is:

1. General purpose register
2. Stack pointer and program counter
3. Accumulator
4. All of the above

<details>

<summary>Show me the answer</summary>

**Answer:** 2. Stack pointer and program counter

**Explanation:**

* The 8085 microprocessor has two 16-bit registers: the stack pointer (SP) and the program counter (PC).

</details>

#### 45. Microprocessor 8085 can address location up to:

1. 32K
2. 64K
3. 128K
4. 1M

<details>

<summary>Show me the answer</summary>

**Answer:** 2. 64K

**Explanation:**

* The 8085 microprocessor has a 16-bit address bus, allowing it to address up to 64K (2^16) memory locations.

</details>

#### 46. Pipeline processing implements:

1. Fetch instructions
2. Fetch operand
3. Decode instruction
4. All of the above

<details>

<summary>Show me the answer</summary>

**Answer:** 4. All of the above

**Explanation:**

* Pipeline processing involves fetching instructions, fetching operands, and decoding instructions to improve efficiency.

</details>

#### 47. Pipeline strategy is called implement:

1. Instruction execution
2. Instruction decoding
3. Instruction pre-fetch
4. Instruction manipulation

<details>

<summary>Show me the answer</summary>

**Answer:** 3. Instruction pre-fetch

**Explanation:**

* Pipeline strategy involves pre-fetching instructions to reduce idle time and improve performance.

</details>

#### 48. Intel 80486 pipelining implements stages:

1. 6
2. 5
3. 4
4. 3

<details>

<summary>Show me the answer</summary>

**Answer:** 2. 5

**Explanation:**

* The Intel 80486 microprocessor uses a 5-stage pipeline: Fetch, Decode, Execute, Memory Access, and Write Back.

</details>

#### 49. Pipeline processing uses the technique:

1. Sharing the memory
2. Pre-fetching
3. Bit slicing
4. Parallel processing

<details>

<summary>Show me the answer</summary>

**Answer:** 2. Pre-fetching

**Explanation:**

* Pipeline processing uses pre-fetching to overlap the execution of multiple instructions, improving throughput.

</details>

#### 50. Micro instructions are stored in:

1. Computer memory
2. Secondary storage
3. Primary memory
4. Control memory

<details>

<summary>Show me the answer</summary>

**Answer:** 4. Control memory

**Explanation:**

* Micro instructions are stored in control memory, which is part of the control unit in a microprocessor.

</details>
