# fpga-arithmetic-unit-design
This project compares fixed-point and floating-point arithmetic implementations on an FPGA using Vivado and Vivado HLS.
