

================================================================
== Vivado HLS Report for 'myproject'
================================================================
* Date:           Tue Jul 18 15:03:09 2023

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        myproject_prj
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 5.00 ns | 3.950 ns |   0.62 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+----------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline |
    |   min   |   max   |    min   |    max   | min | max |   Type   |
    +---------+---------+----------+----------+-----+-----+----------+
    |      287|      287| 1.435 us | 1.435 us |  258|  258| dataflow |
    +---------+---------+----------+----------+-----+-----+----------+

    + Detail: 
        * Instance: 
        +----------------------------------------------------------------+-------------------------------------------------------------+---------+---------+----------+----------+-----+-----+---------+
        |                                                                |                                                             |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
        |                            Instance                            |                            Module                           |   min   |   max   |    min   |    max   | min | max |   Type  |
        +----------------------------------------------------------------+-------------------------------------------------------------+---------+---------+----------+----------+-----+-----+---------+
        |Block_preheader_i_i_04_proc27_U0                                |Block_preheader_i_i_04_proc27                                |       31|       31| 0.155 us | 0.155 us |   31|   31|   none  |
        |Loop_1_proc_U0                                                  |Loop_1_proc                                                  |      257|      257| 1.285 us | 1.285 us |  257|  257|   none  |
        |Block_dot_product_array_array_ap_fixed_1u_config2_exit_proc_U0  |Block_dot_product_array_array_ap_fixed_1u_config2_exit_proc  |        1|        1| 5.000 ns | 5.000 ns |    1|    1|   none  |
        +----------------------------------------------------------------+-------------------------------------------------------------+---------+---------+----------+----------+-----+-----+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      -|       -|      -|    -|
|Expression       |        -|      -|       0|      2|    -|
|FIFO             |        2|      -|      55|     88|    -|
|Instance         |        0|      2|    1407|    827|    -|
|Memory           |        -|      -|       -|      -|    -|
|Multiplexer      |        -|      -|       -|      -|    -|
|Register         |        -|      -|       -|      -|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        2|      2|    1462|    917|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |    ~0   |   ~0  |       1|      1|    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    +----------------------------------------------------------------+-------------------------------------------------------------+---------+-------+------+-----+-----+
    |                            Instance                            |                            Module                           | BRAM_18K| DSP48E|  FF  | LUT | URAM|
    +----------------------------------------------------------------+-------------------------------------------------------------+---------+-------+------+-----+-----+
    |Block_dot_product_array_array_ap_fixed_1u_config2_exit_proc_U0  |Block_dot_product_array_array_ap_fixed_1u_config2_exit_proc  |        0|      0|     3|   35|    0|
    |Block_preheader_i_i_04_proc27_U0                                |Block_preheader_i_i_04_proc27                                |        0|      0|  1026|  617|    0|
    |Loop_1_proc_U0                                                  |Loop_1_proc                                                  |        0|      2|   378|  175|    0|
    +----------------------------------------------------------------+-------------------------------------------------------------+---------+-------+------+-----+-----+
    |Total                                                           |                                                             |        0|      2|  1407|  827|    0|
    +----------------------------------------------------------------+-------------------------------------------------------------+---------+-------+------+-----+-----+

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    +---------------------------+---------+----+----+-----+------+-----+---------+
    |            Name           | BRAM_18K| FF | LUT| URAM| Depth| Bits| Size:D*B|
    +---------------------------+---------+----+----+-----+------+-----+---------+
    |p_Val2_loc_channel_U       |        0|   5|   0|    -|     2|   32|       64|
    |tmpdata1_data_V_channel_U  |        2|  50|   0|    -|    32|   32|     1024|
    +---------------------------+---------+----+----+-----+------+-----+---------+
    |Total                      |        2|  55|   0|    0|    34|   64|     1088|
    +---------------------------+---------+----+----+-----+------+-----+---------+

    * Expression: 
    +--------------+----------+-------+---+----+------------+------------+
    | Variable Name| Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------+----------+-------+---+----+------------+------------+
    |ap_idle       |    and   |      0|  0|   2|           1|           1|
    +--------------+----------+-------+---+----+------------+------------+
    |Total         |          |      0|  0|   2|           1|           1|
    +--------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    N/A

    * Register: 
    N/A



================================================================
== Interface
================================================================
* Summary: 
+------------------------------+-----+-----+------------+-----------------------+--------------+
|           RTL Ports          | Dir | Bits|  Protocol  |     Source Object     |    C Type    |
+------------------------------+-----+-----+------------+-----------------------+--------------+
|input_1_V_data_0_V_TDATA      |  in |   32|    axis    |   input_1_V_data_0_V  |    pointer   |
|input_1_V_data_0_V_TVALID     |  in |    1|    axis    |   input_1_V_data_0_V  |    pointer   |
|input_1_V_data_0_V_TREADY     | out |    1|    axis    |   input_1_V_data_0_V  |    pointer   |
|input_1_V_data_1_V_TDATA      |  in |   32|    axis    |   input_1_V_data_1_V  |    pointer   |
|input_1_V_data_1_V_TVALID     |  in |    1|    axis    |   input_1_V_data_1_V  |    pointer   |
|input_1_V_data_1_V_TREADY     | out |    1|    axis    |   input_1_V_data_1_V  |    pointer   |
|input_1_V_data_2_V_TDATA      |  in |   32|    axis    |   input_1_V_data_2_V  |    pointer   |
|input_1_V_data_2_V_TVALID     |  in |    1|    axis    |   input_1_V_data_2_V  |    pointer   |
|input_1_V_data_2_V_TREADY     | out |    1|    axis    |   input_1_V_data_2_V  |    pointer   |
|input_1_V_data_3_V_TDATA      |  in |   32|    axis    |   input_1_V_data_3_V  |    pointer   |
|input_1_V_data_3_V_TVALID     |  in |    1|    axis    |   input_1_V_data_3_V  |    pointer   |
|input_1_V_data_3_V_TREADY     | out |    1|    axis    |   input_1_V_data_3_V  |    pointer   |
|input_1_V_data_4_V_TDATA      |  in |   32|    axis    |   input_1_V_data_4_V  |    pointer   |
|input_1_V_data_4_V_TVALID     |  in |    1|    axis    |   input_1_V_data_4_V  |    pointer   |
|input_1_V_data_4_V_TREADY     | out |    1|    axis    |   input_1_V_data_4_V  |    pointer   |
|input_1_V_data_5_V_TDATA      |  in |   32|    axis    |   input_1_V_data_5_V  |    pointer   |
|input_1_V_data_5_V_TVALID     |  in |    1|    axis    |   input_1_V_data_5_V  |    pointer   |
|input_1_V_data_5_V_TREADY     | out |    1|    axis    |   input_1_V_data_5_V  |    pointer   |
|input_1_V_data_6_V_TDATA      |  in |   32|    axis    |   input_1_V_data_6_V  |    pointer   |
|input_1_V_data_6_V_TVALID     |  in |    1|    axis    |   input_1_V_data_6_V  |    pointer   |
|input_1_V_data_6_V_TREADY     | out |    1|    axis    |   input_1_V_data_6_V  |    pointer   |
|input_1_V_data_7_V_TDATA      |  in |   32|    axis    |   input_1_V_data_7_V  |    pointer   |
|input_1_V_data_7_V_TVALID     |  in |    1|    axis    |   input_1_V_data_7_V  |    pointer   |
|input_1_V_data_7_V_TREADY     | out |    1|    axis    |   input_1_V_data_7_V  |    pointer   |
|input_1_V_data_8_V_TDATA      |  in |   32|    axis    |   input_1_V_data_8_V  |    pointer   |
|input_1_V_data_8_V_TVALID     |  in |    1|    axis    |   input_1_V_data_8_V  |    pointer   |
|input_1_V_data_8_V_TREADY     | out |    1|    axis    |   input_1_V_data_8_V  |    pointer   |
|input_1_V_data_9_V_TDATA      |  in |   32|    axis    |   input_1_V_data_9_V  |    pointer   |
|input_1_V_data_9_V_TVALID     |  in |    1|    axis    |   input_1_V_data_9_V  |    pointer   |
|input_1_V_data_9_V_TREADY     | out |    1|    axis    |   input_1_V_data_9_V  |    pointer   |
|input_1_V_data_10_V_TDATA     |  in |   32|    axis    |  input_1_V_data_10_V  |    pointer   |
|input_1_V_data_10_V_TVALID    |  in |    1|    axis    |  input_1_V_data_10_V  |    pointer   |
|input_1_V_data_10_V_TREADY    | out |    1|    axis    |  input_1_V_data_10_V  |    pointer   |
|input_1_V_data_11_V_TDATA     |  in |   32|    axis    |  input_1_V_data_11_V  |    pointer   |
|input_1_V_data_11_V_TVALID    |  in |    1|    axis    |  input_1_V_data_11_V  |    pointer   |
|input_1_V_data_11_V_TREADY    | out |    1|    axis    |  input_1_V_data_11_V  |    pointer   |
|input_1_V_data_12_V_TDATA     |  in |   32|    axis    |  input_1_V_data_12_V  |    pointer   |
|input_1_V_data_12_V_TVALID    |  in |    1|    axis    |  input_1_V_data_12_V  |    pointer   |
|input_1_V_data_12_V_TREADY    | out |    1|    axis    |  input_1_V_data_12_V  |    pointer   |
|input_1_V_data_13_V_TDATA     |  in |   32|    axis    |  input_1_V_data_13_V  |    pointer   |
|input_1_V_data_13_V_TVALID    |  in |    1|    axis    |  input_1_V_data_13_V  |    pointer   |
|input_1_V_data_13_V_TREADY    | out |    1|    axis    |  input_1_V_data_13_V  |    pointer   |
|input_1_V_data_14_V_TDATA     |  in |   32|    axis    |  input_1_V_data_14_V  |    pointer   |
|input_1_V_data_14_V_TVALID    |  in |    1|    axis    |  input_1_V_data_14_V  |    pointer   |
|input_1_V_data_14_V_TREADY    | out |    1|    axis    |  input_1_V_data_14_V  |    pointer   |
|input_1_V_data_15_V_TDATA     |  in |   32|    axis    |  input_1_V_data_15_V  |    pointer   |
|input_1_V_data_15_V_TVALID    |  in |    1|    axis    |  input_1_V_data_15_V  |    pointer   |
|input_1_V_data_15_V_TREADY    | out |    1|    axis    |  input_1_V_data_15_V  |    pointer   |
|input_1_V_data_16_V_TDATA     |  in |   32|    axis    |  input_1_V_data_16_V  |    pointer   |
|input_1_V_data_16_V_TVALID    |  in |    1|    axis    |  input_1_V_data_16_V  |    pointer   |
|input_1_V_data_16_V_TREADY    | out |    1|    axis    |  input_1_V_data_16_V  |    pointer   |
|input_1_V_data_17_V_TDATA     |  in |   32|    axis    |  input_1_V_data_17_V  |    pointer   |
|input_1_V_data_17_V_TVALID    |  in |    1|    axis    |  input_1_V_data_17_V  |    pointer   |
|input_1_V_data_17_V_TREADY    | out |    1|    axis    |  input_1_V_data_17_V  |    pointer   |
|input_1_V_data_18_V_TDATA     |  in |   32|    axis    |  input_1_V_data_18_V  |    pointer   |
|input_1_V_data_18_V_TVALID    |  in |    1|    axis    |  input_1_V_data_18_V  |    pointer   |
|input_1_V_data_18_V_TREADY    | out |    1|    axis    |  input_1_V_data_18_V  |    pointer   |
|input_1_V_data_19_V_TDATA     |  in |   32|    axis    |  input_1_V_data_19_V  |    pointer   |
|input_1_V_data_19_V_TVALID    |  in |    1|    axis    |  input_1_V_data_19_V  |    pointer   |
|input_1_V_data_19_V_TREADY    | out |    1|    axis    |  input_1_V_data_19_V  |    pointer   |
|input_1_V_data_20_V_TDATA     |  in |   32|    axis    |  input_1_V_data_20_V  |    pointer   |
|input_1_V_data_20_V_TVALID    |  in |    1|    axis    |  input_1_V_data_20_V  |    pointer   |
|input_1_V_data_20_V_TREADY    | out |    1|    axis    |  input_1_V_data_20_V  |    pointer   |
|input_1_V_data_21_V_TDATA     |  in |   32|    axis    |  input_1_V_data_21_V  |    pointer   |
|input_1_V_data_21_V_TVALID    |  in |    1|    axis    |  input_1_V_data_21_V  |    pointer   |
|input_1_V_data_21_V_TREADY    | out |    1|    axis    |  input_1_V_data_21_V  |    pointer   |
|input_1_V_data_22_V_TDATA     |  in |   32|    axis    |  input_1_V_data_22_V  |    pointer   |
|input_1_V_data_22_V_TVALID    |  in |    1|    axis    |  input_1_V_data_22_V  |    pointer   |
|input_1_V_data_22_V_TREADY    | out |    1|    axis    |  input_1_V_data_22_V  |    pointer   |
|input_1_V_data_23_V_TDATA     |  in |   32|    axis    |  input_1_V_data_23_V  |    pointer   |
|input_1_V_data_23_V_TVALID    |  in |    1|    axis    |  input_1_V_data_23_V  |    pointer   |
|input_1_V_data_23_V_TREADY    | out |    1|    axis    |  input_1_V_data_23_V  |    pointer   |
|input_1_V_data_24_V_TDATA     |  in |   32|    axis    |  input_1_V_data_24_V  |    pointer   |
|input_1_V_data_24_V_TVALID    |  in |    1|    axis    |  input_1_V_data_24_V  |    pointer   |
|input_1_V_data_24_V_TREADY    | out |    1|    axis    |  input_1_V_data_24_V  |    pointer   |
|input_1_V_data_25_V_TDATA     |  in |   32|    axis    |  input_1_V_data_25_V  |    pointer   |
|input_1_V_data_25_V_TVALID    |  in |    1|    axis    |  input_1_V_data_25_V  |    pointer   |
|input_1_V_data_25_V_TREADY    | out |    1|    axis    |  input_1_V_data_25_V  |    pointer   |
|input_1_V_data_26_V_TDATA     |  in |   32|    axis    |  input_1_V_data_26_V  |    pointer   |
|input_1_V_data_26_V_TVALID    |  in |    1|    axis    |  input_1_V_data_26_V  |    pointer   |
|input_1_V_data_26_V_TREADY    | out |    1|    axis    |  input_1_V_data_26_V  |    pointer   |
|input_1_V_data_27_V_TDATA     |  in |   32|    axis    |  input_1_V_data_27_V  |    pointer   |
|input_1_V_data_27_V_TVALID    |  in |    1|    axis    |  input_1_V_data_27_V  |    pointer   |
|input_1_V_data_27_V_TREADY    | out |    1|    axis    |  input_1_V_data_27_V  |    pointer   |
|input_1_V_data_28_V_TDATA     |  in |   32|    axis    |  input_1_V_data_28_V  |    pointer   |
|input_1_V_data_28_V_TVALID    |  in |    1|    axis    |  input_1_V_data_28_V  |    pointer   |
|input_1_V_data_28_V_TREADY    | out |    1|    axis    |  input_1_V_data_28_V  |    pointer   |
|input_1_V_data_29_V_TDATA     |  in |   32|    axis    |  input_1_V_data_29_V  |    pointer   |
|input_1_V_data_29_V_TVALID    |  in |    1|    axis    |  input_1_V_data_29_V  |    pointer   |
|input_1_V_data_29_V_TREADY    | out |    1|    axis    |  input_1_V_data_29_V  |    pointer   |
|input_1_V_data_30_V_TDATA     |  in |   32|    axis    |  input_1_V_data_30_V  |    pointer   |
|input_1_V_data_30_V_TVALID    |  in |    1|    axis    |  input_1_V_data_30_V  |    pointer   |
|input_1_V_data_30_V_TREADY    | out |    1|    axis    |  input_1_V_data_30_V  |    pointer   |
|input_1_V_data_31_V_TDATA     |  in |   32|    axis    |  input_1_V_data_31_V  |    pointer   |
|input_1_V_data_31_V_TVALID    |  in |    1|    axis    |  input_1_V_data_31_V  |    pointer   |
|input_1_V_data_31_V_TREADY    | out |    1|    axis    |  input_1_V_data_31_V  |    pointer   |
|layer2_out_V_data_0_V_TDATA   | out |   32|    axis    | layer2_out_V_data_0_V |    pointer   |
|layer2_out_V_data_0_V_TVALID  | out |    1|    axis    | layer2_out_V_data_0_V |    pointer   |
|layer2_out_V_data_0_V_TREADY  |  in |    1|    axis    | layer2_out_V_data_0_V |    pointer   |
|ap_clk                        |  in |    1| ap_ctrl_hs |       myproject       | return value |
|ap_rst_n                      |  in |    1| ap_ctrl_hs |       myproject       | return value |
|ap_start                      |  in |    1| ap_ctrl_hs |       myproject       | return value |
|ap_done                       | out |    1| ap_ctrl_hs |       myproject       | return value |
|ap_ready                      | out |    1| ap_ctrl_hs |       myproject       | return value |
|ap_idle                       | out |    1| ap_ctrl_hs |       myproject       | return value |
+------------------------------+-----+-----+------------+-----------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 7
* Pipeline : 0
* Dataflow Pipeline: 1
  DF-Pipeline-0: Size = 7, States = { 1 2 3 4 5 6 7 }

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%tmpdata1_data_V_channel = alloca i32, align 4"   --->   Operation 8 'alloca' 'tmpdata1_data_V_channel' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>

State 2 <SV = 1> <Delay = 0.00>
ST_2 : Operation 9 [2/2] (0.00ns)   --->   "call fastcc void @Block_.preheader.i.i.04_proc27(i32* %input_1_V_data_0_V, i32* %input_1_V_data_1_V, i32* %input_1_V_data_2_V, i32* %input_1_V_data_3_V, i32* %input_1_V_data_4_V, i32* %input_1_V_data_5_V, i32* %input_1_V_data_6_V, i32* %input_1_V_data_7_V, i32* %input_1_V_data_8_V, i32* %input_1_V_data_9_V, i32* %input_1_V_data_10_V, i32* %input_1_V_data_11_V, i32* %input_1_V_data_12_V, i32* %input_1_V_data_13_V, i32* %input_1_V_data_14_V, i32* %input_1_V_data_15_V, i32* %input_1_V_data_16_V, i32* %input_1_V_data_17_V, i32* %input_1_V_data_18_V, i32* %input_1_V_data_19_V, i32* %input_1_V_data_20_V, i32* %input_1_V_data_21_V, i32* %input_1_V_data_22_V, i32* %input_1_V_data_23_V, i32* %input_1_V_data_24_V, i32* %input_1_V_data_25_V, i32* %input_1_V_data_26_V, i32* %input_1_V_data_27_V, i32* %input_1_V_data_28_V, i32* %input_1_V_data_29_V, i32* %input_1_V_data_30_V, i32* %input_1_V_data_31_V, i32* %tmpdata1_data_V_channel)"   --->   Operation 9 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 3 <SV = 2> <Delay = 0.00>
ST_3 : Operation 10 [1/2] (0.00ns)   --->   "call fastcc void @Block_.preheader.i.i.04_proc27(i32* %input_1_V_data_0_V, i32* %input_1_V_data_1_V, i32* %input_1_V_data_2_V, i32* %input_1_V_data_3_V, i32* %input_1_V_data_4_V, i32* %input_1_V_data_5_V, i32* %input_1_V_data_6_V, i32* %input_1_V_data_7_V, i32* %input_1_V_data_8_V, i32* %input_1_V_data_9_V, i32* %input_1_V_data_10_V, i32* %input_1_V_data_11_V, i32* %input_1_V_data_12_V, i32* %input_1_V_data_13_V, i32* %input_1_V_data_14_V, i32* %input_1_V_data_15_V, i32* %input_1_V_data_16_V, i32* %input_1_V_data_17_V, i32* %input_1_V_data_18_V, i32* %input_1_V_data_19_V, i32* %input_1_V_data_20_V, i32* %input_1_V_data_21_V, i32* %input_1_V_data_22_V, i32* %input_1_V_data_23_V, i32* %input_1_V_data_24_V, i32* %input_1_V_data_25_V, i32* %input_1_V_data_26_V, i32* %input_1_V_data_27_V, i32* %input_1_V_data_28_V, i32* %input_1_V_data_29_V, i32* %input_1_V_data_30_V, i32* %input_1_V_data_31_V, i32* %tmpdata1_data_V_channel)"   --->   Operation 10 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 4 <SV = 3> <Delay = 0.00>
ST_4 : Operation 11 [2/2] (0.00ns)   --->   "%p_Val2_loc_channel = call fastcc i32 @Loop_1_proc(i32* %tmpdata1_data_V_channel)"   --->   Operation 11 'call' 'p_Val2_loc_channel' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>

State 5 <SV = 4> <Delay = 0.00>
ST_5 : Operation 12 [1/2] (0.00ns)   --->   "%p_Val2_loc_channel = call fastcc i32 @Loop_1_proc(i32* %tmpdata1_data_V_channel)"   --->   Operation 12 'call' 'p_Val2_loc_channel' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_5 : Operation 13 [2/2] (0.00ns)   --->   "call fastcc void @"Block_dot_product<array,array<ap_fixed,1u>,config2>.exit_proc"(i32 %p_Val2_loc_channel, i32* %layer2_out_V_data_0_V)"   --->   Operation 13 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 6 <SV = 5> <Delay = 0.00>
ST_6 : Operation 14 [1/2] (0.00ns)   --->   "call fastcc void @"Block_dot_product<array,array<ap_fixed,1u>,config2>.exit_proc"(i32 %p_Val2_loc_channel, i32* %layer2_out_V_data_0_V)"   --->   Operation 14 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 7 <SV = 6> <Delay = 0.00>
ST_7 : Operation 15 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecDataflowPipeline(i32 -1, i32 0, [1 x i8]* @p_str4) nounwind" [firmware/myproject.cpp:13]   --->   Operation 15 'specdataflowpipeline' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 16 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %layer2_out_V_data_0_V), !map !84"   --->   Operation 16 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 17 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %input_1_V_data_31_V), !map !90"   --->   Operation 17 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 18 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %input_1_V_data_30_V), !map !96"   --->   Operation 18 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 19 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %input_1_V_data_29_V), !map !102"   --->   Operation 19 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 20 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %input_1_V_data_28_V), !map !108"   --->   Operation 20 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 21 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %input_1_V_data_27_V), !map !114"   --->   Operation 21 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 22 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %input_1_V_data_26_V), !map !120"   --->   Operation 22 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 23 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %input_1_V_data_25_V), !map !126"   --->   Operation 23 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 24 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %input_1_V_data_24_V), !map !132"   --->   Operation 24 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 25 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %input_1_V_data_23_V), !map !138"   --->   Operation 25 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 26 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %input_1_V_data_22_V), !map !144"   --->   Operation 26 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 27 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %input_1_V_data_21_V), !map !150"   --->   Operation 27 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 28 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %input_1_V_data_20_V), !map !156"   --->   Operation 28 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 29 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %input_1_V_data_19_V), !map !162"   --->   Operation 29 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 30 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %input_1_V_data_18_V), !map !168"   --->   Operation 30 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 31 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %input_1_V_data_17_V), !map !174"   --->   Operation 31 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 32 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %input_1_V_data_16_V), !map !180"   --->   Operation 32 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 33 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %input_1_V_data_15_V), !map !186"   --->   Operation 33 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 34 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %input_1_V_data_14_V), !map !192"   --->   Operation 34 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 35 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %input_1_V_data_13_V), !map !198"   --->   Operation 35 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 36 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %input_1_V_data_12_V), !map !204"   --->   Operation 36 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 37 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %input_1_V_data_11_V), !map !210"   --->   Operation 37 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 38 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %input_1_V_data_10_V), !map !216"   --->   Operation 38 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 39 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %input_1_V_data_9_V), !map !222"   --->   Operation 39 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 40 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %input_1_V_data_8_V), !map !228"   --->   Operation 40 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 41 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %input_1_V_data_7_V), !map !234"   --->   Operation 41 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 42 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %input_1_V_data_6_V), !map !240"   --->   Operation 42 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 43 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %input_1_V_data_5_V), !map !246"   --->   Operation 43 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 44 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %input_1_V_data_4_V), !map !252"   --->   Operation 44 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 45 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %input_1_V_data_3_V), !map !258"   --->   Operation 45 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 46 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %input_1_V_data_2_V), !map !264"   --->   Operation 46 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 47 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %input_1_V_data_1_V), !map !270"   --->   Operation 47 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 48 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %input_1_V_data_0_V), !map !276"   --->   Operation 48 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 49 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecChannel([24 x i8]* @tmpdata1_OC_data_OC_V_OC_channel_str, i32 1, [1 x i8]* @p_str50, [1 x i8]* @p_str50, i32 32, i32 32, i32* %tmpdata1_data_V_channel, i32* %tmpdata1_data_V_channel)"   --->   Operation 49 'specchannel' 'empty' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 50 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %tmpdata1_data_V_channel, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str51, i32 0, i32 0, [1 x i8]* @p_str52, [1 x i8]* @p_str53, [1 x i8]* @p_str54, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str55, [1 x i8]* @p_str56)"   --->   Operation 50 'specinterface' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 51 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([10 x i8]* @myproject_str) nounwind"   --->   Operation 51 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 52 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %input_1_V_data_0_V, [5 x i8]* @p_str, i32 1, i32 1, [5 x i8]* @p_str3, i32 0, i32 0, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str4, [1 x i8]* @p_str4)"   --->   Operation 52 'specinterface' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 53 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %input_1_V_data_1_V, [5 x i8]* @p_str, i32 1, i32 1, [5 x i8]* @p_str3, i32 0, i32 0, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str4, [1 x i8]* @p_str4)"   --->   Operation 53 'specinterface' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 54 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %input_1_V_data_2_V, [5 x i8]* @p_str, i32 1, i32 1, [5 x i8]* @p_str3, i32 0, i32 0, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str4, [1 x i8]* @p_str4)"   --->   Operation 54 'specinterface' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 55 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %input_1_V_data_3_V, [5 x i8]* @p_str, i32 1, i32 1, [5 x i8]* @p_str3, i32 0, i32 0, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str4, [1 x i8]* @p_str4)"   --->   Operation 55 'specinterface' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 56 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %input_1_V_data_4_V, [5 x i8]* @p_str, i32 1, i32 1, [5 x i8]* @p_str3, i32 0, i32 0, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str4, [1 x i8]* @p_str4)"   --->   Operation 56 'specinterface' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 57 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %input_1_V_data_5_V, [5 x i8]* @p_str, i32 1, i32 1, [5 x i8]* @p_str3, i32 0, i32 0, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str4, [1 x i8]* @p_str4)"   --->   Operation 57 'specinterface' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 58 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %input_1_V_data_6_V, [5 x i8]* @p_str, i32 1, i32 1, [5 x i8]* @p_str3, i32 0, i32 0, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str4, [1 x i8]* @p_str4)"   --->   Operation 58 'specinterface' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 59 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %input_1_V_data_7_V, [5 x i8]* @p_str, i32 1, i32 1, [5 x i8]* @p_str3, i32 0, i32 0, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str4, [1 x i8]* @p_str4)"   --->   Operation 59 'specinterface' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 60 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %input_1_V_data_8_V, [5 x i8]* @p_str, i32 1, i32 1, [5 x i8]* @p_str3, i32 0, i32 0, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str4, [1 x i8]* @p_str4)"   --->   Operation 60 'specinterface' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 61 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %input_1_V_data_9_V, [5 x i8]* @p_str, i32 1, i32 1, [5 x i8]* @p_str3, i32 0, i32 0, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str4, [1 x i8]* @p_str4)"   --->   Operation 61 'specinterface' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 62 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %input_1_V_data_10_V, [5 x i8]* @p_str, i32 1, i32 1, [5 x i8]* @p_str3, i32 0, i32 0, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str4, [1 x i8]* @p_str4)"   --->   Operation 62 'specinterface' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 63 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %input_1_V_data_11_V, [5 x i8]* @p_str, i32 1, i32 1, [5 x i8]* @p_str3, i32 0, i32 0, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str4, [1 x i8]* @p_str4)"   --->   Operation 63 'specinterface' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 64 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %input_1_V_data_12_V, [5 x i8]* @p_str, i32 1, i32 1, [5 x i8]* @p_str3, i32 0, i32 0, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str4, [1 x i8]* @p_str4)"   --->   Operation 64 'specinterface' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 65 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %input_1_V_data_13_V, [5 x i8]* @p_str, i32 1, i32 1, [5 x i8]* @p_str3, i32 0, i32 0, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str4, [1 x i8]* @p_str4)"   --->   Operation 65 'specinterface' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 66 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %input_1_V_data_14_V, [5 x i8]* @p_str, i32 1, i32 1, [5 x i8]* @p_str3, i32 0, i32 0, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str4, [1 x i8]* @p_str4)"   --->   Operation 66 'specinterface' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 67 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %input_1_V_data_15_V, [5 x i8]* @p_str, i32 1, i32 1, [5 x i8]* @p_str3, i32 0, i32 0, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str4, [1 x i8]* @p_str4)"   --->   Operation 67 'specinterface' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 68 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %input_1_V_data_16_V, [5 x i8]* @p_str, i32 1, i32 1, [5 x i8]* @p_str3, i32 0, i32 0, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str4, [1 x i8]* @p_str4)"   --->   Operation 68 'specinterface' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 69 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %input_1_V_data_17_V, [5 x i8]* @p_str, i32 1, i32 1, [5 x i8]* @p_str3, i32 0, i32 0, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str4, [1 x i8]* @p_str4)"   --->   Operation 69 'specinterface' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 70 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %input_1_V_data_18_V, [5 x i8]* @p_str, i32 1, i32 1, [5 x i8]* @p_str3, i32 0, i32 0, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str4, [1 x i8]* @p_str4)"   --->   Operation 70 'specinterface' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 71 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %input_1_V_data_19_V, [5 x i8]* @p_str, i32 1, i32 1, [5 x i8]* @p_str3, i32 0, i32 0, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str4, [1 x i8]* @p_str4)"   --->   Operation 71 'specinterface' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 72 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %input_1_V_data_20_V, [5 x i8]* @p_str, i32 1, i32 1, [5 x i8]* @p_str3, i32 0, i32 0, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str4, [1 x i8]* @p_str4)"   --->   Operation 72 'specinterface' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 73 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %input_1_V_data_21_V, [5 x i8]* @p_str, i32 1, i32 1, [5 x i8]* @p_str3, i32 0, i32 0, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str4, [1 x i8]* @p_str4)"   --->   Operation 73 'specinterface' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 74 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %input_1_V_data_22_V, [5 x i8]* @p_str, i32 1, i32 1, [5 x i8]* @p_str3, i32 0, i32 0, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str4, [1 x i8]* @p_str4)"   --->   Operation 74 'specinterface' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 75 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %input_1_V_data_23_V, [5 x i8]* @p_str, i32 1, i32 1, [5 x i8]* @p_str3, i32 0, i32 0, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str4, [1 x i8]* @p_str4)"   --->   Operation 75 'specinterface' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 76 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %input_1_V_data_24_V, [5 x i8]* @p_str, i32 1, i32 1, [5 x i8]* @p_str3, i32 0, i32 0, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str4, [1 x i8]* @p_str4)"   --->   Operation 76 'specinterface' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 77 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %input_1_V_data_25_V, [5 x i8]* @p_str, i32 1, i32 1, [5 x i8]* @p_str3, i32 0, i32 0, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str4, [1 x i8]* @p_str4)"   --->   Operation 77 'specinterface' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 78 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %input_1_V_data_26_V, [5 x i8]* @p_str, i32 1, i32 1, [5 x i8]* @p_str3, i32 0, i32 0, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str4, [1 x i8]* @p_str4)"   --->   Operation 78 'specinterface' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 79 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %input_1_V_data_27_V, [5 x i8]* @p_str, i32 1, i32 1, [5 x i8]* @p_str3, i32 0, i32 0, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str4, [1 x i8]* @p_str4)"   --->   Operation 79 'specinterface' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 80 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %input_1_V_data_28_V, [5 x i8]* @p_str, i32 1, i32 1, [5 x i8]* @p_str3, i32 0, i32 0, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str4, [1 x i8]* @p_str4)"   --->   Operation 80 'specinterface' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 81 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %input_1_V_data_29_V, [5 x i8]* @p_str, i32 1, i32 1, [5 x i8]* @p_str3, i32 0, i32 0, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str4, [1 x i8]* @p_str4)"   --->   Operation 81 'specinterface' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 82 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %input_1_V_data_30_V, [5 x i8]* @p_str, i32 1, i32 1, [5 x i8]* @p_str3, i32 0, i32 0, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str4, [1 x i8]* @p_str4)"   --->   Operation 82 'specinterface' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 83 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %input_1_V_data_31_V, [5 x i8]* @p_str, i32 1, i32 1, [5 x i8]* @p_str3, i32 0, i32 0, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str4, [1 x i8]* @p_str4)"   --->   Operation 83 'specinterface' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 84 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %layer2_out_V_data_0_V, [5 x i8]* @p_str, i32 1, i32 1, [5 x i8]* @p_str3, i32 0, i32 0, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str4, [1 x i8]* @p_str4)"   --->   Operation 84 'specinterface' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 85 [1/1] (0.00ns)   --->   "%empty_6 = call i32 (...)* @_ssdm_op_SpecChannel([16 x i8]* @tmpdata1_OC_data_OC_V_str, i32 1, [1 x i8]* @p_str28, [1 x i8]* @p_str28, i32 32, i32 32, i32* %tmpdata1_data_V_channel, i32* %tmpdata1_data_V_channel)"   --->   Operation 85 'specchannel' 'empty_6' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 86 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %tmpdata1_data_V_channel, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str29, i32 0, i32 0, [1 x i8]* @p_str30, [1 x i8]* @p_str31, [1 x i8]* @p_str32, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str33, [1 x i8]* @p_str34)"   --->   Operation 86 'specinterface' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 87 [1/1] (0.00ns)   --->   "ret void" [firmware/myproject.cpp:33]   --->   Operation 87 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ input_1_V_data_0_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ input_1_V_data_1_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ input_1_V_data_2_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ input_1_V_data_3_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ input_1_V_data_4_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ input_1_V_data_5_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ input_1_V_data_6_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ input_1_V_data_7_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ input_1_V_data_8_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ input_1_V_data_9_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ input_1_V_data_10_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ input_1_V_data_11_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ input_1_V_data_12_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ input_1_V_data_13_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ input_1_V_data_14_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ input_1_V_data_15_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ input_1_V_data_16_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ input_1_V_data_17_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ input_1_V_data_18_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ input_1_V_data_19_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ input_1_V_data_20_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ input_1_V_data_21_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ input_1_V_data_22_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ input_1_V_data_23_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ input_1_V_data_24_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ input_1_V_data_25_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ input_1_V_data_26_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ input_1_V_data_27_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ input_1_V_data_28_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ input_1_V_data_29_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ input_1_V_data_30_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ input_1_V_data_31_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ layer2_out_V_data_0_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ w2_V]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
tmpdata1_data_V_channel   (alloca              ) [ 00111111]
call_ln0                  (call                ) [ 00000000]
p_Val2_loc_channel        (call                ) [ 00000010]
call_ln0                  (call                ) [ 00000000]
specdataflowpipeline_ln13 (specdataflowpipeline) [ 00000000]
specbitsmap_ln0           (specbitsmap         ) [ 00000000]
specbitsmap_ln0           (specbitsmap         ) [ 00000000]
specbitsmap_ln0           (specbitsmap         ) [ 00000000]
specbitsmap_ln0           (specbitsmap         ) [ 00000000]
specbitsmap_ln0           (specbitsmap         ) [ 00000000]
specbitsmap_ln0           (specbitsmap         ) [ 00000000]
specbitsmap_ln0           (specbitsmap         ) [ 00000000]
specbitsmap_ln0           (specbitsmap         ) [ 00000000]
specbitsmap_ln0           (specbitsmap         ) [ 00000000]
specbitsmap_ln0           (specbitsmap         ) [ 00000000]
specbitsmap_ln0           (specbitsmap         ) [ 00000000]
specbitsmap_ln0           (specbitsmap         ) [ 00000000]
specbitsmap_ln0           (specbitsmap         ) [ 00000000]
specbitsmap_ln0           (specbitsmap         ) [ 00000000]
specbitsmap_ln0           (specbitsmap         ) [ 00000000]
specbitsmap_ln0           (specbitsmap         ) [ 00000000]
specbitsmap_ln0           (specbitsmap         ) [ 00000000]
specbitsmap_ln0           (specbitsmap         ) [ 00000000]
specbitsmap_ln0           (specbitsmap         ) [ 00000000]
specbitsmap_ln0           (specbitsmap         ) [ 00000000]
specbitsmap_ln0           (specbitsmap         ) [ 00000000]
specbitsmap_ln0           (specbitsmap         ) [ 00000000]
specbitsmap_ln0           (specbitsmap         ) [ 00000000]
specbitsmap_ln0           (specbitsmap         ) [ 00000000]
specbitsmap_ln0           (specbitsmap         ) [ 00000000]
specbitsmap_ln0           (specbitsmap         ) [ 00000000]
specbitsmap_ln0           (specbitsmap         ) [ 00000000]
specbitsmap_ln0           (specbitsmap         ) [ 00000000]
specbitsmap_ln0           (specbitsmap         ) [ 00000000]
specbitsmap_ln0           (specbitsmap         ) [ 00000000]
specbitsmap_ln0           (specbitsmap         ) [ 00000000]
specbitsmap_ln0           (specbitsmap         ) [ 00000000]
specbitsmap_ln0           (specbitsmap         ) [ 00000000]
empty                     (specchannel         ) [ 00000000]
specinterface_ln0         (specinterface       ) [ 00000000]
spectopmodule_ln0         (spectopmodule       ) [ 00000000]
specinterface_ln0         (specinterface       ) [ 00000000]
specinterface_ln0         (specinterface       ) [ 00000000]
specinterface_ln0         (specinterface       ) [ 00000000]
specinterface_ln0         (specinterface       ) [ 00000000]
specinterface_ln0         (specinterface       ) [ 00000000]
specinterface_ln0         (specinterface       ) [ 00000000]
specinterface_ln0         (specinterface       ) [ 00000000]
specinterface_ln0         (specinterface       ) [ 00000000]
specinterface_ln0         (specinterface       ) [ 00000000]
specinterface_ln0         (specinterface       ) [ 00000000]
specinterface_ln0         (specinterface       ) [ 00000000]
specinterface_ln0         (specinterface       ) [ 00000000]
specinterface_ln0         (specinterface       ) [ 00000000]
specinterface_ln0         (specinterface       ) [ 00000000]
specinterface_ln0         (specinterface       ) [ 00000000]
specinterface_ln0         (specinterface       ) [ 00000000]
specinterface_ln0         (specinterface       ) [ 00000000]
specinterface_ln0         (specinterface       ) [ 00000000]
specinterface_ln0         (specinterface       ) [ 00000000]
specinterface_ln0         (specinterface       ) [ 00000000]
specinterface_ln0         (specinterface       ) [ 00000000]
specinterface_ln0         (specinterface       ) [ 00000000]
specinterface_ln0         (specinterface       ) [ 00000000]
specinterface_ln0         (specinterface       ) [ 00000000]
specinterface_ln0         (specinterface       ) [ 00000000]
specinterface_ln0         (specinterface       ) [ 00000000]
specinterface_ln0         (specinterface       ) [ 00000000]
specinterface_ln0         (specinterface       ) [ 00000000]
specinterface_ln0         (specinterface       ) [ 00000000]
specinterface_ln0         (specinterface       ) [ 00000000]
specinterface_ln0         (specinterface       ) [ 00000000]
specinterface_ln0         (specinterface       ) [ 00000000]
specinterface_ln0         (specinterface       ) [ 00000000]
empty_6                   (specchannel         ) [ 00000000]
specinterface_ln0         (specinterface       ) [ 00000000]
ret_ln33                  (ret                 ) [ 00000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="input_1_V_data_0_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_1_V_data_0_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="input_1_V_data_1_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_1_V_data_1_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="input_1_V_data_2_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_1_V_data_2_V"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="input_1_V_data_3_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_1_V_data_3_V"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="input_1_V_data_4_V">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_1_V_data_4_V"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="input_1_V_data_5_V">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_1_V_data_5_V"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="input_1_V_data_6_V">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_1_V_data_6_V"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="input_1_V_data_7_V">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_1_V_data_7_V"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="input_1_V_data_8_V">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_1_V_data_8_V"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="input_1_V_data_9_V">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_1_V_data_9_V"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="input_1_V_data_10_V">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_1_V_data_10_V"/></StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="input_1_V_data_11_V">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_1_V_data_11_V"/></StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="input_1_V_data_12_V">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_1_V_data_12_V"/></StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="input_1_V_data_13_V">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_1_V_data_13_V"/></StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="input_1_V_data_14_V">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_1_V_data_14_V"/></StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="input_1_V_data_15_V">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_1_V_data_15_V"/></StgValue>
</bind>
</comp>

<comp id="32" class="1000" name="input_1_V_data_16_V">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_1_V_data_16_V"/></StgValue>
</bind>
</comp>

<comp id="34" class="1000" name="input_1_V_data_17_V">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_1_V_data_17_V"/></StgValue>
</bind>
</comp>

<comp id="36" class="1000" name="input_1_V_data_18_V">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_1_V_data_18_V"/></StgValue>
</bind>
</comp>

<comp id="38" class="1000" name="input_1_V_data_19_V">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_1_V_data_19_V"/></StgValue>
</bind>
</comp>

<comp id="40" class="1000" name="input_1_V_data_20_V">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_1_V_data_20_V"/></StgValue>
</bind>
</comp>

<comp id="42" class="1000" name="input_1_V_data_21_V">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_1_V_data_21_V"/></StgValue>
</bind>
</comp>

<comp id="44" class="1000" name="input_1_V_data_22_V">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_1_V_data_22_V"/></StgValue>
</bind>
</comp>

<comp id="46" class="1000" name="input_1_V_data_23_V">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_1_V_data_23_V"/></StgValue>
</bind>
</comp>

<comp id="48" class="1000" name="input_1_V_data_24_V">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_1_V_data_24_V"/></StgValue>
</bind>
</comp>

<comp id="50" class="1000" name="input_1_V_data_25_V">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_1_V_data_25_V"/></StgValue>
</bind>
</comp>

<comp id="52" class="1000" name="input_1_V_data_26_V">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_1_V_data_26_V"/></StgValue>
</bind>
</comp>

<comp id="54" class="1000" name="input_1_V_data_27_V">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_1_V_data_27_V"/></StgValue>
</bind>
</comp>

<comp id="56" class="1000" name="input_1_V_data_28_V">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_1_V_data_28_V"/></StgValue>
</bind>
</comp>

<comp id="58" class="1000" name="input_1_V_data_29_V">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_1_V_data_29_V"/></StgValue>
</bind>
</comp>

<comp id="60" class="1000" name="input_1_V_data_30_V">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_1_V_data_30_V"/></StgValue>
</bind>
</comp>

<comp id="62" class="1000" name="input_1_V_data_31_V">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_1_V_data_31_V"/></StgValue>
</bind>
</comp>

<comp id="64" class="1000" name="layer2_out_V_data_0_V">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer2_out_V_data_0_V"/></StgValue>
</bind>
</comp>

<comp id="66" class="1000" name="w2_V">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="w2_V"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Block_.preheader.i.i.04_proc27"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Loop_1_proc"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Block_dot_product<array,array<ap_fixed,1u>,config2>.exit_proc"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecDataflowPipeline"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str4"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecChannel"/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="tmpdata1_OC_data_OC_V_OC_channel_str"/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str50"/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_fifo_str"/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str51"/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str52"/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str53"/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str54"/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str55"/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str56"/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="myproject_str"/></StgValue>
</bind>
</comp>

<comp id="120" class="1001" name="const_120">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="122" class="1001" name="const_122">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str3"/></StgValue>
</bind>
</comp>

<comp id="124" class="1001" name="const_124">
<pin_list>
<pin id="125" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="tmpdata1_OC_data_OC_V_str"/></StgValue>
</bind>
</comp>

<comp id="126" class="1001" name="const_126">
<pin_list>
<pin id="127" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str28"/></StgValue>
</bind>
</comp>

<comp id="128" class="1001" name="const_128">
<pin_list>
<pin id="129" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str29"/></StgValue>
</bind>
</comp>

<comp id="130" class="1001" name="const_130">
<pin_list>
<pin id="131" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str30"/></StgValue>
</bind>
</comp>

<comp id="132" class="1001" name="const_132">
<pin_list>
<pin id="133" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str31"/></StgValue>
</bind>
</comp>

<comp id="134" class="1001" name="const_134">
<pin_list>
<pin id="135" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str32"/></StgValue>
</bind>
</comp>

<comp id="136" class="1001" name="const_136">
<pin_list>
<pin id="137" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str33"/></StgValue>
</bind>
</comp>

<comp id="138" class="1001" name="const_138">
<pin_list>
<pin id="139" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str34"/></StgValue>
</bind>
</comp>

<comp id="140" class="1004" name="tmpdata1_data_V_channel_fu_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="1" slack="0"/>
<pin id="142" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="tmpdata1_data_V_channel/1 "/>
</bind>
</comp>

<comp id="144" class="1004" name="grp_Block_preheader_i_i_04_proc27_fu_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="0" slack="0"/>
<pin id="146" dir="0" index="1" bw="32" slack="0"/>
<pin id="147" dir="0" index="2" bw="32" slack="0"/>
<pin id="148" dir="0" index="3" bw="32" slack="0"/>
<pin id="149" dir="0" index="4" bw="32" slack="0"/>
<pin id="150" dir="0" index="5" bw="32" slack="0"/>
<pin id="151" dir="0" index="6" bw="32" slack="0"/>
<pin id="152" dir="0" index="7" bw="32" slack="0"/>
<pin id="153" dir="0" index="8" bw="32" slack="0"/>
<pin id="154" dir="0" index="9" bw="32" slack="0"/>
<pin id="155" dir="0" index="10" bw="32" slack="0"/>
<pin id="156" dir="0" index="11" bw="32" slack="0"/>
<pin id="157" dir="0" index="12" bw="32" slack="0"/>
<pin id="158" dir="0" index="13" bw="32" slack="0"/>
<pin id="159" dir="0" index="14" bw="32" slack="0"/>
<pin id="160" dir="0" index="15" bw="32" slack="0"/>
<pin id="161" dir="0" index="16" bw="32" slack="0"/>
<pin id="162" dir="0" index="17" bw="32" slack="0"/>
<pin id="163" dir="0" index="18" bw="32" slack="0"/>
<pin id="164" dir="0" index="19" bw="32" slack="0"/>
<pin id="165" dir="0" index="20" bw="32" slack="0"/>
<pin id="166" dir="0" index="21" bw="32" slack="0"/>
<pin id="167" dir="0" index="22" bw="32" slack="0"/>
<pin id="168" dir="0" index="23" bw="32" slack="0"/>
<pin id="169" dir="0" index="24" bw="32" slack="0"/>
<pin id="170" dir="0" index="25" bw="32" slack="0"/>
<pin id="171" dir="0" index="26" bw="32" slack="0"/>
<pin id="172" dir="0" index="27" bw="32" slack="0"/>
<pin id="173" dir="0" index="28" bw="32" slack="0"/>
<pin id="174" dir="0" index="29" bw="32" slack="0"/>
<pin id="175" dir="0" index="30" bw="32" slack="0"/>
<pin id="176" dir="0" index="31" bw="32" slack="0"/>
<pin id="177" dir="0" index="32" bw="32" slack="0"/>
<pin id="178" dir="0" index="33" bw="32" slack="1"/>
<pin id="179" dir="1" index="34" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/2 "/>
</bind>
</comp>

<comp id="213" class="1004" name="grp_Loop_1_proc_fu_213">
<pin_list>
<pin id="214" dir="0" index="0" bw="32" slack="0"/>
<pin id="215" dir="0" index="1" bw="32" slack="3"/>
<pin id="216" dir="0" index="2" bw="15" slack="0"/>
<pin id="217" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="p_Val2_loc_channel/4 "/>
</bind>
</comp>

<comp id="220" class="1004" name="grp_Block_dot_product_array_array_ap_fixed_1u_config2_exit_proc_fu_220">
<pin_list>
<pin id="221" dir="0" index="0" bw="0" slack="0"/>
<pin id="222" dir="0" index="1" bw="32" slack="0"/>
<pin id="223" dir="0" index="2" bw="32" slack="0"/>
<pin id="224" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/5 "/>
</bind>
</comp>

<comp id="228" class="1005" name="tmpdata1_data_V_channel_reg_228">
<pin_list>
<pin id="229" dir="0" index="0" bw="32" slack="1"/>
<pin id="230" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmpdata1_data_V_channel "/>
</bind>
</comp>

<comp id="234" class="1005" name="p_Val2_loc_channel_reg_234">
<pin_list>
<pin id="235" dir="0" index="0" bw="32" slack="1"/>
<pin id="236" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="p_Val2_loc_channel "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="143"><net_src comp="68" pin="0"/><net_sink comp="140" pin=0"/></net>

<net id="180"><net_src comp="70" pin="0"/><net_sink comp="144" pin=0"/></net>

<net id="181"><net_src comp="0" pin="0"/><net_sink comp="144" pin=1"/></net>

<net id="182"><net_src comp="2" pin="0"/><net_sink comp="144" pin=2"/></net>

<net id="183"><net_src comp="4" pin="0"/><net_sink comp="144" pin=3"/></net>

<net id="184"><net_src comp="6" pin="0"/><net_sink comp="144" pin=4"/></net>

<net id="185"><net_src comp="8" pin="0"/><net_sink comp="144" pin=5"/></net>

<net id="186"><net_src comp="10" pin="0"/><net_sink comp="144" pin=6"/></net>

<net id="187"><net_src comp="12" pin="0"/><net_sink comp="144" pin=7"/></net>

<net id="188"><net_src comp="14" pin="0"/><net_sink comp="144" pin=8"/></net>

<net id="189"><net_src comp="16" pin="0"/><net_sink comp="144" pin=9"/></net>

<net id="190"><net_src comp="18" pin="0"/><net_sink comp="144" pin=10"/></net>

<net id="191"><net_src comp="20" pin="0"/><net_sink comp="144" pin=11"/></net>

<net id="192"><net_src comp="22" pin="0"/><net_sink comp="144" pin=12"/></net>

<net id="193"><net_src comp="24" pin="0"/><net_sink comp="144" pin=13"/></net>

<net id="194"><net_src comp="26" pin="0"/><net_sink comp="144" pin=14"/></net>

<net id="195"><net_src comp="28" pin="0"/><net_sink comp="144" pin=15"/></net>

<net id="196"><net_src comp="30" pin="0"/><net_sink comp="144" pin=16"/></net>

<net id="197"><net_src comp="32" pin="0"/><net_sink comp="144" pin=17"/></net>

<net id="198"><net_src comp="34" pin="0"/><net_sink comp="144" pin=18"/></net>

<net id="199"><net_src comp="36" pin="0"/><net_sink comp="144" pin=19"/></net>

<net id="200"><net_src comp="38" pin="0"/><net_sink comp="144" pin=20"/></net>

<net id="201"><net_src comp="40" pin="0"/><net_sink comp="144" pin=21"/></net>

<net id="202"><net_src comp="42" pin="0"/><net_sink comp="144" pin=22"/></net>

<net id="203"><net_src comp="44" pin="0"/><net_sink comp="144" pin=23"/></net>

<net id="204"><net_src comp="46" pin="0"/><net_sink comp="144" pin=24"/></net>

<net id="205"><net_src comp="48" pin="0"/><net_sink comp="144" pin=25"/></net>

<net id="206"><net_src comp="50" pin="0"/><net_sink comp="144" pin=26"/></net>

<net id="207"><net_src comp="52" pin="0"/><net_sink comp="144" pin=27"/></net>

<net id="208"><net_src comp="54" pin="0"/><net_sink comp="144" pin=28"/></net>

<net id="209"><net_src comp="56" pin="0"/><net_sink comp="144" pin=29"/></net>

<net id="210"><net_src comp="58" pin="0"/><net_sink comp="144" pin=30"/></net>

<net id="211"><net_src comp="60" pin="0"/><net_sink comp="144" pin=31"/></net>

<net id="212"><net_src comp="62" pin="0"/><net_sink comp="144" pin=32"/></net>

<net id="218"><net_src comp="72" pin="0"/><net_sink comp="213" pin=0"/></net>

<net id="219"><net_src comp="66" pin="0"/><net_sink comp="213" pin=2"/></net>

<net id="225"><net_src comp="74" pin="0"/><net_sink comp="220" pin=0"/></net>

<net id="226"><net_src comp="213" pin="3"/><net_sink comp="220" pin=1"/></net>

<net id="227"><net_src comp="64" pin="0"/><net_sink comp="220" pin=2"/></net>

<net id="231"><net_src comp="140" pin="1"/><net_sink comp="228" pin=0"/></net>

<net id="232"><net_src comp="228" pin="1"/><net_sink comp="144" pin=33"/></net>

<net id="233"><net_src comp="228" pin="1"/><net_sink comp="213" pin=1"/></net>

<net id="237"><net_src comp="213" pin="3"/><net_sink comp="234" pin=0"/></net>

<net id="238"><net_src comp="234" pin="1"/><net_sink comp="220" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: layer2_out_V_data_0_V | {5 6 }
 - Input state : 
	Port: myproject : input_1_V_data_0_V | {2 3 }
	Port: myproject : input_1_V_data_1_V | {2 3 }
	Port: myproject : input_1_V_data_2_V | {2 3 }
	Port: myproject : input_1_V_data_3_V | {2 3 }
	Port: myproject : input_1_V_data_4_V | {2 3 }
	Port: myproject : input_1_V_data_5_V | {2 3 }
	Port: myproject : input_1_V_data_6_V | {2 3 }
	Port: myproject : input_1_V_data_7_V | {2 3 }
	Port: myproject : input_1_V_data_8_V | {2 3 }
	Port: myproject : input_1_V_data_9_V | {2 3 }
	Port: myproject : input_1_V_data_10_V | {2 3 }
	Port: myproject : input_1_V_data_11_V | {2 3 }
	Port: myproject : input_1_V_data_12_V | {2 3 }
	Port: myproject : input_1_V_data_13_V | {2 3 }
	Port: myproject : input_1_V_data_14_V | {2 3 }
	Port: myproject : input_1_V_data_15_V | {2 3 }
	Port: myproject : input_1_V_data_16_V | {2 3 }
	Port: myproject : input_1_V_data_17_V | {2 3 }
	Port: myproject : input_1_V_data_18_V | {2 3 }
	Port: myproject : input_1_V_data_19_V | {2 3 }
	Port: myproject : input_1_V_data_20_V | {2 3 }
	Port: myproject : input_1_V_data_21_V | {2 3 }
	Port: myproject : input_1_V_data_22_V | {2 3 }
	Port: myproject : input_1_V_data_23_V | {2 3 }
	Port: myproject : input_1_V_data_24_V | {2 3 }
	Port: myproject : input_1_V_data_25_V | {2 3 }
	Port: myproject : input_1_V_data_26_V | {2 3 }
	Port: myproject : input_1_V_data_27_V | {2 3 }
	Port: myproject : input_1_V_data_28_V | {2 3 }
	Port: myproject : input_1_V_data_29_V | {2 3 }
	Port: myproject : input_1_V_data_30_V | {2 3 }
	Port: myproject : input_1_V_data_31_V | {2 3 }
	Port: myproject : w2_V | {4 5 }
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
		call_ln0 : 1
	State 6
	State 7


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------------------------------------------------------------|---------|---------|---------|---------|
| Operation|                             Functional Unit                            |  DSP48E |  Delay  |    FF   |   LUT   |
|----------|------------------------------------------------------------------------|---------|---------|---------|---------|
|          |                grp_Block_preheader_i_i_04_proc27_fu_144                |    0    |  2.735  |   992   |   145   |
|   call   |                         grp_Loop_1_proc_fu_213                         |    2    |  7.076  |   484   |   118   |
|          | grp_Block_dot_product_array_array_ap_fixed_1u_config2_exit_proc_fu_220 |    0    |  1.769  |    32   |    9    |
|----------|------------------------------------------------------------------------|---------|---------|---------|---------|
|   Total  |                                                                        |    2    |  11.58  |   1508  |   272   |
|----------|------------------------------------------------------------------------|---------|---------|---------|---------|

Memories:
+----+--------+--------+--------+
|    |  BRAM  |   FF   |   LUT  |
+----+--------+--------+--------+
|w2_V|    0   |   15   |    8   |
+----+--------+--------+--------+
|Total|    0   |   15   |    8   |
+----+--------+--------+--------+

* Register list:
+-------------------------------+--------+
|                               |   FF   |
+-------------------------------+--------+
|   p_Val2_loc_channel_reg_234  |   32   |
|tmpdata1_data_V_channel_reg_228|   32   |
+-------------------------------+--------+
|             Total             |   64   |
+-------------------------------+--------+

* Multiplexer (MUX) list: 
|------------------------------------------------------------------------|------|------|------|--------||---------||---------|
|                                  Comp                                  |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------------------------------------------------------------|------|------|------|--------||---------||---------|
| grp_Block_dot_product_array_array_ap_fixed_1u_config2_exit_proc_fu_220 |  p1  |   2  |  32  |   64   ||    9    |
|------------------------------------------------------------------------|------|------|------|--------||---------||---------|
|                                  Total                                 |      |      |      |   64   ||  1.769  ||    9    |
|------------------------------------------------------------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+
|           |  BRAM  | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+--------+
|  Function |    -   |    2   |   11   |  1508  |   272  |
|   Memory  |    0   |    -   |    -   |   15   |    8   |
|Multiplexer|    -   |    -   |    1   |    -   |    9   |
|  Register |    -   |    -   |    -   |   64   |    -   |
+-----------+--------+--------+--------+--------+--------+
|   Total   |    0   |    2   |   13   |  1587  |   289  |
+-----------+--------+--------+--------+--------+--------+
