{
  "module_name": "pfc-sh73a0.c",
  "hash_id": "cf8e404bd89b5d421194495291373a4f251cf7075a0f4697140d66c7bbd58b25",
  "original_prompt": "Ingested from linux-6.6.14/drivers/pinctrl/renesas/pfc-sh73a0.c",
  "human_readable_source": "\n \n#include <linux/io.h>\n#include <linux/kernel.h>\n#include <linux/module.h>\n#include <linux/pinctrl/pinconf-generic.h>\n#include <linux/regulator/driver.h>\n#include <linux/regulator/machine.h>\n#include <linux/slab.h>\n\n#include \"sh_pfc.h\"\n\n#define CPU_ALL_PORT(fn, pfx, sfx)\t\t\t\t\t\\\n\tPORT_10(0,  fn, pfx, sfx), PORT_90(0, fn, pfx, sfx),\t\t\\\n\tPORT_10(100, fn, pfx##10, sfx),\t\t\t\t\t\\\n\tPORT_1(110, fn, pfx##110, sfx), PORT_1(111, fn, pfx##111, sfx),\t\\\n\tPORT_1(112, fn, pfx##112, sfx), PORT_1(113, fn, pfx##113, sfx),\t\\\n\tPORT_1(114, fn, pfx##114, sfx), PORT_1(115, fn, pfx##115, sfx),\t\\\n\tPORT_1(116, fn, pfx##116, sfx), PORT_1(117, fn, pfx##117, sfx),\t\\\n\tPORT_1(118, fn, pfx##118, sfx),\t\t\t\t\t\\\n\tPORT_1(128, fn, pfx##128, sfx), PORT_1(129, fn, pfx##129, sfx),\t\\\n\tPORT_10(130, fn, pfx##13, sfx), PORT_10(140, fn, pfx##14, sfx),\t\\\n\tPORT_10(150, fn, pfx##15, sfx),\t\t\t\t\t\\\n\tPORT_1(160, fn, pfx##160, sfx), PORT_1(161, fn, pfx##161, sfx),\t\\\n\tPORT_1(162, fn, pfx##162, sfx), PORT_1(163, fn, pfx##163, sfx),\t\\\n\tPORT_1(164, fn, pfx##164, sfx),\t\t\t\t\t\\\n\tPORT_1(192, fn, pfx##192, sfx), PORT_1(193, fn, pfx##193, sfx),\t\\\n\tPORT_1(194, fn, pfx##194, sfx), PORT_1(195, fn, pfx##195, sfx),\t\\\n\tPORT_1(196, fn, pfx##196, sfx), PORT_1(197, fn, pfx##197, sfx),\t\\\n\tPORT_1(198, fn, pfx##198, sfx), PORT_1(199, fn, pfx##199, sfx),\t\\\n\tPORT_10(200, fn, pfx##20, sfx), PORT_10(210, fn, pfx##21, sfx),\t\\\n\tPORT_10(220, fn, pfx##22, sfx), PORT_10(230, fn, pfx##23, sfx),\t\\\n\tPORT_10(240, fn, pfx##24, sfx), PORT_10(250, fn, pfx##25, sfx),\t\\\n\tPORT_10(260, fn, pfx##26, sfx), PORT_10(270, fn, pfx##27, sfx),\t\\\n\tPORT_1(280, fn, pfx##280, sfx), PORT_1(281, fn, pfx##281, sfx),\t\\\n\tPORT_1(282, fn, pfx##282, sfx),\t\t\t\t\t\\\n\tPORT_1(288, fn, pfx##288, sfx), PORT_1(289, fn, pfx##289, sfx),\t\\\n\tPORT_10(290, fn, pfx##29, sfx), PORT_10(300, fn, pfx##30, sfx)\n\n#define CPU_ALL_NOGP(fn)\t\\\n\tPIN_NOGP(A11, \"F26\", fn)\n\nenum {\n\tPINMUX_RESERVED = 0,\n\n\tPINMUX_DATA_BEGIN,\n\tPORT_ALL(DATA),\t\t\t \n\tPINMUX_DATA_END,\n\n\tPINMUX_INPUT_BEGIN,\n\tPORT_ALL(IN),\t\t\t \n\tPINMUX_INPUT_END,\n\n\tPINMUX_OUTPUT_BEGIN,\n\tPORT_ALL(OUT),\t\t\t \n\tPINMUX_OUTPUT_END,\n\n\tPINMUX_FUNCTION_BEGIN,\n\tPORT_ALL(FN_IN),\t\t \n\tPORT_ALL(FN_OUT),\t\t \n\tPORT_ALL(FN0),\t\t\t \n\tPORT_ALL(FN1),\t\t\t \n\tPORT_ALL(FN2),\t\t\t \n\tPORT_ALL(FN3),\t\t\t \n\tPORT_ALL(FN4),\t\t\t \n\tPORT_ALL(FN5),\t\t\t \n\tPORT_ALL(FN6),\t\t\t \n\tPORT_ALL(FN7),\t\t\t \n\n\tMSEL2CR_MSEL19_0, MSEL2CR_MSEL19_1,\n\tMSEL2CR_MSEL18_0, MSEL2CR_MSEL18_1,\n\tMSEL2CR_MSEL17_0, MSEL2CR_MSEL17_1,\n\tMSEL2CR_MSEL16_0, MSEL2CR_MSEL16_1,\n\tMSEL2CR_MSEL14_0, MSEL2CR_MSEL14_1,\n\tMSEL2CR_MSEL13_0, MSEL2CR_MSEL13_1,\n\tMSEL2CR_MSEL12_0, MSEL2CR_MSEL12_1,\n\tMSEL2CR_MSEL11_0, MSEL2CR_MSEL11_1,\n\tMSEL2CR_MSEL10_0, MSEL2CR_MSEL10_1,\n\tMSEL2CR_MSEL9_0, MSEL2CR_MSEL9_1,\n\tMSEL2CR_MSEL8_0, MSEL2CR_MSEL8_1,\n\tMSEL2CR_MSEL7_0, MSEL2CR_MSEL7_1,\n\tMSEL2CR_MSEL6_0, MSEL2CR_MSEL6_1,\n\tMSEL2CR_MSEL4_0, MSEL2CR_MSEL4_1,\n\tMSEL2CR_MSEL5_0, MSEL2CR_MSEL5_1,\n\tMSEL2CR_MSEL3_0, MSEL2CR_MSEL3_1,\n\tMSEL2CR_MSEL2_0, MSEL2CR_MSEL2_1,\n\tMSEL2CR_MSEL1_0, MSEL2CR_MSEL1_1,\n\tMSEL2CR_MSEL0_0, MSEL2CR_MSEL0_1,\n\tMSEL3CR_MSEL28_0, MSEL3CR_MSEL28_1,\n\tMSEL3CR_MSEL15_0, MSEL3CR_MSEL15_1,\n\tMSEL3CR_MSEL11_0, MSEL3CR_MSEL11_1,\n\tMSEL3CR_MSEL9_0, MSEL3CR_MSEL9_1,\n\tMSEL3CR_MSEL6_0, MSEL3CR_MSEL6_1,\n\tMSEL3CR_MSEL2_0, MSEL3CR_MSEL2_1,\n\tMSEL4CR_MSEL29_0, MSEL4CR_MSEL29_1,\n\tMSEL4CR_MSEL27_0, MSEL4CR_MSEL27_1,\n\tMSEL4CR_MSEL26_0, MSEL4CR_MSEL26_1,\n\tMSEL4CR_MSEL22_0, MSEL4CR_MSEL22_1,\n\tMSEL4CR_MSEL21_0, MSEL4CR_MSEL21_1,\n\tMSEL4CR_MSEL20_0, MSEL4CR_MSEL20_1,\n\tMSEL4CR_MSEL19_0, MSEL4CR_MSEL19_1,\n\tMSEL4CR_MSEL15_0, MSEL4CR_MSEL15_1,\n\tMSEL4CR_MSEL13_0, MSEL4CR_MSEL13_1,\n\tMSEL4CR_MSEL12_0, MSEL4CR_MSEL12_1,\n\tMSEL4CR_MSEL11_0, MSEL4CR_MSEL11_1,\n\tMSEL4CR_MSEL10_0, MSEL4CR_MSEL10_1,\n\tMSEL4CR_MSEL9_0, MSEL4CR_MSEL9_1,\n\tMSEL4CR_MSEL8_0, MSEL4CR_MSEL8_1,\n\tMSEL4CR_MSEL7_0, MSEL4CR_MSEL7_1,\n\tMSEL4CR_MSEL4_0, MSEL4CR_MSEL4_1,\n\tMSEL4CR_MSEL1_0, MSEL4CR_MSEL1_1,\n\tPINMUX_FUNCTION_END,\n\n\tPINMUX_MARK_BEGIN,\n\t \n\tVBUS_0_MARK,\n\tGPI0_MARK,\n\tGPI1_MARK,\n\tGPI2_MARK,\n\tGPI3_MARK,\n\tGPI4_MARK,\n\tGPI5_MARK,\n\tGPI6_MARK,\n\tGPI7_MARK,\n\tSCIFA7_RXD_MARK,\n\tSCIFA7_CTS__MARK,\n\tGPO7_MARK, MFG0_OUT2_MARK,\n\tGPO6_MARK, MFG1_OUT2_MARK,\n\tGPO5_MARK, SCIFA0_SCK_MARK, FSICOSLDT3_MARK, PORT16_VIO_CKOR_MARK,\n\tSCIFA0_TXD_MARK,\n\tSCIFA7_TXD_MARK,\n\tSCIFA7_RTS__MARK, PORT19_VIO_CKO2_MARK,\n\tGPO0_MARK,\n\tGPO1_MARK,\n\tGPO2_MARK, STATUS0_MARK,\n\tGPO3_MARK, STATUS1_MARK,\n\tGPO4_MARK, STATUS2_MARK,\n\tVINT_MARK,\n\tTCKON_MARK,\n\tXDVFS1_MARK, PORT27_I2C_SCL2_MARK, PORT27_I2C_SCL3_MARK, \\\n\tMFG0_OUT1_MARK, PORT27_IROUT_MARK,\n\tXDVFS2_MARK, PORT28_I2C_SDA2_MARK, PORT28_I2C_SDA3_MARK, \\\n\tPORT28_TPU1TO1_MARK,\n\tSIM_RST_MARK, PORT29_TPU1TO1_MARK,\n\tSIM_CLK_MARK, PORT30_VIO_CKOR_MARK,\n\tSIM_D_MARK, PORT31_IROUT_MARK,\n\tSCIFA4_TXD_MARK,\n\tSCIFA4_RXD_MARK, XWUP_MARK,\n\tSCIFA4_RTS__MARK,\n\tSCIFA4_CTS__MARK,\n\tFSIBOBT_MARK, FSIBIBT_MARK,\n\tFSIBOLR_MARK, FSIBILR_MARK,\n\tFSIBOSLD_MARK,\n\tFSIBISLD_MARK,\n\tVACK_MARK,\n\tXTAL1L_MARK,\n\tSCIFA0_RTS__MARK, FSICOSLDT2_MARK,\n\tSCIFA0_RXD_MARK,\n\tSCIFA0_CTS__MARK, FSICOSLDT1_MARK,\n\tFSICOBT_MARK, FSICIBT_MARK, FSIDOBT_MARK, FSIDIBT_MARK,\n\tFSICOLR_MARK, FSICILR_MARK, FSIDOLR_MARK, FSIDILR_MARK,\n\tFSICOSLD_MARK, PORT47_FSICSPDIF_MARK,\n\tFSICISLD_MARK, FSIDISLD_MARK,\n\tFSIACK_MARK, PORT49_IRDA_OUT_MARK, PORT49_IROUT_MARK, FSIAOMC_MARK,\n\tFSIAOLR_MARK, BBIF2_TSYNC2_MARK, TPU2TO2_MARK, FSIAILR_MARK,\n\n\tFSIAOBT_MARK, BBIF2_TSCK2_MARK, TPU2TO3_MARK, FSIAIBT_MARK,\n\tFSIAOSLD_MARK, BBIF2_TXD2_MARK,\n\tFSIASPDIF_MARK, PORT53_IRDA_IN_MARK, TPU3TO3_MARK, FSIBSPDIF_MARK, \\\n\tPORT53_FSICSPDIF_MARK,\n\tFSIBCK_MARK, PORT54_IRDA_FIRSEL_MARK, TPU3TO2_MARK, FSIBOMC_MARK, \\\n\tFSICCK_MARK, FSICOMC_MARK,\n\tFSIAISLD_MARK, TPU0TO0_MARK,\n\tA0_MARK, BS__MARK,\n\tA12_MARK, PORT58_KEYOUT7_MARK, TPU4TO2_MARK,\n\tA13_MARK, PORT59_KEYOUT6_MARK, TPU0TO1_MARK,\n\tA14_MARK, KEYOUT5_MARK,\n\tA15_MARK, KEYOUT4_MARK,\n\tA16_MARK, KEYOUT3_MARK, MSIOF0_SS1_MARK,\n\tA17_MARK, KEYOUT2_MARK, MSIOF0_TSYNC_MARK,\n\tA18_MARK, KEYOUT1_MARK, MSIOF0_TSCK_MARK,\n\tA19_MARK, KEYOUT0_MARK, MSIOF0_TXD_MARK,\n\tA20_MARK, KEYIN0_MARK, MSIOF0_RSCK_MARK,\n\tA21_MARK, KEYIN1_MARK, MSIOF0_RSYNC_MARK,\n\tA22_MARK, KEYIN2_MARK, MSIOF0_MCK0_MARK,\n\tA23_MARK, KEYIN3_MARK, MSIOF0_MCK1_MARK,\n\tA24_MARK, KEYIN4_MARK, MSIOF0_RXD_MARK,\n\tA25_MARK, KEYIN5_MARK, MSIOF0_SS2_MARK,\n\tA26_MARK, KEYIN6_MARK,\n\tKEYIN7_MARK,\n\tD0_NAF0_MARK,\n\tD1_NAF1_MARK,\n\tD2_NAF2_MARK,\n\tD3_NAF3_MARK,\n\tD4_NAF4_MARK,\n\tD5_NAF5_MARK,\n\tD6_NAF6_MARK,\n\tD7_NAF7_MARK,\n\tD8_NAF8_MARK,\n\tD9_NAF9_MARK,\n\tD10_NAF10_MARK,\n\tD11_NAF11_MARK,\n\tD12_NAF12_MARK,\n\tD13_NAF13_MARK,\n\tD14_NAF14_MARK,\n\tD15_NAF15_MARK,\n\tCS4__MARK,\n\tCS5A__MARK, PORT91_RDWR_MARK,\n\tCS5B__MARK, FCE1__MARK,\n\tCS6B__MARK, DACK0_MARK,\n\tFCE0__MARK, CS6A__MARK,\n\tWAIT__MARK, DREQ0_MARK,\n\tRD__FSC_MARK,\n\tWE0__FWE_MARK, RDWR_FWE_MARK,\n\tWE1__MARK,\n\tFRB_MARK,\n\tCKO_MARK,\n\tNBRSTOUT__MARK,\n\tNBRST__MARK,\n\tBBIF2_TXD_MARK,\n\tBBIF2_RXD_MARK,\n\tBBIF2_SYNC_MARK,\n\tBBIF2_SCK_MARK,\n\tSCIFA3_CTS__MARK, MFG3_IN2_MARK,\n\tSCIFA3_RXD_MARK, MFG3_IN1_MARK,\n\tBBIF1_SS2_MARK, SCIFA3_RTS__MARK, MFG3_OUT1_MARK,\n\tSCIFA3_TXD_MARK,\n\tHSI_RX_DATA_MARK, BBIF1_RXD_MARK,\n\tHSI_TX_WAKE_MARK, BBIF1_TSCK_MARK,\n\tHSI_TX_DATA_MARK, BBIF1_TSYNC_MARK,\n\tHSI_TX_READY_MARK, BBIF1_TXD_MARK,\n\tHSI_RX_READY_MARK, BBIF1_RSCK_MARK, PORT115_I2C_SCL2_MARK, \\\n\tPORT115_I2C_SCL3_MARK,\n\tHSI_RX_WAKE_MARK, BBIF1_RSYNC_MARK, PORT116_I2C_SDA2_MARK, \\\n\tPORT116_I2C_SDA3_MARK,\n\tHSI_RX_FLAG_MARK, BBIF1_SS1_MARK, BBIF1_FLOW_MARK,\n\tHSI_TX_FLAG_MARK,\n\tVIO_VD_MARK, PORT128_LCD2VSYN_MARK, VIO2_VD_MARK, LCD2D0_MARK,\n\n\tVIO_HD_MARK, PORT129_LCD2HSYN_MARK, PORT129_LCD2CS__MARK, \\\n\tVIO2_HD_MARK, LCD2D1_MARK,\n\tVIO_D0_MARK, PORT130_MSIOF2_RXD_MARK, LCD2D10_MARK,\n\tVIO_D1_MARK, PORT131_KEYOUT6_MARK, PORT131_MSIOF2_SS1_MARK, \\\n\tPORT131_KEYOUT11_MARK, LCD2D11_MARK,\n\tVIO_D2_MARK, PORT132_KEYOUT7_MARK, PORT132_MSIOF2_SS2_MARK, \\\n\tPORT132_KEYOUT10_MARK, LCD2D12_MARK,\n\tVIO_D3_MARK, MSIOF2_TSYNC_MARK, LCD2D13_MARK,\n\tVIO_D4_MARK, MSIOF2_TXD_MARK, LCD2D14_MARK,\n\tVIO_D5_MARK, MSIOF2_TSCK_MARK, LCD2D15_MARK,\n\tVIO_D6_MARK, PORT136_KEYOUT8_MARK, LCD2D16_MARK,\n\tVIO_D7_MARK, PORT137_KEYOUT9_MARK, LCD2D17_MARK,\n\tVIO_D8_MARK, PORT138_KEYOUT8_MARK, VIO2_D0_MARK, LCD2D6_MARK,\n\tVIO_D9_MARK, PORT139_KEYOUT9_MARK, VIO2_D1_MARK, LCD2D7_MARK,\n\tVIO_D10_MARK, TPU0TO2_MARK, VIO2_D2_MARK, LCD2D8_MARK,\n\tVIO_D11_MARK, TPU0TO3_MARK, VIO2_D3_MARK, LCD2D9_MARK,\n\tVIO_D12_MARK, PORT142_KEYOUT10_MARK, VIO2_D4_MARK, LCD2D2_MARK,\n\tVIO_D13_MARK, PORT143_KEYOUT11_MARK, PORT143_KEYOUT6_MARK, \\\n\tVIO2_D5_MARK, LCD2D3_MARK,\n\tVIO_D14_MARK, PORT144_KEYOUT7_MARK, VIO2_D6_MARK, LCD2D4_MARK,\n\tVIO_D15_MARK, TPU1TO3_MARK, PORT145_LCD2DISP_MARK, \\\n\tPORT145_LCD2RS_MARK, VIO2_D7_MARK, LCD2D5_MARK,\n\tVIO_CLK_MARK, LCD2DCK_MARK, PORT146_LCD2WR__MARK, VIO2_CLK_MARK, \\\n\tLCD2D18_MARK,\n\tVIO_FIELD_MARK, LCD2RD__MARK, VIO2_FIELD_MARK, LCD2D19_MARK,\n\tVIO_CKO_MARK,\n\tA27_MARK, PORT149_RDWR_MARK, MFG0_IN1_MARK, PORT149_KEYOUT9_MARK,\n\tMFG0_IN2_MARK,\n\tTS_SPSYNC3_MARK, MSIOF2_RSCK_MARK,\n\tTS_SDAT3_MARK, MSIOF2_RSYNC_MARK,\n\tTPU1TO2_MARK, TS_SDEN3_MARK, PORT153_MSIOF2_SS1_MARK,\n\tSCIFA2_TXD1_MARK, MSIOF2_MCK0_MARK,\n\tSCIFA2_RXD1_MARK, MSIOF2_MCK1_MARK,\n\tSCIFA2_RTS1__MARK, PORT156_MSIOF2_SS2_MARK,\n\tSCIFA2_CTS1__MARK, PORT157_MSIOF2_RXD_MARK,\n\tDINT__MARK, SCIFA2_SCK1_MARK, TS_SCK3_MARK,\n\tPORT159_SCIFB_SCK_MARK, PORT159_SCIFA5_SCK_MARK, NMI_MARK,\n\tPORT160_SCIFB_TXD_MARK, PORT160_SCIFA5_TXD_MARK,\n\tPORT161_SCIFB_CTS__MARK, PORT161_SCIFA5_CTS__MARK,\n\tPORT162_SCIFB_RXD_MARK, PORT162_SCIFA5_RXD_MARK,\n\tPORT163_SCIFB_RTS__MARK, PORT163_SCIFA5_RTS__MARK, TPU3TO0_MARK,\n\tLCDD0_MARK,\n\tLCDD1_MARK, PORT193_SCIFA5_CTS__MARK, BBIF2_TSYNC1_MARK,\n\tLCDD2_MARK, PORT194_SCIFA5_RTS__MARK, BBIF2_TSCK1_MARK,\n\tLCDD3_MARK, PORT195_SCIFA5_RXD_MARK, BBIF2_TXD1_MARK,\n\tLCDD4_MARK, PORT196_SCIFA5_TXD_MARK,\n\tLCDD5_MARK, PORT197_SCIFA5_SCK_MARK, MFG2_OUT2_MARK, TPU2TO1_MARK,\n\tLCDD6_MARK,\n\tLCDD7_MARK, TPU4TO1_MARK, MFG4_OUT2_MARK,\n\tLCDD8_MARK, D16_MARK,\n\tLCDD9_MARK, D17_MARK,\n\tLCDD10_MARK, D18_MARK,\n\tLCDD11_MARK, D19_MARK,\n\tLCDD12_MARK, D20_MARK,\n\tLCDD13_MARK, D21_MARK,\n\tLCDD14_MARK, D22_MARK,\n\tLCDD15_MARK, PORT207_MSIOF0L_SS1_MARK, D23_MARK,\n\tLCDD16_MARK, PORT208_MSIOF0L_SS2_MARK, D24_MARK,\n\tLCDD17_MARK, D25_MARK,\n\tLCDD18_MARK, DREQ2_MARK, PORT210_MSIOF0L_SS1_MARK, D26_MARK,\n\tLCDD19_MARK, PORT211_MSIOF0L_SS2_MARK, D27_MARK,\n\tLCDD20_MARK, TS_SPSYNC1_MARK, MSIOF0L_MCK0_MARK, D28_MARK,\n\tLCDD21_MARK, TS_SDAT1_MARK, MSIOF0L_MCK1_MARK, D29_MARK,\n\tLCDD22_MARK, TS_SDEN1_MARK, MSIOF0L_RSCK_MARK, D30_MARK,\n\tLCDD23_MARK, TS_SCK1_MARK, MSIOF0L_RSYNC_MARK, D31_MARK,\n\tLCDDCK_MARK, LCDWR__MARK,\n\tLCDRD__MARK, DACK2_MARK, PORT217_LCD2RS_MARK, MSIOF0L_TSYNC_MARK, \\\n\tVIO2_FIELD3_MARK, PORT217_LCD2DISP_MARK,\n\tLCDHSYN_MARK, LCDCS__MARK, LCDCS2__MARK, DACK3_MARK, \\\n\tPORT218_VIO_CKOR_MARK,\n\tLCDDISP_MARK, LCDRS_MARK, PORT219_LCD2WR__MARK, DREQ3_MARK, \\\n\tMSIOF0L_TSCK_MARK, VIO2_CLK3_MARK, LCD2DCK_2_MARK,\n\tLCDVSYN_MARK, LCDVSYN2_MARK,\n\tLCDLCLK_MARK, DREQ1_MARK, PORT221_LCD2CS__MARK, PWEN_MARK, \\\n\tMSIOF0L_RXD_MARK, VIO2_HD3_MARK, PORT221_LCD2HSYN_MARK,\n\tLCDDON_MARK, LCDDON2_MARK, DACK1_MARK, OVCN_MARK, MSIOF0L_TXD_MARK, \\\n\tVIO2_VD3_MARK, PORT222_LCD2VSYN_MARK,\n\n\tSCIFA1_TXD_MARK, OVCN2_MARK,\n\tEXTLP_MARK, SCIFA1_SCK_MARK, PORT226_VIO_CKO2_MARK,\n\tSCIFA1_RTS__MARK, IDIN_MARK,\n\tSCIFA1_RXD_MARK,\n\tSCIFA1_CTS__MARK, MFG1_IN1_MARK,\n\tMSIOF1_TXD_MARK, SCIFA2_TXD2_MARK,\n\tMSIOF1_TSYNC_MARK, SCIFA2_CTS2__MARK,\n\tMSIOF1_TSCK_MARK, SCIFA2_SCK2_MARK,\n\tMSIOF1_RXD_MARK, SCIFA2_RXD2_MARK,\n\tMSIOF1_RSCK_MARK, SCIFA2_RTS2__MARK, VIO2_CLK2_MARK, LCD2D20_MARK,\n\tMSIOF1_RSYNC_MARK, MFG1_IN2_MARK, VIO2_VD2_MARK, LCD2D21_MARK,\n\tMSIOF1_MCK0_MARK, PORT236_I2C_SDA2_MARK,\n\tMSIOF1_MCK1_MARK, PORT237_I2C_SCL2_MARK,\n\tMSIOF1_SS1_MARK, VIO2_FIELD2_MARK, LCD2D22_MARK,\n\tMSIOF1_SS2_MARK, VIO2_HD2_MARK, LCD2D23_MARK,\n\tSCIFA6_TXD_MARK,\n\tPORT241_IRDA_OUT_MARK, PORT241_IROUT_MARK, MFG4_OUT1_MARK, TPU4TO0_MARK,\n\tPORT242_IRDA_IN_MARK, MFG4_IN2_MARK,\n\tPORT243_IRDA_FIRSEL_MARK, PORT243_VIO_CKO2_MARK,\n\tPORT244_SCIFA5_CTS__MARK, MFG2_IN1_MARK, PORT244_SCIFB_CTS__MARK, \\\n\tMSIOF2R_RXD_MARK,\n\tPORT245_SCIFA5_RTS__MARK, MFG2_IN2_MARK, PORT245_SCIFB_RTS__MARK, \\\n\tMSIOF2R_TXD_MARK,\n\tPORT246_SCIFA5_RXD_MARK, MFG1_OUT1_MARK, PORT246_SCIFB_RXD_MARK, \\\n\tTPU1TO0_MARK,\n\tPORT247_SCIFA5_TXD_MARK, MFG3_OUT2_MARK, PORT247_SCIFB_TXD_MARK, \\\n\tTPU3TO1_MARK,\n\tPORT248_SCIFA5_SCK_MARK, MFG2_OUT1_MARK, PORT248_SCIFB_SCK_MARK, \\\n\tTPU2TO0_MARK, PORT248_I2C_SCL3_MARK, MSIOF2R_TSCK_MARK,\n\tPORT249_IROUT_MARK, MFG4_IN1_MARK, PORT249_I2C_SDA3_MARK, \\\n\tMSIOF2R_TSYNC_MARK,\n\tSDHICLK0_MARK,\n\tSDHICD0_MARK,\n\tSDHID0_0_MARK,\n\tSDHID0_1_MARK,\n\tSDHID0_2_MARK,\n\tSDHID0_3_MARK,\n\tSDHICMD0_MARK,\n\tSDHIWP0_MARK,\n\tSDHICLK1_MARK,\n\tSDHID1_0_MARK, TS_SPSYNC2_MARK,\n\tSDHID1_1_MARK, TS_SDAT2_MARK,\n\tSDHID1_2_MARK, TS_SDEN2_MARK,\n\tSDHID1_3_MARK, TS_SCK2_MARK,\n\tSDHICMD1_MARK,\n\tSDHICLK2_MARK,\n\tSDHID2_0_MARK, TS_SPSYNC4_MARK,\n\tSDHID2_1_MARK, TS_SDAT4_MARK,\n\tSDHID2_2_MARK, TS_SDEN4_MARK,\n\tSDHID2_3_MARK, TS_SCK4_MARK,\n\tSDHICMD2_MARK,\n\tMMCCLK0_MARK,\n\tMMCD0_0_MARK,\n\tMMCD0_1_MARK,\n\tMMCD0_2_MARK,\n\tMMCD0_3_MARK,\n\tMMCD0_4_MARK, TS_SPSYNC5_MARK,\n\tMMCD0_5_MARK, TS_SDAT5_MARK,\n\tMMCD0_6_MARK, TS_SDEN5_MARK,\n\tMMCD0_7_MARK, TS_SCK5_MARK,\n\tMMCCMD0_MARK,\n\tRESETOUTS__MARK, EXTAL2OUT_MARK,\n\tMCP_WAIT__MCP_FRB_MARK,\n\tMCP_CKO_MARK, MMCCLK1_MARK,\n\tMCP_D15_MCP_NAF15_MARK,\n\tMCP_D14_MCP_NAF14_MARK,\n\tMCP_D13_MCP_NAF13_MARK,\n\tMCP_D12_MCP_NAF12_MARK,\n\tMCP_D11_MCP_NAF11_MARK,\n\tMCP_D10_MCP_NAF10_MARK,\n\tMCP_D9_MCP_NAF9_MARK,\n\tMCP_D8_MCP_NAF8_MARK, MMCCMD1_MARK,\n\tMCP_D7_MCP_NAF7_MARK, MMCD1_7_MARK,\n\n\tMCP_D6_MCP_NAF6_MARK, MMCD1_6_MARK,\n\tMCP_D5_MCP_NAF5_MARK, MMCD1_5_MARK,\n\tMCP_D4_MCP_NAF4_MARK, MMCD1_4_MARK,\n\tMCP_D3_MCP_NAF3_MARK, MMCD1_3_MARK,\n\tMCP_D2_MCP_NAF2_MARK, MMCD1_2_MARK,\n\tMCP_D1_MCP_NAF1_MARK, MMCD1_1_MARK,\n\tMCP_D0_MCP_NAF0_MARK, MMCD1_0_MARK,\n\tMCP_NBRSTOUT__MARK,\n\tMCP_WE0__MCP_FWE_MARK, MCP_RDWR_MCP_FWE_MARK,\n\n\t \n\tTSIF2_TS_XX1_MARK,\n\tTSIF2_TS_XX2_MARK,\n\tTSIF2_TS_XX3_MARK,\n\tTSIF2_TS_XX4_MARK,\n\tTSIF2_TS_XX5_MARK,\n\tTSIF1_TS_XX1_MARK,\n\tTSIF1_TS_XX2_MARK,\n\tTSIF1_TS_XX3_MARK,\n\tTSIF1_TS_XX4_MARK,\n\tTSIF1_TS_XX5_MARK,\n\tTSIF0_TS_XX1_MARK,\n\tTSIF0_TS_XX2_MARK,\n\tTSIF0_TS_XX3_MARK,\n\tTSIF0_TS_XX4_MARK,\n\tTSIF0_TS_XX5_MARK,\n\tMST1_TS_XX1_MARK,\n\tMST1_TS_XX2_MARK,\n\tMST1_TS_XX3_MARK,\n\tMST1_TS_XX4_MARK,\n\tMST1_TS_XX5_MARK,\n\tMST0_TS_XX1_MARK,\n\tMST0_TS_XX2_MARK,\n\tMST0_TS_XX3_MARK,\n\tMST0_TS_XX4_MARK,\n\tMST0_TS_XX5_MARK,\n\n\t \n\tSDHI0_VCCQ_MC0_ON_MARK,\n\tSDHI0_VCCQ_MC0_OFF_MARK,\n\tDEBUG_MON_VIO_MARK,\n\tDEBUG_MON_LCDD_MARK,\n\tLCDC_LCDC0_MARK,\n\tLCDC_LCDC1_MARK,\n\n\t \n\tIRQ9_MEM_INT_MARK,\n\tIRQ9_MCP_INT_MARK,\n\tA11_MARK,\n\tKEYOUT8_MARK,\n\tTPU4TO3_MARK,\n\tRESETA_N_PU_ON_MARK,\n\tRESETA_N_PU_OFF_MARK,\n\tEDBGREQ_PD_MARK,\n\tEDBGREQ_PU_MARK,\n\n\tPINMUX_MARK_END,\n};\n\nstatic const u16 pinmux_data[] = {\n\t \n\tPINMUX_DATA_ALL(),\n\n\t \n\tPINMUX_DATA(VBUS_0_MARK, PORT0_FN1),\n\tPINMUX_DATA(GPI0_MARK, PORT1_FN1),\n\tPINMUX_DATA(GPI1_MARK, PORT2_FN1),\n\tPINMUX_DATA(GPI2_MARK, PORT3_FN1),\n\tPINMUX_DATA(GPI3_MARK, PORT4_FN1),\n\tPINMUX_DATA(GPI4_MARK, PORT5_FN1),\n\tPINMUX_DATA(GPI5_MARK, PORT6_FN1),\n\tPINMUX_DATA(GPI6_MARK, PORT7_FN1),\n\tPINMUX_DATA(GPI7_MARK, PORT8_FN1),\n\tPINMUX_DATA(SCIFA7_RXD_MARK, PORT12_FN2),\n\tPINMUX_DATA(SCIFA7_CTS__MARK, PORT13_FN2),\n\tPINMUX_DATA(GPO7_MARK, PORT14_FN1), \\\n\tPINMUX_DATA(MFG0_OUT2_MARK, PORT14_FN4),\n\tPINMUX_DATA(GPO6_MARK, PORT15_FN1), \\\n\tPINMUX_DATA(MFG1_OUT2_MARK, PORT15_FN4),\n\tPINMUX_DATA(GPO5_MARK, PORT16_FN1), \\\n\tPINMUX_DATA(SCIFA0_SCK_MARK, PORT16_FN2), \\\n\tPINMUX_DATA(FSICOSLDT3_MARK, PORT16_FN3), \\\n\tPINMUX_DATA(PORT16_VIO_CKOR_MARK, PORT16_FN4),\n\tPINMUX_DATA(SCIFA0_TXD_MARK, PORT17_FN2),\n\tPINMUX_DATA(SCIFA7_TXD_MARK, PORT18_FN2),\n\tPINMUX_DATA(SCIFA7_RTS__MARK, PORT19_FN2), \\\n\tPINMUX_DATA(PORT19_VIO_CKO2_MARK, PORT19_FN3),\n\tPINMUX_DATA(GPO0_MARK, PORT20_FN1),\n\tPINMUX_DATA(GPO1_MARK, PORT21_FN1),\n\tPINMUX_DATA(GPO2_MARK, PORT22_FN1), \\\n\tPINMUX_DATA(STATUS0_MARK, PORT22_FN2),\n\tPINMUX_DATA(GPO3_MARK, PORT23_FN1), \\\n\tPINMUX_DATA(STATUS1_MARK, PORT23_FN2),\n\tPINMUX_DATA(GPO4_MARK, PORT24_FN1), \\\n\tPINMUX_DATA(STATUS2_MARK, PORT24_FN2),\n\tPINMUX_DATA(VINT_MARK, PORT25_FN1),\n\tPINMUX_DATA(TCKON_MARK, PORT26_FN1),\n\tPINMUX_DATA(XDVFS1_MARK, PORT27_FN1), \\\n\tPINMUX_DATA(PORT27_I2C_SCL2_MARK, PORT27_FN2, MSEL2CR_MSEL17_0,\n\t\tMSEL2CR_MSEL16_1), \\\n\tPINMUX_DATA(PORT27_I2C_SCL3_MARK, PORT27_FN3, MSEL2CR_MSEL19_0,\n\t\tMSEL2CR_MSEL18_1), \\\n\tPINMUX_DATA(MFG0_OUT1_MARK, PORT27_FN4), \\\n\tPINMUX_DATA(PORT27_IROUT_MARK, PORT27_FN7),\n\tPINMUX_DATA(XDVFS2_MARK, PORT28_FN1), \\\n\tPINMUX_DATA(PORT28_I2C_SDA2_MARK, PORT28_FN2, MSEL2CR_MSEL17_0,\n\t\tMSEL2CR_MSEL16_1), \\\n\tPINMUX_DATA(PORT28_I2C_SDA3_MARK, PORT28_FN3, MSEL2CR_MSEL19_0,\n\t\tMSEL2CR_MSEL18_1), \\\n\tPINMUX_DATA(PORT28_TPU1TO1_MARK, PORT28_FN7),\n\tPINMUX_DATA(SIM_RST_MARK, PORT29_FN1), \\\n\tPINMUX_DATA(PORT29_TPU1TO1_MARK, PORT29_FN4),\n\tPINMUX_DATA(SIM_CLK_MARK, PORT30_FN1), \\\n\tPINMUX_DATA(PORT30_VIO_CKOR_MARK, PORT30_FN4),\n\tPINMUX_DATA(SIM_D_MARK, PORT31_FN1), \\\n\tPINMUX_DATA(PORT31_IROUT_MARK, PORT31_FN4),\n\tPINMUX_DATA(SCIFA4_TXD_MARK, PORT32_FN2),\n\tPINMUX_DATA(SCIFA4_RXD_MARK, PORT33_FN2), \\\n\tPINMUX_DATA(XWUP_MARK, PORT33_FN3),\n\tPINMUX_DATA(SCIFA4_RTS__MARK, PORT34_FN2),\n\tPINMUX_DATA(SCIFA4_CTS__MARK, PORT35_FN2),\n\tPINMUX_DATA(FSIBOBT_MARK, PORT36_FN1), \\\n\tPINMUX_DATA(FSIBIBT_MARK, PORT36_FN2),\n\tPINMUX_DATA(FSIBOLR_MARK, PORT37_FN1), \\\n\tPINMUX_DATA(FSIBILR_MARK, PORT37_FN2),\n\tPINMUX_DATA(FSIBOSLD_MARK, PORT38_FN1),\n\tPINMUX_DATA(FSIBISLD_MARK, PORT39_FN1),\n\tPINMUX_DATA(VACK_MARK, PORT40_FN1),\n\tPINMUX_DATA(XTAL1L_MARK, PORT41_FN1),\n\tPINMUX_DATA(SCIFA0_RTS__MARK, PORT42_FN2), \\\n\tPINMUX_DATA(FSICOSLDT2_MARK, PORT42_FN3),\n\tPINMUX_DATA(SCIFA0_RXD_MARK, PORT43_FN2),\n\tPINMUX_DATA(SCIFA0_CTS__MARK, PORT44_FN2), \\\n\tPINMUX_DATA(FSICOSLDT1_MARK, PORT44_FN3),\n\tPINMUX_DATA(FSICOBT_MARK, PORT45_FN1), \\\n\tPINMUX_DATA(FSICIBT_MARK, PORT45_FN2), \\\n\tPINMUX_DATA(FSIDOBT_MARK, PORT45_FN3), \\\n\tPINMUX_DATA(FSIDIBT_MARK, PORT45_FN4),\n\tPINMUX_DATA(FSICOLR_MARK, PORT46_FN1), \\\n\tPINMUX_DATA(FSICILR_MARK, PORT46_FN2), \\\n\tPINMUX_DATA(FSIDOLR_MARK, PORT46_FN3), \\\n\tPINMUX_DATA(FSIDILR_MARK, PORT46_FN4),\n\tPINMUX_DATA(FSICOSLD_MARK, PORT47_FN1), \\\n\tPINMUX_DATA(PORT47_FSICSPDIF_MARK, PORT47_FN2),\n\tPINMUX_DATA(FSICISLD_MARK, PORT48_FN1), \\\n\tPINMUX_DATA(FSIDISLD_MARK, PORT48_FN3),\n\tPINMUX_DATA(FSIACK_MARK, PORT49_FN1), \\\n\tPINMUX_DATA(PORT49_IRDA_OUT_MARK, PORT49_FN2, MSEL4CR_MSEL19_1), \\\n\tPINMUX_DATA(PORT49_IROUT_MARK, PORT49_FN4), \\\n\tPINMUX_DATA(FSIAOMC_MARK, PORT49_FN5),\n\tPINMUX_DATA(FSIAOLR_MARK, PORT50_FN1), \\\n\tPINMUX_DATA(BBIF2_TSYNC2_MARK, PORT50_FN2), \\\n\tPINMUX_DATA(TPU2TO2_MARK, PORT50_FN3), \\\n\tPINMUX_DATA(FSIAILR_MARK, PORT50_FN5),\n\n\tPINMUX_DATA(FSIAOBT_MARK, PORT51_FN1), \\\n\tPINMUX_DATA(BBIF2_TSCK2_MARK, PORT51_FN2), \\\n\tPINMUX_DATA(TPU2TO3_MARK, PORT51_FN3), \\\n\tPINMUX_DATA(FSIAIBT_MARK, PORT51_FN5),\n\tPINMUX_DATA(FSIAOSLD_MARK, PORT52_FN1), \\\n\tPINMUX_DATA(BBIF2_TXD2_MARK, PORT52_FN2),\n\tPINMUX_DATA(FSIASPDIF_MARK, PORT53_FN1), \\\n\tPINMUX_DATA(PORT53_IRDA_IN_MARK, PORT53_FN2, MSEL4CR_MSEL19_1), \\\n\tPINMUX_DATA(TPU3TO3_MARK, PORT53_FN3), \\\n\tPINMUX_DATA(FSIBSPDIF_MARK, PORT53_FN5), \\\n\tPINMUX_DATA(PORT53_FSICSPDIF_MARK, PORT53_FN6),\n\tPINMUX_DATA(FSIBCK_MARK, PORT54_FN1), \\\n\tPINMUX_DATA(PORT54_IRDA_FIRSEL_MARK, PORT54_FN2, MSEL4CR_MSEL19_1), \\\n\tPINMUX_DATA(TPU3TO2_MARK, PORT54_FN3), \\\n\tPINMUX_DATA(FSIBOMC_MARK, PORT54_FN5), \\\n\tPINMUX_DATA(FSICCK_MARK, PORT54_FN6), \\\n\tPINMUX_DATA(FSICOMC_MARK, PORT54_FN7),\n\tPINMUX_DATA(FSIAISLD_MARK, PORT55_FN1), \\\n\tPINMUX_DATA(TPU0TO0_MARK, PORT55_FN3),\n\tPINMUX_DATA(A0_MARK, PORT57_FN1), \\\n\tPINMUX_DATA(BS__MARK, PORT57_FN2),\n\tPINMUX_DATA(A12_MARK, PORT58_FN1), \\\n\tPINMUX_DATA(PORT58_KEYOUT7_MARK, PORT58_FN2), \\\n\tPINMUX_DATA(TPU4TO2_MARK, PORT58_FN4),\n\tPINMUX_DATA(A13_MARK, PORT59_FN1), \\\n\tPINMUX_DATA(PORT59_KEYOUT6_MARK, PORT59_FN2), \\\n\tPINMUX_DATA(TPU0TO1_MARK, PORT59_FN4),\n\tPINMUX_DATA(A14_MARK, PORT60_FN1), \\\n\tPINMUX_DATA(KEYOUT5_MARK, PORT60_FN2),\n\tPINMUX_DATA(A15_MARK, PORT61_FN1), \\\n\tPINMUX_DATA(KEYOUT4_MARK, PORT61_FN2),\n\tPINMUX_DATA(A16_MARK, PORT62_FN1), \\\n\tPINMUX_DATA(KEYOUT3_MARK, PORT62_FN2), \\\n\tPINMUX_DATA(MSIOF0_SS1_MARK, PORT62_FN4, MSEL3CR_MSEL11_0),\n\tPINMUX_DATA(A17_MARK, PORT63_FN1), \\\n\tPINMUX_DATA(KEYOUT2_MARK, PORT63_FN2), \\\n\tPINMUX_DATA(MSIOF0_TSYNC_MARK, PORT63_FN4, MSEL3CR_MSEL11_0),\n\tPINMUX_DATA(A18_MARK, PORT64_FN1), \\\n\tPINMUX_DATA(KEYOUT1_MARK, PORT64_FN2), \\\n\tPINMUX_DATA(MSIOF0_TSCK_MARK, PORT64_FN4, MSEL3CR_MSEL11_0),\n\tPINMUX_DATA(A19_MARK, PORT65_FN1), \\\n\tPINMUX_DATA(KEYOUT0_MARK, PORT65_FN2), \\\n\tPINMUX_DATA(MSIOF0_TXD_MARK, PORT65_FN4, MSEL3CR_MSEL11_0),\n\tPINMUX_DATA(A20_MARK, PORT66_FN1), \\\n\tPINMUX_DATA(KEYIN0_MARK, PORT66_FN2), \\\n\tPINMUX_DATA(MSIOF0_RSCK_MARK, PORT66_FN4, MSEL3CR_MSEL11_0),\n\tPINMUX_DATA(A21_MARK, PORT67_FN1), \\\n\tPINMUX_DATA(KEYIN1_MARK, PORT67_FN2), \\\n\tPINMUX_DATA(MSIOF0_RSYNC_MARK, PORT67_FN4, MSEL3CR_MSEL11_0),\n\tPINMUX_DATA(A22_MARK, PORT68_FN1), \\\n\tPINMUX_DATA(KEYIN2_MARK, PORT68_FN2), \\\n\tPINMUX_DATA(MSIOF0_MCK0_MARK, PORT68_FN4, MSEL3CR_MSEL11_0),\n\tPINMUX_DATA(A23_MARK, PORT69_FN1), \\\n\tPINMUX_DATA(KEYIN3_MARK, PORT69_FN2), \\\n\tPINMUX_DATA(MSIOF0_MCK1_MARK, PORT69_FN4, MSEL3CR_MSEL11_0),\n\tPINMUX_DATA(A24_MARK, PORT70_FN1), \\\n\tPINMUX_DATA(KEYIN4_MARK, PORT70_FN2), \\\n\tPINMUX_DATA(MSIOF0_RXD_MARK, PORT70_FN4, MSEL3CR_MSEL11_0),\n\tPINMUX_DATA(A25_MARK, PORT71_FN1), \\\n\tPINMUX_DATA(KEYIN5_MARK, PORT71_FN2), \\\n\tPINMUX_DATA(MSIOF0_SS2_MARK, PORT71_FN4, MSEL3CR_MSEL11_0),\n\tPINMUX_DATA(A26_MARK, PORT72_FN1), \\\n\tPINMUX_DATA(KEYIN6_MARK, PORT72_FN2),\n\tPINMUX_DATA(KEYIN7_MARK, PORT73_FN2),\n\tPINMUX_DATA(D0_NAF0_MARK, PORT74_FN1),\n\tPINMUX_DATA(D1_NAF1_MARK, PORT75_FN1),\n\tPINMUX_DATA(D2_NAF2_MARK, PORT76_FN1),\n\tPINMUX_DATA(D3_NAF3_MARK, PORT77_FN1),\n\tPINMUX_DATA(D4_NAF4_MARK, PORT78_FN1),\n\tPINMUX_DATA(D5_NAF5_MARK, PORT79_FN1),\n\tPINMUX_DATA(D6_NAF6_MARK, PORT80_FN1),\n\tPINMUX_DATA(D7_NAF7_MARK, PORT81_FN1),\n\tPINMUX_DATA(D8_NAF8_MARK, PORT82_FN1),\n\tPINMUX_DATA(D9_NAF9_MARK, PORT83_FN1),\n\tPINMUX_DATA(D10_NAF10_MARK, PORT84_FN1),\n\tPINMUX_DATA(D11_NAF11_MARK, PORT85_FN1),\n\tPINMUX_DATA(D12_NAF12_MARK, PORT86_FN1),\n\tPINMUX_DATA(D13_NAF13_MARK, PORT87_FN1),\n\tPINMUX_DATA(D14_NAF14_MARK, PORT88_FN1),\n\tPINMUX_DATA(D15_NAF15_MARK, PORT89_FN1),\n\tPINMUX_DATA(CS4__MARK, PORT90_FN1),\n\tPINMUX_DATA(CS5A__MARK, PORT91_FN1), \\\n\tPINMUX_DATA(PORT91_RDWR_MARK, PORT91_FN2),\n\tPINMUX_DATA(CS5B__MARK, PORT92_FN1), \\\n\tPINMUX_DATA(FCE1__MARK, PORT92_FN2),\n\tPINMUX_DATA(CS6B__MARK, PORT93_FN1), \\\n\tPINMUX_DATA(DACK0_MARK, PORT93_FN4),\n\tPINMUX_DATA(FCE0__MARK, PORT94_FN1), \\\n\tPINMUX_DATA(CS6A__MARK, PORT94_FN2),\n\tPINMUX_DATA(WAIT__MARK, PORT95_FN1), \\\n\tPINMUX_DATA(DREQ0_MARK, PORT95_FN2),\n\tPINMUX_DATA(RD__FSC_MARK, PORT96_FN1),\n\tPINMUX_DATA(WE0__FWE_MARK, PORT97_FN1), \\\n\tPINMUX_DATA(RDWR_FWE_MARK, PORT97_FN2),\n\tPINMUX_DATA(WE1__MARK, PORT98_FN1),\n\tPINMUX_DATA(FRB_MARK, PORT99_FN1),\n\tPINMUX_DATA(CKO_MARK, PORT100_FN1),\n\tPINMUX_DATA(NBRSTOUT__MARK, PORT101_FN1),\n\tPINMUX_DATA(NBRST__MARK, PORT102_FN1),\n\tPINMUX_DATA(BBIF2_TXD_MARK, PORT103_FN3),\n\tPINMUX_DATA(BBIF2_RXD_MARK, PORT104_FN3),\n\tPINMUX_DATA(BBIF2_SYNC_MARK, PORT105_FN3),\n\tPINMUX_DATA(BBIF2_SCK_MARK, PORT106_FN3),\n\tPINMUX_DATA(SCIFA3_CTS__MARK, PORT107_FN3), \\\n\tPINMUX_DATA(MFG3_IN2_MARK, PORT107_FN4),\n\tPINMUX_DATA(SCIFA3_RXD_MARK, PORT108_FN3), \\\n\tPINMUX_DATA(MFG3_IN1_MARK, PORT108_FN4),\n\tPINMUX_DATA(BBIF1_SS2_MARK, PORT109_FN2), \\\n\tPINMUX_DATA(SCIFA3_RTS__MARK, PORT109_FN3), \\\n\tPINMUX_DATA(MFG3_OUT1_MARK, PORT109_FN4),\n\tPINMUX_DATA(SCIFA3_TXD_MARK, PORT110_FN3),\n\tPINMUX_DATA(HSI_RX_DATA_MARK, PORT111_FN1), \\\n\tPINMUX_DATA(BBIF1_RXD_MARK, PORT111_FN3),\n\tPINMUX_DATA(HSI_TX_WAKE_MARK, PORT112_FN1), \\\n\tPINMUX_DATA(BBIF1_TSCK_MARK, PORT112_FN3),\n\tPINMUX_DATA(HSI_TX_DATA_MARK, PORT113_FN1), \\\n\tPINMUX_DATA(BBIF1_TSYNC_MARK, PORT113_FN3),\n\tPINMUX_DATA(HSI_TX_READY_MARK, PORT114_FN1), \\\n\tPINMUX_DATA(BBIF1_TXD_MARK, PORT114_FN3),\n\tPINMUX_DATA(HSI_RX_READY_MARK, PORT115_FN1), \\\n\tPINMUX_DATA(BBIF1_RSCK_MARK, PORT115_FN3), \\\n\tPINMUX_DATA(PORT115_I2C_SCL2_MARK, PORT115_FN5, MSEL2CR_MSEL17_1), \\\n\tPINMUX_DATA(PORT115_I2C_SCL3_MARK, PORT115_FN6, MSEL2CR_MSEL19_1),\n\tPINMUX_DATA(HSI_RX_WAKE_MARK, PORT116_FN1), \\\n\tPINMUX_DATA(BBIF1_RSYNC_MARK, PORT116_FN3), \\\n\tPINMUX_DATA(PORT116_I2C_SDA2_MARK, PORT116_FN5, MSEL2CR_MSEL17_1), \\\n\tPINMUX_DATA(PORT116_I2C_SDA3_MARK, PORT116_FN6, MSEL2CR_MSEL19_1),\n\tPINMUX_DATA(HSI_RX_FLAG_MARK, PORT117_FN1), \\\n\tPINMUX_DATA(BBIF1_SS1_MARK, PORT117_FN2), \\\n\tPINMUX_DATA(BBIF1_FLOW_MARK, PORT117_FN3),\n\tPINMUX_DATA(HSI_TX_FLAG_MARK, PORT118_FN1),\n\tPINMUX_DATA(VIO_VD_MARK, PORT128_FN1), \\\n\tPINMUX_DATA(PORT128_LCD2VSYN_MARK, PORT128_FN4, MSEL3CR_MSEL2_0), \\\n\tPINMUX_DATA(VIO2_VD_MARK, PORT128_FN6, MSEL4CR_MSEL27_0), \\\n\tPINMUX_DATA(LCD2D0_MARK, PORT128_FN7),\n\n\tPINMUX_DATA(VIO_HD_MARK, PORT129_FN1), \\\n\tPINMUX_DATA(PORT129_LCD2HSYN_MARK, PORT129_FN4), \\\n\tPINMUX_DATA(PORT129_LCD2CS__MARK, PORT129_FN5), \\\n\tPINMUX_DATA(VIO2_HD_MARK, PORT129_FN6, MSEL4CR_MSEL27_0), \\\n\tPINMUX_DATA(LCD2D1_MARK, PORT129_FN7),\n\tPINMUX_DATA(VIO_D0_MARK, PORT130_FN1), \\\n\tPINMUX_DATA(PORT130_MSIOF2_RXD_MARK, PORT130_FN3, MSEL4CR_MSEL11_0,\n\t\tMSEL4CR_MSEL10_1), \\\n\tPINMUX_DATA(LCD2D10_MARK, PORT130_FN7),\n\tPINMUX_DATA(VIO_D1_MARK, PORT131_FN1), \\\n\tPINMUX_DATA(PORT131_KEYOUT6_MARK, PORT131_FN2), \\\n\tPINMUX_DATA(PORT131_MSIOF2_SS1_MARK, PORT131_FN3), \\\n\tPINMUX_DATA(PORT131_KEYOUT11_MARK, PORT131_FN4), \\\n\tPINMUX_DATA(LCD2D11_MARK, PORT131_FN7),\n\tPINMUX_DATA(VIO_D2_MARK, PORT132_FN1), \\\n\tPINMUX_DATA(PORT132_KEYOUT7_MARK, PORT132_FN2), \\\n\tPINMUX_DATA(PORT132_MSIOF2_SS2_MARK, PORT132_FN3), \\\n\tPINMUX_DATA(PORT132_KEYOUT10_MARK, PORT132_FN4), \\\n\tPINMUX_DATA(LCD2D12_MARK, PORT132_FN7),\n\tPINMUX_DATA(VIO_D3_MARK, PORT133_FN1), \\\n\tPINMUX_DATA(MSIOF2_TSYNC_MARK, PORT133_FN3, MSEL4CR_MSEL11_0), \\\n\tPINMUX_DATA(LCD2D13_MARK, PORT133_FN7),\n\tPINMUX_DATA(VIO_D4_MARK, PORT134_FN1), \\\n\tPINMUX_DATA(MSIOF2_TXD_MARK, PORT134_FN3, MSEL4CR_MSEL11_0), \\\n\tPINMUX_DATA(LCD2D14_MARK, PORT134_FN7),\n\tPINMUX_DATA(VIO_D5_MARK, PORT135_FN1), \\\n\tPINMUX_DATA(MSIOF2_TSCK_MARK, PORT135_FN3, MSEL4CR_MSEL11_0), \\\n\tPINMUX_DATA(LCD2D15_MARK, PORT135_FN7),\n\tPINMUX_DATA(VIO_D6_MARK, PORT136_FN1), \\\n\tPINMUX_DATA(PORT136_KEYOUT8_MARK, PORT136_FN2), \\\n\tPINMUX_DATA(LCD2D16_MARK, PORT136_FN7),\n\tPINMUX_DATA(VIO_D7_MARK, PORT137_FN1), \\\n\tPINMUX_DATA(PORT137_KEYOUT9_MARK, PORT137_FN2), \\\n\tPINMUX_DATA(LCD2D17_MARK, PORT137_FN7),\n\tPINMUX_DATA(VIO_D8_MARK, PORT138_FN1), \\\n\tPINMUX_DATA(PORT138_KEYOUT8_MARK, PORT138_FN2), \\\n\tPINMUX_DATA(VIO2_D0_MARK, PORT138_FN6), \\\n\tPINMUX_DATA(LCD2D6_MARK, PORT138_FN7),\n\tPINMUX_DATA(VIO_D9_MARK, PORT139_FN1), \\\n\tPINMUX_DATA(PORT139_KEYOUT9_MARK, PORT139_FN2), \\\n\tPINMUX_DATA(VIO2_D1_MARK, PORT139_FN6), \\\n\tPINMUX_DATA(LCD2D7_MARK, PORT139_FN7),\n\tPINMUX_DATA(VIO_D10_MARK, PORT140_FN1), \\\n\tPINMUX_DATA(TPU0TO2_MARK, PORT140_FN4), \\\n\tPINMUX_DATA(VIO2_D2_MARK, PORT140_FN6), \\\n\tPINMUX_DATA(LCD2D8_MARK, PORT140_FN7),\n\tPINMUX_DATA(VIO_D11_MARK, PORT141_FN1), \\\n\tPINMUX_DATA(TPU0TO3_MARK, PORT141_FN4), \\\n\tPINMUX_DATA(VIO2_D3_MARK, PORT141_FN6), \\\n\tPINMUX_DATA(LCD2D9_MARK, PORT141_FN7),\n\tPINMUX_DATA(VIO_D12_MARK, PORT142_FN1), \\\n\tPINMUX_DATA(PORT142_KEYOUT10_MARK, PORT142_FN2), \\\n\tPINMUX_DATA(VIO2_D4_MARK, PORT142_FN6), \\\n\tPINMUX_DATA(LCD2D2_MARK, PORT142_FN7),\n\tPINMUX_DATA(VIO_D13_MARK, PORT143_FN1), \\\n\tPINMUX_DATA(PORT143_KEYOUT11_MARK, PORT143_FN2), \\\n\tPINMUX_DATA(PORT143_KEYOUT6_MARK, PORT143_FN3), \\\n\tPINMUX_DATA(VIO2_D5_MARK, PORT143_FN6), \\\n\tPINMUX_DATA(LCD2D3_MARK, PORT143_FN7),\n\tPINMUX_DATA(VIO_D14_MARK, PORT144_FN1), \\\n\tPINMUX_DATA(PORT144_KEYOUT7_MARK, PORT144_FN2), \\\n\tPINMUX_DATA(VIO2_D6_MARK, PORT144_FN6), \\\n\tPINMUX_DATA(LCD2D4_MARK, PORT144_FN7),\n\tPINMUX_DATA(VIO_D15_MARK, PORT145_FN1), \\\n\tPINMUX_DATA(TPU1TO3_MARK, PORT145_FN3), \\\n\tPINMUX_DATA(PORT145_LCD2DISP_MARK, PORT145_FN4), \\\n\tPINMUX_DATA(PORT145_LCD2RS_MARK, PORT145_FN5), \\\n\tPINMUX_DATA(VIO2_D7_MARK, PORT145_FN6), \\\n\tPINMUX_DATA(LCD2D5_MARK, PORT145_FN7),\n\tPINMUX_DATA(VIO_CLK_MARK, PORT146_FN1), \\\n\tPINMUX_DATA(LCD2DCK_MARK, PORT146_FN4), \\\n\tPINMUX_DATA(PORT146_LCD2WR__MARK, PORT146_FN5), \\\n\tPINMUX_DATA(VIO2_CLK_MARK, PORT146_FN6, MSEL4CR_MSEL27_0), \\\n\tPINMUX_DATA(LCD2D18_MARK, PORT146_FN7),\n\tPINMUX_DATA(VIO_FIELD_MARK, PORT147_FN1), \\\n\tPINMUX_DATA(LCD2RD__MARK, PORT147_FN4), \\\n\tPINMUX_DATA(VIO2_FIELD_MARK, PORT147_FN6, MSEL4CR_MSEL27_0), \\\n\tPINMUX_DATA(LCD2D19_MARK, PORT147_FN7),\n\tPINMUX_DATA(VIO_CKO_MARK, PORT148_FN1),\n\tPINMUX_DATA(A27_MARK, PORT149_FN1), \\\n\tPINMUX_DATA(PORT149_RDWR_MARK, PORT149_FN2), \\\n\tPINMUX_DATA(MFG0_IN1_MARK, PORT149_FN3), \\\n\tPINMUX_DATA(PORT149_KEYOUT9_MARK, PORT149_FN4),\n\tPINMUX_DATA(MFG0_IN2_MARK, PORT150_FN3),\n\tPINMUX_DATA(TS_SPSYNC3_MARK, PORT151_FN4), \\\n\tPINMUX_DATA(MSIOF2_RSCK_MARK, PORT151_FN5),\n\tPINMUX_DATA(TS_SDAT3_MARK, PORT152_FN4), \\\n\tPINMUX_DATA(MSIOF2_RSYNC_MARK, PORT152_FN5),\n\tPINMUX_DATA(TPU1TO2_MARK, PORT153_FN3), \\\n\tPINMUX_DATA(TS_SDEN3_MARK, PORT153_FN4), \\\n\tPINMUX_DATA(PORT153_MSIOF2_SS1_MARK, PORT153_FN5),\n\tPINMUX_DATA(SCIFA2_TXD1_MARK, PORT154_FN2, MSEL3CR_MSEL9_0), \\\n\tPINMUX_DATA(MSIOF2_MCK0_MARK, PORT154_FN5),\n\tPINMUX_DATA(SCIFA2_RXD1_MARK, PORT155_FN2, MSEL3CR_MSEL9_0), \\\n\tPINMUX_DATA(MSIOF2_MCK1_MARK, PORT155_FN5),\n\tPINMUX_DATA(SCIFA2_RTS1__MARK, PORT156_FN2, MSEL3CR_MSEL9_0), \\\n\tPINMUX_DATA(PORT156_MSIOF2_SS2_MARK, PORT156_FN5),\n\tPINMUX_DATA(SCIFA2_CTS1__MARK, PORT157_FN2, MSEL3CR_MSEL9_0), \\\n\tPINMUX_DATA(PORT157_MSIOF2_RXD_MARK, PORT157_FN5, MSEL4CR_MSEL11_0,\n\t\tMSEL4CR_MSEL10_0),\n\tPINMUX_DATA(DINT__MARK, PORT158_FN1), \\\n\tPINMUX_DATA(SCIFA2_SCK1_MARK, PORT158_FN2, MSEL3CR_MSEL9_0), \\\n\tPINMUX_DATA(TS_SCK3_MARK, PORT158_FN4),\n\tPINMUX_DATA(PORT159_SCIFB_SCK_MARK, PORT159_FN1, MSEL4CR_MSEL22_0), \\\n\tPINMUX_DATA(PORT159_SCIFA5_SCK_MARK, PORT159_FN2, MSEL4CR_MSEL21_1), \\\n\tPINMUX_DATA(NMI_MARK, PORT159_FN3),\n\tPINMUX_DATA(PORT160_SCIFB_TXD_MARK, PORT160_FN1, MSEL4CR_MSEL22_0), \\\n\tPINMUX_DATA(PORT160_SCIFA5_TXD_MARK, PORT160_FN2, MSEL4CR_MSEL21_1),\n\tPINMUX_DATA(PORT161_SCIFB_CTS__MARK, PORT161_FN1, MSEL4CR_MSEL22_0), \\\n\tPINMUX_DATA(PORT161_SCIFA5_CTS__MARK, PORT161_FN2, MSEL4CR_MSEL21_1),\n\tPINMUX_DATA(PORT162_SCIFB_RXD_MARK, PORT162_FN1, MSEL4CR_MSEL22_0), \\\n\tPINMUX_DATA(PORT162_SCIFA5_RXD_MARK, PORT162_FN2, MSEL4CR_MSEL21_1),\n\tPINMUX_DATA(PORT163_SCIFB_RTS__MARK, PORT163_FN1, MSEL4CR_MSEL22_0), \\\n\tPINMUX_DATA(PORT163_SCIFA5_RTS__MARK, PORT163_FN2, MSEL4CR_MSEL21_1), \\\n\tPINMUX_DATA(TPU3TO0_MARK, PORT163_FN5),\n\tPINMUX_DATA(LCDD0_MARK, PORT192_FN1),\n\tPINMUX_DATA(LCDD1_MARK, PORT193_FN1), \\\n\tPINMUX_DATA(PORT193_SCIFA5_CTS__MARK, PORT193_FN3, MSEL4CR_MSEL21_0,\n\t\tMSEL4CR_MSEL20_1), \\\n\tPINMUX_DATA(BBIF2_TSYNC1_MARK, PORT193_FN5),\n\tPINMUX_DATA(LCDD2_MARK, PORT194_FN1), \\\n\tPINMUX_DATA(PORT194_SCIFA5_RTS__MARK, PORT194_FN3, MSEL4CR_MSEL21_0,\n\t\tMSEL4CR_MSEL20_1), \\\n\tPINMUX_DATA(BBIF2_TSCK1_MARK, PORT194_FN5),\n\tPINMUX_DATA(LCDD3_MARK, PORT195_FN1), \\\n\tPINMUX_DATA(PORT195_SCIFA5_RXD_MARK, PORT195_FN3, MSEL4CR_MSEL21_0,\n\t\tMSEL4CR_MSEL20_1), \\\n\tPINMUX_DATA(BBIF2_TXD1_MARK, PORT195_FN5),\n\tPINMUX_DATA(LCDD4_MARK, PORT196_FN1), \\\n\tPINMUX_DATA(PORT196_SCIFA5_TXD_MARK, PORT196_FN3, MSEL4CR_MSEL21_0,\n\t\tMSEL4CR_MSEL20_1),\n\tPINMUX_DATA(LCDD5_MARK, PORT197_FN1), \\\n\tPINMUX_DATA(PORT197_SCIFA5_SCK_MARK, PORT197_FN3, MSEL4CR_MSEL21_0,\n\t\tMSEL4CR_MSEL20_1), \\\n\tPINMUX_DATA(MFG2_OUT2_MARK, PORT197_FN5), \\\n\tPINMUX_DATA(TPU2TO1_MARK, PORT197_FN7),\n\tPINMUX_DATA(LCDD6_MARK, PORT198_FN1),\n\tPINMUX_DATA(LCDD7_MARK, PORT199_FN1), \\\n\tPINMUX_DATA(TPU4TO1_MARK, PORT199_FN2), \\\n\tPINMUX_DATA(MFG4_OUT2_MARK, PORT199_FN5),\n\tPINMUX_DATA(LCDD8_MARK, PORT200_FN1), \\\n\tPINMUX_DATA(D16_MARK, PORT200_FN6),\n\tPINMUX_DATA(LCDD9_MARK, PORT201_FN1), \\\n\tPINMUX_DATA(D17_MARK, PORT201_FN6),\n\tPINMUX_DATA(LCDD10_MARK, PORT202_FN1), \\\n\tPINMUX_DATA(D18_MARK, PORT202_FN6),\n\tPINMUX_DATA(LCDD11_MARK, PORT203_FN1), \\\n\tPINMUX_DATA(D19_MARK, PORT203_FN6),\n\tPINMUX_DATA(LCDD12_MARK, PORT204_FN1), \\\n\tPINMUX_DATA(D20_MARK, PORT204_FN6),\n\tPINMUX_DATA(LCDD13_MARK, PORT205_FN1), \\\n\tPINMUX_DATA(D21_MARK, PORT205_FN6),\n\tPINMUX_DATA(LCDD14_MARK, PORT206_FN1), \\\n\tPINMUX_DATA(D22_MARK, PORT206_FN6),\n\tPINMUX_DATA(LCDD15_MARK, PORT207_FN1), \\\n\tPINMUX_DATA(PORT207_MSIOF0L_SS1_MARK, PORT207_FN2, MSEL3CR_MSEL11_1), \\\n\tPINMUX_DATA(D23_MARK, PORT207_FN6),\n\tPINMUX_DATA(LCDD16_MARK, PORT208_FN1), \\\n\tPINMUX_DATA(PORT208_MSIOF0L_SS2_MARK, PORT208_FN2, MSEL3CR_MSEL11_1), \\\n\tPINMUX_DATA(D24_MARK, PORT208_FN6),\n\tPINMUX_DATA(LCDD17_MARK, PORT209_FN1), \\\n\tPINMUX_DATA(D25_MARK, PORT209_FN6),\n\tPINMUX_DATA(LCDD18_MARK, PORT210_FN1), \\\n\tPINMUX_DATA(DREQ2_MARK, PORT210_FN2), \\\n\tPINMUX_DATA(PORT210_MSIOF0L_SS1_MARK, PORT210_FN5, MSEL3CR_MSEL11_1), \\\n\tPINMUX_DATA(D26_MARK, PORT210_FN6),\n\tPINMUX_DATA(LCDD19_MARK, PORT211_FN1), \\\n\tPINMUX_DATA(PORT211_MSIOF0L_SS2_MARK, PORT211_FN5, MSEL3CR_MSEL11_1), \\\n\tPINMUX_DATA(D27_MARK, PORT211_FN6),\n\tPINMUX_DATA(LCDD20_MARK, PORT212_FN1), \\\n\tPINMUX_DATA(TS_SPSYNC1_MARK, PORT212_FN2), \\\n\tPINMUX_DATA(MSIOF0L_MCK0_MARK, PORT212_FN5, MSEL3CR_MSEL11_1), \\\n\tPINMUX_DATA(D28_MARK, PORT212_FN6),\n\tPINMUX_DATA(LCDD21_MARK, PORT213_FN1), \\\n\tPINMUX_DATA(TS_SDAT1_MARK, PORT213_FN2), \\\n\tPINMUX_DATA(MSIOF0L_MCK1_MARK, PORT213_FN5, MSEL3CR_MSEL11_1), \\\n\tPINMUX_DATA(D29_MARK, PORT213_FN6),\n\tPINMUX_DATA(LCDD22_MARK, PORT214_FN1), \\\n\tPINMUX_DATA(TS_SDEN1_MARK, PORT214_FN2), \\\n\tPINMUX_DATA(MSIOF0L_RSCK_MARK, PORT214_FN5, MSEL3CR_MSEL11_1), \\\n\tPINMUX_DATA(D30_MARK, PORT214_FN6),\n\tPINMUX_DATA(LCDD23_MARK, PORT215_FN1), \\\n\tPINMUX_DATA(TS_SCK1_MARK, PORT215_FN2), \\\n\tPINMUX_DATA(MSIOF0L_RSYNC_MARK, PORT215_FN5, MSEL3CR_MSEL11_1), \\\n\tPINMUX_DATA(D31_MARK, PORT215_FN6),\n\tPINMUX_DATA(LCDDCK_MARK, PORT216_FN1), \\\n\tPINMUX_DATA(LCDWR__MARK, PORT216_FN2),\n\tPINMUX_DATA(LCDRD__MARK, PORT217_FN1), \\\n\tPINMUX_DATA(DACK2_MARK, PORT217_FN2), \\\n\tPINMUX_DATA(PORT217_LCD2RS_MARK, PORT217_FN3), \\\n\tPINMUX_DATA(MSIOF0L_TSYNC_MARK, PORT217_FN5, MSEL3CR_MSEL11_1), \\\n\tPINMUX_DATA(VIO2_FIELD3_MARK, PORT217_FN6, MSEL4CR_MSEL27_1,\n\t\tMSEL4CR_MSEL26_1), \\\n\tPINMUX_DATA(PORT217_LCD2DISP_MARK, PORT217_FN7),\n\tPINMUX_DATA(LCDHSYN_MARK, PORT218_FN1), \\\n\tPINMUX_DATA(LCDCS__MARK, PORT218_FN2), \\\n\tPINMUX_DATA(LCDCS2__MARK, PORT218_FN3), \\\n\tPINMUX_DATA(DACK3_MARK, PORT218_FN4), \\\n\tPINMUX_DATA(PORT218_VIO_CKOR_MARK, PORT218_FN5),\n\tPINMUX_DATA(LCDDISP_MARK, PORT219_FN1), \\\n\tPINMUX_DATA(LCDRS_MARK, PORT219_FN2), \\\n\tPINMUX_DATA(PORT219_LCD2WR__MARK, PORT219_FN3), \\\n\tPINMUX_DATA(DREQ3_MARK, PORT219_FN4), \\\n\tPINMUX_DATA(MSIOF0L_TSCK_MARK, PORT219_FN5, MSEL3CR_MSEL11_1), \\\n\tPINMUX_DATA(VIO2_CLK3_MARK, PORT219_FN6, MSEL4CR_MSEL27_1,\n\t\tMSEL4CR_MSEL26_1), \\\n\tPINMUX_DATA(LCD2DCK_2_MARK, PORT219_FN7),\n\tPINMUX_DATA(LCDVSYN_MARK, PORT220_FN1), \\\n\tPINMUX_DATA(LCDVSYN2_MARK, PORT220_FN2),\n\tPINMUX_DATA(LCDLCLK_MARK, PORT221_FN1), \\\n\tPINMUX_DATA(DREQ1_MARK, PORT221_FN2), \\\n\tPINMUX_DATA(PORT221_LCD2CS__MARK, PORT221_FN3), \\\n\tPINMUX_DATA(PWEN_MARK, PORT221_FN4), \\\n\tPINMUX_DATA(MSIOF0L_RXD_MARK, PORT221_FN5, MSEL3CR_MSEL11_1), \\\n\tPINMUX_DATA(VIO2_HD3_MARK, PORT221_FN6, MSEL4CR_MSEL27_1,\n\t\tMSEL4CR_MSEL26_1), \\\n\tPINMUX_DATA(PORT221_LCD2HSYN_MARK, PORT221_FN7),\n\tPINMUX_DATA(LCDDON_MARK, PORT222_FN1), \\\n\tPINMUX_DATA(LCDDON2_MARK, PORT222_FN2), \\\n\tPINMUX_DATA(DACK1_MARK, PORT222_FN3), \\\n\tPINMUX_DATA(OVCN_MARK, PORT222_FN4), \\\n\tPINMUX_DATA(MSIOF0L_TXD_MARK, PORT222_FN5, MSEL3CR_MSEL11_1), \\\n\tPINMUX_DATA(VIO2_VD3_MARK, PORT222_FN6, MSEL4CR_MSEL27_1,\n\t\tMSEL4CR_MSEL26_1), \\\n\tPINMUX_DATA(PORT222_LCD2VSYN_MARK, PORT222_FN7, MSEL3CR_MSEL2_1),\n\n\tPINMUX_DATA(SCIFA1_TXD_MARK, PORT225_FN2), \\\n\tPINMUX_DATA(OVCN2_MARK, PORT225_FN4),\n\tPINMUX_DATA(EXTLP_MARK, PORT226_FN1), \\\n\tPINMUX_DATA(SCIFA1_SCK_MARK, PORT226_FN2), \\\n\tPINMUX_DATA(PORT226_VIO_CKO2_MARK, PORT226_FN5),\n\tPINMUX_DATA(SCIFA1_RTS__MARK, PORT227_FN2), \\\n\tPINMUX_DATA(IDIN_MARK, PORT227_FN4),\n\tPINMUX_DATA(SCIFA1_RXD_MARK, PORT228_FN2),\n\tPINMUX_DATA(SCIFA1_CTS__MARK, PORT229_FN2), \\\n\tPINMUX_DATA(MFG1_IN1_MARK, PORT229_FN3),\n\tPINMUX_DATA(MSIOF1_TXD_MARK, PORT230_FN1), \\\n\tPINMUX_DATA(SCIFA2_TXD2_MARK, PORT230_FN2, MSEL3CR_MSEL9_1),\n\tPINMUX_DATA(MSIOF1_TSYNC_MARK, PORT231_FN1), \\\n\tPINMUX_DATA(SCIFA2_CTS2__MARK, PORT231_FN2, MSEL3CR_MSEL9_1),\n\tPINMUX_DATA(MSIOF1_TSCK_MARK, PORT232_FN1), \\\n\tPINMUX_DATA(SCIFA2_SCK2_MARK, PORT232_FN2, MSEL3CR_MSEL9_1),\n\tPINMUX_DATA(MSIOF1_RXD_MARK, PORT233_FN1), \\\n\tPINMUX_DATA(SCIFA2_RXD2_MARK, PORT233_FN2, MSEL3CR_MSEL9_1),\n\tPINMUX_DATA(MSIOF1_RSCK_MARK, PORT234_FN1), \\\n\tPINMUX_DATA(SCIFA2_RTS2__MARK, PORT234_FN2, MSEL3CR_MSEL9_1), \\\n\tPINMUX_DATA(VIO2_CLK2_MARK, PORT234_FN6, MSEL4CR_MSEL27_1,\n\t\tMSEL4CR_MSEL26_0), \\\n\tPINMUX_DATA(LCD2D20_MARK, PORT234_FN7),\n\tPINMUX_DATA(MSIOF1_RSYNC_MARK, PORT235_FN1), \\\n\tPINMUX_DATA(MFG1_IN2_MARK, PORT235_FN3), \\\n\tPINMUX_DATA(VIO2_VD2_MARK, PORT235_FN6, MSEL4CR_MSEL27_1,\n\t\tMSEL4CR_MSEL26_0), \\\n\tPINMUX_DATA(LCD2D21_MARK, PORT235_FN7),\n\tPINMUX_DATA(MSIOF1_MCK0_MARK, PORT236_FN1), \\\n\tPINMUX_DATA(PORT236_I2C_SDA2_MARK, PORT236_FN2, MSEL2CR_MSEL17_0,\n\t\tMSEL2CR_MSEL16_0),\n\tPINMUX_DATA(MSIOF1_MCK1_MARK, PORT237_FN1), \\\n\tPINMUX_DATA(PORT237_I2C_SCL2_MARK, PORT237_FN2, MSEL2CR_MSEL17_0,\n\t\tMSEL2CR_MSEL16_0),\n\tPINMUX_DATA(MSIOF1_SS1_MARK, PORT238_FN1), \\\n\tPINMUX_DATA(VIO2_FIELD2_MARK, PORT238_FN6, MSEL4CR_MSEL27_1,\n\t\tMSEL4CR_MSEL26_0), \\\n\tPINMUX_DATA(LCD2D22_MARK, PORT238_FN7),\n\tPINMUX_DATA(MSIOF1_SS2_MARK, PORT239_FN1), \\\n\tPINMUX_DATA(VIO2_HD2_MARK, PORT239_FN6, MSEL4CR_MSEL27_1,\n\t\tMSEL4CR_MSEL26_0), \\\n\tPINMUX_DATA(LCD2D23_MARK, PORT239_FN7),\n\tPINMUX_DATA(SCIFA6_TXD_MARK, PORT240_FN1),\n\tPINMUX_DATA(PORT241_IRDA_OUT_MARK, PORT241_FN1, MSEL4CR_MSEL19_0), \\\n\tPINMUX_DATA(PORT241_IROUT_MARK, PORT241_FN2), \\\n\tPINMUX_DATA(MFG4_OUT1_MARK, PORT241_FN3), \\\n\tPINMUX_DATA(TPU4TO0_MARK, PORT241_FN4),\n\tPINMUX_DATA(PORT242_IRDA_IN_MARK, PORT242_FN1, MSEL4CR_MSEL19_0), \\\n\tPINMUX_DATA(MFG4_IN2_MARK, PORT242_FN3),\n\tPINMUX_DATA(PORT243_IRDA_FIRSEL_MARK, PORT243_FN1, MSEL4CR_MSEL19_0), \\\n\tPINMUX_DATA(PORT243_VIO_CKO2_MARK, PORT243_FN2),\n\tPINMUX_DATA(PORT244_SCIFA5_CTS__MARK, PORT244_FN1, MSEL4CR_MSEL21_0,\n\t\tMSEL4CR_MSEL20_0), \\\n\tPINMUX_DATA(MFG2_IN1_MARK, PORT244_FN2), \\\n\tPINMUX_DATA(PORT244_SCIFB_CTS__MARK, PORT244_FN3, MSEL4CR_MSEL22_1), \\\n\tPINMUX_DATA(MSIOF2R_RXD_MARK, PORT244_FN7, MSEL4CR_MSEL11_1),\n\tPINMUX_DATA(PORT245_SCIFA5_RTS__MARK, PORT245_FN1, MSEL4CR_MSEL21_0,\n\t\tMSEL4CR_MSEL20_0), \\\n\tPINMUX_DATA(MFG2_IN2_MARK, PORT245_FN2), \\\n\tPINMUX_DATA(PORT245_SCIFB_RTS__MARK, PORT245_FN3, MSEL4CR_MSEL22_1), \\\n\tPINMUX_DATA(MSIOF2R_TXD_MARK, PORT245_FN7, MSEL4CR_MSEL11_1),\n\tPINMUX_DATA(PORT246_SCIFA5_RXD_MARK, PORT246_FN1, MSEL4CR_MSEL21_0,\n\t\tMSEL4CR_MSEL20_0), \\\n\tPINMUX_DATA(MFG1_OUT1_MARK, PORT246_FN2), \\\n\tPINMUX_DATA(PORT246_SCIFB_RXD_MARK, PORT246_FN3, MSEL4CR_MSEL22_1), \\\n\tPINMUX_DATA(TPU1TO0_MARK, PORT246_FN4),\n\tPINMUX_DATA(PORT247_SCIFA5_TXD_MARK, PORT247_FN1, MSEL4CR_MSEL21_0,\n\t\tMSEL4CR_MSEL20_0), \\\n\tPINMUX_DATA(MFG3_OUT2_MARK, PORT247_FN2), \\\n\tPINMUX_DATA(PORT247_SCIFB_TXD_MARK, PORT247_FN3, MSEL4CR_MSEL22_1), \\\n\tPINMUX_DATA(TPU3TO1_MARK, PORT247_FN4),\n\tPINMUX_DATA(PORT248_SCIFA5_SCK_MARK, PORT248_FN1, MSEL4CR_MSEL21_0,\n\t\tMSEL4CR_MSEL20_0), \\\n\tPINMUX_DATA(MFG2_OUT1_MARK, PORT248_FN2), \\\n\tPINMUX_DATA(PORT248_SCIFB_SCK_MARK, PORT248_FN3, MSEL4CR_MSEL22_1), \\\n\tPINMUX_DATA(TPU2TO0_MARK, PORT248_FN4), \\\n\tPINMUX_DATA(PORT248_I2C_SCL3_MARK, PORT248_FN5, MSEL2CR_MSEL19_0,\n\t\tMSEL2CR_MSEL18_0), \\\n\tPINMUX_DATA(MSIOF2R_TSCK_MARK, PORT248_FN7, MSEL4CR_MSEL11_1),\n\tPINMUX_DATA(PORT249_IROUT_MARK, PORT249_FN1), \\\n\tPINMUX_DATA(MFG4_IN1_MARK, PORT249_FN2), \\\n\tPINMUX_DATA(PORT249_I2C_SDA3_MARK, PORT249_FN5, MSEL2CR_MSEL19_0,\n\t\tMSEL2CR_MSEL18_0), \\\n\tPINMUX_DATA(MSIOF2R_TSYNC_MARK, PORT249_FN7, MSEL4CR_MSEL11_1),\n\tPINMUX_DATA(SDHICLK0_MARK, PORT250_FN1),\n\tPINMUX_DATA(SDHICD0_MARK, PORT251_FN1),\n\tPINMUX_DATA(SDHID0_0_MARK, PORT252_FN1),\n\tPINMUX_DATA(SDHID0_1_MARK, PORT253_FN1),\n\tPINMUX_DATA(SDHID0_2_MARK, PORT254_FN1),\n\tPINMUX_DATA(SDHID0_3_MARK, PORT255_FN1),\n\tPINMUX_DATA(SDHICMD0_MARK, PORT256_FN1),\n\tPINMUX_DATA(SDHIWP0_MARK, PORT257_FN1),\n\tPINMUX_DATA(SDHICLK1_MARK, PORT258_FN1),\n\tPINMUX_DATA(SDHID1_0_MARK, PORT259_FN1), \\\n\tPINMUX_DATA(TS_SPSYNC2_MARK, PORT259_FN3),\n\tPINMUX_DATA(SDHID1_1_MARK, PORT260_FN1), \\\n\tPINMUX_DATA(TS_SDAT2_MARK, PORT260_FN3),\n\tPINMUX_DATA(SDHID1_2_MARK, PORT261_FN1), \\\n\tPINMUX_DATA(TS_SDEN2_MARK, PORT261_FN3),\n\tPINMUX_DATA(SDHID1_3_MARK, PORT262_FN1), \\\n\tPINMUX_DATA(TS_SCK2_MARK, PORT262_FN3),\n\tPINMUX_DATA(SDHICMD1_MARK, PORT263_FN1),\n\tPINMUX_DATA(SDHICLK2_MARK, PORT264_FN1),\n\tPINMUX_DATA(SDHID2_0_MARK, PORT265_FN1), \\\n\tPINMUX_DATA(TS_SPSYNC4_MARK, PORT265_FN3),\n\tPINMUX_DATA(SDHID2_1_MARK, PORT266_FN1), \\\n\tPINMUX_DATA(TS_SDAT4_MARK, PORT266_FN3),\n\tPINMUX_DATA(SDHID2_2_MARK, PORT267_FN1), \\\n\tPINMUX_DATA(TS_SDEN4_MARK, PORT267_FN3),\n\tPINMUX_DATA(SDHID2_3_MARK, PORT268_FN1), \\\n\tPINMUX_DATA(TS_SCK4_MARK, PORT268_FN3),\n\tPINMUX_DATA(SDHICMD2_MARK, PORT269_FN1),\n\tPINMUX_DATA(MMCCLK0_MARK, PORT270_FN1, MSEL4CR_MSEL15_0),\n\tPINMUX_DATA(MMCD0_0_MARK, PORT271_FN1, MSEL4CR_MSEL15_0),\n\tPINMUX_DATA(MMCD0_1_MARK, PORT272_FN1, MSEL4CR_MSEL15_0),\n\tPINMUX_DATA(MMCD0_2_MARK, PORT273_FN1, MSEL4CR_MSEL15_0),\n\tPINMUX_DATA(MMCD0_3_MARK, PORT274_FN1, MSEL4CR_MSEL15_0),\n\tPINMUX_DATA(MMCD0_4_MARK, PORT275_FN1, MSEL4CR_MSEL15_0),\n\tPINMUX_DATA(TS_SPSYNC5_MARK, PORT275_FN3),\n\tPINMUX_DATA(MMCD0_5_MARK, PORT276_FN1, MSEL4CR_MSEL15_0),\n\tPINMUX_DATA(TS_SDAT5_MARK, PORT276_FN3),\n\tPINMUX_DATA(MMCD0_6_MARK, PORT277_FN1, MSEL4CR_MSEL15_0),\n\tPINMUX_DATA(TS_SDEN5_MARK, PORT277_FN3),\n\tPINMUX_DATA(MMCD0_7_MARK, PORT278_FN1, MSEL4CR_MSEL15_0),\n\tPINMUX_DATA(TS_SCK5_MARK, PORT278_FN3),\n\tPINMUX_DATA(MMCCMD0_MARK, PORT279_FN1, MSEL4CR_MSEL15_0),\n\tPINMUX_DATA(RESETOUTS__MARK, PORT281_FN1), \\\n\tPINMUX_DATA(EXTAL2OUT_MARK, PORT281_FN2),\n\tPINMUX_DATA(MCP_WAIT__MCP_FRB_MARK, PORT288_FN1),\n\tPINMUX_DATA(MCP_CKO_MARK, PORT289_FN1), \\\n\tPINMUX_DATA(MMCCLK1_MARK, PORT289_FN2, MSEL4CR_MSEL15_1),\n\tPINMUX_DATA(MCP_D15_MCP_NAF15_MARK, PORT290_FN1),\n\tPINMUX_DATA(MCP_D14_MCP_NAF14_MARK, PORT291_FN1),\n\tPINMUX_DATA(MCP_D13_MCP_NAF13_MARK, PORT292_FN1),\n\tPINMUX_DATA(MCP_D12_MCP_NAF12_MARK, PORT293_FN1),\n\tPINMUX_DATA(MCP_D11_MCP_NAF11_MARK, PORT294_FN1),\n\tPINMUX_DATA(MCP_D10_MCP_NAF10_MARK, PORT295_FN1),\n\tPINMUX_DATA(MCP_D9_MCP_NAF9_MARK, PORT296_FN1),\n\tPINMUX_DATA(MCP_D8_MCP_NAF8_MARK, PORT297_FN1), \\\n\tPINMUX_DATA(MMCCMD1_MARK, PORT297_FN2, MSEL4CR_MSEL15_1),\n\tPINMUX_DATA(MCP_D7_MCP_NAF7_MARK, PORT298_FN1), \\\n\tPINMUX_DATA(MMCD1_7_MARK, PORT298_FN2, MSEL4CR_MSEL15_1),\n\n\tPINMUX_DATA(MCP_D6_MCP_NAF6_MARK, PORT299_FN1), \\\n\tPINMUX_DATA(MMCD1_6_MARK, PORT299_FN2, MSEL4CR_MSEL15_1),\n\tPINMUX_DATA(MCP_D5_MCP_NAF5_MARK, PORT300_FN1), \\\n\tPINMUX_DATA(MMCD1_5_MARK, PORT300_FN2, MSEL4CR_MSEL15_1),\n\tPINMUX_DATA(MCP_D4_MCP_NAF4_MARK, PORT301_FN1), \\\n\tPINMUX_DATA(MMCD1_4_MARK, PORT301_FN2, MSEL4CR_MSEL15_1),\n\tPINMUX_DATA(MCP_D3_MCP_NAF3_MARK, PORT302_FN1), \\\n\tPINMUX_DATA(MMCD1_3_MARK, PORT302_FN2, MSEL4CR_MSEL15_1),\n\tPINMUX_DATA(MCP_D2_MCP_NAF2_MARK, PORT303_FN1), \\\n\tPINMUX_DATA(MMCD1_2_MARK, PORT303_FN2, MSEL4CR_MSEL15_1),\n\tPINMUX_DATA(MCP_D1_MCP_NAF1_MARK, PORT304_FN1), \\\n\tPINMUX_DATA(MMCD1_1_MARK, PORT304_FN2, MSEL4CR_MSEL15_1),\n\tPINMUX_DATA(MCP_D0_MCP_NAF0_MARK, PORT305_FN1), \\\n\tPINMUX_DATA(MMCD1_0_MARK, PORT305_FN2, MSEL4CR_MSEL15_1),\n\tPINMUX_DATA(MCP_NBRSTOUT__MARK, PORT306_FN1),\n\tPINMUX_DATA(MCP_WE0__MCP_FWE_MARK, PORT309_FN1), \\\n\tPINMUX_DATA(MCP_RDWR_MCP_FWE_MARK, PORT309_FN2),\n\n\t \n\tPINMUX_DATA(TSIF2_TS_XX1_MARK, MSEL2CR_MSEL14_0, MSEL2CR_MSEL13_0,\n\t\tMSEL2CR_MSEL12_0),\n\tPINMUX_DATA(TSIF2_TS_XX2_MARK, MSEL2CR_MSEL14_0, MSEL2CR_MSEL13_0,\n\t\tMSEL2CR_MSEL12_1),\n\tPINMUX_DATA(TSIF2_TS_XX3_MARK, MSEL2CR_MSEL14_0, MSEL2CR_MSEL13_1,\n\t\tMSEL2CR_MSEL12_0),\n\tPINMUX_DATA(TSIF2_TS_XX4_MARK, MSEL2CR_MSEL14_0, MSEL2CR_MSEL13_1,\n\t\tMSEL2CR_MSEL12_1),\n\tPINMUX_DATA(TSIF2_TS_XX5_MARK, MSEL2CR_MSEL14_1, MSEL2CR_MSEL13_0,\n\t\tMSEL2CR_MSEL12_0),\n\tPINMUX_DATA(TSIF1_TS_XX1_MARK, MSEL2CR_MSEL11_0, MSEL2CR_MSEL10_0,\n\t\tMSEL2CR_MSEL9_0),\n\tPINMUX_DATA(TSIF1_TS_XX2_MARK, MSEL2CR_MSEL11_0, MSEL2CR_MSEL10_0,\n\t\tMSEL2CR_MSEL9_1),\n\tPINMUX_DATA(TSIF1_TS_XX3_MARK, MSEL2CR_MSEL11_0, MSEL2CR_MSEL10_1,\n\t\tMSEL2CR_MSEL9_0),\n\tPINMUX_DATA(TSIF1_TS_XX4_MARK, MSEL2CR_MSEL11_0, MSEL2CR_MSEL10_1,\n\t\tMSEL2CR_MSEL9_1),\n\tPINMUX_DATA(TSIF1_TS_XX5_MARK, MSEL2CR_MSEL11_1, MSEL2CR_MSEL10_0,\n\t\tMSEL2CR_MSEL9_0),\n\tPINMUX_DATA(TSIF0_TS_XX1_MARK, MSEL2CR_MSEL8_0, MSEL2CR_MSEL7_0,\n\t\tMSEL2CR_MSEL6_0),\n\tPINMUX_DATA(TSIF0_TS_XX2_MARK, MSEL2CR_MSEL8_0, MSEL2CR_MSEL7_0,\n\t\tMSEL2CR_MSEL6_1),\n\tPINMUX_DATA(TSIF0_TS_XX3_MARK, MSEL2CR_MSEL8_0, MSEL2CR_MSEL7_1,\n\t\tMSEL2CR_MSEL6_0),\n\tPINMUX_DATA(TSIF0_TS_XX4_MARK, MSEL2CR_MSEL8_0, MSEL2CR_MSEL7_1,\n\t\tMSEL2CR_MSEL6_1),\n\tPINMUX_DATA(TSIF0_TS_XX5_MARK, MSEL2CR_MSEL8_1, MSEL2CR_MSEL7_0,\n\t\tMSEL2CR_MSEL6_0),\n\tPINMUX_DATA(MST1_TS_XX1_MARK, MSEL2CR_MSEL5_0, MSEL2CR_MSEL4_0,\n\t\tMSEL2CR_MSEL3_0),\n\tPINMUX_DATA(MST1_TS_XX2_MARK, MSEL2CR_MSEL5_0, MSEL2CR_MSEL4_0,\n\t\tMSEL2CR_MSEL3_1),\n\tPINMUX_DATA(MST1_TS_XX3_MARK, MSEL2CR_MSEL5_0, MSEL2CR_MSEL4_1,\n\t\tMSEL2CR_MSEL3_0),\n\tPINMUX_DATA(MST1_TS_XX4_MARK, MSEL2CR_MSEL5_0, MSEL2CR_MSEL4_1,\n\t\tMSEL2CR_MSEL3_1),\n\tPINMUX_DATA(MST1_TS_XX5_MARK, MSEL2CR_MSEL5_1, MSEL2CR_MSEL4_0,\n\t\tMSEL2CR_MSEL3_0),\n\tPINMUX_DATA(MST0_TS_XX1_MARK, MSEL2CR_MSEL2_0, MSEL2CR_MSEL1_0,\n\t\tMSEL2CR_MSEL0_0),\n\tPINMUX_DATA(MST0_TS_XX2_MARK, MSEL2CR_MSEL2_0, MSEL2CR_MSEL1_0,\n\t\tMSEL2CR_MSEL0_1),\n\tPINMUX_DATA(MST0_TS_XX3_MARK, MSEL2CR_MSEL2_0, MSEL2CR_MSEL1_1,\n\t\tMSEL2CR_MSEL0_0),\n\tPINMUX_DATA(MST0_TS_XX4_MARK, MSEL2CR_MSEL2_0, MSEL2CR_MSEL1_1,\n\t\tMSEL2CR_MSEL0_1),\n\tPINMUX_DATA(MST0_TS_XX5_MARK, MSEL2CR_MSEL2_1, MSEL2CR_MSEL1_0,\n\t\tMSEL2CR_MSEL0_0),\n\n\t \n\tPINMUX_DATA(SDHI0_VCCQ_MC0_ON_MARK, MSEL3CR_MSEL28_1),\n\tPINMUX_DATA(SDHI0_VCCQ_MC0_OFF_MARK, MSEL3CR_MSEL28_0),\n\tPINMUX_DATA(DEBUG_MON_VIO_MARK, MSEL3CR_MSEL15_0),\n\tPINMUX_DATA(DEBUG_MON_LCDD_MARK, MSEL3CR_MSEL15_1),\n\tPINMUX_DATA(LCDC_LCDC0_MARK, MSEL3CR_MSEL6_0),\n\tPINMUX_DATA(LCDC_LCDC1_MARK, MSEL3CR_MSEL6_1),\n\n\t \n\tPINMUX_DATA(IRQ9_MEM_INT_MARK, MSEL4CR_MSEL29_0),\n\tPINMUX_DATA(IRQ9_MCP_INT_MARK, MSEL4CR_MSEL29_1),\n\tPINMUX_DATA(A11_MARK, MSEL4CR_MSEL13_0, MSEL4CR_MSEL12_0),\n\tPINMUX_DATA(KEYOUT8_MARK, MSEL4CR_MSEL13_0, MSEL4CR_MSEL12_1),\n\tPINMUX_DATA(TPU4TO3_MARK, MSEL4CR_MSEL13_1, MSEL4CR_MSEL12_0),\n\tPINMUX_DATA(RESETA_N_PU_ON_MARK, MSEL4CR_MSEL4_0),\n\tPINMUX_DATA(RESETA_N_PU_OFF_MARK, MSEL4CR_MSEL4_1),\n\tPINMUX_DATA(EDBGREQ_PD_MARK, MSEL4CR_MSEL1_0),\n\tPINMUX_DATA(EDBGREQ_PU_MARK, MSEL4CR_MSEL1_1),\n};\n\n#define __I\t\t(SH_PFC_PIN_CFG_INPUT)\n#define __O\t\t(SH_PFC_PIN_CFG_OUTPUT)\n#define __IO\t\t(SH_PFC_PIN_CFG_INPUT | SH_PFC_PIN_CFG_OUTPUT)\n#define __PD\t\t(SH_PFC_PIN_CFG_PULL_DOWN)\n#define __PU\t\t(SH_PFC_PIN_CFG_PULL_UP)\n#define __PUD\t\t(SH_PFC_PIN_CFG_PULL_UP_DOWN)\n\n#define SH73A0_PIN_I_PD(pin)\t\tSH_PFC_PIN_CFG(pin, __I | __PD)\n#define SH73A0_PIN_I_PU(pin)\t\tSH_PFC_PIN_CFG(pin, __I | __PU)\n#define SH73A0_PIN_I_PU_PD(pin)\t\tSH_PFC_PIN_CFG(pin, __I | __PUD)\n#define SH73A0_PIN_IO(pin)\t\tSH_PFC_PIN_CFG(pin, __IO)\n#define SH73A0_PIN_IO_PD(pin)\t\tSH_PFC_PIN_CFG(pin, __IO | __PD)\n#define SH73A0_PIN_IO_PU(pin)\t\tSH_PFC_PIN_CFG(pin, __IO | __PU)\n#define SH73A0_PIN_IO_PU_PD(pin)\tSH_PFC_PIN_CFG(pin, __IO | __PUD)\n#define SH73A0_PIN_O(pin)\t\tSH_PFC_PIN_CFG(pin, __O)\n\n \nenum {\n\tPORT_ASSIGN_LAST(),\n\tNOGP_ALL(),\n};\n\nstatic const struct sh_pfc_pin pinmux_pins[] = {\n\t \n\tSH73A0_PIN_I_PD(0),\n\tSH73A0_PIN_I_PU(1),\n\tSH73A0_PIN_I_PU(2),\n\tSH73A0_PIN_I_PU(3),\n\tSH73A0_PIN_I_PU(4),\n\tSH73A0_PIN_I_PU(5),\n\tSH73A0_PIN_I_PU(6),\n\tSH73A0_PIN_I_PU(7),\n\tSH73A0_PIN_I_PU(8),\n\tSH73A0_PIN_I_PD(9),\n\tSH73A0_PIN_I_PD(10),\n\tSH73A0_PIN_I_PU_PD(11),\n\tSH73A0_PIN_IO_PU_PD(12),\n\tSH73A0_PIN_IO_PU_PD(13),\n\tSH73A0_PIN_IO_PU_PD(14),\n\tSH73A0_PIN_IO_PU_PD(15),\n\tSH73A0_PIN_IO_PD(16),\n\tSH73A0_PIN_IO_PD(17),\n\tSH73A0_PIN_IO_PU(18),\n\tSH73A0_PIN_IO_PU(19),\n\tSH73A0_PIN_O(20),\n\tSH73A0_PIN_O(21),\n\tSH73A0_PIN_O(22),\n\tSH73A0_PIN_O(23),\n\tSH73A0_PIN_O(24),\n\tSH73A0_PIN_I_PD(25),\n\tSH73A0_PIN_I_PD(26),\n\tSH73A0_PIN_IO_PU(27),\n\tSH73A0_PIN_IO_PU(28),\n\tSH73A0_PIN_IO_PD(29),\n\tSH73A0_PIN_IO_PD(30),\n\tSH73A0_PIN_IO_PU(31),\n\tSH73A0_PIN_IO_PD(32),\n\tSH73A0_PIN_I_PU_PD(33),\n\tSH73A0_PIN_IO_PD(34),\n\tSH73A0_PIN_I_PU_PD(35),\n\tSH73A0_PIN_IO_PD(36),\n\tSH73A0_PIN_IO(37),\n\tSH73A0_PIN_O(38),\n\tSH73A0_PIN_I_PU(39),\n\tSH73A0_PIN_I_PU_PD(40),\n\tSH73A0_PIN_O(41),\n\tSH73A0_PIN_IO_PD(42),\n\tSH73A0_PIN_IO_PU_PD(43),\n\tSH73A0_PIN_IO_PU_PD(44),\n\tSH73A0_PIN_IO_PD(45),\n\tSH73A0_PIN_IO_PD(46),\n\tSH73A0_PIN_IO_PD(47),\n\tSH73A0_PIN_I_PD(48),\n\tSH73A0_PIN_IO_PU_PD(49),\n\tSH73A0_PIN_IO_PD(50),\n\tSH73A0_PIN_IO_PD(51),\n\tSH73A0_PIN_O(52),\n\tSH73A0_PIN_IO_PU_PD(53),\n\tSH73A0_PIN_IO_PU_PD(54),\n\tSH73A0_PIN_IO_PD(55),\n\tSH73A0_PIN_I_PU_PD(56),\n\tSH73A0_PIN_IO(57),\n\tSH73A0_PIN_IO(58),\n\tSH73A0_PIN_IO(59),\n\tSH73A0_PIN_IO(60),\n\tSH73A0_PIN_IO(61),\n\tSH73A0_PIN_IO_PD(62),\n\tSH73A0_PIN_IO_PD(63),\n\tSH73A0_PIN_IO_PU_PD(64),\n\tSH73A0_PIN_IO_PD(65),\n\tSH73A0_PIN_IO_PU_PD(66),\n\tSH73A0_PIN_IO_PU_PD(67),\n\tSH73A0_PIN_IO_PU_PD(68),\n\tSH73A0_PIN_IO_PU_PD(69),\n\tSH73A0_PIN_IO_PU_PD(70),\n\tSH73A0_PIN_IO_PU_PD(71),\n\tSH73A0_PIN_IO_PU_PD(72),\n\tSH73A0_PIN_I_PU_PD(73),\n\tSH73A0_PIN_IO_PU(74),\n\tSH73A0_PIN_IO_PU(75),\n\tSH73A0_PIN_IO_PU(76),\n\tSH73A0_PIN_IO_PU(77),\n\tSH73A0_PIN_IO_PU(78),\n\tSH73A0_PIN_IO_PU(79),\n\tSH73A0_PIN_IO_PU(80),\n\tSH73A0_PIN_IO_PU(81),\n\tSH73A0_PIN_IO_PU(82),\n\tSH73A0_PIN_IO_PU(83),\n\tSH73A0_PIN_IO_PU(84),\n\tSH73A0_PIN_IO_PU(85),\n\tSH73A0_PIN_IO_PU(86),\n\tSH73A0_PIN_IO_PU(87),\n\tSH73A0_PIN_IO_PU(88),\n\tSH73A0_PIN_IO_PU(89),\n\tSH73A0_PIN_O(90),\n\tSH73A0_PIN_IO_PU(91),\n\tSH73A0_PIN_O(92),\n\tSH73A0_PIN_IO_PU(93),\n\tSH73A0_PIN_O(94),\n\tSH73A0_PIN_I_PU_PD(95),\n\tSH73A0_PIN_IO(96),\n\tSH73A0_PIN_IO(97),\n\tSH73A0_PIN_IO(98),\n\tSH73A0_PIN_I_PU(99),\n\tSH73A0_PIN_O(100),\n\tSH73A0_PIN_O(101),\n\tSH73A0_PIN_I_PU(102),\n\tSH73A0_PIN_IO_PD(103),\n\tSH73A0_PIN_I_PU_PD(104),\n\tSH73A0_PIN_I_PD(105),\n\tSH73A0_PIN_I_PD(106),\n\tSH73A0_PIN_I_PU_PD(107),\n\tSH73A0_PIN_I_PU_PD(108),\n\tSH73A0_PIN_IO_PD(109),\n\tSH73A0_PIN_IO_PD(110),\n\tSH73A0_PIN_IO_PU_PD(111),\n\tSH73A0_PIN_IO_PU_PD(112),\n\tSH73A0_PIN_IO_PU_PD(113),\n\tSH73A0_PIN_IO_PD(114),\n\tSH73A0_PIN_IO_PU(115),\n\tSH73A0_PIN_IO_PU(116),\n\tSH73A0_PIN_IO_PU_PD(117),\n\tSH73A0_PIN_IO_PU_PD(118),\n\tSH73A0_PIN_IO_PD(128),\n\tSH73A0_PIN_IO_PD(129),\n\tSH73A0_PIN_IO_PU_PD(130),\n\tSH73A0_PIN_IO_PD(131),\n\tSH73A0_PIN_IO_PD(132),\n\tSH73A0_PIN_IO_PD(133),\n\tSH73A0_PIN_IO_PU_PD(134),\n\tSH73A0_PIN_IO_PU_PD(135),\n\tSH73A0_PIN_IO_PU_PD(136),\n\tSH73A0_PIN_IO_PU_PD(137),\n\tSH73A0_PIN_IO_PD(138),\n\tSH73A0_PIN_IO_PD(139),\n\tSH73A0_PIN_IO_PD(140),\n\tSH73A0_PIN_IO_PD(141),\n\tSH73A0_PIN_IO_PD(142),\n\tSH73A0_PIN_IO_PD(143),\n\tSH73A0_PIN_IO_PU_PD(144),\n\tSH73A0_PIN_IO_PD(145),\n\tSH73A0_PIN_IO_PU_PD(146),\n\tSH73A0_PIN_IO_PU_PD(147),\n\tSH73A0_PIN_IO_PU_PD(148),\n\tSH73A0_PIN_IO_PU_PD(149),\n\tSH73A0_PIN_I_PU_PD(150),\n\tSH73A0_PIN_IO_PU_PD(151),\n\tSH73A0_PIN_IO_PU_PD(152),\n\tSH73A0_PIN_IO_PD(153),\n\tSH73A0_PIN_IO_PD(154),\n\tSH73A0_PIN_I_PU_PD(155),\n\tSH73A0_PIN_IO_PU_PD(156),\n\tSH73A0_PIN_I_PD(157),\n\tSH73A0_PIN_IO_PD(158),\n\tSH73A0_PIN_IO_PU_PD(159),\n\tSH73A0_PIN_IO_PU_PD(160),\n\tSH73A0_PIN_I_PU_PD(161),\n\tSH73A0_PIN_I_PU_PD(162),\n\tSH73A0_PIN_IO_PU_PD(163),\n\tSH73A0_PIN_I_PU_PD(164),\n\tSH73A0_PIN_IO_PD(192),\n\tSH73A0_PIN_IO_PU_PD(193),\n\tSH73A0_PIN_IO_PD(194),\n\tSH73A0_PIN_IO_PU_PD(195),\n\tSH73A0_PIN_IO_PD(196),\n\tSH73A0_PIN_IO_PD(197),\n\tSH73A0_PIN_IO_PD(198),\n\tSH73A0_PIN_IO_PD(199),\n\tSH73A0_PIN_IO_PU_PD(200),\n\tSH73A0_PIN_IO_PU_PD(201),\n\tSH73A0_PIN_IO_PU_PD(202),\n\tSH73A0_PIN_IO_PU_PD(203),\n\tSH73A0_PIN_IO_PU_PD(204),\n\tSH73A0_PIN_IO_PU_PD(205),\n\tSH73A0_PIN_IO_PU_PD(206),\n\tSH73A0_PIN_IO_PD(207),\n\tSH73A0_PIN_IO_PD(208),\n\tSH73A0_PIN_IO_PD(209),\n\tSH73A0_PIN_IO_PD(210),\n\tSH73A0_PIN_IO_PD(211),\n\tSH73A0_PIN_IO_PD(212),\n\tSH73A0_PIN_IO_PD(213),\n\tSH73A0_PIN_IO_PU_PD(214),\n\tSH73A0_PIN_IO_PU_PD(215),\n\tSH73A0_PIN_IO_PD(216),\n\tSH73A0_PIN_IO_PD(217),\n\tSH73A0_PIN_O(218),\n\tSH73A0_PIN_IO_PD(219),\n\tSH73A0_PIN_IO_PD(220),\n\tSH73A0_PIN_IO_PU_PD(221),\n\tSH73A0_PIN_IO_PU_PD(222),\n\tSH73A0_PIN_I_PU_PD(223),\n\tSH73A0_PIN_I_PU_PD(224),\n\tSH73A0_PIN_IO_PU_PD(225),\n\tSH73A0_PIN_O(226),\n\tSH73A0_PIN_IO_PU_PD(227),\n\tSH73A0_PIN_I_PU_PD(228),\n\tSH73A0_PIN_I_PD(229),\n\tSH73A0_PIN_IO(230),\n\tSH73A0_PIN_IO_PU_PD(231),\n\tSH73A0_PIN_IO_PU_PD(232),\n\tSH73A0_PIN_I_PU_PD(233),\n\tSH73A0_PIN_IO_PU_PD(234),\n\tSH73A0_PIN_IO_PU_PD(235),\n\tSH73A0_PIN_IO_PU_PD(236),\n\tSH73A0_PIN_IO_PD(237),\n\tSH73A0_PIN_IO_PU_PD(238),\n\tSH73A0_PIN_IO_PU_PD(239),\n\tSH73A0_PIN_IO_PU_PD(240),\n\tSH73A0_PIN_O(241),\n\tSH73A0_PIN_I_PD(242),\n\tSH73A0_PIN_IO_PU_PD(243),\n\tSH73A0_PIN_IO_PU_PD(244),\n\tSH73A0_PIN_IO_PU_PD(245),\n\tSH73A0_PIN_IO_PU_PD(246),\n\tSH73A0_PIN_IO_PU_PD(247),\n\tSH73A0_PIN_IO_PU_PD(248),\n\tSH73A0_PIN_IO_PU_PD(249),\n\tSH73A0_PIN_IO_PU_PD(250),\n\tSH73A0_PIN_IO_PU_PD(251),\n\tSH73A0_PIN_IO_PU_PD(252),\n\tSH73A0_PIN_IO_PU_PD(253),\n\tSH73A0_PIN_IO_PU_PD(254),\n\tSH73A0_PIN_IO_PU_PD(255),\n\tSH73A0_PIN_IO_PU_PD(256),\n\tSH73A0_PIN_IO_PU_PD(257),\n\tSH73A0_PIN_IO_PU_PD(258),\n\tSH73A0_PIN_IO_PU_PD(259),\n\tSH73A0_PIN_IO_PU_PD(260),\n\tSH73A0_PIN_IO_PU_PD(261),\n\tSH73A0_PIN_IO_PU_PD(262),\n\tSH73A0_PIN_IO_PU_PD(263),\n\tSH73A0_PIN_IO_PU_PD(264),\n\tSH73A0_PIN_IO_PU_PD(265),\n\tSH73A0_PIN_IO_PU_PD(266),\n\tSH73A0_PIN_IO_PU_PD(267),\n\tSH73A0_PIN_IO_PU_PD(268),\n\tSH73A0_PIN_IO_PU_PD(269),\n\tSH73A0_PIN_IO_PU_PD(270),\n\tSH73A0_PIN_IO_PU_PD(271),\n\tSH73A0_PIN_IO_PU_PD(272),\n\tSH73A0_PIN_IO_PU_PD(273),\n\tSH73A0_PIN_IO_PU_PD(274),\n\tSH73A0_PIN_IO_PU_PD(275),\n\tSH73A0_PIN_IO_PU_PD(276),\n\tSH73A0_PIN_IO_PU_PD(277),\n\tSH73A0_PIN_IO_PU_PD(278),\n\tSH73A0_PIN_IO_PU_PD(279),\n\tSH73A0_PIN_IO_PU_PD(280),\n\tSH73A0_PIN_O(281),\n\tSH73A0_PIN_O(282),\n\tSH73A0_PIN_I_PU(288),\n\tSH73A0_PIN_IO_PU_PD(289),\n\tSH73A0_PIN_IO_PU_PD(290),\n\tSH73A0_PIN_IO_PU_PD(291),\n\tSH73A0_PIN_IO_PU_PD(292),\n\tSH73A0_PIN_IO_PU_PD(293),\n\tSH73A0_PIN_IO_PU_PD(294),\n\tSH73A0_PIN_IO_PU_PD(295),\n\tSH73A0_PIN_IO_PU_PD(296),\n\tSH73A0_PIN_IO_PU_PD(297),\n\tSH73A0_PIN_IO_PU_PD(298),\n\tSH73A0_PIN_IO_PU_PD(299),\n\tSH73A0_PIN_IO_PU_PD(300),\n\tSH73A0_PIN_IO_PU_PD(301),\n\tSH73A0_PIN_IO_PU_PD(302),\n\tSH73A0_PIN_IO_PU_PD(303),\n\tSH73A0_PIN_IO_PU_PD(304),\n\tSH73A0_PIN_IO_PU_PD(305),\n\tSH73A0_PIN_O(306),\n\tSH73A0_PIN_O(307),\n\tSH73A0_PIN_I_PU(308),\n\tSH73A0_PIN_O(309),\n\n\t \n\tPINMUX_NOGP_ALL(),\n};\n\n \nstatic const unsigned int bsc_data_0_7_pins[] = {\n\t \n\t74, 75, 76, 77, 78, 79, 80, 81,\n};\nstatic const unsigned int bsc_data_0_7_mux[] = {\n\tD0_NAF0_MARK, D1_NAF1_MARK, D2_NAF2_MARK, D3_NAF3_MARK,\n\tD4_NAF4_MARK, D5_NAF5_MARK, D6_NAF6_MARK, D7_NAF7_MARK,\n};\nstatic const unsigned int bsc_data_8_15_pins[] = {\n\t \n\t82, 83, 84, 85, 86, 87, 88, 89,\n};\nstatic const unsigned int bsc_data_8_15_mux[] = {\n\tD8_NAF8_MARK, D9_NAF9_MARK, D10_NAF10_MARK, D11_NAF11_MARK,\n\tD12_NAF12_MARK, D13_NAF13_MARK, D14_NAF14_MARK, D15_NAF15_MARK,\n};\nstatic const unsigned int bsc_cs4_pins[] = {\n\t \n\t90,\n};\nstatic const unsigned int bsc_cs4_mux[] = {\n\tCS4__MARK,\n};\nstatic const unsigned int bsc_cs5_a_pins[] = {\n\t \n\t91,\n};\nstatic const unsigned int bsc_cs5_a_mux[] = {\n\tCS5A__MARK,\n};\nstatic const unsigned int bsc_cs5_b_pins[] = {\n\t \n\t92,\n};\nstatic const unsigned int bsc_cs5_b_mux[] = {\n\tCS5B__MARK,\n};\nstatic const unsigned int bsc_cs6_a_pins[] = {\n\t \n\t94,\n};\nstatic const unsigned int bsc_cs6_a_mux[] = {\n\tCS6A__MARK,\n};\nstatic const unsigned int bsc_cs6_b_pins[] = {\n\t \n\t93,\n};\nstatic const unsigned int bsc_cs6_b_mux[] = {\n\tCS6B__MARK,\n};\nstatic const unsigned int bsc_rd_pins[] = {\n\t \n\t96,\n};\nstatic const unsigned int bsc_rd_mux[] = {\n\tRD__FSC_MARK,\n};\nstatic const unsigned int bsc_rdwr_0_pins[] = {\n\t \n\t91,\n};\nstatic const unsigned int bsc_rdwr_0_mux[] = {\n\tPORT91_RDWR_MARK,\n};\nstatic const unsigned int bsc_rdwr_1_pins[] = {\n\t \n\t97,\n};\nstatic const unsigned int bsc_rdwr_1_mux[] = {\n\tRDWR_FWE_MARK,\n};\nstatic const unsigned int bsc_rdwr_2_pins[] = {\n\t \n\t149,\n};\nstatic const unsigned int bsc_rdwr_2_mux[] = {\n\tPORT149_RDWR_MARK,\n};\nstatic const unsigned int bsc_we0_pins[] = {\n\t \n\t97,\n};\nstatic const unsigned int bsc_we0_mux[] = {\n\tWE0__FWE_MARK,\n};\nstatic const unsigned int bsc_we1_pins[] = {\n\t \n\t98,\n};\nstatic const unsigned int bsc_we1_mux[] = {\n\tWE1__MARK,\n};\n \nstatic const unsigned int fsia_mclk_in_pins[] = {\n\t \n\t49,\n};\nstatic const unsigned int fsia_mclk_in_mux[] = {\n\tFSIACK_MARK,\n};\nstatic const unsigned int fsia_mclk_out_pins[] = {\n\t \n\t49,\n};\nstatic const unsigned int fsia_mclk_out_mux[] = {\n\tFSIAOMC_MARK,\n};\nstatic const unsigned int fsia_sclk_in_pins[] = {\n\t \n\t50, 51,\n};\nstatic const unsigned int fsia_sclk_in_mux[] = {\n\tFSIAILR_MARK, FSIAIBT_MARK,\n};\nstatic const unsigned int fsia_sclk_out_pins[] = {\n\t \n\t50, 51,\n};\nstatic const unsigned int fsia_sclk_out_mux[] = {\n\tFSIAOLR_MARK, FSIAOBT_MARK,\n};\nstatic const unsigned int fsia_data_in_pins[] = {\n\t \n\t55,\n};\nstatic const unsigned int fsia_data_in_mux[] = {\n\tFSIAISLD_MARK,\n};\nstatic const unsigned int fsia_data_out_pins[] = {\n\t \n\t52,\n};\nstatic const unsigned int fsia_data_out_mux[] = {\n\tFSIAOSLD_MARK,\n};\nstatic const unsigned int fsia_spdif_pins[] = {\n\t \n\t53,\n};\nstatic const unsigned int fsia_spdif_mux[] = {\n\tFSIASPDIF_MARK,\n};\n \nstatic const unsigned int fsib_mclk_in_pins[] = {\n\t \n\t54,\n};\nstatic const unsigned int fsib_mclk_in_mux[] = {\n\tFSIBCK_MARK,\n};\nstatic const unsigned int fsib_mclk_out_pins[] = {\n\t \n\t54,\n};\nstatic const unsigned int fsib_mclk_out_mux[] = {\n\tFSIBOMC_MARK,\n};\nstatic const unsigned int fsib_sclk_in_pins[] = {\n\t \n\t37, 36,\n};\nstatic const unsigned int fsib_sclk_in_mux[] = {\n\tFSIBILR_MARK, FSIBIBT_MARK,\n};\nstatic const unsigned int fsib_sclk_out_pins[] = {\n\t \n\t37, 36,\n};\nstatic const unsigned int fsib_sclk_out_mux[] = {\n\tFSIBOLR_MARK, FSIBOBT_MARK,\n};\nstatic const unsigned int fsib_data_in_pins[] = {\n\t \n\t39,\n};\nstatic const unsigned int fsib_data_in_mux[] = {\n\tFSIBISLD_MARK,\n};\nstatic const unsigned int fsib_data_out_pins[] = {\n\t \n\t38,\n};\nstatic const unsigned int fsib_data_out_mux[] = {\n\tFSIBOSLD_MARK,\n};\nstatic const unsigned int fsib_spdif_pins[] = {\n\t \n\t53,\n};\nstatic const unsigned int fsib_spdif_mux[] = {\n\tFSIBSPDIF_MARK,\n};\n \nstatic const unsigned int fsic_mclk_in_pins[] = {\n\t \n\t54,\n};\nstatic const unsigned int fsic_mclk_in_mux[] = {\n\tFSICCK_MARK,\n};\nstatic const unsigned int fsic_mclk_out_pins[] = {\n\t \n\t54,\n};\nstatic const unsigned int fsic_mclk_out_mux[] = {\n\tFSICOMC_MARK,\n};\nstatic const unsigned int fsic_sclk_in_pins[] = {\n\t \n\t46, 45,\n};\nstatic const unsigned int fsic_sclk_in_mux[] = {\n\tFSICILR_MARK, FSICIBT_MARK,\n};\nstatic const unsigned int fsic_sclk_out_pins[] = {\n\t \n\t46, 45,\n};\nstatic const unsigned int fsic_sclk_out_mux[] = {\n\tFSICOLR_MARK, FSICOBT_MARK,\n};\nstatic const unsigned int fsic_data_in_pins[] = {\n\t \n\t48,\n};\nstatic const unsigned int fsic_data_in_mux[] = {\n\tFSICISLD_MARK,\n};\nstatic const unsigned int fsic_data_out_pins[] = {\n\t \n\t47, 44, 42, 16,\n};\nstatic const unsigned int fsic_data_out_mux[] = {\n\tFSICOSLD_MARK, FSICOSLDT1_MARK, FSICOSLDT2_MARK, FSICOSLDT3_MARK,\n};\nstatic const unsigned int fsic_spdif_0_pins[] = {\n\t \n\t53,\n};\nstatic const unsigned int fsic_spdif_0_mux[] = {\n\tPORT53_FSICSPDIF_MARK,\n};\nstatic const unsigned int fsic_spdif_1_pins[] = {\n\t \n\t47,\n};\nstatic const unsigned int fsic_spdif_1_mux[] = {\n\tPORT47_FSICSPDIF_MARK,\n};\n \nstatic const unsigned int fsid_sclk_in_pins[] = {\n\t \n\t46, 45,\n};\nstatic const unsigned int fsid_sclk_in_mux[] = {\n\tFSIDILR_MARK, FSIDIBT_MARK,\n};\nstatic const unsigned int fsid_sclk_out_pins[] = {\n\t \n\t46, 45,\n};\nstatic const unsigned int fsid_sclk_out_mux[] = {\n\tFSIDOLR_MARK, FSIDOBT_MARK,\n};\nstatic const unsigned int fsid_data_in_pins[] = {\n\t \n\t48,\n};\nstatic const unsigned int fsid_data_in_mux[] = {\n\tFSIDISLD_MARK,\n};\n \nstatic const unsigned int i2c2_0_pins[] = {\n\t \n\t237, 236,\n};\nstatic const unsigned int i2c2_0_mux[] = {\n\tPORT237_I2C_SCL2_MARK, PORT236_I2C_SDA2_MARK,\n};\nstatic const unsigned int i2c2_1_pins[] = {\n\t \n\t27, 28,\n};\nstatic const unsigned int i2c2_1_mux[] = {\n\tPORT27_I2C_SCL2_MARK, PORT28_I2C_SDA2_MARK,\n};\nstatic const unsigned int i2c2_2_pins[] = {\n\t \n\t115, 116,\n};\nstatic const unsigned int i2c2_2_mux[] = {\n\tPORT115_I2C_SCL2_MARK, PORT116_I2C_SDA2_MARK,\n};\n \nstatic const unsigned int i2c3_0_pins[] = {\n\t \n\t248, 249,\n};\nstatic const unsigned int i2c3_0_mux[] = {\n\tPORT248_I2C_SCL3_MARK, PORT249_I2C_SDA3_MARK,\n};\nstatic const unsigned int i2c3_1_pins[] = {\n\t \n\t27, 28,\n};\nstatic const unsigned int i2c3_1_mux[] = {\n\tPORT27_I2C_SCL3_MARK, PORT28_I2C_SDA3_MARK,\n};\nstatic const unsigned int i2c3_2_pins[] = {\n\t \n\t115, 116,\n};\nstatic const unsigned int i2c3_2_mux[] = {\n\tPORT115_I2C_SCL3_MARK, PORT116_I2C_SDA3_MARK,\n};\n \nstatic const unsigned int irda_0_pins[] = {\n\t \n\t241, 242, 243,\n};\nstatic const unsigned int irda_0_mux[] = {\n\tPORT241_IRDA_OUT_MARK, PORT242_IRDA_IN_MARK, PORT243_IRDA_FIRSEL_MARK,\n};\nstatic const unsigned int irda_1_pins[] = {\n\t \n\t49, 53, 54,\n};\nstatic const unsigned int irda_1_mux[] = {\n\tPORT49_IRDA_OUT_MARK, PORT53_IRDA_IN_MARK, PORT54_IRDA_FIRSEL_MARK,\n};\n \nstatic const unsigned int keysc_in_pins[] = {\n\t \n\t66, 67, 68, 69, 70, 71, 72, 73,\n};\nstatic const unsigned int keysc_in_mux[] = {\n\tKEYIN0_MARK, KEYIN1_MARK, KEYIN2_MARK, KEYIN3_MARK,\n\tKEYIN4_MARK, KEYIN5_MARK, KEYIN6_MARK, KEYIN7_MARK,\n};\nstatic const unsigned int keysc_out04_pins[] = {\n\t \n\t65, 64, 63, 62, 61,\n};\nstatic const unsigned int keysc_out04_mux[] = {\n\tKEYOUT0_MARK, KEYOUT1_MARK, KEYOUT2_MARK, KEYOUT3_MARK, KEYOUT4_MARK,\n};\nstatic const unsigned int keysc_out5_pins[] = {\n\t \n\t60,\n};\nstatic const unsigned int keysc_out5_mux[] = {\n\tKEYOUT5_MARK,\n};\nstatic const unsigned int keysc_out6_0_pins[] = {\n\t \n\t59,\n};\nstatic const unsigned int keysc_out6_0_mux[] = {\n\tPORT59_KEYOUT6_MARK,\n};\nstatic const unsigned int keysc_out6_1_pins[] = {\n\t \n\t131,\n};\nstatic const unsigned int keysc_out6_1_mux[] = {\n\tPORT131_KEYOUT6_MARK,\n};\nstatic const unsigned int keysc_out6_2_pins[] = {\n\t \n\t143,\n};\nstatic const unsigned int keysc_out6_2_mux[] = {\n\tPORT143_KEYOUT6_MARK,\n};\nstatic const unsigned int keysc_out7_0_pins[] = {\n\t \n\t58,\n};\nstatic const unsigned int keysc_out7_0_mux[] = {\n\tPORT58_KEYOUT7_MARK,\n};\nstatic const unsigned int keysc_out7_1_pins[] = {\n\t \n\t132,\n};\nstatic const unsigned int keysc_out7_1_mux[] = {\n\tPORT132_KEYOUT7_MARK,\n};\nstatic const unsigned int keysc_out7_2_pins[] = {\n\t \n\t144,\n};\nstatic const unsigned int keysc_out7_2_mux[] = {\n\tPORT144_KEYOUT7_MARK,\n};\nstatic const unsigned int keysc_out8_0_pins[] = {\n\t \n\tPIN_A11,\n};\nstatic const unsigned int keysc_out8_0_mux[] = {\n\tKEYOUT8_MARK,\n};\nstatic const unsigned int keysc_out8_1_pins[] = {\n\t \n\t136,\n};\nstatic const unsigned int keysc_out8_1_mux[] = {\n\tPORT136_KEYOUT8_MARK,\n};\nstatic const unsigned int keysc_out8_2_pins[] = {\n\t \n\t138,\n};\nstatic const unsigned int keysc_out8_2_mux[] = {\n\tPORT138_KEYOUT8_MARK,\n};\nstatic const unsigned int keysc_out9_0_pins[] = {\n\t \n\t137,\n};\nstatic const unsigned int keysc_out9_0_mux[] = {\n\tPORT137_KEYOUT9_MARK,\n};\nstatic const unsigned int keysc_out9_1_pins[] = {\n\t \n\t139,\n};\nstatic const unsigned int keysc_out9_1_mux[] = {\n\tPORT139_KEYOUT9_MARK,\n};\nstatic const unsigned int keysc_out9_2_pins[] = {\n\t \n\t149,\n};\nstatic const unsigned int keysc_out9_2_mux[] = {\n\tPORT149_KEYOUT9_MARK,\n};\nstatic const unsigned int keysc_out10_0_pins[] = {\n\t \n\t132,\n};\nstatic const unsigned int keysc_out10_0_mux[] = {\n\tPORT132_KEYOUT10_MARK,\n};\nstatic const unsigned int keysc_out10_1_pins[] = {\n\t \n\t142,\n};\nstatic const unsigned int keysc_out10_1_mux[] = {\n\tPORT142_KEYOUT10_MARK,\n};\nstatic const unsigned int keysc_out11_0_pins[] = {\n\t \n\t131,\n};\nstatic const unsigned int keysc_out11_0_mux[] = {\n\tPORT131_KEYOUT11_MARK,\n};\nstatic const unsigned int keysc_out11_1_pins[] = {\n\t \n\t143,\n};\nstatic const unsigned int keysc_out11_1_mux[] = {\n\tPORT143_KEYOUT11_MARK,\n};\n \nstatic const unsigned int lcd_data_pins[] = {\n\t \n\t192, 193, 194, 195, 196, 197, 198, 199,\n\t200, 201, 202, 203, 204, 205, 206, 207,\n\t208, 209, 210, 211, 212, 213, 214, 215\n};\nstatic const unsigned int lcd_data_mux[] = {\n\tLCDD0_MARK, LCDD1_MARK, LCDD2_MARK, LCDD3_MARK,\n\tLCDD4_MARK, LCDD5_MARK, LCDD6_MARK, LCDD7_MARK,\n\tLCDD8_MARK, LCDD9_MARK, LCDD10_MARK, LCDD11_MARK,\n\tLCDD12_MARK, LCDD13_MARK, LCDD14_MARK, LCDD15_MARK,\n\tLCDD16_MARK, LCDD17_MARK, LCDD18_MARK, LCDD19_MARK,\n\tLCDD20_MARK, LCDD21_MARK, LCDD22_MARK, LCDD23_MARK,\n};\nstatic const unsigned int lcd_display_pins[] = {\n\t \n\t222,\n};\nstatic const unsigned int lcd_display_mux[] = {\n\tLCDDON_MARK,\n};\nstatic const unsigned int lcd_lclk_pins[] = {\n\t \n\t221,\n};\nstatic const unsigned int lcd_lclk_mux[] = {\n\tLCDLCLK_MARK,\n};\nstatic const unsigned int lcd_sync_pins[] = {\n\t \n\t220, 218, 216, 219,\n};\nstatic const unsigned int lcd_sync_mux[] = {\n\tLCDVSYN_MARK, LCDHSYN_MARK, LCDDCK_MARK, LCDDISP_MARK,\n};\nstatic const unsigned int lcd_sys_pins[] = {\n\t \n\t218, 216, 217, 219,\n};\nstatic const unsigned int lcd_sys_mux[] = {\n\tLCDCS__MARK, LCDWR__MARK, LCDRD__MARK, LCDRS_MARK,\n};\n \nstatic const unsigned int lcd2_data_pins[] = {\n\t \n\t128, 129, 142, 143, 144, 145, 138, 139,\n\t140, 141, 130, 131, 132, 133, 134, 135,\n\t136, 137, 146, 147, 234, 235, 238, 239\n};\nstatic const unsigned int lcd2_data_mux[] = {\n\tLCD2D0_MARK, LCD2D1_MARK, LCD2D2_MARK, LCD2D3_MARK,\n\tLCD2D4_MARK, LCD2D5_MARK, LCD2D6_MARK, LCD2D7_MARK,\n\tLCD2D8_MARK, LCD2D9_MARK, LCD2D10_MARK, LCD2D11_MARK,\n\tLCD2D12_MARK, LCD2D13_MARK, LCD2D14_MARK, LCD2D15_MARK,\n\tLCD2D16_MARK, LCD2D17_MARK, LCD2D18_MARK, LCD2D19_MARK,\n\tLCD2D20_MARK, LCD2D21_MARK, LCD2D22_MARK, LCD2D23_MARK,\n};\nstatic const unsigned int lcd2_sync_0_pins[] = {\n\t \n\t128, 129, 146, 145,\n};\nstatic const unsigned int lcd2_sync_0_mux[] = {\n\tPORT128_LCD2VSYN_MARK, PORT129_LCD2HSYN_MARK,\n\tLCD2DCK_MARK, PORT145_LCD2DISP_MARK,\n};\nstatic const unsigned int lcd2_sync_1_pins[] = {\n\t \n\t222, 221, 219, 217,\n};\nstatic const unsigned int lcd2_sync_1_mux[] = {\n\tPORT222_LCD2VSYN_MARK, PORT221_LCD2HSYN_MARK,\n\tLCD2DCK_2_MARK, PORT217_LCD2DISP_MARK,\n};\nstatic const unsigned int lcd2_sys_0_pins[] = {\n\t \n\t129, 146, 147, 145,\n};\nstatic const unsigned int lcd2_sys_0_mux[] = {\n\tPORT129_LCD2CS__MARK, PORT146_LCD2WR__MARK,\n\tLCD2RD__MARK, PORT145_LCD2RS_MARK,\n};\nstatic const unsigned int lcd2_sys_1_pins[] = {\n\t \n\t221, 219, 147, 217,\n};\nstatic const unsigned int lcd2_sys_1_mux[] = {\n\tPORT221_LCD2CS__MARK, PORT219_LCD2WR__MARK,\n\tLCD2RD__MARK, PORT217_LCD2RS_MARK,\n};\n \nstatic const unsigned int mmc0_data_0_pins[] = {\n\t \n\t271, 272, 273, 274, 275, 276, 277, 278,\n};\nstatic const unsigned int mmc0_data_0_mux[] = {\n\tMMCD0_0_MARK, MMCD0_1_MARK, MMCD0_2_MARK, MMCD0_3_MARK,\n\tMMCD0_4_MARK, MMCD0_5_MARK, MMCD0_6_MARK, MMCD0_7_MARK,\n};\nstatic const unsigned int mmc0_ctrl_0_pins[] = {\n\t \n\t279, 270,\n};\nstatic const unsigned int mmc0_ctrl_0_mux[] = {\n\tMMCCMD0_MARK, MMCCLK0_MARK,\n};\n\nstatic const unsigned int mmc0_data_1_pins[] = {\n\t \n\t305, 304, 303, 302, 301, 300, 299, 298,\n};\nstatic const unsigned int mmc0_data_1_mux[] = {\n\tMMCD1_0_MARK, MMCD1_1_MARK, MMCD1_2_MARK, MMCD1_3_MARK,\n\tMMCD1_4_MARK, MMCD1_5_MARK, MMCD1_6_MARK, MMCD1_7_MARK,\n};\nstatic const unsigned int mmc0_ctrl_1_pins[] = {\n\t \n\t297, 289,\n};\nstatic const unsigned int mmc0_ctrl_1_mux[] = {\n\tMMCCMD1_MARK, MMCCLK1_MARK,\n};\n \nstatic const unsigned int msiof0_rsck_pins[] = {\n\t \n\t66,\n};\nstatic const unsigned int msiof0_rsck_mux[] = {\n\tMSIOF0_RSCK_MARK,\n};\nstatic const unsigned int msiof0_tsck_pins[] = {\n\t \n\t64,\n};\nstatic const unsigned int msiof0_tsck_mux[] = {\n\tMSIOF0_TSCK_MARK,\n};\nstatic const unsigned int msiof0_rsync_pins[] = {\n\t \n\t67,\n};\nstatic const unsigned int msiof0_rsync_mux[] = {\n\tMSIOF0_RSYNC_MARK,\n};\nstatic const unsigned int msiof0_tsync_pins[] = {\n\t \n\t63,\n};\nstatic const unsigned int msiof0_tsync_mux[] = {\n\tMSIOF0_TSYNC_MARK,\n};\nstatic const unsigned int msiof0_ss1_pins[] = {\n\t \n\t62,\n};\nstatic const unsigned int msiof0_ss1_mux[] = {\n\tMSIOF0_SS1_MARK,\n};\nstatic const unsigned int msiof0_ss2_pins[] = {\n\t \n\t71,\n};\nstatic const unsigned int msiof0_ss2_mux[] = {\n\tMSIOF0_SS2_MARK,\n};\nstatic const unsigned int msiof0_rxd_pins[] = {\n\t \n\t70,\n};\nstatic const unsigned int msiof0_rxd_mux[] = {\n\tMSIOF0_RXD_MARK,\n};\nstatic const unsigned int msiof0_txd_pins[] = {\n\t \n\t65,\n};\nstatic const unsigned int msiof0_txd_mux[] = {\n\tMSIOF0_TXD_MARK,\n};\nstatic const unsigned int msiof0_mck0_pins[] = {\n\t \n\t68,\n};\nstatic const unsigned int msiof0_mck0_mux[] = {\n\tMSIOF0_MCK0_MARK,\n};\n\nstatic const unsigned int msiof0_mck1_pins[] = {\n\t \n\t69,\n};\nstatic const unsigned int msiof0_mck1_mux[] = {\n\tMSIOF0_MCK1_MARK,\n};\n\nstatic const unsigned int msiof0l_rsck_pins[] = {\n\t \n\t214,\n};\nstatic const unsigned int msiof0l_rsck_mux[] = {\n\tMSIOF0L_RSCK_MARK,\n};\nstatic const unsigned int msiof0l_tsck_pins[] = {\n\t \n\t219,\n};\nstatic const unsigned int msiof0l_tsck_mux[] = {\n\tMSIOF0L_TSCK_MARK,\n};\nstatic const unsigned int msiof0l_rsync_pins[] = {\n\t \n\t215,\n};\nstatic const unsigned int msiof0l_rsync_mux[] = {\n\tMSIOF0L_RSYNC_MARK,\n};\nstatic const unsigned int msiof0l_tsync_pins[] = {\n\t \n\t217,\n};\nstatic const unsigned int msiof0l_tsync_mux[] = {\n\tMSIOF0L_TSYNC_MARK,\n};\nstatic const unsigned int msiof0l_ss1_a_pins[] = {\n\t \n\t207,\n};\nstatic const unsigned int msiof0l_ss1_a_mux[] = {\n\tPORT207_MSIOF0L_SS1_MARK,\n};\nstatic const unsigned int msiof0l_ss1_b_pins[] = {\n\t \n\t210,\n};\nstatic const unsigned int msiof0l_ss1_b_mux[] = {\n\tPORT210_MSIOF0L_SS1_MARK,\n};\nstatic const unsigned int msiof0l_ss2_a_pins[] = {\n\t \n\t208,\n};\nstatic const unsigned int msiof0l_ss2_a_mux[] = {\n\tPORT208_MSIOF0L_SS2_MARK,\n};\nstatic const unsigned int msiof0l_ss2_b_pins[] = {\n\t \n\t211,\n};\nstatic const unsigned int msiof0l_ss2_b_mux[] = {\n\tPORT211_MSIOF0L_SS2_MARK,\n};\nstatic const unsigned int msiof0l_rxd_pins[] = {\n\t \n\t221,\n};\nstatic const unsigned int msiof0l_rxd_mux[] = {\n\tMSIOF0L_RXD_MARK,\n};\nstatic const unsigned int msiof0l_txd_pins[] = {\n\t \n\t222,\n};\nstatic const unsigned int msiof0l_txd_mux[] = {\n\tMSIOF0L_TXD_MARK,\n};\nstatic const unsigned int msiof0l_mck0_pins[] = {\n\t \n\t212,\n};\nstatic const unsigned int msiof0l_mck0_mux[] = {\n\tMSIOF0L_MCK0_MARK,\n};\nstatic const unsigned int msiof0l_mck1_pins[] = {\n\t \n\t213,\n};\nstatic const unsigned int msiof0l_mck1_mux[] = {\n\tMSIOF0L_MCK1_MARK,\n};\n \nstatic const unsigned int msiof1_rsck_pins[] = {\n\t \n\t234,\n};\nstatic const unsigned int msiof1_rsck_mux[] = {\n\tMSIOF1_RSCK_MARK,\n};\nstatic const unsigned int msiof1_tsck_pins[] = {\n\t \n\t232,\n};\nstatic const unsigned int msiof1_tsck_mux[] = {\n\tMSIOF1_TSCK_MARK,\n};\nstatic const unsigned int msiof1_rsync_pins[] = {\n\t \n\t235,\n};\nstatic const unsigned int msiof1_rsync_mux[] = {\n\tMSIOF1_RSYNC_MARK,\n};\nstatic const unsigned int msiof1_tsync_pins[] = {\n\t \n\t231,\n};\nstatic const unsigned int msiof1_tsync_mux[] = {\n\tMSIOF1_TSYNC_MARK,\n};\nstatic const unsigned int msiof1_ss1_pins[] = {\n\t \n\t238,\n};\nstatic const unsigned int msiof1_ss1_mux[] = {\n\tMSIOF1_SS1_MARK,\n};\nstatic const unsigned int msiof1_ss2_pins[] = {\n\t \n\t239,\n};\nstatic const unsigned int msiof1_ss2_mux[] = {\n\tMSIOF1_SS2_MARK,\n};\nstatic const unsigned int msiof1_rxd_pins[] = {\n\t \n\t233,\n};\nstatic const unsigned int msiof1_rxd_mux[] = {\n\tMSIOF1_RXD_MARK,\n};\nstatic const unsigned int msiof1_txd_pins[] = {\n\t \n\t230,\n};\nstatic const unsigned int msiof1_txd_mux[] = {\n\tMSIOF1_TXD_MARK,\n};\nstatic const unsigned int msiof1_mck0_pins[] = {\n\t \n\t236,\n};\nstatic const unsigned int msiof1_mck0_mux[] = {\n\tMSIOF1_MCK0_MARK,\n};\nstatic const unsigned int msiof1_mck1_pins[] = {\n\t \n\t237,\n};\nstatic const unsigned int msiof1_mck1_mux[] = {\n\tMSIOF1_MCK1_MARK,\n};\n \nstatic const unsigned int msiof2_rsck_pins[] = {\n\t \n\t151,\n};\nstatic const unsigned int msiof2_rsck_mux[] = {\n\tMSIOF2_RSCK_MARK,\n};\nstatic const unsigned int msiof2_tsck_pins[] = {\n\t \n\t135,\n};\nstatic const unsigned int msiof2_tsck_mux[] = {\n\tMSIOF2_TSCK_MARK,\n};\nstatic const unsigned int msiof2_rsync_pins[] = {\n\t \n\t152,\n};\nstatic const unsigned int msiof2_rsync_mux[] = {\n\tMSIOF2_RSYNC_MARK,\n};\nstatic const unsigned int msiof2_tsync_pins[] = {\n\t \n\t133,\n};\nstatic const unsigned int msiof2_tsync_mux[] = {\n\tMSIOF2_TSYNC_MARK,\n};\nstatic const unsigned int msiof2_ss1_a_pins[] = {\n\t \n\t131,\n};\nstatic const unsigned int msiof2_ss1_a_mux[] = {\n\tPORT131_MSIOF2_SS1_MARK,\n};\nstatic const unsigned int msiof2_ss1_b_pins[] = {\n\t \n\t153,\n};\nstatic const unsigned int msiof2_ss1_b_mux[] = {\n\tPORT153_MSIOF2_SS1_MARK,\n};\nstatic const unsigned int msiof2_ss2_a_pins[] = {\n\t \n\t132,\n};\nstatic const unsigned int msiof2_ss2_a_mux[] = {\n\tPORT132_MSIOF2_SS2_MARK,\n};\nstatic const unsigned int msiof2_ss2_b_pins[] = {\n\t \n\t156,\n};\nstatic const unsigned int msiof2_ss2_b_mux[] = {\n\tPORT156_MSIOF2_SS2_MARK,\n};\nstatic const unsigned int msiof2_rxd_a_pins[] = {\n\t \n\t130,\n};\nstatic const unsigned int msiof2_rxd_a_mux[] = {\n\tPORT130_MSIOF2_RXD_MARK,\n};\nstatic const unsigned int msiof2_rxd_b_pins[] = {\n\t \n\t157,\n};\nstatic const unsigned int msiof2_rxd_b_mux[] = {\n\tPORT157_MSIOF2_RXD_MARK,\n};\nstatic const unsigned int msiof2_txd_pins[] = {\n\t \n\t134,\n};\nstatic const unsigned int msiof2_txd_mux[] = {\n\tMSIOF2_TXD_MARK,\n};\nstatic const unsigned int msiof2_mck0_pins[] = {\n\t \n\t154,\n};\nstatic const unsigned int msiof2_mck0_mux[] = {\n\tMSIOF2_MCK0_MARK,\n};\nstatic const unsigned int msiof2_mck1_pins[] = {\n\t \n\t155,\n};\nstatic const unsigned int msiof2_mck1_mux[] = {\n\tMSIOF2_MCK1_MARK,\n};\n\nstatic const unsigned int msiof2r_tsck_pins[] = {\n\t \n\t248,\n};\nstatic const unsigned int msiof2r_tsck_mux[] = {\n\tMSIOF2R_TSCK_MARK,\n};\nstatic const unsigned int msiof2r_tsync_pins[] = {\n\t \n\t249,\n};\nstatic const unsigned int msiof2r_tsync_mux[] = {\n\tMSIOF2R_TSYNC_MARK,\n};\nstatic const unsigned int msiof2r_rxd_pins[] = {\n\t \n\t244,\n};\nstatic const unsigned int msiof2r_rxd_mux[] = {\n\tMSIOF2R_RXD_MARK,\n};\nstatic const unsigned int msiof2r_txd_pins[] = {\n\t \n\t245,\n};\nstatic const unsigned int msiof2r_txd_mux[] = {\n\tMSIOF2R_TXD_MARK,\n};\n \nstatic const unsigned int msiof3_rsck_pins[] = {\n\t \n\t115,\n};\nstatic const unsigned int msiof3_rsck_mux[] = {\n\tBBIF1_RSCK_MARK,\n};\nstatic const unsigned int msiof3_tsck_pins[] = {\n\t \n\t112,\n};\nstatic const unsigned int msiof3_tsck_mux[] = {\n\tBBIF1_TSCK_MARK,\n};\nstatic const unsigned int msiof3_rsync_pins[] = {\n\t \n\t116,\n};\nstatic const unsigned int msiof3_rsync_mux[] = {\n\tBBIF1_RSYNC_MARK,\n};\nstatic const unsigned int msiof3_tsync_pins[] = {\n\t \n\t113,\n};\nstatic const unsigned int msiof3_tsync_mux[] = {\n\tBBIF1_TSYNC_MARK,\n};\nstatic const unsigned int msiof3_ss1_pins[] = {\n\t \n\t117,\n};\nstatic const unsigned int msiof3_ss1_mux[] = {\n\tBBIF1_SS1_MARK,\n};\nstatic const unsigned int msiof3_ss2_pins[] = {\n\t \n\t109,\n};\nstatic const unsigned int msiof3_ss2_mux[] = {\n\tBBIF1_SS2_MARK,\n};\nstatic const unsigned int msiof3_rxd_pins[] = {\n\t \n\t111,\n};\nstatic const unsigned int msiof3_rxd_mux[] = {\n\tBBIF1_RXD_MARK,\n};\nstatic const unsigned int msiof3_txd_pins[] = {\n\t \n\t114,\n};\nstatic const unsigned int msiof3_txd_mux[] = {\n\tBBIF1_TXD_MARK,\n};\nstatic const unsigned int msiof3_flow_pins[] = {\n\t \n\t117,\n};\nstatic const unsigned int msiof3_flow_mux[] = {\n\tBBIF1_FLOW_MARK,\n};\n\n \nstatic const unsigned int scifa0_data_pins[] = {\n\t \n\t43, 17,\n};\nstatic const unsigned int scifa0_data_mux[] = {\n\tSCIFA0_RXD_MARK, SCIFA0_TXD_MARK,\n};\nstatic const unsigned int scifa0_clk_pins[] = {\n\t \n\t16,\n};\nstatic const unsigned int scifa0_clk_mux[] = {\n\tSCIFA0_SCK_MARK,\n};\nstatic const unsigned int scifa0_ctrl_pins[] = {\n\t \n\t42, 44,\n};\nstatic const unsigned int scifa0_ctrl_mux[] = {\n\tSCIFA0_RTS__MARK, SCIFA0_CTS__MARK,\n};\n \nstatic const unsigned int scifa1_data_pins[] = {\n\t \n\t228, 225,\n};\nstatic const unsigned int scifa1_data_mux[] = {\n\tSCIFA1_RXD_MARK, SCIFA1_TXD_MARK,\n};\nstatic const unsigned int scifa1_clk_pins[] = {\n\t \n\t226,\n};\nstatic const unsigned int scifa1_clk_mux[] = {\n\tSCIFA1_SCK_MARK,\n};\nstatic const unsigned int scifa1_ctrl_pins[] = {\n\t \n\t227, 229,\n};\nstatic const unsigned int scifa1_ctrl_mux[] = {\n\tSCIFA1_RTS__MARK, SCIFA1_CTS__MARK,\n};\n \nstatic const unsigned int scifa2_data_0_pins[] = {\n\t \n\t155, 154,\n};\nstatic const unsigned int scifa2_data_0_mux[] = {\n\tSCIFA2_RXD1_MARK, SCIFA2_TXD1_MARK,\n};\nstatic const unsigned int scifa2_clk_0_pins[] = {\n\t \n\t158,\n};\nstatic const unsigned int scifa2_clk_0_mux[] = {\n\tSCIFA2_SCK1_MARK,\n};\nstatic const unsigned int scifa2_ctrl_0_pins[] = {\n\t \n\t156, 157,\n};\nstatic const unsigned int scifa2_ctrl_0_mux[] = {\n\tSCIFA2_RTS1__MARK, SCIFA2_CTS1__MARK,\n};\nstatic const unsigned int scifa2_data_1_pins[] = {\n\t \n\t233, 230,\n};\nstatic const unsigned int scifa2_data_1_mux[] = {\n\tSCIFA2_RXD2_MARK, SCIFA2_TXD2_MARK,\n};\nstatic const unsigned int scifa2_clk_1_pins[] = {\n\t \n\t232,\n};\nstatic const unsigned int scifa2_clk_1_mux[] = {\n\tSCIFA2_SCK2_MARK,\n};\nstatic const unsigned int scifa2_ctrl_1_pins[] = {\n\t \n\t234, 231,\n};\nstatic const unsigned int scifa2_ctrl_1_mux[] = {\n\tSCIFA2_RTS2__MARK, SCIFA2_CTS2__MARK,\n};\n \nstatic const unsigned int scifa3_data_pins[] = {\n\t \n\t108, 110,\n};\nstatic const unsigned int scifa3_data_mux[] = {\n\tSCIFA3_RXD_MARK, SCIFA3_TXD_MARK,\n};\nstatic const unsigned int scifa3_ctrl_pins[] = {\n\t \n\t109, 107,\n};\nstatic const unsigned int scifa3_ctrl_mux[] = {\n\tSCIFA3_RTS__MARK, SCIFA3_CTS__MARK,\n};\n \nstatic const unsigned int scifa4_data_pins[] = {\n\t \n\t33, 32,\n};\nstatic const unsigned int scifa4_data_mux[] = {\n\tSCIFA4_RXD_MARK, SCIFA4_TXD_MARK,\n};\nstatic const unsigned int scifa4_ctrl_pins[] = {\n\t \n\t34, 35,\n};\nstatic const unsigned int scifa4_ctrl_mux[] = {\n\tSCIFA4_RTS__MARK, SCIFA4_CTS__MARK,\n};\n \nstatic const unsigned int scifa5_data_0_pins[] = {\n\t \n\t246, 247,\n};\nstatic const unsigned int scifa5_data_0_mux[] = {\n\tPORT246_SCIFA5_RXD_MARK, PORT247_SCIFA5_TXD_MARK,\n};\nstatic const unsigned int scifa5_clk_0_pins[] = {\n\t \n\t248,\n};\nstatic const unsigned int scifa5_clk_0_mux[] = {\n\tPORT248_SCIFA5_SCK_MARK,\n};\nstatic const unsigned int scifa5_ctrl_0_pins[] = {\n\t \n\t245, 244,\n};\nstatic const unsigned int scifa5_ctrl_0_mux[] = {\n\tPORT245_SCIFA5_RTS__MARK, PORT244_SCIFA5_CTS__MARK,\n};\nstatic const unsigned int scifa5_data_1_pins[] = {\n\t \n\t195, 196,\n};\nstatic const unsigned int scifa5_data_1_mux[] = {\n\tPORT195_SCIFA5_RXD_MARK, PORT196_SCIFA5_TXD_MARK,\n};\nstatic const unsigned int scifa5_clk_1_pins[] = {\n\t \n\t197,\n};\nstatic const unsigned int scifa5_clk_1_mux[] = {\n\tPORT197_SCIFA5_SCK_MARK,\n};\nstatic const unsigned int scifa5_ctrl_1_pins[] = {\n\t \n\t194, 193,\n};\nstatic const unsigned int scifa5_ctrl_1_mux[] = {\n\tPORT194_SCIFA5_RTS__MARK, PORT193_SCIFA5_CTS__MARK,\n};\nstatic const unsigned int scifa5_data_2_pins[] = {\n\t \n\t162, 160,\n};\nstatic const unsigned int scifa5_data_2_mux[] = {\n\tPORT162_SCIFA5_RXD_MARK, PORT160_SCIFA5_TXD_MARK,\n};\nstatic const unsigned int scifa5_clk_2_pins[] = {\n\t \n\t159,\n};\nstatic const unsigned int scifa5_clk_2_mux[] = {\n\tPORT159_SCIFA5_SCK_MARK,\n};\nstatic const unsigned int scifa5_ctrl_2_pins[] = {\n\t \n\t163, 161,\n};\nstatic const unsigned int scifa5_ctrl_2_mux[] = {\n\tPORT163_SCIFA5_RTS__MARK, PORT161_SCIFA5_CTS__MARK,\n};\n \nstatic const unsigned int scifa6_pins[] = {\n\t \n\t240,\n};\nstatic const unsigned int scifa6_mux[] = {\n\tSCIFA6_TXD_MARK,\n};\n \nstatic const unsigned int scifa7_data_pins[] = {\n\t \n\t12, 18,\n};\nstatic const unsigned int scifa7_data_mux[] = {\n\tSCIFA7_RXD_MARK, SCIFA7_TXD_MARK,\n};\nstatic const unsigned int scifa7_ctrl_pins[] = {\n\t \n\t19, 13,\n};\nstatic const unsigned int scifa7_ctrl_mux[] = {\n\tSCIFA7_RTS__MARK, SCIFA7_CTS__MARK,\n};\n \nstatic const unsigned int scifb_data_0_pins[] = {\n\t \n\t162, 160,\n};\nstatic const unsigned int scifb_data_0_mux[] = {\n\tPORT162_SCIFB_RXD_MARK, PORT160_SCIFB_TXD_MARK,\n};\nstatic const unsigned int scifb_clk_0_pins[] = {\n\t \n\t159,\n};\nstatic const unsigned int scifb_clk_0_mux[] = {\n\tPORT159_SCIFB_SCK_MARK,\n};\nstatic const unsigned int scifb_ctrl_0_pins[] = {\n\t \n\t163, 161,\n};\nstatic const unsigned int scifb_ctrl_0_mux[] = {\n\tPORT163_SCIFB_RTS__MARK, PORT161_SCIFB_CTS__MARK,\n};\nstatic const unsigned int scifb_data_1_pins[] = {\n\t \n\t246, 247,\n};\nstatic const unsigned int scifb_data_1_mux[] = {\n\tPORT246_SCIFB_RXD_MARK, PORT247_SCIFB_TXD_MARK,\n};\nstatic const unsigned int scifb_clk_1_pins[] = {\n\t \n\t248,\n};\nstatic const unsigned int scifb_clk_1_mux[] = {\n\tPORT248_SCIFB_SCK_MARK,\n};\nstatic const unsigned int scifb_ctrl_1_pins[] = {\n\t \n\t245, 244,\n};\nstatic const unsigned int scifb_ctrl_1_mux[] = {\n\tPORT245_SCIFB_RTS__MARK, PORT244_SCIFB_CTS__MARK,\n};\n \nstatic const unsigned int sdhi0_data_pins[] = {\n\t \n\t252, 253, 254, 255,\n};\nstatic const unsigned int sdhi0_data_mux[] = {\n\tSDHID0_0_MARK, SDHID0_1_MARK, SDHID0_2_MARK, SDHID0_3_MARK,\n};\nstatic const unsigned int sdhi0_ctrl_pins[] = {\n\t \n\t256, 250,\n};\nstatic const unsigned int sdhi0_ctrl_mux[] = {\n\tSDHICMD0_MARK, SDHICLK0_MARK,\n};\nstatic const unsigned int sdhi0_cd_pins[] = {\n\t \n\t251,\n};\nstatic const unsigned int sdhi0_cd_mux[] = {\n\tSDHICD0_MARK,\n};\nstatic const unsigned int sdhi0_wp_pins[] = {\n\t \n\t257,\n};\nstatic const unsigned int sdhi0_wp_mux[] = {\n\tSDHIWP0_MARK,\n};\n \nstatic const unsigned int sdhi1_data_pins[] = {\n\t \n\t259, 260, 261, 262,\n};\nstatic const unsigned int sdhi1_data_mux[] = {\n\tSDHID1_0_MARK, SDHID1_1_MARK, SDHID1_2_MARK, SDHID1_3_MARK,\n};\nstatic const unsigned int sdhi1_ctrl_pins[] = {\n\t \n\t263, 258,\n};\nstatic const unsigned int sdhi1_ctrl_mux[] = {\n\tSDHICMD1_MARK, SDHICLK1_MARK,\n};\n \nstatic const unsigned int sdhi2_data_pins[] = {\n\t \n\t265, 266, 267, 268,\n};\nstatic const unsigned int sdhi2_data_mux[] = {\n\tSDHID2_0_MARK, SDHID2_1_MARK, SDHID2_2_MARK, SDHID2_3_MARK,\n};\nstatic const unsigned int sdhi2_ctrl_pins[] = {\n\t \n\t269, 264,\n};\nstatic const unsigned int sdhi2_ctrl_mux[] = {\n\tSDHICMD2_MARK, SDHICLK2_MARK,\n};\n \nstatic const unsigned int tpu0_to0_pins[] = {\n\t \n\t55,\n};\nstatic const unsigned int tpu0_to0_mux[] = {\n\tTPU0TO0_MARK,\n};\nstatic const unsigned int tpu0_to1_pins[] = {\n\t \n\t59,\n};\nstatic const unsigned int tpu0_to1_mux[] = {\n\tTPU0TO1_MARK,\n};\nstatic const unsigned int tpu0_to2_pins[] = {\n\t \n\t140,\n};\nstatic const unsigned int tpu0_to2_mux[] = {\n\tTPU0TO2_MARK,\n};\nstatic const unsigned int tpu0_to3_pins[] = {\n\t \n\t141,\n};\nstatic const unsigned int tpu0_to3_mux[] = {\n\tTPU0TO3_MARK,\n};\n \nstatic const unsigned int tpu1_to0_pins[] = {\n\t \n\t246,\n};\nstatic const unsigned int tpu1_to0_mux[] = {\n\tTPU1TO0_MARK,\n};\nstatic const unsigned int tpu1_to1_0_pins[] = {\n\t \n\t28,\n};\nstatic const unsigned int tpu1_to1_0_mux[] = {\n\tPORT28_TPU1TO1_MARK,\n};\nstatic const unsigned int tpu1_to1_1_pins[] = {\n\t \n\t29,\n};\nstatic const unsigned int tpu1_to1_1_mux[] = {\n\tPORT29_TPU1TO1_MARK,\n};\nstatic const unsigned int tpu1_to2_pins[] = {\n\t \n\t153,\n};\nstatic const unsigned int tpu1_to2_mux[] = {\n\tTPU1TO2_MARK,\n};\nstatic const unsigned int tpu1_to3_pins[] = {\n\t \n\t145,\n};\nstatic const unsigned int tpu1_to3_mux[] = {\n\tTPU1TO3_MARK,\n};\n \nstatic const unsigned int tpu2_to0_pins[] = {\n\t \n\t248,\n};\nstatic const unsigned int tpu2_to0_mux[] = {\n\tTPU2TO0_MARK,\n};\nstatic const unsigned int tpu2_to1_pins[] = {\n\t \n\t197,\n};\nstatic const unsigned int tpu2_to1_mux[] = {\n\tTPU2TO1_MARK,\n};\nstatic const unsigned int tpu2_to2_pins[] = {\n\t \n\t50,\n};\nstatic const unsigned int tpu2_to2_mux[] = {\n\tTPU2TO2_MARK,\n};\nstatic const unsigned int tpu2_to3_pins[] = {\n\t \n\t51,\n};\nstatic const unsigned int tpu2_to3_mux[] = {\n\tTPU2TO3_MARK,\n};\n \nstatic const unsigned int tpu3_to0_pins[] = {\n\t \n\t163,\n};\nstatic const unsigned int tpu3_to0_mux[] = {\n\tTPU3TO0_MARK,\n};\nstatic const unsigned int tpu3_to1_pins[] = {\n\t \n\t247,\n};\nstatic const unsigned int tpu3_to1_mux[] = {\n\tTPU3TO1_MARK,\n};\nstatic const unsigned int tpu3_to2_pins[] = {\n\t \n\t54,\n};\nstatic const unsigned int tpu3_to2_mux[] = {\n\tTPU3TO2_MARK,\n};\nstatic const unsigned int tpu3_to3_pins[] = {\n\t \n\t53,\n};\nstatic const unsigned int tpu3_to3_mux[] = {\n\tTPU3TO3_MARK,\n};\n \nstatic const unsigned int tpu4_to0_pins[] = {\n\t \n\t241,\n};\nstatic const unsigned int tpu4_to0_mux[] = {\n\tTPU4TO0_MARK,\n};\nstatic const unsigned int tpu4_to1_pins[] = {\n\t \n\t199,\n};\nstatic const unsigned int tpu4_to1_mux[] = {\n\tTPU4TO1_MARK,\n};\nstatic const unsigned int tpu4_to2_pins[] = {\n\t \n\t58,\n};\nstatic const unsigned int tpu4_to2_mux[] = {\n\tTPU4TO2_MARK,\n};\nstatic const unsigned int tpu4_to3_pins[] = {\n\t \n\tPIN_A11,\n};\nstatic const unsigned int tpu4_to3_mux[] = {\n\tTPU4TO3_MARK,\n};\n \nstatic const unsigned int usb_vbus_pins[] = {\n\t \n\t0,\n};\nstatic const unsigned int usb_vbus_mux[] = {\n\tVBUS_0_MARK,\n};\n\nstatic const struct sh_pfc_pin_group pinmux_groups[] = {\n\tSH_PFC_PIN_GROUP(bsc_data_0_7),\n\tSH_PFC_PIN_GROUP(bsc_data_8_15),\n\tSH_PFC_PIN_GROUP(bsc_cs4),\n\tSH_PFC_PIN_GROUP(bsc_cs5_a),\n\tSH_PFC_PIN_GROUP(bsc_cs5_b),\n\tSH_PFC_PIN_GROUP(bsc_cs6_a),\n\tSH_PFC_PIN_GROUP(bsc_cs6_b),\n\tSH_PFC_PIN_GROUP(bsc_rd),\n\tSH_PFC_PIN_GROUP(bsc_rdwr_0),\n\tSH_PFC_PIN_GROUP(bsc_rdwr_1),\n\tSH_PFC_PIN_GROUP(bsc_rdwr_2),\n\tSH_PFC_PIN_GROUP(bsc_we0),\n\tSH_PFC_PIN_GROUP(bsc_we1),\n\tSH_PFC_PIN_GROUP(fsia_mclk_in),\n\tSH_PFC_PIN_GROUP(fsia_mclk_out),\n\tSH_PFC_PIN_GROUP(fsia_sclk_in),\n\tSH_PFC_PIN_GROUP(fsia_sclk_out),\n\tSH_PFC_PIN_GROUP(fsia_data_in),\n\tSH_PFC_PIN_GROUP(fsia_data_out),\n\tSH_PFC_PIN_GROUP(fsia_spdif),\n\tSH_PFC_PIN_GROUP(fsib_mclk_in),\n\tSH_PFC_PIN_GROUP(fsib_mclk_out),\n\tSH_PFC_PIN_GROUP(fsib_sclk_in),\n\tSH_PFC_PIN_GROUP(fsib_sclk_out),\n\tSH_PFC_PIN_GROUP(fsib_data_in),\n\tSH_PFC_PIN_GROUP(fsib_data_out),\n\tSH_PFC_PIN_GROUP(fsib_spdif),\n\tSH_PFC_PIN_GROUP(fsic_mclk_in),\n\tSH_PFC_PIN_GROUP(fsic_mclk_out),\n\tSH_PFC_PIN_GROUP(fsic_sclk_in),\n\tSH_PFC_PIN_GROUP(fsic_sclk_out),\n\tSH_PFC_PIN_GROUP(fsic_data_in),\n\tSH_PFC_PIN_GROUP(fsic_data_out),\n\tSH_PFC_PIN_GROUP(fsic_spdif_0),\n\tSH_PFC_PIN_GROUP(fsic_spdif_1),\n\tSH_PFC_PIN_GROUP(fsid_sclk_in),\n\tSH_PFC_PIN_GROUP(fsid_sclk_out),\n\tSH_PFC_PIN_GROUP(fsid_data_in),\n\tSH_PFC_PIN_GROUP(i2c2_0),\n\tSH_PFC_PIN_GROUP(i2c2_1),\n\tSH_PFC_PIN_GROUP(i2c2_2),\n\tSH_PFC_PIN_GROUP(i2c3_0),\n\tSH_PFC_PIN_GROUP(i2c3_1),\n\tSH_PFC_PIN_GROUP(i2c3_2),\n\tSH_PFC_PIN_GROUP(irda_0),\n\tSH_PFC_PIN_GROUP(irda_1),\n\tBUS_DATA_PIN_GROUP(keysc_in, 5),\n\tBUS_DATA_PIN_GROUP(keysc_in, 6),\n\tBUS_DATA_PIN_GROUP(keysc_in, 7),\n\tBUS_DATA_PIN_GROUP(keysc_in, 8),\n\tSH_PFC_PIN_GROUP(keysc_out04),\n\tSH_PFC_PIN_GROUP(keysc_out5),\n\tSH_PFC_PIN_GROUP(keysc_out6_0),\n\tSH_PFC_PIN_GROUP(keysc_out6_1),\n\tSH_PFC_PIN_GROUP(keysc_out6_2),\n\tSH_PFC_PIN_GROUP(keysc_out7_0),\n\tSH_PFC_PIN_GROUP(keysc_out7_1),\n\tSH_PFC_PIN_GROUP(keysc_out7_2),\n\tSH_PFC_PIN_GROUP(keysc_out8_0),\n\tSH_PFC_PIN_GROUP(keysc_out8_1),\n\tSH_PFC_PIN_GROUP(keysc_out8_2),\n\tSH_PFC_PIN_GROUP(keysc_out9_0),\n\tSH_PFC_PIN_GROUP(keysc_out9_1),\n\tSH_PFC_PIN_GROUP(keysc_out9_2),\n\tSH_PFC_PIN_GROUP(keysc_out10_0),\n\tSH_PFC_PIN_GROUP(keysc_out10_1),\n\tSH_PFC_PIN_GROUP(keysc_out11_0),\n\tSH_PFC_PIN_GROUP(keysc_out11_1),\n\tBUS_DATA_PIN_GROUP(lcd_data, 8),\n\tBUS_DATA_PIN_GROUP(lcd_data, 9),\n\tBUS_DATA_PIN_GROUP(lcd_data, 12),\n\tBUS_DATA_PIN_GROUP(lcd_data, 16),\n\tBUS_DATA_PIN_GROUP(lcd_data, 18),\n\tBUS_DATA_PIN_GROUP(lcd_data, 24),\n\tSH_PFC_PIN_GROUP(lcd_display),\n\tSH_PFC_PIN_GROUP(lcd_lclk),\n\tSH_PFC_PIN_GROUP(lcd_sync),\n\tSH_PFC_PIN_GROUP(lcd_sys),\n\tBUS_DATA_PIN_GROUP(lcd2_data, 8),\n\tBUS_DATA_PIN_GROUP(lcd2_data, 9),\n\tBUS_DATA_PIN_GROUP(lcd2_data, 12),\n\tBUS_DATA_PIN_GROUP(lcd2_data, 16),\n\tBUS_DATA_PIN_GROUP(lcd2_data, 18),\n\tBUS_DATA_PIN_GROUP(lcd2_data, 24),\n\tSH_PFC_PIN_GROUP(lcd2_sync_0),\n\tSH_PFC_PIN_GROUP(lcd2_sync_1),\n\tSH_PFC_PIN_GROUP(lcd2_sys_0),\n\tSH_PFC_PIN_GROUP(lcd2_sys_1),\n\tBUS_DATA_PIN_GROUP(mmc0_data, 1, _0),\n\tBUS_DATA_PIN_GROUP(mmc0_data, 4, _0),\n\tBUS_DATA_PIN_GROUP(mmc0_data, 8, _0),\n\tSH_PFC_PIN_GROUP(mmc0_ctrl_0),\n\tBUS_DATA_PIN_GROUP(mmc0_data, 1, _1),\n\tBUS_DATA_PIN_GROUP(mmc0_data, 4, _1),\n\tBUS_DATA_PIN_GROUP(mmc0_data, 8, _1),\n\tSH_PFC_PIN_GROUP(mmc0_ctrl_1),\n\tSH_PFC_PIN_GROUP(msiof0_rsck),\n\tSH_PFC_PIN_GROUP(msiof0_tsck),\n\tSH_PFC_PIN_GROUP(msiof0_rsync),\n\tSH_PFC_PIN_GROUP(msiof0_tsync),\n\tSH_PFC_PIN_GROUP(msiof0_ss1),\n\tSH_PFC_PIN_GROUP(msiof0_ss2),\n\tSH_PFC_PIN_GROUP(msiof0_rxd),\n\tSH_PFC_PIN_GROUP(msiof0_txd),\n\tSH_PFC_PIN_GROUP(msiof0_mck0),\n\tSH_PFC_PIN_GROUP(msiof0_mck1),\n\tSH_PFC_PIN_GROUP(msiof0l_rsck),\n\tSH_PFC_PIN_GROUP(msiof0l_tsck),\n\tSH_PFC_PIN_GROUP(msiof0l_rsync),\n\tSH_PFC_PIN_GROUP(msiof0l_tsync),\n\tSH_PFC_PIN_GROUP(msiof0l_ss1_a),\n\tSH_PFC_PIN_GROUP(msiof0l_ss1_b),\n\tSH_PFC_PIN_GROUP(msiof0l_ss2_a),\n\tSH_PFC_PIN_GROUP(msiof0l_ss2_b),\n\tSH_PFC_PIN_GROUP(msiof0l_rxd),\n\tSH_PFC_PIN_GROUP(msiof0l_txd),\n\tSH_PFC_PIN_GROUP(msiof0l_mck0),\n\tSH_PFC_PIN_GROUP(msiof0l_mck1),\n\tSH_PFC_PIN_GROUP(msiof1_rsck),\n\tSH_PFC_PIN_GROUP(msiof1_tsck),\n\tSH_PFC_PIN_GROUP(msiof1_rsync),\n\tSH_PFC_PIN_GROUP(msiof1_tsync),\n\tSH_PFC_PIN_GROUP(msiof1_ss1),\n\tSH_PFC_PIN_GROUP(msiof1_ss2),\n\tSH_PFC_PIN_GROUP(msiof1_rxd),\n\tSH_PFC_PIN_GROUP(msiof1_txd),\n\tSH_PFC_PIN_GROUP(msiof1_mck0),\n\tSH_PFC_PIN_GROUP(msiof1_mck1),\n\tSH_PFC_PIN_GROUP(msiof2_rsck),\n\tSH_PFC_PIN_GROUP(msiof2_tsck),\n\tSH_PFC_PIN_GROUP(msiof2_rsync),\n\tSH_PFC_PIN_GROUP(msiof2_tsync),\n\tSH_PFC_PIN_GROUP(msiof2_ss1_a),\n\tSH_PFC_PIN_GROUP(msiof2_ss1_b),\n\tSH_PFC_PIN_GROUP(msiof2_ss2_a),\n\tSH_PFC_PIN_GROUP(msiof2_ss2_b),\n\tSH_PFC_PIN_GROUP(msiof2_rxd_a),\n\tSH_PFC_PIN_GROUP(msiof2_rxd_b),\n\tSH_PFC_PIN_GROUP(msiof2_txd),\n\tSH_PFC_PIN_GROUP(msiof2_mck0),\n\tSH_PFC_PIN_GROUP(msiof2_mck1),\n\tSH_PFC_PIN_GROUP(msiof2r_tsck),\n\tSH_PFC_PIN_GROUP(msiof2r_tsync),\n\tSH_PFC_PIN_GROUP(msiof2r_rxd),\n\tSH_PFC_PIN_GROUP(msiof2r_txd),\n\tSH_PFC_PIN_GROUP(msiof3_rsck),\n\tSH_PFC_PIN_GROUP(msiof3_tsck),\n\tSH_PFC_PIN_GROUP(msiof3_rsync),\n\tSH_PFC_PIN_GROUP(msiof3_tsync),\n\tSH_PFC_PIN_GROUP(msiof3_ss1),\n\tSH_PFC_PIN_GROUP(msiof3_ss2),\n\tSH_PFC_PIN_GROUP(msiof3_rxd),\n\tSH_PFC_PIN_GROUP(msiof3_txd),\n\tSH_PFC_PIN_GROUP(msiof3_flow),\n\tSH_PFC_PIN_GROUP(scifa0_data),\n\tSH_PFC_PIN_GROUP(scifa0_clk),\n\tSH_PFC_PIN_GROUP(scifa0_ctrl),\n\tSH_PFC_PIN_GROUP(scifa1_data),\n\tSH_PFC_PIN_GROUP(scifa1_clk),\n\tSH_PFC_PIN_GROUP(scifa1_ctrl),\n\tSH_PFC_PIN_GROUP(scifa2_data_0),\n\tSH_PFC_PIN_GROUP(scifa2_clk_0),\n\tSH_PFC_PIN_GROUP(scifa2_ctrl_0),\n\tSH_PFC_PIN_GROUP(scifa2_data_1),\n\tSH_PFC_PIN_GROUP(scifa2_clk_1),\n\tSH_PFC_PIN_GROUP(scifa2_ctrl_1),\n\tSH_PFC_PIN_GROUP(scifa3_data),\n\tSH_PFC_PIN_GROUP(scifa3_ctrl),\n\tSH_PFC_PIN_GROUP(scifa4_data),\n\tSH_PFC_PIN_GROUP(scifa4_ctrl),\n\tSH_PFC_PIN_GROUP(scifa5_data_0),\n\tSH_PFC_PIN_GROUP(scifa5_clk_0),\n\tSH_PFC_PIN_GROUP(scifa5_ctrl_0),\n\tSH_PFC_PIN_GROUP(scifa5_data_1),\n\tSH_PFC_PIN_GROUP(scifa5_clk_1),\n\tSH_PFC_PIN_GROUP(scifa5_ctrl_1),\n\tSH_PFC_PIN_GROUP(scifa5_data_2),\n\tSH_PFC_PIN_GROUP(scifa5_clk_2),\n\tSH_PFC_PIN_GROUP(scifa5_ctrl_2),\n\tSH_PFC_PIN_GROUP(scifa6),\n\tSH_PFC_PIN_GROUP(scifa7_data),\n\tSH_PFC_PIN_GROUP(scifa7_ctrl),\n\tSH_PFC_PIN_GROUP(scifb_data_0),\n\tSH_PFC_PIN_GROUP(scifb_clk_0),\n\tSH_PFC_PIN_GROUP(scifb_ctrl_0),\n\tSH_PFC_PIN_GROUP(scifb_data_1),\n\tSH_PFC_PIN_GROUP(scifb_clk_1),\n\tSH_PFC_PIN_GROUP(scifb_ctrl_1),\n\tBUS_DATA_PIN_GROUP(sdhi0_data, 1),\n\tBUS_DATA_PIN_GROUP(sdhi0_data, 4),\n\tSH_PFC_PIN_GROUP(sdhi0_ctrl),\n\tSH_PFC_PIN_GROUP(sdhi0_cd),\n\tSH_PFC_PIN_GROUP(sdhi0_wp),\n\tBUS_DATA_PIN_GROUP(sdhi1_data, 1),\n\tBUS_DATA_PIN_GROUP(sdhi1_data, 4),\n\tSH_PFC_PIN_GROUP(sdhi1_ctrl),\n\tBUS_DATA_PIN_GROUP(sdhi2_data, 1),\n\tBUS_DATA_PIN_GROUP(sdhi2_data, 4),\n\tSH_PFC_PIN_GROUP(sdhi2_ctrl),\n\tSH_PFC_PIN_GROUP(tpu0_to0),\n\tSH_PFC_PIN_GROUP(tpu0_to1),\n\tSH_PFC_PIN_GROUP(tpu0_to2),\n\tSH_PFC_PIN_GROUP(tpu0_to3),\n\tSH_PFC_PIN_GROUP(tpu1_to0),\n\tSH_PFC_PIN_GROUP(tpu1_to1_0),\n\tSH_PFC_PIN_GROUP(tpu1_to1_1),\n\tSH_PFC_PIN_GROUP(tpu1_to2),\n\tSH_PFC_PIN_GROUP(tpu1_to3),\n\tSH_PFC_PIN_GROUP(tpu2_to0),\n\tSH_PFC_PIN_GROUP(tpu2_to1),\n\tSH_PFC_PIN_GROUP(tpu2_to2),\n\tSH_PFC_PIN_GROUP(tpu2_to3),\n\tSH_PFC_PIN_GROUP(tpu3_to0),\n\tSH_PFC_PIN_GROUP(tpu3_to1),\n\tSH_PFC_PIN_GROUP(tpu3_to2),\n\tSH_PFC_PIN_GROUP(tpu3_to3),\n\tSH_PFC_PIN_GROUP(tpu4_to0),\n\tSH_PFC_PIN_GROUP(tpu4_to1),\n\tSH_PFC_PIN_GROUP(tpu4_to2),\n\tSH_PFC_PIN_GROUP(tpu4_to3),\n\tSH_PFC_PIN_GROUP(usb_vbus),\n};\n\nstatic const char * const bsc_groups[] = {\n\t\"bsc_data_0_7\",\n\t\"bsc_data_8_15\",\n\t\"bsc_cs4\",\n\t\"bsc_cs5_a\",\n\t\"bsc_cs5_b\",\n\t\"bsc_cs6_a\",\n\t\"bsc_cs6_b\",\n\t\"bsc_rd\",\n\t\"bsc_rdwr_0\",\n\t\"bsc_rdwr_1\",\n\t\"bsc_rdwr_2\",\n\t\"bsc_we0\",\n\t\"bsc_we1\",\n};\n\nstatic const char * const fsia_groups[] = {\n\t\"fsia_mclk_in\",\n\t\"fsia_mclk_out\",\n\t\"fsia_sclk_in\",\n\t\"fsia_sclk_out\",\n\t\"fsia_data_in\",\n\t\"fsia_data_out\",\n\t\"fsia_spdif\",\n};\n\nstatic const char * const fsib_groups[] = {\n\t\"fsib_mclk_in\",\n\t\"fsib_mclk_out\",\n\t\"fsib_sclk_in\",\n\t\"fsib_sclk_out\",\n\t\"fsib_data_in\",\n\t\"fsib_data_out\",\n\t\"fsib_spdif\",\n};\n\nstatic const char * const fsic_groups[] = {\n\t\"fsic_mclk_in\",\n\t\"fsic_mclk_out\",\n\t\"fsic_sclk_in\",\n\t\"fsic_sclk_out\",\n\t\"fsic_data_in\",\n\t\"fsic_data_out\",\n\t\"fsic_spdif_0\",\n\t\"fsic_spdif_1\",\n};\n\nstatic const char * const fsid_groups[] = {\n\t\"fsid_sclk_in\",\n\t\"fsid_sclk_out\",\n\t\"fsid_data_in\",\n};\n\nstatic const char * const i2c2_groups[] = {\n\t\"i2c2_0\",\n\t\"i2c2_1\",\n\t\"i2c2_2\",\n};\n\nstatic const char * const i2c3_groups[] = {\n\t\"i2c3_0\",\n\t\"i2c3_1\",\n\t\"i2c3_2\",\n};\n\nstatic const char * const irda_groups[] = {\n\t\"irda_0\",\n\t\"irda_1\",\n};\n\nstatic const char * const keysc_groups[] = {\n\t\"keysc_in5\",\n\t\"keysc_in6\",\n\t\"keysc_in7\",\n\t\"keysc_in8\",\n\t\"keysc_out04\",\n\t\"keysc_out5\",\n\t\"keysc_out6_0\",\n\t\"keysc_out6_1\",\n\t\"keysc_out6_2\",\n\t\"keysc_out7_0\",\n\t\"keysc_out7_1\",\n\t\"keysc_out7_2\",\n\t\"keysc_out8_0\",\n\t\"keysc_out8_1\",\n\t\"keysc_out8_2\",\n\t\"keysc_out9_0\",\n\t\"keysc_out9_1\",\n\t\"keysc_out9_2\",\n\t\"keysc_out10_0\",\n\t\"keysc_out10_1\",\n\t\"keysc_out11_0\",\n\t\"keysc_out11_1\",\n};\n\nstatic const char * const lcd_groups[] = {\n\t\"lcd_data8\",\n\t\"lcd_data9\",\n\t\"lcd_data12\",\n\t\"lcd_data16\",\n\t\"lcd_data18\",\n\t\"lcd_data24\",\n\t\"lcd_display\",\n\t\"lcd_lclk\",\n\t\"lcd_sync\",\n\t\"lcd_sys\",\n};\n\nstatic const char * const lcd2_groups[] = {\n\t\"lcd2_data8\",\n\t\"lcd2_data9\",\n\t\"lcd2_data12\",\n\t\"lcd2_data16\",\n\t\"lcd2_data18\",\n\t\"lcd2_data24\",\n\t\"lcd2_sync_0\",\n\t\"lcd2_sync_1\",\n\t\"lcd2_sys_0\",\n\t\"lcd2_sys_1\",\n};\n\nstatic const char * const mmc0_groups[] = {\n\t\"mmc0_data1_0\",\n\t\"mmc0_data4_0\",\n\t\"mmc0_data8_0\",\n\t\"mmc0_ctrl_0\",\n\t\"mmc0_data1_1\",\n\t\"mmc0_data4_1\",\n\t\"mmc0_data8_1\",\n\t\"mmc0_ctrl_1\",\n};\n\nstatic const char * const msiof0_groups[] = {\n\t\"msiof0_rsck\",\n\t\"msiof0_tsck\",\n\t\"msiof0_rsync\",\n\t\"msiof0_tsync\",\n\t\"msiof0_ss1\",\n\t\"msiof0_ss2\",\n\t\"msiof0_rxd\",\n\t\"msiof0_txd\",\n\t\"msiof0_mck0\",\n\t\"msiof0_mck1\",\n\t\"msiof0l_rsck\",\n\t\"msiof0l_tsck\",\n\t\"msiof0l_rsync\",\n\t\"msiof0l_tsync\",\n\t\"msiof0l_ss1_a\",\n\t\"msiof0l_ss1_b\",\n\t\"msiof0l_ss2_a\",\n\t\"msiof0l_ss2_b\",\n\t\"msiof0l_rxd\",\n\t\"msiof0l_txd\",\n\t\"msiof0l_mck0\",\n\t\"msiof0l_mck1\",\n};\n\nstatic const char * const msiof1_groups[] = {\n\t\"msiof1_rsck\",\n\t\"msiof1_tsck\",\n\t\"msiof1_rsync\",\n\t\"msiof1_tsync\",\n\t\"msiof1_ss1\",\n\t\"msiof1_ss2\",\n\t\"msiof1_rxd\",\n\t\"msiof1_txd\",\n\t\"msiof1_mck0\",\n\t\"msiof1_mck1\",\n};\n\nstatic const char * const msiof2_groups[] = {\n\t\"msiof2_rsck\",\n\t\"msiof2_tsck\",\n\t\"msiof2_rsync\",\n\t\"msiof2_tsync\",\n\t\"msiof2_ss1_a\",\n\t\"msiof2_ss1_b\",\n\t\"msiof2_ss2_a\",\n\t\"msiof2_ss2_b\",\n\t\"msiof2_rxd_a\",\n\t\"msiof2_rxd_b\",\n\t\"msiof2_txd\",\n\t\"msiof2_mck0\",\n\t\"msiof2_mck1\",\n\t\"msiof2r_tsck\",\n\t\"msiof2r_tsync\",\n\t\"msiof2r_rxd\",\n\t\"msiof2r_txd\",\n};\n\nstatic const char * const msiof3_groups[] = {\n\t\"msiof3_rsck\",\n\t\"msiof3_tsck\",\n\t\"msiof3_rsync\",\n\t\"msiof3_tsync\",\n\t\"msiof3_ss1\",\n\t\"msiof3_ss2\",\n\t\"msiof3_rxd\",\n\t\"msiof3_txd\",\n\t\"msiof3_flow\",\n};\n\nstatic const char * const scifa0_groups[] = {\n\t\"scifa0_data\",\n\t\"scifa0_clk\",\n\t\"scifa0_ctrl\",\n};\n\nstatic const char * const scifa1_groups[] = {\n\t\"scifa1_data\",\n\t\"scifa1_clk\",\n\t\"scifa1_ctrl\",\n};\n\nstatic const char * const scifa2_groups[] = {\n\t\"scifa2_data_0\",\n\t\"scifa2_clk_0\",\n\t\"scifa2_ctrl_0\",\n\t\"scifa2_data_1\",\n\t\"scifa2_clk_1\",\n\t\"scifa2_ctrl_1\",\n};\n\nstatic const char * const scifa3_groups[] = {\n\t\"scifa3_data\",\n\t\"scifa3_ctrl\",\n};\n\nstatic const char * const scifa4_groups[] = {\n\t\"scifa4_data\",\n\t\"scifa4_ctrl\",\n};\n\nstatic const char * const scifa5_groups[] = {\n\t\"scifa5_data_0\",\n\t\"scifa5_clk_0\",\n\t\"scifa5_ctrl_0\",\n\t\"scifa5_data_1\",\n\t\"scifa5_clk_1\",\n\t\"scifa5_ctrl_1\",\n\t\"scifa5_data_2\",\n\t\"scifa5_clk_2\",\n\t\"scifa5_ctrl_2\",\n};\n\nstatic const char * const scifa6_groups[] = {\n\t\"scifa6\",\n};\n\nstatic const char * const scifa7_groups[] = {\n\t\"scifa7_data\",\n\t\"scifa7_ctrl\",\n};\n\nstatic const char * const scifb_groups[] = {\n\t\"scifb_data_0\",\n\t\"scifb_clk_0\",\n\t\"scifb_ctrl_0\",\n\t\"scifb_data_1\",\n\t\"scifb_clk_1\",\n\t\"scifb_ctrl_1\",\n};\n\nstatic const char * const sdhi0_groups[] = {\n\t\"sdhi0_data1\",\n\t\"sdhi0_data4\",\n\t\"sdhi0_ctrl\",\n\t\"sdhi0_cd\",\n\t\"sdhi0_wp\",\n};\n\nstatic const char * const sdhi1_groups[] = {\n\t\"sdhi1_data1\",\n\t\"sdhi1_data4\",\n\t\"sdhi1_ctrl\",\n};\n\nstatic const char * const sdhi2_groups[] = {\n\t\"sdhi2_data1\",\n\t\"sdhi2_data4\",\n\t\"sdhi2_ctrl\",\n};\n\nstatic const char * const usb_groups[] = {\n\t\"usb_vbus\",\n};\n\nstatic const char * const tpu0_groups[] = {\n\t\"tpu0_to0\",\n\t\"tpu0_to1\",\n\t\"tpu0_to2\",\n\t\"tpu0_to3\",\n};\n\nstatic const char * const tpu1_groups[] = {\n\t\"tpu1_to0\",\n\t\"tpu1_to1_0\",\n\t\"tpu1_to1_1\",\n\t\"tpu1_to2\",\n\t\"tpu1_to3\",\n};\n\nstatic const char * const tpu2_groups[] = {\n\t\"tpu2_to0\",\n\t\"tpu2_to1\",\n\t\"tpu2_to2\",\n\t\"tpu2_to3\",\n};\n\nstatic const char * const tpu3_groups[] = {\n\t\"tpu3_to0\",\n\t\"tpu3_to1\",\n\t\"tpu3_to2\",\n\t\"tpu3_to3\",\n};\n\nstatic const char * const tpu4_groups[] = {\n\t\"tpu4_to0\",\n\t\"tpu4_to1\",\n\t\"tpu4_to2\",\n\t\"tpu4_to3\",\n};\n\nstatic const struct sh_pfc_function pinmux_functions[] = {\n\tSH_PFC_FUNCTION(bsc),\n\tSH_PFC_FUNCTION(fsia),\n\tSH_PFC_FUNCTION(fsib),\n\tSH_PFC_FUNCTION(fsic),\n\tSH_PFC_FUNCTION(fsid),\n\tSH_PFC_FUNCTION(i2c2),\n\tSH_PFC_FUNCTION(i2c3),\n\tSH_PFC_FUNCTION(irda),\n\tSH_PFC_FUNCTION(keysc),\n\tSH_PFC_FUNCTION(lcd),\n\tSH_PFC_FUNCTION(lcd2),\n\tSH_PFC_FUNCTION(mmc0),\n\tSH_PFC_FUNCTION(msiof0),\n\tSH_PFC_FUNCTION(msiof1),\n\tSH_PFC_FUNCTION(msiof2),\n\tSH_PFC_FUNCTION(msiof3),\n\tSH_PFC_FUNCTION(scifa0),\n\tSH_PFC_FUNCTION(scifa1),\n\tSH_PFC_FUNCTION(scifa2),\n\tSH_PFC_FUNCTION(scifa3),\n\tSH_PFC_FUNCTION(scifa4),\n\tSH_PFC_FUNCTION(scifa5),\n\tSH_PFC_FUNCTION(scifa6),\n\tSH_PFC_FUNCTION(scifa7),\n\tSH_PFC_FUNCTION(scifb),\n\tSH_PFC_FUNCTION(sdhi0),\n\tSH_PFC_FUNCTION(sdhi1),\n\tSH_PFC_FUNCTION(sdhi2),\n\tSH_PFC_FUNCTION(tpu0),\n\tSH_PFC_FUNCTION(tpu1),\n\tSH_PFC_FUNCTION(tpu2),\n\tSH_PFC_FUNCTION(tpu3),\n\tSH_PFC_FUNCTION(tpu4),\n\tSH_PFC_FUNCTION(usb),\n};\n\nstatic const struct pinmux_cfg_reg pinmux_config_regs[] = {\n\tPORTCR(0, 0xe6050000),  \n\tPORTCR(1, 0xe6050001),  \n\tPORTCR(2, 0xe6050002),  \n\tPORTCR(3, 0xe6050003),  \n\tPORTCR(4, 0xe6050004),  \n\tPORTCR(5, 0xe6050005),  \n\tPORTCR(6, 0xe6050006),  \n\tPORTCR(7, 0xe6050007),  \n\tPORTCR(8, 0xe6050008),  \n\tPORTCR(9, 0xe6050009),  \n\n\tPORTCR(10, 0xe605000a),  \n\tPORTCR(11, 0xe605000b),  \n\tPORTCR(12, 0xe605000c),  \n\tPORTCR(13, 0xe605000d),  \n\tPORTCR(14, 0xe605000e),  \n\tPORTCR(15, 0xe605000f),  \n\tPORTCR(16, 0xe6050010),  \n\tPORTCR(17, 0xe6050011),  \n\tPORTCR(18, 0xe6050012),  \n\tPORTCR(19, 0xe6050013),  \n\n\tPORTCR(20, 0xe6050014),  \n\tPORTCR(21, 0xe6050015),  \n\tPORTCR(22, 0xe6050016),  \n\tPORTCR(23, 0xe6050017),  \n\tPORTCR(24, 0xe6050018),  \n\tPORTCR(25, 0xe6050019),  \n\tPORTCR(26, 0xe605001a),  \n\tPORTCR(27, 0xe605001b),  \n\tPORTCR(28, 0xe605001c),  \n\tPORTCR(29, 0xe605001d),  \n\n\tPORTCR(30, 0xe605001e),  \n\tPORTCR(31, 0xe605001f),  \n\tPORTCR(32, 0xe6051020),  \n\tPORTCR(33, 0xe6051021),  \n\tPORTCR(34, 0xe6051022),  \n\tPORTCR(35, 0xe6051023),  \n\tPORTCR(36, 0xe6051024),  \n\tPORTCR(37, 0xe6051025),  \n\tPORTCR(38, 0xe6051026),  \n\tPORTCR(39, 0xe6051027),  \n\n\tPORTCR(40, 0xe6051028),  \n\tPORTCR(41, 0xe6051029),  \n\tPORTCR(42, 0xe605102a),  \n\tPORTCR(43, 0xe605102b),  \n\tPORTCR(44, 0xe605102c),  \n\tPORTCR(45, 0xe605102d),  \n\tPORTCR(46, 0xe605102e),  \n\tPORTCR(47, 0xe605102f),  \n\tPORTCR(48, 0xe6051030),  \n\tPORTCR(49, 0xe6051031),  \n\n\tPORTCR(50, 0xe6051032),  \n\tPORTCR(51, 0xe6051033),  \n\tPORTCR(52, 0xe6051034),  \n\tPORTCR(53, 0xe6051035),  \n\tPORTCR(54, 0xe6051036),  \n\tPORTCR(55, 0xe6051037),  \n\tPORTCR(56, 0xe6051038),  \n\tPORTCR(57, 0xe6051039),  \n\tPORTCR(58, 0xe605103a),  \n\tPORTCR(59, 0xe605103b),  \n\n\tPORTCR(60, 0xe605103c),  \n\tPORTCR(61, 0xe605103d),  \n\tPORTCR(62, 0xe605103e),  \n\tPORTCR(63, 0xe605103f),  \n\tPORTCR(64, 0xe6051040),  \n\tPORTCR(65, 0xe6051041),  \n\tPORTCR(66, 0xe6051042),  \n\tPORTCR(67, 0xe6051043),  \n\tPORTCR(68, 0xe6051044),  \n\tPORTCR(69, 0xe6051045),  \n\n\tPORTCR(70, 0xe6051046),  \n\tPORTCR(71, 0xe6051047),  \n\tPORTCR(72, 0xe6051048),  \n\tPORTCR(73, 0xe6051049),  \n\tPORTCR(74, 0xe605104a),  \n\tPORTCR(75, 0xe605104b),  \n\tPORTCR(76, 0xe605104c),  \n\tPORTCR(77, 0xe605104d),  \n\tPORTCR(78, 0xe605104e),  \n\tPORTCR(79, 0xe605104f),  \n\n\tPORTCR(80, 0xe6051050),  \n\tPORTCR(81, 0xe6051051),  \n\tPORTCR(82, 0xe6051052),  \n\tPORTCR(83, 0xe6051053),  \n\tPORTCR(84, 0xe6051054),  \n\tPORTCR(85, 0xe6051055),  \n\tPORTCR(86, 0xe6051056),  \n\tPORTCR(87, 0xe6051057),  \n\tPORTCR(88, 0xe6051058),  \n\tPORTCR(89, 0xe6051059),  \n\n\tPORTCR(90, 0xe605105a),  \n\tPORTCR(91, 0xe605105b),  \n\tPORTCR(92, 0xe605105c),  \n\tPORTCR(93, 0xe605105d),  \n\tPORTCR(94, 0xe605105e),  \n\tPORTCR(95, 0xe605105f),  \n\tPORTCR(96, 0xe6052060),  \n\tPORTCR(97, 0xe6052061),  \n\tPORTCR(98, 0xe6052062),  \n\tPORTCR(99, 0xe6052063),  \n\n\tPORTCR(100, 0xe6052064),  \n\tPORTCR(101, 0xe6052065),  \n\tPORTCR(102, 0xe6052066),  \n\tPORTCR(103, 0xe6052067),  \n\tPORTCR(104, 0xe6052068),  \n\tPORTCR(105, 0xe6052069),  \n\tPORTCR(106, 0xe605206a),  \n\tPORTCR(107, 0xe605206b),  \n\tPORTCR(108, 0xe605206c),  \n\tPORTCR(109, 0xe605206d),  \n\n\tPORTCR(110, 0xe605206e),  \n\tPORTCR(111, 0xe605206f),  \n\tPORTCR(112, 0xe6052070),  \n\tPORTCR(113, 0xe6052071),  \n\tPORTCR(114, 0xe6052072),  \n\tPORTCR(115, 0xe6052073),  \n\tPORTCR(116, 0xe6052074),  \n\tPORTCR(117, 0xe6052075),  \n\tPORTCR(118, 0xe6052076),  \n\n\tPORTCR(128, 0xe6052080),  \n\tPORTCR(129, 0xe6052081),  \n\n\tPORTCR(130, 0xe6052082),  \n\tPORTCR(131, 0xe6052083),  \n\tPORTCR(132, 0xe6052084),  \n\tPORTCR(133, 0xe6052085),  \n\tPORTCR(134, 0xe6052086),  \n\tPORTCR(135, 0xe6052087),  \n\tPORTCR(136, 0xe6052088),  \n\tPORTCR(137, 0xe6052089),  \n\tPORTCR(138, 0xe605208a),  \n\tPORTCR(139, 0xe605208b),  \n\n\tPORTCR(140, 0xe605208c),  \n\tPORTCR(141, 0xe605208d),  \n\tPORTCR(142, 0xe605208e),  \n\tPORTCR(143, 0xe605208f),  \n\tPORTCR(144, 0xe6052090),  \n\tPORTCR(145, 0xe6052091),  \n\tPORTCR(146, 0xe6052092),  \n\tPORTCR(147, 0xe6052093),  \n\tPORTCR(148, 0xe6052094),  \n\tPORTCR(149, 0xe6052095),  \n\n\tPORTCR(150, 0xe6052096),  \n\tPORTCR(151, 0xe6052097),  \n\tPORTCR(152, 0xe6052098),  \n\tPORTCR(153, 0xe6052099),  \n\tPORTCR(154, 0xe605209a),  \n\tPORTCR(155, 0xe605209b),  \n\tPORTCR(156, 0xe605209c),  \n\tPORTCR(157, 0xe605209d),  \n\tPORTCR(158, 0xe605209e),  \n\tPORTCR(159, 0xe605209f),  \n\n\tPORTCR(160, 0xe60520a0),  \n\tPORTCR(161, 0xe60520a1),  \n\tPORTCR(162, 0xe60520a2),  \n\tPORTCR(163, 0xe60520a3),  \n\tPORTCR(164, 0xe60520a4),  \n\n\tPORTCR(192, 0xe60520c0),  \n\tPORTCR(193, 0xe60520c1),  \n\tPORTCR(194, 0xe60520c2),  \n\tPORTCR(195, 0xe60520c3),  \n\tPORTCR(196, 0xe60520c4),  \n\tPORTCR(197, 0xe60520c5),  \n\tPORTCR(198, 0xe60520c6),  \n\tPORTCR(199, 0xe60520c7),  \n\n\tPORTCR(200, 0xe60520c8),  \n\tPORTCR(201, 0xe60520c9),  \n\tPORTCR(202, 0xe60520ca),  \n\tPORTCR(203, 0xe60520cb),  \n\tPORTCR(204, 0xe60520cc),  \n\tPORTCR(205, 0xe60520cd),  \n\tPORTCR(206, 0xe60520ce),  \n\tPORTCR(207, 0xe60520cf),  \n\tPORTCR(208, 0xe60520d0),  \n\tPORTCR(209, 0xe60520d1),  \n\n\tPORTCR(210, 0xe60520d2),  \n\tPORTCR(211, 0xe60520d3),  \n\tPORTCR(212, 0xe60520d4),  \n\tPORTCR(213, 0xe60520d5),  \n\tPORTCR(214, 0xe60520d6),  \n\tPORTCR(215, 0xe60520d7),  \n\tPORTCR(216, 0xe60520d8),  \n\tPORTCR(217, 0xe60520d9),  \n\tPORTCR(218, 0xe60520da),  \n\tPORTCR(219, 0xe60520db),  \n\n\tPORTCR(220, 0xe60520dc),  \n\tPORTCR(221, 0xe60520dd),  \n\tPORTCR(222, 0xe60520de),  \n\tPORTCR(223, 0xe60520df),  \n\tPORTCR(224, 0xe60530e0),  \n\tPORTCR(225, 0xe60530e1),  \n\tPORTCR(226, 0xe60530e2),  \n\tPORTCR(227, 0xe60530e3),  \n\tPORTCR(228, 0xe60530e4),  \n\tPORTCR(229, 0xe60530e5),  \n\n\tPORTCR(230, 0xe60530e6),  \n\tPORTCR(231, 0xe60530e7),  \n\tPORTCR(232, 0xe60530e8),  \n\tPORTCR(233, 0xe60530e9),  \n\tPORTCR(234, 0xe60530ea),  \n\tPORTCR(235, 0xe60530eb),  \n\tPORTCR(236, 0xe60530ec),  \n\tPORTCR(237, 0xe60530ed),  \n\tPORTCR(238, 0xe60530ee),  \n\tPORTCR(239, 0xe60530ef),  \n\n\tPORTCR(240, 0xe60530f0),  \n\tPORTCR(241, 0xe60530f1),  \n\tPORTCR(242, 0xe60530f2),  \n\tPORTCR(243, 0xe60530f3),  \n\tPORTCR(244, 0xe60530f4),  \n\tPORTCR(245, 0xe60530f5),  \n\tPORTCR(246, 0xe60530f6),  \n\tPORTCR(247, 0xe60530f7),  \n\tPORTCR(248, 0xe60530f8),  \n\tPORTCR(249, 0xe60530f9),  \n\n\tPORTCR(250, 0xe60530fa),  \n\tPORTCR(251, 0xe60530fb),  \n\tPORTCR(252, 0xe60530fc),  \n\tPORTCR(253, 0xe60530fd),  \n\tPORTCR(254, 0xe60530fe),  \n\tPORTCR(255, 0xe60530ff),  \n\tPORTCR(256, 0xe6053100),  \n\tPORTCR(257, 0xe6053101),  \n\tPORTCR(258, 0xe6053102),  \n\tPORTCR(259, 0xe6053103),  \n\n\tPORTCR(260, 0xe6053104),  \n\tPORTCR(261, 0xe6053105),  \n\tPORTCR(262, 0xe6053106),  \n\tPORTCR(263, 0xe6053107),  \n\tPORTCR(264, 0xe6053108),  \n\tPORTCR(265, 0xe6053109),  \n\tPORTCR(266, 0xe605310a),  \n\tPORTCR(267, 0xe605310b),  \n\tPORTCR(268, 0xe605310c),  \n\tPORTCR(269, 0xe605310d),  \n\n\tPORTCR(270, 0xe605310e),  \n\tPORTCR(271, 0xe605310f),  \n\tPORTCR(272, 0xe6053110),  \n\tPORTCR(273, 0xe6053111),  \n\tPORTCR(274, 0xe6053112),  \n\tPORTCR(275, 0xe6053113),  \n\tPORTCR(276, 0xe6053114),  \n\tPORTCR(277, 0xe6053115),  \n\tPORTCR(278, 0xe6053116),  \n\tPORTCR(279, 0xe6053117),  \n\n\tPORTCR(280, 0xe6053118),  \n\tPORTCR(281, 0xe6053119),  \n\tPORTCR(282, 0xe605311a),  \n\n\tPORTCR(288, 0xe6052120),  \n\tPORTCR(289, 0xe6052121),  \n\n\tPORTCR(290, 0xe6052122),  \n\tPORTCR(291, 0xe6052123),  \n\tPORTCR(292, 0xe6052124),  \n\tPORTCR(293, 0xe6052125),  \n\tPORTCR(294, 0xe6052126),  \n\tPORTCR(295, 0xe6052127),  \n\tPORTCR(296, 0xe6052128),  \n\tPORTCR(297, 0xe6052129),  \n\tPORTCR(298, 0xe605212a),  \n\tPORTCR(299, 0xe605212b),  \n\n\tPORTCR(300, 0xe605212c),  \n\tPORTCR(301, 0xe605212d),  \n\tPORTCR(302, 0xe605212e),  \n\tPORTCR(303, 0xe605212f),  \n\tPORTCR(304, 0xe6052130),  \n\tPORTCR(305, 0xe6052131),  \n\tPORTCR(306, 0xe6052132),  \n\tPORTCR(307, 0xe6052133),  \n\tPORTCR(308, 0xe6052134),  \n\tPORTCR(309, 0xe6052135),  \n\n\t{ PINMUX_CFG_REG_VAR(\"MSEL2CR\", 0xe605801c, 32,\n\t\t\t     GROUP(-12, 1, 1, 1, 1, -1, 1, 1, 1, 1, 1, 1,\n\t\t\t\t   1, 1, 1, 1, 1, 1, 1, 1, 1),\n\t\t\t     GROUP(\n\t\t\t \n\t\t\tMSEL2CR_MSEL19_0, MSEL2CR_MSEL19_1,\n\t\t\tMSEL2CR_MSEL18_0, MSEL2CR_MSEL18_1,\n\t\t\tMSEL2CR_MSEL17_0, MSEL2CR_MSEL17_1,\n\t\t\tMSEL2CR_MSEL16_0, MSEL2CR_MSEL16_1,\n\t\t\t \n\t\t\tMSEL2CR_MSEL14_0, MSEL2CR_MSEL14_1,\n\t\t\tMSEL2CR_MSEL13_0, MSEL2CR_MSEL13_1,\n\t\t\tMSEL2CR_MSEL12_0, MSEL2CR_MSEL12_1,\n\t\t\tMSEL2CR_MSEL11_0, MSEL2CR_MSEL11_1,\n\t\t\tMSEL2CR_MSEL10_0, MSEL2CR_MSEL10_1,\n\t\t\tMSEL2CR_MSEL9_0, MSEL2CR_MSEL9_1,\n\t\t\tMSEL2CR_MSEL8_0, MSEL2CR_MSEL8_1,\n\t\t\tMSEL2CR_MSEL7_0, MSEL2CR_MSEL7_1,\n\t\t\tMSEL2CR_MSEL6_0, MSEL2CR_MSEL6_1,\n\t\t\tMSEL2CR_MSEL5_0, MSEL2CR_MSEL5_1,\n\t\t\tMSEL2CR_MSEL4_0, MSEL2CR_MSEL4_1,\n\t\t\tMSEL2CR_MSEL3_0, MSEL2CR_MSEL3_1,\n\t\t\tMSEL2CR_MSEL2_0, MSEL2CR_MSEL2_1,\n\t\t\tMSEL2CR_MSEL1_0, MSEL2CR_MSEL1_1,\n\t\t\tMSEL2CR_MSEL0_0, MSEL2CR_MSEL0_1,\n\t\t))\n\t},\n\t{ PINMUX_CFG_REG_VAR(\"MSEL3CR\", 0xe6058020, 32,\n\t\t\t     GROUP(-3, 1, -12, 1, -3, 1, -1, 1, -2, 1, -3, 1,\n\t\t\t\t   -2),\n\t\t\t     GROUP(\n\t\t\t \n\t\t\tMSEL3CR_MSEL28_0, MSEL3CR_MSEL28_1,\n\t\t\t \n\t\t\tMSEL3CR_MSEL15_0, MSEL3CR_MSEL15_1,\n\t\t\t \n\t\t\tMSEL3CR_MSEL11_0, MSEL3CR_MSEL11_1,\n\t\t\t \n\t\t\tMSEL3CR_MSEL9_0, MSEL3CR_MSEL9_1,\n\t\t\t \n\t\t\tMSEL3CR_MSEL6_0, MSEL3CR_MSEL6_1,\n\t\t\t \n\t\t\tMSEL3CR_MSEL2_0, MSEL3CR_MSEL2_1,\n\t\t\t \n\t\t))\n\t},\n\t{ PINMUX_CFG_REG_VAR(\"MSEL4CR\", 0xe6058024, 32,\n\t\t\t     GROUP(-2, 1, -1, 1, 1, -3, 1, 1, 1, 1, -3, 1,\n\t\t\t\t   -1, 1, 1, 1, 1, 1, 1, 1, -2, 1, -2, 1,\n\t\t\t\t   -1),\n\t\t\t     GROUP(\n\t\t\t \n\t\t\tMSEL4CR_MSEL29_0, MSEL4CR_MSEL29_1,\n\t\t\t \n\t\t\tMSEL4CR_MSEL27_0, MSEL4CR_MSEL27_1,\n\t\t\tMSEL4CR_MSEL26_0, MSEL4CR_MSEL26_1,\n\t\t\t \n\t\t\tMSEL4CR_MSEL22_0, MSEL4CR_MSEL22_1,\n\t\t\tMSEL4CR_MSEL21_0, MSEL4CR_MSEL21_1,\n\t\t\tMSEL4CR_MSEL20_0, MSEL4CR_MSEL20_1,\n\t\t\tMSEL4CR_MSEL19_0, MSEL4CR_MSEL19_1,\n\t\t\t \n\t\t\tMSEL4CR_MSEL15_0, MSEL4CR_MSEL15_1,\n\t\t\t \n\t\t\tMSEL4CR_MSEL13_0, MSEL4CR_MSEL13_1,\n\t\t\tMSEL4CR_MSEL12_0, MSEL4CR_MSEL12_1,\n\t\t\tMSEL4CR_MSEL11_0, MSEL4CR_MSEL11_1,\n\t\t\tMSEL4CR_MSEL10_0, MSEL4CR_MSEL10_1,\n\t\t\tMSEL4CR_MSEL9_0, MSEL4CR_MSEL9_1,\n\t\t\tMSEL4CR_MSEL8_0, MSEL4CR_MSEL8_1,\n\t\t\tMSEL4CR_MSEL7_0, MSEL4CR_MSEL7_1,\n\t\t\t \n\t\t\tMSEL4CR_MSEL4_0, MSEL4CR_MSEL4_1,\n\t\t\t \n\t\t\tMSEL4CR_MSEL1_0, MSEL4CR_MSEL1_1,\n\t\t\t \n\t\t))\n\t},\n\t{   }\n};\n\nstatic const struct pinmux_data_reg pinmux_data_regs[] = {\n\t{ PINMUX_DATA_REG(\"PORTL031_000DR\", 0xe6054000, 32, GROUP(\n\t\t\tPORT31_DATA, PORT30_DATA, PORT29_DATA, PORT28_DATA,\n\t\t\tPORT27_DATA, PORT26_DATA, PORT25_DATA, PORT24_DATA,\n\t\t\tPORT23_DATA, PORT22_DATA, PORT21_DATA, PORT20_DATA,\n\t\t\tPORT19_DATA, PORT18_DATA, PORT17_DATA, PORT16_DATA,\n\t\t\tPORT15_DATA, PORT14_DATA, PORT13_DATA, PORT12_DATA,\n\t\t\tPORT11_DATA, PORT10_DATA, PORT9_DATA, PORT8_DATA,\n\t\t\tPORT7_DATA, PORT6_DATA, PORT5_DATA, PORT4_DATA,\n\t\t\tPORT3_DATA, PORT2_DATA, PORT1_DATA, PORT0_DATA ))\n\t},\n\t{ PINMUX_DATA_REG(\"PORTD063_032DR\", 0xe6055000, 32, GROUP(\n\t\t\tPORT63_DATA, PORT62_DATA, PORT61_DATA, PORT60_DATA,\n\t\t\tPORT59_DATA, PORT58_DATA, PORT57_DATA, PORT56_DATA,\n\t\t\tPORT55_DATA, PORT54_DATA, PORT53_DATA, PORT52_DATA,\n\t\t\tPORT51_DATA, PORT50_DATA, PORT49_DATA, PORT48_DATA,\n\t\t\tPORT47_DATA, PORT46_DATA, PORT45_DATA, PORT44_DATA,\n\t\t\tPORT43_DATA, PORT42_DATA, PORT41_DATA, PORT40_DATA,\n\t\t\tPORT39_DATA, PORT38_DATA, PORT37_DATA, PORT36_DATA,\n\t\t\tPORT35_DATA, PORT34_DATA, PORT33_DATA, PORT32_DATA ))\n\t},\n\t{ PINMUX_DATA_REG(\"PORTD095_064DR\", 0xe6055004, 32, GROUP(\n\t\t\tPORT95_DATA, PORT94_DATA, PORT93_DATA, PORT92_DATA,\n\t\t\tPORT91_DATA, PORT90_DATA, PORT89_DATA, PORT88_DATA,\n\t\t\tPORT87_DATA, PORT86_DATA, PORT85_DATA, PORT84_DATA,\n\t\t\tPORT83_DATA, PORT82_DATA, PORT81_DATA, PORT80_DATA,\n\t\t\tPORT79_DATA, PORT78_DATA, PORT77_DATA, PORT76_DATA,\n\t\t\tPORT75_DATA, PORT74_DATA, PORT73_DATA, PORT72_DATA,\n\t\t\tPORT71_DATA, PORT70_DATA, PORT69_DATA, PORT68_DATA,\n\t\t\tPORT67_DATA, PORT66_DATA, PORT65_DATA, PORT64_DATA ))\n\t},\n\t{ PINMUX_DATA_REG(\"PORTR127_096DR\", 0xe6056000, 32, GROUP(\n\t\t\t0, 0, 0, 0,\n\t\t\t0, 0, 0, 0,\n\t\t\t0, PORT118_DATA, PORT117_DATA, PORT116_DATA,\n\t\t\tPORT115_DATA, PORT114_DATA, PORT113_DATA, PORT112_DATA,\n\t\t\tPORT111_DATA, PORT110_DATA, PORT109_DATA, PORT108_DATA,\n\t\t\tPORT107_DATA, PORT106_DATA, PORT105_DATA, PORT104_DATA,\n\t\t\tPORT103_DATA, PORT102_DATA, PORT101_DATA, PORT100_DATA,\n\t\t\tPORT99_DATA, PORT98_DATA, PORT97_DATA, PORT96_DATA ))\n\t},\n\t{ PINMUX_DATA_REG(\"PORTR159_128DR\", 0xe6056004, 32, GROUP(\n\t\t\tPORT159_DATA, PORT158_DATA, PORT157_DATA, PORT156_DATA,\n\t\t\tPORT155_DATA, PORT154_DATA, PORT153_DATA, PORT152_DATA,\n\t\t\tPORT151_DATA, PORT150_DATA, PORT149_DATA, PORT148_DATA,\n\t\t\tPORT147_DATA, PORT146_DATA, PORT145_DATA, PORT144_DATA,\n\t\t\tPORT143_DATA, PORT142_DATA, PORT141_DATA, PORT140_DATA,\n\t\t\tPORT139_DATA, PORT138_DATA, PORT137_DATA, PORT136_DATA,\n\t\t\tPORT135_DATA, PORT134_DATA, PORT133_DATA, PORT132_DATA,\n\t\t\tPORT131_DATA, PORT130_DATA, PORT129_DATA, PORT128_DATA ))\n\t},\n\t{ PINMUX_DATA_REG(\"PORTR191_160DR\", 0xe6056008, 32, GROUP(\n\t\t\t0, 0, 0, 0,\n\t\t\t0, 0, 0, 0,\n\t\t\t0, 0, 0, 0,\n\t\t\t0, 0, 0, 0,\n\t\t\t0, 0, 0, 0,\n\t\t\t0, 0, 0, 0,\n\t\t\t0, 0, 0, PORT164_DATA,\n\t\t\tPORT163_DATA, PORT162_DATA, PORT161_DATA, PORT160_DATA ))\n\t},\n\t{ PINMUX_DATA_REG(\"PORTR223_192DR\", 0xe605600C, 32, GROUP(\n\t\t\tPORT223_DATA, PORT222_DATA, PORT221_DATA, PORT220_DATA,\n\t\t\tPORT219_DATA, PORT218_DATA, PORT217_DATA, PORT216_DATA,\n\t\t\tPORT215_DATA, PORT214_DATA, PORT213_DATA, PORT212_DATA,\n\t\t\tPORT211_DATA, PORT210_DATA, PORT209_DATA, PORT208_DATA,\n\t\t\tPORT207_DATA, PORT206_DATA, PORT205_DATA, PORT204_DATA,\n\t\t\tPORT203_DATA, PORT202_DATA, PORT201_DATA, PORT200_DATA,\n\t\t\tPORT199_DATA, PORT198_DATA, PORT197_DATA, PORT196_DATA,\n\t\t\tPORT195_DATA, PORT194_DATA, PORT193_DATA, PORT192_DATA ))\n\t},\n\t{ PINMUX_DATA_REG(\"PORTU255_224DR\", 0xe6057000, 32, GROUP(\n\t\t\tPORT255_DATA, PORT254_DATA, PORT253_DATA, PORT252_DATA,\n\t\t\tPORT251_DATA, PORT250_DATA, PORT249_DATA, PORT248_DATA,\n\t\t\tPORT247_DATA, PORT246_DATA, PORT245_DATA, PORT244_DATA,\n\t\t\tPORT243_DATA, PORT242_DATA, PORT241_DATA, PORT240_DATA,\n\t\t\tPORT239_DATA, PORT238_DATA, PORT237_DATA, PORT236_DATA,\n\t\t\tPORT235_DATA, PORT234_DATA, PORT233_DATA, PORT232_DATA,\n\t\t\tPORT231_DATA, PORT230_DATA, PORT229_DATA, PORT228_DATA,\n\t\t\tPORT227_DATA, PORT226_DATA, PORT225_DATA, PORT224_DATA ))\n\t},\n\t{ PINMUX_DATA_REG(\"PORTU287_256DR\", 0xe6057004, 32, GROUP(\n\t\t\t0, 0, 0, 0,\n\t\t\t0, PORT282_DATA, PORT281_DATA, PORT280_DATA,\n\t\t\tPORT279_DATA, PORT278_DATA, PORT277_DATA, PORT276_DATA,\n\t\t\tPORT275_DATA, PORT274_DATA, PORT273_DATA, PORT272_DATA,\n\t\t\tPORT271_DATA, PORT270_DATA, PORT269_DATA, PORT268_DATA,\n\t\t\tPORT267_DATA, PORT266_DATA, PORT265_DATA, PORT264_DATA,\n\t\t\tPORT263_DATA, PORT262_DATA, PORT261_DATA, PORT260_DATA,\n\t\t\tPORT259_DATA, PORT258_DATA, PORT257_DATA, PORT256_DATA ))\n\t},\n\t{ PINMUX_DATA_REG(\"PORTR319_288DR\", 0xe6056010, 32, GROUP(\n\t\t\t0, 0, 0, 0,\n\t\t\t0, 0, 0, 0,\n\t\t\t0, 0, PORT309_DATA, PORT308_DATA,\n\t\t\tPORT307_DATA, PORT306_DATA, PORT305_DATA, PORT304_DATA,\n\t\t\tPORT303_DATA, PORT302_DATA, PORT301_DATA, PORT300_DATA,\n\t\t\tPORT299_DATA, PORT298_DATA, PORT297_DATA, PORT296_DATA,\n\t\t\tPORT295_DATA, PORT294_DATA, PORT293_DATA, PORT292_DATA,\n\t\t\tPORT291_DATA, PORT290_DATA, PORT289_DATA, PORT288_DATA ))\n\t},\n\t{   }\n};\n\nstatic const struct pinmux_irq pinmux_irqs[] = {\n\tPINMUX_IRQ(11),\t\t \n\tPINMUX_IRQ(10),\t\t \n\tPINMUX_IRQ(149),\t \n\tPINMUX_IRQ(224),\t \n\tPINMUX_IRQ(159),\t \n\tPINMUX_IRQ(227),\t \n\tPINMUX_IRQ(147),\t \n\tPINMUX_IRQ(150),\t \n\tPINMUX_IRQ(223),\t \n\tPINMUX_IRQ(56, 308),\t \n\tPINMUX_IRQ(54),\t\t \n\tPINMUX_IRQ(238),\t \n\tPINMUX_IRQ(156),\t \n\tPINMUX_IRQ(239),\t \n\tPINMUX_IRQ(251),\t \n\tPINMUX_IRQ(0),\t\t \n\tPINMUX_IRQ(249),\t \n\tPINMUX_IRQ(234),\t \n\tPINMUX_IRQ(13),\t\t \n\tPINMUX_IRQ(9),\t\t \n\tPINMUX_IRQ(14),\t\t \n\tPINMUX_IRQ(15),\t\t \n\tPINMUX_IRQ(40),\t\t \n\tPINMUX_IRQ(53),\t\t \n\tPINMUX_IRQ(118),\t \n\tPINMUX_IRQ(164),\t \n\tPINMUX_IRQ(115),\t \n\tPINMUX_IRQ(116),\t \n\tPINMUX_IRQ(117),\t \n\tPINMUX_IRQ(28),\t\t \n\tPINMUX_IRQ(27),\t\t \n\tPINMUX_IRQ(26),\t\t \n};\n\n \n\nstatic void sh73a0_vccq_mc0_endisable(struct regulator_dev *reg, bool enable)\n{\n\tstruct sh_pfc *pfc = reg->reg_data;\n\tvoid __iomem *addr = pfc->windows[1].virt + 4;\n\tunsigned long flags;\n\tu32 value;\n\n\tspin_lock_irqsave(&pfc->lock, flags);\n\n\tvalue = ioread32(addr);\n\n\tif (enable)\n\t\tvalue |= BIT(28);\n\telse\n\t\tvalue &= ~BIT(28);\n\n\tiowrite32(value, addr);\n\n\tspin_unlock_irqrestore(&pfc->lock, flags);\n}\n\nstatic int sh73a0_vccq_mc0_enable(struct regulator_dev *reg)\n{\n\tsh73a0_vccq_mc0_endisable(reg, true);\n\treturn 0;\n}\n\nstatic int sh73a0_vccq_mc0_disable(struct regulator_dev *reg)\n{\n\tsh73a0_vccq_mc0_endisable(reg, false);\n\treturn 0;\n}\n\nstatic int sh73a0_vccq_mc0_is_enabled(struct regulator_dev *reg)\n{\n\tstruct sh_pfc *pfc = reg->reg_data;\n\tvoid __iomem *addr = pfc->windows[1].virt + 4;\n\tunsigned long flags;\n\tu32 value;\n\n\tspin_lock_irqsave(&pfc->lock, flags);\n\tvalue = ioread32(addr);\n\tspin_unlock_irqrestore(&pfc->lock, flags);\n\n\treturn !!(value & BIT(28));\n}\n\nstatic int sh73a0_vccq_mc0_get_voltage(struct regulator_dev *reg)\n{\n\treturn 3300000;\n}\n\nstatic const struct regulator_ops sh73a0_vccq_mc0_ops = {\n\t.enable = sh73a0_vccq_mc0_enable,\n\t.disable = sh73a0_vccq_mc0_disable,\n\t.is_enabled = sh73a0_vccq_mc0_is_enabled,\n\t.get_voltage = sh73a0_vccq_mc0_get_voltage,\n};\n\nstatic const struct regulator_desc sh73a0_vccq_mc0_desc = {\n\t.owner = THIS_MODULE,\n\t.name = \"vccq_mc0\",\n\t.type = REGULATOR_VOLTAGE,\n\t.ops = &sh73a0_vccq_mc0_ops,\n};\n\nstatic struct regulator_consumer_supply sh73a0_vccq_mc0_consumers[] = {\n\tREGULATOR_SUPPLY(\"vqmmc\", \"sh_mobile_sdhi.0\"),\n\tREGULATOR_SUPPLY(\"vqmmc\", \"ee100000.sdhi\"),\n};\n\nstatic const struct regulator_init_data sh73a0_vccq_mc0_init_data = {\n\t.constraints = {\n\t\t.valid_ops_mask = REGULATOR_CHANGE_STATUS,\n\t},\n\t.num_consumer_supplies = ARRAY_SIZE(sh73a0_vccq_mc0_consumers),\n\t.consumer_supplies = sh73a0_vccq_mc0_consumers,\n};\n\n \n\nstatic const unsigned int sh73a0_portcr_offsets[] = {\n\t0x00000000, 0x00001000, 0x00001000, 0x00002000, 0x00002000,\n\t0x00002000, 0x00002000, 0x00003000, 0x00003000, 0x00002000,\n};\n\nstatic int sh73a0_pin_to_portcr(unsigned int pin)\n{\n\treturn sh73a0_portcr_offsets[pin >> 5] + pin;\n}\n\n \n\nstatic int sh73a0_pinmux_soc_init(struct sh_pfc *pfc)\n{\n\tstruct regulator_config cfg = { };\n\tstruct regulator_dev *vccq;\n\tint ret;\n\n\tcfg.dev = pfc->dev;\n\tcfg.init_data = &sh73a0_vccq_mc0_init_data;\n\tcfg.driver_data = pfc;\n\n\tvccq = devm_regulator_register(pfc->dev, &sh73a0_vccq_mc0_desc, &cfg);\n\tif (IS_ERR(vccq)) {\n\t\tret = PTR_ERR(vccq);\n\t\tdev_err(pfc->dev, \"Failed to register VCCQ MC0 regulator: %d\\n\",\n\t\t\tret);\n\t\treturn ret;\n\t}\n\n\treturn 0;\n}\n\nstatic const struct sh_pfc_soc_operations sh73a0_pfc_ops = {\n\t.init = sh73a0_pinmux_soc_init,\n\t.get_bias = rmobile_pinmux_get_bias,\n\t.set_bias = rmobile_pinmux_set_bias,\n\t.pin_to_portcr = sh73a0_pin_to_portcr,\n};\n\nconst struct sh_pfc_soc_info sh73a0_pinmux_info = {\n\t.name = \"sh73a0_pfc\",\n\t.ops = &sh73a0_pfc_ops,\n\n\t.input = { PINMUX_INPUT_BEGIN, PINMUX_INPUT_END },\n\t.output = { PINMUX_OUTPUT_BEGIN, PINMUX_OUTPUT_END },\n\t.function = { PINMUX_FUNCTION_BEGIN, PINMUX_FUNCTION_END },\n\n\t.pins = pinmux_pins,\n\t.nr_pins = ARRAY_SIZE(pinmux_pins),\n\t.groups = pinmux_groups,\n\t.nr_groups = ARRAY_SIZE(pinmux_groups),\n\t.functions = pinmux_functions,\n\t.nr_functions = ARRAY_SIZE(pinmux_functions),\n\n\t.cfg_regs = pinmux_config_regs,\n\t.data_regs = pinmux_data_regs,\n\n\t.pinmux_data = pinmux_data,\n\t.pinmux_data_size = ARRAY_SIZE(pinmux_data),\n\n\t.gpio_irq = pinmux_irqs,\n\t.gpio_irq_size = ARRAY_SIZE(pinmux_irqs),\n};\n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}