fifo_gen_32x128.v,verilog,xil_defaultlib,../../../../PCIE_EP.srcs/sources_1/ip/fifo_gen_32x128/sim/fifo_gen_32x128.v,
glbl.v,Verilog,xil_defaultlib,glbl.v
