Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Sat Jul 31 05:07:16 2021
| Host         : DESKTOP-ILOVGO9 running 64-bit major release  (build 9200)
| Command      : report_utilization -file softMC_top_utilization_synth.rpt -pb softMC_top_utilization_synth.pb
| Design       : softMC_top
| Device       : xcvu095ffvb2104-2
| Design State : Synthesized
---------------------------------------------------------------------------------------------------------------

Utilization Design Information

Table of Contents
-----------------
1. CLB Logic
1.1 Summary of Registers by Type
2. BLOCKRAM
3. ARITHMETIC
4. I/O
5. CLOCK
6. ADVANCED
7. CONFIGURATION
8. Primitives
9. Black Boxes
10. Instantiated Netlists

1. CLB Logic
------------

+----------------------------+-------+-------+-----------+-------+
|          Site Type         |  Used | Fixed | Available | Util% |
+----------------------------+-------+-------+-----------+-------+
| CLB LUTs*                  | 14797 |     0 |    537600 |  2.75 |
|   LUT as Logic             | 13325 |     0 |    537600 |  2.48 |
|   LUT as Memory            |  1472 |     0 |     76800 |  1.92 |
|     LUT as Distributed RAM |  1431 |     0 |           |       |
|     LUT as Shift Register  |    41 |     0 |           |       |
| CLB Registers              | 16741 |     0 |   1075200 |  1.56 |
|   Register as Flip Flop    | 16741 |     0 |   1075200 |  1.56 |
|   Register as Latch        |     0 |     0 |   1075200 |  0.00 |
| CARRY8                     |   277 |     0 |     67200 |  0.41 |
| F7 Muxes                   |   163 |     0 |    268800 |  0.06 |
| F8 Muxes                   |    12 |     0 |    134400 | <0.01 |
| F9 Muxes                   |     0 |     0 |     67200 |  0.00 |
+----------------------------+-------+-------+-----------+-------+
* Warning! The Final LUT count, after physical optimizations and full implementation, is typically lower. Run opt_design after synthesis, if not already completed, for a more realistic count.


1.1 Summary of Registers by Type
--------------------------------

+-------+--------------+-------------+--------------+
| Total | Clock Enable | Synchronous | Asynchronous |
+-------+--------------+-------------+--------------+
| 0     |            _ |           - |            - |
| 0     |            _ |           - |          Set |
| 0     |            _ |           - |        Reset |
| 0     |            _ |         Set |            - |
| 0     |            _ |       Reset |            - |
| 0     |          Yes |           - |            - |
| 28    |          Yes |           - |          Set |
| 82    |          Yes |           - |        Reset |
| 218   |          Yes |         Set |            - |
| 16413 |          Yes |       Reset |            - |
+-------+--------------+-------------+--------------+


2. BLOCKRAM
-----------

+-------------------+------+-------+-----------+-------+
|     Site Type     | Used | Fixed | Available | Util% |
+-------------------+------+-------+-----------+-------+
| Block RAM Tile    |   26 |     0 |      1728 |  1.50 |
|   RAMB36/FIFO*    |   20 |     0 |      1728 |  1.16 |
|     RAMB36E2 only |   20 |       |           |       |
|   RAMB18          |   12 |     0 |      3456 |  0.35 |
|     RAMB18E2 only |   12 |       |           |       |
+-------------------+------+-------+-----------+-------+
* Note: Each Block RAM Tile only has one FIFO logic available and therefore can accommodate only one FIFO36E2 or one FIFO18E2. However, if a FIFO18E2 occupies a Block RAM Tile, that tile can still accommodate a RAMB18E2


3. ARITHMETIC
-------------

+-----------+------+-------+-----------+-------+
| Site Type | Used | Fixed | Available | Util% |
+-----------+------+-------+-----------+-------+
| DSPs      |    0 |     0 |       768 |  0.00 |
+-----------+------+-------+-----------+-------+


4. I/O
------

+------------+------+-------+-----------+-------+
|  Site Type | Used | Fixed | Available | Util% |
+------------+------+-------+-----------+-------+
| Bonded IOB |    6 |     0 |       702 |  0.85 |
+------------+------+-------+-----------+-------+


5. CLOCK
--------

+----------------------+------+-------+-----------+-------+
|       Site Type      | Used | Fixed | Available | Util% |
+----------------------+------+-------+-----------+-------+
| GLOBAL CLOCK BUFFERs |    5 |     0 |       960 |  0.52 |
|   BUFGCE             |    0 |     0 |       384 |  0.00 |
|   BUFGCE_DIV         |    0 |     0 |        64 |  0.00 |
|   BUFG_GT            |    5 |     0 |       384 |  1.30 |
|   BUFGCTRL*          |    0 |     0 |       128 |  0.00 |
| PLLE3_ADV            |    0 |     0 |        32 |  0.00 |
| MMCME3_ADV           |    0 |     0 |        16 |  0.00 |
+----------------------+------+-------+-----------+-------+
* Note: Each used BUFGCTRL counts as two GLOBAL CLOCK BUFFERs. This table does not include global clocking resources, only buffer cell usage. See the Clock Utilization Report (report_clock_utilization) for detailed accounting of global clocking resource availability.


6. ADVANCED
-----------

+-----------------+------+-------+-----------+-------+
|    Site Type    | Used | Fixed | Available | Util% |
+-----------------+------+-------+-----------+-------+
| CMAC            |    0 |     0 |         4 |  0.00 |
| GTHE3_CHANNEL   |    8 |     0 |        32 | 25.00 |
| GTHE3_COMMON    |    2 |     0 |         8 | 25.00 |
| GTYE3_CHANNEL   |    0 |     0 |        32 |  0.00 |
| GTYE3_COMMON    |    0 |     0 |         8 |  0.00 |
| IBUFDS_GTE3     |    1 |     0 |        32 |  3.13 |
| ILKN            |    0 |     0 |         6 |  0.00 |
| OBUFDS_GTE3     |    0 |     0 |        32 |  0.00 |
| OBUFDS_GTE3_ADV |    0 |     0 |        32 |  0.00 |
| PCIE_3_1        |    1 |     0 |         4 | 25.00 |
| SYSMONE1        |    0 |     0 |         1 |  0.00 |
+-----------------+------+-------+-----------+-------+


7. CONFIGURATION
----------------

+-------------+------+-------+-----------+-------+
|  Site Type  | Used | Fixed | Available | Util% |
+-------------+------+-------+-----------+-------+
| BSCANE2     |    0 |     0 |         4 |  0.00 |
| DNA_PORTE2  |    0 |     0 |         1 |  0.00 |
| EFUSE_USR   |    0 |     0 |         1 |  0.00 |
| FRAME_ECCE3 |    0 |     0 |         1 |  0.00 |
| ICAPE3      |    0 |     0 |         2 |  0.00 |
| MASTER_JTAG |    0 |     0 |         1 |  0.00 |
| STARTUPE3   |    0 |     0 |         1 |  0.00 |
+-------------+------+-------+-----------+-------+


8. Primitives
-------------

+---------------+-------+---------------------+
|    Ref Name   |  Used | Functional Category |
+---------------+-------+---------------------+
| FDRE          | 16413 |            Register |
| LUT6          |  4744 |                 CLB |
| LUT3          |  2868 |                 CLB |
| LUT5          |  2456 |                 CLB |
| LUT4          |  2444 |                 CLB |
| RAMD32        |  2424 |                 CLB |
| LUT1          |  2030 |                 CLB |
| LUT2          |  1165 |                 CLB |
| RAMS32        |   334 |                 CLB |
| CARRY8        |   277 |                 CLB |
| FDSE          |   218 |            Register |
| MUXF7         |   163 |                 CLB |
| FDCE          |    82 |            Register |
| SRL16E        |    41 |                 CLB |
| FDPE          |    28 |            Register |
| RAMB36E2      |    20 |            BLOCKRAM |
| RAMB18E2      |    12 |            BLOCKRAM |
| MUXF8         |    12 |                 CLB |
| RAMS64E       |     9 |                 CLB |
| GTHE3_CHANNEL |     8 |            Advanced |
| BUFG_GT       |     5 |               Clock |
| OBUF          |     4 |                 I/O |
| GTHE3_COMMON  |     2 |            Advanced |
| BUFG_GT_SYNC  |     2 |               Clock |
| PCIE_3_1      |     1 |            Advanced |
| INBUF         |     1 |                 I/O |
| IBUF_ANALOG   |     1 |                 I/O |
| IBUFDS_GTE3   |     1 |            Advanced |
| IBUFCTRL      |     1 |              Others |
+---------------+-------+---------------------+


9. Black Boxes
--------------

+-------------+------+
|   Ref Name  | Used |
+-------------+------+
| rdback_fifo |    1 |
| ddr4_0      |    1 |
+-------------+------+


10. Instantiated Netlists
-------------------------

+----------+------+
| Ref Name | Used |
+----------+------+


